{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 10 21:02:15 2024 " "Info: Processing started: Sun Nov 10 21:02:15 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pc_reg -c pc_reg " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off pc_reg -c pc_reg" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "pc_reg.vhd 2 1 " "Warning: Using design file pc_reg.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pc_reg-pc_reg " "Info: Found design unit 1: pc_reg-pc_reg" {  } { { "pc_reg.vhd" "" { Text "C:/users/crossover/Documents/pc_reg/pc_reg.vhd" 27 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 pc_reg " "Info: Found entity 1: pc_reg" {  } { { "pc_reg.vhd" "" { Text "C:/users/crossover/Documents/pc_reg/pc_reg.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "pc_reg " "Info: Elaborating entity \"pc_reg\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "nextpc pc_reg.vhd(87) " "Warning (10492): VHDL Process Statement warning at pc_reg.vhd(87): signal \"nextpc\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pc_reg.vhd" "" { Text "C:/users/crossover/Documents/pc_reg/pc_reg.vhd" 87 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Warning: Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "abus_in\[7\] " "Warning (15610): No output dependent on input pin \"abus_in\[7\]\"" {  } { { "pc_reg.vhd" "" { Text "C:/users/crossover/Documents/pc_reg/pc_reg.vhd" 12 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "abus_in\[8\] " "Warning (15610): No output dependent on input pin \"abus_in\[8\]\"" {  } { { "pc_reg.vhd" "" { Text "C:/users/crossover/Documents/pc_reg/pc_reg.vhd" 12 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "256 " "Info: Implemented 256 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "36 " "Info: Implemented 36 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "21 " "Info: Implemented 21 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "199 " "Info: Implemented 199 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "177 " "Info: Peak virtual memory: 177 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 10 21:02:18 2024 " "Info: Processing ended: Sun Nov 10 21:02:18 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 10 21:02:19 2024 " "Info: Processing started: Sun Nov 10 21:02:19 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off pc_reg -c pc_reg " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off pc_reg -c pc_reg" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "pc_reg EP2S15F484C3 " "Info: Automatically selected device EP2S15F484C3 for design pc_reg" {  } {  } 0 0 "Automatically selected device %2!s! for design %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "1 " "Info: Fitter converted 1 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~DATA0~ E13 " "Info: Pin ~DATA0~ is reserved at location E13" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/altera/91sp2/quartus/bin/pin_planner.ppl" { ~DATA0~ } } } { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/users/crossover/Documents/pc_reg/" 0 { } { { 0 { 0 ""} 0 337 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "57 57 " "Critical Warning: No exact pin location assignment(s) for 57 pins of 57 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dbus_out\[0\] " "Info: Pin dbus_out\[0\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/altera/91sp2/quartus/bin/pin_planner.ppl" { dbus_out[0] } } } { "pc_reg.vhd" "" { Text "C:/users/crossover/Documents/pc_reg/pc_reg.vhd" 23 -1 0 } } { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { dbus_out[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/users/crossover/Documents/pc_reg/" 0 { } { { 0 { 0 ""} 0 137 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dbus_out\[1\] " "Info: Pin dbus_out\[1\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/altera/91sp2/quartus/bin/pin_planner.ppl" { dbus_out[1] } } } { "pc_reg.vhd" "" { Text "C:/users/crossover/Documents/pc_reg/pc_reg.vhd" 23 -1 0 } } { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { dbus_out[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/users/crossover/Documents/pc_reg/" 0 { } { { 0 { 0 ""} 0 20 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dbus_out\[2\] " "Info: Pin dbus_out\[2\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/altera/91sp2/quartus/bin/pin_planner.ppl" { dbus_out[2] } } } { "pc_reg.vhd" "" { Text "C:/users/crossover/Documents/pc_reg/pc_reg.vhd" 23 -1 0 } } { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { dbus_out[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/users/crossover/Documents/pc_reg/" 0 { } { { 0 { 0 ""} 0 160 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dbus_out\[3\] " "Info: Pin dbus_out\[3\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/altera/91sp2/quartus/bin/pin_planner.ppl" { dbus_out[3] } } } { "pc_reg.vhd" "" { Text "C:/users/crossover/Documents/pc_reg/pc_reg.vhd" 23 -1 0 } } { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { dbus_out[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/users/crossover/Documents/pc_reg/" 0 { } { { 0 { 0 ""} 0 161 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dbus_out\[4\] " "Info: Pin dbus_out\[4\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/altera/91sp2/quartus/bin/pin_planner.ppl" { dbus_out[4] } } } { "pc_reg.vhd" "" { Text "C:/users/crossover/Documents/pc_reg/pc_reg.vhd" 23 -1 0 } } { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { dbus_out[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/users/crossover/Documents/pc_reg/" 0 { } { { 0 { 0 ""} 0 162 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dbus_out\[5\] " "Info: Pin dbus_out\[5\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/altera/91sp2/quartus/bin/pin_planner.ppl" { dbus_out[5] } } } { "pc_reg.vhd" "" { Text "C:/users/crossover/Documents/pc_reg/pc_reg.vhd" 23 -1 0 } } { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { dbus_out[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/users/crossover/Documents/pc_reg/" 0 { } { { 0 { 0 ""} 0 163 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dbus_out\[6\] " "Info: Pin dbus_out\[6\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/altera/91sp2/quartus/bin/pin_planner.ppl" { dbus_out[6] } } } { "pc_reg.vhd" "" { Text "C:/users/crossover/Documents/pc_reg/pc_reg.vhd" 23 -1 0 } } { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { dbus_out[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/users/crossover/Documents/pc_reg/" 0 { } { { 0 { 0 ""} 0 164 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dbus_out\[7\] " "Info: Pin dbus_out\[7\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/altera/91sp2/quartus/bin/pin_planner.ppl" { dbus_out[7] } } } { "pc_reg.vhd" "" { Text "C:/users/crossover/Documents/pc_reg/pc_reg.vhd" 23 -1 0 } } { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { dbus_out[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/users/crossover/Documents/pc_reg/" 0 { } { { 0 { 0 ""} 0 165 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "abus_in\[7\] " "Info: Pin abus_in\[7\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/altera/91sp2/quartus/bin/pin_planner.ppl" { abus_in[7] } } } { "pc_reg.vhd" "" { Text "C:/users/crossover/Documents/pc_reg/pc_reg.vhd" 12 -1 0 } } { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { abus_in[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/users/crossover/Documents/pc_reg/" 0 { } { { 0 { 0 ""} 0 184 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "abus_in\[8\] " "Info: Pin abus_in\[8\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/altera/91sp2/quartus/bin/pin_planner.ppl" { abus_in[8] } } } { "pc_reg.vhd" "" { Text "C:/users/crossover/Documents/pc_reg/pc_reg.vhd" 12 -1 0 } } { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { abus_in[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/users/crossover/Documents/pc_reg/" 0 { } { { 0 { 0 ""} 0 185 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "nextpc_out\[0\] " "Info: Pin nextpc_out\[0\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/altera/91sp2/quartus/bin/pin_planner.ppl" { nextpc_out[0] } } } { "pc_reg.vhd" "" { Text "C:/users/crossover/Documents/pc_reg/pc_reg.vhd" 22 -1 0 } } { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { nextpc_out[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/users/crossover/Documents/pc_reg/" 0 { } { { 0 { 0 ""} 0 194 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "nextpc_out\[1\] " "Info: Pin nextpc_out\[1\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/altera/91sp2/quartus/bin/pin_planner.ppl" { nextpc_out[1] } } } { "pc_reg.vhd" "" { Text "C:/users/crossover/Documents/pc_reg/pc_reg.vhd" 22 -1 0 } } { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { nextpc_out[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/users/crossover/Documents/pc_reg/" 0 { } { { 0 { 0 ""} 0 195 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "nextpc_out\[2\] " "Info: Pin nextpc_out\[2\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/altera/91sp2/quartus/bin/pin_planner.ppl" { nextpc_out[2] } } } { "pc_reg.vhd" "" { Text "C:/users/crossover/Documents/pc_reg/pc_reg.vhd" 22 -1 0 } } { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { nextpc_out[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/users/crossover/Documents/pc_reg/" 0 { } { { 0 { 0 ""} 0 196 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "nextpc_out\[3\] " "Info: Pin nextpc_out\[3\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/altera/91sp2/quartus/bin/pin_planner.ppl" { nextpc_out[3] } } } { "pc_reg.vhd" "" { Text "C:/users/crossover/Documents/pc_reg/pc_reg.vhd" 22 -1 0 } } { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { nextpc_out[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/users/crossover/Documents/pc_reg/" 0 { } { { 0 { 0 ""} 0 197 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "nextpc_out\[4\] " "Info: Pin nextpc_out\[4\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/altera/91sp2/quartus/bin/pin_planner.ppl" { nextpc_out[4] } } } { "pc_reg.vhd" "" { Text "C:/users/crossover/Documents/pc_reg/pc_reg.vhd" 22 -1 0 } } { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { nextpc_out[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/users/crossover/Documents/pc_reg/" 0 { } { { 0 { 0 ""} 0 198 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "nextpc_out\[5\] " "Info: Pin nextpc_out\[5\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/altera/91sp2/quartus/bin/pin_planner.ppl" { nextpc_out[5] } } } { "pc_reg.vhd" "" { Text "C:/users/crossover/Documents/pc_reg/pc_reg.vhd" 22 -1 0 } } { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { nextpc_out[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/users/crossover/Documents/pc_reg/" 0 { } { { 0 { 0 ""} 0 199 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "nextpc_out\[6\] " "Info: Pin nextpc_out\[6\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/altera/91sp2/quartus/bin/pin_planner.ppl" { nextpc_out[6] } } } { "pc_reg.vhd" "" { Text "C:/users/crossover/Documents/pc_reg/pc_reg.vhd" 22 -1 0 } } { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { nextpc_out[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/users/crossover/Documents/pc_reg/" 0 { } { { 0 { 0 ""} 0 200 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "nextpc_out\[7\] " "Info: Pin nextpc_out\[7\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/altera/91sp2/quartus/bin/pin_planner.ppl" { nextpc_out[7] } } } { "pc_reg.vhd" "" { Text "C:/users/crossover/Documents/pc_reg/pc_reg.vhd" 22 -1 0 } } { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { nextpc_out[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/users/crossover/Documents/pc_reg/" 0 { } { { 0 { 0 ""} 0 201 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "nextpc_out\[8\] " "Info: Pin nextpc_out\[8\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/altera/91sp2/quartus/bin/pin_planner.ppl" { nextpc_out[8] } } } { "pc_reg.vhd" "" { Text "C:/users/crossover/Documents/pc_reg/pc_reg.vhd" 22 -1 0 } } { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { nextpc_out[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/users/crossover/Documents/pc_reg/" 0 { } { { 0 { 0 ""} 0 202 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "nextpc_out\[9\] " "Info: Pin nextpc_out\[9\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/altera/91sp2/quartus/bin/pin_planner.ppl" { nextpc_out[9] } } } { "pc_reg.vhd" "" { Text "C:/users/crossover/Documents/pc_reg/pc_reg.vhd" 22 -1 0 } } { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { nextpc_out[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/users/crossover/Documents/pc_reg/" 0 { } { { 0 { 0 ""} 0 203 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "nextpc_out\[10\] " "Info: Pin nextpc_out\[10\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/altera/91sp2/quartus/bin/pin_planner.ppl" { nextpc_out[10] } } } { "pc_reg.vhd" "" { Text "C:/users/crossover/Documents/pc_reg/pc_reg.vhd" 22 -1 0 } } { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { nextpc_out[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/users/crossover/Documents/pc_reg/" 0 { } { { 0 { 0 ""} 0 204 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "nextpc_out\[11\] " "Info: Pin nextpc_out\[11\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/altera/91sp2/quartus/bin/pin_planner.ppl" { nextpc_out[11] } } } { "pc_reg.vhd" "" { Text "C:/users/crossover/Documents/pc_reg/pc_reg.vhd" 22 -1 0 } } { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { nextpc_out[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/users/crossover/Documents/pc_reg/" 0 { } { { 0 { 0 ""} 0 205 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "nextpc_out\[12\] " "Info: Pin nextpc_out\[12\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/altera/91sp2/quartus/bin/pin_planner.ppl" { nextpc_out[12] } } } { "pc_reg.vhd" "" { Text "C:/users/crossover/Documents/pc_reg/pc_reg.vhd" 22 -1 0 } } { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { nextpc_out[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/users/crossover/Documents/pc_reg/" 0 { } { { 0 { 0 ""} 0 206 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "stack_pop " "Info: Pin stack_pop not assigned to an exact location on the device" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/altera/91sp2/quartus/bin/pin_planner.ppl" { stack_pop } } } { "pc_reg.vhd" "" { Text "C:/users/crossover/Documents/pc_reg/pc_reg.vhd" 19 -1 0 } } { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { stack_pop } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/users/crossover/Documents/pc_reg/" 0 { } { { 0 { 0 ""} 0 218 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inc_pc " "Info: Pin inc_pc not assigned to an exact location on the device" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/altera/91sp2/quartus/bin/pin_planner.ppl" { inc_pc } } } { "pc_reg.vhd" "" { Text "C:/users/crossover/Documents/pc_reg/pc_reg.vhd" 14 -1 0 } } { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { inc_pc } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/users/crossover/Documents/pc_reg/" 0 { } { { 0 { 0 ""} 0 213 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "load_pc " "Info: Pin load_pc not assigned to an exact location on the device" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/altera/91sp2/quartus/bin/pin_planner.ppl" { load_pc } } } { "pc_reg.vhd" "" { Text "C:/users/crossover/Documents/pc_reg/pc_reg.vhd" 15 -1 0 } } { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { load_pc } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/users/crossover/Documents/pc_reg/" 0 { } { { 0 { 0 ""} 0 214 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "abus_in\[6\] " "Info: Pin abus_in\[6\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/altera/91sp2/quartus/bin/pin_planner.ppl" { abus_in[6] } } } { "pc_reg.vhd" "" { Text "C:/users/crossover/Documents/pc_reg/pc_reg.vhd" 12 -1 0 } } { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { abus_in[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/users/crossover/Documents/pc_reg/" 0 { } { { 0 { 0 ""} 0 183 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "abus_in\[5\] " "Info: Pin abus_in\[5\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/altera/91sp2/quartus/bin/pin_planner.ppl" { abus_in[5] } } } { "pc_reg.vhd" "" { Text "C:/users/crossover/Documents/pc_reg/pc_reg.vhd" 12 -1 0 } } { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { abus_in[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/users/crossover/Documents/pc_reg/" 0 { } { { 0 { 0 ""} 0 182 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "abus_in\[4\] " "Info: Pin abus_in\[4\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/altera/91sp2/quartus/bin/pin_planner.ppl" { abus_in[4] } } } { "pc_reg.vhd" "" { Text "C:/users/crossover/Documents/pc_reg/pc_reg.vhd" 12 -1 0 } } { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { abus_in[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/users/crossover/Documents/pc_reg/" 0 { } { { 0 { 0 ""} 0 181 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "abus_in\[2\] " "Info: Pin abus_in\[2\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/altera/91sp2/quartus/bin/pin_planner.ppl" { abus_in[2] } } } { "pc_reg.vhd" "" { Text "C:/users/crossover/Documents/pc_reg/pc_reg.vhd" 12 -1 0 } } { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { abus_in[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/users/crossover/Documents/pc_reg/" 0 { } { { 0 { 0 ""} 0 179 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "abus_in\[0\] " "Info: Pin abus_in\[0\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/altera/91sp2/quartus/bin/pin_planner.ppl" { abus_in[0] } } } { "pc_reg.vhd" "" { Text "C:/users/crossover/Documents/pc_reg/pc_reg.vhd" 12 -1 0 } } { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { abus_in[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/users/crossover/Documents/pc_reg/" 0 { } { { 0 { 0 ""} 0 177 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "abus_in\[1\] " "Info: Pin abus_in\[1\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/altera/91sp2/quartus/bin/pin_planner.ppl" { abus_in[1] } } } { "pc_reg.vhd" "" { Text "C:/users/crossover/Documents/pc_reg/pc_reg.vhd" 12 -1 0 } } { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { abus_in[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/users/crossover/Documents/pc_reg/" 0 { } { { 0 { 0 ""} 0 178 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "abus_in\[3\] " "Info: Pin abus_in\[3\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/altera/91sp2/quartus/bin/pin_planner.ppl" { abus_in[3] } } } { "pc_reg.vhd" "" { Text "C:/users/crossover/Documents/pc_reg/pc_reg.vhd" 12 -1 0 } } { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { abus_in[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/users/crossover/Documents/pc_reg/" 0 { } { { 0 { 0 ""} 0 180 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "wr_en " "Info: Pin wr_en not assigned to an exact location on the device" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/altera/91sp2/quartus/bin/pin_planner.ppl" { wr_en } } } { "pc_reg.vhd" "" { Text "C:/users/crossover/Documents/pc_reg/pc_reg.vhd" 16 -1 0 } } { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { wr_en } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/users/crossover/Documents/pc_reg/" 0 { } { { 0 { 0 ""} 0 215 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dbus_in\[0\] " "Info: Pin dbus_in\[0\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/altera/91sp2/quartus/bin/pin_planner.ppl" { dbus_in[0] } } } { "pc_reg.vhd" "" { Text "C:/users/crossover/Documents/pc_reg/pc_reg.vhd" 13 -1 0 } } { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { dbus_in[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/users/crossover/Documents/pc_reg/" 0 { } { { 0 { 0 ""} 0 186 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addr_in\[0\] " "Info: Pin addr_in\[0\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/altera/91sp2/quartus/bin/pin_planner.ppl" { addr_in[0] } } } { "pc_reg.vhd" "" { Text "C:/users/crossover/Documents/pc_reg/pc_reg.vhd" 11 -1 0 } } { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { addr_in[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/users/crossover/Documents/pc_reg/" 0 { } { { 0 { 0 ""} 0 166 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dbus_in\[1\] " "Info: Pin dbus_in\[1\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/altera/91sp2/quartus/bin/pin_planner.ppl" { dbus_in[1] } } } { "pc_reg.vhd" "" { Text "C:/users/crossover/Documents/pc_reg/pc_reg.vhd" 13 -1 0 } } { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { dbus_in[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/users/crossover/Documents/pc_reg/" 0 { } { { 0 { 0 ""} 0 187 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addr_in\[1\] " "Info: Pin addr_in\[1\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/altera/91sp2/quartus/bin/pin_planner.ppl" { addr_in[1] } } } { "pc_reg.vhd" "" { Text "C:/users/crossover/Documents/pc_reg/pc_reg.vhd" 11 -1 0 } } { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { addr_in[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/users/crossover/Documents/pc_reg/" 0 { } { { 0 { 0 ""} 0 167 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dbus_in\[2\] " "Info: Pin dbus_in\[2\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/altera/91sp2/quartus/bin/pin_planner.ppl" { dbus_in[2] } } } { "pc_reg.vhd" "" { Text "C:/users/crossover/Documents/pc_reg/pc_reg.vhd" 13 -1 0 } } { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { dbus_in[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/users/crossover/Documents/pc_reg/" 0 { } { { 0 { 0 ""} 0 188 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addr_in\[2\] " "Info: Pin addr_in\[2\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/altera/91sp2/quartus/bin/pin_planner.ppl" { addr_in[2] } } } { "pc_reg.vhd" "" { Text "C:/users/crossover/Documents/pc_reg/pc_reg.vhd" 11 -1 0 } } { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { addr_in[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/users/crossover/Documents/pc_reg/" 0 { } { { 0 { 0 ""} 0 168 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dbus_in\[3\] " "Info: Pin dbus_in\[3\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/altera/91sp2/quartus/bin/pin_planner.ppl" { dbus_in[3] } } } { "pc_reg.vhd" "" { Text "C:/users/crossover/Documents/pc_reg/pc_reg.vhd" 13 -1 0 } } { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { dbus_in[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/users/crossover/Documents/pc_reg/" 0 { } { { 0 { 0 ""} 0 189 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addr_in\[3\] " "Info: Pin addr_in\[3\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/altera/91sp2/quartus/bin/pin_planner.ppl" { addr_in[3] } } } { "pc_reg.vhd" "" { Text "C:/users/crossover/Documents/pc_reg/pc_reg.vhd" 11 -1 0 } } { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { addr_in[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/users/crossover/Documents/pc_reg/" 0 { } { { 0 { 0 ""} 0 169 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dbus_in\[4\] " "Info: Pin dbus_in\[4\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/altera/91sp2/quartus/bin/pin_planner.ppl" { dbus_in[4] } } } { "pc_reg.vhd" "" { Text "C:/users/crossover/Documents/pc_reg/pc_reg.vhd" 13 -1 0 } } { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { dbus_in[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/users/crossover/Documents/pc_reg/" 0 { } { { 0 { 0 ""} 0 190 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addr_in\[4\] " "Info: Pin addr_in\[4\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/altera/91sp2/quartus/bin/pin_planner.ppl" { addr_in[4] } } } { "pc_reg.vhd" "" { Text "C:/users/crossover/Documents/pc_reg/pc_reg.vhd" 11 -1 0 } } { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { addr_in[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/users/crossover/Documents/pc_reg/" 0 { } { { 0 { 0 ""} 0 170 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dbus_in\[5\] " "Info: Pin dbus_in\[5\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/altera/91sp2/quartus/bin/pin_planner.ppl" { dbus_in[5] } } } { "pc_reg.vhd" "" { Text "C:/users/crossover/Documents/pc_reg/pc_reg.vhd" 13 -1 0 } } { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { dbus_in[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/users/crossover/Documents/pc_reg/" 0 { } { { 0 { 0 ""} 0 191 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addr_in\[5\] " "Info: Pin addr_in\[5\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/altera/91sp2/quartus/bin/pin_planner.ppl" { addr_in[5] } } } { "pc_reg.vhd" "" { Text "C:/users/crossover/Documents/pc_reg/pc_reg.vhd" 11 -1 0 } } { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { addr_in[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/users/crossover/Documents/pc_reg/" 0 { } { { 0 { 0 ""} 0 171 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dbus_in\[6\] " "Info: Pin dbus_in\[6\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/altera/91sp2/quartus/bin/pin_planner.ppl" { dbus_in[6] } } } { "pc_reg.vhd" "" { Text "C:/users/crossover/Documents/pc_reg/pc_reg.vhd" 13 -1 0 } } { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { dbus_in[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/users/crossover/Documents/pc_reg/" 0 { } { { 0 { 0 ""} 0 192 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addr_in\[6\] " "Info: Pin addr_in\[6\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/altera/91sp2/quartus/bin/pin_planner.ppl" { addr_in[6] } } } { "pc_reg.vhd" "" { Text "C:/users/crossover/Documents/pc_reg/pc_reg.vhd" 11 -1 0 } } { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { addr_in[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/users/crossover/Documents/pc_reg/" 0 { } { { 0 { 0 ""} 0 172 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dbus_in\[7\] " "Info: Pin dbus_in\[7\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/altera/91sp2/quartus/bin/pin_planner.ppl" { dbus_in[7] } } } { "pc_reg.vhd" "" { Text "C:/users/crossover/Documents/pc_reg/pc_reg.vhd" 13 -1 0 } } { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { dbus_in[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/users/crossover/Documents/pc_reg/" 0 { } { { 0 { 0 ""} 0 193 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addr_in\[7\] " "Info: Pin addr_in\[7\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/altera/91sp2/quartus/bin/pin_planner.ppl" { addr_in[7] } } } { "pc_reg.vhd" "" { Text "C:/users/crossover/Documents/pc_reg/pc_reg.vhd" 11 -1 0 } } { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { addr_in[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/users/crossover/Documents/pc_reg/" 0 { } { { 0 { 0 ""} 0 173 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addr_in\[8\] " "Info: Pin addr_in\[8\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/altera/91sp2/quartus/bin/pin_planner.ppl" { addr_in[8] } } } { "pc_reg.vhd" "" { Text "C:/users/crossover/Documents/pc_reg/pc_reg.vhd" 11 -1 0 } } { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { addr_in[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/users/crossover/Documents/pc_reg/" 0 { } { { 0 { 0 ""} 0 174 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addr_in\[9\] " "Info: Pin addr_in\[9\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/altera/91sp2/quartus/bin/pin_planner.ppl" { addr_in[9] } } } { "pc_reg.vhd" "" { Text "C:/users/crossover/Documents/pc_reg/pc_reg.vhd" 11 -1 0 } } { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { addr_in[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/users/crossover/Documents/pc_reg/" 0 { } { { 0 { 0 ""} 0 175 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addr_in\[10\] " "Info: Pin addr_in\[10\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/altera/91sp2/quartus/bin/pin_planner.ppl" { addr_in[10] } } } { "pc_reg.vhd" "" { Text "C:/users/crossover/Documents/pc_reg/pc_reg.vhd" 11 -1 0 } } { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { addr_in[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/users/crossover/Documents/pc_reg/" 0 { } { { 0 { 0 ""} 0 176 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk_in " "Info: Pin clk_in not assigned to an exact location on the device" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/altera/91sp2/quartus/bin/pin_planner.ppl" { clk_in } } } { "pc_reg.vhd" "" { Text "C:/users/crossover/Documents/pc_reg/pc_reg.vhd" 10 -1 0 } } { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/users/crossover/Documents/pc_reg/" 0 { } { { 0 { 0 ""} 0 212 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "nrst " "Info: Pin nrst not assigned to an exact location on the device" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/altera/91sp2/quartus/bin/pin_planner.ppl" { nrst } } } { "pc_reg.vhd" "" { Text "C:/users/crossover/Documents/pc_reg/pc_reg.vhd" 9 -1 0 } } { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { nrst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/users/crossover/Documents/pc_reg/" 0 { } { { 0 { 0 ""} 0 211 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rd_en " "Info: Pin rd_en not assigned to an exact location on the device" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/altera/91sp2/quartus/bin/pin_planner.ppl" { rd_en } } } { "pc_reg.vhd" "" { Text "C:/users/crossover/Documents/pc_reg/pc_reg.vhd" 17 -1 0 } } { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { rd_en } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/users/crossover/Documents/pc_reg/" 0 { } { { 0 { 0 ""} 0 216 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "stack_push " "Info: Pin stack_push not assigned to an exact location on the device" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/altera/91sp2/quartus/bin/pin_planner.ppl" { stack_push } } } { "pc_reg.vhd" "" { Text "C:/users/crossover/Documents/pc_reg/pc_reg.vhd" 18 -1 0 } } { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { stack_push } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/users/crossover/Documents/pc_reg/" 0 { } { { 0 { 0 ""} 0 217 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_in (placed in PIN N20 (CLK3p, Input)) " "Info: Automatically promoted node clk_in (placed in PIN N20 (CLK3p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/altera/91sp2/quartus/bin/pin_planner.ppl" { clk_in } } } { "pc_reg.vhd" "" { Text "C:/users/crossover/Documents/pc_reg/pc_reg.vhd" 10 -1 0 } } { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/users/crossover/Documents/pc_reg/" 0 { } { { 0 { 0 ""} 0 212 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "nrst (placed in PIN M21 (CLK1p, Input)) " "Info: Automatically promoted node nrst (placed in PIN M21 (CLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "stack_popped\[12\]~0 " "Info: Destination node stack_popped\[12\]~0" {  } { { "pc_reg.vhd" "" { Text "C:/users/crossover/Documents/pc_reg/pc_reg.vhd" 38 -1 0 } } { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { stack_popped[12]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/users/crossover/Documents/pc_reg/" 0 { } { { 0 { 0 ""} 0 302 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/altera/91sp2/quartus/bin/pin_planner.ppl" { nrst } } } { "pc_reg.vhd" "" { Text "C:/users/crossover/Documents/pc_reg/pc_reg.vhd" 9 -1 0 } } { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { nrst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/users/crossover/Documents/pc_reg/" 0 { } { { 0 { 0 ""} 0 211 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "55 unused 3.3V 34 21 0 " "Info: Number of I/O pins in group: 55 (unused VREF, 3.3V VCCIO, 34 input, 21 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 39 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  39 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 43 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  43 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 49 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  49 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 35 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  35 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 44 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  44 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 40 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 34 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  34 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "9 does not use undetermined 0 6 " "Info: I/O bank number 9 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "10 does not use undetermined 0 6 " "Info: I/O bank number 10 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Info: Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "2.496 ns register register " "Info: Estimated most critical path is register to register delay of 2.496 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pc\[2\] 1 REG LAB_X37_Y18 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X37_Y18; Fanout = 5; REG Node = 'pc\[2\]'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { pc[2] } "NODE_NAME" } } { "pc_reg.vhd" "" { Text "C:/users/crossover/Documents/pc_reg/pc_reg.vhd" 93 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.454 ns) + CELL(0.350 ns) 0.804 ns Add0~10 2 COMB LAB_X34_Y18 2 " "Info: 2: + IC(0.454 ns) + CELL(0.350 ns) = 0.804 ns; Loc. = LAB_X34_Y18; Fanout = 2; COMB Node = 'Add0~10'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.804 ns" { pc[2] Add0~10 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/program files (x86)/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.839 ns Add0~14 3 COMB LAB_X34_Y18 2 " "Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 0.839 ns; Loc. = LAB_X34_Y18; Fanout = 2; COMB Node = 'Add0~14'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~10 Add0~14 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/program files (x86)/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.874 ns Add0~18 4 COMB LAB_X34_Y18 2 " "Info: 4: + IC(0.000 ns) + CELL(0.035 ns) = 0.874 ns; Loc. = LAB_X34_Y18; Fanout = 2; COMB Node = 'Add0~18'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~14 Add0~18 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/program files (x86)/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.909 ns Add0~22 5 COMB LAB_X34_Y18 2 " "Info: 5: + IC(0.000 ns) + CELL(0.035 ns) = 0.909 ns; Loc. = LAB_X34_Y18; Fanout = 2; COMB Node = 'Add0~22'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~18 Add0~22 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/program files (x86)/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.944 ns Add0~26 6 COMB LAB_X34_Y18 2 " "Info: 6: + IC(0.000 ns) + CELL(0.035 ns) = 0.944 ns; Loc. = LAB_X34_Y18; Fanout = 2; COMB Node = 'Add0~26'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~22 Add0~26 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/program files (x86)/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.979 ns Add0~30 7 COMB LAB_X34_Y18 2 " "Info: 7: + IC(0.000 ns) + CELL(0.035 ns) = 0.979 ns; Loc. = LAB_X34_Y18; Fanout = 2; COMB Node = 'Add0~30'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~26 Add0~30 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/program files (x86)/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.088 ns) + CELL(0.035 ns) 1.102 ns Add0~34 8 COMB LAB_X34_Y18 2 " "Info: 8: + IC(0.088 ns) + CELL(0.035 ns) = 1.102 ns; Loc. = LAB_X34_Y18; Fanout = 2; COMB Node = 'Add0~34'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { Add0~30 Add0~34 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/program files (x86)/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.137 ns Add0~38 9 COMB LAB_X34_Y18 2 " "Info: 9: + IC(0.000 ns) + CELL(0.035 ns) = 1.137 ns; Loc. = LAB_X34_Y18; Fanout = 2; COMB Node = 'Add0~38'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~34 Add0~38 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/program files (x86)/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 1.262 ns Add0~41 10 COMB LAB_X34_Y18 1 " "Info: 10: + IC(0.000 ns) + CELL(0.125 ns) = 1.262 ns; Loc. = LAB_X34_Y18; Fanout = 1; COMB Node = 'Add0~41'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { Add0~38 Add0~41 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/program files (x86)/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.452 ns) + CELL(0.272 ns) 1.986 ns nextpc~25 11 COMB LAB_X37_Y18 2 " "Info: 11: + IC(0.452 ns) + CELL(0.272 ns) = 1.986 ns; Loc. = LAB_X37_Y18; Fanout = 2; COMB Node = 'nextpc~25'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.724 ns" { Add0~41 nextpc~25 } "NODE_NAME" } } { "pc_reg.vhd" "" { Text "C:/users/crossover/Documents/pc_reg/pc_reg.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.355 ns) + CELL(0.155 ns) 2.496 ns pc\[10\] 12 REG LAB_X37_Y18 4 " "Info: 12: + IC(0.355 ns) + CELL(0.155 ns) = 2.496 ns; Loc. = LAB_X37_Y18; Fanout = 4; REG Node = 'pc\[10\]'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.510 ns" { nextpc~25 pc[10] } "NODE_NAME" } } { "pc_reg.vhd" "" { Text "C:/users/crossover/Documents/pc_reg/pc_reg.vhd" 93 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.147 ns ( 45.95 % ) " "Info: Total cell delay = 1.147 ns ( 45.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.349 ns ( 54.05 % ) " "Info: Total interconnect delay = 1.349 ns ( 54.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.496 ns" { pc[2] Add0~10 Add0~14 Add0~18 Add0~22 Add0~26 Add0~30 Add0~34 Add0~38 Add0~41 nextpc~25 pc[10] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X27_Y14 X40_Y27 " "Info: Peak interconnect usage is 1% of the available device resources in the region that extends from location X27_Y14 to location X40_Y27" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Info: Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "21 " "Warning: Found 21 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dbus_out\[0\] 0 " "Info: Pin \"dbus_out\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dbus_out\[1\] 0 " "Info: Pin \"dbus_out\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dbus_out\[2\] 0 " "Info: Pin \"dbus_out\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dbus_out\[3\] 0 " "Info: Pin \"dbus_out\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dbus_out\[4\] 0 " "Info: Pin \"dbus_out\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dbus_out\[5\] 0 " "Info: Pin \"dbus_out\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dbus_out\[6\] 0 " "Info: Pin \"dbus_out\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dbus_out\[7\] 0 " "Info: Pin \"dbus_out\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "nextpc_out\[0\] 0 " "Info: Pin \"nextpc_out\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "nextpc_out\[1\] 0 " "Info: Pin \"nextpc_out\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "nextpc_out\[2\] 0 " "Info: Pin \"nextpc_out\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "nextpc_out\[3\] 0 " "Info: Pin \"nextpc_out\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "nextpc_out\[4\] 0 " "Info: Pin \"nextpc_out\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "nextpc_out\[5\] 0 " "Info: Pin \"nextpc_out\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "nextpc_out\[6\] 0 " "Info: Pin \"nextpc_out\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "nextpc_out\[7\] 0 " "Info: Pin \"nextpc_out\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "nextpc_out\[8\] 0 " "Info: Pin \"nextpc_out\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "nextpc_out\[9\] 0 " "Info: Pin \"nextpc_out\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "nextpc_out\[10\] 0 " "Info: Pin \"nextpc_out\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "nextpc_out\[11\] 0 " "Info: Pin \"nextpc_out\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "nextpc_out\[12\] 0 " "Info: Pin \"nextpc_out\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "232 " "Info: Peak virtual memory: 232 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 10 21:02:43 2024 " "Info: Processing ended: Sun Nov 10 21:02:43 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Info: Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Info: Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 10 21:02:45 2024 " "Info: Processing started: Sun Nov 10 21:02:45 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off pc_reg -c pc_reg " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off pc_reg -c pc_reg" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "177 " "Info: Peak virtual memory: 177 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 10 21:02:47 2024 " "Info: Processing ended: Sun Nov 10 21:02:47 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 10 21:02:48 2024 " "Info: Processing started: Sun Nov 10 21:02:48 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off pc_reg -c pc_reg --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off pc_reg -c pc_reg --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk_in " "Info: Assuming node \"clk_in\" is an undefined clock" {  } { { "pc_reg.vhd" "" { Text "C:/users/crossover/Documents/pc_reg/pc_reg.vhd" 10 -1 0 } } { "c:/program files (x86)/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_in" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk_in register pc\[1\] register pc\[2\] 381.24 MHz 2.623 ns Internal " "Info: Clock \"clk_in\" has Internal fmax of 381.24 MHz between source register \"pc\[1\]\" and destination register \"pc\[2\]\" (period= 2.623 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.443 ns + Longest register register " "Info: + Longest register to register delay is 2.443 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pc\[1\] 1 REG LCFF_X33_Y18_N5 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X33_Y18_N5; Fanout = 5; REG Node = 'pc\[1\]'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { pc[1] } "NODE_NAME" } } { "pc_reg.vhd" "" { Text "C:/users/crossover/Documents/pc_reg/pc_reg.vhd" 93 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.476 ns) + CELL(0.309 ns) 0.785 ns Add0~6 2 COMB LCCOMB_X34_Y18_N2 2 " "Info: 2: + IC(0.476 ns) + CELL(0.309 ns) = 0.785 ns; Loc. = LCCOMB_X34_Y18_N2; Fanout = 2; COMB Node = 'Add0~6'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.785 ns" { pc[1] Add0~6 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/program files (x86)/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 0.910 ns Add0~9 3 COMB LCCOMB_X34_Y18_N4 1 " "Info: 3: + IC(0.000 ns) + CELL(0.125 ns) = 0.910 ns; Loc. = LCCOMB_X34_Y18_N4; Fanout = 1; COMB Node = 'Add0~9'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { Add0~6 Add0~9 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/program files (x86)/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.540 ns) + CELL(0.053 ns) 1.503 ns nextpc~41 4 COMB LCCOMB_X37_Y18_N16 2 " "Info: 4: + IC(0.540 ns) + CELL(0.053 ns) = 1.503 ns; Loc. = LCCOMB_X37_Y18_N16; Fanout = 2; COMB Node = 'nextpc~41'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.593 ns" { Add0~9 nextpc~41 } "NODE_NAME" } } { "pc_reg.vhd" "" { Text "C:/users/crossover/Documents/pc_reg/pc_reg.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.631 ns) + CELL(0.309 ns) 2.443 ns pc\[2\] 5 REG LCFF_X37_Y18_N7 5 " "Info: 5: + IC(0.631 ns) + CELL(0.309 ns) = 2.443 ns; Loc. = LCFF_X37_Y18_N7; Fanout = 5; REG Node = 'pc\[2\]'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.940 ns" { nextpc~41 pc[2] } "NODE_NAME" } } { "pc_reg.vhd" "" { Text "C:/users/crossover/Documents/pc_reg/pc_reg.vhd" 93 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.796 ns ( 32.58 % ) " "Info: Total cell delay = 0.796 ns ( 32.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.647 ns ( 67.42 % ) " "Info: Total interconnect delay = 1.647 ns ( 67.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.443 ns" { pc[1] Add0~6 Add0~9 nextpc~41 pc[2] } "NODE_NAME" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.443 ns" { pc[1] {} Add0~6 {} Add0~9 {} nextpc~41 {} pc[2] {} } { 0.000ns 0.476ns 0.000ns 0.540ns 0.631ns } { 0.000ns 0.309ns 0.125ns 0.053ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.004 ns - Smallest " "Info: - Smallest clock skew is 0.004 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in destination 2.479 ns + Shortest register " "Info: + Shortest clock path from clock \"clk_in\" to destination register is 2.479 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk_in 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk_in'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "pc_reg.vhd" "" { Text "C:/users/crossover/Documents/pc_reg/pc_reg.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk_in~clkctrl 2 COMB CLKCTRL_G3 138 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 138; COMB Node = 'clk_in~clkctrl'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk_in clk_in~clkctrl } "NODE_NAME" } } { "pc_reg.vhd" "" { Text "C:/users/crossover/Documents/pc_reg/pc_reg.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.664 ns) + CELL(0.618 ns) 2.479 ns pc\[2\] 3 REG LCFF_X37_Y18_N7 5 " "Info: 3: + IC(0.664 ns) + CELL(0.618 ns) = 2.479 ns; Loc. = LCFF_X37_Y18_N7; Fanout = 5; REG Node = 'pc\[2\]'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.282 ns" { clk_in~clkctrl pc[2] } "NODE_NAME" } } { "pc_reg.vhd" "" { Text "C:/users/crossover/Documents/pc_reg/pc_reg.vhd" 93 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.38 % ) " "Info: Total cell delay = 1.472 ns ( 59.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.007 ns ( 40.62 % ) " "Info: Total interconnect delay = 1.007 ns ( 40.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.479 ns" { clk_in clk_in~clkctrl pc[2] } "NODE_NAME" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.479 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} pc[2] {} } { 0.000ns 0.000ns 0.343ns 0.664ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in source 2.475 ns - Longest register " "Info: - Longest clock path from clock \"clk_in\" to source register is 2.475 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk_in 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk_in'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "pc_reg.vhd" "" { Text "C:/users/crossover/Documents/pc_reg/pc_reg.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk_in~clkctrl 2 COMB CLKCTRL_G3 138 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 138; COMB Node = 'clk_in~clkctrl'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk_in clk_in~clkctrl } "NODE_NAME" } } { "pc_reg.vhd" "" { Text "C:/users/crossover/Documents/pc_reg/pc_reg.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.660 ns) + CELL(0.618 ns) 2.475 ns pc\[1\] 3 REG LCFF_X33_Y18_N5 5 " "Info: 3: + IC(0.660 ns) + CELL(0.618 ns) = 2.475 ns; Loc. = LCFF_X33_Y18_N5; Fanout = 5; REG Node = 'pc\[1\]'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.278 ns" { clk_in~clkctrl pc[1] } "NODE_NAME" } } { "pc_reg.vhd" "" { Text "C:/users/crossover/Documents/pc_reg/pc_reg.vhd" 93 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.47 % ) " "Info: Total cell delay = 1.472 ns ( 59.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.003 ns ( 40.53 % ) " "Info: Total interconnect delay = 1.003 ns ( 40.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.475 ns" { clk_in clk_in~clkctrl pc[1] } "NODE_NAME" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.475 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} pc[1] {} } { 0.000ns 0.000ns 0.343ns 0.660ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.479 ns" { clk_in clk_in~clkctrl pc[2] } "NODE_NAME" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.479 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} pc[2] {} } { 0.000ns 0.000ns 0.343ns 0.664ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.475 ns" { clk_in clk_in~clkctrl pc[1] } "NODE_NAME" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.475 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} pc[1] {} } { 0.000ns 0.000ns 0.343ns 0.660ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "pc_reg.vhd" "" { Text "C:/users/crossover/Documents/pc_reg/pc_reg.vhd" 93 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "pc_reg.vhd" "" { Text "C:/users/crossover/Documents/pc_reg/pc_reg.vhd" 93 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.443 ns" { pc[1] Add0~6 Add0~9 nextpc~41 pc[2] } "NODE_NAME" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.443 ns" { pc[1] {} Add0~6 {} Add0~9 {} nextpc~41 {} pc[2] {} } { 0.000ns 0.476ns 0.000ns 0.540ns 0.631ns } { 0.000ns 0.309ns 0.125ns 0.053ns 0.309ns } "" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.479 ns" { clk_in clk_in~clkctrl pc[2] } "NODE_NAME" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.479 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} pc[2] {} } { 0.000ns 0.000ns 0.343ns 0.664ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.475 ns" { clk_in clk_in~clkctrl pc[1] } "NODE_NAME" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.475 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} pc[1] {} } { 0.000ns 0.000ns 0.343ns 0.660ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "pc\[0\] abus_in\[2\] clk_in 6.692 ns register " "Info: tsu for register \"pc\[0\]\" (data pin = \"abus_in\[2\]\", clock pin = \"clk_in\") is 6.692 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.079 ns + Longest pin register " "Info: + Longest pin to register delay is 9.079 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns abus_in\[2\] 1 PIN PIN_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_N2; Fanout = 1; PIN Node = 'abus_in\[2\]'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { abus_in[2] } "NODE_NAME" } } { "pc_reg.vhd" "" { Text "C:/users/crossover/Documents/pc_reg/pc_reg.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.577 ns) + CELL(0.378 ns) 5.819 ns Equal1~0 2 COMB LCCOMB_X34_Y19_N4 22 " "Info: 2: + IC(4.577 ns) + CELL(0.378 ns) = 5.819 ns; Loc. = LCCOMB_X34_Y19_N4; Fanout = 22; COMB Node = 'Equal1~0'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.955 ns" { abus_in[2] Equal1~0 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/program files (x86)/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.678 ns) + CELL(0.346 ns) 6.843 ns nextpc~1 3 COMB LCCOMB_X35_Y18_N8 8 " "Info: 3: + IC(0.678 ns) + CELL(0.346 ns) = 6.843 ns; Loc. = LCCOMB_X35_Y18_N8; Fanout = 8; COMB Node = 'nextpc~1'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.024 ns" { Equal1~0 nextpc~1 } "NODE_NAME" } } { "pc_reg.vhd" "" { Text "C:/users/crossover/Documents/pc_reg/pc_reg.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.356 ns) + CELL(0.357 ns) 8.556 ns nextpc~4 4 COMB LCCOMB_X34_Y18_N28 2 " "Info: 4: + IC(1.356 ns) + CELL(0.357 ns) = 8.556 ns; Loc. = LCCOMB_X34_Y18_N28; Fanout = 2; COMB Node = 'nextpc~4'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.713 ns" { nextpc~1 nextpc~4 } "NODE_NAME" } } { "pc_reg.vhd" "" { Text "C:/users/crossover/Documents/pc_reg/pc_reg.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.214 ns) + CELL(0.309 ns) 9.079 ns pc\[0\] 5 REG LCFF_X34_Y18_N31 5 " "Info: 5: + IC(0.214 ns) + CELL(0.309 ns) = 9.079 ns; Loc. = LCFF_X34_Y18_N31; Fanout = 5; REG Node = 'pc\[0\]'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.523 ns" { nextpc~4 pc[0] } "NODE_NAME" } } { "pc_reg.vhd" "" { Text "C:/users/crossover/Documents/pc_reg/pc_reg.vhd" 93 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.254 ns ( 24.83 % ) " "Info: Total cell delay = 2.254 ns ( 24.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.825 ns ( 75.17 % ) " "Info: Total interconnect delay = 6.825 ns ( 75.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.079 ns" { abus_in[2] Equal1~0 nextpc~1 nextpc~4 pc[0] } "NODE_NAME" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.079 ns" { abus_in[2] {} abus_in[2]~combout {} Equal1~0 {} nextpc~1 {} nextpc~4 {} pc[0] {} } { 0.000ns 0.000ns 4.577ns 0.678ns 1.356ns 0.214ns } { 0.000ns 0.864ns 0.378ns 0.346ns 0.357ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "pc_reg.vhd" "" { Text "C:/users/crossover/Documents/pc_reg/pc_reg.vhd" 93 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in destination 2.477 ns - Shortest register " "Info: - Shortest clock path from clock \"clk_in\" to destination register is 2.477 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk_in 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk_in'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "pc_reg.vhd" "" { Text "C:/users/crossover/Documents/pc_reg/pc_reg.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk_in~clkctrl 2 COMB CLKCTRL_G3 138 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 138; COMB Node = 'clk_in~clkctrl'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk_in clk_in~clkctrl } "NODE_NAME" } } { "pc_reg.vhd" "" { Text "C:/users/crossover/Documents/pc_reg/pc_reg.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.662 ns) + CELL(0.618 ns) 2.477 ns pc\[0\] 3 REG LCFF_X34_Y18_N31 5 " "Info: 3: + IC(0.662 ns) + CELL(0.618 ns) = 2.477 ns; Loc. = LCFF_X34_Y18_N31; Fanout = 5; REG Node = 'pc\[0\]'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.280 ns" { clk_in~clkctrl pc[0] } "NODE_NAME" } } { "pc_reg.vhd" "" { Text "C:/users/crossover/Documents/pc_reg/pc_reg.vhd" 93 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.43 % ) " "Info: Total cell delay = 1.472 ns ( 59.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.005 ns ( 40.57 % ) " "Info: Total interconnect delay = 1.005 ns ( 40.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.477 ns" { clk_in clk_in~clkctrl pc[0] } "NODE_NAME" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.477 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} pc[0] {} } { 0.000ns 0.000ns 0.343ns 0.662ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.079 ns" { abus_in[2] Equal1~0 nextpc~1 nextpc~4 pc[0] } "NODE_NAME" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.079 ns" { abus_in[2] {} abus_in[2]~combout {} Equal1~0 {} nextpc~1 {} nextpc~4 {} pc[0] {} } { 0.000ns 0.000ns 4.577ns 0.678ns 1.356ns 0.214ns } { 0.000ns 0.864ns 0.378ns 0.346ns 0.357ns 0.309ns } "" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.477 ns" { clk_in clk_in~clkctrl pc[0] } "NODE_NAME" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.477 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} pc[0] {} } { 0.000ns 0.000ns 0.343ns 0.662ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk_in nextpc_out\[11\] pc\[1\] 8.105 ns register " "Info: tco from clock \"clk_in\" to destination pin \"nextpc_out\[11\]\" through register \"pc\[1\]\" is 8.105 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in source 2.475 ns + Longest register " "Info: + Longest clock path from clock \"clk_in\" to source register is 2.475 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk_in 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk_in'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "pc_reg.vhd" "" { Text "C:/users/crossover/Documents/pc_reg/pc_reg.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk_in~clkctrl 2 COMB CLKCTRL_G3 138 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 138; COMB Node = 'clk_in~clkctrl'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk_in clk_in~clkctrl } "NODE_NAME" } } { "pc_reg.vhd" "" { Text "C:/users/crossover/Documents/pc_reg/pc_reg.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.660 ns) + CELL(0.618 ns) 2.475 ns pc\[1\] 3 REG LCFF_X33_Y18_N5 5 " "Info: 3: + IC(0.660 ns) + CELL(0.618 ns) = 2.475 ns; Loc. = LCFF_X33_Y18_N5; Fanout = 5; REG Node = 'pc\[1\]'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.278 ns" { clk_in~clkctrl pc[1] } "NODE_NAME" } } { "pc_reg.vhd" "" { Text "C:/users/crossover/Documents/pc_reg/pc_reg.vhd" 93 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.47 % ) " "Info: Total cell delay = 1.472 ns ( 59.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.003 ns ( 40.53 % ) " "Info: Total interconnect delay = 1.003 ns ( 40.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.475 ns" { clk_in clk_in~clkctrl pc[1] } "NODE_NAME" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.475 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} pc[1] {} } { 0.000ns 0.000ns 0.343ns 0.660ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "pc_reg.vhd" "" { Text "C:/users/crossover/Documents/pc_reg/pc_reg.vhd" 93 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.536 ns + Longest register pin " "Info: + Longest register to pin delay is 5.536 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pc\[1\] 1 REG LCFF_X33_Y18_N5 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X33_Y18_N5; Fanout = 5; REG Node = 'pc\[1\]'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { pc[1] } "NODE_NAME" } } { "pc_reg.vhd" "" { Text "C:/users/crossover/Documents/pc_reg/pc_reg.vhd" 93 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.476 ns) + CELL(0.309 ns) 0.785 ns Add0~6 2 COMB LCCOMB_X34_Y18_N2 2 " "Info: 2: + IC(0.476 ns) + CELL(0.309 ns) = 0.785 ns; Loc. = LCCOMB_X34_Y18_N2; Fanout = 2; COMB Node = 'Add0~6'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.785 ns" { pc[1] Add0~6 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/program files (x86)/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.820 ns Add0~10 3 COMB LCCOMB_X34_Y18_N4 2 " "Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 0.820 ns; Loc. = LCCOMB_X34_Y18_N4; Fanout = 2; COMB Node = 'Add0~10'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~6 Add0~10 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/program files (x86)/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.855 ns Add0~14 4 COMB LCCOMB_X34_Y18_N6 2 " "Info: 4: + IC(0.000 ns) + CELL(0.035 ns) = 0.855 ns; Loc. = LCCOMB_X34_Y18_N6; Fanout = 2; COMB Node = 'Add0~14'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~10 Add0~14 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/program files (x86)/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.890 ns Add0~18 5 COMB LCCOMB_X34_Y18_N8 2 " "Info: 5: + IC(0.000 ns) + CELL(0.035 ns) = 0.890 ns; Loc. = LCCOMB_X34_Y18_N8; Fanout = 2; COMB Node = 'Add0~18'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~14 Add0~18 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/program files (x86)/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.925 ns Add0~22 6 COMB LCCOMB_X34_Y18_N10 2 " "Info: 6: + IC(0.000 ns) + CELL(0.035 ns) = 0.925 ns; Loc. = LCCOMB_X34_Y18_N10; Fanout = 2; COMB Node = 'Add0~22'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~18 Add0~22 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/program files (x86)/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.960 ns Add0~26 7 COMB LCCOMB_X34_Y18_N12 2 " "Info: 7: + IC(0.000 ns) + CELL(0.035 ns) = 0.960 ns; Loc. = LCCOMB_X34_Y18_N12; Fanout = 2; COMB Node = 'Add0~26'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~22 Add0~26 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/program files (x86)/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.124 ns) 1.084 ns Add0~30 8 COMB LCCOMB_X34_Y18_N14 2 " "Info: 8: + IC(0.000 ns) + CELL(0.124 ns) = 1.084 ns; Loc. = LCCOMB_X34_Y18_N14; Fanout = 2; COMB Node = 'Add0~30'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.124 ns" { Add0~26 Add0~30 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/program files (x86)/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.119 ns Add0~34 9 COMB LCCOMB_X34_Y18_N16 2 " "Info: 9: + IC(0.000 ns) + CELL(0.035 ns) = 1.119 ns; Loc. = LCCOMB_X34_Y18_N16; Fanout = 2; COMB Node = 'Add0~34'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~30 Add0~34 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/program files (x86)/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.154 ns Add0~38 10 COMB LCCOMB_X34_Y18_N18 2 " "Info: 10: + IC(0.000 ns) + CELL(0.035 ns) = 1.154 ns; Loc. = LCCOMB_X34_Y18_N18; Fanout = 2; COMB Node = 'Add0~38'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~34 Add0~38 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/program files (x86)/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.189 ns Add0~42 11 COMB LCCOMB_X34_Y18_N20 2 " "Info: 11: + IC(0.000 ns) + CELL(0.035 ns) = 1.189 ns; Loc. = LCCOMB_X34_Y18_N20; Fanout = 2; COMB Node = 'Add0~42'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~38 Add0~42 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/program files (x86)/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 1.314 ns Add0~45 12 COMB LCCOMB_X34_Y18_N22 1 " "Info: 12: + IC(0.000 ns) + CELL(0.125 ns) = 1.314 ns; Loc. = LCCOMB_X34_Y18_N22; Fanout = 1; COMB Node = 'Add0~45'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { Add0~42 Add0~45 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/program files (x86)/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.532 ns) + CELL(0.053 ns) 1.899 ns nextpc~27 13 COMB LCCOMB_X35_Y18_N24 2 " "Info: 13: + IC(0.532 ns) + CELL(0.053 ns) = 1.899 ns; Loc. = LCCOMB_X35_Y18_N24; Fanout = 2; COMB Node = 'nextpc~27'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.585 ns" { Add0~45 nextpc~27 } "NODE_NAME" } } { "pc_reg.vhd" "" { Text "C:/users/crossover/Documents/pc_reg/pc_reg.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.675 ns) + CELL(1.962 ns) 5.536 ns nextpc_out\[11\] 14 PIN PIN_W7 0 " "Info: 14: + IC(1.675 ns) + CELL(1.962 ns) = 5.536 ns; Loc. = PIN_W7; Fanout = 0; PIN Node = 'nextpc_out\[11\]'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.637 ns" { nextpc~27 nextpc_out[11] } "NODE_NAME" } } { "pc_reg.vhd" "" { Text "C:/users/crossover/Documents/pc_reg/pc_reg.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.853 ns ( 51.54 % ) " "Info: Total cell delay = 2.853 ns ( 51.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.683 ns ( 48.46 % ) " "Info: Total interconnect delay = 2.683 ns ( 48.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.536 ns" { pc[1] Add0~6 Add0~10 Add0~14 Add0~18 Add0~22 Add0~26 Add0~30 Add0~34 Add0~38 Add0~42 Add0~45 nextpc~27 nextpc_out[11] } "NODE_NAME" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.536 ns" { pc[1] {} Add0~6 {} Add0~10 {} Add0~14 {} Add0~18 {} Add0~22 {} Add0~26 {} Add0~30 {} Add0~34 {} Add0~38 {} Add0~42 {} Add0~45 {} nextpc~27 {} nextpc_out[11] {} } { 0.000ns 0.476ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.532ns 1.675ns } { 0.000ns 0.309ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.124ns 0.035ns 0.035ns 0.035ns 0.125ns 0.053ns 1.962ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.475 ns" { clk_in clk_in~clkctrl pc[1] } "NODE_NAME" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.475 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} pc[1] {} } { 0.000ns 0.000ns 0.343ns 0.660ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.536 ns" { pc[1] Add0~6 Add0~10 Add0~14 Add0~18 Add0~22 Add0~26 Add0~30 Add0~34 Add0~38 Add0~42 Add0~45 nextpc~27 nextpc_out[11] } "NODE_NAME" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.536 ns" { pc[1] {} Add0~6 {} Add0~10 {} Add0~14 {} Add0~18 {} Add0~22 {} Add0~26 {} Add0~30 {} Add0~34 {} Add0~38 {} Add0~42 {} Add0~45 {} nextpc~27 {} nextpc_out[11] {} } { 0.000ns 0.476ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.532ns 1.675ns } { 0.000ns 0.309ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.124ns 0.035ns 0.035ns 0.035ns 0.125ns 0.053ns 1.962ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "abus_in\[2\] nextpc_out\[0\] 12.238 ns Longest " "Info: Longest tpd from source pin \"abus_in\[2\]\" to destination pin \"nextpc_out\[0\]\" is 12.238 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns abus_in\[2\] 1 PIN PIN_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_N2; Fanout = 1; PIN Node = 'abus_in\[2\]'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { abus_in[2] } "NODE_NAME" } } { "pc_reg.vhd" "" { Text "C:/users/crossover/Documents/pc_reg/pc_reg.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.577 ns) + CELL(0.378 ns) 5.819 ns Equal1~0 2 COMB LCCOMB_X34_Y19_N4 22 " "Info: 2: + IC(4.577 ns) + CELL(0.378 ns) = 5.819 ns; Loc. = LCCOMB_X34_Y19_N4; Fanout = 22; COMB Node = 'Equal1~0'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.955 ns" { abus_in[2] Equal1~0 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/program files (x86)/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.678 ns) + CELL(0.346 ns) 6.843 ns nextpc~1 3 COMB LCCOMB_X35_Y18_N8 8 " "Info: 3: + IC(0.678 ns) + CELL(0.346 ns) = 6.843 ns; Loc. = LCCOMB_X35_Y18_N8; Fanout = 8; COMB Node = 'nextpc~1'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.024 ns" { Equal1~0 nextpc~1 } "NODE_NAME" } } { "pc_reg.vhd" "" { Text "C:/users/crossover/Documents/pc_reg/pc_reg.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.356 ns) + CELL(0.357 ns) 8.556 ns nextpc~4 4 COMB LCCOMB_X34_Y18_N28 2 " "Info: 4: + IC(1.356 ns) + CELL(0.357 ns) = 8.556 ns; Loc. = LCCOMB_X34_Y18_N28; Fanout = 2; COMB Node = 'nextpc~4'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.713 ns" { nextpc~1 nextpc~4 } "NODE_NAME" } } { "pc_reg.vhd" "" { Text "C:/users/crossover/Documents/pc_reg/pc_reg.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.740 ns) + CELL(1.942 ns) 12.238 ns nextpc_out\[0\] 5 PIN PIN_U9 0 " "Info: 5: + IC(1.740 ns) + CELL(1.942 ns) = 12.238 ns; Loc. = PIN_U9; Fanout = 0; PIN Node = 'nextpc_out\[0\]'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.682 ns" { nextpc~4 nextpc_out[0] } "NODE_NAME" } } { "pc_reg.vhd" "" { Text "C:/users/crossover/Documents/pc_reg/pc_reg.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.887 ns ( 31.76 % ) " "Info: Total cell delay = 3.887 ns ( 31.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.351 ns ( 68.24 % ) " "Info: Total interconnect delay = 8.351 ns ( 68.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.238 ns" { abus_in[2] Equal1~0 nextpc~1 nextpc~4 nextpc_out[0] } "NODE_NAME" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "12.238 ns" { abus_in[2] {} abus_in[2]~combout {} Equal1~0 {} nextpc~1 {} nextpc~4 {} nextpc_out[0] {} } { 0.000ns 0.000ns 4.577ns 0.678ns 1.356ns 1.740ns } { 0.000ns 0.864ns 0.378ns 0.346ns 0.357ns 1.942ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "lath_pc\[2\] dbus_in\[2\] clk_in -2.102 ns register " "Info: th for register \"lath_pc\[2\]\" (data pin = \"dbus_in\[2\]\", clock pin = \"clk_in\") is -2.102 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in destination 2.479 ns + Longest register " "Info: + Longest clock path from clock \"clk_in\" to destination register is 2.479 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk_in 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk_in'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "pc_reg.vhd" "" { Text "C:/users/crossover/Documents/pc_reg/pc_reg.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk_in~clkctrl 2 COMB CLKCTRL_G3 138 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 138; COMB Node = 'clk_in~clkctrl'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk_in clk_in~clkctrl } "NODE_NAME" } } { "pc_reg.vhd" "" { Text "C:/users/crossover/Documents/pc_reg/pc_reg.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.664 ns) + CELL(0.618 ns) 2.479 ns lath_pc\[2\] 3 REG LCFF_X37_Y18_N27 2 " "Info: 3: + IC(0.664 ns) + CELL(0.618 ns) = 2.479 ns; Loc. = LCFF_X37_Y18_N27; Fanout = 2; REG Node = 'lath_pc\[2\]'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.282 ns" { clk_in~clkctrl lath_pc[2] } "NODE_NAME" } } { "pc_reg.vhd" "" { Text "C:/users/crossover/Documents/pc_reg/pc_reg.vhd" 105 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.38 % ) " "Info: Total cell delay = 1.472 ns ( 59.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.007 ns ( 40.62 % ) " "Info: Total interconnect delay = 1.007 ns ( 40.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.479 ns" { clk_in clk_in~clkctrl lath_pc[2] } "NODE_NAME" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.479 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} lath_pc[2] {} } { 0.000ns 0.000ns 0.343ns 0.664ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "pc_reg.vhd" "" { Text "C:/users/crossover/Documents/pc_reg/pc_reg.vhd" 105 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.730 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.730 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.780 ns) 0.780 ns dbus_in\[2\] 1 PIN PIN_K7 2 " "Info: 1: + IC(0.000 ns) + CELL(0.780 ns) = 0.780 ns; Loc. = PIN_K7; Fanout = 2; PIN Node = 'dbus_in\[2\]'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { dbus_in[2] } "NODE_NAME" } } { "pc_reg.vhd" "" { Text "C:/users/crossover/Documents/pc_reg/pc_reg.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.641 ns) + CELL(0.309 ns) 4.730 ns lath_pc\[2\] 2 REG LCFF_X37_Y18_N27 2 " "Info: 2: + IC(3.641 ns) + CELL(0.309 ns) = 4.730 ns; Loc. = LCFF_X37_Y18_N27; Fanout = 2; REG Node = 'lath_pc\[2\]'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.950 ns" { dbus_in[2] lath_pc[2] } "NODE_NAME" } } { "pc_reg.vhd" "" { Text "C:/users/crossover/Documents/pc_reg/pc_reg.vhd" 105 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.089 ns ( 23.02 % ) " "Info: Total cell delay = 1.089 ns ( 23.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.641 ns ( 76.98 % ) " "Info: Total interconnect delay = 3.641 ns ( 76.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.730 ns" { dbus_in[2] lath_pc[2] } "NODE_NAME" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.730 ns" { dbus_in[2] {} dbus_in[2]~combout {} lath_pc[2] {} } { 0.000ns 0.000ns 3.641ns } { 0.000ns 0.780ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.479 ns" { clk_in clk_in~clkctrl lath_pc[2] } "NODE_NAME" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.479 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} lath_pc[2] {} } { 0.000ns 0.000ns 0.343ns 0.664ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.730 ns" { dbus_in[2] lath_pc[2] } "NODE_NAME" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.730 ns" { dbus_in[2] {} dbus_in[2]~combout {} lath_pc[2] {} } { 0.000ns 0.000ns 3.641ns } { 0.000ns 0.780ns 0.309ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "88 " "Info: Peak virtual memory: 88 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 10 21:02:49 2024 " "Info: Processing ended: Sun Nov 10 21:02:49 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 11 s " "Info: Quartus II Full Compilation was successful. 0 errors, 11 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
