{
    "MlibObjs": {},
    "stat": {
        "ru_childs_cgstart": {
            "ru_utime_sec": 0.0,
            "ru_majflt": 0,
            "ru_stime_sec": 0.0,
            "ru_maxrss_kb": 101692,
            "ru_minflt": 210,
            "ru_nvcsw": 0,
            "ru_nivcsw": 0
        },
        "ru_self_cgstart": {
            "ru_utime_sec": 0.18431,
            "ru_majflt": 35,
            "ru_stime_sec": 0.048502000000000003,
            "ru_maxrss_kb": 104284,
            "ru_minflt": 8249,
            "ru_nvcsw": 128,
            "ru_nivcsw": 2
        },
        "Frontend(%)": 62.75707553594291,
        "ru_self_end": {
            "ru_utime_sec": 0.293688,
            "ru_majflt": 46,
            "ru_stime_sec": 0.070889999999999995,
            "ru_maxrss_kb": 116208,
            "ru_minflt": 10671,
            "ru_nvcsw": 136,
            "ru_nivcsw": 3
        },
        "nMops": 32861,
        "nQuads": 16533,
        "totalObjSize": 510245,
        "ru_childs_end": {
            "ru_utime_sec": 0.0,
            "ru_majflt": 0,
            "ru_stime_sec": 0.0,
            "ru_maxrss_kb": 101692,
            "ru_minflt": 210,
            "ru_nvcsw": 0,
            "ru_nivcsw": 0
        },
        "mopSpeed": 300435.18806341314,
        "quadSpeed": 151154.71118506463,
        "mop/quad": 1.9876005564628318,
        "CodeGen(%)": 37.242924464057097,
        "outputSizePerQuad": 30.0
    },
    "CurCompileModules": [
        "...MASTER...",
        "...MASTER...",
        "std",
        "std",
        "tb_tlp_demux",
        "tb_tlp_demux"
    ],
    "PrevCompiledModules": {},
    "Misc": {
        "cwd": "/home/milo/ICCodes/pcie_axi_bg",
        "csrc": "csrc",
        "daidir_abs": "/home/milo/ICCodes/pcie_axi_bg/simv.daidir",
        "daidir": "/home/milo/ICCodes/pcie_axi_bg/simv.daidir",
        "csrc_abs": "/home/milo/ICCodes/pcie_axi_bg/csrc",
        "default_output_dir": "csrc",
        "archive_dir": "archive.0"
    },
    "NameTable": {
        "std": [
            "std",
            "reYIK",
            "module"
        ],
        "tb_tlp_demux": [
            "tb_tlp_demux",
            "vNH7p",
            "module"
        ],
        "...MASTER...": [
            "SIM",
            "amcQw",
            "module"
        ]
    },
    "SIMBData": {
        "out": "amcQwB.o",
        "bytes": 101178
    },
    "LVLData": [
        "SIM"
    ],
    "CompileStrategy": "fullobj",
    "CurCompileUdps": {},
    "PEModules": [],
    "CompileProcesses": [
        "cgproc.18609.json"
    ],
    "CompileStatus": "Successful"
}