

================================================================
== Vivado HLS Report for 'k2c_matmul_3'
================================================================
* Date:           Mon Apr 15 13:14:31 2024

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        vlsiModel
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a200tfbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.609|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+
        |                 |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1         |    ?|    ?|         1|          -|          -|     ?|    no    |
        |- Loop 2         |    ?|    ?|         ?|          -|          -|     ?|    no    |
        | + Loop 2.1      |    ?|    ?|         ?|          -|          -|     ?|    no    |
        |  ++ Loop 2.1.1  |    ?|    ?|        11|          -|          -|     ?|    no    |
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      3|       -|       -|
|Expression       |        -|      -|       0|     428|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|     21|     694|     527|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|     151|
|Register         |        -|      -|     783|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|     24|    1477|    1106|
+-----------------+---------+-------+--------+--------+
|Available        |      730|    740|  269200|  129000|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      3|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT |
    +-------------------------+----------------------+---------+-------+-----+-----+
    |vlsiModel_fadd_32cud_U6  |vlsiModel_fadd_32cud  |        0|      2|  205|  203|
    |vlsiModel_fmul_32dEe_U7  |vlsiModel_fmul_32dEe  |        0|      3|  128|  129|
    |vlsiModel_mul_64sbkb_U8  |vlsiModel_mul_64sbkb  |        0|     16|  361|  195|
    +-------------------------+----------------------+---------+-------+-----+-----+
    |Total                    |                      |        0|     21|  694|  527|
    +-------------------------+----------------------+---------+-------+-----+-----+

    * DSP48: 
    +--------------------------+----------------------+--------------+
    |         Instance         |        Module        |  Expression  |
    +--------------------------+----------------------+--------------+
    |vlsiModel_mac_mulfYi_U11  |vlsiModel_mac_mulfYi  | i0 * i1 + i2 |
    |vlsiModel_mul_muleOg_U9   |vlsiModel_mul_muleOg  |    i0 * i1   |
    |vlsiModel_mul_muleOg_U10  |vlsiModel_mul_muleOg  |    i0 * i1   |
    +--------------------------+----------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |a10_fu_161_p2        |     +    |      0|  0|  24|          17|           1|
    |i_4_fu_185_p2        |     +    |      0|  0|  71|           1|          64|
    |j_2_fu_225_p2        |     +    |      0|  0|  71|           1|          64|
    |k_2_fu_200_p2        |     +    |      0|  0|  71|           1|          64|
    |sum2_fu_241_p2       |     +    |      0|  0|  25|          18|          18|
    |sum3_fu_231_p2       |     +    |      0|  0|  25|          18|          18|
    |sum_fu_206_p2        |     +    |      0|  0|  25|          18|          18|
    |exitcond1_fu_195_p2  |   icmp   |      0|  0|  29|          64|          64|
    |exitcond2_fu_180_p2  |   icmp   |      0|  0|  29|          64|          64|
    |exitcond3_fu_156_p2  |   icmp   |      0|  0|  29|          64|          64|
    |exitcond_fu_220_p2   |   icmp   |      0|  0|  29|          64|          64|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0| 428|         330|         503|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------+----+-----------+-----+-----------+
    |    Name    | LUT| Input Size| Bits| Total Bits|
    +------------+----+-----------+-----+-----------+
    |C_address0  |  15|          3|   17|         51|
    |C_d0        |  15|          3|   32|         96|
    |a_reg_93    |   9|          2|   17|         34|
    |ap_NS_fsm   |  85|         17|    1|         17|
    |i_reg_104   |   9|          2|   64|        128|
    |j_reg_126   |   9|          2|   64|        128|
    |k_reg_115   |   9|          2|   64|        128|
    +------------+----+-----------+-----+-----------+
    |Total       | 151|         31|  259|        582|
    +------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------+----+----+-----+-----------+
    |        Name       | FF | LUT| Bits| Const Bits|
    +-------------------+----+----+-----+-----------+
    |B_addr_reg_346     |  17|   0|   17|          0|
    |B_load_1_reg_374   |  32|   0|   32|          0|
    |B_load_reg_379     |  32|   0|   32|          0|
    |C_addr_1_reg_369   |  17|   0|   17|          0|
    |C_load_reg_389     |  32|   0|   32|          0|
    |a_reg_93           |  17|   0|   17|          0|
    |ap_CS_fsm          |  16|   0|   16|          0|
    |i_4_reg_323        |  64|   0|   64|          0|
    |i_reg_104          |  64|   0|   64|          0|
    |inneridx_reg_333   |  18|   0|   18|          0|
    |j_2_reg_359        |  64|   0|   64|          0|
    |j_reg_126          |  64|   0|   64|          0|
    |k_2_reg_341        |  64|   0|   64|          0|
    |k_reg_115          |  64|   0|   64|          0|
    |outrowidx_reg_328  |  18|   0|   18|          0|
    |tmp1_reg_351       |  18|   0|   18|          0|
    |tmp_4_reg_384      |  32|   0|   32|          0|
    |tmp_5_reg_394      |  32|   0|   32|          0|
    |tmp_7_reg_304      |  18|   0|   18|          0|
    |tmp_8_reg_310      |  18|   0|   18|          0|
    |tmp_9_reg_315      |  18|   0|   18|          0|
    |tmp_reg_291        |  64|   0|   64|          0|
    +-------------------+----+----+-----+-----------+
    |Total              | 783|   0|  783|          0|
    +-------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+--------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------+-----+-----+------------+--------------+--------------+
|ap_clk      |  in |    1| ap_ctrl_hs | k2c_matmul.3 | return value |
|ap_rst      |  in |    1| ap_ctrl_hs | k2c_matmul.3 | return value |
|ap_start    |  in |    1| ap_ctrl_hs | k2c_matmul.3 | return value |
|ap_done     | out |    1| ap_ctrl_hs | k2c_matmul.3 | return value |
|ap_idle     | out |    1| ap_ctrl_hs | k2c_matmul.3 | return value |
|ap_ready    | out |    1| ap_ctrl_hs | k2c_matmul.3 | return value |
|C_address0  | out |   17|  ap_memory |       C      |     array    |
|C_ce0       | out |    1|  ap_memory |       C      |     array    |
|C_we0       | out |    1|  ap_memory |       C      |     array    |
|C_d0        | out |   32|  ap_memory |       C      |     array    |
|C_q0        |  in |   32|  ap_memory |       C      |     array    |
|B_address0  | out |   17|  ap_memory |       B      |     array    |
|B_ce0       | out |    1|  ap_memory |       B      |     array    |
|B_q0        |  in |   32|  ap_memory |       B      |     array    |
|B_address1  | out |   17|  ap_memory |       B      |     array    |
|B_ce1       | out |    1|  ap_memory |       B      |     array    |
|B_q1        |  in |   32|  ap_memory |       B      |     array    |
|B_offset    |  in |   64|   ap_none  |   B_offset   |    scalar    |
|outrows     |  in |   64|   ap_none  |    outrows   |    scalar    |
|outcols     |  in |   64|   ap_none  |    outcols   |    scalar    |
|innerdim    |  in |   64|   ap_none  |   innerdim   |    scalar    |
+------------+-----+-----+------------+--------------+--------------+

