vendor_name = ModelSim
source_file = 1, C:/Users/Arif/Documents/FPGA/ALTERA/Test_01_seven_seg.v
source_file = 1, C:/Users/Arif/Documents/FPGA/ALTERA/db/Test_01_seven_seg.cbx.xml
design_name = Test_01_seven_seg
instance = comp, \sevenseg[0]~output , sevenseg[0]~output, Test_01_seven_seg, 1
instance = comp, \sevenseg[1]~output , sevenseg[1]~output, Test_01_seven_seg, 1
instance = comp, \sevenseg[2]~output , sevenseg[2]~output, Test_01_seven_seg, 1
instance = comp, \sevenseg[3]~output , sevenseg[3]~output, Test_01_seven_seg, 1
instance = comp, \sevenseg[4]~output , sevenseg[4]~output, Test_01_seven_seg, 1
instance = comp, \sevenseg[5]~output , sevenseg[5]~output, Test_01_seven_seg, 1
instance = comp, \sevenseg[6]~output , sevenseg[6]~output, Test_01_seven_seg, 1
instance = comp, \sevenseg2[0]~output , sevenseg2[0]~output, Test_01_seven_seg, 1
instance = comp, \sevenseg2[1]~output , sevenseg2[1]~output, Test_01_seven_seg, 1
instance = comp, \sevenseg2[2]~output , sevenseg2[2]~output, Test_01_seven_seg, 1
instance = comp, \sevenseg2[3]~output , sevenseg2[3]~output, Test_01_seven_seg, 1
instance = comp, \sevenseg2[4]~output , sevenseg2[4]~output, Test_01_seven_seg, 1
instance = comp, \sevenseg2[5]~output , sevenseg2[5]~output, Test_01_seven_seg, 1
instance = comp, \sevenseg2[6]~output , sevenseg2[6]~output, Test_01_seven_seg, 1
instance = comp, \bitsbut[2]~input , bitsbut[2]~input, Test_01_seven_seg, 1
instance = comp, \bitsbut[1]~input , bitsbut[1]~input, Test_01_seven_seg, 1
instance = comp, \bitsbut[3]~input , bitsbut[3]~input, Test_01_seven_seg, 1
instance = comp, \bitsbut[0]~input , bitsbut[0]~input, Test_01_seven_seg, 1
instance = comp, \WideOr6~0 , WideOr6~0, Test_01_seven_seg, 1
instance = comp, \WideOr5~0 , WideOr5~0, Test_01_seven_seg, 1
instance = comp, \WideOr4~0 , WideOr4~0, Test_01_seven_seg, 1
instance = comp, \WideOr3~0 , WideOr3~0, Test_01_seven_seg, 1
instance = comp, \WideOr2~0 , WideOr2~0, Test_01_seven_seg, 1
instance = comp, \WideOr1~0 , WideOr1~0, Test_01_seven_seg, 1
instance = comp, \WideOr0~0 , WideOr0~0, Test_01_seven_seg, 1
instance = comp, \rstcountreg~input , rstcountreg~input, Test_01_seven_seg, 1
instance = comp, \counterbtn~input , counterbtn~input, Test_01_seven_seg, 1
instance = comp, \always0~1 , always0~1, Test_01_seven_seg, 1
instance = comp, \always0~0 , always0~0, Test_01_seven_seg, 1
instance = comp, \always0~0clkctrl , always0~0clkctrl, Test_01_seven_seg, 1
instance = comp, \countreg[0] , countreg[0], Test_01_seven_seg, 1
instance = comp, \always0~1clkctrl , always0~1clkctrl, Test_01_seven_seg, 1
instance = comp, \countreg1[0] , countreg1[0], Test_01_seven_seg, 1
instance = comp, \countreg1[3] , countreg1[3], Test_01_seven_seg, 1
instance = comp, \Add0~0 , Add0~0, Test_01_seven_seg, 1
instance = comp, \countreg[1] , countreg[1], Test_01_seven_seg, 1
instance = comp, \countreg1[1] , countreg1[1], Test_01_seven_seg, 1
instance = comp, \Add0~1 , Add0~1, Test_01_seven_seg, 1
instance = comp, \countreg[2] , countreg[2], Test_01_seven_seg, 1
instance = comp, \countreg1[2] , countreg1[2], Test_01_seven_seg, 1
instance = comp, \Add0~2 , Add0~2, Test_01_seven_seg, 1
instance = comp, \countreg[3] , countreg[3], Test_01_seven_seg, 1
instance = comp, \WideOr13~0 , WideOr13~0, Test_01_seven_seg, 1
instance = comp, \WideOr12~0 , WideOr12~0, Test_01_seven_seg, 1
instance = comp, \WideOr11~0 , WideOr11~0, Test_01_seven_seg, 1
instance = comp, \WideOr10~0 , WideOr10~0, Test_01_seven_seg, 1
instance = comp, \WideOr9~0 , WideOr9~0, Test_01_seven_seg, 1
instance = comp, \WideOr8~0 , WideOr8~0, Test_01_seven_seg, 1
instance = comp, \WideOr7~0 , WideOr7~0, Test_01_seven_seg, 1
