

================================================================
== Vitis HLS Report for 'reverseLookupTableInterface'
================================================================
* Date:           Tue Jul 19 06:12:20 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        toe_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu3p-ffvc1517-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.20 ns|  2.336 ns|     0.86 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        5|        5|  16.000 ns|  16.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 6, States = { 1 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.16>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%tmp_i_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i96P0A, i96 %reverseLupInsertFifo, i32 1" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 7 'nbreadreq' 'tmp_i_i' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 96> <Depth = 4> <FIFO>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%br_ln265 = br i1 %tmp_i_i, void, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/session_lookup_controller/session_lookup_controller.cpp:265->/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_app_interface/tx_app_interface.cpp:216]   --->   Operation 8 'br' 'br_ln265' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (1.16ns)   --->   "%reverseLupInsertFifo_read = read i96 @_ssdm_op_Read.ap_fifo.volatile.i96P0A, i96 %reverseLupInsertFifo" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 9 'read' 'reverseLupInsertFifo_read' <Predicate = (tmp_i_i)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 96> <Depth = 4> <FIFO>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%insert_key_V = trunc i96 %reverseLupInsertFifo_read" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 10 'trunc' 'insert_key_V' <Predicate = (tmp_i_i)> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%insert_value_theirIp_V = partselect i32 @_ssdm_op_PartSelect.i32.i96.i32.i32, i96 %reverseLupInsertFifo_read, i32 32, i32 63" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 11 'partselect' 'insert_value_theirIp_V' <Predicate = (tmp_i_i)> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%insert_value_myPort_V = partselect i16 @_ssdm_op_PartSelect.i16.i96.i32.i32, i96 %reverseLupInsertFifo_read, i32 64, i32 79" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 12 'partselect' 'insert_value_myPort_V' <Predicate = (tmp_i_i)> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%insert_value_theirPort_V = partselect i16 @_ssdm_op_PartSelect.i16.i96.i32.i32, i96 %reverseLupInsertFifo_read, i32 80, i32 95" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 13 'partselect' 'insert_value_theirPort_V' <Predicate = (tmp_i_i)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.09>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%tmp_i_i_268 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i16P0A, i16 %stateTable2sLookup_releaseSession, i32 1" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 14 'nbreadreq' 'tmp_i_i_268' <Predicate = (!tmp_i_i)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln273 = br i1 %tmp_i_i_268, void, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/session_lookup_controller/session_lookup_controller.cpp:273->/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_app_interface/tx_app_interface.cpp:216]   --->   Operation 15 'br' 'br_ln273' <Predicate = (!tmp_i_i)> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (1.16ns)   --->   "%sessionID_V = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %stateTable2sLookup_releaseSession" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 16 'read' 'sessionID_V' <Predicate = (!tmp_i_i & tmp_i_i_268)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln534_12 = zext i16 %sessionID_V"   --->   Operation 17 'zext' 'zext_ln534_12' <Predicate = (!tmp_i_i & tmp_i_i_268)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%tupleValid_addr_1 = getelementptr i1 %tupleValid, i64 0, i64 %zext_ln534_12" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/session_lookup_controller/session_lookup_controller.cpp:277->/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_app_interface/tx_app_interface.cpp:216]   --->   Operation 18 'getelementptr' 'tupleValid_addr_1' <Predicate = (!tmp_i_i & tmp_i_i_268)> <Delay = 0.00>
ST_2 : Operation 19 [2/2] (0.92ns)   --->   "%tupleValid_load = load i10 %tupleValid_addr_1" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/session_lookup_controller/session_lookup_controller.cpp:277->/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_app_interface/tx_app_interface.cpp:216]   --->   Operation 19 'load' 'tupleValid_load' <Predicate = (!tmp_i_i & tmp_i_i_268)> <Delay = 0.92> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.92> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 1000> <RAM>
ST_2 : Operation 20 [1/1] (0.92ns)   --->   "%store_ln282 = store i1 0, i10 %tupleValid_addr_1" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/session_lookup_controller/session_lookup_controller.cpp:282->/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_app_interface/tx_app_interface.cpp:216]   --->   Operation 20 'store' 'store_ln282' <Predicate = (!tmp_i_i & tmp_i_i_268)> <Delay = 0.92> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.92> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 1000> <RAM>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln283 = br void %.exit" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/session_lookup_controller/session_lookup_controller.cpp:283->/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_app_interface/tx_app_interface.cpp:216]   --->   Operation 21 'br' 'br_ln283' <Predicate = (!tmp_i_i & tmp_i_i_268)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln534 = zext i10 %insert_key_V"   --->   Operation 22 'zext' 'zext_ln534' <Predicate = (tmp_i_i)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%tupleValid_addr = getelementptr i1 %tupleValid, i64 0, i64 %zext_ln534" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/session_lookup_controller/session_lookup_controller.cpp:269->/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_app_interface/tx_app_interface.cpp:216]   --->   Operation 23 'getelementptr' 'tupleValid_addr' <Predicate = (tmp_i_i)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.92ns)   --->   "%store_ln269 = store i1 1, i10 %tupleValid_addr" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/session_lookup_controller/session_lookup_controller.cpp:269->/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_app_interface/tx_app_interface.cpp:216]   --->   Operation 24 'store' 'store_ln269' <Predicate = (tmp_i_i)> <Delay = 0.92> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.92> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 1000> <RAM>

State 3 <SV = 2> <Delay = 1.16>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_15_i_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i16P0A, i16 %txEng2sLookup_rev_req, i32 1" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 25 'nbreadreq' 'tmp_15_i_i' <Predicate = (!tmp_i_i & !tmp_i_i_268)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 4> <FIFO>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln284 = br i1 %tmp_15_i_i, void %.exit, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/session_lookup_controller/session_lookup_controller.cpp:284->/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_app_interface/tx_app_interface.cpp:216]   --->   Operation 26 'br' 'br_ln284' <Predicate = (!tmp_i_i & !tmp_i_i_268)> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (1.16ns)   --->   "%sessionID_V_1 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %txEng2sLookup_rev_req" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 27 'read' 'sessionID_V_1' <Predicate = (!tmp_i_i & !tmp_i_i_268 & tmp_15_i_i)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 4> <FIFO>
ST_3 : Operation 28 [1/2] (0.92ns)   --->   "%tupleValid_load = load i10 %tupleValid_addr_1" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/session_lookup_controller/session_lookup_controller.cpp:277->/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_app_interface/tx_app_interface.cpp:216]   --->   Operation 28 'load' 'tupleValid_load' <Predicate = (!tmp_i_i & tmp_i_i_268)> <Delay = 0.92> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.92> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 1000> <RAM>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln277 = br i1 %tupleValid_load, void %._crit_edge.i.i, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/session_lookup_controller/session_lookup_controller.cpp:277->/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_app_interface/tx_app_interface.cpp:216]   --->   Operation 29 'br' 'br_ln277' <Predicate = (!tmp_i_i & tmp_i_i_268)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.20>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln534_13 = zext i16 %sessionID_V_1"   --->   Operation 30 'zext' 'zext_ln534_13' <Predicate = (!tmp_i_i & !tmp_i_i_268 & tmp_15_i_i)> <Delay = 0.00>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%reverseLookupTable_theirIp_V_addr_2 = getelementptr i32 %reverseLookupTable_theirIp_V, i64 0, i64 %zext_ln534_13" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/session_lookup_controller/session_lookup_controller.cpp:288->/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_app_interface/tx_app_interface.cpp:216]   --->   Operation 31 'getelementptr' 'reverseLookupTable_theirIp_V_addr_2' <Predicate = (!tmp_i_i & !tmp_i_i_268 & tmp_15_i_i)> <Delay = 0.00>
ST_4 : Operation 32 [2/2] (1.20ns)   --->   "%toeTuple_dstIp_V = load i10 %reverseLookupTable_theirIp_V_addr_2" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/session_lookup_controller/session_lookup_controller.cpp:288->/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_app_interface/tx_app_interface.cpp:216]   --->   Operation 32 'load' 'toeTuple_dstIp_V' <Predicate = (!tmp_i_i & !tmp_i_i_268 & tmp_15_i_i)> <Delay = 1.20> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%reverseLookupTable_myPort_V_addr_2 = getelementptr i16 %reverseLookupTable_myPort_V, i64 0, i64 %zext_ln534_13" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/session_lookup_controller/session_lookup_controller.cpp:289->/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_app_interface/tx_app_interface.cpp:216]   --->   Operation 33 'getelementptr' 'reverseLookupTable_myPort_V_addr_2' <Predicate = (!tmp_i_i & !tmp_i_i_268 & tmp_15_i_i)> <Delay = 0.00>
ST_4 : Operation 34 [2/2] (1.17ns)   --->   "%toeTuple_srcPort_V = load i10 %reverseLookupTable_myPort_V_addr_2" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/session_lookup_controller/session_lookup_controller.cpp:289->/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_app_interface/tx_app_interface.cpp:216]   --->   Operation 34 'load' 'toeTuple_srcPort_V' <Predicate = (!tmp_i_i & !tmp_i_i_268 & tmp_15_i_i)> <Delay = 1.17> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%reverseLookupTable_theirPort_V_addr_2 = getelementptr i16 %reverseLookupTable_theirPort_V, i64 0, i64 %zext_ln534_13" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/session_lookup_controller/session_lookup_controller.cpp:290->/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_app_interface/tx_app_interface.cpp:216]   --->   Operation 35 'getelementptr' 'reverseLookupTable_theirPort_V_addr_2' <Predicate = (!tmp_i_i & !tmp_i_i_268 & tmp_15_i_i)> <Delay = 0.00>
ST_4 : Operation 36 [2/2] (1.17ns)   --->   "%toeTuple_dstPort_V = load i10 %reverseLookupTable_theirPort_V_addr_2" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/session_lookup_controller/session_lookup_controller.cpp:290->/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_app_interface/tx_app_interface.cpp:216]   --->   Operation 36 'load' 'toeTuple_dstPort_V' <Predicate = (!tmp_i_i & !tmp_i_i_268 & tmp_15_i_i)> <Delay = 1.17> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%reverseLookupTable_myPort_V_addr_1 = getelementptr i16 %reverseLookupTable_myPort_V, i64 0, i64 %zext_ln534_12" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/session_lookup_controller/session_lookup_controller.cpp:276->/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_app_interface/tx_app_interface.cpp:216]   --->   Operation 37 'getelementptr' 'reverseLookupTable_myPort_V_addr_1' <Predicate = (!tmp_i_i & tmp_i_i_268)> <Delay = 0.00>
ST_4 : Operation 38 [2/2] (1.17ns)   --->   "%releaseTuple_myPort_V = load i10 %reverseLookupTable_myPort_V_addr_1" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/session_lookup_controller/session_lookup_controller.cpp:276->/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_app_interface/tx_app_interface.cpp:216]   --->   Operation 38 'load' 'releaseTuple_myPort_V' <Predicate = (!tmp_i_i & tmp_i_i_268)> <Delay = 1.17> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%reverseLookupTable_theirIp_V_addr = getelementptr i32 %reverseLookupTable_theirIp_V, i64 0, i64 %zext_ln534" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/session_lookup_controller/session_lookup_controller.cpp:268->/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_app_interface/tx_app_interface.cpp:216]   --->   Operation 39 'getelementptr' 'reverseLookupTable_theirIp_V_addr' <Predicate = (tmp_i_i)> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%reverseLookupTable_myPort_V_addr = getelementptr i16 %reverseLookupTable_myPort_V, i64 0, i64 %zext_ln534" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/session_lookup_controller/session_lookup_controller.cpp:268->/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_app_interface/tx_app_interface.cpp:216]   --->   Operation 40 'getelementptr' 'reverseLookupTable_myPort_V_addr' <Predicate = (tmp_i_i)> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%reverseLookupTable_theirPort_V_addr = getelementptr i16 %reverseLookupTable_theirPort_V, i64 0, i64 %zext_ln534" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/session_lookup_controller/session_lookup_controller.cpp:268->/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_app_interface/tx_app_interface.cpp:216]   --->   Operation 41 'getelementptr' 'reverseLookupTable_theirPort_V_addr' <Predicate = (tmp_i_i)> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (1.20ns)   --->   "%store_ln268 = store i32 %insert_value_theirIp_V, i10 %reverseLookupTable_theirIp_V_addr" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/session_lookup_controller/session_lookup_controller.cpp:268->/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_app_interface/tx_app_interface.cpp:216]   --->   Operation 42 'store' 'store_ln268' <Predicate = (tmp_i_i)> <Delay = 1.20> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_4 : Operation 43 [1/1] (1.17ns)   --->   "%store_ln268 = store i16 %insert_value_myPort_V, i10 %reverseLookupTable_myPort_V_addr" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/session_lookup_controller/session_lookup_controller.cpp:268->/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_app_interface/tx_app_interface.cpp:216]   --->   Operation 43 'store' 'store_ln268' <Predicate = (tmp_i_i)> <Delay = 1.17> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_4 : Operation 44 [1/1] (1.17ns)   --->   "%store_ln268 = store i16 %insert_value_theirPort_V, i10 %reverseLookupTable_theirPort_V_addr" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/session_lookup_controller/session_lookup_controller.cpp:268->/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_app_interface/tx_app_interface.cpp:216]   --->   Operation 44 'store' 'store_ln268' <Predicate = (tmp_i_i)> <Delay = 1.17> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln271 = br void %.exit" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/session_lookup_controller/session_lookup_controller.cpp:271->/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_app_interface/tx_app_interface.cpp:216]   --->   Operation 45 'br' 'br_ln271' <Predicate = (tmp_i_i)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 1.20>
ST_5 : Operation 46 [1/2] (1.20ns)   --->   "%toeTuple_dstIp_V = load i10 %reverseLookupTable_theirIp_V_addr_2" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/session_lookup_controller/session_lookup_controller.cpp:288->/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_app_interface/tx_app_interface.cpp:216]   --->   Operation 46 'load' 'toeTuple_dstIp_V' <Predicate = (!tmp_i_i & !tmp_i_i_268 & tmp_15_i_i)> <Delay = 1.20> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_5 : Operation 47 [1/2] (1.17ns)   --->   "%toeTuple_srcPort_V = load i10 %reverseLookupTable_myPort_V_addr_2" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/session_lookup_controller/session_lookup_controller.cpp:289->/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_app_interface/tx_app_interface.cpp:216]   --->   Operation 47 'load' 'toeTuple_srcPort_V' <Predicate = (!tmp_i_i & !tmp_i_i_268 & tmp_15_i_i)> <Delay = 1.17> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_5 : Operation 48 [1/2] (1.17ns)   --->   "%toeTuple_dstPort_V = load i10 %reverseLookupTable_theirPort_V_addr_2" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/session_lookup_controller/session_lookup_controller.cpp:290->/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_app_interface/tx_app_interface.cpp:216]   --->   Operation 48 'load' 'toeTuple_dstPort_V' <Predicate = (!tmp_i_i & !tmp_i_i_268 & tmp_15_i_i)> <Delay = 1.17> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "%reverseLookupTable_theirIp_V_addr_1 = getelementptr i32 %reverseLookupTable_theirIp_V, i64 0, i64 %zext_ln534_12" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/session_lookup_controller/session_lookup_controller.cpp:276->/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_app_interface/tx_app_interface.cpp:216]   --->   Operation 49 'getelementptr' 'reverseLookupTable_theirIp_V_addr_1' <Predicate = (!tmp_i_i & tmp_i_i_268)> <Delay = 0.00>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "%reverseLookupTable_theirPort_V_addr_1 = getelementptr i16 %reverseLookupTable_theirPort_V, i64 0, i64 %zext_ln534_12" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/session_lookup_controller/session_lookup_controller.cpp:276->/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_app_interface/tx_app_interface.cpp:216]   --->   Operation 50 'getelementptr' 'reverseLookupTable_theirPort_V_addr_1' <Predicate = (!tmp_i_i & tmp_i_i_268)> <Delay = 0.00>
ST_5 : Operation 51 [2/2] (1.20ns)   --->   "%releaseTuple_theirIp_V = load i10 %reverseLookupTable_theirIp_V_addr_1" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/session_lookup_controller/session_lookup_controller.cpp:276->/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_app_interface/tx_app_interface.cpp:216]   --->   Operation 51 'load' 'releaseTuple_theirIp_V' <Predicate = (!tmp_i_i & tmp_i_i_268)> <Delay = 1.20> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_5 : Operation 52 [1/2] (1.17ns)   --->   "%releaseTuple_myPort_V = load i10 %reverseLookupTable_myPort_V_addr_1" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/session_lookup_controller/session_lookup_controller.cpp:276->/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_app_interface/tx_app_interface.cpp:216]   --->   Operation 52 'load' 'releaseTuple_myPort_V' <Predicate = (!tmp_i_i & tmp_i_i_268)> <Delay = 1.17> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_5 : Operation 53 [2/2] (1.17ns)   --->   "%releaseTuple_theirPort_V = load i10 %reverseLookupTable_theirPort_V_addr_1" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/session_lookup_controller/session_lookup_controller.cpp:276->/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_app_interface/tx_app_interface.cpp:216]   --->   Operation 53 'load' 'releaseTuple_theirPort_V' <Predicate = (!tmp_i_i & tmp_i_i_268)> <Delay = 1.17> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>

State 6 <SV = 5> <Delay = 2.33>
ST_6 : Operation 54 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i96 %reverseLupInsertFifo, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 54 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 55 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i96 %reverseLupInsertFifo, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 55 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 56 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i96 %reverseLupInsertFifo, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 56 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 57 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %sLookup2portTable_releasePort, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 57 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 58 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %sLookup2portTable_releasePort, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 58 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 59 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %sLookup2portTable_releasePort, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 59 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 60 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i96 %sLookup2txEng_rev_rsp, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 60 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 61 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i96 %sLookup2txEng_rev_rsp, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 61 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 62 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i96 %sLookup2txEng_rev_rsp, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 62 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 63 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i160 %sessionDelete_req, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 63 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 64 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i160 %sessionDelete_req, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 64 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 65 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i160 %sessionDelete_req, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 65 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 66 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %stateTable2sLookup_releaseSession, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 66 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 67 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %stateTable2sLookup_releaseSession, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 67 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 68 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %stateTable2sLookup_releaseSession, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 68 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 69 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %txEng2sLookup_rev_req, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 69 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 70 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %txEng2sLookup_rev_req, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 70 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 71 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %txEng2sLookup_rev_req, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 71 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 72 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %myIpAddress, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 72 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 73 [1/1] (1.16ns)   --->   "%toeTuple_srcIp_V = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %myIpAddress" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/session_lookup_controller/session_lookup_controller.cpp:261]   --->   Operation 73 'read' 'toeTuple_srcIp_V' <Predicate = true> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.46> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_6 : Operation 74 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i96 %reverseLupInsertFifo, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 74 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 75 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i96 %reverseLupInsertFifo, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 75 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 76 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i96 %reverseLupInsertFifo, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 76 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 77 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %sLookup2portTable_releasePort, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 77 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 78 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %sLookup2portTable_releasePort, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 78 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 79 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %sLookup2portTable_releasePort, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 79 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 80 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i96 %sLookup2txEng_rev_rsp, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 80 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 81 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i96 %sLookup2txEng_rev_rsp, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 81 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 82 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i96 %sLookup2txEng_rev_rsp, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 82 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 83 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i160 %sessionDelete_req, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 83 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 84 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i160 %sessionDelete_req, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 84 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 85 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i160 %sessionDelete_req, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 85 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 86 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %stateTable2sLookup_releaseSession, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 86 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 87 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %stateTable2sLookup_releaseSession, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 87 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 88 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %stateTable2sLookup_releaseSession, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 88 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 89 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %txEng2sLookup_rev_req, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 89 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 90 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %txEng2sLookup_rev_req, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 90 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 91 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %txEng2sLookup_rev_req, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 91 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 92 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i96 %sLookup2txEng_rev_rsp, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 92 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 93 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %txEng2sLookup_rev_req, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 93 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 94 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %sLookup2portTable_releasePort, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 94 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 95 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %stateTable2sLookup_releaseSession, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 95 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 96 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i160 %sessionDelete_req, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 96 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 97 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i96 %reverseLupInsertFifo, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 97 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 98 [1/1] (0.00ns)   --->   "%specpipeline_ln243 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_5" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/session_lookup_controller/session_lookup_controller.cpp:243->/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_app_interface/tx_app_interface.cpp:216]   --->   Operation 98 'specpipeline' 'specpipeline_ln243' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 99 [1/1] (0.00ns)   --->   "%specmemcore_ln254 = specmemcore void @_ssdm_op_SpecMemCore, i32 %reverseLookupTable_theirIp_V, i64 666, i64 30, i64 18446744073709551615" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/session_lookup_controller/session_lookup_controller.cpp:254->/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_app_interface/tx_app_interface.cpp:216]   --->   Operation 99 'specmemcore' 'specmemcore_ln254' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 100 [1/1] (0.00ns)   --->   "%specmemcore_ln254 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reverseLookupTable_myPort_V, i64 666, i64 30, i64 18446744073709551615" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/session_lookup_controller/session_lookup_controller.cpp:254->/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_app_interface/tx_app_interface.cpp:216]   --->   Operation 100 'specmemcore' 'specmemcore_ln254' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 101 [1/1] (0.00ns)   --->   "%specmemcore_ln254 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reverseLookupTable_theirPort_V, i64 666, i64 30, i64 18446744073709551615" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/session_lookup_controller/session_lookup_controller.cpp:254->/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_app_interface/tx_app_interface.cpp:216]   --->   Operation 101 'specmemcore' 'specmemcore_ln254' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 102 [1/1] (0.00ns)   --->   "%p_s = bitconcatenate i96 @_ssdm_op_BitConcatenate.i96.i16.i16.i32.i32, i16 %toeTuple_dstPort_V, i16 %toeTuple_srcPort_V, i32 %toeTuple_dstIp_V, i32 %toeTuple_srcIp_V" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 102 'bitconcatenate' 'p_s' <Predicate = (!tmp_i_i & !tmp_i_i_268 & tmp_15_i_i)> <Delay = 0.00>
ST_6 : Operation 103 [1/1] (1.16ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i96P0A, i96 %sLookup2txEng_rev_rsp, i96 %p_s" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 103 'write' 'write_ln174' <Predicate = (!tmp_i_i & !tmp_i_i_268 & tmp_15_i_i)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 96> <Depth = 4> <FIFO>
ST_6 : Operation 104 [1/1] (0.00ns)   --->   "%br_ln292 = br void %.exit" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/session_lookup_controller/session_lookup_controller.cpp:292->/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_app_interface/tx_app_interface.cpp:216]   --->   Operation 104 'br' 'br_ln292' <Predicate = (!tmp_i_i & !tmp_i_i_268 & tmp_15_i_i)> <Delay = 0.00>
ST_6 : Operation 105 [1/2] (1.20ns)   --->   "%releaseTuple_theirIp_V = load i10 %reverseLookupTable_theirIp_V_addr_1" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/session_lookup_controller/session_lookup_controller.cpp:276->/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_app_interface/tx_app_interface.cpp:216]   --->   Operation 105 'load' 'releaseTuple_theirIp_V' <Predicate = (!tmp_i_i & tmp_i_i_268)> <Delay = 1.20> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_6 : Operation 106 [1/2] (1.17ns)   --->   "%releaseTuple_theirPort_V = load i10 %reverseLookupTable_theirPort_V_addr_1" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/session_lookup_controller/session_lookup_controller.cpp:276->/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_app_interface/tx_app_interface.cpp:216]   --->   Operation 106 'load' 'releaseTuple_theirPort_V' <Predicate = (!tmp_i_i & tmp_i_i_268)> <Delay = 1.17> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_6 : Operation 107 [1/1] (1.16ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %sLookup2portTable_releasePort, i16 %releaseTuple_myPort_V" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 107 'write' 'write_ln174' <Predicate = (!tmp_i_i & tmp_i_i_268 & tupleValid_load)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 4> <FIFO>
ST_6 : Operation 108 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i112 @_ssdm_op_BitConcatenate.i112.i16.i16.i16.i32.i32, i16 %sessionID_V, i16 %releaseTuple_theirPort_V, i16 %releaseTuple_myPort_V, i32 %releaseTuple_theirIp_V, i32 0" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 108 'bitconcatenate' 'or_ln' <Predicate = (!tmp_i_i & tmp_i_i_268 & tupleValid_load)> <Delay = 0.00>
ST_6 : Operation 109 [1/1] (0.00ns)   --->   "%or_ln174 = or i112 %or_ln, i112 1" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 109 'or' 'or_ln174' <Predicate = (!tmp_i_i & tmp_i_i_268 & tupleValid_load)> <Delay = 0.00>
ST_6 : Operation 110 [1/1] (0.00ns)   --->   "%zext_ln174 = zext i112 %or_ln174" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 110 'zext' 'zext_ln174' <Predicate = (!tmp_i_i & tmp_i_i_268 & tupleValid_load)> <Delay = 0.00>
ST_6 : Operation 111 [1/1] (0.98ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i160P0A, i160 %sessionDelete_req, i160 %zext_ln174" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 111 'write' 'write_ln174' <Predicate = (!tmp_i_i & tmp_i_i_268 & tupleValid_load)> <Delay = 0.98> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.98> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 160> <Depth = 4> <FIFO>
ST_6 : Operation 112 [1/1] (0.00ns)   --->   "%br_ln281 = br void %._crit_edge.i.i" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/session_lookup_controller/session_lookup_controller.cpp:281->/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_app_interface/tx_app_interface.cpp:216]   --->   Operation 112 'br' 'br_ln281' <Predicate = (!tmp_i_i & tmp_i_i_268 & tupleValid_load)> <Delay = 0.00>
ST_6 : Operation 113 [1/1] (0.00ns)   --->   "%ret_ln216 = ret" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_app_interface/tx_app_interface.cpp:216]   --->   Operation 113 'ret' 'ret_ln216' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.2ns, clock uncertainty: 0.864ns.

 <State 1>: 1.17ns
The critical path consists of the following:
	fifo read on port 'reverseLupInsertFifo' (/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [109]  (1.17 ns)

 <State 2>: 2.1ns
The critical path consists of the following:
	fifo read on port 'stateTable2sLookup_releaseSession' (/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [87]  (1.17 ns)
	'getelementptr' operation ('tupleValid_addr_1', /home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/session_lookup_controller/session_lookup_controller.cpp:277->/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_app_interface/tx_app_interface.cpp:216) [95]  (0 ns)
	'store' operation ('store_ln282', /home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/session_lookup_controller/session_lookup_controller.cpp:282->/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_app_interface/tx_app_interface.cpp:216) of constant 0 on array 'tupleValid' [106]  (0.928 ns)

 <State 3>: 1.17ns
The critical path consists of the following:
	fifo read on port 'txEng2sLookup_rev_req' (/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [75]  (1.17 ns)

 <State 4>: 1.2ns
The critical path consists of the following:
	'getelementptr' operation ('reverseLookupTable_theirIp_V_addr_2', /home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/session_lookup_controller/session_lookup_controller.cpp:288->/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_app_interface/tx_app_interface.cpp:216) [77]  (0 ns)
	'load' operation ('toeTuple.dstIp.V', /home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/session_lookup_controller/session_lookup_controller.cpp:288->/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_app_interface/tx_app_interface.cpp:216) on array 'reverseLookupTable_theirIp_V' [78]  (1.2 ns)

 <State 5>: 1.2ns
The critical path consists of the following:
	'load' operation ('toeTuple.dstIp.V', /home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/session_lookup_controller/session_lookup_controller.cpp:288->/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_app_interface/tx_app_interface.cpp:216) on array 'reverseLookupTable_theirIp_V' [78]  (1.2 ns)

 <State 6>: 2.34ns
The critical path consists of the following:
	fifo read on port 'myIpAddress' (/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/session_lookup_controller/session_lookup_controller.cpp:261) [37]  (1.17 ns)
	fifo write on port 'sLookup2txEng_rev_rsp' (/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [84]  (1.17 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
