
Blind_Rob.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000138  00800200  0000323a  000032ce  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         0000323a  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          000002c8  00800338  00800338  00003406  2**0
                  ALLOC
  3 .stab         00003e64  00000000  00000000  00003408  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      00002919  00000000  00000000  0000726c  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_aranges 00000140  00000000  00000000  00009b85  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_pubnames 00000197  00000000  00000000  00009cc5  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   00001a88  00000000  00000000  00009e5c  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00000eb7  00000000  00000000  0000b8e4  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   00000df7  00000000  00000000  0000c79b  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  00000160  00000000  00000000  0000d594  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    000002bf  00000000  00000000  0000d6f4  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    000007f2  00000000  00000000  0000d9b3  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 72 00 	jmp	0xe4	; 0xe4 <__ctors_end>
       4:	0c 94 93 00 	jmp	0x126	; 0x126 <__bad_interrupt>
       8:	0c 94 93 00 	jmp	0x126	; 0x126 <__bad_interrupt>
       c:	0c 94 93 00 	jmp	0x126	; 0x126 <__bad_interrupt>
      10:	0c 94 93 00 	jmp	0x126	; 0x126 <__bad_interrupt>
      14:	0c 94 93 00 	jmp	0x126	; 0x126 <__bad_interrupt>
      18:	0c 94 93 00 	jmp	0x126	; 0x126 <__bad_interrupt>
      1c:	0c 94 93 00 	jmp	0x126	; 0x126 <__bad_interrupt>
      20:	0c 94 93 00 	jmp	0x126	; 0x126 <__bad_interrupt>
      24:	0c 94 93 00 	jmp	0x126	; 0x126 <__bad_interrupt>
      28:	0c 94 93 00 	jmp	0x126	; 0x126 <__bad_interrupt>
      2c:	0c 94 93 00 	jmp	0x126	; 0x126 <__bad_interrupt>
      30:	0c 94 93 00 	jmp	0x126	; 0x126 <__bad_interrupt>
      34:	0c 94 93 00 	jmp	0x126	; 0x126 <__bad_interrupt>
      38:	0c 94 93 00 	jmp	0x126	; 0x126 <__bad_interrupt>
      3c:	0c 94 93 00 	jmp	0x126	; 0x126 <__bad_interrupt>
      40:	0c 94 93 00 	jmp	0x126	; 0x126 <__bad_interrupt>
      44:	0c 94 93 00 	jmp	0x126	; 0x126 <__bad_interrupt>
      48:	0c 94 93 00 	jmp	0x126	; 0x126 <__bad_interrupt>
      4c:	0c 94 93 00 	jmp	0x126	; 0x126 <__bad_interrupt>
      50:	0c 94 93 00 	jmp	0x126	; 0x126 <__bad_interrupt>
      54:	0c 94 93 00 	jmp	0x126	; 0x126 <__bad_interrupt>
      58:	0c 94 93 00 	jmp	0x126	; 0x126 <__bad_interrupt>
      5c:	0c 94 93 00 	jmp	0x126	; 0x126 <__bad_interrupt>
      60:	0c 94 93 00 	jmp	0x126	; 0x126 <__bad_interrupt>
      64:	0c 94 09 06 	jmp	0xc12	; 0xc12 <__vector_25>
      68:	0c 94 93 00 	jmp	0x126	; 0x126 <__bad_interrupt>
      6c:	0c 94 93 00 	jmp	0x126	; 0x126 <__bad_interrupt>
      70:	0c 94 93 00 	jmp	0x126	; 0x126 <__bad_interrupt>
      74:	0c 94 76 12 	jmp	0x24ec	; 0x24ec <__vector_29>
      78:	0c 94 93 00 	jmp	0x126	; 0x126 <__bad_interrupt>
      7c:	0c 94 93 00 	jmp	0x126	; 0x126 <__bad_interrupt>
      80:	0c 94 93 00 	jmp	0x126	; 0x126 <__bad_interrupt>
      84:	0c 94 93 00 	jmp	0x126	; 0x126 <__bad_interrupt>
      88:	0c 94 93 00 	jmp	0x126	; 0x126 <__bad_interrupt>
      8c:	0c 94 93 00 	jmp	0x126	; 0x126 <__bad_interrupt>
      90:	0c 94 93 00 	jmp	0x126	; 0x126 <__bad_interrupt>
      94:	0c 94 93 00 	jmp	0x126	; 0x126 <__bad_interrupt>
      98:	0c 94 93 00 	jmp	0x126	; 0x126 <__bad_interrupt>
      9c:	0c 94 93 00 	jmp	0x126	; 0x126 <__bad_interrupt>
      a0:	0c 94 93 00 	jmp	0x126	; 0x126 <__bad_interrupt>
      a4:	0c 94 93 00 	jmp	0x126	; 0x126 <__bad_interrupt>
      a8:	0c 94 93 00 	jmp	0x126	; 0x126 <__bad_interrupt>
      ac:	0c 94 93 00 	jmp	0x126	; 0x126 <__bad_interrupt>
      b0:	0c 94 93 00 	jmp	0x126	; 0x126 <__bad_interrupt>
      b4:	0c 94 93 00 	jmp	0x126	; 0x126 <__bad_interrupt>
      b8:	0c 94 93 00 	jmp	0x126	; 0x126 <__bad_interrupt>
      bc:	0c 94 93 00 	jmp	0x126	; 0x126 <__bad_interrupt>
      c0:	0c 94 93 00 	jmp	0x126	; 0x126 <__bad_interrupt>
      c4:	0c 94 93 00 	jmp	0x126	; 0x126 <__bad_interrupt>
      c8:	0c 94 93 00 	jmp	0x126	; 0x126 <__bad_interrupt>
      cc:	0c 94 93 00 	jmp	0x126	; 0x126 <__bad_interrupt>
      d0:	0c 94 93 00 	jmp	0x126	; 0x126 <__bad_interrupt>
      d4:	0c 94 93 00 	jmp	0x126	; 0x126 <__bad_interrupt>
      d8:	0c 94 93 00 	jmp	0x126	; 0x126 <__bad_interrupt>
      dc:	0c 94 93 00 	jmp	0x126	; 0x126 <__bad_interrupt>
      e0:	0c 94 93 00 	jmp	0x126	; 0x126 <__bad_interrupt>

000000e4 <__ctors_end>:
      e4:	11 24       	eor	r1, r1
      e6:	1f be       	out	0x3f, r1	; 63
      e8:	cf ef       	ldi	r28, 0xFF	; 255
      ea:	d1 e2       	ldi	r29, 0x21	; 33
      ec:	de bf       	out	0x3e, r29	; 62
      ee:	cd bf       	out	0x3d, r28	; 61
      f0:	00 e0       	ldi	r16, 0x00	; 0
      f2:	0c bf       	out	0x3c, r16	; 60

000000f4 <__do_copy_data>:
      f4:	13 e0       	ldi	r17, 0x03	; 3
      f6:	a0 e0       	ldi	r26, 0x00	; 0
      f8:	b2 e0       	ldi	r27, 0x02	; 2
      fa:	ea e3       	ldi	r30, 0x3A	; 58
      fc:	f2 e3       	ldi	r31, 0x32	; 50
      fe:	00 e0       	ldi	r16, 0x00	; 0
     100:	0b bf       	out	0x3b, r16	; 59
     102:	02 c0       	rjmp	.+4      	; 0x108 <__do_copy_data+0x14>
     104:	07 90       	elpm	r0, Z+
     106:	0d 92       	st	X+, r0
     108:	a8 33       	cpi	r26, 0x38	; 56
     10a:	b1 07       	cpc	r27, r17
     10c:	d9 f7       	brne	.-10     	; 0x104 <__do_copy_data+0x10>

0000010e <__do_clear_bss>:
     10e:	16 e0       	ldi	r17, 0x06	; 6
     110:	a8 e3       	ldi	r26, 0x38	; 56
     112:	b3 e0       	ldi	r27, 0x03	; 3
     114:	01 c0       	rjmp	.+2      	; 0x118 <.do_clear_bss_start>

00000116 <.do_clear_bss_loop>:
     116:	1d 92       	st	X+, r1

00000118 <.do_clear_bss_start>:
     118:	a0 30       	cpi	r26, 0x00	; 0
     11a:	b1 07       	cpc	r27, r17
     11c:	e1 f7       	brne	.-8      	; 0x116 <.do_clear_bss_loop>
     11e:	0e 94 75 18 	call	0x30ea	; 0x30ea <main>
     122:	0c 94 1b 19 	jmp	0x3236	; 0x3236 <_exit>

00000126 <__bad_interrupt>:
     126:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

0000012a <__fixunssfsi>:
     12a:	ef 92       	push	r14
     12c:	ff 92       	push	r15
     12e:	0f 93       	push	r16
     130:	1f 93       	push	r17
     132:	7b 01       	movw	r14, r22
     134:	8c 01       	movw	r16, r24
     136:	20 e0       	ldi	r18, 0x00	; 0
     138:	30 e0       	ldi	r19, 0x00	; 0
     13a:	40 e0       	ldi	r20, 0x00	; 0
     13c:	5f e4       	ldi	r21, 0x4F	; 79
     13e:	0e 94 17 03 	call	0x62e	; 0x62e <__gesf2>
     142:	88 23       	and	r24, r24
     144:	8c f0       	brlt	.+34     	; 0x168 <__fixunssfsi+0x3e>
     146:	c8 01       	movw	r24, r16
     148:	b7 01       	movw	r22, r14
     14a:	20 e0       	ldi	r18, 0x00	; 0
     14c:	30 e0       	ldi	r19, 0x00	; 0
     14e:	40 e0       	ldi	r20, 0x00	; 0
     150:	5f e4       	ldi	r21, 0x4F	; 79
     152:	0e 94 0d 02 	call	0x41a	; 0x41a <__subsf3>
     156:	0e 94 47 03 	call	0x68e	; 0x68e <__fixsfsi>
     15a:	9b 01       	movw	r18, r22
     15c:	ac 01       	movw	r20, r24
     15e:	20 50       	subi	r18, 0x00	; 0
     160:	30 40       	sbci	r19, 0x00	; 0
     162:	40 40       	sbci	r20, 0x00	; 0
     164:	50 48       	sbci	r21, 0x80	; 128
     166:	06 c0       	rjmp	.+12     	; 0x174 <__fixunssfsi+0x4a>
     168:	c8 01       	movw	r24, r16
     16a:	b7 01       	movw	r22, r14
     16c:	0e 94 47 03 	call	0x68e	; 0x68e <__fixsfsi>
     170:	9b 01       	movw	r18, r22
     172:	ac 01       	movw	r20, r24
     174:	b9 01       	movw	r22, r18
     176:	ca 01       	movw	r24, r20
     178:	1f 91       	pop	r17
     17a:	0f 91       	pop	r16
     17c:	ff 90       	pop	r15
     17e:	ef 90       	pop	r14
     180:	08 95       	ret

00000182 <_fpadd_parts>:
     182:	a0 e0       	ldi	r26, 0x00	; 0
     184:	b0 e0       	ldi	r27, 0x00	; 0
     186:	e7 ec       	ldi	r30, 0xC7	; 199
     188:	f0 e0       	ldi	r31, 0x00	; 0
     18a:	0c 94 9f 18 	jmp	0x313e	; 0x313e <__prologue_saves__>
     18e:	dc 01       	movw	r26, r24
     190:	2b 01       	movw	r4, r22
     192:	fa 01       	movw	r30, r20
     194:	9c 91       	ld	r25, X
     196:	92 30       	cpi	r25, 0x02	; 2
     198:	08 f4       	brcc	.+2      	; 0x19c <_fpadd_parts+0x1a>
     19a:	39 c1       	rjmp	.+626    	; 0x40e <_fpadd_parts+0x28c>
     19c:	eb 01       	movw	r28, r22
     19e:	88 81       	ld	r24, Y
     1a0:	82 30       	cpi	r24, 0x02	; 2
     1a2:	08 f4       	brcc	.+2      	; 0x1a6 <_fpadd_parts+0x24>
     1a4:	33 c1       	rjmp	.+614    	; 0x40c <_fpadd_parts+0x28a>
     1a6:	94 30       	cpi	r25, 0x04	; 4
     1a8:	69 f4       	brne	.+26     	; 0x1c4 <_fpadd_parts+0x42>
     1aa:	84 30       	cpi	r24, 0x04	; 4
     1ac:	09 f0       	breq	.+2      	; 0x1b0 <_fpadd_parts+0x2e>
     1ae:	2f c1       	rjmp	.+606    	; 0x40e <_fpadd_parts+0x28c>
     1b0:	11 96       	adiw	r26, 0x01	; 1
     1b2:	9c 91       	ld	r25, X
     1b4:	11 97       	sbiw	r26, 0x01	; 1
     1b6:	89 81       	ldd	r24, Y+1	; 0x01
     1b8:	98 17       	cp	r25, r24
     1ba:	09 f4       	brne	.+2      	; 0x1be <_fpadd_parts+0x3c>
     1bc:	28 c1       	rjmp	.+592    	; 0x40e <_fpadd_parts+0x28c>
     1be:	a8 e1       	ldi	r26, 0x18	; 24
     1c0:	b2 e0       	ldi	r27, 0x02	; 2
     1c2:	25 c1       	rjmp	.+586    	; 0x40e <_fpadd_parts+0x28c>
     1c4:	84 30       	cpi	r24, 0x04	; 4
     1c6:	09 f4       	brne	.+2      	; 0x1ca <_fpadd_parts+0x48>
     1c8:	21 c1       	rjmp	.+578    	; 0x40c <_fpadd_parts+0x28a>
     1ca:	82 30       	cpi	r24, 0x02	; 2
     1cc:	a9 f4       	brne	.+42     	; 0x1f8 <_fpadd_parts+0x76>
     1ce:	92 30       	cpi	r25, 0x02	; 2
     1d0:	09 f0       	breq	.+2      	; 0x1d4 <_fpadd_parts+0x52>
     1d2:	1d c1       	rjmp	.+570    	; 0x40e <_fpadd_parts+0x28c>
     1d4:	9a 01       	movw	r18, r20
     1d6:	ad 01       	movw	r20, r26
     1d8:	88 e0       	ldi	r24, 0x08	; 8
     1da:	ea 01       	movw	r28, r20
     1dc:	09 90       	ld	r0, Y+
     1de:	ae 01       	movw	r20, r28
     1e0:	e9 01       	movw	r28, r18
     1e2:	09 92       	st	Y+, r0
     1e4:	9e 01       	movw	r18, r28
     1e6:	81 50       	subi	r24, 0x01	; 1
     1e8:	c1 f7       	brne	.-16     	; 0x1da <_fpadd_parts+0x58>
     1ea:	e2 01       	movw	r28, r4
     1ec:	89 81       	ldd	r24, Y+1	; 0x01
     1ee:	11 96       	adiw	r26, 0x01	; 1
     1f0:	9c 91       	ld	r25, X
     1f2:	89 23       	and	r24, r25
     1f4:	81 83       	std	Z+1, r24	; 0x01
     1f6:	08 c1       	rjmp	.+528    	; 0x408 <_fpadd_parts+0x286>
     1f8:	92 30       	cpi	r25, 0x02	; 2
     1fa:	09 f4       	brne	.+2      	; 0x1fe <_fpadd_parts+0x7c>
     1fc:	07 c1       	rjmp	.+526    	; 0x40c <_fpadd_parts+0x28a>
     1fe:	12 96       	adiw	r26, 0x02	; 2
     200:	2d 90       	ld	r2, X+
     202:	3c 90       	ld	r3, X
     204:	13 97       	sbiw	r26, 0x03	; 3
     206:	eb 01       	movw	r28, r22
     208:	8a 81       	ldd	r24, Y+2	; 0x02
     20a:	9b 81       	ldd	r25, Y+3	; 0x03
     20c:	14 96       	adiw	r26, 0x04	; 4
     20e:	ad 90       	ld	r10, X+
     210:	bd 90       	ld	r11, X+
     212:	cd 90       	ld	r12, X+
     214:	dc 90       	ld	r13, X
     216:	17 97       	sbiw	r26, 0x07	; 7
     218:	ec 80       	ldd	r14, Y+4	; 0x04
     21a:	fd 80       	ldd	r15, Y+5	; 0x05
     21c:	0e 81       	ldd	r16, Y+6	; 0x06
     21e:	1f 81       	ldd	r17, Y+7	; 0x07
     220:	91 01       	movw	r18, r2
     222:	28 1b       	sub	r18, r24
     224:	39 0b       	sbc	r19, r25
     226:	b9 01       	movw	r22, r18
     228:	37 ff       	sbrs	r19, 7
     22a:	04 c0       	rjmp	.+8      	; 0x234 <_fpadd_parts+0xb2>
     22c:	66 27       	eor	r22, r22
     22e:	77 27       	eor	r23, r23
     230:	62 1b       	sub	r22, r18
     232:	73 0b       	sbc	r23, r19
     234:	60 32       	cpi	r22, 0x20	; 32
     236:	71 05       	cpc	r23, r1
     238:	0c f0       	brlt	.+2      	; 0x23c <_fpadd_parts+0xba>
     23a:	61 c0       	rjmp	.+194    	; 0x2fe <_fpadd_parts+0x17c>
     23c:	12 16       	cp	r1, r18
     23e:	13 06       	cpc	r1, r19
     240:	6c f5       	brge	.+90     	; 0x29c <_fpadd_parts+0x11a>
     242:	37 01       	movw	r6, r14
     244:	48 01       	movw	r8, r16
     246:	06 2e       	mov	r0, r22
     248:	04 c0       	rjmp	.+8      	; 0x252 <_fpadd_parts+0xd0>
     24a:	96 94       	lsr	r9
     24c:	87 94       	ror	r8
     24e:	77 94       	ror	r7
     250:	67 94       	ror	r6
     252:	0a 94       	dec	r0
     254:	d2 f7       	brpl	.-12     	; 0x24a <_fpadd_parts+0xc8>
     256:	21 e0       	ldi	r18, 0x01	; 1
     258:	30 e0       	ldi	r19, 0x00	; 0
     25a:	40 e0       	ldi	r20, 0x00	; 0
     25c:	50 e0       	ldi	r21, 0x00	; 0
     25e:	04 c0       	rjmp	.+8      	; 0x268 <_fpadd_parts+0xe6>
     260:	22 0f       	add	r18, r18
     262:	33 1f       	adc	r19, r19
     264:	44 1f       	adc	r20, r20
     266:	55 1f       	adc	r21, r21
     268:	6a 95       	dec	r22
     26a:	d2 f7       	brpl	.-12     	; 0x260 <_fpadd_parts+0xde>
     26c:	21 50       	subi	r18, 0x01	; 1
     26e:	30 40       	sbci	r19, 0x00	; 0
     270:	40 40       	sbci	r20, 0x00	; 0
     272:	50 40       	sbci	r21, 0x00	; 0
     274:	2e 21       	and	r18, r14
     276:	3f 21       	and	r19, r15
     278:	40 23       	and	r20, r16
     27a:	51 23       	and	r21, r17
     27c:	21 15       	cp	r18, r1
     27e:	31 05       	cpc	r19, r1
     280:	41 05       	cpc	r20, r1
     282:	51 05       	cpc	r21, r1
     284:	21 f0       	breq	.+8      	; 0x28e <_fpadd_parts+0x10c>
     286:	21 e0       	ldi	r18, 0x01	; 1
     288:	30 e0       	ldi	r19, 0x00	; 0
     28a:	40 e0       	ldi	r20, 0x00	; 0
     28c:	50 e0       	ldi	r21, 0x00	; 0
     28e:	79 01       	movw	r14, r18
     290:	8a 01       	movw	r16, r20
     292:	e6 28       	or	r14, r6
     294:	f7 28       	or	r15, r7
     296:	08 29       	or	r16, r8
     298:	19 29       	or	r17, r9
     29a:	3c c0       	rjmp	.+120    	; 0x314 <_fpadd_parts+0x192>
     29c:	23 2b       	or	r18, r19
     29e:	d1 f1       	breq	.+116    	; 0x314 <_fpadd_parts+0x192>
     2a0:	26 0e       	add	r2, r22
     2a2:	37 1e       	adc	r3, r23
     2a4:	35 01       	movw	r6, r10
     2a6:	46 01       	movw	r8, r12
     2a8:	06 2e       	mov	r0, r22
     2aa:	04 c0       	rjmp	.+8      	; 0x2b4 <_fpadd_parts+0x132>
     2ac:	96 94       	lsr	r9
     2ae:	87 94       	ror	r8
     2b0:	77 94       	ror	r7
     2b2:	67 94       	ror	r6
     2b4:	0a 94       	dec	r0
     2b6:	d2 f7       	brpl	.-12     	; 0x2ac <_fpadd_parts+0x12a>
     2b8:	21 e0       	ldi	r18, 0x01	; 1
     2ba:	30 e0       	ldi	r19, 0x00	; 0
     2bc:	40 e0       	ldi	r20, 0x00	; 0
     2be:	50 e0       	ldi	r21, 0x00	; 0
     2c0:	04 c0       	rjmp	.+8      	; 0x2ca <_fpadd_parts+0x148>
     2c2:	22 0f       	add	r18, r18
     2c4:	33 1f       	adc	r19, r19
     2c6:	44 1f       	adc	r20, r20
     2c8:	55 1f       	adc	r21, r21
     2ca:	6a 95       	dec	r22
     2cc:	d2 f7       	brpl	.-12     	; 0x2c2 <_fpadd_parts+0x140>
     2ce:	21 50       	subi	r18, 0x01	; 1
     2d0:	30 40       	sbci	r19, 0x00	; 0
     2d2:	40 40       	sbci	r20, 0x00	; 0
     2d4:	50 40       	sbci	r21, 0x00	; 0
     2d6:	2a 21       	and	r18, r10
     2d8:	3b 21       	and	r19, r11
     2da:	4c 21       	and	r20, r12
     2dc:	5d 21       	and	r21, r13
     2de:	21 15       	cp	r18, r1
     2e0:	31 05       	cpc	r19, r1
     2e2:	41 05       	cpc	r20, r1
     2e4:	51 05       	cpc	r21, r1
     2e6:	21 f0       	breq	.+8      	; 0x2f0 <_fpadd_parts+0x16e>
     2e8:	21 e0       	ldi	r18, 0x01	; 1
     2ea:	30 e0       	ldi	r19, 0x00	; 0
     2ec:	40 e0       	ldi	r20, 0x00	; 0
     2ee:	50 e0       	ldi	r21, 0x00	; 0
     2f0:	59 01       	movw	r10, r18
     2f2:	6a 01       	movw	r12, r20
     2f4:	a6 28       	or	r10, r6
     2f6:	b7 28       	or	r11, r7
     2f8:	c8 28       	or	r12, r8
     2fa:	d9 28       	or	r13, r9
     2fc:	0b c0       	rjmp	.+22     	; 0x314 <_fpadd_parts+0x192>
     2fe:	82 15       	cp	r24, r2
     300:	93 05       	cpc	r25, r3
     302:	2c f0       	brlt	.+10     	; 0x30e <_fpadd_parts+0x18c>
     304:	1c 01       	movw	r2, r24
     306:	aa 24       	eor	r10, r10
     308:	bb 24       	eor	r11, r11
     30a:	65 01       	movw	r12, r10
     30c:	03 c0       	rjmp	.+6      	; 0x314 <_fpadd_parts+0x192>
     30e:	ee 24       	eor	r14, r14
     310:	ff 24       	eor	r15, r15
     312:	87 01       	movw	r16, r14
     314:	11 96       	adiw	r26, 0x01	; 1
     316:	9c 91       	ld	r25, X
     318:	d2 01       	movw	r26, r4
     31a:	11 96       	adiw	r26, 0x01	; 1
     31c:	8c 91       	ld	r24, X
     31e:	98 17       	cp	r25, r24
     320:	09 f4       	brne	.+2      	; 0x324 <_fpadd_parts+0x1a2>
     322:	45 c0       	rjmp	.+138    	; 0x3ae <_fpadd_parts+0x22c>
     324:	99 23       	and	r25, r25
     326:	39 f0       	breq	.+14     	; 0x336 <_fpadd_parts+0x1b4>
     328:	a8 01       	movw	r20, r16
     32a:	97 01       	movw	r18, r14
     32c:	2a 19       	sub	r18, r10
     32e:	3b 09       	sbc	r19, r11
     330:	4c 09       	sbc	r20, r12
     332:	5d 09       	sbc	r21, r13
     334:	06 c0       	rjmp	.+12     	; 0x342 <_fpadd_parts+0x1c0>
     336:	a6 01       	movw	r20, r12
     338:	95 01       	movw	r18, r10
     33a:	2e 19       	sub	r18, r14
     33c:	3f 09       	sbc	r19, r15
     33e:	40 0b       	sbc	r20, r16
     340:	51 0b       	sbc	r21, r17
     342:	57 fd       	sbrc	r21, 7
     344:	08 c0       	rjmp	.+16     	; 0x356 <_fpadd_parts+0x1d4>
     346:	11 82       	std	Z+1, r1	; 0x01
     348:	33 82       	std	Z+3, r3	; 0x03
     34a:	22 82       	std	Z+2, r2	; 0x02
     34c:	24 83       	std	Z+4, r18	; 0x04
     34e:	35 83       	std	Z+5, r19	; 0x05
     350:	46 83       	std	Z+6, r20	; 0x06
     352:	57 83       	std	Z+7, r21	; 0x07
     354:	1d c0       	rjmp	.+58     	; 0x390 <_fpadd_parts+0x20e>
     356:	81 e0       	ldi	r24, 0x01	; 1
     358:	81 83       	std	Z+1, r24	; 0x01
     35a:	33 82       	std	Z+3, r3	; 0x03
     35c:	22 82       	std	Z+2, r2	; 0x02
     35e:	88 27       	eor	r24, r24
     360:	99 27       	eor	r25, r25
     362:	dc 01       	movw	r26, r24
     364:	82 1b       	sub	r24, r18
     366:	93 0b       	sbc	r25, r19
     368:	a4 0b       	sbc	r26, r20
     36a:	b5 0b       	sbc	r27, r21
     36c:	84 83       	std	Z+4, r24	; 0x04
     36e:	95 83       	std	Z+5, r25	; 0x05
     370:	a6 83       	std	Z+6, r26	; 0x06
     372:	b7 83       	std	Z+7, r27	; 0x07
     374:	0d c0       	rjmp	.+26     	; 0x390 <_fpadd_parts+0x20e>
     376:	22 0f       	add	r18, r18
     378:	33 1f       	adc	r19, r19
     37a:	44 1f       	adc	r20, r20
     37c:	55 1f       	adc	r21, r21
     37e:	24 83       	std	Z+4, r18	; 0x04
     380:	35 83       	std	Z+5, r19	; 0x05
     382:	46 83       	std	Z+6, r20	; 0x06
     384:	57 83       	std	Z+7, r21	; 0x07
     386:	82 81       	ldd	r24, Z+2	; 0x02
     388:	93 81       	ldd	r25, Z+3	; 0x03
     38a:	01 97       	sbiw	r24, 0x01	; 1
     38c:	93 83       	std	Z+3, r25	; 0x03
     38e:	82 83       	std	Z+2, r24	; 0x02
     390:	24 81       	ldd	r18, Z+4	; 0x04
     392:	35 81       	ldd	r19, Z+5	; 0x05
     394:	46 81       	ldd	r20, Z+6	; 0x06
     396:	57 81       	ldd	r21, Z+7	; 0x07
     398:	da 01       	movw	r26, r20
     39a:	c9 01       	movw	r24, r18
     39c:	01 97       	sbiw	r24, 0x01	; 1
     39e:	a1 09       	sbc	r26, r1
     3a0:	b1 09       	sbc	r27, r1
     3a2:	8f 5f       	subi	r24, 0xFF	; 255
     3a4:	9f 4f       	sbci	r25, 0xFF	; 255
     3a6:	af 4f       	sbci	r26, 0xFF	; 255
     3a8:	bf 43       	sbci	r27, 0x3F	; 63
     3aa:	28 f3       	brcs	.-54     	; 0x376 <_fpadd_parts+0x1f4>
     3ac:	0b c0       	rjmp	.+22     	; 0x3c4 <_fpadd_parts+0x242>
     3ae:	91 83       	std	Z+1, r25	; 0x01
     3b0:	33 82       	std	Z+3, r3	; 0x03
     3b2:	22 82       	std	Z+2, r2	; 0x02
     3b4:	ea 0c       	add	r14, r10
     3b6:	fb 1c       	adc	r15, r11
     3b8:	0c 1d       	adc	r16, r12
     3ba:	1d 1d       	adc	r17, r13
     3bc:	e4 82       	std	Z+4, r14	; 0x04
     3be:	f5 82       	std	Z+5, r15	; 0x05
     3c0:	06 83       	std	Z+6, r16	; 0x06
     3c2:	17 83       	std	Z+7, r17	; 0x07
     3c4:	83 e0       	ldi	r24, 0x03	; 3
     3c6:	80 83       	st	Z, r24
     3c8:	24 81       	ldd	r18, Z+4	; 0x04
     3ca:	35 81       	ldd	r19, Z+5	; 0x05
     3cc:	46 81       	ldd	r20, Z+6	; 0x06
     3ce:	57 81       	ldd	r21, Z+7	; 0x07
     3d0:	57 ff       	sbrs	r21, 7
     3d2:	1a c0       	rjmp	.+52     	; 0x408 <_fpadd_parts+0x286>
     3d4:	c9 01       	movw	r24, r18
     3d6:	aa 27       	eor	r26, r26
     3d8:	97 fd       	sbrc	r25, 7
     3da:	a0 95       	com	r26
     3dc:	ba 2f       	mov	r27, r26
     3de:	81 70       	andi	r24, 0x01	; 1
     3e0:	90 70       	andi	r25, 0x00	; 0
     3e2:	a0 70       	andi	r26, 0x00	; 0
     3e4:	b0 70       	andi	r27, 0x00	; 0
     3e6:	56 95       	lsr	r21
     3e8:	47 95       	ror	r20
     3ea:	37 95       	ror	r19
     3ec:	27 95       	ror	r18
     3ee:	82 2b       	or	r24, r18
     3f0:	93 2b       	or	r25, r19
     3f2:	a4 2b       	or	r26, r20
     3f4:	b5 2b       	or	r27, r21
     3f6:	84 83       	std	Z+4, r24	; 0x04
     3f8:	95 83       	std	Z+5, r25	; 0x05
     3fa:	a6 83       	std	Z+6, r26	; 0x06
     3fc:	b7 83       	std	Z+7, r27	; 0x07
     3fe:	82 81       	ldd	r24, Z+2	; 0x02
     400:	93 81       	ldd	r25, Z+3	; 0x03
     402:	01 96       	adiw	r24, 0x01	; 1
     404:	93 83       	std	Z+3, r25	; 0x03
     406:	82 83       	std	Z+2, r24	; 0x02
     408:	df 01       	movw	r26, r30
     40a:	01 c0       	rjmp	.+2      	; 0x40e <_fpadd_parts+0x28c>
     40c:	d2 01       	movw	r26, r4
     40e:	cd 01       	movw	r24, r26
     410:	cd b7       	in	r28, 0x3d	; 61
     412:	de b7       	in	r29, 0x3e	; 62
     414:	e2 e1       	ldi	r30, 0x12	; 18
     416:	0c 94 bb 18 	jmp	0x3176	; 0x3176 <__epilogue_restores__>

0000041a <__subsf3>:
     41a:	a0 e2       	ldi	r26, 0x20	; 32
     41c:	b0 e0       	ldi	r27, 0x00	; 0
     41e:	e3 e1       	ldi	r30, 0x13	; 19
     420:	f2 e0       	ldi	r31, 0x02	; 2
     422:	0c 94 ab 18 	jmp	0x3156	; 0x3156 <__prologue_saves__+0x18>
     426:	69 83       	std	Y+1, r22	; 0x01
     428:	7a 83       	std	Y+2, r23	; 0x02
     42a:	8b 83       	std	Y+3, r24	; 0x03
     42c:	9c 83       	std	Y+4, r25	; 0x04
     42e:	2d 83       	std	Y+5, r18	; 0x05
     430:	3e 83       	std	Y+6, r19	; 0x06
     432:	4f 83       	std	Y+7, r20	; 0x07
     434:	58 87       	std	Y+8, r21	; 0x08
     436:	e9 e0       	ldi	r30, 0x09	; 9
     438:	ee 2e       	mov	r14, r30
     43a:	f1 2c       	mov	r15, r1
     43c:	ec 0e       	add	r14, r28
     43e:	fd 1e       	adc	r15, r29
     440:	ce 01       	movw	r24, r28
     442:	01 96       	adiw	r24, 0x01	; 1
     444:	b7 01       	movw	r22, r14
     446:	0e 94 38 05 	call	0xa70	; 0xa70 <__unpack_f>
     44a:	8e 01       	movw	r16, r28
     44c:	0f 5e       	subi	r16, 0xEF	; 239
     44e:	1f 4f       	sbci	r17, 0xFF	; 255
     450:	ce 01       	movw	r24, r28
     452:	05 96       	adiw	r24, 0x05	; 5
     454:	b8 01       	movw	r22, r16
     456:	0e 94 38 05 	call	0xa70	; 0xa70 <__unpack_f>
     45a:	8a 89       	ldd	r24, Y+18	; 0x12
     45c:	91 e0       	ldi	r25, 0x01	; 1
     45e:	89 27       	eor	r24, r25
     460:	8a 8b       	std	Y+18, r24	; 0x12
     462:	c7 01       	movw	r24, r14
     464:	b8 01       	movw	r22, r16
     466:	ae 01       	movw	r20, r28
     468:	47 5e       	subi	r20, 0xE7	; 231
     46a:	5f 4f       	sbci	r21, 0xFF	; 255
     46c:	0e 94 c1 00 	call	0x182	; 0x182 <_fpadd_parts>
     470:	0e 94 63 04 	call	0x8c6	; 0x8c6 <__pack_f>
     474:	a0 96       	adiw	r28, 0x20	; 32
     476:	e6 e0       	ldi	r30, 0x06	; 6
     478:	0c 94 c7 18 	jmp	0x318e	; 0x318e <__epilogue_restores__+0x18>

0000047c <__addsf3>:
     47c:	a0 e2       	ldi	r26, 0x20	; 32
     47e:	b0 e0       	ldi	r27, 0x00	; 0
     480:	e4 e4       	ldi	r30, 0x44	; 68
     482:	f2 e0       	ldi	r31, 0x02	; 2
     484:	0c 94 ab 18 	jmp	0x3156	; 0x3156 <__prologue_saves__+0x18>
     488:	69 83       	std	Y+1, r22	; 0x01
     48a:	7a 83       	std	Y+2, r23	; 0x02
     48c:	8b 83       	std	Y+3, r24	; 0x03
     48e:	9c 83       	std	Y+4, r25	; 0x04
     490:	2d 83       	std	Y+5, r18	; 0x05
     492:	3e 83       	std	Y+6, r19	; 0x06
     494:	4f 83       	std	Y+7, r20	; 0x07
     496:	58 87       	std	Y+8, r21	; 0x08
     498:	f9 e0       	ldi	r31, 0x09	; 9
     49a:	ef 2e       	mov	r14, r31
     49c:	f1 2c       	mov	r15, r1
     49e:	ec 0e       	add	r14, r28
     4a0:	fd 1e       	adc	r15, r29
     4a2:	ce 01       	movw	r24, r28
     4a4:	01 96       	adiw	r24, 0x01	; 1
     4a6:	b7 01       	movw	r22, r14
     4a8:	0e 94 38 05 	call	0xa70	; 0xa70 <__unpack_f>
     4ac:	8e 01       	movw	r16, r28
     4ae:	0f 5e       	subi	r16, 0xEF	; 239
     4b0:	1f 4f       	sbci	r17, 0xFF	; 255
     4b2:	ce 01       	movw	r24, r28
     4b4:	05 96       	adiw	r24, 0x05	; 5
     4b6:	b8 01       	movw	r22, r16
     4b8:	0e 94 38 05 	call	0xa70	; 0xa70 <__unpack_f>
     4bc:	c7 01       	movw	r24, r14
     4be:	b8 01       	movw	r22, r16
     4c0:	ae 01       	movw	r20, r28
     4c2:	47 5e       	subi	r20, 0xE7	; 231
     4c4:	5f 4f       	sbci	r21, 0xFF	; 255
     4c6:	0e 94 c1 00 	call	0x182	; 0x182 <_fpadd_parts>
     4ca:	0e 94 63 04 	call	0x8c6	; 0x8c6 <__pack_f>
     4ce:	a0 96       	adiw	r28, 0x20	; 32
     4d0:	e6 e0       	ldi	r30, 0x06	; 6
     4d2:	0c 94 c7 18 	jmp	0x318e	; 0x318e <__epilogue_restores__+0x18>

000004d6 <__divsf3>:
     4d6:	a8 e1       	ldi	r26, 0x18	; 24
     4d8:	b0 e0       	ldi	r27, 0x00	; 0
     4da:	e1 e7       	ldi	r30, 0x71	; 113
     4dc:	f2 e0       	ldi	r31, 0x02	; 2
     4de:	0c 94 a7 18 	jmp	0x314e	; 0x314e <__prologue_saves__+0x10>
     4e2:	69 83       	std	Y+1, r22	; 0x01
     4e4:	7a 83       	std	Y+2, r23	; 0x02
     4e6:	8b 83       	std	Y+3, r24	; 0x03
     4e8:	9c 83       	std	Y+4, r25	; 0x04
     4ea:	2d 83       	std	Y+5, r18	; 0x05
     4ec:	3e 83       	std	Y+6, r19	; 0x06
     4ee:	4f 83       	std	Y+7, r20	; 0x07
     4f0:	58 87       	std	Y+8, r21	; 0x08
     4f2:	b9 e0       	ldi	r27, 0x09	; 9
     4f4:	eb 2e       	mov	r14, r27
     4f6:	f1 2c       	mov	r15, r1
     4f8:	ec 0e       	add	r14, r28
     4fa:	fd 1e       	adc	r15, r29
     4fc:	ce 01       	movw	r24, r28
     4fe:	01 96       	adiw	r24, 0x01	; 1
     500:	b7 01       	movw	r22, r14
     502:	0e 94 38 05 	call	0xa70	; 0xa70 <__unpack_f>
     506:	8e 01       	movw	r16, r28
     508:	0f 5e       	subi	r16, 0xEF	; 239
     50a:	1f 4f       	sbci	r17, 0xFF	; 255
     50c:	ce 01       	movw	r24, r28
     50e:	05 96       	adiw	r24, 0x05	; 5
     510:	b8 01       	movw	r22, r16
     512:	0e 94 38 05 	call	0xa70	; 0xa70 <__unpack_f>
     516:	29 85       	ldd	r18, Y+9	; 0x09
     518:	22 30       	cpi	r18, 0x02	; 2
     51a:	08 f4       	brcc	.+2      	; 0x51e <__divsf3+0x48>
     51c:	7e c0       	rjmp	.+252    	; 0x61a <__divsf3+0x144>
     51e:	39 89       	ldd	r19, Y+17	; 0x11
     520:	32 30       	cpi	r19, 0x02	; 2
     522:	10 f4       	brcc	.+4      	; 0x528 <__divsf3+0x52>
     524:	b8 01       	movw	r22, r16
     526:	7c c0       	rjmp	.+248    	; 0x620 <__divsf3+0x14a>
     528:	8a 85       	ldd	r24, Y+10	; 0x0a
     52a:	9a 89       	ldd	r25, Y+18	; 0x12
     52c:	89 27       	eor	r24, r25
     52e:	8a 87       	std	Y+10, r24	; 0x0a
     530:	24 30       	cpi	r18, 0x04	; 4
     532:	11 f0       	breq	.+4      	; 0x538 <__divsf3+0x62>
     534:	22 30       	cpi	r18, 0x02	; 2
     536:	31 f4       	brne	.+12     	; 0x544 <__divsf3+0x6e>
     538:	23 17       	cp	r18, r19
     53a:	09 f0       	breq	.+2      	; 0x53e <__divsf3+0x68>
     53c:	6e c0       	rjmp	.+220    	; 0x61a <__divsf3+0x144>
     53e:	68 e1       	ldi	r22, 0x18	; 24
     540:	72 e0       	ldi	r23, 0x02	; 2
     542:	6e c0       	rjmp	.+220    	; 0x620 <__divsf3+0x14a>
     544:	34 30       	cpi	r19, 0x04	; 4
     546:	39 f4       	brne	.+14     	; 0x556 <__divsf3+0x80>
     548:	1d 86       	std	Y+13, r1	; 0x0d
     54a:	1e 86       	std	Y+14, r1	; 0x0e
     54c:	1f 86       	std	Y+15, r1	; 0x0f
     54e:	18 8a       	std	Y+16, r1	; 0x10
     550:	1c 86       	std	Y+12, r1	; 0x0c
     552:	1b 86       	std	Y+11, r1	; 0x0b
     554:	04 c0       	rjmp	.+8      	; 0x55e <__divsf3+0x88>
     556:	32 30       	cpi	r19, 0x02	; 2
     558:	21 f4       	brne	.+8      	; 0x562 <__divsf3+0x8c>
     55a:	84 e0       	ldi	r24, 0x04	; 4
     55c:	89 87       	std	Y+9, r24	; 0x09
     55e:	b7 01       	movw	r22, r14
     560:	5f c0       	rjmp	.+190    	; 0x620 <__divsf3+0x14a>
     562:	2b 85       	ldd	r18, Y+11	; 0x0b
     564:	3c 85       	ldd	r19, Y+12	; 0x0c
     566:	8b 89       	ldd	r24, Y+19	; 0x13
     568:	9c 89       	ldd	r25, Y+20	; 0x14
     56a:	28 1b       	sub	r18, r24
     56c:	39 0b       	sbc	r19, r25
     56e:	3c 87       	std	Y+12, r19	; 0x0c
     570:	2b 87       	std	Y+11, r18	; 0x0b
     572:	ed 84       	ldd	r14, Y+13	; 0x0d
     574:	fe 84       	ldd	r15, Y+14	; 0x0e
     576:	0f 85       	ldd	r16, Y+15	; 0x0f
     578:	18 89       	ldd	r17, Y+16	; 0x10
     57a:	ad 88       	ldd	r10, Y+21	; 0x15
     57c:	be 88       	ldd	r11, Y+22	; 0x16
     57e:	cf 88       	ldd	r12, Y+23	; 0x17
     580:	d8 8c       	ldd	r13, Y+24	; 0x18
     582:	ea 14       	cp	r14, r10
     584:	fb 04       	cpc	r15, r11
     586:	0c 05       	cpc	r16, r12
     588:	1d 05       	cpc	r17, r13
     58a:	40 f4       	brcc	.+16     	; 0x59c <__divsf3+0xc6>
     58c:	ee 0c       	add	r14, r14
     58e:	ff 1c       	adc	r15, r15
     590:	00 1f       	adc	r16, r16
     592:	11 1f       	adc	r17, r17
     594:	21 50       	subi	r18, 0x01	; 1
     596:	30 40       	sbci	r19, 0x00	; 0
     598:	3c 87       	std	Y+12, r19	; 0x0c
     59a:	2b 87       	std	Y+11, r18	; 0x0b
     59c:	20 e0       	ldi	r18, 0x00	; 0
     59e:	30 e0       	ldi	r19, 0x00	; 0
     5a0:	40 e0       	ldi	r20, 0x00	; 0
     5a2:	50 e0       	ldi	r21, 0x00	; 0
     5a4:	80 e0       	ldi	r24, 0x00	; 0
     5a6:	90 e0       	ldi	r25, 0x00	; 0
     5a8:	a0 e0       	ldi	r26, 0x00	; 0
     5aa:	b0 e4       	ldi	r27, 0x40	; 64
     5ac:	60 e0       	ldi	r22, 0x00	; 0
     5ae:	70 e0       	ldi	r23, 0x00	; 0
     5b0:	ea 14       	cp	r14, r10
     5b2:	fb 04       	cpc	r15, r11
     5b4:	0c 05       	cpc	r16, r12
     5b6:	1d 05       	cpc	r17, r13
     5b8:	40 f0       	brcs	.+16     	; 0x5ca <__divsf3+0xf4>
     5ba:	28 2b       	or	r18, r24
     5bc:	39 2b       	or	r19, r25
     5be:	4a 2b       	or	r20, r26
     5c0:	5b 2b       	or	r21, r27
     5c2:	ea 18       	sub	r14, r10
     5c4:	fb 08       	sbc	r15, r11
     5c6:	0c 09       	sbc	r16, r12
     5c8:	1d 09       	sbc	r17, r13
     5ca:	b6 95       	lsr	r27
     5cc:	a7 95       	ror	r26
     5ce:	97 95       	ror	r25
     5d0:	87 95       	ror	r24
     5d2:	ee 0c       	add	r14, r14
     5d4:	ff 1c       	adc	r15, r15
     5d6:	00 1f       	adc	r16, r16
     5d8:	11 1f       	adc	r17, r17
     5da:	6f 5f       	subi	r22, 0xFF	; 255
     5dc:	7f 4f       	sbci	r23, 0xFF	; 255
     5de:	6f 31       	cpi	r22, 0x1F	; 31
     5e0:	71 05       	cpc	r23, r1
     5e2:	31 f7       	brne	.-52     	; 0x5b0 <__divsf3+0xda>
     5e4:	da 01       	movw	r26, r20
     5e6:	c9 01       	movw	r24, r18
     5e8:	8f 77       	andi	r24, 0x7F	; 127
     5ea:	90 70       	andi	r25, 0x00	; 0
     5ec:	a0 70       	andi	r26, 0x00	; 0
     5ee:	b0 70       	andi	r27, 0x00	; 0
     5f0:	80 34       	cpi	r24, 0x40	; 64
     5f2:	91 05       	cpc	r25, r1
     5f4:	a1 05       	cpc	r26, r1
     5f6:	b1 05       	cpc	r27, r1
     5f8:	61 f4       	brne	.+24     	; 0x612 <__divsf3+0x13c>
     5fa:	27 fd       	sbrc	r18, 7
     5fc:	0a c0       	rjmp	.+20     	; 0x612 <__divsf3+0x13c>
     5fe:	e1 14       	cp	r14, r1
     600:	f1 04       	cpc	r15, r1
     602:	01 05       	cpc	r16, r1
     604:	11 05       	cpc	r17, r1
     606:	29 f0       	breq	.+10     	; 0x612 <__divsf3+0x13c>
     608:	20 5c       	subi	r18, 0xC0	; 192
     60a:	3f 4f       	sbci	r19, 0xFF	; 255
     60c:	4f 4f       	sbci	r20, 0xFF	; 255
     60e:	5f 4f       	sbci	r21, 0xFF	; 255
     610:	20 78       	andi	r18, 0x80	; 128
     612:	2d 87       	std	Y+13, r18	; 0x0d
     614:	3e 87       	std	Y+14, r19	; 0x0e
     616:	4f 87       	std	Y+15, r20	; 0x0f
     618:	58 8b       	std	Y+16, r21	; 0x10
     61a:	be 01       	movw	r22, r28
     61c:	67 5f       	subi	r22, 0xF7	; 247
     61e:	7f 4f       	sbci	r23, 0xFF	; 255
     620:	cb 01       	movw	r24, r22
     622:	0e 94 63 04 	call	0x8c6	; 0x8c6 <__pack_f>
     626:	68 96       	adiw	r28, 0x18	; 24
     628:	ea e0       	ldi	r30, 0x0A	; 10
     62a:	0c 94 c3 18 	jmp	0x3186	; 0x3186 <__epilogue_restores__+0x10>

0000062e <__gesf2>:
     62e:	a8 e1       	ldi	r26, 0x18	; 24
     630:	b0 e0       	ldi	r27, 0x00	; 0
     632:	ed e1       	ldi	r30, 0x1D	; 29
     634:	f3 e0       	ldi	r31, 0x03	; 3
     636:	0c 94 ab 18 	jmp	0x3156	; 0x3156 <__prologue_saves__+0x18>
     63a:	69 83       	std	Y+1, r22	; 0x01
     63c:	7a 83       	std	Y+2, r23	; 0x02
     63e:	8b 83       	std	Y+3, r24	; 0x03
     640:	9c 83       	std	Y+4, r25	; 0x04
     642:	2d 83       	std	Y+5, r18	; 0x05
     644:	3e 83       	std	Y+6, r19	; 0x06
     646:	4f 83       	std	Y+7, r20	; 0x07
     648:	58 87       	std	Y+8, r21	; 0x08
     64a:	89 e0       	ldi	r24, 0x09	; 9
     64c:	e8 2e       	mov	r14, r24
     64e:	f1 2c       	mov	r15, r1
     650:	ec 0e       	add	r14, r28
     652:	fd 1e       	adc	r15, r29
     654:	ce 01       	movw	r24, r28
     656:	01 96       	adiw	r24, 0x01	; 1
     658:	b7 01       	movw	r22, r14
     65a:	0e 94 38 05 	call	0xa70	; 0xa70 <__unpack_f>
     65e:	8e 01       	movw	r16, r28
     660:	0f 5e       	subi	r16, 0xEF	; 239
     662:	1f 4f       	sbci	r17, 0xFF	; 255
     664:	ce 01       	movw	r24, r28
     666:	05 96       	adiw	r24, 0x05	; 5
     668:	b8 01       	movw	r22, r16
     66a:	0e 94 38 05 	call	0xa70	; 0xa70 <__unpack_f>
     66e:	89 85       	ldd	r24, Y+9	; 0x09
     670:	82 30       	cpi	r24, 0x02	; 2
     672:	40 f0       	brcs	.+16     	; 0x684 <__gesf2+0x56>
     674:	89 89       	ldd	r24, Y+17	; 0x11
     676:	82 30       	cpi	r24, 0x02	; 2
     678:	28 f0       	brcs	.+10     	; 0x684 <__gesf2+0x56>
     67a:	c7 01       	movw	r24, r14
     67c:	b8 01       	movw	r22, r16
     67e:	0e 94 b0 05 	call	0xb60	; 0xb60 <__fpcmp_parts_f>
     682:	01 c0       	rjmp	.+2      	; 0x686 <__gesf2+0x58>
     684:	8f ef       	ldi	r24, 0xFF	; 255
     686:	68 96       	adiw	r28, 0x18	; 24
     688:	e6 e0       	ldi	r30, 0x06	; 6
     68a:	0c 94 c7 18 	jmp	0x318e	; 0x318e <__epilogue_restores__+0x18>

0000068e <__fixsfsi>:
     68e:	ac e0       	ldi	r26, 0x0C	; 12
     690:	b0 e0       	ldi	r27, 0x00	; 0
     692:	ed e4       	ldi	r30, 0x4D	; 77
     694:	f3 e0       	ldi	r31, 0x03	; 3
     696:	0c 94 af 18 	jmp	0x315e	; 0x315e <__prologue_saves__+0x20>
     69a:	69 83       	std	Y+1, r22	; 0x01
     69c:	7a 83       	std	Y+2, r23	; 0x02
     69e:	8b 83       	std	Y+3, r24	; 0x03
     6a0:	9c 83       	std	Y+4, r25	; 0x04
     6a2:	ce 01       	movw	r24, r28
     6a4:	01 96       	adiw	r24, 0x01	; 1
     6a6:	be 01       	movw	r22, r28
     6a8:	6b 5f       	subi	r22, 0xFB	; 251
     6aa:	7f 4f       	sbci	r23, 0xFF	; 255
     6ac:	0e 94 38 05 	call	0xa70	; 0xa70 <__unpack_f>
     6b0:	8d 81       	ldd	r24, Y+5	; 0x05
     6b2:	82 30       	cpi	r24, 0x02	; 2
     6b4:	61 f1       	breq	.+88     	; 0x70e <__fixsfsi+0x80>
     6b6:	82 30       	cpi	r24, 0x02	; 2
     6b8:	50 f1       	brcs	.+84     	; 0x70e <__fixsfsi+0x80>
     6ba:	84 30       	cpi	r24, 0x04	; 4
     6bc:	21 f4       	brne	.+8      	; 0x6c6 <__fixsfsi+0x38>
     6be:	8e 81       	ldd	r24, Y+6	; 0x06
     6c0:	88 23       	and	r24, r24
     6c2:	51 f1       	breq	.+84     	; 0x718 <__fixsfsi+0x8a>
     6c4:	2e c0       	rjmp	.+92     	; 0x722 <__fixsfsi+0x94>
     6c6:	2f 81       	ldd	r18, Y+7	; 0x07
     6c8:	38 85       	ldd	r19, Y+8	; 0x08
     6ca:	37 fd       	sbrc	r19, 7
     6cc:	20 c0       	rjmp	.+64     	; 0x70e <__fixsfsi+0x80>
     6ce:	6e 81       	ldd	r22, Y+6	; 0x06
     6d0:	2f 31       	cpi	r18, 0x1F	; 31
     6d2:	31 05       	cpc	r19, r1
     6d4:	1c f0       	brlt	.+6      	; 0x6dc <__fixsfsi+0x4e>
     6d6:	66 23       	and	r22, r22
     6d8:	f9 f0       	breq	.+62     	; 0x718 <__fixsfsi+0x8a>
     6da:	23 c0       	rjmp	.+70     	; 0x722 <__fixsfsi+0x94>
     6dc:	8e e1       	ldi	r24, 0x1E	; 30
     6de:	90 e0       	ldi	r25, 0x00	; 0
     6e0:	82 1b       	sub	r24, r18
     6e2:	93 0b       	sbc	r25, r19
     6e4:	29 85       	ldd	r18, Y+9	; 0x09
     6e6:	3a 85       	ldd	r19, Y+10	; 0x0a
     6e8:	4b 85       	ldd	r20, Y+11	; 0x0b
     6ea:	5c 85       	ldd	r21, Y+12	; 0x0c
     6ec:	04 c0       	rjmp	.+8      	; 0x6f6 <__fixsfsi+0x68>
     6ee:	56 95       	lsr	r21
     6f0:	47 95       	ror	r20
     6f2:	37 95       	ror	r19
     6f4:	27 95       	ror	r18
     6f6:	8a 95       	dec	r24
     6f8:	d2 f7       	brpl	.-12     	; 0x6ee <__fixsfsi+0x60>
     6fa:	66 23       	and	r22, r22
     6fc:	b1 f0       	breq	.+44     	; 0x72a <__fixsfsi+0x9c>
     6fe:	50 95       	com	r21
     700:	40 95       	com	r20
     702:	30 95       	com	r19
     704:	21 95       	neg	r18
     706:	3f 4f       	sbci	r19, 0xFF	; 255
     708:	4f 4f       	sbci	r20, 0xFF	; 255
     70a:	5f 4f       	sbci	r21, 0xFF	; 255
     70c:	0e c0       	rjmp	.+28     	; 0x72a <__fixsfsi+0x9c>
     70e:	20 e0       	ldi	r18, 0x00	; 0
     710:	30 e0       	ldi	r19, 0x00	; 0
     712:	40 e0       	ldi	r20, 0x00	; 0
     714:	50 e0       	ldi	r21, 0x00	; 0
     716:	09 c0       	rjmp	.+18     	; 0x72a <__fixsfsi+0x9c>
     718:	2f ef       	ldi	r18, 0xFF	; 255
     71a:	3f ef       	ldi	r19, 0xFF	; 255
     71c:	4f ef       	ldi	r20, 0xFF	; 255
     71e:	5f e7       	ldi	r21, 0x7F	; 127
     720:	04 c0       	rjmp	.+8      	; 0x72a <__fixsfsi+0x9c>
     722:	20 e0       	ldi	r18, 0x00	; 0
     724:	30 e0       	ldi	r19, 0x00	; 0
     726:	40 e0       	ldi	r20, 0x00	; 0
     728:	50 e8       	ldi	r21, 0x80	; 128
     72a:	b9 01       	movw	r22, r18
     72c:	ca 01       	movw	r24, r20
     72e:	2c 96       	adiw	r28, 0x0c	; 12
     730:	e2 e0       	ldi	r30, 0x02	; 2
     732:	0c 94 cb 18 	jmp	0x3196	; 0x3196 <__epilogue_restores__+0x20>

00000736 <__floatunsisf>:
     736:	a8 e0       	ldi	r26, 0x08	; 8
     738:	b0 e0       	ldi	r27, 0x00	; 0
     73a:	e1 ea       	ldi	r30, 0xA1	; 161
     73c:	f3 e0       	ldi	r31, 0x03	; 3
     73e:	0c 94 a7 18 	jmp	0x314e	; 0x314e <__prologue_saves__+0x10>
     742:	7b 01       	movw	r14, r22
     744:	8c 01       	movw	r16, r24
     746:	61 15       	cp	r22, r1
     748:	71 05       	cpc	r23, r1
     74a:	81 05       	cpc	r24, r1
     74c:	91 05       	cpc	r25, r1
     74e:	19 f4       	brne	.+6      	; 0x756 <__floatunsisf+0x20>
     750:	82 e0       	ldi	r24, 0x02	; 2
     752:	89 83       	std	Y+1, r24	; 0x01
     754:	60 c0       	rjmp	.+192    	; 0x816 <__floatunsisf+0xe0>
     756:	83 e0       	ldi	r24, 0x03	; 3
     758:	89 83       	std	Y+1, r24	; 0x01
     75a:	8e e1       	ldi	r24, 0x1E	; 30
     75c:	c8 2e       	mov	r12, r24
     75e:	d1 2c       	mov	r13, r1
     760:	dc 82       	std	Y+4, r13	; 0x04
     762:	cb 82       	std	Y+3, r12	; 0x03
     764:	ed 82       	std	Y+5, r14	; 0x05
     766:	fe 82       	std	Y+6, r15	; 0x06
     768:	0f 83       	std	Y+7, r16	; 0x07
     76a:	18 87       	std	Y+8, r17	; 0x08
     76c:	c8 01       	movw	r24, r16
     76e:	b7 01       	movw	r22, r14
     770:	0e 94 14 04 	call	0x828	; 0x828 <__clzsi2>
     774:	fc 01       	movw	r30, r24
     776:	31 97       	sbiw	r30, 0x01	; 1
     778:	f7 ff       	sbrs	r31, 7
     77a:	3b c0       	rjmp	.+118    	; 0x7f2 <__floatunsisf+0xbc>
     77c:	22 27       	eor	r18, r18
     77e:	33 27       	eor	r19, r19
     780:	2e 1b       	sub	r18, r30
     782:	3f 0b       	sbc	r19, r31
     784:	57 01       	movw	r10, r14
     786:	68 01       	movw	r12, r16
     788:	02 2e       	mov	r0, r18
     78a:	04 c0       	rjmp	.+8      	; 0x794 <__floatunsisf+0x5e>
     78c:	d6 94       	lsr	r13
     78e:	c7 94       	ror	r12
     790:	b7 94       	ror	r11
     792:	a7 94       	ror	r10
     794:	0a 94       	dec	r0
     796:	d2 f7       	brpl	.-12     	; 0x78c <__floatunsisf+0x56>
     798:	40 e0       	ldi	r20, 0x00	; 0
     79a:	50 e0       	ldi	r21, 0x00	; 0
     79c:	60 e0       	ldi	r22, 0x00	; 0
     79e:	70 e0       	ldi	r23, 0x00	; 0
     7a0:	81 e0       	ldi	r24, 0x01	; 1
     7a2:	90 e0       	ldi	r25, 0x00	; 0
     7a4:	a0 e0       	ldi	r26, 0x00	; 0
     7a6:	b0 e0       	ldi	r27, 0x00	; 0
     7a8:	04 c0       	rjmp	.+8      	; 0x7b2 <__floatunsisf+0x7c>
     7aa:	88 0f       	add	r24, r24
     7ac:	99 1f       	adc	r25, r25
     7ae:	aa 1f       	adc	r26, r26
     7b0:	bb 1f       	adc	r27, r27
     7b2:	2a 95       	dec	r18
     7b4:	d2 f7       	brpl	.-12     	; 0x7aa <__floatunsisf+0x74>
     7b6:	01 97       	sbiw	r24, 0x01	; 1
     7b8:	a1 09       	sbc	r26, r1
     7ba:	b1 09       	sbc	r27, r1
     7bc:	8e 21       	and	r24, r14
     7be:	9f 21       	and	r25, r15
     7c0:	a0 23       	and	r26, r16
     7c2:	b1 23       	and	r27, r17
     7c4:	00 97       	sbiw	r24, 0x00	; 0
     7c6:	a1 05       	cpc	r26, r1
     7c8:	b1 05       	cpc	r27, r1
     7ca:	21 f0       	breq	.+8      	; 0x7d4 <__floatunsisf+0x9e>
     7cc:	41 e0       	ldi	r20, 0x01	; 1
     7ce:	50 e0       	ldi	r21, 0x00	; 0
     7d0:	60 e0       	ldi	r22, 0x00	; 0
     7d2:	70 e0       	ldi	r23, 0x00	; 0
     7d4:	4a 29       	or	r20, r10
     7d6:	5b 29       	or	r21, r11
     7d8:	6c 29       	or	r22, r12
     7da:	7d 29       	or	r23, r13
     7dc:	4d 83       	std	Y+5, r20	; 0x05
     7de:	5e 83       	std	Y+6, r21	; 0x06
     7e0:	6f 83       	std	Y+7, r22	; 0x07
     7e2:	78 87       	std	Y+8, r23	; 0x08
     7e4:	8e e1       	ldi	r24, 0x1E	; 30
     7e6:	90 e0       	ldi	r25, 0x00	; 0
     7e8:	8e 1b       	sub	r24, r30
     7ea:	9f 0b       	sbc	r25, r31
     7ec:	9c 83       	std	Y+4, r25	; 0x04
     7ee:	8b 83       	std	Y+3, r24	; 0x03
     7f0:	12 c0       	rjmp	.+36     	; 0x816 <__floatunsisf+0xe0>
     7f2:	30 97       	sbiw	r30, 0x00	; 0
     7f4:	81 f0       	breq	.+32     	; 0x816 <__floatunsisf+0xe0>
     7f6:	0e 2e       	mov	r0, r30
     7f8:	04 c0       	rjmp	.+8      	; 0x802 <__floatunsisf+0xcc>
     7fa:	ee 0c       	add	r14, r14
     7fc:	ff 1c       	adc	r15, r15
     7fe:	00 1f       	adc	r16, r16
     800:	11 1f       	adc	r17, r17
     802:	0a 94       	dec	r0
     804:	d2 f7       	brpl	.-12     	; 0x7fa <__floatunsisf+0xc4>
     806:	ed 82       	std	Y+5, r14	; 0x05
     808:	fe 82       	std	Y+6, r15	; 0x06
     80a:	0f 83       	std	Y+7, r16	; 0x07
     80c:	18 87       	std	Y+8, r17	; 0x08
     80e:	ce 1a       	sub	r12, r30
     810:	df 0a       	sbc	r13, r31
     812:	dc 82       	std	Y+4, r13	; 0x04
     814:	cb 82       	std	Y+3, r12	; 0x03
     816:	1a 82       	std	Y+2, r1	; 0x02
     818:	ce 01       	movw	r24, r28
     81a:	01 96       	adiw	r24, 0x01	; 1
     81c:	0e 94 63 04 	call	0x8c6	; 0x8c6 <__pack_f>
     820:	28 96       	adiw	r28, 0x08	; 8
     822:	ea e0       	ldi	r30, 0x0A	; 10
     824:	0c 94 c3 18 	jmp	0x3186	; 0x3186 <__epilogue_restores__+0x10>

00000828 <__clzsi2>:
     828:	ef 92       	push	r14
     82a:	ff 92       	push	r15
     82c:	0f 93       	push	r16
     82e:	1f 93       	push	r17
     830:	7b 01       	movw	r14, r22
     832:	8c 01       	movw	r16, r24
     834:	80 e0       	ldi	r24, 0x00	; 0
     836:	e8 16       	cp	r14, r24
     838:	80 e0       	ldi	r24, 0x00	; 0
     83a:	f8 06       	cpc	r15, r24
     83c:	81 e0       	ldi	r24, 0x01	; 1
     83e:	08 07       	cpc	r16, r24
     840:	80 e0       	ldi	r24, 0x00	; 0
     842:	18 07       	cpc	r17, r24
     844:	88 f4       	brcc	.+34     	; 0x868 <__clzsi2+0x40>
     846:	8f ef       	ldi	r24, 0xFF	; 255
     848:	e8 16       	cp	r14, r24
     84a:	f1 04       	cpc	r15, r1
     84c:	01 05       	cpc	r16, r1
     84e:	11 05       	cpc	r17, r1
     850:	31 f0       	breq	.+12     	; 0x85e <__clzsi2+0x36>
     852:	28 f0       	brcs	.+10     	; 0x85e <__clzsi2+0x36>
     854:	88 e0       	ldi	r24, 0x08	; 8
     856:	90 e0       	ldi	r25, 0x00	; 0
     858:	a0 e0       	ldi	r26, 0x00	; 0
     85a:	b0 e0       	ldi	r27, 0x00	; 0
     85c:	17 c0       	rjmp	.+46     	; 0x88c <__clzsi2+0x64>
     85e:	80 e0       	ldi	r24, 0x00	; 0
     860:	90 e0       	ldi	r25, 0x00	; 0
     862:	a0 e0       	ldi	r26, 0x00	; 0
     864:	b0 e0       	ldi	r27, 0x00	; 0
     866:	12 c0       	rjmp	.+36     	; 0x88c <__clzsi2+0x64>
     868:	80 e0       	ldi	r24, 0x00	; 0
     86a:	e8 16       	cp	r14, r24
     86c:	80 e0       	ldi	r24, 0x00	; 0
     86e:	f8 06       	cpc	r15, r24
     870:	80 e0       	ldi	r24, 0x00	; 0
     872:	08 07       	cpc	r16, r24
     874:	81 e0       	ldi	r24, 0x01	; 1
     876:	18 07       	cpc	r17, r24
     878:	28 f0       	brcs	.+10     	; 0x884 <__clzsi2+0x5c>
     87a:	88 e1       	ldi	r24, 0x18	; 24
     87c:	90 e0       	ldi	r25, 0x00	; 0
     87e:	a0 e0       	ldi	r26, 0x00	; 0
     880:	b0 e0       	ldi	r27, 0x00	; 0
     882:	04 c0       	rjmp	.+8      	; 0x88c <__clzsi2+0x64>
     884:	80 e1       	ldi	r24, 0x10	; 16
     886:	90 e0       	ldi	r25, 0x00	; 0
     888:	a0 e0       	ldi	r26, 0x00	; 0
     88a:	b0 e0       	ldi	r27, 0x00	; 0
     88c:	20 e2       	ldi	r18, 0x20	; 32
     88e:	30 e0       	ldi	r19, 0x00	; 0
     890:	40 e0       	ldi	r20, 0x00	; 0
     892:	50 e0       	ldi	r21, 0x00	; 0
     894:	28 1b       	sub	r18, r24
     896:	39 0b       	sbc	r19, r25
     898:	4a 0b       	sbc	r20, r26
     89a:	5b 0b       	sbc	r21, r27
     89c:	04 c0       	rjmp	.+8      	; 0x8a6 <__clzsi2+0x7e>
     89e:	16 95       	lsr	r17
     8a0:	07 95       	ror	r16
     8a2:	f7 94       	ror	r15
     8a4:	e7 94       	ror	r14
     8a6:	8a 95       	dec	r24
     8a8:	d2 f7       	brpl	.-12     	; 0x89e <__clzsi2+0x76>
     8aa:	f7 01       	movw	r30, r14
     8ac:	e0 5e       	subi	r30, 0xE0	; 224
     8ae:	fd 4f       	sbci	r31, 0xFD	; 253
     8b0:	80 81       	ld	r24, Z
     8b2:	28 1b       	sub	r18, r24
     8b4:	31 09       	sbc	r19, r1
     8b6:	41 09       	sbc	r20, r1
     8b8:	51 09       	sbc	r21, r1
     8ba:	c9 01       	movw	r24, r18
     8bc:	1f 91       	pop	r17
     8be:	0f 91       	pop	r16
     8c0:	ff 90       	pop	r15
     8c2:	ef 90       	pop	r14
     8c4:	08 95       	ret

000008c6 <__pack_f>:
     8c6:	df 92       	push	r13
     8c8:	ef 92       	push	r14
     8ca:	ff 92       	push	r15
     8cc:	0f 93       	push	r16
     8ce:	1f 93       	push	r17
     8d0:	fc 01       	movw	r30, r24
     8d2:	e4 80       	ldd	r14, Z+4	; 0x04
     8d4:	f5 80       	ldd	r15, Z+5	; 0x05
     8d6:	06 81       	ldd	r16, Z+6	; 0x06
     8d8:	17 81       	ldd	r17, Z+7	; 0x07
     8da:	d1 80       	ldd	r13, Z+1	; 0x01
     8dc:	80 81       	ld	r24, Z
     8de:	82 30       	cpi	r24, 0x02	; 2
     8e0:	48 f4       	brcc	.+18     	; 0x8f4 <__pack_f+0x2e>
     8e2:	80 e0       	ldi	r24, 0x00	; 0
     8e4:	90 e0       	ldi	r25, 0x00	; 0
     8e6:	a0 e1       	ldi	r26, 0x10	; 16
     8e8:	b0 e0       	ldi	r27, 0x00	; 0
     8ea:	e8 2a       	or	r14, r24
     8ec:	f9 2a       	or	r15, r25
     8ee:	0a 2b       	or	r16, r26
     8f0:	1b 2b       	or	r17, r27
     8f2:	a5 c0       	rjmp	.+330    	; 0xa3e <__pack_f+0x178>
     8f4:	84 30       	cpi	r24, 0x04	; 4
     8f6:	09 f4       	brne	.+2      	; 0x8fa <__pack_f+0x34>
     8f8:	9f c0       	rjmp	.+318    	; 0xa38 <__pack_f+0x172>
     8fa:	82 30       	cpi	r24, 0x02	; 2
     8fc:	21 f4       	brne	.+8      	; 0x906 <__pack_f+0x40>
     8fe:	ee 24       	eor	r14, r14
     900:	ff 24       	eor	r15, r15
     902:	87 01       	movw	r16, r14
     904:	05 c0       	rjmp	.+10     	; 0x910 <__pack_f+0x4a>
     906:	e1 14       	cp	r14, r1
     908:	f1 04       	cpc	r15, r1
     90a:	01 05       	cpc	r16, r1
     90c:	11 05       	cpc	r17, r1
     90e:	19 f4       	brne	.+6      	; 0x916 <__pack_f+0x50>
     910:	e0 e0       	ldi	r30, 0x00	; 0
     912:	f0 e0       	ldi	r31, 0x00	; 0
     914:	96 c0       	rjmp	.+300    	; 0xa42 <__pack_f+0x17c>
     916:	62 81       	ldd	r22, Z+2	; 0x02
     918:	73 81       	ldd	r23, Z+3	; 0x03
     91a:	9f ef       	ldi	r25, 0xFF	; 255
     91c:	62 38       	cpi	r22, 0x82	; 130
     91e:	79 07       	cpc	r23, r25
     920:	0c f0       	brlt	.+2      	; 0x924 <__pack_f+0x5e>
     922:	5b c0       	rjmp	.+182    	; 0x9da <__pack_f+0x114>
     924:	22 e8       	ldi	r18, 0x82	; 130
     926:	3f ef       	ldi	r19, 0xFF	; 255
     928:	26 1b       	sub	r18, r22
     92a:	37 0b       	sbc	r19, r23
     92c:	2a 31       	cpi	r18, 0x1A	; 26
     92e:	31 05       	cpc	r19, r1
     930:	2c f0       	brlt	.+10     	; 0x93c <__pack_f+0x76>
     932:	20 e0       	ldi	r18, 0x00	; 0
     934:	30 e0       	ldi	r19, 0x00	; 0
     936:	40 e0       	ldi	r20, 0x00	; 0
     938:	50 e0       	ldi	r21, 0x00	; 0
     93a:	2a c0       	rjmp	.+84     	; 0x990 <__pack_f+0xca>
     93c:	b8 01       	movw	r22, r16
     93e:	a7 01       	movw	r20, r14
     940:	02 2e       	mov	r0, r18
     942:	04 c0       	rjmp	.+8      	; 0x94c <__pack_f+0x86>
     944:	76 95       	lsr	r23
     946:	67 95       	ror	r22
     948:	57 95       	ror	r21
     94a:	47 95       	ror	r20
     94c:	0a 94       	dec	r0
     94e:	d2 f7       	brpl	.-12     	; 0x944 <__pack_f+0x7e>
     950:	81 e0       	ldi	r24, 0x01	; 1
     952:	90 e0       	ldi	r25, 0x00	; 0
     954:	a0 e0       	ldi	r26, 0x00	; 0
     956:	b0 e0       	ldi	r27, 0x00	; 0
     958:	04 c0       	rjmp	.+8      	; 0x962 <__pack_f+0x9c>
     95a:	88 0f       	add	r24, r24
     95c:	99 1f       	adc	r25, r25
     95e:	aa 1f       	adc	r26, r26
     960:	bb 1f       	adc	r27, r27
     962:	2a 95       	dec	r18
     964:	d2 f7       	brpl	.-12     	; 0x95a <__pack_f+0x94>
     966:	01 97       	sbiw	r24, 0x01	; 1
     968:	a1 09       	sbc	r26, r1
     96a:	b1 09       	sbc	r27, r1
     96c:	8e 21       	and	r24, r14
     96e:	9f 21       	and	r25, r15
     970:	a0 23       	and	r26, r16
     972:	b1 23       	and	r27, r17
     974:	00 97       	sbiw	r24, 0x00	; 0
     976:	a1 05       	cpc	r26, r1
     978:	b1 05       	cpc	r27, r1
     97a:	21 f0       	breq	.+8      	; 0x984 <__pack_f+0xbe>
     97c:	81 e0       	ldi	r24, 0x01	; 1
     97e:	90 e0       	ldi	r25, 0x00	; 0
     980:	a0 e0       	ldi	r26, 0x00	; 0
     982:	b0 e0       	ldi	r27, 0x00	; 0
     984:	9a 01       	movw	r18, r20
     986:	ab 01       	movw	r20, r22
     988:	28 2b       	or	r18, r24
     98a:	39 2b       	or	r19, r25
     98c:	4a 2b       	or	r20, r26
     98e:	5b 2b       	or	r21, r27
     990:	da 01       	movw	r26, r20
     992:	c9 01       	movw	r24, r18
     994:	8f 77       	andi	r24, 0x7F	; 127
     996:	90 70       	andi	r25, 0x00	; 0
     998:	a0 70       	andi	r26, 0x00	; 0
     99a:	b0 70       	andi	r27, 0x00	; 0
     99c:	80 34       	cpi	r24, 0x40	; 64
     99e:	91 05       	cpc	r25, r1
     9a0:	a1 05       	cpc	r26, r1
     9a2:	b1 05       	cpc	r27, r1
     9a4:	39 f4       	brne	.+14     	; 0x9b4 <__pack_f+0xee>
     9a6:	27 ff       	sbrs	r18, 7
     9a8:	09 c0       	rjmp	.+18     	; 0x9bc <__pack_f+0xf6>
     9aa:	20 5c       	subi	r18, 0xC0	; 192
     9ac:	3f 4f       	sbci	r19, 0xFF	; 255
     9ae:	4f 4f       	sbci	r20, 0xFF	; 255
     9b0:	5f 4f       	sbci	r21, 0xFF	; 255
     9b2:	04 c0       	rjmp	.+8      	; 0x9bc <__pack_f+0xf6>
     9b4:	21 5c       	subi	r18, 0xC1	; 193
     9b6:	3f 4f       	sbci	r19, 0xFF	; 255
     9b8:	4f 4f       	sbci	r20, 0xFF	; 255
     9ba:	5f 4f       	sbci	r21, 0xFF	; 255
     9bc:	e0 e0       	ldi	r30, 0x00	; 0
     9be:	f0 e0       	ldi	r31, 0x00	; 0
     9c0:	20 30       	cpi	r18, 0x00	; 0
     9c2:	a0 e0       	ldi	r26, 0x00	; 0
     9c4:	3a 07       	cpc	r19, r26
     9c6:	a0 e0       	ldi	r26, 0x00	; 0
     9c8:	4a 07       	cpc	r20, r26
     9ca:	a0 e4       	ldi	r26, 0x40	; 64
     9cc:	5a 07       	cpc	r21, r26
     9ce:	10 f0       	brcs	.+4      	; 0x9d4 <__pack_f+0x10e>
     9d0:	e1 e0       	ldi	r30, 0x01	; 1
     9d2:	f0 e0       	ldi	r31, 0x00	; 0
     9d4:	79 01       	movw	r14, r18
     9d6:	8a 01       	movw	r16, r20
     9d8:	27 c0       	rjmp	.+78     	; 0xa28 <__pack_f+0x162>
     9da:	60 38       	cpi	r22, 0x80	; 128
     9dc:	71 05       	cpc	r23, r1
     9de:	64 f5       	brge	.+88     	; 0xa38 <__pack_f+0x172>
     9e0:	fb 01       	movw	r30, r22
     9e2:	e1 58       	subi	r30, 0x81	; 129
     9e4:	ff 4f       	sbci	r31, 0xFF	; 255
     9e6:	d8 01       	movw	r26, r16
     9e8:	c7 01       	movw	r24, r14
     9ea:	8f 77       	andi	r24, 0x7F	; 127
     9ec:	90 70       	andi	r25, 0x00	; 0
     9ee:	a0 70       	andi	r26, 0x00	; 0
     9f0:	b0 70       	andi	r27, 0x00	; 0
     9f2:	80 34       	cpi	r24, 0x40	; 64
     9f4:	91 05       	cpc	r25, r1
     9f6:	a1 05       	cpc	r26, r1
     9f8:	b1 05       	cpc	r27, r1
     9fa:	39 f4       	brne	.+14     	; 0xa0a <__pack_f+0x144>
     9fc:	e7 fe       	sbrs	r14, 7
     9fe:	0d c0       	rjmp	.+26     	; 0xa1a <__pack_f+0x154>
     a00:	80 e4       	ldi	r24, 0x40	; 64
     a02:	90 e0       	ldi	r25, 0x00	; 0
     a04:	a0 e0       	ldi	r26, 0x00	; 0
     a06:	b0 e0       	ldi	r27, 0x00	; 0
     a08:	04 c0       	rjmp	.+8      	; 0xa12 <__pack_f+0x14c>
     a0a:	8f e3       	ldi	r24, 0x3F	; 63
     a0c:	90 e0       	ldi	r25, 0x00	; 0
     a0e:	a0 e0       	ldi	r26, 0x00	; 0
     a10:	b0 e0       	ldi	r27, 0x00	; 0
     a12:	e8 0e       	add	r14, r24
     a14:	f9 1e       	adc	r15, r25
     a16:	0a 1f       	adc	r16, r26
     a18:	1b 1f       	adc	r17, r27
     a1a:	17 ff       	sbrs	r17, 7
     a1c:	05 c0       	rjmp	.+10     	; 0xa28 <__pack_f+0x162>
     a1e:	16 95       	lsr	r17
     a20:	07 95       	ror	r16
     a22:	f7 94       	ror	r15
     a24:	e7 94       	ror	r14
     a26:	31 96       	adiw	r30, 0x01	; 1
     a28:	87 e0       	ldi	r24, 0x07	; 7
     a2a:	16 95       	lsr	r17
     a2c:	07 95       	ror	r16
     a2e:	f7 94       	ror	r15
     a30:	e7 94       	ror	r14
     a32:	8a 95       	dec	r24
     a34:	d1 f7       	brne	.-12     	; 0xa2a <__pack_f+0x164>
     a36:	05 c0       	rjmp	.+10     	; 0xa42 <__pack_f+0x17c>
     a38:	ee 24       	eor	r14, r14
     a3a:	ff 24       	eor	r15, r15
     a3c:	87 01       	movw	r16, r14
     a3e:	ef ef       	ldi	r30, 0xFF	; 255
     a40:	f0 e0       	ldi	r31, 0x00	; 0
     a42:	6e 2f       	mov	r22, r30
     a44:	67 95       	ror	r22
     a46:	66 27       	eor	r22, r22
     a48:	67 95       	ror	r22
     a4a:	90 2f       	mov	r25, r16
     a4c:	9f 77       	andi	r25, 0x7F	; 127
     a4e:	d7 94       	ror	r13
     a50:	dd 24       	eor	r13, r13
     a52:	d7 94       	ror	r13
     a54:	8e 2f       	mov	r24, r30
     a56:	86 95       	lsr	r24
     a58:	49 2f       	mov	r20, r25
     a5a:	46 2b       	or	r20, r22
     a5c:	58 2f       	mov	r21, r24
     a5e:	5d 29       	or	r21, r13
     a60:	b7 01       	movw	r22, r14
     a62:	ca 01       	movw	r24, r20
     a64:	1f 91       	pop	r17
     a66:	0f 91       	pop	r16
     a68:	ff 90       	pop	r15
     a6a:	ef 90       	pop	r14
     a6c:	df 90       	pop	r13
     a6e:	08 95       	ret

00000a70 <__unpack_f>:
     a70:	fc 01       	movw	r30, r24
     a72:	db 01       	movw	r26, r22
     a74:	40 81       	ld	r20, Z
     a76:	51 81       	ldd	r21, Z+1	; 0x01
     a78:	22 81       	ldd	r18, Z+2	; 0x02
     a7a:	62 2f       	mov	r22, r18
     a7c:	6f 77       	andi	r22, 0x7F	; 127
     a7e:	70 e0       	ldi	r23, 0x00	; 0
     a80:	22 1f       	adc	r18, r18
     a82:	22 27       	eor	r18, r18
     a84:	22 1f       	adc	r18, r18
     a86:	93 81       	ldd	r25, Z+3	; 0x03
     a88:	89 2f       	mov	r24, r25
     a8a:	88 0f       	add	r24, r24
     a8c:	82 2b       	or	r24, r18
     a8e:	28 2f       	mov	r18, r24
     a90:	30 e0       	ldi	r19, 0x00	; 0
     a92:	99 1f       	adc	r25, r25
     a94:	99 27       	eor	r25, r25
     a96:	99 1f       	adc	r25, r25
     a98:	11 96       	adiw	r26, 0x01	; 1
     a9a:	9c 93       	st	X, r25
     a9c:	11 97       	sbiw	r26, 0x01	; 1
     a9e:	21 15       	cp	r18, r1
     aa0:	31 05       	cpc	r19, r1
     aa2:	a9 f5       	brne	.+106    	; 0xb0e <__unpack_f+0x9e>
     aa4:	41 15       	cp	r20, r1
     aa6:	51 05       	cpc	r21, r1
     aa8:	61 05       	cpc	r22, r1
     aaa:	71 05       	cpc	r23, r1
     aac:	11 f4       	brne	.+4      	; 0xab2 <__unpack_f+0x42>
     aae:	82 e0       	ldi	r24, 0x02	; 2
     ab0:	37 c0       	rjmp	.+110    	; 0xb20 <__unpack_f+0xb0>
     ab2:	82 e8       	ldi	r24, 0x82	; 130
     ab4:	9f ef       	ldi	r25, 0xFF	; 255
     ab6:	13 96       	adiw	r26, 0x03	; 3
     ab8:	9c 93       	st	X, r25
     aba:	8e 93       	st	-X, r24
     abc:	12 97       	sbiw	r26, 0x02	; 2
     abe:	9a 01       	movw	r18, r20
     ac0:	ab 01       	movw	r20, r22
     ac2:	67 e0       	ldi	r22, 0x07	; 7
     ac4:	22 0f       	add	r18, r18
     ac6:	33 1f       	adc	r19, r19
     ac8:	44 1f       	adc	r20, r20
     aca:	55 1f       	adc	r21, r21
     acc:	6a 95       	dec	r22
     ace:	d1 f7       	brne	.-12     	; 0xac4 <__unpack_f+0x54>
     ad0:	83 e0       	ldi	r24, 0x03	; 3
     ad2:	8c 93       	st	X, r24
     ad4:	0d c0       	rjmp	.+26     	; 0xaf0 <__unpack_f+0x80>
     ad6:	22 0f       	add	r18, r18
     ad8:	33 1f       	adc	r19, r19
     ada:	44 1f       	adc	r20, r20
     adc:	55 1f       	adc	r21, r21
     ade:	12 96       	adiw	r26, 0x02	; 2
     ae0:	8d 91       	ld	r24, X+
     ae2:	9c 91       	ld	r25, X
     ae4:	13 97       	sbiw	r26, 0x03	; 3
     ae6:	01 97       	sbiw	r24, 0x01	; 1
     ae8:	13 96       	adiw	r26, 0x03	; 3
     aea:	9c 93       	st	X, r25
     aec:	8e 93       	st	-X, r24
     aee:	12 97       	sbiw	r26, 0x02	; 2
     af0:	20 30       	cpi	r18, 0x00	; 0
     af2:	80 e0       	ldi	r24, 0x00	; 0
     af4:	38 07       	cpc	r19, r24
     af6:	80 e0       	ldi	r24, 0x00	; 0
     af8:	48 07       	cpc	r20, r24
     afa:	80 e4       	ldi	r24, 0x40	; 64
     afc:	58 07       	cpc	r21, r24
     afe:	58 f3       	brcs	.-42     	; 0xad6 <__unpack_f+0x66>
     b00:	14 96       	adiw	r26, 0x04	; 4
     b02:	2d 93       	st	X+, r18
     b04:	3d 93       	st	X+, r19
     b06:	4d 93       	st	X+, r20
     b08:	5c 93       	st	X, r21
     b0a:	17 97       	sbiw	r26, 0x07	; 7
     b0c:	08 95       	ret
     b0e:	2f 3f       	cpi	r18, 0xFF	; 255
     b10:	31 05       	cpc	r19, r1
     b12:	79 f4       	brne	.+30     	; 0xb32 <__unpack_f+0xc2>
     b14:	41 15       	cp	r20, r1
     b16:	51 05       	cpc	r21, r1
     b18:	61 05       	cpc	r22, r1
     b1a:	71 05       	cpc	r23, r1
     b1c:	19 f4       	brne	.+6      	; 0xb24 <__unpack_f+0xb4>
     b1e:	84 e0       	ldi	r24, 0x04	; 4
     b20:	8c 93       	st	X, r24
     b22:	08 95       	ret
     b24:	64 ff       	sbrs	r22, 4
     b26:	03 c0       	rjmp	.+6      	; 0xb2e <__unpack_f+0xbe>
     b28:	81 e0       	ldi	r24, 0x01	; 1
     b2a:	8c 93       	st	X, r24
     b2c:	12 c0       	rjmp	.+36     	; 0xb52 <__unpack_f+0xe2>
     b2e:	1c 92       	st	X, r1
     b30:	10 c0       	rjmp	.+32     	; 0xb52 <__unpack_f+0xe2>
     b32:	2f 57       	subi	r18, 0x7F	; 127
     b34:	30 40       	sbci	r19, 0x00	; 0
     b36:	13 96       	adiw	r26, 0x03	; 3
     b38:	3c 93       	st	X, r19
     b3a:	2e 93       	st	-X, r18
     b3c:	12 97       	sbiw	r26, 0x02	; 2
     b3e:	83 e0       	ldi	r24, 0x03	; 3
     b40:	8c 93       	st	X, r24
     b42:	87 e0       	ldi	r24, 0x07	; 7
     b44:	44 0f       	add	r20, r20
     b46:	55 1f       	adc	r21, r21
     b48:	66 1f       	adc	r22, r22
     b4a:	77 1f       	adc	r23, r23
     b4c:	8a 95       	dec	r24
     b4e:	d1 f7       	brne	.-12     	; 0xb44 <__unpack_f+0xd4>
     b50:	70 64       	ori	r23, 0x40	; 64
     b52:	14 96       	adiw	r26, 0x04	; 4
     b54:	4d 93       	st	X+, r20
     b56:	5d 93       	st	X+, r21
     b58:	6d 93       	st	X+, r22
     b5a:	7c 93       	st	X, r23
     b5c:	17 97       	sbiw	r26, 0x07	; 7
     b5e:	08 95       	ret

00000b60 <__fpcmp_parts_f>:
     b60:	1f 93       	push	r17
     b62:	dc 01       	movw	r26, r24
     b64:	fb 01       	movw	r30, r22
     b66:	9c 91       	ld	r25, X
     b68:	92 30       	cpi	r25, 0x02	; 2
     b6a:	08 f4       	brcc	.+2      	; 0xb6e <__fpcmp_parts_f+0xe>
     b6c:	47 c0       	rjmp	.+142    	; 0xbfc <__fpcmp_parts_f+0x9c>
     b6e:	80 81       	ld	r24, Z
     b70:	82 30       	cpi	r24, 0x02	; 2
     b72:	08 f4       	brcc	.+2      	; 0xb76 <__fpcmp_parts_f+0x16>
     b74:	43 c0       	rjmp	.+134    	; 0xbfc <__fpcmp_parts_f+0x9c>
     b76:	94 30       	cpi	r25, 0x04	; 4
     b78:	51 f4       	brne	.+20     	; 0xb8e <__fpcmp_parts_f+0x2e>
     b7a:	11 96       	adiw	r26, 0x01	; 1
     b7c:	1c 91       	ld	r17, X
     b7e:	84 30       	cpi	r24, 0x04	; 4
     b80:	99 f5       	brne	.+102    	; 0xbe8 <__fpcmp_parts_f+0x88>
     b82:	81 81       	ldd	r24, Z+1	; 0x01
     b84:	68 2f       	mov	r22, r24
     b86:	70 e0       	ldi	r23, 0x00	; 0
     b88:	61 1b       	sub	r22, r17
     b8a:	71 09       	sbc	r23, r1
     b8c:	3f c0       	rjmp	.+126    	; 0xc0c <__fpcmp_parts_f+0xac>
     b8e:	84 30       	cpi	r24, 0x04	; 4
     b90:	21 f0       	breq	.+8      	; 0xb9a <__fpcmp_parts_f+0x3a>
     b92:	92 30       	cpi	r25, 0x02	; 2
     b94:	31 f4       	brne	.+12     	; 0xba2 <__fpcmp_parts_f+0x42>
     b96:	82 30       	cpi	r24, 0x02	; 2
     b98:	b9 f1       	breq	.+110    	; 0xc08 <__fpcmp_parts_f+0xa8>
     b9a:	81 81       	ldd	r24, Z+1	; 0x01
     b9c:	88 23       	and	r24, r24
     b9e:	89 f1       	breq	.+98     	; 0xc02 <__fpcmp_parts_f+0xa2>
     ba0:	2d c0       	rjmp	.+90     	; 0xbfc <__fpcmp_parts_f+0x9c>
     ba2:	11 96       	adiw	r26, 0x01	; 1
     ba4:	1c 91       	ld	r17, X
     ba6:	11 97       	sbiw	r26, 0x01	; 1
     ba8:	82 30       	cpi	r24, 0x02	; 2
     baa:	f1 f0       	breq	.+60     	; 0xbe8 <__fpcmp_parts_f+0x88>
     bac:	81 81       	ldd	r24, Z+1	; 0x01
     bae:	18 17       	cp	r17, r24
     bb0:	d9 f4       	brne	.+54     	; 0xbe8 <__fpcmp_parts_f+0x88>
     bb2:	12 96       	adiw	r26, 0x02	; 2
     bb4:	2d 91       	ld	r18, X+
     bb6:	3c 91       	ld	r19, X
     bb8:	13 97       	sbiw	r26, 0x03	; 3
     bba:	82 81       	ldd	r24, Z+2	; 0x02
     bbc:	93 81       	ldd	r25, Z+3	; 0x03
     bbe:	82 17       	cp	r24, r18
     bc0:	93 07       	cpc	r25, r19
     bc2:	94 f0       	brlt	.+36     	; 0xbe8 <__fpcmp_parts_f+0x88>
     bc4:	28 17       	cp	r18, r24
     bc6:	39 07       	cpc	r19, r25
     bc8:	bc f0       	brlt	.+46     	; 0xbf8 <__fpcmp_parts_f+0x98>
     bca:	14 96       	adiw	r26, 0x04	; 4
     bcc:	8d 91       	ld	r24, X+
     bce:	9d 91       	ld	r25, X+
     bd0:	0d 90       	ld	r0, X+
     bd2:	bc 91       	ld	r27, X
     bd4:	a0 2d       	mov	r26, r0
     bd6:	24 81       	ldd	r18, Z+4	; 0x04
     bd8:	35 81       	ldd	r19, Z+5	; 0x05
     bda:	46 81       	ldd	r20, Z+6	; 0x06
     bdc:	57 81       	ldd	r21, Z+7	; 0x07
     bde:	28 17       	cp	r18, r24
     be0:	39 07       	cpc	r19, r25
     be2:	4a 07       	cpc	r20, r26
     be4:	5b 07       	cpc	r21, r27
     be6:	18 f4       	brcc	.+6      	; 0xbee <__fpcmp_parts_f+0x8e>
     be8:	11 23       	and	r17, r17
     bea:	41 f0       	breq	.+16     	; 0xbfc <__fpcmp_parts_f+0x9c>
     bec:	0a c0       	rjmp	.+20     	; 0xc02 <__fpcmp_parts_f+0xa2>
     bee:	82 17       	cp	r24, r18
     bf0:	93 07       	cpc	r25, r19
     bf2:	a4 07       	cpc	r26, r20
     bf4:	b5 07       	cpc	r27, r21
     bf6:	40 f4       	brcc	.+16     	; 0xc08 <__fpcmp_parts_f+0xa8>
     bf8:	11 23       	and	r17, r17
     bfa:	19 f0       	breq	.+6      	; 0xc02 <__fpcmp_parts_f+0xa2>
     bfc:	61 e0       	ldi	r22, 0x01	; 1
     bfe:	70 e0       	ldi	r23, 0x00	; 0
     c00:	05 c0       	rjmp	.+10     	; 0xc0c <__fpcmp_parts_f+0xac>
     c02:	6f ef       	ldi	r22, 0xFF	; 255
     c04:	7f ef       	ldi	r23, 0xFF	; 255
     c06:	02 c0       	rjmp	.+4      	; 0xc0c <__fpcmp_parts_f+0xac>
     c08:	60 e0       	ldi	r22, 0x00	; 0
     c0a:	70 e0       	ldi	r23, 0x00	; 0
     c0c:	cb 01       	movw	r24, r22
     c0e:	1f 91       	pop	r17
     c10:	08 95       	ret

00000c12 <__vector_25>:
#include "uart.h"

/* Global variables to hold the address of the call back function in the application */
static volatile void (*int_callBackPtr)(void) = NULL_PTR;

ISR(USART0_RX_vect){
     c12:	1f 92       	push	r1
     c14:	0f 92       	push	r0
     c16:	0f b6       	in	r0, 0x3f	; 63
     c18:	0f 92       	push	r0
     c1a:	00 90 5b 00 	lds	r0, 0x005B
     c1e:	0f 92       	push	r0
     c20:	11 24       	eor	r1, r1
     c22:	2f 93       	push	r18
     c24:	3f 93       	push	r19
     c26:	4f 93       	push	r20
     c28:	5f 93       	push	r21
     c2a:	6f 93       	push	r22
     c2c:	7f 93       	push	r23
     c2e:	8f 93       	push	r24
     c30:	9f 93       	push	r25
     c32:	af 93       	push	r26
     c34:	bf 93       	push	r27
     c36:	ef 93       	push	r30
     c38:	ff 93       	push	r31
     c3a:	df 93       	push	r29
     c3c:	cf 93       	push	r28
     c3e:	cd b7       	in	r28, 0x3d	; 61
     c40:	de b7       	in	r29, 0x3e	; 62
	if(int_callBackPtr != NULL_PTR)
     c42:	80 91 38 03 	lds	r24, 0x0338
     c46:	90 91 39 03 	lds	r25, 0x0339
     c4a:	00 97       	sbiw	r24, 0x00	; 0
     c4c:	29 f0       	breq	.+10     	; 0xc58 <__vector_25+0x46>
	{
		/* Call the Call Back function in the application after the edge is detected */
		(*int_callBackPtr)();
     c4e:	e0 91 38 03 	lds	r30, 0x0338
     c52:	f0 91 39 03 	lds	r31, 0x0339
     c56:	19 95       	eicall
	}
}
     c58:	cf 91       	pop	r28
     c5a:	df 91       	pop	r29
     c5c:	ff 91       	pop	r31
     c5e:	ef 91       	pop	r30
     c60:	bf 91       	pop	r27
     c62:	af 91       	pop	r26
     c64:	9f 91       	pop	r25
     c66:	8f 91       	pop	r24
     c68:	7f 91       	pop	r23
     c6a:	6f 91       	pop	r22
     c6c:	5f 91       	pop	r21
     c6e:	4f 91       	pop	r20
     c70:	3f 91       	pop	r19
     c72:	2f 91       	pop	r18
     c74:	0f 90       	pop	r0
     c76:	00 92 5b 00 	sts	0x005B, r0
     c7a:	0f 90       	pop	r0
     c7c:	0f be       	out	0x3f, r0	; 63
     c7e:	0f 90       	pop	r0
     c80:	1f 90       	pop	r1
     c82:	18 95       	reti

00000c84 <USART_INT_EN>:

void USART_INT_EN(){
     c84:	df 93       	push	r29
     c86:	cf 93       	push	r28
     c88:	cd b7       	in	r28, 0x3d	; 61
     c8a:	de b7       	in	r29, 0x3e	; 62
	UCSR0B |= (1 << RXCIE0); //recieve data interrupt, makes sure we don't loose data
     c8c:	a1 ec       	ldi	r26, 0xC1	; 193
     c8e:	b0 e0       	ldi	r27, 0x00	; 0
     c90:	e1 ec       	ldi	r30, 0xC1	; 193
     c92:	f0 e0       	ldi	r31, 0x00	; 0
     c94:	80 81       	ld	r24, Z
     c96:	80 68       	ori	r24, 0x80	; 128
     c98:	8c 93       	st	X, r24
}
     c9a:	cf 91       	pop	r28
     c9c:	df 91       	pop	r29
     c9e:	08 95       	ret

00000ca0 <USART_INT_DIS>:
void USART_INT_DIS(){
     ca0:	df 93       	push	r29
     ca2:	cf 93       	push	r28
     ca4:	cd b7       	in	r28, 0x3d	; 61
     ca6:	de b7       	in	r29, 0x3e	; 62
	UCSR0B &= ~(1 << RXCIE0); //recieve data interrupt, makes sure we don't loose data
     ca8:	a1 ec       	ldi	r26, 0xC1	; 193
     caa:	b0 e0       	ldi	r27, 0x00	; 0
     cac:	e1 ec       	ldi	r30, 0xC1	; 193
     cae:	f0 e0       	ldi	r31, 0x00	; 0
     cb0:	80 81       	ld	r24, Z
     cb2:	8f 77       	andi	r24, 0x7F	; 127
     cb4:	8c 93       	st	X, r24
}
     cb6:	cf 91       	pop	r28
     cb8:	df 91       	pop	r29
     cba:	08 95       	ret

00000cbc <uart_start>:
void uart_start(void) {
     cbc:	df 93       	push	r29
     cbe:	cf 93       	push	r28
     cc0:	cd b7       	in	r28, 0x3d	; 61
     cc2:	de b7       	in	r29, 0x3e	; 62
  UCSR0B |= (1 << RXEN0) | (1 << TXEN0); //transmit side of hardware
     cc4:	a1 ec       	ldi	r26, 0xC1	; 193
     cc6:	b0 e0       	ldi	r27, 0x00	; 0
     cc8:	e1 ec       	ldi	r30, 0xC1	; 193
     cca:	f0 e0       	ldi	r31, 0x00	; 0
     ccc:	80 81       	ld	r24, Z
     cce:	88 61       	ori	r24, 0x18	; 24
     cd0:	8c 93       	st	X, r24
  UCSR0C |= (1 << UCSZ00) | (1 << UCSZ01); //receive side of hardware
     cd2:	a2 ec       	ldi	r26, 0xC2	; 194
     cd4:	b0 e0       	ldi	r27, 0x00	; 0
     cd6:	e2 ec       	ldi	r30, 0xC2	; 194
     cd8:	f0 e0       	ldi	r31, 0x00	; 0
     cda:	80 81       	ld	r24, Z
     cdc:	86 60       	ori	r24, 0x06	; 6
     cde:	8c 93       	st	X, r24

  UBRR0L = BAUD_PRESCALE; //set the baud to 9600, have to split it into the two registers
     ce0:	e4 ec       	ldi	r30, 0xC4	; 196
     ce2:	f0 e0       	ldi	r31, 0x00	; 0
     ce4:	83 e3       	ldi	r24, 0x33	; 51
     ce6:	80 83       	st	Z, r24
  UBRR0H = (BAUD_PRESCALE >> 8); //high end of baud register
     ce8:	e5 ec       	ldi	r30, 0xC5	; 197
     cea:	f0 e0       	ldi	r31, 0x00	; 0
     cec:	10 82       	st	Z, r1

  USART_INT_DIS();
     cee:	0e 94 50 06 	call	0xca0	; 0xca0 <USART_INT_DIS>

  #if DEBUG
    uart_sendstr("0x04 - UART is up...");
  #endif
}
     cf2:	cf 91       	pop	r28
     cf4:	df 91       	pop	r29
     cf6:	08 95       	ret

00000cf8 <uart_sendint>:

void uart_sendint(uint8_t data) {
     cf8:	df 93       	push	r29
     cfa:	cf 93       	push	r28
     cfc:	0f 92       	push	r0
     cfe:	cd b7       	in	r28, 0x3d	; 61
     d00:	de b7       	in	r29, 0x3e	; 62
     d02:	89 83       	std	Y+1, r24	; 0x01
    /*
    Use this to send a 8bit long piece of data
    */
    while ((UCSR0A & (1 << UDRE0)) == 0);//make sure the data register is cleared
     d04:	e0 ec       	ldi	r30, 0xC0	; 192
     d06:	f0 e0       	ldi	r31, 0x00	; 0
     d08:	80 81       	ld	r24, Z
     d0a:	88 2f       	mov	r24, r24
     d0c:	90 e0       	ldi	r25, 0x00	; 0
     d0e:	80 72       	andi	r24, 0x20	; 32
     d10:	90 70       	andi	r25, 0x00	; 0
     d12:	00 97       	sbiw	r24, 0x00	; 0
     d14:	b9 f3       	breq	.-18     	; 0xd04 <uart_sendint+0xc>
    UDR0 = data; //send the data
     d16:	e6 ec       	ldi	r30, 0xC6	; 198
     d18:	f0 e0       	ldi	r31, 0x00	; 0
     d1a:	89 81       	ldd	r24, Y+1	; 0x01
     d1c:	80 83       	st	Z, r24
    while ((UCSR0A & (1 << UDRE0)) == 0);//make sure the data register is cleared
     d1e:	e0 ec       	ldi	r30, 0xC0	; 192
     d20:	f0 e0       	ldi	r31, 0x00	; 0
     d22:	80 81       	ld	r24, Z
     d24:	88 2f       	mov	r24, r24
     d26:	90 e0       	ldi	r25, 0x00	; 0
     d28:	80 72       	andi	r24, 0x20	; 32
     d2a:	90 70       	andi	r25, 0x00	; 0
     d2c:	00 97       	sbiw	r24, 0x00	; 0
     d2e:	b9 f3       	breq	.-18     	; 0xd1e <uart_sendint+0x26>
    UDR0 = '\r';//send a new line just to be sure
     d30:	e6 ec       	ldi	r30, 0xC6	; 198
     d32:	f0 e0       	ldi	r31, 0x00	; 0
     d34:	8d e0       	ldi	r24, 0x0D	; 13
     d36:	80 83       	st	Z, r24
}
     d38:	0f 90       	pop	r0
     d3a:	cf 91       	pop	r28
     d3c:	df 91       	pop	r29
     d3e:	08 95       	ret

00000d40 <uart_sendint16>:

void uart_sendint16(uint16_t data) {
     d40:	df 93       	push	r29
     d42:	cf 93       	push	r28
     d44:	0f 92       	push	r0
     d46:	0f 92       	push	r0
     d48:	cd b7       	in	r28, 0x3d	; 61
     d4a:	de b7       	in	r29, 0x3e	; 62
     d4c:	9a 83       	std	Y+2, r25	; 0x02
     d4e:	89 83       	std	Y+1, r24	; 0x01
    /*
    Use this to send a 16bit long piece of data
    */
    while ((UCSR0A & (1 << UDRE0)) == 0);//make sure the data register is cleared
     d50:	e0 ec       	ldi	r30, 0xC0	; 192
     d52:	f0 e0       	ldi	r31, 0x00	; 0
     d54:	80 81       	ld	r24, Z
     d56:	88 2f       	mov	r24, r24
     d58:	90 e0       	ldi	r25, 0x00	; 0
     d5a:	80 72       	andi	r24, 0x20	; 32
     d5c:	90 70       	andi	r25, 0x00	; 0
     d5e:	00 97       	sbiw	r24, 0x00	; 0
     d60:	b9 f3       	breq	.-18     	; 0xd50 <uart_sendint16+0x10>
    UDR0 = data;//send the lower bits
     d62:	e6 ec       	ldi	r30, 0xC6	; 198
     d64:	f0 e0       	ldi	r31, 0x00	; 0
     d66:	89 81       	ldd	r24, Y+1	; 0x01
     d68:	80 83       	st	Z, r24
    while ((UCSR0A & (1 << UDRE0)) == 0);//make sure the data register is cleared
     d6a:	e0 ec       	ldi	r30, 0xC0	; 192
     d6c:	f0 e0       	ldi	r31, 0x00	; 0
     d6e:	80 81       	ld	r24, Z
     d70:	88 2f       	mov	r24, r24
     d72:	90 e0       	ldi	r25, 0x00	; 0
     d74:	80 72       	andi	r24, 0x20	; 32
     d76:	90 70       	andi	r25, 0x00	; 0
     d78:	00 97       	sbiw	r24, 0x00	; 0
     d7a:	b9 f3       	breq	.-18     	; 0xd6a <uart_sendint16+0x2a>
    UDR0 = (data >> 8); //send the higher bits
     d7c:	e6 ec       	ldi	r30, 0xC6	; 198
     d7e:	f0 e0       	ldi	r31, 0x00	; 0
     d80:	89 81       	ldd	r24, Y+1	; 0x01
     d82:	9a 81       	ldd	r25, Y+2	; 0x02
     d84:	89 2f       	mov	r24, r25
     d86:	99 27       	eor	r25, r25
     d88:	80 83       	st	Z, r24
    while ((UCSR0A & (1 << UDRE0)) == 0);//make sure the data register is cleared
     d8a:	e0 ec       	ldi	r30, 0xC0	; 192
     d8c:	f0 e0       	ldi	r31, 0x00	; 0
     d8e:	80 81       	ld	r24, Z
     d90:	88 2f       	mov	r24, r24
     d92:	90 e0       	ldi	r25, 0x00	; 0
     d94:	80 72       	andi	r24, 0x20	; 32
     d96:	90 70       	andi	r25, 0x00	; 0
     d98:	00 97       	sbiw	r24, 0x00	; 0
     d9a:	b9 f3       	breq	.-18     	; 0xd8a <uart_sendint16+0x4a>
    UDR0 = '\n';//send a new line just to be sure
     d9c:	e6 ec       	ldi	r30, 0xC6	; 198
     d9e:	f0 e0       	ldi	r31, 0x00	; 0
     da0:	8a e0       	ldi	r24, 0x0A	; 10
     da2:	80 83       	st	Z, r24
}
     da4:	0f 90       	pop	r0
     da6:	0f 90       	pop	r0
     da8:	cf 91       	pop	r28
     daa:	df 91       	pop	r29
     dac:	08 95       	ret

00000dae <uart_sendstr>:

void uart_sendstr(char *data) {
     dae:	df 93       	push	r29
     db0:	cf 93       	push	r28
     db2:	0f 92       	push	r0
     db4:	0f 92       	push	r0
     db6:	cd b7       	in	r28, 0x3d	; 61
     db8:	de b7       	in	r29, 0x3e	; 62
     dba:	9a 83       	std	Y+2, r25	; 0x02
     dbc:	89 83       	std	Y+1, r24	; 0x01
     dbe:	14 c0       	rjmp	.+40     	; 0xde8 <uart_sendstr+0x3a>
    /*
    Use this to send a string, it will split it up into individual parts
    send those parts, and then send the new line code
    */
    while (*data) {
        while ((UCSR0A & (1 << UDRE0)) == 0);//make sure the data register is cleared
     dc0:	e0 ec       	ldi	r30, 0xC0	; 192
     dc2:	f0 e0       	ldi	r31, 0x00	; 0
     dc4:	80 81       	ld	r24, Z
     dc6:	88 2f       	mov	r24, r24
     dc8:	90 e0       	ldi	r25, 0x00	; 0
     dca:	80 72       	andi	r24, 0x20	; 32
     dcc:	90 70       	andi	r25, 0x00	; 0
     dce:	00 97       	sbiw	r24, 0x00	; 0
     dd0:	b9 f3       	breq	.-18     	; 0xdc0 <uart_sendstr+0x12>
        UDR0 = *data; //goes through and splits the string into individual bits, sends them
     dd2:	a6 ec       	ldi	r26, 0xC6	; 198
     dd4:	b0 e0       	ldi	r27, 0x00	; 0
     dd6:	e9 81       	ldd	r30, Y+1	; 0x01
     dd8:	fa 81       	ldd	r31, Y+2	; 0x02
     dda:	80 81       	ld	r24, Z
     ddc:	8c 93       	st	X, r24
        data += 1;//go to new bit in string
     dde:	89 81       	ldd	r24, Y+1	; 0x01
     de0:	9a 81       	ldd	r25, Y+2	; 0x02
     de2:	01 96       	adiw	r24, 0x01	; 1
     de4:	9a 83       	std	Y+2, r25	; 0x02
     de6:	89 83       	std	Y+1, r24	; 0x01
void uart_sendstr(char *data) {
    /*
    Use this to send a string, it will split it up into individual parts
    send those parts, and then send the new line code
    */
    while (*data) {
     de8:	e9 81       	ldd	r30, Y+1	; 0x01
     dea:	fa 81       	ldd	r31, Y+2	; 0x02
     dec:	80 81       	ld	r24, Z
     dee:	88 23       	and	r24, r24
     df0:	39 f7       	brne	.-50     	; 0xdc0 <uart_sendstr+0x12>
        while ((UCSR0A & (1 << UDRE0)) == 0);//make sure the data register is cleared
        UDR0 = *data; //goes through and splits the string into individual bits, sends them
        data += 1;//go to new bit in string
    }
    while ((UCSR0A & (1 << UDRE0)) == 0);//make sure the data register is cleared
     df2:	e0 ec       	ldi	r30, 0xC0	; 192
     df4:	f0 e0       	ldi	r31, 0x00	; 0
     df6:	80 81       	ld	r24, Z
     df8:	88 2f       	mov	r24, r24
     dfa:	90 e0       	ldi	r25, 0x00	; 0
     dfc:	80 72       	andi	r24, 0x20	; 32
     dfe:	90 70       	andi	r25, 0x00	; 0
     e00:	00 97       	sbiw	r24, 0x00	; 0
     e02:	b9 f3       	breq	.-18     	; 0xdf2 <uart_sendstr+0x44>
    UDR0 = '\r';//send a new line just to be sure
     e04:	e6 ec       	ldi	r30, 0xC6	; 198
     e06:	f0 e0       	ldi	r31, 0x00	; 0
     e08:	8d e0       	ldi	r24, 0x0D	; 13
     e0a:	80 83       	st	Z, r24
}
     e0c:	0f 90       	pop	r0
     e0e:	0f 90       	pop	r0
     e10:	cf 91       	pop	r28
     e12:	df 91       	pop	r29
     e14:	08 95       	ret

00000e16 <USART_Receive>:
//	*******************************************************************/
//}
//
//
unsigned char USART_Receive( void )
{
     e16:	df 93       	push	r29
     e18:	cf 93       	push	r28
     e1a:	cd b7       	in	r28, 0x3d	; 61
     e1c:	de b7       	in	r29, 0x3e	; 62
	/* RXC flag is set when the UART receive data so wait until this
	 * flag is set to one */
	while(BIT_IS_CLEAR(UCSR0A,RXC0)){}
     e1e:	e0 ec       	ldi	r30, 0xC0	; 192
     e20:	f0 e0       	ldi	r31, 0x00	; 0
     e22:	80 81       	ld	r24, Z
     e24:	88 23       	and	r24, r24
     e26:	dc f7       	brge	.-10     	; 0xe1e <USART_Receive+0x8>
	/* Read the received data from the Rx buffer (UDR) and the RXC flag
	   will be cleared after read this data */
    return UDR0;
     e28:	e6 ec       	ldi	r30, 0xC6	; 198
     e2a:	f0 e0       	ldi	r31, 0x00	; 0
     e2c:	80 81       	ld	r24, Z
}
     e2e:	cf 91       	pop	r28
     e30:	df 91       	pop	r29
     e32:	08 95       	ret

00000e34 <int_setCallBack>:

void int_setCallBack(void(*a_ptr)(void))
{
     e34:	df 93       	push	r29
     e36:	cf 93       	push	r28
     e38:	0f 92       	push	r0
     e3a:	0f 92       	push	r0
     e3c:	cd b7       	in	r28, 0x3d	; 61
     e3e:	de b7       	in	r29, 0x3e	; 62
     e40:	9a 83       	std	Y+2, r25	; 0x02
     e42:	89 83       	std	Y+1, r24	; 0x01
	/* Save the address of the Call back function in a global variable */
	int_callBackPtr = a_ptr;
     e44:	89 81       	ldd	r24, Y+1	; 0x01
     e46:	9a 81       	ldd	r25, Y+2	; 0x02
     e48:	90 93 39 03 	sts	0x0339, r25
     e4c:	80 93 38 03 	sts	0x0338, r24
}
     e50:	0f 90       	pop	r0
     e52:	0f 90       	pop	r0
     e54:	cf 91       	pop	r28
     e56:	df 91       	pop	r29
     e58:	08 95       	ret

00000e5a <TIMER2_voidStartTimer>:
 * Description : Start Timer2 counter register
 * Arguments   : void
 * return      : void
 **************************************************************************************/
 void TIMER2_voidStartTimer(void)
 {
     e5a:	df 93       	push	r29
     e5c:	cf 93       	push	r28
     e5e:	cd b7       	in	r28, 0x3d	; 61
     e60:	de b7       	in	r29, 0x3e	; 62
	 /*Start TCNT2 Reg counting by loading it's value*/
	 TCCR2A = TIMER2_uint8_tTCCR2A_Value;
     e62:	e0 eb       	ldi	r30, 0xB0	; 176
     e64:	f0 e0       	ldi	r31, 0x00	; 0
     e66:	80 91 3a 03 	lds	r24, 0x033A
     e6a:	80 83       	st	Z, r24
	 TCCR2B = TIMER2_uint8_tTCCR2B_Value;
     e6c:	e1 eb       	ldi	r30, 0xB1	; 177
     e6e:	f0 e0       	ldi	r31, 0x00	; 0
     e70:	80 91 3b 03 	lds	r24, 0x033B
     e74:	80 83       	st	Z, r24

 }
     e76:	cf 91       	pop	r28
     e78:	df 91       	pop	r29
     e7a:	08 95       	ret

00000e7c <TIMER2_voidStopTimer>:
 * Description : Stop Timer2 counter register
 * Arguments   : void
 * return      : void
 **************************************************************************************/
 void TIMER2_voidStopTimer(void)
 {
     e7c:	df 93       	push	r29
     e7e:	cf 93       	push	r28
     e80:	cd b7       	in	r28, 0x3d	; 61
     e82:	de b7       	in	r29, 0x3e	; 62

	 /*Stop TCNT2 Reg counting by loading zeros in CS20,CS21,CS22*/
 	 TCCR2B = TIMER2_uint8_tTCCR2B_Value & TIMER2_STOP_MASK;
     e84:	e1 eb       	ldi	r30, 0xB1	; 177
     e86:	f0 e0       	ldi	r31, 0x00	; 0
     e88:	80 91 3b 03 	lds	r24, 0x033B
     e8c:	88 7f       	andi	r24, 0xF8	; 248
     e8e:	80 83       	st	Z, r24


 }
     e90:	cf 91       	pop	r28
     e92:	df 91       	pop	r29
     e94:	08 95       	ret

00000e96 <TIMER2_voidInitializeTimer2>:
 * Description : Initialize Timer2 with pre configured values in cofig file
 * Arguments   : void
 * return      : void
 ***********************************************************************************/
 void TIMER2_voidInitializeTimer2(void)
 {
     e96:	df 93       	push	r29
     e98:	cf 93       	push	r28
     e9a:	0f 92       	push	r0
     e9c:	cd b7       	in	r28, 0x3d	; 61
     e9e:	de b7       	in	r29, 0x3e	; 62
	 TCNT2=0;
     ea0:	e2 eb       	ldi	r30, 0xB2	; 178
     ea2:	f0 e0       	ldi	r31, 0x00	; 0
     ea4:	10 82       	st	Z, r1

	/*TCCR2B Prescaler value is stored temporarily in TIMER2_uint8_tTCCR2B_Value variable*/
	/*Initialize TCCR2B_ value*/
	/*Reset first 3 BITS*/
	TIMER2_uint8_tTCCR2B_Value &= TIMER2_TCCR2B_MASK;
     ea6:	80 91 3b 03 	lds	r24, 0x033B
     eaa:	88 7f       	andi	r24, 0xF8	; 248
     eac:	80 93 3b 03 	sts	0x033B, r24


	/*Mask Prescaler value*/
	TIMER2_uint8_tTCCR2B_Value |= TIMER2_PRESCALER;
     eb0:	80 91 3b 03 	lds	r24, 0x033B
     eb4:	85 60       	ori	r24, 0x05	; 5
     eb6:	80 93 3b 03 	sts	0x033B, r24


	/*====================================================================
	 * calculate Prescaler value that will be used later in equations
	 *====================================================================*/
	TIMER2_u16Prescaler = 1;
     eba:	81 e0       	ldi	r24, 0x01	; 1
     ebc:	90 e0       	ldi	r25, 0x00	; 0
     ebe:	90 93 21 03 	sts	0x0321, r25
     ec2:	80 93 20 03 	sts	0x0320, r24
		TIMER2_u16Prescaler = 8;

	#elif (TIMER2_PRESCALER>Prescaller_8 && TIMER2_PRESCALER<=Prescaller_1024)

		/*caclulate prescaler = 2^(2*Prescaller)*/
		for (uint8_t i=0;i<(TIMER2_PRESCALER*2);i++)
     ec6:	19 82       	std	Y+1, r1	; 0x01
     ec8:	0d c0       	rjmp	.+26     	; 0xee4 <TIMER2_voidInitializeTimer2+0x4e>
		{
			TIMER2_u16Prescaler *= 2;
     eca:	80 91 20 03 	lds	r24, 0x0320
     ece:	90 91 21 03 	lds	r25, 0x0321
     ed2:	88 0f       	add	r24, r24
     ed4:	99 1f       	adc	r25, r25
     ed6:	90 93 21 03 	sts	0x0321, r25
     eda:	80 93 20 03 	sts	0x0320, r24
		TIMER2_u16Prescaler = 8;

	#elif (TIMER2_PRESCALER>Prescaller_8 && TIMER2_PRESCALER<=Prescaller_1024)

		/*caclulate prescaler = 2^(2*Prescaller)*/
		for (uint8_t i=0;i<(TIMER2_PRESCALER*2);i++)
     ede:	89 81       	ldd	r24, Y+1	; 0x01
     ee0:	8f 5f       	subi	r24, 0xFF	; 255
     ee2:	89 83       	std	Y+1, r24	; 0x01
     ee4:	89 81       	ldd	r24, Y+1	; 0x01
     ee6:	8a 30       	cpi	r24, 0x0A	; 10
     ee8:	80 f3       	brcs	.-32     	; 0xeca <TIMER2_voidInitializeTimer2+0x34>
	#elif (TIMER2_MODE==TIMER2_FAST_PWM_MODE)



		/*Choose Fast PWM mode*/
		SET_BIT(TIMER2_uint8_tTCCR2A_Value,TIMER2_WGM20);
     eea:	80 91 3a 03 	lds	r24, 0x033A
     eee:	81 60       	ori	r24, 0x01	; 1
     ef0:	80 93 3a 03 	sts	0x033A, r24
		SET_BIT(TIMER2_uint8_tTCCR2A_Value,TIMER2_WGM21);
     ef4:	80 91 3a 03 	lds	r24, 0x033A
     ef8:	82 60       	ori	r24, 0x02	; 2
     efa:	80 93 3a 03 	sts	0x033A, r24
		SET_BIT(TIMER2_uint8_tTCCR2B_Value,TIMER2_WGM22);
     efe:	80 91 3b 03 	lds	r24, 0x033B
     f02:	88 60       	ori	r24, 0x08	; 8
     f04:	80 93 3b 03 	sts	0x033B, r24
		//SET_BIT(DDRB_OC2A,4);
		OCR2A = TIMER2_OCR2A_VALUE;
     f08:	e3 eb       	ldi	r30, 0xB3	; 179
     f0a:	f0 e0       	ldi	r31, 0x00	; 0
     f0c:	8f ef       	ldi	r24, 0xFF	; 255
     f0e:	80 83       	st	Z, r24
#if Timer2_ChannalB
		SET_BIT(DDRH_OC2B,6);
     f10:	a1 e0       	ldi	r26, 0x01	; 1
     f12:	b1 e0       	ldi	r27, 0x01	; 1
     f14:	e1 e0       	ldi	r30, 0x01	; 1
     f16:	f1 e0       	ldi	r31, 0x01	; 1
     f18:	80 81       	ld	r24, Z
     f1a:	80 64       	ori	r24, 0x40	; 64
     f1c:	8c 93       	st	X, r24
	#endif


	/*Choose OC2A, OC2B Pin Mode*/
	/*mask COM2A0,COM2A1,COM2B0,COM2B1 bits with zeros*/
	TIMER2_uint8_tTCCR2A_Value &= TIMER2_COM_MASK;
     f1e:	80 91 3a 03 	lds	r24, 0x033A
     f22:	8f 70       	andi	r24, 0x0F	; 15
     f24:	80 93 3a 03 	sts	0x033A, r24
	/*Put mode in COM2A0,COM2A1 bits*/
	TIMER2_uint8_tTCCR2A_Value |= (Timer2_OC2A_MODE<<6) ;
     f28:	80 91 3a 03 	lds	r24, 0x033A
     f2c:	80 93 3a 03 	sts	0x033A, r24
	/*Put mode in COM2B0,COM2B1 bits*/
	TIMER2_uint8_tTCCR2A_Value |= (Timer2_OC2B_MODE<<4) ;
     f30:	80 91 3a 03 	lds	r24, 0x033A
     f34:	80 62       	ori	r24, 0x20	; 32
     f36:	80 93 3a 03 	sts	0x033A, r24



 }/*TIMER2_voidInitializeTimer2*/
     f3a:	0f 90       	pop	r0
     f3c:	cf 91       	pop	r28
     f3e:	df 91       	pop	r29
     f40:	08 95       	ret

00000f42 <TIMER2_voidFastPWM>:
 * Description : output Fast PWM on OC0 pin with duty cycle of Copy_uint8_tDutyCycle
 * Arguments   : DutyCycle: determine PWM duty cycle from 0 to 100
 * return      : void
 */
 void TIMER2_voidFastPWM(uint8_t Copy_uint8_tDutyCycle)
{
     f42:	df 93       	push	r29
     f44:	cf 93       	push	r28
     f46:	0f 92       	push	r0
     f48:	cd b7       	in	r28, 0x3d	; 61
     f4a:	de b7       	in	r29, 0x3e	; 62
     f4c:	89 83       	std	Y+1, r24	; 0x01
//		// OCR2A = (Copy_uint8_tDutyCycle*TIMER2_REG_CAPACITY)/100;
//	 }
	 //else if(channel == Channel_B2){
		 /*configure PWM Duty Cycle*/
		 //OCR2B = (Copy_uint8_tDutyCycle*TIMER2_REG_CAPACITY)/100;
		 OCR2B = Copy_uint8_tDutyCycle;
     f4e:	e4 eb       	ldi	r30, 0xB4	; 180
     f50:	f0 e0       	ldi	r31, 0x00	; 0
     f52:	89 81       	ldd	r24, Y+1	; 0x01
     f54:	80 83       	st	Z, r24
	 //}else return;
	 /*Start PWM*/
	 TIMER2_voidStartTimer();
     f56:	0e 94 2d 07 	call	0xe5a	; 0xe5a <TIMER2_voidStartTimer>

}/*end of TIMER2_voidFastPWM()*/
     f5a:	0f 90       	pop	r0
     f5c:	cf 91       	pop	r28
     f5e:	df 91       	pop	r29
     f60:	08 95       	ret

00000f62 <TIMER0_voidStartTimer>:
 * Description : Start TIMER0 counter register
 * Arguments   : void
 * return      : void
 **************************************************************************************/
 void TIMER0_voidStartTimer(void)
 {
     f62:	df 93       	push	r29
     f64:	cf 93       	push	r28
     f66:	cd b7       	in	r28, 0x3d	; 61
     f68:	de b7       	in	r29, 0x3e	; 62
	 /*Start TCNT2 Reg counting by loading it's value*/
	 TCCR0A = TIMER0_uint8_tTCCR0A_Value;
     f6a:	e4 e4       	ldi	r30, 0x44	; 68
     f6c:	f0 e0       	ldi	r31, 0x00	; 0
     f6e:	80 91 3c 03 	lds	r24, 0x033C
     f72:	80 83       	st	Z, r24
	 TCCR0B = TIMER0_uint8_tTCCR0B_Value;
     f74:	e5 e4       	ldi	r30, 0x45	; 69
     f76:	f0 e0       	ldi	r31, 0x00	; 0
     f78:	80 91 3d 03 	lds	r24, 0x033D
     f7c:	80 83       	st	Z, r24

 }
     f7e:	cf 91       	pop	r28
     f80:	df 91       	pop	r29
     f82:	08 95       	ret

00000f84 <TIMER0_voidStopTimer>:
 * Description : Stop TIMER0 counter register
 * Arguments   : void
 * return      : void
 **************************************************************************************/
 void TIMER0_voidStopTimer(void)
 {
     f84:	df 93       	push	r29
     f86:	cf 93       	push	r28
     f88:	cd b7       	in	r28, 0x3d	; 61
     f8a:	de b7       	in	r29, 0x3e	; 62

	 /*Stop TCNT0 Reg counting by loading zeros in CS00,CS01,CS02*/
 	 TCCR0B = TIMER0_uint8_tTCCR0B_Value & TIMER0_STOP_MASK;
     f8c:	e5 e4       	ldi	r30, 0x45	; 69
     f8e:	f0 e0       	ldi	r31, 0x00	; 0
     f90:	80 91 3d 03 	lds	r24, 0x033D
     f94:	88 7f       	andi	r24, 0xF8	; 248
     f96:	80 83       	st	Z, r24


 }
     f98:	cf 91       	pop	r28
     f9a:	df 91       	pop	r29
     f9c:	08 95       	ret

00000f9e <TIMER0_voidInitializeTIMER0>:
 * Description : Initialize TIMER0 with pre configured values in cofig file
 * Arguments   : void
 * return      : void
 ***********************************************************************************/
 void TIMER0_voidInitializeTIMER0(void)
 {
     f9e:	df 93       	push	r29
     fa0:	cf 93       	push	r28
     fa2:	0f 92       	push	r0
     fa4:	cd b7       	in	r28, 0x3d	; 61
     fa6:	de b7       	in	r29, 0x3e	; 62
	 TCNT0=0;
     fa8:	e6 e4       	ldi	r30, 0x46	; 70
     faa:	f0 e0       	ldi	r31, 0x00	; 0
     fac:	10 82       	st	Z, r1

	/*TCCR2B Prescaler value is stored temporarily in TIMER0_uint8_tTCCR0B_Value variable*/
	/*Initialize TCCR2B_ value*/
	/*Reset first 3 BITS*/
	TIMER0_uint8_tTCCR0B_Value &= TIMER0_TCCR0B_MASK;
     fae:	80 91 3d 03 	lds	r24, 0x033D
     fb2:	88 7f       	andi	r24, 0xF8	; 248
     fb4:	80 93 3d 03 	sts	0x033D, r24


	/*Mask Prescaler value*/
	TIMER0_uint8_tTCCR0B_Value |= TIMER0_PRESCALER;
     fb8:	80 91 3d 03 	lds	r24, 0x033D
     fbc:	85 60       	ori	r24, 0x05	; 5
     fbe:	80 93 3d 03 	sts	0x033D, r24


	/*====================================================================
	 * calculate Prescaler value that will be used later in equations
	 *====================================================================*/
	TIMER0_u16Prescaler = 1;
     fc2:	81 e0       	ldi	r24, 0x01	; 1
     fc4:	90 e0       	ldi	r25, 0x00	; 0
     fc6:	90 93 23 03 	sts	0x0323, r25
     fca:	80 93 22 03 	sts	0x0322, r24
		TIMER0_u16Prescaler = 8;

	#elif (TIMER0_PRESCALER>Prescaller_8 && TIMER0_PRESCALER<=Prescaller_1024)

		/*caclulate prescaler = 2^(2*Prescaller)*/
		for (uint8_t i=0;i<(TIMER0_PRESCALER*2);i++)
     fce:	19 82       	std	Y+1, r1	; 0x01
     fd0:	0d c0       	rjmp	.+26     	; 0xfec <TIMER0_voidInitializeTIMER0+0x4e>
		{
			TIMER0_u16Prescaler *= 2;
     fd2:	80 91 22 03 	lds	r24, 0x0322
     fd6:	90 91 23 03 	lds	r25, 0x0323
     fda:	88 0f       	add	r24, r24
     fdc:	99 1f       	adc	r25, r25
     fde:	90 93 23 03 	sts	0x0323, r25
     fe2:	80 93 22 03 	sts	0x0322, r24
		TIMER0_u16Prescaler = 8;

	#elif (TIMER0_PRESCALER>Prescaller_8 && TIMER0_PRESCALER<=Prescaller_1024)

		/*caclulate prescaler = 2^(2*Prescaller)*/
		for (uint8_t i=0;i<(TIMER0_PRESCALER*2);i++)
     fe6:	89 81       	ldd	r24, Y+1	; 0x01
     fe8:	8f 5f       	subi	r24, 0xFF	; 255
     fea:	89 83       	std	Y+1, r24	; 0x01
     fec:	89 81       	ldd	r24, Y+1	; 0x01
     fee:	8a 30       	cpi	r24, 0x0A	; 10
     ff0:	80 f3       	brcs	.-32     	; 0xfd2 <TIMER0_voidInitializeTIMER0+0x34>
		CLEAR_BIT(TIMER0_uint8_tTCCR0B_Value,TIMER0_WGM22);

	#elif (TIMER0_MODE==TIMER0_FAST_PWM_MODE)

		/*Choose Fast PWM mode*/
		SET_BIT(TIMER0_uint8_tTCCR0A_Value,TIMER0_WGM00);
     ff2:	80 91 3c 03 	lds	r24, 0x033C
     ff6:	81 60       	ori	r24, 0x01	; 1
     ff8:	80 93 3c 03 	sts	0x033C, r24
		SET_BIT(TIMER0_uint8_tTCCR0A_Value,TIMER0_WGM01);
     ffc:	80 91 3c 03 	lds	r24, 0x033C
    1000:	82 60       	ori	r24, 0x02	; 2
    1002:	80 93 3c 03 	sts	0x033C, r24
		SET_BIT(TIMER0_uint8_tTCCR0B_Value,TIMER0_WGM02);
    1006:	80 91 3d 03 	lds	r24, 0x033D
    100a:	88 60       	ori	r24, 0x08	; 8
    100c:	80 93 3d 03 	sts	0x033D, r24
		//SET_BIT(DDRB_OCA0,7);
		OCR0A = TIMER0_OCR0A_VALUE;
    1010:	e7 e4       	ldi	r30, 0x47	; 71
    1012:	f0 e0       	ldi	r31, 0x00	; 0
    1014:	8b e9       	ldi	r24, 0x9B	; 155
    1016:	80 83       	st	Z, r24
#if TIMER0_ChannalB
		SET_BIT(DDRG_OCB0,5);
    1018:	a3 e3       	ldi	r26, 0x33	; 51
    101a:	b0 e0       	ldi	r27, 0x00	; 0
    101c:	e3 e3       	ldi	r30, 0x33	; 51
    101e:	f0 e0       	ldi	r31, 0x00	; 0
    1020:	80 81       	ld	r24, Z
    1022:	80 62       	ori	r24, 0x20	; 32
    1024:	8c 93       	st	X, r24
	#endif


	/*Choose OC0A, OC0B Pin Mode*/
	/*mask COM.A0,COM0A1,COM0B0,COM0B1 bits with zeros*/
	TIMER0_uint8_tTCCR0A_Value &= TIMER0_COM_MASK;
    1026:	80 91 3c 03 	lds	r24, 0x033C
    102a:	8f 70       	andi	r24, 0x0F	; 15
    102c:	80 93 3c 03 	sts	0x033C, r24
	/*Put mode in COM2A0,COM2A1 bits*/
	TIMER0_uint8_tTCCR0A_Value |= (TIMER0_OC0A_MODE<<6) ;
    1030:	80 91 3c 03 	lds	r24, 0x033C
    1034:	80 68       	ori	r24, 0x80	; 128
    1036:	80 93 3c 03 	sts	0x033C, r24
	/*Put mode in COM2B0,COM2B1 bits*/
	TIMER0_uint8_tTCCR0A_Value |= (TIMER0_OC0B_MODE<<4) ;
    103a:	80 91 3c 03 	lds	r24, 0x033C
    103e:	80 62       	ori	r24, 0x20	; 32
    1040:	80 93 3c 03 	sts	0x033C, r24



 }/*TIMER0_voidInitializeTIMER0*/
    1044:	0f 90       	pop	r0
    1046:	cf 91       	pop	r28
    1048:	df 91       	pop	r29
    104a:	08 95       	ret

0000104c <TIMER0_voidFastPWM>:
 * Description : output Fast PWM on OC0 pin with duty cycle of Copy_uint8_tDutyCycle
 * Arguments   : DutyCycle: determine PWM duty cycle from 0 to 100
 * return      : void
 */
 void TIMER0_voidFastPWM(uint8_t Copy_uint8_tDutyCycle)
  {
    104c:	df 93       	push	r29
    104e:	cf 93       	push	r28
    1050:	0f 92       	push	r0
    1052:	cd b7       	in	r28, 0x3d	; 61
    1054:	de b7       	in	r29, 0x3e	; 62
    1056:	89 83       	std	Y+1, r24	; 0x01
// 		 //OCR0A = (Copy_uint8_tDutyCycle*TIMER0_REG_CAPACITY)/100;
// 	 }
 	 //else if(channel == Channel_B){
 		 /*configure PWM Duty Cycle*/
 		 //OCR0B = (Copy_uint8_tDutyCycle*TIMER0_OCR0A_VALUE)/100;
 		OCR0B = Copy_uint8_tDutyCycle;
    1058:	e8 e4       	ldi	r30, 0x48	; 72
    105a:	f0 e0       	ldi	r31, 0x00	; 0
    105c:	89 81       	ldd	r24, Y+1	; 0x01
    105e:	80 83       	st	Z, r24
 	 //}else return;
 	 /*Start PWM*/
 	 TIMER0_voidStartTimer();
    1060:	0e 94 b1 07 	call	0xf62	; 0xf62 <TIMER0_voidStartTimer>

  }/*end of TIMER0_voidFastPWM()*/
    1064:	0f 90       	pop	r0
    1066:	cf 91       	pop	r28
    1068:	df 91       	pop	r29
    106a:	08 95       	ret

0000106c <pin_init>:
 */

#include "DIO.h"


void pin_init(PIN_Config_t * Pin) {
    106c:	df 93       	push	r29
    106e:	cf 93       	push	r28
    1070:	00 d0       	rcall	.+0      	; 0x1072 <pin_init+0x6>
    1072:	0f 92       	push	r0
    1074:	cd b7       	in	r28, 0x3d	; 61
    1076:	de b7       	in	r29, 0x3e	; 62
    1078:	9a 83       	std	Y+2, r25	; 0x02
    107a:	89 83       	std	Y+1, r24	; 0x01

	switch(Pin -> port){
    107c:	e9 81       	ldd	r30, Y+1	; 0x01
    107e:	fa 81       	ldd	r31, Y+2	; 0x02
    1080:	83 81       	ldd	r24, Z+3	; 0x03
    1082:	28 2f       	mov	r18, r24
    1084:	30 e0       	ldi	r19, 0x00	; 0
    1086:	3c 83       	std	Y+4, r19	; 0x04
    1088:	2b 83       	std	Y+3, r18	; 0x03
    108a:	8b 81       	ldd	r24, Y+3	; 0x03
    108c:	9c 81       	ldd	r25, Y+4	; 0x04
    108e:	85 30       	cpi	r24, 0x05	; 5
    1090:	91 05       	cpc	r25, r1
    1092:	09 f4       	brne	.+2      	; 0x1096 <pin_init+0x2a>
    1094:	47 c1       	rjmp	.+654    	; 0x1324 <pin_init+0x2b8>
    1096:	2b 81       	ldd	r18, Y+3	; 0x03
    1098:	3c 81       	ldd	r19, Y+4	; 0x04
    109a:	26 30       	cpi	r18, 0x06	; 6
    109c:	31 05       	cpc	r19, r1
    109e:	1c f5       	brge	.+70     	; 0x10e6 <pin_init+0x7a>
    10a0:	8b 81       	ldd	r24, Y+3	; 0x03
    10a2:	9c 81       	ldd	r25, Y+4	; 0x04
    10a4:	82 30       	cpi	r24, 0x02	; 2
    10a6:	91 05       	cpc	r25, r1
    10a8:	09 f4       	brne	.+2      	; 0x10ac <pin_init+0x40>
    10aa:	a6 c0       	rjmp	.+332    	; 0x11f8 <pin_init+0x18c>
    10ac:	2b 81       	ldd	r18, Y+3	; 0x03
    10ae:	3c 81       	ldd	r19, Y+4	; 0x04
    10b0:	23 30       	cpi	r18, 0x03	; 3
    10b2:	31 05       	cpc	r19, r1
    10b4:	5c f4       	brge	.+22     	; 0x10cc <pin_init+0x60>
    10b6:	8b 81       	ldd	r24, Y+3	; 0x03
    10b8:	9c 81       	ldd	r25, Y+4	; 0x04
    10ba:	00 97       	sbiw	r24, 0x00	; 0
    10bc:	c9 f1       	breq	.+114    	; 0x1130 <pin_init+0xc4>
    10be:	2b 81       	ldd	r18, Y+3	; 0x03
    10c0:	3c 81       	ldd	r19, Y+4	; 0x04
    10c2:	21 30       	cpi	r18, 0x01	; 1
    10c4:	31 05       	cpc	r19, r1
    10c6:	09 f4       	brne	.+2      	; 0x10ca <pin_init+0x5e>
    10c8:	65 c0       	rjmp	.+202    	; 0x1194 <pin_init+0x128>
    10ca:	57 c2       	rjmp	.+1198   	; 0x157a <pin_init+0x50e>
    10cc:	8b 81       	ldd	r24, Y+3	; 0x03
    10ce:	9c 81       	ldd	r25, Y+4	; 0x04
    10d0:	83 30       	cpi	r24, 0x03	; 3
    10d2:	91 05       	cpc	r25, r1
    10d4:	09 f4       	brne	.+2      	; 0x10d8 <pin_init+0x6c>
    10d6:	c2 c0       	rjmp	.+388    	; 0x125c <pin_init+0x1f0>
    10d8:	2b 81       	ldd	r18, Y+3	; 0x03
    10da:	3c 81       	ldd	r19, Y+4	; 0x04
    10dc:	24 30       	cpi	r18, 0x04	; 4
    10de:	31 05       	cpc	r19, r1
    10e0:	09 f4       	brne	.+2      	; 0x10e4 <pin_init+0x78>
    10e2:	ee c0       	rjmp	.+476    	; 0x12c0 <pin_init+0x254>
    10e4:	4a c2       	rjmp	.+1172   	; 0x157a <pin_init+0x50e>
    10e6:	8b 81       	ldd	r24, Y+3	; 0x03
    10e8:	9c 81       	ldd	r25, Y+4	; 0x04
    10ea:	88 30       	cpi	r24, 0x08	; 8
    10ec:	91 05       	cpc	r25, r1
    10ee:	09 f4       	brne	.+2      	; 0x10f2 <pin_init+0x86>
    10f0:	af c1       	rjmp	.+862    	; 0x1450 <pin_init+0x3e4>
    10f2:	2b 81       	ldd	r18, Y+3	; 0x03
    10f4:	3c 81       	ldd	r19, Y+4	; 0x04
    10f6:	29 30       	cpi	r18, 0x09	; 9
    10f8:	31 05       	cpc	r19, r1
    10fa:	6c f4       	brge	.+26     	; 0x1116 <pin_init+0xaa>
    10fc:	8b 81       	ldd	r24, Y+3	; 0x03
    10fe:	9c 81       	ldd	r25, Y+4	; 0x04
    1100:	86 30       	cpi	r24, 0x06	; 6
    1102:	91 05       	cpc	r25, r1
    1104:	09 f4       	brne	.+2      	; 0x1108 <pin_init+0x9c>
    1106:	40 c1       	rjmp	.+640    	; 0x1388 <pin_init+0x31c>
    1108:	2b 81       	ldd	r18, Y+3	; 0x03
    110a:	3c 81       	ldd	r19, Y+4	; 0x04
    110c:	27 30       	cpi	r18, 0x07	; 7
    110e:	31 05       	cpc	r19, r1
    1110:	09 f4       	brne	.+2      	; 0x1114 <pin_init+0xa8>
    1112:	6c c1       	rjmp	.+728    	; 0x13ec <pin_init+0x380>
    1114:	32 c2       	rjmp	.+1124   	; 0x157a <pin_init+0x50e>
    1116:	8b 81       	ldd	r24, Y+3	; 0x03
    1118:	9c 81       	ldd	r25, Y+4	; 0x04
    111a:	89 30       	cpi	r24, 0x09	; 9
    111c:	91 05       	cpc	r25, r1
    111e:	09 f4       	brne	.+2      	; 0x1122 <pin_init+0xb6>
    1120:	c9 c1       	rjmp	.+914    	; 0x14b4 <pin_init+0x448>
    1122:	2b 81       	ldd	r18, Y+3	; 0x03
    1124:	3c 81       	ldd	r19, Y+4	; 0x04
    1126:	2a 30       	cpi	r18, 0x0A	; 10
    1128:	31 05       	cpc	r19, r1
    112a:	09 f4       	brne	.+2      	; 0x112e <pin_init+0xc2>
    112c:	f5 c1       	rjmp	.+1002   	; 0x1518 <pin_init+0x4ac>
    112e:	25 c2       	rjmp	.+1098   	; 0x157a <pin_init+0x50e>
	case A:
		if(Pin->direction){
    1130:	e9 81       	ldd	r30, Y+1	; 0x01
    1132:	fa 81       	ldd	r31, Y+2	; 0x02
    1134:	80 81       	ld	r24, Z
    1136:	88 23       	and	r24, r24
    1138:	b1 f0       	breq	.+44     	; 0x1166 <pin_init+0xfa>
			SET_BIT(DIR_A, Pin->pin_num);
    113a:	a1 e2       	ldi	r26, 0x21	; 33
    113c:	b0 e0       	ldi	r27, 0x00	; 0
    113e:	e1 e2       	ldi	r30, 0x21	; 33
    1140:	f0 e0       	ldi	r31, 0x00	; 0
    1142:	80 81       	ld	r24, Z
    1144:	48 2f       	mov	r20, r24
    1146:	e9 81       	ldd	r30, Y+1	; 0x01
    1148:	fa 81       	ldd	r31, Y+2	; 0x02
    114a:	81 81       	ldd	r24, Z+1	; 0x01
    114c:	28 2f       	mov	r18, r24
    114e:	30 e0       	ldi	r19, 0x00	; 0
    1150:	81 e0       	ldi	r24, 0x01	; 1
    1152:	90 e0       	ldi	r25, 0x00	; 0
    1154:	02 2e       	mov	r0, r18
    1156:	02 c0       	rjmp	.+4      	; 0x115c <pin_init+0xf0>
    1158:	88 0f       	add	r24, r24
    115a:	99 1f       	adc	r25, r25
    115c:	0a 94       	dec	r0
    115e:	e2 f7       	brpl	.-8      	; 0x1158 <pin_init+0xec>
    1160:	84 2b       	or	r24, r20
    1162:	8c 93       	st	X, r24
    1164:	0a c2       	rjmp	.+1044   	; 0x157a <pin_init+0x50e>
		}else{
			CLEAR_BIT(DIR_A, Pin->pin_num);
    1166:	a1 e2       	ldi	r26, 0x21	; 33
    1168:	b0 e0       	ldi	r27, 0x00	; 0
    116a:	e1 e2       	ldi	r30, 0x21	; 33
    116c:	f0 e0       	ldi	r31, 0x00	; 0
    116e:	80 81       	ld	r24, Z
    1170:	48 2f       	mov	r20, r24
    1172:	e9 81       	ldd	r30, Y+1	; 0x01
    1174:	fa 81       	ldd	r31, Y+2	; 0x02
    1176:	81 81       	ldd	r24, Z+1	; 0x01
    1178:	28 2f       	mov	r18, r24
    117a:	30 e0       	ldi	r19, 0x00	; 0
    117c:	81 e0       	ldi	r24, 0x01	; 1
    117e:	90 e0       	ldi	r25, 0x00	; 0
    1180:	02 2e       	mov	r0, r18
    1182:	02 c0       	rjmp	.+4      	; 0x1188 <pin_init+0x11c>
    1184:	88 0f       	add	r24, r24
    1186:	99 1f       	adc	r25, r25
    1188:	0a 94       	dec	r0
    118a:	e2 f7       	brpl	.-8      	; 0x1184 <pin_init+0x118>
    118c:	80 95       	com	r24
    118e:	84 23       	and	r24, r20
    1190:	8c 93       	st	X, r24
    1192:	f3 c1       	rjmp	.+998    	; 0x157a <pin_init+0x50e>
		}
		break;
	case B:
		if(Pin->direction){
    1194:	e9 81       	ldd	r30, Y+1	; 0x01
    1196:	fa 81       	ldd	r31, Y+2	; 0x02
    1198:	80 81       	ld	r24, Z
    119a:	88 23       	and	r24, r24
    119c:	b1 f0       	breq	.+44     	; 0x11ca <pin_init+0x15e>
			SET_BIT(DIR_B, Pin->pin_num);
    119e:	a4 e2       	ldi	r26, 0x24	; 36
    11a0:	b0 e0       	ldi	r27, 0x00	; 0
    11a2:	e4 e2       	ldi	r30, 0x24	; 36
    11a4:	f0 e0       	ldi	r31, 0x00	; 0
    11a6:	80 81       	ld	r24, Z
    11a8:	48 2f       	mov	r20, r24
    11aa:	e9 81       	ldd	r30, Y+1	; 0x01
    11ac:	fa 81       	ldd	r31, Y+2	; 0x02
    11ae:	81 81       	ldd	r24, Z+1	; 0x01
    11b0:	28 2f       	mov	r18, r24
    11b2:	30 e0       	ldi	r19, 0x00	; 0
    11b4:	81 e0       	ldi	r24, 0x01	; 1
    11b6:	90 e0       	ldi	r25, 0x00	; 0
    11b8:	02 2e       	mov	r0, r18
    11ba:	02 c0       	rjmp	.+4      	; 0x11c0 <pin_init+0x154>
    11bc:	88 0f       	add	r24, r24
    11be:	99 1f       	adc	r25, r25
    11c0:	0a 94       	dec	r0
    11c2:	e2 f7       	brpl	.-8      	; 0x11bc <pin_init+0x150>
    11c4:	84 2b       	or	r24, r20
    11c6:	8c 93       	st	X, r24
    11c8:	d8 c1       	rjmp	.+944    	; 0x157a <pin_init+0x50e>
		}else{
			CLEAR_BIT(DIR_B, Pin->pin_num);
    11ca:	a4 e2       	ldi	r26, 0x24	; 36
    11cc:	b0 e0       	ldi	r27, 0x00	; 0
    11ce:	e4 e2       	ldi	r30, 0x24	; 36
    11d0:	f0 e0       	ldi	r31, 0x00	; 0
    11d2:	80 81       	ld	r24, Z
    11d4:	48 2f       	mov	r20, r24
    11d6:	e9 81       	ldd	r30, Y+1	; 0x01
    11d8:	fa 81       	ldd	r31, Y+2	; 0x02
    11da:	81 81       	ldd	r24, Z+1	; 0x01
    11dc:	28 2f       	mov	r18, r24
    11de:	30 e0       	ldi	r19, 0x00	; 0
    11e0:	81 e0       	ldi	r24, 0x01	; 1
    11e2:	90 e0       	ldi	r25, 0x00	; 0
    11e4:	02 2e       	mov	r0, r18
    11e6:	02 c0       	rjmp	.+4      	; 0x11ec <pin_init+0x180>
    11e8:	88 0f       	add	r24, r24
    11ea:	99 1f       	adc	r25, r25
    11ec:	0a 94       	dec	r0
    11ee:	e2 f7       	brpl	.-8      	; 0x11e8 <pin_init+0x17c>
    11f0:	80 95       	com	r24
    11f2:	84 23       	and	r24, r20
    11f4:	8c 93       	st	X, r24
    11f6:	c1 c1       	rjmp	.+898    	; 0x157a <pin_init+0x50e>
		}
		break;
		break;
	case C:
		if(Pin->direction){
    11f8:	e9 81       	ldd	r30, Y+1	; 0x01
    11fa:	fa 81       	ldd	r31, Y+2	; 0x02
    11fc:	80 81       	ld	r24, Z
    11fe:	88 23       	and	r24, r24
    1200:	b1 f0       	breq	.+44     	; 0x122e <pin_init+0x1c2>
			SET_BIT(DIR_C, Pin->pin_num);
    1202:	a7 e2       	ldi	r26, 0x27	; 39
    1204:	b0 e0       	ldi	r27, 0x00	; 0
    1206:	e7 e2       	ldi	r30, 0x27	; 39
    1208:	f0 e0       	ldi	r31, 0x00	; 0
    120a:	80 81       	ld	r24, Z
    120c:	48 2f       	mov	r20, r24
    120e:	e9 81       	ldd	r30, Y+1	; 0x01
    1210:	fa 81       	ldd	r31, Y+2	; 0x02
    1212:	81 81       	ldd	r24, Z+1	; 0x01
    1214:	28 2f       	mov	r18, r24
    1216:	30 e0       	ldi	r19, 0x00	; 0
    1218:	81 e0       	ldi	r24, 0x01	; 1
    121a:	90 e0       	ldi	r25, 0x00	; 0
    121c:	02 2e       	mov	r0, r18
    121e:	02 c0       	rjmp	.+4      	; 0x1224 <pin_init+0x1b8>
    1220:	88 0f       	add	r24, r24
    1222:	99 1f       	adc	r25, r25
    1224:	0a 94       	dec	r0
    1226:	e2 f7       	brpl	.-8      	; 0x1220 <pin_init+0x1b4>
    1228:	84 2b       	or	r24, r20
    122a:	8c 93       	st	X, r24
    122c:	a6 c1       	rjmp	.+844    	; 0x157a <pin_init+0x50e>
		}else{
			CLEAR_BIT(DIR_C, Pin->pin_num);
    122e:	a7 e2       	ldi	r26, 0x27	; 39
    1230:	b0 e0       	ldi	r27, 0x00	; 0
    1232:	e7 e2       	ldi	r30, 0x27	; 39
    1234:	f0 e0       	ldi	r31, 0x00	; 0
    1236:	80 81       	ld	r24, Z
    1238:	48 2f       	mov	r20, r24
    123a:	e9 81       	ldd	r30, Y+1	; 0x01
    123c:	fa 81       	ldd	r31, Y+2	; 0x02
    123e:	81 81       	ldd	r24, Z+1	; 0x01
    1240:	28 2f       	mov	r18, r24
    1242:	30 e0       	ldi	r19, 0x00	; 0
    1244:	81 e0       	ldi	r24, 0x01	; 1
    1246:	90 e0       	ldi	r25, 0x00	; 0
    1248:	02 2e       	mov	r0, r18
    124a:	02 c0       	rjmp	.+4      	; 0x1250 <pin_init+0x1e4>
    124c:	88 0f       	add	r24, r24
    124e:	99 1f       	adc	r25, r25
    1250:	0a 94       	dec	r0
    1252:	e2 f7       	brpl	.-8      	; 0x124c <pin_init+0x1e0>
    1254:	80 95       	com	r24
    1256:	84 23       	and	r24, r20
    1258:	8c 93       	st	X, r24
    125a:	8f c1       	rjmp	.+798    	; 0x157a <pin_init+0x50e>
		}
		break;
	case D:
		if(Pin->direction){
    125c:	e9 81       	ldd	r30, Y+1	; 0x01
    125e:	fa 81       	ldd	r31, Y+2	; 0x02
    1260:	80 81       	ld	r24, Z
    1262:	88 23       	and	r24, r24
    1264:	b1 f0       	breq	.+44     	; 0x1292 <pin_init+0x226>
			SET_BIT(DIR_D, Pin->pin_num);
    1266:	aa e2       	ldi	r26, 0x2A	; 42
    1268:	b0 e0       	ldi	r27, 0x00	; 0
    126a:	ea e2       	ldi	r30, 0x2A	; 42
    126c:	f0 e0       	ldi	r31, 0x00	; 0
    126e:	80 81       	ld	r24, Z
    1270:	48 2f       	mov	r20, r24
    1272:	e9 81       	ldd	r30, Y+1	; 0x01
    1274:	fa 81       	ldd	r31, Y+2	; 0x02
    1276:	81 81       	ldd	r24, Z+1	; 0x01
    1278:	28 2f       	mov	r18, r24
    127a:	30 e0       	ldi	r19, 0x00	; 0
    127c:	81 e0       	ldi	r24, 0x01	; 1
    127e:	90 e0       	ldi	r25, 0x00	; 0
    1280:	02 2e       	mov	r0, r18
    1282:	02 c0       	rjmp	.+4      	; 0x1288 <pin_init+0x21c>
    1284:	88 0f       	add	r24, r24
    1286:	99 1f       	adc	r25, r25
    1288:	0a 94       	dec	r0
    128a:	e2 f7       	brpl	.-8      	; 0x1284 <pin_init+0x218>
    128c:	84 2b       	or	r24, r20
    128e:	8c 93       	st	X, r24
    1290:	74 c1       	rjmp	.+744    	; 0x157a <pin_init+0x50e>
		}else{
			CLEAR_BIT(DIR_D, Pin->pin_num);
    1292:	aa e2       	ldi	r26, 0x2A	; 42
    1294:	b0 e0       	ldi	r27, 0x00	; 0
    1296:	ea e2       	ldi	r30, 0x2A	; 42
    1298:	f0 e0       	ldi	r31, 0x00	; 0
    129a:	80 81       	ld	r24, Z
    129c:	48 2f       	mov	r20, r24
    129e:	e9 81       	ldd	r30, Y+1	; 0x01
    12a0:	fa 81       	ldd	r31, Y+2	; 0x02
    12a2:	81 81       	ldd	r24, Z+1	; 0x01
    12a4:	28 2f       	mov	r18, r24
    12a6:	30 e0       	ldi	r19, 0x00	; 0
    12a8:	81 e0       	ldi	r24, 0x01	; 1
    12aa:	90 e0       	ldi	r25, 0x00	; 0
    12ac:	02 2e       	mov	r0, r18
    12ae:	02 c0       	rjmp	.+4      	; 0x12b4 <pin_init+0x248>
    12b0:	88 0f       	add	r24, r24
    12b2:	99 1f       	adc	r25, r25
    12b4:	0a 94       	dec	r0
    12b6:	e2 f7       	brpl	.-8      	; 0x12b0 <pin_init+0x244>
    12b8:	80 95       	com	r24
    12ba:	84 23       	and	r24, r20
    12bc:	8c 93       	st	X, r24
    12be:	5d c1       	rjmp	.+698    	; 0x157a <pin_init+0x50e>
		}
		break;
	case E:
		if(Pin->direction){
    12c0:	e9 81       	ldd	r30, Y+1	; 0x01
    12c2:	fa 81       	ldd	r31, Y+2	; 0x02
    12c4:	80 81       	ld	r24, Z
    12c6:	88 23       	and	r24, r24
    12c8:	b1 f0       	breq	.+44     	; 0x12f6 <pin_init+0x28a>
			SET_BIT(DIR_E, Pin->pin_num);
    12ca:	ad e2       	ldi	r26, 0x2D	; 45
    12cc:	b0 e0       	ldi	r27, 0x00	; 0
    12ce:	ed e2       	ldi	r30, 0x2D	; 45
    12d0:	f0 e0       	ldi	r31, 0x00	; 0
    12d2:	80 81       	ld	r24, Z
    12d4:	48 2f       	mov	r20, r24
    12d6:	e9 81       	ldd	r30, Y+1	; 0x01
    12d8:	fa 81       	ldd	r31, Y+2	; 0x02
    12da:	81 81       	ldd	r24, Z+1	; 0x01
    12dc:	28 2f       	mov	r18, r24
    12de:	30 e0       	ldi	r19, 0x00	; 0
    12e0:	81 e0       	ldi	r24, 0x01	; 1
    12e2:	90 e0       	ldi	r25, 0x00	; 0
    12e4:	02 2e       	mov	r0, r18
    12e6:	02 c0       	rjmp	.+4      	; 0x12ec <pin_init+0x280>
    12e8:	88 0f       	add	r24, r24
    12ea:	99 1f       	adc	r25, r25
    12ec:	0a 94       	dec	r0
    12ee:	e2 f7       	brpl	.-8      	; 0x12e8 <pin_init+0x27c>
    12f0:	84 2b       	or	r24, r20
    12f2:	8c 93       	st	X, r24
    12f4:	42 c1       	rjmp	.+644    	; 0x157a <pin_init+0x50e>
		}else{
			CLEAR_BIT(DIR_E, Pin->pin_num);
    12f6:	ad e2       	ldi	r26, 0x2D	; 45
    12f8:	b0 e0       	ldi	r27, 0x00	; 0
    12fa:	ed e2       	ldi	r30, 0x2D	; 45
    12fc:	f0 e0       	ldi	r31, 0x00	; 0
    12fe:	80 81       	ld	r24, Z
    1300:	48 2f       	mov	r20, r24
    1302:	e9 81       	ldd	r30, Y+1	; 0x01
    1304:	fa 81       	ldd	r31, Y+2	; 0x02
    1306:	81 81       	ldd	r24, Z+1	; 0x01
    1308:	28 2f       	mov	r18, r24
    130a:	30 e0       	ldi	r19, 0x00	; 0
    130c:	81 e0       	ldi	r24, 0x01	; 1
    130e:	90 e0       	ldi	r25, 0x00	; 0
    1310:	02 2e       	mov	r0, r18
    1312:	02 c0       	rjmp	.+4      	; 0x1318 <pin_init+0x2ac>
    1314:	88 0f       	add	r24, r24
    1316:	99 1f       	adc	r25, r25
    1318:	0a 94       	dec	r0
    131a:	e2 f7       	brpl	.-8      	; 0x1314 <pin_init+0x2a8>
    131c:	80 95       	com	r24
    131e:	84 23       	and	r24, r20
    1320:	8c 93       	st	X, r24
    1322:	2b c1       	rjmp	.+598    	; 0x157a <pin_init+0x50e>
		}
		break;
	case F:
		if(Pin->direction){
    1324:	e9 81       	ldd	r30, Y+1	; 0x01
    1326:	fa 81       	ldd	r31, Y+2	; 0x02
    1328:	80 81       	ld	r24, Z
    132a:	88 23       	and	r24, r24
    132c:	b1 f0       	breq	.+44     	; 0x135a <pin_init+0x2ee>
			SET_BIT(DIR_F, Pin->pin_num);
    132e:	a0 e3       	ldi	r26, 0x30	; 48
    1330:	b0 e0       	ldi	r27, 0x00	; 0
    1332:	e0 e3       	ldi	r30, 0x30	; 48
    1334:	f0 e0       	ldi	r31, 0x00	; 0
    1336:	80 81       	ld	r24, Z
    1338:	48 2f       	mov	r20, r24
    133a:	e9 81       	ldd	r30, Y+1	; 0x01
    133c:	fa 81       	ldd	r31, Y+2	; 0x02
    133e:	81 81       	ldd	r24, Z+1	; 0x01
    1340:	28 2f       	mov	r18, r24
    1342:	30 e0       	ldi	r19, 0x00	; 0
    1344:	81 e0       	ldi	r24, 0x01	; 1
    1346:	90 e0       	ldi	r25, 0x00	; 0
    1348:	02 2e       	mov	r0, r18
    134a:	02 c0       	rjmp	.+4      	; 0x1350 <pin_init+0x2e4>
    134c:	88 0f       	add	r24, r24
    134e:	99 1f       	adc	r25, r25
    1350:	0a 94       	dec	r0
    1352:	e2 f7       	brpl	.-8      	; 0x134c <pin_init+0x2e0>
    1354:	84 2b       	or	r24, r20
    1356:	8c 93       	st	X, r24
    1358:	10 c1       	rjmp	.+544    	; 0x157a <pin_init+0x50e>
		}else{
			CLEAR_BIT(DIR_F, Pin->pin_num);
    135a:	a0 e3       	ldi	r26, 0x30	; 48
    135c:	b0 e0       	ldi	r27, 0x00	; 0
    135e:	e0 e3       	ldi	r30, 0x30	; 48
    1360:	f0 e0       	ldi	r31, 0x00	; 0
    1362:	80 81       	ld	r24, Z
    1364:	48 2f       	mov	r20, r24
    1366:	e9 81       	ldd	r30, Y+1	; 0x01
    1368:	fa 81       	ldd	r31, Y+2	; 0x02
    136a:	81 81       	ldd	r24, Z+1	; 0x01
    136c:	28 2f       	mov	r18, r24
    136e:	30 e0       	ldi	r19, 0x00	; 0
    1370:	81 e0       	ldi	r24, 0x01	; 1
    1372:	90 e0       	ldi	r25, 0x00	; 0
    1374:	02 2e       	mov	r0, r18
    1376:	02 c0       	rjmp	.+4      	; 0x137c <pin_init+0x310>
    1378:	88 0f       	add	r24, r24
    137a:	99 1f       	adc	r25, r25
    137c:	0a 94       	dec	r0
    137e:	e2 f7       	brpl	.-8      	; 0x1378 <pin_init+0x30c>
    1380:	80 95       	com	r24
    1382:	84 23       	and	r24, r20
    1384:	8c 93       	st	X, r24
    1386:	f9 c0       	rjmp	.+498    	; 0x157a <pin_init+0x50e>
		}
		break;
	case G:
		if(Pin->direction){
    1388:	e9 81       	ldd	r30, Y+1	; 0x01
    138a:	fa 81       	ldd	r31, Y+2	; 0x02
    138c:	80 81       	ld	r24, Z
    138e:	88 23       	and	r24, r24
    1390:	b1 f0       	breq	.+44     	; 0x13be <pin_init+0x352>
			SET_BIT(DIR_G, Pin->pin_num);
    1392:	a3 e3       	ldi	r26, 0x33	; 51
    1394:	b0 e0       	ldi	r27, 0x00	; 0
    1396:	e3 e3       	ldi	r30, 0x33	; 51
    1398:	f0 e0       	ldi	r31, 0x00	; 0
    139a:	80 81       	ld	r24, Z
    139c:	48 2f       	mov	r20, r24
    139e:	e9 81       	ldd	r30, Y+1	; 0x01
    13a0:	fa 81       	ldd	r31, Y+2	; 0x02
    13a2:	81 81       	ldd	r24, Z+1	; 0x01
    13a4:	28 2f       	mov	r18, r24
    13a6:	30 e0       	ldi	r19, 0x00	; 0
    13a8:	81 e0       	ldi	r24, 0x01	; 1
    13aa:	90 e0       	ldi	r25, 0x00	; 0
    13ac:	02 2e       	mov	r0, r18
    13ae:	02 c0       	rjmp	.+4      	; 0x13b4 <pin_init+0x348>
    13b0:	88 0f       	add	r24, r24
    13b2:	99 1f       	adc	r25, r25
    13b4:	0a 94       	dec	r0
    13b6:	e2 f7       	brpl	.-8      	; 0x13b0 <pin_init+0x344>
    13b8:	84 2b       	or	r24, r20
    13ba:	8c 93       	st	X, r24
    13bc:	de c0       	rjmp	.+444    	; 0x157a <pin_init+0x50e>
		}else{
			CLEAR_BIT(DIR_G, Pin->pin_num);
    13be:	a3 e3       	ldi	r26, 0x33	; 51
    13c0:	b0 e0       	ldi	r27, 0x00	; 0
    13c2:	e3 e3       	ldi	r30, 0x33	; 51
    13c4:	f0 e0       	ldi	r31, 0x00	; 0
    13c6:	80 81       	ld	r24, Z
    13c8:	48 2f       	mov	r20, r24
    13ca:	e9 81       	ldd	r30, Y+1	; 0x01
    13cc:	fa 81       	ldd	r31, Y+2	; 0x02
    13ce:	81 81       	ldd	r24, Z+1	; 0x01
    13d0:	28 2f       	mov	r18, r24
    13d2:	30 e0       	ldi	r19, 0x00	; 0
    13d4:	81 e0       	ldi	r24, 0x01	; 1
    13d6:	90 e0       	ldi	r25, 0x00	; 0
    13d8:	02 2e       	mov	r0, r18
    13da:	02 c0       	rjmp	.+4      	; 0x13e0 <pin_init+0x374>
    13dc:	88 0f       	add	r24, r24
    13de:	99 1f       	adc	r25, r25
    13e0:	0a 94       	dec	r0
    13e2:	e2 f7       	brpl	.-8      	; 0x13dc <pin_init+0x370>
    13e4:	80 95       	com	r24
    13e6:	84 23       	and	r24, r20
    13e8:	8c 93       	st	X, r24
    13ea:	c7 c0       	rjmp	.+398    	; 0x157a <pin_init+0x50e>
		}
		break;
	case H:
		if(Pin->direction){
    13ec:	e9 81       	ldd	r30, Y+1	; 0x01
    13ee:	fa 81       	ldd	r31, Y+2	; 0x02
    13f0:	80 81       	ld	r24, Z
    13f2:	88 23       	and	r24, r24
    13f4:	b1 f0       	breq	.+44     	; 0x1422 <pin_init+0x3b6>
			SET_BIT(DIR_H, Pin->pin_num);
    13f6:	a1 e0       	ldi	r26, 0x01	; 1
    13f8:	b1 e0       	ldi	r27, 0x01	; 1
    13fa:	e1 e0       	ldi	r30, 0x01	; 1
    13fc:	f1 e0       	ldi	r31, 0x01	; 1
    13fe:	80 81       	ld	r24, Z
    1400:	48 2f       	mov	r20, r24
    1402:	e9 81       	ldd	r30, Y+1	; 0x01
    1404:	fa 81       	ldd	r31, Y+2	; 0x02
    1406:	81 81       	ldd	r24, Z+1	; 0x01
    1408:	28 2f       	mov	r18, r24
    140a:	30 e0       	ldi	r19, 0x00	; 0
    140c:	81 e0       	ldi	r24, 0x01	; 1
    140e:	90 e0       	ldi	r25, 0x00	; 0
    1410:	02 2e       	mov	r0, r18
    1412:	02 c0       	rjmp	.+4      	; 0x1418 <pin_init+0x3ac>
    1414:	88 0f       	add	r24, r24
    1416:	99 1f       	adc	r25, r25
    1418:	0a 94       	dec	r0
    141a:	e2 f7       	brpl	.-8      	; 0x1414 <pin_init+0x3a8>
    141c:	84 2b       	or	r24, r20
    141e:	8c 93       	st	X, r24
    1420:	ac c0       	rjmp	.+344    	; 0x157a <pin_init+0x50e>
		}else{
			CLEAR_BIT(DIR_H, Pin->pin_num);
    1422:	a1 e0       	ldi	r26, 0x01	; 1
    1424:	b1 e0       	ldi	r27, 0x01	; 1
    1426:	e1 e0       	ldi	r30, 0x01	; 1
    1428:	f1 e0       	ldi	r31, 0x01	; 1
    142a:	80 81       	ld	r24, Z
    142c:	48 2f       	mov	r20, r24
    142e:	e9 81       	ldd	r30, Y+1	; 0x01
    1430:	fa 81       	ldd	r31, Y+2	; 0x02
    1432:	81 81       	ldd	r24, Z+1	; 0x01
    1434:	28 2f       	mov	r18, r24
    1436:	30 e0       	ldi	r19, 0x00	; 0
    1438:	81 e0       	ldi	r24, 0x01	; 1
    143a:	90 e0       	ldi	r25, 0x00	; 0
    143c:	02 2e       	mov	r0, r18
    143e:	02 c0       	rjmp	.+4      	; 0x1444 <pin_init+0x3d8>
    1440:	88 0f       	add	r24, r24
    1442:	99 1f       	adc	r25, r25
    1444:	0a 94       	dec	r0
    1446:	e2 f7       	brpl	.-8      	; 0x1440 <pin_init+0x3d4>
    1448:	80 95       	com	r24
    144a:	84 23       	and	r24, r20
    144c:	8c 93       	st	X, r24
    144e:	95 c0       	rjmp	.+298    	; 0x157a <pin_init+0x50e>
		}
		break;
	case J:
		if(Pin->direction){
    1450:	e9 81       	ldd	r30, Y+1	; 0x01
    1452:	fa 81       	ldd	r31, Y+2	; 0x02
    1454:	80 81       	ld	r24, Z
    1456:	88 23       	and	r24, r24
    1458:	b1 f0       	breq	.+44     	; 0x1486 <pin_init+0x41a>
			SET_BIT(DIR_J, Pin->pin_num);
    145a:	a4 e0       	ldi	r26, 0x04	; 4
    145c:	b1 e0       	ldi	r27, 0x01	; 1
    145e:	e4 e0       	ldi	r30, 0x04	; 4
    1460:	f1 e0       	ldi	r31, 0x01	; 1
    1462:	80 81       	ld	r24, Z
    1464:	48 2f       	mov	r20, r24
    1466:	e9 81       	ldd	r30, Y+1	; 0x01
    1468:	fa 81       	ldd	r31, Y+2	; 0x02
    146a:	81 81       	ldd	r24, Z+1	; 0x01
    146c:	28 2f       	mov	r18, r24
    146e:	30 e0       	ldi	r19, 0x00	; 0
    1470:	81 e0       	ldi	r24, 0x01	; 1
    1472:	90 e0       	ldi	r25, 0x00	; 0
    1474:	02 2e       	mov	r0, r18
    1476:	02 c0       	rjmp	.+4      	; 0x147c <pin_init+0x410>
    1478:	88 0f       	add	r24, r24
    147a:	99 1f       	adc	r25, r25
    147c:	0a 94       	dec	r0
    147e:	e2 f7       	brpl	.-8      	; 0x1478 <pin_init+0x40c>
    1480:	84 2b       	or	r24, r20
    1482:	8c 93       	st	X, r24
    1484:	7a c0       	rjmp	.+244    	; 0x157a <pin_init+0x50e>
		}else{
			CLEAR_BIT(DIR_J, Pin->pin_num);
    1486:	a4 e0       	ldi	r26, 0x04	; 4
    1488:	b1 e0       	ldi	r27, 0x01	; 1
    148a:	e4 e0       	ldi	r30, 0x04	; 4
    148c:	f1 e0       	ldi	r31, 0x01	; 1
    148e:	80 81       	ld	r24, Z
    1490:	48 2f       	mov	r20, r24
    1492:	e9 81       	ldd	r30, Y+1	; 0x01
    1494:	fa 81       	ldd	r31, Y+2	; 0x02
    1496:	81 81       	ldd	r24, Z+1	; 0x01
    1498:	28 2f       	mov	r18, r24
    149a:	30 e0       	ldi	r19, 0x00	; 0
    149c:	81 e0       	ldi	r24, 0x01	; 1
    149e:	90 e0       	ldi	r25, 0x00	; 0
    14a0:	02 2e       	mov	r0, r18
    14a2:	02 c0       	rjmp	.+4      	; 0x14a8 <pin_init+0x43c>
    14a4:	88 0f       	add	r24, r24
    14a6:	99 1f       	adc	r25, r25
    14a8:	0a 94       	dec	r0
    14aa:	e2 f7       	brpl	.-8      	; 0x14a4 <pin_init+0x438>
    14ac:	80 95       	com	r24
    14ae:	84 23       	and	r24, r20
    14b0:	8c 93       	st	X, r24
    14b2:	63 c0       	rjmp	.+198    	; 0x157a <pin_init+0x50e>
		}
		break;
	case K:
		if(Pin->direction){
    14b4:	e9 81       	ldd	r30, Y+1	; 0x01
    14b6:	fa 81       	ldd	r31, Y+2	; 0x02
    14b8:	80 81       	ld	r24, Z
    14ba:	88 23       	and	r24, r24
    14bc:	b1 f0       	breq	.+44     	; 0x14ea <pin_init+0x47e>
			SET_BIT(DIR_K, Pin->pin_num);
    14be:	a7 e0       	ldi	r26, 0x07	; 7
    14c0:	b1 e0       	ldi	r27, 0x01	; 1
    14c2:	e7 e0       	ldi	r30, 0x07	; 7
    14c4:	f1 e0       	ldi	r31, 0x01	; 1
    14c6:	80 81       	ld	r24, Z
    14c8:	48 2f       	mov	r20, r24
    14ca:	e9 81       	ldd	r30, Y+1	; 0x01
    14cc:	fa 81       	ldd	r31, Y+2	; 0x02
    14ce:	81 81       	ldd	r24, Z+1	; 0x01
    14d0:	28 2f       	mov	r18, r24
    14d2:	30 e0       	ldi	r19, 0x00	; 0
    14d4:	81 e0       	ldi	r24, 0x01	; 1
    14d6:	90 e0       	ldi	r25, 0x00	; 0
    14d8:	02 2e       	mov	r0, r18
    14da:	02 c0       	rjmp	.+4      	; 0x14e0 <pin_init+0x474>
    14dc:	88 0f       	add	r24, r24
    14de:	99 1f       	adc	r25, r25
    14e0:	0a 94       	dec	r0
    14e2:	e2 f7       	brpl	.-8      	; 0x14dc <pin_init+0x470>
    14e4:	84 2b       	or	r24, r20
    14e6:	8c 93       	st	X, r24
    14e8:	48 c0       	rjmp	.+144    	; 0x157a <pin_init+0x50e>
		}else{
			CLEAR_BIT(DIR_K, Pin->pin_num);
    14ea:	a7 e0       	ldi	r26, 0x07	; 7
    14ec:	b1 e0       	ldi	r27, 0x01	; 1
    14ee:	e7 e0       	ldi	r30, 0x07	; 7
    14f0:	f1 e0       	ldi	r31, 0x01	; 1
    14f2:	80 81       	ld	r24, Z
    14f4:	48 2f       	mov	r20, r24
    14f6:	e9 81       	ldd	r30, Y+1	; 0x01
    14f8:	fa 81       	ldd	r31, Y+2	; 0x02
    14fa:	81 81       	ldd	r24, Z+1	; 0x01
    14fc:	28 2f       	mov	r18, r24
    14fe:	30 e0       	ldi	r19, 0x00	; 0
    1500:	81 e0       	ldi	r24, 0x01	; 1
    1502:	90 e0       	ldi	r25, 0x00	; 0
    1504:	02 2e       	mov	r0, r18
    1506:	02 c0       	rjmp	.+4      	; 0x150c <pin_init+0x4a0>
    1508:	88 0f       	add	r24, r24
    150a:	99 1f       	adc	r25, r25
    150c:	0a 94       	dec	r0
    150e:	e2 f7       	brpl	.-8      	; 0x1508 <pin_init+0x49c>
    1510:	80 95       	com	r24
    1512:	84 23       	and	r24, r20
    1514:	8c 93       	st	X, r24
    1516:	31 c0       	rjmp	.+98     	; 0x157a <pin_init+0x50e>
		}
		break;
	case L:
		if(Pin->direction){
    1518:	e9 81       	ldd	r30, Y+1	; 0x01
    151a:	fa 81       	ldd	r31, Y+2	; 0x02
    151c:	80 81       	ld	r24, Z
    151e:	88 23       	and	r24, r24
    1520:	b1 f0       	breq	.+44     	; 0x154e <pin_init+0x4e2>
			SET_BIT(DIR_L, Pin->pin_num);
    1522:	aa e0       	ldi	r26, 0x0A	; 10
    1524:	b1 e0       	ldi	r27, 0x01	; 1
    1526:	ea e0       	ldi	r30, 0x0A	; 10
    1528:	f1 e0       	ldi	r31, 0x01	; 1
    152a:	80 81       	ld	r24, Z
    152c:	48 2f       	mov	r20, r24
    152e:	e9 81       	ldd	r30, Y+1	; 0x01
    1530:	fa 81       	ldd	r31, Y+2	; 0x02
    1532:	81 81       	ldd	r24, Z+1	; 0x01
    1534:	28 2f       	mov	r18, r24
    1536:	30 e0       	ldi	r19, 0x00	; 0
    1538:	81 e0       	ldi	r24, 0x01	; 1
    153a:	90 e0       	ldi	r25, 0x00	; 0
    153c:	02 2e       	mov	r0, r18
    153e:	02 c0       	rjmp	.+4      	; 0x1544 <pin_init+0x4d8>
    1540:	88 0f       	add	r24, r24
    1542:	99 1f       	adc	r25, r25
    1544:	0a 94       	dec	r0
    1546:	e2 f7       	brpl	.-8      	; 0x1540 <pin_init+0x4d4>
    1548:	84 2b       	or	r24, r20
    154a:	8c 93       	st	X, r24
    154c:	16 c0       	rjmp	.+44     	; 0x157a <pin_init+0x50e>
		}else{
			CLEAR_BIT(DIR_L, Pin->pin_num);
    154e:	aa e0       	ldi	r26, 0x0A	; 10
    1550:	b1 e0       	ldi	r27, 0x01	; 1
    1552:	ea e0       	ldi	r30, 0x0A	; 10
    1554:	f1 e0       	ldi	r31, 0x01	; 1
    1556:	80 81       	ld	r24, Z
    1558:	48 2f       	mov	r20, r24
    155a:	e9 81       	ldd	r30, Y+1	; 0x01
    155c:	fa 81       	ldd	r31, Y+2	; 0x02
    155e:	81 81       	ldd	r24, Z+1	; 0x01
    1560:	28 2f       	mov	r18, r24
    1562:	30 e0       	ldi	r19, 0x00	; 0
    1564:	81 e0       	ldi	r24, 0x01	; 1
    1566:	90 e0       	ldi	r25, 0x00	; 0
    1568:	02 2e       	mov	r0, r18
    156a:	02 c0       	rjmp	.+4      	; 0x1570 <pin_init+0x504>
    156c:	88 0f       	add	r24, r24
    156e:	99 1f       	adc	r25, r25
    1570:	0a 94       	dec	r0
    1572:	e2 f7       	brpl	.-8      	; 0x156c <pin_init+0x500>
    1574:	80 95       	com	r24
    1576:	84 23       	and	r24, r20
    1578:	8c 93       	st	X, r24
		}
		break;
	}
}
    157a:	0f 90       	pop	r0
    157c:	0f 90       	pop	r0
    157e:	0f 90       	pop	r0
    1580:	0f 90       	pop	r0
    1582:	cf 91       	pop	r28
    1584:	df 91       	pop	r29
    1586:	08 95       	ret

00001588 <port_init>:

void port_init(PORT_Config_t * Port) {
    1588:	df 93       	push	r29
    158a:	cf 93       	push	r28
    158c:	00 d0       	rcall	.+0      	; 0x158e <port_init+0x6>
    158e:	0f 92       	push	r0
    1590:	cd b7       	in	r28, 0x3d	; 61
    1592:	de b7       	in	r29, 0x3e	; 62
    1594:	9a 83       	std	Y+2, r25	; 0x02
    1596:	89 83       	std	Y+1, r24	; 0x01
	switch(Port -> port){
    1598:	e9 81       	ldd	r30, Y+1	; 0x01
    159a:	fa 81       	ldd	r31, Y+2	; 0x02
    159c:	82 81       	ldd	r24, Z+2	; 0x02
    159e:	28 2f       	mov	r18, r24
    15a0:	30 e0       	ldi	r19, 0x00	; 0
    15a2:	3c 83       	std	Y+4, r19	; 0x04
    15a4:	2b 83       	std	Y+3, r18	; 0x03
    15a6:	8b 81       	ldd	r24, Y+3	; 0x03
    15a8:	9c 81       	ldd	r25, Y+4	; 0x04
    15aa:	85 30       	cpi	r24, 0x05	; 5
    15ac:	91 05       	cpc	r25, r1
    15ae:	09 f4       	brne	.+2      	; 0x15b2 <port_init+0x2a>
    15b0:	6f c0       	rjmp	.+222    	; 0x1690 <port_init+0x108>
    15b2:	2b 81       	ldd	r18, Y+3	; 0x03
    15b4:	3c 81       	ldd	r19, Y+4	; 0x04
    15b6:	26 30       	cpi	r18, 0x06	; 6
    15b8:	31 05       	cpc	r19, r1
    15ba:	14 f5       	brge	.+68     	; 0x1600 <port_init+0x78>
    15bc:	8b 81       	ldd	r24, Y+3	; 0x03
    15be:	9c 81       	ldd	r25, Y+4	; 0x04
    15c0:	82 30       	cpi	r24, 0x02	; 2
    15c2:	91 05       	cpc	r25, r1
    15c4:	09 f4       	brne	.+2      	; 0x15c8 <port_init+0x40>
    15c6:	4f c0       	rjmp	.+158    	; 0x1666 <port_init+0xde>
    15c8:	2b 81       	ldd	r18, Y+3	; 0x03
    15ca:	3c 81       	ldd	r19, Y+4	; 0x04
    15cc:	23 30       	cpi	r18, 0x03	; 3
    15ce:	31 05       	cpc	r19, r1
    15d0:	54 f4       	brge	.+20     	; 0x15e6 <port_init+0x5e>
    15d2:	8b 81       	ldd	r24, Y+3	; 0x03
    15d4:	9c 81       	ldd	r25, Y+4	; 0x04
    15d6:	00 97       	sbiw	r24, 0x00	; 0
    15d8:	c1 f1       	breq	.+112    	; 0x164a <port_init+0xc2>
    15da:	2b 81       	ldd	r18, Y+3	; 0x03
    15dc:	3c 81       	ldd	r19, Y+4	; 0x04
    15de:	21 30       	cpi	r18, 0x01	; 1
    15e0:	31 05       	cpc	r19, r1
    15e2:	d1 f1       	breq	.+116    	; 0x1658 <port_init+0xd0>
    15e4:	7e c0       	rjmp	.+252    	; 0x16e2 <port_init+0x15a>
    15e6:	8b 81       	ldd	r24, Y+3	; 0x03
    15e8:	9c 81       	ldd	r25, Y+4	; 0x04
    15ea:	83 30       	cpi	r24, 0x03	; 3
    15ec:	91 05       	cpc	r25, r1
    15ee:	09 f4       	brne	.+2      	; 0x15f2 <port_init+0x6a>
    15f0:	41 c0       	rjmp	.+130    	; 0x1674 <port_init+0xec>
    15f2:	2b 81       	ldd	r18, Y+3	; 0x03
    15f4:	3c 81       	ldd	r19, Y+4	; 0x04
    15f6:	24 30       	cpi	r18, 0x04	; 4
    15f8:	31 05       	cpc	r19, r1
    15fa:	09 f4       	brne	.+2      	; 0x15fe <port_init+0x76>
    15fc:	42 c0       	rjmp	.+132    	; 0x1682 <port_init+0xfa>
    15fe:	71 c0       	rjmp	.+226    	; 0x16e2 <port_init+0x15a>
    1600:	8b 81       	ldd	r24, Y+3	; 0x03
    1602:	9c 81       	ldd	r25, Y+4	; 0x04
    1604:	88 30       	cpi	r24, 0x08	; 8
    1606:	91 05       	cpc	r25, r1
    1608:	09 f4       	brne	.+2      	; 0x160c <port_init+0x84>
    160a:	57 c0       	rjmp	.+174    	; 0x16ba <port_init+0x132>
    160c:	2b 81       	ldd	r18, Y+3	; 0x03
    160e:	3c 81       	ldd	r19, Y+4	; 0x04
    1610:	29 30       	cpi	r18, 0x09	; 9
    1612:	31 05       	cpc	r19, r1
    1614:	6c f4       	brge	.+26     	; 0x1630 <port_init+0xa8>
    1616:	8b 81       	ldd	r24, Y+3	; 0x03
    1618:	9c 81       	ldd	r25, Y+4	; 0x04
    161a:	86 30       	cpi	r24, 0x06	; 6
    161c:	91 05       	cpc	r25, r1
    161e:	09 f4       	brne	.+2      	; 0x1622 <port_init+0x9a>
    1620:	3e c0       	rjmp	.+124    	; 0x169e <port_init+0x116>
    1622:	2b 81       	ldd	r18, Y+3	; 0x03
    1624:	3c 81       	ldd	r19, Y+4	; 0x04
    1626:	27 30       	cpi	r18, 0x07	; 7
    1628:	31 05       	cpc	r19, r1
    162a:	09 f4       	brne	.+2      	; 0x162e <port_init+0xa6>
    162c:	3f c0       	rjmp	.+126    	; 0x16ac <port_init+0x124>
    162e:	59 c0       	rjmp	.+178    	; 0x16e2 <port_init+0x15a>
    1630:	8b 81       	ldd	r24, Y+3	; 0x03
    1632:	9c 81       	ldd	r25, Y+4	; 0x04
    1634:	89 30       	cpi	r24, 0x09	; 9
    1636:	91 05       	cpc	r25, r1
    1638:	09 f4       	brne	.+2      	; 0x163c <port_init+0xb4>
    163a:	46 c0       	rjmp	.+140    	; 0x16c8 <port_init+0x140>
    163c:	2b 81       	ldd	r18, Y+3	; 0x03
    163e:	3c 81       	ldd	r19, Y+4	; 0x04
    1640:	2a 30       	cpi	r18, 0x0A	; 10
    1642:	31 05       	cpc	r19, r1
    1644:	09 f4       	brne	.+2      	; 0x1648 <port_init+0xc0>
    1646:	47 c0       	rjmp	.+142    	; 0x16d6 <port_init+0x14e>
    1648:	4c c0       	rjmp	.+152    	; 0x16e2 <port_init+0x15a>
		case A:
			DIR_A = Port->direction;
    164a:	e1 e2       	ldi	r30, 0x21	; 33
    164c:	f0 e0       	ldi	r31, 0x00	; 0
    164e:	a9 81       	ldd	r26, Y+1	; 0x01
    1650:	ba 81       	ldd	r27, Y+2	; 0x02
    1652:	8c 91       	ld	r24, X
    1654:	80 83       	st	Z, r24
    1656:	45 c0       	rjmp	.+138    	; 0x16e2 <port_init+0x15a>
			break;
		case B:
			DIR_B = Port->direction;
    1658:	e4 e2       	ldi	r30, 0x24	; 36
    165a:	f0 e0       	ldi	r31, 0x00	; 0
    165c:	a9 81       	ldd	r26, Y+1	; 0x01
    165e:	ba 81       	ldd	r27, Y+2	; 0x02
    1660:	8c 91       	ld	r24, X
    1662:	80 83       	st	Z, r24
    1664:	3e c0       	rjmp	.+124    	; 0x16e2 <port_init+0x15a>
			break;
		case C:
			DIR_C = Port->direction;
    1666:	e7 e2       	ldi	r30, 0x27	; 39
    1668:	f0 e0       	ldi	r31, 0x00	; 0
    166a:	a9 81       	ldd	r26, Y+1	; 0x01
    166c:	ba 81       	ldd	r27, Y+2	; 0x02
    166e:	8c 91       	ld	r24, X
    1670:	80 83       	st	Z, r24
    1672:	37 c0       	rjmp	.+110    	; 0x16e2 <port_init+0x15a>
			break;
		case D:
			DIR_D = Port->direction;
    1674:	ea e2       	ldi	r30, 0x2A	; 42
    1676:	f0 e0       	ldi	r31, 0x00	; 0
    1678:	a9 81       	ldd	r26, Y+1	; 0x01
    167a:	ba 81       	ldd	r27, Y+2	; 0x02
    167c:	8c 91       	ld	r24, X
    167e:	80 83       	st	Z, r24
    1680:	30 c0       	rjmp	.+96     	; 0x16e2 <port_init+0x15a>
			break;
		case E:
			DIR_E = Port->direction;
    1682:	ed e2       	ldi	r30, 0x2D	; 45
    1684:	f0 e0       	ldi	r31, 0x00	; 0
    1686:	a9 81       	ldd	r26, Y+1	; 0x01
    1688:	ba 81       	ldd	r27, Y+2	; 0x02
    168a:	8c 91       	ld	r24, X
    168c:	80 83       	st	Z, r24
    168e:	29 c0       	rjmp	.+82     	; 0x16e2 <port_init+0x15a>
			break;
		case F:
			DIR_F = Port->direction;
    1690:	e0 e3       	ldi	r30, 0x30	; 48
    1692:	f0 e0       	ldi	r31, 0x00	; 0
    1694:	a9 81       	ldd	r26, Y+1	; 0x01
    1696:	ba 81       	ldd	r27, Y+2	; 0x02
    1698:	8c 91       	ld	r24, X
    169a:	80 83       	st	Z, r24
    169c:	22 c0       	rjmp	.+68     	; 0x16e2 <port_init+0x15a>
			break;
		case G:
			DIR_G = Port->direction;
    169e:	e3 e3       	ldi	r30, 0x33	; 51
    16a0:	f0 e0       	ldi	r31, 0x00	; 0
    16a2:	a9 81       	ldd	r26, Y+1	; 0x01
    16a4:	ba 81       	ldd	r27, Y+2	; 0x02
    16a6:	8c 91       	ld	r24, X
    16a8:	80 83       	st	Z, r24
    16aa:	1b c0       	rjmp	.+54     	; 0x16e2 <port_init+0x15a>
			break;
		case H:
			DIR_H = Port->direction;
    16ac:	e1 e0       	ldi	r30, 0x01	; 1
    16ae:	f1 e0       	ldi	r31, 0x01	; 1
    16b0:	a9 81       	ldd	r26, Y+1	; 0x01
    16b2:	ba 81       	ldd	r27, Y+2	; 0x02
    16b4:	8c 91       	ld	r24, X
    16b6:	80 83       	st	Z, r24
    16b8:	14 c0       	rjmp	.+40     	; 0x16e2 <port_init+0x15a>
			break;
		case J:
			DIR_J = Port->direction;
    16ba:	e4 e0       	ldi	r30, 0x04	; 4
    16bc:	f1 e0       	ldi	r31, 0x01	; 1
    16be:	a9 81       	ldd	r26, Y+1	; 0x01
    16c0:	ba 81       	ldd	r27, Y+2	; 0x02
    16c2:	8c 91       	ld	r24, X
    16c4:	80 83       	st	Z, r24
    16c6:	0d c0       	rjmp	.+26     	; 0x16e2 <port_init+0x15a>
			break;
		case K:
			DIR_K = Port->direction;
    16c8:	e7 e0       	ldi	r30, 0x07	; 7
    16ca:	f1 e0       	ldi	r31, 0x01	; 1
    16cc:	a9 81       	ldd	r26, Y+1	; 0x01
    16ce:	ba 81       	ldd	r27, Y+2	; 0x02
    16d0:	8c 91       	ld	r24, X
    16d2:	80 83       	st	Z, r24
    16d4:	06 c0       	rjmp	.+12     	; 0x16e2 <port_init+0x15a>
			break;
		case L:
			DIR_L = Port->direction;
    16d6:	ea e0       	ldi	r30, 0x0A	; 10
    16d8:	f1 e0       	ldi	r31, 0x01	; 1
    16da:	a9 81       	ldd	r26, Y+1	; 0x01
    16dc:	ba 81       	ldd	r27, Y+2	; 0x02
    16de:	8c 91       	ld	r24, X
    16e0:	80 83       	st	Z, r24
			break;
		}
}
    16e2:	0f 90       	pop	r0
    16e4:	0f 90       	pop	r0
    16e6:	0f 90       	pop	r0
    16e8:	0f 90       	pop	r0
    16ea:	cf 91       	pop	r28
    16ec:	df 91       	pop	r29
    16ee:	08 95       	ret

000016f0 <pin_read>:

uint8_t pin_read(PIN_Config_t * Pin) {
    16f0:	df 93       	push	r29
    16f2:	cf 93       	push	r28
    16f4:	00 d0       	rcall	.+0      	; 0x16f6 <pin_read+0x6>
    16f6:	0f 92       	push	r0
    16f8:	0f 92       	push	r0
    16fa:	cd b7       	in	r28, 0x3d	; 61
    16fc:	de b7       	in	r29, 0x3e	; 62
    16fe:	9a 83       	std	Y+2, r25	; 0x02
    1700:	89 83       	std	Y+1, r24	; 0x01
	switch(Pin -> port){
    1702:	e9 81       	ldd	r30, Y+1	; 0x01
    1704:	fa 81       	ldd	r31, Y+2	; 0x02
    1706:	83 81       	ldd	r24, Z+3	; 0x03
    1708:	28 2f       	mov	r18, r24
    170a:	30 e0       	ldi	r19, 0x00	; 0
    170c:	3d 83       	std	Y+5, r19	; 0x05
    170e:	2c 83       	std	Y+4, r18	; 0x04
    1710:	8c 81       	ldd	r24, Y+4	; 0x04
    1712:	9d 81       	ldd	r25, Y+5	; 0x05
    1714:	85 30       	cpi	r24, 0x05	; 5
    1716:	91 05       	cpc	r25, r1
    1718:	09 f4       	brne	.+2      	; 0x171c <pin_read+0x2c>
    171a:	b1 c0       	rjmp	.+354    	; 0x187e <pin_read+0x18e>
    171c:	2c 81       	ldd	r18, Y+4	; 0x04
    171e:	3d 81       	ldd	r19, Y+5	; 0x05
    1720:	26 30       	cpi	r18, 0x06	; 6
    1722:	31 05       	cpc	r19, r1
    1724:	1c f5       	brge	.+70     	; 0x176c <pin_read+0x7c>
    1726:	8c 81       	ldd	r24, Y+4	; 0x04
    1728:	9d 81       	ldd	r25, Y+5	; 0x05
    172a:	82 30       	cpi	r24, 0x02	; 2
    172c:	91 05       	cpc	r25, r1
    172e:	09 f4       	brne	.+2      	; 0x1732 <pin_read+0x42>
    1730:	6a c0       	rjmp	.+212    	; 0x1806 <pin_read+0x116>
    1732:	2c 81       	ldd	r18, Y+4	; 0x04
    1734:	3d 81       	ldd	r19, Y+5	; 0x05
    1736:	23 30       	cpi	r18, 0x03	; 3
    1738:	31 05       	cpc	r19, r1
    173a:	5c f4       	brge	.+22     	; 0x1752 <pin_read+0x62>
    173c:	8c 81       	ldd	r24, Y+4	; 0x04
    173e:	9d 81       	ldd	r25, Y+5	; 0x05
    1740:	00 97       	sbiw	r24, 0x00	; 0
    1742:	c9 f1       	breq	.+114    	; 0x17b6 <pin_read+0xc6>
    1744:	2c 81       	ldd	r18, Y+4	; 0x04
    1746:	3d 81       	ldd	r19, Y+5	; 0x05
    1748:	21 30       	cpi	r18, 0x01	; 1
    174a:	31 05       	cpc	r19, r1
    174c:	09 f4       	brne	.+2      	; 0x1750 <pin_read+0x60>
    174e:	47 c0       	rjmp	.+142    	; 0x17de <pin_read+0xee>
    1750:	0e c1       	rjmp	.+540    	; 0x196e <pin_read+0x27e>
    1752:	8c 81       	ldd	r24, Y+4	; 0x04
    1754:	9d 81       	ldd	r25, Y+5	; 0x05
    1756:	83 30       	cpi	r24, 0x03	; 3
    1758:	91 05       	cpc	r25, r1
    175a:	09 f4       	brne	.+2      	; 0x175e <pin_read+0x6e>
    175c:	68 c0       	rjmp	.+208    	; 0x182e <pin_read+0x13e>
    175e:	2c 81       	ldd	r18, Y+4	; 0x04
    1760:	3d 81       	ldd	r19, Y+5	; 0x05
    1762:	24 30       	cpi	r18, 0x04	; 4
    1764:	31 05       	cpc	r19, r1
    1766:	09 f4       	brne	.+2      	; 0x176a <pin_read+0x7a>
    1768:	76 c0       	rjmp	.+236    	; 0x1856 <pin_read+0x166>
    176a:	01 c1       	rjmp	.+514    	; 0x196e <pin_read+0x27e>
    176c:	8c 81       	ldd	r24, Y+4	; 0x04
    176e:	9d 81       	ldd	r25, Y+5	; 0x05
    1770:	88 30       	cpi	r24, 0x08	; 8
    1772:	91 05       	cpc	r25, r1
    1774:	09 f4       	brne	.+2      	; 0x1778 <pin_read+0x88>
    1776:	bf c0       	rjmp	.+382    	; 0x18f6 <pin_read+0x206>
    1778:	2c 81       	ldd	r18, Y+4	; 0x04
    177a:	3d 81       	ldd	r19, Y+5	; 0x05
    177c:	29 30       	cpi	r18, 0x09	; 9
    177e:	31 05       	cpc	r19, r1
    1780:	6c f4       	brge	.+26     	; 0x179c <pin_read+0xac>
    1782:	8c 81       	ldd	r24, Y+4	; 0x04
    1784:	9d 81       	ldd	r25, Y+5	; 0x05
    1786:	86 30       	cpi	r24, 0x06	; 6
    1788:	91 05       	cpc	r25, r1
    178a:	09 f4       	brne	.+2      	; 0x178e <pin_read+0x9e>
    178c:	8c c0       	rjmp	.+280    	; 0x18a6 <pin_read+0x1b6>
    178e:	2c 81       	ldd	r18, Y+4	; 0x04
    1790:	3d 81       	ldd	r19, Y+5	; 0x05
    1792:	27 30       	cpi	r18, 0x07	; 7
    1794:	31 05       	cpc	r19, r1
    1796:	09 f4       	brne	.+2      	; 0x179a <pin_read+0xaa>
    1798:	9a c0       	rjmp	.+308    	; 0x18ce <pin_read+0x1de>
    179a:	e9 c0       	rjmp	.+466    	; 0x196e <pin_read+0x27e>
    179c:	8c 81       	ldd	r24, Y+4	; 0x04
    179e:	9d 81       	ldd	r25, Y+5	; 0x05
    17a0:	89 30       	cpi	r24, 0x09	; 9
    17a2:	91 05       	cpc	r25, r1
    17a4:	09 f4       	brne	.+2      	; 0x17a8 <pin_read+0xb8>
    17a6:	bb c0       	rjmp	.+374    	; 0x191e <pin_read+0x22e>
    17a8:	2c 81       	ldd	r18, Y+4	; 0x04
    17aa:	3d 81       	ldd	r19, Y+5	; 0x05
    17ac:	2a 30       	cpi	r18, 0x0A	; 10
    17ae:	31 05       	cpc	r19, r1
    17b0:	09 f4       	brne	.+2      	; 0x17b4 <pin_read+0xc4>
    17b2:	c9 c0       	rjmp	.+402    	; 0x1946 <pin_read+0x256>
    17b4:	dc c0       	rjmp	.+440    	; 0x196e <pin_read+0x27e>
	case A:
		return BIT_IS_SET(BASE_A, Pin -> pin_num);
    17b6:	e2 e2       	ldi	r30, 0x22	; 34
    17b8:	f0 e0       	ldi	r31, 0x00	; 0
    17ba:	80 81       	ld	r24, Z
    17bc:	48 2f       	mov	r20, r24
    17be:	e9 81       	ldd	r30, Y+1	; 0x01
    17c0:	fa 81       	ldd	r31, Y+2	; 0x02
    17c2:	81 81       	ldd	r24, Z+1	; 0x01
    17c4:	28 2f       	mov	r18, r24
    17c6:	30 e0       	ldi	r19, 0x00	; 0
    17c8:	81 e0       	ldi	r24, 0x01	; 1
    17ca:	90 e0       	ldi	r25, 0x00	; 0
    17cc:	02 2e       	mov	r0, r18
    17ce:	02 c0       	rjmp	.+4      	; 0x17d4 <pin_read+0xe4>
    17d0:	88 0f       	add	r24, r24
    17d2:	99 1f       	adc	r25, r25
    17d4:	0a 94       	dec	r0
    17d6:	e2 f7       	brpl	.-8      	; 0x17d0 <pin_read+0xe0>
    17d8:	84 23       	and	r24, r20
    17da:	8b 83       	std	Y+3, r24	; 0x03
    17dc:	ca c0       	rjmp	.+404    	; 0x1972 <pin_read+0x282>
	case B:
		return BIT_IS_SET(BASE_B, Pin -> pin_num);
    17de:	e5 e2       	ldi	r30, 0x25	; 37
    17e0:	f0 e0       	ldi	r31, 0x00	; 0
    17e2:	80 81       	ld	r24, Z
    17e4:	48 2f       	mov	r20, r24
    17e6:	e9 81       	ldd	r30, Y+1	; 0x01
    17e8:	fa 81       	ldd	r31, Y+2	; 0x02
    17ea:	81 81       	ldd	r24, Z+1	; 0x01
    17ec:	28 2f       	mov	r18, r24
    17ee:	30 e0       	ldi	r19, 0x00	; 0
    17f0:	81 e0       	ldi	r24, 0x01	; 1
    17f2:	90 e0       	ldi	r25, 0x00	; 0
    17f4:	02 2e       	mov	r0, r18
    17f6:	02 c0       	rjmp	.+4      	; 0x17fc <pin_read+0x10c>
    17f8:	88 0f       	add	r24, r24
    17fa:	99 1f       	adc	r25, r25
    17fc:	0a 94       	dec	r0
    17fe:	e2 f7       	brpl	.-8      	; 0x17f8 <pin_read+0x108>
    1800:	84 23       	and	r24, r20
    1802:	8b 83       	std	Y+3, r24	; 0x03
    1804:	b6 c0       	rjmp	.+364    	; 0x1972 <pin_read+0x282>
	case C:
		return BIT_IS_SET(BASE_C, Pin -> pin_num);
    1806:	e8 e2       	ldi	r30, 0x28	; 40
    1808:	f0 e0       	ldi	r31, 0x00	; 0
    180a:	80 81       	ld	r24, Z
    180c:	48 2f       	mov	r20, r24
    180e:	e9 81       	ldd	r30, Y+1	; 0x01
    1810:	fa 81       	ldd	r31, Y+2	; 0x02
    1812:	81 81       	ldd	r24, Z+1	; 0x01
    1814:	28 2f       	mov	r18, r24
    1816:	30 e0       	ldi	r19, 0x00	; 0
    1818:	81 e0       	ldi	r24, 0x01	; 1
    181a:	90 e0       	ldi	r25, 0x00	; 0
    181c:	02 2e       	mov	r0, r18
    181e:	02 c0       	rjmp	.+4      	; 0x1824 <pin_read+0x134>
    1820:	88 0f       	add	r24, r24
    1822:	99 1f       	adc	r25, r25
    1824:	0a 94       	dec	r0
    1826:	e2 f7       	brpl	.-8      	; 0x1820 <pin_read+0x130>
    1828:	84 23       	and	r24, r20
    182a:	8b 83       	std	Y+3, r24	; 0x03
    182c:	a2 c0       	rjmp	.+324    	; 0x1972 <pin_read+0x282>
	case D:
		return BIT_IS_SET(BASE_D, Pin -> pin_num);
    182e:	eb e2       	ldi	r30, 0x2B	; 43
    1830:	f0 e0       	ldi	r31, 0x00	; 0
    1832:	80 81       	ld	r24, Z
    1834:	48 2f       	mov	r20, r24
    1836:	e9 81       	ldd	r30, Y+1	; 0x01
    1838:	fa 81       	ldd	r31, Y+2	; 0x02
    183a:	81 81       	ldd	r24, Z+1	; 0x01
    183c:	28 2f       	mov	r18, r24
    183e:	30 e0       	ldi	r19, 0x00	; 0
    1840:	81 e0       	ldi	r24, 0x01	; 1
    1842:	90 e0       	ldi	r25, 0x00	; 0
    1844:	02 2e       	mov	r0, r18
    1846:	02 c0       	rjmp	.+4      	; 0x184c <pin_read+0x15c>
    1848:	88 0f       	add	r24, r24
    184a:	99 1f       	adc	r25, r25
    184c:	0a 94       	dec	r0
    184e:	e2 f7       	brpl	.-8      	; 0x1848 <pin_read+0x158>
    1850:	84 23       	and	r24, r20
    1852:	8b 83       	std	Y+3, r24	; 0x03
    1854:	8e c0       	rjmp	.+284    	; 0x1972 <pin_read+0x282>
	case E:
		return BIT_IS_SET(BASE_E, Pin -> pin_num);
    1856:	ee e2       	ldi	r30, 0x2E	; 46
    1858:	f0 e0       	ldi	r31, 0x00	; 0
    185a:	80 81       	ld	r24, Z
    185c:	48 2f       	mov	r20, r24
    185e:	e9 81       	ldd	r30, Y+1	; 0x01
    1860:	fa 81       	ldd	r31, Y+2	; 0x02
    1862:	81 81       	ldd	r24, Z+1	; 0x01
    1864:	28 2f       	mov	r18, r24
    1866:	30 e0       	ldi	r19, 0x00	; 0
    1868:	81 e0       	ldi	r24, 0x01	; 1
    186a:	90 e0       	ldi	r25, 0x00	; 0
    186c:	02 2e       	mov	r0, r18
    186e:	02 c0       	rjmp	.+4      	; 0x1874 <pin_read+0x184>
    1870:	88 0f       	add	r24, r24
    1872:	99 1f       	adc	r25, r25
    1874:	0a 94       	dec	r0
    1876:	e2 f7       	brpl	.-8      	; 0x1870 <pin_read+0x180>
    1878:	84 23       	and	r24, r20
    187a:	8b 83       	std	Y+3, r24	; 0x03
    187c:	7a c0       	rjmp	.+244    	; 0x1972 <pin_read+0x282>
	case F:
		return BIT_IS_SET(BASE_F, Pin -> pin_num);
    187e:	e1 e3       	ldi	r30, 0x31	; 49
    1880:	f0 e0       	ldi	r31, 0x00	; 0
    1882:	80 81       	ld	r24, Z
    1884:	48 2f       	mov	r20, r24
    1886:	e9 81       	ldd	r30, Y+1	; 0x01
    1888:	fa 81       	ldd	r31, Y+2	; 0x02
    188a:	81 81       	ldd	r24, Z+1	; 0x01
    188c:	28 2f       	mov	r18, r24
    188e:	30 e0       	ldi	r19, 0x00	; 0
    1890:	81 e0       	ldi	r24, 0x01	; 1
    1892:	90 e0       	ldi	r25, 0x00	; 0
    1894:	02 2e       	mov	r0, r18
    1896:	02 c0       	rjmp	.+4      	; 0x189c <pin_read+0x1ac>
    1898:	88 0f       	add	r24, r24
    189a:	99 1f       	adc	r25, r25
    189c:	0a 94       	dec	r0
    189e:	e2 f7       	brpl	.-8      	; 0x1898 <pin_read+0x1a8>
    18a0:	84 23       	and	r24, r20
    18a2:	8b 83       	std	Y+3, r24	; 0x03
    18a4:	66 c0       	rjmp	.+204    	; 0x1972 <pin_read+0x282>
	case G:
		return BIT_IS_SET(BASE_G, Pin -> pin_num);
    18a6:	e4 e3       	ldi	r30, 0x34	; 52
    18a8:	f0 e0       	ldi	r31, 0x00	; 0
    18aa:	80 81       	ld	r24, Z
    18ac:	48 2f       	mov	r20, r24
    18ae:	e9 81       	ldd	r30, Y+1	; 0x01
    18b0:	fa 81       	ldd	r31, Y+2	; 0x02
    18b2:	81 81       	ldd	r24, Z+1	; 0x01
    18b4:	28 2f       	mov	r18, r24
    18b6:	30 e0       	ldi	r19, 0x00	; 0
    18b8:	81 e0       	ldi	r24, 0x01	; 1
    18ba:	90 e0       	ldi	r25, 0x00	; 0
    18bc:	02 2e       	mov	r0, r18
    18be:	02 c0       	rjmp	.+4      	; 0x18c4 <pin_read+0x1d4>
    18c0:	88 0f       	add	r24, r24
    18c2:	99 1f       	adc	r25, r25
    18c4:	0a 94       	dec	r0
    18c6:	e2 f7       	brpl	.-8      	; 0x18c0 <pin_read+0x1d0>
    18c8:	84 23       	and	r24, r20
    18ca:	8b 83       	std	Y+3, r24	; 0x03
    18cc:	52 c0       	rjmp	.+164    	; 0x1972 <pin_read+0x282>
	case H:
		return BIT_IS_SET(BASE_H, Pin -> pin_num);
    18ce:	e2 e0       	ldi	r30, 0x02	; 2
    18d0:	f1 e0       	ldi	r31, 0x01	; 1
    18d2:	80 81       	ld	r24, Z
    18d4:	48 2f       	mov	r20, r24
    18d6:	e9 81       	ldd	r30, Y+1	; 0x01
    18d8:	fa 81       	ldd	r31, Y+2	; 0x02
    18da:	81 81       	ldd	r24, Z+1	; 0x01
    18dc:	28 2f       	mov	r18, r24
    18de:	30 e0       	ldi	r19, 0x00	; 0
    18e0:	81 e0       	ldi	r24, 0x01	; 1
    18e2:	90 e0       	ldi	r25, 0x00	; 0
    18e4:	02 2e       	mov	r0, r18
    18e6:	02 c0       	rjmp	.+4      	; 0x18ec <pin_read+0x1fc>
    18e8:	88 0f       	add	r24, r24
    18ea:	99 1f       	adc	r25, r25
    18ec:	0a 94       	dec	r0
    18ee:	e2 f7       	brpl	.-8      	; 0x18e8 <pin_read+0x1f8>
    18f0:	84 23       	and	r24, r20
    18f2:	8b 83       	std	Y+3, r24	; 0x03
    18f4:	3e c0       	rjmp	.+124    	; 0x1972 <pin_read+0x282>
	case J:
		return BIT_IS_SET(BASE_J, Pin -> pin_num);
    18f6:	e5 e0       	ldi	r30, 0x05	; 5
    18f8:	f1 e0       	ldi	r31, 0x01	; 1
    18fa:	80 81       	ld	r24, Z
    18fc:	48 2f       	mov	r20, r24
    18fe:	e9 81       	ldd	r30, Y+1	; 0x01
    1900:	fa 81       	ldd	r31, Y+2	; 0x02
    1902:	81 81       	ldd	r24, Z+1	; 0x01
    1904:	28 2f       	mov	r18, r24
    1906:	30 e0       	ldi	r19, 0x00	; 0
    1908:	81 e0       	ldi	r24, 0x01	; 1
    190a:	90 e0       	ldi	r25, 0x00	; 0
    190c:	02 2e       	mov	r0, r18
    190e:	02 c0       	rjmp	.+4      	; 0x1914 <pin_read+0x224>
    1910:	88 0f       	add	r24, r24
    1912:	99 1f       	adc	r25, r25
    1914:	0a 94       	dec	r0
    1916:	e2 f7       	brpl	.-8      	; 0x1910 <pin_read+0x220>
    1918:	84 23       	and	r24, r20
    191a:	8b 83       	std	Y+3, r24	; 0x03
    191c:	2a c0       	rjmp	.+84     	; 0x1972 <pin_read+0x282>
	case K:
		return BIT_IS_SET(BASE_K, Pin -> pin_num);
    191e:	e8 e0       	ldi	r30, 0x08	; 8
    1920:	f1 e0       	ldi	r31, 0x01	; 1
    1922:	80 81       	ld	r24, Z
    1924:	48 2f       	mov	r20, r24
    1926:	e9 81       	ldd	r30, Y+1	; 0x01
    1928:	fa 81       	ldd	r31, Y+2	; 0x02
    192a:	81 81       	ldd	r24, Z+1	; 0x01
    192c:	28 2f       	mov	r18, r24
    192e:	30 e0       	ldi	r19, 0x00	; 0
    1930:	81 e0       	ldi	r24, 0x01	; 1
    1932:	90 e0       	ldi	r25, 0x00	; 0
    1934:	02 2e       	mov	r0, r18
    1936:	02 c0       	rjmp	.+4      	; 0x193c <pin_read+0x24c>
    1938:	88 0f       	add	r24, r24
    193a:	99 1f       	adc	r25, r25
    193c:	0a 94       	dec	r0
    193e:	e2 f7       	brpl	.-8      	; 0x1938 <pin_read+0x248>
    1940:	84 23       	and	r24, r20
    1942:	8b 83       	std	Y+3, r24	; 0x03
    1944:	16 c0       	rjmp	.+44     	; 0x1972 <pin_read+0x282>
	case L:
		return BIT_IS_SET(BASE_L, Pin -> pin_num);
    1946:	eb e0       	ldi	r30, 0x0B	; 11
    1948:	f1 e0       	ldi	r31, 0x01	; 1
    194a:	80 81       	ld	r24, Z
    194c:	48 2f       	mov	r20, r24
    194e:	e9 81       	ldd	r30, Y+1	; 0x01
    1950:	fa 81       	ldd	r31, Y+2	; 0x02
    1952:	81 81       	ldd	r24, Z+1	; 0x01
    1954:	28 2f       	mov	r18, r24
    1956:	30 e0       	ldi	r19, 0x00	; 0
    1958:	81 e0       	ldi	r24, 0x01	; 1
    195a:	90 e0       	ldi	r25, 0x00	; 0
    195c:	02 2e       	mov	r0, r18
    195e:	02 c0       	rjmp	.+4      	; 0x1964 <pin_read+0x274>
    1960:	88 0f       	add	r24, r24
    1962:	99 1f       	adc	r25, r25
    1964:	0a 94       	dec	r0
    1966:	e2 f7       	brpl	.-8      	; 0x1960 <pin_read+0x270>
    1968:	84 23       	and	r24, r20
    196a:	8b 83       	std	Y+3, r24	; 0x03
    196c:	02 c0       	rjmp	.+4      	; 0x1972 <pin_read+0x282>
	}
	return 1;
    196e:	31 e0       	ldi	r19, 0x01	; 1
    1970:	3b 83       	std	Y+3, r19	; 0x03
    1972:	8b 81       	ldd	r24, Y+3	; 0x03

}
    1974:	0f 90       	pop	r0
    1976:	0f 90       	pop	r0
    1978:	0f 90       	pop	r0
    197a:	0f 90       	pop	r0
    197c:	0f 90       	pop	r0
    197e:	cf 91       	pop	r28
    1980:	df 91       	pop	r29
    1982:	08 95       	ret

00001984 <Write_Pin>:
void Write_Pin(PORT_t port, uint8_t pin, uint8_t Data){
    1984:	df 93       	push	r29
    1986:	cf 93       	push	r28
    1988:	00 d0       	rcall	.+0      	; 0x198a <Write_Pin+0x6>
    198a:	0f 92       	push	r0
    198c:	0f 92       	push	r0
    198e:	cd b7       	in	r28, 0x3d	; 61
    1990:	de b7       	in	r29, 0x3e	; 62
    1992:	89 83       	std	Y+1, r24	; 0x01
    1994:	6a 83       	std	Y+2, r22	; 0x02
    1996:	4b 83       	std	Y+3, r20	; 0x03
	switch(port){
    1998:	89 81       	ldd	r24, Y+1	; 0x01
    199a:	28 2f       	mov	r18, r24
    199c:	30 e0       	ldi	r19, 0x00	; 0
    199e:	3d 83       	std	Y+5, r19	; 0x05
    19a0:	2c 83       	std	Y+4, r18	; 0x04
    19a2:	6c 81       	ldd	r22, Y+4	; 0x04
    19a4:	7d 81       	ldd	r23, Y+5	; 0x05
    19a6:	65 30       	cpi	r22, 0x05	; 5
    19a8:	71 05       	cpc	r23, r1
    19aa:	09 f4       	brne	.+2      	; 0x19ae <Write_Pin+0x2a>
    19ac:	06 c1       	rjmp	.+524    	; 0x1bba <Write_Pin+0x236>
    19ae:	8c 81       	ldd	r24, Y+4	; 0x04
    19b0:	9d 81       	ldd	r25, Y+5	; 0x05
    19b2:	86 30       	cpi	r24, 0x06	; 6
    19b4:	91 05       	cpc	r25, r1
    19b6:	1c f5       	brge	.+70     	; 0x19fe <Write_Pin+0x7a>
    19b8:	2c 81       	ldd	r18, Y+4	; 0x04
    19ba:	3d 81       	ldd	r19, Y+5	; 0x05
    19bc:	22 30       	cpi	r18, 0x02	; 2
    19be:	31 05       	cpc	r19, r1
    19c0:	09 f4       	brne	.+2      	; 0x19c4 <Write_Pin+0x40>
    19c2:	8c c0       	rjmp	.+280    	; 0x1adc <Write_Pin+0x158>
    19c4:	6c 81       	ldd	r22, Y+4	; 0x04
    19c6:	7d 81       	ldd	r23, Y+5	; 0x05
    19c8:	63 30       	cpi	r22, 0x03	; 3
    19ca:	71 05       	cpc	r23, r1
    19cc:	5c f4       	brge	.+22     	; 0x19e4 <Write_Pin+0x60>
    19ce:	8c 81       	ldd	r24, Y+4	; 0x04
    19d0:	9d 81       	ldd	r25, Y+5	; 0x05
    19d2:	00 97       	sbiw	r24, 0x00	; 0
    19d4:	c9 f1       	breq	.+114    	; 0x1a48 <Write_Pin+0xc4>
    19d6:	2c 81       	ldd	r18, Y+4	; 0x04
    19d8:	3d 81       	ldd	r19, Y+5	; 0x05
    19da:	21 30       	cpi	r18, 0x01	; 1
    19dc:	31 05       	cpc	r19, r1
    19de:	09 f4       	brne	.+2      	; 0x19e2 <Write_Pin+0x5e>
    19e0:	58 c0       	rjmp	.+176    	; 0x1a92 <Write_Pin+0x10e>
    19e2:	c8 c1       	rjmp	.+912    	; 0x1d74 <Write_Pin+0x3f0>
    19e4:	6c 81       	ldd	r22, Y+4	; 0x04
    19e6:	7d 81       	ldd	r23, Y+5	; 0x05
    19e8:	63 30       	cpi	r22, 0x03	; 3
    19ea:	71 05       	cpc	r23, r1
    19ec:	09 f4       	brne	.+2      	; 0x19f0 <Write_Pin+0x6c>
    19ee:	9b c0       	rjmp	.+310    	; 0x1b26 <Write_Pin+0x1a2>
    19f0:	8c 81       	ldd	r24, Y+4	; 0x04
    19f2:	9d 81       	ldd	r25, Y+5	; 0x05
    19f4:	84 30       	cpi	r24, 0x04	; 4
    19f6:	91 05       	cpc	r25, r1
    19f8:	09 f4       	brne	.+2      	; 0x19fc <Write_Pin+0x78>
    19fa:	ba c0       	rjmp	.+372    	; 0x1b70 <Write_Pin+0x1ec>
    19fc:	bb c1       	rjmp	.+886    	; 0x1d74 <Write_Pin+0x3f0>
    19fe:	2c 81       	ldd	r18, Y+4	; 0x04
    1a00:	3d 81       	ldd	r19, Y+5	; 0x05
    1a02:	28 30       	cpi	r18, 0x08	; 8
    1a04:	31 05       	cpc	r19, r1
    1a06:	09 f4       	brne	.+2      	; 0x1a0a <Write_Pin+0x86>
    1a08:	47 c1       	rjmp	.+654    	; 0x1c98 <Write_Pin+0x314>
    1a0a:	6c 81       	ldd	r22, Y+4	; 0x04
    1a0c:	7d 81       	ldd	r23, Y+5	; 0x05
    1a0e:	69 30       	cpi	r22, 0x09	; 9
    1a10:	71 05       	cpc	r23, r1
    1a12:	6c f4       	brge	.+26     	; 0x1a2e <Write_Pin+0xaa>
    1a14:	8c 81       	ldd	r24, Y+4	; 0x04
    1a16:	9d 81       	ldd	r25, Y+5	; 0x05
    1a18:	86 30       	cpi	r24, 0x06	; 6
    1a1a:	91 05       	cpc	r25, r1
    1a1c:	09 f4       	brne	.+2      	; 0x1a20 <Write_Pin+0x9c>
    1a1e:	f2 c0       	rjmp	.+484    	; 0x1c04 <Write_Pin+0x280>
    1a20:	2c 81       	ldd	r18, Y+4	; 0x04
    1a22:	3d 81       	ldd	r19, Y+5	; 0x05
    1a24:	27 30       	cpi	r18, 0x07	; 7
    1a26:	31 05       	cpc	r19, r1
    1a28:	09 f4       	brne	.+2      	; 0x1a2c <Write_Pin+0xa8>
    1a2a:	11 c1       	rjmp	.+546    	; 0x1c4e <Write_Pin+0x2ca>
    1a2c:	a3 c1       	rjmp	.+838    	; 0x1d74 <Write_Pin+0x3f0>
    1a2e:	6c 81       	ldd	r22, Y+4	; 0x04
    1a30:	7d 81       	ldd	r23, Y+5	; 0x05
    1a32:	69 30       	cpi	r22, 0x09	; 9
    1a34:	71 05       	cpc	r23, r1
    1a36:	09 f4       	brne	.+2      	; 0x1a3a <Write_Pin+0xb6>
    1a38:	54 c1       	rjmp	.+680    	; 0x1ce2 <Write_Pin+0x35e>
    1a3a:	8c 81       	ldd	r24, Y+4	; 0x04
    1a3c:	9d 81       	ldd	r25, Y+5	; 0x05
    1a3e:	8a 30       	cpi	r24, 0x0A	; 10
    1a40:	91 05       	cpc	r25, r1
    1a42:	09 f4       	brne	.+2      	; 0x1a46 <Write_Pin+0xc2>
    1a44:	73 c1       	rjmp	.+742    	; 0x1d2c <Write_Pin+0x3a8>
    1a46:	96 c1       	rjmp	.+812    	; 0x1d74 <Write_Pin+0x3f0>
	case A:
		BASE_A = (BASE_A & (~(1<<pin))) | ((Data & 0x01) <<pin);
    1a48:	a2 e2       	ldi	r26, 0x22	; 34
    1a4a:	b0 e0       	ldi	r27, 0x00	; 0
    1a4c:	e2 e2       	ldi	r30, 0x22	; 34
    1a4e:	f0 e0       	ldi	r31, 0x00	; 0
    1a50:	80 81       	ld	r24, Z
    1a52:	48 2f       	mov	r20, r24
    1a54:	8a 81       	ldd	r24, Y+2	; 0x02
    1a56:	28 2f       	mov	r18, r24
    1a58:	30 e0       	ldi	r19, 0x00	; 0
    1a5a:	81 e0       	ldi	r24, 0x01	; 1
    1a5c:	90 e0       	ldi	r25, 0x00	; 0
    1a5e:	02 c0       	rjmp	.+4      	; 0x1a64 <Write_Pin+0xe0>
    1a60:	88 0f       	add	r24, r24
    1a62:	99 1f       	adc	r25, r25
    1a64:	2a 95       	dec	r18
    1a66:	e2 f7       	brpl	.-8      	; 0x1a60 <Write_Pin+0xdc>
    1a68:	80 95       	com	r24
    1a6a:	48 23       	and	r20, r24
    1a6c:	8b 81       	ldd	r24, Y+3	; 0x03
    1a6e:	88 2f       	mov	r24, r24
    1a70:	90 e0       	ldi	r25, 0x00	; 0
    1a72:	9c 01       	movw	r18, r24
    1a74:	21 70       	andi	r18, 0x01	; 1
    1a76:	30 70       	andi	r19, 0x00	; 0
    1a78:	8a 81       	ldd	r24, Y+2	; 0x02
    1a7a:	88 2f       	mov	r24, r24
    1a7c:	90 e0       	ldi	r25, 0x00	; 0
    1a7e:	b9 01       	movw	r22, r18
    1a80:	02 c0       	rjmp	.+4      	; 0x1a86 <Write_Pin+0x102>
    1a82:	66 0f       	add	r22, r22
    1a84:	77 1f       	adc	r23, r23
    1a86:	8a 95       	dec	r24
    1a88:	e2 f7       	brpl	.-8      	; 0x1a82 <Write_Pin+0xfe>
    1a8a:	cb 01       	movw	r24, r22
    1a8c:	84 2b       	or	r24, r20
    1a8e:	8c 93       	st	X, r24
    1a90:	71 c1       	rjmp	.+738    	; 0x1d74 <Write_Pin+0x3f0>
		break;
	case B:
		BASE_B = (BASE_B & (~(1<<pin))) | ((Data & 0x01) <<pin);
    1a92:	a5 e2       	ldi	r26, 0x25	; 37
    1a94:	b0 e0       	ldi	r27, 0x00	; 0
    1a96:	e5 e2       	ldi	r30, 0x25	; 37
    1a98:	f0 e0       	ldi	r31, 0x00	; 0
    1a9a:	80 81       	ld	r24, Z
    1a9c:	48 2f       	mov	r20, r24
    1a9e:	8a 81       	ldd	r24, Y+2	; 0x02
    1aa0:	28 2f       	mov	r18, r24
    1aa2:	30 e0       	ldi	r19, 0x00	; 0
    1aa4:	81 e0       	ldi	r24, 0x01	; 1
    1aa6:	90 e0       	ldi	r25, 0x00	; 0
    1aa8:	02 c0       	rjmp	.+4      	; 0x1aae <Write_Pin+0x12a>
    1aaa:	88 0f       	add	r24, r24
    1aac:	99 1f       	adc	r25, r25
    1aae:	2a 95       	dec	r18
    1ab0:	e2 f7       	brpl	.-8      	; 0x1aaa <Write_Pin+0x126>
    1ab2:	80 95       	com	r24
    1ab4:	48 23       	and	r20, r24
    1ab6:	8b 81       	ldd	r24, Y+3	; 0x03
    1ab8:	88 2f       	mov	r24, r24
    1aba:	90 e0       	ldi	r25, 0x00	; 0
    1abc:	9c 01       	movw	r18, r24
    1abe:	21 70       	andi	r18, 0x01	; 1
    1ac0:	30 70       	andi	r19, 0x00	; 0
    1ac2:	8a 81       	ldd	r24, Y+2	; 0x02
    1ac4:	88 2f       	mov	r24, r24
    1ac6:	90 e0       	ldi	r25, 0x00	; 0
    1ac8:	b9 01       	movw	r22, r18
    1aca:	02 c0       	rjmp	.+4      	; 0x1ad0 <Write_Pin+0x14c>
    1acc:	66 0f       	add	r22, r22
    1ace:	77 1f       	adc	r23, r23
    1ad0:	8a 95       	dec	r24
    1ad2:	e2 f7       	brpl	.-8      	; 0x1acc <Write_Pin+0x148>
    1ad4:	cb 01       	movw	r24, r22
    1ad6:	84 2b       	or	r24, r20
    1ad8:	8c 93       	st	X, r24
    1ada:	4c c1       	rjmp	.+664    	; 0x1d74 <Write_Pin+0x3f0>
		break;
	case C:
		BASE_C = (BASE_C & (~(1<<pin))) | ((Data & 0x01) <<pin);
    1adc:	a8 e2       	ldi	r26, 0x28	; 40
    1ade:	b0 e0       	ldi	r27, 0x00	; 0
    1ae0:	e8 e2       	ldi	r30, 0x28	; 40
    1ae2:	f0 e0       	ldi	r31, 0x00	; 0
    1ae4:	80 81       	ld	r24, Z
    1ae6:	48 2f       	mov	r20, r24
    1ae8:	8a 81       	ldd	r24, Y+2	; 0x02
    1aea:	28 2f       	mov	r18, r24
    1aec:	30 e0       	ldi	r19, 0x00	; 0
    1aee:	81 e0       	ldi	r24, 0x01	; 1
    1af0:	90 e0       	ldi	r25, 0x00	; 0
    1af2:	02 c0       	rjmp	.+4      	; 0x1af8 <Write_Pin+0x174>
    1af4:	88 0f       	add	r24, r24
    1af6:	99 1f       	adc	r25, r25
    1af8:	2a 95       	dec	r18
    1afa:	e2 f7       	brpl	.-8      	; 0x1af4 <Write_Pin+0x170>
    1afc:	80 95       	com	r24
    1afe:	48 23       	and	r20, r24
    1b00:	8b 81       	ldd	r24, Y+3	; 0x03
    1b02:	88 2f       	mov	r24, r24
    1b04:	90 e0       	ldi	r25, 0x00	; 0
    1b06:	9c 01       	movw	r18, r24
    1b08:	21 70       	andi	r18, 0x01	; 1
    1b0a:	30 70       	andi	r19, 0x00	; 0
    1b0c:	8a 81       	ldd	r24, Y+2	; 0x02
    1b0e:	88 2f       	mov	r24, r24
    1b10:	90 e0       	ldi	r25, 0x00	; 0
    1b12:	b9 01       	movw	r22, r18
    1b14:	02 c0       	rjmp	.+4      	; 0x1b1a <Write_Pin+0x196>
    1b16:	66 0f       	add	r22, r22
    1b18:	77 1f       	adc	r23, r23
    1b1a:	8a 95       	dec	r24
    1b1c:	e2 f7       	brpl	.-8      	; 0x1b16 <Write_Pin+0x192>
    1b1e:	cb 01       	movw	r24, r22
    1b20:	84 2b       	or	r24, r20
    1b22:	8c 93       	st	X, r24
    1b24:	27 c1       	rjmp	.+590    	; 0x1d74 <Write_Pin+0x3f0>
		break;
	case D:
		BASE_D = (BASE_D & (~(1<<pin))) | ((Data & 0x01) <<pin);
    1b26:	ab e2       	ldi	r26, 0x2B	; 43
    1b28:	b0 e0       	ldi	r27, 0x00	; 0
    1b2a:	eb e2       	ldi	r30, 0x2B	; 43
    1b2c:	f0 e0       	ldi	r31, 0x00	; 0
    1b2e:	80 81       	ld	r24, Z
    1b30:	48 2f       	mov	r20, r24
    1b32:	8a 81       	ldd	r24, Y+2	; 0x02
    1b34:	28 2f       	mov	r18, r24
    1b36:	30 e0       	ldi	r19, 0x00	; 0
    1b38:	81 e0       	ldi	r24, 0x01	; 1
    1b3a:	90 e0       	ldi	r25, 0x00	; 0
    1b3c:	02 c0       	rjmp	.+4      	; 0x1b42 <Write_Pin+0x1be>
    1b3e:	88 0f       	add	r24, r24
    1b40:	99 1f       	adc	r25, r25
    1b42:	2a 95       	dec	r18
    1b44:	e2 f7       	brpl	.-8      	; 0x1b3e <Write_Pin+0x1ba>
    1b46:	80 95       	com	r24
    1b48:	48 23       	and	r20, r24
    1b4a:	8b 81       	ldd	r24, Y+3	; 0x03
    1b4c:	88 2f       	mov	r24, r24
    1b4e:	90 e0       	ldi	r25, 0x00	; 0
    1b50:	9c 01       	movw	r18, r24
    1b52:	21 70       	andi	r18, 0x01	; 1
    1b54:	30 70       	andi	r19, 0x00	; 0
    1b56:	8a 81       	ldd	r24, Y+2	; 0x02
    1b58:	88 2f       	mov	r24, r24
    1b5a:	90 e0       	ldi	r25, 0x00	; 0
    1b5c:	b9 01       	movw	r22, r18
    1b5e:	02 c0       	rjmp	.+4      	; 0x1b64 <Write_Pin+0x1e0>
    1b60:	66 0f       	add	r22, r22
    1b62:	77 1f       	adc	r23, r23
    1b64:	8a 95       	dec	r24
    1b66:	e2 f7       	brpl	.-8      	; 0x1b60 <Write_Pin+0x1dc>
    1b68:	cb 01       	movw	r24, r22
    1b6a:	84 2b       	or	r24, r20
    1b6c:	8c 93       	st	X, r24
    1b6e:	02 c1       	rjmp	.+516    	; 0x1d74 <Write_Pin+0x3f0>
		break;
	case E:
		BASE_E = (BASE_E & (~(1<<pin))) | ((Data & 0x01) <<pin);
    1b70:	ae e2       	ldi	r26, 0x2E	; 46
    1b72:	b0 e0       	ldi	r27, 0x00	; 0
    1b74:	ee e2       	ldi	r30, 0x2E	; 46
    1b76:	f0 e0       	ldi	r31, 0x00	; 0
    1b78:	80 81       	ld	r24, Z
    1b7a:	48 2f       	mov	r20, r24
    1b7c:	8a 81       	ldd	r24, Y+2	; 0x02
    1b7e:	28 2f       	mov	r18, r24
    1b80:	30 e0       	ldi	r19, 0x00	; 0
    1b82:	81 e0       	ldi	r24, 0x01	; 1
    1b84:	90 e0       	ldi	r25, 0x00	; 0
    1b86:	02 c0       	rjmp	.+4      	; 0x1b8c <Write_Pin+0x208>
    1b88:	88 0f       	add	r24, r24
    1b8a:	99 1f       	adc	r25, r25
    1b8c:	2a 95       	dec	r18
    1b8e:	e2 f7       	brpl	.-8      	; 0x1b88 <Write_Pin+0x204>
    1b90:	80 95       	com	r24
    1b92:	48 23       	and	r20, r24
    1b94:	8b 81       	ldd	r24, Y+3	; 0x03
    1b96:	88 2f       	mov	r24, r24
    1b98:	90 e0       	ldi	r25, 0x00	; 0
    1b9a:	9c 01       	movw	r18, r24
    1b9c:	21 70       	andi	r18, 0x01	; 1
    1b9e:	30 70       	andi	r19, 0x00	; 0
    1ba0:	8a 81       	ldd	r24, Y+2	; 0x02
    1ba2:	88 2f       	mov	r24, r24
    1ba4:	90 e0       	ldi	r25, 0x00	; 0
    1ba6:	b9 01       	movw	r22, r18
    1ba8:	02 c0       	rjmp	.+4      	; 0x1bae <Write_Pin+0x22a>
    1baa:	66 0f       	add	r22, r22
    1bac:	77 1f       	adc	r23, r23
    1bae:	8a 95       	dec	r24
    1bb0:	e2 f7       	brpl	.-8      	; 0x1baa <Write_Pin+0x226>
    1bb2:	cb 01       	movw	r24, r22
    1bb4:	84 2b       	or	r24, r20
    1bb6:	8c 93       	st	X, r24
    1bb8:	dd c0       	rjmp	.+442    	; 0x1d74 <Write_Pin+0x3f0>
		break;
	case F:
		BASE_F = (BASE_F & (~(1<<pin))) | ((Data & 0x01) <<pin);
    1bba:	a1 e3       	ldi	r26, 0x31	; 49
    1bbc:	b0 e0       	ldi	r27, 0x00	; 0
    1bbe:	e1 e3       	ldi	r30, 0x31	; 49
    1bc0:	f0 e0       	ldi	r31, 0x00	; 0
    1bc2:	80 81       	ld	r24, Z
    1bc4:	48 2f       	mov	r20, r24
    1bc6:	8a 81       	ldd	r24, Y+2	; 0x02
    1bc8:	28 2f       	mov	r18, r24
    1bca:	30 e0       	ldi	r19, 0x00	; 0
    1bcc:	81 e0       	ldi	r24, 0x01	; 1
    1bce:	90 e0       	ldi	r25, 0x00	; 0
    1bd0:	02 c0       	rjmp	.+4      	; 0x1bd6 <Write_Pin+0x252>
    1bd2:	88 0f       	add	r24, r24
    1bd4:	99 1f       	adc	r25, r25
    1bd6:	2a 95       	dec	r18
    1bd8:	e2 f7       	brpl	.-8      	; 0x1bd2 <Write_Pin+0x24e>
    1bda:	80 95       	com	r24
    1bdc:	48 23       	and	r20, r24
    1bde:	8b 81       	ldd	r24, Y+3	; 0x03
    1be0:	88 2f       	mov	r24, r24
    1be2:	90 e0       	ldi	r25, 0x00	; 0
    1be4:	9c 01       	movw	r18, r24
    1be6:	21 70       	andi	r18, 0x01	; 1
    1be8:	30 70       	andi	r19, 0x00	; 0
    1bea:	8a 81       	ldd	r24, Y+2	; 0x02
    1bec:	88 2f       	mov	r24, r24
    1bee:	90 e0       	ldi	r25, 0x00	; 0
    1bf0:	b9 01       	movw	r22, r18
    1bf2:	02 c0       	rjmp	.+4      	; 0x1bf8 <Write_Pin+0x274>
    1bf4:	66 0f       	add	r22, r22
    1bf6:	77 1f       	adc	r23, r23
    1bf8:	8a 95       	dec	r24
    1bfa:	e2 f7       	brpl	.-8      	; 0x1bf4 <Write_Pin+0x270>
    1bfc:	cb 01       	movw	r24, r22
    1bfe:	84 2b       	or	r24, r20
    1c00:	8c 93       	st	X, r24
    1c02:	b8 c0       	rjmp	.+368    	; 0x1d74 <Write_Pin+0x3f0>
		break;
	case G:
		BASE_G = (BASE_G & (~(1<<pin))) | ((Data & 0x01) <<pin);
    1c04:	a4 e3       	ldi	r26, 0x34	; 52
    1c06:	b0 e0       	ldi	r27, 0x00	; 0
    1c08:	e4 e3       	ldi	r30, 0x34	; 52
    1c0a:	f0 e0       	ldi	r31, 0x00	; 0
    1c0c:	80 81       	ld	r24, Z
    1c0e:	48 2f       	mov	r20, r24
    1c10:	8a 81       	ldd	r24, Y+2	; 0x02
    1c12:	28 2f       	mov	r18, r24
    1c14:	30 e0       	ldi	r19, 0x00	; 0
    1c16:	81 e0       	ldi	r24, 0x01	; 1
    1c18:	90 e0       	ldi	r25, 0x00	; 0
    1c1a:	02 c0       	rjmp	.+4      	; 0x1c20 <Write_Pin+0x29c>
    1c1c:	88 0f       	add	r24, r24
    1c1e:	99 1f       	adc	r25, r25
    1c20:	2a 95       	dec	r18
    1c22:	e2 f7       	brpl	.-8      	; 0x1c1c <Write_Pin+0x298>
    1c24:	80 95       	com	r24
    1c26:	48 23       	and	r20, r24
    1c28:	8b 81       	ldd	r24, Y+3	; 0x03
    1c2a:	88 2f       	mov	r24, r24
    1c2c:	90 e0       	ldi	r25, 0x00	; 0
    1c2e:	9c 01       	movw	r18, r24
    1c30:	21 70       	andi	r18, 0x01	; 1
    1c32:	30 70       	andi	r19, 0x00	; 0
    1c34:	8a 81       	ldd	r24, Y+2	; 0x02
    1c36:	88 2f       	mov	r24, r24
    1c38:	90 e0       	ldi	r25, 0x00	; 0
    1c3a:	b9 01       	movw	r22, r18
    1c3c:	02 c0       	rjmp	.+4      	; 0x1c42 <Write_Pin+0x2be>
    1c3e:	66 0f       	add	r22, r22
    1c40:	77 1f       	adc	r23, r23
    1c42:	8a 95       	dec	r24
    1c44:	e2 f7       	brpl	.-8      	; 0x1c3e <Write_Pin+0x2ba>
    1c46:	cb 01       	movw	r24, r22
    1c48:	84 2b       	or	r24, r20
    1c4a:	8c 93       	st	X, r24
    1c4c:	93 c0       	rjmp	.+294    	; 0x1d74 <Write_Pin+0x3f0>
		break;
	case H:
		BASE_H = (BASE_H & (~(1<<pin))) | ((Data & 0x01) <<pin);
    1c4e:	a2 e0       	ldi	r26, 0x02	; 2
    1c50:	b1 e0       	ldi	r27, 0x01	; 1
    1c52:	e2 e0       	ldi	r30, 0x02	; 2
    1c54:	f1 e0       	ldi	r31, 0x01	; 1
    1c56:	80 81       	ld	r24, Z
    1c58:	48 2f       	mov	r20, r24
    1c5a:	8a 81       	ldd	r24, Y+2	; 0x02
    1c5c:	28 2f       	mov	r18, r24
    1c5e:	30 e0       	ldi	r19, 0x00	; 0
    1c60:	81 e0       	ldi	r24, 0x01	; 1
    1c62:	90 e0       	ldi	r25, 0x00	; 0
    1c64:	02 c0       	rjmp	.+4      	; 0x1c6a <Write_Pin+0x2e6>
    1c66:	88 0f       	add	r24, r24
    1c68:	99 1f       	adc	r25, r25
    1c6a:	2a 95       	dec	r18
    1c6c:	e2 f7       	brpl	.-8      	; 0x1c66 <Write_Pin+0x2e2>
    1c6e:	80 95       	com	r24
    1c70:	48 23       	and	r20, r24
    1c72:	8b 81       	ldd	r24, Y+3	; 0x03
    1c74:	88 2f       	mov	r24, r24
    1c76:	90 e0       	ldi	r25, 0x00	; 0
    1c78:	9c 01       	movw	r18, r24
    1c7a:	21 70       	andi	r18, 0x01	; 1
    1c7c:	30 70       	andi	r19, 0x00	; 0
    1c7e:	8a 81       	ldd	r24, Y+2	; 0x02
    1c80:	88 2f       	mov	r24, r24
    1c82:	90 e0       	ldi	r25, 0x00	; 0
    1c84:	b9 01       	movw	r22, r18
    1c86:	02 c0       	rjmp	.+4      	; 0x1c8c <Write_Pin+0x308>
    1c88:	66 0f       	add	r22, r22
    1c8a:	77 1f       	adc	r23, r23
    1c8c:	8a 95       	dec	r24
    1c8e:	e2 f7       	brpl	.-8      	; 0x1c88 <Write_Pin+0x304>
    1c90:	cb 01       	movw	r24, r22
    1c92:	84 2b       	or	r24, r20
    1c94:	8c 93       	st	X, r24
    1c96:	6e c0       	rjmp	.+220    	; 0x1d74 <Write_Pin+0x3f0>
		break;
	case J:
		BASE_J = (BASE_J & (~(1<<pin))) | ((Data & 0x01) <<pin);
    1c98:	a5 e0       	ldi	r26, 0x05	; 5
    1c9a:	b1 e0       	ldi	r27, 0x01	; 1
    1c9c:	e5 e0       	ldi	r30, 0x05	; 5
    1c9e:	f1 e0       	ldi	r31, 0x01	; 1
    1ca0:	80 81       	ld	r24, Z
    1ca2:	48 2f       	mov	r20, r24
    1ca4:	8a 81       	ldd	r24, Y+2	; 0x02
    1ca6:	28 2f       	mov	r18, r24
    1ca8:	30 e0       	ldi	r19, 0x00	; 0
    1caa:	81 e0       	ldi	r24, 0x01	; 1
    1cac:	90 e0       	ldi	r25, 0x00	; 0
    1cae:	02 c0       	rjmp	.+4      	; 0x1cb4 <Write_Pin+0x330>
    1cb0:	88 0f       	add	r24, r24
    1cb2:	99 1f       	adc	r25, r25
    1cb4:	2a 95       	dec	r18
    1cb6:	e2 f7       	brpl	.-8      	; 0x1cb0 <Write_Pin+0x32c>
    1cb8:	80 95       	com	r24
    1cba:	48 23       	and	r20, r24
    1cbc:	8b 81       	ldd	r24, Y+3	; 0x03
    1cbe:	88 2f       	mov	r24, r24
    1cc0:	90 e0       	ldi	r25, 0x00	; 0
    1cc2:	9c 01       	movw	r18, r24
    1cc4:	21 70       	andi	r18, 0x01	; 1
    1cc6:	30 70       	andi	r19, 0x00	; 0
    1cc8:	8a 81       	ldd	r24, Y+2	; 0x02
    1cca:	88 2f       	mov	r24, r24
    1ccc:	90 e0       	ldi	r25, 0x00	; 0
    1cce:	b9 01       	movw	r22, r18
    1cd0:	02 c0       	rjmp	.+4      	; 0x1cd6 <Write_Pin+0x352>
    1cd2:	66 0f       	add	r22, r22
    1cd4:	77 1f       	adc	r23, r23
    1cd6:	8a 95       	dec	r24
    1cd8:	e2 f7       	brpl	.-8      	; 0x1cd2 <Write_Pin+0x34e>
    1cda:	cb 01       	movw	r24, r22
    1cdc:	84 2b       	or	r24, r20
    1cde:	8c 93       	st	X, r24
    1ce0:	49 c0       	rjmp	.+146    	; 0x1d74 <Write_Pin+0x3f0>
		break;
	case K:
		BASE_K = (BASE_K & (~(1<<pin))) | ((Data & 0x01) <<pin);
    1ce2:	a8 e0       	ldi	r26, 0x08	; 8
    1ce4:	b1 e0       	ldi	r27, 0x01	; 1
    1ce6:	e8 e0       	ldi	r30, 0x08	; 8
    1ce8:	f1 e0       	ldi	r31, 0x01	; 1
    1cea:	80 81       	ld	r24, Z
    1cec:	48 2f       	mov	r20, r24
    1cee:	8a 81       	ldd	r24, Y+2	; 0x02
    1cf0:	28 2f       	mov	r18, r24
    1cf2:	30 e0       	ldi	r19, 0x00	; 0
    1cf4:	81 e0       	ldi	r24, 0x01	; 1
    1cf6:	90 e0       	ldi	r25, 0x00	; 0
    1cf8:	02 c0       	rjmp	.+4      	; 0x1cfe <Write_Pin+0x37a>
    1cfa:	88 0f       	add	r24, r24
    1cfc:	99 1f       	adc	r25, r25
    1cfe:	2a 95       	dec	r18
    1d00:	e2 f7       	brpl	.-8      	; 0x1cfa <Write_Pin+0x376>
    1d02:	80 95       	com	r24
    1d04:	48 23       	and	r20, r24
    1d06:	8b 81       	ldd	r24, Y+3	; 0x03
    1d08:	88 2f       	mov	r24, r24
    1d0a:	90 e0       	ldi	r25, 0x00	; 0
    1d0c:	9c 01       	movw	r18, r24
    1d0e:	21 70       	andi	r18, 0x01	; 1
    1d10:	30 70       	andi	r19, 0x00	; 0
    1d12:	8a 81       	ldd	r24, Y+2	; 0x02
    1d14:	88 2f       	mov	r24, r24
    1d16:	90 e0       	ldi	r25, 0x00	; 0
    1d18:	b9 01       	movw	r22, r18
    1d1a:	02 c0       	rjmp	.+4      	; 0x1d20 <Write_Pin+0x39c>
    1d1c:	66 0f       	add	r22, r22
    1d1e:	77 1f       	adc	r23, r23
    1d20:	8a 95       	dec	r24
    1d22:	e2 f7       	brpl	.-8      	; 0x1d1c <Write_Pin+0x398>
    1d24:	cb 01       	movw	r24, r22
    1d26:	84 2b       	or	r24, r20
    1d28:	8c 93       	st	X, r24
    1d2a:	24 c0       	rjmp	.+72     	; 0x1d74 <Write_Pin+0x3f0>
		break;
	case L:
		BASE_L = (BASE_L & (~(1<<pin))) | ((Data & 0x01) <<pin);
    1d2c:	ab e0       	ldi	r26, 0x0B	; 11
    1d2e:	b1 e0       	ldi	r27, 0x01	; 1
    1d30:	eb e0       	ldi	r30, 0x0B	; 11
    1d32:	f1 e0       	ldi	r31, 0x01	; 1
    1d34:	80 81       	ld	r24, Z
    1d36:	48 2f       	mov	r20, r24
    1d38:	8a 81       	ldd	r24, Y+2	; 0x02
    1d3a:	28 2f       	mov	r18, r24
    1d3c:	30 e0       	ldi	r19, 0x00	; 0
    1d3e:	81 e0       	ldi	r24, 0x01	; 1
    1d40:	90 e0       	ldi	r25, 0x00	; 0
    1d42:	02 c0       	rjmp	.+4      	; 0x1d48 <Write_Pin+0x3c4>
    1d44:	88 0f       	add	r24, r24
    1d46:	99 1f       	adc	r25, r25
    1d48:	2a 95       	dec	r18
    1d4a:	e2 f7       	brpl	.-8      	; 0x1d44 <Write_Pin+0x3c0>
    1d4c:	80 95       	com	r24
    1d4e:	48 23       	and	r20, r24
    1d50:	8b 81       	ldd	r24, Y+3	; 0x03
    1d52:	88 2f       	mov	r24, r24
    1d54:	90 e0       	ldi	r25, 0x00	; 0
    1d56:	9c 01       	movw	r18, r24
    1d58:	21 70       	andi	r18, 0x01	; 1
    1d5a:	30 70       	andi	r19, 0x00	; 0
    1d5c:	8a 81       	ldd	r24, Y+2	; 0x02
    1d5e:	88 2f       	mov	r24, r24
    1d60:	90 e0       	ldi	r25, 0x00	; 0
    1d62:	b9 01       	movw	r22, r18
    1d64:	02 c0       	rjmp	.+4      	; 0x1d6a <Write_Pin+0x3e6>
    1d66:	66 0f       	add	r22, r22
    1d68:	77 1f       	adc	r23, r23
    1d6a:	8a 95       	dec	r24
    1d6c:	e2 f7       	brpl	.-8      	; 0x1d66 <Write_Pin+0x3e2>
    1d6e:	cb 01       	movw	r24, r22
    1d70:	84 2b       	or	r24, r20
    1d72:	8c 93       	st	X, r24
		break;
	}
}
    1d74:	0f 90       	pop	r0
    1d76:	0f 90       	pop	r0
    1d78:	0f 90       	pop	r0
    1d7a:	0f 90       	pop	r0
    1d7c:	0f 90       	pop	r0
    1d7e:	cf 91       	pop	r28
    1d80:	df 91       	pop	r29
    1d82:	08 95       	ret

00001d84 <pin_write>:

void pin_write(PIN_Config_t* Pin, uint8_t val) {
    1d84:	df 93       	push	r29
    1d86:	cf 93       	push	r28
    1d88:	00 d0       	rcall	.+0      	; 0x1d8a <pin_write+0x6>
    1d8a:	0f 92       	push	r0
    1d8c:	0f 92       	push	r0
    1d8e:	cd b7       	in	r28, 0x3d	; 61
    1d90:	de b7       	in	r29, 0x3e	; 62
    1d92:	9a 83       	std	Y+2, r25	; 0x02
    1d94:	89 83       	std	Y+1, r24	; 0x01
    1d96:	6b 83       	std	Y+3, r22	; 0x03
	switch(Pin -> port){
    1d98:	e9 81       	ldd	r30, Y+1	; 0x01
    1d9a:	fa 81       	ldd	r31, Y+2	; 0x02
    1d9c:	83 81       	ldd	r24, Z+3	; 0x03
    1d9e:	28 2f       	mov	r18, r24
    1da0:	30 e0       	ldi	r19, 0x00	; 0
    1da2:	3d 83       	std	Y+5, r19	; 0x05
    1da4:	2c 83       	std	Y+4, r18	; 0x04
    1da6:	8c 81       	ldd	r24, Y+4	; 0x04
    1da8:	9d 81       	ldd	r25, Y+5	; 0x05
    1daa:	85 30       	cpi	r24, 0x05	; 5
    1dac:	91 05       	cpc	r25, r1
    1dae:	09 f4       	brne	.+2      	; 0x1db2 <pin_write+0x2e>
    1db0:	3d c1       	rjmp	.+634    	; 0x202c <pin_write+0x2a8>
    1db2:	2c 81       	ldd	r18, Y+4	; 0x04
    1db4:	3d 81       	ldd	r19, Y+5	; 0x05
    1db6:	26 30       	cpi	r18, 0x06	; 6
    1db8:	31 05       	cpc	r19, r1
    1dba:	1c f5       	brge	.+70     	; 0x1e02 <pin_write+0x7e>
    1dbc:	8c 81       	ldd	r24, Y+4	; 0x04
    1dbe:	9d 81       	ldd	r25, Y+5	; 0x05
    1dc0:	82 30       	cpi	r24, 0x02	; 2
    1dc2:	91 05       	cpc	r25, r1
    1dc4:	09 f4       	brne	.+2      	; 0x1dc8 <pin_write+0x44>
    1dc6:	a2 c0       	rjmp	.+324    	; 0x1f0c <pin_write+0x188>
    1dc8:	2c 81       	ldd	r18, Y+4	; 0x04
    1dca:	3d 81       	ldd	r19, Y+5	; 0x05
    1dcc:	23 30       	cpi	r18, 0x03	; 3
    1dce:	31 05       	cpc	r19, r1
    1dd0:	5c f4       	brge	.+22     	; 0x1de8 <pin_write+0x64>
    1dd2:	8c 81       	ldd	r24, Y+4	; 0x04
    1dd4:	9d 81       	ldd	r25, Y+5	; 0x05
    1dd6:	00 97       	sbiw	r24, 0x00	; 0
    1dd8:	c9 f1       	breq	.+114    	; 0x1e4c <pin_write+0xc8>
    1dda:	2c 81       	ldd	r18, Y+4	; 0x04
    1ddc:	3d 81       	ldd	r19, Y+5	; 0x05
    1dde:	21 30       	cpi	r18, 0x01	; 1
    1de0:	31 05       	cpc	r19, r1
    1de2:	09 f4       	brne	.+2      	; 0x1de6 <pin_write+0x62>
    1de4:	63 c0       	rjmp	.+198    	; 0x1eac <pin_write+0x128>
    1de6:	41 c2       	rjmp	.+1154   	; 0x226a <__stack+0x6b>
    1de8:	8c 81       	ldd	r24, Y+4	; 0x04
    1dea:	9d 81       	ldd	r25, Y+5	; 0x05
    1dec:	83 30       	cpi	r24, 0x03	; 3
    1dee:	91 05       	cpc	r25, r1
    1df0:	09 f4       	brne	.+2      	; 0x1df4 <pin_write+0x70>
    1df2:	bc c0       	rjmp	.+376    	; 0x1f6c <pin_write+0x1e8>
    1df4:	2c 81       	ldd	r18, Y+4	; 0x04
    1df6:	3d 81       	ldd	r19, Y+5	; 0x05
    1df8:	24 30       	cpi	r18, 0x04	; 4
    1dfa:	31 05       	cpc	r19, r1
    1dfc:	09 f4       	brne	.+2      	; 0x1e00 <pin_write+0x7c>
    1dfe:	e6 c0       	rjmp	.+460    	; 0x1fcc <pin_write+0x248>
    1e00:	34 c2       	rjmp	.+1128   	; 0x226a <__stack+0x6b>
    1e02:	8c 81       	ldd	r24, Y+4	; 0x04
    1e04:	9d 81       	ldd	r25, Y+5	; 0x05
    1e06:	88 30       	cpi	r24, 0x08	; 8
    1e08:	91 05       	cpc	r25, r1
    1e0a:	09 f4       	brne	.+2      	; 0x1e0e <pin_write+0x8a>
    1e0c:	9f c1       	rjmp	.+830    	; 0x214c <pin_write+0x3c8>
    1e0e:	2c 81       	ldd	r18, Y+4	; 0x04
    1e10:	3d 81       	ldd	r19, Y+5	; 0x05
    1e12:	29 30       	cpi	r18, 0x09	; 9
    1e14:	31 05       	cpc	r19, r1
    1e16:	6c f4       	brge	.+26     	; 0x1e32 <pin_write+0xae>
    1e18:	8c 81       	ldd	r24, Y+4	; 0x04
    1e1a:	9d 81       	ldd	r25, Y+5	; 0x05
    1e1c:	86 30       	cpi	r24, 0x06	; 6
    1e1e:	91 05       	cpc	r25, r1
    1e20:	09 f4       	brne	.+2      	; 0x1e24 <pin_write+0xa0>
    1e22:	34 c1       	rjmp	.+616    	; 0x208c <pin_write+0x308>
    1e24:	2c 81       	ldd	r18, Y+4	; 0x04
    1e26:	3d 81       	ldd	r19, Y+5	; 0x05
    1e28:	27 30       	cpi	r18, 0x07	; 7
    1e2a:	31 05       	cpc	r19, r1
    1e2c:	09 f4       	brne	.+2      	; 0x1e30 <pin_write+0xac>
    1e2e:	5e c1       	rjmp	.+700    	; 0x20ec <pin_write+0x368>
    1e30:	1c c2       	rjmp	.+1080   	; 0x226a <__stack+0x6b>
    1e32:	8c 81       	ldd	r24, Y+4	; 0x04
    1e34:	9d 81       	ldd	r25, Y+5	; 0x05
    1e36:	89 30       	cpi	r24, 0x09	; 9
    1e38:	91 05       	cpc	r25, r1
    1e3a:	09 f4       	brne	.+2      	; 0x1e3e <pin_write+0xba>
    1e3c:	b7 c1       	rjmp	.+878    	; 0x21ac <pin_write+0x428>
    1e3e:	2c 81       	ldd	r18, Y+4	; 0x04
    1e40:	3d 81       	ldd	r19, Y+5	; 0x05
    1e42:	2a 30       	cpi	r18, 0x0A	; 10
    1e44:	31 05       	cpc	r19, r1
    1e46:	09 f4       	brne	.+2      	; 0x1e4a <pin_write+0xc6>
    1e48:	e1 c1       	rjmp	.+962    	; 0x220c <__stack+0xd>
    1e4a:	0f c2       	rjmp	.+1054   	; 0x226a <__stack+0x6b>
	case A:
		if(val){
    1e4c:	8b 81       	ldd	r24, Y+3	; 0x03
    1e4e:	88 23       	and	r24, r24
    1e50:	b1 f0       	breq	.+44     	; 0x1e7e <pin_write+0xfa>
			SET_BIT(BASE_A, Pin -> pin_num);
    1e52:	a2 e2       	ldi	r26, 0x22	; 34
    1e54:	b0 e0       	ldi	r27, 0x00	; 0
    1e56:	e2 e2       	ldi	r30, 0x22	; 34
    1e58:	f0 e0       	ldi	r31, 0x00	; 0
    1e5a:	80 81       	ld	r24, Z
    1e5c:	48 2f       	mov	r20, r24
    1e5e:	e9 81       	ldd	r30, Y+1	; 0x01
    1e60:	fa 81       	ldd	r31, Y+2	; 0x02
    1e62:	81 81       	ldd	r24, Z+1	; 0x01
    1e64:	28 2f       	mov	r18, r24
    1e66:	30 e0       	ldi	r19, 0x00	; 0
    1e68:	81 e0       	ldi	r24, 0x01	; 1
    1e6a:	90 e0       	ldi	r25, 0x00	; 0
    1e6c:	02 2e       	mov	r0, r18
    1e6e:	02 c0       	rjmp	.+4      	; 0x1e74 <pin_write+0xf0>
    1e70:	88 0f       	add	r24, r24
    1e72:	99 1f       	adc	r25, r25
    1e74:	0a 94       	dec	r0
    1e76:	e2 f7       	brpl	.-8      	; 0x1e70 <pin_write+0xec>
    1e78:	84 2b       	or	r24, r20
    1e7a:	8c 93       	st	X, r24
    1e7c:	f6 c1       	rjmp	.+1004   	; 0x226a <__stack+0x6b>
		}else{
			CLEAR_BIT(BASE_A, Pin -> pin_num);
    1e7e:	a2 e2       	ldi	r26, 0x22	; 34
    1e80:	b0 e0       	ldi	r27, 0x00	; 0
    1e82:	e2 e2       	ldi	r30, 0x22	; 34
    1e84:	f0 e0       	ldi	r31, 0x00	; 0
    1e86:	80 81       	ld	r24, Z
    1e88:	48 2f       	mov	r20, r24
    1e8a:	e9 81       	ldd	r30, Y+1	; 0x01
    1e8c:	fa 81       	ldd	r31, Y+2	; 0x02
    1e8e:	81 81       	ldd	r24, Z+1	; 0x01
    1e90:	28 2f       	mov	r18, r24
    1e92:	30 e0       	ldi	r19, 0x00	; 0
    1e94:	81 e0       	ldi	r24, 0x01	; 1
    1e96:	90 e0       	ldi	r25, 0x00	; 0
    1e98:	02 2e       	mov	r0, r18
    1e9a:	02 c0       	rjmp	.+4      	; 0x1ea0 <pin_write+0x11c>
    1e9c:	88 0f       	add	r24, r24
    1e9e:	99 1f       	adc	r25, r25
    1ea0:	0a 94       	dec	r0
    1ea2:	e2 f7       	brpl	.-8      	; 0x1e9c <pin_write+0x118>
    1ea4:	80 95       	com	r24
    1ea6:	84 23       	and	r24, r20
    1ea8:	8c 93       	st	X, r24
    1eaa:	df c1       	rjmp	.+958    	; 0x226a <__stack+0x6b>
		}
		break;
	case B:
		if(val){
    1eac:	8b 81       	ldd	r24, Y+3	; 0x03
    1eae:	88 23       	and	r24, r24
    1eb0:	b1 f0       	breq	.+44     	; 0x1ede <pin_write+0x15a>
			SET_BIT(BASE_B, Pin -> pin_num);
    1eb2:	a5 e2       	ldi	r26, 0x25	; 37
    1eb4:	b0 e0       	ldi	r27, 0x00	; 0
    1eb6:	e5 e2       	ldi	r30, 0x25	; 37
    1eb8:	f0 e0       	ldi	r31, 0x00	; 0
    1eba:	80 81       	ld	r24, Z
    1ebc:	48 2f       	mov	r20, r24
    1ebe:	e9 81       	ldd	r30, Y+1	; 0x01
    1ec0:	fa 81       	ldd	r31, Y+2	; 0x02
    1ec2:	81 81       	ldd	r24, Z+1	; 0x01
    1ec4:	28 2f       	mov	r18, r24
    1ec6:	30 e0       	ldi	r19, 0x00	; 0
    1ec8:	81 e0       	ldi	r24, 0x01	; 1
    1eca:	90 e0       	ldi	r25, 0x00	; 0
    1ecc:	02 2e       	mov	r0, r18
    1ece:	02 c0       	rjmp	.+4      	; 0x1ed4 <pin_write+0x150>
    1ed0:	88 0f       	add	r24, r24
    1ed2:	99 1f       	adc	r25, r25
    1ed4:	0a 94       	dec	r0
    1ed6:	e2 f7       	brpl	.-8      	; 0x1ed0 <pin_write+0x14c>
    1ed8:	84 2b       	or	r24, r20
    1eda:	8c 93       	st	X, r24
    1edc:	c6 c1       	rjmp	.+908    	; 0x226a <__stack+0x6b>
		}else{
			CLEAR_BIT(BASE_B, Pin -> pin_num);
    1ede:	a5 e2       	ldi	r26, 0x25	; 37
    1ee0:	b0 e0       	ldi	r27, 0x00	; 0
    1ee2:	e5 e2       	ldi	r30, 0x25	; 37
    1ee4:	f0 e0       	ldi	r31, 0x00	; 0
    1ee6:	80 81       	ld	r24, Z
    1ee8:	48 2f       	mov	r20, r24
    1eea:	e9 81       	ldd	r30, Y+1	; 0x01
    1eec:	fa 81       	ldd	r31, Y+2	; 0x02
    1eee:	81 81       	ldd	r24, Z+1	; 0x01
    1ef0:	28 2f       	mov	r18, r24
    1ef2:	30 e0       	ldi	r19, 0x00	; 0
    1ef4:	81 e0       	ldi	r24, 0x01	; 1
    1ef6:	90 e0       	ldi	r25, 0x00	; 0
    1ef8:	02 2e       	mov	r0, r18
    1efa:	02 c0       	rjmp	.+4      	; 0x1f00 <pin_write+0x17c>
    1efc:	88 0f       	add	r24, r24
    1efe:	99 1f       	adc	r25, r25
    1f00:	0a 94       	dec	r0
    1f02:	e2 f7       	brpl	.-8      	; 0x1efc <pin_write+0x178>
    1f04:	80 95       	com	r24
    1f06:	84 23       	and	r24, r20
    1f08:	8c 93       	st	X, r24
    1f0a:	af c1       	rjmp	.+862    	; 0x226a <__stack+0x6b>
		}
		break;
	case C:
		if(val){
    1f0c:	8b 81       	ldd	r24, Y+3	; 0x03
    1f0e:	88 23       	and	r24, r24
    1f10:	b1 f0       	breq	.+44     	; 0x1f3e <pin_write+0x1ba>
			SET_BIT(BASE_C, Pin -> pin_num);
    1f12:	a8 e2       	ldi	r26, 0x28	; 40
    1f14:	b0 e0       	ldi	r27, 0x00	; 0
    1f16:	e8 e2       	ldi	r30, 0x28	; 40
    1f18:	f0 e0       	ldi	r31, 0x00	; 0
    1f1a:	80 81       	ld	r24, Z
    1f1c:	48 2f       	mov	r20, r24
    1f1e:	e9 81       	ldd	r30, Y+1	; 0x01
    1f20:	fa 81       	ldd	r31, Y+2	; 0x02
    1f22:	81 81       	ldd	r24, Z+1	; 0x01
    1f24:	28 2f       	mov	r18, r24
    1f26:	30 e0       	ldi	r19, 0x00	; 0
    1f28:	81 e0       	ldi	r24, 0x01	; 1
    1f2a:	90 e0       	ldi	r25, 0x00	; 0
    1f2c:	02 2e       	mov	r0, r18
    1f2e:	02 c0       	rjmp	.+4      	; 0x1f34 <pin_write+0x1b0>
    1f30:	88 0f       	add	r24, r24
    1f32:	99 1f       	adc	r25, r25
    1f34:	0a 94       	dec	r0
    1f36:	e2 f7       	brpl	.-8      	; 0x1f30 <pin_write+0x1ac>
    1f38:	84 2b       	or	r24, r20
    1f3a:	8c 93       	st	X, r24
    1f3c:	96 c1       	rjmp	.+812    	; 0x226a <__stack+0x6b>
		}else{
			CLEAR_BIT(BASE_C, Pin -> pin_num);
    1f3e:	a8 e2       	ldi	r26, 0x28	; 40
    1f40:	b0 e0       	ldi	r27, 0x00	; 0
    1f42:	e8 e2       	ldi	r30, 0x28	; 40
    1f44:	f0 e0       	ldi	r31, 0x00	; 0
    1f46:	80 81       	ld	r24, Z
    1f48:	48 2f       	mov	r20, r24
    1f4a:	e9 81       	ldd	r30, Y+1	; 0x01
    1f4c:	fa 81       	ldd	r31, Y+2	; 0x02
    1f4e:	81 81       	ldd	r24, Z+1	; 0x01
    1f50:	28 2f       	mov	r18, r24
    1f52:	30 e0       	ldi	r19, 0x00	; 0
    1f54:	81 e0       	ldi	r24, 0x01	; 1
    1f56:	90 e0       	ldi	r25, 0x00	; 0
    1f58:	02 2e       	mov	r0, r18
    1f5a:	02 c0       	rjmp	.+4      	; 0x1f60 <pin_write+0x1dc>
    1f5c:	88 0f       	add	r24, r24
    1f5e:	99 1f       	adc	r25, r25
    1f60:	0a 94       	dec	r0
    1f62:	e2 f7       	brpl	.-8      	; 0x1f5c <pin_write+0x1d8>
    1f64:	80 95       	com	r24
    1f66:	84 23       	and	r24, r20
    1f68:	8c 93       	st	X, r24
    1f6a:	7f c1       	rjmp	.+766    	; 0x226a <__stack+0x6b>
		}
		break;
	case D:
		if(val){
    1f6c:	8b 81       	ldd	r24, Y+3	; 0x03
    1f6e:	88 23       	and	r24, r24
    1f70:	b1 f0       	breq	.+44     	; 0x1f9e <pin_write+0x21a>
			SET_BIT(BASE_D, Pin -> pin_num);
    1f72:	ab e2       	ldi	r26, 0x2B	; 43
    1f74:	b0 e0       	ldi	r27, 0x00	; 0
    1f76:	eb e2       	ldi	r30, 0x2B	; 43
    1f78:	f0 e0       	ldi	r31, 0x00	; 0
    1f7a:	80 81       	ld	r24, Z
    1f7c:	48 2f       	mov	r20, r24
    1f7e:	e9 81       	ldd	r30, Y+1	; 0x01
    1f80:	fa 81       	ldd	r31, Y+2	; 0x02
    1f82:	81 81       	ldd	r24, Z+1	; 0x01
    1f84:	28 2f       	mov	r18, r24
    1f86:	30 e0       	ldi	r19, 0x00	; 0
    1f88:	81 e0       	ldi	r24, 0x01	; 1
    1f8a:	90 e0       	ldi	r25, 0x00	; 0
    1f8c:	02 2e       	mov	r0, r18
    1f8e:	02 c0       	rjmp	.+4      	; 0x1f94 <pin_write+0x210>
    1f90:	88 0f       	add	r24, r24
    1f92:	99 1f       	adc	r25, r25
    1f94:	0a 94       	dec	r0
    1f96:	e2 f7       	brpl	.-8      	; 0x1f90 <pin_write+0x20c>
    1f98:	84 2b       	or	r24, r20
    1f9a:	8c 93       	st	X, r24
    1f9c:	66 c1       	rjmp	.+716    	; 0x226a <__stack+0x6b>
		}else{
			CLEAR_BIT(BASE_D, Pin -> pin_num);
    1f9e:	ab e2       	ldi	r26, 0x2B	; 43
    1fa0:	b0 e0       	ldi	r27, 0x00	; 0
    1fa2:	eb e2       	ldi	r30, 0x2B	; 43
    1fa4:	f0 e0       	ldi	r31, 0x00	; 0
    1fa6:	80 81       	ld	r24, Z
    1fa8:	48 2f       	mov	r20, r24
    1faa:	e9 81       	ldd	r30, Y+1	; 0x01
    1fac:	fa 81       	ldd	r31, Y+2	; 0x02
    1fae:	81 81       	ldd	r24, Z+1	; 0x01
    1fb0:	28 2f       	mov	r18, r24
    1fb2:	30 e0       	ldi	r19, 0x00	; 0
    1fb4:	81 e0       	ldi	r24, 0x01	; 1
    1fb6:	90 e0       	ldi	r25, 0x00	; 0
    1fb8:	02 2e       	mov	r0, r18
    1fba:	02 c0       	rjmp	.+4      	; 0x1fc0 <pin_write+0x23c>
    1fbc:	88 0f       	add	r24, r24
    1fbe:	99 1f       	adc	r25, r25
    1fc0:	0a 94       	dec	r0
    1fc2:	e2 f7       	brpl	.-8      	; 0x1fbc <pin_write+0x238>
    1fc4:	80 95       	com	r24
    1fc6:	84 23       	and	r24, r20
    1fc8:	8c 93       	st	X, r24
    1fca:	4f c1       	rjmp	.+670    	; 0x226a <__stack+0x6b>
		}
		break;
	case E:
		if(val){
    1fcc:	8b 81       	ldd	r24, Y+3	; 0x03
    1fce:	88 23       	and	r24, r24
    1fd0:	b1 f0       	breq	.+44     	; 0x1ffe <pin_write+0x27a>
			SET_BIT(BASE_E, Pin -> pin_num);
    1fd2:	ae e2       	ldi	r26, 0x2E	; 46
    1fd4:	b0 e0       	ldi	r27, 0x00	; 0
    1fd6:	ee e2       	ldi	r30, 0x2E	; 46
    1fd8:	f0 e0       	ldi	r31, 0x00	; 0
    1fda:	80 81       	ld	r24, Z
    1fdc:	48 2f       	mov	r20, r24
    1fde:	e9 81       	ldd	r30, Y+1	; 0x01
    1fe0:	fa 81       	ldd	r31, Y+2	; 0x02
    1fe2:	81 81       	ldd	r24, Z+1	; 0x01
    1fe4:	28 2f       	mov	r18, r24
    1fe6:	30 e0       	ldi	r19, 0x00	; 0
    1fe8:	81 e0       	ldi	r24, 0x01	; 1
    1fea:	90 e0       	ldi	r25, 0x00	; 0
    1fec:	02 2e       	mov	r0, r18
    1fee:	02 c0       	rjmp	.+4      	; 0x1ff4 <pin_write+0x270>
    1ff0:	88 0f       	add	r24, r24
    1ff2:	99 1f       	adc	r25, r25
    1ff4:	0a 94       	dec	r0
    1ff6:	e2 f7       	brpl	.-8      	; 0x1ff0 <pin_write+0x26c>
    1ff8:	84 2b       	or	r24, r20
    1ffa:	8c 93       	st	X, r24
    1ffc:	36 c1       	rjmp	.+620    	; 0x226a <__stack+0x6b>
		}else{
			CLEAR_BIT(BASE_E, Pin -> pin_num);
    1ffe:	ae e2       	ldi	r26, 0x2E	; 46
    2000:	b0 e0       	ldi	r27, 0x00	; 0
    2002:	ee e2       	ldi	r30, 0x2E	; 46
    2004:	f0 e0       	ldi	r31, 0x00	; 0
    2006:	80 81       	ld	r24, Z
    2008:	48 2f       	mov	r20, r24
    200a:	e9 81       	ldd	r30, Y+1	; 0x01
    200c:	fa 81       	ldd	r31, Y+2	; 0x02
    200e:	81 81       	ldd	r24, Z+1	; 0x01
    2010:	28 2f       	mov	r18, r24
    2012:	30 e0       	ldi	r19, 0x00	; 0
    2014:	81 e0       	ldi	r24, 0x01	; 1
    2016:	90 e0       	ldi	r25, 0x00	; 0
    2018:	02 2e       	mov	r0, r18
    201a:	02 c0       	rjmp	.+4      	; 0x2020 <pin_write+0x29c>
    201c:	88 0f       	add	r24, r24
    201e:	99 1f       	adc	r25, r25
    2020:	0a 94       	dec	r0
    2022:	e2 f7       	brpl	.-8      	; 0x201c <pin_write+0x298>
    2024:	80 95       	com	r24
    2026:	84 23       	and	r24, r20
    2028:	8c 93       	st	X, r24
    202a:	1f c1       	rjmp	.+574    	; 0x226a <__stack+0x6b>
		}
		break;
	case F:
		if(val){
    202c:	8b 81       	ldd	r24, Y+3	; 0x03
    202e:	88 23       	and	r24, r24
    2030:	b1 f0       	breq	.+44     	; 0x205e <pin_write+0x2da>
			SET_BIT(BASE_F, Pin -> pin_num);
    2032:	a1 e3       	ldi	r26, 0x31	; 49
    2034:	b0 e0       	ldi	r27, 0x00	; 0
    2036:	e1 e3       	ldi	r30, 0x31	; 49
    2038:	f0 e0       	ldi	r31, 0x00	; 0
    203a:	80 81       	ld	r24, Z
    203c:	48 2f       	mov	r20, r24
    203e:	e9 81       	ldd	r30, Y+1	; 0x01
    2040:	fa 81       	ldd	r31, Y+2	; 0x02
    2042:	81 81       	ldd	r24, Z+1	; 0x01
    2044:	28 2f       	mov	r18, r24
    2046:	30 e0       	ldi	r19, 0x00	; 0
    2048:	81 e0       	ldi	r24, 0x01	; 1
    204a:	90 e0       	ldi	r25, 0x00	; 0
    204c:	02 2e       	mov	r0, r18
    204e:	02 c0       	rjmp	.+4      	; 0x2054 <pin_write+0x2d0>
    2050:	88 0f       	add	r24, r24
    2052:	99 1f       	adc	r25, r25
    2054:	0a 94       	dec	r0
    2056:	e2 f7       	brpl	.-8      	; 0x2050 <pin_write+0x2cc>
    2058:	84 2b       	or	r24, r20
    205a:	8c 93       	st	X, r24
    205c:	06 c1       	rjmp	.+524    	; 0x226a <__stack+0x6b>
		}else{
			CLEAR_BIT(BASE_F, Pin -> pin_num);
    205e:	a1 e3       	ldi	r26, 0x31	; 49
    2060:	b0 e0       	ldi	r27, 0x00	; 0
    2062:	e1 e3       	ldi	r30, 0x31	; 49
    2064:	f0 e0       	ldi	r31, 0x00	; 0
    2066:	80 81       	ld	r24, Z
    2068:	48 2f       	mov	r20, r24
    206a:	e9 81       	ldd	r30, Y+1	; 0x01
    206c:	fa 81       	ldd	r31, Y+2	; 0x02
    206e:	81 81       	ldd	r24, Z+1	; 0x01
    2070:	28 2f       	mov	r18, r24
    2072:	30 e0       	ldi	r19, 0x00	; 0
    2074:	81 e0       	ldi	r24, 0x01	; 1
    2076:	90 e0       	ldi	r25, 0x00	; 0
    2078:	02 2e       	mov	r0, r18
    207a:	02 c0       	rjmp	.+4      	; 0x2080 <pin_write+0x2fc>
    207c:	88 0f       	add	r24, r24
    207e:	99 1f       	adc	r25, r25
    2080:	0a 94       	dec	r0
    2082:	e2 f7       	brpl	.-8      	; 0x207c <pin_write+0x2f8>
    2084:	80 95       	com	r24
    2086:	84 23       	and	r24, r20
    2088:	8c 93       	st	X, r24
    208a:	ef c0       	rjmp	.+478    	; 0x226a <__stack+0x6b>
		}
		break;
	case G:
		if(val){
    208c:	8b 81       	ldd	r24, Y+3	; 0x03
    208e:	88 23       	and	r24, r24
    2090:	b1 f0       	breq	.+44     	; 0x20be <pin_write+0x33a>
			SET_BIT(BASE_G, Pin -> pin_num);
    2092:	a4 e3       	ldi	r26, 0x34	; 52
    2094:	b0 e0       	ldi	r27, 0x00	; 0
    2096:	e4 e3       	ldi	r30, 0x34	; 52
    2098:	f0 e0       	ldi	r31, 0x00	; 0
    209a:	80 81       	ld	r24, Z
    209c:	48 2f       	mov	r20, r24
    209e:	e9 81       	ldd	r30, Y+1	; 0x01
    20a0:	fa 81       	ldd	r31, Y+2	; 0x02
    20a2:	81 81       	ldd	r24, Z+1	; 0x01
    20a4:	28 2f       	mov	r18, r24
    20a6:	30 e0       	ldi	r19, 0x00	; 0
    20a8:	81 e0       	ldi	r24, 0x01	; 1
    20aa:	90 e0       	ldi	r25, 0x00	; 0
    20ac:	02 2e       	mov	r0, r18
    20ae:	02 c0       	rjmp	.+4      	; 0x20b4 <pin_write+0x330>
    20b0:	88 0f       	add	r24, r24
    20b2:	99 1f       	adc	r25, r25
    20b4:	0a 94       	dec	r0
    20b6:	e2 f7       	brpl	.-8      	; 0x20b0 <pin_write+0x32c>
    20b8:	84 2b       	or	r24, r20
    20ba:	8c 93       	st	X, r24
    20bc:	d6 c0       	rjmp	.+428    	; 0x226a <__stack+0x6b>
		}else{
			CLEAR_BIT(BASE_G, Pin -> pin_num);
    20be:	a4 e3       	ldi	r26, 0x34	; 52
    20c0:	b0 e0       	ldi	r27, 0x00	; 0
    20c2:	e4 e3       	ldi	r30, 0x34	; 52
    20c4:	f0 e0       	ldi	r31, 0x00	; 0
    20c6:	80 81       	ld	r24, Z
    20c8:	48 2f       	mov	r20, r24
    20ca:	e9 81       	ldd	r30, Y+1	; 0x01
    20cc:	fa 81       	ldd	r31, Y+2	; 0x02
    20ce:	81 81       	ldd	r24, Z+1	; 0x01
    20d0:	28 2f       	mov	r18, r24
    20d2:	30 e0       	ldi	r19, 0x00	; 0
    20d4:	81 e0       	ldi	r24, 0x01	; 1
    20d6:	90 e0       	ldi	r25, 0x00	; 0
    20d8:	02 2e       	mov	r0, r18
    20da:	02 c0       	rjmp	.+4      	; 0x20e0 <pin_write+0x35c>
    20dc:	88 0f       	add	r24, r24
    20de:	99 1f       	adc	r25, r25
    20e0:	0a 94       	dec	r0
    20e2:	e2 f7       	brpl	.-8      	; 0x20dc <pin_write+0x358>
    20e4:	80 95       	com	r24
    20e6:	84 23       	and	r24, r20
    20e8:	8c 93       	st	X, r24
    20ea:	bf c0       	rjmp	.+382    	; 0x226a <__stack+0x6b>
		}
		break;
	case H:
		if(val){
    20ec:	8b 81       	ldd	r24, Y+3	; 0x03
    20ee:	88 23       	and	r24, r24
    20f0:	b1 f0       	breq	.+44     	; 0x211e <pin_write+0x39a>
			SET_BIT(BASE_H, Pin -> pin_num);
    20f2:	a2 e0       	ldi	r26, 0x02	; 2
    20f4:	b1 e0       	ldi	r27, 0x01	; 1
    20f6:	e2 e0       	ldi	r30, 0x02	; 2
    20f8:	f1 e0       	ldi	r31, 0x01	; 1
    20fa:	80 81       	ld	r24, Z
    20fc:	48 2f       	mov	r20, r24
    20fe:	e9 81       	ldd	r30, Y+1	; 0x01
    2100:	fa 81       	ldd	r31, Y+2	; 0x02
    2102:	81 81       	ldd	r24, Z+1	; 0x01
    2104:	28 2f       	mov	r18, r24
    2106:	30 e0       	ldi	r19, 0x00	; 0
    2108:	81 e0       	ldi	r24, 0x01	; 1
    210a:	90 e0       	ldi	r25, 0x00	; 0
    210c:	02 2e       	mov	r0, r18
    210e:	02 c0       	rjmp	.+4      	; 0x2114 <pin_write+0x390>
    2110:	88 0f       	add	r24, r24
    2112:	99 1f       	adc	r25, r25
    2114:	0a 94       	dec	r0
    2116:	e2 f7       	brpl	.-8      	; 0x2110 <pin_write+0x38c>
    2118:	84 2b       	or	r24, r20
    211a:	8c 93       	st	X, r24
    211c:	a6 c0       	rjmp	.+332    	; 0x226a <__stack+0x6b>
		}else{
			CLEAR_BIT(BASE_H, Pin -> pin_num);
    211e:	a2 e0       	ldi	r26, 0x02	; 2
    2120:	b1 e0       	ldi	r27, 0x01	; 1
    2122:	e2 e0       	ldi	r30, 0x02	; 2
    2124:	f1 e0       	ldi	r31, 0x01	; 1
    2126:	80 81       	ld	r24, Z
    2128:	48 2f       	mov	r20, r24
    212a:	e9 81       	ldd	r30, Y+1	; 0x01
    212c:	fa 81       	ldd	r31, Y+2	; 0x02
    212e:	81 81       	ldd	r24, Z+1	; 0x01
    2130:	28 2f       	mov	r18, r24
    2132:	30 e0       	ldi	r19, 0x00	; 0
    2134:	81 e0       	ldi	r24, 0x01	; 1
    2136:	90 e0       	ldi	r25, 0x00	; 0
    2138:	02 2e       	mov	r0, r18
    213a:	02 c0       	rjmp	.+4      	; 0x2140 <pin_write+0x3bc>
    213c:	88 0f       	add	r24, r24
    213e:	99 1f       	adc	r25, r25
    2140:	0a 94       	dec	r0
    2142:	e2 f7       	brpl	.-8      	; 0x213c <pin_write+0x3b8>
    2144:	80 95       	com	r24
    2146:	84 23       	and	r24, r20
    2148:	8c 93       	st	X, r24
    214a:	8f c0       	rjmp	.+286    	; 0x226a <__stack+0x6b>
		}
		break;
	case J:
		if(val){
    214c:	8b 81       	ldd	r24, Y+3	; 0x03
    214e:	88 23       	and	r24, r24
    2150:	b1 f0       	breq	.+44     	; 0x217e <pin_write+0x3fa>
			SET_BIT(BASE_J, Pin -> pin_num);
    2152:	a5 e0       	ldi	r26, 0x05	; 5
    2154:	b1 e0       	ldi	r27, 0x01	; 1
    2156:	e5 e0       	ldi	r30, 0x05	; 5
    2158:	f1 e0       	ldi	r31, 0x01	; 1
    215a:	80 81       	ld	r24, Z
    215c:	48 2f       	mov	r20, r24
    215e:	e9 81       	ldd	r30, Y+1	; 0x01
    2160:	fa 81       	ldd	r31, Y+2	; 0x02
    2162:	81 81       	ldd	r24, Z+1	; 0x01
    2164:	28 2f       	mov	r18, r24
    2166:	30 e0       	ldi	r19, 0x00	; 0
    2168:	81 e0       	ldi	r24, 0x01	; 1
    216a:	90 e0       	ldi	r25, 0x00	; 0
    216c:	02 2e       	mov	r0, r18
    216e:	02 c0       	rjmp	.+4      	; 0x2174 <pin_write+0x3f0>
    2170:	88 0f       	add	r24, r24
    2172:	99 1f       	adc	r25, r25
    2174:	0a 94       	dec	r0
    2176:	e2 f7       	brpl	.-8      	; 0x2170 <pin_write+0x3ec>
    2178:	84 2b       	or	r24, r20
    217a:	8c 93       	st	X, r24
    217c:	76 c0       	rjmp	.+236    	; 0x226a <__stack+0x6b>
		}else{
			CLEAR_BIT(BASE_J, Pin -> pin_num);
    217e:	a5 e0       	ldi	r26, 0x05	; 5
    2180:	b1 e0       	ldi	r27, 0x01	; 1
    2182:	e5 e0       	ldi	r30, 0x05	; 5
    2184:	f1 e0       	ldi	r31, 0x01	; 1
    2186:	80 81       	ld	r24, Z
    2188:	48 2f       	mov	r20, r24
    218a:	e9 81       	ldd	r30, Y+1	; 0x01
    218c:	fa 81       	ldd	r31, Y+2	; 0x02
    218e:	81 81       	ldd	r24, Z+1	; 0x01
    2190:	28 2f       	mov	r18, r24
    2192:	30 e0       	ldi	r19, 0x00	; 0
    2194:	81 e0       	ldi	r24, 0x01	; 1
    2196:	90 e0       	ldi	r25, 0x00	; 0
    2198:	02 2e       	mov	r0, r18
    219a:	02 c0       	rjmp	.+4      	; 0x21a0 <pin_write+0x41c>
    219c:	88 0f       	add	r24, r24
    219e:	99 1f       	adc	r25, r25
    21a0:	0a 94       	dec	r0
    21a2:	e2 f7       	brpl	.-8      	; 0x219c <pin_write+0x418>
    21a4:	80 95       	com	r24
    21a6:	84 23       	and	r24, r20
    21a8:	8c 93       	st	X, r24
    21aa:	5f c0       	rjmp	.+190    	; 0x226a <__stack+0x6b>
		}
		break;
	case K:
		if(val){
    21ac:	8b 81       	ldd	r24, Y+3	; 0x03
    21ae:	88 23       	and	r24, r24
    21b0:	b1 f0       	breq	.+44     	; 0x21de <pin_write+0x45a>
			SET_BIT(BASE_K, Pin -> pin_num);
    21b2:	a8 e0       	ldi	r26, 0x08	; 8
    21b4:	b1 e0       	ldi	r27, 0x01	; 1
    21b6:	e8 e0       	ldi	r30, 0x08	; 8
    21b8:	f1 e0       	ldi	r31, 0x01	; 1
    21ba:	80 81       	ld	r24, Z
    21bc:	48 2f       	mov	r20, r24
    21be:	e9 81       	ldd	r30, Y+1	; 0x01
    21c0:	fa 81       	ldd	r31, Y+2	; 0x02
    21c2:	81 81       	ldd	r24, Z+1	; 0x01
    21c4:	28 2f       	mov	r18, r24
    21c6:	30 e0       	ldi	r19, 0x00	; 0
    21c8:	81 e0       	ldi	r24, 0x01	; 1
    21ca:	90 e0       	ldi	r25, 0x00	; 0
    21cc:	02 2e       	mov	r0, r18
    21ce:	02 c0       	rjmp	.+4      	; 0x21d4 <pin_write+0x450>
    21d0:	88 0f       	add	r24, r24
    21d2:	99 1f       	adc	r25, r25
    21d4:	0a 94       	dec	r0
    21d6:	e2 f7       	brpl	.-8      	; 0x21d0 <pin_write+0x44c>
    21d8:	84 2b       	or	r24, r20
    21da:	8c 93       	st	X, r24
    21dc:	46 c0       	rjmp	.+140    	; 0x226a <__stack+0x6b>
		}else{
			CLEAR_BIT(BASE_K, Pin -> pin_num);
    21de:	a8 e0       	ldi	r26, 0x08	; 8
    21e0:	b1 e0       	ldi	r27, 0x01	; 1
    21e2:	e8 e0       	ldi	r30, 0x08	; 8
    21e4:	f1 e0       	ldi	r31, 0x01	; 1
    21e6:	80 81       	ld	r24, Z
    21e8:	48 2f       	mov	r20, r24
    21ea:	e9 81       	ldd	r30, Y+1	; 0x01
    21ec:	fa 81       	ldd	r31, Y+2	; 0x02
    21ee:	81 81       	ldd	r24, Z+1	; 0x01
    21f0:	28 2f       	mov	r18, r24
    21f2:	30 e0       	ldi	r19, 0x00	; 0
    21f4:	81 e0       	ldi	r24, 0x01	; 1
    21f6:	90 e0       	ldi	r25, 0x00	; 0
    21f8:	02 2e       	mov	r0, r18
    21fa:	02 c0       	rjmp	.+4      	; 0x2200 <__stack+0x1>
    21fc:	88 0f       	add	r24, r24
    21fe:	99 1f       	adc	r25, r25
    2200:	0a 94       	dec	r0
    2202:	e2 f7       	brpl	.-8      	; 0x21fc <pin_write+0x478>
    2204:	80 95       	com	r24
    2206:	84 23       	and	r24, r20
    2208:	8c 93       	st	X, r24
    220a:	2f c0       	rjmp	.+94     	; 0x226a <__stack+0x6b>
		}
		break;
	case L:
		if(val){
    220c:	8b 81       	ldd	r24, Y+3	; 0x03
    220e:	88 23       	and	r24, r24
    2210:	b1 f0       	breq	.+44     	; 0x223e <__stack+0x3f>
			SET_BIT(BASE_L, Pin -> pin_num);
    2212:	ab e0       	ldi	r26, 0x0B	; 11
    2214:	b1 e0       	ldi	r27, 0x01	; 1
    2216:	eb e0       	ldi	r30, 0x0B	; 11
    2218:	f1 e0       	ldi	r31, 0x01	; 1
    221a:	80 81       	ld	r24, Z
    221c:	48 2f       	mov	r20, r24
    221e:	e9 81       	ldd	r30, Y+1	; 0x01
    2220:	fa 81       	ldd	r31, Y+2	; 0x02
    2222:	81 81       	ldd	r24, Z+1	; 0x01
    2224:	28 2f       	mov	r18, r24
    2226:	30 e0       	ldi	r19, 0x00	; 0
    2228:	81 e0       	ldi	r24, 0x01	; 1
    222a:	90 e0       	ldi	r25, 0x00	; 0
    222c:	02 2e       	mov	r0, r18
    222e:	02 c0       	rjmp	.+4      	; 0x2234 <__stack+0x35>
    2230:	88 0f       	add	r24, r24
    2232:	99 1f       	adc	r25, r25
    2234:	0a 94       	dec	r0
    2236:	e2 f7       	brpl	.-8      	; 0x2230 <__stack+0x31>
    2238:	84 2b       	or	r24, r20
    223a:	8c 93       	st	X, r24
    223c:	16 c0       	rjmp	.+44     	; 0x226a <__stack+0x6b>
		}else{
			CLEAR_BIT(BASE_L, Pin -> pin_num);
    223e:	ab e0       	ldi	r26, 0x0B	; 11
    2240:	b1 e0       	ldi	r27, 0x01	; 1
    2242:	eb e0       	ldi	r30, 0x0B	; 11
    2244:	f1 e0       	ldi	r31, 0x01	; 1
    2246:	80 81       	ld	r24, Z
    2248:	48 2f       	mov	r20, r24
    224a:	e9 81       	ldd	r30, Y+1	; 0x01
    224c:	fa 81       	ldd	r31, Y+2	; 0x02
    224e:	81 81       	ldd	r24, Z+1	; 0x01
    2250:	28 2f       	mov	r18, r24
    2252:	30 e0       	ldi	r19, 0x00	; 0
    2254:	81 e0       	ldi	r24, 0x01	; 1
    2256:	90 e0       	ldi	r25, 0x00	; 0
    2258:	02 2e       	mov	r0, r18
    225a:	02 c0       	rjmp	.+4      	; 0x2260 <__stack+0x61>
    225c:	88 0f       	add	r24, r24
    225e:	99 1f       	adc	r25, r25
    2260:	0a 94       	dec	r0
    2262:	e2 f7       	brpl	.-8      	; 0x225c <__stack+0x5d>
    2264:	80 95       	com	r24
    2266:	84 23       	and	r24, r20
    2268:	8c 93       	st	X, r24
		}
		break;
	}

}
    226a:	0f 90       	pop	r0
    226c:	0f 90       	pop	r0
    226e:	0f 90       	pop	r0
    2270:	0f 90       	pop	r0
    2272:	0f 90       	pop	r0
    2274:	cf 91       	pop	r28
    2276:	df 91       	pop	r29
    2278:	08 95       	ret

0000227a <port_read>:
uint8_t port_read(PORT_Config_t * Port) {
    227a:	df 93       	push	r29
    227c:	cf 93       	push	r28
    227e:	00 d0       	rcall	.+0      	; 0x2280 <port_read+0x6>
    2280:	0f 92       	push	r0
    2282:	0f 92       	push	r0
    2284:	cd b7       	in	r28, 0x3d	; 61
    2286:	de b7       	in	r29, 0x3e	; 62
    2288:	9a 83       	std	Y+2, r25	; 0x02
    228a:	89 83       	std	Y+1, r24	; 0x01
	switch(Port -> port){
    228c:	e9 81       	ldd	r30, Y+1	; 0x01
    228e:	fa 81       	ldd	r31, Y+2	; 0x02
    2290:	82 81       	ldd	r24, Z+2	; 0x02
    2292:	28 2f       	mov	r18, r24
    2294:	30 e0       	ldi	r19, 0x00	; 0
    2296:	3d 83       	std	Y+5, r19	; 0x05
    2298:	2c 83       	std	Y+4, r18	; 0x04
    229a:	8c 81       	ldd	r24, Y+4	; 0x04
    229c:	9d 81       	ldd	r25, Y+5	; 0x05
    229e:	85 30       	cpi	r24, 0x05	; 5
    22a0:	91 05       	cpc	r25, r1
    22a2:	09 f4       	brne	.+2      	; 0x22a6 <port_read+0x2c>
    22a4:	5f c0       	rjmp	.+190    	; 0x2364 <port_read+0xea>
    22a6:	2c 81       	ldd	r18, Y+4	; 0x04
    22a8:	3d 81       	ldd	r19, Y+5	; 0x05
    22aa:	26 30       	cpi	r18, 0x06	; 6
    22ac:	31 05       	cpc	r19, r1
    22ae:	04 f5       	brge	.+64     	; 0x22f0 <port_read+0x76>
    22b0:	8c 81       	ldd	r24, Y+4	; 0x04
    22b2:	9d 81       	ldd	r25, Y+5	; 0x05
    22b4:	82 30       	cpi	r24, 0x02	; 2
    22b6:	91 05       	cpc	r25, r1
    22b8:	09 f4       	brne	.+2      	; 0x22bc <port_read+0x42>
    22ba:	45 c0       	rjmp	.+138    	; 0x2346 <port_read+0xcc>
    22bc:	2c 81       	ldd	r18, Y+4	; 0x04
    22be:	3d 81       	ldd	r19, Y+5	; 0x05
    22c0:	23 30       	cpi	r18, 0x03	; 3
    22c2:	31 05       	cpc	r19, r1
    22c4:	54 f4       	brge	.+20     	; 0x22da <port_read+0x60>
    22c6:	8c 81       	ldd	r24, Y+4	; 0x04
    22c8:	9d 81       	ldd	r25, Y+5	; 0x05
    22ca:	00 97       	sbiw	r24, 0x00	; 0
    22cc:	91 f1       	breq	.+100    	; 0x2332 <port_read+0xb8>
    22ce:	2c 81       	ldd	r18, Y+4	; 0x04
    22d0:	3d 81       	ldd	r19, Y+5	; 0x05
    22d2:	21 30       	cpi	r18, 0x01	; 1
    22d4:	31 05       	cpc	r19, r1
    22d6:	91 f1       	breq	.+100    	; 0x233c <port_read+0xc2>
    22d8:	63 c0       	rjmp	.+198    	; 0x23a0 <port_read+0x126>
    22da:	8c 81       	ldd	r24, Y+4	; 0x04
    22dc:	9d 81       	ldd	r25, Y+5	; 0x05
    22de:	83 30       	cpi	r24, 0x03	; 3
    22e0:	91 05       	cpc	r25, r1
    22e2:	b1 f1       	breq	.+108    	; 0x2350 <port_read+0xd6>
    22e4:	2c 81       	ldd	r18, Y+4	; 0x04
    22e6:	3d 81       	ldd	r19, Y+5	; 0x05
    22e8:	24 30       	cpi	r18, 0x04	; 4
    22ea:	31 05       	cpc	r19, r1
    22ec:	b1 f1       	breq	.+108    	; 0x235a <port_read+0xe0>
    22ee:	58 c0       	rjmp	.+176    	; 0x23a0 <port_read+0x126>
    22f0:	8c 81       	ldd	r24, Y+4	; 0x04
    22f2:	9d 81       	ldd	r25, Y+5	; 0x05
    22f4:	88 30       	cpi	r24, 0x08	; 8
    22f6:	91 05       	cpc	r25, r1
    22f8:	09 f4       	brne	.+2      	; 0x22fc <port_read+0x82>
    22fa:	43 c0       	rjmp	.+134    	; 0x2382 <port_read+0x108>
    22fc:	2c 81       	ldd	r18, Y+4	; 0x04
    22fe:	3d 81       	ldd	r19, Y+5	; 0x05
    2300:	29 30       	cpi	r18, 0x09	; 9
    2302:	31 05       	cpc	r19, r1
    2304:	5c f4       	brge	.+22     	; 0x231c <port_read+0xa2>
    2306:	8c 81       	ldd	r24, Y+4	; 0x04
    2308:	9d 81       	ldd	r25, Y+5	; 0x05
    230a:	86 30       	cpi	r24, 0x06	; 6
    230c:	91 05       	cpc	r25, r1
    230e:	79 f1       	breq	.+94     	; 0x236e <port_read+0xf4>
    2310:	2c 81       	ldd	r18, Y+4	; 0x04
    2312:	3d 81       	ldd	r19, Y+5	; 0x05
    2314:	27 30       	cpi	r18, 0x07	; 7
    2316:	31 05       	cpc	r19, r1
    2318:	79 f1       	breq	.+94     	; 0x2378 <port_read+0xfe>
    231a:	42 c0       	rjmp	.+132    	; 0x23a0 <port_read+0x126>
    231c:	8c 81       	ldd	r24, Y+4	; 0x04
    231e:	9d 81       	ldd	r25, Y+5	; 0x05
    2320:	89 30       	cpi	r24, 0x09	; 9
    2322:	91 05       	cpc	r25, r1
    2324:	99 f1       	breq	.+102    	; 0x238c <port_read+0x112>
    2326:	2c 81       	ldd	r18, Y+4	; 0x04
    2328:	3d 81       	ldd	r19, Y+5	; 0x05
    232a:	2a 30       	cpi	r18, 0x0A	; 10
    232c:	31 05       	cpc	r19, r1
    232e:	99 f1       	breq	.+102    	; 0x2396 <port_read+0x11c>
    2330:	37 c0       	rjmp	.+110    	; 0x23a0 <port_read+0x126>
	case A:
		return BASE_A;
    2332:	e2 e2       	ldi	r30, 0x22	; 34
    2334:	f0 e0       	ldi	r31, 0x00	; 0
    2336:	30 81       	ld	r19, Z
    2338:	3b 83       	std	Y+3, r19	; 0x03
    233a:	34 c0       	rjmp	.+104    	; 0x23a4 <port_read+0x12a>
	case B:
		return BASE_B;
    233c:	e5 e2       	ldi	r30, 0x25	; 37
    233e:	f0 e0       	ldi	r31, 0x00	; 0
    2340:	80 81       	ld	r24, Z
    2342:	8b 83       	std	Y+3, r24	; 0x03
    2344:	2f c0       	rjmp	.+94     	; 0x23a4 <port_read+0x12a>
	case C:
		return BASE_C;
    2346:	e8 e2       	ldi	r30, 0x28	; 40
    2348:	f0 e0       	ldi	r31, 0x00	; 0
    234a:	90 81       	ld	r25, Z
    234c:	9b 83       	std	Y+3, r25	; 0x03
    234e:	2a c0       	rjmp	.+84     	; 0x23a4 <port_read+0x12a>
	case D:
		return BASE_D;
    2350:	eb e2       	ldi	r30, 0x2B	; 43
    2352:	f0 e0       	ldi	r31, 0x00	; 0
    2354:	20 81       	ld	r18, Z
    2356:	2b 83       	std	Y+3, r18	; 0x03
    2358:	25 c0       	rjmp	.+74     	; 0x23a4 <port_read+0x12a>
	case E:
		return BASE_E;
    235a:	ee e2       	ldi	r30, 0x2E	; 46
    235c:	f0 e0       	ldi	r31, 0x00	; 0
    235e:	30 81       	ld	r19, Z
    2360:	3b 83       	std	Y+3, r19	; 0x03
    2362:	20 c0       	rjmp	.+64     	; 0x23a4 <port_read+0x12a>
	case F:
		return BASE_F;
    2364:	e1 e3       	ldi	r30, 0x31	; 49
    2366:	f0 e0       	ldi	r31, 0x00	; 0
    2368:	80 81       	ld	r24, Z
    236a:	8b 83       	std	Y+3, r24	; 0x03
    236c:	1b c0       	rjmp	.+54     	; 0x23a4 <port_read+0x12a>
	case G:
		return BASE_G;
    236e:	e4 e3       	ldi	r30, 0x34	; 52
    2370:	f0 e0       	ldi	r31, 0x00	; 0
    2372:	90 81       	ld	r25, Z
    2374:	9b 83       	std	Y+3, r25	; 0x03
    2376:	16 c0       	rjmp	.+44     	; 0x23a4 <port_read+0x12a>
	case H:
		return BASE_H;
    2378:	e2 e0       	ldi	r30, 0x02	; 2
    237a:	f1 e0       	ldi	r31, 0x01	; 1
    237c:	20 81       	ld	r18, Z
    237e:	2b 83       	std	Y+3, r18	; 0x03
    2380:	11 c0       	rjmp	.+34     	; 0x23a4 <port_read+0x12a>
	case J:
		return BASE_J;
    2382:	e5 e0       	ldi	r30, 0x05	; 5
    2384:	f1 e0       	ldi	r31, 0x01	; 1
    2386:	30 81       	ld	r19, Z
    2388:	3b 83       	std	Y+3, r19	; 0x03
    238a:	0c c0       	rjmp	.+24     	; 0x23a4 <port_read+0x12a>
	case K:
		return BASE_K;
    238c:	e8 e0       	ldi	r30, 0x08	; 8
    238e:	f1 e0       	ldi	r31, 0x01	; 1
    2390:	80 81       	ld	r24, Z
    2392:	8b 83       	std	Y+3, r24	; 0x03
    2394:	07 c0       	rjmp	.+14     	; 0x23a4 <port_read+0x12a>
	case L:
		return BASE_L;
    2396:	eb e0       	ldi	r30, 0x0B	; 11
    2398:	f1 e0       	ldi	r31, 0x01	; 1
    239a:	90 81       	ld	r25, Z
    239c:	9b 83       	std	Y+3, r25	; 0x03
    239e:	02 c0       	rjmp	.+4      	; 0x23a4 <port_read+0x12a>
	}
	return 1;
    23a0:	21 e0       	ldi	r18, 0x01	; 1
    23a2:	2b 83       	std	Y+3, r18	; 0x03
    23a4:	8b 81       	ldd	r24, Y+3	; 0x03
}
    23a6:	0f 90       	pop	r0
    23a8:	0f 90       	pop	r0
    23aa:	0f 90       	pop	r0
    23ac:	0f 90       	pop	r0
    23ae:	0f 90       	pop	r0
    23b0:	cf 91       	pop	r28
    23b2:	df 91       	pop	r29
    23b4:	08 95       	ret

000023b6 <port_write>:

void port_write(PORT_Config_t * Port, uint8_t val) {
    23b6:	df 93       	push	r29
    23b8:	cf 93       	push	r28
    23ba:	00 d0       	rcall	.+0      	; 0x23bc <port_write+0x6>
    23bc:	0f 92       	push	r0
    23be:	0f 92       	push	r0
    23c0:	cd b7       	in	r28, 0x3d	; 61
    23c2:	de b7       	in	r29, 0x3e	; 62
    23c4:	9a 83       	std	Y+2, r25	; 0x02
    23c6:	89 83       	std	Y+1, r24	; 0x01
    23c8:	6b 83       	std	Y+3, r22	; 0x03
	switch(Port -> port){
    23ca:	e9 81       	ldd	r30, Y+1	; 0x01
    23cc:	fa 81       	ldd	r31, Y+2	; 0x02
    23ce:	82 81       	ldd	r24, Z+2	; 0x02
    23d0:	28 2f       	mov	r18, r24
    23d2:	30 e0       	ldi	r19, 0x00	; 0
    23d4:	3d 83       	std	Y+5, r19	; 0x05
    23d6:	2c 83       	std	Y+4, r18	; 0x04
    23d8:	8c 81       	ldd	r24, Y+4	; 0x04
    23da:	9d 81       	ldd	r25, Y+5	; 0x05
    23dc:	85 30       	cpi	r24, 0x05	; 5
    23de:	91 05       	cpc	r25, r1
    23e0:	09 f4       	brne	.+2      	; 0x23e4 <port_write+0x2e>
    23e2:	5f c0       	rjmp	.+190    	; 0x24a2 <port_write+0xec>
    23e4:	2c 81       	ldd	r18, Y+4	; 0x04
    23e6:	3d 81       	ldd	r19, Y+5	; 0x05
    23e8:	26 30       	cpi	r18, 0x06	; 6
    23ea:	31 05       	cpc	r19, r1
    23ec:	04 f5       	brge	.+64     	; 0x242e <port_write+0x78>
    23ee:	8c 81       	ldd	r24, Y+4	; 0x04
    23f0:	9d 81       	ldd	r25, Y+5	; 0x05
    23f2:	82 30       	cpi	r24, 0x02	; 2
    23f4:	91 05       	cpc	r25, r1
    23f6:	09 f4       	brne	.+2      	; 0x23fa <port_write+0x44>
    23f8:	45 c0       	rjmp	.+138    	; 0x2484 <port_write+0xce>
    23fa:	2c 81       	ldd	r18, Y+4	; 0x04
    23fc:	3d 81       	ldd	r19, Y+5	; 0x05
    23fe:	23 30       	cpi	r18, 0x03	; 3
    2400:	31 05       	cpc	r19, r1
    2402:	54 f4       	brge	.+20     	; 0x2418 <port_write+0x62>
    2404:	8c 81       	ldd	r24, Y+4	; 0x04
    2406:	9d 81       	ldd	r25, Y+5	; 0x05
    2408:	00 97       	sbiw	r24, 0x00	; 0
    240a:	91 f1       	breq	.+100    	; 0x2470 <port_write+0xba>
    240c:	2c 81       	ldd	r18, Y+4	; 0x04
    240e:	3d 81       	ldd	r19, Y+5	; 0x05
    2410:	21 30       	cpi	r18, 0x01	; 1
    2412:	31 05       	cpc	r19, r1
    2414:	91 f1       	breq	.+100    	; 0x247a <port_write+0xc4>
    2416:	62 c0       	rjmp	.+196    	; 0x24dc <port_write+0x126>
    2418:	8c 81       	ldd	r24, Y+4	; 0x04
    241a:	9d 81       	ldd	r25, Y+5	; 0x05
    241c:	83 30       	cpi	r24, 0x03	; 3
    241e:	91 05       	cpc	r25, r1
    2420:	b1 f1       	breq	.+108    	; 0x248e <port_write+0xd8>
    2422:	2c 81       	ldd	r18, Y+4	; 0x04
    2424:	3d 81       	ldd	r19, Y+5	; 0x05
    2426:	24 30       	cpi	r18, 0x04	; 4
    2428:	31 05       	cpc	r19, r1
    242a:	b1 f1       	breq	.+108    	; 0x2498 <port_write+0xe2>
    242c:	57 c0       	rjmp	.+174    	; 0x24dc <port_write+0x126>
    242e:	8c 81       	ldd	r24, Y+4	; 0x04
    2430:	9d 81       	ldd	r25, Y+5	; 0x05
    2432:	88 30       	cpi	r24, 0x08	; 8
    2434:	91 05       	cpc	r25, r1
    2436:	09 f4       	brne	.+2      	; 0x243a <port_write+0x84>
    2438:	43 c0       	rjmp	.+134    	; 0x24c0 <port_write+0x10a>
    243a:	2c 81       	ldd	r18, Y+4	; 0x04
    243c:	3d 81       	ldd	r19, Y+5	; 0x05
    243e:	29 30       	cpi	r18, 0x09	; 9
    2440:	31 05       	cpc	r19, r1
    2442:	5c f4       	brge	.+22     	; 0x245a <port_write+0xa4>
    2444:	8c 81       	ldd	r24, Y+4	; 0x04
    2446:	9d 81       	ldd	r25, Y+5	; 0x05
    2448:	86 30       	cpi	r24, 0x06	; 6
    244a:	91 05       	cpc	r25, r1
    244c:	79 f1       	breq	.+94     	; 0x24ac <port_write+0xf6>
    244e:	2c 81       	ldd	r18, Y+4	; 0x04
    2450:	3d 81       	ldd	r19, Y+5	; 0x05
    2452:	27 30       	cpi	r18, 0x07	; 7
    2454:	31 05       	cpc	r19, r1
    2456:	79 f1       	breq	.+94     	; 0x24b6 <port_write+0x100>
    2458:	41 c0       	rjmp	.+130    	; 0x24dc <port_write+0x126>
    245a:	8c 81       	ldd	r24, Y+4	; 0x04
    245c:	9d 81       	ldd	r25, Y+5	; 0x05
    245e:	89 30       	cpi	r24, 0x09	; 9
    2460:	91 05       	cpc	r25, r1
    2462:	99 f1       	breq	.+102    	; 0x24ca <port_write+0x114>
    2464:	2c 81       	ldd	r18, Y+4	; 0x04
    2466:	3d 81       	ldd	r19, Y+5	; 0x05
    2468:	2a 30       	cpi	r18, 0x0A	; 10
    246a:	31 05       	cpc	r19, r1
    246c:	99 f1       	breq	.+102    	; 0x24d4 <port_write+0x11e>
    246e:	36 c0       	rjmp	.+108    	; 0x24dc <port_write+0x126>
		case A:
			BASE_A = val;
    2470:	e2 e2       	ldi	r30, 0x22	; 34
    2472:	f0 e0       	ldi	r31, 0x00	; 0
    2474:	8b 81       	ldd	r24, Y+3	; 0x03
    2476:	80 83       	st	Z, r24
    2478:	31 c0       	rjmp	.+98     	; 0x24dc <port_write+0x126>
			break;
		case B:
			BASE_B = val;
    247a:	e5 e2       	ldi	r30, 0x25	; 37
    247c:	f0 e0       	ldi	r31, 0x00	; 0
    247e:	8b 81       	ldd	r24, Y+3	; 0x03
    2480:	80 83       	st	Z, r24
    2482:	2c c0       	rjmp	.+88     	; 0x24dc <port_write+0x126>
			break;
		case C:
			BASE_C = val;
    2484:	e8 e2       	ldi	r30, 0x28	; 40
    2486:	f0 e0       	ldi	r31, 0x00	; 0
    2488:	8b 81       	ldd	r24, Y+3	; 0x03
    248a:	80 83       	st	Z, r24
    248c:	27 c0       	rjmp	.+78     	; 0x24dc <port_write+0x126>
			break;
		case D:
			BASE_D = val;
    248e:	eb e2       	ldi	r30, 0x2B	; 43
    2490:	f0 e0       	ldi	r31, 0x00	; 0
    2492:	8b 81       	ldd	r24, Y+3	; 0x03
    2494:	80 83       	st	Z, r24
    2496:	22 c0       	rjmp	.+68     	; 0x24dc <port_write+0x126>
			break;
		case E:
			BASE_E = val;
    2498:	ee e2       	ldi	r30, 0x2E	; 46
    249a:	f0 e0       	ldi	r31, 0x00	; 0
    249c:	8b 81       	ldd	r24, Y+3	; 0x03
    249e:	80 83       	st	Z, r24
    24a0:	1d c0       	rjmp	.+58     	; 0x24dc <port_write+0x126>
			break;
		case F:
			BASE_F = val;
    24a2:	e1 e3       	ldi	r30, 0x31	; 49
    24a4:	f0 e0       	ldi	r31, 0x00	; 0
    24a6:	8b 81       	ldd	r24, Y+3	; 0x03
    24a8:	80 83       	st	Z, r24
    24aa:	18 c0       	rjmp	.+48     	; 0x24dc <port_write+0x126>
			break;
		case G:
			BASE_G = val;
    24ac:	e4 e3       	ldi	r30, 0x34	; 52
    24ae:	f0 e0       	ldi	r31, 0x00	; 0
    24b0:	8b 81       	ldd	r24, Y+3	; 0x03
    24b2:	80 83       	st	Z, r24
    24b4:	13 c0       	rjmp	.+38     	; 0x24dc <port_write+0x126>
			break;
		case H:
			BASE_H = val;
    24b6:	e2 e0       	ldi	r30, 0x02	; 2
    24b8:	f1 e0       	ldi	r31, 0x01	; 1
    24ba:	8b 81       	ldd	r24, Y+3	; 0x03
    24bc:	80 83       	st	Z, r24
    24be:	0e c0       	rjmp	.+28     	; 0x24dc <port_write+0x126>
			break;
		case J:
			BASE_J = val;
    24c0:	e5 e0       	ldi	r30, 0x05	; 5
    24c2:	f1 e0       	ldi	r31, 0x01	; 1
    24c4:	8b 81       	ldd	r24, Y+3	; 0x03
    24c6:	80 83       	st	Z, r24
    24c8:	09 c0       	rjmp	.+18     	; 0x24dc <port_write+0x126>
			break;
		case K:
			BASE_K = val;
    24ca:	e8 e0       	ldi	r30, 0x08	; 8
    24cc:	f1 e0       	ldi	r31, 0x01	; 1
    24ce:	8b 81       	ldd	r24, Y+3	; 0x03
    24d0:	80 83       	st	Z, r24
    24d2:	04 c0       	rjmp	.+8      	; 0x24dc <port_write+0x126>
			break;
		case L:
			BASE_L = val;
    24d4:	eb e0       	ldi	r30, 0x0B	; 11
    24d6:	f1 e0       	ldi	r31, 0x01	; 1
    24d8:	8b 81       	ldd	r24, Y+3	; 0x03
    24da:	80 83       	st	Z, r24
			break;
		}
}
    24dc:	0f 90       	pop	r0
    24de:	0f 90       	pop	r0
    24e0:	0f 90       	pop	r0
    24e2:	0f 90       	pop	r0
    24e4:	0f 90       	pop	r0
    24e6:	cf 91       	pop	r28
    24e8:	df 91       	pop	r29
    24ea:	08 95       	ret

000024ec <__vector_29>:
/*******************************************************************************
 *                          ISR's Definitions                                  *
 *******************************************************************************/
void __vector_29 (void) __attribute__ ((signal,used));//Declaration
void __vector_29(void)/*ADC ISR*/ //Definition
{
    24ec:	1f 92       	push	r1
    24ee:	0f 92       	push	r0
    24f0:	0f b6       	in	r0, 0x3f	; 63
    24f2:	0f 92       	push	r0
    24f4:	00 90 5b 00 	lds	r0, 0x005B
    24f8:	0f 92       	push	r0
    24fa:	11 24       	eor	r1, r1
    24fc:	2f 93       	push	r18
    24fe:	3f 93       	push	r19
    2500:	4f 93       	push	r20
    2502:	5f 93       	push	r21
    2504:	6f 93       	push	r22
    2506:	7f 93       	push	r23
    2508:	8f 93       	push	r24
    250a:	9f 93       	push	r25
    250c:	af 93       	push	r26
    250e:	bf 93       	push	r27
    2510:	ef 93       	push	r30
    2512:	ff 93       	push	r31
    2514:	df 93       	push	r29
    2516:	cf 93       	push	r28
    2518:	cd b7       	in	r28, 0x3d	; 61
    251a:	de b7       	in	r29, 0x3e	; 62
	/* Read ADC Data after conversion complete */
	g_adcResult = ADC;
    251c:	e8 e7       	ldi	r30, 0x78	; 120
    251e:	f0 e0       	ldi	r31, 0x00	; 0
    2520:	80 81       	ld	r24, Z
    2522:	91 81       	ldd	r25, Z+1	; 0x01
    2524:	90 93 3f 03 	sts	0x033F, r25
    2528:	80 93 3e 03 	sts	0x033E, r24
	if(ADC_callBackPtr != NULL_PTR)
    252c:	80 91 40 03 	lds	r24, 0x0340
    2530:	90 91 41 03 	lds	r25, 0x0341
    2534:	00 97       	sbiw	r24, 0x00	; 0
    2536:	29 f0       	breq	.+10     	; 0x2542 <__vector_29+0x56>
	{
		/* Call the Call Back function in the application after the edge is detected */
		(*ADC_callBackPtr)();
    2538:	e0 91 40 03 	lds	r30, 0x0340
    253c:	f0 91 41 03 	lds	r31, 0x0341
    2540:	19 95       	eicall
	}



}/*end of __vector_29()*/
    2542:	cf 91       	pop	r28
    2544:	df 91       	pop	r29
    2546:	ff 91       	pop	r31
    2548:	ef 91       	pop	r30
    254a:	bf 91       	pop	r27
    254c:	af 91       	pop	r26
    254e:	9f 91       	pop	r25
    2550:	8f 91       	pop	r24
    2552:	7f 91       	pop	r23
    2554:	6f 91       	pop	r22
    2556:	5f 91       	pop	r21
    2558:	4f 91       	pop	r20
    255a:	3f 91       	pop	r19
    255c:	2f 91       	pop	r18
    255e:	0f 90       	pop	r0
    2560:	00 92 5b 00 	sts	0x005B, r0
    2564:	0f 90       	pop	r0
    2566:	0f be       	out	0x3f, r0	; 63
    2568:	0f 90       	pop	r0
    256a:	1f 90       	pop	r1
    256c:	18 95       	reti

0000256e <ADC_INT_EN>:


/*******************************************************************************
 *                          Functions Definitions                              *
 *******************************************************************************/
void ADC_INT_EN(){
    256e:	df 93       	push	r29
    2570:	cf 93       	push	r28
    2572:	cd b7       	in	r28, 0x3d	; 61
    2574:	de b7       	in	r29, 0x3e	; 62
	ADCSRA |= (1<<ADIE);
    2576:	aa e7       	ldi	r26, 0x7A	; 122
    2578:	b0 e0       	ldi	r27, 0x00	; 0
    257a:	ea e7       	ldi	r30, 0x7A	; 122
    257c:	f0 e0       	ldi	r31, 0x00	; 0
    257e:	80 81       	ld	r24, Z
    2580:	88 60       	ori	r24, 0x08	; 8
    2582:	8c 93       	st	X, r24
}
    2584:	cf 91       	pop	r28
    2586:	df 91       	pop	r29
    2588:	08 95       	ret

0000258a <ADC_INT_DIS>:
void ADC_INT_DIS(){
    258a:	df 93       	push	r29
    258c:	cf 93       	push	r28
    258e:	cd b7       	in	r28, 0x3d	; 61
    2590:	de b7       	in	r29, 0x3e	; 62
	ADCSRA &= ~(1<<ADIE);
    2592:	aa e7       	ldi	r26, 0x7A	; 122
    2594:	b0 e0       	ldi	r27, 0x00	; 0
    2596:	ea e7       	ldi	r30, 0x7A	; 122
    2598:	f0 e0       	ldi	r31, 0x00	; 0
    259a:	80 81       	ld	r24, Z
    259c:	87 7f       	andi	r24, 0xF7	; 247
    259e:	8c 93       	st	X, r24
}
    25a0:	cf 91       	pop	r28
    25a2:	df 91       	pop	r29
    25a4:	08 95       	ret

000025a6 <ADC_init>:
void ADC_init(void)
{
    25a6:	df 93       	push	r29
    25a8:	cf 93       	push	r28
    25aa:	cd b7       	in	r28, 0x3d	; 61
    25ac:	de b7       	in	r29, 0x3e	; 62
	/* ADMUX Register Bits Description:
	 * REFS1:0 = 00 to choose to connect external reference voltage by input this voltage through AREF pin
	 * ADLAR   = 0 right adjusted
	 * MUX4:0  = 00000 to choose channel 0 as initialization
	 */
	ADMUX = 0;
    25ae:	ec e7       	ldi	r30, 0x7C	; 124
    25b0:	f0 e0       	ldi	r31, 0x00	; 0
    25b2:	10 82       	st	Z, r1
	CLEAR_BIT(ADCSRB, MUX5);
    25b4:	ab e7       	ldi	r26, 0x7B	; 123
    25b6:	b0 e0       	ldi	r27, 0x00	; 0
    25b8:	eb e7       	ldi	r30, 0x7B	; 123
    25ba:	f0 e0       	ldi	r31, 0x00	; 0
    25bc:	80 81       	ld	r24, Z
    25be:	87 7f       	andi	r24, 0xF7	; 247
    25c0:	8c 93       	st	X, r24
	DDRF =0;
    25c2:	e0 e3       	ldi	r30, 0x30	; 48
    25c4:	f0 e0       	ldi	r31, 0x00	; 0
    25c6:	10 82       	st	Z, r1
	/* ADCSRA Register Bits Description:
	 * ADEN    = 1 Enable ADC
	 * ADIE    = 1 Enable ADC Interrupt ----  | (1<<ADIE)
	 * ADPS2:0 = 011 to choose ADC_Clock=F_CPU/8=1Mhz/8=125Khz --> ADC must operate in range 50-200Khz
	 */
	ADCSRA = (1<<ADEN)  | (1<<ADPS1) | (1<<ADPS0);
    25c8:	ea e7       	ldi	r30, 0x7A	; 122
    25ca:	f0 e0       	ldi	r31, 0x00	; 0
    25cc:	83 e8       	ldi	r24, 0x83	; 131
    25ce:	80 83       	st	Z, r24
	DIDR0 = 1<<ADC0D | 1<<ADC1D | 1<<ADC2D;
    25d0:	ee e7       	ldi	r30, 0x7E	; 126
    25d2:	f0 e0       	ldi	r31, 0x00	; 0
    25d4:	87 e0       	ldi	r24, 0x07	; 7
    25d6:	80 83       	st	Z, r24
}
    25d8:	cf 91       	pop	r28
    25da:	df 91       	pop	r29
    25dc:	08 95       	ret

000025de <ADC_readChannel>:

uint32_t ADC_readChannel(uint8_t channel_num)
{
    25de:	df 93       	push	r29
    25e0:	cf 93       	push	r28
    25e2:	0f 92       	push	r0
    25e4:	cd b7       	in	r28, 0x3d	; 61
    25e6:	de b7       	in	r29, 0x3e	; 62
    25e8:	89 83       	std	Y+1, r24	; 0x01
	channel_num &= 0x07; 			/* channel number must be from 0 --> 7 */
    25ea:	89 81       	ldd	r24, Y+1	; 0x01
    25ec:	87 70       	andi	r24, 0x07	; 7
    25ee:	89 83       	std	Y+1, r24	; 0x01
	ADMUX &= 0xE0; 					/* clear first 5 bits in the ADMUX (channel number MUX4:0 bits) before set the required channel */
    25f0:	ac e7       	ldi	r26, 0x7C	; 124
    25f2:	b0 e0       	ldi	r27, 0x00	; 0
    25f4:	ec e7       	ldi	r30, 0x7C	; 124
    25f6:	f0 e0       	ldi	r31, 0x00	; 0
    25f8:	80 81       	ld	r24, Z
    25fa:	80 7e       	andi	r24, 0xE0	; 224
    25fc:	8c 93       	st	X, r24
	ADMUX = ADMUX | channel_num; 	/* choose the correct channel by setting the channel number in MUX4:0 bits */
    25fe:	ac e7       	ldi	r26, 0x7C	; 124
    2600:	b0 e0       	ldi	r27, 0x00	; 0
    2602:	ec e7       	ldi	r30, 0x7C	; 124
    2604:	f0 e0       	ldi	r31, 0x00	; 0
    2606:	90 81       	ld	r25, Z
    2608:	89 81       	ldd	r24, Y+1	; 0x01
    260a:	89 2b       	or	r24, r25
    260c:	8c 93       	st	X, r24
	SET_BIT(ADCSRA,ADSC); 			/* start conversion write '1' to ADSC */
    260e:	aa e7       	ldi	r26, 0x7A	; 122
    2610:	b0 e0       	ldi	r27, 0x00	; 0
    2612:	ea e7       	ldi	r30, 0x7A	; 122
    2614:	f0 e0       	ldi	r31, 0x00	; 0
    2616:	80 81       	ld	r24, Z
    2618:	80 64       	ori	r24, 0x40	; 64
    261a:	8c 93       	st	X, r24
	while((ADCSRA&(1<<ADIF))==0);	/* Monitor end of conversion interrupt */
    261c:	ea e7       	ldi	r30, 0x7A	; 122
    261e:	f0 e0       	ldi	r31, 0x00	; 0
    2620:	80 81       	ld	r24, Z
    2622:	88 2f       	mov	r24, r24
    2624:	90 e0       	ldi	r25, 0x00	; 0
    2626:	80 71       	andi	r24, 0x10	; 16
    2628:	90 70       	andi	r25, 0x00	; 0
    262a:	00 97       	sbiw	r24, 0x00	; 0
    262c:	b9 f3       	breq	.-18     	; 0x261c <ADC_readChannel+0x3e>
	g_adcResult = ADC;
    262e:	e8 e7       	ldi	r30, 0x78	; 120
    2630:	f0 e0       	ldi	r31, 0x00	; 0
    2632:	80 81       	ld	r24, Z
    2634:	91 81       	ldd	r25, Z+1	; 0x01
    2636:	90 93 3f 03 	sts	0x033F, r25
    263a:	80 93 3e 03 	sts	0x033E, r24
	return ((uint32_t)g_adcResult*150*5)/(1023*1.5);
    263e:	80 91 3e 03 	lds	r24, 0x033E
    2642:	90 91 3f 03 	lds	r25, 0x033F
    2646:	cc 01       	movw	r24, r24
    2648:	a0 e0       	ldi	r26, 0x00	; 0
    264a:	b0 e0       	ldi	r27, 0x00	; 0
    264c:	2e ee       	ldi	r18, 0xEE	; 238
    264e:	32 e0       	ldi	r19, 0x02	; 2
    2650:	40 e0       	ldi	r20, 0x00	; 0
    2652:	50 e0       	ldi	r21, 0x00	; 0
    2654:	bc 01       	movw	r22, r24
    2656:	cd 01       	movw	r24, r26
    2658:	0e 94 80 18 	call	0x3100	; 0x3100 <__mulsi3>
    265c:	dc 01       	movw	r26, r24
    265e:	cb 01       	movw	r24, r22
    2660:	bc 01       	movw	r22, r24
    2662:	cd 01       	movw	r24, r26
    2664:	0e 94 9b 03 	call	0x736	; 0x736 <__floatunsisf>
    2668:	dc 01       	movw	r26, r24
    266a:	cb 01       	movw	r24, r22
    266c:	bc 01       	movw	r22, r24
    266e:	cd 01       	movw	r24, r26
    2670:	20 e0       	ldi	r18, 0x00	; 0
    2672:	30 ed       	ldi	r19, 0xD0	; 208
    2674:	4f eb       	ldi	r20, 0xBF	; 191
    2676:	54 e4       	ldi	r21, 0x44	; 68
    2678:	0e 94 6b 02 	call	0x4d6	; 0x4d6 <__divsf3>
    267c:	dc 01       	movw	r26, r24
    267e:	cb 01       	movw	r24, r22
    2680:	bc 01       	movw	r22, r24
    2682:	cd 01       	movw	r24, r26
    2684:	0e 94 95 00 	call	0x12a	; 0x12a <__fixunssfsi>
    2688:	dc 01       	movw	r26, r24
    268a:	cb 01       	movw	r24, r22
}
    268c:	bc 01       	movw	r22, r24
    268e:	cd 01       	movw	r24, r26
    2690:	0f 90       	pop	r0
    2692:	cf 91       	pop	r28
    2694:	df 91       	pop	r29
    2696:	08 95       	ret

00002698 <ADC_setCallBack>:

void ADC_setCallBack(void(*a_ptr)(void))
{
    2698:	df 93       	push	r29
    269a:	cf 93       	push	r28
    269c:	0f 92       	push	r0
    269e:	0f 92       	push	r0
    26a0:	cd b7       	in	r28, 0x3d	; 61
    26a2:	de b7       	in	r29, 0x3e	; 62
    26a4:	9a 83       	std	Y+2, r25	; 0x02
    26a6:	89 83       	std	Y+1, r24	; 0x01
	/* Save the address of the Call back function in a global variable */
	ADC_callBackPtr = a_ptr;
    26a8:	89 81       	ldd	r24, Y+1	; 0x01
    26aa:	9a 81       	ldd	r25, Y+2	; 0x02
    26ac:	90 93 41 03 	sts	0x0341, r25
    26b0:	80 93 40 03 	sts	0x0340, r24
}
    26b4:	0f 90       	pop	r0
    26b6:	0f 90       	pop	r0
    26b8:	cf 91       	pop	r28
    26ba:	df 91       	pop	r29
    26bc:	08 95       	ret

000026be <Compare_Action>:
//#include "../Motor/motors.h"
#include "stdlib.h"

extern uint8_t auto_state;

void Compare_Action(){
    26be:	df 93       	push	r29
    26c0:	cf 93       	push	r28
    26c2:	cd b7       	in	r28, 0x3d	; 61
    26c4:	de b7       	in	r29, 0x3e	; 62
    26c6:	28 97       	sbiw	r28, 0x08	; 8
    26c8:	0f b6       	in	r0, 0x3f	; 63
    26ca:	f8 94       	cli
    26cc:	de bf       	out	0x3e, r29	; 62
    26ce:	0f be       	out	0x3f, r0	; 63
    26d0:	cd bf       	out	0x3d, r28	; 61
	ADC_INT_DIS();
    26d2:	0e 94 c5 12 	call	0x258a	; 0x258a <ADC_INT_DIS>

	uint32_t SR1 = ADC_readChannel(SEN1);
    26d6:	80 e0       	ldi	r24, 0x00	; 0
    26d8:	0e 94 ef 12 	call	0x25de	; 0x25de <ADC_readChannel>
    26dc:	dc 01       	movw	r26, r24
    26de:	cb 01       	movw	r24, r22
    26e0:	8d 83       	std	Y+5, r24	; 0x05
    26e2:	9e 83       	std	Y+6, r25	; 0x06
    26e4:	af 83       	std	Y+7, r26	; 0x07
    26e6:	b8 87       	std	Y+8, r27	; 0x08

	uint32_t SR2 = ADC_readChannel(SEN2);
    26e8:	81 e0       	ldi	r24, 0x01	; 1
    26ea:	0e 94 ef 12 	call	0x25de	; 0x25de <ADC_readChannel>
    26ee:	dc 01       	movw	r26, r24
    26f0:	cb 01       	movw	r24, r22
    26f2:	89 83       	std	Y+1, r24	; 0x01
    26f4:	9a 83       	std	Y+2, r25	; 0x02
    26f6:	ab 83       	std	Y+3, r26	; 0x03
    26f8:	bc 83       	std	Y+4, r27	; 0x04

	if(SR1 > SR2){
    26fa:	2d 81       	ldd	r18, Y+5	; 0x05
    26fc:	3e 81       	ldd	r19, Y+6	; 0x06
    26fe:	4f 81       	ldd	r20, Y+7	; 0x07
    2700:	58 85       	ldd	r21, Y+8	; 0x08
    2702:	89 81       	ldd	r24, Y+1	; 0x01
    2704:	9a 81       	ldd	r25, Y+2	; 0x02
    2706:	ab 81       	ldd	r26, Y+3	; 0x03
    2708:	bc 81       	ldd	r27, Y+4	; 0x04
    270a:	82 17       	cp	r24, r18
    270c:	93 07       	cpc	r25, r19
    270e:	a4 07       	cpc	r26, r20
    2710:	b5 07       	cpc	r27, r21
    2712:	20 f4       	brcc	.+8      	; 0x271c <Compare_Action+0x5e>
		auto_state = 'R';
    2714:	82 e5       	ldi	r24, 0x52	; 82
    2716:	80 93 37 03 	sts	0x0337, r24
    271a:	14 c0       	rjmp	.+40     	; 0x2744 <Compare_Action+0x86>
	}
	else if(SR1 == SR2){
    271c:	2d 81       	ldd	r18, Y+5	; 0x05
    271e:	3e 81       	ldd	r19, Y+6	; 0x06
    2720:	4f 81       	ldd	r20, Y+7	; 0x07
    2722:	58 85       	ldd	r21, Y+8	; 0x08
    2724:	89 81       	ldd	r24, Y+1	; 0x01
    2726:	9a 81       	ldd	r25, Y+2	; 0x02
    2728:	ab 81       	ldd	r26, Y+3	; 0x03
    272a:	bc 81       	ldd	r27, Y+4	; 0x04
    272c:	28 17       	cp	r18, r24
    272e:	39 07       	cpc	r19, r25
    2730:	4a 07       	cpc	r20, r26
    2732:	5b 07       	cpc	r21, r27
    2734:	21 f4       	brne	.+8      	; 0x273e <Compare_Action+0x80>
		auto_state = 'F';
    2736:	86 e4       	ldi	r24, 0x46	; 70
    2738:	80 93 37 03 	sts	0x0337, r24
    273c:	03 c0       	rjmp	.+6      	; 0x2744 <Compare_Action+0x86>
	}
	else{
		auto_state = 'L';
    273e:	8c e4       	ldi	r24, 0x4C	; 76
    2740:	80 93 37 03 	sts	0x0337, r24
	}
	Bluetooth_Write(auto_state);
    2744:	80 91 37 03 	lds	r24, 0x0337
    2748:	0e 94 32 16 	call	0x2c64	; 0x2c64 <Bluetooth_Write>
}
    274c:	28 96       	adiw	r28, 0x08	; 8
    274e:	0f b6       	in	r0, 0x3f	; 63
    2750:	f8 94       	cli
    2752:	de bf       	out	0x3e, r29	; 62
    2754:	0f be       	out	0x3f, r0	; 63
    2756:	cd bf       	out	0x3d, r28	; 61
    2758:	cf 91       	pop	r28
    275a:	df 91       	pop	r29
    275c:	08 95       	ret

0000275e <Voice_Sensor_Init>:

void Voice_Sensor_Init(){
    275e:	df 93       	push	r29
    2760:	cf 93       	push	r28
    2762:	cd b7       	in	r28, 0x3d	; 61
    2764:	de b7       	in	r29, 0x3e	; 62
	ADC_init();
    2766:	0e 94 d3 12 	call	0x25a6	; 0x25a6 <ADC_init>
	ADC_setCallBack(Compare_Action);
    276a:	8f e5       	ldi	r24, 0x5F	; 95
    276c:	93 e1       	ldi	r25, 0x13	; 19
    276e:	0e 94 4c 13 	call	0x2698	; 0x2698 <ADC_setCallBack>
}
    2772:	cf 91       	pop	r28
    2774:	df 91       	pop	r29
    2776:	08 95       	ret

00002778 <sensorRead>:
uint32_t sensorRead(uint8_t v_sensor){
    2778:	df 93       	push	r29
    277a:	cf 93       	push	r28
    277c:	0f 92       	push	r0
    277e:	cd b7       	in	r28, 0x3d	; 61
    2780:	de b7       	in	r29, 0x3e	; 62
    2782:	89 83       	std	Y+1, r24	; 0x01
	ADC_readChannel(v_sensor);
    2784:	89 81       	ldd	r24, Y+1	; 0x01
    2786:	0e 94 ef 12 	call	0x25de	; 0x25de <ADC_readChannel>
	//_delay_ms(30);
	return g_adcResult;
    278a:	80 91 3e 03 	lds	r24, 0x033E
    278e:	90 91 3f 03 	lds	r25, 0x033F
    2792:	cc 01       	movw	r24, r24
    2794:	a0 e0       	ldi	r26, 0x00	; 0
    2796:	b0 e0       	ldi	r27, 0x00	; 0
}
    2798:	bc 01       	movw	r22, r24
    279a:	cd 01       	movw	r24, r26
    279c:	0f 90       	pop	r0
    279e:	cf 91       	pop	r28
    27a0:	df 91       	pop	r29
    27a2:	08 95       	ret

000027a4 <Servo_Init>:


uint8_t duty_cycle_S1 = 6;//0->6__180->15
uint8_t duty_cycle_S2 = 61;//0->61__180->124

void Servo_Init(){
    27a4:	df 93       	push	r29
    27a6:	cf 93       	push	r28
    27a8:	cd b7       	in	r28, 0x3d	; 61
    27aa:	de b7       	in	r29, 0x3e	; 62
    27ac:	2c 97       	sbiw	r28, 0x0c	; 12
    27ae:	0f b6       	in	r0, 0x3f	; 63
    27b0:	f8 94       	cli
    27b2:	de bf       	out	0x3e, r29	; 62
    27b4:	0f be       	out	0x3f, r0	; 63
    27b6:	cd bf       	out	0x3d, r28	; 61
	//three pins initialization
	PIN_Config_t pc7 = {OUTPUT, 7, 0, C};
    27b8:	81 e0       	ldi	r24, 0x01	; 1
    27ba:	89 83       	std	Y+1, r24	; 0x01
    27bc:	87 e0       	ldi	r24, 0x07	; 7
    27be:	8a 83       	std	Y+2, r24	; 0x02
    27c0:	1b 82       	std	Y+3, r1	; 0x03
    27c2:	82 e0       	ldi	r24, 0x02	; 2
    27c4:	8c 83       	std	Y+4, r24	; 0x04
	PIN_Config_t pg5 = {OUTPUT, 5, 0, G};
    27c6:	81 e0       	ldi	r24, 0x01	; 1
    27c8:	8d 83       	std	Y+5, r24	; 0x05
    27ca:	85 e0       	ldi	r24, 0x05	; 5
    27cc:	8e 83       	std	Y+6, r24	; 0x06
    27ce:	1f 82       	std	Y+7, r1	; 0x07
    27d0:	86 e0       	ldi	r24, 0x06	; 6
    27d2:	88 87       	std	Y+8, r24	; 0x08
	PIN_Config_t pb4 = {OUTPUT, 4, 0, B};
    27d4:	81 e0       	ldi	r24, 0x01	; 1
    27d6:	89 87       	std	Y+9, r24	; 0x09
    27d8:	84 e0       	ldi	r24, 0x04	; 4
    27da:	8a 87       	std	Y+10, r24	; 0x0a
    27dc:	1b 86       	std	Y+11, r1	; 0x0b
    27de:	81 e0       	ldi	r24, 0x01	; 1
    27e0:	8c 87       	std	Y+12, r24	; 0x0c
	pin_init(&pc7);
    27e2:	ce 01       	movw	r24, r28
    27e4:	01 96       	adiw	r24, 0x01	; 1
    27e6:	0e 94 36 08 	call	0x106c	; 0x106c <pin_init>
	pin_init(&pg5);
    27ea:	ce 01       	movw	r24, r28
    27ec:	05 96       	adiw	r24, 0x05	; 5
    27ee:	0e 94 36 08 	call	0x106c	; 0x106c <pin_init>
	pin_init(&pb4);
    27f2:	ce 01       	movw	r24, r28
    27f4:	09 96       	adiw	r24, 0x09	; 9
    27f6:	0e 94 36 08 	call	0x106c	; 0x106c <pin_init>

	TIMER0_voidInitializeTIMER0();
    27fa:	0e 94 cf 07 	call	0xf9e	; 0xf9e <TIMER0_voidInitializeTIMER0>
	TIMER2_voidInitializeTimer2();
    27fe:	0e 94 4b 07 	call	0xe96	; 0xe96 <TIMER2_voidInitializeTimer2>
	TIMER0_voidFastPWM(duty_cycle_S1);
    2802:	80 91 24 03 	lds	r24, 0x0324
    2806:	0e 94 26 08 	call	0x104c	; 0x104c <TIMER0_voidFastPWM>
	TIMER2_voidFastPWM(duty_cycle_S2);
    280a:	80 91 25 03 	lds	r24, 0x0325
    280e:	88 2f       	mov	r24, r24
    2810:	90 e0       	ldi	r25, 0x00	; 0
    2812:	0e 94 a1 07 	call	0xf42	; 0xf42 <TIMER2_voidFastPWM>

}
    2816:	2c 96       	adiw	r28, 0x0c	; 12
    2818:	0f b6       	in	r0, 0x3f	; 63
    281a:	f8 94       	cli
    281c:	de bf       	out	0x3e, r29	; 62
    281e:	0f be       	out	0x3f, r0	; 63
    2820:	cd bf       	out	0x3d, r28	; 61
    2822:	cf 91       	pop	r28
    2824:	df 91       	pop	r29
    2826:	08 95       	ret

00002828 <Increase_angle>:

void Increase_angle(servo_num ser_num)
{
    2828:	df 93       	push	r29
    282a:	cf 93       	push	r28
    282c:	00 d0       	rcall	.+0      	; 0x282e <Increase_angle+0x6>
    282e:	0f 92       	push	r0
    2830:	0f 92       	push	r0
    2832:	cd b7       	in	r28, 0x3d	; 61
    2834:	de b7       	in	r29, 0x3e	; 62
    2836:	89 83       	std	Y+1, r24	; 0x01
	switch(ser_num){
    2838:	89 81       	ldd	r24, Y+1	; 0x01
    283a:	28 2f       	mov	r18, r24
    283c:	30 e0       	ldi	r19, 0x00	; 0
    283e:	3d 83       	std	Y+5, r19	; 0x05
    2840:	2c 83       	std	Y+4, r18	; 0x04
    2842:	8c 81       	ldd	r24, Y+4	; 0x04
    2844:	9d 81       	ldd	r25, Y+5	; 0x05
    2846:	00 97       	sbiw	r24, 0x00	; 0
    2848:	31 f0       	breq	.+12     	; 0x2856 <Increase_angle+0x2e>
    284a:	2c 81       	ldd	r18, Y+4	; 0x04
    284c:	3d 81       	ldd	r19, Y+5	; 0x05
    284e:	21 30       	cpi	r18, 0x01	; 1
    2850:	31 05       	cpc	r19, r1
    2852:	b1 f0       	breq	.+44     	; 0x2880 <Increase_angle+0x58>
    2854:	2b c0       	rjmp	.+86     	; 0x28ac <Increase_angle+0x84>
	case 0:
		duty_cycle_S1 = duty_cycle_S1 < 15? duty_cycle_S1 + 1 : duty_cycle_S1;
    2856:	80 91 24 03 	lds	r24, 0x0324
    285a:	8f 30       	cpi	r24, 0x0F	; 15
    285c:	30 f4       	brcc	.+12     	; 0x286a <Increase_angle+0x42>
    285e:	80 91 24 03 	lds	r24, 0x0324
    2862:	38 2f       	mov	r19, r24
    2864:	3f 5f       	subi	r19, 0xFF	; 255
    2866:	3b 83       	std	Y+3, r19	; 0x03
    2868:	03 c0       	rjmp	.+6      	; 0x2870 <Increase_angle+0x48>
    286a:	80 91 24 03 	lds	r24, 0x0324
    286e:	8b 83       	std	Y+3, r24	; 0x03
    2870:	9b 81       	ldd	r25, Y+3	; 0x03
    2872:	90 93 24 03 	sts	0x0324, r25
		TIMER0_voidFastPWM(duty_cycle_S1);
    2876:	80 91 24 03 	lds	r24, 0x0324
    287a:	0e 94 26 08 	call	0x104c	; 0x104c <TIMER0_voidFastPWM>
    287e:	16 c0       	rjmp	.+44     	; 0x28ac <Increase_angle+0x84>
		break;
	case 1:
		duty_cycle_S2 = duty_cycle_S2 < 124? duty_cycle_S2 + 7 : duty_cycle_S2;
    2880:	80 91 25 03 	lds	r24, 0x0325
    2884:	8c 37       	cpi	r24, 0x7C	; 124
    2886:	30 f4       	brcc	.+12     	; 0x2894 <Increase_angle+0x6c>
    2888:	80 91 25 03 	lds	r24, 0x0325
    288c:	28 2f       	mov	r18, r24
    288e:	29 5f       	subi	r18, 0xF9	; 249
    2890:	2a 83       	std	Y+2, r18	; 0x02
    2892:	03 c0       	rjmp	.+6      	; 0x289a <Increase_angle+0x72>
    2894:	30 91 25 03 	lds	r19, 0x0325
    2898:	3a 83       	std	Y+2, r19	; 0x02
    289a:	8a 81       	ldd	r24, Y+2	; 0x02
    289c:	80 93 25 03 	sts	0x0325, r24
		TIMER2_voidFastPWM(duty_cycle_S2);
    28a0:	80 91 25 03 	lds	r24, 0x0325
    28a4:	88 2f       	mov	r24, r24
    28a6:	90 e0       	ldi	r25, 0x00	; 0
    28a8:	0e 94 a1 07 	call	0xf42	; 0xf42 <TIMER2_voidFastPWM>
		break;
	}
}
    28ac:	0f 90       	pop	r0
    28ae:	0f 90       	pop	r0
    28b0:	0f 90       	pop	r0
    28b2:	0f 90       	pop	r0
    28b4:	0f 90       	pop	r0
    28b6:	cf 91       	pop	r28
    28b8:	df 91       	pop	r29
    28ba:	08 95       	ret

000028bc <Decrease_angle>:


void Decrease_angle(servo_num ser_num)
{
    28bc:	df 93       	push	r29
    28be:	cf 93       	push	r28
    28c0:	00 d0       	rcall	.+0      	; 0x28c2 <Decrease_angle+0x6>
    28c2:	0f 92       	push	r0
    28c4:	0f 92       	push	r0
    28c6:	cd b7       	in	r28, 0x3d	; 61
    28c8:	de b7       	in	r29, 0x3e	; 62
    28ca:	89 83       	std	Y+1, r24	; 0x01
	switch(ser_num){
    28cc:	89 81       	ldd	r24, Y+1	; 0x01
    28ce:	28 2f       	mov	r18, r24
    28d0:	30 e0       	ldi	r19, 0x00	; 0
    28d2:	3d 83       	std	Y+5, r19	; 0x05
    28d4:	2c 83       	std	Y+4, r18	; 0x04
    28d6:	8c 81       	ldd	r24, Y+4	; 0x04
    28d8:	9d 81       	ldd	r25, Y+5	; 0x05
    28da:	00 97       	sbiw	r24, 0x00	; 0
    28dc:	31 f0       	breq	.+12     	; 0x28ea <Decrease_angle+0x2e>
    28de:	2c 81       	ldd	r18, Y+4	; 0x04
    28e0:	3d 81       	ldd	r19, Y+5	; 0x05
    28e2:	21 30       	cpi	r18, 0x01	; 1
    28e4:	31 05       	cpc	r19, r1
    28e6:	b1 f0       	breq	.+44     	; 0x2914 <Decrease_angle+0x58>
    28e8:	2b c0       	rjmp	.+86     	; 0x2940 <Decrease_angle+0x84>
	case 0:
		duty_cycle_S1 = duty_cycle_S1 > 6? duty_cycle_S1 - 1 : duty_cycle_S1;
    28ea:	80 91 24 03 	lds	r24, 0x0324
    28ee:	87 30       	cpi	r24, 0x07	; 7
    28f0:	30 f0       	brcs	.+12     	; 0x28fe <Decrease_angle+0x42>
    28f2:	80 91 24 03 	lds	r24, 0x0324
    28f6:	38 2f       	mov	r19, r24
    28f8:	31 50       	subi	r19, 0x01	; 1
    28fa:	3b 83       	std	Y+3, r19	; 0x03
    28fc:	03 c0       	rjmp	.+6      	; 0x2904 <Decrease_angle+0x48>
    28fe:	80 91 24 03 	lds	r24, 0x0324
    2902:	8b 83       	std	Y+3, r24	; 0x03
    2904:	9b 81       	ldd	r25, Y+3	; 0x03
    2906:	90 93 24 03 	sts	0x0324, r25
		TIMER0_voidFastPWM(duty_cycle_S1);
    290a:	80 91 24 03 	lds	r24, 0x0324
    290e:	0e 94 26 08 	call	0x104c	; 0x104c <TIMER0_voidFastPWM>
    2912:	16 c0       	rjmp	.+44     	; 0x2940 <Decrease_angle+0x84>
		break;
	case 1:
		duty_cycle_S2 = duty_cycle_S2 > 61? duty_cycle_S2 - 7 : duty_cycle_S2;
    2914:	80 91 25 03 	lds	r24, 0x0325
    2918:	8e 33       	cpi	r24, 0x3E	; 62
    291a:	30 f0       	brcs	.+12     	; 0x2928 <Decrease_angle+0x6c>
    291c:	80 91 25 03 	lds	r24, 0x0325
    2920:	28 2f       	mov	r18, r24
    2922:	27 50       	subi	r18, 0x07	; 7
    2924:	2a 83       	std	Y+2, r18	; 0x02
    2926:	03 c0       	rjmp	.+6      	; 0x292e <Decrease_angle+0x72>
    2928:	30 91 25 03 	lds	r19, 0x0325
    292c:	3a 83       	std	Y+2, r19	; 0x02
    292e:	8a 81       	ldd	r24, Y+2	; 0x02
    2930:	80 93 25 03 	sts	0x0325, r24
		TIMER2_voidFastPWM(duty_cycle_S2);
    2934:	80 91 25 03 	lds	r24, 0x0325
    2938:	88 2f       	mov	r24, r24
    293a:	90 e0       	ldi	r25, 0x00	; 0
    293c:	0e 94 a1 07 	call	0xf42	; 0xf42 <TIMER2_voidFastPWM>
		break;

	}
}
    2940:	0f 90       	pop	r0
    2942:	0f 90       	pop	r0
    2944:	0f 90       	pop	r0
    2946:	0f 90       	pop	r0
    2948:	0f 90       	pop	r0
    294a:	cf 91       	pop	r28
    294c:	df 91       	pop	r29
    294e:	08 95       	ret

00002950 <motor_init>:
PIN_Config_t pd1 = {OUTPUT, 1, 0, D};
PIN_Config_t pd2 = {OUTPUT, 2, 0, D};
PIN_Config_t pd3 = {OUTPUT, 3, 0, D};

void motor_init()
{
    2950:	df 93       	push	r29
    2952:	cf 93       	push	r28
    2954:	00 d0       	rcall	.+0      	; 0x2956 <motor_init+0x6>
    2956:	0f 92       	push	r0
    2958:	cd b7       	in	r28, 0x3d	; 61
    295a:	de b7       	in	r29, 0x3e	; 62

	pin_init(&pd0);
    295c:	86 e2       	ldi	r24, 0x26	; 38
    295e:	93 e0       	ldi	r25, 0x03	; 3
    2960:	0e 94 36 08 	call	0x106c	; 0x106c <pin_init>
	pin_init(&pd1);
    2964:	8a e2       	ldi	r24, 0x2A	; 42
    2966:	93 e0       	ldi	r25, 0x03	; 3
    2968:	0e 94 36 08 	call	0x106c	; 0x106c <pin_init>
	pin_init(&pd2);
    296c:	8e e2       	ldi	r24, 0x2E	; 46
    296e:	93 e0       	ldi	r25, 0x03	; 3
    2970:	0e 94 36 08 	call	0x106c	; 0x106c <pin_init>
	pin_init(&pd3);
    2974:	82 e3       	ldi	r24, 0x32	; 50
    2976:	93 e0       	ldi	r25, 0x03	; 3
    2978:	0e 94 36 08 	call	0x106c	; 0x106c <pin_init>
	PIN_Config_t ph6 = {OUTPUT, 6, 0, H};
    297c:	81 e0       	ldi	r24, 0x01	; 1
    297e:	89 83       	std	Y+1, r24	; 0x01
    2980:	86 e0       	ldi	r24, 0x06	; 6
    2982:	8a 83       	std	Y+2, r24	; 0x02
    2984:	1b 82       	std	Y+3, r1	; 0x03
    2986:	87 e0       	ldi	r24, 0x07	; 7
    2988:	8c 83       	std	Y+4, r24	; 0x04
	pin_init(&ph6);
    298a:	ce 01       	movw	r24, r28
    298c:	01 96       	adiw	r24, 0x01	; 1
    298e:	0e 94 36 08 	call	0x106c	; 0x106c <pin_init>
	TIMER2_voidInitializeTimer2();
    2992:	0e 94 4b 07 	call	0xe96	; 0xe96 <TIMER2_voidInitializeTimer2>
}
    2996:	0f 90       	pop	r0
    2998:	0f 90       	pop	r0
    299a:	0f 90       	pop	r0
    299c:	0f 90       	pop	r0
    299e:	cf 91       	pop	r28
    29a0:	df 91       	pop	r29
    29a2:	08 95       	ret

000029a4 <motor_start>:

void motor_start(uint8_t speed, Direction dir)
{
    29a4:	df 93       	push	r29
    29a6:	cf 93       	push	r28
    29a8:	0f 92       	push	r0
    29aa:	0f 92       	push	r0
    29ac:	cd b7       	in	r28, 0x3d	; 61
    29ae:	de b7       	in	r29, 0x3e	; 62
    29b0:	89 83       	std	Y+1, r24	; 0x01
    29b2:	6a 83       	std	Y+2, r22	; 0x02
	set_mspeed(speed);
    29b4:	89 81       	ldd	r24, Y+1	; 0x01
    29b6:	0e 94 e5 14 	call	0x29ca	; 0x29ca <set_mspeed>
	set_direction(dir);
    29ba:	8a 81       	ldd	r24, Y+2	; 0x02
    29bc:	0e 94 ef 14 	call	0x29de	; 0x29de <set_direction>
	//Bluetooth_Write_String("MOTOR");
}
    29c0:	0f 90       	pop	r0
    29c2:	0f 90       	pop	r0
    29c4:	cf 91       	pop	r28
    29c6:	df 91       	pop	r29
    29c8:	08 95       	ret

000029ca <set_mspeed>:

void set_mspeed(uint8_t duty_cycle)
{
    29ca:	df 93       	push	r29
    29cc:	cf 93       	push	r28
    29ce:	0f 92       	push	r0
    29d0:	cd b7       	in	r28, 0x3d	; 61
    29d2:	de b7       	in	r29, 0x3e	; 62
    29d4:	89 83       	std	Y+1, r24	; 0x01
	//TIMER2_voidFastPWM(duty_cycle, Channel_A2);
	//TIMER2_voidFastPWM(duty_cycle, Channel_B2);
}
    29d6:	0f 90       	pop	r0
    29d8:	cf 91       	pop	r28
    29da:	df 91       	pop	r29
    29dc:	08 95       	ret

000029de <set_direction>:

void set_direction(uint8_t dir)
{
    29de:	df 93       	push	r29
    29e0:	cf 93       	push	r28
    29e2:	00 d0       	rcall	.+0      	; 0x29e4 <set_direction+0x6>
    29e4:	cd b7       	in	r28, 0x3d	; 61
    29e6:	de b7       	in	r29, 0x3e	; 62
    29e8:	89 83       	std	Y+1, r24	; 0x01
	switch(dir)
    29ea:	89 81       	ldd	r24, Y+1	; 0x01
    29ec:	28 2f       	mov	r18, r24
    29ee:	30 e0       	ldi	r19, 0x00	; 0
    29f0:	3b 83       	std	Y+3, r19	; 0x03
    29f2:	2a 83       	std	Y+2, r18	; 0x02
    29f4:	8a 81       	ldd	r24, Y+2	; 0x02
    29f6:	9b 81       	ldd	r25, Y+3	; 0x03
    29f8:	81 30       	cpi	r24, 0x01	; 1
    29fa:	91 05       	cpc	r25, r1
    29fc:	59 f1       	breq	.+86     	; 0x2a54 <set_direction+0x76>
    29fe:	2a 81       	ldd	r18, Y+2	; 0x02
    2a00:	3b 81       	ldd	r19, Y+3	; 0x03
    2a02:	22 30       	cpi	r18, 0x02	; 2
    2a04:	31 05       	cpc	r19, r1
    2a06:	2c f4       	brge	.+10     	; 0x2a12 <set_direction+0x34>
    2a08:	8a 81       	ldd	r24, Y+2	; 0x02
    2a0a:	9b 81       	ldd	r25, Y+3	; 0x03
    2a0c:	00 97       	sbiw	r24, 0x00	; 0
    2a0e:	69 f0       	breq	.+26     	; 0x2a2a <set_direction+0x4c>
    2a10:	66 c0       	rjmp	.+204    	; 0x2ade <set_direction+0x100>
    2a12:	2a 81       	ldd	r18, Y+2	; 0x02
    2a14:	3b 81       	ldd	r19, Y+3	; 0x03
    2a16:	22 30       	cpi	r18, 0x02	; 2
    2a18:	31 05       	cpc	r19, r1
    2a1a:	89 f1       	breq	.+98     	; 0x2a7e <set_direction+0xa0>
    2a1c:	8a 81       	ldd	r24, Y+2	; 0x02
    2a1e:	9b 81       	ldd	r25, Y+3	; 0x03
    2a20:	83 30       	cpi	r24, 0x03	; 3
    2a22:	91 05       	cpc	r25, r1
    2a24:	09 f4       	brne	.+2      	; 0x2a28 <set_direction+0x4a>
    2a26:	47 c0       	rjmp	.+142    	; 0x2ab6 <set_direction+0xd8>
    2a28:	5a c0       	rjmp	.+180    	; 0x2ade <set_direction+0x100>
	{
	case Forward:
		pin_write(&pd0, 0);
    2a2a:	86 e2       	ldi	r24, 0x26	; 38
    2a2c:	93 e0       	ldi	r25, 0x03	; 3
    2a2e:	60 e0       	ldi	r22, 0x00	; 0
    2a30:	0e 94 c2 0e 	call	0x1d84	; 0x1d84 <pin_write>
		pin_write(&pd1, 1);
    2a34:	8a e2       	ldi	r24, 0x2A	; 42
    2a36:	93 e0       	ldi	r25, 0x03	; 3
    2a38:	61 e0       	ldi	r22, 0x01	; 1
    2a3a:	0e 94 c2 0e 	call	0x1d84	; 0x1d84 <pin_write>
		pin_write(&pd2, 0);
    2a3e:	8e e2       	ldi	r24, 0x2E	; 46
    2a40:	93 e0       	ldi	r25, 0x03	; 3
    2a42:	60 e0       	ldi	r22, 0x00	; 0
    2a44:	0e 94 c2 0e 	call	0x1d84	; 0x1d84 <pin_write>
		pin_write(&pd3, 1);
    2a48:	82 e3       	ldi	r24, 0x32	; 50
    2a4a:	93 e0       	ldi	r25, 0x03	; 3
    2a4c:	61 e0       	ldi	r22, 0x01	; 1
    2a4e:	0e 94 c2 0e 	call	0x1d84	; 0x1d84 <pin_write>
    2a52:	45 c0       	rjmp	.+138    	; 0x2ade <set_direction+0x100>
		break;
	case Backward:
		Write_Pin(D, 0, HIGH);
    2a54:	83 e0       	ldi	r24, 0x03	; 3
    2a56:	60 e0       	ldi	r22, 0x00	; 0
    2a58:	41 e0       	ldi	r20, 0x01	; 1
    2a5a:	0e 94 c2 0c 	call	0x1984	; 0x1984 <Write_Pin>
		Write_Pin(D, 1, low);
    2a5e:	83 e0       	ldi	r24, 0x03	; 3
    2a60:	61 e0       	ldi	r22, 0x01	; 1
    2a62:	40 e0       	ldi	r20, 0x00	; 0
    2a64:	0e 94 c2 0c 	call	0x1984	; 0x1984 <Write_Pin>
		Write_Pin(D, 2, HIGH);
    2a68:	83 e0       	ldi	r24, 0x03	; 3
    2a6a:	62 e0       	ldi	r22, 0x02	; 2
    2a6c:	41 e0       	ldi	r20, 0x01	; 1
    2a6e:	0e 94 c2 0c 	call	0x1984	; 0x1984 <Write_Pin>
		Write_Pin(D, 3, low);
    2a72:	83 e0       	ldi	r24, 0x03	; 3
    2a74:	63 e0       	ldi	r22, 0x03	; 3
    2a76:	40 e0       	ldi	r20, 0x00	; 0
    2a78:	0e 94 c2 0c 	call	0x1984	; 0x1984 <Write_Pin>
    2a7c:	30 c0       	rjmp	.+96     	; 0x2ade <set_direction+0x100>
		break;
	case Left:
		Write_Pin(D, 0, low);
    2a7e:	83 e0       	ldi	r24, 0x03	; 3
    2a80:	60 e0       	ldi	r22, 0x00	; 0
    2a82:	40 e0       	ldi	r20, 0x00	; 0
    2a84:	0e 94 c2 0c 	call	0x1984	; 0x1984 <Write_Pin>
		SET_BIT(BASE_D, 1);
    2a88:	ab e2       	ldi	r26, 0x2B	; 43
    2a8a:	b0 e0       	ldi	r27, 0x00	; 0
    2a8c:	eb e2       	ldi	r30, 0x2B	; 43
    2a8e:	f0 e0       	ldi	r31, 0x00	; 0
    2a90:	80 81       	ld	r24, Z
    2a92:	82 60       	ori	r24, 0x02	; 2
    2a94:	8c 93       	st	X, r24
		Write_Pin(D, 1, HIGH);
    2a96:	83 e0       	ldi	r24, 0x03	; 3
    2a98:	61 e0       	ldi	r22, 0x01	; 1
    2a9a:	41 e0       	ldi	r20, 0x01	; 1
    2a9c:	0e 94 c2 0c 	call	0x1984	; 0x1984 <Write_Pin>
		Write_Pin(D, 2, HIGH);
    2aa0:	83 e0       	ldi	r24, 0x03	; 3
    2aa2:	62 e0       	ldi	r22, 0x02	; 2
    2aa4:	41 e0       	ldi	r20, 0x01	; 1
    2aa6:	0e 94 c2 0c 	call	0x1984	; 0x1984 <Write_Pin>
		Write_Pin(D, 3, low);
    2aaa:	83 e0       	ldi	r24, 0x03	; 3
    2aac:	63 e0       	ldi	r22, 0x03	; 3
    2aae:	40 e0       	ldi	r20, 0x00	; 0
    2ab0:	0e 94 c2 0c 	call	0x1984	; 0x1984 <Write_Pin>
    2ab4:	14 c0       	rjmp	.+40     	; 0x2ade <set_direction+0x100>
		break;
	case Right:
		Write_Pin(D, 0, HIGH);
    2ab6:	83 e0       	ldi	r24, 0x03	; 3
    2ab8:	60 e0       	ldi	r22, 0x00	; 0
    2aba:	41 e0       	ldi	r20, 0x01	; 1
    2abc:	0e 94 c2 0c 	call	0x1984	; 0x1984 <Write_Pin>
		Write_Pin(D, 1, low);
    2ac0:	83 e0       	ldi	r24, 0x03	; 3
    2ac2:	61 e0       	ldi	r22, 0x01	; 1
    2ac4:	40 e0       	ldi	r20, 0x00	; 0
    2ac6:	0e 94 c2 0c 	call	0x1984	; 0x1984 <Write_Pin>
		Write_Pin(D, 2, low);
    2aca:	83 e0       	ldi	r24, 0x03	; 3
    2acc:	62 e0       	ldi	r22, 0x02	; 2
    2ace:	40 e0       	ldi	r20, 0x00	; 0
    2ad0:	0e 94 c2 0c 	call	0x1984	; 0x1984 <Write_Pin>
		Write_Pin(D, 3, HIGH);
    2ad4:	83 e0       	ldi	r24, 0x03	; 3
    2ad6:	63 e0       	ldi	r22, 0x03	; 3
    2ad8:	41 e0       	ldi	r20, 0x01	; 1
    2ada:	0e 94 c2 0c 	call	0x1984	; 0x1984 <Write_Pin>
		break;
	}
}
    2ade:	0f 90       	pop	r0
    2ae0:	0f 90       	pop	r0
    2ae2:	0f 90       	pop	r0
    2ae4:	cf 91       	pop	r28
    2ae6:	df 91       	pop	r29
    2ae8:	08 95       	ret

00002aea <motor_stop>:

void motor_stop()
{
    2aea:	df 93       	push	r29
    2aec:	cf 93       	push	r28
    2aee:	cd b7       	in	r28, 0x3d	; 61
    2af0:	de b7       	in	r29, 0x3e	; 62
	Write_Pin(D, 0, low);
    2af2:	83 e0       	ldi	r24, 0x03	; 3
    2af4:	60 e0       	ldi	r22, 0x00	; 0
    2af6:	40 e0       	ldi	r20, 0x00	; 0
    2af8:	0e 94 c2 0c 	call	0x1984	; 0x1984 <Write_Pin>
	Write_Pin(D, 1, low);
    2afc:	83 e0       	ldi	r24, 0x03	; 3
    2afe:	61 e0       	ldi	r22, 0x01	; 1
    2b00:	40 e0       	ldi	r20, 0x00	; 0
    2b02:	0e 94 c2 0c 	call	0x1984	; 0x1984 <Write_Pin>
	Write_Pin(D, 2, low);
    2b06:	83 e0       	ldi	r24, 0x03	; 3
    2b08:	62 e0       	ldi	r22, 0x02	; 2
    2b0a:	40 e0       	ldi	r20, 0x00	; 0
    2b0c:	0e 94 c2 0c 	call	0x1984	; 0x1984 <Write_Pin>
	Write_Pin(D, 3, low);
    2b10:	83 e0       	ldi	r24, 0x03	; 3
    2b12:	63 e0       	ldi	r22, 0x03	; 3
    2b14:	40 e0       	ldi	r20, 0x00	; 0
    2b16:	0e 94 c2 0c 	call	0x1984	; 0x1984 <Write_Pin>
}
    2b1a:	cf 91       	pop	r28
    2b1c:	df 91       	pop	r29
    2b1e:	08 95       	ret

00002b20 <LED_Init>:
#include "../../HAL/LED/LED.h"
typedef unsigned char         uint8_t;

#include "avr/io.h"

void LED_Init(){
    2b20:	df 93       	push	r29
    2b22:	cf 93       	push	r28
    2b24:	cd b7       	in	r28, 0x3d	; 61
    2b26:	de b7       	in	r29, 0x3e	; 62
	DDRA = 0xff;
    2b28:	e1 e2       	ldi	r30, 0x21	; 33
    2b2a:	f0 e0       	ldi	r31, 0x00	; 0
    2b2c:	8f ef       	ldi	r24, 0xFF	; 255
    2b2e:	80 83       	st	Z, r24
	PORTA = 0;
    2b30:	e2 e2       	ldi	r30, 0x22	; 34
    2b32:	f0 e0       	ldi	r31, 0x00	; 0
    2b34:	10 82       	st	Z, r1
}
    2b36:	cf 91       	pop	r28
    2b38:	df 91       	pop	r29
    2b3a:	08 95       	ret

00002b3c <LED_ON>:

void LED_ON(){
    2b3c:	df 93       	push	r29
    2b3e:	cf 93       	push	r28
    2b40:	cd b7       	in	r28, 0x3d	; 61
    2b42:	de b7       	in	r29, 0x3e	; 62
	PORTA|= 1;
    2b44:	a2 e2       	ldi	r26, 0x22	; 34
    2b46:	b0 e0       	ldi	r27, 0x00	; 0
    2b48:	e2 e2       	ldi	r30, 0x22	; 34
    2b4a:	f0 e0       	ldi	r31, 0x00	; 0
    2b4c:	80 81       	ld	r24, Z
    2b4e:	81 60       	ori	r24, 0x01	; 1
    2b50:	8c 93       	st	X, r24

}
    2b52:	cf 91       	pop	r28
    2b54:	df 91       	pop	r29
    2b56:	08 95       	ret

00002b58 <LED_OFF>:
void LED_OFF(){
    2b58:	df 93       	push	r29
    2b5a:	cf 93       	push	r28
    2b5c:	cd b7       	in	r28, 0x3d	; 61
    2b5e:	de b7       	in	r29, 0x3e	; 62
	PORTA &= ~1;
    2b60:	a2 e2       	ldi	r26, 0x22	; 34
    2b62:	b0 e0       	ldi	r27, 0x00	; 0
    2b64:	e2 e2       	ldi	r30, 0x22	; 34
    2b66:	f0 e0       	ldi	r31, 0x00	; 0
    2b68:	80 81       	ld	r24, Z
    2b6a:	8e 7f       	andi	r24, 0xFE	; 254
    2b6c:	8c 93       	st	X, r24

}
    2b6e:	cf 91       	pop	r28
    2b70:	df 91       	pop	r29
    2b72:	08 95       	ret

00002b74 <LED2_ON>:
void LED2_ON(){
    2b74:	df 93       	push	r29
    2b76:	cf 93       	push	r28
    2b78:	cd b7       	in	r28, 0x3d	; 61
    2b7a:	de b7       	in	r29, 0x3e	; 62
	PORTA |= 2;
    2b7c:	a2 e2       	ldi	r26, 0x22	; 34
    2b7e:	b0 e0       	ldi	r27, 0x00	; 0
    2b80:	e2 e2       	ldi	r30, 0x22	; 34
    2b82:	f0 e0       	ldi	r31, 0x00	; 0
    2b84:	80 81       	ld	r24, Z
    2b86:	82 60       	ori	r24, 0x02	; 2
    2b88:	8c 93       	st	X, r24

}
    2b8a:	cf 91       	pop	r28
    2b8c:	df 91       	pop	r29
    2b8e:	08 95       	ret

00002b90 <LED2_OFF>:
void LED2_OFF(){
    2b90:	df 93       	push	r29
    2b92:	cf 93       	push	r28
    2b94:	cd b7       	in	r28, 0x3d	; 61
    2b96:	de b7       	in	r29, 0x3e	; 62
	PORTA &= ~(1<<2);
    2b98:	a2 e2       	ldi	r26, 0x22	; 34
    2b9a:	b0 e0       	ldi	r27, 0x00	; 0
    2b9c:	e2 e2       	ldi	r30, 0x22	; 34
    2b9e:	f0 e0       	ldi	r31, 0x00	; 0
    2ba0:	80 81       	ld	r24, Z
    2ba2:	8b 7f       	andi	r24, 0xFB	; 251
    2ba4:	8c 93       	st	X, r24

}
    2ba6:	cf 91       	pop	r28
    2ba8:	df 91       	pop	r29
    2baa:	08 95       	ret

00002bac <Bluetooth_ISR>:
#include "../../MCAL/UART/uart.h"
#include "bluetooth.h"

extern uint8_t system_state;

void Bluetooth_ISR(){
    2bac:	df 93       	push	r29
    2bae:	cf 93       	push	r28
    2bb0:	00 d0       	rcall	.+0      	; 0x2bb2 <Bluetooth_ISR+0x6>
    2bb2:	cd b7       	in	r28, 0x3d	; 61
    2bb4:	de b7       	in	r29, 0x3e	; 62
	USART_INT_DIS();
    2bb6:	0e 94 50 06 	call	0xca0	; 0xca0 <USART_INT_DIS>
	uint8_t data = USART_Receive();
    2bba:	0e 94 0b 07 	call	0xe16	; 0xe16 <USART_Receive>
    2bbe:	89 83       	std	Y+1, r24	; 0x01
	switch(system_state){
    2bc0:	80 91 36 03 	lds	r24, 0x0336
    2bc4:	28 2f       	mov	r18, r24
    2bc6:	30 e0       	ldi	r19, 0x00	; 0
    2bc8:	3b 83       	std	Y+3, r19	; 0x03
    2bca:	2a 83       	std	Y+2, r18	; 0x02
    2bcc:	8a 81       	ldd	r24, Y+2	; 0x02
    2bce:	9b 81       	ldd	r25, Y+3	; 0x03
    2bd0:	80 33       	cpi	r24, 0x30	; 48
    2bd2:	91 05       	cpc	r25, r1
    2bd4:	31 f0       	breq	.+12     	; 0x2be2 <Bluetooth_ISR+0x36>
    2bd6:	2a 81       	ldd	r18, Y+2	; 0x02
    2bd8:	3b 81       	ldd	r19, Y+3	; 0x03
    2bda:	21 33       	cpi	r18, 0x31	; 49
    2bdc:	31 05       	cpc	r19, r1
    2bde:	11 f1       	breq	.+68     	; 0x2c24 <Bluetooth_ISR+0x78>
    2be0:	25 c0       	rjmp	.+74     	; 0x2c2c <Bluetooth_ISR+0x80>
	case '0':
		uart_sendstr("autonomus");
    2be2:	80 e0       	ldi	r24, 0x00	; 0
    2be4:	92 e0       	ldi	r25, 0x02	; 2
    2be6:	0e 94 d7 06 	call	0xdae	; 0xdae <uart_sendstr>
		uart_sendint(data);
    2bea:	89 81       	ldd	r24, Y+1	; 0x01
    2bec:	0e 94 7c 06 	call	0xcf8	; 0xcf8 <uart_sendint>
		//20 is a magic number
		if(data == 'A'){
    2bf0:	89 81       	ldd	r24, Y+1	; 0x01
    2bf2:	81 34       	cpi	r24, 0x41	; 65
    2bf4:	a1 f4       	brne	.+40     	; 0x2c1e <Bluetooth_ISR+0x72>
			//switch system state & disable interrupt
			system_state = '1';
    2bf6:	81 e3       	ldi	r24, 0x31	; 49
    2bf8:	80 93 36 03 	sts	0x0336, r24
			uart_sendint(system_state);
    2bfc:	80 91 36 03 	lds	r24, 0x0336
    2c00:	0e 94 7c 06 	call	0xcf8	; 0xcf8 <uart_sendint>
			Delay(500);
    2c04:	64 ef       	ldi	r22, 0xF4	; 244
    2c06:	71 e0       	ldi	r23, 0x01	; 1
    2c08:	80 e0       	ldi	r24, 0x00	; 0
    2c0a:	90 e0       	ldi	r25, 0x00	; 0
    2c0c:	0e 94 3d 17 	call	0x2e7a	; 0x2e7a <Delay>
			uart_sendstr("switch");
    2c10:	8a e0       	ldi	r24, 0x0A	; 10
    2c12:	92 e0       	ldi	r25, 0x02	; 2
    2c14:	0e 94 d7 06 	call	0xdae	; 0xdae <uart_sendstr>

			USART_INT_DIS();
    2c18:	0e 94 50 06 	call	0xca0	; 0xca0 <USART_INT_DIS>
    2c1c:	07 c0       	rjmp	.+14     	; 0x2c2c <Bluetooth_ISR+0x80>

		}else{
			USART_INT_EN();
    2c1e:	0e 94 42 06 	call	0xc84	; 0xc84 <USART_INT_EN>
    2c22:	04 c0       	rjmp	.+8      	; 0x2c2c <Bluetooth_ISR+0x80>
		}
		break;
	case '1':
		uart_sendstr("manual");
    2c24:	81 e1       	ldi	r24, 0x11	; 17
    2c26:	92 e0       	ldi	r25, 0x02	; 2
    2c28:	0e 94 d7 06 	call	0xdae	; 0xdae <uart_sendstr>

		break;
	}
}
    2c2c:	0f 90       	pop	r0
    2c2e:	0f 90       	pop	r0
    2c30:	0f 90       	pop	r0
    2c32:	cf 91       	pop	r28
    2c34:	df 91       	pop	r29
    2c36:	08 95       	ret

00002c38 <HC05_init>:
void HC05_init(void)
{
    2c38:	df 93       	push	r29
    2c3a:	cf 93       	push	r28
    2c3c:	cd b7       	in	r28, 0x3d	; 61
    2c3e:	de b7       	in	r29, 0x3e	; 62
	//USART_Init();
	uart_start();
    2c40:	0e 94 5e 06 	call	0xcbc	; 0xcbc <uart_start>
	int_setCallBack(Bluetooth_ISR);
    2c44:	86 ed       	ldi	r24, 0xD6	; 214
    2c46:	95 e1       	ldi	r25, 0x15	; 21
    2c48:	0e 94 1a 07 	call	0xe34	; 0xe34 <int_setCallBack>

}
    2c4c:	cf 91       	pop	r28
    2c4e:	df 91       	pop	r29
    2c50:	08 95       	ret

00002c52 <Bluetooth_Read>:
char Bluetooth_Read(void)
{
    2c52:	df 93       	push	r29
    2c54:	cf 93       	push	r28
    2c56:	cd b7       	in	r28, 0x3d	; 61
    2c58:	de b7       	in	r29, 0x3e	; 62
	return USART_Receive();
    2c5a:	0e 94 0b 07 	call	0xe16	; 0xe16 <USART_Receive>
}
    2c5e:	cf 91       	pop	r28
    2c60:	df 91       	pop	r29
    2c62:	08 95       	ret

00002c64 <Bluetooth_Write>:


void Bluetooth_Write(unsigned char data)
{
    2c64:	df 93       	push	r29
    2c66:	cf 93       	push	r28
    2c68:	0f 92       	push	r0
    2c6a:	cd b7       	in	r28, 0x3d	; 61
    2c6c:	de b7       	in	r29, 0x3e	; 62
    2c6e:	89 83       	std	Y+1, r24	; 0x01
	//USART_Transmit(data);
	uart_sendint(data);
    2c70:	89 81       	ldd	r24, Y+1	; 0x01
    2c72:	0e 94 7c 06 	call	0xcf8	; 0xcf8 <uart_sendint>
}
    2c76:	0f 90       	pop	r0
    2c78:	cf 91       	pop	r28
    2c7a:	df 91       	pop	r29
    2c7c:	08 95       	ret

00002c7e <Bluetooth_Write_String>:

void Bluetooth_Write_String(char *str)
{
    2c7e:	df 93       	push	r29
    2c80:	cf 93       	push	r28
    2c82:	0f 92       	push	r0
    2c84:	0f 92       	push	r0
    2c86:	cd b7       	in	r28, 0x3d	; 61
    2c88:	de b7       	in	r29, 0x3e	; 62
    2c8a:	9a 83       	std	Y+2, r25	; 0x02
    2c8c:	89 83       	std	Y+1, r24	; 0x01
    2c8e:	0b c0       	rjmp	.+22     	; 0x2ca6 <Bluetooth_Write_String+0x28>
  while(*str)
	{
		Bluetooth_Write(*(str++));
    2c90:	e9 81       	ldd	r30, Y+1	; 0x01
    2c92:	fa 81       	ldd	r31, Y+2	; 0x02
    2c94:	20 81       	ld	r18, Z
    2c96:	89 81       	ldd	r24, Y+1	; 0x01
    2c98:	9a 81       	ldd	r25, Y+2	; 0x02
    2c9a:	01 96       	adiw	r24, 0x01	; 1
    2c9c:	9a 83       	std	Y+2, r25	; 0x02
    2c9e:	89 83       	std	Y+1, r24	; 0x01
    2ca0:	82 2f       	mov	r24, r18
    2ca2:	0e 94 32 16 	call	0x2c64	; 0x2c64 <Bluetooth_Write>
	uart_sendint(data);
}

void Bluetooth_Write_String(char *str)
{
  while(*str)
    2ca6:	e9 81       	ldd	r30, Y+1	; 0x01
    2ca8:	fa 81       	ldd	r31, Y+2	; 0x02
    2caa:	80 81       	ld	r24, Z
    2cac:	88 23       	and	r24, r24
    2cae:	81 f7       	brne	.-32     	; 0x2c90 <Bluetooth_Write_String+0x12>
	{
		Bluetooth_Write(*(str++));
	}
}
    2cb0:	0f 90       	pop	r0
    2cb2:	0f 90       	pop	r0
    2cb4:	cf 91       	pop	r28
    2cb6:	df 91       	pop	r29
    2cb8:	08 95       	ret

00002cba <MainApp>:

uint8_t system_state = '1';
uint8_t auto_state = 'F';


void MainApp(){
    2cba:	df 93       	push	r29
    2cbc:	cf 93       	push	r28
    2cbe:	00 d0       	rcall	.+0      	; 0x2cc0 <MainApp+0x6>
    2cc0:	0f 92       	push	r0
    2cc2:	0f 92       	push	r0
    2cc4:	cd b7       	in	r28, 0x3d	; 61
    2cc6:	de b7       	in	r29, 0x3e	; 62
	sei();
    2cc8:	78 94       	sei
	HC05_init();
    2cca:	0e 94 1c 16 	call	0x2c38	; 0x2c38 <HC05_init>
	motor_init();
    2cce:	0e 94 a8 14 	call	0x2950	; 0x2950 <motor_init>
	Servo_Init();
    2cd2:	0e 94 d2 13 	call	0x27a4	; 0x27a4 <Servo_Init>
	ADC_init();
    2cd6:	0e 94 d3 12 	call	0x25a6	; 0x25a6 <ADC_init>
	Voice_Sensor_Init();
    2cda:	0e 94 af 13 	call	0x275e	; 0x275e <Voice_Sensor_Init>
	uint8_t key;

	while(1){

		switch(system_state){
    2cde:	80 91 36 03 	lds	r24, 0x0336
    2ce2:	28 2f       	mov	r18, r24
    2ce4:	30 e0       	ldi	r19, 0x00	; 0
    2ce6:	3d 83       	std	Y+5, r19	; 0x05
    2ce8:	2c 83       	std	Y+4, r18	; 0x04
    2cea:	8c 81       	ldd	r24, Y+4	; 0x04
    2cec:	9d 81       	ldd	r25, Y+5	; 0x05
    2cee:	80 33       	cpi	r24, 0x30	; 48
    2cf0:	91 05       	cpc	r25, r1
    2cf2:	31 f0       	breq	.+12     	; 0x2d00 <MainApp+0x46>
    2cf4:	2c 81       	ldd	r18, Y+4	; 0x04
    2cf6:	3d 81       	ldd	r19, Y+5	; 0x05
    2cf8:	21 33       	cpi	r18, 0x31	; 49
    2cfa:	31 05       	cpc	r19, r1
    2cfc:	99 f1       	breq	.+102    	; 0x2d64 <MainApp+0xaa>
    2cfe:	ef cf       	rjmp	.-34     	; 0x2cde <MainApp+0x24>
		case '0': //auto
			ADC_INT_EN();
    2d00:	0e 94 b7 12 	call	0x256e	; 0x256e <ADC_INT_EN>
			//enable interrupt
			//standby();
			Compare_Action();
    2d04:	0e 94 5f 13 	call	0x26be	; 0x26be <Compare_Action>

			while(auto_state == 'S');
    2d08:	80 91 37 03 	lds	r24, 0x0337
    2d0c:	83 35       	cpi	r24, 0x53	; 83
    2d0e:	e1 f3       	breq	.-8      	; 0x2d08 <MainApp+0x4e>

			if(auto_state == 'R'){
    2d10:	80 91 37 03 	lds	r24, 0x0337
    2d14:	82 35       	cpi	r24, 0x52	; 82
    2d16:	29 f4       	brne	.+10     	; 0x2d22 <MainApp+0x68>

				motor_start(100, Right);
    2d18:	84 e6       	ldi	r24, 0x64	; 100
    2d1a:	63 e0       	ldi	r22, 0x03	; 3
    2d1c:	0e 94 d2 14 	call	0x29a4	; 0x29a4 <motor_start>
    2d20:	11 c0       	rjmp	.+34     	; 0x2d44 <MainApp+0x8a>


			}else if(auto_state == 'L'){
    2d22:	80 91 37 03 	lds	r24, 0x0337
    2d26:	8c 34       	cpi	r24, 0x4C	; 76
    2d28:	29 f4       	brne	.+10     	; 0x2d34 <MainApp+0x7a>

				motor_start(100, Left);
    2d2a:	84 e6       	ldi	r24, 0x64	; 100
    2d2c:	62 e0       	ldi	r22, 0x02	; 2
    2d2e:	0e 94 d2 14 	call	0x29a4	; 0x29a4 <motor_start>
    2d32:	08 c0       	rjmp	.+16     	; 0x2d44 <MainApp+0x8a>


			}else if(auto_state == 'F'){
    2d34:	80 91 37 03 	lds	r24, 0x0337
    2d38:	86 34       	cpi	r24, 0x46	; 70
    2d3a:	21 f4       	brne	.+8      	; 0x2d44 <MainApp+0x8a>

				motor_start(100, Forward);
    2d3c:	84 e6       	ldi	r24, 0x64	; 100
    2d3e:	60 e0       	ldi	r22, 0x00	; 0
    2d40:	0e 94 d2 14 	call	0x29a4	; 0x29a4 <motor_start>
//				break;
//			default:
//				motor_stop();
//				break;
//			}
			Delay(500);
    2d44:	64 ef       	ldi	r22, 0xF4	; 244
    2d46:	71 e0       	ldi	r23, 0x01	; 1
    2d48:	80 e0       	ldi	r24, 0x00	; 0
    2d4a:	90 e0       	ldi	r25, 0x00	; 0
    2d4c:	0e 94 3d 17 	call	0x2e7a	; 0x2e7a <Delay>
			motor_stop();
    2d50:	0e 94 75 15 	call	0x2aea	; 0x2aea <motor_stop>
			auto_state = 'S';
    2d54:	83 e5       	ldi	r24, 0x53	; 83
    2d56:	80 93 37 03 	sts	0x0337, r24
			USART_INT_EN();
    2d5a:	0e 94 42 06 	call	0xc84	; 0xc84 <USART_INT_EN>
			ADC_INT_EN();
    2d5e:	0e 94 b7 12 	call	0x256e	; 0x256e <ADC_INT_EN>
    2d62:	bd cf       	rjmp	.-134    	; 0x2cde <MainApp+0x24>
			break;
		case '1': // manual
			USART_INT_DIS();
    2d64:	0e 94 50 06 	call	0xca0	; 0xca0 <USART_INT_DIS>
			 key = Bluetooth_Read();
    2d68:	0e 94 29 16 	call	0x2c52	; 0x2c52 <Bluetooth_Read>
    2d6c:	89 83       	std	Y+1, r24	; 0x01
			 Bluetooth_Write(key);
    2d6e:	89 81       	ldd	r24, Y+1	; 0x01
    2d70:	0e 94 32 16 	call	0x2c64	; 0x2c64 <Bluetooth_Write>
			switch(key){
    2d74:	89 81       	ldd	r24, Y+1	; 0x01
    2d76:	28 2f       	mov	r18, r24
    2d78:	30 e0       	ldi	r19, 0x00	; 0
    2d7a:	3b 83       	std	Y+3, r19	; 0x03
    2d7c:	2a 83       	std	Y+2, r18	; 0x02
    2d7e:	8a 81       	ldd	r24, Y+2	; 0x02
    2d80:	9b 81       	ldd	r25, Y+3	; 0x03
    2d82:	84 33       	cpi	r24, 0x34	; 52
    2d84:	91 05       	cpc	r25, r1
    2d86:	09 f4       	brne	.+2      	; 0x2d8a <MainApp+0xd0>
    2d88:	47 c0       	rjmp	.+142    	; 0x2e18 <MainApp+0x15e>
    2d8a:	2a 81       	ldd	r18, Y+2	; 0x02
    2d8c:	3b 81       	ldd	r19, Y+3	; 0x03
    2d8e:	25 33       	cpi	r18, 0x35	; 53
    2d90:	31 05       	cpc	r19, r1
    2d92:	dc f4       	brge	.+54     	; 0x2dca <MainApp+0x110>
    2d94:	8a 81       	ldd	r24, Y+2	; 0x02
    2d96:	9b 81       	ldd	r25, Y+3	; 0x03
    2d98:	81 33       	cpi	r24, 0x31	; 49
    2d9a:	91 05       	cpc	r25, r1
    2d9c:	81 f1       	breq	.+96     	; 0x2dfe <MainApp+0x144>
    2d9e:	2a 81       	ldd	r18, Y+2	; 0x02
    2da0:	3b 81       	ldd	r19, Y+3	; 0x03
    2da2:	22 33       	cpi	r18, 0x32	; 50
    2da4:	31 05       	cpc	r19, r1
    2da6:	34 f4       	brge	.+12     	; 0x2db4 <MainApp+0xfa>
    2da8:	8a 81       	ldd	r24, Y+2	; 0x02
    2daa:	9b 81       	ldd	r25, Y+3	; 0x03
    2dac:	80 33       	cpi	r24, 0x30	; 48
    2dae:	91 05       	cpc	r25, r1
    2db0:	09 f1       	breq	.+66     	; 0x2df4 <MainApp+0x13a>
    2db2:	95 cf       	rjmp	.-214    	; 0x2cde <MainApp+0x24>
    2db4:	2a 81       	ldd	r18, Y+2	; 0x02
    2db6:	3b 81       	ldd	r19, Y+3	; 0x03
    2db8:	22 33       	cpi	r18, 0x32	; 50
    2dba:	31 05       	cpc	r19, r1
    2dbc:	29 f1       	breq	.+74     	; 0x2e08 <MainApp+0x14e>
    2dbe:	8a 81       	ldd	r24, Y+2	; 0x02
    2dc0:	9b 81       	ldd	r25, Y+3	; 0x03
    2dc2:	83 33       	cpi	r24, 0x33	; 51
    2dc4:	91 05       	cpc	r25, r1
    2dc6:	29 f1       	breq	.+74     	; 0x2e12 <MainApp+0x158>
    2dc8:	8a cf       	rjmp	.-236    	; 0x2cde <MainApp+0x24>
    2dca:	2a 81       	ldd	r18, Y+2	; 0x02
    2dcc:	3b 81       	ldd	r19, Y+3	; 0x03
    2dce:	26 33       	cpi	r18, 0x36	; 54
    2dd0:	31 05       	cpc	r19, r1
    2dd2:	71 f1       	breq	.+92     	; 0x2e30 <MainApp+0x176>
    2dd4:	8a 81       	ldd	r24, Y+2	; 0x02
    2dd6:	9b 81       	ldd	r25, Y+3	; 0x03
    2dd8:	86 33       	cpi	r24, 0x36	; 54
    2dda:	91 05       	cpc	r25, r1
    2ddc:	2c f1       	brlt	.+74     	; 0x2e28 <MainApp+0x16e>
    2dde:	2a 81       	ldd	r18, Y+2	; 0x02
    2de0:	3b 81       	ldd	r19, Y+3	; 0x03
    2de2:	27 33       	cpi	r18, 0x37	; 55
    2de4:	31 05       	cpc	r19, r1
    2de6:	41 f1       	breq	.+80     	; 0x2e38 <MainApp+0x17e>
    2de8:	8a 81       	ldd	r24, Y+2	; 0x02
    2dea:	9b 81       	ldd	r25, Y+3	; 0x03
    2dec:	88 33       	cpi	r24, 0x38	; 56
    2dee:	91 05       	cpc	r25, r1
    2df0:	39 f1       	breq	.+78     	; 0x2e40 <MainApp+0x186>
    2df2:	75 cf       	rjmp	.-278    	; 0x2cde <MainApp+0x24>
			case '0':
				motor_start(100, Forward);
    2df4:	84 e6       	ldi	r24, 0x64	; 100
    2df6:	60 e0       	ldi	r22, 0x00	; 0
    2df8:	0e 94 d2 14 	call	0x29a4	; 0x29a4 <motor_start>
    2dfc:	70 cf       	rjmp	.-288    	; 0x2cde <MainApp+0x24>
				break;
			case '1':
				motor_start(100, Right);
    2dfe:	84 e6       	ldi	r24, 0x64	; 100
    2e00:	63 e0       	ldi	r22, 0x03	; 3
    2e02:	0e 94 d2 14 	call	0x29a4	; 0x29a4 <motor_start>
    2e06:	6b cf       	rjmp	.-298    	; 0x2cde <MainApp+0x24>
				break;
			case '2':
				motor_start(100, Left);
    2e08:	84 e6       	ldi	r24, 0x64	; 100
    2e0a:	62 e0       	ldi	r22, 0x02	; 2
    2e0c:	0e 94 d2 14 	call	0x29a4	; 0x29a4 <motor_start>
    2e10:	66 cf       	rjmp	.-308    	; 0x2cde <MainApp+0x24>

				break;
			case '3':
				motor_stop();
    2e12:	0e 94 75 15 	call	0x2aea	; 0x2aea <motor_stop>
    2e16:	63 cf       	rjmp	.-314    	; 0x2cde <MainApp+0x24>
				break;

			case '4'://switch to auto state
				//call fn to enable uart interrupt "will be done ISA :("
				system_state = '0';
    2e18:	80 e3       	ldi	r24, 0x30	; 48
    2e1a:	80 93 36 03 	sts	0x0336, r24
				USART_INT_EN();
    2e1e:	0e 94 42 06 	call	0xc84	; 0xc84 <USART_INT_EN>
				ADC_INT_EN();
    2e22:	0e 94 b7 12 	call	0x256e	; 0x256e <ADC_INT_EN>
    2e26:	5b cf       	rjmp	.-330    	; 0x2cde <MainApp+0x24>
				break;
			//4 cases for servo
			case '5':
				Increase_angle(S1);
    2e28:	80 e0       	ldi	r24, 0x00	; 0
    2e2a:	0e 94 14 14 	call	0x2828	; 0x2828 <Increase_angle>
    2e2e:	57 cf       	rjmp	.-338    	; 0x2cde <MainApp+0x24>
				break;
			case '6':
				Decrease_angle(S1);
    2e30:	80 e0       	ldi	r24, 0x00	; 0
    2e32:	0e 94 5e 14 	call	0x28bc	; 0x28bc <Decrease_angle>
    2e36:	53 cf       	rjmp	.-346    	; 0x2cde <MainApp+0x24>
				break;
			case '7':
				Increase_angle(S2);
    2e38:	81 e0       	ldi	r24, 0x01	; 1
    2e3a:	0e 94 14 14 	call	0x2828	; 0x2828 <Increase_angle>
    2e3e:	4f cf       	rjmp	.-354    	; 0x2cde <MainApp+0x24>
				break;
			case '8':
				Decrease_angle(S2);
    2e40:	81 e0       	ldi	r24, 0x01	; 1
    2e42:	0e 94 5e 14 	call	0x28bc	; 0x28bc <Decrease_angle>
    2e46:	4b cf       	rjmp	.-362    	; 0x2cde <MainApp+0x24>

00002e48 <op>:
#include "../../MCAL/Timer/Timer2/Timer2_Interface.h"

#include "test_dio.h"


void op(){
    2e48:	df 93       	push	r29
    2e4a:	cf 93       	push	r28
    2e4c:	cd b7       	in	r28, 0x3d	; 61
    2e4e:	de b7       	in	r29, 0x3e	; 62
	LED_ON();
    2e50:	0e 94 9e 15 	call	0x2b3c	; 0x2b3c <LED_ON>
}
    2e54:	cf 91       	pop	r28
    2e56:	df 91       	pop	r29
    2e58:	08 95       	ret

00002e5a <test_dio>:

void test_dio(){
    2e5a:	df 93       	push	r29
    2e5c:	cf 93       	push	r28
    2e5e:	cd b7       	in	r28, 0x3d	; 61
    2e60:	de b7       	in	r29, 0x3e	; 62
	TIMER0_voidInitializeTIMER0();
    2e62:	0e 94 cf 07 	call	0xf9e	; 0xf9e <TIMER0_voidInitializeTIMER0>
	TIMER2_voidInitializeTimer2();
    2e66:	0e 94 4b 07 	call	0xe96	; 0xe96 <TIMER2_voidInitializeTimer2>
	//timer2_d(12);
	TIMER0_voidFastPWM(10);
    2e6a:	8a e0       	ldi	r24, 0x0A	; 10
    2e6c:	0e 94 26 08 	call	0x104c	; 0x104c <TIMER0_voidFastPWM>
	TIMER2_voidFastPWM(89);
    2e70:	89 e5       	ldi	r24, 0x59	; 89
    2e72:	90 e0       	ldi	r25, 0x00	; 0
    2e74:	0e 94 a1 07 	call	0xf42	; 0xf42 <TIMER2_voidFastPWM>
    2e78:	ff cf       	rjmp	.-2      	; 0x2e78 <test_dio+0x1e>

00002e7a <Delay>:
#include "../../HAL/LED/LED.h"
#include "app1.h"
#include "../../MCAL/UART/uart.h"

void Delay(unsigned long counter)
{
    2e7a:	df 93       	push	r29
    2e7c:	cf 93       	push	r28
    2e7e:	cd b7       	in	r28, 0x3d	; 61
    2e80:	de b7       	in	r29, 0x3e	; 62
    2e82:	28 97       	sbiw	r28, 0x08	; 8
    2e84:	0f b6       	in	r0, 0x3f	; 63
    2e86:	f8 94       	cli
    2e88:	de bf       	out	0x3e, r29	; 62
    2e8a:	0f be       	out	0x3f, r0	; 63
    2e8c:	cd bf       	out	0x3d, r28	; 61
    2e8e:	6d 83       	std	Y+5, r22	; 0x05
    2e90:	7e 83       	std	Y+6, r23	; 0x06
    2e92:	8f 83       	std	Y+7, r24	; 0x07
    2e94:	98 87       	std	Y+8, r25	; 0x08
	unsigned long i = 0;
    2e96:	19 82       	std	Y+1, r1	; 0x01
    2e98:	1a 82       	std	Y+2, r1	; 0x02
    2e9a:	1b 82       	std	Y+3, r1	; 0x03
    2e9c:	1c 82       	std	Y+4, r1	; 0x04

	for(i=0; i< counter; i++);
    2e9e:	19 82       	std	Y+1, r1	; 0x01
    2ea0:	1a 82       	std	Y+2, r1	; 0x02
    2ea2:	1b 82       	std	Y+3, r1	; 0x03
    2ea4:	1c 82       	std	Y+4, r1	; 0x04
    2ea6:	0b c0       	rjmp	.+22     	; 0x2ebe <Delay+0x44>
    2ea8:	89 81       	ldd	r24, Y+1	; 0x01
    2eaa:	9a 81       	ldd	r25, Y+2	; 0x02
    2eac:	ab 81       	ldd	r26, Y+3	; 0x03
    2eae:	bc 81       	ldd	r27, Y+4	; 0x04
    2eb0:	01 96       	adiw	r24, 0x01	; 1
    2eb2:	a1 1d       	adc	r26, r1
    2eb4:	b1 1d       	adc	r27, r1
    2eb6:	89 83       	std	Y+1, r24	; 0x01
    2eb8:	9a 83       	std	Y+2, r25	; 0x02
    2eba:	ab 83       	std	Y+3, r26	; 0x03
    2ebc:	bc 83       	std	Y+4, r27	; 0x04
    2ebe:	29 81       	ldd	r18, Y+1	; 0x01
    2ec0:	3a 81       	ldd	r19, Y+2	; 0x02
    2ec2:	4b 81       	ldd	r20, Y+3	; 0x03
    2ec4:	5c 81       	ldd	r21, Y+4	; 0x04
    2ec6:	8d 81       	ldd	r24, Y+5	; 0x05
    2ec8:	9e 81       	ldd	r25, Y+6	; 0x06
    2eca:	af 81       	ldd	r26, Y+7	; 0x07
    2ecc:	b8 85       	ldd	r27, Y+8	; 0x08
    2ece:	28 17       	cp	r18, r24
    2ed0:	39 07       	cpc	r19, r25
    2ed2:	4a 07       	cpc	r20, r26
    2ed4:	5b 07       	cpc	r21, r27
    2ed6:	40 f3       	brcs	.-48     	; 0x2ea8 <Delay+0x2e>
}
    2ed8:	28 96       	adiw	r28, 0x08	; 8
    2eda:	0f b6       	in	r0, 0x3f	; 63
    2edc:	f8 94       	cli
    2ede:	de bf       	out	0x3e, r29	; 62
    2ee0:	0f be       	out	0x3f, r0	; 63
    2ee2:	cd bf       	out	0x3d, r28	; 61
    2ee4:	cf 91       	pop	r28
    2ee6:	df 91       	pop	r29
    2ee8:	08 95       	ret

00002eea <Test_Bluetooth>:

void Test_Bluetooth(void){
    2eea:	df 93       	push	r29
    2eec:	cf 93       	push	r28
    2eee:	0f 92       	push	r0
    2ef0:	cd b7       	in	r28, 0x3d	; 61
    2ef2:	de b7       	in	r29, 0x3e	; 62
	HC05_init();
    2ef4:	0e 94 1c 16 	call	0x2c38	; 0x2c38 <HC05_init>
	//uart_start();
	LED_Init();
    2ef8:	0e 94 90 15 	call	0x2b20	; 0x2b20 <LED_Init>
	unsigned char d = 'b';
    2efc:	82 e6       	ldi	r24, 0x62	; 98
    2efe:	89 83       	std	Y+1, r24	; 0x01
	while(1){
		d= Bluetooth_Read();
    2f00:	0e 94 29 16 	call	0x2c52	; 0x2c52 <Bluetooth_Read>
    2f04:	89 83       	std	Y+1, r24	; 0x01
		Delay(100);
    2f06:	64 e6       	ldi	r22, 0x64	; 100
    2f08:	70 e0       	ldi	r23, 0x00	; 0
    2f0a:	80 e0       	ldi	r24, 0x00	; 0
    2f0c:	90 e0       	ldi	r25, 0x00	; 0
    2f0e:	0e 94 3d 17 	call	0x2e7a	; 0x2e7a <Delay>
		Bluetooth_Write(d);
    2f12:	89 81       	ldd	r24, Y+1	; 0x01
    2f14:	0e 94 32 16 	call	0x2c64	; 0x2c64 <Bluetooth_Write>

		if(d == 'o'){
    2f18:	89 81       	ldd	r24, Y+1	; 0x01
    2f1a:	8f 36       	cpi	r24, 0x6F	; 111
    2f1c:	19 f4       	brne	.+6      	; 0x2f24 <Test_Bluetooth+0x3a>
			LED_ON();
    2f1e:	0e 94 9e 15 	call	0x2b3c	; 0x2b3c <LED_ON>
    2f22:	ee cf       	rjmp	.-36     	; 0x2f00 <Test_Bluetooth+0x16>
		}
		else{
			LED_OFF();
    2f24:	0e 94 ac 15 	call	0x2b58	; 0x2b58 <LED_OFF>
    2f28:	eb cf       	rjmp	.-42     	; 0x2f00 <Test_Bluetooth+0x16>

00002f2a <testadc>:
#include "../../MCAL/ADC/adc.h"
#include "../../HAL/LED/LED.h"
#include "../../HAL/Bluetooth/bluetooth.h"
#include <stdlib.h>

void testadc(){
    2f2a:	df 93       	push	r29
    2f2c:	cf 93       	push	r28
    2f2e:	cd b7       	in	r28, 0x3d	; 61
    2f30:	de b7       	in	r29, 0x3e	; 62
    2f32:	2b 97       	sbiw	r28, 0x0b	; 11
    2f34:	0f b6       	in	r0, 0x3f	; 63
    2f36:	f8 94       	cli
    2f38:	de bf       	out	0x3e, r29	; 62
    2f3a:	0f be       	out	0x3f, r0	; 63
    2f3c:	cd bf       	out	0x3d, r28	; 61
	int sen1=0;
    2f3e:	1e 82       	std	Y+6, r1	; 0x06
    2f40:	1d 82       	std	Y+5, r1	; 0x05
	int sen2=0, sen3=0;
    2f42:	1c 82       	std	Y+4, r1	; 0x04
    2f44:	1b 82       	std	Y+3, r1	; 0x03
    2f46:	1a 82       	std	Y+2, r1	; 0x02
    2f48:	19 82       	std	Y+1, r1	; 0x01
	ADC_init();
    2f4a:	0e 94 d3 12 	call	0x25a6	; 0x25a6 <ADC_init>
	LED_Init();
    2f4e:	0e 94 90 15 	call	0x2b20	; 0x2b20 <LED_Init>
	HC05_init();
    2f52:	0e 94 1c 16 	call	0x2c38	; 0x2c38 <HC05_init>
	char String[5];
	while(1){
		ADC_readChannel(0);
    2f56:	80 e0       	ldi	r24, 0x00	; 0
    2f58:	0e 94 ef 12 	call	0x25de	; 0x25de <ADC_readChannel>
		sen1 = ((uint32_t)g_adcResult*150*5)/(1023*1.5);
    2f5c:	80 91 3e 03 	lds	r24, 0x033E
    2f60:	90 91 3f 03 	lds	r25, 0x033F
    2f64:	cc 01       	movw	r24, r24
    2f66:	a0 e0       	ldi	r26, 0x00	; 0
    2f68:	b0 e0       	ldi	r27, 0x00	; 0
    2f6a:	2e ee       	ldi	r18, 0xEE	; 238
    2f6c:	32 e0       	ldi	r19, 0x02	; 2
    2f6e:	40 e0       	ldi	r20, 0x00	; 0
    2f70:	50 e0       	ldi	r21, 0x00	; 0
    2f72:	bc 01       	movw	r22, r24
    2f74:	cd 01       	movw	r24, r26
    2f76:	0e 94 80 18 	call	0x3100	; 0x3100 <__mulsi3>
    2f7a:	dc 01       	movw	r26, r24
    2f7c:	cb 01       	movw	r24, r22
    2f7e:	bc 01       	movw	r22, r24
    2f80:	cd 01       	movw	r24, r26
    2f82:	0e 94 9b 03 	call	0x736	; 0x736 <__floatunsisf>
    2f86:	dc 01       	movw	r26, r24
    2f88:	cb 01       	movw	r24, r22
    2f8a:	bc 01       	movw	r22, r24
    2f8c:	cd 01       	movw	r24, r26
    2f8e:	20 e0       	ldi	r18, 0x00	; 0
    2f90:	30 ed       	ldi	r19, 0xD0	; 208
    2f92:	4f eb       	ldi	r20, 0xBF	; 191
    2f94:	54 e4       	ldi	r21, 0x44	; 68
    2f96:	0e 94 6b 02 	call	0x4d6	; 0x4d6 <__divsf3>
    2f9a:	dc 01       	movw	r26, r24
    2f9c:	cb 01       	movw	r24, r22
    2f9e:	bc 01       	movw	r22, r24
    2fa0:	cd 01       	movw	r24, r26
    2fa2:	0e 94 47 03 	call	0x68e	; 0x68e <__fixsfsi>
    2fa6:	dc 01       	movw	r26, r24
    2fa8:	cb 01       	movw	r24, r22
    2faa:	9e 83       	std	Y+6, r25	; 0x06
    2fac:	8d 83       	std	Y+5, r24	; 0x05
		itoa(sen1,String,10);	/* Integer to string conversion */
    2fae:	8d 81       	ldd	r24, Y+5	; 0x05
    2fb0:	9e 81       	ldd	r25, Y+6	; 0x06
    2fb2:	9e 01       	movw	r18, r28
    2fb4:	29 5f       	subi	r18, 0xF9	; 249
    2fb6:	3f 4f       	sbci	r19, 0xFF	; 255
    2fb8:	b9 01       	movw	r22, r18
    2fba:	4a e0       	ldi	r20, 0x0A	; 10
    2fbc:	50 e0       	ldi	r21, 0x00	; 0
    2fbe:	0e 94 d6 18 	call	0x31ac	; 0x31ac <itoa>
		Bluetooth_Write_String(String);
    2fc2:	ce 01       	movw	r24, r28
    2fc4:	07 96       	adiw	r24, 0x07	; 7
    2fc6:	0e 94 3f 16 	call	0x2c7e	; 0x2c7e <Bluetooth_Write_String>
		Bluetooth_Write('-');
    2fca:	8d e2       	ldi	r24, 0x2D	; 45
    2fcc:	0e 94 32 16 	call	0x2c64	; 0x2c64 <Bluetooth_Write>
		ADC_readChannel(1);
    2fd0:	81 e0       	ldi	r24, 0x01	; 1
    2fd2:	0e 94 ef 12 	call	0x25de	; 0x25de <ADC_readChannel>
		sen2= ((uint32_t)g_adcResult*150*5)/(1023*1.5);
    2fd6:	80 91 3e 03 	lds	r24, 0x033E
    2fda:	90 91 3f 03 	lds	r25, 0x033F
    2fde:	cc 01       	movw	r24, r24
    2fe0:	a0 e0       	ldi	r26, 0x00	; 0
    2fe2:	b0 e0       	ldi	r27, 0x00	; 0
    2fe4:	2e ee       	ldi	r18, 0xEE	; 238
    2fe6:	32 e0       	ldi	r19, 0x02	; 2
    2fe8:	40 e0       	ldi	r20, 0x00	; 0
    2fea:	50 e0       	ldi	r21, 0x00	; 0
    2fec:	bc 01       	movw	r22, r24
    2fee:	cd 01       	movw	r24, r26
    2ff0:	0e 94 80 18 	call	0x3100	; 0x3100 <__mulsi3>
    2ff4:	dc 01       	movw	r26, r24
    2ff6:	cb 01       	movw	r24, r22
    2ff8:	bc 01       	movw	r22, r24
    2ffa:	cd 01       	movw	r24, r26
    2ffc:	0e 94 9b 03 	call	0x736	; 0x736 <__floatunsisf>
    3000:	dc 01       	movw	r26, r24
    3002:	cb 01       	movw	r24, r22
    3004:	bc 01       	movw	r22, r24
    3006:	cd 01       	movw	r24, r26
    3008:	20 e0       	ldi	r18, 0x00	; 0
    300a:	30 ed       	ldi	r19, 0xD0	; 208
    300c:	4f eb       	ldi	r20, 0xBF	; 191
    300e:	54 e4       	ldi	r21, 0x44	; 68
    3010:	0e 94 6b 02 	call	0x4d6	; 0x4d6 <__divsf3>
    3014:	dc 01       	movw	r26, r24
    3016:	cb 01       	movw	r24, r22
    3018:	bc 01       	movw	r22, r24
    301a:	cd 01       	movw	r24, r26
    301c:	0e 94 47 03 	call	0x68e	; 0x68e <__fixsfsi>
    3020:	dc 01       	movw	r26, r24
    3022:	cb 01       	movw	r24, r22
    3024:	9c 83       	std	Y+4, r25	; 0x04
    3026:	8b 83       	std	Y+3, r24	; 0x03
		itoa(sen2,String,10);	/* Integer to string conversion */
    3028:	8b 81       	ldd	r24, Y+3	; 0x03
    302a:	9c 81       	ldd	r25, Y+4	; 0x04
    302c:	9e 01       	movw	r18, r28
    302e:	29 5f       	subi	r18, 0xF9	; 249
    3030:	3f 4f       	sbci	r19, 0xFF	; 255
    3032:	b9 01       	movw	r22, r18
    3034:	4a e0       	ldi	r20, 0x0A	; 10
    3036:	50 e0       	ldi	r21, 0x00	; 0
    3038:	0e 94 d6 18 	call	0x31ac	; 0x31ac <itoa>
		Bluetooth_Write_String(String);
    303c:	ce 01       	movw	r24, r28
    303e:	07 96       	adiw	r24, 0x07	; 7
    3040:	0e 94 3f 16 	call	0x2c7e	; 0x2c7e <Bluetooth_Write_String>
		Bluetooth_Write('-');
    3044:	8d e2       	ldi	r24, 0x2D	; 45
    3046:	0e 94 32 16 	call	0x2c64	; 0x2c64 <Bluetooth_Write>
		ADC_readChannel(2);
    304a:	82 e0       	ldi	r24, 0x02	; 2
    304c:	0e 94 ef 12 	call	0x25de	; 0x25de <ADC_readChannel>
		sen3= ((uint32_t)g_adcResult*150*5)/(1023*1.5);
    3050:	80 91 3e 03 	lds	r24, 0x033E
    3054:	90 91 3f 03 	lds	r25, 0x033F
    3058:	cc 01       	movw	r24, r24
    305a:	a0 e0       	ldi	r26, 0x00	; 0
    305c:	b0 e0       	ldi	r27, 0x00	; 0
    305e:	2e ee       	ldi	r18, 0xEE	; 238
    3060:	32 e0       	ldi	r19, 0x02	; 2
    3062:	40 e0       	ldi	r20, 0x00	; 0
    3064:	50 e0       	ldi	r21, 0x00	; 0
    3066:	bc 01       	movw	r22, r24
    3068:	cd 01       	movw	r24, r26
    306a:	0e 94 80 18 	call	0x3100	; 0x3100 <__mulsi3>
    306e:	dc 01       	movw	r26, r24
    3070:	cb 01       	movw	r24, r22
    3072:	bc 01       	movw	r22, r24
    3074:	cd 01       	movw	r24, r26
    3076:	0e 94 9b 03 	call	0x736	; 0x736 <__floatunsisf>
    307a:	dc 01       	movw	r26, r24
    307c:	cb 01       	movw	r24, r22
    307e:	bc 01       	movw	r22, r24
    3080:	cd 01       	movw	r24, r26
    3082:	20 e0       	ldi	r18, 0x00	; 0
    3084:	30 ed       	ldi	r19, 0xD0	; 208
    3086:	4f eb       	ldi	r20, 0xBF	; 191
    3088:	54 e4       	ldi	r21, 0x44	; 68
    308a:	0e 94 6b 02 	call	0x4d6	; 0x4d6 <__divsf3>
    308e:	dc 01       	movw	r26, r24
    3090:	cb 01       	movw	r24, r22
    3092:	bc 01       	movw	r22, r24
    3094:	cd 01       	movw	r24, r26
    3096:	0e 94 47 03 	call	0x68e	; 0x68e <__fixsfsi>
    309a:	dc 01       	movw	r26, r24
    309c:	cb 01       	movw	r24, r22
    309e:	9a 83       	std	Y+2, r25	; 0x02
    30a0:	89 83       	std	Y+1, r24	; 0x01
		itoa(sen3,String,10);	/* Integer to string conversion */
    30a2:	89 81       	ldd	r24, Y+1	; 0x01
    30a4:	9a 81       	ldd	r25, Y+2	; 0x02
    30a6:	9e 01       	movw	r18, r28
    30a8:	29 5f       	subi	r18, 0xF9	; 249
    30aa:	3f 4f       	sbci	r19, 0xFF	; 255
    30ac:	b9 01       	movw	r22, r18
    30ae:	4a e0       	ldi	r20, 0x0A	; 10
    30b0:	50 e0       	ldi	r21, 0x00	; 0
    30b2:	0e 94 d6 18 	call	0x31ac	; 0x31ac <itoa>
		Bluetooth_Write_String(String);
    30b6:	ce 01       	movw	r24, r28
    30b8:	07 96       	adiw	r24, 0x07	; 7
    30ba:	0e 94 3f 16 	call	0x2c7e	; 0x2c7e <Bluetooth_Write_String>
		Bluetooth_Write('\r');
    30be:	8d e0       	ldi	r24, 0x0D	; 13
    30c0:	0e 94 32 16 	call	0x2c64	; 0x2c64 <Bluetooth_Write>
		if(sen1){
    30c4:	8d 81       	ldd	r24, Y+5	; 0x05
    30c6:	9e 81       	ldd	r25, Y+6	; 0x06
    30c8:	00 97       	sbiw	r24, 0x00	; 0
    30ca:	19 f0       	breq	.+6      	; 0x30d2 <testadc+0x1a8>
			LED_ON();
    30cc:	0e 94 9e 15 	call	0x2b3c	; 0x2b3c <LED_ON>
    30d0:	02 c0       	rjmp	.+4      	; 0x30d6 <testadc+0x1ac>
		}else{
			LED_OFF();
    30d2:	0e 94 ac 15 	call	0x2b58	; 0x2b58 <LED_OFF>
		}
		if(sen2){
    30d6:	8b 81       	ldd	r24, Y+3	; 0x03
    30d8:	9c 81       	ldd	r25, Y+4	; 0x04
    30da:	00 97       	sbiw	r24, 0x00	; 0
    30dc:	19 f0       	breq	.+6      	; 0x30e4 <testadc+0x1ba>
			LED2_ON();
    30de:	0e 94 ba 15 	call	0x2b74	; 0x2b74 <LED2_ON>
    30e2:	39 cf       	rjmp	.-398    	; 0x2f56 <testadc+0x2c>

		}else{
			LED2_OFF();
    30e4:	0e 94 c8 15 	call	0x2b90	; 0x2b90 <LED2_OFF>
    30e8:	36 cf       	rjmp	.-404    	; 0x2f56 <testadc+0x2c>

000030ea <main>:
#include "HAL/Motor/motors.h"

//#include "MCAL/UART/uart.h"
//#include "ECUAL/LED/LED.h"

int main(){
    30ea:	df 93       	push	r29
    30ec:	cf 93       	push	r28
    30ee:	cd b7       	in	r28, 0x3d	; 61
    30f0:	de b7       	in	r29, 0x3e	; 62
	MainApp();
    30f2:	0e 94 5d 16 	call	0x2cba	; 0x2cba <MainApp>
	//testadc();
	//test_dio();
	return  0;
    30f6:	80 e0       	ldi	r24, 0x00	; 0
    30f8:	90 e0       	ldi	r25, 0x00	; 0
}
    30fa:	cf 91       	pop	r28
    30fc:	df 91       	pop	r29
    30fe:	08 95       	ret

00003100 <__mulsi3>:
    3100:	62 9f       	mul	r22, r18
    3102:	d0 01       	movw	r26, r0
    3104:	73 9f       	mul	r23, r19
    3106:	f0 01       	movw	r30, r0
    3108:	82 9f       	mul	r24, r18
    310a:	e0 0d       	add	r30, r0
    310c:	f1 1d       	adc	r31, r1
    310e:	64 9f       	mul	r22, r20
    3110:	e0 0d       	add	r30, r0
    3112:	f1 1d       	adc	r31, r1
    3114:	92 9f       	mul	r25, r18
    3116:	f0 0d       	add	r31, r0
    3118:	83 9f       	mul	r24, r19
    311a:	f0 0d       	add	r31, r0
    311c:	74 9f       	mul	r23, r20
    311e:	f0 0d       	add	r31, r0
    3120:	65 9f       	mul	r22, r21
    3122:	f0 0d       	add	r31, r0
    3124:	99 27       	eor	r25, r25
    3126:	72 9f       	mul	r23, r18
    3128:	b0 0d       	add	r27, r0
    312a:	e1 1d       	adc	r30, r1
    312c:	f9 1f       	adc	r31, r25
    312e:	63 9f       	mul	r22, r19
    3130:	b0 0d       	add	r27, r0
    3132:	e1 1d       	adc	r30, r1
    3134:	f9 1f       	adc	r31, r25
    3136:	bd 01       	movw	r22, r26
    3138:	cf 01       	movw	r24, r30
    313a:	11 24       	eor	r1, r1
    313c:	08 95       	ret

0000313e <__prologue_saves__>:
    313e:	2f 92       	push	r2
    3140:	3f 92       	push	r3
    3142:	4f 92       	push	r4
    3144:	5f 92       	push	r5
    3146:	6f 92       	push	r6
    3148:	7f 92       	push	r7
    314a:	8f 92       	push	r8
    314c:	9f 92       	push	r9
    314e:	af 92       	push	r10
    3150:	bf 92       	push	r11
    3152:	cf 92       	push	r12
    3154:	df 92       	push	r13
    3156:	ef 92       	push	r14
    3158:	ff 92       	push	r15
    315a:	0f 93       	push	r16
    315c:	1f 93       	push	r17
    315e:	cf 93       	push	r28
    3160:	df 93       	push	r29
    3162:	cd b7       	in	r28, 0x3d	; 61
    3164:	de b7       	in	r29, 0x3e	; 62
    3166:	ca 1b       	sub	r28, r26
    3168:	db 0b       	sbc	r29, r27
    316a:	0f b6       	in	r0, 0x3f	; 63
    316c:	f8 94       	cli
    316e:	de bf       	out	0x3e, r29	; 62
    3170:	0f be       	out	0x3f, r0	; 63
    3172:	cd bf       	out	0x3d, r28	; 61
    3174:	19 94       	eijmp

00003176 <__epilogue_restores__>:
    3176:	2a 88       	ldd	r2, Y+18	; 0x12
    3178:	39 88       	ldd	r3, Y+17	; 0x11
    317a:	48 88       	ldd	r4, Y+16	; 0x10
    317c:	5f 84       	ldd	r5, Y+15	; 0x0f
    317e:	6e 84       	ldd	r6, Y+14	; 0x0e
    3180:	7d 84       	ldd	r7, Y+13	; 0x0d
    3182:	8c 84       	ldd	r8, Y+12	; 0x0c
    3184:	9b 84       	ldd	r9, Y+11	; 0x0b
    3186:	aa 84       	ldd	r10, Y+10	; 0x0a
    3188:	b9 84       	ldd	r11, Y+9	; 0x09
    318a:	c8 84       	ldd	r12, Y+8	; 0x08
    318c:	df 80       	ldd	r13, Y+7	; 0x07
    318e:	ee 80       	ldd	r14, Y+6	; 0x06
    3190:	fd 80       	ldd	r15, Y+5	; 0x05
    3192:	0c 81       	ldd	r16, Y+4	; 0x04
    3194:	1b 81       	ldd	r17, Y+3	; 0x03
    3196:	aa 81       	ldd	r26, Y+2	; 0x02
    3198:	b9 81       	ldd	r27, Y+1	; 0x01
    319a:	ce 0f       	add	r28, r30
    319c:	d1 1d       	adc	r29, r1
    319e:	0f b6       	in	r0, 0x3f	; 63
    31a0:	f8 94       	cli
    31a2:	de bf       	out	0x3e, r29	; 62
    31a4:	0f be       	out	0x3f, r0	; 63
    31a6:	cd bf       	out	0x3d, r28	; 61
    31a8:	ed 01       	movw	r28, r26
    31aa:	08 95       	ret

000031ac <itoa>:
    31ac:	fb 01       	movw	r30, r22
    31ae:	9f 01       	movw	r18, r30
    31b0:	e8 94       	clt
    31b2:	42 30       	cpi	r20, 0x02	; 2
    31b4:	c4 f0       	brlt	.+48     	; 0x31e6 <itoa+0x3a>
    31b6:	45 32       	cpi	r20, 0x25	; 37
    31b8:	b4 f4       	brge	.+44     	; 0x31e6 <itoa+0x3a>
    31ba:	4a 30       	cpi	r20, 0x0A	; 10
    31bc:	29 f4       	brne	.+10     	; 0x31c8 <itoa+0x1c>
    31be:	97 fb       	bst	r25, 7
    31c0:	1e f4       	brtc	.+6      	; 0x31c8 <itoa+0x1c>
    31c2:	90 95       	com	r25
    31c4:	81 95       	neg	r24
    31c6:	9f 4f       	sbci	r25, 0xFF	; 255
    31c8:	64 2f       	mov	r22, r20
    31ca:	77 27       	eor	r23, r23
    31cc:	0e 94 07 19 	call	0x320e	; 0x320e <__udivmodhi4>
    31d0:	80 5d       	subi	r24, 0xD0	; 208
    31d2:	8a 33       	cpi	r24, 0x3A	; 58
    31d4:	0c f0       	brlt	.+2      	; 0x31d8 <itoa+0x2c>
    31d6:	89 5d       	subi	r24, 0xD9	; 217
    31d8:	81 93       	st	Z+, r24
    31da:	cb 01       	movw	r24, r22
    31dc:	00 97       	sbiw	r24, 0x00	; 0
    31de:	a1 f7       	brne	.-24     	; 0x31c8 <itoa+0x1c>
    31e0:	16 f4       	brtc	.+4      	; 0x31e6 <itoa+0x3a>
    31e2:	5d e2       	ldi	r21, 0x2D	; 45
    31e4:	51 93       	st	Z+, r21
    31e6:	10 82       	st	Z, r1
    31e8:	c9 01       	movw	r24, r18
    31ea:	0c 94 f7 18 	jmp	0x31ee	; 0x31ee <strrev>

000031ee <strrev>:
    31ee:	dc 01       	movw	r26, r24
    31f0:	fc 01       	movw	r30, r24
    31f2:	67 2f       	mov	r22, r23
    31f4:	71 91       	ld	r23, Z+
    31f6:	77 23       	and	r23, r23
    31f8:	e1 f7       	brne	.-8      	; 0x31f2 <strrev+0x4>
    31fa:	32 97       	sbiw	r30, 0x02	; 2
    31fc:	04 c0       	rjmp	.+8      	; 0x3206 <strrev+0x18>
    31fe:	7c 91       	ld	r23, X
    3200:	6d 93       	st	X+, r22
    3202:	70 83       	st	Z, r23
    3204:	62 91       	ld	r22, -Z
    3206:	ae 17       	cp	r26, r30
    3208:	bf 07       	cpc	r27, r31
    320a:	c8 f3       	brcs	.-14     	; 0x31fe <strrev+0x10>
    320c:	08 95       	ret

0000320e <__udivmodhi4>:
    320e:	aa 1b       	sub	r26, r26
    3210:	bb 1b       	sub	r27, r27
    3212:	51 e1       	ldi	r21, 0x11	; 17
    3214:	07 c0       	rjmp	.+14     	; 0x3224 <__udivmodhi4_ep>

00003216 <__udivmodhi4_loop>:
    3216:	aa 1f       	adc	r26, r26
    3218:	bb 1f       	adc	r27, r27
    321a:	a6 17       	cp	r26, r22
    321c:	b7 07       	cpc	r27, r23
    321e:	10 f0       	brcs	.+4      	; 0x3224 <__udivmodhi4_ep>
    3220:	a6 1b       	sub	r26, r22
    3222:	b7 0b       	sbc	r27, r23

00003224 <__udivmodhi4_ep>:
    3224:	88 1f       	adc	r24, r24
    3226:	99 1f       	adc	r25, r25
    3228:	5a 95       	dec	r21
    322a:	a9 f7       	brne	.-22     	; 0x3216 <__udivmodhi4_loop>
    322c:	80 95       	com	r24
    322e:	90 95       	com	r25
    3230:	bc 01       	movw	r22, r24
    3232:	cd 01       	movw	r24, r26
    3234:	08 95       	ret

00003236 <_exit>:
    3236:	f8 94       	cli

00003238 <__stop_program>:
    3238:	ff cf       	rjmp	.-2      	; 0x3238 <__stop_program>
