reg force {tb.top.SRST_L} 0x1
reg force {tb.top.RESET_IN_L} 0x1
reg force {tb.top.RSMRST_L} 0x0
reg force {tb.top.PWRBTN_L} 0x1
#reg force {tb.top.PWRGD} 0x0
reg force {tb.top.THERMTRIP_L} 0x1
reg force {tb.u_ni700_1.PD_0_PREQ} 0x0
reg force {tb.u_ni700_1.DDR_CLK_RESETn} 0x0
reg force {tb.u_ni700_1.MMHUB_CLK_RESETn} 0x0
reg force {tb.u_ni700_1.CI700_CLK_RESETn} 0x0



