#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001f508c1cd90 .scope module, "ALUTestBench" "ALUTestBench" 2 1;
 .timescale 0 0;
P_000001f508c1bb70 .param/l "Add" 0 2 15, C4<00>;
P_000001f508c1bba8 .param/l "Div" 0 2 18, C4<11>;
P_000001f508c1bbe0 .param/l "Mul" 0 2 17, C4<10>;
P_000001f508c1bc18 .param/l "Sub" 0 2 16, C4<01>;
v000001f508c56ed0_0 .var "A", 3 0;
v000001f508c56f70_0 .var "B", 3 0;
v000001f508c57010_0 .net "C", 3 0, v000001f508c568e0_0;  1 drivers
v000001f508c63930_0 .var "Expected_Output", 3 0;
v000001f508c639d0_0 .var "Fault_Counter", 15 0;
v000001f508c63a70_0 .var "Fault_Indicator", 0 0;
v000001f508c63b10_0 .var "Op", 1 0;
v000001f508cbc3d0 .array "Testvectors", 5 0, 13 0;
v000001f508cbb9d0_0 .var "clk", 0 0;
v000001f508cbbb10_0 .var "vectornum", 7 0;
E_000001f508c18ed0 .event negedge, v000001f508cbb9d0_0;
E_000001f508c18550 .event posedge, v000001f508cbb9d0_0;
S_000001f508c1cf20 .scope module, "CUT" "ALU" 2 20, 3 1 0, S_000001f508c1cd90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 4 "C";
    .port_info 1 /INPUT 4 "A";
    .port_info 2 /INPUT 4 "B";
    .port_info 3 /INPUT 2 "OP";
P_000001f508c1d0b0 .param/l "Add" 0 3 7, C4<00>;
P_000001f508c1d0e8 .param/l "Div" 0 3 10, C4<11>;
P_000001f508c1d120 .param/l "Mul" 0 3 9, C4<10>;
P_000001f508c1d158 .param/l "Sub" 0 3 8, C4<01>;
v000001f508c1d1a0_0 .net "A", 3 0, v000001f508c56ed0_0;  1 drivers
v000001f508c32b20_0 .net "B", 3 0, v000001f508c56f70_0;  1 drivers
v000001f508c568e0_0 .var "C", 3 0;
v000001f508c56d90_0 .net "OP", 1 0, v000001f508c63b10_0;  1 drivers
v000001f508c56e30_0 .var "Temp", 7 0;
E_000001f508c18a10 .event anyedge, v000001f508c32b20_0, v000001f508c1d1a0_0, v000001f508c56d90_0;
    .scope S_000001f508c1cf20;
T_0 ;
    %wait E_000001f508c18a10;
    %load/vec4 v000001f508c56d90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %jmp T_0.4;
T_0.0 ;
    %load/vec4 v000001f508c1d1a0_0;
    %load/vec4 v000001f508c32b20_0;
    %add;
    %assign/vec4 v000001f508c568e0_0, 0;
    %jmp T_0.4;
T_0.1 ;
    %load/vec4 v000001f508c1d1a0_0;
    %load/vec4 v000001f508c32b20_0;
    %sub;
    %assign/vec4 v000001f508c568e0_0, 0;
    %jmp T_0.4;
T_0.2 ;
    %load/vec4 v000001f508c1d1a0_0;
    %pad/u 8;
    %load/vec4 v000001f508c32b20_0;
    %pad/u 8;
    %mul;
    %assign/vec4 v000001f508c56e30_0, 0;
    %load/vec4 v000001f508c56e30_0;
    %pad/u 4;
    %assign/vec4 v000001f508c568e0_0, 0;
    %jmp T_0.4;
T_0.3 ;
    %load/vec4 v000001f508c1d1a0_0;
    %load/vec4 v000001f508c32b20_0;
    %div;
    %assign/vec4 v000001f508c568e0_0, 0;
    %jmp T_0.4;
T_0.4 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000001f508c1cd90;
T_1 ;
    %vpi_call 2 23 "$dumpfile", "The_output.vcd" {0 0 0};
    %vpi_call 2 24 "$dumpvars", 32'sb00000000000000000000000000000000, v000001f508c56ed0_0 {0 0 0};
    %vpi_call 2 25 "$dumpvars", 32'sb00000000000000000000000000000000, v000001f508c56f70_0 {0 0 0};
    %vpi_call 2 26 "$dumpvars", 32'sb00000000000000000000000000000000, v000001f508c63b10_0 {0 0 0};
    %vpi_call 2 27 "$dumpvars", 32'sb00000000000000000000000000000000, v000001f508c57010_0 {0 0 0};
    %vpi_call 2 28 "$dumpvars", 32'sb00000000000000000000000000000000, v000001f508c63930_0 {0 0 0};
    %vpi_call 2 29 "$dumpvars", 32'sb00000000000000000000000000000000, v000001f508c63a70_0 {0 0 0};
    %vpi_call 2 30 "$dumpvars", 32'sb00000000000000000000000000000000, v000001f508c639d0_0 {0 0 0};
    %vpi_call 2 31 "$dumpvars", 32'sb00000000000000000000000000000000, v000001f508cbb9d0_0 {0 0 0};
    %pushi/vec4 0, 0, 16;
    %store/vec4 v000001f508c639d0_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f508cbb9d0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001f508cbbb10_0, 0, 8;
    %vpi_call 2 35 "$readmemb", "memory_binary.txt", v000001f508cbc3d0 {0 0 0};
    %end;
    .thread T_1;
    .scope S_000001f508c1cd90;
T_2 ;
    %pushi/vec4 60, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 2, 0;
    %load/vec4 v000001f508cbb9d0_0;
    %inv;
    %store/vec4 v000001f508cbb9d0_0, 0, 1;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .thread T_2;
    .scope S_000001f508c1cd90;
T_3 ;
    %wait E_000001f508c18550;
    %ix/getv 4, v000001f508cbbb10_0;
    %load/vec4a v000001f508cbc3d0, 4;
    %split/vec4 4;
    %store/vec4 v000001f508c63930_0, 0, 4;
    %split/vec4 2;
    %store/vec4 v000001f508c63b10_0, 0, 2;
    %split/vec4 4;
    %store/vec4 v000001f508c56f70_0, 0, 4;
    %store/vec4 v000001f508c56ed0_0, 0, 4;
    %jmp T_3;
    .thread T_3;
    .scope S_000001f508c1cd90;
T_4 ;
    %wait E_000001f508c18ed0;
    %load/vec4 v000001f508c57010_0;
    %load/vec4 v000001f508c63930_0;
    %cmp/e;
    %jmp/0xz  T_4.0, 4;
    %vpi_call 2 50 "$display", "Test Passed - Expected Result -> %b - And ALU Result is -> %b ", v000001f508c63930_0, v000001f508c57010_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f508c63a70_0, 0, 1;
    %jmp T_4.1;
T_4.0 ;
    %vpi_call 2 54 "$display", "Test FAILED!! - Expected Result -> %b - But ALU Result is -> %b ", v000001f508c63930_0, v000001f508c57010_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f508c63a70_0, 0, 1;
    %load/vec4 v000001f508c639d0_0;
    %addi 1, 0, 16;
    %store/vec4 v000001f508c639d0_0, 0, 16;
T_4.1 ;
    %load/vec4 v000001f508cbbb10_0;
    %addi 1, 0, 8;
    %store/vec4 v000001f508cbbb10_0, 0, 8;
    %jmp T_4;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    ".\\ALUTestBench.v";
    ".\\ALU.v";
