$date
	Fri May  7 16:41:36 2021
$end
$version
	Icarus Verilog
$end
$timescale
	10ns
$end
$scope module tb_one_bitadder $end
$var reg 1 ! a $end
$var reg 1 " b $end
$var reg 1 # c_in $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0#
0"
0!
$end
#1
1#
#2
0#
1!
#3
1"
0!
#4
1!
#5
1#
#6
