   /*
   * Copyright Â© 2016 Intel Corporation
   *
   * Permission is hereby granted, free of charge, to any person obtaining a
   * copy of this software and associated documentation files (the "Software"),
   * to deal in the Software without restriction, including without limitation
   * the rights to use, copy, modify, merge, publish, distribute, sublicense,
   * and/or sell copies of the Software, and to permit persons to whom the
   * Software is furnished to do so, subject to the following conditions:
   *
   * The above copyright notice and this permission notice (including the next
   * paragraph) shall be included in all copies or substantial portions of the
   * Software.
   *
   * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
   * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
   * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL
   * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
   * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
   * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS
   * IN THE SOFTWARE.
   */
      #include "nir.h"
   #include "nir_builder.h"
      #define COND_LOWER_OP(b, name, ...)                    \
      (b->shader->options->lower_int64_options &          \
   nir_lower_int64_op_to_options_mask(nir_op_##name)) \
      ? lower_##name##64(b, __VA_ARGS__)               \
      #define COND_LOWER_CMP(b, name, ...)                       \
      (b->shader->options->lower_int64_options &              \
   nir_lower_int64_op_to_options_mask(nir_op_##name))     \
      ? lower_int64_compare(b, nir_op_##name, __VA_ARGS__) \
      #define COND_LOWER_CAST(b, name, ...)                  \
      (b->shader->options->lower_int64_options &          \
   nir_lower_int64_op_to_options_mask(nir_op_##name)) \
      ? lower_##name(b, __VA_ARGS__)                   \
      static nir_def *
   lower_b2i64(nir_builder *b, nir_def *x)
   {
         }
      static nir_def *
   lower_i2i8(nir_builder *b, nir_def *x)
   {
         }
      static nir_def *
   lower_i2i16(nir_builder *b, nir_def *x)
   {
         }
      static nir_def *
   lower_i2i32(nir_builder *b, nir_def *x)
   {
         }
      static nir_def *
   lower_i2i64(nir_builder *b, nir_def *x)
   {
      nir_def *x32 = x->bit_size == 32 ? x : nir_i2i32(b, x);
      }
      static nir_def *
   lower_u2u8(nir_builder *b, nir_def *x)
   {
         }
      static nir_def *
   lower_u2u16(nir_builder *b, nir_def *x)
   {
         }
      static nir_def *
   lower_u2u32(nir_builder *b, nir_def *x)
   {
         }
      static nir_def *
   lower_u2u64(nir_builder *b, nir_def *x)
   {
      nir_def *x32 = x->bit_size == 32 ? x : nir_u2u32(b, x);
      }
      static nir_def *
   lower_bcsel64(nir_builder *b, nir_def *cond, nir_def *x, nir_def *y)
   {
      nir_def *x_lo = nir_unpack_64_2x32_split_x(b, x);
   nir_def *x_hi = nir_unpack_64_2x32_split_y(b, x);
   nir_def *y_lo = nir_unpack_64_2x32_split_x(b, y);
            return nir_pack_64_2x32_split(b, nir_bcsel(b, cond, x_lo, y_lo),
      }
      static nir_def *
   lower_inot64(nir_builder *b, nir_def *x)
   {
      nir_def *x_lo = nir_unpack_64_2x32_split_x(b, x);
               }
      static nir_def *
   lower_iand64(nir_builder *b, nir_def *x, nir_def *y)
   {
      nir_def *x_lo = nir_unpack_64_2x32_split_x(b, x);
   nir_def *x_hi = nir_unpack_64_2x32_split_y(b, x);
   nir_def *y_lo = nir_unpack_64_2x32_split_x(b, y);
            return nir_pack_64_2x32_split(b, nir_iand(b, x_lo, y_lo),
      }
      static nir_def *
   lower_ior64(nir_builder *b, nir_def *x, nir_def *y)
   {
      nir_def *x_lo = nir_unpack_64_2x32_split_x(b, x);
   nir_def *x_hi = nir_unpack_64_2x32_split_y(b, x);
   nir_def *y_lo = nir_unpack_64_2x32_split_x(b, y);
            return nir_pack_64_2x32_split(b, nir_ior(b, x_lo, y_lo),
      }
      static nir_def *
   lower_ixor64(nir_builder *b, nir_def *x, nir_def *y)
   {
      nir_def *x_lo = nir_unpack_64_2x32_split_x(b, x);
   nir_def *x_hi = nir_unpack_64_2x32_split_y(b, x);
   nir_def *y_lo = nir_unpack_64_2x32_split_x(b, y);
            return nir_pack_64_2x32_split(b, nir_ixor(b, x_lo, y_lo),
      }
      static nir_def *
   lower_ishl64(nir_builder *b, nir_def *x, nir_def *y)
   {
      /* Implemented as
   *
   * uint64_t lshift(uint64_t x, int c)
   * {
   *    c %= 64;
   *
   *    if (c == 0) return x;
   *
   *    uint32_t lo = LO(x), hi = HI(x);
   *
   *    if (c < 32) {
   *       uint32_t lo_shifted = lo << c;
   *       uint32_t hi_shifted = hi << c;
   *       uint32_t lo_shifted_hi = lo >> abs(32 - c);
   *       return pack_64(lo_shifted, hi_shifted | lo_shifted_hi);
   *    } else {
   *       uint32_t lo_shifted_hi = lo << abs(32 - c);
   *       return pack_64(0, lo_shifted_hi);
   *    }
   * }
   */
   nir_def *x_lo = nir_unpack_64_2x32_split_x(b, x);
   nir_def *x_hi = nir_unpack_64_2x32_split_y(b, x);
            nir_def *reverse_count = nir_iabs(b, nir_iadd_imm(b, y, -32));
   nir_def *lo_shifted = nir_ishl(b, x_lo, y);
   nir_def *hi_shifted = nir_ishl(b, x_hi, y);
            nir_def *res_if_lt_32 =
      nir_pack_64_2x32_split(b, lo_shifted,
      nir_def *res_if_ge_32 =
      nir_pack_64_2x32_split(b, nir_imm_int(b, 0),
         return nir_bcsel(b, nir_ieq_imm(b, y, 0), x,
            }
      static nir_def *
   lower_ishr64(nir_builder *b, nir_def *x, nir_def *y)
   {
      /* Implemented as
   *
   * uint64_t arshift(uint64_t x, int c)
   * {
   *    c %= 64;
   *
   *    if (c == 0) return x;
   *
   *    uint32_t lo = LO(x);
   *    int32_t  hi = HI(x);
   *
   *    if (c < 32) {
   *       uint32_t lo_shifted = lo >> c;
   *       uint32_t hi_shifted = hi >> c;
   *       uint32_t hi_shifted_lo = hi << abs(32 - c);
   *       return pack_64(hi_shifted, hi_shifted_lo | lo_shifted);
   *    } else {
   *       uint32_t hi_shifted = hi >> 31;
   *       uint32_t hi_shifted_lo = hi >> abs(32 - c);
   *       return pack_64(hi_shifted, hi_shifted_lo);
   *    }
   * }
   */
   nir_def *x_lo = nir_unpack_64_2x32_split_x(b, x);
   nir_def *x_hi = nir_unpack_64_2x32_split_y(b, x);
            nir_def *reverse_count = nir_iabs(b, nir_iadd_imm(b, y, -32));
   nir_def *lo_shifted = nir_ushr(b, x_lo, y);
   nir_def *hi_shifted = nir_ishr(b, x_hi, y);
            nir_def *res_if_lt_32 =
      nir_pack_64_2x32_split(b, nir_ior(b, lo_shifted, hi_shifted_lo),
      nir_def *res_if_ge_32 =
      nir_pack_64_2x32_split(b, nir_ishr(b, x_hi, reverse_count),
         return nir_bcsel(b, nir_ieq_imm(b, y, 0), x,
            }
      static nir_def *
   lower_ushr64(nir_builder *b, nir_def *x, nir_def *y)
   {
      /* Implemented as
   *
   * uint64_t rshift(uint64_t x, int c)
   * {
   *    c %= 64;
   *
   *    if (c == 0) return x;
   *
   *    uint32_t lo = LO(x), hi = HI(x);
   *
   *    if (c < 32) {
   *       uint32_t lo_shifted = lo >> c;
   *       uint32_t hi_shifted = hi >> c;
   *       uint32_t hi_shifted_lo = hi << abs(32 - c);
   *       return pack_64(hi_shifted, hi_shifted_lo | lo_shifted);
   *    } else {
   *       uint32_t hi_shifted_lo = hi >> abs(32 - c);
   *       return pack_64(0, hi_shifted_lo);
   *    }
   * }
            nir_def *x_lo = nir_unpack_64_2x32_split_x(b, x);
   nir_def *x_hi = nir_unpack_64_2x32_split_y(b, x);
            nir_def *reverse_count = nir_iabs(b, nir_iadd_imm(b, y, -32));
   nir_def *lo_shifted = nir_ushr(b, x_lo, y);
   nir_def *hi_shifted = nir_ushr(b, x_hi, y);
            nir_def *res_if_lt_32 =
      nir_pack_64_2x32_split(b, nir_ior(b, lo_shifted, hi_shifted_lo),
      nir_def *res_if_ge_32 =
      nir_pack_64_2x32_split(b, nir_ushr(b, x_hi, reverse_count),
         return nir_bcsel(b, nir_ieq_imm(b, y, 0), x,
            }
      static nir_def *
   lower_iadd64(nir_builder *b, nir_def *x, nir_def *y)
   {
      nir_def *x_lo = nir_unpack_64_2x32_split_x(b, x);
   nir_def *x_hi = nir_unpack_64_2x32_split_y(b, x);
   nir_def *y_lo = nir_unpack_64_2x32_split_x(b, y);
            nir_def *res_lo = nir_iadd(b, x_lo, y_lo);
   nir_def *carry = nir_b2i32(b, nir_ult(b, res_lo, x_lo));
               }
      static nir_def *
   lower_isub64(nir_builder *b, nir_def *x, nir_def *y)
   {
      nir_def *x_lo = nir_unpack_64_2x32_split_x(b, x);
   nir_def *x_hi = nir_unpack_64_2x32_split_y(b, x);
   nir_def *y_lo = nir_unpack_64_2x32_split_x(b, y);
            nir_def *res_lo = nir_isub(b, x_lo, y_lo);
   nir_def *borrow = nir_ineg(b, nir_b2i32(b, nir_ult(b, x_lo, y_lo)));
               }
      static nir_def *
   lower_ineg64(nir_builder *b, nir_def *x)
   {
      /* Since isub is the same number of instructions (with better dependencies)
   * as iadd, subtraction is actually more efficient for ineg than the usual
   * 2's complement "flip the bits and add one".
   */
      }
      static nir_def *
   lower_iabs64(nir_builder *b, nir_def *x)
   {
      nir_def *x_hi = nir_unpack_64_2x32_split_y(b, x);
   nir_def *x_is_neg = nir_ilt_imm(b, x_hi, 0);
      }
      static nir_def *
   lower_int64_compare(nir_builder *b, nir_op op, nir_def *x, nir_def *y)
   {
      nir_def *x_lo = nir_unpack_64_2x32_split_x(b, x);
   nir_def *x_hi = nir_unpack_64_2x32_split_y(b, x);
   nir_def *y_lo = nir_unpack_64_2x32_split_x(b, y);
            switch (op) {
   case nir_op_ieq:
         case nir_op_ine:
         case nir_op_ult:
      return nir_ior(b, nir_ult(b, x_hi, y_hi),
            case nir_op_ilt:
      return nir_ior(b, nir_ilt(b, x_hi, y_hi),
                  case nir_op_uge:
      /* Lower as !(x < y) in the hopes of better CSE */
      case nir_op_ige:
      /* Lower as !(x < y) in the hopes of better CSE */
      default:
            }
      static nir_def *
   lower_umax64(nir_builder *b, nir_def *x, nir_def *y)
   {
         }
      static nir_def *
   lower_imax64(nir_builder *b, nir_def *x, nir_def *y)
   {
         }
      static nir_def *
   lower_umin64(nir_builder *b, nir_def *x, nir_def *y)
   {
         }
      static nir_def *
   lower_imin64(nir_builder *b, nir_def *x, nir_def *y)
   {
         }
      static nir_def *
   lower_mul_2x32_64(nir_builder *b, nir_def *x, nir_def *y,
         {
      nir_def *res_hi = sign_extend ? nir_imul_high(b, x, y)
               }
      static nir_def *
   lower_imul64(nir_builder *b, nir_def *x, nir_def *y)
   {
      nir_def *x_lo = nir_unpack_64_2x32_split_x(b, x);
   nir_def *x_hi = nir_unpack_64_2x32_split_y(b, x);
   nir_def *y_lo = nir_unpack_64_2x32_split_x(b, y);
            nir_def *mul_lo = nir_umul_2x32_64(b, x_lo, y_lo);
   nir_def *res_hi = nir_iadd(b, nir_unpack_64_2x32_split_y(b, mul_lo),
                  return nir_pack_64_2x32_split(b, nir_unpack_64_2x32_split_x(b, mul_lo),
      }
      static nir_def *
   lower_mul_high64(nir_builder *b, nir_def *x, nir_def *y,
         {
      nir_def *x32[4], *y32[4];
   x32[0] = nir_unpack_64_2x32_split_x(b, x);
   x32[1] = nir_unpack_64_2x32_split_y(b, x);
   if (sign_extend) {
         } else {
                  y32[0] = nir_unpack_64_2x32_split_x(b, y);
   y32[1] = nir_unpack_64_2x32_split_y(b, y);
   if (sign_extend) {
         } else {
                  nir_def *res[8] = {
                  /* Yes, the following generates a pile of code.  However, we throw res[0]
   * and res[1] away in the end and, if we're in the umul case, four of our
   * eight dword operands will be constant zero and opt_algebraic will clean
   * this up nicely.
   */
   for (unsigned i = 0; i < 4; i++) {
      nir_def *carry = NULL;
   for (unsigned j = 0; j < 4; j++) {
      /* The maximum values of x32[i] and y32[j] are UINT32_MAX so the
   * maximum value of tmp is UINT32_MAX * UINT32_MAX.  The maximum
   * value that will fit in tmp is
   *
   *    UINT64_MAX = UINT32_MAX << 32 + UINT32_MAX
   *               = UINT32_MAX * (UINT32_MAX + 1) + UINT32_MAX
   *               = UINT32_MAX * UINT32_MAX + 2 * UINT32_MAX
   *
   * so we're guaranteed that we can add in two more 32-bit values
   * without overflowing tmp.
                  if (res[i + j])
         if (carry)
         res[i + j] = nir_u2u32(b, tmp);
      }
                  }
      static nir_def *
   lower_isign64(nir_builder *b, nir_def *x)
   {
      nir_def *x_lo = nir_unpack_64_2x32_split_x(b, x);
            nir_def *is_non_zero = nir_i2b(b, nir_ior(b, x_lo, x_hi));
   nir_def *res_hi = nir_ishr_imm(b, x_hi, 31);
               }
      static void
   lower_udiv64_mod64(nir_builder *b, nir_def *n, nir_def *d,
         {
      /* TODO: We should specially handle the case where the denominator is a
   * constant.  In that case, we should be able to reduce it to a multiply by
   * a constant, some shifts, and an add.
   */
   nir_def *n_lo = nir_unpack_64_2x32_split_x(b, n);
   nir_def *n_hi = nir_unpack_64_2x32_split_y(b, n);
   nir_def *d_lo = nir_unpack_64_2x32_split_x(b, d);
            nir_def *q_lo = nir_imm_zero(b, n->num_components, 32);
            nir_def *n_hi_before_if = n_hi;
            /* If the upper 32 bits of denom are non-zero, it is impossible for shifts
   * greater than 32 bits to occur.  If the upper 32 bits of the numerator
   * are zero, it is impossible for (denom << [63, 32]) <= numer unless
   * denom == 0.
   */
   nir_def *need_high_div =
         nir_push_if(b, nir_bany(b, need_high_div));
   {
      /* If we only have one component, then the bany above goes away and
   * this is always true within the if statement.
   */
   if (n->num_components == 1)
                     for (int i = 31; i >= 0; i--) {
      /* if ((d.x << i) <= n.y) {
   *    n.y -= d.x << i;
   *    quot.y |= 1U << i;
   * }
   */
   nir_def *d_shift = nir_ishl_imm(b, d_lo, i);
   nir_def *new_n_hi = nir_isub(b, n_hi, d_shift);
   nir_def *new_q_hi = nir_ior_imm(b, q_hi, 1ull << i);
   nir_def *cond = nir_iand(b, need_high_div,
         if (i != 0) {
      /* log2_d_lo is always <= 31, so we don't need to bother with it
   * in the last iteration.
   */
   cond = nir_iand(b, cond,
      }
   n_hi = nir_bcsel(b, cond, new_n_hi, n_hi);
         }
   nir_pop_if(b, NULL);
   n_hi = nir_if_phi(b, n_hi, n_hi_before_if);
                     n = nir_pack_64_2x32_split(b, n_lo, n_hi);
   d = nir_pack_64_2x32_split(b, d_lo, d_hi);
   for (int i = 31; i >= 0; i--) {
      /* if ((d64 << i) <= n64) {
   *    n64 -= d64 << i;
   *    quot.x |= 1U << i;
   * }
   */
   nir_def *d_shift = nir_ishl_imm(b, d, i);
   nir_def *new_n = nir_isub(b, n, d_shift);
   nir_def *new_q_lo = nir_ior_imm(b, q_lo, 1ull << i);
   nir_def *cond = nir_uge(b, n, d_shift);
   if (i != 0) {
      /* log2_denom is always <= 31, so we don't need to bother with it
   * in the last iteration.
   */
   cond = nir_iand(b, cond,
      }
   n = nir_bcsel(b, cond, new_n, n);
               *q = nir_pack_64_2x32_split(b, q_lo, q_hi);
      }
      static nir_def *
   lower_udiv64(nir_builder *b, nir_def *n, nir_def *d)
   {
      nir_def *q, *r;
   lower_udiv64_mod64(b, n, d, &q, &r);
      }
      static nir_def *
   lower_idiv64(nir_builder *b, nir_def *n, nir_def *d)
   {
      nir_def *n_hi = nir_unpack_64_2x32_split_y(b, n);
            nir_def *negate = nir_ine(b, nir_ilt_imm(b, n_hi, 0),
         nir_def *q, *r;
   lower_udiv64_mod64(b, nir_iabs(b, n), nir_iabs(b, d), &q, &r);
      }
      static nir_def *
   lower_umod64(nir_builder *b, nir_def *n, nir_def *d)
   {
      nir_def *q, *r;
   lower_udiv64_mod64(b, n, d, &q, &r);
      }
      static nir_def *
   lower_imod64(nir_builder *b, nir_def *n, nir_def *d)
   {
      nir_def *n_hi = nir_unpack_64_2x32_split_y(b, n);
   nir_def *d_hi = nir_unpack_64_2x32_split_y(b, d);
   nir_def *n_is_neg = nir_ilt_imm(b, n_hi, 0);
            nir_def *q, *r;
                     return nir_bcsel(b, nir_ieq_imm(b, r, 0), nir_imm_int64(b, 0),
            }
      static nir_def *
   lower_irem64(nir_builder *b, nir_def *n, nir_def *d)
   {
      nir_def *n_hi = nir_unpack_64_2x32_split_y(b, n);
            nir_def *q, *r;
   lower_udiv64_mod64(b, nir_iabs(b, n), nir_iabs(b, d), &q, &r);
      }
      static nir_def *
   lower_extract(nir_builder *b, nir_op op, nir_def *x, nir_def *c)
   {
      assert(op == nir_op_extract_u8 || op == nir_op_extract_i8 ||
            const int chunk = nir_src_as_uint(nir_src_for_ssa(c));
   const int chunk_bits =
                  nir_def *extract32;
   if (chunk < num_chunks_in_32) {
      extract32 = nir_build_alu(b, op, nir_unpack_64_2x32_split_x(b, x),
            } else {
      extract32 = nir_build_alu(b, op, nir_unpack_64_2x32_split_y(b, x),
                     if (op == nir_op_extract_i8 || op == nir_op_extract_i16)
         else
      }
      static nir_def *
   lower_ufind_msb64(nir_builder *b, nir_def *x)
   {
         nir_def *x_lo = nir_unpack_64_2x32_split_x(b, x);
   nir_def *x_hi = nir_unpack_64_2x32_split_y(b, x);
   nir_def *lo_count = nir_ufind_msb(b, x_lo);
            if (b->shader->options->lower_uadd_sat) {
      nir_def *valid_hi_bits = nir_ine_imm(b, x_hi, 0);
   nir_def *hi_res = nir_iadd_imm(b, hi_count, 32);
      } else {
      /* If hi_count was -1, it will still be -1 after this uadd_sat. As a
   * result, hi_count is either -1 or the correct return value for 64-bit
   * ufind_msb.
   */
            /* hi_res is either -1 or a value in the range [63, 32]. lo_count is
   * either -1 or a value in the range [31, 0]. The imax will pick
   * lo_count only when hi_res is -1. In those cases, lo_count is
   * guaranteed to be the correct answer.
   */
         }
      static nir_def *
   lower_find_lsb64(nir_builder *b, nir_def *x)
   {
      nir_def *x_lo = nir_unpack_64_2x32_split_x(b, x);
   nir_def *x_hi = nir_unpack_64_2x32_split_y(b, x);
   nir_def *lo_lsb = nir_find_lsb(b, x_lo);
            /* Use umin so that -1 (no bits found) becomes larger (0xFFFFFFFF)
   * than any actual bit position, so we return a found bit instead.
   * This is similar to the ufind_msb lowering. If you need this lowering
   * without uadd_sat, add code like in lower_ufind_msb64.
   */
   assert(!b->shader->options->lower_uadd_sat);
      }
      static nir_def *
   lower_2f(nir_builder *b, nir_def *x, unsigned dest_bit_size,
         {
               if (src_is_signed) {
      x_sign = nir_bcsel(b, COND_LOWER_CMP(b, ilt, x, nir_imm_int64(b, 0)),
                           nir_def *exp = COND_LOWER_OP(b, ufind_msb, x);
            switch (dest_bit_size) {
   case 64:
      significand_bits = 52;
      case 32:
      significand_bits = 23;
      case 16:
      significand_bits = 10;
      default:
                  nir_def *discard =
      nir_imax(b, nir_iadd_imm(b, exp, -significand_bits),
      nir_def *significand = COND_LOWER_OP(b, ushr, x, discard);
   if (significand_bits < 32)
            /* Round-to-nearest-even implementation:
   * - if the non-representable part of the significand is higher than half
   *   the minimum representable significand, we round-up
   * - if the non-representable part of the significand is equal to half the
   *   minimum representable significand and the representable part of the
   *   significand is odd, we round-up
   * - in any other case, we round-down
   */
   nir_def *lsb_mask = COND_LOWER_OP(b, ishl, nir_imm_int64(b, 1), discard);
   nir_def *rem_mask = COND_LOWER_OP(b, isub, lsb_mask, nir_imm_int64(b, 1));
   nir_def *half = COND_LOWER_OP(b, ishr, lsb_mask, nir_imm_int(b, 1));
   nir_def *rem = COND_LOWER_OP(b, iand, x, rem_mask);
   nir_def *halfway = nir_iand(b, COND_LOWER_CMP(b, ieq, rem, half),
         nir_def *is_odd = COND_LOWER_CMP(b, ine, nir_imm_int64(b, 0),
         nir_def *round_up = nir_ior(b, COND_LOWER_CMP(b, ilt, half, rem),
         if (!nir_is_rounding_mode_rtz(b->shader->info.float_controls_execution_mode,
            if (significand_bits >= 32)
      significand = COND_LOWER_OP(b, iadd, significand,
      else
                        if (dest_bit_size == 64) {
      /* Compute the left shift required to normalize the original
   * unrounded input manually.
   */
   nir_def *shift =
      nir_imax(b, nir_isub_imm(b, significand_bits, exp),
               /* Check whether normalization led to overflow of the available
   * significand bits, which can only happen if round_up was true
   * above, in which case we need to add carry to the exponent and
   * discard an extra bit from the significand.  Note that we
   * don't need to repeat the round-up logic again, since the LSB
   * of the significand is guaranteed to be zero if there was
   * overflow.
   */
   nir_def *carry = nir_b2i32(
      b, nir_uge_imm(b, nir_unpack_64_2x32_split_y(b, significand),
      significand = COND_LOWER_OP(b, ishr, significand, carry);
            /* Compute the biased exponent, taking care to handle a zero
   * input correctly, which would have caused exp to be negative.
   */
   nir_def *biased_exp = nir_bcsel(b, nir_ilt_imm(b, exp, 0),
                  /* Pack the significand and exponent manually. */
   nir_def *lo = nir_unpack_64_2x32_split_x(b, significand);
   nir_def *hi = nir_bitfield_insert(
                        } else if (dest_bit_size == 32) {
      res = nir_fmul(b, nir_u2f32(b, significand),
      } else {
      res = nir_fmul(b, nir_u2f16(b, significand),
               if (src_is_signed)
               }
      static nir_def *
   lower_f2(nir_builder *b, nir_def *x, bool dst_is_signed)
   {
      assert(x->bit_size == 16 || x->bit_size == 32 || x->bit_size == 64);
            if (dst_is_signed)
                     if (dst_is_signed)
            nir_def *res;
   if (x->bit_size < 32) {
         } else {
      nir_def *div = nir_imm_floatN_t(b, 1ULL << 32, x->bit_size);
   nir_def *res_hi = nir_f2u32(b, nir_fdiv(b, x, div));
   nir_def *res_lo = nir_f2u32(b, nir_frem(b, x, div));
               if (dst_is_signed)
      res = nir_bcsel(b, nir_flt_imm(b, x_sign, 0),
            }
      static nir_def *
   lower_bit_count64(nir_builder *b, nir_def *x)
   {
      nir_def *x_lo = nir_unpack_64_2x32_split_x(b, x);
   nir_def *x_hi = nir_unpack_64_2x32_split_y(b, x);
   nir_def *lo_count = nir_bit_count(b, x_lo);
   nir_def *hi_count = nir_bit_count(b, x_hi);
      }
      nir_lower_int64_options
   nir_lower_int64_op_to_options_mask(nir_op opcode)
   {
      switch (opcode) {
   case nir_op_imul:
   case nir_op_amul:
         case nir_op_imul_2x32_64:
   case nir_op_umul_2x32_64:
         case nir_op_imul_high:
   case nir_op_umul_high:
         case nir_op_isign:
         case nir_op_udiv:
   case nir_op_idiv:
   case nir_op_umod:
   case nir_op_imod:
   case nir_op_irem:
         case nir_op_b2i64:
   case nir_op_i2i8:
   case nir_op_i2i16:
   case nir_op_i2i32:
   case nir_op_i2i64:
   case nir_op_u2u8:
   case nir_op_u2u16:
   case nir_op_u2u32:
   case nir_op_u2u64:
   case nir_op_i2f64:
   case nir_op_u2f64:
   case nir_op_i2f32:
   case nir_op_u2f32:
   case nir_op_i2f16:
   case nir_op_u2f16:
   case nir_op_f2i64:
   case nir_op_f2u64:
         case nir_op_bcsel:
         case nir_op_ieq:
   case nir_op_ine:
   case nir_op_ult:
   case nir_op_ilt:
   case nir_op_uge:
   case nir_op_ige:
         case nir_op_iadd:
   case nir_op_isub:
         case nir_op_imin:
   case nir_op_imax:
   case nir_op_umin:
   case nir_op_umax:
         case nir_op_iabs:
         case nir_op_ineg:
         case nir_op_iand:
   case nir_op_ior:
   case nir_op_ixor:
   case nir_op_inot:
         case nir_op_ishl:
   case nir_op_ishr:
   case nir_op_ushr:
         case nir_op_extract_u8:
   case nir_op_extract_i8:
   case nir_op_extract_u16:
   case nir_op_extract_i16:
         case nir_op_ufind_msb:
         case nir_op_find_lsb:
         case nir_op_bit_count:
         default:
            }
      static nir_def *
   lower_int64_alu_instr(nir_builder *b, nir_alu_instr *alu)
   {
      nir_def *src[4];
   for (unsigned i = 0; i < nir_op_infos[alu->op].num_inputs; i++)
            switch (alu->op) {
   case nir_op_imul:
   case nir_op_amul:
         case nir_op_imul_2x32_64:
         case nir_op_umul_2x32_64:
         case nir_op_imul_high:
         case nir_op_umul_high:
         case nir_op_isign:
         case nir_op_udiv:
         case nir_op_idiv:
         case nir_op_umod:
         case nir_op_imod:
         case nir_op_irem:
         case nir_op_b2i64:
         case nir_op_i2i8:
         case nir_op_i2i16:
         case nir_op_i2i32:
         case nir_op_i2i64:
         case nir_op_u2u8:
         case nir_op_u2u16:
         case nir_op_u2u32:
         case nir_op_u2u64:
         case nir_op_bcsel:
         case nir_op_ieq:
   case nir_op_ine:
   case nir_op_ult:
   case nir_op_ilt:
   case nir_op_uge:
   case nir_op_ige:
         case nir_op_iadd:
         case nir_op_isub:
         case nir_op_imin:
         case nir_op_imax:
         case nir_op_umin:
         case nir_op_umax:
         case nir_op_iabs:
         case nir_op_ineg:
         case nir_op_iand:
         case nir_op_ior:
         case nir_op_ixor:
         case nir_op_inot:
         case nir_op_ishl:
         case nir_op_ishr:
         case nir_op_ushr:
         case nir_op_extract_u8:
   case nir_op_extract_i8:
   case nir_op_extract_u16:
   case nir_op_extract_i16:
         case nir_op_ufind_msb:
         case nir_op_find_lsb:
         case nir_op_bit_count:
         case nir_op_i2f64:
   case nir_op_i2f32:
   case nir_op_i2f16:
         case nir_op_u2f64:
   case nir_op_u2f32:
   case nir_op_u2f16:
         case nir_op_f2i64:
   case nir_op_f2u64:
         default:
            }
      static bool
   should_lower_int64_alu_instr(const nir_alu_instr *alu,
         {
      switch (alu->op) {
   case nir_op_i2i8:
   case nir_op_i2i16:
   case nir_op_i2i32:
   case nir_op_u2u8:
   case nir_op_u2u16:
   case nir_op_u2u32:
      if (alu->src[0].src.ssa->bit_size != 64)
            case nir_op_bcsel:
      assert(alu->src[1].src.ssa->bit_size ==
         if (alu->src[1].src.ssa->bit_size != 64)
            case nir_op_ieq:
   case nir_op_ine:
   case nir_op_ult:
   case nir_op_ilt:
   case nir_op_uge:
   case nir_op_ige:
      assert(alu->src[0].src.ssa->bit_size ==
         if (alu->src[0].src.ssa->bit_size != 64)
            case nir_op_ufind_msb:
   case nir_op_find_lsb:
   case nir_op_bit_count:
      if (alu->src[0].src.ssa->bit_size != 64)
            case nir_op_amul:
      if (options->has_imul24)
         if (alu->def.bit_size != 64)
            case nir_op_i2f64:
   case nir_op_u2f64:
   case nir_op_i2f32:
   case nir_op_u2f32:
   case nir_op_i2f16:
   case nir_op_u2f16:
      if (alu->src[0].src.ssa->bit_size != 64)
            case nir_op_f2u64:
   case nir_op_f2i64:
         default:
      if (alu->def.bit_size != 64)
                     unsigned mask = nir_lower_int64_op_to_options_mask(alu->op);
      }
      static nir_def *
   split_64bit_subgroup_op(nir_builder *b, const nir_intrinsic_instr *intrin)
   {
               /* This works on subgroup ops with a single 64-bit source which can be
   * trivially lowered by doing the exact same op on both halves.
   */
   assert(nir_src_bit_size(intrin->src[0]) == 64);
   nir_def *split_src0[2] = {
      nir_unpack_64_2x32_split_x(b, intrin->src[0].ssa),
                        nir_def *res[2];
   for (unsigned i = 0; i < 2; i++) {
      nir_intrinsic_instr *split =
         split->num_components = intrin->num_components;
            /* Other sources must be less than 64 bits and get copied directly */
   for (unsigned j = 1; j < info->num_srcs; j++) {
      assert(nir_src_bit_size(intrin->src[j]) < 64);
               /* Copy const indices, if any */
   memcpy(split->const_index, intrin->const_index,
            nir_def_init(&split->instr, &split->def,
                                 }
      static nir_def *
   build_vote_ieq(nir_builder *b, nir_def *x)
   {
      nir_intrinsic_instr *vote =
         vote->src[0] = nir_src_for_ssa(x);
   vote->num_components = x->num_components;
   nir_def_init(&vote->instr, &vote->def, 1, 1);
   nir_builder_instr_insert(b, &vote->instr);
      }
      static nir_def *
   lower_vote_ieq(nir_builder *b, nir_def *x)
   {
      return nir_iand(b, build_vote_ieq(b, nir_unpack_64_2x32_split_x(b, x)),
      }
      static nir_def *
   build_scan_intrinsic(nir_builder *b, nir_intrinsic_op scan_op,
               {
      nir_intrinsic_instr *scan =
         scan->num_components = val->num_components;
   scan->src[0] = nir_src_for_ssa(val);
   nir_intrinsic_set_reduction_op(scan, reduction_op);
   if (scan_op == nir_intrinsic_reduce)
         nir_def_init(&scan->instr, &scan->def, val->num_components,
         nir_builder_instr_insert(b, &scan->instr);
      }
      static nir_def *
   lower_scan_iadd64(nir_builder *b, const nir_intrinsic_instr *intrin)
   {
      unsigned cluster_size =
            /* Split it into three chunks of no more than 24 bits each.  With 8 bits
   * of headroom, we're guaranteed that there will never be overflow in the
   * individual subgroup operations.  (Assuming, of course, a subgroup size
   * no larger than 256 which seems reasonable.)  We can then scan on each of
   * the chunks and add them back together at the end.
   */
   nir_def *x = intrin->src[0].ssa;
   nir_def *x_low =
         nir_def *x_mid =
      nir_u2u32(b, nir_iand_imm(b, nir_ushr_imm(b, x, 24),
      nir_def *x_hi =
            nir_def *scan_low =
      build_scan_intrinsic(b, intrin->intrinsic, nir_op_iadd,
      nir_def *scan_mid =
      build_scan_intrinsic(b, intrin->intrinsic, nir_op_iadd,
      nir_def *scan_hi =
      build_scan_intrinsic(b, intrin->intrinsic, nir_op_iadd,
         scan_low = nir_u2u64(b, scan_low);
   scan_mid = nir_ishl_imm(b, nir_u2u64(b, scan_mid), 24);
               }
      static bool
   should_lower_int64_intrinsic(const nir_intrinsic_instr *intrin,
         {
      switch (intrin->intrinsic) {
   case nir_intrinsic_read_invocation:
   case nir_intrinsic_read_first_invocation:
   case nir_intrinsic_shuffle:
   case nir_intrinsic_shuffle_xor:
   case nir_intrinsic_shuffle_up:
   case nir_intrinsic_shuffle_down:
   case nir_intrinsic_quad_broadcast:
   case nir_intrinsic_quad_swap_horizontal:
   case nir_intrinsic_quad_swap_vertical:
   case nir_intrinsic_quad_swap_diagonal:
      return intrin->def.bit_size == 64 &&
         case nir_intrinsic_vote_ieq:
      return intrin->src[0].ssa->bit_size == 64 &&
         case nir_intrinsic_reduce:
   case nir_intrinsic_inclusive_scan:
   case nir_intrinsic_exclusive_scan:
      if (intrin->def.bit_size != 64)
            switch (nir_intrinsic_reduction_op(intrin)) {
   case nir_op_iadd:
         case nir_op_iand:
   case nir_op_ior:
   case nir_op_ixor:
         default:
         }
         default:
            }
      static nir_def *
   lower_int64_intrinsic(nir_builder *b, nir_intrinsic_instr *intrin)
   {
      switch (intrin->intrinsic) {
   case nir_intrinsic_read_invocation:
   case nir_intrinsic_read_first_invocation:
   case nir_intrinsic_shuffle:
   case nir_intrinsic_shuffle_xor:
   case nir_intrinsic_shuffle_up:
   case nir_intrinsic_shuffle_down:
   case nir_intrinsic_quad_broadcast:
   case nir_intrinsic_quad_swap_horizontal:
   case nir_intrinsic_quad_swap_vertical:
   case nir_intrinsic_quad_swap_diagonal:
            case nir_intrinsic_vote_ieq:
            case nir_intrinsic_reduce:
   case nir_intrinsic_inclusive_scan:
   case nir_intrinsic_exclusive_scan:
      switch (nir_intrinsic_reduction_op(intrin)) {
   case nir_op_iadd:
         case nir_op_iand:
   case nir_op_ior:
   case nir_op_ixor:
         default:
         }
         default:
         }
      }
      static bool
   should_lower_int64_instr(const nir_instr *instr, const void *_options)
   {
      switch (instr->type) {
   case nir_instr_type_alu:
         case nir_instr_type_intrinsic:
      return should_lower_int64_intrinsic(nir_instr_as_intrinsic(instr),
      default:
            }
      static nir_def *
   lower_int64_instr(nir_builder *b, nir_instr *instr, void *_options)
   {
      switch (instr->type) {
   case nir_instr_type_alu:
         case nir_instr_type_intrinsic:
         default:
            }
      bool
   nir_lower_int64(nir_shader *shader)
   {
      return nir_shader_lower_instructions(shader, should_lower_int64_instr,
            }
      static bool
   should_lower_int64_float_conv(const nir_instr *instr, const void *_options)
   {
      if (instr->type != nir_instr_type_alu)
                     switch (alu->op) {
   case nir_op_i2f64:
   case nir_op_i2f32:
   case nir_op_i2f16:
   case nir_op_u2f64:
   case nir_op_u2f32:
   case nir_op_u2f16:
   case nir_op_f2i64:
   case nir_op_f2u64:
         default:
            }
      /**
   * Like nir_lower_int64(), but only lowers conversions to/from float.
   *
   * These operations in particular may affect double-precision lowering,
   * so it can be useful to run them in tandem with nir_lower_doubles().
   */
   bool
   nir_lower_int64_float_conversions(nir_shader *shader)
   {
      return nir_shader_lower_instructions(shader, should_lower_int64_float_conv,
            }
