<!-- IBM_PROLOG_BEGIN_TAG                                                   -->
<!-- This is an automatically generated prolog.                             -->
<!--                                                                        -->
<!-- $Source: src/import/chips/p10/procedures/xml/error_info/p10_perv_sbe_cmn_errors.xml $ -->
<!--                                                                        -->
<!-- OpenPOWER sbe Project                                                  -->
<!--                                                                        -->
<!-- Contributors Listed Below - COPYRIGHT 2019                             -->
<!-- [+] International Business Machines Corp.                              -->
<!--                                                                        -->
<!--                                                                        -->
<!-- Licensed under the Apache License, Version 2.0 (the "License");        -->
<!-- you may not use this file except in compliance with the License.       -->
<!-- You may obtain a copy of the License at                                -->
<!--                                                                        -->
<!--     http://www.apache.org/licenses/LICENSE-2.0                         -->
<!--                                                                        -->
<!-- Unless required by applicable law or agreed to in writing, software    -->
<!-- distributed under the License is distributed on an "AS IS" BASIS,      -->
<!-- WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or        -->
<!-- implied. See the License for the specific language governing           -->
<!-- permissions and limitations under the License.                         -->
<!--                                                                        -->
<!-- IBM_PROLOG_END_TAG                                                     -->

<hwpErrors>
  <!-- ******************************************************************** -->
  <hwpError>
     <rc>RC_SBE_SCAN0_DONE_POLL_THRESHOLD_ERR</rc>
     <description>Timeout waiting for scan0 to complete , loop count expired that polls for OPCG_DONE</description> 
      <ffdc>PERV_CPLT_STAT0</ffdc>
      <ffdc>LOOP_COUNT</ffdc>
      <ffdc>HW_DELAY</ffdc>
  </hwpError>
  <!-- ******************************************************************** -->
  <hwpError>
      <rc>RC_SBE_ARRAYINIT_POLL_THRESHOLD_ERR</rc>
      <description>Polling for OPCG_DONE for arrayInit reached threshold , count expired.</description>
      <ffdc>PERV_CPLT_STAT0</ffdc>
      <ffdc>LOOP_COUNT</ffdc>
      <ffdc>HW_DELAY</ffdc>
  </hwpError>
  <!-- ******************************************************************** -->
  <hwpError>
      <rc>RC_SRAM_ABIST_DONE_BIT_ERR</rc>
      <description>SRAM abist done bit is not set</description>
      <ffdc>PERV_CPLT_STAT</ffdc>
      <ffdc>SELECT_SRAM</ffdc>
      <ffdc>READ_ABIST_DONE</ffdc> 
  </hwpError>
  <!-- ******************************************************************** --> 
  <hwpError>
      <rc>RC_CPLT_OPCG_DONE_NOT_SET_ERR</rc>
      <description>Chiplet OPCG_DONE not set after clock start/stop command</description>
      <ffdc>PERV_CPLT_STAT0</ffdc>
      <ffdc>LOOP_COUNT</ffdc>
      <ffdc>HW_DELAY</ffdc>
    </hwpError>
   <!-- ******************************************************************** -->
   <hwpError>
      <rc>RC_THOLD_ERR</rc>
      <description>thold status not matching the expected value 
	in clock start stop sequence</description>
      <ffdc>CLOCK_CMD</ffdc>
      <ffdc>CLOCK_TYPE</ffdc>
      <ffdc>REGIONS</ffdc>
      <ffdc>READ_CLK</ffdc>
    </hwpError>
    <!-- ******************************************************************** -->
    <hwpError>
      <rc>RC_MC_GROUP_SETUP_ERR</rc>
      <description>Chiplet is being added into more 4 groups</description>
      <ffdc>CHIPLET_ID</ffdc>
    </hwpError>
    <!-- ******************************************************************** -->
     <hwpError>
      <sbeError/>
      <rc>RC_CPLT_NOT_ALIGNED_ERR</rc>
      <description>Chiplet not aligned</description>
      <ffdc>PERV_CPLT_STAT0</ffdc>
      <ffdc>LOOP_COUNT</ffdc>
      <ffdc>HW_DELAY</ffdc>
    </hwpError>
    <!-- ******************************************************************** -->
</hwpErrors>
