// Generated by CIRCT unknown git version
// Standard header to adapt well known macros to our needs.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define 'PRINTF_COND' to add an extra gate to prints.
`ifndef PRINTF_COND_
  `ifdef PRINTF_COND
    `define PRINTF_COND_ (`PRINTF_COND)
  `else  // PRINTF_COND
    `define PRINTF_COND_ 1
  `endif // PRINTF_COND
`endif // not def PRINTF_COND_

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

module FetchTargetQueue_boom(
  input          clock,
                 reset,
                 io_enq_valid,
  input  [39:0]  io_enq_bits_pc,
  input          io_enq_bits_cfi_idx_valid,
  input  [1:0]   io_enq_bits_cfi_idx_bits,
  input  [2:0]   io_enq_bits_cfi_type,
  input          io_enq_bits_cfi_is_call,
                 io_enq_bits_cfi_is_ret,
  input  [39:0]  io_enq_bits_ras_top,
  input  [3:0]   io_enq_bits_mask,
                 io_enq_bits_br_mask,
  input  [63:0]  io_enq_bits_ghist_old_history,
  input          io_enq_bits_ghist_current_saw_branch_not_taken,
                 io_enq_bits_ghist_new_saw_branch_not_taken,
                 io_enq_bits_ghist_new_saw_branch_taken,
  input  [4:0]   io_enq_bits_ghist_ras_idx,
  input  [119:0] io_enq_bits_bpd_meta_0,
  input          io_deq_valid,
  input  [4:0]   io_deq_bits,
                 io_get_ftq_pc_0_ftq_idx,
                 io_get_ftq_pc_1_ftq_idx,
                 io_debug_ftq_idx_0,
                 io_debug_ftq_idx_1,
  input          io_redirect_valid,
  input  [4:0]   io_redirect_bits,
                 io_brupdate_b2_uop_ftq_idx,
  input  [5:0]   io_brupdate_b2_uop_pc_lob,
  input          io_brupdate_b2_mispredict,
                 io_brupdate_b2_taken,
  output         io_enq_ready,
  output [4:0]   io_enq_idx,
  output         io_get_ftq_pc_0_entry_cfi_idx_valid,
  output [1:0]   io_get_ftq_pc_0_entry_cfi_idx_bits,
  output [4:0]   io_get_ftq_pc_0_entry_ras_idx,
  output         io_get_ftq_pc_0_entry_start_bank,
  output [39:0]  io_get_ftq_pc_0_pc,
                 io_get_ftq_pc_0_com_pc,
  output         io_get_ftq_pc_0_next_val,
  output [39:0]  io_get_ftq_pc_0_next_pc,
  output [1:0]   io_get_ftq_pc_1_entry_cfi_idx_bits,
  output [3:0]   io_get_ftq_pc_1_entry_br_mask,
  output         io_get_ftq_pc_1_entry_cfi_is_call,
                 io_get_ftq_pc_1_entry_cfi_is_ret,
                 io_get_ftq_pc_1_entry_start_bank,
  output [63:0]  io_get_ftq_pc_1_ghist_old_history,
  output         io_get_ftq_pc_1_ghist_current_saw_branch_not_taken,
                 io_get_ftq_pc_1_ghist_new_saw_branch_not_taken,
                 io_get_ftq_pc_1_ghist_new_saw_branch_taken,
  output [4:0]   io_get_ftq_pc_1_ghist_ras_idx,
  output [39:0]  io_get_ftq_pc_1_pc,
                 io_debug_fetch_pc_0,
                 io_debug_fetch_pc_1,
  output         io_bpdupdate_valid,
                 io_bpdupdate_bits_is_mispredict_update,
                 io_bpdupdate_bits_is_repair_update,
  output [39:0]  io_bpdupdate_bits_pc,
  output [3:0]   io_bpdupdate_bits_br_mask,
  output         io_bpdupdate_bits_cfi_idx_valid,
  output [1:0]   io_bpdupdate_bits_cfi_idx_bits,
  output         io_bpdupdate_bits_cfi_taken,
                 io_bpdupdate_bits_cfi_mispredicted,
                 io_bpdupdate_bits_cfi_is_br,
                 io_bpdupdate_bits_cfi_is_jal,
  output [63:0]  io_bpdupdate_bits_ghist_old_history,
  output [39:0]  io_bpdupdate_bits_target,
  output [119:0] io_bpdupdate_bits_meta_0,
  output         io_ras_update,
  output [4:0]   io_ras_update_idx,
  output [39:0]  io_ras_update_pc
);

  reg               io_enq_ready_REG;	// @[fetch-target-queue.scala:308:26]
  wire [4:0]        ghist_1_MPORT_1_data_ras_idx;	// @[fetch-target-queue.scala:178:24]
  wire              ghist_1_MPORT_1_data_new_saw_branch_taken;	// @[fetch-target-queue.scala:178:24]
  wire              ghist_1_MPORT_1_data_new_saw_branch_not_taken;	// @[fetch-target-queue.scala:178:24]
  wire [63:0]       ghist_1_MPORT_1_data_old_history;	// @[fetch-target-queue.scala:178:24]
  wire [71:0]       _ghist_1_R0_data;	// @[fetch-target-queue.scala:144:43]
  wire [71:0]       _ghist_0_R0_data;	// @[fetch-target-queue.scala:144:43]
  reg  [4:0]        bpd_ptr;	// @[fetch-target-queue.scala:133:27]
  reg  [4:0]        deq_ptr;	// @[fetch-target-queue.scala:134:27]
  reg  [4:0]        enq_ptr;	// @[fetch-target-queue.scala:135:27]
  reg  [39:0]       pcs_0;	// @[fetch-target-queue.scala:141:21]
  reg  [39:0]       pcs_1;	// @[fetch-target-queue.scala:141:21]
  reg  [39:0]       pcs_2;	// @[fetch-target-queue.scala:141:21]
  reg  [39:0]       pcs_3;	// @[fetch-target-queue.scala:141:21]
  reg  [39:0]       pcs_4;	// @[fetch-target-queue.scala:141:21]
  reg  [39:0]       pcs_5;	// @[fetch-target-queue.scala:141:21]
  reg  [39:0]       pcs_6;	// @[fetch-target-queue.scala:141:21]
  reg  [39:0]       pcs_7;	// @[fetch-target-queue.scala:141:21]
  reg  [39:0]       pcs_8;	// @[fetch-target-queue.scala:141:21]
  reg  [39:0]       pcs_9;	// @[fetch-target-queue.scala:141:21]
  reg  [39:0]       pcs_10;	// @[fetch-target-queue.scala:141:21]
  reg  [39:0]       pcs_11;	// @[fetch-target-queue.scala:141:21]
  reg  [39:0]       pcs_12;	// @[fetch-target-queue.scala:141:21]
  reg  [39:0]       pcs_13;	// @[fetch-target-queue.scala:141:21]
  reg  [39:0]       pcs_14;	// @[fetch-target-queue.scala:141:21]
  reg  [39:0]       pcs_15;	// @[fetch-target-queue.scala:141:21]
  reg  [39:0]       pcs_16;	// @[fetch-target-queue.scala:141:21]
  reg  [39:0]       pcs_17;	// @[fetch-target-queue.scala:141:21]
  reg  [39:0]       pcs_18;	// @[fetch-target-queue.scala:141:21]
  reg  [39:0]       pcs_19;	// @[fetch-target-queue.scala:141:21]
  reg  [39:0]       pcs_20;	// @[fetch-target-queue.scala:141:21]
  reg  [39:0]       pcs_21;	// @[fetch-target-queue.scala:141:21]
  reg  [39:0]       pcs_22;	// @[fetch-target-queue.scala:141:21]
  reg  [39:0]       pcs_23;	// @[fetch-target-queue.scala:141:21]
  reg  [39:0]       pcs_24;	// @[fetch-target-queue.scala:141:21]
  reg  [39:0]       pcs_25;	// @[fetch-target-queue.scala:141:21]
  reg  [39:0]       pcs_26;	// @[fetch-target-queue.scala:141:21]
  reg  [39:0]       pcs_27;	// @[fetch-target-queue.scala:141:21]
  reg  [39:0]       pcs_28;	// @[fetch-target-queue.scala:141:21]
  reg  [39:0]       pcs_29;	// @[fetch-target-queue.scala:141:21]
  reg  [39:0]       pcs_30;	// @[fetch-target-queue.scala:141:21]
  reg  [39:0]       pcs_31;	// @[fetch-target-queue.scala:141:21]
  reg               ram_0_cfi_idx_valid;	// @[fetch-target-queue.scala:143:21]
  reg  [1:0]        ram_0_cfi_idx_bits;	// @[fetch-target-queue.scala:143:21]
  reg               ram_0_cfi_taken;	// @[fetch-target-queue.scala:143:21]
  reg               ram_0_cfi_mispredicted;	// @[fetch-target-queue.scala:143:21]
  reg  [2:0]        ram_0_cfi_type;	// @[fetch-target-queue.scala:143:21]
  reg  [3:0]        ram_0_br_mask;	// @[fetch-target-queue.scala:143:21]
  reg               ram_0_cfi_is_call;	// @[fetch-target-queue.scala:143:21]
  reg               ram_0_cfi_is_ret;	// @[fetch-target-queue.scala:143:21]
  reg  [39:0]       ram_0_ras_top;	// @[fetch-target-queue.scala:143:21]
  reg  [4:0]        ram_0_ras_idx;	// @[fetch-target-queue.scala:143:21]
  reg               ram_0_start_bank;	// @[fetch-target-queue.scala:143:21]
  reg               ram_1_cfi_idx_valid;	// @[fetch-target-queue.scala:143:21]
  reg  [1:0]        ram_1_cfi_idx_bits;	// @[fetch-target-queue.scala:143:21]
  reg               ram_1_cfi_taken;	// @[fetch-target-queue.scala:143:21]
  reg               ram_1_cfi_mispredicted;	// @[fetch-target-queue.scala:143:21]
  reg  [2:0]        ram_1_cfi_type;	// @[fetch-target-queue.scala:143:21]
  reg  [3:0]        ram_1_br_mask;	// @[fetch-target-queue.scala:143:21]
  reg               ram_1_cfi_is_call;	// @[fetch-target-queue.scala:143:21]
  reg               ram_1_cfi_is_ret;	// @[fetch-target-queue.scala:143:21]
  reg  [39:0]       ram_1_ras_top;	// @[fetch-target-queue.scala:143:21]
  reg  [4:0]        ram_1_ras_idx;	// @[fetch-target-queue.scala:143:21]
  reg               ram_1_start_bank;	// @[fetch-target-queue.scala:143:21]
  reg               ram_2_cfi_idx_valid;	// @[fetch-target-queue.scala:143:21]
  reg  [1:0]        ram_2_cfi_idx_bits;	// @[fetch-target-queue.scala:143:21]
  reg               ram_2_cfi_taken;	// @[fetch-target-queue.scala:143:21]
  reg               ram_2_cfi_mispredicted;	// @[fetch-target-queue.scala:143:21]
  reg  [2:0]        ram_2_cfi_type;	// @[fetch-target-queue.scala:143:21]
  reg  [3:0]        ram_2_br_mask;	// @[fetch-target-queue.scala:143:21]
  reg               ram_2_cfi_is_call;	// @[fetch-target-queue.scala:143:21]
  reg               ram_2_cfi_is_ret;	// @[fetch-target-queue.scala:143:21]
  reg  [39:0]       ram_2_ras_top;	// @[fetch-target-queue.scala:143:21]
  reg  [4:0]        ram_2_ras_idx;	// @[fetch-target-queue.scala:143:21]
  reg               ram_2_start_bank;	// @[fetch-target-queue.scala:143:21]
  reg               ram_3_cfi_idx_valid;	// @[fetch-target-queue.scala:143:21]
  reg  [1:0]        ram_3_cfi_idx_bits;	// @[fetch-target-queue.scala:143:21]
  reg               ram_3_cfi_taken;	// @[fetch-target-queue.scala:143:21]
  reg               ram_3_cfi_mispredicted;	// @[fetch-target-queue.scala:143:21]
  reg  [2:0]        ram_3_cfi_type;	// @[fetch-target-queue.scala:143:21]
  reg  [3:0]        ram_3_br_mask;	// @[fetch-target-queue.scala:143:21]
  reg               ram_3_cfi_is_call;	// @[fetch-target-queue.scala:143:21]
  reg               ram_3_cfi_is_ret;	// @[fetch-target-queue.scala:143:21]
  reg  [39:0]       ram_3_ras_top;	// @[fetch-target-queue.scala:143:21]
  reg  [4:0]        ram_3_ras_idx;	// @[fetch-target-queue.scala:143:21]
  reg               ram_3_start_bank;	// @[fetch-target-queue.scala:143:21]
  reg               ram_4_cfi_idx_valid;	// @[fetch-target-queue.scala:143:21]
  reg  [1:0]        ram_4_cfi_idx_bits;	// @[fetch-target-queue.scala:143:21]
  reg               ram_4_cfi_taken;	// @[fetch-target-queue.scala:143:21]
  reg               ram_4_cfi_mispredicted;	// @[fetch-target-queue.scala:143:21]
  reg  [2:0]        ram_4_cfi_type;	// @[fetch-target-queue.scala:143:21]
  reg  [3:0]        ram_4_br_mask;	// @[fetch-target-queue.scala:143:21]
  reg               ram_4_cfi_is_call;	// @[fetch-target-queue.scala:143:21]
  reg               ram_4_cfi_is_ret;	// @[fetch-target-queue.scala:143:21]
  reg  [39:0]       ram_4_ras_top;	// @[fetch-target-queue.scala:143:21]
  reg  [4:0]        ram_4_ras_idx;	// @[fetch-target-queue.scala:143:21]
  reg               ram_4_start_bank;	// @[fetch-target-queue.scala:143:21]
  reg               ram_5_cfi_idx_valid;	// @[fetch-target-queue.scala:143:21]
  reg  [1:0]        ram_5_cfi_idx_bits;	// @[fetch-target-queue.scala:143:21]
  reg               ram_5_cfi_taken;	// @[fetch-target-queue.scala:143:21]
  reg               ram_5_cfi_mispredicted;	// @[fetch-target-queue.scala:143:21]
  reg  [2:0]        ram_5_cfi_type;	// @[fetch-target-queue.scala:143:21]
  reg  [3:0]        ram_5_br_mask;	// @[fetch-target-queue.scala:143:21]
  reg               ram_5_cfi_is_call;	// @[fetch-target-queue.scala:143:21]
  reg               ram_5_cfi_is_ret;	// @[fetch-target-queue.scala:143:21]
  reg  [39:0]       ram_5_ras_top;	// @[fetch-target-queue.scala:143:21]
  reg  [4:0]        ram_5_ras_idx;	// @[fetch-target-queue.scala:143:21]
  reg               ram_5_start_bank;	// @[fetch-target-queue.scala:143:21]
  reg               ram_6_cfi_idx_valid;	// @[fetch-target-queue.scala:143:21]
  reg  [1:0]        ram_6_cfi_idx_bits;	// @[fetch-target-queue.scala:143:21]
  reg               ram_6_cfi_taken;	// @[fetch-target-queue.scala:143:21]
  reg               ram_6_cfi_mispredicted;	// @[fetch-target-queue.scala:143:21]
  reg  [2:0]        ram_6_cfi_type;	// @[fetch-target-queue.scala:143:21]
  reg  [3:0]        ram_6_br_mask;	// @[fetch-target-queue.scala:143:21]
  reg               ram_6_cfi_is_call;	// @[fetch-target-queue.scala:143:21]
  reg               ram_6_cfi_is_ret;	// @[fetch-target-queue.scala:143:21]
  reg  [39:0]       ram_6_ras_top;	// @[fetch-target-queue.scala:143:21]
  reg  [4:0]        ram_6_ras_idx;	// @[fetch-target-queue.scala:143:21]
  reg               ram_6_start_bank;	// @[fetch-target-queue.scala:143:21]
  reg               ram_7_cfi_idx_valid;	// @[fetch-target-queue.scala:143:21]
  reg  [1:0]        ram_7_cfi_idx_bits;	// @[fetch-target-queue.scala:143:21]
  reg               ram_7_cfi_taken;	// @[fetch-target-queue.scala:143:21]
  reg               ram_7_cfi_mispredicted;	// @[fetch-target-queue.scala:143:21]
  reg  [2:0]        ram_7_cfi_type;	// @[fetch-target-queue.scala:143:21]
  reg  [3:0]        ram_7_br_mask;	// @[fetch-target-queue.scala:143:21]
  reg               ram_7_cfi_is_call;	// @[fetch-target-queue.scala:143:21]
  reg               ram_7_cfi_is_ret;	// @[fetch-target-queue.scala:143:21]
  reg  [39:0]       ram_7_ras_top;	// @[fetch-target-queue.scala:143:21]
  reg  [4:0]        ram_7_ras_idx;	// @[fetch-target-queue.scala:143:21]
  reg               ram_7_start_bank;	// @[fetch-target-queue.scala:143:21]
  reg               ram_8_cfi_idx_valid;	// @[fetch-target-queue.scala:143:21]
  reg  [1:0]        ram_8_cfi_idx_bits;	// @[fetch-target-queue.scala:143:21]
  reg               ram_8_cfi_taken;	// @[fetch-target-queue.scala:143:21]
  reg               ram_8_cfi_mispredicted;	// @[fetch-target-queue.scala:143:21]
  reg  [2:0]        ram_8_cfi_type;	// @[fetch-target-queue.scala:143:21]
  reg  [3:0]        ram_8_br_mask;	// @[fetch-target-queue.scala:143:21]
  reg               ram_8_cfi_is_call;	// @[fetch-target-queue.scala:143:21]
  reg               ram_8_cfi_is_ret;	// @[fetch-target-queue.scala:143:21]
  reg  [39:0]       ram_8_ras_top;	// @[fetch-target-queue.scala:143:21]
  reg  [4:0]        ram_8_ras_idx;	// @[fetch-target-queue.scala:143:21]
  reg               ram_8_start_bank;	// @[fetch-target-queue.scala:143:21]
  reg               ram_9_cfi_idx_valid;	// @[fetch-target-queue.scala:143:21]
  reg  [1:0]        ram_9_cfi_idx_bits;	// @[fetch-target-queue.scala:143:21]
  reg               ram_9_cfi_taken;	// @[fetch-target-queue.scala:143:21]
  reg               ram_9_cfi_mispredicted;	// @[fetch-target-queue.scala:143:21]
  reg  [2:0]        ram_9_cfi_type;	// @[fetch-target-queue.scala:143:21]
  reg  [3:0]        ram_9_br_mask;	// @[fetch-target-queue.scala:143:21]
  reg               ram_9_cfi_is_call;	// @[fetch-target-queue.scala:143:21]
  reg               ram_9_cfi_is_ret;	// @[fetch-target-queue.scala:143:21]
  reg  [39:0]       ram_9_ras_top;	// @[fetch-target-queue.scala:143:21]
  reg  [4:0]        ram_9_ras_idx;	// @[fetch-target-queue.scala:143:21]
  reg               ram_9_start_bank;	// @[fetch-target-queue.scala:143:21]
  reg               ram_10_cfi_idx_valid;	// @[fetch-target-queue.scala:143:21]
  reg  [1:0]        ram_10_cfi_idx_bits;	// @[fetch-target-queue.scala:143:21]
  reg               ram_10_cfi_taken;	// @[fetch-target-queue.scala:143:21]
  reg               ram_10_cfi_mispredicted;	// @[fetch-target-queue.scala:143:21]
  reg  [2:0]        ram_10_cfi_type;	// @[fetch-target-queue.scala:143:21]
  reg  [3:0]        ram_10_br_mask;	// @[fetch-target-queue.scala:143:21]
  reg               ram_10_cfi_is_call;	// @[fetch-target-queue.scala:143:21]
  reg               ram_10_cfi_is_ret;	// @[fetch-target-queue.scala:143:21]
  reg  [39:0]       ram_10_ras_top;	// @[fetch-target-queue.scala:143:21]
  reg  [4:0]        ram_10_ras_idx;	// @[fetch-target-queue.scala:143:21]
  reg               ram_10_start_bank;	// @[fetch-target-queue.scala:143:21]
  reg               ram_11_cfi_idx_valid;	// @[fetch-target-queue.scala:143:21]
  reg  [1:0]        ram_11_cfi_idx_bits;	// @[fetch-target-queue.scala:143:21]
  reg               ram_11_cfi_taken;	// @[fetch-target-queue.scala:143:21]
  reg               ram_11_cfi_mispredicted;	// @[fetch-target-queue.scala:143:21]
  reg  [2:0]        ram_11_cfi_type;	// @[fetch-target-queue.scala:143:21]
  reg  [3:0]        ram_11_br_mask;	// @[fetch-target-queue.scala:143:21]
  reg               ram_11_cfi_is_call;	// @[fetch-target-queue.scala:143:21]
  reg               ram_11_cfi_is_ret;	// @[fetch-target-queue.scala:143:21]
  reg  [39:0]       ram_11_ras_top;	// @[fetch-target-queue.scala:143:21]
  reg  [4:0]        ram_11_ras_idx;	// @[fetch-target-queue.scala:143:21]
  reg               ram_11_start_bank;	// @[fetch-target-queue.scala:143:21]
  reg               ram_12_cfi_idx_valid;	// @[fetch-target-queue.scala:143:21]
  reg  [1:0]        ram_12_cfi_idx_bits;	// @[fetch-target-queue.scala:143:21]
  reg               ram_12_cfi_taken;	// @[fetch-target-queue.scala:143:21]
  reg               ram_12_cfi_mispredicted;	// @[fetch-target-queue.scala:143:21]
  reg  [2:0]        ram_12_cfi_type;	// @[fetch-target-queue.scala:143:21]
  reg  [3:0]        ram_12_br_mask;	// @[fetch-target-queue.scala:143:21]
  reg               ram_12_cfi_is_call;	// @[fetch-target-queue.scala:143:21]
  reg               ram_12_cfi_is_ret;	// @[fetch-target-queue.scala:143:21]
  reg  [39:0]       ram_12_ras_top;	// @[fetch-target-queue.scala:143:21]
  reg  [4:0]        ram_12_ras_idx;	// @[fetch-target-queue.scala:143:21]
  reg               ram_12_start_bank;	// @[fetch-target-queue.scala:143:21]
  reg               ram_13_cfi_idx_valid;	// @[fetch-target-queue.scala:143:21]
  reg  [1:0]        ram_13_cfi_idx_bits;	// @[fetch-target-queue.scala:143:21]
  reg               ram_13_cfi_taken;	// @[fetch-target-queue.scala:143:21]
  reg               ram_13_cfi_mispredicted;	// @[fetch-target-queue.scala:143:21]
  reg  [2:0]        ram_13_cfi_type;	// @[fetch-target-queue.scala:143:21]
  reg  [3:0]        ram_13_br_mask;	// @[fetch-target-queue.scala:143:21]
  reg               ram_13_cfi_is_call;	// @[fetch-target-queue.scala:143:21]
  reg               ram_13_cfi_is_ret;	// @[fetch-target-queue.scala:143:21]
  reg  [39:0]       ram_13_ras_top;	// @[fetch-target-queue.scala:143:21]
  reg  [4:0]        ram_13_ras_idx;	// @[fetch-target-queue.scala:143:21]
  reg               ram_13_start_bank;	// @[fetch-target-queue.scala:143:21]
  reg               ram_14_cfi_idx_valid;	// @[fetch-target-queue.scala:143:21]
  reg  [1:0]        ram_14_cfi_idx_bits;	// @[fetch-target-queue.scala:143:21]
  reg               ram_14_cfi_taken;	// @[fetch-target-queue.scala:143:21]
  reg               ram_14_cfi_mispredicted;	// @[fetch-target-queue.scala:143:21]
  reg  [2:0]        ram_14_cfi_type;	// @[fetch-target-queue.scala:143:21]
  reg  [3:0]        ram_14_br_mask;	// @[fetch-target-queue.scala:143:21]
  reg               ram_14_cfi_is_call;	// @[fetch-target-queue.scala:143:21]
  reg               ram_14_cfi_is_ret;	// @[fetch-target-queue.scala:143:21]
  reg  [39:0]       ram_14_ras_top;	// @[fetch-target-queue.scala:143:21]
  reg  [4:0]        ram_14_ras_idx;	// @[fetch-target-queue.scala:143:21]
  reg               ram_14_start_bank;	// @[fetch-target-queue.scala:143:21]
  reg               ram_15_cfi_idx_valid;	// @[fetch-target-queue.scala:143:21]
  reg  [1:0]        ram_15_cfi_idx_bits;	// @[fetch-target-queue.scala:143:21]
  reg               ram_15_cfi_taken;	// @[fetch-target-queue.scala:143:21]
  reg               ram_15_cfi_mispredicted;	// @[fetch-target-queue.scala:143:21]
  reg  [2:0]        ram_15_cfi_type;	// @[fetch-target-queue.scala:143:21]
  reg  [3:0]        ram_15_br_mask;	// @[fetch-target-queue.scala:143:21]
  reg               ram_15_cfi_is_call;	// @[fetch-target-queue.scala:143:21]
  reg               ram_15_cfi_is_ret;	// @[fetch-target-queue.scala:143:21]
  reg  [39:0]       ram_15_ras_top;	// @[fetch-target-queue.scala:143:21]
  reg  [4:0]        ram_15_ras_idx;	// @[fetch-target-queue.scala:143:21]
  reg               ram_15_start_bank;	// @[fetch-target-queue.scala:143:21]
  reg               ram_16_cfi_idx_valid;	// @[fetch-target-queue.scala:143:21]
  reg  [1:0]        ram_16_cfi_idx_bits;	// @[fetch-target-queue.scala:143:21]
  reg               ram_16_cfi_taken;	// @[fetch-target-queue.scala:143:21]
  reg               ram_16_cfi_mispredicted;	// @[fetch-target-queue.scala:143:21]
  reg  [2:0]        ram_16_cfi_type;	// @[fetch-target-queue.scala:143:21]
  reg  [3:0]        ram_16_br_mask;	// @[fetch-target-queue.scala:143:21]
  reg               ram_16_cfi_is_call;	// @[fetch-target-queue.scala:143:21]
  reg               ram_16_cfi_is_ret;	// @[fetch-target-queue.scala:143:21]
  reg  [39:0]       ram_16_ras_top;	// @[fetch-target-queue.scala:143:21]
  reg  [4:0]        ram_16_ras_idx;	// @[fetch-target-queue.scala:143:21]
  reg               ram_16_start_bank;	// @[fetch-target-queue.scala:143:21]
  reg               ram_17_cfi_idx_valid;	// @[fetch-target-queue.scala:143:21]
  reg  [1:0]        ram_17_cfi_idx_bits;	// @[fetch-target-queue.scala:143:21]
  reg               ram_17_cfi_taken;	// @[fetch-target-queue.scala:143:21]
  reg               ram_17_cfi_mispredicted;	// @[fetch-target-queue.scala:143:21]
  reg  [2:0]        ram_17_cfi_type;	// @[fetch-target-queue.scala:143:21]
  reg  [3:0]        ram_17_br_mask;	// @[fetch-target-queue.scala:143:21]
  reg               ram_17_cfi_is_call;	// @[fetch-target-queue.scala:143:21]
  reg               ram_17_cfi_is_ret;	// @[fetch-target-queue.scala:143:21]
  reg  [39:0]       ram_17_ras_top;	// @[fetch-target-queue.scala:143:21]
  reg  [4:0]        ram_17_ras_idx;	// @[fetch-target-queue.scala:143:21]
  reg               ram_17_start_bank;	// @[fetch-target-queue.scala:143:21]
  reg               ram_18_cfi_idx_valid;	// @[fetch-target-queue.scala:143:21]
  reg  [1:0]        ram_18_cfi_idx_bits;	// @[fetch-target-queue.scala:143:21]
  reg               ram_18_cfi_taken;	// @[fetch-target-queue.scala:143:21]
  reg               ram_18_cfi_mispredicted;	// @[fetch-target-queue.scala:143:21]
  reg  [2:0]        ram_18_cfi_type;	// @[fetch-target-queue.scala:143:21]
  reg  [3:0]        ram_18_br_mask;	// @[fetch-target-queue.scala:143:21]
  reg               ram_18_cfi_is_call;	// @[fetch-target-queue.scala:143:21]
  reg               ram_18_cfi_is_ret;	// @[fetch-target-queue.scala:143:21]
  reg  [39:0]       ram_18_ras_top;	// @[fetch-target-queue.scala:143:21]
  reg  [4:0]        ram_18_ras_idx;	// @[fetch-target-queue.scala:143:21]
  reg               ram_18_start_bank;	// @[fetch-target-queue.scala:143:21]
  reg               ram_19_cfi_idx_valid;	// @[fetch-target-queue.scala:143:21]
  reg  [1:0]        ram_19_cfi_idx_bits;	// @[fetch-target-queue.scala:143:21]
  reg               ram_19_cfi_taken;	// @[fetch-target-queue.scala:143:21]
  reg               ram_19_cfi_mispredicted;	// @[fetch-target-queue.scala:143:21]
  reg  [2:0]        ram_19_cfi_type;	// @[fetch-target-queue.scala:143:21]
  reg  [3:0]        ram_19_br_mask;	// @[fetch-target-queue.scala:143:21]
  reg               ram_19_cfi_is_call;	// @[fetch-target-queue.scala:143:21]
  reg               ram_19_cfi_is_ret;	// @[fetch-target-queue.scala:143:21]
  reg  [39:0]       ram_19_ras_top;	// @[fetch-target-queue.scala:143:21]
  reg  [4:0]        ram_19_ras_idx;	// @[fetch-target-queue.scala:143:21]
  reg               ram_19_start_bank;	// @[fetch-target-queue.scala:143:21]
  reg               ram_20_cfi_idx_valid;	// @[fetch-target-queue.scala:143:21]
  reg  [1:0]        ram_20_cfi_idx_bits;	// @[fetch-target-queue.scala:143:21]
  reg               ram_20_cfi_taken;	// @[fetch-target-queue.scala:143:21]
  reg               ram_20_cfi_mispredicted;	// @[fetch-target-queue.scala:143:21]
  reg  [2:0]        ram_20_cfi_type;	// @[fetch-target-queue.scala:143:21]
  reg  [3:0]        ram_20_br_mask;	// @[fetch-target-queue.scala:143:21]
  reg               ram_20_cfi_is_call;	// @[fetch-target-queue.scala:143:21]
  reg               ram_20_cfi_is_ret;	// @[fetch-target-queue.scala:143:21]
  reg  [39:0]       ram_20_ras_top;	// @[fetch-target-queue.scala:143:21]
  reg  [4:0]        ram_20_ras_idx;	// @[fetch-target-queue.scala:143:21]
  reg               ram_20_start_bank;	// @[fetch-target-queue.scala:143:21]
  reg               ram_21_cfi_idx_valid;	// @[fetch-target-queue.scala:143:21]
  reg  [1:0]        ram_21_cfi_idx_bits;	// @[fetch-target-queue.scala:143:21]
  reg               ram_21_cfi_taken;	// @[fetch-target-queue.scala:143:21]
  reg               ram_21_cfi_mispredicted;	// @[fetch-target-queue.scala:143:21]
  reg  [2:0]        ram_21_cfi_type;	// @[fetch-target-queue.scala:143:21]
  reg  [3:0]        ram_21_br_mask;	// @[fetch-target-queue.scala:143:21]
  reg               ram_21_cfi_is_call;	// @[fetch-target-queue.scala:143:21]
  reg               ram_21_cfi_is_ret;	// @[fetch-target-queue.scala:143:21]
  reg  [39:0]       ram_21_ras_top;	// @[fetch-target-queue.scala:143:21]
  reg  [4:0]        ram_21_ras_idx;	// @[fetch-target-queue.scala:143:21]
  reg               ram_21_start_bank;	// @[fetch-target-queue.scala:143:21]
  reg               ram_22_cfi_idx_valid;	// @[fetch-target-queue.scala:143:21]
  reg  [1:0]        ram_22_cfi_idx_bits;	// @[fetch-target-queue.scala:143:21]
  reg               ram_22_cfi_taken;	// @[fetch-target-queue.scala:143:21]
  reg               ram_22_cfi_mispredicted;	// @[fetch-target-queue.scala:143:21]
  reg  [2:0]        ram_22_cfi_type;	// @[fetch-target-queue.scala:143:21]
  reg  [3:0]        ram_22_br_mask;	// @[fetch-target-queue.scala:143:21]
  reg               ram_22_cfi_is_call;	// @[fetch-target-queue.scala:143:21]
  reg               ram_22_cfi_is_ret;	// @[fetch-target-queue.scala:143:21]
  reg  [39:0]       ram_22_ras_top;	// @[fetch-target-queue.scala:143:21]
  reg  [4:0]        ram_22_ras_idx;	// @[fetch-target-queue.scala:143:21]
  reg               ram_22_start_bank;	// @[fetch-target-queue.scala:143:21]
  reg               ram_23_cfi_idx_valid;	// @[fetch-target-queue.scala:143:21]
  reg  [1:0]        ram_23_cfi_idx_bits;	// @[fetch-target-queue.scala:143:21]
  reg               ram_23_cfi_taken;	// @[fetch-target-queue.scala:143:21]
  reg               ram_23_cfi_mispredicted;	// @[fetch-target-queue.scala:143:21]
  reg  [2:0]        ram_23_cfi_type;	// @[fetch-target-queue.scala:143:21]
  reg  [3:0]        ram_23_br_mask;	// @[fetch-target-queue.scala:143:21]
  reg               ram_23_cfi_is_call;	// @[fetch-target-queue.scala:143:21]
  reg               ram_23_cfi_is_ret;	// @[fetch-target-queue.scala:143:21]
  reg  [39:0]       ram_23_ras_top;	// @[fetch-target-queue.scala:143:21]
  reg  [4:0]        ram_23_ras_idx;	// @[fetch-target-queue.scala:143:21]
  reg               ram_23_start_bank;	// @[fetch-target-queue.scala:143:21]
  reg               ram_24_cfi_idx_valid;	// @[fetch-target-queue.scala:143:21]
  reg  [1:0]        ram_24_cfi_idx_bits;	// @[fetch-target-queue.scala:143:21]
  reg               ram_24_cfi_taken;	// @[fetch-target-queue.scala:143:21]
  reg               ram_24_cfi_mispredicted;	// @[fetch-target-queue.scala:143:21]
  reg  [2:0]        ram_24_cfi_type;	// @[fetch-target-queue.scala:143:21]
  reg  [3:0]        ram_24_br_mask;	// @[fetch-target-queue.scala:143:21]
  reg               ram_24_cfi_is_call;	// @[fetch-target-queue.scala:143:21]
  reg               ram_24_cfi_is_ret;	// @[fetch-target-queue.scala:143:21]
  reg  [39:0]       ram_24_ras_top;	// @[fetch-target-queue.scala:143:21]
  reg  [4:0]        ram_24_ras_idx;	// @[fetch-target-queue.scala:143:21]
  reg               ram_24_start_bank;	// @[fetch-target-queue.scala:143:21]
  reg               ram_25_cfi_idx_valid;	// @[fetch-target-queue.scala:143:21]
  reg  [1:0]        ram_25_cfi_idx_bits;	// @[fetch-target-queue.scala:143:21]
  reg               ram_25_cfi_taken;	// @[fetch-target-queue.scala:143:21]
  reg               ram_25_cfi_mispredicted;	// @[fetch-target-queue.scala:143:21]
  reg  [2:0]        ram_25_cfi_type;	// @[fetch-target-queue.scala:143:21]
  reg  [3:0]        ram_25_br_mask;	// @[fetch-target-queue.scala:143:21]
  reg               ram_25_cfi_is_call;	// @[fetch-target-queue.scala:143:21]
  reg               ram_25_cfi_is_ret;	// @[fetch-target-queue.scala:143:21]
  reg  [39:0]       ram_25_ras_top;	// @[fetch-target-queue.scala:143:21]
  reg  [4:0]        ram_25_ras_idx;	// @[fetch-target-queue.scala:143:21]
  reg               ram_25_start_bank;	// @[fetch-target-queue.scala:143:21]
  reg               ram_26_cfi_idx_valid;	// @[fetch-target-queue.scala:143:21]
  reg  [1:0]        ram_26_cfi_idx_bits;	// @[fetch-target-queue.scala:143:21]
  reg               ram_26_cfi_taken;	// @[fetch-target-queue.scala:143:21]
  reg               ram_26_cfi_mispredicted;	// @[fetch-target-queue.scala:143:21]
  reg  [2:0]        ram_26_cfi_type;	// @[fetch-target-queue.scala:143:21]
  reg  [3:0]        ram_26_br_mask;	// @[fetch-target-queue.scala:143:21]
  reg               ram_26_cfi_is_call;	// @[fetch-target-queue.scala:143:21]
  reg               ram_26_cfi_is_ret;	// @[fetch-target-queue.scala:143:21]
  reg  [39:0]       ram_26_ras_top;	// @[fetch-target-queue.scala:143:21]
  reg  [4:0]        ram_26_ras_idx;	// @[fetch-target-queue.scala:143:21]
  reg               ram_26_start_bank;	// @[fetch-target-queue.scala:143:21]
  reg               ram_27_cfi_idx_valid;	// @[fetch-target-queue.scala:143:21]
  reg  [1:0]        ram_27_cfi_idx_bits;	// @[fetch-target-queue.scala:143:21]
  reg               ram_27_cfi_taken;	// @[fetch-target-queue.scala:143:21]
  reg               ram_27_cfi_mispredicted;	// @[fetch-target-queue.scala:143:21]
  reg  [2:0]        ram_27_cfi_type;	// @[fetch-target-queue.scala:143:21]
  reg  [3:0]        ram_27_br_mask;	// @[fetch-target-queue.scala:143:21]
  reg               ram_27_cfi_is_call;	// @[fetch-target-queue.scala:143:21]
  reg               ram_27_cfi_is_ret;	// @[fetch-target-queue.scala:143:21]
  reg  [39:0]       ram_27_ras_top;	// @[fetch-target-queue.scala:143:21]
  reg  [4:0]        ram_27_ras_idx;	// @[fetch-target-queue.scala:143:21]
  reg               ram_27_start_bank;	// @[fetch-target-queue.scala:143:21]
  reg               ram_28_cfi_idx_valid;	// @[fetch-target-queue.scala:143:21]
  reg  [1:0]        ram_28_cfi_idx_bits;	// @[fetch-target-queue.scala:143:21]
  reg               ram_28_cfi_taken;	// @[fetch-target-queue.scala:143:21]
  reg               ram_28_cfi_mispredicted;	// @[fetch-target-queue.scala:143:21]
  reg  [2:0]        ram_28_cfi_type;	// @[fetch-target-queue.scala:143:21]
  reg  [3:0]        ram_28_br_mask;	// @[fetch-target-queue.scala:143:21]
  reg               ram_28_cfi_is_call;	// @[fetch-target-queue.scala:143:21]
  reg               ram_28_cfi_is_ret;	// @[fetch-target-queue.scala:143:21]
  reg  [39:0]       ram_28_ras_top;	// @[fetch-target-queue.scala:143:21]
  reg  [4:0]        ram_28_ras_idx;	// @[fetch-target-queue.scala:143:21]
  reg               ram_28_start_bank;	// @[fetch-target-queue.scala:143:21]
  reg               ram_29_cfi_idx_valid;	// @[fetch-target-queue.scala:143:21]
  reg  [1:0]        ram_29_cfi_idx_bits;	// @[fetch-target-queue.scala:143:21]
  reg               ram_29_cfi_taken;	// @[fetch-target-queue.scala:143:21]
  reg               ram_29_cfi_mispredicted;	// @[fetch-target-queue.scala:143:21]
  reg  [2:0]        ram_29_cfi_type;	// @[fetch-target-queue.scala:143:21]
  reg  [3:0]        ram_29_br_mask;	// @[fetch-target-queue.scala:143:21]
  reg               ram_29_cfi_is_call;	// @[fetch-target-queue.scala:143:21]
  reg               ram_29_cfi_is_ret;	// @[fetch-target-queue.scala:143:21]
  reg  [39:0]       ram_29_ras_top;	// @[fetch-target-queue.scala:143:21]
  reg  [4:0]        ram_29_ras_idx;	// @[fetch-target-queue.scala:143:21]
  reg               ram_29_start_bank;	// @[fetch-target-queue.scala:143:21]
  reg               ram_30_cfi_idx_valid;	// @[fetch-target-queue.scala:143:21]
  reg  [1:0]        ram_30_cfi_idx_bits;	// @[fetch-target-queue.scala:143:21]
  reg               ram_30_cfi_taken;	// @[fetch-target-queue.scala:143:21]
  reg               ram_30_cfi_mispredicted;	// @[fetch-target-queue.scala:143:21]
  reg  [2:0]        ram_30_cfi_type;	// @[fetch-target-queue.scala:143:21]
  reg  [3:0]        ram_30_br_mask;	// @[fetch-target-queue.scala:143:21]
  reg               ram_30_cfi_is_call;	// @[fetch-target-queue.scala:143:21]
  reg               ram_30_cfi_is_ret;	// @[fetch-target-queue.scala:143:21]
  reg  [39:0]       ram_30_ras_top;	// @[fetch-target-queue.scala:143:21]
  reg  [4:0]        ram_30_ras_idx;	// @[fetch-target-queue.scala:143:21]
  reg               ram_30_start_bank;	// @[fetch-target-queue.scala:143:21]
  reg               ram_31_cfi_idx_valid;	// @[fetch-target-queue.scala:143:21]
  reg  [1:0]        ram_31_cfi_idx_bits;	// @[fetch-target-queue.scala:143:21]
  reg               ram_31_cfi_taken;	// @[fetch-target-queue.scala:143:21]
  reg               ram_31_cfi_mispredicted;	// @[fetch-target-queue.scala:143:21]
  reg  [2:0]        ram_31_cfi_type;	// @[fetch-target-queue.scala:143:21]
  reg  [3:0]        ram_31_br_mask;	// @[fetch-target-queue.scala:143:21]
  reg               ram_31_cfi_is_call;	// @[fetch-target-queue.scala:143:21]
  reg               ram_31_cfi_is_ret;	// @[fetch-target-queue.scala:143:21]
  reg  [39:0]       ram_31_ras_top;	// @[fetch-target-queue.scala:143:21]
  reg  [4:0]        ram_31_ras_idx;	// @[fetch-target-queue.scala:143:21]
  reg               ram_31_start_bank;	// @[fetch-target-queue.scala:143:21]
  wire [71:0]       _GEN = {ghist_1_MPORT_1_data_ras_idx, ghist_1_MPORT_1_data_new_saw_branch_taken, ghist_1_MPORT_1_data_new_saw_branch_not_taken, io_enq_bits_ghist_current_saw_branch_not_taken, ghist_1_MPORT_1_data_old_history};	// @[fetch-target-queue.scala:144:43, :178:24]
  wire              ghist_1_MPORT_1_en = io_enq_ready_REG & io_enq_valid;	// @[Decoupled.scala:51:35, fetch-target-queue.scala:308:26]
  reg  [63:0]       prev_ghist_old_history;	// @[fetch-target-queue.scala:155:27]
  reg               prev_ghist_current_saw_branch_not_taken;	// @[fetch-target-queue.scala:155:27]
  reg  [4:0]        prev_ghist_ras_idx;	// @[fetch-target-queue.scala:155:27]
  reg               prev_entry_cfi_idx_valid;	// @[fetch-target-queue.scala:156:27]
  reg  [1:0]        prev_entry_cfi_idx_bits;	// @[fetch-target-queue.scala:156:27]
  reg               prev_entry_cfi_taken;	// @[fetch-target-queue.scala:156:27]
  reg  [3:0]        prev_entry_br_mask;	// @[fetch-target-queue.scala:156:27]
  reg               prev_entry_cfi_is_call;	// @[fetch-target-queue.scala:156:27]
  reg               prev_entry_cfi_is_ret;	// @[fetch-target-queue.scala:156:27]
  wire [3:0]        _GEN_0 = {2'h0, prev_entry_cfi_idx_bits};	// @[fetch-target-queue.scala:156:{27,42}, :183:27]
  wire [3:0]        _new_ghist_T = prev_entry_br_mask >> _GEN_0;	// @[fetch-target-queue.scala:156:27, :183:27]
  wire [3:0]        new_ghist_cfi_idx_oh = 4'h1 << _GEN_0;	// @[OneHot.scala:57:35, fetch-target-queue.scala:183:27]
  wire [1:0]        _GEN_1 = new_ghist_cfi_idx_oh[2:1] | new_ghist_cfi_idx_oh[3:2];	// @[OneHot.scala:57:35, util.scala:373:{29,45}]
  wire              _new_ghist_new_history_old_history_T = _new_ghist_T[0] & prev_entry_cfi_taken;	// @[fetch-target-queue.scala:156:27, :183:27, frontend.scala:91:84]
  wire [63:0]       new_ghist_new_history_old_history = _new_ghist_new_history_old_history_T & prev_entry_cfi_idx_valid ? {prev_ghist_old_history[62:0], 1'h1} : (|(prev_entry_br_mask & (prev_entry_cfi_idx_valid ? (new_ghist_cfi_idx_oh | {1'h0, &prev_entry_cfi_idx_bits, _GEN_1[1], _GEN_1[0] | (&prev_entry_cfi_idx_bits)}) & ~(_new_ghist_new_history_old_history_T ? new_ghist_cfi_idx_oh : 4'h0) : 4'hF))) | prev_ghist_current_saw_branch_not_taken ? {prev_ghist_old_history[62:0], 1'h0} : prev_ghist_old_history;	// @[OneHot.scala:57:35, fetch-target-queue.scala:155:27, :156:{27,42}, frontend.scala:90:{39,44}, :91:{67,69,73,84}, :92:45, :98:{53,61}, :99:{37,61,91}, :100:37, util.scala:373:{29,45}]
  wire              _new_ghist_new_history_ras_idx_T = prev_entry_cfi_idx_valid & prev_entry_cfi_is_call;	// @[fetch-target-queue.scala:156:27, frontend.scala:124:42]
  wire [4:0]        _new_ghist_new_history_ras_idx_T_3 = prev_ghist_ras_idx + 5'h1;	// @[fetch-target-queue.scala:135:27, :155:27, util.scala:203:14]
  wire              _new_ghist_new_history_ras_idx_T_4 = prev_entry_cfi_idx_valid & prev_entry_cfi_is_ret;	// @[fetch-target-queue.scala:156:27, frontend.scala:125:42]
  wire [4:0]        _new_ghist_new_history_ras_idx_T_7 = prev_ghist_ras_idx - 5'h1;	// @[fetch-target-queue.scala:155:27, util.scala:220:14]
  assign ghist_1_MPORT_1_data_old_history = io_enq_bits_ghist_current_saw_branch_not_taken ? io_enq_bits_ghist_old_history : new_ghist_new_history_old_history;	// @[fetch-target-queue.scala:178:24, frontend.scala:99:37]
  assign ghist_1_MPORT_1_data_new_saw_branch_not_taken = io_enq_bits_ghist_current_saw_branch_not_taken & io_enq_bits_ghist_new_saw_branch_not_taken;	// @[fetch-target-queue.scala:178:24]
  assign ghist_1_MPORT_1_data_new_saw_branch_taken = io_enq_bits_ghist_current_saw_branch_not_taken & io_enq_bits_ghist_new_saw_branch_taken;	// @[fetch-target-queue.scala:178:24]
  assign ghist_1_MPORT_1_data_ras_idx = io_enq_bits_ghist_current_saw_branch_not_taken ? io_enq_bits_ghist_ras_idx : _new_ghist_new_history_ras_idx_T ? _new_ghist_new_history_ras_idx_T_3 : _new_ghist_new_history_ras_idx_T_4 ? _new_ghist_new_history_ras_idx_T_7 : prev_ghist_ras_idx;	// @[fetch-target-queue.scala:155:27, :178:24, frontend.scala:124:{31,42}, :125:{31,42}, util.scala:203:14, :220:14]
  reg               first_empty;	// @[fetch-target-queue.scala:214:28]
  reg               io_ras_update_REG;	// @[fetch-target-queue.scala:222:31]
  reg  [39:0]       io_ras_update_pc_REG;	// @[fetch-target-queue.scala:223:31]
  reg  [4:0]        io_ras_update_idx_REG;	// @[fetch-target-queue.scala:224:31]
  reg               bpd_update_mispredict;	// @[fetch-target-queue.scala:226:38]
  reg               bpd_update_repair;	// @[fetch-target-queue.scala:227:34]
  reg  [4:0]        bpd_repair_idx;	// @[fetch-target-queue.scala:228:27]
  reg  [4:0]        bpd_end_idx;	// @[fetch-target-queue.scala:229:24]
  reg  [39:0]       bpd_repair_pc;	// @[fetch-target-queue.scala:230:26]
  wire [4:0]        _bpd_meta_T_1 = io_redirect_valid ? io_redirect_bits : bpd_update_repair | bpd_update_mispredict ? bpd_repair_idx : bpd_ptr;	// @[fetch-target-queue.scala:133:27, :226:38, :227:34, :228:27, :232:20, :233:{8,27}]
  reg               bpd_entry_cfi_idx_valid;	// @[fetch-target-queue.scala:234:26]
  reg  [1:0]        bpd_entry_cfi_idx_bits;	// @[fetch-target-queue.scala:234:26]
  reg               bpd_entry_cfi_taken;	// @[fetch-target-queue.scala:234:26]
  reg               bpd_entry_cfi_mispredicted;	// @[fetch-target-queue.scala:234:26]
  reg  [2:0]        bpd_entry_cfi_type;	// @[fetch-target-queue.scala:234:26]
  reg  [3:0]        bpd_entry_br_mask;	// @[fetch-target-queue.scala:234:26]
  reg  [39:0]       bpd_pc;	// @[fetch-target-queue.scala:242:26]
  reg  [39:0]       bpd_target;	// @[fetch-target-queue.scala:243:27]
  reg               REG;	// @[fetch-target-queue.scala:248:23]
  reg  [4:0]        bpd_repair_idx_REG;	// @[fetch-target-queue.scala:250:37]
  reg  [4:0]        bpd_end_idx_REG;	// @[fetch-target-queue.scala:251:37]
  reg               REG_1;	// @[fetch-target-queue.scala:256:44]
  reg               do_commit_update_REG;	// @[fetch-target-queue.scala:274:61]
  reg               REG_2;	// @[fetch-target-queue.scala:278:16]
  reg               io_bpdupdate_valid_REG;	// @[fetch-target-queue.scala:284:37]
  reg               io_bpdupdate_bits_is_mispredict_update_REG;	// @[fetch-target-queue.scala:285:54]
  reg               io_bpdupdate_bits_is_repair_update_REG;	// @[fetch-target-queue.scala:286:54]
  wire [3:0]        _GEN_2 = {2'h0, bpd_entry_cfi_idx_bits};	// @[OneHot.scala:57:35, fetch-target-queue.scala:156:42, :234:26]
  wire [3:0]        _io_bpdupdate_bits_br_mask_T_1 = 4'h1 << _GEN_2;	// @[OneHot.scala:57:35]
  wire [1:0]        _GEN_3 = _io_bpdupdate_bits_br_mask_T_1[2:1] | _io_bpdupdate_bits_br_mask_T_1[3:2];	// @[OneHot.scala:57:35, util.scala:373:{29,45}]
  wire [3:0]        _io_bpdupdate_bits_cfi_is_br_T = bpd_entry_br_mask >> _GEN_2;	// @[OneHot.scala:57:35, fetch-target-queue.scala:234:26, :295:54]
  reg               REG_3;	// @[fetch-target-queue.scala:332:23]
  reg               prev_entry_REG_cfi_idx_valid;	// @[fetch-target-queue.scala:333:26]
  reg  [1:0]        prev_entry_REG_cfi_idx_bits;	// @[fetch-target-queue.scala:333:26]
  reg               prev_entry_REG_cfi_taken;	// @[fetch-target-queue.scala:333:26]
  reg  [3:0]        prev_entry_REG_br_mask;	// @[fetch-target-queue.scala:333:26]
  reg               prev_entry_REG_cfi_is_call;	// @[fetch-target-queue.scala:333:26]
  reg               prev_entry_REG_cfi_is_ret;	// @[fetch-target-queue.scala:333:26]
  reg  [4:0]        REG_4;	// @[fetch-target-queue.scala:337:16]
  reg               ram_REG_cfi_idx_valid;	// @[fetch-target-queue.scala:337:46]
  reg  [1:0]        ram_REG_cfi_idx_bits;	// @[fetch-target-queue.scala:337:46]
  reg               ram_REG_cfi_taken;	// @[fetch-target-queue.scala:337:46]
  reg               ram_REG_cfi_mispredicted;	// @[fetch-target-queue.scala:337:46]
  reg  [2:0]        ram_REG_cfi_type;	// @[fetch-target-queue.scala:337:46]
  reg  [3:0]        ram_REG_br_mask;	// @[fetch-target-queue.scala:337:46]
  reg               ram_REG_cfi_is_call;	// @[fetch-target-queue.scala:337:46]
  reg               ram_REG_cfi_is_ret;	// @[fetch-target-queue.scala:337:46]
  reg  [39:0]       ram_REG_ras_top;	// @[fetch-target-queue.scala:337:46]
  reg  [4:0]        ram_REG_ras_idx;	// @[fetch-target-queue.scala:337:46]
  reg               ram_REG_start_bank;	// @[fetch-target-queue.scala:337:46]
  reg               io_get_ftq_pc_0_entry_REG_cfi_idx_valid;	// @[fetch-target-queue.scala:351:42]
  reg  [1:0]        io_get_ftq_pc_0_entry_REG_cfi_idx_bits;	// @[fetch-target-queue.scala:351:42]
  reg  [4:0]        io_get_ftq_pc_0_entry_REG_ras_idx;	// @[fetch-target-queue.scala:351:42]
  reg               io_get_ftq_pc_0_entry_REG_start_bank;	// @[fetch-target-queue.scala:351:42]
  reg  [39:0]       io_get_ftq_pc_0_pc_REG;	// @[fetch-target-queue.scala:356:42]
  reg  [39:0]       io_get_ftq_pc_0_next_pc_REG;	// @[fetch-target-queue.scala:357:42]
  reg               io_get_ftq_pc_0_next_val_REG;	// @[fetch-target-queue.scala:358:42]
  reg  [39:0]       io_get_ftq_pc_0_com_pc_REG;	// @[fetch-target-queue.scala:359:42]
  reg  [1:0]        io_get_ftq_pc_1_entry_REG_cfi_idx_bits;	// @[fetch-target-queue.scala:351:42]
  reg  [3:0]        io_get_ftq_pc_1_entry_REG_br_mask;	// @[fetch-target-queue.scala:351:42]
  reg               io_get_ftq_pc_1_entry_REG_cfi_is_call;	// @[fetch-target-queue.scala:351:42]
  reg               io_get_ftq_pc_1_entry_REG_cfi_is_ret;	// @[fetch-target-queue.scala:351:42]
  reg               io_get_ftq_pc_1_entry_REG_start_bank;	// @[fetch-target-queue.scala:351:42]
  reg  [39:0]       io_get_ftq_pc_1_pc_REG;	// @[fetch-target-queue.scala:356:42]
  reg  [39:0]       io_debug_fetch_pc_0_REG;	// @[fetch-target-queue.scala:363:36]
  reg  [39:0]       io_debug_fetch_pc_1_REG;	// @[fetch-target-queue.scala:363:36]
  wire [4:0]        _full_T_2 = enq_ptr + 5'h1;	// @[fetch-target-queue.scala:135:27, util.scala:203:14]
  wire              _GEN_4 = ghist_1_MPORT_1_en & enq_ptr == 5'h0;	// @[Decoupled.scala:51:35, fetch-target-queue.scala:133:27, :135:27, :141:21, :158:17, :160:28]
  wire              _GEN_5 = ghist_1_MPORT_1_en & enq_ptr == 5'h1;	// @[Decoupled.scala:51:35, fetch-target-queue.scala:135:27, :141:21, :158:17, :160:28]
  wire              _GEN_6 = ghist_1_MPORT_1_en & enq_ptr == 5'h2;	// @[Decoupled.scala:51:35, fetch-target-queue.scala:135:27, :141:21, :158:17, :160:28]
  wire              _GEN_7 = ghist_1_MPORT_1_en & enq_ptr == 5'h3;	// @[Decoupled.scala:51:35, fetch-target-queue.scala:135:27, :141:21, :158:17, :160:28]
  wire              _GEN_8 = ghist_1_MPORT_1_en & enq_ptr == 5'h4;	// @[Decoupled.scala:51:35, fetch-target-queue.scala:135:27, :141:21, :158:17, :160:28]
  wire              _GEN_9 = ghist_1_MPORT_1_en & enq_ptr == 5'h5;	// @[Decoupled.scala:51:35, fetch-target-queue.scala:135:27, :141:21, :158:17, :160:28]
  wire              _GEN_10 = ghist_1_MPORT_1_en & enq_ptr == 5'h6;	// @[Decoupled.scala:51:35, fetch-target-queue.scala:135:27, :141:21, :158:17, :160:28]
  wire              _GEN_11 = ghist_1_MPORT_1_en & enq_ptr == 5'h7;	// @[Decoupled.scala:51:35, fetch-target-queue.scala:135:27, :141:21, :158:17, :160:28]
  wire              _GEN_12 = ghist_1_MPORT_1_en & enq_ptr == 5'h8;	// @[Decoupled.scala:51:35, fetch-target-queue.scala:135:27, :141:21, :158:17, :160:28]
  wire              _GEN_13 = ghist_1_MPORT_1_en & enq_ptr == 5'h9;	// @[Decoupled.scala:51:35, fetch-target-queue.scala:135:27, :141:21, :158:17, :160:28]
  wire              _GEN_14 = ghist_1_MPORT_1_en & enq_ptr == 5'hA;	// @[Decoupled.scala:51:35, fetch-target-queue.scala:135:27, :141:21, :158:17, :160:28]
  wire              _GEN_15 = ghist_1_MPORT_1_en & enq_ptr == 5'hB;	// @[Decoupled.scala:51:35, fetch-target-queue.scala:135:27, :141:21, :158:17, :160:28]
  wire              _GEN_16 = ghist_1_MPORT_1_en & enq_ptr == 5'hC;	// @[Decoupled.scala:51:35, fetch-target-queue.scala:135:27, :141:21, :158:17, :160:28]
  wire              _GEN_17 = ghist_1_MPORT_1_en & enq_ptr == 5'hD;	// @[Decoupled.scala:51:35, fetch-target-queue.scala:135:27, :141:21, :158:17, :160:28]
  wire              _GEN_18 = ghist_1_MPORT_1_en & enq_ptr == 5'hE;	// @[Decoupled.scala:51:35, fetch-target-queue.scala:135:27, :141:21, :158:17, :160:28]
  wire              _GEN_19 = ghist_1_MPORT_1_en & enq_ptr == 5'hF;	// @[Decoupled.scala:51:35, fetch-target-queue.scala:135:27, :141:21, :158:17, :160:28]
  wire              _GEN_20 = ghist_1_MPORT_1_en & enq_ptr == 5'h10;	// @[Decoupled.scala:51:35, fetch-target-queue.scala:135:27, :141:21, :158:17, :160:28]
  wire              _GEN_21 = ghist_1_MPORT_1_en & enq_ptr == 5'h11;	// @[Decoupled.scala:51:35, fetch-target-queue.scala:135:27, :141:21, :158:17, :160:28]
  wire              _GEN_22 = ghist_1_MPORT_1_en & enq_ptr == 5'h12;	// @[Decoupled.scala:51:35, fetch-target-queue.scala:135:27, :141:21, :158:17, :160:28]
  wire              _GEN_23 = ghist_1_MPORT_1_en & enq_ptr == 5'h13;	// @[Decoupled.scala:51:35, fetch-target-queue.scala:135:27, :141:21, :158:17, :160:28]
  wire              _GEN_24 = ghist_1_MPORT_1_en & enq_ptr == 5'h14;	// @[Decoupled.scala:51:35, fetch-target-queue.scala:135:27, :141:21, :158:17, :160:28]
  wire              _GEN_25 = ghist_1_MPORT_1_en & enq_ptr == 5'h15;	// @[Decoupled.scala:51:35, fetch-target-queue.scala:135:27, :141:21, :158:17, :160:28]
  wire              _GEN_26 = ghist_1_MPORT_1_en & enq_ptr == 5'h16;	// @[Decoupled.scala:51:35, fetch-target-queue.scala:135:27, :141:21, :158:17, :160:28]
  wire              _GEN_27 = ghist_1_MPORT_1_en & enq_ptr == 5'h17;	// @[Decoupled.scala:51:35, fetch-target-queue.scala:135:27, :141:21, :158:17, :160:28]
  wire              _GEN_28 = ghist_1_MPORT_1_en & enq_ptr == 5'h18;	// @[Decoupled.scala:51:35, fetch-target-queue.scala:135:27, :141:21, :158:17, :160:28]
  wire              _GEN_29 = ghist_1_MPORT_1_en & enq_ptr == 5'h19;	// @[Decoupled.scala:51:35, fetch-target-queue.scala:135:27, :141:21, :158:17, :160:28]
  wire              _GEN_30 = ghist_1_MPORT_1_en & enq_ptr == 5'h1A;	// @[Decoupled.scala:51:35, fetch-target-queue.scala:135:27, :141:21, :158:17, :160:28]
  wire              _GEN_31 = ghist_1_MPORT_1_en & enq_ptr == 5'h1B;	// @[Decoupled.scala:51:35, fetch-target-queue.scala:135:27, :141:21, :158:17, :160:28]
  wire              _GEN_32 = ghist_1_MPORT_1_en & enq_ptr == 5'h1C;	// @[Decoupled.scala:51:35, fetch-target-queue.scala:135:27, :141:21, :158:17, :160:28]
  wire              _GEN_33 = ghist_1_MPORT_1_en & enq_ptr == 5'h1D;	// @[Decoupled.scala:51:35, fetch-target-queue.scala:135:27, :141:21, :158:17, :160:28]
  wire              _GEN_34 = ghist_1_MPORT_1_en & enq_ptr == 5'h1E;	// @[Decoupled.scala:51:35, fetch-target-queue.scala:135:27, :141:21, :158:17, :160:28]
  wire              _GEN_35 = ghist_1_MPORT_1_en & (&enq_ptr);	// @[Decoupled.scala:51:35, fetch-target-queue.scala:135:27, :141:21, :158:17, :160:28]
  wire [3:0]        new_entry_br_mask = io_enq_bits_br_mask & io_enq_bits_mask;	// @[fetch-target-queue.scala:175:52]
  wire [31:0]       _GEN_36 = {{ram_31_cfi_idx_valid}, {ram_30_cfi_idx_valid}, {ram_29_cfi_idx_valid}, {ram_28_cfi_idx_valid}, {ram_27_cfi_idx_valid}, {ram_26_cfi_idx_valid}, {ram_25_cfi_idx_valid}, {ram_24_cfi_idx_valid}, {ram_23_cfi_idx_valid}, {ram_22_cfi_idx_valid}, {ram_21_cfi_idx_valid}, {ram_20_cfi_idx_valid}, {ram_19_cfi_idx_valid}, {ram_18_cfi_idx_valid}, {ram_17_cfi_idx_valid}, {ram_16_cfi_idx_valid}, {ram_15_cfi_idx_valid}, {ram_14_cfi_idx_valid}, {ram_13_cfi_idx_valid}, {ram_12_cfi_idx_valid}, {ram_11_cfi_idx_valid}, {ram_10_cfi_idx_valid}, {ram_9_cfi_idx_valid}, {ram_8_cfi_idx_valid}, {ram_7_cfi_idx_valid}, {ram_6_cfi_idx_valid}, {ram_5_cfi_idx_valid}, {ram_4_cfi_idx_valid}, {ram_3_cfi_idx_valid}, {ram_2_cfi_idx_valid}, {ram_1_cfi_idx_valid}, {ram_0_cfi_idx_valid}};	// @[fetch-target-queue.scala:143:21, :234:26]
  wire [31:0][1:0]  _GEN_37 = {{ram_31_cfi_idx_bits}, {ram_30_cfi_idx_bits}, {ram_29_cfi_idx_bits}, {ram_28_cfi_idx_bits}, {ram_27_cfi_idx_bits}, {ram_26_cfi_idx_bits}, {ram_25_cfi_idx_bits}, {ram_24_cfi_idx_bits}, {ram_23_cfi_idx_bits}, {ram_22_cfi_idx_bits}, {ram_21_cfi_idx_bits}, {ram_20_cfi_idx_bits}, {ram_19_cfi_idx_bits}, {ram_18_cfi_idx_bits}, {ram_17_cfi_idx_bits}, {ram_16_cfi_idx_bits}, {ram_15_cfi_idx_bits}, {ram_14_cfi_idx_bits}, {ram_13_cfi_idx_bits}, {ram_12_cfi_idx_bits}, {ram_11_cfi_idx_bits}, {ram_10_cfi_idx_bits}, {ram_9_cfi_idx_bits}, {ram_8_cfi_idx_bits}, {ram_7_cfi_idx_bits}, {ram_6_cfi_idx_bits}, {ram_5_cfi_idx_bits}, {ram_4_cfi_idx_bits}, {ram_3_cfi_idx_bits}, {ram_2_cfi_idx_bits}, {ram_1_cfi_idx_bits}, {ram_0_cfi_idx_bits}};	// @[fetch-target-queue.scala:143:21, :234:26]
  wire [31:0]       _GEN_38 = {{ram_31_cfi_taken}, {ram_30_cfi_taken}, {ram_29_cfi_taken}, {ram_28_cfi_taken}, {ram_27_cfi_taken}, {ram_26_cfi_taken}, {ram_25_cfi_taken}, {ram_24_cfi_taken}, {ram_23_cfi_taken}, {ram_22_cfi_taken}, {ram_21_cfi_taken}, {ram_20_cfi_taken}, {ram_19_cfi_taken}, {ram_18_cfi_taken}, {ram_17_cfi_taken}, {ram_16_cfi_taken}, {ram_15_cfi_taken}, {ram_14_cfi_taken}, {ram_13_cfi_taken}, {ram_12_cfi_taken}, {ram_11_cfi_taken}, {ram_10_cfi_taken}, {ram_9_cfi_taken}, {ram_8_cfi_taken}, {ram_7_cfi_taken}, {ram_6_cfi_taken}, {ram_5_cfi_taken}, {ram_4_cfi_taken}, {ram_3_cfi_taken}, {ram_2_cfi_taken}, {ram_1_cfi_taken}, {ram_0_cfi_taken}};	// @[fetch-target-queue.scala:143:21, :234:26]
  wire [31:0]       _GEN_39 = {{ram_31_cfi_mispredicted}, {ram_30_cfi_mispredicted}, {ram_29_cfi_mispredicted}, {ram_28_cfi_mispredicted}, {ram_27_cfi_mispredicted}, {ram_26_cfi_mispredicted}, {ram_25_cfi_mispredicted}, {ram_24_cfi_mispredicted}, {ram_23_cfi_mispredicted}, {ram_22_cfi_mispredicted}, {ram_21_cfi_mispredicted}, {ram_20_cfi_mispredicted}, {ram_19_cfi_mispredicted}, {ram_18_cfi_mispredicted}, {ram_17_cfi_mispredicted}, {ram_16_cfi_mispredicted}, {ram_15_cfi_mispredicted}, {ram_14_cfi_mispredicted}, {ram_13_cfi_mispredicted}, {ram_12_cfi_mispredicted}, {ram_11_cfi_mispredicted}, {ram_10_cfi_mispredicted}, {ram_9_cfi_mispredicted}, {ram_8_cfi_mispredicted}, {ram_7_cfi_mispredicted}, {ram_6_cfi_mispredicted}, {ram_5_cfi_mispredicted}, {ram_4_cfi_mispredicted}, {ram_3_cfi_mispredicted}, {ram_2_cfi_mispredicted}, {ram_1_cfi_mispredicted}, {ram_0_cfi_mispredicted}};	// @[fetch-target-queue.scala:143:21, :234:26]
  wire [31:0][2:0]  _GEN_40 = {{ram_31_cfi_type}, {ram_30_cfi_type}, {ram_29_cfi_type}, {ram_28_cfi_type}, {ram_27_cfi_type}, {ram_26_cfi_type}, {ram_25_cfi_type}, {ram_24_cfi_type}, {ram_23_cfi_type}, {ram_22_cfi_type}, {ram_21_cfi_type}, {ram_20_cfi_type}, {ram_19_cfi_type}, {ram_18_cfi_type}, {ram_17_cfi_type}, {ram_16_cfi_type}, {ram_15_cfi_type}, {ram_14_cfi_type}, {ram_13_cfi_type}, {ram_12_cfi_type}, {ram_11_cfi_type}, {ram_10_cfi_type}, {ram_9_cfi_type}, {ram_8_cfi_type}, {ram_7_cfi_type}, {ram_6_cfi_type}, {ram_5_cfi_type}, {ram_4_cfi_type}, {ram_3_cfi_type}, {ram_2_cfi_type}, {ram_1_cfi_type}, {ram_0_cfi_type}};	// @[fetch-target-queue.scala:143:21, :234:26]
  wire [31:0][3:0]  _GEN_41 = {{ram_31_br_mask}, {ram_30_br_mask}, {ram_29_br_mask}, {ram_28_br_mask}, {ram_27_br_mask}, {ram_26_br_mask}, {ram_25_br_mask}, {ram_24_br_mask}, {ram_23_br_mask}, {ram_22_br_mask}, {ram_21_br_mask}, {ram_20_br_mask}, {ram_19_br_mask}, {ram_18_br_mask}, {ram_17_br_mask}, {ram_16_br_mask}, {ram_15_br_mask}, {ram_14_br_mask}, {ram_13_br_mask}, {ram_12_br_mask}, {ram_11_br_mask}, {ram_10_br_mask}, {ram_9_br_mask}, {ram_8_br_mask}, {ram_7_br_mask}, {ram_6_br_mask}, {ram_5_br_mask}, {ram_4_br_mask}, {ram_3_br_mask}, {ram_2_br_mask}, {ram_1_br_mask}, {ram_0_br_mask}};	// @[fetch-target-queue.scala:143:21, :234:26]
  wire [31:0][39:0] _GEN_42 = {{pcs_31}, {pcs_30}, {pcs_29}, {pcs_28}, {pcs_27}, {pcs_26}, {pcs_25}, {pcs_24}, {pcs_23}, {pcs_22}, {pcs_21}, {pcs_20}, {pcs_19}, {pcs_18}, {pcs_17}, {pcs_16}, {pcs_15}, {pcs_14}, {pcs_13}, {pcs_12}, {pcs_11}, {pcs_10}, {pcs_9}, {pcs_8}, {pcs_7}, {pcs_6}, {pcs_5}, {pcs_4}, {pcs_3}, {pcs_2}, {pcs_1}, {pcs_0}};	// @[fetch-target-queue.scala:141:21, :242:26]
  wire              _T = bpd_update_repair & REG_1;	// @[fetch-target-queue.scala:227:34, :256:{34,44}]
  wire [4:0]        _bpd_repair_idx_T_8 = bpd_repair_idx + 5'h1;	// @[fetch-target-queue.scala:135:27, :228:27, util.scala:203:14]
  wire [4:0]        _do_commit_update_T_7 = bpd_ptr + 5'h1;	// @[fetch-target-queue.scala:133:27, :135:27, util.scala:203:14]
  wire              do_commit_update = ~bpd_update_mispredict & ~bpd_update_repair & bpd_ptr != deq_ptr & enq_ptr != _do_commit_update_T_7 & ~io_brupdate_b2_mispredict & ~io_redirect_valid & ~do_commit_update_REG;	// @[fetch-target-queue.scala:133:27, :134:27, :135:27, :226:38, :227:34, :269:31, :270:31, :271:40, :272:40, :273:31, :274:{31,50,53,61}, util.scala:203:14]
  wire [1:0]        _GEN_43 = _GEN_37[io_redirect_bits];	// @[fetch-target-queue.scala:234:26, :312:36]
  wire [3:0]        redirect_new_entry_br_mask = _GEN_41[io_redirect_bits];	// @[fetch-target-queue.scala:234:26, :312:36]
  wire [31:0]       _GEN_44 = {{ram_31_cfi_is_call}, {ram_30_cfi_is_call}, {ram_29_cfi_is_call}, {ram_28_cfi_is_call}, {ram_27_cfi_is_call}, {ram_26_cfi_is_call}, {ram_25_cfi_is_call}, {ram_24_cfi_is_call}, {ram_23_cfi_is_call}, {ram_22_cfi_is_call}, {ram_21_cfi_is_call}, {ram_20_cfi_is_call}, {ram_19_cfi_is_call}, {ram_18_cfi_is_call}, {ram_17_cfi_is_call}, {ram_16_cfi_is_call}, {ram_15_cfi_is_call}, {ram_14_cfi_is_call}, {ram_13_cfi_is_call}, {ram_12_cfi_is_call}, {ram_11_cfi_is_call}, {ram_10_cfi_is_call}, {ram_9_cfi_is_call}, {ram_8_cfi_is_call}, {ram_7_cfi_is_call}, {ram_6_cfi_is_call}, {ram_5_cfi_is_call}, {ram_4_cfi_is_call}, {ram_3_cfi_is_call}, {ram_2_cfi_is_call}, {ram_1_cfi_is_call}, {ram_0_cfi_is_call}};	// @[fetch-target-queue.scala:143:21, :312:36]
  wire [31:0]       _GEN_45 = {{ram_31_cfi_is_ret}, {ram_30_cfi_is_ret}, {ram_29_cfi_is_ret}, {ram_28_cfi_is_ret}, {ram_27_cfi_is_ret}, {ram_26_cfi_is_ret}, {ram_25_cfi_is_ret}, {ram_24_cfi_is_ret}, {ram_23_cfi_is_ret}, {ram_22_cfi_is_ret}, {ram_21_cfi_is_ret}, {ram_20_cfi_is_ret}, {ram_19_cfi_is_ret}, {ram_18_cfi_is_ret}, {ram_17_cfi_is_ret}, {ram_16_cfi_is_ret}, {ram_15_cfi_is_ret}, {ram_14_cfi_is_ret}, {ram_13_cfi_is_ret}, {ram_12_cfi_is_ret}, {ram_11_cfi_is_ret}, {ram_10_cfi_is_ret}, {ram_9_cfi_is_ret}, {ram_8_cfi_is_ret}, {ram_7_cfi_is_ret}, {ram_6_cfi_is_ret}, {ram_5_cfi_is_ret}, {ram_4_cfi_is_ret}, {ram_3_cfi_is_ret}, {ram_2_cfi_is_ret}, {ram_1_cfi_is_ret}, {ram_0_cfi_is_ret}};	// @[fetch-target-queue.scala:143:21, :312:36]
  wire [31:0][39:0] _GEN_46 = {{ram_31_ras_top}, {ram_30_ras_top}, {ram_29_ras_top}, {ram_28_ras_top}, {ram_27_ras_top}, {ram_26_ras_top}, {ram_25_ras_top}, {ram_24_ras_top}, {ram_23_ras_top}, {ram_22_ras_top}, {ram_21_ras_top}, {ram_20_ras_top}, {ram_19_ras_top}, {ram_18_ras_top}, {ram_17_ras_top}, {ram_16_ras_top}, {ram_15_ras_top}, {ram_14_ras_top}, {ram_13_ras_top}, {ram_12_ras_top}, {ram_11_ras_top}, {ram_10_ras_top}, {ram_9_ras_top}, {ram_8_ras_top}, {ram_7_ras_top}, {ram_6_ras_top}, {ram_5_ras_top}, {ram_4_ras_top}, {ram_3_ras_top}, {ram_2_ras_top}, {ram_1_ras_top}, {ram_0_ras_top}};	// @[fetch-target-queue.scala:143:21, :312:36]
  wire [39:0]       redirect_new_entry_ras_top = _GEN_46[io_redirect_bits];	// @[fetch-target-queue.scala:312:36]
  wire [31:0][4:0]  _GEN_47 = {{ram_31_ras_idx}, {ram_30_ras_idx}, {ram_29_ras_idx}, {ram_28_ras_idx}, {ram_27_ras_idx}, {ram_26_ras_idx}, {ram_25_ras_idx}, {ram_24_ras_idx}, {ram_23_ras_idx}, {ram_22_ras_idx}, {ram_21_ras_idx}, {ram_20_ras_idx}, {ram_19_ras_idx}, {ram_18_ras_idx}, {ram_17_ras_idx}, {ram_16_ras_idx}, {ram_15_ras_idx}, {ram_14_ras_idx}, {ram_13_ras_idx}, {ram_12_ras_idx}, {ram_11_ras_idx}, {ram_10_ras_idx}, {ram_9_ras_idx}, {ram_8_ras_idx}, {ram_7_ras_idx}, {ram_6_ras_idx}, {ram_5_ras_idx}, {ram_4_ras_idx}, {ram_3_ras_idx}, {ram_2_ras_idx}, {ram_1_ras_idx}, {ram_0_ras_idx}};	// @[fetch-target-queue.scala:143:21, :312:36]
  wire [4:0]        redirect_new_entry_ras_idx = _GEN_47[io_redirect_bits];	// @[fetch-target-queue.scala:312:36]
  wire [31:0]       _GEN_48 = {{ram_31_start_bank}, {ram_30_start_bank}, {ram_29_start_bank}, {ram_28_start_bank}, {ram_27_start_bank}, {ram_26_start_bank}, {ram_25_start_bank}, {ram_24_start_bank}, {ram_23_start_bank}, {ram_22_start_bank}, {ram_21_start_bank}, {ram_20_start_bank}, {ram_19_start_bank}, {ram_18_start_bank}, {ram_17_start_bank}, {ram_16_start_bank}, {ram_15_start_bank}, {ram_14_start_bank}, {ram_13_start_bank}, {ram_12_start_bank}, {ram_11_start_bank}, {ram_10_start_bank}, {ram_9_start_bank}, {ram_8_start_bank}, {ram_7_start_bank}, {ram_6_start_bank}, {ram_5_start_bank}, {ram_4_start_bank}, {ram_3_start_bank}, {ram_2_start_bank}, {ram_1_start_bank}, {ram_0_start_bank}};	// @[fetch-target-queue.scala:143:21, :312:36]
  wire              _GEN_49 = io_redirect_valid & io_brupdate_b2_mispredict;	// @[fetch-target-queue.scala:312:36, :314:28, :317:38, :320:43]
  wire              redirect_new_entry_cfi_idx_valid = _GEN_49 | _GEN_36[io_redirect_bits];	// @[fetch-target-queue.scala:234:26, :312:36, :314:28, :317:38, :320:43]
  wire              _GEN_50 = ~_GEN_49 | _GEN_43 == io_brupdate_b2_uop_pc_lob[2:1];	// @[fetch-target-queue.scala:312:36, :314:28, :317:38, :320:43, :324:{43,104}]
  wire              redirect_new_entry_cfi_is_call = _GEN_50 & _GEN_44[io_redirect_bits];	// @[fetch-target-queue.scala:312:36, :314:28, :317:38, :324:43]
  wire              redirect_new_entry_cfi_is_ret = _GEN_50 & _GEN_45[io_redirect_bits];	// @[fetch-target-queue.scala:312:36, :314:28, :317:38, :324:43, :325:43]
  wire [4:0]        next_idx = io_get_ftq_pc_0_ftq_idx + 5'h1;	// @[fetch-target-queue.scala:135:27, util.scala:203:14]
  wire              next_is_enq = next_idx == enq_ptr & ghist_1_MPORT_1_en;	// @[Decoupled.scala:51:35, fetch-target-queue.scala:135:27, :347:{33,46}, util.scala:203:14]
  wire              _GEN_51 = _GEN_38[io_redirect_bits];	// @[fetch-target-queue.scala:234:26, :312:36]
  always @(posedge clock) begin
    if (reset) begin
      bpd_ptr <= 5'h0;	// @[fetch-target-queue.scala:133:27]
      deq_ptr <= 5'h0;	// @[fetch-target-queue.scala:133:27, :134:27]
      enq_ptr <= 5'h1;	// @[fetch-target-queue.scala:135:27]
      prev_ghist_old_history <= 64'h0;	// @[fetch-target-queue.scala:155:{27,42}]
      prev_ghist_current_saw_branch_not_taken <= 1'h0;	// @[fetch-target-queue.scala:155:27]
      prev_ghist_ras_idx <= 5'h0;	// @[fetch-target-queue.scala:133:27, :155:27]
      prev_entry_cfi_idx_valid <= 1'h0;	// @[fetch-target-queue.scala:156:27]
      prev_entry_cfi_idx_bits <= 2'h0;	// @[fetch-target-queue.scala:156:{27,42}]
      prev_entry_cfi_taken <= 1'h0;	// @[fetch-target-queue.scala:156:27]
      prev_entry_br_mask <= 4'h0;	// @[fetch-target-queue.scala:156:{27,42}]
      prev_entry_cfi_is_call <= 1'h0;	// @[fetch-target-queue.scala:156:27]
      prev_entry_cfi_is_ret <= 1'h0;	// @[fetch-target-queue.scala:156:27]
      first_empty <= 1'h1;	// @[fetch-target-queue.scala:214:28]
      bpd_update_mispredict <= 1'h0;	// @[fetch-target-queue.scala:226:38]
      bpd_update_repair <= 1'h0;	// @[fetch-target-queue.scala:227:34]
    end
    else begin
      if (do_commit_update)	// @[fetch-target-queue.scala:274:50]
        bpd_ptr <= _do_commit_update_T_7;	// @[fetch-target-queue.scala:133:27, util.scala:203:14]
      if (io_deq_valid)
        deq_ptr <= io_deq_bits;	// @[fetch-target-queue.scala:134:27]
      if (io_redirect_valid)
        enq_ptr <= io_redirect_bits + 5'h1;	// @[fetch-target-queue.scala:135:27, util.scala:203:14]
      else if (ghist_1_MPORT_1_en)	// @[Decoupled.scala:51:35]
        enq_ptr <= _full_T_2;	// @[fetch-target-queue.scala:135:27, util.scala:203:14]
      if (io_redirect_valid | ~REG_3) begin	// @[fetch-target-queue.scala:158:17, :314:28, :332:{23,44}]
        if (ghist_1_MPORT_1_en) begin	// @[Decoupled.scala:51:35]
          if (io_enq_bits_ghist_current_saw_branch_not_taken) begin
            prev_ghist_old_history <= io_enq_bits_ghist_old_history;	// @[fetch-target-queue.scala:155:27]
            prev_ghist_ras_idx <= io_enq_bits_ghist_ras_idx;	// @[fetch-target-queue.scala:155:27]
          end
          else begin
            prev_ghist_old_history <= new_ghist_new_history_old_history;	// @[fetch-target-queue.scala:155:27, frontend.scala:99:37]
            if (_new_ghist_new_history_ras_idx_T)	// @[frontend.scala:124:42]
              prev_ghist_ras_idx <= _new_ghist_new_history_ras_idx_T_3;	// @[fetch-target-queue.scala:155:27, util.scala:203:14]
            else if (_new_ghist_new_history_ras_idx_T_4)	// @[frontend.scala:125:42]
              prev_ghist_ras_idx <= _new_ghist_new_history_ras_idx_T_7;	// @[fetch-target-queue.scala:155:27, util.scala:220:14]
          end
          prev_ghist_current_saw_branch_not_taken <= io_enq_bits_ghist_current_saw_branch_not_taken;	// @[fetch-target-queue.scala:155:27]
          prev_entry_cfi_idx_valid <= io_enq_bits_cfi_idx_valid;	// @[fetch-target-queue.scala:156:27]
          prev_entry_cfi_idx_bits <= io_enq_bits_cfi_idx_bits;	// @[fetch-target-queue.scala:156:27]
          prev_entry_cfi_taken <= io_enq_bits_cfi_idx_valid;	// @[fetch-target-queue.scala:156:27]
          prev_entry_br_mask <= new_entry_br_mask;	// @[fetch-target-queue.scala:156:27, :175:52]
          prev_entry_cfi_is_call <= io_enq_bits_cfi_is_call;	// @[fetch-target-queue.scala:156:27]
          prev_entry_cfi_is_ret <= io_enq_bits_cfi_is_ret;	// @[fetch-target-queue.scala:156:27]
        end
      end
      else begin	// @[fetch-target-queue.scala:158:17, :314:28, :332:44]
        prev_ghist_old_history <= _ghist_0_R0_data[63:0];	// @[fetch-target-queue.scala:144:43, :155:27]
        prev_ghist_current_saw_branch_not_taken <= _ghist_0_R0_data[64];	// @[fetch-target-queue.scala:144:43, :155:27]
        prev_ghist_ras_idx <= _ghist_0_R0_data[71:67];	// @[fetch-target-queue.scala:144:43, :155:27]
        prev_entry_cfi_idx_valid <= prev_entry_REG_cfi_idx_valid;	// @[fetch-target-queue.scala:156:27, :333:26]
        prev_entry_cfi_idx_bits <= prev_entry_REG_cfi_idx_bits;	// @[fetch-target-queue.scala:156:27, :333:26]
        prev_entry_cfi_taken <= prev_entry_REG_cfi_taken;	// @[fetch-target-queue.scala:156:27, :333:26]
        prev_entry_br_mask <= prev_entry_REG_br_mask;	// @[fetch-target-queue.scala:156:27, :333:26]
        prev_entry_cfi_is_call <= prev_entry_REG_cfi_is_call;	// @[fetch-target-queue.scala:156:27, :333:26]
        prev_entry_cfi_is_ret <= prev_entry_REG_cfi_is_ret;	// @[fetch-target-queue.scala:156:27, :333:26]
      end
      first_empty <= ~REG_2 & first_empty;	// @[fetch-target-queue.scala:214:28, :278:{16,80}, :301:17]
      bpd_update_mispredict <= ~io_redirect_valid & REG;	// @[fetch-target-queue.scala:226:38, :245:28, :246:27, :248:{23,52}]
      bpd_update_repair <= ~io_redirect_valid & (REG ? bpd_update_repair : bpd_update_mispredict | (_T | ~(bpd_update_repair & (_bpd_repair_idx_T_8 == bpd_end_idx | bpd_pc == bpd_repair_pc))) & bpd_update_repair);	// @[fetch-target-queue.scala:226:38, :227:34, :229:24, :230:26, :242:26, :245:28, :246:27, :247:27, :248:{23,52}, :252:39, :254:27, :256:{34,69}, :259:35, :261:{48,64}, :262:{14,34}, :263:25, util.scala:203:14]
    end
    if (_GEN_4)	// @[fetch-target-queue.scala:141:21, :158:17, :160:28]
      pcs_0 <= io_enq_bits_pc;	// @[fetch-target-queue.scala:141:21]
    if (_GEN_5)	// @[fetch-target-queue.scala:141:21, :158:17, :160:28]
      pcs_1 <= io_enq_bits_pc;	// @[fetch-target-queue.scala:141:21]
    if (_GEN_6)	// @[fetch-target-queue.scala:141:21, :158:17, :160:28]
      pcs_2 <= io_enq_bits_pc;	// @[fetch-target-queue.scala:141:21]
    if (_GEN_7)	// @[fetch-target-queue.scala:141:21, :158:17, :160:28]
      pcs_3 <= io_enq_bits_pc;	// @[fetch-target-queue.scala:141:21]
    if (_GEN_8)	// @[fetch-target-queue.scala:141:21, :158:17, :160:28]
      pcs_4 <= io_enq_bits_pc;	// @[fetch-target-queue.scala:141:21]
    if (_GEN_9)	// @[fetch-target-queue.scala:141:21, :158:17, :160:28]
      pcs_5 <= io_enq_bits_pc;	// @[fetch-target-queue.scala:141:21]
    if (_GEN_10)	// @[fetch-target-queue.scala:141:21, :158:17, :160:28]
      pcs_6 <= io_enq_bits_pc;	// @[fetch-target-queue.scala:141:21]
    if (_GEN_11)	// @[fetch-target-queue.scala:141:21, :158:17, :160:28]
      pcs_7 <= io_enq_bits_pc;	// @[fetch-target-queue.scala:141:21]
    if (_GEN_12)	// @[fetch-target-queue.scala:141:21, :158:17, :160:28]
      pcs_8 <= io_enq_bits_pc;	// @[fetch-target-queue.scala:141:21]
    if (_GEN_13)	// @[fetch-target-queue.scala:141:21, :158:17, :160:28]
      pcs_9 <= io_enq_bits_pc;	// @[fetch-target-queue.scala:141:21]
    if (_GEN_14)	// @[fetch-target-queue.scala:141:21, :158:17, :160:28]
      pcs_10 <= io_enq_bits_pc;	// @[fetch-target-queue.scala:141:21]
    if (_GEN_15)	// @[fetch-target-queue.scala:141:21, :158:17, :160:28]
      pcs_11 <= io_enq_bits_pc;	// @[fetch-target-queue.scala:141:21]
    if (_GEN_16)	// @[fetch-target-queue.scala:141:21, :158:17, :160:28]
      pcs_12 <= io_enq_bits_pc;	// @[fetch-target-queue.scala:141:21]
    if (_GEN_17)	// @[fetch-target-queue.scala:141:21, :158:17, :160:28]
      pcs_13 <= io_enq_bits_pc;	// @[fetch-target-queue.scala:141:21]
    if (_GEN_18)	// @[fetch-target-queue.scala:141:21, :158:17, :160:28]
      pcs_14 <= io_enq_bits_pc;	// @[fetch-target-queue.scala:141:21]
    if (_GEN_19)	// @[fetch-target-queue.scala:141:21, :158:17, :160:28]
      pcs_15 <= io_enq_bits_pc;	// @[fetch-target-queue.scala:141:21]
    if (_GEN_20)	// @[fetch-target-queue.scala:141:21, :158:17, :160:28]
      pcs_16 <= io_enq_bits_pc;	// @[fetch-target-queue.scala:141:21]
    if (_GEN_21)	// @[fetch-target-queue.scala:141:21, :158:17, :160:28]
      pcs_17 <= io_enq_bits_pc;	// @[fetch-target-queue.scala:141:21]
    if (_GEN_22)	// @[fetch-target-queue.scala:141:21, :158:17, :160:28]
      pcs_18 <= io_enq_bits_pc;	// @[fetch-target-queue.scala:141:21]
    if (_GEN_23)	// @[fetch-target-queue.scala:141:21, :158:17, :160:28]
      pcs_19 <= io_enq_bits_pc;	// @[fetch-target-queue.scala:141:21]
    if (_GEN_24)	// @[fetch-target-queue.scala:141:21, :158:17, :160:28]
      pcs_20 <= io_enq_bits_pc;	// @[fetch-target-queue.scala:141:21]
    if (_GEN_25)	// @[fetch-target-queue.scala:141:21, :158:17, :160:28]
      pcs_21 <= io_enq_bits_pc;	// @[fetch-target-queue.scala:141:21]
    if (_GEN_26)	// @[fetch-target-queue.scala:141:21, :158:17, :160:28]
      pcs_22 <= io_enq_bits_pc;	// @[fetch-target-queue.scala:141:21]
    if (_GEN_27)	// @[fetch-target-queue.scala:141:21, :158:17, :160:28]
      pcs_23 <= io_enq_bits_pc;	// @[fetch-target-queue.scala:141:21]
    if (_GEN_28)	// @[fetch-target-queue.scala:141:21, :158:17, :160:28]
      pcs_24 <= io_enq_bits_pc;	// @[fetch-target-queue.scala:141:21]
    if (_GEN_29)	// @[fetch-target-queue.scala:141:21, :158:17, :160:28]
      pcs_25 <= io_enq_bits_pc;	// @[fetch-target-queue.scala:141:21]
    if (_GEN_30)	// @[fetch-target-queue.scala:141:21, :158:17, :160:28]
      pcs_26 <= io_enq_bits_pc;	// @[fetch-target-queue.scala:141:21]
    if (_GEN_31)	// @[fetch-target-queue.scala:141:21, :158:17, :160:28]
      pcs_27 <= io_enq_bits_pc;	// @[fetch-target-queue.scala:141:21]
    if (_GEN_32)	// @[fetch-target-queue.scala:141:21, :158:17, :160:28]
      pcs_28 <= io_enq_bits_pc;	// @[fetch-target-queue.scala:141:21]
    if (_GEN_33)	// @[fetch-target-queue.scala:141:21, :158:17, :160:28]
      pcs_29 <= io_enq_bits_pc;	// @[fetch-target-queue.scala:141:21]
    if (_GEN_34)	// @[fetch-target-queue.scala:141:21, :158:17, :160:28]
      pcs_30 <= io_enq_bits_pc;	// @[fetch-target-queue.scala:141:21]
    if (_GEN_35)	// @[fetch-target-queue.scala:141:21, :158:17, :160:28]
      pcs_31 <= io_enq_bits_pc;	// @[fetch-target-queue.scala:141:21]
    if (io_redirect_valid | ~(REG_3 & REG_4 == 5'h0)) begin	// @[fetch-target-queue.scala:133:27, :158:17, :314:28, :332:{23,44}, :337:{16,36}]
      if (_GEN_4) begin	// @[fetch-target-queue.scala:141:21, :158:17, :160:28]
        ram_0_cfi_idx_valid <= io_enq_bits_cfi_idx_valid;	// @[fetch-target-queue.scala:143:21]
        ram_0_cfi_idx_bits <= io_enq_bits_cfi_idx_bits;	// @[fetch-target-queue.scala:143:21]
        ram_0_cfi_taken <= io_enq_bits_cfi_idx_valid;	// @[fetch-target-queue.scala:143:21]
        ram_0_cfi_type <= io_enq_bits_cfi_type;	// @[fetch-target-queue.scala:143:21]
        ram_0_br_mask <= new_entry_br_mask;	// @[fetch-target-queue.scala:143:21, :175:52]
        ram_0_cfi_is_call <= io_enq_bits_cfi_is_call;	// @[fetch-target-queue.scala:143:21]
        ram_0_cfi_is_ret <= io_enq_bits_cfi_is_ret;	// @[fetch-target-queue.scala:143:21]
        ram_0_ras_top <= io_enq_bits_ras_top;	// @[fetch-target-queue.scala:143:21]
        ram_0_ras_idx <= io_enq_bits_ghist_ras_idx;	// @[fetch-target-queue.scala:143:21]
      end
      ram_0_cfi_mispredicted <= ~_GEN_4 & ram_0_cfi_mispredicted;	// @[fetch-target-queue.scala:141:21, :143:21, :158:17, :160:28, :195:18]
      ram_0_start_bank <= ~_GEN_4 & ram_0_start_bank;	// @[fetch-target-queue.scala:141:21, :143:21, :158:17, :160:28, :195:18]
    end
    else begin	// @[fetch-target-queue.scala:158:17, :314:28, :332:44]
      ram_0_cfi_idx_valid <= ram_REG_cfi_idx_valid;	// @[fetch-target-queue.scala:143:21, :337:46]
      ram_0_cfi_idx_bits <= ram_REG_cfi_idx_bits;	// @[fetch-target-queue.scala:143:21, :337:46]
      ram_0_cfi_taken <= ram_REG_cfi_taken;	// @[fetch-target-queue.scala:143:21, :337:46]
      ram_0_cfi_mispredicted <= ram_REG_cfi_mispredicted;	// @[fetch-target-queue.scala:143:21, :337:46]
      ram_0_cfi_type <= ram_REG_cfi_type;	// @[fetch-target-queue.scala:143:21, :337:46]
      ram_0_br_mask <= ram_REG_br_mask;	// @[fetch-target-queue.scala:143:21, :337:46]
      ram_0_cfi_is_call <= ram_REG_cfi_is_call;	// @[fetch-target-queue.scala:143:21, :337:46]
      ram_0_cfi_is_ret <= ram_REG_cfi_is_ret;	// @[fetch-target-queue.scala:143:21, :337:46]
      ram_0_ras_top <= ram_REG_ras_top;	// @[fetch-target-queue.scala:143:21, :337:46]
      ram_0_ras_idx <= ram_REG_ras_idx;	// @[fetch-target-queue.scala:143:21, :337:46]
      ram_0_start_bank <= ram_REG_start_bank;	// @[fetch-target-queue.scala:143:21, :337:46]
    end
    if (io_redirect_valid | ~(REG_3 & REG_4 == 5'h1)) begin	// @[fetch-target-queue.scala:135:27, :158:17, :314:28, :332:{23,44}, :337:{16,36}]
      if (_GEN_5) begin	// @[fetch-target-queue.scala:141:21, :158:17, :160:28]
        ram_1_cfi_idx_valid <= io_enq_bits_cfi_idx_valid;	// @[fetch-target-queue.scala:143:21]
        ram_1_cfi_idx_bits <= io_enq_bits_cfi_idx_bits;	// @[fetch-target-queue.scala:143:21]
        ram_1_cfi_taken <= io_enq_bits_cfi_idx_valid;	// @[fetch-target-queue.scala:143:21]
        ram_1_cfi_type <= io_enq_bits_cfi_type;	// @[fetch-target-queue.scala:143:21]
        ram_1_br_mask <= new_entry_br_mask;	// @[fetch-target-queue.scala:143:21, :175:52]
        ram_1_cfi_is_call <= io_enq_bits_cfi_is_call;	// @[fetch-target-queue.scala:143:21]
        ram_1_cfi_is_ret <= io_enq_bits_cfi_is_ret;	// @[fetch-target-queue.scala:143:21]
        ram_1_ras_top <= io_enq_bits_ras_top;	// @[fetch-target-queue.scala:143:21]
        ram_1_ras_idx <= io_enq_bits_ghist_ras_idx;	// @[fetch-target-queue.scala:143:21]
      end
      ram_1_cfi_mispredicted <= ~_GEN_5 & ram_1_cfi_mispredicted;	// @[fetch-target-queue.scala:141:21, :143:21, :158:17, :160:28, :195:18]
      ram_1_start_bank <= ~_GEN_5 & ram_1_start_bank;	// @[fetch-target-queue.scala:141:21, :143:21, :158:17, :160:28, :195:18]
    end
    else begin	// @[fetch-target-queue.scala:158:17, :314:28, :332:44]
      ram_1_cfi_idx_valid <= ram_REG_cfi_idx_valid;	// @[fetch-target-queue.scala:143:21, :337:46]
      ram_1_cfi_idx_bits <= ram_REG_cfi_idx_bits;	// @[fetch-target-queue.scala:143:21, :337:46]
      ram_1_cfi_taken <= ram_REG_cfi_taken;	// @[fetch-target-queue.scala:143:21, :337:46]
      ram_1_cfi_mispredicted <= ram_REG_cfi_mispredicted;	// @[fetch-target-queue.scala:143:21, :337:46]
      ram_1_cfi_type <= ram_REG_cfi_type;	// @[fetch-target-queue.scala:143:21, :337:46]
      ram_1_br_mask <= ram_REG_br_mask;	// @[fetch-target-queue.scala:143:21, :337:46]
      ram_1_cfi_is_call <= ram_REG_cfi_is_call;	// @[fetch-target-queue.scala:143:21, :337:46]
      ram_1_cfi_is_ret <= ram_REG_cfi_is_ret;	// @[fetch-target-queue.scala:143:21, :337:46]
      ram_1_ras_top <= ram_REG_ras_top;	// @[fetch-target-queue.scala:143:21, :337:46]
      ram_1_ras_idx <= ram_REG_ras_idx;	// @[fetch-target-queue.scala:143:21, :337:46]
      ram_1_start_bank <= ram_REG_start_bank;	// @[fetch-target-queue.scala:143:21, :337:46]
    end
    if (io_redirect_valid | ~(REG_3 & REG_4 == 5'h2)) begin	// @[fetch-target-queue.scala:158:17, :160:28, :314:28, :332:{23,44}, :337:{16,36}]
      if (_GEN_6) begin	// @[fetch-target-queue.scala:141:21, :158:17, :160:28]
        ram_2_cfi_idx_valid <= io_enq_bits_cfi_idx_valid;	// @[fetch-target-queue.scala:143:21]
        ram_2_cfi_idx_bits <= io_enq_bits_cfi_idx_bits;	// @[fetch-target-queue.scala:143:21]
        ram_2_cfi_taken <= io_enq_bits_cfi_idx_valid;	// @[fetch-target-queue.scala:143:21]
        ram_2_cfi_type <= io_enq_bits_cfi_type;	// @[fetch-target-queue.scala:143:21]
        ram_2_br_mask <= new_entry_br_mask;	// @[fetch-target-queue.scala:143:21, :175:52]
        ram_2_cfi_is_call <= io_enq_bits_cfi_is_call;	// @[fetch-target-queue.scala:143:21]
        ram_2_cfi_is_ret <= io_enq_bits_cfi_is_ret;	// @[fetch-target-queue.scala:143:21]
        ram_2_ras_top <= io_enq_bits_ras_top;	// @[fetch-target-queue.scala:143:21]
        ram_2_ras_idx <= io_enq_bits_ghist_ras_idx;	// @[fetch-target-queue.scala:143:21]
      end
      ram_2_cfi_mispredicted <= ~_GEN_6 & ram_2_cfi_mispredicted;	// @[fetch-target-queue.scala:141:21, :143:21, :158:17, :160:28, :195:18]
      ram_2_start_bank <= ~_GEN_6 & ram_2_start_bank;	// @[fetch-target-queue.scala:141:21, :143:21, :158:17, :160:28, :195:18]
    end
    else begin	// @[fetch-target-queue.scala:158:17, :314:28, :332:44]
      ram_2_cfi_idx_valid <= ram_REG_cfi_idx_valid;	// @[fetch-target-queue.scala:143:21, :337:46]
      ram_2_cfi_idx_bits <= ram_REG_cfi_idx_bits;	// @[fetch-target-queue.scala:143:21, :337:46]
      ram_2_cfi_taken <= ram_REG_cfi_taken;	// @[fetch-target-queue.scala:143:21, :337:46]
      ram_2_cfi_mispredicted <= ram_REG_cfi_mispredicted;	// @[fetch-target-queue.scala:143:21, :337:46]
      ram_2_cfi_type <= ram_REG_cfi_type;	// @[fetch-target-queue.scala:143:21, :337:46]
      ram_2_br_mask <= ram_REG_br_mask;	// @[fetch-target-queue.scala:143:21, :337:46]
      ram_2_cfi_is_call <= ram_REG_cfi_is_call;	// @[fetch-target-queue.scala:143:21, :337:46]
      ram_2_cfi_is_ret <= ram_REG_cfi_is_ret;	// @[fetch-target-queue.scala:143:21, :337:46]
      ram_2_ras_top <= ram_REG_ras_top;	// @[fetch-target-queue.scala:143:21, :337:46]
      ram_2_ras_idx <= ram_REG_ras_idx;	// @[fetch-target-queue.scala:143:21, :337:46]
      ram_2_start_bank <= ram_REG_start_bank;	// @[fetch-target-queue.scala:143:21, :337:46]
    end
    if (io_redirect_valid | ~(REG_3 & REG_4 == 5'h3)) begin	// @[fetch-target-queue.scala:158:17, :160:28, :314:28, :332:{23,44}, :337:{16,36}]
      if (_GEN_7) begin	// @[fetch-target-queue.scala:141:21, :158:17, :160:28]
        ram_3_cfi_idx_valid <= io_enq_bits_cfi_idx_valid;	// @[fetch-target-queue.scala:143:21]
        ram_3_cfi_idx_bits <= io_enq_bits_cfi_idx_bits;	// @[fetch-target-queue.scala:143:21]
        ram_3_cfi_taken <= io_enq_bits_cfi_idx_valid;	// @[fetch-target-queue.scala:143:21]
        ram_3_cfi_type <= io_enq_bits_cfi_type;	// @[fetch-target-queue.scala:143:21]
        ram_3_br_mask <= new_entry_br_mask;	// @[fetch-target-queue.scala:143:21, :175:52]
        ram_3_cfi_is_call <= io_enq_bits_cfi_is_call;	// @[fetch-target-queue.scala:143:21]
        ram_3_cfi_is_ret <= io_enq_bits_cfi_is_ret;	// @[fetch-target-queue.scala:143:21]
        ram_3_ras_top <= io_enq_bits_ras_top;	// @[fetch-target-queue.scala:143:21]
        ram_3_ras_idx <= io_enq_bits_ghist_ras_idx;	// @[fetch-target-queue.scala:143:21]
      end
      ram_3_cfi_mispredicted <= ~_GEN_7 & ram_3_cfi_mispredicted;	// @[fetch-target-queue.scala:141:21, :143:21, :158:17, :160:28, :195:18]
      ram_3_start_bank <= ~_GEN_7 & ram_3_start_bank;	// @[fetch-target-queue.scala:141:21, :143:21, :158:17, :160:28, :195:18]
    end
    else begin	// @[fetch-target-queue.scala:158:17, :314:28, :332:44]
      ram_3_cfi_idx_valid <= ram_REG_cfi_idx_valid;	// @[fetch-target-queue.scala:143:21, :337:46]
      ram_3_cfi_idx_bits <= ram_REG_cfi_idx_bits;	// @[fetch-target-queue.scala:143:21, :337:46]
      ram_3_cfi_taken <= ram_REG_cfi_taken;	// @[fetch-target-queue.scala:143:21, :337:46]
      ram_3_cfi_mispredicted <= ram_REG_cfi_mispredicted;	// @[fetch-target-queue.scala:143:21, :337:46]
      ram_3_cfi_type <= ram_REG_cfi_type;	// @[fetch-target-queue.scala:143:21, :337:46]
      ram_3_br_mask <= ram_REG_br_mask;	// @[fetch-target-queue.scala:143:21, :337:46]
      ram_3_cfi_is_call <= ram_REG_cfi_is_call;	// @[fetch-target-queue.scala:143:21, :337:46]
      ram_3_cfi_is_ret <= ram_REG_cfi_is_ret;	// @[fetch-target-queue.scala:143:21, :337:46]
      ram_3_ras_top <= ram_REG_ras_top;	// @[fetch-target-queue.scala:143:21, :337:46]
      ram_3_ras_idx <= ram_REG_ras_idx;	// @[fetch-target-queue.scala:143:21, :337:46]
      ram_3_start_bank <= ram_REG_start_bank;	// @[fetch-target-queue.scala:143:21, :337:46]
    end
    if (io_redirect_valid | ~(REG_3 & REG_4 == 5'h4)) begin	// @[fetch-target-queue.scala:158:17, :160:28, :314:28, :332:{23,44}, :337:{16,36}]
      if (_GEN_8) begin	// @[fetch-target-queue.scala:141:21, :158:17, :160:28]
        ram_4_cfi_idx_valid <= io_enq_bits_cfi_idx_valid;	// @[fetch-target-queue.scala:143:21]
        ram_4_cfi_idx_bits <= io_enq_bits_cfi_idx_bits;	// @[fetch-target-queue.scala:143:21]
        ram_4_cfi_taken <= io_enq_bits_cfi_idx_valid;	// @[fetch-target-queue.scala:143:21]
        ram_4_cfi_type <= io_enq_bits_cfi_type;	// @[fetch-target-queue.scala:143:21]
        ram_4_br_mask <= new_entry_br_mask;	// @[fetch-target-queue.scala:143:21, :175:52]
        ram_4_cfi_is_call <= io_enq_bits_cfi_is_call;	// @[fetch-target-queue.scala:143:21]
        ram_4_cfi_is_ret <= io_enq_bits_cfi_is_ret;	// @[fetch-target-queue.scala:143:21]
        ram_4_ras_top <= io_enq_bits_ras_top;	// @[fetch-target-queue.scala:143:21]
        ram_4_ras_idx <= io_enq_bits_ghist_ras_idx;	// @[fetch-target-queue.scala:143:21]
      end
      ram_4_cfi_mispredicted <= ~_GEN_8 & ram_4_cfi_mispredicted;	// @[fetch-target-queue.scala:141:21, :143:21, :158:17, :160:28, :195:18]
      ram_4_start_bank <= ~_GEN_8 & ram_4_start_bank;	// @[fetch-target-queue.scala:141:21, :143:21, :158:17, :160:28, :195:18]
    end
    else begin	// @[fetch-target-queue.scala:158:17, :314:28, :332:44]
      ram_4_cfi_idx_valid <= ram_REG_cfi_idx_valid;	// @[fetch-target-queue.scala:143:21, :337:46]
      ram_4_cfi_idx_bits <= ram_REG_cfi_idx_bits;	// @[fetch-target-queue.scala:143:21, :337:46]
      ram_4_cfi_taken <= ram_REG_cfi_taken;	// @[fetch-target-queue.scala:143:21, :337:46]
      ram_4_cfi_mispredicted <= ram_REG_cfi_mispredicted;	// @[fetch-target-queue.scala:143:21, :337:46]
      ram_4_cfi_type <= ram_REG_cfi_type;	// @[fetch-target-queue.scala:143:21, :337:46]
      ram_4_br_mask <= ram_REG_br_mask;	// @[fetch-target-queue.scala:143:21, :337:46]
      ram_4_cfi_is_call <= ram_REG_cfi_is_call;	// @[fetch-target-queue.scala:143:21, :337:46]
      ram_4_cfi_is_ret <= ram_REG_cfi_is_ret;	// @[fetch-target-queue.scala:143:21, :337:46]
      ram_4_ras_top <= ram_REG_ras_top;	// @[fetch-target-queue.scala:143:21, :337:46]
      ram_4_ras_idx <= ram_REG_ras_idx;	// @[fetch-target-queue.scala:143:21, :337:46]
      ram_4_start_bank <= ram_REG_start_bank;	// @[fetch-target-queue.scala:143:21, :337:46]
    end
    if (io_redirect_valid | ~(REG_3 & REG_4 == 5'h5)) begin	// @[fetch-target-queue.scala:158:17, :160:28, :314:28, :332:{23,44}, :337:{16,36}]
      if (_GEN_9) begin	// @[fetch-target-queue.scala:141:21, :158:17, :160:28]
        ram_5_cfi_idx_valid <= io_enq_bits_cfi_idx_valid;	// @[fetch-target-queue.scala:143:21]
        ram_5_cfi_idx_bits <= io_enq_bits_cfi_idx_bits;	// @[fetch-target-queue.scala:143:21]
        ram_5_cfi_taken <= io_enq_bits_cfi_idx_valid;	// @[fetch-target-queue.scala:143:21]
        ram_5_cfi_type <= io_enq_bits_cfi_type;	// @[fetch-target-queue.scala:143:21]
        ram_5_br_mask <= new_entry_br_mask;	// @[fetch-target-queue.scala:143:21, :175:52]
        ram_5_cfi_is_call <= io_enq_bits_cfi_is_call;	// @[fetch-target-queue.scala:143:21]
        ram_5_cfi_is_ret <= io_enq_bits_cfi_is_ret;	// @[fetch-target-queue.scala:143:21]
        ram_5_ras_top <= io_enq_bits_ras_top;	// @[fetch-target-queue.scala:143:21]
        ram_5_ras_idx <= io_enq_bits_ghist_ras_idx;	// @[fetch-target-queue.scala:143:21]
      end
      ram_5_cfi_mispredicted <= ~_GEN_9 & ram_5_cfi_mispredicted;	// @[fetch-target-queue.scala:141:21, :143:21, :158:17, :160:28, :195:18]
      ram_5_start_bank <= ~_GEN_9 & ram_5_start_bank;	// @[fetch-target-queue.scala:141:21, :143:21, :158:17, :160:28, :195:18]
    end
    else begin	// @[fetch-target-queue.scala:158:17, :314:28, :332:44]
      ram_5_cfi_idx_valid <= ram_REG_cfi_idx_valid;	// @[fetch-target-queue.scala:143:21, :337:46]
      ram_5_cfi_idx_bits <= ram_REG_cfi_idx_bits;	// @[fetch-target-queue.scala:143:21, :337:46]
      ram_5_cfi_taken <= ram_REG_cfi_taken;	// @[fetch-target-queue.scala:143:21, :337:46]
      ram_5_cfi_mispredicted <= ram_REG_cfi_mispredicted;	// @[fetch-target-queue.scala:143:21, :337:46]
      ram_5_cfi_type <= ram_REG_cfi_type;	// @[fetch-target-queue.scala:143:21, :337:46]
      ram_5_br_mask <= ram_REG_br_mask;	// @[fetch-target-queue.scala:143:21, :337:46]
      ram_5_cfi_is_call <= ram_REG_cfi_is_call;	// @[fetch-target-queue.scala:143:21, :337:46]
      ram_5_cfi_is_ret <= ram_REG_cfi_is_ret;	// @[fetch-target-queue.scala:143:21, :337:46]
      ram_5_ras_top <= ram_REG_ras_top;	// @[fetch-target-queue.scala:143:21, :337:46]
      ram_5_ras_idx <= ram_REG_ras_idx;	// @[fetch-target-queue.scala:143:21, :337:46]
      ram_5_start_bank <= ram_REG_start_bank;	// @[fetch-target-queue.scala:143:21, :337:46]
    end
    if (io_redirect_valid | ~(REG_3 & REG_4 == 5'h6)) begin	// @[fetch-target-queue.scala:158:17, :160:28, :314:28, :332:{23,44}, :337:{16,36}]
      if (_GEN_10) begin	// @[fetch-target-queue.scala:141:21, :158:17, :160:28]
        ram_6_cfi_idx_valid <= io_enq_bits_cfi_idx_valid;	// @[fetch-target-queue.scala:143:21]
        ram_6_cfi_idx_bits <= io_enq_bits_cfi_idx_bits;	// @[fetch-target-queue.scala:143:21]
        ram_6_cfi_taken <= io_enq_bits_cfi_idx_valid;	// @[fetch-target-queue.scala:143:21]
        ram_6_cfi_type <= io_enq_bits_cfi_type;	// @[fetch-target-queue.scala:143:21]
        ram_6_br_mask <= new_entry_br_mask;	// @[fetch-target-queue.scala:143:21, :175:52]
        ram_6_cfi_is_call <= io_enq_bits_cfi_is_call;	// @[fetch-target-queue.scala:143:21]
        ram_6_cfi_is_ret <= io_enq_bits_cfi_is_ret;	// @[fetch-target-queue.scala:143:21]
        ram_6_ras_top <= io_enq_bits_ras_top;	// @[fetch-target-queue.scala:143:21]
        ram_6_ras_idx <= io_enq_bits_ghist_ras_idx;	// @[fetch-target-queue.scala:143:21]
      end
      ram_6_cfi_mispredicted <= ~_GEN_10 & ram_6_cfi_mispredicted;	// @[fetch-target-queue.scala:141:21, :143:21, :158:17, :160:28, :195:18]
      ram_6_start_bank <= ~_GEN_10 & ram_6_start_bank;	// @[fetch-target-queue.scala:141:21, :143:21, :158:17, :160:28, :195:18]
    end
    else begin	// @[fetch-target-queue.scala:158:17, :314:28, :332:44]
      ram_6_cfi_idx_valid <= ram_REG_cfi_idx_valid;	// @[fetch-target-queue.scala:143:21, :337:46]
      ram_6_cfi_idx_bits <= ram_REG_cfi_idx_bits;	// @[fetch-target-queue.scala:143:21, :337:46]
      ram_6_cfi_taken <= ram_REG_cfi_taken;	// @[fetch-target-queue.scala:143:21, :337:46]
      ram_6_cfi_mispredicted <= ram_REG_cfi_mispredicted;	// @[fetch-target-queue.scala:143:21, :337:46]
      ram_6_cfi_type <= ram_REG_cfi_type;	// @[fetch-target-queue.scala:143:21, :337:46]
      ram_6_br_mask <= ram_REG_br_mask;	// @[fetch-target-queue.scala:143:21, :337:46]
      ram_6_cfi_is_call <= ram_REG_cfi_is_call;	// @[fetch-target-queue.scala:143:21, :337:46]
      ram_6_cfi_is_ret <= ram_REG_cfi_is_ret;	// @[fetch-target-queue.scala:143:21, :337:46]
      ram_6_ras_top <= ram_REG_ras_top;	// @[fetch-target-queue.scala:143:21, :337:46]
      ram_6_ras_idx <= ram_REG_ras_idx;	// @[fetch-target-queue.scala:143:21, :337:46]
      ram_6_start_bank <= ram_REG_start_bank;	// @[fetch-target-queue.scala:143:21, :337:46]
    end
    if (io_redirect_valid | ~(REG_3 & REG_4 == 5'h7)) begin	// @[fetch-target-queue.scala:158:17, :160:28, :314:28, :332:{23,44}, :337:{16,36}]
      if (_GEN_11) begin	// @[fetch-target-queue.scala:141:21, :158:17, :160:28]
        ram_7_cfi_idx_valid <= io_enq_bits_cfi_idx_valid;	// @[fetch-target-queue.scala:143:21]
        ram_7_cfi_idx_bits <= io_enq_bits_cfi_idx_bits;	// @[fetch-target-queue.scala:143:21]
        ram_7_cfi_taken <= io_enq_bits_cfi_idx_valid;	// @[fetch-target-queue.scala:143:21]
        ram_7_cfi_type <= io_enq_bits_cfi_type;	// @[fetch-target-queue.scala:143:21]
        ram_7_br_mask <= new_entry_br_mask;	// @[fetch-target-queue.scala:143:21, :175:52]
        ram_7_cfi_is_call <= io_enq_bits_cfi_is_call;	// @[fetch-target-queue.scala:143:21]
        ram_7_cfi_is_ret <= io_enq_bits_cfi_is_ret;	// @[fetch-target-queue.scala:143:21]
        ram_7_ras_top <= io_enq_bits_ras_top;	// @[fetch-target-queue.scala:143:21]
        ram_7_ras_idx <= io_enq_bits_ghist_ras_idx;	// @[fetch-target-queue.scala:143:21]
      end
      ram_7_cfi_mispredicted <= ~_GEN_11 & ram_7_cfi_mispredicted;	// @[fetch-target-queue.scala:141:21, :143:21, :158:17, :160:28, :195:18]
      ram_7_start_bank <= ~_GEN_11 & ram_7_start_bank;	// @[fetch-target-queue.scala:141:21, :143:21, :158:17, :160:28, :195:18]
    end
    else begin	// @[fetch-target-queue.scala:158:17, :314:28, :332:44]
      ram_7_cfi_idx_valid <= ram_REG_cfi_idx_valid;	// @[fetch-target-queue.scala:143:21, :337:46]
      ram_7_cfi_idx_bits <= ram_REG_cfi_idx_bits;	// @[fetch-target-queue.scala:143:21, :337:46]
      ram_7_cfi_taken <= ram_REG_cfi_taken;	// @[fetch-target-queue.scala:143:21, :337:46]
      ram_7_cfi_mispredicted <= ram_REG_cfi_mispredicted;	// @[fetch-target-queue.scala:143:21, :337:46]
      ram_7_cfi_type <= ram_REG_cfi_type;	// @[fetch-target-queue.scala:143:21, :337:46]
      ram_7_br_mask <= ram_REG_br_mask;	// @[fetch-target-queue.scala:143:21, :337:46]
      ram_7_cfi_is_call <= ram_REG_cfi_is_call;	// @[fetch-target-queue.scala:143:21, :337:46]
      ram_7_cfi_is_ret <= ram_REG_cfi_is_ret;	// @[fetch-target-queue.scala:143:21, :337:46]
      ram_7_ras_top <= ram_REG_ras_top;	// @[fetch-target-queue.scala:143:21, :337:46]
      ram_7_ras_idx <= ram_REG_ras_idx;	// @[fetch-target-queue.scala:143:21, :337:46]
      ram_7_start_bank <= ram_REG_start_bank;	// @[fetch-target-queue.scala:143:21, :337:46]
    end
    if (io_redirect_valid | ~(REG_3 & REG_4 == 5'h8)) begin	// @[fetch-target-queue.scala:158:17, :160:28, :314:28, :332:{23,44}, :337:{16,36}]
      if (_GEN_12) begin	// @[fetch-target-queue.scala:141:21, :158:17, :160:28]
        ram_8_cfi_idx_valid <= io_enq_bits_cfi_idx_valid;	// @[fetch-target-queue.scala:143:21]
        ram_8_cfi_idx_bits <= io_enq_bits_cfi_idx_bits;	// @[fetch-target-queue.scala:143:21]
        ram_8_cfi_taken <= io_enq_bits_cfi_idx_valid;	// @[fetch-target-queue.scala:143:21]
        ram_8_cfi_type <= io_enq_bits_cfi_type;	// @[fetch-target-queue.scala:143:21]
        ram_8_br_mask <= new_entry_br_mask;	// @[fetch-target-queue.scala:143:21, :175:52]
        ram_8_cfi_is_call <= io_enq_bits_cfi_is_call;	// @[fetch-target-queue.scala:143:21]
        ram_8_cfi_is_ret <= io_enq_bits_cfi_is_ret;	// @[fetch-target-queue.scala:143:21]
        ram_8_ras_top <= io_enq_bits_ras_top;	// @[fetch-target-queue.scala:143:21]
        ram_8_ras_idx <= io_enq_bits_ghist_ras_idx;	// @[fetch-target-queue.scala:143:21]
      end
      ram_8_cfi_mispredicted <= ~_GEN_12 & ram_8_cfi_mispredicted;	// @[fetch-target-queue.scala:141:21, :143:21, :158:17, :160:28, :195:18]
      ram_8_start_bank <= ~_GEN_12 & ram_8_start_bank;	// @[fetch-target-queue.scala:141:21, :143:21, :158:17, :160:28, :195:18]
    end
    else begin	// @[fetch-target-queue.scala:158:17, :314:28, :332:44]
      ram_8_cfi_idx_valid <= ram_REG_cfi_idx_valid;	// @[fetch-target-queue.scala:143:21, :337:46]
      ram_8_cfi_idx_bits <= ram_REG_cfi_idx_bits;	// @[fetch-target-queue.scala:143:21, :337:46]
      ram_8_cfi_taken <= ram_REG_cfi_taken;	// @[fetch-target-queue.scala:143:21, :337:46]
      ram_8_cfi_mispredicted <= ram_REG_cfi_mispredicted;	// @[fetch-target-queue.scala:143:21, :337:46]
      ram_8_cfi_type <= ram_REG_cfi_type;	// @[fetch-target-queue.scala:143:21, :337:46]
      ram_8_br_mask <= ram_REG_br_mask;	// @[fetch-target-queue.scala:143:21, :337:46]
      ram_8_cfi_is_call <= ram_REG_cfi_is_call;	// @[fetch-target-queue.scala:143:21, :337:46]
      ram_8_cfi_is_ret <= ram_REG_cfi_is_ret;	// @[fetch-target-queue.scala:143:21, :337:46]
      ram_8_ras_top <= ram_REG_ras_top;	// @[fetch-target-queue.scala:143:21, :337:46]
      ram_8_ras_idx <= ram_REG_ras_idx;	// @[fetch-target-queue.scala:143:21, :337:46]
      ram_8_start_bank <= ram_REG_start_bank;	// @[fetch-target-queue.scala:143:21, :337:46]
    end
    if (io_redirect_valid | ~(REG_3 & REG_4 == 5'h9)) begin	// @[fetch-target-queue.scala:158:17, :160:28, :314:28, :332:{23,44}, :337:{16,36}]
      if (_GEN_13) begin	// @[fetch-target-queue.scala:141:21, :158:17, :160:28]
        ram_9_cfi_idx_valid <= io_enq_bits_cfi_idx_valid;	// @[fetch-target-queue.scala:143:21]
        ram_9_cfi_idx_bits <= io_enq_bits_cfi_idx_bits;	// @[fetch-target-queue.scala:143:21]
        ram_9_cfi_taken <= io_enq_bits_cfi_idx_valid;	// @[fetch-target-queue.scala:143:21]
        ram_9_cfi_type <= io_enq_bits_cfi_type;	// @[fetch-target-queue.scala:143:21]
        ram_9_br_mask <= new_entry_br_mask;	// @[fetch-target-queue.scala:143:21, :175:52]
        ram_9_cfi_is_call <= io_enq_bits_cfi_is_call;	// @[fetch-target-queue.scala:143:21]
        ram_9_cfi_is_ret <= io_enq_bits_cfi_is_ret;	// @[fetch-target-queue.scala:143:21]
        ram_9_ras_top <= io_enq_bits_ras_top;	// @[fetch-target-queue.scala:143:21]
        ram_9_ras_idx <= io_enq_bits_ghist_ras_idx;	// @[fetch-target-queue.scala:143:21]
      end
      ram_9_cfi_mispredicted <= ~_GEN_13 & ram_9_cfi_mispredicted;	// @[fetch-target-queue.scala:141:21, :143:21, :158:17, :160:28, :195:18]
      ram_9_start_bank <= ~_GEN_13 & ram_9_start_bank;	// @[fetch-target-queue.scala:141:21, :143:21, :158:17, :160:28, :195:18]
    end
    else begin	// @[fetch-target-queue.scala:158:17, :314:28, :332:44]
      ram_9_cfi_idx_valid <= ram_REG_cfi_idx_valid;	// @[fetch-target-queue.scala:143:21, :337:46]
      ram_9_cfi_idx_bits <= ram_REG_cfi_idx_bits;	// @[fetch-target-queue.scala:143:21, :337:46]
      ram_9_cfi_taken <= ram_REG_cfi_taken;	// @[fetch-target-queue.scala:143:21, :337:46]
      ram_9_cfi_mispredicted <= ram_REG_cfi_mispredicted;	// @[fetch-target-queue.scala:143:21, :337:46]
      ram_9_cfi_type <= ram_REG_cfi_type;	// @[fetch-target-queue.scala:143:21, :337:46]
      ram_9_br_mask <= ram_REG_br_mask;	// @[fetch-target-queue.scala:143:21, :337:46]
      ram_9_cfi_is_call <= ram_REG_cfi_is_call;	// @[fetch-target-queue.scala:143:21, :337:46]
      ram_9_cfi_is_ret <= ram_REG_cfi_is_ret;	// @[fetch-target-queue.scala:143:21, :337:46]
      ram_9_ras_top <= ram_REG_ras_top;	// @[fetch-target-queue.scala:143:21, :337:46]
      ram_9_ras_idx <= ram_REG_ras_idx;	// @[fetch-target-queue.scala:143:21, :337:46]
      ram_9_start_bank <= ram_REG_start_bank;	// @[fetch-target-queue.scala:143:21, :337:46]
    end
    if (io_redirect_valid | ~(REG_3 & REG_4 == 5'hA)) begin	// @[fetch-target-queue.scala:158:17, :160:28, :314:28, :332:{23,44}, :337:{16,36}]
      if (_GEN_14) begin	// @[fetch-target-queue.scala:141:21, :158:17, :160:28]
        ram_10_cfi_idx_valid <= io_enq_bits_cfi_idx_valid;	// @[fetch-target-queue.scala:143:21]
        ram_10_cfi_idx_bits <= io_enq_bits_cfi_idx_bits;	// @[fetch-target-queue.scala:143:21]
        ram_10_cfi_taken <= io_enq_bits_cfi_idx_valid;	// @[fetch-target-queue.scala:143:21]
        ram_10_cfi_type <= io_enq_bits_cfi_type;	// @[fetch-target-queue.scala:143:21]
        ram_10_br_mask <= new_entry_br_mask;	// @[fetch-target-queue.scala:143:21, :175:52]
        ram_10_cfi_is_call <= io_enq_bits_cfi_is_call;	// @[fetch-target-queue.scala:143:21]
        ram_10_cfi_is_ret <= io_enq_bits_cfi_is_ret;	// @[fetch-target-queue.scala:143:21]
        ram_10_ras_top <= io_enq_bits_ras_top;	// @[fetch-target-queue.scala:143:21]
        ram_10_ras_idx <= io_enq_bits_ghist_ras_idx;	// @[fetch-target-queue.scala:143:21]
      end
      ram_10_cfi_mispredicted <= ~_GEN_14 & ram_10_cfi_mispredicted;	// @[fetch-target-queue.scala:141:21, :143:21, :158:17, :160:28, :195:18]
      ram_10_start_bank <= ~_GEN_14 & ram_10_start_bank;	// @[fetch-target-queue.scala:141:21, :143:21, :158:17, :160:28, :195:18]
    end
    else begin	// @[fetch-target-queue.scala:158:17, :314:28, :332:44]
      ram_10_cfi_idx_valid <= ram_REG_cfi_idx_valid;	// @[fetch-target-queue.scala:143:21, :337:46]
      ram_10_cfi_idx_bits <= ram_REG_cfi_idx_bits;	// @[fetch-target-queue.scala:143:21, :337:46]
      ram_10_cfi_taken <= ram_REG_cfi_taken;	// @[fetch-target-queue.scala:143:21, :337:46]
      ram_10_cfi_mispredicted <= ram_REG_cfi_mispredicted;	// @[fetch-target-queue.scala:143:21, :337:46]
      ram_10_cfi_type <= ram_REG_cfi_type;	// @[fetch-target-queue.scala:143:21, :337:46]
      ram_10_br_mask <= ram_REG_br_mask;	// @[fetch-target-queue.scala:143:21, :337:46]
      ram_10_cfi_is_call <= ram_REG_cfi_is_call;	// @[fetch-target-queue.scala:143:21, :337:46]
      ram_10_cfi_is_ret <= ram_REG_cfi_is_ret;	// @[fetch-target-queue.scala:143:21, :337:46]
      ram_10_ras_top <= ram_REG_ras_top;	// @[fetch-target-queue.scala:143:21, :337:46]
      ram_10_ras_idx <= ram_REG_ras_idx;	// @[fetch-target-queue.scala:143:21, :337:46]
      ram_10_start_bank <= ram_REG_start_bank;	// @[fetch-target-queue.scala:143:21, :337:46]
    end
    if (io_redirect_valid | ~(REG_3 & REG_4 == 5'hB)) begin	// @[fetch-target-queue.scala:158:17, :160:28, :314:28, :332:{23,44}, :337:{16,36}]
      if (_GEN_15) begin	// @[fetch-target-queue.scala:141:21, :158:17, :160:28]
        ram_11_cfi_idx_valid <= io_enq_bits_cfi_idx_valid;	// @[fetch-target-queue.scala:143:21]
        ram_11_cfi_idx_bits <= io_enq_bits_cfi_idx_bits;	// @[fetch-target-queue.scala:143:21]
        ram_11_cfi_taken <= io_enq_bits_cfi_idx_valid;	// @[fetch-target-queue.scala:143:21]
        ram_11_cfi_type <= io_enq_bits_cfi_type;	// @[fetch-target-queue.scala:143:21]
        ram_11_br_mask <= new_entry_br_mask;	// @[fetch-target-queue.scala:143:21, :175:52]
        ram_11_cfi_is_call <= io_enq_bits_cfi_is_call;	// @[fetch-target-queue.scala:143:21]
        ram_11_cfi_is_ret <= io_enq_bits_cfi_is_ret;	// @[fetch-target-queue.scala:143:21]
        ram_11_ras_top <= io_enq_bits_ras_top;	// @[fetch-target-queue.scala:143:21]
        ram_11_ras_idx <= io_enq_bits_ghist_ras_idx;	// @[fetch-target-queue.scala:143:21]
      end
      ram_11_cfi_mispredicted <= ~_GEN_15 & ram_11_cfi_mispredicted;	// @[fetch-target-queue.scala:141:21, :143:21, :158:17, :160:28, :195:18]
      ram_11_start_bank <= ~_GEN_15 & ram_11_start_bank;	// @[fetch-target-queue.scala:141:21, :143:21, :158:17, :160:28, :195:18]
    end
    else begin	// @[fetch-target-queue.scala:158:17, :314:28, :332:44]
      ram_11_cfi_idx_valid <= ram_REG_cfi_idx_valid;	// @[fetch-target-queue.scala:143:21, :337:46]
      ram_11_cfi_idx_bits <= ram_REG_cfi_idx_bits;	// @[fetch-target-queue.scala:143:21, :337:46]
      ram_11_cfi_taken <= ram_REG_cfi_taken;	// @[fetch-target-queue.scala:143:21, :337:46]
      ram_11_cfi_mispredicted <= ram_REG_cfi_mispredicted;	// @[fetch-target-queue.scala:143:21, :337:46]
      ram_11_cfi_type <= ram_REG_cfi_type;	// @[fetch-target-queue.scala:143:21, :337:46]
      ram_11_br_mask <= ram_REG_br_mask;	// @[fetch-target-queue.scala:143:21, :337:46]
      ram_11_cfi_is_call <= ram_REG_cfi_is_call;	// @[fetch-target-queue.scala:143:21, :337:46]
      ram_11_cfi_is_ret <= ram_REG_cfi_is_ret;	// @[fetch-target-queue.scala:143:21, :337:46]
      ram_11_ras_top <= ram_REG_ras_top;	// @[fetch-target-queue.scala:143:21, :337:46]
      ram_11_ras_idx <= ram_REG_ras_idx;	// @[fetch-target-queue.scala:143:21, :337:46]
      ram_11_start_bank <= ram_REG_start_bank;	// @[fetch-target-queue.scala:143:21, :337:46]
    end
    if (io_redirect_valid | ~(REG_3 & REG_4 == 5'hC)) begin	// @[fetch-target-queue.scala:158:17, :160:28, :314:28, :332:{23,44}, :337:{16,36}]
      if (_GEN_16) begin	// @[fetch-target-queue.scala:141:21, :158:17, :160:28]
        ram_12_cfi_idx_valid <= io_enq_bits_cfi_idx_valid;	// @[fetch-target-queue.scala:143:21]
        ram_12_cfi_idx_bits <= io_enq_bits_cfi_idx_bits;	// @[fetch-target-queue.scala:143:21]
        ram_12_cfi_taken <= io_enq_bits_cfi_idx_valid;	// @[fetch-target-queue.scala:143:21]
        ram_12_cfi_type <= io_enq_bits_cfi_type;	// @[fetch-target-queue.scala:143:21]
        ram_12_br_mask <= new_entry_br_mask;	// @[fetch-target-queue.scala:143:21, :175:52]
        ram_12_cfi_is_call <= io_enq_bits_cfi_is_call;	// @[fetch-target-queue.scala:143:21]
        ram_12_cfi_is_ret <= io_enq_bits_cfi_is_ret;	// @[fetch-target-queue.scala:143:21]
        ram_12_ras_top <= io_enq_bits_ras_top;	// @[fetch-target-queue.scala:143:21]
        ram_12_ras_idx <= io_enq_bits_ghist_ras_idx;	// @[fetch-target-queue.scala:143:21]
      end
      ram_12_cfi_mispredicted <= ~_GEN_16 & ram_12_cfi_mispredicted;	// @[fetch-target-queue.scala:141:21, :143:21, :158:17, :160:28, :195:18]
      ram_12_start_bank <= ~_GEN_16 & ram_12_start_bank;	// @[fetch-target-queue.scala:141:21, :143:21, :158:17, :160:28, :195:18]
    end
    else begin	// @[fetch-target-queue.scala:158:17, :314:28, :332:44]
      ram_12_cfi_idx_valid <= ram_REG_cfi_idx_valid;	// @[fetch-target-queue.scala:143:21, :337:46]
      ram_12_cfi_idx_bits <= ram_REG_cfi_idx_bits;	// @[fetch-target-queue.scala:143:21, :337:46]
      ram_12_cfi_taken <= ram_REG_cfi_taken;	// @[fetch-target-queue.scala:143:21, :337:46]
      ram_12_cfi_mispredicted <= ram_REG_cfi_mispredicted;	// @[fetch-target-queue.scala:143:21, :337:46]
      ram_12_cfi_type <= ram_REG_cfi_type;	// @[fetch-target-queue.scala:143:21, :337:46]
      ram_12_br_mask <= ram_REG_br_mask;	// @[fetch-target-queue.scala:143:21, :337:46]
      ram_12_cfi_is_call <= ram_REG_cfi_is_call;	// @[fetch-target-queue.scala:143:21, :337:46]
      ram_12_cfi_is_ret <= ram_REG_cfi_is_ret;	// @[fetch-target-queue.scala:143:21, :337:46]
      ram_12_ras_top <= ram_REG_ras_top;	// @[fetch-target-queue.scala:143:21, :337:46]
      ram_12_ras_idx <= ram_REG_ras_idx;	// @[fetch-target-queue.scala:143:21, :337:46]
      ram_12_start_bank <= ram_REG_start_bank;	// @[fetch-target-queue.scala:143:21, :337:46]
    end
    if (io_redirect_valid | ~(REG_3 & REG_4 == 5'hD)) begin	// @[fetch-target-queue.scala:158:17, :160:28, :314:28, :332:{23,44}, :337:{16,36}]
      if (_GEN_17) begin	// @[fetch-target-queue.scala:141:21, :158:17, :160:28]
        ram_13_cfi_idx_valid <= io_enq_bits_cfi_idx_valid;	// @[fetch-target-queue.scala:143:21]
        ram_13_cfi_idx_bits <= io_enq_bits_cfi_idx_bits;	// @[fetch-target-queue.scala:143:21]
        ram_13_cfi_taken <= io_enq_bits_cfi_idx_valid;	// @[fetch-target-queue.scala:143:21]
        ram_13_cfi_type <= io_enq_bits_cfi_type;	// @[fetch-target-queue.scala:143:21]
        ram_13_br_mask <= new_entry_br_mask;	// @[fetch-target-queue.scala:143:21, :175:52]
        ram_13_cfi_is_call <= io_enq_bits_cfi_is_call;	// @[fetch-target-queue.scala:143:21]
        ram_13_cfi_is_ret <= io_enq_bits_cfi_is_ret;	// @[fetch-target-queue.scala:143:21]
        ram_13_ras_top <= io_enq_bits_ras_top;	// @[fetch-target-queue.scala:143:21]
        ram_13_ras_idx <= io_enq_bits_ghist_ras_idx;	// @[fetch-target-queue.scala:143:21]
      end
      ram_13_cfi_mispredicted <= ~_GEN_17 & ram_13_cfi_mispredicted;	// @[fetch-target-queue.scala:141:21, :143:21, :158:17, :160:28, :195:18]
      ram_13_start_bank <= ~_GEN_17 & ram_13_start_bank;	// @[fetch-target-queue.scala:141:21, :143:21, :158:17, :160:28, :195:18]
    end
    else begin	// @[fetch-target-queue.scala:158:17, :314:28, :332:44]
      ram_13_cfi_idx_valid <= ram_REG_cfi_idx_valid;	// @[fetch-target-queue.scala:143:21, :337:46]
      ram_13_cfi_idx_bits <= ram_REG_cfi_idx_bits;	// @[fetch-target-queue.scala:143:21, :337:46]
      ram_13_cfi_taken <= ram_REG_cfi_taken;	// @[fetch-target-queue.scala:143:21, :337:46]
      ram_13_cfi_mispredicted <= ram_REG_cfi_mispredicted;	// @[fetch-target-queue.scala:143:21, :337:46]
      ram_13_cfi_type <= ram_REG_cfi_type;	// @[fetch-target-queue.scala:143:21, :337:46]
      ram_13_br_mask <= ram_REG_br_mask;	// @[fetch-target-queue.scala:143:21, :337:46]
      ram_13_cfi_is_call <= ram_REG_cfi_is_call;	// @[fetch-target-queue.scala:143:21, :337:46]
      ram_13_cfi_is_ret <= ram_REG_cfi_is_ret;	// @[fetch-target-queue.scala:143:21, :337:46]
      ram_13_ras_top <= ram_REG_ras_top;	// @[fetch-target-queue.scala:143:21, :337:46]
      ram_13_ras_idx <= ram_REG_ras_idx;	// @[fetch-target-queue.scala:143:21, :337:46]
      ram_13_start_bank <= ram_REG_start_bank;	// @[fetch-target-queue.scala:143:21, :337:46]
    end
    if (io_redirect_valid | ~(REG_3 & REG_4 == 5'hE)) begin	// @[fetch-target-queue.scala:158:17, :160:28, :314:28, :332:{23,44}, :337:{16,36}]
      if (_GEN_18) begin	// @[fetch-target-queue.scala:141:21, :158:17, :160:28]
        ram_14_cfi_idx_valid <= io_enq_bits_cfi_idx_valid;	// @[fetch-target-queue.scala:143:21]
        ram_14_cfi_idx_bits <= io_enq_bits_cfi_idx_bits;	// @[fetch-target-queue.scala:143:21]
        ram_14_cfi_taken <= io_enq_bits_cfi_idx_valid;	// @[fetch-target-queue.scala:143:21]
        ram_14_cfi_type <= io_enq_bits_cfi_type;	// @[fetch-target-queue.scala:143:21]
        ram_14_br_mask <= new_entry_br_mask;	// @[fetch-target-queue.scala:143:21, :175:52]
        ram_14_cfi_is_call <= io_enq_bits_cfi_is_call;	// @[fetch-target-queue.scala:143:21]
        ram_14_cfi_is_ret <= io_enq_bits_cfi_is_ret;	// @[fetch-target-queue.scala:143:21]
        ram_14_ras_top <= io_enq_bits_ras_top;	// @[fetch-target-queue.scala:143:21]
        ram_14_ras_idx <= io_enq_bits_ghist_ras_idx;	// @[fetch-target-queue.scala:143:21]
      end
      ram_14_cfi_mispredicted <= ~_GEN_18 & ram_14_cfi_mispredicted;	// @[fetch-target-queue.scala:141:21, :143:21, :158:17, :160:28, :195:18]
      ram_14_start_bank <= ~_GEN_18 & ram_14_start_bank;	// @[fetch-target-queue.scala:141:21, :143:21, :158:17, :160:28, :195:18]
    end
    else begin	// @[fetch-target-queue.scala:158:17, :314:28, :332:44]
      ram_14_cfi_idx_valid <= ram_REG_cfi_idx_valid;	// @[fetch-target-queue.scala:143:21, :337:46]
      ram_14_cfi_idx_bits <= ram_REG_cfi_idx_bits;	// @[fetch-target-queue.scala:143:21, :337:46]
      ram_14_cfi_taken <= ram_REG_cfi_taken;	// @[fetch-target-queue.scala:143:21, :337:46]
      ram_14_cfi_mispredicted <= ram_REG_cfi_mispredicted;	// @[fetch-target-queue.scala:143:21, :337:46]
      ram_14_cfi_type <= ram_REG_cfi_type;	// @[fetch-target-queue.scala:143:21, :337:46]
      ram_14_br_mask <= ram_REG_br_mask;	// @[fetch-target-queue.scala:143:21, :337:46]
      ram_14_cfi_is_call <= ram_REG_cfi_is_call;	// @[fetch-target-queue.scala:143:21, :337:46]
      ram_14_cfi_is_ret <= ram_REG_cfi_is_ret;	// @[fetch-target-queue.scala:143:21, :337:46]
      ram_14_ras_top <= ram_REG_ras_top;	// @[fetch-target-queue.scala:143:21, :337:46]
      ram_14_ras_idx <= ram_REG_ras_idx;	// @[fetch-target-queue.scala:143:21, :337:46]
      ram_14_start_bank <= ram_REG_start_bank;	// @[fetch-target-queue.scala:143:21, :337:46]
    end
    if (io_redirect_valid | ~(REG_3 & REG_4 == 5'hF)) begin	// @[fetch-target-queue.scala:158:17, :160:28, :314:28, :332:{23,44}, :337:{16,36}]
      if (_GEN_19) begin	// @[fetch-target-queue.scala:141:21, :158:17, :160:28]
        ram_15_cfi_idx_valid <= io_enq_bits_cfi_idx_valid;	// @[fetch-target-queue.scala:143:21]
        ram_15_cfi_idx_bits <= io_enq_bits_cfi_idx_bits;	// @[fetch-target-queue.scala:143:21]
        ram_15_cfi_taken <= io_enq_bits_cfi_idx_valid;	// @[fetch-target-queue.scala:143:21]
        ram_15_cfi_type <= io_enq_bits_cfi_type;	// @[fetch-target-queue.scala:143:21]
        ram_15_br_mask <= new_entry_br_mask;	// @[fetch-target-queue.scala:143:21, :175:52]
        ram_15_cfi_is_call <= io_enq_bits_cfi_is_call;	// @[fetch-target-queue.scala:143:21]
        ram_15_cfi_is_ret <= io_enq_bits_cfi_is_ret;	// @[fetch-target-queue.scala:143:21]
        ram_15_ras_top <= io_enq_bits_ras_top;	// @[fetch-target-queue.scala:143:21]
        ram_15_ras_idx <= io_enq_bits_ghist_ras_idx;	// @[fetch-target-queue.scala:143:21]
      end
      ram_15_cfi_mispredicted <= ~_GEN_19 & ram_15_cfi_mispredicted;	// @[fetch-target-queue.scala:141:21, :143:21, :158:17, :160:28, :195:18]
      ram_15_start_bank <= ~_GEN_19 & ram_15_start_bank;	// @[fetch-target-queue.scala:141:21, :143:21, :158:17, :160:28, :195:18]
    end
    else begin	// @[fetch-target-queue.scala:158:17, :314:28, :332:44]
      ram_15_cfi_idx_valid <= ram_REG_cfi_idx_valid;	// @[fetch-target-queue.scala:143:21, :337:46]
      ram_15_cfi_idx_bits <= ram_REG_cfi_idx_bits;	// @[fetch-target-queue.scala:143:21, :337:46]
      ram_15_cfi_taken <= ram_REG_cfi_taken;	// @[fetch-target-queue.scala:143:21, :337:46]
      ram_15_cfi_mispredicted <= ram_REG_cfi_mispredicted;	// @[fetch-target-queue.scala:143:21, :337:46]
      ram_15_cfi_type <= ram_REG_cfi_type;	// @[fetch-target-queue.scala:143:21, :337:46]
      ram_15_br_mask <= ram_REG_br_mask;	// @[fetch-target-queue.scala:143:21, :337:46]
      ram_15_cfi_is_call <= ram_REG_cfi_is_call;	// @[fetch-target-queue.scala:143:21, :337:46]
      ram_15_cfi_is_ret <= ram_REG_cfi_is_ret;	// @[fetch-target-queue.scala:143:21, :337:46]
      ram_15_ras_top <= ram_REG_ras_top;	// @[fetch-target-queue.scala:143:21, :337:46]
      ram_15_ras_idx <= ram_REG_ras_idx;	// @[fetch-target-queue.scala:143:21, :337:46]
      ram_15_start_bank <= ram_REG_start_bank;	// @[fetch-target-queue.scala:143:21, :337:46]
    end
    if (io_redirect_valid | ~(REG_3 & REG_4 == 5'h10)) begin	// @[fetch-target-queue.scala:158:17, :160:28, :314:28, :332:{23,44}, :337:{16,36}]
      if (_GEN_20) begin	// @[fetch-target-queue.scala:141:21, :158:17, :160:28]
        ram_16_cfi_idx_valid <= io_enq_bits_cfi_idx_valid;	// @[fetch-target-queue.scala:143:21]
        ram_16_cfi_idx_bits <= io_enq_bits_cfi_idx_bits;	// @[fetch-target-queue.scala:143:21]
        ram_16_cfi_taken <= io_enq_bits_cfi_idx_valid;	// @[fetch-target-queue.scala:143:21]
        ram_16_cfi_type <= io_enq_bits_cfi_type;	// @[fetch-target-queue.scala:143:21]
        ram_16_br_mask <= new_entry_br_mask;	// @[fetch-target-queue.scala:143:21, :175:52]
        ram_16_cfi_is_call <= io_enq_bits_cfi_is_call;	// @[fetch-target-queue.scala:143:21]
        ram_16_cfi_is_ret <= io_enq_bits_cfi_is_ret;	// @[fetch-target-queue.scala:143:21]
        ram_16_ras_top <= io_enq_bits_ras_top;	// @[fetch-target-queue.scala:143:21]
        ram_16_ras_idx <= io_enq_bits_ghist_ras_idx;	// @[fetch-target-queue.scala:143:21]
      end
      ram_16_cfi_mispredicted <= ~_GEN_20 & ram_16_cfi_mispredicted;	// @[fetch-target-queue.scala:141:21, :143:21, :158:17, :160:28, :195:18]
      ram_16_start_bank <= ~_GEN_20 & ram_16_start_bank;	// @[fetch-target-queue.scala:141:21, :143:21, :158:17, :160:28, :195:18]
    end
    else begin	// @[fetch-target-queue.scala:158:17, :314:28, :332:44]
      ram_16_cfi_idx_valid <= ram_REG_cfi_idx_valid;	// @[fetch-target-queue.scala:143:21, :337:46]
      ram_16_cfi_idx_bits <= ram_REG_cfi_idx_bits;	// @[fetch-target-queue.scala:143:21, :337:46]
      ram_16_cfi_taken <= ram_REG_cfi_taken;	// @[fetch-target-queue.scala:143:21, :337:46]
      ram_16_cfi_mispredicted <= ram_REG_cfi_mispredicted;	// @[fetch-target-queue.scala:143:21, :337:46]
      ram_16_cfi_type <= ram_REG_cfi_type;	// @[fetch-target-queue.scala:143:21, :337:46]
      ram_16_br_mask <= ram_REG_br_mask;	// @[fetch-target-queue.scala:143:21, :337:46]
      ram_16_cfi_is_call <= ram_REG_cfi_is_call;	// @[fetch-target-queue.scala:143:21, :337:46]
      ram_16_cfi_is_ret <= ram_REG_cfi_is_ret;	// @[fetch-target-queue.scala:143:21, :337:46]
      ram_16_ras_top <= ram_REG_ras_top;	// @[fetch-target-queue.scala:143:21, :337:46]
      ram_16_ras_idx <= ram_REG_ras_idx;	// @[fetch-target-queue.scala:143:21, :337:46]
      ram_16_start_bank <= ram_REG_start_bank;	// @[fetch-target-queue.scala:143:21, :337:46]
    end
    if (io_redirect_valid | ~(REG_3 & REG_4 == 5'h11)) begin	// @[fetch-target-queue.scala:158:17, :160:28, :314:28, :332:{23,44}, :337:{16,36}]
      if (_GEN_21) begin	// @[fetch-target-queue.scala:141:21, :158:17, :160:28]
        ram_17_cfi_idx_valid <= io_enq_bits_cfi_idx_valid;	// @[fetch-target-queue.scala:143:21]
        ram_17_cfi_idx_bits <= io_enq_bits_cfi_idx_bits;	// @[fetch-target-queue.scala:143:21]
        ram_17_cfi_taken <= io_enq_bits_cfi_idx_valid;	// @[fetch-target-queue.scala:143:21]
        ram_17_cfi_type <= io_enq_bits_cfi_type;	// @[fetch-target-queue.scala:143:21]
        ram_17_br_mask <= new_entry_br_mask;	// @[fetch-target-queue.scala:143:21, :175:52]
        ram_17_cfi_is_call <= io_enq_bits_cfi_is_call;	// @[fetch-target-queue.scala:143:21]
        ram_17_cfi_is_ret <= io_enq_bits_cfi_is_ret;	// @[fetch-target-queue.scala:143:21]
        ram_17_ras_top <= io_enq_bits_ras_top;	// @[fetch-target-queue.scala:143:21]
        ram_17_ras_idx <= io_enq_bits_ghist_ras_idx;	// @[fetch-target-queue.scala:143:21]
      end
      ram_17_cfi_mispredicted <= ~_GEN_21 & ram_17_cfi_mispredicted;	// @[fetch-target-queue.scala:141:21, :143:21, :158:17, :160:28, :195:18]
      ram_17_start_bank <= ~_GEN_21 & ram_17_start_bank;	// @[fetch-target-queue.scala:141:21, :143:21, :158:17, :160:28, :195:18]
    end
    else begin	// @[fetch-target-queue.scala:158:17, :314:28, :332:44]
      ram_17_cfi_idx_valid <= ram_REG_cfi_idx_valid;	// @[fetch-target-queue.scala:143:21, :337:46]
      ram_17_cfi_idx_bits <= ram_REG_cfi_idx_bits;	// @[fetch-target-queue.scala:143:21, :337:46]
      ram_17_cfi_taken <= ram_REG_cfi_taken;	// @[fetch-target-queue.scala:143:21, :337:46]
      ram_17_cfi_mispredicted <= ram_REG_cfi_mispredicted;	// @[fetch-target-queue.scala:143:21, :337:46]
      ram_17_cfi_type <= ram_REG_cfi_type;	// @[fetch-target-queue.scala:143:21, :337:46]
      ram_17_br_mask <= ram_REG_br_mask;	// @[fetch-target-queue.scala:143:21, :337:46]
      ram_17_cfi_is_call <= ram_REG_cfi_is_call;	// @[fetch-target-queue.scala:143:21, :337:46]
      ram_17_cfi_is_ret <= ram_REG_cfi_is_ret;	// @[fetch-target-queue.scala:143:21, :337:46]
      ram_17_ras_top <= ram_REG_ras_top;	// @[fetch-target-queue.scala:143:21, :337:46]
      ram_17_ras_idx <= ram_REG_ras_idx;	// @[fetch-target-queue.scala:143:21, :337:46]
      ram_17_start_bank <= ram_REG_start_bank;	// @[fetch-target-queue.scala:143:21, :337:46]
    end
    if (io_redirect_valid | ~(REG_3 & REG_4 == 5'h12)) begin	// @[fetch-target-queue.scala:158:17, :160:28, :314:28, :332:{23,44}, :337:{16,36}]
      if (_GEN_22) begin	// @[fetch-target-queue.scala:141:21, :158:17, :160:28]
        ram_18_cfi_idx_valid <= io_enq_bits_cfi_idx_valid;	// @[fetch-target-queue.scala:143:21]
        ram_18_cfi_idx_bits <= io_enq_bits_cfi_idx_bits;	// @[fetch-target-queue.scala:143:21]
        ram_18_cfi_taken <= io_enq_bits_cfi_idx_valid;	// @[fetch-target-queue.scala:143:21]
        ram_18_cfi_type <= io_enq_bits_cfi_type;	// @[fetch-target-queue.scala:143:21]
        ram_18_br_mask <= new_entry_br_mask;	// @[fetch-target-queue.scala:143:21, :175:52]
        ram_18_cfi_is_call <= io_enq_bits_cfi_is_call;	// @[fetch-target-queue.scala:143:21]
        ram_18_cfi_is_ret <= io_enq_bits_cfi_is_ret;	// @[fetch-target-queue.scala:143:21]
        ram_18_ras_top <= io_enq_bits_ras_top;	// @[fetch-target-queue.scala:143:21]
        ram_18_ras_idx <= io_enq_bits_ghist_ras_idx;	// @[fetch-target-queue.scala:143:21]
      end
      ram_18_cfi_mispredicted <= ~_GEN_22 & ram_18_cfi_mispredicted;	// @[fetch-target-queue.scala:141:21, :143:21, :158:17, :160:28, :195:18]
      ram_18_start_bank <= ~_GEN_22 & ram_18_start_bank;	// @[fetch-target-queue.scala:141:21, :143:21, :158:17, :160:28, :195:18]
    end
    else begin	// @[fetch-target-queue.scala:158:17, :314:28, :332:44]
      ram_18_cfi_idx_valid <= ram_REG_cfi_idx_valid;	// @[fetch-target-queue.scala:143:21, :337:46]
      ram_18_cfi_idx_bits <= ram_REG_cfi_idx_bits;	// @[fetch-target-queue.scala:143:21, :337:46]
      ram_18_cfi_taken <= ram_REG_cfi_taken;	// @[fetch-target-queue.scala:143:21, :337:46]
      ram_18_cfi_mispredicted <= ram_REG_cfi_mispredicted;	// @[fetch-target-queue.scala:143:21, :337:46]
      ram_18_cfi_type <= ram_REG_cfi_type;	// @[fetch-target-queue.scala:143:21, :337:46]
      ram_18_br_mask <= ram_REG_br_mask;	// @[fetch-target-queue.scala:143:21, :337:46]
      ram_18_cfi_is_call <= ram_REG_cfi_is_call;	// @[fetch-target-queue.scala:143:21, :337:46]
      ram_18_cfi_is_ret <= ram_REG_cfi_is_ret;	// @[fetch-target-queue.scala:143:21, :337:46]
      ram_18_ras_top <= ram_REG_ras_top;	// @[fetch-target-queue.scala:143:21, :337:46]
      ram_18_ras_idx <= ram_REG_ras_idx;	// @[fetch-target-queue.scala:143:21, :337:46]
      ram_18_start_bank <= ram_REG_start_bank;	// @[fetch-target-queue.scala:143:21, :337:46]
    end
    if (io_redirect_valid | ~(REG_3 & REG_4 == 5'h13)) begin	// @[fetch-target-queue.scala:158:17, :160:28, :314:28, :332:{23,44}, :337:{16,36}]
      if (_GEN_23) begin	// @[fetch-target-queue.scala:141:21, :158:17, :160:28]
        ram_19_cfi_idx_valid <= io_enq_bits_cfi_idx_valid;	// @[fetch-target-queue.scala:143:21]
        ram_19_cfi_idx_bits <= io_enq_bits_cfi_idx_bits;	// @[fetch-target-queue.scala:143:21]
        ram_19_cfi_taken <= io_enq_bits_cfi_idx_valid;	// @[fetch-target-queue.scala:143:21]
        ram_19_cfi_type <= io_enq_bits_cfi_type;	// @[fetch-target-queue.scala:143:21]
        ram_19_br_mask <= new_entry_br_mask;	// @[fetch-target-queue.scala:143:21, :175:52]
        ram_19_cfi_is_call <= io_enq_bits_cfi_is_call;	// @[fetch-target-queue.scala:143:21]
        ram_19_cfi_is_ret <= io_enq_bits_cfi_is_ret;	// @[fetch-target-queue.scala:143:21]
        ram_19_ras_top <= io_enq_bits_ras_top;	// @[fetch-target-queue.scala:143:21]
        ram_19_ras_idx <= io_enq_bits_ghist_ras_idx;	// @[fetch-target-queue.scala:143:21]
      end
      ram_19_cfi_mispredicted <= ~_GEN_23 & ram_19_cfi_mispredicted;	// @[fetch-target-queue.scala:141:21, :143:21, :158:17, :160:28, :195:18]
      ram_19_start_bank <= ~_GEN_23 & ram_19_start_bank;	// @[fetch-target-queue.scala:141:21, :143:21, :158:17, :160:28, :195:18]
    end
    else begin	// @[fetch-target-queue.scala:158:17, :314:28, :332:44]
      ram_19_cfi_idx_valid <= ram_REG_cfi_idx_valid;	// @[fetch-target-queue.scala:143:21, :337:46]
      ram_19_cfi_idx_bits <= ram_REG_cfi_idx_bits;	// @[fetch-target-queue.scala:143:21, :337:46]
      ram_19_cfi_taken <= ram_REG_cfi_taken;	// @[fetch-target-queue.scala:143:21, :337:46]
      ram_19_cfi_mispredicted <= ram_REG_cfi_mispredicted;	// @[fetch-target-queue.scala:143:21, :337:46]
      ram_19_cfi_type <= ram_REG_cfi_type;	// @[fetch-target-queue.scala:143:21, :337:46]
      ram_19_br_mask <= ram_REG_br_mask;	// @[fetch-target-queue.scala:143:21, :337:46]
      ram_19_cfi_is_call <= ram_REG_cfi_is_call;	// @[fetch-target-queue.scala:143:21, :337:46]
      ram_19_cfi_is_ret <= ram_REG_cfi_is_ret;	// @[fetch-target-queue.scala:143:21, :337:46]
      ram_19_ras_top <= ram_REG_ras_top;	// @[fetch-target-queue.scala:143:21, :337:46]
      ram_19_ras_idx <= ram_REG_ras_idx;	// @[fetch-target-queue.scala:143:21, :337:46]
      ram_19_start_bank <= ram_REG_start_bank;	// @[fetch-target-queue.scala:143:21, :337:46]
    end
    if (io_redirect_valid | ~(REG_3 & REG_4 == 5'h14)) begin	// @[fetch-target-queue.scala:158:17, :160:28, :314:28, :332:{23,44}, :337:{16,36}]
      if (_GEN_24) begin	// @[fetch-target-queue.scala:141:21, :158:17, :160:28]
        ram_20_cfi_idx_valid <= io_enq_bits_cfi_idx_valid;	// @[fetch-target-queue.scala:143:21]
        ram_20_cfi_idx_bits <= io_enq_bits_cfi_idx_bits;	// @[fetch-target-queue.scala:143:21]
        ram_20_cfi_taken <= io_enq_bits_cfi_idx_valid;	// @[fetch-target-queue.scala:143:21]
        ram_20_cfi_type <= io_enq_bits_cfi_type;	// @[fetch-target-queue.scala:143:21]
        ram_20_br_mask <= new_entry_br_mask;	// @[fetch-target-queue.scala:143:21, :175:52]
        ram_20_cfi_is_call <= io_enq_bits_cfi_is_call;	// @[fetch-target-queue.scala:143:21]
        ram_20_cfi_is_ret <= io_enq_bits_cfi_is_ret;	// @[fetch-target-queue.scala:143:21]
        ram_20_ras_top <= io_enq_bits_ras_top;	// @[fetch-target-queue.scala:143:21]
        ram_20_ras_idx <= io_enq_bits_ghist_ras_idx;	// @[fetch-target-queue.scala:143:21]
      end
      ram_20_cfi_mispredicted <= ~_GEN_24 & ram_20_cfi_mispredicted;	// @[fetch-target-queue.scala:141:21, :143:21, :158:17, :160:28, :195:18]
      ram_20_start_bank <= ~_GEN_24 & ram_20_start_bank;	// @[fetch-target-queue.scala:141:21, :143:21, :158:17, :160:28, :195:18]
    end
    else begin	// @[fetch-target-queue.scala:158:17, :314:28, :332:44]
      ram_20_cfi_idx_valid <= ram_REG_cfi_idx_valid;	// @[fetch-target-queue.scala:143:21, :337:46]
      ram_20_cfi_idx_bits <= ram_REG_cfi_idx_bits;	// @[fetch-target-queue.scala:143:21, :337:46]
      ram_20_cfi_taken <= ram_REG_cfi_taken;	// @[fetch-target-queue.scala:143:21, :337:46]
      ram_20_cfi_mispredicted <= ram_REG_cfi_mispredicted;	// @[fetch-target-queue.scala:143:21, :337:46]
      ram_20_cfi_type <= ram_REG_cfi_type;	// @[fetch-target-queue.scala:143:21, :337:46]
      ram_20_br_mask <= ram_REG_br_mask;	// @[fetch-target-queue.scala:143:21, :337:46]
      ram_20_cfi_is_call <= ram_REG_cfi_is_call;	// @[fetch-target-queue.scala:143:21, :337:46]
      ram_20_cfi_is_ret <= ram_REG_cfi_is_ret;	// @[fetch-target-queue.scala:143:21, :337:46]
      ram_20_ras_top <= ram_REG_ras_top;	// @[fetch-target-queue.scala:143:21, :337:46]
      ram_20_ras_idx <= ram_REG_ras_idx;	// @[fetch-target-queue.scala:143:21, :337:46]
      ram_20_start_bank <= ram_REG_start_bank;	// @[fetch-target-queue.scala:143:21, :337:46]
    end
    if (io_redirect_valid | ~(REG_3 & REG_4 == 5'h15)) begin	// @[fetch-target-queue.scala:158:17, :160:28, :314:28, :332:{23,44}, :337:{16,36}]
      if (_GEN_25) begin	// @[fetch-target-queue.scala:141:21, :158:17, :160:28]
        ram_21_cfi_idx_valid <= io_enq_bits_cfi_idx_valid;	// @[fetch-target-queue.scala:143:21]
        ram_21_cfi_idx_bits <= io_enq_bits_cfi_idx_bits;	// @[fetch-target-queue.scala:143:21]
        ram_21_cfi_taken <= io_enq_bits_cfi_idx_valid;	// @[fetch-target-queue.scala:143:21]
        ram_21_cfi_type <= io_enq_bits_cfi_type;	// @[fetch-target-queue.scala:143:21]
        ram_21_br_mask <= new_entry_br_mask;	// @[fetch-target-queue.scala:143:21, :175:52]
        ram_21_cfi_is_call <= io_enq_bits_cfi_is_call;	// @[fetch-target-queue.scala:143:21]
        ram_21_cfi_is_ret <= io_enq_bits_cfi_is_ret;	// @[fetch-target-queue.scala:143:21]
        ram_21_ras_top <= io_enq_bits_ras_top;	// @[fetch-target-queue.scala:143:21]
        ram_21_ras_idx <= io_enq_bits_ghist_ras_idx;	// @[fetch-target-queue.scala:143:21]
      end
      ram_21_cfi_mispredicted <= ~_GEN_25 & ram_21_cfi_mispredicted;	// @[fetch-target-queue.scala:141:21, :143:21, :158:17, :160:28, :195:18]
      ram_21_start_bank <= ~_GEN_25 & ram_21_start_bank;	// @[fetch-target-queue.scala:141:21, :143:21, :158:17, :160:28, :195:18]
    end
    else begin	// @[fetch-target-queue.scala:158:17, :314:28, :332:44]
      ram_21_cfi_idx_valid <= ram_REG_cfi_idx_valid;	// @[fetch-target-queue.scala:143:21, :337:46]
      ram_21_cfi_idx_bits <= ram_REG_cfi_idx_bits;	// @[fetch-target-queue.scala:143:21, :337:46]
      ram_21_cfi_taken <= ram_REG_cfi_taken;	// @[fetch-target-queue.scala:143:21, :337:46]
      ram_21_cfi_mispredicted <= ram_REG_cfi_mispredicted;	// @[fetch-target-queue.scala:143:21, :337:46]
      ram_21_cfi_type <= ram_REG_cfi_type;	// @[fetch-target-queue.scala:143:21, :337:46]
      ram_21_br_mask <= ram_REG_br_mask;	// @[fetch-target-queue.scala:143:21, :337:46]
      ram_21_cfi_is_call <= ram_REG_cfi_is_call;	// @[fetch-target-queue.scala:143:21, :337:46]
      ram_21_cfi_is_ret <= ram_REG_cfi_is_ret;	// @[fetch-target-queue.scala:143:21, :337:46]
      ram_21_ras_top <= ram_REG_ras_top;	// @[fetch-target-queue.scala:143:21, :337:46]
      ram_21_ras_idx <= ram_REG_ras_idx;	// @[fetch-target-queue.scala:143:21, :337:46]
      ram_21_start_bank <= ram_REG_start_bank;	// @[fetch-target-queue.scala:143:21, :337:46]
    end
    if (io_redirect_valid | ~(REG_3 & REG_4 == 5'h16)) begin	// @[fetch-target-queue.scala:158:17, :160:28, :314:28, :332:{23,44}, :337:{16,36}]
      if (_GEN_26) begin	// @[fetch-target-queue.scala:141:21, :158:17, :160:28]
        ram_22_cfi_idx_valid <= io_enq_bits_cfi_idx_valid;	// @[fetch-target-queue.scala:143:21]
        ram_22_cfi_idx_bits <= io_enq_bits_cfi_idx_bits;	// @[fetch-target-queue.scala:143:21]
        ram_22_cfi_taken <= io_enq_bits_cfi_idx_valid;	// @[fetch-target-queue.scala:143:21]
        ram_22_cfi_type <= io_enq_bits_cfi_type;	// @[fetch-target-queue.scala:143:21]
        ram_22_br_mask <= new_entry_br_mask;	// @[fetch-target-queue.scala:143:21, :175:52]
        ram_22_cfi_is_call <= io_enq_bits_cfi_is_call;	// @[fetch-target-queue.scala:143:21]
        ram_22_cfi_is_ret <= io_enq_bits_cfi_is_ret;	// @[fetch-target-queue.scala:143:21]
        ram_22_ras_top <= io_enq_bits_ras_top;	// @[fetch-target-queue.scala:143:21]
        ram_22_ras_idx <= io_enq_bits_ghist_ras_idx;	// @[fetch-target-queue.scala:143:21]
      end
      ram_22_cfi_mispredicted <= ~_GEN_26 & ram_22_cfi_mispredicted;	// @[fetch-target-queue.scala:141:21, :143:21, :158:17, :160:28, :195:18]
      ram_22_start_bank <= ~_GEN_26 & ram_22_start_bank;	// @[fetch-target-queue.scala:141:21, :143:21, :158:17, :160:28, :195:18]
    end
    else begin	// @[fetch-target-queue.scala:158:17, :314:28, :332:44]
      ram_22_cfi_idx_valid <= ram_REG_cfi_idx_valid;	// @[fetch-target-queue.scala:143:21, :337:46]
      ram_22_cfi_idx_bits <= ram_REG_cfi_idx_bits;	// @[fetch-target-queue.scala:143:21, :337:46]
      ram_22_cfi_taken <= ram_REG_cfi_taken;	// @[fetch-target-queue.scala:143:21, :337:46]
      ram_22_cfi_mispredicted <= ram_REG_cfi_mispredicted;	// @[fetch-target-queue.scala:143:21, :337:46]
      ram_22_cfi_type <= ram_REG_cfi_type;	// @[fetch-target-queue.scala:143:21, :337:46]
      ram_22_br_mask <= ram_REG_br_mask;	// @[fetch-target-queue.scala:143:21, :337:46]
      ram_22_cfi_is_call <= ram_REG_cfi_is_call;	// @[fetch-target-queue.scala:143:21, :337:46]
      ram_22_cfi_is_ret <= ram_REG_cfi_is_ret;	// @[fetch-target-queue.scala:143:21, :337:46]
      ram_22_ras_top <= ram_REG_ras_top;	// @[fetch-target-queue.scala:143:21, :337:46]
      ram_22_ras_idx <= ram_REG_ras_idx;	// @[fetch-target-queue.scala:143:21, :337:46]
      ram_22_start_bank <= ram_REG_start_bank;	// @[fetch-target-queue.scala:143:21, :337:46]
    end
    if (io_redirect_valid | ~(REG_3 & REG_4 == 5'h17)) begin	// @[fetch-target-queue.scala:158:17, :160:28, :314:28, :332:{23,44}, :337:{16,36}]
      if (_GEN_27) begin	// @[fetch-target-queue.scala:141:21, :158:17, :160:28]
        ram_23_cfi_idx_valid <= io_enq_bits_cfi_idx_valid;	// @[fetch-target-queue.scala:143:21]
        ram_23_cfi_idx_bits <= io_enq_bits_cfi_idx_bits;	// @[fetch-target-queue.scala:143:21]
        ram_23_cfi_taken <= io_enq_bits_cfi_idx_valid;	// @[fetch-target-queue.scala:143:21]
        ram_23_cfi_type <= io_enq_bits_cfi_type;	// @[fetch-target-queue.scala:143:21]
        ram_23_br_mask <= new_entry_br_mask;	// @[fetch-target-queue.scala:143:21, :175:52]
        ram_23_cfi_is_call <= io_enq_bits_cfi_is_call;	// @[fetch-target-queue.scala:143:21]
        ram_23_cfi_is_ret <= io_enq_bits_cfi_is_ret;	// @[fetch-target-queue.scala:143:21]
        ram_23_ras_top <= io_enq_bits_ras_top;	// @[fetch-target-queue.scala:143:21]
        ram_23_ras_idx <= io_enq_bits_ghist_ras_idx;	// @[fetch-target-queue.scala:143:21]
      end
      ram_23_cfi_mispredicted <= ~_GEN_27 & ram_23_cfi_mispredicted;	// @[fetch-target-queue.scala:141:21, :143:21, :158:17, :160:28, :195:18]
      ram_23_start_bank <= ~_GEN_27 & ram_23_start_bank;	// @[fetch-target-queue.scala:141:21, :143:21, :158:17, :160:28, :195:18]
    end
    else begin	// @[fetch-target-queue.scala:158:17, :314:28, :332:44]
      ram_23_cfi_idx_valid <= ram_REG_cfi_idx_valid;	// @[fetch-target-queue.scala:143:21, :337:46]
      ram_23_cfi_idx_bits <= ram_REG_cfi_idx_bits;	// @[fetch-target-queue.scala:143:21, :337:46]
      ram_23_cfi_taken <= ram_REG_cfi_taken;	// @[fetch-target-queue.scala:143:21, :337:46]
      ram_23_cfi_mispredicted <= ram_REG_cfi_mispredicted;	// @[fetch-target-queue.scala:143:21, :337:46]
      ram_23_cfi_type <= ram_REG_cfi_type;	// @[fetch-target-queue.scala:143:21, :337:46]
      ram_23_br_mask <= ram_REG_br_mask;	// @[fetch-target-queue.scala:143:21, :337:46]
      ram_23_cfi_is_call <= ram_REG_cfi_is_call;	// @[fetch-target-queue.scala:143:21, :337:46]
      ram_23_cfi_is_ret <= ram_REG_cfi_is_ret;	// @[fetch-target-queue.scala:143:21, :337:46]
      ram_23_ras_top <= ram_REG_ras_top;	// @[fetch-target-queue.scala:143:21, :337:46]
      ram_23_ras_idx <= ram_REG_ras_idx;	// @[fetch-target-queue.scala:143:21, :337:46]
      ram_23_start_bank <= ram_REG_start_bank;	// @[fetch-target-queue.scala:143:21, :337:46]
    end
    if (io_redirect_valid | ~(REG_3 & REG_4 == 5'h18)) begin	// @[fetch-target-queue.scala:158:17, :160:28, :314:28, :332:{23,44}, :337:{16,36}]
      if (_GEN_28) begin	// @[fetch-target-queue.scala:141:21, :158:17, :160:28]
        ram_24_cfi_idx_valid <= io_enq_bits_cfi_idx_valid;	// @[fetch-target-queue.scala:143:21]
        ram_24_cfi_idx_bits <= io_enq_bits_cfi_idx_bits;	// @[fetch-target-queue.scala:143:21]
        ram_24_cfi_taken <= io_enq_bits_cfi_idx_valid;	// @[fetch-target-queue.scala:143:21]
        ram_24_cfi_type <= io_enq_bits_cfi_type;	// @[fetch-target-queue.scala:143:21]
        ram_24_br_mask <= new_entry_br_mask;	// @[fetch-target-queue.scala:143:21, :175:52]
        ram_24_cfi_is_call <= io_enq_bits_cfi_is_call;	// @[fetch-target-queue.scala:143:21]
        ram_24_cfi_is_ret <= io_enq_bits_cfi_is_ret;	// @[fetch-target-queue.scala:143:21]
        ram_24_ras_top <= io_enq_bits_ras_top;	// @[fetch-target-queue.scala:143:21]
        ram_24_ras_idx <= io_enq_bits_ghist_ras_idx;	// @[fetch-target-queue.scala:143:21]
      end
      ram_24_cfi_mispredicted <= ~_GEN_28 & ram_24_cfi_mispredicted;	// @[fetch-target-queue.scala:141:21, :143:21, :158:17, :160:28, :195:18]
      ram_24_start_bank <= ~_GEN_28 & ram_24_start_bank;	// @[fetch-target-queue.scala:141:21, :143:21, :158:17, :160:28, :195:18]
    end
    else begin	// @[fetch-target-queue.scala:158:17, :314:28, :332:44]
      ram_24_cfi_idx_valid <= ram_REG_cfi_idx_valid;	// @[fetch-target-queue.scala:143:21, :337:46]
      ram_24_cfi_idx_bits <= ram_REG_cfi_idx_bits;	// @[fetch-target-queue.scala:143:21, :337:46]
      ram_24_cfi_taken <= ram_REG_cfi_taken;	// @[fetch-target-queue.scala:143:21, :337:46]
      ram_24_cfi_mispredicted <= ram_REG_cfi_mispredicted;	// @[fetch-target-queue.scala:143:21, :337:46]
      ram_24_cfi_type <= ram_REG_cfi_type;	// @[fetch-target-queue.scala:143:21, :337:46]
      ram_24_br_mask <= ram_REG_br_mask;	// @[fetch-target-queue.scala:143:21, :337:46]
      ram_24_cfi_is_call <= ram_REG_cfi_is_call;	// @[fetch-target-queue.scala:143:21, :337:46]
      ram_24_cfi_is_ret <= ram_REG_cfi_is_ret;	// @[fetch-target-queue.scala:143:21, :337:46]
      ram_24_ras_top <= ram_REG_ras_top;	// @[fetch-target-queue.scala:143:21, :337:46]
      ram_24_ras_idx <= ram_REG_ras_idx;	// @[fetch-target-queue.scala:143:21, :337:46]
      ram_24_start_bank <= ram_REG_start_bank;	// @[fetch-target-queue.scala:143:21, :337:46]
    end
    if (io_redirect_valid | ~(REG_3 & REG_4 == 5'h19)) begin	// @[fetch-target-queue.scala:158:17, :160:28, :314:28, :332:{23,44}, :337:{16,36}]
      if (_GEN_29) begin	// @[fetch-target-queue.scala:141:21, :158:17, :160:28]
        ram_25_cfi_idx_valid <= io_enq_bits_cfi_idx_valid;	// @[fetch-target-queue.scala:143:21]
        ram_25_cfi_idx_bits <= io_enq_bits_cfi_idx_bits;	// @[fetch-target-queue.scala:143:21]
        ram_25_cfi_taken <= io_enq_bits_cfi_idx_valid;	// @[fetch-target-queue.scala:143:21]
        ram_25_cfi_type <= io_enq_bits_cfi_type;	// @[fetch-target-queue.scala:143:21]
        ram_25_br_mask <= new_entry_br_mask;	// @[fetch-target-queue.scala:143:21, :175:52]
        ram_25_cfi_is_call <= io_enq_bits_cfi_is_call;	// @[fetch-target-queue.scala:143:21]
        ram_25_cfi_is_ret <= io_enq_bits_cfi_is_ret;	// @[fetch-target-queue.scala:143:21]
        ram_25_ras_top <= io_enq_bits_ras_top;	// @[fetch-target-queue.scala:143:21]
        ram_25_ras_idx <= io_enq_bits_ghist_ras_idx;	// @[fetch-target-queue.scala:143:21]
      end
      ram_25_cfi_mispredicted <= ~_GEN_29 & ram_25_cfi_mispredicted;	// @[fetch-target-queue.scala:141:21, :143:21, :158:17, :160:28, :195:18]
      ram_25_start_bank <= ~_GEN_29 & ram_25_start_bank;	// @[fetch-target-queue.scala:141:21, :143:21, :158:17, :160:28, :195:18]
    end
    else begin	// @[fetch-target-queue.scala:158:17, :314:28, :332:44]
      ram_25_cfi_idx_valid <= ram_REG_cfi_idx_valid;	// @[fetch-target-queue.scala:143:21, :337:46]
      ram_25_cfi_idx_bits <= ram_REG_cfi_idx_bits;	// @[fetch-target-queue.scala:143:21, :337:46]
      ram_25_cfi_taken <= ram_REG_cfi_taken;	// @[fetch-target-queue.scala:143:21, :337:46]
      ram_25_cfi_mispredicted <= ram_REG_cfi_mispredicted;	// @[fetch-target-queue.scala:143:21, :337:46]
      ram_25_cfi_type <= ram_REG_cfi_type;	// @[fetch-target-queue.scala:143:21, :337:46]
      ram_25_br_mask <= ram_REG_br_mask;	// @[fetch-target-queue.scala:143:21, :337:46]
      ram_25_cfi_is_call <= ram_REG_cfi_is_call;	// @[fetch-target-queue.scala:143:21, :337:46]
      ram_25_cfi_is_ret <= ram_REG_cfi_is_ret;	// @[fetch-target-queue.scala:143:21, :337:46]
      ram_25_ras_top <= ram_REG_ras_top;	// @[fetch-target-queue.scala:143:21, :337:46]
      ram_25_ras_idx <= ram_REG_ras_idx;	// @[fetch-target-queue.scala:143:21, :337:46]
      ram_25_start_bank <= ram_REG_start_bank;	// @[fetch-target-queue.scala:143:21, :337:46]
    end
    if (io_redirect_valid | ~(REG_3 & REG_4 == 5'h1A)) begin	// @[fetch-target-queue.scala:158:17, :160:28, :314:28, :332:{23,44}, :337:{16,36}]
      if (_GEN_30) begin	// @[fetch-target-queue.scala:141:21, :158:17, :160:28]
        ram_26_cfi_idx_valid <= io_enq_bits_cfi_idx_valid;	// @[fetch-target-queue.scala:143:21]
        ram_26_cfi_idx_bits <= io_enq_bits_cfi_idx_bits;	// @[fetch-target-queue.scala:143:21]
        ram_26_cfi_taken <= io_enq_bits_cfi_idx_valid;	// @[fetch-target-queue.scala:143:21]
        ram_26_cfi_type <= io_enq_bits_cfi_type;	// @[fetch-target-queue.scala:143:21]
        ram_26_br_mask <= new_entry_br_mask;	// @[fetch-target-queue.scala:143:21, :175:52]
        ram_26_cfi_is_call <= io_enq_bits_cfi_is_call;	// @[fetch-target-queue.scala:143:21]
        ram_26_cfi_is_ret <= io_enq_bits_cfi_is_ret;	// @[fetch-target-queue.scala:143:21]
        ram_26_ras_top <= io_enq_bits_ras_top;	// @[fetch-target-queue.scala:143:21]
        ram_26_ras_idx <= io_enq_bits_ghist_ras_idx;	// @[fetch-target-queue.scala:143:21]
      end
      ram_26_cfi_mispredicted <= ~_GEN_30 & ram_26_cfi_mispredicted;	// @[fetch-target-queue.scala:141:21, :143:21, :158:17, :160:28, :195:18]
      ram_26_start_bank <= ~_GEN_30 & ram_26_start_bank;	// @[fetch-target-queue.scala:141:21, :143:21, :158:17, :160:28, :195:18]
    end
    else begin	// @[fetch-target-queue.scala:158:17, :314:28, :332:44]
      ram_26_cfi_idx_valid <= ram_REG_cfi_idx_valid;	// @[fetch-target-queue.scala:143:21, :337:46]
      ram_26_cfi_idx_bits <= ram_REG_cfi_idx_bits;	// @[fetch-target-queue.scala:143:21, :337:46]
      ram_26_cfi_taken <= ram_REG_cfi_taken;	// @[fetch-target-queue.scala:143:21, :337:46]
      ram_26_cfi_mispredicted <= ram_REG_cfi_mispredicted;	// @[fetch-target-queue.scala:143:21, :337:46]
      ram_26_cfi_type <= ram_REG_cfi_type;	// @[fetch-target-queue.scala:143:21, :337:46]
      ram_26_br_mask <= ram_REG_br_mask;	// @[fetch-target-queue.scala:143:21, :337:46]
      ram_26_cfi_is_call <= ram_REG_cfi_is_call;	// @[fetch-target-queue.scala:143:21, :337:46]
      ram_26_cfi_is_ret <= ram_REG_cfi_is_ret;	// @[fetch-target-queue.scala:143:21, :337:46]
      ram_26_ras_top <= ram_REG_ras_top;	// @[fetch-target-queue.scala:143:21, :337:46]
      ram_26_ras_idx <= ram_REG_ras_idx;	// @[fetch-target-queue.scala:143:21, :337:46]
      ram_26_start_bank <= ram_REG_start_bank;	// @[fetch-target-queue.scala:143:21, :337:46]
    end
    if (io_redirect_valid | ~(REG_3 & REG_4 == 5'h1B)) begin	// @[fetch-target-queue.scala:158:17, :160:28, :314:28, :332:{23,44}, :337:{16,36}]
      if (_GEN_31) begin	// @[fetch-target-queue.scala:141:21, :158:17, :160:28]
        ram_27_cfi_idx_valid <= io_enq_bits_cfi_idx_valid;	// @[fetch-target-queue.scala:143:21]
        ram_27_cfi_idx_bits <= io_enq_bits_cfi_idx_bits;	// @[fetch-target-queue.scala:143:21]
        ram_27_cfi_taken <= io_enq_bits_cfi_idx_valid;	// @[fetch-target-queue.scala:143:21]
        ram_27_cfi_type <= io_enq_bits_cfi_type;	// @[fetch-target-queue.scala:143:21]
        ram_27_br_mask <= new_entry_br_mask;	// @[fetch-target-queue.scala:143:21, :175:52]
        ram_27_cfi_is_call <= io_enq_bits_cfi_is_call;	// @[fetch-target-queue.scala:143:21]
        ram_27_cfi_is_ret <= io_enq_bits_cfi_is_ret;	// @[fetch-target-queue.scala:143:21]
        ram_27_ras_top <= io_enq_bits_ras_top;	// @[fetch-target-queue.scala:143:21]
        ram_27_ras_idx <= io_enq_bits_ghist_ras_idx;	// @[fetch-target-queue.scala:143:21]
      end
      ram_27_cfi_mispredicted <= ~_GEN_31 & ram_27_cfi_mispredicted;	// @[fetch-target-queue.scala:141:21, :143:21, :158:17, :160:28, :195:18]
      ram_27_start_bank <= ~_GEN_31 & ram_27_start_bank;	// @[fetch-target-queue.scala:141:21, :143:21, :158:17, :160:28, :195:18]
    end
    else begin	// @[fetch-target-queue.scala:158:17, :314:28, :332:44]
      ram_27_cfi_idx_valid <= ram_REG_cfi_idx_valid;	// @[fetch-target-queue.scala:143:21, :337:46]
      ram_27_cfi_idx_bits <= ram_REG_cfi_idx_bits;	// @[fetch-target-queue.scala:143:21, :337:46]
      ram_27_cfi_taken <= ram_REG_cfi_taken;	// @[fetch-target-queue.scala:143:21, :337:46]
      ram_27_cfi_mispredicted <= ram_REG_cfi_mispredicted;	// @[fetch-target-queue.scala:143:21, :337:46]
      ram_27_cfi_type <= ram_REG_cfi_type;	// @[fetch-target-queue.scala:143:21, :337:46]
      ram_27_br_mask <= ram_REG_br_mask;	// @[fetch-target-queue.scala:143:21, :337:46]
      ram_27_cfi_is_call <= ram_REG_cfi_is_call;	// @[fetch-target-queue.scala:143:21, :337:46]
      ram_27_cfi_is_ret <= ram_REG_cfi_is_ret;	// @[fetch-target-queue.scala:143:21, :337:46]
      ram_27_ras_top <= ram_REG_ras_top;	// @[fetch-target-queue.scala:143:21, :337:46]
      ram_27_ras_idx <= ram_REG_ras_idx;	// @[fetch-target-queue.scala:143:21, :337:46]
      ram_27_start_bank <= ram_REG_start_bank;	// @[fetch-target-queue.scala:143:21, :337:46]
    end
    if (io_redirect_valid | ~(REG_3 & REG_4 == 5'h1C)) begin	// @[fetch-target-queue.scala:158:17, :160:28, :314:28, :332:{23,44}, :337:{16,36}]
      if (_GEN_32) begin	// @[fetch-target-queue.scala:141:21, :158:17, :160:28]
        ram_28_cfi_idx_valid <= io_enq_bits_cfi_idx_valid;	// @[fetch-target-queue.scala:143:21]
        ram_28_cfi_idx_bits <= io_enq_bits_cfi_idx_bits;	// @[fetch-target-queue.scala:143:21]
        ram_28_cfi_taken <= io_enq_bits_cfi_idx_valid;	// @[fetch-target-queue.scala:143:21]
        ram_28_cfi_type <= io_enq_bits_cfi_type;	// @[fetch-target-queue.scala:143:21]
        ram_28_br_mask <= new_entry_br_mask;	// @[fetch-target-queue.scala:143:21, :175:52]
        ram_28_cfi_is_call <= io_enq_bits_cfi_is_call;	// @[fetch-target-queue.scala:143:21]
        ram_28_cfi_is_ret <= io_enq_bits_cfi_is_ret;	// @[fetch-target-queue.scala:143:21]
        ram_28_ras_top <= io_enq_bits_ras_top;	// @[fetch-target-queue.scala:143:21]
        ram_28_ras_idx <= io_enq_bits_ghist_ras_idx;	// @[fetch-target-queue.scala:143:21]
      end
      ram_28_cfi_mispredicted <= ~_GEN_32 & ram_28_cfi_mispredicted;	// @[fetch-target-queue.scala:141:21, :143:21, :158:17, :160:28, :195:18]
      ram_28_start_bank <= ~_GEN_32 & ram_28_start_bank;	// @[fetch-target-queue.scala:141:21, :143:21, :158:17, :160:28, :195:18]
    end
    else begin	// @[fetch-target-queue.scala:158:17, :314:28, :332:44]
      ram_28_cfi_idx_valid <= ram_REG_cfi_idx_valid;	// @[fetch-target-queue.scala:143:21, :337:46]
      ram_28_cfi_idx_bits <= ram_REG_cfi_idx_bits;	// @[fetch-target-queue.scala:143:21, :337:46]
      ram_28_cfi_taken <= ram_REG_cfi_taken;	// @[fetch-target-queue.scala:143:21, :337:46]
      ram_28_cfi_mispredicted <= ram_REG_cfi_mispredicted;	// @[fetch-target-queue.scala:143:21, :337:46]
      ram_28_cfi_type <= ram_REG_cfi_type;	// @[fetch-target-queue.scala:143:21, :337:46]
      ram_28_br_mask <= ram_REG_br_mask;	// @[fetch-target-queue.scala:143:21, :337:46]
      ram_28_cfi_is_call <= ram_REG_cfi_is_call;	// @[fetch-target-queue.scala:143:21, :337:46]
      ram_28_cfi_is_ret <= ram_REG_cfi_is_ret;	// @[fetch-target-queue.scala:143:21, :337:46]
      ram_28_ras_top <= ram_REG_ras_top;	// @[fetch-target-queue.scala:143:21, :337:46]
      ram_28_ras_idx <= ram_REG_ras_idx;	// @[fetch-target-queue.scala:143:21, :337:46]
      ram_28_start_bank <= ram_REG_start_bank;	// @[fetch-target-queue.scala:143:21, :337:46]
    end
    if (io_redirect_valid | ~(REG_3 & REG_4 == 5'h1D)) begin	// @[fetch-target-queue.scala:158:17, :160:28, :314:28, :332:{23,44}, :337:{16,36}]
      if (_GEN_33) begin	// @[fetch-target-queue.scala:141:21, :158:17, :160:28]
        ram_29_cfi_idx_valid <= io_enq_bits_cfi_idx_valid;	// @[fetch-target-queue.scala:143:21]
        ram_29_cfi_idx_bits <= io_enq_bits_cfi_idx_bits;	// @[fetch-target-queue.scala:143:21]
        ram_29_cfi_taken <= io_enq_bits_cfi_idx_valid;	// @[fetch-target-queue.scala:143:21]
        ram_29_cfi_type <= io_enq_bits_cfi_type;	// @[fetch-target-queue.scala:143:21]
        ram_29_br_mask <= new_entry_br_mask;	// @[fetch-target-queue.scala:143:21, :175:52]
        ram_29_cfi_is_call <= io_enq_bits_cfi_is_call;	// @[fetch-target-queue.scala:143:21]
        ram_29_cfi_is_ret <= io_enq_bits_cfi_is_ret;	// @[fetch-target-queue.scala:143:21]
        ram_29_ras_top <= io_enq_bits_ras_top;	// @[fetch-target-queue.scala:143:21]
        ram_29_ras_idx <= io_enq_bits_ghist_ras_idx;	// @[fetch-target-queue.scala:143:21]
      end
      ram_29_cfi_mispredicted <= ~_GEN_33 & ram_29_cfi_mispredicted;	// @[fetch-target-queue.scala:141:21, :143:21, :158:17, :160:28, :195:18]
      ram_29_start_bank <= ~_GEN_33 & ram_29_start_bank;	// @[fetch-target-queue.scala:141:21, :143:21, :158:17, :160:28, :195:18]
    end
    else begin	// @[fetch-target-queue.scala:158:17, :314:28, :332:44]
      ram_29_cfi_idx_valid <= ram_REG_cfi_idx_valid;	// @[fetch-target-queue.scala:143:21, :337:46]
      ram_29_cfi_idx_bits <= ram_REG_cfi_idx_bits;	// @[fetch-target-queue.scala:143:21, :337:46]
      ram_29_cfi_taken <= ram_REG_cfi_taken;	// @[fetch-target-queue.scala:143:21, :337:46]
      ram_29_cfi_mispredicted <= ram_REG_cfi_mispredicted;	// @[fetch-target-queue.scala:143:21, :337:46]
      ram_29_cfi_type <= ram_REG_cfi_type;	// @[fetch-target-queue.scala:143:21, :337:46]
      ram_29_br_mask <= ram_REG_br_mask;	// @[fetch-target-queue.scala:143:21, :337:46]
      ram_29_cfi_is_call <= ram_REG_cfi_is_call;	// @[fetch-target-queue.scala:143:21, :337:46]
      ram_29_cfi_is_ret <= ram_REG_cfi_is_ret;	// @[fetch-target-queue.scala:143:21, :337:46]
      ram_29_ras_top <= ram_REG_ras_top;	// @[fetch-target-queue.scala:143:21, :337:46]
      ram_29_ras_idx <= ram_REG_ras_idx;	// @[fetch-target-queue.scala:143:21, :337:46]
      ram_29_start_bank <= ram_REG_start_bank;	// @[fetch-target-queue.scala:143:21, :337:46]
    end
    if (io_redirect_valid | ~(REG_3 & REG_4 == 5'h1E)) begin	// @[fetch-target-queue.scala:158:17, :160:28, :314:28, :332:{23,44}, :337:{16,36}]
      if (_GEN_34) begin	// @[fetch-target-queue.scala:141:21, :158:17, :160:28]
        ram_30_cfi_idx_valid <= io_enq_bits_cfi_idx_valid;	// @[fetch-target-queue.scala:143:21]
        ram_30_cfi_idx_bits <= io_enq_bits_cfi_idx_bits;	// @[fetch-target-queue.scala:143:21]
        ram_30_cfi_taken <= io_enq_bits_cfi_idx_valid;	// @[fetch-target-queue.scala:143:21]
        ram_30_cfi_type <= io_enq_bits_cfi_type;	// @[fetch-target-queue.scala:143:21]
        ram_30_br_mask <= new_entry_br_mask;	// @[fetch-target-queue.scala:143:21, :175:52]
        ram_30_cfi_is_call <= io_enq_bits_cfi_is_call;	// @[fetch-target-queue.scala:143:21]
        ram_30_cfi_is_ret <= io_enq_bits_cfi_is_ret;	// @[fetch-target-queue.scala:143:21]
        ram_30_ras_top <= io_enq_bits_ras_top;	// @[fetch-target-queue.scala:143:21]
        ram_30_ras_idx <= io_enq_bits_ghist_ras_idx;	// @[fetch-target-queue.scala:143:21]
      end
      ram_30_cfi_mispredicted <= ~_GEN_34 & ram_30_cfi_mispredicted;	// @[fetch-target-queue.scala:141:21, :143:21, :158:17, :160:28, :195:18]
      ram_30_start_bank <= ~_GEN_34 & ram_30_start_bank;	// @[fetch-target-queue.scala:141:21, :143:21, :158:17, :160:28, :195:18]
    end
    else begin	// @[fetch-target-queue.scala:158:17, :314:28, :332:44]
      ram_30_cfi_idx_valid <= ram_REG_cfi_idx_valid;	// @[fetch-target-queue.scala:143:21, :337:46]
      ram_30_cfi_idx_bits <= ram_REG_cfi_idx_bits;	// @[fetch-target-queue.scala:143:21, :337:46]
      ram_30_cfi_taken <= ram_REG_cfi_taken;	// @[fetch-target-queue.scala:143:21, :337:46]
      ram_30_cfi_mispredicted <= ram_REG_cfi_mispredicted;	// @[fetch-target-queue.scala:143:21, :337:46]
      ram_30_cfi_type <= ram_REG_cfi_type;	// @[fetch-target-queue.scala:143:21, :337:46]
      ram_30_br_mask <= ram_REG_br_mask;	// @[fetch-target-queue.scala:143:21, :337:46]
      ram_30_cfi_is_call <= ram_REG_cfi_is_call;	// @[fetch-target-queue.scala:143:21, :337:46]
      ram_30_cfi_is_ret <= ram_REG_cfi_is_ret;	// @[fetch-target-queue.scala:143:21, :337:46]
      ram_30_ras_top <= ram_REG_ras_top;	// @[fetch-target-queue.scala:143:21, :337:46]
      ram_30_ras_idx <= ram_REG_ras_idx;	// @[fetch-target-queue.scala:143:21, :337:46]
      ram_30_start_bank <= ram_REG_start_bank;	// @[fetch-target-queue.scala:143:21, :337:46]
    end
    if (io_redirect_valid | ~(REG_3 & (&REG_4))) begin	// @[fetch-target-queue.scala:158:17, :314:28, :332:{23,44}, :337:{16,36}]
      if (_GEN_35) begin	// @[fetch-target-queue.scala:141:21, :158:17, :160:28]
        ram_31_cfi_idx_valid <= io_enq_bits_cfi_idx_valid;	// @[fetch-target-queue.scala:143:21]
        ram_31_cfi_idx_bits <= io_enq_bits_cfi_idx_bits;	// @[fetch-target-queue.scala:143:21]
        ram_31_cfi_taken <= io_enq_bits_cfi_idx_valid;	// @[fetch-target-queue.scala:143:21]
        ram_31_cfi_type <= io_enq_bits_cfi_type;	// @[fetch-target-queue.scala:143:21]
        ram_31_br_mask <= new_entry_br_mask;	// @[fetch-target-queue.scala:143:21, :175:52]
        ram_31_cfi_is_call <= io_enq_bits_cfi_is_call;	// @[fetch-target-queue.scala:143:21]
        ram_31_cfi_is_ret <= io_enq_bits_cfi_is_ret;	// @[fetch-target-queue.scala:143:21]
        ram_31_ras_top <= io_enq_bits_ras_top;	// @[fetch-target-queue.scala:143:21]
        ram_31_ras_idx <= io_enq_bits_ghist_ras_idx;	// @[fetch-target-queue.scala:143:21]
      end
      ram_31_cfi_mispredicted <= ~_GEN_35 & ram_31_cfi_mispredicted;	// @[fetch-target-queue.scala:141:21, :143:21, :158:17, :160:28, :195:18]
      ram_31_start_bank <= ~_GEN_35 & ram_31_start_bank;	// @[fetch-target-queue.scala:141:21, :143:21, :158:17, :160:28, :195:18]
    end
    else begin	// @[fetch-target-queue.scala:158:17, :314:28, :332:44]
      ram_31_cfi_idx_valid <= ram_REG_cfi_idx_valid;	// @[fetch-target-queue.scala:143:21, :337:46]
      ram_31_cfi_idx_bits <= ram_REG_cfi_idx_bits;	// @[fetch-target-queue.scala:143:21, :337:46]
      ram_31_cfi_taken <= ram_REG_cfi_taken;	// @[fetch-target-queue.scala:143:21, :337:46]
      ram_31_cfi_mispredicted <= ram_REG_cfi_mispredicted;	// @[fetch-target-queue.scala:143:21, :337:46]
      ram_31_cfi_type <= ram_REG_cfi_type;	// @[fetch-target-queue.scala:143:21, :337:46]
      ram_31_br_mask <= ram_REG_br_mask;	// @[fetch-target-queue.scala:143:21, :337:46]
      ram_31_cfi_is_call <= ram_REG_cfi_is_call;	// @[fetch-target-queue.scala:143:21, :337:46]
      ram_31_cfi_is_ret <= ram_REG_cfi_is_ret;	// @[fetch-target-queue.scala:143:21, :337:46]
      ram_31_ras_top <= ram_REG_ras_top;	// @[fetch-target-queue.scala:143:21, :337:46]
      ram_31_ras_idx <= ram_REG_ras_idx;	// @[fetch-target-queue.scala:143:21, :337:46]
      ram_31_start_bank <= ram_REG_start_bank;	// @[fetch-target-queue.scala:143:21, :337:46]
    end
    io_ras_update_REG <= io_redirect_valid;	// @[fetch-target-queue.scala:222:31]
    if (io_redirect_valid) begin
      io_ras_update_pc_REG <= redirect_new_entry_ras_top;	// @[fetch-target-queue.scala:223:31, :312:36]
      io_ras_update_idx_REG <= redirect_new_entry_ras_idx;	// @[fetch-target-queue.scala:224:31, :312:36]
    end
    else begin
      io_ras_update_pc_REG <= 40'h0;	// @[fetch-target-queue.scala:156:42, :223:31]
      io_ras_update_idx_REG <= 5'h0;	// @[fetch-target-queue.scala:133:27, :224:31]
      if (REG)	// @[fetch-target-queue.scala:248:23]
        bpd_repair_idx <= bpd_repair_idx_REG;	// @[fetch-target-queue.scala:228:27, :250:37]
      else if (bpd_update_mispredict)	// @[fetch-target-queue.scala:226:38]
        bpd_repair_idx <= bpd_repair_idx + 5'h1;	// @[fetch-target-queue.scala:135:27, :228:27, util.scala:203:14]
      else if (_T)	// @[fetch-target-queue.scala:256:34]
        bpd_repair_idx <= bpd_repair_idx + 5'h1;	// @[fetch-target-queue.scala:135:27, :228:27, util.scala:203:14]
      else if (bpd_update_repair)	// @[fetch-target-queue.scala:227:34]
        bpd_repair_idx <= _bpd_repair_idx_T_8;	// @[fetch-target-queue.scala:228:27, util.scala:203:14]
    end
    if (io_redirect_valid | ~REG) begin	// @[fetch-target-queue.scala:229:24, :245:28, :248:{23,52}]
    end
    else	// @[fetch-target-queue.scala:229:24, :245:28, :248:52]
      bpd_end_idx <= bpd_end_idx_REG;	// @[fetch-target-queue.scala:229:24, :251:37]
    if (io_redirect_valid | REG | bpd_update_mispredict | ~_T) begin	// @[fetch-target-queue.scala:226:38, :230:26, :245:28, :248:{23,52}, :252:39, :256:{34,69}]
    end
    else	// @[fetch-target-queue.scala:230:26, :245:28, :248:52, :252:39, :256:69]
      bpd_repair_pc <= bpd_pc;	// @[fetch-target-queue.scala:230:26, :242:26]
    bpd_entry_cfi_idx_valid <= _GEN_36[_bpd_meta_T_1];	// @[fetch-target-queue.scala:232:20, :234:26]
    bpd_entry_cfi_idx_bits <= _GEN_37[_bpd_meta_T_1];	// @[fetch-target-queue.scala:232:20, :234:26]
    bpd_entry_cfi_taken <= _GEN_38[_bpd_meta_T_1];	// @[fetch-target-queue.scala:232:20, :234:26]
    bpd_entry_cfi_mispredicted <= _GEN_39[_bpd_meta_T_1];	// @[fetch-target-queue.scala:232:20, :234:26]
    bpd_entry_cfi_type <= _GEN_40[_bpd_meta_T_1];	// @[fetch-target-queue.scala:232:20, :234:26]
    bpd_entry_br_mask <= _GEN_41[_bpd_meta_T_1];	// @[fetch-target-queue.scala:232:20, :234:26]
    bpd_pc <= _GEN_42[_bpd_meta_T_1];	// @[fetch-target-queue.scala:232:20, :242:26]
    bpd_target <= _GEN_42[_bpd_meta_T_1 + 5'h1];	// @[fetch-target-queue.scala:135:27, :232:20, :242:26, :243:27, util.scala:203:14]
    REG <= io_brupdate_b2_mispredict;	// @[fetch-target-queue.scala:248:23]
    bpd_repair_idx_REG <= io_brupdate_b2_uop_ftq_idx;	// @[fetch-target-queue.scala:250:37]
    bpd_end_idx_REG <= enq_ptr;	// @[fetch-target-queue.scala:135:27, :251:37]
    REG_1 <= bpd_update_mispredict;	// @[fetch-target-queue.scala:226:38, :256:44]
    do_commit_update_REG <= io_redirect_valid;	// @[fetch-target-queue.scala:274:61]
    REG_2 <= do_commit_update | bpd_update_repair | bpd_update_mispredict;	// @[fetch-target-queue.scala:226:38, :227:34, :274:50, :278:{16,54}]
    io_bpdupdate_valid_REG <= bpd_update_repair;	// @[fetch-target-queue.scala:227:34, :284:37]
    io_bpdupdate_bits_is_mispredict_update_REG <= bpd_update_mispredict;	// @[fetch-target-queue.scala:226:38, :285:54]
    io_bpdupdate_bits_is_repair_update_REG <= bpd_update_repair;	// @[fetch-target-queue.scala:227:34, :286:54]
    io_enq_ready_REG <= ~(_full_T_2 + 5'h1 == bpd_ptr | _full_T_2 == bpd_ptr) | do_commit_update;	// @[fetch-target-queue.scala:133:27, :135:27, :137:{68,81}, :138:46, :274:50, :308:{26,27,33}, util.scala:203:14]
    REG_3 <= io_redirect_valid;	// @[fetch-target-queue.scala:332:23]
    prev_entry_REG_cfi_idx_valid <= redirect_new_entry_cfi_idx_valid;	// @[fetch-target-queue.scala:312:36, :314:28, :317:38, :320:43, :333:26]
    if (_GEN_49) begin	// @[fetch-target-queue.scala:312:36, :314:28, :317:38, :320:43]
      prev_entry_REG_cfi_idx_bits <= io_brupdate_b2_uop_pc_lob[2:1];	// @[fetch-target-queue.scala:333:26]
      prev_entry_REG_cfi_taken <= io_brupdate_b2_taken;	// @[fetch-target-queue.scala:333:26]
      ram_REG_cfi_idx_bits <= io_brupdate_b2_uop_pc_lob[2:1];	// @[fetch-target-queue.scala:337:46]
      ram_REG_cfi_taken <= io_brupdate_b2_taken;	// @[fetch-target-queue.scala:337:46]
    end
    else begin	// @[fetch-target-queue.scala:312:36, :314:28, :317:38, :320:43]
      prev_entry_REG_cfi_idx_bits <= _GEN_43;	// @[fetch-target-queue.scala:312:36, :333:26]
      prev_entry_REG_cfi_taken <= _GEN_51;	// @[fetch-target-queue.scala:312:36, :333:26]
      ram_REG_cfi_idx_bits <= _GEN_43;	// @[fetch-target-queue.scala:312:36, :337:46]
      ram_REG_cfi_taken <= _GEN_51;	// @[fetch-target-queue.scala:312:36, :337:46]
    end
    prev_entry_REG_br_mask <= redirect_new_entry_br_mask;	// @[fetch-target-queue.scala:312:36, :333:26]
    prev_entry_REG_cfi_is_call <= redirect_new_entry_cfi_is_call;	// @[fetch-target-queue.scala:312:36, :314:28, :317:38, :324:43, :333:26]
    prev_entry_REG_cfi_is_ret <= redirect_new_entry_cfi_is_ret;	// @[fetch-target-queue.scala:312:36, :314:28, :317:38, :325:43, :333:26]
    REG_4 <= io_redirect_bits;	// @[fetch-target-queue.scala:337:16]
    ram_REG_cfi_idx_valid <= redirect_new_entry_cfi_idx_valid;	// @[fetch-target-queue.scala:312:36, :314:28, :317:38, :320:43, :337:46]
    ram_REG_cfi_mispredicted <= _GEN_49 | _GEN_39[io_redirect_bits];	// @[fetch-target-queue.scala:234:26, :312:36, :314:28, :317:38, :320:43, :322:43, :337:46]
    ram_REG_cfi_type <= _GEN_40[io_redirect_bits];	// @[fetch-target-queue.scala:234:26, :312:36, :337:46]
    ram_REG_br_mask <= redirect_new_entry_br_mask;	// @[fetch-target-queue.scala:312:36, :337:46]
    ram_REG_cfi_is_call <= redirect_new_entry_cfi_is_call;	// @[fetch-target-queue.scala:312:36, :314:28, :317:38, :324:43, :337:46]
    ram_REG_cfi_is_ret <= redirect_new_entry_cfi_is_ret;	// @[fetch-target-queue.scala:312:36, :314:28, :317:38, :325:43, :337:46]
    ram_REG_ras_top <= redirect_new_entry_ras_top;	// @[fetch-target-queue.scala:312:36, :337:46]
    ram_REG_ras_idx <= redirect_new_entry_ras_idx;	// @[fetch-target-queue.scala:312:36, :337:46]
    ram_REG_start_bank <= _GEN_48[io_redirect_bits];	// @[fetch-target-queue.scala:312:36, :337:46]
    io_get_ftq_pc_0_entry_REG_cfi_idx_valid <= _GEN_36[io_get_ftq_pc_0_ftq_idx];	// @[fetch-target-queue.scala:234:26, :351:42]
    io_get_ftq_pc_0_entry_REG_cfi_idx_bits <= _GEN_37[io_get_ftq_pc_0_ftq_idx];	// @[fetch-target-queue.scala:234:26, :351:42]
    io_get_ftq_pc_0_entry_REG_ras_idx <= _GEN_47[io_get_ftq_pc_0_ftq_idx];	// @[fetch-target-queue.scala:312:36, :351:42]
    io_get_ftq_pc_0_entry_REG_start_bank <= _GEN_48[io_get_ftq_pc_0_ftq_idx];	// @[fetch-target-queue.scala:312:36, :351:42]
    io_get_ftq_pc_0_pc_REG <= _GEN_42[io_get_ftq_pc_0_ftq_idx];	// @[fetch-target-queue.scala:242:26, :356:42]
    if (next_is_enq)	// @[fetch-target-queue.scala:347:46]
      io_get_ftq_pc_0_next_pc_REG <= io_enq_bits_pc;	// @[fetch-target-queue.scala:357:42]
    else	// @[fetch-target-queue.scala:347:46]
      io_get_ftq_pc_0_next_pc_REG <= _GEN_42[next_idx];	// @[fetch-target-queue.scala:242:26, :348:22, :357:42, util.scala:203:14]
    io_get_ftq_pc_0_next_val_REG <= next_idx != enq_ptr | next_is_enq;	// @[fetch-target-queue.scala:135:27, :347:46, :358:{42,52,64}, util.scala:203:14]
    io_get_ftq_pc_0_com_pc_REG <= _GEN_42[io_deq_valid ? io_deq_bits : deq_ptr];	// @[fetch-target-queue.scala:134:27, :242:26, :359:{42,50}]
    io_get_ftq_pc_1_entry_REG_cfi_idx_bits <= _GEN_37[io_get_ftq_pc_1_ftq_idx];	// @[fetch-target-queue.scala:234:26, :351:42]
    io_get_ftq_pc_1_entry_REG_br_mask <= _GEN_41[io_get_ftq_pc_1_ftq_idx];	// @[fetch-target-queue.scala:234:26, :351:42]
    io_get_ftq_pc_1_entry_REG_cfi_is_call <= _GEN_44[io_get_ftq_pc_1_ftq_idx];	// @[fetch-target-queue.scala:312:36, :351:42]
    io_get_ftq_pc_1_entry_REG_cfi_is_ret <= _GEN_45[io_get_ftq_pc_1_ftq_idx];	// @[fetch-target-queue.scala:312:36, :351:42]
    io_get_ftq_pc_1_entry_REG_start_bank <= _GEN_48[io_get_ftq_pc_1_ftq_idx];	// @[fetch-target-queue.scala:312:36, :351:42]
    io_get_ftq_pc_1_pc_REG <= _GEN_42[io_get_ftq_pc_1_ftq_idx];	// @[fetch-target-queue.scala:242:26, :356:42]
    io_debug_fetch_pc_0_REG <= _GEN_42[io_debug_ftq_idx_0];	// @[fetch-target-queue.scala:242:26, :363:36]
    io_debug_fetch_pc_1_REG <= _GEN_42[io_debug_ftq_idx_1];	// @[fetch-target-queue.scala:242:26, :363:36]
  end // always @(posedge)
  `ifndef SYNTHESIS
    `ifdef FIRRTL_BEFORE_INITIAL
      `FIRRTL_BEFORE_INITIAL
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM_0;
    logic [31:0] _RANDOM_1;
    logic [31:0] _RANDOM_2;
    logic [31:0] _RANDOM_3;
    logic [31:0] _RANDOM_4;
    logic [31:0] _RANDOM_5;
    logic [31:0] _RANDOM_6;
    logic [31:0] _RANDOM_7;
    logic [31:0] _RANDOM_8;
    logic [31:0] _RANDOM_9;
    logic [31:0] _RANDOM_10;
    logic [31:0] _RANDOM_11;
    logic [31:0] _RANDOM_12;
    logic [31:0] _RANDOM_13;
    logic [31:0] _RANDOM_14;
    logic [31:0] _RANDOM_15;
    logic [31:0] _RANDOM_16;
    logic [31:0] _RANDOM_17;
    logic [31:0] _RANDOM_18;
    logic [31:0] _RANDOM_19;
    logic [31:0] _RANDOM_20;
    logic [31:0] _RANDOM_21;
    logic [31:0] _RANDOM_22;
    logic [31:0] _RANDOM_23;
    logic [31:0] _RANDOM_24;
    logic [31:0] _RANDOM_25;
    logic [31:0] _RANDOM_26;
    logic [31:0] _RANDOM_27;
    logic [31:0] _RANDOM_28;
    logic [31:0] _RANDOM_29;
    logic [31:0] _RANDOM_30;
    logic [31:0] _RANDOM_31;
    logic [31:0] _RANDOM_32;
    logic [31:0] _RANDOM_33;
    logic [31:0] _RANDOM_34;
    logic [31:0] _RANDOM_35;
    logic [31:0] _RANDOM_36;
    logic [31:0] _RANDOM_37;
    logic [31:0] _RANDOM_38;
    logic [31:0] _RANDOM_39;
    logic [31:0] _RANDOM_40;
    logic [31:0] _RANDOM_41;
    logic [31:0] _RANDOM_42;
    logic [31:0] _RANDOM_43;
    logic [31:0] _RANDOM_44;
    logic [31:0] _RANDOM_45;
    logic [31:0] _RANDOM_46;
    logic [31:0] _RANDOM_47;
    logic [31:0] _RANDOM_48;
    logic [31:0] _RANDOM_49;
    logic [31:0] _RANDOM_50;
    logic [31:0] _RANDOM_51;
    logic [31:0] _RANDOM_52;
    logic [31:0] _RANDOM_53;
    logic [31:0] _RANDOM_54;
    logic [31:0] _RANDOM_55;
    logic [31:0] _RANDOM_56;
    logic [31:0] _RANDOM_57;
    logic [31:0] _RANDOM_58;
    logic [31:0] _RANDOM_59;
    logic [31:0] _RANDOM_60;
    logic [31:0] _RANDOM_61;
    logic [31:0] _RANDOM_62;
    logic [31:0] _RANDOM_63;
    logic [31:0] _RANDOM_64;
    logic [31:0] _RANDOM_65;
    logic [31:0] _RANDOM_66;
    logic [31:0] _RANDOM_67;
    logic [31:0] _RANDOM_68;
    logic [31:0] _RANDOM_69;
    logic [31:0] _RANDOM_70;
    logic [31:0] _RANDOM_71;
    logic [31:0] _RANDOM_72;
    logic [31:0] _RANDOM_73;
    logic [31:0] _RANDOM_74;
    logic [31:0] _RANDOM_75;
    logic [31:0] _RANDOM_76;
    logic [31:0] _RANDOM_77;
    logic [31:0] _RANDOM_78;
    logic [31:0] _RANDOM_79;
    logic [31:0] _RANDOM_80;
    logic [31:0] _RANDOM_81;
    logic [31:0] _RANDOM_82;
    logic [31:0] _RANDOM_83;
    logic [31:0] _RANDOM_84;
    logic [31:0] _RANDOM_85;
    logic [31:0] _RANDOM_86;
    logic [31:0] _RANDOM_87;
    logic [31:0] _RANDOM_88;
    logic [31:0] _RANDOM_89;
    logic [31:0] _RANDOM_90;
    logic [31:0] _RANDOM_91;
    logic [31:0] _RANDOM_92;
    logic [31:0] _RANDOM_93;
    logic [31:0] _RANDOM_94;
    logic [31:0] _RANDOM_95;
    logic [31:0] _RANDOM_96;
    logic [31:0] _RANDOM_97;
    logic [31:0] _RANDOM_98;
    logic [31:0] _RANDOM_99;
    logic [31:0] _RANDOM_100;
    logic [31:0] _RANDOM_101;
    logic [31:0] _RANDOM_102;
    logic [31:0] _RANDOM_103;
    logic [31:0] _RANDOM_104;
    logic [31:0] _RANDOM_105;
    logic [31:0] _RANDOM_106;
    logic [31:0] _RANDOM_107;
    logic [31:0] _RANDOM_108;
    logic [31:0] _RANDOM_109;
    logic [31:0] _RANDOM_110;
    logic [31:0] _RANDOM_111;
    logic [31:0] _RANDOM_112;
    logic [31:0] _RANDOM_113;
    logic [31:0] _RANDOM_114;
    logic [31:0] _RANDOM_115;
    logic [31:0] _RANDOM_116;
    logic [31:0] _RANDOM_117;
    logic [31:0] _RANDOM_118;
    logic [31:0] _RANDOM_119;
    logic [31:0] _RANDOM_120;
    logic [31:0] _RANDOM_121;
    logic [31:0] _RANDOM_122;
    logic [31:0] _RANDOM_123;
    logic [31:0] _RANDOM_124;
    logic [31:0] _RANDOM_125;
    logic [31:0] _RANDOM_126;
    logic [31:0] _RANDOM_127;
    logic [31:0] _RANDOM_128;
    logic [31:0] _RANDOM_129;
    logic [31:0] _RANDOM_130;
    logic [31:0] _RANDOM_131;
    logic [31:0] _RANDOM_132;
    initial begin
      `ifdef INIT_RANDOM_PROLOG_
        `INIT_RANDOM_PROLOG_
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT
        _RANDOM_0 = `RANDOM;
        _RANDOM_1 = `RANDOM;
        _RANDOM_2 = `RANDOM;
        _RANDOM_3 = `RANDOM;
        _RANDOM_4 = `RANDOM;
        _RANDOM_5 = `RANDOM;
        _RANDOM_6 = `RANDOM;
        _RANDOM_7 = `RANDOM;
        _RANDOM_8 = `RANDOM;
        _RANDOM_9 = `RANDOM;
        _RANDOM_10 = `RANDOM;
        _RANDOM_11 = `RANDOM;
        _RANDOM_12 = `RANDOM;
        _RANDOM_13 = `RANDOM;
        _RANDOM_14 = `RANDOM;
        _RANDOM_15 = `RANDOM;
        _RANDOM_16 = `RANDOM;
        _RANDOM_17 = `RANDOM;
        _RANDOM_18 = `RANDOM;
        _RANDOM_19 = `RANDOM;
        _RANDOM_20 = `RANDOM;
        _RANDOM_21 = `RANDOM;
        _RANDOM_22 = `RANDOM;
        _RANDOM_23 = `RANDOM;
        _RANDOM_24 = `RANDOM;
        _RANDOM_25 = `RANDOM;
        _RANDOM_26 = `RANDOM;
        _RANDOM_27 = `RANDOM;
        _RANDOM_28 = `RANDOM;
        _RANDOM_29 = `RANDOM;
        _RANDOM_30 = `RANDOM;
        _RANDOM_31 = `RANDOM;
        _RANDOM_32 = `RANDOM;
        _RANDOM_33 = `RANDOM;
        _RANDOM_34 = `RANDOM;
        _RANDOM_35 = `RANDOM;
        _RANDOM_36 = `RANDOM;
        _RANDOM_37 = `RANDOM;
        _RANDOM_38 = `RANDOM;
        _RANDOM_39 = `RANDOM;
        _RANDOM_40 = `RANDOM;
        _RANDOM_41 = `RANDOM;
        _RANDOM_42 = `RANDOM;
        _RANDOM_43 = `RANDOM;
        _RANDOM_44 = `RANDOM;
        _RANDOM_45 = `RANDOM;
        _RANDOM_46 = `RANDOM;
        _RANDOM_47 = `RANDOM;
        _RANDOM_48 = `RANDOM;
        _RANDOM_49 = `RANDOM;
        _RANDOM_50 = `RANDOM;
        _RANDOM_51 = `RANDOM;
        _RANDOM_52 = `RANDOM;
        _RANDOM_53 = `RANDOM;
        _RANDOM_54 = `RANDOM;
        _RANDOM_55 = `RANDOM;
        _RANDOM_56 = `RANDOM;
        _RANDOM_57 = `RANDOM;
        _RANDOM_58 = `RANDOM;
        _RANDOM_59 = `RANDOM;
        _RANDOM_60 = `RANDOM;
        _RANDOM_61 = `RANDOM;
        _RANDOM_62 = `RANDOM;
        _RANDOM_63 = `RANDOM;
        _RANDOM_64 = `RANDOM;
        _RANDOM_65 = `RANDOM;
        _RANDOM_66 = `RANDOM;
        _RANDOM_67 = `RANDOM;
        _RANDOM_68 = `RANDOM;
        _RANDOM_69 = `RANDOM;
        _RANDOM_70 = `RANDOM;
        _RANDOM_71 = `RANDOM;
        _RANDOM_72 = `RANDOM;
        _RANDOM_73 = `RANDOM;
        _RANDOM_74 = `RANDOM;
        _RANDOM_75 = `RANDOM;
        _RANDOM_76 = `RANDOM;
        _RANDOM_77 = `RANDOM;
        _RANDOM_78 = `RANDOM;
        _RANDOM_79 = `RANDOM;
        _RANDOM_80 = `RANDOM;
        _RANDOM_81 = `RANDOM;
        _RANDOM_82 = `RANDOM;
        _RANDOM_83 = `RANDOM;
        _RANDOM_84 = `RANDOM;
        _RANDOM_85 = `RANDOM;
        _RANDOM_86 = `RANDOM;
        _RANDOM_87 = `RANDOM;
        _RANDOM_88 = `RANDOM;
        _RANDOM_89 = `RANDOM;
        _RANDOM_90 = `RANDOM;
        _RANDOM_91 = `RANDOM;
        _RANDOM_92 = `RANDOM;
        _RANDOM_93 = `RANDOM;
        _RANDOM_94 = `RANDOM;
        _RANDOM_95 = `RANDOM;
        _RANDOM_96 = `RANDOM;
        _RANDOM_97 = `RANDOM;
        _RANDOM_98 = `RANDOM;
        _RANDOM_99 = `RANDOM;
        _RANDOM_100 = `RANDOM;
        _RANDOM_101 = `RANDOM;
        _RANDOM_102 = `RANDOM;
        _RANDOM_103 = `RANDOM;
        _RANDOM_104 = `RANDOM;
        _RANDOM_105 = `RANDOM;
        _RANDOM_106 = `RANDOM;
        _RANDOM_107 = `RANDOM;
        _RANDOM_108 = `RANDOM;
        _RANDOM_109 = `RANDOM;
        _RANDOM_110 = `RANDOM;
        _RANDOM_111 = `RANDOM;
        _RANDOM_112 = `RANDOM;
        _RANDOM_113 = `RANDOM;
        _RANDOM_114 = `RANDOM;
        _RANDOM_115 = `RANDOM;
        _RANDOM_116 = `RANDOM;
        _RANDOM_117 = `RANDOM;
        _RANDOM_118 = `RANDOM;
        _RANDOM_119 = `RANDOM;
        _RANDOM_120 = `RANDOM;
        _RANDOM_121 = `RANDOM;
        _RANDOM_122 = `RANDOM;
        _RANDOM_123 = `RANDOM;
        _RANDOM_124 = `RANDOM;
        _RANDOM_125 = `RANDOM;
        _RANDOM_126 = `RANDOM;
        _RANDOM_127 = `RANDOM;
        _RANDOM_128 = `RANDOM;
        _RANDOM_129 = `RANDOM;
        _RANDOM_130 = `RANDOM;
        _RANDOM_131 = `RANDOM;
        _RANDOM_132 = `RANDOM;
        bpd_ptr = _RANDOM_0[4:0];	// @[fetch-target-queue.scala:133:27]
        deq_ptr = _RANDOM_0[9:5];	// @[fetch-target-queue.scala:133:27, :134:27]
        enq_ptr = _RANDOM_0[14:10];	// @[fetch-target-queue.scala:133:27, :135:27]
        pcs_0 = {_RANDOM_0[31:15], _RANDOM_1[22:0]};	// @[fetch-target-queue.scala:133:27, :141:21]
        pcs_1 = {_RANDOM_1[31:23], _RANDOM_2[30:0]};	// @[fetch-target-queue.scala:141:21]
        pcs_2 = {_RANDOM_2[31], _RANDOM_3, _RANDOM_4[6:0]};	// @[fetch-target-queue.scala:141:21]
        pcs_3 = {_RANDOM_4[31:7], _RANDOM_5[14:0]};	// @[fetch-target-queue.scala:141:21]
        pcs_4 = {_RANDOM_5[31:15], _RANDOM_6[22:0]};	// @[fetch-target-queue.scala:141:21]
        pcs_5 = {_RANDOM_6[31:23], _RANDOM_7[30:0]};	// @[fetch-target-queue.scala:141:21]
        pcs_6 = {_RANDOM_7[31], _RANDOM_8, _RANDOM_9[6:0]};	// @[fetch-target-queue.scala:141:21]
        pcs_7 = {_RANDOM_9[31:7], _RANDOM_10[14:0]};	// @[fetch-target-queue.scala:141:21]
        pcs_8 = {_RANDOM_10[31:15], _RANDOM_11[22:0]};	// @[fetch-target-queue.scala:141:21]
        pcs_9 = {_RANDOM_11[31:23], _RANDOM_12[30:0]};	// @[fetch-target-queue.scala:141:21]
        pcs_10 = {_RANDOM_12[31], _RANDOM_13, _RANDOM_14[6:0]};	// @[fetch-target-queue.scala:141:21]
        pcs_11 = {_RANDOM_14[31:7], _RANDOM_15[14:0]};	// @[fetch-target-queue.scala:141:21]
        pcs_12 = {_RANDOM_15[31:15], _RANDOM_16[22:0]};	// @[fetch-target-queue.scala:141:21]
        pcs_13 = {_RANDOM_16[31:23], _RANDOM_17[30:0]};	// @[fetch-target-queue.scala:141:21]
        pcs_14 = {_RANDOM_17[31], _RANDOM_18, _RANDOM_19[6:0]};	// @[fetch-target-queue.scala:141:21]
        pcs_15 = {_RANDOM_19[31:7], _RANDOM_20[14:0]};	// @[fetch-target-queue.scala:141:21]
        pcs_16 = {_RANDOM_20[31:15], _RANDOM_21[22:0]};	// @[fetch-target-queue.scala:141:21]
        pcs_17 = {_RANDOM_21[31:23], _RANDOM_22[30:0]};	// @[fetch-target-queue.scala:141:21]
        pcs_18 = {_RANDOM_22[31], _RANDOM_23, _RANDOM_24[6:0]};	// @[fetch-target-queue.scala:141:21]
        pcs_19 = {_RANDOM_24[31:7], _RANDOM_25[14:0]};	// @[fetch-target-queue.scala:141:21]
        pcs_20 = {_RANDOM_25[31:15], _RANDOM_26[22:0]};	// @[fetch-target-queue.scala:141:21]
        pcs_21 = {_RANDOM_26[31:23], _RANDOM_27[30:0]};	// @[fetch-target-queue.scala:141:21]
        pcs_22 = {_RANDOM_27[31], _RANDOM_28, _RANDOM_29[6:0]};	// @[fetch-target-queue.scala:141:21]
        pcs_23 = {_RANDOM_29[31:7], _RANDOM_30[14:0]};	// @[fetch-target-queue.scala:141:21]
        pcs_24 = {_RANDOM_30[31:15], _RANDOM_31[22:0]};	// @[fetch-target-queue.scala:141:21]
        pcs_25 = {_RANDOM_31[31:23], _RANDOM_32[30:0]};	// @[fetch-target-queue.scala:141:21]
        pcs_26 = {_RANDOM_32[31], _RANDOM_33, _RANDOM_34[6:0]};	// @[fetch-target-queue.scala:141:21]
        pcs_27 = {_RANDOM_34[31:7], _RANDOM_35[14:0]};	// @[fetch-target-queue.scala:141:21]
        pcs_28 = {_RANDOM_35[31:15], _RANDOM_36[22:0]};	// @[fetch-target-queue.scala:141:21]
        pcs_29 = {_RANDOM_36[31:23], _RANDOM_37[30:0]};	// @[fetch-target-queue.scala:141:21]
        pcs_30 = {_RANDOM_37[31], _RANDOM_38, _RANDOM_39[6:0]};	// @[fetch-target-queue.scala:141:21]
        pcs_31 = {_RANDOM_39[31:7], _RANDOM_40[14:0]};	// @[fetch-target-queue.scala:141:21]
        ram_0_cfi_idx_valid = _RANDOM_40[15];	// @[fetch-target-queue.scala:141:21, :143:21]
        ram_0_cfi_idx_bits = _RANDOM_40[17:16];	// @[fetch-target-queue.scala:141:21, :143:21]
        ram_0_cfi_taken = _RANDOM_40[18];	// @[fetch-target-queue.scala:141:21, :143:21]
        ram_0_cfi_mispredicted = _RANDOM_40[19];	// @[fetch-target-queue.scala:141:21, :143:21]
        ram_0_cfi_type = _RANDOM_40[22:20];	// @[fetch-target-queue.scala:141:21, :143:21]
        ram_0_br_mask = _RANDOM_40[26:23];	// @[fetch-target-queue.scala:141:21, :143:21]
        ram_0_cfi_is_call = _RANDOM_40[27];	// @[fetch-target-queue.scala:141:21, :143:21]
        ram_0_cfi_is_ret = _RANDOM_40[28];	// @[fetch-target-queue.scala:141:21, :143:21]
        ram_0_ras_top = {_RANDOM_40[31:30], _RANDOM_41, _RANDOM_42[5:0]};	// @[fetch-target-queue.scala:141:21, :143:21]
        ram_0_ras_idx = _RANDOM_42[10:6];	// @[fetch-target-queue.scala:143:21]
        ram_0_start_bank = _RANDOM_42[11];	// @[fetch-target-queue.scala:143:21]
        ram_1_cfi_idx_valid = _RANDOM_42[12];	// @[fetch-target-queue.scala:143:21]
        ram_1_cfi_idx_bits = _RANDOM_42[14:13];	// @[fetch-target-queue.scala:143:21]
        ram_1_cfi_taken = _RANDOM_42[15];	// @[fetch-target-queue.scala:143:21]
        ram_1_cfi_mispredicted = _RANDOM_42[16];	// @[fetch-target-queue.scala:143:21]
        ram_1_cfi_type = _RANDOM_42[19:17];	// @[fetch-target-queue.scala:143:21]
        ram_1_br_mask = _RANDOM_42[23:20];	// @[fetch-target-queue.scala:143:21]
        ram_1_cfi_is_call = _RANDOM_42[24];	// @[fetch-target-queue.scala:143:21]
        ram_1_cfi_is_ret = _RANDOM_42[25];	// @[fetch-target-queue.scala:143:21]
        ram_1_ras_top = {_RANDOM_42[31:27], _RANDOM_43, _RANDOM_44[2:0]};	// @[fetch-target-queue.scala:143:21]
        ram_1_ras_idx = _RANDOM_44[7:3];	// @[fetch-target-queue.scala:143:21]
        ram_1_start_bank = _RANDOM_44[8];	// @[fetch-target-queue.scala:143:21]
        ram_2_cfi_idx_valid = _RANDOM_44[9];	// @[fetch-target-queue.scala:143:21]
        ram_2_cfi_idx_bits = _RANDOM_44[11:10];	// @[fetch-target-queue.scala:143:21]
        ram_2_cfi_taken = _RANDOM_44[12];	// @[fetch-target-queue.scala:143:21]
        ram_2_cfi_mispredicted = _RANDOM_44[13];	// @[fetch-target-queue.scala:143:21]
        ram_2_cfi_type = _RANDOM_44[16:14];	// @[fetch-target-queue.scala:143:21]
        ram_2_br_mask = _RANDOM_44[20:17];	// @[fetch-target-queue.scala:143:21]
        ram_2_cfi_is_call = _RANDOM_44[21];	// @[fetch-target-queue.scala:143:21]
        ram_2_cfi_is_ret = _RANDOM_44[22];	// @[fetch-target-queue.scala:143:21]
        ram_2_ras_top = {_RANDOM_44[31:24], _RANDOM_45};	// @[fetch-target-queue.scala:143:21]
        ram_2_ras_idx = _RANDOM_46[4:0];	// @[fetch-target-queue.scala:143:21]
        ram_2_start_bank = _RANDOM_46[5];	// @[fetch-target-queue.scala:143:21]
        ram_3_cfi_idx_valid = _RANDOM_46[6];	// @[fetch-target-queue.scala:143:21]
        ram_3_cfi_idx_bits = _RANDOM_46[8:7];	// @[fetch-target-queue.scala:143:21]
        ram_3_cfi_taken = _RANDOM_46[9];	// @[fetch-target-queue.scala:143:21]
        ram_3_cfi_mispredicted = _RANDOM_46[10];	// @[fetch-target-queue.scala:143:21]
        ram_3_cfi_type = _RANDOM_46[13:11];	// @[fetch-target-queue.scala:143:21]
        ram_3_br_mask = _RANDOM_46[17:14];	// @[fetch-target-queue.scala:143:21]
        ram_3_cfi_is_call = _RANDOM_46[18];	// @[fetch-target-queue.scala:143:21]
        ram_3_cfi_is_ret = _RANDOM_46[19];	// @[fetch-target-queue.scala:143:21]
        ram_3_ras_top = {_RANDOM_46[31:21], _RANDOM_47[28:0]};	// @[fetch-target-queue.scala:143:21]
        ram_3_ras_idx = {_RANDOM_47[31:29], _RANDOM_48[1:0]};	// @[fetch-target-queue.scala:143:21]
        ram_3_start_bank = _RANDOM_48[2];	// @[fetch-target-queue.scala:143:21]
        ram_4_cfi_idx_valid = _RANDOM_48[3];	// @[fetch-target-queue.scala:143:21]
        ram_4_cfi_idx_bits = _RANDOM_48[5:4];	// @[fetch-target-queue.scala:143:21]
        ram_4_cfi_taken = _RANDOM_48[6];	// @[fetch-target-queue.scala:143:21]
        ram_4_cfi_mispredicted = _RANDOM_48[7];	// @[fetch-target-queue.scala:143:21]
        ram_4_cfi_type = _RANDOM_48[10:8];	// @[fetch-target-queue.scala:143:21]
        ram_4_br_mask = _RANDOM_48[14:11];	// @[fetch-target-queue.scala:143:21]
        ram_4_cfi_is_call = _RANDOM_48[15];	// @[fetch-target-queue.scala:143:21]
        ram_4_cfi_is_ret = _RANDOM_48[16];	// @[fetch-target-queue.scala:143:21]
        ram_4_ras_top = {_RANDOM_48[31:18], _RANDOM_49[25:0]};	// @[fetch-target-queue.scala:143:21]
        ram_4_ras_idx = _RANDOM_49[30:26];	// @[fetch-target-queue.scala:143:21]
        ram_4_start_bank = _RANDOM_49[31];	// @[fetch-target-queue.scala:143:21]
        ram_5_cfi_idx_valid = _RANDOM_50[0];	// @[fetch-target-queue.scala:143:21]
        ram_5_cfi_idx_bits = _RANDOM_50[2:1];	// @[fetch-target-queue.scala:143:21]
        ram_5_cfi_taken = _RANDOM_50[3];	// @[fetch-target-queue.scala:143:21]
        ram_5_cfi_mispredicted = _RANDOM_50[4];	// @[fetch-target-queue.scala:143:21]
        ram_5_cfi_type = _RANDOM_50[7:5];	// @[fetch-target-queue.scala:143:21]
        ram_5_br_mask = _RANDOM_50[11:8];	// @[fetch-target-queue.scala:143:21]
        ram_5_cfi_is_call = _RANDOM_50[12];	// @[fetch-target-queue.scala:143:21]
        ram_5_cfi_is_ret = _RANDOM_50[13];	// @[fetch-target-queue.scala:143:21]
        ram_5_ras_top = {_RANDOM_50[31:15], _RANDOM_51[22:0]};	// @[fetch-target-queue.scala:143:21]
        ram_5_ras_idx = _RANDOM_51[27:23];	// @[fetch-target-queue.scala:143:21]
        ram_5_start_bank = _RANDOM_51[28];	// @[fetch-target-queue.scala:143:21]
        ram_6_cfi_idx_valid = _RANDOM_51[29];	// @[fetch-target-queue.scala:143:21]
        ram_6_cfi_idx_bits = _RANDOM_51[31:30];	// @[fetch-target-queue.scala:143:21]
        ram_6_cfi_taken = _RANDOM_52[0];	// @[fetch-target-queue.scala:143:21]
        ram_6_cfi_mispredicted = _RANDOM_52[1];	// @[fetch-target-queue.scala:143:21]
        ram_6_cfi_type = _RANDOM_52[4:2];	// @[fetch-target-queue.scala:143:21]
        ram_6_br_mask = _RANDOM_52[8:5];	// @[fetch-target-queue.scala:143:21]
        ram_6_cfi_is_call = _RANDOM_52[9];	// @[fetch-target-queue.scala:143:21]
        ram_6_cfi_is_ret = _RANDOM_52[10];	// @[fetch-target-queue.scala:143:21]
        ram_6_ras_top = {_RANDOM_52[31:12], _RANDOM_53[19:0]};	// @[fetch-target-queue.scala:143:21]
        ram_6_ras_idx = _RANDOM_53[24:20];	// @[fetch-target-queue.scala:143:21]
        ram_6_start_bank = _RANDOM_53[25];	// @[fetch-target-queue.scala:143:21]
        ram_7_cfi_idx_valid = _RANDOM_53[26];	// @[fetch-target-queue.scala:143:21]
        ram_7_cfi_idx_bits = _RANDOM_53[28:27];	// @[fetch-target-queue.scala:143:21]
        ram_7_cfi_taken = _RANDOM_53[29];	// @[fetch-target-queue.scala:143:21]
        ram_7_cfi_mispredicted = _RANDOM_53[30];	// @[fetch-target-queue.scala:143:21]
        ram_7_cfi_type = {_RANDOM_53[31], _RANDOM_54[1:0]};	// @[fetch-target-queue.scala:143:21]
        ram_7_br_mask = _RANDOM_54[5:2];	// @[fetch-target-queue.scala:143:21]
        ram_7_cfi_is_call = _RANDOM_54[6];	// @[fetch-target-queue.scala:143:21]
        ram_7_cfi_is_ret = _RANDOM_54[7];	// @[fetch-target-queue.scala:143:21]
        ram_7_ras_top = {_RANDOM_54[31:9], _RANDOM_55[16:0]};	// @[fetch-target-queue.scala:143:21]
        ram_7_ras_idx = _RANDOM_55[21:17];	// @[fetch-target-queue.scala:143:21]
        ram_7_start_bank = _RANDOM_55[22];	// @[fetch-target-queue.scala:143:21]
        ram_8_cfi_idx_valid = _RANDOM_55[23];	// @[fetch-target-queue.scala:143:21]
        ram_8_cfi_idx_bits = _RANDOM_55[25:24];	// @[fetch-target-queue.scala:143:21]
        ram_8_cfi_taken = _RANDOM_55[26];	// @[fetch-target-queue.scala:143:21]
        ram_8_cfi_mispredicted = _RANDOM_55[27];	// @[fetch-target-queue.scala:143:21]
        ram_8_cfi_type = _RANDOM_55[30:28];	// @[fetch-target-queue.scala:143:21]
        ram_8_br_mask = {_RANDOM_55[31], _RANDOM_56[2:0]};	// @[fetch-target-queue.scala:143:21]
        ram_8_cfi_is_call = _RANDOM_56[3];	// @[fetch-target-queue.scala:143:21]
        ram_8_cfi_is_ret = _RANDOM_56[4];	// @[fetch-target-queue.scala:143:21]
        ram_8_ras_top = {_RANDOM_56[31:6], _RANDOM_57[13:0]};	// @[fetch-target-queue.scala:143:21]
        ram_8_ras_idx = _RANDOM_57[18:14];	// @[fetch-target-queue.scala:143:21]
        ram_8_start_bank = _RANDOM_57[19];	// @[fetch-target-queue.scala:143:21]
        ram_9_cfi_idx_valid = _RANDOM_57[20];	// @[fetch-target-queue.scala:143:21]
        ram_9_cfi_idx_bits = _RANDOM_57[22:21];	// @[fetch-target-queue.scala:143:21]
        ram_9_cfi_taken = _RANDOM_57[23];	// @[fetch-target-queue.scala:143:21]
        ram_9_cfi_mispredicted = _RANDOM_57[24];	// @[fetch-target-queue.scala:143:21]
        ram_9_cfi_type = _RANDOM_57[27:25];	// @[fetch-target-queue.scala:143:21]
        ram_9_br_mask = _RANDOM_57[31:28];	// @[fetch-target-queue.scala:143:21]
        ram_9_cfi_is_call = _RANDOM_58[0];	// @[fetch-target-queue.scala:143:21]
        ram_9_cfi_is_ret = _RANDOM_58[1];	// @[fetch-target-queue.scala:143:21]
        ram_9_ras_top = {_RANDOM_58[31:3], _RANDOM_59[10:0]};	// @[fetch-target-queue.scala:143:21]
        ram_9_ras_idx = _RANDOM_59[15:11];	// @[fetch-target-queue.scala:143:21]
        ram_9_start_bank = _RANDOM_59[16];	// @[fetch-target-queue.scala:143:21]
        ram_10_cfi_idx_valid = _RANDOM_59[17];	// @[fetch-target-queue.scala:143:21]
        ram_10_cfi_idx_bits = _RANDOM_59[19:18];	// @[fetch-target-queue.scala:143:21]
        ram_10_cfi_taken = _RANDOM_59[20];	// @[fetch-target-queue.scala:143:21]
        ram_10_cfi_mispredicted = _RANDOM_59[21];	// @[fetch-target-queue.scala:143:21]
        ram_10_cfi_type = _RANDOM_59[24:22];	// @[fetch-target-queue.scala:143:21]
        ram_10_br_mask = _RANDOM_59[28:25];	// @[fetch-target-queue.scala:143:21]
        ram_10_cfi_is_call = _RANDOM_59[29];	// @[fetch-target-queue.scala:143:21]
        ram_10_cfi_is_ret = _RANDOM_59[30];	// @[fetch-target-queue.scala:143:21]
        ram_10_ras_top = {_RANDOM_60, _RANDOM_61[7:0]};	// @[fetch-target-queue.scala:143:21]
        ram_10_ras_idx = _RANDOM_61[12:8];	// @[fetch-target-queue.scala:143:21]
        ram_10_start_bank = _RANDOM_61[13];	// @[fetch-target-queue.scala:143:21]
        ram_11_cfi_idx_valid = _RANDOM_61[14];	// @[fetch-target-queue.scala:143:21]
        ram_11_cfi_idx_bits = _RANDOM_61[16:15];	// @[fetch-target-queue.scala:143:21]
        ram_11_cfi_taken = _RANDOM_61[17];	// @[fetch-target-queue.scala:143:21]
        ram_11_cfi_mispredicted = _RANDOM_61[18];	// @[fetch-target-queue.scala:143:21]
        ram_11_cfi_type = _RANDOM_61[21:19];	// @[fetch-target-queue.scala:143:21]
        ram_11_br_mask = _RANDOM_61[25:22];	// @[fetch-target-queue.scala:143:21]
        ram_11_cfi_is_call = _RANDOM_61[26];	// @[fetch-target-queue.scala:143:21]
        ram_11_cfi_is_ret = _RANDOM_61[27];	// @[fetch-target-queue.scala:143:21]
        ram_11_ras_top = {_RANDOM_61[31:29], _RANDOM_62, _RANDOM_63[4:0]};	// @[fetch-target-queue.scala:143:21]
        ram_11_ras_idx = _RANDOM_63[9:5];	// @[fetch-target-queue.scala:143:21]
        ram_11_start_bank = _RANDOM_63[10];	// @[fetch-target-queue.scala:143:21]
        ram_12_cfi_idx_valid = _RANDOM_63[11];	// @[fetch-target-queue.scala:143:21]
        ram_12_cfi_idx_bits = _RANDOM_63[13:12];	// @[fetch-target-queue.scala:143:21]
        ram_12_cfi_taken = _RANDOM_63[14];	// @[fetch-target-queue.scala:143:21]
        ram_12_cfi_mispredicted = _RANDOM_63[15];	// @[fetch-target-queue.scala:143:21]
        ram_12_cfi_type = _RANDOM_63[18:16];	// @[fetch-target-queue.scala:143:21]
        ram_12_br_mask = _RANDOM_63[22:19];	// @[fetch-target-queue.scala:143:21]
        ram_12_cfi_is_call = _RANDOM_63[23];	// @[fetch-target-queue.scala:143:21]
        ram_12_cfi_is_ret = _RANDOM_63[24];	// @[fetch-target-queue.scala:143:21]
        ram_12_ras_top = {_RANDOM_63[31:26], _RANDOM_64, _RANDOM_65[1:0]};	// @[fetch-target-queue.scala:143:21]
        ram_12_ras_idx = _RANDOM_65[6:2];	// @[fetch-target-queue.scala:143:21]
        ram_12_start_bank = _RANDOM_65[7];	// @[fetch-target-queue.scala:143:21]
        ram_13_cfi_idx_valid = _RANDOM_65[8];	// @[fetch-target-queue.scala:143:21]
        ram_13_cfi_idx_bits = _RANDOM_65[10:9];	// @[fetch-target-queue.scala:143:21]
        ram_13_cfi_taken = _RANDOM_65[11];	// @[fetch-target-queue.scala:143:21]
        ram_13_cfi_mispredicted = _RANDOM_65[12];	// @[fetch-target-queue.scala:143:21]
        ram_13_cfi_type = _RANDOM_65[15:13];	// @[fetch-target-queue.scala:143:21]
        ram_13_br_mask = _RANDOM_65[19:16];	// @[fetch-target-queue.scala:143:21]
        ram_13_cfi_is_call = _RANDOM_65[20];	// @[fetch-target-queue.scala:143:21]
        ram_13_cfi_is_ret = _RANDOM_65[21];	// @[fetch-target-queue.scala:143:21]
        ram_13_ras_top = {_RANDOM_65[31:23], _RANDOM_66[30:0]};	// @[fetch-target-queue.scala:143:21]
        ram_13_ras_idx = {_RANDOM_66[31], _RANDOM_67[3:0]};	// @[fetch-target-queue.scala:143:21]
        ram_13_start_bank = _RANDOM_67[4];	// @[fetch-target-queue.scala:143:21]
        ram_14_cfi_idx_valid = _RANDOM_67[5];	// @[fetch-target-queue.scala:143:21]
        ram_14_cfi_idx_bits = _RANDOM_67[7:6];	// @[fetch-target-queue.scala:143:21]
        ram_14_cfi_taken = _RANDOM_67[8];	// @[fetch-target-queue.scala:143:21]
        ram_14_cfi_mispredicted = _RANDOM_67[9];	// @[fetch-target-queue.scala:143:21]
        ram_14_cfi_type = _RANDOM_67[12:10];	// @[fetch-target-queue.scala:143:21]
        ram_14_br_mask = _RANDOM_67[16:13];	// @[fetch-target-queue.scala:143:21]
        ram_14_cfi_is_call = _RANDOM_67[17];	// @[fetch-target-queue.scala:143:21]
        ram_14_cfi_is_ret = _RANDOM_67[18];	// @[fetch-target-queue.scala:143:21]
        ram_14_ras_top = {_RANDOM_67[31:20], _RANDOM_68[27:0]};	// @[fetch-target-queue.scala:143:21]
        ram_14_ras_idx = {_RANDOM_68[31:28], _RANDOM_69[0]};	// @[fetch-target-queue.scala:143:21]
        ram_14_start_bank = _RANDOM_69[1];	// @[fetch-target-queue.scala:143:21]
        ram_15_cfi_idx_valid = _RANDOM_69[2];	// @[fetch-target-queue.scala:143:21]
        ram_15_cfi_idx_bits = _RANDOM_69[4:3];	// @[fetch-target-queue.scala:143:21]
        ram_15_cfi_taken = _RANDOM_69[5];	// @[fetch-target-queue.scala:143:21]
        ram_15_cfi_mispredicted = _RANDOM_69[6];	// @[fetch-target-queue.scala:143:21]
        ram_15_cfi_type = _RANDOM_69[9:7];	// @[fetch-target-queue.scala:143:21]
        ram_15_br_mask = _RANDOM_69[13:10];	// @[fetch-target-queue.scala:143:21]
        ram_15_cfi_is_call = _RANDOM_69[14];	// @[fetch-target-queue.scala:143:21]
        ram_15_cfi_is_ret = _RANDOM_69[15];	// @[fetch-target-queue.scala:143:21]
        ram_15_ras_top = {_RANDOM_69[31:17], _RANDOM_70[24:0]};	// @[fetch-target-queue.scala:143:21]
        ram_15_ras_idx = _RANDOM_70[29:25];	// @[fetch-target-queue.scala:143:21]
        ram_15_start_bank = _RANDOM_70[30];	// @[fetch-target-queue.scala:143:21]
        ram_16_cfi_idx_valid = _RANDOM_70[31];	// @[fetch-target-queue.scala:143:21]
        ram_16_cfi_idx_bits = _RANDOM_71[1:0];	// @[fetch-target-queue.scala:143:21]
        ram_16_cfi_taken = _RANDOM_71[2];	// @[fetch-target-queue.scala:143:21]
        ram_16_cfi_mispredicted = _RANDOM_71[3];	// @[fetch-target-queue.scala:143:21]
        ram_16_cfi_type = _RANDOM_71[6:4];	// @[fetch-target-queue.scala:143:21]
        ram_16_br_mask = _RANDOM_71[10:7];	// @[fetch-target-queue.scala:143:21]
        ram_16_cfi_is_call = _RANDOM_71[11];	// @[fetch-target-queue.scala:143:21]
        ram_16_cfi_is_ret = _RANDOM_71[12];	// @[fetch-target-queue.scala:143:21]
        ram_16_ras_top = {_RANDOM_71[31:14], _RANDOM_72[21:0]};	// @[fetch-target-queue.scala:143:21]
        ram_16_ras_idx = _RANDOM_72[26:22];	// @[fetch-target-queue.scala:143:21]
        ram_16_start_bank = _RANDOM_72[27];	// @[fetch-target-queue.scala:143:21]
        ram_17_cfi_idx_valid = _RANDOM_72[28];	// @[fetch-target-queue.scala:143:21]
        ram_17_cfi_idx_bits = _RANDOM_72[30:29];	// @[fetch-target-queue.scala:143:21]
        ram_17_cfi_taken = _RANDOM_72[31];	// @[fetch-target-queue.scala:143:21]
        ram_17_cfi_mispredicted = _RANDOM_73[0];	// @[fetch-target-queue.scala:143:21]
        ram_17_cfi_type = _RANDOM_73[3:1];	// @[fetch-target-queue.scala:143:21]
        ram_17_br_mask = _RANDOM_73[7:4];	// @[fetch-target-queue.scala:143:21]
        ram_17_cfi_is_call = _RANDOM_73[8];	// @[fetch-target-queue.scala:143:21]
        ram_17_cfi_is_ret = _RANDOM_73[9];	// @[fetch-target-queue.scala:143:21]
        ram_17_ras_top = {_RANDOM_73[31:11], _RANDOM_74[18:0]};	// @[fetch-target-queue.scala:143:21]
        ram_17_ras_idx = _RANDOM_74[23:19];	// @[fetch-target-queue.scala:143:21]
        ram_17_start_bank = _RANDOM_74[24];	// @[fetch-target-queue.scala:143:21]
        ram_18_cfi_idx_valid = _RANDOM_74[25];	// @[fetch-target-queue.scala:143:21]
        ram_18_cfi_idx_bits = _RANDOM_74[27:26];	// @[fetch-target-queue.scala:143:21]
        ram_18_cfi_taken = _RANDOM_74[28];	// @[fetch-target-queue.scala:143:21]
        ram_18_cfi_mispredicted = _RANDOM_74[29];	// @[fetch-target-queue.scala:143:21]
        ram_18_cfi_type = {_RANDOM_74[31:30], _RANDOM_75[0]};	// @[fetch-target-queue.scala:143:21]
        ram_18_br_mask = _RANDOM_75[4:1];	// @[fetch-target-queue.scala:143:21]
        ram_18_cfi_is_call = _RANDOM_75[5];	// @[fetch-target-queue.scala:143:21]
        ram_18_cfi_is_ret = _RANDOM_75[6];	// @[fetch-target-queue.scala:143:21]
        ram_18_ras_top = {_RANDOM_75[31:8], _RANDOM_76[15:0]};	// @[fetch-target-queue.scala:143:21]
        ram_18_ras_idx = _RANDOM_76[20:16];	// @[fetch-target-queue.scala:143:21]
        ram_18_start_bank = _RANDOM_76[21];	// @[fetch-target-queue.scala:143:21]
        ram_19_cfi_idx_valid = _RANDOM_76[22];	// @[fetch-target-queue.scala:143:21]
        ram_19_cfi_idx_bits = _RANDOM_76[24:23];	// @[fetch-target-queue.scala:143:21]
        ram_19_cfi_taken = _RANDOM_76[25];	// @[fetch-target-queue.scala:143:21]
        ram_19_cfi_mispredicted = _RANDOM_76[26];	// @[fetch-target-queue.scala:143:21]
        ram_19_cfi_type = _RANDOM_76[29:27];	// @[fetch-target-queue.scala:143:21]
        ram_19_br_mask = {_RANDOM_76[31:30], _RANDOM_77[1:0]};	// @[fetch-target-queue.scala:143:21]
        ram_19_cfi_is_call = _RANDOM_77[2];	// @[fetch-target-queue.scala:143:21]
        ram_19_cfi_is_ret = _RANDOM_77[3];	// @[fetch-target-queue.scala:143:21]
        ram_19_ras_top = {_RANDOM_77[31:5], _RANDOM_78[12:0]};	// @[fetch-target-queue.scala:143:21]
        ram_19_ras_idx = _RANDOM_78[17:13];	// @[fetch-target-queue.scala:143:21]
        ram_19_start_bank = _RANDOM_78[18];	// @[fetch-target-queue.scala:143:21]
        ram_20_cfi_idx_valid = _RANDOM_78[19];	// @[fetch-target-queue.scala:143:21]
        ram_20_cfi_idx_bits = _RANDOM_78[21:20];	// @[fetch-target-queue.scala:143:21]
        ram_20_cfi_taken = _RANDOM_78[22];	// @[fetch-target-queue.scala:143:21]
        ram_20_cfi_mispredicted = _RANDOM_78[23];	// @[fetch-target-queue.scala:143:21]
        ram_20_cfi_type = _RANDOM_78[26:24];	// @[fetch-target-queue.scala:143:21]
        ram_20_br_mask = _RANDOM_78[30:27];	// @[fetch-target-queue.scala:143:21]
        ram_20_cfi_is_call = _RANDOM_78[31];	// @[fetch-target-queue.scala:143:21]
        ram_20_cfi_is_ret = _RANDOM_79[0];	// @[fetch-target-queue.scala:143:21]
        ram_20_ras_top = {_RANDOM_79[31:2], _RANDOM_80[9:0]};	// @[fetch-target-queue.scala:143:21]
        ram_20_ras_idx = _RANDOM_80[14:10];	// @[fetch-target-queue.scala:143:21]
        ram_20_start_bank = _RANDOM_80[15];	// @[fetch-target-queue.scala:143:21]
        ram_21_cfi_idx_valid = _RANDOM_80[16];	// @[fetch-target-queue.scala:143:21]
        ram_21_cfi_idx_bits = _RANDOM_80[18:17];	// @[fetch-target-queue.scala:143:21]
        ram_21_cfi_taken = _RANDOM_80[19];	// @[fetch-target-queue.scala:143:21]
        ram_21_cfi_mispredicted = _RANDOM_80[20];	// @[fetch-target-queue.scala:143:21]
        ram_21_cfi_type = _RANDOM_80[23:21];	// @[fetch-target-queue.scala:143:21]
        ram_21_br_mask = _RANDOM_80[27:24];	// @[fetch-target-queue.scala:143:21]
        ram_21_cfi_is_call = _RANDOM_80[28];	// @[fetch-target-queue.scala:143:21]
        ram_21_cfi_is_ret = _RANDOM_80[29];	// @[fetch-target-queue.scala:143:21]
        ram_21_ras_top = {_RANDOM_80[31], _RANDOM_81, _RANDOM_82[6:0]};	// @[fetch-target-queue.scala:143:21]
        ram_21_ras_idx = _RANDOM_82[11:7];	// @[fetch-target-queue.scala:143:21]
        ram_21_start_bank = _RANDOM_82[12];	// @[fetch-target-queue.scala:143:21]
        ram_22_cfi_idx_valid = _RANDOM_82[13];	// @[fetch-target-queue.scala:143:21]
        ram_22_cfi_idx_bits = _RANDOM_82[15:14];	// @[fetch-target-queue.scala:143:21]
        ram_22_cfi_taken = _RANDOM_82[16];	// @[fetch-target-queue.scala:143:21]
        ram_22_cfi_mispredicted = _RANDOM_82[17];	// @[fetch-target-queue.scala:143:21]
        ram_22_cfi_type = _RANDOM_82[20:18];	// @[fetch-target-queue.scala:143:21]
        ram_22_br_mask = _RANDOM_82[24:21];	// @[fetch-target-queue.scala:143:21]
        ram_22_cfi_is_call = _RANDOM_82[25];	// @[fetch-target-queue.scala:143:21]
        ram_22_cfi_is_ret = _RANDOM_82[26];	// @[fetch-target-queue.scala:143:21]
        ram_22_ras_top = {_RANDOM_82[31:28], _RANDOM_83, _RANDOM_84[3:0]};	// @[fetch-target-queue.scala:143:21]
        ram_22_ras_idx = _RANDOM_84[8:4];	// @[fetch-target-queue.scala:143:21]
        ram_22_start_bank = _RANDOM_84[9];	// @[fetch-target-queue.scala:143:21]
        ram_23_cfi_idx_valid = _RANDOM_84[10];	// @[fetch-target-queue.scala:143:21]
        ram_23_cfi_idx_bits = _RANDOM_84[12:11];	// @[fetch-target-queue.scala:143:21]
        ram_23_cfi_taken = _RANDOM_84[13];	// @[fetch-target-queue.scala:143:21]
        ram_23_cfi_mispredicted = _RANDOM_84[14];	// @[fetch-target-queue.scala:143:21]
        ram_23_cfi_type = _RANDOM_84[17:15];	// @[fetch-target-queue.scala:143:21]
        ram_23_br_mask = _RANDOM_84[21:18];	// @[fetch-target-queue.scala:143:21]
        ram_23_cfi_is_call = _RANDOM_84[22];	// @[fetch-target-queue.scala:143:21]
        ram_23_cfi_is_ret = _RANDOM_84[23];	// @[fetch-target-queue.scala:143:21]
        ram_23_ras_top = {_RANDOM_84[31:25], _RANDOM_85, _RANDOM_86[0]};	// @[fetch-target-queue.scala:143:21]
        ram_23_ras_idx = _RANDOM_86[5:1];	// @[fetch-target-queue.scala:143:21]
        ram_23_start_bank = _RANDOM_86[6];	// @[fetch-target-queue.scala:143:21]
        ram_24_cfi_idx_valid = _RANDOM_86[7];	// @[fetch-target-queue.scala:143:21]
        ram_24_cfi_idx_bits = _RANDOM_86[9:8];	// @[fetch-target-queue.scala:143:21]
        ram_24_cfi_taken = _RANDOM_86[10];	// @[fetch-target-queue.scala:143:21]
        ram_24_cfi_mispredicted = _RANDOM_86[11];	// @[fetch-target-queue.scala:143:21]
        ram_24_cfi_type = _RANDOM_86[14:12];	// @[fetch-target-queue.scala:143:21]
        ram_24_br_mask = _RANDOM_86[18:15];	// @[fetch-target-queue.scala:143:21]
        ram_24_cfi_is_call = _RANDOM_86[19];	// @[fetch-target-queue.scala:143:21]
        ram_24_cfi_is_ret = _RANDOM_86[20];	// @[fetch-target-queue.scala:143:21]
        ram_24_ras_top = {_RANDOM_86[31:22], _RANDOM_87[29:0]};	// @[fetch-target-queue.scala:143:21]
        ram_24_ras_idx = {_RANDOM_87[31:30], _RANDOM_88[2:0]};	// @[fetch-target-queue.scala:143:21]
        ram_24_start_bank = _RANDOM_88[3];	// @[fetch-target-queue.scala:143:21]
        ram_25_cfi_idx_valid = _RANDOM_88[4];	// @[fetch-target-queue.scala:143:21]
        ram_25_cfi_idx_bits = _RANDOM_88[6:5];	// @[fetch-target-queue.scala:143:21]
        ram_25_cfi_taken = _RANDOM_88[7];	// @[fetch-target-queue.scala:143:21]
        ram_25_cfi_mispredicted = _RANDOM_88[8];	// @[fetch-target-queue.scala:143:21]
        ram_25_cfi_type = _RANDOM_88[11:9];	// @[fetch-target-queue.scala:143:21]
        ram_25_br_mask = _RANDOM_88[15:12];	// @[fetch-target-queue.scala:143:21]
        ram_25_cfi_is_call = _RANDOM_88[16];	// @[fetch-target-queue.scala:143:21]
        ram_25_cfi_is_ret = _RANDOM_88[17];	// @[fetch-target-queue.scala:143:21]
        ram_25_ras_top = {_RANDOM_88[31:19], _RANDOM_89[26:0]};	// @[fetch-target-queue.scala:143:21]
        ram_25_ras_idx = _RANDOM_89[31:27];	// @[fetch-target-queue.scala:143:21]
        ram_25_start_bank = _RANDOM_90[0];	// @[fetch-target-queue.scala:143:21]
        ram_26_cfi_idx_valid = _RANDOM_90[1];	// @[fetch-target-queue.scala:143:21]
        ram_26_cfi_idx_bits = _RANDOM_90[3:2];	// @[fetch-target-queue.scala:143:21]
        ram_26_cfi_taken = _RANDOM_90[4];	// @[fetch-target-queue.scala:143:21]
        ram_26_cfi_mispredicted = _RANDOM_90[5];	// @[fetch-target-queue.scala:143:21]
        ram_26_cfi_type = _RANDOM_90[8:6];	// @[fetch-target-queue.scala:143:21]
        ram_26_br_mask = _RANDOM_90[12:9];	// @[fetch-target-queue.scala:143:21]
        ram_26_cfi_is_call = _RANDOM_90[13];	// @[fetch-target-queue.scala:143:21]
        ram_26_cfi_is_ret = _RANDOM_90[14];	// @[fetch-target-queue.scala:143:21]
        ram_26_ras_top = {_RANDOM_90[31:16], _RANDOM_91[23:0]};	// @[fetch-target-queue.scala:143:21]
        ram_26_ras_idx = _RANDOM_91[28:24];	// @[fetch-target-queue.scala:143:21]
        ram_26_start_bank = _RANDOM_91[29];	// @[fetch-target-queue.scala:143:21]
        ram_27_cfi_idx_valid = _RANDOM_91[30];	// @[fetch-target-queue.scala:143:21]
        ram_27_cfi_idx_bits = {_RANDOM_91[31], _RANDOM_92[0]};	// @[fetch-target-queue.scala:143:21]
        ram_27_cfi_taken = _RANDOM_92[1];	// @[fetch-target-queue.scala:143:21]
        ram_27_cfi_mispredicted = _RANDOM_92[2];	// @[fetch-target-queue.scala:143:21]
        ram_27_cfi_type = _RANDOM_92[5:3];	// @[fetch-target-queue.scala:143:21]
        ram_27_br_mask = _RANDOM_92[9:6];	// @[fetch-target-queue.scala:143:21]
        ram_27_cfi_is_call = _RANDOM_92[10];	// @[fetch-target-queue.scala:143:21]
        ram_27_cfi_is_ret = _RANDOM_92[11];	// @[fetch-target-queue.scala:143:21]
        ram_27_ras_top = {_RANDOM_92[31:13], _RANDOM_93[20:0]};	// @[fetch-target-queue.scala:143:21]
        ram_27_ras_idx = _RANDOM_93[25:21];	// @[fetch-target-queue.scala:143:21]
        ram_27_start_bank = _RANDOM_93[26];	// @[fetch-target-queue.scala:143:21]
        ram_28_cfi_idx_valid = _RANDOM_93[27];	// @[fetch-target-queue.scala:143:21]
        ram_28_cfi_idx_bits = _RANDOM_93[29:28];	// @[fetch-target-queue.scala:143:21]
        ram_28_cfi_taken = _RANDOM_93[30];	// @[fetch-target-queue.scala:143:21]
        ram_28_cfi_mispredicted = _RANDOM_93[31];	// @[fetch-target-queue.scala:143:21]
        ram_28_cfi_type = _RANDOM_94[2:0];	// @[fetch-target-queue.scala:143:21]
        ram_28_br_mask = _RANDOM_94[6:3];	// @[fetch-target-queue.scala:143:21]
        ram_28_cfi_is_call = _RANDOM_94[7];	// @[fetch-target-queue.scala:143:21]
        ram_28_cfi_is_ret = _RANDOM_94[8];	// @[fetch-target-queue.scala:143:21]
        ram_28_ras_top = {_RANDOM_94[31:10], _RANDOM_95[17:0]};	// @[fetch-target-queue.scala:143:21]
        ram_28_ras_idx = _RANDOM_95[22:18];	// @[fetch-target-queue.scala:143:21]
        ram_28_start_bank = _RANDOM_95[23];	// @[fetch-target-queue.scala:143:21]
        ram_29_cfi_idx_valid = _RANDOM_95[24];	// @[fetch-target-queue.scala:143:21]
        ram_29_cfi_idx_bits = _RANDOM_95[26:25];	// @[fetch-target-queue.scala:143:21]
        ram_29_cfi_taken = _RANDOM_95[27];	// @[fetch-target-queue.scala:143:21]
        ram_29_cfi_mispredicted = _RANDOM_95[28];	// @[fetch-target-queue.scala:143:21]
        ram_29_cfi_type = _RANDOM_95[31:29];	// @[fetch-target-queue.scala:143:21]
        ram_29_br_mask = _RANDOM_96[3:0];	// @[fetch-target-queue.scala:143:21]
        ram_29_cfi_is_call = _RANDOM_96[4];	// @[fetch-target-queue.scala:143:21]
        ram_29_cfi_is_ret = _RANDOM_96[5];	// @[fetch-target-queue.scala:143:21]
        ram_29_ras_top = {_RANDOM_96[31:7], _RANDOM_97[14:0]};	// @[fetch-target-queue.scala:143:21]
        ram_29_ras_idx = _RANDOM_97[19:15];	// @[fetch-target-queue.scala:143:21]
        ram_29_start_bank = _RANDOM_97[20];	// @[fetch-target-queue.scala:143:21]
        ram_30_cfi_idx_valid = _RANDOM_97[21];	// @[fetch-target-queue.scala:143:21]
        ram_30_cfi_idx_bits = _RANDOM_97[23:22];	// @[fetch-target-queue.scala:143:21]
        ram_30_cfi_taken = _RANDOM_97[24];	// @[fetch-target-queue.scala:143:21]
        ram_30_cfi_mispredicted = _RANDOM_97[25];	// @[fetch-target-queue.scala:143:21]
        ram_30_cfi_type = _RANDOM_97[28:26];	// @[fetch-target-queue.scala:143:21]
        ram_30_br_mask = {_RANDOM_97[31:29], _RANDOM_98[0]};	// @[fetch-target-queue.scala:143:21]
        ram_30_cfi_is_call = _RANDOM_98[1];	// @[fetch-target-queue.scala:143:21]
        ram_30_cfi_is_ret = _RANDOM_98[2];	// @[fetch-target-queue.scala:143:21]
        ram_30_ras_top = {_RANDOM_98[31:4], _RANDOM_99[11:0]};	// @[fetch-target-queue.scala:143:21]
        ram_30_ras_idx = _RANDOM_99[16:12];	// @[fetch-target-queue.scala:143:21]
        ram_30_start_bank = _RANDOM_99[17];	// @[fetch-target-queue.scala:143:21]
        ram_31_cfi_idx_valid = _RANDOM_99[18];	// @[fetch-target-queue.scala:143:21]
        ram_31_cfi_idx_bits = _RANDOM_99[20:19];	// @[fetch-target-queue.scala:143:21]
        ram_31_cfi_taken = _RANDOM_99[21];	// @[fetch-target-queue.scala:143:21]
        ram_31_cfi_mispredicted = _RANDOM_99[22];	// @[fetch-target-queue.scala:143:21]
        ram_31_cfi_type = _RANDOM_99[25:23];	// @[fetch-target-queue.scala:143:21]
        ram_31_br_mask = _RANDOM_99[29:26];	// @[fetch-target-queue.scala:143:21]
        ram_31_cfi_is_call = _RANDOM_99[30];	// @[fetch-target-queue.scala:143:21]
        ram_31_cfi_is_ret = _RANDOM_99[31];	// @[fetch-target-queue.scala:143:21]
        ram_31_ras_top = {_RANDOM_100[31:1], _RANDOM_101[8:0]};	// @[fetch-target-queue.scala:143:21]
        ram_31_ras_idx = _RANDOM_101[13:9];	// @[fetch-target-queue.scala:143:21]
        ram_31_start_bank = _RANDOM_101[14];	// @[fetch-target-queue.scala:143:21]
        prev_ghist_old_history = {_RANDOM_101[31:15], _RANDOM_102, _RANDOM_103[14:0]};	// @[fetch-target-queue.scala:143:21, :155:27]
        prev_ghist_current_saw_branch_not_taken = _RANDOM_103[15];	// @[fetch-target-queue.scala:155:27]
        prev_ghist_ras_idx = _RANDOM_103[22:18];	// @[fetch-target-queue.scala:155:27]
        prev_entry_cfi_idx_valid = _RANDOM_103[23];	// @[fetch-target-queue.scala:155:27, :156:27]
        prev_entry_cfi_idx_bits = _RANDOM_103[25:24];	// @[fetch-target-queue.scala:155:27, :156:27]
        prev_entry_cfi_taken = _RANDOM_103[26];	// @[fetch-target-queue.scala:155:27, :156:27]
        prev_entry_br_mask = {_RANDOM_103[31], _RANDOM_104[2:0]};	// @[fetch-target-queue.scala:155:27, :156:27]
        prev_entry_cfi_is_call = _RANDOM_104[3];	// @[fetch-target-queue.scala:156:27]
        prev_entry_cfi_is_ret = _RANDOM_104[4];	// @[fetch-target-queue.scala:156:27]
        first_empty = _RANDOM_106[28];	// @[fetch-target-queue.scala:214:28]
        io_ras_update_REG = _RANDOM_106[29];	// @[fetch-target-queue.scala:214:28, :222:31]
        io_ras_update_pc_REG = {_RANDOM_106[31:30], _RANDOM_107, _RANDOM_108[5:0]};	// @[fetch-target-queue.scala:214:28, :223:31]
        io_ras_update_idx_REG = _RANDOM_108[10:6];	// @[fetch-target-queue.scala:223:31, :224:31]
        bpd_update_mispredict = _RANDOM_108[11];	// @[fetch-target-queue.scala:223:31, :226:38]
        bpd_update_repair = _RANDOM_108[12];	// @[fetch-target-queue.scala:223:31, :227:34]
        bpd_repair_idx = _RANDOM_108[17:13];	// @[fetch-target-queue.scala:223:31, :228:27]
        bpd_end_idx = _RANDOM_108[22:18];	// @[fetch-target-queue.scala:223:31, :229:24]
        bpd_repair_pc = {_RANDOM_108[31:23], _RANDOM_109[30:0]};	// @[fetch-target-queue.scala:223:31, :230:26]
        bpd_entry_cfi_idx_valid = _RANDOM_109[31];	// @[fetch-target-queue.scala:230:26, :234:26]
        bpd_entry_cfi_idx_bits = _RANDOM_110[1:0];	// @[fetch-target-queue.scala:234:26]
        bpd_entry_cfi_taken = _RANDOM_110[2];	// @[fetch-target-queue.scala:234:26]
        bpd_entry_cfi_mispredicted = _RANDOM_110[3];	// @[fetch-target-queue.scala:234:26]
        bpd_entry_cfi_type = _RANDOM_110[6:4];	// @[fetch-target-queue.scala:234:26]
        bpd_entry_br_mask = _RANDOM_110[10:7];	// @[fetch-target-queue.scala:234:26]
        bpd_pc = {_RANDOM_111[31:28], _RANDOM_112, _RANDOM_113[3:0]};	// @[fetch-target-queue.scala:242:26]
        bpd_target = {_RANDOM_113[31:4], _RANDOM_114[11:0]};	// @[fetch-target-queue.scala:242:26, :243:27]
        REG = _RANDOM_114[12];	// @[fetch-target-queue.scala:243:27, :248:23]
        bpd_repair_idx_REG = _RANDOM_114[17:13];	// @[fetch-target-queue.scala:243:27, :250:37]
        bpd_end_idx_REG = _RANDOM_114[22:18];	// @[fetch-target-queue.scala:243:27, :251:37]
        REG_1 = _RANDOM_114[23];	// @[fetch-target-queue.scala:243:27, :256:44]
        do_commit_update_REG = _RANDOM_114[24];	// @[fetch-target-queue.scala:243:27, :274:61]
        REG_2 = _RANDOM_114[25];	// @[fetch-target-queue.scala:243:27, :278:16]
        io_bpdupdate_valid_REG = _RANDOM_114[26];	// @[fetch-target-queue.scala:243:27, :284:37]
        io_bpdupdate_bits_is_mispredict_update_REG = _RANDOM_114[27];	// @[fetch-target-queue.scala:243:27, :285:54]
        io_bpdupdate_bits_is_repair_update_REG = _RANDOM_114[28];	// @[fetch-target-queue.scala:243:27, :286:54]
        io_enq_ready_REG = _RANDOM_114[29];	// @[fetch-target-queue.scala:243:27, :308:26]
        REG_3 = _RANDOM_114[30];	// @[fetch-target-queue.scala:243:27, :332:23]
        prev_entry_REG_cfi_idx_valid = _RANDOM_114[31];	// @[fetch-target-queue.scala:243:27, :333:26]
        prev_entry_REG_cfi_idx_bits = _RANDOM_115[1:0];	// @[fetch-target-queue.scala:333:26]
        prev_entry_REG_cfi_taken = _RANDOM_115[2];	// @[fetch-target-queue.scala:333:26]
        prev_entry_REG_br_mask = _RANDOM_115[10:7];	// @[fetch-target-queue.scala:333:26]
        prev_entry_REG_cfi_is_call = _RANDOM_115[11];	// @[fetch-target-queue.scala:333:26]
        prev_entry_REG_cfi_is_ret = _RANDOM_115[12];	// @[fetch-target-queue.scala:333:26]
        REG_4 = {_RANDOM_116[31:28], _RANDOM_117[0]};	// @[fetch-target-queue.scala:337:16]
        ram_REG_cfi_idx_valid = _RANDOM_117[1];	// @[fetch-target-queue.scala:337:{16,46}]
        ram_REG_cfi_idx_bits = _RANDOM_117[3:2];	// @[fetch-target-queue.scala:337:{16,46}]
        ram_REG_cfi_taken = _RANDOM_117[4];	// @[fetch-target-queue.scala:337:{16,46}]
        ram_REG_cfi_mispredicted = _RANDOM_117[5];	// @[fetch-target-queue.scala:337:{16,46}]
        ram_REG_cfi_type = _RANDOM_117[8:6];	// @[fetch-target-queue.scala:337:{16,46}]
        ram_REG_br_mask = _RANDOM_117[12:9];	// @[fetch-target-queue.scala:337:{16,46}]
        ram_REG_cfi_is_call = _RANDOM_117[13];	// @[fetch-target-queue.scala:337:{16,46}]
        ram_REG_cfi_is_ret = _RANDOM_117[14];	// @[fetch-target-queue.scala:337:{16,46}]
        ram_REG_ras_top = {_RANDOM_117[31:16], _RANDOM_118[23:0]};	// @[fetch-target-queue.scala:337:{16,46}]
        ram_REG_ras_idx = _RANDOM_118[28:24];	// @[fetch-target-queue.scala:337:46]
        ram_REG_start_bank = _RANDOM_118[29];	// @[fetch-target-queue.scala:337:46]
        io_get_ftq_pc_0_entry_REG_cfi_idx_valid = _RANDOM_118[30];	// @[fetch-target-queue.scala:337:46, :351:42]
        io_get_ftq_pc_0_entry_REG_cfi_idx_bits = {_RANDOM_118[31], _RANDOM_119[0]};	// @[fetch-target-queue.scala:337:46, :351:42]
        io_get_ftq_pc_0_entry_REG_ras_idx = _RANDOM_120[25:21];	// @[fetch-target-queue.scala:351:42]
        io_get_ftq_pc_0_entry_REG_start_bank = _RANDOM_120[26];	// @[fetch-target-queue.scala:351:42]
        io_get_ftq_pc_0_pc_REG = {_RANDOM_120[31:27], _RANDOM_121, _RANDOM_122[2:0]};	// @[fetch-target-queue.scala:351:42, :356:42]
        io_get_ftq_pc_0_next_pc_REG = {_RANDOM_122[31:3], _RANDOM_123[10:0]};	// @[fetch-target-queue.scala:356:42, :357:42]
        io_get_ftq_pc_0_next_val_REG = _RANDOM_123[11];	// @[fetch-target-queue.scala:357:42, :358:42]
        io_get_ftq_pc_0_com_pc_REG = {_RANDOM_123[31:12], _RANDOM_124[19:0]};	// @[fetch-target-queue.scala:357:42, :359:42]
        io_get_ftq_pc_1_entry_REG_cfi_idx_bits = _RANDOM_124[22:21];	// @[fetch-target-queue.scala:351:42, :359:42]
        io_get_ftq_pc_1_entry_REG_br_mask = _RANDOM_124[31:28];	// @[fetch-target-queue.scala:351:42, :359:42]
        io_get_ftq_pc_1_entry_REG_cfi_is_call = _RANDOM_125[0];	// @[fetch-target-queue.scala:351:42]
        io_get_ftq_pc_1_entry_REG_cfi_is_ret = _RANDOM_125[1];	// @[fetch-target-queue.scala:351:42]
        io_get_ftq_pc_1_entry_REG_start_bank = _RANDOM_126[16];	// @[fetch-target-queue.scala:351:42]
        io_get_ftq_pc_1_pc_REG = {_RANDOM_126[31:17], _RANDOM_127[24:0]};	// @[fetch-target-queue.scala:351:42, :356:42]
        io_debug_fetch_pc_0_REG = {_RANDOM_130[31:10], _RANDOM_131[17:0]};	// @[fetch-target-queue.scala:363:36]
        io_debug_fetch_pc_1_REG = {_RANDOM_131[31:18], _RANDOM_132[25:0]};	// @[fetch-target-queue.scala:363:36]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL
      `FIRRTL_AFTER_INITIAL
    `endif // FIRRTL_AFTER_INITIAL
  `endif // not def SYNTHESIS
  meta_0_0_boom meta_0 (	// @[fetch-target-queue.scala:142:29]
    .R0_addr (_bpd_meta_T_1),	// @[fetch-target-queue.scala:232:20]
    .R0_clk  (clock),
    .W0_addr (enq_ptr),	// @[fetch-target-queue.scala:135:27]
    .W0_en   (ghist_1_MPORT_1_en),	// @[Decoupled.scala:51:35]
    .W0_clk  (clock),
    .W0_data (io_enq_bits_bpd_meta_0),
    .R0_data (io_bpdupdate_bits_meta_0)
  );
  ghist_0_boom ghist_0 (	// @[fetch-target-queue.scala:144:43]
    .R0_addr (_bpd_meta_T_1),	// @[fetch-target-queue.scala:232:20]
    .R0_clk  (clock),
    .W0_addr (enq_ptr),	// @[fetch-target-queue.scala:135:27]
    .W0_en   (ghist_1_MPORT_1_en),	// @[Decoupled.scala:51:35]
    .W0_clk  (clock),
    .W0_data (_GEN),	// @[fetch-target-queue.scala:144:43]
    .R0_data (_ghist_0_R0_data)
  );
  ghist_1_boom ghist_1 (	// @[fetch-target-queue.scala:144:43]
    .R0_addr (io_get_ftq_pc_1_ftq_idx),
    .R0_clk  (clock),
    .W0_addr (enq_ptr),	// @[fetch-target-queue.scala:135:27]
    .W0_en   (ghist_1_MPORT_1_en),	// @[Decoupled.scala:51:35]
    .W0_clk  (clock),
    .W0_data (_GEN),	// @[fetch-target-queue.scala:144:43]
    .R0_data (_ghist_1_R0_data)
  );
  assign io_enq_ready = io_enq_ready_REG;	// @[fetch-target-queue.scala:308:26]
  assign io_enq_idx = enq_ptr;	// @[fetch-target-queue.scala:135:27]
  assign io_get_ftq_pc_0_entry_cfi_idx_valid = io_get_ftq_pc_0_entry_REG_cfi_idx_valid;	// @[fetch-target-queue.scala:351:42]
  assign io_get_ftq_pc_0_entry_cfi_idx_bits = io_get_ftq_pc_0_entry_REG_cfi_idx_bits;	// @[fetch-target-queue.scala:351:42]
  assign io_get_ftq_pc_0_entry_ras_idx = io_get_ftq_pc_0_entry_REG_ras_idx;	// @[fetch-target-queue.scala:351:42]
  assign io_get_ftq_pc_0_entry_start_bank = io_get_ftq_pc_0_entry_REG_start_bank;	// @[fetch-target-queue.scala:351:42]
  assign io_get_ftq_pc_0_pc = io_get_ftq_pc_0_pc_REG;	// @[fetch-target-queue.scala:356:42]
  assign io_get_ftq_pc_0_com_pc = io_get_ftq_pc_0_com_pc_REG;	// @[fetch-target-queue.scala:359:42]
  assign io_get_ftq_pc_0_next_val = io_get_ftq_pc_0_next_val_REG;	// @[fetch-target-queue.scala:358:42]
  assign io_get_ftq_pc_0_next_pc = io_get_ftq_pc_0_next_pc_REG;	// @[fetch-target-queue.scala:357:42]
  assign io_get_ftq_pc_1_entry_cfi_idx_bits = io_get_ftq_pc_1_entry_REG_cfi_idx_bits;	// @[fetch-target-queue.scala:351:42]
  assign io_get_ftq_pc_1_entry_br_mask = io_get_ftq_pc_1_entry_REG_br_mask;	// @[fetch-target-queue.scala:351:42]
  assign io_get_ftq_pc_1_entry_cfi_is_call = io_get_ftq_pc_1_entry_REG_cfi_is_call;	// @[fetch-target-queue.scala:351:42]
  assign io_get_ftq_pc_1_entry_cfi_is_ret = io_get_ftq_pc_1_entry_REG_cfi_is_ret;	// @[fetch-target-queue.scala:351:42]
  assign io_get_ftq_pc_1_entry_start_bank = io_get_ftq_pc_1_entry_REG_start_bank;	// @[fetch-target-queue.scala:351:42]
  assign io_get_ftq_pc_1_ghist_old_history = _ghist_1_R0_data[63:0];	// @[fetch-target-queue.scala:144:43]
  assign io_get_ftq_pc_1_ghist_current_saw_branch_not_taken = _ghist_1_R0_data[64];	// @[fetch-target-queue.scala:144:43]
  assign io_get_ftq_pc_1_ghist_new_saw_branch_not_taken = _ghist_1_R0_data[65];	// @[fetch-target-queue.scala:144:43]
  assign io_get_ftq_pc_1_ghist_new_saw_branch_taken = _ghist_1_R0_data[66];	// @[fetch-target-queue.scala:144:43]
  assign io_get_ftq_pc_1_ghist_ras_idx = _ghist_1_R0_data[71:67];	// @[fetch-target-queue.scala:144:43]
  assign io_get_ftq_pc_1_pc = io_get_ftq_pc_1_pc_REG;	// @[fetch-target-queue.scala:356:42]
  assign io_debug_fetch_pc_0 = io_debug_fetch_pc_0_REG;	// @[fetch-target-queue.scala:363:36]
  assign io_debug_fetch_pc_1 = io_debug_fetch_pc_1_REG;	// @[fetch-target-queue.scala:363:36]
  assign io_bpdupdate_valid = REG_2 & ~first_empty & (bpd_entry_cfi_idx_valid | (|bpd_entry_br_mask)) & ~(io_bpdupdate_valid_REG & bpd_pc == bpd_repair_pc);	// @[fetch-target-queue.scala:206:22, :214:28, :230:26, :234:26, :242:26, :278:{16,80}, :280:31, :282:{24,28}, :283:{53,74}, :284:{28,37,56}]
  assign io_bpdupdate_bits_is_mispredict_update = io_bpdupdate_bits_is_mispredict_update_REG;	// @[fetch-target-queue.scala:285:54]
  assign io_bpdupdate_bits_is_repair_update = io_bpdupdate_bits_is_repair_update_REG;	// @[fetch-target-queue.scala:286:54]
  assign io_bpdupdate_bits_pc = bpd_pc;	// @[fetch-target-queue.scala:242:26]
  assign io_bpdupdate_bits_br_mask = ({4{~bpd_entry_cfi_idx_valid}} | _io_bpdupdate_bits_br_mask_T_1 | {1'h0, &bpd_entry_cfi_idx_bits, _GEN_3[1], _GEN_3[0] | (&bpd_entry_cfi_idx_bits)}) & bpd_entry_br_mask;	// @[OneHot.scala:57:35, fetch-target-queue.scala:234:26, :289:37, util.scala:373:{29,45}]
  assign io_bpdupdate_bits_cfi_idx_valid = bpd_entry_cfi_idx_valid;	// @[fetch-target-queue.scala:234:26]
  assign io_bpdupdate_bits_cfi_idx_bits = bpd_entry_cfi_idx_bits;	// @[fetch-target-queue.scala:234:26]
  assign io_bpdupdate_bits_cfi_taken = bpd_entry_cfi_taken;	// @[fetch-target-queue.scala:234:26]
  assign io_bpdupdate_bits_cfi_mispredicted = bpd_entry_cfi_mispredicted;	// @[fetch-target-queue.scala:234:26]
  assign io_bpdupdate_bits_cfi_is_br = _io_bpdupdate_bits_cfi_is_br_T[0];	// @[fetch-target-queue.scala:295:54]
  assign io_bpdupdate_bits_cfi_is_jal = bpd_entry_cfi_type == 3'h2 | bpd_entry_cfi_type == 3'h3;	// @[fetch-target-queue.scala:234:26, :296:{56,68,90}]
  assign io_bpdupdate_bits_ghist_old_history = _ghist_0_R0_data[63:0];	// @[fetch-target-queue.scala:144:43]
  assign io_bpdupdate_bits_target = bpd_target;	// @[fetch-target-queue.scala:243:27]
  assign io_ras_update = io_ras_update_REG;	// @[fetch-target-queue.scala:222:31]
  assign io_ras_update_idx = io_ras_update_idx_REG;	// @[fetch-target-queue.scala:224:31]
  assign io_ras_update_pc = io_ras_update_pc_REG;	// @[fetch-target-queue.scala:223:31]
endmodule

