module Reg2 #(
    parameter W = 8
)(
    input              clk,
    input              reset,
    input              write_enable,
    input  [W-1:0]      data_in,
    output reg [W-1:0]  data_out
);

always @(posedge clk) begin
    if (reset)
        data_out <= {W{1'b0}};       // Reset to 0
    else if (write_enable)
        data_out <= data_in;         // Load data
    else
        data_out <= data_out;        // Retain value (can omit this line â€” implied)
end

endmodule
