module top_module(
    output out
);

assign out = 1'b0; // Assign a constant logic low value to the output

endmodule
