Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date              : Sun Jan 30 19:35:07 2022
| Host              : katana running 64-bit Ubuntu 20.04.3 LTS
| Command           : report_timing -file timing.txt
| Design            : rom_behav_a
| Device            : xczu3eg-sbva484
| Speed File        : -1  PRODUCTION 1.29 08-03-2020
| Temperature Grade : E
-----------------------------------------------------------------------------------------

Timing Report

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            data_reg/RSTRAMARSTRAM
                            (rising edge-triggered cell RAMB18E2 clocked by clock  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.068ns  (logic 0.000ns (0.000%)  route 0.068ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        1.483ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.483ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.068     0.068    reset
    RAMB18_X0Y0          RAMB18E2                                     r  data_reg/RSTRAMARSTRAM
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=0)                   1.483     1.483    clock
    RAMB18_X0Y0          RAMB18E2                                     r  data_reg/CLKARDCLK




