

================================================================
== Vitis HLS Report for 'read_attn_softmax_info_Pipeline_ln388_for_each_q_patch'
================================================================
* Date:           Wed Jul 31 17:01:11 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        Deit_cpp
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      132|      132|  1.320 us|  1.320 us|  132|  132|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                           |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |         Loop Name         |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- _ln388_for_each_q_patch  |      130|      130|         3|          1|          1|   129|       yes|
        +---------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.27>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%q_patch = alloca i32 1"   --->   Operation 6 'alloca' 'q_patch' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%sext_ln388_read = read i59 @_ssdm_op_Read.ap_auto.i59, i59 %sext_ln388"   --->   Operation 7 'read' 'sext_ln388_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%sext_ln388_cast = sext i59 %sext_ln388_read"   --->   Operation 8 'sext' 'sext_ln388_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %inout4, void @empty_6, i32 0, i32 0, void @empty_24, i32 0, i32 1, void @empty_40, void @empty_7, void @empty_24, i32 16, i32 16, i32 16, i32 16, void @empty_24, void @empty_24, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %attn_softmax_info_stream, void @empty_71, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.42ns)   --->   "%store_ln0 = store i8 0, i8 %q_patch"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 12 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%q_patch_2 = load i8 %q_patch" [Deit_cpp/src/attention.cpp:388]   --->   Operation 13 'load' 'q_patch_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.84ns)   --->   "%icmp_ln388 = icmp_eq  i8 %q_patch_2, i8 129" [Deit_cpp/src/attention.cpp:388]   --->   Operation 14 'icmp' 'icmp_ln388' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.76ns)   --->   "%add_ln388 = add i8 %q_patch_2, i8 1" [Deit_cpp/src/attention.cpp:388]   --->   Operation 15 'add' 'add_ln388' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln388 = br i1 %icmp_ln388, void %for.inc.split, void %for.end.exitStub" [Deit_cpp/src/attention.cpp:388]   --->   Operation 16 'br' 'br_ln388' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.42ns)   --->   "%store_ln388 = store i8 %add_ln388, i8 %q_patch" [Deit_cpp/src/attention.cpp:388]   --->   Operation 17 'store' 'store_ln388' <Predicate = (!icmp_ln388)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%inout4_addr = getelementptr i256 %inout4, i64 %sext_ln388_cast" [Deit_cpp/src/attention.cpp:388]   --->   Operation 18 'getelementptr' 'inout4_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 129, i64 129, i64 129"   --->   Operation 19 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (7.30ns)   --->   "%inout4_addr_read = read i256 @_ssdm_op_Read.m_axi.p1i256, i256 %inout4_addr" [Deit_cpp/src/attention.cpp:391]   --->   Operation 20 'read' 'inout4_addr_read' <Predicate = (!icmp_ln388)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 25 'ret' 'ret_ln0' <Predicate = (icmp_ln388)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.83>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%specpipeline_ln390 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_24" [Deit_cpp/src/attention.cpp:390]   --->   Operation 21 'specpipeline' 'specpipeline_ln390' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%specloopname_ln388 = specloopname void @_ssdm_op_SpecLoopName, void @empty_70" [Deit_cpp/src/attention.cpp:388]   --->   Operation 22 'specloopname' 'specloopname_ln388' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (1.83ns)   --->   "%write_ln391 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %attn_softmax_info_stream, i256 %inout4_addr_read" [Deit_cpp/src/attention.cpp:391]   --->   Operation 23 'write' 'write_ln391' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln388 = br void %for.inc" [Deit_cpp/src/attention.cpp:388]   --->   Operation 24 'br' 'br_ln388' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ inout4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ sext_ln388]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ attn_softmax_info_stream]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
q_patch               (alloca           ) [ 0100]
sext_ln388_read       (read             ) [ 0000]
sext_ln388_cast       (sext             ) [ 0110]
specinterface_ln0     (specinterface    ) [ 0000]
specinterface_ln0     (specinterface    ) [ 0000]
store_ln0             (store            ) [ 0000]
br_ln0                (br               ) [ 0000]
q_patch_2             (load             ) [ 0000]
icmp_ln388            (icmp             ) [ 0110]
add_ln388             (add              ) [ 0000]
br_ln388              (br               ) [ 0000]
store_ln388           (store            ) [ 0000]
inout4_addr           (getelementptr    ) [ 0000]
speclooptripcount_ln0 (speclooptripcount) [ 0000]
inout4_addr_read      (read             ) [ 0101]
specpipeline_ln390    (specpipeline     ) [ 0000]
specloopname_ln388    (specloopname     ) [ 0000]
write_ln391           (write            ) [ 0000]
br_ln388              (br               ) [ 0000]
ret_ln0               (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="inout4">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inout4"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sext_ln388">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln388"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="attn_softmax_info_stream">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="attn_softmax_info_stream"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i59"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_24"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_40"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_71"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.p1i256"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_70"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i256P0A"/></StgValue>
</bind>
</comp>

<comp id="48" class="1004" name="q_patch_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="1" slack="0"/>
<pin id="50" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="q_patch/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="sext_ln388_read_read_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="59" slack="0"/>
<pin id="54" dir="0" index="1" bw="59" slack="0"/>
<pin id="55" dir="1" index="2" bw="59" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln388_read/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="inout4_addr_read_read_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="256" slack="0"/>
<pin id="60" dir="0" index="1" bw="256" slack="0"/>
<pin id="61" dir="1" index="2" bw="256" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="inout4_addr_read/2 "/>
</bind>
</comp>

<comp id="63" class="1004" name="write_ln391_write_fu_63">
<pin_list>
<pin id="64" dir="0" index="0" bw="0" slack="0"/>
<pin id="65" dir="0" index="1" bw="256" slack="0"/>
<pin id="66" dir="0" index="2" bw="256" slack="1"/>
<pin id="67" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln391/3 "/>
</bind>
</comp>

<comp id="70" class="1004" name="sext_ln388_cast_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="59" slack="0"/>
<pin id="72" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln388_cast/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="store_ln0_store_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="0" index="1" bw="8" slack="0"/>
<pin id="77" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="79" class="1004" name="q_patch_2_load_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="8" slack="0"/>
<pin id="81" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="q_patch_2/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="icmp_ln388_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="8" slack="0"/>
<pin id="84" dir="0" index="1" bw="8" slack="0"/>
<pin id="85" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln388/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="add_ln388_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="8" slack="0"/>
<pin id="90" dir="0" index="1" bw="1" slack="0"/>
<pin id="91" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln388/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="store_ln388_store_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="8" slack="0"/>
<pin id="96" dir="0" index="1" bw="8" slack="0"/>
<pin id="97" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln388/1 "/>
</bind>
</comp>

<comp id="99" class="1004" name="inout4_addr_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="256" slack="0"/>
<pin id="101" dir="0" index="1" bw="59" slack="1"/>
<pin id="102" dir="1" index="2" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inout4_addr/2 "/>
</bind>
</comp>

<comp id="105" class="1005" name="q_patch_reg_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="8" slack="0"/>
<pin id="107" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="q_patch "/>
</bind>
</comp>

<comp id="112" class="1005" name="sext_ln388_cast_reg_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="64" slack="1"/>
<pin id="114" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln388_cast "/>
</bind>
</comp>

<comp id="117" class="1005" name="icmp_ln388_reg_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="1" slack="1"/>
<pin id="119" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln388 "/>
</bind>
</comp>

<comp id="121" class="1005" name="inout4_addr_read_reg_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="256" slack="1"/>
<pin id="123" dir="1" index="1" bw="256" slack="1"/>
</pin_list>
<bind>
<opset="inout4_addr_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="51"><net_src comp="6" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="56"><net_src comp="8" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="57"><net_src comp="2" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="62"><net_src comp="38" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="68"><net_src comp="46" pin="0"/><net_sink comp="63" pin=0"/></net>

<net id="69"><net_src comp="4" pin="0"/><net_sink comp="63" pin=1"/></net>

<net id="73"><net_src comp="52" pin="2"/><net_sink comp="70" pin=0"/></net>

<net id="78"><net_src comp="28" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="86"><net_src comp="79" pin="1"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="30" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="92"><net_src comp="79" pin="1"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="32" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="98"><net_src comp="88" pin="2"/><net_sink comp="94" pin=0"/></net>

<net id="103"><net_src comp="0" pin="0"/><net_sink comp="99" pin=0"/></net>

<net id="104"><net_src comp="99" pin="2"/><net_sink comp="58" pin=1"/></net>

<net id="108"><net_src comp="48" pin="1"/><net_sink comp="105" pin=0"/></net>

<net id="109"><net_src comp="105" pin="1"/><net_sink comp="74" pin=1"/></net>

<net id="110"><net_src comp="105" pin="1"/><net_sink comp="79" pin=0"/></net>

<net id="111"><net_src comp="105" pin="1"/><net_sink comp="94" pin=1"/></net>

<net id="115"><net_src comp="70" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="116"><net_src comp="112" pin="1"/><net_sink comp="99" pin=1"/></net>

<net id="120"><net_src comp="82" pin="2"/><net_sink comp="117" pin=0"/></net>

<net id="124"><net_src comp="58" pin="2"/><net_sink comp="121" pin=0"/></net>

<net id="125"><net_src comp="121" pin="1"/><net_sink comp="63" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: attn_softmax_info_stream | {3 }
 - Input state : 
	Port: read_attn_softmax_info_Pipeline__ln388_for_each_q_patch : inout4 | {2 }
	Port: read_attn_softmax_info_Pipeline__ln388_for_each_q_patch : sext_ln388 | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		q_patch_2 : 1
		icmp_ln388 : 2
		add_ln388 : 2
		br_ln388 : 3
		store_ln388 : 3
	State 2
		inout4_addr_read : 1
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|
| Operation|       Functional Unit       |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|
|    add   |       add_ln388_fu_88       |    0    |    15   |
|----------|-----------------------------|---------|---------|
|   icmp   |       icmp_ln388_fu_82      |    0    |    11   |
|----------|-----------------------------|---------|---------|
|   read   |  sext_ln388_read_read_fu_52 |    0    |    0    |
|          | inout4_addr_read_read_fu_58 |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   write  |   write_ln391_write_fu_63   |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   sext   |    sext_ln388_cast_fu_70    |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   Total  |                             |    0    |    26   |
|----------|-----------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|   icmp_ln388_reg_117   |    1   |
|inout4_addr_read_reg_121|   256  |
|     q_patch_reg_105    |    8   |
| sext_ln388_cast_reg_112|   64   |
+------------------------+--------+
|          Total         |   329  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   26   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   329  |    -   |
+-----------+--------+--------+
|   Total   |   329  |   26   |
+-----------+--------+--------+
