//
//  REGISTER.H  Register map include file
//

#ifndef _MT6755_REGISTER_H_
#define _MT6755_REGISTER_H_

#define POS_BANK_NUM 16  // SW Virtaul base address position

#if fcFOR_CHIP_ID == fcEverest
// SW Virtual base address
#define CHA_DRAMC_NAO_BASE_VIRTUAL 0x20000
#define CHB_DRAMC_NAO_BASE_VIRTUAL 0x30000
#define CHA_DRAMC_AO_BASE_VIRTUAL 0x40000
#define CHB_DRAMC_AO_BASE_VIRTUAL 0x50000
#define PHY_A_BASE_VIRTUAL 0x60000
#define PHY_B_BASE_VIRTUAL 0x70000
#define PHY_C_BASE_VIRTUAL 0x80000
#define PHY_D_BASE_VIRTUAL 0x90000

// HW Phyical base address
#define CHA_DRAMC_NAO_BASE 0x1020E000
#define CHB_DRAMC_NAO_BASE 0x10216000
#define CHA_DRAMC_AO_BASE 0x10004000
#define CHB_DRAMC_AO_BASE 0x10013000
#define PHY_A_BASE 0x1000f000
#define PHY_B_BASE 0x10012000
#define PHY_C_BASE 0x10018000
#define PHY_D_BASE 0x10019000

// HW Phyical base address for mem.c use
#define DRAMC0_NAO_BASE CHA_DRAMC_NAO_BASE
#define DRAMC1_NAO_BASE CHB_DRAMC_NAO_BASE

//#define DRAMC0_BASE     CHA_DRAMC_AO_BASE

#define DRAMC1_BASE     CHB_DRAMC_AO_BASE

//#define DDRPHY_BASE     PHY_A_BASE

#define DDRPHY1_BASE    PHY_B_BASE
#define DDRPHY2_BASE    PHY_C_BASE
#define DDRPHY3_BASE    PHY_D_BASE
#define DRAMC_NAO_ALL   CHA_DRAMC_NAO_BASE
#define DRAMC_AO_ALL    CHA_DRAMC_AO_BASE
#define DDRPHY_ALL      PHY_A_BASE
#endif

#if !EVEREST_MEM_C_TEST_CODE
#define TOPCKGEN_BASE_ADDRESS   0x10000000
    #define CLK_CFG_0 (TOPCKGEN_BASE_ADDRESS + 0x040)
    #define CLK_CFG_0_SET  (TOPCKGEN_BASE_ADDRESS + 0x044)
    #define CLK_CFG_0_CLR  (TOPCKGEN_BASE_ADDRESS + 0x048)   
    #define CLK_CFG_UPDATE (TOPCKGEN_BASE_ADDRESS + 0x004)
    #define CLK_DDRPHY_REG (TOPCKGEN_BASE_ADDRESS + 0x300)
    #define CLK_MEM_DFS_CFG (TOPCKGEN_BASE_ADDRESS + 0x100)

#define INFRACFG_AO_BASE_ADDRESS   0x10001000
    #define DRAMC_WBR (INFRACFG_AO_BASE_ADDRESS + 0x0A4)
    #define DFS_MEM_DCM_CTRL (INFRACFG_AO_BASE_ADDRESS + 0x07C)

#define SPM_BASE_ADDRESS    0x10006000
    #define DPY_PWR_CON (SPM_BASE_ADDRESS + 0x31C)
    #define DPY_CH1_PWR_CON (SPM_BASE_ADDRESS + 0x3B8)
    #define SPM_PLL_CON (SPM_BASE_ADDRESS + 0x44C)
    #define PCM_PWR_IO_EN (SPM_BASE_ADDRESS + 0x02C)
#ifndef SPM_POWER_ON_VAL0
    #define SPM_POWER_ON_VAL0 (SPM_BASE_ADDRESS + 0x004)
#endif

#define APMIXEDSYS_BASE_ADDRESS 0x1000C000
    #define MPLL_PWR_CON0 (APMIXEDSYS_BASE_ADDRESS + 0x28C)
    #define MPLL_CON0 (APMIXEDSYS_BASE_ADDRESS + 0x280)

#define WDT_DRAMC_CTL   0x10007040
#define DEBUG_2_REG     0x10007508
#define MDM_TM_TPAR     0x10009010
#define EMI_MPUP        0x102031D8
#endif

//#define A60501_BUILD_ERROR_TODO
#define DRAMC_BASE_ADDRESS 0x20000000

#define DRAMC_NAO_BASE_ADDRESS CHA_DRAMC_NAO_BASE_VIRTUAL

//Page NAO_1
#define DRAMC_REG_TESTMODE (DRAMC_NAO_BASE_ADDRESS + 0x02C)
    #define TESTMODE_TESTM_PAT0 Fld(8,24,AC_FULLB3)//[31:24]
    #define TESTMODE_REG_2C_DUMMY Fld(1,16,AC_MSKB2)//[16:16]
#define DRAMC_REG_LBWDAT0 (DRAMC_NAO_BASE_ADDRESS + 0x104)
    #define LBWDAT0_LBWDATA0 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_LBWDAT1 (DRAMC_NAO_BASE_ADDRESS + 0x108)
    #define LBWDAT1_LBWDATA1 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_LBWDAT2 (DRAMC_NAO_BASE_ADDRESS + 0x10C)
    #define LBWDAT2_LBWDATA2 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_LBTEST3 (DRAMC_NAO_BASE_ADDRESS + 0x11C)
    #define LBTEST3_LBWDATA3 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_DMMONITOR (DRAMC_NAO_BASE_ADDRESS + 0x1D8)
    #define DMMONITOR_JMTRCNT Fld(16,16,AC_FULLW32)//[31:16]
    #define DMMONITOR_BUSMONEN_SW Fld(1,3,AC_MSKB0)//[3:3]
    #define DMMONITOR_MONPAUSE_SW Fld(1,2,AC_MSKB0)//[2:2]
    #define DMMONITOR_JMTR_EN Fld(1,0,AC_MSKB0)//[0:0]
#define DRAMC_REG_TEST_ABIT_STATUS1 (DRAMC_NAO_BASE_ADDRESS + 0x260)
    #define TEST_ABIT_STATUS1_TEST_ABIT_ERR1 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_TEST_ABIT_STATUS2 (DRAMC_NAO_BASE_ADDRESS + 0x264)
    #define TEST_ABIT_STATUS2_TEST_ABIT_ERR2 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_TEST_ABIT_STATUS3 (DRAMC_NAO_BASE_ADDRESS + 0x268)
    #define TEST_ABIT_STATUS3_TEST_ABIT_ERR3 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_TEST_ABIT_STATUS4 (DRAMC_NAO_BASE_ADDRESS + 0x26C)
    #define TEST_ABIT_STATUS4_TEST_ABIT_ERR4 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_RANK2_GATING_STATUS1 (DRAMC_NAO_BASE_ADDRESS + 0x270)
    #define RANK2_GATING_STATUS1_DQS11IENDLY Fld(7,24,AC_MSKB3)//[30:24]
    #define RANK2_GATING_STATUS1_DQS10IENDLY Fld(7,16,AC_MSKB2)//[22:16]
    #define RANK2_GATING_STATUS1_DQS9IENDLY Fld(7,8,AC_MSKB1)//[14:8]
    #define RANK2_GATING_STATUS1_DQS8IENDLY Fld(7,0,AC_MSKB0)//[6:0]
#define DRAMC_REG_RANK2_GATING_STATUS2 (DRAMC_NAO_BASE_ADDRESS + 0x274)
    #define RANK2_GATING_STATUS2_DQS11IENUIDLY Fld(7,24,AC_MSKB3)//[30:24]
    #define RANK2_GATING_STATUS2_DQS10IENUIDLY Fld(7,16,AC_MSKB2)//[22:16]
    #define RANK2_GATING_STATUS2_DQS9IENUIDLY Fld(7,8,AC_MSKB1)//[14:8]
    #define RANK2_GATING_STATUS2_DQS8IENUIDLY Fld(7,0,AC_MSKB0)//[6:0]
#define DRAMC_REG_RANK2_GATING_STATUS3 (DRAMC_NAO_BASE_ADDRESS + 0x278)
    #define RANK2_GATING_STATUS3_DQS11IENUIDLY_P1 Fld(7,24,AC_MSKB3)//[30:24]
    #define RANK2_GATING_STATUS3_DQS10IENUIDLY_P1 Fld(7,16,AC_MSKB2)//[22:16]
    #define RANK2_GATING_STATUS3_DQS9IENUIDLY_P1 Fld(7,8,AC_MSKB1)//[14:8]
    #define RANK2_GATING_STATUS3_DQS8IENUIDLY_P1 Fld(7,0,AC_MSKB0)//[6:0]
#define DRAMC_REG_R2R_PAGE_HIT_COUNTER (DRAMC_NAO_BASE_ADDRESS + 0x280)
    #define R2R_PAGE_HIT_COUNTER_R2R_PAGE_HIT_COUNTER Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_R2R_PAGE_MISS_COUNTER (DRAMC_NAO_BASE_ADDRESS + 0x284)
    #define R2R_PAGE_MISS_COUNTER_R2R_PAGE_MISS_COUNTER Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_R2R_INTERBANK_COUNTER (DRAMC_NAO_BASE_ADDRESS + 0x288)
    #define R2R_INTERBANK_COUNTER_R2R_INTERBANK_COUNTER Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_R2W_PAGE_HIT_COUNTER (DRAMC_NAO_BASE_ADDRESS + 0x28C)
    #define R2W_PAGE_HIT_COUNTER_R2W_PAGE_HIT_COUNTER Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_R2W_PAGE_MISS_COUNTER (DRAMC_NAO_BASE_ADDRESS + 0x290)
    #define R2W_PAGE_MISS_COUNTER_R2W_PAGE_MISS_COUNTER Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_R2W_INTERBANK_COUNTER (DRAMC_NAO_BASE_ADDRESS + 0x294)
    #define R2W_INTERBANK_COUNTER_R2W_INTERBANK_COUNTER Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_W2R_PAGE_HIT_COUNTER (DRAMC_NAO_BASE_ADDRESS + 0x298)
    #define W2R_PAGE_HIT_COUNTER_W2R_PAGE_HIT_COUNTER Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_W2R_PAGE_MISS_COUNTER (DRAMC_NAO_BASE_ADDRESS + 0x29C)
    #define W2R_PAGE_MISS_COUNTER_W2R_PAGE_MISS_COUNTER Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_W2R_INTERBANK_COUNTER (DRAMC_NAO_BASE_ADDRESS + 0x2A0)
    #define W2R_INTERBANK_COUNTER_W2R_INTERBANK_COUNTER Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_W2W_PAGE_HIT_COUNTER (DRAMC_NAO_BASE_ADDRESS + 0x2A4)
    #define W2W_PAGE_HIT_COUNTER_W2W_PAGE_HIT_COUNTER Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_W2W_PAGE_MISS_COUNTER (DRAMC_NAO_BASE_ADDRESS + 0x2A8)
    #define W2W_PAGE_MISS_COUNTER_W2W_PAGE_MISS_COUNTER Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_W2W_INTERBANK_COUNTER (DRAMC_NAO_BASE_ADDRESS + 0x2AC)
    #define W2W_INTERBANK_COUNTER_W2W_INTERBANK_COUNTER Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_DRAMC_IDLE_COUNTER (DRAMC_NAO_BASE_ADDRESS + 0x2B0)
    #define DRAMC_IDLE_COUNTER_DRAMC_IDLE_COUNTER Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_FREERUN_26M_COUNTER (DRAMC_NAO_BASE_ADDRESS + 0x2B4)
    #define FREERUN_26M_COUNTER_FREERUN_26M_COUNTER Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_REFRESH_POP_COUNTER (DRAMC_NAO_BASE_ADDRESS + 0x2B8)
    #define REFRESH_POP_COUNTER_REFRESH_POP_COUNTER Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_JMETER_ST (DRAMC_NAO_BASE_ADDRESS + 0x2BC)
    #define JMETER_ST_JMTR_DONE Fld(1,31,AC_MSKB3)//[31:31]
    #define JMETER_ST_ONES_CNT Fld(15,16,AC_MSKW32)//[30:16]
    #define JMETER_ST_ZEROS_CNT Fld(15,0,AC_MSKW10)//[14:0]
#define DRAMC_REG_DQ_CAL_MAX_0 (DRAMC_NAO_BASE_ADDRESS + 0x2C0)
    #define DQ_CAL_MAX_0_DQ0_3_DLY_MAX Fld(8,24,AC_FULLB3)//[31:24]
    #define DQ_CAL_MAX_0_DQ0_2_DLY_MAX Fld(8,16,AC_FULLB2)//[23:16]
    #define DQ_CAL_MAX_0_DQ0_1_DLY_MAX Fld(8,8,AC_FULLB1)//[15:8]
    #define DQ_CAL_MAX_0_DQ0_0_DLY_MAX Fld(8,0,AC_FULLB0)//[7:0]
#define DRAMC_REG_DQ_CAL_MAX_1 (DRAMC_NAO_BASE_ADDRESS + 0x2C4)
    #define DQ_CAL_MAX_1_DQ0_7_DLY_MAX Fld(8,24,AC_FULLB3)//[31:24]
    #define DQ_CAL_MAX_1_DQ0_6_DLY_MAX Fld(8,16,AC_FULLB2)//[23:16]
    #define DQ_CAL_MAX_1_DQ0_5_DLY_MAX Fld(8,8,AC_FULLB1)//[15:8]
    #define DQ_CAL_MAX_1_DQ0_4_DLY_MAX Fld(8,0,AC_FULLB0)//[7:0]
#define DRAMC_REG_DQ_CAL_MAX_2 (DRAMC_NAO_BASE_ADDRESS + 0x2C8)
    #define DQ_CAL_MAX_2_DQ1_3_DLY_MAX Fld(8,24,AC_FULLB3)//[31:24]
    #define DQ_CAL_MAX_2_DQ1_2_DLY_MAX Fld(8,16,AC_FULLB2)//[23:16]
    #define DQ_CAL_MAX_2_DQ1_1_DLY_MAX Fld(8,8,AC_FULLB1)//[15:8]
    #define DQ_CAL_MAX_2_DQ1_0_DLY_MAX Fld(8,0,AC_FULLB0)//[7:0]
#define DRAMC_REG_DQ_CAL_MAX_3 (DRAMC_NAO_BASE_ADDRESS + 0x2CC)
    #define DQ_CAL_MAX_3_DQ1_7_DLY_MAX Fld(8,24,AC_FULLB3)//[31:24]
    #define DQ_CAL_MAX_3_DQ1_6_DLY_MAX Fld(8,16,AC_FULLB2)//[23:16]
    #define DQ_CAL_MAX_3_DQ1_5_DLY_MAX Fld(8,8,AC_FULLB1)//[15:8]
    #define DQ_CAL_MAX_3_DQ1_4_DLY_MAX Fld(8,0,AC_FULLB0)//[7:0]
#define DRAMC_REG_DQ_CAL_MAX_4 (DRAMC_NAO_BASE_ADDRESS + 0x2D0)
    #define DQ_CAL_MAX_4_DQ2_3_DLY_MAX Fld(8,24,AC_FULLB3)//[31:24]
    #define DQ_CAL_MAX_4_DQ2_2_DLY_MAX Fld(8,16,AC_FULLB2)//[23:16]
    #define DQ_CAL_MAX_4_DQ2_1_DLY_MAX Fld(8,8,AC_FULLB1)//[15:8]
    #define DQ_CAL_MAX_4_DQ2_0_DLY_MAX Fld(8,0,AC_FULLB0)//[7:0]
#define DRAMC_REG_DQ_CAL_MAX_5 (DRAMC_NAO_BASE_ADDRESS + 0x2D4)
    #define DQ_CAL_MAX_5_DQ2_7_DLY_MAX Fld(8,24,AC_FULLB3)//[31:24]
    #define DQ_CAL_MAX_5_DQ2_6_DLY_MAX Fld(8,16,AC_FULLB2)//[23:16]
    #define DQ_CAL_MAX_5_DQ2_5_DLY_MAX Fld(8,8,AC_FULLB1)//[15:8]
    #define DQ_CAL_MAX_5_DQ2_4_DLY_MAX Fld(8,0,AC_FULLB0)//[7:0]
#define DRAMC_REG_DQ_CAL_MAX_6 (DRAMC_NAO_BASE_ADDRESS + 0x2D8)
    #define DQ_CAL_MAX_6_DQ3_3_DLY_MAX Fld(8,24,AC_FULLB3)//[31:24]
    #define DQ_CAL_MAX_6_DQ3_2_DLY_MAX Fld(8,16,AC_FULLB2)//[23:16]
    #define DQ_CAL_MAX_6_DQ3_1_DLY_MAX Fld(8,8,AC_FULLB1)//[15:8]
    #define DQ_CAL_MAX_6_DQ3_0_DLY_MAX Fld(8,0,AC_FULLB0)//[7:0]
#define DRAMC_REG_DQ_CAL_MAX_7 (DRAMC_NAO_BASE_ADDRESS + 0x2DC)
    #define DQ_CAL_MAX_7_DQ3_7_DLY_MAX Fld(8,24,AC_FULLB3)//[31:24]
    #define DQ_CAL_MAX_7_DQ3_6_DLY_MAX Fld(8,16,AC_FULLB2)//[23:16]
    #define DQ_CAL_MAX_7_DQ3_5_DLY_MAX Fld(8,8,AC_FULLB1)//[15:8]
    #define DQ_CAL_MAX_7_DQ3_4_DLY_MAX Fld(8,0,AC_FULLB0)//[7:0]
#define DRAMC_REG_DQS_CAL_MIN_0 (DRAMC_NAO_BASE_ADDRESS + 0x2E0)
    #define DQS_CAL_MIN_0_DQS0_3_DLY_MIN Fld(8,24,AC_FULLB3)//[31:24]
    #define DQS_CAL_MIN_0_DQS0_2_DLY_MIN Fld(8,16,AC_FULLB2)//[23:16]
    #define DQS_CAL_MIN_0_DQS0_1_DLY_MIN Fld(8,8,AC_FULLB1)//[15:8]
    #define DQS_CAL_MIN_0_DQS0_0_DLY_MIN Fld(8,0,AC_FULLB0)//[7:0]
#define DRAMC_REG_DQS_CAL_MIN_1 (DRAMC_NAO_BASE_ADDRESS + 0x2E4)
    #define DQS_CAL_MIN_1_DQS0_7_DLY_MIN Fld(8,24,AC_FULLB3)//[31:24]
    #define DQS_CAL_MIN_1_DQS0_6_DLY_MIN Fld(8,16,AC_FULLB2)//[23:16]
    #define DQS_CAL_MIN_1_DQS0_5_DLY_MIN Fld(8,8,AC_FULLB1)//[15:8]
    #define DQS_CAL_MIN_1_DQS0_4_DLY_MIN Fld(8,0,AC_FULLB0)//[7:0]
#define DRAMC_REG_DQS_CAL_MIN_2 (DRAMC_NAO_BASE_ADDRESS + 0x2E8)
    #define DQS_CAL_MIN_2_DQS1_3_DLY_MIN Fld(8,24,AC_FULLB3)//[31:24]
    #define DQS_CAL_MIN_2_DQS1_2_DLY_MIN Fld(8,16,AC_FULLB2)//[23:16]
    #define DQS_CAL_MIN_2_DQS1_1_DLY_MIN Fld(8,8,AC_FULLB1)//[15:8]
    #define DQS_CAL_MIN_2_DQS1_0_DLY_MIN Fld(8,0,AC_FULLB0)//[7:0]
#define DRAMC_REG_DQS_CAL_MIN_3 (DRAMC_NAO_BASE_ADDRESS + 0x2EC)
    #define DQS_CAL_MIN_3_DQS1_7_DLY_MIN Fld(8,24,AC_FULLB3)//[31:24]
    #define DQS_CAL_MIN_3_DQS1_6_DLY_MIN Fld(8,16,AC_FULLB2)//[23:16]
    #define DQS_CAL_MIN_3_DQS1_5_DLY_MIN Fld(8,8,AC_FULLB1)//[15:8]
    #define DQS_CAL_MIN_3_DQS1_4_DLY_MIN Fld(8,0,AC_FULLB0)//[7:0]
#define DRAMC_REG_DQS_CAL_MIN_4 (DRAMC_NAO_BASE_ADDRESS + 0x2F0)
    #define DQS_CAL_MIN_4_DQS2_3_DLY_MIN Fld(8,24,AC_FULLB3)//[31:24]
    #define DQS_CAL_MIN_4_DQS2_2_DLY_MIN Fld(8,16,AC_FULLB2)//[23:16]
    #define DQS_CAL_MIN_4_DQS2_1_DLY_MIN Fld(8,8,AC_FULLB1)//[15:8]
    #define DQS_CAL_MIN_4_DQS2_0_DLY_MIN Fld(8,0,AC_FULLB0)//[7:0]
#define DRAMC_REG_DQS_CAL_MIN_5 (DRAMC_NAO_BASE_ADDRESS + 0x2F4)
    #define DQS_CAL_MIN_5_DQS2_7_DLY_MIN Fld(8,24,AC_FULLB3)//[31:24]
    #define DQS_CAL_MIN_5_DQS2_6_DLY_MIN Fld(8,16,AC_FULLB2)//[23:16]
    #define DQS_CAL_MIN_5_DQS2_5_DLY_MIN Fld(8,8,AC_FULLB1)//[15:8]
    #define DQS_CAL_MIN_5_DQS2_4_DLY_MIN Fld(8,0,AC_FULLB0)//[7:0]
#define DRAMC_REG_DQS_CAL_MIN_6 (DRAMC_NAO_BASE_ADDRESS + 0x2F8)
    #define DQS_CAL_MIN_6_DQS3_3_DLY_MIN Fld(8,24,AC_FULLB3)//[31:24]
    #define DQS_CAL_MIN_6_DQS3_2_DLY_MIN Fld(8,16,AC_FULLB2)//[23:16]
    #define DQS_CAL_MIN_6_DQS3_1_DLY_MIN Fld(8,8,AC_FULLB1)//[15:8]
    #define DQS_CAL_MIN_6_DQS3_0_DLY_MIN Fld(8,0,AC_FULLB0)//[7:0]
#define DRAMC_REG_DQS_CAL_MIN_7 (DRAMC_NAO_BASE_ADDRESS + 0x2FC)
    #define DQS_CAL_MIN_7_DQS3_7_DLY_MIN Fld(8,24,AC_FULLB3)//[31:24]
    #define DQS_CAL_MIN_7_DQS3_6_DLY_MIN Fld(8,16,AC_FULLB2)//[23:16]
    #define DQS_CAL_MIN_7_DQS3_5_DLY_MIN Fld(8,8,AC_FULLB1)//[15:8]
    #define DQS_CAL_MIN_7_DQS3_4_DLY_MIN Fld(8,0,AC_FULLB0)//[7:0]
#define DRAMC_REG_DQS_CAL_MAX_0 (DRAMC_NAO_BASE_ADDRESS + 0x300)
    #define DQS_CAL_MAX_0_DQS0_3_DLY_MAX Fld(8,24,AC_FULLB3)//[31:24]
    #define DQS_CAL_MAX_0_DQS0_2_DLY_MAX Fld(8,16,AC_FULLB2)//[23:16]
    #define DQS_CAL_MAX_0_DQS0_1_DLY_MAX Fld(8,8,AC_FULLB1)//[15:8]
    #define DQS_CAL_MAX_0_DQS0_0_DLY_MAX Fld(8,0,AC_FULLB0)//[7:0]
#define DRAMC_REG_DQS_CAL_MAX_1 (DRAMC_NAO_BASE_ADDRESS + 0x304)
    #define DQS_CAL_MAX_1_DQS0_7_DLY_MAX Fld(8,24,AC_FULLB3)//[31:24]
    #define DQS_CAL_MAX_1_DQS0_6_DLY_MAX Fld(8,16,AC_FULLB2)//[23:16]
    #define DQS_CAL_MAX_1_DQS0_5_DLY_MAX Fld(8,8,AC_FULLB1)//[15:8]
    #define DQS_CAL_MAX_1_DQS0_4_DLY_MAX Fld(8,0,AC_FULLB0)//[7:0]
#define DRAMC_REG_DQS_CAL_MAX_2 (DRAMC_NAO_BASE_ADDRESS + 0x308)
    #define DQS_CAL_MAX_2_DQS1_3_DLY_MAX Fld(8,24,AC_FULLB3)//[31:24]
    #define DQS_CAL_MAX_2_DQS1_2_DLY_MAX Fld(8,16,AC_FULLB2)//[23:16]
    #define DQS_CAL_MAX_2_DQS1_1_DLY_MAX Fld(8,8,AC_FULLB1)//[15:8]
    #define DQS_CAL_MAX_2_DQS1_0_DLY_MAX Fld(8,0,AC_FULLB0)//[7:0]
#define DRAMC_REG_DQS_CAL_MAX_3 (DRAMC_NAO_BASE_ADDRESS + 0x30C)
    #define DQS_CAL_MAX_3_DQS1_7_DLY_MAX Fld(8,24,AC_FULLB3)//[31:24]
    #define DQS_CAL_MAX_3_DQS1_6_DLY_MAX Fld(8,16,AC_FULLB2)//[23:16]
    #define DQS_CAL_MAX_3_DQS1_5_DLY_MAX Fld(8,8,AC_FULLB1)//[15:8]
    #define DQS_CAL_MAX_3_DQS1_4_DLY_MAX Fld(8,0,AC_FULLB0)//[7:0]
#define DRAMC_REG_DQS_CAL_MAX_4 (DRAMC_NAO_BASE_ADDRESS + 0x310)
    #define DQS_CAL_MAX_4_DQS2_3_DLY_MAX Fld(8,24,AC_FULLB3)//[31:24]
    #define DQS_CAL_MAX_4_DQS2_2_DLY_MAX Fld(8,16,AC_FULLB2)//[23:16]
    #define DQS_CAL_MAX_4_DQS2_1_DLY_MAX Fld(8,8,AC_FULLB1)//[15:8]
    #define DQS_CAL_MAX_4_DQS2_0_DLY_MAX Fld(8,0,AC_FULLB0)//[7:0]
#define DRAMC_REG_DQS_CAL_MAX_5 (DRAMC_NAO_BASE_ADDRESS + 0x314)
    #define DQS_CAL_MAX_5_DQS2_7_DLY_MAX Fld(8,24,AC_FULLB3)//[31:24]
    #define DQS_CAL_MAX_5_DQS2_6_DLY_MAX Fld(8,16,AC_FULLB2)//[23:16]
    #define DQS_CAL_MAX_5_DQS2_5_DLY_MAX Fld(8,8,AC_FULLB1)//[15:8]
    #define DQS_CAL_MAX_5_DQS2_4_DLY_MAX Fld(8,0,AC_FULLB0)//[7:0]
#define DRAMC_REG_DQS_CAL_MAX_6 (DRAMC_NAO_BASE_ADDRESS + 0x318)
    #define DQS_CAL_MAX_6_DQS3_3_DLY_MAX Fld(8,24,AC_FULLB3)//[31:24]
    #define DQS_CAL_MAX_6_DQS3_2_DLY_MAX Fld(8,16,AC_FULLB2)//[23:16]
    #define DQS_CAL_MAX_6_DQS3_1_DLY_MAX Fld(8,8,AC_FULLB1)//[15:8]
    #define DQS_CAL_MAX_6_DQS3_0_DLY_MAX Fld(8,0,AC_FULLB0)//[7:0]
#define DRAMC_REG_DQS_CAL_MAX_7 (DRAMC_NAO_BASE_ADDRESS + 0x31C)
    #define DQS_CAL_MAX_7_DQS3_7_DLY_MAX Fld(8,24,AC_FULLB3)//[31:24]
    #define DQS_CAL_MAX_7_DQS3_6_DLY_MAX Fld(8,16,AC_FULLB2)//[23:16]
    #define DQS_CAL_MAX_7_DQS3_5_DLY_MAX Fld(8,8,AC_FULLB1)//[15:8]
    #define DQS_CAL_MAX_7_DQS3_4_DLY_MAX Fld(8,0,AC_FULLB0)//[7:0]
#define DRAMC_REG_RK0_DQSOSC_DELTA (DRAMC_NAO_BASE_ADDRESS + 0x320)
    #define RK0_DQSOSC_DELTA_SIGN_RK0_DQSOSC_DELTA Fld(1,16,AC_MSKB2)//[16:16]
    #define RK0_DQSOSC_DELTA_ABS_RK0_DQSOSC_DELTA Fld(16,0,AC_FULLW10)//[15:0]
#define DRAMC_REG_RK1_DQSOSC_DELTA (DRAMC_NAO_BASE_ADDRESS + 0x324)
    #define RK1_DQSOSC_DELTA_SIGN_RK1_DQSOSC_DELTA Fld(1,16,AC_MSKB2)//[16:16]
    #define RK1_DQSOSC_DELTA_ABS_RK1_DQSOSC_DELTA Fld(16,0,AC_FULLW10)//[15:0]
#define DRAMC_REG_RK2_DQSOSC_DELTA (DRAMC_NAO_BASE_ADDRESS + 0x328)
    #define RK2_DQSOSC_DELTA_SIGN_RK2_DQSOSC_DELTA Fld(1,16,AC_MSKB2)//[16:16]
    #define RK2_DQSOSC_DELTA_ABS_RK2_DQSOSC_DELTA Fld(16,0,AC_FULLW10)//[15:0]
#define DRAMC_REG_READ_BYTES_COUNTER (DRAMC_NAO_BASE_ADDRESS + 0x330)
    #define READ_BYTES_COUNTER_READ_BYTES_COUNTER Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_WRITE_BYTES_COUNTER (DRAMC_NAO_BASE_ADDRESS + 0x334)
    #define WRITE_BYTES_COUNTER_WRITE_BYTES_COUNTER Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_DQS2_ERR_CNT (DRAMC_NAO_BASE_ADDRESS + 0x340)
    #define DQS2_ERR_CNT_DQS2_ERR_CNT Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_DQ_ERR_CNT2 (DRAMC_NAO_BASE_ADDRESS + 0x344)
    #define DQ_ERR_CNT2_DQ_ERR_CNT2 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_DQICAL0 (DRAMC_NAO_BASE_ADDRESS + 0x350)
    #define DQICAL0_DQ3_DLY_MAX Fld(7,24,AC_MSKB3)//[30:24]
    #define DQICAL0_DQ2_DLY_MAX Fld(7,16,AC_MSKB2)//[22:16]
    #define DQICAL0_DQ1_DLY_MAX Fld(7,8,AC_MSKB1)//[14:8]
    #define DQICAL0_DQ0_DLY_MAX Fld(7,0,AC_MSKB0)//[6:0]
#define DRAMC_REG_DQICAL1 (DRAMC_NAO_BASE_ADDRESS + 0x354)
    #define DQICAL1_DQS3_DLY_MIN Fld(7,24,AC_MSKB3)//[30:24]
    #define DQICAL1_DQS2_DLY_MIN Fld(7,16,AC_MSKB2)//[22:16]
    #define DQICAL1_DQS1_DLY_MIN Fld(7,8,AC_MSKB1)//[14:8]
    #define DQICAL1_DQS0_DLY_MIN Fld(7,0,AC_MSKB0)//[6:0]
#define DRAMC_REG_DQICAL2 (DRAMC_NAO_BASE_ADDRESS + 0x358)
    #define DQICAL2_DQS3_DLY_MAX Fld(7,24,AC_MSKB3)//[30:24]
    #define DQICAL2_DQS2_DLY_MAX Fld(7,16,AC_MSKB2)//[22:16]
    #define DQICAL2_DQS1_DLY_MAX Fld(7,8,AC_MSKB1)//[14:8]
    #define DQICAL2_DQS0_DLY_MAX Fld(7,0,AC_MSKB0)//[6:0]
#define DRAMC_REG_DQICAL3 (DRAMC_NAO_BASE_ADDRESS + 0x35C)
    #define DQICAL3_DQS3_DLY_AVG Fld(7,24,AC_MSKB3)//[30:24]
    #define DQICAL3_DQS2_DLY_AVG Fld(7,16,AC_MSKB2)//[22:16]
    #define DQICAL3_DQS1_DLY_AVG Fld(7,8,AC_MSKB1)//[14:8]
    #define DQICAL3_DQS0_DLY_AVG Fld(7,0,AC_MSKB0)//[6:0]
#define DRAMC_REG_DQS3_ERR_CNT (DRAMC_NAO_BASE_ADDRESS + 0x360)
    #define DQS3_ERR_CNT_DQS3_ERR_CNT Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_DQ_ERR_CNT3 (DRAMC_NAO_BASE_ADDRESS + 0x364)
    #define DQ_ERR_CNT3_DQ_ERR_CNT3 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_RDQC_CMP (DRAMC_NAO_BASE_ADDRESS + 0x36C)
    #define RDQC_CMP_RDDQC_CMP1_ERR Fld(16,16,AC_FULLW32)//[31:16]
    #define RDQC_CMP_RDDQC_CMP0_ERR Fld(16,0,AC_FULLW10)//[15:0]
#define DRAMC_REG_CMP_ERR (DRAMC_NAO_BASE_ADDRESS + 0x370)
    #define CMP_ERR_CMP_ERR Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_R0DQSIENDLY (DRAMC_NAO_BASE_ADDRESS + 0x374)
    #define R0DQSIENDLY_R0DQS3IENDLY Fld(7,24,AC_MSKB3)//[30:24]
    #define R0DQSIENDLY_R0DQS2IENDLY Fld(7,16,AC_MSKB2)//[22:16]
    #define R0DQSIENDLY_R0DQS1IENDLY Fld(7,8,AC_MSKB1)//[14:8]
    #define R0DQSIENDLY_R0DQS0IENDLY Fld(7,0,AC_MSKB0)//[6:0]
#define DRAMC_REG_R1DQSIENDLY (DRAMC_NAO_BASE_ADDRESS + 0x378)
    #define R1DQSIENDLY_R1DQS3IENDLY_S Fld(7,24,AC_MSKB3)//[30:24]
    #define R1DQSIENDLY_R1DQS2IENDLY_S Fld(7,16,AC_MSKB2)//[22:16]
    #define R1DQSIENDLY_R1DQS1IENDLY_S Fld(7,8,AC_MSKB1)//[14:8]
    #define R1DQSIENDLY_R1DQS0IENDLY_S Fld(7,0,AC_MSKB0)//[6:0]
#define DRAMC_REG_R0DQSIENUIDLY (DRAMC_NAO_BASE_ADDRESS + 0x37C)
    #define R0DQSIENUIDLY_R0DQS3IENUIDLY Fld(6,24,AC_MSKB3)//[29:24]
    #define R0DQSIENUIDLY_R0DQS2IENUIDLY Fld(6,16,AC_MSKB2)//[21:16]
    #define R0DQSIENUIDLY_R0DQS1IENUIDLY Fld(6,8,AC_MSKB1)//[13:8]
    #define R0DQSIENUIDLY_R0DQS0IENUIDLY Fld(6,0,AC_MSKB0)//[5:0]
#define DRAMC_REG_R1DQSIENUIDLY (DRAMC_NAO_BASE_ADDRESS + 0x380)
    #define R1DQSIENUIDLY_R1DQS3IENUIDLY Fld(6,24,AC_MSKB3)//[29:24]
    #define R1DQSIENUIDLY_R1DQS2IENUIDLY Fld(6,16,AC_MSKB2)//[21:16]
    #define R1DQSIENUIDLY_R1DQS1IENUIDLY Fld(6,8,AC_MSKB1)//[13:8]
    #define R1DQSIENUIDLY_R1DQS0IENUIDLY Fld(6,0,AC_MSKB0)//[5:0]
#define DRAMC_REG_R0DQSIENUIDLY_P1 (DRAMC_NAO_BASE_ADDRESS + 0x384)
    #define R0DQSIENUIDLY_P1_R0DQS3IENUIDLY_P1 Fld(6,24,AC_MSKB3)//[29:24]
    #define R0DQSIENUIDLY_P1_R0DQS2IENUIDLY_P1 Fld(6,16,AC_MSKB2)//[21:16]
    #define R0DQSIENUIDLY_P1_R0DQS1IENUIDLY_P1 Fld(6,8,AC_MSKB1)//[13:8]
    #define R0DQSIENUIDLY_P1_R0DQS0IENUIDLY_P1 Fld(6,0,AC_MSKB0)//[5:0]
#define DRAMC_REG_R1DQSIENUIDLY_P1 (DRAMC_NAO_BASE_ADDRESS + 0x388)
    #define R1DQSIENUIDLY_P1_R1DQS3IENUIDLY_P1 Fld(6,24,AC_MSKB3)//[29:24]
    #define R1DQSIENUIDLY_P1_R1DQS2IENUIDLY_P1 Fld(6,16,AC_MSKB2)//[21:16]
    #define R1DQSIENUIDLY_P1_R1DQS1IENUIDLY_P1 Fld(6,8,AC_MSKB1)//[13:8]
    #define R1DQSIENUIDLY_P1_R1DQS0IENUIDLY_P1 Fld(6,0,AC_MSKB0)//[5:0]
#define DRAMC_REG_RK0_DQS_STBCALDEC_CNT1 (DRAMC_NAO_BASE_ADDRESS + 0x38C)
    #define RK0_DQS_STBCALDEC_CNT1_RK0_DQS1_STBCALDEC_CNT Fld(16,16,AC_FULLW32)//[31:16]
    #define RK0_DQS_STBCALDEC_CNT1_RK0_DQS0_STBCALDEC_CNT Fld(16,0,AC_FULLW10)//[15:0]
#define DRAMC_REG_RK0_DQS_STBCALDEC_CNT2 (DRAMC_NAO_BASE_ADDRESS + 0x390)
    #define RK0_DQS_STBCALDEC_CNT2_RK0_DQS3_STBCALDEC_CNT Fld(16,16,AC_FULLW32)//[31:16]
    #define RK0_DQS_STBCALDEC_CNT2_RK0_DQS2_STBCALDEC_CNT Fld(16,0,AC_FULLW10)//[15:0]
#define DRAMC_REG_RK0_DQS_STBCALINC_CNT1 (DRAMC_NAO_BASE_ADDRESS + 0x394)
    #define RK0_DQS_STBCALINC_CNT1_RK0_DQS1_STBCALINC_CNT Fld(16,16,AC_FULLW32)//[31:16]
    #define RK0_DQS_STBCALINC_CNT1_RK0_DQS0_STBCALINC_CNT Fld(16,0,AC_FULLW10)//[15:0]
#define DRAMC_REG_RK0_DQS_STBCALINC_CNT2 (DRAMC_NAO_BASE_ADDRESS + 0x398)
    #define RK0_DQS_STBCALINC_CNT2_RK0_DQS3_STBCALINC_CNT Fld(16,16,AC_FULLW32)//[31:16]
    #define RK0_DQS_STBCALINC_CNT2_RK0_DQS2_STBCALINC_CNT Fld(16,0,AC_FULLW10)//[15:0]
#define DRAMC_REG_STB_TOGGLE_CNT (DRAMC_NAO_BASE_ADDRESS + 0x39C)
    #define STB_TOGGLE_CNT_STB_TOGGLE_CNT Fld(16,0,AC_FULLW10)//[15:0]
#define DRAMC_REG_DQSDLY0 (DRAMC_NAO_BASE_ADDRESS + 0x3A0)
    #define DQSDLY0_DEL3DLY Fld(7,24,AC_MSKB3)//[30:24]
    #define DQSDLY0_DEL2DLY Fld(7,16,AC_MSKB2)//[22:16]
    #define DQSDLY0_DEL1DLY Fld(7,8,AC_MSKB1)//[14:8]
    #define DQSDLY0_DEL0DLY Fld(7,0,AC_MSKB0)//[6:0]
#define DRAMC_REG_DQDRV_STATUS (DRAMC_NAO_BASE_ADDRESS + 0x3A4)
    #define DQDRV_STATUS_DQDRV_STATUS Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_CMDDRV_STATUS (DRAMC_NAO_BASE_ADDRESS + 0x3A8)
    #define CMDDRV_STATUS_CMDDRV_STATUS Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_CKPHCHK (DRAMC_NAO_BASE_ADDRESS + 0x3AC)
    #define CKPHCHK_CKPHCHK Fld(16,0,AC_FULLW10)//[15:0]
#define DRAMC_REG_MISC_STATUSA (DRAMC_NAO_BASE_ADDRESS + 0x3B0)
    #define MISC_STATUSA_MR19_REG Fld(8,24,AC_FULLB3)//[31:24]
    #define MISC_STATUSA_MR18_REG Fld(8,16,AC_FULLB2)//[23:16]
    #define MISC_STATUSA_DQSOSC_INT_RK2 Fld(1,14,AC_MSKB1)//[14:14]
    #define MISC_STATUSA_DQSOSC_INT_RK1 Fld(1,13,AC_MSKB1)//[13:13]
    #define MISC_STATUSA_DQSOSC_INT_RK0 Fld(1,12,AC_MSKB1)//[12:12]
    #define MISC_STATUSA_DQSOSCR_RK2_RESPONSE Fld(1,9,AC_MSKB1)//[9:9]
    #define MISC_STATUSA_DQSOSCR_RK1_RESPONSE Fld(1,8,AC_MSKB1)//[8:8]
    #define MISC_STATUSA_REQQUE_DEPTH Fld(4,4,AC_MSKB0)//[7:4]
    #define MISC_STATUSA_WRITE_DATA_BUFFER_EMPTY Fld(1,2,AC_MSKB0)//[2:2]
    #define MISC_STATUSA_DQSOCSR_RESPONSE Fld(1,1,AC_MSKB0)//[1:1]
    #define MISC_STATUSA_DVFS_RESPONSE Fld(1,0,AC_MSKB0)//[0:0]
#define DRAMC_REG_MRRDATA (DRAMC_NAO_BASE_ADDRESS + 0x3B4)
    #define MRRDATA_MRR_DATA Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_SPCMDRESP (DRAMC_NAO_BASE_ADDRESS + 0x3B8)
    #define SPCMDRESP_RDDQC_RESPONSE Fld(1,31,AC_MSKB3)//[31:31]
    #define SPCMDRESP_DQSOSCDIS_RESPONSE Fld(1,30,AC_MSKB3)//[30:30]
    #define SPCMDRESP_DQSOSCEN_RESPONSE Fld(1,29,AC_MSKB3)//[29:29]
    #define SPCMDRESP_ZQLAT_RESPONSE Fld(1,28,AC_MSKB3)//[28:28]
    #define SPCMDRESP_MRR_REG Fld(8,20,AC_MSKW32)//[27:20]
    #define SPCMDRESP_SELFREF_SM Fld(3,17,AC_MSKB2)//[19:17]
    #define SPCMDRESP_SREF_STATE Fld(1,16,AC_MSKB2)//[16:16]
    #define SPCMDRESP_ACT_RESPONSE Fld(1,15,AC_MSKB1)//[15:15]
    #define SPCMDRESP_CKE1O_PRE Fld(1,14,AC_MSKB1)//[14:14]
    #define SPCMDRESP_CKEO_PRE Fld(1,13,AC_MSKB1)//[13:13]
    #define SPCMDRESP_DRAM_HWCFG Fld(1,12,AC_MSKB1)//[12:12]
    #define SPCMDRESP_DRAMC_IDLE_STATUS Fld(1,11,AC_MSKB1)//[11:11]
    #define SPCMDRESP_REFRESH_RATE Fld(3,8,AC_MSKB1)//[10:8]
    #define SPCMDRESP_WAIT_DLE Fld(1,7,AC_MSKB0)//[7:7]
    #define SPCMDRESP_REQQ_EMPTY Fld(1,6,AC_MSKB0)//[6:6]
    #define SPCMDRESP_TCMD_RESPONSE Fld(1,5,AC_MSKB0)//[5:5]
    #define SPCMDRESP_ZQC_RESPONSE Fld(1,4,AC_MSKB0)//[4:4]
    #define SPCMDRESP_AREF_RESPONSE Fld(1,3,AC_MSKB0)//[3:3]
    #define SPCMDRESP_PREA_RESPONSE Fld(1,2,AC_MSKB0)//[2:2]
    #define SPCMDRESP_MRR_RESPONSE Fld(1,1,AC_MSKB0)//[1:1]
    #define SPCMDRESP_MRW_RESPONSE Fld(1,0,AC_MSKB0)//[0:0]

//Page NAO_2
#define DRAMC_REG_IORGCNT (DRAMC_NAO_BASE_ADDRESS + 0x3BC)
    #define IORGCNT_IO_RING_COUNTER Fld(16,16,AC_FULLW32)//[31:16]
    #define IORGCNT_IO_RING_COUNTER_K Fld(16,0,AC_FULLW10)//[15:0]
#define DRAMC_REG_DQSGNWCNT0 (DRAMC_NAO_BASE_ADDRESS + 0x3C0)
    #define DQSGNWCNT0_DQS1R_GATING_COUNTER Fld(8,24,AC_FULLB3)//[31:24]
    #define DQSGNWCNT0_DQS1F_GATING_COUNTER Fld(8,16,AC_FULLB2)//[23:16]
    #define DQSGNWCNT0_DQS0R_GATING_COUNTER Fld(8,8,AC_FULLB1)//[15:8]
    #define DQSGNWCNT0_DQS0F_GATING_COUNTER Fld(8,0,AC_FULLB0)//[7:0]
#define DRAMC_REG_DQSGNWCNT1 (DRAMC_NAO_BASE_ADDRESS + 0x3C4)
    #define DQSGNWCNT1_DQS3R_GATING_COUNTER Fld(8,24,AC_FULLB3)//[31:24]
    #define DQSGNWCNT1_DQS3F_GATING_COUNTER Fld(8,16,AC_FULLB2)//[23:16]
    #define DQSGNWCNT1_DQS2R_GATING_COUNTER Fld(8,8,AC_FULLB1)//[15:8]
    #define DQSGNWCNT1_DQS2F_GATING_COUNTER Fld(8,0,AC_FULLB0)//[7:0]
#define DRAMC_REG_DQSGNWCNT2 (DRAMC_NAO_BASE_ADDRESS + 0x3C8)
    #define DQSGNWCNT2_DQS0R_PRE_GATING_COUNTER Fld(8,24,AC_FULLB3)//[31:24]
    #define DQSGNWCNT2_DQS0F_PRE_GATING_COUNTER Fld(8,16,AC_FULLB2)//[23:16]
    #define DQSGNWCNT2_DQS0R_POS_GATING_COUNTER Fld(8,8,AC_FULLB1)//[15:8]
    #define DQSGNWCNT2_DQS0F_POS_GATING_COUNTER Fld(8,0,AC_FULLB0)//[7:0]
#define DRAMC_REG_DQSGNWCNT3 (DRAMC_NAO_BASE_ADDRESS + 0x3CC)
    #define DQSGNWCNT3_DQS1R_PRE_GATING_COUNTER Fld(8,24,AC_FULLB3)//[31:24]
    #define DQSGNWCNT3_DQS1F_PRE_GATING_COUNTER Fld(8,16,AC_FULLB2)//[23:16]
    #define DQSGNWCNT3_DQS1R_POS_GATING_COUNTER Fld(8,8,AC_FULLB1)//[15:8]
    #define DQSGNWCNT3_DQS1F_POS_GATING_COUNTER Fld(8,0,AC_FULLB0)//[7:0]
#define DRAMC_REG_DQSGNWCNT4 (DRAMC_NAO_BASE_ADDRESS + 0x3D0)
    #define DQSGNWCNT4_DQS2R_PRE_GATING_COUNTER Fld(8,24,AC_FULLB3)//[31:24]
    #define DQSGNWCNT4_DQS2F_PRE_GATING_COUNTER Fld(8,16,AC_FULLB2)//[23:16]
    #define DQSGNWCNT4_DQS2R_POS_GATING_COUNTER Fld(8,8,AC_FULLB1)//[15:8]
    #define DQSGNWCNT4_DQS2F_POS_GATING_COUNTER Fld(8,0,AC_FULLB0)//[7:0]
#define DRAMC_REG_DQSGNWCNT5 (DRAMC_NAO_BASE_ADDRESS + 0x3D4)
    #define DQSGNWCNT5_DQS3R_PRE_GATING_COUNTER Fld(8,24,AC_FULLB3)//[31:24]
    #define DQSGNWCNT5_DQS3F_PRE_GATING_COUNTER Fld(8,16,AC_FULLB2)//[23:16]
    #define DQSGNWCNT5_DQS3R_POS_GATING_COUNTER Fld(8,8,AC_FULLB1)//[15:8]
    #define DQSGNWCNT5_DQS3F_POS_GATING_COUNTER Fld(8,0,AC_FULLB0)//[7:0]
#define DRAMC_REG_DQSSAMPLEV (DRAMC_NAO_BASE_ADDRESS + 0x3D8)
    #define DQSSAMPLEV_MANUTXUPD_DONE Fld(1,31,AC_MSKB3)//[31:31]
    #define DQSSAMPLEV_AUTOK_SM Fld(3,28,AC_MSKB3)//[30:28]
    #define DQSSAMPLEV_AUTOK_VALUE Fld(4,24,AC_MSKB3)//[27:24]
    #define DQSSAMPLEV_SREF_HW Fld(1,22,AC_MSKB2)//[22:22]
    #define DQSSAMPLEV_SREF_HW_SYNC Fld(1,21,AC_MSKB2)//[21:21]
    #define DQSSAMPLEV_DATA_ADR_CMP_FAIL Fld(1,20,AC_MSKB2)//[20:20]
    #define DQSSAMPLEV_REFRESH_OVER_CNT Fld(3,16,AC_MSKB2)//[18:16]
    #define DQSSAMPLEV_PI_OVERFLOW Fld(4,12,AC_MSKB1)//[15:12]
    #define DQSSAMPLEV_CMPCNT Fld(6,4,AC_MSKW10)//[9:4]
    #define DQSSAMPLEV_SAMPLE_OUT1_DQS3 Fld(1,3,AC_MSKB0)//[3:3]
    #define DQSSAMPLEV_SAMPLE_OUT1_DQS2 Fld(1,2,AC_MSKB0)//[2:2]
    #define DQSSAMPLEV_SAMPLE_OUT1_DQS1 Fld(1,1,AC_MSKB0)//[1:1]
    #define DQSSAMPLEV_SAMPLE_OUT1_DQS0 Fld(1,0,AC_MSKB0)//[0:0]
#define DRAMC_REG_DRV0 (DRAMC_NAO_BASE_ADDRESS + 0x3DC)
    #define DRV0_DRVPDQ_SAVE2 Fld(4,28,AC_MSKB3)//[31:28]
    #define DRV0_DRVNDQ_SAVE2 Fld(4,24,AC_MSKB3)//[27:24]
    #define DRV0_DRVPDQ_SAVE1 Fld(4,20,AC_MSKB2)//[23:20]
    #define DRV0_DRVNDQ_SAVE1 Fld(4,16,AC_MSKB2)//[19:16]
    #define DRV0_DRVPDQS_SAVE Fld(4,12,AC_MSKB1)//[15:12]
    #define DRV0_DRVNDQS_SAVE Fld(4,8,AC_MSKB1)//[11:8]
    #define DRV0_DRVP_SAVE Fld(4,4,AC_MSKB0)//[7:4]
    #define DRV0_DRVN_SAVE Fld(4,0,AC_MSKB0)//[3:0]
#define DRAMC_REG_DRV1 (DRAMC_NAO_BASE_ADDRESS + 0x3E0)
    #define DRV1_DRVPCMD_SAVE2 Fld(4,28,AC_MSKB3)//[31:28]
    #define DRV1_DRVNCMD_SAVE2 Fld(4,24,AC_MSKB3)//[27:24]
    #define DRV1_DRVPCMD_SAVE1 Fld(4,20,AC_MSKB2)//[23:20]
    #define DRV1_DRVNCMD_SAVE1 Fld(4,16,AC_MSKB2)//[19:16]
    #define DRV1_DRVPDQC_SAVE2 Fld(4,12,AC_MSKB1)//[15:12]
    #define DRV1_DRVNDQC_SAVE2 Fld(4,8,AC_MSKB1)//[11:8]
    #define DRV1_DRVPDQC_SAVE1 Fld(4,4,AC_MSKB0)//[7:4]
    #define DRV1_DRVNDQC_SAVE1 Fld(4,0,AC_MSKB0)//[3:0]
#define DRAMC_REG_TOGGLE_CNT (DRAMC_NAO_BASE_ADDRESS + 0x3E4)
    #define TOGGLE_CNT_TOGGLE_CNT Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_DQS0_ERR_CNT (DRAMC_NAO_BASE_ADDRESS + 0x3E8)
    #define DQS0_ERR_CNT_DQS0_ERR_CNT Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_DQ_ERR_CNT0 (DRAMC_NAO_BASE_ADDRESS + 0x3EC)
    #define DQ_ERR_CNT0_DQ_ERR_CNT0 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_TOGGLE_CNT_B (DRAMC_NAO_BASE_ADDRESS + 0x3F0)
    #define TOGGLE_CNT_B_TOGGLE_CNT_B Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_DQS1_ERR_CNT (DRAMC_NAO_BASE_ADDRESS + 0x3F4)
    #define DQS1_ERR_CNT_DQS1_ERR_CNT Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_DQ_ERR_CNT1 (DRAMC_NAO_BASE_ADDRESS + 0x3F8)
    #define DQ_ERR_CNT1_DQ_ERR_CNT1 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_TESTRPT (DRAMC_NAO_BASE_ADDRESS + 0x3FC)
    #define TESTRPT_DRAMC_IDLE_DCM Fld(1,31,AC_MSKB3)//[31:31]
    #define TESTRPT_WRFIFO_RESPONSE Fld(1,30,AC_MSKB3)//[30:30]
    #define TESTRPT_RDFIFO_RESPONSE Fld(1,29,AC_MSKB3)//[29:29]
    #define TESTRPT_CALI_DONE_MON Fld(1,28,AC_MSKB3)//[28:28]
    #define TESTRPT_LB_CMP_FAIL Fld(1,24,AC_MSKB3)//[24:24]
    #define TESTRPT_PB_VLD Fld(1,23,AC_MSKB2)//[23:23]
    #define TESTRPT_TESTSTAT Fld(3,20,AC_MSKB2)//[22:20]
    #define TESTRPT_DLE_CNT_OK Fld(1,18,AC_MSKB2)//[18:18]
    #define TESTRPT_DM_CMP_ERR Fld(1,14,AC_MSKB1)//[14:14]
    #define TESTRPT_DM_CMP_CPT Fld(1,10,AC_MSKB1)//[10:10]
    #define TESTRPT_CATRAIN_CMP_ERR Fld(6,1,AC_MSKB0)//[6:1]
    #define TESTRPT_CATRAIN_CMP_CPT Fld(1,0,AC_MSKB0)//[0:0]
#define DRAMC_REG_RK1_DQS_STBCALDEC_CNT1 (DRAMC_NAO_BASE_ADDRESS + 0x580)
    #define RK1_DQS_STBCALDEC_CNT1_RK1_DQS1_STBCALDEC_CNT Fld(16,16,AC_FULLW32)//[31:16]
    #define RK1_DQS_STBCALDEC_CNT1_RK1_DQS0_STBCALDEC_CNT Fld(16,0,AC_FULLW10)//[15:0]
#define DRAMC_REG_RK1_DQS_STBCALDEC_CNT2 (DRAMC_NAO_BASE_ADDRESS + 0x584)
    #define RK1_DQS_STBCALDEC_CNT2_RK1_DQS3_STBCALDEC_CNT Fld(16,16,AC_FULLW32)//[31:16]
    #define RK1_DQS_STBCALDEC_CNT2_RK1_DQS2_STBCALDEC_CNT Fld(16,0,AC_FULLW10)//[15:0]
#define DRAMC_REG_RK1_DQS_STBCALINC_CNT1 (DRAMC_NAO_BASE_ADDRESS + 0x588)
    #define RK1_DQS_STBCALINC_CNT1_RK1_DQS1_STBCALINC_CNT Fld(16,16,AC_FULLW32)//[31:16]
    #define RK1_DQS_STBCALINC_CNT1_RK1_DQS0_STBCALINC_CNT Fld(16,0,AC_FULLW10)//[15:0]
#define DRAMC_REG_RK1_DQS_STBCALINC_CNT2 (DRAMC_NAO_BASE_ADDRESS + 0x58C)
    #define RK1_DQS_STBCALINC_CNT2_RK1_DQS3_STBCALINC_CNT Fld(16,16,AC_FULLW32)//[31:16]
    #define RK1_DQS_STBCALINC_CNT2_RK1_DQS2_STBCALINC_CNT Fld(16,0,AC_FULLW10)//[15:0]
#define DRAMC_REG_RK2_DQS_STBCALDEC_CNT1 (DRAMC_NAO_BASE_ADDRESS + 0x590)
    #define RK2_DQS_STBCALDEC_CNT1_RK2_DQS1_STBCALDEC_CNT Fld(16,16,AC_FULLW32)//[31:16]
    #define RK2_DQS_STBCALDEC_CNT1_RK2_DQS0_STBCALDEC_CNT Fld(16,0,AC_FULLW10)//[15:0]
#define DRAMC_REG_RK2_DQS_STBCALDEC_CNT2 (DRAMC_NAO_BASE_ADDRESS + 0x594)
    #define RK2_DQS_STBCALDEC_CNT2_RK2_DQS3_STBCALDEC_CNT Fld(16,16,AC_FULLW32)//[31:16]
    #define RK2_DQS_STBCALDEC_CNT2_RK2_DQS2_STBCALDEC_CNT Fld(16,0,AC_FULLW10)//[15:0]
#define DRAMC_REG_RK2_DQS_STBCALINC_CNT1 (DRAMC_NAO_BASE_ADDRESS + 0x598)
    #define RK2_DQS_STBCALINC_CNT1_RK2_DQS1_STBCALINC_CNT Fld(16,16,AC_FULLW32)//[31:16]
    #define RK2_DQS_STBCALINC_CNT1_RK2_DQS0_STBCALINC_CNT Fld(16,0,AC_FULLW10)//[15:0]
#define DRAMC_REG_RK2_DQS_STBCALINC_CNT2 (DRAMC_NAO_BASE_ADDRESS + 0x59C)
    #define RK2_DQS_STBCALINC_CNT2_RK2_DQS3_STBCALINC_CNT Fld(16,16,AC_FULLW32)//[31:16]
    #define RK2_DQS_STBCALINC_CNT2_RK2_DQS2_STBCALINC_CNT Fld(16,0,AC_FULLW10)//[15:0]










///////////////////////// DRAMC AO Registers ////////////////////////////////

#define DRAMC_AO_BASE_ADDRESS CHA_DRAMC_AO_BASE_VIRTUAL
    
    //Page AO_1
#define DRAMC_REG_ACTIM0 (DRAMC_AO_BASE_ADDRESS + 0x000)
    #define ACTIM0_TRCD Fld(4,28,AC_MSKB3)//[31:28]
    #define ACTIM0_TRP Fld(4,24,AC_MSKB3)//[27:24]
    #define ACTIM0_TFAW Fld(4,20,AC_MSKB2)//[23:20]
    #define ACTIM0_TWR Fld(4,16,AC_MSKB2)//[19:16]
    #define ACTIM0_BL2 Fld(1,15,AC_MSKB1)//[15:15]
    #define ACTIM0_REG_00_DUMMY Fld(1,14,AC_MSKB1)//[14:14]
    #define ACTIM0_TWR_BIT4 Fld(1,13,AC_MSKB1)//[13:13]
    #define ACTIM0_CL2 Fld(1,12,AC_MSKB1)//[12:12]
    #define ACTIM0_TWTR Fld(4,8,AC_MSKB1)//[11:8]
    #define ACTIM0_TRC Fld(4,4,AC_MSKB0)//[7:4]
    #define ACTIM0_TRAS Fld(4,0,AC_MSKB0)//[3:0]
#define DRAMC_REG_CONF1 (DRAMC_AO_BASE_ADDRESS + 0x004)
    #define CONF1_SREF_CK_DLY Fld(2,30,AC_MSKB3)//[31:30]
    #define CONF1_TCKESRX Fld(2,28,AC_MSKB3)//[29:28]
    #define CONF1_TESTLP Fld(1,27,AC_MSKB3)//[27:27]
    #define CONF1_SELFREF Fld(1,26,AC_MSKB3)//[26:26]
    #define CONF1_DCMREF_OPT Fld(1,24,AC_MSKB3)//[24:24]
    #define CONF1_TCMD Fld(3,20,AC_MSKB2)//[22:20]
    #define CONF1_SREFDLY Fld(4,16,AC_MSKB2)//[19:16]
    #define CONF1_CKEON Fld(1,15,AC_MSKB1)//[15:15]
    #define CONF1_FW2R Fld(1,13,AC_MSKB1)//[13:13]
    #define CONF1_BL4 Fld(1,10,AC_MSKB1)//[10:10]
    #define CONF1_MATYPE Fld(2,8,AC_MSKB1)//[9:8]
    #define CONF1_TRRD Fld(2,6,AC_MSKB0)//[7:6]
    #define CONF1_PAGDIS Fld(1,3,AC_MSKB0)//[3:3]
    #define CONF1_DATMOD Fld(1,2,AC_MSKB0)//[2:2]
    #define CONF1_DM64BITEN Fld(1,0,AC_MSKB0)//[0:0]
#define DRAMC_REG_CONF2 (DRAMC_AO_BASE_ADDRESS + 0x008)
    #define CONF2_TEST2W Fld(1,31,AC_MSKB3)//[31:31]
    #define CONF2_TEST2R Fld(1,30,AC_MSKB3)//[30:30]
    #define CONF2_TEST1 Fld(1,29,AC_MSKB3)//[29:29]
    #define CONF2_REFDIS Fld(1,28,AC_MSKB3)//[28:28]
    #define CONF2_REFTHD Fld(3,24,AC_MSKB3)//[26:24]
    #define CONF2_REFBW_FREN Fld(1,23,AC_MSKB2)//[23:23]
    #define CONF2_TEST2WREN2_HW_EN Fld(1,22,AC_MSKB2)//[22:22]
    #define CONF2_REFBW_FR Fld(10,8,AC_MSKW21)//[17:8]
    #define CONF2_REFCNT Fld(8,0,AC_FULLB0)//[7:0]
#define DRAMC_REG_R0DELDLY (DRAMC_AO_BASE_ADDRESS + 0x018)
    #define R0DELDLY_DEL3DLY Fld(7,24,AC_MSKB3)//[30:24]
    #define R0DELDLY_DEL2DLY Fld(7,16,AC_MSKB2)//[22:16]
    #define R0DELDLY_DEL1DLY Fld(7,8,AC_MSKB1)//[14:8]
    #define R0DELDLY_DEL0DLY Fld(7,0,AC_MSKB0)//[6:0]
#define DRAMC_REG_R1DELDLY (DRAMC_AO_BASE_ADDRESS + 0x01C)
    #define R1DELDLY_DEL7DLY Fld(7,24,AC_MSKB3)//[30:24]
    #define R1DELDLY_DEL6DLY Fld(7,16,AC_MSKB2)//[22:16]
    #define R1DELDLY_DEL5DLY Fld(7,8,AC_MSKB1)//[14:8]
    #define R1DELDLY_DEL4DLY Fld(7,0,AC_MSKB0)//[6:0]
#define DRAMC_REG_DLLCONF (DRAMC_AO_BASE_ADDRESS + 0x028)
    #define DLLCONF_TESTADR_SHIFT Fld(1,31,AC_MSKB3)//[31:31]
    #define DLLCONF_DLLFRZ Fld(1,30,AC_MSKB3)//[30:30]
    #define DLLCONF_DMPAT32 Fld(1,29,AC_MSKB3)//[29:29]
    #define DLLCONF_MDQS Fld(1,28,AC_MSKB3)//[28:28]
    #define DLLCONF_R_NEW_SHU_MUX_SPM Fld(1,22,AC_MSKB2)//[22:22]
    #define DLLCONF_R_DMDVFSMRW_EN Fld(1,21,AC_MSKB2)//[21:21]
    #define DLLCONF_R_DRAMC_CHA Fld(1,20,AC_MSKB2)//[20:20]
    #define DLLCONF_MANUTXUPD Fld(1,19,AC_MSKB2)//[19:19]
    #define DLLCONF_TXUPDMODE Fld(1,18,AC_MSKB2)//[18:18]
    #define DLLCONF_DMSHU_DRAMC Fld(1,17,AC_MSKB2)//[17:17]
    #define DLLCONF_DMSHU_LOW Fld(1,16,AC_MSKB2)//[16:16]
    #define DLLCONF_REFNA_OPT Fld(1,15,AC_MSKB1)//[15:15]
    #define DLLCONF_CHKFORPRE Fld(1,14,AC_MSKB1)//[14:14]
    #define DLLCONF_R_OTHER_SHU_GP Fld(2,12,AC_MSKB1)//[13:12]
    #define DLLCONF_R_MPDIV_SHU_GP Fld(3,8,AC_MSKB1)//[10:8]
    #define DLLCONF_SHU_DLLPHDET_EN Fld(1,7,AC_MSKB0)//[7:7]
    #define DLLCONF_SHU_PICGEN Fld(1,6,AC_MSKB0)//[6:6]
    #define DLLCONF_DMSHU_CNT Fld(6,0,AC_MSKB0)//[5:0]
#define DRAMC_REG_TEST2_0 (DRAMC_AO_BASE_ADDRESS + 0x038)
    #define TEST2_0_TEST2_TOP_31TO29 Fld(4,8,AC_MSKB1)//[11:8]
    #define TEST2_0_TEST2_BASE_31TO29 Fld(4,0,AC_MSKB0)//[3:0]
#define DRAMC_REG_TEST2_1 (DRAMC_AO_BASE_ADDRESS + 0x03C)
    #define TEST2_1_TEST2_PAT0 Fld(8,24,AC_FULLB3)//[31:24]
    #define TEST2_1_TEST2_BASE_28TO5 Fld(24,0,AC_MSKDW)//[23:0]
#define DRAMC_REG_TEST2_2 (DRAMC_AO_BASE_ADDRESS + 0x040)
    #define TEST2_2_TEST2_PAT1 Fld(8,24,AC_FULLB3)//[31:24]
    #define TEST2_2_TEST2_OFF_28TO5 Fld(24,0,AC_MSKDW)//[23:0]
#define DRAMC_REG_TEST2_3 (DRAMC_AO_BASE_ADDRESS + 0x044)
    #define TEST2_3_ADVPREEN Fld(1,31,AC_MSKB3)//[31:31]
    #define TEST2_3_ADVREFEN Fld(1,30,AC_MSKB3)//[30:30]
    #define TEST2_3_DMPGTIM Fld(6,24,AC_MSKB3)//[29:24]
    #define TEST2_3_DQSICALI_NEW Fld(1,23,AC_MSKB2)//[23:23]
    #define TEST2_3_DQSICALBLCOK_CNT Fld(3,20,AC_MSKB2)//[22:20]
    #define TEST2_3_TRFC Fld(4,16,AC_MSKB2)//[19:16]
    #define TEST2_3_DQSUPDMODE Fld(1,14,AC_MSKB1)//[14:14]
    #define TEST2_3_MANUDQSUPD Fld(1,13,AC_MSKB1)//[13:13]
    #define TEST2_3_MANUDLLFRZ Fld(1,12,AC_MSKB1)//[12:12]
    #define TEST2_3_DQDLYAUTO Fld(1,11,AC_MSKB1)//[11:11]
    #define TEST2_3_DQSICALSTP Fld(3,8,AC_MSKB1)//[10:8]
    #define TEST2_3_TESTAUDPAT Fld(1,7,AC_MSKB0)//[7:7]
    #define TEST2_3_DQSICALUPD Fld(1,5,AC_MSKB0)//[5:5]
    #define TEST2_3_DQSICALEN Fld(1,4,AC_MSKB0)//[4:4]
    #define TEST2_3_TESTCNT Fld(4,0,AC_MSKB0)//[3:0]
#define DRAMC_REG_TEST2_4 (DRAMC_AO_BASE_ADDRESS + 0x048)
    #define TEST2_4_TZQCS Fld(8,24,AC_FULLB3)//[31:24]
    #define TEST2_4_NEGDQS Fld(1,23,AC_MSKB2)//[23:23]
    #define TEST2_4_DQCALDIS Fld(1,22,AC_MSKB2)//[22:22]
    #define TEST2_4_DM16BITSWAP Fld(1,21,AC_MSKB2)//[21:21]
    #define TEST2_4_DISMASK Fld(1,20,AC_MSKB2)//[20:20]
    #define TEST2_4_RDYCKAR Fld(1,19,AC_MSKB2)//[19:19]
    #define TEST2_4_CMDCKAR Fld(1,18,AC_MSKB2)//[18:18]
    #define TEST2_4_CALCKAR Fld(1,17,AC_MSKB2)//[17:17]
    #define TEST2_4_TESTXTALKPAT Fld(1,16,AC_MSKB2)//[16:16]
    #define TEST2_4_TESTAUDMODE Fld(1,15,AC_MSKB1)//[15:15]
    #define TEST2_4_TESTAUDBITINV Fld(1,14,AC_MSKB1)//[14:14]
    #define TEST2_4_TESTAUDINIT Fld(5,8,AC_MSKB1)//[12:8]
    #define TEST2_4_TEST2DISSCRAM Fld(1,5,AC_MSKB0)//[5:5]
    #define TEST2_4_TESTAUDINC Fld(5,0,AC_MSKB0)//[4:0]
#define DRAMC_REG_CATRAINING (DRAMC_AO_BASE_ADDRESS + 0x04C)
    #define CATRAINING_CATRAINMRS Fld(1,2,AC_MSKB0)//[2:2]
    #define CATRAINING_CATRAINEN Fld(1,1,AC_MSKB0)//[1:1]
#define DRAMC_REG_CATRAINING2 (DRAMC_AO_BASE_ADDRESS + 0x050)
    #define CATRAINING2_CATRAINCA_Y Fld(16,16,AC_FULLW32)//[31:16]
    #define CATRAINING2_CATRAINCA Fld(16,0,AC_FULLW10)//[15:0]
#define DRAMC_REG_WODT (DRAMC_AO_BASE_ADDRESS + 0x054)
    #define WODT_R_DMTZQLAT Fld(5,16,AC_MSKB2)//[20:16]
    #define WODT_REF_PREGATE_CNT Fld(4,12,AC_MSKB1)//[15:12]
    #define WODT_DM4TO1MODE Fld(1,11,AC_MSKB1)//[11:11]
    #define WODT_NORMPOP_LEN Fld(3,8,AC_MSKB1)//[10:8]
    #define WODT_FREQDIV4 Fld(1,7,AC_MSKB0)//[7:7]
    #define WODT_WODTDEN Fld(1,6,AC_MSKB0)//[6:6]
    #define WODT_DISWODTE2 Fld(1,5,AC_MSKB0)//[5:5]
    #define WODT_DISWODTE Fld(1,4,AC_MSKB0)//[4:4]
    #define WODT_DISWODT Fld(3,1,AC_MSKB0)//[3:1]
    #define WODT_WODTFIXOFF Fld(1,0,AC_MSKB0)//[0:0]
#define DRAMC_REG_DDR2CTL (DRAMC_AO_BASE_ADDRESS + 0x07C)
    #define DDR2CTL_RODTE Fld(1,31,AC_MSKB3)//[31:31]
    #define DDR2CTL_RODTE2 Fld(1,30,AC_MSKB3)//[30:30]
    #define DDR2CTL_FIXRODT Fld(1,27,AC_MSKB3)//[27:27]
    #define DDR2CTL_RODT Fld(3,24,AC_MSKB3)//[26:24]
    #define DDR2CTL_TWODT Fld(7,16,AC_MSKB2)//[22:16]
    #define DDR2CTL_TR2W Fld(4,12,AC_MSKB1)//[15:12]
    #define DDR2CTL_RODT3 Fld(1,11,AC_MSKB1)//[11:11]
    #define DDR2CTL_TRTP Fld(3,8,AC_MSKB1)//[10:8]
    #define DDR2CTL_R_DM0X1F_NOUSE Fld(4,4,AC_MSKB0)//[7:4]
    #define DDR2CTL_WOEN Fld(1,3,AC_MSKB0)//[3:3]
    #define DDR2CTL_ROEN Fld(1,2,AC_MSKB0)//[2:2]
    #define DDR2CTL_DDR2EN Fld(1,1,AC_MSKB0)//[1:1]
    #define DDR2CTL_FDIV2 Fld(1,0,AC_MSKB0)//[0:0]
#define DRAMC_REG_MISC (DRAMC_AO_BASE_ADDRESS + 0x080)
    #define MISC_ADVREF_CNT Fld(4,28,AC_MSKB3)//[31:28]
    #define MISC_CATRAINLAT Fld(4,24,AC_MSKB3)//[27:24]
    #define MISC_PHYRXRDSLPIPE3 Fld(1,23,AC_MSKB2)//[23:23]
    #define MISC_PHYRXRDSLPIPE2 Fld(1,22,AC_MSKB2)//[22:22]
    #define MISC_PHYRXRDSLPIPE1 Fld(1,21,AC_MSKB2)//[21:21]
    #define MISC_DATLAT Fld(5,16,AC_MSKB2)//[20:16]
    #define MISC_MPCRK_1 Fld(1,15,AC_MSKB1)//[15:15]
    #define MISC_MRSRK_1 Fld(1,14,AC_MSKB1)//[14:14]
    #define MISC_CATRAINCSEXT Fld(1,13,AC_MSKB1)//[13:13]
    #define MISC_DATLAT_DSEL Fld(5,8,AC_MSKB1)//[12:8]
    #define MISC_PHYRXPIPE3 Fld(1,7,AC_MSKB0)//[7:7]
    #define MISC_PHYRXPIPE2 Fld(1,6,AC_MSKB0)//[6:6]
    #define MISC_PHYRXPIPE1 Fld(1,5,AC_MSKB0)//[5:5]
    #define MISC_LATNORMPOP Fld(5,0,AC_MSKB0)//[4:0]
#define DRAMC_REG_ZQCS (DRAMC_AO_BASE_ADDRESS + 0x084)
    #define ZQCS_TXRANKFIX Fld(1,22,AC_MSKB2)//[22:22]
    #define ZQCS_TXRANK Fld(2,20,AC_MSKB2)//[21:20]
    #define ZQCS_DQOE_OPT Fld(1,19,AC_MSKB2)//[19:19]
    #define ZQCS_DQOE_CNT Fld(3,16,AC_MSKB2)//[18:16]
    #define ZQCS_ZQCSAD Fld(8,8,AC_FULLB1)//[15:8]
    #define ZQCS_ZQCSOP Fld(8,0,AC_FULLB0)//[7:0]
#define DRAMC_REG_MRS (DRAMC_AO_BASE_ADDRESS + 0x088)
    #define MRS_MPCRKEN Fld(1,30,AC_MSKB3)//[30:30]
    #define MRS_MPCRK Fld(1,29,AC_MSKB3)//[29:29]
    #define MRS_MRSRK Fld(1,28,AC_MSKB3)//[28:28]
    #define MRS_MRRMR_1 Fld(1,27,AC_MSKB3)//[27:27]
    #define MRS_MRRRK Fld(1,26,AC_MSKB3)//[26:26]
    #define MRS_BCLKAR Fld(1,25,AC_MSKB3)//[25:25]
    #define MRS_MRRREFUPD_B Fld(1,24,AC_MSKB3)//[24:24]
    #define MRS_MRSOP Fld(8,16,AC_FULLB2)//[23:16]
    #define MRS_MRSBA Fld(3,13,AC_MSKB1)//[15:13]
    #define MRS_MRSMA Fld(13,0,AC_MSKW10)//[12:0]
#define DRAMC_REG_CLK1DELAY (DRAMC_AO_BASE_ADDRESS + 0x08C)
    #define CLK1DELAY_PHYPIPE3EN Fld(1,23,AC_MSKB2)//[23:23]
    #define CLK1DELAY_PHYPIPE2EN Fld(1,22,AC_MSKB2)//[22:22]
    #define CLK1DELAY_PHYPIPE1EN Fld(1,21,AC_MSKB2)//[21:21]
    #define CLK1DELAY_DQ16COM1 Fld(1,20,AC_MSKB2)//[20:20]
    #define CLK1DELAY_DQCMD Fld(1,3,AC_MSKB0)//[3:3]
#define DRAMC_REG_R0DQSIEN (DRAMC_AO_BASE_ADDRESS + 0x094)
    #define R0DQSIEN_R0DQS3IEN Fld(7,24,AC_MSKB3)//[30:24]
    #define R0DQSIEN_R0DQS2IEN Fld(7,16,AC_MSKB2)//[22:16]
    #define R0DQSIEN_R0DQS1IEN Fld(7,8,AC_MSKB1)//[14:8]
    #define R0DQSIEN_R0DQS0IEN Fld(7,0,AC_MSKB0)//[6:0]
#define DRAMC_REG_R1DQSIEN (DRAMC_AO_BASE_ADDRESS + 0x098)
    #define R1DQSIEN_R1DQS3IEN Fld(7,24,AC_MSKB3)//[30:24]
    #define R1DQSIEN_R1DQS2IEN Fld(7,16,AC_MSKB2)//[22:16]
    #define R1DQSIEN_R1DQS1IEN Fld(7,8,AC_MSKB1)//[14:8]
    #define R1DQSIEN_R1DQS0IEN Fld(7,0,AC_MSKB0)//[6:0]
#define DRAMC_REG_DRVPDQ (DRAMC_AO_BASE_ADDRESS + 0x09C)
    #define DRVPDQ_DRVPDQ Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_DRVPCMD (DRAMC_AO_BASE_ADDRESS + 0x0A0)
    #define DRVPCMD_DRVPCMD Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_IODRV1 (DRAMC_AO_BASE_ADDRESS + 0x0A4)
    #define IODRV1_DRVP_OFFSETSUB Fld(1,9,AC_MSKB1)//[9:9]
    #define IODRV1_DRVN_OFFSETSUB Fld(1,8,AC_MSKB1)//[8:8]
    #define IODRV1_DRVP_OFFSET Fld(4,4,AC_MSKB0)//[7:4]
    #define IODRV1_DRVN_OFFSET Fld(4,0,AC_MSKB0)//[3:0]
#define DRAMC_REG_IODRV4 (DRAMC_AO_BASE_ADDRESS + 0x0B0)
    #define IODRV4_CMDDRVP_2 Fld(4,28,AC_MSKB3)//[31:28]
    #define IODRV4_CMDDRVN_2 Fld(4,24,AC_MSKB3)//[27:24]
    #define IODRV4_CMDODTP_2 Fld(3,20,AC_MSKB2)//[22:20]
    #define IODRV4_CMDODTN_2 Fld(3,16,AC_MSKB2)//[18:16]
    #define IODRV4_DQDRVP_2 Fld(4,12,AC_MSKB1)//[15:12]
    #define IODRV4_DQDRVN_2 Fld(4,8,AC_MSKB1)//[11:8]
    #define IODRV4_DQODTP_2 Fld(3,4,AC_MSKB0)//[6:4]
    #define IODRV4_DQODTN_2 Fld(3,0,AC_MSKB0)//[2:0]
#define DRAMC_REG_IODRV6 (DRAMC_AO_BASE_ADDRESS + 0x0B8)
    #define IODRV6_DQSDRVP Fld(4,28,AC_MSKB3)//[31:28]
    #define IODRV6_DQSDRVN Fld(4,24,AC_MSKB3)//[27:24]
    #define IODRV6_DQSRTTBPJ Fld(1,23,AC_MSKB2)//[23:23]
    #define IODRV6_DSODTP Fld(3,20,AC_MSKB2)//[22:20]
    #define IODRV6_DQSRTTBNJ Fld(1,19,AC_MSKB2)//[19:19]
    #define IODRV6_DSODTN Fld(3,16,AC_MSKB2)//[18:16]
    #define IODRV6_DQDRVP Fld(4,12,AC_MSKB1)//[15:12]
    #define IODRV6_DQDRVN Fld(4,8,AC_MSKB1)//[11:8]
    #define IODRV6_DQRTTBPJ Fld(1,7,AC_MSKB0)//[7:7]
    #define IODRV6_DQODTP Fld(3,4,AC_MSKB0)//[6:4]
    #define IODRV6_DQRTTBNJ Fld(1,3,AC_MSKB0)//[3:3]
    #define IODRV6_DQODTN Fld(3,0,AC_MSKB0)//[2:0]
#define DRAMC_REG_DRVCTL1 (DRAMC_AO_BASE_ADDRESS + 0x0BC)
    #define DRVCTL1_CLKDRVP Fld(4,28,AC_MSKB3)//[31:28]
    #define DRVCTL1_CLKDRVN Fld(4,24,AC_MSKB3)//[27:24]
    #define DRVCTL1_CLKRTTBPJ Fld(1,23,AC_MSKB2)//[23:23]
    #define DRVCTL1_CKODTP Fld(3,20,AC_MSKB2)//[22:20]
    #define DRVCTL1_CLKRTTBNJ Fld(1,19,AC_MSKB2)//[19:19]
    #define DRVCTL1_CKODTN Fld(3,16,AC_MSKB2)//[18:16]
    #define DRVCTL1_CMDDRVP Fld(4,12,AC_MSKB1)//[15:12]
    #define DRVCTL1_CMDDRVN Fld(4,8,AC_MSKB1)//[11:8]
    #define DRVCTL1_REG_BC_DUMMY Fld(8,0,AC_FULLB0)//[7:0]
#define DRAMC_REG_DLLSEL (DRAMC_AO_BASE_ADDRESS + 0x0C0)
    #define DLLSEL_DLL67SEL Fld(2,30,AC_MSKB3)//[31:30]
    #define DLLSEL_DLL45SEL Fld(2,28,AC_MSKB3)//[29:28]
    #define DLLSEL_DLL23SEL Fld(2,26,AC_MSKB3)//[27:26]
    #define DLLSEL_DLL01SEL Fld(2,24,AC_MSKB3)//[25:24]
    #define DLLSEL_DLLCNTSEL Fld(2,22,AC_MSKB2)//[23:22]
    #define DLLSEL_AUTOKMODE Fld(2,20,AC_MSKB2)//[21:20]
    #define DLLSEL_CMPEN Fld(1,19,AC_MSKB2)//[19:19]
    #define DLLSEL_CMPDRVP Fld(4,12,AC_MSKB1)//[15:12]
    #define DLLSEL_CMPDRVN Fld(4,8,AC_MSKB1)//[11:8]
    #define DLLSEL_CMPODTP Fld(3,4,AC_MSKB0)//[6:4]
#define DRAMC_REG_DUMMY_RD (DRAMC_AO_BASE_ADDRESS + 0x0C4)
    #define DUMMY_RD_REFCLKRUN Fld(1,31,AC_MSKB3)//[31:31]
    #define DUMMY_RD_DCMENNOTRFC Fld(1,30,AC_MSKB3)//[30:30]
    #define DUMMY_RD_SREF_DMYRD_EN Fld(1,21,AC_MSKB2)//[21:21]
    #define DUMMY_RD_DUMMY_RD_EN Fld(1,20,AC_MSKB2)//[20:20]
    #define DUMMY_RD_RANK_NUM Fld(2,16,AC_MSKB2)//[17:16]
    #define DUMMY_RD_DUMMY_RD_CNT4 Fld(1,12,AC_MSKB1)//[12:12]
    #define DUMMY_RD_DUMMY_RD_CNT3 Fld(1,11,AC_MSKB1)//[11:11]
    #define DUMMY_RD_DUMMY_RD_CNT2 Fld(1,10,AC_MSKB1)//[10:10]
    #define DUMMY_RD_DUMMY_RD_CNT1 Fld(1,9,AC_MSKB1)//[9:9]
    #define DUMMY_RD_DUMMY_RD_CNT0 Fld(1,8,AC_MSKB1)//[8:8]
    #define DUMMY_RD_DUMMY_RD_LEN_SW Fld(1,4,AC_MSKB0)//[4:4]
    #define DUMMY_RD_DUMMY_RD_LEN Fld(4,0,AC_MSKB0)//[3:0]
#define DRAMC_REG_MCKDLY (DRAMC_AO_BASE_ADDRESS + 0x0D8)
    #define MCKDLY_PINMUX Fld(2,30,AC_MSKB3)//[31:30]
    #define MCKDLY_16BITFULL Fld(1,28,AC_MSKB3)//[28:28]
    #define MCKDLY_REFRATE_MANUAL_RATE_TRIG Fld(1,27,AC_MSKB3)//[27:27]
    #define MCKDLY_REFRATE_MANUAL Fld(3,24,AC_MSKB3)//[26:24]
    #define MCKDLY_ODTREN Fld(1,22,AC_MSKB2)//[22:22]
    #define MCKDLY_DISDQIEN Fld(4,16,AC_MSKB2)//[19:16]
    #define MCKDLY_FIXDQIEN Fld(4,12,AC_MSKB1)//[15:12]
    #define MCKDLY_DQIENQKEND Fld(2,10,AC_MSKB1)//[11:10]
    #define MCKDLY_DQSIENMODE_SELPH Fld(1,8,AC_MSKB1)//[8:8]
    #define MCKDLY_DQIENLATEBEGIN Fld(1,4,AC_MSKB0)//[4:4]
#define DRAMC_REG_DQSCTL1 (DRAMC_AO_BASE_ADDRESS + 0x0E0)
    #define DQSCTL1_DMAPBL2 Fld(1,31,AC_MSKB3)//[31:31]
    #define DQSCTL1_DQSIENMODE Fld(1,28,AC_MSKB3)//[28:28]
    #define DQSCTL1_DQSINCTL Fld(4,24,AC_MSKB3)//[27:24]
#define DRAMC_REG_PADCTL4 (DRAMC_AO_BASE_ADDRESS + 0x0E4)
    #define PADCTL4_REQQUE_THD_EN Fld(1,21,AC_MSKB2)//[21:21]
    #define PADCTL4_REQQUE_DEPTH_UPD Fld(1,20,AC_MSKB2)//[20:20]
    #define PADCTL4_REQQUE_DEPTH Fld(4,16,AC_MSKB2)//[19:16]
    #define PADCTL4_DMSW_RST Fld(1,11,AC_MSKB1)//[11:11]
    #define PADCTL4_PBREF_DISBYREFNUM Fld(1,9,AC_MSKB1)//[9:9]
    #define PADCTL4_DMPGVLD_IG Fld(1,8,AC_MSKB1)//[8:8]
    #define PADCTL4_DDR3EN Fld(1,7,AC_MSKB0)//[7:7]
    #define PADCTL4_ZQCSEN Fld(1,6,AC_MSKB0)//[6:6]
    #define PADCTL4_BC4OTF Fld(1,5,AC_MSKB0)//[5:5]
    #define PADCTL4_CKEFIXOFF Fld(1,3,AC_MSKB0)//[3:3]
    #define PADCTL4_CKEFIXON Fld(1,2,AC_MSKB0)//[2:2]
    #define PADCTL4_GDDR3RST Fld(1,1,AC_MSKB0)//[1:1]
    #define PADCTL4_CKEBYCTL Fld(1,0,AC_MSKB0)//[0:0]
#define DRAMC_REG_PHYCTL1 (DRAMC_AO_BASE_ADDRESS + 0x0F0)
    #define PHYCTL1_DQ4BMUX Fld(1,31,AC_MSKB3)//[31:31]
    #define PHYCTL1_AG0MWR Fld(1,28,AC_MSKB3)//[28:28]
    #define PHYCTL1_FIXDQSIEN Fld(1,24,AC_MSKB3)//[24:24]
#define DRAMC_REG_GDDR3CTL1 (DRAMC_AO_BASE_ADDRESS + 0x0F4)
    #define GDDR3CTL1_R_DMSHU_RDATRST_MASK Fld(1,31,AC_MSKB3)//[31:31]
    #define GDDR3CTL1_RFRINTEN Fld(1,27,AC_MSKB3)//[27:27]
    #define GDDR3CTL1_RFRINTCTL Fld(1,26,AC_MSKB3)//[26:26]
    #define GDDR3CTL1_RDATRST Fld(1,25,AC_MSKB3)//[25:25]
    #define GDDR3CTL1_8BKEN Fld(1,24,AC_MSKB3)//[24:24]
    #define GDDR3CTL1_CKE1FIXOFF Fld(1,21,AC_MSKB2)//[21:21]
    #define GDDR3CTL1_CKE1FIXON Fld(1,20,AC_MSKB2)//[20:20]
#define DRAMC_REG_PADCTL7 (DRAMC_AO_BASE_ADDRESS + 0x0F8)
    #define PADCTL7_REG_F8_DUMMY Fld(16,16,AC_FULLW32)//[31:16]
    #define PADCTL7_PHY_SYNC_MASK Fld(1,15,AC_MSKB1)//[15:15]
    #define PADCTL7_DAT_SYNC_MASK Fld(1,14,AC_MSKB1)//[14:14]
    #define PADCTL7_GT_SYNC_MASK Fld(1,13,AC_MSKB1)//[13:13]
    #define PADCTL7_GTDMW_SYNC_MASK Fld(1,12,AC_MSKB1)//[12:12]
    #define PADCTL7_DVFS_SYNC_MASK Fld(1,11,AC_MSKB1)//[11:11]
    #define PADCTL7_LBTEST_MODE Fld(1,10,AC_MSKB1)//[10:10]
    #define PADCTL7_DRAMOEN Fld(1,9,AC_MSKB1)//[9:9]
    #define PADCTL7_LBTEST Fld(1,8,AC_MSKB1)//[8:8]
    #define PADCTL7_REFOVERCNT_RST Fld(1,7,AC_MSKB0)//[7:7]
    #define PADCTL7_ZQCALL Fld(1,6,AC_MSKB0)//[6:6]
    #define PADCTL7_DM3RANK Fld(1,5,AC_MSKB0)//[5:5]
    #define PADCTL7_DYNMWREN Fld(1,4,AC_MSKB0)//[4:4]
    #define PADCTL7_LBTEST_IGB3 Fld(1,3,AC_MSKB0)//[3:3]
    #define PADCTL7_LBTEST_IGB2 Fld(1,2,AC_MSKB0)//[2:2]
    #define PADCTL7_LBTEST_IGB1 Fld(1,1,AC_MSKB0)//[1:1]
    #define PADCTL7_LBTEST_IGB0 Fld(1,0,AC_MSKB0)//[0:0]
    
    //Page AO_2
#define DRAMC_REG_MISCTL0 (DRAMC_AO_BASE_ADDRESS + 0x0FC)
    #define MISCTL0_REFP_ARB_EN2 Fld(1,31,AC_MSKB3)//[31:31]
    #define MISCTL0_TXP Fld(3,28,AC_MSKB3)//[30:28]
    #define MISCTL0_EMIPREEN Fld(1,27,AC_MSKB3)//[27:27]
    #define MISCTL0_REFP_ARB_EN Fld(1,26,AC_MSKB3)//[26:26]
    #define MISCTL0_REFA_ARB_EN Fld(1,25,AC_MSKB3)//[25:25]
    #define MISCTL0_PBC_ARB_EN Fld(1,24,AC_MSKB3)//[24:24]
    #define MISCTL0_PBC_ARB_E1T Fld(1,23,AC_MSKB2)//[23:23]
    #define MISCTL0_REORDER_MASK_E1T Fld(1,22,AC_MSKB2)//[22:22]
    #define MISCTL0_REFA_ARB_EN_OPTION Fld(1,21,AC_MSKB2)//[21:21]
    #define MISCTL0_ASYNCEN Fld(1,20,AC_MSKB2)//[20:20]
    #define MISCTL0_REFA_ARB_EN2 Fld(1,19,AC_MSKB2)//[19:19]
    #define MISCTL0_CKEPRD Fld(3,16,AC_MSKB2)//[18:16]
#define DRAMC_REG_OCDK (DRAMC_AO_BASE_ADDRESS + 0x100)
    #define OCDK_WDATKEY7 Fld(1,31,AC_MSKB3)//[31:31]
    #define OCDK_WDATKEY6 Fld(1,30,AC_MSKB3)//[30:30]
    #define OCDK_WDATITLV Fld(1,28,AC_MSKB3)//[28:28]
    #define OCDK_WDATKEY5 Fld(1,27,AC_MSKB3)//[27:27]
    #define OCDK_WDATKEY4 Fld(1,26,AC_MSKB3)//[26:26]
    #define OCDK_DRVREF Fld(1,24,AC_MSKB3)//[24:24]
    #define OCDK_WDATKEY3 Fld(1,23,AC_MSKB2)//[23:23]
    #define OCDK_WDATKEY2 Fld(1,22,AC_MSKB2)//[22:22]
    #define OCDK_WDATKEY1 Fld(1,19,AC_MSKB2)//[19:19]
    #define OCDK_WDATKEY0 Fld(1,18,AC_MSKB2)//[18:18]
    #define OCDK_DRDELSWEN Fld(1,15,AC_MSKB1)//[15:15]
    #define OCDK_CLKWITRFC Fld(1,13,AC_MSKB1)//[13:13]
#define DRAMC_REG_RKCFG (DRAMC_AO_BASE_ADDRESS + 0x110)
    #define RKCFG_RK1DPDX Fld(1,31,AC_MSKB3)//[31:31]
    #define RKCFG_RK0DPDX Fld(1,30,AC_MSKB3)//[30:30]
    #define RKCFG_RK1DPD Fld(1,29,AC_MSKB3)//[29:29]
    #define RKCFG_RK0DPD Fld(1,28,AC_MSKB3)//[28:28]
    #define RKCFG_DMCKEWAKE Fld(1,27,AC_MSKB3)//[27:27]
    #define RKCFG_RKSIZE Fld(3,24,AC_MSKB3)//[26:24]
    #define RKCFG_XRTW2R_BIT2 Fld(1,23,AC_MSKB2)//[23:23]
    #define RKCFG_RK0SRF Fld(1,22,AC_MSKB2)//[22:22]
    #define RKCFG_RK1SRF Fld(1,21,AC_MSKB2)//[21:21]
    #define RKCFG_XRTW2W Fld(3,18,AC_MSKB2)//[20:18]
    #define RKCFG_XRTW2R Fld(2,16,AC_MSKB2)//[17:16]
    #define RKCFG_XRTR2W Fld(4,12,AC_MSKB1)//[15:12]
    #define RKCFG_XRTR2R Fld(4,8,AC_MSKB1)//[11:8]
    #define RKCFG_PBREFEN Fld(1,7,AC_MSKB0)//[7:7]
    #define RKCFG_PBREF_DISBYRATE Fld(1,6,AC_MSKB0)//[6:6]
    #define RKCFG_DQSOSC2RK Fld(1,5,AC_MSKB0)//[5:5]
    #define RKCFG_MRS2RK Fld(1,4,AC_MSKB0)//[4:4]
    #define RKCFG_RKSWAP Fld(1,3,AC_MSKB0)//[3:3]
    #define RKCFG_RKMODE Fld(3,0,AC_MSKB0)//[2:0]
#define DRAMC_REG_DQSCTL2 (DRAMC_AO_BASE_ADDRESS + 0x118)
    #define DQSCTL2_R_DM0X46_BIT2829_NOUSE Fld(2,28,AC_MSKB3)//[29:28]
    #define DQSCTL2_R2DQSINCTL Fld(4,4,AC_MSKB0)//[7:4]
    #define DQSCTL2_R1DQSINCTL Fld(4,0,AC_MSKB0)//[3:0]
#define DRAMC_REG_REFRATRE_FILTER (DRAMC_AO_BASE_ADDRESS + 0x120)
    #define REFRATRE_FILTER_REFRATE_FILEN Fld(1,31,AC_MSKB3)//[31:31]
    #define REFRATRE_FILTER_REFRATE_FIL7 Fld(3,28,AC_MSKB3)//[30:28]
    #define REFRATRE_FILTER_RANKRDY_OPT Fld(1,27,AC_MSKB3)//[27:27]
    #define REFRATRE_FILTER_REFRATE_FIL6 Fld(3,24,AC_MSKB3)//[26:24]
    #define REFRATRE_FILTER_SREF3_OPTION_B Fld(1,23,AC_MSKB2)//[23:23]
    #define REFRATRE_FILTER_REFRATE_FIL5 Fld(3,20,AC_MSKB2)//[22:20]
    #define REFRATRE_FILTER_SREF3_OPTION1_B Fld(1,19,AC_MSKB2)//[19:19]
    #define REFRATRE_FILTER_REFRATE_FIL4 Fld(3,16,AC_MSKB2)//[18:16]
    #define REFRATRE_FILTER_REFRATE_FIL3 Fld(3,12,AC_MSKB1)//[14:12]
    #define REFRATRE_FILTER_REFRATE_FIL2 Fld(3,8,AC_MSKB1)//[10:8]
    #define REFRATRE_FILTER_REFRATE_FIL1 Fld(3,4,AC_MSKB0)//[6:4]
    #define REFRATRE_FILTER_REFRATE_FIL0 Fld(3,0,AC_MSKB0)//[2:0]
#define DRAMC_REG_CLKCTRL (DRAMC_AO_BASE_ADDRESS + 0x130)
    #define CLKCTRL_SREF2_OPTION Fld(1,31,AC_MSKB3)//[31:31]
    #define CLKCTRL_DQSIENCG_NORMAL_EN Fld(1,30,AC_MSKB3)//[30:30]
    #define CLKCTRL_CLK_EN_1 Fld(1,29,AC_MSKB3)//[29:29]
    #define CLKCTRL_CLK_EN_0 Fld(1,28,AC_MSKB3)//[28:28]
#define DRAMC_REG_CATRAIN (DRAMC_AO_BASE_ADDRESS + 0x134)
    #define CATRAIN_UPDBYWR Fld(1,11,AC_MSKB1)//[11:11]
    #define CATRAIN_DISBYREFNUM Fld(3,8,AC_MSKB1)//[10:8]
    #define CATRAIN_TESTAGENTRK Fld(2,4,AC_MSKB0)//[5:4]
    #define CATRAIN_CATRAIN_INTV Fld(4,0,AC_MSKB0)//[3:0]
#define DRAMC_REG_DUMMY (DRAMC_AO_BASE_ADDRESS + 0x138)
    #define DUMMY_READ_START_EXTEND1 Fld(1,31,AC_MSKB3)//[31:31]
    #define DUMMY_DLE_LAST_EXTEND1 Fld(1,30,AC_MSKB3)//[30:30]
    #define DUMMY_READ_START_EXTEND2 Fld(1,29,AC_MSKB3)//[29:29]
    #define DUMMY_DLE_LAST_EXTEND2 Fld(1,28,AC_MSKB3)//[28:28]
    #define DUMMY_READ_START_EXTEND3 Fld(1,27,AC_MSKB3)//[27:27]
    #define DUMMY_DLE_LAST_EXTEND3 Fld(1,26,AC_MSKB3)//[26:26]
    #define DUMMY_TRFCPBIG Fld(1,25,AC_MSKB3)//[25:25]
    #define DUMMY_TREFBWIG Fld(1,24,AC_MSKB3)//[24:24]
    #define DUMMY_DQSIENCG_CHG_EN Fld(1,23,AC_MSKB2)//[23:23]
    #define DUMMY_PICGLAT Fld(3,20,AC_MSKB2)//[22:20]
    #define DUMMY_RDPERIODON Fld(1,19,AC_MSKB2)//[19:19]
    #define DUMMY_TESTAGENTRKSEL Fld(3,16,AC_MSKB2)//[18:16]
    #define DUMMY_DISRDPHASE1 Fld(1,15,AC_MSKB1)//[15:15]
    #define DUMMY_COMB_DCM Fld(1,14,AC_MSKB1)//[14:14]
    #define DUMMY_PRE8REF Fld(1,13,AC_MSKB1)//[13:13]
    #define DUMMY_LASTCMDOPT Fld(1,12,AC_MSKB1)//[12:12]
    #define DUMMY_DMSTBLAT Fld(2,10,AC_MSKB1)//[11:10]
    #define DUMMY_REQQUECLKRUN Fld(1,9,AC_MSKB1)//[9:9]
    #define DUMMY_DMRCDRSV Fld(1,8,AC_MSKB1)//[8:8]
    #define DUMMY_SEQCLKRUN Fld(1,7,AC_MSKB0)//[7:7]
    #define DUMMY_TMRRICHKDIS Fld(1,6,AC_MSKB0)//[6:6]
    #define DUMMY_ALEBLOCK Fld(1,5,AC_MSKB0)//[5:5]
    #define DUMMY_CKEEXTEND Fld(1,4,AC_MSKB0)//[4:4]
    #define DUMMY_RANKINCTL_ROOT1 Fld(4,0,AC_MSKB0)//[3:0]
#define DRAMC_REG_WRITE_LEVELING (DRAMC_AO_BASE_ADDRESS + 0x13C)
    #define WRITE_LEVELING_SCINTV Fld(5,27,AC_MSKB3)//[31:27]
    #define WRITE_LEVELING_DMVREFCA Fld(7,20,AC_MSKW32)//[26:20]
    #define WRITE_LEVELING_DQSBY_G Fld(4,16,AC_MSKB2)//[19:16]
    #define WRITE_LEVELING_DQS_SEL Fld(4,12,AC_MSKB1)//[15:12]
    #define WRITE_LEVELING_DQS_OE_WLEV_OP Fld(1,11,AC_MSKB1)//[11:11]
    #define WRITE_LEVELING_DQS_WLEV Fld(1,8,AC_MSKB1)//[8:8]
    #define WRITE_LEVELING_CBTMASKDQSOE Fld(1,6,AC_MSKB0)//[6:6]
    #define WRITE_LEVELING_TESTCATRAIN Fld(1,5,AC_MSKB0)//[5:5]
    #define WRITE_LEVELING_DQSBX_G Fld(4,1,AC_MSKB0)//[4:1]
    #define WRITE_LEVELING_WRITE_LEVEL_EN Fld(1,0,AC_MSKB0)//[0:0]
#define DRAMC_REG_MPC_OPTION (DRAMC_AO_BASE_ADDRESS + 0x140)
    #define MPC_OPTION_MPCMAN_CAS2EN Fld(1,16,AC_MSKB2)//[16:16]
    #define MPC_OPTION_MPCMANEN Fld(1,15,AC_MSKB1)//[15:15]
    #define MPC_OPTION_MPCOP Fld(7,8,AC_MSKB1)//[14:8]
    #define MPC_OPTION_DQIEN_BUFFEN_OPT Fld(2,0,AC_MSKB0)//[1:0]
#define DRAMC_REG_MRR_BIT_MUX1 (DRAMC_AO_BASE_ADDRESS + 0x144)
    #define MRR_BIT_MUX1_MRR_BIT11_SEL Fld(8,24,AC_FULLB3)//[31:24]
    #define MRR_BIT_MUX1_MRR_BIT10_SEL Fld(8,16,AC_FULLB2)//[23:16]
    #define MRR_BIT_MUX1_MRR_BIT9_SEL Fld(8,8,AC_FULLB1)//[15:8]
    #define MRR_BIT_MUX1_MRR_BIT8_SEL Fld(8,0,AC_FULLB0)//[7:0]
#define DRAMC_REG_MRR_BIT_MUX2 (DRAMC_AO_BASE_ADDRESS + 0x148)
    #define MRR_BIT_MUX2_MRR_BIT15_SEL Fld(8,24,AC_FULLB3)//[31:24]
    #define MRR_BIT_MUX2_MRR_BIT14_SEL Fld(8,16,AC_FULLB2)//[23:16]
    #define MRR_BIT_MUX2_MRR_BIT13_SEL Fld(8,8,AC_FULLB1)//[15:8]
    #define MRR_BIT_MUX2_MRR_BIT12_SEL Fld(8,0,AC_FULLB0)//[7:0]
#define DRAMC_REG_MR_GOLDEN (DRAMC_AO_BASE_ADDRESS + 0x14C)
    #define MR_GOLDEN_MR32_GOLDEN Fld(8,24,AC_FULLB3)//[31:24]
    #define MR_GOLDEN_MR40_GOLDEN Fld(8,16,AC_FULLB2)//[23:16]
    #define MR_GOLDEN_MR15_GOLDEN Fld(8,8,AC_FULLB1)//[15:8]
    #define MR_GOLDEN_MR20_GOLDEN Fld(8,0,AC_FULLB0)//[7:0]
#define DRAMC_REG_SLP4_TESTMODE (DRAMC_AO_BASE_ADDRESS + 0x150)
    #define SLP4_TESTMODE_STESTEN Fld(1,24,AC_MSKB3)//[24:24]
    #define SLP4_TESTMODE_CA5_TEST Fld(4,20,AC_MSKB2)//[23:20]
    #define SLP4_TESTMODE_CA4_TEST Fld(4,16,AC_MSKB2)//[19:16]
    #define SLP4_TESTMODE_CA3_TEST Fld(4,12,AC_MSKB1)//[15:12]
    #define SLP4_TESTMODE_CA2_TEST Fld(4,8,AC_MSKB1)//[11:8]
    #define SLP4_TESTMODE_CA1_TEST Fld(4,4,AC_MSKB0)//[7:4]
    #define SLP4_TESTMODE_CA0_TEST Fld(4,0,AC_MSKB0)//[3:0]
#define DRAMC_REG_ARBCTL0 (DRAMC_AO_BASE_ADDRESS + 0x168)
    #define ARBCTL0_MPENDREF_CNT Fld(3,12,AC_MSKB1)//[14:12]
    #define ARBCTL0_WDATACNTDIS Fld(1,9,AC_MSKB1)//[9:9]
    #define ARBCTL0_RDATACNTDIS Fld(1,8,AC_MSKB1)//[8:8]
    #define ARBCTL0_MAXPENDCNT Fld(8,0,AC_FULLB0)//[7:0]
#define DRAMC_REG_SHUFFLE (DRAMC_AO_BASE_ADDRESS + 0x16C)
    #define SHUFFLE_MPDIV_SHU_GP Fld(3,3,AC_MSKB0)//[5:3]
    #define SHUFFLE_SHUFFLE_START_LOW_THREE Fld(1,2,AC_MSKB0)//[2:2]
    #define SHUFFLE_SHUFFLE_START_LOW Fld(1,1,AC_MSKB0)//[1:1]
    #define SHUFFLE_SHUFFLE_END Fld(1,0,AC_MSKB0)//[0:0]
#define DRAMC_REG_DQSCAL0 (DRAMC_AO_BASE_ADDRESS + 0x1C0)
    #define DQSCAL0_STBCALEN Fld(1,31,AC_MSKB3)//[31:31]
    #define DQSCAL0_STBCAL2R Fld(1,30,AC_MSKB3)//[30:30]
    #define DQSCAL0_STB_SELPHYCALEN Fld(1,29,AC_MSKB3)//[29:29]
    #define DQSCAL0_REFUICHG Fld(1,28,AC_MSKB3)//[28:28]
    #define DQSCAL0_PICGEN Fld(1,27,AC_MSKB3)//[27:27]
    #define DQSCAL0_RKCHGMASKDIS Fld(1,26,AC_MSKB3)//[26:26]
    #define DQSCAL0_STBCNTRST Fld(1,23,AC_MSKB2)//[23:23]
    #define DQSCAL0_SREF_DQSGUPD Fld(1,22,AC_MSKB2)//[22:22]
    #define DQSCAL0_PHYVALID_IG Fld(1,21,AC_MSKB2)//[21:21]
    #define DQSCAL0_STBSTATE_OPT Fld(1,20,AC_MSKB2)//[20:20]
    #define DQSCAL0_DQSG_MODE Fld(1,19,AC_MSKB2)//[19:19]
    #define DQSCAL0_R_0X70_BIT17 Fld(1,17,AC_MSKB2)//[17:17]
    #define DQSCAL0_R_0X70_BIT16 Fld(1,16,AC_MSKB2)//[16:16]
    #define DQSCAL0_R0DQSIENHLMTEN Fld(1,15,AC_MSKB1)//[15:15]
    #define DQSCAL0_R0DQSIENHLMT Fld(7,8,AC_MSKB1)//[14:8]
    #define DQSCAL0_R0DQSIENLLMTEN Fld(1,7,AC_MSKB0)//[7:7]
    #define DQSCAL0_R0DQSIENLLMT Fld(7,0,AC_MSKB0)//[6:0]
#define DRAMC_REG_DQSCAL1 (DRAMC_AO_BASE_ADDRESS + 0x1C4)
    #define DQSCAL1_RANKINCTL_PHY Fld(4,28,AC_MSKB3)//[31:28]
    #define DQSCAL1_TXRANKINCTL_ROOT Fld(4,24,AC_MSKB3)//[27:24]
    #define DQSCAL1_TXRANKINCTL Fld(4,20,AC_MSKB2)//[23:20]
    #define DQSCAL1_RANKINCTL Fld(4,16,AC_MSKB2)//[19:16]
    #define DQSCAL1_R1DQSIENHLMTEN Fld(1,15,AC_MSKB1)//[15:15]
    #define DQSCAL1_R1DQSIENHLMT Fld(7,8,AC_MSKB1)//[14:8]
    #define DQSCAL1_R1DQSIENLLMTEN Fld(1,7,AC_MSKB0)//[7:7]
    #define DQSCAL1_R1DQSIENLLMT Fld(7,0,AC_MSKB0)//[6:0]
    /*
        RANKINCTL_ROOT
        RANKINCTL +1
        RANKINCTO_PHY +1
    */
#define DRAMC_REG_IMPCAL (DRAMC_AO_BASE_ADDRESS + 0x1C8)
    #define IMPCAL_IMPCAL_CALICNT Fld(4,28,AC_MSKB3)//[31:28]
    #define IMPCAL_IMPCALCNT Fld(8,20,AC_MSKW32)//[27:20]
    #define IMPCAL_IMPCAL_CJKCYCLE_2 Fld(1,19,AC_MSKB2)//[19:19]
    #define IMPCAL_IMPCAL_CALEN_CYCLE Fld(3,16,AC_MSKB2)//[18:16]
    #define IMPCAL_IMPDRVN Fld(4,12,AC_MSKB1)//[15:12]
    #define IMPCAL_IMPDRVP Fld(4,8,AC_MSKB1)//[11:8]
    #define IMPCAL_IMPPDP Fld(1,7,AC_MSKB0)//[7:7]
    #define IMPCAL_IMPPDN Fld(1,6,AC_MSKB0)//[6:6]
    #define IMPCAL_IMP_CALI_ENP Fld(1,5,AC_MSKB0)//[5:5]
    #define IMPCAL_IMP_CALI_ENN Fld(1,4,AC_MSKB0)//[4:4]
    #define IMPCAL_IMPCAL_CJKCYCLE Fld(2,2,AC_MSKB0)//[3:2]
    #define IMPCAL_IMPCAL_HW Fld(1,1,AC_MSKB0)//[1:1]
    #define IMPCAL_IMPCALI_EN Fld(1,0,AC_MSKB0)//[0:0]
#define DRAMC_REG_DRAMC_PD_CTRL (DRAMC_AO_BASE_ADDRESS + 0x1DC)
    #define DRAMC_PD_CTRL_COMBCLKCTRL Fld(1,31,AC_MSKB3)//[31:31]
    #define DRAMC_PD_CTRL_PHYCLKDYNGEN Fld(1,30,AC_MSKB3)//[30:30]
    #define DRAMC_PD_CTRL_REG_1DC_DUMMY1 Fld(1,28,AC_MSKB3)//[28:28]
    #define DRAMC_PD_CTRL_DISSTOP26M Fld(1,27,AC_MSKB3)//[27:27]
    #define DRAMC_PD_CTRL_MIOCKCTRLOFF Fld(1,26,AC_MSKB3)//[26:26]
    #define DRAMC_PD_CTRL_DCMEN Fld(1,25,AC_MSKB3)//[25:25]
    #define DRAMC_PD_CTRL_REFFRERUN Fld(1,24,AC_MSKB3)//[24:24]
    #define DRAMC_PD_CTRL_REFCNT_FR_CLK Fld(8,16,AC_FULLB2)//[23:16]
    #define DRAMC_PD_CTRL_TXREFCNT Fld(8,8,AC_FULLB1)//[15:8]
    #define DRAMC_PD_CTRL_RA15TOCS1 Fld(1,7,AC_MSKB0)//[7:7]
    #define DRAMC_PD_CTRL_DCMDLYREF Fld(3,4,AC_MSKB0)//[6:4]
    #define DRAMC_PD_CTRL_COMBPHY_CLKENSAME Fld(1,3,AC_MSKB0)//[3:3]
    #define DRAMC_PD_CTRL_PHYCLK_REFWKEN Fld(1,2,AC_MSKB0)//[2:2]
    #define DRAMC_PD_CTRL_DCMEN2 Fld(1,1,AC_MSKB0)//[1:1]
    #define DRAMC_PD_CTRL_ZQCSCNT8 Fld(1,0,AC_MSKB0)//[0:0]
#define DRAMC_REG_LPDDR2_3 (DRAMC_AO_BASE_ADDRESS + 0x1E0)
    #define LPDDR2_3_ADRDECEN Fld(1,31,AC_MSKB3)//[31:31]
    #define LPDDR2_3_ADRDECEN_TARKMODE Fld(1,30,AC_MSKB3)//[30:30]
    #define LPDDR2_3_LPDDR2EN Fld(1,28,AC_MSKB3)//[28:28]
    #define LPDDR2_3_WDATRGO Fld(1,27,AC_MSKB3)//[27:27]
    #define LPDDR2_3_DMA_LP4MATAB_OPT Fld(1,23,AC_MSKB2)//[23:23]
#define DRAMC_REG_SPCMD (DRAMC_AO_BASE_ADDRESS + 0x1E4)
    #define SPCMD_ZQCSDISB Fld(1,27,AC_MSKB3)//[27:27]
    #define SPCMD_CLR_EN Fld(1,26,AC_MSKB3)//[26:26]
    #define SPCMD_ZQCALDISB Fld(1,25,AC_MSKB3)//[25:25]
    #define SPCMD_ZQCSCNT Fld(8,16,AC_FULLB2)//[23:16]
    #define SPCMD_PREALL_OPTION Fld(1,13,AC_MSKB1)//[13:13]
    #define SPCMD_ACTEN Fld(1,12,AC_MSKB1)//[12:12]
    #define SPCMD_DQSOSCDISEN Fld(1,11,AC_MSKB1)//[11:11]
    #define SPCMD_DQSOSCENEN Fld(1,10,AC_MSKB1)//[10:10]
    #define SPCMD_DQSGCNTRST Fld(1,9,AC_MSKB1)//[9:9]
    #define SPCMD_DQSGCNTEN Fld(1,8,AC_MSKB1)//[8:8]
    #define SPCMD_RDDQCEN Fld(1,7,AC_MSKB0)//[7:7]
    #define SPCMD_ZQLATEN Fld(1,6,AC_MSKB0)//[6:6]
    #define SPCMD_TCMDEN Fld(1,5,AC_MSKB0)//[5:5]
    #define SPCMD_ZQCEN Fld(1,4,AC_MSKB0)//[4:4]
    #define SPCMD_AREFEN Fld(1,3,AC_MSKB0)//[3:3]
    #define SPCMD_PREAEN Fld(1,2,AC_MSKB0)//[2:2]
    #define SPCMD_MRREN Fld(1,1,AC_MSKB0)//[1:1]
    #define SPCMD_MRWEN Fld(1,0,AC_MSKB0)//[0:0]
#define DRAMC_REG_ACTIM1 (DRAMC_AO_BASE_ADDRESS + 0x1E8)
    #define ACTIM1_FASTWAKE Fld(1,31,AC_MSKB3)//[31:31]
    #define ACTIM1_DAREFEN Fld(1,30,AC_MSKB3)//[30:30]
    #define ACTIM1_LPDDR4EN Fld(1,29,AC_MSKB3)//[29:29]
    #define ACTIM1_LPDDR3EN Fld(1,28,AC_MSKB3)//[28:28]
    #define ACTIM1_WPRE2T Fld(1,27,AC_MSKB3)//[27:27]
    #define ACTIM1_REFRDIS Fld(1,26,AC_MSKB3)//[26:26]
    #define ACTIM1_TRPAB Fld(2,24,AC_MSKB3)//[25:24]
    #define ACTIM1_REFRCNT Fld(8,16,AC_FULLB2)//[23:16]
    #define ACTIM1_TRFCPB Fld(8,8,AC_FULLB1)//[15:8]
    #define ACTIM1_TRFC_BIT7_4 Fld(4,4,AC_MSKB0)//[7:4]
    #define ACTIM1_TRRD_BIT2 Fld(1,3,AC_MSKB0)//[3:3]
    #define ACTIM1_REFRCNT_BIT8 Fld(1,2,AC_MSKB0)//[2:2]
    #define ACTIM1_TFAW_BIT4 Fld(1,1,AC_MSKB0)//[1:1]
    #define ACTIM1_TRC_BIT4 Fld(1,0,AC_MSKB0)//[0:0]
#define DRAMC_REG_PERFCTL0 (DRAMC_AO_BASE_ADDRESS + 0x1EC)
    #define PERFCTL0_WRFIFOEN Fld(1,31,AC_MSKB3)//[31:31]
    #define PERFCTL0_RDFIFOEN Fld(1,30,AC_MSKB3)//[30:30]
    #define PERFCTL0_RDDQC_INTV Fld(2,28,AC_MSKB3)//[29:28]
    #define PERFCTL0_R_DMWRFIO_MODE2 Fld(1,27,AC_MSKB3)//[27:27]
    #define PERFCTL0_RDDQCDIS Fld(1,26,AC_MSKB3)//[26:26]
    #define PERFCTL0_ZQCSDUAL Fld(1,25,AC_MSKB3)//[25:25]
    #define PERFCTL0_ZQCSMASK Fld(1,24,AC_MSKB3)//[24:24]
    #define PERFCTL0_TESTWRHIGH Fld(1,23,AC_MSKB2)//[23:23]
    #define PERFCTL0_MAFIXHIGH Fld(1,22,AC_MSKB2)//[22:22]
    #define PERFCTL0_TWPSTEXT Fld(1,21,AC_MSKB2)//[21:21]
    #define PERFCTL0_CKE2RANK Fld(1,20,AC_MSKB2)//[20:20]
    #define PERFCTL0_REORDEREN Fld(1,19,AC_MSKB2)//[19:19]
    #define PERFCTL0_REORDER_MODE Fld(1,18,AC_MSKB2)//[18:18]
    #define PERFCTL0_MWHPRIEN Fld(1,17,AC_MSKB2)//[17:17]
    #define PERFCTL0_DISDMOEDIS Fld(1,16,AC_MSKB2)//[16:16]
    #define PERFCTL0_RWSPLIT Fld(1,15,AC_MSKB1)//[15:15]
    #define PERFCTL0_WFLUSHEN Fld(1,14,AC_MSKB1)//[14:14]
    #define PERFCTL0_RWHPRICTL Fld(1,13,AC_MSKB1)//[13:13]
    #define PERFCTL0_CS2RANK Fld(1,12,AC_MSKB1)//[12:12]
    #define PERFCTL0_EMILLATEN Fld(1,11,AC_MSKB1)//[11:11]
    #define PERFCTL0_RWAGEEN Fld(1,10,AC_MSKB1)//[10:10]
    #define PERFCTL0_RWLLATEN Fld(1,9,AC_MSKB1)//[9:9]
    #define PERFCTL0_RWHPRIEN Fld(1,8,AC_MSKB1)//[8:8]
    #define PERFCTL0_RWOFOWNUM Fld(3,5,AC_MSKB0)//[7:5]
    #define PERFCTL0_RWOFOEN Fld(1,4,AC_MSKB0)//[4:4]
    #define PERFCTL0_AIDCHKEN Fld(1,3,AC_MSKB0)//[3:3]
    #define PERFCTL0_DBIWR Fld(1,2,AC_MSKB0)//[2:2]
    #define PERFCTL0_WPST2T Fld(1,1,AC_MSKB0)//[1:1]
    #define PERFCTL0_DUALSCHEN Fld(1,0,AC_MSKB0)//[0:0]
#define DRAMC_REG_AC_DERATING (DRAMC_AO_BASE_ADDRESS + 0x1F0)
    #define AC_DERATING_TRRD_DERATE Fld(3,28,AC_MSKB3)//[30:28]
    #define AC_DERATING_TRPAB_DERATE Fld(2,24,AC_MSKB3)//[25:24]
    #define AC_DERATING_TRP_DERATE Fld(4,20,AC_MSKB2)//[23:20]
    #define AC_DERATING_TRAS_DERATE Fld(4,16,AC_MSKB2)//[19:16]
    #define AC_DERATING_TRC_DERATE Fld(5,8,AC_MSKB1)//[12:8]
    #define AC_DERATING_TRCD_DERATE Fld(4,4,AC_MSKB0)//[7:4]
    #define AC_DERATING_ACDERATEEN Fld(1,0,AC_MSKB0)//[0:0]
#define DRAMC_REG_RRRATE_CTL (DRAMC_AO_BASE_ADDRESS + 0x1F4)
    #define RRRATE_CTL_RR_BIT3_SEL Fld(5,24,AC_MSKB3)//[28:24]
    #define RRRATE_CTL_RR_BIT2_SEL Fld(5,16,AC_MSKB2)//[20:16]
    #define RRRATE_CTL_RR_BIT1_SEL Fld(5,8,AC_MSKB1)//[12:8]
    #define RRRATE_CTL_RR_BIT0_SEL Fld(5,0,AC_MSKB0)//[4:0]
#define DRAMC_REG_AC_TIME_05T (DRAMC_AO_BASE_ADDRESS + 0x1F8)
    #define AC_TIME_05T_XRTW2R_M05T Fld(1,27,AC_MSKB3)//[27:27]
    #define AC_TIME_05T_TWTR_M05T Fld(1,26,AC_MSKB3)//[26:26]
    #define AC_TIME_05T_XRTR2W_05T Fld(1,25,AC_MSKB3)//[25:25]
    #define AC_TIME_05T_TR2W_05T Fld(1,24,AC_MSKB3)//[24:24]
    #define AC_TIME_05T_TRRD_05T_DERATE Fld(1,21,AC_MSKB2)//[21:21]
    #define AC_TIME_05T_TRAS_05T_DERATE Fld(1,20,AC_MSKB2)//[20:20]
    #define AC_TIME_05T_TRPAB_05T_DERATE Fld(1,19,AC_MSKB2)//[19:19]
    #define AC_TIME_05T_TRP_05T_DERATE Fld(1,18,AC_MSKB2)//[18:18]
    #define AC_TIME_05T_TRCD_05T_DERATE Fld(1,17,AC_MSKB2)//[17:17]
    #define AC_TIME_05T_TRC_05T_DERATE Fld(1,16,AC_MSKB2)//[16:16]
    #define AC_TIME_05T_TFAW_05T Fld(1,13,AC_MSKB1)//[13:13]
    #define AC_TIME_05T_TRRD_05T Fld(1,12,AC_MSKB1)//[12:12]
    #define AC_TIME_05T_TWR_M05T Fld(1,10,AC_MSKB1)//[10:10]
    #define AC_TIME_05T_TRAS_05T Fld(1,9,AC_MSKB1)//[9:9]
    #define AC_TIME_05T_TRPAB_05T Fld(1,8,AC_MSKB1)//[8:8]
    #define AC_TIME_05T_TRP_05T Fld(1,7,AC_MSKB0)//[7:7]
    #define AC_TIME_05T_TRCD_05T Fld(1,6,AC_MSKB0)//[6:6]
    #define AC_TIME_05T_TRTP_05T Fld(1,5,AC_MSKB0)//[5:5]
    #define AC_TIME_05T_TXP_05T Fld(1,4,AC_MSKB0)//[4:4]
    #define AC_TIME_05T_TRFC_05T Fld(1,2,AC_MSKB0)//[2:2]
    #define AC_TIME_05T_TRFCPB_05T Fld(1,1,AC_MSKB0)//[1:1]
    #define AC_TIME_05T_TRC_05T Fld(1,0,AC_MSKB0)//[0:0]
    
    //Page AO_3
#define DRAMC_REG_MRR_CTL (DRAMC_AO_BASE_ADDRESS + 0x1FC)
    #define MRR_CTL_RR_BIT7_SEL Fld(5,24,AC_MSKB3)//[28:24]
    #define MRR_CTL_RR_BIT6_SEL Fld(5,16,AC_MSKB2)//[20:16]
    #define MRR_CTL_RR_BIT5_SEL Fld(5,8,AC_MSKB1)//[12:8]
    #define MRR_CTL_RR_BIT4_SEL Fld(5,0,AC_MSKB0)//[4:0]
#define DRAMC_REG_RANK2_PI (DRAMC_AO_BASE_ADDRESS + 0x208)
    #define RANK2_PI_R_DMFSPCHG_PRDCNT Fld(8,24,AC_FULLB3)//[31:24]
    #define RANK2_PI_RK2_ARPI_DQ_B1 Fld(6,8,AC_MSKB1)//[13:8]
    #define RANK2_PI_RK2_ARPI_DQ_B0 Fld(6,0,AC_MSKB0)//[5:0]
#define DRAMC_REG_RANK0_PI (DRAMC_AO_BASE_ADDRESS + 0x20C)
    #define RANK0_PI_RK1_ARPI_DQ_B1 Fld(6,24,AC_MSKB3)//[29:24]
    #define RANK0_PI_RK1_ARPI_DQ_B0 Fld(6,16,AC_MSKB2)//[21:16]
    #define RANK0_PI_RK0_ARPI_DQ_B1 Fld(6,8,AC_MSKB1)//[13:8]
    #define RANK0_PI_RK0_ARPI_DQ_B0 Fld(6,0,AC_MSKB0)//[5:0]
#define DRAMC_REG_DQSOSC_PRD (DRAMC_AO_BASE_ADDRESS + 0x230)
    #define DQSOSC_PRD_DQSOSCTHRD_DEC Fld(8,24,AC_FULLB3)//[31:24]
    #define DQSOSC_PRD_DQSOSCTHRD_INC Fld(8,16,AC_FULLB2)//[23:16]
    #define DQSOSC_PRD_DQSOSC_PRDCNT Fld(10,0,AC_MSKW10)//[9:0]
#define DRAMC_REG_DQSOSCR (DRAMC_AO_BASE_ADDRESS + 0x234)
    #define DQSOSCR_DWCLKRUN Fld(1,28,AC_MSKB3)//[28:28]
    #define DQSOSCR_DQSOSC_CLAEN Fld(1,27,AC_MSKB3)//[27:27]
    #define DQSOSCR_DQSOSCLOPAD Fld(1,26,AC_MSKB3)//[26:26]
    #define DQSOSCR_REFR_BLOCKEN Fld(1,25,AC_MSKB3)//[25:25]
    #define DQSOSCR_DQSOSCENDIS Fld(1,24,AC_MSKB3)//[24:24]
    #define DQSOSCR_DQSOSCENCNT Fld(8,16,AC_FULLB2)//[23:16]
    #define DQSOSCR_DQSOSC_RK0INTCLR Fld(1,15,AC_MSKB1)//[15:15]
    #define DQSOSCR_DQSOSC_RK2INTCLR Fld(1,14,AC_MSKB1)//[14:14]
    #define DQSOSCR_DQSOSC_RK1INTCLR Fld(1,13,AC_MSKB1)//[13:13]
    #define DQSOSCR_DQSOSC_INTEN Fld(1,12,AC_MSKB1)//[12:12]
    #define DQSOSCR_DQSOSCR_RK0EN Fld(1,11,AC_MSKB1)//[11:11]
    #define DQSOSCR_DQSOSCR_RK2EN Fld(1,10,AC_MSKB1)//[10:10]
    #define DQSOSCR_DQSOSCR_RK1EN Fld(1,9,AC_MSKB1)//[9:9]
    #define DQSOSCR_DQSOSCRDIS Fld(1,8,AC_MSKB1)//[8:8]
    #define DQSOSCR_DQSOSCRCNT Fld(8,0,AC_FULLB0)//[7:0]
#define DRAMC_REG_DQSOSC1 (DRAMC_AO_BASE_ADDRESS + 0x238)
    #define DQSOSC1_DQSOSC_BASE_RK2 Fld(16,16,AC_FULLW32)//[31:16]
    #define DQSOSC1_DQSOSC_DELTA Fld(16,0,AC_FULLW10)//[15:0]
#define DRAMC_REG_DQSOSC2 (DRAMC_AO_BASE_ADDRESS + 0x23C)
    #define DQSOSC2_DQSOSC_BASE_RK1 Fld(16,16,AC_FULLW32)//[31:16]
    #define DQSOSC2_DQSOSC_BASE_RK0 Fld(16,0,AC_FULLW10)//[15:0]
#define DRAMC_REG_MISCA (DRAMC_AO_BASE_ADDRESS + 0x240)
    #define MISCA_ACTEN_ROW Fld(16,16,AC_FULLW32)//[31:16]
    #define MISCA_ACTEN_BK Fld(3,12,AC_MSKB1)//[14:12]
    #define MISCA_SRFPD_DIS Fld(1,8,AC_MSKB1)//[8:8]
    #define MISCA_IORGTIM Fld(4,4,AC_MSKB0)//[7:4]
    #define MISCA_CKEHCMD Fld(2,2,AC_MSKB0)//[3:2]
    #define MISCA_IORGCNTRST Fld(1,1,AC_MSKB0)//[1:1]
    #define MISCA_IORGCNTEN Fld(1,0,AC_MSKB0)//[0:0]
#define DRAMC_REG_TESTCHIP_DMA_STATUS1 (DRAMC_AO_BASE_ADDRESS + 0x254)
    #define TESTCHIP_DMA_STATUS1_DMA_STATE Fld(4,4,AC_MSKB0)//[7:4]
    #define TESTCHIP_DMA_STATUS1_DMACMPERR Fld(1,3,AC_MSKB0)//[3:3]
    #define TESTCHIP_DMA_STATUS1_DMA_BUF_AVAIL Fld(1,2,AC_MSKB0)//[2:2]
    #define TESTCHIP_DMA_STATUS1_DMASTATUS Fld(1,0,AC_MSKB0)//[0:0]
#define DRAMC_REG_TESTCHIP_DMA_STATUS2 (DRAMC_AO_BASE_ADDRESS + 0x258)
    #define TESTCHIP_DMA_STATUS2_DMACMPERR_BIT Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_SPECIAL_STATUS (DRAMC_AO_BASE_ADDRESS + 0x27C)
    #define SPECIAL_STATUS_SCARB_SM Fld(5,20,AC_MSKW32)//[24:20]
    #define SPECIAL_STATUS_SCSM Fld(5,12,AC_MSKW21)//[16:12]
    #define SPECIAL_STATUS_SPECIAL_STATUS Fld(1,11,AC_MSKB1)//[11:11]
    #define SPECIAL_STATUS_H_DQSOSCLSBR_REQ Fld(1,10,AC_MSKB1)//[10:10]
    #define SPECIAL_STATUS_H_DQSOSCLSBR_RK1_REQ Fld(1,9,AC_MSKB1)//[9:9]
    #define SPECIAL_STATUS_H_DQSOSCLSBR_RK2_REQ Fld(1,8,AC_MSKB1)//[8:8]
    #define SPECIAL_STATUS_H_REFR_REQ Fld(1,7,AC_MSKB0)//[7:7]
    #define SPECIAL_STATUS_H_ZQCS_REQ Fld(1,6,AC_MSKB0)//[6:6]
    #define SPECIAL_STATUS_DQSOSCEN_PERIOD Fld(1,5,AC_MSKB0)//[5:5]
    #define SPECIAL_STATUS_H_DQSOSCEN_REQ Fld(1,4,AC_MSKB0)//[4:4]
    #define SPECIAL_STATUS_H_ZQLCAL_REQ Fld(1,2,AC_MSKB0)//[2:2]
    #define SPECIAL_STATUS_H_ZQLAT_REQ Fld(1,1,AC_MSKB0)//[1:1]
    #define SPECIAL_STATUS_SPECIAL_COMMAND_ENABLE Fld(1,0,AC_MSKB0)//[0:0]
#define DRAMC_REG_CURRENT_TX_SETTING1 (DRAMC_AO_BASE_ADDRESS + 0x338)
    #define CURRENT_TX_SETTING1_REG_TX_DLY_DQM3_MOD Fld(3,28,AC_MSKB3)//[30:28]
    #define CURRENT_TX_SETTING1_REG_TX_DLY_DQM2_MOD Fld(3,24,AC_MSKB3)//[26:24]
    #define CURRENT_TX_SETTING1_REG_TX_DLY_DQM1_MOD Fld(3,20,AC_MSKB2)//[22:20]
    #define CURRENT_TX_SETTING1_REG_TX_DLY_DQM0_MOD Fld(3,16,AC_MSKB2)//[18:16]
    #define CURRENT_TX_SETTING1_REG_TX_DLY_DQ3_MOD Fld(3,12,AC_MSKB1)//[14:12]
    #define CURRENT_TX_SETTING1_REG_TX_DLY_DQ2_MOD Fld(3,8,AC_MSKB1)//[10:8]
    #define CURRENT_TX_SETTING1_REG_TX_DLY_DQ1_MOD Fld(3,4,AC_MSKB0)//[6:4]
    #define CURRENT_TX_SETTING1_REG_TX_DLY_DQ0_MOD Fld(3,0,AC_MSKB0)//[2:0]
#define DRAMC_REG_CURRENT_TX_SETTING2 (DRAMC_AO_BASE_ADDRESS + 0x33C)
    #define CURRENT_TX_SETTING2_REG_DLY_DQM3_MOD Fld(3,28,AC_MSKB3)//[30:28]
    #define CURRENT_TX_SETTING2_REG_DLY_DQM2_MOD Fld(3,24,AC_MSKB3)//[26:24]
    #define CURRENT_TX_SETTING2_REG_DLY_DQM1_MOD Fld(3,20,AC_MSKB2)//[22:20]
    #define CURRENT_TX_SETTING2_REG_DLY_DQM0_MOD Fld(3,16,AC_MSKB2)//[18:16]
    #define CURRENT_TX_SETTING2_REG_DLY_DQ3_MOD Fld(3,12,AC_MSKB1)//[14:12]
    #define CURRENT_TX_SETTING2_REG_DLY_DQ2_MOD Fld(3,8,AC_MSKB1)//[10:8]
    #define CURRENT_TX_SETTING2_REG_DLY_DQ1_MOD Fld(3,4,AC_MSKB0)//[6:4]
    #define CURRENT_TX_SETTING2_REG_DLY_DQ0_MOD Fld(3,0,AC_MSKB0)//[2:0]
#define DRAMC_REG_STBCAL_F (DRAMC_AO_BASE_ADDRESS + 0x348)
    #define STBCAL_F_STBCAL_FILTER Fld(16,16,AC_FULLW32)//[31:16]
    #define STBCAL_F_STBCNT_SW_RST Fld(1,15,AC_MSKB1)//[15:15]
    #define STBCAL_F_DQSERRCNT_DIS Fld(1,14,AC_MSKB1)//[14:14]
    #define STBCAL_F_DCBLNCINS Fld(1,13,AC_MSKB1)//[13:13]
    #define STBCAL_F_DCBLNCEN Fld(1,12,AC_MSKB1)//[12:12]
    #define STBCAL_F_STBCNT_LATCH_EN Fld(1,11,AC_MSKB1)//[11:11]
    #define STBCAL_F_STBENCMPEN Fld(1,10,AC_MSKB1)//[10:10]
    #define STBCAL_F_RX_DQ_EYE_SEL Fld(4,4,AC_MSKB0)//[7:4]
    #define STBCAL_F_STB_DLLFRZ_IG Fld(1,3,AC_MSKB0)//[3:3]
    #define STBCAL_F_RG_RX_MIOCK_JIT_EN Fld(1,2,AC_MSKB0)//[2:2]
    #define STBCAL_F_RG_EX_EYE_SCAN_EN Fld(1,1,AC_MSKB0)//[1:1]
    #define STBCAL_F_REG_SW_RST Fld(1,0,AC_MSKB0)//[0:0]
#define DRAMC_REG_SELPH1 (DRAMC_AO_BASE_ADDRESS + 0x400)
    #define SELPH1_TXDLY_CS1 Fld(3,28,AC_MSKB3)//[30:28]
    #define SELPH1_TXDLY_RAS Fld(3,24,AC_MSKB3)//[26:24]
    #define SELPH1_TXDLY_CAS Fld(3,20,AC_MSKB2)//[22:20]
    #define SELPH1_TXDLY_WE Fld(3,16,AC_MSKB2)//[18:16]
    #define SELPH1_TXDLY_RESET Fld(3,12,AC_MSKB1)//[14:12]
    #define SELPH1_TXDLY_ODT Fld(3,8,AC_MSKB1)//[10:8]
    #define SELPH1_TXDLY_CKE Fld(3,4,AC_MSKB0)//[6:4]
    #define SELPH1_TXDLY_CS Fld(3,0,AC_MSKB0)//[2:0]
#define DRAMC_REG_SELPH2 (DRAMC_AO_BASE_ADDRESS + 0x404)
    #define SELPH2_TXDLY_CKE1 Fld(3,24,AC_MSKB3)//[26:24]
    #define SELPH2_TXDLY_DQSGATE_P1 Fld(3,20,AC_MSKB2)//[22:20]
    #define SELPH2_TXDLY_CMD Fld(3,16,AC_MSKB2)//[18:16]
    #define SELPH2_TXDLY_DQSGATE Fld(3,12,AC_MSKB1)//[14:12]
    #define SELPH2_TXDLY_BA2 Fld(3,8,AC_MSKB1)//[10:8]
    #define SELPH2_TXDLY_BA1 Fld(3,4,AC_MSKB0)//[6:4]
    #define SELPH2_TXDLY_BA0 Fld(3,0,AC_MSKB0)//[2:0]
#define DRAMC_REG_SELPH3 (DRAMC_AO_BASE_ADDRESS + 0x408)
    #define SELPH3_TXDLY_RA7 Fld(3,28,AC_MSKB3)//[30:28]
    #define SELPH3_TXDLY_RA6 Fld(3,24,AC_MSKB3)//[26:24]
    #define SELPH3_TXDLY_RA5 Fld(3,20,AC_MSKB2)//[22:20]
    #define SELPH3_TXDLY_RA4 Fld(3,16,AC_MSKB2)//[18:16]
    #define SELPH3_TXDLY_RA3 Fld(3,12,AC_MSKB1)//[14:12]
    #define SELPH3_TXDLY_RA2 Fld(3,8,AC_MSKB1)//[10:8]
    #define SELPH3_TXDLY_RA1 Fld(3,4,AC_MSKB0)//[6:4]
    #define SELPH3_TXDLY_RA0 Fld(3,0,AC_MSKB0)//[2:0]
#define DRAMC_REG_SELPH4 (DRAMC_AO_BASE_ADDRESS + 0x40C)
    #define SELPH4_TXDLY_RA15 Fld(3,28,AC_MSKB3)//[30:28]
    #define SELPH4_TXDLY_RA14 Fld(3,24,AC_MSKB3)//[26:24]
    #define SELPH4_TXDLY_RA13 Fld(3,20,AC_MSKB2)//[22:20]
    #define SELPH4_TXDLY_RA12 Fld(3,16,AC_MSKB2)//[18:16]
    #define SELPH4_TXDLY_RA11 Fld(3,12,AC_MSKB1)//[14:12]
    #define SELPH4_TXDLY_RA10 Fld(3,8,AC_MSKB1)//[10:8]
    #define SELPH4_TXDLY_RA9 Fld(3,4,AC_MSKB0)//[6:4]
    #define SELPH4_TXDLY_RA8 Fld(3,0,AC_MSKB0)//[2:0]
#define DRAMC_REG_SELPH5 (DRAMC_AO_BASE_ADDRESS + 0x410)
    #define SELPH5_R_0X104_NOUSE Fld(4,28,AC_MSKB3)//[31:28]
    #define SELPH5_DLY_CKE1 Fld(2,26,AC_MSKB3)//[27:26]
    #define SELPH5_DLY_DQSGATE_P1 Fld(2,24,AC_MSKB3)//[25:24]
    #define SELPH5_DLY_DQSGATE Fld(2,22,AC_MSKB2)//[23:22]
    #define SELPH5_DLY_BA2 Fld(2,20,AC_MSKB2)//[21:20]
    #define SELPH5_DLY_BA1 Fld(2,18,AC_MSKB2)//[19:18]
    #define SELPH5_DLY_BA0 Fld(2,16,AC_MSKB2)//[17:16]
    #define SELPH5_DLY_CS1 Fld(2,14,AC_MSKB1)//[15:14]
    #define SELPH5_DLY_RAS Fld(2,12,AC_MSKB1)//[13:12]
    #define SELPH5_DLY_CAS Fld(2,10,AC_MSKB1)//[11:10]
    #define SELPH5_DLY_WE Fld(2,8,AC_MSKB1)//[9:8]
    #define SELPH5_DLY_RESET Fld(2,6,AC_MSKB0)//[7:6]
    #define SELPH5_DLY_ODT Fld(2,4,AC_MSKB0)//[5:4]
    #define SELPH5_DLY_CKE Fld(2,2,AC_MSKB0)//[3:2]
    #define SELPH5_DLY_CS Fld(2,0,AC_MSKB0)//[1:0]
#define DRAMC_REG_SELPH6 (DRAMC_AO_BASE_ADDRESS + 0x414)
    #define SELPH6_DLY_RA15 Fld(2,30,AC_MSKB3)//[31:30]
    #define SELPH6_DLY_RA14 Fld(2,28,AC_MSKB3)//[29:28]
    #define SELPH6_DLY_RA13 Fld(2,26,AC_MSKB3)//[27:26]
    #define SELPH6_DLY_RA12 Fld(2,24,AC_MSKB3)//[25:24]
    #define SELPH6_DLY_RA11 Fld(2,22,AC_MSKB2)//[23:22]
    #define SELPH6_DLY_RA10 Fld(2,20,AC_MSKB2)//[21:20]
    #define SELPH6_DLY_RA9 Fld(2,18,AC_MSKB2)//[19:18]
    #define SELPH6_DLY_RA8 Fld(2,16,AC_MSKB2)//[17:16]
    #define SELPH6_DLY_RA7 Fld(2,14,AC_MSKB1)//[15:14]
    #define SELPH6_DLY_RA6 Fld(2,12,AC_MSKB1)//[13:12]
    #define SELPH6_DLY_RA5 Fld(2,10,AC_MSKB1)//[11:10]
    #define SELPH6_DLY_RA4 Fld(2,8,AC_MSKB1)//[9:8]
    #define SELPH6_DLY_RA3 Fld(2,6,AC_MSKB0)//[7:6]
    #define SELPH6_DLY_RA2 Fld(2,4,AC_MSKB0)//[5:4]
    #define SELPH6_DLY_RA1 Fld(2,2,AC_MSKB0)//[3:2]
    #define SELPH6_DLY_RA0 Fld(2,0,AC_MSKB0)//[1:0]
#define DRAMC_REG_SELPH6_1 (DRAMC_AO_BASE_ADDRESS + 0x418)
    #define SELPH6_1_REG_TX_DLY_RANK_MCK Fld(3,28,AC_MSKB3)//[30:28]
    #define SELPH6_1_REG_DLY_RANK Fld(3,24,AC_MSKB3)//[26:24]
    #define SELPH6_1_TXDLY_RODTEN Fld(3,20,AC_MSKB2)//[22:20]
    #define SELPH6_1_DLY_RODTEN Fld(3,16,AC_MSKB2)//[18:16]
    #define SELPH6_1_TXDLY_R1DQSGATE_P1 Fld(3,8,AC_MSKB1)//[10:8]
    #define SELPH6_1_TXDLY_R1DQSGATE Fld(3,4,AC_MSKB0)//[6:4]
    #define SELPH6_1_DLY_R1DQSGATE_P1 Fld(2,2,AC_MSKB0)//[3:2]
    #define SELPH6_1_DLY_R1DQSGATE Fld(2,0,AC_MSKB0)//[1:0]
#define DRAMC_REG_SELPH7 (DRAMC_AO_BASE_ADDRESS + 0x41C)
    #define SELPH7_TXDLY_OEN_DQ3 Fld(3,28,AC_MSKB3)//[30:28]
    #define SELPH7_TXDLY_OEN_DQ2 Fld(3,24,AC_MSKB3)//[26:24]
    #define SELPH7_TXDLY_OEN_DQ1 Fld(3,20,AC_MSKB2)//[22:20]
    #define SELPH7_TXDLY_OEN_DQ0 Fld(3,16,AC_MSKB2)//[18:16]
    #define SELPH7_TXDLY_DQ3 Fld(3,12,AC_MSKB1)//[14:12]
    #define SELPH7_TXDLY_DQ2 Fld(3,8,AC_MSKB1)//[10:8]
    #define SELPH7_TXDLY_DQ1 Fld(3,4,AC_MSKB0)//[6:4]
    #define SELPH7_TXDLY_DQ0 Fld(3,0,AC_MSKB0)//[2:0]
#define DRAMC_REG_SELPH8 (DRAMC_AO_BASE_ADDRESS + 0x420)
    #define SELPH8_TXDLY_OEN_DQM3 Fld(3,28,AC_MSKB3)//[30:28]
    #define SELPH8_TXDLY_OEN_DQM2 Fld(3,24,AC_MSKB3)//[26:24]
    #define SELPH8_TXDLY_OEN_DQM1 Fld(3,20,AC_MSKB2)//[22:20]
    #define SELPH8_TXDLY_OEN_DQM0 Fld(3,16,AC_MSKB2)//[18:16]
    #define SELPH8_TXDLY_DQM3 Fld(3,12,AC_MSKB1)//[14:12]
    #define SELPH8_TXDLY_DQM2 Fld(3,8,AC_MSKB1)//[10:8]
    #define SELPH8_TXDLY_DQM1 Fld(3,4,AC_MSKB0)//[6:4]
    #define SELPH8_TXDLY_DQM0 Fld(3,0,AC_MSKB0)//[2:0]
#define DRAMC_REG_SELPH9 (DRAMC_AO_BASE_ADDRESS + 0x424)
    #define SELPH9_TXDLY_OEN_DQS3 Fld(3,28,AC_MSKB3)//[30:28]
    #define SELPH9_TXDLY_OEN_DQS2 Fld(3,24,AC_MSKB3)//[26:24]
    #define SELPH9_TXDLY_OEN_DQS1 Fld(3,20,AC_MSKB2)//[22:20]
    #define SELPH9_TXDLY_OEN_DQS0 Fld(3,16,AC_MSKB2)//[18:16]
    #define SELPH9_TXDLY_DQS3 Fld(3,12,AC_MSKB1)//[14:12]
    #define SELPH9_TXDLY_DQS2 Fld(3,8,AC_MSKB1)//[10:8]
    #define SELPH9_TXDLY_DQS1 Fld(3,4,AC_MSKB0)//[6:4]
    #define SELPH9_TXDLY_DQS0 Fld(3,0,AC_MSKB0)//[2:0]
#define DRAMC_REG_SELPH10 (DRAMC_AO_BASE_ADDRESS + 0x428)
    #define SELPH10_DLY_OEN_DQM3 Fld(2,30,AC_MSKB3)//[31:30]
    #define SELPH10_DLY_OEN_DQM2 Fld(2,28,AC_MSKB3)//[29:28]
    #define SELPH10_DLY_OEN_DQM1 Fld(2,26,AC_MSKB3)//[27:26]
    #define SELPH10_DLY_OEN_DQM0 Fld(2,24,AC_MSKB3)//[25:24]
    #define SELPH10_DLY_OEN_DQ3 Fld(2,22,AC_MSKB2)//[23:22]
    #define SELPH10_DLY_OEN_DQ2 Fld(2,20,AC_MSKB2)//[21:20]
    #define SELPH10_DLY_OEN_DQ1 Fld(2,18,AC_MSKB2)//[19:18]
    #define SELPH10_DLY_OEN_DQ0 Fld(2,16,AC_MSKB2)//[17:16]
    #define SELPH10_DLY_DQM3 Fld(2,14,AC_MSKB1)//[15:14]
    #define SELPH10_DLY_DQM2 Fld(2,12,AC_MSKB1)//[13:12]
    #define SELPH10_DLY_DQM1 Fld(2,10,AC_MSKB1)//[11:10]
    #define SELPH10_DLY_DQM0 Fld(2,8,AC_MSKB1)//[9:8]
    #define SELPH10_DLY_DQ3 Fld(2,6,AC_MSKB0)//[7:6]
    #define SELPH10_DLY_DQ2 Fld(2,4,AC_MSKB0)//[5:4]
    #define SELPH10_DLY_DQ1 Fld(2,2,AC_MSKB0)//[3:2]
    #define SELPH10_DLY_DQ0 Fld(2,0,AC_MSKB0)//[1:0]
#define DRAMC_REG_SELPH11 (DRAMC_AO_BASE_ADDRESS + 0x42C)
    #define SELPH11_REG_TX_DLY_R1RODTEN_MCK Fld(3,28,AC_MSKB3)//[30:28]
    #define SELPH11_REG_DLY_R1RODTEN Fld(3,24,AC_MSKB3)//[26:24]
    #define SELPH11_DLY_OEN_DQS3 Fld(2,22,AC_MSKB2)//[23:22]
    #define SELPH11_DLY_OEN_DQS2 Fld(2,20,AC_MSKB2)//[21:20]
    #define SELPH11_DLY_OEN_DQS1 Fld(2,18,AC_MSKB2)//[19:18]
    #define SELPH11_DLY_OEN_DQS0 Fld(2,16,AC_MSKB2)//[17:16]
    #define SELPH11_R_0X10B_BIT_NOUSE Fld(8,8,AC_FULLB1)//[15:8]
    #define SELPH11_DLY_DQS3 Fld(2,6,AC_MSKB0)//[7:6]
    #define SELPH11_DLY_DQS2 Fld(2,4,AC_MSKB0)//[5:4]
    #define SELPH11_DLY_DQS1 Fld(2,2,AC_MSKB0)//[3:2]
    #define SELPH11_DLY_DQS0 Fld(2,0,AC_MSKB0)//[1:0]
#define DRAMC_REG_SELPH12 (DRAMC_AO_BASE_ADDRESS + 0x430)
    #define SELPH12_TX_DLY_DQS3_GATED_P1 Fld(3,28,AC_MSKB3)//[30:28]
    #define SELPH12_TX_DLY_DQS3_GATED Fld(3,24,AC_MSKB3)//[26:24]
    #define SELPH12_TX_DLY_DQS2_GATED_P1 Fld(3,20,AC_MSKB2)//[22:20]
    #define SELPH12_TX_DLY_DQS2_GATED Fld(3,16,AC_MSKB2)//[18:16]
    #define SELPH12_TX_DLY_DQS1_GATED_P1 Fld(3,12,AC_MSKB1)//[14:12]
    #define SELPH12_TX_DLY_DQS1_GATED Fld(3,8,AC_MSKB1)//[10:8]
#define DRAMC_REG_SELPH13 (DRAMC_AO_BASE_ADDRESS + 0x434)
    #define SELPH13_REG_DLY_DQS3_GATED_P1 Fld(3,28,AC_MSKB3)//[30:28]
    #define SELPH13_REG_DLY_DQS3_GATED Fld(3,24,AC_MSKB3)//[26:24]
    #define SELPH13_REG_DLY_DQS2_GATED_P1 Fld(3,20,AC_MSKB2)//[22:20]
    #define SELPH13_REG_DLY_DQS2_GATED Fld(3,16,AC_MSKB2)//[18:16]
    #define SELPH13_REG_DLY_DQS1_GATED_P1 Fld(3,12,AC_MSKB1)//[14:12]
    #define SELPH13_REG_DLY_DQS1_GATED Fld(3,8,AC_MSKB1)//[10:8]
#define DRAMC_REG_SELPH14 (DRAMC_AO_BASE_ADDRESS + 0x438)
    #define SELPH14_TX_DLY_R1DQS3_GATED_P1 Fld(3,28,AC_MSKB3)//[30:28]
    #define SELPH14_TX_DLY_R1DQS3_GATED Fld(3,24,AC_MSKB3)//[26:24]
    #define SELPH14_TX_DLY_R1DQS2_GATED_P1 Fld(3,20,AC_MSKB2)//[22:20]
    #define SELPH14_TX_DLY_R1DQS2_GATED Fld(3,16,AC_MSKB2)//[18:16]
    #define SELPH14_TX_DLY_R1DQS1_GATED_P1 Fld(3,12,AC_MSKB1)//[14:12]
    #define SELPH14_TX_DLY_R1DQS1_GATED Fld(3,8,AC_MSKB1)//[10:8]
#define DRAMC_REG_SELPH15 (DRAMC_AO_BASE_ADDRESS + 0x43C)
    #define SELPH15_REG_DLY_R1DQS3_GATED_P1 Fld(3,28,AC_MSKB3)//[30:28]
    #define SELPH15_REG_DLY_R1DQS3_GATED Fld(3,24,AC_MSKB3)//[26:24]
    #define SELPH15_REG_DLY_R1DQS2_GATED_P1 Fld(3,20,AC_MSKB2)//[22:20]
    #define SELPH15_REG_DLY_R1DQS2_GATED Fld(3,16,AC_MSKB2)//[18:16]
    #define SELPH15_REG_DLY_R1DQS1_GATED_P1 Fld(3,12,AC_MSKB1)//[14:12]
    #define SELPH15_REG_DLY_R1DQS1_GATED Fld(3,8,AC_MSKB1)//[10:8]
#define DRAMC_REG_SELPH16 (DRAMC_AO_BASE_ADDRESS + 0x440)
    #define SELPH16_TX_DLY_R1OEN_DQ3 Fld(3,28,AC_MSKB3)//[30:28]
    #define SELPH16_TX_DLY_R1OEN_DQ2 Fld(3,24,AC_MSKB3)//[26:24]
    #define SELPH16_TX_DLY_R1OEN_DQ1 Fld(3,20,AC_MSKB2)//[22:20]
    #define SELPH16_TX_DLY_R1OEN_DQ0 Fld(3,16,AC_MSKB2)//[18:16]
    #define SELPH16_TX_DLY_R1DQ3 Fld(3,12,AC_MSKB1)//[14:12]
    #define SELPH16_TX_DLY_R1DQ2 Fld(3,8,AC_MSKB1)//[10:8]
    #define SELPH16_TX_DLY_R1DQ1 Fld(3,4,AC_MSKB0)//[6:4]
    #define SELPH16_TX_DLY_R1DQ0 Fld(3,0,AC_MSKB0)//[2:0]
#define DRAMC_REG_SELPH17 (DRAMC_AO_BASE_ADDRESS + 0x444)
    #define SELPH17_TX_DLY_R1OEN_DQM3 Fld(3,28,AC_MSKB3)//[30:28]
    #define SELPH17_TX_DLY_R1OEN_DQM2 Fld(3,24,AC_MSKB3)//[26:24]
    #define SELPH17_TX_DLY_R1OEN_DQM1 Fld(3,20,AC_MSKB2)//[22:20]
    #define SELPH17_TX_DLY_R1OEN_DQM0 Fld(3,16,AC_MSKB2)//[18:16]
    #define SELPH17_TX_DLY_R1DQM3 Fld(3,12,AC_MSKB1)//[14:12]
    #define SELPH17_TX_DLY_R1DQM2 Fld(3,8,AC_MSKB1)//[10:8]
    #define SELPH17_TX_DLY_R1DQM1 Fld(3,4,AC_MSKB0)//[6:4]
    #define SELPH17_TX_DLY_R1DQM0 Fld(3,0,AC_MSKB0)//[2:0]
#define DRAMC_REG_SELPH18 (DRAMC_AO_BASE_ADDRESS + 0x448)
    #define SELPH18_DLY_R1DQM3 Fld(3,28,AC_MSKB3)//[30:28]
    #define SELPH18_DLY_R1DQM2 Fld(3,24,AC_MSKB3)//[26:24]
    #define SELPH18_DLY_R1DQM1 Fld(3,20,AC_MSKB2)//[22:20]
    #define SELPH18_DLY_R1DQM0 Fld(3,16,AC_MSKB2)//[18:16]
    #define SELPH18_DLY_R1DQ3 Fld(3,12,AC_MSKB1)//[14:12]
    #define SELPH18_DLY_R1DQ2 Fld(3,8,AC_MSKB1)//[10:8]
    #define SELPH18_DLY_R1DQ1 Fld(3,4,AC_MSKB0)//[6:4]
    #define SELPH18_DLY_R1DQ0 Fld(3,0,AC_MSKB0)//[2:0]
    
    //Page AO_4
#define DRAMC_REG_SELPH19 (DRAMC_AO_BASE_ADDRESS + 0x44C)
    #define SELPH19_DLY_R1OEN_DQM3 Fld(3,28,AC_MSKB3)//[30:28]
    #define SELPH19_DLY_R1OEN_DQM2 Fld(3,24,AC_MSKB3)//[26:24]
    #define SELPH19_DLY_R1OEN_DQM1 Fld(3,20,AC_MSKB2)//[22:20]
    #define SELPH19_DLY_R1OEN_DQM0 Fld(3,16,AC_MSKB2)//[18:16]
    #define SELPH19_DLY_R1OEN_DQ3 Fld(3,12,AC_MSKB1)//[14:12]
    #define SELPH19_DLY_R1OEN_DQ2 Fld(3,8,AC_MSKB1)//[10:8]
    #define SELPH19_DLY_R1OEN_DQ1 Fld(3,4,AC_MSKB0)//[6:4]
    #define SELPH19_DLY_R1OEN_DQ0 Fld(3,0,AC_MSKB0)//[2:0]
#define DRAMC_REG_SELPH21 (DRAMC_AO_BASE_ADDRESS + 0x454)
    #define SELPH21_DLY_R1DQSGATE_P1_2 Fld(1,31,AC_MSKB3)//[31:31]
    #define SELPH21_DLY_R1DQSGATE_2 Fld(1,30,AC_MSKB3)//[30:30]
    #define SELPH21_DLY_DQSGATE_P1_2 Fld(1,29,AC_MSKB3)//[29:29]
    #define SELPH21_DLY_DQSGATE_2 Fld(1,28,AC_MSKB3)//[28:28]
    #define SELPH21_DLY_RA15_2 Fld(1,27,AC_MSKB3)//[27:27]
    #define SELPH21_DLY_RA14_2 Fld(1,26,AC_MSKB3)//[26:26]
    #define SELPH21_DLY_RA13_2 Fld(1,25,AC_MSKB3)//[25:25]
    #define SELPH21_DLY_RA12_2 Fld(1,24,AC_MSKB3)//[24:24]
    #define SELPH21_DLY_RA11_2 Fld(1,23,AC_MSKB2)//[23:23]
    #define SELPH21_DLY_RA10_2 Fld(1,22,AC_MSKB2)//[22:22]
    #define SELPH21_DLY_RA9_2 Fld(1,21,AC_MSKB2)//[21:21]
    #define SELPH21_DLY_RA8_2 Fld(1,20,AC_MSKB2)//[20:20]
    #define SELPH21_DLY_RA7_2 Fld(1,19,AC_MSKB2)//[19:19]
    #define SELPH21_DLY_RA6_2 Fld(1,18,AC_MSKB2)//[18:18]
    #define SELPH21_DLY_RA5_2 Fld(1,17,AC_MSKB2)//[17:17]
    #define SELPH21_DLY_RA4_2 Fld(1,16,AC_MSKB2)//[16:16]
    #define SELPH21_DLY_RA3_2 Fld(1,15,AC_MSKB1)//[15:15]
    #define SELPH21_DLY_RA2_2 Fld(1,14,AC_MSKB1)//[14:14]
    #define SELPH21_DLY_RA1_2 Fld(1,13,AC_MSKB1)//[13:13]
    #define SELPH21_DLY_RA0_2 Fld(1,12,AC_MSKB1)//[12:12]
    #define SELPH21_DLY_RCKE1_2 Fld(1,11,AC_MSKB1)//[11:11]
    #define SELPH21_DLY_RBA2_2 Fld(1,10,AC_MSKB1)//[10:10]
    #define SELPH21_DLY_RBA1_2 Fld(1,9,AC_MSKB1)//[9:9]
    #define SELPH21_DLY_RBA0_2 Fld(1,8,AC_MSKB1)//[8:8]
    #define SELPH21_DLY_RCS1_2 Fld(1,7,AC_MSKB0)//[7:7]
    #define SELPH21_DLY_RRAS_2 Fld(1,6,AC_MSKB0)//[6:6]
    #define SELPH21_DLY_RCAS_2 Fld(1,5,AC_MSKB0)//[5:5]
    #define SELPH21_DLY_RWE_2 Fld(1,4,AC_MSKB0)//[4:4]
    #define SELPH21_DLY_RRESET_2 Fld(1,3,AC_MSKB0)//[3:3]
    #define SELPH21_DLY_RODT_2 Fld(1,2,AC_MSKB0)//[2:2]
    #define SELPH21_DLY_RCKE_2 Fld(1,1,AC_MSKB0)//[1:1]
    #define SELPH21_DLY_RCS_2 Fld(1,0,AC_MSKB0)//[0:0]
#define DRAMC_REG_SELPH22 (DRAMC_AO_BASE_ADDRESS + 0x458)
    #define SELPH22_REG_TX_DLY_R1RODTEN_MCK_P1 Fld(3,28,AC_MSKB3)//[30:28]
    #define SELPH22_REG_DLY_R1RODTEN_P1 Fld(3,24,AC_MSKB3)//[26:24]
    #define SELPH22_DLY_OEN_DQM3_2 Fld(1,23,AC_MSKB2)//[23:23]
    #define SELPH22_DLY_OEN_DQM2_2 Fld(1,22,AC_MSKB2)//[22:22]
    #define SELPH22_DLY_OEN_DQM1_2 Fld(1,21,AC_MSKB2)//[21:21]
    #define SELPH22_DLY_OEN_DQM0_2 Fld(1,20,AC_MSKB2)//[20:20]
    #define SELPH22_DLY_OEN_DQ3_2 Fld(1,19,AC_MSKB2)//[19:19]
    #define SELPH22_DLY_OEN_DQ2_2 Fld(1,18,AC_MSKB2)//[18:18]
    #define SELPH22_DLY_OEN_DQ1_2 Fld(1,17,AC_MSKB2)//[17:17]
    #define SELPH22_DLY_OEN_DQ0_2 Fld(1,16,AC_MSKB2)//[16:16]
    #define SELPH22_DLY_DQM3_2 Fld(1,15,AC_MSKB1)//[15:15]
    #define SELPH22_DLY_DQM2_2 Fld(1,14,AC_MSKB1)//[14:14]
    #define SELPH22_DLY_DQM1_2 Fld(1,13,AC_MSKB1)//[13:13]
    #define SELPH22_DLY_DQM0_2 Fld(1,12,AC_MSKB1)//[12:12]
    #define SELPH22_DLY_DQ3_2 Fld(1,11,AC_MSKB1)//[11:11]
    #define SELPH22_DLY_DQ2_2 Fld(1,10,AC_MSKB1)//[10:10]
    #define SELPH22_DLY_DQ1_2 Fld(1,9,AC_MSKB1)//[9:9]
    #define SELPH22_DLY_DQ0_2 Fld(1,8,AC_MSKB1)//[8:8]
    #define SELPH22_DLY_OEN_DQS3_2 Fld(1,7,AC_MSKB0)//[7:7]
    #define SELPH22_DLY_OEN_DQS2_2 Fld(1,6,AC_MSKB0)//[6:6]
    #define SELPH22_DLY_OEN_DQS1_2 Fld(1,5,AC_MSKB0)//[5:5]
    #define SELPH22_DLY_OEN_DQS0_2 Fld(1,4,AC_MSKB0)//[4:4]
    #define SELPH22_DLY_DQS3_2 Fld(1,3,AC_MSKB0)//[3:3]
    #define SELPH22_DLY_DQS2_2 Fld(1,2,AC_MSKB0)//[2:2]
    #define SELPH22_DLY_DQS1_2 Fld(1,1,AC_MSKB0)//[1:1]
    #define SELPH22_DLY_DQS0_2 Fld(1,0,AC_MSKB0)//[0:0]
#define DRAMC_REG_TESTCHIP_DMA_STATUS3 (DRAMC_AO_BASE_ADDRESS + 0x464)
    #define TESTCHIP_DMA_STATUS3_DMA_DATA_BUFFER0_31_0_ Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_TESTCHIP_DMA_STATUS4 (DRAMC_AO_BASE_ADDRESS + 0x468)
    #define TESTCHIP_DMA_STATUS4_DMA_DATA_BUFFER0_63_32_ Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_TESTCHIP_DMA_STATUS5 (DRAMC_AO_BASE_ADDRESS + 0x46C)
    #define TESTCHIP_DMA_STATUS5_DMA_DATA_BUFFER0_95_64_ Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_TESTCHIP_DMA_STATUS6 (DRAMC_AO_BASE_ADDRESS + 0x470)
    #define TESTCHIP_DMA_STATUS6_DMA_DATA_BUFFER0_127_96_ Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_TESTCHIP_DMA_STATUS7 (DRAMC_AO_BASE_ADDRESS + 0x474)
    #define TESTCHIP_DMA_STATUS7_DMA_DATA_BUFFER1_31_0_ Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_TESTCHIP_DMA_STATUS8 (DRAMC_AO_BASE_ADDRESS + 0x478)
    #define TESTCHIP_DMA_STATUS8_DMA_DATA_BUFFER1_63_32_ Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_TESTCHIP_DMA_STATUS9 (DRAMC_AO_BASE_ADDRESS + 0x47C)
    #define TESTCHIP_DMA_STATUS9_DMA_DATA_BUFFER1_95_64_ Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_TESTCHIP_DMA_STATUS10 (DRAMC_AO_BASE_ADDRESS + 0x480)
    #define TESTCHIP_DMA_STATUS10_DMA_DATA_BUFFE1_127_96_ Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_TESTCHIP_DMA_STATUS11 (DRAMC_AO_BASE_ADDRESS + 0x484)
    #define TESTCHIP_DMA_STATUS11_DMA_DATA_BUFFER2_31_0_ Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_TESTCHIP_DMA_STATUS12 (DRAMC_AO_BASE_ADDRESS + 0x488)
    #define TESTCHIP_DMA_STATUS12_DMA_DATA_BUFFER2_63_32_ Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_TESTCHIP_DMA_STATUS13 (DRAMC_AO_BASE_ADDRESS + 0x48C)
    #define TESTCHIP_DMA_STATUS13_DMA_DATA_BUFFER2_95_64_ Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_TESTCHIP_DMA_STATUS14 (DRAMC_AO_BASE_ADDRESS + 0x490)
    #define TESTCHIP_DMA_STATUS14_DMA_DATA_BUFFER2_127_96_ Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_TESTCHIP_DMA_STATUS15 (DRAMC_AO_BASE_ADDRESS + 0x494)
    #define TESTCHIP_DMA_STATUS15_DMA_DATA_BUFFER3_31_0_ Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_TESTCHIP_DMA_STATUS16 (DRAMC_AO_BASE_ADDRESS + 0x498)
    #define TESTCHIP_DMA_STATUS16_DMA_DATA_BUFFER3_63_32_ Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_TESTCHIP_DMA_STATUS17 (DRAMC_AO_BASE_ADDRESS + 0x49C)
    #define TESTCHIP_DMA_STATUS17_DMA_DATA_BUFFER3_95_64_ Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_TESTCHIP_DMA_STATUS18 (DRAMC_AO_BASE_ADDRESS + 0x4A0)
    #define TESTCHIP_DMA_STATUS18_DMA_DATA_BUFFER3_127_96_ Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_TESTCHIP_DMA_STATUS19 (DRAMC_AO_BASE_ADDRESS + 0x4A4)
    #define TESTCHIP_DMA_STATUS19_DMA_DATA_BUFFER4_31_0_ Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_TESTCHIP_DMA_STATUS20 (DRAMC_AO_BASE_ADDRESS + 0x4A8)
    #define TESTCHIP_DMA_STATUS20_DMA_DATA_BUFFER4_63_32_ Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_TESTCHIP_DMA_STATUS21 (DRAMC_AO_BASE_ADDRESS + 0x4AC)
    #define TESTCHIP_DMA_STATUS21_DMA_DATA_BUFFER4_95_64_ Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_TESTCHIP_DMA_STATUS22 (DRAMC_AO_BASE_ADDRESS + 0x4B0)
    #define TESTCHIP_DMA_STATUS22_DMA_DATA_BUFFER4_127_96_ Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_TESTCHIP_DMA_STATUS23 (DRAMC_AO_BASE_ADDRESS + 0x4B4)
    #define TESTCHIP_DMA_STATUS23_DMA_DATA_BUFFER5_31_0_ Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_TESTCHIP_DMA_STATUS24 (DRAMC_AO_BASE_ADDRESS + 0x4B8)
    #define TESTCHIP_DMA_STATUS24_DMA_DATA_BUFFER5_63_32_ Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_TESTCHIP_DMA_STATUS25 (DRAMC_AO_BASE_ADDRESS + 0x4BC)
    #define TESTCHIP_DMA_STATUS25_DMA_DATA_BUFFER5_95_64_ Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_TESTCHIP_DMA_STATUS26 (DRAMC_AO_BASE_ADDRESS + 0x4C0)
    #define TESTCHIP_DMA_STATUS26_DMA_DATA_BUFFER5_127_96_ Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_TESTCHIP_DMA_STATUS27 (DRAMC_AO_BASE_ADDRESS + 0x4C4)
    #define TESTCHIP_DMA_STATUS27_DMA_DATA_BUFFER6_31_0_ Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_TESTCHIP_DMA_STATUS28 (DRAMC_AO_BASE_ADDRESS + 0x4C8)
    #define TESTCHIP_DMA_STATUS28_DMA_DATA_BUFFER6_63_32_ Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_TESTCHIP_DMA_STATUS29 (DRAMC_AO_BASE_ADDRESS + 0x4CC)
    #define TESTCHIP_DMA_STATUS29_DMA_DATA_BUFFER6_95_64_ Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_TESTCHIP_DMA_STATUS30 (DRAMC_AO_BASE_ADDRESS + 0x4D0)
    #define TESTCHIP_DMA_STATUS30_DMA_DATA_BUFFER6_127_96_ Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_TESTCHIP_DMA_STATUS31 (DRAMC_AO_BASE_ADDRESS + 0x4D4)
    #define TESTCHIP_DMA_STATUS31_DMA_DATA_BUFFER7_31_0_ Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_TESTCHIP_DMA_STATUS32 (DRAMC_AO_BASE_ADDRESS + 0x4D8)
    #define TESTCHIP_DMA_STATUS32_DMA_DATA_BUFFER7_63_32_ Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_TESTCHIP_DMA_STATUS33 (DRAMC_AO_BASE_ADDRESS + 0x4DC)
    #define TESTCHIP_DMA_STATUS33_DMA_DATA_BUFFER7_95_64_ Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_TESTCHIP_DMA_STATUS34 (DRAMC_AO_BASE_ADDRESS + 0x4E0)
    #define TESTCHIP_DMA_STATUS34_DMA_DATA_BUFFER7_127_96_ Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_SELPH1_RANK2 (DRAMC_AO_BASE_ADDRESS + 0x500)
    #define SELPH1_RANK2_TX_DLY_R2OEN_DQ3 Fld(3,28,AC_MSKB3)//[30:28]
    #define SELPH1_RANK2_TX_DLY_R2OEN_DQ2 Fld(3,24,AC_MSKB3)//[26:24]
    #define SELPH1_RANK2_TX_DLY_R2OEN_DQ1 Fld(3,20,AC_MSKB2)//[22:20]
    #define SELPH1_RANK2_TX_DLY_R2OEN_DQ0 Fld(3,16,AC_MSKB2)//[18:16]
    #define SELPH1_RANK2_TX_DLY_R2DQ3 Fld(3,12,AC_MSKB1)//[14:12]
    #define SELPH1_RANK2_TX_DLY_R2DQ2 Fld(3,8,AC_MSKB1)//[10:8]
    #define SELPH1_RANK2_TX_DLY_R2DQ1 Fld(3,4,AC_MSKB0)//[6:4]
    #define SELPH1_RANK2_TX_DLY_R2DQ0 Fld(3,0,AC_MSKB0)//[2:0]
#define DRAMC_REG_SELPH2_RANK2 (DRAMC_AO_BASE_ADDRESS + 0x504)
    #define SELPH2_RANK2_TX_DLY_R2OEN_DQM3 Fld(3,28,AC_MSKB3)//[30:28]
    #define SELPH2_RANK2_TX_DLY_R2OEN_DQM2 Fld(3,24,AC_MSKB3)//[26:24]
    #define SELPH2_RANK2_TX_DLY_R2OEN_DQM1 Fld(3,20,AC_MSKB2)//[22:20]
    #define SELPH2_RANK2_TX_DLY_R2OEN_DQM0 Fld(3,16,AC_MSKB2)//[18:16]
    #define SELPH2_RANK2_TX_DLY_R2DQM3 Fld(3,12,AC_MSKB1)//[14:12]
    #define SELPH2_RANK2_TX_DLY_R2DQM2 Fld(3,8,AC_MSKB1)//[10:8]
    #define SELPH2_RANK2_TX_DLY_R2DQM1 Fld(3,4,AC_MSKB0)//[6:4]
    #define SELPH2_RANK2_TX_DLY_R2DQM0 Fld(3,0,AC_MSKB0)//[2:0]
#define DRAMC_REG_SELPH3_RANK2 (DRAMC_AO_BASE_ADDRESS + 0x508)
    #define SELPH3_RANK2_DLY_R2DQM3 Fld(3,28,AC_MSKB3)//[30:28]
    #define SELPH3_RANK2_DLY_R2DQM2 Fld(3,24,AC_MSKB3)//[26:24]
    #define SELPH3_RANK2_DLY_R2DQM1 Fld(3,20,AC_MSKB2)//[22:20]
    #define SELPH3_RANK2_DLY_R2DQM0 Fld(3,16,AC_MSKB2)//[18:16]
    #define SELPH3_RANK2_DLY_R2DQ3 Fld(3,12,AC_MSKB1)//[14:12]
    #define SELPH3_RANK2_DLY_R2DQ2 Fld(3,8,AC_MSKB1)//[10:8]
    #define SELPH3_RANK2_DLY_R2DQ1 Fld(3,4,AC_MSKB0)//[6:4]
    #define SELPH3_RANK2_DLY_R2DQ0 Fld(3,0,AC_MSKB0)//[2:0]
#define DRAMC_REG_SELPH4_RANK2 (DRAMC_AO_BASE_ADDRESS + 0x50C)
    #define SELPH4_RANK2_DLY_R2OEN_DQM3 Fld(3,28,AC_MSKB3)//[30:28]
    #define SELPH4_RANK2_DLY_R2OEN_DQM2 Fld(3,24,AC_MSKB3)//[26:24]
    #define SELPH4_RANK2_DLY_R2OEN_DQM1 Fld(3,20,AC_MSKB2)//[22:20]
    #define SELPH4_RANK2_DLY_R2OEN_DQM0 Fld(3,16,AC_MSKB2)//[18:16]
    #define SELPH4_RANK2_DLY_R2OEN_DQ3 Fld(3,12,AC_MSKB1)//[14:12]
    #define SELPH4_RANK2_DLY_R2OEN_DQ2 Fld(3,8,AC_MSKB1)//[10:8]
    #define SELPH4_RANK2_DLY_R2OEN_DQ1 Fld(3,4,AC_MSKB0)//[6:4]
    #define SELPH4_RANK2_DLY_R2OEN_DQ0 Fld(3,0,AC_MSKB0)//[2:0]
#define DRAMC_REG_SELPH5_RANK2 (DRAMC_AO_BASE_ADDRESS + 0x510)
    #define SELPH5_RANK2_R2DQSIENHLMTEN Fld(1,31,AC_MSKB3)//[31:31]
    #define SELPH5_RANK2_R2DQSIENHLMT Fld(7,24,AC_MSKB3)//[30:24]
    #define SELPH5_RANK2_R2DQSIENLLMTEN Fld(1,23,AC_MSKB2)//[23:23]
    #define SELPH5_RANK2_R2DQSIENLLMT Fld(7,16,AC_MSKB2)//[22:16]
    #define SELPH5_RANK2_TX_DLY_R2RDOTEN Fld(3,12,AC_MSKB1)//[14:12]
    #define SELPH5_RANK2_DLY_R2RODTEN Fld(3,8,AC_MSKB1)//[10:8]
    #define SELPH5_RANK2_TX_DLY_R2RDOTEN_P1 Fld(3,4,AC_MSKB0)//[6:4]
    #define SELPH5_RANK2_DLY_R2RODTEN_P1 Fld(3,0,AC_MSKB0)//[2:0]
#define DRAMC_REG_SELPH6_RANK2 (DRAMC_AO_BASE_ADDRESS + 0x514)
    #define SELPH6_RANK2_TX_DLY_R2DQS3_GATED_P1 Fld(3,28,AC_MSKB3)//[30:28]
    #define SELPH6_RANK2_TX_DLY_R2DQS3_GATED Fld(3,24,AC_MSKB3)//[26:24]
    #define SELPH6_RANK2_TX_DLY_R2DQS2_GATED_P1 Fld(3,20,AC_MSKB2)//[22:20]
    #define SELPH6_RANK2_TX_DLY_R2DQS2_GATED Fld(3,16,AC_MSKB2)//[18:16]
    #define SELPH6_RANK2_TX_DLY_R2DQS1_GATED_P1 Fld(3,12,AC_MSKB1)//[14:12]
    #define SELPH6_RANK2_TX_DLY_R2DQS1_GATED Fld(3,8,AC_MSKB1)//[10:8]
    #define SELPH6_RANK2_TX_DLY_R2DQS0_GATED_P1 Fld(3,4,AC_MSKB0)//[6:4]
    #define SELPH6_RANK2_TX_DLY_R2DQS0_GATED Fld(3,0,AC_MSKB0)//[2:0]
#define DRAMC_REG_SELPH7_RANK2 (DRAMC_AO_BASE_ADDRESS + 0x518)
    #define SELPH7_RANK2_REG_DLY_R2DQS3_GATED_P1 Fld(3,28,AC_MSKB3)//[30:28]
    #define SELPH7_RANK2_REG_DLY_R2DQS3_GATED Fld(3,24,AC_MSKB3)//[26:24]
    #define SELPH7_RANK2_REG_DLY_R2DQS2_GATED_P1 Fld(3,20,AC_MSKB2)//[22:20]
    #define SELPH7_RANK2_REG_DLY_R2DQS2_GATED Fld(3,16,AC_MSKB2)//[18:16]
    #define SELPH7_RANK2_REG_DLY_R2DQS1_GATED_P1 Fld(3,12,AC_MSKB1)//[14:12]
    #define SELPH7_RANK2_REG_DLY_R2DQS1_GATED Fld(3,8,AC_MSKB1)//[10:8]
    #define SELPH7_RANK2_REG_DLY_R2DQS0_GATED_P1 Fld(3,4,AC_MSKB0)//[6:4]
    #define SELPH7_RANK2_REG_DLY_R2DQS0_GATED Fld(3,0,AC_MSKB0)//[2:0]
#define DRAMC_REG_R2DQSIEN (DRAMC_AO_BASE_ADDRESS + 0x51C)
    #define R2DQSIEN_R2DQS3IEN Fld(7,24,AC_MSKB3)//[30:24]
    #define R2DQSIEN_R2DQS2IEN Fld(7,16,AC_MSKB2)//[22:16]
    #define R2DQSIEN_R2DQS1IEN Fld(7,8,AC_MSKB1)//[14:8]
    #define R2DQSIEN_R2DQS0IEN Fld(7,0,AC_MSKB0)//[6:0]
#define DRAMC_REG_ODTENB1 (DRAMC_AO_BASE_ADDRESS + 0x540)
    #define ODTENB1_TXDLY_B3_RODTEN Fld(3,19,AC_MSKB2)//[21:19]
    #define ODTENB1_DLY_B3_RODTEN Fld(3,16,AC_MSKB2)//[18:16]
    #define ODTENB1_TXDLY_B2_RODTEN Fld(3,11,AC_MSKB1)//[13:11]
    #define ODTENB1_DLY_B2_RODTEN Fld(3,8,AC_MSKB1)//[10:8]
    #define ODTENB1_TXDLY_B1_RODTEN Fld(3,3,AC_MSKB0)//[5:3]
    #define ODTENB1_DLY_B1_RODTEN Fld(3,0,AC_MSKB0)//[2:0]
#define DRAMC_REG_ODTENB2 (DRAMC_AO_BASE_ADDRESS + 0x544)
    #define ODTENB2_TXDLY_B3_RODTEN_P1 Fld(3,19,AC_MSKB2)//[21:19]
    #define ODTENB2_DLY_B3_RODTEN_P1 Fld(3,16,AC_MSKB2)//[18:16]
    #define ODTENB2_TXDLY_B2_RODTEN_P1 Fld(3,11,AC_MSKB1)//[13:11]
    #define ODTENB2_DLY_B2_RODTEN_P1 Fld(3,8,AC_MSKB1)//[10:8]
    #define ODTENB2_TXDLY_B1_RODTEN_P1 Fld(3,3,AC_MSKB0)//[5:3]
    #define ODTENB2_DLY_B1_RODTEN_P1 Fld(3,0,AC_MSKB0)//[2:0]
#define DRAMC_REG_ODTENB3 (DRAMC_AO_BASE_ADDRESS + 0x548)
    #define ODTENB3_TXDLY_B3_R1RODTEN Fld(3,19,AC_MSKB2)//[21:19]
    #define ODTENB3_DLY_B3_R1RODTEN Fld(3,16,AC_MSKB2)//[18:16]
    #define ODTENB3_TXDLY_B2_R1RODTEN Fld(3,11,AC_MSKB1)//[13:11]
    #define ODTENB3_DLY_B2_R1RODTEN Fld(3,8,AC_MSKB1)//[10:8]
    #define ODTENB3_TXDLY_B1_R1RODTEN Fld(3,3,AC_MSKB0)//[5:3]
    #define ODTENB3_DLY_B1_R1RODTEN Fld(3,0,AC_MSKB0)//[2:0]
#define DRAMC_REG_ODTENB4 (DRAMC_AO_BASE_ADDRESS + 0x54C)
    #define ODTENB4_TXDLY_B3_R1RODTEN_P1 Fld(3,19,AC_MSKB2)//[21:19]
    #define ODTENB4_DLY_B3_R1RODTEN_P1 Fld(3,16,AC_MSKB2)//[18:16]
    #define ODTENB4_TXDLY_B2_R1RODTEN_P1 Fld(3,11,AC_MSKB1)//[13:11]
    #define ODTENB4_DLY_B2_R1RODTEN_P1 Fld(3,8,AC_MSKB1)//[10:8]
    #define ODTENB4_TXDLY_B1_R1RODTEN_P1 Fld(3,3,AC_MSKB0)//[5:3]
    #define ODTENB4_DLY_B1_R1RODTEN_P1 Fld(3,0,AC_MSKB0)//[2:0]
#define DRAMC_REG_ODTENB5 (DRAMC_AO_BASE_ADDRESS + 0x550)
    #define ODTENB5_TXDLY_B3_R2RODTEN Fld(3,19,AC_MSKB2)//[21:19]
    #define ODTENB5_DLY_B3_R2RODTEN Fld(3,16,AC_MSKB2)//[18:16]
    #define ODTENB5_TXDLY_B2_R2RODTEN Fld(3,11,AC_MSKB1)//[13:11]
    #define ODTENB5_DLY_B2_R2RODTEN Fld(3,8,AC_MSKB1)//[10:8]
    #define ODTENB5_TXDLY_B1_R2RODTEN Fld(3,3,AC_MSKB0)//[5:3]
    #define ODTENB5_DLY_B1_R2RODTEN Fld(3,0,AC_MSKB0)//[2:0]
#define DRAMC_REG_ODTENB6 (DRAMC_AO_BASE_ADDRESS + 0x554)
    #define ODTENB6_TXDLY_B3_R2RODTEN_P1 Fld(3,19,AC_MSKB2)//[21:19]
    #define ODTENB6_DLY_B3_R2RODTEN_P1 Fld(3,16,AC_MSKB2)//[18:16]
    #define ODTENB6_TXDLY_B2_R2RODTEN_P1 Fld(3,11,AC_MSKB1)//[13:11]
    #define ODTENB6_DLY_B2_R2RODTEN_P1 Fld(3,8,AC_MSKB1)//[10:8]
    #define ODTENB6_TXDLY_B1_R2RODTEN_P1 Fld(3,3,AC_MSKB0)//[5:3]
    #define ODTENB6_DLY_B1_R2RODTEN_P1 Fld(3,0,AC_MSKB0)//[2:0]
#define DRAMC_REG_SHUFFLE00 (DRAMC_AO_BASE_ADDRESS + 0x800)
    #define SHUFFLE00_SHUFFLE00 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_SHUFFLE01 (DRAMC_AO_BASE_ADDRESS + 0x804)
    #define SHUFFLE01_SHUFFLE01 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_SHUFFLE02 (DRAMC_AO_BASE_ADDRESS + 0x808)
    #define SHUFFLE02_SHUFFLE02 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_SHUFFLE7C (DRAMC_AO_BASE_ADDRESS + 0x80C)
    #define SHUFFLE7C_SHUFFLE7C Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_SHUFFLE7E (DRAMC_AO_BASE_ADDRESS + 0x810)
    #define SHUFFLE7E_SHUFFLE7E Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_SHUFFLE44 (DRAMC_AO_BASE_ADDRESS + 0x814)
    #define SHUFFLE44_SHUFFLE44 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_SHUFFLE06 (DRAMC_AO_BASE_ADDRESS + 0x818)
    #define SHUFFLE06_SHUFFLE06 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_SHUFFLE07 (DRAMC_AO_BASE_ADDRESS + 0x81C)
    #define SHUFFLE07_SHUFFLE07 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_SHUFFLE11 (DRAMC_AO_BASE_ADDRESS + 0x820)
    #define SHUFFLE11_SHUFFLE11 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_SHUFFLE1F (DRAMC_AO_BASE_ADDRESS + 0x824)
    #define SHUFFLE1F_SHUFFLE1F Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_SHUFFLE77 (DRAMC_AO_BASE_ADDRESS + 0x828)
    #define SHUFFLE77_SHUFFLE77 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_SHUFFLE7A (DRAMC_AO_BASE_ADDRESS + 0x82C)
    #define SHUFFLE7A_SHUFFLE7A Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_SHUFFLE3F (DRAMC_AO_BASE_ADDRESS + 0x830)
    #define SHUFFLE3F_SHUFFLE3F Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_SHUFFLE23 (DRAMC_AO_BASE_ADDRESS + 0x834)
    #define SHUFFLE23_SHUFFLE23 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_SHUFFLE20 (DRAMC_AO_BASE_ADDRESS + 0x838)
    #define SHUFFLE20_SHUFFLE20 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_SHUFFLE38 (DRAMC_AO_BASE_ADDRESS + 0x83C)
    #define SHUFFLE38_SHUFFLE38 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_SHUFFLE25 (DRAMC_AO_BASE_ADDRESS + 0x840)
    #define SHUFFLE25_SHUFFLE25 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_SHUFFLE26 (DRAMC_AO_BASE_ADDRESS + 0x844)
    #define SHUFFLE26_SHUFFLE26 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_SHUFFLE39 (DRAMC_AO_BASE_ADDRESS + 0x848)
    #define SHUFFLE39_SHUFFLE39 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_SHUFFLE46 (DRAMC_AO_BASE_ADDRESS + 0x84C)
    #define SHUFFLE46_SHUFFLE46 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_SHUFFLE71 (DRAMC_AO_BASE_ADDRESS + 0x850)
    #define SHUFFLE71_SHUFFLE71 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_SHUFFLE4E (DRAMC_AO_BASE_ADDRESS + 0x854)
    #define SHUFFLE4E_SHUFFLE4E Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_SHUFFLE49 (DRAMC_AO_BASE_ADDRESS + 0x858)
    #define SHUFFLE49_SHUFFLE49 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_SHUFFLE12 (DRAMC_AO_BASE_ADDRESS + 0x85C)
    #define SHUFFLE12_SHUFFLE12 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_SHUFFLE100 (DRAMC_AO_BASE_ADDRESS + 0x860)
    #define SHUFFLE100_SHUFFLE100 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_SHUFFLE101 (DRAMC_AO_BASE_ADDRESS + 0x864)
    #define SHUFFLE101_SHUFFLE101 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_SHUFFLE102 (DRAMC_AO_BASE_ADDRESS + 0x868)
    #define SHUFFLE102_SHUFFLE102 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_SHUFFLE103 (DRAMC_AO_BASE_ADDRESS + 0x86C)
    #define SHUFFLE103_SHUFFLE103 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_SHUFFLE104 (DRAMC_AO_BASE_ADDRESS + 0x870)
    #define SHUFFLE104_SHUFFLE104 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_SHUFFLE105 (DRAMC_AO_BASE_ADDRESS + 0x874)
    #define SHUFFLE105_SHUFFLE105 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_SHUFFLE106 (DRAMC_AO_BASE_ADDRESS + 0x878)
    #define SHUFFLE106_SHUFFLE106 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_SHUFFLE107 (DRAMC_AO_BASE_ADDRESS + 0x87C)
    #define SHUFFLE107_SHUFFLE107 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_SHUFFLE108 (DRAMC_AO_BASE_ADDRESS + 0x880)
    #define SHUFFLE108_SHUFFLE108 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_SHUFFLE109 (DRAMC_AO_BASE_ADDRESS + 0x884)
    #define SHUFFLE109_SHUFFLE109 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_SHUFFLE10A (DRAMC_AO_BASE_ADDRESS + 0x888)
    #define SHUFFLE10A_SHUFFLE10A Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_SHUFFLE10B (DRAMC_AO_BASE_ADDRESS + 0x88C)
    #define SHUFFLE10B_SHUFFLE10B Fld(32,0,AC_FULLDW)//[31:0]
    
    //Page AO_5
#define DRAMC_REG_SHUFFLE70 (DRAMC_AO_BASE_ADDRESS + 0x890)
    #define SHUFFLE70_SHUFFLE70 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_SHUFFLE72 (DRAMC_AO_BASE_ADDRESS + 0x894)
    #define SHUFFLE72_SHUFFLE72 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_SHUFFLE115 (DRAMC_AO_BASE_ADDRESS + 0x898)
    #define SHUFFLE115_SHUFFLE115 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_SHUFFLE116 (DRAMC_AO_BASE_ADDRESS + 0x89C)
    #define SHUFFLE116_SHUFFLE116 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_SHUFFLE84 (DRAMC_AO_BASE_ADDRESS + 0x8A0)
    #define SHUFFLE84_SHUFFLE84 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_SHUFFLE85 (DRAMC_AO_BASE_ADDRESS + 0x8A4)
    #define SHUFFLE85_SHUFFLE85 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_SHUFFLE86 (DRAMC_AO_BASE_ADDRESS + 0x8A8)
    #define SHUFFLE86_SHUFFLE86 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_SHUFFLE87 (DRAMC_AO_BASE_ADDRESS + 0x8AC)
    #define SHUFFLE87_SHUFFLE87 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_SHUFFLE88 (DRAMC_AO_BASE_ADDRESS + 0x8B0)
    #define SHUFFLE88_SHUFFLE88 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_SHUFFLE89 (DRAMC_AO_BASE_ADDRESS + 0x8B4)
    #define SHUFFLE89_SHUFFLE89 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_SHUFFLE8A (DRAMC_AO_BASE_ADDRESS + 0x8B8)
    #define SHUFFLE8A_SHUFFLE8A Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_SHUFFLE8B (DRAMC_AO_BASE_ADDRESS + 0x8BC)
    #define SHUFFLE8B_SHUFFLE8B Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_SHUFFLE10C (DRAMC_AO_BASE_ADDRESS + 0x8C0)
    #define SHUFFLE10C_SHUFFLE10C Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_SHUFFLE10D (DRAMC_AO_BASE_ADDRESS + 0x8C4)
    #define SHUFFLE10D_SHUFFLE10D Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_SHUFFLE10E (DRAMC_AO_BASE_ADDRESS + 0x8C8)
    #define SHUFFLE10E_SHUFFLE10E Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_SHUFFLE10F (DRAMC_AO_BASE_ADDRESS + 0x8CC)
    #define SHUFFLE10F_SHUFFLE10F Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_SHUFFLE110 (DRAMC_AO_BASE_ADDRESS + 0x8D0)
    #define SHUFFLE110_SHUFFLE110 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_SHUFFLE111 (DRAMC_AO_BASE_ADDRESS + 0x8D4)
    #define SHUFFLE111_SHUFFLE111 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_SHUFFLE112 (DRAMC_AO_BASE_ADDRESS + 0x8D8)
    #define SHUFFLE112_SHUFFLE112 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_SHUFFLE113 (DRAMC_AO_BASE_ADDRESS + 0x8DC)
    #define SHUFFLE113_SHUFFLE113 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_SHUFFLE8D (DRAMC_AO_BASE_ADDRESS + 0x8E0)
    #define SHUFFLE8D_SHUFFLE8D Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_SHUFFLE8E (DRAMC_AO_BASE_ADDRESS + 0x8E4)
    #define SHUFFLE8E_SHUFFLE8E Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_SHUFFLE8F (DRAMC_AO_BASE_ADDRESS + 0x8E8)
    #define SHUFFLE8F_SHUFFLE8F Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_SHUFFLE8C (DRAMC_AO_BASE_ADDRESS + 0x8EC)
    #define SHUFFLE8C_SHUFFLE8C Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_SHUFFLE83 (DRAMC_AO_BASE_ADDRESS + 0x8F0)
    #define SHUFFLE83_SHUFFLE83 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_SHUFFLE82 (DRAMC_AO_BASE_ADDRESS + 0x8F4)
    #define SHUFFLE82_SHUFFLE82 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_SHUFFLE32 (DRAMC_AO_BASE_ADDRESS + 0x8F8)
    #define SHUFFLE32_SHUFFLE32 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_SHUFFLE140 (DRAMC_AO_BASE_ADDRESS + 0x900)
    #define SHUFFLE140_SHUFFLE140 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_SHUFFLE141 (DRAMC_AO_BASE_ADDRESS + 0x904)
    #define SHUFFLE141_SHUFFLE141 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_SHUFFLE142 (DRAMC_AO_BASE_ADDRESS + 0x908)
    #define SHUFFLE142_SHUFFLE142 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_SHUFFLE143 (DRAMC_AO_BASE_ADDRESS + 0x90C)
    #define SHUFFLE143_SHUFFLE143 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_SHUFFLE144 (DRAMC_AO_BASE_ADDRESS + 0x910)
    #define SHUFFLE144_SHUFFLE144 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_SHUFFLE145 (DRAMC_AO_BASE_ADDRESS + 0x914)
    #define SHUFFLE145_SHUFFLE145 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_SHUFFLE146 (DRAMC_AO_BASE_ADDRESS + 0x918)
    #define SHUFFLE146_SHUFFLE146 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_SHUFFLE147 (DRAMC_AO_BASE_ADDRESS + 0x91C)
    #define SHUFFLE147_SHUFFLE147 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_SHUFFLE150 (DRAMC_AO_BASE_ADDRESS + 0x940)
    #define SHUFFLE150_SHUFFLE150 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_SHUFFLE151 (DRAMC_AO_BASE_ADDRESS + 0x944)
    #define SHUFFLE151_SHUFFLE151 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_SHUFFLE152 (DRAMC_AO_BASE_ADDRESS + 0x948)
    #define SHUFFLE152_SHUFFLE152 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_SHUFFLE153 (DRAMC_AO_BASE_ADDRESS + 0x94C)
    #define SHUFFLE153_SHUFFLE153 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_SHUFFLE154 (DRAMC_AO_BASE_ADDRESS + 0x950)
    #define SHUFFLE154_SHUFFLE154 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_SHUFFLE155 (DRAMC_AO_BASE_ADDRESS + 0x954)
    #define SHUFFLE155_SHUFFLE155 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_RESERVED_DRAMC_0 (DRAMC_AO_BASE_ADDRESS + 0x958)
    #define RESERVED_DRAMC_0_RESERVED_DRAMC_0 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_RESERVED_DRAMC_1 (DRAMC_AO_BASE_ADDRESS + 0x95C)
    #define RESERVED_DRAMC_1_CG_RKEN Fld(1,0,AC_MSKB0)//[0:0]  // for HW Gating tracking
    //#define RESERVED_DRAMC_1_RESERVED_DRAMC_1 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_RESERVED_DRAMC_2 (DRAMC_AO_BASE_ADDRESS + 0x960)
    #define RESERVED_DRAMC_2_R_HWSAVE_SREF_PHY_ENA Fld(1,31,AC_MSKB3)//[31:31]
    #define RESERVED_DRAMC_2_R_HWSAVE_DVFS_PHY_ENA Fld(1,30,AC_MSKB3)//[30:30]
    #define RESERVED_DRAMC_2_R_DVFS_FSM_CLR Fld(1,6,AC_MSKB0)//[6:6]
    #define RESERVED_DRAMC_2_R_DLL_IDLE Fld(6,0,AC_MSKB0)//[5:0]
#define DRAMC_REG_TESTCHIP_DMA1 (DRAMC_AO_BASE_ADDRESS + 0xA40)
    #define TESTCHIP_DMA1_DMAFIXPAT Fld(1,9,AC_MSKB1)//[9:9]
    #define TESTCHIP_DMA1_DMAEN_LOOP Fld(1,8,AC_MSKB1)//[8:8]
    #define TESTCHIP_DMA1_DMABURSTLEN Fld(3,4,AC_MSKB0)//[6:4]
    #define TESTCHIP_DMA1_DMA_MWR Fld(1,3,AC_MSKB0)//[3:3]
    #define TESTCHIP_DMA1_DMAPURERDEN Fld(1,2,AC_MSKB0)//[2:2]
    #define TESTCHIP_DMA1_DMAPUREWREN Fld(1,1,AC_MSKB0)//[1:1]
    #define TESTCHIP_DMA1_DMAEN Fld(1,0,AC_MSKB0)//[0:0]
#define DRAMC_REG_TESTCHIP_DMA2 (DRAMC_AO_BASE_ADDRESS + 0xA44)
    #define TESTCHIP_DMA2_DMASRCADDR Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_TESTCHIP_DMA3 (DRAMC_AO_BASE_ADDRESS + 0xA48)
    #define TESTCHIP_DMA3_DMADSTADDR Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_TESTCHIP_DMA4 (DRAMC_AO_BASE_ADDRESS + 0xA4C)
    #define TESTCHIP_DMA4_DMATRANSLEN Fld(28,0,AC_MSKDW)//[27:0]
#define DRAMC_REG_TESTCHIP_DMA5 (DRAMC_AO_BASE_ADDRESS + 0xA50)
    #define TESTCHIP_DMA5_DMAPAT Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_THRD_SHUFFLE00 (DRAMC_AO_BASE_ADDRESS + 0xC00)
    #define THRD_SHUFFLE00_THRD_SHUFFLE00 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_THRD_SHUFFLE01 (DRAMC_AO_BASE_ADDRESS + 0xC04)
    #define THRD_SHUFFLE01_THRD_SHUFFLE01 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_THRD_SHUFFLE02 (DRAMC_AO_BASE_ADDRESS + 0xC08)
    #define THRD_SHUFFLE02_THRD_SHUFFLE02 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_THRD_SHUFFLE7C (DRAMC_AO_BASE_ADDRESS + 0xC0C)
    #define THRD_SHUFFLE7C_THRD_SHUFFLE7C Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_THRD_SHUFFLE7E (DRAMC_AO_BASE_ADDRESS + 0xC10)
    #define THRD_SHUFFLE7E_THRD_SHUFFLE7E Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_THRD_SHUFFLE44 (DRAMC_AO_BASE_ADDRESS + 0xC14)
    #define THRD_SHUFFLE44_THRD_SHUFFLE44 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_THRD_SHUFFLE06 (DRAMC_AO_BASE_ADDRESS + 0xC18)
    #define THRD_SHUFFLE06_THRD_SHUFFLE06 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_THRD_SHUFFLE07 (DRAMC_AO_BASE_ADDRESS + 0xC1C)
    #define THRD_SHUFFLE07_THRD_SHUFFLE07 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_THRD_SHUFFLE11 (DRAMC_AO_BASE_ADDRESS + 0xC20)
    #define THRD_SHUFFLE11_THRD_SHUFFLE11 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_THRD_SHUFFLE1F (DRAMC_AO_BASE_ADDRESS + 0xC24)
    #define THRD_SHUFFLE1F_THRD_SHUFFLE1F Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_THRD_SHUFFLE77 (DRAMC_AO_BASE_ADDRESS + 0xC28)
    #define THRD_SHUFFLE77_THRD_SHUFFLE77 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_THRD_SHUFFLE7A (DRAMC_AO_BASE_ADDRESS + 0xC2C)
    #define THRD_SHUFFLE7A_THRD_SHUFFLE7A Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_THRD_SHUFFLE3F (DRAMC_AO_BASE_ADDRESS + 0xC30)
    #define THRD_SHUFFLE3F_THRD_SHUFFLE3F Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_THRD_SHUFFLE23 (DRAMC_AO_BASE_ADDRESS + 0xC34)
    #define THRD_SHUFFLE23_THRD_SHUFFLE23 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_THRD_SHUFFLE20 (DRAMC_AO_BASE_ADDRESS + 0xC38)
    #define THRD_SHUFFLE20_THRD_SHUFFLE20 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_THRD_SHUFFLE38 (DRAMC_AO_BASE_ADDRESS + 0xC3C)
    #define THRD_SHUFFLE38_THRD_SHUFFLE38 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_THRD_SHUFFLE25 (DRAMC_AO_BASE_ADDRESS + 0xC40)
    #define THRD_SHUFFLE25_THRD_SHUFFLE25 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_THRD_SHUFFLE26 (DRAMC_AO_BASE_ADDRESS + 0xC44)
    #define THRD_SHUFFLE26_THRD_SHUFFLE26 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_THRD_SHUFFLE39 (DRAMC_AO_BASE_ADDRESS + 0xC48)
    #define THRD_SHUFFLE39_THRD_SHUFFLE39 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_THRD_SHUFFLE46 (DRAMC_AO_BASE_ADDRESS + 0xC4C)
    #define THRD_SHUFFLE46_THRD_SHUFFLE46 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_THRD_SHUFFLE71 (DRAMC_AO_BASE_ADDRESS + 0xC50)
    #define THRD_SHUFFLE71_THRD_SHUFFLE71 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_THRD_SHUFFLE4E (DRAMC_AO_BASE_ADDRESS + 0xC54)
    #define THRD_SHUFFLE4E_THRD_SHUFFLE4E Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_THRD_SHUFFLE49 (DRAMC_AO_BASE_ADDRESS + 0xC58)
    #define THRD_SHUFFLE49_THRD_SHUFFLE49 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_THRD_SHUFFLE12 (DRAMC_AO_BASE_ADDRESS + 0xC5C)
    #define THRD_SHUFFLE12_THRD_SHUFFLE12 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_THRD_SHUFFLE100 (DRAMC_AO_BASE_ADDRESS + 0xC60)
    #define THRD_SHUFFLE100_THRD_SHUFFLE100 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_THRD_SHUFFLE101 (DRAMC_AO_BASE_ADDRESS + 0xC64)
    #define THRD_SHUFFLE101_THRD_SHUFFLE101 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_THRD_SHUFFLE102 (DRAMC_AO_BASE_ADDRESS + 0xC68)
    #define THRD_SHUFFLE102_THRD_SHUFFLE102 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_THRD_SHUFFLE103 (DRAMC_AO_BASE_ADDRESS + 0xC6C)
    #define THRD_SHUFFLE103_THRD_SHUFFLE103 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_THRD_SHUFFLE104 (DRAMC_AO_BASE_ADDRESS + 0xC70)
    #define THRD_SHUFFLE104_THRD_SHUFFLE104 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_THRD_SHUFFLE105 (DRAMC_AO_BASE_ADDRESS + 0xC74)
    #define THRD_SHUFFLE105_THRD_SHUFFLE105 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_THRD_SHUFFLE106 (DRAMC_AO_BASE_ADDRESS + 0xC78)
    #define THRD_SHUFFLE106_THRD_SHUFFLE106 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_THRD_SHUFFLE107 (DRAMC_AO_BASE_ADDRESS + 0xC7C)
    #define THRD_SHUFFLE107_THRD_SHUFFLE107 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_THRD_SHUFFLE108 (DRAMC_AO_BASE_ADDRESS + 0xC80)
    #define THRD_SHUFFLE108_THRD_SHUFFLE108 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_THRD_SHUFFLE109 (DRAMC_AO_BASE_ADDRESS + 0xC84)
    #define THRD_SHUFFLE109_THRD_SHUFFLE109 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_THRD_SHUFFLE10A (DRAMC_AO_BASE_ADDRESS + 0xC88)
    #define THRD_SHUFFLE10A_THRD_SHUFFLE10A Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_THRD_SHUFFLE10B (DRAMC_AO_BASE_ADDRESS + 0xC8C)
    #define THRD_SHUFFLE10B_THRD_SHUFFLE10B Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_THRD_SHUFFLE70 (DRAMC_AO_BASE_ADDRESS + 0xC90)
    #define THRD_SHUFFLE70_THRD_SHUFFLE70 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_THRD_SHUFFLE72 (DRAMC_AO_BASE_ADDRESS + 0xC94)
    #define THRD_SHUFFLE72_THRD_SHUFFLE72 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_THRD_SHUFFLE115 (DRAMC_AO_BASE_ADDRESS + 0xC98)
    #define THRD_SHUFFLE115_THRD_SHUFFLE115 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_THRD_SHUFFLE116 (DRAMC_AO_BASE_ADDRESS + 0xC9C)
    #define THRD_SHUFFLE116_THRD_SHUFFLE116 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_THRD_SHUFFLE84 (DRAMC_AO_BASE_ADDRESS + 0xCA0)
    #define THRD_SHUFFLE84_THRD_SHUFFLE84 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_THRD_SHUFFLE85 (DRAMC_AO_BASE_ADDRESS + 0xCA4)
    #define THRD_SHUFFLE85_THRD_SHUFFLE85 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_THRD_SHUFFLE86 (DRAMC_AO_BASE_ADDRESS + 0xCA8)
    #define THRD_SHUFFLE86_THRD_SHUFFLE86 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_THRD_SHUFFLE87 (DRAMC_AO_BASE_ADDRESS + 0xCAC)
    #define THRD_SHUFFLE87_THRD_SHUFFLE87 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_THRD_SHUFFLE88 (DRAMC_AO_BASE_ADDRESS + 0xCB0)
    #define THRD_SHUFFLE88_THRD_SHUFFLE88 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_THRD_SHUFFLE89 (DRAMC_AO_BASE_ADDRESS + 0xCB4)
    #define THRD_SHUFFLE89_THRD_SHUFFLE89 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_THRD_SHUFFLE8A (DRAMC_AO_BASE_ADDRESS + 0xCB8)
    #define THRD_SHUFFLE8A_THRD_SHUFFLE8A Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_THRD_SHUFFLE8B (DRAMC_AO_BASE_ADDRESS + 0xCBC)
    #define THRD_SHUFFLE8B_THRD_SHUFFLE8B Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_THRD_SHUFFLE10C (DRAMC_AO_BASE_ADDRESS + 0xCC0)
    #define THRD_SHUFFLE10C_THRD_SHUFFLE10C Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_THRD_SHUFFLE10D (DRAMC_AO_BASE_ADDRESS + 0xCC4)
    #define THRD_SHUFFLE10D_THRD_SHUFFLE10D Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_THRD_SHUFFLE10E (DRAMC_AO_BASE_ADDRESS + 0xCC8)
    #define THRD_SHUFFLE10E_THRD_SHUFLFE10E Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_THRD_SHUFFLE10F (DRAMC_AO_BASE_ADDRESS + 0xCCC)
    #define THRD_SHUFFLE10F_THRD_SHUFFLE10F Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_THRD_SHUFFLE110 (DRAMC_AO_BASE_ADDRESS + 0xCD0)
    #define THRD_SHUFFLE110_THRD_SHUFFLE110 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_THRD_SHUFFLE111 (DRAMC_AO_BASE_ADDRESS + 0xCD4)
    #define THRD_SHUFFLE111_THRD_SHUFFLE111 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_THRD_SHUFFLE112 (DRAMC_AO_BASE_ADDRESS + 0xCD8)
    #define THRD_SHUFFLE112_THRD_SHUFFLE112 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_THRD_SHUFFLE113 (DRAMC_AO_BASE_ADDRESS + 0xCDC)
    #define THRD_SHUFFLE113_THRD_SHUFFLE113 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_THRD_SHUFFLE8D (DRAMC_AO_BASE_ADDRESS + 0xCE0)
    #define THRD_SHUFFLE8D_THRD_SHUFFLE8D Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_THRD_SHUFFLE8E (DRAMC_AO_BASE_ADDRESS + 0xCE4)
    #define THRD_SHUFFLE8E_THRD_SHUFFLE8E Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_THRD_SHUFFLE8F (DRAMC_AO_BASE_ADDRESS + 0xCE8)
    #define THRD_SHUFFLE8F_THRD_SHUFFLE8F Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_THRD_SHUFFLE8C (DRAMC_AO_BASE_ADDRESS + 0xCEC)
    #define THRD_SHUFFLE8C_THRD_SHUFFLE8C Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_THRD_SHUFFLE83 (DRAMC_AO_BASE_ADDRESS + 0xCF0)
    #define THRD_SHUFFLE83_THRD_SHUFFLE83 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_THRD_SHUFFLE82 (DRAMC_AO_BASE_ADDRESS + 0xCF4)
    #define THRD_SHUFFLE82_THRD_SHUFFLE82 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_THRD_SHUFFLE32 (DRAMC_AO_BASE_ADDRESS + 0xCF8)
    #define THRD_SHUFFLE32_THRD_SHUFFLE32 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_THRD_SHUFFLE140 (DRAMC_AO_BASE_ADDRESS + 0xD00)
    #define THRD_SHUFFLE140_THRD_SHUFFLE140 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_THRD_SHUFFLE141 (DRAMC_AO_BASE_ADDRESS + 0xD04)
    #define THRD_SHUFFLE141_THRD_SHUFFLE141 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_THRD_SHUFFLE142 (DRAMC_AO_BASE_ADDRESS + 0xD08)
    #define THRD_SHUFFLE142_THRD_SHUFFLE142 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_THRD_SHUFFLE143 (DRAMC_AO_BASE_ADDRESS + 0xD0C)
    #define THRD_SHUFFLE143_THRD_SHUFFLE143 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_THRD_SHUFFLE144 (DRAMC_AO_BASE_ADDRESS + 0xD10)
    #define THRD_SHUFFLE144_THRD_SHUFFLE144 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_THRD_SHUFFLE145 (DRAMC_AO_BASE_ADDRESS + 0xD14)
    #define THRD_SHUFFLE145_THRD_SHUFFLE145 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_THRD_SHUFFLE146 (DRAMC_AO_BASE_ADDRESS + 0xD18)
    #define THRD_SHUFFLE146_THRD_SHUFFLE146 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_THRD_SHUFFLE147 (DRAMC_AO_BASE_ADDRESS + 0xD1C)
    #define THRD_SHUFFLE147_THRD_SHUFFLE147 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_THRD_SHUFFLE150 (DRAMC_AO_BASE_ADDRESS + 0xD40)
    #define THRD_SHUFFLE150_THRD_SHUFFLE150 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_THRD_SHUFFLE151 (DRAMC_AO_BASE_ADDRESS + 0xD44)
    #define THRD_SHUFFLE151_THRD_SHUFFLE151 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_THRD_SHUFFLE152 (DRAMC_AO_BASE_ADDRESS + 0xD48)
    #define THRD_SHUFFLE152_THRD_SHUFFLE152 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_THRD_SHUFFLE153 (DRAMC_AO_BASE_ADDRESS + 0xD4C)
    #define THRD_SHUFFLE153_THRD_SHUFFLE153 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_THRD_SHUFFLE154 (DRAMC_AO_BASE_ADDRESS + 0xD50)
    #define THRD_SHUFFLE154_THRD_SHUFFLE154 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_THRD_SHUFFLE155 (DRAMC_AO_BASE_ADDRESS + 0xD54)
    #define THRD_SHUFFLE155_THRD_SHUFFLE155 Fld(32,0,AC_FULLDW)//[31:0]
    









///////////////////////// DDRPHY Registers ////////////////////////////////
#define PHY_FLD_FULL Fld(32,0,AC_FULLDW)//[31:0]

#define DDRPHY_BASE_ADDR PHY_A_BASE_VIRTUAL

//Page AO_1
#define DDRPHY_RXDQ0OFFC (DDRPHY_BASE_ADDR + 0x000)
    #define RXDQ0OFFC_RG_TX_ARDQS0B_DLYB Fld(4,28,AC_MSKB3)//[31:28]
    #define RXDQ0OFFC_RG_TX_ARDQS0_DLYB Fld(4,24,AC_MSKB3)//[27:24]
    #define RXDQ0OFFC_RG_TX_ARDQS0_PRE_EN Fld(1,23,AC_MSKB2)//[23:23]
    #define RXDQ0OFFC_RG_RX_ARDQP0_OFFC Fld(4,4,AC_MSKB0)//[7:4]
    #define RXDQ0OFFC_RG_RX_ARDQ0_OFFC Fld(4,0,AC_MSKB0)//[3:0]
#define DDRPHY_RXDQ1OFFC (DDRPHY_BASE_ADDR + 0x004)
    #define RXDQ1OFFC_RG_RX_ARDQ1_OFFC Fld(4,28,AC_MSKB3)//[31:28]
    #define RXDQ1OFFC_RG_RX_ARDQ2_OFFC Fld(4,24,AC_MSKB3)//[27:24]
    #define RXDQ1OFFC_RG_RX_ARDQ3_OFFC Fld(4,20,AC_MSKB2)//[23:20]
    #define RXDQ1OFFC_RG_RX_ARDQ4_OFFC Fld(4,16,AC_MSKB2)//[19:16]
    #define RXDQ1OFFC_RG_RX_ARDQ5_OFFC Fld(4,12,AC_MSKB1)//[15:12]
    #define RXDQ1OFFC_RG_RX_ARDQ6_OFFC Fld(4,8,AC_MSKB1)//[11:8]
    #define RXDQ1OFFC_RG_RX_ARDQ7_OFFC Fld(4,4,AC_MSKB0)//[7:4]
    #define RXDQ1OFFC_RG_RX_ARDQM0_OFFC Fld(4,0,AC_MSKB0)//[3:0]
#define DDRPHY_TXDQ0 (DDRPHY_BASE_ADDR + 0x008)
    #define TXDQ0_RG_TX_ARDQ_DRVN_PRE_B0 Fld(4,28,AC_MSKB3)//[31:28]
    #define TXDQ0_RG_TX_ARDQ_DVVP_PRE_B0 Fld(4,24,AC_MSKB3)//[27:24]
    #define TXDQ0_RG_TX_ARDQ_PRE_EN_B0 Fld(1,23,AC_MSKB2)//[23:23]
    #define TXDQ0_RG_TX_ARDQ_OE_DIS_B0 Fld(1,21,AC_MSKB2)//[21:21]
    #define TXDQ0_RG_TX_ARDQ_ODTEN_DIS_B0 Fld(1,20,AC_MSKB2)//[20:20]
    #define TXDQ0_RG_TX_ARDQM0_OE_DIS Fld(1,19,AC_MSKB2)//[19:19]
    #define TXDQ0_RG_TX_ARDQM0_ODTEN_DIS Fld(1,18,AC_MSKB2)//[18:18]
    #define TXDQ0_RG_TX_ARDQS0_OE_DIS Fld(1,17,AC_MSKB2)//[17:17]
    #define TXDQ0_RG_TX_ARDQS0_ODTEN_DIS Fld(1,16,AC_MSKB2)//[16:16]
    #define TXDQ0_RG_TX_ARDQ_PULL_UP_B0 Fld(1,7,AC_MSKB0)//[7:7]
    #define TXDQ0_RG_TX_ARDQ_PULL_DN_B0 Fld(1,6,AC_MSKB0)//[6:6]
    #define TXDQ0_RG_TX_ARDQM0_PULL_UP Fld(1,5,AC_MSKB0)//[5:5]
    #define TXDQ0_RG_TX_ARDQM0_PULL_DN Fld(1,4,AC_MSKB0)//[4:4]
    #define TXDQ0_RG_TX_ARDQS0_PULL_UP Fld(1,3,AC_MSKB0)//[3:3]
    #define TXDQ0_RG_TX_ARDQS0_PULL_DN Fld(1,2,AC_MSKB0)//[2:2]
    #define TXDQ0_RG_TX_ARDQS0B_PULL_UP Fld(1,1,AC_MSKB0)//[1:1]
    #define TXDQ0_RG_TX_ARDQS0B_PULL_DN Fld(1,0,AC_MSKB0)//[0:0]
#define DDRPHY_TXDQ1 (DDRPHY_BASE_ADDR + 0x00C)
    #define TXDQ1_RG_PHY_DRV_HW Fld(1,31,AC_MSKB3)//[31:31]
    #define TXDQ1_RG_TX_ARDQ_ODTN_B0 Fld(5,24,AC_MSKB3)//[28:24]
    #define TXDQ1_RG_TX_ARDQ_ODTP_B0 Fld(5,16,AC_MSKB2)//[20:16]
    #define TXDQ1_RG_TX_ARDQ_DRVN_B0 Fld(5,8,AC_MSKB1)//[12:8]
    #define TXDQ1_RG_TX_ARDQ_DRVP_B0 Fld(5,0,AC_MSKB0)//[4:0]
#define DDRPHY_TXDQ2 (DDRPHY_BASE_ADDR + 0x010)
    #define TXDQ2_RG_TX_ARDQS0_ODTN Fld(5,24,AC_MSKB3)//[28:24]
    #define TXDQ2_RG_TX_ARDQS0_ODTP Fld(5,16,AC_MSKB2)//[20:16]
    #define TXDQ2_RG_TX_ARDQS0_DRVN Fld(5,8,AC_MSKB1)//[12:8]
    #define TXDQ2_RG_TX_ARDQS0_DRVP Fld(5,0,AC_MSKB0)//[4:0]
#define DDRPHY_TXDQ3 (DDRPHY_BASE_ADDR + 0x014)
    #define TXDQ3_RG_ARDQ_REV_B0 Fld(16,16,AC_FULLW32)//[31:16]
    #define TXDQ3_RG_RX_ARDQS0_DQSIEN_DLY Fld(4,12,AC_MSKB1)//[15:12]
    #define TXDQ3_RG_RX_ARDQ_OFFC_EN_B0 Fld(1,11,AC_MSKB1)//[11:11]
    #define TXDQ3_RG_RX_ARDQ_STBENCMP_EN_B0 Fld(1,10,AC_MSKB1)//[10:10]
    #define TXDQ3_RG_RX_ARDQS0_DQSIENMODE Fld(1,9,AC_MSKB1)//[9:9]
    #define TXDQ3_RG_RX_ARDQS0_STBEN_RESETB Fld(1,8,AC_MSKB1)//[8:8]
    #define TXDQ3_RG_RX_ARDQ_IN_BUFF_EN_B0 Fld(1,7,AC_MSKB0)//[7:7]
    #define TXDQ3_RG_RX_ARDQM0_IN_BUFF_EN Fld(1,6,AC_MSKB0)//[6:6]
    #define TXDQ3_RG_RX_ARDQS0_IN_BUFF_EN Fld(1,5,AC_MSKB0)//[5:5]
    #define TXDQ3_RG_RX_ARDQ_STBEN_RESETB_B0 Fld(1,4,AC_MSKB0)//[4:4]
    #define TXDQ3_RG_ARDQ_RESETB_B0 Fld(1,3,AC_MSKB0)//[3:3]
    #define TXDQ3_RG_TX_ARDQ_EN_B0 Fld(1,2,AC_MSKB0)//[2:2]
    #define TXDQ3_RG_RX_ARDQ_SMT_EN_B0 Fld(1,1,AC_MSKB0)//[1:1]
    #define TXDQ3_RG_ARDQ_ATPG_EN_B0 Fld(1,0,AC_MSKB0)//[0:0]
#define DDRPHY_EYE1 (DDRPHY_BASE_ADDR + 0x018)
    #define EYE1_RG_RX_ARDQ_EYE_R_DLY_B0 Fld(6,24,AC_MSKB3)//[29:24]
    #define EYE1_RG_RX_ARDQ_EYE_F_DLY_B0 Fld(6,16,AC_MSKB2)//[21:16]
    #define EYE1_RG_RX_ARDQS_EYE_R_DLY_B0 Fld(7,8,AC_MSKB1)//[14:8]
    #define EYE1_RG_RX_ARDQS_EYE_F_DLY_B0 Fld(7,0,AC_MSKB0)//[6:0]
#define DDRPHY_EYE2 (DDRPHY_BASE_ADDR + 0x01C)
    #define EYE2_RG_RX_ARDQS0_DVS_DLY Fld(4,28,AC_MSKB3)//[31:28]
    #define EYE2_RG_RX_ARDQ_EYE_STBEN_RESETB_B0 Fld(1,25,AC_MSKB3)//[25:25]
    #define EYE2_RG_RX_ARDQ_EYE_EN_B0 Fld(1,24,AC_MSKB3)//[24:24]
    #define EYE2_RG_RX_ARDQ_EYE_SEL_B0 Fld(4,20,AC_MSKB2)//[23:20]
    #define EYE2_RG_RX_ARDQ_EYE_VREF_EN_B0 Fld(1,17,AC_MSKB2)//[17:17]
    #define EYE2_RG_RX_ARDQ_VREF_EN_B0 Fld(1,16,AC_MSKB2)//[16:16]
    #define EYE2_RG_RX_ARDQ_EYE_VREF_SEL_B0 Fld(6,8,AC_MSKB1)//[13:8]
    #define EYE2_RG_RX_ARDQ_VREF_SEL_B0 Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_EYE3 (DDRPHY_BASE_ADDR + 0x020)
    #define EYE3_RG_RX_ARDQ_EYE_OE_GATE_EN_B0 Fld(1,28,AC_MSKB3)//[28:28]
    #define EYE3_RG_RX_ARDQ_EYE_DLY_DQS_BYPASS_B0 Fld(1,24,AC_MSKB3)//[24:24]
    #define EYE3_RG_TX_ARDQ_DDR3_SEL_B0 Fld(1,19,AC_MSKB2)//[19:19]
    #define EYE3_RG_RX_ARDQ_DDR3_SEL_B0 Fld(1,18,AC_MSKB2)//[18:18]
    #define EYE3_RG_TX_ARDQ_DDR4_SEL_B0 Fld(1,17,AC_MSKB2)//[17:17]
    #define EYE3_RG_RX_ARDQ_DDR4_SEL_B0 Fld(1,16,AC_MSKB2)//[16:16]
    #define EYE3_RG_RX_ARDQ_BIAS_VREF_SEL_B0 Fld(2,14,AC_MSKB1)//[15:14]
    #define EYE3_RG_RX_ARDQ_BIAS_EN_B0 Fld(1,12,AC_MSKB1)//[12:12]
    #define EYE3_RG_RX_ARDQ_O1_SEL_B0 Fld(1,9,AC_MSKB1)//[9:9]
    #define EYE3_RG_RX_ARDQ_LPBK_EN_B0 Fld(1,8,AC_MSKB1)//[8:8]
    #define EYE3_RG_TX_ARDQ_SER_MODE_B0 Fld(1,4,AC_MSKB0)//[4:4]
    #define EYE3_RG_RX_ARDQ_BIAS_PS_B0 Fld(2,0,AC_MSKB0)//[1:0]
#define DDRPHY_TXDQ4 (DDRPHY_BASE_ADDR + 0x024)
    #define TXDQ4_RK0_TX_ARDQ0_DLY Fld(4,28,AC_MSKB3)//[31:28]
    #define TXDQ4_RK0_TX_ARDQ1_DLY Fld(4,24,AC_MSKB3)//[27:24]
    #define TXDQ4_RK0_TX_ARDQ2_DLY Fld(4,20,AC_MSKB2)//[23:20]
    #define TXDQ4_RK0_TX_ARDQ3_DLY Fld(4,16,AC_MSKB2)//[19:16]
    #define TXDQ4_RK0_TX_ARDQ4_DLY Fld(4,12,AC_MSKB1)//[15:12]
    #define TXDQ4_RK0_TX_ARDQ5_DLY Fld(4,8,AC_MSKB1)//[11:8]
    #define TXDQ4_RK0_TX_ARDQ6_DLY Fld(4,4,AC_MSKB0)//[7:4]
    #define TXDQ4_RK0_TX_ARDQ7_DLY Fld(4,0,AC_MSKB0)//[3:0]
#define DDRPHY_TXDQ5 (DDRPHY_BASE_ADDR + 0x028)
    #define TXDQ5_RK0_TX_ARDQP0_DLY Fld(4,12,AC_MSKB1)//[15:12]
    #define TXDQ5_RK0_TX_ARDQM0_DLY Fld(4,8,AC_MSKB1)//[11:8]
    #define TXDQ5_RK0_TX_ARDQS0_DLY Fld(4,4,AC_MSKB0)//[7:4]
    #define TXDQ5_RK0_TX_ARDQS0B_DLY Fld(4,0,AC_MSKB0)//[3:0]
#define DDRPHY_RXDQ1 (DDRPHY_BASE_ADDR + 0x02C)
    #define RXDQ1_RK0_RX_ARDQ0_R_DLY Fld(6,24,AC_MSKB3)//[29:24]
    #define RXDQ1_RK0_RX_ARDQ0_F_DLY Fld(6,16,AC_MSKB2)//[21:16]
    #define RXDQ1_RK0_RX_ARDQ1_R_DLY Fld(6,8,AC_MSKB1)//[13:8]
    #define RXDQ1_RK0_RX_ARDQ1_F_DLY Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_RXDQ2 (DDRPHY_BASE_ADDR + 0x030)
    #define RXDQ2_RK0_RX_ARDQ2_R_DLY Fld(6,24,AC_MSKB3)//[29:24]
    #define RXDQ2_RK0_RX_ARDQ2_F_DLY Fld(6,16,AC_MSKB2)//[21:16]
    #define RXDQ2_RK0_RX_ARDQ3_R_DLY Fld(6,8,AC_MSKB1)//[13:8]
    #define RXDQ2_RK0_RX_ARDQ3_F_DLY Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_RXDQ3 (DDRPHY_BASE_ADDR + 0x034)
    #define RXDQ3_RK0_RX_ARDQ4_R_DLY Fld(6,24,AC_MSKB3)//[29:24]
    #define RXDQ3_RK0_RX_ARDQ4_F_DLY Fld(6,16,AC_MSKB2)//[21:16]
    #define RXDQ3_RK0_RX_ARDQ5_R_DLY Fld(6,8,AC_MSKB1)//[13:8]
    #define RXDQ3_RK0_RX_ARDQ5_F_DLY Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_RXDQ4 (DDRPHY_BASE_ADDR + 0x038)
    #define RXDQ4_RK0_RX_ARDQ6_R_DLY Fld(6,24,AC_MSKB3)//[29:24]
    #define RXDQ4_RK0_RX_ARDQ6_F_DLY Fld(6,16,AC_MSKB2)//[21:16]
    #define RXDQ4_RK0_RX_ARDQ7_R_DLY Fld(6,8,AC_MSKB1)//[13:8]
    #define RXDQ4_RK0_RX_ARDQ7_F_DLY Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_RXDQ5 (DDRPHY_BASE_ADDR + 0x03C)
    #define RXDQ5_RK0_RX_ARDQM0_R_DLY Fld(6,24,AC_MSKB3)//[29:24]
    #define RXDQ5_RK0_RX_ARDQM0_F_DLY Fld(6,16,AC_MSKB2)//[21:16]
    #define RXDQ5_RK0_RX_ARDQS0_R_DLY Fld(7,8,AC_MSKB1)//[14:8]
    #define RXDQ5_RK0_RX_ARDQS0_F_DLY Fld(7,0,AC_MSKB0)//[6:0]
#define DDRPHY_TXDQ6 (DDRPHY_BASE_ADDR + 0x040)
    #define TXDQ6_RK1_TX_ARDQ0_DLY Fld(4,28,AC_MSKB3)//[31:28]
    #define TXDQ6_RK1_TX_ARDQ1_DLY Fld(4,24,AC_MSKB3)//[27:24]
    #define TXDQ6_RK1_TX_ARDQ2_DLY Fld(4,20,AC_MSKB2)//[23:20]
    #define TXDQ6_RK1_TX_ARDQ3_DLY Fld(4,16,AC_MSKB2)//[19:16]
    #define TXDQ6_RK1_TX_ARDQ4_DLY Fld(4,12,AC_MSKB1)//[15:12]
    #define TXDQ6_RK1_TX_ARDQ5_DLY Fld(4,8,AC_MSKB1)//[11:8]
    #define TXDQ6_RK1_TX_ARDQ6_DLY Fld(4,4,AC_MSKB0)//[7:4]
    #define TXDQ6_RK1_TX_ARDQ7_DLY Fld(4,0,AC_MSKB0)//[3:0]
#define DDRPHY_TXDQ7 (DDRPHY_BASE_ADDR + 0x044)
    #define TXDQ7_RK1_TX_ARDQP0_DLY Fld(4,12,AC_MSKB1)//[15:12]
    #define TXDQ7_RK1_TX_ARDQM0_DLY Fld(4,8,AC_MSKB1)//[11:8]
    #define TXDQ7_RK1_TX_ARDQS0_DLY Fld(4,4,AC_MSKB0)//[7:4]
    #define TXDQ7_RK1_TX_ARDQS0B_DLY Fld(4,0,AC_MSKB0)//[3:0]
#define DDRPHY_RXDQ6 (DDRPHY_BASE_ADDR + 0x048)
    #define RXDQ6_RK1_RX_ARDQ0_R_DLY Fld(6,24,AC_MSKB3)//[29:24]
    #define RXDQ6_RK1_RX_ARDQ0_F_DLY Fld(6,16,AC_MSKB2)//[21:16]
    #define RXDQ6_RK1_RX_ARDQ1_R_DLY Fld(6,8,AC_MSKB1)//[13:8]
    #define RXDQ6_RK1_RX_ARDQ1_F_DLY Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_RXDQ7 (DDRPHY_BASE_ADDR + 0x04C)
    #define RXDQ7_RK1_RX_ARDQ2_R_DLY Fld(6,24,AC_MSKB3)//[29:24]
    #define RXDQ7_RK1_RX_ARDQ2_F_DLY Fld(6,16,AC_MSKB2)//[21:16]
    #define RXDQ7_RK1_RX_ARDQ3_R_DLY Fld(6,8,AC_MSKB1)//[13:8]
    #define RXDQ7_RK1_RX_ARDQ3_F_DLY Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_RXDQ8 (DDRPHY_BASE_ADDR + 0x050)
    #define RXDQ8_RK1_RX_ARDQ4_R_DLY Fld(6,24,AC_MSKB3)//[29:24]
    #define RXDQ8_RK1_RX_ARDQ4_F_DLY Fld(6,16,AC_MSKB2)//[21:16]
    #define RXDQ8_RK1_RX_ARDQ5_R_DLY Fld(6,8,AC_MSKB1)//[13:8]
    #define RXDQ8_RK1_RX_ARDQ5_F_DLY Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_RXDQ9 (DDRPHY_BASE_ADDR + 0x054)
    #define RXDQ9_RK1_RX_ARDQ6_R_DLY Fld(6,24,AC_MSKB3)//[29:24]
    #define RXDQ9_RK1_RX_ARDQ6_F_DLY Fld(6,16,AC_MSKB2)//[21:16]
    #define RXDQ9_RK1_RX_ARDQ7_R_DLY Fld(6,8,AC_MSKB1)//[13:8]
    #define RXDQ9_RK1_RX_ARDQ7_F_DLY Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_RXDQ10 (DDRPHY_BASE_ADDR + 0x058)
    #define RXDQ10_RK1_RX_ARDQM0_R_DLY Fld(6,24,AC_MSKB3)//[29:24]
    #define RXDQ10_RK1_RX_ARDQM0_F_DLY Fld(6,16,AC_MSKB2)//[21:16]
    #define RXDQ10_RK1_RX_ARDQS0_R_DLY Fld(7,8,AC_MSKB1)//[14:8]
    #define RXDQ10_RK1_RX_ARDQS0_F_DLY Fld(7,0,AC_MSKB0)//[6:0]
#define DDRPHY_RXDQ11 (DDRPHY_BASE_ADDR + 0x060)
    #define RXDQ11_RG_TX_ARDQS1B_DLYB Fld(4,28,AC_MSKB3)//[31:28]
    #define RXDQ11_RG_TX_ARDQS1_DLYB Fld(4,24,AC_MSKB3)//[27:24]
    #define RXDQ11_RG_TX_ARDQS1_PRE_EN Fld(1,23,AC_MSKB2)//[23:23]
    #define RXDQ11_RG_RX_ARDQP1_OFFC Fld(4,4,AC_MSKB0)//[7:4]
    #define RXDQ11_RG_RX_ARDQ8_OFFC Fld(4,0,AC_MSKB0)//[3:0]
#define DDRPHY_RXDQ12 (DDRPHY_BASE_ADDR + 0x064)
    #define RXDQ12_RG_RX_ARDQ9_OFFC Fld(4,28,AC_MSKB3)//[31:28]
    #define RXDQ12_RG_RX_ARDQ10_OFFC Fld(4,24,AC_MSKB3)//[27:24]
    #define RXDQ12_RG_RX_ARDQ11_OFFC Fld(4,20,AC_MSKB2)//[23:20]
    #define RXDQ12_RG_RX_ARDQ12_OFFC Fld(4,16,AC_MSKB2)//[19:16]
    #define RXDQ12_RG_RX_ARDQ13_OFFC Fld(4,12,AC_MSKB1)//[15:12]
    #define RXDQ12_RG_RX_ARDQ14_OFFC Fld(4,8,AC_MSKB1)//[11:8]
    #define RXDQ12_RG_RX_ARDQ15_OFFC Fld(4,4,AC_MSKB0)//[7:4]
    #define RXDQ12_RG_RX_ARDQM1_OFFC Fld(4,0,AC_MSKB0)//[3:0]
#define DDRPHY_TXDQ8 (DDRPHY_BASE_ADDR + 0x068)
    #define TXDQ8_RG_TX_ARDQ_DRVN_PRE_B1 Fld(4,28,AC_MSKB3)//[31:28]
    #define TXDQ8_RG_TX_ARDQ_DRVP_PRE_B1 Fld(4,24,AC_MSKB3)//[27:24]
    #define TXDQ8_RG_TX_ARDQ_PRE_EN_B1 Fld(1,23,AC_MSKB2)//[23:23]
    #define TXDQ8_RG_TX_ARDQ_OE_DIS_B1 Fld(1,21,AC_MSKB2)//[21:21]
    #define TXDQ8_RG_TX_ARDQ_ODTEN_DIS_B1 Fld(1,20,AC_MSKB2)//[20:20]
    #define TXDQ8_RG_TX_ARDQM1_OE_DIS Fld(1,19,AC_MSKB2)//[19:19]
    #define TXDQ8_RG_TX_ARDQM1_ODTEN_DIS Fld(1,18,AC_MSKB2)//[18:18]
    #define TXDQ8_RG_TX_ARDQS1_OE_DIS Fld(1,17,AC_MSKB2)//[17:17]
    #define TXDQ8_RG_TX_ARDQS1_ODTEN_DIS Fld(1,16,AC_MSKB2)//[16:16]
    #define TXDQ8_RG_TX_ARDQ_PULL_UP_B1 Fld(1,7,AC_MSKB0)//[7:7]
    #define TXDQ8_RG_TX_ARDQ_PULL_DN_B1 Fld(1,6,AC_MSKB0)//[6:6]
    #define TXDQ8_RG_TX_ARDQM1_PULL_UP Fld(1,5,AC_MSKB0)//[5:5]
    #define TXDQ8_RG_TX_ARDQM1_PULL_DN Fld(1,4,AC_MSKB0)//[4:4]
    #define TXDQ8_RG_TX_ARDQS1_PULL_UP Fld(1,3,AC_MSKB0)//[3:3]
    #define TXDQ8_RG_TX_ARDQS1_PULL_DN Fld(1,2,AC_MSKB0)//[2:2]
    #define TXDQ8_RG_TX_ARDQS1B_PULL_UP Fld(1,1,AC_MSKB0)//[1:1]
    #define TXDQ8_RG_TX_ARDQS1B_PULL_DN Fld(1,0,AC_MSKB0)//[0:0]
#define DDRPHY_TXDQ9 (DDRPHY_BASE_ADDR + 0x06C)
    #define TXDQ9_RG_TX_ARDQ_ODTN_B1 Fld(5,24,AC_MSKB3)//[28:24]
    #define TXDQ9_RG_TX_ARDQ_ODTP_B1 Fld(5,16,AC_MSKB2)//[20:16]
    #define TXDQ9_RG_TX_ARDQ_DRVN_B1 Fld(5,8,AC_MSKB1)//[12:8]
    #define TXDQ9_RG_TX_ARDQ_DRVP_B1 Fld(5,0,AC_MSKB0)//[4:0]
#define DDRPHY_TXDQ10 (DDRPHY_BASE_ADDR + 0x070)
    #define TXDQ10_RG_TX_ARDQS1_ODTN Fld(5,24,AC_MSKB3)//[28:24]
    #define TXDQ10_RG_TX_ARDQS1_ODTP Fld(5,16,AC_MSKB2)//[20:16]
    #define TXDQ10_RG_TX_ARDQS1_DRVN Fld(5,8,AC_MSKB1)//[12:8]
    #define TXDQ10_RG_TX_ARDQS1_DRVP Fld(5,0,AC_MSKB0)//[4:0]
#define DDRPHY_RXDQ13 (DDRPHY_BASE_ADDR + 0x074)
    #define RXDQ13_RG_ARDQ_REV_B1 Fld(16,16,AC_FULLW32)//[31:16]
    #define RXDQ13_RG_RX_ARDQS1_DQSIEN_DLY Fld(4,12,AC_MSKB1)//[15:12]
    #define RXDQ13_RG_RX_ARDQ_OFFC_EN_B1 Fld(1,11,AC_MSKB1)//[11:11]
    #define RXDQ13_RG_RX_ARDQ_STBENCMP_EN_B1 Fld(1,10,AC_MSKB1)//[10:10]
    #define RXDQ13_RG_RX_ARDQS1_DQSIENMODE Fld(1,9,AC_MSKB1)//[9:9]
    #define RXDQ13_RG_RX_ARDQS1_STBEN_RESETB Fld(1,8,AC_MSKB1)//[8:8]
    #define RXDQ13_RG_RX_ARDQ_IN_BUFF_EN_B1 Fld(1,7,AC_MSKB0)//[7:7]
    #define RXDQ13_RG_RX_ARDQM1_IN_BUFF_EN Fld(1,6,AC_MSKB0)//[6:6]
    #define RXDQ13_RG_RX_ARDQS1_IN_BUFF_EN Fld(1,5,AC_MSKB0)//[5:5]
    #define RXDQ13_RG_RX_ARDQ_STBEN_RESETB_B1 Fld(1,4,AC_MSKB0)//[4:4]
    #define RXDQ13_RG_ARDQ_RESETB_B1 Fld(1,3,AC_MSKB0)//[3:3]
    #define RXDQ13_RG_TX_ARDQ_EN_B1 Fld(1,2,AC_MSKB0)//[2:2]
    #define RXDQ13_RG_RX_ARDQ_SMT_EN_B1 Fld(1,1,AC_MSKB0)//[1:1]
    #define RXDQ13_RG_ARDQ_ATPG_EN_B1 Fld(1,0,AC_MSKB0)//[0:0]
#define DDRPHY_EYEB1 (DDRPHY_BASE_ADDR + 0x078)
    #define EYEB1_RG_RX_ARDQ_EYE_R_DLY_B1 Fld(6,24,AC_MSKB3)//[29:24]
    #define EYEB1_RG_RX_ARDQ_EYE_F_DLY_B1 Fld(6,16,AC_MSKB2)//[21:16]
    #define EYEB1_RG_RX_ARDQS_EYE_R_DLY_B1 Fld(7,8,AC_MSKB1)//[14:8]
    #define EYEB1_RG_RX_ARDQS_EYE_F_DLY_B1 Fld(7,0,AC_MSKB0)//[6:0]
#define DDRPHY_EYEB1_2 (DDRPHY_BASE_ADDR + 0x07C)
    #define EYEB1_2_RG_RX_ARDQS1_DVS_DLY Fld(4,28,AC_MSKB3)//[31:28]
    #define EYEB1_2_RG_RX_ARDQ_EYE_STBEN_RESETB_B1 Fld(1,25,AC_MSKB3)//[25:25]
    #define EYEB1_2_RG_RX_ARDQ_EYE_EN_B1 Fld(1,24,AC_MSKB3)//[24:24]
    #define EYEB1_2_RG_RX_ARDQ_EYE_SEL_B1 Fld(4,20,AC_MSKB2)//[23:20]
    #define EYEB1_2_RG_RX_ARDQ_EYE_VREF_EN_B1 Fld(1,17,AC_MSKB2)//[17:17]
    #define EYEB1_2_RG_RX_ARDQ_VREF_EN_B1 Fld(1,16,AC_MSKB2)//[16:16]
    #define EYEB1_2_RG_RX_ARDQ_EYE_VREF_SEL_B1 Fld(6,8,AC_MSKB1)//[13:8]
    #define EYEB1_2_RG_RX_ARDQ_VREF_SEL_B1 Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_EYEB1_3 (DDRPHY_BASE_ADDR + 0x080)
    #define EYEB1_3_RG_RX_ARDQ_EYE_OE_GATE_EN_B1 Fld(1,28,AC_MSKB3)//[28:28]
    #define EYEB1_3_RG_RX_ARDQ_EYE_DLY_DQS_BYPASS_B1 Fld(1,24,AC_MSKB3)//[24:24]
    #define EYEB1_3_RG_TX_ARDQ_DDR3_SEL_B1 Fld(1,19,AC_MSKB2)//[19:19]
    #define EYEB1_3_RG_RX_ARDQ_DDR3_SEL_B1 Fld(1,18,AC_MSKB2)//[18:18]
    #define EYEB1_3_RG_TX_ARDQ_DDR4_SEL_B1 Fld(1,17,AC_MSKB2)//[17:17]
    #define EYEB1_3_RG_RX_ARDQ_DDR4_SEL_B1 Fld(1,16,AC_MSKB2)//[16:16]
    #define EYEB1_3_RG_RX_ARDQ_BIAS_VREF_SEL_B1 Fld(2,14,AC_MSKB1)//[15:14]
    #define EYEB1_3_RG_RX_ARDQ_BIAS_EN_B1 Fld(1,12,AC_MSKB1)//[12:12]
    #define EYEB1_3_RG_RX_ARDQ_O1_SEL_B1 Fld(1,9,AC_MSKB1)//[9:9]
    #define EYEB1_3_RG_RX_ARDQ_LPBK_EN_B1 Fld(1,8,AC_MSKB1)//[8:8]
    #define EYEB1_3_RG_TX_ARDQ_SER_MODE_B1 Fld(1,4,AC_MSKB0)//[4:4]
    #define EYEB1_3_RG_RX_ARDQ_BIAS_PS_B1 Fld(1,0,AC_MSKB0)//[0:0]
#define DDRPHY_TXB1 (DDRPHY_BASE_ADDR + 0x084)
    #define TXB1_RK0_TX_ARDQ8_DLY Fld(4,28,AC_MSKB3)//[31:28]
    #define TXB1_RK0_TX_ARDQ9_DLY Fld(4,24,AC_MSKB3)//[27:24]
    #define TXB1_RK0_TX_ARDQ10_DLY Fld(4,20,AC_MSKB2)//[23:20]
    #define TXB1_RK0_TX_ARDQ11_DLY Fld(4,16,AC_MSKB2)//[19:16]
    #define TXB1_RK0_TX_ARDQ12_DLY Fld(4,12,AC_MSKB1)//[15:12]
    #define TXB1_RK0_TX_ARDQ13_DLY Fld(4,8,AC_MSKB1)//[11:8]
    #define TXB1_RK0_TX_ARDQ14_DLY Fld(4,4,AC_MSKB0)//[7:4]
    #define TXB1_RK0_TX_ARDQ15_DLY Fld(4,0,AC_MSKB0)//[3:0]
#define DDRPHY_TXB1_2 (DDRPHY_BASE_ADDR + 0x088)
    #define TXB1_2_RK0_TX_ARDQP1_DLY Fld(4,12,AC_MSKB1)//[15:12]
    #define TXB1_2_RK0_TX_ARDQM1_DLY Fld(4,8,AC_MSKB1)//[11:8]
    #define TXB1_2_RK0_TX_ARDQS1_DLY Fld(4,4,AC_MSKB0)//[7:4]
    #define TXB1_2_RK0_TX_ARDQS1B_DLY Fld(4,0,AC_MSKB0)//[3:0]
#define DDRPHY_RXB1 (DDRPHY_BASE_ADDR + 0x08C)
    #define RXB1_RK0_RX_ARDQ8_R_DLY Fld(6,24,AC_MSKB3)//[29:24]
    #define RXB1_RK0_RX_ARDQ8_F_DLY Fld(6,16,AC_MSKB2)//[21:16]
    #define RXB1_RK0_RX_ARDQ9_R_DLY Fld(6,8,AC_MSKB1)//[13:8]
    #define RXB1_RK0_RX_ARDQ9_F_DLY Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_RXB1_2 (DDRPHY_BASE_ADDR + 0x090)
    #define RXB1_2_RK0_RX_ARDQ10_R_DLY Fld(6,24,AC_MSKB3)//[29:24]
    #define RXB1_2_RK0_RX_ARDQ10_F_DLY Fld(6,16,AC_MSKB2)//[21:16]
    #define RXB1_2_RK0_RX_ARDQ11_R_DLY Fld(6,8,AC_MSKB1)//[13:8]
    #define RXB1_2_RK0_RX_ARDQ11_F_DLY Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_RXB1_3 (DDRPHY_BASE_ADDR + 0x094)
    #define RXB1_3_RK0_RX_ARDQ12_R_DLY Fld(6,24,AC_MSKB3)//[29:24]
    #define RXB1_3_RK0_RX_ARDQ12_F_DLY Fld(6,16,AC_MSKB2)//[21:16]
    #define RXB1_3_RK0_RX_ARDQ13_R_DLY Fld(6,8,AC_MSKB1)//[13:8]
    #define RXB1_3_RK0_RX_ARDQ13_F_DLY Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_RXB1_4 (DDRPHY_BASE_ADDR + 0x098)
    #define RXB1_4_RK0_RX_ARDQ14_R_DLY Fld(6,24,AC_MSKB3)//[29:24]
    #define RXB1_4_RK0_RX_ARDQ14_F_DLY Fld(6,16,AC_MSKB2)//[21:16]
    #define RXB1_4_RK0_RX_ARDQ15_R_DLY Fld(6,8,AC_MSKB1)//[13:8]
    #define RXB1_4_RK0_RX_ARDQ15_F_DLY Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_RXB1_5 (DDRPHY_BASE_ADDR + 0x09C)
    #define RXB1_5_RK0_RX_ARDQM1_R_DLY Fld(6,24,AC_MSKB3)//[29:24]
    #define RXB1_5_RK0_RX_ARDQM1_F_DLY Fld(6,16,AC_MSKB2)//[21:16]
    #define RXB1_5_RK0_RX_ARDQS1_R_DLY Fld(7,8,AC_MSKB1)//[14:8]
    #define RXB1_5_RK0_RX_ARDQS1_F_DLY Fld(7,0,AC_MSKB0)//[6:0]
#define DDRPHY_TXRK1_B1 (DDRPHY_BASE_ADDR + 0x0A0)
    #define TXRK1_B1_RK1_TX_ARDQ8_DLY Fld(4,28,AC_MSKB3)//[31:28]
    #define TXRK1_B1_RK1_TX_ARDQ9_DLY Fld(4,24,AC_MSKB3)//[27:24]
    #define TXRK1_B1_RK1_TX_ARDQ10_DLY Fld(4,20,AC_MSKB2)//[23:20]
    #define TXRK1_B1_RK1_TX_ARDQ11_DLY Fld(4,16,AC_MSKB2)//[19:16]
    #define TXRK1_B1_RK1_TX_ARDQ12_DLY Fld(4,12,AC_MSKB1)//[15:12]
    #define TXRK1_B1_RK1_TX_ARDQ13_DLY Fld(4,8,AC_MSKB1)//[11:8]
    #define TXRK1_B1_RK1_TX_ARDQ14_DLY Fld(4,4,AC_MSKB0)//[7:4]
    #define TXRK1_B1_RK1_TX_ARDQ15_DLY Fld(4,0,AC_MSKB0)//[3:0]
#define DDRPHY_TXRK1_B1_2 (DDRPHY_BASE_ADDR + 0x0A4)
    #define TXRK1_B1_2_RK1_TX_ARDQP1_DLY Fld(4,12,AC_MSKB1)//[15:12]
    #define TXRK1_B1_2_RK1_TX_ARDQM1_DLY Fld(4,8,AC_MSKB1)//[11:8]
    #define TXRK1_B1_2_RK1_TX_ARDQS1_DLY Fld(4,4,AC_MSKB0)//[7:4]
    #define TXRK1_B1_2_RK1_TX_ARDQS1B_DLY Fld(4,0,AC_MSKB0)//[3:0]
#define DDRPHY_TXRK1_B1_3 (DDRPHY_BASE_ADDR + 0x0A8)
    #define TXRK1_B1_3_RK1_RX_ARDQ8_R_DLY Fld(6,24,AC_MSKB3)//[29:24]
    #define TXRK1_B1_3_RK1_RX_ARDQ8_F_DLY Fld(6,16,AC_MSKB2)//[21:16]
    #define TXRK1_B1_3_RK1_RX_ARDQ9_R_DLY Fld(6,8,AC_MSKB1)//[13:8]
    #define TXRK1_B1_3_RK1_RX_ARDQ9_F_DLY Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_RXRK1_B1 (DDRPHY_BASE_ADDR + 0x0AC)
    #define RXRK1_B1_RK1_RX_ARDQ10_R_DLY Fld(6,24,AC_MSKB3)//[29:24]
    #define RXRK1_B1_RK1_RX_ARDQ10_F_DLY Fld(6,16,AC_MSKB2)//[21:16]
    #define RXRK1_B1_RK1_RX_ARDQ11_R_DLY Fld(6,8,AC_MSKB1)//[13:8]
    #define RXRK1_B1_RK1_RX_ARDQ11_F_DLY Fld(6,0,AC_MSKB0)//[5:0]

//Page AO_2
#define DDRPHY_RXRK1_B1_2 (DDRPHY_BASE_ADDR + 0x0B0)
    #define RXRK1_B1_2_RK1_RX_ARDQ12_R_DLY Fld(6,24,AC_MSKB3)//[29:24]
    #define RXRK1_B1_2_RK1_RX_ARDQ12_F_DLY Fld(6,16,AC_MSKB2)//[21:16]
    #define RXRK1_B1_2_RK1_RX_ARDQ13_R_DLY Fld(6,8,AC_MSKB1)//[13:8]
    #define RXRK1_B1_2_RK1_RX_ARDQ13_F_DLY Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_RXRK1_B1_3 (DDRPHY_BASE_ADDR + 0x0B4)
    #define RXRK1_B1_3_RK1_RX_ARDQ14_R_DLY Fld(6,24,AC_MSKB3)//[29:24]
    #define RXRK1_B1_3_RK1_RX_ARDQ14_F_DLY Fld(6,16,AC_MSKB2)//[21:16]
    #define RXRK1_B1_3_RK1_RX_ARDQ15_R_DLY Fld(6,8,AC_MSKB1)//[13:8]
    #define RXRK1_B1_3_RK1_RX_ARDQ15_F_DLY Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_RXRK1_B1_4 (DDRPHY_BASE_ADDR + 0x0B8)
    #define RXRK1_B1_4_RK1_RX_ARDQM1_R_DLY Fld(6,24,AC_MSKB3)//[29:24]
    #define RXRK1_B1_4_RK1_RX_ARDQM1_F_DLY Fld(6,16,AC_MSKB2)//[21:16]
    #define RXRK1_B1_4_RK1_RX_ARDQS1_R_DLY Fld(7,8,AC_MSKB1)//[14:8]
    #define RXRK1_B1_4_RK1_RX_ARDQS1_F_DLY Fld(7,0,AC_MSKB0)//[6:0]
#define DDRPHY_TXDQ6_2 (DDRPHY_BASE_ADDR + 0x0C0)
    #define TXDQ6_2_RK2_TX_ARDQ0_DLY Fld(4,28,AC_MSKB3)//[31:28]
    #define TXDQ6_2_RK2_TX_ARDQ1_DLY Fld(4,24,AC_MSKB3)//[27:24]
    #define TXDQ6_2_RK2_TX_ARDQ2_DLY Fld(4,20,AC_MSKB2)//[23:20]
    #define TXDQ6_2_RK2_TX_ARDQ3_DLY Fld(4,16,AC_MSKB2)//[19:16]
    #define TXDQ6_2_RK2_TX_ARDQ4_DLY Fld(4,12,AC_MSKB1)//[15:12]
    #define TXDQ6_2_RK2_TX_ARDQ5_DLY Fld(4,8,AC_MSKB1)//[11:8]
    #define TXDQ6_2_RK2_TX_ARDQ6_DLY Fld(4,4,AC_MSKB0)//[7:4]
    #define TXDQ6_2_RK2_TX_ARDQ7_DLY Fld(4,0,AC_MSKB0)//[3:0]
#define DDRPHY_TXDQ7_2 (DDRPHY_BASE_ADDR + 0x0C4)
    #define TXDQ7_2_RK2_TX_ARDQP0_DLY Fld(4,12,AC_MSKB1)//[15:12]
    #define TXDQ7_2_RK2_TX_ARDQM0_DLY Fld(4,8,AC_MSKB1)//[11:8]
    #define TXDQ7_2_RK2_TX_ARDQS0_DLY Fld(4,4,AC_MSKB0)//[7:4]
    #define TXDQ7_2_RK2_TX_ARDQS0B_DLY Fld(4,0,AC_MSKB0)//[3:0]
#define DDRPHY_RXDQ6_2 (DDRPHY_BASE_ADDR + 0x0C8)
    #define RXDQ6_2_RK2_RX_ARDQ0_R_DLY Fld(6,24,AC_MSKB3)//[29:24]
    #define RXDQ6_2_RK2_RX_ARDQ0_F_DLY Fld(6,16,AC_MSKB2)//[21:16]
    #define RXDQ6_2_RK2_RX_ARDQ1_R_DLY Fld(6,8,AC_MSKB1)//[13:8]
    #define RXDQ6_2_RK2_RX_ARDQ1_F_DLY Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_RXDQ7_2 (DDRPHY_BASE_ADDR + 0x0CC)
    #define RXDQ7_2_RK2_RX_ARDQ2_R_DLY Fld(6,24,AC_MSKB3)//[29:24]
    #define RXDQ7_2_RK2_RX_ARDQ2_F_DLY Fld(6,16,AC_MSKB2)//[21:16]
    #define RXDQ7_2_RK2_RX_ARDQ3_R_DLY Fld(6,8,AC_MSKB1)//[13:8]
    #define RXDQ7_2_RK2_RX_ARDQ3_F_DLY Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_RXDQ8_2 (DDRPHY_BASE_ADDR + 0x0D0)
    #define RXDQ8_2_RK2_RX_ARDQ4_R_DLY Fld(6,24,AC_MSKB3)//[29:24]
    #define RXDQ8_2_RK2_RX_ARDQ4_F_DLY Fld(6,16,AC_MSKB2)//[21:16]
    #define RXDQ8_2_RK2_RX_ARDQ5_R_DLY Fld(6,8,AC_MSKB1)//[13:8]
    #define RXDQ8_2_RK2_RX_ARDQ5_F_DLY Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_RXDQ9_2 (DDRPHY_BASE_ADDR + 0x0D4)
    #define RXDQ9_2_RK2_RX_ARDQ6_R_DLY Fld(6,24,AC_MSKB3)//[29:24]
    #define RXDQ9_2_RK2_RX_ARDQ6_F_DLY Fld(6,16,AC_MSKB2)//[21:16]
    #define RXDQ9_2_RK2_RX_ARDQ7_R_DLY Fld(6,8,AC_MSKB1)//[13:8]
    #define RXDQ9_2_RK2_RX_ARDQ7_F_DLY Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_RXDQ10_2 (DDRPHY_BASE_ADDR + 0x0D8)
    #define RXDQ10_2_RK2_RX_ARDQM0_R_DLY Fld(6,24,AC_MSKB3)//[29:24]
    #define RXDQ10_2_RK2_RX_ARDQM0_F_DLY Fld(6,16,AC_MSKB2)//[21:16]
    #define RXDQ10_2_RK2_RX_ARDQS0_R_DLY Fld(7,8,AC_MSKB1)//[14:8]
    #define RXDQ10_2_RK2_RX_ARDQS0_F_DLY Fld(7,0,AC_MSKB0)//[6:0]
#define DDRPHY_TXRK2_B1_2 (DDRPHY_BASE_ADDR + 0x0E0)
    #define TXRK2_B1_2_RK2_TX_ARDQ8_DLY Fld(4,28,AC_MSKB3)//[31:28]
    #define TXRK2_B1_2_RK2_TX_ARDQ9_DLY Fld(4,24,AC_MSKB3)//[27:24]
    #define TXRK2_B1_2_RK2_TX_ARDQ10_DLY Fld(4,20,AC_MSKB2)//[23:20]
    #define TXRK2_B1_2_RK2_TX_ARDQ11_DLY Fld(4,16,AC_MSKB2)//[19:16]
    #define TXRK2_B1_2_RK2_TX_ARDQ12_DLY Fld(4,12,AC_MSKB1)//[15:12]
    #define TXRK2_B1_2_RK2_TX_ARDQ13_DLY Fld(4,8,AC_MSKB1)//[11:8]
    #define TXRK2_B1_2_RK2_TX_ARDQ14_DLY Fld(4,4,AC_MSKB0)//[7:4]
    #define TXRK2_B1_2_RK2_TX_ARDQ15_DLY Fld(4,0,AC_MSKB0)//[3:0]
#define DDRPHY_TXRK2_B1_2_2 (DDRPHY_BASE_ADDR + 0x0E4)
    #define TXRK2_B1_2_2_RK2_TX_ARDQP1_DLY Fld(4,12,AC_MSKB1)//[15:12]
    #define TXRK2_B1_2_2_RK2_TX_ARDQM1_DLY Fld(4,8,AC_MSKB1)//[11:8]
    #define TXRK2_B1_2_2_RK2_TX_ARDQS1_DLY Fld(4,4,AC_MSKB0)//[7:4]
    #define TXRK2_B1_2_2_RK2_TX_ARDQS1B_DLY Fld(4,0,AC_MSKB0)//[3:0]
#define DDRPHY_TXRK2_B1_3_2 (DDRPHY_BASE_ADDR + 0x0E8)
    #define TXRK2_B1_3_2_RK2_RX_ARDQ8_R_DLY Fld(6,24,AC_MSKB3)//[29:24]
    #define TXRK2_B1_3_2_RK2_RX_ARDQ8_F_DLY Fld(6,16,AC_MSKB2)//[21:16]
    #define TXRK2_B1_3_2_RK2_RX_ARDQ9_R_DLY Fld(6,8,AC_MSKB1)//[13:8]
    #define TXRK2_B1_3_2_RK2_RX_ARDQ9_F_DLY Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_RXRK2_B1_2 (DDRPHY_BASE_ADDR + 0x0EC)
    #define RXRK2_B1_2_RK2_RX_ARDQ10_R_DLY Fld(6,24,AC_MSKB3)//[29:24]
    #define RXRK2_B1_2_RK2_RX_ARDQ10_F_DLY Fld(6,16,AC_MSKB2)//[21:16]
    #define RXRK2_B1_2_RK2_RX_ARDQ11_R_DLY Fld(6,8,AC_MSKB1)//[13:8]
    #define RXRK2_B1_2_RK2_RX_ARDQ11_F_DLY Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_RXRK2_B1_2_2 (DDRPHY_BASE_ADDR + 0x0F0)
    #define RXRK2_B1_2_2_RK2_RX_ARDQ12_R_DLY Fld(6,24,AC_MSKB3)//[29:24]
    #define RXRK2_B1_2_2_RK2_RX_ARDQ12_F_DLY Fld(6,16,AC_MSKB2)//[21:16]
    #define RXRK2_B1_2_2_RK2_RX_ARDQ13_R_DLY Fld(6,8,AC_MSKB1)//[13:8]
    #define RXRK2_B1_2_2_RK2_RX_ARDQ13_F_DLY Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_RXRK2_B1_3_2 (DDRPHY_BASE_ADDR + 0x0F4)
    #define RXRK2_B1_3_2_RK2_RX_ARDQ14_R_DLY Fld(6,24,AC_MSKB3)//[29:24]
    #define RXRK2_B1_3_2_RK2_RX_ARDQ14_F_DLY Fld(6,16,AC_MSKB2)//[21:16]
    #define RXRK2_B1_3_2_RK2_RX_ARDQ15_R_DLY Fld(6,8,AC_MSKB1)//[13:8]
    #define RXRK2_B1_3_2_RK2_RX_ARDQ15_F_DLY Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_RXRK2_B1_4_2 (DDRPHY_BASE_ADDR + 0x0F8)
    #define RXRK2_B1_4_2_RK2_RX_ARDQM1_R_DLY Fld(6,24,AC_MSKB3)//[29:24]
    #define RXRK2_B1_4_2_RK2_RX_ARDQM1_F_DLY Fld(6,16,AC_MSKB2)//[21:16]
    #define RXRK2_B1_4_2_RK2_RX_ARDQS1_R_DLY Fld(7,8,AC_MSKB1)//[14:8]
    #define RXRK2_B1_4_2_RK2_RX_ARDQS1_F_DLY Fld(7,0,AC_MSKB0)//[6:0]
#define DDRPHY_PHY_PDB_PU_0 (DDRPHY_BASE_ADDR + 0x100)
    #define PHY_PDB_PU_0_RG_RX_ARDQ_JM_SEL_B0 Fld(1,24,AC_MSKB3)//[24:24]
    #define PHY_PDB_PU_0_RG_RX_ARDQ_VREF_BYPASS_B0 Fld(1,23,AC_MSKB2)//[23:23]
    #define PHY_PDB_PU_0_RG_TX_ARDQS0_DRVN_PRE Fld(3,20,AC_MSKB2)//[22:20]
    #define PHY_PDB_PU_0_RG_TX_ARDQS0_DRVP_PRE Fld(3,16,AC_MSKB2)//[18:16]
    #define PHY_PDB_PU_0_RG_TX_ARDQ_PDB_PRE_B0 Fld(2,14,AC_MSKB1)//[15:14]
    #define PHY_PDB_PU_0_RG_TX_ARDQ_PDB_B0 Fld(2,12,AC_MSKB1)//[13:12]
    #define PHY_PDB_PU_0_RG_TX_ARDQ_PU_PRE_B0 Fld(2,10,AC_MSKB1)//[11:10]
    #define PHY_PDB_PU_0_RG_TX_ARDQ_PU_B0 Fld(2,8,AC_MSKB1)//[9:8]
    #define PHY_PDB_PU_0_RG_TX_ARDQS0_PDB_PRE Fld(2,6,AC_MSKB0)//[7:6]
    #define PHY_PDB_PU_0_RG_TX_ARDQS0_PDB Fld(2,4,AC_MSKB0)//[5:4]
    #define PHY_PDB_PU_0_RG_TX_ARDQS0_PU_PRE Fld(2,2,AC_MSKB0)//[3:2]
    #define PHY_PDB_PU_0_RG_TX_ARDQS0_PU Fld(2,0,AC_MSKB0)//[1:0]
#define DDRPHY_PHY_PDB_PU_1 (DDRPHY_BASE_ADDR + 0x104)
    #define PHY_PDB_PU_1_RG_RX_ARDQ_JM_SEL_B1 Fld(1,24,AC_MSKB3)//[24:24]
    #define PHY_PDB_PU_1_RG_RX_ARDQ_VREF_BYPASS_B1 Fld(1,23,AC_MSKB2)//[23:23]
    #define PHY_PDB_PU_1_RG_TX_ARDQS1_DRVN_PRE Fld(3,20,AC_MSKB2)//[22:20]
    #define PHY_PDB_PU_1_RG_TX_ARDQS1_DRVP_PRE Fld(3,16,AC_MSKB2)//[18:16]
    #define PHY_PDB_PU_1_RG_TX_ARDQ_PDB_PRE_B1 Fld(2,14,AC_MSKB1)//[15:14]
    #define PHY_PDB_PU_1_RG_TX_ARDQ_PDB_B1 Fld(2,12,AC_MSKB1)//[13:12]
    #define PHY_PDB_PU_1_RG_TX_ARDQ_PU_PRE_B1 Fld(2,10,AC_MSKB1)//[11:10]
    #define PHY_PDB_PU_1_RG_TX_ARDQ_PU_B1 Fld(2,8,AC_MSKB1)//[9:8]
    #define PHY_PDB_PU_1_RG_TX_ARDQS1_PDB_PRE Fld(2,6,AC_MSKB0)//[7:6]
    #define PHY_PDB_PU_1_RG_TX_ARDQS1_PDB Fld(2,4,AC_MSKB0)//[5:4]
    #define PHY_PDB_PU_1_RG_TX_ARDQS1_PU_PRE Fld(2,2,AC_MSKB0)//[3:2]
    #define PHY_PDB_PU_1_RG_TX_ARDQS1_PU Fld(2,0,AC_MSKB0)//[1:0]
#define DDRPHY_PWENA_CHA_BK (DDRPHY_BASE_ADDR + 0x128)
    #define PWENA_CHA_BK_RG_PW_CON_CHA_BK Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_PWENA_CHB_BK (DDRPHY_BASE_ADDR + 0x12C)
    #define PWENA_CHB_BK_RG_PW_CON_CHB_BK Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_PWENA_CHA_0 (DDRPHY_BASE_ADDR + 0x130)
    #define PWENA_CHA_0_RG_PW_CON_CHA_0 Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_PWENA_CHA_1 (DDRPHY_BASE_ADDR + 0x134)
    #define PWENA_CHA_1_RG_PW_CON_CHA_1 Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_PWENA_CHB_0 (DDRPHY_BASE_ADDR + 0x138)
    #define PWENA_CHB_0_RG_PW_CON_CHB_0 Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_PWENA_CHB_1 (DDRPHY_BASE_ADDR + 0x13C)
    #define PWENA_CHB_1_RG_PW_CON_CHB_1 Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_CMD_CA67 (DDRPHY_BASE_ADDR + 0x140)
    #define CMD_CA67_RG_RK0_RX_ARCA6_R_DLY Fld(6,24,AC_MSKB3)//[29:24]
    #define CMD_CA67_RG_RK0_RX_ARCA6_F_DLY Fld(6,16,AC_MSKB2)//[21:16]
    #define CMD_CA67_RG_RK0_RX_ARCA7_R_DLY Fld(6,8,AC_MSKB1)//[13:8]
    #define CMD_CA67_RG_RK0_RX_ARCA7_F_DLY Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_CMD_CA89 (DDRPHY_BASE_ADDR + 0x144)
    #define CMD_CA89_RG_RK0_RX_ARCA8_R_DLY Fld(6,24,AC_MSKB3)//[29:24]
    #define CMD_CA89_RG_RK0_RX_ARCA8_F_DLY Fld(6,16,AC_MSKB2)//[21:16]
    #define CMD_CA89_RG_RK0_RX_ARCA9_R_DLY Fld(6,8,AC_MSKB1)//[13:8]
    #define CMD_CA89_RG_RK0_RX_ARCA9_F_DLY Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_CMD_CA67_R1 (DDRPHY_BASE_ADDR + 0x148)
    #define CMD_CA67_R1_RG_RK1_RX_ARCA6_R_DLY Fld(6,24,AC_MSKB3)//[29:24]
    #define CMD_CA67_R1_RG_RK1_RX_ARCA6_F_DLY Fld(6,16,AC_MSKB2)//[21:16]
    #define CMD_CA67_R1_RG_RK1_RX_ARCA7_R_DLY Fld(6,8,AC_MSKB1)//[13:8]
    #define CMD_CA67_R1_RG_RK1_RX_ARCA7_F_DLY Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_CMD_CA89_R1 (DDRPHY_BASE_ADDR + 0x14C)
    #define CMD_CA89_R1_RG_RK1_RX_ARCA8_R_DLY Fld(6,24,AC_MSKB3)//[29:24]
    #define CMD_CA89_R1_RG_RK1_RX_ARCA8_F_DLY Fld(6,16,AC_MSKB2)//[21:16]
    #define CMD_CA89_R1_RG_RK1_RX_ARCA9_R_DLY Fld(6,8,AC_MSKB1)//[13:8]
    #define CMD_CA89_R1_RG_RK1_RX_ARCA9_F_DLY Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_CMD_CA67_R2 (DDRPHY_BASE_ADDR + 0x150)
    #define CMD_CA67_R2_RG_RK2_RX_ARCA6_R_DLY Fld(6,24,AC_MSKB3)//[29:24]
    #define CMD_CA67_R2_RG_RK2_RX_ARCA6_F_DLY Fld(6,16,AC_MSKB2)//[21:16]
    #define CMD_CA67_R2_RG_RK2_RX_ARCA7_R_DLY Fld(6,8,AC_MSKB1)//[13:8]
    #define CMD_CA67_R2_RG_RK2_RX_ARCA7_F_DLY Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_CMD_CA89_R2 (DDRPHY_BASE_ADDR + 0x154)
    #define CMD_CA89_R2_RG_RK2_RX_ARCA8_R_DLY Fld(6,24,AC_MSKB3)//[29:24]
    #define CMD_CA89_R2_RG_RK2_RX_ARCA8_F_DLY Fld(6,16,AC_MSKB2)//[21:16]
    #define CMD_CA89_R2_RG_RK2_RX_ARCA9_R_DLY Fld(6,8,AC_MSKB1)//[13:8]
    #define CMD_CA89_R2_RG_RK2_RX_ARCA9_F_DLY Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_SHUFFLE_0X50 (DDRPHY_BASE_ADDR + 0x160)
    #define SHUFFLE_0X50_SHUFFLE_0X50 Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_SHUFFLE_0X51 (DDRPHY_BASE_ADDR + 0x164)
    #define SHUFFLE_0X51_SHUFFLE_0X51 Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_SHUFFLE_0X52 (DDRPHY_BASE_ADDR + 0x168)
    #define SHUFFLE_0X52_SHUFFLE_0X52 Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_SHUFFLE_0X53 (DDRPHY_BASE_ADDR + 0x16C)
    #define SHUFFLE_0X53_SHUFFLE_0X53 Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_SHUFFLE_0X54 (DDRPHY_BASE_ADDR + 0x170)
    #define SHUFFLE_0X54_SHUFFLE_0X54 Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_SHUFFLE_0X55 (DDRPHY_BASE_ADDR + 0x174)
    #define SHUFFLE_0X55_SHUFFLE_0X55 Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_SHUFFLE_0X56 (DDRPHY_BASE_ADDR + 0x178)
    #define SHUFFLE_0X56_SHUFFLE_0X56 Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_SHUFFLE_0X57 (DDRPHY_BASE_ADDR + 0x17C)
    #define SHUFFLE_0X57_SHUFFLE_0X57 Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_CMD1 (DDRPHY_BASE_ADDR + 0x180)
    #define CMD1_RG_RX_ARCMD_DLY Fld(7,16,AC_MSKB2)//[22:16]
    #define CMD1_RG_TX_ARCMD_REV Fld(16,0,AC_FULLW10)//[15:0]
#define DDRPHY_CMD2 (DDRPHY_BASE_ADDR + 0x184)
    #define CMD2_RG_ARCMD_ODT_EN Fld(1,30,AC_MSKB3)//[30:30]
    #define CMD2_RG_TX_ARCMD_ODTN Fld(5,25,AC_MSKB3)//[29:25]
    #define CMD2_RG_TX_ARCMD_ODTP Fld(5,20,AC_MSKW32)//[24:20]
    #define CMD2_RG_RX_ARCMD_VREF_SEL Fld(6,12,AC_MSKW21)//[17:12]
    #define CMD2_RG_RX_ARCMD_BIAS_VEF_SEL Fld(2,10,AC_MSKB1)//[11:10]
    #define CMD2_RG_RX_ARCMD_EX_LPBK_EN Fld(1,9,AC_MSKB1)//[9:9]
    #define CMD2_RG_RX_ARCMD_LPBK_EN Fld(1,8,AC_MSKB1)//[8:8]
    #define CMD2_RG_TX_ARCMD_SER_MODE Fld(1,4,AC_MSKB0)//[4:4]
    #define CMD2_RG_TX_ARCMD_PULL_UP Fld(1,3,AC_MSKB0)//[3:3]
    #define CMD2_RG_TX_ARCMD_PULL_DN Fld(1,2,AC_MSKB0)//[2:2]
    #define CMD2_RG_TX_ARCS0_PULL_UP Fld(1,1,AC_MSKB0)//[1:1]
    #define CMD2_RG_TX_ARCS0_PULL_DN Fld(1,0,AC_MSKB0)//[0:0]
#define DDRPHY_CMD3 (DDRPHY_BASE_ADDR + 0x188)
    #define CMD3_RG_TX_ARCS1_PULL_UP Fld(1,31,AC_MSKB3)//[31:31]
    #define CMD3_RG_TX_ARCS1_PULL_DN Fld(1,30,AC_MSKB3)//[30:30]
    #define CMD3_RG_TX_ARCS2_PULL_UP Fld(1,29,AC_MSKB3)//[29:29]
    #define CMD3_RG_TX_ARCS2_PULL_DN Fld(1,28,AC_MSKB3)//[28:28]
    #define CMD3_RG_TX_ARCKE0_PULL_UP Fld(1,27,AC_MSKB3)//[27:27]
    #define CMD3_RG_TX_ARCKE0_PULL_DN Fld(1,26,AC_MSKB3)//[26:26]
    #define CMD3_RG_TX_ARCKE1_PULL_UP Fld(1,25,AC_MSKB3)//[25:25]
    #define CMD3_RG_TX_ARCKE1_PULL_DN Fld(1,24,AC_MSKB3)//[24:24]
    #define CMD3_RG_TX_ARCKE2_PULL_UP Fld(1,23,AC_MSKB2)//[23:23]
    #define CMD3_RG_TX_ARCKE2_PULL_DN Fld(1,22,AC_MSKB2)//[22:22]
    #define CMD3_RG_TX_ARRESETB_PULL_UP Fld(1,21,AC_MSKB2)//[21:21]
    #define CMD3_RG_TX_ARRESETB_PULL_DN Fld(1,20,AC_MSKB2)//[20:20]
    #define CMD3_RG_TX_ARCLK_PULL_UP Fld(1,19,AC_MSKB2)//[19:19]
    #define CMD3_RG_TX_ARCLK_PULL_DN Fld(1,18,AC_MSKB2)//[18:18]
    #define CMD3_RG_TX_ARCLKB_PULL_UP Fld(1,17,AC_MSKB2)//[17:17]
    #define CMD3_RG_TX_ARCLKB_PULL_DN Fld(1,16,AC_MSKB2)//[16:16]
    #define CMD3_RG_RX_ARCMD_DDR3_SEL Fld(1,11,AC_MSKB1)//[11:11]
    #define CMD3_RG_RX_ARCMD_DDR4_SEL Fld(1,10,AC_MSKB1)//[10:10]
    #define CMD3_RG_TX_ARCMD_DDR3_SEL Fld(1,9,AC_MSKB1)//[9:9]
    #define CMD3_RG_TX_ARCMD_DDR4_SEL Fld(1,8,AC_MSKB1)//[8:8]
    #define CMD3_RG_TX_ARCMD_EN Fld(1,7,AC_MSKB0)//[7:7]
    #define CMD3_RG_TX_ARCLK_EN Fld(1,6,AC_MSKB0)//[6:6]
    #define CMD3_RG_TX_ARCS1_EN Fld(1,5,AC_MSKB0)//[5:5]
    #define CMD3_RG_TX_ARCS2_EN Fld(1,4,AC_MSKB0)//[4:4]
    #define CMD3_RG_TX_ARCMD_SCAN_IN_EN Fld(1,3,AC_MSKB0)//[3:3]
    #define CMD3_RG_RX_ARCMD_SMT_EN Fld(1,2,AC_MSKB0)//[2:2]
    #define CMD3_RG_ARCMD_RESETB Fld(1,1,AC_MSKB0)//[1:1]
    #define CMD3_RG_ARCMD_ATPG_EN Fld(1,0,AC_MSKB0)//[0:0]
#define DDRPHY_CMD4 (DDRPHY_BASE_ADDR + 0x18C)
    #define CMD4_RG_TX_ARCMD_DRVN Fld(5,24,AC_MSKB3)//[28:24]
    #define CMD4_RG_TX_ARCMD_DRVP Fld(5,16,AC_MSKB2)//[20:16]
    #define CMD4_RG_TX_ARCLK_DRVN Fld(5,8,AC_MSKB1)//[12:8]
    #define CMD4_RG_TX_ARCLK_DRVP Fld(5,0,AC_MSKB0)//[4:0]
#define DDRPHY_CMD5 (DDRPHY_BASE_ADDR + 0x190)
    #define CMD5_DA_TX_ARCA0_DLY Fld(4,28,AC_MSKB3)//[31:28]
    #define CMD5_DA_TX_ARCA1_DLY Fld(4,24,AC_MSKB3)//[27:24]
    #define CMD5_DA_TX_ARCA2_DLY Fld(4,20,AC_MSKB2)//[23:20]
    #define CMD5_DA_TX_ARCA3_DLY Fld(4,16,AC_MSKB2)//[19:16]
    #define CMD5_DA_TX_ARCA4_DLY Fld(4,12,AC_MSKB1)//[15:12]
    #define CMD5_DA_TX_ARCA5_DLY Fld(4,8,AC_MSKB1)//[11:8]
    #define CMD5_DA_TX_ARCA6_DLY Fld(4,4,AC_MSKB0)//[7:4]
    #define CMD5_DA_TX_ARCA7_DLY Fld(4,0,AC_MSKB0)//[3:0]
#define DDRPHY_CMD6 (DDRPHY_BASE_ADDR + 0x194)
    #define CMD6_DA_TX_ARCA8_DLY Fld(4,28,AC_MSKB3)//[31:28]
    #define CMD6_DA_TX_ARCA9_DLY Fld(4,24,AC_MSKB3)//[27:24]
    #define CMD6_DA_TX_ARCKE0_DLY Fld(4,20,AC_MSKB2)//[23:20]
    #define CMD6_DA_TX_ARCKE1_DLY Fld(4,16,AC_MSKB2)//[19:16]
    #define CMD6_DA_TX_ARCKE2_DLY Fld(4,12,AC_MSKB1)//[15:12]
    #define CMD6_DA_TX_ARCS0_DLY Fld(4,8,AC_MSKB1)//[11:8]
    #define CMD6_DA_TX_ARCS1_DLY Fld(4,4,AC_MSKB0)//[7:4]
    #define CMD6_DA_TX_ARCS2_DLY Fld(4,0,AC_MSKB0)//[3:0]
#define DDRPHY_CMD7 (DDRPHY_BASE_ADDR + 0x198)
    #define CMD7_DA_TX_ARRESETB_DLY Fld(4,28,AC_MSKB3)//[31:28]
    #define CMD7_DA_TX_ARCLK_DLY Fld(4,24,AC_MSKB3)//[27:24]
    #define CMD7_DA_TX_ARCLKB_DLY Fld(4,20,AC_MSKB2)//[23:20]
#define DDRPHY_CMD7_1_CA (DDRPHY_BASE_ADDR + 0x19C)
    #define CMD7_1_CA_RG_TX_ARCLKB_DLYB Fld(4,28,AC_MSKB3)//[31:28]
    #define CMD7_1_CA_RG_TX_ARCLK_DLYB Fld(4,24,AC_MSKB3)//[27:24]
    #define CMD7_1_CA_RG_TX_ARCLK_PRE_EN Fld(1,23,AC_MSKB2)//[23:23]
    #define CMD7_1_CA_RG_TX_ARCLK_DRVN_PRE Fld(3,12,AC_MSKB1)//[14:12]
    #define CMD7_1_CA_RG_TX_ARCLK_DRVP_PRE Fld(3,8,AC_MSKB1)//[10:8]
#define DDRPHY_CMD8 (DDRPHY_BASE_ADDR + 0x1A0)
    #define CMD8_RG_RX_ARCA0_OFFC Fld(4,12,AC_MSKB1)//[15:12]
    #define CMD8_RG_RX_ARCA1_OFFC Fld(4,8,AC_MSKB1)//[11:8]
    #define CMD8_RG_RX_ARCA2_OFFC Fld(4,4,AC_MSKB0)//[7:4]
    #define CMD8_RG_RX_ARCA3_OFFC Fld(4,0,AC_MSKB0)//[3:0]
#define DDRPHY_CMD9 (DDRPHY_BASE_ADDR + 0x1A4)
    #define CMD9_RG_RX_ARCA4_OFFC Fld(4,28,AC_MSKB3)//[31:28]
    #define CMD9_RG_RX_ARCA5_OFFC Fld(4,24,AC_MSKB3)//[27:24]
    #define CMD9_RG_RX_ARCKE0_OFFC Fld(4,20,AC_MSKB2)//[23:20]
    #define CMD9_RG_RX_ARCKE1_OFFC Fld(4,16,AC_MSKB2)//[19:16]
    #define CMD9_RG_RX_ARCKE2_OFFC Fld(4,12,AC_MSKB1)//[15:12]
    #define CMD9_RG_RX_ARCS0_OFFC Fld(4,8,AC_MSKB1)//[11:8]
    #define CMD9_RG_RX_ARCS1_OFFC Fld(4,4,AC_MSKB0)//[7:4]
    #define CMD9_RG_RX_ARCS2_OFFC Fld(4,0,AC_MSKB0)//[3:0]
#define DDRPHY_CMD10 (DDRPHY_BASE_ADDR + 0x1A8)
    #define CMD10_RG_TX_ARCMD_DRVN_PRE Fld(4,28,AC_MSKB3)//[31:28]
    #define CMD10_RG_TX_ARCMD_DRVP_PRE Fld(4,24,AC_MSKB3)//[27:24]
    #define CMD10_RG_TX_ARCMD_PRE_EN Fld(1,23,AC_MSKB2)//[23:23]
    #define CMD10_RG_TX_ARCMD_OE_DIS Fld(1,21,AC_MSKB2)//[21:21]
    #define CMD10_RG_TX_ARCMD_ODTEN_DIS Fld(1,20,AC_MSKB2)//[20:20]
    #define CMD10_RG_TX_ARCLK_OE_DIS Fld(1,17,AC_MSKB2)//[17:17]
    #define CMD10_RG_TX_ARCLK_ODTEN_DIS Fld(1,16,AC_MSKB2)//[16:16]
    #define CMD10_RG_TX_ARCMD_PDB_PRE Fld(2,14,AC_MSKB1)//[15:14]
    #define CMD10_RG_TX_ARCMD_PDB Fld(2,12,AC_MSKB1)//[13:12]
    #define CMD10_RG_TX_ARCMD_PU_PRE Fld(2,10,AC_MSKB1)//[11:10]
    #define CMD10_RG_TX_ARCMD_PU Fld(2,8,AC_MSKB1)//[9:8]
    #define CMD10_RG_TX_ARCLK_PDB_PRE Fld(2,6,AC_MSKB0)//[7:6]
    #define CMD10_RG_TX_ARCLK_PDB Fld(2,4,AC_MSKB0)//[5:4]
    #define CMD10_RG_TX_ARCLK_PU_PRE Fld(2,2,AC_MSKB0)//[3:2]
    #define CMD10_RG_TX_ARCLK_PU Fld(2,0,AC_MSKB0)//[1:0]
#define DDRPHY_CMD11 (DDRPHY_BASE_ADDR + 0x1AC)
    #define CMD11_RG_TX_ARCLK_ODTN_SW Fld(5,24,AC_MSKB3)//[28:24]
    #define CMD11_RG_TX_ARCLK_ODTP_SW Fld(5,16,AC_MSKB2)//[20:16]
    #define CMD11_RG_RX_ARCA6_OFFC Fld(4,12,AC_MSKB1)//[15:12]
    #define CMD11_RG_RX_ARCA7_OFFC Fld(4,8,AC_MSKB1)//[11:8]
    #define CMD11_RG_RX_ARCA8_OFFC Fld(4,4,AC_MSKB0)//[7:4]
    #define CMD11_RG_RX_ARCA9_OFFC Fld(4,0,AC_MSKB0)//[3:0]
#define DDRPHY_CMD12 (DDRPHY_BASE_ADDR + 0x1B0)
    #define CMD12_RG_ARCMD_REV Fld(16,16,AC_FULLW32)//[31:16]
    #define CMD12_RG_RX_ARCMDS0_DQSIEN_DLY Fld(4,12,AC_MSKB1)//[15:12]
    #define CMD12_RG_RX_ARCMD_OFFC_EN Fld(1,11,AC_MSKB1)//[11:11]
    #define CMD12_RG_RX_ARCMD_STBENCMP_EN Fld(1,10,AC_MSKB1)//[10:10]
    #define CMD12_RG_RX_ARCLK_DQSIENMODE Fld(1,9,AC_MSKB1)//[9:9]
    #define CMD12_RG_RX_ARCLK_STBEN_RESETB Fld(1,8,AC_MSKB1)//[8:8]
    #define CMD12_RG_RX_ARCMD_IN_BUFF_EN Fld(1,7,AC_MSKB0)//[7:7]
    #define CMD12_RG_RX_ARCLK_IN_BUFF_EN Fld(1,5,AC_MSKB0)//[5:5]
    #define CMD12_RG_RX_ARCMD_STBEN_RESETB Fld(1,4,AC_MSKB0)//[4:4]
#define DDRPHY_CMD13 (DDRPHY_BASE_ADDR + 0x1B4)
    #define CMD13_RG_RX_ARCMD_EYE_R_DLY Fld(6,24,AC_MSKB3)//[29:24]
    #define CMD13_RG_RX_ARCMD_EYE_F_DLY Fld(6,16,AC_MSKB2)//[21:16]
    #define CMD13_RG_RX_ARCMDS_EYE_R_DLY Fld(7,8,AC_MSKB1)//[14:8]
    #define CMD13_RG_RX_ARCMDS_EYE_F_DLY Fld(7,0,AC_MSKB0)//[6:0]
#define DDRPHY_CMD14 (DDRPHY_BASE_ADDR + 0x1B8)
    #define CMD14_RG_RX_ARCMDS0_DVS_DLY Fld(4,28,AC_MSKB3)//[31:28]
    #define CMD14_RG_RX_ARCMD_EYE_STBEN_RESETB Fld(1,25,AC_MSKB3)//[25:25]
    #define CMD14_RG_RX_ARCMD_EYE_EN Fld(1,24,AC_MSKB3)//[24:24]
    #define CMD14_RG_RX_ARCMD_EYE_SEL Fld(4,20,AC_MSKB2)//[23:20]
    #define CMD14_RG_RX_ARCMD_EYE_VREF_EN Fld(1,17,AC_MSKB2)//[17:17]
    #define CMD14_RG_RX_ARCMD_VREF_EN Fld(1,16,AC_MSKB2)//[16:16]
    #define CMD14_RG_RX_ARCMD_EYE_VREF_SEL Fld(6,8,AC_MSKB1)//[13:8]

//Page AO_3
#define DDRPHY_CMD15 (DDRPHY_BASE_ADDR + 0x1BC)
    #define CMD15_RG_RX_ARCMD_EYE_OE_GATE_IN Fld(1,28,AC_MSKB3)//[28:28]
    #define CMD15_RG_RX_ARCMD_EYE_DLY_DQS_BYPASS Fld(1,24,AC_MSKB3)//[24:24]
    #define CMD15_RG_RX_ARCMD_BIAS_EN Fld(1,12,AC_MSKB1)//[12:12]
    #define CMD15_RG_RX_ARCMD_O1_SEL Fld(1,9,AC_MSKB1)//[9:9]
    #define CMD15_RG_RX_ARCMD_BIAS_PS Fld(2,0,AC_MSKB0)//[1:0]
#define DDRPHY_CMD16 (DDRPHY_BASE_ADDR + 0x1C0)
    #define CMD16_RG_RK0_RX_ARCA0_R_DLY Fld(6,24,AC_MSKB3)//[29:24]
    #define CMD16_RG_RK0_RX_ARCA0_F_DLY Fld(6,16,AC_MSKB2)//[21:16]
    #define CMD16_RG_RK0_RX_ARCA1_R_DLY Fld(6,8,AC_MSKB1)//[13:8]
    #define CMD16_RG_RK0_RX_ARCA1_F_DLY Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_CMD17 (DDRPHY_BASE_ADDR + 0x1C4)
    #define CMD17_RG_RK0_RX_ARCA2_R_DLY Fld(6,24,AC_MSKB3)//[29:24]
    #define CMD17_RG_RK0_RX_ARCA2_F_DLY Fld(6,16,AC_MSKB2)//[21:16]
    #define CMD17_RG_RK0_RX_ARCA3_R_DLY Fld(6,8,AC_MSKB1)//[13:8]
    #define CMD17_RG_RK0_RX_ARCA3_F_DLY Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_CMD18 (DDRPHY_BASE_ADDR + 0x1C8)
    #define CMD18_RG_RK0_RX_ARCA4_R_DLY Fld(6,24,AC_MSKB3)//[29:24]
    #define CMD18_RG_RK0_RX_ARCA4_F_DLY Fld(6,16,AC_MSKB2)//[21:16]
    #define CMD18_RG_RK0_RX_ARCA5_R_DLY Fld(6,8,AC_MSKB1)//[13:8]
    #define CMD18_RG_RK0_RX_ARCA5_F_DLY Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_CMD19 (DDRPHY_BASE_ADDR + 0x1CC)
    #define CMD19_RG_RK0_RX_ARCKE0_R_DLY Fld(6,24,AC_MSKB3)//[29:24]
    #define CMD19_RG_RK0_RX_ARCKE0_F_DLY Fld(6,16,AC_MSKB2)//[21:16]
    #define CMD19_RG_RK0_RX_ARCKE1_R_DLY Fld(6,8,AC_MSKB1)//[13:8]
    #define CMD19_RG_RK0_RX_ARCKE1_F_DLY Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_CMD20 (DDRPHY_BASE_ADDR + 0x1D0)
    #define CMD20_RG_RK0_RX_ARCKE2_R_DLY Fld(6,24,AC_MSKB3)//[29:24]
    #define CMD20_RG_RK0_RX_ARCKE2_F_DLY Fld(6,16,AC_MSKB2)//[21:16]
    #define CMD20_RG_RK0_RX_ARCS0_R_DLY Fld(6,8,AC_MSKB1)//[13:8]
    #define CMD20_RG_RK0_RX_ARCS0_F_DLY Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_CMD21 (DDRPHY_BASE_ADDR + 0x1D4)
    #define CMD21_RG_RK0_RX_ARCS1_R_DLY Fld(6,24,AC_MSKB3)//[29:24]
    #define CMD21_RG_RK0_RX_ARCS1_F_DLY Fld(6,16,AC_MSKB2)//[21:16]
    #define CMD21_RG_RK0_RX_ARCS2_R_DLY Fld(6,8,AC_MSKB1)//[13:8]
    #define CMD21_RG_RK0_RX_ARCS2_F_DLY Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_CMD22 (DDRPHY_BASE_ADDR + 0x1D8)
    #define CMD22_RG_RK0_RX_ARCLK_R_DLY Fld(7,8,AC_MSKB1)//[14:8]
    #define CMD22_RG_RK0_RX_ARCLK_F_DLY Fld(7,0,AC_MSKB0)//[6:0]
#define DDRPHY_CMD23 (DDRPHY_BASE_ADDR + 0x1E0)
    #define CMD23_RG_RK1_RX_ARCA0_R_DLY Fld(6,24,AC_MSKB3)//[29:24]
    #define CMD23_RG_RK1_RX_ARCA0_F_DLY Fld(6,16,AC_MSKB2)//[21:16]
    #define CMD23_RG_RK1_RX_ARCA1_R_DLY Fld(6,8,AC_MSKB1)//[13:8]
    #define CMD23_RG_RK1_RX_ARCA1_F_DLY Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_CMD24 (DDRPHY_BASE_ADDR + 0x1E4)
    #define CMD24_RG_RK1_RX_ARCA2_R_DLY Fld(6,24,AC_MSKB3)//[29:24]
    #define CMD24_RG_RK1_RX_ARCA2_F_DLY Fld(6,16,AC_MSKB2)//[21:16]
    #define CMD24_RG_RK1_RX_ARCA3_R_DLY Fld(6,8,AC_MSKB1)//[13:8]
    #define CMD24_RG_RK1_RX_ARCA3_F_DLY Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_CMD25 (DDRPHY_BASE_ADDR + 0x1E8)
    #define CMD25_RG_RK1_RX_ARCA4_R_DLY Fld(6,24,AC_MSKB3)//[29:24]
    #define CMD25_RG_RK1_RX_ARCA4_F_DLY Fld(6,16,AC_MSKB2)//[21:16]
    #define CMD25_RG_RK1_RX_ARCA5_R_DLY Fld(6,8,AC_MSKB1)//[13:8]
    #define CMD25_RG_RK1_RX_ARCA5_F_DLY Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_CMD26 (DDRPHY_BASE_ADDR + 0x1EC)
    #define CMD26_RG_RK1_RX_ARCKE0_R_DLY Fld(6,24,AC_MSKB3)//[29:24]
    #define CMD26_RG_RK1_RX_ARCKE0_F_DLY Fld(6,16,AC_MSKB2)//[21:16]
    #define CMD26_RG_RK1_RX_ARCKE1_R_DLY Fld(6,8,AC_MSKB1)//[13:8]
    #define CMD26_RG_RK1_RX_ARCKE1_F_DLY Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_CMD27 (DDRPHY_BASE_ADDR + 0x1F0)
    #define CMD27_RG_RK1_RX_ARCKE2_R_DLY Fld(6,24,AC_MSKB3)//[29:24]
    #define CMD27_RG_RK1_RX_ARCKE2_F_DLY Fld(6,16,AC_MSKB2)//[21:16]
    #define CMD27_RG_RK1_RX_ARCS0_R_DLY Fld(6,8,AC_MSKB1)//[13:8]
    #define CMD27_RG_RK1_RX_ARCS0_F_DLY Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_CMD28 (DDRPHY_BASE_ADDR + 0x1F4)
    #define CMD28_RG_RK1_RX_ARCS1_R_DLY Fld(6,24,AC_MSKB3)//[29:24]
    #define CMD28_RG_RK1_RX_ARCS1_F_DLY Fld(6,16,AC_MSKB2)//[21:16]
    #define CMD28_RG_RK1_RX_ARCS2_R_DLY Fld(6,8,AC_MSKB1)//[13:8]
    #define CMD28_RG_RK1_RX_ARCS2_F_DLY Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_CMD29 (DDRPHY_BASE_ADDR + 0x1F8)
    #define CMD29_RG_RK1_RX_ARCLK_R_DLY Fld(7,8,AC_MSKB1)//[14:8]
    #define CMD29_RG_RK1_RX_ARCLK_F_DLY Fld(7,0,AC_MSKB0)//[6:0]
#define DDRPHY_SHUFFLE70 (DDRPHY_BASE_ADDR + 0x200)
    #define SHUFFLE70_SHU_RG_RK0_RX_ARCA0_R_DLY Fld(6,24,AC_MSKB3)//[29:24]
    #define SHUFFLE70_SHU_RG_RK0_RX_ARCA0_F_DLY Fld(6,16,AC_MSKB2)//[21:16]
    #define SHUFFLE70_SHU_RG_RK0_RX_ARCA1_R_DLY Fld(6,8,AC_MSKB1)//[13:8]
    #define SHUFFLE70_SHU_RG_RK0_RX_ARCA1_F_DLY Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_SHUFFLE71 (DDRPHY_BASE_ADDR + 0x204)
    #define SHUFFLE71_SHU_RG_RK0_RX_ARCA2_R_DLY Fld(6,24,AC_MSKB3)//[29:24]
    #define SHUFFLE71_SHU_RG_RK0_RX_ARCA2_F_DLY Fld(6,16,AC_MSKB2)//[21:16]
    #define SHUFFLE71_SHU_RG_RK0_RX_ARCA3_R_DLY Fld(6,8,AC_MSKB1)//[13:8]
    #define SHUFFLE71_SHU_RG_RK0_RX_ARCA3_F_DLY Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_SHUFFLE72 (DDRPHY_BASE_ADDR + 0x208)
    #define SHUFFLE72_SHU_RG_RK0_RX_ARCA4_R_DLY Fld(6,24,AC_MSKB3)//[29:24]
    #define SHUFFLE72_SHU_RG_RK0_RX_ARCA4_F_DLY Fld(6,16,AC_MSKB2)//[21:16]
    #define SHUFFLE72_SHU_RG_RK0_RX_ARCA5_R_DLY Fld(6,8,AC_MSKB1)//[13:8]
    #define SHUFFLE72_SHU_RG_RK0_RX_ARCA5_F_DLY Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_SHUFFLE73 (DDRPHY_BASE_ADDR + 0x20C)
    #define SHUFFLE73_SHU_RG_RK0_RX_ARCKE0_R_DLY Fld(6,24,AC_MSKB3)//[29:24]
    #define SHUFFLE73_SHU_RG_RK0_RX_ARCKE0_F_DLY Fld(6,16,AC_MSKB2)//[21:16]
    #define SHUFFLE73_SHU_RG_RK0_RX_ARCKE1_R_DLY Fld(6,8,AC_MSKB1)//[13:8]
    #define SHUFFLE73_SHU_RG_RK0_RX_ARCKE1_F_DLY Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_SHUFFLE74 (DDRPHY_BASE_ADDR + 0x210)
    #define SHUFFLE74_SHU_RG_RK0_RX_ARCKE2_R_DLY Fld(6,24,AC_MSKB3)//[29:24]
    #define SHUFFLE74_SHU_RG_RK0_RX_ARCKE2_F_DLY Fld(6,16,AC_MSKB2)//[21:16]
    #define SHUFFLE74_SHU_RG_RK0_RX_ARCS0_R_DLY Fld(6,8,AC_MSKB1)//[13:8]
    #define SHUFFLE74_SHU_RG_RK0_RX_ARCS0_F_DLY Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_SHUFFLE75 (DDRPHY_BASE_ADDR + 0x214)
    #define SHUFFLE75_SHU_RG_RK0_RX_ARCS1_R_DLY Fld(6,24,AC_MSKB3)//[29:24]
    #define SHUFFLE75_SHU_RG_RK0_RX_ARCS1_F_DLY Fld(6,16,AC_MSKB2)//[21:16]
    #define SHUFFLE75_SHU_RG_RK0_RX_ARCS2_R_DLY Fld(6,8,AC_MSKB1)//[13:8]
    #define SHUFFLE75_SHU_RG_RK0_RX_ARCS2_F_DLY Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_SHUFFLE76 (DDRPHY_BASE_ADDR + 0x218)
    #define SHUFFLE76_SHU_RG_RK0_RX_ARCLK_R_DLY Fld(7,8,AC_MSKB1)//[14:8]
    #define SHUFFLE76_SHU_RG_RK0_RX_ARCLK_F_DLY Fld(7,0,AC_MSKB0)//[6:0]
#define DDRPHY_SHUFFLE78 (DDRPHY_BASE_ADDR + 0x220)
    #define SHUFFLE78_SHU_RG_RK1_RX_ARCA0_R_DLY Fld(6,24,AC_MSKB3)//[29:24]
    #define SHUFFLE78_SHU_RG_RK1_RX_ARCA0_F_DLY Fld(6,16,AC_MSKB2)//[21:16]
    #define SHUFFLE78_SHU_RG_RK1_RX_ARCA1_R_DLY Fld(6,8,AC_MSKB1)//[13:8]
    #define SHUFFLE78_SHU_RG_RK1_RX_ARCA1_F_DLY Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_SHUFFLE79 (DDRPHY_BASE_ADDR + 0x224)
    #define SHUFFLE79_SHU_RG_RK1_RX_ARCA2_R_DLY Fld(6,24,AC_MSKB3)//[29:24]
    #define SHUFFLE79_SHU_RG_RK1_RX_ARCA2_F_DLY Fld(6,16,AC_MSKB2)//[21:16]
    #define SHUFFLE79_SHU_RG_RK1_RX_ARCA3_R_DLY Fld(6,8,AC_MSKB1)//[13:8]
    #define SHUFFLE79_SHU_RG_RK1_RX_ARCA3_F_DLY Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_SHUFFLE7A (DDRPHY_BASE_ADDR + 0x228)
    #define SHUFFLE7A_SHU_RG_RK1_RX_ARCA4_R_DLY Fld(6,24,AC_MSKB3)//[29:24]
    #define SHUFFLE7A_SHU_RG_RK1_RX_ARCA4_F_DLY Fld(6,16,AC_MSKB2)//[21:16]
    #define SHUFFLE7A_SHU_RG_RK1_RX_ARCA5_R_DLY Fld(6,8,AC_MSKB1)//[13:8]
    #define SHUFFLE7A_SHU_RG_RK1_RX_ARCA5_F_DLY Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_SHUFFLE7B (DDRPHY_BASE_ADDR + 0x22C)
    #define SHUFFLE7B_SHU_RG_RK1_RX_ARCKE0_R_DLY Fld(6,24,AC_MSKB3)//[29:24]
    #define SHUFFLE7B_SHU_RG_RK1_RX_ARCKE0_F_DLY Fld(6,16,AC_MSKB2)//[21:16]
    #define SHUFFLE7B_SHU_RG_RK1_RX_ARCKE1_R_DLY Fld(6,8,AC_MSKB1)//[13:8]
    #define SHUFFLE7B_SHU_RG_RK1_RX_ARCKE1_F_DLY Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_SHUFFLE7C (DDRPHY_BASE_ADDR + 0x230)
    #define SHUFFLE7C_SHU_RG_RK1_RX_ARCKE2_R_DLY Fld(6,24,AC_MSKB3)//[29:24]
    #define SHUFFLE7C_SHU_RG_RK1_RX_ARCKE2_F_DLY Fld(6,16,AC_MSKB2)//[21:16]
    #define SHUFFLE7C_SHU_RG_RK1_RX_ARCS0_R_DLY Fld(6,8,AC_MSKB1)//[13:8]
    #define SHUFFLE7C_SHU_RG_RK1_RX_ARCS0_F_DLY Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_SHUFFLE7D (DDRPHY_BASE_ADDR + 0x234)
    #define SHUFFLE7D_SHU_RG_RK1_RX_ARCS1_R_DLY Fld(6,24,AC_MSKB3)//[29:24]
    #define SHUFFLE7D_SHU_RG_RK1_RX_ARCS1_F_DLY Fld(6,16,AC_MSKB2)//[21:16]
    #define SHUFFLE7D_SHU_RG_RK1_RX_ARCS2_R_DLY Fld(6,8,AC_MSKB1)//[13:8]
    #define SHUFFLE7D_SHU_RG_RK1_RX_ARCS2_F_DLY Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_SHUFFLE7E (DDRPHY_BASE_ADDR + 0x238)
    #define SHUFFLE7E_SHU_RG_RK1_RX_ARCLK_R_DLY Fld(7,8,AC_MSKB1)//[14:8]
    #define SHUFFLE7E_SHU_RG_RK1_RX_ARCLK_F_DLY Fld(7,0,AC_MSKB0)//[6:0]
#define DDRPHY_CMD30 (DDRPHY_BASE_ADDR + 0x240)
    #define CMD30_RG_RK2_RX_ARCA0_R_DLY Fld(6,24,AC_MSKB3)//[29:24]
    #define CMD30_RG_RK2_RX_ARCA0_F_DLY Fld(6,16,AC_MSKB2)//[21:16]
    #define CMD30_RG_RK2_RX_ARCA1_R_DLY Fld(6,8,AC_MSKB1)//[13:8]
    #define CMD30_RG_RK2_RX_ARCA1_F_DLY Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_CMD31 (DDRPHY_BASE_ADDR + 0x244)
    #define CMD31_RG_RK2_RX_ARCA2_R_DLY Fld(6,24,AC_MSKB3)//[29:24]
    #define CMD31_RG_RK2_RX_ARCA2_F_DLY Fld(6,16,AC_MSKB2)//[21:16]
    #define CMD31_RG_RK2_RX_ARCA3_R_DLY Fld(6,8,AC_MSKB1)//[13:8]
    #define CMD31_RG_RK2_RX_ARCA3_F_DLY Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_CMD32 (DDRPHY_BASE_ADDR + 0x248)
    #define CMD32_RG_RK2_RX_ARCA4_R_DLY Fld(6,24,AC_MSKB3)//[29:24]
    #define CMD32_RG_RK2_RX_ARCA4_F_DLY Fld(6,16,AC_MSKB2)//[21:16]
    #define CMD32_RG_RK2_RX_ARCA5_R_DLY Fld(6,8,AC_MSKB1)//[13:8]
    #define CMD32_RG_RK2_RX_ARCA5_F_DLY Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_CMD33 (DDRPHY_BASE_ADDR + 0x24C)
    #define CMD33_RG_RK2_RX_ARCKE0_R_DLY Fld(6,24,AC_MSKB3)//[29:24]
    #define CMD33_RG_RK2_RX_ARCKE0_F_DLY Fld(6,16,AC_MSKB2)//[21:16]
    #define CMD33_RG_RK2_RX_ARCKE1_R_DLY Fld(6,8,AC_MSKB1)//[13:8]
    #define CMD33_RG_RK2_RX_ARCKE1_F_DLY Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_CMD34 (DDRPHY_BASE_ADDR + 0x250)
    #define CMD34_RG_RK2_RX_ARCKE2_R_DLY Fld(6,24,AC_MSKB3)//[29:24]
    #define CMD34_RG_RK2_RX_ARCKE2_F_DLY Fld(6,16,AC_MSKB2)//[21:16]
    #define CMD34_RG_RK2_RX_ARCS0_R_DLY Fld(6,8,AC_MSKB1)//[13:8]
    #define CMD34_RG_RK2_RX_ARCS0_F_DLY Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_CMD35 (DDRPHY_BASE_ADDR + 0x254)
    #define CMD35_RG_RK2_RX_ARCS1_R_DLY Fld(6,24,AC_MSKB3)//[29:24]
    #define CMD35_RG_RK2_RX_ARCS1_F_DLY Fld(6,16,AC_MSKB2)//[21:16]
    #define CMD35_RG_RK2_RX_ARCS2_R_DLY Fld(6,8,AC_MSKB1)//[13:8]
    #define CMD35_RG_RK2_RX_ARCS2_F_DLY Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_CMD36 (DDRPHY_BASE_ADDR + 0x258)
    #define CMD36_RG_RK2_RX_ARCLK_R_DLY Fld(7,8,AC_MSKB1)//[14:8]
    #define CMD36_RG_RK2_RX_ARCLK_F_DLY Fld(7,0,AC_MSKB0)//[6:0]
#define DDRPHY_SHUFFLE90 (DDRPHY_BASE_ADDR + 0x25C)
    #define SHUFFLE90_SHU_RG_RK2_RX_ARCA0_R_DLY Fld(6,24,AC_MSKB3)//[29:24]
    #define SHUFFLE90_SHU_RG_RK2_RX_ARCA0_F_DLY Fld(6,16,AC_MSKB2)//[21:16]
    #define SHUFFLE90_SHU_RG_RK2_RX_ARCA1_R_DLY Fld(6,8,AC_MSKB1)//[13:8]
    #define SHUFFLE90_SHU_RG_RK2_RX_ARCA1_F_DLY Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_SHUFFLE91 (DDRPHY_BASE_ADDR + 0x260)
    #define SHUFFLE91_SHU_RG_RK2_RX_ARCA2_R_DLY Fld(6,24,AC_MSKB3)//[29:24]
    #define SHUFFLE91_SHU_RG_RK2_RX_ARCA2_F_DLY Fld(6,16,AC_MSKB2)//[21:16]
    #define SHUFFLE91_SHU_RG_RK2_RX_ARCA3_R_DLY Fld(6,8,AC_MSKB1)//[13:8]
    #define SHUFFLE91_SHU_RG_RK2_RX_ARCA3_F_DLY Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_SHUFFLE92 (DDRPHY_BASE_ADDR + 0x264)
    #define SHUFFLE92_SHU_RG_RK2_RX_ARCA4_R_DLY Fld(6,24,AC_MSKB3)//[29:24]
    #define SHUFFLE92_SHU_RG_RK2_RX_ARCA4_F_DLY Fld(6,16,AC_MSKB2)//[21:16]
    #define SHUFFLE92_SHU_RG_RK2_RX_ARCA5_R_DLY Fld(6,8,AC_MSKB1)//[13:8]
    #define SHUFFLE92_SHU_RG_RK2_RX_ARCA5_F_DLY Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_SHUFFLE93 (DDRPHY_BASE_ADDR + 0x268)
    #define SHUFFLE93_SHU_RG_RK2_RX_ARCKE0_R_DLY Fld(6,24,AC_MSKB3)//[29:24]
    #define SHUFFLE93_SHU_RG_RK2_RX_ARCKE0_F_DLY Fld(6,16,AC_MSKB2)//[21:16]
    #define SHUFFLE93_SHU_RG_RK2_RX_ARCKE1_R_DLY Fld(6,8,AC_MSKB1)//[13:8]
    #define SHUFFLE93_SHU_RG_RK2_RX_ARCKE1_F_DLY Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_SHUFFLE94 (DDRPHY_BASE_ADDR + 0x26C)
    #define SHUFFLE94_SHU_RG_RK2_RX_ARCKE2_R_DLY Fld(6,24,AC_MSKB3)//[29:24]
    #define SHUFFLE94_SHU_RG_RK2_RX_ARCKE2_F_DLY Fld(6,16,AC_MSKB2)//[21:16]
    #define SHUFFLE94_SHU_RG_RK2_RX_ARCS0_R_DLY Fld(6,8,AC_MSKB1)//[13:8]
    #define SHUFFLE94_SHU_RG_RK2_RX_ARCS0_F_DLY Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_SHUFFLE95 (DDRPHY_BASE_ADDR + 0x270)
    #define SHUFFLE95_SHU_RG_RK2_RX_ARCS1_R_DLY Fld(6,24,AC_MSKB3)//[29:24]
    #define SHUFFLE95_SHU_RG_RK2_RX_ARCS1_F_DLY Fld(6,16,AC_MSKB2)//[21:16]
    #define SHUFFLE95_SHU_RG_RK2_RX_ARCS2_R_DLY Fld(6,8,AC_MSKB1)//[13:8]
    #define SHUFFLE95_SHU_RG_RK2_RX_ARCS2_F_DLY Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_SHUFFLE96 (DDRPHY_BASE_ADDR + 0x274)
    #define SHUFFLE96_SHU_RG_RK2_RX_ARCLK_R_DLY Fld(7,8,AC_MSKB1)//[14:8]
    #define SHUFFLE96_SHU_RG_RK2_RX_ARCLK_F_DLY Fld(7,0,AC_MSKB0)//[6:0]
#define DDRPHY_PLL_9E (DDRPHY_BASE_ADDR + 0x278)
    #define PLL_9E_RG_RPHYPLL_BC Fld(5,24,AC_MSKB3)//[28:24]
    #define PLL_9E_RG_RPHYPLL_IR Fld(5,16,AC_MSKB2)//[20:16]
    #define PLL_9E_RG_RPHYPLL_BPA Fld(2,14,AC_MSKB1)//[15:14]
    #define PLL_9E_RG_RPHYPLL_BPB Fld(3,8,AC_MSKB1)//[10:8]
    #define PLL_9E_RG_RPHYPLL_BR Fld(3,4,AC_MSKB0)//[6:4]
    #define PLL_9E_RG_RPHYPLL_LBAND_EN Fld(1,1,AC_MSKB0)//[1:1]
    #define PLL_9E_RG_RPHYPLL_KVSEL Fld(1,0,AC_MSKB0)//[0:0]
#define DDRPHY_PLL_9F (DDRPHY_BASE_ADDR + 0x27C)
    #define PLL_9F_RG_RCLRPLL_BC Fld(5,24,AC_MSKB3)//[28:24]
    #define PLL_9F_RG_RCLRPLL_IR Fld(5,16,AC_MSKB2)//[20:16]
    #define PLL_9F_RG_RCLRPLL_BPA Fld(2,14,AC_MSKB1)//[15:14]
    #define PLL_9F_RG_RCLRPLL_BPB Fld(3,8,AC_MSKB1)//[10:8]
    #define PLL_9F_RG_RCLRPLL_BR Fld(3,4,AC_MSKB0)//[6:4]
    #define PLL_9F_RG_RCLRPLL_LBAND_EN Fld(1,1,AC_MSKB0)//[1:1]
    #define PLL_9F_RG_RC_RPLL_KVSEL Fld(1,0,AC_MSKB0)//[0:0]
#define DDRPHY_PLL1 (DDRPHY_BASE_ADDR + 0x400)
    #define PLL1_RG_RPHYPLL_EN Fld(1,31,AC_MSKB3)//[31:31]
    #define PLL1_RG_RPHYPLL_FBKDIV Fld(7,24,AC_MSKB3)//[30:24]
    #define PLL1_RG_RPHYPLL_TXDIV Fld(2,22,AC_MSKB2)//[23:22]
    #define PLL1_RG_RPHYPLL_FBKSEL Fld(2,20,AC_MSKB2)//[21:20]
    #define PLL1_RG_RPHYPLL_PREDIV Fld(2,18,AC_MSKB2)//[19:18]
    #define PLL1_RG_RPHYPLL_POSDIV Fld(2,16,AC_MSKB2)//[17:16]
    #define PLL1_RG_RPHYPLL_IC Fld(4,12,AC_MSKB1)//[15:12]
    #define PLL1_RG_RPHYPLL_NOUSE1 Fld(4,8,AC_MSKB1)//[11:8]
    #define PLL1_RG_RPHYPLL_BP Fld(4,4,AC_MSKB0)//[7:4]
    #define PLL1_RG_RPHYPLL_NOUSE2 Fld(4,0,AC_MSKB0)//[3:0]
#define DDRPHY_PLL2 (DDRPHY_BASE_ADDR + 0x404)
    #define PLL2_RG_RPHYPLL_AUTOK_EN Fld(1,31,AC_MSKB3)//[31:31]
    #define PLL2_RG_RPHYPLL_DIVEN Fld(3,28,AC_MSKB3)//[30:28]
    #define PLL2_RG_RPHYPLL_AUTOK_KS Fld(2,26,AC_MSKB3)//[27:26]
    #define PLL2_RG_RPHYPLL_AUTOK_KF Fld(2,24,AC_MSKB3)//[25:24]
    #define PLL2_RG_RPHYPLL_AUTOK_LOAD Fld(1,23,AC_MSKB2)//[23:23]
    #define PLL2_RG_RPHYPLL_BAND Fld(7,16,AC_MSKB2)//[22:16]
    #define PLL2_RG_RPHYPLL_MONCK_EN Fld(1,15,AC_MSKB1)//[15:15]
    #define PLL2_RG_RPHYPLL_MONVC_EN Fld(1,14,AC_MSKB1)//[14:14]
    #define PLL2_RG_RPHYPLL_MONREF_EN Fld(1,13,AC_MSKB1)//[13:13]
    #define PLL2_RG_RPHYPLL_LVROD_EN Fld(1,12,AC_MSKB1)//[12:12]
    #define PLL2_RG_RPHYPLL_EXT_FBKCK_SEL Fld(1,11,AC_MSKB1)//[11:11]
    #define PLL2_RG_RPHYPLL_RST_DLY Fld(2,8,AC_MSKB1)//[9:8]
    #define PLL2_RG_ARDLL_PD_CK_SEL Fld(1,2,AC_MSKB0)//[2:2]
    #define PLL2_RG_PISM_MCK_SEL Fld(1,1,AC_MSKB0)//[1:1]
    #define PLL2_RG_ARDLL_FASTPJ_CK_SEL Fld(1,0,AC_MSKB0)//[0:0]
#define DDRPHY_PLL3 (DDRPHY_BASE_ADDR + 0x408)
    #define PLL3_RG_RCLRPLL_EN Fld(1,31,AC_MSKB3)//[31:31]
    #define PLL3_RG_RCLRPLL_FBKDIV Fld(7,24,AC_MSKB3)//[30:24]
    #define PLL3_RG_RCLRPLL_TXDIV Fld(2,22,AC_MSKB2)//[23:22]
    #define PLL3_RG_RCLRPLL_FBKSEL Fld(2,20,AC_MSKB2)//[21:20]
    #define PLL3_RG_RCLRPLL_PREDIV Fld(2,18,AC_MSKB2)//[19:18]
    #define PLL3_RG_RCLRPLL_POSDIV Fld(2,16,AC_MSKB2)//[17:16]
    #define PLL3_RG_RCLRPLL_IC Fld(4,12,AC_MSKB1)//[15:12]
    #define PLL3_RG_RCLRPLL_NOUSE1 Fld(4,8,AC_MSKB1)//[11:8]
    #define PLL3_RG_RCLRPLL_BP Fld(4,4,AC_MSKB0)//[7:4]
    #define PLL3_RG_RCLRPLL_NOUSE2 Fld(4,0,AC_MSKB0)//[3:0]
#define DDRPHY_PLL4 (DDRPHY_BASE_ADDR + 0x40C)
    #define PLL4_RG_RCLRPLL_AUTOK_EN Fld(1,31,AC_MSKB3)//[31:31]
    #define PLL4_RG_RCLRPLL_DIVEN Fld(3,28,AC_MSKB3)//[30:28]
    #define PLL4_RG_RCLRPLL_AUTOK_KS Fld(2,26,AC_MSKB3)//[27:26]
    #define PLL4_RG_RCLRPLL_AUTOK_KF Fld(2,24,AC_MSKB3)//[25:24]
    #define PLL4_RG_RCLRPLL_AUTOK_LOAD Fld(1,23,AC_MSKB2)//[23:23]
    #define PLL4_RG_RCLRPLL_BAND Fld(7,16,AC_MSKB2)//[22:16]
    #define PLL4_RG_RCLRPLL_MONCK_EN Fld(1,15,AC_MSKB1)//[15:15]
    #define PLL4_RG_RCLRPLL_MONVC_EN Fld(1,14,AC_MSKB1)//[14:14]
    #define PLL4_RG_RCLRPLL_MONREF_EN Fld(1,13,AC_MSKB1)//[13:13]
    #define PLL4_RG_RCLRPLL_LVROD_EN Fld(1,12,AC_MSKB1)//[12:12]
    #define PLL4_RG_RCLRPLL_EXT_FBKCK_SEL Fld(1,11,AC_MSKB1)//[11:11]
    #define PLL4_RG_RCLRPLL_RST_DLY Fld(2,8,AC_MSKB1)//[9:8]
#define DDRPHY_PLL5 (DDRPHY_BASE_ADDR + 0x410)
    #define PLL5_RG_RPHYPLL_EXTFBDIV_EN Fld(1,23,AC_MSKB2)//[23:23]
    #define PLL5_RG_RPHYPLL_EXT_FBDIV Fld(6,16,AC_MSKB2)//[21:16]
    #define PLL5_RG_RCLRPLL_EXTFBDIV_EN Fld(1,15,AC_MSKB1)//[15:15]
    #define PLL5_RG_RCLRPLL_EXT_FBDIV Fld(6,8,AC_MSKB1)//[13:8]
    #define PLL5_RG_RCLRPLL_EXTPODIV_EN Fld(1,7,AC_MSKB0)//[7:7]
    #define PLL5_RG_RCLRPLL_BYPASS Fld(1,6,AC_MSKB0)//[6:6]
    #define PLL5_RG_RCLRPLL_EXT_PODIV Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_PLL6 (DDRPHY_BASE_ADDR + 0x414)
    #define PLL6_RG_RPHYPLL_REF_DL Fld(6,24,AC_MSKB3)//[29:24]
    #define PLL6_RG_RPHYPLL_FB_DL Fld(6,16,AC_MSKB2)//[21:16]
    #define PLL6_RG_RCLRPLL_REF_CL Fld(6,8,AC_MSKB1)//[13:8]
    #define PLL6_RG_RCLRPLL_FB_DL Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_PLL7 (DDRPHY_BASE_ADDR + 0x418)
    #define PLL7_RG_ARPI_MCTL Fld(7,24,AC_MSKB3)//[30:24]
    #define PLL7_RG_BRPI_MCTL Fld(7,16,AC_MSKB2)//[22:16]
    #define PLL7_RG_ARPI_FB Fld(7,8,AC_MSKB1)//[14:8]
    #define PLL7_RG_BRPI_FB Fld(7,0,AC_MSKB0)//[6:0]
#define DDRPHY_PLL8 (DDRPHY_BASE_ADDR + 0x41C)
    #define PLL8_RG_RPI_SET_UPDN Fld(3,28,AC_MSKB3)//[30:28]
    #define PLL8_RG_RPI_CAP_SEL Fld(2,24,AC_MSKB3)//[25:24]
    #define PLL8_RG_ARPI_MCK_SEL Fld(1,21,AC_MSKB2)//[21:21]
    #define PLL8_RG_BRPI_MCK_SEL Fld(1,20,AC_MSKB2)//[20:20]
    #define PLL8_RG_ARPI_MCTL_JUMP_EN Fld(1,19,AC_MSKB2)//[19:19]
    #define PLL8_RG_BRPI_MCTL_JUMP_EN Fld(1,18,AC_MSKB2)//[18:18]
    #define PLL8_RG_ARPI_FB_JUMP_EN Fld(1,17,AC_MSKB2)//[17:17]
    #define PLL8_RG_ARPI_CS_JUMP_EN Fld(1,16,AC_MSKB2)//[16:16]
    #define PLL8_RG_ARPI_CK_JUMP_EN Fld(1,15,AC_MSKB1)//[15:15]
    #define PLL8_RG_ARPI_CMD_JUMP_EN Fld(1,14,AC_MSKB1)//[14:14]
    #define PLL8_RG_ARPI_DQ_B0_JUMP_EN Fld(1,13,AC_MSKB1)//[13:13]
    #define PLL8_RG_ARPI_DQ_B1_JUMP_EN Fld(1,12,AC_MSKB1)//[12:12]
    #define PLL8_RG_ARPI_DQSIEN_B0_JUMP_EN Fld(1,11,AC_MSKB1)//[11:11]
    #define PLL8_RG_ARPI_DQSIEN_B1_JUMP_EN Fld(1,10,AC_MSKB1)//[10:10]
    #define PLL8_RG_ARPI_DQSIEN_CA_JUMP_EN Fld(1,9,AC_MSKB1)//[9:9]
    #define PLL8_RG_BRPI_FB_JUMP_EN Fld(1,8,AC_MSKB1)//[8:8]
    #define PLL8_RG_BRPI_CS_JUMP_EN Fld(1,7,AC_MSKB0)//[7:7]
    #define PLL8_RG_BRPI_CK_JUMP_EN Fld(1,6,AC_MSKB0)//[6:6]
    #define PLL8_RG_BRPI_CMD_JUMP_EN Fld(1,5,AC_MSKB0)//[5:5]
    #define PLL8_RG_BRPI_DQ_B0_JUMP_EN Fld(1,4,AC_MSKB0)//[4:4]
    #define PLL8_RG_BRPI_DQ_B1_JUMP_EN Fld(1,3,AC_MSKB0)//[3:3]
    #define PLL8_RG_BRPI_DQSIEN_B0_JUMP_EN Fld(1,2,AC_MSKB0)//[2:2]
    #define PLL8_RG_BRPI_DQSIEN_B1_JUMP_EN Fld(1,1,AC_MSKB0)//[1:1]
    #define PLL8_RG_BRPI_DQSIEN_CA_JUMP_EN Fld(1,0,AC_MSKB0)//[0:0]

//Page AO_4
#define DDRPHY_PLL9 (DDRPHY_BASE_ADDR + 0x420)
    #define PLL9_RG_ARPI_CG_MCK Fld(1,31,AC_MSKB3)//[31:31]
    #define PLL9_RG_ARPI_CG_MCK_B0 Fld(1,30,AC_MSKB3)//[30:30]
    #define PLL9_RG_ARPI_CG_MCK_B1 Fld(1,29,AC_MSKB3)//[29:29]
    #define PLL9_RG_ARPI_CG_MCK_CA Fld(1,28,AC_MSKB3)//[28:28]
    #define PLL9_RG_ARPI_CG_MCK_FB2DLL Fld(1,27,AC_MSKB3)//[27:27]
    #define PLL9_RG_BRPI_CG_MCK_B0 Fld(1,26,AC_MSKB3)//[26:26]
    #define PLL9_RG_BRPI_CG_MCK_B1 Fld(1,25,AC_MSKB3)//[25:25]
    #define PLL9_RG_BRPI_CG_MCK_CA Fld(1,24,AC_MSKB3)//[24:24]
    #define PLL9_RG_BRPI_CG_MCK Fld(1,23,AC_MSKB2)//[23:23]
    #define PLL9_RG_BRPI_CG_MCK_FB2DLL Fld(1,22,AC_MSKB2)//[22:22]
    #define PLL9_RG_RPHYPLL_DIV4_CG Fld(1,21,AC_MSKB2)//[21:21]
    #define PLL9_RG_RCLRPLL_DIV4_CG Fld(1,20,AC_MSKB2)//[20:20]
    #define PLL9_RG_ARPI_CG_MCTL Fld(1,19,AC_MSKB2)//[19:19]
    #define PLL9_RG_BRPI_CG_MCTL Fld(1,18,AC_MSKB2)//[18:18]
    #define PLL9_RG_ARPI_CG_FB Fld(1,17,AC_MSKB2)//[17:17]
    #define PLL9_RG_ARPI_CG_CS Fld(1,16,AC_MSKB2)//[16:16]
    #define PLL9_RG_ARPI_CG_CK Fld(1,15,AC_MSKB1)//[15:15]
    #define PLL9_RG_ARPI_CG_CMD Fld(1,14,AC_MSKB1)//[14:14]
    #define PLL9_RG_ARPI_CG_DQ_B0 Fld(1,13,AC_MSKB1)//[13:13]
    #define PLL9_RG_ARPI_CG_DQ_B1 Fld(1,12,AC_MSKB1)//[12:12]
    #define PLL9_RG_ARPI_CG_DQSIEN_B0 Fld(1,11,AC_MSKB1)//[11:11]
    #define PLL9_RG_ARPI_CG_DQSIEN_B1 Fld(1,10,AC_MSKB1)//[10:10]
    #define PLL9_RG_ARPI_CG_DQSIEN_CA Fld(1,9,AC_MSKB1)//[9:9]
    #define PLL9_RG_BRPI_CG_FB Fld(1,8,AC_MSKB1)//[8:8]
    #define PLL9_RG_BRPI_CG_CS Fld(1,7,AC_MSKB0)//[7:7]
    #define PLL9_RG_BRPI_CG_CK Fld(1,6,AC_MSKB0)//[6:6]
    #define PLL9_RG_BRPI_CG_CMD Fld(1,5,AC_MSKB0)//[5:5]
    #define PLL9_RG_BRPI_CG_DQ_B0 Fld(1,4,AC_MSKB0)//[4:4]
    #define PLL9_RG_BRPI_CG_DQ_B1 Fld(1,3,AC_MSKB0)//[3:3]
    #define PLL9_RG_BRPI_CG_DQSIEN_B0 Fld(1,2,AC_MSKB0)//[2:2]
    #define PLL9_RG_BRPI_CG_DQSIEN_B1 Fld(1,1,AC_MSKB0)//[1:1]
    #define PLL9_RG_BRPI_CG_DQSIEN_CA Fld(1,0,AC_MSKB0)//[0:0]
#define DDRPHY_PLL10 (DDRPHY_BASE_ADDR + 0x424)
    #define PLL10_RG_ARPI_MCTL_EN Fld(1,19,AC_MSKB2)//[19:19]
    #define PLL10_RG_BRPI_MCTL_EN Fld(1,18,AC_MSKB2)//[18:18]
    #define PLL10_RG_ARPI_FB_EN Fld(1,17,AC_MSKB2)//[17:17]
    #define PLL10_RG_ARPI_CS_EN Fld(1,16,AC_MSKB2)//[16:16]
    #define PLL10_RG_ARPI_CK_EN Fld(1,15,AC_MSKB1)//[15:15]
    #define PLL10_RG_ARPI_CMD_EN Fld(1,14,AC_MSKB1)//[14:14]
    #define PLL10_RG_ARPI_DQ_B0_EN Fld(1,13,AC_MSKB1)//[13:13]
    #define PLL10_RG_ARPI_DQ_B1_EN Fld(1,12,AC_MSKB1)//[12:12]
    #define PLL10_RG_ARPI_DQSIEN_B0_EN Fld(1,11,AC_MSKB1)//[11:11]
    #define PLL10_RG_ARPI_DQSIEN_B1_EN Fld(1,10,AC_MSKB1)//[10:10]
    #define PLL10_RG_ARPI_DQSIEN_CA_EN Fld(1,9,AC_MSKB1)//[9:9]
    #define PLL10_RG_BRPI_FB_EN Fld(1,8,AC_MSKB1)//[8:8]
    #define PLL10_RG_BRPI_CS_EN Fld(1,7,AC_MSKB0)//[7:7]
    #define PLL10_RG_BRPI_CK_EN Fld(1,6,AC_MSKB0)//[6:6]
    #define PLL10_RG_BRPI_CMD_EN Fld(1,5,AC_MSKB0)//[5:5]
    #define PLL10_RG_BRPI_DQ_B0_EN Fld(1,4,AC_MSKB0)//[4:4]
    #define PLL10_RG_BRPI_DQ_B1_EN Fld(1,3,AC_MSKB0)//[3:3]
    #define PLL10_RG_BRPI_DQSIEN_B0_EN Fld(1,2,AC_MSKB0)//[2:2]
    #define PLL10_RG_BRPI_DQSIEN_B1_EN Fld(1,1,AC_MSKB0)//[1:1]
    #define PLL10_RG_BRPI_DQSIEN_CA_EN Fld(1,0,AC_MSKB0)//[0:0]
#define DDRPHY_PLL11 (DDRPHY_BASE_ADDR + 0x428)
    #define PLL11_RG_ARPI_BYPASS_MCTL Fld(1,19,AC_MSKB2)//[19:19]
    #define PLL11_RG_BRPI_BYPASS_MCTL Fld(1,18,AC_MSKB2)//[18:18]
    #define PLL11_RG_ARPI_BYPASS_FB Fld(1,17,AC_MSKB2)//[17:17]
    #define PLL11_RG_ARPI_BYPASS_CS Fld(1,16,AC_MSKB2)//[16:16]
    #define PLL11_RG_ARPI_BYPASS_CK Fld(1,15,AC_MSKB1)//[15:15]
    #define PLL11_RG_ARPI_BYPASS_CMD Fld(1,14,AC_MSKB1)//[14:14]
    #define PLL11_RG_ARPI_BYPASS_DQ_B0 Fld(1,13,AC_MSKB1)//[13:13]
    #define PLL11_RG_ARPI_BYPASS_DQ_B1 Fld(1,12,AC_MSKB1)//[12:12]
    #define PLL11_RG_ARPI_BYPASS_DQSIEN_B0 Fld(1,11,AC_MSKB1)//[11:11]
    #define PLL11_RG_ARPI_BYPASS_DQSIEN_B1 Fld(1,10,AC_MSKB1)//[10:10]
    #define PLL11_RG_ARPI_BYPASS_DQSIEN_CA Fld(1,9,AC_MSKB1)//[9:9]
    #define PLL11_RG_BRPI_BYPASS_FB Fld(1,8,AC_MSKB1)//[8:8]
    #define PLL11_RG_BRPI_BYPASS_CS Fld(1,7,AC_MSKB0)//[7:7]
    #define PLL11_RG_BRPI_BYPASS_CK Fld(1,6,AC_MSKB0)//[6:6]
    #define PLL11_RG_BRPI_BYPASS_CMD Fld(1,5,AC_MSKB0)//[5:5]
    #define PLL11_RG_BRPI_BYPASS_DQ_B0 Fld(1,4,AC_MSKB0)//[4:4]
    #define PLL11_RG_BRPI_BYPASS_DQ_B1 Fld(1,3,AC_MSKB0)//[3:3]
    #define PLL11_RG_BRPI_BYPASS_DQSIEN_B0 Fld(1,2,AC_MSKB0)//[2:2]
    #define PLL11_RG_BRPI_BYPASS_DQSIEN_B1 Fld(1,1,AC_MSKB0)//[1:1]
    #define PLL11_RG_BRPI_BYPASS_DQSIEN_CA Fld(1,0,AC_MSKB0)//[0:0]
#define DDRPHY_PLL12 (DDRPHY_BASE_ADDR + 0x42C)
    #define PLL12_RG_ARDLL_PHDET_OUT_SEL Fld(1,31,AC_MSKB3)//[31:31]
    #define PLL12_RG_ARDLL_PHDET_IN_SWAP Fld(1,30,AC_MSKB3)//[30:30]
    #define PLL12_RG_BRDLL_PHDET_OUT_SEL Fld(1,29,AC_MSKB3)//[29:29]
    #define PLL12_RG_BRDLL_PHDET_IN_SWAP Fld(1,28,AC_MSKB3)//[28:28]
    #define PLL12_RG_ARPI_IN_SEL Fld(1,21,AC_MSKB2)//[21:21]
    #define PLL12_RG_BRPI_IN_SEL Fld(1,20,AC_MSKB2)//[20:20]
    #define PLL12_RG_ARPI_MPDIV_CG Fld(1,19,AC_MSKB2)//[19:19]
    #define PLL12_RG_BRPI_MPDIV_CG Fld(1,18,AC_MSKB2)//[18:18]
    #define PLL12_RG_ARPI_MPDIV_IN_SEL Fld(1,17,AC_MSKB2)//[17:17]
    #define PLL12_RG_BRPI_MPDIV_IN_SEL Fld(1,16,AC_MSKB2)//[16:16]
    #define PLL12_RG_ARPI_MPDIV_EN Fld(1,15,AC_MSKB1)//[15:15]
    #define PLL12_RG_ARPI_MPDIV_SEL Fld(2,10,AC_MSKB1)//[11:10]
    #define PLL12_RG_ARPI_MPDIV_OUT_SEL Fld(2,8,AC_MSKB1)//[9:8]
    #define PLL12_RG_BRPI_MPDIV_EN Fld(1,7,AC_MSKB0)//[7:7]
    #define PLL12_RG_BRPI_MPDIV_SEL Fld(2,2,AC_MSKB0)//[3:2]
    #define PLL12_RG_BRPI_MPDIV_OUT_SEL Fld(2,0,AC_MSKB0)//[1:0]
#define DDRPHY_PLL13 (DDRPHY_BASE_ADDR + 0x430)
    #define PLL13_RG_ARDLL_FJ_OUT_MODE Fld(1,26,AC_MSKB3)//[26:26]
    #define PLL13_RG_ARDLL_FJ_OUT_MODE_SEL Fld(1,25,AC_MSKB3)//[25:25]
    #define PLL13_RG_ARDLL_GAIN Fld(4,20,AC_MSKB2)//[23:20]
    #define PLL13_RG_ARDLL_IDLECNT Fld(4,16,AC_MSKB2)//[19:16]
    #define PLL13_RG_ARDLL_PHDET_EN Fld(1,11,AC_MSKB1)//[11:11]
    #define PLL13_RG_ARDLL_PHJUMP_EN Fld(1,10,AC_MSKB1)//[10:10]
    #define PLL13_RG_ARDLL_PHDIV Fld(1,9,AC_MSKB1)//[9:9]
    #define PLL13_RG_ARDLL_DIV_DEC Fld(1,8,AC_MSKB1)//[8:8]
    #define PLL13_RG_ARDLL_MON_SEL Fld(4,4,AC_MSKB0)//[7:4]
    #define PLL13_RG_ARDLL_DIV_MCTL Fld(2,2,AC_MSKB0)//[3:2]
    #define PLL13_RG_ARDLL_DIV Fld(2,0,AC_MSKB0)//[1:0]
#define DDRPHY_PLL14 (DDRPHY_BASE_ADDR + 0x434)
    #define PLL14_RG_BRDLL_FJ_OUT_MODE Fld(1,26,AC_MSKB3)//[26:26]
    #define PLL14_RG_BRDLL_FJ_OUT_MODE_SEL Fld(1,25,AC_MSKB3)//[25:25]
    #define PLL14_RG_BRDLL_GAIN Fld(4,20,AC_MSKB2)//[23:20]
    #define PLL14_RG_BRDLL_IDLECNT Fld(4,16,AC_MSKB2)//[19:16]
    #define PLL14_RG_BRDLL_PHDET_EN Fld(1,11,AC_MSKB1)//[11:11]
    #define PLL14_RG_BRDLL_PHJUMP_EN Fld(1,10,AC_MSKB1)//[10:10]
    #define PLL14_RG_BRDLL_PHDIV Fld(1,9,AC_MSKB1)//[9:9]
    #define PLL14_RG_BRDLL_DIV_DEC Fld(1,8,AC_MSKB1)//[8:8]
    #define PLL14_RG_BRDLL_MON_SEL Fld(4,4,AC_MSKB0)//[7:4]
    #define PLL14_RG_BRDLL_DIV_MCTL Fld(2,2,AC_MSKB0)//[3:2]
    #define PLL14_RG_BRDLL_DIV Fld(2,0,AC_MSKB0)//[1:0]
#define DDRPHY_PLL15 (DDRPHY_BASE_ADDR + 0x438)
    #define PLL15_RG_RVREF_VREF_EN Fld(1,31,AC_MSKB3)//[31:31]
    #define PLL15_RG_RVREF_SEL_CA Fld(6,24,AC_MSKB3)//[29:24]
    #define PLL15_RG_RVREF_DDR3_SEL Fld(1,23,AC_MSKB2)//[23:23]
    #define PLL15_RG_RVREF_DDR4_SEL Fld(1,22,AC_MSKB2)//[22:22]
    #define PLL15_RG_RVREF_SEL_DQ Fld(6,16,AC_MSKB2)//[21:16]
    #define PLL15_RG_RPHYPLL_TST_SEL Fld(4,8,AC_MSKB1)//[11:8]
    #define PLL15_RG_RPHYPLL_TSTLVROD_EN Fld(1,5,AC_MSKB0)//[5:5]
    #define PLL15_RG_RPHYPLL_TST_EN Fld(1,4,AC_MSKB0)//[4:4]
    #define PLL15_RG_RPHYPLL_TSTCK_EN Fld(1,3,AC_MSKB0)//[3:3]
    #define PLL15_RG_RPHYPLL_TSTFM_EN Fld(1,2,AC_MSKB0)//[2:2]
    #define PLL15_RG_RPHYPLL_TSTOD_EN Fld(1,1,AC_MSKB0)//[1:1]
    #define PLL15_RG_RPHYPLL_TSTOP_EN Fld(1,0,AC_MSKB0)//[0:0]
#define DDRPHY_PLL16 (DDRPHY_BASE_ADDR + 0x43C)
    #define PLL16_RG_RMCTLPLL_CK_SEL Fld(1,24,AC_MSKB3)//[24:24]
    #define PLL16_RG_RPHYPLL_SER_MODE Fld(1,20,AC_MSKB2)//[20:20]
    #define PLL16_RG_RPHYPLL_LS_SEL Fld(1,19,AC_MSKB2)//[19:19]
    #define PLL16_RG_RPHYPLL_LS_EN Fld(1,18,AC_MSKB2)//[18:18]
    #define PLL16_RG_RPHYPLL_ATPG_EN Fld(1,17,AC_MSKB2)//[17:17]
    #define PLL16_RG_RPHYPLL_RESETB Fld(1,16,AC_MSKB2)//[16:16]
    #define PLL16_RG_RPHYPLL_TOP_REV Fld(16,0,AC_FULLW10)//[15:0]
#define DDRPHY_PLL17 (DDRPHY_BASE_ADDR + 0x440)
    #define PLL17_RG_TX_RRESETB_NO_USE Fld(1,23,AC_MSKB2)//[23:23]
    #define PLL17_RG_TX_RRESETB_PULL_UP Fld(1,21,AC_MSKB2)//[21:21]
    #define PLL17_RG_TX_RRESETB_PULL_DN Fld(1,20,AC_MSKB2)//[20:20]
    #define PLL17_RG_TX_RRESETB_DDR3_SEL Fld(1,19,AC_MSKB2)//[19:19]
    #define PLL17_RG_TX_RRESETB_DDR4_SEL Fld(1,18,AC_MSKB2)//[18:18]
    #define PLL17_RG_TX_RRESETB_SCAN_IN_EN Fld(1,17,AC_MSKB2)//[17:17]
    #define PLL17_RG_RX_RRESETB_SMT_EN Fld(1,16,AC_MSKB2)//[16:16]
    #define PLL17_RG_RRESETB_DRVN_SW Fld(5,8,AC_MSKB1)//[12:8]
    #define PLL17_RG_RRESETB_DRVP_SW Fld(5,0,AC_MSKB0)//[4:0]
#define DDRPHY_SHUFFLE106 (DDRPHY_BASE_ADDR + 0x444)
    #define SHUFFLE106_SHU_RG_ARPI_MCTL Fld(7,24,AC_MSKB3)//[30:24]
    #define SHUFFLE106_SHU_RG_BRPI_MCTL Fld(7,16,AC_MSKB2)//[22:16]
    #define SHUFFLE106_SHU_RG_ARPI_FB Fld(7,8,AC_MSKB1)//[14:8]
    #define SHUFFLE106_SHU_RG_BRPI_FB Fld(7,0,AC_MSKB0)//[6:0]
#define DDRPHY_PLL19 (DDRPHY_BASE_ADDR + 0x448)
    #define PLL19_SHU_RG_ARPI_IN_SEL Fld(1,21,AC_MSKB2)//[21:21] other-group
    #define PLL19_SHU_RG_BRPI_IN_SEL Fld(1,20,AC_MSKB2)//[20:20] other-group
    #define PLL19_SHU_RG_ARPI_MPDIV_CG Fld(1,19,AC_MSKB2)//[19:19] other-group
    #define PLL19_SHU_RG_BRPI_MPDIV_CG Fld(1,18,AC_MSKB2)//[18:18] other-group
    #define PLL19_SHU_RG_ARPI_MPDIV_IN_SEL Fld(1,17,AC_MSKB2)//[17:17] mpdiv-group
    #define PLL19_SHU_RG_BRPI_MPDIV_IN_SEL Fld(1,16,AC_MSKB2)//[16:16] mpdiv-group
    #define PLL19_SHU_RG_ARPI_MPDIV_EN Fld(1,15,AC_MSKB1)//[15:15] other-group
    #define PLL19_SHU_RG_ARPI_MPDIV_SEL Fld(2,10,AC_MSKB1)//[11:10] other-group
    #define PLL19_SHU_RG_ARPI_MPDIV_OUT_SEL Fld(2,8,AC_MSKB1)//[9:8] mpdiv-group
    #define PLL19_SHU_RG_BRPI_MPDIV_EN Fld(1,7,AC_MSKB0)//[7:7] other-group
    #define PLL19_SHU_RG_BRPI_MPDIV_SEL Fld(2,2,AC_MSKB0)//[3:2] other-group
    #define PLL19_SHU_RG_BRPI_MPDIV_OUT_SEL Fld(2,0,AC_MSKB0)//[1:0] mpdiv-group
#define DDRPHY_PLL20 (DDRPHY_BASE_ADDR + 0x44C)
    #define PLL20_RG_IMPA_VREF_SEL Fld(6,16,AC_MSKB2)//[21:16]
    #define PLL20_RG_IMPA_DDR3_SEL Fld(1,6,AC_MSKB0)//[6:6]
    #define PLL20_RG_IMPA_DDR4_SEL Fld(1,5,AC_MSKB0)//[5:5]
    #define PLL20_RG_IMPA_EN Fld(1,4,AC_MSKB0)//[4:4]
    #define PLL20_RG_IMPA_OCD_PUCMP_EN Fld(1,3,AC_MSKB0)//[3:3]
#define DDRPHY_IMPA1 (DDRPHY_BASE_ADDR + 0x450)
    #define IMPA1_RG_IMPA_ODTN_SW Fld(5,24,AC_MSKB3)//[28:24]
    #define IMPA1_RG_IMPA_ODTP_SW Fld(5,16,AC_MSKB2)//[20:16]
    #define IMPA1_RG_RIMP_REV Fld(8,8,AC_FULLB1)//[15:8]
    #define IMPA1_RG_RIMP_VREF_EN Fld(1,7,AC_MSKB0)//[7:7]
    #define IMPA1_RG_RIMP_PRE_EN Fld(1,6,AC_MSKB0)//[6:6]
    #define IMPA1_RG_RIMP_ODT_EN Fld(1,5,AC_MSKB0)//[5:5]
    #define IMPA1_RG_RIMP_BIAS_EN Fld(1,4,AC_MSKB0)//[4:4]
#define DDRPHY_PLL21 (DDRPHY_BASE_ADDR + 0x454)
    #define PLL21_PLL_21_RESERVED Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_ARPI_CMD (DDRPHY_BASE_ADDR + 0x458)
    #define ARPI_CMD_DA_ARPI_CMD Fld(7,16,AC_MSKB2)//[22:16]
    #define ARPI_CMD_DA_ARPI_CS Fld(7,8,AC_MSKB1)//[14:8]
    #define ARPI_CMD_DA_ARPI_CK Fld(7,0,AC_MSKB0)//[6:0]
#define DDRPHY_ARPI_CMD2 (DDRPHY_BASE_ADDR + 0x45C)
    #define ARPI_CMD2_DA_ARPI_CMD_CB Fld(7,16,AC_MSKB2)//[22:16]
    #define ARPI_CMD2_DA_ARPI_CS_CB Fld(7,8,AC_MSKB1)//[14:8]
    #define ARPI_CMD2_DA_ARPI_CK_CB Fld(7,0,AC_MSKB0)//[6:0]
#define DDRPHY_ARPI_DQ (DDRPHY_BASE_ADDR + 0x460)
    #define ARPI_DQ_RK0_ARPI_PBYTE_B0 Fld(7,24,AC_MSKB3)//[30:24]
    #define ARPI_DQ_RK0_ARPI_PBYTE_B1 Fld(7,16,AC_MSKB2)//[22:16]
    #define ARPI_DQ_RK0_ARPI_DQ_B0 Fld(6,8,AC_MSKB1)//[13:8]
    #define ARPI_DQ_RK0_ARPI_DQ_B1 Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_ARPI_DQ3_2 (DDRPHY_BASE_ADDR + 0x464)
    #define ARPI_DQ3_2_RK2_ARPI_PBYTE_B0 Fld(7,24,AC_MSKB3)//[30:24]
    #define ARPI_DQ3_2_RK2_ARPI_PBYTE_B1 Fld(7,16,AC_MSKB2)//[22:16]
    #define ARPI_DQ3_2_RK2_ARPI_DQ_B0 Fld(6,8,AC_MSKB1)//[13:8]
    #define ARPI_DQ3_2_RK2_ARPI_DQ_B1 Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_ARPI_DQ2 (DDRPHY_BASE_ADDR + 0x468)
    #define ARPI_DQ2_RK1_ARPI_PBYTE_B0 Fld(7,24,AC_MSKB3)//[30:24]
    #define ARPI_DQ2_RK1_ARPI_PBYTE_B1 Fld(7,16,AC_MSKB2)//[22:16]
    #define ARPI_DQ2_RK1_ARPI_DQ_B0 Fld(6,8,AC_MSKB1)//[13:8]
    #define ARPI_DQ2_RK1_ARPI_DQ_B1 Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_SHUFFLE9F (DDRPHY_BASE_ADDR + 0x46C)
    #define SHUFFLE9F_SHUFFLE9F Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_SHUFFLE116 (DDRPHY_BASE_ADDR + 0x470)
    #define SHUFFLE116_SHUFFLE116 Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_SHUFFLE117 (DDRPHY_BASE_ADDR + 0x474)
    #define SHUFFLE117_SHUFFLE117 Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_SHUFFLE118 (DDRPHY_BASE_ADDR + 0x478)
    #define SHUFFLE118_SHUFFLE118 Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_SHUFFLE119 (DDRPHY_BASE_ADDR + 0x47C)
    #define SHUFFLE119_SHUFFLE119 Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_SHUFFLE11A (DDRPHY_BASE_ADDR + 0x480)
    #define SHUFFLE11A_SHUFFLE11A Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_SHUFFLE103 (DDRPHY_BASE_ADDR + 0x484)
    #define SHUFFLE103_SHUFFLE103 Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_SHUFFLE105 (DDRPHY_BASE_ADDR + 0x488)
    #define SHUFFLE105_SHUFFLE105_PHY Fld(31,0,AC_MSKDW)//[30:0]
#define DDRPHY_RXDLY_TR0 (DDRPHY_BASE_ADDR + 0x4C0)
    #define RXDLY_TR0_R_RX_DLY_TRACK_ENA Fld(1,31,AC_MSKB3)//[31:31]
    #define RXDLY_TR0_R_RX_DLY_TRACK_CLR Fld(1,30,AC_MSKB3)//[30:30]
    #define RXDLY_TR0_R_RX_DLY_RK_OPT Fld(2,20,AC_MSKB2)//[21:20]
    #define RXDLY_TR0_R_RX_DLY_RANK_ERR_ST_CLR Fld(3,16,AC_MSKB2)//[18:16]
    #define RXDLY_TR0_R_DVS_SW_UP Fld(1,8,AC_MSKB1)//[8:8]
    #define RXDLY_TR0_R_RX_RANKINCTL Fld(4,4,AC_MSKB0)//[7:4]
    #define RXDLY_TR0_R_RX_DLY_TRACK_RO_SEL Fld(3,0,AC_MSKB0)//[2:0]
#define DDRPHY_RXDLY_TR1 (DDRPHY_BASE_ADDR + 0x4C4)
    #define RXDLY_TR1_R_RK0_DVS_MODE Fld(2,30,AC_MSKB3)//[31:30]
    #define RXDLY_TR1_R_RK0_DVS_FDLY_MODE Fld(1,29,AC_MSKB3)//[29:29]
    #define RXDLY_TR1_R_RK0_RX_DLY_RIS_TRACK_GATE_ENA Fld(1,28,AC_MSKB3)//[28:28]
    #define RXDLY_TR1_R_RK0_RX_DLY_RIS_DQ_SCALE Fld(2,26,AC_MSKB3)//[27:26]
    #define RXDLY_TR1_R_RK0_RX_DLY_RIS_DQS_SCALE Fld(2,24,AC_MSKB3)//[25:24]
    #define RXDLY_TR1_R_RK0_RX_DLY_FAL_TRACK_GATE_ENA Fld(1,23,AC_MSKB2)//[23:23]
    #define RXDLY_TR1_R_RK0_RX_DLY_FAL_DQ_SCALE Fld(2,18,AC_MSKB2)//[19:18]
    #define RXDLY_TR1_R_RK0_RX_DLY_FAL_DQS_SCALE Fld(2,16,AC_MSKB2)//[17:16]
#define DDRPHY_RXDLY_TR2 (DDRPHY_BASE_ADDR + 0x4C8)
    #define RXDLY_TR2_RG_RK0_ARDQ0_MAX_DLY Fld(6,24,AC_MSKB3)//[29:24]
    #define RXDLY_TR2_RG_RK0_ARDQ1_MAX_DLY Fld(6,16,AC_MSKB2)//[21:16]
    #define RXDLY_TR2_RG_RK0_ARDQ2_MAX_DLY Fld(6,8,AC_MSKB1)//[13:8]
    #define RXDLY_TR2_RG_RK0_ARDQ3_MAX_DLY Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_RXDLY_TR3 (DDRPHY_BASE_ADDR + 0x4CC)
    #define RXDLY_TR3_RG_RK0_ARDQ4_MAX_DLY Fld(6,24,AC_MSKB3)//[29:24]
    #define RXDLY_TR3_RG_RK0_ARDQ5_MAX_DLY Fld(6,16,AC_MSKB2)//[21:16]
    #define RXDLY_TR3_RG_RK0_ARDQ6_MAX_DLY Fld(6,8,AC_MSKB1)//[13:8]
    #define RXDLY_TR3_RG_RK0_ARDQ7_MAX_DLY Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_RXDLY_TR4 (DDRPHY_BASE_ADDR + 0x4D0)
    #define RXDLY_TR4_RG_RK0_ARDQS0_MAX_DLY Fld(7,24,AC_MSKB3)//[30:24]
    #define RXDLY_TR4_RG_RK0_ARDQM0_MAX_DLY Fld(6,16,AC_MSKB2)//[21:16]
    #define RXDLY_TR4_RG_RK0_ARDQS0_MIN_DLY Fld(7,8,AC_MSKB1)//[14:8]
    #define RXDLY_TR4_RG_RK0_ARDQM0_MIN_DLY Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_RXDLY_TR5 (DDRPHY_BASE_ADDR + 0x4D4)
    #define RXDLY_TR5_RG_RK0_ARDQ0_MIN_DLY Fld(6,24,AC_MSKB3)//[29:24]
    #define RXDLY_TR5_RG_RK0_ARDQ1_MIN_DLY Fld(6,16,AC_MSKB2)//[21:16]
    #define RXDLY_TR5_RG_RK0_ARDQ2_MIN_DLY Fld(6,8,AC_MSKB1)//[13:8]
    #define RXDLY_TR5_RG_RK0_ARDQ3_MIN_DLY Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_RXDLY_TR6 (DDRPHY_BASE_ADDR + 0x4D8)
    #define RXDLY_TR6_RG_RK0_ARDQ4_MIN_DLY Fld(6,24,AC_MSKB3)//[29:24]
    #define RXDLY_TR6_RG_RK0_ARDQ5_MIN_DLY Fld(6,16,AC_MSKB2)//[21:16]
    #define RXDLY_TR6_RG_RK0_ARDQ6_MIN_DLY Fld(6,8,AC_MSKB1)//[13:8]
    #define RXDLY_TR6_RG_RK0_ARDQ7_MIN_DLY Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_RXDLY_TR7 (DDRPHY_BASE_ADDR + 0x4DC)
    #define RXDLY_TR7_R_RK0_B0_DVS_SW_CNT_ENA Fld(1,31,AC_MSKB3)//[31:31]
    #define RXDLY_TR7_R_RK0_B0_DVS_SW_CNT_CLR Fld(1,27,AC_MSKB3)//[27:27]
    #define RXDLY_TR7_R_RK0_B0_DVS_LEAD_LAG_CNT_CLR Fld(1,26,AC_MSKB3)//[26:26]
#define DDRPHY_RXDLY_TR8 (DDRPHY_BASE_ADDR + 0x4E0)
    #define RXDLY_TR8_R_RK0_B0_DVS_TH_LEAD Fld(16,16,AC_FULLW32)//[31:16]
    #define RXDLY_TR8_R_RK0_B0_DVS_TH_LAG Fld(16,0,AC_FULLW10)//[15:0]
#define DDRPHY_RXDLY_TR9 (DDRPHY_BASE_ADDR + 0x4E4)
    #define RXDLY_TR9_R_RK0_B1_DVS_SW_CNT_ENA Fld(1,31,AC_MSKB3)//[31:31]
    #define RXDLY_TR9_R_RK0_B1_DVS_SW_CNT_CLR Fld(1,27,AC_MSKB3)//[27:27]
    #define RXDLY_TR9_R_RK0_B1_DVS_LEAD_LAG_CNT_CLR Fld(1,26,AC_MSKB3)//[26:26]
#define DDRPHY_RXDLY_TR10 (DDRPHY_BASE_ADDR + 0x4E8)
    #define RXDLY_TR10_R_RK0_B1_DVS_TH_LEAD Fld(16,16,AC_FULLW32)//[31:16]
    #define RXDLY_TR10_R_RK0_B1_DVS_TH_LAG Fld(16,0,AC_FULLW10)//[15:0]
#define DDRPHY_RXP_DLY0 (DDRPHY_BASE_ADDR + 0x4F4)
    #define RXP_DLY0_RK0_RX_ARDQP1_R_DLY Fld(6,24,AC_MSKB3)//[29:24]
    #define RXP_DLY0_RK0_RX_ARDQP1_F_DLY Fld(6,16,AC_MSKB2)//[21:16]
    #define RXP_DLY0_RK0_RX_ARDQP0_R_DLY Fld(6,8,AC_MSKB1)//[13:8]
    #define RXP_DLY0_RK0_RX_ARDQP0_F_DLY Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_RXP_DLY1 (DDRPHY_BASE_ADDR + 0x4F8)
    #define RXP_DLY1_RK1_RX_ARDQP1_R_DLY Fld(6,24,AC_MSKB3)//[29:24]
    #define RXP_DLY1_RK1_RX_ARDQP1_F_DLY Fld(6,16,AC_MSKB2)//[21:16]
    #define RXP_DLY1_RK1_RX_ARDQP0_R_DLY Fld(6,8,AC_MSKB1)//[13:8]
    #define RXP_DLY1_RK1_RX_ARDQP0_F_DLY Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_RXP_DLY2 (DDRPHY_BASE_ADDR + 0x4FC)
    #define RXP_DLY2_RK2_RX_ARDQP1_R_DLY Fld(6,24,AC_MSKB3)//[29:24]
    #define RXP_DLY2_RK2_RX_ARDQP1_F_DLY Fld(6,16,AC_MSKB2)//[21:16]
    #define RXP_DLY2_RK2_RX_ARDQP0_R_DLY Fld(6,8,AC_MSKB1)//[13:8]
    #define RXP_DLY2_RK2_RX_ARDQP0_F_DLY Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_RXDLY_TR11 (DDRPHY_BASE_ADDR + 0x504)
    #define RXDLY_TR11_R_RK1_DVS_MODE Fld(2,30,AC_MSKB3)//[31:30]
    #define RXDLY_TR11_R_RK1_DVS_FDLY_MODE Fld(1,29,AC_MSKB3)//[29:29]
    #define RXDLY_TR11_R_RK1_RX_DLY_RIS_TRACK_GATE_ENA Fld(1,28,AC_MSKB3)//[28:28]
    #define RXDLY_TR11_R_RK1_RX_DLY_RIS_DQ_SCALE Fld(2,26,AC_MSKB3)//[27:26]
    #define RXDLY_TR11_R_RK1_RX_DLY_RIS_DQS_SCALE Fld(2,24,AC_MSKB3)//[25:24]
    #define RXDLY_TR11_R_RK1_RX_DLY_FAL_TRACK_GATE_ENA Fld(1,23,AC_MSKB2)//[23:23]
    #define RXDLY_TR11_R_RK1_RX_DLY_FAL_DQ_SCALE Fld(2,18,AC_MSKB2)//[19:18]
    #define RXDLY_TR11_R_RK1_RX_DLY_FAL_DQS_SCALE Fld(2,16,AC_MSKB2)//[17:16]
#define DDRPHY_RXDLY_TR12 (DDRPHY_BASE_ADDR + 0x508)
    #define RXDLY_TR12_RG_RK1_ARDQ0_MAX_DLY Fld(6,24,AC_MSKB3)//[29:24]
    #define RXDLY_TR12_RG_RK1_ARDQ1_MAX_DLY Fld(6,16,AC_MSKB2)//[21:16]
    #define RXDLY_TR12_RG_RK1_ARDQ2_MAX_DLY Fld(6,8,AC_MSKB1)//[13:8]
    #define RXDLY_TR12_RG_RK1_ARDQ3_MAX_DLY Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_RXDLY_TR13 (DDRPHY_BASE_ADDR + 0x50C)
    #define RXDLY_TR13_RG_RK1_ARDQ4_MAX_DLY Fld(6,24,AC_MSKB3)//[29:24]
    #define RXDLY_TR13_RG_RK1_ARDQ5_MAX_DLY Fld(6,16,AC_MSKB2)//[21:16]
    #define RXDLY_TR13_RG_RK1_ARDQ6_MAX_DLY Fld(6,8,AC_MSKB1)//[13:8]
    #define RXDLY_TR13_RG_RK1_ARDQ7_MAX_DLY Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_RXDLY_TR14 (DDRPHY_BASE_ADDR + 0x510)
    #define RXDLY_TR14_RG_RK1_ARDQS0_MAX_DLY Fld(7,24,AC_MSKB3)//[30:24]
    #define RXDLY_TR14_RG_RK1_ARDQM0_MAX_DLY Fld(6,16,AC_MSKB2)//[21:16]
    #define RXDLY_TR14_RG_RK1_ARDQS0_MIN_DLY Fld(7,8,AC_MSKB1)//[14:8]
    #define RXDLY_TR14_RG_RK1_ARDQM0_MIN_DLY Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_RXDLY_TR15 (DDRPHY_BASE_ADDR + 0x514)
    #define RXDLY_TR15_RG_RK1_ARDQ0_MIN_DLY Fld(6,24,AC_MSKB3)//[29:24]
    #define RXDLY_TR15_RG_RK1_ARDQ1_MIN_DLY Fld(6,16,AC_MSKB2)//[21:16]
    #define RXDLY_TR15_RG_RK1_ARDQ2_MIN_DLY Fld(6,8,AC_MSKB1)//[13:8]
    #define RXDLY_TR15_RG_RK1_ARDQ3_MIN_DLY Fld(6,0,AC_MSKB0)//[5:0]

//Page AO_5
#define DDRPHY_RXDLY_TR16 (DDRPHY_BASE_ADDR + 0x518)
    #define RXDLY_TR16_RG_RK1_ARDQ4_MIN_DLY Fld(6,24,AC_MSKB3)//[29:24]
    #define RXDLY_TR16_RG_RK1_ARDQ5_MIN_DLY Fld(6,16,AC_MSKB2)//[21:16]
    #define RXDLY_TR16_RG_RK1_ARDQ6_MIN_DLY Fld(6,8,AC_MSKB1)//[13:8]
    #define RXDLY_TR16_RG_RK1_ARDQ7_MIN_DLY Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_RXDLY_TR17 (DDRPHY_BASE_ADDR + 0x51C)
    #define RXDLY_TR17_R_RK1_B0_DVS_SW_CNT_ENA Fld(1,31,AC_MSKB3)//[31:31]
    #define RXDLY_TR17_R_RK1_B0_DVS_SW_CNT_CLR Fld(1,27,AC_MSKB3)//[27:27]
    #define RXDLY_TR17_R_RK1_B0_DVS_LEAD_LAG_CNT_CLR Fld(1,26,AC_MSKB3)//[26:26]
#define DDRPHY_RXDLY_TR18 (DDRPHY_BASE_ADDR + 0x520)
    #define RXDLY_TR18_R_RK1_B0_DVS_TH_LEAD Fld(16,16,AC_FULLW32)//[31:16]
    #define RXDLY_TR18_R_RK1_B0_DVS_TH_LAG Fld(16,0,AC_FULLW10)//[15:0]
#define DDRPHY_RXDLY_TR19 (DDRPHY_BASE_ADDR + 0x524)
    #define RXDLY_TR19_R_RK1_B1_DVS_SW_CNT_ENA Fld(1,31,AC_MSKB3)//[31:31]
    #define RXDLY_TR19_R_RK1_B1_DVS_SW_CNT_CLR Fld(1,27,AC_MSKB3)//[27:27]
    #define RXDLY_TR19_R_RK1_B1_DVS_LEAD_LAG_CNT_CLR Fld(1,26,AC_MSKB3)//[26:26]
#define DDRPHY_RXDLY_TR20 (DDRPHY_BASE_ADDR + 0x528)
    #define RXDLY_TR20_R_RK1_B1_DVS_TH_LEAD Fld(16,16,AC_FULLW32)//[31:16]
    #define RXDLY_TR20_R_RK1_B1_DVS_TH_LAG Fld(16,0,AC_FULLW10)//[15:0]
#define DDRPHY_SHUFFLE13D (DDRPHY_BASE_ADDR + 0x534)
    #define SHUFFLE13D_SHU_RK0_RX_ARDQP1_R_DLY Fld(6,24,AC_MSKB3)//[29:24]
    #define SHUFFLE13D_SHU_RK0_RX_ARDQP1_F_DLY Fld(6,16,AC_MSKB2)//[21:16]
    #define SHUFFLE13D_SHU_RK0_RX_ARDQP0_R_DLY Fld(6,8,AC_MSKB1)//[13:8]
    #define SHUFFLE13D_SHU_RK0_RX_ARDQP0_F_DLY Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_SHUFFLE13E (DDRPHY_BASE_ADDR + 0x538)
    #define SHUFFLE13E_SHU_RK1_RX_ARDQP1_R_DLY Fld(6,24,AC_MSKB3)//[29:24]
    #define SHUFFLE13E_SHU_RK1_RX_ARDQP1_F_DLY Fld(6,16,AC_MSKB2)//[21:16]
    #define SHUFFLE13E_SHU_RK1_RX_ARDQP0_R_DLY Fld(6,8,AC_MSKB1)//[13:8]
    #define SHUFFLE13E_SHU_RK1_RX_ARDQP0_F_DLY Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_SHUFFLE13F (DDRPHY_BASE_ADDR + 0x53C)
    #define SHUFFLE13F_SHU_RK2_RX_ARDQP1_R_DLY Fld(6,24,AC_MSKB3)//[29:24]
    #define SHUFFLE13F_SHU_RK2_RX_ARDQP1_F_DLY Fld(6,16,AC_MSKB2)//[21:16]
    #define SHUFFLE13F_SHU_RK2_RX_ARDQP0_R_DLY Fld(6,8,AC_MSKB1)//[13:8]
    #define SHUFFLE13F_SHU_RK2_RX_ARDQP0_F_DLY Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_RXDLY_TR21 (DDRPHY_BASE_ADDR + 0x544)
    #define RXDLY_TR21_R_RK2_DVS_MODE Fld(2,30,AC_MSKB3)//[31:30]
    #define RXDLY_TR21_R_RK2_DVS_FDLY_MODE Fld(1,29,AC_MSKB3)//[29:29]
    #define RXDLY_TR21_R_RK2_RX_DLY_RIS_TRACK_GATE_ENA Fld(1,28,AC_MSKB3)//[28:28]
    #define RXDLY_TR21_R_RK2_RX_DLY_RIS_DQ_SCALE Fld(2,26,AC_MSKB3)//[27:26]
    #define RXDLY_TR21_R_RK2_RX_DLY_RIS_DQS_SCALE Fld(2,24,AC_MSKB3)//[25:24]
    #define RXDLY_TR21_R_RK2_RX_DLY_FAL_TRACK_GATE_ENA Fld(1,23,AC_MSKB2)//[23:23]
    #define RXDLY_TR21_R_RK2_RX_DLY_FAL_DQ_SCALE Fld(2,18,AC_MSKB2)//[19:18]
    #define RXDLY_TR21_R_RK2_RX_DLY_FAL_DQS_SCALE Fld(2,16,AC_MSKB2)//[17:16]
#define DDRPHY_RXDLY_TR22 (DDRPHY_BASE_ADDR + 0x548)
    #define RXDLY_TR22_RG_RK2_ARDQ0_MAX_DLY Fld(6,24,AC_MSKB3)//[29:24]
    #define RXDLY_TR22_RG_RK2_ARDQ1_MAX_DLY Fld(6,16,AC_MSKB2)//[21:16]
    #define RXDLY_TR22_RG_RK2_ARDQ2_MAX_DLY Fld(6,8,AC_MSKB1)//[13:8]
    #define RXDLY_TR22_RG_RK2_ARDQ3_MAX_DLY Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_RXDLY_TR23 (DDRPHY_BASE_ADDR + 0x54C)
    #define RXDLY_TR23_RG_RK2_ARDQ4_MAX_DLY Fld(6,24,AC_MSKB3)//[29:24]
    #define RXDLY_TR23_RG_RK2_ARDQ5_MAX_DLY Fld(6,16,AC_MSKB2)//[21:16]
    #define RXDLY_TR23_RG_RK2_ARDQ6_MAX_DLY Fld(6,8,AC_MSKB1)//[13:8]
    #define RXDLY_TR23_RG_RK2_ARDQ7_MAX_DLY Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_RXDLY_TR24 (DDRPHY_BASE_ADDR + 0x550)
    #define RXDLY_TR24_RG_RK2_ARDQS0_MAX_DLY Fld(7,24,AC_MSKB3)//[30:24]
    #define RXDLY_TR24_RG_RK2_ARDQM0_MAX_DLY Fld(6,16,AC_MSKB2)//[21:16]
    #define RXDLY_TR24_RG_RK2_ARDQS0_MIN_DLY Fld(7,8,AC_MSKB1)//[14:8]
    #define RXDLY_TR24_RG_RK2_ARDQM0_MIN_DLY Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_RXDLY_TR25 (DDRPHY_BASE_ADDR + 0x554)
    #define RXDLY_TR25_RG_RK2_ARDQ0_MIN_DLY Fld(6,24,AC_MSKB3)//[29:24]
    #define RXDLY_TR25_RG_RK2_ARDQ1_MIN_DLY Fld(6,16,AC_MSKB2)//[21:16]
    #define RXDLY_TR25_RG_RK2_ARDQ2_MIN_DLY Fld(6,8,AC_MSKB1)//[13:8]
    #define RXDLY_TR25_RG_RK2_ARDQ3_MIN_DLY Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_RXDLY_TR26 (DDRPHY_BASE_ADDR + 0x558)
    #define RXDLY_TR26_RG_RK2_ARDQ4_MIN_DLY Fld(6,24,AC_MSKB3)//[29:24]
    #define RXDLY_TR26_RG_RK2_ARDQ5_MIN_DLY Fld(6,16,AC_MSKB2)//[21:16]
    #define RXDLY_TR26_RG_RK2_ARDQ6_MIN_DLY Fld(6,8,AC_MSKB1)//[13:8]
    #define RXDLY_TR26_RG_RK2_ARDQ7_MIN_DLY Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_RXDLY_TR27 (DDRPHY_BASE_ADDR + 0x55C)
    #define RXDLY_TR27_R_RK2_B0_DVS_SW_CNT_ENA Fld(1,31,AC_MSKB3)//[31:31]
    #define RXDLY_TR27_R_RK2_B0_DVS_SW_CNT_CLR Fld(1,27,AC_MSKB3)//[27:27]
    #define RXDLY_TR27_R_RK2_B0_DVS_LEAD_LAG_CNT_CLR Fld(1,26,AC_MSKB3)//[26:26]
#define DDRPHY_RXDLY_TR28 (DDRPHY_BASE_ADDR + 0x560)
    #define RXDLY_TR28_R_RK2_B0_DVS_TH_LEAD Fld(16,16,AC_FULLW32)//[31:16]
    #define RXDLY_TR28_R_RK2_B0_DVS_TH_LAG Fld(16,0,AC_FULLW10)//[15:0]
#define DDRPHY_RXDLY_TR29 (DDRPHY_BASE_ADDR + 0x564)
    #define RXDLY_TR29_R_RK2_B1_DVS_SW_CNT_ENA Fld(1,31,AC_MSKB3)//[31:31]
    #define RXDLY_TR29_R_RK2_B1_DVS_SW_CNT_CLR Fld(1,27,AC_MSKB3)//[27:27]
    #define RXDLY_TR29_R_RK2_B1_DVS_LEAD_LAG_CNT_CLR Fld(1,26,AC_MSKB3)//[26:26]
#define DDRPHY_RXDLY_TR30 (DDRPHY_BASE_ADDR + 0x568)
    #define RXDLY_TR30_R_RK2_B1_DVS_TH_LEAD Fld(16,16,AC_FULLW32)//[31:16]
    #define RXDLY_TR30_R_RK2_B1_DVS_TH_LAG Fld(16,0,AC_FULLW10)//[15:0]
#define DDRPHY_PHY_SPM_CTL0 (DDRPHY_BASE_ADDR + 0x580)
    #define PHY_SPM_CTL0_PHY_SPM_CTL0 Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_PHY_SPM_CTL1 (DDRPHY_BASE_ADDR + 0x584)
    #define PHY_SPM_CTL1_PHY_SPM_CTL1 Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_PHY_SPM_CTL2 (DDRPHY_BASE_ADDR + 0x588)
    #define PHY_SPM_CTL2_PHY_SPM_CTL2 Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_PHY_SPM_CTL3 (DDRPHY_BASE_ADDR + 0x58C)
    #define PHY_SPM_CTL3_PHY_SPM_CTL3 Fld(30,2,AC_MSKDW)//[31:2]
    #define PHY_SPM_CTL3_R_DMSUS_10_MUX Fld(1,1,AC_MSKB0)//[1:1]
    #define PHY_SPM_CTL3_R_DMSUS_10_HIGH Fld(1,0,AC_MSKB0)//[0:0]
#define DDRPHY_PHY_WL_DNSP (DDRPHY_BASE_ADDR + 0x5AC)
    #define PHY_WL_DNSP_R_WL_DOWNSP Fld(1,0,AC_MSKB0)//[0:0]
#define DDRPHY_PHY_CG_DVS (DDRPHY_BASE_ADDR + 0x5B0)
    #define PHY_CG_DVS_DVS_CG_CTRL Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_PHY_CG_0 (DDRPHY_BASE_ADDR + 0x5B4)
    #define PHY_CG_0_LBK_CG_CTRL Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_PHY_CG_1 (DDRPHY_BASE_ADDR + 0x5B8)
    #define PHY_CG_1_PHY_MCK_CG_CTRL Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_PHY_CG_2 (DDRPHY_BASE_ADDR + 0x5BC)
    #define PHY_CG_2_PHY_CG_CTRL_TMP Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_PINMUX (DDRPHY_BASE_ADDR + 0x5C0)
    #define PINMUX_R_DMDA_RRESETB_E Fld(1,31,AC_MSKB3)//[31:31]
    #define PINMUX_R_HWSAVE_MODE_ENA Fld(1,30,AC_MSKB3)//[30:30]
    #define PINMUX_R_DMSTBENCMP_RK_OPT Fld(1,25,AC_MSKB3)//[25:25]
    #define PINMUX_R_DMDQSIENCG_EN Fld(1,24,AC_MSKB3)//[24:24]
    #define PINMUX_R_DMDRAMCLKEN1 Fld(4,20,AC_MSKB2)//[23:20]
    #define PINMUX_R_DMDRAMCLKEN0 Fld(4,16,AC_MSKB2)//[19:16]
    #define PINMUX_R_DMMUXCA_SEC Fld(1,14,AC_MSKB1)//[14:14]
    #define PINMUX_R_DMMUXBYTE1_SEC Fld(1,13,AC_MSKB1)//[13:13]
    #define PINMUX_R_DMMUXBYTE0_SEC Fld(1,12,AC_MSKB1)//[12:12]
    #define PINMUX_R_DMODTDISOE_B Fld(1,11,AC_MSKB1)//[11:11]
    #define PINMUX_R_DMODTDISOE_A Fld(1,10,AC_MSKB1)//[10:10]
    #define PINMUX_R_DMPINMUX Fld(2,8,AC_MSKB1)//[9:8]
    #define PINMUX_R_DMARPIDQ_SW Fld(1,7,AC_MSKB0)//[7:7]
    #define PINMUX_R_DMMUXCA Fld(1,6,AC_MSKB0)//[6:6]
    #define PINMUX_R_DMMUXBYTE1 Fld(1,5,AC_MSKB0)//[5:5]
    #define PINMUX_R_DMMUXBYTE0 Fld(1,4,AC_MSKB0)//[4:4]
    #define PINMUX_R_DM_TX_ARCMD_OE Fld(1,3,AC_MSKB0)//[3:3]
    #define PINMUX_R_DM_TX_ARCLK_OE Fld(1,2,AC_MSKB0)//[2:2]
    #define PINMUX_R_DMPHYRST Fld(1,1,AC_MSKB0)//[1:1]
    #define PINMUX_R_DMDQMDBI Fld(1,0,AC_MSKB0)//[0:0]
#define DDRPHY_SHUFFLE00 (DDRPHY_BASE_ADDR + 0x600)
    #define SHUFFLE00_SHUFFLE00 Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_SHUFFLE02 (DDRPHY_BASE_ADDR + 0x604)
    #define SHUFFLE02_SHUFFLE02 Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_SHUFFLE18 (DDRPHY_BASE_ADDR + 0x608)
    #define SHUFFLE18_SHUFFLE18 Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_SHUFFLE1A (DDRPHY_BASE_ADDR + 0x60C)
    #define SHUFFLE1A_SHUFFLE1A Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_SHUFFLE40 (DDRPHY_BASE_ADDR + 0x610)
    #define SHUFFLE40_SHUFFLE40 Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_SHUFFLE41 (DDRPHY_BASE_ADDR + 0x614)
    #define SHUFFLE41_SHUFFLE41 Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_SHUFFLE61 (DDRPHY_BASE_ADDR + 0x618)
    #define SHUFFLE61_SHUFFLE61 Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_SHUFFLE62 (DDRPHY_BASE_ADDR + 0x61C)
    #define SHUFFLE62_SHUFFLE62 Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_SHUFFLE63 (DDRPHY_BASE_ADDR + 0x620)
    #define SHUFFLE63_SHUFFLE63 Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_SHUFFLE64 (DDRPHY_BASE_ADDR + 0x624)
    #define SHUFFLE64_SHUFFLE64 Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_SHUFFLE65 (DDRPHY_BASE_ADDR + 0x628)
    #define SHUFFLE65_SHUFFLE65 Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_SHUFFLE66 (DDRPHY_BASE_ADDR + 0x62C)
    #define SHUFFLE66_SHUFFLE66 Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_SHUFFLE67 (DDRPHY_BASE_ADDR + 0x630)
    #define SHUFFLE67_SHUFFLE67 Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_SHUFFLE6A (DDRPHY_BASE_ADDR + 0x634)
    #define SHUFFLE6A_SHUFFLE6A Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_SHUFFLE6B (DDRPHY_BASE_ADDR + 0x638)
    #define SHUFFLE6B_SHUFFLE6B Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_PLL_SHU_GP (DDRPHY_BASE_ADDR + 0x63C)
    #define PLL_SHU_GP_PLL_SHU_GP Fld(2,0,AC_MSKB0)//[1:0]
#define DDRPHY_SHUFFLE100 (DDRPHY_BASE_ADDR + 0x640)
    #define SHUFFLE100_SHUFFLE100 Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_SHUFFLE102 (DDRPHY_BASE_ADDR + 0x644)
    #define SHUFFLE102_SHUFFLE102 Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_THRD_SHUFFLE105 (DDRPHY_BASE_ADDR + 0x648)
    #define THRD_SHUFFLE105_THRD_SHUFFLE105_PHY Fld(32,0,AC_MSKDW)//[31:0]
#define DDRPHY_SHUFFLE03 (DDRPHY_BASE_ADDR + 0x800)
    #define SHUFFLE03_SHUFFLE03 Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_SHUFFLE04 (DDRPHY_BASE_ADDR + 0x804)
    #define SHUFFLE04_SHUFFLE04 Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_SHUFFLE09 (DDRPHY_BASE_ADDR + 0x808)
    #define SHUFFLE09_SHUFFLE09 Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_SHUFFLE0A (DDRPHY_BASE_ADDR + 0x80C)
    #define SHUFFLE0A_SHUFFLE0A Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_SHUFFLE0B (DDRPHY_BASE_ADDR + 0x810)
    #define SHUFFLE0B_SHUFFLE0B Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_SHUFFLE0C (DDRPHY_BASE_ADDR + 0x814)
    #define SHUFFLE0C_SHUFFLE0C Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_SHUFFLE0D (DDRPHY_BASE_ADDR + 0x818)
    #define SHUFFLE0D_SHUFFLE0D Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_SHUFFLE0E (DDRPHY_BASE_ADDR + 0x81C)
    #define SHUFFLE0E_SHUFFLE0E Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_SHUFFLE0F (DDRPHY_BASE_ADDR + 0x820)
    #define SHUFFLE0F_SHUFFLE0F Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_SHUFFLE10 (DDRPHY_BASE_ADDR + 0x824)
    #define SHUFFLE10_SHUFFLE10 Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_SHUFFLE11 (DDRPHY_BASE_ADDR + 0x828)
    #define SHUFFLE11_SHUFFLE11 Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_SHUFFLE12 (DDRPHY_BASE_ADDR + 0x82C)
    #define SHUFFLE12_SHUFFLE12 Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_SHUFFLE13 (DDRPHY_BASE_ADDR + 0x830)
    #define SHUFFLE13_SHUFFLE13 Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_SHUFFLE14 (DDRPHY_BASE_ADDR + 0x834)
    #define SHUFFLE14_SHUFFLE14 Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_SHUFFLE15 (DDRPHY_BASE_ADDR + 0x838)
    #define SHUFFLE15_SHUFFLE15 Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_SHUFFLE16 (DDRPHY_BASE_ADDR + 0x83C)
    #define SHUFFLE16_SHUFFLE16 Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_SHUFFLE1B (DDRPHY_BASE_ADDR + 0x840)
    #define SHUFFLE1B_SHUFFLE1B Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_SHUFFLE1C (DDRPHY_BASE_ADDR + 0x844)
    #define SHUFFLE1C_SHUFFLE1C Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_SHUFFLE21 (DDRPHY_BASE_ADDR + 0x848)
    #define SHUFFLE21_SHUFFLE21 Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_SHUFFLE22 (DDRPHY_BASE_ADDR + 0x84C)
    #define SHUFFLE22_SHUFFLE22 Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_SHUFFLE23 (DDRPHY_BASE_ADDR + 0x850)
    #define SHUFFLE23_SHUFFLE23 Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_SHUFFLE24 (DDRPHY_BASE_ADDR + 0x854)
    #define SHUFFLE24_SHUFFLE24 Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_SHUFFLE25 (DDRPHY_BASE_ADDR + 0x858)
    #define SHUFFLE25_SHUFFLE25 Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_SHUFFLE26 (DDRPHY_BASE_ADDR + 0x85C)
    #define SHUFFLE26_SHUFFLE26 Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_SHUFFLE27 (DDRPHY_BASE_ADDR + 0x860)
    #define SHUFFLE27_SHUFFLE27 Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_SHUFFLE28 (DDRPHY_BASE_ADDR + 0x864)
    #define SHUFFLE28_SHUFFLE28 Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_SHUFFLE29 (DDRPHY_BASE_ADDR + 0x868)
    #define SHUFFLE29_SHUFFLE29 Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_SHUFFLE2A (DDRPHY_BASE_ADDR + 0x86C)
    #define SHUFFLE2A_SHUFFLE2A Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_SHUFFLE2B (DDRPHY_BASE_ADDR + 0x870)
    #define SHUFFLE2B_SHUFFLE2B Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_SHUFFLE2C (DDRPHY_BASE_ADDR + 0x874)
    #define SHUFFLE2C_SHUFFLE2C Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_SHUFFLE2D (DDRPHY_BASE_ADDR + 0x878)
    #define SHUFFLE2D_SHUFFLE2D Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_SHUFFLE2E (DDRPHY_BASE_ADDR + 0x87C)
    #define SHUFFLE2E_SHUFFLE2E Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_SHUFFLE38 (DDRPHY_BASE_ADDR + 0x8C0)
    #define SHUFFLE38_SHUFFLE38 Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_SHUFFLE39 (DDRPHY_BASE_ADDR + 0x8C4)
    #define SHUFFLE39_SHUFFLE39 Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_SHUFFLE3A (DDRPHY_BASE_ADDR + 0x8C8)
    #define SHUFFLE3A_SHUFFLE3A Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_SHUFFLE3B (DDRPHY_BASE_ADDR + 0x8CC)
    #define SHUFFLE3B_SHUFFLE3B Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_SHUFFLE3C (DDRPHY_BASE_ADDR + 0x8D0)
    #define SHUFFLE3C_SHUFFLE3C Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_SHUFFLE3D (DDRPHY_BASE_ADDR + 0x8D4)
    #define SHUFFLE3D_SHUFFLE3D Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_SHUFFLE3E (DDRPHY_BASE_ADDR + 0x8D8)
    #define SHUFFLE3E_SHUFFLE3E Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_SHUFFLE30 (DDRPHY_BASE_ADDR + 0x8E4)
    #define SHUFFLE30_SHUFFLE30 Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_SHUFFLE31 (DDRPHY_BASE_ADDR + 0x8E8)
    #define SHUFFLE31_SHUFFLE31 Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_SHUFFLE32 (DDRPHY_BASE_ADDR + 0x8EC)
    #define SHUFFLE32_SHUFFLE32 Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_SHUFFLE33 (DDRPHY_BASE_ADDR + 0x8F0)
    #define SHUFFLE33_SHUFFLE33 Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_SHUFFLE34 (DDRPHY_BASE_ADDR + 0x8F4)
    #define SHUFFLE34_SHUFFLE34 Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_SHUFFLE35 (DDRPHY_BASE_ADDR + 0x8F8)
    #define SHUFFLE35_SHUFFLE35 Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_SHUFFLE36 (DDRPHY_BASE_ADDR + 0x8FC)
    #define SHUFFLE36_SHUFFLE36 Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_THRD_SHUFFLE9F (DDRPHY_BASE_ADDR + 0x900)
    #define THRD_SHUFFLE9F_THRD_SHUFFLE9F Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_THRD_SHUFFLE03 (DDRPHY_BASE_ADDR + 0x940)
    #define THRD_SHUFFLE03_THRD_SHUFFLE03 Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_THRD_SHUFFLE04 (DDRPHY_BASE_ADDR + 0x944)
    #define THRD_SHUFFLE04_THRD_SHUFFLE04 Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_THRD_SHUFFLE09 (DDRPHY_BASE_ADDR + 0x948)
    #define THRD_SHUFFLE09_THRD_SHUFFLE09 Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_THRD_SHUFFLE0A (DDRPHY_BASE_ADDR + 0x94C)
    #define THRD_SHUFFLE0A_THRD_SHUFFLE0A Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_THRD_SHUFFLE0B (DDRPHY_BASE_ADDR + 0x950)
    #define THRD_SHUFFLE0B_THRD_SHUFFLE0B Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_THRD_SHUFFLE0C (DDRPHY_BASE_ADDR + 0x954)
    #define THRD_SHUFFLE0C_THRD_SHUFFLE0C Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_THRD_SHUFFLE0D (DDRPHY_BASE_ADDR + 0x958)
    #define THRD_SHUFFLE0D_THRD_SHUFFLE0D Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_THRD_SHUFFLE0E (DDRPHY_BASE_ADDR + 0x95C)
    #define THRD_SHUFFLE0E_THRD_SHUFFLE0E Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_THRD_SHUFFLE0F (DDRPHY_BASE_ADDR + 0x960)
    #define THRD_SHUFFLE0F_THRD_SHUFFLE0F Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_THRD_SHUFFLE10 (DDRPHY_BASE_ADDR + 0x964)
    #define THRD_SHUFFLE10_THRD_SHUFFLE10 Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_THRD_SHUFFLE11 (DDRPHY_BASE_ADDR + 0x968)
    #define THRD_SHUFFLE11_THRD_SHUFFLE11 Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_THRD_SHUFFLE12 (DDRPHY_BASE_ADDR + 0x96C)
    #define THRD_SHUFFLE12_THRD_SHUFFLE12 Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_THRD_SHUFFLE13 (DDRPHY_BASE_ADDR + 0x970)
    #define THRD_SHUFFLE13_THRD_SHUFFLE13 Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_THRD_SHUFFLE14 (DDRPHY_BASE_ADDR + 0x974)
    #define THRD_SHUFFLE14_THRD_SHUFFLE14 Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_THRD_SHUFFLE15 (DDRPHY_BASE_ADDR + 0x978)
    #define THRD_SHUFFLE15_THRD_SHUFFLE15 Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_THRD_SHUFFLE16 (DDRPHY_BASE_ADDR + 0x97C)
    #define THRD_SHUFFLE16_THRD_SHUFFLE16 Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_THRD_SHUFFLE1B (DDRPHY_BASE_ADDR + 0x980)
    #define THRD_SHUFFLE1B_THRD_SHUFFLE1B Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_THRD_SHUFFLE1C (DDRPHY_BASE_ADDR + 0x984)
    #define THRD_SHUFFLE1C_THRD_SHUFFLE1C Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_THRD_SHUFFLE21 (DDRPHY_BASE_ADDR + 0x988)
    #define THRD_SHUFFLE21_THRD_SHUFFLE21 Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_THRD_SHUFFLE22 (DDRPHY_BASE_ADDR + 0x98C)
    #define THRD_SHUFFLE22_THRD_SHUFFLE22 Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_THRD_SHUFFLE23 (DDRPHY_BASE_ADDR + 0x990)
    #define THRD_SHUFFLE23_THRD_SHUFFLE23 Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_THRD_SHUFFLE24 (DDRPHY_BASE_ADDR + 0x994)
    #define THRD_SHUFFLE24_THRD_SHUFFLE24 Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_THRD_SHUFFLE25 (DDRPHY_BASE_ADDR + 0x998)
    #define THRD_SHUFFLE25_THRD_SHUFFLE25 Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_THRD_SHUFFLE26 (DDRPHY_BASE_ADDR + 0x99C)
    #define THRD_SHUFFLE26_THRD_SHUFFLE26 Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_THRD_SHUFFLE27 (DDRPHY_BASE_ADDR + 0x9A0)
    #define THRD_SHUFFLE27_THRD_SHUFFLE27 Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_THRD_SHUFFLE28 (DDRPHY_BASE_ADDR + 0x9A4)
    #define THRD_SHUFFLE28_THRD_SHUFFLE28 Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_THRD_SHUFFLE29 (DDRPHY_BASE_ADDR + 0x9A8)
    #define THRD_SHUFFLE29_THRD_SHUFFLE29 Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_THRD_SHUFFLE2A (DDRPHY_BASE_ADDR + 0x9AC)
    #define THRD_SHUFFLE2A_THRD_SHUFFLE2A Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_THRD_SHUFFLE2B (DDRPHY_BASE_ADDR + 0x9B0)
    #define THRD_SHUFFLE2B_THRD_SHUFFLE2B Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_THRD_SHUFFLE2C (DDRPHY_BASE_ADDR + 0x9B4)
    #define THRD_SHUFFLE2C_THRD_SHUFFLE2C Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_THRD_SHUFFLE2D (DDRPHY_BASE_ADDR + 0x9B8)
    #define THRD_SHUFFLE2D_THRD_SHUFFLE2D Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_THRD_SHUFFLE2E (DDRPHY_BASE_ADDR + 0x9BC)
    #define THRD_SHUFFLE2E_THRD_SHUFFLE2E Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_THRD_SHUFFLE106 (DDRPHY_BASE_ADDR + 0x9C0)
    #define THRD_SHUFFLE106_THRD_SHU_RG_ARPI_MCTL Fld(7,24,AC_MSKB3)//[30:24]
    #define THRD_SHUFFLE106_THRD_SHU_RG_BRPI_MCTL Fld(7,16,AC_MSKB2)//[22:16]
    #define THRD_SHUFFLE106_THRD_SHU_RG_ARPI_FB Fld(7,8,AC_MSKB1)//[14:8]
    #define THRD_SHUFFLE106_THRD_SHU_RG_BRPI_FB Fld(7,0,AC_MSKB0)//[6:0]

//Page AO_6
#define DDRPHY_THRD_SHUFFLE10B (DDRPHY_BASE_ADDR + 0x9C4)
    #define THRD_SHUFFLE10B_THRD_SHU_RG_ARPI_IN_SEL Fld(1,21,AC_MSKB2)//[21:21]
#define DDRPHY_THRD_SHUFFLE116 (DDRPHY_BASE_ADDR + 0x9C8)
    #define THRD_SHUFFLE116_THRD_SHUFFLE116 Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_THRD_SHUFFLE117 (DDRPHY_BASE_ADDR + 0x9CC)
    #define THRD_SHUFFLE117_THRD_SHUFFLE117 Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_THRD_SHUFFLE118 (DDRPHY_BASE_ADDR + 0x9D0)
    #define THRD_SHUFFLE118_THRD_SHUFFLE118 Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_THRD_SHUFFLE119 (DDRPHY_BASE_ADDR + 0x9D4)
    #define THRD_SHUFFLE119_THRD_SHUFFLE119 Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_THRD_SHUFFLE11A (DDRPHY_BASE_ADDR + 0x9D8)
    #define THRD_SHUFFLE11A_THRD_SHUFFLE11A Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_THRD_SHUFFLE103 (DDRPHY_BASE_ADDR + 0x9DC)
    #define THRD_SHUFFLE103_THRD_SHUFFLE103 Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_THRD_SHUFFLE13D (DDRPHY_BASE_ADDR + 0x9E0)
    #define THRD_SHUFFLE13D_THRD_SHU_RK0_RX_ARDQP1_R_DLY Fld(6,24,AC_MSKB3)//[29:24]
    #define THRD_SHUFFLE13D_THRD_SHU_RK0_RX_ARDQP1_F_DLY Fld(6,16,AC_MSKB2)//[21:16]
    #define THRD_SHUFFLE13D_THRD_SHU_RK0_RX_ARDQP0_R_DLY Fld(6,8,AC_MSKB1)//[13:8]
    #define THRD_SHUFFLE13D_THRD_SHU_RK0_RX_ARDQP0_F_DLY Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_THRD_SHUFFLE13E (DDRPHY_BASE_ADDR + 0x9E4)
    #define THRD_SHUFFLE13E_THRD_SHU_RK1_RX_ARDQP1_R_DLY Fld(6,24,AC_MSKB3)//[29:24]
    #define THRD_SHUFFLE13E_THRD_SHU_RK1_RX_ARDQP1_F_DLY Fld(6,16,AC_MSKB2)//[21:16]
    #define THRD_SHUFFLE13E_THRD_SHU_RK1_RX_ARDQP0_R_DLY Fld(6,8,AC_MSKB1)//[13:8]
    #define THRD_SHUFFLE13E_THRD_SHU_RK1_RX_ARDQP0_F_DLY Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_THRD_SHUFFLE13F (DDRPHY_BASE_ADDR + 0x9E8)
    #define THRD_SHUFFLE13F_THRD_SHU_RK2_RX_ARDQP1_R_DLY Fld(6,24,AC_MSKB3)//[29:24]
    #define THRD_SHUFFLE13F_THRD_SHU_RK2_RX_ARDQP1_F_DLY Fld(6,16,AC_MSKB2)//[21:16]
    #define THRD_SHUFFLE13F_THRD_SHU_RK2_RX_ARDQP0_R_DLY Fld(6,8,AC_MSKB1)//[13:8]
    #define THRD_SHUFFLE13F_THRD_SHU_RK2_RX_ARDQP0_F_DLY Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_THRD_SHUFFLE_REV (DDRPHY_BASE_ADDR + 0x9EC)
    #define THRD_SHUFFLE_REV_THRD_SHUFFLE_REV Fld(16,0,AC_FULLW10)//[15:0]
#define DDRPHY_SEC_SHUFFLE_REV (DDRPHY_BASE_ADDR + 0x9F0)
    #define SEC_SHUFFLE_REV_SEC_SHUFFLE_REV Fld(16,0,AC_FULLW10)//[15:0]
#define DDRPHY_SHUFFLE_REV (DDRPHY_BASE_ADDR + 0x9F4)
    #define SHUFFLE_REV_SHUFFLE_REV Fld(16,0,AC_FULLW10)//[15:0]
#define DDRPHY_SHU_R_CAP_SEL_SEC (DDRPHY_BASE_ADDR + 0x9F8)
    #define SHU_RG_RPI_CAP_SEL_SEC Fld(2,24,AC_MSKB3)//[25:24]
#define DDRPHY_SHU_R_CAP_SEL_THRD (DDRPHY_BASE_ADDR + 0x9FC)
    #define SHU_RG_RPI_CAP_SEL_THRD Fld(2,24,AC_MSKB3)//[25:24]
    #define SHU_RG_TX_ARCMD_DRVN_PRE_THRD Fld(4,20,AC_MSKB2)//[23:20]
    #define SHU_RG_TX_ARCMD_DRVP_PRE_THRD Fld(4,16,AC_MSKB2)//[19:16]
    #define SHU_RG_TX_ARCMD_PRE_EN_THRD Fld(1,15,AC_MSKB1)//[15:15]
    #define SHU_RG_TX_ARCMD_DRVN_PRE_SEC Fld(4,11,AC_MSKB1)//[14:11]
    #define SHU_RG_TX_ARCMD_DRVP_PRE_SEC Fld(4,7,AC_MSKW10)//[10:7]
    #define SHU_RG_TX_ARCMD_PRE_EN_SEC Fld(1,6,AC_MSKB0)//[6:6]
#define DDRPHY_THRD_SHUFFLE00 (DDRPHY_BASE_ADDR + 0xA00)
    #define THRD_SHUFFLE00_THRD_SHUFFLE00 Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_THRD_SHUFFLE02 (DDRPHY_BASE_ADDR + 0xA04)
    #define THRD_SHUFFLE02_THRD_SHUFFLE02 Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_THRD_SHUFFLE18 (DDRPHY_BASE_ADDR + 0xA08)
    #define THRD_SHUFFLE18_THRD_SHUFFLE18 Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_THRD_SHUFFLE1A (DDRPHY_BASE_ADDR + 0xA0C)
    #define THRD_SHUFFLE1A_THRD_SHUFFLE1A Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_THRD_SHUFFLE40 (DDRPHY_BASE_ADDR + 0xA10)
    #define THRD_SHUFFLE40_THRD_SHUFFLE40 Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_THRD_SHUFFLE41 (DDRPHY_BASE_ADDR + 0xA14)
    #define THRD_SHUFFLE41_THRD_SHUFFLE41 Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_THRD_SHUFFLE61 (DDRPHY_BASE_ADDR + 0xA18)
    #define THRD_SHUFFLE61_THRD_SHUFFLE61 Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_THRD_SHUFFLE62 (DDRPHY_BASE_ADDR + 0xA1C)
    #define THRD_SHUFFLE62_THRD_SHUFFLE62 Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_THRD_SHUFFLE63 (DDRPHY_BASE_ADDR + 0xA20)
    #define THRD_SHUFFLE63_THRD_SHUFFLE63 Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_THRD_SHUFFLE64 (DDRPHY_BASE_ADDR + 0xA24)
    #define THRD_SHUFFLE64_THRD_SHUFFLE64 Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_THRD_SHUFFLE65 (DDRPHY_BASE_ADDR + 0xA28)
    #define THRD_SHUFFLE65_THRD_SHUFFLE65 Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_THRD_SHUFFLE66 (DDRPHY_BASE_ADDR + 0xA2C)
    #define THRD_SHUFFLE66_THRD_SHUFFLE66 Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_THRD_SHUFFLE67 (DDRPHY_BASE_ADDR + 0xA30)
    #define THRD_SHUFFLE67_THRD_SHUFFLE67 Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_THRD_SHUFFLE6A (DDRPHY_BASE_ADDR + 0xA34)
    #define THRD_SHUFFLE6A_THRD_SHUFFLE6A Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_THRD_SHUFFLE6B (DDRPHY_BASE_ADDR + 0xA38)
    #define THRD_SHUFFLE6B_THRD_SHUFFLE6B Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_THRD_SHUFFLE100 (DDRPHY_BASE_ADDR + 0xA40)
    #define THRD_SHUFFLE100_THRD_SHUFFLE100 Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_THRD_SHUFFLE102 (DDRPHY_BASE_ADDR + 0xA44)
    #define THRD_SHUFFLE102_THRD_SHUFFLE102 Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_R_LPBK_NEW (DDRPHY_BASE_ADDR + 0xA7C)
    #define R_LPBK_NEW_R_OTH_TX_TRIG_SRC_SEL Fld(4,20,AC_MSKB2)//[23:20]
    #define R_LPBK_NEW_R_TX_TRIG_SRC_SEL Fld(4,16,AC_MSKB2)//[19:16]
    #define R_LPBK_NEW_R_LPBK_CA_RX_MODE Fld(1,9,AC_MSKB1)//[9:9]
    #define R_LPBK_NEW_R_LPBK_DQ_RX_MODE Fld(1,8,AC_MSKB1)//[8:8]
    #define R_LPBK_NEW_R_LPBK_CA_TX_MODE Fld(1,5,AC_MSKB0)//[5:5]
    #define R_LPBK_NEW_R_LPBK_DQ_TX_MODE Fld(1,4,AC_MSKB0)//[4:4]
    #define R_LPBK_NEW_R_OTH_TX_EN_SRC_SEL Fld(1,1,AC_MSKB0)//[1:1]
    #define R_LPBK_NEW_R_TX_EN_SRC_SEL Fld(1,0,AC_MSKB0)//[0:0]
#define DDRPHY_RXDQ0OFFC0 (DDRPHY_BASE_ADDR + 0xC00)
    #define RXDQ0OFFC0_R_EXTLB_LFSR_INI_0 Fld(16,0,AC_FULLW10)//[15:0]
    #define RXDQ0OFFC0_R_EXTLB_LFSR_INI_1 Fld(16,16,AC_FULLW32)//[31:16]
#define DDRPHY_RXDQ0OFFC2 (DDRPHY_BASE_ADDR + 0xC04)
    #define RXDQ0OFFC2_R_EXTLB_LFSR_INI_2 Fld(16,0,AC_FULLW10)//[15:0]
    #define RXDQ0OFFC2_R_EXTLB_LFSR_INI_3 Fld(16,16,AC_FULLW32)//[31:16]
#define DDRPHY_RXDQ0OFFC4 (DDRPHY_BASE_ADDR + 0xC08)
    #define RXDQ0OFFC4_R_EXTLB_LFSR_INI_4 Fld(16,0,AC_FULLW10)//[15:0]
    #define RXDQ0OFFC4_R_EXTLB_LFSR_INI_5 Fld(16,16,AC_FULLW32)//[31:16]
#define DDRPHY_RXDQ0OFFC6 (DDRPHY_BASE_ADDR + 0xC0C)
    #define RXDQ0OFFC6_R_EXTLB_LFSR_INI_6 Fld(16,0,AC_FULLW10)//[15:0]
    #define RXDQ0OFFC6_R_EXTLB_LFSR_INI_7 Fld(16,16,AC_FULLW32)//[31:16]
#define DDRPHY_RXDQ0OFFC8 (DDRPHY_BASE_ADDR + 0xC10)
    #define RXDQ0OFFC8_R_EXTLB_LFSR_INI_8 Fld(16,0,AC_FULLW10)//[15:0]
    #define RXDQ0OFFC8_R_EXTLB_LFSR_INI_9 Fld(16,16,AC_FULLW32)//[31:16]
#define DDRPHY_RXDQ0OFFC10 (DDRPHY_BASE_ADDR + 0xC14)
    #define RXDQ0OFFC10_R_EXTLB_LFSR_INI_10 Fld(16,0,AC_FULLW10)//[15:0]
    #define RXDQ0OFFC10_R_EXTLB_LFSR_INI_11 Fld(16,16,AC_FULLW32)//[31:16]
#define DDRPHY_RXDQ0OFFC12 (DDRPHY_BASE_ADDR + 0xC18)
    #define RXDQ0OFFC12_R_EXTLB_LFSR_INI_12 Fld(16,0,AC_FULLW10)//[15:0]
    #define RXDQ0OFFC12_R_EXTLB_LFSR_INI_13 Fld(16,16,AC_FULLW32)//[31:16]
#define DDRPHY_RXDQ0OFFC14 (DDRPHY_BASE_ADDR + 0xC1C)
    #define RXDQ0OFFC14_R_EXTLB_LFSR_INI_14 Fld(16,0,AC_FULLW10)//[15:0]
    #define RXDQ0OFFC14_R_EXTLB_LFSR_INI_15 Fld(16,16,AC_FULLW32)//[31:16]
#define DDRPHY_RXDQ0OFFC16 (DDRPHY_BASE_ADDR + 0xC20)
    #define RXDQ0OFFC16_R_EXTLB_LFSR_INI_16 Fld(16,0,AC_FULLW10)//[15:0]
    #define RXDQ0OFFC16_R_EXTLB_LFSR_INI_17 Fld(16,16,AC_FULLW32)//[31:16]
#define DDRPHY_RXDQ0OFFC18 (DDRPHY_BASE_ADDR + 0xC24)
    #define RXDQ0OFFC18_R_EXTLB_LFSR_INI_18 Fld(16,0,AC_FULLW10)//[15:0]
    #define RXDQ0OFFC18_R_EXTLB_LFSR_INI_19 Fld(16,16,AC_FULLW32)//[31:16]
#define DDRPHY_RXDQ0OFFC20 (DDRPHY_BASE_ADDR + 0xC28)
    #define RXDQ0OFFC20_R_EXTLB_LFSR_INI_20 Fld(16,0,AC_FULLW10)//[15:0]
    #define RXDQ0OFFC20_R_EXTLB_LFSR_INI_21 Fld(16,16,AC_FULLW32)//[31:16]
#define DDRPHY_RXDQ0OFFC22 (DDRPHY_BASE_ADDR + 0xC2C)
    #define RXDQ0OFFC22_R_EXTLB_LFSR_INI_22 Fld(16,0,AC_FULLW10)//[15:0]
    #define RXDQ0OFFC22_R_EXTLB_LFSR_INI_23 Fld(16,16,AC_FULLW32)//[31:16]
#define DDRPHY_RXDQ0OFFC24 (DDRPHY_BASE_ADDR + 0xC30)
    #define RXDQ0OFFC24_R_EXTLB_LFSR_INI_24 Fld(16,0,AC_FULLW10)//[15:0]
    #define RXDQ0OFFC24_R_EXTLB_LFSR_INI_25 Fld(16,16,AC_FULLW32)//[31:16]
#define DDRPHY_RXDQ0OFFC26 (DDRPHY_BASE_ADDR + 0xC34)
    #define RXDQ0OFFC26_R_EXTLB_LFSR_INI_26 Fld(16,0,AC_FULLW10)//[15:0]
    #define RXDQ0OFFC26_R_EXTLB_LFSR_INI_27 Fld(16,16,AC_FULLW32)//[31:16]
#define DDRPHY_RXDQ0OFFC28 (DDRPHY_BASE_ADDR + 0xC38)
    #define RXDQ0OFFC28_R_EXTLB_LFSR_INI_28 Fld(16,0,AC_FULLW10)//[15:0]
    #define RXDQ0OFFC28_R_EXTLB_LFSR_INI_29 Fld(16,16,AC_FULLW32)//[31:16]
#define DDRPHY_RXDQ0OFFC30 (DDRPHY_BASE_ADDR + 0xC3C)
    #define RXDQ0OFFC30_R_EXTLB_LFSR_INI_30 Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_RXDQ0OFFC32 (DDRPHY_BASE_ADDR + 0xC40)
    #define RXDQ0OFFC32_R_EXTLB_LFSR_TAP Fld(16,0,AC_FULLW10)//[15:0]
    #define RXDQ0OFFC32_R_EXTLB_OE_DQB0_ON Fld(1,16,AC_MSKB2)//[16:16]
    #define RXDQ0OFFC32_R_EXTLB_OE_DQM0_ON Fld(1,17,AC_MSKB2)//[17:17]
    #define RXDQ0OFFC32_R_EXTLB_OE_DQS0_ON Fld(1,18,AC_MSKB2)//[18:18]
    #define RXDQ0OFFC32_R_EXTLB_OE_DQB1_ON Fld(1,19,AC_MSKB2)//[19:19]
    #define RXDQ0OFFC32_R_EXTLB_OE_DQM1_ON Fld(1,20,AC_MSKB2)//[20:20]
    #define RXDQ0OFFC32_R_EXTLB_OE_DQS1_ON Fld(1,21,AC_MSKB2)//[21:21]
    #define RXDQ0OFFC32_R_EXTLB_ODTEN_DQB0_ON Fld(1,22,AC_MSKB2)//[22:22]
    #define RXDQ0OFFC32_R_EXTLB_ODTEN_DQM0_ON Fld(1,23,AC_MSKB2)//[23:23]
    #define RXDQ0OFFC32_R_EXTLB_ODTEN_DQS0_ON Fld(1,24,AC_MSKB3)//[24:24]
    #define RXDQ0OFFC32_R_EXTLB_ODTEN_DQB1_ON Fld(1,25,AC_MSKB3)//[25:25]
    #define RXDQ0OFFC32_R_EXTLB_ODTEN_DQM1_ON Fld(1,26,AC_MSKB3)//[26:26]
    #define RXDQ0OFFC32_R_EXTLB_ODTEN_DQS1_ON Fld(1,27,AC_MSKB3)//[27:27]
#define DDRPHY_RXDQ0OFFC33 (DDRPHY_BASE_ADDR + 0xC44)
    #define RXDQ0OFFC33_R_EXTLB Fld(1,0,AC_MSKB0)//[0:0]
    #define RXDQ0OFFC33_R_EXTLB_RX_SWRST Fld(1,1,AC_MSKB0)//[1:1]
    #define RXDQ0OFFC33_R_EXTLB_TX_EN Fld(1,2,AC_MSKB0)//[2:2]
    #define RXDQ0OFFC33_R_INTLB_ARCLK_MUXSEL Fld(1,4,AC_MSKB0)//[4:4]
    #define RXDQ0OFFC33_R_INTLB_DRDF_CA_MUXSEL Fld(1,5,AC_MSKB0)//[5:5]
    #define RXDQ0OFFC33_R_EXTLB_RX_LENGTH_M1 Fld(24,8,AC_MSKDW)//[31:8]
#define DDRPHY_RXDQ0OFFC34 (DDRPHY_BASE_ADDR + 0xC48)
    #define RXDQ0OFFC34_R_EXTLB_RX_GATE_DELSEL_DQB0 Fld(7,0,AC_MSKB0)//[6:0]
    #define RXDQ0OFFC34_R_EXTLB_RX_GATE_DELSEL_DQB1 Fld(7,8,AC_MSKB1)//[14:8]
    #define RXDQ0OFFC34_R_EXTLB_RX_GATE_DELSEL_CA Fld(7,16,AC_MSKB2)//[22:16]
#define DDRPHY_R_LPBK_INI_0 (DDRPHY_BASE_ADDR + 0xC80)
    #define R_LPBK_INI_0_R_LPBK_INI_0 Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_R_LPBK_INI_1 (DDRPHY_BASE_ADDR + 0xC84)
    #define R_LPBK_INI_1_R_LPBK_INI_1 Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_R_LPBK_INI_2 (DDRPHY_BASE_ADDR + 0xC88)
    #define R_LPBK_INI_2_R_LPBK_INI_2 Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_R_LPBK_INI_3 (DDRPHY_BASE_ADDR + 0xC8C)
    #define R_LPBK_INI_3_R_LPBK_INI_3 Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_R_LPBK_INI_4 (DDRPHY_BASE_ADDR + 0xC90)
    #define R_LPBK_INI_4_R_LPBK_INI_4 Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_R_LPBK_INI_5 (DDRPHY_BASE_ADDR + 0xC94)
    #define R_LPBK_INI_5_R_LPBK_INI_5 Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_R_LPBK_INI_6 (DDRPHY_BASE_ADDR + 0xC98)
    #define R_LPBK_INI_6_R_LPBK_INI_6 Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_R_LPBK_INI_7 (DDRPHY_BASE_ADDR + 0xC9C)
    #define R_LPBK_INI_7_R_LPBK_INI_7 Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_R_LPBK_INI_8 (DDRPHY_BASE_ADDR + 0xCA0)
    #define R_LPBK_INI_8_R_LPBK_INI_8 Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_R_LPBK_INI_9 (DDRPHY_BASE_ADDR + 0xCA4)
    #define R_LPBK_INI_9_R_LPBK_INI_9 Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_R_LPBK_INI_10 (DDRPHY_BASE_ADDR + 0xCA8)
    #define R_LPBK_INI_10_R_LPBK_INI_10 Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_R_LPBK_INI_11 (DDRPHY_BASE_ADDR + 0xCAC)
    #define R_LPBK_INI_11_R_LPBK_INI_11 Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_R_LPBK_INI_12 (DDRPHY_BASE_ADDR + 0xCB0)
    #define R_LPBK_INI_12_R_LPBK_INI_12 Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_R_LPBK_INI_13 (DDRPHY_BASE_ADDR + 0xCB4)
    #define R_LPBK_INI_13_R_LPBK_INI_13 Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_R_LPBK_INI_14 (DDRPHY_BASE_ADDR + 0xCB8)
    #define R_LPBK_INI_14_R_LPBK_INI_14 Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_R_LPBK_INI_15 (DDRPHY_BASE_ADDR + 0xCBC)
    #define R_LPBK_INI_15_R_LPBK_INI_15 Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_STA_EXTLB0 (DDRPHY_BASE_ADDR + 0xCC0)
    #define STA_EXTLB0_STA_EXTLB_DONE Fld(31,0,AC_MSKDW)//[30:0]
#define DDRPHY_STA_EXTLB1 (DDRPHY_BASE_ADDR + 0xCC4)
    #define STA_EXTLB1_STA_EXTLB_FAIL Fld(31,0,AC_MSKDW)//[30:0]
#define DDRPHY_RXDLY_TRRO0 (DDRPHY_BASE_ADDR + 0xD00)
    #define RXDLY_TRRO0_DVS_RKX_BX_SW_LEAD_CNT_OUT_B0 Fld(16,16,AC_FULLW32)//[31:16]
    #define RXDLY_TRRO0_DVS_RKX_BX_SW_LAG_CNT_OUT_B0 Fld(16,0,AC_FULLW10)//[15:0]
#define DDRPHY_RXDLY_TRRO1 (DDRPHY_BASE_ADDR + 0xD04)
    #define RXDLY_TRRO1_DVS_RKX_BX_SW_LEAD_CNT_OUT_B1 Fld(16,16,AC_FULLW32)//[31:16]
    #define RXDLY_TRRO1_DVS_RKX_BX_SW_LAG_CNT_OUT_B1 Fld(16,0,AC_FULLW10)//[15:0]
#define DDRPHY_RXDLY_TRRO2 (DDRPHY_BASE_ADDR + 0xD08)
    #define RXDLY_TRRO2_DVS_RKX_BX_SW_LEAD_CNT_OUT_B2 Fld(16,16,AC_FULLW32)//[31:16]
    #define RXDLY_TRRO2_DVS_RKX_BX_SW_LAG_CNT_OUT_B2 Fld(16,0,AC_FULLW10)//[15:0]
#define DDRPHY_RXDLY_TRRO3 (DDRPHY_BASE_ADDR + 0xD0C)
    #define RXDLY_TRRO3_DVS_RKX_BX_SW_LEAD_CNT_OUT_B3 Fld(16,16,AC_FULLW32)//[31:16]
    #define RXDLY_TRRO3_DVS_RKX_BX_SW_LAG_CNT_OUT_B3 Fld(16,0,AC_FULLW10)//[15:0]
#define DDRPHY_RXDLY_TRRO4 (DDRPHY_BASE_ADDR + 0xD10)
    #define RXDLY_TRRO4_DVS_RKX_BX_SW_LEAD_CNT_OUT_B4 Fld(16,16,AC_FULLW32)//[31:16]
    #define RXDLY_TRRO4_DVS_RKX_BX_SW_LAG_CNT_OUT_B4 Fld(16,0,AC_FULLW10)//[15:0]
#define DDRPHY_RXDLY_TRRO5 (DDRPHY_BASE_ADDR + 0xD14)
    #define RXDLY_TRRO5_DVS_RKX_BX_SW_LEAD_CNT_OUT_B5 Fld(16,16,AC_FULLW32)//[31:16]
    #define RXDLY_TRRO5_DVS_RKX_BX_SW_LAG_CNT_OUT_B5 Fld(16,0,AC_FULLW10)//[15:0]
#define DDRPHY_RXDLY_TRRO6 (DDRPHY_BASE_ADDR + 0xD18)
    #define RXDLY_TRRO6_DVS_RKX_BX_SW_LEAD_CNT_OUT_B6 Fld(16,16,AC_FULLW32)//[31:16]
    #define RXDLY_TRRO6_DVS_RKX_BX_SW_LAG_CNT_OUT_B6 Fld(16,0,AC_FULLW10)//[15:0]
#define DDRPHY_RXDLY_TRRO7 (DDRPHY_BASE_ADDR + 0xD1C)
    #define RXDLY_TRRO7_DVS_RKX_BX_SW_LEAD_CNT_OUT_B7 Fld(16,16,AC_FULLW32)//[31:16]
    #define RXDLY_TRRO7_DVS_RKX_BX_SW_LAG_CNT_OUT_B7 Fld(16,0,AC_FULLW10)//[15:0]
#define DDRPHY_RXDLY_TRRO8 (DDRPHY_BASE_ADDR + 0xD20)
    #define RXDLY_TRRO8_DVS_RKX_BX_SW_LEAD_CNT_OUT_DQM0 Fld(16,16,AC_FULLW32)//[31:16]
    #define RXDLY_TRRO8_DVS_RKX_BX_SW_LAG_CNT_OUT_DQM0 Fld(16,0,AC_FULLW10)//[15:0]
#define DDRPHY_RXDLY_TRRO9 (DDRPHY_BASE_ADDR + 0xD24)
    #define RXDLY_TRRO9_DVS_RKX_BX_LEAD_LAG_CNT_OUT_B0 Fld(16,16,AC_FULLW32)//[31:16]
    #define RXDLY_TRRO9_DVS_RKX_BX_LEAD_LAG_CNT_OUT_B1 Fld(16,0,AC_FULLW10)//[15:0]
#define DDRPHY_RXDLY_TRRO10 (DDRPHY_BASE_ADDR + 0xD28)
    #define RXDLY_TRRO10_DVS_RKX_BX_LEAD_LAG_CNT_OUT_B2 Fld(16,16,AC_FULLW32)//[31:16]
    #define RXDLY_TRRO10_DVS_RKX_BX_LEAD_LAG_CNT_OUT_B3 Fld(16,0,AC_FULLW10)//[15:0]
#define DDRPHY_RXDLY_TRRO11 (DDRPHY_BASE_ADDR + 0xD2C)
    #define RXDLY_TRRO11_DVS_RKX_BX_LEAD_LAG_CNT_OUT_B4 Fld(16,16,AC_FULLW32)//[31:16]
    #define RXDLY_TRRO11_DVS_RKX_BX_LEAD_LAG_CNT_OUT_B5 Fld(16,0,AC_FULLW10)//[15:0]
#define DDRPHY_RXDLY_TRRO12 (DDRPHY_BASE_ADDR + 0xD30)
    #define RXDLY_TRRO12_DVS_RKX_BX_LEAD_LAG_CNT_OUT_B6 Fld(16,16,AC_FULLW32)//[31:16]
    #define RXDLY_TRRO12_DVS_RKX_BX_LEAD_LAG_CNT_OUT_B7 Fld(16,0,AC_FULLW10)//[15:0]
#define DDRPHY_RXDLY_TRRO13 (DDRPHY_BASE_ADDR + 0xD34)
    #define RXDLY_TRRO13_DVS_RKX_BX_LEAD_LAG_CNT_OUT_B6 Fld(16,16,AC_FULLW32)//[31:16]
#define DDRPHY_RXDLY_TRRO14 (DDRPHY_BASE_ADDR + 0xD3C)
    #define RXDLY_TRRO14_DVS_RK0_B0_SW_UP_DONE Fld(1,31,AC_MSKB3)//[31:31]
    #define RXDLY_TRRO14_DVS_RK0_B1_SW_UP_DONE Fld(1,30,AC_MSKB3)//[30:30]
    #define RXDLY_TRRO14_DVS_RK1_B0_SW_UP_DONE Fld(1,29,AC_MSKB3)//[29:29]
    #define RXDLY_TRRO14_DVS_RK1_B1_SW_UP_DONE Fld(1,28,AC_MSKB3)//[28:28]
    #define RXDLY_TRRO14_DVS_RK2_B0_SW_UP_DONE Fld(1,27,AC_MSKB3)//[27:27]
    #define RXDLY_TRRO14_DVS_RK2_B1_SW_UP_DONE Fld(1,26,AC_MSKB3)//[26:26]
#define DDRPHY_RXDLY_TRRO15 (DDRPHY_BASE_ADDR + 0xD40)
    #define RXDLY_TRRO15_DVS_RKX_BX_TH_CNT_OUT_B0 Fld(16,16,AC_FULLW32)//[31:16]
    #define RXDLY_TRRO15_DVS_RKX_BX_TH_CNT_OUT_B1 Fld(16,0,AC_FULLW10)//[15:0]
#define DDRPHY_RXDLY_TRRO16 (DDRPHY_BASE_ADDR + 0xD44)
    #define RXDLY_TRRO16_DVS_RKX_BX_TH_CNT_OUT_B2 Fld(16,16,AC_FULLW32)//[31:16]
    #define RXDLY_TRRO16_DVS_RKX_BX_TH_CNT_OUT_B3 Fld(16,0,AC_FULLW10)//[15:0]
#define DDRPHY_RXDLY_TRRO17 (DDRPHY_BASE_ADDR + 0xD48)
    #define RXDLY_TRRO17_DVS_RKX_BX_TH_CNT_OUT_B4 Fld(16,16,AC_FULLW32)//[31:16]
    #define RXDLY_TRRO17_DVS_RKX_BX_TH_CNT_OUT_B5 Fld(16,0,AC_FULLW10)//[15:0]
#define DDRPHY_RXDLY_TRRO18 (DDRPHY_BASE_ADDR + 0xD4C)
    #define RXDLY_TRRO18_DVS_RKX_BX_TH_CNT_OUT_B6 Fld(16,16,AC_FULLW32)//[31:16]
    #define RXDLY_TRRO18_DVS_RKX_BX_TH_CNT_OUT_B7 Fld(16,0,AC_FULLW10)//[15:0]
#define DDRPHY_RXDLY_TRRO19 (DDRPHY_BASE_ADDR + 0xD50)
    #define RXDLY_TRRO19_DVS_RKX_BX_TH_CNT_OUT_DQM0 Fld(16,16,AC_FULLW32)//[31:16]
#define DDRPHY_RXDLY_TRRO20 (DDRPHY_BASE_ADDR + 0xD54)
    #define RXDLY_TRRO20_DVS_RKX_BX_TH_CNT_OUT_B0_16 Fld(1,31,AC_MSKB3)//[31:31]
    #define RXDLY_TRRO20_DVS_RKX_BX_TH_CNT_OUT_B1_16 Fld(1,30,AC_MSKB3)//[30:30]
    #define RXDLY_TRRO20_DVS_RKX_BX_TH_CNT_OUT_B2_16 Fld(1,29,AC_MSKB3)//[29:29]
    #define RXDLY_TRRO20_DVS_RKX_BX_TH_CNT_OUT_B3_16 Fld(1,28,AC_MSKB3)//[28:28]
    #define RXDLY_TRRO20_DVS_RKX_BX_TH_CNT_OUT_B4_16 Fld(1,27,AC_MSKB3)//[27:27]
    #define RXDLY_TRRO20_DVS_RKX_BX_TH_CNT_OUT_B5_16 Fld(1,26,AC_MSKB3)//[26:26]
    #define RXDLY_TRRO20_DVS_RKX_BX_TH_CNT_OUT_B6_16 Fld(1,25,AC_MSKB3)//[25:25]
    #define RXDLY_TRRO20_DVS_RKX_BX_TH_CNT_OUT_B7_16 Fld(1,24,AC_MSKB3)//[24:24]
    #define RXDLY_TRRO20_DVS_RKX_BX_TH_CNT_OUT_DQM0_16 Fld(1,23,AC_MSKB2)//[23:23]
#define DDRPHY_DQO1_RO (DDRPHY_BASE_ADDR + 0xF80)
    #define DQO1_RO_DQO1_RO Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_PHY_RO_1 (DDRPHY_BASE_ADDR + 0xF84)
    #define PHY_RO_1_RGS_ARDQP1_OFFSET_FLAG Fld(1,31,AC_MSKB3)//[31:31]
    #define PHY_RO_1_RGS_ARDQP0_OFFSET_FLAG Fld(1,30,AC_MSKB3)//[30:30]
    #define PHY_RO_1_AD_ARDLL_PD_EN_B0 Fld(1,29,AC_MSKB3)//[29:29]
    #define PHY_RO_1_AD_ARDLL_PD_EN_B1 Fld(1,28,AC_MSKB3)//[28:28]
    #define PHY_RO_1_AD_ARDLL_PD_EN_CA Fld(1,27,AC_MSKB3)//[27:27]
    #define PHY_RO_1_AD_ARDLL_PD_EN_CB Fld(1,26,AC_MSKB3)//[26:26]
    #define PHY_RO_1_RGS_ARCLRPLL_KBAND_CPLT Fld(1,25,AC_MSKB3)//[25:25]
    #define PHY_RO_1_RGS_ARPHYPLL_KBAND_CPLT Fld(1,24,AC_MSKB3)//[24:24]
    #define PHY_RO_1_RGS_TX_ODT_A_IMPCALOUT Fld(1,23,AC_MSKB2)//[23:23]
    #define PHY_RO_1_RGS_TX_OCD_A_IMPCALOUT Fld(1,22,AC_MSKB2)//[22:22]
    #define PHY_RO_1_RGS_ARCLRPLL_DL_FLAG Fld(1,21,AC_MSKB2)//[21:21]
    #define PHY_RO_1_RGS_ARPHYPLL_DL_FLAG Fld(1,20,AC_MSKB2)//[20:20]
    #define PHY_RO_1_RGS_RX_ARDQS1_DLY_RDY_EYE Fld(1,19,AC_MSKB2)//[19:19]
    #define PHY_RO_1_RGS_ARDQM1_OFFSET_FLAG Fld(1,18,AC_MSKB2)//[18:18]
    #define PHY_RO_1_RGS_RX_ARDQS0_DLY_RDY_EYE Fld(1,17,AC_MSKB2)//[17:17]
    #define PHY_RO_1_RGS_ARDQM0_OFFSET_FLAG Fld(1,16,AC_MSKB2)//[16:16]
    #define PHY_RO_1_RGS_ARDQ_OFFSET_FLAG Fld(16,0,AC_FULLW10)//[15:0]
#define DDRPHY_PHY_RO_2 (DDRPHY_BASE_ADDR + 0xF88)
    #define PHY_RO_2_AD_ARDLL_PD_EN Fld(1,24,AC_MSKB3)//[24:24]
    #define PHY_RO_2_AD_ARDLL_MON Fld(8,16,AC_FULLB2)//[23:16]
    #define PHY_RO_2_RGS_RPHYPLL_AUTOK_FAIL Fld(1,15,AC_MSKB1)//[15:15]
    #define PHY_RO_2_RGS_RCLRPLL_AUTOK_FAIL Fld(1,14,AC_MSKB1)//[14:14]
    #define PHY_RO_2_RGS_RIMPCALOUT Fld(1,13,AC_MSKB1)//[13:13]
    #define PHY_RO_2_RGS_ARCA0_OFFSET_FLAG Fld(1,12,AC_MSKB1)//[12:12]
    #define PHY_RO_2_RGS_ARCA1_OFFSET_FLAG Fld(1,11,AC_MSKB1)//[11:11]
    #define PHY_RO_2_RGS_ARCA2_OFFSET_FLAG Fld(1,10,AC_MSKB1)//[10:10]
    #define PHY_RO_2_RGS_ARCA3_OFFSET_FLAG Fld(1,9,AC_MSKB1)//[9:9]
    #define PHY_RO_2_RGS_ARCA4_OFFSET_FLAG Fld(1,8,AC_MSKB1)//[8:8]
    #define PHY_RO_2_RGS_ARCA5_OFFSET_FLAG Fld(1,7,AC_MSKB0)//[7:7]
    #define PHY_RO_2_RGS_ARCKE0_OFFSET_FLAG Fld(1,6,AC_MSKB0)//[6:6]
    #define PHY_RO_2_RGS_ARCKE1_OFFSET_FLAG Fld(1,5,AC_MSKB0)//[5:5]
    #define PHY_RO_2_RGS_ARCKE2_OFFSET_FLAG Fld(1,4,AC_MSKB0)//[4:4]
    #define PHY_RO_2_RGS_ARCS0_OFFSET_FLAG Fld(1,3,AC_MSKB0)//[3:3]
    #define PHY_RO_2_RGS_ARCS1_OFFSET_FLAG Fld(1,2,AC_MSKB0)//[2:2]
    #define PHY_RO_2_RGS_ARCS2_OFFSET_FLAG Fld(1,1,AC_MSKB0)//[1:1]
    #define PHY_RO_2_RGS_RX_ARCLK_DLY_RDY_EYE Fld(1,0,AC_MSKB0)//[0:0]
#define DDRPHY_PHY_RO_3 (DDRPHY_BASE_ADDR + 0xF8C)
    #define PHY_RO_3_RGS_RPHYPLL_AUTOK_PASS Fld(1,31,AC_MSKB3)//[31:31]
    #define PHY_RO_3_RGS_RPHYPLL_AUTOK_BAND Fld(7,24,AC_MSKB3)//[30:24]
    #define PHY_RO_3_AD_RX_ARDQ4_STBEN Fld(8,16,AC_FULLB2)//[23:16]
    #define PHY_RO_3_AD_RX_ARDQS0_STBEN_LAG Fld(1,9,AC_MSKB1)//[9:9]
    #define PHY_RO_3_AD_RX_ARDQS0_STBEN_LEAD Fld(1,8,AC_MSKB1)//[8:8]
    #define PHY_RO_3_AD_RX_ARDQ0_STBEN Fld(8,0,AC_FULLB0)//[7:0]
#define DDRPHY_STBERR_RK0_R (DDRPHY_BASE_ADDR + 0xFC0)
    #define STBERR_RK0_R_STBERR_RK0_R Fld(16,0,AC_FULLW10)//[15:0]
#define DDRPHY_STBERR_RK1_R (DDRPHY_BASE_ADDR + 0xFC4)
    #define STBERR_RK1_R_STBERR_RK1_R Fld(16,0,AC_FULLW10)//[15:0]
#define DDRPHY_STBERR_RK0_F (DDRPHY_BASE_ADDR + 0xFC8)
    #define STBERR_RK0_F_STBERR_RK0_F Fld(16,0,AC_FULLW10)//[15:0]
#define DDRPHY_STBERR_RK1_F (DDRPHY_BASE_ADDR + 0xFCC)
    #define STBERR_RK1_F_STBERR_RK1_F Fld(16,0,AC_FULLW10)//[15:0]
#define DDRPHY_STBERR_RK2_R (DDRPHY_BASE_ADDR + 0xFD0)
    #define STBERR_RK2_R_STBERR_RK2_R Fld(16,0,AC_FULLW10)//[15:0]

//Page AO_7
#define DDRPHY_STBERR_RK2_F (DDRPHY_BASE_ADDR + 0xFD4)
    #define STBERR_RK2_F_STBERR_RK2_F Fld(16,0,AC_FULLW10)//[15:0]
#define DDRPHY_RAO1_RO (DDRPHY_BASE_ADDR + 0xFE0)
    #define RAO1_RO_DQP0O1_RO Fld(1,16,AC_MSKB2)//[16:16]
    #define RAO1_RO_DQP1O1_RO Fld(1,15,AC_MSKB1)//[15:15]
    #define RAO1_RO_DQM0O1_RO Fld(1,14,AC_MSKB1)//[14:14]
    #define RAO1_RO_DQM1O1_RO Fld(1,13,AC_MSKB1)//[13:13]
    #define RAO1_RO_RESETO1_RO Fld(1,12,AC_MSKB1)//[12:12]
    #define RAO1_RO_CKEO1_RO Fld(1,11,AC_MSKB1)//[11:11]
    #define RAO1_RO_CKE1O1_RO Fld(1,10,AC_MSKB1)//[10:10]
    #define RAO1_RO_CKE2O1_RO Fld(1,9,AC_MSKB1)//[9:9]
    #define RAO1_RO_CSO1_RO Fld(1,8,AC_MSKB1)//[8:8]
    #define RAO1_RO_CS1O1_RO Fld(1,7,AC_MSKB0)//[7:7]
    #define RAO1_RO_CS2O1_RO Fld(1,6,AC_MSKB0)//[6:6]
    #define RAO1_RO_RA0_O1 Fld(1,5,AC_MSKB0)//[5:5]
    #define RAO1_RO_RA1_O1 Fld(1,4,AC_MSKB0)//[4:4]
    #define RAO1_RO_RA2_O1 Fld(1,3,AC_MSKB0)//[3:3]
    #define RAO1_RO_RA3_O1 Fld(1,2,AC_MSKB0)//[2:2]
    #define RAO1_RO_RA4_O1 Fld(1,1,AC_MSKB0)//[1:1]
    #define RAO1_RO_RA5_O1 Fld(1,0,AC_MSKB0)//[0:0]
#define DDRPHY_NEW_DQ_O1_RO (DDRPHY_BASE_ADDR + 0xFE4)
    #define NEW_DQ_O1_RO_NEW_DQ_O1 Fld(16,0,AC_FULLW10)//[15:0]



#endif // _MT6755_REGISTER_H_
