{"Source Block": ["hdl/library/util_cpack/util_cpack.v@133:143@HdlIdDef", "  reg                               adc_sync = 'd0;\n  reg     [((CH_CNT*CH_DW)-1):0]    adc_data = 'd0;\n\n  // internal signals\n\n  wire    [(CH_MCNT-1):0]           adc_enable_s;\n  wire    [(CH_MCNT-1):0]           adc_valid_s;\n  wire    [((CH_MCNT*CH_DW)-1):0]   adc_data_s;\n  wire    [((CH_MCNT*CH_DW)-1):0]   adc_data_intlv_s;\n  wire    [(CH_SCNT-1):0]           adc_mux_valid_s;\n  wire    [(CH_SCNT-1):0]           adc_mux_enable_0_s;\n"], "Clone Blocks": [["hdl/library/util_cpack/util_cpack.v@135:145", "\n  // internal signals\n\n  wire    [(CH_MCNT-1):0]           adc_enable_s;\n  wire    [(CH_MCNT-1):0]           adc_valid_s;\n  wire    [((CH_MCNT*CH_DW)-1):0]   adc_data_s;\n  wire    [((CH_MCNT*CH_DW)-1):0]   adc_data_intlv_s;\n  wire    [(CH_SCNT-1):0]           adc_mux_valid_s;\n  wire    [(CH_SCNT-1):0]           adc_mux_enable_0_s;\n  wire    [(CH_SCNT-1):0]           adc_mux_enable_1_s;\n  wire    [(CH_SCNT-1):0]           adc_mux_enable_2_s;\n"], ["hdl/library/util_cpack/util_cpack.v@136:146", "  // internal signals\n\n  wire    [(CH_MCNT-1):0]           adc_enable_s;\n  wire    [(CH_MCNT-1):0]           adc_valid_s;\n  wire    [((CH_MCNT*CH_DW)-1):0]   adc_data_s;\n  wire    [((CH_MCNT*CH_DW)-1):0]   adc_data_intlv_s;\n  wire    [(CH_SCNT-1):0]           adc_mux_valid_s;\n  wire    [(CH_SCNT-1):0]           adc_mux_enable_0_s;\n  wire    [(CH_SCNT-1):0]           adc_mux_enable_1_s;\n  wire    [(CH_SCNT-1):0]           adc_mux_enable_2_s;\n  wire    [(CH_SCNT-1):0]           adc_mux_enable_3_s;\n"], ["hdl/library/util_cpack/util_cpack.v@134:144", "  reg     [((CH_CNT*CH_DW)-1):0]    adc_data = 'd0;\n\n  // internal signals\n\n  wire    [(CH_MCNT-1):0]           adc_enable_s;\n  wire    [(CH_MCNT-1):0]           adc_valid_s;\n  wire    [((CH_MCNT*CH_DW)-1):0]   adc_data_s;\n  wire    [((CH_MCNT*CH_DW)-1):0]   adc_data_intlv_s;\n  wire    [(CH_SCNT-1):0]           adc_mux_valid_s;\n  wire    [(CH_SCNT-1):0]           adc_mux_enable_0_s;\n  wire    [(CH_SCNT-1):0]           adc_mux_enable_1_s;\n"]], "Diff Content": {"Delete": [[138, "  wire    [(CH_MCNT-1):0]           adc_enable_s;\n"]], "Add": []}}