// Seed: 1454903587
module module_0 (
    output id_0,
    output id_1,
    output reg id_2,
    input logic id_3,
    input id_4,
    input logic id_5,
    input logic id_6,
    input id_7,
    input id_8,
    input logic id_9,
    output logic id_10,
    output id_11,
    input id_12,
    output logic id_13
);
  always @(posedge 1 or posedge 1) begin
    id_11 = 1;
    id_1  = id_7;
    id_13 = id_3;
    id_2 <= 1'b0;
  end
endmodule
