

Implementation tool: Xilinx Vivado v.2023.1.1
Project:             rv32i_npp_ip
Solution:            solution1
Device target:       xc7z020-clg400-1
Report date:         Wed Oct 11 07:18:14 +0800 2023

#=== Post-Implementation Resource usage ===
SLICE:         2216
LUT:           4926
FF:            4950
DSP:              0
BRAM:           256
URAM:             0
LATCH:            0
SRL:              0
CLB:              0

#=== Final timing ===
CP required:                     10.000
CP achieved post-synthesis:      8.716
CP achieved post-implementation: 10.727
Timing not met
