// Seed: 3035392752
module module_0 (
    input  wand id_0,
    output wire id_1,
    input  wand id_2
);
  module_2 modCall_1 ();
  wire id_4;
  ;
endmodule
module module_1 #(
    parameter id_1 = 32'd99,
    parameter id_2 = 32'd40
) (
    input tri0 id_0,
    input supply1 _id_1,
    input tri0 _id_2,
    output tri0 id_3,
    output tri0 id_4
);
  logic id_6;
  ;
  module_0 modCall_1 (
      id_0,
      id_4,
      id_0
  );
  assign modCall_1.id_1 = 0;
  logic [{ "" -  1 'b0 ,  id_2  } : id_1] id_7;
  ;
endmodule
module module_2 #(
    parameter id_1 = 32'd9
);
  wire _id_1;
  wire [id_1 : id_1  -  id_1] id_2;
  logic [7:0] id_3;
  ;
  wire id_4 = id_3[id_1];
  assign module_0.id_0 = 0;
  assign id_3 = id_1;
endmodule
