#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Wed Apr 21 16:59:19 2021
# Process ID: 132348
# Current directory: D:/Vivado/ECE221_FinalProject/Final_Project_VGA_Test
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent119960 D:\Vivado\ECE221_FinalProject\Final_Project_VGA_Test\Final_Project_VGA_Test.xpr
# Log file: D:/Vivado/ECE221_FinalProject/Final_Project_VGA_Test/vivado.log
# Journal file: D:/Vivado/ECE221_FinalProject/Final_Project_VGA_Test\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Vivado/ECE221_FinalProject/Final_Project_VGA_Test/Final_Project_VGA_Test.xpr
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
open_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {D:/Vivado/ECE221_FinalProject/Final_Project_VGA_Test/Final_Project_VGA_Test.runs/impl_1/Top_Design.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/Vivado/ECE221_FinalProject/Final_Project_VGA_Test/Final_Project_VGA_Test.runs/impl_1/Top_Design.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
open_hw_target
close_hw_manager
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {D:/Vivado/ECE221_FinalProject/Final_Project_VGA_Test/Final_Project_VGA_Test.runs/impl_1/Top_Design.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/Vivado/ECE221_FinalProject/Final_Project_VGA_Test/Final_Project_VGA_Test.runs/impl_1/Top_Design.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/Vivado/ECE221_FinalProject/Final_Project_VGA_Test/Final_Project_VGA_Test.runs/impl_1/Top_Design.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
close_hw_manager
create_project Final_Project_Graphics_Test D:/Vivado/ECE221_FinalProject/Final_Project_Graphics_Test -part xc7a100tcsg324-1
set_property board_part digilentinc.com:nexys-a7-100t:part0:1.0 [current_project]
add_files -fileset constrs_1 -norecurse D:/Xilinx/Nexys-A7-100T-Master.xdc
import_files -fileset constrs_1 D:/Xilinx/Nexys-A7-100T-Master.xdc
import_files -norecurse {D:/Vivado/ECE221_FinalProject/Final_Project_VGA_Test/Final_Project_VGA_Test.srcs/sources_1/new/VGA_Controller.vhd D:/Vivado/ECE221_FinalProject/Final_Project_VGA_Test/Final_Project_VGA_Test.srcs/sources_1/new/Clock_Divider.vhd D:/Vivado/ECE221_FinalProject/Final_Project_VGA_Test/Final_Project_VGA_Test.srcs/sources_1/new/Top_Design.vhd D:/Vivado/ECE221_FinalProject/Final_Project_VGA_Test/Final_Project_VGA_Test.srcs/sources_1/new/Graphics_Controller.vhd}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
import_files -fileset sim_1 -norecurse {D:/Vivado/ECE221_FinalProject/Final_Project_VGA_Test/Final_Project_VGA_Test.srcs/sim_1/new/Clock_Divider_Testbench.vhd D:/Vivado/ECE221_FinalProject/Final_Project_VGA_Test/Final_Project_VGA_Test.srcs/sim_1/new/VGA_Controller_Testbench.vhd}
update_compile_order -fileset sim_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
current_project Final_Project_VGA_Test
export_ip_user_files -of_objects  [get_files D:/Vivado/ECE221_FinalProject/Final_Project_VGA_Test/Final_Project_VGA_Test.srcs/sources_1/new/Graphics_Controller.vhd] -no_script -reset -force -quiet
remove_files  D:/Vivado/ECE221_FinalProject/Final_Project_VGA_Test/Final_Project_VGA_Test.srcs/sources_1/new/Graphics_Controller.vhd
current_project Final_Project_Graphics_Test
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
current_project Final_Project_VGA_Test
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {D:/Vivado/ECE221_FinalProject/Final_Project_Graphics_Test/Final_Project_Graphics_Test.runs/impl_1/Top_Design.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
launch_runs impl_1 -jobs 4
wait_on_run impl_1
current_project Final_Project_Graphics_Test
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/Vivado/ECE221_FinalProject/Final_Project_Graphics_Test/Final_Project_Graphics_Test.runs/impl_1/Top_Design.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
current_project Final_Project_VGA_Test
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
close_hw_manager
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {D:\Vivado\ECE221_FinalProject\Final_Project_Graphics_Test\Final_Project_Graphics_Test.runs\impl_1\Top_Design.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/Vivado/ECE221_FinalProject/Final_Project_Graphics_Test/Final_Project_Graphics_Test.runs/impl_1/Top_Design.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/Vivado/ECE221_FinalProject/Final_Project_VGA_Test/Final_Project_VGA_Test.runs/impl_1/Top_Design.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/Vivado/ECE221_FinalProject/Final_Project_Graphics_Test/Final_Project_Graphics_Test.runs/impl_1/Top_Design.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/Vivado/ECE221_FinalProject/Final_Project_VGA_Test/Final_Project_VGA_Test.runs/impl_1/Top_Design.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
close_project
