<stg><name>dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config5_dense_alpha></name>


<trans_list>

<trans id="119" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="3" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:2 %idx_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %idx

]]></Node>
<StgValue><ssdm name="idx_read"/></StgValue>
</operation>

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:3 %data_143_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_143_val

]]></Node>
<StgValue><ssdm name="data_143_val_read"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:4 %data_142_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_142_val

]]></Node>
<StgValue><ssdm name="data_142_val_read"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:5 %data_141_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_141_val

]]></Node>
<StgValue><ssdm name="data_141_val_read"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:6 %data_140_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_140_val

]]></Node>
<StgValue><ssdm name="data_140_val_read"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:7 %data_139_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_139_val

]]></Node>
<StgValue><ssdm name="data_139_val_read"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:8 %data_138_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_138_val

]]></Node>
<StgValue><ssdm name="data_138_val_read"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:9 %data_137_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_137_val

]]></Node>
<StgValue><ssdm name="data_137_val_read"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:10 %data_136_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_136_val

]]></Node>
<StgValue><ssdm name="data_136_val_read"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:11 %data_135_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_135_val

]]></Node>
<StgValue><ssdm name="data_135_val_read"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:12 %data_134_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_134_val

]]></Node>
<StgValue><ssdm name="data_134_val_read"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:13 %data_133_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_133_val

]]></Node>
<StgValue><ssdm name="data_133_val_read"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:14 %data_132_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_132_val

]]></Node>
<StgValue><ssdm name="data_132_val_read"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:15 %data_131_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_131_val

]]></Node>
<StgValue><ssdm name="data_131_val_read"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:16 %data_130_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_130_val

]]></Node>
<StgValue><ssdm name="data_130_val_read"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:17 %data_129_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_129_val

]]></Node>
<StgValue><ssdm name="data_129_val_read"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:18 %data_128_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_128_val

]]></Node>
<StgValue><ssdm name="data_128_val_read"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:19 %data_127_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_127_val

]]></Node>
<StgValue><ssdm name="data_127_val_read"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:20 %data_126_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_126_val

]]></Node>
<StgValue><ssdm name="data_126_val_read"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:21 %data_125_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_125_val

]]></Node>
<StgValue><ssdm name="data_125_val_read"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:22 %data_124_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_124_val

]]></Node>
<StgValue><ssdm name="data_124_val_read"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:23 %data_123_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_123_val

]]></Node>
<StgValue><ssdm name="data_123_val_read"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:24 %data_122_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_122_val

]]></Node>
<StgValue><ssdm name="data_122_val_read"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:25 %data_121_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_121_val

]]></Node>
<StgValue><ssdm name="data_121_val_read"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:26 %data_120_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_120_val

]]></Node>
<StgValue><ssdm name="data_120_val_read"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:27 %data_119_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_119_val

]]></Node>
<StgValue><ssdm name="data_119_val_read"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:28 %data_118_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_118_val

]]></Node>
<StgValue><ssdm name="data_118_val_read"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:29 %data_117_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_117_val

]]></Node>
<StgValue><ssdm name="data_117_val_read"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:30 %data_116_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_116_val

]]></Node>
<StgValue><ssdm name="data_116_val_read"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:31 %data_115_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_115_val

]]></Node>
<StgValue><ssdm name="data_115_val_read"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:32 %data_114_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_114_val

]]></Node>
<StgValue><ssdm name="data_114_val_read"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:33 %data_113_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_113_val

]]></Node>
<StgValue><ssdm name="data_113_val_read"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:34 %data_112_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_112_val

]]></Node>
<StgValue><ssdm name="data_112_val_read"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:35 %data_111_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_111_val

]]></Node>
<StgValue><ssdm name="data_111_val_read"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:36 %data_110_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_110_val

]]></Node>
<StgValue><ssdm name="data_110_val_read"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:37 %data_109_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_109_val

]]></Node>
<StgValue><ssdm name="data_109_val_read"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:38 %data_108_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_108_val

]]></Node>
<StgValue><ssdm name="data_108_val_read"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:39 %data_107_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_107_val

]]></Node>
<StgValue><ssdm name="data_107_val_read"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:40 %data_106_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_106_val

]]></Node>
<StgValue><ssdm name="data_106_val_read"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:41 %data_105_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_105_val

]]></Node>
<StgValue><ssdm name="data_105_val_read"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:42 %data_104_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_104_val

]]></Node>
<StgValue><ssdm name="data_104_val_read"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:43 %data_103_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_103_val

]]></Node>
<StgValue><ssdm name="data_103_val_read"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:44 %data_102_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_102_val

]]></Node>
<StgValue><ssdm name="data_102_val_read"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:45 %data_101_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_101_val

]]></Node>
<StgValue><ssdm name="data_101_val_read"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:46 %data_100_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_100_val

]]></Node>
<StgValue><ssdm name="data_100_val_read"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:47 %data_99_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_99_val

]]></Node>
<StgValue><ssdm name="data_99_val_read"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:48 %data_98_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_98_val

]]></Node>
<StgValue><ssdm name="data_98_val_read"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:49 %data_97_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_97_val

]]></Node>
<StgValue><ssdm name="data_97_val_read"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:50 %data_96_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_96_val

]]></Node>
<StgValue><ssdm name="data_96_val_read"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="16" op_3_bw="8" op_4_bw="16" op_5_bw="8" op_6_bw="16" op_7_bw="8" op_8_bw="16" op_9_bw="8" op_10_bw="16" op_11_bw="8" op_12_bw="16" op_13_bw="8" op_14_bw="16" op_15_bw="8" op_16_bw="16" op_17_bw="8" op_18_bw="16" op_19_bw="8" op_20_bw="16" op_21_bw="8" op_22_bw="16" op_23_bw="8" op_24_bw="16" op_25_bw="8" op_26_bw="16" op_27_bw="8" op_28_bw="16" op_29_bw="8" op_30_bw="16" op_31_bw="8" op_32_bw="16" op_33_bw="8" op_34_bw="16" op_35_bw="8" op_36_bw="16" op_37_bw="8" op_38_bw="16" op_39_bw="8" op_40_bw="16" op_41_bw="8" op_42_bw="16" op_43_bw="8" op_44_bw="16" op_45_bw="8" op_46_bw="16" op_47_bw="8" op_48_bw="16" op_49_bw="8" op_50_bw="16" op_51_bw="8" op_52_bw="16" op_53_bw="8" op_54_bw="16" op_55_bw="8" op_56_bw="16" op_57_bw="8" op_58_bw="16" op_59_bw="8" op_60_bw="16" op_61_bw="8" op_62_bw="16" op_63_bw="8" op_64_bw="16" op_65_bw="8" op_66_bw="16" op_67_bw="8" op_68_bw="16" op_69_bw="8" op_70_bw="16" op_71_bw="8" op_72_bw="16" op_73_bw="8" op_74_bw="16" op_75_bw="8" op_76_bw="16" op_77_bw="8" op_78_bw="16" op_79_bw="8" op_80_bw="16" op_81_bw="8" op_82_bw="16" op_83_bw="8" op_84_bw="16" op_85_bw="8" op_86_bw="16" op_87_bw="16" op_88_bw="8">
<![CDATA[
entry:51 %a = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.43i16.i16.i8, i8 96, i16 %data_96_val_read, i8 97, i16 %data_97_val_read, i8 98, i16 %data_98_val_read, i8 99, i16 %data_99_val_read, i8 100, i16 %data_100_val_read, i8 101, i16 %data_101_val_read, i8 102, i16 %data_102_val_read, i8 103, i16 %data_103_val_read, i8 104, i16 %data_104_val_read, i8 105, i16 %data_105_val_read, i8 106, i16 %data_106_val_read, i8 107, i16 %data_107_val_read, i8 108, i16 %data_108_val_read, i8 109, i16 %data_109_val_read, i8 110, i16 %data_110_val_read, i8 111, i16 %data_111_val_read, i8 112, i16 %data_112_val_read, i8 113, i16 %data_113_val_read, i8 114, i16 %data_114_val_read, i8 115, i16 %data_115_val_read, i8 116, i16 %data_116_val_read, i8 117, i16 %data_117_val_read, i8 118, i16 %data_118_val_read, i8 119, i16 %data_119_val_read, i8 120, i16 %data_120_val_read, i8 121, i16 %data_121_val_read, i8 122, i16 %data_122_val_read, i8 123, i16 %data_123_val_read, i8 124, i16 %data_124_val_read, i8 125, i16 %data_125_val_read, i8 126, i16 %data_126_val_read, i8 127, i16 %data_127_val_read, i8 128, i16 %data_128_val_read, i8 129, i16 %data_129_val_read, i8 130, i16 %data_130_val_read, i8 131, i16 %data_131_val_read, i8 132, i16 %data_132_val_read, i8 133, i16 %data_133_val_read, i8 134, i16 %data_134_val_read, i8 135, i16 %data_135_val_read, i8 136, i16 %data_136_val_read, i8 137, i16 %data_137_val_read, i8 138, i16 %data_138_val_read, i16 0, i8 %idx_read

]]></Node>
<StgValue><ssdm name="a"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="26" op_0_bw="16">
<![CDATA[
entry:52 %sext_ln42 = sext i16 %a

]]></Node>
<StgValue><ssdm name="sext_ln42"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="25" op_0_bw="16">
<![CDATA[
entry:53 %sext_ln70 = sext i16 %a

]]></Node>
<StgValue><ssdm name="sext_ln70"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
entry:54 %mul_ln73 = mul i25 %sext_ln70, i25 33554210

]]></Node>
<StgValue><ssdm name="mul_ln73"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="15" op_0_bw="15" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:55 %trunc_ln = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %mul_ln73, i32 10, i32 24

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="16" op_0_bw="15">
<![CDATA[
entry:56 %sext_ln42_1 = sext i15 %trunc_ln

]]></Node>
<StgValue><ssdm name="sext_ln42_1"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:57 %mul_ln42 = mul i26 %sext_ln42, i26 67108103

]]></Node>
<StgValue><ssdm name="mul_ln42"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:58 %trunc_ln42_s = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln42, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="trunc_ln42_s"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="16" op_3_bw="8" op_4_bw="16" op_5_bw="8" op_6_bw="16" op_7_bw="8" op_8_bw="16" op_9_bw="8" op_10_bw="16" op_11_bw="8" op_12_bw="16" op_13_bw="8" op_14_bw="16" op_15_bw="8" op_16_bw="16" op_17_bw="8" op_18_bw="16" op_19_bw="8" op_20_bw="16" op_21_bw="8" op_22_bw="16" op_23_bw="8" op_24_bw="16" op_25_bw="8" op_26_bw="16" op_27_bw="8" op_28_bw="16" op_29_bw="8" op_30_bw="16" op_31_bw="8" op_32_bw="16" op_33_bw="8" op_34_bw="16" op_35_bw="8" op_36_bw="16" op_37_bw="8" op_38_bw="16" op_39_bw="8" op_40_bw="16" op_41_bw="8" op_42_bw="16" op_43_bw="8" op_44_bw="16" op_45_bw="8" op_46_bw="16" op_47_bw="8" op_48_bw="16" op_49_bw="8" op_50_bw="16" op_51_bw="8" op_52_bw="16" op_53_bw="8" op_54_bw="16" op_55_bw="8" op_56_bw="16" op_57_bw="8" op_58_bw="16" op_59_bw="8" op_60_bw="16" op_61_bw="8" op_62_bw="16" op_63_bw="8" op_64_bw="16" op_65_bw="8" op_66_bw="16" op_67_bw="8" op_68_bw="16" op_69_bw="8" op_70_bw="16" op_71_bw="8" op_72_bw="16" op_73_bw="8" op_74_bw="16" op_75_bw="8" op_76_bw="16" op_77_bw="8" op_78_bw="16" op_79_bw="8" op_80_bw="16" op_81_bw="8" op_82_bw="16" op_83_bw="8" op_84_bw="16" op_85_bw="8" op_86_bw="16" op_87_bw="16" op_88_bw="8">
<![CDATA[
entry:59 %a_38 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.43i16.i16.i8, i8 96, i16 %data_97_val_read, i8 97, i16 %data_98_val_read, i8 98, i16 %data_99_val_read, i8 99, i16 %data_100_val_read, i8 100, i16 %data_101_val_read, i8 101, i16 %data_102_val_read, i8 102, i16 %data_103_val_read, i8 103, i16 %data_104_val_read, i8 104, i16 %data_105_val_read, i8 105, i16 %data_106_val_read, i8 106, i16 %data_107_val_read, i8 107, i16 %data_108_val_read, i8 108, i16 %data_109_val_read, i8 109, i16 %data_110_val_read, i8 110, i16 %data_111_val_read, i8 111, i16 %data_112_val_read, i8 112, i16 %data_113_val_read, i8 113, i16 %data_114_val_read, i8 114, i16 %data_115_val_read, i8 115, i16 %data_116_val_read, i8 116, i16 %data_117_val_read, i8 117, i16 %data_118_val_read, i8 118, i16 %data_119_val_read, i8 119, i16 %data_120_val_read, i8 120, i16 %data_121_val_read, i8 121, i16 %data_122_val_read, i8 122, i16 %data_123_val_read, i8 123, i16 %data_124_val_read, i8 124, i16 %data_125_val_read, i8 125, i16 %data_126_val_read, i8 126, i16 %data_127_val_read, i8 127, i16 %data_128_val_read, i8 128, i16 %data_129_val_read, i8 129, i16 %data_130_val_read, i8 130, i16 %data_131_val_read, i8 131, i16 %data_132_val_read, i8 132, i16 %data_133_val_read, i8 133, i16 %data_134_val_read, i8 134, i16 %data_135_val_read, i8 135, i16 %data_136_val_read, i8 136, i16 %data_137_val_read, i8 137, i16 %data_138_val_read, i8 138, i16 %data_139_val_read, i16 0, i8 %idx_read

]]></Node>
<StgValue><ssdm name="a_38"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="25" op_0_bw="25" op_1_bw="16" op_2_bw="9">
<![CDATA[
entry:61 %shl_ln = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i16.i9, i16 %a_38, i9 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="26" op_0_bw="25">
<![CDATA[
entry:62 %sext_ln73 = sext i25 %shl_ln

]]></Node>
<StgValue><ssdm name="sext_ln73"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
entry:63 %shl_ln73_1 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %a_38, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln73_1"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="26" op_0_bw="22">
<![CDATA[
entry:64 %sext_ln73_164 = sext i22 %shl_ln73_1

]]></Node>
<StgValue><ssdm name="sext_ln73_164"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:65 %add_ln73 = add i26 %sext_ln73, i26 %sext_ln73_164

]]></Node>
<StgValue><ssdm name="add_ln73"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:66 %trunc_ln42_123 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln73, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="trunc_ln42_123"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="16" op_3_bw="8" op_4_bw="16" op_5_bw="8" op_6_bw="16" op_7_bw="8" op_8_bw="16" op_9_bw="8" op_10_bw="16" op_11_bw="8" op_12_bw="16" op_13_bw="8" op_14_bw="16" op_15_bw="8" op_16_bw="16" op_17_bw="8" op_18_bw="16" op_19_bw="8" op_20_bw="16" op_21_bw="8" op_22_bw="16" op_23_bw="8" op_24_bw="16" op_25_bw="8" op_26_bw="16" op_27_bw="8" op_28_bw="16" op_29_bw="8" op_30_bw="16" op_31_bw="8" op_32_bw="16" op_33_bw="8" op_34_bw="16" op_35_bw="8" op_36_bw="16" op_37_bw="8" op_38_bw="16" op_39_bw="8" op_40_bw="16" op_41_bw="8" op_42_bw="16" op_43_bw="8" op_44_bw="16" op_45_bw="8" op_46_bw="16" op_47_bw="8" op_48_bw="16" op_49_bw="8" op_50_bw="16" op_51_bw="8" op_52_bw="16" op_53_bw="8" op_54_bw="16" op_55_bw="8" op_56_bw="16" op_57_bw="8" op_58_bw="16" op_59_bw="8" op_60_bw="16" op_61_bw="8" op_62_bw="16" op_63_bw="8" op_64_bw="16" op_65_bw="8" op_66_bw="16" op_67_bw="8" op_68_bw="16" op_69_bw="8" op_70_bw="16" op_71_bw="8" op_72_bw="16" op_73_bw="8" op_74_bw="16" op_75_bw="8" op_76_bw="16" op_77_bw="8" op_78_bw="16" op_79_bw="8" op_80_bw="16" op_81_bw="8" op_82_bw="16" op_83_bw="8" op_84_bw="16" op_85_bw="8" op_86_bw="16" op_87_bw="16" op_88_bw="8">
<![CDATA[
entry:69 %a_39 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.43i16.i16.i8, i8 96, i16 %data_98_val_read, i8 97, i16 %data_99_val_read, i8 98, i16 %data_100_val_read, i8 99, i16 %data_101_val_read, i8 100, i16 %data_102_val_read, i8 101, i16 %data_103_val_read, i8 102, i16 %data_104_val_read, i8 103, i16 %data_105_val_read, i8 104, i16 %data_106_val_read, i8 105, i16 %data_107_val_read, i8 106, i16 %data_108_val_read, i8 107, i16 %data_109_val_read, i8 108, i16 %data_110_val_read, i8 109, i16 %data_111_val_read, i8 110, i16 %data_112_val_read, i8 111, i16 %data_113_val_read, i8 112, i16 %data_114_val_read, i8 113, i16 %data_115_val_read, i8 114, i16 %data_116_val_read, i8 115, i16 %data_117_val_read, i8 116, i16 %data_118_val_read, i8 117, i16 %data_119_val_read, i8 118, i16 %data_120_val_read, i8 119, i16 %data_121_val_read, i8 120, i16 %data_122_val_read, i8 121, i16 %data_123_val_read, i8 122, i16 %data_124_val_read, i8 123, i16 %data_125_val_read, i8 124, i16 %data_126_val_read, i8 125, i16 %data_127_val_read, i8 126, i16 %data_128_val_read, i8 127, i16 %data_129_val_read, i8 128, i16 %data_130_val_read, i8 129, i16 %data_131_val_read, i8 130, i16 %data_132_val_read, i8 131, i16 %data_133_val_read, i8 132, i16 %data_134_val_read, i8 133, i16 %data_135_val_read, i8 134, i16 %data_136_val_read, i8 135, i16 %data_137_val_read, i8 136, i16 %data_138_val_read, i8 137, i16 %data_139_val_read, i8 138, i16 %data_140_val_read, i16 0, i8 %idx_read

]]></Node>
<StgValue><ssdm name="a_39"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="26" op_0_bw="16">
<![CDATA[
entry:70 %sext_ln42_2 = sext i16 %a_39

]]></Node>
<StgValue><ssdm name="sext_ln42_2"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:71 %mul_ln42_117 = mul i26 %sext_ln42_2, i26 535

]]></Node>
<StgValue><ssdm name="mul_ln42_117"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:72 %trunc_ln42_125 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln42_117, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="trunc_ln42_125"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:73 %mul_ln42_118 = mul i26 %sext_ln42_2, i26 2357

]]></Node>
<StgValue><ssdm name="mul_ln42_118"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:74 %trunc_ln42_126 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln42_118, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="trunc_ln42_126"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="16" op_3_bw="8" op_4_bw="16" op_5_bw="8" op_6_bw="16" op_7_bw="8" op_8_bw="16" op_9_bw="8" op_10_bw="16" op_11_bw="8" op_12_bw="16" op_13_bw="8" op_14_bw="16" op_15_bw="8" op_16_bw="16" op_17_bw="8" op_18_bw="16" op_19_bw="8" op_20_bw="16" op_21_bw="8" op_22_bw="16" op_23_bw="8" op_24_bw="16" op_25_bw="8" op_26_bw="16" op_27_bw="8" op_28_bw="16" op_29_bw="8" op_30_bw="16" op_31_bw="8" op_32_bw="16" op_33_bw="8" op_34_bw="16" op_35_bw="8" op_36_bw="16" op_37_bw="8" op_38_bw="16" op_39_bw="8" op_40_bw="16" op_41_bw="8" op_42_bw="16" op_43_bw="8" op_44_bw="16" op_45_bw="8" op_46_bw="16" op_47_bw="8" op_48_bw="16" op_49_bw="8" op_50_bw="16" op_51_bw="8" op_52_bw="16" op_53_bw="8" op_54_bw="16" op_55_bw="8" op_56_bw="16" op_57_bw="8" op_58_bw="16" op_59_bw="8" op_60_bw="16" op_61_bw="8" op_62_bw="16" op_63_bw="8" op_64_bw="16" op_65_bw="8" op_66_bw="16" op_67_bw="8" op_68_bw="16" op_69_bw="8" op_70_bw="16" op_71_bw="8" op_72_bw="16" op_73_bw="8" op_74_bw="16" op_75_bw="8" op_76_bw="16" op_77_bw="8" op_78_bw="16" op_79_bw="8" op_80_bw="16" op_81_bw="8" op_82_bw="16" op_83_bw="8" op_84_bw="16" op_85_bw="8" op_86_bw="16" op_87_bw="16" op_88_bw="8">
<![CDATA[
entry:75 %a_40 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.43i16.i16.i8, i8 96, i16 %data_99_val_read, i8 97, i16 %data_100_val_read, i8 98, i16 %data_101_val_read, i8 99, i16 %data_102_val_read, i8 100, i16 %data_103_val_read, i8 101, i16 %data_104_val_read, i8 102, i16 %data_105_val_read, i8 103, i16 %data_106_val_read, i8 104, i16 %data_107_val_read, i8 105, i16 %data_108_val_read, i8 106, i16 %data_109_val_read, i8 107, i16 %data_110_val_read, i8 108, i16 %data_111_val_read, i8 109, i16 %data_112_val_read, i8 110, i16 %data_113_val_read, i8 111, i16 %data_114_val_read, i8 112, i16 %data_115_val_read, i8 113, i16 %data_116_val_read, i8 114, i16 %data_117_val_read, i8 115, i16 %data_118_val_read, i8 116, i16 %data_119_val_read, i8 117, i16 %data_120_val_read, i8 118, i16 %data_121_val_read, i8 119, i16 %data_122_val_read, i8 120, i16 %data_123_val_read, i8 121, i16 %data_124_val_read, i8 122, i16 %data_125_val_read, i8 123, i16 %data_126_val_read, i8 124, i16 %data_127_val_read, i8 125, i16 %data_128_val_read, i8 126, i16 %data_129_val_read, i8 127, i16 %data_130_val_read, i8 128, i16 %data_131_val_read, i8 129, i16 %data_132_val_read, i8 130, i16 %data_133_val_read, i8 131, i16 %data_134_val_read, i8 132, i16 %data_135_val_read, i8 133, i16 %data_136_val_read, i8 134, i16 %data_137_val_read, i8 135, i16 %data_138_val_read, i8 136, i16 %data_139_val_read, i8 137, i16 %data_140_val_read, i8 138, i16 %data_141_val_read, i16 0, i8 %idx_read

]]></Node>
<StgValue><ssdm name="a_40"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="26" op_0_bw="16">
<![CDATA[
entry:76 %sext_ln73_165 = sext i16 %a_40

]]></Node>
<StgValue><ssdm name="sext_ln73_165"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:77 %mul_ln42_119 = mul i26 %sext_ln73_165, i26 67107359

]]></Node>
<StgValue><ssdm name="mul_ln42_119"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:78 %trunc_ln42_127 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln42_119, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="trunc_ln42_127"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:79 %mul_ln42_120 = mul i26 %sext_ln73_165, i26 67107239

]]></Node>
<StgValue><ssdm name="mul_ln42_120"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:80 %trunc_ln42_128 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln42_120, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="trunc_ln42_128"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="16" op_3_bw="8" op_4_bw="16" op_5_bw="8" op_6_bw="16" op_7_bw="8" op_8_bw="16" op_9_bw="8" op_10_bw="16" op_11_bw="8" op_12_bw="16" op_13_bw="8" op_14_bw="16" op_15_bw="8" op_16_bw="16" op_17_bw="8" op_18_bw="16" op_19_bw="8" op_20_bw="16" op_21_bw="8" op_22_bw="16" op_23_bw="8" op_24_bw="16" op_25_bw="8" op_26_bw="16" op_27_bw="8" op_28_bw="16" op_29_bw="8" op_30_bw="16" op_31_bw="8" op_32_bw="16" op_33_bw="8" op_34_bw="16" op_35_bw="8" op_36_bw="16" op_37_bw="8" op_38_bw="16" op_39_bw="8" op_40_bw="16" op_41_bw="8" op_42_bw="16" op_43_bw="8" op_44_bw="16" op_45_bw="8" op_46_bw="16" op_47_bw="8" op_48_bw="16" op_49_bw="8" op_50_bw="16" op_51_bw="8" op_52_bw="16" op_53_bw="8" op_54_bw="16" op_55_bw="8" op_56_bw="16" op_57_bw="8" op_58_bw="16" op_59_bw="8" op_60_bw="16" op_61_bw="8" op_62_bw="16" op_63_bw="8" op_64_bw="16" op_65_bw="8" op_66_bw="16" op_67_bw="8" op_68_bw="16" op_69_bw="8" op_70_bw="16" op_71_bw="8" op_72_bw="16" op_73_bw="8" op_74_bw="16" op_75_bw="8" op_76_bw="16" op_77_bw="8" op_78_bw="16" op_79_bw="8" op_80_bw="16" op_81_bw="8" op_82_bw="16" op_83_bw="8" op_84_bw="16" op_85_bw="8" op_86_bw="16" op_87_bw="16" op_88_bw="8">
<![CDATA[
entry:81 %a_41 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.43i16.i16.i8, i8 96, i16 %data_100_val_read, i8 97, i16 %data_101_val_read, i8 98, i16 %data_102_val_read, i8 99, i16 %data_103_val_read, i8 100, i16 %data_104_val_read, i8 101, i16 %data_105_val_read, i8 102, i16 %data_106_val_read, i8 103, i16 %data_107_val_read, i8 104, i16 %data_108_val_read, i8 105, i16 %data_109_val_read, i8 106, i16 %data_110_val_read, i8 107, i16 %data_111_val_read, i8 108, i16 %data_112_val_read, i8 109, i16 %data_113_val_read, i8 110, i16 %data_114_val_read, i8 111, i16 %data_115_val_read, i8 112, i16 %data_116_val_read, i8 113, i16 %data_117_val_read, i8 114, i16 %data_118_val_read, i8 115, i16 %data_119_val_read, i8 116, i16 %data_120_val_read, i8 117, i16 %data_121_val_read, i8 118, i16 %data_122_val_read, i8 119, i16 %data_123_val_read, i8 120, i16 %data_124_val_read, i8 121, i16 %data_125_val_read, i8 122, i16 %data_126_val_read, i8 123, i16 %data_127_val_read, i8 124, i16 %data_128_val_read, i8 125, i16 %data_129_val_read, i8 126, i16 %data_130_val_read, i8 127, i16 %data_131_val_read, i8 128, i16 %data_132_val_read, i8 129, i16 %data_133_val_read, i8 130, i16 %data_134_val_read, i8 131, i16 %data_135_val_read, i8 132, i16 %data_136_val_read, i8 133, i16 %data_137_val_read, i8 134, i16 %data_138_val_read, i8 135, i16 %data_139_val_read, i8 136, i16 %data_140_val_read, i8 137, i16 %data_141_val_read, i8 138, i16 %data_142_val_read, i16 0, i8 %idx_read

]]></Node>
<StgValue><ssdm name="a_41"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="24" op_0_bw="16">
<![CDATA[
entry:82 %sext_ln70_2 = sext i16 %a_41

]]></Node>
<StgValue><ssdm name="sext_ln70_2"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="26" op_0_bw="16">
<![CDATA[
entry:83 %sext_ln42_4 = sext i16 %a_41

]]></Node>
<StgValue><ssdm name="sext_ln42_4"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:84 %mul_ln42_121 = mul i26 %sext_ln42_4, i26 1232

]]></Node>
<StgValue><ssdm name="mul_ln42_121"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:85 %trunc_ln42_129 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln42_121, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="trunc_ln42_129"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:86 %mul_ln73_2 = mul i24 %sext_ln70_2, i24 86

]]></Node>
<StgValue><ssdm name="mul_ln73_2"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="14" op_0_bw="14" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:87 %trunc_ln42_130 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %mul_ln73_2, i32 10, i32 23

]]></Node>
<StgValue><ssdm name="trunc_ln42_130"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="15" op_0_bw="14">
<![CDATA[
entry:88 %trunc_ln42_130_cast = sext i14 %trunc_ln42_130

]]></Node>
<StgValue><ssdm name="trunc_ln42_130_cast"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="16" op_3_bw="8" op_4_bw="16" op_5_bw="8" op_6_bw="16" op_7_bw="8" op_8_bw="16" op_9_bw="8" op_10_bw="16" op_11_bw="8" op_12_bw="16" op_13_bw="8" op_14_bw="16" op_15_bw="8" op_16_bw="16" op_17_bw="8" op_18_bw="16" op_19_bw="8" op_20_bw="16" op_21_bw="8" op_22_bw="16" op_23_bw="8" op_24_bw="16" op_25_bw="8" op_26_bw="16" op_27_bw="8" op_28_bw="16" op_29_bw="8" op_30_bw="16" op_31_bw="8" op_32_bw="16" op_33_bw="8" op_34_bw="16" op_35_bw="8" op_36_bw="16" op_37_bw="8" op_38_bw="16" op_39_bw="8" op_40_bw="16" op_41_bw="8" op_42_bw="16" op_43_bw="8" op_44_bw="16" op_45_bw="8" op_46_bw="16" op_47_bw="8" op_48_bw="16" op_49_bw="8" op_50_bw="16" op_51_bw="8" op_52_bw="16" op_53_bw="8" op_54_bw="16" op_55_bw="8" op_56_bw="16" op_57_bw="8" op_58_bw="16" op_59_bw="8" op_60_bw="16" op_61_bw="8" op_62_bw="16" op_63_bw="8" op_64_bw="16" op_65_bw="8" op_66_bw="16" op_67_bw="8" op_68_bw="16" op_69_bw="8" op_70_bw="16" op_71_bw="8" op_72_bw="16" op_73_bw="8" op_74_bw="16" op_75_bw="8" op_76_bw="16" op_77_bw="8" op_78_bw="16" op_79_bw="8" op_80_bw="16" op_81_bw="8" op_82_bw="16" op_83_bw="8" op_84_bw="16" op_85_bw="8" op_86_bw="16" op_87_bw="16" op_88_bw="8">
<![CDATA[
entry:89 %a_42 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.43i16.i16.i8, i8 96, i16 %data_101_val_read, i8 97, i16 %data_102_val_read, i8 98, i16 %data_103_val_read, i8 99, i16 %data_104_val_read, i8 100, i16 %data_105_val_read, i8 101, i16 %data_106_val_read, i8 102, i16 %data_107_val_read, i8 103, i16 %data_108_val_read, i8 104, i16 %data_109_val_read, i8 105, i16 %data_110_val_read, i8 106, i16 %data_111_val_read, i8 107, i16 %data_112_val_read, i8 108, i16 %data_113_val_read, i8 109, i16 %data_114_val_read, i8 110, i16 %data_115_val_read, i8 111, i16 %data_116_val_read, i8 112, i16 %data_117_val_read, i8 113, i16 %data_118_val_read, i8 114, i16 %data_119_val_read, i8 115, i16 %data_120_val_read, i8 116, i16 %data_121_val_read, i8 117, i16 %data_122_val_read, i8 118, i16 %data_123_val_read, i8 119, i16 %data_124_val_read, i8 120, i16 %data_125_val_read, i8 121, i16 %data_126_val_read, i8 122, i16 %data_127_val_read, i8 123, i16 %data_128_val_read, i8 124, i16 %data_129_val_read, i8 125, i16 %data_130_val_read, i8 126, i16 %data_131_val_read, i8 127, i16 %data_132_val_read, i8 128, i16 %data_133_val_read, i8 129, i16 %data_134_val_read, i8 130, i16 %data_135_val_read, i8 131, i16 %data_136_val_read, i8 132, i16 %data_137_val_read, i8 133, i16 %data_138_val_read, i8 134, i16 %data_139_val_read, i8 135, i16 %data_140_val_read, i8 136, i16 %data_141_val_read, i8 137, i16 %data_142_val_read, i8 138, i16 %data_143_val_read, i16 0, i8 %idx_read

]]></Node>
<StgValue><ssdm name="a_42"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="19" op_0_bw="16">
<![CDATA[
entry:90 %sext_ln70_3 = sext i16 %a_42

]]></Node>
<StgValue><ssdm name="sext_ln70_3"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="26" op_0_bw="16">
<![CDATA[
entry:91 %sext_ln42_6 = sext i16 %a_42

]]></Node>
<StgValue><ssdm name="sext_ln42_6"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:92 %mul_ln42_122 = mul i26 %sext_ln42_6, i26 67107635

]]></Node>
<StgValue><ssdm name="mul_ln42_122"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:93 %trunc_ln42_131 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln42_122, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="trunc_ln42_131"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="18" op_0_bw="18" op_1_bw="16" op_2_bw="2">
<![CDATA[
entry:94 %shl_ln73_2 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_42, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln73_2"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="19" op_0_bw="18">
<![CDATA[
entry:95 %sext_ln73_166 = sext i18 %shl_ln73_2

]]></Node>
<StgValue><ssdm name="sext_ln73_166"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
entry:96 %sub_ln73 = sub i19 0, i19 %sext_ln73_166

]]></Node>
<StgValue><ssdm name="sub_ln73"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
entry:97 %sub_ln73_1 = sub i19 %sub_ln73, i19 %sext_ln70_3

]]></Node>
<StgValue><ssdm name="sub_ln73_1"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="9" op_0_bw="9" op_1_bw="19" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:98 %trunc_ln42_132 = partselect i9 @_ssdm_op_PartSelect.i9.i19.i32.i32, i19 %sub_ln73_1, i32 10, i32 18

]]></Node>
<StgValue><ssdm name="trunc_ln42_132"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="15" op_0_bw="9">
<![CDATA[
entry:99 %sext_ln58 = sext i9 %trunc_ln42_132

]]></Node>
<StgValue><ssdm name="sext_ln58"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:100 %add_ln58 = add i16 %sext_ln42_1, i16 %trunc_ln42_125

]]></Node>
<StgValue><ssdm name="add_ln58"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:101 %add_ln58_96 = add i16 %add_ln58, i16 %trunc_ln42_123

]]></Node>
<StgValue><ssdm name="add_ln58_96"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:102 %add_ln58_97 = add i16 %trunc_ln42_129, i16 %trunc_ln42_131

]]></Node>
<StgValue><ssdm name="add_ln58_97"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:103 %add_ln58_98 = add i16 %add_ln58_97, i16 %trunc_ln42_127

]]></Node>
<StgValue><ssdm name="add_ln58_98"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:104 %add_ln58_99 = add i16 %add_ln58_98, i16 %add_ln58_96

]]></Node>
<StgValue><ssdm name="add_ln58_99"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:105 %add_ln58_100 = add i16 %trunc_ln42_s, i16 %trunc_ln42_126

]]></Node>
<StgValue><ssdm name="add_ln58_100"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry:107 %add_ln58_102 = add i15 %trunc_ln42_130_cast, i15 %sext_ln58

]]></Node>
<StgValue><ssdm name="add_ln58_102"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="16" op_0_bw="15">
<![CDATA[
entry:108 %sext_ln58_1 = sext i15 %add_ln58_102

]]></Node>
<StgValue><ssdm name="sext_ln58_1"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:109 %add_ln58_103 = add i16 %sext_ln58_1, i16 %trunc_ln42_128

]]></Node>
<StgValue><ssdm name="add_ln58_103"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="107" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
entry:0 %specpipeline_ln13 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln13"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
entry:1 %specresourcelimit_ln33 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 12, void @empty_1, void @empty_0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specresourcelimit_ln33"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="26" op_0_bw="16">
<![CDATA[
entry:60 %sext_ln70_1 = sext i16 %a_38

]]></Node>
<StgValue><ssdm name="sext_ln70_1"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:67 %mul_ln73_1 = mul i26 %sext_ln70_1, i26 265

]]></Node>
<StgValue><ssdm name="mul_ln73_1"/></StgValue>
</operation>

<operation id="111" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:68 %trunc_ln42_124 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln73_1, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="trunc_ln42_124"/></StgValue>
</operation>

<operation id="112" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:106 %add_ln58_101 = add i16 %add_ln58_100, i16 %trunc_ln42_124

]]></Node>
<StgValue><ssdm name="add_ln58_101"/></StgValue>
</operation>

<operation id="113" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:110 %add_ln58_104 = add i16 %add_ln58_103, i16 %add_ln58_101

]]></Node>
<StgValue><ssdm name="add_ln58_104"/></StgValue>
</operation>

<operation id="114" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="32" op_1_bw="16">
<![CDATA[
entry:111 %mrv = insertvalue i32 <undef>, i16 %add_ln58_99

]]></Node>
<StgValue><ssdm name="mrv"/></StgValue>
</operation>

<operation id="115" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="32" op_1_bw="16">
<![CDATA[
entry:112 %mrv_1 = insertvalue i32 %mrv, i16 %add_ln58_104

]]></Node>
<StgValue><ssdm name="mrv_1"/></StgValue>
</operation>

<operation id="116" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="32">
<![CDATA[
entry:113 %ret_ln68 = ret i32 %mrv_1

]]></Node>
<StgValue><ssdm name="ret_ln68"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
