$date
    Mon Jul 30 15:01:14 2018
$end
$version
    GPLCVER_2.12a of 05/16/07
$end
$timescale
    100 fs
$end
$scope module tb_basic_ndro $end
$var reg       1 !    clk $end
$var wire       1 "    out $end
$var reg       1 #    reset $end
$var reg       1 $    set $end
$scope module DUT $end
$var wire       1 %    clk $end
$var reg       1 &    internal_out $end
$var wire       1 '    internal_state_0 $end
$var wire       1 (    internal_state_1 $end
$var wire       1 )    out $end
$var wire       1 *    reset $end
$var wire       1 +    set $end
$var integer      32 ,    state [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
x"
0#
0$
0%
0&
z'
z(
x)
0*
0+
b0 ,
$end
#70
0"
0)
#200
b1 ,
1+
1$
#300
0+
0$
#400
b0 ,
1*
1#
#500
0*
0#
#600
1%
1!
#700
