

        *** GPGPU-Sim Simulator Version 3.2.2  [build gpgpu-sim_git-commit-ddd8790408a74e19f7f394289980b70d79dab717_modified_0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N:L,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N:L,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:4,L:L:m:N:H,A:32:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_rfc_slots                        8 # Shader Register File Cache per-warp register capacity (default=6)
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:8,L:B:m:W:L,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_gtx480.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:700.0:700.0:924.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                    0 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:924000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000108225108225
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
53fd4f16359c6acfadd8d03d62702d10  /home/min/a/tpritche/Courses/ECE_695_GPU/Assignments/HW2/GPGPU-Sim/benchmarks/bfs/BFS
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=bfs.cu
self exe links to: /home/min/a/tpritche/Courses/ECE_695_GPU/Assignments/HW2/GPGPU-Sim/benchmarks/bfs/BFS
Running md5sum using "md5sum /home/min/a/tpritche/Courses/ECE_695_GPU/Assignments/HW2/GPGPU-Sim/benchmarks/bfs/BFS "
Parsing file _cuobjdump_complete_output_FtIUWE
######### cuobjdump parser ########
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_30
Adding identifier: bfs.cu
## Adding new section ELF
Adding arch: sm_30
Adding identifier: bfs.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_2.ptx
Adding arch: sm_13
Adding identifier: bfs.cu
## Adding new section ELF
Adding arch: sm_13
Adding identifier: bfs.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: bfs.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_3.ptx
Adding arch: sm_20
Adding identifier: bfs.cu
## Adding new section ELF
Adding arch: sm_10
Adding identifier: bfs.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_4.ptx
Adding arch: sm_10
Adding identifier: bfs.cu
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z6KernelP4NodePiPbS2_S1_S2_i : hostFun 0x0x403f40, fat_cubin_handle = 1
GPGPU-Sim PTX: instruction assembly for function '_Z6KernelP4NodePiPbS2_S1_S2_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: Finding dominators for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: reconvergence points for _Z6KernelP4NodePiPbS2_S1_S2_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x090 (_1.ptx:52) @%p1 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x208 (_1.ptx:133) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x0d0 (_1.ptx:65) @%p2 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x208 (_1.ptx:133) ret;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x130 (_1.ptx:85) @%p3 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x208 (_1.ptx:133) ret;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x190 (_1.ptx:107) @%p4 bra BB0_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d8 (_1.ptx:123) add.s32 %r29, %r29, 1;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x200 (_1.ptx:129) @%p5 bra BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x208 (_1.ptx:133) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z6KernelP4NodePiPbS2_S1_S2_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S1_S2_i'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_3.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_iArROi"
Running: cat _ptx_iArROi | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_XxnaJW
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_XxnaJW --output-file  /dev/null 2> _ptx_iArROiinfo"
GPGPU-Sim PTX: Kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' : regs=15, lmem=0, smem=0, cmem=84
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_iArROi _ptx2_XxnaJW _ptx_iArROiinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
Reading File
Input file: graph4096.txt
Read File
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 0
gpu_tot_sim_insn = 0
gpu_tot_ipc =         -nan
gpu_tot_issued_cta = 0
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=0

========= Core RFC stats =========
	Total RFC Accesses     = 0
	Total RFC Misses       = 0
	Total RFC Read Misses  = 0
	Total RFC Write Misses = 0
	Total RFC Evictions    = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 0
gpgpu_n_tot_w_icount = 0
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
maxmrqlatency = 0 
maxdqlatency = 0 
maxmflatency = 0 
max_icnt2mem_latency = 0 
max_icnt2sh_latency = 0 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=0
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (1 samples)
	minimum = nan (1 samples)
	maximum = -nan (1 samples)
Network latency average = -nan (1 samples)
	minimum = nan (1 samples)
	maximum = -nan (1 samples)
Flit latency average = -nan (1 samples)
	minimum = nan (1 samples)
	maximum = -nan (1 samples)
Fragmentation average = -nan (1 samples)
	minimum = nan (1 samples)
	maximum = -nan (1 samples)
Injected packet rate average = -nan (1 samples)
	minimum = -nan (1 samples)
	maximum = -nan (1 samples)
Accepted packet rate average = -nan (1 samples)
	minimum = -nan (1 samples)
	maximum = -nan (1 samples)
Injected flit rate average = -nan (1 samples)
	minimum = -nan (1 samples)
	maximum = -nan (1 samples)
Accepted flit rate average = -nan (1 samples)
	minimum = -nan (1 samples)
	maximum = -nan (1 samples)
Injected packet size average = -nan (1 samples)
Accepted packet size average = -nan (1 samples)
Hops average = -nan (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 0
gpu_tot_sim_insn = 0
gpu_tot_ipc =         -nan
gpu_tot_issued_cta = 0
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=0

========= Core RFC stats =========
	Total RFC Accesses     = 0
	Total RFC Misses       = 0
	Total RFC Read Misses  = 0
	Total RFC Write Misses = 0
	Total RFC Evictions    = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 0
gpgpu_n_tot_w_icount = 0
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
maxmrqlatency = 0 
maxdqlatency = 0 
maxmflatency = 0 
max_icnt2mem_latency = 0 
max_icnt2sh_latency = 0 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=0
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (2 samples)
	minimum = nan (2 samples)
	maximum = -nan (2 samples)
Network latency average = -nan (2 samples)
	minimum = nan (2 samples)
	maximum = -nan (2 samples)
Flit latency average = -nan (2 samples)
	minimum = nan (2 samples)
	maximum = -nan (2 samples)
Fragmentation average = -nan (2 samples)
	minimum = nan (2 samples)
	maximum = -nan (2 samples)
Injected packet rate average = -nan (2 samples)
	minimum = -nan (2 samples)
	maximum = -nan (2 samples)
Accepted packet rate average = -nan (2 samples)
	minimum = -nan (2 samples)
	maximum = -nan (2 samples)
Injected flit rate average = -nan (2 samples)
	minimum = -nan (2 samples)
	maximum = -nan (2 samples)
Accepted flit rate average = -nan (2 samples)
	minimum = -nan (2 samples)
	maximum = -nan (2 samples)
Injected packet size average = -nan (2 samples)
Accepted packet size average = -nan (2 samples)
Hops average = -nan (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 0
gpu_tot_sim_insn = 0
gpu_tot_ipc =         -nan
gpu_tot_issued_cta = 0
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=0

========= Core RFC stats =========
	Total RFC Accesses     = 0
	Total RFC Misses       = 0
	Total RFC Read Misses  = 0
	Total RFC Write Misses = 0
	Total RFC Evictions    = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 0
gpgpu_n_tot_w_icount = 0
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
maxmrqlatency = 0 
maxdqlatency = 0 
maxmflatency = 0 
max_icnt2mem_latency = 0 
max_icnt2sh_latency = 0 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=0
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (3 samples)
	minimum = nan (3 samples)
	maximum = -nan (3 samples)
Network latency average = -nan (3 samples)
	minimum = nan (3 samples)
	maximum = -nan (3 samples)
Flit latency average = -nan (3 samples)
	minimum = nan (3 samples)
	maximum = -nan (3 samples)
Fragmentation average = -nan (3 samples)
	minimum = nan (3 samples)
	maximum = -nan (3 samples)
Injected packet rate average = -nan (3 samples)
	minimum = -nan (3 samples)
	maximum = -nan (3 samples)
Accepted packet rate average = -nan (3 samples)
	minimum = -nan (3 samples)
	maximum = -nan (3 samples)
Injected flit rate average = -nan (3 samples)
	minimum = -nan (3 samples)
	maximum = -nan (3 samples)
Accepted flit rate average = -nan (3 samples)
	minimum = -nan (3 samples)
	maximum = -nan (3 samples)
Injected packet size average = -nan (3 samples)
Accepted packet size average = -nan (3 samples)
Hops average = -nan (3 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 0
gpu_tot_sim_insn = 0
gpu_tot_ipc =         -nan
gpu_tot_issued_cta = 0
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=0

========= Core RFC stats =========
	Total RFC Accesses     = 0
	Total RFC Misses       = 0
	Total RFC Read Misses  = 0
	Total RFC Write Misses = 0
	Total RFC Evictions    = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 0
gpgpu_n_tot_w_icount = 0
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
maxmrqlatency = 0 
maxdqlatency = 0 
maxmflatency = 0 
max_icnt2mem_latency = 0 
max_icnt2sh_latency = 0 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=0
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (4 samples)
	minimum = nan (4 samples)
	maximum = -nan (4 samples)
Network latency average = -nan (4 samples)
	minimum = nan (4 samples)
	maximum = -nan (4 samples)
Flit latency average = -nan (4 samples)
	minimum = nan (4 samples)
	maximum = -nan (4 samples)
Fragmentation average = -nan (4 samples)
	minimum = nan (4 samples)
	maximum = -nan (4 samples)
Injected packet rate average = -nan (4 samples)
	minimum = -nan (4 samples)
	maximum = -nan (4 samples)
Accepted packet rate average = -nan (4 samples)
	minimum = -nan (4 samples)
	maximum = -nan (4 samples)
Injected flit rate average = -nan (4 samples)
	minimum = -nan (4 samples)
	maximum = -nan (4 samples)
Accepted flit rate average = -nan (4 samples)
	minimum = -nan (4 samples)
	maximum = -nan (4 samples)
Injected packet size average = -nan (4 samples)
Accepted packet size average = -nan (4 samples)
Hops average = -nan (4 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
Copied Everything to GPU memory
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 0
gpu_tot_sim_insn = 0
gpu_tot_ipc =         -nan
gpu_tot_issued_cta = 0
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=0

========= Core RFC stats =========
	Total RFC Accesses     = 0
	Total RFC Misses       = 0
	Total RFC Read Misses  = 0
	Total RFC Write Misses = 0
	Total RFC Evictions    = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 0
gpgpu_n_tot_w_icount = 0
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
maxmrqlatency = 0 
maxdqlatency = 0 
maxmflatency = 0 
max_icnt2mem_latency = 0 
max_icnt2sh_latency = 0 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=0
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (5 samples)
	minimum = nan (5 samples)
	maximum = -nan (5 samples)
Network latency average = -nan (5 samples)
	minimum = nan (5 samples)
	maximum = -nan (5 samples)
Flit latency average = -nan (5 samples)
	minimum = nan (5 samples)
	maximum = -nan (5 samples)
Fragmentation average = -nan (5 samples)
	minimum = nan (5 samples)
	maximum = -nan (5 samples)
Injected packet rate average = -nan (5 samples)
	minimum = -nan (5 samples)
	maximum = -nan (5 samples)
Accepted packet rate average = -nan (5 samples)
	minimum = -nan (5 samples)
	maximum = -nan (5 samples)
Injected flit rate average = -nan (5 samples)
	minimum = -nan (5 samples)
	maximum = -nan (5 samples)
Accepted flit rate average = -nan (5 samples)
	minimum = -nan (5 samples)
	maximum = -nan (5 samples)
Injected packet size average = -nan (5 samples)
Accepted packet size average = -nan (5 samples)
Hops average = -nan (5 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------

GPGPU-Sim PTX: cudaLaunch for 0x0x403f40 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (16,1,1) blockDim = (256,1,1) 
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 0
gpu_tot_sim_insn = 0
gpu_tot_ipc =         -nan
gpu_tot_issued_cta = 0
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=0

========= Core RFC stats =========
	Total RFC Accesses     = 0
	Total RFC Misses       = 0
	Total RFC Read Misses  = 0
	Total RFC Write Misses = 0
	Total RFC Evictions    = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 0
gpgpu_n_tot_w_icount = 0
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
maxmrqlatency = 0 
maxdqlatency = 0 
maxmflatency = 0 
max_icnt2mem_latency = 0 
max_icnt2sh_latency = 0 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=0
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (6 samples)
	minimum = nan (6 samples)
	maximum = -nan (6 samples)
Network latency average = -nan (6 samples)
	minimum = nan (6 samples)
	maximum = -nan (6 samples)
Flit latency average = -nan (6 samples)
	minimum = nan (6 samples)
	maximum = -nan (6 samples)
Fragmentation average = -nan (6 samples)
	minimum = nan (6 samples)
	maximum = -nan (6 samples)
Injected packet rate average = -nan (6 samples)
	minimum = -nan (6 samples)
	maximum = -nan (6 samples)
Accepted packet rate average = -nan (6 samples)
	minimum = -nan (6 samples)
	maximum = -nan (6 samples)
Injected flit rate average = -nan (6 samples)
	minimum = -nan (6 samples)
	maximum = -nan (6 samples)
Accepted flit rate average = -nan (6 samples)
	minimum = -nan (6 samples)
	maximum = -nan (6 samples)
Injected packet size average = -nan (6 samples)
Accepted packet size average = -nan (6 samples)
Hops average = -nan (6 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: CTA/core = 6, limited by: threads
GPGPU-Sim uArch: core:  1, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,0)
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,0)
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,0)
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,0)
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,0)
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,0)
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,0)
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,0)
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,0)
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,0)
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,0)
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,0)
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,0)
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,0)
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,0)
GPGPU-Sim uArch: core:  1, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,0)
GPGPU-Sim uArch: cycles simulated: 500  inst.: 0 (ipc= 0.0) sim_rate=0 (inst/sec) elapsed = 0:0:00:07 / Thu Apr 12 15:17:29 2018
GPGPU-Sim PTX: 100000 instructions simulated : ctaid=(5,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1467,0), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (last released kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1473,0), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (last released kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1479,0), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (last released kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1485,0), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (last released kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1491,0), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (last released kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1497,0), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (last released kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 1500  inst.: 108164 (ipc=72.1) sim_rate=13520 (inst/sec) elapsed = 0:0:00:08 / Thu Apr 12 15:17:30 2018
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1509,0), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (last released kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1510,0), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1515,0), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (last released kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1521,0), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (last released kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1527,0), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (last released kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1533,0), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (last released kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1539,0), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (last released kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1545,0), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (last released kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1551,0), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (last released kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (6647,0), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (last released kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 1.
Destroy streams for kernel 1: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 1 
gpu_sim_cycle = 6648
gpu_sim_insn = 110833
gpu_ipc =      16.6716
gpu_tot_sim_cycle = 6648
gpu_tot_sim_insn = 110833
gpu_tot_ipc =      16.6716
gpu_tot_issued_cta = 16
max_total_param_size = 0
gpu_stall_dramfull = 362
gpu_stall_icnt2sh    = 208
gpu_total_sim_rate=13854

========= Core RFC stats =========
	Total RFC Accesses     = 5691
	Total RFC Misses       = 2529
	Total RFC Read Misses  = 686
	Total RFC Write Misses = 1843
	Total RFC Evictions    = 1907

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2055
	L1I_total_cache_misses = 385
	L1I_total_cache_miss_rate = 0.1873
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[1]: Access = 100, Miss = 46, Miss_rate = 0.460, Pending_hits = 13, Reservation_fails = 0
	L1D_cache_core[2]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[3]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[4]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[5]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[6]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[7]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[8]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[9]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[10]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[11]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[12]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[13]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[14]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 6, Reservation_fails = 0
	L1D_total_cache_accesses = 212
	L1D_total_cache_misses = 74
	L1D_total_cache_miss_rate = 0.3491
	L1D_total_cache_pending_hits = 97
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.002
L1C_cache:
	L1C_total_cache_accesses = 896
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.5357
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3420
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 38
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 97
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 45
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 416
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3420
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 29
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1670
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 385
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
28, 28, 28, 28, 28, 28, 28, 28, 
gpgpu_n_tot_thrd_icount = 122816
gpgpu_n_tot_w_icount = 3838
gpgpu_n_stall_shd_mem = 3420
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 45
gpgpu_n_mem_write_global = 32
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 4148
gpgpu_n_store_insn = 32
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 28672
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3420
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3420
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4093	W0_Idle:31142	W0_Scoreboard:16515	W1:254	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:3584
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 360 {8:45,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1280 {40:32,}
traffic_breakdown_coretomem[INST_ACC_R] = 376 {8:47,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 6120 {136:45,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 256 {8:32,}
traffic_breakdown_memtocore[INST_ACC_R] = 6392 {136:47,}
maxmrqlatency = 9 
maxdqlatency = 0 
maxmflatency = 278 
averagemflatency = 237 
max_icnt2mem_latency = 36 
max_icnt2sh_latency = 6647 
mrq_lat_table:57 	0 	7 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	38 	54 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	128 	8 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	44 	16 	0 	0 	0 	0 	0 	2 	9 	21 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	7 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       962         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1485         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1418         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000      -nan      -nan      -nan       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  2.000000      -nan      -nan      -nan       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  1.000000       inf      -nan      -nan       inf       inf      -nan       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 75/6 = 12.500000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         4         0         0         0         4         4         0         0         0         0         0         0         0         0         0         0 
dram[1]:         2         0         0         0         3         3         2         1         0         0         0         0         0         0         0         0 
dram[2]:         1         1         0         0         4         5         0         1         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         4         6         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         4         5         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         3         4         2         0         0         0         0         0         0         0         0         0 
total reads: 63
min_bank_accesses = 0!
chip skew: 12/9 = 1.33
number of total write accesses:
dram[0]:         0         0         0         0         1         1         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         1         1         2         1         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         1         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         1         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         1         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0 
total reads: 12
min_bank_accesses = 0!
chip skew: 5/1 = 5.00
average mf latency per bank:
dram[0]:       1044    none      none      none         236       208    none      none      none      none      none      none      none      none      none      none  
dram[1]:          0    none      none      none         231       196       124       125    none      none      none      none      none      none      none      none  
dram[2]:          0       268    none      none         299       320    none         765    none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none         208       262    none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none         299       267    none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none         359       301       124    none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        278         0         0         0       269       270         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0       270       270       252       251         0         0         0         0         0         0         0         0
dram[2]:          0       268         0         0       270       274         0       252         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0       270       270         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0       270       270         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0       270       270       252         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8775 n_nop=8740 n_act=6 n_pre=3 n_req=14 n_rd=24 n_write=2 bw_util=0.005926
n_activity=358 dram_eff=0.1453
bk0: 8a 8675i bk1: 0a 8772i bk2: 0a 8775i bk3: 0a 8775i bk4: 8a 8734i bk5: 8a 8732i bk6: 0a 8772i bk7: 0a 8773i bk8: 0a 8775i bk9: 0a 8775i bk10: 0a 8776i bk11: 0a 8776i bk12: 0a 8776i bk13: 0a 8776i bk14: 0a 8776i bk15: 0a 8776i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00239316
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents
MSHR: tag=0xc0022300, atomic=0 1 entries : 0x7ff3a894bcd0 :  mf: uid=  6595, sid01:w00, part=1, addr=0xc0022300, load , size=32, unknown  status = IN_PARTITION_DRAM (6644), 

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8775 n_nop=8743 n_act=5 n_pre=0 n_req=16 n_rd=22 n_write=5 bw_util=0.006154
n_activity=286 dram_eff=0.1888
bk0: 4a 8755i bk1: 0a 8775i bk2: 0a 8776i bk3: 0a 8777i bk4: 6a 8740i bk5: 6a 8738i bk6: 4a 8736i bk7: 2a 8750i bk8: 0a 8772i bk9: 0a 8773i bk10: 0a 8774i bk11: 0a 8774i bk12: 0a 8775i bk13: 0a 8776i bk14: 0a 8776i bk15: 0a 8776i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00387464
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8775 n_nop=8745 n_act=5 n_pre=0 n_req=13 n_rd=24 n_write=1 bw_util=0.005698
n_activity=234 dram_eff=0.2137
bk0: 2a 8759i bk1: 2a 8759i bk2: 0a 8775i bk3: 0a 8777i bk4: 8a 8745i bk5: 10a 8728i bk6: 0a 8773i bk7: 2a 8751i bk8: 0a 8773i bk9: 0a 8773i bk10: 0a 8774i bk11: 0a 8775i bk12: 0a 8775i bk13: 0a 8776i bk14: 0a 8776i bk15: 0a 8776i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00273504
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8775 n_nop=8752 n_act=2 n_pre=0 n_req=11 n_rd=20 n_write=1 bw_util=0.004786
n_activity=172 dram_eff=0.2442
bk0: 0a 8775i bk1: 0a 8776i bk2: 0a 8777i bk3: 0a 8777i bk4: 8a 8735i bk5: 12a 8735i bk6: 0a 8773i bk7: 0a 8773i bk8: 0a 8774i bk9: 0a 8774i bk10: 0a 8774i bk11: 0a 8775i bk12: 0a 8775i bk13: 0a 8775i bk14: 0a 8775i bk15: 0a 8775i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00250712
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8775 n_nop=8754 n_act=2 n_pre=0 n_req=10 n_rd=18 n_write=1 bw_util=0.00433
n_activity=141 dram_eff=0.2695
bk0: 0a 8776i bk1: 0a 8777i bk2: 0a 8777i bk3: 0a 8777i bk4: 8a 8746i bk5: 10a 8726i bk6: 0a 8773i bk7: 0a 8773i bk8: 0a 8773i bk9: 0a 8773i bk10: 0a 8774i bk11: 0a 8775i bk12: 0a 8775i bk13: 0a 8775i bk14: 0a 8775i bk15: 0a 8775i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0039886
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8775 n_nop=8752 n_act=3 n_pre=0 n_req=11 n_rd=18 n_write=2 bw_util=0.004558
n_activity=177 dram_eff=0.226
bk0: 0a 8776i bk1: 0a 8777i bk2: 0a 8777i bk3: 0a 8777i bk4: 6a 8750i bk5: 8a 8745i bk6: 4a 8736i bk7: 0a 8773i bk8: 0a 8773i bk9: 0a 8773i bk10: 0a 8774i bk11: 0a 8775i bk12: 0a 8775i bk13: 0a 8775i bk14: 0a 8775i bk15: 0a 8775i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00319088

========= L2 cache stats =========
L2_cache_bank[0]: Access = 51, Miss = 8, Miss_rate = 0.157, Pending_hits = 9, Reservation_fails = 338
L2_cache_bank[1]: Access = 4, Miss = 4, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 8, Miss = 7, Miss_rate = 0.875, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 4, Miss = 4, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 20, Miss = 5, Miss_rate = 0.250, Pending_hits = 3, Reservation_fails = 101
L2_cache_bank[5]: Access = 18, Miss = 7, Miss_rate = 0.389, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 4, Miss = 4, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 6, Miss = 6, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 5, Miss = 4, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 7, Miss = 5, Miss_rate = 0.714, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 7, Miss = 5, Miss_rate = 0.714, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 5, Miss = 4, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 139
L2_total_cache_misses = 63
L2_total_cache_miss_rate = 0.4532
L2_total_cache_pending_hits = 12
L2_total_cache_reservation_fails = 439
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 45
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 20
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 12
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 33
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 5
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 330
L2_cache_data_port_util = 0.002
L2_cache_fill_port_util = 0.003

icnt_total_pkts_mem_to_simt=537
icnt_total_pkts_simt_to_mem=171
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 10.446
	minimum = 6
	maximum = 34
Network latency average = 9.34173
	minimum = 6
	maximum = 34
Slowest packet = 14
Flit latency average = 7.98446
	minimum = 6
	maximum = 34
Slowest flit = 14
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00154878
	minimum = 0.000601685 (at node 16)
	maximum = 0.00827316 (at node 1)
Accepted packet rate average = 0.00154878
	minimum = 0.000601685 (at node 16)
	maximum = 0.00827316 (at node 1)
Injected flit rate average = 0.00394438
	minimum = 0.000902527 (at node 0)
	maximum = 0.0326414 (at node 15)
Accepted flit rate average= 0.00394438
	minimum = 0.000752106 (at node 16)
	maximum = 0.0218111 (at node 1)
Injected packet length average = 2.54676
Accepted packet length average = 2.54676
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (7 samples)
	minimum = nan (7 samples)
	maximum = -nan (7 samples)
Network latency average = -nan (7 samples)
	minimum = nan (7 samples)
	maximum = -nan (7 samples)
Flit latency average = -nan (7 samples)
	minimum = nan (7 samples)
	maximum = -nan (7 samples)
Fragmentation average = -nan (7 samples)
	minimum = nan (7 samples)
	maximum = -nan (7 samples)
Injected packet rate average = -nan (7 samples)
	minimum = -nan (7 samples)
	maximum = -nan (7 samples)
Accepted packet rate average = -nan (7 samples)
	minimum = -nan (7 samples)
	maximum = -nan (7 samples)
Injected flit rate average = -nan (7 samples)
	minimum = -nan (7 samples)
	maximum = -nan (7 samples)
Accepted flit rate average = -nan (7 samples)
	minimum = -nan (7 samples)
	maximum = -nan (7 samples)
Injected packet size average = -nan (7 samples)
Accepted packet size average = -nan (7 samples)
Hops average = -nan (7 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 8 sec (8 sec)
gpgpu_simulation_rate = 13854 (inst/sec)
gpgpu_simulation_rate = 831 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 6648
gpu_tot_sim_insn = 110833
gpu_tot_ipc =      16.6716
gpu_tot_issued_cta = 16
max_total_param_size = 0
gpu_stall_dramfull = 362
gpu_stall_icnt2sh    = 208
gpu_total_sim_rate=13854

========= Core RFC stats =========
	Total RFC Accesses     = 5691
	Total RFC Misses       = 2529
	Total RFC Read Misses  = 686
	Total RFC Write Misses = 1843
	Total RFC Evictions    = 1907

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2055
	L1I_total_cache_misses = 385
	L1I_total_cache_miss_rate = 0.1873
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[1]: Access = 100, Miss = 46, Miss_rate = 0.460, Pending_hits = 13, Reservation_fails = 0
	L1D_cache_core[2]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[3]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[4]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[5]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[6]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[7]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[8]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[9]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[10]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[11]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[12]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[13]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[14]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 6, Reservation_fails = 0
	L1D_total_cache_accesses = 212
	L1D_total_cache_misses = 74
	L1D_total_cache_miss_rate = 0.3491
	L1D_total_cache_pending_hits = 97
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.002
L1C_cache:
	L1C_total_cache_accesses = 896
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.5357
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3420
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 38
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 97
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 45
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 416
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3420
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 29
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1670
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 385
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
28, 28, 28, 28, 28, 28, 28, 28, 
gpgpu_n_tot_thrd_icount = 122816
gpgpu_n_tot_w_icount = 3838
gpgpu_n_stall_shd_mem = 3420
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 45
gpgpu_n_mem_write_global = 32
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 4148
gpgpu_n_store_insn = 32
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 28672
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3420
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3420
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4093	W0_Idle:31142	W0_Scoreboard:16515	W1:254	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:3584
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 360 {8:45,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1280 {40:32,}
traffic_breakdown_coretomem[INST_ACC_R] = 376 {8:47,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 6120 {136:45,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 256 {8:32,}
traffic_breakdown_memtocore[INST_ACC_R] = 6392 {136:47,}
maxmrqlatency = 9 
maxdqlatency = 0 
maxmflatency = 278 
averagemflatency = 235 
max_icnt2mem_latency = 36 
max_icnt2sh_latency = 6647 
mrq_lat_table:57 	0 	7 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	38 	54 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	128 	8 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	44 	16 	0 	0 	0 	0 	0 	2 	9 	21 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	8 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       962         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1485         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1418         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000      -nan      -nan      -nan       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  2.000000      -nan      -nan      -nan       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  1.000000       inf      -nan      -nan       inf       inf      -nan       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 75/6 = 12.500000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         4         0         0         0         4         4         0         0         0         0         0         0         0         0         0         0 
dram[1]:         2         0         0         0         3         3         2         1         0         0         0         0         0         0         0         0 
dram[2]:         1         1         0         0         4         5         0         1         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         4         6         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         4         5         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         3         4         2         0         0         0         0         0         0         0         0         0 
total reads: 63
min_bank_accesses = 0!
chip skew: 12/9 = 1.33
number of total write accesses:
dram[0]:         0         0         0         0         1         1         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         1         1         2         1         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         1         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         1         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         1         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0 
total reads: 12
min_bank_accesses = 0!
chip skew: 5/1 = 5.00
average mf latency per bank:
dram[0]:       1044    none      none      none         236       208    none      none      none      none      none      none      none      none      none      none  
dram[1]:          0    none      none      none         231       196       124       125    none      none      none      none      none      none      none      none  
dram[2]:          0       268    none      none         299       320    none         765    none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none         208       262    none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none         299       267    none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none         359       301       124    none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        278         0         0         0       269       270         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0       270       270       252       251         0         0         0         0         0         0         0         0
dram[2]:          0       268         0         0       270       274         0       252         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0       270       270         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0       270       270         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0       270       270       252         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8775 n_nop=8740 n_act=6 n_pre=3 n_req=14 n_rd=24 n_write=2 bw_util=0.005926
n_activity=358 dram_eff=0.1453
bk0: 8a 8675i bk1: 0a 8772i bk2: 0a 8775i bk3: 0a 8775i bk4: 8a 8734i bk5: 8a 8732i bk6: 0a 8772i bk7: 0a 8773i bk8: 0a 8775i bk9: 0a 8775i bk10: 0a 8776i bk11: 0a 8776i bk12: 0a 8776i bk13: 0a 8776i bk14: 0a 8776i bk15: 0a 8776i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00239316
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents
MSHR: tag=0xc0022300, atomic=0 1 entries : 0x7ff3a894bcd0 :  mf: uid=  6595, sid01:w00, part=1, addr=0xc0022300, load , size=32, unknown  status = IN_PARTITION_DRAM (6644), 

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8775 n_nop=8743 n_act=5 n_pre=0 n_req=16 n_rd=22 n_write=5 bw_util=0.006154
n_activity=286 dram_eff=0.1888
bk0: 4a 8755i bk1: 0a 8775i bk2: 0a 8776i bk3: 0a 8777i bk4: 6a 8740i bk5: 6a 8738i bk6: 4a 8736i bk7: 2a 8750i bk8: 0a 8772i bk9: 0a 8773i bk10: 0a 8774i bk11: 0a 8774i bk12: 0a 8775i bk13: 0a 8776i bk14: 0a 8776i bk15: 0a 8776i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00387464
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8775 n_nop=8745 n_act=5 n_pre=0 n_req=13 n_rd=24 n_write=1 bw_util=0.005698
n_activity=234 dram_eff=0.2137
bk0: 2a 8759i bk1: 2a 8759i bk2: 0a 8775i bk3: 0a 8777i bk4: 8a 8745i bk5: 10a 8728i bk6: 0a 8773i bk7: 2a 8751i bk8: 0a 8773i bk9: 0a 8773i bk10: 0a 8774i bk11: 0a 8775i bk12: 0a 8775i bk13: 0a 8776i bk14: 0a 8776i bk15: 0a 8776i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00273504
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8775 n_nop=8752 n_act=2 n_pre=0 n_req=11 n_rd=20 n_write=1 bw_util=0.004786
n_activity=172 dram_eff=0.2442
bk0: 0a 8775i bk1: 0a 8776i bk2: 0a 8777i bk3: 0a 8777i bk4: 8a 8735i bk5: 12a 8735i bk6: 0a 8773i bk7: 0a 8773i bk8: 0a 8774i bk9: 0a 8774i bk10: 0a 8774i bk11: 0a 8775i bk12: 0a 8775i bk13: 0a 8775i bk14: 0a 8775i bk15: 0a 8775i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00250712
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8775 n_nop=8754 n_act=2 n_pre=0 n_req=10 n_rd=18 n_write=1 bw_util=0.00433
n_activity=141 dram_eff=0.2695
bk0: 0a 8776i bk1: 0a 8777i bk2: 0a 8777i bk3: 0a 8777i bk4: 8a 8746i bk5: 10a 8726i bk6: 0a 8773i bk7: 0a 8773i bk8: 0a 8773i bk9: 0a 8773i bk10: 0a 8774i bk11: 0a 8775i bk12: 0a 8775i bk13: 0a 8775i bk14: 0a 8775i bk15: 0a 8775i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0039886
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8775 n_nop=8752 n_act=3 n_pre=0 n_req=11 n_rd=18 n_write=2 bw_util=0.004558
n_activity=177 dram_eff=0.226
bk0: 0a 8776i bk1: 0a 8777i bk2: 0a 8777i bk3: 0a 8777i bk4: 6a 8750i bk5: 8a 8745i bk6: 4a 8736i bk7: 0a 8773i bk8: 0a 8773i bk9: 0a 8773i bk10: 0a 8774i bk11: 0a 8775i bk12: 0a 8775i bk13: 0a 8775i bk14: 0a 8775i bk15: 0a 8775i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00319088

========= L2 cache stats =========
L2_cache_bank[0]: Access = 51, Miss = 8, Miss_rate = 0.157, Pending_hits = 9, Reservation_fails = 338
L2_cache_bank[1]: Access = 4, Miss = 4, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 8, Miss = 7, Miss_rate = 0.875, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 4, Miss = 4, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 20, Miss = 5, Miss_rate = 0.250, Pending_hits = 3, Reservation_fails = 101
L2_cache_bank[5]: Access = 18, Miss = 7, Miss_rate = 0.389, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 4, Miss = 4, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 6, Miss = 6, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 5, Miss = 4, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 7, Miss = 5, Miss_rate = 0.714, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 7, Miss = 5, Miss_rate = 0.714, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 5, Miss = 4, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 139
L2_total_cache_misses = 63
L2_total_cache_miss_rate = 0.4532
L2_total_cache_pending_hits = 12
L2_total_cache_reservation_fails = 439
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 45
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 20
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 12
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 33
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 5
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 330
L2_cache_data_port_util = 0.002
L2_cache_fill_port_util = 0.003

icnt_total_pkts_mem_to_simt=537
icnt_total_pkts_simt_to_mem=171
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (8 samples)
	minimum = nan (8 samples)
	maximum = -nan (8 samples)
Network latency average = -nan (8 samples)
	minimum = nan (8 samples)
	maximum = -nan (8 samples)
Flit latency average = -nan (8 samples)
	minimum = nan (8 samples)
	maximum = -nan (8 samples)
Fragmentation average = -nan (8 samples)
	minimum = nan (8 samples)
	maximum = -nan (8 samples)
Injected packet rate average = -nan (8 samples)
	minimum = -nan (8 samples)
	maximum = -nan (8 samples)
Accepted packet rate average = -nan (8 samples)
	minimum = -nan (8 samples)
	maximum = -nan (8 samples)
Injected flit rate average = -nan (8 samples)
	minimum = -nan (8 samples)
	maximum = -nan (8 samples)
Accepted flit rate average = -nan (8 samples)
	minimum = -nan (8 samples)
	maximum = -nan (8 samples)
Injected packet size average = -nan (8 samples)
Accepted packet size average = -nan (8 samples)
Hops average = -nan (8 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------

GPGPU-Sim PTX: cudaLaunch for 0x0x403f40 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (16,1,1) blockDim = (256,1,1) 
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 6648
gpu_tot_sim_insn = 110833
gpu_tot_ipc =      16.6716
gpu_tot_issued_cta = 16
max_total_param_size = 0
gpu_stall_dramfull = 362
gpu_stall_icnt2sh    = 208
gpu_total_sim_rate=13854

========= Core RFC stats =========
	Total RFC Accesses     = 5691
	Total RFC Misses       = 2529
	Total RFC Read Misses  = 686
	Total RFC Write Misses = 1843
	Total RFC Evictions    = 1907

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2055
	L1I_total_cache_misses = 385
	L1I_total_cache_miss_rate = 0.1873
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[1]: Access = 100, Miss = 46, Miss_rate = 0.460, Pending_hits = 13, Reservation_fails = 0
	L1D_cache_core[2]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[3]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[4]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[5]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[6]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[7]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[8]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[9]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[10]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[11]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[12]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[13]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[14]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 6, Reservation_fails = 0
	L1D_total_cache_accesses = 212
	L1D_total_cache_misses = 74
	L1D_total_cache_miss_rate = 0.3491
	L1D_total_cache_pending_hits = 97
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.002
L1C_cache:
	L1C_total_cache_accesses = 896
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.5357
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3420
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 38
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 97
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 45
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 416
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3420
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 29
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1670
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 385
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
28, 28, 28, 28, 28, 28, 28, 28, 
gpgpu_n_tot_thrd_icount = 122816
gpgpu_n_tot_w_icount = 3838
gpgpu_n_stall_shd_mem = 3420
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 45
gpgpu_n_mem_write_global = 32
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 4148
gpgpu_n_store_insn = 32
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 28672
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3420
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3420
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4093	W0_Idle:31142	W0_Scoreboard:16515	W1:254	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:3584
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 360 {8:45,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1280 {40:32,}
traffic_breakdown_coretomem[INST_ACC_R] = 376 {8:47,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 6120 {136:45,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 256 {8:32,}
traffic_breakdown_memtocore[INST_ACC_R] = 6392 {136:47,}
maxmrqlatency = 9 
maxdqlatency = 0 
maxmflatency = 278 
averagemflatency = 235 
max_icnt2mem_latency = 36 
max_icnt2sh_latency = 6647 
mrq_lat_table:57 	0 	7 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	38 	54 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	128 	8 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	44 	16 	0 	0 	0 	0 	0 	2 	9 	21 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	8 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       962         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1485         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1418         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000      -nan      -nan      -nan       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  2.000000      -nan      -nan      -nan       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  1.000000       inf      -nan      -nan       inf       inf      -nan       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 75/6 = 12.500000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         4         0         0         0         4         4         0         0         0         0         0         0         0         0         0         0 
dram[1]:         2         0         0         0         3         3         2         1         0         0         0         0         0         0         0         0 
dram[2]:         1         1         0         0         4         5         0         1         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         4         6         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         4         5         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         3         4         2         0         0         0         0         0         0         0         0         0 
total reads: 63
min_bank_accesses = 0!
chip skew: 12/9 = 1.33
number of total write accesses:
dram[0]:         0         0         0         0         1         1         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         1         1         2         1         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         1         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         1         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         1         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0 
total reads: 12
min_bank_accesses = 0!
chip skew: 5/1 = 5.00
average mf latency per bank:
dram[0]:       1044    none      none      none         236       208    none      none      none      none      none      none      none      none      none      none  
dram[1]:          0    none      none      none         231       196       124       125    none      none      none      none      none      none      none      none  
dram[2]:          0       268    none      none         299       320    none         765    none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none         208       262    none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none         299       267    none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none         359       301       124    none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        278         0         0         0       269       270         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0       270       270       252       251         0         0         0         0         0         0         0         0
dram[2]:          0       268         0         0       270       274         0       252         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0       270       270         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0       270       270         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0       270       270       252         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8775 n_nop=8740 n_act=6 n_pre=3 n_req=14 n_rd=24 n_write=2 bw_util=0.005926
n_activity=358 dram_eff=0.1453
bk0: 8a 8675i bk1: 0a 8772i bk2: 0a 8775i bk3: 0a 8775i bk4: 8a 8734i bk5: 8a 8732i bk6: 0a 8772i bk7: 0a 8773i bk8: 0a 8775i bk9: 0a 8775i bk10: 0a 8776i bk11: 0a 8776i bk12: 0a 8776i bk13: 0a 8776i bk14: 0a 8776i bk15: 0a 8776i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00239316
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents
MSHR: tag=0xc0022300, atomic=0 1 entries : 0x7ff3a894bcd0 :  mf: uid=  6595, sid01:w00, part=1, addr=0xc0022300, load , size=32, unknown  status = IN_PARTITION_DRAM (6644), 

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8775 n_nop=8743 n_act=5 n_pre=0 n_req=16 n_rd=22 n_write=5 bw_util=0.006154
n_activity=286 dram_eff=0.1888
bk0: 4a 8755i bk1: 0a 8775i bk2: 0a 8776i bk3: 0a 8777i bk4: 6a 8740i bk5: 6a 8738i bk6: 4a 8736i bk7: 2a 8750i bk8: 0a 8772i bk9: 0a 8773i bk10: 0a 8774i bk11: 0a 8774i bk12: 0a 8775i bk13: 0a 8776i bk14: 0a 8776i bk15: 0a 8776i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00387464
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8775 n_nop=8745 n_act=5 n_pre=0 n_req=13 n_rd=24 n_write=1 bw_util=0.005698
n_activity=234 dram_eff=0.2137
bk0: 2a 8759i bk1: 2a 8759i bk2: 0a 8775i bk3: 0a 8777i bk4: 8a 8745i bk5: 10a 8728i bk6: 0a 8773i bk7: 2a 8751i bk8: 0a 8773i bk9: 0a 8773i bk10: 0a 8774i bk11: 0a 8775i bk12: 0a 8775i bk13: 0a 8776i bk14: 0a 8776i bk15: 0a 8776i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00273504
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8775 n_nop=8752 n_act=2 n_pre=0 n_req=11 n_rd=20 n_write=1 bw_util=0.004786
n_activity=172 dram_eff=0.2442
bk0: 0a 8775i bk1: 0a 8776i bk2: 0a 8777i bk3: 0a 8777i bk4: 8a 8735i bk5: 12a 8735i bk6: 0a 8773i bk7: 0a 8773i bk8: 0a 8774i bk9: 0a 8774i bk10: 0a 8774i bk11: 0a 8775i bk12: 0a 8775i bk13: 0a 8775i bk14: 0a 8775i bk15: 0a 8775i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00250712
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8775 n_nop=8754 n_act=2 n_pre=0 n_req=10 n_rd=18 n_write=1 bw_util=0.00433
n_activity=141 dram_eff=0.2695
bk0: 0a 8776i bk1: 0a 8777i bk2: 0a 8777i bk3: 0a 8777i bk4: 8a 8746i bk5: 10a 8726i bk6: 0a 8773i bk7: 0a 8773i bk8: 0a 8773i bk9: 0a 8773i bk10: 0a 8774i bk11: 0a 8775i bk12: 0a 8775i bk13: 0a 8775i bk14: 0a 8775i bk15: 0a 8775i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0039886
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8775 n_nop=8752 n_act=3 n_pre=0 n_req=11 n_rd=18 n_write=2 bw_util=0.004558
n_activity=177 dram_eff=0.226
bk0: 0a 8776i bk1: 0a 8777i bk2: 0a 8777i bk3: 0a 8777i bk4: 6a 8750i bk5: 8a 8745i bk6: 4a 8736i bk7: 0a 8773i bk8: 0a 8773i bk9: 0a 8773i bk10: 0a 8774i bk11: 0a 8775i bk12: 0a 8775i bk13: 0a 8775i bk14: 0a 8775i bk15: 0a 8775i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00319088

========= L2 cache stats =========
L2_cache_bank[0]: Access = 51, Miss = 8, Miss_rate = 0.157, Pending_hits = 9, Reservation_fails = 338
L2_cache_bank[1]: Access = 4, Miss = 4, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 8, Miss = 7, Miss_rate = 0.875, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 4, Miss = 4, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 20, Miss = 5, Miss_rate = 0.250, Pending_hits = 3, Reservation_fails = 101
L2_cache_bank[5]: Access = 18, Miss = 7, Miss_rate = 0.389, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 4, Miss = 4, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 6, Miss = 6, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 5, Miss = 4, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 7, Miss = 5, Miss_rate = 0.714, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 7, Miss = 5, Miss_rate = 0.714, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 5, Miss = 4, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 139
L2_total_cache_misses = 63
L2_total_cache_miss_rate = 0.4532
L2_total_cache_pending_hits = 12
L2_total_cache_reservation_fails = 439
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 45
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 20
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 12
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 33
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 5
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 330
L2_cache_data_port_util = 0.002
L2_cache_fill_port_util = 0.003

icnt_total_pkts_mem_to_simt=537
icnt_total_pkts_simt_to_mem=171
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (9 samples)
	minimum = nan (9 samples)
	maximum = -nan (9 samples)
Network latency average = -nan (9 samples)
	minimum = nan (9 samples)
	maximum = -nan (9 samples)
Flit latency average = -nan (9 samples)
	minimum = nan (9 samples)
	maximum = -nan (9 samples)
Fragmentation average = -nan (9 samples)
	minimum = nan (9 samples)
	maximum = -nan (9 samples)
Injected packet rate average = -nan (9 samples)
	minimum = -nan (9 samples)
	maximum = -nan (9 samples)
Accepted packet rate average = -nan (9 samples)
	minimum = -nan (9 samples)
	maximum = -nan (9 samples)
Injected flit rate average = -nan (9 samples)
	minimum = -nan (9 samples)
	maximum = -nan (9 samples)
Accepted flit rate average = -nan (9 samples)
	minimum = -nan (9 samples)
	maximum = -nan (9 samples)
Injected packet size average = -nan (9 samples)
Accepted packet size average = -nan (9 samples)
Hops average = -nan (9 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,6648)
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,6648)
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,6648)
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,6648)
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,6648)
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,6648)
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,6648)
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,6648)
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,6648)
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,6648)
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,6648)
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,6648)
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,6648)
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,6648)
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,6648)
GPGPU-Sim uArch: core:  2, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,6648)
GPGPU-Sim PTX: 200000 instructions simulated : ctaid=(15,0,0) tid=(97,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (295,6648), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (last released kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (295,6648), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (last released kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (295,6648), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (last released kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (295,6648), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (last released kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (295,6648), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (last released kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (295,6648), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (last released kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (301,6648), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (last released kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 7148  inst.: 221165 (ipc=220.7) sim_rate=24573 (inst/sec) elapsed = 0:0:00:09 / Thu Apr 12 15:17:31 2018
GPGPU-Sim uArch: Shader 1 finished CTA #0 (2408,6648), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (last released kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 9648  inst.: 222503 (ipc=37.2) sim_rate=22250 (inst/sec) elapsed = 0:0:00:10 / Thu Apr 12 15:17:32 2018
GPGPU-Sim uArch: Shader 10 finished CTA #0 (3049,6648), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (last released kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (3088,6648), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (last released kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (3147,6648), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (last released kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (3381,6648), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (3514,6648), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (last released kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #1 (3752,6648), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (last released kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (4219,6648), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (last released kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (4354,6648), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (last released kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 4.
Destroy streams for kernel 2: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 2 
gpu_sim_cycle = 4355
gpu_sim_insn = 112242
gpu_ipc =      25.7731
gpu_tot_sim_cycle = 11003
gpu_tot_sim_insn = 223075
gpu_tot_ipc =      20.2740
gpu_tot_issued_cta = 32
max_total_param_size = 0
gpu_stall_dramfull = 362
gpu_stall_icnt2sh    = 208
gpu_total_sim_rate=22307

========= Core RFC stats =========
	Total RFC Accesses     = 13612
	Total RFC Misses       = 6188
	Total RFC Read Misses  = 2443
	Total RFC Write Misses = 3745
	Total RFC Evictions    = 5112

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4905
	L1I_total_cache_misses = 403
	L1I_total_cache_miss_rate = 0.0822
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[1]: Access = 148, Miss = 67, Miss_rate = 0.453, Pending_hits = 20, Reservation_fails = 0
	L1D_cache_core[2]: Access = 160, Miss = 72, Miss_rate = 0.450, Pending_hits = 20, Reservation_fails = 0
	L1D_cache_core[3]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[4]: Access = 104, Miss = 46, Miss_rate = 0.442, Pending_hits = 13, Reservation_fails = 0
	L1D_cache_core[5]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[6]: Access = 64, Miss = 29, Miss_rate = 0.453, Pending_hits = 13, Reservation_fails = 0
	L1D_cache_core[7]: Access = 56, Miss = 25, Miss_rate = 0.446, Pending_hits = 13, Reservation_fails = 0
	L1D_cache_core[8]: Access = 88, Miss = 41, Miss_rate = 0.466, Pending_hits = 13, Reservation_fails = 0
	L1D_cache_core[9]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[10]: Access = 56, Miss = 25, Miss_rate = 0.446, Pending_hits = 13, Reservation_fails = 0
	L1D_cache_core[11]: Access = 112, Miss = 53, Miss_rate = 0.473, Pending_hits = 14, Reservation_fails = 0
	L1D_cache_core[12]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[13]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[14]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_total_cache_accesses = 900
	L1D_total_cache_misses = 386
	L1D_total_cache_miss_rate = 0.4289
	L1D_total_cache_pending_hits = 203
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.005
	L1D_cache_fill_port_util = 0.003
L1C_cache:
	L1C_total_cache_accesses = 1792
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.2679
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3420
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 294
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 203
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 171
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1312
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3420
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 17
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 215
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 4502
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 403
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
56, 56, 56, 56, 56, 56, 56, 56, 
gpgpu_n_tot_thrd_icount = 293184
gpgpu_n_tot_w_icount = 9162
gpgpu_n_stall_shd_mem = 3420
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 171
gpgpu_n_mem_write_global = 232
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 8604
gpgpu_n_store_insn = 232
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 57344
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3420
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3420
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4426	W0_Idle:59846	W0_Scoreboard:41388	W1:1994	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7168
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1368 {8:171,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 9280 {40:232,}
traffic_breakdown_coretomem[INST_ACC_R] = 488 {8:61,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 23256 {136:171,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1856 {8:232,}
traffic_breakdown_memtocore[INST_ACC_R] = 8296 {136:61,}
maxmrqlatency = 15 
maxdqlatency = 0 
maxmflatency = 278 
averagemflatency = 185 
max_icnt2mem_latency = 36 
max_icnt2sh_latency = 11002 
mrq_lat_table:173 	0 	18 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	324 	94 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	468 	8 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	167 	19 	0 	0 	0 	0 	0 	2 	9 	43 	178 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	15 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       962         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1485         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1418         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000       inf      -nan       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  1.500000       inf       inf      -nan       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  2.000000       inf       inf      -nan       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:       inf      -nan      -nan       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:       inf       inf      -nan      -nan       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 203/8 = 25.375000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         4         3         0         2         7        10         3         5         0         0         0         0         0         0         0         0 
dram[1]:         3         2         1         0         6         6         2         3         0         0         0         0         0         0         0         0 
dram[2]:         4         1         1         0         8         8         4         4         0         0         0         0         0         0         0         0 
dram[3]:         1         0         0         1         8         6         2         1         0         0         0         0         0         0         0         0 
dram[4]:         1         1         0         0         7         9         3         2         0         0         0         0         0         0         0         0 
dram[5]:         0         0         2         1         5         6         3         0         0         0         0         0         0         0         0         0 
total reads: 146
min_bank_accesses = 0!
chip skew: 34/17 = 2.00
number of total write accesses:
dram[0]:         0         0         0         0         2         5         3         5         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         2         3         2         3         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         1         2         4         4         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         2         0         2         1         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         2         4         3         2         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         1         1         3         0         0         0         0         0         0         0         0         0 
total reads: 57
min_bank_accesses = 0!
chip skew: 15/5 = 3.00
average mf latency per bank:
dram[0]:       1044       264    none         263       549       292       147       123    none      none      none      none      none      none      none      none  
dram[1]:         92       263       268    none         406       250       196       194    none      none      none      none      none      none      none      none  
dram[2]:        198       268       268    none         497       501       123      1364    none      none      none      none      none      none      none      none  
dram[3]:        268    none      none         268       391       665       159       126    none      none      none      none      none      none      none      none  
dram[4]:        268       268    none      none         439       383       124       124    none      none      none      none      none      none      none      none  
dram[5]:     none      none         263       268       522       566       218    none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        278       268         0       268       269       270       252       252         0         0         0         0         0         0         0         0
dram[1]:        277       268       268         0       270       270       252       251         0         0         0         0         0         0         0         0
dram[2]:        277       268       268         0       270       274       252       252         0         0         0         0         0         0         0         0
dram[3]:        268         0         0       268       270       270       251       252         0         0         0         0         0         0         0         0
dram[4]:        268       268         0         0       270       270       254       251         0         0         0         0         0         0         0         0
dram[5]:          0         0       268       268       270       270       252         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14523 n_nop=14427 n_act=10 n_pre=3 n_req=49 n_rd=68 n_write=15 bw_util=0.01143
n_activity=883 dram_eff=0.188
bk0: 8a 14424i bk1: 6a 14495i bk2: 0a 14524i bk3: 4a 14503i bk4: 14a 14453i bk5: 20a 14413i bk6: 6a 14454i bk7: 10a 14437i bk8: 0a 14521i bk9: 0a 14521i bk10: 0a 14523i bk11: 0a 14523i bk12: 0a 14523i bk13: 0a 14524i bk14: 0a 14525i bk15: 0a 14525i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00323625
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14523 n_nop=14458 n_act=8 n_pre=1 n_req=33 n_rd=46 n_write=10 bw_util=0.007712
n_activity=615 dram_eff=0.1821
bk0: 6a 14476i bk1: 4a 14502i bk2: 2a 14506i bk3: 0a 14522i bk4: 12a 14464i bk5: 12a 14452i bk6: 4a 14483i bk7: 6a 14470i bk8: 0a 14520i bk9: 0a 14521i bk10: 0a 14522i bk11: 0a 14522i bk12: 0a 14523i bk13: 0a 14525i bk14: 0a 14526i bk15: 0a 14526i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00234111
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14523 n_nop=14443 n_act=8 n_pre=1 n_req=41 n_rd=60 n_write=11 bw_util=0.009778
n_activity=690 dram_eff=0.2058
bk0: 8a 14472i bk1: 2a 14507i bk2: 2a 14506i bk3: 0a 14523i bk4: 16a 14465i bk5: 16a 14431i bk6: 8a 14455i bk7: 8a 14455i bk8: 0a 14521i bk9: 0a 14521i bk10: 0a 14522i bk11: 0a 14523i bk12: 0a 14523i bk13: 0a 14525i bk14: 0a 14525i bk15: 0a 14525i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00399367
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14523 n_nop=14474 n_act=6 n_pre=0 n_req=24 n_rd=38 n_write=5 bw_util=0.005922
n_activity=429 dram_eff=0.2005
bk0: 2a 14507i bk1: 0a 14523i bk2: 0a 14525i bk3: 2a 14508i bk4: 16a 14456i bk5: 12a 14483i bk6: 4a 14485i bk7: 2a 14499i bk8: 0a 14521i bk9: 0a 14521i bk10: 0a 14521i bk11: 0a 14522i bk12: 0a 14523i bk13: 0a 14523i bk14: 0a 14524i bk15: 0a 14524i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00240997
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14523 n_nop=14460 n_act=6 n_pre=0 n_req=34 n_rd=46 n_write=11 bw_util=0.00785
n_activity=505 dram_eff=0.2257
bk0: 2a 14508i bk1: 2a 14508i bk2: 0a 14524i bk3: 0a 14525i bk4: 14a 14460i bk5: 18a 14430i bk6: 6a 14453i bk7: 4a 14483i bk8: 0a 14520i bk9: 0a 14520i bk10: 0a 14521i bk11: 0a 14524i bk12: 0a 14524i bk13: 0a 14524i bk14: 0a 14524i bk15: 0a 14524i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00351167
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14523 n_nop=14479 n_act=5 n_pre=0 n_req=22 n_rd=34 n_write=5 bw_util=0.005371
n_activity=369 dram_eff=0.2114
bk0: 0a 14525i bk1: 0a 14526i bk2: 4a 14505i bk3: 2a 14508i bk4: 10a 14477i bk5: 12a 14473i bk6: 6a 14468i bk7: 0a 14520i bk8: 0a 14520i bk9: 0a 14520i bk10: 0a 14522i bk11: 0a 14523i bk12: 0a 14524i bk13: 0a 14524i bk14: 0a 14524i bk15: 0a 14524i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00192798

========= L2 cache stats =========
L2_cache_bank[0]: Access = 79, Miss = 14, Miss_rate = 0.177, Pending_hits = 9, Reservation_fails = 338
L2_cache_bank[1]: Access = 33, Miss = 20, Miss_rate = 0.606, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 40, Miss = 12, Miss_rate = 0.300, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 19, Miss = 11, Miss_rate = 0.579, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 48, Miss = 17, Miss_rate = 0.354, Pending_hits = 3, Reservation_fails = 101
L2_cache_bank[5]: Access = 103, Miss = 13, Miss_rate = 0.126, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[6]: Access = 25, Miss = 11, Miss_rate = 0.440, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 25, Miss = 8, Miss_rate = 0.320, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 26, Miss = 11, Miss_rate = 0.423, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[9]: Access = 30, Miss = 12, Miss_rate = 0.400, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[10]: Access = 27, Miss = 10, Miss_rate = 0.370, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 24, Miss = 7, Miss_rate = 0.292, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 479
L2_total_cache_misses = 146
L2_total_cache_miss_rate = 0.3048
L2_total_cache_pending_hits = 15
L2_total_cache_reservation_fails = 439
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 85
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 84
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 175
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 56
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 47
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 5
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 330
L2_cache_data_port_util = 0.005
L2_cache_fill_port_util = 0.004

icnt_total_pkts_mem_to_simt=1437
icnt_total_pkts_simt_to_mem=711
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.38824
	minimum = 6
	maximum = 15
Network latency average = 7.28676
	minimum = 6
	maximum = 14
Slowest packet = 322
Flit latency average = 6.20139
	minimum = 6
	maximum = 11
Slowest flit = 988
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00578305
	minimum = 0.000459242 (at node 0)
	maximum = 0.0195178 (at node 20)
Accepted packet rate average = 0.00578305
	minimum = 0.000459242 (at node 0)
	maximum = 0.0195178 (at node 20)
Injected flit rate average = 0.0122465
	minimum = 0.000459242 (at node 0)
	maximum = 0.0312285 (at node 17)
Accepted flit rate average= 0.0122465
	minimum = 0.00229621 (at node 0)
	maximum = 0.0399541 (at node 2)
Injected packet length average = 2.11765
Accepted packet length average = 2.11765
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (10 samples)
	minimum = nan (10 samples)
	maximum = -nan (10 samples)
Network latency average = -nan (10 samples)
	minimum = nan (10 samples)
	maximum = -nan (10 samples)
Flit latency average = -nan (10 samples)
	minimum = nan (10 samples)
	maximum = -nan (10 samples)
Fragmentation average = -nan (10 samples)
	minimum = nan (10 samples)
	maximum = -nan (10 samples)
Injected packet rate average = -nan (10 samples)
	minimum = -nan (10 samples)
	maximum = -nan (10 samples)
Accepted packet rate average = -nan (10 samples)
	minimum = -nan (10 samples)
	maximum = -nan (10 samples)
Injected flit rate average = -nan (10 samples)
	minimum = -nan (10 samples)
	maximum = -nan (10 samples)
Accepted flit rate average = -nan (10 samples)
	minimum = -nan (10 samples)
	maximum = -nan (10 samples)
Injected packet size average = -nan (10 samples)
Accepted packet size average = -nan (10 samples)
Hops average = -nan (10 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 10 sec (10 sec)
gpgpu_simulation_rate = 22307 (inst/sec)
gpgpu_simulation_rate = 1100 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 11003
gpu_tot_sim_insn = 223075
gpu_tot_ipc =      20.2740
gpu_tot_issued_cta = 32
max_total_param_size = 0
gpu_stall_dramfull = 362
gpu_stall_icnt2sh    = 208
gpu_total_sim_rate=22307

========= Core RFC stats =========
	Total RFC Accesses     = 13612
	Total RFC Misses       = 6188
	Total RFC Read Misses  = 2443
	Total RFC Write Misses = 3745
	Total RFC Evictions    = 5112

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4905
	L1I_total_cache_misses = 403
	L1I_total_cache_miss_rate = 0.0822
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[1]: Access = 148, Miss = 67, Miss_rate = 0.453, Pending_hits = 20, Reservation_fails = 0
	L1D_cache_core[2]: Access = 160, Miss = 72, Miss_rate = 0.450, Pending_hits = 20, Reservation_fails = 0
	L1D_cache_core[3]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[4]: Access = 104, Miss = 46, Miss_rate = 0.442, Pending_hits = 13, Reservation_fails = 0
	L1D_cache_core[5]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[6]: Access = 64, Miss = 29, Miss_rate = 0.453, Pending_hits = 13, Reservation_fails = 0
	L1D_cache_core[7]: Access = 56, Miss = 25, Miss_rate = 0.446, Pending_hits = 13, Reservation_fails = 0
	L1D_cache_core[8]: Access = 88, Miss = 41, Miss_rate = 0.466, Pending_hits = 13, Reservation_fails = 0
	L1D_cache_core[9]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[10]: Access = 56, Miss = 25, Miss_rate = 0.446, Pending_hits = 13, Reservation_fails = 0
	L1D_cache_core[11]: Access = 112, Miss = 53, Miss_rate = 0.473, Pending_hits = 14, Reservation_fails = 0
	L1D_cache_core[12]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[13]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[14]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_total_cache_accesses = 900
	L1D_total_cache_misses = 386
	L1D_total_cache_miss_rate = 0.4289
	L1D_total_cache_pending_hits = 203
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.005
	L1D_cache_fill_port_util = 0.003
L1C_cache:
	L1C_total_cache_accesses = 1792
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.2679
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3420
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 294
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 203
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 171
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1312
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3420
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 17
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 215
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 4502
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 403
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
56, 56, 56, 56, 56, 56, 56, 56, 
gpgpu_n_tot_thrd_icount = 293184
gpgpu_n_tot_w_icount = 9162
gpgpu_n_stall_shd_mem = 3420
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 171
gpgpu_n_mem_write_global = 232
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 8604
gpgpu_n_store_insn = 232
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 57344
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3420
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3420
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4426	W0_Idle:59846	W0_Scoreboard:41388	W1:1994	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7168
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1368 {8:171,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 9280 {40:232,}
traffic_breakdown_coretomem[INST_ACC_R] = 488 {8:61,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 23256 {136:171,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1856 {8:232,}
traffic_breakdown_memtocore[INST_ACC_R] = 8296 {136:61,}
maxmrqlatency = 15 
maxdqlatency = 0 
maxmflatency = 278 
averagemflatency = 185 
max_icnt2mem_latency = 36 
max_icnt2sh_latency = 11002 
mrq_lat_table:173 	0 	18 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	324 	94 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	468 	8 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	167 	19 	0 	0 	0 	0 	0 	2 	9 	43 	178 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	16 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       962         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1485         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1418         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000       inf      -nan       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  1.500000       inf       inf      -nan       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  2.000000       inf       inf      -nan       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:       inf      -nan      -nan       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:       inf       inf      -nan      -nan       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 203/8 = 25.375000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         4         3         0         2         7        10         3         5         0         0         0         0         0         0         0         0 
dram[1]:         3         2         1         0         6         6         2         3         0         0         0         0         0         0         0         0 
dram[2]:         4         1         1         0         8         8         4         4         0         0         0         0         0         0         0         0 
dram[3]:         1         0         0         1         8         6         2         1         0         0         0         0         0         0         0         0 
dram[4]:         1         1         0         0         7         9         3         2         0         0         0         0         0         0         0         0 
dram[5]:         0         0         2         1         5         6         3         0         0         0         0         0         0         0         0         0 
total reads: 146
min_bank_accesses = 0!
chip skew: 34/17 = 2.00
number of total write accesses:
dram[0]:         0         0         0         0         2         5         3         5         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         2         3         2         3         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         1         2         4         4         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         2         0         2         1         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         2         4         3         2         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         1         1         3         0         0         0         0         0         0         0         0         0 
total reads: 57
min_bank_accesses = 0!
chip skew: 15/5 = 3.00
average mf latency per bank:
dram[0]:       1044       264    none         263       549       292       147       123    none      none      none      none      none      none      none      none  
dram[1]:         92       263       268    none         406       250       196       194    none      none      none      none      none      none      none      none  
dram[2]:        198       268       268    none         497       501       123      1364    none      none      none      none      none      none      none      none  
dram[3]:        268    none      none         268       391       665       159       126    none      none      none      none      none      none      none      none  
dram[4]:        268       268    none      none         439       383       124       124    none      none      none      none      none      none      none      none  
dram[5]:     none      none         263       268       522       566       218    none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        278       268         0       268       269       270       252       252         0         0         0         0         0         0         0         0
dram[1]:        277       268       268         0       270       270       252       251         0         0         0         0         0         0         0         0
dram[2]:        277       268       268         0       270       274       252       252         0         0         0         0         0         0         0         0
dram[3]:        268         0         0       268       270       270       251       252         0         0         0         0         0         0         0         0
dram[4]:        268       268         0         0       270       270       254       251         0         0         0         0         0         0         0         0
dram[5]:          0         0       268       268       270       270       252         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14523 n_nop=14427 n_act=10 n_pre=3 n_req=49 n_rd=68 n_write=15 bw_util=0.01143
n_activity=883 dram_eff=0.188
bk0: 8a 14424i bk1: 6a 14495i bk2: 0a 14524i bk3: 4a 14503i bk4: 14a 14453i bk5: 20a 14413i bk6: 6a 14454i bk7: 10a 14437i bk8: 0a 14521i bk9: 0a 14521i bk10: 0a 14523i bk11: 0a 14523i bk12: 0a 14523i bk13: 0a 14524i bk14: 0a 14525i bk15: 0a 14525i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00323625
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14523 n_nop=14458 n_act=8 n_pre=1 n_req=33 n_rd=46 n_write=10 bw_util=0.007712
n_activity=615 dram_eff=0.1821
bk0: 6a 14476i bk1: 4a 14502i bk2: 2a 14506i bk3: 0a 14522i bk4: 12a 14464i bk5: 12a 14452i bk6: 4a 14483i bk7: 6a 14470i bk8: 0a 14520i bk9: 0a 14521i bk10: 0a 14522i bk11: 0a 14522i bk12: 0a 14523i bk13: 0a 14525i bk14: 0a 14526i bk15: 0a 14526i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00234111
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14523 n_nop=14443 n_act=8 n_pre=1 n_req=41 n_rd=60 n_write=11 bw_util=0.009778
n_activity=690 dram_eff=0.2058
bk0: 8a 14472i bk1: 2a 14507i bk2: 2a 14506i bk3: 0a 14523i bk4: 16a 14465i bk5: 16a 14431i bk6: 8a 14455i bk7: 8a 14455i bk8: 0a 14521i bk9: 0a 14521i bk10: 0a 14522i bk11: 0a 14523i bk12: 0a 14523i bk13: 0a 14525i bk14: 0a 14525i bk15: 0a 14525i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00399367
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14523 n_nop=14474 n_act=6 n_pre=0 n_req=24 n_rd=38 n_write=5 bw_util=0.005922
n_activity=429 dram_eff=0.2005
bk0: 2a 14507i bk1: 0a 14523i bk2: 0a 14525i bk3: 2a 14508i bk4: 16a 14456i bk5: 12a 14483i bk6: 4a 14485i bk7: 2a 14499i bk8: 0a 14521i bk9: 0a 14521i bk10: 0a 14521i bk11: 0a 14522i bk12: 0a 14523i bk13: 0a 14523i bk14: 0a 14524i bk15: 0a 14524i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00240997
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14523 n_nop=14460 n_act=6 n_pre=0 n_req=34 n_rd=46 n_write=11 bw_util=0.00785
n_activity=505 dram_eff=0.2257
bk0: 2a 14508i bk1: 2a 14508i bk2: 0a 14524i bk3: 0a 14525i bk4: 14a 14460i bk5: 18a 14430i bk6: 6a 14453i bk7: 4a 14483i bk8: 0a 14520i bk9: 0a 14520i bk10: 0a 14521i bk11: 0a 14524i bk12: 0a 14524i bk13: 0a 14524i bk14: 0a 14524i bk15: 0a 14524i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00351167
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14523 n_nop=14479 n_act=5 n_pre=0 n_req=22 n_rd=34 n_write=5 bw_util=0.005371
n_activity=369 dram_eff=0.2114
bk0: 0a 14525i bk1: 0a 14526i bk2: 4a 14505i bk3: 2a 14508i bk4: 10a 14477i bk5: 12a 14473i bk6: 6a 14468i bk7: 0a 14520i bk8: 0a 14520i bk9: 0a 14520i bk10: 0a 14522i bk11: 0a 14523i bk12: 0a 14524i bk13: 0a 14524i bk14: 0a 14524i bk15: 0a 14524i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00192798

========= L2 cache stats =========
L2_cache_bank[0]: Access = 79, Miss = 14, Miss_rate = 0.177, Pending_hits = 9, Reservation_fails = 338
L2_cache_bank[1]: Access = 33, Miss = 20, Miss_rate = 0.606, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 40, Miss = 12, Miss_rate = 0.300, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 19, Miss = 11, Miss_rate = 0.579, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 48, Miss = 17, Miss_rate = 0.354, Pending_hits = 3, Reservation_fails = 101
L2_cache_bank[5]: Access = 103, Miss = 13, Miss_rate = 0.126, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[6]: Access = 25, Miss = 11, Miss_rate = 0.440, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 25, Miss = 8, Miss_rate = 0.320, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 26, Miss = 11, Miss_rate = 0.423, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[9]: Access = 30, Miss = 12, Miss_rate = 0.400, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[10]: Access = 27, Miss = 10, Miss_rate = 0.370, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 24, Miss = 7, Miss_rate = 0.292, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 479
L2_total_cache_misses = 146
L2_total_cache_miss_rate = 0.3048
L2_total_cache_pending_hits = 15
L2_total_cache_reservation_fails = 439
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 85
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 84
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 175
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 56
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 47
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 5
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 330
L2_cache_data_port_util = 0.005
L2_cache_fill_port_util = 0.004

icnt_total_pkts_mem_to_simt=1437
icnt_total_pkts_simt_to_mem=711
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (11 samples)
	minimum = nan (11 samples)
	maximum = -nan (11 samples)
Network latency average = -nan (11 samples)
	minimum = nan (11 samples)
	maximum = -nan (11 samples)
Flit latency average = -nan (11 samples)
	minimum = nan (11 samples)
	maximum = -nan (11 samples)
Fragmentation average = -nan (11 samples)
	minimum = nan (11 samples)
	maximum = -nan (11 samples)
Injected packet rate average = -nan (11 samples)
	minimum = -nan (11 samples)
	maximum = -nan (11 samples)
Accepted packet rate average = -nan (11 samples)
	minimum = -nan (11 samples)
	maximum = -nan (11 samples)
Injected flit rate average = -nan (11 samples)
	minimum = -nan (11 samples)
	maximum = -nan (11 samples)
Accepted flit rate average = -nan (11 samples)
	minimum = -nan (11 samples)
	maximum = -nan (11 samples)
Injected packet size average = -nan (11 samples)
Accepted packet size average = -nan (11 samples)
Hops average = -nan (11 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 11003
gpu_tot_sim_insn = 223075
gpu_tot_ipc =      20.2740
gpu_tot_issued_cta = 32
max_total_param_size = 0
gpu_stall_dramfull = 362
gpu_stall_icnt2sh    = 208
gpu_total_sim_rate=22307

========= Core RFC stats =========
	Total RFC Accesses     = 13612
	Total RFC Misses       = 6188
	Total RFC Read Misses  = 2443
	Total RFC Write Misses = 3745
	Total RFC Evictions    = 5112

========= Core cache stats =========
L1I_cache:

GPGPU-Sim PTX: cudaLaunch for 0x0x403f40 (mode=performance simulation) on stream 0
	L1I_total_cache_accesses = 4905
	L1I_total_cache_misses = 403
	L1I_total_cache_miss_rate = 0.0822
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[1]: Access = 148, Miss = 67, Miss_rate = 0.453, Pending_hits = 20, Reservation_fails = 0
	L1D_cache_core[2]: Access = 160, Miss = 72, Miss_rate = 0.450, Pending_hits = 20, Reservation_fails = 0
	L1D_cache_core[3]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[4]: Access = 104, Miss = 46, Miss_rate = 0.442, Pending_hits = 13, Reservation_fails = 0
	L1D_cache_core[5]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[6]: Access = 64, Miss = 29, Miss_rate = 0.453, Pending_hits = 13, Reservation_fails = 0
	L1D_cache_core[7]: Access = 56, Miss = 25, Miss_rate = 0.446, Pending_hits = 13, Reservation_fails = 0
	L1D_cache_core[8]: Access = 88, Miss = 41, Miss_rate = 0.466, Pending_hits = 13, Reservation_fails = 0
	L1D_cache_core[9]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[10]: Access = 56, Miss = 25, Miss_rate = 0.446, Pending_hits = 13, Reservation_fails = 0
	L1D_cache_core[11]: Access = 112, Miss = 53, Miss_rate = 0.473, Pending_hits = 14, Reservation_fails = 0
	L1D_cache_core[12]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[13]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[14]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_total_cache_accesses = 900
	L1D_total_cache_misses = 386
	L1D_total_cache_miss_rate = 0.4289
	L1D_total_cache_pending_hits = 203
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.005
	L1D_cache_fill_port_util = 0.003
L1C_cache:
	L1C_total_cache_accesses = 1792
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.2679
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3420
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 294
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 203
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 171
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1312
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3420
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 17
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 215
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 4502
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 403
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
56, 56, 56, 56, 56, 56, 56, 56, 
gpgpu_n_tot_thrd_icount = 293184
gpgpu_n_tot_w_icount = 9162
gpgpu_n_stall_shd_mem = 3420
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 171
gpgpu_n_mem_write_global = 232
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 8604
gpgpu_n_store_insn = 232
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 57344
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3420
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3420
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (16,1,1) blockDim = (256,1,1) 
Stall:4426	W0_Idle:59846	W0_Scoreboard:41388	W1:1994	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7168
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1368 {8:171,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 9280 {40:232,}
traffic_breakdown_coretomem[INST_ACC_R] = 488 {8:61,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 23256 {136:171,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1856 {8:232,}
traffic_breakdown_memtocore[INST_ACC_R] = 8296 {136:61,}
maxmrqlatency = 15 
maxdqlatency = 0 
maxmflatency = 278 
averagemflatency = 185 
max_icnt2mem_latency = 36 
max_icnt2sh_latency = 11002 
mrq_lat_table:173 	0 	18 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	324 	94 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	468 	8 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	167 	19 	0 	0 	0 	0 	0 	2 	9 	43 	178 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	16 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       962         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1485         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1418         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000       inf      -nan       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  1.500000       inf       inf      -nan       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  2.000000       inf       inf      -nan       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:       inf      -nan      -nan       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:       inf       inf      -nan      -nan       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 203/8 = 25.375000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         4         3         0         2         7        10         3         5         0         0         0         0         0         0         0         0 
dram[1]:         3         2         1         0         6         6         2         3         0         0         0         0         0         0         0         0 
dram[2]:         4         1         1         0         8         8         4         4         0         0         0         0         0         0         0         0 
dram[3]:         1         0         0         1         8         6         2         1         0         0         0         0         0         0         0         0 
dram[4]:         1         1         0         0         7         9         3         2         0         0         0         0         0         0         0         0 
dram[5]:         0         0         2         1         5         6         3         0         0         0         0         0         0         0         0         0 
total reads: 146
min_bank_accesses = 0!
chip skew: 34/17 = 2.00
number of total write accesses:
dram[0]:         0         0         0         0         2         5         3         5         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         2         3         2         3         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         1         2         4         4         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         2         0         2         1         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         2         4         3         2         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         1         1         3         0         0         0         0         0         0         0         0         0 
total reads: 57
min_bank_accesses = 0!
chip skew: 15/5 = 3.00
average mf latency per bank:
dram[0]:       1044       264    none         263       549       292       147       123    none      none      none      none      none      none      none      none  
dram[1]:         92       263       268    none         406       250       196       194    none      none      none      none      none      none      none      none  
dram[2]:        198       268       268    none         497       501       123      1364    none      none      none      none      none      none      none      none  
dram[3]:        268    none      none         268       391       665       159       126    none      none      none      none      none      none      none      none  
dram[4]:        268       268    none      none         439       383       124       124    none      none      none      none      none      none      none      none  
dram[5]:     none      none         263       268       522       566       218    none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        278       268         0       268       269       270       252       252         0         0         0         0         0         0         0         0
dram[1]:        277       268       268         0       270       270       252       251         0         0         0         0         0         0         0         0
dram[2]:        277       268       268         0       270       274       252       252         0         0         0         0         0         0         0         0
dram[3]:        268         0         0       268       270       270       251       252         0         0         0         0         0         0         0         0
dram[4]:        268       268         0         0       270       270       254       251         0         0         0         0         0         0         0         0
dram[5]:          0         0       268       268       270       270       252         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14523 n_nop=14427 n_act=10 n_pre=3 n_req=49 n_rd=68 n_write=15 bw_util=0.01143
n_activity=883 dram_eff=0.188
bk0: 8a 14424i bk1: 6a 14495i bk2: 0a 14524i bk3: 4a 14503i bk4: 14a 14453i bk5: 20a 14413i bk6: 6a 14454i bk7: 10a 14437i bk8: 0a 14521i bk9: 0a 14521i bk10: 0a 14523i bk11: 0a 14523i bk12: 0a 14523i bk13: 0a 14524i bk14: 0a 14525i bk15: 0a 14525i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00323625
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14523 n_nop=14458 n_act=8 n_pre=1 n_req=33 n_rd=46 n_write=10 bw_util=0.007712
n_activity=615 dram_eff=0.1821
bk0: 6a 14476i bk1: 4a 14502i bk2: 2a 14506i bk3: 0a 14522i bk4: 12a 14464i bk5: 12a 14452i bk6: 4a 14483i bk7: 6a 14470i bk8: 0a 14520i bk9: 0a 14521i bk10: 0a 14522i bk11: 0a 14522i bk12: 0a 14523i bk13: 0a 14525i bk14: 0a 14526i bk15: 0a 14526i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00234111
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14523 n_nop=14443 n_act=8 n_pre=1 n_req=41 n_rd=60 n_write=11 bw_util=0.009778
n_activity=690 dram_eff=0.2058
bk0: 8a 14472i bk1: 2a 14507i bk2: 2a 14506i bk3: 0a 14523i bk4: 16a 14465i bk5: 16a 14431i bk6: 8a 14455i bk7: 8a 14455i bk8: 0a 14521i bk9: 0a 14521i bk10: 0a 14522i bk11: 0a 14523i bk12: 0a 14523i bk13: 0a 14525i bk14: 0a 14525i bk15: 0a 14525i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00399367
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14523 n_nop=14474 n_act=6 n_pre=0 n_req=24 n_rd=38 n_write=5 bw_util=0.005922
n_activity=429 dram_eff=0.2005
bk0: 2a 14507i bk1: 0a 14523i bk2: 0a 14525i bk3: 2a 14508i bk4: 16a 14456i bk5: 12a 14483i bk6: 4a 14485i bk7: 2a 14499i bk8: 0a 14521i bk9: 0a 14521i bk10: 0a 14521i bk11: 0a 14522i bk12: 0a 14523i bk13: 0a 14523i bk14: 0a 14524i bk15: 0a 14524i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00240997
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14523 n_nop=14460 n_act=6 n_pre=0 n_req=34 n_rd=46 n_write=11 bw_util=0.00785
n_activity=505 dram_eff=0.2257
bk0: 2a 14508i bk1: 2a 14508i bk2: 0a 14524i bk3: 0a 14525i bk4: 14a 14460i bk5: 18a 14430i bk6: 6a 14453i bk7: 4a 14483i bk8: 0a 14520i bk9: 0a 14520i bk10: 0a 14521i bk11: 0a 14524i bk12: 0a 14524i bk13: 0a 14524i bk14: 0a 14524i bk15: 0a 14524i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00351167
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14523 n_nop=14479 n_act=5 n_pre=0 n_req=22 n_rd=34 n_write=5 bw_util=0.005371
n_activity=369 dram_eff=0.2114
bk0: 0a 14525i bk1: 0a 14526i bk2: 4a 14505i bk3: 2a 14508i bk4: 10a 14477i bk5: 12a 14473i bk6: 6a 14468i bk7: 0a 14520i bk8: 0a 14520i bk9: 0a 14520i bk10: 0a 14522i bk11: 0a 14523i bk12: 0a 14524i bk13: 0a 14524i bk14: 0a 14524i bk15: 0a 14524i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00192798

========= L2 cache stats =========
L2_cache_bank[0]: Access = 79, Miss = 14, Miss_rate = 0.177, Pending_hits = 9, Reservation_fails = 338
L2_cache_bank[1]: Access = 33, Miss = 20, Miss_rate = 0.606, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 40, Miss = 12, Miss_rate = 0.300, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 19, Miss = 11, Miss_rate = 0.579, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 48, Miss = 17, Miss_rate = 0.354, Pending_hits = 3, Reservation_fails = 101
L2_cache_bank[5]: Access = 103, Miss = 13, Miss_rate = 0.126, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[6]: Access = 25, Miss = 11, Miss_rate = 0.440, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 25, Miss = 8, Miss_rate = 0.320, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 26, Miss = 11, Miss_rate = 0.423, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[9]: Access = 30, Miss = 12, Miss_rate = 0.400, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[10]: Access = 27, Miss = 10, Miss_rate = 0.370, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 24, Miss = 7, Miss_rate = 0.292, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 479
L2_total_cache_misses = 146
L2_total_cache_miss_rate = 0.3048
L2_total_cache_pending_hits = 15
L2_total_cache_reservation_fails = 439
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 85
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 84
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 175
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 56
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 47
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 5
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 330
L2_cache_data_port_util = 0.005
L2_cache_fill_port_util = 0.004

icnt_total_pkts_mem_to_simt=1437
icnt_total_pkts_simt_to_mem=711
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (12 samples)
	minimum = nan (12 samples)
	maximum = -nan (12 samples)
Network latency average = -nan (12 samples)
	minimum = nan (12 samples)
	maximum = -nan (12 samples)
Flit latency average = -nan (12 samples)
	minimum = nan (12 samples)
	maximum = -nan (12 samples)
Fragmentation average = -nan (12 samples)
	minimum = nan (12 samples)
	maximum = -nan (12 samples)
Injected packet rate average = -nan (12 samples)
	minimum = -nan (12 samples)
	maximum = -nan (12 samples)
Accepted packet rate average = -nan (12 samples)
	minimum = -nan (12 samples)
	maximum = -nan (12 samples)
Injected flit rate average = -nan (12 samples)
	minimum = -nan (12 samples)
	maximum = -nan (12 samples)
Accepted flit rate average = -nan (12 samples)
	minimum = -nan (12 samples)
	maximum = -nan (12 samples)
Injected packet size average = -nan (12 samples)
Accepted packet size average = -nan (12 samples)
Hops average = -nan (12 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,11003)
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,11003)
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,11003)
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,11003)
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,11003)
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,11003)
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,11003)
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,11003)
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,11003)
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,11003)
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,11003)
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,11003)
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,11003)
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,11003)
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,11003)
GPGPU-Sim uArch: core:  3, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,11003)
GPGPU-Sim PTX: 300000 instructions simulated : ctaid=(8,0,0) tid=(245,0,0)
GPGPU-Sim uArch: cycles simulated: 12003  inst.: 333040 (ipc=110.0) sim_rate=30276 (inst/sec) elapsed = 0:0:00:11 / Thu Apr 12 15:17:33 2018
GPGPU-Sim uArch: cycles simulated: 13503  inst.: 339986 (ipc=46.8) sim_rate=28332 (inst/sec) elapsed = 0:0:00:12 / Thu Apr 12 15:17:34 2018
GPGPU-Sim uArch: Shader 7 finished CTA #0 (2670,11003), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (last released kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (2894,11003), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (last released kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (2912,11003), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (last released kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (3143,11003), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (last released kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (3157,11003), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (last released kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (3204,11003), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (last released kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (3285,11003), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (last released kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (3333,11003), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (last released kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (3400,11003), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (last released kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (3419,11003), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (last released kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (3498,11003), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (last released kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #1 (3694,11003), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (3929,11003), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (last released kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (3946,11003), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (last released kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (4034,11003), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (last released kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (4302,11003), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (last released kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 10.
Destroy streams for kernel 3: size 0
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 3 
gpu_sim_cycle = 4303
gpu_sim_insn = 120386
gpu_ipc =      27.9772
gpu_tot_sim_cycle = 15306
gpu_tot_sim_insn = 343461
gpu_tot_ipc =      22.4396
gpu_tot_issued_cta = 48
max_total_param_size = 0
gpu_stall_dramfull = 362
gpu_stall_icnt2sh    = 226
gpu_total_sim_rate=28621

========= Core RFC stats =========
	Total RFC Accesses     = 35450
	Total RFC Misses       = 17417
	Total RFC Read Misses  = 7706
	Total RFC Write Misses = 9711
	Total RFC Evictions    = 13010

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 11612
	L1I_total_cache_misses = 455
	L1I_total_cache_miss_rate = 0.0392
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 398, Miss = 179, Miss_rate = 0.450, Pending_hits = 31, Reservation_fails = 0
	L1D_cache_core[1]: Access = 314, Miss = 143, Miss_rate = 0.455, Pending_hits = 30, Reservation_fails = 0
	L1D_cache_core[2]: Access = 364, Miss = 160, Miss_rate = 0.440, Pending_hits = 31, Reservation_fails = 0
	L1D_cache_core[3]: Access = 320, Miss = 142, Miss_rate = 0.444, Pending_hits = 34, Reservation_fails = 0
	L1D_cache_core[4]: Access = 244, Miss = 108, Miss_rate = 0.443, Pending_hits = 23, Reservation_fails = 0
	L1D_cache_core[5]: Access = 176, Miss = 79, Miss_rate = 0.449, Pending_hits = 21, Reservation_fails = 0
	L1D_cache_core[6]: Access = 369, Miss = 171, Miss_rate = 0.463, Pending_hits = 26, Reservation_fails = 0
	L1D_cache_core[7]: Access = 232, Miss = 105, Miss_rate = 0.453, Pending_hits = 22, Reservation_fails = 0
	L1D_cache_core[8]: Access = 282, Miss = 124, Miss_rate = 0.440, Pending_hits = 23, Reservation_fails = 0
	L1D_cache_core[9]: Access = 316, Miss = 143, Miss_rate = 0.453, Pending_hits = 25, Reservation_fails = 0
	L1D_cache_core[10]: Access = 202, Miss = 91, Miss_rate = 0.450, Pending_hits = 21, Reservation_fails = 0
	L1D_cache_core[11]: Access = 466, Miss = 204, Miss_rate = 0.438, Pending_hits = 27, Reservation_fails = 0
	L1D_cache_core[12]: Access = 236, Miss = 109, Miss_rate = 0.462, Pending_hits = 23, Reservation_fails = 0
	L1D_cache_core[13]: Access = 168, Miss = 78, Miss_rate = 0.464, Pending_hits = 22, Reservation_fails = 0
	L1D_cache_core[14]: Access = 112, Miss = 46, Miss_rate = 0.411, Pending_hits = 19, Reservation_fails = 0
	L1D_total_cache_accesses = 4199
	L1D_total_cache_misses = 1882
	L1D_total_cache_miss_rate = 0.4482
	L1D_total_cache_pending_hits = 378
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.018
	L1D_cache_fill_port_util = 0.006
L1C_cache:
	L1C_total_cache_accesses = 2688
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.1786
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3420
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1855
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 378
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 614
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 2208
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3420
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 84
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1268
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 11157
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 455
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
378, 84, 84, 162, 258, 234, 234, 290, 
gpgpu_n_tot_thrd_icount = 694528
gpgpu_n_tot_w_icount = 21704
gpgpu_n_stall_shd_mem = 3699
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 614
gpgpu_n_mem_write_global = 1352
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 14838
gpgpu_n_store_insn = 1414
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 86016
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3420
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3420
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 279
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4885	W0_Idle:84455	W0_Scoreboard:106060	W1:9850	W2:834	W3:268	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:10752
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4912 {8:614,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 54080 {40:1352,}
traffic_breakdown_coretomem[INST_ACC_R] = 600 {8:75,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 83504 {136:614,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 10816 {8:1352,}
traffic_breakdown_memtocore[INST_ACC_R] = 10200 {136:75,}
maxmrqlatency = 19 
maxdqlatency = 0 
maxmflatency = 290 
averagemflatency = 165 
max_icnt2mem_latency = 67 
max_icnt2sh_latency = 15305 
mrq_lat_table:414 	11 	30 	24 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1743 	238 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	1818 	189 	48 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	517 	104 	8 	0 	0 	0 	0 	2 	9 	43 	1298 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	23 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       962         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1485         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1418         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  3.250000       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  3.500000       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  4.000000       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:       inf       inf      -nan       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 481/8 = 60.125000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        13         8         5         4        11        15         6         6         0         0         0         0         0         0         0         0 
dram[1]:         7         5         3         2        10        11         5         6         0         0         0         0         0         0         0         0 
dram[2]:         8         6         3         7        12        13         6         5         0         0         0         0         0         0         0         0 
dram[3]:         4         6         4         8        12        15         6         4         0         0         0         0         0         0         0         0 
dram[4]:         8         3         0         1        10        18         6         4         0         0         0         0         0         0         0         0 
dram[5]:        10         3         5         7        11        14         6         3         0         0         0         0         0         0         0         0 
total reads: 345
min_bank_accesses = 0!
chip skew: 68/49 = 1.39
number of total write accesses:
dram[0]:         0         0         0         0         5         6         7         6         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         4         6         6         6         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         4         7         7         5         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         5         6         6         4         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         5         8         7         4         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         5         6         7         4         0         0         0         0         0         0         0         0 
total reads: 136
min_bank_accesses = 0!
chip skew: 24/21 = 1.14
average mf latency per bank:
dram[0]:        506       285       266       262       902       794       344       339    none      none      none      none      none      none      none      none  
dram[1]:        188       270       263       266       940       717       291       352    none      none      none      none      none      none      none      none  
dram[2]:        230       261       261       264      1085       925       396      5956    none      none      none      none      none      none      none      none  
dram[3]:        310       267       268       266       910       845       299       301    none      none      none      none      none      none      none      none  
dram[4]:        265       265    none         274       864       853       280       337    none      none      none      none      none      none      none      none  
dram[5]:        271       276       261       262       769       893       353       267    none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        278       279       273       268       269       270       265       252         0         0         0         0         0         0         0         0
dram[1]:        277       290       268       269       276       270       258       253         0         0         0         0         0         0         0         0
dram[2]:        277       268       268       270       270       274       257       252         0         0         0         0         0         0         0         0
dram[3]:        287       274       280       278       281       272       251       252         0         0         0         0         0         0         0         0
dram[4]:        272       268         0       274       270       287       288       251         0         0         0         0         0         0         0         0
dram[5]:        287       279       268       268       270       270       263       268         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20202 n_nop=20028 n_act=11 n_pre=3 n_req=92 n_rd=136 n_write=24 bw_util=0.01584
n_activity=1370 dram_eff=0.2336
bk0: 26a 20064i bk1: 16a 20143i bk2: 10a 20163i bk3: 8a 20169i bk4: 22a 20083i bk5: 30a 20058i bk6: 12a 20064i bk7: 12a 20101i bk8: 0a 20199i bk9: 0a 20200i bk10: 0a 20202i bk11: 0a 20202i bk12: 0a 20202i bk13: 0a 20204i bk14: 0a 20205i bk15: 0a 20205i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00534601
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20202 n_nop=20072 n_act=9 n_pre=1 n_req=71 n_rd=98 n_write=22 bw_util=0.01188
n_activity=1122 dram_eff=0.2139
bk0: 14a 20140i bk1: 10a 20168i bk2: 6a 20178i bk3: 4a 20181i bk4: 20a 20105i bk5: 22a 20077i bk6: 10a 20104i bk7: 12a 20099i bk8: 0a 20199i bk9: 0a 20200i bk10: 0a 20201i bk11: 0a 20201i bk12: 0a 20202i bk13: 0a 20204i bk14: 0a 20205i bk15: 0a 20205i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0027225
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20202 n_nop=20049 n_act=9 n_pre=1 n_req=83 n_rd=120 n_write=23 bw_util=0.01416
n_activity=1241 dram_eff=0.2305
bk0: 16a 20136i bk1: 12a 20165i bk2: 6a 20178i bk3: 14a 20155i bk4: 24a 20089i bk5: 26a 20046i bk6: 12a 20090i bk7: 10a 20118i bk8: 0a 20200i bk9: 0a 20200i bk10: 0a 20201i bk11: 0a 20202i bk12: 0a 20202i bk13: 0a 20204i bk14: 0a 20204i bk15: 0a 20204i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0042075
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20202 n_nop=20055 n_act=8 n_pre=0 n_req=80 n_rd=118 n_write=21 bw_util=0.01376
n_activity=1064 dram_eff=0.2613
bk0: 8a 20174i bk1: 12a 20151i bk2: 8a 20171i bk3: 16a 20131i bk4: 24a 20080i bk5: 30a 20007i bk6: 12a 20103i bk7: 8a 20132i bk8: 0a 20200i bk9: 0a 20200i bk10: 0a 20200i bk11: 0a 20201i bk12: 0a 20203i bk13: 0a 20203i bk14: 0a 20204i bk15: 0a 20205i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00495001
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20202 n_nop=20071 n_act=7 n_pre=0 n_req=74 n_rd=100 n_write=24 bw_util=0.01228
n_activity=996 dram_eff=0.249
bk0: 16a 20156i bk1: 6a 20168i bk2: 0a 20204i bk3: 2a 20185i bk4: 20a 20094i bk5: 36a 20009i bk6: 12a 20057i bk7: 8a 20133i bk8: 0a 20199i bk9: 0a 20199i bk10: 0a 20200i bk11: 0a 20203i bk12: 0a 20203i bk13: 0a 20203i bk14: 0a 20203i bk15: 0a 20203i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00569251
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20202 n_nop=20054 n_act=8 n_pre=0 n_req=81 n_rd=118 n_write=22 bw_util=0.01386
n_activity=1052 dram_eff=0.2662
bk0: 20a 20132i bk1: 6a 20174i bk2: 10a 20169i bk3: 14a 20149i bk4: 22a 20080i bk5: 28a 20051i bk6: 12a 20084i bk7: 6a 20131i bk8: 0a 20198i bk9: 0a 20198i bk10: 0a 20200i bk11: 0a 20201i bk12: 0a 20203i bk13: 0a 20204i bk14: 0a 20204i bk15: 0a 20204i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.004257

========= L2 cache stats =========
L2_cache_bank[0]: Access = 178, Miss = 35, Miss_rate = 0.197, Pending_hits = 10, Reservation_fails = 338
L2_cache_bank[1]: Access = 142, Miss = 33, Miss_rate = 0.232, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 138, Miss = 25, Miss_rate = 0.181, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[3]: Access = 108, Miss = 24, Miss_rate = 0.222, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 167, Miss = 29, Miss_rate = 0.174, Pending_hits = 4, Reservation_fails = 101
L2_cache_bank[5]: Access = 532, Miss = 31, Miss_rate = 0.058, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[6]: Access = 127, Miss = 26, Miss_rate = 0.205, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[7]: Access = 140, Miss = 33, Miss_rate = 0.236, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 111, Miss = 24, Miss_rate = 0.216, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[9]: Access = 159, Miss = 26, Miss_rate = 0.164, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[10]: Access = 120, Miss = 32, Miss_rate = 0.267, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[11]: Access = 134, Miss = 27, Miss_rate = 0.201, Pending_hits = 1, Reservation_fails = 0
L2_total_cache_accesses = 2056
L2_total_cache_misses = 345
L2_total_cache_miss_rate = 0.1678
L2_total_cache_pending_hits = 25
L2_total_cache_reservation_fails = 439
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 398
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 213
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1216
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 10
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 126
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 61
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 5
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 330
L2_cache_data_port_util = 0.017
L2_cache_fill_port_util = 0.008

icnt_total_pkts_mem_to_simt=4842
icnt_total_pkts_simt_to_mem=3408
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.84813
	minimum = 6
	maximum = 51
Network latency average = 8.46227
	minimum = 6
	maximum = 51
Slowest packet = 1981
Flit latency average = 7.86463
	minimum = 6
	maximum = 50
Slowest flit = 4563
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0271473
	minimum = 0.011155 (at node 14)
	maximum = 0.0996979 (at node 20)
Accepted packet rate average = 0.0271473
	minimum = 0.011155 (at node 14)
	maximum = 0.0996979 (at node 20)
Injected flit rate average = 0.0525215
	minimum = 0.0185917 (at node 14)
	maximum = 0.135952 (at node 20)
Accepted flit rate average= 0.0525215
	minimum = 0.0260284 (at node 14)
	maximum = 0.190332 (at node 20)
Injected packet length average = 1.93469
Accepted packet length average = 1.93469
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (13 samples)
	minimum = nan (13 samples)
	maximum = -nan (13 samples)
Network latency average = -nan (13 samples)
	minimum = nan (13 samples)
	maximum = -nan (13 samples)
Flit latency average = -nan (13 samples)
	minimum = nan (13 samples)
	maximum = -nan (13 samples)
Fragmentation average = -nan (13 samples)
	minimum = nan (13 samples)
	maximum = -nan (13 samples)
Injected packet rate average = -nan (13 samples)
	minimum = -nan (13 samples)
	maximum = -nan (13 samples)
Accepted packet rate average = -nan (13 samples)
	minimum = -nan (13 samples)
	maximum = -nan (13 samples)
Injected flit rate average = -nan (13 samples)
	minimum = -nan (13 samples)
	maximum = -nan (13 samples)
Accepted flit rate average = -nan (13 samples)
	minimum = -nan (13 samples)
	maximum = -nan (13 samples)
Injected packet size average = -nan (13 samples)
Accepted packet size average = -nan (13 samples)
Hops average = -nan (13 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 12 sec (12 sec)
gpgpu_simulation_rate = 28621 (inst/sec)
gpgpu_simulation_rate = 1275 (cycle/sec)
GPGPU-Sim: detected inactive GPU simulation thread
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 15306
gpu_tot_sim_insn = 343461
gpu_tot_ipc =      22.4396
gpu_tot_issued_cta = 48
max_total_param_size = 0
gpu_stall_dramfull = 362
gpu_stall_icnt2sh    = 226
gpu_total_sim_rate=28621

========= Core RFC stats =========
	Total RFC Accesses     = 35450
	Total RFC Misses       = 17417
	Total RFC Read Misses  = 7706
	Total RFC Write Misses = 9711
	Total RFC Evictions    = 13010

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 11612
	L1I_total_cache_misses = 455
	L1I_total_cache_miss_rate = 0.0392
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 398, Miss = 179, Miss_rate = 0.450, Pending_hits = 31, Reservation_fails = 0
	L1D_cache_core[1]: Access = 314, Miss = 143, Miss_rate = 0.455, Pending_hits = 30, Reservation_fails = 0
	L1D_cache_core[2]: Access = 364, Miss = 160, Miss_rate = 0.440, Pending_hits = 31, Reservation_fails = 0
	L1D_cache_core[3]: Access = 320, Miss = 142, Miss_rate = 0.444, Pending_hits = 34, Reservation_fails = 0
	L1D_cache_core[4]: Access = 244, Miss = 108, Miss_rate = 0.443, Pending_hits = 23, Reservation_fails = 0
	L1D_cache_core[5]: Access = 176, Miss = 79, Miss_rate = 0.449, Pending_hits = 21, Reservation_fails = 0
	L1D_cache_core[6]: Access = 369, Miss = 171, Miss_rate = 0.463, Pending_hits = 26, Reservation_fails = 0
	L1D_cache_core[7]: Access = 232, Miss = 105, Miss_rate = 0.453, Pending_hits = 22, Reservation_fails = 0
	L1D_cache_core[8]: Access = 282, Miss = 124, Miss_rate = 0.440, Pending_hits = 23, Reservation_fails = 0
	L1D_cache_core[9]: Access = 316, Miss = 143, Miss_rate = 0.453, Pending_hits = 25, Reservation_fails = 0
	L1D_cache_core[10]: Access = 202, Miss = 91, Miss_rate = 0.450, Pending_hits = 21, Reservation_fails = 0
	L1D_cache_core[11]: Access = 466, Miss = 204, Miss_rate = 0.438, Pending_hits = 27, Reservation_fails = 0
	L1D_cache_core[12]: Access = 236, Miss = 109, Miss_rate = 0.462, Pending_hits = 23, Reservation_fails = 0
	L1D_cache_core[13]: Access = 168, Miss = 78, Miss_rate = 0.464, Pending_hits = 22, Reservation_fails = 0
	L1D_cache_core[14]: Access = 112, Miss = 46, Miss_rate = 0.411, Pending_hits = 19, Reservation_fails = 0
	L1D_total_cache_accesses = 4199
	L1D_total_cache_misses = 1882
	L1D_total_cache_miss_rate = 0.4482
	L1D_total_cache_pending_hits = 378
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.018
	L1D_cache_fill_port_util = 0.006
L1C_cache:
	L1C_total_cache_accesses = 2688
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.1786
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3420
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1855
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 378
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 614
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 2208
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3420
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 84
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1268
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 11157
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 455
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
378, 84, 84, 162, 258, 234, 234, 290, 
gpgpu_n_tot_thrd_icount = 694528
gpgpu_n_tot_w_icount = 21704
gpgpu_n_stall_shd_mem = 3699
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 614
gpgpu_n_mem_write_global = 1352
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 14838
gpgpu_n_store_insn = 1414
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 86016
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3420
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3420
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 279
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4885	W0_Idle:84455	W0_Scoreboard:106060	W1:9850	W2:834	W3:268	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:10752
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4912 {8:614,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 54080 {40:1352,}
traffic_breakdown_coretomem[INST_ACC_R] = 600 {8:75,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 83504 {136:614,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 10816 {8:1352,}
traffic_breakdown_memtocore[INST_ACC_R] = 10200 {136:75,}
maxmrqlatency = 19 
maxdqlatency = 0 
maxmflatency = 290 
averagemflatency = 165 
max_icnt2mem_latency = 67 
max_icnt2sh_latency = 15305 
mrq_lat_table:414 	11 	30 	24 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1743 	238 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	1818 	189 	48 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	517 	104 	8 	0 	0 	0 	0 	2 	9 	43 	1298 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	24 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       962         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1485         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1418         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  3.250000       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  3.500000       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  4.000000       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:       inf       inf      -nan       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 481/8 = 60.125000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        13         8         5         4        11        15         6         6         0         0         0         0         0         0         0         0 
dram[1]:         7         5         3         2        10        11         5         6         0         0         0         0         0         0         0         0 
dram[2]:         8         6         3         7        12        13         6         5         0         0         0         0         0         0         0         0 
dram[3]:         4         6         4         8        12        15         6         4         0         0         0         0         0         0         0         0 
dram[4]:         8         3         0         1        10        18         6         4         0         0         0         0         0         0         0         0 
dram[5]:        10         3         5         7        11        14         6         3         0         0         0         0         0         0         0         0 
total reads: 345
min_bank_accesses = 0!
chip skew: 68/49 = 1.39
number of total write accesses:
dram[0]:         0         0         0         0         5         6         7         6         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         4         6         6         6         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         4         7         7         5         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         5         6         6         4         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         5         8         7         4         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         5         6         7         4         0         0         0         0         0         0         0         0 
total reads: 136
min_bank_accesses = 0!
chip skew: 24/21 = 1.14
average mf latency per bank:
dram[0]:        506       285       266       262       902       794       344       339    none      none      none      none      none      none      none      none  
dram[1]:        188       270       263       266       940       717       291       352    none      none      none      none      none      none      none      none  
dram[2]:        230       261       261       264      1085       925       396      5956    none      none      none      none      none      none      none      none  
dram[3]:        310       267       268       266       910       845       299       301    none      none      none      none      none      none      none      none  
dram[4]:        265       265    none         274       864       853       280       337    none      none      none      none      none      none      none      none  
dram[5]:        271       276       261       262       769       893       353       267    none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        278       279       273       268       269       270       265       252         0         0         0         0         0         0         0         0
dram[1]:        277       290       268       269       276       270       258       253         0         0         0         0         0         0         0         0
dram[2]:        277       268       268       270       270       274       257       252         0         0         0         0         0         0         0         0
dram[3]:        287       274       280       278       281       272       251       252         0         0         0         0         0         0         0         0
dram[4]:        272       268         0       274       270       287       288       251         0         0         0         0         0         0         0         0
dram[5]:        287       279       268       268       270       270       263       268         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20202 n_nop=20028 n_act=11 n_pre=3 n_req=92 n_rd=136 n_write=24 bw_util=0.01584
n_activity=1370 dram_eff=0.2336
bk0: 26a 20064i bk1: 16a 20143i bk2: 10a 20163i bk3: 8a 20169i bk4: 22a 20083i bk5: 30a 20058i bk6: 12a 20064i bk7: 12a 20101i bk8: 0a 20199i bk9: 0a 20200i bk10: 0a 20202i bk11: 0a 20202i bk12: 0a 20202i bk13: 0a 20204i bk14: 0a 20205i bk15: 0a 20205i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00534601
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20202 n_nop=20072 n_act=9 n_pre=1 n_req=71 n_rd=98 n_write=22 bw_util=0.01188
n_activity=1122 dram_eff=0.2139
bk0: 14a 20140i bk1: 10a 20168i bk2: 6a 20178i bk3: 4a 20181i bk4: 20a 20105i bk5: 22a 20077i bk6: 10a 20104i bk7: 12a 20099i bk8: 0a 20199i bk9: 0a 20200i bk10: 0a 20201i bk11: 0a 20201i bk12: 0a 20202i bk13: 0a 20204i bk14: 0a 20205i bk15: 0a 20205i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0027225
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20202 n_nop=20049 n_act=9 n_pre=1 n_req=83 n_rd=120 n_write=23 bw_util=0.01416
n_activity=1241 dram_eff=0.2305
bk0: 16a 20136i bk1: 12a 20165i bk2: 6a 20178i bk3: 14a 20155i bk4: 24a 20089i bk5: 26a 20046i bk6: 12a 20090i bk7: 10a 20118i bk8: 0a 20200i bk9: 0a 20200i bk10: 0a 20201i bk11: 0a 20202i bk12: 0a 20202i bk13: 0a 20204i bk14: 0a 20204i bk15: 0a 20204i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0042075
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20202 n_nop=20055 n_act=8 n_pre=0 n_req=80 n_rd=118 n_write=21 bw_util=0.01376
n_activity=1064 dram_eff=0.2613
bk0: 8a 20174i bk1: 12a 20151i bk2: 8a 20171i bk3: 16a 20131i bk4: 24a 20080i bk5: 30a 20007i bk6: 12a 20103i bk7: 8a 20132i bk8: 0a 20200i bk9: 0a 20200i bk10: 0a 20200i bk11: 0a 20201i bk12: 0a 20203i bk13: 0a 20203i bk14: 0a 20204i bk15: 0a 20205i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00495001
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20202 n_nop=20071 n_act=7 n_pre=0 n_req=74 n_rd=100 n_write=24 bw_util=0.01228
n_activity=996 dram_eff=0.249
bk0: 16a 20156i bk1: 6a 20168i bk2: 0a 20204i bk3: 2a 20185i bk4: 20a 20094i bk5: 36a 20009i bk6: 12a 20057i bk7: 8a 20133i bk8: 0a 20199i bk9: 0a 20199i bk10: 0a 20200i bk11: 0a 20203i bk12: 0a 20203i bk13: 0a 20203i bk14: 0a 20203i bk15: 0a 20203i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00569251
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20202 n_nop=20054 n_act=8 n_pre=0 n_req=81 n_rd=118 n_write=22 bw_util=0.01386
n_activity=1052 dram_eff=0.2662
bk0: 20a 20132i bk1: 6a 20174i bk2: 10a 20169i bk3: 14a 20149i bk4: 22a 20080i bk5: 28a 20051i bk6: 12a 20084i bk7: 6a 20131i bk8: 0a 20198i bk9: 0a 20198i bk10: 0a 20200i bk11: 0a 20201i bk12: 0a 20203i bk13: 0a 20204i bk14: 0a 20204i bk15: 0a 20204i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.004257

========= L2 cache stats =========
L2_cache_bank[0]: Access = 178, Miss = 35, Miss_rate = 0.197, Pending_hits = 10, Reservation_fails = 338
L2_cache_bank[1]: Access = 142, Miss = 33, Miss_rate = 0.232, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 138, Miss = 25, Miss_rate = 0.181, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[3]: Access = 108, Miss = 24, Miss_rate = 0.222, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 167, Miss = 29, Miss_rate = 0.174, Pending_hits = 4, Reservation_fails = 101
L2_cache_bank[5]: Access = 532, Miss = 31, Miss_rate = 0.058, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[6]: Access = 127, Miss = 26, Miss_rate = 0.205, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[7]: Access = 140, Miss = 33, Miss_rate = 0.236, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 111, Miss = 24, Miss_rate = 0.216, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[9]: Access = 159, Miss = 26, Miss_rate = 0.164, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[10]: Access = 120, Miss = 32, Miss_rate = 0.267, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[11]: Access = 134, Miss = 27, Miss_rate = 0.201, Pending_hits = 1, Reservation_fails = 0
L2_total_cache_accesses = 2056
L2_total_cache_misses = 345
L2_total_cache_miss_rate = 0.1678
L2_total_cache_pending_hits = 25
L2_total_cache_reservation_fails = 439
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 398
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 213
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1216
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 10
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 126
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 61
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 5
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 330
L2_cache_data_port_util = 0.017
L2_cache_fill_port_util = 0.008

icnt_total_pkts_mem_to_simt=4842
icnt_total_pkts_simt_to_mem=3408
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (14 samples)
	minimum = nan (14 samples)
	maximum = -nan (14 samples)
Network latency average = -nan (14 samples)
	minimum = nan (14 samples)
	maximum = -nan (14 samples)
Flit latency average = -nan (14 samples)
	minimum = nan (14 samples)
	maximum = -nan (14 samples)
Fragmentation average = -nan (14 samples)
	minimum = nan (14 samples)
	maximum = -nan (14 samples)
Injected packet rate average = -nan (14 samples)
	minimum = -nan (14 samples)
	maximum = -nan (14 samples)
Accepted packet rate average = -nan (14 samples)
	minimum = -nan (14 samples)
	maximum = -nan (14 samples)
Injected flit rate average = -nan (14 samples)
	minimum = -nan (14 samples)
	maximum = -nan (14 samples)
Accepted flit rate average = -nan (14 samples)
	minimum = -nan (14 samples)
	maximum = -nan (14 samples)
Injected packet size average = -nan (14 samples)
Accepted packet size average = -nan (14 samples)
Hops average = -nan (14 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------

GPGPU-Sim PTX: cudaLaunch for 0x0x403f40 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (16,1,1) blockDim = (256,1,1) 
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 15306
gpu_tot_sim_insn = 343461
gpu_tot_ipc =      22.4396
gpu_tot_issued_cta = 48
max_total_param_size = 0
gpu_stall_dramfull = 362
gpu_stall_icnt2sh    = 226
gpu_total_sim_rate=28621

========= Core RFC stats =========
	Total RFC Accesses     = 35450
	Total RFC Misses       = 17417
	Total RFC Read Misses  = 7706
	Total RFC Write Misses = 9711
	Total RFC Evictions    = 13010

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 11612
	L1I_total_cache_misses = 455
	L1I_total_cache_miss_rate = 0.0392
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 398, Miss = 179, Miss_rate = 0.450, Pending_hits = 31, Reservation_fails = 0
	L1D_cache_core[1]: Access = 314, Miss = 143, Miss_rate = 0.455, Pending_hits = 30, Reservation_fails = 0
	L1D_cache_core[2]: Access = 364, Miss = 160, Miss_rate = 0.440, Pending_hits = 31, Reservation_fails = 0
	L1D_cache_core[3]: Access = 320, Miss = 142, Miss_rate = 0.444, Pending_hits = 34, Reservation_fails = 0
	L1D_cache_core[4]: Access = 244, Miss = 108, Miss_rate = 0.443, Pending_hits = 23, Reservation_fails = 0
	L1D_cache_core[5]: Access = 176, Miss = 79, Miss_rate = 0.449, Pending_hits = 21, Reservation_fails = 0
	L1D_cache_core[6]: Access = 369, Miss = 171, Miss_rate = 0.463, Pending_hits = 26, Reservation_fails = 0
	L1D_cache_core[7]: Access = 232, Miss = 105, Miss_rate = 0.453, Pending_hits = 22, Reservation_fails = 0
	L1D_cache_core[8]: Access = 282, Miss = 124, Miss_rate = 0.440, Pending_hits = 23, Reservation_fails = 0
	L1D_cache_core[9]: Access = 316, Miss = 143, Miss_rate = 0.453, Pending_hits = 25, Reservation_fails = 0
	L1D_cache_core[10]: Access = 202, Miss = 91, Miss_rate = 0.450, Pending_hits = 21, Reservation_fails = 0
	L1D_cache_core[11]: Access = 466, Miss = 204, Miss_rate = 0.438, Pending_hits = 27, Reservation_fails = 0
	L1D_cache_core[12]: Access = 236, Miss = 109, Miss_rate = 0.462, Pending_hits = 23, Reservation_fails = 0
	L1D_cache_core[13]: Access = 168, Miss = 78, Miss_rate = 0.464, Pending_hits = 22, Reservation_fails = 0
	L1D_cache_core[14]: Access = 112, Miss = 46, Miss_rate = 0.411, Pending_hits = 19, Reservation_fails = 0
	L1D_total_cache_accesses = 4199
	L1D_total_cache_misses = 1882
	L1D_total_cache_miss_rate = 0.4482
	L1D_total_cache_pending_hits = 378
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.018
	L1D_cache_fill_port_util = 0.006
L1C_cache:
	L1C_total_cache_accesses = 2688
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.1786
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3420
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1855
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 378
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 614
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 2208
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3420
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 84
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1268
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 11157
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 455
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
378, 84, 84, 162, 258, 234, 234, 290, 
gpgpu_n_tot_thrd_icount = 694528
gpgpu_n_tot_w_icount = 21704
gpgpu_n_stall_shd_mem = 3699
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 614
gpgpu_n_mem_write_global = 1352
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 14838
gpgpu_n_store_insn = 1414
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 86016
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3420
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3420
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 279
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4885	W0_Idle:84455	W0_Scoreboard:106060	W1:9850	W2:834	W3:268	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:10752
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4912 {8:614,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 54080 {40:1352,}
traffic_breakdown_coretomem[INST_ACC_R] = 600 {8:75,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 83504 {136:614,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 10816 {8:1352,}
traffic_breakdown_memtocore[INST_ACC_R] = 10200 {136:75,}
maxmrqlatency = 19 
maxdqlatency = 0 
maxmflatency = 290 
averagemflatency = 165 
max_icnt2mem_latency = 67 
max_icnt2sh_latency = 15305 
mrq_lat_table:414 	11 	30 	24 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1743 	238 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	1818 	189 	48 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	517 	104 	8 	0 	0 	0 	0 	2 	9 	43 	1298 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	24 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       962         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1485         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1418         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  3.250000       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  3.500000       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  4.000000       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:       inf       inf      -nan       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 481/8 = 60.125000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        13         8         5         4        11        15         6         6         0         0         0         0         0         0         0         0 
dram[1]:         7         5         3         2        10        11         5         6         0         0         0         0         0         0         0         0 
dram[2]:         8         6         3         7        12        13         6         5         0         0         0         0         0         0         0         0 
dram[3]:         4         6         4         8        12        15         6         4         0         0         0         0         0         0         0         0 
dram[4]:         8         3         0         1        10        18         6         4         0         0         0         0         0         0         0         0 
dram[5]:        10         3         5         7        11        14         6         3         0         0         0         0         0         0         0         0 
total reads: 345
min_bank_accesses = 0!
chip skew: 68/49 = 1.39
number of total write accesses:
dram[0]:         0         0         0         0         5         6         7         6         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         4         6         6         6         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         4         7         7         5         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         5         6         6         4         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         5         8         7         4         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         5         6         7         4         0         0         0         0         0         0         0         0 
total reads: 136
min_bank_accesses = 0!
chip skew: 24/21 = 1.14
average mf latency per bank:
dram[0]:        506       285       266       262       902       794       344       339    none      none      none      none      none      none      none      none  
dram[1]:        188       270       263       266       940       717       291       352    none      none      none      none      none      none      none      none  
dram[2]:        230       261       261       264      1085       925       396      5956    none      none      none      none      none      none      none      none  
dram[3]:        310       267       268       266       910       845       299       301    none      none      none      none      none      none      none      none  
dram[4]:        265       265    none         274       864       853       280       337    none      none      none      none      none      none      none      none  
dram[5]:        271       276       261       262       769       893       353       267    none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        278       279       273       268       269       270       265       252         0         0         0         0         0         0         0         0
dram[1]:        277       290       268       269       276       270       258       253         0         0         0         0         0         0         0         0
dram[2]:        277       268       268       270       270       274       257       252         0         0         0         0         0         0         0         0
dram[3]:        287       274       280       278       281       272       251       252         0         0         0         0         0         0         0         0
dram[4]:        272       268         0       274       270       287       288       251         0         0         0         0         0         0         0         0
dram[5]:        287       279       268       268       270       270       263       268         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20202 n_nop=20028 n_act=11 n_pre=3 n_req=92 n_rd=136 n_write=24 bw_util=0.01584
n_activity=1370 dram_eff=0.2336
bk0: 26a 20064i bk1: 16a 20143i bk2: 10a 20163i bk3: 8a 20169i bk4: 22a 20083i bk5: 30a 20058i bk6: 12a 20064i bk7: 12a 20101i bk8: 0a 20199i bk9: 0a 20200i bk10: 0a 20202i bk11: 0a 20202i bk12: 0a 20202i bk13: 0a 20204i bk14: 0a 20205i bk15: 0a 20205i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00534601
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20202 n_nop=20072 n_act=9 n_pre=1 n_req=71 n_rd=98 n_write=22 bw_util=0.01188
n_activity=1122 dram_eff=0.2139
bk0: 14a 20140i bk1: 10a 20168i bk2: 6a 20178i bk3: 4a 20181i bk4: 20a 20105i bk5: 22a 20077i bk6: 10a 20104i bk7: 12a 20099i bk8: 0a 20199i bk9: 0a 20200i bk10: 0a 20201i bk11: 0a 20201i bk12: 0a 20202i bk13: 0a 20204i bk14: 0a 20205i bk15: 0a 20205i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0027225
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20202 n_nop=20049 n_act=9 n_pre=1 n_req=83 n_rd=120 n_write=23 bw_util=0.01416
n_activity=1241 dram_eff=0.2305
bk0: 16a 20136i bk1: 12a 20165i bk2: 6a 20178i bk3: 14a 20155i bk4: 24a 20089i bk5: 26a 20046i bk6: 12a 20090i bk7: 10a 20118i bk8: 0a 20200i bk9: 0a 20200i bk10: 0a 20201i bk11: 0a 20202i bk12: 0a 20202i bk13: 0a 20204i bk14: 0a 20204i bk15: 0a 20204i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0042075
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20202 n_nop=20055 n_act=8 n_pre=0 n_req=80 n_rd=118 n_write=21 bw_util=0.01376
n_activity=1064 dram_eff=0.2613
bk0: 8a 20174i bk1: 12a 20151i bk2: 8a 20171i bk3: 16a 20131i bk4: 24a 20080i bk5: 30a 20007i bk6: 12a 20103i bk7: 8a 20132i bk8: 0a 20200i bk9: 0a 20200i bk10: 0a 20200i bk11: 0a 20201i bk12: 0a 20203i bk13: 0a 20203i bk14: 0a 20204i bk15: 0a 20205i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00495001
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20202 n_nop=20071 n_act=7 n_pre=0 n_req=74 n_rd=100 n_write=24 bw_util=0.01228
n_activity=996 dram_eff=0.249
bk0: 16a 20156i bk1: 6a 20168i bk2: 0a 20204i bk3: 2a 20185i bk4: 20a 20094i bk5: 36a 20009i bk6: 12a 20057i bk7: 8a 20133i bk8: 0a 20199i bk9: 0a 20199i bk10: 0a 20200i bk11: 0a 20203i bk12: 0a 20203i bk13: 0a 20203i bk14: 0a 20203i bk15: 0a 20203i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00569251
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20202 n_nop=20054 n_act=8 n_pre=0 n_req=81 n_rd=118 n_write=22 bw_util=0.01386
n_activity=1052 dram_eff=0.2662
bk0: 20a 20132i bk1: 6a 20174i bk2: 10a 20169i bk3: 14a 20149i bk4: 22a 20080i bk5: 28a 20051i bk6: 12a 20084i bk7: 6a 20131i bk8: 0a 20198i bk9: 0a 20198i bk10: 0a 20200i bk11: 0a 20201i bk12: 0a 20203i bk13: 0a 20204i bk14: 0a 20204i bk15: 0a 20204i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.004257

========= L2 cache stats =========
L2_cache_bank[0]: Access = 178, Miss = 35, Miss_rate = 0.197, Pending_hits = 10, Reservation_fails = 338
L2_cache_bank[1]: Access = 142, Miss = 33, Miss_rate = 0.232, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 138, Miss = 25, Miss_rate = 0.181, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[3]: Access = 108, Miss = 24, Miss_rate = 0.222, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 167, Miss = 29, Miss_rate = 0.174, Pending_hits = 4, Reservation_fails = 101
L2_cache_bank[5]: Access = 532, Miss = 31, Miss_rate = 0.058, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[6]: Access = 127, Miss = 26, Miss_rate = 0.205, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[7]: Access = 140, Miss = 33, Miss_rate = 0.236, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 111, Miss = 24, Miss_rate = 0.216, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[9]: Access = 159, Miss = 26, Miss_rate = 0.164, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[10]: Access = 120, Miss = 32, Miss_rate = 0.267, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[11]: Access = 134, Miss = 27, Miss_rate = 0.201, Pending_hits = 1, Reservation_fails = 0
L2_total_cache_accesses = 2056
L2_total_cache_misses = 345
L2_total_cache_miss_rate = 0.1678
L2_total_cache_pending_hits = 25
L2_total_cache_reservation_fails = 439
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 398
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 213
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1216
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 10
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 126
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 61
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 5
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 330
L2_cache_data_port_util = 0.017
L2_cache_fill_port_util = 0.008

icnt_total_pkts_mem_to_simt=4842
icnt_total_pkts_simt_to_mem=3408
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (15 samples)
	minimum = nan (15 samples)
	maximum = -nan (15 samples)
Network latency average = -nan (15 samples)
	minimum = nan (15 samples)
	maximum = -nan (15 samples)
Flit latency average = -nan (15 samples)
	minimum = nan (15 samples)
	maximum = -nan (15 samples)
Fragmentation average = -nan (15 samples)
	minimum = nan (15 samples)
	maximum = -nan (15 samples)
Injected packet rate average = -nan (15 samples)
	minimum = -nan (15 samples)
	maximum = -nan (15 samples)
Accepted packet rate average = -nan (15 samples)
	minimum = -nan (15 samples)
	maximum = -nan (15 samples)
Injected flit rate average = -nan (15 samples)
	minimum = -nan (15 samples)
	maximum = -nan (15 samples)
Accepted flit rate average = -nan (15 samples)
	minimum = -nan (15 samples)
	maximum = -nan (15 samples)
Injected packet size average = -nan (15 samples)
Accepted packet size average = -nan (15 samples)
Hops average = -nan (15 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,15306)
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,15306)
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,15306)
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,15306)
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,15306)
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,15306)
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,15306)
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,15306)
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,15306)
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,15306)
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,15306)
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,15306)
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,15306)
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,15306)
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,15306)
GPGPU-Sim uArch: core:  4, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,15306)
GPGPU-Sim PTX: 400000 instructions simulated : ctaid=(13,0,0) tid=(125,0,0)
GPGPU-Sim uArch: cycles simulated: 15806  inst.: 452239 (ipc=217.6) sim_rate=34787 (inst/sec) elapsed = 0:0:00:13 / Thu Apr 12 15:17:35 2018
GPGPU-Sim uArch: cycles simulated: 16806  inst.: 463331 (ipc=79.9) sim_rate=33095 (inst/sec) elapsed = 0:0:00:14 / Thu Apr 12 15:17:36 2018
GPGPU-Sim uArch: cycles simulated: 17806  inst.: 476800 (ipc=53.3) sim_rate=31786 (inst/sec) elapsed = 0:0:00:15 / Thu Apr 12 15:17:37 2018
GPGPU-Sim PTX: 500000 instructions simulated : ctaid=(2,0,0) tid=(154,0,0)
GPGPU-Sim uArch: cycles simulated: 19306  inst.: 495748 (ipc=38.1) sim_rate=30984 (inst/sec) elapsed = 0:0:00:16 / Thu Apr 12 15:17:38 2018
GPGPU-Sim uArch: Shader 1 finished CTA #0 (4367,15306), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (last released kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (4492,15306), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (last released kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (4825,15306), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (last released kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (4834,15306), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (last released kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (4852,15306), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (last released kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (4903,15306), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (last released kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (4981,15306), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (last released kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (4990,15306), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (last released kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (5096,15306), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (last released kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (5099,15306), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (last released kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (5231,15306), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (last released kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (5487,15306), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (last released kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 20806  inst.: 506986 (ipc=29.7) sim_rate=29822 (inst/sec) elapsed = 0:0:00:17 / Thu Apr 12 15:17:39 2018
GPGPU-Sim uArch: Shader 10 finished CTA #0 (5510,15306), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (last released kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (5564,15306), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (last released kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (5682,15306), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (6257,15306), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (last released kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 4.
Destroy streams for kernel 4: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 4 
gpu_sim_cycle = 6258
gpu_sim_insn = 164389
gpu_ipc =      26.2686
gpu_tot_sim_cycle = 21564
gpu_tot_sim_insn = 507850
gpu_tot_ipc =      23.5508
gpu_tot_issued_cta = 64
max_total_param_size = 0
gpu_stall_dramfull = 362
gpu_stall_icnt2sh    = 1816
gpu_total_sim_rate=29873

========= Core RFC stats =========
	Total RFC Accesses     = 90333
	Total RFC Misses       = 47624
	Total RFC Read Misses  = 22223
	Total RFC Write Misses = 25401
	Total RFC Evictions    = 31678

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 27555
	L1I_total_cache_misses = 455
	L1I_total_cache_miss_rate = 0.0165
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 1127, Miss = 470, Miss_rate = 0.417, Pending_hits = 51, Reservation_fails = 1585
	L1D_cache_core[1]: Access = 1074, Miss = 431, Miss_rate = 0.401, Pending_hits = 53, Reservation_fails = 1182
	L1D_cache_core[2]: Access = 1140, Miss = 465, Miss_rate = 0.408, Pending_hits = 48, Reservation_fails = 1455
	L1D_cache_core[3]: Access = 1389, Miss = 578, Miss_rate = 0.416, Pending_hits = 58, Reservation_fails = 2264
	L1D_cache_core[4]: Access = 1902, Miss = 775, Miss_rate = 0.407, Pending_hits = 82, Reservation_fails = 2634
	L1D_cache_core[5]: Access = 1083, Miss = 445, Miss_rate = 0.411, Pending_hits = 48, Reservation_fails = 2033
	L1D_cache_core[6]: Access = 1345, Miss = 585, Miss_rate = 0.435, Pending_hits = 49, Reservation_fails = 2007
	L1D_cache_core[7]: Access = 1135, Miss = 478, Miss_rate = 0.421, Pending_hits = 43, Reservation_fails = 1556
	L1D_cache_core[8]: Access = 1137, Miss = 473, Miss_rate = 0.416, Pending_hits = 45, Reservation_fails = 1754
	L1D_cache_core[9]: Access = 1067, Miss = 453, Miss_rate = 0.425, Pending_hits = 43, Reservation_fails = 1744
	L1D_cache_core[10]: Access = 1170, Miss = 499, Miss_rate = 0.426, Pending_hits = 47, Reservation_fails = 1784
	L1D_cache_core[11]: Access = 1265, Miss = 524, Miss_rate = 0.414, Pending_hits = 53, Reservation_fails = 1675
	L1D_cache_core[12]: Access = 1071, Miss = 442, Miss_rate = 0.413, Pending_hits = 50, Reservation_fails = 1717
	L1D_cache_core[13]: Access = 961, Miss = 412, Miss_rate = 0.429, Pending_hits = 50, Reservation_fails = 1956
	L1D_cache_core[14]: Access = 1092, Miss = 467, Miss_rate = 0.428, Pending_hits = 50, Reservation_fails = 2217
	L1D_total_cache_accesses = 17958
	L1D_total_cache_misses = 7497
	L1D_total_cache_miss_rate = 0.4175
	L1D_total_cache_pending_hits = 770
	L1D_total_cache_reservation_fails = 27563
	L1D_cache_data_port_util = 0.052
	L1D_cache_fill_port_util = 0.009
L1C_cache:
	L1C_total_cache_accesses = 3584
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.1339
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3420
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 9408
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 763
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1590
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3033
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 3104
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3420
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 283
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 7
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 5907
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 24530
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 27100
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 455
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
564, 318, 334, 190, 508, 420, 396, 572, 
gpgpu_n_tot_thrd_icount = 1650048
gpgpu_n_tot_w_icount = 51564
gpgpu_n_stall_shd_mem = 36321
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1590
gpgpu_n_mem_write_global = 6197
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 30761
gpgpu_n_store_insn = 7563
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 114688
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3420
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3420
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 32901
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:48369	W0_Idle:93610	W0_Scoreboard:176567	W1:20182	W2:7774	W3:5442	W4:2510	W5:1054	W6:266	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:14336
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 12720 {8:1590,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 248264 {40:6191,72:3,136:3,}
traffic_breakdown_coretomem[INST_ACC_R] = 600 {8:75,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 216240 {136:1590,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 49576 {8:6197,}
traffic_breakdown_memtocore[INST_ACC_R] = 10200 {136:75,}
maxmrqlatency = 90 
maxdqlatency = 0 
maxmflatency = 565 
averagemflatency = 250 
max_icnt2mem_latency = 408 
max_icnt2sh_latency = 21563 
mrq_lat_table:681 	43 	64 	65 	47 	33 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3764 	4029 	9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	2797 	538 	549 	675 	2727 	591 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	994 	514 	86 	11 	0 	0 	0 	2 	9 	43 	1542 	4601 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	28 	15 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       962         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1485         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1418         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  6.000000       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 13.500000       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 12.500000       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 940/8 = 117.500000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        24        23        14        13        20        24         6         6         0         0         0         0         0         0         0         0 
dram[1]:        27        25        19        17        18        15         6         6         0         0         0         0         0         0         0         0 
dram[2]:        25        25        12        19        20        20         6         5         0         0         0         0         0         0         0         0 
dram[3]:        21        24        13        20        19        22         6         4         0         0         0         0         0         0         0         0 
dram[4]:        26        24        15        17        18        27         6         4         0         0         0         0         0         0         0         0 
dram[5]:        25        24        18        21        20        21         6         4         0         0         0         0         0         0         0         0 
total reads: 800
min_bank_accesses = 0!
chip skew: 139/129 = 1.08
number of total write accesses:
dram[0]:         0         0         0         0         5         6         7         6         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         4         6         8         6         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         4         7         7         5         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         5         6         6         4         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         5         8         7         4         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         6         6         7         5         0         0         0         0         0         0         0         0 
total reads: 140
min_bank_accesses = 0!
chip skew: 24/21 = 1.14
average mf latency per bank:
dram[0]:        439       340       343       287      3157      2580      2322      2449    none      none      none      none      none      none      none      none  
dram[1]:        300       336       341       348      3537      4147      1853      2441    none      none      none      none      none      none      none      none  
dram[2]:        343       328       299       317      3529      4849      2400     37676    none      none      none      none      none      none      none      none  
dram[3]:        347       351       328       326      3298      4268      2716      1866    none      none      none      none      none      none      none      none  
dram[4]:        345       313       313       332      3323      3402      2233      2088    none      none      none      none      none      none      none      none  
dram[5]:        324       328       331       301      2986      4219      2549      2125    none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        327       469       467       302       492       478       468       413         0         0         0         0         0         0         0         0
dram[1]:        345       524       454       447       452       470       440       451         0         0         0         0         0         0         0         0
dram[2]:        353       350       469       463       480       538       470       538         0         0         0         0         0         0         0         0
dram[3]:        410       397       425       561       538       460       452       449         0         0         0         0         0         0         0         0
dram[4]:        330       465       379       523       443       477       535       466         0         0         0         0         0         0         0         0
dram[5]:        464       359       434       565       450       474       478       445         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28462 n_nop=28164 n_act=11 n_pre=3 n_req=154 n_rd=260 n_write=24 bw_util=0.01996
n_activity=1855 dram_eff=0.3062
bk0: 48a 28266i bk1: 46a 28285i bk2: 28a 28371i bk3: 26a 28325i bk4: 40a 28282i bk5: 48a 28237i bk6: 12a 28324i bk7: 12a 28361i bk8: 0a 28459i bk9: 0a 28460i bk10: 0a 28462i bk11: 0a 28462i bk12: 0a 28462i bk13: 0a 28464i bk14: 0a 28465i bk15: 0a 28465i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0107863
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28462 n_nop=28162 n_act=9 n_pre=1 n_req=157 n_rd=266 n_write=24 bw_util=0.02038
n_activity=1757 dram_eff=0.3301
bk0: 54a 28282i bk1: 50a 28242i bk2: 38a 28317i bk3: 34a 28235i bk4: 36a 28318i bk5: 30a 28314i bk6: 12a 28348i bk7: 12a 28359i bk8: 0a 28459i bk9: 0a 28460i bk10: 0a 28461i bk11: 0a 28461i bk12: 0a 28462i bk13: 0a 28464i bk14: 0a 28465i bk15: 0a 28465i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0334832
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28462 n_nop=28165 n_act=9 n_pre=1 n_req=155 n_rd=264 n_write=23 bw_util=0.02017
n_activity=1722 dram_eff=0.3333
bk0: 50a 28307i bk1: 50a 28218i bk2: 24a 28378i bk3: 38a 28282i bk4: 40a 28298i bk5: 40a 28261i bk6: 12a 28350i bk7: 10a 28378i bk8: 0a 28460i bk9: 0a 28460i bk10: 0a 28461i bk11: 0a 28462i bk12: 0a 28462i bk13: 0a 28464i bk14: 0a 28464i bk15: 0a 28464i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0263158
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28462 n_nop=28175 n_act=8 n_pre=0 n_req=150 n_rd=258 n_write=21 bw_util=0.01961
n_activity=1496 dram_eff=0.373
bk0: 42a 28331i bk1: 48a 28233i bk2: 26a 28310i bk3: 40a 28215i bk4: 38a 28299i bk5: 44a 28214i bk6: 12a 28363i bk7: 8a 28392i bk8: 0a 28460i bk9: 0a 28460i bk10: 0a 28460i bk11: 0a 28461i bk12: 0a 28463i bk13: 0a 28463i bk14: 0a 28464i bk15: 0a 28465i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.034467
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28462 n_nop=28156 n_act=8 n_pre=0 n_req=161 n_rd=274 n_write=24 bw_util=0.02094
n_activity=1611 dram_eff=0.37
bk0: 52a 28313i bk1: 48a 28240i bk2: 30a 28285i bk3: 34a 28218i bk4: 36a 28312i bk5: 54a 28212i bk6: 12a 28316i bk7: 8a 28392i bk8: 0a 28458i bk9: 0a 28459i bk10: 0a 28460i bk11: 0a 28463i bk12: 0a 28463i bk13: 0a 28464i bk14: 0a 28464i bk15: 0a 28464i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0499965
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28462 n_nop=28152 n_act=8 n_pre=0 n_req=163 n_rd=278 n_write=24 bw_util=0.02122
n_activity=1676 dram_eff=0.3604
bk0: 50a 28309i bk1: 48a 28243i bk2: 36a 28316i bk3: 42a 28226i bk4: 40a 28282i bk5: 42a 28260i bk6: 12a 28344i bk7: 8a 28376i bk8: 0a 28458i bk9: 0a 28458i bk10: 0a 28460i bk11: 0a 28461i bk12: 0a 28463i bk13: 0a 28464i bk14: 0a 28464i bk15: 0a 28464i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0275806

========= L2 cache stats =========
L2_cache_bank[0]: Access = 549, Miss = 64, Miss_rate = 0.117, Pending_hits = 10, Reservation_fails = 338
L2_cache_bank[1]: Access = 484, Miss = 66, Miss_rate = 0.136, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 507, Miss = 70, Miss_rate = 0.138, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[3]: Access = 515, Miss = 63, Miss_rate = 0.122, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 549, Miss = 63, Miss_rate = 0.115, Pending_hits = 4, Reservation_fails = 101
L2_cache_bank[5]: Access = 1969, Miss = 69, Miss_rate = 0.035, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[6]: Access = 500, Miss = 59, Miss_rate = 0.118, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[7]: Access = 609, Miss = 70, Miss_rate = 0.115, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 481, Miss = 65, Miss_rate = 0.135, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[9]: Access = 613, Miss = 72, Miss_rate = 0.117, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[10]: Access = 506, Miss = 69, Miss_rate = 0.136, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[11]: Access = 595, Miss = 70, Miss_rate = 0.118, Pending_hits = 1, Reservation_fails = 0
L2_total_cache_accesses = 7877
L2_total_cache_misses = 800
L2_total_cache_miss_rate = 0.1016
L2_total_cache_pending_hits = 26
L2_total_cache_reservation_fails = 439
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 922
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 665
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 6057
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 11
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 129
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 61
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 5
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 330
L2_cache_data_port_util = 0.039
L2_cache_fill_port_util = 0.012

icnt_total_pkts_mem_to_simt=14567
icnt_total_pkts_simt_to_mem=14086
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 42.3166
	minimum = 6
	maximum = 257
Network latency average = 24.645
	minimum = 6
	maximum = 178
Slowest packet = 6819
Flit latency average = 25.6717
	minimum = 6
	maximum = 177
Slowest flit = 23238
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0689014
	minimum = 0.0482582 (at node 1)
	maximum = 0.229626 (at node 20)
Accepted packet rate average = 0.0689014
	minimum = 0.0482582 (at node 1)
	maximum = 0.229626 (at node 20)
Injected flit rate average = 0.120752
	minimum = 0.0883669 (at node 1)
	maximum = 0.278843 (at node 20)
Accepted flit rate average= 0.120752
	minimum = 0.0798977 (at node 2)
	maximum = 0.447427 (at node 20)
Injected packet length average = 1.75253
Accepted packet length average = 1.75253
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (16 samples)
	minimum = nan (16 samples)
	maximum = -nan (16 samples)
Network latency average = -nan (16 samples)
	minimum = nan (16 samples)
	maximum = -nan (16 samples)
Flit latency average = -nan (16 samples)
	minimum = nan (16 samples)
	maximum = -nan (16 samples)
Fragmentation average = -nan (16 samples)
	minimum = nan (16 samples)
	maximum = -nan (16 samples)
Injected packet rate average = -nan (16 samples)
	minimum = -nan (16 samples)
	maximum = -nan (16 samples)
Accepted packet rate average = -nan (16 samples)
	minimum = -nan (16 samples)
	maximum = -nan (16 samples)
Injected flit rate average = -nan (16 samples)
	minimum = -nan (16 samples)
	maximum = -nan (16 samples)
Accepted flit rate average = -nan (16 samples)
	minimum = -nan (16 samples)
	maximum = -nan (16 samples)
Injected packet size average = -nan (16 samples)
Accepted packet size average = -nan (16 samples)
Hops average = -nan (16 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 17 sec (17 sec)
gpgpu_simulation_rate = 29873 (inst/sec)
gpgpu_simulation_rate = 1268 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 21564
gpu_tot_sim_insn = 507850
gpu_tot_ipc =      23.5508
gpu_tot_issued_cta = 64
max_total_param_size = 0
gpu_stall_dramfull = 362
gpu_stall_icnt2sh    = 1816
gpu_total_sim_rate=29873

========= Core RFC stats =========
	Total RFC Accesses     = 90333
	Total RFC Misses       = 47624
	Total RFC Read Misses  = 22223
	Total RFC Write Misses = 25401
	Total RFC Evictions    = 31678

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 27555
	L1I_total_cache_misses = 455
	L1I_total_cache_miss_rate = 0.0165
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 1127, Miss = 470, Miss_rate = 0.417, Pending_hits = 51, Reservation_fails = 1585
	L1D_cache_core[1]: Access = 1074, Miss = 431, Miss_rate = 0.401, Pending_hits = 53, Reservation_fails = 1182
	L1D_cache_core[2]: Access = 1140, Miss = 465, Miss_rate = 0.408, Pending_hits = 48, Reservation_fails = 1455
	L1D_cache_core[3]: Access = 1389, Miss = 578, Miss_rate = 0.416, Pending_hits = 58, Reservation_fails = 2264
	L1D_cache_core[4]: Access = 1902, Miss = 775, Miss_rate = 0.407, Pending_hits = 82, Reservation_fails = 2634
	L1D_cache_core[5]: Access = 1083, Miss = 445, Miss_rate = 0.411, Pending_hits = 48, Reservation_fails = 2033
	L1D_cache_core[6]: Access = 1345, Miss = 585, Miss_rate = 0.435, Pending_hits = 49, Reservation_fails = 2007
	L1D_cache_core[7]: Access = 1135, Miss = 478, Miss_rate = 0.421, Pending_hits = 43, Reservation_fails = 1556
	L1D_cache_core[8]: Access = 1137, Miss = 473, Miss_rate = 0.416, Pending_hits = 45, Reservation_fails = 1754
	L1D_cache_core[9]: Access = 1067, Miss = 453, Miss_rate = 0.425, Pending_hits = 43, Reservation_fails = 1744
	L1D_cache_core[10]: Access = 1170, Miss = 499, Miss_rate = 0.426, Pending_hits = 47, Reservation_fails = 1784
	L1D_cache_core[11]: Access = 1265, Miss = 524, Miss_rate = 0.414, Pending_hits = 53, Reservation_fails = 1675
	L1D_cache_core[12]: Access = 1071, Miss = 442, Miss_rate = 0.413, Pending_hits = 50, Reservation_fails = 1717
	L1D_cache_core[13]: Access = 961, Miss = 412, Miss_rate = 0.429, Pending_hits = 50, Reservation_fails = 1956
	L1D_cache_core[14]: Access = 1092, Miss = 467, Miss_rate = 0.428, Pending_hits = 50, Reservation_fails = 2217
	L1D_total_cache_accesses = 17958
	L1D_total_cache_misses = 7497
	L1D_total_cache_miss_rate = 0.4175
	L1D_total_cache_pending_hits = 770
	L1D_total_cache_reservation_fails = 27563
	L1D_cache_data_port_util = 0.052
	L1D_cache_fill_port_util = 0.009
L1C_cache:
	L1C_total_cache_accesses = 3584
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.1339
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3420
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 9408
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 763
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1590
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3033
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 3104
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3420
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 283
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 7
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 5907
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 24530
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 27100
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 455
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
564, 318, 334, 190, 508, 420, 396, 572, 
gpgpu_n_tot_thrd_icount = 1650048
gpgpu_n_tot_w_icount = 51564
gpgpu_n_stall_shd_mem = 36321
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1590
gpgpu_n_mem_write_global = 6197
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 30761
gpgpu_n_store_insn = 7563
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 114688
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3420
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3420
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 32901
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:48369	W0_Idle:93610	W0_Scoreboard:176567	W1:20182	W2:7774	W3:5442	W4:2510	W5:1054	W6:266	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:14336
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 12720 {8:1590,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 248264 {40:6191,72:3,136:3,}
traffic_breakdown_coretomem[INST_ACC_R] = 600 {8:75,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 216240 {136:1590,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 49576 {8:6197,}
traffic_breakdown_memtocore[INST_ACC_R] = 10200 {136:75,}
maxmrqlatency = 90 
maxdqlatency = 0 
maxmflatency = 565 
averagemflatency = 250 
max_icnt2mem_latency = 408 
max_icnt2sh_latency = 21563 
mrq_lat_table:681 	43 	64 	65 	47 	33 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3764 	4029 	9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	2797 	538 	549 	675 	2727 	591 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	994 	514 	86 	11 	0 	0 	0 	2 	9 	43 	1542 	4601 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	29 	15 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       962         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1485         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1418         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  6.000000       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 13.500000       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 12.500000       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 940/8 = 117.500000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        24        23        14        13        20        24         6         6         0         0         0         0         0         0         0         0 
dram[1]:        27        25        19        17        18        15         6         6         0         0         0         0         0         0         0         0 
dram[2]:        25        25        12        19        20        20         6         5         0         0         0         0         0         0         0         0 
dram[3]:        21        24        13        20        19        22         6         4         0         0         0         0         0         0         0         0 
dram[4]:        26        24        15        17        18        27         6         4         0         0         0         0         0         0         0         0 
dram[5]:        25        24        18        21        20        21         6         4         0         0         0         0         0         0         0         0 
total reads: 800
min_bank_accesses = 0!
chip skew: 139/129 = 1.08
number of total write accesses:
dram[0]:         0         0         0         0         5         6         7         6         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         4         6         8         6         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         4         7         7         5         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         5         6         6         4         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         5         8         7         4         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         6         6         7         5         0         0         0         0         0         0         0         0 
total reads: 140
min_bank_accesses = 0!
chip skew: 24/21 = 1.14
average mf latency per bank:
dram[0]:        439       340       343       287      3157      2580      2322      2449    none      none      none      none      none      none      none      none  
dram[1]:        300       336       341       348      3537      4147      1853      2441    none      none      none      none      none      none      none      none  
dram[2]:        343       328       299       317      3529      4849      2400     37676    none      none      none      none      none      none      none      none  
dram[3]:        347       351       328       326      3298      4268      2716      1866    none      none      none      none      none      none      none      none  
dram[4]:        345       313       313       332      3323      3402      2233      2088    none      none      none      none      none      none      none      none  
dram[5]:        324       328       331       301      2986      4219      2549      2125    none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        327       469       467       302       492       478       468       413         0         0         0         0         0         0         0         0
dram[1]:        345       524       454       447       452       470       440       451         0         0         0         0         0         0         0         0
dram[2]:        353       350       469       463       480       538       470       538         0         0         0         0         0         0         0         0
dram[3]:        410       397       425       561       538       460       452       449         0         0         0         0         0         0         0         0
dram[4]:        330       465       379       523       443       477       535       466         0         0         0         0         0         0         0         0
dram[5]:        464       359       434       565       450       474       478       445         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28462 n_nop=28164 n_act=11 n_pre=3 n_req=154 n_rd=260 n_write=24 bw_util=0.01996
n_activity=1855 dram_eff=0.3062
bk0: 48a 28266i bk1: 46a 28285i bk2: 28a 28371i bk3: 26a 28325i bk4: 40a 28282i bk5: 48a 28237i bk6: 12a 28324i bk7: 12a 28361i bk8: 0a 28459i bk9: 0a 28460i bk10: 0a 28462i bk11: 0a 28462i bk12: 0a 28462i bk13: 0a 28464i bk14: 0a 28465i bk15: 0a 28465i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0107863
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28462 n_nop=28162 n_act=9 n_pre=1 n_req=157 n_rd=266 n_write=24 bw_util=0.02038
n_activity=1757 dram_eff=0.3301
bk0: 54a 28282i bk1: 50a 28242i bk2: 38a 28317i bk3: 34a 28235i bk4: 36a 28318i bk5: 30a 28314i bk6: 12a 28348i bk7: 12a 28359i bk8: 0a 28459i bk9: 0a 28460i bk10: 0a 28461i bk11: 0a 28461i bk12: 0a 28462i bk13: 0a 28464i bk14: 0a 28465i bk15: 0a 28465i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0334832
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28462 n_nop=28165 n_act=9 n_pre=1 n_req=155 n_rd=264 n_write=23 bw_util=0.02017
n_activity=1722 dram_eff=0.3333
bk0: 50a 28307i bk1: 50a 28218i bk2: 24a 28378i bk3: 38a 28282i bk4: 40a 28298i bk5: 40a 28261i bk6: 12a 28350i bk7: 10a 28378i bk8: 0a 28460i bk9: 0a 28460i bk10: 0a 28461i bk11: 0a 28462i bk12: 0a 28462i bk13: 0a 28464i bk14: 0a 28464i bk15: 0a 28464i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0263158
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28462 n_nop=28175 n_act=8 n_pre=0 n_req=150 n_rd=258 n_write=21 bw_util=0.01961
n_activity=1496 dram_eff=0.373
bk0: 42a 28331i bk1: 48a 28233i bk2: 26a 28310i bk3: 40a 28215i bk4: 38a 28299i bk5: 44a 28214i bk6: 12a 28363i bk7: 8a 28392i bk8: 0a 28460i bk9: 0a 28460i bk10: 0a 28460i bk11: 0a 28461i bk12: 0a 28463i bk13: 0a 28463i bk14: 0a 28464i bk15: 0a 28465i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.034467
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28462 n_nop=28156 n_act=8 n_pre=0 n_req=161 n_rd=274 n_write=24 bw_util=0.02094
n_activity=1611 dram_eff=0.37
bk0: 52a 28313i bk1: 48a 28240i bk2: 30a 28285i bk3: 34a 28218i bk4: 36a 28312i bk5: 54a 28212i bk6: 12a 28316i bk7: 8a 28392i bk8: 0a 28458i bk9: 0a 28459i bk10: 0a 28460i bk11: 0a 28463i bk12: 0a 28463i bk13: 0a 28464i bk14: 0a 28464i bk15: 0a 28464i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0499965
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28462 n_nop=28152 n_act=8 n_pre=0 n_req=163 n_rd=278 n_write=24 bw_util=0.02122
n_activity=1676 dram_eff=0.3604
bk0: 50a 28309i bk1: 48a 28243i bk2: 36a 28316i bk3: 42a 28226i bk4: 40a 28282i bk5: 42a 28260i bk6: 12a 28344i bk7: 8a 28376i bk8: 0a 28458i bk9: 0a 28458i bk10: 0a 28460i bk11: 0a 28461i bk12: 0a 28463i bk13: 0a 28464i bk14: 0a 28464i bk15: 0a 28464i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0275806

========= L2 cache stats =========
L2_cache_bank[0]: Access = 549, Miss = 64, Miss_rate = 0.117, Pending_hits = 10, Reservation_fails = 338
L2_cache_bank[1]: Access = 484, Miss = 66, Miss_rate = 0.136, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 507, Miss = 70, Miss_rate = 0.138, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[3]: Access = 515, Miss = 63, Miss_rate = 0.122, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 549, Miss = 63, Miss_rate = 0.115, Pending_hits = 4, Reservation_fails = 101
L2_cache_bank[5]: Access = 1969, Miss = 69, Miss_rate = 0.035, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[6]: Access = 500, Miss = 59, Miss_rate = 0.118, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[7]: Access = 609, Miss = 70, Miss_rate = 0.115, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 481, Miss = 65, Miss_rate = 0.135, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[9]: Access = 613, Miss = 72, Miss_rate = 0.117, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[10]: Access = 506, Miss = 69, Miss_rate = 0.136, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[11]: Access = 595, Miss = 70, Miss_rate = 0.118, Pending_hits = 1, Reservation_fails = 0
L2_total_cache_accesses = 7877
L2_total_cache_misses = 800
L2_total_cache_miss_rate = 0.1016
L2_total_cache_pending_hits = 26
L2_total_cache_reservation_fails = 439
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 922
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 665
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 6057
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 11
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 129
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 61
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 5
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 330
L2_cache_data_port_util = 0.039
L2_cache_fill_port_util = 0.012

icnt_total_pkts_mem_to_simt=14567
icnt_total_pkts_simt_to_mem=14086
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (17 samples)
	minimum = nan (17 samples)
	maximum = -nan (17 samples)
Network latency average = -nan (17 samples)
	minimum = nan (17 samples)
	maximum = -nan (17 samples)
Flit latency average = -nan (17 samples)
	minimum = nan (17 samples)
	maximum = -nan (17 samples)
Fragmentation average = -nan (17 samples)
	minimum = nan (17 samples)
	maximum = -nan (17 samples)
Injected packet rate average = -nan (17 samples)
	minimum = -nan (17 samples)
	maximum = -nan (17 samples)
Accepted packet rate average = -nan (17 samples)
	minimum = -nan (17 samples)
	maximum = -nan (17 samples)
Injected flit rate average = -nan (17 samples)
	minimum = -nan (17 samples)
	maximum = -nan (17 samples)
Accepted flit rate average = -nan (17 samples)
	minimum = -nan (17 samples)
	maximum = -nan (17 samples)
Injected packet size average = -nan (17 samples)
Accepted packet size average = -nan (17 samples)
Hops average = -nan (17 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------

GPGPU-Sim PTX: cudaLaunch for 0x0x403f40 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (16,1,1) blockDim = (256,1,1) 
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 21564
gpu_tot_sim_insn = 507850
gpu_tot_ipc =      23.5508
gpu_tot_issued_cta = 64
max_total_param_size = 0
gpu_stall_dramfull = 362
gpu_stall_icnt2sh    = 1816
gpu_total_sim_rate=29873

========= Core RFC stats =========
	Total RFC Accesses     = 90333
	Total RFC Misses       = 47624
	Total RFC Read Misses  = 22223
	Total RFC Write Misses = 25401
	Total RFC Evictions    = 31678

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 27555
	L1I_total_cache_misses = 455
	L1I_total_cache_miss_rate = 0.0165
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 1127, Miss = 470, Miss_rate = 0.417, Pending_hits = 51, Reservation_fails = 1585
	L1D_cache_core[1]: Access = 1074, Miss = 431, Miss_rate = 0.401, Pending_hits = 53, Reservation_fails = 1182
	L1D_cache_core[2]: Access = 1140, Miss = 465, Miss_rate = 0.408, Pending_hits = 48, Reservation_fails = 1455
	L1D_cache_core[3]: Access = 1389, Miss = 578, Miss_rate = 0.416, Pending_hits = 58, Reservation_fails = 2264
	L1D_cache_core[4]: Access = 1902, Miss = 775, Miss_rate = 0.407, Pending_hits = 82, Reservation_fails = 2634
	L1D_cache_core[5]: Access = 1083, Miss = 445, Miss_rate = 0.411, Pending_hits = 48, Reservation_fails = 2033
	L1D_cache_core[6]: Access = 1345, Miss = 585, Miss_rate = 0.435, Pending_hits = 49, Reservation_fails = 2007
	L1D_cache_core[7]: Access = 1135, Miss = 478, Miss_rate = 0.421, Pending_hits = 43, Reservation_fails = 1556
	L1D_cache_core[8]: Access = 1137, Miss = 473, Miss_rate = 0.416, Pending_hits = 45, Reservation_fails = 1754
	L1D_cache_core[9]: Access = 1067, Miss = 453, Miss_rate = 0.425, Pending_hits = 43, Reservation_fails = 1744
	L1D_cache_core[10]: Access = 1170, Miss = 499, Miss_rate = 0.426, Pending_hits = 47, Reservation_fails = 1784
	L1D_cache_core[11]: Access = 1265, Miss = 524, Miss_rate = 0.414, Pending_hits = 53, Reservation_fails = 1675
	L1D_cache_core[12]: Access = 1071, Miss = 442, Miss_rate = 0.413, Pending_hits = 50, Reservation_fails = 1717
	L1D_cache_core[13]: Access = 961, Miss = 412, Miss_rate = 0.429, Pending_hits = 50, Reservation_fails = 1956
	L1D_cache_core[14]: Access = 1092, Miss = 467, Miss_rate = 0.428, Pending_hits = 50, Reservation_fails = 2217
	L1D_total_cache_accesses = 17958
	L1D_total_cache_misses = 7497
	L1D_total_cache_miss_rate = 0.4175
	L1D_total_cache_pending_hits = 770
	L1D_total_cache_reservation_fails = 27563
	L1D_cache_data_port_util = 0.052
	L1D_cache_fill_port_util = 0.009
L1C_cache:
	L1C_total_cache_accesses = 3584
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.1339
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3420
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 9408
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 763
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1590
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3033
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 3104
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3420
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 283
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 7
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 5907
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 24530
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 27100
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 455
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
564, 318, 334, 190, 508, 420, 396, 572, 
gpgpu_n_tot_thrd_icount = 1650048
gpgpu_n_tot_w_icount = 51564
gpgpu_n_stall_shd_mem = 36321
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1590
gpgpu_n_mem_write_global = 6197
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 30761
gpgpu_n_store_insn = 7563
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 114688
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3420
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3420
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 32901
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:48369	W0_Idle:93610	W0_Scoreboard:176567	W1:20182	W2:7774	W3:5442	W4:2510	W5:1054	W6:266	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:14336
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 12720 {8:1590,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 248264 {40:6191,72:3,136:3,}
traffic_breakdown_coretomem[INST_ACC_R] = 600 {8:75,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 216240 {136:1590,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 49576 {8:6197,}
traffic_breakdown_memtocore[INST_ACC_R] = 10200 {136:75,}
maxmrqlatency = 90 
maxdqlatency = 0 
maxmflatency = 565 
averagemflatency = 250 
max_icnt2mem_latency = 408 
max_icnt2sh_latency = 21563 
mrq_lat_table:681 	43 	64 	65 	47 	33 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3764 	4029 	9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	2797 	538 	549 	675 	2727 	591 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	994 	514 	86 	11 	0 	0 	0 	2 	9 	43 	1542 	4601 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	29 	15 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       962         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1485         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1418         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  6.000000       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 13.500000       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 12.500000       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 940/8 = 117.500000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        24        23        14        13        20        24         6         6         0         0         0         0         0         0         0         0 
dram[1]:        27        25        19        17        18        15         6         6         0         0         0         0         0         0         0         0 
dram[2]:        25        25        12        19        20        20         6         5         0         0         0         0         0         0         0         0 
dram[3]:        21        24        13        20        19        22         6         4         0         0         0         0         0         0         0         0 
dram[4]:        26        24        15        17        18        27         6         4         0         0         0         0         0         0         0         0 
dram[5]:        25        24        18        21        20        21         6         4         0         0         0         0         0         0         0         0 
total reads: 800
min_bank_accesses = 0!
chip skew: 139/129 = 1.08
number of total write accesses:
dram[0]:         0         0         0         0         5         6         7         6         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         4         6         8         6         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         4         7         7         5         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         5         6         6         4         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         5         8         7         4         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         6         6         7         5         0         0         0         0         0         0         0         0 
total reads: 140
min_bank_accesses = 0!
chip skew: 24/21 = 1.14
average mf latency per bank:
dram[0]:        439       340       343       287      3157      2580      2322      2449    none      none      none      none      none      none      none      none  
dram[1]:        300       336       341       348      3537      4147      1853      2441    none      none      none      none      none      none      none      none  
dram[2]:        343       328       299       317      3529      4849      2400     37676    none      none      none      none      none      none      none      none  
dram[3]:        347       351       328       326      3298      4268      2716      1866    none      none      none      none      none      none      none      none  
dram[4]:        345       313       313       332      3323      3402      2233      2088    none      none      none      none      none      none      none      none  
dram[5]:        324       328       331       301      2986      4219      2549      2125    none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        327       469       467       302       492       478       468       413         0         0         0         0         0         0         0         0
dram[1]:        345       524       454       447       452       470       440       451         0         0         0         0         0         0         0         0
dram[2]:        353       350       469       463       480       538       470       538         0         0         0         0         0         0         0         0
dram[3]:        410       397       425       561       538       460       452       449         0         0         0         0         0         0         0         0
dram[4]:        330       465       379       523       443       477       535       466         0         0         0         0         0         0         0         0
dram[5]:        464       359       434       565       450       474       478       445         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28462 n_nop=28164 n_act=11 n_pre=3 n_req=154 n_rd=260 n_write=24 bw_util=0.01996
n_activity=1855 dram_eff=0.3062
bk0: 48a 28266i bk1: 46a 28285i bk2: 28a 28371i bk3: 26a 28325i bk4: 40a 28282i bk5: 48a 28237i bk6: 12a 28324i bk7: 12a 28361i bk8: 0a 28459i bk9: 0a 28460i bk10: 0a 28462i bk11: 0a 28462i bk12: 0a 28462i bk13: 0a 28464i bk14: 0a 28465i bk15: 0a 28465i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0107863
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28462 n_nop=28162 n_act=9 n_pre=1 n_req=157 n_rd=266 n_write=24 bw_util=0.02038
n_activity=1757 dram_eff=0.3301
bk0: 54a 28282i bk1: 50a 28242i bk2: 38a 28317i bk3: 34a 28235i bk4: 36a 28318i bk5: 30a 28314i bk6: 12a 28348i bk7: 12a 28359i bk8: 0a 28459i bk9: 0a 28460i bk10: 0a 28461i bk11: 0a 28461i bk12: 0a 28462i bk13: 0a 28464i bk14: 0a 28465i bk15: 0a 28465i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0334832
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28462 n_nop=28165 n_act=9 n_pre=1 n_req=155 n_rd=264 n_write=23 bw_util=0.02017
n_activity=1722 dram_eff=0.3333
bk0: 50a 28307i bk1: 50a 28218i bk2: 24a 28378i bk3: 38a 28282i bk4: 40a 28298i bk5: 40a 28261i bk6: 12a 28350i bk7: 10a 28378i bk8: 0a 28460i bk9: 0a 28460i bk10: 0a 28461i bk11: 0a 28462i bk12: 0a 28462i bk13: 0a 28464i bk14: 0a 28464i bk15: 0a 28464i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0263158
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28462 n_nop=28175 n_act=8 n_pre=0 n_req=150 n_rd=258 n_write=21 bw_util=0.01961
n_activity=1496 dram_eff=0.373
bk0: 42a 28331i bk1: 48a 28233i bk2: 26a 28310i bk3: 40a 28215i bk4: 38a 28299i bk5: 44a 28214i bk6: 12a 28363i bk7: 8a 28392i bk8: 0a 28460i bk9: 0a 28460i bk10: 0a 28460i bk11: 0a 28461i bk12: 0a 28463i bk13: 0a 28463i bk14: 0a 28464i bk15: 0a 28465i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.034467
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28462 n_nop=28156 n_act=8 n_pre=0 n_req=161 n_rd=274 n_write=24 bw_util=0.02094
n_activity=1611 dram_eff=0.37
bk0: 52a 28313i bk1: 48a 28240i bk2: 30a 28285i bk3: 34a 28218i bk4: 36a 28312i bk5: 54a 28212i bk6: 12a 28316i bk7: 8a 28392i bk8: 0a 28458i bk9: 0a 28459i bk10: 0a 28460i bk11: 0a 28463i bk12: 0a 28463i bk13: 0a 28464i bk14: 0a 28464i bk15: 0a 28464i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0499965
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28462 n_nop=28152 n_act=8 n_pre=0 n_req=163 n_rd=278 n_write=24 bw_util=0.02122
n_activity=1676 dram_eff=0.3604
bk0: 50a 28309i bk1: 48a 28243i bk2: 36a 28316i bk3: 42a 28226i bk4: 40a 28282i bk5: 42a 28260i bk6: 12a 28344i bk7: 8a 28376i bk8: 0a 28458i bk9: 0a 28458i bk10: 0a 28460i bk11: 0a 28461i bk12: 0a 28463i bk13: 0a 28464i bk14: 0a 28464i bk15: 0a 28464i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0275806

========= L2 cache stats =========
L2_cache_bank[0]: Access = 549, Miss = 64, Miss_rate = 0.117, Pending_hits = 10, Reservation_fails = 338
L2_cache_bank[1]: Access = 484, Miss = 66, Miss_rate = 0.136, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 507, Miss = 70, Miss_rate = 0.138, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[3]: Access = 515, Miss = 63, Miss_rate = 0.122, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 549, Miss = 63, Miss_rate = 0.115, Pending_hits = 4, Reservation_fails = 101
L2_cache_bank[5]: Access = 1969, Miss = 69, Miss_rate = 0.035, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[6]: Access = 500, Miss = 59, Miss_rate = 0.118, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[7]: Access = 609, Miss = 70, Miss_rate = 0.115, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 481, Miss = 65, Miss_rate = 0.135, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[9]: Access = 613, Miss = 72, Miss_rate = 0.117, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[10]: Access = 506, Miss = 69, Miss_rate = 0.136, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[11]: Access = 595, Miss = 70, Miss_rate = 0.118, Pending_hits = 1, Reservation_fails = 0
L2_total_cache_accesses = 7877
L2_total_cache_misses = 800
L2_total_cache_miss_rate = 0.1016
L2_total_cache_pending_hits = 26
L2_total_cache_reservation_fails = 439
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 922
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 665
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 6057
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 11
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 129
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 61
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 5
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 330
L2_cache_data_port_util = 0.039
L2_cache_fill_port_util = 0.012

icnt_total_pkts_mem_to_simt=14567
icnt_total_pkts_simt_to_mem=14086
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (18 samples)
	minimum = nan (18 samples)
	maximum = -nan (18 samples)
Network latency average = -nan (18 samples)
	minimum = nan (18 samples)
	maximum = -nan (18 samples)
Flit latency average = -nan (18 samples)
	minimum = nan (18 samples)
	maximum = -nan (18 samples)
Fragmentation average = -nan (18 samples)
	minimum = nan (18 samples)
	maximum = -nan (18 samples)
Injected packet rate average = -nan (18 samples)
	minimum = -nan (18 samples)
	maximum = -nan (18 samples)
Accepted packet rate average = -nan (18 samples)
	minimum = -nan (18 samples)
	maximum = -nan (18 samples)
Injected flit rate average = -nan (18 samples)
	minimum = -nan (18 samples)
	maximum = -nan (18 samples)
Accepted flit rate average = -nan (18 samples)
	minimum = -nan (18 samples)
	maximum = -nan (18 samples)
Injected packet size average = -nan (18 samples)
Accepted packet size average = -nan (18 samples)
Hops average = -nan (18 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,21564)
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,21564)
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,21564)
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,21564)
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,21564)
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,21564)
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,21564)
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,21564)
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,21564)
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,21564)
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,21564)
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,21564)
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,21564)
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,21564)
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,21564)
GPGPU-Sim uArch: core:  5, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,21564)
GPGPU-Sim PTX: 600000 instructions simulated : ctaid=(3,0,0) tid=(221,0,0)
GPGPU-Sim uArch: cycles simulated: 22564  inst.: 636023 (ipc=128.2) sim_rate=35334 (inst/sec) elapsed = 0:0:00:18 / Thu Apr 12 15:17:40 2018
GPGPU-Sim uArch: cycles simulated: 23564  inst.: 668174 (ipc=80.2) sim_rate=35167 (inst/sec) elapsed = 0:0:00:19 / Thu Apr 12 15:17:41 2018
GPGPU-Sim PTX: 700000 instructions simulated : ctaid=(11,0,0) tid=(73,0,0)
GPGPU-Sim uArch: cycles simulated: 24564  inst.: 700326 (ipc=64.2) sim_rate=35016 (inst/sec) elapsed = 0:0:00:20 / Thu Apr 12 15:17:42 2018
GPGPU-Sim uArch: cycles simulated: 25564  inst.: 732524 (ipc=56.2) sim_rate=34882 (inst/sec) elapsed = 0:0:00:21 / Thu Apr 12 15:17:43 2018
GPGPU-Sim PTX: 800000 instructions simulated : ctaid=(8,0,0) tid=(63,0,0)
GPGPU-Sim uArch: cycles simulated: 27064  inst.: 770882 (ipc=47.8) sim_rate=35040 (inst/sec) elapsed = 0:0:00:22 / Thu Apr 12 15:17:44 2018
GPGPU-Sim uArch: Shader 11 finished CTA #0 (6151,21564), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (last released kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (6442,21564), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (last released kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (6450,21564), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (last released kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 28064  inst.: 791920 (ipc=43.7) sim_rate=34431 (inst/sec) elapsed = 0:0:00:23 / Thu Apr 12 15:17:45 2018
GPGPU-Sim uArch: Shader 14 finished CTA #0 (6680,21564), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (last released kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (7149,21564), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (last released kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (7533,21564), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (last released kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (7695,21564), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (last released kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (7731,21564), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (last released kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (7769,21564), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (last released kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (7879,21564), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (last released kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 29564  inst.: 809278 (ipc=37.7) sim_rate=33719 (inst/sec) elapsed = 0:0:00:24 / Thu Apr 12 15:17:46 2018
GPGPU-Sim uArch: Shader 13 finished CTA #0 (8019,21564), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (last released kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (8619,21564), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (last released kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (8651,21564), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (last released kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (9107,21564), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (last released kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (11615,21564), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (11682,21564), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (last released kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 5.
Destroy streams for kernel 5: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 5 
gpu_sim_cycle = 11683
gpu_sim_insn = 312949
gpu_ipc =      26.7867
gpu_tot_sim_cycle = 33247
gpu_tot_sim_insn = 820799
gpu_tot_ipc =      24.6879
gpu_tot_issued_cta = 80
max_total_param_size = 0
gpu_stall_dramfull = 1480
gpu_stall_icnt2sh    = 10633
gpu_total_sim_rate=34199

========= Core RFC stats =========
	Total RFC Accesses     = 162542
	Total RFC Misses       = 86820
	Total RFC Read Misses  = 40701
	Total RFC Write Misses = 46119
	Total RFC Evictions    = 57290

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 48062
	L1I_total_cache_misses = 455
	L1I_total_cache_miss_rate = 0.0095
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 3008, Miss = 1156, Miss_rate = 0.384, Pending_hits = 85, Reservation_fails = 4342
	L1D_cache_core[1]: Access = 3260, Miss = 1331, Miss_rate = 0.408, Pending_hits = 138, Reservation_fails = 3762
	L1D_cache_core[2]: Access = 2962, Miss = 1143, Miss_rate = 0.386, Pending_hits = 94, Reservation_fails = 3832
	L1D_cache_core[3]: Access = 3338, Miss = 1296, Miss_rate = 0.388, Pending_hits = 88, Reservation_fails = 5717
	L1D_cache_core[4]: Access = 3752, Miss = 1438, Miss_rate = 0.383, Pending_hits = 114, Reservation_fails = 5422
	L1D_cache_core[5]: Access = 5250, Miss = 2481, Miss_rate = 0.473, Pending_hits = 353, Reservation_fails = 7027
	L1D_cache_core[6]: Access = 3630, Miss = 1451, Miss_rate = 0.400, Pending_hits = 99, Reservation_fails = 5717
	L1D_cache_core[7]: Access = 3284, Miss = 1249, Miss_rate = 0.380, Pending_hits = 76, Reservation_fails = 4921
	L1D_cache_core[8]: Access = 3077, Miss = 1237, Miss_rate = 0.402, Pending_hits = 102, Reservation_fails = 4431
	L1D_cache_core[9]: Access = 3381, Miss = 1395, Miss_rate = 0.413, Pending_hits = 112, Reservation_fails = 5041
	L1D_cache_core[10]: Access = 3251, Miss = 1245, Miss_rate = 0.383, Pending_hits = 89, Reservation_fails = 5233
	L1D_cache_core[11]: Access = 3181, Miss = 1195, Miss_rate = 0.376, Pending_hits = 85, Reservation_fails = 4085
	L1D_cache_core[12]: Access = 3104, Miss = 1268, Miss_rate = 0.409, Pending_hits = 113, Reservation_fails = 5251
	L1D_cache_core[13]: Access = 3009, Miss = 1225, Miss_rate = 0.407, Pending_hits = 111, Reservation_fails = 4696
	L1D_cache_core[14]: Access = 3075, Miss = 1161, Miss_rate = 0.378, Pending_hits = 90, Reservation_fails = 5329
	L1D_total_cache_accesses = 50562
	L1D_total_cache_misses = 20271
	L1D_total_cache_miss_rate = 0.4009
	L1D_total_cache_pending_hits = 1749
	L1D_total_cache_reservation_fails = 74806
	L1D_cache_data_port_util = 0.094
	L1D_cache_fill_port_util = 0.013
L1C_cache:
	L1C_total_cache_accesses = 4480
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.1071
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3420
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 27930
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1697
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4079
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 12145
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 4000
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3420
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 612
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 52
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 16192
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 62661
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 47607
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 455
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
886, 568, 528, 488, 798, 678, 742, 846, 
gpgpu_n_tot_thrd_icount = 2868864
gpgpu_n_tot_w_icount = 89652
gpgpu_n_stall_shd_mem = 104852
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 4079
gpgpu_n_mem_write_global = 16856
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 80860
gpgpu_n_store_insn = 24452
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 143360
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3420
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3420
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 101432
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:136334	W0_Idle:106753	W0_Scoreboard:272515	W1:26070	W2:10942	W3:8402	W4:5342	W5:3726	W6:2680	W7:2164	W8:1932	W9:2048	W10:1894	W11:1556	W12:1886	W13:1334	W14:932	W15:468	W16:124	W17:186	W18:46	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:17920
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 32632 {8:4079,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 679136 {40:16793,72:18,136:45,}
traffic_breakdown_coretomem[INST_ACC_R] = 600 {8:75,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 554744 {136:4079,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 134848 {8:16856,}
traffic_breakdown_memtocore[INST_ACC_R] = 10200 {136:75,}
maxmrqlatency = 90 
maxdqlatency = 0 
maxmflatency = 611 
averagemflatency = 246 
max_icnt2mem_latency = 408 
max_icnt2sh_latency = 33185 
mrq_lat_table:990 	90 	92 	80 	59 	36 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	11547 	9369 	34 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	4513 	1690 	2154 	5279 	6694 	695 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	1623 	1655 	723 	89 	4 	0 	0 	2 	9 	43 	1542 	15219 	41 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	43 	24 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       962         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1485         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1418         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  8.750000       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 17.000000       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 16.500000       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 1354/8 = 169.250000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        35        32        32        32        31        32         6         6         0         0         0         0         0         0         0         0 
dram[1]:        34        32        31        31        32        31         6         6         0         0         0         0         0         0         0         0 
dram[2]:        33        32        32        32        31        32         6         5         0         0         0         0         0         0         0         0 
dram[3]:        32        32        32        32        31        32         6         4         0         0         0         0         0         0         0         0 
dram[4]:        32        32        32        31        31        32         6         4         0         0         0         0         0         0         0         0 
dram[5]:        32        32        32        32        32        31         6         4         0         0         0         0         0         0         0         0 
total reads: 1214
min_bank_accesses = 0!
chip skew: 206/200 = 1.03
number of total write accesses:
dram[0]:         0         0         0         0         5         6         7         6         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         4         6         8         6         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         4         7         7         5         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         5         6         6         4         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         5         8         7         4         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         6         6         7         5         0         0         0         0         0         0         0         0 
total reads: 140
min_bank_accesses = 0!
chip skew: 24/21 = 1.14
average mf latency per bank:
dram[0]:        799       778       519       459      5656      5833      6744      7557    none      none      none      none      none      none      none      none  
dram[1]:        782       859       648       549      5622      5971      6715      7496    none      none      none      none      none      none      none      none  
dram[2]:        845       725       536       553      5717      9365      6574     74709    none      none      none      none      none      none      none      none  
dram[3]:        831       654       662       564      5966      8465      6678      7002    none      none      none      none      none      none      none      none  
dram[4]:        909       615       526       553      6156      8033      6616      7410    none      none      none      none      none      none      none      none  
dram[5]:        789       724       543       613      5713      8820      6393      6194    none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        346       469       467       370       492       478       468       427         0         0         0         0         0         0         0         0
dram[1]:        403       524       469       447       461       470       440       451         0         0         0         0         0         0         0         0
dram[2]:        401       447       469       463       480       538       470       538         0         0         0         0         0         0         0         0
dram[3]:        559       424       605       561       611       460       452       449         0         0         0         0         0         0         0         0
dram[4]:        399       465       464       523       447       477       535       466         0         0         0         0         0         0         0         0
dram[5]:        464       474       434       565       450       492       478       445         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=43883 n_nop=43433 n_act=11 n_pre=3 n_req=230 n_rd=412 n_write=24 bw_util=0.01987
n_activity=2538 dram_eff=0.3436
bk0: 70a 43637i bk1: 64a 43656i bk2: 64a 43699i bk3: 64a 43576i bk4: 62a 43641i bk5: 64a 43616i bk6: 12a 43745i bk7: 12a 43782i bk8: 0a 43880i bk9: 0a 43881i bk10: 0a 43883i bk11: 0a 43883i bk12: 0a 43883i bk13: 0a 43885i bk14: 0a 43886i bk15: 0a 43886i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00831757
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=43883 n_nop=43443 n_act=9 n_pre=1 n_req=227 n_rd=406 n_write=24 bw_util=0.0196
n_activity=2318 dram_eff=0.371
bk0: 68a 43673i bk1: 64a 43632i bk2: 62a 43673i bk3: 62a 43544i bk4: 64a 43656i bk5: 62a 43633i bk6: 12a 43769i bk7: 12a 43780i bk8: 0a 43880i bk9: 0a 43881i bk10: 0a 43882i bk11: 0a 43882i bk12: 0a 43883i bk13: 0a 43885i bk14: 0a 43886i bk15: 0a 43886i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0240868
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=43883 n_nop=43444 n_act=9 n_pre=1 n_req=226 n_rd=406 n_write=23 bw_util=0.01955
n_activity=2213 dram_eff=0.3877
bk0: 66a 43687i bk1: 64a 43580i bk2: 64a 43639i bk3: 64a 43479i bk4: 62a 43657i bk5: 64a 43590i bk6: 12a 43771i bk7: 10a 43799i bk8: 0a 43881i bk9: 0a 43881i bk10: 0a 43882i bk11: 0a 43883i bk12: 0a 43883i bk13: 0a 43885i bk14: 0a 43885i bk15: 0a 43885i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0258414
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=43883 n_nop=43452 n_act=8 n_pre=0 n_req=222 n_rd=402 n_write=21 bw_util=0.01928
n_activity=2117 dram_eff=0.3996
bk0: 64a 43690i bk1: 64a 43611i bk2: 64a 43579i bk3: 64a 43516i bk4: 62a 43651i bk5: 64a 43588i bk6: 12a 43784i bk7: 8a 43813i bk8: 0a 43881i bk9: 0a 43881i bk10: 0a 43881i bk11: 0a 43882i bk12: 0a 43884i bk13: 0a 43884i bk14: 0a 43885i bk15: 0a 43886i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0298749
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=43883 n_nop=43451 n_act=8 n_pre=0 n_req=224 n_rd=400 n_write=24 bw_util=0.01932
n_activity=2155 dram_eff=0.3935
bk0: 64a 43695i bk1: 64a 43605i bk2: 64a 43601i bk3: 62a 43549i bk4: 62a 43668i bk5: 64a 43606i bk6: 12a 43737i bk7: 8a 43813i bk8: 0a 43879i bk9: 0a 43880i bk10: 0a 43881i bk11: 0a 43884i bk12: 0a 43884i bk13: 0a 43885i bk14: 0a 43885i bk15: 0a 43885i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0348654
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=43883 n_nop=43449 n_act=8 n_pre=0 n_req=225 n_rd=402 n_write=24 bw_util=0.01942
n_activity=2302 dram_eff=0.3701
bk0: 64a 43695i bk1: 64a 43627i bk2: 64a 43663i bk3: 64a 43552i bk4: 64a 43654i bk5: 62a 43631i bk6: 12a 43765i bk7: 8a 43797i bk8: 0a 43879i bk9: 0a 43879i bk10: 0a 43881i bk11: 0a 43882i bk12: 0a 43884i bk13: 0a 43885i bk14: 0a 43885i bk15: 0a 43885i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0182531

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1438, Miss = 104, Miss_rate = 0.072, Pending_hits = 10, Reservation_fails = 338
L2_cache_bank[1]: Access = 1464, Miss = 102, Miss_rate = 0.070, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 1440, Miss = 103, Miss_rate = 0.072, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[3]: Access = 1446, Miss = 100, Miss_rate = 0.069, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 1394, Miss = 102, Miss_rate = 0.073, Pending_hits = 4, Reservation_fails = 101
L2_cache_bank[5]: Access = 4366, Miss = 101, Miss_rate = 0.023, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[6]: Access = 1348, Miss = 101, Miss_rate = 0.075, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[7]: Access = 1743, Miss = 100, Miss_rate = 0.057, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 1457, Miss = 101, Miss_rate = 0.069, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[9]: Access = 1748, Miss = 99, Miss_rate = 0.057, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[10]: Access = 1434, Miss = 102, Miss_rate = 0.071, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[11]: Access = 1747, Miss = 99, Miss_rate = 0.057, Pending_hits = 1, Reservation_fails = 0
L2_total_cache_accesses = 21025
L2_total_cache_misses = 1214
L2_total_cache_miss_rate = 0.0577
L2_total_cache_pending_hits = 27
L2_total_cache_reservation_fails = 439
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2996
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1079
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 16716
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 11
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 129
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 61
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 5
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 330
L2_cache_data_port_util = 0.073
L2_cache_fill_port_util = 0.012

icnt_total_pkts_mem_to_simt=37671
icnt_total_pkts_simt_to_mem=38034
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 34.5099
	minimum = 6
	maximum = 238
Network latency average = 21.3769
	minimum = 6
	maximum = 170
Slowest packet = 16031
Flit latency average = 21.4072
	minimum = 6
	maximum = 170
Slowest flit = 53853
Fragmentation average = 0.00422117
	minimum = 0
	maximum = 111
Injected packet rate average = 0.0833627
	minimum = 0.0589746 (at node 4)
	maximum = 0.20517 (at node 20)
Accepted packet rate average = 0.0833627
	minimum = 0.0589746 (at node 4)
	maximum = 0.20517 (at node 20)
Injected flit rate average = 0.149163
	minimum = 0.109646 (at node 2)
	maximum = 0.295729 (at node 5)
Accepted flit rate average= 0.149163
	minimum = 0.0882479 (at node 11)
	maximum = 0.425661 (at node 5)
Injected packet length average = 1.78932
Accepted packet length average = 1.78932
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (19 samples)
	minimum = nan (19 samples)
	maximum = -nan (19 samples)
Network latency average = -nan (19 samples)
	minimum = nan (19 samples)
	maximum = -nan (19 samples)
Flit latency average = -nan (19 samples)
	minimum = nan (19 samples)
	maximum = -nan (19 samples)
Fragmentation average = -nan (19 samples)
	minimum = nan (19 samples)
	maximum = -nan (19 samples)
Injected packet rate average = -nan (19 samples)
	minimum = -nan (19 samples)
	maximum = -nan (19 samples)
Accepted packet rate average = -nan (19 samples)
	minimum = -nan (19 samples)
	maximum = -nan (19 samples)
Injected flit rate average = -nan (19 samples)
	minimum = -nan (19 samples)
	maximum = -nan (19 samples)
Accepted flit rate average = -nan (19 samples)
	minimum = -nan (19 samples)
	maximum = -nan (19 samples)
Injected packet size average = -nan (19 samples)
Accepted packet size average = -nan (19 samples)
Hops average = -nan (19 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 24 sec (24 sec)
gpgpu_simulation_rate = 34199 (inst/sec)
gpgpu_simulation_rate = 1385 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 33247
gpu_tot_sim_insn = 820799
gpu_tot_ipc =      24.6879
gpu_tot_issued_cta = 80
max_total_param_size = 0
gpu_stall_dramfull = 1480
gpu_stall_icnt2sh    = 10633
gpu_total_sim_rate=32831

========= Core RFC stats =========
	Total RFC Accesses     = 162542
	Total RFC Misses       = 86820
	Total RFC Read Misses  = 40701
	Total RFC Write Misses = 46119
	Total RFC Evictions    = 57290

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 48062
	L1I_total_cache_misses = 455
	L1I_total_cache_miss_rate = 0.0095
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 3008, Miss = 1156, Miss_rate = 0.384, Pending_hits = 85, Reservation_fails = 4342
	L1D_cache_core[1]: Access = 3260, Miss = 1331, Miss_rate = 0.408, Pending_hits = 138, Reservation_fails = 3762
	L1D_cache_core[2]: Access = 2962, Miss = 1143, Miss_rate = 0.386, Pending_hits = 94, Reservation_fails = 3832
	L1D_cache_core[3]: Access = 3338, Miss = 1296, Miss_rate = 0.388, Pending_hits = 88, Reservation_fails = 5717
	L1D_cache_core[4]: Access = 3752, Miss = 1438, Miss_rate = 0.383, Pending_hits = 114, Reservation_fails = 5422
	L1D_cache_core[5]: Access = 5250, Miss = 2481, Miss_rate = 0.473, Pending_hits = 353, Reservation_fails = 7027
	L1D_cache_core[6]: Access = 3630, Miss = 1451, Miss_rate = 0.400, Pending_hits = 99, Reservation_fails = 5717
	L1D_cache_core[7]: Access = 3284, Miss = 1249, Miss_rate = 0.380, Pending_hits = 76, Reservation_fails = 4921
	L1D_cache_core[8]: Access = 3077, Miss = 1237, Miss_rate = 0.402, Pending_hits = 102, Reservation_fails = 4431
	L1D_cache_core[9]: Access = 3381, Miss = 1395, Miss_rate = 0.413, Pending_hits = 112, Reservation_fails = 5041
	L1D_cache_core[10]: Access = 3251, Miss = 1245, Miss_rate = 0.383, Pending_hits = 89, Reservation_fails = 5233
	L1D_cache_core[11]: Access = 3181, Miss = 1195, Miss_rate = 0.376, Pending_hits = 85, Reservation_fails = 4085
	L1D_cache_core[12]: Access = 3104, Miss = 1268, Miss_rate = 0.409, Pending_hits = 113, Reservation_fails = 5251
	L1D_cache_core[13]: Access = 3009, Miss = 1225, Miss_rate = 0.407, Pending_hits = 111, Reservation_fails = 4696
	L1D_cache_core[14]: Access = 3075, Miss = 1161, Miss_rate = 0.378, Pending_hits = 90, Reservation_fails = 5329
	L1D_total_cache_accesses = 50562
	L1D_total_cache_misses = 20271
	L1D_total_cache_miss_rate = 0.4009
	L1D_total_cache_pending_hits = 1749
	L1D_total_cache_reservation_fails = 74806
	L1D_cache_data_port_util = 0.094
	L1D_cache_fill_port_util = 0.013
L1C_cache:
	L1C_total_cache_accesses = 4480
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.1071
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3420
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 27930
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1697
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4079
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 12145
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 4000
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3420
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 612
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 52
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 16192
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 62661
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 47607
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 455
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
886, 568, 528, 488, 798, 678, 742, 846, 
gpgpu_n_tot_thrd_icount = 2868864
gpgpu_n_tot_w_icount = 89652
gpgpu_n_stall_shd_mem = 104852
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 4079
gpgpu_n_mem_write_global = 16856
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 80860
gpgpu_n_store_insn = 24452
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 143360
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3420
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3420
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 101432
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:136334	W0_Idle:106753	W0_Scoreboard:272515	W1:26070	W2:10942	W3:8402	W4:5342	W5:3726	W6:2680	W7:2164	W8:1932	W9:2048	W10:1894	W11:1556	W12:1886	W13:1334	W14:932	W15:468	W16:124	W17:186	W18:46	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:17920
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 32632 {8:4079,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 679136 {40:16793,72:18,136:45,}
traffic_breakdown_coretomem[INST_ACC_R] = 600 {8:75,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 554744 {136:4079,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 134848 {8:16856,}
traffic_breakdown_memtocore[INST_ACC_R] = 10200 {136:75,}
maxmrqlatency = 90 
maxdqlatency = 0 
maxmflatency = 611 
averagemflatency = 246 
max_icnt2mem_latency = 408 
max_icnt2sh_latency = 33185 
mrq_lat_table:990 	90 	92 	80 	59 	36 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	11547 	9369 	34 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	4513 	1690 	2154 	5279 	6694 	695 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	1623 	1655 	723 	89 	4 	0 	0 	2 	9 	43 	1542 	15219 	41 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	44 	24 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       962         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1485         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1418         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  8.750000       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 17.000000       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 16.500000       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 1354/8 = 169.250000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        35        32        32        32        31        32         6         6         0         0         0         0         0         0         0         0 
dram[1]:        34        32        31        31        32        31         6         6         0         0         0         0         0         0         0         0 
dram[2]:        33        32        32        32        31        32         6         5         0         0         0         0         0         0         0         0 
dram[3]:        32        32        32        32        31        32         6         4         0         0         0         0         0         0         0         0 
dram[4]:        32        32        32        31        31        32         6         4         0         0         0         0         0         0         0         0 
dram[5]:        32        32        32        32        32        31         6         4         0         0         0         0         0         0         0         0 
total reads: 1214
min_bank_accesses = 0!
chip skew: 206/200 = 1.03
number of total write accesses:
dram[0]:         0         0         0         0         5         6         7         6         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         4         6         8         6         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         4         7         7         5         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         5         6         6         4         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         5         8         7         4         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         6         6         7         5         0         0         0         0         0         0         0         0 
total reads: 140
min_bank_accesses = 0!
chip skew: 24/21 = 1.14
average mf latency per bank:
dram[0]:        799       778       519       459      5656      5833      6744      7557    none      none      none      none      none      none      none      none  
dram[1]:        782       859       648       549      5622      5971      6715      7496    none      none      none      none      none      none      none      none  
dram[2]:        845       725       536       553      5717      9365      6574     74709    none      none      none      none      none      none      none      none  
dram[3]:        831       654       662       564      5966      8465      6678      7002    none      none      none      none      none      none      none      none  
dram[4]:        909       615       526       553      6156      8033      6616      7410    none      none      none      none      none      none      none      none  
dram[5]:        789       724       543       613      5713      8820      6393      6194    none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        346       469       467       370       492       478       468       427         0         0         0         0         0         0         0         0
dram[1]:        403       524       469       447       461       470       440       451         0         0         0         0         0         0         0         0
dram[2]:        401       447       469       463       480       538       470       538         0         0         0         0         0         0         0         0
dram[3]:        559       424       605       561       611       460       452       449         0         0         0         0         0         0         0         0
dram[4]:        399       465       464       523       447       477       535       466         0         0         0         0         0         0         0         0
dram[5]:        464       474       434       565       450       492       478       445         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=43883 n_nop=43433 n_act=11 n_pre=3 n_req=230 n_rd=412 n_write=24 bw_util=0.01987
n_activity=2538 dram_eff=0.3436
bk0: 70a 43637i bk1: 64a 43656i bk2: 64a 43699i bk3: 64a 43576i bk4: 62a 43641i bk5: 64a 43616i bk6: 12a 43745i bk7: 12a 43782i bk8: 0a 43880i bk9: 0a 43881i bk10: 0a 43883i bk11: 0a 43883i bk12: 0a 43883i bk13: 0a 43885i bk14: 0a 43886i bk15: 0a 43886i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00831757
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=43883 n_nop=43443 n_act=9 n_pre=1 n_req=227 n_rd=406 n_write=24 bw_util=0.0196
n_activity=2318 dram_eff=0.371
bk0: 68a 43673i bk1: 64a 43632i bk2: 62a 43673i bk3: 62a 43544i bk4: 64a 43656i bk5: 62a 43633i bk6: 12a 43769i bk7: 12a 43780i bk8: 0a 43880i bk9: 0a 43881i bk10: 0a 43882i bk11: 0a 43882i bk12: 0a 43883i bk13: 0a 43885i bk14: 0a 43886i bk15: 0a 43886i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0240868
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=43883 n_nop=43444 n_act=9 n_pre=1 n_req=226 n_rd=406 n_write=23 bw_util=0.01955
n_activity=2213 dram_eff=0.3877
bk0: 66a 43687i bk1: 64a 43580i bk2: 64a 43639i bk3: 64a 43479i bk4: 62a 43657i bk5: 64a 43590i bk6: 12a 43771i bk7: 10a 43799i bk8: 0a 43881i bk9: 0a 43881i bk10: 0a 43882i bk11: 0a 43883i bk12: 0a 43883i bk13: 0a 43885i bk14: 0a 43885i bk15: 0a 43885i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0258414
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=43883 n_nop=43452 n_act=8 n_pre=0 n_req=222 n_rd=402 n_write=21 bw_util=0.01928
n_activity=2117 dram_eff=0.3996
bk0: 64a 43690i bk1: 64a 43611i bk2: 64a 43579i bk3: 64a 43516i bk4: 62a 43651i bk5: 64a 43588i bk6: 12a 43784i bk7: 8a 43813i bk8: 0a 43881i bk9: 0a 43881i bk10: 0a 43881i bk11: 0a 43882i bk12: 0a 43884i bk13: 0a 43884i bk14: 0a 43885i bk15: 0a 43886i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0298749
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=43883 n_nop=43451 n_act=8 n_pre=0 n_req=224 n_rd=400 n_write=24 bw_util=0.01932
n_activity=2155 dram_eff=0.3935
bk0: 64a 43695i bk1: 64a 43605i bk2: 64a 43601i bk3: 62a 43549i bk4: 62a 43668i bk5: 64a 43606i bk6: 12a 43737i bk7: 8a 43813i bk8: 0a 43879i bk9: 0a 43880i bk10: 0a 43881i bk11: 0a 43884i bk12: 0a 43884i bk13: 0a 43885i bk14: 0a 43885i bk15: 0a 43885i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0348654
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=43883 n_nop=43449 n_act=8 n_pre=0 n_req=225 n_rd=402 n_write=24 bw_util=0.01942
n_activity=2302 dram_eff=0.3701
bk0: 64a 43695i bk1: 64a 43627i bk2: 64a 43663i bk3: 64a 43552i bk4: 64a 43654i bk5: 62a 43631i bk6: 12a 43765i bk7: 8a 43797i bk8: 0a 43879i bk9: 0a 43879i bk10: 0a 43881i bk11: 0a 43882i bk12: 0a 43884i bk13: 0a 43885i bk14: 0a 43885i bk15: 0a 43885i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0182531

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1438, Miss = 104, Miss_rate = 0.072, Pending_hits = 10, Reservation_fails = 338
L2_cache_bank[1]: Access = 1464, Miss = 102, Miss_rate = 0.070, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 1440, Miss = 103, Miss_rate = 0.072, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[3]: Access = 1446, Miss = 100, Miss_rate = 0.069, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 1394, Miss = 102, Miss_rate = 0.073, Pending_hits = 4, Reservation_fails = 101
L2_cache_bank[5]: Access = 4366, Miss = 101, Miss_rate = 0.023, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[6]: Access = 1348, Miss = 101, Miss_rate = 0.075, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[7]: Access = 1743, Miss = 100, Miss_rate = 0.057, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 1457, Miss = 101, Miss_rate = 0.069, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[9]: Access = 1748, Miss = 99, Miss_rate = 0.057, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[10]: Access = 1434, Miss = 102, Miss_rate = 0.071, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[11]: Access = 1747, Miss = 99, Miss_rate = 0.057, Pending_hits = 1, Reservation_fails = 0
L2_total_cache_accesses = 21025
L2_total_cache_misses = 1214
L2_total_cache_miss_rate = 0.0577
L2_total_cache_pending_hits = 27
L2_total_cache_reservation_fails = 439
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2996
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1079
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 16716
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 11
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 129
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 61
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 5
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 330
L2_cache_data_port_util = 0.073
L2_cache_fill_port_util = 0.012

icnt_total_pkts_mem_to_simt=37671
icnt_total_pkts_simt_to_mem=38034
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (20 samples)
	minimum = nan (20 samples)
	maximum = -nan (20 samples)
Network latency average = -nan (20 samples)
	minimum = nan (20 samples)
	maximum = -nan (20 samples)
Flit latency average = -nan (20 samples)
	minimum = nan (20 samples)
	maximum = -nan (20 samples)
Fragmentation average = -nan (20 samples)
	minimum = nan (20 samples)
	maximum = -nan (20 samples)
Injected packet rate average = -nan (20 samples)
	minimum = -nan (20 samples)
	maximum = -nan (20 samples)
Accepted packet rate average = -nan (20 samples)
	minimum = -nan (20 samples)
	maximum = -nan (20 samples)
Injected flit rate average = -nan (20 samples)
	minimum = -nan (20 samples)
	maximum = -nan (20 samples)
Accepted flit rate average = -nan (20 samples)
	minimum = -nan (20 samples)
	maximum = -nan (20 samples)
Injected packet size average = -nan (20 samples)
Accepted packet size average = -nan (20 samples)
Hops average = -nan (20 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------

GPGPU-Sim PTX: cudaLaunch for 0x0x403f40 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (16,1,1) blockDim = (256,1,1) 
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 33247
gpu_tot_sim_insn = 820799
gpu_tot_ipc =      24.6879
gpu_tot_issued_cta = 80
max_total_param_size = 0
gpu_stall_dramfull = 1480
gpu_stall_icnt2sh    = 10633
gpu_total_sim_rate=32831

========= Core RFC stats =========
	Total RFC Accesses     = 162542
	Total RFC Misses       = 86820
	Total RFC Read Misses  = 40701
	Total RFC Write Misses = 46119
	Total RFC Evictions    = 57290

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 48062
	L1I_total_cache_misses = 455
	L1I_total_cache_miss_rate = 0.0095
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 3008, Miss = 1156, Miss_rate = 0.384, Pending_hits = 85, Reservation_fails = 4342
	L1D_cache_core[1]: Access = 3260, Miss = 1331, Miss_rate = 0.408, Pending_hits = 138, Reservation_fails = 3762
	L1D_cache_core[2]: Access = 2962, Miss = 1143, Miss_rate = 0.386, Pending_hits = 94, Reservation_fails = 3832
	L1D_cache_core[3]: Access = 3338, Miss = 1296, Miss_rate = 0.388, Pending_hits = 88, Reservation_fails = 5717
	L1D_cache_core[4]: Access = 3752, Miss = 1438, Miss_rate = 0.383, Pending_hits = 114, Reservation_fails = 5422
	L1D_cache_core[5]: Access = 5250, Miss = 2481, Miss_rate = 0.473, Pending_hits = 353, Reservation_fails = 7027
	L1D_cache_core[6]: Access = 3630, Miss = 1451, Miss_rate = 0.400, Pending_hits = 99, Reservation_fails = 5717
	L1D_cache_core[7]: Access = 3284, Miss = 1249, Miss_rate = 0.380, Pending_hits = 76, Reservation_fails = 4921
	L1D_cache_core[8]: Access = 3077, Miss = 1237, Miss_rate = 0.402, Pending_hits = 102, Reservation_fails = 4431
	L1D_cache_core[9]: Access = 3381, Miss = 1395, Miss_rate = 0.413, Pending_hits = 112, Reservation_fails = 5041
	L1D_cache_core[10]: Access = 3251, Miss = 1245, Miss_rate = 0.383, Pending_hits = 89, Reservation_fails = 5233
	L1D_cache_core[11]: Access = 3181, Miss = 1195, Miss_rate = 0.376, Pending_hits = 85, Reservation_fails = 4085
	L1D_cache_core[12]: Access = 3104, Miss = 1268, Miss_rate = 0.409, Pending_hits = 113, Reservation_fails = 5251
	L1D_cache_core[13]: Access = 3009, Miss = 1225, Miss_rate = 0.407, Pending_hits = 111, Reservation_fails = 4696
	L1D_cache_core[14]: Access = 3075, Miss = 1161, Miss_rate = 0.378, Pending_hits = 90, Reservation_fails = 5329
	L1D_total_cache_accesses = 50562
	L1D_total_cache_misses = 20271
	L1D_total_cache_miss_rate = 0.4009
	L1D_total_cache_pending_hits = 1749
	L1D_total_cache_reservation_fails = 74806
	L1D_cache_data_port_util = 0.094
	L1D_cache_fill_port_util = 0.013
L1C_cache:
	L1C_total_cache_accesses = 4480
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.1071
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3420
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 27930
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1697
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4079
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 12145
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 4000
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3420
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 612
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 52
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 16192
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 62661
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 47607
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 455
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
886, 568, 528, 488, 798, 678, 742, 846, 
gpgpu_n_tot_thrd_icount = 2868864
gpgpu_n_tot_w_icount = 89652
gpgpu_n_stall_shd_mem = 104852
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 4079
gpgpu_n_mem_write_global = 16856
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 80860
gpgpu_n_store_insn = 24452
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 143360
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3420
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3420
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 101432
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:136334	W0_Idle:106753	W0_Scoreboard:272515	W1:26070	W2:10942	W3:8402	W4:5342	W5:3726	W6:2680	W7:2164	W8:1932	W9:2048	W10:1894	W11:1556	W12:1886	W13:1334	W14:932	W15:468	W16:124	W17:186	W18:46	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:17920
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 32632 {8:4079,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 679136 {40:16793,72:18,136:45,}
traffic_breakdown_coretomem[INST_ACC_R] = 600 {8:75,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 554744 {136:4079,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 134848 {8:16856,}
traffic_breakdown_memtocore[INST_ACC_R] = 10200 {136:75,}
maxmrqlatency = 90 
maxdqlatency = 0 
maxmflatency = 611 
averagemflatency = 246 
max_icnt2mem_latency = 408 
max_icnt2sh_latency = 33185 
mrq_lat_table:990 	90 	92 	80 	59 	36 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	11547 	9369 	34 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	4513 	1690 	2154 	5279 	6694 	695 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	1623 	1655 	723 	89 	4 	0 	0 	2 	9 	43 	1542 	15219 	41 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	44 	24 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       962         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1485         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1418         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  8.750000       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 17.000000       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 16.500000       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 1354/8 = 169.250000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        35        32        32        32        31        32         6         6         0         0         0         0         0         0         0         0 
dram[1]:        34        32        31        31        32        31         6         6         0         0         0         0         0         0         0         0 
dram[2]:        33        32        32        32        31        32         6         5         0         0         0         0         0         0         0         0 
dram[3]:        32        32        32        32        31        32         6         4         0         0         0         0         0         0         0         0 
dram[4]:        32        32        32        31        31        32         6         4         0         0         0         0         0         0         0         0 
dram[5]:        32        32        32        32        32        31         6         4         0         0         0         0         0         0         0         0 
total reads: 1214
min_bank_accesses = 0!
chip skew: 206/200 = 1.03
number of total write accesses:
dram[0]:         0         0         0         0         5         6         7         6         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         4         6         8         6         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         4         7         7         5         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         5         6         6         4         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         5         8         7         4         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         6         6         7         5         0         0         0         0         0         0         0         0 
total reads: 140
min_bank_accesses = 0!
chip skew: 24/21 = 1.14
average mf latency per bank:
dram[0]:        799       778       519       459      5656      5833      6744      7557    none      none      none      none      none      none      none      none  
dram[1]:        782       859       648       549      5622      5971      6715      7496    none      none      none      none      none      none      none      none  
dram[2]:        845       725       536       553      5717      9365      6574     74709    none      none      none      none      none      none      none      none  
dram[3]:        831       654       662       564      5966      8465      6678      7002    none      none      none      none      none      none      none      none  
dram[4]:        909       615       526       553      6156      8033      6616      7410    none      none      none      none      none      none      none      none  
dram[5]:        789       724       543       613      5713      8820      6393      6194    none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        346       469       467       370       492       478       468       427         0         0         0         0         0         0         0         0
dram[1]:        403       524       469       447       461       470       440       451         0         0         0         0         0         0         0         0
dram[2]:        401       447       469       463       480       538       470       538         0         0         0         0         0         0         0         0
dram[3]:        559       424       605       561       611       460       452       449         0         0         0         0         0         0         0         0
dram[4]:        399       465       464       523       447       477       535       466         0         0         0         0         0         0         0         0
dram[5]:        464       474       434       565       450       492       478       445         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=43883 n_nop=43433 n_act=11 n_pre=3 n_req=230 n_rd=412 n_write=24 bw_util=0.01987
n_activity=2538 dram_eff=0.3436
bk0: 70a 43637i bk1: 64a 43656i bk2: 64a 43699i bk3: 64a 43576i bk4: 62a 43641i bk5: 64a 43616i bk6: 12a 43745i bk7: 12a 43782i bk8: 0a 43880i bk9: 0a 43881i bk10: 0a 43883i bk11: 0a 43883i bk12: 0a 43883i bk13: 0a 43885i bk14: 0a 43886i bk15: 0a 43886i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00831757
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=43883 n_nop=43443 n_act=9 n_pre=1 n_req=227 n_rd=406 n_write=24 bw_util=0.0196
n_activity=2318 dram_eff=0.371
bk0: 68a 43673i bk1: 64a 43632i bk2: 62a 43673i bk3: 62a 43544i bk4: 64a 43656i bk5: 62a 43633i bk6: 12a 43769i bk7: 12a 43780i bk8: 0a 43880i bk9: 0a 43881i bk10: 0a 43882i bk11: 0a 43882i bk12: 0a 43883i bk13: 0a 43885i bk14: 0a 43886i bk15: 0a 43886i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0240868
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=43883 n_nop=43444 n_act=9 n_pre=1 n_req=226 n_rd=406 n_write=23 bw_util=0.01955
n_activity=2213 dram_eff=0.3877
bk0: 66a 43687i bk1: 64a 43580i bk2: 64a 43639i bk3: 64a 43479i bk4: 62a 43657i bk5: 64a 43590i bk6: 12a 43771i bk7: 10a 43799i bk8: 0a 43881i bk9: 0a 43881i bk10: 0a 43882i bk11: 0a 43883i bk12: 0a 43883i bk13: 0a 43885i bk14: 0a 43885i bk15: 0a 43885i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0258414
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=43883 n_nop=43452 n_act=8 n_pre=0 n_req=222 n_rd=402 n_write=21 bw_util=0.01928
n_activity=2117 dram_eff=0.3996
bk0: 64a 43690i bk1: 64a 43611i bk2: 64a 43579i bk3: 64a 43516i bk4: 62a 43651i bk5: 64a 43588i bk6: 12a 43784i bk7: 8a 43813i bk8: 0a 43881i bk9: 0a 43881i bk10: 0a 43881i bk11: 0a 43882i bk12: 0a 43884i bk13: 0a 43884i bk14: 0a 43885i bk15: 0a 43886i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0298749
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=43883 n_nop=43451 n_act=8 n_pre=0 n_req=224 n_rd=400 n_write=24 bw_util=0.01932
n_activity=2155 dram_eff=0.3935
bk0: 64a 43695i bk1: 64a 43605i bk2: 64a 43601i bk3: 62a 43549i bk4: 62a 43668i bk5: 64a 43606i bk6: 12a 43737i bk7: 8a 43813i bk8: 0a 43879i bk9: 0a 43880i bk10: 0a 43881i bk11: 0a 43884i bk12: 0a 43884i bk13: 0a 43885i bk14: 0a 43885i bk15: 0a 43885i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0348654
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=43883 n_nop=43449 n_act=8 n_pre=0 n_req=225 n_rd=402 n_write=24 bw_util=0.01942
n_activity=2302 dram_eff=0.3701
bk0: 64a 43695i bk1: 64a 43627i bk2: 64a 43663i bk3: 64a 43552i bk4: 64a 43654i bk5: 62a 43631i bk6: 12a 43765i bk7: 8a 43797i bk8: 0a 43879i bk9: 0a 43879i bk10: 0a 43881i bk11: 0a 43882i bk12: 0a 43884i bk13: 0a 43885i bk14: 0a 43885i bk15: 0a 43885i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0182531

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1438, Miss = 104, Miss_rate = 0.072, Pending_hits = 10, Reservation_fails = 338
L2_cache_bank[1]: Access = 1464, Miss = 102, Miss_rate = 0.070, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 1440, Miss = 103, Miss_rate = 0.072, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[3]: Access = 1446, Miss = 100, Miss_rate = 0.069, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 1394, Miss = 102, Miss_rate = 0.073, Pending_hits = 4, Reservation_fails = 101
L2_cache_bank[5]: Access = 4366, Miss = 101, Miss_rate = 0.023, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[6]: Access = 1348, Miss = 101, Miss_rate = 0.075, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[7]: Access = 1743, Miss = 100, Miss_rate = 0.057, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 1457, Miss = 101, Miss_rate = 0.069, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[9]: Access = 1748, Miss = 99, Miss_rate = 0.057, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[10]: Access = 1434, Miss = 102, Miss_rate = 0.071, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[11]: Access = 1747, Miss = 99, Miss_rate = 0.057, Pending_hits = 1, Reservation_fails = 0
L2_total_cache_accesses = 21025
L2_total_cache_misses = 1214
L2_total_cache_miss_rate = 0.0577
L2_total_cache_pending_hits = 27
L2_total_cache_reservation_fails = 439
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2996
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1079
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 16716
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 11
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 129
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 61
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 5
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 330
L2_cache_data_port_util = 0.073
L2_cache_fill_port_util = 0.012

icnt_total_pkts_mem_to_simt=37671
icnt_total_pkts_simt_to_mem=38034
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (21 samples)
	minimum = nan (21 samples)
	maximum = -nan (21 samples)
Network latency average = -nan (21 samples)
	minimum = nan (21 samples)
	maximum = -nan (21 samples)
Flit latency average = -nan (21 samples)
	minimum = nan (21 samples)
	maximum = -nan (21 samples)
Fragmentation average = -nan (21 samples)
	minimum = nan (21 samples)
	maximum = -nan (21 samples)
Injected packet rate average = -nan (21 samples)
	minimum = -nan (21 samples)
	maximum = -nan (21 samples)
Accepted packet rate average = -nan (21 samples)
	minimum = -nan (21 samples)
	maximum = -nan (21 samples)
Injected flit rate average = -nan (21 samples)
	minimum = -nan (21 samples)
	maximum = -nan (21 samples)
Accepted flit rate average = -nan (21 samples)
	minimum = -nan (21 samples)
	maximum = -nan (21 samples)
Injected packet size average = -nan (21 samples)
Accepted packet size average = -nan (21 samples)
Hops average = -nan (21 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,33247)
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,33247)
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,33247)
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,33247)
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,33247)
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,33247)
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,33247)
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,33247)
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,33247)
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,33247)
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,33247)
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,33247)
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,33247)
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,33247)
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,33247)
GPGPU-Sim uArch: core:  6, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,33247)
GPGPU-Sim PTX: 900000 instructions simulated : ctaid=(4,0,0) tid=(37,0,0)
GPGPU-Sim uArch: cycles simulated: 33747  inst.: 941398 (ipc=241.2) sim_rate=37655 (inst/sec) elapsed = 0:0:00:25 / Thu Apr 12 15:17:47 2018
GPGPU-Sim uArch: cycles simulated: 34247  inst.: 956799 (ipc=136.0) sim_rate=36799 (inst/sec) elapsed = 0:0:00:26 / Thu Apr 12 15:17:48 2018
GPGPU-Sim PTX: 1000000 instructions simulated : ctaid=(7,0,0) tid=(108,0,0)
GPGPU-Sim PTX: 1100000 instructions simulated : ctaid=(10,0,0) tid=(53,0,0)
GPGPU-Sim uArch: cycles simulated: 35747  inst.: 1069957 (ipc=99.7) sim_rate=39628 (inst/sec) elapsed = 0:0:00:27 / Thu Apr 12 15:17:49 2018
GPGPU-Sim uArch: Shader 11 finished CTA #0 (3187,33247), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (last released kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (3231,33247), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (last released kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (3302,33247), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (last released kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (3320,33247), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (last released kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 36747  inst.: 1113209 (ipc=83.5) sim_rate=39757 (inst/sec) elapsed = 0:0:00:28 / Thu Apr 12 15:17:50 2018
GPGPU-Sim uArch: Shader 0 finished CTA #0 (3520,33247), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (last released kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (3532,33247), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (last released kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (3670,33247), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (last released kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (3732,33247), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (last released kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (4297,33247), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (last released kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (4439,33247), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (last released kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (4740,33247), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (last released kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (4908,33247), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (last released kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (5061,33247), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (last released kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (5240,33247), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (last released kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 38747  inst.: 1133549 (ipc=56.9) sim_rate=39087 (inst/sec) elapsed = 0:0:00:29 / Thu Apr 12 15:17:51 2018
GPGPU-Sim uArch: Shader 6 finished CTA #1 (7355,33247), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (7365,33247), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (last released kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 6.
Destroy streams for kernel 6: size 0
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 6 
gpu_sim_cycle = 7366
gpu_sim_insn = 318323
gpu_ipc =      43.2152
gpu_tot_sim_cycle = 40613
gpu_tot_sim_insn = 1139122
gpu_tot_ipc =      28.0482
gpu_tot_issued_cta = 96
max_total_param_size = 0
gpu_stall_dramfull = 4830
gpu_stall_icnt2sh    = 21530
gpu_total_sim_rate=35597

========= Core RFC stats =========
	Total RFC Accesses     = 218213
	Total RFC Misses       = 115870
	Total RFC Read Misses  = 53513
	Total RFC Write Misses = 62357
	Total RFC Evictions    = 78279

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 64960
	L1I_total_cache_misses = 455
	L1I_total_cache_miss_rate = 0.0070
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 4568, Miss = 1391, Miss_rate = 0.305, Pending_hits = 125, Reservation_fails = 4773
	L1D_cache_core[1]: Access = 4882, Miss = 1570, Miss_rate = 0.322, Pending_hits = 172, Reservation_fails = 4203
	L1D_cache_core[2]: Access = 4476, Miss = 1381, Miss_rate = 0.309, Pending_hits = 148, Reservation_fails = 4037
	L1D_cache_core[3]: Access = 4874, Miss = 1561, Miss_rate = 0.320, Pending_hits = 152, Reservation_fails = 5980
	L1D_cache_core[4]: Access = 5437, Miss = 1672, Miss_rate = 0.308, Pending_hits = 162, Reservation_fails = 5958
	L1D_cache_core[5]: Access = 6800, Miss = 2709, Miss_rate = 0.398, Pending_hits = 396, Reservation_fails = 7186
	L1D_cache_core[6]: Access = 6846, Miss = 2464, Miss_rate = 0.360, Pending_hits = 424, Reservation_fails = 7656
	L1D_cache_core[7]: Access = 4672, Miss = 1447, Miss_rate = 0.310, Pending_hits = 111, Reservation_fails = 5164
	L1D_cache_core[8]: Access = 4572, Miss = 1444, Miss_rate = 0.316, Pending_hits = 131, Reservation_fails = 4816
	L1D_cache_core[9]: Access = 4906, Miss = 1673, Miss_rate = 0.341, Pending_hits = 162, Reservation_fails = 5172
	L1D_cache_core[10]: Access = 4789, Miss = 1512, Miss_rate = 0.316, Pending_hits = 143, Reservation_fails = 5440
	L1D_cache_core[11]: Access = 4646, Miss = 1408, Miss_rate = 0.303, Pending_hits = 124, Reservation_fails = 4342
	L1D_cache_core[12]: Access = 4538, Miss = 1473, Miss_rate = 0.325, Pending_hits = 146, Reservation_fails = 5454
	L1D_cache_core[13]: Access = 4565, Miss = 1503, Miss_rate = 0.329, Pending_hits = 164, Reservation_fails = 5142
	L1D_cache_core[14]: Access = 4573, Miss = 1445, Miss_rate = 0.316, Pending_hits = 151, Reservation_fails = 5651
	L1D_total_cache_accesses = 75144
	L1D_total_cache_misses = 24653
	L1D_total_cache_miss_rate = 0.3281
	L1D_total_cache_pending_hits = 2711
	L1D_total_cache_reservation_fails = 80974
	L1D_cache_data_port_util = 0.130
	L1D_cache_fill_port_util = 0.017
L1C_cache:
	L1C_total_cache_accesses = 5376
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0893
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3420
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 47071
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2652
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 6207
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 17101
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 4896
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3420
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 709
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 59
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 18446
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 63873
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 64505
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 455
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
1168, 810, 746, 746, 1008, 968, 968, 1072, 
gpgpu_n_tot_thrd_icount = 3829888
gpgpu_n_tot_w_icount = 119684
gpgpu_n_stall_shd_mem = 127726
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 6207
gpgpu_n_mem_write_global = 19214
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 134815
gpgpu_n_store_insn = 30765
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 172032
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3420
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3420
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 124306
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:145437	W0_Idle:113132	W0_Scoreboard:354119	W1:31654	W2:13734	W3:9778	W4:6510	W5:4630	W6:3480	W7:2820	W8:2636	W9:2944	W10:2690	W11:2728	W12:3348	W13:2500	W14:2498	W15:1672	W16:1400	W17:1532	W18:790	W19:404	W20:200	W21:124	W22:108	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:21504
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 49656 {8:6207,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 773456 {40:19151,72:18,136:45,}
traffic_breakdown_coretomem[INST_ACC_R] = 600 {8:75,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 844152 {136:6207,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 153712 {8:19214,}
traffic_breakdown_memtocore[INST_ACC_R] = 10200 {136:75,}
maxmrqlatency = 90 
maxdqlatency = 0 
maxmflatency = 641 
averagemflatency = 244 
max_icnt2mem_latency = 408 
max_icnt2sh_latency = 40589 
mrq_lat_table:999 	90 	92 	80 	59 	36 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	14614 	10732 	90 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	6354 	2454 	2811 	5904 	7256 	732 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	1982 	2568 	1392 	267 	13 	0 	0 	2 	9 	43 	1542 	15219 	2399 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	55 	27 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       962         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1485         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1418         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  8.750000       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 17.000000       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 16.500000       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 1363/8 = 170.375000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        35        32        32        32        32        32         6         6         0         0         0         0         0         0         0         0 
dram[1]:        34        32        32        32        32        32         6         6         0         0         0         0         0         0         0         0 
dram[2]:        33        32        32        32        32        32         6         5         0         0         0         0         0         0         0         0 
dram[3]:        32        32        32        32        32        32         6         4         0         0         0         0         0         0         0         0 
dram[4]:        32        32        32        32        32        32         6         4         0         0         0         0         0         0         0         0 
dram[5]:        32        32        32        32        32        32         6         4         0         0         0         0         0         0         0         0 
total reads: 1223
min_bank_accesses = 0!
chip skew: 207/202 = 1.02
number of total write accesses:
dram[0]:         0         0         0         0         5         6         7         6         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         4         6         8         6         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         4         7         7         5         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         5         6         6         4         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         5         8         7         4         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         6         6         7         5         0         0         0         0         0         0         0         0 
total reads: 140
min_bank_accesses = 0!
chip skew: 24/21 = 1.14
average mf latency per bank:
dram[0]:       1232      1322       918       747      6366      6742      7957      8248    none      none      none      none      none      none      none      none  
dram[1]:       1284      1382      1117       952      6538      6788      7061      8318    none      none      none      none      none      none      none      none  
dram[2]:       1298      1088       929       889      6530     10642      7449     88049    none      none      none      none      none      none      none      none  
dram[3]:       1379      1050      1141       925      6858      9535      7681      7581    none      none      none      none      none      none      none      none  
dram[4]:       1475       917      1025       769      7039      9087      7505      8210    none      none      none      none      none      none      none      none  
dram[5]:       1366      1118       947      1018      6633      9998      7390      6946    none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        445       469       467       370       492       478       468       427         0         0         0         0         0         0         0         0
dram[1]:        503       524       540       455       513       470       440       451         0         0         0         0         0         0         0         0
dram[2]:        401       467       469       463       480       538       470       538         0         0         0         0         0         0         0         0
dram[3]:        588       424       605       561       641       460       472       449         0         0         0         0         0         0         0         0
dram[4]:        578       465       558       523       581       477       535       466         0         0         0         0         0         0         0         0
dram[5]:        464       474       443       565       450       513       478       445         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=53605 n_nop=53153 n_act=11 n_pre=3 n_req=231 n_rd=414 n_write=24 bw_util=0.01634
n_activity=2553 dram_eff=0.3431
bk0: 70a 53359i bk1: 64a 53378i bk2: 64a 53421i bk3: 64a 53298i bk4: 64a 53359i bk5: 64a 53338i bk6: 12a 53467i bk7: 12a 53504i bk8: 0a 53602i bk9: 0a 53603i bk10: 0a 53605i bk11: 0a 53605i bk12: 0a 53605i bk13: 0a 53607i bk14: 0a 53608i bk15: 0a 53608i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00680907
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=53605 n_nop=53159 n_act=9 n_pre=1 n_req=230 n_rd=412 n_write=24 bw_util=0.01627
n_activity=2363 dram_eff=0.369
bk0: 68a 53395i bk1: 64a 53354i bk2: 64a 53391i bk3: 64a 53262i bk4: 64a 53378i bk5: 64a 53351i bk6: 12a 53491i bk7: 12a 53502i bk8: 0a 53602i bk9: 0a 53603i bk10: 0a 53604i bk11: 0a 53604i bk12: 0a 53605i bk13: 0a 53607i bk14: 0a 53608i bk15: 0a 53608i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0197183
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=53605 n_nop=53164 n_act=9 n_pre=1 n_req=227 n_rd=408 n_write=23 bw_util=0.01608
n_activity=2228 dram_eff=0.3869
bk0: 66a 53409i bk1: 64a 53302i bk2: 64a 53361i bk3: 64a 53201i bk4: 64a 53375i bk5: 64a 53312i bk6: 12a 53493i bk7: 10a 53521i bk8: 0a 53603i bk9: 0a 53603i bk10: 0a 53604i bk11: 0a 53605i bk12: 0a 53605i bk13: 0a 53607i bk14: 0a 53607i bk15: 0a 53607i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0211547
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=53605 n_nop=53172 n_act=8 n_pre=0 n_req=223 n_rd=404 n_write=21 bw_util=0.01586
n_activity=2132 dram_eff=0.3987
bk0: 64a 53412i bk1: 64a 53333i bk2: 64a 53301i bk3: 64a 53238i bk4: 64a 53369i bk5: 64a 53310i bk6: 12a 53506i bk7: 8a 53535i bk8: 0a 53603i bk9: 0a 53603i bk10: 0a 53603i bk11: 0a 53604i bk12: 0a 53606i bk13: 0a 53606i bk14: 0a 53607i bk15: 0a 53608i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0244567
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=53605 n_nop=53169 n_act=8 n_pre=0 n_req=226 n_rd=404 n_write=24 bw_util=0.01597
n_activity=2185 dram_eff=0.3918
bk0: 64a 53417i bk1: 64a 53327i bk2: 64a 53323i bk3: 64a 53267i bk4: 64a 53386i bk5: 64a 53328i bk6: 12a 53459i bk7: 8a 53535i bk8: 0a 53601i bk9: 0a 53602i bk10: 0a 53603i bk11: 0a 53606i bk12: 0a 53606i bk13: 0a 53607i bk14: 0a 53607i bk15: 0a 53607i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0285421
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=53605 n_nop=53169 n_act=8 n_pre=0 n_req=226 n_rd=404 n_write=24 bw_util=0.01597
n_activity=2317 dram_eff=0.3694
bk0: 64a 53417i bk1: 64a 53349i bk2: 64a 53385i bk3: 64a 53274i bk4: 64a 53376i bk5: 64a 53349i bk6: 12a 53487i bk7: 8a 53519i bk8: 0a 53601i bk9: 0a 53601i bk10: 0a 53603i bk11: 0a 53604i bk12: 0a 53606i bk13: 0a 53607i bk14: 0a 53607i bk15: 0a 53607i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0149426

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1774, Miss = 105, Miss_rate = 0.059, Pending_hits = 10, Reservation_fails = 338
L2_cache_bank[1]: Access = 1796, Miss = 102, Miss_rate = 0.057, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 1707, Miss = 104, Miss_rate = 0.061, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[3]: Access = 1778, Miss = 102, Miss_rate = 0.057, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 1712, Miss = 103, Miss_rate = 0.060, Pending_hits = 4, Reservation_fails = 101
L2_cache_bank[5]: Access = 5240, Miss = 101, Miss_rate = 0.019, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[6]: Access = 1665, Miss = 102, Miss_rate = 0.061, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[7]: Access = 2069, Miss = 100, Miss_rate = 0.048, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 1796, Miss = 102, Miss_rate = 0.057, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[9]: Access = 2090, Miss = 100, Miss_rate = 0.048, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[10]: Access = 1776, Miss = 102, Miss_rate = 0.057, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[11]: Access = 2108, Miss = 100, Miss_rate = 0.047, Pending_hits = 1, Reservation_fails = 0
L2_total_cache_accesses = 25511
L2_total_cache_misses = 1223
L2_total_cache_miss_rate = 0.0479
L2_total_cache_pending_hits = 27
L2_total_cache_reservation_fails = 439
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 5115
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1088
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 19074
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 11
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 129
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 61
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 5
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 330
L2_cache_data_port_util = 0.082
L2_cache_fill_port_util = 0.010

icnt_total_pkts_mem_to_simt=50669
icnt_total_pkts_simt_to_mem=44878
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 30.3112
	minimum = 6
	maximum = 294
Network latency average = 21.5421
	minimum = 6
	maximum = 168
Slowest packet = 44083
Flit latency average = 20.3113
	minimum = 6
	maximum = 167
Slowest flit = 86812
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0451122
	minimum = 0.0276948 (at node 7)
	maximum = 0.139289 (at node 6)
Accepted packet rate average = 0.0451122
	minimum = 0.0276948 (at node 7)
	maximum = 0.139289 (at node 6)
Injected flit rate average = 0.0997677
	minimum = 0.0443932 (at node 7)
	maximum = 0.201738 (at node 20)
Accepted flit rate average= 0.0997677
	minimum = 0.0465653 (at node 17)
	maximum = 0.521586 (at node 6)
Injected packet length average = 2.21155
Accepted packet length average = 2.21155
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (22 samples)
	minimum = nan (22 samples)
	maximum = -nan (22 samples)
Network latency average = -nan (22 samples)
	minimum = nan (22 samples)
	maximum = -nan (22 samples)
Flit latency average = -nan (22 samples)
	minimum = nan (22 samples)
	maximum = -nan (22 samples)
Fragmentation average = -nan (22 samples)
	minimum = nan (22 samples)
	maximum = -nan (22 samples)
Injected packet rate average = -nan (22 samples)
	minimum = -nan (22 samples)
	maximum = -nan (22 samples)
Accepted packet rate average = -nan (22 samples)
	minimum = -nan (22 samples)
	maximum = -nan (22 samples)
Injected flit rate average = -nan (22 samples)
	minimum = -nan (22 samples)
	maximum = -nan (22 samples)
Accepted flit rate average = -nan (22 samples)
	minimum = -nan (22 samples)
	maximum = -nan (22 samples)
Injected packet size average = -nan (22 samples)
Accepted packet size average = -nan (22 samples)
Hops average = -nan (22 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 32 sec (32 sec)
gpgpu_simulation_rate = 35597 (inst/sec)
gpgpu_simulation_rate = 1269 (cycle/sec)
GPGPU-Sim: detected inactive GPU simulation thread
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 40613
gpu_tot_sim_insn = 1139122
gpu_tot_ipc =      28.0482
gpu_tot_issued_cta = 96
max_total_param_size = 0
gpu_stall_dramfull = 4830
gpu_stall_icnt2sh    = 21530
gpu_total_sim_rate=35597

========= Core RFC stats =========
	Total RFC Accesses     = 218213
	Total RFC Misses       = 115870
	Total RFC Read Misses  = 53513
	Total RFC Write Misses = 62357
	Total RFC Evictions    = 78279

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 64960
	L1I_total_cache_misses = 455
	L1I_total_cache_miss_rate = 0.0070
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 4568, Miss = 1391, Miss_rate = 0.305, Pending_hits = 125, Reservation_fails = 4773
	L1D_cache_core[1]: Access = 4882, Miss = 1570, Miss_rate = 0.322, Pending_hits = 172, Reservation_fails = 4203
	L1D_cache_core[2]: Access = 4476, Miss = 1381, Miss_rate = 0.309, Pending_hits = 148, Reservation_fails = 4037
	L1D_cache_core[3]: Access = 4874, Miss = 1561, Miss_rate = 0.320, Pending_hits = 152, Reservation_fails = 5980
	L1D_cache_core[4]: Access = 5437, Miss = 1672, Miss_rate = 0.308, Pending_hits = 162, Reservation_fails = 5958
	L1D_cache_core[5]: Access = 6800, Miss = 2709, Miss_rate = 0.398, Pending_hits = 396, Reservation_fails = 7186
	L1D_cache_core[6]: Access = 6846, Miss = 2464, Miss_rate = 0.360, Pending_hits = 424, Reservation_fails = 7656
	L1D_cache_core[7]: Access = 4672, Miss = 1447, Miss_rate = 0.310, Pending_hits = 111, Reservation_fails = 5164
	L1D_cache_core[8]: Access = 4572, Miss = 1444, Miss_rate = 0.316, Pending_hits = 131, Reservation_fails = 4816
	L1D_cache_core[9]: Access = 4906, Miss = 1673, Miss_rate = 0.341, Pending_hits = 162, Reservation_fails = 5172
	L1D_cache_core[10]: Access = 4789, Miss = 1512, Miss_rate = 0.316, Pending_hits = 143, Reservation_fails = 5440
	L1D_cache_core[11]: Access = 4646, Miss = 1408, Miss_rate = 0.303, Pending_hits = 124, Reservation_fails = 4342
	L1D_cache_core[12]: Access = 4538, Miss = 1473, Miss_rate = 0.325, Pending_hits = 146, Reservation_fails = 5454
	L1D_cache_core[13]: Access = 4565, Miss = 1503, Miss_rate = 0.329, Pending_hits = 164, Reservation_fails = 5142
	L1D_cache_core[14]: Access = 4573, Miss = 1445, Miss_rate = 0.316, Pending_hits = 151, Reservation_fails = 5651
	L1D_total_cache_accesses = 75144
	L1D_total_cache_misses = 24653
	L1D_total_cache_miss_rate = 0.3281
	L1D_total_cache_pending_hits = 2711
	L1D_total_cache_reservation_fails = 80974
	L1D_cache_data_port_util = 0.130
	L1D_cache_fill_port_util = 0.017
L1C_cache:
	L1C_total_cache_accesses = 5376
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0893
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3420
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 47071
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2652
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 6207
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 17101
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 4896
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3420
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 709
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 59
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 18446
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 63873
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 64505
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 455
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
1168, 810, 746, 746, 1008, 968, 968, 1072, 
gpgpu_n_tot_thrd_icount = 3829888
gpgpu_n_tot_w_icount = 119684
gpgpu_n_stall_shd_mem = 127726
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 6207
gpgpu_n_mem_write_global = 19214
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 134815
gpgpu_n_store_insn = 30765
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 172032
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3420
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3420
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 124306
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:145437	W0_Idle:113132	W0_Scoreboard:354119	W1:31654	W2:13734	W3:9778	W4:6510	W5:4630	W6:3480	W7:2820	W8:2636	W9:2944	W10:2690	W11:2728	W12:3348	W13:2500	W14:2498	W15:1672	W16:1400	W17:1532	W18:790	W19:404	W20:200	W21:124	W22:108	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:21504
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 49656 {8:6207,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 773456 {40:19151,72:18,136:45,}
traffic_breakdown_coretomem[INST_ACC_R] = 600 {8:75,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 844152 {136:6207,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 153712 {8:19214,}
traffic_breakdown_memtocore[INST_ACC_R] = 10200 {136:75,}
maxmrqlatency = 90 
maxdqlatency = 0 
maxmflatency = 641 
averagemflatency = 244 
max_icnt2mem_latency = 408 
max_icnt2sh_latency = 40589 
mrq_lat_table:999 	90 	92 	80 	59 	36 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	14614 	10732 	90 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	6354 	2454 	2811 	5904 	7256 	732 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	1982 	2568 	1392 	267 	13 	0 	0 	2 	9 	43 	1542 	15219 	2399 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	56 	27 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       962         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1485         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1418         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  8.750000       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 17.000000       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 16.500000       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 1363/8 = 170.375000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        35        32        32        32        32        32         6         6         0         0         0         0         0         0         0         0 
dram[1]:        34        32        32        32        32        32         6         6         0         0         0         0         0         0         0         0 
dram[2]:        33        32        32        32        32        32         6         5         0         0         0         0         0         0         0         0 
dram[3]:        32        32        32        32        32        32         6         4         0         0         0         0         0         0         0         0 
dram[4]:        32        32        32        32        32        32         6         4         0         0         0         0         0         0         0         0 
dram[5]:        32        32        32        32        32        32         6         4         0         0         0         0         0         0         0         0 
total reads: 1223
min_bank_accesses = 0!
chip skew: 207/202 = 1.02
number of total write accesses:
dram[0]:         0         0         0         0         5         6         7         6         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         4         6         8         6         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         4         7         7         5         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         5         6         6         4         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         5         8         7         4         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         6         6         7         5         0         0         0         0         0         0         0         0 
total reads: 140
min_bank_accesses = 0!
chip skew: 24/21 = 1.14
average mf latency per bank:
dram[0]:       1232      1322       918       747      6366      6742      7957      8248    none      none      none      none      none      none      none      none  
dram[1]:       1284      1382      1117       952      6538      6788      7061      8318    none      none      none      none      none      none      none      none  
dram[2]:       1298      1088       929       889      6530     10642      7449     88049    none      none      none      none      none      none      none      none  
dram[3]:       1379      1050      1141       925      6858      9535      7681      7581    none      none      none      none      none      none      none      none  
dram[4]:       1475       917      1025       769      7039      9087      7505      8210    none      none      none      none      none      none      none      none  
dram[5]:       1366      1118       947      1018      6633      9998      7390      6946    none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        445       469       467       370       492       478       468       427         0         0         0         0         0         0         0         0
dram[1]:        503       524       540       455       513       470       440       451         0         0         0         0         0         0         0         0
dram[2]:        401       467       469       463       480       538       470       538         0         0         0         0         0         0         0         0
dram[3]:        588       424       605       561       641       460       472       449         0         0         0         0         0         0         0         0
dram[4]:        578       465       558       523       581       477       535       466         0         0         0         0         0         0         0         0
dram[5]:        464       474       443       565       450       513       478       445         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=53605 n_nop=53153 n_act=11 n_pre=3 n_req=231 n_rd=414 n_write=24 bw_util=0.01634
n_activity=2553 dram_eff=0.3431
bk0: 70a 53359i bk1: 64a 53378i bk2: 64a 53421i bk3: 64a 53298i bk4: 64a 53359i bk5: 64a 53338i bk6: 12a 53467i bk7: 12a 53504i bk8: 0a 53602i bk9: 0a 53603i bk10: 0a 53605i bk11: 0a 53605i bk12: 0a 53605i bk13: 0a 53607i bk14: 0a 53608i bk15: 0a 53608i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00680907
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=53605 n_nop=53159 n_act=9 n_pre=1 n_req=230 n_rd=412 n_write=24 bw_util=0.01627
n_activity=2363 dram_eff=0.369
bk0: 68a 53395i bk1: 64a 53354i bk2: 64a 53391i bk3: 64a 53262i bk4: 64a 53378i bk5: 64a 53351i bk6: 12a 53491i bk7: 12a 53502i bk8: 0a 53602i bk9: 0a 53603i bk10: 0a 53604i bk11: 0a 53604i bk12: 0a 53605i bk13: 0a 53607i bk14: 0a 53608i bk15: 0a 53608i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0197183
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=53605 n_nop=53164 n_act=9 n_pre=1 n_req=227 n_rd=408 n_write=23 bw_util=0.01608
n_activity=2228 dram_eff=0.3869
bk0: 66a 53409i bk1: 64a 53302i bk2: 64a 53361i bk3: 64a 53201i bk4: 64a 53375i bk5: 64a 53312i bk6: 12a 53493i bk7: 10a 53521i bk8: 0a 53603i bk9: 0a 53603i bk10: 0a 53604i bk11: 0a 53605i bk12: 0a 53605i bk13: 0a 53607i bk14: 0a 53607i bk15: 0a 53607i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0211547
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=53605 n_nop=53172 n_act=8 n_pre=0 n_req=223 n_rd=404 n_write=21 bw_util=0.01586
n_activity=2132 dram_eff=0.3987
bk0: 64a 53412i bk1: 64a 53333i bk2: 64a 53301i bk3: 64a 53238i bk4: 64a 53369i bk5: 64a 53310i bk6: 12a 53506i bk7: 8a 53535i bk8: 0a 53603i bk9: 0a 53603i bk10: 0a 53603i bk11: 0a 53604i bk12: 0a 53606i bk13: 0a 53606i bk14: 0a 53607i bk15: 0a 53608i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0244567
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=53605 n_nop=53169 n_act=8 n_pre=0 n_req=226 n_rd=404 n_write=24 bw_util=0.01597
n_activity=2185 dram_eff=0.3918
bk0: 64a 53417i bk1: 64a 53327i bk2: 64a 53323i bk3: 64a 53267i bk4: 64a 53386i bk5: 64a 53328i bk6: 12a 53459i bk7: 8a 53535i bk8: 0a 53601i bk9: 0a 53602i bk10: 0a 53603i bk11: 0a 53606i bk12: 0a 53606i bk13: 0a 53607i bk14: 0a 53607i bk15: 0a 53607i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0285421
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=53605 n_nop=53169 n_act=8 n_pre=0 n_req=226 n_rd=404 n_write=24 bw_util=0.01597
n_activity=2317 dram_eff=0.3694
bk0: 64a 53417i bk1: 64a 53349i bk2: 64a 53385i bk3: 64a 53274i bk4: 64a 53376i bk5: 64a 53349i bk6: 12a 53487i bk7: 8a 53519i bk8: 0a 53601i bk9: 0a 53601i bk10: 0a 53603i bk11: 0a 53604i bk12: 0a 53606i bk13: 0a 53607i bk14: 0a 53607i bk15: 0a 53607i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0149426

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1774, Miss = 105, Miss_rate = 0.059, Pending_hits = 10, Reservation_fails = 338
L2_cache_bank[1]: Access = 1796, Miss = 102, Miss_rate = 0.057, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 1707, Miss = 104, Miss_rate = 0.061, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[3]: Access = 1778, Miss = 102, Miss_rate = 0.057, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 1712, Miss = 103, Miss_rate = 0.060, Pending_hits = 4, Reservation_fails = 101
L2_cache_bank[5]: Access = 5240, Miss = 101, Miss_rate = 0.019, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[6]: Access = 1665, Miss = 102, Miss_rate = 0.061, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[7]: Access = 2069, Miss = 100, Miss_rate = 0.048, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 1796, Miss = 102, Miss_rate = 0.057, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[9]: Access = 2090, Miss = 100, Miss_rate = 0.048, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[10]: Access = 1776, Miss = 102, Miss_rate = 0.057, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[11]: Access = 2108, Miss = 100, Miss_rate = 0.047, Pending_hits = 1, Reservation_fails = 0
L2_total_cache_accesses = 25511
L2_total_cache_misses = 1223
L2_total_cache_miss_rate = 0.0479
L2_total_cache_pending_hits = 27
L2_total_cache_reservation_fails = 439
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 5115
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1088
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 19074
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 11
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 129
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 61
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 5
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 330
L2_cache_data_port_util = 0.082
L2_cache_fill_port_util = 0.010

icnt_total_pkts_mem_to_simt=50669
icnt_total_pkts_simt_to_mem=44878
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (23 samples)
	minimum = nan (23 samples)
	maximum = -nan (23 samples)
Network latency average = -nan (23 samples)
	minimum = nan (23 samples)
	maximum = -nan (23 samples)
Flit latency average = -nan (23 samples)
	minimum = nan (23 samples)
	maximum = -nan (23 samples)
Fragmentation average = -nan (23 samples)
	minimum = nan (23 samples)
	maximum = -nan (23 samples)
Injected packet rate average = -nan (23 samples)
	minimum = -nan (23 samples)
	maximum = -nan (23 samples)
Accepted packet rate average = -nan (23 samples)
	minimum = -nan (23 samples)
	maximum = -nan (23 samples)
Injected flit rate average = -nan (23 samples)
	minimum = -nan (23 samples)
	maximum = -nan (23 samples)
Accepted flit rate average = -nan (23 samples)
	minimum = -nan (23 samples)
	maximum = -nan (23 samples)
Injected packet size average = -nan (23 samples)
Accepted packet size average = -nan (23 samples)
Hops average = -nan (23 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------

GPGPU-Sim PTX: cudaLaunch for 0x0x403f40 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (16,1,1) blockDim = (256,1,1) 
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 40613
gpu_tot_sim_insn = 1139122
gpu_tot_ipc =      28.0482
gpu_tot_issued_cta = 96
max_total_param_size = 0
gpu_stall_dramfull = 4830
gpu_stall_icnt2sh    = 21530
gpu_total_sim_rate=35597

========= Core RFC stats =========
	Total RFC Accesses     = 218213
	Total RFC Misses       = 115870
	Total RFC Read Misses  = 53513
	Total RFC Write Misses = 62357
	Total RFC Evictions    = 78279

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 64960
	L1I_total_cache_misses = 455
	L1I_total_cache_miss_rate = 0.0070
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 4568, Miss = 1391, Miss_rate = 0.305, Pending_hits = 125, Reservation_fails = 4773
	L1D_cache_core[1]: Access = 4882, Miss = 1570, Miss_rate = 0.322, Pending_hits = 172, Reservation_fails = 4203
	L1D_cache_core[2]: Access = 4476, Miss = 1381, Miss_rate = 0.309, Pending_hits = 148, Reservation_fails = 4037
	L1D_cache_core[3]: Access = 4874, Miss = 1561, Miss_rate = 0.320, Pending_hits = 152, Reservation_fails = 5980
	L1D_cache_core[4]: Access = 5437, Miss = 1672, Miss_rate = 0.308, Pending_hits = 162, Reservation_fails = 5958
	L1D_cache_core[5]: Access = 6800, Miss = 2709, Miss_rate = 0.398, Pending_hits = 396, Reservation_fails = 7186
	L1D_cache_core[6]: Access = 6846, Miss = 2464, Miss_rate = 0.360, Pending_hits = 424, Reservation_fails = 7656
	L1D_cache_core[7]: Access = 4672, Miss = 1447, Miss_rate = 0.310, Pending_hits = 111, Reservation_fails = 5164
	L1D_cache_core[8]: Access = 4572, Miss = 1444, Miss_rate = 0.316, Pending_hits = 131, Reservation_fails = 4816
	L1D_cache_core[9]: Access = 4906, Miss = 1673, Miss_rate = 0.341, Pending_hits = 162, Reservation_fails = 5172
	L1D_cache_core[10]: Access = 4789, Miss = 1512, Miss_rate = 0.316, Pending_hits = 143, Reservation_fails = 5440
	L1D_cache_core[11]: Access = 4646, Miss = 1408, Miss_rate = 0.303, Pending_hits = 124, Reservation_fails = 4342
	L1D_cache_core[12]: Access = 4538, Miss = 1473, Miss_rate = 0.325, Pending_hits = 146, Reservation_fails = 5454
	L1D_cache_core[13]: Access = 4565, Miss = 1503, Miss_rate = 0.329, Pending_hits = 164, Reservation_fails = 5142
	L1D_cache_core[14]: Access = 4573, Miss = 1445, Miss_rate = 0.316, Pending_hits = 151, Reservation_fails = 5651
	L1D_total_cache_accesses = 75144
	L1D_total_cache_misses = 24653
	L1D_total_cache_miss_rate = 0.3281
	L1D_total_cache_pending_hits = 2711
	L1D_total_cache_reservation_fails = 80974
	L1D_cache_data_port_util = 0.130
	L1D_cache_fill_port_util = 0.017
L1C_cache:
	L1C_total_cache_accesses = 5376
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0893
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3420
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 47071
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2652
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 6207
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 17101
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 4896
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3420
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 709
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 59
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 18446
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 63873
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 64505
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 455
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
1168, 810, 746, 746, 1008, 968, 968, 1072, 
gpgpu_n_tot_thrd_icount = 3829888
gpgpu_n_tot_w_icount = 119684
gpgpu_n_stall_shd_mem = 127726
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 6207
gpgpu_n_mem_write_global = 19214
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 134815
gpgpu_n_store_insn = 30765
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 172032
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3420
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3420
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 124306
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:145437	W0_Idle:113132	W0_Scoreboard:354119	W1:31654	W2:13734	W3:9778	W4:6510	W5:4630	W6:3480	W7:2820	W8:2636	W9:2944	W10:2690	W11:2728	W12:3348	W13:2500	W14:2498	W15:1672	W16:1400	W17:1532	W18:790	W19:404	W20:200	W21:124	W22:108	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:21504
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 49656 {8:6207,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 773456 {40:19151,72:18,136:45,}
traffic_breakdown_coretomem[INST_ACC_R] = 600 {8:75,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 844152 {136:6207,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 153712 {8:19214,}
traffic_breakdown_memtocore[INST_ACC_R] = 10200 {136:75,}
maxmrqlatency = 90 
maxdqlatency = 0 
maxmflatency = 641 
averagemflatency = 244 
max_icnt2mem_latency = 408 
max_icnt2sh_latency = 40589 
mrq_lat_table:999 	90 	92 	80 	59 	36 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	14614 	10732 	90 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	6354 	2454 	2811 	5904 	7256 	732 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	1982 	2568 	1392 	267 	13 	0 	0 	2 	9 	43 	1542 	15219 	2399 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	56 	27 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       962         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1485         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1418         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  8.750000       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 17.000000       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 16.500000       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 1363/8 = 170.375000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        35        32        32        32        32        32         6         6         0         0         0         0         0         0         0         0 
dram[1]:        34        32        32        32        32        32         6         6         0         0         0         0         0         0         0         0 
dram[2]:        33        32        32        32        32        32         6         5         0         0         0         0         0         0         0         0 
dram[3]:        32        32        32        32        32        32         6         4         0         0         0         0         0         0         0         0 
dram[4]:        32        32        32        32        32        32         6         4         0         0         0         0         0         0         0         0 
dram[5]:        32        32        32        32        32        32         6         4         0         0         0         0         0         0         0         0 
total reads: 1223
min_bank_accesses = 0!
chip skew: 207/202 = 1.02
number of total write accesses:
dram[0]:         0         0         0         0         5         6         7         6         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         4         6         8         6         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         4         7         7         5         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         5         6         6         4         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         5         8         7         4         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         6         6         7         5         0         0         0         0         0         0         0         0 
total reads: 140
min_bank_accesses = 0!
chip skew: 24/21 = 1.14
average mf latency per bank:
dram[0]:       1232      1322       918       747      6366      6742      7957      8248    none      none      none      none      none      none      none      none  
dram[1]:       1284      1382      1117       952      6538      6788      7061      8318    none      none      none      none      none      none      none      none  
dram[2]:       1298      1088       929       889      6530     10642      7449     88049    none      none      none      none      none      none      none      none  
dram[3]:       1379      1050      1141       925      6858      9535      7681      7581    none      none      none      none      none      none      none      none  
dram[4]:       1475       917      1025       769      7039      9087      7505      8210    none      none      none      none      none      none      none      none  
dram[5]:       1366      1118       947      1018      6633      9998      7390      6946    none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        445       469       467       370       492       478       468       427         0         0         0         0         0         0         0         0
dram[1]:        503       524       540       455       513       470       440       451         0         0         0         0         0         0         0         0
dram[2]:        401       467       469       463       480       538       470       538         0         0         0         0         0         0         0         0
dram[3]:        588       424       605       561       641       460       472       449         0         0         0         0         0         0         0         0
dram[4]:        578       465       558       523       581       477       535       466         0         0         0         0         0         0         0         0
dram[5]:        464       474       443       565       450       513       478       445         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=53605 n_nop=53153 n_act=11 n_pre=3 n_req=231 n_rd=414 n_write=24 bw_util=0.01634
n_activity=2553 dram_eff=0.3431
bk0: 70a 53359i bk1: 64a 53378i bk2: 64a 53421i bk3: 64a 53298i bk4: 64a 53359i bk5: 64a 53338i bk6: 12a 53467i bk7: 12a 53504i bk8: 0a 53602i bk9: 0a 53603i bk10: 0a 53605i bk11: 0a 53605i bk12: 0a 53605i bk13: 0a 53607i bk14: 0a 53608i bk15: 0a 53608i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00680907
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=53605 n_nop=53159 n_act=9 n_pre=1 n_req=230 n_rd=412 n_write=24 bw_util=0.01627
n_activity=2363 dram_eff=0.369
bk0: 68a 53395i bk1: 64a 53354i bk2: 64a 53391i bk3: 64a 53262i bk4: 64a 53378i bk5: 64a 53351i bk6: 12a 53491i bk7: 12a 53502i bk8: 0a 53602i bk9: 0a 53603i bk10: 0a 53604i bk11: 0a 53604i bk12: 0a 53605i bk13: 0a 53607i bk14: 0a 53608i bk15: 0a 53608i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0197183
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=53605 n_nop=53164 n_act=9 n_pre=1 n_req=227 n_rd=408 n_write=23 bw_util=0.01608
n_activity=2228 dram_eff=0.3869
bk0: 66a 53409i bk1: 64a 53302i bk2: 64a 53361i bk3: 64a 53201i bk4: 64a 53375i bk5: 64a 53312i bk6: 12a 53493i bk7: 10a 53521i bk8: 0a 53603i bk9: 0a 53603i bk10: 0a 53604i bk11: 0a 53605i bk12: 0a 53605i bk13: 0a 53607i bk14: 0a 53607i bk15: 0a 53607i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0211547
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=53605 n_nop=53172 n_act=8 n_pre=0 n_req=223 n_rd=404 n_write=21 bw_util=0.01586
n_activity=2132 dram_eff=0.3987
bk0: 64a 53412i bk1: 64a 53333i bk2: 64a 53301i bk3: 64a 53238i bk4: 64a 53369i bk5: 64a 53310i bk6: 12a 53506i bk7: 8a 53535i bk8: 0a 53603i bk9: 0a 53603i bk10: 0a 53603i bk11: 0a 53604i bk12: 0a 53606i bk13: 0a 53606i bk14: 0a 53607i bk15: 0a 53608i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0244567
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=53605 n_nop=53169 n_act=8 n_pre=0 n_req=226 n_rd=404 n_write=24 bw_util=0.01597
n_activity=2185 dram_eff=0.3918
bk0: 64a 53417i bk1: 64a 53327i bk2: 64a 53323i bk3: 64a 53267i bk4: 64a 53386i bk5: 64a 53328i bk6: 12a 53459i bk7: 8a 53535i bk8: 0a 53601i bk9: 0a 53602i bk10: 0a 53603i bk11: 0a 53606i bk12: 0a 53606i bk13: 0a 53607i bk14: 0a 53607i bk15: 0a 53607i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0285421
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=53605 n_nop=53169 n_act=8 n_pre=0 n_req=226 n_rd=404 n_write=24 bw_util=0.01597
n_activity=2317 dram_eff=0.3694
bk0: 64a 53417i bk1: 64a 53349i bk2: 64a 53385i bk3: 64a 53274i bk4: 64a 53376i bk5: 64a 53349i bk6: 12a 53487i bk7: 8a 53519i bk8: 0a 53601i bk9: 0a 53601i bk10: 0a 53603i bk11: 0a 53604i bk12: 0a 53606i bk13: 0a 53607i bk14: 0a 53607i bk15: 0a 53607i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0149426

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1774, Miss = 105, Miss_rate = 0.059, Pending_hits = 10, Reservation_fails = 338
L2_cache_bank[1]: Access = 1796, Miss = 102, Miss_rate = 0.057, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 1707, Miss = 104, Miss_rate = 0.061, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[3]: Access = 1778, Miss = 102, Miss_rate = 0.057, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 1712, Miss = 103, Miss_rate = 0.060, Pending_hits = 4, Reservation_fails = 101
L2_cache_bank[5]: Access = 5240, Miss = 101, Miss_rate = 0.019, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[6]: Access = 1665, Miss = 102, Miss_rate = 0.061, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[7]: Access = 2069, Miss = 100, Miss_rate = 0.048, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 1796, Miss = 102, Miss_rate = 0.057, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[9]: Access = 2090, Miss = 100, Miss_rate = 0.048, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[10]: Access = 1776, Miss = 102, Miss_rate = 0.057, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[11]: Access = 2108, Miss = 100, Miss_rate = 0.047, Pending_hits = 1, Reservation_fails = 0
L2_total_cache_accesses = 25511
L2_total_cache_misses = 1223
L2_total_cache_miss_rate = 0.0479
L2_total_cache_pending_hits = 27
L2_total_cache_reservation_fails = 439
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 5115
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1088
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 19074
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 11
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 129
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 61
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 5
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 330
L2_cache_data_port_util = 0.082
L2_cache_fill_port_util = 0.010

icnt_total_pkts_mem_to_simt=50669
icnt_total_pkts_simt_to_mem=44878
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (24 samples)
	minimum = nan (24 samples)
	maximum = -nan (24 samples)
Network latency average = -nan (24 samples)
	minimum = nan (24 samples)
	maximum = -nan (24 samples)
Flit latency average = -nan (24 samples)
	minimum = nan (24 samples)
	maximum = -nan (24 samples)
Fragmentation average = -nan (24 samples)
	minimum = nan (24 samples)
	maximum = -nan (24 samples)
Injected packet rate average = -nan (24 samples)
	minimum = -nan (24 samples)
	maximum = -nan (24 samples)
Accepted packet rate average = -nan (24 samples)
	minimum = -nan (24 samples)
	maximum = -nan (24 samples)
Injected flit rate average = -nan (24 samples)
	minimum = -nan (24 samples)
	maximum = -nan (24 samples)
Accepted flit rate average = -nan (24 samples)
	minimum = -nan (24 samples)
	maximum = -nan (24 samples)
Injected packet size average = -nan (24 samples)
Accepted packet size average = -nan (24 samples)
Hops average = -nan (24 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,40613)
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,40613)
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,40613)
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,40613)
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,40613)
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,40613)
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,40613)
GPGPU-Sim uArch: Shader 14 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,40613)
GPGPU-Sim uArch: Shader 0 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,40613)
GPGPU-Sim uArch: Shader 1 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,40613)
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,40613)
GPGPU-Sim uArch: Shader 3 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,40613)
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,40613)
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,40613)
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,40613)
GPGPU-Sim uArch: core:  7, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,40613)
GPGPU-Sim PTX: 1200000 instructions simulated : ctaid=(4,0,0) tid=(73,0,0)
GPGPU-Sim uArch: cycles simulated: 41113  inst.: 1248187 (ipc=218.1) sim_rate=37823 (inst/sec) elapsed = 0:0:00:33 / Thu Apr 12 15:17:55 2018
GPGPU-Sim PTX: 1300000 instructions simulated : ctaid=(1,0,0) tid=(58,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1206,40613), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (last released kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1225,40613), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (last released kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1241,40613), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (last released kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1342,40613), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (last released kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1423,40613), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (last released kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1451,40613), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (last released kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1501,40613), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (last released kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1538,40613), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (last released kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1603,40613), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (last released kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1611,40613), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (last released kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1646,40613), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (last released kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1663,40613), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (last released kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1741,40613), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1780,40613), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (last released kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1811,40613), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (last released kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1830,40613), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (last released kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 7.
Destroy streams for kernel 7: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 7 
gpu_sim_cycle = 1831
gpu_sim_insn = 127068
gpu_ipc =      69.3981
gpu_tot_sim_cycle = 42444
gpu_tot_sim_insn = 1266190
gpu_tot_ipc =      29.8320
gpu_tot_issued_cta = 112
max_total_param_size = 0
gpu_stall_dramfull = 4830
gpu_stall_icnt2sh    = 22735
gpu_total_sim_rate=38369

========= Core RFC stats =========
	Total RFC Accesses     = 240046
	Total RFC Misses       = 126647
	Total RFC Read Misses  = 58020
	Total RFC Write Misses = 68627
	Total RFC Evictions    = 86885

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 72279
	L1I_total_cache_misses = 455
	L1I_total_cache_miss_rate = 0.0063
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 4807, Miss = 1428, Miss_rate = 0.297, Pending_hits = 142, Reservation_fails = 4773
	L1D_cache_core[1]: Access = 5106, Miss = 1609, Miss_rate = 0.315, Pending_hits = 189, Reservation_fails = 4203
	L1D_cache_core[2]: Access = 4706, Miss = 1421, Miss_rate = 0.302, Pending_hits = 165, Reservation_fails = 4037
	L1D_cache_core[3]: Access = 5116, Miss = 1601, Miss_rate = 0.313, Pending_hits = 169, Reservation_fails = 5980
	L1D_cache_core[4]: Access = 5701, Miss = 1715, Miss_rate = 0.301, Pending_hits = 179, Reservation_fails = 5958
	L1D_cache_core[5]: Access = 7011, Miss = 2741, Miss_rate = 0.391, Pending_hits = 411, Reservation_fails = 7186
	L1D_cache_core[6]: Access = 7102, Miss = 2508, Miss_rate = 0.353, Pending_hits = 443, Reservation_fails = 7656
	L1D_cache_core[7]: Access = 5131, Miss = 1533, Miss_rate = 0.299, Pending_hits = 151, Reservation_fails = 5164
	L1D_cache_core[8]: Access = 4783, Miss = 1479, Miss_rate = 0.309, Pending_hits = 146, Reservation_fails = 4816
	L1D_cache_core[9]: Access = 5093, Miss = 1706, Miss_rate = 0.335, Pending_hits = 179, Reservation_fails = 5172
	L1D_cache_core[10]: Access = 5058, Miss = 1553, Miss_rate = 0.307, Pending_hits = 162, Reservation_fails = 5440
	L1D_cache_core[11]: Access = 4806, Miss = 1441, Miss_rate = 0.300, Pending_hits = 140, Reservation_fails = 4342
	L1D_cache_core[12]: Access = 4653, Miss = 1498, Miss_rate = 0.322, Pending_hits = 158, Reservation_fails = 5454
	L1D_cache_core[13]: Access = 4799, Miss = 1544, Miss_rate = 0.322, Pending_hits = 180, Reservation_fails = 5142
	L1D_cache_core[14]: Access = 4841, Miss = 1495, Miss_rate = 0.309, Pending_hits = 172, Reservation_fails = 5651
	L1D_total_cache_accesses = 78713
	L1D_total_cache_misses = 25272
	L1D_total_cache_miss_rate = 0.3211
	L1D_total_cache_pending_hits = 2986
	L1D_total_cache_reservation_fails = 80974
	L1D_cache_data_port_util = 0.130
	L1D_cache_fill_port_util = 0.017
L1C_cache:
	L1C_total_cache_accesses = 6272
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0765
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3420
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 49682
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2927
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 6661
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 17101
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 5792
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3420
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 773
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 59
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 18611
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 63873
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 71824
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 455
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
1274, 916, 852, 852, 1130, 996, 1106, 1194, 
gpgpu_n_tot_thrd_icount = 4242432
gpgpu_n_tot_w_icount = 132576
gpgpu_n_stall_shd_mem = 128779
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 6661
gpgpu_n_mem_write_global = 19443
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 142844
gpgpu_n_store_insn = 31264
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 200704
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3420
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3420
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 125359
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:145933	W0_Idle:117656	W0_Scoreboard:381979	W1:36216	W2:16366	W3:11016	W4:7216	W5:4800	W6:3480	W7:2820	W8:2636	W9:2944	W10:2690	W11:2728	W12:3348	W13:2500	W14:2498	W15:1672	W16:1400	W17:1532	W18:790	W19:404	W20:200	W21:124	W22:108	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:25088
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 53288 {8:6661,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 782616 {40:19380,72:18,136:45,}
traffic_breakdown_coretomem[INST_ACC_R] = 600 {8:75,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 905896 {136:6661,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 155544 {8:19443,}
traffic_breakdown_memtocore[INST_ACC_R] = 10200 {136:75,}
maxmrqlatency = 90 
maxdqlatency = 0 
maxmflatency = 641 
averagemflatency = 242 
max_icnt2mem_latency = 408 
max_icnt2sh_latency = 42424 
mrq_lat_table:999 	90 	92 	80 	59 	36 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	15287 	10742 	90 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	6778 	2591 	2933 	5904 	7256 	732 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	2119 	2789 	1478 	277 	13 	0 	0 	2 	9 	43 	1542 	15219 	2628 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	59 	27 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       962         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1485         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1418         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  8.750000       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 17.000000       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 16.500000       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 1363/8 = 170.375000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        35        32        32        32        32        32         6         6         0         0         0         0         0         0         0         0 
dram[1]:        34        32        32        32        32        32         6         6         0         0         0         0         0         0         0         0 
dram[2]:        33        32        32        32        32        32         6         5         0         0         0         0         0         0         0         0 
dram[3]:        32        32        32        32        32        32         6         4         0         0         0         0         0         0         0         0 
dram[4]:        32        32        32        32        32        32         6         4         0         0         0         0         0         0         0         0 
dram[5]:        32        32        32        32        32        32         6         4         0         0         0         0         0         0         0         0 
total reads: 1223
min_bank_accesses = 0!
chip skew: 207/202 = 1.02
number of total write accesses:
dram[0]:         0         0         0         0         5         6         7         6         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         4         6         8         6         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         4         7         7         5         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         5         6         6         4         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         5         8         7         4         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         6         6         7         5         0         0         0         0         0         0         0         0 
total reads: 140
min_bank_accesses = 0!
chip skew: 24/21 = 1.14
average mf latency per bank:
dram[0]:       1326      1395       970       788      6498      6845      7968      8248    none      none      none      none      none      none      none      none  
dram[1]:       1396      1455      1178      1004      6684      6891      7061      8330    none      none      none      none      none      none      none      none  
dram[2]:       1392      1184       981       956      6688     10791      7449     88091    none      none      none      none      none      none      none      none  
dram[3]:       1492      1130      1179       958      7047      9654      7681      7581    none      none      none      none      none      none      none      none  
dram[4]:       1595      1011      1047       801      7139      9248      7516      8210    none      none      none      none      none      none      none      none  
dram[5]:       1458      1199       971      1078      6737     10149      7390      6977    none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        445       469       467       370       492       478       468       427         0         0         0         0         0         0         0         0
dram[1]:        503       524       540       455       513       470       440       451         0         0         0         0         0         0         0         0
dram[2]:        401       467       469       463       480       538       470       538         0         0         0         0         0         0         0         0
dram[3]:        588       424       605       561       641       460       472       449         0         0         0         0         0         0         0         0
dram[4]:        578       465       558       523       581       477       535       466         0         0         0         0         0         0         0         0
dram[5]:        464       474       443       565       450       513       478       445         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=56021 n_nop=55569 n_act=11 n_pre=3 n_req=231 n_rd=414 n_write=24 bw_util=0.01564
n_activity=2553 dram_eff=0.3431
bk0: 70a 55775i bk1: 64a 55794i bk2: 64a 55837i bk3: 64a 55714i bk4: 64a 55775i bk5: 64a 55754i bk6: 12a 55883i bk7: 12a 55920i bk8: 0a 56018i bk9: 0a 56019i bk10: 0a 56021i bk11: 0a 56021i bk12: 0a 56021i bk13: 0a 56023i bk14: 0a 56024i bk15: 0a 56024i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00651541
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=56021 n_nop=55575 n_act=9 n_pre=1 n_req=230 n_rd=412 n_write=24 bw_util=0.01557
n_activity=2363 dram_eff=0.369
bk0: 68a 55811i bk1: 64a 55770i bk2: 64a 55807i bk3: 64a 55678i bk4: 64a 55794i bk5: 64a 55767i bk6: 12a 55907i bk7: 12a 55918i bk8: 0a 56018i bk9: 0a 56019i bk10: 0a 56020i bk11: 0a 56020i bk12: 0a 56021i bk13: 0a 56023i bk14: 0a 56024i bk15: 0a 56024i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0188679
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=56021 n_nop=55580 n_act=9 n_pre=1 n_req=227 n_rd=408 n_write=23 bw_util=0.01539
n_activity=2228 dram_eff=0.3869
bk0: 66a 55825i bk1: 64a 55718i bk2: 64a 55777i bk3: 64a 55617i bk4: 64a 55791i bk5: 64a 55728i bk6: 12a 55909i bk7: 10a 55937i bk8: 0a 56019i bk9: 0a 56019i bk10: 0a 56020i bk11: 0a 56021i bk12: 0a 56021i bk13: 0a 56023i bk14: 0a 56023i bk15: 0a 56023i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0202424
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=56021 n_nop=55588 n_act=8 n_pre=0 n_req=223 n_rd=404 n_write=21 bw_util=0.01517
n_activity=2132 dram_eff=0.3987
bk0: 64a 55828i bk1: 64a 55749i bk2: 64a 55717i bk3: 64a 55654i bk4: 64a 55785i bk5: 64a 55726i bk6: 12a 55922i bk7: 8a 55951i bk8: 0a 56019i bk9: 0a 56019i bk10: 0a 56019i bk11: 0a 56020i bk12: 0a 56022i bk13: 0a 56022i bk14: 0a 56023i bk15: 0a 56024i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0234019
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=56021 n_nop=55585 n_act=8 n_pre=0 n_req=226 n_rd=404 n_write=24 bw_util=0.01528
n_activity=2185 dram_eff=0.3918
bk0: 64a 55833i bk1: 64a 55743i bk2: 64a 55739i bk3: 64a 55683i bk4: 64a 55802i bk5: 64a 55744i bk6: 12a 55875i bk7: 8a 55951i bk8: 0a 56017i bk9: 0a 56018i bk10: 0a 56019i bk11: 0a 56022i bk12: 0a 56022i bk13: 0a 56023i bk14: 0a 56023i bk15: 0a 56023i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0273112
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=56021 n_nop=55585 n_act=8 n_pre=0 n_req=226 n_rd=404 n_write=24 bw_util=0.01528
n_activity=2317 dram_eff=0.3694
bk0: 64a 55833i bk1: 64a 55765i bk2: 64a 55801i bk3: 64a 55690i bk4: 64a 55792i bk5: 64a 55765i bk6: 12a 55903i bk7: 8a 55935i bk8: 0a 56017i bk9: 0a 56017i bk10: 0a 56019i bk11: 0a 56020i bk12: 0a 56022i bk13: 0a 56023i bk14: 0a 56023i bk15: 0a 56023i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0142982

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1834, Miss = 105, Miss_rate = 0.057, Pending_hits = 10, Reservation_fails = 338
L2_cache_bank[1]: Access = 1843, Miss = 102, Miss_rate = 0.055, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 1772, Miss = 104, Miss_rate = 0.059, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[3]: Access = 1827, Miss = 102, Miss_rate = 0.056, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 1772, Miss = 103, Miss_rate = 0.058, Pending_hits = 4, Reservation_fails = 101
L2_cache_bank[5]: Access = 5308, Miss = 101, Miss_rate = 0.019, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[6]: Access = 1729, Miss = 102, Miss_rate = 0.059, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[7]: Access = 2119, Miss = 100, Miss_rate = 0.047, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 1848, Miss = 102, Miss_rate = 0.055, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[9]: Access = 2153, Miss = 100, Miss_rate = 0.046, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[10]: Access = 1821, Miss = 102, Miss_rate = 0.056, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[11]: Access = 2168, Miss = 100, Miss_rate = 0.046, Pending_hits = 1, Reservation_fails = 0
L2_total_cache_accesses = 26194
L2_total_cache_misses = 1223
L2_total_cache_miss_rate = 0.0467
L2_total_cache_pending_hits = 27
L2_total_cache_reservation_fails = 439
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 5569
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1088
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 19303
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 11
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 129
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 61
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 5
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 330
L2_cache_data_port_util = 0.082
L2_cache_fill_port_util = 0.010

icnt_total_pkts_mem_to_simt=53168
icnt_total_pkts_simt_to_mem=45790
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 18.1083
	minimum = 6
	maximum = 100
Network latency average = 14.5666
	minimum = 6
	maximum = 97
Slowest packet = 52256
Flit latency average = 13.2471
	minimum = 6
	maximum = 93
Slowest flit = 98541
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0276311
	minimum = 0.0158383 (at node 12)
	maximum = 0.0513381 (at node 7)
Accepted packet rate average = 0.0276311
	minimum = 0.0158383 (at node 12)
	maximum = 0.0513381 (at node 7)
Injected flit rate average = 0.0689969
	minimum = 0.0223921 (at node 12)
	maximum = 0.138176 (at node 17)
Accepted flit rate average= 0.0689969
	minimum = 0.0322228 (at node 25)
	maximum = 0.195522 (at node 7)
Injected packet length average = 2.49707
Accepted packet length average = 2.49707
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (25 samples)
	minimum = nan (25 samples)
	maximum = -nan (25 samples)
Network latency average = -nan (25 samples)
	minimum = nan (25 samples)
	maximum = -nan (25 samples)
Flit latency average = -nan (25 samples)
	minimum = nan (25 samples)
	maximum = -nan (25 samples)
Fragmentation average = -nan (25 samples)
	minimum = nan (25 samples)
	maximum = -nan (25 samples)
Injected packet rate average = -nan (25 samples)
	minimum = -nan (25 samples)
	maximum = -nan (25 samples)
Accepted packet rate average = -nan (25 samples)
	minimum = -nan (25 samples)
	maximum = -nan (25 samples)
Injected flit rate average = -nan (25 samples)
	minimum = -nan (25 samples)
	maximum = -nan (25 samples)
Accepted flit rate average = -nan (25 samples)
	minimum = -nan (25 samples)
	maximum = -nan (25 samples)
Injected packet size average = -nan (25 samples)
Accepted packet size average = -nan (25 samples)
Hops average = -nan (25 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 33 sec (33 sec)
gpgpu_simulation_rate = 38369 (inst/sec)
gpgpu_simulation_rate = 1286 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 42444
gpu_tot_sim_insn = 1266190
gpu_tot_ipc =      29.8320
gpu_tot_issued_cta = 112
max_total_param_size = 0
gpu_stall_dramfull = 4830
gpu_stall_icnt2sh    = 22735
gpu_total_sim_rate=37240

========= Core RFC stats =========
	Total RFC Accesses     = 240046
	Total RFC Misses       = 126647
	Total RFC Read Misses  = 58020
	Total RFC Write Misses = 68627
	Total RFC Evictions    = 86885

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 72279
	L1I_total_cache_misses = 455
	L1I_total_cache_miss_rate = 0.0063
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 4807, Miss = 1428, Miss_rate = 0.297, Pending_hits = 142, Reservation_fails = 4773
	L1D_cache_core[1]: Access = 5106, Miss = 1609, Miss_rate = 0.315, Pending_hits = 189, Reservation_fails = 4203
	L1D_cache_core[2]: Access = 4706, Miss = 1421, Miss_rate = 0.302, Pending_hits = 165, Reservation_fails = 4037
	L1D_cache_core[3]: Access = 5116, Miss = 1601, Miss_rate = 0.313, Pending_hits = 169, Reservation_fails = 5980
	L1D_cache_core[4]: Access = 5701, Miss = 1715, Miss_rate = 0.301, Pending_hits = 179, Reservation_fails = 5958
	L1D_cache_core[5]: Access = 7011, Miss = 2741, Miss_rate = 0.391, Pending_hits = 411, Reservation_fails = 7186
	L1D_cache_core[6]: Access = 7102, Miss = 2508, Miss_rate = 0.353, Pending_hits = 443, Reservation_fails = 7656
	L1D_cache_core[7]: Access = 5131, Miss = 1533, Miss_rate = 0.299, Pending_hits = 151, Reservation_fails = 5164
	L1D_cache_core[8]: Access = 4783, Miss = 1479, Miss_rate = 0.309, Pending_hits = 146, Reservation_fails = 4816
	L1D_cache_core[9]: Access = 5093, Miss = 1706, Miss_rate = 0.335, Pending_hits = 179, Reservation_fails = 5172
	L1D_cache_core[10]: Access = 5058, Miss = 1553, Miss_rate = 0.307, Pending_hits = 162, Reservation_fails = 5440
	L1D_cache_core[11]: Access = 4806, Miss = 1441, Miss_rate = 0.300, Pending_hits = 140, Reservation_fails = 4342
	L1D_cache_core[12]: Access = 4653, Miss = 1498, Miss_rate = 0.322, Pending_hits = 158, Reservation_fails = 5454
	L1D_cache_core[13]: Access = 4799, Miss = 1544, Miss_rate = 0.322, Pending_hits = 180, Reservation_fails = 5142
	L1D_cache_core[14]: Access = 4841, Miss = 1495, Miss_rate = 0.309, Pending_hits = 172, Reservation_fails = 5651
	L1D_total_cache_accesses = 78713
	L1D_total_cache_misses = 25272
	L1D_total_cache_miss_rate = 0.3211
	L1D_total_cache_pending_hits = 2986
	L1D_total_cache_reservation_fails = 80974
	L1D_cache_data_port_util = 0.130
	L1D_cache_fill_port_util = 0.017
L1C_cache:
	L1C_total_cache_accesses = 6272
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0765
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3420
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 49682
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2927
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 6661
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 17101
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 5792
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3420
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 773
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 59
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 18611
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 63873
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 71824
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 455
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
1274, 916, 852, 852, 1130, 996, 1106, 1194, 
gpgpu_n_tot_thrd_icount = 4242432
gpgpu_n_tot_w_icount = 132576
gpgpu_n_stall_shd_mem = 128779
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 6661
gpgpu_n_mem_write_global = 19443
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 142844
gpgpu_n_store_insn = 31264
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 200704
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3420
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3420
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 125359
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:145933	W0_Idle:117656	W0_Scoreboard:381979	W1:36216	W2:16366	W3:11016	W4:7216	W5:4800	W6:3480	W7:2820	W8:2636	W9:2944	W10:2690	W11:2728	W12:3348	W13:2500	W14:2498	W15:1672	W16:1400	W17:1532	W18:790	W19:404	W20:200	W21:124	W22:108	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:25088
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 53288 {8:6661,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 782616 {40:19380,72:18,136:45,}
traffic_breakdown_coretomem[INST_ACC_R] = 600 {8:75,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 905896 {136:6661,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 155544 {8:19443,}
traffic_breakdown_memtocore[INST_ACC_R] = 10200 {136:75,}
maxmrqlatency = 90 
maxdqlatency = 0 
maxmflatency = 641 
averagemflatency = 242 
max_icnt2mem_latency = 408 
max_icnt2sh_latency = 42424 
mrq_lat_table:999 	90 	92 	80 	59 	36 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	15287 	10742 	90 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	6778 	2591 	2933 	5904 	7256 	732 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	2119 	2789 	1478 	277 	13 	0 	0 	2 	9 	43 	1542 	15219 	2628 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	60 	27 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       962         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1485         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1418         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  8.750000       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 17.000000       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 16.500000       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 1363/8 = 170.375000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        35        32        32        32        32        32         6         6         0         0         0         0         0         0         0         0 
dram[1]:        34        32        32        32        32        32         6         6         0         0         0         0         0         0         0         0 
dram[2]:        33        32        32        32        32        32         6         5         0         0         0         0         0         0         0         0 
dram[3]:        32        32        32        32        32        32         6         4         0         0         0         0         0         0         0         0 
dram[4]:        32        32        32        32        32        32         6         4         0         0         0         0         0         0         0         0 
dram[5]:        32        32        32        32        32        32         6         4         0         0         0         0         0         0         0         0 
total reads: 1223
min_bank_accesses = 0!
chip skew: 207/202 = 1.02
number of total write accesses:
dram[0]:         0         0         0         0         5         6         7         6         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         4         6         8         6         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         4         7         7         5         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         5         6         6         4         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         5         8         7         4         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         6         6         7         5         0         0         0         0         0         0         0         0 
total reads: 140
min_bank_accesses = 0!
chip skew: 24/21 = 1.14
average mf latency per bank:
dram[0]:       1326      1395       970       788      6498      6845      7968      8248    none      none      none      none      none      none      none      none  
dram[1]:       1396      1455      1178      1004      6684      6891      7061      8330    none      none      none      none      none      none      none      none  
dram[2]:       1392      1184       981       956      6688     10791      7449     88091    none      none      none      none      none      none      none      none  
dram[3]:       1492      1130      1179       958      7047      9654      7681      7581    none      none      none      none      none      none      none      none  
dram[4]:       1595      1011      1047       801      7139      9248      7516      8210    none      none      none      none      none      none      none      none  
dram[5]:       1458      1199       971      1078      6737     10149      7390      6977    none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        445       469       467       370       492       478       468       427         0         0         0         0         0         0         0         0
dram[1]:        503       524       540       455       513       470       440       451         0         0         0         0         0         0         0         0
dram[2]:        401       467       469       463       480       538       470       538         0         0         0         0         0         0         0         0
dram[3]:        588       424       605       561       641       460       472       449         0         0         0         0         0         0         0         0
dram[4]:        578       465       558       523       581       477       535       466         0         0         0         0         0         0         0         0
dram[5]:        464       474       443       565       450       513       478       445         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=56021 n_nop=55569 n_act=11 n_pre=3 n_req=231 n_rd=414 n_write=24 bw_util=0.01564
n_activity=2553 dram_eff=0.3431
bk0: 70a 55775i bk1: 64a 55794i bk2: 64a 55837i bk3: 64a 55714i bk4: 64a 55775i bk5: 64a 55754i bk6: 12a 55883i bk7: 12a 55920i bk8: 0a 56018i bk9: 0a 56019i bk10: 0a 56021i bk11: 0a 56021i bk12: 0a 56021i bk13: 0a 56023i bk14: 0a 56024i bk15: 0a 56024i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00651541
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=56021 n_nop=55575 n_act=9 n_pre=1 n_req=230 n_rd=412 n_write=24 bw_util=0.01557
n_activity=2363 dram_eff=0.369
bk0: 68a 55811i bk1: 64a 55770i bk2: 64a 55807i bk3: 64a 55678i bk4: 64a 55794i bk5: 64a 55767i bk6: 12a 55907i bk7: 12a 55918i bk8: 0a 56018i bk9: 0a 56019i bk10: 0a 56020i bk11: 0a 56020i bk12: 0a 56021i bk13: 0a 56023i bk14: 0a 56024i bk15: 0a 56024i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0188679
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=56021 n_nop=55580 n_act=9 n_pre=1 n_req=227 n_rd=408 n_write=23 bw_util=0.01539
n_activity=2228 dram_eff=0.3869
bk0: 66a 55825i bk1: 64a 55718i bk2: 64a 55777i bk3: 64a 55617i bk4: 64a 55791i bk5: 64a 55728i bk6: 12a 55909i bk7: 10a 55937i bk8: 0a 56019i bk9: 0a 56019i bk10: 0a 56020i bk11: 0a 56021i bk12: 0a 56021i bk13: 0a 56023i bk14: 0a 56023i bk15: 0a 56023i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0202424
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=56021 n_nop=55588 n_act=8 n_pre=0 n_req=223 n_rd=404 n_write=21 bw_util=0.01517
n_activity=2132 dram_eff=0.3987
bk0: 64a 55828i bk1: 64a 55749i bk2: 64a 55717i bk3: 64a 55654i bk4: 64a 55785i bk5: 64a 55726i bk6: 12a 55922i bk7: 8a 55951i bk8: 0a 56019i bk9: 0a 56019i bk10: 0a 56019i bk11: 0a 56020i bk12: 0a 56022i bk13: 0a 56022i bk14: 0a 56023i bk15: 0a 56024i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0234019
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=56021 n_nop=55585 n_act=8 n_pre=0 n_req=226 n_rd=404 n_write=24 bw_util=0.01528
n_activity=2185 dram_eff=0.3918
bk0: 64a 55833i bk1: 64a 55743i bk2: 64a 55739i bk3: 64a 55683i bk4: 64a 55802i bk5: 64a 55744i bk6: 12a 55875i bk7: 8a 55951i bk8: 0a 56017i bk9: 0a 56018i bk10: 0a 56019i bk11: 0a 56022i bk12: 0a 56022i bk13: 0a 56023i bk14: 0a 56023i bk15: 0a 56023i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0273112
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=56021 n_nop=55585 n_act=8 n_pre=0 n_req=226 n_rd=404 n_write=24 bw_util=0.01528
n_activity=2317 dram_eff=0.3694
bk0: 64a 55833i bk1: 64a 55765i bk2: 64a 55801i bk3: 64a 55690i bk4: 64a 55792i bk5: 64a 55765i bk6: 12a 55903i bk7: 8a 55935i bk8: 0a 56017i bk9: 0a 56017i bk10: 0a 56019i bk11: 0a 56020i bk12: 0a 56022i bk13: 0a 56023i bk14: 0a 56023i bk15: 0a 56023i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0142982

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1834, Miss = 105, Miss_rate = 0.057, Pending_hits = 10, Reservation_fails = 338
L2_cache_bank[1]: Access = 1843, Miss = 102, Miss_rate = 0.055, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 1772, Miss = 104, Miss_rate = 0.059, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[3]: Access = 1827, Miss = 102, Miss_rate = 0.056, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 1772, Miss = 103, Miss_rate = 0.058, Pending_hits = 4, Reservation_fails = 101
L2_cache_bank[5]: Access = 5308, Miss = 101, Miss_rate = 0.019, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[6]: Access = 1729, Miss = 102, Miss_rate = 0.059, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[7]: Access = 2119, Miss = 100, Miss_rate = 0.047, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 1848, Miss = 102, Miss_rate = 0.055, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[9]: Access = 2153, Miss = 100, Miss_rate = 0.046, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[10]: Access = 1821, Miss = 102, Miss_rate = 0.056, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[11]: Access = 2168, Miss = 100, Miss_rate = 0.046, Pending_hits = 1, Reservation_fails = 0
L2_total_cache_accesses = 26194
L2_total_cache_misses = 1223
L2_total_cache_miss_rate = 0.0467
L2_total_cache_pending_hits = 27
L2_total_cache_reservation_fails = 439
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 5569
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1088
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 19303
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 11
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 129
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 61
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 5
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 330
L2_cache_data_port_util = 0.082
L2_cache_fill_port_util = 0.010

icnt_total_pkts_mem_to_simt=53168
icnt_total_pkts_simt_to_mem=45790
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (26 samples)
	minimum = nan (26 samples)
	maximum = -nan (26 samples)
Network latency average = -nan (26 samples)
	minimum = nan (26 samples)
	maximum = -nan (26 samples)
Flit latency average = -nan (26 samples)
	minimum = nan (26 samples)
	maximum = -nan (26 samples)
Fragmentation average = -nan (26 samples)
	minimum = nan (26 samples)
	maximum = -nan (26 samples)
Injected packet rate average = -nan (26 samples)
	minimum = -nan (26 samples)
	maximum = -nan (26 samples)
Accepted packet rate average = -nan (26 samples)
	minimum = -nan (26 samples)
	maximum = -nan (26 samples)
Injected flit rate average = -nan (26 samples)
	minimum = -nan (26 samples)
	maximum = -nan (26 samples)
Accepted flit rate average = -nan (26 samples)
	minimum = -nan (26 samples)
	maximum = -nan (26 samples)
Injected packet size average = -nan (26 samples)
Accepted packet size average = -nan (26 samples)
Hops average = -nan (26 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------

GPGPU-Sim PTX: cudaLaunch for 0x0x403f40 (mode=performance simulation) on stream 0
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 42444
gpu_tot_sim_insn = 1266190
gpu_tot_ipc =      29.8320
gpu_tot_issued_cta = 112
max_total_param_size = 0
gpu_stall_dramfull = 4830
gpu_stall_icnt2sh    = 22735
gpu_total_sim_rate=37240

========= Core RFC stats =========
	Total RFC Accesses     = 240046
	Total RFC Misses       = 126647
	Total RFC Read Misses  = 58020
	Total RFC Write Misses = 68627
	Total RFC Evictions    = 86885

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 72279
	L1I_total_cache_misses = 455
	L1I_total_cache_miss_rate = 0.0063
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 4807, Miss = 1428, Miss_rate = 0.297, Pending_hits = 142, Reservation_fails = 4773
	L1D_cache_core[1]: Access = 5106, Miss = 1609, Miss_rate = 0.315, Pending_hits = 189, Reservation_fails = 4203
	L1D_cache_core[2]: Access = 4706, Miss = 1421, Miss_rate = 0.302, Pending_hits = 165, Reservation_fails = 4037
	L1D_cache_core[3]: Access = 5116, Miss = 1601, Miss_rate = 0.313, Pending_hits = 169, Reservation_fails = 5980
	L1D_cache_core[4]: Access = 5701, Miss = 1715, Miss_rate = 0.301, Pending_hits = 179, Reservation_fails = 5958
	L1D_cache_core[5]: Access = 7011, Miss = 2741, Miss_rate = 0.391, Pending_hits = 411, Reservation_fails = 7186
	L1D_cache_core[6]: Access = 7102, Miss = 2508, Miss_rate = 0.353, Pending_hits = 443, Reservation_fails = 7656
	L1D_cache_core[7]: Access = 5131, Miss = 1533, Miss_rate = 0.299, Pending_hits = 151, Reservation_fails = 5164
	L1D_cache_core[8]: Access = 4783, Miss = 1479, Miss_rate = 0.309, Pending_hits = 146, Reservation_fails = 4816
	L1D_cache_core[9]: Access = 5093, Miss = 1706, Miss_rate = 0.335, Pending_hits = 179, Reservation_fails = 5172
	L1D_cache_core[10]: Access = 5058, Miss = 1553, Miss_rate = 0.307, Pending_hits = 162, Reservation_fails = 5440
	L1D_cache_core[11]: Access = 4806, Miss = 1441, Miss_rate = 0.300, Pending_hits = 140, Reservation_fails = 4342
	L1D_cache_core[12]: Access = 4653, Miss = 1498, Miss_rate = 0.322, Pending_hits = 158, Reservation_fails = 5454
	L1D_cache_core[13]: Access = 4799, Miss = 1544, Miss_rate = 0.322, Pending_hits = 180, Reservation_fails = 5142
	L1D_cache_core[14]: Access = 4841, Miss = 1495, Miss_rate = 0.309, Pending_hits = 172, Reservation_fails = 5651
	L1D_total_cache_accesses = 78713
	L1D_total_cache_misses = 25272
	L1D_total_cache_miss_rate = 0.3211
	L1D_total_cache_pending_hits = 2986
	L1D_total_cache_reservation_fails = 80974
	L1D_cache_data_port_util = 0.130
	L1D_cache_fill_port_util = 0.017
L1C_cache:
	L1C_total_cache_accesses = 6272
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0765
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3420
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 49682
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2927
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 6661
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 17101
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 5792
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3420
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 773
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 59
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 18611
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 63873
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 71824
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 455
Shader 0 warp_id issue ditsribution:
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (16,1,1) blockDim = (256,1,1) 
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
1274, 916, 852, 852, 1130, 996, 1106, 1194, 
gpgpu_n_tot_thrd_icount = 4242432
gpgpu_n_tot_w_icount = 132576
gpgpu_n_stall_shd_mem = 128779
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 6661
gpgpu_n_mem_write_global = 19443
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 142844
gpgpu_n_store_insn = 31264
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 200704
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3420
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3420
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 125359
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:145933	W0_Idle:117656	W0_Scoreboard:381979	W1:36216	W2:16366	W3:11016	W4:7216	W5:4800	W6:3480	W7:2820	W8:2636	W9:2944	W10:2690	W11:2728	W12:3348	W13:2500	W14:2498	W15:1672	W16:1400	W17:1532	W18:790	W19:404	W20:200	W21:124	W22:108	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:25088
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 53288 {8:6661,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 782616 {40:19380,72:18,136:45,}
traffic_breakdown_coretomem[INST_ACC_R] = 600 {8:75,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 905896 {136:6661,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 155544 {8:19443,}
traffic_breakdown_memtocore[INST_ACC_R] = 10200 {136:75,}
maxmrqlatency = 90 
maxdqlatency = 0 
maxmflatency = 641 
averagemflatency = 242 
max_icnt2mem_latency = 408 
max_icnt2sh_latency = 42424 
mrq_lat_table:999 	90 	92 	80 	59 	36 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	15287 	10742 	90 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	6778 	2591 	2933 	5904 	7256 	732 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	2119 	2789 	1478 	277 	13 	0 	0 	2 	9 	43 	1542 	15219 	2628 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	60 	27 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       962         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1485         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1418         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  8.750000       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 17.000000       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 16.500000       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 1363/8 = 170.375000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        35        32        32        32        32        32         6         6         0         0         0         0         0         0         0         0 
dram[1]:        34        32        32        32        32        32         6         6         0         0         0         0         0         0         0         0 
dram[2]:        33        32        32        32        32        32         6         5         0         0         0         0         0         0         0         0 
dram[3]:        32        32        32        32        32        32         6         4         0         0         0         0         0         0         0         0 
dram[4]:        32        32        32        32        32        32         6         4         0         0         0         0         0         0         0         0 
dram[5]:        32        32        32        32        32        32         6         4         0         0         0         0         0         0         0         0 
total reads: 1223
min_bank_accesses = 0!
chip skew: 207/202 = 1.02
number of total write accesses:
dram[0]:         0         0         0         0         5         6         7         6         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         4         6         8         6         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         4         7         7         5         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         5         6         6         4         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         5         8         7         4         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         6         6         7         5         0         0         0         0         0         0         0         0 
total reads: 140
min_bank_accesses = 0!
chip skew: 24/21 = 1.14
average mf latency per bank:
dram[0]:       1326      1395       970       788      6498      6845      7968      8248    none      none      none      none      none      none      none      none  
dram[1]:       1396      1455      1178      1004      6684      6891      7061      8330    none      none      none      none      none      none      none      none  
dram[2]:       1392      1184       981       956      6688     10791      7449     88091    none      none      none      none      none      none      none      none  
dram[3]:       1492      1130      1179       958      7047      9654      7681      7581    none      none      none      none      none      none      none      none  
dram[4]:       1595      1011      1047       801      7139      9248      7516      8210    none      none      none      none      none      none      none      none  
dram[5]:       1458      1199       971      1078      6737     10149      7390      6977    none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        445       469       467       370       492       478       468       427         0         0         0         0         0         0         0         0
dram[1]:        503       524       540       455       513       470       440       451         0         0         0         0         0         0         0         0
dram[2]:        401       467       469       463       480       538       470       538         0         0         0         0         0         0         0         0
dram[3]:        588       424       605       561       641       460       472       449         0         0         0         0         0         0         0         0
dram[4]:        578       465       558       523       581       477       535       466         0         0         0         0         0         0         0         0
dram[5]:        464       474       443       565       450       513       478       445         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=56021 n_nop=55569 n_act=11 n_pre=3 n_req=231 n_rd=414 n_write=24 bw_util=0.01564
n_activity=2553 dram_eff=0.3431
bk0: 70a 55775i bk1: 64a 55794i bk2: 64a 55837i bk3: 64a 55714i bk4: 64a 55775i bk5: 64a 55754i bk6: 12a 55883i bk7: 12a 55920i bk8: 0a 56018i bk9: 0a 56019i bk10: 0a 56021i bk11: 0a 56021i bk12: 0a 56021i bk13: 0a 56023i bk14: 0a 56024i bk15: 0a 56024i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00651541
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=56021 n_nop=55575 n_act=9 n_pre=1 n_req=230 n_rd=412 n_write=24 bw_util=0.01557
n_activity=2363 dram_eff=0.369
bk0: 68a 55811i bk1: 64a 55770i bk2: 64a 55807i bk3: 64a 55678i bk4: 64a 55794i bk5: 64a 55767i bk6: 12a 55907i bk7: 12a 55918i bk8: 0a 56018i bk9: 0a 56019i bk10: 0a 56020i bk11: 0a 56020i bk12: 0a 56021i bk13: 0a 56023i bk14: 0a 56024i bk15: 0a 56024i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0188679
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=56021 n_nop=55580 n_act=9 n_pre=1 n_req=227 n_rd=408 n_write=23 bw_util=0.01539
n_activity=2228 dram_eff=0.3869
bk0: 66a 55825i bk1: 64a 55718i bk2: 64a 55777i bk3: 64a 55617i bk4: 64a 55791i bk5: 64a 55728i bk6: 12a 55909i bk7: 10a 55937i bk8: 0a 56019i bk9: 0a 56019i bk10: 0a 56020i bk11: 0a 56021i bk12: 0a 56021i bk13: 0a 56023i bk14: 0a 56023i bk15: 0a 56023i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0202424
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=56021 n_nop=55588 n_act=8 n_pre=0 n_req=223 n_rd=404 n_write=21 bw_util=0.01517
n_activity=2132 dram_eff=0.3987
bk0: 64a 55828i bk1: 64a 55749i bk2: 64a 55717i bk3: 64a 55654i bk4: 64a 55785i bk5: 64a 55726i bk6: 12a 55922i bk7: 8a 55951i bk8: 0a 56019i bk9: 0a 56019i bk10: 0a 56019i bk11: 0a 56020i bk12: 0a 56022i bk13: 0a 56022i bk14: 0a 56023i bk15: 0a 56024i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0234019
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=56021 n_nop=55585 n_act=8 n_pre=0 n_req=226 n_rd=404 n_write=24 bw_util=0.01528
n_activity=2185 dram_eff=0.3918
bk0: 64a 55833i bk1: 64a 55743i bk2: 64a 55739i bk3: 64a 55683i bk4: 64a 55802i bk5: 64a 55744i bk6: 12a 55875i bk7: 8a 55951i bk8: 0a 56017i bk9: 0a 56018i bk10: 0a 56019i bk11: 0a 56022i bk12: 0a 56022i bk13: 0a 56023i bk14: 0a 56023i bk15: 0a 56023i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0273112
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=56021 n_nop=55585 n_act=8 n_pre=0 n_req=226 n_rd=404 n_write=24 bw_util=0.01528
n_activity=2317 dram_eff=0.3694
bk0: 64a 55833i bk1: 64a 55765i bk2: 64a 55801i bk3: 64a 55690i bk4: 64a 55792i bk5: 64a 55765i bk6: 12a 55903i bk7: 8a 55935i bk8: 0a 56017i bk9: 0a 56017i bk10: 0a 56019i bk11: 0a 56020i bk12: 0a 56022i bk13: 0a 56023i bk14: 0a 56023i bk15: 0a 56023i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0142982

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1834, Miss = 105, Miss_rate = 0.057, Pending_hits = 10, Reservation_fails = 338
L2_cache_bank[1]: Access = 1843, Miss = 102, Miss_rate = 0.055, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 1772, Miss = 104, Miss_rate = 0.059, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[3]: Access = 1827, Miss = 102, Miss_rate = 0.056, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 1772, Miss = 103, Miss_rate = 0.058, Pending_hits = 4, Reservation_fails = 101
L2_cache_bank[5]: Access = 5308, Miss = 101, Miss_rate = 0.019, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[6]: Access = 1729, Miss = 102, Miss_rate = 0.059, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[7]: Access = 2119, Miss = 100, Miss_rate = 0.047, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 1848, Miss = 102, Miss_rate = 0.055, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[9]: Access = 2153, Miss = 100, Miss_rate = 0.046, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[10]: Access = 1821, Miss = 102, Miss_rate = 0.056, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[11]: Access = 2168, Miss = 100, Miss_rate = 0.046, Pending_hits = 1, Reservation_fails = 0
L2_total_cache_accesses = 26194
L2_total_cache_misses = 1223
L2_total_cache_miss_rate = 0.0467
L2_total_cache_pending_hits = 27
L2_total_cache_reservation_fails = 439
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 5569
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1088
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 19303
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 11
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 129
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 61
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 5
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 330
L2_cache_data_port_util = 0.082
L2_cache_fill_port_util = 0.010

icnt_total_pkts_mem_to_simt=53168
icnt_total_pkts_simt_to_mem=45790
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (27 samples)
	minimum = nan (27 samples)
	maximum = -nan (27 samples)
Network latency average = -nan (27 samples)
	minimum = nan (27 samples)
	maximum = -nan (27 samples)
Flit latency average = -nan (27 samples)
	minimum = nan (27 samples)
	maximum = -nan (27 samples)
Fragmentation average = -nan (27 samples)
	minimum = nan (27 samples)
	maximum = -nan (27 samples)
Injected packet rate average = -nan (27 samples)
	minimum = -nan (27 samples)
	maximum = -nan (27 samples)
Accepted packet rate average = -nan (27 samples)
	minimum = -nan (27 samples)
	maximum = -nan (27 samples)
Injected flit rate average = -nan (27 samples)
	minimum = -nan (27 samples)
	maximum = -nan (27 samples)
Accepted flit rate average = -nan (27 samples)
	minimum = -nan (27 samples)
	maximum = -nan (27 samples)
Injected packet size average = -nan (27 samples)
Accepted packet size average = -nan (27 samples)
Hops average = -nan (27 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
GPGPU-Sim uArch: Shader 8 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,42444)
GPGPU-Sim uArch: Shader 9 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,42444)
GPGPU-Sim uArch: Shader 10 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,42444)
GPGPU-Sim uArch: Shader 11 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,42444)
GPGPU-Sim uArch: Shader 12 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,42444)
GPGPU-Sim uArch: Shader 13 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,42444)
GPGPU-Sim uArch: Shader 14 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,42444)
GPGPU-Sim uArch: Shader 0 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,42444)
GPGPU-Sim uArch: Shader 1 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,42444)
GPGPU-Sim uArch: Shader 2 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,42444)
GPGPU-Sim uArch: Shader 3 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,42444)
GPGPU-Sim uArch: Shader 4 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,42444)
GPGPU-Sim uArch: Shader 5 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,42444)
GPGPU-Sim uArch: Shader 6 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,42444)
GPGPU-Sim uArch: Shader 7 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,42444)
GPGPU-Sim uArch: core:  8, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,42444)
GPGPU-Sim PTX: 1400000 instructions simulated : ctaid=(13,0,0) tid=(235,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (290,42444), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (last released kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (290,42444), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (last released kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (290,42444), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (last released kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (294,42444), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (last released kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (296,42444), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (last released kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (296,42444), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (last released kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (296,42444), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (last released kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (296,42444), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (last released kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (297,42444), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (last released kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (297,42444), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (last released kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (297,42444), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (last released kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (302,42444), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (last released kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (306,42444), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (379,42444), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (last released kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 42944  inst.: 1376745 (ipc=221.1) sim_rate=40492 (inst/sec) elapsed = 0:0:00:34 / Thu Apr 12 15:17:56 2018
GPGPU-Sim uArch: Shader 2 finished CTA #0 (697,42444), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (last released kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (809,42444), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (last released kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 3.
Destroy streams for kernel 8: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 8 
gpu_sim_cycle = 810
gpu_sim_insn = 110662
gpu_ipc =     136.6198
gpu_tot_sim_cycle = 43254
gpu_tot_sim_insn = 1376852
gpu_tot_ipc =      31.8318
gpu_tot_issued_cta = 128
max_total_param_size = 0
gpu_stall_dramfull = 4830
gpu_stall_icnt2sh    = 22735
gpu_total_sim_rate=40495

========= Core RFC stats =========
	Total RFC Accesses     = 244871
	Total RFC Misses       = 128446
	Total RFC Read Misses  = 58971
	Total RFC Write Misses = 69475
	Total RFC Evictions    = 89124

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 74239
	L1I_total_cache_misses = 455
	L1I_total_cache_miss_rate = 0.0061
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 4815, Miss = 1430, Miss_rate = 0.297, Pending_hits = 148, Reservation_fails = 4773
	L1D_cache_core[1]: Access = 5114, Miss = 1611, Miss_rate = 0.315, Pending_hits = 195, Reservation_fails = 4203
	L1D_cache_core[2]: Access = 4722, Miss = 1425, Miss_rate = 0.302, Pending_hits = 172, Reservation_fails = 4037
	L1D_cache_core[3]: Access = 5136, Miss = 1605, Miss_rate = 0.312, Pending_hits = 176, Reservation_fails = 5980
	L1D_cache_core[4]: Access = 5709, Miss = 1717, Miss_rate = 0.301, Pending_hits = 185, Reservation_fails = 5958
	L1D_cache_core[5]: Access = 7019, Miss = 2743, Miss_rate = 0.391, Pending_hits = 417, Reservation_fails = 7186
	L1D_cache_core[6]: Access = 7110, Miss = 2510, Miss_rate = 0.353, Pending_hits = 449, Reservation_fails = 7656
	L1D_cache_core[7]: Access = 5139, Miss = 1535, Miss_rate = 0.299, Pending_hits = 157, Reservation_fails = 5164
	L1D_cache_core[8]: Access = 4799, Miss = 1483, Miss_rate = 0.309, Pending_hits = 158, Reservation_fails = 4816
	L1D_cache_core[9]: Access = 5101, Miss = 1708, Miss_rate = 0.335, Pending_hits = 185, Reservation_fails = 5172
	L1D_cache_core[10]: Access = 5066, Miss = 1555, Miss_rate = 0.307, Pending_hits = 168, Reservation_fails = 5440
	L1D_cache_core[11]: Access = 4814, Miss = 1443, Miss_rate = 0.300, Pending_hits = 146, Reservation_fails = 4342
	L1D_cache_core[12]: Access = 4661, Miss = 1500, Miss_rate = 0.322, Pending_hits = 164, Reservation_fails = 5454
	L1D_cache_core[13]: Access = 4807, Miss = 1546, Miss_rate = 0.322, Pending_hits = 186, Reservation_fails = 5142
	L1D_cache_core[14]: Access = 4849, Miss = 1497, Miss_rate = 0.309, Pending_hits = 178, Reservation_fails = 5651
	L1D_total_cache_accesses = 78861
	L1D_total_cache_misses = 25308
	L1D_total_cache_miss_rate = 0.3209
	L1D_total_cache_pending_hits = 3084
	L1D_total_cache_reservation_fails = 80974
	L1D_cache_data_port_util = 0.128
	L1D_cache_fill_port_util = 0.017
L1C_cache:
	L1C_total_cache_accesses = 7168
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0670
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3420
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 49692
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3025
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 6697
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 17101
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 6688
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3420
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 777
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 59
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 18611
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 63873
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 73784
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 455
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
1302, 944, 880, 880, 1158, 1024, 1134, 1222, 
gpgpu_n_tot_thrd_icount = 4359552
gpgpu_n_tot_w_icount = 136236
gpgpu_n_stall_shd_mem = 128779
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 6697
gpgpu_n_mem_write_global = 19447
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 146956
gpgpu_n_store_insn = 31268
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 229376
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3420
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3420
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 125359
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:146276	W0_Idle:118960	W0_Scoreboard:387554	W1:36292	W2:16366	W3:11016	W4:7216	W5:4800	W6:3480	W7:2820	W8:2636	W9:2944	W10:2690	W11:2728	W12:3348	W13:2500	W14:2498	W15:1672	W16:1400	W17:1532	W18:790	W19:404	W20:200	W21:124	W22:108	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:28672
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 53576 {8:6697,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 782776 {40:19384,72:18,136:45,}
traffic_breakdown_coretomem[INST_ACC_R] = 600 {8:75,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 910792 {136:6697,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 155576 {8:19447,}
traffic_breakdown_memtocore[INST_ACC_R] = 10200 {136:75,}
maxmrqlatency = 90 
maxdqlatency = 0 
maxmflatency = 641 
averagemflatency = 242 
max_icnt2mem_latency = 408 
max_icnt2sh_latency = 42884 
mrq_lat_table:999 	90 	92 	80 	59 	36 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	15327 	10742 	90 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	6818 	2591 	2933 	5904 	7256 	732 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	2155 	2789 	1478 	277 	13 	0 	0 	2 	9 	43 	1542 	15219 	2632 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	61 	27 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       962         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1485         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1418         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  8.750000       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 17.000000       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 16.500000       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 1363/8 = 170.375000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        35        32        32        32        32        32         6         6         0         0         0         0         0         0         0         0 
dram[1]:        34        32        32        32        32        32         6         6         0         0         0         0         0         0         0         0 
dram[2]:        33        32        32        32        32        32         6         5         0         0         0         0         0         0         0         0 
dram[3]:        32        32        32        32        32        32         6         4         0         0         0         0         0         0         0         0 
dram[4]:        32        32        32        32        32        32         6         4         0         0         0         0         0         0         0         0 
dram[5]:        32        32        32        32        32        32         6         4         0         0         0         0         0         0         0         0 
total reads: 1223
min_bank_accesses = 0!
chip skew: 207/202 = 1.02
number of total write accesses:
dram[0]:         0         0         0         0         5         6         7         6         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         4         6         8         6         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         4         7         7         5         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         5         6         6         4         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         5         8         7         4         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         6         6         7         5         0         0         0         0         0         0         0         0 
total reads: 140
min_bank_accesses = 0!
chip skew: 24/21 = 1.14
average mf latency per bank:
dram[0]:       1326      1395       970       788      6506      6857      7968      8248    none      none      none      none      none      none      none      none  
dram[1]:       1401      1455      1178      1004      6692      6898      7061      8330    none      none      none      none      none      none      none      none  
dram[2]:       1396      1184       981       956      6696     10806      7449     88091    none      none      none      none      none      none      none      none  
dram[3]:       1492      1130      1179       958      7055      9673      7681      7581    none      none      none      none      none      none      none      none  
dram[4]:       1595      1011      1047       801      7151      9266      7516      8210    none      none      none      none      none      none      none      none  
dram[5]:       1458      1199       971      1083      6748     10164      7390      6977    none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        445       469       467       370       492       478       468       427         0         0         0         0         0         0         0         0
dram[1]:        503       524       540       455       513       470       440       451         0         0         0         0         0         0         0         0
dram[2]:        401       467       469       463       480       538       470       538         0         0         0         0         0         0         0         0
dram[3]:        588       424       605       561       641       460       472       449         0         0         0         0         0         0         0         0
dram[4]:        578       465       558       523       581       477       535       466         0         0         0         0         0         0         0         0
dram[5]:        464       474       443       565       450       513       478       445         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=57089 n_nop=56637 n_act=11 n_pre=3 n_req=231 n_rd=414 n_write=24 bw_util=0.01534
n_activity=2553 dram_eff=0.3431
bk0: 70a 56843i bk1: 64a 56862i bk2: 64a 56905i bk3: 64a 56782i bk4: 64a 56843i bk5: 64a 56822i bk6: 12a 56951i bk7: 12a 56988i bk8: 0a 57086i bk9: 0a 57087i bk10: 0a 57089i bk11: 0a 57089i bk12: 0a 57089i bk13: 0a 57091i bk14: 0a 57092i bk15: 0a 57092i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00639353
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=57089 n_nop=56643 n_act=9 n_pre=1 n_req=230 n_rd=412 n_write=24 bw_util=0.01527
n_activity=2363 dram_eff=0.369
bk0: 68a 56879i bk1: 64a 56838i bk2: 64a 56875i bk3: 64a 56746i bk4: 64a 56862i bk5: 64a 56835i bk6: 12a 56975i bk7: 12a 56986i bk8: 0a 57086i bk9: 0a 57087i bk10: 0a 57088i bk11: 0a 57088i bk12: 0a 57089i bk13: 0a 57091i bk14: 0a 57092i bk15: 0a 57092i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0185149
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=57089 n_nop=56648 n_act=9 n_pre=1 n_req=227 n_rd=408 n_write=23 bw_util=0.0151
n_activity=2228 dram_eff=0.3869
bk0: 66a 56893i bk1: 64a 56786i bk2: 64a 56845i bk3: 64a 56685i bk4: 64a 56859i bk5: 64a 56796i bk6: 12a 56977i bk7: 10a 57005i bk8: 0a 57087i bk9: 0a 57087i bk10: 0a 57088i bk11: 0a 57089i bk12: 0a 57089i bk13: 0a 57091i bk14: 0a 57091i bk15: 0a 57091i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0198637
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=57089 n_nop=56656 n_act=8 n_pre=0 n_req=223 n_rd=404 n_write=21 bw_util=0.01489
n_activity=2132 dram_eff=0.3987
bk0: 64a 56896i bk1: 64a 56817i bk2: 64a 56785i bk3: 64a 56722i bk4: 64a 56853i bk5: 64a 56794i bk6: 12a 56990i bk7: 8a 57019i bk8: 0a 57087i bk9: 0a 57087i bk10: 0a 57087i bk11: 0a 57088i bk12: 0a 57090i bk13: 0a 57090i bk14: 0a 57091i bk15: 0a 57092i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0229641
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=57089 n_nop=56653 n_act=8 n_pre=0 n_req=226 n_rd=404 n_write=24 bw_util=0.01499
n_activity=2185 dram_eff=0.3918
bk0: 64a 56901i bk1: 64a 56811i bk2: 64a 56807i bk3: 64a 56751i bk4: 64a 56870i bk5: 64a 56812i bk6: 12a 56943i bk7: 8a 57019i bk8: 0a 57085i bk9: 0a 57086i bk10: 0a 57087i bk11: 0a 57090i bk12: 0a 57090i bk13: 0a 57091i bk14: 0a 57091i bk15: 0a 57091i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0268003
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=57089 n_nop=56653 n_act=8 n_pre=0 n_req=226 n_rd=404 n_write=24 bw_util=0.01499
n_activity=2317 dram_eff=0.3694
bk0: 64a 56901i bk1: 64a 56833i bk2: 64a 56869i bk3: 64a 56758i bk4: 64a 56860i bk5: 64a 56833i bk6: 12a 56971i bk7: 8a 57003i bk8: 0a 57085i bk9: 0a 57085i bk10: 0a 57087i bk11: 0a 57088i bk12: 0a 57090i bk13: 0a 57091i bk14: 0a 57091i bk15: 0a 57091i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0140307

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1836, Miss = 105, Miss_rate = 0.057, Pending_hits = 10, Reservation_fails = 338
L2_cache_bank[1]: Access = 1846, Miss = 102, Miss_rate = 0.055, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 1775, Miss = 104, Miss_rate = 0.059, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[3]: Access = 1829, Miss = 102, Miss_rate = 0.056, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 1775, Miss = 103, Miss_rate = 0.058, Pending_hits = 4, Reservation_fails = 101
L2_cache_bank[5]: Access = 5312, Miss = 101, Miss_rate = 0.019, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[6]: Access = 1731, Miss = 102, Miss_rate = 0.059, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[7]: Access = 2124, Miss = 100, Miss_rate = 0.047, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 1851, Miss = 102, Miss_rate = 0.055, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[9]: Access = 2158, Miss = 100, Miss_rate = 0.046, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[10]: Access = 1824, Miss = 102, Miss_rate = 0.056, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[11]: Access = 2173, Miss = 100, Miss_rate = 0.046, Pending_hits = 1, Reservation_fails = 0
L2_total_cache_accesses = 26234
L2_total_cache_misses = 1223
L2_total_cache_miss_rate = 0.0466
L2_total_cache_pending_hits = 27
L2_total_cache_reservation_fails = 439
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 5605
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1088
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 19307
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 11
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 129
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 61
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 5
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 330
L2_cache_data_port_util = 0.081
L2_cache_fill_port_util = 0.009

icnt_total_pkts_mem_to_simt=53352
icnt_total_pkts_simt_to_mem=45834
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.975
	minimum = 6
	maximum = 12
Network latency average = 7.9375
	minimum = 6
	maximum = 11
Slowest packet = 52432
Flit latency average = 6.08333
	minimum = 6
	maximum = 8
Slowest flit = 98981
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00365798
	minimum = 0.00246914 (at node 0)
	maximum = 0.00740741 (at node 2)
Accepted packet rate average = 0.00365798
	minimum = 0.00246914 (at node 0)
	maximum = 0.00740741 (at node 2)
Injected flit rate average = 0.0104252
	minimum = 0.00246914 (at node 0)
	maximum = 0.0308642 (at node 26)
Accepted flit rate average= 0.0104252
	minimum = 0.00246914 (at node 15)
	maximum = 0.0271605 (at node 2)
Injected packet length average = 2.85
Accepted packet length average = 2.85
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (28 samples)
	minimum = nan (28 samples)
	maximum = -nan (28 samples)
Network latency average = -nan (28 samples)
	minimum = nan (28 samples)
	maximum = -nan (28 samples)
Flit latency average = -nan (28 samples)
	minimum = nan (28 samples)
	maximum = -nan (28 samples)
Fragmentation average = -nan (28 samples)
	minimum = nan (28 samples)
	maximum = -nan (28 samples)
Injected packet rate average = -nan (28 samples)
	minimum = -nan (28 samples)
	maximum = -nan (28 samples)
Accepted packet rate average = -nan (28 samples)
	minimum = -nan (28 samples)
	maximum = -nan (28 samples)
Injected flit rate average = -nan (28 samples)
	minimum = -nan (28 samples)
	maximum = -nan (28 samples)
Accepted flit rate average = -nan (28 samples)
	minimum = -nan (28 samples)
	maximum = -nan (28 samples)
Injected packet size average = -nan (28 samples)
Accepted packet size average = -nan (28 samples)
Hops average = -nan (28 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 34 sec (34 sec)
gpgpu_simulation_rate = 40495 (inst/sec)
gpgpu_simulation_rate = 1272 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
Kernel Executed 8 times
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 43254
gpu_tot_sim_insn = 1376852
gpu_tot_ipc =      31.8318
gpu_tot_issued_cta = 128
max_total_param_size = 0
gpu_stall_dramfull = 4830
gpu_stall_icnt2sh    = 22735
gpu_total_sim_rate=40495

========= Core RFC stats =========
	Total RFC Accesses     = 244871
	Total RFC Misses       = 128446
	Total RFC Read Misses  = 58971
	Total RFC Write Misses = 69475
	Total RFC Evictions    = 89124

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 74239
	L1I_total_cache_misses = 455
	L1I_total_cache_miss_rate = 0.0061
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 4815, Miss = 1430, Miss_rate = 0.297, Pending_hits = 148, Reservation_fails = 4773
	L1D_cache_core[1]: Access = 5114, Miss = 1611, Miss_rate = 0.315, Pending_hits = 195, Reservation_fails = 4203
	L1D_cache_core[2]: Access = 4722, Miss = 1425, Miss_rate = 0.302, Pending_hits = 172, Reservation_fails = 4037
	L1D_cache_core[3]: Access = 5136, Miss = 1605, Miss_rate = 0.312, Pending_hits = 176, Reservation_fails = 5980
	L1D_cache_core[4]: Access = 5709, Miss = 1717, Miss_rate = 0.301, Pending_hits = 185, Reservation_fails = 5958
	L1D_cache_core[5]: Access = 7019, Miss = 2743, Miss_rate = 0.391, Pending_hits = 417, Reservation_fails = 7186
	L1D_cache_core[6]: Access = 7110, Miss = 2510, Miss_rate = 0.353, Pending_hits = 449, Reservation_fails = 7656
	L1D_cache_core[7]: Access = 5139, Miss = 1535, Miss_rate = 0.299, Pending_hits = 157, Reservation_fails = 5164
	L1D_cache_core[8]: Access = 4799, Miss = 1483, Miss_rate = 0.309, Pending_hits = 158, Reservation_fails = 4816
	L1D_cache_core[9]: Access = 5101, Miss = 1708, Miss_rate = 0.335, Pending_hits = 185, Reservation_fails = 5172
	L1D_cache_core[10]: Access = 5066, Miss = 1555, Miss_rate = 0.307, Pending_hits = 168, Reservation_fails = 5440
	L1D_cache_core[11]: Access = 4814, Miss = 1443, Miss_rate = 0.300, Pending_hits = 146, Reservation_fails = 4342
	L1D_cache_core[12]: Access = 4661, Miss = 1500, Miss_rate = 0.322, Pending_hits = 164, Reservation_fails = 5454
	L1D_cache_core[13]: Access = 4807, Miss = 1546, Miss_rate = 0.322, Pending_hits = 186, Reservation_fails = 5142
	L1D_cache_core[14]: Access = 4849, Miss = 1497, Miss_rate = 0.309, Pending_hits = 178, Reservation_fails = 5651
	L1D_total_cache_accesses = 78861
	L1D_total_cache_misses = 25308
	L1D_total_cache_miss_rate = 0.3209
	L1D_total_cache_pending_hits = 3084
	L1D_total_cache_reservation_fails = 80974
	L1D_cache_data_port_util = 0.128
	L1D_cache_fill_port_util = 0.017
L1C_cache:
	L1C_total_cache_accesses = 7168
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0670
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3420
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 49692
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3025
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 6697
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 17101
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 6688
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3420
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 777
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 59
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 18611
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 63873
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 73784
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 455
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
1302, 944, 880, 880, 1158, 1024, 1134, 1222, 
gpgpu_n_tot_thrd_icount = 4359552
gpgpu_n_tot_w_icount = 136236
gpgpu_n_stall_shd_mem = 128779
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 6697
gpgpu_n_mem_write_global = 19447
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 146956
gpgpu_n_store_insn = 31268
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 229376
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3420
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3420
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 125359
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:146276	W0_Idle:118960	W0_Scoreboard:387554	W1:36292	W2:16366	W3:11016	W4:7216	W5:4800	W6:3480	W7:2820	W8:2636	W9:2944	W10:2690	W11:2728	W12:3348	W13:2500	W14:2498	W15:1672	W16:1400	W17:1532	W18:790	W19:404	W20:200	W21:124	W22:108	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:28672
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 53576 {8:6697,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 782776 {40:19384,72:18,136:45,}
traffic_breakdown_coretomem[INST_ACC_R] = 600 {8:75,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 910792 {136:6697,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 155576 {8:19447,}
traffic_breakdown_memtocore[INST_ACC_R] = 10200 {136:75,}
maxmrqlatency = 90 
maxdqlatency = 0 
maxmflatency = 641 
averagemflatency = 242 
max_icnt2mem_latency = 408 
max_icnt2sh_latency = 42884 
mrq_lat_table:999 	90 	92 	80 	59 	36 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	15327 	10742 	90 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	6818 	2591 	2933 	5904 	7256 	732 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	2155 	2789 	1478 	277 	13 	0 	0 	2 	9 	43 	1542 	15219 	2632 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	62 	27 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       962         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1485         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1418         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  8.750000       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 17.000000       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 16.500000       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 1363/8 = 170.375000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        35        32        32        32        32        32         6         6         0         0         0         0         0         0         0         0 
dram[1]:        34        32        32        32        32        32         6         6         0         0         0         0         0         0         0         0 
dram[2]:        33        32        32        32        32        32         6         5         0         0         0         0         0         0         0         0 
dram[3]:        32        32        32        32        32        32         6         4         0         0         0         0         0         0         0         0 
dram[4]:        32        32        32        32        32        32         6         4         0         0         0         0         0         0         0         0 
dram[5]:        32        32        32        32        32        32         6         4         0         0         0         0         0         0         0         0 
total reads: 1223
min_bank_accesses = 0!
chip skew: 207/202 = 1.02
number of total write accesses:
dram[0]:         0         0         0         0         5         6         7         6         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         4         6         8         6         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         4         7         7         5         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         5         6         6         4         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         5         8         7         4         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         6         6         7         5         0         0         0         0         0         0         0         0 
total reads: 140
min_bank_accesses = 0!
chip skew: 24/21 = 1.14
average mf latency per bank:
dram[0]:       1326      1395       970       788      6506      6857      7968      8248    none      none      none      none      none      none      none      none  
dram[1]:       1401      1455      1178      1004      6692      6898      7061      8330    none      none      none      none      none      none      none      none  
dram[2]:       1396      1184       981       956      6696     10806      7449     88091    none      none      none      none      none      none      none      none  
dram[3]:       1492      1130      1179       958      7055      9673      7681      7581    none      none      none      none      none      none      none      none  
dram[4]:       1595      1011      1047       801      7151      9266      7516      8210    none      none      none      none      none      none      none      none  
dram[5]:       1458      1199       971      1083      6748     10164      7390      6977    none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        445       469       467       370       492       478       468       427         0         0         0         0         0         0         0         0
dram[1]:        503       524       540       455       513       470       440       451         0         0         0         0         0         0         0         0
dram[2]:        401       467       469       463       480       538       470       538         0         0         0         0         0         0         0         0
dram[3]:        588       424       605       561       641       460       472       449         0         0         0         0         0         0         0         0
dram[4]:        578       465       558       523       581       477       535       466         0         0         0         0         0         0         0         0
dram[5]:        464       474       443       565       450       513       478       445         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=57089 n_nop=56637 n_act=11 n_pre=3 n_req=231 n_rd=414 n_write=24 bw_util=0.01534
n_activity=2553 dram_eff=0.3431
bk0: 70a 56843i bk1: 64a 56862i bk2: 64a 56905i bk3: 64a 56782i bk4: 64a 56843i bk5: 64a 56822i bk6: 12a 56951i bk7: 12a 56988i bk8: 0a 57086i bk9: 0a 57087i bk10: 0a 57089i bk11: 0a 57089i bk12: 0a 57089i bk13: 0a 57091i bk14: 0a 57092i bk15: 0a 57092i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00639353
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=57089 n_nop=56643 n_act=9 n_pre=1 n_req=230 n_rd=412 n_write=24 bw_util=0.01527
n_activity=2363 dram_eff=0.369
bk0: 68a 56879i bk1: 64a 56838i bk2: 64a 56875i bk3: 64a 56746i bk4: 64a 56862i bk5: 64a 56835i bk6: 12a 56975i bk7: 12a 56986i bk8: 0a 57086i bk9: 0a 57087i bk10: 0a 57088i bk11: 0a 57088i bk12: 0a 57089i bk13: 0a 57091i bk14: 0a 57092i bk15: 0a 57092i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0185149
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=57089 n_nop=56648 n_act=9 n_pre=1 n_req=227 n_rd=408 n_write=23 bw_util=0.0151
n_activity=2228 dram_eff=0.3869
bk0: 66a 56893i bk1: 64a 56786i bk2: 64a 56845i bk3: 64a 56685i bk4: 64a 56859i bk5: 64a 56796i bk6: 12a 56977i bk7: 10a 57005i bk8: 0a 57087i bk9: 0a 57087i bk10: 0a 57088i bk11: 0a 57089i bk12: 0a 57089i bk13: 0a 57091i bk14: 0a 57091i bk15: 0a 57091i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0198637
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=57089 n_nop=56656 n_act=8 n_pre=0 n_req=223 n_rd=404 n_write=21 bw_util=0.01489
n_activity=2132 dram_eff=0.3987
bk0: 64a 56896i bk1: 64a 56817i bk2: 64a 56785i bk3: 64a 56722i bk4: 64a 56853i bk5: 64a 56794i bk6: 12a 56990i bk7: 8a 57019i bk8: 0a 57087i bk9: 0a 57087i bk10: 0a 57087i bk11: 0a 57088i bk12: 0a 57090i bk13: 0a 57090i bk14: 0a 57091i bk15: 0a 57092i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0229641
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=57089 n_nop=56653 n_act=8 n_pre=0 n_req=226 n_rd=404 n_write=24 bw_util=0.01499
n_activity=2185 dram_eff=0.3918
bk0: 64a 56901i bk1: 64a 56811i bk2: 64a 56807i bk3: 64a 56751i bk4: 64a 56870i bk5: 64a 56812i bk6: 12a 56943i bk7: 8a 57019i bk8: 0a 57085i bk9: 0a 57086i bk10: 0a 57087i bk11: 0a 57090i bk12: 0a 57090i bk13: 0a 57091i bk14: 0a 57091i bk15: 0a 57091i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0268003
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=57089 n_nop=56653 n_act=8 n_pre=0 n_req=226 n_rd=404 n_write=24 bw_util=0.01499
n_activity=2317 dram_eff=0.3694
bk0: 64a 56901i bk1: 64a 56833i bk2: 64a 56869i bk3: 64a 56758i bk4: 64a 56860i bk5: 64a 56833i bk6: 12a 56971i bk7: 8a 57003i bk8: 0a 57085i bk9: 0a 57085i bk10: 0a 57087i bk11: 0a 57088i bk12: 0a 57090i bk13: 0a 57091i bk14: 0a 57091i bk15: 0a 57091i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0140307

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1836, Miss = 105, Miss_rate = 0.057, Pending_hits = 10, Reservation_fails = 338
L2_cache_bank[1]: Access = 1846, Miss = 102, Miss_rate = 0.055, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 1775, Miss = 104, Miss_rate = 0.059, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[3]: Access = 1829, Miss = 102, Miss_rate = 0.056, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 1775, Miss = 103, Miss_rate = 0.058, Pending_hits = 4, Reservation_fails = 101
L2_cache_bank[5]: Access = 5312, Miss = 101, Miss_rate = 0.019, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[6]: Access = 1731, Miss = 102, Miss_rate = 0.059, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[7]: Access = 2124, Miss = 100, Miss_rate = 0.047, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 1851, Miss = 102, Miss_rate = 0.055, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[9]: Access = 2158, Miss = 100, Miss_rate = 0.046, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[10]: Access = 1824, Miss = 102, Miss_rate = 0.056, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[11]: Access = 2173, Miss = 100, Miss_rate = 0.046, Pending_hits = 1, Reservation_fails = 0
L2_total_cache_accesses = 26234
L2_total_cache_misses = 1223
L2_total_cache_miss_rate = 0.0466
L2_total_cache_pending_hits = 27
L2_total_cache_reservation_fails = 439
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 5605
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1088
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 19307
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 11
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 129
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 61
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 5
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 330
L2_cache_data_port_util = 0.081
L2_cache_fill_port_util = 0.009

icnt_total_pkts_mem_to_simt=53352
icnt_total_pkts_simt_to_mem=45834
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (29 samples)
	minimum = nan (29 samples)
	maximum = -nan (29 samples)
Network latency average = -nan (29 samples)
	minimum = nan (29 samples)
	maximum = -nan (29 samples)
Flit latency average = -nan (29 samples)
	minimum = nan (29 samples)
	maximum = -nan (29 samples)
Fragmentation average = -nan (29 samples)
	minimum = nan (29 samples)
	maximum = -nan (29 samples)
Injected packet rate average = -nan (29 samples)
	minimum = -nan (29 samples)
	maximum = -nan (29 samples)
Accepted packet rate average = -nan (29 samples)
	minimum = -nan (29 samples)
	maximum = -nan (29 samples)
Injected flit rate average = -nan (29 samples)
	minimum = -nan (29 samples)
	maximum = -nan (29 samples)
Accepted flit rate average = -nan (29 samples)
	minimum = -nan (29 samples)
	maximum = -nan (29 samples)
Injected packet size average = -nan (29 samples)
Accepted packet size average = -nan (29 samples)
Hops average = -nan (29 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 43254
gpu_tot_sim_insn = 1376852
gpu_tot_ipc =      31.8318
gpu_tot_issued_cta = 128
max_total_param_size = 0
gpu_stall_dramfull = 4830
gpu_stall_icnt2sh    = 22735
gpu_total_sim_rate=40495

========= Core RFC stats =========
	Total RFC Accesses     = 244871
	Total RFC Misses       = 128446
	Total RFC Read Misses  = 58971
	Total RFC Write Misses = 69475
	Total RFC Evictions    = 89124

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 74239
	L1I_total_cache_misses = 455
	L1I_total_cache_miss_rate = 0.0061
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 4815, Miss = 1430, Miss_rate = 0.297, Pending_hits = 148, Reservation_fails = 4773
	L1D_cache_core[1]: Access = 5114, Miss = 1611, Miss_rate = 0.315, Pending_hits = 195, Reservation_fails = 4203
	L1D_cache_core[2]: Access = 4722, Miss = 1425, Miss_rate = 0.302, Pending_hits = 172, Reservation_fails = 4037
	L1D_cache_core[3]: Access = 5136, Miss = 1605, Miss_rate = 0.312, Pending_hits = 176, Reservation_fails = 5980
	L1D_cache_core[4]: Access = 5709, Miss = 1717, Miss_rate = 0.301, Pending_hits = 185, Reservation_fails = 5958
	L1D_cache_core[5]: Access = 7019, Miss = 2743, Miss_rate = 0.391, Pending_hits = 417, Reservation_fails = 7186
	L1D_cache_core[6]: Access = 7110, Miss = 2510, Miss_rate = 0.353, Pending_hits = 449, Reservation_fails = 7656
	L1D_cache_core[7]: Access = 5139, Miss = 1535, Miss_rate = 0.299, Pending_hits = 157, Reservation_fails = 5164
	L1D_cache_core[8]: Access = 4799, Miss = 1483, Miss_rate = 0.309, Pending_hits = 158, Reservation_fails = 4816
	L1D_cache_core[9]: Access = 5101, Miss = 1708, Miss_rate = 0.335, Pending_hits = 185, Reservation_fails = 5172
	L1D_cache_core[10]: Access = 5066, Miss = 1555, Miss_rate = 0.307, Pending_hits = 168, Reservation_fails = 5440
	L1D_cache_core[11]: Access = 4814, Miss = 1443, Miss_rate = 0.300, Pending_hits = 146, Reservation_fails = 4342
	L1D_cache_core[12]: Access = 4661, Miss = 1500, Miss_rate = 0.322, Pending_hits = 164, Reservation_fails = 5454
	L1D_cache_core[13]: Access = 4807, Miss = 1546, Miss_rate = 0.322, Pending_hits = 186, Reservation_fails = 5142
	L1D_cache_core[14]: Access = 4849, Miss = 1497, Miss_rate = 0.309, Pending_hits = 178, Reservation_fails = 5651
	L1D_total_cache_accesses = 78861
	L1D_total_cache_misses = 25308
	L1D_total_cache_miss_rate = 0.3209
	L1D_total_cache_pending_hits = 3084
	L1D_total_cache_reservation_fails = 80974
	L1D_cache_data_port_util = 0.128
	L1D_cache_fill_port_util = 0.017
L1C_cache:
	L1C_total_cache_accesses = 7168
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0670
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3420
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 49692
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3025
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 6697
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 17101
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 6688
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3420
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 777
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 59
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 18611
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 63873
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 73784
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 455
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
1302, 944, 880, 880, 1158, 1024, 1134, 1222, 
gpgpu_n_tot_thrd_icount = 4359552
gpgpu_n_tot_w_icount = 136236
gpgpu_n_stall_shd_mem = 128779
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 6697
gpgpu_n_mem_write_global = 19447
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 146956
gpgpu_n_store_insn = 31268
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 229376
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3420
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3420
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 125359
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:146276	W0_Idle:118960	W0_Scoreboard:387554	W1:36292	W2:16366	W3:11016	W4:7216	W5:4800	W6:3480	W7:2820	W8:2636	W9:2944	W10:2690	W11:2728	W12:3348	W13:2500	W14:2498	W15:1672	W16:1400	W17:1532	W18:790	W19:404	W20:200	W21:124	W22:108	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:28672
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 53576 {8:6697,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 782776 {40:19384,72:18,136:45,}
traffic_breakdown_coretomem[INST_ACC_R] = 600 {8:75,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 910792 {136:6697,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 155576 {8:19447,}
traffic_breakdown_memtocore[INST_ACC_R] = 10200 {136:75,}
Processing time: 27559.916016 (ms)
maxmrqlatency = 90 
maxdqlatency = 0 
maxmflatency = 641 
averagemflatency = 242 
max_icnt2mem_latency = 408 
max_icnt2sh_latency = 42884 
mrq_lat_table:999 	90 	92 	80 	59 	36 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	15327 	10742 	90 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	6818 	2591 	2933 	5904 	7256 	732 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	2155 	2789 	1478 	277 	13 	0 	0 	2 	9 	43 	1542 	15219 	2632 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	62 	27 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       962         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1485         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1418         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  8.750000       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 17.000000       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 16.500000       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 1363/8 = 170.375000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        35        32        32        32        32        32         6         6         0         0         0         0         0         0         0         0 
dram[1]:        34        32        32        32        32        32         6         6         0         0         0         0         0         0         0         0 
dram[2]:        33        32        32        32        32        32         6         5         0         0         0         0         0         0         0         0 
dram[3]:        32        32        32        32        32        32         6         4         0         0         0         0         0         0         0         0 
dram[4]:        32        32        32        32        32        32         6         4         0         0         0         0         0         0         0         0 
dram[5]:        32        32        32        32        32        32         6         4         0         0         0         0         0         0         0         0 
total reads: 1223
min_bank_accesses = 0!
chip skew: 207/202 = 1.02
number of total write accesses:
dram[0]:         0         0         0         0         5         6         7         6         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         4         6         8         6         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         4         7         7         5         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         5         6         6         4         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         5         8         7         4         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         6         6         7         5         0         0         0         0         0         0         0         0 
total reads: 140
min_bank_accesses = 0!
chip skew: 24/21 = 1.14
average mf latency per bank:
dram[0]:       1326      1395       970       788      6506      6857      7968      8248    none      none      none      none      none      none      none      none  
dram[1]:       1401      1455      1178      1004      6692      6898      7061      8330    none      none      none      none      none      none      none      none  
dram[2]:       1396      1184       981       956      6696     10806      7449     88091    none      none      none      none      none      none      none      none  
dram[3]:       1492      1130      1179       958      7055      9673      7681      7581    none      none      none      none      none      none      none      none  
dram[4]:       1595      1011      1047       801      7151      9266      7516      8210    none      none      none      none      none      none      none      none  
dram[5]:       1458      1199       971      1083      6748     10164      7390      6977    none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        445       469       467       370       492       478       468       427         0         0         0         0         0         0         0         0
dram[1]:        503       524       540       455       513       470       440       451         0         0         0         0         0         0         0         0
dram[2]:        401       467       469       463       480       538       470       538         0         0         0         0         0         0         0         0
dram[3]:        588       424       605       561       641       460       472       449         0         0         0         0         0         0         0         0
dram[4]:        578       465       558       523       581       477       535       466         0         0         0         0         0         0         0         0
dram[5]:        464       474       443       565       450       513       478       445         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=57089 n_nop=56637 n_act=11 n_pre=3 n_req=231 n_rd=414 n_write=24 bw_util=0.01534
n_activity=2553 dram_eff=0.3431
bk0: 70a 56843i bk1: 64a 56862i bk2: 64a 56905i bk3: 64a 56782i bk4: 64a 56843i bk5: 64a 56822i bk6: 12a 56951i bk7: 12a 56988i bk8: 0a 57086i bk9: 0a 57087i bk10: 0a 57089i bk11: 0a 57089i bk12: 0a 57089i bk13: 0a 57091i bk14: 0a 57092i bk15: 0a 57092i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00639353
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=57089 n_nop=56643 n_act=9 n_pre=1 n_req=230 n_rd=412 n_write=24 bw_util=0.01527
n_activity=2363 dram_eff=0.369
bk0: 68a 56879i bk1: 64a 56838i bk2: 64a 56875i bk3: 64a 56746i bk4: 64a 56862i bk5: 64a 56835i bk6: 12a 56975i bk7: 12a 56986i bk8: 0a 57086i bk9: 0a 57087i bk10: 0a 57088i bk11: 0a 57088i bk12: 0a 57089i bk13: 0a 57091i bk14: 0a 57092i bk15: 0a 57092i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0185149
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=57089 n_nop=56648 n_act=9 n_pre=1 n_req=227 n_rd=408 n_write=23 bw_util=0.0151
n_activity=2228 dram_eff=0.3869
bk0: 66a 56893i bk1: 64a 56786i bk2: 64a 56845i bk3: 64a 56685i bk4: 64a 56859i bk5: 64a 56796i bk6: 12a 56977i bk7: 10a 57005i bk8: 0a 57087i bk9: 0a 57087i bk10: 0a 57088i bk11: 0a 57089i bk12: 0a 57089i bk13: 0a 57091i bk14: 0a 57091i bk15: 0a 57091i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0198637
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=57089 n_nop=56656 n_act=8 n_pre=0 n_req=223 n_rd=404 n_write=21 bw_util=0.01489
n_activity=2132 dram_eff=0.3987
bk0: 64a 56896i bk1: 64a 56817i bk2: 64a 56785i bk3: 64a 56722i bk4: 64a 56853i bk5: 64a 56794i bk6: 12a 56990i bk7: 8a 57019i bk8: 0a 57087i bk9: 0a 57087i bk10: 0a 57087i bk11: 0a 57088i bk12: 0a 57090i bk13: 0a 57090i bk14: 0a 57091i bk15: 0a 57092i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0229641
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=57089 n_nop=56653 n_act=8 n_pre=0 n_req=226 n_rd=404 n_write=24 bw_util=0.01499
n_activity=2185 dram_eff=0.3918
bk0: 64a 56901i bk1: 64a 56811i bk2: 64a 56807i bk3: 64a 56751i bk4: 64a 56870i bk5: 64a 56812i bk6: 12a 56943i bk7: 8a 57019i bk8: 0a 57085i bk9: 0a 57086i bk10: 0a 57087i bk11: 0a 57090i bk12: 0a 57090i bk13: 0a 57091i bk14: 0a 57091i bk15: 0a 57091i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0268003
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=57089 n_nop=56653 n_act=8 n_pre=0 n_req=226 n_rd=404 n_write=24 bw_util=0.01499
n_activity=2317 dram_eff=0.3694
bk0: 64a 56901i bk1: 64a 56833i bk2: 64a 56869i bk3: 64a 56758i bk4: 64a 56860i bk5: 64a 56833i bk6: 12a 56971i bk7: 8a 57003i bk8: 0a 57085i bk9: 0a 57085i bk10: 0a 57087i bk11: 0a 57088i bk12: 0a 57090i bk13: 0a 57091i bk14: 0a 57091i bk15: 0a 57091i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0140307

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1836, Miss = 105, Miss_rate = 0.057, Pending_hits = 10, Reservation_fails = 338
L2_cache_bank[1]: Access = 1846, Miss = 102, Miss_rate = 0.055, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 1775, Miss = 104, Miss_rate = 0.059, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[3]: Access = 1829, Miss = 102, Miss_rate = 0.056, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 1775, Miss = 103, Miss_rate = 0.058, Pending_hits = 4, Reservation_fails = 101
L2_cache_bank[5]: Access = 5312, Miss = 101, Miss_rate = 0.019, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[6]: Access = 1731, Miss = 102, Miss_rate = 0.059, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[7]: Access = 2124, Miss = 100, Miss_rate = 0.047, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 1851, Miss = 102, Miss_rate = 0.055, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[9]: Access = 2158, Miss = 100, Miss_rate = 0.046, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[10]: Access = 1824, Miss = 102, Miss_rate = 0.056, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[11]: Access = 2173, Miss = 100, Miss_rate = 0.046, Pending_hits = 1, Reservation_fails = 0
L2_total_cache_accesses = 26234
L2_total_cache_misses = 1223
L2_total_cache_miss_rate = 0.0466
L2_total_cache_pending_hits = 27
L2_total_cache_reservation_fails = 439
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 5605
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1088
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 19307
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 11
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 129
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 61
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 5
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 330
L2_cache_data_port_util = 0.081
L2_cache_fill_port_util = 0.009

icnt_total_pkts_mem_to_simt=53352
icnt_total_pkts_simt_to_mem=45834
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (30 samples)
	minimum = nan (30 samples)
	maximum = -nan (30 samples)
Network latency average = -nan (30 samples)
	minimum = nan (30 samples)
	maximum = -nan (30 samples)
Flit latency average = -nan (30 samples)
	minimum = nan (30 samples)
	maximum = -nan (30 samples)
Fragmentation average = -nan (30 samples)
	minimum = nan (30 samples)
	maximum = -nan (30 samples)
Injected packet rate average = -nan (30 samples)
	minimum = -nan (30 samples)
	maximum = -nan (30 samples)
Accepted packet rate average = -nan (30 samples)
	minimum = -nan (30 samples)
	maximum = -nan (30 samples)
Injected flit rate average = -nan (30 samples)
	minimum = -nan (30 samples)
	maximum = -nan (30 samples)
Accepted flit rate average = -nan (30 samples)
	minimum = -nan (30 samples)
	maximum = -nan (30 samples)
Injected packet size average = -nan (30 samples)
Accepted packet size average = -nan (30 samples)
Hops average = -nan (30 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
Result stored in result.txt
