thermal analysi associ processor leonid yavit amir morad ginosar depart electr engin technion israel institut technolog haifa israel abstract thermal densiti hot spot limit three dimension implement massiv parallel simd processor prohibit stack dram die studi propos replac simd associ processor exhibit close uniform thermal distribut reduc hot spot addit outperform simd processor data set size larg dissip power compar perform thermal analysi support simul confirm prefer simd implement larg scale massiv parallel process engin combin dram integr term integr simd associ processor thermal analysi introduct achin learn data mine network rout search engin big data applic sped massiv parallel simd machin gpus data transfer process unit pus memori limit perform simd architectur scalabl simd architectur limit chip memori bandwidth constraint overcom limit three dimension integr circuit stack dram processor propos bring memori closer simd proce sor addit multipl layer simd processor stack facilit close coupl parallel thermal issu approach dif ficult materi oper high rate array comput ement simd processor high activ power densiti hotspot creat addit design constraint heat dissip power deliveri excess leakag hot spot irregular thermal densiti limit scalabl convent simd architectur thermal consid erat impact perform reliabl circuit render integr dram simd processor infeas associ processor offer viabl altern convent simd processor fig compris modifi content address memori cam facilit process addit content dressabl random access compar simd demonstr uniform thermal den siti lower peak temperatur enabl multilay processor stack dram integr studi propos replac massiv paral lel simd processor impl mentat goal set achiev improv thermal densiti reduc peak temperatur elimin consider reduc hot spot combin data storag data process reduc perform degrad caus massiv data transfer simd pus memori reduc energi consum data transfer enabl multilay processor stack well dram integr top processor layer achiev goal will help enabl implementa tion combin multilay massiv parallel process engin multilay dram rest paper organ introduc present model parat analysi simd perform power compar thermal analysi simd offer conclus architectur explain principl associ comput architectur design base cam cam low compar data key tag match read tag addit normal memori read write oper singl word time place enhanc cam allow parallel writ ing select bit tag architectur present fig associ process array compris bit cell describ orga nize bit column word row typic word row process unit part row altern multipl row config ure special regist append associ process array key regist con tain key data word written compar mask regist defin activ field write read oper enabl bit select tag regist mark row match compar opera tion parallel write requir microcontrol instruct cach option interconnect allow pus communi cate parallel associ process oper bitwis interconnect simpl circuit switch network interconnect dis cuss control key associ process array cach mask bit cell bit cell bit cell bit cell bit cell bit cell bit cell bit cell bit cell bit cell bit cell bit cell bit cell fig architectur static memori base associ bit cell fig main compon transistor sram bit cell type xor addit transistor gate mask wire mask write oper bit column level altern sign propos reduc power dissipa tion save area exploit transistor tech nolog compar key data store associa tive memori entir row number bit singl bit cell match precharg invert key set bit bit line column ignor comparison bit bit line set unmask bit row match key match remain high written correspond tag bit bit match match discharg written tag bit compar typic parallel write unmask bit tag write data key regist associ memori tag bit set earlier compar connect correspond word row match compar key data written mask pattern case mis match write affect row typic row written write arithmet oper read data memori bit bit line precharg word assert parallel write sequen tial read oper enabl column mask bit set mask regist fig type associ bit cell associ comput general purpos comput devic implement wide rang arithmet logic pro cess task addit classic cam oper associ search sort order addi tion standard memori oper word block read write arithmet oper perform parallel pus word parallel bit serial manner instanc vector addit perform fol low bit column hold vector fig sum written bit column hold carri bit addit carri sin gle bit addit parallel step bit word vector singl bit addit tabl carri seri pass pass entri truth tabl three bit input pattern match content bit column match row pus tag logic result bit output truth tabl tabl written bit tag row opera tion three input bit column output bit column associ array mask pass bit column activ averag input combin chang output fore skip action tabl oper overwrit input comput carri order indic ble pass compar write erat requir complet singl bit addit fix point bit addit take cycl subtract comparison oper form requir cycl notic stark contrast simd architectur low count requir cycl add data element account load store time key mask fig addit exampl tabl implement full adder entri input input input output output comment action pass action pass pass action pass action pass compar cycl write cycl fix precis multipl divis implement long multipl divis respec tive consist seri add shift subtract shift oper execut bit serial word parallel addit subtract describ mul tiplic msb shift plement activ bit column fore requir cycl fix point vector multipl requir cycl regard length vector float point arithmet complex implement expon requir shift ing mantissa length sequenc bit serial oper direct implement ieee singl precis float point vector multipl requir cycl length vector general comput express effi cientli implement tabl lut approach argument function match content associ memori correspond function valu writ ten design field tag memori row bit argument valu lut oper incur cycl obvi ousli valu lut pre calcul implicit store instruct arithmet oper present assumpt operand locat workload requir inter data communic depend workload communi cation requir vari communic embarrass parallel task black schole option price intens communic dens matrix multipl linear algebra task case support special pre defin communic pattern permut vantag fft inter communic implement serial seri associ memori read write altern dedic interconnect introduc employ provid parallel communic capabl allow pus communic parallel simd processor perform comparison thermal characterist simd processor meaning proce sor produc perform complet task amount time employ model predict perform power base area compar simd chip appropri area deliv level perform thermal analysi base area power figur perform evalu simul ing singl precis float point work load option pair black shole option price point fast fourier transform fft dens matrix multipl dmm workload span wide rang comput bandwidth ratio refer arithmet intens fig log stencil pdes lattic method fft dens linear algebra arithmet intens black shole dens matrix multipl fig arithmet intens dens matrix multipl fft timiz implement outlin black schole direct implement optim associ process base formul refer simd architectur present fig consist twelv ident processor parallel pus regist file cach analysi determin simd includ pus addit refer simd processor featur cach share twelv processor cach processor processor cach share memori processor processor processor processor processor processor processor processor processor processor fig refer simd architectur pus consid forego model predict perform function area serial execut time singl simd processor workload execut time workload simd architectur fig bound number pus cach synchron time spent exclus data transfer cach pus simd processor maximum speedup measur perform simd processor singl written synchron intens ratio time spent cach synchron serial execut time synchron intens vers proport arithmet intens fig area simd processor present area regist file area area cach memori total size data easi comparison tween memori area repres area valu logic memori term baselin sram bit cell area assum current cmos technol ogi actual figur write area singl bit area regist bit flip flop measur baselin sram bit cell area unit data word length depth regist file tabl deriv number pus simd processor function total area simplic assum tabl constant chang total area substitut ceiv speedup refer simd processor function area simplifi model account aspect simd processor design purpos provid best case refer figur compar analysi execut time workload written number pus speedup associ relat simd lower bound ratio simd float point multipl time cycl cycl combin data process data storag syn chroniz speedup written area written size associ number data cell area measur sram cell area unit tabl number pus deriv function total area substitut speedup function area speedup area simul three workload present fig simul compat analyt predict incident find workload area budget point outperform simd processor break point speedup constrain cach synchron time variat simul behavior result differ arithmet intens individu workload tabl area model paramet paramet descript attribut area sram cell bit cell area simd regist bit area simd speedup relat simd bit area data word length number data temporari storag area paramet normal asram cell thermal analysi consid dens matrix multiplica tion demand workload simd proce sor achiev highest speedup scale size data set size aap size reach speedup mark black dot fig yield speedup number pus simd processor asimd comparison break point architectur achiev perform area red circl fft curv fig area fig speedup area power thermal behavior base power dissip employ model predict power consumpt simd processor base area averag power simd processor execut span written energi averag power consumpt execut energi averag power consum cach synchron leakag energi power synchron intens defin case area comparison power valu normal power consumpt baselin sram memori cell write oper assum current high speed cmos technolog actual figur rang write simd power consumpt averag bit power con sumption execu tion comput tabl power consum perform cach synchron singl data bit assum amount data synchron cach limit singl data word typic applic dens matrix multipl fft normal ize singl bit write sram leakag power express area suppli voltag constant leakag area coeffici depend silicon process oper condit total simd processor power written averag power written execut energi power consumpt leakag energi power power consumpt associ memori write power con sumption compar typic comput time divid equal compar write oper order detail dynam power recal implement singl bit addit arithmet oper base describ tion pass singl bit addit three bit input combin compar parallel pus bit result written tag pus sequenc repeat time bit independ logic combin tabl probabil iti match mismatch case match discharg proba biliti write probabl miswrit bit bit line charg word assert defin power consumpt singl sram cell write oper rewritten bit write bit compar oper normal bit power consumpt miswrit normal bit power consumpt mismatch normal bit power con sumption match tabl write total power dissip model fair basic account cer tain statist work favor exampl percentag associ memori cell written fact chang consum consider power percentag assert bit line recharg discharg assert goal creat simpl power model reflect worst case power consump tion power consumpt area simd three workload present fig area point select dens matrix multipl fig mark black dot refer notic perform simd consum power simd area tenth power densiti twenti time higher thermal dispar notic red circl fig repres power level requir fft case architectur achiev perform occupi area break point simd processor incur higher pow densiti higher power area clear thermal level higher tabl power model paramet paramet descript attribut power sram cell write oper bit power consumpt simd bit power consumpt simd bit power consumpt synchron simd bit power consumpt miswrit bit power consumpt match bit power consumpt mismatch leakag power coeffici compar write execut array data transfer memori sram power figur base power paramet normal psram cell area fig power area thermal analysi purpos thermal analysi compar thermal distribut peak temperatur hot spot simd processor form thermal analysi hotspot simul tool architectur thermal model thermal analysi floorplan exclud control cach hotspot simul fig divid ident bank fig bank divid ident block fig block featur asso ciativ process array pus bit bit tag regist associ process array bit key mask regist top fig total number pus fig present thermal model stack compris silicon layer fig thermal interfac materi tim layer actual structur heat spreader hsp layer heat sink power trace need hotspot simul power model hotspot simul present fig fig thermal map individu block locat center bank maximum temperatur reach hottest block key mask regist area flip flop switch cycl notic region middl associ pro cess array fig present thermal map bank locat center maximum temperatur reach fig present thermal map top silicon layer peak temperatur layer hottest region locat center expect arithmet oper activ switch ele ment uniform distribut fore temperatur distribut plane note temperatur span assert thermal distribut close uniform simd processor thermal analysi refer massiv parallel simd architectur thermal analysi present fig discuss floorplan refer simd processor depict fig area power trace need hotspot simul power model present target thermal model depict fig layer simd processor fig stack top tim hsp layer heatsink hotspot simul fig present thermal map simd processor upper silicon layer temperatur rang hottest refer simd processor array coolest region lie center cach comparison fig present thermal distribut sil icon layer simd processor cut section fig fig perform dens matrix multipl workload simi lar consid perform area case fft circl fig fig peak temperatur simd processor locat upper silicon layer maxim oper temperatur commerci dram prohibit dram int gration simd processor comparison hotspot simul suggest better posit multilay stack integr dram massiv parallel simd proce sor cutt cut pus key mask tag fig floorplan hotspot thermal model heat sink hsp tim processor layer processor layer processor layer processor layer fig thermal model base fig thermal map layer cutt cut pus rfs fig refer simd floorplan hotspot thermal model fig thermal map layer simd processor simd fig simd temperatur silicon layer cut fig fig conclus associ processor essenti larg sociat memori massiv parallel process pabil exhibit thermal distribut close uniform paper investig merit implement relat simd processor addit elimin hot spot tem peratur level lower simd processor yield perform hotspot thermal simul data simu lation workload low uniform distribut ther mal level implement allow stack multipl dram die multipl processor layer contrast integr dram conven tional massiv parallel simd processor practic hot spot advantag unif process storag enabl true memori comput bit cell level studi speedup simd processor limit massiv data transfer process unit cach limit restrict data set size simd processor size grow offer potenti higher speedup memori comput reduc negat cach data synchron summari associ process architectur enabl high perform stack thermal advantag massiv parallel simd chitectur high gpus acknowledg grate ebi friedman motiv search part fund intel col labor institut comput intelli genc hasso plattner institut refer foster content address parallel processor van nostrand reinhold compani hentrich oruklu sanii perform evalu sram cell predict cmos technolog ieee intern confer enc electro technolog luebk general purpos comput graphic hardwar workshop siggraph steinkraus buck simard gpus machin learn algorithm ieee icdar black schole price option corpor liabili tie journal polit economi loh stack memori architectur multicor processor isca loi thermal awar perform analysi vertic integr processor memori hierarchi dap qing guo patel ipek friedman dimm asso ciativ comput stt mram isca chen wang yeh type match scheme high perform energi effici content address memori ieee journal solid state circuit http product http product dram http global busi semiconductor product dram scherson kramer alleyn bit parallel arithmet massiv parallel ieee transact comput octo ber sheaffer skadron luebk studi thermal manag graphic processor architectur ispass banerje consist junction temperatur estim methodolog nanomet scale implic perfor manc thermal manag ieee iedm pagiamtzi sheikholeslami content address memori cam circuit architectur tutori survey ieee journal solid state circuit march sankaranarayanan case thermal awar floorplan microarchitectur level journal instruct level parallel skadron temperatur awar microarchitectur apm sigarch comput architectur news apm yavit morad ginosar comput architectur associa tive processor replac level cach simd acceler http yavit morad ginosar communic synchron law multicor system ccit report http public link quinn design effici algorithm parallel comput mcgraw hill choi sohn yoo bit search search time brid type tcam architectur ieee journal solid state circuit william patterson olik shalf yelick rooflin model pedagog tool auto tune kernel multicor archi tectur hot chip huang compact thermal model temperatur awar design proceed annual design autom confer enc apm yau fung architectur survey apm comput survey journal csur volum issu march 