Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2015.3 (win64) Build 1368829 Mon Sep 28 20:06:43 MDT 2015
| Date              : Wed Jul 22 12:39:47 2020
| Host              : ishiiPC11 running 64-bit major release  (build 9200)
| Command           : report_clock_utilization -file TopLevel_clock_utilization_routed.rpt
| Design            : TopLevel
| Device            : 7a100t-fgg676
| Speed File        : -2  PRODUCTION 1.14 2014-09-11
| Temperature Grade : C
-------------------------------------------------------------------------------------------

Clock Utilization Report

Table of Contents
-----------------
1. Clock Primitive Utilization
2. Details of Global Clocks
3. Details of Regional Clocks
4. Details of Multi-Regional Clocks
5. Details of I/O Clocks
6. Details of Local Clocks
7. List of Nets using CMT BACKBONE routing
8. Clock Regions : Key Resource Utilization
9. Net wise resources used in clock region X0Y0
10. Net wise resources used in clock region X1Y0
11. Net wise resources used in clock region X0Y1
12. Net wise resources used in clock region X1Y1
13. Net wise resources used in clock region X0Y2
14. Net wise resources used in clock region X1Y2
15. Net wise resources used in clock region X0Y3

1. Clock Primitive Utilization
------------------------------

+-------+------+-----------+-----------+
| Type  | Used | Available | Num Fixed |
+-------+------+-----------+-----------+
| BUFG  |   12 |        32 |         0 |
| BUFH  |    0 |        96 |         0 |
| BUFIO |    0 |        24 |         0 |
| MMCM  |    2 |         6 |         0 |
| PLL   |    0 |         6 |         0 |
| BUFR  |    0 |        24 |         0 |
| BUFMR |    0 |        12 |         0 |
+-------+------+-----------+-----------+


2. Details of Global Clocks
---------------------------

+-------+-----------------------------------------+-----------------------------------------+---------------+-------+
|       |                                         |                                         |   Num Loads   |       |
+-------+-----------------------------------------+-----------------------------------------+-------+-------+-------+
| Index | BUFG Cell                               | Net Name                                |  BELs | Sites | Fixed |
+-------+-----------------------------------------+-----------------------------------------+-------+-------+-------+
|     1 | ClockManager_0/MMCM_0/BUFG_CLK_FB_0     | ClockManager_0/MMCM_0/CLKFBIN           |     1 |     1 |    no |
|     2 | ClockManager_0/BUFG_AD9220_CLK_OUT      | ClockManager_0/EASIROC2_ADC_CLK_LG_OBUF |     4 |     4 |    no |
|     3 | ClockManager_0/BUFG_AD9220_CLK          | ClockManager_0/AD9220_CLK               |    33 |    10 |    no |
|     4 | ClockManager_0/MMCM_0/BUFG_CLK_500M     | ClockManager_0/MMCM_0/FAST_CLK          |    80 |    27 |    no |
|     5 | ClockManager_0/MMCM_0/BUFG_CLK_66M      | ClockManager_0/MMCM_0/CLK               |    86 |    26 |    no |
|     6 | ClockManager_0/MMCM_0/BUFG_CLK_250M_180 | ClockManager_0/MMCM_0/CLK_180           |   129 |    72 |    no |
|     7 | ClockManager_0/MMCM_0/BUFG_CLK_250M_270 | ClockManager_0/MMCM_0/CLK_270           |   129 |    73 |    no |
|     8 | ClockManager_0/MMCM_0/BUFG_CLK_250M_90  | ClockManager_0/MMCM_0/CLK_90            |   129 |    79 |    no |
|     9 | ClockManager_0/MMCM_0/BUFG_CLK_6M       | ClockManager_0/MMCM_0/I30               |   329 |   153 |    no |
|    10 | ClockManager_0/MMCM_0/BUFG_CLK_250M_0   | ClockManager_0/MMCM_0/TDC_SAMPLING_CLK  |  1558 |   371 |    no |
|    11 | ClockManager_0/MMCM_0/BUFG_CLK_25M      | ClockManager_0/MMCM_0/SCK_DAC_OBUF      |  4862 |  1324 |    no |
|    12 | ClockManager_0/MMCM_0/BUFG_CLK_125M     | ClockManager_0/MMCM_0/SCALER_CLK        | 25940 |  5378 |    no |
+-------+-----------------------------------------+-----------------------------------------+-------+-------+-------+


+-------+------------------------------+---------------------------+-----------------------------------+--------------+-------+
|       |                              |           BUFHCE          |                                   |   Num Loads  |       |
+-------+------------------------------+------------+--------------+-----------------------------------+------+-------+-------+
| Index | Src of Rt-thru BUFHCE        | Clk-Region | Site         | Net Name                          | BELs | Sites | Fixed |
+-------+------------------------------+------------+--------------+-----------------------------------+------+-------+-------+
|     1 | ClockManager_0/MMCM_0/MMCM_0 | X0Y3       | BUFHCE_X0Y38 | ClockManager_0/MMCM_0/MMCM_0_n_11 |    2 |     2 |    no |
|     2 | ClockManager_0/MMCM_0/MMCM_0 | X0Y3       | BUFHCE_X0Y37 | ClockManager_0/MMCM_0/MMCM_0_n_12 |    2 |     2 |    no |
|     3 | ClockManager_0/MMCM_0/MMCM_1 | X0Y2       | BUFHCE_X0Y28 | ClockManager_0/MMCM_0/MMCM_1_n_2  |    3 |     3 |    no |
+-------+------------------------------+------------+--------------+-----------------------------------+------+-------+-------+


+-------+------------------------------+-----------------------------------+--------------+-------+
|       |                              |                                   |   Num Loads  |       |
+-------+------------------------------+-----------------------------------+------+-------+-------+
| Index | MMCM Cell                    | Net Name                          | BELs | Sites | Fixed |
+-------+------------------------------+-----------------------------------+------+-------+-------+
|     1 | ClockManager_0/MMCM_0/MMCM_0 | ClockManager_0/MMCM_0/CLKIN1      |    1 |     1 |    no |
|     2 | ClockManager_0/MMCM_0/MMCM_0 | ClockManager_0/MMCM_0/I           |    1 |     1 |    no |
|     3 | ClockManager_0/MMCM_0/MMCM_0 | ClockManager_0/MMCM_0/MMCM_0_n_10 |    1 |     1 |    no |
|     4 | ClockManager_0/MMCM_0/MMCM_0 | ClockManager_0/MMCM_0/MMCM_0_n_4  |    1 |     1 |    no |
|     5 | ClockManager_0/MMCM_0/MMCM_0 | ClockManager_0/MMCM_0/MMCM_0_n_6  |    1 |     1 |    no |
|     6 | ClockManager_0/MMCM_0/MMCM_0 | ClockManager_0/MMCM_0/MMCM_0_n_8  |    1 |     1 |    no |
|     7 | ClockManager_0/MMCM_0/MMCM_1 | ClockManager_0/MMCM_0/MMCM_1_n_0  |    1 |     1 |    no |
|     8 | ClockManager_0/MMCM_0/MMCM_1 | ClockManager_0/MMCM_0/MMCM_1_n_4  |    1 |     1 |    no |
|     9 | ClockManager_0/MMCM_0/MMCM_1 | ClockManager_0/MMCM_0/MMCM_1_n_6  |    1 |     1 |    no |
|    10 | ClockManager_0/MMCM_0/MMCM_0 | ClockManager_0/MMCM_0/MMCM_0_n_11 |    2 |     2 |    no |
|    11 | ClockManager_0/MMCM_0/MMCM_0 | ClockManager_0/MMCM_0/MMCM_0_n_12 |    2 |     2 |    no |
|    12 | ClockManager_0/MMCM_0/MMCM_1 | ClockManager_0/MMCM_0/MMCM_1_n_2  |    3 |     3 |    no |
+-------+------------------------------+-----------------------------------+------+-------+-------+


3. Details of Regional Clocks
-----------------------------

4. Details of Multi-Regional Clocks
-----------------------------------

5. Details of I/O Clocks
------------------------

6. Details of Local Clocks
--------------------------

+-------+-------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+-------+
|       |                                                                                           |                                                                           |   Num Loads  |       |
+-------+-------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+------+-------+-------+
| Index | Local Clk Src                                                                             | Net Name                                                                  | BELs | Sites | Fixed |
+-------+-------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+------+-------+-------+
|     1 | ClockManager_0/MMCM_0/IBUFG_EXT_CLK                                                       | ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0                                   |    1 |     1 |   yes |
|     2 | TriggerManager_0/GlobalSelectableTrigger_reg_i_2                                          | TriggerManager_0/GlobalSelectableTrigger_reg_i_2_n_0                      |    1 |     1 |    no |
|     3 | TriggerManager_0/L1_Delayer/trigger_s_reg_i_2__0                                          | TriggerManager_0/L1_Delayer/trigger_s_reg_i_2__0_n_0                      |    1 |     1 |    no |
|     4 | TriggerManager_0/L2_Delayer/trigger_s_reg_i_2__1                                          | TriggerManager_0/L2_Delayer/trigger_s_reg_i_2__1_n_0                      |    1 |     1 |    no |
|     5 | TriggerManager_0/Trig_Delayer/trigger_s_reg_i_2                                           | TriggerManager_0/Trig_Delayer/trigger_s_reg_i_2_n_0                       |    1 |     1 |    no |
|     6 | TriggerWidth_0/WidthAdjuster_GENERATE[0].Width_Adjuster_0/Delayer_0/delay_reg[0]_i_1      | TriggerWidth_0/WidthAdjuster_GENERATE[0].Width_Adjuster_0/Delayer_0/D[0]  |    3 |     3 |    no |
|     7 | TriggerWidth_0/WidthAdjuster_GENERATE[0].Width_Adjuster_1/Delayer_0/delay_reg[0]_i_1__0   | TriggerWidth_0/WidthAdjuster_GENERATE[0].Width_Adjuster_1/Delayer_0/D[0]  |    3 |     3 |    no |
|     8 | TriggerWidth_0/WidthAdjuster_GENERATE[10].Width_Adjuster_0/Delayer_0/delay_reg[0]_i_1__19 | TriggerWidth_0/WidthAdjuster_GENERATE[10].Width_Adjuster_0/Delayer_0/D[0] |    3 |     3 |    no |
|     9 | TriggerWidth_0/WidthAdjuster_GENERATE[10].Width_Adjuster_1/Delayer_0/delay_reg[0]_i_1__20 | TriggerWidth_0/WidthAdjuster_GENERATE[10].Width_Adjuster_1/Delayer_0/D[0] |    3 |     3 |    no |
|    10 | TriggerWidth_0/WidthAdjuster_GENERATE[11].Width_Adjuster_0/Delayer_0/delay_reg[0]_i_1__21 | TriggerWidth_0/WidthAdjuster_GENERATE[11].Width_Adjuster_0/Delayer_0/D[0] |    3 |     3 |    no |
|    11 | TriggerWidth_0/WidthAdjuster_GENERATE[11].Width_Adjuster_1/Delayer_0/delay_reg[0]_i_1__22 | TriggerWidth_0/WidthAdjuster_GENERATE[11].Width_Adjuster_1/Delayer_0/D[0] |    3 |     3 |    no |
|    12 | TriggerWidth_0/WidthAdjuster_GENERATE[12].Width_Adjuster_0/Delayer_0/delay_reg[0]_i_1__23 | TriggerWidth_0/WidthAdjuster_GENERATE[12].Width_Adjuster_0/Delayer_0/D[0] |    3 |     3 |    no |
|    13 | TriggerWidth_0/WidthAdjuster_GENERATE[12].Width_Adjuster_1/Delayer_0/delay_reg[0]_i_1__24 | TriggerWidth_0/WidthAdjuster_GENERATE[12].Width_Adjuster_1/Delayer_0/D[0] |    3 |     3 |    no |
|    14 | TriggerWidth_0/WidthAdjuster_GENERATE[13].Width_Adjuster_0/Delayer_0/delay_reg[0]_i_1__25 | TriggerWidth_0/WidthAdjuster_GENERATE[13].Width_Adjuster_0/Delayer_0/D[0] |    3 |     3 |    no |
|    15 | TriggerWidth_0/WidthAdjuster_GENERATE[13].Width_Adjuster_1/Delayer_0/delay_reg[0]_i_1__26 | TriggerWidth_0/WidthAdjuster_GENERATE[13].Width_Adjuster_1/Delayer_0/D[0] |    3 |     3 |    no |
|    16 | TriggerWidth_0/WidthAdjuster_GENERATE[14].Width_Adjuster_0/Delayer_0/delay_reg[0]_i_1__27 | TriggerWidth_0/WidthAdjuster_GENERATE[14].Width_Adjuster_0/Delayer_0/D[0] |    3 |     3 |    no |
|    17 | TriggerWidth_0/WidthAdjuster_GENERATE[14].Width_Adjuster_1/Delayer_0/delay_reg[0]_i_1__28 | TriggerWidth_0/WidthAdjuster_GENERATE[14].Width_Adjuster_1/Delayer_0/D[0] |    3 |     3 |    no |
|    18 | TriggerWidth_0/WidthAdjuster_GENERATE[15].Width_Adjuster_0/Delayer_0/delay_reg[0]_i_1__29 | TriggerWidth_0/WidthAdjuster_GENERATE[15].Width_Adjuster_0/Delayer_0/D[0] |    3 |     3 |    no |
|    19 | TriggerWidth_0/WidthAdjuster_GENERATE[15].Width_Adjuster_1/Delayer_0/delay_reg[0]_i_1__30 | TriggerWidth_0/WidthAdjuster_GENERATE[15].Width_Adjuster_1/Delayer_0/D[0] |    3 |     3 |    no |
|    20 | TriggerWidth_0/WidthAdjuster_GENERATE[16].Width_Adjuster_0/Delayer_0/delay_reg[0]_i_1__31 | TriggerWidth_0/WidthAdjuster_GENERATE[16].Width_Adjuster_0/Delayer_0/D[0] |    3 |     3 |    no |
|    21 | TriggerWidth_0/WidthAdjuster_GENERATE[16].Width_Adjuster_1/Delayer_0/delay_reg[0]_i_1__32 | TriggerWidth_0/WidthAdjuster_GENERATE[16].Width_Adjuster_1/Delayer_0/D[0] |    3 |     3 |    no |
|    22 | TriggerWidth_0/WidthAdjuster_GENERATE[17].Width_Adjuster_0/Delayer_0/delay_reg[0]_i_1__33 | TriggerWidth_0/WidthAdjuster_GENERATE[17].Width_Adjuster_0/Delayer_0/D[0] |    3 |     3 |    no |
|    23 | TriggerWidth_0/WidthAdjuster_GENERATE[17].Width_Adjuster_1/Delayer_0/delay_reg[0]_i_1__34 | TriggerWidth_0/WidthAdjuster_GENERATE[17].Width_Adjuster_1/Delayer_0/D[0] |    3 |     3 |    no |
|    24 | TriggerWidth_0/WidthAdjuster_GENERATE[18].Width_Adjuster_0/Delayer_0/delay_reg[0]_i_1__35 | TriggerWidth_0/WidthAdjuster_GENERATE[18].Width_Adjuster_0/Delayer_0/D[0] |    3 |     3 |    no |
|    25 | TriggerWidth_0/WidthAdjuster_GENERATE[18].Width_Adjuster_1/Delayer_0/delay_reg[0]_i_1__36 | TriggerWidth_0/WidthAdjuster_GENERATE[18].Width_Adjuster_1/Delayer_0/D[0] |    3 |     3 |    no |
|    26 | TriggerWidth_0/WidthAdjuster_GENERATE[19].Width_Adjuster_0/Delayer_0/delay_reg[0]_i_1__37 | TriggerWidth_0/WidthAdjuster_GENERATE[19].Width_Adjuster_0/Delayer_0/D[0] |    3 |     3 |    no |
|    27 | TriggerWidth_0/WidthAdjuster_GENERATE[19].Width_Adjuster_1/Delayer_0/delay_reg[0]_i_1__38 | TriggerWidth_0/WidthAdjuster_GENERATE[19].Width_Adjuster_1/Delayer_0/D[0] |    3 |     3 |    no |
|    28 | TriggerWidth_0/WidthAdjuster_GENERATE[1].Width_Adjuster_0/Delayer_0/delay_reg[0]_i_1__1   | TriggerWidth_0/WidthAdjuster_GENERATE[1].Width_Adjuster_0/Delayer_0/D[0]  |    3 |     3 |    no |
|    29 | TriggerWidth_0/WidthAdjuster_GENERATE[1].Width_Adjuster_1/Delayer_0/delay_reg[0]_i_1__2   | TriggerWidth_0/WidthAdjuster_GENERATE[1].Width_Adjuster_1/Delayer_0/D[0]  |    3 |     3 |    no |
|    30 | TriggerWidth_0/WidthAdjuster_GENERATE[20].Width_Adjuster_0/Delayer_0/delay_reg[0]_i_1__39 | TriggerWidth_0/WidthAdjuster_GENERATE[20].Width_Adjuster_0/Delayer_0/D[0] |    3 |     3 |    no |
|    31 | TriggerWidth_0/WidthAdjuster_GENERATE[20].Width_Adjuster_1/Delayer_0/delay_reg[0]_i_1__40 | TriggerWidth_0/WidthAdjuster_GENERATE[20].Width_Adjuster_1/Delayer_0/D[0] |    3 |     3 |    no |
|    32 | TriggerWidth_0/WidthAdjuster_GENERATE[21].Width_Adjuster_0/Delayer_0/delay_reg[0]_i_1__41 | TriggerWidth_0/WidthAdjuster_GENERATE[21].Width_Adjuster_0/Delayer_0/D[0] |    3 |     3 |    no |
|    33 | TriggerWidth_0/WidthAdjuster_GENERATE[21].Width_Adjuster_1/Delayer_0/delay_reg[0]_i_1__42 | TriggerWidth_0/WidthAdjuster_GENERATE[21].Width_Adjuster_1/Delayer_0/D[0] |    3 |     3 |    no |
|    34 | TriggerWidth_0/WidthAdjuster_GENERATE[22].Width_Adjuster_0/Delayer_0/delay_reg[0]_i_1__43 | TriggerWidth_0/WidthAdjuster_GENERATE[22].Width_Adjuster_0/Delayer_0/D[0] |    3 |     3 |    no |
|    35 | TriggerWidth_0/WidthAdjuster_GENERATE[22].Width_Adjuster_1/Delayer_0/delay_reg[0]_i_1__44 | TriggerWidth_0/WidthAdjuster_GENERATE[22].Width_Adjuster_1/Delayer_0/D[0] |    3 |     3 |    no |
|    36 | TriggerWidth_0/WidthAdjuster_GENERATE[23].Width_Adjuster_0/Delayer_0/delay_reg[0]_i_1__45 | TriggerWidth_0/WidthAdjuster_GENERATE[23].Width_Adjuster_0/Delayer_0/D[0] |    3 |     3 |    no |
|    37 | TriggerWidth_0/WidthAdjuster_GENERATE[23].Width_Adjuster_1/Delayer_0/delay_reg[0]_i_1__46 | TriggerWidth_0/WidthAdjuster_GENERATE[23].Width_Adjuster_1/Delayer_0/D[0] |    3 |     3 |    no |
|    38 | TriggerWidth_0/WidthAdjuster_GENERATE[24].Width_Adjuster_0/Delayer_0/delay_reg[0]_i_1__47 | TriggerWidth_0/WidthAdjuster_GENERATE[24].Width_Adjuster_0/Delayer_0/D[0] |    3 |     3 |    no |
|    39 | TriggerWidth_0/WidthAdjuster_GENERATE[24].Width_Adjuster_1/Delayer_0/delay_reg[0]_i_1__48 | TriggerWidth_0/WidthAdjuster_GENERATE[24].Width_Adjuster_1/Delayer_0/D[0] |    3 |     3 |    no |
|    40 | TriggerWidth_0/WidthAdjuster_GENERATE[25].Width_Adjuster_0/Delayer_0/delay_reg[0]_i_1__49 | TriggerWidth_0/WidthAdjuster_GENERATE[25].Width_Adjuster_0/Delayer_0/D[0] |    3 |     3 |    no |
|    41 | TriggerWidth_0/WidthAdjuster_GENERATE[25].Width_Adjuster_1/Delayer_0/delay_reg[0]_i_1__50 | TriggerWidth_0/WidthAdjuster_GENERATE[25].Width_Adjuster_1/Delayer_0/D[0] |    3 |     3 |    no |
|    42 | TriggerWidth_0/WidthAdjuster_GENERATE[26].Width_Adjuster_0/Delayer_0/delay_reg[0]_i_1__51 | TriggerWidth_0/WidthAdjuster_GENERATE[26].Width_Adjuster_0/Delayer_0/D[0] |    3 |     3 |    no |
|    43 | TriggerWidth_0/WidthAdjuster_GENERATE[26].Width_Adjuster_1/Delayer_0/delay_reg[0]_i_1__52 | TriggerWidth_0/WidthAdjuster_GENERATE[26].Width_Adjuster_1/Delayer_0/D[0] |    3 |     3 |    no |
|    44 | TriggerWidth_0/WidthAdjuster_GENERATE[27].Width_Adjuster_0/Delayer_0/delay_reg[0]_i_1__53 | TriggerWidth_0/WidthAdjuster_GENERATE[27].Width_Adjuster_0/Delayer_0/D[0] |    3 |     3 |    no |
|    45 | TriggerWidth_0/WidthAdjuster_GENERATE[27].Width_Adjuster_1/Delayer_0/delay_reg[0]_i_1__54 | TriggerWidth_0/WidthAdjuster_GENERATE[27].Width_Adjuster_1/Delayer_0/D[0] |    3 |     3 |    no |
|    46 | TriggerWidth_0/WidthAdjuster_GENERATE[28].Width_Adjuster_0/Delayer_0/delay_reg[0]_i_1__55 | TriggerWidth_0/WidthAdjuster_GENERATE[28].Width_Adjuster_0/Delayer_0/D[0] |    3 |     3 |    no |
|    47 | TriggerWidth_0/WidthAdjuster_GENERATE[28].Width_Adjuster_1/Delayer_0/delay_reg[0]_i_1__56 | TriggerWidth_0/WidthAdjuster_GENERATE[28].Width_Adjuster_1/Delayer_0/D[0] |    3 |     3 |    no |
|    48 | TriggerWidth_0/WidthAdjuster_GENERATE[29].Width_Adjuster_0/Delayer_0/delay_reg[0]_i_1__57 | TriggerWidth_0/WidthAdjuster_GENERATE[29].Width_Adjuster_0/Delayer_0/D[0] |    3 |     3 |    no |
|    49 | TriggerWidth_0/WidthAdjuster_GENERATE[29].Width_Adjuster_1/Delayer_0/delay_reg[0]_i_1__58 | TriggerWidth_0/WidthAdjuster_GENERATE[29].Width_Adjuster_1/Delayer_0/D[0] |    3 |     3 |    no |
|    50 | TriggerWidth_0/WidthAdjuster_GENERATE[2].Width_Adjuster_0/Delayer_0/delay_reg[0]_i_1__3   | TriggerWidth_0/WidthAdjuster_GENERATE[2].Width_Adjuster_0/Delayer_0/D[0]  |    3 |     3 |    no |
|    51 | TriggerWidth_0/WidthAdjuster_GENERATE[2].Width_Adjuster_1/Delayer_0/delay_reg[0]_i_1__4   | TriggerWidth_0/WidthAdjuster_GENERATE[2].Width_Adjuster_1/Delayer_0/D[0]  |    3 |     3 |    no |
|    52 | TriggerWidth_0/WidthAdjuster_GENERATE[30].Width_Adjuster_0/Delayer_0/delay_reg[0]_i_1__59 | TriggerWidth_0/WidthAdjuster_GENERATE[30].Width_Adjuster_0/Delayer_0/D[0] |    3 |     3 |    no |
|    53 | TriggerWidth_0/WidthAdjuster_GENERATE[30].Width_Adjuster_1/Delayer_0/delay_reg[0]_i_1__60 | TriggerWidth_0/WidthAdjuster_GENERATE[30].Width_Adjuster_1/Delayer_0/D[0] |    3 |     3 |    no |
|    54 | TriggerWidth_0/WidthAdjuster_GENERATE[31].Width_Adjuster_0/Delayer_0/delay_reg[0]_i_1__61 | TriggerWidth_0/WidthAdjuster_GENERATE[31].Width_Adjuster_0/Delayer_0/D[0] |    3 |     3 |    no |
|    55 | TriggerWidth_0/WidthAdjuster_GENERATE[31].Width_Adjuster_1/Delayer_0/delay_reg[0]_i_1__62 | TriggerWidth_0/WidthAdjuster_GENERATE[31].Width_Adjuster_1/Delayer_0/D[0] |    3 |     3 |    no |
|    56 | TriggerWidth_0/WidthAdjuster_GENERATE[3].Width_Adjuster_0/Delayer_0/delay_reg[0]_i_1__5   | TriggerWidth_0/WidthAdjuster_GENERATE[3].Width_Adjuster_0/Delayer_0/D[0]  |    3 |     3 |    no |
|    57 | TriggerWidth_0/WidthAdjuster_GENERATE[3].Width_Adjuster_1/Delayer_0/delay_reg[0]_i_1__6   | TriggerWidth_0/WidthAdjuster_GENERATE[3].Width_Adjuster_1/Delayer_0/D[0]  |    3 |     3 |    no |
|    58 | TriggerWidth_0/WidthAdjuster_GENERATE[4].Width_Adjuster_0/Delayer_0/delay_reg[0]_i_1__7   | TriggerWidth_0/WidthAdjuster_GENERATE[4].Width_Adjuster_0/Delayer_0/D[0]  |    3 |     3 |    no |
|    59 | TriggerWidth_0/WidthAdjuster_GENERATE[4].Width_Adjuster_1/Delayer_0/delay_reg[0]_i_1__8   | TriggerWidth_0/WidthAdjuster_GENERATE[4].Width_Adjuster_1/Delayer_0/D[0]  |    3 |     3 |    no |
|    60 | TriggerWidth_0/WidthAdjuster_GENERATE[5].Width_Adjuster_0/Delayer_0/delay_reg[0]_i_1__9   | TriggerWidth_0/WidthAdjuster_GENERATE[5].Width_Adjuster_0/Delayer_0/D[0]  |    3 |     3 |    no |
|    61 | TriggerWidth_0/WidthAdjuster_GENERATE[5].Width_Adjuster_1/Delayer_0/delay_reg[0]_i_1__10  | TriggerWidth_0/WidthAdjuster_GENERATE[5].Width_Adjuster_1/Delayer_0/D[0]  |    3 |     3 |    no |
|    62 | TriggerWidth_0/WidthAdjuster_GENERATE[6].Width_Adjuster_0/Delayer_0/delay_reg[0]_i_1__11  | TriggerWidth_0/WidthAdjuster_GENERATE[6].Width_Adjuster_0/Delayer_0/D[0]  |    3 |     3 |    no |
|    63 | TriggerWidth_0/WidthAdjuster_GENERATE[6].Width_Adjuster_1/Delayer_0/delay_reg[0]_i_1__12  | TriggerWidth_0/WidthAdjuster_GENERATE[6].Width_Adjuster_1/Delayer_0/D[0]  |    3 |     3 |    no |
|    64 | TriggerWidth_0/WidthAdjuster_GENERATE[7].Width_Adjuster_0/Delayer_0/delay_reg[0]_i_1__13  | TriggerWidth_0/WidthAdjuster_GENERATE[7].Width_Adjuster_0/Delayer_0/D[0]  |    3 |     3 |    no |
|    65 | TriggerWidth_0/WidthAdjuster_GENERATE[7].Width_Adjuster_1/Delayer_0/delay_reg[0]_i_1__14  | TriggerWidth_0/WidthAdjuster_GENERATE[7].Width_Adjuster_1/Delayer_0/D[0]  |    3 |     3 |    no |
|    66 | TriggerWidth_0/WidthAdjuster_GENERATE[8].Width_Adjuster_0/Delayer_0/delay_reg[0]_i_1__15  | TriggerWidth_0/WidthAdjuster_GENERATE[8].Width_Adjuster_0/Delayer_0/D[0]  |    3 |     3 |    no |
|    67 | TriggerWidth_0/WidthAdjuster_GENERATE[8].Width_Adjuster_1/Delayer_0/delay_reg[0]_i_1__16  | TriggerWidth_0/WidthAdjuster_GENERATE[8].Width_Adjuster_1/Delayer_0/D[0]  |    3 |     3 |    no |
|    68 | TriggerWidth_0/WidthAdjuster_GENERATE[9].Width_Adjuster_0/Delayer_0/delay_reg[0]_i_1__17  | TriggerWidth_0/WidthAdjuster_GENERATE[9].Width_Adjuster_0/Delayer_0/D[0]  |    3 |     3 |    no |
|    69 | TriggerWidth_0/WidthAdjuster_GENERATE[9].Width_Adjuster_1/Delayer_0/delay_reg[0]_i_1__18  | TriggerWidth_0/WidthAdjuster_GENERATE[9].Width_Adjuster_1/Delayer_0/D[0]  |    3 |     3 |    no |
|    70 | ClockManager_0/Clk3M_reg                                                                  | ClockManager_0/Clk3M                                                      |    4 |     4 |    no |
|    71 | TriggerManager_0/L1_Delayer/state_reg[1]                                                  | TriggerManager_0/L1_Delayer/state[1]                                      |   18 |     6 |    no |
|    72 | TriggerManager_0/L2_Delayer/state_reg[1]                                                  | TriggerManager_0/L2_Delayer/state[1]                                      |   18 |     6 |    no |
|    73 | TriggerManager_0/L2_Delayer/state_reg[0]                                                  | TriggerManager_0/L2_Delayer/state[0]                                      |   19 |     7 |    no |
|    74 | TriggerManager_0/Trig_Delayer/state_reg[1]                                                | TriggerManager_0/Trig_Delayer/state[1]                                    |   19 |     5 |    no |
|    75 | TriggerManager_0/L1_Delayer/state_reg[0]                                                  | TriggerManager_0/L1_Delayer/state[0]                                      |   20 |     6 |    no |
|    76 | TriggerManager_0/Trig_Delayer/state_reg[0]                                                | TriggerManager_0/Trig_Delayer/state[0]                                    |   20 |     6 |    no |
|    77 | ETH_TX_CLK_IBUF_inst                                                                      | ETH_TX_CLK_IBUF                                                           |  272 |    80 |   yes |
|    78 | ETH_RX_CLK_IBUF_inst                                                                      | ETH_RX_CLK_IBUF                                                           |  333 |    97 |   yes |
+-------+-------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+------+-------+-------+


7. List of Nets using CMT BACKBONE routing
------------------------------------------

+-------+------------------------------+----------------------------------------------+------------+-----------------+-------------------------+---------------------+-----------------------------+-------------------+-------------------+----------------+--------------------+
| Index | Net Name                     | Sample Node Name                             | CMT Column | Source LIB_CELL | Destination LIB_CELL(s) | Source Clock Region | Destination Clock Region(s) | Clock Region Used | Clock Region Req. | CDR Constraint | CMT Backbone Route |
+-------+------------------------------+----------------------------------------------+------------+-----------------+-------------------------+---------------------+-----------------------------+-------------------+-------------------+----------------+--------------------+
|     1 | ClockManager_0/MMCM_0/CLKIN1 | CMT_TOP_R_UPPER_T_X8Y200/PLL_CLK_FREQ_BB3_NS |    Left    | MMCME2_ADV      | MMCME2_ADV              | X0Y3                | X0Y2                        | X0Y3 X0Y2         |  X0Y2 X0Y3        |                | All Backbone       |
+-------+------------------------------+----------------------------------------------+------------+-----------------+-------------------------+---------------------+-----------------------------+-------------------+-------------------+----------------+--------------------+


8. Clock Regions : Key Resource Utilization
-------------------------------------------

+-------------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
|                   | Global Clock |     BUFRs    |    BUFMRs    |    BUFIOs    |     MMCM     |      PLL     |      GT      |      PCI     |    ILOGIC    |    OLOGIC    |      FF      |     LUTM     |    RAMB18    |    RAMB36    |    DSP48E1   |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
| Clock Region Name | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
| X0Y0              |    9 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 | 9583 | 20800 |  380 |  2400 |    7 |    20 |    2 |    10 |    0 |    20 |
| X1Y0              |    6 |    12 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     5 |    0 |     0 |    0 |     0 |    0 |     0 | 4874 | 12000 |  103 |  2200 |    8 |    40 |   14 |    20 |    0 |    40 |
| X0Y1              |   10 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    1 |    50 |    4 |    50 | 5007 | 16000 | 3930 |  2400 |    2 |    20 |    0 |    10 |    0 |    20 |
| X1Y1              |    6 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 | 4268 | 15200 | 3615 |  2600 |    3 |    60 |    3 |    30 |    0 |    40 |
| X0Y2              |    9 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    1 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |   26 |    50 |    0 |    50 |  544 | 16000 |  191 |  2400 |    0 |    20 |    0 |    10 |    0 |    20 |
| X1Y2              |    8 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |   26 |    50 |    0 |    50 |  702 | 15200 |  615 |  2600 |    0 |    60 |    0 |    30 |    0 |    40 |
| X0Y3              |    4 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    1 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |   63 | 20800 |    0 |  2400 |    0 |    20 |    0 |    10 |    0 |    20 |
| X1Y3              |    0 |    12 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     5 |    0 |     1 |    0 |     0 |    0 |     0 |    0 | 10800 |    0 |  2000 |    0 |    30 |    0 |    15 |    0 |    40 |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
* RAMB36 site can be used as two RAMB18/FIFO18 sites.


9. Net wise resources used in clock region X0Y0
-----------------------------------------------

+-------------+--------------+-------+-----------+----------+---------+-----------+---------+---------+------+-------+----------+----------------------------------------+
| Source Type | BUFHCE Site  | Fixed | MMCM Pins | PLL Pins | GT Pins | BRAM Pins | ILOGICs | OLOGICs |  FFs | LUTMs | DSP48E1s |             Clock Net Name             |
+-------------+--------------+-------+-----------+----------+---------+-----------+---------+---------+------+-------+----------+----------------------------------------+
| BUFG        | BUFHCE_X0Y10 |   no  |         0 |        0 |       0 |         0 |       0 |       0 |   10 |     0 |        0 | ClockManager_0/MMCM_0/CLK_270          |
| BUFG        | BUFHCE_X0Y11 |   no  |         0 |        0 |       0 |         0 |       0 |       0 |   11 |     0 |        0 | ClockManager_0/MMCM_0/CLK_180          |
| BUFG        | BUFHCE_X0Y0  |   no  |         0 |        0 |       0 |         0 |       0 |       0 |   13 |     0 |        0 | ClockManager_0/MMCM_0/CLK_90           |
| BUFG        | BUFHCE_X0Y8  |   no  |         0 |        0 |       0 |         0 |       0 |       0 |   20 |    32 |        0 | ClockManager_0/MMCM_0/FAST_CLK         |
| BUFG        | BUFHCE_X0Y2  |   no  |         0 |        0 |       0 |         3 |       0 |       0 |   79 |     0 |        0 | ClockManager_0/MMCM_0/CLK              |
| BUFG        | BUFHCE_X0Y1  |   no  |         0 |        0 |       0 |         0 |       0 |       0 |   94 |    44 |        0 | ClockManager_0/MMCM_0/TDC_SAMPLING_CLK |
| BUFG        | BUFHCE_X0Y3  |   no  |         0 |        0 |       0 |         4 |       0 |       0 |  182 |     0 |        0 | ClockManager_0/MMCM_0/I30              |
| BUFG        | BUFHCE_X0Y4  |   no  |         0 |        0 |       0 |         9 |       0 |       0 | 1510 |   120 |        0 | ClockManager_0/MMCM_0/SCK_DAC_OBUF     |
| BUFG        | BUFHCE_X0Y9  |   no  |         0 |        0 |       0 |         2 |       0 |       0 | 7582 |   184 |        0 | ClockManager_0/MMCM_0/SCALER_CLK       |
+-------------+--------------+-------+-----------+----------+---------+-----------+---------+---------+------+-------+----------+----------------------------------------+


10. Net wise resources used in clock region X1Y0
------------------------------------------------

+-------------+--------------+-------+-----------+----------+---------+-----------+---------+---------+------+-------+----------+----------------------------------------+
| Source Type | BUFHCE Site  | Fixed | MMCM Pins | PLL Pins | GT Pins | BRAM Pins | ILOGICs | OLOGICs |  FFs | LUTMs | DSP48E1s |             Clock Net Name             |
+-------------+--------------+-------+-----------+----------+---------+-----------+---------+---------+------+-------+----------+----------------------------------------+
| BUFG        | BUFHCE_X1Y10 |   no  |         0 |        0 |       0 |         0 |       0 |       0 |    1 |     0 |        0 | ClockManager_0/MMCM_0/CLK_180          |
| BUFG        | BUFHCE_X1Y9  |   no  |         0 |        0 |       0 |         0 |       0 |       0 |    2 |     0 |        0 | ClockManager_0/MMCM_0/CLK_270          |
| BUFG        | BUFHCE_X1Y11 |   no  |         0 |        0 |       0 |         0 |       0 |       0 |   12 |     0 |        0 | ClockManager_0/MMCM_0/TDC_SAMPLING_CLK |
| BUFG        | BUFHCE_X1Y0  |   no  |         0 |        0 |       0 |         2 |       0 |       0 |   27 |     0 |        0 | ClockManager_0/MMCM_0/I30              |
| BUFG        | BUFHCE_X1Y8  |   no  |         0 |        0 |       0 |         2 |       0 |       0 | 1368 |     0 |        0 | ClockManager_0/MMCM_0/SCALER_CLK       |
| BUFG        | BUFHCE_X1Y1  |   no  |         0 |        0 |       0 |        35 |       0 |       0 | 2841 |   102 |        0 | ClockManager_0/MMCM_0/SCK_DAC_OBUF     |
+-------------+--------------+-------+-----------+----------+---------+-----------+---------+---------+------+-------+----------+----------------------------------------+


11. Net wise resources used in clock region X0Y1
------------------------------------------------

+-------------+--------------+-------+-----------+----------+---------+-----------+---------+---------+------+-------+----------+----------------------------------------+
| Source Type | BUFHCE Site  | Fixed | MMCM Pins | PLL Pins | GT Pins | BRAM Pins | ILOGICs | OLOGICs |  FFs | LUTMs | DSP48E1s |             Clock Net Name             |
+-------------+--------------+-------+-----------+----------+---------+-----------+---------+---------+------+-------+----------+----------------------------------------+
| BUFG        | BUFHCE_X0Y19 |   no  |         0 |        0 |       0 |         0 |       1 |       3 |    0 |     0 |        0 | ClockManager_0/MMCM_0/CLK              |
| BUFG        | BUFHCE_X0Y14 |   no  |         0 |        0 |       0 |         0 |       0 |       0 |    8 |     0 |        0 | ClockManager_0/AD9220_CLK              |
| BUFG        | BUFHCE_X0Y20 |   no  |         0 |        0 |       0 |         0 |       0 |       0 |   28 |     0 |        0 | ClockManager_0/MMCM_0/FAST_CLK         |
| BUFG        | BUFHCE_X0Y23 |   no  |         0 |        0 |       0 |         0 |       0 |       0 |   43 |     0 |        0 | ClockManager_0/MMCM_0/CLK_180          |
| BUFG        | BUFHCE_X0Y15 |   no  |         0 |        0 |       0 |         2 |       0 |       0 |   43 |     0 |        0 | ClockManager_0/MMCM_0/I30              |
| BUFG        | BUFHCE_X0Y12 |   no  |         0 |        0 |       0 |         0 |       0 |       0 |   47 |     0 |        0 | ClockManager_0/MMCM_0/CLK_90           |
| BUFG        | BUFHCE_X0Y22 |   no  |         0 |        0 |       0 |         0 |       0 |       0 |   49 |     0 |        0 | ClockManager_0/MMCM_0/CLK_270          |
| BUFG        | BUFHCE_X0Y18 |   no  |         0 |        0 |       0 |         2 |       0 |       1 |   59 |     0 |        0 | ClockManager_0/MMCM_0/SCK_DAC_OBUF     |
| BUFG        | BUFHCE_X0Y13 |   no  |         0 |        0 |       0 |         0 |       0 |       0 |  437 |   130 |        0 | ClockManager_0/MMCM_0/TDC_SAMPLING_CLK |
| BUFG        | BUFHCE_X0Y21 |   no  |         0 |        0 |       0 |         0 |       0 |       0 | 4293 |  3800 |        0 | ClockManager_0/MMCM_0/SCALER_CLK       |
+-------------+--------------+-------+-----------+----------+---------+-----------+---------+---------+------+-------+----------+----------------------------------------+


12. Net wise resources used in clock region X1Y1
------------------------------------------------

+-------------+--------------+-------+-----------+----------+---------+-----------+---------+---------+------+-------+----------+----------------------------------------+
| Source Type | BUFHCE Site  | Fixed | MMCM Pins | PLL Pins | GT Pins | BRAM Pins | ILOGICs | OLOGICs |  FFs | LUTMs | DSP48E1s |             Clock Net Name             |
+-------------+--------------+-------+-----------+----------+---------+-----------+---------+---------+------+-------+----------+----------------------------------------+
| BUFG        | BUFHCE_X1Y13 |   no  |         0 |        0 |       0 |         6 |       0 |       0 |   27 |     0 |        0 | ClockManager_0/MMCM_0/SCK_DAC_OBUF     |
| BUFG        | BUFHCE_X1Y23 |   no  |         0 |        0 |       0 |         0 |       0 |       0 |   42 |     0 |        0 | ClockManager_0/MMCM_0/CLK_90           |
| BUFG        | BUFHCE_X1Y22 |   no  |         0 |        0 |       0 |         0 |       0 |       0 |   45 |     0 |        0 | ClockManager_0/MMCM_0/CLK_180          |
| BUFG        | BUFHCE_X1Y21 |   no  |         0 |        0 |       0 |         0 |       0 |       0 |   45 |     0 |        0 | ClockManager_0/MMCM_0/CLK_270          |
| BUFG        | BUFHCE_X1Y12 |   no  |         0 |        0 |       0 |         0 |       0 |       0 |  397 |   127 |        0 | ClockManager_0/MMCM_0/TDC_SAMPLING_CLK |
| BUFG        | BUFHCE_X1Y20 |   no  |         0 |        0 |       0 |         6 |       0 |       0 | 3701 |  3488 |        0 | ClockManager_0/MMCM_0/SCALER_CLK       |
+-------------+--------------+-------+-----------+----------+---------+-----------+---------+---------+------+-------+----------+----------------------------------------+


13. Net wise resources used in clock region X0Y2
------------------------------------------------

+-------------+--------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+----------------------------------------+
| Source Type | BUFHCE Site  | Fixed | MMCM Pins | PLL Pins | GT Pins | BRAM Pins | ILOGICs | OLOGICs | FFs | LUTMs | DSP48E1s |             Clock Net Name             |
+-------------+--------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+----------------------------------------+
| BUFG        | BUFHCE_X0Y31 |   no  |         0 |        0 |       0 |         0 |      26 |       0 |   3 |     0 |        0 | ClockManager_0/MMCM_0/I30              |
| BUFG        | BUFHCE_X0Y33 |   no  |         0 |        0 |       0 |         0 |       0 |       0 |  14 |     0 |        0 | ClockManager_0/MMCM_0/CLK_270          |
| BUFG        | BUFHCE_X0Y35 |   no  |         0 |        0 |       0 |         0 |       0 |       0 |  16 |     0 |        0 | ClockManager_0/MMCM_0/CLK_90           |
| BUFG        | BUFHCE_X0Y34 |   no  |         0 |        0 |       0 |         0 |       0 |       0 |  18 |     0 |        0 | ClockManager_0/MMCM_0/CLK_180          |
| BUFG        | BUFHCE_X0Y25 |   no  |         0 |        0 |       0 |         0 |       0 |       0 |  25 |     0 |        0 | ClockManager_0/AD9220_CLK              |
| BUFG        | BUFHCE_X0Y27 |   no  |         0 |        0 |       0 |         0 |       0 |       0 | 128 |     0 |        0 | ClockManager_0/MMCM_0/SCK_DAC_OBUF     |
| BUFG        | BUFHCE_X0Y24 |   no  |         0 |        0 |       0 |         0 |       0 |       0 | 135 |    55 |        0 | ClockManager_0/MMCM_0/TDC_SAMPLING_CLK |
| BUFG        | BUFHCE_X0Y32 |   no  |         0 |        0 |       0 |         0 |       0 |       0 | 205 |   136 |        0 | ClockManager_0/MMCM_0/SCALER_CLK       |
+-------------+--------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+----------------------------------------+


14. Net wise resources used in clock region X1Y2
------------------------------------------------

+-------------+--------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+----------------------------------------+
| Source Type | BUFHCE Site  | Fixed | MMCM Pins | PLL Pins | GT Pins | BRAM Pins | ILOGICs | OLOGICs | FFs | LUTMs | DSP48E1s |             Clock Net Name             |
+-------------+--------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+----------------------------------------+
| BUFG        | BUFHCE_X1Y31 |   no  |         0 |        0 |       0 |         0 |      26 |       0 |   0 |     0 |        0 | ClockManager_0/MMCM_0/I30              |
| BUFG        | BUFHCE_X1Y26 |   no  |         0 |        0 |       0 |         0 |       0 |       0 |   8 |     0 |        0 | ClockManager_0/MMCM_0/SCK_DAC_OBUF     |
| BUFG        | BUFHCE_X1Y33 |   no  |         0 |        0 |       0 |         0 |       0 |       0 |   9 |     0 |        0 | ClockManager_0/MMCM_0/CLK_270          |
| BUFG        | BUFHCE_X1Y34 |   no  |         0 |        0 |       0 |         0 |       0 |       0 |  11 |     0 |        0 | ClockManager_0/MMCM_0/CLK_180          |
| BUFG        | BUFHCE_X1Y35 |   no  |         0 |        0 |       0 |         0 |       0 |       0 |  11 |     0 |        0 | ClockManager_0/MMCM_0/CLK_90           |
| BUFG        | BUFHCE_X1Y24 |   no  |         0 |        0 |       0 |         0 |       0 |       0 |  96 |    31 |        0 | ClockManager_0/MMCM_0/TDC_SAMPLING_CLK |
| BUFG        | BUFHCE_X1Y32 |   no  |         0 |        0 |       0 |         0 |       0 |       0 | 567 |   584 |        0 | ClockManager_0/MMCM_0/SCALER_CLK       |
+-------------+--------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+----------------------------------------+


15. Net wise resources used in clock region X0Y3
------------------------------------------------

+-------------+--------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+------------------------------------+
| Source Type | BUFHCE Site  | Fixed | MMCM Pins | PLL Pins | GT Pins | BRAM Pins | ILOGICs | OLOGICs | FFs | LUTMs | DSP48E1s |           Clock Net Name           |
+-------------+--------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+------------------------------------+
| BUFG        | BUFHCE_X0Y36 |   no  |         1 |        0 |       0 |         0 |       0 |       0 |   0 |     0 |        0 | ClockManager_0/MMCM_0/CLKFBIN      |
| BUFG        | BUFHCE_X0Y45 |   no  |         0 |        0 |       0 |         0 |       0 |       0 |  14 |     0 |        0 | ClockManager_0/MMCM_0/I30          |
| BUFG        | BUFHCE_X0Y44 |   no  |         0 |        0 |       0 |         0 |       0 |       0 |  22 |     0 |        0 | ClockManager_0/MMCM_0/SCALER_CLK   |
| BUFG        | BUFHCE_X0Y46 |   no  |         0 |        0 |       0 |         0 |       0 |       0 |  27 |     0 |        0 | ClockManager_0/MMCM_0/SCK_DAC_OBUF |
+-------------+--------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+------------------------------------+



# Location of BUFG Primitives 
set_property LOC BUFGCTRL_X0Y4 [get_cells ClockManager_0/BUFG_AD9220_CLK]
set_property LOC BUFGCTRL_X0Y3 [get_cells ClockManager_0/BUFG_AD9220_CLK_OUT]
set_property LOC BUFGCTRL_X0Y22 [get_cells ClockManager_0/MMCM_0/BUFG_CLK_66M]
set_property LOC BUFGCTRL_X0Y31 [get_cells ClockManager_0/MMCM_0/BUFG_CLK_FB_0]
set_property LOC BUFGCTRL_X0Y28 [get_cells ClockManager_0/MMCM_0/BUFG_CLK_250M_180]
set_property LOC BUFGCTRL_X0Y27 [get_cells ClockManager_0/MMCM_0/BUFG_CLK_250M_270]
set_property LOC BUFGCTRL_X0Y29 [get_cells ClockManager_0/MMCM_0/BUFG_CLK_250M_90]
set_property LOC BUFGCTRL_X0Y25 [get_cells ClockManager_0/MMCM_0/BUFG_CLK_500M]
set_property LOC BUFGCTRL_X0Y23 [get_cells ClockManager_0/MMCM_0/BUFG_CLK_6M]
set_property LOC BUFGCTRL_X0Y26 [get_cells ClockManager_0/MMCM_0/BUFG_CLK_125M]
set_property LOC BUFGCTRL_X0Y24 [get_cells ClockManager_0/MMCM_0/BUFG_CLK_25M]
set_property LOC BUFGCTRL_X0Y30 [get_cells ClockManager_0/MMCM_0/BUFG_CLK_250M_0]

# Location of IO Clock Primitives

# Location of MMCM Clock Primitives
set_property LOC MMCME2_ADV_X0Y3 [get_cells ClockManager_0/MMCM_0/MMCM_0]
set_property LOC MMCME2_ADV_X0Y2 [get_cells ClockManager_0/MMCM_0/MMCM_1]

# Location of BUFH Clock Primitives

# Location of BUFR Clock Primitives

# Location of BUFMR Clock Primitives

# Location of PLL Clock Primitives

# Location of IO Primitives which is load of clock spine
set_property LOC IOB_X0Y101 [get_cells EASIROC1_ADC_CLK_HG_OBUF_inst]
set_property LOC IOB_X1Y119 [get_cells EASIROC2_ADC_CLK_HG_OBUF_inst]
set_property LOC IOB_X0Y128 [get_cells EASIROC1_ADC_CLK_LG_OBUF_inst]
set_property LOC IOB_X1Y103 [get_cells EASIROC2_ADC_CLK_LG_OBUF_inst]
set_property LOC IOB_X1Y96 [get_cells SCK_DAC_OBUF_inst]

# Location of clock ports
set_property LOC IOB_X0Y176 [get_ports EXTCLK50M]

# Clock net "ClockManager_0/AD9220_CLK" driven by instance "ClockManager_0/BUFG_AD9220_CLK" located at site "BUFGCTRL_X0Y4"
#startgroup
create_pblock {CLKAG_ClockManager_0/AD9220_CLK}
add_cells_to_pblock [get_pblocks  {CLKAG_ClockManager_0/AD9220_CLK}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="ClockManager_0/AD9220_CLK"}]]]
resize_pblock [get_pblocks {CLKAG_ClockManager_0/AD9220_CLK}] -add {CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2}
#endgroup

# Clock net "ClockManager_0/Clk3M" driven by instance "ClockManager_0/Clk3M_reg" located at site "SLICE_X37Y122"
#startgroup
create_pblock {CLKAG_ClockManager_0/Clk3M}
add_cells_to_pblock [get_pblocks  {CLKAG_ClockManager_0/Clk3M}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL && NAME!=ClockManager_0/BUFG_AD9220_CLK_OUT && NAME!=ClockManager_0/BUFG_AD9220_CLK} -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="ClockManager_0/Clk3M"}]]]
resize_pblock [get_pblocks {CLKAG_ClockManager_0/Clk3M}] -add {CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X0Y3:CLOCKREGION_X0Y3}
#endgroup

# Clock net "ClockManager_0/MMCM_0/CLK" driven by instance "ClockManager_0/MMCM_0/BUFG_CLK_66M" located at site "BUFGCTRL_X0Y22"
#startgroup
create_pblock {CLKAG_ClockManager_0/MMCM_0/CLK}
add_cells_to_pblock [get_pblocks  {CLKAG_ClockManager_0/MMCM_0/CLK}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="ClockManager_0/MMCM_0/CLK"}]]]
resize_pblock [get_pblocks {CLKAG_ClockManager_0/MMCM_0/CLK}] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1}
#endgroup

# Clock net "ClockManager_0/MMCM_0/CLK_180" driven by instance "ClockManager_0/MMCM_0/BUFG_CLK_250M_180" located at site "BUFGCTRL_X0Y28"
#startgroup
create_pblock {CLKAG_ClockManager_0/MMCM_0/CLK_180}
add_cells_to_pblock [get_pblocks  {CLKAG_ClockManager_0/MMCM_0/CLK_180}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="ClockManager_0/MMCM_0/CLK_180"}]]]
resize_pblock [get_pblocks {CLKAG_ClockManager_0/MMCM_0/CLK_180}] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup

# Clock net "ClockManager_0/MMCM_0/CLK_270" driven by instance "ClockManager_0/MMCM_0/BUFG_CLK_250M_270" located at site "BUFGCTRL_X0Y27"
#startgroup
create_pblock {CLKAG_ClockManager_0/MMCM_0/CLK_270}
add_cells_to_pblock [get_pblocks  {CLKAG_ClockManager_0/MMCM_0/CLK_270}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="ClockManager_0/MMCM_0/CLK_270"}]]]
resize_pblock [get_pblocks {CLKAG_ClockManager_0/MMCM_0/CLK_270}] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup

# Clock net "ClockManager_0/MMCM_0/CLK_90" driven by instance "ClockManager_0/MMCM_0/BUFG_CLK_250M_90" located at site "BUFGCTRL_X0Y29"
#startgroup
create_pblock {CLKAG_ClockManager_0/MMCM_0/CLK_90}
add_cells_to_pblock [get_pblocks  {CLKAG_ClockManager_0/MMCM_0/CLK_90}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="ClockManager_0/MMCM_0/CLK_90"}]]]
resize_pblock [get_pblocks {CLKAG_ClockManager_0/MMCM_0/CLK_90}] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup

# Clock net "ClockManager_0/MMCM_0/FAST_CLK" driven by instance "ClockManager_0/MMCM_0/BUFG_CLK_500M" located at site "BUFGCTRL_X0Y25"
#startgroup
create_pblock {CLKAG_ClockManager_0/MMCM_0/FAST_CLK}
add_cells_to_pblock [get_pblocks  {CLKAG_ClockManager_0/MMCM_0/FAST_CLK}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="ClockManager_0/MMCM_0/FAST_CLK"}]]]
resize_pblock [get_pblocks {CLKAG_ClockManager_0/MMCM_0/FAST_CLK}] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1}
#endgroup

# Clock net "ClockManager_0/MMCM_0/I30" driven by instance "ClockManager_0/MMCM_0/BUFG_CLK_6M" located at site "BUFGCTRL_X0Y23"
#startgroup
create_pblock {CLKAG_ClockManager_0/MMCM_0/I30}
add_cells_to_pblock [get_pblocks  {CLKAG_ClockManager_0/MMCM_0/I30}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="ClockManager_0/MMCM_0/I30"}]]]
resize_pblock [get_pblocks {CLKAG_ClockManager_0/MMCM_0/I30}] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X0Y3:CLOCKREGION_X0Y3 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup

# Clock net "ClockManager_0/MMCM_0/MMCM_0_n_11" driven by instance "ClockManager_0/MMCM_0/MMCM_0" located at site "MMCME2_ADV_X0Y3"
#startgroup
create_pblock {CLKAG_ClockManager_0/MMCM_0/MMCM_0_n_11}
add_cells_to_pblock [get_pblocks  {CLKAG_ClockManager_0/MMCM_0/MMCM_0_n_11}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL && NAME!=ClockManager_0/MMCM_0/BUFG_CLK_125M} -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="ClockManager_0/MMCM_0/MMCM_0_n_11"}]]]
resize_pblock [get_pblocks {CLKAG_ClockManager_0/MMCM_0/MMCM_0_n_11}] -add {CLOCKREGION_X0Y3:CLOCKREGION_X0Y3}
#endgroup

# Clock net "ClockManager_0/MMCM_0/MMCM_0_n_11" driven by instance "ClockManager_0/MMCM_0/MMCM_0" located at site "MMCME2_ADV_X0Y3"
#startgroup
create_pblock {CLKAG_ClockManager_0/MMCM_0/MMCM_0_n_11}
add_cells_to_pblock [get_pblocks  {CLKAG_ClockManager_0/MMCM_0/MMCM_0_n_11}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL && NAME!=ClockManager_0/MMCM_0/BUFG_CLK_125M} -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="ClockManager_0/MMCM_0/MMCM_0_n_11"}]]]
resize_pblock [get_pblocks {CLKAG_ClockManager_0/MMCM_0/MMCM_0_n_11}] -add {CLOCKREGION_X0Y3:CLOCKREGION_X0Y3}
#endgroup

# Clock net "ClockManager_0/MMCM_0/MMCM_0_n_12" driven by instance "ClockManager_0/MMCM_0/MMCM_0" located at site "MMCME2_ADV_X0Y3"
#startgroup
create_pblock {CLKAG_ClockManager_0/MMCM_0/MMCM_0_n_12}
add_cells_to_pblock [get_pblocks  {CLKAG_ClockManager_0/MMCM_0/MMCM_0_n_12}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL && NAME!=ClockManager_0/MMCM_0/BUFG_CLK_500M} -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="ClockManager_0/MMCM_0/MMCM_0_n_12"}]]]
resize_pblock [get_pblocks {CLKAG_ClockManager_0/MMCM_0/MMCM_0_n_12}] -add {CLOCKREGION_X0Y3:CLOCKREGION_X0Y3}
#endgroup

# Clock net "ClockManager_0/MMCM_0/MMCM_0_n_12" driven by instance "ClockManager_0/MMCM_0/MMCM_0" located at site "MMCME2_ADV_X0Y3"
#startgroup
create_pblock {CLKAG_ClockManager_0/MMCM_0/MMCM_0_n_12}
add_cells_to_pblock [get_pblocks  {CLKAG_ClockManager_0/MMCM_0/MMCM_0_n_12}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL && NAME!=ClockManager_0/MMCM_0/BUFG_CLK_500M} -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="ClockManager_0/MMCM_0/MMCM_0_n_12"}]]]
resize_pblock [get_pblocks {CLKAG_ClockManager_0/MMCM_0/MMCM_0_n_12}] -add {CLOCKREGION_X0Y3:CLOCKREGION_X0Y3}
#endgroup

# Clock net "ClockManager_0/MMCM_0/MMCM_1_n_2" driven by instance "ClockManager_0/MMCM_0/MMCM_1" located at site "MMCME2_ADV_X0Y2"
#startgroup
create_pblock {CLKAG_ClockManager_0/MMCM_0/MMCM_1_n_2}
add_cells_to_pblock [get_pblocks  {CLKAG_ClockManager_0/MMCM_0/MMCM_1_n_2}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL && NAME!=ClockManager_0/MMCM_0/BUFG_CLK_25M} -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="ClockManager_0/MMCM_0/MMCM_1_n_2"}]]]
resize_pblock [get_pblocks {CLKAG_ClockManager_0/MMCM_0/MMCM_1_n_2}] -add {CLOCKREGION_X0Y2:CLOCKREGION_X0Y2}
#endgroup

# Clock net "ClockManager_0/MMCM_0/MMCM_1_n_2" driven by instance "ClockManager_0/MMCM_0/MMCM_1" located at site "MMCME2_ADV_X0Y2"
#startgroup
create_pblock {CLKAG_ClockManager_0/MMCM_0/MMCM_1_n_2}
add_cells_to_pblock [get_pblocks  {CLKAG_ClockManager_0/MMCM_0/MMCM_1_n_2}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL && NAME!=ClockManager_0/MMCM_0/BUFG_CLK_25M} -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="ClockManager_0/MMCM_0/MMCM_1_n_2"}]]]
resize_pblock [get_pblocks {CLKAG_ClockManager_0/MMCM_0/MMCM_1_n_2}] -add {CLOCKREGION_X0Y2:CLOCKREGION_X0Y2}
#endgroup

# Clock net "ClockManager_0/MMCM_0/SCALER_CLK" driven by instance "ClockManager_0/MMCM_0/BUFG_CLK_125M" located at site "BUFGCTRL_X0Y26"
#startgroup
create_pblock {CLKAG_ClockManager_0/MMCM_0/SCALER_CLK}
add_cells_to_pblock [get_pblocks  {CLKAG_ClockManager_0/MMCM_0/SCALER_CLK}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="ClockManager_0/MMCM_0/SCALER_CLK"}]]]
resize_pblock [get_pblocks {CLKAG_ClockManager_0/MMCM_0/SCALER_CLK}] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X0Y3:CLOCKREGION_X0Y3 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup

# Clock net "ClockManager_0/MMCM_0/SCK_DAC_OBUF" driven by instance "ClockManager_0/MMCM_0/BUFG_CLK_25M" located at site "BUFGCTRL_X0Y24"
#startgroup
create_pblock {CLKAG_ClockManager_0/MMCM_0/SCK_DAC_OBUF}
add_cells_to_pblock [get_pblocks  {CLKAG_ClockManager_0/MMCM_0/SCK_DAC_OBUF}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL && NAME!=SCK_DAC_OBUF_inst} -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="ClockManager_0/MMCM_0/SCK_DAC_OBUF"}]]]
resize_pblock [get_pblocks {CLKAG_ClockManager_0/MMCM_0/SCK_DAC_OBUF}] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X0Y3:CLOCKREGION_X0Y3 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup

# Clock net "ClockManager_0/MMCM_0/TDC_SAMPLING_CLK" driven by instance "ClockManager_0/MMCM_0/BUFG_CLK_250M_0" located at site "BUFGCTRL_X0Y30"
#startgroup
create_pblock {CLKAG_ClockManager_0/MMCM_0/TDC_SAMPLING_CLK}
add_cells_to_pblock [get_pblocks  {CLKAG_ClockManager_0/MMCM_0/TDC_SAMPLING_CLK}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="ClockManager_0/MMCM_0/TDC_SAMPLING_CLK"}]]]
resize_pblock [get_pblocks {CLKAG_ClockManager_0/MMCM_0/TDC_SAMPLING_CLK}] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup

# Clock net "ETH_RX_CLK_IBUF" driven by instance "ETH_RX_CLK_IBUF_inst" located at site "IOB_X1Y74"
#startgroup
create_pblock {CLKAG_ETH_RX_CLK_IBUF}
add_cells_to_pblock [get_pblocks  {CLKAG_ETH_RX_CLK_IBUF}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="ETH_RX_CLK_IBUF"}]]]
resize_pblock [get_pblocks {CLKAG_ETH_RX_CLK_IBUF}] -add {CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "ETH_TX_CLK_IBUF" driven by instance "ETH_TX_CLK_IBUF_inst" located at site "IOB_X1Y76"
#startgroup
create_pblock {CLKAG_ETH_TX_CLK_IBUF}
add_cells_to_pblock [get_pblocks  {CLKAG_ETH_TX_CLK_IBUF}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="ETH_TX_CLK_IBUF"}]]]
resize_pblock [get_pblocks {CLKAG_ETH_TX_CLK_IBUF}] -add {CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "TriggerManager_0/GlobalSelectableTrigger_reg_i_2_n_0" driven by instance "TriggerManager_0/GlobalSelectableTrigger_reg_i_2" located at site "SLICE_X43Y16"
#startgroup
create_pblock {CLKAG_TriggerManager_0/GlobalSelectableTrigger_reg_i_2_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_TriggerManager_0/GlobalSelectableTrigger_reg_i_2_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="TriggerManager_0/GlobalSelectableTrigger_reg_i_2_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_TriggerManager_0/GlobalSelectableTrigger_reg_i_2_n_0}] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0}
#endgroup

# Clock net "TriggerManager_0/L1_Delayer/state[0]" driven by instance "TriggerManager_0/L1_Delayer/state_reg[0]" located at site "SLICE_X42Y38"
#startgroup
create_pblock {CLKAG_TriggerManager_0/L1_Delayer/state[0]}
add_cells_to_pblock [get_pblocks  {CLKAG_TriggerManager_0/L1_Delayer/state[0]}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="TriggerManager_0/L1_Delayer/state[0]"}]]]
resize_pblock [get_pblocks {CLKAG_TriggerManager_0/L1_Delayer/state[0]}] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0}
#endgroup

# Clock net "TriggerManager_0/L1_Delayer/state[1]" driven by instance "TriggerManager_0/L1_Delayer/state_reg[1]" located at site "SLICE_X42Y38"
#startgroup
create_pblock {CLKAG_TriggerManager_0/L1_Delayer/state[1]}
add_cells_to_pblock [get_pblocks  {CLKAG_TriggerManager_0/L1_Delayer/state[1]}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="TriggerManager_0/L1_Delayer/state[1]"}]]]
resize_pblock [get_pblocks {CLKAG_TriggerManager_0/L1_Delayer/state[1]}] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0}
#endgroup

# Clock net "TriggerManager_0/L1_Delayer/trigger_s_reg_i_2__0_n_0" driven by instance "TriggerManager_0/L1_Delayer/trigger_s_reg_i_2__0" located at site "SLICE_X42Y38"
#startgroup
create_pblock {CLKAG_TriggerManager_0/L1_Delayer/trigger_s_reg_i_2__0_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_TriggerManager_0/L1_Delayer/trigger_s_reg_i_2__0_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="TriggerManager_0/L1_Delayer/trigger_s_reg_i_2__0_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_TriggerManager_0/L1_Delayer/trigger_s_reg_i_2__0_n_0}] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0}
#endgroup

# Clock net "TriggerManager_0/L2_Delayer/state[0]" driven by instance "TriggerManager_0/L2_Delayer/state_reg[0]" located at site "SLICE_X48Y45"
#startgroup
create_pblock {CLKAG_TriggerManager_0/L2_Delayer/state[0]}
add_cells_to_pblock [get_pblocks  {CLKAG_TriggerManager_0/L2_Delayer/state[0]}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="TriggerManager_0/L2_Delayer/state[0]"}]]]
resize_pblock [get_pblocks {CLKAG_TriggerManager_0/L2_Delayer/state[0]}] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0}
#endgroup

# Clock net "TriggerManager_0/L2_Delayer/state[1]" driven by instance "TriggerManager_0/L2_Delayer/state_reg[1]" located at site "SLICE_X48Y45"
#startgroup
create_pblock {CLKAG_TriggerManager_0/L2_Delayer/state[1]}
add_cells_to_pblock [get_pblocks  {CLKAG_TriggerManager_0/L2_Delayer/state[1]}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="TriggerManager_0/L2_Delayer/state[1]"}]]]
resize_pblock [get_pblocks {CLKAG_TriggerManager_0/L2_Delayer/state[1]}] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0}
#endgroup

# Clock net "TriggerManager_0/L2_Delayer/trigger_s_reg_i_2__1_n_0" driven by instance "TriggerManager_0/L2_Delayer/trigger_s_reg_i_2__1" located at site "SLICE_X48Y45"
#startgroup
create_pblock {CLKAG_TriggerManager_0/L2_Delayer/trigger_s_reg_i_2__1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_TriggerManager_0/L2_Delayer/trigger_s_reg_i_2__1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="TriggerManager_0/L2_Delayer/trigger_s_reg_i_2__1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_TriggerManager_0/L2_Delayer/trigger_s_reg_i_2__1_n_0}] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0}
#endgroup

# Clock net "TriggerManager_0/Trig_Delayer/state[0]" driven by instance "TriggerManager_0/Trig_Delayer/state_reg[0]" located at site "SLICE_X53Y40"
#startgroup
create_pblock {CLKAG_TriggerManager_0/Trig_Delayer/state[0]}
add_cells_to_pblock [get_pblocks  {CLKAG_TriggerManager_0/Trig_Delayer/state[0]}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="TriggerManager_0/Trig_Delayer/state[0]"}]]]
resize_pblock [get_pblocks {CLKAG_TriggerManager_0/Trig_Delayer/state[0]}] -add {CLOCKREGION_X1Y0:CLOCKREGION_X1Y0}
#endgroup

# Clock net "TriggerManager_0/Trig_Delayer/state[1]" driven by instance "TriggerManager_0/Trig_Delayer/state_reg[1]" located at site "SLICE_X53Y40"
#startgroup
create_pblock {CLKAG_TriggerManager_0/Trig_Delayer/state[1]}
add_cells_to_pblock [get_pblocks  {CLKAG_TriggerManager_0/Trig_Delayer/state[1]}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="TriggerManager_0/Trig_Delayer/state[1]"}]]]
resize_pblock [get_pblocks {CLKAG_TriggerManager_0/Trig_Delayer/state[1]}] -add {CLOCKREGION_X1Y0:CLOCKREGION_X1Y0}
#endgroup

# Clock net "TriggerManager_0/Trig_Delayer/trigger_s_reg_i_2_n_0" driven by instance "TriggerManager_0/Trig_Delayer/trigger_s_reg_i_2" located at site "SLICE_X53Y40"
#startgroup
create_pblock {CLKAG_TriggerManager_0/Trig_Delayer/trigger_s_reg_i_2_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_TriggerManager_0/Trig_Delayer/trigger_s_reg_i_2_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="TriggerManager_0/Trig_Delayer/trigger_s_reg_i_2_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_TriggerManager_0/Trig_Delayer/trigger_s_reg_i_2_n_0}] -add {CLOCKREGION_X1Y0:CLOCKREGION_X1Y0}
#endgroup

# Clock net "TriggerWidth_0/WidthAdjuster_GENERATE[0].Width_Adjuster_0/Delayer_0/D[0]" driven by instance "TriggerWidth_0/WidthAdjuster_GENERATE[0].Width_Adjuster_0/Delayer_0/delay_reg[0]_i_1" located at site "SLICE_X32Y8"
#startgroup
create_pblock {CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[0].Width_Adjuster_0/Delayer_0/D[0]}
add_cells_to_pblock [get_pblocks  {CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[0].Width_Adjuster_0/Delayer_0/D[0]}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="TriggerWidth_0/WidthAdjuster_GENERATE[0].Width_Adjuster_0/Delayer_0/D[0]"}]]]
resize_pblock [get_pblocks {CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[0].Width_Adjuster_0/Delayer_0/D[0]}] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0}
#endgroup

# Clock net "TriggerWidth_0/WidthAdjuster_GENERATE[0].Width_Adjuster_1/Delayer_0/D[0]" driven by instance "TriggerWidth_0/WidthAdjuster_GENERATE[0].Width_Adjuster_1/Delayer_0/delay_reg[0]_i_1__0" located at site "SLICE_X38Y9"
#startgroup
create_pblock {CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[0].Width_Adjuster_1/Delayer_0/D[0]}
add_cells_to_pblock [get_pblocks  {CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[0].Width_Adjuster_1/Delayer_0/D[0]}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="TriggerWidth_0/WidthAdjuster_GENERATE[0].Width_Adjuster_1/Delayer_0/D[0]"}]]]
resize_pblock [get_pblocks {CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[0].Width_Adjuster_1/Delayer_0/D[0]}] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0}
#endgroup

# Clock net "TriggerWidth_0/WidthAdjuster_GENERATE[10].Width_Adjuster_0/Delayer_0/D[0]" driven by instance "TriggerWidth_0/WidthAdjuster_GENERATE[10].Width_Adjuster_0/Delayer_0/delay_reg[0]_i_1__19" located at site "SLICE_X18Y16"
#startgroup
create_pblock {CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[10].Width_Adjuster_0/Delayer_0/D[0]}
add_cells_to_pblock [get_pblocks  {CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[10].Width_Adjuster_0/Delayer_0/D[0]}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="TriggerWidth_0/WidthAdjuster_GENERATE[10].Width_Adjuster_0/Delayer_0/D[0]"}]]]
resize_pblock [get_pblocks {CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[10].Width_Adjuster_0/Delayer_0/D[0]}] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0}
#endgroup

# Clock net "TriggerWidth_0/WidthAdjuster_GENERATE[10].Width_Adjuster_1/Delayer_0/D[0]" driven by instance "TriggerWidth_0/WidthAdjuster_GENERATE[10].Width_Adjuster_1/Delayer_0/delay_reg[0]_i_1__20" located at site "SLICE_X18Y14"
#startgroup
create_pblock {CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[10].Width_Adjuster_1/Delayer_0/D[0]}
add_cells_to_pblock [get_pblocks  {CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[10].Width_Adjuster_1/Delayer_0/D[0]}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="TriggerWidth_0/WidthAdjuster_GENERATE[10].Width_Adjuster_1/Delayer_0/D[0]"}]]]
resize_pblock [get_pblocks {CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[10].Width_Adjuster_1/Delayer_0/D[0]}] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0}
#endgroup

# Clock net "TriggerWidth_0/WidthAdjuster_GENERATE[11].Width_Adjuster_0/Delayer_0/D[0]" driven by instance "TriggerWidth_0/WidthAdjuster_GENERATE[11].Width_Adjuster_0/Delayer_0/delay_reg[0]_i_1__21" located at site "SLICE_X18Y14"
#startgroup
create_pblock {CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[11].Width_Adjuster_0/Delayer_0/D[0]}
add_cells_to_pblock [get_pblocks  {CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[11].Width_Adjuster_0/Delayer_0/D[0]}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="TriggerWidth_0/WidthAdjuster_GENERATE[11].Width_Adjuster_0/Delayer_0/D[0]"}]]]
resize_pblock [get_pblocks {CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[11].Width_Adjuster_0/Delayer_0/D[0]}] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0}
#endgroup

# Clock net "TriggerWidth_0/WidthAdjuster_GENERATE[11].Width_Adjuster_1/Delayer_0/D[0]" driven by instance "TriggerWidth_0/WidthAdjuster_GENERATE[11].Width_Adjuster_1/Delayer_0/delay_reg[0]_i_1__22" located at site "SLICE_X10Y15"
#startgroup
create_pblock {CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[11].Width_Adjuster_1/Delayer_0/D[0]}
add_cells_to_pblock [get_pblocks  {CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[11].Width_Adjuster_1/Delayer_0/D[0]}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="TriggerWidth_0/WidthAdjuster_GENERATE[11].Width_Adjuster_1/Delayer_0/D[0]"}]]]
resize_pblock [get_pblocks {CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[11].Width_Adjuster_1/Delayer_0/D[0]}] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0}
#endgroup

# Clock net "TriggerWidth_0/WidthAdjuster_GENERATE[12].Width_Adjuster_0/Delayer_0/D[0]" driven by instance "TriggerWidth_0/WidthAdjuster_GENERATE[12].Width_Adjuster_0/Delayer_0/delay_reg[0]_i_1__23" located at site "SLICE_X14Y24"
#startgroup
create_pblock {CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[12].Width_Adjuster_0/Delayer_0/D[0]}
add_cells_to_pblock [get_pblocks  {CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[12].Width_Adjuster_0/Delayer_0/D[0]}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="TriggerWidth_0/WidthAdjuster_GENERATE[12].Width_Adjuster_0/Delayer_0/D[0]"}]]]
resize_pblock [get_pblocks {CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[12].Width_Adjuster_0/Delayer_0/D[0]}] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0}
#endgroup

# Clock net "TriggerWidth_0/WidthAdjuster_GENERATE[12].Width_Adjuster_1/Delayer_0/D[0]" driven by instance "TriggerWidth_0/WidthAdjuster_GENERATE[12].Width_Adjuster_1/Delayer_0/delay_reg[0]_i_1__24" located at site "SLICE_X15Y26"
#startgroup
create_pblock {CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[12].Width_Adjuster_1/Delayer_0/D[0]}
add_cells_to_pblock [get_pblocks  {CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[12].Width_Adjuster_1/Delayer_0/D[0]}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="TriggerWidth_0/WidthAdjuster_GENERATE[12].Width_Adjuster_1/Delayer_0/D[0]"}]]]
resize_pblock [get_pblocks {CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[12].Width_Adjuster_1/Delayer_0/D[0]}] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0}
#endgroup

# Clock net "TriggerWidth_0/WidthAdjuster_GENERATE[13].Width_Adjuster_0/Delayer_0/D[0]" driven by instance "TriggerWidth_0/WidthAdjuster_GENERATE[13].Width_Adjuster_0/Delayer_0/delay_reg[0]_i_1__25" located at site "SLICE_X15Y26"
#startgroup
create_pblock {CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[13].Width_Adjuster_0/Delayer_0/D[0]}
add_cells_to_pblock [get_pblocks  {CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[13].Width_Adjuster_0/Delayer_0/D[0]}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="TriggerWidth_0/WidthAdjuster_GENERATE[13].Width_Adjuster_0/Delayer_0/D[0]"}]]]
resize_pblock [get_pblocks {CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[13].Width_Adjuster_0/Delayer_0/D[0]}] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0}
#endgroup

# Clock net "TriggerWidth_0/WidthAdjuster_GENERATE[13].Width_Adjuster_1/Delayer_0/D[0]" driven by instance "TriggerWidth_0/WidthAdjuster_GENERATE[13].Width_Adjuster_1/Delayer_0/delay_reg[0]_i_1__26" located at site "SLICE_X20Y20"
#startgroup
create_pblock {CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[13].Width_Adjuster_1/Delayer_0/D[0]}
add_cells_to_pblock [get_pblocks  {CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[13].Width_Adjuster_1/Delayer_0/D[0]}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="TriggerWidth_0/WidthAdjuster_GENERATE[13].Width_Adjuster_1/Delayer_0/D[0]"}]]]
resize_pblock [get_pblocks {CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[13].Width_Adjuster_1/Delayer_0/D[0]}] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0}
#endgroup

# Clock net "TriggerWidth_0/WidthAdjuster_GENERATE[14].Width_Adjuster_0/Delayer_0/D[0]" driven by instance "TriggerWidth_0/WidthAdjuster_GENERATE[14].Width_Adjuster_0/Delayer_0/delay_reg[0]_i_1__27" located at site "SLICE_X15Y28"
#startgroup
create_pblock {CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[14].Width_Adjuster_0/Delayer_0/D[0]}
add_cells_to_pblock [get_pblocks  {CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[14].Width_Adjuster_0/Delayer_0/D[0]}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="TriggerWidth_0/WidthAdjuster_GENERATE[14].Width_Adjuster_0/Delayer_0/D[0]"}]]]
resize_pblock [get_pblocks {CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[14].Width_Adjuster_0/Delayer_0/D[0]}] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0}
#endgroup

# Clock net "TriggerWidth_0/WidthAdjuster_GENERATE[14].Width_Adjuster_1/Delayer_0/D[0]" driven by instance "TriggerWidth_0/WidthAdjuster_GENERATE[14].Width_Adjuster_1/Delayer_0/delay_reg[0]_i_1__28" located at site "SLICE_X26Y20"
#startgroup
create_pblock {CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[14].Width_Adjuster_1/Delayer_0/D[0]}
add_cells_to_pblock [get_pblocks  {CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[14].Width_Adjuster_1/Delayer_0/D[0]}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="TriggerWidth_0/WidthAdjuster_GENERATE[14].Width_Adjuster_1/Delayer_0/D[0]"}]]]
resize_pblock [get_pblocks {CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[14].Width_Adjuster_1/Delayer_0/D[0]}] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0}
#endgroup

# Clock net "TriggerWidth_0/WidthAdjuster_GENERATE[15].Width_Adjuster_0/Delayer_0/D[0]" driven by instance "TriggerWidth_0/WidthAdjuster_GENERATE[15].Width_Adjuster_0/Delayer_0/delay_reg[0]_i_1__29" located at site "SLICE_X20Y17"
#startgroup
create_pblock {CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[15].Width_Adjuster_0/Delayer_0/D[0]}
add_cells_to_pblock [get_pblocks  {CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[15].Width_Adjuster_0/Delayer_0/D[0]}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="TriggerWidth_0/WidthAdjuster_GENERATE[15].Width_Adjuster_0/Delayer_0/D[0]"}]]]
resize_pblock [get_pblocks {CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[15].Width_Adjuster_0/Delayer_0/D[0]}] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0}
#endgroup

# Clock net "TriggerWidth_0/WidthAdjuster_GENERATE[15].Width_Adjuster_1/Delayer_0/D[0]" driven by instance "TriggerWidth_0/WidthAdjuster_GENERATE[15].Width_Adjuster_1/Delayer_0/delay_reg[0]_i_1__30" located at site "SLICE_X18Y16"
#startgroup
create_pblock {CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[15].Width_Adjuster_1/Delayer_0/D[0]}
add_cells_to_pblock [get_pblocks  {CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[15].Width_Adjuster_1/Delayer_0/D[0]}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="TriggerWidth_0/WidthAdjuster_GENERATE[15].Width_Adjuster_1/Delayer_0/D[0]"}]]]
resize_pblock [get_pblocks {CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[15].Width_Adjuster_1/Delayer_0/D[0]}] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0}
#endgroup

# Clock net "TriggerWidth_0/WidthAdjuster_GENERATE[16].Width_Adjuster_0/Delayer_0/D[0]" driven by instance "TriggerWidth_0/WidthAdjuster_GENERATE[16].Width_Adjuster_0/Delayer_0/delay_reg[0]_i_1__31" located at site "SLICE_X34Y14"
#startgroup
create_pblock {CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[16].Width_Adjuster_0/Delayer_0/D[0]}
add_cells_to_pblock [get_pblocks  {CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[16].Width_Adjuster_0/Delayer_0/D[0]}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="TriggerWidth_0/WidthAdjuster_GENERATE[16].Width_Adjuster_0/Delayer_0/D[0]"}]]]
resize_pblock [get_pblocks {CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[16].Width_Adjuster_0/Delayer_0/D[0]}] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0}
#endgroup

# Clock net "TriggerWidth_0/WidthAdjuster_GENERATE[16].Width_Adjuster_1/Delayer_0/D[0]" driven by instance "TriggerWidth_0/WidthAdjuster_GENERATE[16].Width_Adjuster_1/Delayer_0/delay_reg[0]_i_1__32" located at site "SLICE_X18Y14"
#startgroup
create_pblock {CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[16].Width_Adjuster_1/Delayer_0/D[0]}
add_cells_to_pblock [get_pblocks  {CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[16].Width_Adjuster_1/Delayer_0/D[0]}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="TriggerWidth_0/WidthAdjuster_GENERATE[16].Width_Adjuster_1/Delayer_0/D[0]"}]]]
resize_pblock [get_pblocks {CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[16].Width_Adjuster_1/Delayer_0/D[0]}] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0}
#endgroup

# Clock net "TriggerWidth_0/WidthAdjuster_GENERATE[17].Width_Adjuster_0/Delayer_0/D[0]" driven by instance "TriggerWidth_0/WidthAdjuster_GENERATE[17].Width_Adjuster_0/Delayer_0/delay_reg[0]_i_1__33" located at site "SLICE_X31Y28"
#startgroup
create_pblock {CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[17].Width_Adjuster_0/Delayer_0/D[0]}
add_cells_to_pblock [get_pblocks  {CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[17].Width_Adjuster_0/Delayer_0/D[0]}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="TriggerWidth_0/WidthAdjuster_GENERATE[17].Width_Adjuster_0/Delayer_0/D[0]"}]]]
resize_pblock [get_pblocks {CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[17].Width_Adjuster_0/Delayer_0/D[0]}] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0}
#endgroup

# Clock net "TriggerWidth_0/WidthAdjuster_GENERATE[17].Width_Adjuster_1/Delayer_0/D[0]" driven by instance "TriggerWidth_0/WidthAdjuster_GENERATE[17].Width_Adjuster_1/Delayer_0/delay_reg[0]_i_1__34" located at site "SLICE_X35Y27"
#startgroup
create_pblock {CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[17].Width_Adjuster_1/Delayer_0/D[0]}
add_cells_to_pblock [get_pblocks  {CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[17].Width_Adjuster_1/Delayer_0/D[0]}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="TriggerWidth_0/WidthAdjuster_GENERATE[17].Width_Adjuster_1/Delayer_0/D[0]"}]]]
resize_pblock [get_pblocks {CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[17].Width_Adjuster_1/Delayer_0/D[0]}] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0}
#endgroup

# Clock net "TriggerWidth_0/WidthAdjuster_GENERATE[18].Width_Adjuster_0/Delayer_0/D[0]" driven by instance "TriggerWidth_0/WidthAdjuster_GENERATE[18].Width_Adjuster_0/Delayer_0/delay_reg[0]_i_1__35" located at site "SLICE_X31Y28"
#startgroup
create_pblock {CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[18].Width_Adjuster_0/Delayer_0/D[0]}
add_cells_to_pblock [get_pblocks  {CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[18].Width_Adjuster_0/Delayer_0/D[0]}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="TriggerWidth_0/WidthAdjuster_GENERATE[18].Width_Adjuster_0/Delayer_0/D[0]"}]]]
resize_pblock [get_pblocks {CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[18].Width_Adjuster_0/Delayer_0/D[0]}] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0}
#endgroup

# Clock net "TriggerWidth_0/WidthAdjuster_GENERATE[18].Width_Adjuster_1/Delayer_0/D[0]" driven by instance "TriggerWidth_0/WidthAdjuster_GENERATE[18].Width_Adjuster_1/Delayer_0/delay_reg[0]_i_1__36" located at site "SLICE_X34Y22"
#startgroup
create_pblock {CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[18].Width_Adjuster_1/Delayer_0/D[0]}
add_cells_to_pblock [get_pblocks  {CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[18].Width_Adjuster_1/Delayer_0/D[0]}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="TriggerWidth_0/WidthAdjuster_GENERATE[18].Width_Adjuster_1/Delayer_0/D[0]"}]]]
resize_pblock [get_pblocks {CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[18].Width_Adjuster_1/Delayer_0/D[0]}] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0}
#endgroup

# Clock net "TriggerWidth_0/WidthAdjuster_GENERATE[19].Width_Adjuster_0/Delayer_0/D[0]" driven by instance "TriggerWidth_0/WidthAdjuster_GENERATE[19].Width_Adjuster_0/Delayer_0/delay_reg[0]_i_1__37" located at site "SLICE_X26Y24"
#startgroup
create_pblock {CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[19].Width_Adjuster_0/Delayer_0/D[0]}
add_cells_to_pblock [get_pblocks  {CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[19].Width_Adjuster_0/Delayer_0/D[0]}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="TriggerWidth_0/WidthAdjuster_GENERATE[19].Width_Adjuster_0/Delayer_0/D[0]"}]]]
resize_pblock [get_pblocks {CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[19].Width_Adjuster_0/Delayer_0/D[0]}] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0}
#endgroup

# Clock net "TriggerWidth_0/WidthAdjuster_GENERATE[19].Width_Adjuster_1/Delayer_0/D[0]" driven by instance "TriggerWidth_0/WidthAdjuster_GENERATE[19].Width_Adjuster_1/Delayer_0/delay_reg[0]_i_1__38" located at site "SLICE_X18Y28"
#startgroup
create_pblock {CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[19].Width_Adjuster_1/Delayer_0/D[0]}
add_cells_to_pblock [get_pblocks  {CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[19].Width_Adjuster_1/Delayer_0/D[0]}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="TriggerWidth_0/WidthAdjuster_GENERATE[19].Width_Adjuster_1/Delayer_0/D[0]"}]]]
resize_pblock [get_pblocks {CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[19].Width_Adjuster_1/Delayer_0/D[0]}] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0}
#endgroup

# Clock net "TriggerWidth_0/WidthAdjuster_GENERATE[1].Width_Adjuster_0/Delayer_0/D[0]" driven by instance "TriggerWidth_0/WidthAdjuster_GENERATE[1].Width_Adjuster_0/Delayer_0/delay_reg[0]_i_1__1" located at site "SLICE_X38Y11"
#startgroup
create_pblock {CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[1].Width_Adjuster_0/Delayer_0/D[0]}
add_cells_to_pblock [get_pblocks  {CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[1].Width_Adjuster_0/Delayer_0/D[0]}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="TriggerWidth_0/WidthAdjuster_GENERATE[1].Width_Adjuster_0/Delayer_0/D[0]"}]]]
resize_pblock [get_pblocks {CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[1].Width_Adjuster_0/Delayer_0/D[0]}] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0}
#endgroup

# Clock net "TriggerWidth_0/WidthAdjuster_GENERATE[1].Width_Adjuster_1/Delayer_0/D[0]" driven by instance "TriggerWidth_0/WidthAdjuster_GENERATE[1].Width_Adjuster_1/Delayer_0/delay_reg[0]_i_1__2" located at site "SLICE_X37Y9"
#startgroup
create_pblock {CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[1].Width_Adjuster_1/Delayer_0/D[0]}
add_cells_to_pblock [get_pblocks  {CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[1].Width_Adjuster_1/Delayer_0/D[0]}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="TriggerWidth_0/WidthAdjuster_GENERATE[1].Width_Adjuster_1/Delayer_0/D[0]"}]]]
resize_pblock [get_pblocks {CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[1].Width_Adjuster_1/Delayer_0/D[0]}] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0}
#endgroup

# Clock net "TriggerWidth_0/WidthAdjuster_GENERATE[20].Width_Adjuster_0/Delayer_0/D[0]" driven by instance "TriggerWidth_0/WidthAdjuster_GENERATE[20].Width_Adjuster_0/Delayer_0/delay_reg[0]_i_1__39" located at site "SLICE_X34Y21"
#startgroup
create_pblock {CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[20].Width_Adjuster_0/Delayer_0/D[0]}
add_cells_to_pblock [get_pblocks  {CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[20].Width_Adjuster_0/Delayer_0/D[0]}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="TriggerWidth_0/WidthAdjuster_GENERATE[20].Width_Adjuster_0/Delayer_0/D[0]"}]]]
resize_pblock [get_pblocks {CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[20].Width_Adjuster_0/Delayer_0/D[0]}] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0}
#endgroup

# Clock net "TriggerWidth_0/WidthAdjuster_GENERATE[20].Width_Adjuster_1/Delayer_0/D[0]" driven by instance "TriggerWidth_0/WidthAdjuster_GENERATE[20].Width_Adjuster_1/Delayer_0/delay_reg[0]_i_1__40" located at site "SLICE_X26Y20"
#startgroup
create_pblock {CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[20].Width_Adjuster_1/Delayer_0/D[0]}
add_cells_to_pblock [get_pblocks  {CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[20].Width_Adjuster_1/Delayer_0/D[0]}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="TriggerWidth_0/WidthAdjuster_GENERATE[20].Width_Adjuster_1/Delayer_0/D[0]"}]]]
resize_pblock [get_pblocks {CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[20].Width_Adjuster_1/Delayer_0/D[0]}] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0}
#endgroup

# Clock net "TriggerWidth_0/WidthAdjuster_GENERATE[21].Width_Adjuster_0/Delayer_0/D[0]" driven by instance "TriggerWidth_0/WidthAdjuster_GENERATE[21].Width_Adjuster_0/Delayer_0/delay_reg[0]_i_1__41" located at site "SLICE_X34Y22"
#startgroup
create_pblock {CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[21].Width_Adjuster_0/Delayer_0/D[0]}
add_cells_to_pblock [get_pblocks  {CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[21].Width_Adjuster_0/Delayer_0/D[0]}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="TriggerWidth_0/WidthAdjuster_GENERATE[21].Width_Adjuster_0/Delayer_0/D[0]"}]]]
resize_pblock [get_pblocks {CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[21].Width_Adjuster_0/Delayer_0/D[0]}] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0}
#endgroup

# Clock net "TriggerWidth_0/WidthAdjuster_GENERATE[21].Width_Adjuster_1/Delayer_0/D[0]" driven by instance "TriggerWidth_0/WidthAdjuster_GENERATE[21].Width_Adjuster_1/Delayer_0/delay_reg[0]_i_1__42" located at site "SLICE_X27Y20"
#startgroup
create_pblock {CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[21].Width_Adjuster_1/Delayer_0/D[0]}
add_cells_to_pblock [get_pblocks  {CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[21].Width_Adjuster_1/Delayer_0/D[0]}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="TriggerWidth_0/WidthAdjuster_GENERATE[21].Width_Adjuster_1/Delayer_0/D[0]"}]]]
resize_pblock [get_pblocks {CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[21].Width_Adjuster_1/Delayer_0/D[0]}] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0}
#endgroup

# Clock net "TriggerWidth_0/WidthAdjuster_GENERATE[22].Width_Adjuster_0/Delayer_0/D[0]" driven by instance "TriggerWidth_0/WidthAdjuster_GENERATE[22].Width_Adjuster_0/Delayer_0/delay_reg[0]_i_1__43" located at site "SLICE_X40Y18"
#startgroup
create_pblock {CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[22].Width_Adjuster_0/Delayer_0/D[0]}
add_cells_to_pblock [get_pblocks  {CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[22].Width_Adjuster_0/Delayer_0/D[0]}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="TriggerWidth_0/WidthAdjuster_GENERATE[22].Width_Adjuster_0/Delayer_0/D[0]"}]]]
resize_pblock [get_pblocks {CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[22].Width_Adjuster_0/Delayer_0/D[0]}] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0}
#endgroup

# Clock net "TriggerWidth_0/WidthAdjuster_GENERATE[22].Width_Adjuster_1/Delayer_0/D[0]" driven by instance "TriggerWidth_0/WidthAdjuster_GENERATE[22].Width_Adjuster_1/Delayer_0/delay_reg[0]_i_1__44" located at site "SLICE_X43Y14"
#startgroup
create_pblock {CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[22].Width_Adjuster_1/Delayer_0/D[0]}
add_cells_to_pblock [get_pblocks  {CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[22].Width_Adjuster_1/Delayer_0/D[0]}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="TriggerWidth_0/WidthAdjuster_GENERATE[22].Width_Adjuster_1/Delayer_0/D[0]"}]]]
resize_pblock [get_pblocks {CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[22].Width_Adjuster_1/Delayer_0/D[0]}] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0}
#endgroup

# Clock net "TriggerWidth_0/WidthAdjuster_GENERATE[23].Width_Adjuster_0/Delayer_0/D[0]" driven by instance "TriggerWidth_0/WidthAdjuster_GENERATE[23].Width_Adjuster_0/Delayer_0/delay_reg[0]_i_1__45" located at site "SLICE_X41Y16"
#startgroup
create_pblock {CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[23].Width_Adjuster_0/Delayer_0/D[0]}
add_cells_to_pblock [get_pblocks  {CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[23].Width_Adjuster_0/Delayer_0/D[0]}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="TriggerWidth_0/WidthAdjuster_GENERATE[23].Width_Adjuster_0/Delayer_0/D[0]"}]]]
resize_pblock [get_pblocks {CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[23].Width_Adjuster_0/Delayer_0/D[0]}] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0}
#endgroup

# Clock net "TriggerWidth_0/WidthAdjuster_GENERATE[23].Width_Adjuster_1/Delayer_0/D[0]" driven by instance "TriggerWidth_0/WidthAdjuster_GENERATE[23].Width_Adjuster_1/Delayer_0/delay_reg[0]_i_1__46" located at site "SLICE_X50Y14"
#startgroup
create_pblock {CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[23].Width_Adjuster_1/Delayer_0/D[0]}
add_cells_to_pblock [get_pblocks  {CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[23].Width_Adjuster_1/Delayer_0/D[0]}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="TriggerWidth_0/WidthAdjuster_GENERATE[23].Width_Adjuster_1/Delayer_0/D[0]"}]]]
resize_pblock [get_pblocks {CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[23].Width_Adjuster_1/Delayer_0/D[0]}] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0}
#endgroup

# Clock net "TriggerWidth_0/WidthAdjuster_GENERATE[24].Width_Adjuster_0/Delayer_0/D[0]" driven by instance "TriggerWidth_0/WidthAdjuster_GENERATE[24].Width_Adjuster_0/Delayer_0/delay_reg[0]_i_1__47" located at site "SLICE_X42Y17"
#startgroup
create_pblock {CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[24].Width_Adjuster_0/Delayer_0/D[0]}
add_cells_to_pblock [get_pblocks  {CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[24].Width_Adjuster_0/Delayer_0/D[0]}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="TriggerWidth_0/WidthAdjuster_GENERATE[24].Width_Adjuster_0/Delayer_0/D[0]"}]]]
resize_pblock [get_pblocks {CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[24].Width_Adjuster_0/Delayer_0/D[0]}] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0}
#endgroup

# Clock net "TriggerWidth_0/WidthAdjuster_GENERATE[24].Width_Adjuster_1/Delayer_0/D[0]" driven by instance "TriggerWidth_0/WidthAdjuster_GENERATE[24].Width_Adjuster_1/Delayer_0/delay_reg[0]_i_1__48" located at site "SLICE_X62Y6"
#startgroup
create_pblock {CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[24].Width_Adjuster_1/Delayer_0/D[0]}
add_cells_to_pblock [get_pblocks  {CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[24].Width_Adjuster_1/Delayer_0/D[0]}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="TriggerWidth_0/WidthAdjuster_GENERATE[24].Width_Adjuster_1/Delayer_0/D[0]"}]]]
resize_pblock [get_pblocks {CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[24].Width_Adjuster_1/Delayer_0/D[0]}] -add {CLOCKREGION_X1Y0:CLOCKREGION_X1Y0}
#endgroup

# Clock net "TriggerWidth_0/WidthAdjuster_GENERATE[25].Width_Adjuster_0/Delayer_0/D[0]" driven by instance "TriggerWidth_0/WidthAdjuster_GENERATE[25].Width_Adjuster_0/Delayer_0/delay_reg[0]_i_1__49" located at site "SLICE_X57Y11"
#startgroup
create_pblock {CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[25].Width_Adjuster_0/Delayer_0/D[0]}
add_cells_to_pblock [get_pblocks  {CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[25].Width_Adjuster_0/Delayer_0/D[0]}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="TriggerWidth_0/WidthAdjuster_GENERATE[25].Width_Adjuster_0/Delayer_0/D[0]"}]]]
resize_pblock [get_pblocks {CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[25].Width_Adjuster_0/Delayer_0/D[0]}] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0}
#endgroup

# Clock net "TriggerWidth_0/WidthAdjuster_GENERATE[25].Width_Adjuster_1/Delayer_0/D[0]" driven by instance "TriggerWidth_0/WidthAdjuster_GENERATE[25].Width_Adjuster_1/Delayer_0/delay_reg[0]_i_1__50" located at site "SLICE_X57Y11"
#startgroup
create_pblock {CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[25].Width_Adjuster_1/Delayer_0/D[0]}
add_cells_to_pblock [get_pblocks  {CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[25].Width_Adjuster_1/Delayer_0/D[0]}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="TriggerWidth_0/WidthAdjuster_GENERATE[25].Width_Adjuster_1/Delayer_0/D[0]"}]]]
resize_pblock [get_pblocks {CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[25].Width_Adjuster_1/Delayer_0/D[0]}] -add {CLOCKREGION_X1Y0:CLOCKREGION_X1Y0}
#endgroup

# Clock net "TriggerWidth_0/WidthAdjuster_GENERATE[26].Width_Adjuster_0/Delayer_0/D[0]" driven by instance "TriggerWidth_0/WidthAdjuster_GENERATE[26].Width_Adjuster_0/Delayer_0/delay_reg[0]_i_1__51" located at site "SLICE_X57Y11"
#startgroup
create_pblock {CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[26].Width_Adjuster_0/Delayer_0/D[0]}
add_cells_to_pblock [get_pblocks  {CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[26].Width_Adjuster_0/Delayer_0/D[0]}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="TriggerWidth_0/WidthAdjuster_GENERATE[26].Width_Adjuster_0/Delayer_0/D[0]"}]]]
resize_pblock [get_pblocks {CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[26].Width_Adjuster_0/Delayer_0/D[0]}] -add {CLOCKREGION_X1Y0:CLOCKREGION_X1Y0}
#endgroup

# Clock net "TriggerWidth_0/WidthAdjuster_GENERATE[26].Width_Adjuster_1/Delayer_0/D[0]" driven by instance "TriggerWidth_0/WidthAdjuster_GENERATE[26].Width_Adjuster_1/Delayer_0/delay_reg[0]_i_1__52" located at site "SLICE_X45Y10"
#startgroup
create_pblock {CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[26].Width_Adjuster_1/Delayer_0/D[0]}
add_cells_to_pblock [get_pblocks  {CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[26].Width_Adjuster_1/Delayer_0/D[0]}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="TriggerWidth_0/WidthAdjuster_GENERATE[26].Width_Adjuster_1/Delayer_0/D[0]"}]]]
resize_pblock [get_pblocks {CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[26].Width_Adjuster_1/Delayer_0/D[0]}] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0}
#endgroup

# Clock net "TriggerWidth_0/WidthAdjuster_GENERATE[27].Width_Adjuster_0/Delayer_0/D[0]" driven by instance "TriggerWidth_0/WidthAdjuster_GENERATE[27].Width_Adjuster_0/Delayer_0/delay_reg[0]_i_1__53" located at site "SLICE_X62Y6"
#startgroup
create_pblock {CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[27].Width_Adjuster_0/Delayer_0/D[0]}
add_cells_to_pblock [get_pblocks  {CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[27].Width_Adjuster_0/Delayer_0/D[0]}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="TriggerWidth_0/WidthAdjuster_GENERATE[27].Width_Adjuster_0/Delayer_0/D[0]"}]]]
resize_pblock [get_pblocks {CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[27].Width_Adjuster_0/Delayer_0/D[0]}] -add {CLOCKREGION_X1Y0:CLOCKREGION_X1Y0}
#endgroup

# Clock net "TriggerWidth_0/WidthAdjuster_GENERATE[27].Width_Adjuster_1/Delayer_0/D[0]" driven by instance "TriggerWidth_0/WidthAdjuster_GENERATE[27].Width_Adjuster_1/Delayer_0/delay_reg[0]_i_1__54" located at site "SLICE_X71Y6"
#startgroup
create_pblock {CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[27].Width_Adjuster_1/Delayer_0/D[0]}
add_cells_to_pblock [get_pblocks  {CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[27].Width_Adjuster_1/Delayer_0/D[0]}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="TriggerWidth_0/WidthAdjuster_GENERATE[27].Width_Adjuster_1/Delayer_0/D[0]"}]]]
resize_pblock [get_pblocks {CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[27].Width_Adjuster_1/Delayer_0/D[0]}] -add {CLOCKREGION_X1Y0:CLOCKREGION_X1Y0}
#endgroup

# Clock net "TriggerWidth_0/WidthAdjuster_GENERATE[28].Width_Adjuster_0/Delayer_0/D[0]" driven by instance "TriggerWidth_0/WidthAdjuster_GENERATE[28].Width_Adjuster_0/Delayer_0/delay_reg[0]_i_1__55" located at site "SLICE_X73Y8"
#startgroup
create_pblock {CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[28].Width_Adjuster_0/Delayer_0/D[0]}
add_cells_to_pblock [get_pblocks  {CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[28].Width_Adjuster_0/Delayer_0/D[0]}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="TriggerWidth_0/WidthAdjuster_GENERATE[28].Width_Adjuster_0/Delayer_0/D[0]"}]]]
resize_pblock [get_pblocks {CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[28].Width_Adjuster_0/Delayer_0/D[0]}] -add {CLOCKREGION_X1Y0:CLOCKREGION_X1Y0}
#endgroup

# Clock net "TriggerWidth_0/WidthAdjuster_GENERATE[28].Width_Adjuster_1/Delayer_0/D[0]" driven by instance "TriggerWidth_0/WidthAdjuster_GENERATE[28].Width_Adjuster_1/Delayer_0/delay_reg[0]_i_1__56" located at site "SLICE_X70Y9"
#startgroup
create_pblock {CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[28].Width_Adjuster_1/Delayer_0/D[0]}
add_cells_to_pblock [get_pblocks  {CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[28].Width_Adjuster_1/Delayer_0/D[0]}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="TriggerWidth_0/WidthAdjuster_GENERATE[28].Width_Adjuster_1/Delayer_0/D[0]"}]]]
resize_pblock [get_pblocks {CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[28].Width_Adjuster_1/Delayer_0/D[0]}] -add {CLOCKREGION_X1Y0:CLOCKREGION_X1Y0}
#endgroup

# Clock net "TriggerWidth_0/WidthAdjuster_GENERATE[29].Width_Adjuster_0/Delayer_0/D[0]" driven by instance "TriggerWidth_0/WidthAdjuster_GENERATE[29].Width_Adjuster_0/Delayer_0/delay_reg[0]_i_1__57" located at site "SLICE_X62Y6"
#startgroup
create_pblock {CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[29].Width_Adjuster_0/Delayer_0/D[0]}
add_cells_to_pblock [get_pblocks  {CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[29].Width_Adjuster_0/Delayer_0/D[0]}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="TriggerWidth_0/WidthAdjuster_GENERATE[29].Width_Adjuster_0/Delayer_0/D[0]"}]]]
resize_pblock [get_pblocks {CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[29].Width_Adjuster_0/Delayer_0/D[0]}] -add {CLOCKREGION_X1Y0:CLOCKREGION_X1Y0}
#endgroup

# Clock net "TriggerWidth_0/WidthAdjuster_GENERATE[29].Width_Adjuster_1/Delayer_0/D[0]" driven by instance "TriggerWidth_0/WidthAdjuster_GENERATE[29].Width_Adjuster_1/Delayer_0/delay_reg[0]_i_1__58" located at site "SLICE_X59Y8"
#startgroup
create_pblock {CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[29].Width_Adjuster_1/Delayer_0/D[0]}
add_cells_to_pblock [get_pblocks  {CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[29].Width_Adjuster_1/Delayer_0/D[0]}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="TriggerWidth_0/WidthAdjuster_GENERATE[29].Width_Adjuster_1/Delayer_0/D[0]"}]]]
resize_pblock [get_pblocks {CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[29].Width_Adjuster_1/Delayer_0/D[0]}] -add {CLOCKREGION_X1Y0:CLOCKREGION_X1Y0}
#endgroup

# Clock net "TriggerWidth_0/WidthAdjuster_GENERATE[2].Width_Adjuster_0/Delayer_0/D[0]" driven by instance "TriggerWidth_0/WidthAdjuster_GENERATE[2].Width_Adjuster_0/Delayer_0/delay_reg[0]_i_1__3" located at site "SLICE_X18Y8"
#startgroup
create_pblock {CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[2].Width_Adjuster_0/Delayer_0/D[0]}
add_cells_to_pblock [get_pblocks  {CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[2].Width_Adjuster_0/Delayer_0/D[0]}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="TriggerWidth_0/WidthAdjuster_GENERATE[2].Width_Adjuster_0/Delayer_0/D[0]"}]]]
resize_pblock [get_pblocks {CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[2].Width_Adjuster_0/Delayer_0/D[0]}] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0}
#endgroup

# Clock net "TriggerWidth_0/WidthAdjuster_GENERATE[2].Width_Adjuster_1/Delayer_0/D[0]" driven by instance "TriggerWidth_0/WidthAdjuster_GENERATE[2].Width_Adjuster_1/Delayer_0/delay_reg[0]_i_1__4" located at site "SLICE_X12Y7"
#startgroup
create_pblock {CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[2].Width_Adjuster_1/Delayer_0/D[0]}
add_cells_to_pblock [get_pblocks  {CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[2].Width_Adjuster_1/Delayer_0/D[0]}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="TriggerWidth_0/WidthAdjuster_GENERATE[2].Width_Adjuster_1/Delayer_0/D[0]"}]]]
resize_pblock [get_pblocks {CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[2].Width_Adjuster_1/Delayer_0/D[0]}] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0}
#endgroup

# Clock net "TriggerWidth_0/WidthAdjuster_GENERATE[30].Width_Adjuster_0/Delayer_0/D[0]" driven by instance "TriggerWidth_0/WidthAdjuster_GENERATE[30].Width_Adjuster_0/Delayer_0/delay_reg[0]_i_1__59" located at site "SLICE_X45Y10"
#startgroup
create_pblock {CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[30].Width_Adjuster_0/Delayer_0/D[0]}
add_cells_to_pblock [get_pblocks  {CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[30].Width_Adjuster_0/Delayer_0/D[0]}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="TriggerWidth_0/WidthAdjuster_GENERATE[30].Width_Adjuster_0/Delayer_0/D[0]"}]]]
resize_pblock [get_pblocks {CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[30].Width_Adjuster_0/Delayer_0/D[0]}] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0}
#endgroup

# Clock net "TriggerWidth_0/WidthAdjuster_GENERATE[30].Width_Adjuster_1/Delayer_0/D[0]" driven by instance "TriggerWidth_0/WidthAdjuster_GENERATE[30].Width_Adjuster_1/Delayer_0/delay_reg[0]_i_1__60" located at site "SLICE_X41Y10"
#startgroup
create_pblock {CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[30].Width_Adjuster_1/Delayer_0/D[0]}
add_cells_to_pblock [get_pblocks  {CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[30].Width_Adjuster_1/Delayer_0/D[0]}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="TriggerWidth_0/WidthAdjuster_GENERATE[30].Width_Adjuster_1/Delayer_0/D[0]"}]]]
resize_pblock [get_pblocks {CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[30].Width_Adjuster_1/Delayer_0/D[0]}] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0}
#endgroup

# Clock net "TriggerWidth_0/WidthAdjuster_GENERATE[31].Width_Adjuster_0/Delayer_0/D[0]" driven by instance "TriggerWidth_0/WidthAdjuster_GENERATE[31].Width_Adjuster_0/Delayer_0/delay_reg[0]_i_1__61" located at site "SLICE_X47Y12"
#startgroup
create_pblock {CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[31].Width_Adjuster_0/Delayer_0/D[0]}
add_cells_to_pblock [get_pblocks  {CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[31].Width_Adjuster_0/Delayer_0/D[0]}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="TriggerWidth_0/WidthAdjuster_GENERATE[31].Width_Adjuster_0/Delayer_0/D[0]"}]]]
resize_pblock [get_pblocks {CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[31].Width_Adjuster_0/Delayer_0/D[0]}] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0}
#endgroup

# Clock net "TriggerWidth_0/WidthAdjuster_GENERATE[31].Width_Adjuster_1/Delayer_0/D[0]" driven by instance "TriggerWidth_0/WidthAdjuster_GENERATE[31].Width_Adjuster_1/Delayer_0/delay_reg[0]_i_1__62" located at site "SLICE_X42Y6"
#startgroup
create_pblock {CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[31].Width_Adjuster_1/Delayer_0/D[0]}
add_cells_to_pblock [get_pblocks  {CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[31].Width_Adjuster_1/Delayer_0/D[0]}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="TriggerWidth_0/WidthAdjuster_GENERATE[31].Width_Adjuster_1/Delayer_0/D[0]"}]]]
resize_pblock [get_pblocks {CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[31].Width_Adjuster_1/Delayer_0/D[0]}] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0}
#endgroup

# Clock net "TriggerWidth_0/WidthAdjuster_GENERATE[3].Width_Adjuster_0/Delayer_0/D[0]" driven by instance "TriggerWidth_0/WidthAdjuster_GENERATE[3].Width_Adjuster_0/Delayer_0/delay_reg[0]_i_1__5" located at site "SLICE_X13Y7"
#startgroup
create_pblock {CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[3].Width_Adjuster_0/Delayer_0/D[0]}
add_cells_to_pblock [get_pblocks  {CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[3].Width_Adjuster_0/Delayer_0/D[0]}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="TriggerWidth_0/WidthAdjuster_GENERATE[3].Width_Adjuster_0/Delayer_0/D[0]"}]]]
resize_pblock [get_pblocks {CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[3].Width_Adjuster_0/Delayer_0/D[0]}] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0}
#endgroup

# Clock net "TriggerWidth_0/WidthAdjuster_GENERATE[3].Width_Adjuster_1/Delayer_0/D[0]" driven by instance "TriggerWidth_0/WidthAdjuster_GENERATE[3].Width_Adjuster_1/Delayer_0/delay_reg[0]_i_1__6" located at site "SLICE_X13Y7"
#startgroup
create_pblock {CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[3].Width_Adjuster_1/Delayer_0/D[0]}
add_cells_to_pblock [get_pblocks  {CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[3].Width_Adjuster_1/Delayer_0/D[0]}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="TriggerWidth_0/WidthAdjuster_GENERATE[3].Width_Adjuster_1/Delayer_0/D[0]"}]]]
resize_pblock [get_pblocks {CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[3].Width_Adjuster_1/Delayer_0/D[0]}] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0}
#endgroup

# Clock net "TriggerWidth_0/WidthAdjuster_GENERATE[4].Width_Adjuster_0/Delayer_0/D[0]" driven by instance "TriggerWidth_0/WidthAdjuster_GENERATE[4].Width_Adjuster_0/Delayer_0/delay_reg[0]_i_1__7" located at site "SLICE_X15Y12"
#startgroup
create_pblock {CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[4].Width_Adjuster_0/Delayer_0/D[0]}
add_cells_to_pblock [get_pblocks  {CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[4].Width_Adjuster_0/Delayer_0/D[0]}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="TriggerWidth_0/WidthAdjuster_GENERATE[4].Width_Adjuster_0/Delayer_0/D[0]"}]]]
resize_pblock [get_pblocks {CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[4].Width_Adjuster_0/Delayer_0/D[0]}] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0}
#endgroup

# Clock net "TriggerWidth_0/WidthAdjuster_GENERATE[4].Width_Adjuster_1/Delayer_0/D[0]" driven by instance "TriggerWidth_0/WidthAdjuster_GENERATE[4].Width_Adjuster_1/Delayer_0/delay_reg[0]_i_1__8" located at site "SLICE_X31Y10"
#startgroup
create_pblock {CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[4].Width_Adjuster_1/Delayer_0/D[0]}
add_cells_to_pblock [get_pblocks  {CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[4].Width_Adjuster_1/Delayer_0/D[0]}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="TriggerWidth_0/WidthAdjuster_GENERATE[4].Width_Adjuster_1/Delayer_0/D[0]"}]]]
resize_pblock [get_pblocks {CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[4].Width_Adjuster_1/Delayer_0/D[0]}] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0}
#endgroup

# Clock net "TriggerWidth_0/WidthAdjuster_GENERATE[5].Width_Adjuster_0/Delayer_0/D[0]" driven by instance "TriggerWidth_0/WidthAdjuster_GENERATE[5].Width_Adjuster_0/Delayer_0/delay_reg[0]_i_1__9" located at site "SLICE_X28Y11"
#startgroup
create_pblock {CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[5].Width_Adjuster_0/Delayer_0/D[0]}
add_cells_to_pblock [get_pblocks  {CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[5].Width_Adjuster_0/Delayer_0/D[0]}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="TriggerWidth_0/WidthAdjuster_GENERATE[5].Width_Adjuster_0/Delayer_0/D[0]"}]]]
resize_pblock [get_pblocks {CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[5].Width_Adjuster_0/Delayer_0/D[0]}] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0}
#endgroup

# Clock net "TriggerWidth_0/WidthAdjuster_GENERATE[5].Width_Adjuster_1/Delayer_0/D[0]" driven by instance "TriggerWidth_0/WidthAdjuster_GENERATE[5].Width_Adjuster_1/Delayer_0/delay_reg[0]_i_1__10" located at site "SLICE_X27Y8"
#startgroup
create_pblock {CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[5].Width_Adjuster_1/Delayer_0/D[0]}
add_cells_to_pblock [get_pblocks  {CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[5].Width_Adjuster_1/Delayer_0/D[0]}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="TriggerWidth_0/WidthAdjuster_GENERATE[5].Width_Adjuster_1/Delayer_0/D[0]"}]]]
resize_pblock [get_pblocks {CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[5].Width_Adjuster_1/Delayer_0/D[0]}] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0}
#endgroup

# Clock net "TriggerWidth_0/WidthAdjuster_GENERATE[6].Width_Adjuster_0/Delayer_0/D[0]" driven by instance "TriggerWidth_0/WidthAdjuster_GENERATE[6].Width_Adjuster_0/Delayer_0/delay_reg[0]_i_1__11" located at site "SLICE_X31Y8"
#startgroup
create_pblock {CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[6].Width_Adjuster_0/Delayer_0/D[0]}
add_cells_to_pblock [get_pblocks  {CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[6].Width_Adjuster_0/Delayer_0/D[0]}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="TriggerWidth_0/WidthAdjuster_GENERATE[6].Width_Adjuster_0/Delayer_0/D[0]"}]]]
resize_pblock [get_pblocks {CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[6].Width_Adjuster_0/Delayer_0/D[0]}] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0}
#endgroup

# Clock net "TriggerWidth_0/WidthAdjuster_GENERATE[6].Width_Adjuster_1/Delayer_0/D[0]" driven by instance "TriggerWidth_0/WidthAdjuster_GENERATE[6].Width_Adjuster_1/Delayer_0/delay_reg[0]_i_1__12" located at site "SLICE_X30Y11"
#startgroup
create_pblock {CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[6].Width_Adjuster_1/Delayer_0/D[0]}
add_cells_to_pblock [get_pblocks  {CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[6].Width_Adjuster_1/Delayer_0/D[0]}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="TriggerWidth_0/WidthAdjuster_GENERATE[6].Width_Adjuster_1/Delayer_0/D[0]"}]]]
resize_pblock [get_pblocks {CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[6].Width_Adjuster_1/Delayer_0/D[0]}] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0}
#endgroup

# Clock net "TriggerWidth_0/WidthAdjuster_GENERATE[7].Width_Adjuster_0/Delayer_0/D[0]" driven by instance "TriggerWidth_0/WidthAdjuster_GENERATE[7].Width_Adjuster_0/Delayer_0/delay_reg[0]_i_1__13" located at site "SLICE_X20Y19"
#startgroup
create_pblock {CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[7].Width_Adjuster_0/Delayer_0/D[0]}
add_cells_to_pblock [get_pblocks  {CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[7].Width_Adjuster_0/Delayer_0/D[0]}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="TriggerWidth_0/WidthAdjuster_GENERATE[7].Width_Adjuster_0/Delayer_0/D[0]"}]]]
resize_pblock [get_pblocks {CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[7].Width_Adjuster_0/Delayer_0/D[0]}] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0}
#endgroup

# Clock net "TriggerWidth_0/WidthAdjuster_GENERATE[7].Width_Adjuster_1/Delayer_0/D[0]" driven by instance "TriggerWidth_0/WidthAdjuster_GENERATE[7].Width_Adjuster_1/Delayer_0/delay_reg[0]_i_1__14" located at site "SLICE_X20Y22"
#startgroup
create_pblock {CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[7].Width_Adjuster_1/Delayer_0/D[0]}
add_cells_to_pblock [get_pblocks  {CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[7].Width_Adjuster_1/Delayer_0/D[0]}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="TriggerWidth_0/WidthAdjuster_GENERATE[7].Width_Adjuster_1/Delayer_0/D[0]"}]]]
resize_pblock [get_pblocks {CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[7].Width_Adjuster_1/Delayer_0/D[0]}] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0}
#endgroup

# Clock net "TriggerWidth_0/WidthAdjuster_GENERATE[8].Width_Adjuster_0/Delayer_0/D[0]" driven by instance "TriggerWidth_0/WidthAdjuster_GENERATE[8].Width_Adjuster_0/Delayer_0/delay_reg[0]_i_1__15" located at site "SLICE_X9Y22"
#startgroup
create_pblock {CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[8].Width_Adjuster_0/Delayer_0/D[0]}
add_cells_to_pblock [get_pblocks  {CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[8].Width_Adjuster_0/Delayer_0/D[0]}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="TriggerWidth_0/WidthAdjuster_GENERATE[8].Width_Adjuster_0/Delayer_0/D[0]"}]]]
resize_pblock [get_pblocks {CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[8].Width_Adjuster_0/Delayer_0/D[0]}] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0}
#endgroup

# Clock net "TriggerWidth_0/WidthAdjuster_GENERATE[8].Width_Adjuster_1/Delayer_0/D[0]" driven by instance "TriggerWidth_0/WidthAdjuster_GENERATE[8].Width_Adjuster_1/Delayer_0/delay_reg[0]_i_1__16" located at site "SLICE_X9Y21"
#startgroup
create_pblock {CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[8].Width_Adjuster_1/Delayer_0/D[0]}
add_cells_to_pblock [get_pblocks  {CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[8].Width_Adjuster_1/Delayer_0/D[0]}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="TriggerWidth_0/WidthAdjuster_GENERATE[8].Width_Adjuster_1/Delayer_0/D[0]"}]]]
resize_pblock [get_pblocks {CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[8].Width_Adjuster_1/Delayer_0/D[0]}] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0}
#endgroup

# Clock net "TriggerWidth_0/WidthAdjuster_GENERATE[9].Width_Adjuster_0/Delayer_0/D[0]" driven by instance "TriggerWidth_0/WidthAdjuster_GENERATE[9].Width_Adjuster_0/Delayer_0/delay_reg[0]_i_1__17" located at site "SLICE_X14Y20"
#startgroup
create_pblock {CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[9].Width_Adjuster_0/Delayer_0/D[0]}
add_cells_to_pblock [get_pblocks  {CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[9].Width_Adjuster_0/Delayer_0/D[0]}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="TriggerWidth_0/WidthAdjuster_GENERATE[9].Width_Adjuster_0/Delayer_0/D[0]"}]]]
resize_pblock [get_pblocks {CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[9].Width_Adjuster_0/Delayer_0/D[0]}] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0}
#endgroup

# Clock net "TriggerWidth_0/WidthAdjuster_GENERATE[9].Width_Adjuster_1/Delayer_0/D[0]" driven by instance "TriggerWidth_0/WidthAdjuster_GENERATE[9].Width_Adjuster_1/Delayer_0/delay_reg[0]_i_1__18" located at site "SLICE_X9Y15"
#startgroup
create_pblock {CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[9].Width_Adjuster_1/Delayer_0/D[0]}
add_cells_to_pblock [get_pblocks  {CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[9].Width_Adjuster_1/Delayer_0/D[0]}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="TriggerWidth_0/WidthAdjuster_GENERATE[9].Width_Adjuster_1/Delayer_0/D[0]"}]]]
resize_pblock [get_pblocks {CLKAG_TriggerWidth_0/WidthAdjuster_GENERATE[9].Width_Adjuster_1/Delayer_0/D[0]}] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0}
#endgroup
