=====
SETUP
1.503
16.786
18.289
u_v9958/u_vdp_register/reg_r1_disp_mode_0_s0
6.928
7.160
u_v9958/u_vdp_text12/w_logical_vram_addr_nam_11_s3
8.155
8.710
u_v9958/u_vdp_text12/n74_s1
9.484
9.937
u_v9958/u_vdp_text12/n74_s0
10.806
11.355
u_v9958/u_vdp_text12/n967_s0
11.531
12.048
u_v9958/u_vdp_text12/w_color_code_text12_3_s0
12.553
13.006
u_v9958/u_vdp_text12/w_color_code_text12_3_s
13.006
13.109
u_v9958/u_vdp_colordec/n179_s8
13.604
14.159
u_v9958/u_vdp_colordec/n179_s1
14.407
14.956
u_v9958/u_vdp_colordec/n180_s3
15.134
15.505
u_v9958/u_vdp_colordec/n220_s1
15.514
16.063
u_v9958/u_vdp_colordec/n221_s0
16.237
16.786
u_v9958/u_vdp_colordec/ff_palette_addr_g5_0_s0
16.786
=====
SETUP
1.590
16.699
18.289
u_v9958/u_vdp_register/reg_r1_disp_mode_0_s0
6.928
7.160
u_v9958/u_vdp_text12/w_logical_vram_addr_nam_11_s3
8.155
8.710
u_v9958/u_vdp_text12/n74_s1
9.484
9.937
u_v9958/u_vdp_text12/n74_s0
10.806
11.355
u_v9958/u_vdp_text12/n967_s0
11.531
12.048
u_v9958/u_vdp_text12/w_color_code_text12_3_s0
12.553
13.006
u_v9958/u_vdp_text12/w_color_code_text12_3_s
13.006
13.109
u_v9958/u_vdp_colordec/n179_s8
13.604
14.159
u_v9958/u_vdp_colordec/n179_s1
14.407
14.956
u_v9958/u_vdp_colordec/n180_s3
15.134
15.505
u_v9958/u_vdp_colordec/n180_s2
15.514
16.063
u_v9958/u_vdp_colordec/n181_s0
16.237
16.699
u_v9958/u_vdp_colordec/ff_palette_addr_0_s0
16.699
=====
SETUP
1.653
16.636
18.289
u_v9958/u_vdp_register/reg_r1_disp_mode_0_s0
6.928
7.160
u_v9958/u_vdp_text12/w_logical_vram_addr_nam_11_s3
8.155
8.710
u_v9958/u_vdp_text12/n74_s1
9.484
9.937
u_v9958/u_vdp_text12/n74_s0
10.806
11.355
u_v9958/u_vdp_text12/n967_s0
11.531
12.048
u_v9958/u_vdp_text12/w_color_code_text12_3_s0
12.553
13.006
u_v9958/u_vdp_text12/w_color_code_text12_3_s
13.006
13.109
u_v9958/u_vdp_colordec/n179_s8
13.604
14.159
u_v9958/u_vdp_colordec/n179_s1
14.407
14.956
u_v9958/u_vdp_colordec/n180_s3
15.134
15.505
u_v9958/u_vdp_colordec/n180_s2
15.514
16.063
u_v9958/u_vdp_colordec/n180_s0
16.066
16.636
u_v9958/u_vdp_colordec/ff_palette_addr_1_s0
16.636
=====
SETUP
1.761
16.528
18.289
u_v9958/u_vdp_register/reg_r1_disp_mode_0_s0
6.928
7.160
u_v9958/u_vdp_text12/w_logical_vram_addr_nam_11_s3
8.155
8.710
u_v9958/u_vdp_text12/n74_s1
9.484
9.937
u_v9958/u_vdp_text12/n74_s0
10.806
11.355
u_v9958/u_vdp_text12/n967_s0
11.531
12.048
u_v9958/u_vdp_text12/w_color_code_text12_3_s0
12.553
13.006
u_v9958/u_vdp_text12/w_color_code_text12_3_s
13.006
13.109
u_v9958/u_vdp_colordec/n179_s8
13.604
14.159
u_v9958/u_vdp_colordec/n179_s1
14.407
14.956
u_v9958/u_vdp_colordec/n180_s3
15.134
15.505
u_v9958/u_vdp_colordec/n220_s1
15.514
16.063
u_v9958/u_vdp_colordec/n220_s0
16.066
16.528
u_v9958/u_vdp_colordec/ff_palette_addr_g5_1_s0
16.528
=====
SETUP
1.764
16.525
18.289
u_v9958/u_vdp_register/reg_r1_disp_mode_0_s0
6.928
7.160
u_v9958/u_vdp_text12/w_logical_vram_addr_nam_11_s3
8.155
8.710
u_v9958/u_vdp_text12/n74_s1
9.484
9.937
u_v9958/u_vdp_text12/n74_s0
10.806
11.355
u_v9958/u_vdp_text12/n967_s0
11.531
12.048
u_v9958/u_vdp_text12/w_color_code_text12_3_s0
12.553
13.006
u_v9958/u_vdp_text12/w_color_code_text12_3_s
13.006
13.109
u_v9958/u_vdp_colordec/n179_s8
13.604
14.159
u_v9958/u_vdp_colordec/n179_s1
14.407
14.924
u_v9958/u_vdp_colordec/n178_s3
15.513
16.062
u_v9958/u_vdp_colordec/n178_s0
16.063
16.525
u_v9958/u_vdp_colordec/ff_palette_addr_3_s0
16.525
=====
SETUP
1.869
16.420
18.289
u_v9958/u_vdp_register/reg_r1_disp_mode_1_s0
6.928
7.160
u_v9958/u_vdp_register/w_vdp_mode_is_highres_s
7.933
8.450
u_v9958/u_vdp_register/palette_addr_3_s3
8.962
9.517
u_v9958/u_vdp_command/n312_s0
10.729
11.284
u_v9958/u_vdp_command/n704_s0
11.958
12.507
u_v9958/u_vdp_command/n705_s0
12.507
12.542
u_v9958/u_vdp_command/n706_s0
12.542
12.577
u_v9958/u_vdp_command/n707_s0
12.577
12.612
u_v9958/u_vdp_command/n708_s0
12.612
12.648
u_v9958/u_vdp_command/n709_s0
12.648
12.683
u_v9958/u_vdp_command/ff_s8s9_sx_tmp_10_s9
13.813
14.184
u_v9958/u_vdp_command/ff_s8s9_sx_tmp_10_s7
14.597
14.968
u_v9958/u_vdp_command/ff_s8s9_sx_tmp_9_s5
15.221
15.683
u_v9958/u_vdp_command/ff_s8s9_sx_tmp_0_s0
16.420
=====
SETUP
1.869
16.420
18.289
u_v9958/u_vdp_register/reg_r1_disp_mode_1_s0
6.928
7.160
u_v9958/u_vdp_register/w_vdp_mode_is_highres_s
7.933
8.450
u_v9958/u_vdp_register/palette_addr_3_s3
8.962
9.517
u_v9958/u_vdp_command/n312_s0
10.729
11.284
u_v9958/u_vdp_command/n704_s0
11.958
12.507
u_v9958/u_vdp_command/n705_s0
12.507
12.542
u_v9958/u_vdp_command/n706_s0
12.542
12.577
u_v9958/u_vdp_command/n707_s0
12.577
12.612
u_v9958/u_vdp_command/n708_s0
12.612
12.648
u_v9958/u_vdp_command/n709_s0
12.648
12.683
u_v9958/u_vdp_command/ff_s8s9_sx_tmp_10_s9
13.813
14.184
u_v9958/u_vdp_command/ff_s8s9_sx_tmp_10_s7
14.597
14.968
u_v9958/u_vdp_command/ff_s8s9_sx_tmp_9_s5
15.221
15.683
u_v9958/u_vdp_command/ff_s8s9_sx_tmp_3_s0
16.420
=====
SETUP
1.869
16.420
18.289
u_v9958/u_vdp_register/reg_r1_disp_mode_1_s0
6.928
7.160
u_v9958/u_vdp_register/w_vdp_mode_is_highres_s
7.933
8.450
u_v9958/u_vdp_register/palette_addr_3_s3
8.962
9.517
u_v9958/u_vdp_command/n312_s0
10.729
11.284
u_v9958/u_vdp_command/n704_s0
11.958
12.507
u_v9958/u_vdp_command/n705_s0
12.507
12.542
u_v9958/u_vdp_command/n706_s0
12.542
12.577
u_v9958/u_vdp_command/n707_s0
12.577
12.612
u_v9958/u_vdp_command/n708_s0
12.612
12.648
u_v9958/u_vdp_command/n709_s0
12.648
12.683
u_v9958/u_vdp_command/ff_s8s9_sx_tmp_10_s9
13.813
14.184
u_v9958/u_vdp_command/ff_s8s9_sx_tmp_10_s7
14.597
14.968
u_v9958/u_vdp_command/ff_s8s9_sx_tmp_9_s5
15.221
15.683
u_v9958/u_vdp_command/ff_s8s9_sx_tmp_9_s0
16.420
=====
SETUP
1.871
16.418
18.289
u_v9958/u_vdp_register/reg_r1_disp_mode_1_s0
6.928
7.160
u_v9958/u_vdp_register/w_vdp_mode_is_highres_s
7.933
8.450
u_v9958/u_vdp_register/palette_addr_3_s3
8.962
9.517
u_v9958/u_vdp_command/n312_s0
10.729
11.284
u_v9958/u_vdp_command/n704_s0
11.958
12.507
u_v9958/u_vdp_command/n705_s0
12.507
12.542
u_v9958/u_vdp_command/n706_s0
12.542
12.577
u_v9958/u_vdp_command/n707_s0
12.577
12.612
u_v9958/u_vdp_command/n708_s0
12.612
12.648
u_v9958/u_vdp_command/n709_s0
12.648
12.683
u_v9958/u_vdp_command/ff_s8s9_sx_tmp_10_s9
13.813
14.184
u_v9958/u_vdp_command/ff_s8s9_sx_tmp_10_s7
14.597
14.968
u_v9958/u_vdp_command/ff_s8s9_sx_tmp_9_s5
15.221
15.683
u_v9958/u_vdp_command/ff_s8s9_sx_tmp_1_s0
16.418
=====
SETUP
1.871
16.418
18.289
u_v9958/u_vdp_register/reg_r1_disp_mode_1_s0
6.928
7.160
u_v9958/u_vdp_register/w_vdp_mode_is_highres_s
7.933
8.450
u_v9958/u_vdp_register/palette_addr_3_s3
8.962
9.517
u_v9958/u_vdp_command/n312_s0
10.729
11.284
u_v9958/u_vdp_command/n704_s0
11.958
12.507
u_v9958/u_vdp_command/n705_s0
12.507
12.542
u_v9958/u_vdp_command/n706_s0
12.542
12.577
u_v9958/u_vdp_command/n707_s0
12.577
12.612
u_v9958/u_vdp_command/n708_s0
12.612
12.648
u_v9958/u_vdp_command/n709_s0
12.648
12.683
u_v9958/u_vdp_command/ff_s8s9_sx_tmp_10_s9
13.813
14.184
u_v9958/u_vdp_command/ff_s8s9_sx_tmp_10_s7
14.597
14.968
u_v9958/u_vdp_command/ff_s8s9_sx_tmp_9_s5
15.221
15.683
u_v9958/u_vdp_command/ff_s8s9_sx_tmp_2_s0
16.418
=====
SETUP
1.871
16.418
18.289
u_v9958/u_vdp_register/reg_r1_disp_mode_1_s0
6.928
7.160
u_v9958/u_vdp_register/w_vdp_mode_is_highres_s
7.933
8.450
u_v9958/u_vdp_register/palette_addr_3_s3
8.962
9.517
u_v9958/u_vdp_command/n312_s0
10.729
11.284
u_v9958/u_vdp_command/n704_s0
11.958
12.507
u_v9958/u_vdp_command/n705_s0
12.507
12.542
u_v9958/u_vdp_command/n706_s0
12.542
12.577
u_v9958/u_vdp_command/n707_s0
12.577
12.612
u_v9958/u_vdp_command/n708_s0
12.612
12.648
u_v9958/u_vdp_command/n709_s0
12.648
12.683
u_v9958/u_vdp_command/ff_s8s9_sx_tmp_10_s9
13.813
14.184
u_v9958/u_vdp_command/ff_s8s9_sx_tmp_10_s7
14.597
14.968
u_v9958/u_vdp_command/ff_s8s9_sx_tmp_9_s5
15.221
15.683
u_v9958/u_vdp_command/ff_s8s9_sx_tmp_6_s0
16.418
=====
SETUP
1.871
16.418
18.289
u_v9958/u_vdp_register/reg_r1_disp_mode_1_s0
6.928
7.160
u_v9958/u_vdp_register/w_vdp_mode_is_highres_s
7.933
8.450
u_v9958/u_vdp_register/palette_addr_3_s3
8.962
9.517
u_v9958/u_vdp_command/n312_s0
10.729
11.284
u_v9958/u_vdp_command/n704_s0
11.958
12.507
u_v9958/u_vdp_command/n705_s0
12.507
12.542
u_v9958/u_vdp_command/n706_s0
12.542
12.577
u_v9958/u_vdp_command/n707_s0
12.577
12.612
u_v9958/u_vdp_command/n708_s0
12.612
12.648
u_v9958/u_vdp_command/n709_s0
12.648
12.683
u_v9958/u_vdp_command/ff_s8s9_sx_tmp_10_s9
13.813
14.184
u_v9958/u_vdp_command/ff_s8s9_sx_tmp_10_s7
14.597
14.968
u_v9958/u_vdp_command/ff_s8s9_sx_tmp_9_s5
15.221
15.683
u_v9958/u_vdp_command/ff_s8s9_sx_tmp_7_s0
16.418
=====
SETUP
1.950
16.339
18.289
u_v9958/u_vdp_register/reg_r1_disp_mode_0_s0
6.928
7.160
u_v9958/u_vdp_text12/w_logical_vram_addr_nam_11_s3
8.155
8.710
u_v9958/u_vdp_text12/n74_s1
9.484
9.937
u_v9958/u_vdp_text12/n74_s0
10.806
11.355
u_v9958/u_vdp_text12/n967_s0
11.531
12.048
u_v9958/u_vdp_text12/w_color_code_text12_2_s0
12.575
13.130
u_v9958/u_vdp_text12/w_color_code_text12_2_s
13.130
13.233
u_v9958/u_vdp_colordec/n178_s13
13.652
14.105
u_v9958/u_vdp_colordec/n178_s1
14.352
14.805
u_v9958/u_vdp_colordec/n179_s2
15.219
15.789
u_v9958/u_vdp_colordec/n179_s0
15.790
16.339
u_v9958/u_vdp_colordec/ff_palette_addr_2_s0
16.339
=====
SETUP
2.062
16.227
18.289
u_v9958/u_vdp_register/reg_r1_disp_mode_1_s0
6.928
7.160
u_v9958/u_vdp_register/w_vdp_mode_is_highres_s
7.933
8.450
u_v9958/u_vdp_register/palette_addr_3_s3
8.962
9.517
u_v9958/u_vdp_command/n312_s0
10.729
11.284
u_v9958/u_vdp_command/n704_s0
11.958
12.507
u_v9958/u_vdp_command/n705_s0
12.507
12.542
u_v9958/u_vdp_command/n706_s0
12.542
12.577
u_v9958/u_vdp_command/n707_s0
12.577
12.612
u_v9958/u_vdp_command/n708_s0
12.612
12.648
u_v9958/u_vdp_command/n709_s0
12.648
12.683
u_v9958/u_vdp_command/ff_s8s9_sx_tmp_10_s9
13.813
14.184
u_v9958/u_vdp_command/ff_s8s9_sx_tmp_10_s7
14.597
14.968
u_v9958/u_vdp_command/ff_s8s9_sx_tmp_9_s5
15.221
15.683
u_v9958/u_vdp_command/ff_s8s9_sx_tmp_4_s0
16.227
=====
SETUP
2.095
16.195
18.289
u_v9958/u_vdp_register/reg_r1_disp_mode_1_s0
6.928
7.160
u_v9958/u_vdp_register/w_vdp_mode_is_highres_s
7.933
8.450
u_v9958/u_vdp_register/palette_addr_3_s3
8.962
9.517
u_v9958/u_vdp_command/n312_s0
10.729
11.284
u_v9958/u_vdp_command/n704_s0
11.958
12.507
u_v9958/u_vdp_command/n705_s0
12.507
12.542
u_v9958/u_vdp_command/n706_s0
12.542
12.577
u_v9958/u_vdp_command/n707_s0
12.577
12.612
u_v9958/u_vdp_command/n708_s0
12.612
12.648
u_v9958/u_vdp_command/n709_s0
12.648
12.683
u_v9958/u_vdp_command/ff_s8s9_sx_tmp_10_s9
13.813
14.184
u_v9958/u_vdp_command/ff_s8s9_sx_tmp_10_s7
14.597
14.968
u_v9958/u_vdp_command/ff_s8s9_sx_tmp_10_s12
15.221
15.683
u_v9958/u_vdp_command/ff_s8s9_sx_tmp_10_s0
16.195
=====
SETUP
2.246
16.043
18.289
u_v9958/u_vdp_register/reg_r1_disp_mode_1_s0
6.928
7.160
u_v9958/u_vdp_register/w_vdp_mode_is_highres_s
7.933
8.450
u_v9958/u_vdp_register/palette_addr_3_s3
8.962
9.517
u_v9958/u_vdp_command/n312_s0
10.729
11.284
u_v9958/u_vdp_command/n704_s0
11.958
12.507
u_v9958/u_vdp_command/n705_s0
12.507
12.542
u_v9958/u_vdp_command/n706_s0
12.542
12.577
u_v9958/u_vdp_command/n707_s0
12.577
12.612
u_v9958/u_vdp_command/n708_s0
12.612
12.648
u_v9958/u_vdp_command/n709_s0
12.648
12.683
u_v9958/u_vdp_command/ff_s8s9_sx_tmp_10_s9
13.813
14.184
u_v9958/u_vdp_command/ff_s8s9_sx_tmp_10_s7
14.597
14.968
u_v9958/u_vdp_command/ff_s8s9_sx_tmp_9_s5
15.221
15.683
u_v9958/u_vdp_command/ff_s8s9_sx_tmp_5_s0
16.043
=====
SETUP
2.246
16.043
18.289
u_v9958/u_vdp_register/reg_r1_disp_mode_1_s0
6.928
7.160
u_v9958/u_vdp_register/w_vdp_mode_is_highres_s
7.933
8.450
u_v9958/u_vdp_register/palette_addr_3_s3
8.962
9.517
u_v9958/u_vdp_command/n312_s0
10.729
11.284
u_v9958/u_vdp_command/n704_s0
11.958
12.507
u_v9958/u_vdp_command/n705_s0
12.507
12.542
u_v9958/u_vdp_command/n706_s0
12.542
12.577
u_v9958/u_vdp_command/n707_s0
12.577
12.612
u_v9958/u_vdp_command/n708_s0
12.612
12.648
u_v9958/u_vdp_command/n709_s0
12.648
12.683
u_v9958/u_vdp_command/ff_s8s9_sx_tmp_10_s9
13.813
14.184
u_v9958/u_vdp_command/ff_s8s9_sx_tmp_10_s7
14.597
14.968
u_v9958/u_vdp_command/ff_s8s9_sx_tmp_9_s5
15.221
15.683
u_v9958/u_vdp_command/ff_s8s9_sx_tmp_8_s0
16.043
=====
SETUP
2.411
15.878
18.289
u_v9958/u_vdp_register/reg_r1_disp_mode_1_s0
6.928
7.160
u_v9958/u_vdp_register/w_vdp_mode_is_highres_s
7.933
8.450
u_v9958/u_vdp_register/palette_addr_3_s3
8.962
9.517
u_v9958/u_vdp_command/n312_s0
10.729
11.284
u_v9958/u_vdp_command/n704_s0
11.958
12.507
u_v9958/u_vdp_command/n705_s0
12.507
12.542
u_v9958/u_vdp_command/n706_s0
12.542
12.577
u_v9958/u_vdp_command/n707_s0
12.577
12.612
u_v9958/u_vdp_command/n708_s0
12.612
12.648
u_v9958/u_vdp_command/n709_s0
12.648
12.683
u_v9958/u_vdp_command/n1790_s12
13.813
14.368
u_v9958/u_vdp_command/n1790_s9
14.615
15.185
u_v9958/u_vdp_command/n1790_s7
15.329
15.878
u_v9958/u_vdp_command/ff_state_0_s0
15.878
=====
SETUP
2.735
15.554
18.289
u_v9958/u_vdp_register/reg_r1_disp_mode_1_s0
6.928
7.160
u_v9958/u_vdp_command/n313_s3
8.141
8.696
u_v9958/u_vdp_command/n190_s1
9.125
9.578
u_v9958/u_vdp_command/n190_s0
10.361
10.916
u_v9958/u_vdp_command/n217_s0
11.329
11.846
u_v9958/u_vdp_command/n724_s
12.506
12.877
u_v9958/u_vdp_command/n723_s
12.877
12.913
u_v9958/u_vdp_command/n722_s
12.913
12.948
u_v9958/u_vdp_command/n721_s
12.948
12.983
u_v9958/u_vdp_command/n720_s
12.983
13.453
u_v9958/u_vdp_command/n1558_s27
14.016
14.571
u_v9958/u_vdp_command/n1558_s25
14.984
15.554
u_v9958/u_vdp_command/ff_s8s9_sx_tmp_5_s0
15.554
=====
SETUP
2.753
15.536
18.289
u_v9958/u_vdp_register/reg_r1_disp_mode_1_s0
6.928
7.160
u_v9958/u_vdp_command/n313_s3
8.141
8.696
u_v9958/u_vdp_graphic4567/n575_s8
9.125
9.496
u_v9958/u_vdp_command/n191_s2
10.231
10.684
u_v9958/u_vdp_command/n218_s0
11.405
11.776
u_v9958/u_vdp_command/n966_s
12.707
13.078
u_v9958/u_vdp_command/n965_s
13.078
13.114
u_v9958/u_vdp_command/n964_s
13.114
13.149
u_v9958/u_vdp_command/n963_s
13.149
13.184
u_v9958/u_vdp_command/n962_s
13.184
13.219
u_v9958/u_vdp_command/n961_s
13.219
13.254
u_v9958/u_vdp_command/n960_s
13.254
13.290
u_v9958/u_vdp_command/n959_s
13.290
13.760
u_v9958/u_vdp_command/n1576_s22
14.416
14.986
u_v9958/u_vdp_command/n1576_s21
14.987
15.536
u_v9958/u_vdp_command/ff_dx_tmp_7_s0
15.536
=====
SETUP
2.880
15.409
18.289
u_v9958/u_vdp_register/reg_r1_disp_mode_1_s0
6.928
7.160
u_v9958/u_vdp_command/n313_s3
8.141
8.696
u_v9958/u_vdp_graphic4567/n575_s8
9.125
9.496
u_v9958/u_vdp_command/n191_s2
10.231
10.684
u_v9958/u_vdp_command/n218_s0
11.405
11.776
u_v9958/u_vdp_command/n966_s
12.707
13.078
u_v9958/u_vdp_command/n965_s
13.078
13.114
u_v9958/u_vdp_command/n964_s
13.114
13.149
u_v9958/u_vdp_command/n963_s
13.149
13.184
u_v9958/u_vdp_command/n962_s
13.184
13.654
u_v9958/u_vdp_command/n1579_s22
14.310
14.859
u_v9958/u_vdp_command/n1579_s21
14.860
15.409
u_v9958/u_vdp_command/ff_dx_tmp_4_s0
15.409
=====
SETUP
2.911
15.378
18.289
u_v9958/u_vdp_register/reg_r1_disp_mode_1_s0
6.928
7.160
u_v9958/u_vdp_command/n313_s3
8.141
8.696
u_v9958/u_vdp_graphic4567/n575_s8
9.125
9.496
u_v9958/u_vdp_command/n191_s2
10.231
10.684
u_v9958/u_vdp_command/n218_s0
11.405
11.776
u_v9958/u_vdp_command/n966_s
12.707
13.078
u_v9958/u_vdp_command/n965_s
13.078
13.114
u_v9958/u_vdp_command/n964_s
13.114
13.149
u_v9958/u_vdp_command/n963_s
13.149
13.184
u_v9958/u_vdp_command/n962_s
13.184
13.219
u_v9958/u_vdp_command/n961_s
13.219
13.689
u_v9958/u_vdp_command/n1578_s22
14.345
14.915
u_v9958/u_vdp_command/n1578_s21
14.916
15.378
u_v9958/u_vdp_command/ff_dx_tmp_5_s0
15.378
=====
SETUP
2.913
15.376
18.289
u_v9958/u_vdp_register/reg_r1_disp_mode_1_s0
6.928
7.160
u_v9958/u_vdp_command/n313_s3
8.141
8.696
u_v9958/u_vdp_graphic4567/n575_s8
9.125
9.496
u_v9958/u_vdp_command/n191_s2
10.231
10.684
u_v9958/u_vdp_command/n218_s0
11.405
11.776
u_v9958/u_vdp_command/n966_s
12.707
13.078
u_v9958/u_vdp_command/n965_s
13.078
13.114
u_v9958/u_vdp_command/n964_s
13.114
13.149
u_v9958/u_vdp_command/n963_s
13.149
13.184
u_v9958/u_vdp_command/n962_s
13.184
13.219
u_v9958/u_vdp_command/n961_s
13.219
13.254
u_v9958/u_vdp_command/n960_s
13.254
13.290
u_v9958/u_vdp_command/n959_s
13.290
13.325
u_v9958/u_vdp_command/n958_s
13.325
13.795
u_v9958/u_vdp_command/n1575_s22
14.451
14.913
u_v9958/u_vdp_command/n1575_s21
14.914
15.376
u_v9958/u_vdp_command/ff_dx_tmp_8_s0
15.376
=====
SETUP
3.032
15.257
18.289
u_v9958/u_vdp_register/reg_r1_disp_mode_1_s0
6.928
7.160
u_v9958/u_vdp_command/n313_s3
8.141
8.696
u_v9958/u_vdp_command/n190_s1
9.125
9.578
u_v9958/u_vdp_command/n190_s0
10.361
10.916
u_v9958/u_vdp_command/n217_s0
11.329
11.846
u_v9958/u_vdp_command/n724_s
12.506
12.877
u_v9958/u_vdp_command/n723_s
12.877
12.913
u_v9958/u_vdp_command/n722_s
12.913
12.948
u_v9958/u_vdp_command/n721_s
12.948
12.983
u_v9958/u_vdp_command/n720_s
12.983
13.018
u_v9958/u_vdp_command/n719_s
13.018
13.053
u_v9958/u_vdp_command/n718_s
13.053
13.089
u_v9958/u_vdp_command/n717_s
13.089
13.559
u_v9958/u_vdp_command/n1555_s28
13.956
14.473
u_v9958/u_vdp_command/n1555_s26
14.886
15.257
u_v9958/u_vdp_command/ff_s8s9_sx_tmp_8_s0
15.257
=====
SETUP
3.104
15.185
18.289
u_v9958/u_vdp_register/reg_r1_disp_mode_1_s0
6.928
7.160
u_v9958/u_vdp_command/n313_s3
8.141
8.696
u_v9958/u_vdp_command/n190_s1
9.125
9.578
u_v9958/u_vdp_command/n190_s0
10.361
10.916
u_v9958/u_vdp_command/n217_s0
11.329
11.846
u_v9958/u_vdp_command/n724_s
12.506
12.877
u_v9958/u_vdp_command/n723_s
12.877
12.913
u_v9958/u_vdp_command/n722_s
12.913
12.948
u_v9958/u_vdp_command/n721_s
12.948
13.418
u_v9958/u_vdp_command/n1559_s27
13.831
14.202
u_v9958/u_vdp_command/n1559_s25
14.615
15.185
u_v9958/u_vdp_command/ff_s8s9_sx_tmp_4_s0
15.185
=====
HOLD
0.192
6.370
6.178
u_v9958/u_ssg/ff_v_cnt_in_frame_1_s0
6.168
6.370
u_v9958/u_vdp_lcd/dbuf/u_buf_odd/ff_imem_ff_imem_0_0_s
6.370
=====
HOLD
0.192
6.370
6.178
u_v9958/u_ssg/ff_v_cnt_in_frame_1_s0
6.168
6.370
u_v9958/u_vdp_lcd/dbuf/u_buf_even/ff_imem_ff_imem_0_0_s
6.370
=====
HOLD
0.205
6.491
6.286
u_v9958/u_vdp_register/u_palette_mem_rb/ff_adr_3_s0
6.168
6.369
u_v9958/u_vdp_register/u_palette_mem_rb/ff_block_ram_ff_block_ram_0_0_s
6.491
=====
HOLD
0.205
6.491
6.286
u_v9958/u_vdp_register/u_palette_mem_rb/ff_adr_2_s0
6.168
6.369
u_v9958/u_vdp_register/u_palette_mem_rb/ff_block_ram_ff_block_ram_0_0_s
6.491
=====
HOLD
0.207
6.493
6.286
u_v9958/u_vdp_register/u_palette_mem_rb/ff_adr_1_s0
6.168
6.370
u_v9958/u_vdp_register/u_palette_mem_rb/ff_block_ram_ff_block_ram_0_0_s
6.493
=====
HOLD
0.225
6.643
6.417
u_v9958/u_vdp_register/palette_data_g_in_0_s0
6.168
6.370
u_v9958/u_vdp_register/u_palette_mem_rb/ff_block_ram_ff_block_ram_0_0_s
6.643
=====
HOLD
0.313
6.491
6.178
u_v9958/u_sprite/ff_info_x_4_s0
6.168
6.369
u_v9958/u_sprite/u_sprite_info_ram/ff_memory_ff_memory_0_6_s
6.491
=====
HOLD
0.313
6.491
6.178
u_v9958/u_sprite/ff_info_x_3_s0
6.168
6.369
u_v9958/u_sprite/u_sprite_info_ram/ff_memory_ff_memory_0_6_s
6.491
=====
HOLD
0.313
6.491
6.178
u_v9958/u_sprite/ff_info_x_2_s0
6.168
6.369
u_v9958/u_sprite/u_sprite_info_ram/ff_memory_ff_memory_0_6_s
6.491
=====
HOLD
0.315
6.493
6.178
u_v9958/u_sprite/ff_info_color_2_s0
6.168
6.370
u_v9958/u_sprite/u_sprite_info_ram/ff_memory_ff_memory_0_1_s
6.493
=====
HOLD
0.322
6.501
6.179
u_v9958/u_vdp_colordec/w_video_b_vdp_3_s9
6.168
6.370
u_v9958/u_vdp_colordec/w_video_b_vdp_4_s0
6.501
=====
HOLD
0.351
6.769
6.417
u_v9958/u_vdp_register/palette_data_g_in_1_s0
6.168
6.370
u_v9958/u_vdp_register/u_palette_mem_rb/ff_block_ram_ff_block_ram_0_0_s
6.769
=====
HOLD
0.363
6.780
6.417
u_v9958/u_vdp_register/palette_data_g_in_2_s0
6.168
6.370
u_v9958/u_vdp_register/u_palette_mem_rb/ff_block_ram_ff_block_ram_0_0_s
6.780
=====
HOLD
0.363
6.780
6.417
u_v9958/u_vdp_register/palette_data_rb_in_5_s0
6.168
6.370
u_v9958/u_vdp_register/u_palette_mem_rb/ff_block_ram_ff_block_ram_0_0_s
6.780
=====
HOLD
0.363
6.780
6.417
u_v9958/u_vdp_register/palette_data_rb_in_1_s0
6.168
6.370
u_v9958/u_vdp_register/u_palette_mem_rb/ff_block_ram_ff_block_ram_0_0_s
6.780
=====
HOLD
0.366
6.652
6.286
u_debugger/ff_rom_address_13_s0
6.168
6.370
u_debugger/u_rom/ff_ram_ff_ram_0_3_s
6.652
=====
HOLD
0.417
6.726
6.309
u_v9958/u_sprite/ff_line_buf_draw_we_s0
6.168
6.369
u_v9958/u_sprite/w_ram_odd_we_s0
6.494
6.726
u_v9958/u_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s
6.726
=====
HOLD
0.417
6.726
6.309
u_v9958/u_sprite/ff_line_buf_draw_we_s0
6.168
6.369
u_v9958/u_sprite/w_ram_even_we_s0
6.494
6.726
u_v9958/u_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s
6.726
=====
HOLD
0.425
6.605
6.179
u_v9958/u_vdp_command/ff_r42r43_ny_7_s0
6.168
6.370
u_v9958/u_vdp_command/n1806_s0
6.373
6.605
u_v9958/u_vdp_command/ff_r42r43_ny_7_s0
6.605
=====
HOLD
0.425
6.605
6.179
u_v9958/u_vdp_register/vdp_r17_reg_num_5_s0
6.168
6.370
u_v9958/u_vdp_register/n1010_s0
6.373
6.605
u_v9958/u_vdp_register/vdp_r17_reg_num_5_s0
6.605
=====
HOLD
0.425
6.605
6.179
u_v9958/u_vdp_register/vdp_r16_pal_num_2_s0
6.168
6.370
u_v9958/u_vdp_register/n1039_s0
6.373
6.605
u_v9958/u_vdp_register/vdp_r16_pal_num_2_s0
6.605
=====
HOLD
0.425
6.605
6.179
u_v9958/u_sprite/u_drawing_to_line_buffer.ff_last_cc0_local_plane_num_0_s0
6.168
6.370
u_v9958/u_sprite/n1918_s3
6.373
6.605
u_v9958/u_sprite/u_drawing_to_line_buffer.ff_last_cc0_local_plane_num_0_s0
6.605
=====
HOLD
0.425
6.605
6.179
u_v9958/u_sprite/u_drawing_to_line_buffer.ff_cc0_found_s0
6.168
6.370
u_v9958/u_sprite/n1919_s2
6.373
6.605
u_v9958/u_sprite/u_drawing_to_line_buffer.ff_cc0_found_s0
6.605
=====
HOLD
0.425
6.605
6.179
u_v9958/u_sprite/ff_y_test_listup_addr_3_s0
6.168
6.370
u_v9958/u_sprite/n615_s2
6.373
6.605
u_v9958/u_sprite/ff_y_test_listup_addr_3_s0
6.605
=====
HOLD
0.425
6.605
6.179
u_v9958/u_vdp_graphic4567/ff_blink_clk_cnt_2_s0
6.168
6.370
u_v9958/u_vdp_graphic4567/n1088_s2
6.373
6.605
u_v9958/u_vdp_graphic4567/ff_blink_clk_cnt_2_s0
6.605
