Analysis & Synthesis report for mma_top
Mon May 18 17:33:53 2015
Quartus II Version 9.1 Build 222 10/21/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. State Machine - |mma_top|vga_controler:vga_controler_inst|cstate
 10. State Machine - |mma_top|pingpong_wr:pingpong_wr_inst|cstate
 11. Registers Removed During Synthesis
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for pllnrst:pllnrst_inst|pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated
 16. Source assignments for pingpong_fifo:pingpong_fifo_inst|fifo1_1:fifo1_1_inst|dcfifo:dcfifo_component
 17. Source assignments for pingpong_fifo:pingpong_fifo_inst|fifo1_1:fifo1_1_inst|dcfifo:dcfifo_component|dcfifo_2gi1:auto_generated
 18. Source assignments for pingpong_fifo:pingpong_fifo_inst|fifo1_1:fifo1_1_inst|dcfifo:dcfifo_component|dcfifo_2gi1:auto_generated|a_graycounter_u57:rdptr_g1p
 19. Source assignments for pingpong_fifo:pingpong_fifo_inst|fifo1_1:fifo1_1_inst|dcfifo:dcfifo_component|dcfifo_2gi1:auto_generated|a_graycounter_qjc:wrptr_g1p
 20. Source assignments for pingpong_fifo:pingpong_fifo_inst|fifo1_1:fifo1_1_inst|dcfifo:dcfifo_component|dcfifo_2gi1:auto_generated|a_graycounter_pjc:wrptr_gp
 21. Source assignments for pingpong_fifo:pingpong_fifo_inst|fifo1_1:fifo1_1_inst|dcfifo:dcfifo_component|dcfifo_2gi1:auto_generated|altsyncram_5l31:fifo_ram
 22. Source assignments for pingpong_fifo:pingpong_fifo_inst|fifo1_1:fifo1_1_inst|dcfifo:dcfifo_component|dcfifo_2gi1:auto_generated|alt_synch_pipe_uld:rs_dgwp
 23. Source assignments for pingpong_fifo:pingpong_fifo_inst|fifo1_1:fifo1_1_inst|dcfifo:dcfifo_component|dcfifo_2gi1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe5
 24. Source assignments for pingpong_fifo:pingpong_fifo_inst|fifo1_1:fifo1_1_inst|dcfifo:dcfifo_component|dcfifo_2gi1:auto_generated|dffpipe_qe9:ws_brp
 25. Source assignments for pingpong_fifo:pingpong_fifo_inst|fifo1_1:fifo1_1_inst|dcfifo:dcfifo_component|dcfifo_2gi1:auto_generated|dffpipe_qe9:ws_bwp
 26. Source assignments for pingpong_fifo:pingpong_fifo_inst|fifo1_1:fifo1_1_inst|dcfifo:dcfifo_component|dcfifo_2gi1:auto_generated|alt_synch_pipe_vld:ws_dgrp
 27. Source assignments for pingpong_fifo:pingpong_fifo_inst|fifo1_1:fifo1_1_inst|dcfifo:dcfifo_component|dcfifo_2gi1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ue9:dffpipe8
 28. Source assignments for pingpong_fifo:pingpong_fifo_inst|fifo1_2:fifo1_2_inst|dcfifo:dcfifo_component
 29. Source assignments for pingpong_fifo:pingpong_fifo_inst|fifo1_2:fifo1_2_inst|dcfifo:dcfifo_component|dcfifo_2gi1:auto_generated
 30. Source assignments for pingpong_fifo:pingpong_fifo_inst|fifo1_2:fifo1_2_inst|dcfifo:dcfifo_component|dcfifo_2gi1:auto_generated|a_graycounter_u57:rdptr_g1p
 31. Source assignments for pingpong_fifo:pingpong_fifo_inst|fifo1_2:fifo1_2_inst|dcfifo:dcfifo_component|dcfifo_2gi1:auto_generated|a_graycounter_qjc:wrptr_g1p
 32. Source assignments for pingpong_fifo:pingpong_fifo_inst|fifo1_2:fifo1_2_inst|dcfifo:dcfifo_component|dcfifo_2gi1:auto_generated|a_graycounter_pjc:wrptr_gp
 33. Source assignments for pingpong_fifo:pingpong_fifo_inst|fifo1_2:fifo1_2_inst|dcfifo:dcfifo_component|dcfifo_2gi1:auto_generated|altsyncram_5l31:fifo_ram
 34. Source assignments for pingpong_fifo:pingpong_fifo_inst|fifo1_2:fifo1_2_inst|dcfifo:dcfifo_component|dcfifo_2gi1:auto_generated|alt_synch_pipe_uld:rs_dgwp
 35. Source assignments for pingpong_fifo:pingpong_fifo_inst|fifo1_2:fifo1_2_inst|dcfifo:dcfifo_component|dcfifo_2gi1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe5
 36. Source assignments for pingpong_fifo:pingpong_fifo_inst|fifo1_2:fifo1_2_inst|dcfifo:dcfifo_component|dcfifo_2gi1:auto_generated|dffpipe_qe9:ws_brp
 37. Source assignments for pingpong_fifo:pingpong_fifo_inst|fifo1_2:fifo1_2_inst|dcfifo:dcfifo_component|dcfifo_2gi1:auto_generated|dffpipe_qe9:ws_bwp
 38. Source assignments for pingpong_fifo:pingpong_fifo_inst|fifo1_2:fifo1_2_inst|dcfifo:dcfifo_component|dcfifo_2gi1:auto_generated|alt_synch_pipe_vld:ws_dgrp
 39. Source assignments for pingpong_fifo:pingpong_fifo_inst|fifo1_2:fifo1_2_inst|dcfifo:dcfifo_component|dcfifo_2gi1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ue9:dffpipe8
 40. Source assignments for pingpong_fifo:pingpong_fifo_inst|fifo2_1:fifo2_1_inst|dcfifo:dcfifo_component
 41. Source assignments for pingpong_fifo:pingpong_fifo_inst|fifo2_1:fifo2_1_inst|dcfifo:dcfifo_component|dcfifo_2gi1:auto_generated
 42. Source assignments for pingpong_fifo:pingpong_fifo_inst|fifo2_1:fifo2_1_inst|dcfifo:dcfifo_component|dcfifo_2gi1:auto_generated|a_graycounter_u57:rdptr_g1p
 43. Source assignments for pingpong_fifo:pingpong_fifo_inst|fifo2_1:fifo2_1_inst|dcfifo:dcfifo_component|dcfifo_2gi1:auto_generated|a_graycounter_qjc:wrptr_g1p
 44. Source assignments for pingpong_fifo:pingpong_fifo_inst|fifo2_1:fifo2_1_inst|dcfifo:dcfifo_component|dcfifo_2gi1:auto_generated|a_graycounter_pjc:wrptr_gp
 45. Source assignments for pingpong_fifo:pingpong_fifo_inst|fifo2_1:fifo2_1_inst|dcfifo:dcfifo_component|dcfifo_2gi1:auto_generated|altsyncram_5l31:fifo_ram
 46. Source assignments for pingpong_fifo:pingpong_fifo_inst|fifo2_1:fifo2_1_inst|dcfifo:dcfifo_component|dcfifo_2gi1:auto_generated|alt_synch_pipe_uld:rs_dgwp
 47. Source assignments for pingpong_fifo:pingpong_fifo_inst|fifo2_1:fifo2_1_inst|dcfifo:dcfifo_component|dcfifo_2gi1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe5
 48. Source assignments for pingpong_fifo:pingpong_fifo_inst|fifo2_1:fifo2_1_inst|dcfifo:dcfifo_component|dcfifo_2gi1:auto_generated|dffpipe_qe9:ws_brp
 49. Source assignments for pingpong_fifo:pingpong_fifo_inst|fifo2_1:fifo2_1_inst|dcfifo:dcfifo_component|dcfifo_2gi1:auto_generated|dffpipe_qe9:ws_bwp
 50. Source assignments for pingpong_fifo:pingpong_fifo_inst|fifo2_1:fifo2_1_inst|dcfifo:dcfifo_component|dcfifo_2gi1:auto_generated|alt_synch_pipe_vld:ws_dgrp
 51. Source assignments for pingpong_fifo:pingpong_fifo_inst|fifo2_1:fifo2_1_inst|dcfifo:dcfifo_component|dcfifo_2gi1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ue9:dffpipe8
 52. Source assignments for pingpong_fifo:pingpong_fifo_inst|fifo2_2:fifo2_2_inst|dcfifo:dcfifo_component
 53. Source assignments for pingpong_fifo:pingpong_fifo_inst|fifo2_2:fifo2_2_inst|dcfifo:dcfifo_component|dcfifo_2gi1:auto_generated
 54. Source assignments for pingpong_fifo:pingpong_fifo_inst|fifo2_2:fifo2_2_inst|dcfifo:dcfifo_component|dcfifo_2gi1:auto_generated|a_graycounter_u57:rdptr_g1p
 55. Source assignments for pingpong_fifo:pingpong_fifo_inst|fifo2_2:fifo2_2_inst|dcfifo:dcfifo_component|dcfifo_2gi1:auto_generated|a_graycounter_qjc:wrptr_g1p
 56. Source assignments for pingpong_fifo:pingpong_fifo_inst|fifo2_2:fifo2_2_inst|dcfifo:dcfifo_component|dcfifo_2gi1:auto_generated|a_graycounter_pjc:wrptr_gp
 57. Source assignments for pingpong_fifo:pingpong_fifo_inst|fifo2_2:fifo2_2_inst|dcfifo:dcfifo_component|dcfifo_2gi1:auto_generated|altsyncram_5l31:fifo_ram
 58. Source assignments for pingpong_fifo:pingpong_fifo_inst|fifo2_2:fifo2_2_inst|dcfifo:dcfifo_component|dcfifo_2gi1:auto_generated|alt_synch_pipe_uld:rs_dgwp
 59. Source assignments for pingpong_fifo:pingpong_fifo_inst|fifo2_2:fifo2_2_inst|dcfifo:dcfifo_component|dcfifo_2gi1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe5
 60. Source assignments for pingpong_fifo:pingpong_fifo_inst|fifo2_2:fifo2_2_inst|dcfifo:dcfifo_component|dcfifo_2gi1:auto_generated|dffpipe_qe9:ws_brp
 61. Source assignments for pingpong_fifo:pingpong_fifo_inst|fifo2_2:fifo2_2_inst|dcfifo:dcfifo_component|dcfifo_2gi1:auto_generated|dffpipe_qe9:ws_bwp
 62. Source assignments for pingpong_fifo:pingpong_fifo_inst|fifo2_2:fifo2_2_inst|dcfifo:dcfifo_component|dcfifo_2gi1:auto_generated|alt_synch_pipe_vld:ws_dgrp
 63. Source assignments for pingpong_fifo:pingpong_fifo_inst|fifo2_2:fifo2_2_inst|dcfifo:dcfifo_component|dcfifo_2gi1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ue9:dffpipe8
 64. Parameter Settings for User Entity Instance: pllnrst:pllnrst_inst|pll:pll_inst|altpll:altpll_component
 65. Parameter Settings for User Entity Instance: pingpong_wr:pingpong_wr_inst
 66. Parameter Settings for User Entity Instance: pingpong_fifo:pingpong_fifo_inst|fifo1_1:fifo1_1_inst|dcfifo:dcfifo_component
 67. Parameter Settings for User Entity Instance: pingpong_fifo:pingpong_fifo_inst|fifo1_2:fifo1_2_inst|dcfifo:dcfifo_component
 68. Parameter Settings for User Entity Instance: pingpong_fifo:pingpong_fifo_inst|fifo2_1:fifo2_1_inst|dcfifo:dcfifo_component
 69. Parameter Settings for User Entity Instance: pingpong_fifo:pingpong_fifo_inst|fifo2_2:fifo2_2_inst|dcfifo:dcfifo_component
 70. Parameter Settings for User Entity Instance: vga_controler:vga_controler_inst
 71. altpll Parameter Settings by Entity Instance
 72. dcfifo Parameter Settings by Entity Instance
 73. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                 ;
+------------------------------------+-----------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon May 18 17:33:53 2015   ;
; Quartus II Version                 ; 9.1 Build 222 10/21/2009 SJ Web Edition ;
; Revision Name                      ; mma_top                                 ;
; Top-level Entity Name              ; mma_top                                 ;
; Family                             ; Cyclone III                             ;
; Total logic elements               ; 938                                     ;
;     Total combinational functions  ; 617                                     ;
;     Dedicated logic registers      ; 733                                     ;
; Total registers                    ; 733                                     ;
; Total pins                         ; 89                                      ;
; Total virtual pins                 ; 0                                       ;
; Total memory bits                  ; 196,608                                 ;
; Embedded Multiplier 9-bit elements ; 0                                       ;
; Total PLLs                         ; 1                                       ;
+------------------------------------+-----------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP3C25Q240C8       ;                    ;
; Top-level entity name                                                      ; mma_top            ; mma_top            ;
; Family name                                                                ; Cyclone III        ; Stratix II         ;
; Type of Retiming Performed During Resynthesis                              ; Full               ;                    ;
; Resynthesis Optimization Effort                                            ; Normal             ;                    ;
; Physical Synthesis Level for Resynthesis                                   ; Normal             ;                    ;
; Use Generated Physical Constraints File                                    ; On                 ;                    ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Show Parameter Settings Tables in Synthesis Report                         ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 100                ; 100                ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                      ;
+----------------------------------+-----------------+------------------------------+---------------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                            ;
+----------------------------------+-----------------+------------------------------+---------------------------------------------------------+
; pingpong_wr.v                    ; yes             ; User Verilog HDL File        ; E:/myverilog/mma_top1/pingpong_wr.v                     ;
; pingpong_fifo.v                  ; yes             ; User Verilog HDL File        ; E:/myverilog/mma_top1/pingpong_fifo.v                   ;
; input_sync.v                     ; yes             ; User Verilog HDL File        ; E:/myverilog/mma_top1/input_sync.v                      ;
; vga_controler.v                  ; yes             ; User Verilog HDL File        ; E:/myverilog/mma_top1/vga_controler.v                   ;
; mma_top.v                        ; yes             ; User Verilog HDL File        ; E:/myverilog/mma_top1/mma_top.v                         ;
; pllnrst.v                        ; yes             ; User Verilog HDL File        ; E:/myverilog/mma_top1/pllnrst.v                         ;
; pll.v                            ; yes             ; User Wizard-Generated File   ; E:/myverilog/mma_top1/pll.v                             ;
; fifo1_1.v                        ; yes             ; User Wizard-Generated File   ; E:/myverilog/mma_top1/fifo1_1.v                         ;
; fifo1_2.v                        ; yes             ; User Wizard-Generated File   ; E:/myverilog/mma_top1/fifo1_2.v                         ;
; fifo2_1.v                        ; yes             ; User Wizard-Generated File   ; E:/myverilog/mma_top1/fifo2_1.v                         ;
; fifo2_2.v                        ; yes             ; User Wizard-Generated File   ; E:/myverilog/mma_top1/fifo2_2.v                         ;
; altpll.tdf                       ; yes             ; Megafunction                 ; d:/altera/91/quartus/libraries/megafunctions/altpll.tdf ;
; db/pll_altpll.v                  ; yes             ; Auto-Generated Megafunction  ; E:/myverilog/mma_top1/db/pll_altpll.v                   ;
; dcfifo.tdf                       ; yes             ; Megafunction                 ; d:/altera/91/quartus/libraries/megafunctions/dcfifo.tdf ;
; db/dcfifo_2gi1.tdf               ; yes             ; Auto-Generated Megafunction  ; E:/myverilog/mma_top1/db/dcfifo_2gi1.tdf                ;
; db/a_gray2bin_vgb.tdf            ; yes             ; Auto-Generated Megafunction  ; E:/myverilog/mma_top1/db/a_gray2bin_vgb.tdf             ;
; db/a_graycounter_u57.tdf         ; yes             ; Auto-Generated Megafunction  ; E:/myverilog/mma_top1/db/a_graycounter_u57.tdf          ;
; db/a_graycounter_qjc.tdf         ; yes             ; Auto-Generated Megafunction  ; E:/myverilog/mma_top1/db/a_graycounter_qjc.tdf          ;
; db/a_graycounter_pjc.tdf         ; yes             ; Auto-Generated Megafunction  ; E:/myverilog/mma_top1/db/a_graycounter_pjc.tdf          ;
; db/altsyncram_5l31.tdf           ; yes             ; Auto-Generated Megafunction  ; E:/myverilog/mma_top1/db/altsyncram_5l31.tdf            ;
; db/alt_synch_pipe_uld.tdf        ; yes             ; Auto-Generated Megafunction  ; E:/myverilog/mma_top1/db/alt_synch_pipe_uld.tdf         ;
; db/dffpipe_te9.tdf               ; yes             ; Auto-Generated Megafunction  ; E:/myverilog/mma_top1/db/dffpipe_te9.tdf                ;
; db/dffpipe_qe9.tdf               ; yes             ; Auto-Generated Megafunction  ; E:/myverilog/mma_top1/db/dffpipe_qe9.tdf                ;
; db/alt_synch_pipe_vld.tdf        ; yes             ; Auto-Generated Megafunction  ; E:/myverilog/mma_top1/db/alt_synch_pipe_vld.tdf         ;
; db/dffpipe_ue9.tdf               ; yes             ; Auto-Generated Megafunction  ; E:/myverilog/mma_top1/db/dffpipe_ue9.tdf                ;
; db/cmpr_g66.tdf                  ; yes             ; Auto-Generated Megafunction  ; E:/myverilog/mma_top1/db/cmpr_g66.tdf                   ;
+----------------------------------+-----------------+------------------------------+---------------------------------------------------------+


+----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary              ;
+---------------------------------------------+------------+
; Resource                                    ; Usage      ;
+---------------------------------------------+------------+
; Estimated Total logic elements              ; 938        ;
;                                             ;            ;
; Total combinational functions               ; 617        ;
; Logic element usage by number of LUT inputs ;            ;
;     -- 4 input functions                    ; 331        ;
;     -- 3 input functions                    ; 176        ;
;     -- <=2 input functions                  ; 110        ;
;                                             ;            ;
; Logic elements by mode                      ;            ;
;     -- normal mode                          ; 558        ;
;     -- arithmetic mode                      ; 59         ;
;                                             ;            ;
; Total registers                             ; 733        ;
;     -- Dedicated logic registers            ; 733        ;
;     -- I/O registers                        ; 0          ;
;                                             ;            ;
; I/O pins                                    ; 89         ;
; Total memory bits                           ; 196608     ;
; Total PLLs                                  ; 1          ;
; Maximum fan-out node                        ; oclk~input ;
; Maximum fan-out                             ; 536        ;
; Total fan-out                               ; 7200       ;
; Average fan-out                             ; 4.43       ;
+---------------------------------------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                             ;
+--------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                       ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                               ; Library Name ;
+--------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |mma_top                                         ; 617 (0)           ; 733 (0)      ; 196608      ; 0            ; 0       ; 0         ; 89   ; 0            ; |mma_top                                                                                                                                                          ; work         ;
;    |input_sync:input_sync_inst|                  ; 1 (1)             ; 27 (27)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mma_top|input_sync:input_sync_inst                                                                                                                               ;              ;
;    |pingpong_fifo:pingpong_fifo_inst|            ; 503 (155)         ; 608 (104)    ; 196608      ; 0            ; 0       ; 0         ; 0    ; 0            ; |mma_top|pingpong_fifo:pingpong_fifo_inst                                                                                                                         ;              ;
;       |fifo1_1:fifo1_1_inst|                     ; 87 (0)            ; 126 (0)      ; 49152       ; 0            ; 0       ; 0         ; 0    ; 0            ; |mma_top|pingpong_fifo:pingpong_fifo_inst|fifo1_1:fifo1_1_inst                                                                                                    ;              ;
;          |dcfifo:dcfifo_component|               ; 87 (0)            ; 126 (0)      ; 49152       ; 0            ; 0       ; 0         ; 0    ; 0            ; |mma_top|pingpong_fifo:pingpong_fifo_inst|fifo1_1:fifo1_1_inst|dcfifo:dcfifo_component                                                                            ;              ;
;             |dcfifo_2gi1:auto_generated|         ; 87 (13)           ; 126 (24)     ; 49152       ; 0            ; 0       ; 0         ; 0    ; 0            ; |mma_top|pingpong_fifo:pingpong_fifo_inst|fifo1_1:fifo1_1_inst|dcfifo:dcfifo_component|dcfifo_2gi1:auto_generated                                                 ;              ;
;                |a_gray2bin_vgb:wrptr_g_gray2bin| ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mma_top|pingpong_fifo:pingpong_fifo_inst|fifo1_1:fifo1_1_inst|dcfifo:dcfifo_component|dcfifo_2gi1:auto_generated|a_gray2bin_vgb:wrptr_g_gray2bin                 ;              ;
;                |a_gray2bin_vgb:ws_dgrp_gray2bin| ; 11 (11)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mma_top|pingpong_fifo:pingpong_fifo_inst|fifo1_1:fifo1_1_inst|dcfifo:dcfifo_component|dcfifo_2gi1:auto_generated|a_gray2bin_vgb:ws_dgrp_gray2bin                 ;              ;
;                |a_graycounter_pjc:wrptr_gp|      ; 24 (24)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mma_top|pingpong_fifo:pingpong_fifo_inst|fifo1_1:fifo1_1_inst|dcfifo:dcfifo_component|dcfifo_2gi1:auto_generated|a_graycounter_pjc:wrptr_gp                      ;              ;
;                |a_graycounter_u57:rdptr_g1p|     ; 24 (24)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mma_top|pingpong_fifo:pingpong_fifo_inst|fifo1_1:fifo1_1_inst|dcfifo:dcfifo_component|dcfifo_2gi1:auto_generated|a_graycounter_u57:rdptr_g1p                     ;              ;
;                |alt_synch_pipe_uld:rs_dgwp|      ; 0 (0)             ; 24 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mma_top|pingpong_fifo:pingpong_fifo_inst|fifo1_1:fifo1_1_inst|dcfifo:dcfifo_component|dcfifo_2gi1:auto_generated|alt_synch_pipe_uld:rs_dgwp                      ;              ;
;                   |dffpipe_te9:dffpipe5|         ; 0 (0)             ; 24 (24)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mma_top|pingpong_fifo:pingpong_fifo_inst|fifo1_1:fifo1_1_inst|dcfifo:dcfifo_component|dcfifo_2gi1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe5 ;              ;
;                |alt_synch_pipe_vld:ws_dgrp|      ; 0 (0)             ; 24 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mma_top|pingpong_fifo:pingpong_fifo_inst|fifo1_1:fifo1_1_inst|dcfifo:dcfifo_component|dcfifo_2gi1:auto_generated|alt_synch_pipe_vld:ws_dgrp                      ;              ;
;                   |dffpipe_ue9:dffpipe8|         ; 0 (0)             ; 24 (24)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mma_top|pingpong_fifo:pingpong_fifo_inst|fifo1_1:fifo1_1_inst|dcfifo:dcfifo_component|dcfifo_2gi1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ue9:dffpipe8 ;              ;
;                |altsyncram_5l31:fifo_ram|        ; 0 (0)             ; 0 (0)        ; 49152       ; 0            ; 0       ; 0         ; 0    ; 0            ; |mma_top|pingpong_fifo:pingpong_fifo_inst|fifo1_1:fifo1_1_inst|dcfifo:dcfifo_component|dcfifo_2gi1:auto_generated|altsyncram_5l31:fifo_ram                        ;              ;
;                |cmpr_g66:wrfull_eq_comp|         ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mma_top|pingpong_fifo:pingpong_fifo_inst|fifo1_1:fifo1_1_inst|dcfifo:dcfifo_component|dcfifo_2gi1:auto_generated|cmpr_g66:wrfull_eq_comp                         ;              ;
;                |dffpipe_qe9:ws_brp|              ; 0 (0)             ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mma_top|pingpong_fifo:pingpong_fifo_inst|fifo1_1:fifo1_1_inst|dcfifo:dcfifo_component|dcfifo_2gi1:auto_generated|dffpipe_qe9:ws_brp                              ;              ;
;                |dffpipe_qe9:ws_bwp|              ; 0 (0)             ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mma_top|pingpong_fifo:pingpong_fifo_inst|fifo1_1:fifo1_1_inst|dcfifo:dcfifo_component|dcfifo_2gi1:auto_generated|dffpipe_qe9:ws_bwp                              ;              ;
;       |fifo1_2:fifo1_2_inst|                     ; 87 (0)            ; 126 (0)      ; 49152       ; 0            ; 0       ; 0         ; 0    ; 0            ; |mma_top|pingpong_fifo:pingpong_fifo_inst|fifo1_2:fifo1_2_inst                                                                                                    ;              ;
;          |dcfifo:dcfifo_component|               ; 87 (0)            ; 126 (0)      ; 49152       ; 0            ; 0       ; 0         ; 0    ; 0            ; |mma_top|pingpong_fifo:pingpong_fifo_inst|fifo1_2:fifo1_2_inst|dcfifo:dcfifo_component                                                                            ;              ;
;             |dcfifo_2gi1:auto_generated|         ; 87 (13)           ; 126 (24)     ; 49152       ; 0            ; 0       ; 0         ; 0    ; 0            ; |mma_top|pingpong_fifo:pingpong_fifo_inst|fifo1_2:fifo1_2_inst|dcfifo:dcfifo_component|dcfifo_2gi1:auto_generated                                                 ;              ;
;                |a_gray2bin_vgb:wrptr_g_gray2bin| ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mma_top|pingpong_fifo:pingpong_fifo_inst|fifo1_2:fifo1_2_inst|dcfifo:dcfifo_component|dcfifo_2gi1:auto_generated|a_gray2bin_vgb:wrptr_g_gray2bin                 ;              ;
;                |a_gray2bin_vgb:ws_dgrp_gray2bin| ; 11 (11)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mma_top|pingpong_fifo:pingpong_fifo_inst|fifo1_2:fifo1_2_inst|dcfifo:dcfifo_component|dcfifo_2gi1:auto_generated|a_gray2bin_vgb:ws_dgrp_gray2bin                 ;              ;
;                |a_graycounter_pjc:wrptr_gp|      ; 24 (24)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mma_top|pingpong_fifo:pingpong_fifo_inst|fifo1_2:fifo1_2_inst|dcfifo:dcfifo_component|dcfifo_2gi1:auto_generated|a_graycounter_pjc:wrptr_gp                      ;              ;
;                |a_graycounter_u57:rdptr_g1p|     ; 24 (24)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mma_top|pingpong_fifo:pingpong_fifo_inst|fifo1_2:fifo1_2_inst|dcfifo:dcfifo_component|dcfifo_2gi1:auto_generated|a_graycounter_u57:rdptr_g1p                     ;              ;
;                |alt_synch_pipe_uld:rs_dgwp|      ; 0 (0)             ; 24 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mma_top|pingpong_fifo:pingpong_fifo_inst|fifo1_2:fifo1_2_inst|dcfifo:dcfifo_component|dcfifo_2gi1:auto_generated|alt_synch_pipe_uld:rs_dgwp                      ;              ;
;                   |dffpipe_te9:dffpipe5|         ; 0 (0)             ; 24 (24)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mma_top|pingpong_fifo:pingpong_fifo_inst|fifo1_2:fifo1_2_inst|dcfifo:dcfifo_component|dcfifo_2gi1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe5 ;              ;
;                |alt_synch_pipe_vld:ws_dgrp|      ; 0 (0)             ; 24 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mma_top|pingpong_fifo:pingpong_fifo_inst|fifo1_2:fifo1_2_inst|dcfifo:dcfifo_component|dcfifo_2gi1:auto_generated|alt_synch_pipe_vld:ws_dgrp                      ;              ;
;                   |dffpipe_ue9:dffpipe8|         ; 0 (0)             ; 24 (24)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mma_top|pingpong_fifo:pingpong_fifo_inst|fifo1_2:fifo1_2_inst|dcfifo:dcfifo_component|dcfifo_2gi1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ue9:dffpipe8 ;              ;
;                |altsyncram_5l31:fifo_ram|        ; 0 (0)             ; 0 (0)        ; 49152       ; 0            ; 0       ; 0         ; 0    ; 0            ; |mma_top|pingpong_fifo:pingpong_fifo_inst|fifo1_2:fifo1_2_inst|dcfifo:dcfifo_component|dcfifo_2gi1:auto_generated|altsyncram_5l31:fifo_ram                        ;              ;
;                |cmpr_g66:wrfull_eq_comp|         ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mma_top|pingpong_fifo:pingpong_fifo_inst|fifo1_2:fifo1_2_inst|dcfifo:dcfifo_component|dcfifo_2gi1:auto_generated|cmpr_g66:wrfull_eq_comp                         ;              ;
;                |dffpipe_qe9:ws_brp|              ; 0 (0)             ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mma_top|pingpong_fifo:pingpong_fifo_inst|fifo1_2:fifo1_2_inst|dcfifo:dcfifo_component|dcfifo_2gi1:auto_generated|dffpipe_qe9:ws_brp                              ;              ;
;                |dffpipe_qe9:ws_bwp|              ; 0 (0)             ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mma_top|pingpong_fifo:pingpong_fifo_inst|fifo1_2:fifo1_2_inst|dcfifo:dcfifo_component|dcfifo_2gi1:auto_generated|dffpipe_qe9:ws_bwp                              ;              ;
;       |fifo2_1:fifo2_1_inst|                     ; 87 (0)            ; 126 (0)      ; 49152       ; 0            ; 0       ; 0         ; 0    ; 0            ; |mma_top|pingpong_fifo:pingpong_fifo_inst|fifo2_1:fifo2_1_inst                                                                                                    ;              ;
;          |dcfifo:dcfifo_component|               ; 87 (0)            ; 126 (0)      ; 49152       ; 0            ; 0       ; 0         ; 0    ; 0            ; |mma_top|pingpong_fifo:pingpong_fifo_inst|fifo2_1:fifo2_1_inst|dcfifo:dcfifo_component                                                                            ;              ;
;             |dcfifo_2gi1:auto_generated|         ; 87 (13)           ; 126 (24)     ; 49152       ; 0            ; 0       ; 0         ; 0    ; 0            ; |mma_top|pingpong_fifo:pingpong_fifo_inst|fifo2_1:fifo2_1_inst|dcfifo:dcfifo_component|dcfifo_2gi1:auto_generated                                                 ;              ;
;                |a_gray2bin_vgb:wrptr_g_gray2bin| ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mma_top|pingpong_fifo:pingpong_fifo_inst|fifo2_1:fifo2_1_inst|dcfifo:dcfifo_component|dcfifo_2gi1:auto_generated|a_gray2bin_vgb:wrptr_g_gray2bin                 ;              ;
;                |a_gray2bin_vgb:ws_dgrp_gray2bin| ; 11 (11)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mma_top|pingpong_fifo:pingpong_fifo_inst|fifo2_1:fifo2_1_inst|dcfifo:dcfifo_component|dcfifo_2gi1:auto_generated|a_gray2bin_vgb:ws_dgrp_gray2bin                 ;              ;
;                |a_graycounter_pjc:wrptr_gp|      ; 24 (24)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mma_top|pingpong_fifo:pingpong_fifo_inst|fifo2_1:fifo2_1_inst|dcfifo:dcfifo_component|dcfifo_2gi1:auto_generated|a_graycounter_pjc:wrptr_gp                      ;              ;
;                |a_graycounter_u57:rdptr_g1p|     ; 24 (24)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mma_top|pingpong_fifo:pingpong_fifo_inst|fifo2_1:fifo2_1_inst|dcfifo:dcfifo_component|dcfifo_2gi1:auto_generated|a_graycounter_u57:rdptr_g1p                     ;              ;
;                |alt_synch_pipe_uld:rs_dgwp|      ; 0 (0)             ; 24 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mma_top|pingpong_fifo:pingpong_fifo_inst|fifo2_1:fifo2_1_inst|dcfifo:dcfifo_component|dcfifo_2gi1:auto_generated|alt_synch_pipe_uld:rs_dgwp                      ;              ;
;                   |dffpipe_te9:dffpipe5|         ; 0 (0)             ; 24 (24)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mma_top|pingpong_fifo:pingpong_fifo_inst|fifo2_1:fifo2_1_inst|dcfifo:dcfifo_component|dcfifo_2gi1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe5 ;              ;
;                |alt_synch_pipe_vld:ws_dgrp|      ; 0 (0)             ; 24 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mma_top|pingpong_fifo:pingpong_fifo_inst|fifo2_1:fifo2_1_inst|dcfifo:dcfifo_component|dcfifo_2gi1:auto_generated|alt_synch_pipe_vld:ws_dgrp                      ;              ;
;                   |dffpipe_ue9:dffpipe8|         ; 0 (0)             ; 24 (24)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mma_top|pingpong_fifo:pingpong_fifo_inst|fifo2_1:fifo2_1_inst|dcfifo:dcfifo_component|dcfifo_2gi1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ue9:dffpipe8 ;              ;
;                |altsyncram_5l31:fifo_ram|        ; 0 (0)             ; 0 (0)        ; 49152       ; 0            ; 0       ; 0         ; 0    ; 0            ; |mma_top|pingpong_fifo:pingpong_fifo_inst|fifo2_1:fifo2_1_inst|dcfifo:dcfifo_component|dcfifo_2gi1:auto_generated|altsyncram_5l31:fifo_ram                        ;              ;
;                |cmpr_g66:wrfull_eq_comp|         ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mma_top|pingpong_fifo:pingpong_fifo_inst|fifo2_1:fifo2_1_inst|dcfifo:dcfifo_component|dcfifo_2gi1:auto_generated|cmpr_g66:wrfull_eq_comp                         ;              ;
;                |dffpipe_qe9:ws_brp|              ; 0 (0)             ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mma_top|pingpong_fifo:pingpong_fifo_inst|fifo2_1:fifo2_1_inst|dcfifo:dcfifo_component|dcfifo_2gi1:auto_generated|dffpipe_qe9:ws_brp                              ;              ;
;                |dffpipe_qe9:ws_bwp|              ; 0 (0)             ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mma_top|pingpong_fifo:pingpong_fifo_inst|fifo2_1:fifo2_1_inst|dcfifo:dcfifo_component|dcfifo_2gi1:auto_generated|dffpipe_qe9:ws_bwp                              ;              ;
;       |fifo2_2:fifo2_2_inst|                     ; 87 (0)            ; 126 (0)      ; 49152       ; 0            ; 0       ; 0         ; 0    ; 0            ; |mma_top|pingpong_fifo:pingpong_fifo_inst|fifo2_2:fifo2_2_inst                                                                                                    ;              ;
;          |dcfifo:dcfifo_component|               ; 87 (0)            ; 126 (0)      ; 49152       ; 0            ; 0       ; 0         ; 0    ; 0            ; |mma_top|pingpong_fifo:pingpong_fifo_inst|fifo2_2:fifo2_2_inst|dcfifo:dcfifo_component                                                                            ;              ;
;             |dcfifo_2gi1:auto_generated|         ; 87 (13)           ; 126 (24)     ; 49152       ; 0            ; 0       ; 0         ; 0    ; 0            ; |mma_top|pingpong_fifo:pingpong_fifo_inst|fifo2_2:fifo2_2_inst|dcfifo:dcfifo_component|dcfifo_2gi1:auto_generated                                                 ;              ;
;                |a_gray2bin_vgb:wrptr_g_gray2bin| ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mma_top|pingpong_fifo:pingpong_fifo_inst|fifo2_2:fifo2_2_inst|dcfifo:dcfifo_component|dcfifo_2gi1:auto_generated|a_gray2bin_vgb:wrptr_g_gray2bin                 ;              ;
;                |a_gray2bin_vgb:ws_dgrp_gray2bin| ; 11 (11)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mma_top|pingpong_fifo:pingpong_fifo_inst|fifo2_2:fifo2_2_inst|dcfifo:dcfifo_component|dcfifo_2gi1:auto_generated|a_gray2bin_vgb:ws_dgrp_gray2bin                 ;              ;
;                |a_graycounter_pjc:wrptr_gp|      ; 24 (24)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mma_top|pingpong_fifo:pingpong_fifo_inst|fifo2_2:fifo2_2_inst|dcfifo:dcfifo_component|dcfifo_2gi1:auto_generated|a_graycounter_pjc:wrptr_gp                      ;              ;
;                |a_graycounter_u57:rdptr_g1p|     ; 24 (24)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mma_top|pingpong_fifo:pingpong_fifo_inst|fifo2_2:fifo2_2_inst|dcfifo:dcfifo_component|dcfifo_2gi1:auto_generated|a_graycounter_u57:rdptr_g1p                     ;              ;
;                |alt_synch_pipe_uld:rs_dgwp|      ; 0 (0)             ; 24 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mma_top|pingpong_fifo:pingpong_fifo_inst|fifo2_2:fifo2_2_inst|dcfifo:dcfifo_component|dcfifo_2gi1:auto_generated|alt_synch_pipe_uld:rs_dgwp                      ;              ;
;                   |dffpipe_te9:dffpipe5|         ; 0 (0)             ; 24 (24)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mma_top|pingpong_fifo:pingpong_fifo_inst|fifo2_2:fifo2_2_inst|dcfifo:dcfifo_component|dcfifo_2gi1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe5 ;              ;
;                |alt_synch_pipe_vld:ws_dgrp|      ; 0 (0)             ; 24 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mma_top|pingpong_fifo:pingpong_fifo_inst|fifo2_2:fifo2_2_inst|dcfifo:dcfifo_component|dcfifo_2gi1:auto_generated|alt_synch_pipe_vld:ws_dgrp                      ;              ;
;                   |dffpipe_ue9:dffpipe8|         ; 0 (0)             ; 24 (24)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mma_top|pingpong_fifo:pingpong_fifo_inst|fifo2_2:fifo2_2_inst|dcfifo:dcfifo_component|dcfifo_2gi1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ue9:dffpipe8 ;              ;
;                |altsyncram_5l31:fifo_ram|        ; 0 (0)             ; 0 (0)        ; 49152       ; 0            ; 0       ; 0         ; 0    ; 0            ; |mma_top|pingpong_fifo:pingpong_fifo_inst|fifo2_2:fifo2_2_inst|dcfifo:dcfifo_component|dcfifo_2gi1:auto_generated|altsyncram_5l31:fifo_ram                        ;              ;
;                |cmpr_g66:wrfull_eq_comp|         ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mma_top|pingpong_fifo:pingpong_fifo_inst|fifo2_2:fifo2_2_inst|dcfifo:dcfifo_component|dcfifo_2gi1:auto_generated|cmpr_g66:wrfull_eq_comp                         ;              ;
;                |dffpipe_qe9:ws_brp|              ; 0 (0)             ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mma_top|pingpong_fifo:pingpong_fifo_inst|fifo2_2:fifo2_2_inst|dcfifo:dcfifo_component|dcfifo_2gi1:auto_generated|dffpipe_qe9:ws_brp                              ;              ;
;                |dffpipe_qe9:ws_bwp|              ; 0 (0)             ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mma_top|pingpong_fifo:pingpong_fifo_inst|fifo2_2:fifo2_2_inst|dcfifo:dcfifo_component|dcfifo_2gi1:auto_generated|dffpipe_qe9:ws_bwp                              ;              ;
;    |pingpong_wr:pingpong_wr_inst|                ; 19 (19)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mma_top|pingpong_wr:pingpong_wr_inst                                                                                                                             ;              ;
;    |pllnrst:pllnrst_inst|                        ; 1 (1)             ; 5 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mma_top|pllnrst:pllnrst_inst                                                                                                                                     ;              ;
;       |pll:pll_inst|                             ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mma_top|pllnrst:pllnrst_inst|pll:pll_inst                                                                                                                        ;              ;
;          |altpll:altpll_component|               ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mma_top|pllnrst:pllnrst_inst|pll:pll_inst|altpll:altpll_component                                                                                                ;              ;
;             |pll_altpll:auto_generated|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mma_top|pllnrst:pllnrst_inst|pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated                                                                      ;              ;
;    |vga_controler:vga_controler_inst|            ; 93 (93)           ; 79 (79)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mma_top|vga_controler:vga_controler_inst                                                                                                                         ;              ;
+--------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                  ;
+----------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                                                                                         ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+----------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; pingpong_fifo:pingpong_fifo_inst|fifo1_1:fifo1_1_inst|dcfifo:dcfifo_component|dcfifo_2gi1:auto_generated|altsyncram_5l31:fifo_ram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 2048         ; 24           ; 2048         ; 24           ; 49152 ; None ;
; pingpong_fifo:pingpong_fifo_inst|fifo1_2:fifo1_2_inst|dcfifo:dcfifo_component|dcfifo_2gi1:auto_generated|altsyncram_5l31:fifo_ram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 2048         ; 24           ; 2048         ; 24           ; 49152 ; None ;
; pingpong_fifo:pingpong_fifo_inst|fifo2_1:fifo2_1_inst|dcfifo:dcfifo_component|dcfifo_2gi1:auto_generated|altsyncram_5l31:fifo_ram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 2048         ; 24           ; 2048         ; 24           ; 49152 ; None ;
; pingpong_fifo:pingpong_fifo_inst|fifo2_2:fifo2_2_inst|dcfifo:dcfifo_component|dcfifo_2gi1:auto_generated|altsyncram_5l31:fifo_ram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 2048         ; 24           ; 2048         ; 24           ; 49152 ; None ;
+----------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------+
; State Machine - |mma_top|vga_controler:vga_controler_inst|cstate  ;
+-----------------+-------------+-----------------+-----------------+
; Name            ; cstate.IDLE ; cstate.RD_FIFO2 ; cstate.RD_FIFO1 ;
+-----------------+-------------+-----------------+-----------------+
; cstate.IDLE     ; 0           ; 0               ; 0               ;
; cstate.RD_FIFO1 ; 1           ; 0               ; 1               ;
; cstate.RD_FIFO2 ; 1           ; 1               ; 0               ;
+-----------------+-------------+-----------------+-----------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------+
; State Machine - |mma_top|pingpong_wr:pingpong_wr_inst|cstate                                             ;
+------------------+-------------+-----------------+------------------+-----------------+------------------+
; Name             ; cstate.IDLE ; cstate.WR_FIFO2 ; cstate.CLR_FIFO2 ; cstate.WR_FIFO1 ; cstate.CLR_FIFO1 ;
+------------------+-------------+-----------------+------------------+-----------------+------------------+
; cstate.IDLE      ; 0           ; 0               ; 0                ; 0               ; 0                ;
; cstate.CLR_FIFO1 ; 1           ; 0               ; 0                ; 0               ; 1                ;
; cstate.WR_FIFO1  ; 1           ; 0               ; 0                ; 1               ; 0                ;
; cstate.CLR_FIFO2 ; 1           ; 0               ; 1                ; 0               ; 0                ;
; cstate.WR_FIFO2  ; 1           ; 1               ; 0                ; 0               ; 0                ;
+------------------+-------------+-----------------+------------------+-----------------+------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                           ;
+-----------------------------------------------------------------------------------------------------------------------------------------+--------------------+
; Register name                                                                                                                           ; Reason for Removal ;
+-----------------------------------------------------------------------------------------------------------------------------------------+--------------------+
; pingpong_fifo:pingpong_fifo_inst|fifo2_2:fifo2_2_inst|dcfifo:dcfifo_component|dcfifo_2gi1:auto_generated|dffpipe_qe9:ws_bwp|dffe18a[11] ; Lost fanout        ;
; pingpong_fifo:pingpong_fifo_inst|fifo2_2:fifo2_2_inst|dcfifo:dcfifo_component|dcfifo_2gi1:auto_generated|dffpipe_qe9:ws_brp|dffe18a[11] ; Lost fanout        ;
; pingpong_fifo:pingpong_fifo_inst|fifo2_1:fifo2_1_inst|dcfifo:dcfifo_component|dcfifo_2gi1:auto_generated|dffpipe_qe9:ws_bwp|dffe18a[11] ; Lost fanout        ;
; pingpong_fifo:pingpong_fifo_inst|fifo2_1:fifo2_1_inst|dcfifo:dcfifo_component|dcfifo_2gi1:auto_generated|dffpipe_qe9:ws_brp|dffe18a[11] ; Lost fanout        ;
; pingpong_fifo:pingpong_fifo_inst|fifo1_2:fifo1_2_inst|dcfifo:dcfifo_component|dcfifo_2gi1:auto_generated|dffpipe_qe9:ws_bwp|dffe18a[11] ; Lost fanout        ;
; pingpong_fifo:pingpong_fifo_inst|fifo1_2:fifo1_2_inst|dcfifo:dcfifo_component|dcfifo_2gi1:auto_generated|dffpipe_qe9:ws_brp|dffe18a[11] ; Lost fanout        ;
; pingpong_fifo:pingpong_fifo_inst|fifo1_1:fifo1_1_inst|dcfifo:dcfifo_component|dcfifo_2gi1:auto_generated|dffpipe_qe9:ws_bwp|dffe18a[11] ; Lost fanout        ;
; pingpong_fifo:pingpong_fifo_inst|fifo1_1:fifo1_1_inst|dcfifo:dcfifo_component|dcfifo_2gi1:auto_generated|dffpipe_qe9:ws_brp|dffe18a[11] ; Lost fanout        ;
; Total Number of Removed Registers = 8                                                                                                   ;                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------+--------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 733   ;
; Number of registers using Synchronous Clear  ; 21    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 733   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 87    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                  ; Fan out ;
+----------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; vga_controler:vga_controler_inst|hsync_l                                                                                                           ; 2       ;
; vga_controler:vga_controler_inst|hsync_in_ff1                                                                                                      ; 5       ;
; vga_controler:vga_controler_inst|hsync_in_ff2                                                                                                      ; 4       ;
; pingpong_wr:pingpong_wr_inst|clr1                                                                                                                  ; 300     ;
; pingpong_fifo:pingpong_fifo_inst|fifo1_1:fifo1_1_inst|dcfifo:dcfifo_component|dcfifo_2gi1:auto_generated|a_graycounter_u57:rdptr_g1p|counter5a0    ; 7       ;
; pingpong_wr:pingpong_wr_inst|clr2                                                                                                                  ; 300     ;
; pingpong_fifo:pingpong_fifo_inst|fifo2_1:fifo2_1_inst|dcfifo:dcfifo_component|dcfifo_2gi1:auto_generated|a_graycounter_u57:rdptr_g1p|counter5a0    ; 7       ;
; pingpong_fifo:pingpong_fifo_inst|fifo1_2:fifo1_2_inst|dcfifo:dcfifo_component|dcfifo_2gi1:auto_generated|a_graycounter_u57:rdptr_g1p|counter5a0    ; 7       ;
; pingpong_fifo:pingpong_fifo_inst|fifo2_2:fifo2_2_inst|dcfifo:dcfifo_component|dcfifo_2gi1:auto_generated|a_graycounter_u57:rdptr_g1p|counter5a0    ; 7       ;
; input_sync:input_sync_inst|hsync                                                                                                                   ; 1       ;
; pingpong_fifo:pingpong_fifo_inst|fifo1_1:fifo1_1_inst|dcfifo:dcfifo_component|dcfifo_2gi1:auto_generated|a_graycounter_u57:rdptr_g1p|parity6       ; 4       ;
; pingpong_fifo:pingpong_fifo_inst|fifo2_1:fifo2_1_inst|dcfifo:dcfifo_component|dcfifo_2gi1:auto_generated|a_graycounter_u57:rdptr_g1p|parity6       ; 4       ;
; pingpong_fifo:pingpong_fifo_inst|fifo1_2:fifo1_2_inst|dcfifo:dcfifo_component|dcfifo_2gi1:auto_generated|a_graycounter_u57:rdptr_g1p|parity6       ; 4       ;
; pingpong_fifo:pingpong_fifo_inst|fifo2_2:fifo2_2_inst|dcfifo:dcfifo_component|dcfifo_2gi1:auto_generated|a_graycounter_u57:rdptr_g1p|parity6       ; 4       ;
; pingpong_fifo:pingpong_fifo_inst|fifo1_1:fifo1_1_inst|dcfifo:dcfifo_component|dcfifo_2gi1:auto_generated|a_graycounter_pjc:wrptr_gp|sub_parity12a0 ; 1       ;
; pingpong_fifo:pingpong_fifo_inst|fifo2_1:fifo2_1_inst|dcfifo:dcfifo_component|dcfifo_2gi1:auto_generated|a_graycounter_pjc:wrptr_gp|sub_parity12a0 ; 1       ;
; pingpong_fifo:pingpong_fifo_inst|fifo1_2:fifo1_2_inst|dcfifo:dcfifo_component|dcfifo_2gi1:auto_generated|a_graycounter_pjc:wrptr_gp|sub_parity12a0 ; 1       ;
; pingpong_fifo:pingpong_fifo_inst|fifo2_2:fifo2_2_inst|dcfifo:dcfifo_component|dcfifo_2gi1:auto_generated|a_graycounter_pjc:wrptr_gp|sub_parity12a0 ; 1       ;
; Total number of inverted registers = 18                                                                                                            ;         ;
+----------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------+
; 3:1                ; 48 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; Yes        ; |mma_top|vga_controler:vga_controler_inst|vga_l[8] ;
; 6:1                ; 3 bits    ; 12 LEs        ; 3 LEs                ; 9 LEs                  ; Yes        ; |mma_top|pingpong_wr:pingpong_wr_inst|fsm_dly[0]   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Source assignments for pllnrst:pllnrst_inst|pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated ;
+---------------------------+-------+------+-----------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                              ;
+---------------------------+-------+------+-----------------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; C104  ; -    ; -                                                               ;
+---------------------------+-------+------+-----------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Source assignments for pingpong_fifo:pingpong_fifo_inst|fifo1_1:fifo1_1_inst|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+-----------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                  ;
+---------------------------------+-------+------+-----------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                   ;
+---------------------------------+-------+------+-----------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pingpong_fifo:pingpong_fifo_inst|fifo1_1:fifo1_1_inst|dcfifo:dcfifo_component|dcfifo_2gi1:auto_generated                                       ;
+---------------------------------------+-----------------------------------------------------------------------------------+-----------------+-------------------------+
; Assignment                            ; Value                                                                             ; From            ; To                      ;
+---------------------------------------+-----------------------------------------------------------------------------------+-----------------+-------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF                                                                               ; -               ; -                       ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF                                                                               ; -               ; -                       ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF                                                                               ; -               ; -                       ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2                                                                                 ; -               ; -                       ;
; SUPPRESS_DA_RULE_INTERNAL             ; d101                                                                              ; -               ; -                       ;
; SUPPRESS_DA_RULE_INTERNAL             ; d102                                                                              ; -               ; -                       ;
; CUT                                   ; ON                                                                                ; rdptr_g         ; ws_dgrp|dffpipe8|dffe9a ;
; SDC_STATEMENT                         ; set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_ue9:dffpipe8|dffe9a*          ; -               ; -                       ;
; CUT                                   ; ON                                                                                ; delayed_wrptr_g ; rs_dgwp|dffpipe5|dffe6a ;
; SDC_STATEMENT                         ; set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_te9:dffpipe5|dffe6a*  ; -               ; -                       ;
+---------------------------------------+-----------------------------------------------------------------------------------+-----------------+-------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pingpong_fifo:pingpong_fifo_inst|fifo1_1:fifo1_1_inst|dcfifo:dcfifo_component|dcfifo_2gi1:auto_generated|a_graycounter_u57:rdptr_g1p ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                          ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                                  ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                                     ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pingpong_fifo:pingpong_fifo_inst|fifo1_1:fifo1_1_inst|dcfifo:dcfifo_component|dcfifo_2gi1:auto_generated|a_graycounter_qjc:wrptr_g1p ;
+---------------------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                                                                               ;
+---------------------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; S102  ; -    ; -                                                                                                                ;
; POWER_UP_LEVEL            ; HIGH  ; -    ; counter8a0                                                                                                       ;
; POWER_UP_LEVEL            ; HIGH  ; -    ; parity9                                                                                                          ;
+---------------------------+-------+------+------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pingpong_fifo:pingpong_fifo_inst|fifo1_1:fifo1_1_inst|dcfifo:dcfifo_component|dcfifo_2gi1:auto_generated|a_graycounter_pjc:wrptr_gp ;
+---------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                                                                              ;
+---------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; S102  ; -    ; -                                                                                                               ;
; POWER_UP_LEVEL            ; HIGH  ; -    ; sub_parity12a0                                                                                                  ;
; POWER_UP_LEVEL            ; LOW   ; -    ; parity11                                                                                                        ;
+---------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pingpong_fifo:pingpong_fifo_inst|fifo1_1:fifo1_1_inst|dcfifo:dcfifo_component|dcfifo_2gi1:auto_generated|altsyncram_5l31:fifo_ram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                         ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                          ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pingpong_fifo:pingpong_fifo_inst|fifo1_1:fifo1_1_inst|dcfifo:dcfifo_component|dcfifo_2gi1:auto_generated|alt_synch_pipe_uld:rs_dgwp ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                           ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                            ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pingpong_fifo:pingpong_fifo_inst|fifo1_1:fifo1_1_inst|dcfifo:dcfifo_component|dcfifo_2gi1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe5 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                             ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                              ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pingpong_fifo:pingpong_fifo_inst|fifo1_1:fifo1_1_inst|dcfifo:dcfifo_component|dcfifo_2gi1:auto_generated|dffpipe_qe9:ws_brp ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pingpong_fifo:pingpong_fifo_inst|fifo1_1:fifo1_1_inst|dcfifo:dcfifo_component|dcfifo_2gi1:auto_generated|dffpipe_qe9:ws_bwp ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pingpong_fifo:pingpong_fifo_inst|fifo1_1:fifo1_1_inst|dcfifo:dcfifo_component|dcfifo_2gi1:auto_generated|alt_synch_pipe_vld:ws_dgrp ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                           ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                            ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pingpong_fifo:pingpong_fifo_inst|fifo1_1:fifo1_1_inst|dcfifo:dcfifo_component|dcfifo_2gi1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ue9:dffpipe8 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                             ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                              ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Source assignments for pingpong_fifo:pingpong_fifo_inst|fifo1_2:fifo1_2_inst|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+-----------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                  ;
+---------------------------------+-------+------+-----------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                   ;
+---------------------------------+-------+------+-----------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pingpong_fifo:pingpong_fifo_inst|fifo1_2:fifo1_2_inst|dcfifo:dcfifo_component|dcfifo_2gi1:auto_generated                                       ;
+---------------------------------------+-----------------------------------------------------------------------------------+-----------------+-------------------------+
; Assignment                            ; Value                                                                             ; From            ; To                      ;
+---------------------------------------+-----------------------------------------------------------------------------------+-----------------+-------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF                                                                               ; -               ; -                       ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF                                                                               ; -               ; -                       ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF                                                                               ; -               ; -                       ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2                                                                                 ; -               ; -                       ;
; SUPPRESS_DA_RULE_INTERNAL             ; d101                                                                              ; -               ; -                       ;
; SUPPRESS_DA_RULE_INTERNAL             ; d102                                                                              ; -               ; -                       ;
; CUT                                   ; ON                                                                                ; rdptr_g         ; ws_dgrp|dffpipe8|dffe9a ;
; SDC_STATEMENT                         ; set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_ue9:dffpipe8|dffe9a*          ; -               ; -                       ;
; CUT                                   ; ON                                                                                ; delayed_wrptr_g ; rs_dgwp|dffpipe5|dffe6a ;
; SDC_STATEMENT                         ; set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_te9:dffpipe5|dffe6a*  ; -               ; -                       ;
+---------------------------------------+-----------------------------------------------------------------------------------+-----------------+-------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pingpong_fifo:pingpong_fifo_inst|fifo1_2:fifo1_2_inst|dcfifo:dcfifo_component|dcfifo_2gi1:auto_generated|a_graycounter_u57:rdptr_g1p ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                          ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                                  ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                                     ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pingpong_fifo:pingpong_fifo_inst|fifo1_2:fifo1_2_inst|dcfifo:dcfifo_component|dcfifo_2gi1:auto_generated|a_graycounter_qjc:wrptr_g1p ;
+---------------------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                                                                               ;
+---------------------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; S102  ; -    ; -                                                                                                                ;
; POWER_UP_LEVEL            ; HIGH  ; -    ; counter8a0                                                                                                       ;
; POWER_UP_LEVEL            ; HIGH  ; -    ; parity9                                                                                                          ;
+---------------------------+-------+------+------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pingpong_fifo:pingpong_fifo_inst|fifo1_2:fifo1_2_inst|dcfifo:dcfifo_component|dcfifo_2gi1:auto_generated|a_graycounter_pjc:wrptr_gp ;
+---------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                                                                              ;
+---------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; S102  ; -    ; -                                                                                                               ;
; POWER_UP_LEVEL            ; HIGH  ; -    ; sub_parity12a0                                                                                                  ;
; POWER_UP_LEVEL            ; LOW   ; -    ; parity11                                                                                                        ;
+---------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pingpong_fifo:pingpong_fifo_inst|fifo1_2:fifo1_2_inst|dcfifo:dcfifo_component|dcfifo_2gi1:auto_generated|altsyncram_5l31:fifo_ram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                         ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                          ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pingpong_fifo:pingpong_fifo_inst|fifo1_2:fifo1_2_inst|dcfifo:dcfifo_component|dcfifo_2gi1:auto_generated|alt_synch_pipe_uld:rs_dgwp ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                           ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                            ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pingpong_fifo:pingpong_fifo_inst|fifo1_2:fifo1_2_inst|dcfifo:dcfifo_component|dcfifo_2gi1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe5 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                             ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                              ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pingpong_fifo:pingpong_fifo_inst|fifo1_2:fifo1_2_inst|dcfifo:dcfifo_component|dcfifo_2gi1:auto_generated|dffpipe_qe9:ws_brp ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pingpong_fifo:pingpong_fifo_inst|fifo1_2:fifo1_2_inst|dcfifo:dcfifo_component|dcfifo_2gi1:auto_generated|dffpipe_qe9:ws_bwp ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pingpong_fifo:pingpong_fifo_inst|fifo1_2:fifo1_2_inst|dcfifo:dcfifo_component|dcfifo_2gi1:auto_generated|alt_synch_pipe_vld:ws_dgrp ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                           ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                            ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pingpong_fifo:pingpong_fifo_inst|fifo1_2:fifo1_2_inst|dcfifo:dcfifo_component|dcfifo_2gi1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ue9:dffpipe8 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                             ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                              ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Source assignments for pingpong_fifo:pingpong_fifo_inst|fifo2_1:fifo2_1_inst|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+-----------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                  ;
+---------------------------------+-------+------+-----------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                   ;
+---------------------------------+-------+------+-----------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pingpong_fifo:pingpong_fifo_inst|fifo2_1:fifo2_1_inst|dcfifo:dcfifo_component|dcfifo_2gi1:auto_generated                                       ;
+---------------------------------------+-----------------------------------------------------------------------------------+-----------------+-------------------------+
; Assignment                            ; Value                                                                             ; From            ; To                      ;
+---------------------------------------+-----------------------------------------------------------------------------------+-----------------+-------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF                                                                               ; -               ; -                       ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF                                                                               ; -               ; -                       ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF                                                                               ; -               ; -                       ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2                                                                                 ; -               ; -                       ;
; SUPPRESS_DA_RULE_INTERNAL             ; d101                                                                              ; -               ; -                       ;
; SUPPRESS_DA_RULE_INTERNAL             ; d102                                                                              ; -               ; -                       ;
; CUT                                   ; ON                                                                                ; rdptr_g         ; ws_dgrp|dffpipe8|dffe9a ;
; SDC_STATEMENT                         ; set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_ue9:dffpipe8|dffe9a*          ; -               ; -                       ;
; CUT                                   ; ON                                                                                ; delayed_wrptr_g ; rs_dgwp|dffpipe5|dffe6a ;
; SDC_STATEMENT                         ; set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_te9:dffpipe5|dffe6a*  ; -               ; -                       ;
+---------------------------------------+-----------------------------------------------------------------------------------+-----------------+-------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pingpong_fifo:pingpong_fifo_inst|fifo2_1:fifo2_1_inst|dcfifo:dcfifo_component|dcfifo_2gi1:auto_generated|a_graycounter_u57:rdptr_g1p ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                          ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                                  ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                                     ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pingpong_fifo:pingpong_fifo_inst|fifo2_1:fifo2_1_inst|dcfifo:dcfifo_component|dcfifo_2gi1:auto_generated|a_graycounter_qjc:wrptr_g1p ;
+---------------------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                                                                               ;
+---------------------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; S102  ; -    ; -                                                                                                                ;
; POWER_UP_LEVEL            ; HIGH  ; -    ; counter8a0                                                                                                       ;
; POWER_UP_LEVEL            ; HIGH  ; -    ; parity9                                                                                                          ;
+---------------------------+-------+------+------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pingpong_fifo:pingpong_fifo_inst|fifo2_1:fifo2_1_inst|dcfifo:dcfifo_component|dcfifo_2gi1:auto_generated|a_graycounter_pjc:wrptr_gp ;
+---------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                                                                              ;
+---------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; S102  ; -    ; -                                                                                                               ;
; POWER_UP_LEVEL            ; HIGH  ; -    ; sub_parity12a0                                                                                                  ;
; POWER_UP_LEVEL            ; LOW   ; -    ; parity11                                                                                                        ;
+---------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pingpong_fifo:pingpong_fifo_inst|fifo2_1:fifo2_1_inst|dcfifo:dcfifo_component|dcfifo_2gi1:auto_generated|altsyncram_5l31:fifo_ram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                         ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                          ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pingpong_fifo:pingpong_fifo_inst|fifo2_1:fifo2_1_inst|dcfifo:dcfifo_component|dcfifo_2gi1:auto_generated|alt_synch_pipe_uld:rs_dgwp ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                           ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                            ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pingpong_fifo:pingpong_fifo_inst|fifo2_1:fifo2_1_inst|dcfifo:dcfifo_component|dcfifo_2gi1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe5 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                             ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                              ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pingpong_fifo:pingpong_fifo_inst|fifo2_1:fifo2_1_inst|dcfifo:dcfifo_component|dcfifo_2gi1:auto_generated|dffpipe_qe9:ws_brp ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pingpong_fifo:pingpong_fifo_inst|fifo2_1:fifo2_1_inst|dcfifo:dcfifo_component|dcfifo_2gi1:auto_generated|dffpipe_qe9:ws_bwp ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pingpong_fifo:pingpong_fifo_inst|fifo2_1:fifo2_1_inst|dcfifo:dcfifo_component|dcfifo_2gi1:auto_generated|alt_synch_pipe_vld:ws_dgrp ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                           ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                            ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pingpong_fifo:pingpong_fifo_inst|fifo2_1:fifo2_1_inst|dcfifo:dcfifo_component|dcfifo_2gi1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ue9:dffpipe8 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                             ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                              ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Source assignments for pingpong_fifo:pingpong_fifo_inst|fifo2_2:fifo2_2_inst|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+-----------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                  ;
+---------------------------------+-------+------+-----------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                   ;
+---------------------------------+-------+------+-----------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pingpong_fifo:pingpong_fifo_inst|fifo2_2:fifo2_2_inst|dcfifo:dcfifo_component|dcfifo_2gi1:auto_generated                                       ;
+---------------------------------------+-----------------------------------------------------------------------------------+-----------------+-------------------------+
; Assignment                            ; Value                                                                             ; From            ; To                      ;
+---------------------------------------+-----------------------------------------------------------------------------------+-----------------+-------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF                                                                               ; -               ; -                       ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF                                                                               ; -               ; -                       ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF                                                                               ; -               ; -                       ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2                                                                                 ; -               ; -                       ;
; SUPPRESS_DA_RULE_INTERNAL             ; d101                                                                              ; -               ; -                       ;
; SUPPRESS_DA_RULE_INTERNAL             ; d102                                                                              ; -               ; -                       ;
; CUT                                   ; ON                                                                                ; rdptr_g         ; ws_dgrp|dffpipe8|dffe9a ;
; SDC_STATEMENT                         ; set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_ue9:dffpipe8|dffe9a*          ; -               ; -                       ;
; CUT                                   ; ON                                                                                ; delayed_wrptr_g ; rs_dgwp|dffpipe5|dffe6a ;
; SDC_STATEMENT                         ; set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_te9:dffpipe5|dffe6a*  ; -               ; -                       ;
+---------------------------------------+-----------------------------------------------------------------------------------+-----------------+-------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pingpong_fifo:pingpong_fifo_inst|fifo2_2:fifo2_2_inst|dcfifo:dcfifo_component|dcfifo_2gi1:auto_generated|a_graycounter_u57:rdptr_g1p ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                          ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                                  ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                                     ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pingpong_fifo:pingpong_fifo_inst|fifo2_2:fifo2_2_inst|dcfifo:dcfifo_component|dcfifo_2gi1:auto_generated|a_graycounter_qjc:wrptr_g1p ;
+---------------------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                                                                               ;
+---------------------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; S102  ; -    ; -                                                                                                                ;
; POWER_UP_LEVEL            ; HIGH  ; -    ; counter8a0                                                                                                       ;
; POWER_UP_LEVEL            ; HIGH  ; -    ; parity9                                                                                                          ;
+---------------------------+-------+------+------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pingpong_fifo:pingpong_fifo_inst|fifo2_2:fifo2_2_inst|dcfifo:dcfifo_component|dcfifo_2gi1:auto_generated|a_graycounter_pjc:wrptr_gp ;
+---------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                                                                              ;
+---------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; S102  ; -    ; -                                                                                                               ;
; POWER_UP_LEVEL            ; HIGH  ; -    ; sub_parity12a0                                                                                                  ;
; POWER_UP_LEVEL            ; LOW   ; -    ; parity11                                                                                                        ;
+---------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pingpong_fifo:pingpong_fifo_inst|fifo2_2:fifo2_2_inst|dcfifo:dcfifo_component|dcfifo_2gi1:auto_generated|altsyncram_5l31:fifo_ram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                         ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                          ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pingpong_fifo:pingpong_fifo_inst|fifo2_2:fifo2_2_inst|dcfifo:dcfifo_component|dcfifo_2gi1:auto_generated|alt_synch_pipe_uld:rs_dgwp ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                           ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                            ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pingpong_fifo:pingpong_fifo_inst|fifo2_2:fifo2_2_inst|dcfifo:dcfifo_component|dcfifo_2gi1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe5 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                             ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                              ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pingpong_fifo:pingpong_fifo_inst|fifo2_2:fifo2_2_inst|dcfifo:dcfifo_component|dcfifo_2gi1:auto_generated|dffpipe_qe9:ws_brp ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pingpong_fifo:pingpong_fifo_inst|fifo2_2:fifo2_2_inst|dcfifo:dcfifo_component|dcfifo_2gi1:auto_generated|dffpipe_qe9:ws_bwp ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pingpong_fifo:pingpong_fifo_inst|fifo2_2:fifo2_2_inst|dcfifo:dcfifo_component|dcfifo_2gi1:auto_generated|alt_synch_pipe_vld:ws_dgrp ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                           ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                            ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pingpong_fifo:pingpong_fifo_inst|fifo2_2:fifo2_2_inst|dcfifo:dcfifo_component|dcfifo_2gi1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ue9:dffpipe8 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                             ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                              ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pllnrst:pllnrst_inst|pll:pll_inst|altpll:altpll_component ;
+-------------------------------+-------------------+----------------------------------------------------+
; Parameter Name                ; Value             ; Type                                               ;
+-------------------------------+-------------------+----------------------------------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                                            ;
; PLL_TYPE                      ; AUTO              ; Untyped                                            ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                                            ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                                            ;
; SCAN_CHAIN                    ; LONG              ; Untyped                                            ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                                            ;
; INCLK0_INPUT_FREQUENCY        ; 20000             ; Signed Integer                                     ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                                            ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                                            ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                                            ;
; LOCK_HIGH                     ; 1                 ; Untyped                                            ;
; LOCK_LOW                      ; 1                 ; Untyped                                            ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Untyped                                            ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Untyped                                            ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                                            ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                                            ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                                            ;
; SKIP_VCO                      ; OFF               ; Untyped                                            ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                                            ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                                            ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                                            ;
; BANDWIDTH                     ; 0                 ; Untyped                                            ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                                            ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                                            ;
; DOWN_SPREAD                   ; 0                 ; Untyped                                            ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                                            ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                                            ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                                            ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                                            ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                                            ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                                            ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                                            ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                                            ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped                                            ;
; CLK2_MULTIPLY_BY              ; 1                 ; Untyped                                            ;
; CLK1_MULTIPLY_BY              ; 1                 ; Untyped                                            ;
; CLK0_MULTIPLY_BY              ; 12                ; Signed Integer                                     ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                                            ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                                            ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                                            ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                                            ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                                            ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                                            ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped                                            ;
; CLK2_DIVIDE_BY                ; 1                 ; Untyped                                            ;
; CLK1_DIVIDE_BY                ; 1                 ; Untyped                                            ;
; CLK0_DIVIDE_BY                ; 25                ; Signed Integer                                     ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                                            ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                                            ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                                            ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                                            ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                                            ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                                            ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                                            ;
; CLK2_PHASE_SHIFT              ; 0                 ; Untyped                                            ;
; CLK1_PHASE_SHIFT              ; 0                 ; Untyped                                            ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                                            ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                                            ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                                            ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                                            ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                                            ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                                            ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                                            ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                                            ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                                            ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                                            ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                                            ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                                            ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                                            ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped                                            ;
; CLK2_DUTY_CYCLE               ; 50                ; Untyped                                            ;
; CLK1_DUTY_CYCLE               ; 50                ; Untyped                                            ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer                                     ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                            ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                            ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                            ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                            ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                            ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                            ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                            ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                            ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                            ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                            ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                            ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                            ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                            ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                            ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                            ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                            ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                            ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                            ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                            ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                            ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                                            ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                                            ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                                            ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                                            ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                                            ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                                            ;
; DPA_DIVIDER                   ; 0                 ; Untyped                                            ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                                            ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                                            ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                                            ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                                            ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                                            ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                                            ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                                            ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                                            ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                                            ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                                            ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                                            ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                                            ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                                            ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                                            ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                                            ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                                            ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                                            ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                                            ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                                            ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                                            ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                                            ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                                            ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                                            ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                                            ;
; VCO_MIN                       ; 0                 ; Untyped                                            ;
; VCO_MAX                       ; 0                 ; Untyped                                            ;
; VCO_CENTER                    ; 0                 ; Untyped                                            ;
; PFD_MIN                       ; 0                 ; Untyped                                            ;
; PFD_MAX                       ; 0                 ; Untyped                                            ;
; M_INITIAL                     ; 0                 ; Untyped                                            ;
; M                             ; 0                 ; Untyped                                            ;
; N                             ; 1                 ; Untyped                                            ;
; M2                            ; 1                 ; Untyped                                            ;
; N2                            ; 1                 ; Untyped                                            ;
; SS                            ; 1                 ; Untyped                                            ;
; C0_HIGH                       ; 0                 ; Untyped                                            ;
; C1_HIGH                       ; 0                 ; Untyped                                            ;
; C2_HIGH                       ; 0                 ; Untyped                                            ;
; C3_HIGH                       ; 0                 ; Untyped                                            ;
; C4_HIGH                       ; 0                 ; Untyped                                            ;
; C5_HIGH                       ; 0                 ; Untyped                                            ;
; C6_HIGH                       ; 0                 ; Untyped                                            ;
; C7_HIGH                       ; 0                 ; Untyped                                            ;
; C8_HIGH                       ; 0                 ; Untyped                                            ;
; C9_HIGH                       ; 0                 ; Untyped                                            ;
; C0_LOW                        ; 0                 ; Untyped                                            ;
; C1_LOW                        ; 0                 ; Untyped                                            ;
; C2_LOW                        ; 0                 ; Untyped                                            ;
; C3_LOW                        ; 0                 ; Untyped                                            ;
; C4_LOW                        ; 0                 ; Untyped                                            ;
; C5_LOW                        ; 0                 ; Untyped                                            ;
; C6_LOW                        ; 0                 ; Untyped                                            ;
; C7_LOW                        ; 0                 ; Untyped                                            ;
; C8_LOW                        ; 0                 ; Untyped                                            ;
; C9_LOW                        ; 0                 ; Untyped                                            ;
; C0_INITIAL                    ; 0                 ; Untyped                                            ;
; C1_INITIAL                    ; 0                 ; Untyped                                            ;
; C2_INITIAL                    ; 0                 ; Untyped                                            ;
; C3_INITIAL                    ; 0                 ; Untyped                                            ;
; C4_INITIAL                    ; 0                 ; Untyped                                            ;
; C5_INITIAL                    ; 0                 ; Untyped                                            ;
; C6_INITIAL                    ; 0                 ; Untyped                                            ;
; C7_INITIAL                    ; 0                 ; Untyped                                            ;
; C8_INITIAL                    ; 0                 ; Untyped                                            ;
; C9_INITIAL                    ; 0                 ; Untyped                                            ;
; C0_MODE                       ; BYPASS            ; Untyped                                            ;
; C1_MODE                       ; BYPASS            ; Untyped                                            ;
; C2_MODE                       ; BYPASS            ; Untyped                                            ;
; C3_MODE                       ; BYPASS            ; Untyped                                            ;
; C4_MODE                       ; BYPASS            ; Untyped                                            ;
; C5_MODE                       ; BYPASS            ; Untyped                                            ;
; C6_MODE                       ; BYPASS            ; Untyped                                            ;
; C7_MODE                       ; BYPASS            ; Untyped                                            ;
; C8_MODE                       ; BYPASS            ; Untyped                                            ;
; C9_MODE                       ; BYPASS            ; Untyped                                            ;
; C0_PH                         ; 0                 ; Untyped                                            ;
; C1_PH                         ; 0                 ; Untyped                                            ;
; C2_PH                         ; 0                 ; Untyped                                            ;
; C3_PH                         ; 0                 ; Untyped                                            ;
; C4_PH                         ; 0                 ; Untyped                                            ;
; C5_PH                         ; 0                 ; Untyped                                            ;
; C6_PH                         ; 0                 ; Untyped                                            ;
; C7_PH                         ; 0                 ; Untyped                                            ;
; C8_PH                         ; 0                 ; Untyped                                            ;
; C9_PH                         ; 0                 ; Untyped                                            ;
; L0_HIGH                       ; 1                 ; Untyped                                            ;
; L1_HIGH                       ; 1                 ; Untyped                                            ;
; G0_HIGH                       ; 1                 ; Untyped                                            ;
; G1_HIGH                       ; 1                 ; Untyped                                            ;
; G2_HIGH                       ; 1                 ; Untyped                                            ;
; G3_HIGH                       ; 1                 ; Untyped                                            ;
; E0_HIGH                       ; 1                 ; Untyped                                            ;
; E1_HIGH                       ; 1                 ; Untyped                                            ;
; E2_HIGH                       ; 1                 ; Untyped                                            ;
; E3_HIGH                       ; 1                 ; Untyped                                            ;
; L0_LOW                        ; 1                 ; Untyped                                            ;
; L1_LOW                        ; 1                 ; Untyped                                            ;
; G0_LOW                        ; 1                 ; Untyped                                            ;
; G1_LOW                        ; 1                 ; Untyped                                            ;
; G2_LOW                        ; 1                 ; Untyped                                            ;
; G3_LOW                        ; 1                 ; Untyped                                            ;
; E0_LOW                        ; 1                 ; Untyped                                            ;
; E1_LOW                        ; 1                 ; Untyped                                            ;
; E2_LOW                        ; 1                 ; Untyped                                            ;
; E3_LOW                        ; 1                 ; Untyped                                            ;
; L0_INITIAL                    ; 1                 ; Untyped                                            ;
; L1_INITIAL                    ; 1                 ; Untyped                                            ;
; G0_INITIAL                    ; 1                 ; Untyped                                            ;
; G1_INITIAL                    ; 1                 ; Untyped                                            ;
; G2_INITIAL                    ; 1                 ; Untyped                                            ;
; G3_INITIAL                    ; 1                 ; Untyped                                            ;
; E0_INITIAL                    ; 1                 ; Untyped                                            ;
; E1_INITIAL                    ; 1                 ; Untyped                                            ;
; E2_INITIAL                    ; 1                 ; Untyped                                            ;
; E3_INITIAL                    ; 1                 ; Untyped                                            ;
; L0_MODE                       ; BYPASS            ; Untyped                                            ;
; L1_MODE                       ; BYPASS            ; Untyped                                            ;
; G0_MODE                       ; BYPASS            ; Untyped                                            ;
; G1_MODE                       ; BYPASS            ; Untyped                                            ;
; G2_MODE                       ; BYPASS            ; Untyped                                            ;
; G3_MODE                       ; BYPASS            ; Untyped                                            ;
; E0_MODE                       ; BYPASS            ; Untyped                                            ;
; E1_MODE                       ; BYPASS            ; Untyped                                            ;
; E2_MODE                       ; BYPASS            ; Untyped                                            ;
; E3_MODE                       ; BYPASS            ; Untyped                                            ;
; L0_PH                         ; 0                 ; Untyped                                            ;
; L1_PH                         ; 0                 ; Untyped                                            ;
; G0_PH                         ; 0                 ; Untyped                                            ;
; G1_PH                         ; 0                 ; Untyped                                            ;
; G2_PH                         ; 0                 ; Untyped                                            ;
; G3_PH                         ; 0                 ; Untyped                                            ;
; E0_PH                         ; 0                 ; Untyped                                            ;
; E1_PH                         ; 0                 ; Untyped                                            ;
; E2_PH                         ; 0                 ; Untyped                                            ;
; E3_PH                         ; 0                 ; Untyped                                            ;
; M_PH                          ; 0                 ; Untyped                                            ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                                            ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                                            ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                                            ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                                            ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                                            ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                                            ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                                            ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                                            ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                                            ;
; CLK0_COUNTER                  ; G0                ; Untyped                                            ;
; CLK1_COUNTER                  ; G0                ; Untyped                                            ;
; CLK2_COUNTER                  ; G0                ; Untyped                                            ;
; CLK3_COUNTER                  ; G0                ; Untyped                                            ;
; CLK4_COUNTER                  ; G0                ; Untyped                                            ;
; CLK5_COUNTER                  ; G0                ; Untyped                                            ;
; CLK6_COUNTER                  ; E0                ; Untyped                                            ;
; CLK7_COUNTER                  ; E1                ; Untyped                                            ;
; CLK8_COUNTER                  ; E2                ; Untyped                                            ;
; CLK9_COUNTER                  ; E3                ; Untyped                                            ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                                            ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                                            ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                                            ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                                            ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                                            ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                                            ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                                            ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                                            ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                                            ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                                            ;
; M_TIME_DELAY                  ; 0                 ; Untyped                                            ;
; N_TIME_DELAY                  ; 0                 ; Untyped                                            ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                                            ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                                            ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                                            ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                                            ;
; ENABLE0_COUNTER               ; L0                ; Untyped                                            ;
; ENABLE1_COUNTER               ; L0                ; Untyped                                            ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                                            ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                                            ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                                            ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                                            ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                                            ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                                            ;
; VCO_POST_SCALE                ; 0                 ; Untyped                                            ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                            ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                            ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                            ;
; INTENDED_DEVICE_FAMILY        ; Cyclone III       ; Untyped                                            ;
; PORT_CLKENA0                  ; PORT_UNUSED       ; Untyped                                            ;
; PORT_CLKENA1                  ; PORT_UNUSED       ; Untyped                                            ;
; PORT_CLKENA2                  ; PORT_UNUSED       ; Untyped                                            ;
; PORT_CLKENA3                  ; PORT_UNUSED       ; Untyped                                            ;
; PORT_CLKENA4                  ; PORT_UNUSED       ; Untyped                                            ;
; PORT_CLKENA5                  ; PORT_UNUSED       ; Untyped                                            ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY ; Untyped                                            ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY ; Untyped                                            ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY ; Untyped                                            ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY ; Untyped                                            ;
; PORT_EXTCLK0                  ; PORT_UNUSED       ; Untyped                                            ;
; PORT_EXTCLK1                  ; PORT_UNUSED       ; Untyped                                            ;
; PORT_EXTCLK2                  ; PORT_UNUSED       ; Untyped                                            ;
; PORT_EXTCLK3                  ; PORT_UNUSED       ; Untyped                                            ;
; PORT_CLKBAD0                  ; PORT_UNUSED       ; Untyped                                            ;
; PORT_CLKBAD1                  ; PORT_UNUSED       ; Untyped                                            ;
; PORT_CLK0                     ; PORT_USED         ; Untyped                                            ;
; PORT_CLK1                     ; PORT_UNUSED       ; Untyped                                            ;
; PORT_CLK2                     ; PORT_UNUSED       ; Untyped                                            ;
; PORT_CLK3                     ; PORT_UNUSED       ; Untyped                                            ;
; PORT_CLK4                     ; PORT_UNUSED       ; Untyped                                            ;
; PORT_CLK5                     ; PORT_UNUSED       ; Untyped                                            ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                                            ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                                            ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                                            ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                                            ;
; PORT_SCANDATA                 ; PORT_UNUSED       ; Untyped                                            ;
; PORT_SCANDATAOUT              ; PORT_UNUSED       ; Untyped                                            ;
; PORT_SCANDONE                 ; PORT_UNUSED       ; Untyped                                            ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY ; Untyped                                            ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY ; Untyped                                            ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED       ; Untyped                                            ;
; PORT_CLKLOSS                  ; PORT_UNUSED       ; Untyped                                            ;
; PORT_INCLK1                   ; PORT_UNUSED       ; Untyped                                            ;
; PORT_INCLK0                   ; PORT_USED         ; Untyped                                            ;
; PORT_FBIN                     ; PORT_UNUSED       ; Untyped                                            ;
; PORT_PLLENA                   ; PORT_UNUSED       ; Untyped                                            ;
; PORT_CLKSWITCH                ; PORT_UNUSED       ; Untyped                                            ;
; PORT_ARESET                   ; PORT_USED         ; Untyped                                            ;
; PORT_PFDENA                   ; PORT_UNUSED       ; Untyped                                            ;
; PORT_SCANCLK                  ; PORT_UNUSED       ; Untyped                                            ;
; PORT_SCANACLR                 ; PORT_UNUSED       ; Untyped                                            ;
; PORT_SCANREAD                 ; PORT_UNUSED       ; Untyped                                            ;
; PORT_SCANWRITE                ; PORT_UNUSED       ; Untyped                                            ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY ; Untyped                                            ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY ; Untyped                                            ;
; PORT_LOCKED                   ; PORT_USED         ; Untyped                                            ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED       ; Untyped                                            ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                                            ;
; PORT_PHASEDONE                ; PORT_UNUSED       ; Untyped                                            ;
; PORT_PHASESTEP                ; PORT_UNUSED       ; Untyped                                            ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED       ; Untyped                                            ;
; PORT_SCANCLKENA               ; PORT_UNUSED       ; Untyped                                            ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED       ; Untyped                                            ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                                            ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                                            ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                                            ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                                            ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                                            ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                                            ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                                            ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                                            ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                                            ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                                            ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                                            ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                                            ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                                            ;
; CBXI_PARAMETER                ; pll_altpll        ; Untyped                                            ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                                            ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                                            ;
; WIDTH_CLOCK                   ; 5                 ; Signed Integer                                     ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                                            ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                                            ;
; DEVICE_FAMILY                 ; Cyclone III       ; Untyped                                            ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                                            ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                                            ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                                         ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                                       ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                                       ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                                     ;
+-------------------------------+-------------------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pingpong_wr:pingpong_wr_inst ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; IDLE           ; 0000  ; Unsigned Binary                                  ;
; CLR_FIFO1      ; 0001  ; Unsigned Binary                                  ;
; WR_FIFO1       ; 0010  ; Unsigned Binary                                  ;
; CLR_FIFO2      ; 0100  ; Unsigned Binary                                  ;
; WR_FIFO2       ; 1000  ; Unsigned Binary                                  ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pingpong_fifo:pingpong_fifo_inst|fifo1_1:fifo1_1_inst|dcfifo:dcfifo_component ;
+-------------------------+-------------+------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                               ;
+-------------------------+-------------+------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                                            ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                         ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                       ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                       ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                     ;
; LPM_WIDTH               ; 24          ; Signed Integer                                                                     ;
; LPM_NUMWORDS            ; 2048        ; Signed Integer                                                                     ;
; LPM_WIDTHU              ; 11          ; Signed Integer                                                                     ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                            ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                            ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                            ;
; USE_EAB                 ; ON          ; Untyped                                                                            ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                            ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                                            ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                                            ;
; RDSYNC_DELAYPIPE        ; 4           ; Signed Integer                                                                     ;
; WRSYNC_DELAYPIPE        ; 4           ; Signed Integer                                                                     ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                                            ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                            ;
; DEVICE_FAMILY           ; Cyclone III ; Untyped                                                                            ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                                            ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                                            ;
; CBXI_PARAMETER          ; dcfifo_2gi1 ; Untyped                                                                            ;
+-------------------------+-------------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pingpong_fifo:pingpong_fifo_inst|fifo1_2:fifo1_2_inst|dcfifo:dcfifo_component ;
+-------------------------+-------------+------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                               ;
+-------------------------+-------------+------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                                            ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                         ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                       ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                       ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                     ;
; LPM_WIDTH               ; 24          ; Signed Integer                                                                     ;
; LPM_NUMWORDS            ; 2048        ; Signed Integer                                                                     ;
; LPM_WIDTHU              ; 11          ; Signed Integer                                                                     ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                            ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                            ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                            ;
; USE_EAB                 ; ON          ; Untyped                                                                            ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                            ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                                            ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                                            ;
; RDSYNC_DELAYPIPE        ; 4           ; Signed Integer                                                                     ;
; WRSYNC_DELAYPIPE        ; 4           ; Signed Integer                                                                     ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                                            ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                            ;
; DEVICE_FAMILY           ; Cyclone III ; Untyped                                                                            ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                                            ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                                            ;
; CBXI_PARAMETER          ; dcfifo_2gi1 ; Untyped                                                                            ;
+-------------------------+-------------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pingpong_fifo:pingpong_fifo_inst|fifo2_1:fifo2_1_inst|dcfifo:dcfifo_component ;
+-------------------------+-------------+------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                               ;
+-------------------------+-------------+------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                                            ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                         ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                       ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                       ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                     ;
; LPM_WIDTH               ; 24          ; Signed Integer                                                                     ;
; LPM_NUMWORDS            ; 2048        ; Signed Integer                                                                     ;
; LPM_WIDTHU              ; 11          ; Signed Integer                                                                     ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                            ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                            ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                            ;
; USE_EAB                 ; ON          ; Untyped                                                                            ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                            ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                                            ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                                            ;
; RDSYNC_DELAYPIPE        ; 4           ; Signed Integer                                                                     ;
; WRSYNC_DELAYPIPE        ; 4           ; Signed Integer                                                                     ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                                            ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                            ;
; DEVICE_FAMILY           ; Cyclone III ; Untyped                                                                            ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                                            ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                                            ;
; CBXI_PARAMETER          ; dcfifo_2gi1 ; Untyped                                                                            ;
+-------------------------+-------------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pingpong_fifo:pingpong_fifo_inst|fifo2_2:fifo2_2_inst|dcfifo:dcfifo_component ;
+-------------------------+-------------+------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                               ;
+-------------------------+-------------+------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                                            ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                         ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                       ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                       ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                     ;
; LPM_WIDTH               ; 24          ; Signed Integer                                                                     ;
; LPM_NUMWORDS            ; 2048        ; Signed Integer                                                                     ;
; LPM_WIDTHU              ; 11          ; Signed Integer                                                                     ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                            ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                            ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                            ;
; USE_EAB                 ; ON          ; Untyped                                                                            ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                            ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                                            ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                                            ;
; RDSYNC_DELAYPIPE        ; 4           ; Signed Integer                                                                     ;
; WRSYNC_DELAYPIPE        ; 4           ; Signed Integer                                                                     ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                                            ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                            ;
; DEVICE_FAMILY           ; Cyclone III ; Untyped                                                                            ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                                            ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                                            ;
; CBXI_PARAMETER          ; dcfifo_2gi1 ; Untyped                                                                            ;
+-------------------------+-------------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_controler:vga_controler_inst ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; IDLE           ; 00    ; Unsigned Binary                                      ;
; RD_FIFO1       ; 01    ; Unsigned Binary                                      ;
; RD_FIFO2       ; 10    ; Unsigned Binary                                      ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                              ;
+-------------------------------+-----------------------------------------------------------+
; Name                          ; Value                                                     ;
+-------------------------------+-----------------------------------------------------------+
; Number of entity instances    ; 1                                                         ;
; Entity Instance               ; pllnrst:pllnrst_inst|pll:pll_inst|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                                    ;
;     -- PLL_TYPE               ; AUTO                                                      ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                    ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                     ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                         ;
;     -- VCO_MULTIPLY_BY        ; 0                                                         ;
;     -- VCO_DIVIDE_BY          ; 0                                                         ;
+-------------------------------+-----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; dcfifo Parameter Settings by Entity Instance                                                               ;
+----------------------------+-------------------------------------------------------------------------------+
; Name                       ; Value                                                                         ;
+----------------------------+-------------------------------------------------------------------------------+
; Number of entity instances ; 4                                                                             ;
; Entity Instance            ; pingpong_fifo:pingpong_fifo_inst|fifo1_1:fifo1_1_inst|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                                                    ;
;     -- LPM_WIDTH           ; 24                                                                            ;
;     -- LPM_NUMWORDS        ; 2048                                                                          ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                           ;
;     -- USE_EAB             ; ON                                                                            ;
; Entity Instance            ; pingpong_fifo:pingpong_fifo_inst|fifo1_2:fifo1_2_inst|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                                                    ;
;     -- LPM_WIDTH           ; 24                                                                            ;
;     -- LPM_NUMWORDS        ; 2048                                                                          ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                           ;
;     -- USE_EAB             ; ON                                                                            ;
; Entity Instance            ; pingpong_fifo:pingpong_fifo_inst|fifo2_1:fifo2_1_inst|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                                                    ;
;     -- LPM_WIDTH           ; 24                                                                            ;
;     -- LPM_NUMWORDS        ; 2048                                                                          ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                           ;
;     -- USE_EAB             ; ON                                                                            ;
; Entity Instance            ; pingpong_fifo:pingpong_fifo_inst|fifo2_2:fifo2_2_inst|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                                                    ;
;     -- LPM_WIDTH           ; 24                                                                            ;
;     -- LPM_NUMWORDS        ; 2048                                                                          ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                           ;
;     -- USE_EAB             ; ON                                                                            ;
+----------------------------+-------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition
    Info: Processing started: Mon May 18 17:33:44 2015
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off mma_top -c mma_top
Info: Found 1 design units, including 1 entities, in source file pingpong_rd.v
    Info: Found entity 1: pingpong_rd
Info: Found 1 design units, including 1 entities, in source file pingpong_wr.v
    Info: Found entity 1: pingpong_wr
Info: Found 1 design units, including 1 entities, in source file pingpong_fifo.v
    Info: Found entity 1: pingpong_fifo
Info: Found 1 design units, including 1 entities, in source file input_sync.v
    Info: Found entity 1: input_sync
Info: Found 1 design units, including 1 entities, in source file vga_controler.v
    Info: Found entity 1: vga_controler
Info: Found 1 design units, including 1 entities, in source file mma_top.v
    Info: Found entity 1: mma_top
Info: Found 1 design units, including 1 entities, in source file pllnrst.v
    Info: Found entity 1: pllnrst
Info: Found 1 design units, including 1 entities, in source file pll.v
    Info: Found entity 1: pll
Info: Found 1 design units, including 1 entities, in source file fifo1_1.v
    Info: Found entity 1: fifo1_1
Info: Found 1 design units, including 1 entities, in source file fifo1_2.v
    Info: Found entity 1: fifo1_2
Info: Found 1 design units, including 1 entities, in source file fifo2_1.v
    Info: Found entity 1: fifo2_1
Info: Found 1 design units, including 1 entities, in source file fifo2_2.v
    Info: Found entity 1: fifo2_2
Info: Elaborating entity "mma_top" for the top level hierarchy
Info: Elaborating entity "pllnrst" for hierarchy "pllnrst:pllnrst_inst"
Info: Elaborating entity "pll" for hierarchy "pllnrst:pllnrst_inst|pll:pll_inst"
Info: Elaborating entity "altpll" for hierarchy "pllnrst:pllnrst_inst|pll:pll_inst|altpll:altpll_component"
Info: Elaborated megafunction instantiation "pllnrst:pllnrst_inst|pll:pll_inst|altpll:altpll_component"
Info: Instantiated megafunction "pllnrst:pllnrst_inst|pll:pll_inst|altpll:altpll_component" with the following parameter:
    Info: Parameter "bandwidth_type" = "AUTO"
    Info: Parameter "clk0_divide_by" = "25"
    Info: Parameter "clk0_duty_cycle" = "50"
    Info: Parameter "clk0_multiply_by" = "12"
    Info: Parameter "clk0_phase_shift" = "0"
    Info: Parameter "compensate_clock" = "CLK0"
    Info: Parameter "inclk0_input_frequency" = "20000"
    Info: Parameter "intended_device_family" = "Cyclone III"
    Info: Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll"
    Info: Parameter "lpm_type" = "altpll"
    Info: Parameter "operation_mode" = "NORMAL"
    Info: Parameter "pll_type" = "AUTO"
    Info: Parameter "port_activeclock" = "PORT_UNUSED"
    Info: Parameter "port_areset" = "PORT_USED"
    Info: Parameter "port_clkbad0" = "PORT_UNUSED"
    Info: Parameter "port_clkbad1" = "PORT_UNUSED"
    Info: Parameter "port_clkloss" = "PORT_UNUSED"
    Info: Parameter "port_clkswitch" = "PORT_UNUSED"
    Info: Parameter "port_configupdate" = "PORT_UNUSED"
    Info: Parameter "port_fbin" = "PORT_UNUSED"
    Info: Parameter "port_inclk0" = "PORT_USED"
    Info: Parameter "port_inclk1" = "PORT_UNUSED"
    Info: Parameter "port_locked" = "PORT_USED"
    Info: Parameter "port_pfdena" = "PORT_UNUSED"
    Info: Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info: Parameter "port_phasedone" = "PORT_UNUSED"
    Info: Parameter "port_phasestep" = "PORT_UNUSED"
    Info: Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info: Parameter "port_pllena" = "PORT_UNUSED"
    Info: Parameter "port_scanaclr" = "PORT_UNUSED"
    Info: Parameter "port_scanclk" = "PORT_UNUSED"
    Info: Parameter "port_scanclkena" = "PORT_UNUSED"
    Info: Parameter "port_scandata" = "PORT_UNUSED"
    Info: Parameter "port_scandataout" = "PORT_UNUSED"
    Info: Parameter "port_scandone" = "PORT_UNUSED"
    Info: Parameter "port_scanread" = "PORT_UNUSED"
    Info: Parameter "port_scanwrite" = "PORT_UNUSED"
    Info: Parameter "port_clk0" = "PORT_USED"
    Info: Parameter "port_clk1" = "PORT_UNUSED"
    Info: Parameter "port_clk2" = "PORT_UNUSED"
    Info: Parameter "port_clk3" = "PORT_UNUSED"
    Info: Parameter "port_clk4" = "PORT_UNUSED"
    Info: Parameter "port_clk5" = "PORT_UNUSED"
    Info: Parameter "port_clkena0" = "PORT_UNUSED"
    Info: Parameter "port_clkena1" = "PORT_UNUSED"
    Info: Parameter "port_clkena2" = "PORT_UNUSED"
    Info: Parameter "port_clkena3" = "PORT_UNUSED"
    Info: Parameter "port_clkena4" = "PORT_UNUSED"
    Info: Parameter "port_clkena5" = "PORT_UNUSED"
    Info: Parameter "port_extclk0" = "PORT_UNUSED"
    Info: Parameter "port_extclk1" = "PORT_UNUSED"
    Info: Parameter "port_extclk2" = "PORT_UNUSED"
    Info: Parameter "port_extclk3" = "PORT_UNUSED"
    Info: Parameter "self_reset_on_loss_lock" = "OFF"
    Info: Parameter "width_clock" = "5"
Info: Found 1 design units, including 1 entities, in source file db/pll_altpll.v
    Info: Found entity 1: pll_altpll
Info: Elaborating entity "pll_altpll" for hierarchy "pllnrst:pllnrst_inst|pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated"
Info: Elaborating entity "input_sync" for hierarchy "input_sync:input_sync_inst"
Info: Elaborating entity "pingpong_wr" for hierarchy "pingpong_wr:pingpong_wr_inst"
Info: Elaborating entity "pingpong_fifo" for hierarchy "pingpong_fifo:pingpong_fifo_inst"
Info: Elaborating entity "fifo1_1" for hierarchy "pingpong_fifo:pingpong_fifo_inst|fifo1_1:fifo1_1_inst"
Info: Elaborating entity "dcfifo" for hierarchy "pingpong_fifo:pingpong_fifo_inst|fifo1_1:fifo1_1_inst|dcfifo:dcfifo_component"
Info: Elaborated megafunction instantiation "pingpong_fifo:pingpong_fifo_inst|fifo1_1:fifo1_1_inst|dcfifo:dcfifo_component"
Info: Instantiated megafunction "pingpong_fifo:pingpong_fifo_inst|fifo1_1:fifo1_1_inst|dcfifo:dcfifo_component" with the following parameter:
    Info: Parameter "intended_device_family" = "Cyclone III"
    Info: Parameter "lpm_numwords" = "2048"
    Info: Parameter "lpm_showahead" = "OFF"
    Info: Parameter "lpm_type" = "dcfifo"
    Info: Parameter "lpm_width" = "24"
    Info: Parameter "lpm_widthu" = "11"
    Info: Parameter "overflow_checking" = "ON"
    Info: Parameter "rdsync_delaypipe" = "4"
    Info: Parameter "underflow_checking" = "OFF"
    Info: Parameter "use_eab" = "ON"
    Info: Parameter "write_aclr_synch" = "OFF"
    Info: Parameter "wrsync_delaypipe" = "4"
Info: Found 1 design units, including 1 entities, in source file db/dcfifo_2gi1.tdf
    Info: Found entity 1: dcfifo_2gi1
Info: Elaborating entity "dcfifo_2gi1" for hierarchy "pingpong_fifo:pingpong_fifo_inst|fifo1_1:fifo1_1_inst|dcfifo:dcfifo_component|dcfifo_2gi1:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/a_gray2bin_vgb.tdf
    Info: Found entity 1: a_gray2bin_vgb
Info: Elaborating entity "a_gray2bin_vgb" for hierarchy "pingpong_fifo:pingpong_fifo_inst|fifo1_1:fifo1_1_inst|dcfifo:dcfifo_component|dcfifo_2gi1:auto_generated|a_gray2bin_vgb:wrptr_g_gray2bin"
Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_u57.tdf
    Info: Found entity 1: a_graycounter_u57
Info: Elaborating entity "a_graycounter_u57" for hierarchy "pingpong_fifo:pingpong_fifo_inst|fifo1_1:fifo1_1_inst|dcfifo:dcfifo_component|dcfifo_2gi1:auto_generated|a_graycounter_u57:rdptr_g1p"
Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_qjc.tdf
    Info: Found entity 1: a_graycounter_qjc
Info: Elaborating entity "a_graycounter_qjc" for hierarchy "pingpong_fifo:pingpong_fifo_inst|fifo1_1:fifo1_1_inst|dcfifo:dcfifo_component|dcfifo_2gi1:auto_generated|a_graycounter_qjc:wrptr_g1p"
Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_pjc.tdf
    Info: Found entity 1: a_graycounter_pjc
Info: Elaborating entity "a_graycounter_pjc" for hierarchy "pingpong_fifo:pingpong_fifo_inst|fifo1_1:fifo1_1_inst|dcfifo:dcfifo_component|dcfifo_2gi1:auto_generated|a_graycounter_pjc:wrptr_gp"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_5l31.tdf
    Info: Found entity 1: altsyncram_5l31
Info: Elaborating entity "altsyncram_5l31" for hierarchy "pingpong_fifo:pingpong_fifo_inst|fifo1_1:fifo1_1_inst|dcfifo:dcfifo_component|dcfifo_2gi1:auto_generated|altsyncram_5l31:fifo_ram"
Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_uld.tdf
    Info: Found entity 1: alt_synch_pipe_uld
Info: Elaborating entity "alt_synch_pipe_uld" for hierarchy "pingpong_fifo:pingpong_fifo_inst|fifo1_1:fifo1_1_inst|dcfifo:dcfifo_component|dcfifo_2gi1:auto_generated|alt_synch_pipe_uld:rs_dgwp"
Info: Found 1 design units, including 1 entities, in source file db/dffpipe_te9.tdf
    Info: Found entity 1: dffpipe_te9
Info: Elaborating entity "dffpipe_te9" for hierarchy "pingpong_fifo:pingpong_fifo_inst|fifo1_1:fifo1_1_inst|dcfifo:dcfifo_component|dcfifo_2gi1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe5"
Info: Found 1 design units, including 1 entities, in source file db/dffpipe_qe9.tdf
    Info: Found entity 1: dffpipe_qe9
Info: Elaborating entity "dffpipe_qe9" for hierarchy "pingpong_fifo:pingpong_fifo_inst|fifo1_1:fifo1_1_inst|dcfifo:dcfifo_component|dcfifo_2gi1:auto_generated|dffpipe_qe9:ws_brp"
Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_vld.tdf
    Info: Found entity 1: alt_synch_pipe_vld
Info: Elaborating entity "alt_synch_pipe_vld" for hierarchy "pingpong_fifo:pingpong_fifo_inst|fifo1_1:fifo1_1_inst|dcfifo:dcfifo_component|dcfifo_2gi1:auto_generated|alt_synch_pipe_vld:ws_dgrp"
Info: Found 1 design units, including 1 entities, in source file db/dffpipe_ue9.tdf
    Info: Found entity 1: dffpipe_ue9
Info: Elaborating entity "dffpipe_ue9" for hierarchy "pingpong_fifo:pingpong_fifo_inst|fifo1_1:fifo1_1_inst|dcfifo:dcfifo_component|dcfifo_2gi1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ue9:dffpipe8"
Info: Found 1 design units, including 1 entities, in source file db/cmpr_g66.tdf
    Info: Found entity 1: cmpr_g66
Info: Elaborating entity "cmpr_g66" for hierarchy "pingpong_fifo:pingpong_fifo_inst|fifo1_1:fifo1_1_inst|dcfifo:dcfifo_component|dcfifo_2gi1:auto_generated|cmpr_g66:rdempty_eq_comp"
Info: Elaborating entity "fifo1_2" for hierarchy "pingpong_fifo:pingpong_fifo_inst|fifo1_2:fifo1_2_inst"
Info: Elaborating entity "fifo2_1" for hierarchy "pingpong_fifo:pingpong_fifo_inst|fifo2_1:fifo2_1_inst"
Info: Elaborating entity "fifo2_2" for hierarchy "pingpong_fifo:pingpong_fifo_inst|fifo2_2:fifo2_2_inst"
Info: Elaborating entity "vga_controler" for hierarchy "vga_controler:vga_controler_inst"
Info: Registers with preset signals will power-up high
Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning: Output pins are stuck at VCC or GND
    Warning (13410): Pin "sync_n_l" is stuck at GND
    Warning (13410): Pin "sync_n_r" is stuck at GND
Info: Timing-Driven Synthesis is running
Info: 8 registers lost all their fanouts during netlist optimizations. The first 8 are displayed below.
    Info: Register "pingpong_fifo:pingpong_fifo_inst|fifo2_2:fifo2_2_inst|dcfifo:dcfifo_component|dcfifo_2gi1:auto_generated|dffpipe_qe9:ws_bwp|dffe18a[11]" lost all its fanouts during netlist optimizations.
    Info: Register "pingpong_fifo:pingpong_fifo_inst|fifo2_2:fifo2_2_inst|dcfifo:dcfifo_component|dcfifo_2gi1:auto_generated|dffpipe_qe9:ws_brp|dffe18a[11]" lost all its fanouts during netlist optimizations.
    Info: Register "pingpong_fifo:pingpong_fifo_inst|fifo2_1:fifo2_1_inst|dcfifo:dcfifo_component|dcfifo_2gi1:auto_generated|dffpipe_qe9:ws_bwp|dffe18a[11]" lost all its fanouts during netlist optimizations.
    Info: Register "pingpong_fifo:pingpong_fifo_inst|fifo2_1:fifo2_1_inst|dcfifo:dcfifo_component|dcfifo_2gi1:auto_generated|dffpipe_qe9:ws_brp|dffe18a[11]" lost all its fanouts during netlist optimizations.
    Info: Register "pingpong_fifo:pingpong_fifo_inst|fifo1_2:fifo1_2_inst|dcfifo:dcfifo_component|dcfifo_2gi1:auto_generated|dffpipe_qe9:ws_bwp|dffe18a[11]" lost all its fanouts during netlist optimizations.
    Info: Register "pingpong_fifo:pingpong_fifo_inst|fifo1_2:fifo1_2_inst|dcfifo:dcfifo_component|dcfifo_2gi1:auto_generated|dffpipe_qe9:ws_brp|dffe18a[11]" lost all its fanouts during netlist optimizations.
    Info: Register "pingpong_fifo:pingpong_fifo_inst|fifo1_1:fifo1_1_inst|dcfifo:dcfifo_component|dcfifo_2gi1:auto_generated|dffpipe_qe9:ws_bwp|dffe18a[11]" lost all its fanouts during netlist optimizations.
    Info: Register "pingpong_fifo:pingpong_fifo_inst|fifo1_1:fifo1_1_inst|dcfifo:dcfifo_component|dcfifo_2gi1:auto_generated|dffpipe_qe9:ws_brp|dffe18a[11]" lost all its fanouts during netlist optimizations.
Info: Implemented 1153 device resources after synthesis - the final resource count might be different
    Info: Implemented 30 input pins
    Info: Implemented 59 output pins
    Info: Implemented 967 logic cells
    Info: Implemented 96 RAM segments
    Info: Implemented 1 PLLs
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 212 megabytes
    Info: Processing ended: Mon May 18 17:33:54 2015
    Info: Elapsed time: 00:00:10
    Info: Total CPU time (on all processors): 00:00:06


