{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1608363038919 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1608363038931 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 19 15:30:38 2020 " "Processing started: Sat Dec 19 15:30:38 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1608363038931 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1608363038931 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off uart_tx_rx -c uart_tx_rx " "Command: quartus_map --read_settings_files=on --write_settings_files=off uart_tx_rx -c uart_tx_rx" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1608363038931 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1608363039542 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "ISSP.qsys " "Elaborating Qsys system entity \"ISSP.qsys\"" {  } {  } 0 12248 "Elaborating Qsys system entity \"%1!s!\"" 0 0 "Quartus II" 0 -1 1608363052284 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.19.15:30:57 Progress: Loading IP/ISSP.qsys " "2020.12.19.15:30:57 Progress: Loading IP/ISSP.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1608363057461 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.19.15:31:04 Progress: Reading input file " "2020.12.19.15:31:04 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1608363064974 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.19.15:31:05 Progress: Adding in_system_sources_probes_0 \[altera_in_system_sources_probes 15.0\] " "2020.12.19.15:31:05 Progress: Adding in_system_sources_probes_0 \[altera_in_system_sources_probes 15.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1608363065042 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.19.15:31:05 Progress: Parameterizing module in_system_sources_probes_0 " "2020.12.19.15:31:05 Progress: Parameterizing module in_system_sources_probes_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1608363065235 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.19.15:31:05 Progress: Building connections " "2020.12.19.15:31:05 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1608363065238 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.19.15:31:05 Progress: Parameterizing connections " "2020.12.19.15:31:05 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1608363065238 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.19.15:31:05 Progress: Validating " "2020.12.19.15:31:05 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1608363065268 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.19.15:31:06 Progress: Done reading input file " "2020.12.19.15:31:06 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1608363066067 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "ISSP: Generating ISSP \"ISSP\" for QUARTUS_SYNTH " "ISSP: Generating ISSP \"ISSP\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1608363073476 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "In_system_sources_probes_0: \"ISSP\" instantiated altera_in_system_sources_probes \"in_system_sources_probes_0\" " "In_system_sources_probes_0: \"ISSP\" instantiated altera_in_system_sources_probes \"in_system_sources_probes_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1608363083261 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "ISSP: Done \"ISSP\" with 2 modules, 1 files " "ISSP: Done \"ISSP\" with 2 modules, 1 files" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1608363083261 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "ISSP.qsys " "Finished elaborating Qsys system entity \"ISSP.qsys\"" {  } {  } 0 12249 "Finished elaborating Qsys system entity \"%1!s!\"" 0 0 "Quartus II" 0 -1 1608363084004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_code/ac620_draft/fpga_beginning/module/key_filter.v 4 4 " "Found 4 design units, including 4 entities, in source file /fpga_code/ac620_draft/fpga_beginning/module/key_filter.v" { { "Info" "ISGN_ENTITY_NAME" "1 key_filter " "Found entity 1: key_filter" {  } { { "../../module/key_filter.v" "" { Text "E:/FPGA_Code/AC620_Draft/FPGA_Beginning/module/key_filter.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1608363084022 ""} { "Info" "ISGN_ENTITY_NAME" "2 edge_tell " "Found entity 2: edge_tell" {  } { { "../../module/key_filter.v" "" { Text "E:/FPGA_Code/AC620_Draft/FPGA_Beginning/module/key_filter.v" 143 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1608363084022 ""} { "Info" "ISGN_ENTITY_NAME" "3 sync_trigger " "Found entity 3: sync_trigger" {  } { { "../../module/key_filter.v" "" { Text "E:/FPGA_Code/AC620_Draft/FPGA_Beginning/module/key_filter.v" 167 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1608363084022 ""} { "Info" "ISGN_ENTITY_NAME" "4 counter " "Found entity 4: counter" {  } { { "../../module/key_filter.v" "" { Text "E:/FPGA_Code/AC620_Draft/FPGA_Beginning/module/key_filter.v" 188 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1608363084022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1608363084022 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "uart_tx_rx_top.v(34) " "Verilog HDL Module Instantiation warning at uart_tx_rx_top.v(34): ignored dangling comma in List of Port Connections" {  } { { "../rtl/uart_tx_rx_top.v" "" { Text "E:/FPGA_Code/AC620_Draft/FPGA_Beginning/uart_tx_rx_module/rtl/uart_tx_rx_top.v" 34 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1608363084025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_code/ac620_draft/fpga_beginning/uart_tx_rx_module/rtl/uart_tx_rx_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_code/ac620_draft/fpga_beginning/uart_tx_rx_module/rtl/uart_tx_rx_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx_rx_top " "Found entity 1: uart_tx_rx_top" {  } { { "../rtl/uart_tx_rx_top.v" "" { Text "E:/FPGA_Code/AC620_Draft/FPGA_Beginning/uart_tx_rx_module/rtl/uart_tx_rx_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1608363084026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1608363084026 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "uart_byte_rx.v(117) " "Verilog HDL information at uart_byte_rx.v(117): always construct contains both blocking and non-blocking assignments" {  } { { "../rtl/uart_byte_rx.v" "" { Text "E:/FPGA_Code/AC620_Draft/FPGA_Beginning/uart_tx_rx_module/rtl/uart_byte_rx.v" 117 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1608363084029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_code/ac620_draft/fpga_beginning/uart_tx_rx_module/rtl/uart_byte_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_code/ac620_draft/fpga_beginning/uart_tx_rx_module/rtl/uart_byte_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_byte_rx " "Found entity 1: uart_byte_rx" {  } { { "../rtl/uart_byte_rx.v" "" { Text "E:/FPGA_Code/AC620_Draft/FPGA_Beginning/uart_tx_rx_module/rtl/uart_byte_rx.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1608363084030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1608363084030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_code/ac620_draft/fpga_beginning/uart_tx_rx_module/rtl/uart_byte_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_code/ac620_draft/fpga_beginning/uart_tx_rx_module/rtl/uart_byte_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_byte_tx " "Found entity 1: uart_byte_tx" {  } { { "../rtl/uart_byte_tx.v" "" { Text "E:/FPGA_Code/AC620_Draft/FPGA_Beginning/uart_tx_rx_module/rtl/uart_byte_tx.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1608363084033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1608363084033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_code/ac620_draft/fpga_beginning/uart_tx_rx_module/rtl/uart_tx_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_code/ac620_draft/fpga_beginning/uart_tx_rx_module/rtl/uart_tx_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx_top " "Found entity 1: uart_tx_top" {  } { { "../rtl/uart_tx_top.v" "" { Text "E:/FPGA_Code/AC620_Draft/FPGA_Beginning/uart_tx_rx_module/rtl/uart_tx_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1608363084036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1608363084036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/issp/issp.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/issp/issp.v" { { "Info" "ISGN_ENTITY_NAME" "1 ISSP " "Found entity 1: ISSP" {  } { { "db/ip/issp/issp.v" "" { Text "E:/FPGA_Code/AC620_Draft/FPGA_Beginning/uart_tx_rx_module/prj/db/ip/issp/issp.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1608363084039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1608363084039 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "uart_tx_rx_top " "Elaborating entity \"uart_tx_rx_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1608363084083 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_byte_rx_r uart_tx_rx_top.v(13) " "Verilog HDL or VHDL warning at uart_tx_rx_top.v(13): object \"data_byte_rx_r\" assigned a value but never read" {  } { { "../rtl/uart_tx_rx_top.v" "" { Text "E:/FPGA_Code/AC620_Draft/FPGA_Beginning/uart_tx_rx_module/rtl/uart_tx_rx_top.v" 13 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1608363084083 "|uart_tx_rx_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_byte_rx uart_byte_rx:uart_rx " "Elaborating entity \"uart_byte_rx\" for hierarchy \"uart_byte_rx:uart_rx\"" {  } { { "../rtl/uart_tx_rx_top.v" "uart_rx" { Text "E:/FPGA_Code/AC620_Draft/FPGA_Beginning/uart_tx_rx_module/rtl/uart_tx_rx_top.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608363084095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_byte_tx uart_byte_tx:uart_byte_0 " "Elaborating entity \"uart_byte_tx\" for hierarchy \"uart_byte_tx:uart_byte_0\"" {  } { { "../rtl/uart_tx_rx_top.v" "uart_byte_0" { Text "E:/FPGA_Code/AC620_Draft/FPGA_Beginning/uart_tx_rx_module/rtl/uart_tx_rx_top.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608363084128 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1608363085155 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../rtl/uart_byte_tx.v" "" { Text "E:/FPGA_Code/AC620_Draft/FPGA_Beginning/uart_tx_rx_module/rtl/uart_byte_tx.v" 16 -1 0 } } { "../rtl/uart_byte_tx.v" "" { Text "E:/FPGA_Code/AC620_Draft/FPGA_Beginning/uart_tx_rx_module/rtl/uart_byte_tx.v" 27 -1 0 } } { "../rtl/uart_byte_rx.v" "" { Text "E:/FPGA_Code/AC620_Draft/FPGA_Beginning/uart_tx_rx_module/rtl/uart_byte_rx.v" 58 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1608363085168 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1608363085169 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1608363085322 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "ISSP " "Ignored assignments for entity \"ISSP\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_GENERATED_DEVICE_FAMILY \"\\\{Cyclone IV E\\\}\" -entity ISSP -qip \"E:/FPGA_Code/AC620_Draft/FPGA_Beginning/uart_tx_rx_module/prj/db/ip/ISSP/ISSP.qip\" -library ISSP " "Assignment for entity set_global_assignment -name IP_GENERATED_DEVICE_FAMILY \"\\\{Cyclone IV E\\\}\" -entity ISSP -qip \"E:/FPGA_Code/AC620_Draft/FPGA_Beginning/uart_tx_rx_module/prj/db/ip/ISSP/ISSP.qip\" -library ISSP was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1608363085799 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TARGETED_DEVICE_FAMILY \"Cyclone IV E\" -entity ISSP -qip \"E:/FPGA_Code/AC620_Draft/FPGA_Beginning/uart_tx_rx_module/prj/db/ip/ISSP/ISSP.qip\" -library ISSP " "Assignment for entity set_global_assignment -name IP_TARGETED_DEVICE_FAMILY \"Cyclone IV E\" -entity ISSP -qip \"E:/FPGA_Code/AC620_Draft/FPGA_Beginning/uart_tx_rx_module/prj/db/ip/ISSP/ISSP.qip\" -library ISSP was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1608363085799 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_QSYS_MODE STANDALONE -entity ISSP -qip \"E:/FPGA_Code/AC620_Draft/FPGA_Beginning/uart_tx_rx_module/prj/db/ip/ISSP/ISSP.qip\" -library ISSP " "Assignment for entity set_global_assignment -name IP_QSYS_MODE STANDALONE -entity ISSP -qip \"E:/FPGA_Code/AC620_Draft/FPGA_Beginning/uart_tx_rx_module/prj/db/ip/ISSP/ISSP.qip\" -library ISSP was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1608363085799 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME Qsys -entity ISSP -qip \"E:/FPGA_Code/AC620_Draft/FPGA_Beginning/uart_tx_rx_module/prj/db/ip/ISSP/ISSP.qip\" -library ISSP " "Assignment for entity set_global_assignment -name IP_TOOL_NAME Qsys -entity ISSP -qip \"E:/FPGA_Code/AC620_Draft/FPGA_Beginning/uart_tx_rx_module/prj/db/ip/ISSP/ISSP.qip\" -library ISSP was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1608363085799 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 15.0 -entity ISSP -qip \"E:/FPGA_Code/AC620_Draft/FPGA_Beginning/uart_tx_rx_module/prj/db/ip/ISSP/ISSP.qip\" -library ISSP " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity ISSP -qip \"E:/FPGA_Code/AC620_Draft/FPGA_Beginning/uart_tx_rx_module/prj/db/ip/ISSP/ISSP.qip\" -library ISSP was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1608363085799 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity ISSP -qip \"E:/FPGA_Code/AC620_Draft/FPGA_Beginning/uart_tx_rx_module/prj/db/ip/ISSP/ISSP.qip\" -library ISSP " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity ISSP -qip \"E:/FPGA_Code/AC620_Draft/FPGA_Beginning/uart_tx_rx_module/prj/db/ip/ISSP/ISSP.qip\" -library ISSP was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1608363085799 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name SLD_INFO \"QSYS_NAME ISSP HAS_SOPCINFO 1 GENERATION_ID 1608363071\" -entity ISSP -qip \"E:/FPGA_Code/AC620_Draft/FPGA_Beginning/uart_tx_rx_module/prj/db/ip/ISSP/ISSP.qip\" -library ISSP " "Assignment for entity set_global_assignment -name SLD_INFO \"QSYS_NAME ISSP HAS_SOPCINFO 1 GENERATION_ID 1608363071\" -entity ISSP -qip \"E:/FPGA_Code/AC620_Draft/FPGA_Beginning/uart_tx_rx_module/prj/db/ip/ISSP/ISSP.qip\" -library ISSP was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1608363085799 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1608363085799 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altsource_probe " "Ignored assignments for entity \"altsource_probe\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_in_system_sources_probes -entity altsource_probe -qip \"E:/FPGA_Code/AC620_Draft/FPGA_Beginning/uart_tx_rx_module/prj/db/ip/ISSP/ISSP.qip\" -library ISSP " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_in_system_sources_probes -entity altsource_probe -qip \"E:/FPGA_Code/AC620_Draft/FPGA_Beginning/uart_tx_rx_module/prj/db/ip/ISSP/ISSP.qip\" -library ISSP was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1608363085801 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 15.0 -entity altsource_probe -qip \"E:/FPGA_Code/AC620_Draft/FPGA_Beginning/uart_tx_rx_module/prj/db/ip/ISSP/ISSP.qip\" -library ISSP " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity altsource_probe -qip \"E:/FPGA_Code/AC620_Draft/FPGA_Beginning/uart_tx_rx_module/prj/db/ip/ISSP/ISSP.qip\" -library ISSP was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1608363085801 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity altsource_probe -qip \"E:/FPGA_Code/AC620_Draft/FPGA_Beginning/uart_tx_rx_module/prj/db/ip/ISSP/ISSP.qip\" -library ISSP " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity altsource_probe -qip \"E:/FPGA_Code/AC620_Draft/FPGA_Beginning/uart_tx_rx_module/prj/db/ip/ISSP/ISSP.qip\" -library ISSP was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1608363085801 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1608363085801 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/FPGA_Code/AC620_Draft/FPGA_Beginning/uart_tx_rx_module/prj/output_files/uart_tx_rx.map.smsg " "Generated suppressed messages file E:/FPGA_Code/AC620_Draft/FPGA_Beginning/uart_tx_rx_module/prj/output_files/uart_tx_rx.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1608363085833 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1608363085934 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1608363085934 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "196 " "Implemented 196 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1608363085987 ""} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Implemented 11 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1608363085987 ""} { "Info" "ICUT_CUT_TM_LCELLS" "170 " "Implemented 170 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1608363085987 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1608363085987 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 15 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4837 " "Peak virtual memory: 4837 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1608363086018 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 19 15:31:26 2020 " "Processing ended: Sat Dec 19 15:31:26 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1608363086018 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:48 " "Elapsed time: 00:00:48" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1608363086018 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:07 " "Total CPU time (on all processors): 00:01:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1608363086018 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1608363086018 ""}
