$version Generated by VerilatedVcd $end
$date Mon Jul  5 21:41:12 2021 $end
$timescale 1ps $end

 $scope module TOP $end
  $var wire  1 # clock $end
  $var wire  1 $ reset $end
  $scope module BlackBoxTester $end
   $var wire  1 ' blackBoxNeg_in $end
   $var wire  1 ( blackBoxNeg_out $end
   $var wire  1 % blackBoxPos_in $end
   $var wire  1 & blackBoxPos_out $end
   $var wire  1 # clock $end
   $var wire  1 $ reset $end
   $scope module blackBoxNeg $end
    $var wire  1 ' in [0:0] $end
    $var wire  1 ( out [0:0] $end
   $upscope $end
   $scope module blackBoxPos $end
    $var wire  1 % in [0:0] $end
    $var wire  1 & out [0:0] $end
   $upscope $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
0#
1$
1%
0&
0'
1(
#1
1#
#2
#3
#4
#5
#6
0#
#7
#8
#9
#10
0$
