

Implementation tool: Xilinx Vivado v.2019.2
Project:             myproject_prj
Solution:            solution1
Device target:       xczu5ev-sfvc784-2LV-e
Report date:         Wed Apr 10 16:25:20 UTC 2024

#=== Post-Synthesis Resource usage ===
SLICE:            0
LUT:          26083
FF:           36466
DSP:             18
BRAM:            54
SRL:            344
URAM:             0
#=== Final timing ===
CP required:    5.000
CP achieved post-synthesis:    4.303
Timing met
