

        *** GPGPU-Sim Simulator Version 4.2.0  [build gpgpu-sim_git-commit-5e9d31b8132651796656877ecb58fde27177ba7a_modified_303.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   75 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int           4,4,4,4,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp           4,4,4,4,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp      64,64,64,64,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                   21 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int            2,2,2,2,2 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp      64,64,64,64,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   75 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1024:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:4:128:64,L:T:m:L:L,A:256:32,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_cache_write_ratio                   25 # L1D write ratio
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      32 # L1 Hit Latency
-gpgpu_smem_latency                    30 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      16 # Maximum number of concurrent CTAs in shader (default 32)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      30 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                49152 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   65536 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_option                 32,64 # Option list of shared memory sizes
-gpgpu_unified_l1d_size                   96 # Size of unified data cache(L1D + shared memory) in KB
-gpgpu_adaptive_cache_config                    1 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                65536 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                    8 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   75 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-kernelBased                            1 # Does the approximator work as kernel based (default = 0)
-kernelId                               9 # Kernel ids where the approximation applied 
-hybridApproximation                    0 # Hybrid approximator (default = 0)
-errorPercentage                       50 # Error percentage (number of max flushed accesses)
-l1dApproximator                        1 # Memory access delete unit (default = 0)
-l1dSlicingAccessInterval                 5000 # Slice access window length (default = 1000)
-l2Approximator                         0 # Memory access delete unit (default = 0)
-l2SlicingAccessInterval                 5000 # Slice access window length (default = 1000)
-smOccupancy                            0 # sm occupancy (default = 0)
-smSlicingInterval                   5000 # Slice access window length (default = 1000)
-gpgpu_scheduler                      lrr # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:64:128:16,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           12 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    2 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                   16 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=4:RRD=12:RCD=24:RAS=55:RP=24:RC=78:CL=24:WL=8:CDLR=10:WR=24:nbkgrp=4:CCDL=6:RTPL=4 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  194 # ROP queue latency (default 85)
-dram_latency                          96 # DRAM latency (default 30)
-dram_dual_bus_interface                    0 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-icnt_flit_size                        40 # icnt_flit_size
-mem_profiler                           0 # memory access runtime profiling (0 = not enabled)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    0 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-accelwattch_xml_file accelwattch_sass_sim.xml # AccelWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    1 # Dump detailed power output each cycle
-hw_perf_file_name            hw_perf.csv # Hardware Performance Statistics file
-hw_perf_bench_name    hw_perf_bench_name # Kernel Name in Hardware Performance Statistics file
-power_simulation_mode                    0 # Switch performance counter input for power simulation (0=Sim, 1=HW, 2=HW-Sim Hybrid)
-dvfs_enabled                           1 # Turn on DVFS for power model
-aggregate_power_stats                    0 # Accumulate power across all kernels
-accelwattch_hybrid_perfsim_L1_RH                    0 # Get L1 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_RM                    0 # Get L1 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WH                    0 # Get L1 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WM                    0 # Get L1 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RH                    0 # Get L2 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RM                    0 # Get L2 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WH                    0 # Get L2 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WM                    0 # Get L2 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CC_ACC                    0 # Get Constant Cache Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_SHARED_ACC                    0 # Get Shared Memory Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_RD                    0 # Get DRAM Reads for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_WR                    0 # Get DRAM Writes for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NOC                    0 # Get Interconnect Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_PIPE_DUTY                    0 # Get Pipeline Duty Cycle Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NUM_SM_IDLE                    0 # Get Number of Idle SMs for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CYCLES                    0 # Get Executed Cycles for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_VOLTAGE                    0 # Get Chip Voltage for Accelwattch-Hybrid from Accel-Sim
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     0 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                  1000 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    5 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1365:1365:1365:3500.5 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                  128 # maximum kernels that can run concurrently on GPU, set this value according to max resident grids for your compute capability
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
-mem_runtime_stat                     100 # memory access runtime profiling sampling freq
-L1D_metrics                            0 # memory access runtime profiling for L1 data cache
-noncoal_metrics                        0 # memory access runtime profiling for shared memory
-L2_metrics                             0 # memory access runtime profiling for L2 cache
-DRAM_metrics                           0 # memory access runtime profiling for DRAM
-Shmem_metrics                          0 # memory access runtime profiling for noncoalesced accesses
-store_enable                           0 # Enable stores for memory profiling
-accumulate_stats                       0 # Accumulate stats for the memory profiling
-dump_enable                            0 # Process dump enable flag - (def = 0)
-flush_l1d                              0 # Enable flushings for L1D caches - (default = 0)
-flush_l2                               0 # Enable flushings for L2 caches - (default = 0)
-flush_dram                             0 # Enable flushings for DRAM - (default = 0)
-flush_noncoalesceds                    0 # Enable flushings for non coalesced accesses - (default = 0)
-flush_shmems                           0 # Enable flushings for shared memory accesses - (default = 0)
-error_percentage                       2 # Error percentage for the flushes - (default = 1)
-flush_acc_type                         2 # Flush access types
-monitor_sampling_cycle                  200 # Monitoring sampling cycle - (default = 5000)
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     4 # column to column delay
RRD                                    12 # minimal delay between activation of rows in different banks
RCD                                    24 # row to column delay
RAS                                    55 # time needed to activate row
RP                                     24 # time needed to precharge (deactivate) row
RC                                     78 # row cycle time
CDLR                                   10 # switching from write to read (changes tWTR)
WR                                     24 # last data-in to row precharge
CL                                     24 # CAS latency
WL                                      8 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    6 # column to column delay between accesses to different bank groups
RTPL                                    4 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 24
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 0000000000007080 	high:15 low:7
addr_dec_mask[ROW]   = 000000000fff8000 	high:28 low:15
addr_dec_mask[COL]   = 0000000000000f7f 	high:12 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1365000000.000000:1365000000.000000:1365000000.000000:3500500000.000000
GPGPU-Sim uArch: clock periods: 0.00000000073260073260:0.00000000073260073260:0.00000000073260073260:0.00000000028567347522
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
--------------------------------------------------------------
L1D access stats (for 0'th SM) 
--	Kid = 0 || L1D Acc = 24576, -- Miss = 24576, rate = 1.0000, -- PendHits = 0, rate = 0.0000-- ResFail = 19, rate = 0.0008
Error Per = 50 || Flushes = 491 || slicingInterval = 5000
--	Kid = 1 || L1D Acc = 40320, -- Miss = 40320, rate = 1.0000, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 806 || slicingInterval = 5000
--	Kid = 2 || L1D Acc = 0, -- Miss = 0, rate = -nan, -- PendHits = 0, rate = -nan-- ResFail = 0, rate = -nan
Error Per = 50 || Flushes = 0 || slicingInterval = 5000
--	Kid = 3 || L1D Acc = 175608, -- Miss = 171258, rate = 0.9752, -- PendHits = 444, rate = 0.0025-- ResFail = 59326, rate = 0.3378
Error Per = 50 || Flushes = 3425 || slicingInterval = 5000
--	Kid = 4 || L1D Acc = 17536, -- Miss = 17536, rate = 1.0000, -- PendHits = 0, rate = 0.0000-- ResFail = 16478, rate = 0.9397
Error Per = 50 || Flushes = 350 || slicingInterval = 5000
--	Kid = 5 || L1D Acc = 34748, -- Miss = 17414, rate = 0.5012, -- PendHits = 0, rate = 0.0000-- ResFail = 46062, rate = 1.3256
Error Per = 50 || Flushes = 348 || slicingInterval = 5000
--	Kid = 6 || L1D Acc = 35765, -- Miss = 17903, rate = 0.5006, -- PendHits = 0, rate = 0.0000-- ResFail = 23818, rate = 0.6660
Error Per = 50 || Flushes = 358 || slicingInterval = 5000
--	Kid = 7 || L1D Acc = 38716, -- Miss = 37291, rate = 0.9632, -- PendHits = 0, rate = 0.0000-- ResFail = 206, rate = 0.0053
Error Per = 50 || Flushes = 745 || slicingInterval = 5000
--	Kid = 8 || L1D Acc = 38729, -- Miss = 36870, rate = 0.9520, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 737 || slicingInterval = 5000
--	Kid = 9 || L1D Acc = 25839, -- Miss = 23730, rate = 0.9184, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 474 || slicingInterval = 5000
--	Kid = 10 || L1D Acc = 37651, -- Miss = 32700, rate = 0.8685, -- PendHits = 0, rate = 0.0000-- ResFail = 281, rate = 0.0075
Error Per = 50 || Flushes = 654 || slicingInterval = 5000
--	Kid = 11 || L1D Acc = 23690, -- Miss = 11958, rate = 0.5048, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 239 || slicingInterval = 5000
--	Kid = 12 || L1D Acc = 42510, -- Miss = 21333, rate = 0.5018, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 426 || slicingInterval = 5000
--	Kid = 13 || L1D Acc = 70673, -- Miss = 35412, rate = 0.5011, -- PendHits = 0, rate = 0.0000-- ResFail = 51, rate = 0.0007
Error Per = 50 || Flushes = 708 || slicingInterval = 5000
--	Kid = 14 || L1D Acc = 0, -- Miss = 0, rate = -nan, -- PendHits = 0, rate = -nan-- ResFail = 0, rate = -nan
Error Per = 50 || Flushes = 0 || slicingInterval = 5000
--	Kid = 15 || L1D Acc = 0, -- Miss = 0, rate = -nan, -- PendHits = 0, rate = -nan-- ResFail = 0, rate = -nan
Error Per = 50 || Flushes = 0 || slicingInterval = 5000
--	Kid = 16 || L1D Acc = 42481, -- Miss = 35784, rate = 0.8424, -- PendHits = 3421, rate = 0.0805-- ResFail = 9310, rate = 0.2192
Error Per = 50 || Flushes = 715 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 1'th SM) 
--	Kid = 0 || L1D Acc = 24576, -- Miss = 24576, rate = 1.0000, -- PendHits = 0, rate = 0.0000-- ResFail = 19, rate = 0.0008
Error Per = 50 || Flushes = 491 || slicingInterval = 5000
--	Kid = 1 || L1D Acc = 42624, -- Miss = 42624, rate = 1.0000, -- PendHits = 0, rate = 0.0000-- ResFail = 60, rate = 0.0014
Error Per = 50 || Flushes = 852 || slicingInterval = 5000
--	Kid = 2 || L1D Acc = 0, -- Miss = 0, rate = -nan, -- PendHits = 0, rate = -nan-- ResFail = 0, rate = -nan
Error Per = 50 || Flushes = 0 || slicingInterval = 5000
--	Kid = 3 || L1D Acc = 196934, -- Miss = 192507, rate = 0.9775, -- PendHits = 626, rate = 0.0032-- ResFail = 87378, rate = 0.4437
Error Per = 50 || Flushes = 3850 || slicingInterval = 5000
--	Kid = 4 || L1D Acc = 17408, -- Miss = 17408, rate = 1.0000, -- PendHits = 0, rate = 0.0000-- ResFail = 17257, rate = 0.9913
Error Per = 50 || Flushes = 348 || slicingInterval = 5000
--	Kid = 5 || L1D Acc = 35741, -- Miss = 17905, rate = 0.5010, -- PendHits = 0, rate = 0.0000-- ResFail = 46790, rate = 1.3091
Error Per = 50 || Flushes = 358 || slicingInterval = 5000
--	Kid = 6 || L1D Acc = 35526, -- Miss = 17782, rate = 0.5005, -- PendHits = 0, rate = 0.0000-- ResFail = 21152, rate = 0.5954
Error Per = 50 || Flushes = 355 || slicingInterval = 5000
--	Kid = 7 || L1D Acc = 32355, -- Miss = 31435, rate = 0.9716, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 628 || slicingInterval = 5000
--	Kid = 8 || L1D Acc = 35454, -- Miss = 32640, rate = 0.9206, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 652 || slicingInterval = 5000
--	Kid = 9 || L1D Acc = 25873, -- Miss = 24370, rate = 0.9419, -- PendHits = 0, rate = 0.0000-- ResFail = 15, rate = 0.0006
Error Per = 50 || Flushes = 487 || slicingInterval = 5000
--	Kid = 10 || L1D Acc = 37457, -- Miss = 31521, rate = 0.8415, -- PendHits = 0, rate = 0.0000-- ResFail = 1239, rate = 0.0331
Error Per = 50 || Flushes = 630 || slicingInterval = 5000
--	Kid = 11 || L1D Acc = 23687, -- Miss = 12253, rate = 0.5173, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 245 || slicingInterval = 5000
--	Kid = 12 || L1D Acc = 42774, -- Miss = 21488, rate = 0.5024, -- PendHits = 0, rate = 0.0000-- ResFail = 1, rate = 0.0000
Error Per = 50 || Flushes = 429 || slicingInterval = 5000
--	Kid = 13 || L1D Acc = 71200, -- Miss = 35662, rate = 0.5009, -- PendHits = 0, rate = 0.0000-- ResFail = 43, rate = 0.0006
Error Per = 50 || Flushes = 713 || slicingInterval = 5000
--	Kid = 14 || L1D Acc = 0, -- Miss = 0, rate = -nan, -- PendHits = 0, rate = -nan-- ResFail = 0, rate = -nan
Error Per = 50 || Flushes = 0 || slicingInterval = 5000
--	Kid = 15 || L1D Acc = 0, -- Miss = 0, rate = -nan, -- PendHits = 0, rate = -nan-- ResFail = 0, rate = -nan
Error Per = 50 || Flushes = 0 || slicingInterval = 5000
--	Kid = 16 || L1D Acc = 42850, -- Miss = 36266, rate = 0.8463, -- PendHits = 3280, rate = 0.0765-- ResFail = 8414, rate = 0.1964
Error Per = 50 || Flushes = 725 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 2'th SM) 
--	Kid = 0 || L1D Acc = 24576, -- Miss = 24576, rate = 1.0000, -- PendHits = 0, rate = 0.0000-- ResFail = 19, rate = 0.0008
Error Per = 50 || Flushes = 491 || slicingInterval = 5000
--	Kid = 1 || L1D Acc = 40320, -- Miss = 40320, rate = 1.0000, -- PendHits = 0, rate = 0.0000-- ResFail = 9, rate = 0.0002
Error Per = 50 || Flushes = 806 || slicingInterval = 5000
--	Kid = 2 || L1D Acc = 0, -- Miss = 0, rate = -nan, -- PendHits = 0, rate = -nan-- ResFail = 0, rate = -nan
Error Per = 50 || Flushes = 0 || slicingInterval = 5000
--	Kid = 3 || L1D Acc = 181016, -- Miss = 176211, rate = 0.9735, -- PendHits = 417, rate = 0.0023-- ResFail = 59357, rate = 0.3279
Error Per = 50 || Flushes = 3524 || slicingInterval = 5000
--	Kid = 4 || L1D Acc = 17664, -- Miss = 17664, rate = 1.0000, -- PendHits = 0, rate = 0.0000-- ResFail = 17667, rate = 1.0002
Error Per = 50 || Flushes = 353 || slicingInterval = 5000
--	Kid = 5 || L1D Acc = 33273, -- Miss = 16676, rate = 0.5012, -- PendHits = 0, rate = 0.0000-- ResFail = 44957, rate = 1.3512
Error Per = 50 || Flushes = 333 || slicingInterval = 5000
--	Kid = 6 || L1D Acc = 32491, -- Miss = 16260, rate = 0.5004, -- PendHits = 0, rate = 0.0000-- ResFail = 21372, rate = 0.6578
Error Per = 50 || Flushes = 325 || slicingInterval = 5000
--	Kid = 7 || L1D Acc = 38449, -- Miss = 37225, rate = 0.9682, -- PendHits = 0, rate = 0.0000-- ResFail = 4, rate = 0.0001
Error Per = 50 || Flushes = 744 || slicingInterval = 5000
--	Kid = 8 || L1D Acc = 25768, -- Miss = 24386, rate = 0.9464, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 487 || slicingInterval = 5000
--	Kid = 9 || L1D Acc = 51637, -- Miss = 47261, rate = 0.9153, -- PendHits = 0, rate = 0.0000-- ResFail = 618, rate = 0.0120
Error Per = 50 || Flushes = 945 || slicingInterval = 5000
--	Kid = 10 || L1D Acc = 37647, -- Miss = 33505, rate = 0.8900, -- PendHits = 0, rate = 0.0000-- ResFail = 556, rate = 0.0148
Error Per = 50 || Flushes = 670 || slicingInterval = 5000
--	Kid = 11 || L1D Acc = 23687, -- Miss = 12956, rate = 0.5470, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 259 || slicingInterval = 5000
--	Kid = 12 || L1D Acc = 42509, -- Miss = 21349, rate = 0.5022, -- PendHits = 0, rate = 0.0000-- ResFail = 6, rate = 0.0001
Error Per = 50 || Flushes = 426 || slicingInterval = 5000
--	Kid = 13 || L1D Acc = 71193, -- Miss = 35667, rate = 0.5010, -- PendHits = 0, rate = 0.0000-- ResFail = 10, rate = 0.0001
Error Per = 50 || Flushes = 713 || slicingInterval = 5000
--	Kid = 14 || L1D Acc = 0, -- Miss = 0, rate = -nan, -- PendHits = 0, rate = -nan-- ResFail = 0, rate = -nan
Error Per = 50 || Flushes = 0 || slicingInterval = 5000
--	Kid = 15 || L1D Acc = 0, -- Miss = 0, rate = -nan, -- PendHits = 0, rate = -nan-- ResFail = 0, rate = -nan
Error Per = 50 || Flushes = 0 || slicingInterval = 5000
--	Kid = 16 || L1D Acc = 42545, -- Miss = 35793, rate = 0.8413, -- PendHits = 3421, rate = 0.0804-- ResFail = 8424, rate = 0.1980
Error Per = 50 || Flushes = 715 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 3'th SM) 
--	Kid = 0 || L1D Acc = 24576, -- Miss = 24576, rate = 1.0000, -- PendHits = 0, rate = 0.0000-- ResFail = 19, rate = 0.0008
Error Per = 50 || Flushes = 491 || slicingInterval = 5000
--	Kid = 1 || L1D Acc = 42624, -- Miss = 42624, rate = 1.0000, -- PendHits = 0, rate = 0.0000-- ResFail = 27, rate = 0.0006
Error Per = 50 || Flushes = 852 || slicingInterval = 5000
--	Kid = 2 || L1D Acc = 0, -- Miss = 0, rate = -nan, -- PendHits = 0, rate = -nan-- ResFail = 0, rate = -nan
Error Per = 50 || Flushes = 0 || slicingInterval = 5000
--	Kid = 3 || L1D Acc = 175645, -- Miss = 171285, rate = 0.9752, -- PendHits = 422, rate = 0.0024-- ResFail = 53798, rate = 0.3063
Error Per = 50 || Flushes = 3425 || slicingInterval = 5000
--	Kid = 4 || L1D Acc = 17536, -- Miss = 17536, rate = 1.0000, -- PendHits = 0, rate = 0.0000-- ResFail = 16819, rate = 0.9591
Error Per = 50 || Flushes = 350 || slicingInterval = 5000
--	Kid = 5 || L1D Acc = 35812, -- Miss = 17955, rate = 0.5014, -- PendHits = 0, rate = 0.0000-- ResFail = 45859, rate = 1.2805
Error Per = 50 || Flushes = 359 || slicingInterval = 5000
--	Kid = 6 || L1D Acc = 35610, -- Miss = 17826, rate = 0.5006, -- PendHits = 0, rate = 0.0000-- ResFail = 22455, rate = 0.6306
Error Per = 50 || Flushes = 356 || slicingInterval = 5000
--	Kid = 7 || L1D Acc = 38700, -- Miss = 37130, rate = 0.9594, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 742 || slicingInterval = 5000
--	Kid = 8 || L1D Acc = 38786, -- Miss = 36341, rate = 0.9370, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 726 || slicingInterval = 5000
--	Kid = 9 || L1D Acc = 25807, -- Miss = 24017, rate = 0.9306, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 480 || slicingInterval = 5000
--	Kid = 10 || L1D Acc = 37646, -- Miss = 32739, rate = 0.8697, -- PendHits = 0, rate = 0.0000-- ResFail = 500, rate = 0.0133
Error Per = 50 || Flushes = 654 || slicingInterval = 5000
--	Kid = 11 || L1D Acc = 23687, -- Miss = 16905, rate = 0.7137, -- PendHits = 0, rate = 0.0000-- ResFail = 7, rate = 0.0003
Error Per = 50 || Flushes = 338 || slicingInterval = 5000
--	Kid = 12 || L1D Acc = 42518, -- Miss = 21337, rate = 0.5018, -- PendHits = 0, rate = 0.0000-- ResFail = 25, rate = 0.0006
Error Per = 50 || Flushes = 426 || slicingInterval = 5000
--	Kid = 13 || L1D Acc = 54288, -- Miss = 27193, rate = 0.5009, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 543 || slicingInterval = 5000
--	Kid = 14 || L1D Acc = 0, -- Miss = 0, rate = -nan, -- PendHits = 0, rate = -nan-- ResFail = 0, rate = -nan
Error Per = 50 || Flushes = 0 || slicingInterval = 5000
--	Kid = 15 || L1D Acc = 0, -- Miss = 0, rate = -nan, -- PendHits = 0, rate = -nan-- ResFail = 0, rate = -nan
Error Per = 50 || Flushes = 0 || slicingInterval = 5000
--	Kid = 16 || L1D Acc = 42411, -- Miss = 35643, rate = 0.8404, -- PendHits = 3419, rate = 0.0806-- ResFail = 8045, rate = 0.1897
Error Per = 50 || Flushes = 712 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 4'th SM) 
--	Kid = 0 || L1D Acc = 16392, -- Miss = 16392, rate = 1.0000, -- PendHits = 0, rate = 0.0000-- ResFail = 3, rate = 0.0002
Error Per = 50 || Flushes = 327 || slicingInterval = 5000
--	Kid = 1 || L1D Acc = 40320, -- Miss = 40320, rate = 1.0000, -- PendHits = 0, rate = 0.0000-- ResFail = 66, rate = 0.0016
Error Per = 50 || Flushes = 806 || slicingInterval = 5000
--	Kid = 2 || L1D Acc = 0, -- Miss = 0, rate = -nan, -- PendHits = 0, rate = -nan-- ResFail = 0, rate = -nan
Error Per = 50 || Flushes = 0 || slicingInterval = 5000
--	Kid = 3 || L1D Acc = 180938, -- Miss = 176688, rate = 0.9765, -- PendHits = 601, rate = 0.0033-- ResFail = 65212, rate = 0.3604
Error Per = 50 || Flushes = 3533 || slicingInterval = 5000
--	Kid = 4 || L1D Acc = 17536, -- Miss = 17536, rate = 1.0000, -- PendHits = 0, rate = 0.0000-- ResFail = 18619, rate = 1.0618
Error Per = 50 || Flushes = 350 || slicingInterval = 5000
--	Kid = 5 || L1D Acc = 34584, -- Miss = 17335, rate = 0.5012, -- PendHits = 0, rate = 0.0000-- ResFail = 45814, rate = 1.3247
Error Per = 50 || Flushes = 346 || slicingInterval = 5000
--	Kid = 6 || L1D Acc = 35647, -- Miss = 17844, rate = 0.5006, -- PendHits = 0, rate = 0.0000-- ResFail = 22165, rate = 0.6218
Error Per = 50 || Flushes = 356 || slicingInterval = 5000
--	Kid = 7 || L1D Acc = 38773, -- Miss = 36977, rate = 0.9537, -- PendHits = 0, rate = 0.0000-- ResFail = 12, rate = 0.0003
Error Per = 50 || Flushes = 739 || slicingInterval = 5000
--	Kid = 8 || L1D Acc = 38797, -- Miss = 37841, rate = 0.9754, -- PendHits = 0, rate = 0.0000-- ResFail = 42, rate = 0.0011
Error Per = 50 || Flushes = 756 || slicingInterval = 5000
--	Kid = 9 || L1D Acc = 45245, -- Miss = 42573, rate = 0.9409, -- PendHits = 0, rate = 0.0000-- ResFail = 312, rate = 0.0069
Error Per = 50 || Flushes = 851 || slicingInterval = 5000
--	Kid = 10 || L1D Acc = 37634, -- Miss = 32024, rate = 0.8509, -- PendHits = 0, rate = 0.0000-- ResFail = 318, rate = 0.0084
Error Per = 50 || Flushes = 640 || slicingInterval = 5000
--	Kid = 11 || L1D Acc = 23686, -- Miss = 13702, rate = 0.5785, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 274 || slicingInterval = 5000
--	Kid = 12 || L1D Acc = 42769, -- Miss = 21469, rate = 0.5020, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 429 || slicingInterval = 5000
--	Kid = 13 || L1D Acc = 0, -- Miss = 0, rate = -nan, -- PendHits = 0, rate = -nan-- ResFail = 0, rate = -nan
Error Per = 50 || Flushes = 0 || slicingInterval = 5000
--	Kid = 14 || L1D Acc = 106541, -- Miss = 53326, rate = 0.5005, -- PendHits = 0, rate = 0.0000-- ResFail = 2, rate = 0.0000
Error Per = 50 || Flushes = 1066 || slicingInterval = 5000
--	Kid = 15 || L1D Acc = 0, -- Miss = 0, rate = -nan, -- PendHits = 0, rate = -nan-- ResFail = 0, rate = -nan
Error Per = 50 || Flushes = 0 || slicingInterval = 5000
--	Kid = 16 || L1D Acc = 42415, -- Miss = 35847, rate = 0.8451, -- PendHits = 3340, rate = 0.0787-- ResFail = 8518, rate = 0.2008
Error Per = 50 || Flushes = 716 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 5'th SM) 
--	Kid = 0 || L1D Acc = 16392, -- Miss = 16392, rate = 1.0000, -- PendHits = 0, rate = 0.0000-- ResFail = 3, rate = 0.0002
Error Per = 50 || Flushes = 327 || slicingInterval = 5000
--	Kid = 1 || L1D Acc = 40320, -- Miss = 40320, rate = 1.0000, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 806 || slicingInterval = 5000
--	Kid = 2 || L1D Acc = 0, -- Miss = 0, rate = -nan, -- PendHits = 0, rate = -nan-- ResFail = 0, rate = -nan
Error Per = 50 || Flushes = 0 || slicingInterval = 5000
--	Kid = 3 || L1D Acc = 175687, -- Miss = 171169, rate = 0.9743, -- PendHits = 419, rate = 0.0024-- ResFail = 57479, rate = 0.3272
Error Per = 50 || Flushes = 3423 || slicingInterval = 5000
--	Kid = 4 || L1D Acc = 17536, -- Miss = 17536, rate = 1.0000, -- PendHits = 0, rate = 0.0000-- ResFail = 16314, rate = 0.9303
Error Per = 50 || Flushes = 350 || slicingInterval = 5000
--	Kid = 5 || L1D Acc = 35191, -- Miss = 17643, rate = 0.5013, -- PendHits = 0, rate = 0.0000-- ResFail = 46478, rate = 1.3207
Error Per = 50 || Flushes = 352 || slicingInterval = 5000
--	Kid = 6 || L1D Acc = 32493, -- Miss = 16263, rate = 0.5005, -- PendHits = 0, rate = 0.0000-- ResFail = 21595, rate = 0.6646
Error Per = 50 || Flushes = 325 || slicingInterval = 5000
--	Kid = 7 || L1D Acc = 32394, -- Miss = 31306, rate = 0.9664, -- PendHits = 0, rate = 0.0000-- ResFail = 29, rate = 0.0009
Error Per = 50 || Flushes = 626 || slicingInterval = 5000
--	Kid = 8 || L1D Acc = 38683, -- Miss = 36992, rate = 0.9563, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 739 || slicingInterval = 5000
--	Kid = 9 || L1D Acc = 25834, -- Miss = 23989, rate = 0.9286, -- PendHits = 0, rate = 0.0000-- ResFail = 292, rate = 0.0113
Error Per = 50 || Flushes = 479 || slicingInterval = 5000
--	Kid = 10 || L1D Acc = 37521, -- Miss = 32156, rate = 0.8570, -- PendHits = 0, rate = 0.0000-- ResFail = 739, rate = 0.0197
Error Per = 50 || Flushes = 643 || slicingInterval = 5000
--	Kid = 11 || L1D Acc = 23568, -- Miss = 14993, rate = 0.6362, -- PendHits = 0, rate = 0.0000-- ResFail = 18, rate = 0.0008
Error Per = 50 || Flushes = 299 || slicingInterval = 5000
--	Kid = 12 || L1D Acc = 42493, -- Miss = 21346, rate = 0.5023, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 426 || slicingInterval = 5000
--	Kid = 13 || L1D Acc = 0, -- Miss = 0, rate = -nan, -- PendHits = 0, rate = -nan-- ResFail = 0, rate = -nan
Error Per = 50 || Flushes = 0 || slicingInterval = 5000
--	Kid = 14 || L1D Acc = 106534, -- Miss = 53319, rate = 0.5005, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 1066 || slicingInterval = 5000
--	Kid = 15 || L1D Acc = 0, -- Miss = 0, rate = -nan, -- PendHits = 0, rate = -nan-- ResFail = 0, rate = -nan
Error Per = 50 || Flushes = 0 || slicingInterval = 5000
--	Kid = 16 || L1D Acc = 42386, -- Miss = 35788, rate = 0.8443, -- PendHits = 3348, rate = 0.0790-- ResFail = 8078, rate = 0.1906
Error Per = 50 || Flushes = 715 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 6'th SM) 
--	Kid = 0 || L1D Acc = 16392, -- Miss = 16392, rate = 1.0000, -- PendHits = 0, rate = 0.0000-- ResFail = 3, rate = 0.0002
Error Per = 50 || Flushes = 327 || slicingInterval = 5000
--	Kid = 1 || L1D Acc = 38016, -- Miss = 38016, rate = 1.0000, -- PendHits = 0, rate = 0.0000-- ResFail = 27, rate = 0.0007
Error Per = 50 || Flushes = 760 || slicingInterval = 5000
--	Kid = 2 || L1D Acc = 0, -- Miss = 0, rate = -nan, -- PendHits = 0, rate = -nan-- ResFail = 0, rate = -nan
Error Per = 50 || Flushes = 0 || slicingInterval = 5000
--	Kid = 3 || L1D Acc = 180953, -- Miss = 176514, rate = 0.9755, -- PendHits = 411, rate = 0.0023-- ResFail = 66927, rate = 0.3699
Error Per = 50 || Flushes = 3530 || slicingInterval = 5000
--	Kid = 4 || L1D Acc = 17536, -- Miss = 17536, rate = 1.0000, -- PendHits = 0, rate = 0.0000-- ResFail = 17123, rate = 0.9764
Error Per = 50 || Flushes = 350 || slicingInterval = 5000
--	Kid = 5 || L1D Acc = 35178, -- Miss = 17636, rate = 0.5013, -- PendHits = 0, rate = 0.0000-- ResFail = 46276, rate = 1.3155
Error Per = 50 || Flushes = 352 || slicingInterval = 5000
--	Kid = 6 || L1D Acc = 34139, -- Miss = 17090, rate = 0.5006, -- PendHits = 0, rate = 0.0000-- ResFail = 19981, rate = 0.5853
Error Per = 50 || Flushes = 341 || slicingInterval = 5000
--	Kid = 7 || L1D Acc = 38694, -- Miss = 37295, rate = 0.9638, -- PendHits = 0, rate = 0.0000-- ResFail = 3, rate = 0.0001
Error Per = 50 || Flushes = 745 || slicingInterval = 5000
--	Kid = 8 || L1D Acc = 35258, -- Miss = 33122, rate = 0.9394, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 662 || slicingInterval = 5000
--	Kid = 9 || L1D Acc = 25760, -- Miss = 24067, rate = 0.9343, -- PendHits = 0, rate = 0.0000-- ResFail = 430, rate = 0.0167
Error Per = 50 || Flushes = 481 || slicingInterval = 5000
--	Kid = 10 || L1D Acc = 37614, -- Miss = 31035, rate = 0.8251, -- PendHits = 0, rate = 0.0000-- ResFail = 655, rate = 0.0174
Error Per = 50 || Flushes = 620 || slicingInterval = 5000
--	Kid = 11 || L1D Acc = 23680, -- Miss = 17489, rate = 0.7386, -- PendHits = 0, rate = 0.0000-- ResFail = 20, rate = 0.0008
Error Per = 50 || Flushes = 349 || slicingInterval = 5000
--	Kid = 12 || L1D Acc = 42783, -- Miss = 21471, rate = 0.5019, -- PendHits = 0, rate = 0.0000-- ResFail = 6, rate = 0.0001
Error Per = 50 || Flushes = 429 || slicingInterval = 5000
--	Kid = 13 || L1D Acc = 0, -- Miss = 0, rate = -nan, -- PendHits = 0, rate = -nan-- ResFail = 0, rate = -nan
Error Per = 50 || Flushes = 0 || slicingInterval = 5000
--	Kid = 14 || L1D Acc = 106536, -- Miss = 53327, rate = 0.5006, -- PendHits = 0, rate = 0.0000-- ResFail = 7, rate = 0.0001
Error Per = 50 || Flushes = 1066 || slicingInterval = 5000
--	Kid = 15 || L1D Acc = 0, -- Miss = 0, rate = -nan, -- PendHits = 0, rate = -nan-- ResFail = 0, rate = -nan
Error Per = 50 || Flushes = 0 || slicingInterval = 5000
--	Kid = 16 || L1D Acc = 42595, -- Miss = 35936, rate = 0.8437, -- PendHits = 3375, rate = 0.0792-- ResFail = 8396, rate = 0.1971
Error Per = 50 || Flushes = 718 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 7'th SM) 
--	Kid = 0 || L1D Acc = 16392, -- Miss = 16392, rate = 1.0000, -- PendHits = 0, rate = 0.0000-- ResFail = 3, rate = 0.0002
Error Per = 50 || Flushes = 327 || slicingInterval = 5000
--	Kid = 1 || L1D Acc = 40320, -- Miss = 40320, rate = 1.0000, -- PendHits = 0, rate = 0.0000-- ResFail = 53, rate = 0.0013
Error Per = 50 || Flushes = 806 || slicingInterval = 5000
--	Kid = 2 || L1D Acc = 0, -- Miss = 0, rate = -nan, -- PendHits = 0, rate = -nan-- ResFail = 0, rate = -nan
Error Per = 50 || Flushes = 0 || slicingInterval = 5000
--	Kid = 3 || L1D Acc = 175589, -- Miss = 171204, rate = 0.9750, -- PendHits = 575, rate = 0.0033-- ResFail = 57063, rate = 0.3250
Error Per = 50 || Flushes = 3424 || slicingInterval = 5000
--	Kid = 4 || L1D Acc = 17920, -- Miss = 17920, rate = 1.0000, -- PendHits = 0, rate = 0.0000-- ResFail = 16913, rate = 0.9438
Error Per = 50 || Flushes = 358 || slicingInterval = 5000
--	Kid = 5 || L1D Acc = 34017, -- Miss = 17052, rate = 0.5013, -- PendHits = 0, rate = 0.0000-- ResFail = 45090, rate = 1.3255
Error Per = 50 || Flushes = 341 || slicingInterval = 5000
--	Kid = 6 || L1D Acc = 34789, -- Miss = 17413, rate = 0.5005, -- PendHits = 0, rate = 0.0000-- ResFail = 19106, rate = 0.5492
Error Per = 50 || Flushes = 348 || slicingInterval = 5000
--	Kid = 7 || L1D Acc = 38686, -- Miss = 37211, rate = 0.9619, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 744 || slicingInterval = 5000
--	Kid = 8 || L1D Acc = 29013, -- Miss = 26523, rate = 0.9142, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 530 || slicingInterval = 5000
--	Kid = 9 || L1D Acc = 25878, -- Miss = 23834, rate = 0.9210, -- PendHits = 0, rate = 0.0000-- ResFail = 4, rate = 0.0002
Error Per = 50 || Flushes = 476 || slicingInterval = 5000
--	Kid = 10 || L1D Acc = 37614, -- Miss = 30870, rate = 0.8207, -- PendHits = 0, rate = 0.0000-- ResFail = 1287, rate = 0.0342
Error Per = 50 || Flushes = 617 || slicingInterval = 5000
--	Kid = 11 || L1D Acc = 23691, -- Miss = 11970, rate = 0.5053, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 239 || slicingInterval = 5000
--	Kid = 12 || L1D Acc = 42510, -- Miss = 21352, rate = 0.5023, -- PendHits = 0, rate = 0.0000-- ResFail = 5, rate = 0.0001
Error Per = 50 || Flushes = 427 || slicingInterval = 5000
--	Kid = 13 || L1D Acc = 0, -- Miss = 0, rate = -nan, -- PendHits = 0, rate = -nan-- ResFail = 0, rate = -nan
Error Per = 50 || Flushes = 0 || slicingInterval = 5000
--	Kid = 14 || L1D Acc = 106542, -- Miss = 53326, rate = 0.5005, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 1066 || slicingInterval = 5000
--	Kid = 15 || L1D Acc = 0, -- Miss = 0, rate = -nan, -- PendHits = 0, rate = -nan-- ResFail = 0, rate = -nan
Error Per = 50 || Flushes = 0 || slicingInterval = 5000
--	Kid = 16 || L1D Acc = 42746, -- Miss = 35979, rate = 0.8417, -- PendHits = 3438, rate = 0.0804-- ResFail = 8617, rate = 0.2016
Error Per = 50 || Flushes = 719 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 8'th SM) 
--	Kid = 0 || L1D Acc = 16392, -- Miss = 16392, rate = 1.0000, -- PendHits = 0, rate = 0.0000-- ResFail = 3, rate = 0.0002
Error Per = 50 || Flushes = 327 || slicingInterval = 5000
--	Kid = 1 || L1D Acc = 38016, -- Miss = 38016, rate = 1.0000, -- PendHits = 0, rate = 0.0000-- ResFail = 66, rate = 0.0017
Error Per = 50 || Flushes = 760 || slicingInterval = 5000
--	Kid = 2 || L1D Acc = 32784, -- Miss = 16400, rate = 0.5002, -- PendHits = 16384, rate = 0.4998-- ResFail = 22, rate = 0.0007
Error Per = 50 || Flushes = 328 || slicingInterval = 5000
--	Kid = 3 || L1D Acc = 186284, -- Miss = 181991, rate = 0.9770, -- PendHits = 462, rate = 0.0025-- ResFail = 75161, rate = 0.4035
Error Per = 50 || Flushes = 3639 || slicingInterval = 5000
--	Kid = 4 || L1D Acc = 17536, -- Miss = 17536, rate = 1.0000, -- PendHits = 0, rate = 0.0000-- ResFail = 17396, rate = 0.9920
Error Per = 50 || Flushes = 350 || slicingInterval = 5000
--	Kid = 5 || L1D Acc = 34935, -- Miss = 17509, rate = 0.5012, -- PendHits = 0, rate = 0.0000-- ResFail = 46791, rate = 1.3394
Error Per = 50 || Flushes = 350 || slicingInterval = 5000
--	Kid = 6 || L1D Acc = 32330, -- Miss = 16185, rate = 0.5006, -- PendHits = 0, rate = 0.0000-- ResFail = 22705, rate = 0.7023
Error Per = 50 || Flushes = 323 || slicingInterval = 5000
--	Kid = 7 || L1D Acc = 32361, -- Miss = 31314, rate = 0.9676, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 626 || slicingInterval = 5000
--	Kid = 8 || L1D Acc = 38717, -- Miss = 34218, rate = 0.8838, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 684 || slicingInterval = 5000
--	Kid = 9 || L1D Acc = 32328, -- Miss = 30656, rate = 0.9483, -- PendHits = 0, rate = 0.0000-- ResFail = 56, rate = 0.0017
Error Per = 50 || Flushes = 613 || slicingInterval = 5000
--	Kid = 10 || L1D Acc = 33738, -- Miss = 27099, rate = 0.8032, -- PendHits = 0, rate = 0.0000-- ResFail = 426, rate = 0.0126
Error Per = 50 || Flushes = 541 || slicingInterval = 5000
--	Kid = 11 || L1D Acc = 23686, -- Miss = 11950, rate = 0.5045, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 239 || slicingInterval = 5000
--	Kid = 12 || L1D Acc = 42518, -- Miss = 21341, rate = 0.5019, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 426 || slicingInterval = 5000
--	Kid = 13 || L1D Acc = 0, -- Miss = 0, rate = -nan, -- PendHits = 0, rate = -nan-- ResFail = 0, rate = -nan
Error Per = 50 || Flushes = 0 || slicingInterval = 5000
--	Kid = 14 || L1D Acc = 106536, -- Miss = 53322, rate = 0.5005, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 1066 || slicingInterval = 5000
--	Kid = 15 || L1D Acc = 0, -- Miss = 0, rate = -nan, -- PendHits = 0, rate = -nan-- ResFail = 0, rate = -nan
Error Per = 50 || Flushes = 0 || slicingInterval = 5000
--	Kid = 16 || L1D Acc = 42570, -- Miss = 35935, rate = 0.8441, -- PendHits = 3357, rate = 0.0789-- ResFail = 8141, rate = 0.1912
Error Per = 50 || Flushes = 718 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 9'th SM) 
--	Kid = 0 || L1D Acc = 16392, -- Miss = 16392, rate = 1.0000, -- PendHits = 0, rate = 0.0000-- ResFail = 3, rate = 0.0002
Error Per = 50 || Flushes = 327 || slicingInterval = 5000
--	Kid = 1 || L1D Acc = 39168, -- Miss = 39168, rate = 1.0000, -- PendHits = 0, rate = 0.0000-- ResFail = 62, rate = 0.0016
Error Per = 50 || Flushes = 783 || slicingInterval = 5000
--	Kid = 2 || L1D Acc = 32784, -- Miss = 16400, rate = 0.5002, -- PendHits = 16384, rate = 0.4998-- ResFail = 22, rate = 0.0007
Error Per = 50 || Flushes = 328 || slicingInterval = 5000
--	Kid = 3 || L1D Acc = 170275, -- Miss = 166696, rate = 0.9790, -- PendHits = 369, rate = 0.0022-- ResFail = 57343, rate = 0.3368
Error Per = 50 || Flushes = 3333 || slicingInterval = 5000
--	Kid = 4 || L1D Acc = 17536, -- Miss = 17536, rate = 1.0000, -- PendHits = 0, rate = 0.0000-- ResFail = 16502, rate = 0.9410
Error Per = 50 || Flushes = 350 || slicingInterval = 5000
--	Kid = 5 || L1D Acc = 34692, -- Miss = 17388, rate = 0.5012, -- PendHits = 0, rate = 0.0000-- ResFail = 46068, rate = 1.3279
Error Per = 50 || Flushes = 347 || slicingInterval = 5000
--	Kid = 6 || L1D Acc = 35669, -- Miss = 17855, rate = 0.5006, -- PendHits = 0, rate = 0.0000-- ResFail = 24681, rate = 0.6919
Error Per = 50 || Flushes = 357 || slicingInterval = 5000
--	Kid = 7 || L1D Acc = 38687, -- Miss = 37487, rate = 0.9690, -- PendHits = 0, rate = 0.0000-- ResFail = 42, rate = 0.0011
Error Per = 50 || Flushes = 749 || slicingInterval = 5000
--	Kid = 8 || L1D Acc = 38766, -- Miss = 37045, rate = 0.9556, -- PendHits = 0, rate = 0.0000-- ResFail = 11, rate = 0.0003
Error Per = 50 || Flushes = 740 || slicingInterval = 5000
--	Kid = 9 || L1D Acc = 51547, -- Miss = 49193, rate = 0.9543, -- PendHits = 0, rate = 0.0000-- ResFail = 268, rate = 0.0052
Error Per = 50 || Flushes = 983 || slicingInterval = 5000
--	Kid = 10 || L1D Acc = 25109, -- Miss = 17064, rate = 0.6796, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 341 || slicingInterval = 5000
--	Kid = 11 || L1D Acc = 47377, -- Miss = 25291, rate = 0.5338, -- PendHits = 0, rate = 0.0000-- ResFail = 159, rate = 0.0034
Error Per = 50 || Flushes = 505 || slicingInterval = 5000
--	Kid = 12 || L1D Acc = 42761, -- Miss = 21469, rate = 0.5021, -- PendHits = 0, rate = 0.0000-- ResFail = 12, rate = 0.0003
Error Per = 50 || Flushes = 429 || slicingInterval = 5000
--	Kid = 13 || L1D Acc = 0, -- Miss = 0, rate = -nan, -- PendHits = 0, rate = -nan-- ResFail = 0, rate = -nan
Error Per = 50 || Flushes = 0 || slicingInterval = 5000
--	Kid = 14 || L1D Acc = 106537, -- Miss = 53323, rate = 0.5005, -- PendHits = 0, rate = 0.0000-- ResFail = 4, rate = 0.0000
Error Per = 50 || Flushes = 1066 || slicingInterval = 5000
--	Kid = 15 || L1D Acc = 0, -- Miss = 0, rate = -nan, -- PendHits = 0, rate = -nan-- ResFail = 0, rate = -nan
Error Per = 50 || Flushes = 0 || slicingInterval = 5000
--	Kid = 16 || L1D Acc = 42719, -- Miss = 36093, rate = 0.8449, -- PendHits = 3328, rate = 0.0779-- ResFail = 9242, rate = 0.2163
Error Per = 50 || Flushes = 721 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 10'th SM) 
--	Kid = 0 || L1D Acc = 16392, -- Miss = 16392, rate = 1.0000, -- PendHits = 0, rate = 0.0000-- ResFail = 3, rate = 0.0002
Error Per = 50 || Flushes = 327 || slicingInterval = 5000
--	Kid = 1 || L1D Acc = 36864, -- Miss = 36864, rate = 1.0000, -- PendHits = 0, rate = 0.0000-- ResFail = 58, rate = 0.0016
Error Per = 50 || Flushes = 737 || slicingInterval = 5000
--	Kid = 2 || L1D Acc = 32784, -- Miss = 16400, rate = 0.5002, -- PendHits = 16384, rate = 0.4998-- ResFail = 20, rate = 0.0006
Error Per = 50 || Flushes = 328 || slicingInterval = 5000
--	Kid = 3 || L1D Acc = 186265, -- Miss = 182045, rate = 0.9773, -- PendHits = 528, rate = 0.0028-- ResFail = 62753, rate = 0.3369
Error Per = 50 || Flushes = 3640 || slicingInterval = 5000
--	Kid = 4 || L1D Acc = 17536, -- Miss = 17536, rate = 1.0000, -- PendHits = 0, rate = 0.0000-- ResFail = 18019, rate = 1.0275
Error Per = 50 || Flushes = 350 || slicingInterval = 5000
--	Kid = 5 || L1D Acc = 35434, -- Miss = 17758, rate = 0.5012, -- PendHits = 0, rate = 0.0000-- ResFail = 47298, rate = 1.3348
Error Per = 50 || Flushes = 355 || slicingInterval = 5000
--	Kid = 6 || L1D Acc = 33977, -- Miss = 17006, rate = 0.5005, -- PendHits = 0, rate = 0.0000-- ResFail = 19054, rate = 0.5608
Error Per = 50 || Flushes = 340 || slicingInterval = 5000
--	Kid = 7 || L1D Acc = 33753, -- Miss = 31502, rate = 0.9333, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 630 || slicingInterval = 5000
--	Kid = 8 || L1D Acc = 35542, -- Miss = 33067, rate = 0.9304, -- PendHits = 0, rate = 0.0000-- ResFail = 1, rate = 0.0000
Error Per = 50 || Flushes = 661 || slicingInterval = 5000
--	Kid = 9 || L1D Acc = 51662, -- Miss = 47934, rate = 0.9278, -- PendHits = 0, rate = 0.0000-- ResFail = 144, rate = 0.0028
Error Per = 50 || Flushes = 958 || slicingInterval = 5000
--	Kid = 10 || L1D Acc = 24962, -- Miss = 15675, rate = 0.6280, -- PendHits = 0, rate = 0.0000-- ResFail = 67, rate = 0.0027
Error Per = 50 || Flushes = 313 || slicingInterval = 5000
--	Kid = 11 || L1D Acc = 47381, -- Miss = 24117, rate = 0.5090, -- PendHits = 0, rate = 0.0000-- ResFail = 243, rate = 0.0051
Error Per = 50 || Flushes = 482 || slicingInterval = 5000
--	Kid = 12 || L1D Acc = 42512, -- Miss = 21350, rate = 0.5022, -- PendHits = 0, rate = 0.0000-- ResFail = 12, rate = 0.0003
Error Per = 50 || Flushes = 427 || slicingInterval = 5000
--	Kid = 13 || L1D Acc = 0, -- Miss = 0, rate = -nan, -- PendHits = 0, rate = -nan-- ResFail = 0, rate = -nan
Error Per = 50 || Flushes = 0 || slicingInterval = 5000
--	Kid = 14 || L1D Acc = 106529, -- Miss = 53322, rate = 0.5005, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 1066 || slicingInterval = 5000
--	Kid = 15 || L1D Acc = 0, -- Miss = 0, rate = -nan, -- PendHits = 0, rate = -nan-- ResFail = 0, rate = -nan
Error Per = 50 || Flushes = 0 || slicingInterval = 5000
--	Kid = 16 || L1D Acc = 41949, -- Miss = 35349, rate = 0.8427, -- PendHits = 3328, rate = 0.0793-- ResFail = 8071, rate = 0.1924
Error Per = 50 || Flushes = 706 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 11'th SM) 
--	Kid = 0 || L1D Acc = 16392, -- Miss = 16392, rate = 1.0000, -- PendHits = 0, rate = 0.0000-- ResFail = 3, rate = 0.0002
Error Per = 50 || Flushes = 327 || slicingInterval = 5000
--	Kid = 1 || L1D Acc = 39168, -- Miss = 39168, rate = 1.0000, -- PendHits = 0, rate = 0.0000-- ResFail = 30, rate = 0.0008
Error Per = 50 || Flushes = 783 || slicingInterval = 5000
--	Kid = 2 || L1D Acc = 32784, -- Miss = 16400, rate = 0.5002, -- PendHits = 16384, rate = 0.4998-- ResFail = 23, rate = 0.0007
Error Per = 50 || Flushes = 328 || slicingInterval = 5000
--	Kid = 3 || L1D Acc = 175658, -- Miss = 171237, rate = 0.9748, -- PendHits = 435, rate = 0.0025-- ResFail = 54006, rate = 0.3074
Error Per = 50 || Flushes = 3424 || slicingInterval = 5000
--	Kid = 4 || L1D Acc = 17536, -- Miss = 17536, rate = 1.0000, -- PendHits = 0, rate = 0.0000-- ResFail = 16582, rate = 0.9456
Error Per = 50 || Flushes = 350 || slicingInterval = 5000
--	Kid = 5 || L1D Acc = 34820, -- Miss = 17449, rate = 0.5011, -- PendHits = 0, rate = 0.0000-- ResFail = 45682, rate = 1.3119
Error Per = 50 || Flushes = 348 || slicingInterval = 5000
--	Kid = 6 || L1D Acc = 32586, -- Miss = 16311, rate = 0.5006, -- PendHits = 0, rate = 0.0000-- ResFail = 21079, rate = 0.6469
Error Per = 50 || Flushes = 326 || slicingInterval = 5000
--	Kid = 7 || L1D Acc = 38753, -- Miss = 35971, rate = 0.9282, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 719 || slicingInterval = 5000
--	Kid = 8 || L1D Acc = 25742, -- Miss = 25009, rate = 0.9715, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 500 || slicingInterval = 5000
--	Kid = 9 || L1D Acc = 25829, -- Miss = 24348, rate = 0.9427, -- PendHits = 0, rate = 0.0000-- ResFail = 352, rate = 0.0136
Error Per = 50 || Flushes = 486 || slicingInterval = 5000
--	Kid = 10 || L1D Acc = 25099, -- Miss = 14744, rate = 0.5874, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 294 || slicingInterval = 5000
--	Kid = 11 || L1D Acc = 47373, -- Miss = 26616, rate = 0.5618, -- PendHits = 0, rate = 0.0000-- ResFail = 148, rate = 0.0031
Error Per = 50 || Flushes = 532 || slicingInterval = 5000
--	Kid = 12 || L1D Acc = 42761, -- Miss = 21460, rate = 0.5019, -- PendHits = 0, rate = 0.0000-- ResFail = 19, rate = 0.0004
Error Per = 50 || Flushes = 429 || slicingInterval = 5000
--	Kid = 13 || L1D Acc = 0, -- Miss = 0, rate = -nan, -- PendHits = 0, rate = -nan-- ResFail = 0, rate = -nan
Error Per = 50 || Flushes = 0 || slicingInterval = 5000
--	Kid = 14 || L1D Acc = 106527, -- Miss = 53318, rate = 0.5005, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 1066 || slicingInterval = 5000
--	Kid = 15 || L1D Acc = 0, -- Miss = 0, rate = -nan, -- PendHits = 0, rate = -nan-- ResFail = 0, rate = -nan
Error Per = 50 || Flushes = 0 || slicingInterval = 5000
--	Kid = 16 || L1D Acc = 43237, -- Miss = 36342, rate = 0.8405, -- PendHits = 3425, rate = 0.0792-- ResFail = 7755, rate = 0.1794
Error Per = 50 || Flushes = 726 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 12'th SM) 
--	Kid = 0 || L1D Acc = 16388, -- Miss = 16388, rate = 1.0000, -- PendHits = 0, rate = 0.0000-- ResFail = 3, rate = 0.0002
Error Per = 50 || Flushes = 327 || slicingInterval = 5000
--	Kid = 1 || L1D Acc = 38016, -- Miss = 38016, rate = 1.0000, -- PendHits = 0, rate = 0.0000-- ResFail = 27, rate = 0.0007
Error Per = 50 || Flushes = 760 || slicingInterval = 5000
--	Kid = 2 || L1D Acc = 32784, -- Miss = 16400, rate = 0.5002, -- PendHits = 16384, rate = 0.4998-- ResFail = 22, rate = 0.0007
Error Per = 50 || Flushes = 328 || slicingInterval = 5000
--	Kid = 3 || L1D Acc = 191639, -- Miss = 187053, rate = 0.9761, -- PendHits = 701, rate = 0.0037-- ResFail = 80218, rate = 0.4186
Error Per = 50 || Flushes = 3741 || slicingInterval = 5000
--	Kid = 4 || L1D Acc = 17664, -- Miss = 17664, rate = 1.0000, -- PendHits = 0, rate = 0.0000-- ResFail = 17754, rate = 1.0051
Error Per = 50 || Flushes = 353 || slicingInterval = 5000
--	Kid = 5 || L1D Acc = 36310, -- Miss = 18196, rate = 0.5011, -- PendHits = 0, rate = 0.0000-- ResFail = 47542, rate = 1.3093
Error Per = 50 || Flushes = 363 || slicingInterval = 5000
--	Kid = 6 || L1D Acc = 35679, -- Miss = 17859, rate = 0.5005, -- PendHits = 0, rate = 0.0000-- ResFail = 24641, rate = 0.6906
Error Per = 50 || Flushes = 357 || slicingInterval = 5000
--	Kid = 7 || L1D Acc = 35652, -- Miss = 32362, rate = 0.9077, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 647 || slicingInterval = 5000
--	Kid = 8 || L1D Acc = 35543, -- Miss = 33006, rate = 0.9286, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 660 || slicingInterval = 5000
--	Kid = 9 || L1D Acc = 25808, -- Miss = 24057, rate = 0.9322, -- PendHits = 0, rate = 0.0000-- ResFail = 287, rate = 0.0111
Error Per = 50 || Flushes = 481 || slicingInterval = 5000
--	Kid = 10 || L1D Acc = 25093, -- Miss = 17239, rate = 0.6870, -- PendHits = 0, rate = 0.0000-- ResFail = 16, rate = 0.0006
Error Per = 50 || Flushes = 344 || slicingInterval = 5000
--	Kid = 11 || L1D Acc = 47389, -- Miss = 25436, rate = 0.5367, -- PendHits = 0, rate = 0.0000-- ResFail = 14, rate = 0.0003
Error Per = 50 || Flushes = 508 || slicingInterval = 5000
--	Kid = 12 || L1D Acc = 42525, -- Miss = 21363, rate = 0.5024, -- PendHits = 0, rate = 0.0000-- ResFail = 14, rate = 0.0003
Error Per = 50 || Flushes = 427 || slicingInterval = 5000
--	Kid = 13 || L1D Acc = 0, -- Miss = 0, rate = -nan, -- PendHits = 0, rate = -nan-- ResFail = 0, rate = -nan
Error Per = 50 || Flushes = 0 || slicingInterval = 5000
--	Kid = 14 || L1D Acc = 106542, -- Miss = 53321, rate = 0.5005, -- PendHits = 0, rate = 0.0000-- ResFail = 1, rate = 0.0000
Error Per = 50 || Flushes = 1066 || slicingInterval = 5000
--	Kid = 15 || L1D Acc = 0, -- Miss = 0, rate = -nan, -- PendHits = 0, rate = -nan-- ResFail = 0, rate = -nan
Error Per = 50 || Flushes = 0 || slicingInterval = 5000
--	Kid = 16 || L1D Acc = 42739, -- Miss = 36068, rate = 0.8439, -- PendHits = 3401, rate = 0.0796-- ResFail = 7833, rate = 0.1833
Error Per = 50 || Flushes = 721 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 13'th SM) 
--	Kid = 0 || L1D Acc = 16380, -- Miss = 16380, rate = 1.0000, -- PendHits = 0, rate = 0.0000-- ResFail = 3, rate = 0.0002
Error Per = 50 || Flushes = 327 || slicingInterval = 5000
--	Kid = 1 || L1D Acc = 40320, -- Miss = 40320, rate = 1.0000, -- PendHits = 0, rate = 0.0000-- ResFail = 25, rate = 0.0006
Error Per = 50 || Flushes = 806 || slicingInterval = 5000
--	Kid = 2 || L1D Acc = 32784, -- Miss = 16400, rate = 0.5002, -- PendHits = 16384, rate = 0.4998-- ResFail = 22, rate = 0.0007
Error Per = 50 || Flushes = 328 || slicingInterval = 5000
--	Kid = 3 || L1D Acc = 180960, -- Miss = 176503, rate = 0.9754, -- PendHits = 417, rate = 0.0023-- ResFail = 63975, rate = 0.3535
Error Per = 50 || Flushes = 3530 || slicingInterval = 5000
--	Kid = 4 || L1D Acc = 17536, -- Miss = 17536, rate = 1.0000, -- PendHits = 0, rate = 0.0000-- ResFail = 17674, rate = 1.0079
Error Per = 50 || Flushes = 350 || slicingInterval = 5000
--	Kid = 5 || L1D Acc = 36000, -- Miss = 18051, rate = 0.5014, -- PendHits = 0, rate = 0.0000-- ResFail = 46449, rate = 1.2902
Error Per = 50 || Flushes = 361 || slicingInterval = 5000
--	Kid = 6 || L1D Acc = 36483, -- Miss = 18266, rate = 0.5007, -- PendHits = 0, rate = 0.0000-- ResFail = 20679, rate = 0.5668
Error Per = 50 || Flushes = 365 || slicingInterval = 5000
--	Kid = 7 || L1D Acc = 32266, -- Miss = 31070, rate = 0.9629, -- PendHits = 0, rate = 0.0000-- ResFail = 73, rate = 0.0023
Error Per = 50 || Flushes = 621 || slicingInterval = 5000
--	Kid = 8 || L1D Acc = 25845, -- Miss = 24862, rate = 0.9620, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 497 || slicingInterval = 5000
--	Kid = 9 || L1D Acc = 51590, -- Miss = 48649, rate = 0.9430, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 972 || slicingInterval = 5000
--	Kid = 10 || L1D Acc = 25110, -- Miss = 15089, rate = 0.6009, -- PendHits = 0, rate = 0.0000-- ResFail = 13, rate = 0.0005
Error Per = 50 || Flushes = 301 || slicingInterval = 5000
--	Kid = 11 || L1D Acc = 47372, -- Miss = 25184, rate = 0.5316, -- PendHits = 0, rate = 0.0000-- ResFail = 228, rate = 0.0048
Error Per = 50 || Flushes = 503 || slicingInterval = 5000
--	Kid = 12 || L1D Acc = 42497, -- Miss = 21336, rate = 0.5021, -- PendHits = 0, rate = 0.0000-- ResFail = 4, rate = 0.0001
Error Per = 50 || Flushes = 426 || slicingInterval = 5000
--	Kid = 13 || L1D Acc = 0, -- Miss = 0, rate = -nan, -- PendHits = 0, rate = -nan-- ResFail = 0, rate = -nan
Error Per = 50 || Flushes = 0 || slicingInterval = 5000
--	Kid = 14 || L1D Acc = 90139, -- Miss = 45110, rate = 0.5004, -- PendHits = 0, rate = 0.0000-- ResFail = 7, rate = 0.0001
Error Per = 50 || Flushes = 902 || slicingInterval = 5000
--	Kid = 15 || L1D Acc = 0, -- Miss = 0, rate = -nan, -- PendHits = 0, rate = -nan-- ResFail = 0, rate = -nan
Error Per = 50 || Flushes = 0 || slicingInterval = 5000
--	Kid = 16 || L1D Acc = 42271, -- Miss = 35666, rate = 0.8437, -- PendHits = 3334, rate = 0.0789-- ResFail = 7513, rate = 0.1777
Error Per = 50 || Flushes = 713 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 14'th SM) 
--	Kid = 0 || L1D Acc = 16380, -- Miss = 16380, rate = 1.0000, -- PendHits = 0, rate = 0.0000-- ResFail = 3, rate = 0.0002
Error Per = 50 || Flushes = 327 || slicingInterval = 5000
--	Kid = 1 || L1D Acc = 39168, -- Miss = 39168, rate = 1.0000, -- PendHits = 0, rate = 0.0000-- ResFail = 39, rate = 0.0010
Error Per = 50 || Flushes = 783 || slicingInterval = 5000
--	Kid = 2 || L1D Acc = 32784, -- Miss = 16400, rate = 0.5002, -- PendHits = 16384, rate = 0.4998-- ResFail = 19, rate = 0.0006
Error Per = 50 || Flushes = 328 || slicingInterval = 5000
--	Kid = 3 || L1D Acc = 196942, -- Miss = 192454, rate = 0.9772, -- PendHits = 537, rate = 0.0027-- ResFail = 97635, rate = 0.4958
Error Per = 50 || Flushes = 3849 || slicingInterval = 5000
--	Kid = 4 || L1D Acc = 17408, -- Miss = 17408, rate = 1.0000, -- PendHits = 0, rate = 0.0000-- ResFail = 16770, rate = 0.9634
Error Per = 50 || Flushes = 348 || slicingInterval = 5000
--	Kid = 5 || L1D Acc = 35427, -- Miss = 17758, rate = 0.5013, -- PendHits = 0, rate = 0.0000-- ResFail = 45733, rate = 1.2909
Error Per = 50 || Flushes = 355 || slicingInterval = 5000
--	Kid = 6 || L1D Acc = 35697, -- Miss = 17867, rate = 0.5005, -- PendHits = 0, rate = 0.0000-- ResFail = 23080, rate = 0.6466
Error Per = 50 || Flushes = 357 || slicingInterval = 5000
--	Kid = 7 || L1D Acc = 32261, -- Miss = 31022, rate = 0.9616, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 620 || slicingInterval = 5000
--	Kid = 8 || L1D Acc = 38779, -- Miss = 37071, rate = 0.9560, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 741 || slicingInterval = 5000
--	Kid = 9 || L1D Acc = 41736, -- Miss = 39418, rate = 0.9445, -- PendHits = 0, rate = 0.0000-- ResFail = 372, rate = 0.0089
Error Per = 50 || Flushes = 788 || slicingInterval = 5000
--	Kid = 10 || L1D Acc = 24968, -- Miss = 15626, rate = 0.6258, -- PendHits = 0, rate = 0.0000-- ResFail = 13, rate = 0.0005
Error Per = 50 || Flushes = 312 || slicingInterval = 5000
--	Kid = 11 || L1D Acc = 47236, -- Miss = 27927, rate = 0.5912, -- PendHits = 0, rate = 0.0000-- ResFail = 179, rate = 0.0038
Error Per = 50 || Flushes = 558 || slicingInterval = 5000
--	Kid = 12 || L1D Acc = 42781, -- Miss = 21464, rate = 0.5017, -- PendHits = 0, rate = 0.0000-- ResFail = 35, rate = 0.0008
Error Per = 50 || Flushes = 429 || slicingInterval = 5000
--	Kid = 13 || L1D Acc = 0, -- Miss = 0, rate = -nan, -- PendHits = 0, rate = -nan-- ResFail = 0, rate = -nan
Error Per = 50 || Flushes = 0 || slicingInterval = 5000
--	Kid = 14 || L1D Acc = 0, -- Miss = 0, rate = -nan, -- PendHits = 0, rate = -nan-- ResFail = 0, rate = -nan
Error Per = 50 || Flushes = 0 || slicingInterval = 5000
--	Kid = 15 || L1D Acc = 131119, -- Miss = 65605, rate = 0.5003, -- PendHits = 0, rate = 0.0000-- ResFail = 50, rate = 0.0004
Error Per = 50 || Flushes = 1312 || slicingInterval = 5000
--	Kid = 16 || L1D Acc = 42531, -- Miss = 35823, rate = 0.8423, -- PendHits = 3403, rate = 0.0800-- ResFail = 8554, rate = 0.2011
Error Per = 50 || Flushes = 716 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 15'th SM) 
--	Kid = 0 || L1D Acc = 16380, -- Miss = 16380, rate = 1.0000, -- PendHits = 0, rate = 0.0000-- ResFail = 3, rate = 0.0002
Error Per = 50 || Flushes = 327 || slicingInterval = 5000
--	Kid = 1 || L1D Acc = 40320, -- Miss = 40320, rate = 1.0000, -- PendHits = 0, rate = 0.0000-- ResFail = 13, rate = 0.0003
Error Per = 50 || Flushes = 806 || slicingInterval = 5000
--	Kid = 2 || L1D Acc = 32784, -- Miss = 16400, rate = 0.5002, -- PendHits = 16384, rate = 0.4998-- ResFail = 22, rate = 0.0007
Error Per = 50 || Flushes = 328 || slicingInterval = 5000
--	Kid = 3 || L1D Acc = 186225, -- Miss = 181894, rate = 0.9767, -- PendHits = 588, rate = 0.0032-- ResFail = 69830, rate = 0.3750
Error Per = 50 || Flushes = 3637 || slicingInterval = 5000
--	Kid = 4 || L1D Acc = 17408, -- Miss = 17408, rate = 1.0000, -- PendHits = 0, rate = 0.0000-- ResFail = 17313, rate = 0.9945
Error Per = 50 || Flushes = 348 || slicingInterval = 5000
--	Kid = 5 || L1D Acc = 34436, -- Miss = 17260, rate = 0.5012, -- PendHits = 0, rate = 0.0000-- ResFail = 45813, rate = 1.3304
Error Per = 50 || Flushes = 345 || slicingInterval = 5000
--	Kid = 6 || L1D Acc = 33092, -- Miss = 16563, rate = 0.5005, -- PendHits = 0, rate = 0.0000-- ResFail = 23515, rate = 0.7106
Error Per = 50 || Flushes = 331 || slicingInterval = 5000
--	Kid = 7 || L1D Acc = 32341, -- Miss = 31301, rate = 0.9678, -- PendHits = 0, rate = 0.0000-- ResFail = 19, rate = 0.0006
Error Per = 50 || Flushes = 626 || slicingInterval = 5000
--	Kid = 8 || L1D Acc = 38709, -- Miss = 37146, rate = 0.9596, -- PendHits = 0, rate = 0.0000-- ResFail = 19, rate = 0.0005
Error Per = 50 || Flushes = 742 || slicingInterval = 5000
--	Kid = 9 || L1D Acc = 25850, -- Miss = 24798, rate = 0.9593, -- PendHits = 0, rate = 0.0000-- ResFail = 199, rate = 0.0077
Error Per = 50 || Flushes = 495 || slicingInterval = 5000
--	Kid = 10 || L1D Acc = 37627, -- Miss = 31400, rate = 0.8345, -- PendHits = 0, rate = 0.0000-- ResFail = 1359, rate = 0.0361
Error Per = 50 || Flushes = 628 || slicingInterval = 5000
--	Kid = 11 || L1D Acc = 47404, -- Miss = 23914, rate = 0.5045, -- PendHits = 0, rate = 0.0000-- ResFail = 64, rate = 0.0014
Error Per = 50 || Flushes = 478 || slicingInterval = 5000
--	Kid = 12 || L1D Acc = 42510, -- Miss = 21342, rate = 0.5020, -- PendHits = 0, rate = 0.0000-- ResFail = 1, rate = 0.0000
Error Per = 50 || Flushes = 426 || slicingInterval = 5000
--	Kid = 13 || L1D Acc = 0, -- Miss = 0, rate = -nan, -- PendHits = 0, rate = -nan-- ResFail = 0, rate = -nan
Error Per = 50 || Flushes = 0 || slicingInterval = 5000
--	Kid = 14 || L1D Acc = 0, -- Miss = 0, rate = -nan, -- PendHits = 0, rate = -nan-- ResFail = 0, rate = -nan
Error Per = 50 || Flushes = 0 || slicingInterval = 5000
--	Kid = 15 || L1D Acc = 131121, -- Miss = 65609, rate = 0.5004, -- PendHits = 0, rate = 0.0000-- ResFail = 309, rate = 0.0024
Error Per = 50 || Flushes = 1312 || slicingInterval = 5000
--	Kid = 16 || L1D Acc = 42728, -- Miss = 36046, rate = 0.8436, -- PendHits = 3375, rate = 0.0790-- ResFail = 7959, rate = 0.1863
Error Per = 50 || Flushes = 720 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 16'th SM) 
--	Kid = 0 || L1D Acc = 16380, -- Miss = 16380, rate = 1.0000, -- PendHits = 0, rate = 0.0000-- ResFail = 3, rate = 0.0002
Error Per = 50 || Flushes = 327 || slicingInterval = 5000
--	Kid = 1 || L1D Acc = 38016, -- Miss = 38016, rate = 1.0000, -- PendHits = 0, rate = 0.0000-- ResFail = 58, rate = 0.0015
Error Per = 50 || Flushes = 760 || slicingInterval = 5000
--	Kid = 2 || L1D Acc = 0, -- Miss = 0, rate = -nan, -- PendHits = 0, rate = -nan-- ResFail = 0, rate = -nan
Error Per = 50 || Flushes = 0 || slicingInterval = 5000
--	Kid = 3 || L1D Acc = 180939, -- Miss = 176534, rate = 0.9757, -- PendHits = 353, rate = 0.0020-- ResFail = 67477, rate = 0.3729
Error Per = 50 || Flushes = 3530 || slicingInterval = 5000
--	Kid = 4 || L1D Acc = 17280, -- Miss = 17280, rate = 1.0000, -- PendHits = 0, rate = 0.0000-- ResFail = 17019, rate = 0.9849
Error Per = 50 || Flushes = 345 || slicingInterval = 5000
--	Kid = 5 || L1D Acc = 35246, -- Miss = 17672, rate = 0.5014, -- PendHits = 0, rate = 0.0000-- ResFail = 47153, rate = 1.3378
Error Per = 50 || Flushes = 353 || slicingInterval = 5000
--	Kid = 6 || L1D Acc = 35705, -- Miss = 17871, rate = 0.5005, -- PendHits = 0, rate = 0.0000-- ResFail = 22910, rate = 0.6416
Error Per = 50 || Flushes = 357 || slicingInterval = 5000
--	Kid = 7 || L1D Acc = 32272, -- Miss = 31026, rate = 0.9614, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 620 || slicingInterval = 5000
--	Kid = 8 || L1D Acc = 32322, -- Miss = 30350, rate = 0.9390, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 607 || slicingInterval = 5000
--	Kid = 9 || L1D Acc = 51612, -- Miss = 48234, rate = 0.9346, -- PendHits = 0, rate = 0.0000-- ResFail = 91, rate = 0.0018
Error Per = 50 || Flushes = 964 || slicingInterval = 5000
--	Kid = 10 || L1D Acc = 37646, -- Miss = 30093, rate = 0.7994, -- PendHits = 0, rate = 0.0000-- ResFail = 900, rate = 0.0239
Error Per = 50 || Flushes = 601 || slicingInterval = 5000
--	Kid = 11 || L1D Acc = 47368, -- Miss = 27790, rate = 0.5867, -- PendHits = 0, rate = 0.0000-- ResFail = 96, rate = 0.0020
Error Per = 50 || Flushes = 555 || slicingInterval = 5000
--	Kid = 12 || L1D Acc = 42759, -- Miss = 21463, rate = 0.5020, -- PendHits = 0, rate = 0.0000-- ResFail = 15, rate = 0.0004
Error Per = 50 || Flushes = 429 || slicingInterval = 5000
--	Kid = 13 || L1D Acc = 0, -- Miss = 0, rate = -nan, -- PendHits = 0, rate = -nan-- ResFail = 0, rate = -nan
Error Per = 50 || Flushes = 0 || slicingInterval = 5000
--	Kid = 14 || L1D Acc = 0, -- Miss = 0, rate = -nan, -- PendHits = 0, rate = -nan-- ResFail = 0, rate = -nan
Error Per = 50 || Flushes = 0 || slicingInterval = 5000
--	Kid = 15 || L1D Acc = 131128, -- Miss = 65609, rate = 0.5003, -- PendHits = 0, rate = 0.0000-- ResFail = 21, rate = 0.0002
Error Per = 50 || Flushes = 1312 || slicingInterval = 5000
--	Kid = 16 || L1D Acc = 42454, -- Miss = 35804, rate = 0.8434, -- PendHits = 3356, rate = 0.0791-- ResFail = 9045, rate = 0.2131
Error Per = 50 || Flushes = 716 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 17'th SM) 
--	Kid = 0 || L1D Acc = 16380, -- Miss = 16380, rate = 1.0000, -- PendHits = 0, rate = 0.0000-- ResFail = 3, rate = 0.0002
Error Per = 50 || Flushes = 327 || slicingInterval = 5000
--	Kid = 1 || L1D Acc = 39168, -- Miss = 39168, rate = 1.0000, -- PendHits = 0, rate = 0.0000-- ResFail = 89, rate = 0.0023
Error Per = 50 || Flushes = 783 || slicingInterval = 5000
--	Kid = 2 || L1D Acc = 0, -- Miss = 0, rate = -nan, -- PendHits = 0, rate = -nan-- ResFail = 0, rate = -nan
Error Per = 50 || Flushes = 0 || slicingInterval = 5000
--	Kid = 3 || L1D Acc = 186343, -- Miss = 181916, rate = 0.9762, -- PendHits = 463, rate = 0.0025-- ResFail = 75422, rate = 0.4047
Error Per = 50 || Flushes = 3638 || slicingInterval = 5000
--	Kid = 4 || L1D Acc = 17536, -- Miss = 17536, rate = 1.0000, -- PendHits = 0, rate = 0.0000-- ResFail = 17629, rate = 1.0053
Error Per = 50 || Flushes = 350 || slicingInterval = 5000
--	Kid = 5 || L1D Acc = 35680, -- Miss = 17888, rate = 0.5013, -- PendHits = 0, rate = 0.0000-- ResFail = 46426, rate = 1.3012
Error Per = 50 || Flushes = 357 || slicingInterval = 5000
--	Kid = 6 || L1D Acc = 33913, -- Miss = 16973, rate = 0.5005, -- PendHits = 0, rate = 0.0000-- ResFail = 19353, rate = 0.5707
Error Per = 50 || Flushes = 339 || slicingInterval = 5000
--	Kid = 7 || L1D Acc = 38684, -- Miss = 37194, rate = 0.9615, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 743 || slicingInterval = 5000
--	Kid = 8 || L1D Acc = 35548, -- Miss = 33593, rate = 0.9450, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 671 || slicingInterval = 5000
--	Kid = 9 || L1D Acc = 51710, -- Miss = 47005, rate = 0.9090, -- PendHits = 0, rate = 0.0000-- ResFail = 143, rate = 0.0028
Error Per = 50 || Flushes = 940 || slicingInterval = 5000
--	Kid = 10 || L1D Acc = 37666, -- Miss = 30400, rate = 0.8071, -- PendHits = 0, rate = 0.0000-- ResFail = 76, rate = 0.0020
Error Per = 50 || Flushes = 608 || slicingInterval = 5000
--	Kid = 11 || L1D Acc = 47246, -- Miss = 27415, rate = 0.5803, -- PendHits = 0, rate = 0.0000-- ResFail = 514, rate = 0.0109
Error Per = 50 || Flushes = 548 || slicingInterval = 5000
--	Kid = 12 || L1D Acc = 42515, -- Miss = 21333, rate = 0.5018, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 426 || slicingInterval = 5000
--	Kid = 13 || L1D Acc = 0, -- Miss = 0, rate = -nan, -- PendHits = 0, rate = -nan-- ResFail = 0, rate = -nan
Error Per = 50 || Flushes = 0 || slicingInterval = 5000
--	Kid = 14 || L1D Acc = 0, -- Miss = 0, rate = -nan, -- PendHits = 0, rate = -nan-- ResFail = 0, rate = -nan
Error Per = 50 || Flushes = 0 || slicingInterval = 5000
--	Kid = 15 || L1D Acc = 131115, -- Miss = 65602, rate = 0.5003, -- PendHits = 0, rate = 0.0000-- ResFail = 105, rate = 0.0008
Error Per = 50 || Flushes = 1312 || slicingInterval = 5000
--	Kid = 16 || L1D Acc = 42282, -- Miss = 35635, rate = 0.8428, -- PendHits = 3338, rate = 0.0789-- ResFail = 9187, rate = 0.2173
Error Per = 50 || Flushes = 712 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 18'th SM) 
--	Kid = 0 || L1D Acc = 16380, -- Miss = 16380, rate = 1.0000, -- PendHits = 0, rate = 0.0000-- ResFail = 3, rate = 0.0002
Error Per = 50 || Flushes = 327 || slicingInterval = 5000
--	Kid = 1 || L1D Acc = 39168, -- Miss = 39168, rate = 1.0000, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 783 || slicingInterval = 5000
--	Kid = 2 || L1D Acc = 0, -- Miss = 0, rate = -nan, -- PendHits = 0, rate = -nan-- ResFail = 0, rate = -nan
Error Per = 50 || Flushes = 0 || slicingInterval = 5000
--	Kid = 3 || L1D Acc = 170341, -- Miss = 166723, rate = 0.9788, -- PendHits = 359, rate = 0.0021-- ResFail = 58896, rate = 0.3458
Error Per = 50 || Flushes = 3334 || slicingInterval = 5000
--	Kid = 4 || L1D Acc = 17152, -- Miss = 17152, rate = 1.0000, -- PendHits = 0, rate = 0.0000-- ResFail = 17793, rate = 1.0374
Error Per = 50 || Flushes = 343 || slicingInterval = 5000
--	Kid = 5 || L1D Acc = 35246, -- Miss = 17670, rate = 0.5013, -- PendHits = 0, rate = 0.0000-- ResFail = 45470, rate = 1.2901
Error Per = 50 || Flushes = 353 || slicingInterval = 5000
--	Kid = 6 || L1D Acc = 35615, -- Miss = 17829, rate = 0.5006, -- PendHits = 0, rate = 0.0000-- ResFail = 22591, rate = 0.6343
Error Per = 50 || Flushes = 356 || slicingInterval = 5000
--	Kid = 7 || L1D Acc = 32359, -- Miss = 31352, rate = 0.9689, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 627 || slicingInterval = 5000
--	Kid = 8 || L1D Acc = 38765, -- Miss = 36900, rate = 0.9519, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 738 || slicingInterval = 5000
--	Kid = 9 || L1D Acc = 25835, -- Miss = 23932, rate = 0.9263, -- PendHits = 0, rate = 0.0000-- ResFail = 114, rate = 0.0044
Error Per = 50 || Flushes = 478 || slicingInterval = 5000
--	Kid = 10 || L1D Acc = 37508, -- Miss = 29665, rate = 0.7909, -- PendHits = 0, rate = 0.0000-- ResFail = 1019, rate = 0.0272
Error Per = 50 || Flushes = 593 || slicingInterval = 5000
--	Kid = 11 || L1D Acc = 47371, -- Miss = 27846, rate = 0.5878, -- PendHits = 0, rate = 0.0000-- ResFail = 315, rate = 0.0066
Error Per = 50 || Flushes = 556 || slicingInterval = 5000
--	Kid = 12 || L1D Acc = 26116, -- Miss = 13104, rate = 0.5018, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 262 || slicingInterval = 5000
--	Kid = 13 || L1D Acc = 0, -- Miss = 0, rate = -nan, -- PendHits = 0, rate = -nan-- ResFail = 0, rate = -nan
Error Per = 50 || Flushes = 0 || slicingInterval = 5000
--	Kid = 14 || L1D Acc = 0, -- Miss = 0, rate = -nan, -- PendHits = 0, rate = -nan-- ResFail = 0, rate = -nan
Error Per = 50 || Flushes = 0 || slicingInterval = 5000
--	Kid = 15 || L1D Acc = 131125, -- Miss = 65607, rate = 0.5003, -- PendHits = 0, rate = 0.0000-- ResFail = 9, rate = 0.0001
Error Per = 50 || Flushes = 1312 || slicingInterval = 5000
--	Kid = 16 || L1D Acc = 42627, -- Miss = 36019, rate = 0.8450, -- PendHits = 3403, rate = 0.0798-- ResFail = 7819, rate = 0.1834
Error Per = 50 || Flushes = 720 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 19'th SM) 
--	Kid = 0 || L1D Acc = 16380, -- Miss = 16380, rate = 1.0000, -- PendHits = 0, rate = 0.0000-- ResFail = 3, rate = 0.0002
Error Per = 50 || Flushes = 327 || slicingInterval = 5000
--	Kid = 1 || L1D Acc = 40320, -- Miss = 40320, rate = 1.0000, -- PendHits = 0, rate = 0.0000-- ResFail = 33, rate = 0.0008
Error Per = 50 || Flushes = 806 || slicingInterval = 5000
--	Kid = 2 || L1D Acc = 0, -- Miss = 0, rate = -nan, -- PendHits = 0, rate = -nan-- ResFail = 0, rate = -nan
Error Per = 50 || Flushes = 0 || slicingInterval = 5000
--	Kid = 3 || L1D Acc = 186235, -- Miss = 181811, rate = 0.9762, -- PendHits = 464, rate = 0.0025-- ResFail = 79395, rate = 0.4263
Error Per = 50 || Flushes = 3636 || slicingInterval = 5000
--	Kid = 4 || L1D Acc = 17280, -- Miss = 17280, rate = 1.0000, -- PendHits = 0, rate = 0.0000-- ResFail = 17892, rate = 1.0354
Error Per = 50 || Flushes = 345 || slicingInterval = 5000
--	Kid = 5 || L1D Acc = 33545, -- Miss = 16820, rate = 0.5014, -- PendHits = 0, rate = 0.0000-- ResFail = 46423, rate = 1.3839
Error Per = 50 || Flushes = 336 || slicingInterval = 5000
--	Kid = 6 || L1D Acc = 35621, -- Miss = 17838, rate = 0.5008, -- PendHits = 0, rate = 0.0000-- ResFail = 19998, rate = 0.5614
Error Per = 50 || Flushes = 356 || slicingInterval = 5000
--	Kid = 7 || L1D Acc = 38717, -- Miss = 33677, rate = 0.8698, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 673 || slicingInterval = 5000
--	Kid = 8 || L1D Acc = 38706, -- Miss = 37137, rate = 0.9595, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 742 || slicingInterval = 5000
--	Kid = 9 || L1D Acc = 51628, -- Miss = 48597, rate = 0.9413, -- PendHits = 0, rate = 0.0000-- ResFail = 577, rate = 0.0112
Error Per = 50 || Flushes = 971 || slicingInterval = 5000
--	Kid = 10 || L1D Acc = 37594, -- Miss = 31245, rate = 0.8311, -- PendHits = 0, rate = 0.0000-- ResFail = 390, rate = 0.0104
Error Per = 50 || Flushes = 624 || slicingInterval = 5000
--	Kid = 11 || L1D Acc = 47387, -- Miss = 27733, rate = 0.5852, -- PendHits = 0, rate = 0.0000-- ResFail = 327, rate = 0.0069
Error Per = 50 || Flushes = 554 || slicingInterval = 5000
--	Kid = 12 || L1D Acc = 0, -- Miss = 0, rate = -nan, -- PendHits = 0, rate = -nan-- ResFail = 0, rate = -nan
Error Per = 50 || Flushes = 0 || slicingInterval = 5000
--	Kid = 13 || L1D Acc = 71186, -- Miss = 35669, rate = 0.5011, -- PendHits = 0, rate = 0.0000-- ResFail = 25, rate = 0.0004
Error Per = 50 || Flushes = 713 || slicingInterval = 5000
--	Kid = 14 || L1D Acc = 0, -- Miss = 0, rate = -nan, -- PendHits = 0, rate = -nan-- ResFail = 0, rate = -nan
Error Per = 50 || Flushes = 0 || slicingInterval = 5000
--	Kid = 15 || L1D Acc = 131128, -- Miss = 65611, rate = 0.5004, -- PendHits = 0, rate = 0.0000-- ResFail = 95, rate = 0.0007
Error Per = 50 || Flushes = 1312 || slicingInterval = 5000
--	Kid = 16 || L1D Acc = 42591, -- Miss = 35872, rate = 0.8422, -- PendHits = 3429, rate = 0.0805-- ResFail = 7754, rate = 0.1821
Error Per = 50 || Flushes = 717 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 20'th SM) 
--	Kid = 0 || L1D Acc = 16380, -- Miss = 16380, rate = 1.0000, -- PendHits = 0, rate = 0.0000-- ResFail = 3, rate = 0.0002
Error Per = 50 || Flushes = 327 || slicingInterval = 5000
--	Kid = 1 || L1D Acc = 38016, -- Miss = 38016, rate = 1.0000, -- PendHits = 0, rate = 0.0000-- ResFail = 27, rate = 0.0007
Error Per = 50 || Flushes = 760 || slicingInterval = 5000
--	Kid = 2 || L1D Acc = 0, -- Miss = 0, rate = -nan, -- PendHits = 0, rate = -nan-- ResFail = 0, rate = -nan
Error Per = 50 || Flushes = 0 || slicingInterval = 5000
--	Kid = 3 || L1D Acc = 180902, -- Miss = 176109, rate = 0.9735, -- PendHits = 288, rate = 0.0016-- ResFail = 63047, rate = 0.3485
Error Per = 50 || Flushes = 3522 || slicingInterval = 5000
--	Kid = 4 || L1D Acc = 17152, -- Miss = 17152, rate = 1.0000, -- PendHits = 0, rate = 0.0000-- ResFail = 17702, rate = 1.0321
Error Per = 50 || Flushes = 343 || slicingInterval = 5000
--	Kid = 5 || L1D Acc = 35347, -- Miss = 17708, rate = 0.5010, -- PendHits = 0, rate = 0.0000-- ResFail = 45481, rate = 1.2867
Error Per = 50 || Flushes = 354 || slicingInterval = 5000
--	Kid = 6 || L1D Acc = 35711, -- Miss = 17878, rate = 0.5006, -- PendHits = 0, rate = 0.0000-- ResFail = 21099, rate = 0.5908
Error Per = 50 || Flushes = 357 || slicingInterval = 5000
--	Kid = 7 || L1D Acc = 32240, -- Miss = 31241, rate = 0.9690, -- PendHits = 0, rate = 0.0000-- ResFail = 39, rate = 0.0012
Error Per = 50 || Flushes = 624 || slicingInterval = 5000
--	Kid = 8 || L1D Acc = 29012, -- Miss = 26700, rate = 0.9203, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 534 || slicingInterval = 5000
--	Kid = 9 || L1D Acc = 25842, -- Miss = 24004, rate = 0.9289, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 480 || slicingInterval = 5000
--	Kid = 10 || L1D Acc = 37626, -- Miss = 30290, rate = 0.8050, -- PendHits = 0, rate = 0.0000-- ResFail = 601, rate = 0.0160
Error Per = 50 || Flushes = 605 || slicingInterval = 5000
--	Kid = 11 || L1D Acc = 47365, -- Miss = 28859, rate = 0.6093, -- PendHits = 0, rate = 0.0000-- ResFail = 1384, rate = 0.0292
Error Per = 50 || Flushes = 577 || slicingInterval = 5000
--	Kid = 12 || L1D Acc = 0, -- Miss = 0, rate = -nan, -- PendHits = 0, rate = -nan-- ResFail = 0, rate = -nan
Error Per = 50 || Flushes = 0 || slicingInterval = 5000
--	Kid = 13 || L1D Acc = 71199, -- Miss = 35666, rate = 0.5009, -- PendHits = 0, rate = 0.0000-- ResFail = 18, rate = 0.0003
Error Per = 50 || Flushes = 713 || slicingInterval = 5000
--	Kid = 14 || L1D Acc = 0, -- Miss = 0, rate = -nan, -- PendHits = 0, rate = -nan-- ResFail = 0, rate = -nan
Error Per = 50 || Flushes = 0 || slicingInterval = 5000
--	Kid = 15 || L1D Acc = 131113, -- Miss = 65600, rate = 0.5003, -- PendHits = 0, rate = 0.0000-- ResFail = 34, rate = 0.0003
Error Per = 50 || Flushes = 1312 || slicingInterval = 5000
--	Kid = 16 || L1D Acc = 42165, -- Miss = 35521, rate = 0.8424, -- PendHits = 3317, rate = 0.0787-- ResFail = 8256, rate = 0.1958
Error Per = 50 || Flushes = 710 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 21'th SM) 
--	Kid = 0 || L1D Acc = 16380, -- Miss = 16380, rate = 1.0000, -- PendHits = 0, rate = 0.0000-- ResFail = 3, rate = 0.0002
Error Per = 50 || Flushes = 327 || slicingInterval = 5000
--	Kid = 1 || L1D Acc = 39168, -- Miss = 39168, rate = 1.0000, -- PendHits = 0, rate = 0.0000-- ResFail = 44, rate = 0.0011
Error Per = 50 || Flushes = 783 || slicingInterval = 5000
--	Kid = 2 || L1D Acc = 0, -- Miss = 0, rate = -nan, -- PendHits = 0, rate = -nan-- ResFail = 0, rate = -nan
Error Per = 50 || Flushes = 0 || slicingInterval = 5000
--	Kid = 3 || L1D Acc = 175716, -- Miss = 171310, rate = 0.9749, -- PendHits = 366, rate = 0.0021-- ResFail = 59720, rate = 0.3399
Error Per = 50 || Flushes = 3426 || slicingInterval = 5000
--	Kid = 4 || L1D Acc = 17408, -- Miss = 17408, rate = 1.0000, -- PendHits = 0, rate = 0.0000-- ResFail = 17455, rate = 1.0027
Error Per = 50 || Flushes = 348 || slicingInterval = 5000
--	Kid = 5 || L1D Acc = 34163, -- Miss = 17120, rate = 0.5011, -- PendHits = 0, rate = 0.0000-- ResFail = 44704, rate = 1.3086
Error Per = 50 || Flushes = 342 || slicingInterval = 5000
--	Kid = 6 || L1D Acc = 35617, -- Miss = 17828, rate = 0.5005, -- PendHits = 0, rate = 0.0000-- ResFail = 24131, rate = 0.6775
Error Per = 50 || Flushes = 356 || slicingInterval = 5000
--	Kid = 7 || L1D Acc = 32223, -- Miss = 31096, rate = 0.9650, -- PendHits = 0, rate = 0.0000-- ResFail = 1, rate = 0.0000
Error Per = 50 || Flushes = 621 || slicingInterval = 5000
--	Kid = 8 || L1D Acc = 38753, -- Miss = 36336, rate = 0.9376, -- PendHits = 0, rate = 0.0000-- ResFail = 137, rate = 0.0035
Error Per = 50 || Flushes = 726 || slicingInterval = 5000
--	Kid = 9 || L1D Acc = 25851, -- Miss = 23864, rate = 0.9231, -- PendHits = 0, rate = 0.0000-- ResFail = 168, rate = 0.0065
Error Per = 50 || Flushes = 477 || slicingInterval = 5000
--	Kid = 10 || L1D Acc = 37648, -- Miss = 30963, rate = 0.8224, -- PendHits = 0, rate = 0.0000-- ResFail = 306, rate = 0.0081
Error Per = 50 || Flushes = 619 || slicingInterval = 5000
--	Kid = 11 || L1D Acc = 47382, -- Miss = 29595, rate = 0.6246, -- PendHits = 0, rate = 0.0000-- ResFail = 404, rate = 0.0085
Error Per = 50 || Flushes = 591 || slicingInterval = 5000
--	Kid = 12 || L1D Acc = 0, -- Miss = 0, rate = -nan, -- PendHits = 0, rate = -nan-- ResFail = 0, rate = -nan
Error Per = 50 || Flushes = 0 || slicingInterval = 5000
--	Kid = 13 || L1D Acc = 70690, -- Miss = 35418, rate = 0.5010, -- PendHits = 0, rate = 0.0000-- ResFail = 17, rate = 0.0002
Error Per = 50 || Flushes = 708 || slicingInterval = 5000
--	Kid = 14 || L1D Acc = 0, -- Miss = 0, rate = -nan, -- PendHits = 0, rate = -nan-- ResFail = 0, rate = -nan
Error Per = 50 || Flushes = 0 || slicingInterval = 5000
--	Kid = 15 || L1D Acc = 131114, -- Miss = 65606, rate = 0.5004, -- PendHits = 0, rate = 0.0000-- ResFail = 30, rate = 0.0002
Error Per = 50 || Flushes = 1312 || slicingInterval = 5000
--	Kid = 16 || L1D Acc = 42407, -- Miss = 35814, rate = 0.8445, -- PendHits = 3335, rate = 0.0786-- ResFail = 8261, rate = 0.1948
Error Per = 50 || Flushes = 716 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 22'th SM) 
--	Kid = 0 || L1D Acc = 16380, -- Miss = 16380, rate = 1.0000, -- PendHits = 0, rate = 0.0000-- ResFail = 3, rate = 0.0002
Error Per = 50 || Flushes = 327 || slicingInterval = 5000
--	Kid = 1 || L1D Acc = 40320, -- Miss = 40320, rate = 1.0000, -- PendHits = 0, rate = 0.0000-- ResFail = 16, rate = 0.0004
Error Per = 50 || Flushes = 806 || slicingInterval = 5000
--	Kid = 2 || L1D Acc = 0, -- Miss = 0, rate = -nan, -- PendHits = 0, rate = -nan-- ResFail = 0, rate = -nan
Error Per = 50 || Flushes = 0 || slicingInterval = 5000
--	Kid = 3 || L1D Acc = 196945, -- Miss = 192420, rate = 0.9770, -- PendHits = 363, rate = 0.0018-- ResFail = 97972, rate = 0.4975
Error Per = 50 || Flushes = 3848 || slicingInterval = 5000
--	Kid = 4 || L1D Acc = 17280, -- Miss = 17280, rate = 1.0000, -- PendHits = 0, rate = 0.0000-- ResFail = 17860, rate = 1.0336
Error Per = 50 || Flushes = 345 || slicingInterval = 5000
--	Kid = 5 || L1D Acc = 33733, -- Miss = 16903, rate = 0.5011, -- PendHits = 0, rate = 0.0000-- ResFail = 44883, rate = 1.3305
Error Per = 50 || Flushes = 338 || slicingInterval = 5000
--	Kid = 6 || L1D Acc = 35592, -- Miss = 17813, rate = 0.5005, -- PendHits = 0, rate = 0.0000-- ResFail = 22325, rate = 0.6272
Error Per = 50 || Flushes = 356 || slicingInterval = 5000
--	Kid = 7 || L1D Acc = 32259, -- Miss = 31224, rate = 0.9679, -- PendHits = 0, rate = 0.0000-- ResFail = 25, rate = 0.0008
Error Per = 50 || Flushes = 624 || slicingInterval = 5000
--	Kid = 8 || L1D Acc = 38733, -- Miss = 36394, rate = 0.9396, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 727 || slicingInterval = 5000
--	Kid = 9 || L1D Acc = 25821, -- Miss = 24783, rate = 0.9598, -- PendHits = 0, rate = 0.0000-- ResFail = 475, rate = 0.0184
Error Per = 50 || Flushes = 495 || slicingInterval = 5000
--	Kid = 10 || L1D Acc = 37589, -- Miss = 30143, rate = 0.8019, -- PendHits = 0, rate = 0.0000-- ResFail = 156, rate = 0.0042
Error Per = 50 || Flushes = 602 || slicingInterval = 5000
--	Kid = 11 || L1D Acc = 47372, -- Miss = 31486, rate = 0.6647, -- PendHits = 0, rate = 0.0000-- ResFail = 547, rate = 0.0115
Error Per = 50 || Flushes = 629 || slicingInterval = 5000
--	Kid = 12 || L1D Acc = 0, -- Miss = 0, rate = -nan, -- PendHits = 0, rate = -nan-- ResFail = 0, rate = -nan
Error Per = 50 || Flushes = 0 || slicingInterval = 5000
--	Kid = 13 || L1D Acc = 71186, -- Miss = 35670, rate = 0.5011, -- PendHits = 0, rate = 0.0000-- ResFail = 53, rate = 0.0007
Error Per = 50 || Flushes = 713 || slicingInterval = 5000
--	Kid = 14 || L1D Acc = 0, -- Miss = 0, rate = -nan, -- PendHits = 0, rate = -nan-- ResFail = 0, rate = -nan
Error Per = 50 || Flushes = 0 || slicingInterval = 5000
--	Kid = 15 || L1D Acc = 0, -- Miss = 0, rate = -nan, -- PendHits = 0, rate = -nan-- ResFail = 0, rate = -nan
Error Per = 50 || Flushes = 0 || slicingInterval = 5000
--	Kid = 16 || L1D Acc = 42971, -- Miss = 36216, rate = 0.8428, -- PendHits = 3382, rate = 0.0787-- ResFail = 9282, rate = 0.2160
Error Per = 50 || Flushes = 724 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 23'th SM) 
--	Kid = 0 || L1D Acc = 16380, -- Miss = 16380, rate = 1.0000, -- PendHits = 0, rate = 0.0000-- ResFail = 3, rate = 0.0002
Error Per = 50 || Flushes = 327 || slicingInterval = 5000
--	Kid = 1 || L1D Acc = 36864, -- Miss = 36864, rate = 1.0000, -- PendHits = 0, rate = 0.0000-- ResFail = 45, rate = 0.0012
Error Per = 50 || Flushes = 737 || slicingInterval = 5000
--	Kid = 2 || L1D Acc = 0, -- Miss = 0, rate = -nan, -- PendHits = 0, rate = -nan-- ResFail = 0, rate = -nan
Error Per = 50 || Flushes = 0 || slicingInterval = 5000
--	Kid = 3 || L1D Acc = 175660, -- Miss = 171351, rate = 0.9755, -- PendHits = 342, rate = 0.0019-- ResFail = 62293, rate = 0.3546
Error Per = 50 || Flushes = 3427 || slicingInterval = 5000
--	Kid = 4 || L1D Acc = 17408, -- Miss = 17408, rate = 1.0000, -- PendHits = 0, rate = 0.0000-- ResFail = 18156, rate = 1.0430
Error Per = 50 || Flushes = 348 || slicingInterval = 5000
--	Kid = 5 || L1D Acc = 34552, -- Miss = 17318, rate = 0.5012, -- PendHits = 0, rate = 0.0000-- ResFail = 46207, rate = 1.3373
Error Per = 50 || Flushes = 346 || slicingInterval = 5000
--	Kid = 6 || L1D Acc = 35661, -- Miss = 17851, rate = 0.5006, -- PendHits = 0, rate = 0.0000-- ResFail = 23085, rate = 0.6473
Error Per = 50 || Flushes = 357 || slicingInterval = 5000
--	Kid = 7 || L1D Acc = 38803, -- Miss = 35786, rate = 0.9222, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 715 || slicingInterval = 5000
--	Kid = 8 || L1D Acc = 35579, -- Miss = 32562, rate = 0.9152, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 651 || slicingInterval = 5000
--	Kid = 9 || L1D Acc = 25799, -- Miss = 23873, rate = 0.9253, -- PendHits = 0, rate = 0.0000-- ResFail = 110, rate = 0.0043
Error Per = 50 || Flushes = 477 || slicingInterval = 5000
--	Kid = 10 || L1D Acc = 37514, -- Miss = 33059, rate = 0.8812, -- PendHits = 0, rate = 0.0000-- ResFail = 934, rate = 0.0249
Error Per = 50 || Flushes = 661 || slicingInterval = 5000
--	Kid = 11 || L1D Acc = 30866, -- Miss = 19889, rate = 0.6444, -- PendHits = 0, rate = 0.0000-- ResFail = 32, rate = 0.0010
Error Per = 50 || Flushes = 397 || slicingInterval = 5000
--	Kid = 12 || L1D Acc = 0, -- Miss = 0, rate = -nan, -- PendHits = 0, rate = -nan-- ResFail = 0, rate = -nan
Error Per = 50 || Flushes = 0 || slicingInterval = 5000
--	Kid = 13 || L1D Acc = 71204, -- Miss = 35681, rate = 0.5011, -- PendHits = 0, rate = 0.0000-- ResFail = 14, rate = 0.0002
Error Per = 50 || Flushes = 713 || slicingInterval = 5000
--	Kid = 14 || L1D Acc = 0, -- Miss = 0, rate = -nan, -- PendHits = 0, rate = -nan-- ResFail = 0, rate = -nan
Error Per = 50 || Flushes = 0 || slicingInterval = 5000
--	Kid = 15 || L1D Acc = 0, -- Miss = 0, rate = -nan, -- PendHits = 0, rate = -nan-- ResFail = 0, rate = -nan
Error Per = 50 || Flushes = 0 || slicingInterval = 5000
--	Kid = 16 || L1D Acc = 42398, -- Miss = 35809, rate = 0.8446, -- PendHits = 3324, rate = 0.0784-- ResFail = 8792, rate = 0.2074
Error Per = 50 || Flushes = 716 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 24'th SM) 
--	Kid = 0 || L1D Acc = 16380, -- Miss = 16380, rate = 1.0000, -- PendHits = 0, rate = 0.0000-- ResFail = 3, rate = 0.0002
Error Per = 50 || Flushes = 327 || slicingInterval = 5000
--	Kid = 1 || L1D Acc = 38016, -- Miss = 38016, rate = 1.0000, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 760 || slicingInterval = 5000
--	Kid = 2 || L1D Acc = 0, -- Miss = 0, rate = -nan, -- PendHits = 0, rate = -nan-- ResFail = 0, rate = -nan
Error Per = 50 || Flushes = 0 || slicingInterval = 5000
--	Kid = 3 || L1D Acc = 170308, -- Miss = 166557, rate = 0.9780, -- PendHits = 341, rate = 0.0020-- ResFail = 56295, rate = 0.3305
Error Per = 50 || Flushes = 3331 || slicingInterval = 5000
--	Kid = 4 || L1D Acc = 17664, -- Miss = 17664, rate = 1.0000, -- PendHits = 0, rate = 0.0000-- ResFail = 17067, rate = 0.9662
Error Per = 50 || Flushes = 353 || slicingInterval = 5000
--	Kid = 5 || L1D Acc = 35205, -- Miss = 17654, rate = 0.5015, -- PendHits = 0, rate = 0.0000-- ResFail = 45356, rate = 1.2883
Error Per = 50 || Flushes = 353 || slicingInterval = 5000
--	Kid = 6 || L1D Acc = 35434, -- Miss = 17739, rate = 0.5006, -- PendHits = 0, rate = 0.0000-- ResFail = 20949, rate = 0.5912
Error Per = 50 || Flushes = 354 || slicingInterval = 5000
--	Kid = 7 || L1D Acc = 32282, -- Miss = 31279, rate = 0.9689, -- PendHits = 0, rate = 0.0000-- ResFail = 6, rate = 0.0002
Error Per = 50 || Flushes = 625 || slicingInterval = 5000
--	Kid = 8 || L1D Acc = 32314, -- Miss = 28229, rate = 0.8736, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 564 || slicingInterval = 5000
--	Kid = 9 || L1D Acc = 25858, -- Miss = 24710, rate = 0.9556, -- PendHits = 0, rate = 0.0000-- ResFail = 173, rate = 0.0067
Error Per = 50 || Flushes = 494 || slicingInterval = 5000
--	Kid = 10 || L1D Acc = 37663, -- Miss = 32063, rate = 0.8513, -- PendHits = 0, rate = 0.0000-- ResFail = 755, rate = 0.0200
Error Per = 50 || Flushes = 641 || slicingInterval = 5000
--	Kid = 11 || L1D Acc = 23677, -- Miss = 11962, rate = 0.5052, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 239 || slicingInterval = 5000
--	Kid = 12 || L1D Acc = 42766, -- Miss = 21477, rate = 0.5022, -- PendHits = 0, rate = 0.0000-- ResFail = 15, rate = 0.0004
Error Per = 50 || Flushes = 429 || slicingInterval = 5000
--	Kid = 13 || L1D Acc = 70688, -- Miss = 35417, rate = 0.5010, -- PendHits = 0, rate = 0.0000-- ResFail = 66, rate = 0.0009
Error Per = 50 || Flushes = 708 || slicingInterval = 5000
--	Kid = 14 || L1D Acc = 0, -- Miss = 0, rate = -nan, -- PendHits = 0, rate = -nan-- ResFail = 0, rate = -nan
Error Per = 50 || Flushes = 0 || slicingInterval = 5000
--	Kid = 15 || L1D Acc = 0, -- Miss = 0, rate = -nan, -- PendHits = 0, rate = -nan-- ResFail = 0, rate = -nan
Error Per = 50 || Flushes = 0 || slicingInterval = 5000
--	Kid = 16 || L1D Acc = 42216, -- Miss = 35497, rate = 0.8408, -- PendHits = 3329, rate = 0.0789-- ResFail = 7914, rate = 0.1875
Error Per = 50 || Flushes = 709 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 25'th SM) 
--	Kid = 0 || L1D Acc = 16380, -- Miss = 16380, rate = 1.0000, -- PendHits = 0, rate = 0.0000-- ResFail = 3, rate = 0.0002
Error Per = 50 || Flushes = 327 || slicingInterval = 5000
--	Kid = 1 || L1D Acc = 39168, -- Miss = 39168, rate = 1.0000, -- PendHits = 0, rate = 0.0000-- ResFail = 50, rate = 0.0013
Error Per = 50 || Flushes = 783 || slicingInterval = 5000
--	Kid = 2 || L1D Acc = 0, -- Miss = 0, rate = -nan, -- PendHits = 0, rate = -nan-- ResFail = 0, rate = -nan
Error Per = 50 || Flushes = 0 || slicingInterval = 5000
--	Kid = 3 || L1D Acc = 175598, -- Miss = 171242, rate = 0.9752, -- PendHits = 343, rate = 0.0020-- ResFail = 63756, rate = 0.3631
Error Per = 50 || Flushes = 3424 || slicingInterval = 5000
--	Kid = 4 || L1D Acc = 17536, -- Miss = 17536, rate = 1.0000, -- PendHits = 0, rate = 0.0000-- ResFail = 17712, rate = 1.0100
Error Per = 50 || Flushes = 350 || slicingInterval = 5000
--	Kid = 5 || L1D Acc = 35776, -- Miss = 17935, rate = 0.5013, -- PendHits = 0, rate = 0.0000-- ResFail = 47592, rate = 1.3303
Error Per = 50 || Flushes = 358 || slicingInterval = 5000
--	Kid = 6 || L1D Acc = 35530, -- Miss = 17779, rate = 0.5004, -- PendHits = 0, rate = 0.0000-- ResFail = 23222, rate = 0.6536
Error Per = 50 || Flushes = 355 || slicingInterval = 5000
--	Kid = 7 || L1D Acc = 32309, -- Miss = 31299, rate = 0.9687, -- PendHits = 0, rate = 0.0000-- ResFail = 5, rate = 0.0002
Error Per = 50 || Flushes = 625 || slicingInterval = 5000
--	Kid = 8 || L1D Acc = 38720, -- Miss = 37697, rate = 0.9736, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 753 || slicingInterval = 5000
--	Kid = 9 || L1D Acc = 25841, -- Miss = 24295, rate = 0.9402, -- PendHits = 0, rate = 0.0000-- ResFail = 228, rate = 0.0088
Error Per = 50 || Flushes = 485 || slicingInterval = 5000
--	Kid = 10 || L1D Acc = 37641, -- Miss = 31094, rate = 0.8261, -- PendHits = 0, rate = 0.0000-- ResFail = 616, rate = 0.0164
Error Per = 50 || Flushes = 621 || slicingInterval = 5000
--	Kid = 11 || L1D Acc = 23699, -- Miss = 11925, rate = 0.5032, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 238 || slicingInterval = 5000
--	Kid = 12 || L1D Acc = 42522, -- Miss = 21354, rate = 0.5022, -- PendHits = 0, rate = 0.0000-- ResFail = 7, rate = 0.0002
Error Per = 50 || Flushes = 427 || slicingInterval = 5000
--	Kid = 13 || L1D Acc = 71196, -- Miss = 35671, rate = 0.5010, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 713 || slicingInterval = 5000
--	Kid = 14 || L1D Acc = 0, -- Miss = 0, rate = -nan, -- PendHits = 0, rate = -nan-- ResFail = 0, rate = -nan
Error Per = 50 || Flushes = 0 || slicingInterval = 5000
--	Kid = 15 || L1D Acc = 0, -- Miss = 0, rate = -nan, -- PendHits = 0, rate = -nan-- ResFail = 0, rate = -nan
Error Per = 50 || Flushes = 0 || slicingInterval = 5000
--	Kid = 16 || L1D Acc = 43224, -- Miss = 36355, rate = 0.8411, -- PendHits = 3445, rate = 0.0797-- ResFail = 7432, rate = 0.1719
Error Per = 50 || Flushes = 727 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 26'th SM) 
--	Kid = 0 || L1D Acc = 16380, -- Miss = 16380, rate = 1.0000, -- PendHits = 0, rate = 0.0000-- ResFail = 3, rate = 0.0002
Error Per = 50 || Flushes = 327 || slicingInterval = 5000
--	Kid = 1 || L1D Acc = 39168, -- Miss = 39168, rate = 1.0000, -- PendHits = 0, rate = 0.0000-- ResFail = 51, rate = 0.0013
Error Per = 50 || Flushes = 783 || slicingInterval = 5000
--	Kid = 2 || L1D Acc = 0, -- Miss = 0, rate = -nan, -- PendHits = 0, rate = -nan-- ResFail = 0, rate = -nan
Error Per = 50 || Flushes = 0 || slicingInterval = 5000
--	Kid = 3 || L1D Acc = 186257, -- Miss = 181772, rate = 0.9759, -- PendHits = 263, rate = 0.0014-- ResFail = 73270, rate = 0.3934
Error Per = 50 || Flushes = 3635 || slicingInterval = 5000
--	Kid = 4 || L1D Acc = 17408, -- Miss = 17408, rate = 1.0000, -- PendHits = 0, rate = 0.0000-- ResFail = 18351, rate = 1.0542
Error Per = 50 || Flushes = 348 || slicingInterval = 5000
--	Kid = 5 || L1D Acc = 35303, -- Miss = 17705, rate = 0.5015, -- PendHits = 0, rate = 0.0000-- ResFail = 46650, rate = 1.3214
Error Per = 50 || Flushes = 354 || slicingInterval = 5000
--	Kid = 6 || L1D Acc = 35647, -- Miss = 17842, rate = 0.5005, -- PendHits = 0, rate = 0.0000-- ResFail = 22369, rate = 0.6275
Error Per = 50 || Flushes = 356 || slicingInterval = 5000
--	Kid = 7 || L1D Acc = 32189, -- Miss = 31058, rate = 0.9649, -- PendHits = 0, rate = 0.0000-- ResFail = 406, rate = 0.0126
Error Per = 50 || Flushes = 621 || slicingInterval = 5000
--	Kid = 8 || L1D Acc = 29073, -- Miss = 25937, rate = 0.8921, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 518 || slicingInterval = 5000
--	Kid = 9 || L1D Acc = 51586, -- Miss = 48608, rate = 0.9423, -- PendHits = 0, rate = 0.0000-- ResFail = 252, rate = 0.0049
Error Per = 50 || Flushes = 972 || slicingInterval = 5000
--	Kid = 10 || L1D Acc = 37630, -- Miss = 32306, rate = 0.8585, -- PendHits = 0, rate = 0.0000-- ResFail = 1300, rate = 0.0345
Error Per = 50 || Flushes = 646 || slicingInterval = 5000
--	Kid = 11 || L1D Acc = 23568, -- Miss = 11882, rate = 0.5042, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 237 || slicingInterval = 5000
--	Kid = 12 || L1D Acc = 42757, -- Miss = 21456, rate = 0.5018, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 429 || slicingInterval = 5000
--	Kid = 13 || L1D Acc = 71191, -- Miss = 35672, rate = 0.5011, -- PendHits = 0, rate = 0.0000-- ResFail = 23, rate = 0.0003
Error Per = 50 || Flushes = 713 || slicingInterval = 5000
--	Kid = 14 || L1D Acc = 0, -- Miss = 0, rate = -nan, -- PendHits = 0, rate = -nan-- ResFail = 0, rate = -nan
Error Per = 50 || Flushes = 0 || slicingInterval = 5000
--	Kid = 15 || L1D Acc = 0, -- Miss = 0, rate = -nan, -- PendHits = 0, rate = -nan-- ResFail = 0, rate = -nan
Error Per = 50 || Flushes = 0 || slicingInterval = 5000
--	Kid = 16 || L1D Acc = 42889, -- Miss = 36194, rate = 0.8439, -- PendHits = 3387, rate = 0.0790-- ResFail = 8428, rate = 0.1965
Error Per = 50 || Flushes = 723 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 27'th SM) 
--	Kid = 0 || L1D Acc = 16380, -- Miss = 16380, rate = 1.0000, -- PendHits = 0, rate = 0.0000-- ResFail = 3, rate = 0.0002
Error Per = 50 || Flushes = 327 || slicingInterval = 5000
--	Kid = 1 || L1D Acc = 40320, -- Miss = 40320, rate = 1.0000, -- PendHits = 0, rate = 0.0000-- ResFail = 44, rate = 0.0011
Error Per = 50 || Flushes = 806 || slicingInterval = 5000
--	Kid = 2 || L1D Acc = 0, -- Miss = 0, rate = -nan, -- PendHits = 0, rate = -nan-- ResFail = 0, rate = -nan
Error Per = 50 || Flushes = 0 || slicingInterval = 5000
--	Kid = 3 || L1D Acc = 175668, -- Miss = 171110, rate = 0.9741, -- PendHits = 478, rate = 0.0027-- ResFail = 62709, rate = 0.3570
Error Per = 50 || Flushes = 3422 || slicingInterval = 5000
--	Kid = 4 || L1D Acc = 17536, -- Miss = 17536, rate = 1.0000, -- PendHits = 0, rate = 0.0000-- ResFail = 19339, rate = 1.1028
Error Per = 50 || Flushes = 350 || slicingInterval = 5000
--	Kid = 5 || L1D Acc = 35031, -- Miss = 17561, rate = 0.5013, -- PendHits = 0, rate = 0.0000-- ResFail = 46243, rate = 1.3201
Error Per = 50 || Flushes = 351 || slicingInterval = 5000
--	Kid = 6 || L1D Acc = 35724, -- Miss = 17876, rate = 0.5004, -- PendHits = 0, rate = 0.0000-- ResFail = 23841, rate = 0.6674
Error Per = 50 || Flushes = 357 || slicingInterval = 5000
--	Kid = 7 || L1D Acc = 32223, -- Miss = 31222, rate = 0.9689, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 624 || slicingInterval = 5000
--	Kid = 8 || L1D Acc = 25811, -- Miss = 24595, rate = 0.9529, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 491 || slicingInterval = 5000
--	Kid = 9 || L1D Acc = 51738, -- Miss = 48705, rate = 0.9414, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 974 || slicingInterval = 5000
--	Kid = 10 || L1D Acc = 37447, -- Miss = 32218, rate = 0.8604, -- PendHits = 0, rate = 0.0000-- ResFail = 437, rate = 0.0117
Error Per = 50 || Flushes = 644 || slicingInterval = 5000
--	Kid = 11 || L1D Acc = 23687, -- Miss = 11924, rate = 0.5034, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 238 || slicingInterval = 5000
--	Kid = 12 || L1D Acc = 42515, -- Miss = 21346, rate = 0.5021, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 426 || slicingInterval = 5000
--	Kid = 13 || L1D Acc = 70686, -- Miss = 35411, rate = 0.5010, -- PendHits = 0, rate = 0.0000-- ResFail = 18, rate = 0.0003
Error Per = 50 || Flushes = 708 || slicingInterval = 5000
--	Kid = 14 || L1D Acc = 0, -- Miss = 0, rate = -nan, -- PendHits = 0, rate = -nan-- ResFail = 0, rate = -nan
Error Per = 50 || Flushes = 0 || slicingInterval = 5000
--	Kid = 15 || L1D Acc = 0, -- Miss = 0, rate = -nan, -- PendHits = 0, rate = -nan-- ResFail = 0, rate = -nan
Error Per = 50 || Flushes = 0 || slicingInterval = 5000
--	Kid = 16 || L1D Acc = 42823, -- Miss = 36083, rate = 0.8426, -- PendHits = 3394, rate = 0.0793-- ResFail = 8011, rate = 0.1871
Error Per = 50 || Flushes = 721 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 28'th SM) 
--	Kid = 0 || L1D Acc = 16380, -- Miss = 16380, rate = 1.0000, -- PendHits = 0, rate = 0.0000-- ResFail = 3, rate = 0.0002
Error Per = 50 || Flushes = 327 || slicingInterval = 5000
--	Kid = 1 || L1D Acc = 38016, -- Miss = 38016, rate = 1.0000, -- PendHits = 0, rate = 0.0000-- ResFail = 1, rate = 0.0000
Error Per = 50 || Flushes = 760 || slicingInterval = 5000
--	Kid = 2 || L1D Acc = 0, -- Miss = 0, rate = -nan, -- PendHits = 0, rate = -nan-- ResFail = 0, rate = -nan
Error Per = 50 || Flushes = 0 || slicingInterval = 5000
--	Kid = 3 || L1D Acc = 191564, -- Miss = 187044, rate = 0.9764, -- PendHits = 548, rate = 0.0029-- ResFail = 80729, rate = 0.4214
Error Per = 50 || Flushes = 3740 || slicingInterval = 5000
--	Kid = 4 || L1D Acc = 17474, -- Miss = 17474, rate = 1.0000, -- PendHits = 0, rate = 0.0000-- ResFail = 17173, rate = 0.9828
Error Per = 50 || Flushes = 349 || slicingInterval = 5000
--	Kid = 5 || L1D Acc = 34221, -- Miss = 17154, rate = 0.5013, -- PendHits = 0, rate = 0.0000-- ResFail = 46669, rate = 1.3638
Error Per = 50 || Flushes = 343 || slicingInterval = 5000
--	Kid = 6 || L1D Acc = 35705, -- Miss = 17869, rate = 0.5005, -- PendHits = 0, rate = 0.0000-- ResFail = 21362, rate = 0.5983
Error Per = 50 || Flushes = 357 || slicingInterval = 5000
--	Kid = 7 || L1D Acc = 32394, -- Miss = 31379, rate = 0.9687, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 627 || slicingInterval = 5000
--	Kid = 8 || L1D Acc = 38793, -- Miss = 36370, rate = 0.9375, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 727 || slicingInterval = 5000
--	Kid = 9 || L1D Acc = 25853, -- Miss = 23423, rate = 0.9060, -- PendHits = 0, rate = 0.0000-- ResFail = 301, rate = 0.0116
Error Per = 50 || Flushes = 468 || slicingInterval = 5000
--	Kid = 10 || L1D Acc = 37660, -- Miss = 30420, rate = 0.8078, -- PendHits = 0, rate = 0.0000-- ResFail = 357, rate = 0.0095
Error Per = 50 || Flushes = 608 || slicingInterval = 5000
--	Kid = 11 || L1D Acc = 23687, -- Miss = 11952, rate = 0.5046, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 239 || slicingInterval = 5000
--	Kid = 12 || L1D Acc = 42515, -- Miss = 21340, rate = 0.5019, -- PendHits = 0, rate = 0.0000-- ResFail = 19, rate = 0.0004
Error Per = 50 || Flushes = 426 || slicingInterval = 5000
--	Kid = 13 || L1D Acc = 71185, -- Miss = 35671, rate = 0.5011, -- PendHits = 0, rate = 0.0000-- ResFail = 42, rate = 0.0006
Error Per = 50 || Flushes = 713 || slicingInterval = 5000
--	Kid = 14 || L1D Acc = 0, -- Miss = 0, rate = -nan, -- PendHits = 0, rate = -nan-- ResFail = 0, rate = -nan
Error Per = 50 || Flushes = 0 || slicingInterval = 5000
--	Kid = 15 || L1D Acc = 0, -- Miss = 0, rate = -nan, -- PendHits = 0, rate = -nan-- ResFail = 0, rate = -nan
Error Per = 50 || Flushes = 0 || slicingInterval = 5000
--	Kid = 16 || L1D Acc = 42812, -- Miss = 36057, rate = 0.8422, -- PendHits = 3412, rate = 0.0797-- ResFail = 7650, rate = 0.1787
Error Per = 50 || Flushes = 721 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 29'th SM) 
--	Kid = 0 || L1D Acc = 16380, -- Miss = 16380, rate = 1.0000, -- PendHits = 0, rate = 0.0000-- ResFail = 3, rate = 0.0002
Error Per = 50 || Flushes = 327 || slicingInterval = 5000
--	Kid = 1 || L1D Acc = 38016, -- Miss = 38016, rate = 1.0000, -- PendHits = 0, rate = 0.0000-- ResFail = 33, rate = 0.0009
Error Per = 50 || Flushes = 760 || slicingInterval = 5000
--	Kid = 2 || L1D Acc = 0, -- Miss = 0, rate = -nan, -- PendHits = 0, rate = -nan-- ResFail = 0, rate = -nan
Error Per = 50 || Flushes = 0 || slicingInterval = 5000
--	Kid = 3 || L1D Acc = 181089, -- Miss = 176670, rate = 0.9756, -- PendHits = 542, rate = 0.0030-- ResFail = 65136, rate = 0.3597
Error Per = 50 || Flushes = 3533 || slicingInterval = 5000
--	Kid = 4 || L1D Acc = 17536, -- Miss = 17536, rate = 1.0000, -- PendHits = 0, rate = 0.0000-- ResFail = 17137, rate = 0.9772
Error Per = 50 || Flushes = 350 || slicingInterval = 5000
--	Kid = 5 || L1D Acc = 35317, -- Miss = 17706, rate = 0.5013, -- PendHits = 0, rate = 0.0000-- ResFail = 45953, rate = 1.3012
Error Per = 50 || Flushes = 354 || slicingInterval = 5000
--	Kid = 6 || L1D Acc = 35515, -- Miss = 17780, rate = 0.5006, -- PendHits = 0, rate = 0.0000-- ResFail = 23269, rate = 0.6552
Error Per = 50 || Flushes = 355 || slicingInterval = 5000
--	Kid = 7 || L1D Acc = 37168, -- Miss = 35670, rate = 0.9597, -- PendHits = 0, rate = 0.0000-- ResFail = 9, rate = 0.0002
Error Per = 50 || Flushes = 713 || slicingInterval = 5000
--	Kid = 8 || L1D Acc = 38703, -- Miss = 37211, rate = 0.9615, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 744 || slicingInterval = 5000
--	Kid = 9 || L1D Acc = 25766, -- Miss = 24570, rate = 0.9536, -- PendHits = 0, rate = 0.0000-- ResFail = 478, rate = 0.0186
Error Per = 50 || Flushes = 491 || slicingInterval = 5000
--	Kid = 10 || L1D Acc = 37641, -- Miss = 33349, rate = 0.8860, -- PendHits = 0, rate = 0.0000-- ResFail = 1113, rate = 0.0296
Error Per = 50 || Flushes = 666 || slicingInterval = 5000
--	Kid = 11 || L1D Acc = 23694, -- Miss = 11956, rate = 0.5046, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 239 || slicingInterval = 5000
--	Kid = 12 || L1D Acc = 42767, -- Miss = 21493, rate = 0.5026, -- PendHits = 0, rate = 0.0000-- ResFail = 22, rate = 0.0005
Error Per = 50 || Flushes = 429 || slicingInterval = 5000
--	Kid = 13 || L1D Acc = 71198, -- Miss = 35668, rate = 0.5010, -- PendHits = 0, rate = 0.0000-- ResFail = 43, rate = 0.0006
Error Per = 50 || Flushes = 713 || slicingInterval = 5000
--	Kid = 14 || L1D Acc = 0, -- Miss = 0, rate = -nan, -- PendHits = 0, rate = -nan-- ResFail = 0, rate = -nan
Error Per = 50 || Flushes = 0 || slicingInterval = 5000
--	Kid = 15 || L1D Acc = 0, -- Miss = 0, rate = -nan, -- PendHits = 0, rate = -nan-- ResFail = 0, rate = -nan
Error Per = 50 || Flushes = 0 || slicingInterval = 5000
--	Kid = 16 || L1D Acc = 42586, -- Miss = 35868, rate = 0.8422, -- PendHits = 3419, rate = 0.0803-- ResFail = 8569, rate = 0.2012
Error Per = 50 || Flushes = 717 || slicingInterval = 5000
0808861d9fc896296b933d6994ba33dc  /home/pars/Documents/expSetups/a12/HybridSort_L1D_50_K9
Extracting PTX file and ptxas options    1: HybridSort_L1D_50_K9.1.sm_75.ptx -arch=sm_75
Extracting PTX file and ptxas options    2: HybridSort_L1D_50_K9.2.sm_75.ptx -arch=sm_75
Extracting PTX file and ptxas options    3: HybridSort_L1D_50_K9.3.sm_75.ptx -arch=sm_75
Parallel calisiyor
self exe links to: /home/pars/Documents/expSetups/a12/HybridSort_L1D_50_K9
self exe links to: /home/pars/Documents/expSetups/a12/HybridSort_L1D_50_K9
11.0
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/pars/Documents/expSetups/a12/HybridSort_L1D_50_K9
Running md5sum using "md5sum /home/pars/Documents/expSetups/a12/HybridSort_L1D_50_K9 "
self exe links to: /home/pars/Documents/expSetups/a12/HybridSort_L1D_50_K9
Extracting specific PTX file named HybridSort_L1D_50_K9.1.sm_75.ptx 
Extracting specific PTX file named HybridSort_L1D_50_K9.2.sm_75.ptx 
Extracting specific PTX file named HybridSort_L1D_50_K9.3.sm_75.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _Z19histogram1024KernelPjPfffi : hostFun 0x0x5595e0172d78, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing HybridSort_L1D_50_K9.1.sm_75.ptx
GPGPU-Sim PTX: allocating global region for "texPivot" from 0x100 to 0x104 (global memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ11bucketcountPfPiPjiE8s_offset" from 0x0 to 0x1000 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z11bucketcountPfPiPji'...   done.
GPGPU-Sim PTX: Warning -- ignoring pragma 'nounroll'
GPGPU-Sim PTX: instruction assembly for function '_Z18bucketprefixoffsetPjS_i'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ10bucketsortPfPiS_iPjS1_E8s_offset" from 0x0 to 0x1000 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z10bucketsortPfPiS_iPjS1_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ19histogram1024KernelPjPfffiE6s_Hist" from 0x0 to 0x3000 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z19histogram1024KernelPjPfffi'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file HybridSort_L1D_50_K9.1.sm_75.ptx
GPGPU-Sim PTX: Parsing HybridSort_L1D_50_K9.2.sm_75.ptx
GPGPU-Sim PTX: allocating global region for "tex" from 0x104 to 0x108 (global memory space)
GPGPU-Sim PTX: allocating global region for "txt" from 0x108 to 0x10c (global memory space)
GPGPU-Sim PTX: allocating constant region for "constStartAddr" from 0x180 to 0x1184 (global memory space) 1
GPGPU-Sim PTX: allocating constant region for "finalStartAddr" from 0x1200 to 0x2204 (global memory space) 2
GPGPU-Sim PTX: allocating constant region for "nullElems" from 0x2280 to 0x3280 (global memory space) 3
GPGPU-Sim PTX: instruction assembly for function '_Z14mergeSortFirstP6float4i'...   done.
GPGPU-Sim PTX: Warning -- ignoring pragma 'nounroll'
GPGPU-Sim PTX: instruction assembly for function '_Z13mergeSortPassP6float4ii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z9mergepackPfS_'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file HybridSort_L1D_50_K9.2.sm_75.ptx
GPGPU-Sim PTX: Parsing HybridSort_L1D_50_K9.3.sm_75.ptx
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file HybridSort_L1D_50_K9.3.sm_75.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from HybridSort_L1D_50_K9.1.sm_75.ptx
GPGPU-Sim PTX: Kernel '_Z19histogram1024KernelPjPfffi' : regs=19, lmem=0, smem=12288, cmem=380
GPGPU-Sim PTX: Kernel '_Z10bucketsortPfPiS_iPjS1_' : regs=14, lmem=0, smem=4096, cmem=400
GPGPU-Sim PTX: Kernel '_Z18bucketprefixoffsetPjS_i' : regs=41, lmem=0, smem=0, cmem=372
GPGPU-Sim PTX: Kernel '_Z11bucketcountPfPiPji' : regs=16, lmem=0, smem=4096, cmem=384
GPGPU-Sim PTX: Loading PTXInfo from HybridSort_L1D_50_K9.2.sm_75.ptx
GPGPU-Sim PTX: Binary info : gmem=0, cmem=12296
GPGPU-Sim PTX: Kernel '_Z9mergepackPfS_' : regs=10, lmem=0, smem=0, cmem=368
GPGPU-Sim PTX: Kernel '_Z13mergeSortPassP6float4ii' : regs=30, lmem=0, smem=0, cmem=372
GPGPU-Sim PTX: Kernel '_Z14mergeSortFirstP6float4i' : regs=16, lmem=0, smem=0, cmem=368
GPGPU-Sim PTX: Loading PTXInfo from HybridSort_L1D_50_K9.3.sm_75.ptx
GPGPU-Sim PTX: __cudaRegisterFunction _Z10bucketsortPfPiS_iPjS1_ : hostFun 0x0x5595e0172bad, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z18bucketprefixoffsetPjS_i : hostFun 0x0x5595e01729ce, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z11bucketcountPfPiPji : hostFun 0x0x5595e0172847, fat_cubin_handle = 1
GPGPU-Sim PTX: in __cudaRegisterTexture:
GPGPU-Sim PTX:   int dim = 1
GPGPU-Sim PTX:   int norm = 0
GPGPU-Sim PTX:   int ext = 0
GPGPU-Sim PTX:   Execution warning: Not finished implementing "void __cudaRegisterTextureInternal(void**, const textureReference*, const void**, const char*, int, int, int, gpgpu_context*)"
self exe links to: /home/pars/Documents/expSetups/a12/HybridSort_L1D_50_K9
self exe links to: /home/pars/Documents/expSetups/a12/HybridSort_L1D_50_K9
11.0
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 2, filename=default
GPGPU-Sim PTX: __cudaRegisterFunction _Z9mergepackPfS_ : hostFun 0x0x5595e0173c2c, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z13mergeSortPassP6float4ii : hostFun 0x0x5595e0173ac2, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z14mergeSortFirstP6float4i : hostFun 0x0x5595e017394a, fat_cubin_handle = 2
GPGPU-Sim PTX: in __cudaRegisterTexture:
GPGPU-Sim PTX:   int dim = 1
GPGPU-Sim PTX:   int norm = 0
GPGPU-Sim PTX:   int ext = 0
GPGPU-Sim PTX:   Execution warning: Not finished implementing "void __cudaRegisterTextureInternal(void**, const textureReference*, const void**, const char*, int, int, int, gpgpu_context*)"
GPGPU-Sim PTX: in __cudaRegisterTexture:
GPGPU-Sim PTX:   int dim = 1
GPGPU-Sim PTX:   int norm = 0
GPGPU-Sim PTX:   int ext = 0
GPGPU-Sim PTX:   Execution warning: Not finished implementing "void __cudaRegisterTextureInternal(void**, const textureReference*, const void**, const char*, int, int, int, gpgpu_context*)"
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x5595e0186400; deviceAddress = constStartAddr; deviceName = constStartAddr
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4100 bytes
GPGPU-Sim PTX registering constant constStartAddr (4100 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x5595e0187420; deviceAddress = finalStartAddr; deviceName = finalStartAddr
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4100 bytes
GPGPU-Sim PTX registering constant finalStartAddr (4100 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x5595e0188440; deviceAddress = nullElems; deviceName = nullElems
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4096 bytes
GPGPU-Sim PTX registering constant nullElems (4096 bytes) to name mapping
self exe links to: /home/pars/Documents/expSetups/a12/HybridSort_L1D_50_K9
self exe links to: /home/pars/Documents/expSetups/a12/HybridSort_L1D_50_K9
11.0
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 3, filename=default
Sorting list of 4194304 floats
Sorting on GPU...XX
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd1fcd6e68..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd1fcd6e60..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd1fcd6e5c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd1fcd6e58..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd1fcd6e54..

GPGPU-Sim PTX: cudaLaunch for 0x0x5595e0172d78 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z19histogram1024KernelPjPfffi'...
GPGPU-Sim PTX: Finding dominators for '_Z19histogram1024KernelPjPfffi'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z19histogram1024KernelPjPfffi'...
GPGPU-Sim PTX: Finding postdominators for '_Z19histogram1024KernelPjPfffi'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z19histogram1024KernelPjPfffi'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z19histogram1024KernelPjPfffi'...
GPGPU-Sim PTX: reconvergence points for _Z19histogram1024KernelPjPfffi...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x7d0 (HybridSort_L1D_50_K9.1.sm_75.ptx:374) @%p1 bra $L__BB3_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x820 (HybridSort_L1D_50_K9.1.sm_75.ptx:389) bar.sync 0;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x818 (HybridSort_L1D_50_K9.1.sm_75.ptx:386) @%p2 bra $L__BB3_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x820 (HybridSort_L1D_50_K9.1.sm_75.ptx:389) bar.sync 0;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x830 (HybridSort_L1D_50_K9.1.sm_75.ptx:391) @%p3 bra $L__BB3_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x938 (HybridSort_L1D_50_K9.1.sm_75.ptx:432) bar.sync 0;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x918 (HybridSort_L1D_50_K9.1.sm_75.ptx:425) @%p4 bra $L__BB3_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x920 (HybridSort_L1D_50_K9.1.sm_75.ptx:427) add.s32 %r51, %r51, %r7;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x930 (HybridSort_L1D_50_K9.1.sm_75.ptx:429) @%p5 bra $L__BB3_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x938 (HybridSort_L1D_50_K9.1.sm_75.ptx:432) bar.sync 0;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x948 (HybridSort_L1D_50_K9.1.sm_75.ptx:434) @%p6 bra $L__BB3_11;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9e0 (HybridSort_L1D_50_K9.1.sm_75.ptx:458) ret;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x9d8 (HybridSort_L1D_50_K9.1.sm_75.ptx:455) @%p7 bra $L__BB3_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9e0 (HybridSort_L1D_50_K9.1.sm_75.ptx:458) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z19histogram1024KernelPjPfffi
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z19histogram1024KernelPjPfffi'.
GPGPU-Sim PTX: pushing kernel '_Z19histogram1024KernelPjPfffi' to stream 0, gridDim= (64,1,1) blockDim = (96,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z19histogram1024KernelPjPfffi'
GPGPU-Sim uArch: CTA/core = 5, limited by: shmem
GPGPU-Sim: Reconfigure L1 cache to 32KB
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z19histogram1024KernelPjPfffi'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z19histogram1024KernelPjPfffi'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z19histogram1024KernelPjPfffi'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z19histogram1024KernelPjPfffi'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z19histogram1024KernelPjPfffi'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z19histogram1024KernelPjPfffi'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z19histogram1024KernelPjPfffi'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z19histogram1024KernelPjPfffi'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z19histogram1024KernelPjPfffi'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z19histogram1024KernelPjPfffi'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z19histogram1024KernelPjPfffi'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z19histogram1024KernelPjPfffi'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z19histogram1024KernelPjPfffi'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z19histogram1024KernelPjPfffi'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z19histogram1024KernelPjPfffi'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z19histogram1024KernelPjPfffi'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z19histogram1024KernelPjPfffi'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z19histogram1024KernelPjPfffi'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z19histogram1024KernelPjPfffi'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z19histogram1024KernelPjPfffi'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z19histogram1024KernelPjPfffi'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z19histogram1024KernelPjPfffi'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z19histogram1024KernelPjPfffi'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z19histogram1024KernelPjPfffi'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z19histogram1024KernelPjPfffi'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z19histogram1024KernelPjPfffi'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z19histogram1024KernelPjPfffi'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z19histogram1024KernelPjPfffi'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z19histogram1024KernelPjPfffi'
Simulation cycle for kernel 0 is = 10000
Simulation cycle for kernel 0 is = 15000
Simulation cycle for kernel 0 is = 20000
Simulation cycle for kernel 0 is = 25000
Simulation cycle for kernel 0 is = 30000
Simulation cycle for kernel 0 is = 35000
Simulation cycle for kernel 0 is = 40000
Simulation cycle for kernel 0 is = 45000
Simulation cycle for kernel 0 is = 50000
Simulation cycle for kernel 0 is = 55000
Simulation cycle for kernel 0 is = 60000
Simulation cycle for kernel 0 is = 65000
Simulation cycle for kernel 0 is = 70000
Simulation cycle for kernel 0 is = 75000
Simulation cycle for kernel 0 is = 80000
Simulation cycle for kernel 0 is = 85000
Simulation cycle for kernel 0 is = 90000
Simulation cycle for kernel 0 is = 95000
Simulation cycle for kernel 0 is = 100000
Simulation cycle for kernel 0 is = 105000
Simulation cycle for kernel 0 is = 110000
Simulation cycle for kernel 0 is = 115000
Simulation cycle for kernel 0 is = 120000
Simulation cycle for kernel 0 is = 125000
Simulation cycle for kernel 0 is = 130000
Simulation cycle for kernel 0 is = 135000
Simulation cycle for kernel 0 is = 140000
Simulation cycle for kernel 0 is = 145000
Simulation cycle for kernel 0 is = 150000
Simulation cycle for kernel 0 is = 155000
Simulation cycle for kernel 0 is = 160000
Simulation cycle for kernel 0 is = 165000
Simulation cycle for kernel 0 is = 170000
Simulation cycle for kernel 0 is = 175000
Simulation cycle for kernel 0 is = 180000
Simulation cycle for kernel 0 is = 185000
Simulation cycle for kernel 0 is = 190000
Simulation cycle for kernel 0 is = 195000
Simulation cycle for kernel 0 is = 200000
Simulation cycle for kernel 0 is = 205000
Simulation cycle for kernel 0 is = 210000
Simulation cycle for kernel 0 is = 215000
Simulation cycle for kernel 0 is = 220000
Simulation cycle for kernel 0 is = 225000
Simulation cycle for kernel 0 is = 230000
Simulation cycle for kernel 0 is = 235000
Simulation cycle for kernel 0 is = 240000
Simulation cycle for kernel 0 is = 245000
Simulation cycle for kernel 0 is = 250000
Simulation cycle for kernel 0 is = 255000
Simulation cycle for kernel 0 is = 260000
Simulation cycle for kernel 0 is = 265000
Simulation cycle for kernel 0 is = 270000
Simulation cycle for kernel 0 is = 275000
Simulation cycle for kernel 0 is = 280000
Simulation cycle for kernel 0 is = 285000
Simulation cycle for kernel 0 is = 290000
Simulation cycle for kernel 0 is = 295000
Simulation cycle for kernel 0 is = 300000
Simulation cycle for kernel 0 is = 305000
Simulation cycle for kernel 0 is = 310000
Simulation cycle for kernel 0 is = 315000
Simulation cycle for kernel 0 is = 320000
Simulation cycle for kernel 0 is = 325000
Simulation cycle for kernel 0 is = 330000
Simulation cycle for kernel 0 is = 335000
Simulation cycle for kernel 0 is = 340000
Simulation cycle for kernel 0 is = 345000
Simulation cycle for kernel 0 is = 350000
Simulation cycle for kernel 0 is = 355000
Simulation cycle for kernel 0 is = 360000
Simulation cycle for kernel 0 is = 365000
Simulation cycle for kernel 0 is = 370000
Simulation cycle for kernel 0 is = 375000
Simulation cycle for kernel 0 is = 380000
Simulation cycle for kernel 0 is = 385000
Simulation cycle for kernel 0 is = 390000
Simulation cycle for kernel 0 is = 395000
Simulation cycle for kernel 0 is = 400000
Simulation cycle for kernel 0 is = 405000
Simulation cycle for kernel 0 is = 410000
Simulation cycle for kernel 0 is = 415000
Simulation cycle for kernel 0 is = 420000
Simulation cycle for kernel 0 is = 425000
Simulation cycle for kernel 0 is = 430000
Simulation cycle for kernel 0 is = 435000
Simulation cycle for kernel 0 is = 440000
Simulation cycle for kernel 0 is = 445000
Destroy streams for kernel 1: size 0
kernel_name = _Z19histogram1024KernelPjPfffi 
kernel_launch_uid = 1 
gpu_sim_cycle = 448867
gpu_sim_insn = 95574392
gpu_ipc =     212.9236
gpu_tot_sim_cycle = 448867
gpu_tot_sim_insn = 95574392
gpu_tot_ipc =     212.9236
gpu_tot_issued_cta = 64
gpu_occupancy = 19.9786% 
gpu_tot_occupancy = 19.9786% 
max_total_param_size = 0
gpu_stall_dramfull = 342
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       1.1863
partiton_level_parallism_total  =       1.1863
partiton_level_parallism_util =       1.6914
partiton_level_parallism_util_total  =       1.6914
L2_BW  =      51.8165 GB/Sec
L2_BW_total  =      51.8165 GB/Sec
gpu_total_sim_rate=34716

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 24576, Miss = 24576, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 19
	L1D_cache_core[1]: Access = 24576, Miss = 24576, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 19
	L1D_cache_core[2]: Access = 24576, Miss = 24576, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 19
	L1D_cache_core[3]: Access = 24576, Miss = 24576, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 19
	L1D_cache_core[4]: Access = 16392, Miss = 16392, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[5]: Access = 16392, Miss = 16392, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[6]: Access = 16392, Miss = 16392, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[7]: Access = 16392, Miss = 16392, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[8]: Access = 16392, Miss = 16392, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[9]: Access = 16392, Miss = 16392, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[10]: Access = 16392, Miss = 16392, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[11]: Access = 16392, Miss = 16392, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[12]: Access = 16388, Miss = 16388, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[13]: Access = 16380, Miss = 16380, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[14]: Access = 16380, Miss = 16380, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[15]: Access = 16380, Miss = 16380, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[16]: Access = 16380, Miss = 16380, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[17]: Access = 16380, Miss = 16380, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[18]: Access = 16380, Miss = 16380, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[19]: Access = 16380, Miss = 16380, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[20]: Access = 16380, Miss = 16380, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[21]: Access = 16380, Miss = 16380, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[22]: Access = 16380, Miss = 16380, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[23]: Access = 16380, Miss = 16380, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[24]: Access = 16380, Miss = 16380, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[25]: Access = 16380, Miss = 16380, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[26]: Access = 16380, Miss = 16380, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[27]: Access = 16380, Miss = 16380, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[28]: Access = 16380, Miss = 16380, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[29]: Access = 16380, Miss = 16380, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3
	L1D_total_cache_accesses = 524288
	L1D_total_cache_misses = 524288
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 154
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.039
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 131072
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 154
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 393216
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 524288

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 154
ctas_completed 64, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 
distro:
18399, 18327, 18327, 18439, 18271, 18143, 18176, 18192, 18296, 
gpgpu_n_tot_thrd_icount = 112413184
gpgpu_n_tot_w_icount = 3512912
gpgpu_n_stall_shd_mem = 965571
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 532480
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 4259840
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 13165965
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 30720
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 959427
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 6144
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1481	W0_Idle:394621	W0_Scoreboard:49193278	W1:325288	W2:73720	W3:9760	W4:984	W5:48	W6:8	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:3103104
single_issue_nums: WS0:1170109	WS1:1098046	WS2:622930	WS3:621827	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4194304 {8:524288,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 327680 {40:8192,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 20971520 {40:524288,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 327680 {40:8192,}
maxmflatency = 454 
max_icnt2mem_latency = 175 
maxmrqlatency = 62 
max_icnt2sh_latency = 9 
averagemflatency = 345 
avg_icnt2mem_latency = 36 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 2 
mrq_lat_table:339611 	119703 	28968 	8018 	27878 	238 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	7091 	525389 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	6584 	924 	423 	220 	523985 	332 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	532171 	301 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	5 	437 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[8]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[9]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[10]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[11]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:     16547     16676     17757     17988     19069     19237     20440     20494     21681     21745     22905     22982     24219     24199     25460     25515 
dram[1]:     16540     16488     17745     17802     19030     19012     20243     20324     21458     21600     22667     22909     23987     24128     25297     25343 
dram[2]:     16732     16707     17948     18066     19273     19293     20541     20607     21799     21916     23051     23228     24263     24441     25478     25674 
dram[3]:     16646     16635     17857     17928     19222     19139     20438     20353     21756     21673     23004     22885     24319     24107     25559     25329 
dram[4]:     16641     16803     17898     18117     19108     19342     20424     20659     21641     21887     22856     23104     24065     24378     25379     25607 
dram[5]:     16644     16816     17970     18141     19259     19381     20474     20588     21739     21868     22946     23083     24259     24386     25567     25598 
dram[6]:     16778     16647     17993     17855     19275     19066     20582     20395     21806     21607     23025     22818     24333     24127     25649     25342 
dram[7]:     16700     16713     18061     17926     19411     19133     20723     20443     21964     21721     23233     23048     24461     24294     25685     25506 
dram[8]:     16808     16519     18023     17925     19344     19135     20569     20349     21790     21752     23116     23065     24327     24299     25637     25509 
dram[9]:     16798     16409     18199     17720     19423     18931     20639     20152     21957     21470     23172     22685     24492     24003     25699     25213 
dram[10]:     16545     16735     17815     17953     19025     19169     20336     20489     21646     21693     22885     22908     24244     24115     25551     25325 
dram[11]:     16580     16455     17891     17667     19111     18983     20333     20205     21545     21489     22862     22699     24097     23906     25422     25116 
average row accesses per activate:
dram[0]: 65.523811 65.523811 65.523811 65.523811 65.523811 65.523811 65.523811 65.523811 65.523811 65.523811 64.571426 64.571426 64.190475 64.190475 65.560974 65.560974 
dram[1]: 65.523811 65.523811 65.523811 65.523811 65.523811 65.523811 65.523811 65.523811 65.523811 65.523811 64.571426 64.571426 64.190475 64.190475 65.560974 65.560974 
dram[2]: 65.523811 65.523811 65.523811 65.523811 65.523811 65.523811 65.523811 65.523811 65.523811 65.523811 64.571426 64.571426 64.190475 64.190475 65.560974 65.560974 
dram[3]: 65.523811 65.523811 65.523811 65.523811 65.523811 65.523811 65.523811 65.523811 65.523811 65.523811 64.571426 64.571426 64.190475 64.190475 65.560974 65.560974 
dram[4]: 65.523811 65.523811 65.523811 65.523811 65.523811 65.523811 65.523811 65.523811 65.523811 65.523811 64.476189 64.476189 64.095238 64.095238 65.560974 65.560974 
dram[5]: 65.523811 65.523811 65.523811 65.523811 65.523811 65.523811 65.523811 65.523811 65.523811 65.523811 64.476189 64.476189 64.095238 64.095238 65.560974 65.560974 
dram[6]: 65.523811 65.523811 65.523811 65.523811 65.523811 65.523811 65.523811 65.523811 65.523811 65.523811 64.476189 64.476189 64.095238 64.095238 65.560974 65.560974 
dram[7]: 65.523811 65.523811 65.523811 65.523811 65.523811 65.523811 65.523811 65.523811 65.523811 65.523811 64.476189 64.476189 64.095238 64.095238 65.560974 65.560974 
dram[8]: 65.523811 65.523811 65.523811 65.523811 65.523811 65.523811 65.523811 65.523811 65.523811 65.523811 64.476189 64.476189 64.095238 64.095238 65.560974 65.560974 
dram[9]: 65.523811 65.523811 65.523811 65.523811 65.523811 65.523811 65.523811 65.523811 65.523811 65.523811 64.476189 64.476189 64.095238 64.095238 65.560974 65.560974 
dram[10]: 65.523811 65.523811 65.523811 65.523811 65.523811 65.523811 65.523811 65.523811 65.523811 65.523811 64.476189 64.476189 64.095238 64.095238 65.560974 65.560974 
dram[11]: 65.523811 65.523811 65.523811 65.523811 65.523811 65.523811 65.523811 65.523811 65.523811 65.523811 64.476189 64.476189 64.095238 64.095238 65.560974 65.560974 
average row locality = 524416/8040 = 65.225868
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      2752      2752      2752      2752      2752      2752      2752      2752      2752      2752      2712      2712      2696      2696      2688      2688 
dram[1]:      2752      2752      2752      2752      2752      2752      2752      2752      2752      2752      2712      2712      2696      2696      2688      2688 
dram[2]:      2752      2752      2752      2752      2752      2752      2752      2752      2752      2752      2712      2712      2696      2696      2688      2688 
dram[3]:      2752      2752      2752      2752      2752      2752      2752      2752      2752      2752      2712      2712      2696      2696      2688      2688 
dram[4]:      2752      2752      2752      2752      2752      2752      2752      2752      2752      2752      2708      2708      2692      2692      2688      2688 
dram[5]:      2752      2752      2752      2752      2752      2752      2752      2752      2752      2752      2708      2708      2692      2692      2688      2688 
dram[6]:      2752      2752      2752      2752      2752      2752      2752      2752      2752      2752      2708      2708      2692      2692      2688      2688 
dram[7]:      2752      2752      2752      2752      2752      2752      2752      2752      2752      2752      2708      2708      2692      2692      2688      2688 
dram[8]:      2752      2752      2752      2752      2752      2752      2752      2752      2752      2752      2708      2708      2692      2692      2688      2688 
dram[9]:      2752      2752      2752      2752      2752      2752      2752      2752      2752      2752      2708      2708      2692      2692      2688      2688 
dram[10]:      2752      2752      2752      2752      2752      2752      2752      2752      2752      2752      2708      2708      2692      2692      2688      2688 
dram[11]:      2752      2752      2752      2752      2752      2752      2752      2752      2752      2752      2708      2708      2692      2692      2688      2688 
total dram reads = 524416
bank skew: 2752/2688 = 1.02
chip skew: 43712/43696 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        347       347       347       347       347       347       347       347       347       347       347       347       386       387       347       347
dram[1]:        347       347       347       347       347       347       347       347       347       347       347       347       386       387       347       347
dram[2]:        347       348       347       347       347       347       347       347       347       347       347       347       387       387       347       347
dram[3]:        347       347       347       347       347       347       347       347       347       347       347       347       391       393       347       347
dram[4]:        347       348       347       347       347       347       347       347       347       347       347       347       366       366       347       347
dram[5]:        348       347       347       347       347       347       347       347       347       347       347       347       366       366       347       347
dram[6]:        348       347       347       347       347       347       347       347       347       347       347       347       367       367       347       347
dram[7]:        347       348       347       347       347       347       347       347       347       347       347       347       367       367       347       347
dram[8]:        347       347       347       347       347       347       347       347       347       347       347       347       367       367       347       347
dram[9]:        347       347       347       347       347       347       347       347       347       347       347       347       367       367       347       347
dram[10]:        347       347       347       347       347       347       347       347       347       347       347       347       367       367       347       347
dram[11]:        347       347       347       347       347       347       347       347       347       347       347       347       368       367       347       347
maximum mf latency per bank:
dram[0]:        436       423       373       381       379       373       379       380       377       374       382       373       377       375       381       378
dram[1]:        411       432       378       375       378       383       376       380       379       377       379       374       378       380       372       388
dram[2]:        424       414       377       377       371       378       374       381       378       381       382       377       377       377       374       374
dram[3]:        450       438       379       378       387       372       373       374       383       377       377       376       419       434       385       388
dram[4]:        435       444       376       375       379       376       376       380       383       374       380       374       376       378       372       373
dram[5]:        439       435       373       380       377       378       376       381       379       378       376       373       377       374       371       385
dram[6]:        454       437       374       379       379       377       375       375       373       387       377       380       376       378       377       378
dram[7]:        421       450       374       375       376       377       377       380       380       377       375       379       372       377       372       385
dram[8]:        439       426       380       378       377       379       380       381       375       374       378       379       372       380       374       379
dram[9]:        436       423       378       390       388       379       380       384       379       375       375       374       377       441       380       383
dram[10]:        411       432       378       377       373       378       379       377       399       375       376       374       378       394       386       377
dram[11]:        424       414       379       379       376       375       383       375       380       378       379       387       382       380       380       382

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1151103 n_nop=1106041 n_act=686 n_pre=670 n_ref_event=4572360550251980812 n_req=43712 n_rd=43712 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1519
n_activity=403962 dram_eff=0.4328
bk0: 2752a 1138455i bk1: 2752a 1138479i bk2: 2752a 1138586i bk3: 2752a 1138414i bk4: 2752a 1138479i bk5: 2752a 1138456i bk6: 2752a 1138401i bk7: 2752a 1138380i bk8: 2752a 1138516i bk9: 2752a 1138266i bk10: 2712a 1138418i bk11: 2712a 1138631i bk12: 2696a 1138678i bk13: 2696a 1138563i bk14: 2688a 1138667i bk15: 2688a 1138750i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984672
Row_Buffer_Locality_read = 0.984672
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.101346
Bank_Level_Parallism_Col = 1.464856
Bank_Level_Parallism_Ready = 1.012308
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.097120 

BW Util details:
bwutil = 0.151896 
total_CMD = 1151103 
util_bw = 174848 
Wasted_Col = 71131 
Wasted_Row = 13836 
Idle = 891288 

BW Util Bottlenecks: 
RCDc_limit = 14558 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 57338 
rwq = 0 
CCDLc_limit_alone = 57338 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1151103 
n_nop = 1106041 
Read = 43712 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 686 
n_pre = 670 
n_ref = 4572360550251980812 
n_req = 43712 
total_req = 43712 

Dual Bus Interface Util: 
issued_total_row = 1356 
issued_total_col = 43712 
Row_Bus_Util =  0.001178 
CoL_Bus_Util = 0.037974 
Either_Row_CoL_Bus_Util = 0.039147 
Issued_on_Two_Bus_Simul_Util = 0.000005 
issued_two_Eff = 0.000133 
queue_avg = 0.210436 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.210436
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1151103 n_nop=1106036 n_act=686 n_pre=670 n_ref_event=0 n_req=43712 n_rd=43712 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1519
n_activity=405452 dram_eff=0.4312
bk0: 2752a 1138563i bk1: 2752a 1138272i bk2: 2752a 1138483i bk3: 2752a 1138509i bk4: 2752a 1138509i bk5: 2752a 1138494i bk6: 2752a 1138475i bk7: 2752a 1138379i bk8: 2752a 1138644i bk9: 2752a 1138359i bk10: 2712a 1138776i bk11: 2712a 1138822i bk12: 2696a 1138827i bk13: 2696a 1138539i bk14: 2688a 1138955i bk15: 2688a 1138556i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984672
Row_Buffer_Locality_read = 0.984672
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.100045
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.014067
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.151896 
total_CMD = 1151103 
util_bw = 174848 
Wasted_Col = 71333 
Wasted_Row = 13400 
Idle = 891522 

BW Util Bottlenecks: 
RCDc_limit = 14304 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 58110 
rwq = 0 
CCDLc_limit_alone = 58110 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1151103 
n_nop = 1106036 
Read = 43712 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 686 
n_pre = 670 
n_ref = 0 
n_req = 43712 
total_req = 43712 

Dual Bus Interface Util: 
issued_total_row = 1356 
issued_total_col = 43712 
Row_Bus_Util =  0.001178 
CoL_Bus_Util = 0.037974 
Either_Row_CoL_Bus_Util = 0.039151 
Issued_on_Two_Bus_Simul_Util = 0.000001 
issued_two_Eff = 0.000022 
queue_avg = 0.205176 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=23 avg=0.205176
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1151103 n_nop=1106035 n_act=686 n_pre=670 n_ref_event=0 n_req=43712 n_rd=43712 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1519
n_activity=404456 dram_eff=0.4323
bk0: 2752a 1138483i bk1: 2752a 1138042i bk2: 2752a 1138522i bk3: 2752a 1138443i bk4: 2752a 1138642i bk5: 2752a 1138317i bk6: 2752a 1138487i bk7: 2752a 1138105i bk8: 2752a 1138626i bk9: 2752a 1138309i bk10: 2712a 1138800i bk11: 2712a 1138675i bk12: 2696a 1138876i bk13: 2696a 1138375i bk14: 2688a 1138943i bk15: 2688a 1138713i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984672
Row_Buffer_Locality_read = 0.984672
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.103306
Bank_Level_Parallism_Col = 1.100536
Bank_Level_Parallism_Ready = 1.016607
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.094886 

BW Util details:
bwutil = 0.151896 
total_CMD = 1151103 
util_bw = 174848 
Wasted_Col = 71199 
Wasted_Row = 13499 
Idle = 891557 

BW Util Bottlenecks: 
RCDc_limit = 14530 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 57828 
rwq = 0 
CCDLc_limit_alone = 57828 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1151103 
n_nop = 1106035 
Read = 43712 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 686 
n_pre = 670 
n_ref = 0 
n_req = 43712 
total_req = 43712 

Dual Bus Interface Util: 
issued_total_row = 1356 
issued_total_col = 43712 
Row_Bus_Util =  0.001178 
CoL_Bus_Util = 0.037974 
Either_Row_CoL_Bus_Util = 0.039152 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.205096 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.205096
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1151103 n_nop=1106038 n_act=686 n_pre=670 n_ref_event=0 n_req=43712 n_rd=43712 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1519
n_activity=403910 dram_eff=0.4329
bk0: 2752a 1138376i bk1: 2752a 1138275i bk2: 2752a 1138437i bk3: 2752a 1138516i bk4: 2752a 1138341i bk5: 2752a 1138363i bk6: 2752a 1138596i bk7: 2752a 1138285i bk8: 2752a 1138480i bk9: 2752a 1138482i bk10: 2712a 1138752i bk11: 2712a 1138555i bk12: 2696a 1138676i bk13: 2696a 1138584i bk14: 2688a 1138574i bk15: 2688a 1138512i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984672
Row_Buffer_Locality_read = 0.984672
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.107198
Bank_Level_Parallism_Col = 1.103571
Bank_Level_Parallism_Ready = 1.017340
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.098204 

BW Util details:
bwutil = 0.151896 
total_CMD = 1151103 
util_bw = 174848 
Wasted_Col = 70958 
Wasted_Row = 13422 
Idle = 891875 

BW Util Bottlenecks: 
RCDc_limit = 14493 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 57669 
rwq = 0 
CCDLc_limit_alone = 57669 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1151103 
n_nop = 1106038 
Read = 43712 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 686 
n_pre = 670 
n_ref = 0 
n_req = 43712 
total_req = 43712 

Dual Bus Interface Util: 
issued_total_row = 1356 
issued_total_col = 43712 
Row_Bus_Util =  0.001178 
CoL_Bus_Util = 0.037974 
Either_Row_CoL_Bus_Util = 0.039149 
Issued_on_Two_Bus_Simul_Util = 0.000003 
issued_two_Eff = 0.000067 
queue_avg = 0.205368 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.205368
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1151103 n_nop=1106054 n_act=686 n_pre=670 n_ref_event=0 n_req=43696 n_rd=43696 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1518
n_activity=407159 dram_eff=0.4293
bk0: 2752a 1138674i bk1: 2752a 1138390i bk2: 2752a 1138572i bk3: 2752a 1138451i bk4: 2752a 1138614i bk5: 2752a 1138543i bk6: 2752a 1138448i bk7: 2752a 1138459i bk8: 2752a 1138567i bk9: 2752a 1138560i bk10: 2708a 1138754i bk11: 2708a 1138631i bk12: 2692a 1138766i bk13: 2692a 1138727i bk14: 2688a 1138962i bk15: 2688a 1138715i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984667
Row_Buffer_Locality_read = 0.984667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.092656
Bank_Level_Parallism_Col = 1.090046
Bank_Level_Parallism_Ready = 1.011189
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.088854 

BW Util details:
bwutil = 0.151840 
total_CMD = 1151103 
util_bw = 174784 
Wasted_Col = 72142 
Wasted_Row = 13871 
Idle = 890306 

BW Util Bottlenecks: 
RCDc_limit = 14566 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 58416 
rwq = 0 
CCDLc_limit_alone = 58416 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1151103 
n_nop = 1106054 
Read = 43696 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 686 
n_pre = 670 
n_ref = 0 
n_req = 43696 
total_req = 43696 

Dual Bus Interface Util: 
issued_total_row = 1356 
issued_total_col = 43696 
Row_Bus_Util =  0.001178 
CoL_Bus_Util = 0.037960 
Either_Row_CoL_Bus_Util = 0.039136 
Issued_on_Two_Bus_Simul_Util = 0.000003 
issued_two_Eff = 0.000067 
queue_avg = 0.210391 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=23 avg=0.210391
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1151103 n_nop=1106052 n_act=686 n_pre=670 n_ref_event=0 n_req=43696 n_rd=43696 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1518
n_activity=402856 dram_eff=0.4339
bk0: 2752a 1138399i bk1: 2752a 1138215i bk2: 2752a 1138582i bk3: 2752a 1138244i bk4: 2752a 1138549i bk5: 2752a 1138425i bk6: 2752a 1138616i bk7: 2752a 1138319i bk8: 2752a 1138621i bk9: 2752a 1138447i bk10: 2708a 1138749i bk11: 2708a 1138611i bk12: 2692a 1138791i bk13: 2692a 1138474i bk14: 2688a 1138853i bk15: 2688a 1138591i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984667
Row_Buffer_Locality_read = 0.984667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.105110
Bank_Level_Parallism_Col = 1.101285
Bank_Level_Parallism_Ready = 1.014942
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.096436 

BW Util details:
bwutil = 0.151840 
total_CMD = 1151103 
util_bw = 174784 
Wasted_Col = 70829 
Wasted_Row = 13356 
Idle = 892134 

BW Util Bottlenecks: 
RCDc_limit = 14386 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 57464 
rwq = 0 
CCDLc_limit_alone = 57464 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1151103 
n_nop = 1106052 
Read = 43696 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 686 
n_pre = 670 
n_ref = 0 
n_req = 43696 
total_req = 43696 

Dual Bus Interface Util: 
issued_total_row = 1356 
issued_total_col = 43696 
Row_Bus_Util =  0.001178 
CoL_Bus_Util = 0.037960 
Either_Row_CoL_Bus_Util = 0.039137 
Issued_on_Two_Bus_Simul_Util = 0.000001 
issued_two_Eff = 0.000022 
queue_avg = 0.204014 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.204014
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1151103 n_nop=1106054 n_act=686 n_pre=670 n_ref_event=0 n_req=43696 n_rd=43696 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1518
n_activity=404667 dram_eff=0.4319
bk0: 2752a 1138463i bk1: 2752a 1138470i bk2: 2752a 1138647i bk3: 2752a 1138636i bk4: 2752a 1138701i bk5: 2752a 1138603i bk6: 2752a 1138660i bk7: 2752a 1138540i bk8: 2752a 1138547i bk9: 2752a 1138320i bk10: 2708a 1138664i bk11: 2708a 1138652i bk12: 2692a 1138823i bk13: 2692a 1138827i bk14: 2688a 1138789i bk15: 2688a 1138678i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984667
Row_Buffer_Locality_read = 0.984667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.097425
Bank_Level_Parallism_Col = 1.093494
Bank_Level_Parallism_Ready = 1.009657
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.093174 

BW Util details:
bwutil = 0.151840 
total_CMD = 1151103 
util_bw = 174784 
Wasted_Col = 71141 
Wasted_Row = 13344 
Idle = 891834 

BW Util Bottlenecks: 
RCDc_limit = 14290 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 57652 
rwq = 0 
CCDLc_limit_alone = 57652 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1151103 
n_nop = 1106054 
Read = 43696 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 686 
n_pre = 670 
n_ref = 0 
n_req = 43696 
total_req = 43696 

Dual Bus Interface Util: 
issued_total_row = 1356 
issued_total_col = 43696 
Row_Bus_Util =  0.001178 
CoL_Bus_Util = 0.037960 
Either_Row_CoL_Bus_Util = 0.039136 
Issued_on_Two_Bus_Simul_Util = 0.000003 
issued_two_Eff = 0.000067 
queue_avg = 0.205434 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.205434
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1151103 n_nop=1106054 n_act=686 n_pre=670 n_ref_event=0 n_req=43696 n_rd=43696 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1518
n_activity=407765 dram_eff=0.4286
bk0: 2752a 1138621i bk1: 2752a 1138439i bk2: 2752a 1138590i bk3: 2752a 1138573i bk4: 2752a 1138701i bk5: 2752a 1138460i bk6: 2752a 1138459i bk7: 2752a 1138495i bk8: 2752a 1138652i bk9: 2752a 1138397i bk10: 2708a 1138873i bk11: 2708a 1138827i bk12: 2692a 1138962i bk13: 2692a 1138824i bk14: 2688a 1138879i bk15: 2688a 1138773i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984667
Row_Buffer_Locality_read = 0.984667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.089175
Bank_Level_Parallism_Col = 1.085660
Bank_Level_Parallism_Ready = 1.009336
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.085549 

BW Util details:
bwutil = 0.151840 
total_CMD = 1151103 
util_bw = 174784 
Wasted_Col = 72433 
Wasted_Row = 13633 
Idle = 890253 

BW Util Bottlenecks: 
RCDc_limit = 14637 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 58491 
rwq = 0 
CCDLc_limit_alone = 58491 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1151103 
n_nop = 1106054 
Read = 43696 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 686 
n_pre = 670 
n_ref = 0 
n_req = 43696 
total_req = 43696 

Dual Bus Interface Util: 
issued_total_row = 1356 
issued_total_col = 43696 
Row_Bus_Util =  0.001178 
CoL_Bus_Util = 0.037960 
Either_Row_CoL_Bus_Util = 0.039136 
Issued_on_Two_Bus_Simul_Util = 0.000003 
issued_two_Eff = 0.000067 
queue_avg = 0.207480 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=0.20748
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1151103 n_nop=1106055 n_act=686 n_pre=670 n_ref_event=0 n_req=43696 n_rd=43696 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1518
n_activity=405855 dram_eff=0.4307
bk0: 2752a 1138352i bk1: 2752a 1138341i bk2: 2752a 1138502i bk3: 2752a 1138604i bk4: 2752a 1138707i bk5: 2752a 1138670i bk6: 2752a 1138637i bk7: 2752a 1138400i bk8: 2752a 1138568i bk9: 2752a 1138540i bk10: 2708a 1138655i bk11: 2708a 1138484i bk12: 2692a 1138676i bk13: 2692a 1138635i bk14: 2688a 1138846i bk15: 2688a 1138928i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984667
Row_Buffer_Locality_read = 0.984667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.091365
Bank_Level_Parallism_Col = 1.089464
Bank_Level_Parallism_Ready = 1.011486
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.089117 

BW Util details:
bwutil = 0.151840 
total_CMD = 1151103 
util_bw = 174784 
Wasted_Col = 72275 
Wasted_Row = 13955 
Idle = 890089 

BW Util Bottlenecks: 
RCDc_limit = 14796 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 58124 
rwq = 0 
CCDLc_limit_alone = 58124 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1151103 
n_nop = 1106055 
Read = 43696 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 686 
n_pre = 670 
n_ref = 0 
n_req = 43696 
total_req = 43696 

Dual Bus Interface Util: 
issued_total_row = 1356 
issued_total_col = 43696 
Row_Bus_Util =  0.001178 
CoL_Bus_Util = 0.037960 
Either_Row_CoL_Bus_Util = 0.039135 
Issued_on_Two_Bus_Simul_Util = 0.000003 
issued_two_Eff = 0.000089 
queue_avg = 0.209275 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.209275
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1151103 n_nop=1106051 n_act=686 n_pre=670 n_ref_event=0 n_req=43696 n_rd=43696 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1518
n_activity=408347 dram_eff=0.428
bk0: 2752a 1138558i bk1: 2752a 1138618i bk2: 2752a 1138713i bk3: 2752a 1138540i bk4: 2752a 1138528i bk5: 2752a 1138518i bk6: 2752a 1138558i bk7: 2752a 1138567i bk8: 2752a 1138693i bk9: 2752a 1138615i bk10: 2708a 1138911i bk11: 2708a 1138700i bk12: 2692a 1138868i bk13: 2692a 1138719i bk14: 2688a 1138903i bk15: 2688a 1138810i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984667
Row_Buffer_Locality_read = 0.984667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.089979
Bank_Level_Parallism_Col = 1.086457
Bank_Level_Parallism_Ready = 1.011670
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.083500 

BW Util details:
bwutil = 0.151840 
total_CMD = 1151103 
util_bw = 174784 
Wasted_Col = 72226 
Wasted_Row = 13655 
Idle = 890438 

BW Util Bottlenecks: 
RCDc_limit = 14327 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 58892 
rwq = 0 
CCDLc_limit_alone = 58892 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1151103 
n_nop = 1106051 
Read = 43696 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 686 
n_pre = 670 
n_ref = 0 
n_req = 43696 
total_req = 43696 

Dual Bus Interface Util: 
issued_total_row = 1356 
issued_total_col = 43696 
Row_Bus_Util =  0.001178 
CoL_Bus_Util = 0.037960 
Either_Row_CoL_Bus_Util = 0.039138 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.205571 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.205571
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1151103 n_nop=1106055 n_act=686 n_pre=670 n_ref_event=0 n_req=43696 n_rd=43696 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1518
n_activity=402451 dram_eff=0.4343
bk0: 2752a 1138408i bk1: 2752a 1138432i bk2: 2752a 1138463i bk3: 2752a 1138326i bk4: 2752a 1138542i bk5: 2752a 1138456i bk6: 2752a 1138605i bk7: 2752a 1138482i bk8: 2752a 1138425i bk9: 2752a 1138366i bk10: 2708a 1138696i bk11: 2708a 1138637i bk12: 2692a 1138553i bk13: 2692a 1138770i bk14: 2688a 1138753i bk15: 2688a 1138580i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984667
Row_Buffer_Locality_read = 0.984667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.103543
Bank_Level_Parallism_Col = 1.099972
Bank_Level_Parallism_Ready = 1.012106
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.095913 

BW Util details:
bwutil = 0.151840 
total_CMD = 1151103 
util_bw = 174784 
Wasted_Col = 70934 
Wasted_Row = 13390 
Idle = 891995 

BW Util Bottlenecks: 
RCDc_limit = 14186 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 57844 
rwq = 0 
CCDLc_limit_alone = 57844 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1151103 
n_nop = 1106055 
Read = 43696 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 686 
n_pre = 670 
n_ref = 0 
n_req = 43696 
total_req = 43696 

Dual Bus Interface Util: 
issued_total_row = 1356 
issued_total_col = 43696 
Row_Bus_Util =  0.001178 
CoL_Bus_Util = 0.037960 
Either_Row_CoL_Bus_Util = 0.039135 
Issued_on_Two_Bus_Simul_Util = 0.000003 
issued_two_Eff = 0.000089 
queue_avg = 0.208849 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=23 avg=0.208849
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1151103 n_nop=1106053 n_act=686 n_pre=670 n_ref_event=0 n_req=43696 n_rd=43696 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1518
n_activity=405542 dram_eff=0.431
bk0: 2752a 1138559i bk1: 2752a 1138531i bk2: 2752a 1138487i bk3: 2752a 1138423i bk4: 2752a 1138400i bk5: 2752a 1138432i bk6: 2752a 1138425i bk7: 2752a 1138608i bk8: 2752a 1138511i bk9: 2752a 1138550i bk10: 2708a 1138595i bk11: 2708a 1138673i bk12: 2692a 1138659i bk13: 2692a 1138939i bk14: 2688a 1138814i bk15: 2688a 1138955i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984667
Row_Buffer_Locality_read = 0.984667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.096964
Bank_Level_Parallism_Col = 1.092631
Bank_Level_Parallism_Ready = 1.012267
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.091789 

BW Util details:
bwutil = 0.151840 
total_CMD = 1151103 
util_bw = 174784 
Wasted_Col = 71715 
Wasted_Row = 13353 
Idle = 891251 

BW Util Bottlenecks: 
RCDc_limit = 14249 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 58294 
rwq = 0 
CCDLc_limit_alone = 58294 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1151103 
n_nop = 1106053 
Read = 43696 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 686 
n_pre = 670 
n_ref = 0 
n_req = 43696 
total_req = 43696 

Dual Bus Interface Util: 
issued_total_row = 1356 
issued_total_col = 43696 
Row_Bus_Util =  0.001178 
CoL_Bus_Util = 0.037960 
Either_Row_CoL_Bus_Util = 0.039136 
Issued_on_Two_Bus_Simul_Util = 0.000002 
issued_two_Eff = 0.000044 
queue_avg = 0.206822 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.206822

========= L2 cache stats =========
L2_cache_bank[0]: Access = 22360, Miss = 21856, Miss_rate = 0.977, Pending_hits = 6, Reservation_fails = 99
L2_cache_bank[1]: Access = 22360, Miss = 21856, Miss_rate = 0.977, Pending_hits = 11, Reservation_fails = 95
L2_cache_bank[2]: Access = 22360, Miss = 21856, Miss_rate = 0.977, Pending_hits = 10, Reservation_fails = 94
L2_cache_bank[3]: Access = 22360, Miss = 21856, Miss_rate = 0.977, Pending_hits = 6, Reservation_fails = 95
L2_cache_bank[4]: Access = 22360, Miss = 21856, Miss_rate = 0.977, Pending_hits = 9, Reservation_fails = 98
L2_cache_bank[5]: Access = 22360, Miss = 21856, Miss_rate = 0.977, Pending_hits = 12, Reservation_fails = 94
L2_cache_bank[6]: Access = 22360, Miss = 21856, Miss_rate = 0.977, Pending_hits = 12, Reservation_fails = 194
L2_cache_bank[7]: Access = 22360, Miss = 21856, Miss_rate = 0.977, Pending_hits = 12, Reservation_fails = 196
L2_cache_bank[8]: Access = 22100, Miss = 21848, Miss_rate = 0.989, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[9]: Access = 22100, Miss = 21848, Miss_rate = 0.989, Pending_hits = 12, Reservation_fails = 40
L2_cache_bank[10]: Access = 22100, Miss = 21848, Miss_rate = 0.989, Pending_hits = 12, Reservation_fails = 43
L2_cache_bank[11]: Access = 22100, Miss = 21848, Miss_rate = 0.989, Pending_hits = 12, Reservation_fails = 53
L2_cache_bank[12]: Access = 22100, Miss = 21848, Miss_rate = 0.989, Pending_hits = 12, Reservation_fails = 113
L2_cache_bank[13]: Access = 22100, Miss = 21848, Miss_rate = 0.989, Pending_hits = 9, Reservation_fails = 115
L2_cache_bank[14]: Access = 22100, Miss = 21848, Miss_rate = 0.989, Pending_hits = 7, Reservation_fails = 118
L2_cache_bank[15]: Access = 22100, Miss = 21848, Miss_rate = 0.989, Pending_hits = 8, Reservation_fails = 111
L2_cache_bank[16]: Access = 22100, Miss = 21848, Miss_rate = 0.989, Pending_hits = 7, Reservation_fails = 118
L2_cache_bank[17]: Access = 22100, Miss = 21848, Miss_rate = 0.989, Pending_hits = 9, Reservation_fails = 115
L2_cache_bank[18]: Access = 22100, Miss = 21848, Miss_rate = 0.989, Pending_hits = 4, Reservation_fails = 119
L2_cache_bank[19]: Access = 22100, Miss = 21848, Miss_rate = 0.989, Pending_hits = 9, Reservation_fails = 211
L2_cache_bank[20]: Access = 22100, Miss = 21848, Miss_rate = 0.989, Pending_hits = 11, Reservation_fails = 111
L2_cache_bank[21]: Access = 22100, Miss = 21848, Miss_rate = 0.989, Pending_hits = 10, Reservation_fails = 114
L2_cache_bank[22]: Access = 22100, Miss = 21848, Miss_rate = 0.989, Pending_hits = 6, Reservation_fails = 119
L2_cache_bank[23]: Access = 22100, Miss = 21848, Miss_rate = 0.989, Pending_hits = 5, Reservation_fails = 119
L2_total_cache_accesses = 532480
L2_total_cache_misses = 524416
L2_total_cache_miss_rate = 0.9849
L2_total_cache_pending_hits = 215
L2_total_cache_reservation_fails = 2584
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 7849
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 215
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 131104
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2584
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 393312
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 215
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 532480
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 2584
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.049

icnt_total_pkts_mem_to_simt=532480
icnt_total_pkts_simt_to_mem=532480
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 532480
Req_Network_cycles = 448867
Req_Network_injected_packets_per_cycle =       1.1863 
Req_Network_conflicts_per_cycle =       0.0521
Req_Network_conflicts_per_cycle_util =       0.0742
Req_Bank_Level_Parallism =       1.6914
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0049
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0497

Reply_Network_injected_packets_num = 532480
Reply_Network_cycles = 448867
Reply_Network_injected_packets_per_cycle =        1.1863
Reply_Network_conflicts_per_cycle =        0.0144
Reply_Network_conflicts_per_cycle_util =       0.0207
Reply_Bank_Level_Parallism =       1.7017
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0006
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0395
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 45 min, 53 sec (2753 sec)
gpgpu_simulation_rate = 34716 (inst/sec)
gpgpu_simulation_rate = 163 (cycle/sec)
gpgpu_silicon_slowdown = 8374233x
GPGPU-Sim PTX: in cudaBindTexture: sizeof(struct textureReference) = 124
GPGPU-Sim PTX:   size = 4294967295
GPGPU-Sim PTX:   texref = 0x5595e0186220, array = 0x5595e7c217e0
GPGPU-Sim PTX:   devPtr32 = c3009000
GPGPU-Sim PTX:   Name corresponding to textureReference: texPivot
GPGPU-Sim PTX:   ChannelFormatDesc: x=32, y=0, z=0, w=0
GPGPU-Sim PTX:   Texture Normalized? = 0
GPGPU-Sim PTX:   texel size = 4
GPGPU-Sim PTX:   texture cache linesize = 128
GPGPU-Sim PTX:   Tx = 8; Ty = 4, Tx_numbits = 3, Ty_numbits = 2
GPGPU-Sim PTX:   Texel size = 4 bytes; texel_size_numbits = 2
GPGPU-Sim PTX:   Binding texture to array starting at devPtr32 = 0xc3009000
GPGPU-Sim PTX:   Texel size = 4 bytes
GPGPU-Sim PTX: devPtr = 0xffffffffc3009000
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd1fcd6eb8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd1fcd6eb0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd1fcd6ea8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd1fcd6ea4..

GPGPU-Sim PTX: cudaLaunch for 0x0x5595e0172847 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z11bucketcountPfPiPji'...
GPGPU-Sim PTX: Finding dominators for '_Z11bucketcountPfPiPji'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z11bucketcountPfPiPji'...
GPGPU-Sim PTX: Finding postdominators for '_Z11bucketcountPfPiPji'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z11bucketcountPfPiPji'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z11bucketcountPfPiPji'...
GPGPU-Sim PTX: reconvergence points for _Z11bucketcountPfPiPji...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x038 (HybridSort_L1D_50_K9.1.sm_75.ptx:40) @%p1 bra $L__BB0_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x088 (HybridSort_L1D_50_K9.1.sm_75.ptx:55) bar.sync 0;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x080 (HybridSort_L1D_50_K9.1.sm_75.ptx:52) @%p2 bra $L__BB0_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x088 (HybridSort_L1D_50_K9.1.sm_75.ptx:55) bar.sync 0;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x0a8 (HybridSort_L1D_50_K9.1.sm_75.ptx:59) @%p3 bra $L__BB0_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f8 (HybridSort_L1D_50_K9.1.sm_75.ptx:141) bar.sync 0;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x2a0 (HybridSort_L1D_50_K9.1.sm_75.ptx:127) @%p14 bra $L__BB0_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a8 (HybridSort_L1D_50_K9.1.sm_75.ptx:129) cvt.u32.u64 %r51, %rd4;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x2f0 (HybridSort_L1D_50_K9.1.sm_75.ptx:138) @%p15 bra $L__BB0_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f8 (HybridSort_L1D_50_K9.1.sm_75.ptx:141) bar.sync 0;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x300 (HybridSort_L1D_50_K9.1.sm_75.ptx:142) @%p1 bra $L__BB0_11;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x378 (HybridSort_L1D_50_K9.1.sm_75.ptx:162) ret;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x370 (HybridSort_L1D_50_K9.1.sm_75.ptx:159) @%p17 bra $L__BB0_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x378 (HybridSort_L1D_50_K9.1.sm_75.ptx:162) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z11bucketcountPfPiPji
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z11bucketcountPfPiPji'.
GPGPU-Sim PTX: pushing kernel '_Z11bucketcountPfPiPji' to stream 0, gridDim= (1024,1,1) blockDim = (32,1,1) 
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z11bucketcountPfPiPji'
GPGPU-Sim uArch: CTA/core = 16, limited by: shmem cta_limit
GPGPU-Sim: Reconfigure L1 cache to 32KB
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z11bucketcountPfPiPji'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z11bucketcountPfPiPji'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z11bucketcountPfPiPji'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z11bucketcountPfPiPji'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z11bucketcountPfPiPji'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z11bucketcountPfPiPji'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z11bucketcountPfPiPji'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z11bucketcountPfPiPji'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z11bucketcountPfPiPji'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z11bucketcountPfPiPji'
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z11bucketcountPfPiPji'
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z11bucketcountPfPiPji'
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z11bucketcountPfPiPji'
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z11bucketcountPfPiPji'
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z11bucketcountPfPiPji'
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z11bucketcountPfPiPji'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z11bucketcountPfPiPji'
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z11bucketcountPfPiPji'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z11bucketcountPfPiPji'
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z11bucketcountPfPiPji'
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z11bucketcountPfPiPji'
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z11bucketcountPfPiPji'
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z11bucketcountPfPiPji'
GPGPU-Sim uArch: Shader 28 bind to kernel 2 '_Z11bucketcountPfPiPji'
GPGPU-Sim uArch: Shader 29 bind to kernel 2 '_Z11bucketcountPfPiPji'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z11bucketcountPfPiPji'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z11bucketcountPfPiPji'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z11bucketcountPfPiPji'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z11bucketcountPfPiPji'
Simulation cycle for kernel 1 is = 10000
Simulation cycle for kernel 1 is = 15000
Simulation cycle for kernel 1 is = 20000
Simulation cycle for kernel 1 is = 25000
Simulation cycle for kernel 1 is = 30000
Simulation cycle for kernel 1 is = 35000
Simulation cycle for kernel 1 is = 40000
Simulation cycle for kernel 1 is = 45000
Simulation cycle for kernel 1 is = 50000
Simulation cycle for kernel 1 is = 55000
Simulation cycle for kernel 1 is = 60000
Simulation cycle for kernel 1 is = 65000
Simulation cycle for kernel 1 is = 70000
Simulation cycle for kernel 1 is = 75000
Simulation cycle for kernel 1 is = 80000
Simulation cycle for kernel 1 is = 85000
Simulation cycle for kernel 1 is = 90000
Simulation cycle for kernel 1 is = 95000
Simulation cycle for kernel 1 is = 100000
Simulation cycle for kernel 1 is = 105000
Simulation cycle for kernel 1 is = 110000
Simulation cycle for kernel 1 is = 115000
Simulation cycle for kernel 1 is = 120000
Simulation cycle for kernel 1 is = 125000
Simulation cycle for kernel 1 is = 130000
Simulation cycle for kernel 1 is = 135000
Simulation cycle for kernel 1 is = 140000
Simulation cycle for kernel 1 is = 145000
Simulation cycle for kernel 1 is = 150000
Simulation cycle for kernel 1 is = 155000
Simulation cycle for kernel 1 is = 160000
Simulation cycle for kernel 1 is = 165000
Simulation cycle for kernel 1 is = 170000
Simulation cycle for kernel 1 is = 175000
Simulation cycle for kernel 1 is = 180000
Simulation cycle for kernel 1 is = 185000
Simulation cycle for kernel 1 is = 190000
Simulation cycle for kernel 1 is = 195000
Simulation cycle for kernel 1 is = 200000
Simulation cycle for kernel 1 is = 205000
Simulation cycle for kernel 1 is = 210000
Simulation cycle for kernel 1 is = 215000
Simulation cycle for kernel 1 is = 220000
Simulation cycle for kernel 1 is = 225000
Simulation cycle for kernel 1 is = 230000
Simulation cycle for kernel 1 is = 235000
Simulation cycle for kernel 1 is = 240000
Simulation cycle for kernel 1 is = 245000
Simulation cycle for kernel 1 is = 250000
Simulation cycle for kernel 1 is = 255000
Simulation cycle for kernel 1 is = 260000
Simulation cycle for kernel 1 is = 265000
Simulation cycle for kernel 1 is = 270000
Simulation cycle for kernel 1 is = 275000
Simulation cycle for kernel 1 is = 280000
Simulation cycle for kernel 1 is = 285000
Simulation cycle for kernel 1 is = 290000
Simulation cycle for kernel 1 is = 295000
Simulation cycle for kernel 1 is = 300000
Simulation cycle for kernel 1 is = 305000
Simulation cycle for kernel 1 is = 310000
Simulation cycle for kernel 1 is = 315000
Simulation cycle for kernel 1 is = 320000
Simulation cycle for kernel 1 is = 325000
Simulation cycle for kernel 1 is = 330000
Simulation cycle for kernel 1 is = 335000
Simulation cycle for kernel 1 is = 340000
Simulation cycle for kernel 1 is = 345000
Simulation cycle for kernel 1 is = 350000
Simulation cycle for kernel 1 is = 355000
Simulation cycle for kernel 1 is = 360000
Simulation cycle for kernel 1 is = 365000
Simulation cycle for kernel 1 is = 370000
Simulation cycle for kernel 1 is = 375000
Simulation cycle for kernel 1 is = 380000
Simulation cycle for kernel 1 is = 385000
Simulation cycle for kernel 1 is = 390000
Simulation cycle for kernel 1 is = 395000
Simulation cycle for kernel 1 is = 400000
Simulation cycle for kernel 1 is = 405000
Simulation cycle for kernel 1 is = 410000
Simulation cycle for kernel 1 is = 415000
Simulation cycle for kernel 1 is = 420000
Simulation cycle for kernel 1 is = 425000
Simulation cycle for kernel 1 is = 430000
Simulation cycle for kernel 1 is = 435000
Simulation cycle for kernel 1 is = 440000
Simulation cycle for kernel 1 is = 445000
Simulation cycle for kernel 1 is = 450000
Simulation cycle for kernel 1 is = 455000
Simulation cycle for kernel 1 is = 460000
Simulation cycle for kernel 1 is = 465000
Simulation cycle for kernel 1 is = 470000
Simulation cycle for kernel 1 is = 475000
Simulation cycle for kernel 1 is = 480000
Simulation cycle for kernel 1 is = 485000
Simulation cycle for kernel 1 is = 490000
Simulation cycle for kernel 1 is = 495000
Simulation cycle for kernel 1 is = 500000
Simulation cycle for kernel 1 is = 505000
Simulation cycle for kernel 1 is = 510000
Simulation cycle for kernel 1 is = 515000
Simulation cycle for kernel 1 is = 520000
Simulation cycle for kernel 1 is = 525000
Simulation cycle for kernel 1 is = 530000
Simulation cycle for kernel 1 is = 535000
Simulation cycle for kernel 1 is = 540000
Simulation cycle for kernel 1 is = 545000
Simulation cycle for kernel 1 is = 550000
Simulation cycle for kernel 1 is = 555000
Simulation cycle for kernel 1 is = 560000
Simulation cycle for kernel 1 is = 565000
Simulation cycle for kernel 1 is = 570000
Simulation cycle for kernel 1 is = 575000
Simulation cycle for kernel 1 is = 580000
Simulation cycle for kernel 1 is = 585000
Simulation cycle for kernel 1 is = 590000
Simulation cycle for kernel 1 is = 595000
Simulation cycle for kernel 1 is = 600000
Simulation cycle for kernel 1 is = 605000
Simulation cycle for kernel 1 is = 610000
Simulation cycle for kernel 1 is = 615000
Simulation cycle for kernel 1 is = 620000
Simulation cycle for kernel 1 is = 625000
Simulation cycle for kernel 1 is = 630000
Simulation cycle for kernel 1 is = 635000
Simulation cycle for kernel 1 is = 640000
Simulation cycle for kernel 1 is = 645000
Simulation cycle for kernel 1 is = 650000
Simulation cycle for kernel 1 is = 655000
Simulation cycle for kernel 1 is = 660000
Simulation cycle for kernel 1 is = 665000
Simulation cycle for kernel 1 is = 670000
Simulation cycle for kernel 1 is = 675000
Simulation cycle for kernel 1 is = 680000
Simulation cycle for kernel 1 is = 685000
Simulation cycle for kernel 1 is = 690000
Simulation cycle for kernel 1 is = 695000
Simulation cycle for kernel 1 is = 700000
Simulation cycle for kernel 1 is = 705000
Simulation cycle for kernel 1 is = 710000
Simulation cycle for kernel 1 is = 715000
Simulation cycle for kernel 1 is = 720000
Simulation cycle for kernel 1 is = 725000
Simulation cycle for kernel 1 is = 730000
Simulation cycle for kernel 1 is = 735000
Simulation cycle for kernel 1 is = 740000
Simulation cycle for kernel 1 is = 745000
Simulation cycle for kernel 1 is = 750000
Simulation cycle for kernel 1 is = 755000
Simulation cycle for kernel 1 is = 760000
Simulation cycle for kernel 1 is = 765000
Simulation cycle for kernel 1 is = 770000
Simulation cycle for kernel 1 is = 775000
Simulation cycle for kernel 1 is = 780000
Simulation cycle for kernel 1 is = 785000
Simulation cycle for kernel 1 is = 790000
Simulation cycle for kernel 1 is = 795000
Simulation cycle for kernel 1 is = 800000
Simulation cycle for kernel 1 is = 805000
Simulation cycle for kernel 1 is = 810000
Simulation cycle for kernel 1 is = 815000
Simulation cycle for kernel 1 is = 820000
Simulation cycle for kernel 1 is = 825000
Simulation cycle for kernel 1 is = 830000
Simulation cycle for kernel 1 is = 835000
Simulation cycle for kernel 1 is = 840000
Simulation cycle for kernel 1 is = 845000
Simulation cycle for kernel 1 is = 850000
Simulation cycle for kernel 1 is = 855000
Simulation cycle for kernel 1 is = 860000
Simulation cycle for kernel 1 is = 865000
Simulation cycle for kernel 1 is = 870000
Simulation cycle for kernel 1 is = 875000
Simulation cycle for kernel 1 is = 880000
Simulation cycle for kernel 1 is = 885000
Simulation cycle for kernel 1 is = 890000
Simulation cycle for kernel 1 is = 895000
Simulation cycle for kernel 1 is = 900000
Simulation cycle for kernel 1 is = 905000
Simulation cycle for kernel 1 is = 910000
Simulation cycle for kernel 1 is = 915000
Simulation cycle for kernel 1 is = 920000
Simulation cycle for kernel 1 is = 925000
Simulation cycle for kernel 1 is = 930000
Simulation cycle for kernel 1 is = 935000
Simulation cycle for kernel 1 is = 940000
Simulation cycle for kernel 1 is = 945000
Simulation cycle for kernel 1 is = 950000
Simulation cycle for kernel 1 is = 955000
Simulation cycle for kernel 1 is = 960000
Simulation cycle for kernel 1 is = 965000
Simulation cycle for kernel 1 is = 970000
Simulation cycle for kernel 1 is = 975000
Simulation cycle for kernel 1 is = 980000
Simulation cycle for kernel 1 is = 985000
Simulation cycle for kernel 1 is = 990000
Simulation cycle for kernel 1 is = 995000
Simulation cycle for kernel 1 is = 1000000
Simulation cycle for kernel 1 is = 1005000
Simulation cycle for kernel 1 is = 1010000
Simulation cycle for kernel 1 is = 1015000
Simulation cycle for kernel 1 is = 1020000
Simulation cycle for kernel 1 is = 1025000
Simulation cycle for kernel 1 is = 1030000
Simulation cycle for kernel 1 is = 1035000
Simulation cycle for kernel 1 is = 1040000
Simulation cycle for kernel 1 is = 1045000
Simulation cycle for kernel 1 is = 1050000
Simulation cycle for kernel 1 is = 1055000
Simulation cycle for kernel 1 is = 1060000
Simulation cycle for kernel 1 is = 1065000
Simulation cycle for kernel 1 is = 1070000
Simulation cycle for kernel 1 is = 1075000
Simulation cycle for kernel 1 is = 1080000
Simulation cycle for kernel 1 is = 1085000
Simulation cycle for kernel 1 is = 1090000
Simulation cycle for kernel 1 is = 1095000
Simulation cycle for kernel 1 is = 1100000
Simulation cycle for kernel 1 is = 1105000
Simulation cycle for kernel 1 is = 1110000
Simulation cycle for kernel 1 is = 1115000
Simulation cycle for kernel 1 is = 1120000
Simulation cycle for kernel 1 is = 1125000
Simulation cycle for kernel 1 is = 1130000
Simulation cycle for kernel 1 is = 1135000
Simulation cycle for kernel 1 is = 1140000
Simulation cycle for kernel 1 is = 1145000
Simulation cycle for kernel 1 is = 1150000
Simulation cycle for kernel 1 is = 1155000
Simulation cycle for kernel 1 is = 1160000
Simulation cycle for kernel 1 is = 1165000
Simulation cycle for kernel 1 is = 1170000
Simulation cycle for kernel 1 is = 1175000
Simulation cycle for kernel 1 is = 1180000
Simulation cycle for kernel 1 is = 1185000
Simulation cycle for kernel 1 is = 1190000
Simulation cycle for kernel 1 is = 1195000
Simulation cycle for kernel 1 is = 1200000
Simulation cycle for kernel 1 is = 1205000
Simulation cycle for kernel 1 is = 1210000
Simulation cycle for kernel 1 is = 1215000
Simulation cycle for kernel 1 is = 1220000
Simulation cycle for kernel 1 is = 1225000
Simulation cycle for kernel 1 is = 1230000
Simulation cycle for kernel 1 is = 1235000
Simulation cycle for kernel 1 is = 1240000
Simulation cycle for kernel 1 is = 1245000
Simulation cycle for kernel 1 is = 1250000
Simulation cycle for kernel 1 is = 1255000
Simulation cycle for kernel 1 is = 1260000
Simulation cycle for kernel 1 is = 1265000
Simulation cycle for kernel 1 is = 1270000
Simulation cycle for kernel 1 is = 1275000
Simulation cycle for kernel 1 is = 1280000
Simulation cycle for kernel 1 is = 1285000
Simulation cycle for kernel 1 is = 1290000
Simulation cycle for kernel 1 is = 1295000
Simulation cycle for kernel 1 is = 1300000
Simulation cycle for kernel 1 is = 1305000
Simulation cycle for kernel 1 is = 1310000
Simulation cycle for kernel 1 is = 1315000
Simulation cycle for kernel 1 is = 1320000
Simulation cycle for kernel 1 is = 1325000
Simulation cycle for kernel 1 is = 1330000
Simulation cycle for kernel 1 is = 1335000
Destroy streams for kernel 2: size 0
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd1fcd6ec8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd1fcd6ec0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd1fcd6ebc..

GPGPU-Sim PTX: cudaLaunch for 0x0x5595e01729ce (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z18bucketprefixoffsetPjS_i'...
GPGPU-Sim PTX: Finding dominators for '_Z18bucketprefixoffsetPjS_i'...
kernel_name = _Z11bucketcountPfPiPji 
kernel_launch_uid = 2 
gpu_sim_cycle = 1336354
gpu_sim_insn = 292731592
gpu_ipc =     219.0524
gpu_tot_sim_cycle = 1785221
gpu_tot_sim_insn = 388305984
gpu_tot_ipc =     217.5114
gpu_tot_issued_cta = 1088
gpu_occupancy = 45.2260% 
gpu_tot_occupancy = 38.7870% 
max_total_param_size = 0
gpu_stall_dramfull = 342
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.8835
partiton_level_parallism_total  =       0.9596
partiton_level_parallism_util =       1.5915
partiton_level_parallism_util_total  =       1.6213
L2_BW  =      38.6834 GB/Sec
L2_BW_total  =      41.9855 GB/Sec
gpu_total_sim_rate=29379

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 64896, Miss = 64896, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 19
	L1D_cache_core[1]: Access = 67200, Miss = 67200, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 79
	L1D_cache_core[2]: Access = 64896, Miss = 64896, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28
	L1D_cache_core[3]: Access = 67200, Miss = 67200, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 46
	L1D_cache_core[4]: Access = 56712, Miss = 56712, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 69
	L1D_cache_core[5]: Access = 56712, Miss = 56712, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[6]: Access = 54408, Miss = 54408, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 30
	L1D_cache_core[7]: Access = 56712, Miss = 56712, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 56
	L1D_cache_core[8]: Access = 54408, Miss = 54408, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 69
	L1D_cache_core[9]: Access = 55560, Miss = 55560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 65
	L1D_cache_core[10]: Access = 53256, Miss = 53256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 61
	L1D_cache_core[11]: Access = 55560, Miss = 55560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 33
	L1D_cache_core[12]: Access = 54404, Miss = 54404, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 30
	L1D_cache_core[13]: Access = 56700, Miss = 56700, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28
	L1D_cache_core[14]: Access = 55548, Miss = 55548, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 42
	L1D_cache_core[15]: Access = 56700, Miss = 56700, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16
	L1D_cache_core[16]: Access = 54396, Miss = 54396, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 61
	L1D_cache_core[17]: Access = 55548, Miss = 55548, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 92
	L1D_cache_core[18]: Access = 55548, Miss = 55548, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[19]: Access = 56700, Miss = 56700, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 36
	L1D_cache_core[20]: Access = 54396, Miss = 54396, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 30
	L1D_cache_core[21]: Access = 55548, Miss = 55548, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 47
	L1D_cache_core[22]: Access = 56700, Miss = 56700, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 19
	L1D_cache_core[23]: Access = 53244, Miss = 53244, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 48
	L1D_cache_core[24]: Access = 54396, Miss = 54396, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[25]: Access = 55548, Miss = 55548, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 53
	L1D_cache_core[26]: Access = 55548, Miss = 55548, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 54
	L1D_cache_core[27]: Access = 56700, Miss = 56700, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 47
	L1D_cache_core[28]: Access = 54396, Miss = 54396, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[29]: Access = 54396, Miss = 54396, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 36
	L1D_total_cache_accesses = 1703936
	L1D_total_cache_misses = 1703936
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 1207
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.020
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 17164336
	L1T_total_cache_misses = 960
	L1T_total_cache_miss_rate = 0.0001
	L1T_total_cache_pending_hits = 17163376
	L1T_total_cache_reservation_fails = 0
GPGPU-Sim PTX: Finding immediate dominators for '_Z18bucketprefixoffsetPjS_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z18bucketprefixoffsetPjS_i'...

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 262144
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 871
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 786432
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 17163376
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 960
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 163840
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 336
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 491520
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1048576
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][TOTAL_ACCESS] = 17164336
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 655360

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 871
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 336
ctas_completed 1088, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
37343, 37231, 46747, 37375, 37111, 46491, 37080, 37024, 46652, 18928, 18928, 18848, 18920, 18928, 18936, 18816, 
gpgpu_n_tot_thrd_icount = 422162176
gpgpu_n_tot_w_icount = 13192568
gpgpu_n_stall_shd_mem = 17778566
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1056768
gpgpu_n_mem_write_global = 655360
gpgpu_n_mem_texture = 960
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 8454144
gpgpu_n_store_insn = 5242880
gpgpu_n_shmem_insn = 28035992
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 41943040
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 161792
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 1918806
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 6144
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:31316	W0_Idle:8830833	W0_Scoreboard:186162103	W1:651744	W2:146552	W3:19824	W4:2008	W5:80	W6:8	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:12372352
single_issue_nums: WS0:3608381	WS1:3537094	WS2:3108774	WS3:2938319	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 8388608 {8:1048576,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 26214400 {40:655360,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 327680 {40:8192,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 7680 {8:960,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 41943040 {40:1048576,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 5242880 {8:655360,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 327680 {40:8192,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 153600 {40:3840,}
GPGPU-Sim PTX: Finding immediate postdominators for '_Z18bucketprefixoffsetPjS_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z18bucketprefixoffsetPjS_i'...
GPGPU-Sim PTX: reconvergence points for _Z18bucketprefixoffsetPjS_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x3e0 (HybridSort_L1D_50_K9.1.sm_75.ptx:189) @%p1 bra $L__BB1_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x540 (HybridSort_L1D_50_K9.1.sm_75.ptx:245) cvta.to.global.u64 %rd12, %rd8;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x430 (HybridSort_L1D_50_K9.1.sm_75.ptx:200) @%p2 bra $L__BB1_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4e8 (HybridSort_L1D_50_K9.1.sm_75.ptx:228) setp.eq.s32 %p4, %r49, 0;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x4e0 (HybridSort_L1D_50_K9.1.sm_75.ptx:225) @%p3 bra $L__BB1_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4e8 (HybridSort_L1D_50_K9.1.sm_75.ptx:228) setp.eq.s32 %p4, %r49, 0;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x4f0 (HybridSort_L1D_50_K9.1.sm_75.ptx:229) @%p4 bra $L__BB1_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x540 (HybridSort_L1D_50_K9.1.sm_75.ptx:245) cvta.to.global.u64 %rd12, %rd8;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x538 (HybridSort_L1D_50_K9.1.sm_75.ptx:242) @%p5 bra $L__BB1_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x540 (HybridSort_L1D_50_K9.1.sm_75.ptx:245) cvta.to.global.u64 %rd12, %rd8;
GPGPU-Sim PTX: ... end of reconvergence points for _Z18bucketprefixoffsetPjS_i
maxmflatency = 760 
max_icnt2mem_latency = 175 
maxmrqlatency = 562 
max_icnt2sh_latency = 175 
averagemflatency = 307 
avg_icnt2mem_latency = 37 
avg_mrq_latency = 4 
avg_icnt2sh_latency = 2 
mrq_lat_table:771712 	168530 	43828 	26131 	156518 	25232 	3579 	501 	60 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	640851 	1074570 	547 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	7444 	1002 	445 	220 	1692979 	10571 	427 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	1682850 	25705 	4756 	1129 	512 	822 	194 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	33 	1738 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[8]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[9]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[10]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[11]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:     24430     28232     59054     68634     19069     19237     20440     20597     22990     21836     27019     27450     89180     91353     25460     25515 
dram[1]:     19984     26012     62191     62317     19030     27054     20243     21532     27558     22990     25047     26773     94994     93825     25297     25343 
dram[2]:     24591     22645     69667     61625     19273     19293     20942     20607     31327     25167     26869     26758     90052     95442     25478     25674 
dram[3]:     26212     20879     77119     67039     19222     19139     20438     20353     22990     27623     26661     27034     94674     98816     25559     25329 
dram[4]:     28417     25490     78152     77453     19108     21769     23320     22522     21641     21887     26014     26154     95014    103739     25379     25607 
dram[5]:     21994     27399     72996     75038     19259     21857     22093     23468     28343     21868     26420     27860     99642     95387     25567     25598 
dram[6]:     21845     18066     74675     77740     21769     19066     20582     20395     25757     22957     26632     26897    102374     96474     25649     25342 
dram[7]:     27225     24976     73367     77968     19411     19133     21474     24417     21964     21721     26566     27130     99170    102982     25685     25506 
dram[8]:     22112     23697     65826     59013     19344     19135     22554     21481     21790     21752     26854     26407    105980    100182     25637     25509 
dram[9]:     23098     22112     65538     62234     19423     23564     25666     23952     22568     24619     25929     26955    106786    104446     26040     26546 
dram[10]:     22984     26129     61489     70547     19025     19169     22451     20800     21656     22645     25427     27785    100216    109041     25551     26785 
dram[11]:     21690     21714     62910     62504     23564     18983     20409     21989     22060     21870     25735     27697    103096    105569     25422     25374 
average row accesses per activate:
dram[0]: 10.412061 11.069395  8.397607  8.793872  6.732124  6.901532  8.198675  8.342319  8.177232  7.832714  8.306971  8.075620  8.220727  8.277778  6.947250  6.763935 
dram[1]: 11.262681 11.491682  8.929278  9.340237  7.233945  7.095613  9.051169  8.364865  8.041985  8.372186  8.444141  8.329301  7.892765  8.137151  6.689730  6.860311 
dram[2]: 11.354014 11.326047  9.204082  9.152174  7.024499  7.317865  8.208222  8.622562  8.350066  7.901250  7.830594  8.076923  8.245614  8.189008  6.777656  6.604055 
dram[3]: 11.286752 10.776430  9.286765  8.555555  6.970166  6.696391  8.718309  8.410326  8.041985  7.960957  8.227092  8.099346  8.345629  7.561881  6.486373  7.047836 
dram[4]: 11.516791 11.804972  9.351111  8.991453  7.011111  6.995565  8.420408  8.730606  8.381963  8.241199  8.696630  8.275401  7.811944  8.109499  6.274848  6.793633 
dram[5]: 11.992233 11.475837  9.255132  8.904090  7.011111  7.252873  8.729196  8.607789  8.304862  7.949686  8.467853  8.179657  8.068241  8.284367  6.858093  6.423676 
dram[6]: 11.825670 11.251366  8.991453  9.389881  7.018910  7.058166  8.816239  8.572022  8.052229  7.823020  8.401628  8.154150  7.941861  8.036601  6.704226  6.540169 
dram[7]: 11.780535 11.375690  9.320532  8.912430  6.941694  7.058166  9.062958  8.466484  8.293963  8.165375  8.073011  8.586685  8.341927  8.308108  6.333674  6.268490 
dram[8]: 12.546748 12.294821  8.829370  8.841737  6.960309  6.975691  7.821832  8.367785  7.923559  7.972257  8.281672  8.306757  8.273216  8.035295  7.409581  6.836464 
dram[9]: 11.709678 12.864583  9.020000  9.004279  7.349243  6.914567  8.106632  8.201316  7.913642  7.892634  9.024963  8.644163  8.273216  8.490332  7.103330  7.339264 
dram[10]: 11.538318 12.576375  9.434978  8.609822  7.141403  6.737460  7.982074  8.388964  7.664242  8.221066  8.855907  8.455296  8.003906  8.217915  6.836464  7.030682 
dram[11]: 12.348000 11.266423  9.408346  9.199708  7.190205  7.596871  8.379032  8.002567  8.072797  8.146907  8.406293  8.443682  8.068241  8.066929  6.951685  6.680346 
average row locality = 1196094/145372 = 8.227816
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      5504      5504      5504      5504      5504      5504      5504      5504      5504      5504      5424      5424      5384      5384      5376      5376 
dram[1]:      5504      5504      5504      5504      5504      5504      5504      5504      5504      5504      5424      5424      5384      5384      5376      5376 
dram[2]:      5504      5504      5504      5504      5504      5504      5504      5504      5504      5504      5424      5424      5384      5384      5376      5376 
dram[3]:      5504      5504      5504      5504      5504      5504      5504      5504      5504      5504      5424      5424      5384      5384      5376      5376 
dram[4]:      5504      5504      5504      5504      5504      5504      5504      5504      5504      5504      5416      5416      5380      5380      5376      5376 
dram[5]:      5504      5504      5504      5504      5504      5504      5504      5504      5504      5504      5416      5416      5380      5380      5376      5376 
dram[6]:      5504      5504      5504      5504      5504      5504      5504      5504      5504      5504      5416      5416      5380      5380      5376      5376 
dram[7]:      5504      5504      5504      5504      5504      5504      5504      5504      5504      5504      5416      5416      5380      5380      5376      5376 
dram[8]:      5504      5504      5504      5504      5504      5504      5504      5504      5504      5504      5416      5416      5380      5380      5376      5376 
dram[9]:      5504      5504      5504      5504      5504      5504      5504      5504      5504      5504      5416      5416      5380      5380      5376      5376 
dram[10]:      5504      5504      5504      5504      5504      5504      5504      5504      5504      5504      5416      5416      5380      5380      5376      5376 
dram[11]:      5504      5504      5504      5504      5504      5504      5504      5504      5504      5504      5416      5416      5380      5380      5376      5376 
total dram reads = 1048704
bank skew: 5504/5376 = 1.02
chip skew: 87408/87384 = 1.00
number of total write accesses:
dram[0]:      2848      2868      3244      3240      3216      3216      2744      2744      3268      3268      3092      3080      2896      2900      3256      3252 
dram[1]:      2852      2852      3236      3240      3216      3216      2748      2744      3268      3268      3096      3092      2900      2908      3248      3248 
dram[2]:      2872      2856      3240      3244      3216      3216      2740      2748      3268      3268      3080      3084      2904      2900      3248      3248 
dram[3]:      2860      2856      3244      3240      3216      3216      2744      2744      3268      3268      3084      3088      2900      2904      3248      3248 
dram[4]:      2676      2680      3232      3232      3224      3224      2740      2744      3264      3268      3104      3096      3072      3068      3244      3252 
dram[5]:      2688      2680      3232      3236      3224      3224      2740      2740      3264      3264      3096      3104      3072      3068      3240      3240 
dram[6]:      2676      2692      3232      3224      3224      3224      2740      2740      3268      3268      3104      3092      3068      3072      3248      3244 
dram[7]:      2676      2692      3224      3224      3224      3224      2744      2740      3264      3264      3104      3100      3072      3072      3248      3244 
dram[8]:      2676      2672      3236      3236      3236      3236      2920      2920      3276      3272      2916      2924      3068      3068      3244      3244 
dram[9]:      2668      2684      3240      3232      3236      3236      2920      2916      3276      3272      2920      2920      3068      3068      3244      3244 
dram[10]:      2676      2684      3232      3228      3236      3236      2920      2916      3276      3272      2920      2924      3068      3068      3244      3244 
dram[11]:      2680      2680      3236      3228      3236      3236      2920      2920      3268      3272      2916      2924      3072      3068      3244      3240 
total dram writes = 589560
bank skew: 3276/2668 = 1.23
chip skew: 49144/49112 = 1.00
average mf latency per bank:
dram[0]:        335       335       313       313       315       315       333       333       314       314       320       320       339       339       313       313
dram[1]:        335       334       313       313       315       315       332       333       314       314       319       320       339       339       313       314
dram[2]:        333       335       313       313       315       315       333       333       314       314       321       320       339       339       313       314
dram[3]:        335       333       313       314       315       315       333       333       314       314       320       320       340       341       313       313
dram[4]:        337       337       313       314       314       315       333       333       314       314       319       319       325       325       314       313
dram[5]:        337       337       313       313       314       314       333       333       314       314       319       319       325       325       314       313
dram[6]:        337       336       314       314       314       314       333       333       314       314       319       320       326       326       313       314
dram[7]:        337       337       313       314       314       314       333       333       314       314       319       319       325       326       313       314
dram[8]:        337       337       313       313       314       314       326       326       314       314       327       326       326       326       313       313
dram[9]:        337       336       313       313       314       314       326       326       314       314       326       326       326       326       313       313
dram[10]:        336       336       313       314       314       314       326       326       314       314       326       326       326       326       313       313
dram[11]:        336       337       313       314       314       314       325       326       314       313       326       326       326       326       313       313
maximum mf latency per bank:
dram[0]:        545       552       649       735       431       446       414       418       441       447       449       460       440       442       426       504
dram[1]:        529       517       648       578       436       431       445       431       427       434       568       668       412       424       451       434
dram[2]:        507       517       565       573       437       433       412       421       416       435       602       493       421       456       447       451
dram[3]:        528       571       710       619       464       428       437       579       467       435       487       442       430       434       434       425
dram[4]:        522       550       646       646       442       433       450       435       423       482       420       489       434       440       442       437
dram[5]:        555       542       663       601       467       452       435       421       430       432       469       481       419       421       454       440
dram[6]:        499       527       760       720       468       424       414       424       441       439       486       417       417       425       443       454
dram[7]:        502       578       593       584       433       434       434       420       446       433       511       469       437       422       432       493
dram[8]:        539       525       560       567       417       464       518       482       429       465       466       501       430       435       435       443
dram[9]:        549       497       547       581       478       433       500       430       442       519       407       585       429       441       460       421
dram[10]:        523       533       564       576       455       426       475       494       433       420       548       489       461       425       443       439
dram[11]:        535       530       642       597       420       424       435       423       426       416       419       448       424       426       433       430

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=4578139 n_nop=4417148 n_act=12373 n_pre=12357 n_ref_event=4572360550251980812 n_req=99691 n_rd=87408 n_rd_L2_A=0 n_write=0 n_wr_bk=49132 bw_util=0.1193
n_activity=1576074 dram_eff=0.3465
bk0: 5504a 4506401i bk1: 5504a 4507897i bk2: 5504a 4494352i bk3: 5504a 4494301i bk4: 5504a 4487838i bk5: 5504a 4486893i bk6: 5504a 4498074i bk7: 5504a 4499161i bk8: 5504a 4493600i bk9: 5504a 4490925i bk10: 5424a 4496696i bk11: 5424a 4496806i bk12: 5384a 4497494i bk13: 5384a 4498213i bk14: 5376a 4489166i bk15: 5376a 4486745i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.876047
Row_Buffer_Locality_read = 0.950142
Row_Buffer_Locality_write = 0.348775
Bank_Level_Parallism = 1.337947
Bank_Level_Parallism_Col = 1.321095
Bank_Level_Parallism_Ready = 1.038601
write_to_read_ratio_blp_rw_average = 0.447580
GrpLevelPara = 1.165372 

BW Util details:
bwutil = 0.119297 
total_CMD = 4578139 
util_bw = 546160 
Wasted_Col = 408929 
Wasted_Row = 182465 
Idle = 3440585 

BW Util Bottlenecks: 
RCDc_limit = 91876 
RCDWRc_limit = 95698 
WTRc_limit = 39328 
RTWc_limit = 96158 
CCDLc_limit = 194171 
rwq = 0 
CCDLc_limit_alone = 180374 
WTRc_limit_alone = 36209 
RTWc_limit_alone = 85480 

Commands details: 
total_CMD = 4578139 
n_nop = 4417148 
Read = 87408 
Write = 0 
L2_Alloc = 0 
L2_WB = 49132 
n_act = 12373 
n_pre = 12357 
n_ref = 4572360550251980812 
n_req = 99691 
total_req = 136540 

Dual Bus Interface Util: 
issued_total_row = 24730 
issued_total_col = 136540 
Row_Bus_Util =  0.005402 
CoL_Bus_Util = 0.029824 
Either_Row_CoL_Bus_Util = 0.035165 
Issued_on_Two_Bus_Simul_Util = 0.000061 
issued_two_Eff = 0.001733 
queue_avg = 0.271256 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.271256
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=4578139 n_nop=4417726 n_act=12048 n_pre=12032 n_ref_event=0 n_req=99691 n_rd=87408 n_rd_L2_A=0 n_write=0 n_wr_bk=49132 bw_util=0.1193
n_activity=1570532 dram_eff=0.3478
bk0: 5504a 4507657i bk1: 5504a 4508488i bk2: 5504a 4494947i bk3: 5504a 4495888i bk4: 5504a 4490024i bk5: 5504a 4488656i bk6: 5504a 4501846i bk7: 5504a 4498932i bk8: 5504a 4491973i bk9: 5504a 4493202i bk10: 5424a 4499612i bk11: 5424a 4497791i bk12: 5384a 4498136i bk13: 5384a 4498349i bk14: 5376a 4485641i bk15: 5376a 4487596i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.879307
Row_Buffer_Locality_read = 0.952579
Row_Buffer_Locality_write = 0.357893
Bank_Level_Parallism = 1.335394
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.041019
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.119297 
total_CMD = 4578139 
util_bw = 546160 
Wasted_Col = 403986 
Wasted_Row = 179946 
Idle = 3448047 

BW Util Bottlenecks: 
RCDc_limit = 87357 
RCDWRc_limit = 94909 
WTRc_limit = 38915 
RTWc_limit = 94316 
CCDLc_limit = 194562 
rwq = 0 
CCDLc_limit_alone = 180955 
WTRc_limit_alone = 35702 
RTWc_limit_alone = 83922 

Commands details: 
total_CMD = 4578139 
n_nop = 4417726 
Read = 87408 
Write = 0 
L2_Alloc = 0 
L2_WB = 49132 
n_act = 12048 
n_pre = 12032 
n_ref = 0 
n_req = 99691 
total_req = 136540 

Dual Bus Interface Util: 
issued_total_row = 24080 
issued_total_col = 136540 
Row_Bus_Util =  0.005260 
CoL_Bus_Util = 0.029824 
Either_Row_CoL_Bus_Util = 0.035039 
Issued_on_Two_Bus_Simul_Util = 0.000045 
issued_two_Eff = 0.001290 
queue_avg = 0.264944 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.264944
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=4578139 n_nop=4417511 n_act=12173 n_pre=12157 n_ref_event=0 n_req=99691 n_rd=87408 n_rd_L2_A=0 n_write=0 n_wr_bk=49132 bw_util=0.1193
n_activity=1572768 dram_eff=0.3473
bk0: 5504a 4507605i bk1: 5504a 4507611i bk2: 5504a 4496547i bk3: 5504a 4495159i bk4: 5504a 4489732i bk5: 5504a 4489382i bk6: 5504a 4499943i bk7: 5504a 4499501i bk8: 5504a 4491796i bk9: 5504a 4491455i bk10: 5424a 4495082i bk11: 5424a 4497224i bk12: 5384a 4498989i bk13: 5384a 4497409i bk14: 5376a 4487604i bk15: 5376a 4484838i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.878053
Row_Buffer_Locality_read = 0.951377
Row_Buffer_Locality_write = 0.356265
Bank_Level_Parallism = 1.338164
Bank_Level_Parallism_Col = 1.233612
Bank_Level_Parallism_Ready = 1.041147
write_to_read_ratio_blp_rw_average = 0.449535
GrpLevelPara = 1.163970 

BW Util details:
bwutil = 0.119297 
total_CMD = 4578139 
util_bw = 546160 
Wasted_Col = 407396 
Wasted_Row = 180371 
Idle = 3444212 

BW Util Bottlenecks: 
RCDc_limit = 90345 
RCDWRc_limit = 94887 
WTRc_limit = 38461 
RTWc_limit = 96267 
CCDLc_limit = 195598 
rwq = 0 
CCDLc_limit_alone = 181651 
WTRc_limit_alone = 35458 
RTWc_limit_alone = 85323 

Commands details: 
total_CMD = 4578139 
n_nop = 4417511 
Read = 87408 
Write = 0 
L2_Alloc = 0 
L2_WB = 49132 
n_act = 12173 
n_pre = 12157 
n_ref = 0 
n_req = 99691 
total_req = 136540 

Dual Bus Interface Util: 
issued_total_row = 24330 
issued_total_col = 136540 
Row_Bus_Util =  0.005314 
CoL_Bus_Util = 0.029824 
Either_Row_CoL_Bus_Util = 0.035086 
Issued_on_Two_Bus_Simul_Util = 0.000053 
issued_two_Eff = 0.001507 
queue_avg = 0.268001 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.268001
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=4578139 n_nop=4417218 n_act=12325 n_pre=12309 n_ref_event=0 n_req=99690 n_rd=87408 n_rd_L2_A=0 n_write=0 n_wr_bk=49128 bw_util=0.1193
n_activity=1580140 dram_eff=0.3456
bk0: 5504a 4507510i bk1: 5504a 4505628i bk2: 5504a 4496076i bk3: 5504a 4493831i bk4: 5504a 4488158i bk5: 5504a 4488218i bk6: 5504a 4499998i bk7: 5504a 4498623i bk8: 5504a 4493028i bk9: 5504a 4491291i bk10: 5424a 4497613i bk11: 5424a 4496929i bk12: 5384a 4499410i bk13: 5384a 4496170i bk14: 5376a 4485999i bk15: 5376a 4489062i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.876527
Row_Buffer_Locality_read = 0.950634
Row_Buffer_Locality_write = 0.349129
Bank_Level_Parallism = 1.336725
Bank_Level_Parallism_Col = 1.232580
Bank_Level_Parallism_Ready = 1.042476
write_to_read_ratio_blp_rw_average = 0.448472
GrpLevelPara = 1.164154 

BW Util details:
bwutil = 0.119294 
total_CMD = 4578139 
util_bw = 546144 
Wasted_Col = 407699 
Wasted_Row = 183136 
Idle = 3441160 

BW Util Bottlenecks: 
RCDc_limit = 91230 
RCDWRc_limit = 96693 
WTRc_limit = 38544 
RTWc_limit = 94990 
CCDLc_limit = 194772 
rwq = 0 
CCDLc_limit_alone = 180887 
WTRc_limit_alone = 35435 
RTWc_limit_alone = 84214 

Commands details: 
total_CMD = 4578139 
n_nop = 4417218 
Read = 87408 
Write = 0 
L2_Alloc = 0 
L2_WB = 49128 
n_act = 12325 
n_pre = 12309 
n_ref = 0 
n_req = 99690 
total_req = 136536 

Dual Bus Interface Util: 
issued_total_row = 24634 
issued_total_col = 136536 
Row_Bus_Util =  0.005381 
CoL_Bus_Util = 0.029823 
Either_Row_CoL_Bus_Util = 0.035150 
Issued_on_Two_Bus_Simul_Util = 0.000054 
issued_two_Eff = 0.001547 
queue_avg = 0.270111 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.270111
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=4578139 n_nop=4417639 n_act=12121 n_pre=12105 n_ref_event=0 n_req=99664 n_rd=87384 n_rd_L2_A=0 n_write=0 n_wr_bk=49120 bw_util=0.1193
n_activity=1576432 dram_eff=0.3464
bk0: 5504a 4509826i bk1: 5504a 4510391i bk2: 5504a 4496781i bk3: 5504a 4494943i bk4: 5504a 4488557i bk5: 5504a 4487724i bk6: 5504a 4498438i bk7: 5504a 4500604i bk8: 5504a 4495288i bk9: 5504a 4493404i bk10: 5416a 4500288i bk11: 5416a 4497196i bk12: 5380a 4495056i bk13: 5380a 4496372i bk14: 5376a 4483955i bk15: 5376a 4486380i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.878542
Row_Buffer_Locality_read = 0.951158
Row_Buffer_Locality_write = 0.361808
Bank_Level_Parallism = 1.331846
Bank_Level_Parallism_Col = 1.229402
Bank_Level_Parallism_Ready = 1.039260
write_to_read_ratio_blp_rw_average = 0.448673
GrpLevelPara = 1.160605 

BW Util details:
bwutil = 0.119266 
total_CMD = 4578139 
util_bw = 546016 
Wasted_Col = 407836 
Wasted_Row = 182092 
Idle = 3442195 

BW Util Bottlenecks: 
RCDc_limit = 89867 
RCDWRc_limit = 94369 
WTRc_limit = 39032 
RTWc_limit = 96249 
CCDLc_limit = 196326 
rwq = 0 
CCDLc_limit_alone = 182025 
WTRc_limit_alone = 35942 
RTWc_limit_alone = 85038 

Commands details: 
total_CMD = 4578139 
n_nop = 4417639 
Read = 87384 
Write = 0 
L2_Alloc = 0 
L2_WB = 49120 
n_act = 12121 
n_pre = 12105 
n_ref = 0 
n_req = 99664 
total_req = 136504 

Dual Bus Interface Util: 
issued_total_row = 24226 
issued_total_col = 136504 
Row_Bus_Util =  0.005292 
CoL_Bus_Util = 0.029816 
Either_Row_CoL_Bus_Util = 0.035058 
Issued_on_Two_Bus_Simul_Util = 0.000050 
issued_two_Eff = 0.001433 
queue_avg = 0.266146 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.266146
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=4578139 n_nop=4417743 n_act=12071 n_pre=12055 n_ref_event=0 n_req=99662 n_rd=87384 n_rd_L2_A=0 n_write=0 n_wr_bk=49112 bw_util=0.1193
n_activity=1580037 dram_eff=0.3456
bk0: 5504a 4510253i bk1: 5504a 4510133i bk2: 5504a 4497359i bk3: 5504a 4495896i bk4: 5504a 4488837i bk5: 5504a 4491270i bk6: 5504a 4499854i bk7: 5504a 4499848i bk8: 5504a 4494425i bk9: 5504a 4493884i bk10: 5416a 4498852i bk11: 5416a 4496438i bk12: 5380a 4497903i bk13: 5380a 4496947i bk14: 5376a 4488186i bk15: 5376a 4484796i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.879041
Row_Buffer_Locality_read = 0.952028GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z18bucketprefixoffsetPjS_i'.

Row_Buffer_Locality_write = 0.359586
Bank_Level_Parallism = 1.321546
Bank_Level_Parallism_Col = 1.224533
Bank_Level_Parallism_Ready = 1.040276
write_to_read_ratio_blp_rw_average = 0.451028
GrpLevelPara = 1.157093 

BW Util details:
bwutil = 0.119259 
total_CMD = 4578139 
util_bw = 545984 
Wasted_Col = 407002 
Wasted_Row = 183628 
Idle = 3441525 

BW Util Bottlenecks: 
RCDc_limit = 89355 
RCDWRc_limit = 95628 
WTRc_limit = 35754 
RTWc_limit = 95260 
CCDLc_limit = 194633 
rwq = 0 
CCDLc_limit_alone = 180822 
WTRc_limit_alone = 32673 
RTWc_limit_alone = 84530 

Commands details: 
total_CMD = 4578139 
n_nop = 4417743 
Read = 87384 
Write = 0 
L2_Alloc = 0 
L2_WB = 49112 
n_act = 12071 
n_pre = 12055 
n_ref = 0 
n_req = 99662 
total_req = 136496 

Dual Bus Interface Util: 
issued_total_row = 24126 
issued_total_col = 136496 
Row_Bus_Util =  0.005270 
CoL_Bus_Util = 0.029815 
Either_Row_CoL_Bus_Util = 0.035035 
Issued_on_Two_Bus_Simul_Util = 0.000049 
issued_two_Eff = 0.001409 
queue_avg = 0.255705 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.255705
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=4578139 n_nop=4417503 n_act=12175 n_pre=12159 n_ref_event=0 n_req=99663 n_rd=87384 n_rd_L2_A=0 n_write=0 n_wr_bk=49116 bw_util=0.1193
n_activity=1575637 dram_eff=0.3465
bk0: 5504a 4509711i bk1: 5504a 4508786i bk2: 5504a 4494993i bk3: 5504a 4497199i bk4: 5504a 4489626i bk5: 5504a 4488811i bk6: 5504a 4501376i bk7: 5504a 4500739i bk8: 5504a 4493738i bk9: 5504a 4491159i bk10: 5416a 4497376i bk11: 5416a 4496394i bk12: 5380a 4496904i bk13: 5380a 4495669i bk14: 5376a 4486623i bk15: 5376a 4485584i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.877999
Row_Buffer_Locality_read = 0.951604
Row_Buffer_Locality_write = 0.354182GPGPU-Sim PTX: pushing kernel '_Z18bucketprefixoffsetPjS_i' to stream 0, gridDim= (8,1,1) blockDim = (128,1,1) 

Bank_Level_Parallism = 1.330988
Bank_Level_Parallism_Col = 1.230100
Bank_Level_Parallism_Ready = 1.038163
write_to_read_ratio_blp_rw_average = 0.449183
GrpLevelPara = 1.162315 

BW Util details:
bwutil = 0.119262 
total_CMD = 4578139 
util_bw = 546000 
Wasted_Col = 407204 
Wasted_Row = 182927 
Idle = 3442008 

BW Util Bottlenecks: 
RCDc_limit = 89459 
RCDWRc_limit = 95866 
WTRc_limit = 38720 
RTWc_limit = 95968 
CCDLc_limit = 195012 
rwq = 0 
CCDLc_limit_alone = 180948 
WTRc_limit_alone = 35471 
RTWc_limit_alone = 85153 

Commands details: 
total_CMD = 4578139 
n_nop = 4417503 
Read = 87384 
Write = 0 
L2_Alloc = 0 
L2_WB = 49116 
n_act = 12175 
n_pre = 12159 
n_ref = 0 
n_req = 99663 
total_req = 136500 

Dual Bus Interface Util: 
issued_total_row = 24334 
issued_total_col = 136500 
Row_Bus_Util =  0.005315 
CoL_Bus_Util = 0.029816 
Either_Row_CoL_Bus_Util = 0.035088 
Issued_on_Two_Bus_Simul_Util = 0.000043 
issued_two_Eff = 0.001233 
queue_avg = 0.265524 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.265524
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=4578139 n_nop=4417592 n_act=12150 n_pre=12134 n_ref_event=0 n_req=99663 n_rd=87384 n_rd_L2_A=0 n_write=0 n_wr_bk=49116 bw_util=0.1193
n_activity=1582547 dram_eff=0.345
bk0: 5504a 4510361i bk1: 5504a 4510116i bk2: 5504a 4495653i bk3: 5504a 4495751i bk4: 5504a 4488247i bk5: 5504a 4488600i bk6: 5504a 4500917i bk7: 5504a 4501347i bk8: 5504a 4493492i bk9: 5504a 4491966i bk10: 5416a 4496327i bk11: 5416a 4500033i bk12: 5380a 4498541i bk13: 5380a 4497566i bk14: 5376a 4485630i bk15: 5376a 4483304i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.878250
Row_Buffer_Locality_read = 0.951250
Row_Buffer_Locality_write = 0.358743
Bank_Level_Parallism = 1.328516
Bank_Level_Parallism_Col = 1.228116
Bank_Level_Parallism_Ready = 1.041371
write_to_read_ratio_blp_rw_average = 0.447686
GrpLevelPara = 1.158284 

BW Util details:
bwutil = 0.119262 
total_CMD = 4578139 
util_bw = 546000 
Wasted_Col = 408904 
Wasted_Row = 181712 
Idle = 3441523 

BW Util Bottlenecks: 
RCDc_limit = 90158 
RCDWRc_limit = 95706 
WTRc_limit = 38568 
RTWc_limit = 94811 
CCDLc_limit = 196430 
rwq = 0 
CCDLc_limit_alone = 182461 
WTRc_limit_alone = 35287 
RTWc_limit_alone = 84123 

Commands details: 
total_CMD = 4578139 
n_nop = 4417592 
Read = 87384 
Write = 0 
L2_Alloc = 0 
L2_WB = 49116 
n_act = 12150 
n_pre = 12134 
n_ref = 0 
n_req = 99663 
total_req = 136500 

Dual Bus Interface Util: 
issued_total_row = 24284 
issued_total_col = 136500 
Row_Bus_Util =  0.005304 
CoL_Bus_Util = 0.029816 
Either_Row_CoL_Bus_Util = 0.035068 
Issued_on_Two_Bus_Simul_Util = 0.000052 
issued_two_Eff = 0.001476 
queue_avg = 0.264513 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.264513
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=4578139 n_nop=4417613 n_act=12114 n_pre=12098 n_ref_event=0 n_req=99670 n_rd=87384 n_rd_L2_A=0 n_write=0 n_wr_bk=49144 bw_util=0.1193
n_activity=1576421 dram_eff=0.3464
bk0: 5504a 4510712i bk1: 5504a 4512540i bk2: 5504a 4495848i bk3: 5504a 4494881i bk4: 5504a 4489878i bk5: 5504a 4488674i bk6: 5504a 4494873i bk7: 5504a 4495510i bk8: 5504a 4492032i bk9: 5504a 4492558i bk10: 5416a 4498324i bk11: 5416a 4498796i bk12: 5380a 4496250i bk13: 5380a 4495480i bk14: 5376a 4489728i bk15: 5376a 4486296i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.878619
Row_Buffer_Locality_read = 0.950906
Row_Buffer_Locality_write = 0.364480
Bank_Level_Parallism = 1.333813
Bank_Level_Parallism_Col = 1.233531
Bank_Level_Parallism_Ready = 1.043706
write_to_read_ratio_blp_rw_average = 0.450557
GrpLevelPara = 1.164369 

BW Util details:
bwutil = 0.119287 
total_CMD = 4578139 
util_bw = 546112 
Wasted_Col = 408744 
Wasted_Row = 180983 
Idle = 3442300 

BW Util Bottlenecks: 
RCDc_limit = 91265 
RCDWRc_limit = 94472 
WTRc_limit = 38039 
RTWc_limit = 97868 
CCDLc_limit = 195283 
rwq = 0 
CCDLc_limit_alone = 181787 
WTRc_limit_alone = 35063 
RTWc_limit_alone = 87348 

Commands details: 
total_CMD = 4578139 
n_nop = 4417613 
Read = 87384 
Write = 0 
L2_Alloc = 0 
L2_WB = 49144 
n_act = 12114 
n_pre = 12098 
n_ref = 0 
n_req = 99670 
total_req = 136528 

Dual Bus Interface Util: 
issued_total_row = 24212 
issued_total_col = 136528 
Row_Bus_Util =  0.005289 
CoL_Bus_Util = 0.029822 
Either_Row_CoL_Bus_Util = 0.035064 
Issued_on_Two_Bus_Simul_Util = 0.000047 
issued_two_Eff = 0.001333 
queue_avg = 0.264341 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.264341
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=4578139 n_nop=4418051 n_act=11898 n_pre=11882 n_ref_event=0 n_req=99670 n_rd=87384 n_rd_L2_A=0 n_write=0 n_wr_bk=49144 bw_util=0.1193
n_activity=1576791 dram_eff=0.3463
bk0: 5504a 4509534i bk1: 5504a 4513437i bk2: 5504a 4495221i bk3: 5504a 4496683i bk4: 5504a 4490180i bk5: 5504a 4486844i bk6: 5504a 4495375i bk7: 5504a 4496043i bk8: 5504a 4491344i bk9: 5504a 4491313i bk10: 5416a 4501816i bk11: 5416a 4500829i bk12: 5380a 4495591i bk13: 5380a 4497928i bk14: 5376a 4489292i bk15: 5376a 4490904i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.880787
Row_Buffer_Locality_read = 0.952531
Row_Buffer_Locality_write = 0.370503
Bank_Level_Parallism = 1.330413
Bank_Level_Parallism_Col = 1.233097
Bank_Level_Parallism_Ready = 1.045042
write_to_read_ratio_blp_rw_average = 0.451452
GrpLevelPara = 1.163326 

BW Util details:
bwutil = 0.119287 
total_CMD = 4578139 
util_bw = 546112 
Wasted_Col = 406480 
Wasted_Row = 179530 
Idle = 3446017 

BW Util Bottlenecks: 
RCDc_limit = 87849 
RCDWRc_limit = 93807 
WTRc_limit = 37178 
RTWc_limit = 98277 
CCDLc_limit = 195385 
rwq = 0 
CCDLc_limit_alone = 181984 
WTRc_limit_alone = 34205 
RTWc_limit_alone = 87849 

Commands details: 
total_CMD = 4578139 
n_nop = 4418051 
Read = 87384 
Write = 0 
L2_Alloc = 0 
L2_WB = 49144 
n_act = 11898 
n_pre = 11882 
n_ref = 0 
n_req = 99670 
total_req = 136528 

Dual Bus Interface Util: 
issued_total_row = 23780 
issued_total_col = 136528 
Row_Bus_Util =  0.005194 
CoL_Bus_Util = 0.029822 
Either_Row_CoL_Bus_Util = 0.034968 
Issued_on_Two_Bus_Simul_Util = 0.000048 
issued_two_Eff = 0.001374 
queue_avg = 0.261040 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.26104
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=4578139 n_nop=4417634 n_act=12105 n_pre=12089 n_ref_event=0 n_req=99670 n_rd=87384 n_rd_L2_A=0 n_write=0 n_wr_bk=49144 bw_util=0.1193
n_activity=1569281 dram_eff=0.348
bk0: 5504a 4509794i bk1: 5504a 4513556i bk2: 5504a 4496333i bk3: 5504a 4493590i bk4: 5504a 4490624i bk5: 5504a 4485533i bk6: 5504a 4495141i bk7: 5504a 4495702i bk8: 5504a 4490341i bk9: 5504a 4493081i bk10: 5416a 4500924i bk11: 5416a 4499437i bk12: 5380a 4495480i bk13: 5380a 4496289i bk14: 5376a 4488042i bk15: 5376a 4488659i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.878710
Row_Buffer_Locality_read = 0.950918
Row_Buffer_Locality_write = 0.365131
Bank_Level_Parallism = 1.339203
Bank_Level_Parallism_Col = 1.237921
Bank_Level_Parallism_Ready = 1.043357
write_to_read_ratio_blp_rw_average = 0.448837
GrpLevelPara = 1.167041 

BW Util details:
bwutil = 0.119287 
total_CMD = 4578139 
util_bw = 546112 
Wasted_Col = 405425 
Wasted_Row = 179284 
Idle = 3447318 

BW Util Bottlenecks: 
RCDc_limit = 90280 
RCDWRc_limit = 94168 
WTRc_limit = 39656 
RTWc_limit = 96553 
CCDLc_limit = 194649 
rwq = 0 
CCDLc_limit_alone = 181037 
WTRc_limit_alone = 36596 
RTWc_limit_alone = 86001 

Commands details: 
total_CMD = 4578139 
n_nop = 4417634 
Read = 87384 
Write = 0 
L2_Alloc = 0 
L2_WB = 49144 
n_act = 12105 
n_pre = 12089 
n_ref = 0 
n_req = 99670 
total_req = 136528 

Dual Bus Interface Util: 
issued_total_row = 24194 
issued_total_col = 136528 
Row_Bus_Util =  0.005285 
CoL_Bus_Util = 0.029822 
Either_Row_CoL_Bus_Util = 0.035059 
Issued_on_Two_Bus_Simul_Util = 0.000047 
issued_two_Eff = 0.001352 
queue_avg = 0.265588 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.265588
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 1): 
Ready @ 1785309 -   mf: uid=25961642, sid4294967295:w4294967295, part=11, addr=0xc335ab80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1785213), 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=4578139 n_nop=4417813 n_act=12010 n_pre=11995 n_ref_event=0 n_req=99669 n_rd=87384 n_rd_L2_A=0 n_write=0 n_wr_bk=49136 bw_util=0.1193
n_activity=1573535 dram_eff=0.347
bk0: 5504a 4510733i bk1: 5504a 4509632i bk2: 5504a 4496228i bk3: 5504a 4496078i bk4: 5504a 4490372i bk5: 5504a 4492590i bk6: 5504a 4497473i bk7: 5504a 4495634i bk8: 5504a 4491812i bk9: 5504a 4493658i bk10: 5416a 4499882i bk11: 5416a 4500056i bk12: 5380a 4495680i bk13: 5380a 4496561i bk14: 5376a 4487568i bk15: 5376a 4486125i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.879652
Row_Buffer_Locality_read = 0.951536
Row_Buffer_Locality_write = 0.368335
Bank_Level_Parallism = 1.329509
Bank_Level_Parallism_Col = 1.229897
Bank_Level_Parallism_Ready = 1.042154
write_to_read_ratio_blp_rw_average = 0.451477
GrpLevelPara = 1.162413 

BW Util details:
bwutil = 0.119280 
total_CMD = 4578139 
util_bw = 546080 
Wasted_Col = 407478 
Wasted_Row = 180171 
Idle = 3444410 

BW Util Bottlenecks: 
RCDc_limit = 89463 
RCDWRc_limit = 94188 
WTRc_limit = 37068 
RTWc_limit = 98045 
CCDLc_limit = 195095 
rwq = 0 
CCDLc_limit_alone = 181469 
WTRc_limit_alone = 34079 
RTWc_limit_alone = 87408 

Commands details: 
total_CMD = 4578139 
n_nop = 4417813 
Read = 87384 
Write = 0 
L2_Alloc = 0 
L2_WB = 49136 
n_act = 12010 
n_pre = 11995 
n_ref = 0 
n_req = 99669 
total_req = 136520 

Dual Bus Interface Util: 
issued_total_row = 24005 
issued_total_col = 136520 
Row_Bus_Util =  0.005243 
CoL_Bus_Util = 0.029820 
Either_Row_CoL_Bus_Util = 0.035020 
Issued_on_Two_Bus_Simul_Util = 0.000043 
issued_two_Eff = 0.001241 
queue_avg = 0.261089 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.261089

========= L2 cache stats =========
L2_cache_bank[0]: Access = 71752, Miss = 71008, Miss_rate = 0.990, Pending_hits = 6, Reservation_fails = 99
L2_cache_bank[1]: Access = 71752, Miss = 71008, Miss_rate = 0.990, Pending_hits = 11, Reservation_fails = 95
L2_cache_bank[2]: Access = 71752, Miss = 71008, Miss_rate = 0.990, Pending_hits = 10, Reservation_fails = 94
L2_cache_bank[3]: Access = 71752, Miss = 71008, Miss_rate = 0.990, Pending_hits = 6, Reservation_fails = 95
L2_cache_bank[4]: Access = 71752, Miss = 71008, Miss_rate = 0.990, Pending_hits = 9, Reservation_fails = 98
L2_cache_bank[5]: Access = 71752, Miss = 71008, Miss_rate = 0.990, Pending_hits = 12, Reservation_fails = 94
L2_cache_bank[6]: Access = 71752, Miss = 71008, Miss_rate = 0.990, Pending_hits = 12, Reservation_fails = 194
L2_cache_bank[7]: Access = 71752, Miss = 71008, Miss_rate = 0.990, Pending_hits = 12, Reservation_fails = 196
L2_cache_bank[8]: Access = 71368, Miss = 70996, Miss_rate = 0.995, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[9]: Access = 71368, Miss = 70996, Miss_rate = 0.995, Pending_hits = 12, Reservation_fails = 40
L2_cache_bank[10]: Access = 71368, Miss = 70996, Miss_rate = 0.995, Pending_hits = 12, Reservation_fails = 43
L2_cache_bank[11]: Access = 71368, Miss = 70996, Miss_rate = 0.995, Pending_hits = 12, Reservation_fails = 53
L2_cache_bank[12]: Access = 71368, Miss = 70996, Miss_rate = 0.995, Pending_hits = 12, Reservation_fails = 113
L2_cache_bank[13]: Access = 71368, Miss = 70996, Miss_rate = 0.995, Pending_hits = 9, Reservation_fails = 115
L2_cache_bank[14]: Access = 71368, Miss = 70996, Miss_rate = 0.995, Pending_hits = 7, Reservation_fails = 118
L2_cache_bank[15]: Access = 71368, Miss = 70996, Miss_rate = 0.995, Pending_hits = 8, Reservation_fails = 111
L2_cache_bank[16]: Access = 71376, Miss = 71004, Miss_rate = 0.995, Pending_hits = 7, Reservation_fails = 118
L2_cache_bank[17]: Access = 71376, Miss = 71004, Miss_rate = 0.995, Pending_hits = 9, Reservation_fails = 115
L2_cache_bank[18]: Access = 71376, Miss = 71004, Miss_rate = 0.995, Pending_hits = 4, Reservation_fails = 119
L2_cache_bank[19]: Access = 71376, Miss = 71004, Miss_rate = 0.995, Pending_hits = 9, Reservation_fails = 211
L2_cache_bank[20]: Access = 71376, Miss = 71004, Miss_rate = 0.995, Pending_hits = 11, Reservation_fails = 111
L2_cache_bank[21]: Access = 71376, Miss = 71004, Miss_rate = 0.995, Pending_hits = 10, Reservation_fails = 114
L2_cache_bank[22]: Access = 71376, Miss = 71004, Miss_rate = 0.995, Pending_hits = 6, Reservation_fails = 119
L2_cache_bank[23]: Access = 71376, Miss = 71004, Miss_rate = 0.995, Pending_hits = 5, Reservation_fails = 119
L2_total_cache_accesses = 1715968
L2_total_cache_misses = 1704064
L2_total_cache_miss_rate = 0.9931
L2_total_cache_pending_hits = 215
L2_total_cache_reservation_fails = 2584
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 7849
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 215
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 262176
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2584
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 786528
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 215
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 3840
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 163840
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 491520
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1056768
	L2_cache_stats_breakdown[TEXTURE_ACC_R][TOTAL_ACCESS] = 3840
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 655360
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 2584
L2_cache_data_port_util = 0.008
L2_cache_fill_port_util = 0.024

icnt_total_pkts_mem_to_simt=1715968
icnt_total_pkts_simt_to_mem=1713088
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 1713088
Req_Network_cycles = 1785221
Req_Network_injected_packets_per_cycle =       0.9596 
Req_Network_conflicts_per_cycle =       0.0707
Req_Network_conflicts_per_cycle_util =       0.1194
Req_Bank_Level_Parallism =       1.6213
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0204
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0401

Reply_Network_injected_packets_num = 1715968
Reply_Network_cycles = 1785221
Reply_Network_injected_packets_per_cycle =        0.9612
Reply_Network_conflicts_per_cycle =        0.0315
Reply_Network_conflicts_per_cycle_util =       0.0534
Reply_Bank_Level_Parallism =       1.6271
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0070
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0320
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 3 hrs, 40 min, 17 sec (13217 sec)
gpgpu_simulation_rate = 29379 (inst/sec)
gpgpu_simulation_rate = 135 (cycle/sec)
gpgpu_silicon_slowdown = 10111111x
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z18bucketprefixoffsetPjS_i'
GPGPU-Sim uArch: CTA/core = 8, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z18bucketprefixoffsetPjS_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z18bucketprefixoffsetPjS_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z18bucketprefixoffsetPjS_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z18bucketprefixoffsetPjS_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z18bucketprefixoffsetPjS_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z18bucketprefixoffsetPjS_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 3 '_Z18bucketprefixoffsetPjS_i'
Simulation cycle for kernel 2 is = 10000
Simulation cycle for kernel 2 is = 15000
Simulation cycle for kernel 2 is = 20000
Simulation cycle for kernel 2 is = 25000
Simulation cycle for kernel 2 is = 30000
Simulation cycle for kernel 2 is = 35000
Simulation cycle for kernel 2 is = 40000
Simulation cycle for kernel 2 is = 45000
Simulation cycle for kernel 2 is = 50000
Simulation cycle for kernel 2 is = 55000
Simulation cycle for kernel 2 is = 60000
Simulation cycle for kernel 2 is = 65000
Simulation cycle for kernel 2 is = 70000
Simulation cycle for kernel 2 is = 75000
Simulation cycle for kernel 2 is = 80000
Simulation cycle for kernel 2 is = 85000
Simulation cycle for kernel 2 is = 90000
Simulation cycle for kernel 2 is = 95000
Simulation cycle for kernel 2 is = 100000
Simulation cycle for kernel 2 is = 105000
Simulation cycle for kernel 2 is = 110000
Simulation cycle for kernel 2 is = 115000
Simulation cycle for kernel 2 is = 120000
Simulation cycle for kernel 2 is = 125000
Simulation cycle for kernel 2 is = 130000
Simulation cycle for kernel 2 is = 135000
Simulation cycle for kernel 2 is = 140000
Simulation cycle for kernel 2 is = 145000
Simulation cycle for kernel 2 is = 150000
Simulation cycle for kernel 2 is = 155000
Simulation cycle for kernel 2 is = 160000
Simulation cycle for kernel 2 is = 165000
Simulation cycle for kernel 2 is = 170000
Simulation cycle for kernel 2 is = 175000
Simulation cycle for kernel 2 is = 180000
Simulation cycle for kernel 2 is = 185000
Simulation cycle for kernel 2 is = 190000
Simulation cycle for kernel 2 is = 195000
Simulation cycle for kernel 2 is = 200000
Simulation cycle for kernel 2 is = 205000
Simulation cycle for kernel 2 is = 210000
Simulation cycle for kernel 2 is = 215000
Simulation cycle for kernel 2 is = 220000
Simulation cycle for kernel 2 is = 225000
Simulation cycle for kernel 2 is = 230000
Simulation cycle for kernel 2 is = 235000
Simulation cycle for kernel 2 is = 240000
Simulation cycle for kernel 2 is = 245000
Simulation cycle for kernel 2 is = 250000
Simulation cycle for kernel 2 is = 255000
Simulation cycle for kernel 2 is = 260000
Simulation cycle for kernel 2 is = 265000
Simulation cycle for kernel 2 is = 270000
Simulation cycle for kernel 2 is = 275000
Simulation cycle for kernel 2 is = 280000
Simulation cycle for kernel 2 is = 285000
Simulation cycle for kernel 2 is = 290000
Simulation cycle for kernel 2 is = 295000
Simulation cycle for kernel 2 is = 300000
Simulation cycle for kernel 2 is = 305000
Simulation cycle for kernel 2 is = 310000
Simulation cycle for kernel 2 is = 315000
Simulation cycle for kernel 2 is = 320000
Simulation cycle for kernel 2 is = 325000
Simulation cycle for kernel 2 is = 330000
Simulation cycle for kernel 2 is = 335000
Simulation cycle for kernel 2 is = 340000
Simulation cycle for kernel 2 is = 345000
Simulation cycle for kernel 2 is = 350000
Simulation cycle for kernel 2 is = 355000
Simulation cycle for kernel 2 is = 360000
Simulation cycle for kernel 2 is = 365000
Simulation cycle for kernel 2 is = 370000
Simulation cycle for kernel 2 is = 375000
Simulation cycle for kernel 2 is = 380000
Destroy streams for kernel 3: size 0
kernel_name = _Z18bucketprefixoffsetPjS_i 
kernel_launch_uid = 3 
gpu_sim_cycle = 380123
gpu_sim_insn = 4489216
gpu_ipc =      11.8099
gpu_tot_sim_cycle = 2165344
gpu_tot_sim_insn = 392795200
gpu_tot_ipc =     181.4008
gpu_tot_issued_cta = 1096
gpu_occupancy = 12.4916% 
gpu_tot_occupancy = 37.3546% 
max_total_param_size = 0
gpu_stall_dramfull = 342
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.6900
partiton_level_parallism_total  =       0.9123
partiton_level_parallism_util =       1.4006
partiton_level_parallism_util_total  =       1.5881
L2_BW  =      30.1377 GB/Sec
L2_BW_total  =      39.9057 GB/Sec
gpu_total_sim_rate=28258

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 64896, Miss = 64896, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 19
	L1D_cache_core[1]: Access = 67200, Miss = 67200, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 79
	L1D_cache_core[2]: Access = 64896, Miss = 64896, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28
	L1D_cache_core[3]: Access = 67200, Miss = 67200, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 46
	L1D_cache_core[4]: Access = 56712, Miss = 56712, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 69
	L1D_cache_core[5]: Access = 56712, Miss = 56712, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[6]: Access = 54408, Miss = 54408, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 30
	L1D_cache_core[7]: Access = 56712, Miss = 56712, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 56
	L1D_cache_core[8]: Access = 87192, Miss = 70808, Miss_rate = 0.812, Pending_hits = 16384, Reservation_fails = 91
	L1D_cache_core[9]: Access = 88344, Miss = 71960, Miss_rate = 0.815, Pending_hits = 16384, Reservation_fails = 87
	L1D_cache_core[10]: Access = 86040, Miss = 69656, Miss_rate = 0.810, Pending_hits = 16384, Reservation_fails = 81
	L1D_cache_core[11]: Access = 88344, Miss = 71960, Miss_rate = 0.815, Pending_hits = 16384, Reservation_fails = 56
	L1D_cache_core[12]: Access = 87188, Miss = 70804, Miss_rate = 0.812, Pending_hits = 16384, Reservation_fails = 52
	L1D_cache_core[13]: Access = 89484, Miss = 73100, Miss_rate = 0.817, Pending_hits = 16384, Reservation_fails = 50
	L1D_cache_core[14]: Access = 88332, Miss = 71948, Miss_rate = 0.815, Pending_hits = 16384, Reservation_fails = 61
	L1D_cache_core[15]: Access = 89484, Miss = 73100, Miss_rate = 0.817, Pending_hits = 16384, Reservation_fails = 38
	L1D_cache_core[16]: Access = 54396, Miss = 54396, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 61
	L1D_cache_core[17]: Access = 55548, Miss = 55548, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 92
	L1D_cache_core[18]: Access = 55548, Miss = 55548, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[19]: Access = 56700, Miss = 56700, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 36
	L1D_cache_core[20]: Access = 54396, Miss = 54396, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 30
	L1D_cache_core[21]: Access = 55548, Miss = 55548, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 47
	L1D_cache_core[22]: Access = 56700, Miss = 56700, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 19
	L1D_cache_core[23]: Access = 53244, Miss = 53244, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 48
	L1D_cache_core[24]: Access = 54396, Miss = 54396, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[25]: Access = 55548, Miss = 55548, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 53
	L1D_cache_core[26]: Access = 55548, Miss = 55548, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 54
	L1D_cache_core[27]: Access = 56700, Miss = 56700, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 47
	L1D_cache_core[28]: Access = 54396, Miss = 54396, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[29]: Access = 54396, Miss = 54396, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 36
	L1D_total_cache_accesses = 1966208
	L1D_total_cache_misses = 1835136
	L1D_total_cache_miss_rate = 0.9333
	L1D_total_cache_pending_hits = 131072
	L1D_total_cache_reservation_fails = 1379
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.021
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 17164336
	L1T_total_cache_misses = 960
	L1T_total_cache_miss_rate = 0.0001
	L1T_total_cache_pending_hits = 17163376
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 294912
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1035
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 884736
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 17163376
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 960
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 131072
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 163872
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 344
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 491616
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1179648
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][TOTAL_ACCESS] = 17164336
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 786560

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 1035
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 344
ctas_completed 1096, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
37343, 37231, 46747, 37375, 37111, 46491, 37080, 37024, 46652, 18928, 18928, 18848, 18920, 18928, 18936, 18816, 
gpgpu_n_tot_thrd_icount = 426654464
gpgpu_n_tot_w_icount = 13332952
gpgpu_n_stall_shd_mem = 17778566
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1187840
gpgpu_n_mem_write_global = 786560
gpgpu_n_mem_texture = 960
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 9502720
gpgpu_n_store_insn = 6292480
gpgpu_n_shmem_insn = 28035992
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 41943040
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 164864
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 1918806
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 6144
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:31316	W0_Idle:8854835	W0_Scoreboard:197994201	W1:651744	W2:146552	W3:19824	W4:2008	W5:80	W6:8	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:12512736
single_issue_nums: WS0:3643477	WS1:3572190	WS2:3143870	WS3:2973415	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 9437184 {8:1179648,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 31462400 {40:786560,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 327680 {40:8192,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 7680 {8:960,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 47185920 {40:1179648,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 6292480 {8:786560,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 327680 {40:8192,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 153600 {40:3840,}
maxmflatency = 760 
max_icnt2mem_latency = 175 
maxmrqlatency = 562 
max_icnt2sh_latency = 175 
averagemflatency = 305 
avg_icnt2mem_latency = 37 
avg_mrq_latency = 4 
avg_icnt2sh_latency = 2 
mrq_lat_table:904698 	175953 	44237 	26777 	167475 	28384 	3751 	501 	60 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	772018 	1205675 	547 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	7444 	1002 	445 	220 	1955222 	10600 	427 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	1942315 	28511 	4757 	1129 	512 	822 	194 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	34 	2113 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[8]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[9]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[10]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[11]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:     24430     28232     59054     68634     35497     35425     21782     21788     35129     35273     30507     30520     89180     91353     35313     35131 
dram[1]:     21782     26012     62191     62317     35318     35360     21784     21785     34949     34972     30515     30496     94994     93825     35280     35363 
dram[2]:     24591     22645     69667     61625     35503     35514     21785     21784     35248     35081     30496     30496     90052     95442     35091     35137 
dram[3]:     26212     21783     77119     67039     35492     35454     21784     21785     35327     34999     30496     30497     94674     98816     35266     35192 
dram[4]:     28417     25490     78152     77453     35657     35436     23320     22522     35684     35401     35054     30500     95014    103739     35511     35276 
dram[5]:     21994     27399     72996     75038     35457     35681     22093     23468     35501     35675     35088     35092     99642     95387     35446     35422 
dram[6]:     21845     21782     74675     77740     35391     35706     21789     21784     35466     35707     30509     30496    102374     96474     35254     35566 
dram[7]:     27225     24976     73367     77968     35747     35383     21787     24417     35692     35369     35016     30496     99170    102982     35456     35256 
dram[8]:     22112     23697     65826     59013     35737     35569     22554     21785     35602     35376     30496     30511    105980    100182     35105     35174 
dram[9]:     23098     22112     65538     62234     35559     35829     25666     23952     35499     35577     30496     30496    106786    104446     35074     35143 
dram[10]:     22984     26129     61489     70547     35706     35736     22451     21783     35456     35630     30511     30495    100216    109041     35142     35217 
dram[11]:     21783     21782     62910     62504     35776     35512     21785     21989     35530     35349     30497     30496    103096    105569     35126     35350 
average row accesses per activate:
dram[0]:  9.717842 10.182609  9.107693  9.522788  7.338843  7.509514  7.534957  7.825082  8.759556  8.387249  8.407895  8.211449  8.041715  8.051044  7.496746  7.306554 
dram[1]: 10.317181 10.517964  9.639077 10.076595  7.867110  7.721739  8.270930  7.868363  8.621359  8.958385  8.540705  8.448318  7.762864  8.004614  7.215031  7.376734 
dram[2]: 10.455358 10.286969  9.935664  9.852982  7.638710  7.955207  7.723127  7.912125  8.913425  8.457143  7.960362  8.200700  7.986191  7.931428  7.298839  7.133127 
dram[3]: 10.362832  9.937765 10.019746  9.262060  7.589744  7.301130  8.037288  7.868363  8.590085  8.507785  8.367857  8.240328  8.164706  7.422460  7.003039  7.570646 
dram[4]:  9.799163 10.153179 10.076595  9.665306  7.614148  7.597861  7.868363  8.251740  9.038168  8.902256  8.843829  8.490932  7.954128  8.237530  6.816568  7.384615 
dram[5]: 10.241982  9.980114  9.907949  9.587045  7.614148  7.867110  8.129143  8.092150  8.947104  8.590085  8.637146  8.389486  8.169611  8.356627  7.432258  6.960725 
dram[6]: 10.167872  9.840336  9.691678 10.090909  7.622318  7.655172  8.309580  7.929766  8.705882  8.467223  8.615951  8.310060  8.055749  8.179245  7.291139  7.118434 
dram[7]: 10.138528  9.895775 10.033898  9.574124  7.533404  7.663430  8.427725  7.938616  8.947104  8.813896  8.270907  8.744707  8.427704  8.437956  6.898203  6.836795 
dram[8]: 10.670713 10.495522  9.548388  9.548388  7.573561  7.589744  7.757906  8.121004  8.538462  8.600484  8.033181  8.060849  8.336538  8.169611  7.917526  7.345377 
dram[9]: 10.191304 10.987500  9.744856  9.744856  7.991001  7.533404  8.020293  8.029346  8.548737  8.528212  8.678616  8.388291  8.356627  8.552404  7.603961  7.854546 
dram[10]:  9.988636 10.574436 10.148571  9.298429  7.763935  7.338843  7.843440  8.243338  8.270082  8.857856  8.520631  8.250294  8.131301  8.257143  7.337580  7.537622 
dram[11]: 10.387001  9.780251 10.148571  9.921787  7.815182  8.231750  8.205306  7.886918  8.695227  8.781211  8.202103  8.250294  8.188902  8.150412  7.464363  7.177570 
average row locality = 1351839/160621 = 8.416327
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      6148      6148      6208      6208      6208      6208      6208      6208      6208      6208      6128      6128      6040      6040      6016      6016 
dram[1]:      6148      6148      6208      6208      6208      6208      6208      6208      6208      6208      6128      6128      6040      6040      6016      6016 
dram[2]:      6148      6148      6208      6208      6208      6208      6208      6208      6208      6208      6128      6128      6040      6040      6016      6016 
dram[3]:      6148      6148      6208      6208      6208      6208      6208      6208      6208      6208      6128      6128      6040      6040      6016      6016 
dram[4]:      6148      6148      6208      6208      6208      6208      6208      6208      6208      6208      6120      6120      6036      6036      6016      6016 
dram[5]:      6148      6148      6208      6208      6208      6208      6208      6208      6208      6208      6120      6120      6036      6036      6016      6016 
dram[6]:      6148      6148      6208      6208      6208      6208      6208      6208      6208      6208      6120      6120      6036      6036      6016      6016 
dram[7]:      6148      6148      6208      6208      6208      6208      6208      6208      6208      6208      6120      6120      6036      6036      6016      6016 
dram[8]:      6152      6152      6208      6208      6208      6208      6208      6208      6208      6208      6120      6120      6036      6036      6016      6016 
dram[9]:      6152      6152      6208      6208      6208      6208      6208      6208      6208      6208      6120      6120      6036      6036      6016      6016 
dram[10]:      6152      6152      6208      6208      6208      6208      6208      6208      6208      6208      6120      6120      6036      6036      6016      6016 
dram[11]:      6152      6152      6208      6208      6208      6208      6208      6208      6208      6208      6120      6120      6036      6036      6016      6016 
total dram reads = 1179776
bank skew: 6208/6016 = 1.03
chip skew: 98328/98304 = 1.00
number of total write accesses:
dram[0]:      3512      3512      3584      3584      3584      3584      3620      3620      3584      3584      3604      3604      3600      3600      3584      3584 
dram[1]:      3512      3512      3584      3584      3584      3584      3620      3620      3584      3584      3604      3604      3600      3600      3584      3584 
dram[2]:      3512      3512      3584      3584      3584      3584      3620      3620      3584      3584      3604      3600      3600      3600      3584      3584 
dram[3]:      3512      3512      3584      3584      3584      3584      3620      3620      3584      3584      3604      3604      3600      3600      3584      3584 
dram[4]:      3512      3512      3584      3584      3584      3584      3620      3620      3584      3584      3608      3608      3600      3600      3584      3584 
dram[5]:      3512      3512      3584      3584      3584      3584      3620      3620      3584      3584      3608      3608      3600      3600      3584      3584 
dram[6]:      3512      3512      3584      3584      3584      3584      3620      3620      3584      3584      3608      3608      3600      3600      3584      3584 
dram[7]:      3512      3512      3584      3584      3584      3584      3620      3620      3584      3584      3608      3608      3600      3600      3584      3584 
dram[8]:      3520      3520      3584      3584      3584      3584      3624      3624      3584      3584      3604      3604      3600      3600      3584      3584 
dram[9]:      3520      3520      3584      3584      3584      3584      3624      3624      3584      3584      3604      3604      3600      3600      3584      3584 
dram[10]:      3520      3520      3584      3584      3584      3584      3624      3624      3584      3584      3604      3604      3600      3600      3584      3584 
dram[11]:      3520      3520      3584      3584      3584      3584      3624      3624      3584      3584      3604      3604      3600      3600      3584      3584 
total dram writes = 688252
bank skew: 3624/3512 = 1.03
chip skew: 57368/57340 = 1.00
average mf latency per bank:
dram[0]:        329       329       322       322       323       322       322       321       323       323       322       322       331       331       320       320
dram[1]:        329       328       322       321       322       322       321       322       323       323       322       322       331       331       320       321
dram[2]:        327       329       321       322       322       322       321       321       323       323       322       322       331       331       320       321
dram[3]:        329       327       322       322       323       322       322       322       323       323       322       322       332       333       320       320
dram[4]:        325       325       321       322       322       322       322       321       323       323       321       322       325       325       321       320
dram[5]:        325       325       321       321       322       322       321       321       323       323       321       322       325       325       320       320
dram[6]:        324       325       322       321       322       322       321       321       323       323       321       322       325       325       320       320
dram[7]:        324       325       321       321       322       322       322       321       323       323       321       321       325       325       320       320
dram[8]:        324       324       321       321       322       322       322       321       323       323       322       322       325       326       320       320
dram[9]:        324       324       321       321       322       322       321       321       323       323       322       322       325       325       320       320
dram[10]:        324       324       321       321       322       322       321       321       323       323       322       322       326       325       320       320
dram[11]:        324       324       321       321       322       322       321       321       323       323       322       322       326       325       320       320
maximum mf latency per bank:
dram[0]:        545       552       649       735       431       446       414       418       441       447       449       460       440       442       426       504
dram[1]:        529       517       648       578       436       431       445       431       427       434       568       668       412       424       451       434
dram[2]:        507       517       565       573       437       433       412       421       416       435       602       493       421       456       447       451
dram[3]:        528       571       710       619       464       428       437       579       467       435       487       442       430       434       434       425
dram[4]:        522       550       646       646       442       433       450       435       423       482       420       489       434       440       442       437
dram[5]:        555       542       663       601       467       452       435       421       430       432       469       481       419       423       454       440
dram[6]:        499       527       760       720       468       424       414       424       441       439       486       417       417       425       443       454
dram[7]:        502       578       593       584       433       434       434       420       446       433       511       469       437       422       432       493
dram[8]:        539       525       560       567       417       464       518       482       429       465       466       501       430       435       435       443
dram[9]:        549       497       547       581       478       433       500       430       442       519       407       585       429       441       460       421
dram[10]:        523       533       564       576       455       426       475       494       433       420       548       489       461       425       443       439
dram[11]:        535       530       642       597       420       424       435       423       426       416       419       448       424       426       433       430

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5552951 n_nop=5370252 n_act=13665 n_pre=13649 n_ref_event=4572360550251980812 n_req=112664 n_rd=98328 n_rd_L2_A=0 n_write=0 n_wr_bk=57344 bw_util=0.1121
n_activity=1785505 dram_eff=0.3487
bk0: 6148a 5466058i bk1: 6148a 5468593i bk2: 6208a 5460691i bk3: 6208a 5460983i bk4: 6208a 5454079i bk5: 6208a 5453698i bk6: 6208a 5453195i bk7: 6208a 5455492i bk8: 6208a 5459977i bk9: 6208a 5457635i bk10: 6128a 5459450i bk11: 6128a 5459832i bk12: 6040a 5456712i bk13: 6040a 5458068i bk14: 6016a 5455779i bk15: 6016a 5453706i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.878852
Row_Buffer_Locality_read = 0.952821
Row_Buffer_Locality_write = 0.371512
Bank_Level_Parallism = 1.340203
Bank_Level_Parallism_Col = 1.314477
Bank_Level_Parallism_Ready = 1.035971
write_to_read_ratio_blp_rw_average = 0.478960
GrpLevelPara = 1.171140 

BW Util details:
bwutil = 0.112136 
total_CMD = 5552951 
util_bw = 622688 
Wasted_Col = 473606 
Wasted_Row = 197923 
Idle = 4258734 

BW Util Bottlenecks: 
RCDc_limit = 98304 
RCDWRc_limit = 108330 
WTRc_limit = 40492 
RTWc_limit = 137808 
CCDLc_limit = 221465 
rwq = 0 
CCDLc_limit_alone = 205649 
WTRc_limit_alone = 37262 
RTWc_limit_alone = 125222 

Commands details: 
total_CMD = 5552951 
n_nop = 5370252 
Read = 98328 
Write = 0 
L2_Alloc = 0 
L2_WB = 57344 
n_act = 13665 
n_pre = 13649 
n_ref = 4572360550251980812 
n_req = 112664 
total_req = 155672 

Dual Bus Interface Util: 
issued_total_row = 27314 
issued_total_col = 155672 
Row_Bus_Util =  0.004919 
CoL_Bus_Util = 0.028034 
Either_Row_CoL_Bus_Util = 0.032901 
Issued_on_Two_Bus_Simul_Util = 0.000052 
issued_two_Eff = 0.001571 
queue_avg = 0.241196 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.241196
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5552951 n_nop=5370861 n_act=13322 n_pre=13306 n_ref_event=0 n_req=112664 n_rd=98328 n_rd_L2_A=0 n_write=0 n_wr_bk=57344 bw_util=0.1121
n_activity=1779089 dram_eff=0.35
bk0: 6148a 5468309i bk1: 6148a 5468750i bk2: 6208a 5461367i bk3: 6208a 5462737i bk4: 6208a 5456512i bk5: 6208a 5455393i bk6: 6208a 5457948i bk7: 6208a 5455311i bk8: 6208a 5458676i bk9: 6208a 5460230i bk10: 6128a 5462727i bk11: 6128a 5461433i bk12: 6040a 5458142i bk13: 6040a 5458435i bk14: 6016a 5452346i bk15: 6016a 5454522i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.881897
Row_Buffer_Locality_read = 0.954977
Row_Buffer_Locality_write = 0.380650
Bank_Level_Parallism = 1.333279
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.037862
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.112136 
total_CMD = 5552951 
util_bw = 622688 
Wasted_Col = 469444 
Wasted_Row = 195142 
Idle = 4265677 

BW Util Bottlenecks: 
RCDc_limit = 93866 
RCDWRc_limit = 107390 
WTRc_limit = 40692 
RTWc_limit = 132995 
CCDLc_limit = 223422 
rwq = 0 
CCDLc_limit_alone = 207834 
WTRc_limit_alone = 37404 
RTWc_limit_alone = 120695 

Commands details: 
total_CMD = 5552951 
n_nop = 5370861 
Read = 98328 
Write = 0 
L2_Alloc = 0 
L2_WB = 57344 
n_act = 13322 
n_pre = 13306 
n_ref = 0 
n_req = 112664 
total_req = 155672 

Dual Bus Interface Util: 
issued_total_row = 26628 
issued_total_col = 155672 
Row_Bus_Util =  0.004795 
CoL_Bus_Util = 0.028034 
Either_Row_CoL_Bus_Util = 0.032792 
Issued_on_Two_Bus_Simul_Util = 0.000038 
issued_two_Eff = 0.001153 
queue_avg = 0.238313 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.238313
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 1): 
Ready @ 2165432 -   mf: uid=26322891, sid4294967295:w4294967295, part=2, addr=0xc3103a80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (2165336), 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5552951 n_nop=5370569 n_act=13487 n_pre=13471 n_ref_event=0 n_req=112663 n_rd=98328 n_rd_L2_A=0 n_write=0 n_wr_bk=57340 bw_util=0.1121
n_activity=1779958 dram_eff=0.3498
bk0: 6148a 5468129i bk1: 6148a 5467609i bk2: 6208a 5462749i bk3: 6208a 5461832i bk4: 6208a 5455832i bk5: 6208a 5456223i bk6: 6208a 5455962i bk7: 6208a 5455429i bk8: 6208a 5458545i bk9: 6208a 5458515i bk10: 6128a 5457799i bk11: 6128a 5460207i bk12: 6040a 5458582i bk13: 6040a 5456932i bk14: 6016a 5454243i bk15: 6016a 5451943i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.880431
Row_Buffer_Locality_read = 0.953858
Row_Buffer_Locality_write = 0.376770
Bank_Level_Parallism = 1.339944
Bank_Level_Parallism_Col = 1.237671
Bank_Level_Parallism_Ready = 1.038200
write_to_read_ratio_blp_rw_average = 0.480248
GrpLevelPara = 1.169706 

BW Util details:
bwutil = 0.112134 
total_CMD = 5552951 
util_bw = 622672 
Wasted_Col = 470563 
Wasted_Row = 196206 
Idle = 4263510 

BW Util Bottlenecks: 
RCDc_limit = 96945 
RCDWRc_limit = 107761 
WTRc_limit = 39324 
RTWc_limit = 135494 
CCDLc_limit = 223434 
rwq = 0 
CCDLc_limit_alone = 207605 
WTRc_limit_alone = 36277 
RTWc_limit_alone = 122712 

Commands details: 
total_CMD = 5552951 
n_nop = 5370569 
Read = 98328 
Write = 0 
L2_Alloc = 0 
L2_WB = 57340 
n_act = 13487 
n_pre = 13471 
n_ref = 0 
n_req = 112663 
total_req = 155668 

Dual Bus Interface Util: 
issued_total_row = 26958 
issued_total_col = 155668 
Row_Bus_Util =  0.004855 
CoL_Bus_Util = 0.028033 
Either_Row_CoL_Bus_Util = 0.032844 
Issued_on_Two_Bus_Simul_Util = 0.000044 
issued_two_Eff = 0.001338 
queue_avg = 0.240619 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.240619
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5552951 n_nop=5370319 n_act=13615 n_pre=13599 n_ref_event=0 n_req=112664 n_rd=98328 n_rd_L2_A=0 n_write=0 n_wr_bk=57344 bw_util=0.1121
n_activity=1786589 dram_eff=0.3485
bk0: 6148a 5467755i bk1: 6148a 5465617i bk2: 6208a 5462263i bk3: 6208a 5459978i bk4: 6208a 5454518i bk5: 6208a 5455008i bk6: 6208a 5455814i bk7: 6208a 5454898i bk8: 6208a 5459331i bk9: 6208a 5458150i bk10: 6128a 5460085i bk11: 6128a 5460043i bk12: 6040a 5458671i bk13: 6040a 5455746i bk14: 6016a 5452888i bk15: 6016a 5456015i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.879296
Row_Buffer_Locality_read = 0.953309
Row_Buffer_Locality_write = 0.371652
Bank_Level_Parallism = 1.340747
Bank_Level_Parallism_Col = 1.238652
Bank_Level_Parallism_Ready = 1.039518
write_to_read_ratio_blp_rw_average = 0.479189
GrpLevelPara = 1.171486 

BW Util details:
bwutil = 0.112136 
total_CMD = 5552951 
util_bw = 622688 
Wasted_Col = 471546 
Wasted_Row = 197820 
Idle = 4260897 

BW Util Bottlenecks: 
RCDc_limit = 97384 
RCDWRc_limit = 109175 
WTRc_limit = 40180 
RTWc_limit = 135716 
CCDLc_limit = 222099 
rwq = 0 
CCDLc_limit_alone = 206190 
WTRc_limit_alone = 36984 
RTWc_limit_alone = 123003 

Commands details: 
total_CMD = 5552951 
n_nop = 5370319 
Read = 98328 
Write = 0 
L2_Alloc = 0 
L2_WB = 57344 
n_act = 13615 
n_pre = 13599 
n_ref = 0 
n_req = 112664 
total_req = 155672 

Dual Bus Interface Util: 
issued_total_row = 27214 
issued_total_col = 155672 
Row_Bus_Util =  0.004901 
CoL_Bus_Util = 0.028034 
Either_Row_CoL_Bus_Util = 0.032889 
Issued_on_Two_Bus_Simul_Util = 0.000046 
issued_two_Eff = 0.001391 
queue_avg = 0.241131 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.241131
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5552951 n_nop=5370806 n_act=13368 n_pre=13352 n_ref_event=0 n_req=112642 n_rd=98304 n_rd_L2_A=0 n_write=0 n_wr_bk=57352 bw_util=0.1121
n_activity=1784565 dram_eff=0.3489
bk0: 6148a 5465435i bk1: 6148a 5467503i bk2: 6208a 5462743i bk3: 6208a 5461303i bk4: 6208a 5454818i bk5: 6208a 5454495i bk6: 6208a 5453993i bk7: 6208a 5456708i bk8: 6208a 5461629i bk9: 6208a 5460574i bk10: 6120a 5463765i bk11: 6120a 5460704i bk12: 6036a 5457915i bk13: 6036a 5459750i bk14: 6016a 5450636i bk15: 6016a 5453751i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.881465
Row_Buffer_Locality_read = 0.953664
Row_Buffer_Locality_write = 0.386456
Bank_Level_Parallism = 1.334570
Bank_Level_Parallism_Col = 1.234956
Bank_Level_Parallism_Ready = 1.036585
write_to_read_ratio_blp_rw_average = 0.481572
GrpLevelPara = 1.167798 

BW Util details:
bwutil = 0.112125 
total_CMD = 5552951 
util_bw = 622624 
Wasted_Col = 472622 
Wasted_Row = 196839 
Idle = 4260866 

BW Util Bottlenecks: 
RCDc_limit = 96395 
RCDWRc_limit = 106317 
WTRc_limit = 39612 
RTWc_limit = 139151 
CCDLc_limit = 223402 
rwq = 0 
CCDLc_limit_alone = 207022 
WTRc_limit_alone = 36484 
RTWc_limit_alone = 125899 

Commands details: 
total_CMD = 5552951 
n_nop = 5370806 
Read = 98304 
Write = 0 
L2_Alloc = 0 
L2_WB = 57352 
n_act = 13368 
n_pre = 13352 
n_ref = 0 
n_req = 112642 
total_req = 155656 

Dual Bus Interface Util: 
issued_total_row = 26720 
issued_total_col = 155656 
Row_Bus_Util =  0.004812 
CoL_Bus_Util = 0.028031 
Either_Row_CoL_Bus_Util = 0.032801 
Issued_on_Two_Bus_Simul_Util = 0.000042 
issued_two_Eff = 0.001268 
queue_avg = 0.234308 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.234308
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5552951 n_nop=5370890 n_act=13327 n_pre=13311 n_ref_event=0 n_req=112642 n_rd=98304 n_rd_L2_A=0 n_write=0 n_wr_bk=57352 bw_util=0.1121
n_activity=1789487 dram_eff=0.3479
bk0: 6148a 5467531i bk1: 6148a 5467360i bk2: 6208a 5463722i bk3: 6208a 5462538i bk4: 6208a 5455641i bk5: 6208a 5458280i bk6: 6208a 5455644i bk7: 6208a 5456074i bk8: 6208a 5461080i bk9: 6208a 5461231i bk10: 6120a 5462768i bk11: 6120a 5460634i bk12: 6036a 5461022i bk13: 6036a 5459745i bk14: 6016a 5455291i bk15: 6016a 5452115i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.881829
Row_Buffer_Locality_read = 0.954427
Row_Buffer_Locality_write = 0.384084
Bank_Level_Parallism = 1.319695
Bank_Level_Parallism_Col = 1.223885
Bank_Level_Parallism_Ready = 1.037210
write_to_read_ratio_blp_rw_average = 0.483060
GrpLevelPara = 1.158416 

BW Util details:
bwutil = 0.112125 
total_CMD = 5552951 
util_bw = 622624 
Wasted_Col = 472632 
Wasted_Row = 198809 
Idle = 4258886 

BW Util Bottlenecks: 
RCDc_limit = 95891 
RCDWRc_limit = 107903 
WTRc_limit = 36883 
RTWc_limit = 134756 
CCDLc_limit = 223146 
rwq = 0 
CCDLc_limit_alone = 207408 
WTRc_limit_alone = 33719 
RTWc_limit_alone = 122182 

Commands details: 
total_CMD = 5552951 
n_nop = 5370890 
Read = 98304 
Write = 0 
L2_Alloc = 0 
L2_WB = 57352 
n_act = 13327 
n_pre = 13311 
n_ref = 0 
n_req = 112642 
total_req = 155656 

Dual Bus Interface Util: 
issued_total_row = 26638 
issued_total_col = 155656 
Row_Bus_Util =  0.004797 
CoL_Bus_Util = 0.028031 
Either_Row_CoL_Bus_Util = 0.032786 
Issued_on_Two_Bus_Simul_Util = 0.000042 
issued_two_Eff = 0.001280 
queue_avg = 0.226705 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.226705
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5552951 n_nop=5370688 n_act=13414 n_pre=13398 n_ref_event=0 n_req=112642 n_rd=98304 n_rd_L2_A=0 n_write=0 n_wr_bk=57352 bw_util=0.1121
n_activity=1779808 dram_eff=0.3498
bk0: 6148a 5467080i bk1: 6148a 5466206i bk2: 6208a 5461068i bk3: 6208a 5463351i bk4: 6208a 5456044i bk5: 6208a 5455737i bk6: 6208a 5457472i bk7: 6208a 5456460i bk8: 6208a 5460523i bk9: 6208a 5458339i bk10: 6120a 5461090i bk11: 6120a 5459775i bk12: 6036a 5459426i bk13: 6036a 5458723i bk14: 6016a 5453215i bk15: 6016a 5452762i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.881057
Row_Buffer_Locality_read = 0.954132
Row_Buffer_Locality_write = 0.380039
Bank_Level_Parallism = 1.334221
Bank_Level_Parallism_Col = 1.235779
Bank_Level_Parallism_Ready = 1.036058
write_to_read_ratio_blp_rw_average = 0.480926
GrpLevelPara = 1.169005 

BW Util details:
bwutil = 0.112125 
total_CMD = 5552951 
util_bw = 622624 
Wasted_Col = 469648 
Wasted_Row = 197587 
Idle = 4263092 

BW Util Bottlenecks: 
RCDc_limit = 95768 
RCDWRc_limit = 107898 
WTRc_limit = 39444 
RTWc_limit = 136095 
CCDLc_limit = 222732 
rwq = 0 
CCDLc_limit_alone = 206728 
WTRc_limit_alone = 36153 
RTWc_limit_alone = 123382 

Commands details: 
total_CMD = 5552951 
n_nop = 5370688 
Read = 98304 
Write = 0 
L2_Alloc = 0 
L2_WB = 57352 
n_act = 13414 
n_pre = 13398 
n_ref = 0 
n_req = 112642 
total_req = 155656 

Dual Bus Interface Util: 
issued_total_row = 26812 
issued_total_col = 155656 
Row_Bus_Util =  0.004828 
CoL_Bus_Util = 0.028031 
Either_Row_CoL_Bus_Util = 0.032823 
Issued_on_Two_Bus_Simul_Util = 0.000037 
issued_two_Eff = 0.001125 
queue_avg = 0.235758 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.235758
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5552951 n_nop=5370775 n_act=13389 n_pre=13373 n_ref_event=0 n_req=112642 n_rd=98304 n_rd_L2_A=0 n_write=0 n_wr_bk=57352 bw_util=0.1121
n_activity=1788735 dram_eff=0.3481
bk0: 6148a 5467272i bk1: 6148a 5467381i bk2: 6208a 5461682i bk3: 6208a 5461771i bk4: 6208a 5454455i bk5: 6208a 5455029i bk6: 6208a 5456543i bk7: 6208a 5457098i bk8: 6208a 5460154i bk9: 6208a 5458622i bk10: 6120a 5459707i bk11: 6120a 5463551i bk12: 6036a 5461433i bk13: 6036a 5460767i bk14: 6016a 5452611i bk15: 6016a 5450645i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.881279
Row_Buffer_Locality_read = 0.953756
Row_Buffer_Locality_write = 0.384363
Bank_Level_Parallism = 1.332016
Bank_Level_Parallism_Col = 1.234185
Bank_Level_Parallism_Ready = 1.038806
write_to_read_ratio_blp_rw_average = 0.479578
GrpLevelPara = 1.166116 

BW Util details:
bwutil = 0.112125 
total_CMD = 5552951 
util_bw = 622624 
Wasted_Col = 472905 
Wasted_Row = 196513 
Idle = 4260909 

BW Util Bottlenecks: 
RCDc_limit = 96491 
RCDWRc_limit = 107421 
WTRc_limit = 39732 
RTWc_limit = 136264 
CCDLc_limit = 223431 
rwq = 0 
CCDLc_limit_alone = 207665 
WTRc_limit_alone = 36431 
RTWc_limit_alone = 123799 

Commands details: 
total_CMD = 5552951 
n_nop = 5370775 
Read = 98304 
Write = 0 
L2_Alloc = 0 
L2_WB = 57352 
n_act = 13389 
n_pre = 13373 
n_ref = 0 
n_req = 112642 
total_req = 155656 

Dual Bus Interface Util: 
issued_total_row = 26762 
issued_total_col = 155656 
Row_Bus_Util =  0.004819 
CoL_Bus_Util = 0.028031 
Either_Row_CoL_Bus_Util = 0.032807 
Issued_on_Two_Bus_Simul_Util = 0.000044 
issued_two_Eff = 0.001328 
queue_avg = 0.234775 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.234775
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5552951 n_nop=5370708 n_act=13398 n_pre=13382 n_ref_event=0 n_req=112654 n_rd=98312 n_rd_L2_A=0 n_write=0 n_wr_bk=57368 bw_util=0.1121
n_activity=1784915 dram_eff=0.3489
bk0: 6152a 5466657i bk1: 6152a 5469230i bk2: 6208a 5462118i bk3: 6208a 5461367i bk4: 6208a 5456239i bk5: 6208a 5455470i bk6: 6208a 5454299i bk7: 6208a 5455467i bk8: 6208a 5458810i bk9: 6208a 5459661i bk10: 6120a 5457958i bk11: 6120a 5458530i bk12: 6036a 5458215i bk13: 6036a 5458584i bk14: 6016a 5456427i bk15: 6016a 5453365i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.881212
Row_Buffer_Locality_read = 0.953454
Row_Buffer_Locality_write = 0.385999
Bank_Level_Parallism = 1.336645
Bank_Level_Parallism_Col = 1.238249
Bank_Level_Parallism_Ready = 1.040433
write_to_read_ratio_blp_rw_average = 0.480758
GrpLevelPara = 1.170813 

BW Util details:
bwutil = 0.112142 
total_CMD = 5552951 
util_bw = 622720 
Wasted_Col = 473118 
Wasted_Row = 196182 
Idle = 4260931 

BW Util Bottlenecks: 
RCDc_limit = 97888 
RCDWRc_limit = 107095 
WTRc_limit = 39524 
RTWc_limit = 138849 
CCDLc_limit = 222194 
rwq = 0 
CCDLc_limit_alone = 206692 
WTRc_limit_alone = 36513 
RTWc_limit_alone = 126358 

Commands details: 
total_CMD = 5552951 
n_nop = 5370708 
Read = 98312 
Write = 0 
L2_Alloc = 0 
L2_WB = 57368 
n_act = 13398 
n_pre = 13382 
n_ref = 0 
n_req = 112654 
total_req = 155680 

Dual Bus Interface Util: 
issued_total_row = 26780 
issued_total_col = 155680 
Row_Bus_Util =  0.004823 
CoL_Bus_Util = 0.028036 
Either_Row_CoL_Bus_Util = 0.032819 
Issued_on_Two_Bus_Simul_Util = 0.000039 
issued_two_Eff = 0.001191 
queue_avg = 0.233829 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.233829
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5552951 n_nop=5371211 n_act=13149 n_pre=13133 n_ref_event=0 n_req=112654 n_rd=98312 n_rd_L2_A=0 n_write=0 n_wr_bk=57368 bw_util=0.1121
n_activity=1786547 dram_eff=0.3486
bk0: 6152a 5466306i bk1: 6152a 5470414i bk2: 6208a 5461822i bk3: 6208a 5463299i bk4: 6208a 5457034i bk5: 6208a 5453831i bk6: 6208a 5455532i bk7: 6208a 5456037i bk8: 6208a 5458327i bk9: 6208a 5458613i bk10: 6120a 5462031i bk11: 6120a 5460997i bk12: 6036a 5458646i bk13: 6036a 5461130i bk14: 6016a 5456310i bk15: 6016a 5458127i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.883422
Row_Buffer_Locality_read = 0.954950
Row_Buffer_Locality_write = 0.393111
Bank_Level_Parallism = 1.327141
Bank_Level_Parallism_Col = 1.231478
Bank_Level_Parallism_Ready = 1.041507
write_to_read_ratio_blp_rw_average = 0.483612
GrpLevelPara = 1.163210 

BW Util details:
bwutil = 0.112142 
total_CMD = 5552951 
util_bw = 622720 
Wasted_Col = 472123 
Wasted_Row = 194805 
Idle = 4263303 

BW Util Bottlenecks: 
RCDc_limit = 94320 
RCDWRc_limit = 106266 
WTRc_limit = 37969 
RTWc_limit = 137762 
CCDLc_limit = 224374 
rwq = 0 
CCDLc_limit_alone = 208874 
WTRc_limit_alone = 34942 
RTWc_limit_alone = 125289 

Commands details: 
total_CMD = 5552951 
n_nop = 5371211 
Read = 98312 
Write = 0 
L2_Alloc = 0 
L2_WB = 57368 
n_act = 13149 
n_pre = 13133 
n_ref = 0 
n_req = 112654 
total_req = 155680 

Dual Bus Interface Util: 
issued_total_row = 26282 
issued_total_col = 155680 
Row_Bus_Util =  0.004733 
CoL_Bus_Util = 0.028036 
Either_Row_CoL_Bus_Util = 0.032729 
Issued_on_Two_Bus_Simul_Util = 0.000040 
issued_two_Eff = 0.001222 
queue_avg = 0.231875 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.231875
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5552951 n_nop=5370724 n_act=13390 n_pre=13374 n_ref_event=0 n_req=112654 n_rd=98312 n_rd_L2_A=0 n_write=0 n_wr_bk=57368 bw_util=0.1121
n_activity=1775845 dram_eff=0.3507
bk0: 6152a 5466155i bk1: 6152a 5470083i bk2: 6208a 5462317i bk3: 6208a 5459928i bk4: 6208a 5457056i bk5: 6208a 5452586i bk6: 6208a 5454935i bk7: 6208a 5455912i bk8: 6208a 5457345i bk9: 6208a 5460603i bk10: 6120a 5460600i bk11: 6120a 5459528i bk12: 6036a 5458119i bk13: 6036a 5459074i bk14: 6016a 5454748i bk15: 6016a 5455798i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.881283
Row_Buffer_Locality_read = 0.953424
Row_Buffer_Locality_write = 0.386766
Bank_Level_Parallism = 1.339519
Bank_Level_Parallism_Col = 1.240585
Bank_Level_Parallism_Ready = 1.040160
write_to_read_ratio_blp_rw_average = 0.480416
GrpLevelPara = 1.171831 

BW Util details:
bwutil = 0.112142 
total_CMD = 5552951 
util_bw = 622720 
Wasted_Col = 468409 
Wasted_Row = 195405 
Idle = 4266417 

BW Util Bottlenecks: 
RCDc_limit = 96825 
RCDWRc_limit = 106649 
WTRc_limit = 40510 
RTWc_limit = 135709 
CCDLc_limit = 222451 
rwq = 0 
CCDLc_limit_alone = 206817 
WTRc_limit_alone = 37388 
RTWc_limit_alone = 123197 

Commands details: 
total_CMD = 5552951 
n_nop = 5370724 
Read = 98312 
Write = 0 
L2_Alloc = 0 
L2_WB = 57368 
n_act = 13390 
n_pre = 13374 
n_ref = 0 
n_req = 112654 
total_req = 155680 

Dual Bus Interface Util: 
issued_total_row = 26764 
issued_total_col = 155680 
Row_Bus_Util =  0.004820 
CoL_Bus_Util = 0.028036 
Either_Row_CoL_Bus_Util = 0.032816 
Issued_on_Two_Bus_Simul_Util = 0.000039 
issued_two_Eff = 0.001191 
queue_avg = 0.235731 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.235731
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5552951 n_nop=5370911 n_act=13289 n_pre=13273 n_ref_event=0 n_req=112654 n_rd=98312 n_rd_L2_A=0 n_write=0 n_wr_bk=57368 bw_util=0.1121
n_activity=1783195 dram_eff=0.3492
bk0: 6152a 5467228i bk1: 6152a 5466316i bk2: 6208a 5462057i bk3: 6208a 5462229i bk4: 6208a 5456952i bk5: 6208a 5459411i bk6: 6208a 5457258i bk7: 6208a 5455367i bk8: 6208a 5458735i bk9: 6208a 5460705i bk10: 6120a 5459843i bk11: 6120a 5460189i bk12: 6036a 5458443i bk13: 6036a 5459435i bk14: 6016a 5454203i bk15: 6016a 5453230i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.882179
Row_Buffer_Locality_read = 0.954054
Row_Buffer_Locality_write = 0.389485
Bank_Level_Parallism = 1.330801
Bank_Level_Parallism_Col = 1.233743
Bank_Level_Parallism_Ready = 1.039299
write_to_read_ratio_blp_rw_average = 0.483290
GrpLevelPara = 1.167752 

BW Util details:
bwutil = 0.112142 
total_CMD = 5552951 
util_bw = 622720 
Wasted_Col = 471968 
Wasted_Row = 195979 
Idle = 4262284 

BW Util Bottlenecks: 
RCDc_limit = 95970 
RCDWRc_limit = 106739 
WTRc_limit = 37756 
RTWc_limit = 138966 
CCDLc_limit = 222429 
rwq = 0 
CCDLc_limit_alone = 206917 
WTRc_limit_alone = 34737 
RTWc_limit_alone = 126473 

Commands details: 
total_CMD = 5552951 
n_nop = 5370911 
Read = 98312 
Write = 0 
L2_Alloc = 0 
L2_WB = 57368 
n_act = 13289 
n_pre = 13273 
n_ref = 0 
n_req = 112654 
total_req = 155680 

Dual Bus Interface Util: 
issued_total_row = 26562 
issued_total_col = 155680 
Row_Bus_Util =  0.004783 
CoL_Bus_Util = 0.028036 
Either_Row_CoL_Bus_Util = 0.032783 
Issued_on_Two_Bus_Simul_Util = 0.000036 
issued_two_Eff = 0.001110 
queue_avg = 0.230409 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.230409

========= L2 cache stats =========
L2_cache_bank[0]: Access = 82676, Miss = 76472, Miss_rate = 0.925, Pending_hits = 5466, Reservation_fails = 99
L2_cache_bank[1]: Access = 82676, Miss = 76472, Miss_rate = 0.925, Pending_hits = 5471, Reservation_fails = 95
L2_cache_bank[2]: Access = 82676, Miss = 76472, Miss_rate = 0.925, Pending_hits = 5470, Reservation_fails = 94
L2_cache_bank[3]: Access = 82676, Miss = 76472, Miss_rate = 0.925, Pending_hits = 5466, Reservation_fails = 95
L2_cache_bank[4]: Access = 82676, Miss = 76472, Miss_rate = 0.925, Pending_hits = 5469, Reservation_fails = 98
L2_cache_bank[5]: Access = 82676, Miss = 76472, Miss_rate = 0.925, Pending_hits = 5472, Reservation_fails = 94
L2_cache_bank[6]: Access = 82676, Miss = 76472, Miss_rate = 0.925, Pending_hits = 5472, Reservation_fails = 194
L2_cache_bank[7]: Access = 82676, Miss = 76472, Miss_rate = 0.925, Pending_hits = 5472, Reservation_fails = 196
L2_cache_bank[8]: Access = 82296, Miss = 76464, Miss_rate = 0.929, Pending_hits = 5464, Reservation_fails = 0
L2_cache_bank[9]: Access = 82296, Miss = 76464, Miss_rate = 0.929, Pending_hits = 5472, Reservation_fails = 40
L2_cache_bank[10]: Access = 82296, Miss = 76464, Miss_rate = 0.929, Pending_hits = 5472, Reservation_fails = 43
L2_cache_bank[11]: Access = 82296, Miss = 76464, Miss_rate = 0.929, Pending_hits = 5472, Reservation_fails = 53
L2_cache_bank[12]: Access = 82296, Miss = 76464, Miss_rate = 0.929, Pending_hits = 5472, Reservation_fails = 113
L2_cache_bank[13]: Access = 82296, Miss = 76464, Miss_rate = 0.929, Pending_hits = 5469, Reservation_fails = 115
L2_cache_bank[14]: Access = 82296, Miss = 76464, Miss_rate = 0.929, Pending_hits = 5467, Reservation_fails = 118
L2_cache_bank[15]: Access = 82296, Miss = 76464, Miss_rate = 0.929, Pending_hits = 5468, Reservation_fails = 111
L2_cache_bank[16]: Access = 82308, Miss = 76472, Miss_rate = 0.929, Pending_hits = 5471, Reservation_fails = 118
L2_cache_bank[17]: Access = 82308, Miss = 76472, Miss_rate = 0.929, Pending_hits = 5473, Reservation_fails = 115
L2_cache_bank[18]: Access = 82308, Miss = 76472, Miss_rate = 0.929, Pending_hits = 5468, Reservation_fails = 119
L2_cache_bank[19]: Access = 82308, Miss = 76472, Miss_rate = 0.929, Pending_hits = 5473, Reservation_fails = 211
L2_cache_bank[20]: Access = 82308, Miss = 76472, Miss_rate = 0.929, Pending_hits = 5475, Reservation_fails = 111
L2_cache_bank[21]: Access = 82308, Miss = 76472, Miss_rate = 0.929, Pending_hits = 5474, Reservation_fails = 114
L2_cache_bank[22]: Access = 82308, Miss = 76472, Miss_rate = 0.929, Pending_hits = 5470, Reservation_fails = 119
L2_cache_bank[23]: Access = 82308, Miss = 76472, Miss_rate = 0.929, Pending_hits = 5469, Reservation_fails = 119
L2_total_cache_accesses = 1978240
L2_total_cache_misses = 1835264
L2_total_cache_miss_rate = 0.9277
L2_total_cache_pending_hits = 131287
L2_total_cache_reservation_fails = 2584
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 7849
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 215
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 294944
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2584
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 884832
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 215
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 3840
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 131072
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 163872
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 491616
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1187840
	L2_cache_stats_breakdown[TEXTURE_ACC_R][TOTAL_ACCESS] = 3840
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 786560
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 2584
L2_cache_data_port_util = 0.007
L2_cache_fill_port_util = 0.023

icnt_total_pkts_mem_to_simt=1978240
icnt_total_pkts_simt_to_mem=1975360
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 1975360
Req_Network_cycles = 2165344
Req_Network_injected_packets_per_cycle =       0.9123 
Req_Network_conflicts_per_cycle =       0.0641
Req_Network_conflicts_per_cycle_util =       0.1115
Req_Bank_Level_Parallism =       1.5880
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0172
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0381

Reply_Network_injected_packets_num = 1978240
Reply_Network_cycles = 2165344
Reply_Network_injected_packets_per_cycle =        0.9136
Reply_Network_conflicts_per_cycle =        0.0290
Reply_Network_conflicts_per_cycle_util =       0.0504
Reply_Bank_Level_Parallism =       1.5906
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0060
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0305
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 3 hrs, 51 min, 40 sec (13900 sec)
gpgpu_simulation_rate = 28258 (inst/sec)
gpgpu_simulation_rate = 155 (cycle/sec)
gpgpu_silicon_slowdown = 8806451x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd1fcd6e98..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd1fcd6e90..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd1fcd6e88..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd1fcd6e84..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd1fcd6e78..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd1fcd6e70..

GPGPU-Sim PTX: cudaLaunch for 0x0x5595e0172bad (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z10bucketsortPfPiS_iPjS1_'...
GPGPU-Sim PTX: Finding dominators for '_Z10bucketsortPfPiS_iPjS1_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z10bucketsortPfPiS_iPjS1_'...
GPGPU-Sim PTX: Finding postdominators for '_Z10bucketsortPfPiS_iPjS1_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z10bucketsortPfPiS_iPjS1_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z10bucketsortPfPiS_iPjS1_'...
GPGPU-Sim PTX: reconvergence points for _Z10bucketsortPfPiS_iPjS1_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x5b8 (HybridSort_L1D_50_K9.1.sm_75.ptx:279) @%p1 bra $L__BB2_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x660 (HybridSort_L1D_50_K9.1.sm_75.ptx:305) bar.sync 0;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x658 (HybridSort_L1D_50_K9.1.sm_75.ptx:302) @%p2 bra $L__BB2_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x660 (HybridSort_L1D_50_K9.1.sm_75.ptx:305) bar.sync 0;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x678 (HybridSort_L1D_50_K9.1.sm_75.ptx:308) @%p3 bra $L__BB2_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x758 (HybridSort_L1D_50_K9.1.sm_75.ptx:341) ret;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x750 (HybridSort_L1D_50_K9.1.sm_75.ptx:338) @%p4 bra $L__BB2_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x758 (HybridSort_L1D_50_K9.1.sm_75.ptx:341) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z10bucketsortPfPiS_iPjS1_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z10bucketsortPfPiS_iPjS1_'.
GPGPU-Sim PTX: pushing kernel '_Z10bucketsortPfPiS_iPjS1_' to stream 0, gridDim= (1024,1,1) blockDim = (32,1,1) 
GPGPU-Sim uArch: Shader 16 bind to kernel 4 '_Z10bucketsortPfPiS_iPjS1_'
GPGPU-Sim uArch: CTA/core = 16, limited by: shmem cta_limit
GPGPU-Sim: Reconfigure L1 cache to 32KB
GPGPU-Sim uArch: Shader 17 bind to kernel 4 '_Z10bucketsortPfPiS_iPjS1_'
GPGPU-Sim uArch: Shader 18 bind to kernel 4 '_Z10bucketsortPfPiS_iPjS1_'
GPGPU-Sim uArch: Shader 19 bind to kernel 4 '_Z10bucketsortPfPiS_iPjS1_'
GPGPU-Sim uArch: Shader 20 bind to kernel 4 '_Z10bucketsortPfPiS_iPjS1_'
GPGPU-Sim uArch: Shader 21 bind to kernel 4 '_Z10bucketsortPfPiS_iPjS1_'
GPGPU-Sim uArch: Shader 22 bind to kernel 4 '_Z10bucketsortPfPiS_iPjS1_'
GPGPU-Sim uArch: Shader 23 bind to kernel 4 '_Z10bucketsortPfPiS_iPjS1_'
GPGPU-Sim uArch: Shader 24 bind to kernel 4 '_Z10bucketsortPfPiS_iPjS1_'
GPGPU-Sim uArch: Shader 25 bind to kernel 4 '_Z10bucketsortPfPiS_iPjS1_'
GPGPU-Sim uArch: Shader 26 bind to kernel 4 '_Z10bucketsortPfPiS_iPjS1_'
GPGPU-Sim uArch: Shader 27 bind to kernel 4 '_Z10bucketsortPfPiS_iPjS1_'
GPGPU-Sim uArch: Shader 28 bind to kernel 4 '_Z10bucketsortPfPiS_iPjS1_'
GPGPU-Sim uArch: Shader 29 bind to kernel 4 '_Z10bucketsortPfPiS_iPjS1_'
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z10bucketsortPfPiS_iPjS1_'
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z10bucketsortPfPiS_iPjS1_'
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z10bucketsortPfPiS_iPjS1_'
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z10bucketsortPfPiS_iPjS1_'
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z10bucketsortPfPiS_iPjS1_'
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z10bucketsortPfPiS_iPjS1_'
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z10bucketsortPfPiS_iPjS1_'
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z10bucketsortPfPiS_iPjS1_'
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z10bucketsortPfPiS_iPjS1_'
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z10bucketsortPfPiS_iPjS1_'
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z10bucketsortPfPiS_iPjS1_'
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z10bucketsortPfPiS_iPjS1_'
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z10bucketsortPfPiS_iPjS1_'
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z10bucketsortPfPiS_iPjS1_'
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z10bucketsortPfPiS_iPjS1_'
GPGPU-Sim uArch: Shader 15 bind to kernel 4 '_Z10bucketsortPfPiS_iPjS1_'
Simulation cycle for kernel 3 is = 10000
Simulation cycle for kernel 3 is = 15000
Simulation cycle for kernel 3 is = 20000
Simulation cycle for kernel 3 is = 25000
Simulation cycle for kernel 3 is = 30000
Simulation cycle for kernel 3 is = 35000
Simulation cycle for kernel 3 is = 40000
Simulation cycle for kernel 3 is = 45000
Simulation cycle for kernel 3 is = 50000
Simulation cycle for kernel 3 is = 55000
Simulation cycle for kernel 3 is = 60000
Simulation cycle for kernel 3 is = 65000
Simulation cycle for kernel 3 is = 70000
Simulation cycle for kernel 3 is = 75000
Simulation cycle for kernel 3 is = 80000
Simulation cycle for kernel 3 is = 85000
Simulation cycle for kernel 3 is = 90000
Simulation cycle for kernel 3 is = 95000
Simulation cycle for kernel 3 is = 100000
Simulation cycle for kernel 3 is = 105000
Simulation cycle for kernel 3 is = 110000
Simulation cycle for kernel 3 is = 115000
Simulation cycle for kernel 3 is = 120000
Simulation cycle for kernel 3 is = 125000
Simulation cycle for kernel 3 is = 130000
Simulation cycle for kernel 3 is = 135000
Simulation cycle for kernel 3 is = 140000
Simulation cycle for kernel 3 is = 145000
Simulation cycle for kernel 3 is = 150000
Simulation cycle for kernel 3 is = 155000
Simulation cycle for kernel 3 is = 160000
Simulation cycle for kernel 3 is = 165000
Simulation cycle for kernel 3 is = 170000
Simulation cycle for kernel 3 is = 175000
Simulation cycle for kernel 3 is = 180000
Simulation cycle for kernel 3 is = 185000
Simulation cycle for kernel 3 is = 190000
Simulation cycle for kernel 3 is = 195000
Simulation cycle for kernel 3 is = 200000
Simulation cycle for kernel 3 is = 205000
Simulation cycle for kernel 3 is = 210000
Simulation cycle for kernel 3 is = 215000
Simulation cycle for kernel 3 is = 220000
Simulation cycle for kernel 3 is = 225000
Simulation cycle for kernel 3 is = 230000
Simulation cycle for kernel 3 is = 235000
Simulation cycle for kernel 3 is = 240000
Simulation cycle for kernel 3 is = 245000
Simulation cycle for kernel 3 is = 250000
Simulation cycle for kernel 3 is = 255000
Simulation cycle for kernel 3 is = 260000
Simulation cycle for kernel 3 is = 265000
Simulation cycle for kernel 3 is = 270000
Simulation cycle for kernel 3 is = 275000
Simulation cycle for kernel 3 is = 280000
Simulation cycle for kernel 3 is = 285000
Simulation cycle for kernel 3 is = 290000
Simulation cycle for kernel 3 is = 295000
Simulation cycle for kernel 3 is = 300000
Simulation cycle for kernel 3 is = 305000
Simulation cycle for kernel 3 is = 310000
Simulation cycle for kernel 3 is = 315000
Simulation cycle for kernel 3 is = 320000
Simulation cycle for kernel 3 is = 325000
Simulation cycle for kernel 3 is = 330000
Simulation cycle for kernel 3 is = 335000
Simulation cycle for kernel 3 is = 340000
Simulation cycle for kernel 3 is = 345000
Simulation cycle for kernel 3 is = 350000
Simulation cycle for kernel 3 is = 355000
Simulation cycle for kernel 3 is = 360000
Simulation cycle for kernel 3 is = 365000
Simulation cycle for kernel 3 is = 370000
Simulation cycle for kernel 3 is = 375000
Simulation cycle for kernel 3 is = 380000
Simulation cycle for kernel 3 is = 385000
Simulation cycle for kernel 3 is = 390000
Simulation cycle for kernel 3 is = 395000
Simulation cycle for kernel 3 is = 400000
Simulation cycle for kernel 3 is = 405000
Simulation cycle for kernel 3 is = 410000
Simulation cycle for kernel 3 is = 415000
Simulation cycle for kernel 3 is = 420000
Simulation cycle for kernel 3 is = 425000
Simulation cycle for kernel 3 is = 430000
Simulation cycle for kernel 3 is = 435000
Simulation cycle for kernel 3 is = 440000
Simulation cycle for kernel 3 is = 445000
Simulation cycle for kernel 3 is = 450000
Simulation cycle for kernel 3 is = 455000
Simulation cycle for kernel 3 is = 460000
Simulation cycle for kernel 3 is = 465000
Simulation cycle for kernel 3 is = 470000
Simulation cycle for kernel 3 is = 475000
Simulation cycle for kernel 3 is = 480000
Simulation cycle for kernel 3 is = 485000
Simulation cycle for kernel 3 is = 490000
Simulation cycle for kernel 3 is = 495000
Simulation cycle for kernel 3 is = 500000
Simulation cycle for kernel 3 is = 505000
Simulation cycle for kernel 3 is = 510000
Simulation cycle for kernel 3 is = 515000
Simulation cycle for kernel 3 is = 520000
Simulation cycle for kernel 3 is = 525000
Simulation cycle for kernel 3 is = 530000
Simulation cycle for kernel 3 is = 535000
Simulation cycle for kernel 3 is = 540000
Simulation cycle for kernel 3 is = 545000
Simulation cycle for kernel 3 is = 550000
Simulation cycle for kernel 3 is = 555000
Simulation cycle for kernel 3 is = 560000
Simulation cycle for kernel 3 is = 565000
Simulation cycle for kernel 3 is = 570000
Simulation cycle for kernel 3 is = 575000
Simulation cycle for kernel 3 is = 580000
Simulation cycle for kernel 3 is = 585000
Simulation cycle for kernel 3 is = 590000
Simulation cycle for kernel 3 is = 595000
Simulation cycle for kernel 3 is = 600000
Simulation cycle for kernel 3 is = 605000
Simulation cycle for kernel 3 is = 610000
Simulation cycle for kernel 3 is = 615000
Simulation cycle for kernel 3 is = 620000
Simulation cycle for kernel 3 is = 625000
Simulation cycle for kernel 3 is = 630000
Simulation cycle for kernel 3 is = 635000
Simulation cycle for kernel 3 is = 640000
Simulation cycle for kernel 3 is = 645000
Simulation cycle for kernel 3 is = 650000
Simulation cycle for kernel 3 is = 655000
Simulation cycle for kernel 3 is = 660000
Simulation cycle for kernel 3 is = 665000
Simulation cycle for kernel 3 is = 670000
Simulation cycle for kernel 3 is = 675000
Simulation cycle for kernel 3 is = 680000
Simulation cycle for kernel 3 is = 685000
Simulation cycle for kernel 3 is = 690000
Simulation cycle for kernel 3 is = 695000
Simulation cycle for kernel 3 is = 700000
Simulation cycle for kernel 3 is = 705000
Simulation cycle for kernel 3 is = 710000
Simulation cycle for kernel 3 is = 715000
Simulation cycle for kernel 3 is = 720000
Simulation cycle for kernel 3 is = 725000
Simulation cycle for kernel 3 is = 730000
Simulation cycle for kernel 3 is = 735000
Simulation cycle for kernel 3 is = 740000
Simulation cycle for kernel 3 is = 745000
Simulation cycle for kernel 3 is = 750000
Simulation cycle for kernel 3 is = 755000
Simulation cycle for kernel 3 is = 760000
Simulation cycle for kernel 3 is = 765000
Simulation cycle for kernel 3 is = 770000
Simulation cycle for kernel 3 is = 775000
Simulation cycle for kernel 3 is = 780000
Simulation cycle for kernel 3 is = 785000
Simulation cycle for kernel 3 is = 790000
Simulation cycle for kernel 3 is = 795000
Simulation cycle for kernel 3 is = 800000
Simulation cycle for kernel 3 is = 805000
Simulation cycle for kernel 3 is = 810000
Simulation cycle for kernel 3 is = 815000
Simulation cycle for kernel 3 is = 820000
Simulation cycle for kernel 3 is = 825000
Simulation cycle for kernel 3 is = 830000
Simulation cycle for kernel 3 is = 835000
Simulation cycle for kernel 3 is = 840000
Simulation cycle for kernel 3 is = 845000
Simulation cycle for kernel 3 is = 850000
Simulation cycle for kernel 3 is = 855000
Simulation cycle for kernel 3 is = 860000
Simulation cycle for kernel 3 is = 865000
Simulation cycle for kernel 3 is = 870000
Simulation cycle for kernel 3 is = 875000
Simulation cycle for kernel 3 is = 880000
Simulation cycle for kernel 3 is = 885000
Simulation cycle for kernel 3 is = 890000
Simulation cycle for kernel 3 is = 895000
Simulation cycle for kernel 3 is = 900000
Simulation cycle for kernel 3 is = 905000
Simulation cycle for kernel 3 is = 910000
Simulation cycle for kernel 3 is = 915000
Simulation cycle for kernel 3 is = 920000
Simulation cycle for kernel 3 is = 925000
Simulation cycle for kernel 3 is = 930000
Simulation cycle for kernel 3 is = 935000
Simulation cycle for kernel 3 is = 940000
Simulation cycle for kernel 3 is = 945000
Simulation cycle for kernel 3 is = 950000
Simulation cycle for kernel 3 is = 955000
Simulation cycle for kernel 3 is = 960000
Simulation cycle for kernel 3 is = 965000
Simulation cycle for kernel 3 is = 970000
Simulation cycle for kernel 3 is = 975000
Simulation cycle for kernel 3 is = 980000
Simulation cycle for kernel 3 is = 985000
Simulation cycle for kernel 3 is = 990000
Simulation cycle for kernel 3 is = 995000
Simulation cycle for kernel 3 is = 1000000
Simulation cycle for kernel 3 is = 1005000
Simulation cycle for kernel 3 is = 1010000
Simulation cycle for kernel 3 is = 1015000
Simulation cycle for kernel 3 is = 1020000
Simulation cycle for kernel 3 is = 1025000
Simulation cycle for kernel 3 is = 1030000
Simulation cycle for kernel 3 is = 1035000
Simulation cycle for kernel 3 is = 1040000
Simulation cycle for kernel 3 is = 1045000
Simulation cycle for kernel 3 is = 1050000
Simulation cycle for kernel 3 is = 1055000
Simulation cycle for kernel 3 is = 1060000
Simulation cycle for kernel 3 is = 1065000
Simulation cycle for kernel 3 is = 1070000
Simulation cycle for kernel 3 is = 1075000
Simulation cycle for kernel 3 is = 1080000
Simulation cycle for kernel 3 is = 1085000
Simulation cycle for kernel 3 is = 1090000
Simulation cycle for kernel 3 is = 1095000
Simulation cycle for kernel 3 is = 1100000
Simulation cycle for kernel 3 is = 1105000
Simulation cycle for kernel 3 is = 1110000
Simulation cycle for kernel 3 is = 1115000
Simulation cycle for kernel 3 is = 1120000
Destroy streams for kernel 4: size 0
kernel_name = _Z10bucketsortPfPiS_iPjS1_ 
kernel_launch_uid = 4 
gpu_sim_cycle = 1121212
gpu_sim_insn = 101416960
gpu_ipc =      90.4530
gpu_tot_sim_cycle = 3286556
gpu_tot_sim_insn = 494212160
gpu_tot_ipc =     150.3739
gpu_tot_issued_cta = 2120
gpu_occupancy = 47.0646% 
gpu_tot_occupancy = 40.9844% 
max_total_param_size = 0
gpu_stall_dramfull = 15413481
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       4.7679
partiton_level_parallism_total  =       2.2276
partiton_level_parallism_util =       4.9202
partiton_level_parallism_util_total  =       3.1416
L2_BW  =     208.2620 GB/Sec
L2_BW_total  =      97.3406 GB/Sec
gpu_total_sim_rate=23141

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 240504, Miss = 236154, Miss_rate = 0.982, Pending_hits = 444, Reservation_fails = 59345
	L1D_cache_core[1]: Access = 264134, Miss = 259707, Miss_rate = 0.983, Pending_hits = 626, Reservation_fails = 87457
	L1D_cache_core[2]: Access = 245912, Miss = 241107, Miss_rate = 0.980, Pending_hits = 417, Reservation_fails = 59385
	L1D_cache_core[3]: Access = 242845, Miss = 238485, Miss_rate = 0.982, Pending_hits = 422, Reservation_fails = 53844
	L1D_cache_core[4]: Access = 237650, Miss = 233400, Miss_rate = 0.982, Pending_hits = 601, Reservation_fails = 65281
	L1D_cache_core[5]: Access = 232399, Miss = 227881, Miss_rate = 0.981, Pending_hits = 419, Reservation_fails = 57482
	L1D_cache_core[6]: Access = 235361, Miss = 230922, Miss_rate = 0.981, Pending_hits = 411, Reservation_fails = 66957
	L1D_cache_core[7]: Access = 232301, Miss = 227916, Miss_rate = 0.981, Pending_hits = 575, Reservation_fails = 57119
	L1D_cache_core[8]: Access = 273476, Miss = 252799, Miss_rate = 0.924, Pending_hits = 16846, Reservation_fails = 75252
	L1D_cache_core[9]: Access = 258619, Miss = 238656, Miss_rate = 0.923, Pending_hits = 16753, Reservation_fails = 57430
	L1D_cache_core[10]: Access = 272305, Miss = 251701, Miss_rate = 0.924, Pending_hits = 16912, Reservation_fails = 62834
	L1D_cache_core[11]: Access = 264002, Miss = 243197, Miss_rate = 0.921, Pending_hits = 16819, Reservation_fails = 54062
	L1D_cache_core[12]: Access = 278827, Miss = 257857, Miss_rate = 0.925, Pending_hits = 17085, Reservation_fails = 80270
	L1D_cache_core[13]: Access = 270444, Miss = 249603, Miss_rate = 0.923, Pending_hits = 16801, Reservation_fails = 64025
	L1D_cache_core[14]: Access = 285274, Miss = 264402, Miss_rate = 0.927, Pending_hits = 16921, Reservation_fails = 97696
	L1D_cache_core[15]: Access = 275709, Miss = 254994, Miss_rate = 0.925, Pending_hits = 16972, Reservation_fails = 69868
	L1D_cache_core[16]: Access = 235335, Miss = 230930, Miss_rate = 0.981, Pending_hits = 353, Reservation_fails = 67538
	L1D_cache_core[17]: Access = 241891, Miss = 237464, Miss_rate = 0.982, Pending_hits = 463, Reservation_fails = 75514
	L1D_cache_core[18]: Access = 225889, Miss = 222271, Miss_rate = 0.984, Pending_hits = 359, Reservation_fails = 58899
	L1D_cache_core[19]: Access = 242935, Miss = 238511, Miss_rate = 0.982, Pending_hits = 464, Reservation_fails = 79431
	L1D_cache_core[20]: Access = 235298, Miss = 230505, Miss_rate = 0.980, Pending_hits = 288, Reservation_fails = 63077
	L1D_cache_core[21]: Access = 231264, Miss = 226858, Miss_rate = 0.981, Pending_hits = 366, Reservation_fails = 59767
	L1D_cache_core[22]: Access = 253645, Miss = 249120, Miss_rate = 0.982, Pending_hits = 363, Reservation_fails = 97991
	L1D_cache_core[23]: Access = 228904, Miss = 224595, Miss_rate = 0.981, Pending_hits = 342, Reservation_fails = 62341
	L1D_cache_core[24]: Access = 224704, Miss = 220953, Miss_rate = 0.983, Pending_hits = 341, Reservation_fails = 56298
	L1D_cache_core[25]: Access = 231146, Miss = 226790, Miss_rate = 0.981, Pending_hits = 343, Reservation_fails = 63809
	L1D_cache_core[26]: Access = 241805, Miss = 237320, Miss_rate = 0.981, Pending_hits = 263, Reservation_fails = 73324
	L1D_cache_core[27]: Access = 232368, Miss = 227810, Miss_rate = 0.980, Pending_hits = 478, Reservation_fails = 62756
	L1D_cache_core[28]: Access = 245960, Miss = 241440, Miss_rate = 0.982, Pending_hits = 548, Reservation_fails = 80733
	L1D_cache_core[29]: Access = 235485, Miss = 231066, Miss_rate = 0.981, Pending_hits = 542, Reservation_fails = 65172
	L1D_total_cache_accesses = 7416391
	L1D_total_cache_misses = 7154414
	L1D_total_cache_miss_rate = 0.9647
	L1D_total_cache_pending_hits = 144537
	L1D_total_cache_reservation_fails = 2034957
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.027
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 17164336
	L1T_total_cache_misses = 960
	L1T_total_cache_miss_rate = 0.0001
	L1T_total_cache_pending_hits = 17163376
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 90887
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 13465
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 596504
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 955155
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1789512
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 13465
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 17163376
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 960
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 26553
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 131072
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4259845
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1079802
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 508553
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2490368
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][TOTAL_ACCESS] = 17164336
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 4926023

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 955155
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 1079802
ctas_completed 2120, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
43541, 43429, 52945, 43573, 43309, 52689, 43278, 43222, 52850, 25126, 25126, 25046, 25118, 25126, 28233, 25014, 
gpgpu_n_tot_thrd_icount = 528202496
gpgpu_n_tot_w_icount = 16506328
gpgpu_n_stall_shd_mem = 20211522
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2394208
gpgpu_n_mem_write_global = 4926023
gpgpu_n_mem_texture = 960
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 19988480
gpgpu_n_store_insn = 10486784
gpgpu_n_shmem_insn = 37473176
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 41943040
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 361472
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 2557604
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 1636463
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 163839
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:75492	W0_Idle:13021195	W0_Scoreboard:322079981	W1:651744	W2:146552	W3:19824	W4:2008	W5:80	W6:8	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:15686112
single_issue_nums: WS0:4427524	WS1:4368633	WS2:3949610	WS3:3760561	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 19088128 {8:2386016,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 197040920 {40:4926023,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 327680 {40:8192,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 7680 {8:960,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 95440640 {40:2386016,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 39408184 {8:4926023,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 327680 {40:8192,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 153600 {40:3840,}
maxmflatency = 7301 
max_icnt2mem_latency = 5672 
maxmrqlatency = 1775 
max_icnt2sh_latency = 175 
averagemflatency = 1569 
avg_icnt2mem_latency = 902 
avg_mrq_latency = 154 
avg_icnt2sh_latency = 2 
mrq_lat_table:1330607 	192133 	77860 	104988 	363585 	341001 	534689 	842903 	901956 	315473 	6153 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1152000 	1599701 	529855 	1286109 	2559485 	196921 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	7444 	1002 	445 	220 	2695348 	170501 	184000 	430905 	923829 	1795484 	1108123 	3890 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	6893236 	310411 	83622 	29199 	6209 	1200 	194 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	35 	2236 	38 	79 	876 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[8]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[9]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[10]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[11]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:     24430     28232     59054     68634     35497     35425     21782     21788     35129     35273     30507     30520     89180     91353     35313     35131 
dram[1]:     21782     26012     62191     62317     35318     35360     21784     21785     34949     34972     30515     30496     94994     93825     35280     35363 
dram[2]:     24591     22645     69667     61625     35503     35514     21785     21784     35248     35081     30496     30496     90052     95442     35091     35137 
dram[3]:     26212     21783     77119     67039     35492     35454     21784     21785     35327     34999     30496     30497     94674     98816     35266     35192 
dram[4]:     28417     25490     78152     77453     35657     35436     23320     22522     35684     35401     35054     30500     95014    103739     35511     35276 
dram[5]:     21994     27399     72996     75038     35457     35681     22093     23468     35501     35675     35088     35092     99642     95387     35446     35422 
dram[6]:     21845     21782     74675     77740     35391     35706     21789     21784     35466     35707     30509     30496    102374     96474     35254     35566 
dram[7]:     27225     24976     73367     77968     35747     35383     21787     24417     35692     35369     35016     30496     99170    102982     35456     35256 
dram[8]:     22112     23697     65826     59013     35737     35569     22554     21785     35602     35376     30496     30511    105980    100182     35105     35174 
dram[9]:     23098     22112     65538     62234     35559     35829     25666     23952     35499     35577     30496     30496    106786    104446     35074     35143 
dram[10]:     22984     26129     61489     70547     35706     35736     22451     21783     35456     35630     30511     30495    100216    109041     35142     35217 
dram[11]:     21783     21782     62910     62504     35776     35512     21785     21989     35530     35349     30497     30496    103096    105569     35126     35350 
average row accesses per activate:
dram[0]:  1.827227  1.833509  1.832404  1.843757  1.808582  1.828418  1.836058  1.830375  1.843976  1.838265  1.824790  1.816359  1.824946  1.822642  1.807690  1.805110 
dram[1]:  1.844385  1.842492  1.831704  1.849131  1.818982  1.834727  1.835629  1.844536  1.832853  1.849463  1.820316  1.818220  1.811900  1.821391  1.808145  1.810436 
dram[2]:  1.841015  1.847269  1.850413  1.845243  1.832868  1.825367  1.841035  1.832691  1.839513  1.841567  1.819351  1.826023  1.832756  1.826282  1.802283  1.800937 
dram[3]:  1.841593  1.838910  1.858041  1.845578  1.818119  1.810612  1.838220  1.839492  1.844230  1.840572  1.820560  1.818595  1.824816  1.819157  1.801913  1.814810 
dram[4]:  1.832890  1.845532  1.851745  1.850674  1.820243  1.826833  1.834802  1.843439  1.863636  1.845773  1.834334  1.835089  1.817140  1.826289  1.787104  1.800056 
dram[5]:  1.844556  1.841091  1.842127  1.847788  1.815955  1.821198  1.845402  1.844724  1.855162  1.845614  1.843593  1.822349  1.815154  1.823740  1.815592  1.799806 
dram[6]:  1.839736  1.844184  1.850395  1.855148  1.817466  1.828011  1.840360  1.852292  1.850603  1.838632  1.827705  1.818436  1.822447  1.828533  1.802196  1.799917 
dram[7]:  1.841203  1.841641  1.859824  1.847725  1.813692  1.830282  1.840240  1.837792  1.840552  1.849344  1.827229  1.828114  1.830641  1.828457  1.803345  1.800236 
dram[8]:  1.839020  1.836408  1.843979  1.839346  1.828426  1.829073  1.831182  1.838104  1.843677  1.848946  1.824937  1.815099  1.821348  1.823492  1.823277  1.803022 
dram[9]:  1.835914  1.831340  1.839090  1.838122  1.838049  1.817009  1.837883  1.843963  1.830109  1.845897  1.827630  1.827225  1.823464  1.825278  1.807615  1.802886 
dram[10]:  1.838510  1.849506  1.854159  1.833776  1.826238  1.813234  1.846274  1.838235  1.844874  1.843626  1.824228  1.817043  1.822646  1.824060  1.810041  1.813749 
dram[11]:  1.841175  1.827050  1.844915  1.844889  1.823065  1.822224  1.845471  1.827529  1.855481  1.845231  1.810212  1.814143  1.819540  1.830090  1.805532  1.808531 
average row locality = 5011348/2737667 = 1.830518
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     12188     12184     12284     12284     12308     12308     12356     12356     12344     12344     12220     12220     12080     12080     12048     12044 
dram[1]:     12184     12184     12284     12284     12308     12308     12356     12356     12344     12344     12220     12220     12080     12080     12044     12044 
dram[2]:     12184     12184     12284     12284     12308     12308     12356     12356     12344     12344     12220     12220     12080     12080     12044     12044 
dram[3]:     12184     12184     12284     12284     12308     12308     12356     12356     12344     12344     12220     12220     12080     12080     12044     12044 
dram[4]:     12196     12192     12292     12292     12308     12308     12356     12356     12352     12352     12212     12212     12084     12084     12048     12048 
dram[5]:     12192     12192     12288     12288     12308     12308     12356     12356     12352     12352     12212     12212     12084     12084     12048     12048 
dram[6]:     12192     12192     12288     12288     12308     12308     12356     12356     12352     12352     12212     12212     12084     12084     12048     12048 
dram[7]:     12192     12196     12288     12288     12308     12308     12356     12356     12352     12352     12212     12212     12084     12084     12048     12048 
dram[8]:     12188     12184     12280     12280     12308     12308     12360     12360     12336     12336     12208     12208     12080     12080     12040     12040 
dram[9]:     12184     12184     12280     12280     12308     12308     12360     12360     12336     12336     12208     12208     12080     12080     12040     12040 
dram[10]:     12184     12188     12280     12280     12308     12308     12360     12360     12336     12336     12208     12208     12080     12080     12040     12040 
dram[11]:     12184     12184     12280     12280     12308     12308     12360     12360     12336     12336     12208     12208     12080     12080     12040     12040 
total dram reads = 2347680
bank skew: 12360/12040 = 1.03
chip skew: 195692/195592 = 1.00
number of total write accesses:
dram[0]:     22160     22125     22088     22192     22249     22212     21907     21860     21793     21786     21871     21939     22106     22079     22114     22131 
dram[1]:     22053     21950     22161     22113     22181     22174     21895     21814     21821     21828     21956     21898     22101     22152     22117     21944 
dram[2]:     21935     22103     22105     22182     22120     22243     21752     21939     21814     21797     21967     21923     21999     22082     22056     22261 
dram[3]:     22122     22065     22143     22076     22200     22192     21936     21826     21806     21691     21853     21915     22061     22105     22090     22034 
dram[4]:     22091     22064     22229     21984     22171     22137     21870     21853     21799     21882     21924     21863     22044     22055     22095     22103 
dram[5]:     22063     22073     22170     22144     22181     22104     21787     21840     21666     21757     21985     21847     22166     22141     22012     22172 
dram[6]:     22115     22095     22097     22196     22200     22083     21948     21750     21783     21873     21987     21955     22191     22102     22188     22086 
dram[7]:     22188     22044     22115     22226     22166     22160     21814     21738     21761     21782     21949     21895     22150     22139     22076     22119 
dram[8]:     22042     22054     22185     22241     22190     22063     21784     21774     21804     21794     21878     21982     22123     22116     22109     22010 
dram[9]:     22011     22173     22241     22158     22166     22290     21887     21835     21838     21752     21945     21912     22206     22144     22126     22159 
dram[10]:     22118     22077     22163     22145     22172     22068     21886     21847     21770     21743     21928     21977     22139     22035     22177     22078 
dram[11]:     22048     22132     22126     22168     22122     22195     21751     21995     21662     21844     21993     21902     22068     22128     22051     22154 
total dram writes = 4228060
bank skew: 22290/21662 = 1.03
chip skew: 352843/352108 = 1.00
average mf latency per bank:
dram[0]:       2246      2277      2233      2267      2200      2148      2187      2252      2218      2204      2176      2132      2234      2296      2226      2166
dram[1]:       2183      1904      2182      1906      2088      1793      2166      1894      2130      1842      2071      1801      2203      1933      2115      1819
dram[2]:       1220      1876      1222      1884      1151      1748      1218      1872      1188      1814      1146      1754      1239      1913      1168      1781
dram[3]:       1737      1733      1758      1730      1757      1661      1686      1712      1772      1703      1721      1655      1736      1742      1799      1687
dram[4]:       1579      1306      1575      1302      1536      1322      1544      1252      1572      1322      1531      1300      1588      1289      1546      1326
dram[5]:       1174      1318      1158      1310      1126      1298      1147      1280      1145      1314      1114      1286      1174      1308      1135      1307
dram[6]:       2348      1555      2327      1546      2261      1533      2268      1496      2307      1547      2263      1511      2324      1532      2281      1545
dram[7]:       1988      1488      1945      1429      1783      1329      1937      1438      1859      1377      1819      1347      1988      1467      1803      1341
dram[8]:       1471      1488      1494      1517      1471      1588      1466      1452      1480      1581      1432      1495      1481      1485      1472      1598
dram[9]:       1978      2108      1995      2142      2039      2163      1939      2078      2019      2163      1948      2085      1985      2124      2038      2161
dram[10]:       1745      1847      1765      1873      1764      1933      1727      1813      1776      1926      1709      1845      1766      1852      1773      1941
dram[11]:       1703      2104      1728      2142      1769      2161      1676      2068      1758      2165      1684      2090      1702      2105      1771      2178
maximum mf latency per bank:
dram[0]:       6322      6192      6342      6317      6123      5726      6719      6663      7301      5892      5907      6076      6225      6628      6107      6111
dram[1]:       6446      5481      6916      5618      6416      5202      6428      5733      5661      5716      6194      6137      6662      6248      6152      5380
dram[2]:       4293      5998      4409      6237      4102      5423      4874      6251      3998      5741      4159      5999      4608      6092      4071      6155
dram[3]:       4779      5101      5143      5072      5297      5006      4782      5122      5419      5106      4936      5193      4998      5279      5567      5201
dram[4]:       5890      4855      4930      4999      5397      5834      5146      4894      4957      5351      4957      4890      5298      4836      4981      4837
dram[5]:       4500      4406      4577      4915      4173      4798      4901      4461      4183      4864      4326      4630      4303      4506      4629      5002
dram[6]:       6601      4742      5893      4780      6083      5413      6820      4458      5675      4826      6134      4880      5971      4877      5782      5375
dram[7]:       5880      5730      5770      5499      5345      5369      5979      5634      6013      5968      5336      5440      6115      5538      5442      5065
dram[8]:       4543      5008      4795      4726      4671      5377      4359      4815      4722      5445      4463      5149      4447      4725      4548      5730
dram[9]:       5473      5622      5597      5705      6034      5868      5310      5611      5654      5899      5581      6358      5970      5831      6035      5892
dram[10]:       5310      5536      5359      5433      5543      5812      4729      5209      5230      5456      4991      5233      4933      5085      5086      5716
dram[11]:       5328      6646      5860      6315      6028      6489      5818      6207      5907      6552      5756      6706      5343      6175      5968      6647

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8428262 n_nop=7446663 n_act=228735 n_pre=228719 n_ref_event=4572360550251980812 n_req=417741 n_rd=195648 n_rd_L2_A=0 n_write=0 n_wr_bk=352612 bw_util=0.2602
n_activity=4549988 dram_eff=0.482
bk0: 12188a 6055435i bk1: 12184a 6087984i bk2: 12284a 6084634i bk3: 12284a 6074654i bk4: 12308a 6075735i bk5: 12308a 6109431i bk6: 12356a 6120546i bk7: 12356a 6113226i bk8: 12344a 6114205i bk9: 12344a 6077470i bk10: 12220a 6127713i bk11: 12220a 6114005i bk12: 12080a 6106417i bk13: 12080a 6103593i bk14: 12048a 6100398i bk15: 12044a 6092504i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.452486
Row_Buffer_Locality_read = 0.863592
Row_Buffer_Locality_write = 0.090332
Bank_Level_Parallism = 9.552640
Bank_Level_Parallism_Col = 3.181304
Bank_Level_Parallism_Ready = 1.595202
write_to_read_ratio_blp_rw_average = 0.614814
GrpLevelPara = 2.215807 

BW Util details:
bwutil = 0.260201 
total_CMD = 8428262 
util_bw = 2193040 
Wasted_Col = 1621067 
Wasted_Row = 225827 
Idle = 4388328 

BW Util Bottlenecks: 
RCDc_limit = 390645 
RCDWRc_limit = 1448462 
WTRc_limit = 1319562 
RTWc_limit = 1291111 
CCDLc_limit = 634135 
rwq = 0 
CCDLc_limit_alone = 474106 
WTRc_limit_alone = 1234017 
RTWc_limit_alone = 1216627 

Commands details: 
total_CMD = 8428262 
n_nop = 7446663 
Read = 195648 
Write = 0 
L2_Alloc = 0 
L2_WB = 352612 
n_act = 228735 
n_pre = 228719 
n_ref = 4572360550251980812 
n_req = 417741 
total_req = 548260 

Dual Bus Interface Util: 
issued_total_row = 457454 
issued_total_col = 548260 
Row_Bus_Util =  0.054276 
CoL_Bus_Util = 0.065050 
Either_Row_CoL_Bus_Util = 0.116465 
Issued_on_Two_Bus_Simul_Util = 0.002861 
issued_two_Eff = 0.024567 
queue_avg = 19.650345 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=19.6503
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8428262 n_nop=7446986 n_act=228511 n_pre=228495 n_ref_event=0 n_req=418043 n_rd=195640 n_rd_L2_A=0 n_write=0 n_wr_bk=352158 bw_util=0.26
n_activity=4536996 dram_eff=0.483
bk0: 12184a 6094095i bk1: 12184a 6109941i bk2: 12284a 6044817i bk3: 12284a 6072601i bk4: 12308a 6076281i bk5: 12308a 6100379i bk6: 12356a 6117789i bk7: 12356a 6145759i bk8: 12344a 6104676i bk9: 12344a 6115174i bk10: 12220a 6116907i bk11: 12220a 6101645i bk12: 12080a 6107220i bk13: 12080a 6071468i bk14: 12044a 6096452i bk15: 12044a 6119827i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.453417
Row_Buffer_Locality_read = 0.865365
Row_Buffer_Locality_write = 0.091042
Bank_Level_Parallism = 9.576789
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.605281
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.259981 
total_CMD = 8428262 
util_bw = 2191192 
Wasted_Col = 1616006 
Wasted_Row = 219460 
Idle = 4401604 

BW Util Bottlenecks: 
RCDc_limit = 383516 
RCDWRc_limit = 1453057 
WTRc_limit = 1309975 
RTWc_limit = 1281100 
CCDLc_limit = 632530 
rwq = 0 
CCDLc_limit_alone = 475306 
WTRc_limit_alone = 1225043 
RTWc_limit_alone = 1208808 

Commands details: 
total_CMD = 8428262 
n_nop = 7446986 
Read = 195640 
Write = 0 
L2_Alloc = 0 
L2_WB = 352158 
n_act = 228511 
n_pre = 228495 
n_ref = 0 
n_req = 418043 
total_req = 547798 

Dual Bus Interface Util: 
issued_total_row = 457006 
issued_total_col = 547798 
Row_Bus_Util =  0.054223 
CoL_Bus_Util = 0.064995 
Either_Row_CoL_Bus_Util = 0.116427 
Issued_on_Two_Bus_Simul_Util = 0.002792 
issued_two_Eff = 0.023977 
queue_avg = 19.736837 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=19.7368
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8428262 n_nop=7448135 n_act=228085 n_pre=228069 n_ref_event=0 n_req=417694 n_rd=195640 n_rd_L2_A=0 n_write=0 n_wr_bk=352278 bw_util=0.26
n_activity=4538505 dram_eff=0.4829
bk0: 12184a 6125678i bk1: 12184a 6109429i bk2: 12284a 6092101i bk3: 12284a 6057776i bk4: 12308a 6093448i bk5: 12308a 6072525i bk6: 12356a 6143444i bk7: 12356a 6114033i bk8: 12344a 6089655i bk9: 12344a 6093039i bk10: 12220a 6108611i bk11: 12220a 6085188i bk12: 12080a 6100101i bk13: 12080a 6086271i bk14: 12044a 6079328i bk15: 12044a 6054075i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.453981
Row_Buffer_Locality_read = 0.866684
Row_Buffer_Locality_write = 0.090370
Bank_Level_Parallism = 9.593479
Bank_Level_Parallism_Col = 3.194254
Bank_Level_Parallism_Ready = 1.613734
write_to_read_ratio_blp_rw_average = 0.614570
GrpLevelPara = 2.221565 

BW Util details:
bwutil = 0.260038 
total_CMD = 8428262 
util_bw = 2191672 
Wasted_Col = 1613132 
Wasted_Row = 223731 
Idle = 4399727 

BW Util Bottlenecks: 
RCDc_limit = 381713 
RCDWRc_limit = 1448167 
WTRc_limit = 1324758 
RTWc_limit = 1285512 
CCDLc_limit = 636002 
rwq = 0 
CCDLc_limit_alone = 474584 
WTRc_limit_alone = 1238982 
RTWc_limit_alone = 1209870 

Commands details: 
total_CMD = 8428262 
n_nop = 7448135 
Read = 195640 
Write = 0 
L2_Alloc = 0 
L2_WB = 352278 
n_act = 228085 
n_pre = 228069 
n_ref = 0 
n_req = 417694 
total_req = 547918 

Dual Bus Interface Util: 
issued_total_row = 456154 
issued_total_col = 547918 
Row_Bus_Util =  0.054122 
CoL_Bus_Util = 0.065010 
Either_Row_CoL_Bus_Util = 0.116291 
Issued_on_Two_Bus_Simul_Util = 0.002841 
issued_two_Eff = 0.024431 
queue_avg = 19.624979 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=19.625
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8428262 n_nop=7448003 n_act=228148 n_pre=228132 n_ref_event=0 n_req=417389 n_rd=195640 n_rd_L2_A=0 n_write=0 n_wr_bk=352115 bw_util=0.26
n_activity=4542316 dram_eff=0.4824
bk0: 12184a 6101100i bk1: 12184a 6087878i bk2: 12284a 6071519i bk3: 12284a 6085091i bk4: 12308a 6089086i bk5: 12308a 6087756i bk6: 12356a 6129873i bk7: 12356a 6119171i bk8: 12344a 6106951i bk9: 12344a 6119594i bk10: 12220a 6136601i bk11: 12220a 6122813i bk12: 12080a 6107443i bk13: 12080a 6084833i bk14: 12044a 6063351i bk15: 12044a 6096893i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.453431
Row_Buffer_Locality_read = 0.866162
Row_Buffer_Locality_write = 0.089295
Bank_Level_Parallism = 9.564239
Bank_Level_Parallism_Col = 3.159972
Bank_Level_Parallism_Ready = 1.605471
write_to_read_ratio_blp_rw_average = 0.616948
GrpLevelPara = 2.208975 

BW Util details:
bwutil = 0.259961 
total_CMD = 8428262 
util_bw = 2191020 
Wasted_Col = 1614855 
Wasted_Row = 224160 
Idle = 4398227 

BW Util Bottlenecks: 
RCDc_limit = 385977 
RCDWRc_limit = 1445203 
WTRc_limit = 1290441 
RTWc_limit = 1278080 
CCDLc_limit = 630242 
rwq = 0 
CCDLc_limit_alone = 473300 
WTRc_limit_alone = 1207138 
RTWc_limit_alone = 1204441 

Commands details: 
total_CMD = 8428262 
n_nop = 7448003 
Read = 195640 
Write = 0 
L2_Alloc = 0 
L2_WB = 352115 
n_act = 228148 
n_pre = 228132 
n_ref = 0 
n_req = 417389 
total_req = 547755 

Dual Bus Interface Util: 
issued_total_row = 456280 
issued_total_col = 547755 
Row_Bus_Util =  0.054137 
CoL_Bus_Util = 0.064990 
Either_Row_CoL_Bus_Util = 0.116306 
Issued_on_Two_Bus_Simul_Util = 0.002821 
issued_two_Eff = 0.024255 
queue_avg = 19.497524 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=19.4975
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8428262 n_nop=7448577 n_act=227791 n_pre=227775 n_ref_event=0 n_req=417290 n_rd=195692 n_rd_L2_A=0 n_write=0 n_wr_bk=352164 bw_util=0.26
n_activity=4548813 dram_eff=0.4818
bk0: 12196a 6118787i bk1: 12192a 6120840i bk2: 12292a 6101926i bk3: 12292a 6104823i bk4: 12308a 6106363i bk5: 12308a 6095274i bk6: 12356a 6132416i bk7: 12356a 6136500i bk8: 12352a 6148281i bk9: 12352a 6123285i bk10: 12212a 6136836i bk11: 12212a 6146441i bk12: 12084a 6076387i bk13: 12084a 6127403i bk14: 12048a 6093339i bk15: 12048a 6120659i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.454157
Row_Buffer_Locality_read = 0.864844
Row_Buffer_Locality_write = 0.091481
Bank_Level_Parallism = 9.477880
Bank_Level_Parallism_Col = 3.160516
Bank_Level_Parallism_Ready = 1.603542
write_to_read_ratio_blp_rw_average = 0.614424
GrpLevelPara = 2.213300 

BW Util details:
bwutil = 0.260009 
total_CMD = 8428262 
util_bw = 2191424 
Wasted_Col = 1618273 
Wasted_Row = 227543 
Idle = 4391022 

BW Util Bottlenecks: 
RCDc_limit = 383712 
RCDWRc_limit = 1444527 
WTRc_limit = 1309771 
RTWc_limit = 1270025 
CCDLc_limit = 630062 
rwq = 0 
CCDLc_limit_alone = 471224 
WTRc_limit_alone = 1224379 
RTWc_limit_alone = 1196579 

Commands details: 
total_CMD = 8428262 
n_nop = 7448577 
Read = 195692 
Write = 0 
L2_Alloc = 0 
L2_WB = 352164 
n_act = 227791 
n_pre = 227775 
n_ref = 0 
n_req = 417290 
total_req = 547856 

Dual Bus Interface Util: 
issued_total_row = 455566 
issued_total_col = 547856 
Row_Bus_Util =  0.054052 
CoL_Bus_Util = 0.065002 
Either_Row_CoL_Bus_Util = 0.116238 
Issued_on_Two_Bus_Simul_Util = 0.002816 
issued_two_Eff = 0.024229 
queue_avg = 19.316898 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=19.3169
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8428262 n_nop=7448811 n_act=227680 n_pre=227664 n_ref_event=0 n_req=417220 n_rd=195680 n_rd_L2_A=0 n_write=0 n_wr_bk=352108 bw_util=0.26
n_activity=4548433 dram_eff=0.4817
bk0: 12192a 6116876i bk1: 12192a 6115270i bk2: 12288a 6097185i bk3: 12288a 6091827i bk4: 12308a 6107267i bk5: 12308a 6119377i bk6: 12356a 6141042i bk7: 12356a 6118550i bk8: 12352a 6140815i bk9: 12352a 6107090i bk10: 12212a 6142579i bk11: 12212a 6133773i bk12: 12084a 6110505i bk13: 12084a 6126276i bk14: 12048a 6095203i bk15: 12048a 6105509i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.454331
Row_Buffer_Locality_read = 0.865607
Row_Buffer_Locality_write = 0.091063
Bank_Level_Parallism = 9.487528
Bank_Level_Parallism_Col = 3.157946
Bank_Level_Parallism_Ready = 1.606473
write_to_read_ratio_blp_rw_average = 0.617262
GrpLevelPara = 2.206084 

BW Util details:
bwutil = 0.259977 
total_CMD = 8428262 
util_bw = 2191152 
Wasted_Col = 1616730 
Wasted_Row = 227086 
Idle = 4393294 

BW Util Bottlenecks: 
RCDc_limit = 384071 
RCDWRc_limit = 1445064 
WTRc_limit = 1294081 
RTWc_limit = 1272373 
CCDLc_limit = 631217 
rwq = 0 
CCDLc_limit_alone = 474316 
WTRc_limit_alone = 1210332 
RTWc_limit_alone = 1199221 

Commands details: 
total_CMD = 8428262 
n_nop = 7448811 
Read = 195680 
Write = 0 
L2_Alloc = 0 
L2_WB = 352108 
n_act = 227680 
n_pre = 227664 
n_ref = 0 
n_req = 417220 
total_req = 547788 

Dual Bus Interface Util: 
issued_total_row = 455344 
issued_total_col = 547788 
Row_Bus_Util =  0.054026 
CoL_Bus_Util = 0.064994 
Either_Row_CoL_Bus_Util = 0.116210 
Issued_on_Two_Bus_Simul_Util = 0.002810 
issued_two_Eff = 0.024178 
queue_avg = 19.349691 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=19.3497
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8428262 n_nop=7447265 n_act=228216 n_pre=228200 n_ref_event=0 n_req=418091 n_rd=195680 n_rd_L2_A=0 n_write=0 n_wr_bk=352649 bw_util=0.2602
n_activity=4536588 dram_eff=0.4835
bk0: 12192a 6085152i bk1: 12192a 6106480i bk2: 12288a 6053766i bk3: 12288a 6046150i bk4: 12308a 6074622i bk5: 12308a 6076615i bk6: 12356a 6114688i bk7: 12356a 6142199i bk8: 12352a 6126742i bk9: 12352a 6108689i bk10: 12212a 6117088i bk11: 12212a 6111238i bk12: 12084a 6087952i bk13: 12084a 6102160i bk14: 12048a 6089283i bk15: 12048a 6107109i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.454186
Row_Buffer_Locality_read = 0.866537
Row_Buffer_Locality_write = 0.091394
Bank_Level_Parallism = 9.585152
Bank_Level_Parallism_Col = 3.213125
Bank_Level_Parallism_Ready = 1.617629
write_to_read_ratio_blp_rw_average = 0.611413
GrpLevelPara = 2.230008 

BW Util details:
bwutil = 0.260233 
total_CMD = 8428262 
util_bw = 2193316 
Wasted_Col = 1610389 
Wasted_Row = 223784 
Idle = 4400773 

BW Util Bottlenecks: 
RCDc_limit = 380046 
RCDWRc_limit = 1447784 
WTRc_limit = 1350049 
RTWc_limit = 1279326 
CCDLc_limit = 638185 
rwq = 0 
CCDLc_limit_alone = 472885 
WTRc_limit_alone = 1260938 
RTWc_limit_alone = 1203137 

Commands details: 
total_CMD = 8428262 
n_nop = 7447265 
Read = 195680 
Write = 0 
L2_Alloc = 0 
L2_WB = 352649 
n_act = 228216 
n_pre = 228200 
n_ref = 0 
n_req = 418091 
total_req = 548329 

Dual Bus Interface Util: 
issued_total_row = 456416 
issued_total_col = 548329 
Row_Bus_Util =  0.054153 
CoL_Bus_Util = 0.065058 
Either_Row_CoL_Bus_Util = 0.116394 
Issued_on_Two_Bus_Simul_Util = 0.002818 
issued_two_Eff = 0.024208 
queue_avg = 19.733343 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=19.7333
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8428262 n_nop=7448497 n_act=227834 n_pre=227818 n_ref_event=0 n_req=417455 n_rd=195684 n_rd_L2_A=0 n_write=0 n_wr_bk=352322 bw_util=0.2601
n_activity=4545705 dram_eff=0.4822
bk0: 12192a 6080387i bk1: 12196a 6085716i bk2: 12288a 6085083i bk3: 12288a 6091802i bk4: 12308a 6081502i bk5: 12308a 6099260i bk6: 12356a 6120984i bk7: 12356a 6156466i bk8: 12352a 6094635i bk9: 12352a 6102571i bk10: 12212a 6109677i bk11: 12212a 6130893i bk12: 12084a 6097412i bk13: 12084a 6077525i bk14: 12048a 6100860i bk15: 12048a 6094803i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.454269
Row_Buffer_Locality_read = 0.866412
Row_Buffer_Locality_write = 0.090607
Bank_Level_Parallism = 9.563733
Bank_Level_Parallism_Col = 3.187923
Bank_Level_Parallism_Ready = 1.612018
write_to_read_ratio_blp_rw_average = 0.613552
GrpLevelPara = 2.218709 

BW Util details:
bwutil = 0.260080 
total_CMD = 8428262 
util_bw = 2192024 
Wasted_Col = 1613986 
Wasted_Row = 225052 
Idle = 4397200 

BW Util Bottlenecks: 
RCDc_limit = 384161 
RCDWRc_limit = 1442327 
WTRc_limit = 1317082 
RTWc_limit = 1288341 
CCDLc_limit = 636282 
rwq = 0 
CCDLc_limit_alone = 474594 
WTRc_limit_alone = 1231247 
RTWc_limit_alone = 1212488 

Commands details: 
total_CMD = 8428262 
n_nop = 7448497 
Read = 195684 
Write = 0 
L2_Alloc = 0 
L2_WB = 352322 
n_act = 227834 
n_pre = 227818 
n_ref = 0 
n_req = 417455 
total_req = 548006 

Dual Bus Interface Util: 
issued_total_row = 455652 
issued_total_col = 548006 
Row_Bus_Util =  0.054062 
CoL_Bus_Util = 0.065020 
Either_Row_CoL_Bus_Util = 0.116248 
Issued_on_Two_Bus_Simul_Util = 0.002835 
issued_two_Eff = 0.024386 
queue_avg = 19.448790 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=19.4488
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8428262 n_nop=7448249 n_act=227904 n_pre=227888 n_ref_event=0 n_req=417157 n_rd=195596 n_rd_L2_A=0 n_write=0 n_wr_bk=352149 bw_util=0.26
n_activity=4550529 dram_eff=0.4815
bk0: 12188a 6108373i bk1: 12184a 6090364i bk2: 12280a 6085968i bk3: 12280a 6070225i bk4: 12308a 6109072i bk5: 12308a 6098070i bk6: 12360a 6128720i bk7: 12360a 6152866i bk8: 12336a 6123249i bk9: 12336a 6116433i bk10: 12208a 6143553i bk11: 12208a 6129737i bk12: 12080a 6124115i bk13: 12080a 6132741i bk14: 12040a 6119175i bk15: 12040a 6124550i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.453712
Row_Buffer_Locality_read = 0.864665
Row_Buffer_Locality_write = 0.090919
Bank_Level_Parallism = 9.481908
Bank_Level_Parallism_Col = 3.160842
Bank_Level_Parallism_Ready = 1.603825
write_to_read_ratio_blp_rw_average = 0.614740
GrpLevelPara = 2.212031 

BW Util details:
bwutil = 0.259956 
total_CMD = 8428262 
util_bw = 2190980 
Wasted_Col = 1619880 
Wasted_Row = 227549 
Idle = 4389853 

BW Util Bottlenecks: 
RCDc_limit = 385783 
RCDWRc_limit = 1446971 
WTRc_limit = 1307039 
RTWc_limit = 1270335 
CCDLc_limit = 631200 
rwq = 0 
CCDLc_limit_alone = 473852 
WTRc_limit_alone = 1222822 
RTWc_limit_alone = 1197204 

Commands details: 
total_CMD = 8428262 
n_nop = 7448249 
Read = 195596 
Write = 0 
L2_Alloc = 0 
L2_WB = 352149 
n_act = 227904 
n_pre = 227888 
n_ref = 0 
n_req = 417157 
total_req = 547745 

Dual Bus Interface Util: 
issued_total_row = 455792 
issued_total_col = 547745 
Row_Bus_Util =  0.054079 
CoL_Bus_Util = 0.064989 
Either_Row_CoL_Bus_Util = 0.116277 
Issued_on_Two_Bus_Simul_Util = 0.002791 
issued_two_Eff = 0.024004 
queue_avg = 19.407656 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=19.4077
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8428262 n_nop=7447047 n_act=228371 n_pre=228355 n_ref_event=0 n_req=417751 n_rd=195592 n_rd_L2_A=0 n_write=0 n_wr_bk=352843 bw_util=0.2603
n_activity=4544517 dram_eff=0.4827
bk0: 12184a 6099848i bk1: 12184a 6073871i bk2: 12280a 6067262i bk3: 12280a 6053579i bk4: 12308a 6075921i bk5: 12308a 6070038i bk6: 12360a 6116472i bk7: 12360a 6122566i bk8: 12336a 6115779i bk9: 12336a 6131338i bk10: 12208a 6126165i bk11: 12208a 6157200i bk12: 12080a 6062644i bk13: 12080a 6073886i bk14: 12040a 6074002i bk15: 12040a 6094045i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.453371
Row_Buffer_Locality_read = 0.865107
Row_Buffer_Locality_write = 0.090872
Bank_Level_Parallism = 9.591382
Bank_Level_Parallism_Col = 3.179735
Bank_Level_Parallism_Ready = 1.607477
write_to_read_ratio_blp_rw_average = 0.613501
GrpLevelPara = 2.221018 

BW Util details:
bwutil = 0.260284 
total_CMD = 8428262 
util_bw = 2193740 
Wasted_Col = 1616068 
Wasted_Row = 220298 
Idle = 4398156 

BW Util Bottlenecks: 
RCDc_limit = 384891 
RCDWRc_limit = 1446001 
WTRc_limit = 1328466 
RTWc_limit = 1284712 
CCDLc_limit = 635117 
rwq = 0 
CCDLc_limit_alone = 475827 
WTRc_limit_alone = 1242994 
RTWc_limit_alone = 1210894 

Commands details: 
total_CMD = 8428262 
n_nop = 7447047 
Read = 195592 
Write = 0 
L2_Alloc = 0 
L2_WB = 352843 
n_act = 228371 
n_pre = 228355 
n_ref = 0 
n_req = 417751 
total_req = 548435 

Dual Bus Interface Util: 
issued_total_row = 456726 
issued_total_col = 548435 
Row_Bus_Util =  0.054190 
CoL_Bus_Util = 0.065071 
Either_Row_CoL_Bus_Util = 0.116420 
Issued_on_Two_Bus_Simul_Util = 0.002841 
issued_two_Eff = 0.024404 
queue_avg = 19.707544 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=19.7075
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8428262 n_nop=7448073 n_act=228152 n_pre=228136 n_ref_event=0 n_req=417757 n_rd=195596 n_rd_L2_A=0 n_write=0 n_wr_bk=352323 bw_util=0.26
n_activity=4533052 dram_eff=0.4835
bk0: 12184a 6091699i bk1: 12188a 6100309i bk2: 12280a 6081405i bk3: 12280a 6069064i bk4: 12308a 6089304i bk5: 12308a 6092997i bk6: 12360a 6111886i bk7: 12360a 6113366i bk8: 12336a 6107569i bk9: 12336a 6093967i bk10: 12208a 6115791i bk11: 12208a 6111883i bk12: 12080a 6068565i bk13: 12080a 6124836i bk14: 12040a 6106674i bk15: 12040a 6076929i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.453903
Row_Buffer_Locality_read = 0.865590
Row_Buffer_Locality_write = 0.091443
Bank_Level_Parallism = 9.591800
Bank_Level_Parallism_Col = 3.186315
Bank_Level_Parallism_Ready = 1.615675
write_to_read_ratio_blp_rw_average = 0.615551
GrpLevelPara = 2.220313 

BW Util details:
bwutil = 0.260039 
total_CMD = 8428262 
util_bw = 2191676 
Wasted_Col = 1610605 
Wasted_Row = 221491 
Idle = 4404490 

BW Util Bottlenecks: 
RCDc_limit = 384329 
RCDWRc_limit = 1444330 
WTRc_limit = 1314057 
RTWc_limit = 1286378 
CCDLc_limit = 633894 
rwq = 0 
CCDLc_limit_alone = 474059 
WTRc_limit_alone = 1229736 
RTWc_limit_alone = 1210864 

Commands details: 
total_CMD = 8428262 
n_nop = 7448073 
Read = 195596 
Write = 0 
L2_Alloc = 0 
L2_WB = 352323 
n_act = 228152 
n_pre = 228136 
n_ref = 0 
n_req = 417757 
total_req = 547919 

Dual Bus Interface Util: 
issued_total_row = 456288 
issued_total_col = 547919 
Row_Bus_Util =  0.054138 
CoL_Bus_Util = 0.065010 
Either_Row_CoL_Bus_Util = 0.116298 
Issued_on_Two_Bus_Simul_Util = 0.002850 
issued_two_Eff = 0.024503 
queue_avg = 19.608774 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=19.6088
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8428262 n_nop=7447292 n_act=228432 n_pre=228416 n_ref_event=0 n_req=417760 n_rd=195592 n_rd_L2_A=0 n_write=0 n_wr_bk=352339 bw_util=0.26
n_activity=4541226 dram_eff=0.4826
bk0: 12184a 6075076i bk1: 12184a 6072783i bk2: 12280a 6060508i bk3: 12280a 6096057i bk4: 12308a 6055133i bk5: 12308a 6064266i bk6: 12360a 6126606i bk7: 12360a 6101090i bk8: 12336a 6136501i bk9: 12336a 6097457i bk10: 12208a 6104217i bk11: 12208a 6107770i bk12: 12080a 6098834i bk13: 12080a 6074970i bk14: 12040a 6109820i bk15: 12040a 6071430i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.453236
Row_Buffer_Locality_read = 0.865179
Row_Buffer_Locality_write = 0.090571
Bank_Level_Parallism = 9.606051
Bank_Level_Parallism_Col = 3.175663
Bank_Level_Parallism_Ready = 1.611782
write_to_read_ratio_blp_rw_average = 0.615590
GrpLevelPara = 2.215683 

BW Util details:
bwutil = 0.260045 
total_CMD = 8428262 
util_bw = 2191724 
Wasted_Col = 1617317 
Wasted_Row = 221144 
Idle = 4398077 

BW Util Bottlenecks: 
RCDc_limit = 387157 
RCDWRc_limit = 1446445 
WTRc_limit = 1316150 
RTWc_limit = 1288925 
CCDLc_limit = 634481 
rwq = 0 
CCDLc_limit_alone = 474450 
WTRc_limit_alone = 1231387 
RTWc_limit_alone = 1213657 

Commands details: 
total_CMD = 8428262 
n_nop = 7447292 
Read = 195592 
Write = 0 
L2_Alloc = 0 
L2_WB = 352339 
n_act = 228432 
n_pre = 228416 
n_ref = 0 
n_req = 417760 
total_req = 547931 

Dual Bus Interface Util: 
issued_total_row = 456848 
issued_total_col = 547931 
Row_Bus_Util =  0.054204 
CoL_Bus_Util = 0.065011 
Either_Row_CoL_Bus_Util = 0.116391 
Issued_on_Two_Bus_Simul_Util = 0.002825 
issued_two_Eff = 0.024271 
queue_avg = 19.754112 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=19.7541

========= L2 cache stats =========
L2_cache_bank[0]: Access = 304908, Miss = 270152, Miss_rate = 0.886, Pending_hits = 5466, Reservation_fails = 103
L2_cache_bank[1]: Access = 304941, Miss = 270166, Miss_rate = 0.886, Pending_hits = 5471, Reservation_fails = 95
L2_cache_bank[2]: Access = 304830, Miss = 270124, Miss_rate = 0.886, Pending_hits = 5478, Reservation_fails = 94
L2_cache_bank[3]: Access = 304868, Miss = 269745, Miss_rate = 0.885, Pending_hits = 5470, Reservation_fails = 95
L2_cache_bank[4]: Access = 304877, Miss = 269625, Miss_rate = 0.884, Pending_hits = 5473, Reservation_fails = 98
L2_cache_bank[5]: Access = 304957, Miss = 270373, Miss_rate = 0.887, Pending_hits = 5480, Reservation_fails = 94
L2_cache_bank[6]: Access = 305009, Miss = 270086, Miss_rate = 0.886, Pending_hits = 5476, Reservation_fails = 194
L2_cache_bank[7]: Access = 305072, Miss = 269759, Miss_rate = 0.884, Pending_hits = 5476, Reservation_fails = 196
L2_cache_bank[8]: Access = 305835, Miss = 270102, Miss_rate = 0.883, Pending_hits = 5468, Reservation_fails = 0
L2_cache_bank[9]: Access = 305828, Miss = 269824, Miss_rate = 0.882, Pending_hits = 5476, Reservation_fails = 47
L2_cache_bank[10]: Access = 305915, Miss = 269931, Miss_rate = 0.882, Pending_hits = 5476, Reservation_fails = 43
L2_cache_bank[11]: Access = 305862, Miss = 269937, Miss_rate = 0.883, Pending_hits = 5476, Reservation_fails = 53
L2_cache_bank[12]: Access = 305768, Miss = 270331, Miss_rate = 0.884, Pending_hits = 5476, Reservation_fails = 113
L2_cache_bank[13]: Access = 305963, Miss = 270009, Miss_rate = 0.882, Pending_hits = 5473, Reservation_fails = 115
L2_cache_bank[14]: Access = 306150, Miss = 270087, Miss_rate = 0.882, Pending_hits = 5471, Reservation_fails = 118
L2_cache_bank[15]: Access = 306342, Miss = 269981, Miss_rate = 0.881, Pending_hits = 5480, Reservation_fails = 111
L2_cache_bank[16]: Access = 304671, Miss = 269974, Miss_rate = 0.886, Pending_hits = 5483, Reservation_fails = 146
L2_cache_bank[17]: Access = 304585, Miss = 269867, Miss_rate = 0.886, Pending_hits = 5473, Reservation_fails = 150
L2_cache_bank[18]: Access = 304703, Miss = 270243, Miss_rate = 0.887, Pending_hits = 5468, Reservation_fails = 119
L2_cache_bank[19]: Access = 304683, Miss = 270250, Miss_rate = 0.887, Pending_hits = 5473, Reservation_fails = 211
L2_cache_bank[20]: Access = 304600, Miss = 270211, Miss_rate = 0.887, Pending_hits = 5475, Reservation_fails = 111
L2_cache_bank[21]: Access = 304591, Miss = 269823, Miss_rate = 0.886, Pending_hits = 5474, Reservation_fails = 114
L2_cache_bank[22]: Access = 304626, Miss = 269673, Miss_rate = 0.885, Pending_hits = 5470, Reservation_fails = 119
L2_cache_bank[23]: Access = 304487, Miss = 270311, Miss_rate = 0.888, Pending_hits = 5469, Reservation_fails = 119
L2_total_cache_accesses = 7324071
L2_total_cache_misses = 6480584
L2_total_cache_miss_rate = 0.8848
L2_total_cache_pending_hits = 131371
L2_total_cache_reservation_fails = 2658
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 46229
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 299
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 586920
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2658
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1760760
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 299
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 3840
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 662047
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 131072
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2640647
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1492257
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2394208
	L2_cache_stats_breakdown[TEXTURE_ACC_R][TOTAL_ACCESS] = 3840
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 4926023
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 18
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 56
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 2584
L2_cache_data_port_util = 0.053
L2_cache_fill_port_util = 0.030

icnt_total_pkts_mem_to_simt=7324071
icnt_total_pkts_simt_to_mem=7321191
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 7321191
Req_Network_cycles = 3286556
Req_Network_injected_packets_per_cycle =       2.2276 
Req_Network_conflicts_per_cycle =       4.3588
Req_Network_conflicts_per_cycle_util =       6.0958
Req_Bank_Level_Parallism =       3.1153
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =      14.3629
Req_Network_out_buffer_full_per_cycle =       0.2154
Req_Network_out_buffer_avg_util =      61.9964

Reply_Network_injected_packets_num = 7324071
Reply_Network_cycles = 3286556
Reply_Network_injected_packets_per_cycle =        2.2285
Reply_Network_conflicts_per_cycle =        0.3530
Reply_Network_conflicts_per_cycle_util =       0.4946
Reply_Bank_Level_Parallism =       3.1225
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0395
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0743
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 5 hrs, 55 min, 56 sec (21356 sec)
gpgpu_simulation_rate = 23141 (inst/sec)
gpgpu_simulation_rate = 153 (cycle/sec)
gpgpu_silicon_slowdown = 8921568x
GPGPU-Sim PTX: in cudaBindTexture: sizeof(struct textureReference) = 124
GPGPU-Sim PTX:   size = 4294967295
GPGPU-Sim PTX:   texref = 0x5595e0186300, array = 0x5595e267fc00
GPGPU-Sim PTX:   devPtr32 = c1004000
GPGPU-Sim PTX:   Name corresponding to textureReference: tex
GPGPU-Sim PTX:   ChannelFormatDesc: x=32, y=32, z=32, w=32
GPGPU-Sim PTX:   Texture Normalized? = 0
GPGPU-Sim PTX:   texel size = 16
GPGPU-Sim PTX:   texture cache linesize = 128
GPGPU-Sim PTX:   Tx = 4; Ty = 2, Tx_numbits = 2, Ty_numbits = 1
GPGPU-Sim PTX:   Texel size = 16 bytes; texel_size_numbits = 4
GPGPU-Sim PTX:   Binding texture to array starting at devPtr32 = 0xc1004000
GPGPU-Sim PTX:   Texel size = 16 bytes
GPGPU-Sim PTX: devPtr = 0xffffffffc1004000
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd1fcd6ea8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd1fcd6ea4..

GPGPU-Sim PTX: cudaLaunch for 0x0x5595e017394a (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z14mergeSortFirstP6float4i'...
GPGPU-Sim PTX: Finding dominators for '_Z14mergeSortFirstP6float4i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z14mergeSortFirstP6float4i'...
GPGPU-Sim PTX: Finding postdominators for '_Z14mergeSortFirstP6float4i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z14mergeSortFirstP6float4i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z14mergeSortFirstP6float4i'...
GPGPU-Sim PTX: reconvergence points for _Z14mergeSortFirstP6float4i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0xa40 (HybridSort_L1D_50_K9.2.sm_75.ptx:42) @%p1 bra $L__BB0_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb10 (HybridSort_L1D_50_K9.2.sm_75.ptx:71) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z14mergeSortFirstP6float4i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z14mergeSortFirstP6float4i'.
GPGPU-Sim PTX: pushing kernel '_Z14mergeSortFirstP6float4i' to stream 0, gridDim= (4098,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 23 bind to kernel 5 '_Z14mergeSortFirstP6float4i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 24 bind to kernel 5 '_Z14mergeSortFirstP6float4i'
GPGPU-Sim uArch: Shader 25 bind to kernel 5 '_Z14mergeSortFirstP6float4i'
GPGPU-Sim uArch: Shader 26 bind to kernel 5 '_Z14mergeSortFirstP6float4i'
GPGPU-Sim uArch: Shader 27 bind to kernel 5 '_Z14mergeSortFirstP6float4i'
GPGPU-Sim uArch: Shader 28 bind to kernel 5 '_Z14mergeSortFirstP6float4i'
GPGPU-Sim uArch: Shader 29 bind to kernel 5 '_Z14mergeSortFirstP6float4i'
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z14mergeSortFirstP6float4i'
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z14mergeSortFirstP6float4i'
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z14mergeSortFirstP6float4i'
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z14mergeSortFirstP6float4i'
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z14mergeSortFirstP6float4i'
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z14mergeSortFirstP6float4i'
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z14mergeSortFirstP6float4i'
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z14mergeSortFirstP6float4i'
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z14mergeSortFirstP6float4i'
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z14mergeSortFirstP6float4i'
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z14mergeSortFirstP6float4i'
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z14mergeSortFirstP6float4i'
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z14mergeSortFirstP6float4i'
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z14mergeSortFirstP6float4i'
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z14mergeSortFirstP6float4i'
GPGPU-Sim uArch: Shader 15 bind to kernel 5 '_Z14mergeSortFirstP6float4i'
GPGPU-Sim uArch: Shader 16 bind to kernel 5 '_Z14mergeSortFirstP6float4i'
GPGPU-Sim uArch: Shader 17 bind to kernel 5 '_Z14mergeSortFirstP6float4i'
GPGPU-Sim uArch: Shader 18 bind to kernel 5 '_Z14mergeSortFirstP6float4i'
GPGPU-Sim uArch: Shader 19 bind to kernel 5 '_Z14mergeSortFirstP6float4i'
GPGPU-Sim uArch: Shader 20 bind to kernel 5 '_Z14mergeSortFirstP6float4i'
GPGPU-Sim uArch: Shader 21 bind to kernel 5 '_Z14mergeSortFirstP6float4i'
GPGPU-Sim uArch: Shader 22 bind to kernel 5 '_Z14mergeSortFirstP6float4i'
Simulation cycle for kernel 4 is = 10000
Simulation cycle for kernel 4 is = 15000
Simulation cycle for kernel 4 is = 20000
Simulation cycle for kernel 4 is = 25000
Simulation cycle for kernel 4 is = 30000
Simulation cycle for kernel 4 is = 35000
Simulation cycle for kernel 4 is = 40000
Simulation cycle for kernel 4 is = 45000
Simulation cycle for kernel 4 is = 50000
Simulation cycle for kernel 4 is = 55000
Simulation cycle for kernel 4 is = 60000
Simulation cycle for kernel 4 is = 65000
Simulation cycle for kernel 4 is = 70000
Simulation cycle for kernel 4 is = 75000
Simulation cycle for kernel 4 is = 80000
Simulation cycle for kernel 4 is = 85000
Simulation cycle for kernel 4 is = 90000
Simulation cycle for kernel 4 is = 95000
Simulation cycle for kernel 4 is = 100000
Simulation cycle for kernel 4 is = 105000
Simulation cycle for kernel 4 is = 110000
Simulation cycle for kernel 4 is = 115000
Simulation cycle for kernel 4 is = 120000
Simulation cycle for kernel 4 is = 125000
Simulation cycle for kernel 4 is = 130000
Simulation cycle for kernel 4 is = 135000
Simulation cycle for kernel 4 is = 140000
Simulation cycle for kernel 4 is = 145000
Destroy streams for kernel 5: size 0
kernel_name = _Z14mergeSortFirstP6float4i 
kernel_launch_uid = 5 
gpu_sim_cycle = 146711
gpu_sim_insn = 38813256
gpu_ipc =     264.5559
gpu_tot_sim_cycle = 3433267
gpu_tot_sim_insn = 533025416
gpu_tot_ipc =     155.2531
gpu_tot_issued_cta = 6218
gpu_occupancy = 77.2217% 
gpu_tot_occupancy = 42.6473% 
max_total_param_size = 0
gpu_stall_dramfull = 16502518
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       4.4687
partiton_level_parallism_total  =       2.3234
partiton_level_parallism_util =       5.2468
partiton_level_parallism_util_total  =       3.2487
L2_BW  =     312.3067 GB/Sec
L2_BW_total  =     106.5266 GB/Sec
gpu_total_sim_rate=23523

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 258040, Miss = 253690, Miss_rate = 0.983, Pending_hits = 444, Reservation_fails = 75823
	L1D_cache_core[1]: Access = 281542, Miss = 277115, Miss_rate = 0.984, Pending_hits = 626, Reservation_fails = 104714
	L1D_cache_core[2]: Access = 263576, Miss = 258771, Miss_rate = 0.982, Pending_hits = 417, Reservation_fails = 77052
	L1D_cache_core[3]: Access = 260381, Miss = 256021, Miss_rate = 0.983, Pending_hits = 422, Reservation_fails = 70663
	L1D_cache_core[4]: Access = 255186, Miss = 250936, Miss_rate = 0.983, Pending_hits = 601, Reservation_fails = 83900
	L1D_cache_core[5]: Access = 249935, Miss = 245417, Miss_rate = 0.982, Pending_hits = 419, Reservation_fails = 73796
	L1D_cache_core[6]: Access = 252897, Miss = 248458, Miss_rate = 0.982, Pending_hits = 411, Reservation_fails = 84080
	L1D_cache_core[7]: Access = 250221, Miss = 245836, Miss_rate = 0.982, Pending_hits = 575, Reservation_fails = 74032
	L1D_cache_core[8]: Access = 291012, Miss = 270335, Miss_rate = 0.929, Pending_hits = 16846, Reservation_fails = 92648
	L1D_cache_core[9]: Access = 276155, Miss = 256192, Miss_rate = 0.928, Pending_hits = 16753, Reservation_fails = 73932
	L1D_cache_core[10]: Access = 289841, Miss = 269237, Miss_rate = 0.929, Pending_hits = 16912, Reservation_fails = 80853
	L1D_cache_core[11]: Access = 281538, Miss = 260733, Miss_rate = 0.926, Pending_hits = 16819, Reservation_fails = 70644
	L1D_cache_core[12]: Access = 296491, Miss = 275521, Miss_rate = 0.929, Pending_hits = 17085, Reservation_fails = 98024
	L1D_cache_core[13]: Access = 287980, Miss = 267139, Miss_rate = 0.928, Pending_hits = 16801, Reservation_fails = 81699
	L1D_cache_core[14]: Access = 302682, Miss = 281810, Miss_rate = 0.931, Pending_hits = 16921, Reservation_fails = 114466
	L1D_cache_core[15]: Access = 293117, Miss = 272402, Miss_rate = 0.929, Pending_hits = 16972, Reservation_fails = 87181
	L1D_cache_core[16]: Access = 252615, Miss = 248210, Miss_rate = 0.983, Pending_hits = 353, Reservation_fails = 84557
	L1D_cache_core[17]: Access = 259427, Miss = 255000, Miss_rate = 0.983, Pending_hits = 463, Reservation_fails = 93143
	L1D_cache_core[18]: Access = 243041, Miss = 239423, Miss_rate = 0.985, Pending_hits = 359, Reservation_fails = 76692
	L1D_cache_core[19]: Access = 260215, Miss = 255791, Miss_rate = 0.983, Pending_hits = 464, Reservation_fails = 97323
	L1D_cache_core[20]: Access = 252450, Miss = 247657, Miss_rate = 0.981, Pending_hits = 288, Reservation_fails = 80779
	L1D_cache_core[21]: Access = 248672, Miss = 244266, Miss_rate = 0.982, Pending_hits = 366, Reservation_fails = 77222
	L1D_cache_core[22]: Access = 270925, Miss = 266400, Miss_rate = 0.983, Pending_hits = 363, Reservation_fails = 115851
	L1D_cache_core[23]: Access = 246312, Miss = 242003, Miss_rate = 0.983, Pending_hits = 342, Reservation_fails = 80497
	L1D_cache_core[24]: Access = 242368, Miss = 238617, Miss_rate = 0.985, Pending_hits = 341, Reservation_fails = 73365
	L1D_cache_core[25]: Access = 248682, Miss = 244326, Miss_rate = 0.982, Pending_hits = 343, Reservation_fails = 81521
	L1D_cache_core[26]: Access = 259213, Miss = 254728, Miss_rate = 0.983, Pending_hits = 263, Reservation_fails = 91675
	L1D_cache_core[27]: Access = 249904, Miss = 245346, Miss_rate = 0.982, Pending_hits = 478, Reservation_fails = 82095
	L1D_cache_core[28]: Access = 263434, Miss = 258914, Miss_rate = 0.983, Pending_hits = 548, Reservation_fails = 97906
	L1D_cache_core[29]: Access = 253021, Miss = 248602, Miss_rate = 0.983, Pending_hits = 542, Reservation_fails = 82309
	L1D_total_cache_accesses = 7940873
	L1D_total_cache_misses = 7678896
	L1D_total_cache_miss_rate = 0.9670
	L1D_total_cache_pending_hits = 144537
	L1D_total_cache_reservation_fails = 2558442
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.026
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 17295457
	L1T_total_cache_misses = 132081
	L1T_total_cache_miss_rate = 0.0076
	L1T_total_cache_pending_hits = 17163376
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 90887
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 13465
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 596504
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 955155
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1789512
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 13465
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 17163376
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 132081
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 26553
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 131072
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4390966
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1603287
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 901914
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2490368
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][TOTAL_ACCESS] = 17295457
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 5450505

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 955155
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 1603287
ctas_completed 6218, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
44871, 44759, 54275, 44903, 44639, 54019, 44608, 44552, 54142, 26418, 26418, 26338, 26410, 26418, 29525, 26306, 1292, 1292, 1292, 1292, 1292, 1292, 1292, 1292, 1292, 1292, 1292, 1292, 1292, 1292, 1292, 1292, 
gpgpu_n_tot_thrd_icount = 568065440
gpgpu_n_tot_w_icount = 17752045
gpgpu_n_stall_shd_mem = 20438686
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2394208
gpgpu_n_mem_write_global = 5450505
gpgpu_n_mem_texture = 132081
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 19988480
gpgpu_n_store_insn = 11535747
gpgpu_n_shmem_insn = 37473176
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 42992003
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2459648
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 2557604
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 1666947
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 262179
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:200401	W0_Idle:13946253	W0_Scoreboard:336698857	W1:651744	W2:146552	W3:19849	W4:2008	W5:80	W6:8	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:16931804
single_issue_nums: WS0:4738972	WS1:4680056	WS2:4261033	WS3:4071984	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 19088128 {8:2386016,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 218020200 {40:5450505,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 327680 {40:8192,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 1056648 {8:132081,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 95440640 {40:2386016,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 43604040 {8:5450505,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 327680 {40:8192,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 21132960 {40:528324,}
maxmflatency = 7301 
max_icnt2mem_latency = 5672 
maxmrqlatency = 1775 
max_icnt2sh_latency = 640 
averagemflatency = 1479 
avg_icnt2mem_latency = 806 
avg_mrq_latency = 154 
avg_icnt2sh_latency = 7 
mrq_lat_table:1378853 	198430 	87254 	125777 	411305 	443585 	733078 	916788 	1011488 	347788 	6256 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1181845 	1908509 	888664 	1619380 	2577718 	196921 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	64256 	18841 	5057 	4905 	2891396 	317278 	247934 	506296 	995055 	1813763 	1108123 	3890 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	7255425 	424110 	188696 	139374 	123408 	114707 	98162 	27226 	1929 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	36 	2239 	139 	116 	876 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        65        64        64 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        65        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        65        64        64        64        64        64        64        64 
dram[8]:        64        64        64        64        64        64        64        64        64        64        64        65        65        64        64        64 
dram[9]:        64        64        64        64        64        64        64        65        64        64        64        64        64        64        64        64 
dram[10]:        64        64        64        64        64        64        65        64        64        64        64        64        64        64        64        65 
dram[11]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        65        64 
maximum service time to same row:
dram[0]:     24430     28232     59054     68634     35497     35425     21782     21788     35129     35273     30507     30520     89180     91353     35313     35131 
dram[1]:     21782     26012     62191     62317     35318     35360     21784     21785     34949     34972     30515     30496     94994     93825     35280     35363 
dram[2]:     24591     22645     69667     61625     35503     35514     21785     21784     35248     35081     30496     30496     90052     95442     35091     35137 
dram[3]:     26212     21783     77119     67039     35492     35454     21784     21785     35327     34999     30496     30497     94674     98816     35266     35192 
dram[4]:     28417     25490     78152     77453     35657     35436     23320     22522     35684     35401     35054     30500     95014    103739     35511     35276 
dram[5]:     21994     27399     72996     75038     35457     35681     22093     23468     35501     35675     35088     35092     99642     95387     35446     35422 
dram[6]:     21845     21782     74675     77740     35391     35706     21789     21784     35466     35707     30509     30496    102374     96474     35254     35566 
dram[7]:     27225     24976     73367     77968     35747     35383     21787     24417     35692     35369     35016     30496     99170    102982     35456     35256 
dram[8]:     22112     23697     65826     59013     35737     35569     22554     21785     35602     35376     30496     30511    105980    100182     35105     35174 
dram[9]:     23098     22112     65538     62234     35559     35829     25666     23952     35499     35577     30496     30496    106786    104446     35074     35143 
dram[10]:     22984     26129     61489     70547     35706     35736     22451     21783     35456     35630     30511     30495    100216    109041     35142     35217 
dram[11]:     21783     21782     62910     62504     35776     35512     21785     21989     35530     35349     30497     30496    103096    105569     35126     35350 
average row accesses per activate:
dram[0]:  2.044966  2.052175  2.048589  2.062766  2.023047  2.046179  2.049858  2.043520  2.060945  2.055093  2.041760  2.031137  2.043164  2.041293  2.022670  2.019788 
dram[1]:  2.064692  2.062360  2.047014  2.068257  2.033915  2.052530  2.049882  2.060353  2.047898  2.067578  2.034946  2.032583  2.028394  2.039543  2.021936  2.026023 
dram[2]:  2.061987  2.068891  2.070710  2.063558  2.051300  2.042201  2.058923  2.047751  2.055583  2.057684  2.034693  2.041002  2.052374  2.045312  2.017747  2.015839 
dram[3]:  2.061697  2.059481  2.078021  2.065576  2.035054  2.026458  2.054271  2.056254  2.061846  2.057931  2.036978  2.033396  2.043119  2.036158  2.018126  2.033477 
dram[4]:  2.050749  2.066620  2.071000  2.070952  2.035384  2.043296  2.048622  2.058055  2.082705  2.061738  2.049266  2.050000  2.032688  2.044141  1.998373  2.013856 
dram[5]:  2.064494  2.060568  2.059081  2.067151  2.030808  2.038213  2.061071  2.059379  2.072687  2.061688  2.059431  2.035764  2.031665  2.041180  2.032066  2.013620 
dram[6]:  2.059118  2.064473  2.069165  2.073847  2.032049  2.043927  2.054543  2.069124  2.067431  2.055171  2.042818  2.033627  2.038857  2.046381  2.015579  2.014487 
dram[7]:  2.060104  2.061570  2.080718  2.066662  2.027812  2.046930  2.055206  2.053015  2.057001  2.065889  2.042887  2.043672  2.048119  2.046054  2.017645  2.014565 
dram[8]:  2.059297  2.056354  2.062535  2.055706  2.042943  2.044931  2.044565  2.052060  2.059933  2.066474  2.040903  2.030556  2.037869  2.040295  2.040209  2.019021 
dram[9]:  2.055466  2.050083  2.055321  2.055694  2.053901  2.030990  2.051803  2.059874  2.045568  2.063216  2.042660  2.043984  2.038371  2.041462  2.022341  2.016877 
dram[10]:  2.057403  2.069636  2.073215  2.050796  2.042335  2.027886  2.060576  2.052232  2.061089  2.061177  2.039705  2.030316  2.038993  2.042384  2.023678  2.028030 
dram[11]:  2.060382  2.043727  2.063014  2.063161  2.037987  2.037787  2.060674  2.039650  2.074369  2.062434  2.022973  2.028106  2.036585  2.047206  2.019107  2.023307 
average row locality = 5660602/2765195 = 2.047090
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     14932     14922     15014     15023     15048     15051     15040     15038     15014     15019     14916     14910     14817     14818     14785     14780 
dram[1]:     14917     14918     15025     15016     15050     15049     15037     15039     15018     15022     14910     14915     14816     14820     14776     14772 
dram[2]:     14916     14920     15024     15024     15048     15044     15040     15040     15016     15021     14918     14916     14814     14820     14779     14780 
dram[3]:     14924     14924     15024     15020     15048     15044     15040     15040     15024     15020     14916     14912     14816     14813     14780     14784 
dram[4]:     14931     14933     15028     15028     15041     15043     15039     15037     15028     15025     14906     14907     14820     14819     14783     14781 
dram[5]:     14927     14932     15022     15023     15045     15050     15041     15040     15025     15024     14904     14904     14824     14822     14786     14783 
dram[6]:     14930     14928     15024     15028     15044     15044     15040     15040     15027     15028     14908     14908     14824     14824     14785     14784 
dram[7]:     14928     14936     15028     15028     15044     15045     15040     15040     15028     15024     14908     14908     14820     14821     14784     14780 
dram[8]:     14928     14919     15020     15013     15047     15044     15048     15041     15013     15013     14903     14907     14817     14820     14778     14778 
dram[9]:     14924     14923     15017     15024     15045     15044     15043     15044     15018     15013     14902     14908     14817     14819     14780     14780 
dram[10]:     14917     14928     15014     15016     15048     15048     15044     15044     15005     15016     14904     14900     14820     14820     14780     14780 
dram[11]:     14920     14920     15016     15014     15048     15045     15044     15044     15008     15012     14904     14905     14816     14816     14780     14779 
total dram reads = 2869450
bank skew: 15051/14772 = 1.02
chip skew: 239166/239071 = 1.00
number of total write accesses:
dram[0]:     24833     24812     24741     24826     24924     24891     24545     24494     24412     24388     24498     24568     24725     24697     24738     24758 
dram[1]:     24734     24651     24804     24747     24866     24854     24533     24456     24427     24432     24579     24525     24717     24763     24732     24585 
dram[2]:     24632     24772     24727     24812     24803     24921     24367     24565     24431     24409     24593     24550     24627     24703     24681     24877 
dram[3]:     24807     24751     24774     24707     24878     24867     24562     24442     24420     24303     24486     24537     24681     24730     24714     24658 
dram[4]:     24778     24751     24866     24642     24862     24809     24500     24485     24410     24503     24530     24480     24671     24667     24729     24735 
dram[5]:     24749     24753     24835     24785     24872     24791     24423     24472     24298     24371     24602     24469     24766     24759     24638     24789 
dram[6]:     24791     24781     24741     24840     24881     24775     24562     24378     24380     24477     24597     24566     24803     24712     24808     24712 
dram[7]:     24867     24728     24756     24860     24860     24845     24433     24374     24372     24386     24560     24507     24762     24756     24709     24753 
dram[8]:     24724     24733     24827     24880     24883     24755     24445     24424     24422     24425     24497     24597     24742     24728     24746     24641 
dram[9]:     24702     24857     24887     24805     24850     24970     24536     24484     24460     24373     24554     24527     24820     24759     24750     24791 
dram[10]:     24804     24759     24801     24779     24853     24756     24523     24471     24393     24367     24554     24590     24755     24666     24816     24719 
dram[11]:     24732     24815     24757     24801     24818     24889     24386     24615     24286     24452     24607     24517     24695     24742     24680     24768 
total dram writes = 4734924
bank skew: 24970/24286 = 1.03
chip skew: 395125/394317 = 1.00
average mf latency per bank:
dram[0]:       2043      2072      2030      2062      2001      1957      1988      2046      2018      2008      1978      1943      2031      2087      2024      1974
dram[1]:       1991      1751      1988      1752      1907      1652      1975      1742      1944      1697      1894      1661      2010      1778      1933      1677
dram[2]:       1159      1726      1159      1730      1094      1612      1158      1724      1127      1670      1093      1618      1175      1758      1112      1643
dram[3]:       1625      1620      1646      1619      1645      1558      1584      1605      1661      1599      1616      1553      1630      1634      1681      1584
dram[4]:       1469      1234      1464      1226      1430      1243      1437      1183      1460      1243      1429      1227      1477      1218      1439      1249
dram[5]:       1108      1234      1093      1225      1065      1211      1082      1196      1083      1229      1056      1204      1109      1225      1073      1224
dram[6]:       2135      1448      2118      1440      2059      1427      2068      1397      2103      1442      2062      1411      2117      1428      2077      1438
dram[7]:       1827      1391      1789      1340      1649      1253      1780      1345      1715      1295      1682      1268      1828      1374      1665      1264
dram[8]:       1422      1425      1439      1449      1419      1511      1417      1393      1426      1504      1386      1431      1435      1425      1422      1521
dram[9]:       1819      1932      1834      1957      1869      1977      1786      1904      1856      1979      1796      1912      1829      1948      1874      1981
dram[10]:       1619      1712      1636      1736      1637      1786      1606      1688      1649      1783      1590      1715      1641      1719      1644      1795
dram[11]:       1687      1996      1713      2034      1750      2048      1672      1967      1745      2051      1684      1991      1702      2000      1751      2065
maximum mf latency per bank:
dram[0]:       6322      6192      6342      6317      6123      5726      6719      6663      7301      5892      5907      6076      6225      6628      6107      6111
dram[1]:       6446      5481      6916      5618      6416      5202      6428      5733      5661      5716      6194      6137      6662      6248      6152      5380
dram[2]:       4293      5998      4409      6237      4102      5423      4874      6251      3998      5741      4159      5999      4608      6092      4071      6155
dram[3]:       4779      5101      5143      5072      5297      5006      4782      5122      5419      5106      4936      5193      4998      5279      5567      5201
dram[4]:       5890      4855      4930      4999      5397      5834      5146      4894      4957      5351      4957      4890      5298      4836      4981      4837
dram[5]:       4500      4406      4577      4915      4173      4798      4901      4461      4183      4864      4326      4630      4303      4506      4629      5002
dram[6]:       6601      4742      5893      4780      6083      5413      6820      4458      5675      4826      6134      4880      5971      4877      5782      5375
dram[7]:       5880      5730      5770      5499      5345      5369      5979      5634      6013      5968      5336      5440      6115      5538      5442      5065
dram[8]:       4543      5008      4795      4726      4671      5377      4359      4815      4722      5445      4463      5149      4447      4725      4548      5730
dram[9]:       5473      5622      5597      5705      6034      5868      5310      5611      5654      5899      5581      6358      5970      5831      6035      5892
dram[10]:       5310      5536      5359      5433      5543      5812      4729      5209      5230      5456      4991      5233      4933      5085      5086      5716
dram[11]:       5328      6646      5860      6315      6028      6489      5818      6207      5907      6552      5756      6706      5343      6175      5968      6647

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 2): 
Ready @ 3433269 -   mf: uid=39610030, sid4294967295:w4294967295, part=0, addr=0xc0e6e880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3433173), 
Ready @ 3433270 -   mf: uid=39610031, sid4294967295:w4294967295, part=0, addr=0xc0e6e800, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3433174), 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8804496 n_nop=7733172 n_act=230992 n_pre=230976 n_ref_event=4572360550251980812 n_req=471851 n_rd=239127 n_rd_L2_A=0 n_write=0 n_wr_bk=394848 bw_util=0.288
n_activity=4903901 dram_eff=0.5171
bk0: 14932a 6240894i bk1: 14922a 6267994i bk2: 15014a 6282878i bk3: 15023a 6274963i bk4: 15048a 6267641i bk5: 15051a 6297978i bk6: 15040a 6313565i bk7: 15038a 6301946i bk8: 15014a 6300852i bk9: 15019a 6265279i bk10: 14916a 6313225i bk11: 14910a 6300407i bk12: 14817a 6295818i bk13: 14818a 6292641i bk14: 14785a 6294738i bk15: 14780a 6286191i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.510490
Row_Buffer_Locality_read = 0.885249
Row_Buffer_Locality_write = 0.125419
Bank_Level_Parallism = 9.474790
Bank_Level_Parallism_Col = 3.631941
Bank_Level_Parallism_Ready = 1.787766
write_to_read_ratio_blp_rw_average = 0.621091
GrpLevelPara = 2.348597 

BW Util details:
bwutil = 0.288023 
total_CMD = 8804496 
util_bw = 2535898 
Wasted_Col = 1630660 
Wasted_Row = 226116 
Idle = 4411822 

BW Util Bottlenecks: 
RCDc_limit = 391627 
RCDWRc_limit = 1449432 
WTRc_limit = 1330507 
RTWc_limit = 1337777 
CCDLc_limit = 643030 
rwq = 0 
CCDLc_limit_alone = 477272 
WTRc_limit_alone = 1243955 
RTWc_limit_alone = 1258571 

Commands details: 
total_CMD = 8804496 
n_nop = 7733172 
Read = 239127 
Write = 0 
L2_Alloc = 0 
L2_WB = 394848 
n_act = 230992 
n_pre = 230976 
n_ref = 4572360550251980812 
n_req = 471851 
total_req = 633975 

Dual Bus Interface Util: 
issued_total_row = 461968 
issued_total_col = 633975 
Row_Bus_Util =  0.052470 
CoL_Bus_Util = 0.072006 
Either_Row_CoL_Bus_Util = 0.121679 
Issued_on_Two_Bus_Simul_Util = 0.002796 
issued_two_Eff = 0.022980 
queue_avg = 21.141035 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=21.141
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 2): 
Ready @ 3433267 -   mf: uid=39610028, sid4294967295:w4294967295, part=1, addr=0xc0e6e980, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3433171), 
Ready @ 3433268 -   mf: uid=39610029, sid4294967295:w4294967295, part=1, addr=0xc0e6e900, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3433172), 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8804496 n_nop=7733442 n_act=230777 n_pre=230761 n_ref_event=0 n_req=472140 n_rd=239100 n_rd_L2_A=0 n_write=0 n_wr_bk=394404 bw_util=0.2878
n_activity=4890927 dram_eff=0.5181
bk0: 14917a 6277623i bk1: 14918a 6287524i bk2: 15025a 6240924i bk3: 15016a 6272943i bk4: 15050a 6267190i bk5: 15049a 6293672i bk6: 15037a 6308919i bk7: 15039a 6327400i bk8: 15018a 6295474i bk9: 15022a 6303628i bk10: 14910a 6302291i bk11: 14915a 6288672i bk12: 14816a 6298048i bk13: 14820a 6261224i bk14: 14776a 6288741i bk15: 14772a 6311712i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.511245
Row_Buffer_Locality_read = 0.886679
Row_Buffer_Locality_write = 0.126047
Bank_Level_Parallism = 9.498122
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.793378
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.287809 
total_CMD = 8804496 
util_bw = 2534015 
Wasted_Col = 1625925 
Wasted_Row = 219651 
Idle = 4424905 

BW Util Bottlenecks: 
RCDc_limit = 384481 
RCDWRc_limit = 1454337 
WTRc_limit = 1321529 
RTWc_limit = 1326883 
CCDLc_limit = 641417 
rwq = 0 
CCDLc_limit_alone = 478538 
WTRc_limit_alone = 1235567 
RTWc_limit_alone = 1249966 

Commands details: 
total_CMD = 8804496 
n_nop = 7733442 
Read = 239100 
Write = 0 
L2_Alloc = 0 
L2_WB = 394404 
n_act = 230777 
n_pre = 230761 
n_ref = 0 
n_req = 472140 
total_req = 633504 

Dual Bus Interface Util: 
issued_total_row = 461538 
issued_total_col = 633504 
Row_Bus_Util =  0.052421 
CoL_Bus_Util = 0.071952 
Either_Row_CoL_Bus_Util = 0.121649 
Issued_on_Two_Bus_Simul_Util = 0.002725 
issued_two_Eff = 0.022397 
queue_avg = 21.249491 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=21.2495
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8804496 n_nop=7734794 n_act=230274 n_pre=230258 n_ref_event=0 n_req=471795 n_rd=239120 n_rd_L2_A=0 n_write=0 n_wr_bk=394469 bw_util=0.2878
n_activity=4892606 dram_eff=0.518
bk0: 14916a 6339796i bk1: 14920a 6322651i bk2: 15024a 6313360i bk3: 15024a 6273575i bk4: 15048a 6310572i bk5: 15044a 6284278i bk6: 15040a 6357859i bk7: 15040a 6324670i bk8: 15016a 6314754i bk9: 15021a 6316943i bk10: 14918a 6323512i bk11: 14916a 6297737i bk12: 14814a 6310352i bk13: 14820a 6297134i bk14: 14779a 6289089i bk15: 14780a 6262405i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.511953
Row_Buffer_Locality_read = 0.887835
Row_Buffer_Locality_write = 0.125660
Bank_Level_Parallism = 9.419251
Bank_Level_Parallism_Col = 3.547866
Bank_Level_Parallism_Ready = 1.756261
write_to_read_ratio_blp_rw_average = 0.616275
GrpLevelPara = 2.350047 

BW Util details:
bwutil = 0.287848 
total_CMD = 8804496 
util_bw = 2534354 
Wasted_Col = 1623305 
Wasted_Row = 224010 
Idle = 4422827 

BW Util Bottlenecks: 
RCDc_limit = 382668 
RCDWRc_limit = 1449254 
WTRc_limit = 1337140 
RTWc_limit = 1325042 
CCDLc_limit = 644928 
rwq = 0 
CCDLc_limit_alone = 477959 
WTRc_limit_alone = 1250112 
RTWc_limit_alone = 1245101 

Commands details: 
total_CMD = 8804496 
n_nop = 7734794 
Read = 239120 
Write = 0 
L2_Alloc = 0 
L2_WB = 394469 
n_act = 230274 
n_pre = 230258 
n_ref = 0 
n_req = 471795 
total_req = 633589 

Dual Bus Interface Util: 
issued_total_row = 460532 
issued_total_col = 633589 
Row_Bus_Util =  0.052306 
CoL_Bus_Util = 0.071962 
Either_Row_CoL_Bus_Util = 0.121495 
Issued_on_Two_Bus_Simul_Util = 0.002773 
issued_two_Eff = 0.022828 
queue_avg = 21.125681 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=21.1257
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8804496 n_nop=7734624 n_act=230317 n_pre=230301 n_ref_event=0 n_req=471484 n_rd=239129 n_rd_L2_A=0 n_write=0 n_wr_bk=394317 bw_util=0.2878
n_activity=4897240 dram_eff=0.5174
bk0: 14924a 6319356i bk1: 14924a 6302071i bk2: 15024a 6287035i bk3: 15020a 6294250i bk4: 15048a 6305726i bk5: 15044a 6297315i bk6: 15040a 6346563i bk7: 15040a 6329672i bk8: 15024a 6329265i bk9: 15020a 6339527i bk10: 14916a 6350272i bk11: 14912a 6336239i bk12: 14816a 6318590i bk13: 14813a 6289331i bk14: 14780a 6271616i bk15: 14784a 6304195i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.511540
Row_Buffer_Locality_read = 0.887429
Row_Buffer_Locality_write = 0.124693
Bank_Level_Parallism = 9.395531
Bank_Level_Parallism_Col = 3.521952
Bank_Level_Parallism_Ready = 1.750484
write_to_read_ratio_blp_rw_average = 0.618294
GrpLevelPara = 2.339463 

BW Util details:
bwutil = 0.287783 
total_CMD = 8804496 
util_bw = 2533784 
Wasted_Col = 1625854 
Wasted_Row = 224487 
Idle = 4420371 

BW Util Bottlenecks: 
RCDc_limit = 386938 
RCDWRc_limit = 1446362 
WTRc_limit = 1303683 
RTWc_limit = 1323264 
CCDLc_limit = 641681 
rwq = 0 
CCDLc_limit_alone = 478017 
WTRc_limit_alone = 1218937 
RTWc_limit_alone = 1244346 

Commands details: 
total_CMD = 8804496 
n_nop = 7734624 
Read = 239129 
Write = 0 
L2_Alloc = 0 
L2_WB = 394317 
n_act = 230317 
n_pre = 230301 
n_ref = 0 
n_req = 471484 
total_req = 633446 

Dual Bus Interface Util: 
issued_total_row = 460618 
issued_total_col = 633446 
Row_Bus_Util =  0.052316 
CoL_Bus_Util = 0.071946 
Either_Row_CoL_Bus_Util = 0.121514 
Issued_on_Two_Bus_Simul_Util = 0.002748 
issued_two_Eff = 0.022612 
queue_avg = 21.068415 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=21.0684
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8804496 n_nop=7734931 n_act=230137 n_pre=230121 n_ref_event=0 n_req=471373 n_rd=239149 n_rd_L2_A=0 n_write=0 n_wr_bk=394404 bw_util=0.2878
n_activity=4903004 dram_eff=0.5169
bk0: 14931a 6301256i bk1: 14933a 6297761i bk2: 15028a 6291386i bk3: 15028a 6289830i bk4: 15041a 6283714i bk5: 15043a 6272810i bk6: 15039a 6320765i bk7: 15037a 6324276i bk8: 15028a 6321990i bk9: 15025a 6300882i bk10: 14906a 6317493i bk11: 14907a 6323050i bk12: 14820a 6263169i bk13: 14819a 6315575i bk14: 14783a 6276202i bk15: 14781a 6306564i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.511807
Row_Buffer_Locality_read = 0.886209
Row_Buffer_Locality_write = 0.126240
Bank_Level_Parallism = 9.434056
Bank_Level_Parallism_Col = 3.642977
Bank_Level_Parallism_Ready = 1.805891
write_to_read_ratio_blp_rw_average = 0.620893
GrpLevelPara = 2.348249 

BW Util details:
bwutil = 0.287832 
total_CMD = 8804496 
util_bw = 2534209 
Wasted_Col = 1628169 
Wasted_Row = 227883 
Idle = 4414235 

BW Util Bottlenecks: 
RCDc_limit = 384544 
RCDWRc_limit = 1445583 
WTRc_limit = 1322032 
RTWc_limit = 1319565 
CCDLc_limit = 638734 
rwq = 0 
CCDLc_limit_alone = 474284 
WTRc_limit_alone = 1235606 
RTWc_limit_alone = 1241541 

Commands details: 
total_CMD = 8804496 
n_nop = 7734931 
Read = 239149 
Write = 0 
L2_Alloc = 0 
L2_WB = 394404 
n_act = 230137 
n_pre = 230121 
n_ref = 0 
n_req = 471373 
total_req = 633553 

Dual Bus Interface Util: 
issued_total_row = 460258 
issued_total_col = 633553 
Row_Bus_Util =  0.052275 
CoL_Bus_Util = 0.071958 
Either_Row_CoL_Bus_Util = 0.121479 
Issued_on_Two_Bus_Simul_Util = 0.002754 
issued_two_Eff = 0.022669 
queue_avg = 20.829178 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=20.8292
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8804496 n_nop=7735163 n_act=230017 n_pre=230001 n_ref_event=0 n_req=471311 n_rd=239152 n_rd_L2_A=0 n_write=0 n_wr_bk=394362 bw_util=0.2878
n_activity=4902592 dram_eff=0.5169
bk0: 14927a 6296784i bk1: 14932a 6299265i bk2: 15022a 6285290i bk3: 15023a 6282218i bk4: 15045a 6286854i bk5: 15050a 6302342i bk6: 15041a 6326139i bk7: 15040a 6304379i bk8: 15025a 6316139i bk9: 15024a 6287848i bk10: 14904a 6321530i bk11: 14904a 6308611i bk12: 14824a 6302029i bk13: 14822a 6314262i bk14: 14786a 6288131i bk15: 14783a 6296804i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.511997
Row_Buffer_Locality_read = 0.886863
Row_Buffer_Locality_write = 0.125840
Bank_Level_Parallism = 9.435515
Bank_Level_Parallism_Col = 3.632402
Bank_Level_Parallism_Ready = 1.806888
write_to_read_ratio_blp_rw_average = 0.623728
GrpLevelPara = 2.339322 

BW Util details:
bwutil = 0.287814 
total_CMD = 8804496 
util_bw = 2534056 
Wasted_Col = 1626374 
Wasted_Row = 227470 
Idle = 4416596 

BW Util Bottlenecks: 
RCDc_limit = 384985 
RCDWRc_limit = 1445857 
WTRc_limit = 1305146 
RTWc_limit = 1320264 
CCDLc_limit = 638621 
rwq = 0 
CCDLc_limit_alone = 476903 
WTRc_limit_alone = 1220516 
RTWc_limit_alone = 1243176 

Commands details: 
total_CMD = 8804496 
n_nop = 7735163 
Read = 239152 
Write = 0 
L2_Alloc = 0 
L2_WB = 394362 
n_act = 230017 
n_pre = 230001 
n_ref = 0 
n_req = 471311 
total_req = 633514 

Dual Bus Interface Util: 
issued_total_row = 460018 
issued_total_col = 633514 
Row_Bus_Util =  0.052248 
CoL_Bus_Util = 0.071953 
Either_Row_CoL_Bus_Util = 0.121453 
Issued_on_Two_Bus_Simul_Util = 0.002748 
issued_two_Eff = 0.022630 
queue_avg = 20.827070 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=20.8271
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 4): 
Ready @ 3433274 -   mf: uid=39610034, sid4294967295:w4294967295, part=6, addr=0xc0e6fa80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3433178), 
Ready @ 3433275 -   mf: uid=39610035, sid4294967295:w4294967295, part=6, addr=0xc0e6fa00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3433179), 
Ready @ 3433301 -   mf: uid=39610042, sid4294967295:w4294967295, part=6, addr=0xc0e6e280, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3433205), 
Ready @ 3433302 -   mf: uid=39610043, sid4294967295:w4294967295, part=6, addr=0xc0e6e200, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3433206), 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8804496 n_nop=7733783 n_act=230497 n_pre=230481 n_ref_event=0 n_req=472174 n_rd=239166 n_rd_L2_A=0 n_write=0 n_wr_bk=394804 bw_util=0.288
n_activity=4891013 dram_eff=0.5185
bk0: 14930a 6269297i bk1: 14928a 6289449i bk2: 15024a 6249346i bk3: 15028a 6232876i bk4: 15044a 6252200i bk5: 15044a 6250829i bk6: 15040a 6308641i bk7: 15040a 6328667i bk8: 15027a 6312774i bk9: 15028a 6293718i bk10: 14908a 6308629i bk11: 14908a 6295973i bk12: 14824a 6274378i bk13: 14824a 6286922i bk14: 14785a 6285140i bk15: 14784a 6295899i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.511873
Row_Buffer_Locality_read = 0.887601
Row_Buffer_Locality_write = 0.126215
Bank_Level_Parallism = 9.516315
Bank_Level_Parallism_Col = 3.675651
Bank_Level_Parallism_Ready = 1.813146
write_to_read_ratio_blp_rw_average = 0.617257
GrpLevelPara = 2.363856 

BW Util details:
bwutil = 0.288021 
total_CMD = 8804496 
util_bw = 2535879 
Wasted_Col = 1620599 
Wasted_Row = 224181 
Idle = 4423837 

BW Util Bottlenecks: 
RCDc_limit = 380911 
RCDWRc_limit = 1448968 
WTRc_limit = 1362936 
RTWc_limit = 1327310 
CCDLc_limit = 647395 
rwq = 0 
CCDLc_limit_alone = 476234 
WTRc_limit_alone = 1272620 
RTWc_limit_alone = 1246465 

Commands details: 
total_CMD = 8804496 
n_nop = 7733783 
Read = 239166 
Write = 0 
L2_Alloc = 0 
L2_WB = 394804 
n_act = 230497 
n_pre = 230481 
n_ref = 0 
n_req = 472174 
total_req = 633970 

Dual Bus Interface Util: 
issued_total_row = 460978 
issued_total_col = 633970 
Row_Bus_Util =  0.052357 
CoL_Bus_Util = 0.072005 
Either_Row_CoL_Bus_Util = 0.121610 
Issued_on_Two_Bus_Simul_Util = 0.002753 
issued_two_Eff = 0.022634 
queue_avg = 21.243900 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=21.2439
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 4): 
Ready @ 3433272 -   mf: uid=39610032, sid4294967295:w4294967295, part=7, addr=0xc0e6fb80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3433176), 
Ready @ 3433273 -   mf: uid=39610033, sid4294967295:w4294967295, part=7, addr=0xc0e6fb00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3433177), 
Ready @ 3433299 -   mf: uid=39610040, sid4294967295:w4294967295, part=7, addr=0xc0e6e380, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3433203), 
Ready @ 3433300 -   mf: uid=39610041, sid4294967295:w4294967295, part=7, addr=0xc0e6e300, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3433204), 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8804496 n_nop=7734927 n_act=230138 n_pre=230122 n_ref_event=0 n_req=471546 n_rd=239162 n_rd_L2_A=0 n_write=0 n_wr_bk=394528 bw_util=0.2879
n_activity=4900317 dram_eff=0.5173
bk0: 14928a 6261284i bk1: 14936a 6267764i bk2: 15028a 6282565i bk3: 15028a 6282195i bk4: 15044a 6258112i bk5: 15045a 6272799i bk6: 15040a 6314016i bk7: 15040a 6342548i bk8: 15028a 6278983i bk9: 15024a 6287102i bk10: 14908a 6295935i bk11: 14908a 6308541i bk12: 14820a 6288403i bk13: 14821a 6264169i bk14: 14784a 6292381i bk15: 14780a 6282527i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.511984
Row_Buffer_Locality_read = 0.887478
Row_Buffer_Locality_write = 0.125538
Bank_Level_Parallism = 9.499461
Bank_Level_Parallism_Col = 3.655512
Bank_Level_Parallism_Ready = 1.808705
write_to_read_ratio_blp_rw_average = 0.619551
GrpLevelPara = 2.353614 

BW Util details:
bwutil = 0.287894 
total_CMD = 8804496 
util_bw = 2534760 
Wasted_Col = 1624302 
Wasted_Row = 225488 
Idle = 4419946 

BW Util Bottlenecks: 
RCDc_limit = 385087 
RCDWRc_limit = 1443470 
WTRc_limit = 1329862 
RTWc_limit = 1335868 
CCDLc_limit = 645563 
rwq = 0 
CCDLc_limit_alone = 478132 
WTRc_limit_alone = 1242734 
RTWc_limit_alone = 1255565 

Commands details: 
total_CMD = 8804496 
n_nop = 7734927 
Read = 239162 
Write = 0 
L2_Alloc = 0 
L2_WB = 394528 
n_act = 230138 
n_pre = 230122 
n_ref = 0 
n_req = 471546 
total_req = 633690 

Dual Bus Interface Util: 
issued_total_row = 460260 
issued_total_col = 633690 
Row_Bus_Util =  0.052276 
CoL_Bus_Util = 0.071973 
Either_Row_CoL_Bus_Util = 0.121480 
Issued_on_Two_Bus_Simul_Util = 0.002769 
issued_two_Eff = 0.022795 
queue_avg = 20.980642 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=20.9806
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 2): 
Ready @ 3433284 -   mf: uid=39610038, sid4294967295:w4294967295, part=8, addr=0xc0e6fc80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3433188), 
Ready @ 3433285 -   mf: uid=39610039, sid4294967295:w4294967295, part=8, addr=0xc0e6fc00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3433189), 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8804496 n_nop=7734484 n_act=230247 n_pre=230231 n_ref_event=0 n_req=471294 n_rd=239089 n_rd_L2_A=0 n_write=0 n_wr_bk=394469 bw_util=0.2878
n_activity=4907735 dram_eff=0.5164
bk0: 14928a 6285582i bk1: 14919a 6263946i bk2: 15020a 6256100i bk3: 15013a 6235517i bk4: 15047a 6290072i bk5: 15044a 6265976i bk6: 15048a 6311136i bk7: 15041a 6331953i bk8: 15013a 6311669i bk9: 15013a 6290283i bk10: 14903a 6318675i bk11: 14907a 6294552i bk12: 14817a 6305619i bk13: 14820a 6311063i bk14: 14778a 6308748i bk15: 14778a 6302280i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.511492
Row_Buffer_Locality_read = 0.886088
Row_Buffer_Locality_write = 0.125790
Bank_Level_Parallism = 9.450511
Bank_Level_Parallism_Col = 3.662777
Bank_Level_Parallism_Ready = 1.813111
write_to_read_ratio_blp_rw_average = 0.621540
GrpLevelPara = 2.351091 

BW Util details:
bwutil = 0.287834 
total_CMD = 8804496 
util_bw = 2534232 
Wasted_Col = 1633250 
Wasted_Row = 227620 
Idle = 4409394 

BW Util Bottlenecks: 
RCDc_limit = 386584 
RCDWRc_limit = 1448309 
WTRc_limit = 1321950 
RTWc_limit = 1347654 
CCDLc_limit = 651863 
rwq = 0 
CCDLc_limit_alone = 481233 
WTRc_limit_alone = 1235551 
RTWc_limit_alone = 1263423 

Commands details: 
total_CMD = 8804496 
n_nop = 7734484 
Read = 239089 
Write = 0 
L2_Alloc = 0 
L2_WB = 394469 
n_act = 230247 
n_pre = 230231 
n_ref = 0 
n_req = 471294 
total_req = 633558 

Dual Bus Interface Util: 
issued_total_row = 460478 
issued_total_col = 633558 
Row_Bus_Util =  0.052300 
CoL_Bus_Util = 0.071958 
Either_Row_CoL_Bus_Util = 0.121530 
Issued_on_Two_Bus_Simul_Util = 0.002729 
issued_two_Eff = 0.022452 
queue_avg = 21.136135 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=21.1361
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 2): 
Ready @ 3433282 -   mf: uid=39610036, sid4294967295:w4294967295, part=9, addr=0xc0e6fd80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3433186), 
Ready @ 3433283 -   mf: uid=39610037, sid4294967295:w4294967295, part=9, addr=0xc0e6fd00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3433187), 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8804496 n_nop=7733240 n_act=230729 n_pre=230713 n_ref_event=0 n_req=471899 n_rd=239101 n_rd_L2_A=0 n_write=0 n_wr_bk=395125 bw_util=0.2881
n_activity=4899268 dram_eff=0.5178
bk0: 14924a 6281411i bk1: 14923a 6254730i bk2: 15017a 6242786i bk3: 15024a 6226307i bk4: 15045a 6256975i bk5: 15044a 6251181i bk6: 15043a 6302532i bk7: 15044a 6307004i bk8: 15018a 6298057i bk9: 15013a 6312097i bk10: 14902a 6308180i bk11: 14908a 6336622i bk12: 14817a 6249760i bk13: 14819a 6260310i bk14: 14780a 6263217i bk15: 14780a 6275627i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.511097
Row_Buffer_Locality_read = 0.886416
Row_Buffer_Locality_write = 0.125615
Bank_Level_Parallism = 9.537014
Bank_Level_Parallism_Col = 3.660625
Bank_Level_Parallism_Ready = 1.807205
write_to_read_ratio_blp_rw_average = 0.620493
GrpLevelPara = 2.356574 

BW Util details:
bwutil = 0.288137 
total_CMD = 8804496 
util_bw = 2536904 
Wasted_Col = 1626524 
Wasted_Row = 220627 
Idle = 4420441 

BW Util Bottlenecks: 
RCDc_limit = 385804 
RCDWRc_limit = 1447214 
WTRc_limit = 1340449 
RTWc_limit = 1336492 
CCDLc_limit = 644816 
rwq = 0 
CCDLc_limit_alone = 479402 
WTRc_limit_alone = 1253915 
RTWc_limit_alone = 1257612 

Commands details: 
total_CMD = 8804496 
n_nop = 7733240 
Read = 239101 
Write = 0 
L2_Alloc = 0 
L2_WB = 395125 
n_act = 230729 
n_pre = 230713 
n_ref = 0 
n_req = 471899 
total_req = 634226 

Dual Bus Interface Util: 
issued_total_row = 461442 
issued_total_col = 634226 
Row_Bus_Util =  0.052410 
CoL_Bus_Util = 0.072034 
Either_Row_CoL_Bus_Util = 0.121671 
Issued_on_Two_Bus_Simul_Util = 0.002773 
issued_two_Eff = 0.022788 
queue_avg = 21.248705 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=21.2487
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8804496 n_nop=7734378 n_act=230499 n_pre=230483 n_ref_event=0 n_req=471883 n_rd=239084 n_rd_L2_A=0 n_write=0 n_wr_bk=394606 bw_util=0.2879
n_activity=4888292 dram_eff=0.5185
bk0: 14917a 6272004i bk1: 14928a 6285106i bk2: 15014a 6260768i bk3: 15016a 6244804i bk4: 15048a 6262736i bk5: 15048a 6271370i bk6: 15044a 6290973i bk7: 15044a 6290002i bk8: 15005a 6291807i bk9: 15016a 6283921i bk10: 14904a 6297563i bk11: 14900a 6290903i bk12: 14820a 6249663i bk13: 14820a 6311913i bk14: 14780a 6287778i bk15: 14780a 6256333i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.511567
Row_Buffer_Locality_read = 0.886877
Row_Buffer_Locality_write = 0.126126
Bank_Level_Parallism = 9.541527
Bank_Level_Parallism_Col = 3.672210
Bank_Level_Parallism_Ready = 1.815136
write_to_read_ratio_blp_rw_average = 0.622048
GrpLevelPara = 2.355743 

BW Util details:
bwutil = 0.287894 
total_CMD = 8804496 
util_bw = 2534758 
Wasted_Col = 1621540 
Wasted_Row = 221726 
Idle = 4426472 

BW Util Bottlenecks: 
RCDc_limit = 385131 
RCDWRc_limit = 1445627 
WTRc_limit = 1327200 
RTWc_limit = 1340409 
CCDLc_limit = 645137 
rwq = 0 
CCDLc_limit_alone = 478139 
WTRc_limit_alone = 1241668 
RTWc_limit_alone = 1258943 

Commands details: 
total_CMD = 8804496 
n_nop = 7734378 
Read = 239084 
Write = 0 
L2_Alloc = 0 
L2_WB = 394606 
n_act = 230499 
n_pre = 230483 
n_ref = 0 
n_req = 471883 
total_req = 633690 

Dual Bus Interface Util: 
issued_total_row = 460982 
issued_total_col = 633690 
Row_Bus_Util =  0.052358 
CoL_Bus_Util = 0.071973 
Either_Row_CoL_Bus_Util = 0.121542 
Issued_on_Two_Bus_Simul_Util = 0.002789 
issued_two_Eff = 0.022945 
queue_avg = 21.161617 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=21.1616
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8804496 n_nop=7733633 n_act=230763 n_pre=230747 n_ref_event=0 n_req=471852 n_rd=239071 n_rd_L2_A=0 n_write=0 n_wr_bk=394560 bw_util=0.2879
n_activity=4902440 dram_eff=0.517
bk0: 14920a 6259246i bk1: 14920a 6238186i bk2: 15016a 6250115i bk3: 15014a 6268687i bk4: 15048a 6226278i bk5: 15045a 6234324i bk6: 15044a 6308908i bk7: 15044a 6276386i bk8: 15008a 6315680i bk9: 15012a 6260820i bk10: 14904a 6281038i bk11: 14905a 6275331i bk12: 14816a 6284937i bk13: 14816a 6247725i bk14: 14780a 6289463i bk15: 14779a 6240638i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.510976
Row_Buffer_Locality_read = 0.886452
Row_Buffer_Locality_write = 0.125354
Bank_Level_Parallism = 9.559493
Bank_Level_Parallism_Col = 3.677885
Bank_Level_Parallism_Ready = 1.814369
write_to_read_ratio_blp_rw_average = 0.622508
GrpLevelPara = 2.356290 

BW Util details:
bwutil = 0.287867 
total_CMD = 8804496 
util_bw = 2534524 
Wasted_Col = 1635424 
Wasted_Row = 221225 
Idle = 4413323 

BW Util Bottlenecks: 
RCDc_limit = 388326 
RCDWRc_limit = 1447665 
WTRc_limit = 1336806 
RTWc_limit = 1391910 
CCDLc_limit = 665371 
rwq = 0 
CCDLc_limit_alone = 486691 
WTRc_limit_alone = 1249224 
RTWc_limit_alone = 1300812 

Commands details: 
total_CMD = 8804496 
n_nop = 7733633 
Read = 239071 
Write = 0 
L2_Alloc = 0 
L2_WB = 394560 
n_act = 230763 
n_pre = 230747 
n_ref = 0 
n_req = 471852 
total_req = 633631 

Dual Bus Interface Util: 
issued_total_row = 461510 
issued_total_col = 633631 
Row_Bus_Util =  0.052418 
CoL_Bus_Util = 0.071967 
Either_Row_CoL_Bus_Util = 0.121627 
Issued_on_Two_Bus_Simul_Util = 0.002757 
issued_two_Eff = 0.022671 
queue_avg = 21.511976 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=21.512

========= L2 cache stats =========
L2_cache_bank[0]: Access = 348620, Miss = 313742, Miss_rate = 0.900, Pending_hits = 5466, Reservation_fails = 332
L2_cache_bank[1]: Access = 348649, Miss = 313763, Miss_rate = 0.900, Pending_hits = 5471, Reservation_fails = 95
L2_cache_bank[2]: Access = 348538, Miss = 313709, Miss_rate = 0.900, Pending_hits = 5478, Reservation_fails = 336
L2_cache_bank[3]: Access = 348576, Miss = 313328, Miss_rate = 0.899, Pending_hits = 5470, Reservation_fails = 162
L2_cache_bank[4]: Access = 348585, Miss = 313212, Miss_rate = 0.899, Pending_hits = 5473, Reservation_fails = 293
L2_cache_bank[5]: Access = 348665, Miss = 313970, Miss_rate = 0.900, Pending_hits = 5480, Reservation_fails = 481
L2_cache_bank[6]: Access = 348717, Miss = 313686, Miss_rate = 0.900, Pending_hits = 5476, Reservation_fails = 228
L2_cache_bank[7]: Access = 348780, Miss = 313348, Miss_rate = 0.898, Pending_hits = 5476, Reservation_fails = 588
L2_cache_bank[8]: Access = 349541, Miss = 313680, Miss_rate = 0.897, Pending_hits = 5468, Reservation_fails = 425
L2_cache_bank[9]: Access = 349532, Miss = 313405, Miss_rate = 0.897, Pending_hits = 5476, Reservation_fails = 47
L2_cache_bank[10]: Access = 349619, Miss = 313513, Miss_rate = 0.897, Pending_hits = 5476, Reservation_fails = 291
L2_cache_bank[11]: Access = 349566, Miss = 313527, Miss_rate = 0.897, Pending_hits = 5476, Reservation_fails = 453
L2_cache_bank[12]: Access = 349472, Miss = 313921, Miss_rate = 0.898, Pending_hits = 5476, Reservation_fails = 113
L2_cache_bank[13]: Access = 349667, Miss = 313601, Miss_rate = 0.897, Pending_hits = 5473, Reservation_fails = 210
L2_cache_bank[14]: Access = 349854, Miss = 313679, Miss_rate = 0.897, Pending_hits = 5471, Reservation_fails = 251
L2_cache_bank[15]: Access = 350046, Miss = 313571, Miss_rate = 0.896, Pending_hits = 5480, Reservation_fails = 331
L2_cache_bank[16]: Access = 348379, Miss = 313580, Miss_rate = 0.900, Pending_hits = 5483, Reservation_fails = 474
L2_cache_bank[17]: Access = 348293, Miss = 313458, Miss_rate = 0.900, Pending_hits = 5473, Reservation_fails = 198
L2_cache_bank[18]: Access = 348411, Miss = 313845, Miss_rate = 0.901, Pending_hits = 5468, Reservation_fails = 293
L2_cache_bank[19]: Access = 348391, Miss = 313861, Miss_rate = 0.901, Pending_hits = 5473, Reservation_fails = 435
L2_cache_bank[20]: Access = 348308, Miss = 313799, Miss_rate = 0.901, Pending_hits = 5475, Reservation_fails = 111
L2_cache_bank[21]: Access = 348299, Miss = 313427, Miss_rate = 0.900, Pending_hits = 5474, Reservation_fails = 457
L2_cache_bank[22]: Access = 348334, Miss = 313265, Miss_rate = 0.899, Pending_hits = 5470, Reservation_fails = 203
L2_cache_bank[23]: Access = 348195, Miss = 313898, Miss_rate = 0.902, Pending_hits = 5469, Reservation_fails = 152
L2_total_cache_accesses = 8373037
L2_total_cache_misses = 7526788
L2_total_cache_miss_rate = 0.8989
L2_total_cache_pending_hits = 131371
L2_total_cache_reservation_fails = 6959
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 46229
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 299
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 586920
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2658
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1760760
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 299
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 6554
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 130348
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 4301
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 391422
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 662095
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 131072
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2771756
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1885582
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2394208
	L2_cache_stats_breakdown[TEXTURE_ACC_R][TOTAL_ACCESS] = 528324
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 5450505
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 18
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 56
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 2584
	L2_cache_stats_fail_breakdown[TEXTURE_ACC_R][MSHR_ENRTY_FAIL] = 4301
L2_cache_data_port_util = 0.054
L2_cache_fill_port_util = 0.035

icnt_total_pkts_mem_to_simt=8373037
icnt_total_pkts_simt_to_mem=7976794
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 7976794
Req_Network_cycles = 3433267
Req_Network_injected_packets_per_cycle =       2.3234 
Req_Network_conflicts_per_cycle =       4.1932
Req_Network_conflicts_per_cycle_util =       5.8268
Req_Bank_Level_Parallism =       3.2285
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =      13.7821
Req_Network_out_buffer_full_per_cycle =       0.2062
Req_Network_out_buffer_avg_util =      60.5777

Reply_Network_injected_packets_num = 8373037
Reply_Network_cycles = 3433267
Reply_Network_injected_packets_per_cycle =        2.4388
Reply_Network_conflicts_per_cycle =        0.6268
Reply_Network_conflicts_per_cycle_util =       0.8657
Reply_Bank_Level_Parallism =       3.3682
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.6023
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0813
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 6 hrs, 17 min, 39 sec (22659 sec)
gpgpu_simulation_rate = 23523 (inst/sec)
gpgpu_simulation_rate = 151 (cycle/sec)
gpgpu_silicon_slowdown = 9039735x
GPGPU-Sim PTX: cudaMemcpyToSymbol: symbol = 0x5595e0186400
GPGPU-Sim PTX: starting gpgpu_ptx_sim_memcpy_symbol with hostVar 0x0x5595e0186400
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: Found PTX symbol w/ hostVar=0x5595e0186400
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: copying const memory 4100 bytes  to  symbol constStartAddr+0 @0x180 ...
GPGPU-Sim PTX: cudaMemcpyToSymbol: symbol = 0x5595e0187420
GPGPU-Sim PTX: starting gpgpu_ptx_sim_memcpy_symbol with hostVar 0x0x5595e0187420
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: Found PTX symbol w/ hostVar=0x5595e0187420
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: copying const memory 4100 bytes  to  symbol finalStartAddr+0 @0x1200 ...
GPGPU-Sim PTX: cudaMemcpyToSymbol: symbol = 0x5595e0188440
GPGPU-Sim PTX: starting gpgpu_ptx_sim_memcpy_symbol with hostVar 0x0x5595e0188440
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: Found PTX symbol w/ hostVar=0x5595e0188440
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: copying const memory 4096 bytes  to  symbol nullElems+0 @0x2280 ...
GPGPU-Sim PTX: in cudaBindTexture: sizeof(struct textureReference) = 124
GPGPU-Sim PTX:   size = 4294967295
GPGPU-Sim PTX:   texref = 0x5595e0186300, array = 0x5595e2681d40
GPGPU-Sim PTX:   devPtr32 = c0000000
GPGPU-Sim PTX:   Name corresponding to textureReference: tex
GPGPU-Sim PTX:   ChannelFormatDesc: x=32, y=32, z=32, w=32
GPGPU-Sim PTX:   Texture Normalized? = 0
GPGPU-Sim PTX:   Warning: binding to texref associated with tex, which was previously bound.
Implicitly unbinding texref associated to tex first
GPGPU-Sim PTX:   texel size = 16
GPGPU-Sim PTX:   texture cache linesize = 128
GPGPU-Sim PTX:   Tx = 4; Ty = 2, Tx_numbits = 2, Ty_numbits = 1
GPGPU-Sim PTX:   Texel size = 16 bytes; texel_size_numbits = 4
GPGPU-Sim PTX:   Binding texture to array starting at devPtr32 = 0xc0000000
GPGPU-Sim PTX:   Texel size = 16 bytes
GPGPU-Sim PTX: devPtr = 0xffffffffc0000000
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd1fcd6ea8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd1fcd6ea4..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd1fcd6ea0..

GPGPU-Sim PTX: cudaLaunch for 0x0x5595e0173ac2 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z13mergeSortPassP6float4ii'...
GPGPU-Sim PTX: Finding dominators for '_Z13mergeSortPassP6float4ii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z13mergeSortPassP6float4ii'...
GPGPU-Sim PTX: Finding postdominators for '_Z13mergeSortPassP6float4ii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z13mergeSortPassP6float4ii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z13mergeSortPassP6float4ii'...
GPGPU-Sim PTX: reconvergence points for _Z13mergeSortPassP6float4ii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0xb68 (HybridSort_L1D_50_K9.2.sm_75.ptx:97) @%p2 bra $L__BB1_16;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10e8 (HybridSort_L1D_50_K9.2.sm_75.ptx:300) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0xbe8 (HybridSort_L1D_50_K9.2.sm_75.ptx:114) @%p3 bra $L__BB1_16;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10e8 (HybridSort_L1D_50_K9.2.sm_75.ptx:300) ret;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0xbf8 (HybridSort_L1D_50_K9.2.sm_75.ptx:117) @%p4 bra $L__BB1_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10e8 (HybridSort_L1D_50_K9.2.sm_75.ptx:300) ret;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0xc00 (HybridSort_L1D_50_K9.2.sm_75.ptx:118) bra.uni $L__BB1_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf88 (HybridSort_L1D_50_K9.2.sm_75.ptx:245) sub.s32 %r42, %r8, %r3;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0xc48 (HybridSort_L1D_50_K9.2.sm_75.ptx:129) bra.uni $L__BB1_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc88 (HybridSort_L1D_50_K9.2.sm_75.ptx:141) mov.u32 %r24, %r71;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0xec8 (HybridSort_L1D_50_K9.2.sm_75.ptx:213) @%p37 bra $L__BB1_14;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xed0 (HybridSort_L1D_50_K9.2.sm_75.ptx:214) bra.uni $L__BB1_11;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0xed0 (HybridSort_L1D_50_K9.2.sm_75.ptx:214) bra.uni $L__BB1_11;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf70 (HybridSort_L1D_50_K9.2.sm_75.ptx:239) @%p1 bra $L__BB1_13;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0xf08 (HybridSort_L1D_50_K9.2.sm_75.ptx:223) @%p40 bra $L__BB1_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc88 (HybridSort_L1D_50_K9.2.sm_75.ptx:141) mov.u32 %r24, %r71;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0xf68 (HybridSort_L1D_50_K9.2.sm_75.ptx:236) bra.uni $L__BB1_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc88 (HybridSort_L1D_50_K9.2.sm_75.ptx:141) mov.u32 %r24, %r71;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0xf70 (HybridSort_L1D_50_K9.2.sm_75.ptx:239) @%p1 bra $L__BB1_13;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf78 (HybridSort_L1D_50_K9.2.sm_75.ptx:241) st.global.v4.f32 [%rd8+16], {%f94, %f95, %f96, %f97};
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0xf80 (HybridSort_L1D_50_K9.2.sm_75.ptx:242) bra.uni $L__BB1_16;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10e8 (HybridSort_L1D_50_K9.2.sm_75.ptx:300) ret;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0xfc0 (HybridSort_L1D_50_K9.2.sm_75.ptx:252) @%p5 bra $L__BB1_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1070 (HybridSort_L1D_50_K9.2.sm_75.ptx:279) setp.eq.s32 %p7, %r69, 0;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x1068 (HybridSort_L1D_50_K9.2.sm_75.ptx:276) @%p6 bra $L__BB1_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1070 (HybridSort_L1D_50_K9.2.sm_75.ptx:279) setp.eq.s32 %p7, %r69, 0;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x1078 (HybridSort_L1D_50_K9.2.sm_75.ptx:280) @%p7 bra $L__BB1_16;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10e8 (HybridSort_L1D_50_K9.2.sm_75.ptx:300) ret;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x10d8 (HybridSort_L1D_50_K9.2.sm_75.ptx:296) @%p8 bra $L__BB1_16;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10e8 (HybridSort_L1D_50_K9.2.sm_75.ptx:300) ret;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x10e0 (HybridSort_L1D_50_K9.2.sm_75.ptx:297) bra.uni $L__BB1_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10a8 (HybridSort_L1D_50_K9.2.sm_75.ptx:290) tex.1d.v4.f32.s32 {%f62, %f63, %f64, %f65}, [tex, {%r68}];
GPGPU-Sim PTX: ... end of reconvergence points for _Z13mergeSortPassP6float4ii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z13mergeSortPassP6float4ii'.
GPGPU-Sim PTX: pushing kernel '_Z13mergeSortPassP6float4ii' to stream 0, gridDim= (2585,1,1) blockDim = (208,1,1) 
GPGPU-Sim uArch: Shader 29 bind to kernel 6 '_Z13mergeSortPassP6float4ii'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z13mergeSortPassP6float4ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z13mergeSortPassP6float4ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z13mergeSortPassP6float4ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z13mergeSortPassP6float4ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z13mergeSortPassP6float4ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z13mergeSortPassP6float4ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z13mergeSortPassP6float4ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z13mergeSortPassP6float4ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z13mergeSortPassP6float4ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z13mergeSortPassP6float4ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z13mergeSortPassP6float4ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z13mergeSortPassP6float4ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z13mergeSortPassP6float4ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z13mergeSortPassP6float4ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z13mergeSortPassP6float4ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 6 '_Z13mergeSortPassP6float4ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 6 '_Z13mergeSortPassP6float4ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 6 '_Z13mergeSortPassP6float4ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 6 '_Z13mergeSortPassP6float4ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 6 '_Z13mergeSortPassP6float4ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 6 '_Z13mergeSortPassP6float4ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 6 '_Z13mergeSortPassP6float4ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 6 '_Z13mergeSortPassP6float4ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 6 '_Z13mergeSortPassP6float4ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 6 '_Z13mergeSortPassP6float4ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 6 '_Z13mergeSortPassP6float4ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 6 '_Z13mergeSortPassP6float4ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 6 '_Z13mergeSortPassP6float4ii'
GPGPU-Sim uArch: Shader 28 bind to kernel 6 '_Z13mergeSortPassP6float4ii'
Simulation cycle for kernel 5 is = 10000
Simulation cycle for kernel 5 is = 15000
Simulation cycle for kernel 5 is = 20000
Simulation cycle for kernel 5 is = 25000
Simulation cycle for kernel 5 is = 30000
Simulation cycle for kernel 5 is = 35000
Simulation cycle for kernel 5 is = 40000
Simulation cycle for kernel 5 is = 45000
Simulation cycle for kernel 5 is = 50000
Simulation cycle for kernel 5 is = 55000
Simulation cycle for kernel 5 is = 60000
Simulation cycle for kernel 5 is = 65000
Simulation cycle for kernel 5 is = 70000
Simulation cycle for kernel 5 is = 75000
Simulation cycle for kernel 5 is = 80000
Simulation cycle for kernel 5 is = 85000
Simulation cycle for kernel 5 is = 90000
Simulation cycle for kernel 5 is = 95000
Simulation cycle for kernel 5 is = 100000
Simulation cycle for kernel 5 is = 105000
Simulation cycle for kernel 5 is = 110000
Simulation cycle for kernel 5 is = 115000
Simulation cycle for kernel 5 is = 120000
Simulation cycle for kernel 5 is = 125000
Simulation cycle for kernel 5 is = 130000
Simulation cycle for kernel 5 is = 135000
Simulation cycle for kernel 5 is = 140000
Simulation cycle for kernel 5 is = 145000
Simulation cycle for kernel 5 is = 150000
Destroy streams for kernel 6: size 0
kernel_name = _Z13mergeSortPassP6float4ii 
kernel_launch_uid = 6 
gpu_sim_cycle = 150831
gpu_sim_insn = 59086694
gpu_ipc =     391.7411
gpu_tot_sim_cycle = 3584098
gpu_tot_sim_insn = 592112110
gpu_tot_ipc =     165.2053
gpu_tot_issued_cta = 8803
gpu_occupancy = 79.3582% 
gpu_tot_occupancy = 44.2969% 
max_total_param_size = 0
gpu_stall_dramfull = 18523037
gpu_stall_icnt2sh    = 68274
partiton_level_parallism =       7.8406
partiton_level_parallism_total  =       2.5556
partiton_level_parallism_util =       8.4291
partiton_level_parallism_util_total  =       3.5287
L2_BW  =     458.5790 GB/Sec
L2_BW_total  =     121.3422 GB/Sec
gpu_total_sim_rate=24319

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 292788, Miss = 271104, Miss_rate = 0.926, Pending_hits = 444, Reservation_fails = 121885
	L1D_cache_core[1]: Access = 317283, Miss = 295020, Miss_rate = 0.930, Pending_hits = 626, Reservation_fails = 151504
	L1D_cache_core[2]: Access = 296849, Miss = 275447, Miss_rate = 0.928, Pending_hits = 417, Reservation_fails = 122009
	L1D_cache_core[3]: Access = 296193, Miss = 273976, Miss_rate = 0.925, Pending_hits = 422, Reservation_fails = 116522
	L1D_cache_core[4]: Access = 289770, Miss = 268271, Miss_rate = 0.926, Pending_hits = 601, Reservation_fails = 129714
	L1D_cache_core[5]: Access = 285126, Miss = 263060, Miss_rate = 0.923, Pending_hits = 419, Reservation_fails = 120274
	L1D_cache_core[6]: Access = 288075, Miss = 266094, Miss_rate = 0.924, Pending_hits = 411, Reservation_fails = 130356
	L1D_cache_core[7]: Access = 284238, Miss = 262888, Miss_rate = 0.925, Pending_hits = 575, Reservation_fails = 119122
	L1D_cache_core[8]: Access = 325947, Miss = 287844, Miss_rate = 0.883, Pending_hits = 16846, Reservation_fails = 139439
	L1D_cache_core[9]: Access = 310847, Miss = 273580, Miss_rate = 0.880, Pending_hits = 16753, Reservation_fails = 120000
	L1D_cache_core[10]: Access = 325275, Miss = 286995, Miss_rate = 0.882, Pending_hits = 16912, Reservation_fails = 128151
	L1D_cache_core[11]: Access = 316358, Miss = 278182, Miss_rate = 0.879, Pending_hits = 16819, Reservation_fails = 116326
	L1D_cache_core[12]: Access = 332801, Miss = 293717, Miss_rate = 0.883, Pending_hits = 17085, Reservation_fails = 145566
	L1D_cache_core[13]: Access = 323980, Miss = 285190, Miss_rate = 0.880, Pending_hits = 16801, Reservation_fails = 128148
	L1D_cache_core[14]: Access = 338109, Miss = 299568, Miss_rate = 0.886, Pending_hits = 16921, Reservation_fails = 160199
	L1D_cache_core[15]: Access = 327553, Miss = 289662, Miss_rate = 0.884, Pending_hits = 16972, Reservation_fails = 132994
	L1D_cache_core[16]: Access = 287861, Miss = 265882, Miss_rate = 0.924, Pending_hits = 353, Reservation_fails = 131710
	L1D_cache_core[17]: Access = 295107, Miss = 272888, Miss_rate = 0.925, Pending_hits = 463, Reservation_fails = 139569
	L1D_cache_core[18]: Access = 278287, Miss = 257093, Miss_rate = 0.924, Pending_hits = 359, Reservation_fails = 122162
	L1D_cache_core[19]: Access = 293760, Miss = 272611, Miss_rate = 0.928, Pending_hits = 464, Reservation_fails = 143746
	L1D_cache_core[20]: Access = 287797, Miss = 265365, Miss_rate = 0.922, Pending_hits = 288, Reservation_fails = 126260
	L1D_cache_core[21]: Access = 282835, Miss = 261386, Miss_rate = 0.924, Pending_hits = 366, Reservation_fails = 121926
	L1D_cache_core[22]: Access = 304658, Miss = 283303, Miss_rate = 0.930, Pending_hits = 363, Reservation_fails = 160734
	L1D_cache_core[23]: Access = 280864, Miss = 259321, Miss_rate = 0.923, Pending_hits = 342, Reservation_fails = 126704
	L1D_cache_core[24]: Access = 277573, Miss = 256271, Miss_rate = 0.923, Pending_hits = 341, Reservation_fails = 118721
	L1D_cache_core[25]: Access = 284458, Miss = 262261, Miss_rate = 0.922, Pending_hits = 343, Reservation_fails = 129113
	L1D_cache_core[26]: Access = 294516, Miss = 272433, Miss_rate = 0.925, Pending_hits = 263, Reservation_fails = 138325
	L1D_cache_core[27]: Access = 284935, Miss = 262907, Miss_rate = 0.923, Pending_hits = 478, Reservation_fails = 128338
	L1D_cache_core[28]: Access = 297655, Miss = 276068, Miss_rate = 0.927, Pending_hits = 548, Reservation_fails = 144575
	L1D_cache_core[29]: Access = 288338, Miss = 266308, Miss_rate = 0.924, Pending_hits = 542, Reservation_fails = 128262
	L1D_total_cache_accesses = 8989836
	L1D_total_cache_misses = 8204695
	L1D_total_cache_miss_rate = 0.9127
	L1D_total_cache_pending_hits = 144537
	L1D_total_cache_reservation_fails = 3942354
	L1D_cache_data_port_util = 0.007
	L1D_cache_fill_port_util = 0.025
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 17873574
	L1T_total_cache_misses = 265719
	L1T_total_cache_miss_rate = 0.0149
	L1T_total_cache_pending_hits = 17607855
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 90887
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 13465
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 596504
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 955155
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1789512
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 13465
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 17607855
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 265719
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 549717
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 131072
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4524297
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2987199
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1294382
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2490368
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][TOTAL_ACCESS] = 17873574
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 6499468

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 955155
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 2987199
ctas_completed 8803, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
47492, 47311, 56827, 47455, 47214, 56594, 47160, 47127, 56717, 28993, 28993, 28913, 28985, 28970, 31961, 28765, 3728, 3728, 3751, 3751, 3728, 3728, 3728, 3728, 3797, 3728, 3751, 3728, 1292, 1292, 1292, 1292, 
gpgpu_n_tot_thrd_icount = 635588800
gpgpu_n_tot_w_icount = 19862150
gpgpu_n_stall_shd_mem = 22765056
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2394208
gpgpu_n_mem_write_global = 6499468
gpgpu_n_mem_texture = 265719
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 19988480
gpgpu_n_store_insn = 12584710
gpgpu_n_shmem_insn = 37473176
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 45089422
gpgpu_n_const_mem_insn = 1075200
gpgpu_n_param_mem_insn = 4072688
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 2557604
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 2125543
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 488805
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:6460471	W0_Idle:14689523	W0_Scoreboard:344927508	W1:663665	W2:146992	W3:20461	W4:2886	W5:958	W6:1068	W7:1058	W8:882	W9:530	W10:874	W11:1144	W12:1674	W13:2102	W14:2118	W15:3502	W16:290250	W17:6196	W18:8018	W19:9900	W20:9614	W21:11270	W22:8550	W23:6804	W24:6932	W25:5762	W26:5876	W27:5468	W28:5538	W29:4946	W30:4924	W31:5186	W32:18617002
single_issue_nums: WS0:5266850	WS1:5208104	WS2:4788177	WS3:4599019	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 19088128 {8:2386016,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 259978720 {40:6499468,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 327680 {40:8192,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 2125752 {8:265719,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 95440640 {40:2386016,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 51995744 {8:6499468,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 327680 {40:8192,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 42515040 {40:1062876,}
maxmflatency = 7301 
max_icnt2mem_latency = 5672 
maxmrqlatency = 1775 
max_icnt2sh_latency = 1817 
averagemflatency = 1467 
avg_icnt2mem_latency = 776 
avg_mrq_latency = 155 
avg_icnt2sh_latency = 26 
mrq_lat_table:1443953 	206688 	97933 	145903 	457349 	523600 	867793 	1034743 	1161927 	369178 	6326 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1185438 	1965782 	1147015 	2751189 	2710207 	196921 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	72938 	23496 	6962 	6457 	2916165 	366148 	325312 	674545 	1426477 	2223774 	1113231 	3890 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	7596817 	609811 	368979 	335175 	326738 	289178 	211431 	82221 	92768 	43434 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	36 	2241 	145 	253 	877 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        65        64        64 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        65        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        65        64        64        64        64        64        64        64 
dram[8]:        64        64        64        64        64        64        64        64        64        64        64        65        65        64        64        64 
dram[9]:        64        64        64        64        64        64        64        65        64        64        64        64        64        64        64        64 
dram[10]:        64        64        64        64        64        64        65        64        64        64        64        64        64        64        64        65 
dram[11]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        65        64 
maximum service time to same row:
dram[0]:     24430     28232     59054     68634     35497     35425     21782     21788     35129     35273     30507     30520     89180     91353     35313     35131 
dram[1]:     21782     26012     62191     62317     35318     35360     21784     21785     34949     34972     30515     30496     94994     93825     35280     35363 
dram[2]:     24591     22645     69667     61625     35503     35514     21785     21784     35248     35081     30496     30496     90052     95442     35091     35137 
dram[3]:     26212     21783     77119     67039     35492     35454     21784     21785     35327     34999     30496     30497     94674     98816     35266     35192 
dram[4]:     28417     25490     78152     77453     35657     35436     23320     22522     35684     35401     35054     30500     95014    103739     35511     35276 
dram[5]:     21994     27399     72996     75038     35457     35681     22093     23468     35501     35675     35088     35092     99642     95387     35446     35422 
dram[6]:     21845     21782     74675     77740     35391     35706     21789     21784     35466     35707     30509     30496    102374     96474     35254     35566 
dram[7]:     27225     24976     73367     77968     35747     35383     21787     24417     35692     35369     35016     30496     99170    102982     35456     35256 
dram[8]:     22112     23697     65826     59013     35737     35569     22554     21785     35602     35376     30496     30511    105980    100182     35105     35174 
dram[9]:     23098     22112     65538     62234     35559     35829     25666     23952     35499     35577     30496     30496    106786    104446     35074     35143 
dram[10]:     22984     26129     61489     70547     35706     35736     22451     21783     35456     35630     30511     30495    100216    109041     35142     35217 
dram[11]:     21783     21782     62910     62504     35776     35512     21785     21989     35530     35349     30497     30496    103096    105569     35126     35350 
average row accesses per activate:
dram[0]:  2.239689  2.246712  2.242720  2.253700  2.216352  2.244417  2.239416  2.235422  2.255353  2.249297  2.231390  2.221401  2.232788  2.231892  2.208712  2.209050 
dram[1]:  2.259833  2.258738  2.239798  2.265303  2.227203  2.250204  2.243147  2.255307  2.238605  2.261226  2.224995  2.222080  2.215975  2.227646  2.207754  2.215231 
dram[2]:  2.259731  2.265557  2.266808  2.260612  2.250221  2.238902  2.254698  2.243173  2.247856  2.248068  2.225329  2.229588  2.245035  2.233956  2.206226  2.203095 
dram[3]:  2.258409  2.257292  2.273950  2.263743  2.229186  2.221016  2.248907  2.252056  2.254432  2.250808  2.225585  2.222200  2.231942  2.227131  2.206899  2.222525 
dram[4]:  2.246070  2.264990  2.268142  2.269931  2.229895  2.239516  2.245397  2.252311  2.280170  2.258282  2.238408  2.242904  2.220694  2.235889  2.183602  2.201992 
dram[5]:  2.262673  2.260060  2.250765  2.264230  2.226461  2.237011  2.254876  2.253049  2.266067  2.257206  2.252393  2.226570  2.220136  2.229988  2.220427  2.199785 
dram[6]:  2.255360  2.260676  2.264649  2.269099  2.227963  2.240190  2.246678  2.262744  2.260825  2.249708  2.229866  2.221461  2.222440  2.232891  2.203098  2.202465 
dram[7]:  2.256368  2.260091  2.276157  2.260011  2.221835  2.240885  2.248477  2.246433  2.249760  2.260684  2.233723  2.233363  2.236421  2.232905  2.204227  2.200660 
dram[8]:  2.255798  2.252104  2.256965  2.247931  2.235803  2.240135  2.238141  2.246604  2.254688  2.258897  2.229117  2.221145  2.229910  2.232149  2.231194  2.208277 
dram[9]:  2.253679  2.246785  2.248256  2.249575  2.248101  2.223577  2.245359  2.255183  2.239315  2.258198  2.229380  2.234758  2.229919  2.232233  2.210466  2.204654 
dram[10]:  2.256377  2.268562  2.267945  2.245230  2.236165  2.220478  2.253717  2.248087  2.255927  2.254492  2.230140  2.218630  2.228531  2.232483  2.212535  2.214729 
dram[11]:  2.256930  2.238489  2.259464  2.257264  2.229501  2.230945  2.256730  2.231430  2.271081  2.258096  2.211715  2.217936  2.227536  2.236470  2.207538  2.210544 
average row locality = 6315393/2819654 = 2.239776
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     17684     17674     17766     17775     17800     17803     17792     17790     17766     17771     17636     17630     17505     17506     17473     17468 
dram[1]:     17669     17670     17777     17768     17802     17801     17789     17791     17770     17774     17630     17635     17504     17508     17464     17460 
dram[2]:     17668     17672     17776     17776     17800     17796     17792     17792     17768     17773     17638     17636     17502     17508     17467     17468 
dram[3]:     17676     17676     17776     17772     17800     17796     17792     17792     17776     17772     17636     17632     17504     17501     17468     17472 
dram[4]:     17683     17685     17780     17780     17793     17795     17791     17789     17780     17777     17626     17623     17508     17507     17471     17469 
dram[5]:     17679     17684     17774     17775     17797     17802     17793     17792     17777     17776     17620     17620     17512     17510     17474     17471 
dram[6]:     17682     17680     17776     17780     17796     17796     17792     17792     17779     17780     17624     17624     17512     17512     17473     17472 
dram[7]:     17680     17688     17780     17780     17796     17797     17792     17792     17780     17776     17624     17624     17508     17509     17472     17468 
dram[8]:     17680     17671     17772     17765     17799     17796     17800     17793     17765     17765     17619     17623     17505     17508     17466     17466 
dram[9]:     17676     17675     17769     17776     17797     17796     17795     17796     17770     17765     17618     17624     17505     17507     17468     17468 
dram[10]:     17669     17680     17766     17768     17800     17800     17796     17796     17757     17768     17620     17616     17508     17508     17468     17468 
dram[11]:     17672     17672     17768     17766     17800     17797     17796     17796     17760     17764     17620     17621     17504     17504     17468     17467 
total dram reads = 3393934
bank skew: 17803/17460 = 1.02
chip skew: 282870/282775 = 1.00
number of total write accesses:
dram[0]:     27537     27512     27469     27558     27612     27579     27269     27218     27164     27140     27238     27308     27413     27385     27434     27454 
dram[1]:     27430     27351     27540     27483     27554     27542     27257     27180     27179     27184     27319     27265     27405     27451     27428     27285 
dram[2]:     27332     27472     27475     27560     27491     27609     27107     27305     27183     27161     27333     27290     27315     27391     27385     27581 
dram[3]:     27503     27447     27522     27455     27566     27555     27302     27182     27172     27055     27226     27277     27369     27418     27414     27354 
dram[4]:     27474     27447     27594     27370     27550     27497     27236     27221     27154     27243     27268     27216     27359     27355     27405     27411 
dram[5]:     27445     27449     27563     27513     27556     27471     27159     27208     27038     27107     27338     27205     27458     27451     27314     27469 
dram[6]:     27487     27477     27473     27572     27569     27463     27306     27122     27132     27229     27333     27302     27491     27404     27492     27396 
dram[7]:     27563     27424     27488     27592     27548     27533     27177     27118     27124     27138     27296     27243     27454     27452     27393     27433 
dram[8]:     27420     27429     27551     27600     27571     27443     27161     27140     27170     27173     27237     27337     27438     27424     27430     27329 
dram[9]:     27398     27553     27607     27525     27538     27658     27252     27200     27208     27121     27294     27267     27516     27451     27438     27483 
dram[10]:     27500     27455     27537     27515     27541     27444     27255     27203     27141     27115     27294     27330     27447     27358     27508     27415 
dram[11]:     27428     27511     27493     27537     27506     27577     27118     27347     27034     27204     27347     27257     27387     27434     27376     27456 
total dram writes = 5256150
bank skew: 27658/27034 = 1.02
chip skew: 438509/437744 = 1.00
average mf latency per bank:
dram[0]:       2100      2077      2090      2066      2066      1973      2052      2054      2077      2019      2042      1965      2097      2096      2093      1997
dram[1]:       2052      1783      2054      1785      1978      1700      2041      1777      2010      1738      1967      1707      2077      1814      2013      1728
dram[2]:       1277      1814      1277      1815      1219      1712      1275      1812      1249      1763      1220      1721      1297      1850      1245      1747
dram[3]:       1723      1680      1739      1679      1738      1627      1681      1665      1751      1662      1715      1623      1732      1700      1779      1657
dram[4]:       1545      1322      1540      1317      1509      1330      1517      1276      1538      1329      1512      1322      1561      1317      1526      1345
dram[5]:       1226      1354      1212      1348      1184      1335      1199      1323      1199      1349      1181      1330      1233      1354      1202      1355
dram[6]:       2150      1585      2137      1581      2086      1568      2092      1544      2124      1578      2090      1556      2143      1575      2110      1586
dram[7]:       1843      1504      1812      1460      1688      1383      1805      1467      1744      1418      1718      1397      1851      1493      1710      1398
dram[8]:       1489      1480      1503      1502      1486      1557      1487      1456      1493      1549      1462      1489      1505      1484      1498      1573
dram[9]:       1801      1945      1817      1965      1844      1988      1775      1923      1831      1984      1783      1928      1817      1964      1858      1996
dram[10]:       1699      1754      1715      1779      1716      1820      1688      1732      1722      1814      1674      1755      1722      1764      1725      1832
dram[11]:       1665      1943      1688      1974      1718      1988      1648      1915      1709      1985      1657      1934      1681      1949      1725      2008
maximum mf latency per bank:
dram[0]:       6322      6192      6342      6317      6123      5726      6719      6663      7301      5892      5907      6076      6225      6628      6107      6111
dram[1]:       6446      5481      6916      5618      6416      5202      6428      5733      5661      5716      6194      6137      6662      6248      6152      5380
dram[2]:       4293      5998      4409      6237      4102      5423      4874      6251      3998      5741      4159      5999      4608      6092      4071      6155
dram[3]:       4779      5101      5143      5072      5297      5006      4782      5122      5419      5106      4936      5193      4998      5279      5567      5201
dram[4]:       5890      4855      4930      4999      5397      5834      5146      4894      4957      5351      4957      4890      5298      4836      4981      4837
dram[5]:       4500      4406      4577      4915      4173      4798      4901      4461      4183      4864      4326      4630      4303      4506      4629      5002
dram[6]:       6601      4742      5893      4780      6083      5413      6820      4458      5675      4826      6134      4880      5971      4877      5782      5375
dram[7]:       5880      5730      5770      5499      5345      5369      5979      5634      6013      5968      5336      5440      6115      5538      5442      5065
dram[8]:       4543      5008      4795      4726      4671      5377      4359      4815      4722      5445      4463      5149      4447      4725      4548      5730
dram[9]:       5473      5622      5597      5705      6034      5868      5310      5611      5654      5899      5581      6358      5970      5831      6035      5892
dram[10]:       5310      5536      5359      5433      5543      5812      4729      5209      5230      5456      4991      5233      4933      5085      5086      5716
dram[11]:       5328      6646      5860      6315      6028      6489      5818      6207      5907      6552      5756      6706      5343      6175      5968      6647

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9191295 n_nop=8024677 n_act=235571 n_pre=235555 n_ref_event=4572360550251980812 n_req=526423 n_rd=282839 n_rd_L2_A=0 n_write=0 n_wr_bk=438290 bw_util=0.3138
n_activity=5272427 dram_eff=0.5471
bk0: 17684a 6395500i bk1: 17674a 6410641i bk2: 17766a 6415815i bk3: 17775a 6405512i bk4: 17800a 6420675i bk5: 17803a 6445379i bk6: 17792a 6445835i bk7: 17790a 6435087i bk8: 17766a 6440207i bk9: 17771a 6398223i bk10: 17636a 6455780i bk11: 17630a 6434256i bk12: 17505a 6432178i bk13: 17506a 6426952i bk14: 17473a 6426546i bk15: 17468a 6419793i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.552537
Row_Buffer_Locality_read = 0.895425
Row_Buffer_Locality_write = 0.154390
Bank_Level_Parallism = 9.591721
Bank_Level_Parallism_Col = 4.201820
Bank_Level_Parallism_Ready = 2.065020
write_to_read_ratio_blp_rw_average = 0.621752
GrpLevelPara = 2.480823 

BW Util details:
bwutil = 0.313831 
total_CMD = 9191295 
util_bw = 2884516 
Wasted_Col = 1649859 
Wasted_Row = 226294 
Idle = 4430626 

BW Util Bottlenecks: 
RCDc_limit = 394686 
RCDWRc_limit = 1451144 
WTRc_limit = 1383124 
RTWc_limit = 1452992 
CCDLc_limit = 672924 
rwq = 0 
CCDLc_limit_alone = 488478 
WTRc_limit_alone = 1291998 
RTWc_limit_alone = 1359672 

Commands details: 
total_CMD = 9191295 
n_nop = 8024677 
Read = 282839 
Write = 0 
L2_Alloc = 0 
L2_WB = 438290 
n_act = 235571 
n_pre = 235555 
n_ref = 4572360550251980812 
n_req = 526423 
total_req = 721129 

Dual Bus Interface Util: 
issued_total_row = 471126 
issued_total_col = 721129 
Row_Bus_Util =  0.051258 
CoL_Bus_Util = 0.078458 
Either_Row_CoL_Bus_Util = 0.126926 
Issued_on_Two_Bus_Simul_Util = 0.002789 
issued_two_Eff = 0.021975 
queue_avg = 22.760544 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=22.7605
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9191295 n_nop=8025040 n_act=235346 n_pre=235330 n_ref_event=0 n_req=526714 n_rd=282812 n_rd_L2_A=0 n_write=0 n_wr_bk=437853 bw_util=0.3136
n_activity=5258728 dram_eff=0.5482
bk0: 17669a 6430356i bk1: 17670a 6433433i bk2: 17777a 6380571i bk3: 17768a 6403951i bk4: 17802a 6421294i bk5: 17801a 6440030i bk6: 17789a 6450214i bk7: 17791a 6461884i bk8: 17770a 6431022i bk9: 17774a 6431842i bk10: 17630a 6439623i bk11: 17635a 6424492i bk12: 17504a 6436315i bk13: 17508a 6392048i bk14: 17464a 6431662i bk15: 17460a 6449139i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.553211
Row_Buffer_Locality_read = 0.896603
Row_Buffer_Locality_write = 0.155038
Bank_Level_Parallism = 9.610827
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 2.067653
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.313629 
total_CMD = 9191295 
util_bw = 2882660 
Wasted_Col = 1644356 
Wasted_Row = 219749 
Idle = 4444530 

BW Util Bottlenecks: 
RCDc_limit = 387717 
RCDWRc_limit = 1456261 
WTRc_limit = 1374542 
RTWc_limit = 1433003 
CCDLc_limit = 669286 
rwq = 0 
CCDLc_limit_alone = 488906 
WTRc_limit_alone = 1283617 
RTWc_limit_alone = 1343548 

Commands details: 
total_CMD = 9191295 
n_nop = 8025040 
Read = 282812 
Write = 0 
L2_Alloc = 0 
L2_WB = 437853 
n_act = 235346 
n_pre = 235330 
n_ref = 0 
n_req = 526714 
total_req = 720665 

Dual Bus Interface Util: 
issued_total_row = 470676 
issued_total_col = 720665 
Row_Bus_Util =  0.051209 
CoL_Bus_Util = 0.078407 
Either_Row_CoL_Bus_Util = 0.126887 
Issued_on_Two_Bus_Simul_Util = 0.002729 
issued_two_Eff = 0.021510 
queue_avg = 22.854170 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=22.8542
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9191295 n_nop=8026400 n_act=234769 n_pre=234753 n_ref_event=0 n_req=526387 n_rd=282832 n_rd_L2_A=0 n_write=0 n_wr_bk=437990 bw_util=0.3137
n_activity=5260129 dram_eff=0.5481
bk0: 17668a 6478089i bk1: 17672a 6466580i bk2: 17776a 6452329i bk3: 17776a 6417125i bk4: 17800a 6459336i bk5: 17796a 6435683i bk6: 17792a 6495887i bk7: 17792a 6462219i bk8: 17768a 6453700i bk9: 17773a 6446061i bk10: 17638a 6466799i bk11: 17636a 6432756i bk12: 17502a 6449439i bk13: 17508a 6432666i bk14: 17467a 6423192i bk15: 17468a 6400587i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.554030
Row_Buffer_Locality_read = 0.897635
Row_Buffer_Locality_write = 0.155012
Bank_Level_Parallism = 9.538190
Bank_Level_Parallism_Col = 4.122359
Bank_Level_Parallism_Ready = 2.032020
write_to_read_ratio_blp_rw_average = 0.617338
GrpLevelPara = 2.482097 

BW Util details:
bwutil = 0.313698 
total_CMD = 9191295 
util_bw = 2883288 
Wasted_Col = 1641214 
Wasted_Row = 224093 
Idle = 4442700 

BW Util Bottlenecks: 
RCDc_limit = 385708 
RCDWRc_limit = 1450947 
WTRc_limit = 1384332 
RTWc_limit = 1433560 
CCDLc_limit = 671750 
rwq = 0 
CCDLc_limit_alone = 487312 
WTRc_limit_alone = 1293015 
RTWc_limit_alone = 1340439 

Commands details: 
total_CMD = 9191295 
n_nop = 8026400 
Read = 282832 
Write = 0 
L2_Alloc = 0 
L2_WB = 437990 
n_act = 234769 
n_pre = 234753 
n_ref = 0 
n_req = 526387 
total_req = 720822 

Dual Bus Interface Util: 
issued_total_row = 469522 
issued_total_col = 720822 
Row_Bus_Util =  0.051083 
CoL_Bus_Util = 0.078424 
Either_Row_CoL_Bus_Util = 0.126739 
Issued_on_Two_Bus_Simul_Util = 0.002769 
issued_two_Eff = 0.021847 
queue_avg = 22.734819 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=22.7348
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9191295 n_nop=8026187 n_act=234842 n_pre=234826 n_ref_event=0 n_req=526071 n_rd=282841 n_rd_L2_A=0 n_write=0 n_wr_bk=437817 bw_util=0.3136
n_activity=5264923 dram_eff=0.5475
bk0: 17676a 6464082i bk1: 17676a 6438916i bk2: 17776a 6426641i bk3: 17772a 6433024i bk4: 17800a 6458446i bk5: 17796a 6442983i bk6: 17792a 6488018i bk7: 17792a 6467403i bk8: 17776a 6468934i bk9: 17772a 6481879i bk10: 17636a 6485374i bk11: 17632a 6469968i bk12: 17504a 6460096i bk13: 17501a 6430332i bk14: 17468a 6411694i bk15: 17472a 6439866i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.553623
Row_Buffer_Locality_read = 0.897186
Row_Buffer_Locality_write = 0.154109
Bank_Level_Parallism = 9.513338
Bank_Level_Parallism_Col = 4.095500
Bank_Level_Parallism_Ready = 2.033416
write_to_read_ratio_blp_rw_average = 0.619076
GrpLevelPara = 2.471982 

BW Util details:
bwutil = 0.313626 
total_CMD = 9191295 
util_bw = 2882632 
Wasted_Col = 1643908 
Wasted_Row = 224622 
Idle = 4440133 

BW Util Bottlenecks: 
RCDc_limit = 390241 
RCDWRc_limit = 1448197 
WTRc_limit = 1353424 
RTWc_limit = 1429477 
CCDLc_limit = 667933 
rwq = 0 
CCDLc_limit_alone = 488062 
WTRc_limit_alone = 1264650 
RTWc_limit_alone = 1338380 

Commands details: 
total_CMD = 9191295 
n_nop = 8026187 
Read = 282841 
Write = 0 
L2_Alloc = 0 
L2_WB = 437817 
n_act = 234842 
n_pre = 234826 
n_ref = 0 
n_req = 526071 
total_req = 720658 

Dual Bus Interface Util: 
issued_total_row = 469668 
issued_total_col = 720658 
Row_Bus_Util =  0.051099 
CoL_Bus_Util = 0.078407 
Either_Row_CoL_Bus_Util = 0.126762 
Issued_on_Two_Bus_Simul_Util = 0.002744 
issued_two_Eff = 0.021644 
queue_avg = 22.686201 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=22.6862
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9191295 n_nop=8026753 n_act=234581 n_pre=234565 n_ref_event=0 n_req=525927 n_rd=282857 n_rd_L2_A=0 n_write=0 n_wr_bk=437800 bw_util=0.3136
n_activity=5269542 dram_eff=0.547
bk0: 17683a 6441333i bk1: 17685a 6440433i bk2: 17780a 6435762i bk3: 17780a 6428968i bk4: 17793a 6433602i bk5: 17795a 6422330i bk6: 17791a 6451221i bk7: 17789a 6448433i bk8: 17780a 6459303i bk9: 17777a 6437157i bk10: 17626a 6451167i bk11: 17623a 6451978i bk12: 17508a 6402099i bk13: 17507a 6450374i bk14: 17471a 6409870i bk15: 17469a 6434256i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.553997
Row_Buffer_Locality_read = 0.896333
Row_Buffer_Locality_write = 0.155626
Bank_Level_Parallism = 9.563134
Bank_Level_Parallism_Col = 4.220720
Bank_Level_Parallism_Ready = 2.089555
write_to_read_ratio_blp_rw_average = 0.621927
GrpLevelPara = 2.479733 

BW Util details:
bwutil = 0.313626 
total_CMD = 9191295 
util_bw = 2882628 
Wasted_Col = 1645457 
Wasted_Row = 228053 
Idle = 4435157 

BW Util Bottlenecks: 
RCDc_limit = 387564 
RCDWRc_limit = 1447217 
WTRc_limit = 1367803 
RTWc_limit = 1426065 
CCDLc_limit = 665095 
rwq = 0 
CCDLc_limit_alone = 483502 
WTRc_limit_alone = 1277236 
RTWc_limit_alone = 1335039 

Commands details: 
total_CMD = 9191295 
n_nop = 8026753 
Read = 282857 
Write = 0 
L2_Alloc = 0 
L2_WB = 437800 
n_act = 234581 
n_pre = 234565 
n_ref = 0 
n_req = 525927 
total_req = 720657 

Dual Bus Interface Util: 
issued_total_row = 469146 
issued_total_col = 720657 
Row_Bus_Util =  0.051042 
CoL_Bus_Util = 0.078406 
Either_Row_CoL_Bus_Util = 0.126701 
Issued_on_Two_Bus_Simul_Util = 0.002748 
issued_two_Eff = 0.021692 
queue_avg = 22.434645 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=22.4346
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9191295 n_nop=8026926 n_act=234516 n_pre=234500 n_ref_event=0 n_req=525858 n_rd=282856 n_rd_L2_A=0 n_write=0 n_wr_bk=437744 bw_util=0.3136
n_activity=5269150 dram_eff=0.547
bk0: 17679a 6441671i bk1: 17684a 6451154i bk2: 17774a 6427213i bk3: 17775a 6426074i bk4: 17797a 6442930i bk5: 17802a 6456821i bk6: 17793a 6455803i bk7: 17792a 6432845i bk8: 17777a 6454330i bk9: 17776a 6423734i bk10: 17620a 6458830i bk11: 17620a 6441143i bk12: 17512a 6434748i bk13: 17510a 6448990i bk14: 17474a 6421267i bk15: 17471a 6423229i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.554062
Row_Buffer_Locality_read = 0.896824
Row_Buffer_Locality_write = 0.155085
Bank_Level_Parallism = 9.558297
Bank_Level_Parallism_Col = 4.203536
Bank_Level_Parallism_Ready = 2.082134
write_to_read_ratio_blp_rw_average = 0.624281
GrpLevelPara = 2.471552 

BW Util details:
bwutil = 0.313601 
total_CMD = 9191295 
util_bw = 2882400 
Wasted_Col = 1643388 
Wasted_Row = 227755 
Idle = 4437752 

BW Util Bottlenecks: 
RCDc_limit = 388092 
RCDWRc_limit = 1447649 
WTRc_limit = 1351118 
RTWc_limit = 1419689 
CCDLc_limit = 662125 
rwq = 0 
CCDLc_limit_alone = 485187 
WTRc_limit_alone = 1262415 
RTWc_limit_alone = 1331454 

Commands details: 
total_CMD = 9191295 
n_nop = 8026926 
Read = 282856 
Write = 0 
L2_Alloc = 0 
L2_WB = 437744 
n_act = 234516 
n_pre = 234500 
n_ref = 0 
n_req = 525858 
total_req = 720600 

Dual Bus Interface Util: 
issued_total_row = 469016 
issued_total_col = 720600 
Row_Bus_Util =  0.051028 
CoL_Bus_Util = 0.078400 
Either_Row_CoL_Bus_Util = 0.126682 
Issued_on_Two_Bus_Simul_Util = 0.002747 
issued_two_Eff = 0.021683 
queue_avg = 22.427301 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=22.4273
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9191295 n_nop=8025219 n_act=235117 n_pre=235101 n_ref_event=0 n_req=526739 n_rd=282870 n_rd_L2_A=0 n_write=0 n_wr_bk=438248 bw_util=0.3138
n_activity=5259643 dram_eff=0.5484
bk0: 17682a 6415478i bk1: 17680a 6440363i bk2: 17776a 6389539i bk3: 17780a 6368438i bk4: 17796a 6407478i bk5: 17796a 6397049i bk6: 17792a 6441438i bk7: 17792a 6459064i bk8: 17779a 6443015i bk9: 17780a 6429132i bk10: 17624a 6444245i bk11: 17624a 6430481i bk12: 17512a 6407173i bk13: 17512a 6425346i bk14: 17473a 6425471i bk15: 17472a 6426890i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.553667
Row_Buffer_Locality_read = 0.897285
Row_Buffer_Locality_write = 0.155096
Bank_Level_Parallism = 9.629642
Bank_Level_Parallism_Col = 4.241775
Bank_Level_Parallism_Ready = 2.080335
write_to_read_ratio_blp_rw_average = 0.617936
GrpLevelPara = 2.494743 

BW Util details:
bwutil = 0.313827 
total_CMD = 9191295 
util_bw = 2884472 
Wasted_Col = 1639686 
Wasted_Row = 224352 
Idle = 4442785 

BW Util Bottlenecks: 
RCDc_limit = 383556 
RCDWRc_limit = 1450834 
WTRc_limit = 1414666 
RTWc_limit = 1440326 
CCDLc_limit = 676461 
rwq = 0 
CCDLc_limit_alone = 486771 
WTRc_limit_alone = 1319471 
RTWc_limit_alone = 1345831 

Commands details: 
total_CMD = 9191295 
n_nop = 8025219 
Read = 282870 
Write = 0 
L2_Alloc = 0 
L2_WB = 438248 
n_act = 235117 
n_pre = 235101 
n_ref = 0 
n_req = 526739 
total_req = 721118 

Dual Bus Interface Util: 
issued_total_row = 470218 
issued_total_col = 721118 
Row_Bus_Util =  0.051159 
CoL_Bus_Util = 0.078457 
Either_Row_CoL_Bus_Util = 0.126867 
Issued_on_Two_Bus_Simul_Util = 0.002748 
issued_two_Eff = 0.021662 
queue_avg = 22.847141 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=22.8471
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9191295 n_nop=8026437 n_act=234758 n_pre=234742 n_ref_event=0 n_req=526112 n_rd=282866 n_rd_L2_A=0 n_write=0 n_wr_bk=437976 bw_util=0.3137
n_activity=5267946 dram_eff=0.5473
bk0: 17680a 6405619i bk1: 17688a 6414150i bk2: 17780a 6421613i bk3: 17780a 6421110i bk4: 17796a 6407477i bk5: 17797a 6421637i bk6: 17792a 6444662i bk7: 17792a 6474306i bk8: 17780a 6419010i bk9: 17776a 6425045i bk10: 17624a 6431829i bk11: 17624a 6439069i bk12: 17508a 6423484i bk13: 17509a 6395715i bk14: 17472a 6418154i bk15: 17468a 6407982i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.553817
Row_Buffer_Locality_read = 0.897185
Row_Buffer_Locality_write = 0.154523
Bank_Level_Parallism = 9.621183
Bank_Level_Parallism_Col = 4.229612
Bank_Level_Parallism_Ready = 2.081815
write_to_read_ratio_blp_rw_average = 0.620373
GrpLevelPara = 2.485928 

BW Util details:
bwutil = 0.313706 
total_CMD = 9191295 
util_bw = 2883368 
Wasted_Col = 1642444 
Wasted_Row = 225636 
Idle = 4439847 

BW Util Bottlenecks: 
RCDc_limit = 387768 
RCDWRc_limit = 1445307 
WTRc_limit = 1379163 
RTWc_limit = 1447271 
CCDLc_limit = 673388 
rwq = 0 
CCDLc_limit_alone = 487862 
WTRc_limit_alone = 1287620 
RTWc_limit_alone = 1353288 

Commands details: 
total_CMD = 9191295 
n_nop = 8026437 
Read = 282866 
Write = 0 
L2_Alloc = 0 
L2_WB = 437976 
n_act = 234758 
n_pre = 234742 
n_ref = 0 
n_req = 526112 
total_req = 720842 

Dual Bus Interface Util: 
issued_total_row = 469500 
issued_total_col = 720842 
Row_Bus_Util =  0.051081 
CoL_Bus_Util = 0.078427 
Either_Row_CoL_Bus_Util = 0.126735 
Issued_on_Two_Bus_Simul_Util = 0.002773 
issued_two_Eff = 0.021877 
queue_avg = 22.598631 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=22.5986
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 2): 
Ready @ 3584147 -   mf: uid=44607055, sid4294967295:w4294967295, part=8, addr=0xc1e38c80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3584051), 
Ready @ 3584148 -   mf: uid=44607056, sid4294967295:w4294967295, part=8, addr=0xc1e38c00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3584052), 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9191295 n_nop=8026163 n_act=234781 n_pre=234765 n_ref_event=0 n_req=525844 n_rd=282793 n_rd_L2_A=0 n_write=0 n_wr_bk=437853 bw_util=0.3136
n_activity=5273972 dram_eff=0.5466
bk0: 17680a 6430096i bk1: 17671a 6405541i bk2: 17772a 6394173i bk3: 17765a 6371179i bk4: 17799a 6439943i bk5: 17796a 6413832i bk6: 17800a 6444301i bk7: 17793a 6456774i bk8: 17765a 6440510i bk9: 17765a 6428858i bk10: 17619a 6447159i bk11: 17623a 6418941i bk12: 17505a 6443462i bk13: 17508a 6447215i bk14: 17466a 6437318i bk15: 17466a 6430463i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.553546
Row_Buffer_Locality_read = 0.896125
Row_Buffer_Locality_write = 0.154951
Bank_Level_Parallism = 9.584536
Bank_Level_Parallism_Col = 4.243410
Bank_Level_Parallism_Ready = 2.099973
write_to_read_ratio_blp_rw_average = 0.622051
GrpLevelPara = 2.482541 

BW Util details:
bwutil = 0.313621 
total_CMD = 9191295 
util_bw = 2882584 
Wasted_Col = 1650056 
Wasted_Row = 227795 
Idle = 4430860 

BW Util Bottlenecks: 
RCDc_limit = 389377 
RCDWRc_limit = 1450091 
WTRc_limit = 1366893 
RTWc_limit = 1453610 
CCDLc_limit = 676670 
rwq = 0 
CCDLc_limit_alone = 489699 
WTRc_limit_alone = 1276508 
RTWc_limit_alone = 1357024 

Commands details: 
total_CMD = 9191295 
n_nop = 8026163 
Read = 282793 
Write = 0 
L2_Alloc = 0 
L2_WB = 437853 
n_act = 234781 
n_pre = 234765 
n_ref = 0 
n_req = 525844 
total_req = 720646 

Dual Bus Interface Util: 
issued_total_row = 469546 
issued_total_col = 720646 
Row_Bus_Util =  0.051086 
CoL_Bus_Util = 0.078405 
Either_Row_CoL_Bus_Util = 0.126765 
Issued_on_Two_Bus_Simul_Util = 0.002726 
issued_two_Eff = 0.021508 
queue_avg = 22.721289 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=22.7213
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 2): 
Ready @ 3584141 -   mf: uid=44607053, sid4294967295:w4294967295, part=9, addr=0xc1e38d80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3584045), 
Ready @ 3584145 -   mf: uid=44607054, sid4294967295:w4294967295, part=9, addr=0xc1e38d00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3584049), 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9191295 n_nop=8024989 n_act=235248 n_pre=235232 n_ref_event=0 n_req=526449 n_rd=282805 n_rd_L2_A=0 n_write=0 n_wr_bk=438509 bw_util=0.3139
n_activity=5266187 dram_eff=0.5479
bk0: 17676a 6426055i bk1: 17675a 6395207i bk2: 17769a 6381815i bk3: 17776a 6361258i bk4: 17797a 6403244i bk5: 17796a 6392182i bk6: 17795a 6439713i bk7: 17796a 6443450i bk8: 17770a 6436395i bk9: 17765a 6453334i bk10: 17618a 6434600i bk11: 17624a 6470105i bk12: 17505a 6378713i bk13: 17507a 6394516i bk14: 17468a 6397938i bk15: 17468a 6399068i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.553172
Row_Buffer_Locality_read = 0.896437
Row_Buffer_Locality_write = 0.154734
Bank_Level_Parallism = 9.660573
Bank_Level_Parallism_Col = 4.238236
Bank_Level_Parallism_Ready = 2.087487
write_to_read_ratio_blp_rw_average = 0.621004
GrpLevelPara = 2.488541 

BW Util details:
bwutil = 0.313912 
total_CMD = 9191295 
util_bw = 2885256 
Wasted_Col = 1643790 
Wasted_Row = 220804 
Idle = 4441445 

BW Util Bottlenecks: 
RCDc_limit = 388868 
RCDWRc_limit = 1448917 
WTRc_limit = 1389789 
RTWc_limit = 1439589 
CCDLc_limit = 670862 
rwq = 0 
CCDLc_limit_alone = 488532 
WTRc_limit_alone = 1298569 
RTWc_limit_alone = 1348479 

Commands details: 
total_CMD = 9191295 
n_nop = 8024989 
Read = 282805 
Write = 0 
L2_Alloc = 0 
L2_WB = 438509 
n_act = 235248 
n_pre = 235232 
n_ref = 0 
n_req = 526449 
total_req = 721314 

Dual Bus Interface Util: 
issued_total_row = 470480 
issued_total_col = 721314 
Row_Bus_Util =  0.051188 
CoL_Bus_Util = 0.078478 
Either_Row_CoL_Bus_Util = 0.126892 
Issued_on_Two_Bus_Simul_Util = 0.002773 
issued_two_Eff = 0.021854 
queue_avg = 22.837717 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=22.8377
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 2): 
Ready @ 3584133 -   mf: uid=44607051, sid4294967295:w4294967295, part=10, addr=0xc1e38e80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3584037), 
Ready @ 3584137 -   mf: uid=44607052, sid4294967295:w4294967295, part=10, addr=0xc1e38e00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3584041), 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9191295 n_nop=8026009 n_act=235024 n_pre=235008 n_ref_event=0 n_req=526450 n_rd=282788 n_rd_L2_A=0 n_write=0 n_wr_bk=438058 bw_util=0.3137
n_activity=5255137 dram_eff=0.5487
bk0: 17669a 6422913i bk1: 17680a 6430057i bk2: 17766a 6400026i bk3: 17768a 6380067i bk4: 17800a 6409581i bk5: 17800a 6410792i bk6: 17796a 6428582i bk7: 17796a 6424943i bk8: 17757a 6432095i bk9: 17768a 6411604i bk10: 17620a 6440035i bk11: 17616a 6424366i bk12: 17508a 6392729i bk13: 17508a 6442981i bk14: 17468a 6420362i bk15: 17468a 6390864i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.553599
Row_Buffer_Locality_read = 0.896810
Row_Buffer_Locality_write = 0.155277
Bank_Level_Parallism = 9.657109
Bank_Level_Parallism_Col = 4.241658
Bank_Level_Parallism_Ready = 2.095582
write_to_read_ratio_blp_rw_average = 0.622603
GrpLevelPara = 2.487534 

BW Util details:
bwutil = 0.313708 
total_CMD = 9191295 
util_bw = 2883384 
Wasted_Col = 1638882 
Wasted_Row = 221818 
Idle = 4447211 

BW Util Bottlenecks: 
RCDc_limit = 388126 
RCDWRc_limit = 1447477 
WTRc_limit = 1374447 
RTWc_limit = 1445987 
CCDLc_limit = 671062 
rwq = 0 
CCDLc_limit_alone = 487202 
WTRc_limit_alone = 1284582 
RTWc_limit_alone = 1351992 

Commands details: 
total_CMD = 9191295 
n_nop = 8026009 
Read = 282788 
Write = 0 
L2_Alloc = 0 
L2_WB = 438058 
n_act = 235024 
n_pre = 235008 
n_ref = 0 
n_req = 526450 
total_req = 720846 

Dual Bus Interface Util: 
issued_total_row = 470032 
issued_total_col = 720846 
Row_Bus_Util =  0.051139 
CoL_Bus_Util = 0.078427 
Either_Row_CoL_Bus_Util = 0.126781 
Issued_on_Two_Bus_Simul_Util = 0.002784 
issued_two_Eff = 0.021962 
queue_avg = 22.755955 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=22.756
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 1): 
Ready @ 3584129 -   mf: uid=44607050, sid4294967295:w4294967295, part=11, addr=0xc1e38f00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3584033), 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9191295 n_nop=8025249 n_act=235293 n_pre=235277 n_ref_event=0 n_req=526419 n_rd=282775 n_rd_L2_A=0 n_write=0 n_wr_bk=438012 bw_util=0.3137
n_activity=5267592 dram_eff=0.5473
bk0: 17672a 6400201i bk1: 17672a 6378992i bk2: 17768a 6393155i bk3: 17766a 6408265i bk4: 17800a 6367588i bk5: 17797a 6378287i bk6: 17796a 6443168i bk7: 17796a 6410864i bk8: 17760a 6447839i bk9: 17764a 6389443i bk10: 17620a 6417491i bk11: 17621a 6413029i bk12: 17504a 6416167i bk13: 17504a 6380590i bk14: 17468a 6424944i bk15: 17467a 6375496i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.553061
Row_Buffer_Locality_read = 0.896437
Row_Buffer_Locality_write = 0.154537
Bank_Level_Parallism = 9.682963
Bank_Level_Parallism_Col = 4.252553
Bank_Level_Parallism_Ready = 2.101630
write_to_read_ratio_blp_rw_average = 0.623214
GrpLevelPara = 2.486833 

BW Util details:
bwutil = 0.313682 
total_CMD = 9191295 
util_bw = 2883148 
Wasted_Col = 1650802 
Wasted_Row = 221393 
Idle = 4435952 

BW Util Bottlenecks: 
RCDc_limit = 390880 
RCDWRc_limit = 1449587 
WTRc_limit = 1379299 
RTWc_limit = 1484173 
CCDLc_limit = 685458 
rwq = 0 
CCDLc_limit_alone = 493357 
WTRc_limit_alone = 1288235 
RTWc_limit_alone = 1383136 

Commands details: 
total_CMD = 9191295 
n_nop = 8025249 
Read = 282775 
Write = 0 
L2_Alloc = 0 
L2_WB = 438012 
n_act = 235293 
n_pre = 235277 
n_ref = 0 
n_req = 526419 
total_req = 720787 

Dual Bus Interface Util: 
issued_total_row = 470570 
issued_total_col = 720787 
Row_Bus_Util =  0.051197 
CoL_Bus_Util = 0.078421 
Either_Row_CoL_Bus_Util = 0.126864 
Issued_on_Two_Bus_Simul_Util = 0.002754 
issued_two_Eff = 0.021707 
queue_avg = 23.078276 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=23.0783

========= L2 cache stats =========
L2_cache_bank[0]: Access = 414615, Miss = 357452, Miss_rate = 0.862, Pending_hits = 5753, Reservation_fails = 333
L2_cache_bank[1]: Access = 414669, Miss = 357471, Miss_rate = 0.862, Pending_hits = 5781, Reservation_fails = 95
L2_cache_bank[2]: Access = 414474, Miss = 357417, Miss_rate = 0.862, Pending_hits = 5706, Reservation_fails = 336
L2_cache_bank[3]: Access = 414580, Miss = 357036, Miss_rate = 0.861, Pending_hits = 5784, Reservation_fails = 165
L2_cache_bank[4]: Access = 414525, Miss = 356920, Miss_rate = 0.861, Pending_hits = 5684, Reservation_fails = 295
L2_cache_bank[5]: Access = 414665, Miss = 357678, Miss_rate = 0.863, Pending_hits = 5718, Reservation_fails = 481
L2_cache_bank[6]: Access = 414673, Miss = 357394, Miss_rate = 0.862, Pending_hits = 5688, Reservation_fails = 231
L2_cache_bank[7]: Access = 414808, Miss = 357056, Miss_rate = 0.861, Pending_hits = 5781, Reservation_fails = 592
L2_cache_bank[8]: Access = 415457, Miss = 357388, Miss_rate = 0.860, Pending_hits = 5656, Reservation_fails = 432
L2_cache_bank[9]: Access = 415560, Miss = 357109, Miss_rate = 0.859, Pending_hits = 5783, Reservation_fails = 52
L2_cache_bank[10]: Access = 415575, Miss = 357217, Miss_rate = 0.860, Pending_hits = 5758, Reservation_fails = 296
L2_cache_bank[11]: Access = 415578, Miss = 357231, Miss_rate = 0.860, Pending_hits = 5728, Reservation_fails = 455
L2_cache_bank[12]: Access = 415372, Miss = 357625, Miss_rate = 0.861, Pending_hits = 5671, Reservation_fails = 120
L2_cache_bank[13]: Access = 415715, Miss = 357305, Miss_rate = 0.859, Pending_hits = 5788, Reservation_fails = 211
L2_cache_bank[14]: Access = 415806, Miss = 357383, Miss_rate = 0.859, Pending_hits = 5711, Reservation_fails = 252
L2_cache_bank[15]: Access = 416002, Miss = 357275, Miss_rate = 0.859, Pending_hits = 5728, Reservation_fails = 332
L2_cache_bank[16]: Access = 414359, Miss = 357288, Miss_rate = 0.862, Pending_hits = 5731, Reservation_fails = 476
L2_cache_bank[17]: Access = 414365, Miss = 357166, Miss_rate = 0.862, Pending_hits = 5773, Reservation_fails = 198
L2_cache_bank[18]: Access = 414371, Miss = 357553, Miss_rate = 0.863, Pending_hits = 5776, Reservation_fails = 293
L2_cache_bank[19]: Access = 414307, Miss = 357569, Miss_rate = 0.863, Pending_hits = 5729, Reservation_fails = 437
L2_cache_bank[20]: Access = 414268, Miss = 357507, Miss_rate = 0.863, Pending_hits = 5699, Reservation_fails = 111
L2_cache_bank[21]: Access = 414363, Miss = 357135, Miss_rate = 0.862, Pending_hits = 5826, Reservation_fails = 464
L2_cache_bank[22]: Access = 414298, Miss = 356973, Miss_rate = 0.862, Pending_hits = 5713, Reservation_fails = 211
L2_cache_bank[23]: Access = 414147, Miss = 357606, Miss_rate = 0.863, Pending_hits = 5725, Reservation_fails = 155
L2_total_cache_accesses = 9956552
L2_total_cache_misses = 8575754
L2_total_cache_miss_rate = 0.8613
L2_total_cache_pending_hits = 137690
L2_total_cache_reservation_fails = 7023
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 46229
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 299
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 586920
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2658
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1760760
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 299
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 10303
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 6319
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 261469
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 4365
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 784785
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 6319
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1186576
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 131072
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2902877
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 2278943
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2394208
	L2_cache_stats_breakdown[TEXTURE_ACC_R][TOTAL_ACCESS] = 1062876
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 6499468
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 18
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 56
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 2584
	L2_cache_stats_fail_breakdown[TEXTURE_ACC_R][MSHR_ENRTY_FAIL] = 4365
L2_cache_data_port_util = 0.061
L2_cache_fill_port_util = 0.039

icnt_total_pkts_mem_to_simt=9956552
icnt_total_pkts_simt_to_mem=9159395
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 9159395
Req_Network_cycles = 3584098
Req_Network_injected_packets_per_cycle =       2.5556 
Req_Network_conflicts_per_cycle =       4.2018
Req_Network_conflicts_per_cycle_util =       5.7636
Req_Bank_Level_Parallism =       3.5055
Req_Network_in_buffer_full_per_cycle =       0.0020
Req_Network_in_buffer_avg_util =      14.9468
Req_Network_out_buffer_full_per_cycle =       0.2098
Req_Network_out_buffer_avg_util =      66.2439

Reply_Network_injected_packets_num = 9956552
Reply_Network_cycles = 3584098
Reply_Network_injected_packets_per_cycle =        2.7780
Reply_Network_conflicts_per_cycle =        0.9259
Reply_Network_conflicts_per_cycle_util =       1.2614
Reply_Bank_Level_Parallism =       3.7844
Reply_Network_in_buffer_full_per_cycle =       0.0190
Reply_Network_in_buffer_avg_util =       2.8364
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0926
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 6 hrs, 45 min, 47 sec (24347 sec)
gpgpu_simulation_rate = 24319 (inst/sec)
gpgpu_simulation_rate = 147 (cycle/sec)
gpgpu_silicon_slowdown = 9285714x
GPGPU-Sim PTX: in cudaBindTexture: sizeof(struct textureReference) = 124
GPGPU-Sim PTX:   size = 4294967295
GPGPU-Sim PTX:   texref = 0x5595e0186300, array = 0x5595e2683040
GPGPU-Sim PTX:   devPtr32 = c1004000
GPGPU-Sim PTX:   Name corresponding to textureReference: tex
GPGPU-Sim PTX:   ChannelFormatDesc: x=32, y=32, z=32, w=32
GPGPU-Sim PTX:   Texture Normalized? = 0
GPGPU-Sim PTX:   Warning: binding to texref associated with tex, which was previously bound.
Implicitly unbinding texref associated to tex first
GPGPU-Sim PTX:   texel size = 16
GPGPU-Sim PTX:   texture cache linesize = 128
GPGPU-Sim PTX:   Tx = 4; Ty = 2, Tx_numbits = 2, Ty_numbits = 1
GPGPU-Sim PTX:   Texel size = 16 bytes; texel_size_numbits = 4
GPGPU-Sim PTX:   Binding texture to array starting at devPtr32 = 0xc1004000
GPGPU-Sim PTX:   Texel size = 16 bytes
GPGPU-Sim PTX: devPtr = 0xffffffffc1004000
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd1fcd6ea8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd1fcd6ea4..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd1fcd6ea0..

GPGPU-Sim PTX: cudaLaunch for 0x0x5595e0173ac2 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z13mergeSortPassP6float4ii 
GPGPU-Sim PTX: pushing kernel '_Z13mergeSortPassP6float4ii' to stream 0, gridDim= (1295,1,1) blockDim = (208,1,1) 
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z13mergeSortPassP6float4ii'
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z13mergeSortPassP6float4ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z13mergeSortPassP6float4ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z13mergeSortPassP6float4ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z13mergeSortPassP6float4ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_Z13mergeSortPassP6float4ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z13mergeSortPassP6float4ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_Z13mergeSortPassP6float4ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 7 '_Z13mergeSortPassP6float4ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 7 '_Z13mergeSortPassP6float4ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 7 '_Z13mergeSortPassP6float4ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 7 '_Z13mergeSortPassP6float4ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 7 '_Z13mergeSortPassP6float4ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 7 '_Z13mergeSortPassP6float4ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 7 '_Z13mergeSortPassP6float4ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 7 '_Z13mergeSortPassP6float4ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 7 '_Z13mergeSortPassP6float4ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 7 '_Z13mergeSortPassP6float4ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 7 '_Z13mergeSortPassP6float4ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 7 '_Z13mergeSortPassP6float4ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 7 '_Z13mergeSortPassP6float4ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 7 '_Z13mergeSortPassP6float4ii'
GPGPU-Sim uArch: Shader 28 bind to kernel 7 '_Z13mergeSortPassP6float4ii'
GPGPU-Sim uArch: Shader 29 bind to kernel 7 '_Z13mergeSortPassP6float4ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 7 '_Z13mergeSortPassP6float4ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 7 '_Z13mergeSortPassP6float4ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z13mergeSortPassP6float4ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 7 '_Z13mergeSortPassP6float4ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z13mergeSortPassP6float4ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z13mergeSortPassP6float4ii'
Simulation cycle for kernel 6 is = 10000
Simulation cycle for kernel 6 is = 15000
Simulation cycle for kernel 6 is = 20000
Simulation cycle for kernel 6 is = 25000
Simulation cycle for kernel 6 is = 30000
Simulation cycle for kernel 6 is = 35000
Simulation cycle for kernel 6 is = 40000
Simulation cycle for kernel 6 is = 45000
Simulation cycle for kernel 6 is = 50000
Simulation cycle for kernel 6 is = 55000
Simulation cycle for kernel 6 is = 60000
Simulation cycle for kernel 6 is = 65000
Simulation cycle for kernel 6 is = 70000
Simulation cycle for kernel 6 is = 75000
Simulation cycle for kernel 6 is = 80000
Simulation cycle for kernel 6 is = 85000
Simulation cycle for kernel 6 is = 90000
Simulation cycle for kernel 6 is = 95000
Simulation cycle for kernel 6 is = 100000
Simulation cycle for kernel 6 is = 105000
Simulation cycle for kernel 6 is = 110000
Simulation cycle for kernel 6 is = 115000
Simulation cycle for kernel 6 is = 120000
Simulation cycle for kernel 6 is = 125000
Simulation cycle for kernel 6 is = 130000
Simulation cycle for kernel 6 is = 135000
Simulation cycle for kernel 6 is = 140000
Simulation cycle for kernel 6 is = 145000
Simulation cycle for kernel 6 is = 150000
Simulation cycle for kernel 6 is = 155000
Simulation cycle for kernel 6 is = 160000
Destroy streams for kernel 7: size 0
kernel_name = _Z13mergeSortPassP6float4ii 
kernel_launch_uid = 7 
gpu_sim_cycle = 160032
gpu_sim_insn = 74493509
gpu_ipc =     465.4914
gpu_tot_sim_cycle = 3744130
gpu_tot_sim_insn = 666605619
gpu_tot_ipc =     178.0402
gpu_tot_issued_cta = 10098
gpu_occupancy = 82.9658% 
gpu_tot_occupancy = 46.0213% 
max_total_param_size = 0
gpu_stall_dramfull = 19675275
gpu_stall_icnt2sh    = 82594
partiton_level_parallism =       7.3808
partiton_level_parallism_total  =       2.7618
partiton_level_parallism_util =       8.3065
partiton_level_parallism_util_total  =       3.7769
L2_BW  =     430.6530 GB/Sec
L2_BW_total  =     134.5628 GB/Sec
gpu_total_sim_rate=25350

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 328553, Miss = 289007, Miss_rate = 0.880, Pending_hits = 444, Reservation_fails = 145703
	L1D_cache_core[1]: Access = 352809, Miss = 312802, Miss_rate = 0.887, Pending_hits = 626, Reservation_fails = 172656
	L1D_cache_core[2]: Access = 329340, Miss = 291707, Miss_rate = 0.886, Pending_hits = 417, Reservation_fails = 143381
	L1D_cache_core[3]: Access = 331803, Miss = 291802, Miss_rate = 0.879, Pending_hits = 422, Reservation_fails = 138977
	L1D_cache_core[4]: Access = 325417, Miss = 286115, Miss_rate = 0.879, Pending_hits = 601, Reservation_fails = 151879
	L1D_cache_core[5]: Access = 317619, Miss = 279323, Miss_rate = 0.879, Pending_hits = 419, Reservation_fails = 141869
	L1D_cache_core[6]: Access = 322214, Miss = 283184, Miss_rate = 0.879, Pending_hits = 411, Reservation_fails = 150337
	L1D_cache_core[7]: Access = 319027, Miss = 280301, Miss_rate = 0.879, Pending_hits = 575, Reservation_fails = 138228
	L1D_cache_core[8]: Access = 358277, Miss = 304029, Miss_rate = 0.849, Pending_hits = 16846, Reservation_fails = 162144
	L1D_cache_core[9]: Access = 346516, Miss = 291435, Miss_rate = 0.841, Pending_hits = 16753, Reservation_fails = 144681
	L1D_cache_core[10]: Access = 359252, Miss = 304001, Miss_rate = 0.846, Pending_hits = 16912, Reservation_fails = 147205
	L1D_cache_core[11]: Access = 348944, Miss = 294493, Miss_rate = 0.844, Pending_hits = 16819, Reservation_fails = 137405
	L1D_cache_core[12]: Access = 368480, Miss = 311576, Miss_rate = 0.846, Pending_hits = 17085, Reservation_fails = 170207
	L1D_cache_core[13]: Access = 360463, Miss = 303456, Miss_rate = 0.842, Pending_hits = 16801, Reservation_fails = 148827
	L1D_cache_core[14]: Access = 373806, Miss = 317435, Miss_rate = 0.849, Pending_hits = 16921, Reservation_fails = 183279
	L1D_cache_core[15]: Access = 360645, Miss = 306225, Miss_rate = 0.849, Pending_hits = 16972, Reservation_fails = 156509
	L1D_cache_core[16]: Access = 323566, Miss = 283753, Miss_rate = 0.877, Pending_hits = 353, Reservation_fails = 154620
	L1D_cache_core[17]: Access = 329020, Miss = 289861, Miss_rate = 0.881, Pending_hits = 463, Reservation_fails = 158922
	L1D_cache_core[18]: Access = 313902, Miss = 274922, Miss_rate = 0.876, Pending_hits = 359, Reservation_fails = 144753
	L1D_cache_core[19]: Access = 329381, Miss = 290449, Miss_rate = 0.882, Pending_hits = 464, Reservation_fails = 163744
	L1D_cache_core[20]: Access = 323508, Miss = 283243, Miss_rate = 0.876, Pending_hits = 288, Reservation_fails = 147359
	L1D_cache_core[21]: Access = 318452, Miss = 279214, Miss_rate = 0.877, Pending_hits = 366, Reservation_fails = 146057
	L1D_cache_core[22]: Access = 340250, Miss = 301116, Miss_rate = 0.885, Pending_hits = 363, Reservation_fails = 183059
	L1D_cache_core[23]: Access = 316525, Miss = 277172, Miss_rate = 0.876, Pending_hits = 342, Reservation_fails = 149789
	L1D_cache_core[24]: Access = 313007, Miss = 274010, Miss_rate = 0.875, Pending_hits = 341, Reservation_fails = 139670
	L1D_cache_core[25]: Access = 319988, Miss = 280040, Miss_rate = 0.875, Pending_hits = 343, Reservation_fails = 152335
	L1D_cache_core[26]: Access = 330163, Miss = 290275, Miss_rate = 0.879, Pending_hits = 263, Reservation_fails = 160694
	L1D_cache_core[27]: Access = 320659, Miss = 280783, Miss_rate = 0.876, Pending_hits = 478, Reservation_fails = 152179
	L1D_cache_core[28]: Access = 333360, Miss = 293937, Miss_rate = 0.882, Pending_hits = 548, Reservation_fails = 165937
	L1D_cache_core[29]: Access = 323853, Miss = 284088, Miss_rate = 0.877, Pending_hits = 542, Reservation_fails = 151531
	L1D_total_cache_accesses = 10038799
	L1D_total_cache_misses = 8729754
	L1D_total_cache_miss_rate = 0.8696
	L1D_total_cache_pending_hits = 144537
	L1D_total_cache_reservation_fails = 4603936
	L1D_cache_data_port_util = 0.012
	L1D_cache_fill_port_util = 0.024
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 19084633
	L1T_total_cache_misses = 397928
	L1T_total_cache_miss_rate = 0.0209
	L1T_total_cache_pending_hits = 18686705
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 90887
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 13465
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 596504
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 955155
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1789512
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 13465
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 18686705
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 397928
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1073621
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 131072
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4656380
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3648781
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1687358
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2490368
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][TOTAL_ACCESS] = 19084633
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 7548431

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 955155
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 3648781
ctas_completed 10098, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
51593, 51381, 60897, 51556, 51284, 60687, 51253, 51197, 60818, 33086, 33063, 33037, 33055, 33071, 36031, 32835, 7829, 7829, 7844, 7821, 7798, 7821, 7829, 7798, 7898, 7829, 7821, 7821, 1292, 1292, 1292, 1292, 
gpgpu_n_tot_thrd_icount = 743334112
gpgpu_n_tot_w_icount = 23229191
gpgpu_n_stall_shd_mem = 26781386
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2394208
gpgpu_n_mem_write_global = 7548431
gpgpu_n_mem_texture = 397928
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 19988480
gpgpu_n_store_insn = 13633673
gpgpu_n_shmem_insn = 37473176
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 47186589
gpgpu_n_const_mem_insn = 1613824
gpgpu_n_param_mem_insn = 4880768
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 2557604
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 2841325
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 489378
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:19367542	W0_Idle:15284568	W0_Scoreboard:346072367	W1:677778	W2:148450	W3:24437	W4:10974	W5:19846	W6:27432	W7:42856	W8:47060	W9:56002	W10:58012	W11:70046	W12:89562	W13:115998	W14:150206	W15:163628	W16:710422	W17:154308	W18:134948	W19:95626	W20:68990	W21:46256	W22:28958	W23:26188	W24:38782	W25:50758	W26:41792	W27:28084	W28:20842	W29:17044	W30:16266	W31:16152	W32:20031488
single_issue_nums: WS0:6109530	WS1:6050342	WS2:5628664	WS3:5440655	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 19088128 {8:2386016,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 301937240 {40:7548431,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 327680 {40:8192,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 3183424 {8:397928,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 95440640 {40:2386016,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 60387448 {8:7548431,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 327680 {40:8192,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 63668480 {40:1591712,}
maxmflatency = 7301 
max_icnt2mem_latency = 5672 
maxmrqlatency = 4851 
max_icnt2sh_latency = 1817 
averagemflatency = 1393 
avg_icnt2mem_latency = 690 
avg_mrq_latency = 155 
avg_icnt2sh_latency = 56 
mrq_lat_table:1507644 	213465 	107718 	166964 	512096 	613346 	990239 	1159486 	1299241 	390064 	7831 	424 	23 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1205156 	2179046 	1971691 	3243002 	2738447 	197009 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	123586 	45163 	11650 	9953 	3208012 	666682 	526434 	866339 	1528460 	2237146 	1113252 	3890 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	7781619 	680700 	440875 	419583 	437114 	444351 	469329 	468954 	348392 	43434 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	37 	2252 	252 	285 	882 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        65        64        64 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        65        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        65        64        64        64        64        64        64        64 
dram[8]:        64        64        64        64        64        64        64        64        64        64        64        65        65        64        64        64 
dram[9]:        64        64        64        64        64        64        64        65        64        64        64        64        64        64        64        64 
dram[10]:        64        64        64        64        64        64        65        64        64        64        64        64        64        64        64        65 
dram[11]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        65        64 
maximum service time to same row:
dram[0]:     24430     28232     59054     68634     35497     35425     21782     21788     35129     35273     30507     30520     89180     91353     35313     35131 
dram[1]:     21782     26012     62191     62317     35318     35360     21784     21785     34949     34972     30515     30496     94994     93825     35280     35363 
dram[2]:     24591     22645     69667     61625     35503     35514     21785     21784     35248     35081     30496     30496     90052     95442     35091     35137 
dram[3]:     26212     21783     77119     67039     35492     35454     21784     21785     35327     34999     30496     30497     94674     98816     35266     35192 
dram[4]:     28417     25490     78152     77453     35657     35436     23320     22522     35684     35401     35054     30500     95014    103739     35511     35276 
dram[5]:     21994     27399     72996     75038     35457     35681     22093     23468     35501     35675     35088     35092     99642     95387     35446     35422 
dram[6]:     21845     21782     74675     77740     35391     35706     21789     21784     35466     35707     30509     30496    102374     96474     35254     35566 
dram[7]:     27225     24976     73367     77968     35747     35383     21787     24417     35692     35369     35016     30496     99170    102982     35456     35256 
dram[8]:     22112     23697     65826     59013     35737     35569     22554     21785     35602     35376     30496     30511    105980    100182     35105     35174 
dram[9]:     23098     22112     65538     62234     35559     35829     25666     23952     35499     35577     30496     30496    106786    104446     35074     35143 
dram[10]:     22984     26129     61489     70547     35706     35736     22451     21783     35456     35630     30511     30495    100216    109041     35142     35217 
dram[11]:     21783     21782     62910     62504     35776     35512     21785     21989     35530     35349     30497     30496    103096    105569     35126     35350 
average row accesses per activate:
dram[0]:  2.387916  2.397642  2.382154  2.391672  2.361520  2.387584  2.376456  2.375711  2.400692  2.395572  2.376113  2.364821  2.373016  2.372539  2.350483  2.354656 
dram[1]:  2.409262  2.411324  2.375858  2.404765  2.365956  2.393289  2.384651  2.398741  2.380705  2.405033  2.367312  2.367767  2.355512  2.369850  2.350590  2.362290 
dram[2]:  2.409883  2.415549  2.403279  2.398663  2.392167  2.384385  2.396258  2.384145  2.392632  2.390679  2.369200  2.377636  2.388249  2.379682  2.344506  2.347947 
dram[3]:  2.409040  2.409019  2.414196  2.406609  2.374708  2.366024  2.391353  2.394685  2.395230  2.396865  2.373616  2.371258  2.371096  2.370632  2.349896  2.367115 
dram[4]:  2.392372  2.413376  2.408731  2.412054  2.375682  2.386208  2.386433  2.391715  2.425526  2.403984  2.384372  2.391186  2.359340  2.377425  2.323296  2.346296 
dram[5]:  2.407957  2.409689  2.391723  2.405703  2.369737  2.380166  2.391752  2.392553  2.408548  2.400903  2.395950  2.371410  2.356659  2.369205  2.367390  2.344819 
dram[6]:  2.404246  2.408345  2.404690  2.409447  2.374959  2.387455  2.383949  2.404135  2.403400  2.392519  2.376551  2.368611  2.361066  2.374311  2.348893  2.348917 
dram[7]:  2.402424  2.410248  2.418055  2.399763  2.368602  2.388254  2.391388  2.388110  2.392952  2.404664  2.379256  2.378017  2.377821  2.378511  2.347482  2.346221 
dram[8]:  2.405246  2.401612  2.400685  2.390807  2.379836  2.386218  2.380780  2.388399  2.399403  2.405478  2.376681  2.366863  2.371696  2.373892  2.375633  2.352788 
dram[9]:  2.402855  2.395807  2.386872  2.390111  2.391657  2.367434  2.384469  2.397848  2.385204  2.405033  2.372665  2.381533  2.372926  2.376327  2.354820  2.345329 
dram[10]:  2.405163  2.416755  2.409589  2.385893  2.380475  2.364578  2.398730  2.393847  2.401062  2.398631  2.374885  2.362629  2.370671  2.379765  2.355116  2.358328 
dram[11]:  2.406291  2.389289  2.398896  2.397151  2.371103  2.375470  2.398328  2.374372  2.417059  2.403767  2.353760  2.361100  2.369678  2.379570  2.346963  2.353021 
average row locality = 6968541/2923572 = 2.383571
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     20436     20426     20522     20527     20552     20555     20492     20486     20454     20459     20344     20338     20257     20258     20225     20224 
dram[1]:     20421     20422     20529     20520     20554     20553     20489     20487     20458     20462     20342     20343     20256     20260     20216     20212 
dram[2]:     20420     20424     20528     20528     20552     20548     20488     20488     20456     20461     20346     20344     20254     20260     20219     20220 
dram[3]:     20428     20428     20528     20524     20552     20548     20488     20488     20464     20460     20344     20340     20256     20253     20220     20224 
dram[4]:     20435     20437     20532     20532     20545     20547     20487     20485     20468     20465     20334     20331     20260     20259     20223     20221 
dram[5]:     20431     20436     20530     20527     20549     20554     20489     20488     20465     20464     20328     20328     20264     20262     20226     20223 
dram[6]:     20434     20432     20528     20532     20548     20548     20488     20488     20467     20468     20332     20336     20264     20264     20225     20224 
dram[7]:     20432     20440     20532     20532     20548     20549     20488     20488     20468     20464     20332     20332     20260     20261     20224     20220 
dram[8]:     20432     20423     20524     20517     20551     20552     20496     20489     20453     20453     20331     20335     20257     20260     20218     20218 
dram[9]:     20428     20427     20521     20528     20549     20548     20495     20492     20458     20453     20330     20336     20257     20259     20220     20220 
dram[10]:     20421     20432     20518     20520     20552     20552     20492     20492     20445     20456     20332     20328     20260     20260     20220     20220 
dram[11]:     20424     20424     20520     20518     20552     20549     20492     20492     20448     20452     20332     20333     20256     20256     20220     20219 
total dram reads = 3918450
bank skew: 20555/20212 = 1.02
chip skew: 326578/326487 = 1.00
number of total write accesses:
dram[0]:     30265     30244     30169     30258     30332     30299     29923     29870     29792     29768     29874     29940     30101     30073     30114     30134 
dram[1]:     30166     30083     30240     30183     30274     30262     29909     29832     29807     29812     29951     29897     30093     30139     30104     29961 
dram[2]:     30064     30204     30171     30260     30211     30329     29763     29961     29811     29789     29965     29922     30003     30079     30061     30257 
dram[3]:     30243     30187     30222     30155     30286     30275     29958     29838     29800     29683     29858     29909     30057     30106     30094     30038 
dram[4]:     30214     30187     30294     30066     30270     30213     29896     29881     29782     29875     29904     29856     30047     30043     30097     30103 
dram[5]:     30185     30189     30263     30213     30276     30191     29819     29860     29670     29743     29974     29837     30142     30135     30010     30161 
dram[6]:     30231     30221     30169     30268     30281     30175     29958     29778     29760     29857     29961     29930     30179     30088     30180     30084 
dram[7]:     30299     30160     30184     30284     30260     30245     29833     29774     29752     29766     29924     29871     30138     30132     30081     30121 
dram[8]:     30156     30165     30243     30296     30283     30159     29817     29796     29798     29801     29865     29965     30118     30104     30122     30017 
dram[9]:     30134     30289     30303     30221     30258     30378     29908     29852     29840     29753     29922     29895     30196     30135     30126     30167 
dram[10]:     30236     30191     30237     30215     30265     30172     29907     29855     29773     29747     29922     29958     30131     30042     30192     30095 
dram[11]:     30164     30247     30193     30237     30230     30301     29770     29999     29666     29832     29975     29885     30071     30118     30056     30144 
total dram writes = 5770676
bank skew: 30378/29666 = 1.02
chip skew: 481377/480668 = 1.00
average mf latency per bank:
dram[0]:       2035      2005      2027      1997      2003      1913      1993      1988      2017      1957      1983      1905      2029      2020      2026      1932
dram[1]:       1983      1733      1987      1734      1918      1656      1976      1727      1949      1694      1907      1663      2003      1757      1947      1681
dram[2]:       1287      1766      1289      1769      1235      1675      1286      1764      1264      1722      1232      1681      1303      1797      1255      1705
dram[3]:       1686      1655      1703      1657      1699      1608      1649      1642      1711      1640      1678      1602      1694      1674      1735      1633
dram[4]:       1542      1349      1541      1347      1511      1357      1520      1309      1537      1357      1512      1349      1556      1344      1524      1368
dram[5]:       1242      1362      1231      1358      1205      1343      1218      1336      1217      1357      1202      1341      1247      1360      1218      1360
dram[6]:       2061      1568      2053      1567      2006      1554      2012      1533      2041      1563      2007      1541      2052      1557      2023      1565
dram[7]:       1780      1489      1753      1451      1643      1380      1746      1456      1692      1411      1667      1392      1788      1479      1658      1391
dram[8]:       1491      1470      1505      1491      1490      1538      1491      1449      1495      1533      1465      1477      1507      1473      1496      1551
dram[9]:       1759      1883      1775      1903      1796      1920      1736      1865      1788      1922      1743      1867      1775      1901      1808      1927
dram[10]:       1683      1723      1700      1745      1699      1781      1675      1705      1707      1779      1661      1723      1703      1731      1706      1791
dram[11]:       1628      1872      1651      1901      1677      1912      1614      1849      1670      1911      1620      1862      1642      1876      1678      1927
maximum mf latency per bank:
dram[0]:       6322      6192      6342      6317      6123      5726      6719      6663      7301      5892      5907      6076      6225      6628      6107      6111
dram[1]:       6446      5481      6916      5618      6416      5202      6428      5733      5661      5716      6194      6137      6662      6248      6152      5380
dram[2]:       4293      5998      4409      6237      4102      5423      4874      6251      5894      5741      4159      5999      4608      6092      4071      6155
dram[3]:       4779      5101      5143      5072      5297      5006      4782      5122      5419      5106      4936      5193      4998      5279      5567      5201
dram[4]:       5890      4855      4930      4999      5397      5834      5146      4894      4957      5351      4957      4890      5298      4836      4981      4837
dram[5]:       4500      4406      4577      4915      4173      4798      4901      4461      4183      4864      4326      4630      4303      4506      4629      5002
dram[6]:       6601      4742      5893      4780      6083      5413      6820      4458      5675      4826      6134      4880      5971      4877      5782      5375
dram[7]:       5880      5730      5770      5499      5345      5369      5979      5634      6013      5968      5336      5440      6115      5538      5442      5065
dram[8]:       4543      5008      4795      4726      4671      5377      4359      4815      5376      5445      4463      5149      4447      4725      4548      5730
dram[9]:       5473      5622      5597      5705      6034      5868      5310      5611      5654      6266      5581      6358      5970      5831      6035      5892
dram[10]:       5310      5536      5359      5433      5543      5812      4729      5209      6502      5456      4991      5233      4933      5085      5086      5716
dram[11]:       5328      6646      5860      6315      6028      6489      5818      6207      6036      6552      5756      6706      5343      6175      5968      6647

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9601690 n_nop=8333568 n_act=244283 n_pre=244267 n_ref_event=4572360550251980812 n_req=580856 n_rd=326555 n_rd_L2_A=0 n_write=0 n_wr_bk=481156 bw_util=0.3365
n_activity=5639565 dram_eff=0.5729
bk0: 20436a 6551285i bk1: 20426a 6564266i bk2: 20522a 6563855i bk3: 20527a 6544734i bk4: 20552a 6569745i bk5: 20555a 6590318i bk6: 20492a 6598896i bk7: 20486a 6589635i bk8: 20454a 6594405i bk9: 20459a 6546186i bk10: 20344a 6609749i bk11: 20338a 6587832i bk12: 20257a 6576326i bk13: 20258a 6568198i bk14: 20225a 6575052i bk15: 20224a 6570284i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.579471
Row_Buffer_Locality_read = 0.896284
Row_Buffer_Locality_write = 0.172642
Bank_Level_Parallism = 9.734869
Bank_Level_Parallism_Col = 4.688554
Bank_Level_Parallism_Ready = 2.366740
write_to_read_ratio_blp_rw_average = 0.617429
GrpLevelPara = 2.589724 

BW Util details:
bwutil = 0.336487 
total_CMD = 9601690 
util_bw = 3230844 
Wasted_Col = 1668760 
Wasted_Row = 226937 
Idle = 4475149 

BW Util Bottlenecks: 
RCDc_limit = 400902 
RCDWRc_limit = 1455464 
WTRc_limit = 1435925 
RTWc_limit = 1547882 
CCDLc_limit = 695145 
rwq = 0 
CCDLc_limit_alone = 496934 
WTRc_limit_alone = 1340184 
RTWc_limit_alone = 1445412 

Commands details: 
total_CMD = 9601690 
n_nop = 8333568 
Read = 326555 
Write = 0 
L2_Alloc = 0 
L2_WB = 481156 
n_act = 244283 
n_pre = 244267 
n_ref = 4572360550251980812 
n_req = 580856 
total_req = 807711 

Dual Bus Interface Util: 
issued_total_row = 488550 
issued_total_col = 807711 
Row_Bus_Util =  0.050882 
CoL_Bus_Util = 0.084122 
Either_Row_CoL_Bus_Util = 0.132073 
Issued_on_Two_Bus_Simul_Util = 0.002931 
issued_two_Eff = 0.022190 
queue_avg = 24.124121 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.1241
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9601690 n_nop=8333950 n_act=244061 n_pre=244045 n_ref_event=0 n_req=581141 n_rd=326524 n_rd_L2_A=0 n_write=0 n_wr_bk=480713 bw_util=0.3363
n_activity=5625476 dram_eff=0.574
bk0: 20421a 6591691i bk1: 20422a 6591820i bk2: 20529a 6525763i bk3: 20520a 6544989i bk4: 20554a 6558205i bk5: 20553a 6582989i bk6: 20489a 6609257i bk7: 20487a 6616062i bk8: 20458a 6576188i bk9: 20462a 6565012i bk10: 20342a 6588805i bk11: 20343a 6572809i bk12: 20256a 6582489i bk13: 20260a 6531476i bk14: 20216a 6586465i bk15: 20212a 6596088i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.580059
Row_Buffer_Locality_read = 0.897245
Row_Buffer_Locality_write = 0.173296
Bank_Level_Parallism = 9.759466
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 2.374691
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.336290 
total_CMD = 9601690 
util_bw = 3228948 
Wasted_Col = 1663116 
Wasted_Row = 220328 
Idle = 4489298 

BW Util Bottlenecks: 
RCDc_limit = 393982 
RCDWRc_limit = 1460752 
WTRc_limit = 1426788 
RTWc_limit = 1528072 
CCDLc_limit = 690767 
rwq = 0 
CCDLc_limit_alone = 497007 
WTRc_limit_alone = 1331554 
RTWc_limit_alone = 1429546 

Commands details: 
total_CMD = 9601690 
n_nop = 8333950 
Read = 326524 
Write = 0 
L2_Alloc = 0 
L2_WB = 480713 
n_act = 244061 
n_pre = 244045 
n_ref = 0 
n_req = 581141 
total_req = 807237 

Dual Bus Interface Util: 
issued_total_row = 488106 
issued_total_col = 807237 
Row_Bus_Util =  0.050835 
CoL_Bus_Util = 0.084072 
Either_Row_CoL_Bus_Util = 0.132033 
Issued_on_Two_Bus_Simul_Util = 0.002875 
issued_two_Eff = 0.021773 
queue_avg = 24.212830 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.2128
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9601690 n_nop=8335350 n_act=243459 n_pre=243443 n_ref_event=0 n_req=580806 n_rd=326536 n_rd_L2_A=0 n_write=0 n_wr_bk=480850 bw_util=0.3364
n_activity=5627519 dram_eff=0.5739
bk0: 20420a 6634897i bk1: 20424a 6620196i bk2: 20528a 6600581i bk3: 20528a 6563226i bk4: 20552a 6609232i bk5: 20548a 6581881i bk6: 20488a 6654347i bk7: 20488a 6621221i bk8: 20456a 6607430i bk9: 20461a 6596374i bk10: 20346a 6625740i bk11: 20344a 6591842i bk12: 20254a 6597718i bk13: 20260a 6577099i bk14: 20219a 6579265i bk15: 20220a 6550791i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.580853
Row_Buffer_Locality_read = 0.898207
Row_Buffer_Locality_write = 0.173304
Bank_Level_Parallism = 9.675263
Bank_Level_Parallism_Col = 4.605807
Bank_Level_Parallism_Ready = 2.330999
write_to_read_ratio_blp_rw_average = 0.613655
GrpLevelPara = 2.589533 

BW Util details:
bwutil = 0.336352 
total_CMD = 9601690 
util_bw = 3229544 
Wasted_Col = 1660607 
Wasted_Row = 224770 
Idle = 4486769 

BW Util Bottlenecks: 
RCDc_limit = 392226 
RCDWRc_limit = 1455100 
WTRc_limit = 1434781 
RTWc_limit = 1529740 
CCDLc_limit = 694109 
rwq = 0 
CCDLc_limit_alone = 496430 
WTRc_limit_alone = 1339486 
RTWc_limit_alone = 1427356 

Commands details: 
total_CMD = 9601690 
n_nop = 8335350 
Read = 326536 
Write = 0 
L2_Alloc = 0 
L2_WB = 480850 
n_act = 243459 
n_pre = 243443 
n_ref = 0 
n_req = 580806 
total_req = 807386 

Dual Bus Interface Util: 
issued_total_row = 486902 
issued_total_col = 807386 
Row_Bus_Util =  0.050710 
CoL_Bus_Util = 0.084088 
Either_Row_CoL_Bus_Util = 0.131887 
Issued_on_Two_Bus_Simul_Util = 0.002911 
issued_two_Eff = 0.022070 
queue_avg = 24.102898 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.1029
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9601690 n_nop=8335300 n_act=243415 n_pre=243399 n_ref_event=0 n_req=580498 n_rd=326545 n_rd_L2_A=0 n_write=0 n_wr_bk=480709 bw_util=0.3363
n_activity=5631522 dram_eff=0.5734
bk0: 20428a 6622667i bk1: 20428a 6593408i bk2: 20528a 6574291i bk3: 20524a 6576951i bk4: 20552a 6615141i bk5: 20548a 6596195i bk6: 20488a 6644422i bk7: 20488a 6619736i bk8: 20464a 6626226i bk9: 20460a 6628713i bk10: 20344a 6636643i bk11: 20340a 6613249i bk12: 20256a 6604550i bk13: 20253a 6571309i bk14: 20220a 6554103i bk15: 20224a 6583261i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.580707
Row_Buffer_Locality_read = 0.897873
Row_Buffer_Locality_write = 0.172878
Bank_Level_Parallism = 9.662860
Bank_Level_Parallism_Col = 4.592578
Bank_Level_Parallism_Ready = 2.345001
write_to_read_ratio_blp_rw_average = 0.615184
GrpLevelPara = 2.582051 

BW Util details:
bwutil = 0.336297 
total_CMD = 9601690 
util_bw = 3229016 
Wasted_Col = 1662496 
Wasted_Row = 225172 
Idle = 4485006 

BW Util Bottlenecks: 
RCDc_limit = 396554 
RCDWRc_limit = 1452638 
WTRc_limit = 1404582 
RTWc_limit = 1527145 
CCDLc_limit = 689563 
rwq = 0 
CCDLc_limit_alone = 496092 
WTRc_limit_alone = 1311709 
RTWc_limit_alone = 1426547 

Commands details: 
total_CMD = 9601690 
n_nop = 8335300 
Read = 326545 
Write = 0 
L2_Alloc = 0 
L2_WB = 480709 
n_act = 243415 
n_pre = 243399 
n_ref = 0 
n_req = 580498 
total_req = 807254 

Dual Bus Interface Util: 
issued_total_row = 486814 
issued_total_col = 807254 
Row_Bus_Util =  0.050701 
CoL_Bus_Util = 0.084074 
Either_Row_CoL_Bus_Util = 0.131892 
Issued_on_Two_Bus_Simul_Util = 0.002883 
issued_two_Eff = 0.021856 
queue_avg = 24.065145 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.0651
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9601690 n_nop=8335731 n_act=243267 n_pre=243251 n_ref_event=0 n_req=580363 n_rd=326561 n_rd_L2_A=0 n_write=0 n_wr_bk=480728 bw_util=0.3363
n_activity=5637831 dram_eff=0.5728
bk0: 20435a 6601580i bk1: 20437a 6595367i bk2: 20532a 6588026i bk3: 20532a 6576781i bk4: 20545a 6580419i bk5: 20547a 6563584i bk6: 20487a 6606230i bk7: 20485a 6597459i bk8: 20468a 6612305i bk9: 20465a 6586308i bk10: 20334a 6599508i bk11: 20331a 6599554i bk12: 20260a 6545296i bk13: 20259a 6590609i bk14: 20223a 6562802i bk15: 20221a 6583061i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.580864
Row_Buffer_Locality_read = 0.897079
Row_Buffer_Locality_write = 0.173998
Bank_Level_Parallism = 9.706237
Bank_Level_Parallism_Col = 4.705623
Bank_Level_Parallism_Ready = 2.389770
write_to_read_ratio_blp_rw_average = 0.618126
GrpLevelPara = 2.588469 

BW Util details:
bwutil = 0.336311 
total_CMD = 9601690 
util_bw = 3229156 
Wasted_Col = 1665465 
Wasted_Row = 228722 
Idle = 4478347 

BW Util Bottlenecks: 
RCDc_limit = 394551 
RCDWRc_limit = 1451834 
WTRc_limit = 1422136 
RTWc_limit = 1525946 
CCDLc_limit = 688604 
rwq = 0 
CCDLc_limit_alone = 493261 
WTRc_limit_alone = 1326923 
RTWc_limit_alone = 1425816 

Commands details: 
total_CMD = 9601690 
n_nop = 8335731 
Read = 326561 
Write = 0 
L2_Alloc = 0 
L2_WB = 480728 
n_act = 243267 
n_pre = 243251 
n_ref = 0 
n_req = 580363 
total_req = 807289 

Dual Bus Interface Util: 
issued_total_row = 486518 
issued_total_col = 807289 
Row_Bus_Util =  0.050670 
CoL_Bus_Util = 0.084078 
Either_Row_CoL_Bus_Util = 0.131848 
Issued_on_Two_Bus_Simul_Util = 0.002900 
issued_two_Eff = 0.021998 
queue_avg = 23.845095 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=23.8451
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9601690 n_nop=8335647 n_act=243315 n_pre=243299 n_ref_event=0 n_req=580297 n_rd=326564 n_rd_L2_A=0 n_write=0 n_wr_bk=480668 bw_util=0.3363
n_activity=5636924 dram_eff=0.5728
bk0: 20431a 6597461i bk1: 20436a 6603462i bk2: 20530a 6576234i bk3: 20527a 6575321i bk4: 20549a 6593124i bk5: 20554a 6602195i bk6: 20489a 6603957i bk7: 20488a 6584580i bk8: 20465a 6610739i bk9: 20464a 6575234i bk10: 20328a 6608826i bk11: 20328a 6595914i bk12: 20264a 6578890i bk13: 20262a 6595228i bk14: 20226a 6571256i bk15: 20223a 6571163i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.580734
Row_Buffer_Locality_read = 0.897300
Row_Buffer_Locality_write = 0.173300
Bank_Level_Parallism = 9.700850
Bank_Level_Parallism_Col = 4.687374
Bank_Level_Parallism_Ready = 2.385843
write_to_read_ratio_blp_rw_average = 0.619643
GrpLevelPara = 2.580446 

BW Util details:
bwutil = 0.336287 
total_CMD = 9601690 
util_bw = 3228928 
Wasted_Col = 1662606 
Wasted_Row = 228476 
Idle = 4481680 

BW Util Bottlenecks: 
RCDc_limit = 394724 
RCDWRc_limit = 1452375 
WTRc_limit = 1403410 
RTWc_limit = 1511999 
CCDLc_limit = 683619 
rwq = 0 
CCDLc_limit_alone = 494106 
WTRc_limit_alone = 1310549 
RTWc_limit_alone = 1415347 

Commands details: 
total_CMD = 9601690 
n_nop = 8335647 
Read = 326564 
Write = 0 
L2_Alloc = 0 
L2_WB = 480668 
n_act = 243315 
n_pre = 243299 
n_ref = 0 
n_req = 580297 
total_req = 807232 

Dual Bus Interface Util: 
issued_total_row = 486614 
issued_total_col = 807232 
Row_Bus_Util =  0.050680 
CoL_Bus_Util = 0.084072 
Either_Row_CoL_Bus_Util = 0.131856 
Issued_on_Two_Bus_Simul_Util = 0.002896 
issued_two_Eff = 0.021961 
queue_avg = 23.815090 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=23.8151
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9601690 n_nop=8334276 n_act=243759 n_pre=243743 n_ref_event=0 n_req=581165 n_rd=326578 n_rd_L2_A=0 n_write=0 n_wr_bk=481120 bw_util=0.3365
n_activity=5626453 dram_eff=0.5742
bk0: 20434a 6577096i bk1: 20432a 6594995i bk2: 20528a 6533493i bk3: 20532a 6516262i bk4: 20548a 6558104i bk5: 20548a 6545512i bk6: 20488a 6590391i bk7: 20488a 6605391i bk8: 20467a 6599388i bk9: 20468a 6580458i bk10: 20332a 6597769i bk11: 20336a 6581610i bk12: 20264a 6550571i bk13: 20264a 6564984i bk14: 20225a 6577179i bk15: 20224a 6582633i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.580596
Row_Buffer_Locality_read = 0.897835
Row_Buffer_Locality_write = 0.173650
Bank_Level_Parallism = 9.767854
Bank_Level_Parallism_Col = 4.724638
Bank_Level_Parallism_Ready = 2.389307
write_to_read_ratio_blp_rw_average = 0.614217
GrpLevelPara = 2.602858 

BW Util details:
bwutil = 0.336482 
total_CMD = 9601690 
util_bw = 3230792 
Wasted_Col = 1658509 
Wasted_Row = 224950 
Idle = 4487439 

BW Util Bottlenecks: 
RCDc_limit = 390218 
RCDWRc_limit = 1455291 
WTRc_limit = 1468805 
RTWc_limit = 1534378 
CCDLc_limit = 698312 
rwq = 0 
CCDLc_limit_alone = 495457 
WTRc_limit_alone = 1369002 
RTWc_limit_alone = 1431326 

Commands details: 
total_CMD = 9601690 
n_nop = 8334276 
Read = 326578 
Write = 0 
L2_Alloc = 0 
L2_WB = 481120 
n_act = 243759 
n_pre = 243743 
n_ref = 0 
n_req = 581165 
total_req = 807698 

Dual Bus Interface Util: 
issued_total_row = 487502 
issued_total_col = 807698 
Row_Bus_Util =  0.050773 
CoL_Bus_Util = 0.084120 
Either_Row_CoL_Bus_Util = 0.131999 
Issued_on_Two_Bus_Simul_Util = 0.002894 
issued_two_Eff = 0.021923 
queue_avg = 24.214144 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.2141
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9601690 n_nop=8335635 n_act=243362 n_pre=243346 n_ref_event=0 n_req=580528 n_rd=326570 n_rd_L2_A=0 n_write=0 n_wr_bk=480824 bw_util=0.3364
n_activity=5635952 dram_eff=0.573
bk0: 20432a 6566603i bk1: 20440a 6569853i bk2: 20532a 6571363i bk3: 20532a 6563213i bk4: 20548a 6557820i bk5: 20549a 6569108i bk6: 20488a 6597103i bk7: 20488a 6624965i bk8: 20468a 6573596i bk9: 20464a 6582733i bk10: 20332a 6586948i bk11: 20332a 6587445i bk12: 20260a 6569521i bk13: 20261a 6540700i bk14: 20224a 6567875i bk15: 20220a 6559857i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.580820
Row_Buffer_Locality_read = 0.897884
Row_Buffer_Locality_write = 0.173099
Bank_Level_Parallism = 9.755596
Bank_Level_Parallism_Col = 4.710103
Bank_Level_Parallism_Ready = 2.381590
write_to_read_ratio_blp_rw_average = 0.615861
GrpLevelPara = 2.593874 

BW Util details:
bwutil = 0.336355 
total_CMD = 9601690 
util_bw = 3229576 
Wasted_Col = 1662380 
Wasted_Row = 226260 
Idle = 4483474 

BW Util Bottlenecks: 
RCDc_limit = 394335 
RCDWRc_limit = 1449931 
WTRc_limit = 1433191 
RTWc_limit = 1542744 
CCDLc_limit = 696491 
rwq = 0 
CCDLc_limit_alone = 497357 
WTRc_limit_alone = 1337140 
RTWc_limit_alone = 1439661 

Commands details: 
total_CMD = 9601690 
n_nop = 8335635 
Read = 326570 
Write = 0 
L2_Alloc = 0 
L2_WB = 480824 
n_act = 243362 
n_pre = 243346 
n_ref = 0 
n_req = 580528 
total_req = 807394 

Dual Bus Interface Util: 
issued_total_row = 486708 
issued_total_col = 807394 
Row_Bus_Util =  0.050690 
CoL_Bus_Util = 0.084089 
Either_Row_CoL_Bus_Util = 0.131858 
Issued_on_Two_Bus_Simul_Util = 0.002921 
issued_two_Eff = 0.022153 
queue_avg = 23.967203 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=23.9672
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9601690 n_nop=8335367 n_act=243349 n_pre=243333 n_ref_event=0 n_req=580273 n_rd=326509 n_rd_L2_A=0 n_write=0 n_wr_bk=480705 bw_util=0.3363
n_activity=5641323 dram_eff=0.5724
bk0: 20432a 6589267i bk1: 20423a 6561920i bk2: 20524a 6545459i bk3: 20517a 6519113i bk4: 20551a 6584009i bk5: 20552a 6558173i bk6: 20496a 6604295i bk7: 20489a 6608006i bk8: 20453a 6593523i bk9: 20453a 6579021i bk10: 20331a 6595950i bk11: 20335a 6571194i bk12: 20257a 6580162i bk13: 20260a 6583886i bk14: 20218a 6586762i bk15: 20218a 6579938i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.580658
Row_Buffer_Locality_read = 0.897041
Row_Buffer_Locality_write = 0.173579
Bank_Level_Parallism = 9.728262
Bank_Level_Parallism_Col = 4.729017
Bank_Level_Parallism_Ready = 2.401959
write_to_read_ratio_blp_rw_average = 0.617581
GrpLevelPara = 2.590440 

BW Util details:
bwutil = 0.336280 
total_CMD = 9601690 
util_bw = 3228856 
Wasted_Col = 1669053 
Wasted_Row = 228551 
Idle = 4475230 

BW Util Bottlenecks: 
RCDc_limit = 395859 
RCDWRc_limit = 1454263 
WTRc_limit = 1418884 
RTWc_limit = 1547707 
CCDLc_limit = 698640 
rwq = 0 
CCDLc_limit_alone = 498543 
WTRc_limit_alone = 1324346 
RTWc_limit_alone = 1442148 

Commands details: 
total_CMD = 9601690 
n_nop = 8335367 
Read = 326509 
Write = 0 
L2_Alloc = 0 
L2_WB = 480705 
n_act = 243349 
n_pre = 243333 
n_ref = 0 
n_req = 580273 
total_req = 807214 

Dual Bus Interface Util: 
issued_total_row = 486682 
issued_total_col = 807214 
Row_Bus_Util =  0.050687 
CoL_Bus_Util = 0.084070 
Either_Row_CoL_Bus_Util = 0.131885 
Issued_on_Two_Bus_Simul_Util = 0.002872 
issued_two_Eff = 0.021774 
queue_avg = 24.087696 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.0877
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9601690 n_nop=8333908 n_act=243897 n_pre=243881 n_ref_event=0 n_req=580882 n_rd=326521 n_rd_L2_A=0 n_write=0 n_wr_bk=481377 bw_util=0.3366
n_activity=5633989 dram_eff=0.5736
bk0: 20428a 6585606i bk1: 20427a 6546094i bk2: 20521a 6532618i bk3: 20528a 6508956i bk4: 20549a 6555881i bk5: 20548a 6544132i bk6: 20495a 6595347i bk7: 20492a 6597584i bk8: 20458a 6587048i bk9: 20453a 6600663i bk10: 20330a 6587101i bk11: 20336a 6621731i bk12: 20257a 6524645i bk13: 20259a 6538370i bk14: 20220a 6546118i bk15: 20220a 6545367i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.580154
Row_Buffer_Locality_read = 0.897164
Row_Buffer_Locality_write = 0.173211
Bank_Level_Parallism = 9.793743
Bank_Level_Parallism_Col = 4.718788
Bank_Level_Parallism_Ready = 2.384661
write_to_read_ratio_blp_rw_average = 0.616666
GrpLevelPara = 2.596384 

BW Util details:
bwutil = 0.336565 
total_CMD = 9601690 
util_bw = 3231592 
Wasted_Col = 1663524 
Wasted_Row = 221515 
Idle = 4485059 

BW Util Bottlenecks: 
RCDc_limit = 395399 
RCDWRc_limit = 1453257 
WTRc_limit = 1441638 
RTWc_limit = 1538514 
CCDLc_limit = 693521 
rwq = 0 
CCDLc_limit_alone = 497421 
WTRc_limit_alone = 1346192 
RTWc_limit_alone = 1437860 

Commands details: 
total_CMD = 9601690 
n_nop = 8333908 
Read = 326521 
Write = 0 
L2_Alloc = 0 
L2_WB = 481377 
n_act = 243897 
n_pre = 243881 
n_ref = 0 
n_req = 580882 
total_req = 807898 

Dual Bus Interface Util: 
issued_total_row = 487778 
issued_total_col = 807898 
Row_Bus_Util =  0.050801 
CoL_Bus_Util = 0.084141 
Either_Row_CoL_Bus_Util = 0.132037 
Issued_on_Two_Bus_Simul_Util = 0.002905 
issued_two_Eff = 0.022002 
queue_avg = 24.208244 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.2082
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9601690 n_nop=8335088 n_act=243610 n_pre=243594 n_ref_event=0 n_req=580882 n_rd=326500 n_rd_L2_A=0 n_write=0 n_wr_bk=480938 bw_util=0.3364
n_activity=5623857 dram_eff=0.5743
bk0: 20421a 6579236i bk1: 20432a 6581823i bk2: 20518a 6555298i bk3: 20520a 6529732i bk4: 20552a 6556843i bk5: 20552a 6551599i bk6: 20492a 6584637i bk7: 20492a 6578222i bk8: 20445a 6580983i bk9: 20456a 6564528i bk10: 20332a 6591898i bk11: 20328a 6570108i bk12: 20260a 6536264i bk13: 20260a 6592457i bk14: 20220a 6568901i bk15: 20220a 6540022i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.580648
Row_Buffer_Locality_read = 0.897455
Row_Buffer_Locality_write = 0.174026
Bank_Level_Parallism = 9.791185
Bank_Level_Parallism_Col = 4.724522
Bank_Level_Parallism_Ready = 2.393550
write_to_read_ratio_blp_rw_average = 0.618728
GrpLevelPara = 2.595451 

BW Util details:
bwutil = 0.336373 
total_CMD = 9601690 
util_bw = 3229752 
Wasted_Col = 1659211 
Wasted_Row = 222610 
Idle = 4490117 

BW Util Bottlenecks: 
RCDc_limit = 395062 
RCDWRc_limit = 1451771 
WTRc_limit = 1428322 
RTWc_limit = 1547187 
CCDLc_limit = 695691 
rwq = 0 
CCDLc_limit_alone = 497263 
WTRc_limit_alone = 1334065 
RTWc_limit_alone = 1443016 

Commands details: 
total_CMD = 9601690 
n_nop = 8335088 
Read = 326500 
Write = 0 
L2_Alloc = 0 
L2_WB = 480938 
n_act = 243610 
n_pre = 243594 
n_ref = 0 
n_req = 580882 
total_req = 807438 

Dual Bus Interface Util: 
issued_total_row = 487204 
issued_total_col = 807438 
Row_Bus_Util =  0.050741 
CoL_Bus_Util = 0.084093 
Either_Row_CoL_Bus_Util = 0.131914 
Issued_on_Two_Bus_Simul_Util = 0.002920 
issued_two_Eff = 0.022138 
queue_avg = 24.135473 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.1355
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9601690 n_nop=8334216 n_act=243987 n_pre=243971 n_ref_event=0 n_req=580850 n_rd=326487 n_rd_L2_A=0 n_write=0 n_wr_bk=480888 bw_util=0.3363
n_activity=5635506 dram_eff=0.5731
bk0: 20424a 6549472i bk1: 20424a 6531464i bk2: 20520a 6542137i bk3: 20518a 6556665i bk4: 20552a 6514557i bk5: 20549a 6525107i bk6: 20492a 6596575i bk7: 20492a 6562400i bk8: 20448a 6594586i bk9: 20452a 6540533i bk10: 20332a 6570159i bk11: 20333a 6559876i bk12: 20256a 6563728i bk13: 20256a 6524466i bk14: 20220a 6579756i bk15: 20219a 6522823i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.579976
Row_Buffer_Locality_read = 0.897285
Row_Buffer_Locality_write = 0.172694
Bank_Level_Parallism = 9.818679
Bank_Level_Parallism_Col = 4.734568
Bank_Level_Parallism_Ready = 2.402462
write_to_read_ratio_blp_rw_average = 0.618738
GrpLevelPara = 2.594426 

BW Util details:
bwutil = 0.336347 
total_CMD = 9601690 
util_bw = 3229500 
Wasted_Col = 1670407 
Wasted_Row = 222171 
Idle = 4479612 

BW Util Bottlenecks: 
RCDc_limit = 397396 
RCDWRc_limit = 1454669 
WTRc_limit = 1432732 
RTWc_limit = 1581936 
CCDLc_limit = 709154 
rwq = 0 
CCDLc_limit_alone = 502811 
WTRc_limit_alone = 1337121 
RTWc_limit_alone = 1471204 

Commands details: 
total_CMD = 9601690 
n_nop = 8334216 
Read = 326487 
Write = 0 
L2_Alloc = 0 
L2_WB = 480888 
n_act = 243987 
n_pre = 243971 
n_ref = 0 
n_req = 580850 
total_req = 807375 

Dual Bus Interface Util: 
issued_total_row = 487958 
issued_total_col = 807375 
Row_Bus_Util =  0.050820 
CoL_Bus_Util = 0.084087 
Either_Row_CoL_Bus_Util = 0.132005 
Issued_on_Two_Bus_Simul_Util = 0.002901 
issued_two_Eff = 0.021980 
queue_avg = 24.435341 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.4353

========= L2 cache stats =========
L2_cache_bank[0]: Access = 480363, Miss = 401168, Miss_rate = 0.835, Pending_hits = 5793, Reservation_fails = 348
L2_cache_bank[1]: Access = 480393, Miss = 401183, Miss_rate = 0.835, Pending_hits = 5805, Reservation_fails = 98
L2_cache_bank[2]: Access = 480234, Miss = 401133, Miss_rate = 0.835, Pending_hits = 5762, Reservation_fails = 338
L2_cache_bank[3]: Access = 480308, Miss = 400744, Miss_rate = 0.834, Pending_hits = 5819, Reservation_fails = 165
L2_cache_bank[4]: Access = 480273, Miss = 400628, Miss_rate = 0.834, Pending_hits = 5708, Reservation_fails = 298
L2_cache_bank[5]: Access = 480421, Miss = 401386, Miss_rate = 0.835, Pending_hits = 5750, Reservation_fails = 486
L2_cache_bank[6]: Access = 480405, Miss = 401102, Miss_rate = 0.835, Pending_hits = 5720, Reservation_fails = 231
L2_cache_bank[7]: Access = 480564, Miss = 400764, Miss_rate = 0.834, Pending_hits = 5849, Reservation_fails = 592
L2_cache_bank[8]: Access = 481204, Miss = 401094, Miss_rate = 0.834, Pending_hits = 5705, Reservation_fails = 434
L2_cache_bank[9]: Access = 481280, Miss = 400813, Miss_rate = 0.833, Pending_hits = 5839, Reservation_fails = 56
L2_cache_bank[10]: Access = 481347, Miss = 400925, Miss_rate = 0.833, Pending_hits = 5790, Reservation_fails = 299
L2_cache_bank[11]: Access = 481286, Miss = 400935, Miss_rate = 0.833, Pending_hits = 5766, Reservation_fails = 458
L2_cache_bank[12]: Access = 481104, Miss = 401329, Miss_rate = 0.834, Pending_hits = 5715, Reservation_fails = 122
L2_cache_bank[13]: Access = 481471, Miss = 401013, Miss_rate = 0.833, Pending_hits = 5828, Reservation_fails = 212
L2_cache_bank[14]: Access = 481546, Miss = 401087, Miss_rate = 0.833, Pending_hits = 5753, Reservation_fails = 262
L2_cache_bank[15]: Access = 481738, Miss = 400979, Miss_rate = 0.832, Pending_hits = 5764, Reservation_fails = 336
L2_cache_bank[16]: Access = 480091, Miss = 400996, Miss_rate = 0.835, Pending_hits = 5758, Reservation_fails = 480
L2_cache_bank[17]: Access = 480089, Miss = 400878, Miss_rate = 0.835, Pending_hits = 5809, Reservation_fails = 203
L2_cache_bank[18]: Access = 480143, Miss = 401265, Miss_rate = 0.836, Pending_hits = 5796, Reservation_fails = 651
L2_cache_bank[19]: Access = 480047, Miss = 401277, Miss_rate = 0.836, Pending_hits = 5761, Reservation_fails = 981
L2_cache_bank[20]: Access = 479992, Miss = 401215, Miss_rate = 0.836, Pending_hits = 5749, Reservation_fails = 201
L2_cache_bank[21]: Access = 480115, Miss = 400843, Miss_rate = 0.835, Pending_hits = 5854, Reservation_fails = 637
L2_cache_bank[22]: Access = 480010, Miss = 400681, Miss_rate = 0.835, Pending_hits = 5741, Reservation_fails = 226
L2_cache_bank[23]: Access = 479927, Miss = 401314, Miss_rate = 0.836, Pending_hits = 5777, Reservation_fails = 158
L2_total_cache_accesses = 11534351
L2_total_cache_misses = 9624752
L2_total_cache_miss_rate = 0.8344
L2_total_cache_pending_hits = 138611
L2_total_cache_reservation_fails = 8272
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 46229
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 299
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 586920
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2658
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1760760
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 299
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 13702
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 7240
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 392598
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 5614
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 1178172
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 7240
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1711057
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 131072
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3033998
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 2672304
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2394208
	L2_cache_stats_breakdown[TEXTURE_ACC_R][TOTAL_ACCESS] = 1591712
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 7548431
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 18
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 56
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 2584
	L2_cache_stats_fail_breakdown[TEXTURE_ACC_R][MISS_QUEUE_FULL] = 21
	L2_cache_stats_fail_breakdown[TEXTURE_ACC_R][MSHR_ENRTY_FAIL] = 5593
L2_cache_data_port_util = 0.068
L2_cache_fill_port_util = 0.044

icnt_total_pkts_mem_to_simt=11534351
icnt_total_pkts_simt_to_mem=10340567
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 10340567
Req_Network_cycles = 3744130
Req_Network_injected_packets_per_cycle =       2.7618 
Req_Network_conflicts_per_cycle =       4.0863
Req_Network_conflicts_per_cycle_util =       5.5441
Req_Bank_Level_Parallism =       3.7471
Req_Network_in_buffer_full_per_cycle =       0.0020
Req_Network_in_buffer_avg_util =      14.6472
Req_Network_out_buffer_full_per_cycle =       0.2011
Req_Network_out_buffer_avg_util =      64.9216

Reply_Network_injected_packets_num = 11534351
Reply_Network_cycles = 3744130
Reply_Network_injected_packets_per_cycle =        3.0806
Reply_Network_conflicts_per_cycle =        1.3719
Reply_Network_conflicts_per_cycle_util =       1.8450
Reply_Bank_Level_Parallism =       4.1429
Reply_Network_in_buffer_full_per_cycle =       0.0221
Reply_Network_in_buffer_avg_util =       6.9326
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1027
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 7 hrs, 18 min, 16 sec (26296 sec)
gpgpu_simulation_rate = 25350 (inst/sec)
gpgpu_simulation_rate = 142 (cycle/sec)
gpgpu_silicon_slowdown = 9612676x
GPGPU-Sim PTX: in cudaBindTexture: sizeof(struct textureReference) = 124
GPGPU-Sim PTX:   size = 4294967295
GPGPU-Sim PTX:   texref = 0x5595e0186300, array = 0x5595e2681620
GPGPU-Sim PTX:   devPtr32 = c0000000
GPGPU-Sim PTX:   Name corresponding to textureReference: tex
GPGPU-Sim PTX:   ChannelFormatDesc: x=32, y=32, z=32, w=32
GPGPU-Sim PTX:   Texture Normalized? = 0
GPGPU-Sim PTX:   Warning: binding to texref associated with tex, which was previously bound.
Implicitly unbinding texref associated to tex first
GPGPU-Sim PTX:   texel size = 16
GPGPU-Sim PTX:   texture cache linesize = 128
GPGPU-Sim PTX:   Tx = 4; Ty = 2, Tx_numbits = 2, Ty_numbits = 1
GPGPU-Sim PTX:   Texel size = 16 bytes; texel_size_numbits = 4
GPGPU-Sim PTX:   Binding texture to array starting at devPtr32 = 0xc0000000
GPGPU-Sim PTX:   Texel size = 16 bytes
GPGPU-Sim PTX: devPtr = 0xffffffffc0000000
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd1fcd6ea8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd1fcd6ea4..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd1fcd6ea0..

GPGPU-Sim PTX: cudaLaunch for 0x0x5595e0173ac2 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z13mergeSortPassP6float4ii 
GPGPU-Sim PTX: pushing kernel '_Z13mergeSortPassP6float4ii' to stream 0, gridDim= (650,1,1) blockDim = (208,1,1) 
GPGPU-Sim uArch: Shader 18 bind to kernel 8 '_Z13mergeSortPassP6float4ii'
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 19 bind to kernel 8 '_Z13mergeSortPassP6float4ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 8 '_Z13mergeSortPassP6float4ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 8 '_Z13mergeSortPassP6float4ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 8 '_Z13mergeSortPassP6float4ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 8 '_Z13mergeSortPassP6float4ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 8 '_Z13mergeSortPassP6float4ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 8 '_Z13mergeSortPassP6float4ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 8 '_Z13mergeSortPassP6float4ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 8 '_Z13mergeSortPassP6float4ii'
GPGPU-Sim uArch: Shader 28 bind to kernel 8 '_Z13mergeSortPassP6float4ii'
GPGPU-Sim uArch: Shader 29 bind to kernel 8 '_Z13mergeSortPassP6float4ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 8 '_Z13mergeSortPassP6float4ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 8 '_Z13mergeSortPassP6float4ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 8 '_Z13mergeSortPassP6float4ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 8 '_Z13mergeSortPassP6float4ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 8 '_Z13mergeSortPassP6float4ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 8 '_Z13mergeSortPassP6float4ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 8 '_Z13mergeSortPassP6float4ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 8 '_Z13mergeSortPassP6float4ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 8 '_Z13mergeSortPassP6float4ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 8 '_Z13mergeSortPassP6float4ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 8 '_Z13mergeSortPassP6float4ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 8 '_Z13mergeSortPassP6float4ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 8 '_Z13mergeSortPassP6float4ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 8 '_Z13mergeSortPassP6float4ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 8 '_Z13mergeSortPassP6float4ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 8 '_Z13mergeSortPassP6float4ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 8 '_Z13mergeSortPassP6float4ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 8 '_Z13mergeSortPassP6float4ii'
Simulation cycle for kernel 7 is = 10000
Simulation cycle for kernel 7 is = 15000
Simulation cycle for kernel 7 is = 20000
Simulation cycle for kernel 7 is = 25000
Simulation cycle for kernel 7 is = 30000
Simulation cycle for kernel 7 is = 35000
Simulation cycle for kernel 7 is = 40000
Simulation cycle for kernel 7 is = 45000
Simulation cycle for kernel 7 is = 50000
Simulation cycle for kernel 7 is = 55000
Simulation cycle for kernel 7 is = 60000
Simulation cycle for kernel 7 is = 65000
Simulation cycle for kernel 7 is = 70000
Simulation cycle for kernel 7 is = 75000
Simulation cycle for kernel 7 is = 80000
Simulation cycle for kernel 7 is = 85000
Simulation cycle for kernel 7 is = 90000
Simulation cycle for kernel 7 is = 95000
Simulation cycle for kernel 7 is = 100000
Simulation cycle for kernel 7 is = 105000
Simulation cycle for kernel 7 is = 110000
Simulation cycle for kernel 7 is = 115000
Simulation cycle for kernel 7 is = 120000
Simulation cycle for kernel 7 is = 125000
Simulation cycle for kernel 7 is = 130000
Simulation cycle for kernel 7 is = 135000
Simulation cycle for kernel 7 is = 140000
Simulation cycle for kernel 7 is = 145000
Simulation cycle for kernel 7 is = 150000
Simulation cycle for kernel 7 is = 155000
Simulation cycle for kernel 7 is = 160000
Simulation cycle for kernel 7 is = 165000
Simulation cycle for kernel 7 is = 170000
Simulation cycle for kernel 7 is = 175000
Simulation cycle for kernel 7 is = 180000
Simulation cycle for kernel 7 is = 185000
Simulation cycle for kernel 7 is = 190000
Simulation cycle for kernel 7 is = 195000
Simulation cycle for kernel 7 is = 200000
Simulation cycle for kernel 7 is = 205000
Simulation cycle for kernel 7 is = 210000
Simulation cycle for kernel 7 is = 215000
Simulation cycle for kernel 7 is = 220000
Simulation cycle for kernel 7 is = 225000
Simulation cycle for kernel 7 is = 230000
Simulation cycle for kernel 7 is = 235000
Simulation cycle for kernel 7 is = 240000
Simulation cycle for kernel 7 is = 245000
Simulation cycle for kernel 7 is = 250000
Simulation cycle for kernel 7 is = 255000
Simulation cycle for kernel 7 is = 260000
Simulation cycle for kernel 7 is = 265000
Destroy streams for kernel 8: size 0
kernel_name = _Z13mergeSortPassP6float4ii 
kernel_launch_uid = 8 
gpu_sim_cycle = 268943
gpu_sim_insn = 84717796
gpu_ipc =     315.0028
gpu_tot_sim_cycle = 4013073
gpu_tot_sim_insn = 751323415
gpu_tot_ipc =     187.2190
gpu_tot_issued_cta = 10748
gpu_occupancy = 84.4362% 
gpu_tot_occupancy = 48.6194% 
max_total_param_size = 0
gpu_stall_dramfull = 21855723
gpu_stall_icnt2sh    = 82594
partiton_level_parallism =       4.3899
partiton_level_parallism_total  =       2.8709
partiton_level_parallism_util =       5.6313
partiton_level_parallism_util_total  =       3.9088
L2_BW  =     255.9026 GB/Sec
L2_BW_total  =     142.6946 GB/Sec
gpu_total_sim_rate=25854

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 367269, Miss = 326298, Miss_rate = 0.888, Pending_hits = 444, Reservation_fails = 145909
	L1D_cache_core[1]: Access = 385164, Miss = 344237, Miss_rate = 0.894, Pending_hits = 626, Reservation_fails = 172656
	L1D_cache_core[2]: Access = 367789, Miss = 328932, Miss_rate = 0.894, Pending_hits = 417, Reservation_fails = 143385
	L1D_cache_core[3]: Access = 370503, Miss = 328932, Miss_rate = 0.888, Pending_hits = 422, Reservation_fails = 138977
	L1D_cache_core[4]: Access = 364190, Miss = 323092, Miss_rate = 0.887, Pending_hits = 601, Reservation_fails = 151891
	L1D_cache_core[5]: Access = 350013, Miss = 310629, Miss_rate = 0.887, Pending_hits = 419, Reservation_fails = 141898
	L1D_cache_core[6]: Access = 360908, Miss = 320479, Miss_rate = 0.888, Pending_hits = 411, Reservation_fails = 150340
	L1D_cache_core[7]: Access = 357713, Miss = 317512, Miss_rate = 0.888, Pending_hits = 575, Reservation_fails = 138228
	L1D_cache_core[8]: Access = 390638, Miss = 335343, Miss_rate = 0.858, Pending_hits = 16846, Reservation_fails = 162144
	L1D_cache_core[9]: Access = 385203, Miss = 328922, Miss_rate = 0.854, Pending_hits = 16753, Reservation_fails = 144723
	L1D_cache_core[10]: Access = 393005, Miss = 335503, Miss_rate = 0.854, Pending_hits = 16912, Reservation_fails = 147205
	L1D_cache_core[11]: Access = 387697, Miss = 330464, Miss_rate = 0.852, Pending_hits = 16819, Reservation_fails = 137405
	L1D_cache_core[12]: Access = 404132, Miss = 343938, Miss_rate = 0.851, Pending_hits = 17085, Reservation_fails = 170207
	L1D_cache_core[13]: Access = 392729, Miss = 334526, Miss_rate = 0.852, Pending_hits = 16801, Reservation_fails = 148900
	L1D_cache_core[14]: Access = 406067, Miss = 348457, Miss_rate = 0.858, Pending_hits = 16921, Reservation_fails = 183279
	L1D_cache_core[15]: Access = 392986, Miss = 337526, Miss_rate = 0.859, Pending_hits = 16972, Reservation_fails = 156528
	L1D_cache_core[16]: Access = 355838, Miss = 314779, Miss_rate = 0.885, Pending_hits = 353, Reservation_fails = 154620
	L1D_cache_core[17]: Access = 367704, Miss = 327055, Miss_rate = 0.889, Pending_hits = 463, Reservation_fails = 158922
	L1D_cache_core[18]: Access = 346261, Miss = 306274, Miss_rate = 0.885, Pending_hits = 359, Reservation_fails = 144753
	L1D_cache_core[19]: Access = 368098, Miss = 324126, Miss_rate = 0.881, Pending_hits = 464, Reservation_fails = 163744
	L1D_cache_core[20]: Access = 355748, Miss = 314484, Miss_rate = 0.884, Pending_hits = 288, Reservation_fails = 147398
	L1D_cache_core[21]: Access = 350675, Miss = 310310, Miss_rate = 0.885, Pending_hits = 366, Reservation_fails = 146058
	L1D_cache_core[22]: Access = 372509, Miss = 332340, Miss_rate = 0.892, Pending_hits = 363, Reservation_fails = 183084
	L1D_cache_core[23]: Access = 355328, Miss = 312958, Miss_rate = 0.881, Pending_hits = 342, Reservation_fails = 149789
	L1D_cache_core[24]: Access = 345289, Miss = 305289, Miss_rate = 0.884, Pending_hits = 341, Reservation_fails = 139676
	L1D_cache_core[25]: Access = 352297, Miss = 311339, Miss_rate = 0.884, Pending_hits = 343, Reservation_fails = 152340
	L1D_cache_core[26]: Access = 362352, Miss = 321333, Miss_rate = 0.887, Pending_hits = 263, Reservation_fails = 161100
	L1D_cache_core[27]: Access = 352882, Miss = 312005, Miss_rate = 0.884, Pending_hits = 478, Reservation_fails = 152179
	L1D_cache_core[28]: Access = 365754, Miss = 325316, Miss_rate = 0.889, Pending_hits = 548, Reservation_fails = 165937
	L1D_cache_core[29]: Access = 361021, Miss = 319758, Miss_rate = 0.886, Pending_hits = 542, Reservation_fails = 151540
	L1D_total_cache_accesses = 11087762
	L1D_total_cache_misses = 9732156
	L1D_total_cache_miss_rate = 0.8777
	L1D_total_cache_pending_hits = 144537
	L1D_total_cache_reservation_fails = 4604815
	L1D_cache_data_port_util = 0.011
	L1D_cache_fill_port_util = 0.022
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 21148974
	L1T_total_cache_misses = 529593
	L1T_total_cache_miss_rate = 0.0250
	L1T_total_cache_pending_hits = 20619381
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 90887
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 13465
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 596504
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 955155
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1789512
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 13465
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 20619381
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 529593
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1120182
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 131072
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 5610871
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3649660
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1735269
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2490368
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][TOTAL_ACCESS] = 21148974
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 8597394

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 955155
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 3649660
ctas_completed 10748, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
56552, 56301, 65653, 56507, 56145, 65689, 56009, 55859, 65823, 38088, 38104, 37793, 37875, 37745, 40892, 37860, 12788, 12624, 12787, 12773, 12718, 12659, 12780, 12718, 12790, 12831, 12659, 12534, 1292, 1292, 1292, 1292, 
gpgpu_n_tot_thrd_icount = 862243520
gpgpu_n_tot_w_icount = 26945110
gpgpu_n_stall_shd_mem = 33749642
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2394208
gpgpu_n_mem_write_global = 8597394
gpgpu_n_mem_texture = 529593
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 19988480
gpgpu_n_store_insn = 14682636
gpgpu_n_shmem_insn = 37473176
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 49283208
gpgpu_n_const_mem_insn = 1884160
gpgpu_n_param_mem_insn = 5286368
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 2557604
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 3834097
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 489378
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:43973698	W0_Idle:15580870	W0_Scoreboard:346755950	W1:816105	W2:250456	W3:93701	W4:49446	W5:40840	W6:45382	W7:63074	W8:70962	W9:80578	W10:87902	W11:112072	W12:162716	W13:189000	W14:238960	W15:272040	W16:1076872	W17:229994	W18:196092	W19:135788	W20:96858	W21:63722	W22:39360	W23:34270	W24:52140	W25:73356	W26:86196	W27:149808	W28:300534	W29:153748	W30:101024	W31:105516	W32:21476598
single_issue_nums: WS0:7036615	WS1:6981807	WS2:6557285	WS3:6369403	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 19088128 {8:2386016,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 343895760 {40:8597394,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 327680 {40:8192,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 4236744 {8:529593,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 95440640 {40:2386016,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 68779152 {8:8597394,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 327680 {40:8192,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 84734880 {40:2118372,}
maxmflatency = 7301 
max_icnt2mem_latency = 5672 
maxmrqlatency = 4851 
max_icnt2sh_latency = 1817 
averagemflatency = 1329 
avg_icnt2mem_latency = 620 
avg_mrq_latency = 154 
avg_icnt2sh_latency = 58 
mrq_lat_table:1614208 	222097 	119457 	189473 	580637 	704462 	1092256 	1298654 	1427421 	406596 	7858 	424 	23 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1516371 	2763317 	2180261 	3531403 	2921115 	197507 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	151933 	56188 	15095 	11679 	4061205 	743772 	595016 	909017 	1582016 	2275144 	1116240 	3890 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	8195249 	847202 	603204 	567931 	586790 	622798 	686678 	604545 	352143 	43434 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	81 	2351 	268 	338 	934 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        65        64        64 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        65        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        65        64        64        64        64        64        64        64 
dram[8]:        64        64        64        64        64        64        64        64        64        64        64        65        65        64        64        64 
dram[9]:        64        64        64        64        64        64        64        65        64        64        64        64        64        64        64        64 
dram[10]:        64        64        64        64        64        64        65        64        64        64        64        64        64        64        64        65 
dram[11]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        65        64 
maximum service time to same row:
dram[0]:     24430     28232     59054     68634     35497     35425     21782     21788     35129     35273     30507     30520     89180     91353     35313     35131 
dram[1]:     21782     26012     62191     62317     35318     35360     26878     26875     34949     34972     30515     30496     94994     93825     35280     35363 
dram[2]:     24591     22645     69667     61625     35503     35514     26672     21784     35248     35081     30496     30496     90052     95442     35091     35137 
dram[3]:     26212     21783     77119     67039     35492     35454     21784     21785     35327     34999     30496     30497     94674     98816     35266     35192 
dram[4]:     28417     25490     78152     77453     35657     35436     23320     22522     35684     35401     35054     30500     95014    103739     35511     35276 
dram[5]:     21994     27399     72996     75038     35457     35681     26782     23468     35501     35675     35088     35092     99642     95387     35446     35422 
dram[6]:     21845     21782     74675     77740     35391     35706     21789     24808     35466     35707     30509     30496    102374     96474     35254     35566 
dram[7]:     27225     24976     73367     77968     35747     35383     21787     26909     35692     35369     35016     30496     99170    102982     35456     35256 
dram[8]:     22112     23697     65826     59013     35737     35569     22554     23774     35602     35376     30496     30511    105980    100182     35105     35174 
dram[9]:     23098     22112     65538     62234     35559     35829     26740     23952     35499     35577     30496     30496    106786    104446     35074     35143 
dram[10]:     22984     26129     61489     70547     35706     35736     22451     21783     35456     35630     30511     30495    100216    109041     35142     35217 
dram[11]:     21783     21782     62910     62504     35776     35512     26809     22641     35530     35349     30497     30496    103096    105569     35126     35350 
average row accesses per activate:
dram[0]:  2.463070  2.467718  2.464351  2.477597  2.430364  2.457347  2.457641  2.456167  2.475456  2.470866  2.453869  2.442380  2.447062  2.448023  2.427280  2.430529 
dram[1]:  2.485879  2.488265  2.456607  2.485846  2.433633  2.460124  2.462570  2.477359  2.455099  2.481391  2.443085  2.447924  2.430490  2.444294  2.427517  2.439349 
dram[2]:  2.485789  2.489084  2.480490  2.481694  2.457288  2.453085  2.474130  2.463339  2.469128  2.465538  2.445553  2.456192  2.461062  2.451595  2.422929  2.426127 
dram[3]:  2.485356  2.484027  2.497483  2.493863  2.441717  2.436955  2.465158  2.468601  2.468864  2.470015  2.451437  2.447961  2.441515  2.441128  2.426538  2.443573 
dram[4]:  2.468219  2.490900  2.490444  2.494254  2.439013  2.452690  2.465839  2.468154  2.497707  2.475023  2.457887  2.468896  2.429487  2.447906  2.399759  2.423578 
dram[5]:  2.483677  2.484546  2.473279  2.486099  2.436178  2.445906  2.466820  2.469735  2.480312  2.472884  2.470072  2.450831  2.425359  2.437711  2.445617  2.422099 
dram[6]:  2.476608  2.477898  2.484578  2.489871  2.441216  2.453084  2.462402  2.478887  2.477264  2.467509  2.453794  2.447159  2.432773  2.441994  2.426585  2.427653 
dram[7]:  2.476049  2.484907  2.499688  2.479486  2.437610  2.455494  2.464000  2.466174  2.468698  2.477729  2.454213  2.453799  2.447386  2.449318  2.425053  2.424821 
dram[8]:  2.479191  2.475766  2.481867  2.470870  2.444660  2.453886  2.458390  2.466465  2.469282  2.477076  2.450628  2.442681  2.442806  2.444335  2.455875  2.430193 
dram[9]:  2.471591  2.467117  2.462381  2.469802  2.457581  2.436643  2.460959  2.474866  2.458398  2.478055  2.448851  2.455856  2.444125  2.453556  2.432454  2.425231 
dram[10]:  2.475309  2.486428  2.488201  2.469868  2.449765  2.433499  2.475542  2.468857  2.476217  2.473841  2.450491  2.439113  2.444124  2.454214  2.433973  2.438332 
dram[11]:  2.476102  2.462562  2.481239  2.480230  2.438605  2.443441  2.478258  2.454629  2.491963  2.475918  2.427708  2.437730  2.444971  2.453724  2.427322  2.434596 
average row locality = 7663566/3117098 = 2.458558
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     23196     23182     23274     23283     23304     23311     23248     23250     23210     23215     23072     23066     22949     22946     22913     22916 
dram[1]:     23173     23182     23285     23272     23310     23317     23245     23247     23210     23218     23062     23071     22960     22948     22908     22900 
dram[2]:     23180     23180     23288     23280     23304     23308     23244     23240     23212     23217     23066     23064     22946     22956     22915     22912 
dram[3]:     23184     23180     23284     23284     23308     23300     23240     23252     23224     23216     23068     23068     22948     22945     22916     22916 
dram[4]:     23191     23205     23292     23288     23301     23303     23239     23241     23232     23217     23058     23051     22952     22951     22915     22909 
dram[5]:     23183     23188     23286     23287     23301     23314     23249     23248     23225     23220     23052     23048     22960     22954     22918     22911 
dram[6]:     23198     23192     23280     23284     23304     23316     23248     23240     23227     23232     23052     23056     22956     22964     22917     22924 
dram[7]:     23192     23196     23288     23284     23304     23301     23244     23240     23220     23216     23056     23052     22948     22953     22916     22912 
dram[8]:     23188     23179     23292     23277     23315     23308     23252     23257     23213     23209     23055     23051     22945     22948     22910     22910 
dram[9]:     23180     23183     23273     23284     23305     23316     23247     23248     23214     23213     23050     23064     22949     22955     22908     22916 
dram[10]:     23177     23184     23274     23276     23308     23304     23252     23244     23201     23216     23056     23048     22952     22952     22912     22912 
dram[11]:     23184     23176     23276     23274     23304     23301     23244     23252     23208     23208     23052     23057     22956     22948     22924     22907 
total dram reads = 4443842
bank skew: 23317/22900 = 1.02
chip skew: 370390/370268 = 1.00
number of total write accesses:
dram[0]:     33114     33103     33025     33097     33212     33170     32770     32702     32713     32681     32662     32728     32927     32920     32920     32957 
dram[1]:     33011     32939     33078     33010     33139     33135     32726     32653     32749     32742     32743     32692     32920     32986     32920     32764 
dram[2]:     32919     33056     33002     33076     33129     33223     32568     32781     32737     32700     32742     32688     32857     32926     32855     33065 
dram[3]:     33107     33048     33066     32978     33179     33203     32777     32671     32737     32618     32640     32691     32901     32959     32908     32823 
dram[4]:     33063     33063     33117     32881     33177     33115     32711     32699     32712     32800     32691     32643     32913     32887     32901     32909 
dram[5]:     33056     33061     33071     33033     33187     33116     32633     32682     32577     32664     32780     32636     33009     32980     32806     32962 
dram[6]:     33099     33094     32992     33116     33198     33105     32762     32583     32672     32781     32742     32730     33042     32953     32969     32882 
dram[7]:     33157     33025     33025     33146     33149     33125     32649     32589     32651     32687     32738     32676     32969     32997     32865     32924 
dram[8]:     33023     33031     33076     33154     33187     33026     32613     32595     32766     32746     32662     32768     32962     32944     32924     32822 
dram[9]:     33013     33187     33168     33060     33130     33275     32719     32666     32775     32700     32711     32689     33015     32961     32942     32965 
dram[10]:     33124     33071     33093     33060     33131     33034     32697     32657     32700     32686     32706     32740     32959     32873     33017     32907 
dram[11]:     33052     33115     33051     33084     33122     33206     32587     32798     32604     32781     32769     32675     32901     32958     32848     32929 
total dram writes = 6317375
bank skew: 33275/32568 = 1.02
chip skew: 526976/526207 = 1.00
average mf latency per bank:
dram[0]:       1957      1933      1952      1930      1930      1851      1924      1922      1941      1888      1914      1848      1955      1948      1949      1864
dram[1]:       1907      1683      1915      1690      1850      1616      1904      1683      1874      1649      1842      1625      1925      1707      1873      1637
dram[2]:       1283      1714      1289      1724      1238      1637      1288      1719      1263      1678      1239      1645      1299      1746      1253      1662
dram[3]:       1641      1612      1660      1619      1655      1575      1612      1605      1666      1601      1639      1571      1651      1632      1688      1596
dram[4]:       1518      1342      1521      1344      1493      1352      1502      1309      1513      1348      1494      1346      1533      1339      1500      1358
dram[5]:       1242      1347      1236      1347      1211      1331      1225      1328      1219      1342      1210      1333      1248      1346      1221      1345
dram[6]:       1976      1532      1974      1535      1930      1524      1938      1506      1960      1531      1933      1515      1972      1524      1944      1532
dram[7]:       1727      1462      1704      1430      1605      1369      1699      1438      1647      1393      1627      1378      1737      1457      1618      1376
dram[8]:       1464      1448      1480      1470      1467      1513      1469      1431      1466      1502      1446      1460      1479      1451      1470      1520
dram[9]:       1708      1820      1725      1842      1746      1856      1691      1808      1734      1852      1698      1809      1723      1839      1752      1860
dram[10]:       1643      1677      1656      1698      1660      1731      1639      1664      1663      1725      1625      1682      1660      1684      1659      1734
dram[11]:       1588      1808      1612      1836      1635      1845      1579      1792      1624      1837      1584      1802      1602      1815      1632      1857
maximum mf latency per bank:
dram[0]:       6322      6192      6342      6317      6123      5726      6719      6663      7301      5892      5907      6076      6225      6628      6107      6111
dram[1]:       6446      5481      6916      5618      6416      5202      6428      5733      5661      5716      6194      6137      6662      6248      6152      5380
dram[2]:       4293      5998      4661      6237      4102      5423      4874      6251      5894      5741      4310      5999      4608      6092      4076      6155
dram[3]:       4779      5101      5143      5072      5297      5006      4782      5122      5419      5106      4936      5193      4998      5279      5567      5201
dram[4]:       5890      4855      4930      4999      5397      5834      5146      4894      4957      5351      4957      4890      5298      4836      4981      4837
dram[5]:       4500      4416      4577      4915      4173      4798      4901      4461      4183      4864      4326      4630      4303      4506      4629      5002
dram[6]:       6601      4742      5893      4780      6083      5413      6820      4458      5675      4826      6134      4880      5971      4877      5782      5375
dram[7]:       5880      5730      5770      5499      5345      5369      5979      5634      6013      5968      5336      5440      6115      5538      5442      5065
dram[8]:       4543      5008      4795      4726      4671      5377      4359      4815      5376      5445      4463      5149      4447      4725      4548      5730
dram[9]:       5473      5622      5597      5705      6034      5868      5310      5611      5654      6266      5581      6358      5970      5831      6035      5892
dram[10]:       5310      5536      5359      5433      5543      5812      4729      5209      6502      5456      4991      5233      4933      5085      5086      5716
dram[11]:       5328      6646      5860      6315      6028      6489      5818      6207      6036      6552      5756      6706      5343      6175      5968      6647

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=10291384 n_nop=8906344 n_act=260269 n_pre=260253 n_ref_event=4572360550251980812 n_req=638734 n_rd=370335 n_rd_L2_A=0 n_write=0 n_wr_bk=526701 bw_util=0.3487
n_activity=6098186 dram_eff=0.5884
bk0: 23196a 6977256i bk1: 23182a 6987385i bk2: 23274a 6995723i bk3: 23283a 6974657i bk4: 23304a 6988218i bk5: 23311a 7013390i bk6: 23248a 7029577i bk7: 23250a 7016353i bk8: 23210a 7020068i bk9: 23215a 6970385i bk10: 23072a 7041891i bk11: 23066a 7012540i bk12: 22949a 7004330i bk13: 22946a 6998492i bk14: 22913a 7012639i bk15: 22916a 6999982i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.592549
Row_Buffer_Locality_read = 0.891471
Row_Buffer_Locality_write = 0.180098
Bank_Level_Parallism = 9.737128
Bank_Level_Parallism_Col = 4.994659
Bank_Level_Parallism_Ready = 2.503975
write_to_read_ratio_blp_rw_average = 0.614860
GrpLevelPara = 2.662964 

BW Util details:
bwutil = 0.348655 
total_CMD = 10291384 
util_bw = 3588144 
Wasted_Col = 1731760 
Wasted_Row = 244163 
Idle = 4727317 

BW Util Bottlenecks: 
RCDc_limit = 422012 
RCDWRc_limit = 1485904 
WTRc_limit = 1540430 
RTWc_limit = 1717588 
CCDLc_limit = 738578 
rwq = 0 
CCDLc_limit_alone = 519254 
WTRc_limit_alone = 1437033 
RTWc_limit_alone = 1601661 

Commands details: 
total_CMD = 10291384 
n_nop = 8906344 
Read = 370335 
Write = 0 
L2_Alloc = 0 
L2_WB = 526701 
n_act = 260269 
n_pre = 260253 
n_ref = 4572360550251980812 
n_req = 638734 
total_req = 897036 

Dual Bus Interface Util: 
issued_total_row = 520522 
issued_total_col = 897036 
Row_Bus_Util =  0.050578 
CoL_Bus_Util = 0.087164 
Either_Row_CoL_Bus_Util = 0.134582 
Issued_on_Two_Bus_Simul_Util = 0.003160 
issued_two_Eff = 0.023478 
queue_avg = 24.487604 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.4876
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=10291384 n_nop=8906706 n_act=260024 n_pre=260008 n_ref_event=0 n_req=638921 n_rd=370308 n_rd_L2_A=0 n_write=0 n_wr_bk=526207 bw_util=0.3485
n_activity=6084977 dram_eff=0.5893
bk0: 23173a 7018164i bk1: 23182a 7022059i bk2: 23285a 6952222i bk3: 23272a 6972547i bk4: 23310a 6978903i bk5: 23317a 7004089i bk6: 23245a 7042148i bk7: 23247a 7041916i bk8: 23210a 7001049i bk9: 23218a 6991001i bk10: 23062a 7028303i bk11: 23071a 7011607i bk12: 22960a 7011214i bk13: 22948a 6959806i bk14: 22908a 7024814i bk15: 22900a 7034508i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.593051
Row_Buffer_Locality_read = 0.892371
Row_Buffer_Locality_write = 0.180412
Bank_Level_Parallism = 9.756625
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 2.506085
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.348453 
total_CMD = 10291384 
util_bw = 3586060 
Wasted_Col = 1724412 
Wasted_Row = 238067 
Idle = 4742845 

BW Util Bottlenecks: 
RCDc_limit = 414785 
RCDWRc_limit = 1490951 
WTRc_limit = 1524708 
RTWc_limit = 1692310 
CCDLc_limit = 732189 
rwq = 0 
CCDLc_limit_alone = 518234 
WTRc_limit_alone = 1422441 
RTWc_limit_alone = 1580622 

Commands details: 
total_CMD = 10291384 
n_nop = 8906706 
Read = 370308 
Write = 0 
L2_Alloc = 0 
L2_WB = 526207 
n_act = 260024 
n_pre = 260008 
n_ref = 0 
n_req = 638921 
total_req = 896515 

Dual Bus Interface Util: 
issued_total_row = 520032 
issued_total_col = 896515 
Row_Bus_Util =  0.050531 
CoL_Bus_Util = 0.087113 
Either_Row_CoL_Bus_Util = 0.134547 
Issued_on_Two_Bus_Simul_Util = 0.003097 
issued_two_Eff = 0.023015 
queue_avg = 24.572920 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.5729
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=10291384 n_nop=8908191 n_act=259454 n_pre=259438 n_ref_event=0 n_req=638561 n_rd=370312 n_rd_L2_A=0 n_write=0 n_wr_bk=526324 bw_util=0.3485
n_activity=6088013 dram_eff=0.5891
bk0: 23180a 7065053i bk1: 23180a 7051323i bk2: 23288a 7033792i bk3: 23280a 6995364i bk4: 23304a 7024389i bk5: 23308a 6997347i bk6: 23244a 7086731i bk7: 23240a 7040484i bk8: 23212a 7037109i bk9: 23217a 7018697i bk10: 23066a 7058561i bk11: 23064a 7023443i bk12: 22946a 7029592i bk13: 22956a 7005244i bk14: 22915a 7017474i bk15: 22912a 6991596i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.593715
Row_Buffer_Locality_read = 0.892990
Row_Buffer_Locality_write = 0.180571
Bank_Level_Parallism = 9.677003
Bank_Level_Parallism_Col = 4.915273
Bank_Level_Parallism_Ready = 2.463924
write_to_read_ratio_blp_rw_average = 0.611756
GrpLevelPara = 2.662510 

BW Util details:
bwutil = 0.348500 
total_CMD = 10291384 
util_bw = 3586544 
Wasted_Col = 1723866 
Wasted_Row = 242750 
Idle = 4738224 

BW Util Bottlenecks: 
RCDc_limit = 413289 
RCDWRc_limit = 1485434 
WTRc_limit = 1534862 
RTWc_limit = 1703616 
CCDLc_limit = 738137 
rwq = 0 
CCDLc_limit_alone = 519067 
WTRc_limit_alone = 1432308 
RTWc_limit_alone = 1587100 

Commands details: 
total_CMD = 10291384 
n_nop = 8908191 
Read = 370312 
Write = 0 
L2_Alloc = 0 
L2_WB = 526324 
n_act = 259454 
n_pre = 259438 
n_ref = 0 
n_req = 638561 
total_req = 896636 

Dual Bus Interface Util: 
issued_total_row = 518892 
issued_total_col = 896636 
Row_Bus_Util =  0.050420 
CoL_Bus_Util = 0.087125 
Either_Row_CoL_Bus_Util = 0.134403 
Issued_on_Two_Bus_Simul_Util = 0.003142 
issued_two_Eff = 0.023377 
queue_avg = 24.478148 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.4781
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=10291384 n_nop=8907736 n_act=259521 n_pre=259505 n_ref_event=0 n_req=638411 n_rd=370333 n_rd_L2_A=0 n_write=0 n_wr_bk=526306 bw_util=0.3485
n_activity=6092330 dram_eff=0.5887
bk0: 23184a 7054125i bk1: 23180a 7017713i bk2: 23284a 7007700i bk3: 23284a 7004915i bk4: 23308a 7035425i bk5: 23300a 7012393i bk6: 23240a 7069819i bk7: 23252a 7041833i bk8: 23224a 7053364i bk9: 23216a 7048104i bk10: 23068a 7071045i bk11: 23068a 7042635i bk12: 22948a 7033981i bk13: 22945a 7005824i bk14: 22916a 6984925i bk15: 22916a 7019055i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.593514
Row_Buffer_Locality_read = 0.892805
Row_Buffer_Locality_write = 0.180063
Bank_Level_Parallism = 9.669797
Bank_Level_Parallism_Col = 4.903649
Bank_Level_Parallism_Ready = 2.477774
write_to_read_ratio_blp_rw_average = 0.613000
GrpLevelPara = 2.656302 

BW Util details:
bwutil = 0.348501 
total_CMD = 10291384 
util_bw = 3586556 
Wasted_Col = 1726209 
Wasted_Row = 242106 
Idle = 4736513 

BW Util Bottlenecks: 
RCDc_limit = 418070 
RCDWRc_limit = 1483804 
WTRc_limit = 1509088 
RTWc_limit = 1702210 
CCDLc_limit = 735032 
rwq = 0 
CCDLc_limit_alone = 519151 
WTRc_limit_alone = 1408591 
RTWc_limit_alone = 1586826 

Commands details: 
total_CMD = 10291384 
n_nop = 8907736 
Read = 370333 
Write = 0 
L2_Alloc = 0 
L2_WB = 526306 
n_act = 259521 
n_pre = 259505 
n_ref = 0 
n_req = 638411 
total_req = 896639 

Dual Bus Interface Util: 
issued_total_row = 519026 
issued_total_col = 896639 
Row_Bus_Util =  0.050433 
CoL_Bus_Util = 0.087125 
Either_Row_CoL_Bus_Util = 0.134447 
Issued_on_Two_Bus_Simul_Util = 0.003111 
issued_two_Eff = 0.023140 
queue_avg = 24.455698 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.4557
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=10291384 n_nop=8908072 n_act=259427 n_pre=259411 n_ref_event=0 n_req=638238 n_rd=370345 n_rd_L2_A=0 n_write=0 n_wr_bk=526282 bw_util=0.3485
n_activity=6099576 dram_eff=0.588
bk0: 23191a 7039162i bk1: 23205a 7027622i bk2: 23292a 7019016i bk3: 23288a 7004342i bk4: 23301a 6994579i bk5: 23303a 6983194i bk6: 23239a 7039582i bk7: 23241a 7028309i bk8: 23232a 7039263i bk9: 23217a 7012880i bk10: 23058a 7035009i bk11: 23051a 7035780i bk12: 22952a 6971146i bk13: 22951a 7016405i bk14: 22915a 7006161i bk15: 22909a 7019369i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.593551
Row_Buffer_Locality_read = 0.892033
Row_Buffer_Locality_write = 0.180919
Bank_Level_Parallism = 9.702257
Bank_Level_Parallism_Col = 5.000849
Bank_Level_Parallism_Ready = 2.516464
write_to_read_ratio_blp_rw_average = 0.615541
GrpLevelPara = 2.661713 

BW Util details:
bwutil = 0.348496 
total_CMD = 10291384 
util_bw = 3586508 
Wasted_Col = 1728875 
Wasted_Row = 246149 
Idle = 4729852 

BW Util Bottlenecks: 
RCDc_limit = 416065 
RCDWRc_limit = 1483316 
WTRc_limit = 1523391 
RTWc_limit = 1694131 
CCDLc_limit = 731478 
rwq = 0 
CCDLc_limit_alone = 515757 
WTRc_limit_alone = 1420921 
RTWc_limit_alone = 1580880 

Commands details: 
total_CMD = 10291384 
n_nop = 8908072 
Read = 370345 
Write = 0 
L2_Alloc = 0 
L2_WB = 526282 
n_act = 259427 
n_pre = 259411 
n_ref = 0 
n_req = 638238 
total_req = 896627 

Dual Bus Interface Util: 
issued_total_row = 518838 
issued_total_col = 896627 
Row_Bus_Util =  0.050415 
CoL_Bus_Util = 0.087124 
Either_Row_CoL_Bus_Util = 0.134415 
Issued_on_Two_Bus_Simul_Util = 0.003124 
issued_two_Eff = 0.023243 
queue_avg = 24.246983 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.247
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=10291384 n_nop=8907834 n_act=259527 n_pre=259511 n_ref_event=0 n_req=638212 n_rd=370344 n_rd_L2_A=0 n_write=0 n_wr_bk=526253 bw_util=0.3485
n_activity=6099386 dram_eff=0.588
bk0: 23183a 7025915i bk1: 23188a 7039163i bk2: 23286a 7014681i bk3: 23287a 7006373i bk4: 23301a 7007402i bk5: 23314a 7022064i bk6: 23249a 7029819i bk7: 23248a 7021099i bk8: 23225a 7038529i bk9: 23220a 6998030i bk10: 23052a 7044531i bk11: 23048a 7022096i bk12: 22960a 7008788i bk13: 22954a 7025261i bk14: 22918a 7009064i bk15: 22911a 7010075i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.593378
Row_Buffer_Locality_read = 0.892157
Row_Buffer_Locality_write = 0.180298
Bank_Level_Parallism = 9.696609
Bank_Level_Parallism_Col = 4.984443
Bank_Level_Parallism_Ready = 2.512877
write_to_read_ratio_blp_rw_average = 0.617114
GrpLevelPara = 2.654707 

BW Util details:
bwutil = 0.348485 
total_CMD = 10291384 
util_bw = 3586388 
Wasted_Col = 1726413 
Wasted_Row = 246186 
Idle = 4732397 

BW Util Bottlenecks: 
RCDc_limit = 416209 
RCDWRc_limit = 1483571 
WTRc_limit = 1504426 
RTWc_limit = 1687870 
CCDLc_limit = 728648 
rwq = 0 
CCDLc_limit_alone = 517341 
WTRc_limit_alone = 1404030 
RTWc_limit_alone = 1576959 

Commands details: 
total_CMD = 10291384 
n_nop = 8907834 
Read = 370344 
Write = 0 
L2_Alloc = 0 
L2_WB = 526253 
n_act = 259527 
n_pre = 259511 
n_ref = 0 
n_req = 638212 
total_req = 896597 

Dual Bus Interface Util: 
issued_total_row = 519038 
issued_total_col = 896597 
Row_Bus_Util =  0.050434 
CoL_Bus_Util = 0.087121 
Either_Row_CoL_Bus_Util = 0.134438 
Issued_on_Two_Bus_Simul_Util = 0.003118 
issued_two_Eff = 0.023190 
queue_avg = 24.215668 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.2157
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=10291384 n_nop=8906381 n_act=260000 n_pre=259984 n_ref_event=0 n_req=639189 n_rd=370390 n_rd_L2_A=0 n_write=0 n_wr_bk=526720 bw_util=0.3487
n_activity=6088646 dram_eff=0.5894
bk0: 23198a 7007863i bk1: 23192a 7015517i bk2: 23280a 6967861i bk3: 23284a 6940473i bk4: 23304a 6975488i bk5: 23316a 6960620i bk6: 23248a 7023298i bk7: 23240a 7043074i bk8: 23227a 7029601i bk9: 23232a 7002839i bk10: 23052a 7034759i bk11: 23056a 7005302i bk12: 22956a 6986873i bk13: 22964a 6996856i bk14: 22917a 7016918i bk15: 22924a 7022458i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.593260
Row_Buffer_Locality_read = 0.892624
Row_Buffer_Locality_write = 0.180752
Bank_Level_Parallism = 9.760409
Bank_Level_Parallism_Col = 5.019442
Bank_Level_Parallism_Ready = 2.515570
write_to_read_ratio_blp_rw_average = 0.612327
GrpLevelPara = 2.674640 

BW Util details:
bwutil = 0.348684 
total_CMD = 10291384 
util_bw = 3588440 
Wasted_Col = 1721821 
Wasted_Row = 242291 
Idle = 4738832 

BW Util Bottlenecks: 
RCDc_limit = 411968 
RCDWRc_limit = 1486370 
WTRc_limit = 1570506 
RTWc_limit = 1703257 
CCDLc_limit = 740814 
rwq = 0 
CCDLc_limit_alone = 517640 
WTRc_limit_alone = 1463679 
RTWc_limit_alone = 1586910 

Commands details: 
total_CMD = 10291384 
n_nop = 8906381 
Read = 370390 
Write = 0 
L2_Alloc = 0 
L2_WB = 526720 
n_act = 260000 
n_pre = 259984 
n_ref = 0 
n_req = 639189 
total_req = 897110 

Dual Bus Interface Util: 
issued_total_row = 519984 
issued_total_col = 897110 
Row_Bus_Util =  0.050526 
CoL_Bus_Util = 0.087171 
Either_Row_CoL_Bus_Util = 0.134579 
Issued_on_Two_Bus_Simul_Util = 0.003118 
issued_two_Eff = 0.023170 
queue_avg = 24.571812 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.5718
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=10291384 n_nop=8908085 n_act=259510 n_pre=259494 n_ref_event=0 n_req=638393 n_rd=370322 n_rd_L2_A=0 n_write=0 n_wr_bk=526372 bw_util=0.3485
n_activity=6096762 dram_eff=0.5883
bk0: 23192a 7002433i bk1: 23196a 6999074i bk2: 23288a 7004843i bk3: 23284a 6989396i bk4: 23304a 6975567i bk5: 23301a 6984179i bk6: 23244a 7028693i bk7: 23240a 7056479i bk8: 23220a 7000203i bk9: 23216a 7009625i bk10: 23056a 7023769i bk11: 23052a 7021328i bk12: 22948a 6998875i bk13: 22953a 6968604i bk14: 22916a 7007850i bk15: 22912a 6996173i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.593520
Row_Buffer_Locality_read = 0.892837
Row_Buffer_Locality_write = 0.180034
Bank_Level_Parallism = 9.749659
Bank_Level_Parallism_Col = 5.006094
Bank_Level_Parallism_Ready = 2.508079
write_to_read_ratio_blp_rw_average = 0.613504
GrpLevelPara = 2.665950 

BW Util details:
bwutil = 0.348522 
total_CMD = 10291384 
util_bw = 3586776 
Wasted_Col = 1725523 
Wasted_Row = 243516 
Idle = 4735569 

BW Util Bottlenecks: 
RCDc_limit = 415835 
RCDWRc_limit = 1480985 
WTRc_limit = 1534565 
RTWc_limit = 1710912 
CCDLc_limit = 738874 
rwq = 0 
CCDLc_limit_alone = 519521 
WTRc_limit_alone = 1431431 
RTWc_limit_alone = 1594693 

Commands details: 
total_CMD = 10291384 
n_nop = 8908085 
Read = 370322 
Write = 0 
L2_Alloc = 0 
L2_WB = 526372 
n_act = 259510 
n_pre = 259494 
n_ref = 0 
n_req = 638393 
total_req = 896694 

Dual Bus Interface Util: 
issued_total_row = 519004 
issued_total_col = 896694 
Row_Bus_Util =  0.050431 
CoL_Bus_Util = 0.087131 
Either_Row_CoL_Bus_Util = 0.134413 
Issued_on_Two_Bus_Simul_Util = 0.003148 
issued_two_Eff = 0.023422 
queue_avg = 24.356171 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.3562
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=10291384 n_nop=8907614 n_act=259596 n_pre=259580 n_ref_event=0 n_req=638291 n_rd=370309 n_rd_L2_A=0 n_write=0 n_wr_bk=526299 bw_util=0.3485
n_activity=6106946 dram_eff=0.5873
bk0: 23188a 7018807i bk1: 23179a 6991513i bk2: 23292a 6975423i bk3: 23277a 6945146i bk4: 23315a 6996540i bk5: 23308a 6976266i bk6: 23252a 7032336i bk7: 23257a 7041391i bk8: 23213a 7009346i bk9: 23209a 6995893i bk10: 23055a 7025332i bk11: 23051a 6999452i bk12: 22945a 7015981i bk13: 22948a 7010571i bk14: 22910a 7019993i bk15: 22910a 7014720i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.593320
Row_Buffer_Locality_read = 0.892069
Row_Buffer_Locality_write = 0.180497
Bank_Level_Parallism = 9.727155
Bank_Level_Parallism_Col = 5.029734
Bank_Level_Parallism_Ready = 2.530372
write_to_read_ratio_blp_rw_average = 0.615252
GrpLevelPara = 2.662402 

BW Util details:
bwutil = 0.348489 
total_CMD = 10291384 
util_bw = 3586432 
Wasted_Col = 1733986 
Wasted_Row = 247444 
Idle = 4723522 

BW Util Bottlenecks: 
RCDc_limit = 417369 
RCDWRc_limit = 1486450 
WTRc_limit = 1522481 
RTWc_limit = 1719754 
CCDLc_limit = 743069 
rwq = 0 
CCDLc_limit_alone = 521831 
WTRc_limit_alone = 1420757 
RTWc_limit_alone = 1600240 

Commands details: 
total_CMD = 10291384 
n_nop = 8907614 
Read = 370309 
Write = 0 
L2_Alloc = 0 
L2_WB = 526299 
n_act = 259596 
n_pre = 259580 
n_ref = 0 
n_req = 638291 
total_req = 896608 

Dual Bus Interface Util: 
issued_total_row = 519176 
issued_total_col = 896608 
Row_Bus_Util =  0.050448 
CoL_Bus_Util = 0.087122 
Either_Row_CoL_Bus_Util = 0.134459 
Issued_on_Two_Bus_Simul_Util = 0.003111 
issued_two_Eff = 0.023135 
queue_avg = 24.462828 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.4628
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=10291384 n_nop=8906079 n_act=260154 n_pre=260138 n_ref_event=0 n_req=638901 n_rd=370305 n_rd_L2_A=0 n_write=0 n_wr_bk=526976 bw_util=0.3488
n_activity=6102400 dram_eff=0.5881
bk0: 23180a 7015744i bk1: 23183a 6967971i bk2: 23273a 6956962i bk3: 23284a 6938988i bk4: 23305a 6973205i bk5: 23316a 6958780i bk6: 23247a 7034375i bk7: 23248a 7029614i bk8: 23214a 7014883i bk9: 23213a 7027990i bk10: 23050a 7025055i bk11: 23064a 7059020i bk12: 22949a 6958451i bk13: 22955a 6973879i bk14: 22908a 6990486i bk15: 22916a 6985452i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.592835
Row_Buffer_Locality_read = 0.892313
Row_Buffer_Locality_write = 0.179954
Bank_Level_Parallism = 9.772494
Bank_Level_Parallism_Col = 5.007168
Bank_Level_Parallism_Ready = 2.506607
write_to_read_ratio_blp_rw_average = 0.614636
GrpLevelPara = 2.667783 

BW Util details:
bwutil = 0.348750 
total_CMD = 10291384 
util_bw = 3589124 
Wasted_Col = 1729840 
Wasted_Row = 240668 
Idle = 4731752 

BW Util Bottlenecks: 
RCDc_limit = 416821 
RCDWRc_limit = 1486175 
WTRc_limit = 1540949 
RTWc_limit = 1717555 
CCDLc_limit = 739371 
rwq = 0 
CCDLc_limit_alone = 521047 
WTRc_limit_alone = 1438325 
RTWc_limit_alone = 1601855 

Commands details: 
total_CMD = 10291384 
n_nop = 8906079 
Read = 370305 
Write = 0 
L2_Alloc = 0 
L2_WB = 526976 
n_act = 260154 
n_pre = 260138 
n_ref = 0 
n_req = 638901 
total_req = 897281 

Dual Bus Interface Util: 
issued_total_row = 520292 
issued_total_col = 897281 
Row_Bus_Util =  0.050556 
CoL_Bus_Util = 0.087188 
Either_Row_CoL_Bus_Util = 0.134608 
Issued_on_Two_Bus_Simul_Util = 0.003135 
issued_two_Eff = 0.023293 
queue_avg = 24.578667 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.5787
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=10291384 n_nop=8907602 n_act=259728 n_pre=259712 n_ref_event=0 n_req=638827 n_rd=370268 n_rd_L2_A=0 n_write=0 n_wr_bk=526455 bw_util=0.3485
n_activity=6090352 dram_eff=0.5889
bk0: 23177a 7003300i bk1: 23184a 7010411i bk2: 23274a 6985360i bk3: 23276a 6956890i bk4: 23308a 6972548i bk5: 23304a 6975897i bk6: 23252a 7016133i bk7: 23244a 7007175i bk8: 23201a 7005797i bk9: 23216a 6983234i bk10: 23056a 7026818i bk11: 23048a 7001196i bk12: 22952a 6972915i bk13: 22952a 7027201i bk14: 22912a 7017304i bk15: 22912a 6981408i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.593455
Row_Buffer_Locality_read = 0.892554
Row_Buffer_Locality_write = 0.181081
Bank_Level_Parallism = 9.777057
Bank_Level_Parallism_Col = 5.018922
Bank_Level_Parallism_Ready = 2.520600
write_to_read_ratio_blp_rw_average = 0.616563
GrpLevelPara = 2.667267 

BW Util details:
bwutil = 0.348533 
total_CMD = 10291384 
util_bw = 3586892 
Wasted_Col = 1723696 
Wasted_Row = 241501 
Idle = 4739295 

BW Util Bottlenecks: 
RCDc_limit = 416574 
RCDWRc_limit = 1484457 
WTRc_limit = 1529879 
RTWc_limit = 1717899 
CCDLc_limit = 739462 
rwq = 0 
CCDLc_limit_alone = 519461 
WTRc_limit_alone = 1428213 
RTWc_limit_alone = 1599564 

Commands details: 
total_CMD = 10291384 
n_nop = 8907602 
Read = 370268 
Write = 0 
L2_Alloc = 0 
L2_WB = 526455 
n_act = 259728 
n_pre = 259712 
n_ref = 0 
n_req = 638827 
total_req = 896723 

Dual Bus Interface Util: 
issued_total_row = 519440 
issued_total_col = 896723 
Row_Bus_Util =  0.050473 
CoL_Bus_Util = 0.087133 
Either_Row_CoL_Bus_Util = 0.134460 
Issued_on_Two_Bus_Simul_Util = 0.003146 
issued_two_Eff = 0.023400 
queue_avg = 24.509590 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.5096
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=10291384 n_nop=8906665 n_act=260080 n_pre=260064 n_ref_event=0 n_req=638888 n_rd=370271 n_rd_L2_A=0 n_write=0 n_wr_bk=526480 bw_util=0.3485
n_activity=6099566 dram_eff=0.5881
bk0: 23184a 6977253i bk1: 23176a 6962363i bk2: 23276a 6968597i bk3: 23274a 6982078i bk4: 23304a 6934133i bk5: 23301a 6938763i bk6: 23244a 7033031i bk7: 23252a 6996163i bk8: 23208a 7019090i bk9: 23208a 6966821i bk10: 23052a 7013197i bk11: 23057a 6992457i bk12: 22956a 6999129i bk13: 22948a 6959800i bk14: 22924a 7022709i bk15: 22907a 6960618i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.592943
Row_Buffer_Locality_read = 0.892527
Row_Buffer_Locality_write = 0.179985
Bank_Level_Parallism = 9.801160
Bank_Level_Parallism_Col = 5.024683
Bank_Level_Parallism_Ready = 2.528216
write_to_read_ratio_blp_rw_average = 0.616160
GrpLevelPara = 2.665701 

BW Util details:
bwutil = 0.348544 
total_CMD = 10291384 
util_bw = 3587004 
Wasted_Col = 1735375 
Wasted_Row = 239597 
Idle = 4729408 

BW Util Bottlenecks: 
RCDc_limit = 418876 
RCDWRc_limit = 1487234 
WTRc_limit = 1536497 
RTWc_limit = 1748978 
CCDLc_limit = 752955 
rwq = 0 
CCDLc_limit_alone = 525755 
WTRc_limit_alone = 1433580 
RTWc_limit_alone = 1624695 

Commands details: 
total_CMD = 10291384 
n_nop = 8906665 
Read = 370271 
Write = 0 
L2_Alloc = 0 
L2_WB = 526480 
n_act = 260080 
n_pre = 260064 
n_ref = 0 
n_req = 638888 
total_req = 896751 

Dual Bus Interface Util: 
issued_total_row = 520144 
issued_total_col = 896751 
Row_Bus_Util =  0.050542 
CoL_Bus_Util = 0.087136 
Either_Row_CoL_Bus_Util = 0.134551 
Issued_on_Two_Bus_Simul_Util = 0.003126 
issued_two_Eff = 0.023236 
queue_avg = 24.787718 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.7877

========= L2 cache stats =========
L2_cache_bank[0]: Access = 545982, Miss = 446600, Miss_rate = 0.818, Pending_hits = 5793, Reservation_fails = 348
L2_cache_bank[1]: Access = 546069, Miss = 446652, Miss_rate = 0.818, Pending_hits = 5813, Reservation_fails = 99
L2_cache_bank[2]: Access = 545870, Miss = 446547, Miss_rate = 0.818, Pending_hits = 5770, Reservation_fails = 338
L2_cache_bank[3]: Access = 545952, Miss = 446197, Miss_rate = 0.817, Pending_hits = 5835, Reservation_fails = 166
L2_cache_bank[4]: Access = 545913, Miss = 446089, Miss_rate = 0.817, Pending_hits = 5712, Reservation_fails = 302
L2_cache_bank[5]: Access = 546081, Miss = 446782, Miss_rate = 0.818, Pending_hits = 5750, Reservation_fails = 487
L2_cache_bank[6]: Access = 546045, Miss = 446592, Miss_rate = 0.818, Pending_hits = 5720, Reservation_fails = 231
L2_cache_bank[7]: Access = 546220, Miss = 446263, Miss_rate = 0.817, Pending_hits = 5857, Reservation_fails = 593
L2_cache_bank[8]: Access = 546860, Miss = 446592, Miss_rate = 0.817, Pending_hits = 5709, Reservation_fails = 437
L2_cache_bank[9]: Access = 546932, Miss = 446282, Miss_rate = 0.816, Pending_hits = 5848, Reservation_fails = 104
L2_cache_bank[10]: Access = 546967, Miss = 446404, Miss_rate = 0.816, Pending_hits = 5794, Reservation_fails = 300
L2_cache_bank[11]: Access = 546926, Miss = 446411, Miss_rate = 0.816, Pending_hits = 5770, Reservation_fails = 459
L2_cache_bank[12]: Access = 546748, Miss = 446784, Miss_rate = 0.817, Pending_hits = 5715, Reservation_fails = 122
L2_cache_bank[13]: Access = 547139, Miss = 446550, Miss_rate = 0.816, Pending_hits = 5832, Reservation_fails = 213
L2_cache_bank[14]: Access = 547198, Miss = 446499, Miss_rate = 0.816, Pending_hits = 5761, Reservation_fails = 262
L2_cache_bank[15]: Access = 547342, Miss = 446416, Miss_rate = 0.816, Pending_hits = 5768, Reservation_fails = 338
L2_cache_bank[16]: Access = 545783, Miss = 446477, Miss_rate = 0.818, Pending_hits = 5758, Reservation_fails = 480
L2_cache_bank[17]: Access = 545749, Miss = 446336, Miss_rate = 0.818, Pending_hits = 5817, Reservation_fails = 204
L2_cache_bank[18]: Access = 545779, Miss = 446717, Miss_rate = 0.818, Pending_hits = 5804, Reservation_fails = 653
L2_cache_bank[19]: Access = 545727, Miss = 446812, Miss_rate = 0.819, Pending_hits = 5769, Reservation_fails = 981
L2_cache_bank[20]: Access = 545636, Miss = 446675, Miss_rate = 0.819, Pending_hits = 5749, Reservation_fails = 204
L2_cache_bank[21]: Access = 545771, Miss = 446297, Miss_rate = 0.818, Pending_hits = 5862, Reservation_fails = 637
L2_cache_bank[22]: Access = 545690, Miss = 446234, Miss_rate = 0.818, Pending_hits = 5753, Reservation_fails = 226
L2_cache_bank[23]: Access = 545595, Miss = 446764, Miss_rate = 0.819, Pending_hits = 5789, Reservation_fails = 161
L2_total_cache_accesses = 13109974
L2_total_cache_misses = 10715972
L2_total_cache_miss_rate = 0.8174
L2_total_cache_pending_hits = 138748
L2_total_cache_reservation_fails = 8345
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 46229
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 299
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 586920
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2658
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1760760
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 299
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 14833
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 7377
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 523946
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 5687
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 1572216
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 7377
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2194192
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 131072
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3210070
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 3062060
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2394208
	L2_cache_stats_breakdown[TEXTURE_ACC_R][TOTAL_ACCESS] = 2118372
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 8597394
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 18
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 56
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 2584
	L2_cache_stats_fail_breakdown[TEXTURE_ACC_R][MISS_QUEUE_FULL] = 21
	L2_cache_stats_fail_breakdown[TEXTURE_ACC_R][MSHR_ENRTY_FAIL] = 5666
L2_cache_data_port_util = 0.070
L2_cache_fill_port_util = 0.046

icnt_total_pkts_mem_to_simt=13109974
icnt_total_pkts_simt_to_mem=11521195
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 11521195
Req_Network_cycles = 4013073
Req_Network_injected_packets_per_cycle =       2.8709 
Req_Network_conflicts_per_cycle =       3.8386
Req_Network_conflicts_per_cycle_util =       5.1669
Req_Bank_Level_Parallism =       3.8644
Req_Network_in_buffer_full_per_cycle =       0.0018
Req_Network_in_buffer_avg_util =      13.7687
Req_Network_out_buffer_full_per_cycle =       0.1876
Req_Network_out_buffer_avg_util =      61.8015

Reply_Network_injected_packets_num = 13109974
Reply_Network_cycles = 4013073
Reply_Network_injected_packets_per_cycle =        3.2668
Reply_Network_conflicts_per_cycle =        1.8674
Reply_Network_conflicts_per_cycle_util =       2.4710
Reply_Bank_Level_Parallism =       4.3228
Reply_Network_in_buffer_full_per_cycle =       0.0206
Reply_Network_in_buffer_avg_util =       7.6610
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1089
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 8 hrs, 4 min, 20 sec (29060 sec)
gpgpu_simulation_rate = 25854 (inst/sec)
gpgpu_simulation_rate = 138 (cycle/sec)
gpgpu_silicon_slowdown = 9891304x
GPGPU-Sim PTX: in cudaBindTexture: sizeof(struct textureReference) = 124
GPGPU-Sim PTX:   size = 4294967295
GPGPU-Sim PTX:   texref = 0x5595e0186300, array = 0x5595e267f740
GPGPU-Sim PTX:   devPtr32 = c1004000
GPGPU-Sim PTX:   Name corresponding to textureReference: tex
GPGPU-Sim PTX:   ChannelFormatDesc: x=32, y=32, z=32, w=32
GPGPU-Sim PTX:   Texture Normalized? = 0
GPGPU-Sim PTX:   Warning: binding to texref associated with tex, which was previously bound.
Implicitly unbinding texref associated to tex first
GPGPU-Sim PTX:   texel size = 16
GPGPU-Sim PTX:   texture cache linesize = 128
GPGPU-Sim PTX:   Tx = 4; Ty = 2, Tx_numbits = 2, Ty_numbits = 1
GPGPU-Sim PTX:   Texel size = 16 bytes; texel_size_numbits = 4
GPGPU-Sim PTX:   Binding texture to array starting at devPtr32 = 0xc1004000
GPGPU-Sim PTX:   Texel size = 16 bytes
GPGPU-Sim PTX: devPtr = 0xffffffffc1004000
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd1fcd6ea8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd1fcd6ea4..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd1fcd6ea0..

GPGPU-Sim PTX: cudaLaunch for 0x0x5595e0173ac2 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z13mergeSortPassP6float4ii 
GPGPU-Sim PTX: pushing kernel '_Z13mergeSortPassP6float4ii' to stream 0, gridDim= (325,1,1) blockDim = (208,1,1) 
GPGPU-Sim uArch: Shader 3 bind to kernel 9 '_Z13mergeSortPassP6float4ii'
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 4 bind to kernel 9 '_Z13mergeSortPassP6float4ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 9 '_Z13mergeSortPassP6float4ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 9 '_Z13mergeSortPassP6float4ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 9 '_Z13mergeSortPassP6float4ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 9 '_Z13mergeSortPassP6float4ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 9 '_Z13mergeSortPassP6float4ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 9 '_Z13mergeSortPassP6float4ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 9 '_Z13mergeSortPassP6float4ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 9 '_Z13mergeSortPassP6float4ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 9 '_Z13mergeSortPassP6float4ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 9 '_Z13mergeSortPassP6float4ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 9 '_Z13mergeSortPassP6float4ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 9 '_Z13mergeSortPassP6float4ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 9 '_Z13mergeSortPassP6float4ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 9 '_Z13mergeSortPassP6float4ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 9 '_Z13mergeSortPassP6float4ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 9 '_Z13mergeSortPassP6float4ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 9 '_Z13mergeSortPassP6float4ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 9 '_Z13mergeSortPassP6float4ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 9 '_Z13mergeSortPassP6float4ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 9 '_Z13mergeSortPassP6float4ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 9 '_Z13mergeSortPassP6float4ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 9 '_Z13mergeSortPassP6float4ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 9 '_Z13mergeSortPassP6float4ii'
GPGPU-Sim uArch: Shader 28 bind to kernel 9 '_Z13mergeSortPassP6float4ii'
GPGPU-Sim uArch: Shader 29 bind to kernel 9 '_Z13mergeSortPassP6float4ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 9 '_Z13mergeSortPassP6float4ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 9 '_Z13mergeSortPassP6float4ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 9 '_Z13mergeSortPassP6float4ii'
Simulation cycle for kernel 8 is = 10000
Simulation cycle for kernel 8 is = 15000
Simulation cycle for kernel 8 is = 20000
Simulation cycle for kernel 8 is = 25000
Simulation cycle for kernel 8 is = 30000
Simulation cycle for kernel 8 is = 35000
Simulation cycle for kernel 8 is = 40000
Simulation cycle for kernel 8 is = 45000
Simulation cycle for kernel 8 is = 50000
Simulation cycle for kernel 8 is = 55000
Simulation cycle for kernel 8 is = 60000
Simulation cycle for kernel 8 is = 65000
Simulation cycle for kernel 8 is = 70000
Simulation cycle for kernel 8 is = 75000
Simulation cycle for kernel 8 is = 80000
Simulation cycle for kernel 8 is = 85000
Simulation cycle for kernel 8 is = 90000
Simulation cycle for kernel 8 is = 95000
Simulation cycle for kernel 8 is = 100000
Simulation cycle for kernel 8 is = 105000
Simulation cycle for kernel 8 is = 110000
Simulation cycle for kernel 8 is = 115000
Simulation cycle for kernel 8 is = 120000
Simulation cycle for kernel 8 is = 125000
Simulation cycle for kernel 8 is = 130000
Simulation cycle for kernel 8 is = 135000
Simulation cycle for kernel 8 is = 140000
Simulation cycle for kernel 8 is = 145000
Simulation cycle for kernel 8 is = 150000
Simulation cycle for kernel 8 is = 155000
Simulation cycle for kernel 8 is = 160000
Simulation cycle for kernel 8 is = 165000
Simulation cycle for kernel 8 is = 170000
Simulation cycle for kernel 8 is = 175000
Simulation cycle for kernel 8 is = 180000
Simulation cycle for kernel 8 is = 185000
Simulation cycle for kernel 8 is = 190000
Simulation cycle for kernel 8 is = 195000
Simulation cycle for kernel 8 is = 200000
Simulation cycle for kernel 8 is = 205000
Simulation cycle for kernel 8 is = 210000
Simulation cycle for kernel 8 is = 215000
Simulation cycle for kernel 8 is = 220000
Simulation cycle for kernel 8 is = 225000
Simulation cycle for kernel 8 is = 230000
Simulation cycle for kernel 8 is = 235000
Simulation cycle for kernel 8 is = 240000
Simulation cycle for kernel 8 is = 245000
Simulation cycle for kernel 8 is = 250000
Simulation cycle for kernel 8 is = 255000
Simulation cycle for kernel 8 is = 260000
Simulation cycle for kernel 8 is = 265000
Simulation cycle for kernel 8 is = 270000
Simulation cycle for kernel 8 is = 275000
Simulation cycle for kernel 8 is = 280000
Simulation cycle for kernel 8 is = 285000
Simulation cycle for kernel 8 is = 290000
Simulation cycle for kernel 8 is = 295000
Simulation cycle for kernel 8 is = 300000
Simulation cycle for kernel 8 is = 305000
Simulation cycle for kernel 8 is = 310000
Simulation cycle for kernel 8 is = 315000
Simulation cycle for kernel 8 is = 320000
Simulation cycle for kernel 8 is = 325000
Simulation cycle for kernel 8 is = 330000
Simulation cycle for kernel 8 is = 335000
Simulation cycle for kernel 8 is = 340000
Simulation cycle for kernel 8 is = 345000
Simulation cycle for kernel 8 is = 350000
Simulation cycle for kernel 8 is = 355000
Simulation cycle for kernel 8 is = 360000
Simulation cycle for kernel 8 is = 365000
Simulation cycle for kernel 8 is = 370000
Simulation cycle for kernel 8 is = 375000
Simulation cycle for kernel 8 is = 380000
Simulation cycle for kernel 8 is = 385000
Simulation cycle for kernel 8 is = 390000
Simulation cycle for kernel 8 is = 395000
Simulation cycle for kernel 8 is = 400000
Simulation cycle for kernel 8 is = 405000
Simulation cycle for kernel 8 is = 410000
Simulation cycle for kernel 8 is = 415000
Simulation cycle for kernel 8 is = 420000
Simulation cycle for kernel 8 is = 425000
Simulation cycle for kernel 8 is = 430000
Simulation cycle for kernel 8 is = 435000
Simulation cycle for kernel 8 is = 440000
Simulation cycle for kernel 8 is = 445000
Simulation cycle for kernel 8 is = 450000
Simulation cycle for kernel 8 is = 455000
Simulation cycle for kernel 8 is = 460000
Simulation cycle for kernel 8 is = 465000
Simulation cycle for kernel 8 is = 470000
Simulation cycle for kernel 8 is = 475000
Simulation cycle for kernel 8 is = 480000
Simulation cycle for kernel 8 is = 485000
Simulation cycle for kernel 8 is = 490000
Simulation cycle for kernel 8 is = 495000
Simulation cycle for kernel 8 is = 500000
Simulation cycle for kernel 8 is = 505000
Simulation cycle for kernel 8 is = 510000
Simulation cycle for kernel 8 is = 515000
Simulation cycle for kernel 8 is = 520000
Simulation cycle for kernel 8 is = 525000
Simulation cycle for kernel 8 is = 530000
Simulation cycle for kernel 8 is = 535000
Simulation cycle for kernel 8 is = 540000
Simulation cycle for kernel 8 is = 545000
Simulation cycle for kernel 8 is = 550000
Simulation cycle for kernel 8 is = 555000
Simulation cycle for kernel 8 is = 560000
Simulation cycle for kernel 8 is = 565000
Simulation cycle for kernel 8 is = 570000
Simulation cycle for kernel 8 is = 575000
Simulation cycle for kernel 8 is = 580000
Simulation cycle for kernel 8 is = 585000
Simulation cycle for kernel 8 is = 590000
Simulation cycle for kernel 8 is = 595000
Simulation cycle for kernel 8 is = 600000
Simulation cycle for kernel 8 is = 605000
Simulation cycle for kernel 8 is = 610000
Simulation cycle for kernel 8 is = 615000
Simulation cycle for kernel 8 is = 620000
Simulation cycle for kernel 8 is = 625000
Simulation cycle for kernel 8 is = 630000
Simulation cycle for kernel 8 is = 635000
Simulation cycle for kernel 8 is = 640000
Simulation cycle for kernel 8 is = 645000
Simulation cycle for kernel 8 is = 650000
Simulation cycle for kernel 8 is = 655000
Simulation cycle for kernel 8 is = 660000
Simulation cycle for kernel 8 is = 665000
Simulation cycle for kernel 8 is = 670000
Simulation cycle for kernel 8 is = 675000
Simulation cycle for kernel 8 is = 680000
Simulation cycle for kernel 8 is = 685000
Simulation cycle for kernel 8 is = 690000
Simulation cycle for kernel 8 is = 695000
Simulation cycle for kernel 8 is = 700000
Simulation cycle for kernel 8 is = 705000
Simulation cycle for kernel 8 is = 710000
Simulation cycle for kernel 8 is = 715000
Simulation cycle for kernel 8 is = 720000
Simulation cycle for kernel 8 is = 725000
Simulation cycle for kernel 8 is = 730000
Simulation cycle for kernel 8 is = 735000
Simulation cycle for kernel 8 is = 740000
Simulation cycle for kernel 8 is = 745000
Simulation cycle for kernel 8 is = 750000
Simulation cycle for kernel 8 is = 755000
Simulation cycle for kernel 8 is = 760000
Simulation cycle for kernel 8 is = 765000
Simulation cycle for kernel 8 is = 770000
Simulation cycle for kernel 8 is = 775000
Simulation cycle for kernel 8 is = 780000
Simulation cycle for kernel 8 is = 785000
Simulation cycle for kernel 8 is = 790000
Simulation cycle for kernel 8 is = 795000
Simulation cycle for kernel 8 is = 800000
Simulation cycle for kernel 8 is = 805000
Simulation cycle for kernel 8 is = 810000
Simulation cycle for kernel 8 is = 815000
Simulation cycle for kernel 8 is = 820000
Simulation cycle for kernel 8 is = 825000
Simulation cycle for kernel 8 is = 830000
Simulation cycle for kernel 8 is = 835000
Simulation cycle for kernel 8 is = 840000
Simulation cycle for kernel 8 is = 845000
Simulation cycle for kernel 8 is = 850000
Simulation cycle for kernel 8 is = 855000
Simulation cycle for kernel 8 is = 860000
Simulation cycle for kernel 8 is = 865000
Simulation cycle for kernel 8 is = 870000
Simulation cycle for kernel 8 is = 875000
Simulation cycle for kernel 8 is = 880000
Simulation cycle for kernel 8 is = 885000
Simulation cycle for kernel 8 is = 890000
Simulation cycle for kernel 8 is = 895000
Simulation cycle for kernel 8 is = 900000
Simulation cycle for kernel 8 is = 905000
Simulation cycle for kernel 8 is = 910000
Simulation cycle for kernel 8 is = 915000
Simulation cycle for kernel 8 is = 920000
Simulation cycle for kernel 8 is = 925000
Simulation cycle for kernel 8 is = 930000
Simulation cycle for kernel 8 is = 935000
Simulation cycle for kernel 8 is = 940000
Simulation cycle for kernel 8 is = 945000
Simulation cycle for kernel 8 is = 950000
Simulation cycle for kernel 8 is = 955000
Simulation cycle for kernel 8 is = 960000
Simulation cycle for kernel 8 is = 965000
Simulation cycle for kernel 8 is = 970000
Simulation cycle for kernel 8 is = 975000
Simulation cycle for kernel 8 is = 980000
Simulation cycle for kernel 8 is = 985000
Simulation cycle for kernel 8 is = 990000
Simulation cycle for kernel 8 is = 995000
Simulation cycle for kernel 8 is = 1000000
Simulation cycle for kernel 8 is = 1005000
Simulation cycle for kernel 8 is = 1010000
Simulation cycle for kernel 8 is = 1015000
Simulation cycle for kernel 8 is = 1020000
Simulation cycle for kernel 8 is = 1025000
Simulation cycle for kernel 8 is = 1030000
Simulation cycle for kernel 8 is = 1035000
Simulation cycle for kernel 8 is = 1040000
Simulation cycle for kernel 8 is = 1045000
Simulation cycle for kernel 8 is = 1050000
Simulation cycle for kernel 8 is = 1055000
Simulation cycle for kernel 8 is = 1060000
Simulation cycle for kernel 8 is = 1065000
Simulation cycle for kernel 8 is = 1070000
Simulation cycle for kernel 8 is = 1075000
Simulation cycle for kernel 8 is = 1080000
Simulation cycle for kernel 8 is = 1085000
Simulation cycle for kernel 8 is = 1090000
Simulation cycle for kernel 8 is = 1095000
Simulation cycle for kernel 8 is = 1100000
Simulation cycle for kernel 8 is = 1105000
Simulation cycle for kernel 8 is = 1110000
Simulation cycle for kernel 8 is = 1115000
Simulation cycle for kernel 8 is = 1120000
Simulation cycle for kernel 8 is = 1125000
Simulation cycle for kernel 8 is = 1130000
Simulation cycle for kernel 8 is = 1135000
Simulation cycle for kernel 8 is = 1140000
Simulation cycle for kernel 8 is = 1145000
Simulation cycle for kernel 8 is = 1150000
Simulation cycle for kernel 8 is = 1155000
Simulation cycle for kernel 8 is = 1160000
Simulation cycle for kernel 8 is = 1165000
Simulation cycle for kernel 8 is = 1170000
Simulation cycle for kernel 8 is = 1175000
Simulation cycle for kernel 8 is = 1180000
Simulation cycle for kernel 8 is = 1185000
Simulation cycle for kernel 8 is = 1190000
Simulation cycle for kernel 8 is = 1195000
Simulation cycle for kernel 8 is = 1200000
Simulation cycle for kernel 8 is = 1205000
Simulation cycle for kernel 8 is = 1210000
Simulation cycle for kernel 8 is = 1215000
Simulation cycle for kernel 8 is = 1220000
Simulation cycle for kernel 8 is = 1225000
Simulation cycle for kernel 8 is = 1230000
Simulation cycle for kernel 8 is = 1235000
Simulation cycle for kernel 8 is = 1240000
Simulation cycle for kernel 8 is = 1245000
Simulation cycle for kernel 8 is = 1250000
Simulation cycle for kernel 8 is = 1255000
Simulation cycle for kernel 8 is = 1260000
Simulation cycle for kernel 8 is = 1265000
Simulation cycle for kernel 8 is = 1270000
Simulation cycle for kernel 8 is = 1275000
Simulation cycle for kernel 8 is = 1280000
Simulation cycle for kernel 8 is = 1285000
Destroy streams for kernel 9: size 0
kernel_name = _Z13mergeSortPassP6float4ii 
kernel_launch_uid = 9 
gpu_sim_cycle = 1288969
gpu_sim_insn = 89920566
gpu_ipc =      69.7616
gpu_tot_sim_cycle = 5302042
gpu_tot_sim_insn = 841243981
gpu_tot_ipc =     158.6641
gpu_tot_issued_cta = 11073
gpu_occupancy = 85.6878% 
gpu_tot_occupancy = 57.7473% 
max_total_param_size = 0
gpu_stall_dramfull = 37145314
gpu_stall_icnt2sh    = 83754
partiton_level_parallism =       2.2277
partiton_level_parallism_total  =       2.7145
partiton_level_parallism_util =       2.5556
partiton_level_parallism_util_total  =       3.5353
L2_BW  =     282.5857 GB/Sec
L2_BW_total  =     176.7032 GB/Sec
gpu_total_sim_rate=21266

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 405998, Miss = 363168, Miss_rate = 0.895, Pending_hits = 444, Reservation_fails = 145909
	L1D_cache_core[1]: Access = 420618, Miss = 376877, Miss_rate = 0.896, Pending_hits = 626, Reservation_fails = 172656
	L1D_cache_core[2]: Access = 393557, Miss = 353318, Miss_rate = 0.898, Pending_hits = 417, Reservation_fails = 143385
	L1D_cache_core[3]: Access = 409289, Miss = 365273, Miss_rate = 0.892, Pending_hits = 422, Reservation_fails = 138977
	L1D_cache_core[4]: Access = 402987, Miss = 360933, Miss_rate = 0.896, Pending_hits = 601, Reservation_fails = 151933
	L1D_cache_core[5]: Access = 388696, Miss = 347621, Miss_rate = 0.894, Pending_hits = 419, Reservation_fails = 141898
	L1D_cache_core[6]: Access = 396166, Miss = 353601, Miss_rate = 0.893, Pending_hits = 411, Reservation_fails = 150340
	L1D_cache_core[7]: Access = 386726, Miss = 344035, Miss_rate = 0.890, Pending_hits = 575, Reservation_fails = 138228
	L1D_cache_core[8]: Access = 429355, Miss = 369561, Miss_rate = 0.861, Pending_hits = 16846, Reservation_fails = 162144
	L1D_cache_core[9]: Access = 423969, Miss = 365967, Miss_rate = 0.863, Pending_hits = 16753, Reservation_fails = 144734
	L1D_cache_core[10]: Access = 428547, Miss = 368570, Miss_rate = 0.860, Pending_hits = 16912, Reservation_fails = 147206
	L1D_cache_core[11]: Access = 413439, Miss = 355473, Miss_rate = 0.860, Pending_hits = 16819, Reservation_fails = 137405
	L1D_cache_core[12]: Access = 439675, Miss = 376944, Miss_rate = 0.857, Pending_hits = 17085, Reservation_fails = 170207
	L1D_cache_core[13]: Access = 418574, Miss = 359388, Miss_rate = 0.859, Pending_hits = 16801, Reservation_fails = 148900
	L1D_cache_core[14]: Access = 444846, Miss = 385528, Miss_rate = 0.867, Pending_hits = 16921, Reservation_fails = 183279
	L1D_cache_core[15]: Access = 431695, Miss = 374672, Miss_rate = 0.868, Pending_hits = 16972, Reservation_fails = 156547
	L1D_cache_core[16]: Access = 388160, Miss = 345129, Miss_rate = 0.889, Pending_hits = 353, Reservation_fails = 154620
	L1D_cache_core[17]: Access = 403252, Miss = 360648, Miss_rate = 0.894, Pending_hits = 463, Reservation_fails = 158922
	L1D_cache_core[18]: Access = 385026, Miss = 343174, Miss_rate = 0.891, Pending_hits = 359, Reservation_fails = 144753
	L1D_cache_core[19]: Access = 406804, Miss = 361263, Miss_rate = 0.888, Pending_hits = 464, Reservation_fails = 163744
	L1D_cache_core[20]: Access = 384760, Miss = 341184, Miss_rate = 0.887, Pending_hits = 288, Reservation_fails = 147398
	L1D_cache_core[21]: Access = 389428, Miss = 346646, Miss_rate = 0.890, Pending_hits = 366, Reservation_fails = 146195
	L1D_cache_core[22]: Access = 411242, Miss = 368734, Miss_rate = 0.897, Pending_hits = 363, Reservation_fails = 183084
	L1D_cache_core[23]: Access = 390907, Miss = 345520, Miss_rate = 0.884, Pending_hits = 342, Reservation_fails = 149789
	L1D_cache_core[24]: Access = 377603, Miss = 333518, Miss_rate = 0.883, Pending_hits = 341, Reservation_fails = 139676
	L1D_cache_core[25]: Access = 391017, Miss = 349036, Miss_rate = 0.893, Pending_hits = 343, Reservation_fails = 152340
	L1D_cache_core[26]: Access = 391425, Miss = 347270, Miss_rate = 0.887, Pending_hits = 263, Reservation_fails = 161100
	L1D_cache_core[27]: Access = 378693, Miss = 336600, Miss_rate = 0.889, Pending_hits = 478, Reservation_fails = 152179
	L1D_cache_core[28]: Access = 404547, Miss = 361686, Miss_rate = 0.894, Pending_hits = 548, Reservation_fails = 165937
	L1D_cache_core[29]: Access = 399724, Miss = 356969, Miss_rate = 0.893, Pending_hits = 542, Reservation_fails = 151540
	L1D_total_cache_accesses = 12136725
	L1D_total_cache_misses = 10718306
	L1D_total_cache_miss_rate = 0.8831
	L1D_total_cache_pending_hits = 144537
	L1D_total_cache_reservation_fails = 4605025
	L1D_cache_data_port_util = 0.009
	L1D_cache_fill_port_util = 0.017
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 23244731
	L1T_total_cache_misses = 2352083
	L1T_total_cache_miss_rate = 0.1012
	L1T_total_cache_pending_hits = 20892648
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 90887
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 13465
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 596504
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 955155
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1789512
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 13465
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 20892648
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 2352083
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1182995
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 131072
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 6550499
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3649870
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1781791
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2490368
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][TOTAL_ACCESS] = 23244731
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 9646357

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 955155
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 3649870
ctas_completed 11073, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
61384, 61021, 70352, 61175, 60873, 70521, 60709, 60649, 70409, 42838, 42854, 42500, 42543, 42495, 45694, 42559, 17577, 17249, 17478, 17493, 17304, 17330, 17530, 17409, 17458, 17685, 17409, 17284, 1292, 1292, 1292, 1292, 
gpgpu_n_tot_thrd_icount = 976844320
gpgpu_n_tot_w_icount = 30526385
gpgpu_n_stall_shd_mem = 68623487
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2394208
gpgpu_n_mem_write_global = 9646357
gpgpu_n_mem_texture = 2352083
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 19988480
gpgpu_n_store_insn = 15731599
gpgpu_n_shmem_insn = 37473176
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 51379018
gpgpu_n_const_mem_insn = 2019328
gpgpu_n_param_mem_insn = 5489168
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 2557604
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 4825072
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 489381
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:180266512	W0_Idle:15943012	W0_Scoreboard:348061307	W1:907158	W2:299492	W3:132561	W4:78038	W5:62260	W6:57698	W7:75896	W8:81690	W9:93366	W10:102066	W11:130358	W12:190022	W13:239106	W14:356186	W15:332812	W16:1421282	W17:267868	W18:226666	W19:156134	W20:110030	W21:70712	W22:45112	W23:39398	W24:58900	W25:86822	W26:105984	W27:181440	W28:344652	W29:348122	W30:996664	W31:228792	W32:22699098
single_issue_nums: WS0:7926454	WS1:7877209	WS2:7455381	WS3:7267341	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 19088128 {8:2386016,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 385854280 {40:9646357,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 327680 {40:8192,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 18816664 {8:2352083,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 95440640 {40:2386016,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 77170856 {8:9646357,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 327680 {40:8192,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 376333280 {40:9408332,}
maxmflatency = 7301 
max_icnt2mem_latency = 5672 
maxmrqlatency = 4851 
max_icnt2sh_latency = 1817 
averagemflatency = 1251 
avg_icnt2mem_latency = 415 
avg_mrq_latency = 135 
avg_icnt2sh_latency = 43 
mrq_lat_table:2472959 	309783 	254814 	517287 	1789857 	2034819 	2523444 	2919499 	2419727 	556100 	9607 	424 	23 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1707338 	3422650 	5460668 	7152590 	3505937 	199714 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	879453 	141467 	54038 	47659 	4658644 	888231 	853885 	1305626 	1987174 	2450329 	1122252 	3890 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	14516454 	1527198 	911987 	792115 	780457 	818150 	886697 	776915 	395490 	43434 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	83 	2358 	796 	1057 	962 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        65        64        64 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        65        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        65        64        64        64        64        64        64        64 
dram[8]:        64        64        64        64        64        64        64        64        64        64        64        65        65        64        64        64 
dram[9]:        64        64        64        64        64        64        64        65        64        64        64        64        64        64        64        64 
dram[10]:        64        64        64        64        64        64        65        64        64        64        64        64        64        64        64        65 
dram[11]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        65        64 
maximum service time to same row:
dram[0]:     24430     28232     59054     68634     35497     35425     21782     21788     35129     35273     30507     30520     89180     91353     35313     35131 
dram[1]:     21782     26012     62191     62317     35318     35360     26878     26875     34949     34972     30515     30496     94994     93825     35280     35363 
dram[2]:     24591     22645     69667     61625     35503     35514     26672     21784     35248     35081     30496     30496     90052     95442     35091     35137 
dram[3]:     26212     21783     77119     67039     35492     35454     21784     21785     35327     34999     30496     30497     94674     98816     35266     35192 
dram[4]:     28417     25490     78152     77453     35657     35436     23320     22522     35684     35401     35054     30500     95014    103739     35511     35276 
dram[5]:     21994     27399     72996     75038     35457     35681     26782     23468     35501     35675     35088     35092     99642     95387     35446     35422 
dram[6]:     21845     21782     74675     77740     35391     35706     21789     24808     35466     35707     30509     30496    102374     96474     35254     35566 
dram[7]:     27225     24976     73367     77968     35747     35383     21787     26909     35692     35369     35016     30496     99170    102982     35456     35256 
dram[8]:     22112     23697     65826     59013     35737     35569     22554     23774     35602     35376     30496     30511    105980    100182     35105     35174 
dram[9]:     23098     22112     65538     62234     35559     35829     26740     23952     35499     35577     30496     30496    106786    104446     35074     35143 
dram[10]:     22984     26129     61489     70547     35706     35736     22451     21783     35456     35630     30511     30495    100216    109041     35142     35217 
dram[11]:     21783     21782     62910     62504     35776     35512     26809     22641     35530     35349     30497     30496    103096    105569     35126     35350 
average row accesses per activate:
dram[0]:  3.171256  3.166572  3.165803  3.186257  3.094332  3.138997  3.098143  3.091031  3.151399  3.164178  3.153207  3.144635  3.130593  3.125950  3.101073  3.083979 
dram[1]:  3.178853  3.183695  3.166214  3.187805  3.110010  3.136161  3.101641  3.118082  3.136626  3.170439  3.135339  3.139683  3.122554  3.131119  3.100319  3.101021 
dram[2]:  3.188472  3.177549  3.195564  3.180239  3.120954  3.136171  3.111115  3.103375  3.147164  3.153781  3.138880  3.151682  3.139161  3.145609  3.105579  3.090947 
dram[3]:  3.188637  3.182883  3.205111  3.195030  3.110233  3.117956  3.107240  3.114112  3.156752  3.154859  3.149929  3.141716  3.127435  3.132689  3.098811  3.112596 
dram[4]:  3.183264  3.192223  3.208495  3.201186  3.108972  3.114185  3.104735  3.117786  3.174309  3.155868  3.146583  3.158158  3.123113  3.143356  3.073433  3.085360 
dram[5]:  3.197067  3.181250  3.190282  3.191000  3.109546  3.123862  3.106733  3.121291  3.161949  3.153534  3.164546  3.147122  3.124217  3.119873  3.113283  3.085224 
dram[6]:  3.181676  3.177917  3.208303  3.195844  3.111564  3.134055  3.108637  3.130808  3.154050  3.156431  3.152406  3.147697  3.120358  3.135854  3.105493  3.093843 
dram[7]:  3.174861  3.185935  3.212811  3.187850  3.121599  3.123325  3.102677  3.113080  3.155714  3.164997  3.145279  3.164521  3.137224  3.146379  3.095332  3.090420 
dram[8]:  3.195946  3.181421  3.189909  3.183734  3.111670  3.130751  3.099780  3.113423  3.146214  3.163174  3.145512  3.148351  3.136122  3.142607  3.114896  3.103844 
dram[9]:  3.181902  3.179611  3.172266  3.175150  3.131784  3.108613  3.105253  3.117895  3.139069  3.167512  3.145608  3.156497  3.140320  3.147092  3.102424  3.091522 
dram[10]:  3.187402  3.190714  3.184490  3.169514  3.121960  3.112647  3.120656  3.120031  3.161197  3.165182  3.143867  3.150851  3.135256  3.145713  3.108681  3.094443 
dram[11]:  3.191640  3.178771  3.178710  3.185904  3.115424  3.125381  3.122016  3.094487  3.176997  3.169701  3.130735  3.139158  3.137693  3.145461  3.099932  3.099695 
average row locality = 15808343/5030588 = 3.142444
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     61228     61326     61850     62015     60528     60467     58840     58794     60166     60711     61012     60990     60781     60918     59941     59812 
dram[1]:     61209     61230     61961     61956     60642     60333     58821     58927     60510     60654     60966     60903     60856     60892     59780     59796 
dram[2]:     61088     61176     61940     61796     60672     60360     58728     58888     60480     60537     60870     60940     60770     61128     59807     59824 
dram[3]:     61332     61136     61900     61868     60568     60484     58980     58892     60800     60504     60912     60824     61036     60977     60028     59884 
dram[4]:     61311     61029     61824     62048     60557     60067     58855     58901     60720     60485     60882     60827     60956     61067     59815     59869 
dram[5]:     61191     61072     61718     62011     60409     60226     59017     58980     60717     60580     60896     60796     60996     60926     59954     59851 
dram[6]:     61230     61144     61916     61964     60320     60340     58904     58916     60475     60672     61024     60800     60804     60740     60021     59800 
dram[7]:     61156     61016     61992     62032     60600     60177     58900     58888     60692     60700     60788     61172     61144     60873     59956     59924 
dram[8]:     61300     61111     61576     62149     60283     60280     58664     58801     60533     60409     60883     60959     60833     60964     59666     59838 
dram[9]:     61336     61227     62017     62064     60393     60044     58843     58924     60658     60705     61110     60952     61013     60827     59800     59828 
dram[10]:     61293     61204     61942     62068     60408     60116     58852     58988     60629     60368     60892     61104     60952     60936     59880     59728 
dram[11]:     61376     61224     61944     62138     60504     60093     58972     58860     60616     60632     60920     61073     60976     60924     59840     59539 
total dram reads = 11632558
bank skew: 62149/58664 = 1.06
chip skew: 970125/968249 = 1.00
number of total write accesses:
dram[0]:     38677     38635     38508     38608     38819     38637     38291     38236     38159     38218     38045     38075     38403     38396     38398     38428 
dram[1]:     38577     38474     38574     38523     38784     38606     38281     38204     38178     38273     38144     38031     38390     38479     38416     38233 
dram[2]:     38470     38594     38501     38569     38757     38704     38117     38325     38185     38232     38145     38026     38328     38413     38342     38517 
dram[3]:     38662     38575     38584     38480     38822     38672     38343     38213     38179     38127     38024     38033     38370     38457     38408     38292 
dram[4]:     38625     38583     38629     38406     38816     38598     38261     38250     38153     38341     38073     37958     38382     38358     38396     38354 
dram[5]:     38611     38579     38595     38549     38829     38596     38196     38232     38017     38197     38157     37943     38460     38461     38285     38413 
dram[6]:     38638     38615     38492     38619     38815     38584     38331     38121     38121     38325     38127     38047     38512     38417     38452     38332 
dram[7]:     38710     38564     38538     38622     38790     38617     38197     38147     38120     38214     38111     38007     38426     38442     38359     38372 
dram[8]:     38554     38577     38582     38636     38820     38511     38173     38140     38176     38269     38031     38092     38434     38400     38390     38285 
dram[9]:     38566     38721     38652     38549     38781     38773     38254     38228     38195     38228     38100     38016     38489     38413     38446     38415 
dram[10]:     38678     38573     38569     38558     38777     38531     38270     38206     38125     38224     38104     38082     38431     38344     38498     38356 
dram[11]:     38597     38625     38554     38563     38772     38690     38160     38334     38044     38296     38162     37991     38358     38423     38347     38419 
total dram writes = 7371810
bank skew: 38829/37943 = 1.02
chip skew: 614826/614070 = 1.00
average mf latency per bank:
dram[0]:       1598      1630      1589      1620      1589      1589      1595      1645      1585      1600      1567      1575      1598      1634      1601      1595
dram[1]:       1821      1548      1820      1544      1782      1512      1835      1566      1800      1527      1776      1514      1832      1566      1813      1525
dram[2]:       1216      1452      1213      1448      1192      1412      1226      1468      1191      1426      1183      1407      1222      1470      1206      1424
dram[3]:       1378      1339      1380      1337      1387      1321      1371      1349      1382      1325      1366      1309      1379      1349      1406      1331
dram[4]:       1288      1184      1284      1176      1276      1191      1287      1176      1275      1182      1264      1180      1293      1178      1280      1196
dram[5]:       1199      1263      1191      1254      1184      1255      1197      1263      1176      1248      1173      1245      1197      1258      1194      1263
dram[6]:       1556      1322      1546      1319      1539      1328      1552      1322      1542      1311      1525      1306      1555      1322      1545      1332
dram[7]:       1502      1330      1494      1314      1446      1283      1503      1325      1458      1288      1454      1282      1512      1331      1453      1289
dram[8]:       1244      1237      1256      1246      1253      1279      1262      1241      1243      1266      1233      1241      1256      1236      1255      1281
dram[9]:       1459      1550      1465      1562      1486      1580      1464      1561      1467      1569      1444      1543      1466      1560      1491      1576
dram[10]:       1449      1468      1451      1475      1459      1503      1461      1475      1448      1488      1434      1461      1460      1467      1466      1503
dram[11]:       1401      1541      1408      1553      1428      1571      1405      1551      1414      1553      1392      1533      1409      1543      1431      1578
maximum mf latency per bank:
dram[0]:       6322      6192      6342      6317      6123      5726      6719      6663      7301      5892      5907      6076      6225      6628      6107      6111
dram[1]:       6446      5481      6916      5618      6416      5202      6428      5733      5661      5716      6194      6137      6662      6248      6152      5380
dram[2]:       4415      5998      4661      6237      4725      5423      4874      6251      5894      5741      4342      5999      5048      6092      4309      6155
dram[3]:       4779      5101      5143      5072      5297      5006      4782      5122      5419      5106      4936      5193      4998      5279      5567      5201
dram[4]:       5890      4855      4930      4999      5397      5834      5146      4894      4957      5351      4957      4890      5298      4836      4981      4837
dram[5]:       4500      4416      4577      4915      4452      4798      4901      4461      4390      4864      4326      4630      4505      4506      4629      5002
dram[6]:       6601      4742      5893      4780      6083      5413      6820      4458      5675      4826      6134      4880      5971      4877      5782      5375
dram[7]:       5880      5730      5770      5499      5345      5369      5979      5634      6013      5968      5336      5440      6115      5538      5442      5065
dram[8]:       4543      5008      4795      4726      4671      5377      4359      4815      5376      5445      4463      5149      4752      4725      4548      5730
dram[9]:       5473      5622      5597      5705      6034      5868      5310      5611      5654      6266      5581      6358      5970      5831      6035      5892
dram[10]:       5310      5536      5359      5433      5543      5812      4729      5209      6502      5456      4991      5233      4933      5085      5086      5716
dram[11]:       5328      6646      5860      6315      6028      6489      5818      6207      6036      6552      5756      6706      5343      6175      5968      6647

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=13596903 n_nop=11238050 n_act=420197 n_pre=420181 n_ref_event=4572360550251980812 n_req=1317438 n_rd=969379 n_rd_L2_A=0 n_write=0 n_wr_bk=614533 bw_util=0.466
n_activity=9371542 dram_eff=0.6761
bk0: 61228a 8156614i bk1: 61326a 8154520i bk2: 61850a 8153377i bk3: 62015a 8152549i bk4: 60528a 8119463i bk5: 60467a 8224268i bk6: 58840a 8217570i bk7: 58794a 8184859i bk8: 60166a 8237639i bk9: 60711a 8099872i bk10: 61012a 8240158i bk11: 60990a 8241462i bk12: 60781a 8172778i bk13: 60918a 8149497i bk14: 59941a 8177814i bk15: 59812a 8168291i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.681062
Row_Buffer_Locality_read = 0.860361
Row_Buffer_Locality_write = 0.181696
Bank_Level_Parallism = 10.067560
Bank_Level_Parallism_Col = 6.220405
Bank_Level_Parallism_Ready = 2.578710
write_to_read_ratio_blp_rw_average = 0.579821
GrpLevelPara = 3.035262 

BW Util details:
bwutil = 0.465963 
total_CMD = 13596903 
util_bw = 6335648 
Wasted_Col = 2240332 
Wasted_Row = 257481 
Idle = 4763442 

BW Util Bottlenecks: 
RCDc_limit = 782664 
RCDWRc_limit = 1643871 
WTRc_limit = 1879338 
RTWc_limit = 4077380 
CCDLc_limit = 1206096 
rwq = 0 
CCDLc_limit_alone = 763729 
WTRc_limit_alone = 1766545 
RTWc_limit_alone = 3747806 

Commands details: 
total_CMD = 13596903 
n_nop = 11238050 
Read = 969379 
Write = 0 
L2_Alloc = 0 
L2_WB = 614533 
n_act = 420197 
n_pre = 420181 
n_ref = 4572360550251980812 
n_req = 1317438 
total_req = 1583912 

Dual Bus Interface Util: 
issued_total_row = 840378 
issued_total_col = 1583912 
Row_Bus_Util =  0.061807 
CoL_Bus_Util = 0.116491 
Either_Row_CoL_Bus_Util = 0.173485 
Issued_on_Two_Bus_Simul_Util = 0.004813 
issued_two_Eff = 0.027741 
queue_avg = 33.673389 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=33.6734
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=13596903 n_nop=11238148 n_act=419890 n_pre=419874 n_ref_event=0 n_req=1317853 n_rd=969436 n_rd_L2_A=0 n_write=0 n_wr_bk=614167 bw_util=0.4659
n_activity=9358492 dram_eff=0.6769
bk0: 61209a 8192662i bk1: 61230a 8189217i bk2: 61961a 8120266i bk3: 61956a 8128510i bk4: 60642a 8120943i bk5: 60333a 8195195i bk6: 58821a 8240605i bk7: 58927a 8208755i bk8: 60510a 8188957i bk9: 60654a 8125469i bk10: 60966a 8230494i bk11: 60903a 8229656i bk12: 60856a 8174034i bk13: 60892a 8102396i bk14: 59780a 8179848i bk15: 59796a 8219080i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.681395
Row_Buffer_Locality_read = 0.860824
Row_Buffer_Locality_write = 0.182152
Bank_Level_Parallism = 10.086025
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 2.577440
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.465872 
total_CMD = 13596903 
util_bw = 6334412 
Wasted_Col = 2233017 
Wasted_Row = 251136 
Idle = 4778338 

BW Util Bottlenecks: 
RCDc_limit = 774695 
RCDWRc_limit = 1647563 
WTRc_limit = 1858600 
RTWc_limit = 4066066 
CCDLc_limit = 1199813 
rwq = 0 
CCDLc_limit_alone = 764783 
WTRc_limit_alone = 1747549 
RTWc_limit_alone = 3742087 

Commands details: 
total_CMD = 13596903 
n_nop = 11238148 
Read = 969436 
Write = 0 
L2_Alloc = 0 
L2_WB = 614167 
n_act = 419890 
n_pre = 419874 
n_ref = 0 
n_req = 1317853 
total_req = 1583603 

Dual Bus Interface Util: 
issued_total_row = 839764 
issued_total_col = 1583603 
Row_Bus_Util =  0.061761 
CoL_Bus_Util = 0.116468 
Either_Row_CoL_Bus_Util = 0.173477 
Issued_on_Two_Bus_Simul_Util = 0.004752 
issued_two_Eff = 0.027392 
queue_avg = 33.755024 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=33.755
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=13596903 n_nop=11240614 n_act=419049 n_pre=419033 n_ref_event=0 n_req=1316962 n_rd=969004 n_rd_L2_A=0 n_write=0 n_wr_bk=614225 bw_util=0.4658
n_activity=9361037 dram_eff=0.6765
bk0: 61088a 8243484i bk1: 61176a 8221087i bk2: 61940a 8205263i bk3: 61796a 8168753i bk4: 60672a 8127480i bk5: 60360a 8184752i bk6: 58728a 8289400i bk7: 58888a 8197927i bk8: 60480a 8230850i bk9: 60537a 8168904i bk10: 60870a 8266623i bk11: 60940a 8251779i bk12: 60770a 8182268i bk13: 61128a 8152032i bk14: 59807a 8179446i bk15: 59824a 8152229i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.681818
Row_Buffer_Locality_read = 0.861179
Row_Buffer_Locality_write = 0.182329
Bank_Level_Parallism = 10.037283
Bank_Level_Parallism_Col = 6.180463
Bank_Level_Parallism_Ready = 2.555108
write_to_read_ratio_blp_rw_average = 0.578645
GrpLevelPara = 3.035325 

BW Util details:
bwutil = 0.465762 
total_CMD = 13596903 
util_bw = 6332916 
Wasted_Col = 2233260 
Wasted_Row = 256408 
Idle = 4774319 

BW Util Bottlenecks: 
RCDc_limit = 775988 
RCDWRc_limit = 1642496 
WTRc_limit = 1862663 
RTWc_limit = 4087526 
CCDLc_limit = 1211168 
rwq = 0 
CCDLc_limit_alone = 768788 
WTRc_limit_alone = 1751203 
RTWc_limit_alone = 3756606 

Commands details: 
total_CMD = 13596903 
n_nop = 11240614 
Read = 969004 
Write = 0 
L2_Alloc = 0 
L2_WB = 614225 
n_act = 419049 
n_pre = 419033 
n_ref = 0 
n_req = 1316962 
total_req = 1583229 

Dual Bus Interface Util: 
issued_total_row = 838082 
issued_total_col = 1583229 
Row_Bus_Util =  0.061638 
CoL_Bus_Util = 0.116440 
Either_Row_CoL_Bus_Util = 0.173296 
Issued_on_Two_Bus_Simul_Util = 0.004782 
issued_two_Eff = 0.027595 
queue_avg = 33.624611 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=33.6246
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=13596903 n_nop=11238494 n_act=419292 n_pre=419276 n_ref_event=0 n_req=1317956 n_rd=970125 n_rd_L2_A=0 n_write=0 n_wr_bk=614241 bw_util=0.4661
n_activity=9365698 dram_eff=0.6767
bk0: 61332a 8235181i bk1: 61136a 8188709i bk2: 61900a 8184754i bk3: 61868a 8171657i bk4: 60568a 8166544i bk5: 60484a 8204467i bk6: 58980a 8265613i bk7: 58892a 8195636i bk8: 60800a 8221797i bk9: 60504a 8211980i bk10: 60912a 8270968i bk11: 60824a 8253347i bk12: 61036a 8168616i bk13: 60977a 8146169i bk14: 60028a 8123035i bk15: 59884a 8191425i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.681874
Row_Buffer_Locality_read = 0.861158
Row_Buffer_Locality_write = 0.181838
Bank_Level_Parallism = 10.037660
Bank_Level_Parallism_Col = 6.176171
Bank_Level_Parallism_Ready = 2.567781
write_to_read_ratio_blp_rw_average = 0.578667
GrpLevelPara = 3.031648 

BW Util details:
bwutil = 0.466096 
total_CMD = 13596903 
util_bw = 6337464 
Wasted_Col = 2231639 
Wasted_Row = 255946 
Idle = 4771854 

BW Util Bottlenecks: 
RCDc_limit = 778359 
RCDWRc_limit = 1639910 
WTRc_limit = 1840666 
RTWc_limit = 4065428 
CCDLc_limit = 1201813 
rwq = 0 
CCDLc_limit_alone = 764702 
WTRc_limit_alone = 1731396 
RTWc_limit_alone = 3737587 

Commands details: 
total_CMD = 13596903 
n_nop = 11238494 
Read = 970125 
Write = 0 
L2_Alloc = 0 
L2_WB = 614241 
n_act = 419292 
n_pre = 419276 
n_ref = 0 
n_req = 1317956 
total_req = 1584366 

Dual Bus Interface Util: 
issued_total_row = 838568 
issued_total_col = 1584366 
Row_Bus_Util =  0.061673 
CoL_Bus_Util = 0.116524 
Either_Row_CoL_Bus_Util = 0.173452 
Issued_on_Two_Bus_Simul_Util = 0.004746 
issued_two_Eff = 0.027360 
queue_avg = 33.607964 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=33.608
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=13596903 n_nop=11240117 n_act=418971 n_pre=418955 n_ref_event=0 n_req=1316769 n_rd=969213 n_rd_L2_A=0 n_write=0 n_wr_bk=614183 bw_util=0.4658
n_activity=9373670 dram_eff=0.6757
bk0: 61311a 8215830i bk1: 61029a 8218353i bk2: 61824a 8204057i bk3: 62048a 8168457i bk4: 60557a 8109688i bk5: 60067a 8170370i bk6: 58855a 8232619i bk7: 58901a 8181737i bk8: 60720a 8218890i bk9: 60485a 8139124i bk10: 60882a 8237974i bk11: 60827a 8277396i bk12: 60956a 8142890i bk13: 61067a 8173068i bk14: 59815a 8164244i bk15: 59869a 8176700i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.681831
Row_Buffer_Locality_read = 0.860967
Row_Buffer_Locality_write = 0.182284
Bank_Level_Parallism = 10.050237
Bank_Level_Parallism_Col = 6.229719
Bank_Level_Parallism_Ready = 2.587410
write_to_read_ratio_blp_rw_average = 0.580413
GrpLevelPara = 3.033932 

BW Util details:
bwutil = 0.465811 
total_CMD = 13596903 
util_bw = 6333584 
Wasted_Col = 2238864 
Wasted_Row = 259481 
Idle = 4764974 

BW Util Bottlenecks: 
RCDc_limit = 777420 
RCDWRc_limit = 1640526 
WTRc_limit = 1857493 
RTWc_limit = 4053220 
CCDLc_limit = 1200216 
rwq = 0 
CCDLc_limit_alone = 763012 
WTRc_limit_alone = 1746132 
RTWc_limit_alone = 3727377 

Commands details: 
total_CMD = 13596903 
n_nop = 11240117 
Read = 969213 
Write = 0 
L2_Alloc = 0 
L2_WB = 614183 
n_act = 418971 
n_pre = 418955 
n_ref = 0 
n_req = 1316769 
total_req = 1583396 

Dual Bus Interface Util: 
issued_total_row = 837926 
issued_total_col = 1583396 
Row_Bus_Util =  0.061626 
CoL_Bus_Util = 0.116453 
Either_Row_CoL_Bus_Util = 0.173333 
Issued_on_Two_Bus_Simul_Util = 0.004746 
issued_two_Eff = 0.027383 
queue_avg = 33.353188 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=33.3532
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=13596903 n_nop=11240245 n_act=419006 n_pre=418990 n_ref_event=0 n_req=1316909 n_rd=969340 n_rd_L2_A=0 n_write=0 n_wr_bk=614120 bw_util=0.4658
n_activity=9374838 dram_eff=0.6756
bk0: 61191a 8211597i bk1: 61072a 8213967i bk2: 61718a 8214115i bk3: 62011a 8172247i bk4: 60409a 8145528i bk5: 60226a 8208181i bk6: 59017a 8213308i bk7: 58980a 8182452i bk8: 60717a 8254003i bk9: 60580a 8146181i bk10: 60896a 8258414i bk11: 60796a 8248376i bk12: 60996a 8172412i bk13: 60926a 8189818i bk14: 59954a 8146413i bk15: 59851a 8175628i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.681838
Row_Buffer_Locality_read = 0.861071
Row_Buffer_Locality_write = 0.181973
Bank_Level_Parallism = 10.037473
Bank_Level_Parallism_Col = 6.210822
Bank_Level_Parallism_Ready = 2.583442
write_to_read_ratio_blp_rw_average = 0.581160
GrpLevelPara = 3.027898 

BW Util details:
bwutil = 0.465830 
total_CMD = 13596903 
util_bw = 6333840 
Wasted_Col = 2237379 
Wasted_Row = 259271 
Idle = 4766413 

BW Util Bottlenecks: 
RCDc_limit = 777808 
RCDWRc_limit = 1640937 
WTRc_limit = 1832532 
RTWc_limit = 4053125 
CCDLc_limit = 1200403 
rwq = 0 
CCDLc_limit_alone = 767775 
WTRc_limit_alone = 1723665 
RTWc_limit_alone = 3729364 

Commands details: 
total_CMD = 13596903 
n_nop = 11240245 
Read = 969340 
Write = 0 
L2_Alloc = 0 
L2_WB = 614120 
n_act = 419006 
n_pre = 418990 
n_ref = 0 
n_req = 1316909 
total_req = 1583460 

Dual Bus Interface Util: 
issued_total_row = 837996 
issued_total_col = 1583460 
Row_Bus_Util =  0.061631 
CoL_Bus_Util = 0.116457 
Either_Row_CoL_Bus_Util = 0.173323 
Issued_on_Two_Bus_Simul_Util = 0.004766 
issued_two_Eff = 0.027496 
queue_avg = 33.369507 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=33.3695
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=13596903 n_nop=11239765 n_act=418999 n_pre=418983 n_ref_event=0 n_req=1317537 n_rd=969070 n_rd_L2_A=0 n_write=0 n_wr_bk=614548 bw_util=0.4659
n_activity=9362785 dram_eff=0.6766
bk0: 61230a 8186340i bk1: 61144a 8218533i bk2: 61916a 8156422i bk3: 61964a 8132778i bk4: 60320a 8122437i bk5: 60340a 8143847i bk6: 58904a 8222622i bk7: 58916a 8196073i bk8: 60475a 8213091i bk9: 60672a 8166130i bk10: 61024a 8240999i bk11: 60800a 8246267i bk12: 60804a 8135454i bk13: 60740a 8155461i bk14: 60021a 8149303i bk15: 59800a 8185458i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.681995
Row_Buffer_Locality_read = 0.861462
Row_Buffer_Locality_write = 0.182907
Bank_Level_Parallism = 10.077531
Bank_Level_Parallism_Col = 6.239192
Bank_Level_Parallism_Ready = 2.589870
write_to_read_ratio_blp_rw_average = 0.578199
GrpLevelPara = 3.041609 

BW Util details:
bwutil = 0.465876 
total_CMD = 13596903 
util_bw = 6334472 
Wasted_Col = 2232163 
Wasted_Row = 256219 
Idle = 4774049 

BW Util Bottlenecks: 
RCDc_limit = 770722 
RCDWRc_limit = 1645043 
WTRc_limit = 1903117 
RTWc_limit = 4066882 
CCDLc_limit = 1212498 
rwq = 0 
CCDLc_limit_alone = 767551 
WTRc_limit_alone = 1787236 
RTWc_limit_alone = 3737816 

Commands details: 
total_CMD = 13596903 
n_nop = 11239765 
Read = 969070 
Write = 0 
L2_Alloc = 0 
L2_WB = 614548 
n_act = 418999 
n_pre = 418983 
n_ref = 0 
n_req = 1317537 
total_req = 1583618 

Dual Bus Interface Util: 
issued_total_row = 837982 
issued_total_col = 1583618 
Row_Bus_Util =  0.061630 
CoL_Bus_Util = 0.116469 
Either_Row_CoL_Bus_Util = 0.173358 
Issued_on_Two_Bus_Simul_Util = 0.004741 
issued_two_Eff = 0.027348 
queue_avg = 33.641438 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=33.6414
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=13596903 n_nop=11239628 n_act=419014 n_pre=418998 n_ref_event=0 n_req=1317769 n_rd=970010 n_rd_L2_A=0 n_write=0 n_wr_bk=614236 bw_util=0.4661
n_activity=9370436 dram_eff=0.6763
bk0: 61156a 8184342i bk1: 61016a 8171385i bk2: 61992a 8170482i bk3: 62032a 8142251i bk4: 60600a 8105859i bk5: 60177a 8159774i bk6: 58900a 8198197i bk7: 58888a 8236146i bk8: 60692a 8174072i bk9: 60700a 8130508i bk10: 60788a 8227075i bk11: 61172a 8230326i bk12: 61144a 8152707i bk13: 60873a 8134125i bk14: 59956a 8150474i bk15: 59924a 8161386i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.682040
Row_Buffer_Locality_read = 0.861245
Row_Buffer_Locality_write = 0.182181
Bank_Level_Parallism = 10.091381
Bank_Level_Parallism_Col = 6.242450
Bank_Level_Parallism_Ready = 2.584679
write_to_read_ratio_blp_rw_average = 0.579402
GrpLevelPara = 3.038641 

BW Util details:
bwutil = 0.466061 
total_CMD = 13596903 
util_bw = 6336984 
Wasted_Col = 2232721 
Wasted_Row = 256466 
Idle = 4770732 

BW Util Bottlenecks: 
RCDc_limit = 774853 
RCDWRc_limit = 1636774 
WTRc_limit = 1866001 
RTWc_limit = 4084871 
CCDLc_limit = 1209834 
rwq = 0 
CCDLc_limit_alone = 768654 
WTRc_limit_alone = 1753782 
RTWc_limit_alone = 3755910 

Commands details: 
total_CMD = 13596903 
n_nop = 11239628 
Read = 970010 
Write = 0 
L2_Alloc = 0 
L2_WB = 614236 
n_act = 419014 
n_pre = 418998 
n_ref = 0 
n_req = 1317769 
total_req = 1584246 

Dual Bus Interface Util: 
issued_total_row = 838012 
issued_total_col = 1584246 
Row_Bus_Util =  0.061633 
CoL_Bus_Util = 0.116515 
Either_Row_CoL_Bus_Util = 0.173369 
Issued_on_Two_Bus_Simul_Util = 0.004779 
issued_two_Eff = 0.027567 
queue_avg = 33.568188 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=33.5682
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=13596903 n_nop=11241967 n_act=418490 n_pre=418474 n_ref_event=0 n_req=1315766 n_rd=968249 n_rd_L2_A=0 n_write=0 n_wr_bk=614070 bw_util=0.4655
n_activity=9381608 dram_eff=0.6746
bk0: 61300a 8234238i bk1: 61111a 8188218i bk2: 61576a 8162449i bk3: 62149a 8136429i bk4: 60283a 8153182i bk5: 60280a 8187414i bk6: 58664a 8218998i bk7: 58801a 8204564i bk8: 60533a 8202157i bk9: 60409a 8159526i bk10: 60883a 8234539i bk11: 60959a 8235693i bk12: 60833a 8185020i bk13: 60964a 8186654i bk14: 59666a 8190059i bk15: 59838a 8194913i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.681954
Row_Buffer_Locality_read = 0.861167
Row_Buffer_Locality_write = 0.182633
Bank_Level_Parallism = 10.037070
Bank_Level_Parallism_Col = 6.226469
Bank_Level_Parallism_Ready = 2.591073
write_to_read_ratio_blp_rw_average = 0.580090
GrpLevelPara = 3.031166 

BW Util details:
bwutil = 0.465494 
total_CMD = 13596903 
util_bw = 6329276 
Wasted_Col = 2247382 
Wasted_Row = 261739 
Idle = 4758506 

BW Util Bottlenecks: 
RCDc_limit = 779986 
RCDWRc_limit = 1644221 
WTRc_limit = 1851776 
RTWc_limit = 4089910 
CCDLc_limit = 1215252 
rwq = 0 
CCDLc_limit_alone = 772909 
WTRc_limit_alone = 1741437 
RTWc_limit_alone = 3757906 

Commands details: 
total_CMD = 13596903 
n_nop = 11241967 
Read = 968249 
Write = 0 
L2_Alloc = 0 
L2_WB = 614070 
n_act = 418490 
n_pre = 418474 
n_ref = 0 
n_req = 1315766 
total_req = 1582319 

Dual Bus Interface Util: 
issued_total_row = 836964 
issued_total_col = 1582319 
Row_Bus_Util =  0.061555 
CoL_Bus_Util = 0.116373 
Either_Row_CoL_Bus_Util = 0.173196 
Issued_on_Two_Bus_Simul_Util = 0.004732 
issued_two_Eff = 0.027324 
queue_avg = 33.470242 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=33.4702
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=13596903 n_nop=11238191 n_act=419553 n_pre=419537 n_ref_event=0 n_req=1317937 n_rd=969741 n_rd_L2_A=0 n_write=0 n_wr_bk=614826 bw_util=0.4662
n_activity=9376039 dram_eff=0.676
bk0: 61336a 8201676i bk1: 61227a 8154046i bk2: 62017a 8125088i bk3: 62064a 8117037i bk4: 60393a 8105255i bk5: 60044a 8139637i bk6: 58843a 8218904i bk7: 58924a 8198176i bk8: 60658a 8189633i bk9: 60705a 8159698i bk10: 61110a 8235718i bk11: 60952a 8278755i bk12: 61013a 8103554i bk13: 60827a 8141656i bk14: 59800a 8158569i bk15: 59828a 8165115i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.681671
Row_Buffer_Locality_read = 0.861186
Row_Buffer_Locality_write = 0.181717
Bank_Level_Parallism = 10.091983
Bank_Level_Parallism_Col = 6.233103
Bank_Level_Parallism_Ready = 2.582664
write_to_read_ratio_blp_rw_average = 0.579951
GrpLevelPara = 3.037968 

BW Util details:
bwutil = 0.466155 
total_CMD = 13596903 
util_bw = 6338268 
Wasted_Col = 2237552 
Wasted_Row = 254011 
Idle = 4767072 

BW Util Bottlenecks: 
RCDc_limit = 775365 
RCDWRc_limit = 1642637 
WTRc_limit = 1868402 
RTWc_limit = 4072491 
CCDLc_limit = 1205930 
rwq = 0 
CCDLc_limit_alone = 766836 
WTRc_limit_alone = 1757222 
RTWc_limit_alone = 3744577 

Commands details: 
total_CMD = 13596903 
n_nop = 11238191 
Read = 969741 
Write = 0 
L2_Alloc = 0 
L2_WB = 614826 
n_act = 419553 
n_pre = 419537 
n_ref = 0 
n_req = 1317937 
total_req = 1584567 

Dual Bus Interface Util: 
issued_total_row = 839090 
issued_total_col = 1584567 
Row_Bus_Util =  0.061712 
CoL_Bus_Util = 0.116539 
Either_Row_CoL_Bus_Util = 0.173474 
Issued_on_Two_Bus_Simul_Util = 0.004776 
issued_two_Eff = 0.027534 
queue_avg = 33.687447 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=33.6874
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=13596903 n_nop=11239562 n_act=419018 n_pre=419002 n_ref_event=0 n_req=1317555 n_rd=969360 n_rd_L2_A=0 n_write=0 n_wr_bk=614326 bw_util=0.4659
n_activity=9363230 dram_eff=0.6766
bk0: 61293a 8197072i bk1: 61204a 8199464i bk2: 61942a 8152183i bk3: 62068a 8132504i bk4: 60408a 8116942i bk5: 60116a 8170184i bk6: 58852a 8197334i bk7: 58988a 8175755i bk8: 60629a 8207274i bk9: 60368a 8121406i bk10: 60892a 8226277i bk11: 61104a 8218352i bk12: 60952a 8116301i bk13: 60936a 8189724i bk14: 59880a 8167199i bk15: 59728a 8150210i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.681985
Row_Buffer_Locality_read = 0.861282
Row_Buffer_Locality_write = 0.182831
Bank_Level_Parallism = 10.094601
Bank_Level_Parallism_Col = 6.240081
Bank_Level_Parallism_Ready = 2.589974
write_to_read_ratio_blp_rw_average = 0.580758
GrpLevelPara = 3.037979 

BW Util details:
bwutil = 0.465896 
total_CMD = 13596903 
util_bw = 6334744 
Wasted_Col = 2232203 
Wasted_Row = 254490 
Idle = 4775466 

BW Util Bottlenecks: 
RCDc_limit = 779897 
RCDWRc_limit = 1640889 
WTRc_limit = 1866955 
RTWc_limit = 4085691 
CCDLc_limit = 1210287 
rwq = 0 
CCDLc_limit_alone = 767568 
WTRc_limit_alone = 1756187 
RTWc_limit_alone = 3753740 

Commands details: 
total_CMD = 13596903 
n_nop = 11239562 
Read = 969360 
Write = 0 
L2_Alloc = 0 
L2_WB = 614326 
n_act = 419018 
n_pre = 419002 
n_ref = 0 
n_req = 1317555 
total_req = 1583686 

Dual Bus Interface Util: 
issued_total_row = 838020 
issued_total_col = 1583686 
Row_Bus_Util =  0.061633 
CoL_Bus_Util = 0.116474 
Either_Row_CoL_Bus_Util = 0.173373 
Issued_on_Two_Bus_Simul_Util = 0.004734 
issued_two_Eff = 0.027304 
queue_avg = 33.648987 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=33.649
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 1): 
Ready @ 5302134 -   mf: uid=108962346, sid4294967295:w4294967295, part=11, addr=0xc0e66f80, store, size=32, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (5302038), 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=13596903 n_nop=11239249 n_act=419301 n_pre=419285 n_ref_event=0 n_req=1317892 n_rd=969631 n_rd_L2_A=0 n_write=0 n_wr_bk=614335 bw_util=0.466
n_activity=9373838 dram_eff=0.6759
bk0: 61376a 8178846i bk1: 61224a 8160607i bk2: 61944a 8141276i bk3: 62138a 8144761i bk4: 60504a 8085137i bk5: 60093a 8134526i bk6: 58972a 8235614i bk7: 58860a 8170031i bk8: 60616a 8214154i bk9: 60632a 8116673i bk10: 60920a 8227171i bk11: 61073a 8210695i bk12: 60976a 8150861i bk13: 60924a 8116582i bk14: 59840a 8183666i bk15: 59539a 8127035i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.681852
Row_Buffer_Locality_read = 0.861252
Row_Buffer_Locality_write = 0.182363
Bank_Level_Parallism = 10.098978
Bank_Level_Parallism_Col = 6.235723
Bank_Level_Parallism_Ready = 2.597149
write_to_read_ratio_blp_rw_average = 0.579911
GrpLevelPara = 3.036463 

BW Util details:
bwutil = 0.465978 
total_CMD = 13596903 
util_bw = 6335864 
Wasted_Col = 2243934 
Wasted_Row = 252825 
Idle = 4764280 

BW Util Bottlenecks: 
RCDc_limit = 779440 
RCDWRc_limit = 1642781 
WTRc_limit = 1872936 
RTWc_limit = 4095436 
CCDLc_limit = 1218821 
rwq = 0 
CCDLc_limit_alone = 771563 
WTRc_limit_alone = 1761051 
RTWc_limit_alone = 3760063 

Commands details: 
total_CMD = 13596903 
n_nop = 11239249 
Read = 969631 
Write = 0 
L2_Alloc = 0 
L2_WB = 614335 
n_act = 419301 
n_pre = 419285 
n_ref = 0 
n_req = 1317892 
total_req = 1583966 

Dual Bus Interface Util: 
issued_total_row = 838586 
issued_total_col = 1583966 
Row_Bus_Util =  0.061675 
CoL_Bus_Util = 0.116495 
Either_Row_CoL_Bus_Util = 0.173396 
Issued_on_Two_Bus_Simul_Util = 0.004773 
issued_two_Eff = 0.027527 
queue_avg = 33.799522 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=33.7995

========= L2 cache stats =========
L2_cache_bank[0]: Access = 893086, Miss = 787046, Miss_rate = 0.881, Pending_hits = 5797, Reservation_fails = 14744
L2_cache_bank[1]: Access = 893829, Miss = 787701, Miss_rate = 0.881, Pending_hits = 5813, Reservation_fails = 18427
L2_cache_bank[2]: Access = 893522, Miss = 787478, Miss_rate = 0.881, Pending_hits = 5774, Reservation_fails = 22921
L2_cache_bank[3]: Access = 893436, Miss = 786936, Miss_rate = 0.881, Pending_hits = 5835, Reservation_fails = 21008
L2_cache_bank[4]: Access = 893069, Miss = 786580, Miss_rate = 0.881, Pending_hits = 5716, Reservation_fails = 15618
L2_cache_bank[5]: Access = 893593, Miss = 787455, Miss_rate = 0.881, Pending_hits = 5754, Reservation_fails = 19486
L2_cache_bank[6]: Access = 894201, Miss = 788306, Miss_rate = 0.882, Pending_hits = 5720, Reservation_fails = 8937
L2_cache_bank[7]: Access = 893608, Miss = 786849, Miss_rate = 0.881, Pending_hits = 5857, Reservation_fails = 11873
L2_cache_bank[8]: Access = 894287, Miss = 787648, Miss_rate = 0.881, Pending_hits = 5709, Reservation_fails = 13980
L2_cache_bank[9]: Access = 894124, Miss = 786561, Miss_rate = 0.880, Pending_hits = 5848, Reservation_fails = 16537
L2_cache_bank[10]: Access = 894511, Miss = 787415, Miss_rate = 0.880, Pending_hits = 5794, Reservation_fails = 15793
L2_cache_bank[11]: Access = 894110, Miss = 786828, Miss_rate = 0.880, Pending_hits = 5770, Reservation_fails = 20813
L2_cache_bank[12]: Access = 893912, Miss = 787570, Miss_rate = 0.881, Pending_hits = 5715, Reservation_fails = 11328
L2_cache_bank[13]: Access = 894275, Miss = 786853, Miss_rate = 0.880, Pending_hits = 5832, Reservation_fails = 18709
L2_cache_bank[14]: Access = 895134, Miss = 787856, Miss_rate = 0.880, Pending_hits = 5761, Reservation_fails = 12949
L2_cache_bank[15]: Access = 894710, Miss = 787197, Miss_rate = 0.880, Pending_hits = 5768, Reservation_fails = 14350
L2_cache_bank[16]: Access = 892359, Miss = 786288, Miss_rate = 0.881, Pending_hits = 5758, Reservation_fails = 13366
L2_cache_bank[17]: Access = 893141, Miss = 786844, Miss_rate = 0.881, Pending_hits = 5817, Reservation_fails = 14585
L2_cache_bank[18]: Access = 893911, Miss = 788032, Miss_rate = 0.882, Pending_hits = 5804, Reservation_fails = 16095
L2_cache_bank[19]: Access = 893067, Miss = 787327, Miss_rate = 0.882, Pending_hits = 5769, Reservation_fails = 21117
L2_cache_bank[20]: Access = 893264, Miss = 787667, Miss_rate = 0.882, Pending_hits = 5749, Reservation_fails = 14232
L2_cache_bank[21]: Access = 893207, Miss = 786796, Miss_rate = 0.881, Pending_hits = 5862, Reservation_fails = 24214
L2_cache_bank[22]: Access = 893586, Miss = 787503, Miss_rate = 0.881, Pending_hits = 5753, Reservation_fails = 21345
L2_cache_bank[23]: Access = 892955, Miss = 787235, Miss_rate = 0.882, Pending_hits = 5789, Reservation_fails = 19816
L2_total_cache_accesses = 21448897
L2_total_cache_misses = 18893971
L2_total_cache_miss_rate = 0.8809
L2_total_cache_pending_hits = 138764
L2_total_cache_reservation_fails = 402243
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 46229
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 299
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 586920
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2658
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1760760
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 299
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 116061
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 7393
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 2321125
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 399585
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 6963753
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 7393
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2253872
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 131072
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4155112
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 3106301
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2394208
	L2_cache_stats_breakdown[TEXTURE_ACC_R][TOTAL_ACCESS] = 9408332
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 9646357
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 18
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 56
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 2584
	L2_cache_stats_fail_breakdown[TEXTURE_ACC_R][MISS_QUEUE_FULL] = 229
	L2_cache_stats_fail_breakdown[TEXTURE_ACC_R][MSHR_ENRTY_FAIL] = 399356
L2_cache_data_port_util = 0.057
L2_cache_fill_port_util = 0.091

icnt_total_pkts_mem_to_simt=21448897
icnt_total_pkts_simt_to_mem=14392648
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 14392648
Req_Network_cycles = 5302042
Req_Network_injected_packets_per_cycle =       2.7145 
Req_Network_conflicts_per_cycle =       2.9351
Req_Network_conflicts_per_cycle_util =       3.7828
Req_Bank_Level_Parallism =       3.4986
Req_Network_in_buffer_full_per_cycle =       0.0014
Req_Network_in_buffer_avg_util =      10.4542
Req_Network_out_buffer_full_per_cycle =       0.1420
Req_Network_out_buffer_avg_util =      52.5543

Reply_Network_injected_packets_num = 21448897
Reply_Network_cycles = 5302042
Reply_Network_injected_packets_per_cycle =        4.0454
Reply_Network_conflicts_per_cycle =        2.3195
Reply_Network_conflicts_per_cycle_util =       2.8505
Reply_Bank_Level_Parallism =       4.9713
Reply_Network_in_buffer_full_per_cycle =       0.0158
Reply_Network_in_buffer_avg_util =       7.0670
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1348
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 10 hrs, 59 min, 18 sec (39558 sec)
gpgpu_simulation_rate = 21266 (inst/sec)
gpgpu_simulation_rate = 134 (cycle/sec)
gpgpu_silicon_slowdown = 10186567x
GPGPU-Sim PTX: in cudaBindTexture: sizeof(struct textureReference) = 124
GPGPU-Sim PTX:   size = 4294967295
GPGPU-Sim PTX:   texref = 0x5595e0186300, array = 0x5595e267f020
GPGPU-Sim PTX:   devPtr32 = c0000000
GPGPU-Sim PTX:   Name corresponding to textureReference: tex
GPGPU-Sim PTX:   ChannelFormatDesc: x=32, y=32, z=32, w=32
GPGPU-Sim PTX:   Texture Normalized? = 0
GPGPU-Sim PTX:   Warning: binding to texref associated with tex, which was previously bound.
Implicitly unbinding texref associated to tex first
GPGPU-Sim PTX:   texel size = 16
GPGPU-Sim PTX:   texture cache linesize = 128
GPGPU-Sim PTX:   Tx = 4; Ty = 2, Tx_numbits = 2, Ty_numbits = 1
GPGPU-Sim PTX:   Texel size = 16 bytes; texel_size_numbits = 4
GPGPU-Sim PTX:   Binding texture to array starting at devPtr32 = 0xc0000000
GPGPU-Sim PTX:   Texel size = 16 bytes
GPGPU-Sim PTX: devPtr = 0xffffffffc0000000
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd1fcd6ea8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd1fcd6ea4..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd1fcd6ea0..

GPGPU-Sim PTX: cudaLaunch for 0x0x5595e0173ac2 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z13mergeSortPassP6float4ii 
GPGPU-Sim PTX: pushing kernel '_Z13mergeSortPassP6float4ii' to stream 0, gridDim= (163,1,1) blockDim = (208,1,1) 
GPGPU-Sim uArch: Shader 7 bind to kernel 10 '_Z13mergeSortPassP6float4ii'
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 8 bind to kernel 10 '_Z13mergeSortPassP6float4ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 10 '_Z13mergeSortPassP6float4ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 10 '_Z13mergeSortPassP6float4ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 10 '_Z13mergeSortPassP6float4ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 10 '_Z13mergeSortPassP6float4ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 10 '_Z13mergeSortPassP6float4ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 10 '_Z13mergeSortPassP6float4ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 10 '_Z13mergeSortPassP6float4ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 10 '_Z13mergeSortPassP6float4ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 10 '_Z13mergeSortPassP6float4ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 10 '_Z13mergeSortPassP6float4ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 10 '_Z13mergeSortPassP6float4ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 10 '_Z13mergeSortPassP6float4ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 10 '_Z13mergeSortPassP6float4ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 10 '_Z13mergeSortPassP6float4ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 10 '_Z13mergeSortPassP6float4ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 10 '_Z13mergeSortPassP6float4ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 10 '_Z13mergeSortPassP6float4ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 10 '_Z13mergeSortPassP6float4ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 10 '_Z13mergeSortPassP6float4ii'
GPGPU-Sim uArch: Shader 28 bind to kernel 10 '_Z13mergeSortPassP6float4ii'
GPGPU-Sim uArch: Shader 29 bind to kernel 10 '_Z13mergeSortPassP6float4ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 10 '_Z13mergeSortPassP6float4ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 10 '_Z13mergeSortPassP6float4ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 10 '_Z13mergeSortPassP6float4ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 10 '_Z13mergeSortPassP6float4ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 10 '_Z13mergeSortPassP6float4ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 10 '_Z13mergeSortPassP6float4ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 10 '_Z13mergeSortPassP6float4ii'
Simulation cycle for kernel 9 is = 10000
Simulation cycle for kernel 9 is = 15000
Simulation cycle for kernel 9 is = 20000
Simulation cycle for kernel 9 is = 25000
Simulation cycle for kernel 9 is = 30000
Simulation cycle for kernel 9 is = 35000
Simulation cycle for kernel 9 is = 40000
Simulation cycle for kernel 9 is = 45000
Simulation cycle for kernel 9 is = 50000
Simulation cycle for kernel 9 is = 55000
Simulation cycle for kernel 9 is = 60000
Simulation cycle for kernel 9 is = 65000
Simulation cycle for kernel 9 is = 70000
Simulation cycle for kernel 9 is = 75000
Simulation cycle for kernel 9 is = 80000
Simulation cycle for kernel 9 is = 85000
Simulation cycle for kernel 9 is = 90000
Simulation cycle for kernel 9 is = 95000
Simulation cycle for kernel 9 is = 100000
Simulation cycle for kernel 9 is = 105000
Simulation cycle for kernel 9 is = 110000
Simulation cycle for kernel 9 is = 115000
Simulation cycle for kernel 9 is = 120000
Simulation cycle for kernel 9 is = 125000
Simulation cycle for kernel 9 is = 130000
Simulation cycle for kernel 9 is = 135000
Simulation cycle for kernel 9 is = 140000
Simulation cycle for kernel 9 is = 145000
Simulation cycle for kernel 9 is = 150000
Simulation cycle for kernel 9 is = 155000
Simulation cycle for kernel 9 is = 160000
Simulation cycle for kernel 9 is = 165000
Simulation cycle for kernel 9 is = 170000
Simulation cycle for kernel 9 is = 175000
Simulation cycle for kernel 9 is = 180000
Simulation cycle for kernel 9 is = 185000
Simulation cycle for kernel 9 is = 190000
Simulation cycle for kernel 9 is = 195000
Simulation cycle for kernel 9 is = 200000
Simulation cycle for kernel 9 is = 205000
Simulation cycle for kernel 9 is = 210000
Simulation cycle for kernel 9 is = 215000
Simulation cycle for kernel 9 is = 220000
Simulation cycle for kernel 9 is = 225000
Simulation cycle for kernel 9 is = 230000
Simulation cycle for kernel 9 is = 235000
Simulation cycle for kernel 9 is = 240000
Simulation cycle for kernel 9 is = 245000
Simulation cycle for kernel 9 is = 250000
Simulation cycle for kernel 9 is = 255000
Simulation cycle for kernel 9 is = 260000
Simulation cycle for kernel 9 is = 265000
Simulation cycle for kernel 9 is = 270000
Simulation cycle for kernel 9 is = 275000
Simulation cycle for kernel 9 is = 280000
Simulation cycle for kernel 9 is = 285000
Simulation cycle for kernel 9 is = 290000
Simulation cycle for kernel 9 is = 295000
Simulation cycle for kernel 9 is = 300000
Simulation cycle for kernel 9 is = 305000
Simulation cycle for kernel 9 is = 310000
Simulation cycle for kernel 9 is = 315000
Simulation cycle for kernel 9 is = 320000
Simulation cycle for kernel 9 is = 325000
Simulation cycle for kernel 9 is = 330000
Simulation cycle for kernel 9 is = 335000
Simulation cycle for kernel 9 is = 340000
Simulation cycle for kernel 9 is = 345000
Simulation cycle for kernel 9 is = 350000
Simulation cycle for kernel 9 is = 355000
Simulation cycle for kernel 9 is = 360000
Simulation cycle for kernel 9 is = 365000
Simulation cycle for kernel 9 is = 370000
Simulation cycle for kernel 9 is = 375000
Simulation cycle for kernel 9 is = 380000
Simulation cycle for kernel 9 is = 385000
Simulation cycle for kernel 9 is = 390000
Simulation cycle for kernel 9 is = 395000
Simulation cycle for kernel 9 is = 400000
Simulation cycle for kernel 9 is = 405000
Simulation cycle for kernel 9 is = 410000
Simulation cycle for kernel 9 is = 415000
Simulation cycle for kernel 9 is = 420000
Simulation cycle for kernel 9 is = 425000
Simulation cycle for kernel 9 is = 430000
Simulation cycle for kernel 9 is = 435000
Simulation cycle for kernel 9 is = 440000
Simulation cycle for kernel 9 is = 445000
Simulation cycle for kernel 9 is = 450000
Simulation cycle for kernel 9 is = 455000
Simulation cycle for kernel 9 is = 460000
Simulation cycle for kernel 9 is = 465000
Simulation cycle for kernel 9 is = 470000
Simulation cycle for kernel 9 is = 475000
Simulation cycle for kernel 9 is = 480000
Simulation cycle for kernel 9 is = 485000
Simulation cycle for kernel 9 is = 490000
Simulation cycle for kernel 9 is = 495000
Simulation cycle for kernel 9 is = 500000
Simulation cycle for kernel 9 is = 505000
Simulation cycle for kernel 9 is = 510000
Simulation cycle for kernel 9 is = 515000
Simulation cycle for kernel 9 is = 520000
Simulation cycle for kernel 9 is = 525000
Simulation cycle for kernel 9 is = 530000
Simulation cycle for kernel 9 is = 535000
Simulation cycle for kernel 9 is = 540000
Simulation cycle for kernel 9 is = 545000
Simulation cycle for kernel 9 is = 550000
Simulation cycle for kernel 9 is = 555000
Simulation cycle for kernel 9 is = 560000
Simulation cycle for kernel 9 is = 565000
Simulation cycle for kernel 9 is = 570000
Simulation cycle for kernel 9 is = 575000
Simulation cycle for kernel 9 is = 580000
Simulation cycle for kernel 9 is = 585000
Simulation cycle for kernel 9 is = 590000
Simulation cycle for kernel 9 is = 595000
Simulation cycle for kernel 9 is = 600000
Simulation cycle for kernel 9 is = 605000
Simulation cycle for kernel 9 is = 610000
Simulation cycle for kernel 9 is = 615000
Simulation cycle for kernel 9 is = 620000
Simulation cycle for kernel 9 is = 625000
Simulation cycle for kernel 9 is = 630000
Simulation cycle for kernel 9 is = 635000
Simulation cycle for kernel 9 is = 640000
Simulation cycle for kernel 9 is = 645000
Simulation cycle for kernel 9 is = 650000
Simulation cycle for kernel 9 is = 655000
Simulation cycle for kernel 9 is = 660000
Simulation cycle for kernel 9 is = 665000
Simulation cycle for kernel 9 is = 670000
Simulation cycle for kernel 9 is = 675000
Simulation cycle for kernel 9 is = 680000
Simulation cycle for kernel 9 is = 685000
Simulation cycle for kernel 9 is = 690000
Simulation cycle for kernel 9 is = 695000
Simulation cycle for kernel 9 is = 700000
Simulation cycle for kernel 9 is = 705000
Simulation cycle for kernel 9 is = 710000
Simulation cycle for kernel 9 is = 715000
Simulation cycle for kernel 9 is = 720000
Simulation cycle for kernel 9 is = 725000
Simulation cycle for kernel 9 is = 730000
Simulation cycle for kernel 9 is = 735000
Simulation cycle for kernel 9 is = 740000
Simulation cycle for kernel 9 is = 745000
Simulation cycle for kernel 9 is = 750000
Simulation cycle for kernel 9 is = 755000
Simulation cycle for kernel 9 is = 760000
Simulation cycle for kernel 9 is = 765000
Simulation cycle for kernel 9 is = 770000
Simulation cycle for kernel 9 is = 775000
Simulation cycle for kernel 9 is = 780000
Simulation cycle for kernel 9 is = 785000
Simulation cycle for kernel 9 is = 790000
Simulation cycle for kernel 9 is = 795000
Simulation cycle for kernel 9 is = 800000
Simulation cycle for kernel 9 is = 805000
Simulation cycle for kernel 9 is = 810000
Simulation cycle for kernel 9 is = 815000
Simulation cycle for kernel 9 is = 820000
Simulation cycle for kernel 9 is = 825000
Simulation cycle for kernel 9 is = 830000
Simulation cycle for kernel 9 is = 835000
Simulation cycle for kernel 9 is = 840000
Simulation cycle for kernel 9 is = 845000
Simulation cycle for kernel 9 is = 850000
Simulation cycle for kernel 9 is = 855000
Simulation cycle for kernel 9 is = 860000
Simulation cycle for kernel 9 is = 865000
Simulation cycle for kernel 9 is = 870000
Simulation cycle for kernel 9 is = 875000
Simulation cycle for kernel 9 is = 880000
Simulation cycle for kernel 9 is = 885000
Simulation cycle for kernel 9 is = 890000
Simulation cycle for kernel 9 is = 895000
Simulation cycle for kernel 9 is = 900000
Simulation cycle for kernel 9 is = 905000
Simulation cycle for kernel 9 is = 910000
Simulation cycle for kernel 9 is = 915000
Simulation cycle for kernel 9 is = 920000
Simulation cycle for kernel 9 is = 925000
Simulation cycle for kernel 9 is = 930000
Simulation cycle for kernel 9 is = 935000
Simulation cycle for kernel 9 is = 940000
Simulation cycle for kernel 9 is = 945000
Simulation cycle for kernel 9 is = 950000
Simulation cycle for kernel 9 is = 955000
Simulation cycle for kernel 9 is = 960000
Simulation cycle for kernel 9 is = 965000
Simulation cycle for kernel 9 is = 970000
Simulation cycle for kernel 9 is = 975000
Simulation cycle for kernel 9 is = 980000
Simulation cycle for kernel 9 is = 985000
Simulation cycle for kernel 9 is = 990000
Simulation cycle for kernel 9 is = 995000
Simulation cycle for kernel 9 is = 1000000
Simulation cycle for kernel 9 is = 1005000
Simulation cycle for kernel 9 is = 1010000
Simulation cycle for kernel 9 is = 1015000
Simulation cycle for kernel 9 is = 1020000
Simulation cycle for kernel 9 is = 1025000
Simulation cycle for kernel 9 is = 1030000
Simulation cycle for kernel 9 is = 1035000
Simulation cycle for kernel 9 is = 1040000
Simulation cycle for kernel 9 is = 1045000
Simulation cycle for kernel 9 is = 1050000
Simulation cycle for kernel 9 is = 1055000
Simulation cycle for kernel 9 is = 1060000
Simulation cycle for kernel 9 is = 1065000
Simulation cycle for kernel 9 is = 1070000
Simulation cycle for kernel 9 is = 1075000
Simulation cycle for kernel 9 is = 1080000
Simulation cycle for kernel 9 is = 1085000
Simulation cycle for kernel 9 is = 1090000
Simulation cycle for kernel 9 is = 1095000
Simulation cycle for kernel 9 is = 1100000
Simulation cycle for kernel 9 is = 1105000
Simulation cycle for kernel 9 is = 1110000
Simulation cycle for kernel 9 is = 1115000
Simulation cycle for kernel 9 is = 1120000
Simulation cycle for kernel 9 is = 1125000
Simulation cycle for kernel 9 is = 1130000
Simulation cycle for kernel 9 is = 1135000
Simulation cycle for kernel 9 is = 1140000
Simulation cycle for kernel 9 is = 1145000
Simulation cycle for kernel 9 is = 1150000
Simulation cycle for kernel 9 is = 1155000
Simulation cycle for kernel 9 is = 1160000
Simulation cycle for kernel 9 is = 1165000
Simulation cycle for kernel 9 is = 1170000
Simulation cycle for kernel 9 is = 1175000
Simulation cycle for kernel 9 is = 1180000
Simulation cycle for kernel 9 is = 1185000
Simulation cycle for kernel 9 is = 1190000
Simulation cycle for kernel 9 is = 1195000
Simulation cycle for kernel 9 is = 1200000
Simulation cycle for kernel 9 is = 1205000
Simulation cycle for kernel 9 is = 1210000
Simulation cycle for kernel 9 is = 1215000
Simulation cycle for kernel 9 is = 1220000
Simulation cycle for kernel 9 is = 1225000
Simulation cycle for kernel 9 is = 1230000
Simulation cycle for kernel 9 is = 1235000
Simulation cycle for kernel 9 is = 1240000
Simulation cycle for kernel 9 is = 1245000
Simulation cycle for kernel 9 is = 1250000
Simulation cycle for kernel 9 is = 1255000
Simulation cycle for kernel 9 is = 1260000
Simulation cycle for kernel 9 is = 1265000
Simulation cycle for kernel 9 is = 1270000
Simulation cycle for kernel 9 is = 1275000
Simulation cycle for kernel 9 is = 1280000
Simulation cycle for kernel 9 is = 1285000
Simulation cycle for kernel 9 is = 1290000
Simulation cycle for kernel 9 is = 1295000
Simulation cycle for kernel 9 is = 1300000
Simulation cycle for kernel 9 is = 1305000
Simulation cycle for kernel 9 is = 1310000
Simulation cycle for kernel 9 is = 1315000
Simulation cycle for kernel 9 is = 1320000
Simulation cycle for kernel 9 is = 1325000
Simulation cycle for kernel 9 is = 1330000
Simulation cycle for kernel 9 is = 1335000
Simulation cycle for kernel 9 is = 1340000
Simulation cycle for kernel 9 is = 1345000
Simulation cycle for kernel 9 is = 1350000
Simulation cycle for kernel 9 is = 1355000
Simulation cycle for kernel 9 is = 1360000
Simulation cycle for kernel 9 is = 1365000
Simulation cycle for kernel 9 is = 1370000
Simulation cycle for kernel 9 is = 1375000
Simulation cycle for kernel 9 is = 1380000
Simulation cycle for kernel 9 is = 1385000
Destroy streams for kernel 10: size 0
kernel_name = _Z13mergeSortPassP6float4ii 
kernel_launch_uid = 10 
gpu_sim_cycle = 1388927
gpu_sim_insn = 92538819
gpu_ipc =      66.6261
gpu_tot_sim_cycle = 6690969
gpu_tot_sim_insn = 933782800
gpu_tot_ipc =     139.5587
gpu_tot_issued_cta = 11236
gpu_occupancy = 86.4748% 
gpu_tot_occupancy = 63.3443% 
max_total_param_size = 0
gpu_stall_dramfull = 50139720
gpu_stall_icnt2sh    = 83754
partiton_level_parallism =       2.1440
partiton_level_parallism_total  =       2.5961
partiton_level_parallism_util =       2.4641
partiton_level_parallism_util_total  =       3.2901
L2_BW  =     275.6419 GB/Sec
L2_BW_total  =     197.2411 GB/Sec
gpu_total_sim_rate=18726

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 431837, Miss = 386898, Miss_rate = 0.896, Pending_hits = 444, Reservation_fails = 145909
	L1D_cache_core[1]: Access = 446491, Miss = 401247, Miss_rate = 0.899, Pending_hits = 626, Reservation_fails = 172671
	L1D_cache_core[2]: Access = 445194, Miss = 400579, Miss_rate = 0.900, Pending_hits = 417, Reservation_fails = 144003
	L1D_cache_core[3]: Access = 435096, Miss = 389290, Miss_rate = 0.895, Pending_hits = 422, Reservation_fails = 138977
	L1D_cache_core[4]: Access = 448232, Miss = 403506, Miss_rate = 0.900, Pending_hits = 601, Reservation_fails = 152245
	L1D_cache_core[5]: Access = 414530, Miss = 371610, Miss_rate = 0.896, Pending_hits = 419, Reservation_fails = 142190
	L1D_cache_core[6]: Access = 421926, Miss = 377668, Miss_rate = 0.895, Pending_hits = 411, Reservation_fails = 150770
	L1D_cache_core[7]: Access = 412604, Miss = 367869, Miss_rate = 0.892, Pending_hits = 575, Reservation_fails = 138232
	L1D_cache_core[8]: Access = 461683, Miss = 400217, Miss_rate = 0.867, Pending_hits = 16846, Reservation_fails = 162200
	L1D_cache_core[9]: Access = 475516, Miss = 415160, Miss_rate = 0.873, Pending_hits = 16753, Reservation_fails = 145002
	L1D_cache_core[10]: Access = 480209, Miss = 416504, Miss_rate = 0.867, Pending_hits = 16912, Reservation_fails = 147350
	L1D_cache_core[11]: Access = 439268, Miss = 379821, Miss_rate = 0.865, Pending_hits = 16819, Reservation_fails = 137757
	L1D_cache_core[12]: Access = 465483, Miss = 401001, Miss_rate = 0.861, Pending_hits = 17085, Reservation_fails = 170494
	L1D_cache_core[13]: Access = 470164, Miss = 408037, Miss_rate = 0.868, Pending_hits = 16801, Reservation_fails = 148900
	L1D_cache_core[14]: Access = 486582, Miss = 424946, Miss_rate = 0.873, Pending_hits = 16921, Reservation_fails = 183651
	L1D_cache_core[15]: Access = 457545, Miss = 399470, Miss_rate = 0.873, Pending_hits = 16972, Reservation_fails = 156746
	L1D_cache_core[16]: Access = 439772, Miss = 393363, Miss_rate = 0.894, Pending_hits = 353, Reservation_fails = 154711
	L1D_cache_core[17]: Access = 454962, Miss = 407653, Miss_rate = 0.896, Pending_hits = 463, Reservation_fails = 159065
	L1D_cache_core[18]: Access = 410861, Miss = 367106, Miss_rate = 0.894, Pending_hits = 359, Reservation_fails = 144867
	L1D_cache_core[19]: Access = 458432, Miss = 409860, Miss_rate = 0.894, Pending_hits = 464, Reservation_fails = 164321
	L1D_cache_core[20]: Access = 410602, Miss = 365188, Miss_rate = 0.889, Pending_hits = 288, Reservation_fails = 147398
	L1D_cache_core[21]: Access = 415279, Miss = 370510, Miss_rate = 0.892, Pending_hits = 366, Reservation_fails = 146363
	L1D_cache_core[22]: Access = 437063, Miss = 393517, Miss_rate = 0.900, Pending_hits = 363, Reservation_fails = 183559
	L1D_cache_core[23]: Access = 416706, Miss = 369393, Miss_rate = 0.886, Pending_hits = 342, Reservation_fails = 149899
	L1D_cache_core[24]: Access = 403461, Miss = 358228, Miss_rate = 0.888, Pending_hits = 341, Reservation_fails = 139849
	L1D_cache_core[25]: Access = 416858, Miss = 373331, Miss_rate = 0.896, Pending_hits = 343, Reservation_fails = 152568
	L1D_cache_core[26]: Access = 443011, Miss = 395878, Miss_rate = 0.894, Pending_hits = 263, Reservation_fails = 161352
	L1D_cache_core[27]: Access = 430431, Miss = 385305, Miss_rate = 0.895, Pending_hits = 478, Reservation_fails = 152179
	L1D_cache_core[28]: Access = 430400, Miss = 385109, Miss_rate = 0.895, Pending_hits = 548, Reservation_fails = 166238
	L1D_cache_core[29]: Access = 425490, Miss = 381539, Miss_rate = 0.897, Pending_hits = 542, Reservation_fails = 152018
	L1D_total_cache_accesses = 13185688
	L1D_total_cache_misses = 11699803
	L1D_total_cache_miss_rate = 0.8873
	L1D_total_cache_pending_hits = 144537
	L1D_total_cache_reservation_fails = 4611484
	L1D_cache_data_port_util = 0.008
	L1D_cache_fill_port_util = 0.013
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 25339945
	L1T_total_cache_misses = 4281042
	L1T_total_cache_miss_rate = 0.1689
	L1T_total_cache_pending_hits = 21058903
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 90887
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 13465
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 596504
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 955155
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1789512
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 13465
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 21058903
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 4281042
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1250461
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 131072
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 7483548
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3656329
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1830239
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2490368
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][TOTAL_ACCESS] = 25339945
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 10695320

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 955155
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 3656329
ctas_completed 11236, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
64484, 64131, 73494, 64255, 63983, 73499, 63842, 63677, 73497, 45866, 45882, 45528, 45725, 45441, 48925, 45619, 20687, 20329, 20506, 20603, 20446, 20463, 20640, 20460, 20404, 20826, 20519, 20312, 1292, 1292, 1292, 1292, 
gpgpu_n_tot_thrd_icount = 1088718944
gpgpu_n_tot_w_icount = 34022467
gpgpu_n_stall_shd_mem = 102978474
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2394208
gpgpu_n_mem_write_global = 10695320
gpgpu_n_mem_texture = 4281042
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 19988480
gpgpu_n_store_insn = 16780562
gpgpu_n_shmem_insn = 37473176
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 53474232
gpgpu_n_const_mem_insn = 2086912
gpgpu_n_param_mem_insn = 5590880
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 2557604
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 5806806
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 489384
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:314633971	W0_Idle:16132447	W0_Scoreboard:349095163	W1:974540	W2:324582	W3:154863	W4:93762	W5:74778	W6:66162	W7:81680	W8:88434	W9:99908	W10:109112	W11:138430	W12:204858	W13:260456	W14:393268	W15:549188	W16:1673670	W17:285458	W18:240946	W19:167122	W20:116052	W21:75200	W22:48228	W23:42420	W24:63788	W25:95302	W26:118640	W27:199472	W28:364640	W29:376350	W30:1169598	W31:2553646	W32:22817914
single_issue_nums: WS0:8803130	WS1:8751653	WS2:8327635	WS3:8140049	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 19088128 {8:2386016,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 427812800 {40:10695320,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 327680 {40:8192,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 34248336 {8:4281042,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 95440640 {40:2386016,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 85562560 {8:10695320,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 327680 {40:8192,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 684966720 {40:17124168,}
maxmflatency = 7301 
max_icnt2mem_latency = 5672 
maxmrqlatency = 4851 
max_icnt2sh_latency = 1817 
averagemflatency = 1181 
avg_icnt2mem_latency = 320 
avg_mrq_latency = 127 
avg_icnt2sh_latency = 51 
mrq_lat_table:3318402 	407016 	401579 	870825 	3090220 	3219269 	3762600 	4284903 	3250324 	684810 	10741 	492 	23 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2050851 	4720370 	9029271 	10209115 	4004319 	199770 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	1831132 	242000 	89853 	80316 	5314738 	1000441 	1060576 	1629727 	2337108 	2643298 	1137491 	3890 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	20194309 	2115123 	1217369 	1037554 	1024304 	1103683 	1290295 	1433909 	753308 	43842 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	86 	2451 	1250 	1891 	962 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        65        64        64 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        65        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        65        64        64        64        64        64        64        64 
dram[8]:        64        64        64        64        64        64        64        64        64        64        64        65        65        64        64        64 
dram[9]:        64        64        64        64        64        64        64        65        64        64        64        64        64        64        64        64 
dram[10]:        64        64        64        64        64        64        65        64        64        64        64        64        64        64        64        65 
dram[11]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        65        64 
maximum service time to same row:
dram[0]:     24430     28232     59054     68634     35497     35425     21782     21788     35129     35273     30507     30520     89180     91353     35313     35131 
dram[1]:     21782     26012     62191     62317     35318     35360     26878     26875     34949     34972     30515     30496     94994     93825     35280     35363 
dram[2]:     24591     22645     69667     61625     35503     35514     26672     21784     35248     35081     30496     30496     90052     95442     35091     35137 
dram[3]:     26212     21783     77119     67039     35492     35454     21784     21785     35327     34999     30496     30497     94674     98816     35266     35192 
dram[4]:     28417     25490     78152     77453     35657     35436     23320     22522     35684     35401     35054     30500     95014    103739     35511     35276 
dram[5]:     21994     27399     72996     75038     35457     35681     26782     23468     35501     35675     35088     35092     99642     95387     35446     35422 
dram[6]:     21845     21782     74675     77740     35391     35706     21789     24808     35466     35707     30509     30496    102374     96474     35254     35566 
dram[7]:     27225     24976     73367     77968     35747     35383     21787     26909     35692     35369     35016     30496     99170    102982     35456     35256 
dram[8]:     22112     23697     65826     59013     35737     35569     22554     23774     35602     35376     30496     30511    105980    100182     35105     35174 
dram[9]:     23098     22112     65538     62234     35559     35829     26740     23952     35499     35577     30496     30496    106786    104446     35074     35143 
dram[10]:     22984     26129     61489     70547     35706     35736     22451     21783     35456     35630     30511     30495    100216    109041     35142     35217 
dram[11]:     21783     21782     62910     62504     35776     35512     26809     22641     35530     35349     30497     30496    103096    105569     35126     35350 
average row accesses per activate:
dram[0]:  3.602238  3.587762  3.611591  3.647203  3.562302  3.596252  3.555345  3.541248  3.591251  3.596952  3.608537  3.575542  3.574032  3.558212  3.567256  3.528830 
dram[1]:  3.619597  3.620860  3.623424  3.638365  3.552017  3.578267  3.546017  3.561059  3.571238  3.607216  3.559798  3.581025  3.548953  3.544611  3.544099  3.522358 
dram[2]:  3.638867  3.605530  3.638947  3.641959  3.591606  3.593817  3.572059  3.561712  3.600148  3.579151  3.597076  3.577110  3.595886  3.568724  3.569035  3.545879 
dram[3]:  3.627997  3.623395  3.666141  3.650800  3.552328  3.555690  3.553219  3.558145  3.592350  3.594347  3.584458  3.581229  3.554240  3.557105  3.545423  3.535449 
dram[4]:  3.620500  3.626451  3.662163  3.670200  3.584142  3.575256  3.565895  3.569178  3.608764  3.580003  3.602278  3.595957  3.577588  3.567268  3.540595  3.531415 
dram[5]:  3.644309  3.625809  3.647949  3.643250  3.561509  3.581815  3.554057  3.572577  3.599839  3.592828  3.614398  3.595307  3.555546  3.552715  3.557921  3.519903 
dram[6]:  3.627773  3.602935  3.659884  3.648142  3.590515  3.611258  3.570297  3.587678  3.592722  3.588214  3.608526  3.592727  3.578248  3.578070  3.563046  3.546160 
dram[7]:  3.620703  3.639591  3.679602  3.640723  3.565922  3.580296  3.563861  3.563214  3.590353  3.599929  3.602088  3.613166  3.572280  3.575945  3.551942  3.519724 
dram[8]:  3.638195  3.621926  3.652340  3.642286  3.595156  3.605746  3.572352  3.574078  3.583368  3.586092  3.600660  3.595041  3.595965  3.581431  3.586843  3.567613 
dram[9]:  3.629407  3.636982  3.627529  3.632994  3.587397  3.569411  3.566656  3.574064  3.580651  3.607351  3.595595  3.610384  3.572323  3.580332  3.565616  3.522178 
dram[10]:  3.621222  3.641080  3.645822  3.628202  3.609422  3.589330  3.586319  3.587706  3.600473  3.603557  3.605430  3.594017  3.594545  3.583561  3.580048  3.550028 
dram[11]:  3.635389  3.624134  3.638510  3.643217  3.575444  3.597387  3.588016  3.559702  3.619675  3.612645  3.566982  3.579629  3.571007  3.583883  3.557652  3.541857 
average row locality = 23301204/6489261 = 3.590733
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     96196     95722     97622     97435     96064     95263     93880     92974     95070     94443     95744     94262     95641     95106     95277     94020 
dram[1]:     95857     96138     96861     97532     94790     94553     92489     93167     94214     95038     94494     94907     94716     94360     93948     93824 
dram[2]:     96356     95456     97388     97016     96248     95256     93628     93296     95584     93957     95574     94232     95594     95084     95011     94560 
dram[3]:     96012     96108     96832     97020     94936     94544     92896     93144     94640     94804     94736     94432     94960     94673     94328     93960 
dram[4]:     96063     95241     97416     97460     96433     94863     93759     93065     95504     93813     95250     94307     95716     95059     94903     94005 
dram[5]:     95751     96160     96518     97599     94537     95022     92729     93676     94765     95264     94728     94880     95052     95274     94290     94283 
dram[6]:     96478     95316     97512     97440     96112     95388     93984     93384     95095     94148     95616     93976     95544     94792     94713     94112 
dram[7]:     95224     96128     97044     97436     94660     94613     92860     93044     94500     95020     94856     94952     95388     94829     94488     93860 
dram[8]:     96304     95383     97108     97401     95735     95108     93576     93373     95117     93829     95243     94191     95429     95120     94570     94274 
dram[9]:     96172     96423     96609     97684     94593     94540     92959     93384     94614     95241     94918     94872     95049     95211     94460     94012 
dram[10]:     96017     95840     98066     97188     96216     94840     93488     93212     95445     94012     95584     94416     95872     94640     95040     93784 
dram[11]:     96032     96276     96688     97762     94712     94725     93056     93536     94520     94764     94556     94609     94864     95336     94060     93967 
total dram reads = 18255394
bank skew: 98066/92489 = 1.06
chip skew: 1524719/1516888 = 1.01
number of total write accesses:
dram[0]:     43758     43594     43508     43521     43627     43457     43224     43023     43111     43029     42882     42901     43294     43237     43220     43241 
dram[1]:     43453     43461     43363     43529     43534     43528     43053     43066     43001     43094     42954     42884     43236     43336     43369     43296 
dram[2]:     43552     43555     43524     43492     43555     43514     43062     43113     43137     43078     42984     42853     43194     43267     43175     43323 
dram[3]:     43548     43559     43404     43485     43605     43591     43098     43085     42996     42915     42840     42883     43223     43327     43368     43338 
dram[4]:     43719     43527     43624     43299     43605     43411     43187     43021     43106     43170     42892     42774     43253     43220     43200     43165 
dram[5]:     43493     43592     43414     43569     43613     43517     42965     43106     42865     43019     42981     42824     43321     43336     43249     43488 
dram[6]:     43742     43564     43491     43533     43616     43400     43264     42897     43065     43136     42955     42858     43381     43245     43283     43149 
dram[7]:     43588     43559     43368     43648     43577     43548     42956     43020     42934     43033     42925     42877     43278     43340     43303     43449 
dram[8]:     43638     43530     43550     43544     43592     43314     43121     42923     43099     43087     42846     42907     43301     43231     43229     43083 
dram[9]:     43430     43690     43467     43575     43557     43700     43034     43110     43032     43030     42922     42877     43344     43320     43396     43480 
dram[10]:     43771     43532     43563     43445     43583     43350     43205     42990     43087     43003     42913     42908     43323     43163     43324     43166 
dram[11]:     43451     43614     43392     43585     43556     43594     42908     43199     42852     43114     43004     42892     43223     43307     43322     43456 
total dram writes = 8308688
bank skew: 43771/42774 = 1.02
chip skew: 692964/691995 = 1.00
average mf latency per bank:
dram[0]:       1544      1540      1541      1529      1534      1507      1542      1543      1531      1528      1530      1502      1540      1539      1537      1515
dram[1]:       1690      1470      1682      1476      1661      1449      1700      1487      1669      1467      1653      1452      1693      1491      1680      1461
dram[2]:       1202      1359      1211      1354      1188      1328      1218      1368      1195      1350      1190      1331      1212      1372      1194      1335
dram[3]:       1294      1227      1286      1228      1292      1218      1281      1232      1283      1225      1275      1210      1286      1240      1307      1225
dram[4]:       1257      1196      1264      1190      1247      1202      1263      1196      1256      1204      1250      1199      1262      1195      1248      1209
dram[5]:       1202      1246      1183      1253      1187      1246      1197      1243      1177      1250      1173      1241      1194      1243      1191      1250
dram[6]:       1378      1244      1381      1235      1365      1242      1384      1242      1375      1245      1368      1233      1382      1242      1371      1252
dram[7]:       1401      1243      1387      1240      1358      1213      1394      1242      1359      1226      1357      1217      1401      1248      1356      1221
dram[8]:       1201      1198      1224      1198      1211      1223      1231      1197      1215      1224      1206      1201      1217      1196      1211      1230
dram[9]:       1359      1436      1359      1450      1378      1457      1360      1437      1364      1451      1348      1431      1360      1443      1376      1451
dram[10]:       1358      1398      1368      1399      1364      1425      1378      1400      1370      1425      1359      1400      1370      1402      1370      1424
dram[11]:       1325      1499      1325      1509      1344      1512      1329      1490      1333      1504      1319      1489      1331      1484      1339      1514
maximum mf latency per bank:
dram[0]:       6322      6192      6342      6317      6123      5726      6719      6663      7301      5892      5907      6076      6225      6628      6107      6111
dram[1]:       6446      5481      6916      5618      6416      5202      6428      5733      5661      5716      6194      6137      6662      6248      6152      5380
dram[2]:       4415      5998      4661      6237      4725      5423      4874      6251      5894      5741      4342      5999      5048      6092      4309      6155
dram[3]:       4779      5101      5143      5072      5297      5006      4782      5122      5419      5106      4936      5193      4998      5279      5567      5201
dram[4]:       5890      4855      4930      4999      5397      5834      5146      4894      4957      5351      4957      4890      5298      4836      4981      4837
dram[5]:       4500      4416      4577      4915      4452      4798      4901      4461      4390      4864      4326      4630      4505      4506      4629      5002
dram[6]:       6601      4742      5893      4780      6083      5413      6820      4458      5675      4826      6134      4880      5971      4877      5782      5375
dram[7]:       5880      5730      5770      5499      5345      5369      5979      5634      6013      5968      5336      5440      6115      5538      5442      5065
dram[8]:       4543      5008      4795      4726      4671      5377      4359      4815      5376      5445      4463      5149      4752      4725      4548      5730
dram[9]:       5473      5622      5597      5705      6034      5868      5310      5611      5654      6266      5581      6358      5970      5831      6035      5892
dram[10]:       5310      5536      5359      5433      5543      5812      4729      5209      6502      5456      4991      5233      4933      5085      5086      5716
dram[11]:       5328      6646      5860      6315      6028      6489      5818      6207      6036      6552      5756      6706      5343      6175      5968      6647

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=17158761 n_nop=13941979 n_act=543124 n_pre=543108 n_ref_event=4572360550251980812 n_req=1945153 n_rd=1524719 n_rd_L2_A=0 n_write=0 n_wr_bk=692627 bw_util=0.5169
n_activity=12677453 dram_eff=0.6996
bk0: 96196a 9933797i bk1: 95722a 9919533i bk2: 97622a 9906213i bk3: 97435a 9968866i bk4: 96064a 9920129i bk5: 95263a 10040438i bk6: 93880a 10020472i bk7: 92974a 10020422i bk8: 95070a 10022088i bk9: 94443a 9948630i bk10: 95744a 10076701i bk11: 94262a 10087536i bk12: 95641a 9966785i bk13: 95106a 9967884i bk14: 95277a 10000647i bk15: 94020a 9966625i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.720789
Row_Buffer_Locality_read = 0.867894
Row_Buffer_Locality_write = 0.187306
Bank_Level_Parallism = 9.738043
Bank_Level_Parallism_Col = 6.507113
Bank_Level_Parallism_Ready = 2.521173
write_to_read_ratio_blp_rw_average = 0.567997
GrpLevelPara = 3.120039 

BW Util details:
bwutil = 0.516901 
total_CMD = 17158761 
util_bw = 8869384 
Wasted_Col = 2867525 
Wasted_Row = 342468 
Idle = 5079384 

BW Util Bottlenecks: 
RCDc_limit = 1136187 
RCDWRc_limit = 1821694 
WTRc_limit = 2146432 
RTWc_limit = 6155929 
CCDLc_limit = 1707796 
rwq = 0 
CCDLc_limit_alone = 1055626 
WTRc_limit_alone = 2026726 
RTWc_limit_alone = 5623465 

Commands details: 
total_CMD = 17158761 
n_nop = 13941979 
Read = 1524719 
Write = 0 
L2_Alloc = 0 
L2_WB = 692627 
n_act = 543124 
n_pre = 543108 
n_ref = 4572360550251980812 
n_req = 1945153 
total_req = 2217346 

Dual Bus Interface Util: 
issued_total_row = 1086232 
issued_total_col = 2217346 
Row_Bus_Util =  0.063305 
CoL_Bus_Util = 0.129225 
Either_Row_CoL_Bus_Util = 0.187472 
Issued_on_Two_Bus_Simul_Util = 0.005058 
issued_two_Eff = 0.026982 
queue_avg = 36.972233 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=36.9722
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=17158761 n_nop=13951922 n_act=541899 n_pre=541883 n_ref_event=0 n_req=1937859 n_rd=1516888 n_rd_L2_A=0 n_write=0 n_wr_bk=692157 bw_util=0.515
n_activity=12597531 dram_eff=0.7014
bk0: 95857a 9967059i bk1: 96138a 9965310i bk2: 96861a 9926094i bk3: 97532a 9900430i bk4: 94790a 9932659i bk5: 94553a 10041728i bk6: 92489a 10060819i bk7: 93167a 10031770i bk8: 94214a 10002158i bk9: 95038a 9940220i bk10: 94494a 10063386i bk11: 94907a 10072205i bk12: 94716a 9984084i bk13: 94360a 9924774i bk14: 93948a 9982940i bk15: 93824a 9997716i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.720370
Row_Buffer_Locality_read = 0.868209
Row_Buffer_Locality_write = 0.187661
Bank_Level_Parallism = 9.798068
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 2.520364
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.514966 
total_CMD = 17158761 
util_bw = 8836180 
Wasted_Col = 2838672 
Wasted_Row = 327435 
Idle = 5156474 

BW Util Bottlenecks: 
RCDc_limit = 1115710 
RCDWRc_limit = 1824025 
WTRc_limit = 2125708 
RTWc_limit = 6183062 
CCDLc_limit = 1705114 
rwq = 0 
CCDLc_limit_alone = 1053798 
WTRc_limit_alone = 2007545 
RTWc_limit_alone = 5649909 

Commands details: 
total_CMD = 17158761 
n_nop = 13951922 
Read = 1516888 
Write = 0 
L2_Alloc = 0 
L2_WB = 692157 
n_act = 541899 
n_pre = 541883 
n_ref = 0 
n_req = 1937859 
total_req = 2209045 

Dual Bus Interface Util: 
issued_total_row = 1083782 
issued_total_col = 2209045 
Row_Bus_Util =  0.063162 
CoL_Bus_Util = 0.128742 
Either_Row_CoL_Bus_Util = 0.186892 
Issued_on_Two_Bus_Simul_Util = 0.005011 
issued_two_Eff = 0.026814 
queue_avg = 37.004818 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=37.0048
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=17158761 n_nop=13945554 n_act=541345 n_pre=541329 n_ref_event=0 n_req=1944649 n_rd=1524240 n_rd_L2_A=0 n_write=0 n_wr_bk=692378 bw_util=0.5167
n_activity=12672370 dram_eff=0.6997
bk0: 96356a 10045874i bk1: 95456a 10006956i bk2: 97388a 9969831i bk3: 97016a 9982610i bk4: 96248a 9945148i bk5: 95256a 9990335i bk6: 93628a 10074760i bk7: 93296a 10023067i bk8: 95584a 10022316i bk9: 93957a 10017252i bk10: 95574a 10079829i bk11: 94232a 10107648i bk12: 95594a 10003771i bk13: 95084a 9961346i bk14: 95011a 9996333i bk15: 94560a 9969337i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.721632
Row_Buffer_Locality_read = 0.868720
Row_Buffer_Locality_write = 0.188345
Bank_Level_Parallism = 9.703817
Bank_Level_Parallism_Col = 6.470782
Bank_Level_Parallism_Ready = 2.500118
write_to_read_ratio_blp_rw_average = 0.567208
GrpLevelPara = 3.118469 

BW Util details:
bwutil = 0.516732 
total_CMD = 17158761 
util_bw = 8866472 
Wasted_Col = 2867480 
Wasted_Row = 342736 
Idle = 5082073 

BW Util Bottlenecks: 
RCDc_limit = 1132945 
RCDWRc_limit = 1820244 
WTRc_limit = 2133945 
RTWc_limit = 6191650 
CCDLc_limit = 1724308 
rwq = 0 
CCDLc_limit_alone = 1065396 
WTRc_limit_alone = 2015131 
RTWc_limit_alone = 5651552 

Commands details: 
total_CMD = 17158761 
n_nop = 13945554 
Read = 1524240 
Write = 0 
L2_Alloc = 0 
L2_WB = 692378 
n_act = 541345 
n_pre = 541329 
n_ref = 0 
n_req = 1944649 
total_req = 2216618 

Dual Bus Interface Util: 
issued_total_row = 1082674 
issued_total_col = 2216618 
Row_Bus_Util =  0.063097 
CoL_Bus_Util = 0.129183 
Either_Row_CoL_Bus_Util = 0.187263 
Issued_on_Two_Bus_Simul_Util = 0.005017 
issued_two_Eff = 0.026791 
queue_avg = 36.831814 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=36.8318
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=17158761 n_nop=13952248 n_act=540997 n_pre=540981 n_ref_event=0 n_req=1938418 n_rd=1518025 n_rd_L2_A=0 n_write=0 n_wr_bk=692265 bw_util=0.5153
n_activity=12607624 dram_eff=0.7013
bk0: 96012a 10027739i bk1: 96108a 9963969i bk2: 96832a 10002749i bk3: 97020a 9956730i bk4: 94936a 10009187i bk5: 94544a 10045811i bk6: 92896a 10094869i bk7: 93144a 10025173i bk8: 94640a 10084246i bk9: 94804a 10036884i bk10: 94736a 10090946i bk11: 94432a 10076276i bk12: 94960a 9971658i bk13: 94673a 9969715i bk14: 94328a 9949377i bk15: 93960a 9988279i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.720916
Row_Buffer_Locality_read = 0.868545
Row_Buffer_Locality_write = 0.187834
Bank_Level_Parallism = 9.746433
Bank_Level_Parallism_Col = 6.487085
Bank_Level_Parallism_Ready = 2.516840
write_to_read_ratio_blp_rw_average = 0.567839
GrpLevelPara = 3.121323 

BW Util details:
bwutil = 0.515256 
total_CMD = 17158761 
util_bw = 8841160 
Wasted_Col = 2838989 
Wasted_Row = 333444 
Idle = 5145168 

BW Util Bottlenecks: 
RCDc_limit = 1118373 
RCDWRc_limit = 1817896 
WTRc_limit = 2110820 
RTWc_limit = 6140948 
CCDLc_limit = 1698563 
rwq = 0 
CCDLc_limit_alone = 1049103 
WTRc_limit_alone = 1994281 
RTWc_limit_alone = 5608027 

Commands details: 
total_CMD = 17158761 
n_nop = 13952248 
Read = 1518025 
Write = 0 
L2_Alloc = 0 
L2_WB = 692265 
n_act = 540997 
n_pre = 540981 
n_ref = 0 
n_req = 1938418 
total_req = 2210290 

Dual Bus Interface Util: 
issued_total_row = 1081978 
issued_total_col = 2210290 
Row_Bus_Util =  0.063057 
CoL_Bus_Util = 0.128814 
Either_Row_CoL_Bus_Util = 0.186873 
Issued_on_Two_Bus_Simul_Util = 0.004998 
issued_two_Eff = 0.026744 
queue_avg = 36.805252 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=36.8053
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=17158761 n_nop=13947753 n_act=540798 n_pre=540782 n_ref_event=0 n_req=1942625 n_rd=1522857 n_rd_L2_A=0 n_write=0 n_wr_bk=692173 bw_util=0.5164
n_activity=12677290 dram_eff=0.6989
bk0: 96063a 10012234i bk1: 95241a 10014018i bk2: 97416a 9984573i bk3: 97460a 10015344i bk4: 96433a 9907875i bk5: 94863a 9989623i bk6: 93759a 10021483i bk7: 93065a 10005500i bk8: 95504a 10006831i bk9: 93813a 9977884i bk10: 95250a 10064612i bk11: 94307a 10118577i bk12: 95716a 9961240i bk13: 95059a 9994942i bk14: 94903a 9987306i bk15: 94005a 9988434i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.721623
Row_Buffer_Locality_read = 0.868672
Row_Buffer_Locality_write = 0.188152
Bank_Level_Parallism = 9.719346
Bank_Level_Parallism_Col = 6.511427
Bank_Level_Parallism_Ready = 2.526893
write_to_read_ratio_blp_rw_average = 0.568429
GrpLevelPara = 3.118491 

BW Util details:
bwutil = 0.516361 
total_CMD = 17158761 
util_bw = 8860120 
Wasted_Col = 2868082 
Wasted_Row = 346338 
Idle = 5084221 

BW Util Bottlenecks: 
RCDc_limit = 1129841 
RCDWRc_limit = 1818646 
WTRc_limit = 2124517 
RTWc_limit = 6139984 
CCDLc_limit = 1705281 
rwq = 0 
CCDLc_limit_alone = 1055312 
WTRc_limit_alone = 2006285 
RTWc_limit_alone = 5608247 

Commands details: 
total_CMD = 17158761 
n_nop = 13947753 
Read = 1522857 
Write = 0 
L2_Alloc = 0 
L2_WB = 692173 
n_act = 540798 
n_pre = 540782 
n_ref = 0 
n_req = 1942625 
total_req = 2215030 

Dual Bus Interface Util: 
issued_total_row = 1081580 
issued_total_col = 2215030 
Row_Bus_Util =  0.063034 
CoL_Bus_Util = 0.129090 
Either_Row_CoL_Bus_Util = 0.187135 
Issued_on_Two_Bus_Simul_Util = 0.004989 
issued_two_Eff = 0.026659 
queue_avg = 36.669998 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=36.67
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=17158761 n_nop=13950266 n_act=540872 n_pre=540856 n_ref_event=0 n_req=1940908 n_rd=1520528 n_rd_L2_A=0 n_write=0 n_wr_bk=692352 bw_util=0.5159
n_activity=12631908 dram_eff=0.7007
bk0: 95751a 10009546i bk1: 96160a 9980976i bk2: 96518a 10032850i bk3: 97599a 9920585i bk4: 94537a 9980083i bk5: 95022a 10034723i bk6: 92729a 10033113i bk7: 93676a 10010399i bk8: 94765a 10077436i bk9: 95264a 9949332i bk10: 94728a 10061599i bk11: 94880a 10068654i bk12: 95052a 9971588i bk13: 95274a 9987265i bk14: 94290a 9951791i bk15: 94283a 9942159i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.721339
Row_Buffer_Locality_read = 0.868785
Row_Buffer_Locality_write = 0.188020
Bank_Level_Parallism = 9.754346
Bank_Level_Parallism_Col = 6.523526
Bank_Level_Parallism_Ready = 2.529342
write_to_read_ratio_blp_rw_average = 0.569761
GrpLevelPara = 3.121419 

BW Util details:
bwutil = 0.515860 
total_CMD = 17158761 
util_bw = 8851520 
Wasted_Col = 2845407 
Wasted_Row = 336968 
Idle = 5124866 

BW Util Bottlenecks: 
RCDc_limit = 1118866 
RCDWRc_limit = 1817535 
WTRc_limit = 2103494 
RTWc_limit = 6147469 
CCDLc_limit = 1700168 
rwq = 0 
CCDLc_limit_alone = 1054661 
WTRc_limit_alone = 1987389 
RTWc_limit_alone = 5618067 

Commands details: 
total_CMD = 17158761 
n_nop = 13950266 
Read = 1520528 
Write = 0 
L2_Alloc = 0 
L2_WB = 692352 
n_act = 540872 
n_pre = 540856 
n_ref = 0 
n_req = 1940908 
total_req = 2212880 

Dual Bus Interface Util: 
issued_total_row = 1081728 
issued_total_col = 2212880 
Row_Bus_Util =  0.063042 
CoL_Bus_Util = 0.128965 
Either_Row_CoL_Bus_Util = 0.186989 
Issued_on_Two_Bus_Simul_Util = 0.005019 
issued_two_Eff = 0.026839 
queue_avg = 36.690449 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=36.6904
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=17158761 n_nop=13946728 n_act=540636 n_pre=540620 n_ref_event=0 n_req=1944418 n_rd=1523610 n_rd_L2_A=0 n_write=0 n_wr_bk=692579 bw_util=0.5166
n_activity=12674261 dram_eff=0.6994
bk0: 96478a 9977945i bk1: 95316a 10017954i bk2: 97512a 9932028i bk3: 97440a 9945594i bk4: 96112a 9937861i bk5: 95388a 9965807i bk6: 93984a 10026310i bk7: 93384a 10028638i bk8: 95095a 10025688i bk9: 94148a 10020595i bk10: 95616a 10058361i bk11: 93976a 10095276i bk12: 95544a 9948893i bk13: 94792a 10005972i bk14: 94713a 9987412i bk15: 94112a 10016134i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.721963
Row_Buffer_Locality_read = 0.869104
Row_Buffer_Locality_write = 0.189212
Bank_Level_Parallism = 9.723284
Bank_Level_Parallism_Col = 6.507638
Bank_Level_Parallism_Ready = 2.526222
write_to_read_ratio_blp_rw_average = 0.566471
GrpLevelPara = 3.120254 

BW Util details:
bwutil = 0.516631 
total_CMD = 17158761 
util_bw = 8864756 
Wasted_Col = 2865184 
Wasted_Row = 344466 
Idle = 5084355 

BW Util Bottlenecks: 
RCDc_limit = 1123404 
RCDWRc_limit = 1822126 
WTRc_limit = 2171482 
RTWc_limit = 6142612 
CCDLc_limit = 1725462 
rwq = 0 
CCDLc_limit_alone = 1063490 
WTRc_limit_alone = 2048096 
RTWc_limit_alone = 5604026 

Commands details: 
total_CMD = 17158761 
n_nop = 13946728 
Read = 1523610 
Write = 0 
L2_Alloc = 0 
L2_WB = 692579 
n_act = 540636 
n_pre = 540620 
n_ref = 0 
n_req = 1944418 
total_req = 2216189 

Dual Bus Interface Util: 
issued_total_row = 1081256 
issued_total_col = 2216189 
Row_Bus_Util =  0.063015 
CoL_Bus_Util = 0.129158 
Either_Row_CoL_Bus_Util = 0.187195 
Issued_on_Two_Bus_Simul_Util = 0.004978 
issued_two_Eff = 0.026591 
queue_avg = 36.813450 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=36.8134
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=17158761 n_nop=13953550 n_act=539909 n_pre=539893 n_ref_event=0 n_req=1939480 n_rd=1518902 n_rd_L2_A=0 n_write=0 n_wr_bk=692403 bw_util=0.5155
n_activity=12615410 dram_eff=0.7011
bk0: 95224a 9988598i bk1: 96128a 9949097i bk2: 97044a 9989341i bk3: 97436a 9918506i bk4: 94660a 9927412i bk5: 94613a 9995761i bk6: 92860a 10026902i bk7: 93044a 10077814i bk8: 94500a 10012323i bk9: 95020a 9944693i bk10: 94856a 10056502i bk11: 94952a 10070831i bk12: 95388a 9960800i bk13: 94829a 9949912i bk14: 94488a 9972061i bk15: 93860a 9957914i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.721630
Row_Buffer_Locality_read = 0.869139
Row_Buffer_Locality_write = 0.188907
Bank_Level_Parallism = 9.785394
Bank_Level_Parallism_Col = 6.538863
Bank_Level_Parallism_Ready = 2.526269
write_to_read_ratio_blp_rw_average = 0.569036
GrpLevelPara = 3.127375 

BW Util details:
bwutil = 0.515493 
total_CMD = 17158761 
util_bw = 8845220 
Wasted_Col = 2838793 
Wasted_Row = 333999 
Idle = 5140749 

BW Util Bottlenecks: 
RCDc_limit = 1110723 
RCDWRc_limit = 1812600 
WTRc_limit = 2132026 
RTWc_limit = 6181071 
CCDLc_limit = 1711024 
rwq = 0 
CCDLc_limit_alone = 1056073 
WTRc_limit_alone = 2012412 
RTWc_limit_alone = 5645734 

Commands details: 
total_CMD = 17158761 
n_nop = 13953550 
Read = 1518902 
Write = 0 
L2_Alloc = 0 
L2_WB = 692403 
n_act = 539909 
n_pre = 539893 
n_ref = 0 
n_req = 1939480 
total_req = 2211305 

Dual Bus Interface Util: 
issued_total_row = 1079802 
issued_total_col = 2211305 
Row_Bus_Util =  0.062930 
CoL_Bus_Util = 0.128873 
Either_Row_CoL_Bus_Util = 0.186797 
Issued_on_Two_Bus_Simul_Util = 0.005006 
issued_two_Eff = 0.026799 
queue_avg = 36.791058 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=36.7911
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=17158761 n_nop=13951852 n_act=539307 n_pre=539291 n_ref_event=0 n_req=1941442 n_rd=1521761 n_rd_L2_A=0 n_write=0 n_wr_bk=691995 bw_util=0.5161
n_activity=12685129 dram_eff=0.6981
bk0: 96304a 10008489i bk1: 95383a 10006198i bk2: 97108a 9957580i bk3: 97401a 9969905i bk4: 95735a 10002706i bk5: 95108a 10013246i bk6: 93576a 10033944i bk7: 93373a 10037036i bk8: 95117a 9993558i bk9: 93829a 10024031i bk10: 95243a 10065534i bk11: 94191a 10106201i bk12: 95429a 10019310i bk13: 95120a 10013635i bk14: 94570a 10022644i bk15: 94274a 10029973i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.722221
Row_Buffer_Locality_read = 0.869246
Row_Buffer_Locality_write = 0.189113
Bank_Level_Parallism = 9.691328
Bank_Level_Parallism_Col = 6.497780
Bank_Level_Parallism_Ready = 2.526351
write_to_read_ratio_blp_rw_average = 0.568077
GrpLevelPara = 3.114538 

BW Util details:
bwutil = 0.516064 
total_CMD = 17158761 
util_bw = 8855024 
Wasted_Col = 2876895 
Wasted_Row = 350153 
Idle = 5076689 

BW Util Bottlenecks: 
RCDc_limit = 1128824 
RCDWRc_limit = 1822320 
WTRc_limit = 2121141 
RTWc_limit = 6154888 
CCDLc_limit = 1721382 
rwq = 0 
CCDLc_limit_alone = 1065613 
WTRc_limit_alone = 2003624 
RTWc_limit_alone = 5616636 

Commands details: 
total_CMD = 17158761 
n_nop = 13951852 
Read = 1521761 
Write = 0 
L2_Alloc = 0 
L2_WB = 691995 
n_act = 539307 
n_pre = 539291 
n_ref = 0 
n_req = 1941442 
total_req = 2213756 

Dual Bus Interface Util: 
issued_total_row = 1078598 
issued_total_col = 2213756 
Row_Bus_Util =  0.062860 
CoL_Bus_Util = 0.129016 
Either_Row_CoL_Bus_Util = 0.186896 
Issued_on_Two_Bus_Simul_Util = 0.004980 
issued_two_Eff = 0.026644 
queue_avg = 36.688972 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=36.689
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=17158761 n_nop=13949856 n_act=540718 n_pre=540702 n_ref_event=0 n_req=1941741 n_rd=1520741 n_rd_L2_A=0 n_write=0 n_wr_bk=692964 bw_util=0.5161
n_activity=12631398 dram_eff=0.701
bk0: 96172a 9971585i bk1: 96423a 9927963i bk2: 96609a 9944704i bk3: 97684a 9880726i bk4: 94593a 9939765i bk5: 94540a 9959746i bk6: 92959a 10067488i bk7: 93384a 10024666i bk8: 94614a 10008651i bk9: 95241a 9955323i bk10: 94918a 10060900i bk11: 94872a 10124572i bk12: 95049a 9906891i bk13: 95211a 9933522i bk14: 94460a 9985663i bk15: 94012a 9949002i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.721538
Row_Buffer_Locality_read = 0.869148
Row_Buffer_Locality_write = 0.188337
Bank_Level_Parallism = 9.787387
Bank_Level_Parallism_Col = 6.535647
Bank_Level_Parallism_Ready = 2.523567
write_to_read_ratio_blp_rw_average = 0.569604
GrpLevelPara = 3.127987 

BW Util details:
bwutil = 0.516052 
total_CMD = 17158761 
util_bw = 8854820 
Wasted_Col = 2845349 
Wasted_Row = 332109 
Idle = 5126483 

BW Util Bottlenecks: 
RCDc_limit = 1116877 
RCDWRc_limit = 1818607 
WTRc_limit = 2130573 
RTWc_limit = 6163944 
CCDLc_limit = 1706387 
rwq = 0 
CCDLc_limit_alone = 1054327 
WTRc_limit_alone = 2012348 
RTWc_limit_alone = 5630109 

Commands details: 
total_CMD = 17158761 
n_nop = 13949856 
Read = 1520741 
Write = 0 
L2_Alloc = 0 
L2_WB = 692964 
n_act = 540718 
n_pre = 540702 
n_ref = 0 
n_req = 1941741 
total_req = 2213705 

Dual Bus Interface Util: 
issued_total_row = 1081420 
issued_total_col = 2213705 
Row_Bus_Util =  0.063024 
CoL_Bus_Util = 0.129013 
Either_Row_CoL_Bus_Util = 0.187013 
Issued_on_Two_Bus_Simul_Util = 0.005025 
issued_two_Eff = 0.026869 
queue_avg = 36.977859 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=36.9779
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=17158761 n_nop=13948457 n_act=539837 n_pre=539821 n_ref_event=0 n_req=1944086 n_rd=1523660 n_rd_L2_A=0 n_write=0 n_wr_bk=692326 bw_util=0.5166
n_activity=12667512 dram_eff=0.6997
bk0: 96017a 9983671i bk1: 95840a 9986417i bk2: 98066a 9917316i bk3: 97188a 9951296i bk4: 96216a 9944624i bk5: 94840a 9982690i bk6: 93488a 10017933i bk7: 93212a 10024831i bk8: 95445a 9992172i bk9: 94012a 9974296i bk10: 95584a 10064624i bk11: 94416a 10062375i bk12: 95872a 9925137i bk13: 94640a 10032984i bk14: 95040a 9986312i bk15: 93784a 9964495i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.722327
Row_Buffer_Locality_read = 0.869343
Row_Buffer_Locality_write = 0.189527
Bank_Level_Parallism = 9.744253
Bank_Level_Parallism_Col = 6.518357
Bank_Level_Parallism_Ready = 2.527778
write_to_read_ratio_blp_rw_average = 0.568879
GrpLevelPara = 3.120454 

BW Util details:
bwutil = 0.516584 
total_CMD = 17158761 
util_bw = 8863944 
Wasted_Col = 2862179 
Wasted_Row = 341129 
Idle = 5091509 

BW Util Bottlenecks: 
RCDc_limit = 1128523 
RCDWRc_limit = 1819136 
WTRc_limit = 2137671 
RTWc_limit = 6167538 
CCDLc_limit = 1721378 
rwq = 0 
CCDLc_limit_alone = 1066252 
WTRc_limit_alone = 2019593 
RTWc_limit_alone = 5630490 

Commands details: 
total_CMD = 17158761 
n_nop = 13948457 
Read = 1523660 
Write = 0 
L2_Alloc = 0 
L2_WB = 692326 
n_act = 539837 
n_pre = 539821 
n_ref = 0 
n_req = 1944086 
total_req = 2215986 

Dual Bus Interface Util: 
issued_total_row = 1079658 
issued_total_col = 2215986 
Row_Bus_Util =  0.062922 
CoL_Bus_Util = 0.129146 
Either_Row_CoL_Bus_Util = 0.187094 
Issued_on_Two_Bus_Simul_Util = 0.004974 
issued_two_Eff = 0.026583 
queue_avg = 36.870022 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=36.87
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=17158761 n_nop=13952799 n_act=540011 n_pre=539995 n_ref_event=0 n_req=1940425 n_rd=1519463 n_rd_L2_A=0 n_write=0 n_wr_bk=692469 bw_util=0.5156
n_activity=12626521 dram_eff=0.7007
bk0: 96032a 9972845i bk1: 96276a 9909513i bk2: 96688a 9959364i bk3: 97762a 9904444i bk4: 94712a 9907861i bk5: 94725a 9967515i bk6: 93056a 10071157i bk7: 93536a 10005810i bk8: 94520a 10044030i bk9: 94764a 9929891i bk10: 94556a 10048724i bk11: 94609a 10044406i bk12: 94864a 9935091i bk13: 95336a 9918799i bk14: 94060a 10003670i bk15: 93967a 9928932i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.721713
Row_Buffer_Locality_read = 0.869337
Row_Buffer_Locality_write = 0.188865
Bank_Level_Parallism = 9.796385
Bank_Level_Parallism_Col = 6.543749
Bank_Level_Parallism_Ready = 2.537001
write_to_read_ratio_blp_rw_average = 0.569385
GrpLevelPara = 3.127123 

BW Util details:
bwutil = 0.515639 
total_CMD = 17158761 
util_bw = 8847728 
Wasted_Col = 2850243 
Wasted_Row = 332047 
Idle = 5128743 

BW Util Bottlenecks: 
RCDc_limit = 1118541 
RCDWRc_limit = 1816998 
WTRc_limit = 2140585 
RTWc_limit = 6183431 
CCDLc_limit = 1715499 
rwq = 0 
CCDLc_limit_alone = 1055344 
WTRc_limit_alone = 2021630 
RTWc_limit_alone = 5642231 

Commands details: 
total_CMD = 17158761 
n_nop = 13952799 
Read = 1519463 
Write = 0 
L2_Alloc = 0 
L2_WB = 692469 
n_act = 540011 
n_pre = 539995 
n_ref = 0 
n_req = 1940425 
total_req = 2211932 

Dual Bus Interface Util: 
issued_total_row = 1080006 
issued_total_col = 2211932 
Row_Bus_Util =  0.062942 
CoL_Bus_Util = 0.128910 
Either_Row_CoL_Bus_Util = 0.186841 
Issued_on_Two_Bus_Simul_Util = 0.005011 
issued_two_Eff = 0.026818 
queue_avg = 37.038303 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=37.0383

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1259097, Miss = 1107790, Miss_rate = 0.880, Pending_hits = 5797, Reservation_fails = 30054
L2_cache_bank[1]: Access = 1259605, Miss = 1101022, Miss_rate = 0.874, Pending_hits = 5813, Reservation_fails = 34823
L2_cache_bank[2]: Access = 1258082, Miss = 1099346, Miss_rate = 0.874, Pending_hits = 5774, Reservation_fails = 33602
L2_cache_bank[3]: Access = 1257816, Miss = 1101440, Miss_rate = 0.876, Pending_hits = 5835, Reservation_fails = 29603
L2_cache_bank[4]: Access = 1258841, Miss = 1107224, Miss_rate = 0.880, Pending_hits = 5716, Reservation_fails = 33376
L2_cache_bank[5]: Access = 1258885, Miss = 1100830, Miss_rate = 0.874, Pending_hits = 5754, Reservation_fails = 35127
L2_cache_bank[6]: Access = 1259269, Miss = 1101399, Miss_rate = 0.875, Pending_hits = 5720, Reservation_fails = 15918
L2_cache_bank[7]: Access = 1257572, Miss = 1100582, Miss_rate = 0.875, Pending_hits = 5857, Reservation_fails = 20677
L2_cache_bank[8]: Access = 1259927, Miss = 1107303, Miss_rate = 0.879, Pending_hits = 5709, Reservation_fails = 26139
L2_cache_bank[9]: Access = 1259332, Miss = 1099230, Miss_rate = 0.873, Pending_hits = 5848, Reservation_fails = 36076
L2_cache_bank[10]: Access = 1259255, Miss = 1100240, Miss_rate = 0.874, Pending_hits = 5794, Reservation_fails = 18820
L2_cache_bank[11]: Access = 1260122, Miss = 1104310, Miss_rate = 0.876, Pending_hits = 5770, Reservation_fails = 25450
L2_cache_bank[12]: Access = 1259136, Miss = 1107523, Miss_rate = 0.880, Pending_hits = 5715, Reservation_fails = 21628
L2_cache_bank[13]: Access = 1259391, Miss = 1100159, Miss_rate = 0.874, Pending_hits = 5832, Reservation_fails = 28529
L2_cache_bank[14]: Access = 1260766, Miss = 1100969, Miss_rate = 0.873, Pending_hits = 5761, Reservation_fails = 17895
L2_cache_bank[15]: Access = 1259010, Miss = 1102074, Miss_rate = 0.875, Pending_hits = 5768, Reservation_fails = 20330
L2_cache_bank[16]: Access = 1257355, Miss = 1105127, Miss_rate = 0.879, Pending_hits = 5758, Reservation_fails = 27578
L2_cache_bank[17]: Access = 1258417, Miss = 1100127, Miss_rate = 0.874, Pending_hits = 5817, Reservation_fails = 30645
L2_cache_bank[18]: Access = 1259631, Miss = 1101537, Miss_rate = 0.874, Pending_hits = 5804, Reservation_fails = 23703
L2_cache_bank[19]: Access = 1258235, Miss = 1103872, Miss_rate = 0.877, Pending_hits = 5769, Reservation_fails = 26467
L2_cache_bank[20]: Access = 1259100, Miss = 1108137, Miss_rate = 0.880, Pending_hits = 5749, Reservation_fails = 29868
L2_cache_bank[21]: Access = 1257583, Miss = 1099304, Miss_rate = 0.874, Pending_hits = 5862, Reservation_fails = 39548
L2_cache_bank[22]: Access = 1258710, Miss = 1100169, Miss_rate = 0.874, Pending_hits = 5753, Reservation_fails = 25302
L2_cache_bank[23]: Access = 1258559, Miss = 1103449, Miss_rate = 0.877, Pending_hits = 5789, Reservation_fails = 22070
L2_total_cache_accesses = 30213696
L2_total_cache_misses = 26463163
L2_total_cache_miss_rate = 0.8759
L2_total_cache_pending_hits = 138764
L2_total_cache_reservation_fails = 653228
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 46229
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 299
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 586920
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2658
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1760760
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 299
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 1209061
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 7393
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 3976834
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 650570
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 11930880
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 7393
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2356479
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 131072
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 5023682
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 3184087
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2394208
	L2_cache_stats_breakdown[TEXTURE_ACC_R][TOTAL_ACCESS] = 17124168
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 10695320
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 18
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 56
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 2584
	L2_cache_stats_fail_breakdown[TEXTURE_ACC_R][MISS_QUEUE_FULL] = 234
	L2_cache_stats_fail_breakdown[TEXTURE_ACC_R][MSHR_ENRTY_FAIL] = 650336
L2_cache_data_port_util = 0.055
L2_cache_fill_port_util = 0.114

icnt_total_pkts_mem_to_simt=30213696
icnt_total_pkts_simt_to_mem=17370570
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 17370570
Req_Network_cycles = 6690969
Req_Network_injected_packets_per_cycle =       2.5961 
Req_Network_conflicts_per_cycle =       2.3452
Req_Network_conflicts_per_cycle_util =       2.9459
Req_Bank_Level_Parallism =       3.2611
Req_Network_in_buffer_full_per_cycle =       0.0011
Req_Network_in_buffer_avg_util =       8.2988
Req_Network_out_buffer_full_per_cycle =       0.1126
Req_Network_out_buffer_avg_util =      46.0838

Reply_Network_injected_packets_num = 30213696
Reply_Network_cycles = 6690969
Reply_Network_injected_packets_per_cycle =        4.5156
Reply_Network_conflicts_per_cycle =        3.0576
Reply_Network_conflicts_per_cycle_util =       3.5922
Reply_Bank_Level_Parallism =       5.3051
Reply_Network_in_buffer_full_per_cycle =       0.0125
Reply_Network_in_buffer_avg_util =       9.3061
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1505
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 13 hrs, 51 min, 5 sec (49865 sec)
gpgpu_simulation_rate = 18726 (inst/sec)
gpgpu_simulation_rate = 134 (cycle/sec)
gpgpu_silicon_slowdown = 10186567x
GPGPU-Sim PTX: in cudaBindTexture: sizeof(struct textureReference) = 124
GPGPU-Sim PTX:   size = 4294967295
GPGPU-Sim PTX:   texref = 0x5595e0186300, array = 0x5595e267fe60
GPGPU-Sim PTX:   devPtr32 = c1004000
GPGPU-Sim PTX:   Name corresponding to textureReference: tex
GPGPU-Sim PTX:   ChannelFormatDesc: x=32, y=32, z=32, w=32
GPGPU-Sim PTX:   Texture Normalized? = 0
GPGPU-Sim PTX:   Warning: binding to texref associated with tex, which was previously bound.
Implicitly unbinding texref associated to tex first
GPGPU-Sim PTX:   texel size = 16
GPGPU-Sim PTX:   texture cache linesize = 128
GPGPU-Sim PTX:   Tx = 4; Ty = 2, Tx_numbits = 2, Ty_numbits = 1
GPGPU-Sim PTX:   Texel size = 16 bytes; texel_size_numbits = 4
GPGPU-Sim PTX:   Binding texture to array starting at devPtr32 = 0xc1004000
GPGPU-Sim PTX:   Texel size = 16 bytes
GPGPU-Sim PTX: devPtr = 0xffffffffc1004000
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd1fcd6ea8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd1fcd6ea4..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd1fcd6ea0..

GPGPU-Sim PTX: cudaLaunch for 0x0x5595e0173ac2 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z13mergeSortPassP6float4ii 
GPGPU-Sim PTX: pushing kernel '_Z13mergeSortPassP6float4ii' to stream 0, gridDim= (84,1,1) blockDim = (208,1,1) 
GPGPU-Sim uArch: Shader 15 bind to kernel 11 '_Z13mergeSortPassP6float4ii'
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 16 bind to kernel 11 '_Z13mergeSortPassP6float4ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 11 '_Z13mergeSortPassP6float4ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 11 '_Z13mergeSortPassP6float4ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 11 '_Z13mergeSortPassP6float4ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 11 '_Z13mergeSortPassP6float4ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 11 '_Z13mergeSortPassP6float4ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 11 '_Z13mergeSortPassP6float4ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 11 '_Z13mergeSortPassP6float4ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 11 '_Z13mergeSortPassP6float4ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 11 '_Z13mergeSortPassP6float4ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 11 '_Z13mergeSortPassP6float4ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 11 '_Z13mergeSortPassP6float4ii'
GPGPU-Sim uArch: Shader 28 bind to kernel 11 '_Z13mergeSortPassP6float4ii'
GPGPU-Sim uArch: Shader 29 bind to kernel 11 '_Z13mergeSortPassP6float4ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 11 '_Z13mergeSortPassP6float4ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 11 '_Z13mergeSortPassP6float4ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 11 '_Z13mergeSortPassP6float4ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 11 '_Z13mergeSortPassP6float4ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 11 '_Z13mergeSortPassP6float4ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 11 '_Z13mergeSortPassP6float4ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 11 '_Z13mergeSortPassP6float4ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 11 '_Z13mergeSortPassP6float4ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 11 '_Z13mergeSortPassP6float4ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 11 '_Z13mergeSortPassP6float4ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 11 '_Z13mergeSortPassP6float4ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 11 '_Z13mergeSortPassP6float4ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 11 '_Z13mergeSortPassP6float4ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 11 '_Z13mergeSortPassP6float4ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 11 '_Z13mergeSortPassP6float4ii'
Simulation cycle for kernel 10 is = 10000
Simulation cycle for kernel 10 is = 15000
Simulation cycle for kernel 10 is = 20000
Simulation cycle for kernel 10 is = 25000
Simulation cycle for kernel 10 is = 30000
Simulation cycle for kernel 10 is = 35000
Simulation cycle for kernel 10 is = 40000
Simulation cycle for kernel 10 is = 45000
Simulation cycle for kernel 10 is = 50000
Simulation cycle for kernel 10 is = 55000
Simulation cycle for kernel 10 is = 60000
Simulation cycle for kernel 10 is = 65000
Simulation cycle for kernel 10 is = 70000
Simulation cycle for kernel 10 is = 75000
Simulation cycle for kernel 10 is = 80000
Simulation cycle for kernel 10 is = 85000
Simulation cycle for kernel 10 is = 90000
Simulation cycle for kernel 10 is = 95000
Simulation cycle for kernel 10 is = 100000
Simulation cycle for kernel 10 is = 105000
Simulation cycle for kernel 10 is = 110000
Simulation cycle for kernel 10 is = 115000
Simulation cycle for kernel 10 is = 120000
Simulation cycle for kernel 10 is = 125000
Simulation cycle for kernel 10 is = 130000
Simulation cycle for kernel 10 is = 135000
Simulation cycle for kernel 10 is = 140000
Simulation cycle for kernel 10 is = 145000
Simulation cycle for kernel 10 is = 150000
Simulation cycle for kernel 10 is = 155000
Simulation cycle for kernel 10 is = 160000
Simulation cycle for kernel 10 is = 165000
Simulation cycle for kernel 10 is = 170000
Simulation cycle for kernel 10 is = 175000
Simulation cycle for kernel 10 is = 180000
Simulation cycle for kernel 10 is = 185000
Simulation cycle for kernel 10 is = 190000
Simulation cycle for kernel 10 is = 195000
Simulation cycle for kernel 10 is = 200000
Simulation cycle for kernel 10 is = 205000
Simulation cycle for kernel 10 is = 210000
Simulation cycle for kernel 10 is = 215000
Simulation cycle for kernel 10 is = 220000
Simulation cycle for kernel 10 is = 225000
Simulation cycle for kernel 10 is = 230000
Simulation cycle for kernel 10 is = 235000
Simulation cycle for kernel 10 is = 240000
Simulation cycle for kernel 10 is = 245000
Simulation cycle for kernel 10 is = 250000
Simulation cycle for kernel 10 is = 255000
Simulation cycle for kernel 10 is = 260000
Simulation cycle for kernel 10 is = 265000
Simulation cycle for kernel 10 is = 270000
Simulation cycle for kernel 10 is = 275000
Simulation cycle for kernel 10 is = 280000
Simulation cycle for kernel 10 is = 285000
Simulation cycle for kernel 10 is = 290000
Simulation cycle for kernel 10 is = 295000
Simulation cycle for kernel 10 is = 300000
Simulation cycle for kernel 10 is = 305000
Simulation cycle for kernel 10 is = 310000
Simulation cycle for kernel 10 is = 315000
Simulation cycle for kernel 10 is = 320000
Simulation cycle for kernel 10 is = 325000
Simulation cycle for kernel 10 is = 330000
Simulation cycle for kernel 10 is = 335000
Simulation cycle for kernel 10 is = 340000
Simulation cycle for kernel 10 is = 345000
Simulation cycle for kernel 10 is = 350000
Simulation cycle for kernel 10 is = 355000
Simulation cycle for kernel 10 is = 360000
Simulation cycle for kernel 10 is = 365000
Simulation cycle for kernel 10 is = 370000
Simulation cycle for kernel 10 is = 375000
Simulation cycle for kernel 10 is = 380000
Simulation cycle for kernel 10 is = 385000
Simulation cycle for kernel 10 is = 390000
Simulation cycle for kernel 10 is = 395000
Simulation cycle for kernel 10 is = 400000
Simulation cycle for kernel 10 is = 405000
Simulation cycle for kernel 10 is = 410000
Simulation cycle for kernel 10 is = 415000
Simulation cycle for kernel 10 is = 420000
Simulation cycle for kernel 10 is = 425000
Simulation cycle for kernel 10 is = 430000
Simulation cycle for kernel 10 is = 435000
Simulation cycle for kernel 10 is = 440000
Simulation cycle for kernel 10 is = 445000
Simulation cycle for kernel 10 is = 450000
Simulation cycle for kernel 10 is = 455000
Simulation cycle for kernel 10 is = 460000
Simulation cycle for kernel 10 is = 465000
Simulation cycle for kernel 10 is = 470000
Simulation cycle for kernel 10 is = 475000
Simulation cycle for kernel 10 is = 480000
Simulation cycle for kernel 10 is = 485000
Simulation cycle for kernel 10 is = 490000
Simulation cycle for kernel 10 is = 495000
Simulation cycle for kernel 10 is = 500000
Simulation cycle for kernel 10 is = 505000
Simulation cycle for kernel 10 is = 510000
Simulation cycle for kernel 10 is = 515000
Simulation cycle for kernel 10 is = 520000
Simulation cycle for kernel 10 is = 525000
Simulation cycle for kernel 10 is = 530000
Simulation cycle for kernel 10 is = 535000
Simulation cycle for kernel 10 is = 540000
Simulation cycle for kernel 10 is = 545000
Simulation cycle for kernel 10 is = 550000
Simulation cycle for kernel 10 is = 555000
Simulation cycle for kernel 10 is = 560000
Simulation cycle for kernel 10 is = 565000
Simulation cycle for kernel 10 is = 570000
Simulation cycle for kernel 10 is = 575000
Simulation cycle for kernel 10 is = 580000
Simulation cycle for kernel 10 is = 585000
Simulation cycle for kernel 10 is = 590000
Simulation cycle for kernel 10 is = 595000
Simulation cycle for kernel 10 is = 600000
Simulation cycle for kernel 10 is = 605000
Simulation cycle for kernel 10 is = 610000
Simulation cycle for kernel 10 is = 615000
Simulation cycle for kernel 10 is = 620000
Simulation cycle for kernel 10 is = 625000
Simulation cycle for kernel 10 is = 630000
Simulation cycle for kernel 10 is = 635000
Simulation cycle for kernel 10 is = 640000
Simulation cycle for kernel 10 is = 645000
Simulation cycle for kernel 10 is = 650000
Simulation cycle for kernel 10 is = 655000
Simulation cycle for kernel 10 is = 660000
Simulation cycle for kernel 10 is = 665000
Simulation cycle for kernel 10 is = 670000
Simulation cycle for kernel 10 is = 675000
Simulation cycle for kernel 10 is = 680000
Simulation cycle for kernel 10 is = 685000
Simulation cycle for kernel 10 is = 690000
Simulation cycle for kernel 10 is = 695000
Simulation cycle for kernel 10 is = 700000
Simulation cycle for kernel 10 is = 705000
Simulation cycle for kernel 10 is = 710000
Simulation cycle for kernel 10 is = 715000
Simulation cycle for kernel 10 is = 720000
Simulation cycle for kernel 10 is = 725000
Simulation cycle for kernel 10 is = 730000
Simulation cycle for kernel 10 is = 735000
Simulation cycle for kernel 10 is = 740000
Simulation cycle for kernel 10 is = 745000
Simulation cycle for kernel 10 is = 750000
Simulation cycle for kernel 10 is = 755000
Simulation cycle for kernel 10 is = 760000
Simulation cycle for kernel 10 is = 765000
Simulation cycle for kernel 10 is = 770000
Simulation cycle for kernel 10 is = 775000
Simulation cycle for kernel 10 is = 780000
Simulation cycle for kernel 10 is = 785000
Simulation cycle for kernel 10 is = 790000
Simulation cycle for kernel 10 is = 795000
Simulation cycle for kernel 10 is = 800000
Simulation cycle for kernel 10 is = 805000
Simulation cycle for kernel 10 is = 810000
Simulation cycle for kernel 10 is = 815000
Simulation cycle for kernel 10 is = 820000
Simulation cycle for kernel 10 is = 825000
Simulation cycle for kernel 10 is = 830000
Simulation cycle for kernel 10 is = 835000
Simulation cycle for kernel 10 is = 840000
Simulation cycle for kernel 10 is = 845000
Simulation cycle for kernel 10 is = 850000
Simulation cycle for kernel 10 is = 855000
Simulation cycle for kernel 10 is = 860000
Simulation cycle for kernel 10 is = 865000
Simulation cycle for kernel 10 is = 870000
Simulation cycle for kernel 10 is = 875000
Simulation cycle for kernel 10 is = 880000
Simulation cycle for kernel 10 is = 885000
Simulation cycle for kernel 10 is = 890000
Simulation cycle for kernel 10 is = 895000
Simulation cycle for kernel 10 is = 900000
Simulation cycle for kernel 10 is = 905000
Simulation cycle for kernel 10 is = 910000
Simulation cycle for kernel 10 is = 915000
Destroy streams for kernel 11: size 0
kernel_name = _Z13mergeSortPassP6float4ii 
kernel_launch_uid = 11 
gpu_sim_cycle = 917435
gpu_sim_insn = 93893522
gpu_ipc =     102.3435
gpu_tot_sim_cycle = 7608404
gpu_tot_sim_insn = 1027676322
gpu_tot_ipc =     135.0712
gpu_tot_issued_cta = 11320
gpu_occupancy = 62.7140% 
gpu_tot_occupancy = 63.2749% 
max_total_param_size = 0
gpu_stall_dramfull = 54672376
gpu_stall_icnt2sh    = 83754
partiton_level_parallism =       2.5805
partiton_level_parallism_total  =       2.5942
partiton_level_parallism_util =       2.8729
partiton_level_parallism_util_total  =       3.2338
L2_BW  =     301.0415 GB/Sec
L2_BW_total  =     209.7576 GB/Sec
gpu_total_sim_rate=18218

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 469488, Miss = 419598, Miss_rate = 0.894, Pending_hits = 444, Reservation_fails = 146190
	L1D_cache_core[1]: Access = 483948, Miss = 432768, Miss_rate = 0.894, Pending_hits = 626, Reservation_fails = 173910
	L1D_cache_core[2]: Access = 482841, Miss = 434084, Miss_rate = 0.899, Pending_hits = 417, Reservation_fails = 144559
	L1D_cache_core[3]: Access = 472742, Miss = 422029, Miss_rate = 0.893, Pending_hits = 422, Reservation_fails = 139477
	L1D_cache_core[4]: Access = 485866, Miss = 435530, Miss_rate = 0.896, Pending_hits = 601, Reservation_fails = 152563
	L1D_cache_core[5]: Access = 452051, Miss = 403766, Miss_rate = 0.893, Pending_hits = 419, Reservation_fails = 142929
	L1D_cache_core[6]: Access = 459540, Miss = 408703, Miss_rate = 0.889, Pending_hits = 411, Reservation_fails = 151425
	L1D_cache_core[7]: Access = 450218, Miss = 398739, Miss_rate = 0.886, Pending_hits = 575, Reservation_fails = 139519
	L1D_cache_core[8]: Access = 495421, Miss = 427316, Miss_rate = 0.863, Pending_hits = 16846, Reservation_fails = 162626
	L1D_cache_core[9]: Access = 500625, Miss = 432224, Miss_rate = 0.863, Pending_hits = 16753, Reservation_fails = 145002
	L1D_cache_core[10]: Access = 505171, Miss = 432179, Miss_rate = 0.856, Pending_hits = 16912, Reservation_fails = 147417
	L1D_cache_core[11]: Access = 464367, Miss = 394565, Miss_rate = 0.850, Pending_hits = 16819, Reservation_fails = 137757
	L1D_cache_core[12]: Access = 490576, Miss = 418240, Miss_rate = 0.853, Pending_hits = 17085, Reservation_fails = 170510
	L1D_cache_core[13]: Access = 495274, Miss = 423126, Miss_rate = 0.854, Pending_hits = 16801, Reservation_fails = 148913
	L1D_cache_core[14]: Access = 511550, Miss = 440572, Miss_rate = 0.861, Pending_hits = 16921, Reservation_fails = 183664
	L1D_cache_core[15]: Access = 495172, Miss = 430870, Miss_rate = 0.870, Pending_hits = 16972, Reservation_fails = 158105
	L1D_cache_core[16]: Access = 477418, Miss = 423456, Miss_rate = 0.887, Pending_hits = 353, Reservation_fails = 155611
	L1D_cache_core[17]: Access = 492628, Miss = 438053, Miss_rate = 0.889, Pending_hits = 463, Reservation_fails = 159141
	L1D_cache_core[18]: Access = 448369, Miss = 396771, Miss_rate = 0.885, Pending_hits = 359, Reservation_fails = 145886
	L1D_cache_core[19]: Access = 496026, Miss = 441105, Miss_rate = 0.889, Pending_hits = 464, Reservation_fails = 164711
	L1D_cache_core[20]: Access = 448228, Miss = 395478, Miss_rate = 0.882, Pending_hits = 288, Reservation_fails = 147999
	L1D_cache_core[21]: Access = 452927, Miss = 401473, Miss_rate = 0.886, Pending_hits = 366, Reservation_fails = 146669
	L1D_cache_core[22]: Access = 474652, Miss = 423660, Miss_rate = 0.893, Pending_hits = 363, Reservation_fails = 183715
	L1D_cache_core[23]: Access = 454220, Miss = 402452, Miss_rate = 0.886, Pending_hits = 342, Reservation_fails = 150833
	L1D_cache_core[24]: Access = 441124, Miss = 390291, Miss_rate = 0.885, Pending_hits = 341, Reservation_fails = 140604
	L1D_cache_core[25]: Access = 454499, Miss = 404425, Miss_rate = 0.890, Pending_hits = 343, Reservation_fails = 153184
	L1D_cache_core[26]: Access = 480641, Miss = 428184, Miss_rate = 0.891, Pending_hits = 263, Reservation_fails = 162652
	L1D_cache_core[27]: Access = 467878, Miss = 417523, Miss_rate = 0.892, Pending_hits = 478, Reservation_fails = 152616
	L1D_cache_core[28]: Access = 468060, Miss = 415529, Miss_rate = 0.888, Pending_hits = 548, Reservation_fails = 166595
	L1D_cache_core[29]: Access = 463131, Miss = 414888, Miss_rate = 0.896, Pending_hits = 542, Reservation_fails = 153131
	L1D_total_cache_accesses = 14234651
	L1D_total_cache_misses = 12547597
	L1D_total_cache_miss_rate = 0.8815
	L1D_total_cache_pending_hits = 144537
	L1D_total_cache_reservation_fails = 4627913
	L1D_cache_data_port_util = 0.008
	L1D_cache_fill_port_util = 0.012
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 27435105
	L1T_total_cache_misses = 5599536
	L1T_total_cache_miss_rate = 0.2041
	L1T_total_cache_pending_hits = 21835569
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 90887
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 13465
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 596504
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 955155
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1789512
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 13465
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 21835569
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 5599536
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1451630
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 131072
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 8183786
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3672758
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1977795
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2490368
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][TOTAL_ACCESS] = 27435105
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 11744283

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 955155
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 3672758
ctas_completed 11320, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
70500, 70208, 79510, 70279, 69955, 79613, 69896, 69783, 79583, 51870, 51906, 51500, 51697, 51445, 54928, 51630, 26743, 26415, 26694, 26575, 26664, 20463, 20640, 20460, 20404, 20826, 20519, 20312, 1292, 1292, 1292, 1292, 
gpgpu_n_tot_thrd_icount = 1201833568
gpgpu_n_tot_w_icount = 37557299
gpgpu_n_stall_shd_mem = 124566340
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2394208
gpgpu_n_mem_write_global = 11744283
gpgpu_n_mem_texture = 5599536
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 19988480
gpgpu_n_store_insn = 17829525
gpgpu_n_shmem_insn = 37473176
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 55569392
gpgpu_n_const_mem_insn = 2121728
gpgpu_n_param_mem_insn = 5643296
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 2557604
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 6767068
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 489388
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:397301738	W0_Idle:16626037	W0_Scoreboard:350763730	W1:1013846	W2:341238	W3:165605	W4:102938	W5:81080	W6:69912	W7:86156	W8:92402	W9:102098	W10:112872	W11:144386	W12:215590	W13:272014	W14:421352	W15:989966	W16:1712738	W17:295956	W18:247158	W19:170582	W20:118170	W21:76742	W22:50112	W23:45356	W24:68436	W25:103418	W26:127216	W27:211720	W28:382304	W29:502268	W30:3530660	W31:2870792	W32:22832216
single_issue_nums: WS0:9810483	WS1:9619323	WS2:9160053	WS3:8967440	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 19088128 {8:2386016,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 469771320 {40:11744283,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 327680 {40:8192,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 44796288 {8:5599536,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 95440640 {40:2386016,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 93954264 {8:11744283,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 327680 {40:8192,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 895925760 {40:22398144,}
maxmflatency = 7301 
max_icnt2mem_latency = 5672 
maxmrqlatency = 4851 
max_icnt2sh_latency = 1817 
averagemflatency = 1108 
avg_icnt2mem_latency = 276 
avg_mrq_latency = 123 
avg_icnt2sh_latency = 57 
mrq_lat_table:3822834 	455920 	481637 	1068174 	3922562 	4025894 	4569185 	5110230 	3695460 	743412 	11264 	492 	23 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2649749 	6665351 	11455145 	11315886 	4249844 	200660 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	2679647 	345847 	128121 	98061 	6117872 	1047687 	1141942 	1758427 	2492096 	2771825 	1152612 	3890 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	22621185 	2598165 	1647539 	1500030 	1532764 	1659847 	1925184 	2065972 	941715 	44234 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	90 	2507 	2025 	1969 	962 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        65        64        64 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        65        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        65        64        64        64        64        64        64        64 
dram[8]:        64        64        64        64        64        64        64        64        64        64        64        65        65        64        64        64 
dram[9]:        64        64        64        64        64        64        64        65        64        64        64        64        64        64        64        64 
dram[10]:        64        64        64        64        64        64        65        64        64        64        64        64        64        64        64        65 
dram[11]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        65        64 
maximum service time to same row:
dram[0]:     24430     28232     59054     68634     35497     35425     21782     21788     35129     35273     30507     30520     89180     91353     35313     35131 
dram[1]:     29377     26012     62191     62317     35318     35360     26878     26875     34949     34972     30515     30496     94994     93825     35280     35363 
dram[2]:     24591     22645     69667     61625     35503     35514     26672     21784     35248     35081     30496     30496     90052     95442     35091     35137 
dram[3]:     26212     21783     77119     67039     35492     35454     21784     21785     35327     34999     30496     30497     94674     98816     35266     35192 
dram[4]:     28417     25490     78152     77453     35657     35436     23320     22522     35684     35401     35054     30500     95014    103739     35511     35276 
dram[5]:     29419     27399     72996     75038     35457     35681     26782     23468     35501     35675     35088     35092     99642     95387     35446     35422 
dram[6]:     21845     21782     74675     77740     35391     35706     21789     24808     35466     35707     30509     30496    102374     96474     35254     35566 
dram[7]:     27225     24976     73367     77968     35747     35383     21787     26909     35692     35369     35016     30496     99170    102982     35456     35256 
dram[8]:     22112     23697     65826     59013     35737     35569     22554     23774     35602     35376     30496     30511    105980    100182     35105     35174 
dram[9]:     23098     22112     65538     62234     35559     35829     26740     23952     35499     35577     30496     30496    106786    104446     35074     35143 
dram[10]:     22984     26129     61489     70547     35706     35736     22451     21783     35456     35630     30511     30495    100216    109041     35142     35217 
dram[11]:     21783     21782     62910     62504     35776     35925     26809     22641     35530     35349     30497     30496    103096    105569     35126     35350 
average row accesses per activate:
dram[0]:  3.871015  3.885242  3.865778  3.919862  3.758875  3.859378  3.851750  3.847285  3.828672  3.866175  3.872534  3.857264  3.796386  3.830580  3.877176  3.852280 
dram[1]:  3.813921  3.788855  3.810333  3.805976  3.723463  3.734296  3.750099  3.750345  3.750975  3.760888  3.756623  3.744583  3.740608  3.683649  3.779571  3.721459 
dram[2]:  3.910029  3.918757  3.896607  3.945222  3.793508  3.859235  3.866531  3.871967  3.842267  3.845648  3.860690  3.860894  3.818100  3.842917  3.866135  3.858914 
dram[3]:  3.804962  3.779115  3.847853  3.811752  3.748833  3.730827  3.749396  3.760686  3.759520  3.756768  3.762281  3.743671  3.723802  3.695397  3.753037  3.731126 
dram[4]:  3.890523  3.925997  3.905892  3.943819  3.781179  3.843296  3.860483  3.874845  3.840752  3.850378  3.868121  3.871637  3.794740  3.838834  3.856488  3.855282 
dram[5]:  3.838826  3.800922  3.827629  3.806682  3.737000  3.734813  3.760617  3.754737  3.779192  3.738766  3.803845  3.753768  3.749948  3.690920  3.782716  3.723800 
dram[6]:  3.899095  3.921769  3.935559  3.939762  3.796700  3.880435  3.864168  3.897758  3.843124  3.856932  3.872775  3.875157  3.798786  3.849740  3.881020  3.882318 
dram[7]:  3.805046  3.797333  3.865063  3.805770  3.755651  3.747000  3.775622  3.769972  3.764813  3.756294  3.787889  3.784926  3.751559  3.729392  3.775070  3.722509 
dram[8]:  3.903553  3.931584  3.909022  3.929990  3.805833  3.880940  3.870425  3.883085  3.822533  3.864522  3.877312  3.883669  3.811841  3.860960  3.901836  3.896828 
dram[9]:  3.818579  3.809495  3.816367  3.809441  3.771531  3.740538  3.768453  3.767297  3.763422  3.766071  3.800296  3.779310  3.763161  3.725121  3.800888  3.722660 
dram[10]:  3.900268  3.965780  3.912512  3.929907  3.826750  3.877183  3.883233  3.905160  3.848546  3.878302  3.882890  3.887264  3.824644  3.870754  3.888741  3.885939 
dram[11]:  3.810197  3.777967  3.823349  3.813954  3.773144  3.758929  3.787647  3.764299  3.795816  3.775655  3.774183  3.759236  3.738478  3.745216  3.770652  3.756571 
average row locality = 27907087/7306801 = 3.819330
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:    119072    120402    120366    121079    116200    117987    117868    117434    116450    117259    118420    116910    116397    117346    120469    119392 
dram[1]:    115041    113798    116081    115724    113214    111833    112169    111723    112762    112502    113978    112463    113396    110372    114788    112508 
dram[2]:    118804    120300    119388    121156    115340    117172    116852    117428    116700    116361    117630    116728    115526    116920    118711    119216 
dram[3]:    114308    113740    115260    115532    113116    112120    111576    112304    112592    112600    113220    112352    112444    110913    113800    113080 
dram[4]:    119019    119653    119916    120712    116385    117315    117395    117337    116592    116353    117906    116779    115952    117259    119943    118981 
dram[5]:    115007    113880    115326    115415    113017    112094    112277    112016    113465    112280    113996    112208    113720    111234    114570    112951 
dram[6]:    118710    119864    120032    121252    115488    117276    117028    117368    116299    116704    117568    116248    115260    116400    119005    119200 
dram[7]:    113680    113988    115608    116088    112808    112213    112176    112308    112632    112424    113428    113124    113348    111465    114536    113444 
dram[8]:    119132    120327    119860    121081    116179    118080    117632    117801    116393    116565    117931    116947    115725    117484    119578    119594 
dram[9]:    115256    114083    115737    116252    113481    112052    112391    112164    113078    112625    114494    112572    113333    111487    114936    112540 
dram[10]:    118549    120784    120350    120936    115676    117212    116576    117216    116497    116464    118016    116972    115932    116596    118940    118884 
dram[11]:    114184    113964    114892    116434    112728    111985    111484    112732    112688    112312    113576    112589    112464    112100    113756    113795 
total dram reads = 22200590
bank skew: 121252/110372 = 1.10
chip skew: 1893051/1808957 = 1.05
number of total write accesses:
dram[0]:     48050     48051     47953     47840     48300     47882     47627     47245     47500     47326     47240     47089     47726     47425     47533     47463 
dram[1]:     47655     47439     47777     47668     48038     47846     47456     47287     47312     47391     47253     47130     47458     47556     47578     47217 
dram[2]:     47641     47778     47608     47558     47755     47738     47108     47356     47229     47451     47255     47013     47448     47386     47223     47414 
dram[3]:     47953     48018     47659     47980     47843     47924     47400     47444     47268     47282     47218     47268     47568     47706     47620     47699 
dram[4]:     47994     47980     48069     47626     48316     47849     47580     47252     47477     47456     47253     46981     47687     47421     47507     47387 
dram[5]:     47710     47516     47809     47716     48129     47824     47362     47309     47133     47301     47267     47038     47528     47533     47413     47406 
dram[6]:     47854     47790     47594     47640     47789     47616     47325     47094     47166     47531     47280     47023     47636     47331     47347     47216 
dram[7]:     48009     48012     47654     48159     47847     47869     47228     47355     47268     47382     47290     47288     47606     47680     47559     47792 
dram[8]:     47970     47994     47969     47882     48273     47757     47537     47138     47476     47376     47197     47101     47744     47441     47558     47260 
dram[9]:     47615     47643     47841     47730     48082     48029     47401     47357     47332     47334     47182     47109     47576     47513     47568     47417 
dram[10]:     47886     47774     47652     47564     47780     47561     47275     47220     47156     47438     47224     47076     47558     47265     47385     47261 
dram[11]:     47862     48064     47650     48132     47808     47898     47164     47540     47167     47490     47332     47293     47532     47633     47585     47795 
total dram writes = 9129603
bank skew: 48316/46981 = 1.03
chip skew: 762250/758961 = 1.00
average mf latency per bank:
dram[0]:       1492      1498      1492      1493      1488      1466      1482      1497      1484      1489      1472      1468      1485      1504      1477      1480
dram[1]:       1588      1410      1580      1410      1556      1389      1596      1419      1569      1400      1549      1385      1582      1425      1571      1398
dram[2]:       1154      1286      1161      1285      1148      1271      1163      1294      1144      1285      1142      1269      1166      1305      1143      1274
dram[3]:       1240      1175      1232      1175      1234      1167      1227      1176      1226      1171      1216      1154      1226      1189      1248      1172
dram[4]:       1219      1153      1224      1148      1218      1155      1218      1147      1216      1156      1206      1158      1223      1156      1204      1164
dram[5]:       1159      1201      1144      1205      1141      1200      1157      1196      1136      1200      1128      1190      1145      1197      1143      1204
dram[6]:       1314      1193      1312      1189      1307      1201      1309      1191      1308      1192      1303      1185      1324      1200      1301      1201
dram[7]:       1353      1202      1343      1198      1311      1175      1343      1199      1315      1187      1309      1173      1345      1207      1315      1182
dram[8]:       1197      1253      1221      1250      1210      1265      1216      1252      1208      1269      1196      1253      1205      1244      1199      1284
dram[9]:       1294      1366      1291      1372      1299      1382      1292      1360      1295      1372      1277      1353      1286      1370      1299      1375
dram[10]:       1298      1330      1301      1340      1311      1363      1308      1330      1303      1358      1293      1335      1311      1338      1301      1357
dram[11]:       1282      1418      1287      1424      1297      1431      1285      1405      1287      1422      1268      1403      1281      1408      1296      1425
maximum mf latency per bank:
dram[0]:       6322      6192      6342      6317      6123      5726      6719      6663      7301      5892      5907      6076      6225      6628      6107      6111
dram[1]:       6446      5481      6916      5618      6416      5202      6428      5733      5661      5716      6194      6137      6662      6248      6152      5380
dram[2]:       4415      5998      4661      6237      4725      5423      4874      6251      5894      5741      4342      5999      5048      6092      4309      6155
dram[3]:       4779      5101      5143      5072      5297      5006      4782      5122      5419      5106      4936      5193      4998      5279      5567      5201
dram[4]:       5890      4855      4930      4999      5397      5834      5146      4894      4957      5351      4957      4890      5298      4836      4981      4837
dram[5]:       4500      4416      4577      4915      4452      4798      4901      4461      4390      4864      4326      4630      4505      4506      4629      5002
dram[6]:       6601      4742      5893      4780      6083      5413      6820      4458      5675      4826      6134      4880      5971      4877      5782      5375
dram[7]:       5880      5730      5770      5499      5345      5369      5979      5634      6013      5968      5336      5440      6115      5538      5442      5065
dram[8]:       4543      5008      4795      4726      4671      5377      4359      4815      5376      5445      4463      5149      4752      4725      4548      5730
dram[9]:       5473      5622      5597      5705      6034      5868      5310      5611      5654      6266      5581      6358      5970      5831      6035      5892
dram[10]:       5310      5536      5359      5433      5543      5812      4729      5209      6502      5456      4991      5233      4933      5085      5086      5716
dram[11]:       5328      6646      5860      6315      6028      6489      5818      6207      6036      6552      5756      6706      5343      6175      5968      6647

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=19511492 n_nop=15724331 n_act=615404 n_pre=615388 n_ref_event=4572360550251980812 n_req=2370755 n_rd=1893051 n_rd_L2_A=0 n_write=0 n_wr_bk=762250 bw_util=0.5444
n_activity=14854479 dram_eff=0.715
bk0: 119072a 11102461i bk1: 120402a 11040713i bk2: 120366a 11046920i bk3: 121079a 11101004i bk4: 116200a 11003551i bk5: 117987a 11193126i bk6: 117868a 11131575i bk7: 117434a 11173225i bk8: 116450a 11166182i bk9: 117259a 11120740i bk10: 118420a 11231396i bk11: 116910a 11318369i bk12: 116397a 11136860i bk13: 117346a 11170533i bk14: 120469a 11110449i bk15: 119392a 11102036i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.740425
Row_Buffer_Locality_read = 0.876684
Row_Buffer_Locality_write = 0.200459
Bank_Level_Parallism = 9.641341
Bank_Level_Parallism_Col = 6.682182
Bank_Level_Parallism_Ready = 2.477520
write_to_read_ratio_blp_rw_average = 0.573197
GrpLevelPara = 3.173196 

BW Util details:
bwutil = 0.544356 
total_CMD = 19511492 
util_bw = 10621204 
Wasted_Col = 3248256 
Wasted_Row = 370477 
Idle = 5271555 

BW Util Bottlenecks: 
RCDc_limit = 1317987 
RCDWRc_limit = 1951580 
WTRc_limit = 2366855 
RTWc_limit = 7707979 
CCDLc_limit = 2102150 
rwq = 0 
CCDLc_limit_alone = 1269896 
WTRc_limit_alone = 2238965 
RTWc_limit_alone = 7003615 

Commands details: 
total_CMD = 19511492 
n_nop = 15724331 
Read = 1893051 
Write = 0 
L2_Alloc = 0 
L2_WB = 762250 
n_act = 615404 
n_pre = 615388 
n_ref = 4572360550251980812 
n_req = 2370755 
total_req = 2655301 

Dual Bus Interface Util: 
issued_total_row = 1230792 
issued_total_col = 2655301 
Row_Bus_Util =  0.063080 
CoL_Bus_Util = 0.136089 
Either_Row_CoL_Bus_Util = 0.194099 
Issued_on_Two_Bus_Simul_Util = 0.005070 
issued_two_Eff = 0.026123 
queue_avg = 39.039326 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=39.0393
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=19511492 n_nop=15816368 n_act=608885 n_pre=608869 n_ref_event=0 n_req=2287661 n_rd=1812352 n_rd_L2_A=0 n_write=0 n_wr_bk=760061 bw_util=0.5274
n_activity=14718110 dram_eff=0.6991
bk0: 115041a 11432749i bk1: 113798a 11468845i bk2: 116081a 11357867i bk3: 115724a 11384796i bk4: 113214a 11359254i bk5: 111833a 11507123i bk6: 112169a 11473789i bk7: 111723a 11477273i bk8: 112762a 11433127i bk9: 112502a 11399850i bk10: 113978a 11484916i bk11: 112463a 11539294i bk12: 113396a 11454869i bk13: 110372a 11425056i bk14: 114788a 11427042i bk15: 112508a 11492247i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.733846
Row_Buffer_Locality_read = 0.874668
Row_Buffer_Locality_write = 0.196893
Bank_Level_Parallism = 9.397231
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 2.440732
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.527364 
total_CMD = 19511492 
util_bw = 10289652 
Wasted_Col = 3361169 
Wasted_Row = 421634 
Idle = 5439037 

BW Util Bottlenecks: 
RCDc_limit = 1341497 
RCDWRc_limit = 2009236 
WTRc_limit = 2340123 
RTWc_limit = 7556494 
CCDLc_limit = 2133634 
rwq = 0 
CCDLc_limit_alone = 1303845 
WTRc_limit_alone = 2213303 
RTWc_limit_alone = 6853525 

Commands details: 
total_CMD = 19511492 
n_nop = 15816368 
Read = 1812352 
Write = 0 
L2_Alloc = 0 
L2_WB = 760061 
n_act = 608885 
n_pre = 608869 
n_ref = 0 
n_req = 2287661 
total_req = 2572413 

Dual Bus Interface Util: 
issued_total_row = 1217754 
issued_total_col = 2572413 
Row_Bus_Util =  0.062412 
CoL_Bus_Util = 0.131841 
Either_Row_CoL_Bus_Util = 0.189382 
Issued_on_Two_Bus_Simul_Util = 0.004871 
issued_two_Eff = 0.025721 
queue_avg = 36.567871 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=36.5679
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=19511492 n_nop=15745834 n_act=609753 n_pre=609737 n_ref_event=0 n_req=2357312 n_rd=1884232 n_rd_L2_A=0 n_write=0 n_wr_bk=758961 bw_util=0.5419
n_activity=14840708 dram_eff=0.7124
bk0: 118804a 11303095i bk1: 120300a 11180647i bk2: 119388a 11246496i bk3: 121156a 11225203i bk4: 115340a 11220721i bk5: 117172a 11242310i bk6: 116852a 11313328i bk7: 117428a 11206345i bk8: 116700a 11288341i bk9: 116361a 11203872i bk10: 117630a 11308471i bk11: 116728a 11372530i bk12: 115526a 11272045i bk13: 116920a 11242464i bk14: 118711a 11219652i bk15: 119216a 11168099i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.741342
Row_Buffer_Locality_read = 0.877226
Row_Buffer_Locality_write = 0.200129
Bank_Level_Parallism = 9.519469
Bank_Level_Parallism_Col = 6.579900
Bank_Level_Parallism_Ready = 2.448376
write_to_read_ratio_blp_rw_average = 0.570051
GrpLevelPara = 3.153961 

BW Util details:
bwutil = 0.541874 
total_CMD = 19511492 
util_bw = 10572772 
Wasted_Col = 3268108 
Wasted_Row = 382645 
Idle = 5287967 

BW Util Bottlenecks: 
RCDc_limit = 1319950 
RCDWRc_limit = 1946859 
WTRc_limit = 2346814 
RTWc_limit = 7660467 
CCDLc_limit = 2137723 
rwq = 0 
CCDLc_limit_alone = 1300705 
WTRc_limit_alone = 2219598 
RTWc_limit_alone = 6950665 

Commands details: 
total_CMD = 19511492 
n_nop = 15745834 
Read = 1884232 
Write = 0 
L2_Alloc = 0 
L2_WB = 758961 
n_act = 609753 
n_pre = 609737 
n_ref = 0 
n_req = 2357312 
total_req = 2643193 

Dual Bus Interface Util: 
issued_total_row = 1219490 
issued_total_col = 2643193 
Row_Bus_Util =  0.062501 
CoL_Bus_Util = 0.135469 
Either_Row_CoL_Bus_Util = 0.192997 
Issued_on_Two_Bus_Simul_Util = 0.004973 
issued_two_Eff = 0.025766 
queue_avg = 38.395596 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=38.3956
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=19511492 n_nop=15819981 n_act=607867 n_pre=607851 n_ref_event=0 n_req=2285434 n_rd=1808957 n_rd_L2_A=0 n_write=0 n_wr_bk=761850 bw_util=0.527
n_activity=14705049 dram_eff=0.6993
bk0: 114308a 11456376i bk1: 113740a 11387857i bk2: 115260a 11439691i bk3: 115532a 11376379i bk4: 113116a 11470445i bk5: 112120a 11502361i bk6: 111576a 11522419i bk7: 112304a 11459820i bk8: 112592a 11528784i bk9: 112600a 11482937i bk10: 113220a 11514705i bk11: 112352a 11508950i bk12: 112444a 11433117i bk13: 110913a 11422711i bk14: 113800a 11374627i bk15: 113080a 11398897i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.734033
Row_Buffer_Locality_read = 0.875008
Row_Buffer_Locality_write = 0.198818
Bank_Level_Parallism = 9.393833
Bank_Level_Parallism_Col = 6.438972
Bank_Level_Parallism_Ready = 2.441942
write_to_read_ratio_blp_rw_average = 0.571183
GrpLevelPara = 3.104771 

BW Util details:
bwutil = 0.527034 
total_CMD = 19511492 
util_bw = 10283228 
Wasted_Col = 3352377 
Wasted_Row = 424338 
Idle = 5451549 

BW Util Bottlenecks: 
RCDc_limit = 1338976 
RCDWRc_limit = 2002378 
WTRc_limit = 2330886 
RTWc_limit = 7535558 
CCDLc_limit = 2125823 
rwq = 0 
CCDLc_limit_alone = 1297976 
WTRc_limit_alone = 2205065 
RTWc_limit_alone = 6833532 

Commands details: 
total_CMD = 19511492 
n_nop = 15819981 
Read = 1808957 
Write = 0 
L2_Alloc = 0 
L2_WB = 761850 
n_act = 607867 
n_pre = 607851 
n_ref = 0 
n_req = 2285434 
total_req = 2570807 

Dual Bus Interface Util: 
issued_total_row = 1215718 
issued_total_col = 2570807 
Row_Bus_Util =  0.062308 
CoL_Bus_Util = 0.131759 
Either_Row_CoL_Bus_Util = 0.189197 
Issued_on_Two_Bus_Simul_Util = 0.004870 
issued_two_Eff = 0.025739 
queue_avg = 36.552925 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=36.5529
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=19511492 n_nop=15735286 n_act=612181 n_pre=612165 n_ref_event=0 n_req=2364492 n_rd=1887497 n_rd_L2_A=0 n_write=0 n_wr_bk=761835 bw_util=0.5431
n_activity=14855798 dram_eff=0.7133
bk0: 119019a 11210042i bk1: 119653a 11146464i bk2: 119916a 11137003i bk3: 120712a 11198691i bk4: 116385a 11007820i bk5: 117315a 11152761i bk6: 117395a 11165302i bk7: 117337a 11165835i bk8: 116592a 11174645i bk9: 116353a 11163319i bk10: 117906a 11227942i bk11: 116779a 11328534i bk12: 115952a 11140502i bk13: 117259a 11204917i bk14: 119943a 11139185i bk15: 118981a 11135130i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.741101
Row_Buffer_Locality_read = 0.877459
Row_Buffer_Locality_write = 0.201524
Bank_Level_Parallism = 9.606730
Bank_Level_Parallism_Col = 6.673673
Bank_Level_Parallism_Ready = 2.479242
write_to_read_ratio_blp_rw_average = 0.573651
GrpLevelPara = 3.167820 

BW Util details:
bwutil = 0.543133 
total_CMD = 19511492 
util_bw = 10597328 
Wasted_Col = 3257970 
Wasted_Row = 379630 
Idle = 5276564 

BW Util Bottlenecks: 
RCDc_limit = 1312905 
RCDWRc_limit = 1950883 
WTRc_limit = 2344847 
RTWc_limit = 7698997 
CCDLc_limit = 2111962 
rwq = 0 
CCDLc_limit_alone = 1277449 
WTRc_limit_alone = 2217894 
RTWc_limit_alone = 6991437 

Commands details: 
total_CMD = 19511492 
n_nop = 15735286 
Read = 1887497 
Write = 0 
L2_Alloc = 0 
L2_WB = 761835 
n_act = 612181 
n_pre = 612165 
n_ref = 0 
n_req = 2364492 
total_req = 2649332 

Dual Bus Interface Util: 
issued_total_row = 1224346 
issued_total_col = 2649332 
Row_Bus_Util =  0.062750 
CoL_Bus_Util = 0.135783 
Either_Row_CoL_Bus_Util = 0.193538 
Issued_on_Two_Bus_Simul_Util = 0.004996 
issued_two_Eff = 0.025812 
queue_avg = 38.626770 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=38.6268
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=19511492 n_nop=15818493 n_act=607267 n_pre=607251 n_ref_event=0 n_req=2287908 n_rd=1813456 n_rd_L2_A=0 n_write=0 n_wr_bk=759994 bw_util=0.5276
n_activity=14756916 dram_eff=0.6976
bk0: 115007a 11484281i bk1: 113880a 11502728i bk2: 115326a 11476613i bk3: 115415a 11418716i bk4: 113017a 11439401i bk5: 112094a 11504776i bk6: 112277a 11456733i bk7: 112016a 11474648i bk8: 113465a 11510389i bk9: 112280a 11395572i bk10: 113996a 11501942i bk11: 112208a 11542587i bk12: 113720a 11442071i bk13: 111234a 11483853i bk14: 114570a 11409403i bk15: 112951a 11450768i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.734582
Row_Buffer_Locality_read = 0.875121
Row_Buffer_Locality_write = 0.197413
Bank_Level_Parallism = 9.346986
Bank_Level_Parallism_Col = 6.434553
Bank_Level_Parallism_Ready = 2.445716
write_to_read_ratio_blp_rw_average = 0.572379
GrpLevelPara = 3.099083 

BW Util details:
bwutil = 0.527576 
total_CMD = 19511492 
util_bw = 10293800 
Wasted_Col = 3379256 
Wasted_Row = 434843 
Idle = 5403593 

BW Util Bottlenecks: 
RCDc_limit = 1346076 
RCDWRc_limit = 2007642 
WTRc_limit = 2315200 
RTWc_limit = 7541958 
CCDLc_limit = 2143539 
rwq = 0 
CCDLc_limit_alone = 1311341 
WTRc_limit_alone = 2190690 
RTWc_limit_alone = 6834270 

Commands details: 
total_CMD = 19511492 
n_nop = 15818493 
Read = 1813456 
Write = 0 
L2_Alloc = 0 
L2_WB = 759994 
n_act = 607267 
n_pre = 607251 
n_ref = 0 
n_req = 2287908 
total_req = 2573450 

Dual Bus Interface Util: 
issued_total_row = 1214518 
issued_total_col = 2573450 
Row_Bus_Util =  0.062246 
CoL_Bus_Util = 0.131894 
Either_Row_CoL_Bus_Util = 0.189273 
Issued_on_Two_Bus_Simul_Util = 0.004867 
issued_two_Eff = 0.025716 
queue_avg = 36.200470 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=36.2005
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=19511492 n_nop=15748234 n_act=608359 n_pre=608343 n_ref_event=0 n_req=2357141 n_rd=1883702 n_rd_L2_A=0 n_write=0 n_wr_bk=759232 bw_util=0.5418
n_activity=14844316 dram_eff=0.7122
bk0: 118710a 11229151i bk1: 119864a 11205845i bk2: 120032a 11199835i bk3: 121252a 11197422i bk4: 115488a 11219962i bk5: 117276a 11240643i bk6: 117028a 11257031i bk7: 117368a 11226909i bk8: 116299a 11273816i bk9: 116704a 11226806i bk10: 117568a 11302467i bk11: 116248a 11331853i bk12: 115260a 11209879i bk13: 116400a 11292334i bk14: 119005a 11198957i bk15: 119200a 11249762i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.741915
Row_Buffer_Locality_read = 0.877741
Row_Buffer_Locality_write = 0.201496
Bank_Level_Parallism = 9.531653
Bank_Level_Parallism_Col = 6.610403
Bank_Level_Parallism_Ready = 2.471097
write_to_read_ratio_blp_rw_average = 0.569551
GrpLevelPara = 3.155309 

BW Util details:
bwutil = 0.541821 
total_CMD = 19511492 
util_bw = 10571736 
Wasted_Col = 3264963 
Wasted_Row = 385309 
Idle = 5289484 

BW Util Bottlenecks: 
RCDc_limit = 1308223 
RCDWRc_limit = 1946334 
WTRc_limit = 2381511 
RTWc_limit = 7590080 
CCDLc_limit = 2128858 
rwq = 0 
CCDLc_limit_alone = 1295494 
WTRc_limit_alone = 2250075 
RTWc_limit_alone = 6888152 

Commands details: 
total_CMD = 19511492 
n_nop = 15748234 
Read = 1883702 
Write = 0 
L2_Alloc = 0 
L2_WB = 759232 
n_act = 608359 
n_pre = 608343 
n_ref = 0 
n_req = 2357141 
total_req = 2642934 

Dual Bus Interface Util: 
issued_total_row = 1216702 
issued_total_col = 2642934 
Row_Bus_Util =  0.062358 
CoL_Bus_Util = 0.135455 
Either_Row_CoL_Bus_Util = 0.192874 
Issued_on_Two_Bus_Simul_Util = 0.004940 
issued_two_Eff = 0.025610 
queue_avg = 38.359653 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=38.3597
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=19511492 n_nop=15818169 n_act=606694 n_pre=606678 n_ref_event=0 n_req=2289917 n_rd=1813270 n_rd_L2_A=0 n_write=0 n_wr_bk=761998 bw_util=0.5279
n_activity=14717320 dram_eff=0.6999
bk0: 113680a 11416476i bk1: 113988a 11361431i bk2: 115608a 11422851i bk3: 116088a 11311743i bk4: 112808a 11370918i bk5: 112213a 11449438i bk6: 112176a 11466354i bk7: 112308a 11523507i bk8: 112632a 11429562i bk9: 112424a 11394742i bk10: 113428a 11488832i bk11: 113124a 11491369i bk12: 113348a 11398568i bk13: 111465a 11382186i bk14: 114536a 11397899i bk15: 113444a 11348243i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.735066
Row_Buffer_Locality_read = 0.875619
Row_Buffer_Locality_write = 0.200368
Bank_Level_Parallism = 9.432296
Bank_Level_Parallism_Col = 6.489849
Bank_Level_Parallism_Ready = 2.450923
write_to_read_ratio_blp_rw_average = 0.572147
GrpLevelPara = 3.113219 

BW Util details:
bwutil = 0.527949 
total_CMD = 19511492 
util_bw = 10301072 
Wasted_Col = 3345295 
Wasted_Row = 424484 
Idle = 5440641 

BW Util Bottlenecks: 
RCDc_limit = 1329278 
RCDWRc_limit = 1993956 
WTRc_limit = 2347554 
RTWc_limit = 7560241 
CCDLc_limit = 2129290 
rwq = 0 
CCDLc_limit_alone = 1303738 
WTRc_limit_alone = 2219791 
RTWc_limit_alone = 6862452 

Commands details: 
total_CMD = 19511492 
n_nop = 15818169 
Read = 1813270 
Write = 0 
L2_Alloc = 0 
L2_WB = 761998 
n_act = 606694 
n_pre = 606678 
n_ref = 0 
n_req = 2289917 
total_req = 2575268 

Dual Bus Interface Util: 
issued_total_row = 1213372 
issued_total_col = 2575268 
Row_Bus_Util =  0.062188 
CoL_Bus_Util = 0.131987 
Either_Row_CoL_Bus_Util = 0.189290 
Issued_on_Two_Bus_Simul_Util = 0.004885 
issued_two_Eff = 0.025808 
queue_avg = 36.632778 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=36.6328
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=19511492 n_nop=15735913 n_act=610585 n_pre=610569 n_ref_event=0 n_req=2367246 n_rd=1890309 n_rd_L2_A=0 n_write=0 n_wr_bk=761673 bw_util=0.5437
n_activity=14861751 dram_eff=0.7138
bk0: 119132a 11171931i bk1: 120327a 11136159i bk2: 119860a 11099544i bk3: 121081a 11129306i bk4: 116179a 11099455i bk5: 118080a 11156263i bk6: 117632a 11145455i bk7: 117801a 11194213i bk8: 116393a 11139659i bk9: 116565a 11202756i bk10: 117931a 11223154i bk11: 116947a 11316580i bk12: 115725a 11175409i bk13: 117484a 11195988i bk14: 119578a 11142376i bk15: 119594a 11178092i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.742076
Row_Buffer_Locality_read = 0.878178
Row_Buffer_Locality_write = 0.202647
Bank_Level_Parallism = 9.600911
Bank_Level_Parallism_Col = 6.676432
Bank_Level_Parallism_Ready = 2.483400
write_to_read_ratio_blp_rw_average = 0.573091
GrpLevelPara = 3.168463 

BW Util details:
bwutil = 0.543676 
total_CMD = 19511492 
util_bw = 10607928 
Wasted_Col = 3255353 
Wasted_Row = 378740 
Idle = 5269471 

BW Util Bottlenecks: 
RCDc_limit = 1306928 
RCDWRc_limit = 1950038 
WTRc_limit = 2338642 
RTWc_limit = 7707066 
CCDLc_limit = 2118083 
rwq = 0 
CCDLc_limit_alone = 1282737 
WTRc_limit_alone = 2212729 
RTWc_limit_alone = 6997633 

Commands details: 
total_CMD = 19511492 
n_nop = 15735913 
Read = 1890309 
Write = 0 
L2_Alloc = 0 
L2_WB = 761673 
n_act = 610585 
n_pre = 610569 
n_ref = 0 
n_req = 2367246 
total_req = 2651982 

Dual Bus Interface Util: 
issued_total_row = 1221154 
issued_total_col = 2651982 
Row_Bus_Util =  0.062586 
CoL_Bus_Util = 0.135919 
Either_Row_CoL_Bus_Util = 0.193505 
Issued_on_Two_Bus_Simul_Util = 0.005000 
issued_two_Eff = 0.025839 
queue_avg = 38.757801 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=38.7578
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=19511492 n_nop=15815850 n_act=606862 n_pre=606846 n_ref_event=0 n_req=2291707 n_rd=1816481 n_rd_L2_A=0 n_write=0 n_wr_bk=760729 bw_util=0.5283
n_activity=14757810 dram_eff=0.6985
bk0: 115256a 11426622i bk1: 114083a 11445346i bk2: 115737a 11382845i bk3: 116252a 11359043i bk4: 113481a 11375278i bk5: 112052a 11428884i bk6: 112391a 11498492i bk7: 112164a 11474214i bk8: 113078a 11458294i bk9: 112625a 11422359i bk10: 114494a 11505371i bk11: 112572a 11587931i bk12: 113333a 11392584i bk13: 111487a 11428786i bk14: 114936a 11449256i bk15: 112540a 11464927i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.735199
Row_Buffer_Locality_read = 0.875581
Row_Buffer_Locality_write = 0.198609
Bank_Level_Parallism = 9.374984
Bank_Level_Parallism_Col = 6.446740
Bank_Level_Parallism_Ready = 2.441519
write_to_read_ratio_blp_rw_average = 0.571837
GrpLevelPara = 3.106542 

BW Util details:
bwutil = 0.528347 
total_CMD = 19511492 
util_bw = 10308840 
Wasted_Col = 3369886 
Wasted_Row = 430199 
Idle = 5402567 

BW Util Bottlenecks: 
RCDc_limit = 1342782 
RCDWRc_limit = 2002732 
WTRc_limit = 2341669 
RTWc_limit = 7521318 
CCDLc_limit = 2136713 
rwq = 0 
CCDLc_limit_alone = 1307125 
WTRc_limit_alone = 2215457 
RTWc_limit_alone = 6817942 

Commands details: 
total_CMD = 19511492 
n_nop = 15815850 
Read = 1816481 
Write = 0 
L2_Alloc = 0 
L2_WB = 760729 
n_act = 606862 
n_pre = 606846 
n_ref = 0 
n_req = 2291707 
total_req = 2577210 

Dual Bus Interface Util: 
issued_total_row = 1213708 
issued_total_col = 2577210 
Row_Bus_Util =  0.062205 
CoL_Bus_Util = 0.132087 
Either_Row_CoL_Bus_Util = 0.189408 
Issued_on_Two_Bus_Simul_Util = 0.004883 
issued_two_Eff = 0.025781 
queue_avg = 36.484669 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=36.4847
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=19511492 n_nop=15749034 n_act=607124 n_pre=607108 n_ref_event=0 n_req=2358934 n_rd=1885600 n_rd_L2_A=0 n_write=0 n_wr_bk=759075 bw_util=0.5422
n_activity=14837975 dram_eff=0.7129
bk0: 118549a 11228377i bk1: 120784a 11172248i bk2: 120350a 11192214i bk3: 120936a 11199386i bk4: 115676a 11233078i bk5: 117212a 11248859i bk6: 116576a 11248982i bk7: 117216a 11236010i bk8: 116497a 11282099i bk9: 116464a 11148497i bk10: 118016a 11287398i bk11: 116972a 11325435i bk12: 115932a 11189074i bk13: 116596a 11318176i bk14: 118940a 11193681i bk15: 118884a 11178938i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.742635
Row_Buffer_Locality_read = 0.878116
Row_Buffer_Locality_write = 0.202924
Bank_Level_Parallism = 9.548403
Bank_Level_Parallism_Col = 6.619977
Bank_Level_Parallism_Ready = 2.470884
write_to_read_ratio_blp_rw_average = 0.571327
GrpLevelPara = 3.155714 

BW Util details:
bwutil = 0.542178 
total_CMD = 19511492 
util_bw = 10578700 
Wasted_Col = 3258986 
Wasted_Row = 378790 
Idle = 5295016 

BW Util Bottlenecks: 
RCDc_limit = 1311444 
RCDWRc_limit = 1941747 
WTRc_limit = 2351369 
RTWc_limit = 7611181 
CCDLc_limit = 2131494 
rwq = 0 
CCDLc_limit_alone = 1298270 
WTRc_limit_alone = 2224892 
RTWc_limit_alone = 6904434 

Commands details: 
total_CMD = 19511492 
n_nop = 15749034 
Read = 1885600 
Write = 0 
L2_Alloc = 0 
L2_WB = 759075 
n_act = 607124 
n_pre = 607108 
n_ref = 0 
n_req = 2358934 
total_req = 2644675 

Dual Bus Interface Util: 
issued_total_row = 1214232 
issued_total_col = 2644675 
Row_Bus_Util =  0.062232 
CoL_Bus_Util = 0.135544 
Either_Row_CoL_Bus_Util = 0.192833 
Issued_on_Two_Bus_Simul_Util = 0.004943 
issued_two_Eff = 0.025635 
queue_avg = 38.466640 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=38.4666
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=19511492 n_nop=15821262 n_act=606012 n_pre=605996 n_ref_event=0 n_req=2288580 n_rd=1811683 n_rd_L2_A=0 n_write=0 n_wr_bk=761945 bw_util=0.5276
n_activity=14722385 dram_eff=0.6992
bk0: 114184a 11409575i bk1: 113964a 11337973i bk2: 114892a 11395071i bk3: 116434a 11309100i bk4: 112728a 11374906i bk5: 111985a 11429344i bk6: 111484a 11514332i bk7: 112732a 11451201i bk8: 112688a 11473897i bk9: 112312a 11380896i bk10: 113576a 11487104i bk11: 112589a 11487895i bk12: 112464a 11387073i bk13: 112100a 11384002i bk14: 113756a 11419524i bk15: 113795a 11343668i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.735209
Row_Buffer_Locality_read = 0.875870
Row_Buffer_Locality_write = 0.200853
Bank_Level_Parallism = 9.434373
Bank_Level_Parallism_Col = 6.490309
Bank_Level_Parallism_Ready = 2.460278
write_to_read_ratio_blp_rw_average = 0.572267
GrpLevelPara = 3.111585 

BW Util details:
bwutil = 0.527613 
total_CMD = 19511492 
util_bw = 10294512 
Wasted_Col = 3356574 
Wasted_Row = 424136 
Idle = 5436270 

BW Util Bottlenecks: 
RCDc_limit = 1335253 
RCDWRc_limit = 1997475 
WTRc_limit = 2357440 
RTWc_limit = 7554930 
CCDLc_limit = 2135255 
rwq = 0 
CCDLc_limit_alone = 1303026 
WTRc_limit_alone = 2229367 
RTWc_limit_alone = 6850774 

Commands details: 
total_CMD = 19511492 
n_nop = 15821262 
Read = 1811683 
Write = 0 
L2_Alloc = 0 
L2_WB = 761945 
n_act = 606012 
n_pre = 605996 
n_ref = 0 
n_req = 2288580 
total_req = 2573628 

Dual Bus Interface Util: 
issued_total_row = 1212008 
issued_total_col = 2573628 
Row_Bus_Util =  0.062118 
CoL_Bus_Util = 0.131903 
Either_Row_CoL_Bus_Util = 0.189131 
Issued_on_Two_Bus_Simul_Util = 0.004890 
issued_two_Eff = 0.025854 
queue_avg = 36.800194 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=36.8002

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1523261, Miss = 1323060, Miss_rate = 0.869, Pending_hits = 5797, Reservation_fails = 41435
L2_cache_bank[1]: Access = 1523309, Miss = 1324310, Miss_rate = 0.869, Pending_hits = 5813, Reservation_fails = 42599
L2_cache_bank[2]: Access = 1522418, Miss = 1287968, Miss_rate = 0.846, Pending_hits = 5774, Reservation_fails = 34779
L2_cache_bank[3]: Access = 1521856, Miss = 1276907, Miss_rate = 0.839, Pending_hits = 5835, Reservation_fails = 30028
L2_cache_bank[4]: Access = 1521169, Miss = 1314595, Miss_rate = 0.864, Pending_hits = 5716, Reservation_fails = 35025
L2_cache_bank[5]: Access = 1521769, Miss = 1321108, Miss_rate = 0.868, Pending_hits = 5754, Reservation_fails = 42790
L2_cache_bank[6]: Access = 1521337, Miss = 1282713, Miss_rate = 0.843, Pending_hits = 5720, Reservation_fails = 19287
L2_cache_bank[7]: Access = 1521172, Miss = 1279746, Miss_rate = 0.841, Pending_hits = 5857, Reservation_fails = 20954
L2_cache_bank[8]: Access = 1523218, Miss = 1320884, Miss_rate = 0.867, Pending_hits = 5709, Reservation_fails = 36558
L2_cache_bank[9]: Access = 1521620, Miss = 1320535, Miss_rate = 0.868, Pending_hits = 5848, Reservation_fails = 42725
L2_cache_bank[10]: Access = 1522419, Miss = 1287742, Miss_rate = 0.846, Pending_hits = 5794, Reservation_fails = 22014
L2_cache_bank[11]: Access = 1522790, Miss = 1278183, Miss_rate = 0.839, Pending_hits = 5770, Reservation_fails = 25928
L2_cache_bank[12]: Access = 1522408, Miss = 1315726, Miss_rate = 0.864, Pending_hits = 5715, Reservation_fails = 23075
L2_cache_bank[13]: Access = 1522227, Miss = 1319682, Miss_rate = 0.867, Pending_hits = 5832, Reservation_fails = 33625
L2_cache_bank[14]: Access = 1524054, Miss = 1284531, Miss_rate = 0.843, Pending_hits = 5761, Reservation_fails = 21128
L2_cache_bank[15]: Access = 1523506, Miss = 1282405, Miss_rate = 0.842, Pending_hits = 5768, Reservation_fails = 22078
L2_cache_bank[16]: Access = 1521359, Miss = 1320051, Miss_rate = 0.868, Pending_hits = 5758, Reservation_fails = 36853
L2_cache_bank[17]: Access = 1522685, Miss = 1324009, Miss_rate = 0.870, Pending_hits = 5817, Reservation_fails = 37645
L2_cache_bank[18]: Access = 1523543, Miss = 1289327, Miss_rate = 0.846, Pending_hits = 5804, Reservation_fails = 26116
L2_cache_bank[19]: Access = 1522531, Miss = 1280355, Miss_rate = 0.841, Pending_hits = 5769, Reservation_fails = 26589
L2_cache_bank[20]: Access = 1522788, Miss = 1316815, Miss_rate = 0.865, Pending_hits = 5749, Reservation_fails = 32267
L2_cache_bank[21]: Access = 1521467, Miss = 1320323, Miss_rate = 0.868, Pending_hits = 5862, Reservation_fails = 46333
L2_cache_bank[22]: Access = 1521170, Miss = 1281721, Miss_rate = 0.843, Pending_hits = 5753, Reservation_fails = 28354
L2_cache_bank[23]: Access = 1522559, Miss = 1283558, Miss_rate = 0.843, Pending_hits = 5789, Reservation_fails = 22574
L2_total_cache_accesses = 36536635
L2_total_cache_misses = 31236254
L2_total_cache_miss_rate = 0.8549
L2_total_cache_pending_hits = 138764
L2_total_cache_reservation_fails = 750759
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 46229
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 299
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 586920
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2658
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1760760
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 299
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 2537841
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 7393
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 4960324
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 748101
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 14892586
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 7393
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2577547
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 131072
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 5685630
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 3350034
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2394208
	L2_cache_stats_breakdown[TEXTURE_ACC_R][TOTAL_ACCESS] = 22398144
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 11744283
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 18
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 56
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 2584
	L2_cache_stats_fail_breakdown[TEXTURE_ACC_R][MISS_QUEUE_FULL] = 235
	L2_cache_stats_fail_breakdown[TEXTURE_ACC_R][MSHR_ENRTY_FAIL] = 747866
L2_cache_data_port_util = 0.058
L2_cache_fill_port_util = 0.122

icnt_total_pkts_mem_to_simt=36536635
icnt_total_pkts_simt_to_mem=19738027
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 19738027
Req_Network_cycles = 7608404
Req_Network_injected_packets_per_cycle =       2.5942 
Req_Network_conflicts_per_cycle =       2.0760
Req_Network_conflicts_per_cycle_util =       2.5684
Req_Bank_Level_Parallism =       3.2095
Req_Network_in_buffer_full_per_cycle =       0.0010
Req_Network_in_buffer_avg_util =       7.3079
Req_Network_out_buffer_full_per_cycle =       0.0990
Req_Network_out_buffer_avg_util =      42.6738

Reply_Network_injected_packets_num = 36536635
Reply_Network_cycles = 7608404
Reply_Network_injected_packets_per_cycle =        4.8021
Reply_Network_conflicts_per_cycle =        3.7040
Reply_Network_conflicts_per_cycle_util =       4.2708
Reply_Bank_Level_Parallism =       5.5370
Reply_Network_in_buffer_full_per_cycle =       0.0110
Reply_Network_in_buffer_avg_util =      11.1994
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1601
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 15 hrs, 40 min, 9 sec (56409 sec)
gpgpu_simulation_rate = 18218 (inst/sec)
gpgpu_simulation_rate = 134 (cycle/sec)
gpgpu_silicon_slowdown = 10186567x
GPGPU-Sim PTX: in cudaBindTexture: sizeof(struct textureReference) = 124
GPGPU-Sim PTX:   size = 4294967295
GPGPU-Sim PTX:   texref = 0x5595e0186300, array = 0x5595e2681880
GPGPU-Sim PTX:   devPtr32 = c0000000
GPGPU-Sim PTX:   Name corresponding to textureReference: tex
GPGPU-Sim PTX:   ChannelFormatDesc: x=32, y=32, z=32, w=32
GPGPU-Sim PTX:   Texture Normalized? = 0
GPGPU-Sim PTX:   Warning: binding to texref associated with tex, which was previously bound.
Implicitly unbinding texref associated to tex first
GPGPU-Sim PTX:   texel size = 16
GPGPU-Sim PTX:   texture cache linesize = 128
GPGPU-Sim PTX:   Tx = 4; Ty = 2, Tx_numbits = 2, Ty_numbits = 1
GPGPU-Sim PTX:   Texel size = 16 bytes; texel_size_numbits = 4
GPGPU-Sim PTX:   Binding texture to array starting at devPtr32 = 0xc0000000
GPGPU-Sim PTX:   Texel size = 16 bytes
GPGPU-Sim PTX: devPtr = 0xffffffffc0000000
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd1fcd6ea8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd1fcd6ea4..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd1fcd6ea0..

GPGPU-Sim PTX: cudaLaunch for 0x0x5595e0173ac2 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z13mergeSortPassP6float4ii 
GPGPU-Sim PTX: pushing kernel '_Z13mergeSortPassP6float4ii' to stream 0, gridDim= (45,1,1) blockDim = (208,1,1) 
GPGPU-Sim uArch: Shader 9 bind to kernel 12 '_Z13mergeSortPassP6float4ii'
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 10 bind to kernel 12 '_Z13mergeSortPassP6float4ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 12 '_Z13mergeSortPassP6float4ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 12 '_Z13mergeSortPassP6float4ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 12 '_Z13mergeSortPassP6float4ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 12 '_Z13mergeSortPassP6float4ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 12 '_Z13mergeSortPassP6float4ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 12 '_Z13mergeSortPassP6float4ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 12 '_Z13mergeSortPassP6float4ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 12 '_Z13mergeSortPassP6float4ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 12 '_Z13mergeSortPassP6float4ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 12 '_Z13mergeSortPassP6float4ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 12 '_Z13mergeSortPassP6float4ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 12 '_Z13mergeSortPassP6float4ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 12 '_Z13mergeSortPassP6float4ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 12 '_Z13mergeSortPassP6float4ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 12 '_Z13mergeSortPassP6float4ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 12 '_Z13mergeSortPassP6float4ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 12 '_Z13mergeSortPassP6float4ii'
GPGPU-Sim uArch: Shader 28 bind to kernel 12 '_Z13mergeSortPassP6float4ii'
GPGPU-Sim uArch: Shader 29 bind to kernel 12 '_Z13mergeSortPassP6float4ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 12 '_Z13mergeSortPassP6float4ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 12 '_Z13mergeSortPassP6float4ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 12 '_Z13mergeSortPassP6float4ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 12 '_Z13mergeSortPassP6float4ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 12 '_Z13mergeSortPassP6float4ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 12 '_Z13mergeSortPassP6float4ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 12 '_Z13mergeSortPassP6float4ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 12 '_Z13mergeSortPassP6float4ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 12 '_Z13mergeSortPassP6float4ii'
Simulation cycle for kernel 11 is = 10000
Simulation cycle for kernel 11 is = 15000
Simulation cycle for kernel 11 is = 20000
Simulation cycle for kernel 11 is = 25000
Simulation cycle for kernel 11 is = 30000
Simulation cycle for kernel 11 is = 35000
Simulation cycle for kernel 11 is = 40000
Simulation cycle for kernel 11 is = 45000
Simulation cycle for kernel 11 is = 50000
Simulation cycle for kernel 11 is = 55000
Simulation cycle for kernel 11 is = 60000
Simulation cycle for kernel 11 is = 65000
Simulation cycle for kernel 11 is = 70000
Simulation cycle for kernel 11 is = 75000
Simulation cycle for kernel 11 is = 80000
Simulation cycle for kernel 11 is = 85000
Simulation cycle for kernel 11 is = 90000
Simulation cycle for kernel 11 is = 95000
Simulation cycle for kernel 11 is = 100000
Simulation cycle for kernel 11 is = 105000
Simulation cycle for kernel 11 is = 110000
Simulation cycle for kernel 11 is = 115000
Simulation cycle for kernel 11 is = 120000
Simulation cycle for kernel 11 is = 125000
Simulation cycle for kernel 11 is = 130000
Simulation cycle for kernel 11 is = 135000
Simulation cycle for kernel 11 is = 140000
Simulation cycle for kernel 11 is = 145000
Simulation cycle for kernel 11 is = 150000
Simulation cycle for kernel 11 is = 155000
Simulation cycle for kernel 11 is = 160000
Simulation cycle for kernel 11 is = 165000
Simulation cycle for kernel 11 is = 170000
Simulation cycle for kernel 11 is = 175000
Simulation cycle for kernel 11 is = 180000
Simulation cycle for kernel 11 is = 185000
Simulation cycle for kernel 11 is = 190000
Simulation cycle for kernel 11 is = 195000
Simulation cycle for kernel 11 is = 200000
Simulation cycle for kernel 11 is = 205000
Simulation cycle for kernel 11 is = 210000
Simulation cycle for kernel 11 is = 215000
Simulation cycle for kernel 11 is = 220000
Simulation cycle for kernel 11 is = 225000
Simulation cycle for kernel 11 is = 230000
Simulation cycle for kernel 11 is = 235000
Simulation cycle for kernel 11 is = 240000
Simulation cycle for kernel 11 is = 245000
Simulation cycle for kernel 11 is = 250000
Simulation cycle for kernel 11 is = 255000
Simulation cycle for kernel 11 is = 260000
Simulation cycle for kernel 11 is = 265000
Simulation cycle for kernel 11 is = 270000
Simulation cycle for kernel 11 is = 275000
Simulation cycle for kernel 11 is = 280000
Simulation cycle for kernel 11 is = 285000
Simulation cycle for kernel 11 is = 290000
Simulation cycle for kernel 11 is = 295000
Simulation cycle for kernel 11 is = 300000
Simulation cycle for kernel 11 is = 305000
Simulation cycle for kernel 11 is = 310000
Simulation cycle for kernel 11 is = 315000
Simulation cycle for kernel 11 is = 320000
Simulation cycle for kernel 11 is = 325000
Simulation cycle for kernel 11 is = 330000
Simulation cycle for kernel 11 is = 335000
Simulation cycle for kernel 11 is = 340000
Destroy streams for kernel 12: size 0
kernel_name = _Z13mergeSortPassP6float4ii 
kernel_launch_uid = 12 
gpu_sim_cycle = 341412
gpu_sim_insn = 94575102
gpu_ipc =     277.0117
gpu_tot_sim_cycle = 7949816
gpu_tot_sim_insn = 1122251424
gpu_tot_ipc =     141.1670
gpu_tot_issued_cta = 11365
gpu_occupancy = 34.6254% 
gpu_tot_occupancy = 62.3896% 
max_total_param_size = 0
gpu_stall_dramfull = 54871026
gpu_stall_icnt2sh    = 89436
partiton_level_parallism =       4.3275
partiton_level_parallism_total  =       2.6687
partiton_level_parallism_util =       4.9069
partiton_level_parallism_util_total  =       3.3124
L2_BW  =     353.4961 GB/Sec
L2_BW_total  =     215.9305 GB/Sec
gpu_total_sim_rate=19082

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 493178, Miss = 431556, Miss_rate = 0.875, Pending_hits = 444, Reservation_fails = 146190
	L1D_cache_core[1]: Access = 507635, Miss = 445021, Miss_rate = 0.877, Pending_hits = 626, Reservation_fails = 173910
	L1D_cache_core[2]: Access = 506528, Miss = 447040, Miss_rate = 0.883, Pending_hits = 417, Reservation_fails = 144559
	L1D_cache_core[3]: Access = 496429, Miss = 438934, Miss_rate = 0.884, Pending_hits = 422, Reservation_fails = 139484
	L1D_cache_core[4]: Access = 509552, Miss = 449232, Miss_rate = 0.882, Pending_hits = 601, Reservation_fails = 152563
	L1D_cache_core[5]: Access = 475619, Miss = 418759, Miss_rate = 0.880, Pending_hits = 419, Reservation_fails = 142947
	L1D_cache_core[6]: Access = 483220, Miss = 426192, Miss_rate = 0.882, Pending_hits = 411, Reservation_fails = 151445
	L1D_cache_core[7]: Access = 473909, Miss = 410709, Miss_rate = 0.867, Pending_hits = 575, Reservation_fails = 139519
	L1D_cache_core[8]: Access = 519107, Miss = 439266, Miss_rate = 0.846, Pending_hits = 16846, Reservation_fails = 162626
	L1D_cache_core[9]: Access = 548002, Miss = 457515, Miss_rate = 0.835, Pending_hits = 16753, Reservation_fails = 145161
	L1D_cache_core[10]: Access = 552552, Miss = 456296, Miss_rate = 0.826, Pending_hits = 16912, Reservation_fails = 147660
	L1D_cache_core[11]: Access = 511740, Miss = 421181, Miss_rate = 0.823, Pending_hits = 16819, Reservation_fails = 137905
	L1D_cache_core[12]: Access = 537965, Miss = 443676, Miss_rate = 0.825, Pending_hits = 17085, Reservation_fails = 170524
	L1D_cache_core[13]: Access = 542646, Miss = 448310, Miss_rate = 0.826, Pending_hits = 16801, Reservation_fails = 149141
	L1D_cache_core[14]: Access = 558786, Miss = 468499, Miss_rate = 0.838, Pending_hits = 16921, Reservation_fails = 183843
	L1D_cache_core[15]: Access = 542576, Miss = 454784, Miss_rate = 0.838, Pending_hits = 16972, Reservation_fails = 158169
	L1D_cache_core[16]: Access = 524786, Miss = 451246, Miss_rate = 0.860, Pending_hits = 353, Reservation_fails = 155707
	L1D_cache_core[17]: Access = 539874, Miss = 465468, Miss_rate = 0.862, Pending_hits = 463, Reservation_fails = 159655
	L1D_cache_core[18]: Access = 495740, Miss = 424617, Miss_rate = 0.857, Pending_hits = 359, Reservation_fails = 146201
	L1D_cache_core[19]: Access = 543413, Miss = 468838, Miss_rate = 0.863, Pending_hits = 464, Reservation_fails = 165038
	L1D_cache_core[20]: Access = 495593, Miss = 424337, Miss_rate = 0.856, Pending_hits = 288, Reservation_fails = 149383
	L1D_cache_core[21]: Access = 500309, Miss = 431068, Miss_rate = 0.862, Pending_hits = 366, Reservation_fails = 147073
	L1D_cache_core[22]: Access = 522024, Miss = 455146, Miss_rate = 0.872, Pending_hits = 363, Reservation_fails = 184262
	L1D_cache_core[23]: Access = 485086, Miss = 422341, Miss_rate = 0.871, Pending_hits = 342, Reservation_fails = 150865
	L1D_cache_core[24]: Access = 464801, Miss = 402253, Miss_rate = 0.865, Pending_hits = 341, Reservation_fails = 140604
	L1D_cache_core[25]: Access = 478198, Miss = 416350, Miss_rate = 0.871, Pending_hits = 343, Reservation_fails = 153184
	L1D_cache_core[26]: Access = 504209, Miss = 440066, Miss_rate = 0.873, Pending_hits = 263, Reservation_fails = 162652
	L1D_cache_core[27]: Access = 491565, Miss = 429447, Miss_rate = 0.874, Pending_hits = 478, Reservation_fails = 152616
	L1D_cache_core[28]: Access = 491747, Miss = 427481, Miss_rate = 0.869, Pending_hits = 548, Reservation_fails = 166595
	L1D_cache_core[29]: Access = 486825, Miss = 426844, Miss_rate = 0.877, Pending_hits = 542, Reservation_fails = 153131
	L1D_total_cache_accesses = 15283614
	L1D_total_cache_misses = 13142472
	L1D_total_cache_miss_rate = 0.8599
	L1D_total_cache_pending_hits = 144537
	L1D_total_cache_reservation_fails = 4632612
	L1D_cache_data_port_util = 0.010
	L1D_cache_fill_port_util = 0.012
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 29530297
	L1T_total_cache_misses = 6028045
	L1T_total_cache_miss_rate = 0.2041
	L1T_total_cache_pending_hits = 23502252
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 90887
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 13465
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 596504
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 955155
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1789512
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 13465
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 23502252
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 6028045
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1905718
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 131072
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 8438993
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3677457
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 2317463
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2490368
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][TOTAL_ACCESS] = 29530297
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 12793246

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 955155
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 3677457
ctas_completed 11365, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
82420, 82120, 91430, 82139, 81907, 91496, 81816, 69783, 79583, 51870, 51906, 51500, 51697, 51445, 54928, 51630, 26743, 26415, 26694, 26575, 26664, 20463, 20640, 20460, 20404, 20826, 20519, 20312, 1292, 1292, 1292, 1292, 
gpgpu_n_tot_thrd_icount = 1320347360
gpgpu_n_tot_w_icount = 41260855
gpgpu_n_stall_shd_mem = 129629073
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2394208
gpgpu_n_mem_write_global = 12793246
gpgpu_n_mem_texture = 6028045
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 19988480
gpgpu_n_store_insn = 18878488
gpgpu_n_shmem_insn = 37473176
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 57664584
gpgpu_n_const_mem_insn = 2140160
gpgpu_n_param_mem_insn = 5671376
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 2557604
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 7680712
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 489398
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:409663662	W0_Idle:16926403	W0_Scoreboard:359980448	W1:1037353	W2:353668	W3:172272	W4:107880	W5:84676	W6:72770	W7:89280	W8:94228	W9:104636	W10:115666	W11:149680	W12:222818	W13:290886	W14:808310	W15:1108088	W16:1718932	W17:299510	W18:249298	W19:172096	W20:119718	W21:79290	W22:53846	W23:49268	W24:72476	W25:111398	W26:149048	W27:275736	W28:2049394	W29:1807008	W30:3530934	W31:2870964	W32:22839728
single_issue_nums: WS0:10874041	WS1:10670586	WS2:10043900	WS3:9672328	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 19088128 {8:2386016,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 511729840 {40:12793246,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 327680 {40:8192,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 48224360 {8:6028045,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 95440640 {40:2386016,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 102345968 {8:12793246,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 327680 {40:8192,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 964487200 {40:24112180,}
maxmflatency = 7301 
max_icnt2mem_latency = 5672 
maxmrqlatency = 4851 
max_icnt2sh_latency = 1817 
averagemflatency = 1064 
avg_icnt2mem_latency = 258 
avg_mrq_latency = 121 
avg_icnt2sh_latency = 67 
mrq_lat_table:4003784 	465164 	494240 	1091475 	4128758 	4160252 	4676912 	5181355 	3727081 	747460 	11277 	492 	23 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3103655 	7974917 	12365650 	11388801 	4265951 	200660 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	3001651 	419053 	145300 	102718 	7162038 	1050679 	1144157 	1762068 	2496468 	2774753 	1152724 	3890 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	22877312 	2719901 	1783222 	1675815 	1777412 	2026284 	2488169 	2719498 	1187787 	44234 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	93 	2791 	2066 	1977 	963 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        65        64        64 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        65        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        65        64        64        64        64        64        64        64 
dram[8]:        64        64        64        64        64        64        64        64        64        64        64        65        65        64        64        64 
dram[9]:        64        64        64        64        64        64        64        65        64        64        64        64        64        64        64        64 
dram[10]:        64        64        64        64        64        64        65        64        64        64        64        64        64        64        64        65 
dram[11]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        65        64 
maximum service time to same row:
dram[0]:     24430     28232     59054     68634     35497     35425     38348     21788     35129     35273     30507     30520     89180     91353     35313     35131 
dram[1]:     29377     26012     62191     62317     35318     35360     26878     26875     34949     34972     30515     30496     94994     93825     35280     35363 
dram[2]:     24591     22645     69667     61625     35503     35514     26672     21784     35248     35081     30496     30496     90052     95442     35091     35137 
dram[3]:     26212     21783     77119     67039     35492     35454     21784     21785     35327     34999     30496     30497     94674     98816     35266     35192 
dram[4]:     28417     25490     78152     77453     35657     35436     23320     22522     35684     35401     35356     30500     95014    103739     35511     35276 
dram[5]:     29419     27399     72996     75038     35457     35681     26782     23468     35501     35675     35088     35092     99642     95387     35446     35422 
dram[6]:     21845     21782     74675     77740     35391     35706     21789     24808     35466     35707     30509     30496    102374     96474     35254     35566 
dram[7]:     27225     24976     73367     77968     35747     35383     21787     26909     35692     35369     35016     30496     99170    102982     35456     35256 
dram[8]:     22112     23697     65826     59013     35737     35569     24241     23774     35602     35376     35353     30511    105980    100182     35105     35174 
dram[9]:     23098     22112     65538     62234     35559     35829     26740     23952     35499     35577     30496     30496    106786    104446     35074     35143 
dram[10]:     22984     26129     61489     70547     35706     35736     22451     21783     35456     35630     30511     30495    100216    109041     35142     35217 
dram[11]:     21783     21782     62910     62504     35776     35925     26809     22641     35530     35349     30497     30496    103096    105569     35126     35350 
average row accesses per activate:
dram[0]:  3.861424  3.876408  3.851910  3.906000  3.750559  3.848529  3.840544  3.834504  3.822535  3.852930  3.857807  3.840909  3.781477  3.815162  3.862273  3.839131 
dram[1]:  3.802050  3.774405  3.796277  3.791014  3.714757  3.724622  3.739994  3.738431  3.741767  3.746396  3.745688  3.734352  3.729361  3.670446  3.767487  3.707588 
dram[2]:  3.893636  3.902926  3.876579  3.927559  3.778301  3.848644  3.852613  3.858358  3.824237  3.832479  3.847827  3.845005  3.798334  3.823802  3.846626  3.837273 
dram[3]:  3.791869  3.772478  3.831262  3.803230  3.735957  3.722187  3.738381  3.753959  3.752207  3.746283  3.749891  3.733263  3.712273  3.685087  3.736775  3.720587 
dram[4]:  3.882682  3.921280  3.890369  3.926689  3.775489  3.830886  3.850263  3.863810  3.834471  3.836694  3.852151  3.855612  3.778888  3.825412  3.841837  3.841777 
dram[5]:  3.822700  3.786354  3.812178  3.791727  3.723396  3.725465  3.751888  3.742277  3.767043  3.727665  3.788962  3.742184  3.738016  3.676295  3.767978  3.708180 
dram[6]:  3.881588  3.907173  3.915313  3.919595  3.783019  3.866786  3.852060  3.882044  3.825115  3.841800  3.860465  3.858805  3.780810  3.831590  3.861366  3.861868 
dram[7]:  3.792992  3.790091  3.849652  3.794006  3.742628  3.739230  3.765826  3.762670  3.755404  3.747640  3.777088  3.775174  3.736658  3.713596  3.760760  3.711287 
dram[8]:  3.893077  3.927433  3.894939  3.914512  3.801995  3.871248  3.862772  3.871805  3.816306  3.849504  3.860879  3.867853  3.797399  3.843820  3.883696  3.883273 
dram[9]:  3.807274  3.793783  3.803892  3.794443  3.761746  3.734728  3.759422  3.755839  3.752296  3.752778  3.786027  3.765696  3.750815  3.714085  3.786411  3.709522 
dram[10]:  3.886042  3.949791  3.894444  3.913333  3.812288  3.864269  3.872595  3.890773  3.831273  3.864691  3.872156  3.872065  3.807306  3.855735  3.870346  3.865081 
dram[11]:  3.800051  3.769696  3.808712  3.802868  3.762568  3.753629  3.775096  3.755035  3.786567  3.763699  3.764686  3.750808  3.727773  3.731506  3.758501  3.746778 
average row locality = 28688273/7536781 = 3.806436
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:    122612    124058    123730    124519    119828    121515    121316    120874    119974    120579    121752    120254    119737    120650    123865    122816 
dram[1]:    118321    117082    119413    118876    116578    115237    115581    114939    116114    115714    117210    115739    116708    113516    118116    115676 
dram[2]:    122172    123748    122736    124552    118628    120780    120244    120772    120040    119713    120918    120052    118694    120140    121887    122428 
dram[3]:    117672    117248    118452    118956    116444    115580    114912    115784    116020    115836    116408    115652    115760    114189    116988    116364 
dram[4]:    122623    123373    123276    124140    120017    120771    120891    120849    120112    119713    121158    120115    119284    120599    123315    122433 
dram[5]:    118223    117184    118706    118579    116353    115510    115717    115232    116825    115504    117172    115460    117032    114410    117862    116063 
dram[6]:    122058    123324    123372    124624    118788    120884    120492    120672    119611    120048    120864    119512    118444    119672    122149    122464 
dram[7]:    117064    117484    118836    119496    116176    115697    115520    115808    116072    115648    116648    116436    116672    114693    117732    116704 
dram[8]:    122704    123983    123228    124521    119847    121572    121104    121253    119957    119921    121179    120291    119033    120780    122966    123022 
dram[9]:    118496    117419    119117    119404    116789    115508    115843    115404    116454    115881    117762    115852    116637    114699    118244    115720 
dram[10]:    121905    124204    123706    124340    118956    120792    120044    120556    119833    119780    121340    120264    119100    119844    122148    122104 
dram[11]:    117572    117432    118080    119878    116100    115489    114812    116160    116164    115560    116800    115933    115832    115340    116952    117143 
total dram reads = 22843586
bank skew: 124624/113516 = 1.10
chip skew: 1948079/1862265 = 1.05
number of total write accesses:
dram[0]:     50692     50637     50660     50563     50879     50434     50128     49872     50074     49915     49945     49830     50435     50154     50210     50155 
dram[1]:     50338     50245     50445     50449     50588     50573     50048     49999     49877     50042     49966     49831     50204     50336     50231     49988 
dram[2]:     50437     50576     50402     50401     50534     50541     49914     50118     49974     50120     49900     49722     50198     50146     50072     50293 
dram[3]:     50607     50617     50443     50628     50683     50633     50138     50017     49902     49838     49816     49914     50251     50448     50312     50353 
dram[4]:     50605     50564     50776     50339     50895     50419     50074     49876     50046     50045     49936     49716     50412     50135     50186     50084 
dram[5]:     50385     50334     50488     50488     50677     50555     49941     50027     49718     49939     49982     49747     50271     50323     50072     50179 
dram[6]:     50637     50563     50368     50470     50555     50398     50132     49867     49908     50196     49916     49748     50376     50091     50207     50091 
dram[7]:     50648     50597     50432     50824     50674     50575     49942     49927     49900     49921     49900     49938     50280     50437     50263     50476 
dram[8]:     50591     50553     50687     50609     50860     50318     50024     49768     50045     49967     49919     49841     50478     50154     50227     49962 
dram[9]:     50306     50459     50513     50510     50625     50751     49999     50066     49907     49965     49912     49840     50296     50305     50223     50183 
dram[10]:     50681     50545     50447     50408     50552     50358     50074     49992     49907     50104     49875     49802     50302     50014     50240     50141 
dram[11]:     50494     50662     50440     50786     50644     50587     49887     50126     49806     50045     49938     49938     50217     50408     50276     50478 
total dram writes = 9647219
bank skew: 50895/49716 = 1.02
chip skew: 804734/803126 = 1.00
average mf latency per bank:
dram[0]:       1483      1484      1483      1481      1481      1457      1474      1484      1475      1477      1461      1453      1477      1492      1470      1468
dram[1]:       1571      1392      1565      1398      1546      1380      1582      1407      1554      1391      1532      1374      1565      1414      1555      1384
dram[2]:       1148      1274      1155      1276      1144      1264      1159      1288      1141      1281      1138      1260      1162      1299      1138      1267
dram[3]:       1234      1174      1230      1179      1231      1171      1226      1180      1225      1174      1213      1154      1225      1189      1245      1174
dram[4]:       1221      1153      1227      1151      1224      1160      1221      1149      1220      1156      1205      1157      1225      1158      1206      1164
dram[5]:       1154      1190      1141      1199      1142      1198      1155      1192      1135      1197      1123      1184      1140      1193      1138      1197
dram[6]:       1308      1187      1309      1188      1306      1201      1310      1192      1307      1193      1301      1182      1323      1201      1297      1199
dram[7]:       1342      1197      1337      1199      1305      1175      1339      1199      1311      1188      1303      1169      1340      1205      1309      1181
dram[8]:       1201      1248      1225      1246      1216      1263      1219      1247      1211      1263      1197      1247      1209      1239      1202      1277
dram[9]:       1288      1352      1287      1363      1297      1375      1288      1352      1291      1367      1268      1344      1280      1361      1292      1364
dram[10]:       1292      1320      1296      1334      1308      1357      1305      1328      1301      1356      1289      1326      1306      1332      1294      1350
dram[11]:       1277      1409      1288      1421      1297      1426      1290      1404      1291      1420      1268      1395      1282      1403      1297      1419
maximum mf latency per bank:
dram[0]:       6322      6192      6342      6317      6123      5726      6719      6663      7301      5892      5907      6076      6225      6628      6107      6111
dram[1]:       6446      5481      6916      5618      6416      5202      6428      5733      5661      5716      6194      6137      6662      6248      6152      5380
dram[2]:       4415      5998      4661      6237      4725      5423      4874      6251      5894      5741      4342      5999      5048      6092      4309      6155
dram[3]:       4779      5101      5143      5072      5297      5006      4782      5122      5419      5106      4936      5193      4998      5279      5567      5201
dram[4]:       5890      4855      4930      4999      5397      5834      5146      4894      4957      5351      4957      4890      5298      4836      4981      4837
dram[5]:       4500      4416      4577      4915      4452      4798      4901      4461      4390      4864      4326      4630      4505      4506      4629      5002
dram[6]:       6601      4742      5893      4780      6083      5413      6820      4458      5675      4826      6134      4880      5971      4877      5782      5375
dram[7]:       5880      5730      5770      5499      5345      5369      5979      5634      6013      5968      5336      5440      6115      5538      5442      5065
dram[8]:       4543      5008      4795      4726      4671      5377      4359      4815      5376      5445      4463      5149      4752      4725      4548      5730
dram[9]:       5473      5622      5597      5705      6034      5868      5310      5611      5654      6266      5581      6358      5970      5831      6035      5892
dram[10]:       5310      5536      5359      5433      5543      5812      4729      5209      6502      5456      4991      5233      4933      5085      5086      5716
dram[11]:       5328      6646      5860      6315      6028      6489      5818      6207      6036      6552      5756      6706      5343      6175      5968      6647

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=20387030 n_nop=16466883 n_act=634682 n_pre=634666 n_ref_event=4572360550251980812 n_req=2437163 n_rd=1948079 n_rd_L2_A=0 n_write=0 n_wr_bk=804583 bw_util=0.5401
n_activity=15497007 dram_eff=0.7105
bk0: 122612a 11781352i bk1: 124058a 11716024i bk2: 123730a 11723263i bk3: 124519a 11773430i bk4: 119828a 11680268i bk5: 121515a 11863076i bk6: 121316a 11809453i bk7: 120874a 11849571i bk8: 119974a 11848830i bk9: 120579a 11803921i bk10: 121752a 11909036i bk11: 120254a 11997072i bk12: 119737a 11821119i bk13: 120650a 11848029i bk14: 123865a 11781923i bk15: 122816a 11778447i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.739588
Row_Buffer_Locality_read = 0.875419
Row_Buffer_Locality_write = 0.198559
Bank_Level_Parallism = 9.461930
Bank_Level_Parallism_Col = 6.595352
Bank_Level_Parallism_Ready = 2.465663
write_to_read_ratio_blp_rw_average = 0.570595
GrpLevelPara = 3.148724 

BW Util details:
bwutil = 0.540081 
total_CMD = 20387030 
util_bw = 11010648 
Wasted_Col = 3428349 
Wasted_Row = 413919 
Idle = 5534114 

BW Util Bottlenecks: 
RCDc_limit = 1401094 
RCDWRc_limit = 2001774 
WTRc_limit = 2487899 
RTWc_limit = 7905460 
CCDLc_limit = 2200140 
rwq = 0 
CCDLc_limit_alone = 1339182 
WTRc_limit_alone = 2350716 
RTWc_limit_alone = 7181685 

Commands details: 
total_CMD = 20387030 
n_nop = 16466883 
Read = 1948079 
Write = 0 
L2_Alloc = 0 
L2_WB = 804583 
n_act = 634682 
n_pre = 634666 
n_ref = 4572360550251980812 
n_req = 2437163 
total_req = 2752662 

Dual Bus Interface Util: 
issued_total_row = 1269348 
issued_total_col = 2752662 
Row_Bus_Util =  0.062263 
CoL_Bus_Util = 0.135020 
Either_Row_CoL_Bus_Util = 0.192286 
Issued_on_Two_Bus_Simul_Util = 0.004996 
issued_two_Eff = 0.025984 
queue_avg = 37.936172 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=37.9362
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=20387030 n_nop=16560576 n_act=627906 n_pre=627890 n_ref_event=0 n_req=2351631 n_rd=1864820 n_rd_L2_A=0 n_write=0 n_wr_bk=803160 bw_util=0.5235
n_activity=15385748 dram_eff=0.6936
bk0: 118321a 12130826i bk1: 117082a 12166967i bk2: 119413a 12065447i bk3: 118876a 12091345i bk4: 116578a 12062901i bk5: 115237a 12211007i bk6: 115581a 12171584i bk7: 114939a 12183878i bk8: 116114a 12134988i bk9: 115714a 12108060i bk10: 117210a 12191128i bk11: 115739a 12242451i bk12: 116708a 12162029i bk13: 113516a 12122271i bk14: 118116a 12131760i bk15: 115676a 12191710i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.732998
Row_Buffer_Locality_read = 0.873417
Row_Buffer_Locality_write = 0.195096
Bank_Level_Parallism = 9.184736
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 2.418088
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.523466 
total_CMD = 20387030 
util_bw = 10671920 
Wasted_Col = 3563586 
Wasted_Row = 470295 
Idle = 5681229 

BW Util Bottlenecks: 
RCDc_limit = 1433098 
RCDWRc_limit = 2066516 
WTRc_limit = 2459071 
RTWc_limit = 7753102 
CCDLc_limit = 2241375 
rwq = 0 
CCDLc_limit_alone = 1382235 
WTRc_limit_alone = 2322734 
RTWc_limit_alone = 7030299 

Commands details: 
total_CMD = 20387030 
n_nop = 16560576 
Read = 1864820 
Write = 0 
L2_Alloc = 0 
L2_WB = 803160 
n_act = 627906 
n_pre = 627890 
n_ref = 0 
n_req = 2351631 
total_req = 2667980 

Dual Bus Interface Util: 
issued_total_row = 1255796 
issued_total_col = 2667980 
Row_Bus_Util =  0.061598 
CoL_Bus_Util = 0.130867 
Either_Row_CoL_Bus_Util = 0.187691 
Issued_on_Two_Bus_Simul_Util = 0.004774 
issued_two_Eff = 0.025434 
queue_avg = 35.415234 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=35.4152
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=20387030 n_nop=16487234 n_act=629275 n_pre=629259 n_ref_event=0 n_req=2422429 n_rd=1937504 n_rd_L2_A=0 n_write=0 n_wr_bk=803348 bw_util=0.5378
n_activity=15523624 dram_eff=0.7062
bk0: 122172a 11992057i bk1: 123748a 11868602i bk2: 122736a 11929332i bk3: 124552a 11908191i bk4: 118628a 11915267i bk5: 120780a 11927990i bk6: 120244a 11997108i bk7: 120772a 11897500i bk8: 120040a 11976250i bk9: 119713a 11898001i bk10: 120918a 12013900i bk11: 120052a 12069730i bk12: 118694a 11969554i bk13: 120140a 11929543i bk14: 121887a 11910344i bk15: 122428a 11853799i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.740236
Row_Buffer_Locality_read = 0.875917
Row_Buffer_Locality_write = 0.198128
Bank_Level_Parallism = 9.310624
Bank_Level_Parallism_Col = 6.473178
Bank_Level_Parallism_Ready = 2.430920
write_to_read_ratio_blp_rw_average = 0.568056
GrpLevelPara = 3.123631 

BW Util details:
bwutil = 0.537764 
total_CMD = 20387030 
util_bw = 10963408 
Wasted_Col = 3469076 
Wasted_Row = 436725 
Idle = 5517821 

BW Util Bottlenecks: 
RCDc_limit = 1410086 
RCDWRc_limit = 2005436 
WTRc_limit = 2466765 
RTWc_limit = 7860464 
CCDLc_limit = 2243335 
rwq = 0 
CCDLc_limit_alone = 1378068 
WTRc_limit_alone = 2330556 
RTWc_limit_alone = 7131406 

Commands details: 
total_CMD = 20387030 
n_nop = 16487234 
Read = 1937504 
Write = 0 
L2_Alloc = 0 
L2_WB = 803348 
n_act = 629275 
n_pre = 629259 
n_ref = 0 
n_req = 2422429 
total_req = 2740852 

Dual Bus Interface Util: 
issued_total_row = 1258534 
issued_total_col = 2740852 
Row_Bus_Util =  0.061732 
CoL_Bus_Util = 0.134441 
Either_Row_CoL_Bus_Util = 0.191288 
Issued_on_Two_Bus_Simul_Util = 0.004885 
issued_two_Eff = 0.025537 
queue_avg = 37.237637 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=37.2376
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=20387030 n_nop=16564076 n_act=626862 n_pre=626846 n_ref_event=0 n_req=2350060 n_rd=1862265 n_rd_L2_A=0 n_write=0 n_wr_bk=804600 bw_util=0.5232
n_activity=15366553 dram_eff=0.6942
bk0: 117672a 12155346i bk1: 117248a 12085408i bk2: 118452a 12139735i bk3: 118956a 12065207i bk4: 116444a 12153042i bk5: 115580a 12190780i bk6: 114912a 12210401i bk7: 115784a 12152833i bk8: 116020a 12222654i bk9: 115836a 12179572i bk10: 116408a 12214440i bk11: 115652a 12205788i bk12: 115760a 12122226i bk13: 114189a 12112758i bk14: 116988a 12067883i bk15: 116364a 12093995i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.733264
Row_Buffer_Locality_read = 0.873779
Row_Buffer_Locality_write = 0.196816
Bank_Level_Parallism = 9.197225
Bank_Level_Parallism_Col = 6.341305
Bank_Level_Parallism_Ready = 2.424253
write_to_read_ratio_blp_rw_average = 0.569133
GrpLevelPara = 3.078353 

BW Util details:
bwutil = 0.523247 
total_CMD = 20387030 
util_bw = 10667460 
Wasted_Col = 3542951 
Wasted_Row = 475126 
Idle = 5701493 

BW Util Bottlenecks: 
RCDc_limit = 1423506 
RCDWRc_limit = 2058111 
WTRc_limit = 2449112 
RTWc_limit = 7730804 
CCDLc_limit = 2228331 
rwq = 0 
CCDLc_limit_alone = 1371673 
WTRc_limit_alone = 2314432 
RTWc_limit_alone = 7008826 

Commands details: 
total_CMD = 20387030 
n_nop = 16564076 
Read = 1862265 
Write = 0 
L2_Alloc = 0 
L2_WB = 804600 
n_act = 626862 
n_pre = 626846 
n_ref = 0 
n_req = 2350060 
total_req = 2666865 

Dual Bus Interface Util: 
issued_total_row = 1253708 
issued_total_col = 2666865 
Row_Bus_Util =  0.061495 
CoL_Bus_Util = 0.130812 
Either_Row_CoL_Bus_Util = 0.187519 
Issued_on_Two_Bus_Simul_Util = 0.004788 
issued_two_Eff = 0.025535 
queue_avg = 35.461021 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=35.461
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=20387030 n_nop=16477842 n_act=631390 n_pre=631374 n_ref_event=0 n_req=2431035 n_rd=1942669 n_rd_L2_A=0 n_write=0 n_wr_bk=804108 bw_util=0.5389
n_activity=15496462 dram_eff=0.709
bk0: 122623a 11886212i bk1: 123373a 11824150i bk2: 123276a 11814386i bk3: 124140a 11869089i bk4: 120017a 11685055i bk5: 120771a 11829478i bk6: 120891a 11850319i bk7: 120849a 11843840i bk8: 120112a 11862744i bk9: 119713a 11845355i bk10: 121158a 11904822i bk11: 120115a 12009886i bk12: 119284a 11817260i bk13: 120599a 11879846i bk14: 123315a 11816045i bk15: 122433a 11802924i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.740286
Row_Buffer_Locality_read = 0.876195
Row_Buffer_Locality_write = 0.199656
Bank_Level_Parallism = 9.430564
Bank_Level_Parallism_Col = 6.587400
Bank_Level_Parallism_Ready = 2.467673
write_to_read_ratio_blp_rw_average = 0.571203
GrpLevelPara = 3.144476 

BW Util details:
bwutil = 0.538926 
total_CMD = 20387030 
util_bw = 10987108 
Wasted_Col = 3435642 
Wasted_Row = 421536 
Idle = 5542744 

BW Util Bottlenecks: 
RCDc_limit = 1396292 
RCDWRc_limit = 2000566 
WTRc_limit = 2465849 
RTWc_limit = 7904951 
CCDLc_limit = 2210410 
rwq = 0 
CCDLc_limit_alone = 1346173 
WTRc_limit_alone = 2329887 
RTWc_limit_alone = 7176676 

Commands details: 
total_CMD = 20387030 
n_nop = 16477842 
Read = 1942669 
Write = 0 
L2_Alloc = 0 
L2_WB = 804108 
n_act = 631390 
n_pre = 631374 
n_ref = 0 
n_req = 2431035 
total_req = 2746777 

Dual Bus Interface Util: 
issued_total_row = 1262764 
issued_total_col = 2746777 
Row_Bus_Util =  0.061940 
CoL_Bus_Util = 0.134732 
Either_Row_CoL_Bus_Util = 0.191749 
Issued_on_Two_Bus_Simul_Util = 0.004922 
issued_two_Eff = 0.025671 
queue_avg = 37.536503 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=37.5365
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=20387030 n_nop=16562349 n_act=626426 n_pre=626410 n_ref_event=0 n_req=2351797 n_rd=1865832 n_rd_L2_A=0 n_write=0 n_wr_bk=803126 bw_util=0.5237
n_activity=15427978 dram_eff=0.692
bk0: 118223a 12181506i bk1: 117184a 12202000i bk2: 118706a 12178314i bk3: 118579a 12127262i bk4: 116353a 12145884i bk5: 115510a 12211588i bk6: 115717a 12163837i bk7: 115232a 12181738i bk8: 116825a 12215816i bk9: 115504a 12107434i bk10: 117172a 12212785i bk11: 115460a 12252771i bk12: 117032a 12149588i bk13: 114410a 12193264i bk14: 117862a 12112716i bk15: 116063a 12155753i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.733646
Row_Buffer_Locality_read = 0.873794
Row_Buffer_Locality_write = 0.195557
Bank_Level_Parallism = 9.131265
Bank_Level_Parallism_Col = 6.317299
Bank_Level_Parallism_Ready = 2.420961
write_to_read_ratio_blp_rw_average = 0.569883
GrpLevelPara = 3.067136 

BW Util details:
bwutil = 0.523658 
total_CMD = 20387030 
util_bw = 10675832 
Wasted_Col = 3585735 
Wasted_Row = 483876 
Idle = 5641587 

BW Util Bottlenecks: 
RCDc_limit = 1439971 
RCDWRc_limit = 2066007 
WTRc_limit = 2433104 
RTWc_limit = 7739548 
CCDLc_limit = 2251672 
rwq = 0 
CCDLc_limit_alone = 1390806 
WTRc_limit_alone = 2299605 
RTWc_limit_alone = 7012181 

Commands details: 
total_CMD = 20387030 
n_nop = 16562349 
Read = 1865832 
Write = 0 
L2_Alloc = 0 
L2_WB = 803126 
n_act = 626426 
n_pre = 626410 
n_ref = 0 
n_req = 2351797 
total_req = 2668958 

Dual Bus Interface Util: 
issued_total_row = 1252836 
issued_total_col = 2668958 
Row_Bus_Util =  0.061453 
CoL_Bus_Util = 0.130915 
Either_Row_CoL_Bus_Util = 0.187604 
Issued_on_Two_Bus_Simul_Util = 0.004763 
issued_two_Eff = 0.025391 
queue_avg = 35.052502 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=35.0525
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=20387030 n_nop=16489803 n_act=627852 n_pre=627836 n_ref_event=0 n_req=2422244 n_rd=1936978 n_rd_L2_A=0 n_write=0 n_wr_bk=803523 bw_util=0.5377
n_activity=15528231 dram_eff=0.7059
bk0: 122058a 11914272i bk1: 123324a 11899572i bk2: 123372a 11891371i bk3: 124624a 11884767i bk4: 118788a 11913640i bk5: 120884a 11928139i bk6: 120492a 11940831i bk7: 120672a 11918844i bk8: 119611a 11967889i bk9: 120048a 11926673i bk10: 120864a 12003280i bk11: 119512a 12031985i bk12: 118444a 11910622i bk13: 119672a 11981119i bk14: 122149a 11890261i bk15: 122464a 11930259i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.740804
Row_Buffer_Locality_read = 0.876444
Row_Buffer_Locality_write = 0.199385
Bank_Level_Parallism = 9.320151
Bank_Level_Parallism_Col = 6.500166
Bank_Level_Parallism_Ready = 2.451622
write_to_read_ratio_blp_rw_average = 0.567698
GrpLevelPara = 3.123874 

BW Util details:
bwutil = 0.537695 
total_CMD = 20387030 
util_bw = 10962004 
Wasted_Col = 3467489 
Wasted_Row = 438556 
Idle = 5518981 

BW Util Bottlenecks: 
RCDc_limit = 1397521 
RCDWRc_limit = 2005556 
WTRc_limit = 2497972 
RTWc_limit = 7792232 
CCDLc_limit = 2234850 
rwq = 0 
CCDLc_limit_alone = 1372852 
WTRc_limit_alone = 2358063 
RTWc_limit_alone = 7070143 

Commands details: 
total_CMD = 20387030 
n_nop = 16489803 
Read = 1936978 
Write = 0 
L2_Alloc = 0 
L2_WB = 803523 
n_act = 627852 
n_pre = 627836 
n_ref = 0 
n_req = 2422244 
total_req = 2740501 

Dual Bus Interface Util: 
issued_total_row = 1255688 
issued_total_col = 2740501 
Row_Bus_Util =  0.061592 
CoL_Bus_Util = 0.134424 
Either_Row_CoL_Bus_Util = 0.191162 
Issued_on_Two_Bus_Simul_Util = 0.004854 
issued_two_Eff = 0.025393 
queue_avg = 37.185131 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=37.1851
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=20387030 n_nop=16562038 n_act=625706 n_pre=625690 n_ref_event=0 n_req=2354664 n_rd=1866686 n_rd_L2_A=0 n_write=0 n_wr_bk=804734 bw_util=0.5241
n_activity=15377213 dram_eff=0.6949
bk0: 117064a 12111258i bk1: 117484a 12053469i bk2: 118836a 12122601i bk3: 119496a 12005183i bk4: 116176a 12057985i bk5: 115697a 12143810i bk6: 115520a 12157339i bk7: 115808a 12215619i bk8: 116072a 12123384i bk9: 115648a 12091461i bk10: 116648a 12192995i bk11: 116436a 12193658i bk12: 116672a 12090445i bk13: 114693a 12069798i bk14: 117732a 12094256i bk15: 116704a 12045894i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.734276
Row_Buffer_Locality_read = 0.874359
Row_Buffer_Locality_write = 0.198413
Bank_Level_Parallism = 9.233860
Bank_Level_Parallism_Col = 6.389218
Bank_Level_Parallism_Ready = 2.431576
write_to_read_ratio_blp_rw_average = 0.569976
GrpLevelPara = 3.086214 

BW Util details:
bwutil = 0.524141 
total_CMD = 20387030 
util_bw = 10685680 
Wasted_Col = 3534729 
Wasted_Row = 474107 
Idle = 5692514 

BW Util Bottlenecks: 
RCDc_limit = 1413774 
RCDWRc_limit = 2049063 
WTRc_limit = 2464136 
RTWc_limit = 7753805 
CCDLc_limit = 2233709 
rwq = 0 
CCDLc_limit_alone = 1378966 
WTRc_limit_alone = 2327540 
RTWc_limit_alone = 7035658 

Commands details: 
total_CMD = 20387030 
n_nop = 16562038 
Read = 1866686 
Write = 0 
L2_Alloc = 0 
L2_WB = 804734 
n_act = 625706 
n_pre = 625690 
n_ref = 0 
n_req = 2354664 
total_req = 2671420 

Dual Bus Interface Util: 
issued_total_row = 1251396 
issued_total_col = 2671420 
Row_Bus_Util =  0.061382 
CoL_Bus_Util = 0.131035 
Either_Row_CoL_Bus_Util = 0.187619 
Issued_on_Two_Bus_Simul_Util = 0.004798 
issued_two_Eff = 0.025575 
queue_avg = 35.531269 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=35.5313
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=20387030 n_nop=16478787 n_act=629676 n_pre=629660 n_ref_event=0 n_req=2433657 n_rd=1945361 n_rd_L2_A=0 n_write=0 n_wr_bk=804003 bw_util=0.5394
n_activity=15504063 dram_eff=0.7093
bk0: 122704a 11849989i bk1: 123983a 11816811i bk2: 123228a 11773921i bk3: 124521a 11804356i bk4: 119847a 11779431i bk5: 121572a 11835362i bk6: 121104a 11830687i bk7: 121253a 11873088i bk8: 119957a 11820335i bk9: 119921a 11884312i bk10: 121179a 11901720i bk11: 120291a 11989933i bk12: 119033a 11853216i bk13: 120780a 11872972i bk14: 122966a 11810742i bk15: 123022a 11853052i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.741270
Row_Buffer_Locality_read = 0.876938
Row_Buffer_Locality_write = 0.200772
Bank_Level_Parallism = 9.423126
Bank_Level_Parallism_Col = 6.589810
Bank_Level_Parallism_Ready = 2.471340
write_to_read_ratio_blp_rw_average = 0.570580
GrpLevelPara = 3.144275 

BW Util details:
bwutil = 0.539434 
total_CMD = 20387030 
util_bw = 10997456 
Wasted_Col = 3434890 
Wasted_Row = 421871 
Idle = 5532813 

BW Util Bottlenecks: 
RCDc_limit = 1390229 
RCDWRc_limit = 2000456 
WTRc_limit = 2460417 
RTWc_limit = 7907025 
CCDLc_limit = 2218463 
rwq = 0 
CCDLc_limit_alone = 1354184 
WTRc_limit_alone = 2325428 
RTWc_limit_alone = 7177735 

Commands details: 
total_CMD = 20387030 
n_nop = 16478787 
Read = 1945361 
Write = 0 
L2_Alloc = 0 
L2_WB = 804003 
n_act = 629676 
n_pre = 629660 
n_ref = 0 
n_req = 2433657 
total_req = 2749364 

Dual Bus Interface Util: 
issued_total_row = 1259336 
issued_total_col = 2749364 
Row_Bus_Util =  0.061771 
CoL_Bus_Util = 0.134858 
Either_Row_CoL_Bus_Util = 0.191702 
Issued_on_Two_Bus_Simul_Util = 0.004927 
issued_two_Eff = 0.025704 
queue_avg = 37.679840 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=37.6798
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=20387030 n_nop=16559749 n_act=625888 n_pre=625872 n_ref_event=0 n_req=2355974 n_rd=1869229 n_rd_L2_A=0 n_write=0 n_wr_bk=803860 bw_util=0.5245
n_activity=15427370 dram_eff=0.6931
bk0: 118496a 12124793i bk1: 117419a 12142598i bk2: 119117a 12082075i bk3: 119404a 12071561i bk4: 116789a 12085248i bk5: 115508a 12131901i bk6: 115843a 12195722i bk7: 115404a 12180050i bk8: 116454a 12158590i bk9: 115881a 12126800i bk10: 117762a 12204728i bk11: 115852a 12293424i bk12: 116637a 12096652i bk13: 114699a 12135253i bk14: 118244a 12150859i bk15: 115720a 12171633i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.734347
Row_Buffer_Locality_read = 0.874336
Row_Buffer_Locality_write = 0.196750
Bank_Level_Parallism = 9.162690
Bank_Level_Parallism_Col = 6.334170
Bank_Level_Parallism_Ready = 2.418801
write_to_read_ratio_blp_rw_average = 0.569323
GrpLevelPara = 3.075395 

BW Util details:
bwutil = 0.524469 
total_CMD = 20387030 
util_bw = 10692356 
Wasted_Col = 3571406 
Wasted_Row = 480543 
Idle = 5642725 

BW Util Bottlenecks: 
RCDc_limit = 1433169 
RCDWRc_limit = 2059945 
WTRc_limit = 2458302 
RTWc_limit = 7714265 
CCDLc_limit = 2243734 
rwq = 0 
CCDLc_limit_alone = 1385508 
WTRc_limit_alone = 2323156 
RTWc_limit_alone = 6991185 

Commands details: 
total_CMD = 20387030 
n_nop = 16559749 
Read = 1869229 
Write = 0 
L2_Alloc = 0 
L2_WB = 803860 
n_act = 625888 
n_pre = 625872 
n_ref = 0 
n_req = 2355974 
total_req = 2673089 

Dual Bus Interface Util: 
issued_total_row = 1251760 
issued_total_col = 2673089 
Row_Bus_Util =  0.061400 
CoL_Bus_Util = 0.131117 
Either_Row_CoL_Bus_Util = 0.187731 
Issued_on_Two_Bus_Simul_Util = 0.004786 
issued_two_Eff = 0.025493 
queue_avg = 35.344009 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=35.344
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=20387030 n_nop=16490885 n_act=626375 n_pre=626359 n_ref_event=0 n_req=2424110 n_rd=1938916 n_rd_L2_A=0 n_write=0 n_wr_bk=803442 bw_util=0.5381
n_activity=15519684 dram_eff=0.7068
bk0: 121905a 11920340i bk1: 124204a 11863245i bk2: 123706a 11878680i bk3: 124340a 11889447i bk4: 118956a 11926818i bk5: 120792a 11933381i bk6: 120044a 11936649i bk7: 120556a 11927611i bk8: 119833a 11970221i bk9: 119780a 11853013i bk10: 121340a 11987534i bk11: 120264a 12035126i bk12: 119100a 11892197i bk13: 119844a 12019096i bk14: 122148a 11886445i bk15: 122104a 11861165i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.741613
Row_Buffer_Locality_read = 0.876925
Row_Buffer_Locality_write = 0.200885
Bank_Level_Parallism = 9.335830
Bank_Level_Parallism_Col = 6.509304
Bank_Level_Parallism_Ready = 2.451379
write_to_read_ratio_blp_rw_average = 0.569363
GrpLevelPara = 3.124757 

BW Util details:
bwutil = 0.538059 
total_CMD = 20387030 
util_bw = 10969432 
Wasted_Col = 3459032 
Wasted_Row = 431612 
Idle = 5526954 

BW Util Bottlenecks: 
RCDc_limit = 1396836 
RCDWRc_limit = 2001081 
WTRc_limit = 2471024 
RTWc_limit = 7806674 
CCDLc_limit = 2236574 
rwq = 0 
CCDLc_limit_alone = 1374433 
WTRc_limit_alone = 2335401 
RTWc_limit_alone = 7080156 

Commands details: 
total_CMD = 20387030 
n_nop = 16490885 
Read = 1938916 
Write = 0 
L2_Alloc = 0 
L2_WB = 803442 
n_act = 626375 
n_pre = 626359 
n_ref = 0 
n_req = 2424110 
total_req = 2742358 

Dual Bus Interface Util: 
issued_total_row = 1252734 
issued_total_col = 2742358 
Row_Bus_Util =  0.061448 
CoL_Bus_Util = 0.134515 
Either_Row_CoL_Bus_Util = 0.191109 
Issued_on_Two_Bus_Simul_Util = 0.004853 
issued_two_Eff = 0.025396 
queue_avg = 37.287235 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=37.2872
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=20387030 n_nop=16565151 n_act=624935 n_pre=624919 n_ref_event=0 n_req=2353509 n_rd=1865247 n_rd_L2_A=0 n_write=0 n_wr_bk=804732 bw_util=0.5239
n_activity=15387568 dram_eff=0.6941
bk0: 117572a 12109507i bk1: 117432a 12030468i bk2: 118080a 12090169i bk3: 119878a 11999399i bk4: 116100a 12059568i bk5: 115489a 12116054i bk6: 114812a 12205502i bk7: 116160a 12137329i bk8: 116164a 12170532i bk9: 115560a 12071685i bk10: 116800a 12191698i bk11: 115933a 12175962i bk12: 115832a 12078008i bk13: 115340a 12076376i bk14: 116952a 12119379i bk15: 117143a 12033420i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.734474
Row_Buffer_Locality_read = 0.874664
Row_Buffer_Locality_write = 0.198922
Bank_Level_Parallism = 9.235454
Bank_Level_Parallism_Col = 6.391685
Bank_Level_Parallism_Ready = 2.442940
write_to_read_ratio_blp_rw_average = 0.570110
GrpLevelPara = 3.084526 

BW Util details:
bwutil = 0.523858 
total_CMD = 20387030 
util_bw = 10679916 
Wasted_Col = 3547324 
Wasted_Row = 476363 
Idle = 5683427 

BW Util Bottlenecks: 
RCDc_limit = 1420000 
RCDWRc_limit = 2053494 
WTRc_limit = 2472304 
RTWc_limit = 7751283 
CCDLc_limit = 2236966 
rwq = 0 
CCDLc_limit_alone = 1377176 
WTRc_limit_alone = 2336019 
RTWc_limit_alone = 7027778 

Commands details: 
total_CMD = 20387030 
n_nop = 16565151 
Read = 1865247 
Write = 0 
L2_Alloc = 0 
L2_WB = 804732 
n_act = 624935 
n_pre = 624919 
n_ref = 0 
n_req = 2353509 
total_req = 2669979 

Dual Bus Interface Util: 
issued_total_row = 1249854 
issued_total_col = 2669979 
Row_Bus_Util =  0.061306 
CoL_Bus_Util = 0.130965 
Either_Row_CoL_Bus_Util = 0.187466 
Issued_on_Two_Bus_Simul_Util = 0.004805 
issued_two_Eff = 0.025630 
queue_avg = 35.714931 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=35.7149

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1641252, Miss = 1372718, Miss_rate = 0.836, Pending_hits = 5797, Reservation_fails = 42107
L2_cache_bank[1]: Access = 1639037, Miss = 1373805, Miss_rate = 0.838, Pending_hits = 5813, Reservation_fails = 43029
L2_cache_bank[2]: Access = 1634482, Miss = 1336595, Miss_rate = 0.818, Pending_hits = 5774, Reservation_fails = 35793
L2_cache_bank[3]: Access = 1635436, Miss = 1324727, Miss_rate = 0.810, Pending_hits = 5835, Reservation_fails = 30135
L2_cache_bank[4]: Access = 1635445, Miss = 1362910, Miss_rate = 0.833, Pending_hits = 5716, Reservation_fails = 35383
L2_cache_bank[5]: Access = 1635465, Miss = 1369978, Miss_rate = 0.838, Pending_hits = 5754, Reservation_fails = 43216
L2_cache_bank[6]: Access = 1637685, Miss = 1331035, Miss_rate = 0.813, Pending_hits = 5720, Reservation_fails = 20416
L2_cache_bank[7]: Access = 1636824, Miss = 1328758, Miss_rate = 0.812, Pending_hits = 5857, Reservation_fails = 22337
L2_cache_bank[8]: Access = 1641638, Miss = 1370535, Miss_rate = 0.835, Pending_hits = 5709, Reservation_fails = 37144
L2_cache_bank[9]: Access = 1638468, Miss = 1370181, Miss_rate = 0.836, Pending_hits = 5848, Reservation_fails = 43368
L2_cache_bank[10]: Access = 1634291, Miss = 1336286, Miss_rate = 0.818, Pending_hits = 5794, Reservation_fails = 23370
L2_cache_bank[11]: Access = 1636386, Miss = 1326008, Miss_rate = 0.810, Pending_hits = 5770, Reservation_fails = 26219
L2_cache_bank[12]: Access = 1637504, Miss = 1364076, Miss_rate = 0.833, Pending_hits = 5715, Reservation_fails = 23839
L2_cache_bank[13]: Access = 1636675, Miss = 1368526, Miss_rate = 0.836, Pending_hits = 5832, Reservation_fails = 33998
L2_cache_bank[14]: Access = 1640514, Miss = 1333042, Miss_rate = 0.813, Pending_hits = 5761, Reservation_fails = 21756
L2_cache_bank[15]: Access = 1638870, Miss = 1331360, Miss_rate = 0.812, Pending_hits = 5768, Reservation_fails = 23623
L2_cache_bank[16]: Access = 1639343, Miss = 1369717, Miss_rate = 0.836, Pending_hits = 5758, Reservation_fails = 37191
L2_cache_bank[17]: Access = 1638425, Miss = 1373512, Miss_rate = 0.838, Pending_hits = 5817, Reservation_fails = 37909
L2_cache_bank[18]: Access = 1635635, Miss = 1337991, Miss_rate = 0.818, Pending_hits = 5804, Reservation_fails = 26927
L2_cache_bank[19]: Access = 1636687, Miss = 1328432, Miss_rate = 0.812, Pending_hits = 5769, Reservation_fails = 26590
L2_cache_bank[20]: Access = 1638060, Miss = 1365294, Miss_rate = 0.833, Pending_hits = 5749, Reservation_fails = 33312
L2_cache_bank[21]: Access = 1635911, Miss = 1369133, Miss_rate = 0.837, Pending_hits = 5862, Reservation_fails = 46428
L2_cache_bank[22]: Access = 1637510, Miss = 1330255, Miss_rate = 0.812, Pending_hits = 5753, Reservation_fails = 28959
L2_cache_bank[23]: Access = 1638091, Miss = 1332634, Miss_rate = 0.814, Pending_hits = 5789, Reservation_fails = 23653
L2_total_cache_accesses = 39299634
L2_total_cache_misses = 32407508
L2_total_cache_miss_rate = 0.8246
L2_total_cache_pending_hits = 138764
L2_total_cache_reservation_fails = 766702
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 46229
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 299
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 586920
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2658
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1760760
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 299
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 3608881
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 7393
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 5117052
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 764044
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 15378854
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 7393
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3098252
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 131072
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 5824726
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 3739196
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2394208
	L2_cache_stats_breakdown[TEXTURE_ACC_R][TOTAL_ACCESS] = 24112180
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 12793246
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 18
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 56
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 2584
	L2_cache_stats_fail_breakdown[TEXTURE_ACC_R][MISS_QUEUE_FULL] = 236
	L2_cache_stats_fail_breakdown[TEXTURE_ACC_R][MSHR_ENRTY_FAIL] = 763808
L2_cache_data_port_util = 0.065
L2_cache_fill_port_util = 0.120

icnt_total_pkts_mem_to_simt=39299634
icnt_total_pkts_simt_to_mem=21215499
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 21215499
Req_Network_cycles = 7949816
Req_Network_injected_packets_per_cycle =       2.6687 
Req_Network_conflicts_per_cycle =       2.0032
Req_Network_conflicts_per_cycle_util =       2.4682
Req_Bank_Level_Parallism =       3.2881
Req_Network_in_buffer_full_per_cycle =       0.0009
Req_Network_in_buffer_avg_util =       6.9994
Req_Network_out_buffer_full_per_cycle =       0.0947
Req_Network_out_buffer_avg_util =      40.8974

Reply_Network_injected_packets_num = 39299634
Reply_Network_cycles = 7949816
Reply_Network_injected_packets_per_cycle =        4.9435
Reply_Network_conflicts_per_cycle =        3.9490
Reply_Network_conflicts_per_cycle_util =       4.5381
Reply_Bank_Level_Parallism =       5.6809
Reply_Network_in_buffer_full_per_cycle =       0.0113
Reply_Network_in_buffer_avg_util =      13.5800
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1648
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 16 hrs, 20 min, 11 sec (58811 sec)
gpgpu_simulation_rate = 19082 (inst/sec)
gpgpu_simulation_rate = 135 (cycle/sec)
gpgpu_silicon_slowdown = 10111111x
GPGPU-Sim PTX: in cudaBindTexture: sizeof(struct textureReference) = 124
GPGPU-Sim PTX:   size = 4294967295
GPGPU-Sim PTX:   texref = 0x5595e0186300, array = 0x5595e1ea5470
GPGPU-Sim PTX:   devPtr32 = c1004000
GPGPU-Sim PTX:   Name corresponding to textureReference: tex
GPGPU-Sim PTX:   ChannelFormatDesc: x=32, y=32, z=32, w=32
GPGPU-Sim PTX:   Texture Normalized? = 0
GPGPU-Sim PTX:   Warning: binding to texref associated with tex, which was previously bound.
Implicitly unbinding texref associated to tex first
GPGPU-Sim PTX:   texel size = 16
GPGPU-Sim PTX:   texture cache linesize = 128
GPGPU-Sim PTX:   Tx = 4; Ty = 2, Tx_numbits = 2, Ty_numbits = 1
GPGPU-Sim PTX:   Texel size = 16 bytes; texel_size_numbits = 4
GPGPU-Sim PTX:   Binding texture to array starting at devPtr32 = 0xc1004000
GPGPU-Sim PTX:   Texel size = 16 bytes
GPGPU-Sim PTX: devPtr = 0xffffffffc1004000
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd1fcd6ea8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd1fcd6ea4..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd1fcd6ea0..

GPGPU-Sim PTX: cudaLaunch for 0x0x5595e0173ac2 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z13mergeSortPassP6float4ii 
GPGPU-Sim PTX: pushing kernel '_Z13mergeSortPassP6float4ii' to stream 0, gridDim= (25,1,1) blockDim = (208,1,1) 
GPGPU-Sim uArch: Shader 24 bind to kernel 13 '_Z13mergeSortPassP6float4ii'
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 25 bind to kernel 13 '_Z13mergeSortPassP6float4ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 13 '_Z13mergeSortPassP6float4ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 13 '_Z13mergeSortPassP6float4ii'
GPGPU-Sim uArch: Shader 28 bind to kernel 13 '_Z13mergeSortPassP6float4ii'
GPGPU-Sim uArch: Shader 29 bind to kernel 13 '_Z13mergeSortPassP6float4ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 13 '_Z13mergeSortPassP6float4ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 13 '_Z13mergeSortPassP6float4ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 13 '_Z13mergeSortPassP6float4ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 13 '_Z13mergeSortPassP6float4ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 13 '_Z13mergeSortPassP6float4ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 13 '_Z13mergeSortPassP6float4ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 13 '_Z13mergeSortPassP6float4ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 13 '_Z13mergeSortPassP6float4ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 13 '_Z13mergeSortPassP6float4ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 13 '_Z13mergeSortPassP6float4ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 13 '_Z13mergeSortPassP6float4ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 13 '_Z13mergeSortPassP6float4ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 13 '_Z13mergeSortPassP6float4ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 13 '_Z13mergeSortPassP6float4ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 13 '_Z13mergeSortPassP6float4ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 13 '_Z13mergeSortPassP6float4ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 13 '_Z13mergeSortPassP6float4ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 13 '_Z13mergeSortPassP6float4ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 13 '_Z13mergeSortPassP6float4ii'
Simulation cycle for kernel 12 is = 10000
Simulation cycle for kernel 12 is = 15000
Simulation cycle for kernel 12 is = 20000
Simulation cycle for kernel 12 is = 25000
Simulation cycle for kernel 12 is = 30000
Simulation cycle for kernel 12 is = 35000
Simulation cycle for kernel 12 is = 40000
Simulation cycle for kernel 12 is = 45000
Simulation cycle for kernel 12 is = 50000
Simulation cycle for kernel 12 is = 55000
Simulation cycle for kernel 12 is = 60000
Simulation cycle for kernel 12 is = 65000
Simulation cycle for kernel 12 is = 70000
Simulation cycle for kernel 12 is = 75000
Simulation cycle for kernel 12 is = 80000
Simulation cycle for kernel 12 is = 85000
Simulation cycle for kernel 12 is = 90000
Simulation cycle for kernel 12 is = 95000
Simulation cycle for kernel 12 is = 100000
Simulation cycle for kernel 12 is = 105000
Simulation cycle for kernel 12 is = 110000
Simulation cycle for kernel 12 is = 115000
Simulation cycle for kernel 12 is = 120000
Simulation cycle for kernel 12 is = 125000
Simulation cycle for kernel 12 is = 130000
Simulation cycle for kernel 12 is = 135000
Simulation cycle for kernel 12 is = 140000
Simulation cycle for kernel 12 is = 145000
Simulation cycle for kernel 12 is = 150000
Simulation cycle for kernel 12 is = 155000
Simulation cycle for kernel 12 is = 160000
Simulation cycle for kernel 12 is = 165000
Simulation cycle for kernel 12 is = 170000
Simulation cycle for kernel 12 is = 175000
Simulation cycle for kernel 12 is = 180000
Simulation cycle for kernel 12 is = 185000
Simulation cycle for kernel 12 is = 190000
Simulation cycle for kernel 12 is = 195000
Simulation cycle for kernel 12 is = 200000
Simulation cycle for kernel 12 is = 205000
Simulation cycle for kernel 12 is = 210000
Simulation cycle for kernel 12 is = 215000
Destroy streams for kernel 13: size 0
kernel_name = _Z13mergeSortPassP6float4ii 
kernel_launch_uid = 13 
gpu_sim_cycle = 215339
gpu_sim_insn = 94917430
gpu_ipc =     440.7814
gpu_tot_sim_cycle = 8165155
gpu_tot_sim_insn = 1217168854
gpu_tot_ipc =     149.0687
gpu_tot_issued_cta = 11390
gpu_occupancy = 21.4761% 
gpu_tot_occupancy = 61.4000% 
max_total_param_size = 0
gpu_stall_dramfull = 54982919
gpu_stall_icnt2sh    = 89436
partiton_level_parallism =       5.5179
partiton_level_parallism_total  =       2.7438
partiton_level_parallism_util =       5.8114
partiton_level_parallism_util_total  =       3.3898
L2_BW  =     325.7623 GB/Sec
L2_BW_total  =     218.8271 GB/Sec
gpu_total_sim_rate=20018

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 535688, Miss = 452889, Miss_rate = 0.845, Pending_hits = 444, Reservation_fails = 146190
	L1D_cache_core[1]: Access = 550409, Miss = 466509, Miss_rate = 0.848, Pending_hits = 626, Reservation_fails = 173911
	L1D_cache_core[2]: Access = 549037, Miss = 468389, Miss_rate = 0.853, Pending_hits = 417, Reservation_fails = 144565
	L1D_cache_core[3]: Access = 538947, Miss = 460271, Miss_rate = 0.854, Pending_hits = 422, Reservation_fails = 139509
	L1D_cache_core[4]: Access = 552321, Miss = 470701, Miss_rate = 0.852, Pending_hits = 601, Reservation_fails = 152563
	L1D_cache_core[5]: Access = 518112, Miss = 440105, Miss_rate = 0.849, Pending_hits = 419, Reservation_fails = 142947
	L1D_cache_core[6]: Access = 526003, Miss = 447663, Miss_rate = 0.851, Pending_hits = 411, Reservation_fails = 151451
	L1D_cache_core[7]: Access = 516419, Miss = 432061, Miss_rate = 0.837, Pending_hits = 575, Reservation_fails = 139524
	L1D_cache_core[8]: Access = 561625, Miss = 460607, Miss_rate = 0.820, Pending_hits = 16846, Reservation_fails = 162626
	L1D_cache_core[9]: Access = 590763, Miss = 478984, Miss_rate = 0.811, Pending_hits = 16753, Reservation_fails = 145173
	L1D_cache_core[10]: Access = 595064, Miss = 477646, Miss_rate = 0.803, Pending_hits = 16912, Reservation_fails = 147672
	L1D_cache_core[11]: Access = 554501, Miss = 442641, Miss_rate = 0.798, Pending_hits = 16819, Reservation_fails = 137924
	L1D_cache_core[12]: Access = 580490, Miss = 465039, Miss_rate = 0.801, Pending_hits = 17085, Reservation_fails = 170538
	L1D_cache_core[13]: Access = 585143, Miss = 469646, Miss_rate = 0.803, Pending_hits = 16801, Reservation_fails = 149145
	L1D_cache_core[14]: Access = 601567, Miss = 489963, Miss_rate = 0.814, Pending_hits = 16921, Reservation_fails = 183878
	L1D_cache_core[15]: Access = 585086, Miss = 476126, Miss_rate = 0.814, Pending_hits = 16972, Reservation_fails = 158170
	L1D_cache_core[16]: Access = 567545, Miss = 472709, Miss_rate = 0.833, Pending_hits = 353, Reservation_fails = 155722
	L1D_cache_core[17]: Access = 582389, Miss = 486801, Miss_rate = 0.836, Pending_hits = 463, Reservation_fails = 159655
	L1D_cache_core[18]: Access = 521856, Miss = 437721, Miss_rate = 0.839, Pending_hits = 359, Reservation_fails = 146201
	L1D_cache_core[19]: Access = 543413, Miss = 468838, Miss_rate = 0.863, Pending_hits = 464, Reservation_fails = 165038
	L1D_cache_core[20]: Access = 495593, Miss = 424337, Miss_rate = 0.856, Pending_hits = 288, Reservation_fails = 149383
	L1D_cache_core[21]: Access = 500309, Miss = 431068, Miss_rate = 0.862, Pending_hits = 366, Reservation_fails = 147073
	L1D_cache_core[22]: Access = 522024, Miss = 455146, Miss_rate = 0.872, Pending_hits = 363, Reservation_fails = 184262
	L1D_cache_core[23]: Access = 485086, Miss = 422341, Miss_rate = 0.871, Pending_hits = 342, Reservation_fails = 150865
	L1D_cache_core[24]: Access = 507567, Miss = 423730, Miss_rate = 0.835, Pending_hits = 341, Reservation_fails = 140619
	L1D_cache_core[25]: Access = 520720, Miss = 437704, Miss_rate = 0.841, Pending_hits = 343, Reservation_fails = 153191
	L1D_cache_core[26]: Access = 546966, Miss = 461522, Miss_rate = 0.844, Pending_hits = 263, Reservation_fails = 162652
	L1D_cache_core[27]: Access = 534080, Miss = 450793, Miss_rate = 0.844, Pending_hits = 478, Reservation_fails = 152616
	L1D_cache_core[28]: Access = 534262, Miss = 448821, Miss_rate = 0.840, Pending_hits = 548, Reservation_fails = 166614
	L1D_cache_core[29]: Access = 529592, Miss = 448337, Miss_rate = 0.847, Pending_hits = 542, Reservation_fails = 153153
	L1D_total_cache_accesses = 16332577
	L1D_total_cache_misses = 13669108
	L1D_total_cache_miss_rate = 0.8369
	L1D_total_cache_pending_hits = 144537
	L1D_total_cache_reservation_fails = 4632830
	L1D_cache_data_port_util = 0.012
	L1D_cache_fill_port_util = 0.011
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 31625489
	L1T_total_cache_misses = 6167300
	L1T_total_cache_miss_rate = 0.1950
	L1T_total_cache_pending_hits = 25458189
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 90887
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 13465
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 596504
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 955155
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1789512
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 13465
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 25458189
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 6167300
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2428045
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 131072
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 8573771
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3677675
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 2709321
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2490368
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][TOTAL_ACCESS] = 31625489
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 13842209

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 955155
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 3677675
ctas_completed 11390, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
106116, 105816, 115228, 105835, 105603, 115212, 105450, 69783, 79583, 51870, 51906, 51500, 51697, 51445, 54928, 51630, 26743, 26415, 26694, 26575, 26664, 20463, 20640, 20460, 20404, 20826, 20519, 20312, 1292, 1292, 1292, 1292, 
gpgpu_n_tot_thrd_icount = 1450971072
gpgpu_n_tot_w_icount = 45342846
gpgpu_n_stall_shd_mem = 132572685
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2394208
gpgpu_n_mem_write_global = 13842209
gpgpu_n_mem_texture = 6167300
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 19988480
gpgpu_n_store_insn = 19927451
gpgpu_n_shmem_insn = 37473176
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 59759776
gpgpu_n_const_mem_insn = 2150400
gpgpu_n_param_mem_insn = 5686976
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 2557604
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 8499784
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 489411
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:410120322	W0_Idle:17025748	W0_Scoreboard:375860292	W1:1050752	W2:361694	W3:177690	W4:110996	W5:86347	W6:74601	W7:90834	W8:96158	W9:106982	W10:120294	W11:157892	W12:324092	W13:749172	W14:811202	W15:1110444	W16:1721522	W17:300760	W18:250334	W19:174224	W20:121778	W21:85002	W22:61450	W23:67412	W24:113492	W25:1498150	W26:2141344	W27:275752	W28:2049482	W29:1807134	W30:3530994	W31:2870970	W32:22843896
single_issue_nums: WS0:12036931	WS1:11833539	WS2:11206507	WS3:10265869	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 19088128 {8:2386016,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 553688360 {40:13842209,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 327680 {40:8192,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 49338400 {8:6167300,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 95440640 {40:2386016,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 110737672 {8:13842209,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 327680 {40:8192,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 986768000 {40:24669200,}
maxmflatency = 7301 
max_icnt2mem_latency = 5672 
maxmrqlatency = 4851 
max_icnt2sh_latency = 1817 
averagemflatency = 1035 
avg_icnt2mem_latency = 249 
avg_mrq_latency = 119 
avg_icnt2sh_latency = 65 
mrq_lat_table:4163018 	469386 	502061 	1106633 	4288914 	4298653 	4804078 	5242718 	3742226 	749352 	11338 	492 	23 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	4125827 	8497422 	12393830 	11415682 	4272196 	200660 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	3113548 	438530 	146445 	103827 	8209897 	1051245 	1145378 	1764135 	2498664 	2775434 	1152724 	3890 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	23602650 	3202934 	2092418 	1762261 	1779376 	2026290 	2488169 	2719498 	1187787 	44234 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	97 	2989 	2069 	1983 	963 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        65        64        64 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        65        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        65        64        64        64        64        64        64        64 
dram[8]:        64        64        64        64        64        64        64        64        64        64        64        65        65        64        64        64 
dram[9]:        64        64        64        64        64        64        64        65        64        64        64        64        64        64        64        64 
dram[10]:        64        64        64        64        64        64        65        64        64        64        64        64        64        64        64        65 
dram[11]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        65        64 
maximum service time to same row:
dram[0]:     24430     28232     59054     68634     35497     35425     38348     21788     35129     35273     30507     30520     89180     91353     35313     35131 
dram[1]:     29377     26012     62191     62317     35318     35360     26878     26875     34949     34972     30515     30496     94994     93825     35280     35363 
dram[2]:     24591     22645     69667     61625     35503     35514     26672     21784     35248     35081     30496     30496     90052     95442     35091     35137 
dram[3]:     26212     21783     77119     67039     35492     35454     21784     21785     35327     34999     30496     30497     94674     98816     35266     35192 
dram[4]:     28417     25490     78152     77453     35657     35436     23320     22522     35684     35401     35356     30500     95014    103739     35511     35276 
dram[5]:     29419     27399     72996     75038     35457     35681     26782     23468     35501     35675     35088     35092     99642     95387     35446     35422 
dram[6]:     21845     21782     74675     77740     35391     35706     21789     24808     35466     35707     30509     30496    102374     96474     35254     35566 
dram[7]:     27225     24976     73367     77968     35747     35383     21787     26909     35692     35369     35016     30496     99170    102982     35456     35256 
dram[8]:     22112     23697     65826     59013     35737     35569     24241     23774     35602     35376     35353     30511    105980    100182     35105     35174 
dram[9]:     23098     22112     65538     62234     35559     35829     26740     23952     35499     35577     30496     30496    106786    104446     35074     35143 
dram[10]:     22984     26129     61489     70547     35706     35736     22451     21783     35456     35630     30511     30495    100216    109041     35142     35217 
dram[11]:     21783     21782     62910     62504     35776     35925     26809     22641     35530     35349     30497     30496    103096    105569     35126     35350 
average row accesses per activate:
dram[0]:  3.829677  3.843239  3.820341  3.872773  3.721518  3.818780  3.806918  3.799568  3.790646  3.820118  3.823956  3.807686  3.754007  3.787491  3.831318  3.808039 
dram[1]:  3.770792  3.744656  3.767685  3.760897  3.688833  3.697826  3.709290  3.709101  3.713702  3.717844  3.717072  3.704608  3.701427  3.645764  3.737223  3.680738 
dram[2]:  3.859882  3.869095  3.845524  3.893141  3.751437  3.817273  3.819551  3.824886  3.793572  3.801681  3.813457  3.814514  3.770448  3.795962  3.817353  3.808293 
dram[3]:  3.760684  3.743033  3.799601  3.770481  3.708141  3.694377  3.709792  3.723067  3.724526  3.716694  3.719738  3.703564  3.685733  3.659025  3.708694  3.693527 
dram[4]:  3.849280  3.885442  3.857265  3.893602  3.746160  3.800044  3.815808  3.829603  3.801972  3.803113  3.818195  3.824383  3.750976  3.796136  3.810468  3.810594 
dram[5]:  3.789123  3.756155  3.782231  3.763022  3.695981  3.700940  3.720485  3.713105  3.736757  3.699777  3.757442  3.712172  3.710723  3.652224  3.739280  3.681184 
dram[6]:  3.848109  3.873868  3.883967  3.885058  3.756615  3.835316  3.820586  3.847800  3.792452  3.810184  3.829528  3.825935  3.754487  3.801442  3.830827  3.830882 
dram[7]:  3.762177  3.758373  3.817126  3.763414  3.716138  3.713068  3.735887  3.733383  3.725365  3.716060  3.746448  3.744502  3.709304  3.686905  3.733901  3.685445 
dram[8]:  3.860825  3.892411  3.861416  3.881886  3.772312  3.839942  3.827817  3.836855  3.785299  3.817961  3.827049  3.834991  3.768702  3.815987  3.849998  3.850446 
dram[9]:  3.776825  3.763132  3.773495  3.764041  3.732614  3.707634  3.728524  3.724961  3.723175  3.725322  3.754836  3.735746  3.722888  3.688800  3.758057  3.681155 
dram[10]:  3.853306  3.915437  3.864523  3.881066  3.783028  3.832032  3.840470  3.857500  3.799376  3.832378  3.838959  3.839971  3.779701  3.826562  3.840177  3.836176 
dram[11]:  3.769661  3.739249  3.779664  3.774176  3.736978  3.723924  3.746103  3.724298  3.757228  3.733007  3.735247  3.719244  3.699941  3.706720  3.731720  3.719595 
average row locality = 29378892/7780164 = 3.776128
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:    125580    126930    126642    127451    122800    124427    124160    123746    122846    123415    124628    123182    122677    123602    126809    125716 
dram[1]:    121237    120014    122389    121728    119514    118137    118457    117791    118986    118546    120030    118627    119608    116388    121048    118552 
dram[2]:    125088    126688    125680    127484    121596    123684    123096    123632    122884    122589    123774    122912    121658    123064    124787    125420 
dram[3]:    120572    120184    121360    121884    119388    118440    117772    118652    118908    118648    119296    118548    118648    117129    119880    119316 
dram[4]:    125579    126257    126184    127068    122981    123687    123751    123721    122976    122557    124026    123051    122224    123551    126247    125325 
dram[5]:    121139    120116    121694    121431    119285    118418    118597    118076    119701    118336    119992    118348    119936    117270    120798    118955 
dram[6]:    124990    126244    126300    127568    121748    123792    123340    123532    122455    122936    123728    122360    121412    122608    125033    125452 
dram[7]:    119956    120440    121744    122416    119108    118553    118380    118700    118960    118448    119536    119332    119552    117641    120636    119664 
dram[8]:    125664    126859    126148    127469    122815    124492    123956    124117    122821    122773    124039    123243    121969    123720    125894    125914 
dram[9]:    121404    120355    122085    122248    119713    118416    118719    118252    119326    118713    120586    118736    119545    117571    121176    118604 
dram[10]:    124837    127140    126646    127268    121916    123712    122888    123432    122681    122656    124200    123132    122068    122768    125048    125104 
dram[11]:    120456    120380    120988    122802    119024    118349    117676    119036    119048    118368    119684    118833    118724    118288    119844    120091 
total dram reads = 23400594
bank skew: 127568/116388 = 1.10
chip skew: 1994611/1908625 = 1.05
number of total write accesses:
dram[0]:     53520     53458     53383     53344     53696     53290     52986     52714     52907     52747     52639     52507     53095     52859     52961     52937 
dram[1]:     53169     53015     53207     53145     53383     53282     52879     52721     52669     52777     52656     52555     52892     52980     52967     52647 
dram[2]:     53179     53276     53107     53069     53195     53176     52606     52754     52672     52797     52634     52406     52857     52779     52722     52899 
dram[3]:     53305     53409     53147     53405     53356     53341     52861     52838     52654     52655     52548     52656     52920     53130     52943     53035 
dram[4]:     53451     53407     53532     53118     53712     53269     52956     52716     52875     52853     52646     52408     53059     52845     52936     52863 
dram[5]:     53223     53111     53275     53165     53453     53244     52761     52754     52504     52683     52675     52451     52946     52937     52800     52849 
dram[6]:     53389     53268     53087     53170     53226     53020     52815     52506     52614     52891     52642     52410     53022     52721     52853     52711 
dram[7]:     53357     53414     53124     53554     53337     53270     52661     52740     52646     52753     52619     52678     52960     53100     52881     53149 
dram[8]:     53432     53401     53427     53395     53668     53171     52889     52612     52870     52790     52602     52530     53124     52865     52981     52733 
dram[9]:     53148     53230     53282     53201     53422     53456     52807     52804     52719     52713     52599     52531     52983     52932     52948     52851 
dram[10]:     53444     53258     53156     53087     53234     52991     52772     52630     52614     52818     52583     52456     52957     52652     52893     52743 
dram[11]:     53187     53449     53139     53540     53308     53320     52601     52939     52553     52871     52663     52677     52889     53053     52900     53152 
total dram writes = 10171028
bank skew: 53712/52406 = 1.02
chip skew: 849043/846128 = 1.00
average mf latency per bank:
dram[0]:       1451      1452      1452      1450      1449      1425      1442      1451      1443      1444      1430      1423      1446      1460      1439      1436
dram[1]:       1534      1362      1530      1368      1510      1350      1544      1376      1518      1361      1498      1344      1529      1383      1520      1354
dram[2]:       1126      1248      1133      1251      1123      1239      1137      1262      1120      1255      1117      1235      1140      1272      1117      1241
dram[3]:       1209      1151      1205      1156      1207      1148      1201      1157      1201      1150      1189      1132      1200      1166      1220      1151
dram[4]:       1197      1132      1203      1130      1200      1138      1197      1127      1196      1134      1182      1135      1202      1137      1183      1142
dram[5]:       1131      1166      1119      1175      1119      1174      1132      1168      1113      1173      1102      1161      1118      1170      1116      1173
dram[6]:       1281      1164      1282      1166      1280      1178      1283      1170      1280      1171      1274      1160      1295      1178      1271      1176
dram[7]:       1314      1173      1309      1176      1278      1152      1311      1175      1283      1164      1276      1147      1311      1182      1283      1159
dram[8]:       1178      1223      1202      1222      1192      1237      1195      1222      1187      1238      1174      1223      1187      1216      1180      1251
dram[9]:       1261      1322      1260      1334      1269      1345      1260      1323      1264      1337      1243      1315      1253      1332      1265      1334
dram[10]:       1265      1293      1270      1307      1281      1330      1279      1301      1275      1328      1263      1299      1279      1304      1269      1322
dram[11]:       1251      1378      1262      1391      1271      1395      1263      1374      1264      1388      1242      1365      1256      1373      1271      1389
maximum mf latency per bank:
dram[0]:       6322      6192      6342      6317      6123      5726      6719      6663      7301      5892      5907      6076      6225      6628      6107      6111
dram[1]:       6446      5481      6916      5618      6416      5202      6428      5733      5661      5716      6194      6137      6662      6248      6152      5380
dram[2]:       4415      5998      4661      6237      4725      5423      4874      6251      5894      5741      4342      5999      5048      6092      4309      6155
dram[3]:       4779      5101      5143      5072      5297      5006      4782      5122      5419      5106      4936      5193      4998      5279      5567      5201
dram[4]:       5890      4855      4930      4999      5397      5834      5146      4894      4957      5351      4957      4890      5298      4836      4981      4837
dram[5]:       4500      4416      4577      4915      4452      4798      4901      4461      4390      4864      4326      4630      4505      4506      4629      5002
dram[6]:       6601      4742      5893      4780      6083      5413      6820      4458      5675      4826      6134      4880      5971      4877      5782      5375
dram[7]:       5880      5730      5770      5499      5345      5369      5979      5634      6013      5968      5336      5440      6115      5538      5442      5065
dram[8]:       4543      5008      4795      4726      4671      5377      4359      4815      5376      5445      4463      5149      4752      4725      4548      5730
dram[9]:       5473      5622      5597      5705      6034      5868      5310      5611      5654      6266      5581      6358      5970      5831      6035      5892
dram[10]:       5310      5536      5359      5433      5543      5812      4729      5209      6502      5456      4991      5233      4933      5085      5086      5716
dram[11]:       5328      6646      5860      6315      6028      6489      5818      6207      6036      6552      5756      6706      5343      6175      5968      6647

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=20939258 n_nop=16890302 n_act=655143 n_pre=655127 n_ref_event=4572360550251980812 n_req=2495020 n_rd=1994611 n_rd_L2_A=0 n_write=0 n_wr_bk=849043 bw_util=0.5432
n_activity=16019839 dram_eff=0.71
bk0: 125580a 12141554i bk1: 126930a 12076926i bk2: 126642a 12080511i bk3: 127451a 12132519i bk4: 122800a 12037981i bk5: 124427a 12217413i bk6: 124160a 12163195i bk7: 123746a 12205267i bk8: 122846a 12208309i bk9: 123415a 12169833i bk10: 124628a 12272377i bk11: 123182a 12358616i bk12: 122677a 12187768i bk13: 123602a 12210116i bk14: 126809a 12146944i bk15: 125716a 12132687i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.737426
Row_Buffer_Locality_read = 0.873357
Row_Buffer_Locality_write = 0.195612
Bank_Level_Parallism = 9.345979
Bank_Level_Parallism_Col = 6.528598
Bank_Level_Parallism_Ready = 2.453917
write_to_read_ratio_blp_rw_average = 0.568421
GrpLevelPara = 3.137500 

BW Util details:
bwutil = 0.543220 
total_CMD = 20939258 
util_bw = 11374616 
Wasted_Col = 3569104 
Wasted_Row = 427180 
Idle = 5568358 

BW Util Bottlenecks: 
RCDc_limit = 1477469 
RCDWRc_limit = 2047581 
WTRc_limit = 2637393 
RTWc_limit = 8107796 
CCDLc_limit = 2286417 
rwq = 0 
CCDLc_limit_alone = 1396531 
WTRc_limit_alone = 2488788 
RTWc_limit_alone = 7366515 

Commands details: 
total_CMD = 20939258 
n_nop = 16890302 
Read = 1994611 
Write = 0 
L2_Alloc = 0 
L2_WB = 849043 
n_act = 655143 
n_pre = 655127 
n_ref = 4572360550251980812 
n_req = 2495020 
total_req = 2843654 

Dual Bus Interface Util: 
issued_total_row = 1310270 
issued_total_col = 2843654 
Row_Bus_Util =  0.062575 
CoL_Bus_Util = 0.135805 
Either_Row_CoL_Bus_Util = 0.193367 
Issued_on_Two_Bus_Simul_Util = 0.005013 
issued_two_Eff = 0.025925 
queue_avg = 37.349548 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=37.3495
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=20939258 n_nop=16985196 n_act=648167 n_pre=648151 n_ref_event=0 n_req=2409001 n_rd=1911052 n_rd_L2_A=0 n_write=0 n_wr_bk=846944 bw_util=0.5269
n_activity=15907677 dram_eff=0.6935
bk0: 121237a 12491072i bk1: 120014a 12530657i bk2: 122389a 12421807i bk3: 121728a 12461720i bk4: 119514a 12425116i bk5: 118137a 12574527i bk6: 118457a 12538694i bk7: 117791a 12551058i bk8: 118986a 12498233i bk9: 118546a 12468935i bk10: 120030a 12555608i bk11: 118627a 12603288i bk12: 119608a 12522411i bk13: 116388a 12484814i bk14: 121048a 12496316i bk15: 118552a 12562015i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.730946
Row_Buffer_Locality_read = 0.871343
Row_Buffer_Locality_write = 0.192124
Bank_Level_Parallism = 9.073723
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 2.407151
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.526856 
total_CMD = 20939258 
util_bw = 11031984 
Wasted_Col = 3706545 
Wasted_Row = 484210 
Idle = 5716519 

BW Util Bottlenecks: 
RCDc_limit = 1508728 
RCDWRc_limit = 2114046 
WTRc_limit = 2616028 
RTWc_limit = 7946108 
CCDLc_limit = 2327476 
rwq = 0 
CCDLc_limit_alone = 1439718 
WTRc_limit_alone = 2467659 
RTWc_limit_alone = 7206719 

Commands details: 
total_CMD = 20939258 
n_nop = 16985196 
Read = 1911052 
Write = 0 
L2_Alloc = 0 
L2_WB = 846944 
n_act = 648167 
n_pre = 648151 
n_ref = 0 
n_req = 2409001 
total_req = 2757996 

Dual Bus Interface Util: 
issued_total_row = 1296318 
issued_total_col = 2757996 
Row_Bus_Util =  0.061908 
CoL_Bus_Util = 0.131714 
Either_Row_CoL_Bus_Util = 0.188835 
Issued_on_Two_Bus_Simul_Util = 0.004788 
issued_two_Eff = 0.025354 
queue_avg = 34.875870 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=34.8759
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=20939258 n_nop=16912694 n_act=649453 n_pre=649437 n_ref_event=0 n_req=2479895 n_rd=1984036 n_rd_L2_A=0 n_write=0 n_wr_bk=846128 bw_util=0.5406
n_activity=16047397 dram_eff=0.7055
bk0: 125088a 12361435i bk1: 126688a 12238461i bk2: 125680a 12298876i bk3: 127484a 12278318i bk4: 121596a 12283255i bk5: 123684a 12297077i bk6: 123096a 12363088i bk7: 123632a 12269438i bk8: 122884a 12347926i bk9: 122589a 12266027i bk10: 123774a 12374856i bk11: 122912a 12431965i bk12: 121658a 12334670i bk13: 123064a 12298678i bk14: 124787a 12276902i bk15: 125420a 12221370i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.738119
Row_Buffer_Locality_read = 0.873832
Row_Buffer_Locality_write = 0.195104
Bank_Level_Parallism = 9.191746
Bank_Level_Parallism_Col = 6.404528
Bank_Level_Parallism_Ready = 2.418253
write_to_read_ratio_blp_rw_average = 0.565777
GrpLevelPara = 3.111684 

BW Util details:
bwutil = 0.540643 
total_CMD = 20939258 
util_bw = 11320656 
Wasted_Col = 3614168 
Wasted_Row = 452132 
Idle = 5552302 

BW Util Bottlenecks: 
RCDc_limit = 1487052 
RCDWRc_limit = 2052920 
WTRc_limit = 2618322 
RTWc_limit = 8055843 
CCDLc_limit = 2330899 
rwq = 0 
CCDLc_limit_alone = 1436924 
WTRc_limit_alone = 2470181 
RTWc_limit_alone = 7310009 

Commands details: 
total_CMD = 20939258 
n_nop = 16912694 
Read = 1984036 
Write = 0 
L2_Alloc = 0 
L2_WB = 846128 
n_act = 649453 
n_pre = 649437 
n_ref = 0 
n_req = 2479895 
total_req = 2830164 

Dual Bus Interface Util: 
issued_total_row = 1298890 
issued_total_col = 2830164 
Row_Bus_Util =  0.062031 
CoL_Bus_Util = 0.135161 
Either_Row_CoL_Bus_Util = 0.192297 
Issued_on_Two_Bus_Simul_Util = 0.004895 
issued_two_Eff = 0.025453 
queue_avg = 36.630943 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=36.6309
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=20939258 n_nop=16988738 n_act=647219 n_pre=647203 n_ref_event=0 n_req=2407577 n_rd=1908625 n_rd_L2_A=0 n_write=0 n_wr_bk=848203 bw_util=0.5266
n_activity=15889867 dram_eff=0.694
bk0: 120572a 12512893i bk1: 120184a 12442403i bk2: 121360a 12508610i bk3: 121884a 12429980i bk4: 119388a 12517726i bk5: 118440a 12563539i bk6: 117772a 12572592i bk7: 118652a 12513658i bk8: 118908a 12590994i bk9: 118648a 12542190i bk10: 119296a 12577927i bk11: 118548a 12566029i bk12: 118648a 12489775i bk13: 117129a 12478225i bk14: 119880a 12434076i bk15: 119316a 12455430i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.731181
Row_Buffer_Locality_read = 0.871635
Row_Buffer_Locality_write = 0.193906
Bank_Level_Parallism = 9.084551
Bank_Level_Parallism_Col = 6.278223
Bank_Level_Parallism_Ready = 2.412197
write_to_read_ratio_blp_rw_average = 0.566789
GrpLevelPara = 3.067950 

BW Util details:
bwutil = 0.526633 
total_CMD = 20939258 
util_bw = 11027312 
Wasted_Col = 3687851 
Wasted_Row = 488422 
Idle = 5735673 

BW Util Bottlenecks: 
RCDc_limit = 1501318 
RCDWRc_limit = 2104703 
WTRc_limit = 2600458 
RTWc_limit = 7931722 
CCDLc_limit = 2315890 
rwq = 0 
CCDLc_limit_alone = 1430566 
WTRc_limit_alone = 2454069 
RTWc_limit_alone = 7192787 

Commands details: 
total_CMD = 20939258 
n_nop = 16988738 
Read = 1908625 
Write = 0 
L2_Alloc = 0 
L2_WB = 848203 
n_act = 647219 
n_pre = 647203 
n_ref = 0 
n_req = 2407577 
total_req = 2756828 

Dual Bus Interface Util: 
issued_total_row = 1294422 
issued_total_col = 2756828 
Row_Bus_Util =  0.061818 
CoL_Bus_Util = 0.131658 
Either_Row_CoL_Bus_Util = 0.188666 
Issued_on_Two_Bus_Simul_Util = 0.004811 
issued_two_Eff = 0.025498 
queue_avg = 34.913593 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=34.9136
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=20939258 n_nop=16901299 n_act=651867 n_pre=651851 n_ref_event=0 n_req=2488896 n_rd=1989185 n_rd_L2_A=0 n_write=0 n_wr_bk=848646 bw_util=0.5421
n_activity=16019282 dram_eff=0.7086
bk0: 125579a 12240757i bk1: 126257a 12177975i bk2: 126184a 12173649i bk3: 127068a 12219622i bk4: 122981a 12047809i bk5: 123687a 12179587i bk6: 123751a 12206897i bk7: 123721a 12201716i bk8: 122976a 12221720i bk9: 122557a 12206353i bk10: 124026a 12267708i bk11: 123051a 12370588i bk12: 122224a 12181483i bk13: 123551a 12237057i bk14: 126247a 12173629i bk15: 125325a 12166650i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.738096
Row_Buffer_Locality_read = 0.874122
Row_Buffer_Locality_write = 0.196624
Bank_Level_Parallism = 9.317341
Bank_Level_Parallism_Col = 6.522788
Bank_Level_Parallism_Ready = 2.456479
write_to_read_ratio_blp_rw_average = 0.568984
GrpLevelPara = 3.133442 

BW Util details:
bwutil = 0.542107 
total_CMD = 20939258 
util_bw = 11351324 
Wasted_Col = 3575418 
Wasted_Row = 435399 
Idle = 5577117 

BW Util Bottlenecks: 
RCDc_limit = 1471030 
RCDWRc_limit = 2046139 
WTRc_limit = 2614618 
RTWc_limit = 8104301 
CCDLc_limit = 2295180 
rwq = 0 
CCDLc_limit_alone = 1402534 
WTRc_limit_alone = 2467216 
RTWc_limit_alone = 7359057 

Commands details: 
total_CMD = 20939258 
n_nop = 16901299 
Read = 1989185 
Write = 0 
L2_Alloc = 0 
L2_WB = 848646 
n_act = 651867 
n_pre = 651851 
n_ref = 0 
n_req = 2488896 
total_req = 2837831 

Dual Bus Interface Util: 
issued_total_row = 1303718 
issued_total_col = 2837831 
Row_Bus_Util =  0.062262 
CoL_Bus_Util = 0.135527 
Either_Row_CoL_Bus_Util = 0.192842 
Issued_on_Two_Bus_Simul_Util = 0.004947 
issued_two_Eff = 0.025654 
queue_avg = 36.956242 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=36.9562
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=20939258 n_nop=16987163 n_act=646674 n_pre=646658 n_ref_event=0 n_req=2409172 n_rd=1912092 n_rd_L2_A=0 n_write=0 n_wr_bk=846831 bw_util=0.527
n_activity=15948659 dram_eff=0.692
bk0: 121139a 12537841i bk1: 120116a 12564933i bk2: 121694a 12539154i bk3: 121431a 12498751i bk4: 119285a 12505548i bk5: 118418a 12580920i bk6: 118597a 12527582i bk7: 118076a 12553589i bk8: 119701a 12575155i bk9: 118336a 12472384i bk10: 119992a 12576806i bk11: 118348a 12613296i bk12: 119936a 12510288i bk13: 117270a 12560434i bk14: 120798a 12472089i bk15: 118955a 12520548i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.731585
Row_Buffer_Locality_read = 0.871705
Row_Buffer_Locality_write = 0.192591
Bank_Level_Parallism = 9.023293
Bank_Level_Parallism_Col = 6.257344
Bank_Level_Parallism_Ready = 2.410254
write_to_read_ratio_blp_rw_average = 0.567615
GrpLevelPara = 3.057621 

BW Util details:
bwutil = 0.527034 
total_CMD = 20939258 
util_bw = 11035692 
Wasted_Col = 3727259 
Wasted_Row = 497964 
Idle = 5678343 

BW Util Bottlenecks: 
RCDc_limit = 1514728 
RCDWRc_limit = 2112257 
WTRc_limit = 2583758 
RTWc_limit = 7932698 
CCDLc_limit = 2338092 
rwq = 0 
CCDLc_limit_alone = 1448529 
WTRc_limit_alone = 2438511 
RTWc_limit_alone = 7188382 

Commands details: 
total_CMD = 20939258 
n_nop = 16987163 
Read = 1912092 
Write = 0 
L2_Alloc = 0 
L2_WB = 846831 
n_act = 646674 
n_pre = 646658 
n_ref = 0 
n_req = 2409172 
total_req = 2758923 

Dual Bus Interface Util: 
issued_total_row = 1293332 
issued_total_col = 2758923 
Row_Bus_Util =  0.061766 
CoL_Bus_Util = 0.131758 
Either_Row_CoL_Bus_Util = 0.188741 
Issued_on_Two_Bus_Simul_Util = 0.004783 
issued_two_Eff = 0.025344 
queue_avg = 34.517315 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=34.5173
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=20939258 n_nop=16915417 n_act=648017 n_pre=648001 n_ref_event=0 n_req=2479704 n_rd=1983498 n_rd_L2_A=0 n_write=0 n_wr_bk=846345 bw_util=0.5406
n_activity=16051368 dram_eff=0.7052
bk0: 124990a 12275380i bk1: 126244a 12268022i bk2: 126300a 12259953i bk3: 127568a 12250710i bk4: 121748a 12282522i bk5: 123792a 12302074i bk6: 123340a 12313036i bk7: 123532a 12289651i bk8: 122455a 12337772i bk9: 122936a 12292657i bk10: 123728a 12372281i bk11: 122360a 12400669i bk12: 121412a 12275672i bk13: 122608a 12344555i bk14: 125033a 12264868i bk15: 125452a 12299151i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.738678
Row_Buffer_Locality_read = 0.874350
Row_Buffer_Locality_write = 0.196352
Bank_Level_Parallism = 9.200334
Bank_Level_Parallism_Col = 6.429790
Bank_Level_Parallism_Ready = 2.437928
write_to_read_ratio_blp_rw_average = 0.565570
GrpLevelPara = 3.111631 

BW Util details:
bwutil = 0.540581 
total_CMD = 20939258 
util_bw = 11319372 
Wasted_Col = 3612442 
Wasted_Row = 453678 
Idle = 5553766 

BW Util Bottlenecks: 
RCDc_limit = 1474738 
RCDWRc_limit = 2052605 
WTRc_limit = 2644038 
RTWc_limit = 7988363 
CCDLc_limit = 2319315 
rwq = 0 
CCDLc_limit_alone = 1429853 
WTRc_limit_alone = 2493147 
RTWc_limit_alone = 7249792 

Commands details: 
total_CMD = 20939258 
n_nop = 16915417 
Read = 1983498 
Write = 0 
L2_Alloc = 0 
L2_WB = 846345 
n_act = 648017 
n_pre = 648001 
n_ref = 0 
n_req = 2479704 
total_req = 2829843 

Dual Bus Interface Util: 
issued_total_row = 1296018 
issued_total_col = 2829843 
Row_Bus_Util =  0.061894 
CoL_Bus_Util = 0.135145 
Either_Row_CoL_Bus_Util = 0.192167 
Issued_on_Two_Bus_Simul_Util = 0.004872 
issued_two_Eff = 0.025354 
queue_avg = 36.584072 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=36.5841
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=20939258 n_nop=16986840 n_act=645997 n_pre=645981 n_ref_event=0 n_req=2412174 n_rd=1913066 n_rd_L2_A=0 n_write=0 n_wr_bk=848243 bw_util=0.5275
n_activity=15899654 dram_eff=0.6947
bk0: 119956a 12472429i bk1: 120440a 12410682i bk2: 121744a 12486908i bk3: 122416a 12365663i bk4: 119108a 12419250i bk5: 118553a 12511166i bk6: 118380a 12516285i bk7: 118700a 12581444i bk8: 118960a 12486614i bk9: 118448a 12452223i bk10: 119536a 12558794i bk11: 119332a 12561302i bk12: 119552a 12456476i bk13: 117641a 12433252i bk14: 120636a 12467248i bk15: 119664a 12409934i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.732200
Row_Buffer_Locality_read = 0.872267
Row_Buffer_Locality_write = 0.195326
Bank_Level_Parallism = 9.120535
Bank_Level_Parallism_Col = 6.325152
Bank_Level_Parallism_Ready = 2.419831
write_to_read_ratio_blp_rw_average = 0.567605
GrpLevelPara = 3.075219 

BW Util details:
bwutil = 0.527489 
total_CMD = 20939258 
util_bw = 11045236 
Wasted_Col = 3679488 
Wasted_Row = 487235 
Idle = 5727299 

BW Util Bottlenecks: 
RCDc_limit = 1490199 
RCDWRc_limit = 2096867 
WTRc_limit = 2617782 
RTWc_limit = 7951052 
CCDLc_limit = 2321384 
rwq = 0 
CCDLc_limit_alone = 1437939 
WTRc_limit_alone = 2469068 
RTWc_limit_alone = 7216321 

Commands details: 
total_CMD = 20939258 
n_nop = 16986840 
Read = 1913066 
Write = 0 
L2_Alloc = 0 
L2_WB = 848243 
n_act = 645997 
n_pre = 645981 
n_ref = 0 
n_req = 2412174 
total_req = 2761309 

Dual Bus Interface Util: 
issued_total_row = 1291978 
issued_total_col = 2761309 
Row_Bus_Util =  0.061701 
CoL_Bus_Util = 0.131872 
Either_Row_CoL_Bus_Util = 0.188756 
Issued_on_Two_Bus_Simul_Util = 0.004817 
issued_two_Eff = 0.025521 
queue_avg = 34.987747 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=34.9877
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=20939258 n_nop=16902334 n_act=650074 n_pre=650058 n_ref_event=0 n_req=2491510 n_rd=1991893 n_rd_L2_A=0 n_write=0 n_wr_bk=848490 bw_util=0.5426
n_activity=16027913 dram_eff=0.7089
bk0: 125664a 12207293i bk1: 126859a 12173635i bk2: 126148a 12128475i bk3: 127469a 12162658i bk4: 122815a 12136698i bk5: 124492a 12194610i bk6: 123956a 12188846i bk7: 124117a 12231038i bk8: 122821a 12186655i bk9: 122773a 12246918i bk10: 124039a 12263839i bk11: 123243a 12347900i bk12: 121969a 12212708i bk13: 123720a 12237474i bk14: 125894a 12166121i bk15: 125914a 12209648i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.739091
Row_Buffer_Locality_read = 0.874866
Row_Buffer_Locality_write = 0.197775
Bank_Level_Parallism = 9.309118
Bank_Level_Parallism_Col = 6.524626
Bank_Level_Parallism_Ready = 2.460133
write_to_read_ratio_blp_rw_average = 0.568358
GrpLevelPara = 3.133139 

BW Util details:
bwutil = 0.542595 
total_CMD = 20939258 
util_bw = 11361532 
Wasted_Col = 3574617 
Wasted_Row = 436424 
Idle = 5566685 

BW Util Bottlenecks: 
RCDc_limit = 1464249 
RCDWRc_limit = 2046336 
WTRc_limit = 2611732 
RTWc_limit = 8102482 
CCDLc_limit = 2304294 
rwq = 0 
CCDLc_limit_alone = 1411459 
WTRc_limit_alone = 2465380 
RTWc_limit_alone = 7355999 

Commands details: 
total_CMD = 20939258 
n_nop = 16902334 
Read = 1991893 
Write = 0 
L2_Alloc = 0 
L2_WB = 848490 
n_act = 650074 
n_pre = 650058 
n_ref = 0 
n_req = 2491510 
total_req = 2840383 

Dual Bus Interface Util: 
issued_total_row = 1300132 
issued_total_col = 2840383 
Row_Bus_Util =  0.062091 
CoL_Bus_Util = 0.135649 
Either_Row_CoL_Bus_Util = 0.192792 
Issued_on_Two_Bus_Simul_Util = 0.004947 
issued_two_Eff = 0.025661 
queue_avg = 37.108643 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=37.1086
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=20939258 n_nop=16984638 n_act=646140 n_pre=646124 n_ref_event=0 n_req=2413332 n_rd=1915449 n_rd_L2_A=0 n_write=0 n_wr_bk=847626 bw_util=0.5278
n_activity=15948504 dram_eff=0.693
bk0: 121404a 12490620i bk1: 120355a 12506695i bk2: 122085a 12441115i bk3: 122248a 12437647i bk4: 119713a 12443331i bk5: 118416a 12496497i bk6: 118719a 12557724i bk7: 118252a 12548654i bk8: 119326a 12518731i bk9: 118713a 12492098i bk10: 120586a 12563957i bk11: 118736a 12660735i bk12: 119545a 12456781i bk13: 117571a 12503616i bk14: 121176a 12512166i bk15: 118604a 12535156i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.732269
Row_Buffer_Locality_read = 0.872253
Row_Buffer_Locality_write = 0.193722
Bank_Level_Parallism = 9.053633
Bank_Level_Parallism_Col = 6.273602
Bank_Level_Parallism_Ready = 2.407847
write_to_read_ratio_blp_rw_average = 0.567134
GrpLevelPara = 3.065424 

BW Util details:
bwutil = 0.527827 
total_CMD = 20939258 
util_bw = 11052300 
Wasted_Col = 3713714 
Wasted_Row = 494123 
Idle = 5679121 

BW Util Bottlenecks: 
RCDc_limit = 1508222 
RCDWRc_limit = 2107385 
WTRc_limit = 2613109 
RTWc_limit = 7909640 
CCDLc_limit = 2329783 
rwq = 0 
CCDLc_limit_alone = 1443387 
WTRc_limit_alone = 2466307 
RTWc_limit_alone = 7170046 

Commands details: 
total_CMD = 20939258 
n_nop = 16984638 
Read = 1915449 
Write = 0 
L2_Alloc = 0 
L2_WB = 847626 
n_act = 646140 
n_pre = 646124 
n_ref = 0 
n_req = 2413332 
total_req = 2763075 

Dual Bus Interface Util: 
issued_total_row = 1292264 
issued_total_col = 2763075 
Row_Bus_Util =  0.061715 
CoL_Bus_Util = 0.131957 
Either_Row_CoL_Bus_Util = 0.188862 
Issued_on_Two_Bus_Simul_Util = 0.004810 
issued_two_Eff = 0.025469 
queue_avg = 34.804672 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=34.8047
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=20939258 n_nop=16916458 n_act=646474 n_pre=646458 n_ref_event=0 n_req=2481636 n_rd=1985496 n_rd_L2_A=0 n_write=0 n_wr_bk=846288 bw_util=0.541
n_activity=16043250 dram_eff=0.706
bk0: 124837a 12286126i bk1: 127140a 12230512i bk2: 126646a 12247244i bk3: 127268a 12258822i bk4: 121916a 12297966i bk5: 123712a 12304636i bk6: 122888a 12308933i bk7: 123432a 12298492i bk8: 122681a 12342321i bk9: 122656a 12220982i bk10: 124200a 12347927i bk11: 123132a 12405504i bk12: 122068a 12257227i bk13: 122768a 12387784i bk14: 125048a 12256344i bk15: 125104a 12233717i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.739503
Row_Buffer_Locality_read = 0.874856
Row_Buffer_Locality_write = 0.197837
Bank_Level_Parallism = 9.215179
Bank_Level_Parallism_Col = 6.438541
Bank_Level_Parallism_Ready = 2.438404
write_to_read_ratio_blp_rw_average = 0.567046
GrpLevelPara = 3.112172 

BW Util details:
bwutil = 0.540952 
total_CMD = 20939258 
util_bw = 11327136 
Wasted_Col = 3603330 
Wasted_Row = 446756 
Idle = 5562036 

BW Util Bottlenecks: 
RCDc_limit = 1473228 
RCDWRc_limit = 2048017 
WTRc_limit = 2616945 
RTWc_limit = 7994307 
CCDLc_limit = 2319935 
rwq = 0 
CCDLc_limit_alone = 1431340 
WTRc_limit_alone = 2470647 
RTWc_limit_alone = 7252010 

Commands details: 
total_CMD = 20939258 
n_nop = 16916458 
Read = 1985496 
Write = 0 
L2_Alloc = 0 
L2_WB = 846288 
n_act = 646474 
n_pre = 646458 
n_ref = 0 
n_req = 2481636 
total_req = 2831784 

Dual Bus Interface Util: 
issued_total_row = 1292932 
issued_total_col = 2831784 
Row_Bus_Util =  0.061747 
CoL_Bus_Util = 0.135238 
Either_Row_CoL_Bus_Util = 0.192118 
Issued_on_Two_Bus_Simul_Util = 0.004867 
issued_two_Eff = 0.025335 
queue_avg = 36.680874 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=36.6809
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=20939258 n_nop=16990179 n_act=645131 n_pre=645115 n_ref_event=0 n_req=2410975 n_rd=1911591 n_rd_L2_A=0 n_write=0 n_wr_bk=848241 bw_util=0.5272
n_activity=15910336 dram_eff=0.6938
bk0: 120456a 12473894i bk1: 120380a 12392228i bk2: 120988a 12456383i bk3: 122802a 12367616i bk4: 119024a 12426677i bk5: 118349a 12487365i bk6: 117676a 12574158i bk7: 119036a 12495688i bk8: 119048a 12539459i bk9: 118368a 12437832i bk10: 119684a 12560388i bk11: 118833a 12537662i bk12: 118724a 12445073i bk13: 118288a 12446010i bk14: 119844a 12489047i bk15: 120091a 12399087i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.732426
Row_Buffer_Locality_read = 0.872582
Row_Buffer_Locality_write = 0.195923
Bank_Level_Parallism = 9.119457
Bank_Level_Parallism_Col = 6.326130
Bank_Level_Parallism_Ready = 2.429971
write_to_read_ratio_blp_rw_average = 0.567951
GrpLevelPara = 3.073822 

BW Util details:
bwutil = 0.527207 
total_CMD = 20939258 
util_bw = 11039328 
Wasted_Col = 3690437 
Wasted_Row = 491122 
Idle = 5718371 

BW Util Bottlenecks: 
RCDc_limit = 1497183 
RCDWRc_limit = 2100402 
WTRc_limit = 2618054 
RTWc_limit = 7947292 
CCDLc_limit = 2322164 
rwq = 0 
CCDLc_limit_alone = 1434977 
WTRc_limit_alone = 2470960 
RTWc_limit_alone = 7207199 

Commands details: 
total_CMD = 20939258 
n_nop = 16990179 
Read = 1911591 
Write = 0 
L2_Alloc = 0 
L2_WB = 848241 
n_act = 645131 
n_pre = 645115 
n_ref = 0 
n_req = 2410975 
total_req = 2759832 

Dual Bus Interface Util: 
issued_total_row = 1290246 
issued_total_col = 2759832 
Row_Bus_Util =  0.061619 
CoL_Bus_Util = 0.131802 
Either_Row_CoL_Bus_Util = 0.188597 
Issued_on_Two_Bus_Simul_Util = 0.004823 
issued_two_Eff = 0.025575 
queue_avg = 35.154205 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=35.1542

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1708292, Miss = 1417909, Miss_rate = 0.830, Pending_hits = 5797, Reservation_fails = 42112
L2_cache_bank[1]: Access = 1705953, Miss = 1418920, Miss_rate = 0.832, Pending_hits = 5813, Reservation_fails = 43029
L2_cache_bank[2]: Access = 1701422, Miss = 1381707, Miss_rate = 0.812, Pending_hits = 5774, Reservation_fails = 36175
L2_cache_bank[3]: Access = 1702152, Miss = 1369587, Miss_rate = 0.805, Pending_hits = 5835, Reservation_fails = 30135
L2_cache_bank[4]: Access = 1702401, Miss = 1408016, Miss_rate = 0.827, Pending_hits = 5716, Reservation_fails = 36742
L2_cache_bank[5]: Access = 1702465, Miss = 1415115, Miss_rate = 0.831, Pending_hits = 5754, Reservation_fails = 44533
L2_cache_bank[6]: Access = 1704565, Miss = 1376025, Miss_rate = 0.807, Pending_hits = 5720, Reservation_fails = 20416
L2_cache_bank[7]: Access = 1703728, Miss = 1373757, Miss_rate = 0.806, Pending_hits = 5857, Reservation_fails = 22341
L2_cache_bank[8]: Access = 1708637, Miss = 1415703, Miss_rate = 0.829, Pending_hits = 5709, Reservation_fails = 37148
L2_cache_bank[9]: Access = 1705396, Miss = 1415301, Miss_rate = 0.830, Pending_hits = 5848, Reservation_fails = 43380
L2_cache_bank[10]: Access = 1701247, Miss = 1381421, Miss_rate = 0.812, Pending_hits = 5794, Reservation_fails = 24010
L2_cache_bank[11]: Access = 1703098, Miss = 1370858, Miss_rate = 0.805, Pending_hits = 5770, Reservation_fails = 26293
L2_cache_bank[12]: Access = 1704436, Miss = 1409154, Miss_rate = 0.827, Pending_hits = 5715, Reservation_fails = 24453
L2_cache_bank[13]: Access = 1703679, Miss = 1413666, Miss_rate = 0.830, Pending_hits = 5832, Reservation_fails = 34061
L2_cache_bank[14]: Access = 1707370, Miss = 1378008, Miss_rate = 0.807, Pending_hits = 5761, Reservation_fails = 21756
L2_cache_bank[15]: Access = 1705802, Miss = 1376396, Miss_rate = 0.807, Pending_hits = 5768, Reservation_fails = 23624
L2_cache_bank[16]: Access = 1706335, Miss = 1414861, Miss_rate = 0.829, Pending_hits = 5758, Reservation_fails = 37192
L2_cache_bank[17]: Access = 1705373, Miss = 1418658, Miss_rate = 0.832, Pending_hits = 5817, Reservation_fails = 37910
L2_cache_bank[18]: Access = 1702551, Miss = 1383094, Miss_rate = 0.812, Pending_hits = 5804, Reservation_fails = 27498
L2_cache_bank[19]: Access = 1703403, Miss = 1373288, Miss_rate = 0.806, Pending_hits = 5769, Reservation_fails = 26595
L2_cache_bank[20]: Access = 1705016, Miss = 1410396, Miss_rate = 0.827, Pending_hits = 5749, Reservation_fails = 34379
L2_cache_bank[21]: Access = 1702943, Miss = 1414306, Miss_rate = 0.831, Pending_hits = 5862, Reservation_fails = 47454
L2_cache_bank[22]: Access = 1704346, Miss = 1375171, Miss_rate = 0.807, Pending_hits = 5753, Reservation_fails = 28978
L2_cache_bank[23]: Access = 1705007, Miss = 1377651, Miss_rate = 0.808, Pending_hits = 5789, Reservation_fails = 23669
L2_total_cache_accesses = 40905617
L2_total_cache_misses = 33488968
L2_total_cache_miss_rate = 0.8187
L2_total_cache_pending_hits = 138764
L2_total_cache_reservation_fails = 773883
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 46229
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 299
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 586920
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2658
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1760760
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 299
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 3608893
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 7393
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 5254047
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 771225
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 15798867
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 7393
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3622763
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 131072
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 5958648
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 4129726
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2394208
	L2_cache_stats_breakdown[TEXTURE_ACC_R][TOTAL_ACCESS] = 24669200
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 13842209
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 18
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 56
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 2584
	L2_cache_stats_fail_breakdown[TEXTURE_ACC_R][MISS_QUEUE_FULL] = 236
	L2_cache_stats_fail_breakdown[TEXTURE_ACC_R][MSHR_ENRTY_FAIL] = 770989
L2_cache_data_port_util = 0.068
L2_cache_fill_port_util = 0.119

icnt_total_pkts_mem_to_simt=40905617
icnt_total_pkts_simt_to_mem=22403717
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 22403717
Req_Network_cycles = 8165155
Req_Network_injected_packets_per_cycle =       2.7438 
Req_Network_conflicts_per_cycle =       1.9638
Req_Network_conflicts_per_cycle_util =       2.4087
Req_Bank_Level_Parallism =       3.3654
Req_Network_in_buffer_full_per_cycle =       0.0009
Req_Network_in_buffer_avg_util =       6.8170
Req_Network_out_buffer_full_per_cycle =       0.0922
Req_Network_out_buffer_avg_util =      39.8426

Reply_Network_injected_packets_num = 40905617
Reply_Network_cycles = 8165155
Reply_Network_injected_packets_per_cycle =        5.0098
Reply_Network_conflicts_per_cycle =        4.0128
Reply_Network_conflicts_per_cycle_util =       4.5987
Reply_Bank_Level_Parallism =       5.7412
Reply_Network_in_buffer_full_per_cycle =       0.0110
Reply_Network_in_buffer_avg_util =      13.2526
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1670
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 16 hrs, 53 min, 23 sec (60803 sec)
gpgpu_simulation_rate = 20018 (inst/sec)
gpgpu_simulation_rate = 134 (cycle/sec)
gpgpu_silicon_slowdown = 10186567x
GPGPU-Sim PTX: in cudaBindTexture: sizeof(struct textureReference) = 124
GPGPU-Sim PTX:   size = 4294967295
GPGPU-Sim PTX:   texref = 0x5595e0186300, array = 0x5595e26826c0
GPGPU-Sim PTX:   devPtr32 = c0000000
GPGPU-Sim PTX:   Name corresponding to textureReference: tex
GPGPU-Sim PTX:   ChannelFormatDesc: x=32, y=32, z=32, w=32
GPGPU-Sim PTX:   Texture Normalized? = 0
GPGPU-Sim PTX:   Warning: binding to texref associated with tex, which was previously bound.
Implicitly unbinding texref associated to tex first
GPGPU-Sim PTX:   texel size = 16
GPGPU-Sim PTX:   texture cache linesize = 128
GPGPU-Sim PTX:   Tx = 4; Ty = 2, Tx_numbits = 2, Ty_numbits = 1
GPGPU-Sim PTX:   Texel size = 16 bytes; texel_size_numbits = 4
GPGPU-Sim PTX:   Binding texture to array starting at devPtr32 = 0xc0000000
GPGPU-Sim PTX:   Texel size = 16 bytes
GPGPU-Sim PTX: devPtr = 0xffffffffc0000000
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd1fcd6ea8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd1fcd6ea4..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd1fcd6ea0..

GPGPU-Sim PTX: cudaLaunch for 0x0x5595e0173ac2 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z13mergeSortPassP6float4ii 
GPGPU-Sim PTX: pushing kernel '_Z13mergeSortPassP6float4ii' to stream 0, gridDim= (15,1,1) blockDim = (208,1,1) 
GPGPU-Sim uArch: Shader 19 bind to kernel 14 '_Z13mergeSortPassP6float4ii'
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 20 bind to kernel 14 '_Z13mergeSortPassP6float4ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 14 '_Z13mergeSortPassP6float4ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 14 '_Z13mergeSortPassP6float4ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 14 '_Z13mergeSortPassP6float4ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 14 '_Z13mergeSortPassP6float4ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 14 '_Z13mergeSortPassP6float4ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 14 '_Z13mergeSortPassP6float4ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 14 '_Z13mergeSortPassP6float4ii'
GPGPU-Sim uArch: Shader 28 bind to kernel 14 '_Z13mergeSortPassP6float4ii'
GPGPU-Sim uArch: Shader 29 bind to kernel 14 '_Z13mergeSortPassP6float4ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 14 '_Z13mergeSortPassP6float4ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 14 '_Z13mergeSortPassP6float4ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 14 '_Z13mergeSortPassP6float4ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 14 '_Z13mergeSortPassP6float4ii'
Simulation cycle for kernel 13 is = 10000
Simulation cycle for kernel 13 is = 15000
Simulation cycle for kernel 13 is = 20000
Simulation cycle for kernel 13 is = 25000
Simulation cycle for kernel 13 is = 30000
Simulation cycle for kernel 13 is = 35000
Simulation cycle for kernel 13 is = 40000
Simulation cycle for kernel 13 is = 45000
Simulation cycle for kernel 13 is = 50000
Simulation cycle for kernel 13 is = 55000
Simulation cycle for kernel 13 is = 60000
Simulation cycle for kernel 13 is = 65000
Simulation cycle for kernel 13 is = 70000
Simulation cycle for kernel 13 is = 75000
Simulation cycle for kernel 13 is = 80000
Simulation cycle for kernel 13 is = 85000
Simulation cycle for kernel 13 is = 90000
Simulation cycle for kernel 13 is = 95000
Simulation cycle for kernel 13 is = 100000
Simulation cycle for kernel 13 is = 105000
Simulation cycle for kernel 13 is = 110000
Simulation cycle for kernel 13 is = 115000
Simulation cycle for kernel 13 is = 120000
Simulation cycle for kernel 13 is = 125000
Simulation cycle for kernel 13 is = 130000
Simulation cycle for kernel 13 is = 135000
Simulation cycle for kernel 13 is = 140000
Simulation cycle for kernel 13 is = 145000
Simulation cycle for kernel 13 is = 150000
Simulation cycle for kernel 13 is = 155000
Simulation cycle for kernel 13 is = 160000
Simulation cycle for kernel 13 is = 165000
Simulation cycle for kernel 13 is = 170000
Simulation cycle for kernel 13 is = 175000
Simulation cycle for kernel 13 is = 180000
Simulation cycle for kernel 13 is = 185000
Simulation cycle for kernel 13 is = 190000
Simulation cycle for kernel 13 is = 195000
Simulation cycle for kernel 13 is = 200000
Simulation cycle for kernel 13 is = 205000
Simulation cycle for kernel 13 is = 210000
Simulation cycle for kernel 13 is = 215000
Simulation cycle for kernel 13 is = 220000
Simulation cycle for kernel 13 is = 225000
Simulation cycle for kernel 13 is = 230000
Simulation cycle for kernel 13 is = 235000
Simulation cycle for kernel 13 is = 240000
Simulation cycle for kernel 13 is = 245000
Simulation cycle for kernel 13 is = 250000
Simulation cycle for kernel 13 is = 255000
Simulation cycle for kernel 13 is = 260000
Simulation cycle for kernel 13 is = 265000
Simulation cycle for kernel 13 is = 270000
Simulation cycle for kernel 13 is = 275000
Simulation cycle for kernel 13 is = 280000
Simulation cycle for kernel 13 is = 285000
Simulation cycle for kernel 13 is = 290000
Simulation cycle for kernel 13 is = 295000
Simulation cycle for kernel 13 is = 300000
Simulation cycle for kernel 13 is = 305000
Simulation cycle for kernel 13 is = 310000
Simulation cycle for kernel 13 is = 315000
Simulation cycle for kernel 13 is = 320000
Simulation cycle for kernel 13 is = 325000
Simulation cycle for kernel 13 is = 330000
Simulation cycle for kernel 13 is = 335000
Simulation cycle for kernel 13 is = 340000
Simulation cycle for kernel 13 is = 345000
Simulation cycle for kernel 13 is = 350000
Destroy streams for kernel 14: size 0
kernel_name = _Z13mergeSortPassP6float4ii 
kernel_launch_uid = 14 
gpu_sim_cycle = 350675
gpu_sim_insn = 95086559
gpu_ipc =     271.1530
gpu_tot_sim_cycle = 8515830
gpu_tot_sim_insn = 1312255413
gpu_tot_ipc =     154.0960
gpu_tot_issued_cta = 11405
gpu_occupancy = 21.4543% 
gpu_tot_occupancy = 60.4832% 
max_total_param_size = 0
gpu_stall_dramfull = 54986587
gpu_stall_icnt2sh    = 89436
partiton_level_parallism =       3.3765
partiton_level_parallism_total  =       2.7699
partiton_level_parallism_util =       3.5823
partiton_level_parallism_util_total  =       3.3989
L2_BW  =     197.9607 GB/Sec
L2_BW_total  =     217.9679 GB/Sec
gpu_total_sim_rate=20848

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 606361, Miss = 488301, Miss_rate = 0.805, Pending_hits = 444, Reservation_fails = 146241
	L1D_cache_core[1]: Access = 621609, Miss = 502171, Miss_rate = 0.808, Pending_hits = 626, Reservation_fails = 173954
	L1D_cache_core[2]: Access = 620230, Miss = 504056, Miss_rate = 0.813, Pending_hits = 417, Reservation_fails = 144575
	L1D_cache_core[3]: Access = 593235, Miss = 487464, Miss_rate = 0.822, Pending_hits = 422, Reservation_fails = 139509
	L1D_cache_core[4]: Access = 552321, Miss = 470701, Miss_rate = 0.852, Pending_hits = 601, Reservation_fails = 152563
	L1D_cache_core[5]: Access = 518112, Miss = 440105, Miss_rate = 0.849, Pending_hits = 419, Reservation_fails = 142947
	L1D_cache_core[6]: Access = 526003, Miss = 447663, Miss_rate = 0.851, Pending_hits = 411, Reservation_fails = 151451
	L1D_cache_core[7]: Access = 516419, Miss = 432061, Miss_rate = 0.837, Pending_hits = 575, Reservation_fails = 139524
	L1D_cache_core[8]: Access = 561625, Miss = 460607, Miss_rate = 0.820, Pending_hits = 16846, Reservation_fails = 162626
	L1D_cache_core[9]: Access = 590763, Miss = 478984, Miss_rate = 0.811, Pending_hits = 16753, Reservation_fails = 145173
	L1D_cache_core[10]: Access = 595064, Miss = 477646, Miss_rate = 0.803, Pending_hits = 16912, Reservation_fails = 147672
	L1D_cache_core[11]: Access = 554501, Miss = 442641, Miss_rate = 0.798, Pending_hits = 16819, Reservation_fails = 137924
	L1D_cache_core[12]: Access = 580490, Miss = 465039, Miss_rate = 0.801, Pending_hits = 17085, Reservation_fails = 170538
	L1D_cache_core[13]: Access = 585143, Miss = 469646, Miss_rate = 0.803, Pending_hits = 16801, Reservation_fails = 149145
	L1D_cache_core[14]: Access = 601567, Miss = 489963, Miss_rate = 0.814, Pending_hits = 16921, Reservation_fails = 183878
	L1D_cache_core[15]: Access = 585086, Miss = 476126, Miss_rate = 0.814, Pending_hits = 16972, Reservation_fails = 158170
	L1D_cache_core[16]: Access = 567545, Miss = 472709, Miss_rate = 0.833, Pending_hits = 353, Reservation_fails = 155722
	L1D_cache_core[17]: Access = 582389, Miss = 486801, Miss_rate = 0.836, Pending_hits = 463, Reservation_fails = 159655
	L1D_cache_core[18]: Access = 521856, Miss = 437721, Miss_rate = 0.839, Pending_hits = 359, Reservation_fails = 146201
	L1D_cache_core[19]: Access = 614599, Miss = 504507, Miss_rate = 0.821, Pending_hits = 464, Reservation_fails = 165063
	L1D_cache_core[20]: Access = 566792, Miss = 460003, Miss_rate = 0.812, Pending_hits = 288, Reservation_fails = 149401
	L1D_cache_core[21]: Access = 570999, Miss = 466486, Miss_rate = 0.817, Pending_hits = 366, Reservation_fails = 147090
	L1D_cache_core[22]: Access = 593210, Miss = 490816, Miss_rate = 0.827, Pending_hits = 363, Reservation_fails = 184315
	L1D_cache_core[23]: Access = 556290, Miss = 458022, Miss_rate = 0.823, Pending_hits = 342, Reservation_fails = 150879
	L1D_cache_core[24]: Access = 578255, Miss = 459147, Miss_rate = 0.794, Pending_hits = 341, Reservation_fails = 140685
	L1D_cache_core[25]: Access = 591916, Miss = 473375, Miss_rate = 0.800, Pending_hits = 343, Reservation_fails = 153191
	L1D_cache_core[26]: Access = 618157, Miss = 497194, Miss_rate = 0.804, Pending_hits = 263, Reservation_fails = 162675
	L1D_cache_core[27]: Access = 604766, Miss = 486204, Miss_rate = 0.804, Pending_hits = 478, Reservation_fails = 152634
	L1D_cache_core[28]: Access = 605447, Miss = 484492, Miss_rate = 0.800, Pending_hits = 548, Reservation_fails = 166656
	L1D_cache_core[29]: Access = 600790, Miss = 484005, Miss_rate = 0.806, Pending_hits = 542, Reservation_fails = 153196
	L1D_total_cache_accesses = 17381540
	L1D_total_cache_misses = 14194656
	L1D_total_cache_miss_rate = 0.8167
	L1D_total_cache_pending_hits = 144537
	L1D_total_cache_reservation_fails = 4633253
	L1D_cache_data_port_util = 0.014
	L1D_cache_fill_port_util = 0.011
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 33720681
	L1T_total_cache_misses = 6302380
	L1T_total_cache_miss_rate = 0.1869
	L1T_total_cache_pending_hits = 27418301
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 90887
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 13465
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 596504
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 955155
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1789512
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 13465
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 27418301
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 6302380
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2951460
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 131072
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 8706702
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3678098
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 3101938
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2490368
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][TOTAL_ACCESS] = 33720681
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 14891172

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 955155
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 3678098
ctas_completed 11405, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
153446, 153186, 162476, 153103, 152891, 162542, 152616, 69783, 79583, 51870, 51906, 51500, 51697, 51445, 54928, 51630, 26743, 26415, 26694, 26575, 26664, 20463, 20640, 20460, 20404, 20826, 20519, 20312, 1292, 1292, 1292, 1292, 
gpgpu_n_tot_thrd_icount = 1606871200
gpgpu_n_tot_w_icount = 50214725
gpgpu_n_stall_shd_mem = 135219035
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2394208
gpgpu_n_mem_write_global = 14891172
gpgpu_n_mem_texture = 6302380
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 19988480
gpgpu_n_store_insn = 20976414
gpgpu_n_shmem_insn = 37473176
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 61854968
gpgpu_n_const_mem_insn = 2156544
gpgpu_n_param_mem_insn = 5696336
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 2557604
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 9129090
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 489470
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:410328670	W0_Idle:17104562	W0_Scoreboard:390630167	W1:1058203	W2:366874	W3:181161	W4:113985	W5:88429	W6:77384	W7:92592	W8:100119	W9:113316	W10:311142	W11:621878	W12:325486	W13:750788	W14:812494	W15:1114570	W16:1726310	W17:308304	W18:259754	W19:191052	W20:151582	W21:2853346	W22:1394648	W23:67412	W24:113496	W25:1498156	W26:2141404	W27:275826	W28:2049508	W29:1807142	W30:3530994	W31:2870970	W32:22846400
single_issue_nums: WS0:13456623	WS1:13205389	WS2:12577412	WS3:10975301	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 19088128 {8:2386016,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 595646880 {40:14891172,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 327680 {40:8192,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 50419040 {8:6302380,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 95440640 {40:2386016,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 119129376 {8:14891172,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 327680 {40:8192,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 1008380800 {40:25209520,}
maxmflatency = 7301 
max_icnt2mem_latency = 5672 
maxmrqlatency = 4851 
max_icnt2sh_latency = 1817 
averagemflatency = 1007 
avg_icnt2mem_latency = 241 
avg_mrq_latency = 117 
avg_icnt2sh_latency = 63 
mrq_lat_table:4378982 	472724 	508712 	1119243 	4550036 	4418941 	4849754 	5248842 	3744363 	749742 	11356 	492 	23 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	5169458 	9028496 	12405460 	11418630 	4272196 	200660 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	3237339 	449338 	146857 	103846 	9258804 	1051318 	1145405 	1764138 	2498667 	2775434 	1152724 	3890 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	24577632 	3630883 	2253804 	1785891 	1780484 	2026518 	2488169 	2719498 	1187787 	44234 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	99 	3329 	2073 	1983 	963 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        65        64        64 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        65        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        65        64        64        64        64        64        64        64 
dram[8]:        64        64        64        64        64        64        64        64        64        64        64        65        65        64        64        64 
dram[9]:        64        64        64        64        64        64        64        65        64        64        64        64        64        64        64        64 
dram[10]:        64        64        64        64        64        64        65        64        64        64        64        64        64        64        64        65 
dram[11]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        65        64 
maximum service time to same row:
dram[0]:     24430     28232     59054     68634     35497     35425     38348     21788     35129     35273     30507     30520     89180     91353     35313     35131 
dram[1]:     29377     26012     62191     62317     35318     35360     26878     26875     34949     34972     30515     30496     94994     93825     35280     35363 
dram[2]:     24591     22645     69667     61625     35503     35514     26672     21784     35248     35081     30496     30496     90052     95442     35091     35137 
dram[3]:     26212     21783     77119     67039     35492     35454     21784     21785     35327     34999     30496     30497     94674     98816     35266     35192 
dram[4]:     28417     25490     78152     77453     35657     35436     23320     22522     35684     35401     35356     30500     95014    103739     35511     35276 
dram[5]:     29419     27399     72996     75038     35457     35681     26782     23468     35501     35675     35088     35092     99642     95387     35446     35422 
dram[6]:     21845     21782     74675     77740     35391     35706     21789     24808     35466     35707     30509     30496    102374     96474     35254     35566 
dram[7]:     27225     24976     73367     77968     35747     35383     21787     26909     35692     35369     35016     30496     99170    102982     35456     35256 
dram[8]:     22112     23697     65826     59013     35737     35569     24241     23774     35602     35376     35353     30511    105980    100182     35105     35174 
dram[9]:     23098     22112     65538     62234     35559     35829     26740     23952     35499     35577     30496     30496    106786    104446     35074     35143 
dram[10]:     22984     26129     61489     70547     35706     35736     22451     21783     35456     35630     30511     30495    100216    109041     35142     35217 
dram[11]:     21783     21782     62910     62504     35776     35925     26809     22641     35530     35349     30497     30496    103096    105569     35126     35350 
average row accesses per activate:
dram[0]:  3.791490  3.803755  3.782318  3.833412  3.686191  3.779182  3.768355  3.761396  3.752278  3.782487  3.785675  3.769176  3.717500  3.748293  3.791763  3.769839 
dram[1]:  3.733672  3.707954  3.731557  3.724908  3.654233  3.662747  3.673829  3.674572  3.679644  3.682663  3.681820  3.670194  3.665953  3.612636  3.700434  3.646293 
dram[2]:  3.819997  3.829405  3.807214  3.852324  3.714065  3.778897  3.781358  3.786442  3.757002  3.765239  3.776674  3.778005  3.732989  3.757141  3.778060  3.770261 
dram[3]:  3.724604  3.708935  3.762063  3.734872  3.674276  3.658234  3.675249  3.687736  3.689994  3.681779  3.684940  3.668610  3.651201  3.624628  3.673558  3.658309 
dram[4]:  3.809854  3.844324  3.817837  3.854109  3.709884  3.762380  3.778419  3.790939  3.763910  3.764802  3.780016  3.785236  3.713729  3.756284  3.771537  3.771940 
dram[5]:  3.750150  3.718598  3.745136  3.725309  3.659933  3.665390  3.684975  3.678467  3.701216  3.665963  3.721555  3.677898  3.675189  3.618437  3.702826  3.646864 
dram[6]:  3.809958  3.835568  3.844377  3.846232  3.718973  3.795092  3.782501  3.808913  3.756327  3.771878  3.790546  3.787321  3.718048  3.761763  3.790935  3.792928 
dram[7]:  3.725524  3.722067  3.778877  3.728210  3.681258  3.676040  3.698937  3.697464  3.690313  3.681607  3.710370  3.708104  3.674108  3.651372  3.698007  3.651722 
dram[8]:  3.821656  3.850863  3.821331  3.841361  3.736063  3.800048  3.787773  3.798568  3.746852  3.779040  3.787915  3.795943  3.730708  3.776590  3.809294  3.810986 
dram[9]:  3.740163  3.726331  3.736747  3.726895  3.695324  3.672959  3.692011  3.690717  3.687374  3.689379  3.718989  3.700414  3.686713  3.653894  3.720286  3.646237 
dram[10]:  3.813820  3.875281  3.824892  3.841563  3.744617  3.792775  3.802671  3.817810  3.762581  3.794023  3.801612  3.801436  3.741432  3.786337  3.800557  3.797082 
dram[11]:  3.732334  3.703346  3.742279  3.737469  3.700883  3.686831  3.709163  3.687940  3.722020  3.697033  3.699709  3.684146  3.665885  3.672125  3.696683  3.683551 
average row locality = 30053210/8037826 = 3.738972
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:    128432    129794    129450    130291    125640    127247    127000    126578    125694    126239    127424    125998    125449    126362    129565    128500 
dram[1]:    124041    122850    125233    124532    122346    120985    121313    120603    121838    121366    122826    121427    122392    119140    123820    121304 
dram[2]:    127936    129524    128520    130340    124420    126548    125952    126460    125732    125413    126574    125724    124430    125844    127543    128200 
dram[3]:    123392    123012    124192    124736    122208    121292    120584    121496    121760    121444    122084    121364    121432    119893    122648    122080 
dram[4]:    128423    129125    129008    129904    125825    126499    126583    126561    125824    125389    126818    125851    124976    126311    129023    128101 
dram[5]:    123947    122952    124538    124223    122109    121258    121449    120880    122549    121156    122784    121144    122720    120034    123562    121719 
dram[6]:    127826    129080    129156    130424    124560    126676    126212    126352    125311    125764    126536    125152    124164    125400    127793    128232 
dram[7]:    122788    123268    124560    125264    121928    121389    121212    121548    121812    121248    122328    122132    122332    120397    123404    122436 
dram[8]:    128508    129731    128976    130309    125651    127308    126788    126941    125677    125593    126823    126059    124733    126472    128662    128686 
dram[9]:    124204    123191    124933    125052    122549    121264    121583    121060    122182    121533    123382    121536    122333    120327    123940    121368 
dram[10]:    127681    129980    129486    130124    124724    126572    125748    126256    125533    125480    127008    125916    124824    125552    127812    127876 
dram[11]:    123276    123204    123808    125666    121860    121181    120496    121880    121908    121168    122472    121641    121504    121040    122624    122867 
total dram reads = 23940906
bank skew: 130424/119140 = 1.09
chip skew: 2039663/1953617 = 1.04
number of total write accesses:
dram[0]:     56285     56264     56149     56092     56470     56083     55743     55455     55662     55460     55389     55257     55866     55636     55739     55702 
dram[1]:     55930     55777     55983     55925     56172     56061     55596     55434     55410     55498     55404     55235     55662     55739     55735     55405 
dram[2]:     55902     56011     55834     55822     55982     55930     55302     55438     55369     55486     55284     55084     55588     55507     55470     55636 
dram[3]:     56061     56182     55906     56160     56104     56114     55548     55562     55352     55386     55243     55381     55658     55859     55686     55810 
dram[4]:     56232     56184     56314     55891     56495     56029     55693     55452     55601     55578     55378     55140     55820     55647     55716     55634 
dram[5]:     55994     55872     56046     55974     56242     56039     55471     55456     55242     55365     55403     55139     55731     55716     55560     55615 
dram[6]:     56114     55983     55806     55899     56015     55797     55529     55199     55300     55584     55312     55110     55761     55443     55590     55428 
dram[7]:     56113     56176     55888     56332     56084     56070     55386     55505     55358     55489     55326     55381     55679     55832     55627     55898 
dram[8]:     56181     56195     56197     56154     56446     55924     55645     55332     55631     55506     55336     55269     55908     55651     55765     55508 
dram[9]:     55913     56020     56066     56011     56199     56225     55549     55511     55422     55420     55328     55226     55766     55695     55731     55596 
dram[10]:     56163     55987     55892     55828     56009     55761     55449     55339     55301     55481     55262     55152     55687     55366     55597     55487 
dram[11]:     55971     56220     55891     56298     56066     56074     55322     55699     55255     55589     55353     55390     55617     55798     55661     55928 
total dram writes = 10697777
bank skew: 56495/55084 = 1.03
chip skew: 893252/889645 = 1.00
average mf latency per bank:
dram[0]:       1419      1420      1421      1419      1417      1394      1410      1419      1411      1413      1399      1392      1415      1428      1409      1406
dram[1]:       1500      1332      1495      1338      1475      1320      1509      1346      1484      1332      1464      1315      1494      1353      1486      1325
dram[2]:       1105      1224      1112      1226      1101      1214      1115      1237      1098      1230      1096      1210      1118      1246      1096      1217
dram[3]:       1185      1128      1181      1134      1182      1125      1177      1134      1176      1127      1165      1110      1176      1143      1195      1129
dram[4]:       1173      1110      1179      1108      1175      1116      1173      1105      1172      1112      1159      1113      1178      1114      1160      1120
dram[5]:       1109      1142      1097      1151      1097      1149      1109      1144      1091      1149      1081      1137      1096      1146      1094      1149
dram[6]:       1255      1142      1256      1144      1253      1155      1257      1147      1254      1148      1249      1137      1269      1154      1245      1153
dram[7]:       1286      1149      1281      1152      1251      1129      1282      1151      1256      1141      1249      1124      1284      1158      1256      1136
dram[8]:       1155      1198      1179      1198      1168      1212      1171      1197      1163      1212      1151      1199      1163      1191      1157      1226
dram[9]:       1234      1294      1234      1306      1243      1316      1233      1295      1237      1308      1217      1287      1227      1303      1239      1306
dram[10]:       1240      1267      1245      1280      1255      1301      1252      1274      1248      1300      1238      1272      1253      1278      1243      1295
dram[11]:       1225      1348      1236      1361      1244      1364      1236      1344      1237      1358      1217      1336      1230      1344      1245      1359
maximum mf latency per bank:
dram[0]:       6322      6192      6342      6317      6123      5726      6719      6663      7301      5892      5907      6076      6225      6628      6107      6111
dram[1]:       6446      5481      6916      5618      6416      5202      6428      5733      5661      5716      6194      6137      6662      6248      6152      5380
dram[2]:       4415      5998      4661      6237      4725      5423      4874      6251      5894      5741      4342      5999      5048      6092      4309      6155
dram[3]:       4779      5101      5143      5072      5297      5006      4782      5122      5419      5106      4936      5193      4998      5279      5567      5201
dram[4]:       5890      4855      4930      4999      5397      5834      5146      4894      4957      5351      4957      4890      5298      4836      4981      4837
dram[5]:       4500      4416      4577      4915      4452      4798      4901      4461      4390      4864      4326      4630      4505      4506      4629      5002
dram[6]:       6601      4742      5893      4780      6083      5413      6820      4458      5675      4826      6134      4880      5971      4877      5782      5375
dram[7]:       5880      5730      5770      5499      5345      5369      5979      5634      6013      5968      5336      5440      6115      5538      5442      5065
dram[8]:       4543      5008      4795      4726      4671      5377      4359      4815      5376      5445      4463      5149      4752      4725      4548      5730
dram[9]:       5473      5622      5597      5705      6034      5868      5310      5611      5654      6266      5581      6358      5970      5831      6035      5892
dram[10]:       5310      5536      5359      5433      5543      5812      4729      5209      6502      5456      4991      5233      4933      5085      5086      5716
dram[11]:       5328      6646      5860      6315      6028      6489      5818      6207      6036      6552      5756      6706      5343      6175      5968      6647

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=21838551 n_nop=17658777 n_act=676733 n_pre=676717 n_ref_event=4572360550251980812 n_req=2551321 n_rd=2039663 n_rd_L2_A=0 n_write=0 n_wr_bk=893252 bw_util=0.5372
n_activity=16801281 dram_eff=0.6983
bk0: 128432a 12904624i bk1: 129794a 12838012i bk2: 129450a 12844907i bk3: 130291a 12894998i bk4: 125640a 12799863i bk5: 127247a 12982718i bk6: 127000a 12920972i bk7: 126578a 12968450i bk8: 125694a 12969077i bk9: 126239a 12935731i bk10: 127424a 13036954i bk11: 125998a 13122701i bk12: 125449a 12947249i bk13: 126362a 12971885i bk14: 129565a 12911066i bk15: 128500a 12896620i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.734758
Row_Buffer_Locality_read = 0.870970
Row_Buffer_Locality_write = 0.191765
Bank_Level_Parallism = 9.060315
Bank_Level_Parallism_Col = 6.357864
Bank_Level_Parallism_Ready = 2.420296
write_to_read_ratio_blp_rw_average = 0.565804
GrpLevelPara = 3.084202 

BW Util details:
bwutil = 0.537200 
total_CMD = 21838551 
util_bw = 11731660 
Wasted_Col = 3861427 
Wasted_Row = 510836 
Idle = 5734628 

BW Util Bottlenecks: 
RCDc_limit = 1619379 
RCDWRc_limit = 2133822 
WTRc_limit = 2755563 
RTWc_limit = 8281412 
CCDLc_limit = 2406033 
rwq = 0 
CCDLc_limit_alone = 1490569 
WTRc_limit_alone = 2597875 
RTWc_limit_alone = 7523636 

Commands details: 
total_CMD = 21838551 
n_nop = 17658777 
Read = 2039663 
Write = 0 
L2_Alloc = 0 
L2_WB = 893252 
n_act = 676733 
n_pre = 676717 
n_ref = 4572360550251980812 
n_req = 2551321 
total_req = 2932915 

Dual Bus Interface Util: 
issued_total_row = 1353450 
issued_total_col = 2932915 
Row_Bus_Util =  0.061975 
CoL_Bus_Util = 0.134300 
Either_Row_CoL_Bus_Util = 0.191394 
Issued_on_Two_Bus_Simul_Util = 0.004881 
issued_two_Eff = 0.025502 
queue_avg = 35.978798 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=35.9788
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=21838551 n_nop=17754168 n_act=669630 n_pre=669614 n_ref_event=0 n_req=2465155 n_rd=1956016 n_rd_L2_A=0 n_write=0 n_wr_bk=890966 bw_util=0.5215
n_activity=16695358 dram_eff=0.6821
bk0: 124041a 13254067i bk1: 122850a 13295535i bk2: 125233a 13185197i bk3: 124532a 13228404i bk4: 122346a 13188760i bk5: 120985a 13335771i bk6: 121313a 13304382i bk7: 120603a 13318415i bk8: 121838a 13261811i bk9: 121366a 13233663i bk10: 122826a 13322512i bk11: 121427a 13373694i bk12: 122392a 13287612i bk13: 119140a 13251987i bk14: 123820a 13258335i bk15: 121304a 13329646i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.728368
Row_Buffer_Locality_read = 0.868936
Row_Buffer_Locality_write = 0.188334
Bank_Level_Parallism = 8.792611
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 2.372881
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.521460 
total_CMD = 21838551 
util_bw = 11387928 
Wasted_Col = 4002615 
Wasted_Row = 570337 
Idle = 5877671 

BW Util Bottlenecks: 
RCDc_limit = 1650234 
RCDWRc_limit = 2201265 
WTRc_limit = 2732951 
RTWc_limit = 8120359 
CCDLc_limit = 2448020 
rwq = 0 
CCDLc_limit_alone = 1535311 
WTRc_limit_alone = 2575943 
RTWc_limit_alone = 7364658 

Commands details: 
total_CMD = 21838551 
n_nop = 17754168 
Read = 1956016 
Write = 0 
L2_Alloc = 0 
L2_WB = 890966 
n_act = 669630 
n_pre = 669614 
n_ref = 0 
n_req = 2465155 
total_req = 2846982 

Dual Bus Interface Util: 
issued_total_row = 1339244 
issued_total_col = 2846982 
Row_Bus_Util =  0.061325 
CoL_Bus_Util = 0.130365 
Either_Row_CoL_Bus_Util = 0.187026 
Issued_on_Two_Bus_Simul_Util = 0.004663 
issued_two_Eff = 0.024935 
queue_avg = 33.602028 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=33.602
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=21838551 n_nop=17682149 n_act=670880 n_pre=670864 n_ref_event=0 n_req=2536095 n_rd=2029160 n_rd_L2_A=0 n_write=0 n_wr_bk=889645 bw_util=0.5346
n_activity=16829787 dram_eff=0.6937
bk0: 127936a 13123634i bk1: 129524a 13002413i bk2: 128520a 13062475i bk3: 130340a 13041320i bk4: 124420a 13050288i bk5: 126548a 13062705i bk6: 125952a 13127223i bk7: 126460a 13034418i bk8: 125732a 13111700i bk9: 125413a 13031449i bk10: 126574a 13145089i bk11: 125724a 13199611i bk12: 124430a 13100806i bk13: 125844a 13061825i bk14: 127543a 13041923i bk15: 128200a 12985451i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.735474
Row_Buffer_Locality_read = 0.871422
Row_Buffer_Locality_write = 0.191301
Bank_Level_Parallism = 8.910605
Bank_Level_Parallism_Col = 6.236332
Bank_Level_Parallism_Ready = 2.385175
write_to_read_ratio_blp_rw_average = 0.563259
GrpLevelPara = 3.058544 

BW Util details:
bwutil = 0.534615 
total_CMD = 21838551 
util_bw = 11675220 
Wasted_Col = 3910833 
Wasted_Row = 534822 
Idle = 5717676 

BW Util Bottlenecks: 
RCDc_limit = 1629334 
RCDWRc_limit = 2139361 
WTRc_limit = 2735589 
RTWc_limit = 8228852 
CCDLc_limit = 2451473 
rwq = 0 
CCDLc_limit_alone = 1532891 
WTRc_limit_alone = 2578860 
RTWc_limit_alone = 7466999 

Commands details: 
total_CMD = 21838551 
n_nop = 17682149 
Read = 2029160 
Write = 0 
L2_Alloc = 0 
L2_WB = 889645 
n_act = 670880 
n_pre = 670864 
n_ref = 0 
n_req = 2536095 
total_req = 2918805 

Dual Bus Interface Util: 
issued_total_row = 1341744 
issued_total_col = 2918805 
Row_Bus_Util =  0.061439 
CoL_Bus_Util = 0.133654 
Either_Row_CoL_Bus_Util = 0.190324 
Issued_on_Two_Bus_Simul_Util = 0.004769 
issued_two_Eff = 0.025057 
queue_avg = 35.285797 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=35.2858
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=21838551 n_nop=17758067 n_act=668618 n_pre=668602 n_ref_event=0 n_req=2463710 n_rd=1953617 n_rd_L2_A=0 n_write=0 n_wr_bk=892012 bw_util=0.5212
n_activity=16668364 dram_eff=0.6829
bk0: 123392a 13275711i bk1: 123012a 13205955i bk2: 124192a 13271446i bk3: 124736a 13192237i bk4: 122208a 13284817i bk5: 121292a 13324050i bk6: 120584a 13337005i bk7: 121496a 13276947i bk8: 121760a 13353839i bk9: 121444a 13306951i bk10: 122084a 13346257i bk11: 121364a 13329502i bk12: 121432a 13253371i bk13: 119893a 13242287i bk14: 122648a 13196567i bk15: 122080a 13220594i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.728620
Row_Buffer_Locality_read = 0.869206
Row_Buffer_Locality_write = 0.190187
Bank_Level_Parallism = 8.808003
Bank_Level_Parallism_Col = 6.114895
Bank_Level_Parallism_Ready = 2.378751
write_to_read_ratio_blp_rw_average = 0.564318
GrpLevelPara = 3.016807 

BW Util details:
bwutil = 0.521212 
total_CMD = 21838551 
util_bw = 11382516 
Wasted_Col = 3980854 
Wasted_Row = 570830 
Idle = 5904351 

BW Util Bottlenecks: 
RCDc_limit = 1641809 
RCDWRc_limit = 2190508 
WTRc_limit = 2717233 
RTWc_limit = 8108729 
CCDLc_limit = 2435915 
rwq = 0 
CCDLc_limit_alone = 1525847 
WTRc_limit_alone = 2562197 
RTWc_limit_alone = 7353697 

Commands details: 
total_CMD = 21838551 
n_nop = 17758067 
Read = 1953617 
Write = 0 
L2_Alloc = 0 
L2_WB = 892012 
n_act = 668618 
n_pre = 668602 
n_ref = 0 
n_req = 2463710 
total_req = 2845629 

Dual Bus Interface Util: 
issued_total_row = 1337220 
issued_total_col = 2845629 
Row_Bus_Util =  0.061232 
CoL_Bus_Util = 0.130303 
Either_Row_CoL_Bus_Util = 0.186848 
Issued_on_Two_Bus_Simul_Util = 0.004687 
issued_two_Eff = 0.025086 
queue_avg = 33.643032 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=33.643
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=21838551 n_nop=17669968 n_act=673414 n_pre=673398 n_ref_event=0 n_req=2545167 n_rd=2034221 n_rd_L2_A=0 n_write=0 n_wr_bk=892804 bw_util=0.5361
n_activity=16804409 dram_eff=0.6967
bk0: 128423a 13003727i bk1: 129125a 12940554i bk2: 129008a 12938040i bk3: 129904a 12984009i bk4: 125825a 12810716i bk5: 126499a 12944681i bk6: 126583a 12973134i bk7: 126561a 12963244i bk8: 125824a 12983114i bk9: 125389a 12969387i bk10: 126818a 13033039i bk11: 125851a 13136400i bk12: 124976a 12946773i bk13: 126311a 13002768i bk14: 129023a 12936838i bk15: 128101a 12929907i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.735421
Row_Buffer_Locality_read = 0.871710
Row_Buffer_Locality_write = 0.192815
Bank_Level_Parallism = 9.029549
Bank_Level_Parallism_Col = 6.350115
Bank_Level_Parallism_Ready = 2.421782
write_to_read_ratio_blp_rw_average = 0.566169
GrpLevelPara = 3.079880 

BW Util details:
bwutil = 0.536121 
total_CMD = 21838551 
util_bw = 11708100 
Wasted_Col = 3870412 
Wasted_Row = 520433 
Idle = 5739606 

BW Util Bottlenecks: 
RCDc_limit = 1612722 
RCDWRc_limit = 2133134 
WTRc_limit = 2738526 
RTWc_limit = 8276551 
CCDLc_limit = 2414584 
rwq = 0 
CCDLc_limit_alone = 1497544 
WTRc_limit_alone = 2581776 
RTWc_limit_alone = 7516261 

Commands details: 
total_CMD = 21838551 
n_nop = 17669968 
Read = 2034221 
Write = 0 
L2_Alloc = 0 
L2_WB = 892804 
n_act = 673414 
n_pre = 673398 
n_ref = 0 
n_req = 2545167 
total_req = 2927025 

Dual Bus Interface Util: 
issued_total_row = 1346812 
issued_total_col = 2927025 
Row_Bus_Util =  0.061671 
CoL_Bus_Util = 0.134030 
Either_Row_CoL_Bus_Util = 0.190882 
Issued_on_Two_Bus_Simul_Util = 0.004820 
issued_two_Eff = 0.025249 
queue_avg = 35.603283 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=35.6033
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=21838551 n_nop=17756152 n_act=668158 n_pre=668142 n_ref_event=0 n_req=2465301 n_rd=1957024 n_rd_L2_A=0 n_write=0 n_wr_bk=890865 bw_util=0.5216
n_activity=16737260 dram_eff=0.6806
bk0: 123947a 13299751i bk1: 122952a 13329973i bk2: 124538a 13300597i bk3: 124223a 13264123i bk4: 122109a 13267365i bk5: 121258a 13342705i bk6: 121449a 13293426i bk7: 120880a 13320504i bk8: 122549a 13340813i bk9: 121156a 13238766i bk10: 122784a 13342714i bk11: 121144a 13380001i bk12: 122720a 13273928i bk13: 120034a 13326491i bk14: 123562a 13237489i bk15: 121719a 13284588i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.728982
Row_Buffer_Locality_read = 0.869269
Row_Buffer_Locality_write = 0.188830
Bank_Level_Parallism = 8.745566
Bank_Level_Parallism_Col = 6.093307
Bank_Level_Parallism_Ready = 2.376072
write_to_read_ratio_blp_rw_average = 0.565082
GrpLevelPara = 3.006364 

BW Util details:
bwutil = 0.521626 
total_CMD = 21838551 
util_bw = 11391556 
Wasted_Col = 4023338 
Wasted_Row = 584419 
Idle = 5839238 

BW Util Bottlenecks: 
RCDc_limit = 1657553 
RCDWRc_limit = 2199440 
WTRc_limit = 2702240 
RTWc_limit = 8107623 
CCDLc_limit = 2458863 
rwq = 0 
CCDLc_limit_alone = 1544569 
WTRc_limit_alone = 2548232 
RTWc_limit_alone = 7347337 

Commands details: 
total_CMD = 21838551 
n_nop = 17756152 
Read = 1957024 
Write = 0 
L2_Alloc = 0 
L2_WB = 890865 
n_act = 668158 
n_pre = 668142 
n_ref = 0 
n_req = 2465301 
total_req = 2847889 

Dual Bus Interface Util: 
issued_total_row = 1336300 
issued_total_col = 2847889 
Row_Bus_Util =  0.061190 
CoL_Bus_Util = 0.130406 
Either_Row_CoL_Bus_Util = 0.186935 
Issued_on_Two_Bus_Simul_Util = 0.004661 
issued_two_Eff = 0.024934 
queue_avg = 33.258030 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=33.258
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=21838551 n_nop=17684835 n_act=669442 n_pre=669426 n_ref_event=0 n_req=2535930 n_rd=2028638 n_rd_L2_A=0 n_write=0 n_wr_bk=889870 bw_util=0.5346
n_activity=16835159 dram_eff=0.6934
bk0: 127826a 13042660i bk1: 129080a 13032793i bk2: 129156a 13021310i bk3: 130424a 13015850i bk4: 124560a 13046105i bk5: 126676a 13065307i bk6: 126212a 13076064i bk7: 126352a 13055415i bk8: 125311a 13103661i bk9: 125764a 13056233i bk10: 126536a 13137309i bk11: 125152a 13166465i bk12: 124164a 13041389i bk13: 125400a 13109468i bk14: 127793a 13030938i bk15: 128232a 13066167i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.736023
Row_Buffer_Locality_read = 0.871937
Row_Buffer_Locality_write = 0.192510
Bank_Level_Parallism = 8.918949
Bank_Level_Parallism_Col = 6.261543
Bank_Level_Parallism_Ready = 2.404381
write_to_read_ratio_blp_rw_average = 0.562960
GrpLevelPara = 3.058854 

BW Util details:
bwutil = 0.534561 
total_CMD = 21838551 
util_bw = 11674032 
Wasted_Col = 3907213 
Wasted_Row = 538305 
Idle = 5719001 

BW Util Bottlenecks: 
RCDc_limit = 1617241 
RCDWRc_limit = 2138898 
WTRc_limit = 2761836 
RTWc_limit = 8161553 
CCDLc_limit = 2439361 
rwq = 0 
CCDLc_limit_alone = 1525396 
WTRc_limit_alone = 2602272 
RTWc_limit_alone = 7407152 

Commands details: 
total_CMD = 21838551 
n_nop = 17684835 
Read = 2028638 
Write = 0 
L2_Alloc = 0 
L2_WB = 889870 
n_act = 669442 
n_pre = 669426 
n_ref = 0 
n_req = 2535930 
total_req = 2918508 

Dual Bus Interface Util: 
issued_total_row = 1338868 
issued_total_col = 2918508 
Row_Bus_Util =  0.061308 
CoL_Bus_Util = 0.133640 
Either_Row_CoL_Bus_Util = 0.190201 
Issued_on_Two_Bus_Simul_Util = 0.004747 
issued_two_Eff = 0.024956 
queue_avg = 35.245590 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=35.2456
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=21838551 n_nop=17756075 n_act=667438 n_pre=667422 n_ref_event=0 n_req=2468319 n_rd=1958046 n_rd_L2_A=0 n_write=0 n_wr_bk=892144 bw_util=0.522
n_activity=16678532 dram_eff=0.6836
bk0: 122788a 13236287i bk1: 123268a 13175016i bk2: 124560a 13252464i bk3: 125264a 13126516i bk4: 121928a 13181595i bk5: 121389a 13273604i bk6: 121212a 13281356i bk7: 121548a 13344220i bk8: 121812a 13253820i bk9: 121248a 13216544i bk10: 122328a 13321342i bk11: 122132a 13328124i bk12: 122332a 13222383i bk13: 120397a 13199841i bk14: 123404a 13232776i bk15: 122436a 13172193i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.729605
Row_Buffer_Locality_read = 0.869821
Row_Buffer_Locality_write = 0.191560
Bank_Level_Parallism = 8.842094
Bank_Level_Parallism_Col = 6.159972
Bank_Level_Parallism_Ready = 2.385727
write_to_read_ratio_blp_rw_average = 0.565041
GrpLevelPara = 3.023821 

BW Util details:
bwutil = 0.522047 
total_CMD = 21838551 
util_bw = 11400760 
Wasted_Col = 3970791 
Wasted_Row = 571104 
Idle = 5895896 

BW Util Bottlenecks: 
RCDc_limit = 1630859 
RCDWRc_limit = 2182604 
WTRc_limit = 2736072 
RTWc_limit = 8123597 
CCDLc_limit = 2440801 
rwq = 0 
CCDLc_limit_alone = 1532149 
WTRc_limit_alone = 2578421 
RTWc_limit_alone = 7372596 

Commands details: 
total_CMD = 21838551 
n_nop = 17756075 
Read = 1958046 
Write = 0 
L2_Alloc = 0 
L2_WB = 892144 
n_act = 667438 
n_pre = 667422 
n_ref = 0 
n_req = 2468319 
total_req = 2850190 

Dual Bus Interface Util: 
issued_total_row = 1334860 
issued_total_col = 2850190 
Row_Bus_Util =  0.061124 
CoL_Bus_Util = 0.130512 
Either_Row_CoL_Bus_Util = 0.186939 
Issued_on_Two_Bus_Simul_Util = 0.004697 
issued_two_Eff = 0.025125 
queue_avg = 33.714714 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=33.7147
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=21838551 n_nop=17670956 n_act=671642 n_pre=671626 n_ref_event=0 n_req=2547776 n_rd=2036917 n_rd_L2_A=0 n_write=0 n_wr_bk=892648 bw_util=0.5366
n_activity=16813006 dram_eff=0.697
bk0: 128508a 12970918i bk1: 129731a 12938106i bk2: 128976a 12892383i bk3: 130309a 12928591i bk4: 125651a 12900842i bk5: 127308a 12958063i bk6: 126788a 12952731i bk7: 126941a 12995547i bk8: 125677a 12949667i bk9: 125593a 13009501i bk10: 126823a 13030959i bk11: 126059a 13112156i bk12: 124733a 12977690i bk13: 126472a 13001278i bk14: 128662a 12928342i bk15: 128686a 12973593i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.736387
Row_Buffer_Locality_read = 0.872448
Row_Buffer_Locality_write = 0.193881
Bank_Level_Parallism = 9.021572
Bank_Level_Parallism_Col = 6.351608
Bank_Level_Parallism_Ready = 2.425225
write_to_read_ratio_blp_rw_average = 0.565731
GrpLevelPara = 3.079419 

BW Util details:
bwutil = 0.536586 
total_CMD = 21838551 
util_bw = 11718260 
Wasted_Col = 3870389 
Wasted_Row = 520924 
Idle = 5728978 

BW Util Bottlenecks: 
RCDc_limit = 1606031 
RCDWRc_limit = 2133991 
WTRc_limit = 2730334 
RTWc_limit = 8279644 
CCDLc_limit = 2425795 
rwq = 0 
CCDLc_limit_alone = 1507598 
WTRc_limit_alone = 2574854 
RTWc_limit_alone = 7516927 

Commands details: 
total_CMD = 21838551 
n_nop = 17670956 
Read = 2036917 
Write = 0 
L2_Alloc = 0 
L2_WB = 892648 
n_act = 671642 
n_pre = 671626 
n_ref = 0 
n_req = 2547776 
total_req = 2929565 

Dual Bus Interface Util: 
issued_total_row = 1343268 
issued_total_col = 2929565 
Row_Bus_Util =  0.061509 
CoL_Bus_Util = 0.134146 
Either_Row_CoL_Bus_Util = 0.190837 
Issued_on_Two_Bus_Simul_Util = 0.004819 
issued_two_Eff = 0.025251 
queue_avg = 35.747826 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=35.7478
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=21838551 n_nop=17753539 n_act=667624 n_pre=667608 n_ref_event=0 n_req=2469509 n_rd=1960437 n_rd_L2_A=0 n_write=0 n_wr_bk=891678 bw_util=0.5224
n_activity=16732439 dram_eff=0.6818
bk0: 124204a 13258581i bk1: 123191a 13269777i bk2: 124933a 13206480i bk3: 125052a 13203966i bk4: 122549a 13205882i bk5: 121264a 13259344i bk6: 121583a 13319860i bk7: 121060a 13314621i bk8: 122182a 13280425i bk9: 121533a 13257383i bk10: 123382a 13329305i bk11: 121536a 13427074i bk12: 122333a 13219906i bk13: 120327a 13268233i bk14: 123940a 13276212i bk15: 121368a 13298734i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.729660
Row_Buffer_Locality_read = 0.869814
Row_Buffer_Locality_write = 0.189924
Bank_Level_Parallism = 8.776987
Bank_Level_Parallism_Col = 6.109484
Bank_Level_Parallism_Ready = 2.373984
write_to_read_ratio_blp_rw_average = 0.564566
GrpLevelPara = 3.014347 

BW Util details:
bwutil = 0.522400 
total_CMD = 21838551 
util_bw = 11408460 
Wasted_Col = 4008011 
Wasted_Row = 577900 
Idle = 5844180 

BW Util Bottlenecks: 
RCDc_limit = 1648634 
RCDWRc_limit = 2193573 
WTRc_limit = 2731606 
RTWc_limit = 8086272 
CCDLc_limit = 2450553 
rwq = 0 
CCDLc_limit_alone = 1538486 
WTRc_limit_alone = 2576106 
RTWc_limit_alone = 7329705 

Commands details: 
total_CMD = 21838551 
n_nop = 17753539 
Read = 1960437 
Write = 0 
L2_Alloc = 0 
L2_WB = 891678 
n_act = 667624 
n_pre = 667608 
n_ref = 0 
n_req = 2469509 
total_req = 2852115 

Dual Bus Interface Util: 
issued_total_row = 1335232 
issued_total_col = 2852115 
Row_Bus_Util =  0.061141 
CoL_Bus_Util = 0.130600 
Either_Row_CoL_Bus_Util = 0.187055 
Issued_on_Two_Bus_Simul_Util = 0.004686 
issued_two_Eff = 0.025051 
queue_avg = 33.536068 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=33.5361
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 1): 
Ready @ 8515908 -   mf: uid=209048060, sid4294967295:w4294967295, part=10, addr=0xc1690680, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (8515812), 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=21838551 n_nop=17686020 n_act=667866 n_pre=667850 n_ref_event=0 n_req=2537784 n_rd=2030572 n_rd_L2_A=0 n_write=0 n_wr_bk=889761 bw_util=0.5349
n_activity=16828246 dram_eff=0.6942
bk0: 127681a 13046217i bk1: 129980a 12993902i bk2: 129486a 13010902i bk3: 130124a 13023008i bk4: 124724a 13062657i bk5: 126572a 13068929i bk6: 125748a 13073839i bk7: 126256a 13061883i bk8: 125533a 13106192i bk9: 125480a 12988778i bk10: 127008a 13112639i bk11: 125916a 13174618i bk12: 124824a 13024250i bk13: 125552a 13154225i bk14: 127812a 13024142i bk15: 127876a 13000296i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.736837
Row_Buffer_Locality_read = 0.872443
Row_Buffer_Locality_write = 0.193954
Bank_Level_Parallism = 8.931670
Bank_Level_Parallism_Col = 6.268836
Bank_Level_Parallism_Ready = 2.404460
write_to_read_ratio_blp_rw_average = 0.564397
GrpLevelPara = 3.059111 

BW Util details:
bwutil = 0.534895 
total_CMD = 21838551 
util_bw = 11681332 
Wasted_Col = 3900180 
Wasted_Row = 531485 
Idle = 5725554 

BW Util Bottlenecks: 
RCDc_limit = 1614929 
RCDWRc_limit = 2134527 
WTRc_limit = 2735887 
RTWc_limit = 8167909 
CCDLc_limit = 2441110 
rwq = 0 
CCDLc_limit_alone = 1527230 
WTRc_limit_alone = 2580613 
RTWc_limit_alone = 7409303 

Commands details: 
total_CMD = 21838551 
n_nop = 17686020 
Read = 2030572 
Write = 0 
L2_Alloc = 0 
L2_WB = 889761 
n_act = 667866 
n_pre = 667850 
n_ref = 0 
n_req = 2537784 
total_req = 2920333 

Dual Bus Interface Util: 
issued_total_row = 1335716 
issued_total_col = 2920333 
Row_Bus_Util =  0.061163 
CoL_Bus_Util = 0.133724 
Either_Row_CoL_Bus_Util = 0.190147 
Issued_on_Two_Bus_Simul_Util = 0.004740 
issued_two_Eff = 0.024929 
queue_avg = 35.336315 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=35.3363
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 1): 
Ready @ 8515892 -   mf: uid=209048059, sid4294967295:w4294967295, part=11, addr=0xc1e35380, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (8515796), 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=21838551 n_nop=17759387 n_act=666573 n_pre=666557 n_ref_event=0 n_req=2467143 n_rd=1956595 n_rd_L2_A=0 n_write=0 n_wr_bk=892132 bw_util=0.5218
n_activity=16686689 dram_eff=0.6829
bk0: 123276a 13235742i bk1: 123204a 13154925i bk2: 123808a 13217073i bk3: 125666a 13128322i bk4: 121860a 13188997i bk5: 121181a 13245723i bk6: 120496a 13337994i bk7: 121880a 13256560i bk8: 121908a 13304509i bk9: 121168a 13198838i bk10: 122472a 13327163i bk11: 121641a 13303322i bk12: 121504a 13208180i bk13: 121040a 13212158i bk14: 122624a 13250199i bk15: 122867a 13164355i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.729826
Row_Buffer_Locality_read = 0.870137
Row_Buffer_Locality_write = 0.192109
Bank_Level_Parallism = 8.844128
Bank_Level_Parallism_Col = 6.163126
Bank_Level_Parallism_Ready = 2.395770
write_to_read_ratio_blp_rw_average = 0.565353
GrpLevelPara = 3.023397 

BW Util details:
bwutil = 0.521779 
total_CMD = 21838551 
util_bw = 11394908 
Wasted_Col = 3980058 
Wasted_Row = 574007 
Idle = 5889578 

BW Util Bottlenecks: 
RCDc_limit = 1636838 
RCDWRc_limit = 2185285 
WTRc_limit = 2735507 
RTWc_limit = 8123809 
CCDLc_limit = 2441357 
rwq = 0 
CCDLc_limit_alone = 1529009 
WTRc_limit_alone = 2579598 
RTWc_limit_alone = 7367370 

Commands details: 
total_CMD = 21838551 
n_nop = 17759387 
Read = 1956595 
Write = 0 
L2_Alloc = 0 
L2_WB = 892132 
n_act = 666573 
n_pre = 666557 
n_ref = 0 
n_req = 2467143 
total_req = 2848727 

Dual Bus Interface Util: 
issued_total_row = 1333130 
issued_total_col = 2848727 
Row_Bus_Util =  0.061045 
CoL_Bus_Util = 0.130445 
Either_Row_CoL_Bus_Util = 0.186787 
Issued_on_Two_Bus_Simul_Util = 0.004702 
issued_two_Eff = 0.025175 
queue_avg = 33.874584 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=33.8746

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1774511, Miss = 1462120, Miss_rate = 0.824, Pending_hits = 5797, Reservation_fails = 42402
L2_cache_bank[1]: Access = 1772197, Miss = 1463160, Miss_rate = 0.826, Pending_hits = 5813, Reservation_fails = 43029
L2_cache_bank[2]: Access = 1767666, Miss = 1425953, Miss_rate = 0.807, Pending_hits = 5774, Reservation_fails = 36612
L2_cache_bank[3]: Access = 1768280, Miss = 1413741, Miss_rate = 0.800, Pending_hits = 5835, Reservation_fails = 30135
L2_cache_bank[4]: Access = 1768649, Miss = 1452250, Miss_rate = 0.821, Pending_hits = 5716, Reservation_fails = 36742
L2_cache_bank[5]: Access = 1768749, Miss = 1459394, Miss_rate = 0.825, Pending_hits = 5754, Reservation_fails = 44545
L2_cache_bank[6]: Access = 1770745, Miss = 1420194, Miss_rate = 0.802, Pending_hits = 5720, Reservation_fails = 20416
L2_cache_bank[7]: Access = 1769948, Miss = 1417995, Miss_rate = 0.801, Pending_hits = 5857, Reservation_fails = 22816
L2_cache_bank[8]: Access = 1774853, Miss = 1459924, Miss_rate = 0.823, Pending_hits = 5709, Reservation_fails = 37369
L2_cache_bank[9]: Access = 1771628, Miss = 1459523, Miss_rate = 0.824, Pending_hits = 5848, Reservation_fails = 43380
L2_cache_bank[10]: Access = 1767467, Miss = 1425634, Miss_rate = 0.807, Pending_hits = 5794, Reservation_fails = 24010
L2_cache_bank[11]: Access = 1769218, Miss = 1415004, Miss_rate = 0.800, Pending_hits = 5770, Reservation_fails = 26573
L2_cache_bank[12]: Access = 1770692, Miss = 1453417, Miss_rate = 0.821, Pending_hits = 5715, Reservation_fails = 25211
L2_cache_bank[13]: Access = 1769971, Miss = 1457958, Miss_rate = 0.824, Pending_hits = 5832, Reservation_fails = 34130
L2_cache_bank[14]: Access = 1773570, Miss = 1422219, Miss_rate = 0.802, Pending_hits = 5761, Reservation_fails = 21756
L2_cache_bank[15]: Access = 1771994, Miss = 1420579, Miss_rate = 0.802, Pending_hits = 5768, Reservation_fails = 24377
L2_cache_bank[16]: Access = 1772559, Miss = 1459097, Miss_rate = 0.823, Pending_hits = 5758, Reservation_fails = 37498
L2_cache_bank[17]: Access = 1771597, Miss = 1462856, Miss_rate = 0.826, Pending_hits = 5817, Reservation_fails = 37910
L2_cache_bank[18]: Access = 1768815, Miss = 1427357, Miss_rate = 0.807, Pending_hits = 5804, Reservation_fails = 27527
L2_cache_bank[19]: Access = 1769551, Miss = 1417447, Miss_rate = 0.801, Pending_hits = 5769, Reservation_fails = 26596
L2_cache_bank[20]: Access = 1771260, Miss = 1454622, Miss_rate = 0.821, Pending_hits = 5749, Reservation_fails = 34551
L2_cache_bank[21]: Access = 1769199, Miss = 1458570, Miss_rate = 0.824, Pending_hits = 5862, Reservation_fails = 47459
L2_cache_bank[22]: Access = 1770562, Miss = 1419406, Miss_rate = 0.802, Pending_hits = 5753, Reservation_fails = 29058
L2_cache_bank[23]: Access = 1771219, Miss = 1421867, Miss_rate = 0.803, Pending_hits = 5789, Reservation_fails = 23745
L2_total_cache_accesses = 42494900
L2_total_cache_misses = 34550287
L2_total_cache_miss_rate = 0.8130
L2_total_cache_pending_hits = 138764
L2_total_cache_reservation_fails = 777847
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 46229
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 299
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 586920
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2658
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1760760
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 299
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 3608901
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 7393
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 5385672
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 775189
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 16207554
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 7393
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4150719
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 131072
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 6089784
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 4519597
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2394208
	L2_cache_stats_breakdown[TEXTURE_ACC_R][TOTAL_ACCESS] = 25209520
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 14891172
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 18
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 56
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 2584
	L2_cache_stats_fail_breakdown[TEXTURE_ACC_R][MISS_QUEUE_FULL] = 236
	L2_cache_stats_fail_breakdown[TEXTURE_ACC_R][MSHR_ENRTY_FAIL] = 774953
L2_cache_data_port_util = 0.069
L2_cache_fill_port_util = 0.117

icnt_total_pkts_mem_to_simt=42494900
icnt_total_pkts_simt_to_mem=23587760
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 23587760
Req_Network_cycles = 8515830
Req_Network_injected_packets_per_cycle =       2.7699 
Req_Network_conflicts_per_cycle =       1.8915
Req_Network_conflicts_per_cycle_util =       2.3052
Req_Bank_Level_Parallism =       3.3757
Req_Network_in_buffer_full_per_cycle =       0.0009
Req_Network_in_buffer_avg_util =       6.5372
Req_Network_out_buffer_full_per_cycle =       0.0884
Req_Network_out_buffer_avg_util =      38.2078

Reply_Network_injected_packets_num = 42494900
Reply_Network_cycles = 8515830
Reply_Network_injected_packets_per_cycle =        4.9901
Reply_Network_conflicts_per_cycle =        4.0022
Reply_Network_conflicts_per_cycle_util =       4.5667
Reply_Bank_Level_Parallism =       5.6939
Reply_Network_in_buffer_full_per_cycle =       0.0105
Reply_Network_in_buffer_avg_util =      12.7234
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1663
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 17 hrs, 29 min, 2 sec (62942 sec)
gpgpu_simulation_rate = 20848 (inst/sec)
gpgpu_simulation_rate = 135 (cycle/sec)
gpgpu_silicon_slowdown = 10111111x
GPGPU-Sim PTX: in cudaBindTexture: sizeof(struct textureReference) = 124
GPGPU-Sim PTX:   size = 4294967295
GPGPU-Sim PTX:   texref = 0x5595e0186300, array = 0x5595e2695760
GPGPU-Sim PTX:   devPtr32 = c1004000
GPGPU-Sim PTX:   Name corresponding to textureReference: tex
GPGPU-Sim PTX:   ChannelFormatDesc: x=32, y=32, z=32, w=32
GPGPU-Sim PTX:   Texture Normalized? = 0
GPGPU-Sim PTX:   Warning: binding to texref associated with tex, which was previously bound.
Implicitly unbinding texref associated to tex first
GPGPU-Sim PTX:   texel size = 16
GPGPU-Sim PTX:   texture cache linesize = 128
GPGPU-Sim PTX:   Tx = 4; Ty = 2, Tx_numbits = 2, Ty_numbits = 1
GPGPU-Sim PTX:   Texel size = 16 bytes; texel_size_numbits = 4
GPGPU-Sim PTX:   Binding texture to array starting at devPtr32 = 0xc1004000
GPGPU-Sim PTX:   Texel size = 16 bytes
GPGPU-Sim PTX: devPtr = 0xffffffffc1004000
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd1fcd6ea8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd1fcd6ea4..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd1fcd6ea0..

GPGPU-Sim PTX: cudaLaunch for 0x0x5595e0173ac2 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z13mergeSortPassP6float4ii 
GPGPU-Sim PTX: pushing kernel '_Z13mergeSortPassP6float4ii' to stream 0, gridDim= (10,1,1) blockDim = (208,1,1) 
GPGPU-Sim uArch: Shader 4 bind to kernel 15 '_Z13mergeSortPassP6float4ii'
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 5 bind to kernel 15 '_Z13mergeSortPassP6float4ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 15 '_Z13mergeSortPassP6float4ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 15 '_Z13mergeSortPassP6float4ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 15 '_Z13mergeSortPassP6float4ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 15 '_Z13mergeSortPassP6float4ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 15 '_Z13mergeSortPassP6float4ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 15 '_Z13mergeSortPassP6float4ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 15 '_Z13mergeSortPassP6float4ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 15 '_Z13mergeSortPassP6float4ii'
Simulation cycle for kernel 14 is = 10000
Simulation cycle for kernel 14 is = 15000
Simulation cycle for kernel 14 is = 20000
Simulation cycle for kernel 14 is = 25000
Simulation cycle for kernel 14 is = 30000
Simulation cycle for kernel 14 is = 35000
Simulation cycle for kernel 14 is = 40000
Simulation cycle for kernel 14 is = 45000
Simulation cycle for kernel 14 is = 50000
Simulation cycle for kernel 14 is = 55000
Simulation cycle for kernel 14 is = 60000
Simulation cycle for kernel 14 is = 65000
Simulation cycle for kernel 14 is = 70000
Simulation cycle for kernel 14 is = 75000
Simulation cycle for kernel 14 is = 80000
Simulation cycle for kernel 14 is = 85000
Simulation cycle for kernel 14 is = 90000
Simulation cycle for kernel 14 is = 95000
Simulation cycle for kernel 14 is = 100000
Simulation cycle for kernel 14 is = 105000
Simulation cycle for kernel 14 is = 110000
Simulation cycle for kernel 14 is = 115000
Simulation cycle for kernel 14 is = 120000
Simulation cycle for kernel 14 is = 125000
Simulation cycle for kernel 14 is = 130000
Simulation cycle for kernel 14 is = 135000
Simulation cycle for kernel 14 is = 140000
Simulation cycle for kernel 14 is = 145000
Simulation cycle for kernel 14 is = 150000
Simulation cycle for kernel 14 is = 155000
Simulation cycle for kernel 14 is = 160000
Simulation cycle for kernel 14 is = 165000
Simulation cycle for kernel 14 is = 170000
Simulation cycle for kernel 14 is = 175000
Simulation cycle for kernel 14 is = 180000
Simulation cycle for kernel 14 is = 185000
Simulation cycle for kernel 14 is = 190000
Simulation cycle for kernel 14 is = 195000
Simulation cycle for kernel 14 is = 200000
Simulation cycle for kernel 14 is = 205000
Simulation cycle for kernel 14 is = 210000
Simulation cycle for kernel 14 is = 215000
Simulation cycle for kernel 14 is = 220000
Simulation cycle for kernel 14 is = 225000
Simulation cycle for kernel 14 is = 230000
Simulation cycle for kernel 14 is = 235000
Simulation cycle for kernel 14 is = 240000
Simulation cycle for kernel 14 is = 245000
Simulation cycle for kernel 14 is = 250000
Simulation cycle for kernel 14 is = 255000
Simulation cycle for kernel 14 is = 260000
Simulation cycle for kernel 14 is = 265000
Simulation cycle for kernel 14 is = 270000
Simulation cycle for kernel 14 is = 275000
Simulation cycle for kernel 14 is = 280000
Simulation cycle for kernel 14 is = 285000
Simulation cycle for kernel 14 is = 290000
Simulation cycle for kernel 14 is = 295000
Simulation cycle for kernel 14 is = 300000
Simulation cycle for kernel 14 is = 305000
Simulation cycle for kernel 14 is = 310000
Simulation cycle for kernel 14 is = 315000
Simulation cycle for kernel 14 is = 320000
Simulation cycle for kernel 14 is = 325000
Simulation cycle for kernel 14 is = 330000
Simulation cycle for kernel 14 is = 335000
Simulation cycle for kernel 14 is = 340000
Simulation cycle for kernel 14 is = 345000
Simulation cycle for kernel 14 is = 350000
Simulation cycle for kernel 14 is = 355000
Simulation cycle for kernel 14 is = 360000
Simulation cycle for kernel 14 is = 365000
Simulation cycle for kernel 14 is = 370000
Simulation cycle for kernel 14 is = 375000
Simulation cycle for kernel 14 is = 380000
Simulation cycle for kernel 14 is = 385000
Simulation cycle for kernel 14 is = 390000
Simulation cycle for kernel 14 is = 395000
Simulation cycle for kernel 14 is = 400000
Simulation cycle for kernel 14 is = 405000
Simulation cycle for kernel 14 is = 410000
Simulation cycle for kernel 14 is = 415000
Simulation cycle for kernel 14 is = 420000
Simulation cycle for kernel 14 is = 425000
Simulation cycle for kernel 14 is = 430000
Simulation cycle for kernel 14 is = 435000
Simulation cycle for kernel 14 is = 440000
Simulation cycle for kernel 14 is = 445000
Simulation cycle for kernel 14 is = 450000
Simulation cycle for kernel 14 is = 455000
Simulation cycle for kernel 14 is = 460000
Simulation cycle for kernel 14 is = 465000
Simulation cycle for kernel 14 is = 470000
Simulation cycle for kernel 14 is = 475000
Simulation cycle for kernel 14 is = 480000
Simulation cycle for kernel 14 is = 485000
Simulation cycle for kernel 14 is = 490000
Simulation cycle for kernel 14 is = 495000
Simulation cycle for kernel 14 is = 500000
Simulation cycle for kernel 14 is = 505000
Simulation cycle for kernel 14 is = 510000
Simulation cycle for kernel 14 is = 515000
Simulation cycle for kernel 14 is = 520000
Simulation cycle for kernel 14 is = 525000
Simulation cycle for kernel 14 is = 530000
Simulation cycle for kernel 14 is = 535000
Simulation cycle for kernel 14 is = 540000
Simulation cycle for kernel 14 is = 545000
Simulation cycle for kernel 14 is = 550000
Simulation cycle for kernel 14 is = 555000
Destroy streams for kernel 15: size 0
kernel_name = _Z13mergeSortPassP6float4ii 
kernel_launch_uid = 15 
gpu_sim_cycle = 558177
gpu_sim_insn = 95171808
gpu_ipc =     170.5047
gpu_tot_sim_cycle = 9074007
gpu_tot_sim_insn = 1407427221
gpu_tot_ipc =     155.1054
gpu_tot_issued_cta = 11415
gpu_occupancy = 21.5339% 
gpu_tot_occupancy = 59.5585% 
max_total_param_size = 0
gpu_stall_dramfull = 54986587
gpu_stall_icnt2sh    = 89436
partiton_level_parallism =       2.1175
partiton_level_parallism_total  =       2.7297
partiton_level_parallism_util =       2.4261
partiton_level_parallism_util_total  =       3.3351
L2_BW  =     123.7132 GB/Sec
L2_BW_total  =     212.1699 GB/Sec
gpu_total_sim_rate=21543

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 606361, Miss = 488301, Miss_rate = 0.805, Pending_hits = 444, Reservation_fails = 146241
	L1D_cache_core[1]: Access = 621609, Miss = 502171, Miss_rate = 0.808, Pending_hits = 626, Reservation_fails = 173954
	L1D_cache_core[2]: Access = 620230, Miss = 504056, Miss_rate = 0.813, Pending_hits = 417, Reservation_fails = 144575
	L1D_cache_core[3]: Access = 593235, Miss = 487464, Miss_rate = 0.822, Pending_hits = 422, Reservation_fails = 139509
	L1D_cache_core[4]: Access = 658862, Miss = 524027, Miss_rate = 0.795, Pending_hits = 601, Reservation_fails = 152565
	L1D_cache_core[5]: Access = 624646, Miss = 493424, Miss_rate = 0.790, Pending_hits = 419, Reservation_fails = 142947
	L1D_cache_core[6]: Access = 632539, Miss = 500990, Miss_rate = 0.792, Pending_hits = 411, Reservation_fails = 151458
	L1D_cache_core[7]: Access = 622961, Miss = 485387, Miss_rate = 0.779, Pending_hits = 575, Reservation_fails = 139524
	L1D_cache_core[8]: Access = 668161, Miss = 513929, Miss_rate = 0.769, Pending_hits = 16846, Reservation_fails = 162626
	L1D_cache_core[9]: Access = 697300, Miss = 532307, Miss_rate = 0.763, Pending_hits = 16753, Reservation_fails = 145177
	L1D_cache_core[10]: Access = 701593, Miss = 530968, Miss_rate = 0.757, Pending_hits = 16912, Reservation_fails = 147672
	L1D_cache_core[11]: Access = 661028, Miss = 495959, Miss_rate = 0.750, Pending_hits = 16819, Reservation_fails = 137924
	L1D_cache_core[12]: Access = 687032, Miss = 518360, Miss_rate = 0.754, Pending_hits = 17085, Reservation_fails = 170539
	L1D_cache_core[13]: Access = 675282, Miss = 514756, Miss_rate = 0.762, Pending_hits = 16801, Reservation_fails = 149152
	L1D_cache_core[14]: Access = 601567, Miss = 489963, Miss_rate = 0.814, Pending_hits = 16921, Reservation_fails = 183878
	L1D_cache_core[15]: Access = 585086, Miss = 476126, Miss_rate = 0.814, Pending_hits = 16972, Reservation_fails = 158170
	L1D_cache_core[16]: Access = 567545, Miss = 472709, Miss_rate = 0.833, Pending_hits = 353, Reservation_fails = 155722
	L1D_cache_core[17]: Access = 582389, Miss = 486801, Miss_rate = 0.836, Pending_hits = 463, Reservation_fails = 159655
	L1D_cache_core[18]: Access = 521856, Miss = 437721, Miss_rate = 0.839, Pending_hits = 359, Reservation_fails = 146201
	L1D_cache_core[19]: Access = 614599, Miss = 504507, Miss_rate = 0.821, Pending_hits = 464, Reservation_fails = 165063
	L1D_cache_core[20]: Access = 566792, Miss = 460003, Miss_rate = 0.812, Pending_hits = 288, Reservation_fails = 149401
	L1D_cache_core[21]: Access = 570999, Miss = 466486, Miss_rate = 0.817, Pending_hits = 366, Reservation_fails = 147090
	L1D_cache_core[22]: Access = 593210, Miss = 490816, Miss_rate = 0.827, Pending_hits = 363, Reservation_fails = 184315
	L1D_cache_core[23]: Access = 556290, Miss = 458022, Miss_rate = 0.823, Pending_hits = 342, Reservation_fails = 150879
	L1D_cache_core[24]: Access = 578255, Miss = 459147, Miss_rate = 0.794, Pending_hits = 341, Reservation_fails = 140685
	L1D_cache_core[25]: Access = 591916, Miss = 473375, Miss_rate = 0.800, Pending_hits = 343, Reservation_fails = 153191
	L1D_cache_core[26]: Access = 618157, Miss = 497194, Miss_rate = 0.804, Pending_hits = 263, Reservation_fails = 162675
	L1D_cache_core[27]: Access = 604766, Miss = 486204, Miss_rate = 0.804, Pending_hits = 478, Reservation_fails = 152634
	L1D_cache_core[28]: Access = 605447, Miss = 484492, Miss_rate = 0.800, Pending_hits = 548, Reservation_fails = 166656
	L1D_cache_core[29]: Access = 600790, Miss = 484005, Miss_rate = 0.806, Pending_hits = 542, Reservation_fails = 153196
	L1D_total_cache_accesses = 18430503
	L1D_total_cache_misses = 14719670
	L1D_total_cache_miss_rate = 0.7987
	L1D_total_cache_pending_hits = 144537
	L1D_total_cache_reservation_fails = 4633274
	L1D_cache_data_port_util = 0.016
	L1D_cache_fill_port_util = 0.011
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 35815873
	L1T_total_cache_misses = 6435365
	L1T_total_cache_miss_rate = 0.1797
	L1T_total_cache_pending_hits = 29380508
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 90887
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 13465
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 596504
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 955155
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1789512
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 13465
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 29380508
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 6435365
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3475409
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 131072
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 8838726
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3678119
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 3494928
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2490368
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][TOTAL_ACCESS] = 35815873
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 15940135

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 955155
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 3678119
ctas_completed 11415, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
153446, 153186, 162476, 153103, 152891, 162542, 152616, 69783, 79583, 51870, 51906, 51500, 51697, 51445, 54928, 51630, 26743, 26415, 26694, 26575, 26664, 20463, 20640, 20460, 20404, 20826, 20519, 20312, 1292, 1292, 1292, 1292, 
gpgpu_n_tot_thrd_icount = 1815279328
gpgpu_n_tot_w_icount = 56727479
gpgpu_n_stall_shd_mem = 137613782
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2394208
gpgpu_n_mem_write_global = 15940135
gpgpu_n_mem_texture = 6435365
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 19988480
gpgpu_n_store_insn = 22025377
gpgpu_n_shmem_insn = 37473176
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 63950160
gpgpu_n_const_mem_insn = 2160640
gpgpu_n_param_mem_insn = 5702576
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 2557604
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 9527637
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 522684
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:410538473	W0_Idle:17168954	W0_Scoreboard:404958118	W1:1062821	W2:370253	W3:184320	W4:117805	W5:92224	W6:81277	W7:99453	W8:1035541	W9:117318	W10:315976	W11:627825	W12:331124	W13:759264	W14:824924	W15:1134458	W16:7211120	W17:308304	W18:259754	W19:191052	W20:151582	W21:2853346	W22:1394664	W23:67430	W24:113534	W25:1498188	W26:2141416	W27:275828	W28:2049508	W29:1807142	W30:3530994	W31:2870970	W32:22848064
single_issue_nums: WS0:15344545	WS1:15093383	WS2:14370482	WS3:11919069	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 19088128 {8:2386016,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 637605400 {40:15940135,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 327680 {40:8192,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 51482920 {8:6435365,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 95440640 {40:2386016,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 127521080 {8:15940135,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 327680 {40:8192,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 1029658400 {40:25741460,}
maxmflatency = 7301 
max_icnt2mem_latency = 5672 
maxmrqlatency = 4851 
max_icnt2sh_latency = 1817 
averagemflatency = 980 
avg_icnt2mem_latency = 233 
avg_mrq_latency = 115 
avg_icnt2sh_latency = 61 
mrq_lat_table:4615064 	474873 	511770 	1127867 	4865051 	4499836 	4866203 	5250183 	3745047 	749926 	11356 	492 	23 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	6217335 	9557315 	12409350 	11418947 	4272196 	200660 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	3363323 	456334 	146862 	103846 	10307767 	1051318 	1145405 	1764138 	2498667 	2775434 	1152724 	3890 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	25708136 	3972496 	2353176 	1793020 	1781714 	2027474 	2488268 	2719498 	1187787 	44234 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	101 	3879 	2075 	1983 	963 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        65        64        64 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        65        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        65        64        64        64        64        64        64        64 
dram[8]:        64        64        64        64        64        64        64        64        64        64        64        65        65        64        64        64 
dram[9]:        64        64        64        64        64        64        64        65        64        64        64        64        64        64        64        64 
dram[10]:        64        64        64        64        64        64        65        64        64        64        64        64        64        64        64        65 
dram[11]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        65        64 
maximum service time to same row:
dram[0]:     24430     28232     59054     68634     35497     35425     38348     21788     35129     35273     30507     30520     89180     91353     35313     35131 
dram[1]:     29377     26012     62191     62317     35318     35360     26878     26875     34949     34972     30515     30496     94994     93825     35280     35363 
dram[2]:     24591     22645     69667     61625     35503     35514     26672     21784     35248     35081     30496     30496     90052     95442     35091     35137 
dram[3]:     26212     21783     77119     67039     35492     35454     21784     21785     35327     34999     30496     30497     94674     98816     35266     35192 
dram[4]:     28417     25490     78152     77453     35657     35436     23320     22522     35684     35401     35356     30500     95014    103739     35511     35276 
dram[5]:     29419     27399     72996     75038     35457     35681     26782     23468     35501     35675     35088     35092     99642     95387     35446     35422 
dram[6]:     21845     21782     74675     77740     35391     35706     21789     24808     35466     35707     30509     30496    102374     96474     35254     35566 
dram[7]:     27225     24976     73367     77968     35747     35383     21787     26909     35692     35369     35016     30496     99170    102982     35456     35256 
dram[8]:     22112     23697     65826     59013     35737     35569     24241     23774     35602     35376     35353     30511    105980    100182     35105     35174 
dram[9]:     23098     22112     65538     62234     35559     35829     26740     23952     35499     35577     30496     30496    106786    104446     35074     35143 
dram[10]:     22984     26129     61489     70547     35706     35736     22451     21783     35456     35630     30511     30495    100216    109041     35142     35217 
dram[11]:     21783     21782     62910     62504     35776     35925     26809     22641     35530     35349     30497     30496    103096    105569     35126     35350 
average row accesses per activate:
dram[0]:  3.752260  3.764041  3.743669  3.792828  3.650743  3.740534  3.730873  3.723437  3.714329  3.743232  3.746769  3.730776  3.682657  3.712149  3.754629  3.733867 
dram[1]:  3.694951  3.670406  3.693938  3.687604  3.619951  3.627003  3.637569  3.637910  3.644292  3.645547  3.645911  3.633274  3.631974  3.579444  3.665049  3.611873 
dram[2]:  3.778495  3.788122  3.767219  3.810406  3.677107  3.738979  3.741270  3.745953  3.717757  3.725642  3.736910  3.737659  3.695480  3.719794  3.740067  3.732780 
dram[3]:  3.686421  3.671596  3.722832  3.697778  3.638398  3.622900  3.638980  3.651330  3.653259  3.645618  3.648098  3.632750  3.616130  3.591885  3.638835  3.624718 
dram[4]:  3.770197  3.803473  3.777574  3.813279  3.673563  3.724595  3.739323  3.751990  3.724510  3.725919  3.741664  3.745731  3.677504  3.718971  3.734470  3.735289 
dram[5]:  3.711326  3.680233  3.707414  3.688274  3.624503  3.630704  3.648943  3.641729  3.664339  3.629211  3.684780  3.641808  3.640393  3.585192  3.667144  3.612536 
dram[6]:  3.769161  3.794110  3.802359  3.804013  3.681824  3.754071  3.743380  3.767634  3.717529  3.732145  3.750981  3.747612  3.680384  3.723171  3.752307  3.754146 
dram[7]:  3.687225  3.684125  3.738867  3.691134  3.644464  3.639942  3.661551  3.659867  3.653119  3.645323  3.673396  3.671772  3.638812  3.616930  3.662039  3.618131 
dram[8]:  3.781089  3.808693  3.780423  3.801160  3.699368  3.760875  3.748839  3.758630  3.708656  3.740250  3.749287  3.756247  3.694206  3.739487  3.770053  3.771891 
dram[9]:  3.701730  3.688326  3.699412  3.689531  3.658812  3.637403  3.655663  3.654662  3.650999  3.652665  3.682291  3.662805  3.651484  3.619011  3.683706  3.612197 
dram[10]:  3.773020  3.831882  3.783732  3.800451  3.706684  3.752883  3.761979  3.776870  3.723502  3.753556  3.761527  3.761346  3.704524  3.746910  3.761444  3.757801 
dram[11]:  3.693656  3.666421  3.704760  3.699886  3.663469  3.649642  3.671492  3.652288  3.683179  3.660170  3.662681  3.648334  3.630507  3.637246  3.660522  3.648897 
average row locality = 30717691/8299357 = 3.701214
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:    131236    132562    132238    133079    128440    130035    129732    129302    128430    128951    130168    128750    128241    129158    132369    131288 
dram[1]:    126833    125642    128041    127308    125138    123765    124057    123335    124566    124086    125558    124183    125180    121912    126604    124080 
dram[2]:    130728    132320    131312    133144    127232    129324    128680    129192    128460    128145    129310    128468    127230    128640    130327    131012 
dram[3]:    126184    125804    126980    127536    125016    124068    123320    124228    124496    124164    124840    124116    124208    122693    125440    124876 
dram[4]:    131219    131901    131796    132688    128629    129283    129323    129293    128544    128113    129558    128611    127772    129103    131807    130885 
dram[5]:    126743    125748    127346    126991    124909    124046    124193    123604    125277    123876    125516    123888    125508    122814    126358    124507 
dram[6]:    130618    131868    131944    133224    127356    129472    128940    129084    128039    128496    129280    127896    126960    128196    130573    131036 
dram[7]:    125576    126072    127352    128056    124716    124169    123952    124292    124548    123960    125076    124884    125116    123201    126196    125248 
dram[8]:    131308    132507    131772    133109    128459    130096    129516    129673    128405    128317    129563    128827    127525    129252    131442    131474 
dram[9]:    126988    125979    127725    127828    125337    124052    124319    123792    124910    124253    126118    124284    125125    123111    126724    124152 
dram[10]:    130481    132776    132282    132912    127516    129372    128472    129004    128261    128212    129752    128668    127620    128344    130604    130696 
dram[11]:    126056    126004    126596    128458    124652    123961    123228    124620    124640    123884    125224    124401    124292    123840    125408    125663 
total dram reads = 24472846
bank skew: 133224/121912 = 1.09
chip skew: 2083979/1997969 = 1.04
number of total write accesses:
dram[0]:     59035     59000     58908     58860     59209     58787     58473     58181     58380     58182     58071     57960     58551     58292     58408     58362 
dram[1]:     58696     58556     58739     58680     58906     58814     58334     58198     58137     58262     58101     57986     58338     58457     58417     58113 
dram[2]:     58683     58773     58616     58611     58746     58702     58068     58236     58131     58260     58040     57846     58300     58209     58176     58361 
dram[3]:     58844     58954     58699     58923     58877     58874     58329     58317     58109     58132     57995     58109     58370     58554     58392     58491 
dram[4]:     58963     58908     59046     58614     59248     58750     58425     58172     58357     58310     58077     57854     58523     58318     58389     58316 
dram[5]:     58746     58641     58774     58717     58993     58785     58213     58231     57962     58152     58098     57869     58423     58431     58258     58312 
dram[6]:     58881     58752     58602     58692     58765     58584     58277     57985     58065     58349     58046     57840     58490     58180     58299     58157 
dram[7]:     58898     58946     58663     59080     58887     58809     58146     58248     58123     58204     58054     58092     58413     58548     58352     58608 
dram[8]:     58944     58934     58941     58892     59184     58655     58371     58060     58353     58232     58015     57979     58596     58313     58450     58183 
dram[9]:     58663     58781     58801     58749     58944     59001     58277     58267     58154     58177     58030     57970     58436     58410     58389     58315 
dram[10]:     58957     58760     58677     58617     58771     58520     58222     58109     58058     58239     57992     57897     58427     58091     58346     58212 
dram[11]:     58744     58988     58663     59083     58844     58848     58090     58442     58011     58339     58090     58107     58337     58498     58373     58615 
total dram writes = 11223463
bank skew: 59248/57840 = 1.02
chip skew: 936659/933758 = 1.00
average mf latency per bank:
dram[0]:       1390      1391      1392      1389      1387      1366      1381      1390      1382      1383      1371      1363      1385      1399      1380      1377
dram[1]:       1467      1304      1463      1310      1443      1293      1476      1317      1452      1304      1433      1288      1462      1324      1454      1297
dram[2]:       1084      1200      1091      1202      1080      1190      1094      1212      1078      1205      1076      1186      1097      1222      1076      1193
dram[3]:       1161      1106      1158      1112      1159      1104      1153      1112      1153      1106      1142      1089      1152      1121      1172      1107
dram[4]:       1151      1090      1157      1088      1153      1095      1151      1085      1150      1091      1138      1093      1155      1094      1139      1099
dram[5]:       1088      1120      1077      1129      1076      1127      1088      1122      1071      1126      1061      1115      1076      1123      1074      1127
dram[6]:       1230      1121      1231      1122      1228      1132      1232      1125      1229      1126      1224      1115      1243      1132      1221      1131
dram[7]:       1259      1127      1255      1130      1226      1107      1256      1129      1231      1119      1224      1103      1257      1135      1231      1114
dram[8]:       1133      1175      1156      1175      1146      1189      1149      1174      1141      1189      1130      1176      1141      1168      1135      1203
dram[9]:       1210      1267      1210      1279      1217      1288      1209      1268      1213      1281      1193      1261      1203      1276      1215      1278
dram[10]:       1215      1242      1220      1255      1229      1275      1228      1249      1224      1274      1214      1247      1228      1252      1219      1269
dram[11]:       1201      1320      1211      1333      1219      1335      1211      1316      1212      1330      1193      1308      1205      1315      1220      1331
maximum mf latency per bank:
dram[0]:       6322      6192      6342      6317      6123      5726      6719      6663      7301      5892      5907      6076      6225      6628      6107      6111
dram[1]:       6446      5481      6916      5618      6416      5202      6428      5733      5661      5716      6194      6137      6662      6248      6152      5380
dram[2]:       4415      5998      4661      6237      4725      5423      4874      6251      5894      5741      4342      5999      5048      6092      4309      6155
dram[3]:       4779      5101      5143      5072      5297      5006      4782      5122      5419      5106      4936      5193      4998      5279      5567      5201
dram[4]:       5890      4855      4930      4999      5397      5834      5146      4894      4957      5351      4957      4890      5298      4836      4981      4837
dram[5]:       4500      4416      4577      4915      4452      4798      4901      4461      4390      4864      4326      4630      4505      4506      4629      5002
dram[6]:       6601      4742      5893      4780      6083      5413      6820      4458      5675      4826      6134      4880      5971      4877      5782      5375
dram[7]:       5880      5730      5770      5499      5345      5369      5979      5634      6013      5968      5336      5440      6115      5538      5442      5065
dram[8]:       4543      5008      4795      4726      4671      5377      4359      4815      5376      5445      4463      5149      4752      4725      4548      5730
dram[9]:       5473      5622      5597      5705      6034      5868      5310      5611      5654      6266      5581      6358      5970      5831      6035      5892
dram[10]:       5310      5536      5359      5433      5543      5812      4729      5209      6502      5456      4991      5233      4933      5085      5086      5716
dram[11]:       5328      6646      5860      6315      6028      6489      5818      6207      6036      6552      5756      6706      5343      6175      5968      6647

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=23269976 n_nop=18960221 n_act=698410 n_pre=698394 n_ref_event=4572360550251980812 n_req=2606586 n_rd=2083979 n_rd_L2_A=0 n_write=0 n_wr_bk=936659 bw_util=0.5192
n_activity=17835150 dram_eff=0.6775
bk0: 131236a 14217386i bk1: 132562a 14153930i bk2: 132238a 14158588i bk3: 133079a 14206432i bk4: 128440a 14112222i bk5: 130035a 14296712i bk6: 129732a 14235675i bk7: 129302a 14283941i bk8: 128430a 14283762i bk9: 128951a 14251164i bk10: 130168a 14352312i bk11: 128750a 14437877i bk12: 128241a 14263230i bk13: 129158a 14286606i bk14: 132369a 14223764i bk15: 131288a 14212046i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.732066
Row_Buffer_Locality_read = 0.868550
Row_Buffer_Locality_write = 0.187812
Bank_Level_Parallism = 8.695484
Bank_Level_Parallism_Col = 6.155566
Bank_Level_Parallism_Ready = 2.383141
write_to_read_ratio_blp_rw_average = 0.563616
GrpLevelPara = 3.014405 

BW Util details:
bwutil = 0.519234 
total_CMD = 23269976 
util_bw = 12082552 
Wasted_Col = 4248986 
Wasted_Row = 678049 
Idle = 6260389 

BW Util Bottlenecks: 
RCDc_limit = 1802125 
RCDWRc_limit = 2241929 
WTRc_limit = 2837415 
RTWc_limit = 8441308 
CCDLc_limit = 2539860 
rwq = 0 
CCDLc_limit_alone = 1601467 
WTRc_limit_alone = 2673591 
RTWc_limit_alone = 7666739 

Commands details: 
total_CMD = 23269976 
n_nop = 18960221 
Read = 2083979 
Write = 0 
L2_Alloc = 0 
L2_WB = 936659 
n_act = 698410 
n_pre = 698394 
n_ref = 4572360550251980812 
n_req = 2606586 
total_req = 3020638 

Dual Bus Interface Util: 
issued_total_row = 1396804 
issued_total_col = 3020638 
Row_Bus_Util =  0.060026 
CoL_Bus_Util = 0.129808 
Either_Row_CoL_Bus_Util = 0.185207 
Issued_on_Two_Bus_Simul_Util = 0.004628 
issued_two_Eff = 0.024987 
queue_avg = 33.873955 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=33.874
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=23269976 n_nop=19055075 n_act=691417 n_pre=691401 n_ref_event=0 n_req=2520459 n_rd=2000288 n_rd_L2_A=0 n_write=0 n_wr_bk=934734 bw_util=0.5045
n_activity=17725459 dram_eff=0.6623
bk0: 126833a 14566068i bk1: 125642a 14606798i bk2: 128041a 14497734i bk3: 127308a 14541125i bk4: 125138a 14499963i bk5: 123765a 14647127i bk6: 124057a 14617002i bk7: 123335a 14632352i bk8: 124566a 14575208i bk9: 124086a 14546287i bk10: 125558a 14636578i bk11: 124183a 14683935i bk12: 125180a 14599609i bk13: 121912a 14566970i bk14: 126604a 14571471i bk15: 124080a 14643930i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.725684
Row_Buffer_Locality_read = 0.866441
Row_Buffer_Locality_write = 0.184414
Bank_Level_Parallism = 8.441010
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 2.336262
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.504517 
total_CMD = 23269976 
util_bw = 11740088 
Wasted_Col = 4389616 
Wasted_Row = 735435 
Idle = 6404837 

BW Util Bottlenecks: 
RCDc_limit = 1832318 
RCDWRc_limit = 2309612 
WTRc_limit = 2818440 
RTWc_limit = 8280695 
CCDLc_limit = 2582438 
rwq = 0 
CCDLc_limit_alone = 1646735 
WTRc_limit_alone = 2655050 
RTWc_limit_alone = 7508382 

Commands details: 
total_CMD = 23269976 
n_nop = 19055075 
Read = 2000288 
Write = 0 
L2_Alloc = 0 
L2_WB = 934734 
n_act = 691417 
n_pre = 691401 
n_ref = 0 
n_req = 2520459 
total_req = 2935022 

Dual Bus Interface Util: 
issued_total_row = 1382818 
issued_total_col = 2935022 
Row_Bus_Util =  0.059425 
CoL_Bus_Util = 0.126129 
Either_Row_CoL_Bus_Util = 0.181130 
Issued_on_Two_Bus_Simul_Util = 0.004424 
issued_two_Eff = 0.024423 
queue_avg = 31.645185 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=31.6452
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=23269976 n_nop=18982330 n_act=692792 n_pre=692776 n_ref_event=0 n_req=2591593 n_rd=2073524 n_rd_L2_A=0 n_write=0 n_wr_bk=933758 bw_util=0.5169
n_activity=17868797 dram_eff=0.6732
bk0: 130728a 14437037i bk1: 132320a 14313483i bk2: 131312a 14373485i bk3: 133144a 14351842i bk4: 127232a 14362897i bk5: 129324a 14374030i bk6: 128680a 14441120i bk7: 129192a 14347268i bk8: 128460a 14424510i bk9: 128145a 14344110i bk10: 129310a 14459281i bk11: 128468a 14513390i bk12: 127230a 14415668i bk13: 128640a 14375168i bk14: 130327a 14354379i bk15: 131012a 14296100i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.732683
Row_Buffer_Locality_read = 0.868956
Row_Buffer_Locality_write = 0.187263
Bank_Level_Parallism = 8.553131
Bank_Level_Parallism_Col = 6.038517
Bank_Level_Parallism_Ready = 2.348691
write_to_read_ratio_blp_rw_average = 0.561454
GrpLevelPara = 2.989447 

BW Util details:
bwutil = 0.516938 
total_CMD = 23269976 
util_bw = 12029128 
Wasted_Col = 4300204 
Wasted_Row = 702342 
Idle = 6238302 

BW Util Bottlenecks: 
RCDc_limit = 1812242 
RCDWRc_limit = 2249615 
WTRc_limit = 2817632 
RTWc_limit = 8392579 
CCDLc_limit = 2587672 
rwq = 0 
CCDLc_limit_alone = 1645654 
WTRc_limit_alone = 2654663 
RTWc_limit_alone = 7613530 

Commands details: 
total_CMD = 23269976 
n_nop = 18982330 
Read = 2073524 
Write = 0 
L2_Alloc = 0 
L2_WB = 933758 
n_act = 692792 
n_pre = 692776 
n_ref = 0 
n_req = 2591593 
total_req = 3007282 

Dual Bus Interface Util: 
issued_total_row = 1385568 
issued_total_col = 3007282 
Row_Bus_Util =  0.059543 
CoL_Bus_Util = 0.129234 
Either_Row_CoL_Bus_Util = 0.184257 
Issued_on_Two_Bus_Simul_Util = 0.004521 
issued_two_Eff = 0.024537 
queue_avg = 33.224026 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=33.224
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 1): 
Ready @ 9074099 -   mf: uid=216593043, sid4294967295:w4294967295, part=3, addr=0xc0423f00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (9074003), 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=23269976 n_nop=19058655 n_act=690420 n_pre=690404 n_ref_event=0 n_req=2519138 n_rd=1997969 n_rd_L2_A=0 n_write=0 n_wr_bk=935969 bw_util=0.5043
n_activity=17707810 dram_eff=0.6627
bk0: 126184a 14586546i bk1: 125804a 14517520i bk2: 126980a 14585887i bk3: 127536a 14506738i bk4: 125016a 14596222i bk5: 124068a 14636814i bk6: 123320a 14649539i bk7: 124228a 14593234i bk8: 124496a 14668322i bk9: 124164a 14622137i bk10: 124840a 14659163i bk11: 124116a 14642639i bk12: 124208a 14566951i bk13: 122693a 14553902i bk14: 125440a 14510856i bk15: 124876a 14534750i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.725936
Row_Buffer_Locality_read = 0.866717
Row_Buffer_Locality_write = 0.186235
Bank_Level_Parallism = 8.451253
Bank_Level_Parallism_Col = 5.919852
Bank_Level_Parallism_Ready = 2.341575
write_to_read_ratio_blp_rw_average = 0.562342
GrpLevelPara = 2.948526 

BW Util details:
bwutil = 0.504330 
total_CMD = 23269976 
util_bw = 11735752 
Wasted_Col = 4369381 
Wasted_Row = 739927 
Idle = 6424916 

BW Util Bottlenecks: 
RCDc_limit = 1824797 
RCDWRc_limit = 2299626 
WTRc_limit = 2797790 
RTWc_limit = 8268226 
CCDLc_limit = 2570856 
rwq = 0 
CCDLc_limit_alone = 1637588 
WTRc_limit_alone = 2636714 
RTWc_limit_alone = 7496034 

Commands details: 
total_CMD = 23269976 
n_nop = 19058655 
Read = 1997969 
Write = 0 
L2_Alloc = 0 
L2_WB = 935969 
n_act = 690420 
n_pre = 690404 
n_ref = 0 
n_req = 2519138 
total_req = 2933938 

Dual Bus Interface Util: 
issued_total_row = 1380824 
issued_total_col = 2933938 
Row_Bus_Util =  0.059339 
CoL_Bus_Util = 0.126083 
Either_Row_CoL_Bus_Util = 0.180977 
Issued_on_Two_Bus_Simul_Util = 0.004445 
issued_two_Eff = 0.024563 
queue_avg = 31.683544 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=31.6835
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=23269976 n_nop=18971250 n_act=695129 n_pre=695113 n_ref_event=0 n_req=2600436 n_rd=2078525 n_rd_L2_A=0 n_write=0 n_wr_bk=936270 bw_util=0.5182
n_activity=17836981 dram_eff=0.6761
bk0: 131219a 14315583i bk1: 131901a 14255983i bk2: 131796a 14252254i bk3: 132688a 14297512i bk4: 128629a 14121831i bk5: 129283a 14256308i bk6: 129323a 14285880i bk7: 129293a 14278545i bk8: 128544a 14297633i bk9: 128113a 14283262i bk10: 129558a 14345586i bk11: 128611a 14451106i bk12: 127772a 14259382i bk13: 129103a 14316270i bk14: 131807a 14250083i bk15: 130885a 14246178i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.732694
Row_Buffer_Locality_read = 0.869257
Row_Buffer_Locality_write = 0.188825
Bank_Level_Parallism = 8.667162
Bank_Level_Parallism_Col = 6.148171
Bank_Level_Parallism_Ready = 2.384515
write_to_read_ratio_blp_rw_average = 0.563932
GrpLevelPara = 3.010042 

BW Util details:
bwutil = 0.518229 
total_CMD = 23269976 
util_bw = 12059180 
Wasted_Col = 4258221 
Wasted_Row = 686715 
Idle = 6265860 

BW Util Bottlenecks: 
RCDc_limit = 1795181 
RCDWRc_limit = 2241521 
WTRc_limit = 2823634 
RTWc_limit = 8435555 
CCDLc_limit = 2550061 
rwq = 0 
CCDLc_limit_alone = 1609606 
WTRc_limit_alone = 2660138 
RTWc_limit_alone = 7658596 

Commands details: 
total_CMD = 23269976 
n_nop = 18971250 
Read = 2078525 
Write = 0 
L2_Alloc = 0 
L2_WB = 936270 
n_act = 695129 
n_pre = 695113 
n_ref = 0 
n_req = 2600436 
total_req = 3014795 

Dual Bus Interface Util: 
issued_total_row = 1390242 
issued_total_col = 3014795 
Row_Bus_Util =  0.059744 
CoL_Bus_Util = 0.129557 
Either_Row_CoL_Bus_Util = 0.184733 
Issued_on_Two_Bus_Simul_Util = 0.004569 
issued_two_Eff = 0.024731 
queue_avg = 33.523281 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=33.5233
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=23269976 n_nop=19057126 n_act=689920 n_pre=689904 n_ref_event=0 n_req=2520622 n_rd=2001324 n_rd_L2_A=0 n_write=0 n_wr_bk=934605 bw_util=0.5047
n_activity=17764609 dram_eff=0.6611
bk0: 126743a 14610941i bk1: 125748a 14638959i bk2: 127346a 14610658i bk3: 126991a 14576724i bk4: 124909a 14579000i bk5: 124046a 14655927i bk6: 124193a 14605952i bk7: 123604a 14634629i bk8: 125277a 14655265i bk9: 123876a 14551128i bk10: 125516a 14656666i bk11: 123888a 14694417i bk12: 125508a 14587912i bk13: 122814a 14639519i bk14: 126358a 14549625i bk15: 124507a 14596416i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.726296
Row_Buffer_Locality_read = 0.866774
Row_Buffer_Locality_write = 0.184909
Bank_Level_Parallism = 8.398600
Bank_Level_Parallism_Col = 5.902241
Bank_Level_Parallism_Ready = 2.339303
write_to_read_ratio_blp_rw_average = 0.562971
GrpLevelPara = 2.940039 

BW Util details:
bwutil = 0.504672 
total_CMD = 23269976 
util_bw = 11743716 
Wasted_Col = 4407658 
Wasted_Row = 749786 
Idle = 6368816 

BW Util Bottlenecks: 
RCDc_limit = 1838729 
RCDWRc_limit = 2307898 
WTRc_limit = 2787416 
RTWc_limit = 8269722 
CCDLc_limit = 2593095 
rwq = 0 
CCDLc_limit_alone = 1654787 
WTRc_limit_alone = 2626795 
RTWc_limit_alone = 7492035 

Commands details: 
total_CMD = 23269976 
n_nop = 19057126 
Read = 2001324 
Write = 0 
L2_Alloc = 0 
L2_WB = 934605 
n_act = 689920 
n_pre = 689904 
n_ref = 0 
n_req = 2520622 
total_req = 2935929 

Dual Bus Interface Util: 
issued_total_row = 1379824 
issued_total_col = 2935929 
Row_Bus_Util =  0.059296 
CoL_Bus_Util = 0.126168 
Either_Row_CoL_Bus_Util = 0.181042 
Issued_on_Two_Bus_Simul_Util = 0.004422 
issued_two_Eff = 0.024426 
queue_avg = 31.322508 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=31.3225
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=23269976 n_nop=18985159 n_act=691343 n_pre=691327 n_ref_event=0 n_req=2591395 n_rd=2072982 n_rd_L2_A=0 n_write=0 n_wr_bk=933964 bw_util=0.5169
n_activity=17870929 dram_eff=0.673
bk0: 130618a 14356408i bk1: 131868a 14345071i bk2: 131944a 14331321i bk3: 133224a 14326410i bk4: 127356a 14358339i bk5: 129472a 14377715i bk6: 128940a 14390933i bk7: 129084a 14369655i bk8: 128039a 14417134i bk9: 128496a 14369816i bk10: 129280a 14450392i bk11: 127896a 14478151i bk12: 126960a 14352648i bk13: 128196a 14421800i bk14: 130573a 14343663i bk15: 131036a 14378543i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.733222
Row_Buffer_Locality_read = 0.869460
Row_Buffer_Locality_write = 0.188448
Bank_Level_Parallism = 8.562408
Bank_Level_Parallism_Col = 6.063133
Bank_Level_Parallism_Ready = 2.367453
write_to_read_ratio_blp_rw_average = 0.561035
GrpLevelPara = 2.990120 

BW Util details:
bwutil = 0.516880 
total_CMD = 23269976 
util_bw = 12027784 
Wasted_Col = 4295218 
Wasted_Row = 704505 
Idle = 6242469 

BW Util Bottlenecks: 
RCDc_limit = 1799417 
RCDWRc_limit = 2247897 
WTRc_limit = 2845875 
RTWc_limit = 8321943 
CCDLc_limit = 2574030 
rwq = 0 
CCDLc_limit_alone = 1637119 
WTRc_limit_alone = 2680148 
RTWc_limit_alone = 7550759 

Commands details: 
total_CMD = 23269976 
n_nop = 18985159 
Read = 2072982 
Write = 0 
L2_Alloc = 0 
L2_WB = 933964 
n_act = 691343 
n_pre = 691327 
n_ref = 0 
n_req = 2591395 
total_req = 3006946 

Dual Bus Interface Util: 
issued_total_row = 1382670 
issued_total_col = 3006946 
Row_Bus_Util =  0.059419 
CoL_Bus_Util = 0.129220 
Either_Row_CoL_Bus_Util = 0.184135 
Issued_on_Two_Bus_Simul_Util = 0.004504 
issued_two_Eff = 0.024458 
queue_avg = 33.186478 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=33.1865
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=23269976 n_nop=19056686 n_act=689266 n_pre=689250 n_ref_event=0 n_req=2523754 n_rd=2002414 n_rd_L2_A=0 n_write=0 n_wr_bk=936071 bw_util=0.5051
n_activity=17711515 dram_eff=0.6636
bk0: 125576a 14548352i bk1: 126072a 14487831i bk2: 127352a 14563742i bk3: 128056a 14440999i bk4: 124716a 14491974i bk5: 124169a 14587198i bk6: 123952a 14595658i bk7: 124292a 14657949i bk8: 124548a 14566317i bk9: 123960a 14530772i bk10: 125076a 14632557i bk11: 124884a 14641939i bk12: 125116a 14536047i bk13: 123201a 14510227i bk14: 126196a 14546759i bk15: 125248a 14484618i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.726895
Row_Buffer_Locality_read = 0.867317
Row_Buffer_Locality_write = 0.187549
Bank_Level_Parallism = 8.486388
Bank_Level_Parallism_Col = 5.963652
Bank_Level_Parallism_Ready = 2.348587
write_to_read_ratio_blp_rw_average = 0.563033
GrpLevelPara = 2.955703 

BW Util details:
bwutil = 0.505112 
total_CMD = 23269976 
util_bw = 11753940 
Wasted_Col = 4358461 
Wasted_Row = 736520 
Idle = 6421055 

BW Util Bottlenecks: 
RCDc_limit = 1813671 
RCDWRc_limit = 2291417 
WTRc_limit = 2818577 
RTWc_limit = 8286165 
CCDLc_limit = 2576452 
rwq = 0 
CCDLc_limit_alone = 1644144 
WTRc_limit_alone = 2654699 
RTWc_limit_alone = 7517735 

Commands details: 
total_CMD = 23269976 
n_nop = 19056686 
Read = 2002414 
Write = 0 
L2_Alloc = 0 
L2_WB = 936071 
n_act = 689266 
n_pre = 689250 
n_ref = 0 
n_req = 2523754 
total_req = 2938485 

Dual Bus Interface Util: 
issued_total_row = 1378516 
issued_total_col = 2938485 
Row_Bus_Util =  0.059240 
CoL_Bus_Util = 0.126278 
Either_Row_CoL_Bus_Util = 0.181061 
Issued_on_Two_Bus_Simul_Util = 0.004457 
issued_two_Eff = 0.024615 
queue_avg = 31.752687 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=31.7527
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=23269976 n_nop=18972267 n_act=693364 n_pre=693348 n_ref_event=0 n_req=2603060 n_rd=2081245 n_rd_L2_A=0 n_write=0 n_wr_bk=936102 bw_util=0.5187
n_activity=17842163 dram_eff=0.6765
bk0: 131308a 14281940i bk1: 132507a 14248289i bk2: 131772a 14205603i bk3: 133109a 14240164i bk4: 128459a 14213586i bk5: 130096a 14270959i bk6: 129516a 14265807i bk7: 129673a 14311290i bk8: 128405a 14262713i bk9: 128317a 14321203i bk10: 129563a 14344665i bk11: 128827a 14425820i bk12: 127525a 14291404i bk13: 129252a 14318135i bk14: 131442a 14243190i bk15: 131474a 14286972i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.733641
Row_Buffer_Locality_read = 0.869974
Row_Buffer_Locality_write = 0.189880
Bank_Level_Parallism = 8.661296
Bank_Level_Parallism_Col = 6.150594
Bank_Level_Parallism_Ready = 2.387984
write_to_read_ratio_blp_rw_average = 0.563552
GrpLevelPara = 3.010308 

BW Util details:
bwutil = 0.518668 
total_CMD = 23269976 
util_bw = 12069388 
Wasted_Col = 4256451 
Wasted_Row = 686738 
Idle = 6257399 

BW Util Bottlenecks: 
RCDc_limit = 1787950 
RCDWRc_limit = 2241864 
WTRc_limit = 2815516 
RTWc_limit = 8439377 
CCDLc_limit = 2559382 
rwq = 0 
CCDLc_limit_alone = 1617977 
WTRc_limit_alone = 2653232 
RTWc_limit_alone = 7660256 

Commands details: 
total_CMD = 23269976 
n_nop = 18972267 
Read = 2081245 
Write = 0 
L2_Alloc = 0 
L2_WB = 936102 
n_act = 693364 
n_pre = 693348 
n_ref = 0 
n_req = 2603060 
total_req = 3017347 

Dual Bus Interface Util: 
issued_total_row = 1386712 
issued_total_col = 3017347 
Row_Bus_Util =  0.059592 
CoL_Bus_Util = 0.129667 
Either_Row_CoL_Bus_Util = 0.184689 
Issued_on_Two_Bus_Simul_Util = 0.004570 
issued_two_Eff = 0.024746 
queue_avg = 33.659996 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=33.66
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=23269976 n_nop=19054675 n_act=689367 n_pre=689351 n_ref_event=0 n_req=2524789 n_rd=2004697 n_rd_L2_A=0 n_write=0 n_wr_bk=935364 bw_util=0.5054
n_activity=17762732 dram_eff=0.6621
bk0: 126988a 14569771i bk1: 125979a 14581858i bk2: 127725a 14519786i bk3: 127828a 14516991i bk4: 125337a 14520149i bk5: 124052a 14573549i bk6: 124319a 14634229i bk7: 123792a 14626470i bk8: 124910a 14595338i bk9: 124253a 14571638i bk10: 126118a 14645347i bk11: 124284a 14739275i bk12: 125125a 14533009i bk13: 123111a 14580518i bk14: 126724a 14589998i bk15: 124152a 14612761i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.726967
Row_Buffer_Locality_read = 0.867325
Row_Buffer_Locality_write = 0.185956
Bank_Level_Parallism = 8.425620
Bank_Level_Parallism_Col = 5.916259
Bank_Level_Parallism_Ready = 2.337114
write_to_read_ratio_blp_rw_average = 0.562515
GrpLevelPara = 2.947033 

BW Util details:
bwutil = 0.505383 
total_CMD = 23269976 
util_bw = 11760244 
Wasted_Col = 4395002 
Wasted_Row = 744427 
Idle = 6370303 

BW Util Bottlenecks: 
RCDc_limit = 1832403 
RCDWRc_limit = 2302111 
WTRc_limit = 2815344 
RTWc_limit = 8250440 
CCDLc_limit = 2585322 
rwq = 0 
CCDLc_limit_alone = 1649862 
WTRc_limit_alone = 2653765 
RTWc_limit_alone = 7476559 

Commands details: 
total_CMD = 23269976 
n_nop = 19054675 
Read = 2004697 
Write = 0 
L2_Alloc = 0 
L2_WB = 935364 
n_act = 689367 
n_pre = 689351 
n_ref = 0 
n_req = 2524789 
total_req = 2940061 

Dual Bus Interface Util: 
issued_total_row = 1378718 
issued_total_col = 2940061 
Row_Bus_Util =  0.059249 
CoL_Bus_Util = 0.126346 
Either_Row_CoL_Bus_Util = 0.181148 
Issued_on_Two_Bus_Simul_Util = 0.004447 
issued_two_Eff = 0.024548 
queue_avg = 31.581434 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=31.5814
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=23269976 n_nop=18986246 n_act=689744 n_pre=689728 n_ref_event=0 n_req=2593316 n_rd=2074972 n_rd_L2_A=0 n_write=0 n_wr_bk=933895 bw_util=0.5172
n_activity=17865185 dram_eff=0.6737
bk0: 130481a 14356462i bk1: 132776a 14305635i bk2: 132282a 14323272i bk3: 132912a 14334094i bk4: 127516a 14373745i bk5: 129372a 14380315i bk6: 128472a 14385930i bk7: 129004a 14375781i bk8: 128261a 14418588i bk9: 128212a 14300216i bk10: 129752a 14426309i bk11: 128668a 14488878i bk12: 127620a 14336266i bk13: 128344a 14466410i bk14: 130604a 14338177i bk15: 130696a 14312897i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.734036
Row_Buffer_Locality_read = 0.869974
Row_Buffer_Locality_write = 0.189868
Bank_Level_Parallism = 8.573917
Bank_Level_Parallism_Col = 6.070179
Bank_Level_Parallism_Ready = 2.367715
write_to_read_ratio_blp_rw_average = 0.562335
GrpLevelPara = 2.990026 

BW Util details:
bwutil = 0.517210 
total_CMD = 23269976 
util_bw = 12035468 
Wasted_Col = 4288615 
Wasted_Row = 698025 
Idle = 6247868 

BW Util Bottlenecks: 
RCDc_limit = 1797172 
RCDWRc_limit = 2243951 
WTRc_limit = 2821930 
RTWc_limit = 8327950 
CCDLc_limit = 2577041 
rwq = 0 
CCDLc_limit_alone = 1639339 
WTRc_limit_alone = 2660117 
RTWc_limit_alone = 7552061 

Commands details: 
total_CMD = 23269976 
n_nop = 18986246 
Read = 2074972 
Write = 0 
L2_Alloc = 0 
L2_WB = 933895 
n_act = 689744 
n_pre = 689728 
n_ref = 0 
n_req = 2593316 
total_req = 3008867 

Dual Bus Interface Util: 
issued_total_row = 1379472 
issued_total_col = 3008867 
Row_Bus_Util =  0.059281 
CoL_Bus_Util = 0.129303 
Either_Row_CoL_Bus_Util = 0.184088 
Issued_on_Two_Bus_Simul_Util = 0.004495 
issued_two_Eff = 0.024420 
queue_avg = 33.273724 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=33.2737
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=23269976 n_nop=19060022 n_act=688377 n_pre=688361 n_ref_event=0 n_req=2522543 n_rd=2000927 n_rd_L2_A=0 n_write=0 n_wr_bk=936072 bw_util=0.5049
n_activity=17722726 dram_eff=0.6629
bk0: 126056a 14546788i bk1: 126004a 14466433i bk2: 126596a 14528696i bk3: 128458a 14442018i bk4: 124652a 14502380i bk5: 123961a 14556752i bk6: 123228a 14652935i bk7: 124620a 14570321i bk8: 124640a 14617711i bk9: 123884a 14515367i bk10: 125224a 14642559i bk11: 124401a 14616177i bk12: 124292a 14521303i bk13: 123840a 14527190i bk14: 125408a 14563578i bk15: 125663a 14478855i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.727116
Row_Buffer_Locality_read = 0.867629
Row_Buffer_Locality_write = 0.188106
Bank_Level_Parallism = 8.486115
Bank_Level_Parallism_Col = 5.965293
Bank_Level_Parallism_Ready = 2.358267
write_to_read_ratio_blp_rw_average = 0.563225
GrpLevelPara = 2.954475 

BW Util details:
bwutil = 0.504856 
total_CMD = 23269976 
util_bw = 11747996 
Wasted_Col = 4370382 
Wasted_Row = 740243 
Idle = 6411355 

BW Util Bottlenecks: 
RCDc_limit = 1819435 
RCDWRc_limit = 2294803 
WTRc_limit = 2819401 
RTWc_limit = 8282074 
CCDLc_limit = 2576895 
rwq = 0 
CCDLc_limit_alone = 1641294 
WTRc_limit_alone = 2656961 
RTWc_limit_alone = 7508913 

Commands details: 
total_CMD = 23269976 
n_nop = 19060022 
Read = 2000927 
Write = 0 
L2_Alloc = 0 
L2_WB = 936072 
n_act = 688377 
n_pre = 688361 
n_ref = 0 
n_req = 2522543 
total_req = 2936999 

Dual Bus Interface Util: 
issued_total_row = 1376738 
issued_total_col = 2936999 
Row_Bus_Util =  0.059164 
CoL_Bus_Util = 0.126214 
Either_Row_CoL_Bus_Util = 0.180918 
Issued_on_Two_Bus_Simul_Util = 0.004460 
issued_two_Eff = 0.024652 
queue_avg = 31.901390 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=31.9014

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1840423, Miss = 1506115, Miss_rate = 0.818, Pending_hits = 5797, Reservation_fails = 42410
L2_cache_bank[1]: Access = 1838025, Miss = 1507046, Miss_rate = 0.820, Pending_hits = 5813, Reservation_fails = 43029
L2_cache_bank[2]: Access = 1833546, Miss = 1469901, Miss_rate = 0.802, Pending_hits = 5774, Reservation_fails = 36612
L2_cache_bank[3]: Access = 1834096, Miss = 1457641, Miss_rate = 0.795, Pending_hits = 5835, Reservation_fails = 30135
L2_cache_bank[4]: Access = 1834533, Miss = 1496203, Miss_rate = 0.816, Pending_hits = 5716, Reservation_fails = 36742
L2_cache_bank[5]: Access = 1834653, Miss = 1503382, Miss_rate = 0.819, Pending_hits = 5754, Reservation_fails = 44545
L2_cache_bank[6]: Access = 1836641, Miss = 1464195, Miss_rate = 0.797, Pending_hits = 5720, Reservation_fails = 20416
L2_cache_bank[7]: Access = 1835828, Miss = 1461946, Miss_rate = 0.796, Pending_hits = 5857, Reservation_fails = 22824
L2_cache_bank[8]: Access = 1840728, Miss = 1503877, Miss_rate = 0.817, Pending_hits = 5709, Reservation_fails = 37372
L2_cache_bank[9]: Access = 1837468, Miss = 1503426, Miss_rate = 0.818, Pending_hits = 5848, Reservation_fails = 43380
L2_cache_bank[10]: Access = 1833363, Miss = 1469609, Miss_rate = 0.802, Pending_hits = 5794, Reservation_fails = 24023
L2_cache_bank[11]: Access = 1835030, Miss = 1458903, Miss_rate = 0.795, Pending_hits = 5770, Reservation_fails = 26573
L2_cache_bank[12]: Access = 1836548, Miss = 1497332, Miss_rate = 0.815, Pending_hits = 5715, Reservation_fails = 25211
L2_cache_bank[13]: Access = 1835867, Miss = 1501921, Miss_rate = 0.818, Pending_hits = 5832, Reservation_fails = 34131
L2_cache_bank[14]: Access = 1839442, Miss = 1466176, Miss_rate = 0.797, Pending_hits = 5761, Reservation_fails = 21757
L2_cache_bank[15]: Access = 1837898, Miss = 1464573, Miss_rate = 0.797, Pending_hits = 5768, Reservation_fails = 24382
L2_cache_bank[16]: Access = 1838435, Miss = 1503042, Miss_rate = 0.818, Pending_hits = 5758, Reservation_fails = 37498
L2_cache_bank[17]: Access = 1837457, Miss = 1506798, Miss_rate = 0.820, Pending_hits = 5817, Reservation_fails = 37910
L2_cache_bank[18]: Access = 1834659, Miss = 1471276, Miss_rate = 0.802, Pending_hits = 5804, Reservation_fails = 27527
L2_cache_bank[19]: Access = 1835375, Miss = 1461352, Miss_rate = 0.796, Pending_hits = 5769, Reservation_fails = 26596
L2_cache_bank[20]: Access = 1837136, Miss = 1498570, Miss_rate = 0.816, Pending_hits = 5749, Reservation_fails = 34551
L2_cache_bank[21]: Access = 1835131, Miss = 1502576, Miss_rate = 0.819, Pending_hits = 5862, Reservation_fails = 47578
L2_cache_bank[22]: Access = 1836414, Miss = 1463335, Miss_rate = 0.797, Pending_hits = 5753, Reservation_fails = 29059
L2_cache_bank[23]: Access = 1837107, Miss = 1465845, Miss_rate = 0.798, Pending_hits = 5789, Reservation_fails = 23746
L2_total_cache_accesses = 44075803
L2_total_cache_misses = 35605040
L2_total_cache_miss_rate = 0.8078
L2_total_cache_pending_hits = 138764
L2_total_cache_reservation_fails = 778007
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 46229
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 299
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 586920
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2658
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1760760
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 299
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 3608901
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 7393
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 5517053
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 775349
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 16608113
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 7393
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4676869
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 131072
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 6220896
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 4911298
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2394208
	L2_cache_stats_breakdown[TEXTURE_ACC_R][TOTAL_ACCESS] = 25741460
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 15940135
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 18
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 56
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 2584
	L2_cache_stats_fail_breakdown[TEXTURE_ACC_R][MISS_QUEUE_FULL] = 236
	L2_cache_stats_fail_breakdown[TEXTURE_ACC_R][MSHR_ENRTY_FAIL] = 775113
L2_cache_data_port_util = 0.068
L2_cache_fill_port_util = 0.112

icnt_total_pkts_mem_to_simt=44075803
icnt_total_pkts_simt_to_mem=24769708
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 24769708
Req_Network_cycles = 9074007
Req_Network_injected_packets_per_cycle =       2.7297 
Req_Network_conflicts_per_cycle =       1.7803
Req_Network_conflicts_per_cycle_util =       2.1612
Req_Bank_Level_Parallism =       3.3138
Req_Network_in_buffer_full_per_cycle =       0.0008
Req_Network_in_buffer_avg_util =       6.1356
Req_Network_out_buffer_full_per_cycle =       0.0830
Req_Network_out_buffer_avg_util =      35.8629

Reply_Network_injected_packets_num = 44075803
Reply_Network_cycles = 9074007
Reply_Network_injected_packets_per_cycle =        4.8574
Reply_Network_conflicts_per_cycle =        3.8823
Reply_Network_conflicts_per_cycle_util =       4.4113
Reply_Bank_Level_Parallism =       5.5192
Reply_Network_in_buffer_full_per_cycle =       0.0099
Reply_Network_in_buffer_avg_util =      11.9515
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1619
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 18 hrs, 8 min, 51 sec (65331 sec)
gpgpu_simulation_rate = 21543 (inst/sec)
gpgpu_simulation_rate = 138 (cycle/sec)
gpgpu_silicon_slowdown = 9891304x
GPGPU-Sim PTX: in cudaBindTexture: sizeof(struct textureReference) = 124
GPGPU-Sim PTX:   size = 4294967295
GPGPU-Sim PTX:   texref = 0x5595e0186300, array = 0x5595e8e2ae00
GPGPU-Sim PTX:   devPtr32 = c0000000
GPGPU-Sim PTX:   Name corresponding to textureReference: tex
GPGPU-Sim PTX:   ChannelFormatDesc: x=32, y=32, z=32, w=32
GPGPU-Sim PTX:   Texture Normalized? = 0
GPGPU-Sim PTX:   Warning: binding to texref associated with tex, which was previously bound.
Implicitly unbinding texref associated to tex first
GPGPU-Sim PTX:   texel size = 16
GPGPU-Sim PTX:   texture cache linesize = 128
GPGPU-Sim PTX:   Tx = 4; Ty = 2, Tx_numbits = 2, Ty_numbits = 1
GPGPU-Sim PTX:   Texel size = 16 bytes; texel_size_numbits = 4
GPGPU-Sim PTX:   Binding texture to array starting at devPtr32 = 0xc0000000
GPGPU-Sim PTX:   Texel size = 16 bytes
GPGPU-Sim PTX: devPtr = 0xffffffffc0000000
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd1fcd6ea8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd1fcd6ea4..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd1fcd6ea0..

GPGPU-Sim PTX: cudaLaunch for 0x0x5595e0173ac2 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z13mergeSortPassP6float4ii 
GPGPU-Sim PTX: pushing kernel '_Z13mergeSortPassP6float4ii' to stream 0, gridDim= (8,1,1) blockDim = (128,1,1) 
GPGPU-Sim uArch: Shader 14 bind to kernel 16 '_Z13mergeSortPassP6float4ii'
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 15 bind to kernel 16 '_Z13mergeSortPassP6float4ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 16 '_Z13mergeSortPassP6float4ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 16 '_Z13mergeSortPassP6float4ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 16 '_Z13mergeSortPassP6float4ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 16 '_Z13mergeSortPassP6float4ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 16 '_Z13mergeSortPassP6float4ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 16 '_Z13mergeSortPassP6float4ii'
Simulation cycle for kernel 15 is = 10000
Simulation cycle for kernel 15 is = 15000
Simulation cycle for kernel 15 is = 20000
Simulation cycle for kernel 15 is = 25000
Simulation cycle for kernel 15 is = 30000
Simulation cycle for kernel 15 is = 35000
Simulation cycle for kernel 15 is = 40000
Simulation cycle for kernel 15 is = 45000
Simulation cycle for kernel 15 is = 50000
Simulation cycle for kernel 15 is = 55000
Simulation cycle for kernel 15 is = 60000
Simulation cycle for kernel 15 is = 65000
Simulation cycle for kernel 15 is = 70000
Simulation cycle for kernel 15 is = 75000
Simulation cycle for kernel 15 is = 80000
Simulation cycle for kernel 15 is = 85000
Simulation cycle for kernel 15 is = 90000
Simulation cycle for kernel 15 is = 95000
Simulation cycle for kernel 15 is = 100000
Simulation cycle for kernel 15 is = 105000
Simulation cycle for kernel 15 is = 110000
Simulation cycle for kernel 15 is = 115000
Simulation cycle for kernel 15 is = 120000
Simulation cycle for kernel 15 is = 125000
Simulation cycle for kernel 15 is = 130000
Simulation cycle for kernel 15 is = 135000
Simulation cycle for kernel 15 is = 140000
Simulation cycle for kernel 15 is = 145000
Simulation cycle for kernel 15 is = 150000
Simulation cycle for kernel 15 is = 155000
Simulation cycle for kernel 15 is = 160000
Simulation cycle for kernel 15 is = 165000
Simulation cycle for kernel 15 is = 170000
Simulation cycle for kernel 15 is = 175000
Simulation cycle for kernel 15 is = 180000
Simulation cycle for kernel 15 is = 185000
Simulation cycle for kernel 15 is = 190000
Simulation cycle for kernel 15 is = 195000
Simulation cycle for kernel 15 is = 200000
Simulation cycle for kernel 15 is = 205000
Simulation cycle for kernel 15 is = 210000
Simulation cycle for kernel 15 is = 215000
Simulation cycle for kernel 15 is = 220000
Simulation cycle for kernel 15 is = 225000
Simulation cycle for kernel 15 is = 230000
Simulation cycle for kernel 15 is = 235000
Simulation cycle for kernel 15 is = 240000
Simulation cycle for kernel 15 is = 245000
Simulation cycle for kernel 15 is = 250000
Simulation cycle for kernel 15 is = 255000
Simulation cycle for kernel 15 is = 260000
Simulation cycle for kernel 15 is = 265000
Simulation cycle for kernel 15 is = 270000
Simulation cycle for kernel 15 is = 275000
Simulation cycle for kernel 15 is = 280000
Simulation cycle for kernel 15 is = 285000
Simulation cycle for kernel 15 is = 290000
Simulation cycle for kernel 15 is = 295000
Simulation cycle for kernel 15 is = 300000
Simulation cycle for kernel 15 is = 305000
Simulation cycle for kernel 15 is = 310000
Simulation cycle for kernel 15 is = 315000
Simulation cycle for kernel 15 is = 320000
Simulation cycle for kernel 15 is = 325000
Simulation cycle for kernel 15 is = 330000
Simulation cycle for kernel 15 is = 335000
Simulation cycle for kernel 15 is = 340000
Simulation cycle for kernel 15 is = 345000
Simulation cycle for kernel 15 is = 350000
Simulation cycle for kernel 15 is = 355000
Simulation cycle for kernel 15 is = 360000
Simulation cycle for kernel 15 is = 365000
Simulation cycle for kernel 15 is = 370000
Simulation cycle for kernel 15 is = 375000
Simulation cycle for kernel 15 is = 380000
Simulation cycle for kernel 15 is = 385000
Simulation cycle for kernel 15 is = 390000
Simulation cycle for kernel 15 is = 395000
Simulation cycle for kernel 15 is = 400000
Simulation cycle for kernel 15 is = 405000
Simulation cycle for kernel 15 is = 410000
Simulation cycle for kernel 15 is = 415000
Simulation cycle for kernel 15 is = 420000
Simulation cycle for kernel 15 is = 425000
Simulation cycle for kernel 15 is = 430000
Simulation cycle for kernel 15 is = 435000
Simulation cycle for kernel 15 is = 440000
Simulation cycle for kernel 15 is = 445000
Simulation cycle for kernel 15 is = 450000
Simulation cycle for kernel 15 is = 455000
Simulation cycle for kernel 15 is = 460000
Simulation cycle for kernel 15 is = 465000
Simulation cycle for kernel 15 is = 470000
Simulation cycle for kernel 15 is = 475000
Simulation cycle for kernel 15 is = 480000
Simulation cycle for kernel 15 is = 485000
Simulation cycle for kernel 15 is = 490000
Simulation cycle for kernel 15 is = 495000
Simulation cycle for kernel 15 is = 500000
Simulation cycle for kernel 15 is = 505000
Simulation cycle for kernel 15 is = 510000
Simulation cycle for kernel 15 is = 515000
Simulation cycle for kernel 15 is = 520000
Simulation cycle for kernel 15 is = 525000
Simulation cycle for kernel 15 is = 530000
Simulation cycle for kernel 15 is = 535000
Simulation cycle for kernel 15 is = 540000
Simulation cycle for kernel 15 is = 545000
Simulation cycle for kernel 15 is = 550000
Simulation cycle for kernel 15 is = 555000
Simulation cycle for kernel 15 is = 560000
Simulation cycle for kernel 15 is = 565000
Simulation cycle for kernel 15 is = 570000
Simulation cycle for kernel 15 is = 575000
Simulation cycle for kernel 15 is = 580000
Simulation cycle for kernel 15 is = 585000
Simulation cycle for kernel 15 is = 590000
Simulation cycle for kernel 15 is = 595000
Simulation cycle for kernel 15 is = 600000
Simulation cycle for kernel 15 is = 605000
Simulation cycle for kernel 15 is = 610000
Simulation cycle for kernel 15 is = 615000
Simulation cycle for kernel 15 is = 620000
Simulation cycle for kernel 15 is = 625000
Simulation cycle for kernel 15 is = 630000
Simulation cycle for kernel 15 is = 635000
Simulation cycle for kernel 15 is = 640000
Simulation cycle for kernel 15 is = 645000
Simulation cycle for kernel 15 is = 650000
Simulation cycle for kernel 15 is = 655000
Simulation cycle for kernel 15 is = 660000
Simulation cycle for kernel 15 is = 665000
Simulation cycle for kernel 15 is = 670000
Simulation cycle for kernel 15 is = 675000
Simulation cycle for kernel 15 is = 680000
Simulation cycle for kernel 15 is = 685000
Simulation cycle for kernel 15 is = 690000
Simulation cycle for kernel 15 is = 695000
Simulation cycle for kernel 15 is = 700000
Simulation cycle for kernel 15 is = 705000
Simulation cycle for kernel 15 is = 710000
Simulation cycle for kernel 15 is = 715000
Simulation cycle for kernel 15 is = 720000
Simulation cycle for kernel 15 is = 725000
Simulation cycle for kernel 15 is = 730000
Simulation cycle for kernel 15 is = 735000
Simulation cycle for kernel 15 is = 740000
Simulation cycle for kernel 15 is = 745000
Simulation cycle for kernel 15 is = 750000
Simulation cycle for kernel 15 is = 755000
Simulation cycle for kernel 15 is = 760000
Simulation cycle for kernel 15 is = 765000
Simulation cycle for kernel 15 is = 770000
Simulation cycle for kernel 15 is = 775000
Simulation cycle for kernel 15 is = 780000
Simulation cycle for kernel 15 is = 785000
Simulation cycle for kernel 15 is = 790000
Simulation cycle for kernel 15 is = 795000
Simulation cycle for kernel 15 is = 800000
Simulation cycle for kernel 15 is = 805000
Simulation cycle for kernel 15 is = 810000
Simulation cycle for kernel 15 is = 815000
Simulation cycle for kernel 15 is = 820000
Simulation cycle for kernel 15 is = 825000
Simulation cycle for kernel 15 is = 830000
Simulation cycle for kernel 15 is = 835000
Simulation cycle for kernel 15 is = 840000
Simulation cycle for kernel 15 is = 845000
Simulation cycle for kernel 15 is = 850000
Simulation cycle for kernel 15 is = 855000
Simulation cycle for kernel 15 is = 860000
Simulation cycle for kernel 15 is = 865000
Simulation cycle for kernel 15 is = 870000
Simulation cycle for kernel 15 is = 875000
Simulation cycle for kernel 15 is = 880000
Simulation cycle for kernel 15 is = 885000
Simulation cycle for kernel 15 is = 890000
Simulation cycle for kernel 15 is = 895000
Destroy streams for kernel 16: size 0
kernel_name = _Z13mergeSortPassP6float4ii 
kernel_launch_uid = 16 
gpu_sim_cycle = 898206
gpu_sim_insn = 48871438
gpu_ipc =      54.4101
gpu_tot_sim_cycle = 9972213
gpu_tot_sim_insn = 1456298659
gpu_tot_ipc =     146.0356
gpu_tot_issued_cta = 11423
gpu_occupancy = 12.4686% 
gpu_tot_occupancy = 58.1108% 
max_total_param_size = 0
gpu_stall_dramfull = 54986587
gpu_stall_icnt2sh    = 89436
partiton_level_parallism =       1.3147
partiton_level_parallism_total  =       2.6023
partiton_level_parallism_util =       1.7368
partiton_level_parallism_util_total  =       3.2011
L2_BW  =      76.6716 GB/Sec
L2_BW_total  =     199.9654 GB/Sec
gpu_total_sim_rate=21552

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 606361, Miss = 488301, Miss_rate = 0.805, Pending_hits = 444, Reservation_fails = 146241
	L1D_cache_core[1]: Access = 621609, Miss = 502171, Miss_rate = 0.808, Pending_hits = 626, Reservation_fails = 173954
	L1D_cache_core[2]: Access = 620230, Miss = 504056, Miss_rate = 0.813, Pending_hits = 417, Reservation_fails = 144575
	L1D_cache_core[3]: Access = 593235, Miss = 487464, Miss_rate = 0.822, Pending_hits = 422, Reservation_fails = 139509
	L1D_cache_core[4]: Access = 658862, Miss = 524027, Miss_rate = 0.795, Pending_hits = 601, Reservation_fails = 152565
	L1D_cache_core[5]: Access = 624646, Miss = 493424, Miss_rate = 0.790, Pending_hits = 419, Reservation_fails = 142947
	L1D_cache_core[6]: Access = 632539, Miss = 500990, Miss_rate = 0.792, Pending_hits = 411, Reservation_fails = 151458
	L1D_cache_core[7]: Access = 622961, Miss = 485387, Miss_rate = 0.779, Pending_hits = 575, Reservation_fails = 139524
	L1D_cache_core[8]: Access = 668161, Miss = 513929, Miss_rate = 0.769, Pending_hits = 16846, Reservation_fails = 162626
	L1D_cache_core[9]: Access = 697300, Miss = 532307, Miss_rate = 0.763, Pending_hits = 16753, Reservation_fails = 145177
	L1D_cache_core[10]: Access = 701593, Miss = 530968, Miss_rate = 0.757, Pending_hits = 16912, Reservation_fails = 147672
	L1D_cache_core[11]: Access = 661028, Miss = 495959, Miss_rate = 0.750, Pending_hits = 16819, Reservation_fails = 137924
	L1D_cache_core[12]: Access = 687032, Miss = 518360, Miss_rate = 0.754, Pending_hits = 17085, Reservation_fails = 170539
	L1D_cache_core[13]: Access = 675282, Miss = 514756, Miss_rate = 0.762, Pending_hits = 16801, Reservation_fails = 149152
	L1D_cache_core[14]: Access = 732686, Miss = 555568, Miss_rate = 0.758, Pending_hits = 16921, Reservation_fails = 183928
	L1D_cache_core[15]: Access = 716207, Miss = 541735, Miss_rate = 0.756, Pending_hits = 16972, Reservation_fails = 158479
	L1D_cache_core[16]: Access = 698673, Miss = 538318, Miss_rate = 0.770, Pending_hits = 353, Reservation_fails = 155743
	L1D_cache_core[17]: Access = 713504, Miss = 552403, Miss_rate = 0.774, Pending_hits = 463, Reservation_fails = 159760
	L1D_cache_core[18]: Access = 652981, Miss = 503328, Miss_rate = 0.771, Pending_hits = 359, Reservation_fails = 146210
	L1D_cache_core[19]: Access = 745727, Miss = 570118, Miss_rate = 0.765, Pending_hits = 464, Reservation_fails = 165158
	L1D_cache_core[20]: Access = 697905, Miss = 525603, Miss_rate = 0.753, Pending_hits = 288, Reservation_fails = 149435
	L1D_cache_core[21]: Access = 702113, Miss = 532092, Miss_rate = 0.758, Pending_hits = 366, Reservation_fails = 147120
	L1D_cache_core[22]: Access = 593210, Miss = 490816, Miss_rate = 0.827, Pending_hits = 363, Reservation_fails = 184315
	L1D_cache_core[23]: Access = 556290, Miss = 458022, Miss_rate = 0.823, Pending_hits = 342, Reservation_fails = 150879
	L1D_cache_core[24]: Access = 578255, Miss = 459147, Miss_rate = 0.794, Pending_hits = 341, Reservation_fails = 140685
	L1D_cache_core[25]: Access = 591916, Miss = 473375, Miss_rate = 0.800, Pending_hits = 343, Reservation_fails = 153191
	L1D_cache_core[26]: Access = 618157, Miss = 497194, Miss_rate = 0.804, Pending_hits = 263, Reservation_fails = 162675
	L1D_cache_core[27]: Access = 604766, Miss = 486204, Miss_rate = 0.804, Pending_hits = 478, Reservation_fails = 152634
	L1D_cache_core[28]: Access = 605447, Miss = 484492, Miss_rate = 0.800, Pending_hits = 548, Reservation_fails = 166656
	L1D_cache_core[29]: Access = 600790, Miss = 484005, Miss_rate = 0.806, Pending_hits = 542, Reservation_fails = 153196
	L1D_total_cache_accesses = 19479466
	L1D_total_cache_misses = 15244519
	L1D_total_cache_miss_rate = 0.7826
	L1D_total_cache_pending_hits = 144537
	L1D_total_cache_reservation_fails = 4633927
	L1D_cache_data_port_util = 0.018
	L1D_cache_fill_port_util = 0.010
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 37398002
	L1T_total_cache_misses = 6567280
	L1T_total_cache_miss_rate = 0.1756
	L1T_total_cache_pending_hits = 30830722
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 90887
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 13465
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 596504
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 955155
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1789512
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 13465
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 30830722
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 6567280
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3999523
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 131072
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 8970454
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3678772
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 3888049
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2490368
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][TOTAL_ACCESS] = 37398002
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 16989098

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 955155
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 3678772
ctas_completed 11423, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
153446, 153186, 162476, 153103, 152891, 162542, 152616, 69783, 79583, 51870, 51906, 51500, 51697, 51445, 54928, 51630, 26743, 26415, 26694, 26575, 26664, 20463, 20640, 20460, 20404, 20826, 20519, 20312, 1292, 1292, 1292, 1292, 
gpgpu_n_tot_thrd_icount = 1917630304
gpgpu_n_tot_w_icount = 59925947
gpgpu_n_stall_shd_mem = 139533248
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2394208
gpgpu_n_mem_write_global = 16989098
gpgpu_n_mem_texture = 6567280
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 19988480
gpgpu_n_store_insn = 23074340
gpgpu_n_shmem_insn = 37473176
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 65532289
gpgpu_n_const_mem_insn = 2162688
gpgpu_n_param_mem_insn = 5705648
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 2557604
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 9923726
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 562067
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:410575831	W0_Idle:17322250	W0_Scoreboard:429780208	W1:1084341	W2:384797	W3:195276	W4:130081	W5:103972	W6:100409	W7:113581	W8:1057017	W9:154714	W10:343092	W11:670401	W12:379668	W13:874746	W14:1131586	W15:1616064	W16:8100200	W17:1080098	W18:442282	W19:278070	W20:233508	W21:2853346	W22:1394664	W23:67430	W24:113534	W25:1498188	W26:2141416	W27:275828	W28:2049508	W29:1807142	W30:3530994	W31:2870970	W32:22849024
single_issue_nums: WS0:16143161	WS1:15894067	WS2:15171802	WS3:12716917	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 19088128 {8:2386016,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 679563920 {40:16989098,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 327680 {40:8192,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 52538240 {8:6567280,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 95440640 {40:2386016,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 135912784 {8:16989098,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 327680 {40:8192,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 1050764800 {40:26269120,}
maxmflatency = 7301 
max_icnt2mem_latency = 5672 
maxmrqlatency = 4851 
max_icnt2sh_latency = 1817 
averagemflatency = 956 
avg_icnt2mem_latency = 226 
avg_mrq_latency = 113 
avg_icnt2sh_latency = 59 
mrq_lat_table:4854800 	475765 	513320 	1130860 	5219273 	4550187 	4875009 	5250884 	3745366 	749951 	11356 	492 	23 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	7264622 	10084132 	12411869 	11418947 	4272196 	200660 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	3491070 	460455 	146909 	103846 	11356730 	1051318 	1145405 	1764138 	2498667 	2775434 	1152724 	3890 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	26968232 	4209545 	2422312 	1801515 	1782769 	2028105 	2488429 	2719498 	1187787 	44234 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	104 	4769 	2076 	1983 	963 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        65        64        64 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        65        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        65        64        64        64        64        64        64        64 
dram[8]:        64        64        64        64        64        64        64        64        64        64        64        65        65        64        64        64 
dram[9]:        64        64        64        64        64        64        64        65        64        64        64        64        64        64        64        64 
dram[10]:        64        64        64        64        64        64        65        64        64        64        64        64        64        64        64        65 
dram[11]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        65        64 
maximum service time to same row:
dram[0]:     24430     28232     59054     68634     35497     35425     38348     21788     35129     35273     30507     30520     89180     91353     35313     35131 
dram[1]:     29377     26012     62191     62317     35318     35360     26878     26875     34949     34972     30515     30496     94994     93825     35280     35363 
dram[2]:     24591     22645     69667     61625     35503     35514     26672     21784     35248     35081     30496     30496     90052     95442     35091     35137 
dram[3]:     26212     21783     77119     67039     35492     35454     21784     21785     35327     34999     30496     30497     94674     98816     35266     35192 
dram[4]:     28417     25490     78152     77453     35657     35436     23320     22522     35684     35401     35356     30500     95014    103739     35511     35276 
dram[5]:     29419     27399     72996     75038     35457     35681     26782     23468     35501     35675     35088     35092     99642     95387     35446     35422 
dram[6]:     21845     21782     74675     77740     35391     35706     21789     24808     35466     35707     30509     30496    102374     96474     35254     35566 
dram[7]:     27225     24976     73367     77968     35747     35383     21787     26909     35692     35369     35016     30496     99170    102982     35456     35256 
dram[8]:     22112     23697     65826     59013     35737     35569     24241     23774     35602     35376     35353     30511    105980    100182     35105     35174 
dram[9]:     23098     22112     65538     62234     35559     35829     26740     23952     35499     35577     30496     30496    106786    104446     35074     35143 
dram[10]:     22984     26129     61489     70547     35706     35736     22451     21783     35456     35630     30511     30495    100216    109041     35142     35217 
dram[11]:     21783     21782     62910     62504     35776     35925     26809     22641     35530     35349     30497     30496    103096    105569     35126     35350 
average row accesses per activate:
dram[0]:  3.714371  3.725864  3.705990  3.753055  3.616853  3.702723  3.694204  3.686967  3.677698  3.705616  3.709299  3.693827  3.646790  3.675108  3.716546  3.696040 
dram[1]:  3.657980  3.634111  3.656903  3.650537  3.586112  3.592655  3.603606  3.603536  3.609517  3.611144  3.611416  3.598838  3.597284  3.546126  3.629212  3.577494 
dram[2]:  3.738713  3.748320  3.727915  3.769992  3.641273  3.701389  3.703983  3.708713  3.681330  3.688931  3.699836  3.699980  3.658642  3.682211  3.702164  3.695268 
dram[3]:  3.649962  3.635422  3.684779  3.660674  3.604196  3.589134  3.604551  3.616556  3.618453  3.611234  3.613763  3.598658  3.582031  3.558446  3.603692  3.590097 
dram[4]:  3.730988  3.763325  3.738146  3.772278  3.639046  3.687503  3.702048  3.714176  3.687786  3.688717  3.704386  3.708067  3.642150  3.682173  3.696745  3.697282 
dram[5]:  3.673878  3.643512  3.669405  3.651501  3.590247  3.595821  3.613586  3.606910  3.629289  3.595085  3.648448  3.606346  3.605917  3.552227  3.631151  3.577829 
dram[6]:  3.729973  3.754269  3.762234  3.764251  3.645254  3.715528  3.705778  3.729303  3.680684  3.694956  3.712688  3.709102  3.644278  3.685564  3.713699  3.715601 
dram[7]:  3.650505  3.647758  3.700154  3.654282  3.610014  3.604944  3.626124  3.624833  3.618267  3.610500  3.637523  3.636571  3.604436  3.582676  3.626199  3.584010 
dram[8]:  3.741987  3.768687  3.740749  3.760894  3.663014  3.722208  3.711384  3.720398  3.672574  3.702794  3.711419  3.717849  3.657783  3.701251  3.731316  3.732724 
dram[9]:  3.664717  3.651537  3.662288  3.653072  3.623420  3.603165  3.620482  3.619753  3.615829  3.617560  3.646015  3.627233  3.615821  3.584531  3.646820  3.577716 
dram[10]:  3.734658  3.790800  3.744470  3.760545  3.670372  3.714671  3.723857  3.738436  3.686294  3.715016  3.722744  3.722491  3.667541  3.707931  3.722681  3.719336 
dram[11]:  3.656712  3.630801  3.667125  3.663330  3.628506  3.614968  3.635794  3.617973  3.647177  3.624807  3.627388  3.613750  3.595554  3.601774  3.625202  3.614032 
average row locality = 31377286/8562375 = 3.664554
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:    134004    135330    134990    135855    131212    132803    132508    132078    131202    131715    132908    131486    130945    131870    135073    133992 
dram[1]:    129597    128414    130805    130076    127914    126525    126825    126107    127338    126854    128294    126907    127880    124612    129308    126784 
dram[2]:    133496    135092    134076    135912    129988    132092    131436    131960    131244    130913    132054    131208    129934    131344    133031    133724 
dram[3]:    128952    128572    129732    130304    127780    126836    126088    126984    127260    126936    127576    126844    126920    125401    128144    127588 
dram[4]:    133983    134673    134560    135456    131401    132047    132087    132073    131304    130881    132290    131343    130480    131807    134515    133585 
dram[5]:    129507    128524    130118    129751    127681    126818    126953    126376    128057    126636    128248    126624    128208    125518    129066    127207 
dram[6]:    133390    134636    134712    135996    130124    132244    131716    131852    130807    131260    132008    130632    129672    130908    133277    133740 
dram[7]:    128356    128844    130120    130828    127484    126949    126720    127064    127308    126732    127812    127616    127816    125913    128896    127944 
dram[8]:    134072    135279    134540    135869    131239    132868    132280    132441    131177    131089    132291    131555    130229    131948    134170    134174 
dram[9]:    129748    128751    130497    130596    128105    126820    127079    126560    127682    127021    128854    127012    127833    125811    129432    126860 
dram[10]:    133257    135548    135050    135684    130276    132148    131236    131780    131029    130972    132488    131396    130328    131056    133304    133396 
dram[11]:    128820    128776    129352    131234    127428    126721    125988    127392    127404    126644    127956    127141    127000    126528    128108    128379 
total dram reads = 25000486
bank skew: 135996/124612 = 1.09
chip skew: 2127971/2041917 = 1.04
number of total write accesses:
dram[0]:     61780     61746     61680     61639     61922     61518     61163     60871     61084     60892     60781     60668     61284     61049     61172     61131 
dram[1]:     61458     61322     61537     61478     61642     61547     61013     60899     60850     60960     60822     60696     61076     61202     61174     60867 
dram[2]:     61459     61551     61416     61405     61485     61438     60759     60914     60828     60953     60740     60546     61045     60956     60926     61109 
dram[3]:     61599     61709     61481     61714     61604     61579     61018     61024     60809     60828     60679     60796     61100     61286     61149     61249 
dram[4]:     61728     61668     61840     61431     61957     61487     61131     60888     61057     61013     60778     60554     61241     61027     61159     61070 
dram[5]:     61498     61406     61589     61524     61729     61542     60936     60944     60667     60857     60815     60602     61153     61160     61011     61089 
dram[6]:     61648     61514     61385     61458     61525     61320     60993     60679     60779     61051     60763     60560     61225     60912     61069     60912 
dram[7]:     61641     61691     61439     61871     61593     61543     60843     60936     60818     60927     60767     60786     61126     61278     61104     61356 
dram[8]:     61675     61680     61726     61680     61927     61394     61065     60772     61060     60942     60736     60688     61325     61067     61199     60955 
dram[9]:     61424     61532     61584     61519     61694     61726     60983     60954     60887     60895     60758     60687     61197     61163     61175     61090 
dram[10]:     61677     61500     61434     61368     61479     61241     60903     60776     60769     60951     60722     60617     61175     60842     61105     60966 
dram[11]:     61489     61733     61433     61840     61550     61551     60762     61119     60705     61047     60788     60802     61080     61244     61107     61356 
total dram writes = 11748430
bank skew: 61957/60546 = 1.02
chip skew: 980380/977525 = 1.00
average mf latency per bank:
dram[0]:       1362      1364      1364      1362      1359      1338      1354      1362      1354      1356      1344      1336      1358      1370      1353      1350
dram[1]:       1436      1278      1432      1284      1413      1267      1445      1291      1421      1278      1404      1262      1432      1297      1424      1271
dram[2]:       1065      1177      1072      1180      1061      1168      1075      1190      1059      1182      1057      1164      1077      1199      1057      1171
dram[3]:       1139      1086      1136      1091      1137      1083      1132      1091      1131      1085      1121      1069      1131      1100      1150      1087
dram[4]:       1130      1070      1136      1069      1132      1075      1130      1065      1128      1072      1117      1073      1134      1075      1118      1080
dram[5]:       1068      1099      1057      1108      1057      1106      1068      1101      1051      1105      1042      1095      1057      1103      1055      1106
dram[6]:       1207      1100      1208      1102      1204      1112      1208      1105      1205      1105      1201      1095      1219      1112      1198      1111
dram[7]:       1235      1106      1231      1109      1202      1087      1231      1108      1207      1098      1200      1083      1233      1114      1207      1094
dram[8]:       1112      1154      1135      1154      1125      1167      1128      1153      1120      1167      1109      1154      1120      1147      1115      1180
dram[9]:       1187      1242      1186      1254      1194      1263      1186      1243      1189      1255      1171      1236      1180      1251      1191      1253
dram[10]:       1192      1219      1197      1231      1206      1250      1204      1225      1200      1249      1191      1223      1204      1228      1196      1245
dram[11]:       1178      1294      1187      1306      1195      1308      1188      1289      1189      1303      1170      1282      1182      1289      1196      1304
maximum mf latency per bank:
dram[0]:       6322      6192      6342      6317      6123      5726      6719      6663      7301      5892      5907      6076      6225      6628      6107      6111
dram[1]:       6446      5481      6916      5618      6416      5202      6428      5733      5661      5716      6194      6137      6662      6248      6152      5380
dram[2]:       4415      5998      4661      6237      4725      5423      4874      6251      5894      5741      4342      5999      5048      6092      4309      6155
dram[3]:       4779      5101      5143      5072      5297      5006      4782      5122      5419      5106      4936      5193      4998      5279      5567      5201
dram[4]:       5890      4855      4930      4999      5397      5834      5146      4894      4957      5351      4957      4890      5298      4836      4981      4837
dram[5]:       4500      4416      4577      4915      4452      4798      4901      4461      4390      4864      4326      4630      4505      4506      4629      5002
dram[6]:       6601      4742      5893      4780      6083      5413      6820      4458      5675      4826      6134      4880      5971      4877      5782      5375
dram[7]:       5880      5730      5770      5499      5345      5369      5979      5634      6013      5968      5336      5440      6115      5538      5442      5065
dram[8]:       4543      5008      4795      4726      4671      5377      4359      4815      5376      5445      4463      5149      4752      4725      4548      5730
dram[9]:       5473      5622      5597      5705      6034      5868      5310      5611      5654      6266      5581      6358      5970      5831      6035      5892
dram[10]:       5310      5536      5359      5433      5543      5812      4729      5209      6502      5456      4991      5233      4933      5085      5086      5716
dram[11]:       5328      6646      5860      6315      6028      6489      5818      6207      6036      6552      5756      6706      5343      6175      5968      6647

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=25573395 n_nop=21132912 n_act=720328 n_pre=720312 n_ref_event=4572360550251980812 n_req=2661569 n_rd=2127971 n_rd_L2_A=0 n_write=0 n_wr_bk=980380 bw_util=0.4862
n_activity=19067798 dram_eff=0.6521
bk0: 134004a 16409434i bk1: 135330a 16346160i bk2: 134990a 16350651i bk3: 135855a 16397867i bk4: 131212a 16304064i bk5: 132803a 16488672i bk6: 132508a 16429101i bk7: 132078a 16475487i bk8: 131202a 16476326i bk9: 131715a 16445411i bk10: 132908a 16545556i bk11: 131486a 16630504i bk12: 130945a 16455957i bk13: 131870a 16478171i bk14: 135073a 16417555i bk15: 133992a 16404022i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.729366
Row_Buffer_Locality_read = 0.866103
Row_Buffer_Locality_write = 0.184060
Bank_Level_Parallism = 8.312078
Bank_Level_Parallism_Col = 5.951628
Bank_Level_Parallism_Ready = 2.346924
write_to_read_ratio_blp_rw_average = 0.562278
GrpLevelPara = 2.940942 

BW Util details:
bwutil = 0.486185 
total_CMD = 25573395 
util_bw = 12433404 
Wasted_Col = 4684640 
Wasted_Row = 911067 
Idle = 7544284 

BW Util Bottlenecks: 
RCDc_limit = 2010064 
RCDWRc_limit = 2361470 
WTRc_limit = 2890334 
RTWc_limit = 8586850 
CCDLc_limit = 2680217 
rwq = 0 
CCDLc_limit_alone = 1720717 
WTRc_limit_alone = 2722272 
RTWc_limit_alone = 7795412 

Commands details: 
total_CMD = 25573395 
n_nop = 21132912 
Read = 2127971 
Write = 0 
L2_Alloc = 0 
L2_WB = 980380 
n_act = 720328 
n_pre = 720312 
n_ref = 4572360550251980812 
n_req = 2661569 
total_req = 3108351 

Dual Bus Interface Util: 
issued_total_row = 1440640 
issued_total_col = 3108351 
Row_Bus_Util =  0.056334 
CoL_Bus_Util = 0.121546 
Either_Row_CoL_Bus_Util = 0.173637 
Issued_on_Two_Bus_Simul_Util = 0.004243 
issued_two_Eff = 0.024436 
queue_avg = 30.907885 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=30.9079
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=25573395 n_nop=21227782 n_act=713344 n_pre=713328 n_ref_event=0 n_req=2575418 n_rd=2044240 n_rd_L2_A=0 n_write=0 n_wr_bk=978543 bw_util=0.4728
n_activity=18960689 dram_eff=0.6377
bk0: 129597a 16756998i bk1: 128414a 16798173i bk2: 130805a 16689229i bk3: 130076a 16732087i bk4: 127914a 16691951i bk5: 126525a 16839182i bk6: 126825a 16810162i bk7: 126107a 16823894i bk8: 127338a 16766998i bk9: 126854a 16739060i bk10: 128294a 16828671i bk11: 126907a 16875936i bk12: 127880a 16793055i bk13: 124612a 16759351i bk14: 129308a 16764412i bk15: 126784a 16836076i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.723024
Row_Buffer_Locality_read = 0.863942
Row_Buffer_Locality_write = 0.180702
Bank_Level_Parallism = 8.068296
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 2.300203
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.472801 
total_CMD = 25573395 
util_bw = 12091132 
Wasted_Col = 4826104 
Wasted_Row = 969073 
Idle = 7687086 

BW Util Bottlenecks: 
RCDc_limit = 2039765 
RCDWRc_limit = 2429654 
WTRc_limit = 2871143 
RTWc_limit = 8429842 
CCDLc_limit = 2722368 
rwq = 0 
CCDLc_limit_alone = 1765866 
WTRc_limit_alone = 2704070 
RTWc_limit_alone = 7640413 

Commands details: 
total_CMD = 25573395 
n_nop = 21227782 
Read = 2044240 
Write = 0 
L2_Alloc = 0 
L2_WB = 978543 
n_act = 713344 
n_pre = 713328 
n_ref = 0 
n_req = 2575418 
total_req = 3022783 

Dual Bus Interface Util: 
issued_total_row = 1426672 
issued_total_col = 3022783 
Row_Bus_Util =  0.055787 
CoL_Bus_Util = 0.118200 
Either_Row_CoL_Bus_Util = 0.169927 
Issued_on_Two_Bus_Simul_Util = 0.004061 
issued_two_Eff = 0.023896 
queue_avg = 28.880796 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=28.8808
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 1): 
Ready @ 9972239 -   mf: uid=221921780, sid4294967295:w4294967295, part=2, addr=0xc1fb0e80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (9972143), 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=25573395 n_nop=21155037 n_act=714712 n_pre=714696 n_ref_event=0 n_req=2646571 n_rd=2117504 n_rd_L2_A=0 n_write=0 n_wr_bk=977530 bw_util=0.4841
n_activity=19107099 dram_eff=0.6479
bk0: 133496a 16627657i bk1: 135092a 16504780i bk2: 134076a 16565535i bk3: 135912a 16543027i bk4: 129988a 16554430i bk5: 132092a 16565623i bk6: 131436a 16635863i bk7: 131960a 16539502i bk8: 131244a 16617898i bk9: 130913a 16537032i bk10: 132054a 16651571i bk11: 131208a 16703190i bk12: 129934a 16607644i bk13: 131344a 16568138i bk14: 133031a 16546175i bk15: 133724a 16488638i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.729954
Row_Buffer_Locality_read = 0.866490
Row_Buffer_Locality_write = 0.183493
Bank_Level_Parallism = 8.176848
Bank_Level_Parallism_Col = 5.839736
Bank_Level_Parallism_Ready = 2.313285
write_to_read_ratio_blp_rw_average = 0.560214
GrpLevelPara = 2.917210 

BW Util details:
bwutil = 0.484102 
total_CMD = 25573395 
util_bw = 12380136 
Wasted_Col = 4736577 
Wasted_Row = 938135 
Idle = 7518547 

BW Util Bottlenecks: 
RCDc_limit = 2020792 
RCDWRc_limit = 2369138 
WTRc_limit = 2869595 
RTWc_limit = 8539885 
CCDLc_limit = 2727125 
rwq = 0 
CCDLc_limit_alone = 1764411 
WTRc_limit_alone = 2702766 
RTWc_limit_alone = 7744000 

Commands details: 
total_CMD = 25573395 
n_nop = 21155037 
Read = 2117504 
Write = 0 
L2_Alloc = 0 
L2_WB = 977530 
n_act = 714712 
n_pre = 714696 
n_ref = 0 
n_req = 2646571 
total_req = 3095034 

Dual Bus Interface Util: 
issued_total_row = 1429408 
issued_total_col = 3095034 
Row_Bus_Util =  0.055894 
CoL_Bus_Util = 0.121026 
Either_Row_CoL_Bus_Util = 0.172772 
Issued_on_Two_Bus_Simul_Util = 0.004148 
issued_two_Eff = 0.024010 
queue_avg = 30.317076 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=30.3171
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=25573395 n_nop=21231506 n_act=712300 n_pre=712284 n_ref_event=0 n_req=2574054 n_rd=2041917 n_rd_L2_A=0 n_write=0 n_wr_bk=979624 bw_util=0.4726
n_activity=18944467 dram_eff=0.638
bk0: 128952a 16779929i bk1: 128572a 16709889i bk2: 129732a 16779401i bk3: 130304a 16698987i bk4: 127780a 16788312i bk5: 126836a 16828111i bk6: 126088a 16842476i bk7: 126984a 16786989i bk8: 127260a 16862038i bk9: 126936a 16816125i bk10: 127576a 16850839i bk11: 126844a 16834262i bk12: 126920a 16760578i bk13: 125401a 16745659i bk14: 128144a 16703604i bk15: 127588a 16727134i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.723283
Row_Buffer_Locality_read = 0.864212
Row_Buffer_Locality_write = 0.182511
Bank_Level_Parallism = 8.076838
Bank_Level_Parallism_Col = 5.723344
Bank_Level_Parallism_Ready = 2.305496
write_to_read_ratio_blp_rw_average = 0.560952
GrpLevelPara = 2.876936 

BW Util details:
bwutil = 0.472607 
total_CMD = 25573395 
util_bw = 12086164 
Wasted_Col = 4805482 
Wasted_Row = 974918 
Idle = 7706831 

BW Util Bottlenecks: 
RCDc_limit = 2033118 
RCDWRc_limit = 2419033 
WTRc_limit = 2850256 
RTWc_limit = 8413462 
CCDLc_limit = 2710860 
rwq = 0 
CCDLc_limit_alone = 1756824 
WTRc_limit_alone = 2685241 
RTWc_limit_alone = 7624441 

Commands details: 
total_CMD = 25573395 
n_nop = 21231506 
Read = 2041917 
Write = 0 
L2_Alloc = 0 
L2_WB = 979624 
n_act = 712300 
n_pre = 712284 
n_ref = 0 
n_req = 2574054 
total_req = 3021541 

Dual Bus Interface Util: 
issued_total_row = 1424584 
issued_total_col = 3021541 
Row_Bus_Util =  0.055706 
CoL_Bus_Util = 0.118152 
Either_Row_CoL_Bus_Util = 0.169781 
Issued_on_Two_Bus_Simul_Util = 0.004076 
issued_two_Eff = 0.024007 
queue_avg = 28.915176 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=28.9152
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=25573395 n_nop=21143989 n_act=717045 n_pre=717029 n_ref_event=0 n_req=2655400 n_rd=2122485 n_rd_L2_A=0 n_write=0 n_wr_bk=980029 bw_util=0.4853
n_activity=19075145 dram_eff=0.6506
bk0: 133983a 16507694i bk1: 134673a 16446838i bk2: 134560a 16445515i bk3: 135456a 16489523i bk4: 131401a 16314587i bk5: 132047a 16447649i bk6: 132087a 16479027i bk7: 132073a 16470852i bk8: 131304a 16491142i bk9: 130881a 16474800i bk10: 132290a 16537620i bk11: 131343a 16644166i bk12: 130480a 16451586i bk13: 131807a 16509786i bk14: 134515a 16443398i bk15: 133585a 16439546i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.729973
Row_Buffer_Locality_read = 0.866795
Row_Buffer_Locality_write = 0.185041
Bank_Level_Parallism = 8.283455
Bank_Level_Parallism_Col = 5.943852
Bank_Level_Parallism_Ready = 2.347880
write_to_read_ratio_blp_rw_average = 0.562573
GrpLevelPara = 2.936578 

BW Util details:
bwutil = 0.485272 
total_CMD = 25573395 
util_bw = 12410056 
Wasted_Col = 4695179 
Wasted_Row = 922101 
Idle = 7546059 

BW Util Bottlenecks: 
RCDc_limit = 2003244 
RCDWRc_limit = 2361631 
WTRc_limit = 2877238 
RTWc_limit = 8581999 
CCDLc_limit = 2690044 
rwq = 0 
CCDLc_limit_alone = 1728500 
WTRc_limit_alone = 2709650 
RTWc_limit_alone = 7788043 

Commands details: 
total_CMD = 25573395 
n_nop = 21143989 
Read = 2122485 
Write = 0 
L2_Alloc = 0 
L2_WB = 980029 
n_act = 717045 
n_pre = 717029 
n_ref = 0 
n_req = 2655400 
total_req = 3102514 

Dual Bus Interface Util: 
issued_total_row = 1434074 
issued_total_col = 3102514 
Row_Bus_Util =  0.056077 
CoL_Bus_Util = 0.121318 
Either_Row_CoL_Bus_Util = 0.173204 
Issued_on_Two_Bus_Simul_Util = 0.004191 
issued_two_Eff = 0.024198 
queue_avg = 30.589737 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=30.5897
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=25573395 n_nop=21229562 n_act=711884 n_pre=711868 n_ref_event=0 n_req=2575632 n_rd=2045292 n_rd_L2_A=0 n_write=0 n_wr_bk=978522 bw_util=0.473
n_activity=18999482 dram_eff=0.6366
bk0: 129507a 16804061i bk1: 128524a 16830316i bk2: 130118a 16802211i bk3: 129751a 16771022i bk4: 127681a 16769563i bk5: 126818a 16846409i bk6: 126953a 16797748i bk7: 126376a 16826870i bk8: 128057a 16848716i bk9: 126636a 16743811i bk10: 128248a 16848745i bk11: 126624a 16883956i bk12: 128208a 16779857i bk13: 125518a 16832254i bk14: 129066a 16743758i bk15: 127207a 16787459i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.723614
Row_Buffer_Locality_read = 0.864270
Row_Buffer_Locality_write = 0.181167
Bank_Level_Parallism = 8.028385
Bank_Level_Parallism_Col = 5.706758
Bank_Level_Parallism_Ready = 2.303302
write_to_read_ratio_blp_rw_average = 0.561661
GrpLevelPara = 2.869018 

BW Util details:
bwutil = 0.472962 
total_CMD = 25573395 
util_bw = 12095256 
Wasted_Col = 4844427 
Wasted_Row = 983973 
Idle = 7649739 

BW Util Bottlenecks: 
RCDc_limit = 2045941 
RCDWRc_limit = 2428071 
WTRc_limit = 2840815 
RTWc_limit = 8416247 
CCDLc_limit = 2733018 
rwq = 0 
CCDLc_limit_alone = 1773975 
WTRc_limit_alone = 2676291 
RTWc_limit_alone = 7621728 

Commands details: 
total_CMD = 25573395 
n_nop = 21229562 
Read = 2045292 
Write = 0 
L2_Alloc = 0 
L2_WB = 978522 
n_act = 711884 
n_pre = 711868 
n_ref = 0 
n_req = 2575632 
total_req = 3023814 

Dual Bus Interface Util: 
issued_total_row = 1423752 
issued_total_col = 3023814 
Row_Bus_Util =  0.055673 
CoL_Bus_Util = 0.118241 
Either_Row_CoL_Bus_Util = 0.169858 
Issued_on_Two_Bus_Simul_Util = 0.004056 
issued_two_Eff = 0.023881 
queue_avg = 28.586559 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=28.5866
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=25573395 n_nop=21157646 n_act=713294 n_pre=713278 n_ref_event=0 n_req=2646410 n_rd=2116974 n_rd_L2_A=0 n_write=0 n_wr_bk=977793 bw_util=0.4841
n_activity=19110653 dram_eff=0.6478
bk0: 133390a 16546214i bk1: 134636a 16535323i bk2: 134712a 16524323i bk3: 135996a 16519757i bk4: 130124a 16549254i bk5: 132244a 16568993i bk6: 131716a 16582876i bk7: 131852a 16560508i bk8: 130807a 16609434i bk9: 131260a 16562583i bk10: 132008a 16643015i bk11: 130632a 16670524i bk12: 129672a 16545541i bk13: 130908a 16614676i bk14: 133277a 16535789i bk15: 133740a 16570906i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.730473
Row_Buffer_Locality_read = 0.866982
Row_Buffer_Locality_write = 0.184638
Bank_Level_Parallism = 8.184499
Bank_Level_Parallism_Col = 5.862833
Bank_Level_Parallism_Ready = 2.331367
write_to_read_ratio_blp_rw_average = 0.559806
GrpLevelPara = 2.917720 

BW Util details:
bwutil = 0.484060 
total_CMD = 25573395 
util_bw = 12379068 
Wasted_Col = 4732137 
Wasted_Row = 941819 
Idle = 7520371 

BW Util Bottlenecks: 
RCDc_limit = 2007239 
RCDWRc_limit = 2368261 
WTRc_limit = 2899945 
RTWc_limit = 8466636 
CCDLc_limit = 2713253 
rwq = 0 
CCDLc_limit_alone = 1755528 
WTRc_limit_alone = 2730296 
RTWc_limit_alone = 7678560 

Commands details: 
total_CMD = 25573395 
n_nop = 21157646 
Read = 2116974 
Write = 0 
L2_Alloc = 0 
L2_WB = 977793 
n_act = 713294 
n_pre = 713278 
n_ref = 0 
n_req = 2646410 
total_req = 3094767 

Dual Bus Interface Util: 
issued_total_row = 1426572 
issued_total_col = 3094767 
Row_Bus_Util =  0.055783 
CoL_Bus_Util = 0.121015 
Either_Row_CoL_Bus_Util = 0.172670 
Issued_on_Two_Bus_Simul_Util = 0.004129 
issued_two_Eff = 0.023912 
queue_avg = 30.283918 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=30.2839
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=25573395 n_nop=21229552 n_act=711167 n_pre=711151 n_ref_event=0 n_req=2578711 n_rd=2046402 n_rd_L2_A=0 n_write=0 n_wr_bk=979719 bw_util=0.4733
n_activity=18950255 dram_eff=0.6388
bk0: 128356a 16739316i bk1: 128844a 16679775i bk2: 130120a 16757154i bk3: 130828a 16633980i bk4: 127484a 16684009i bk5: 126949a 16777986i bk6: 126720a 16787388i bk7: 127064a 16850012i bk8: 127308a 16759663i bk9: 126732a 16721988i bk10: 127812a 16824088i bk11: 127616a 16833798i bk12: 127816a 16728726i bk13: 125913a 16701860i bk14: 128896a 16740292i bk15: 127944a 16679886i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.724222
Row_Buffer_Locality_read = 0.864802
Row_Buffer_Locality_write = 0.183780
Bank_Level_Parallism = 8.109225
Bank_Level_Parallism_Col = 5.765127
Bank_Level_Parallism_Ready = 2.312378
write_to_read_ratio_blp_rw_average = 0.561705
GrpLevelPara = 2.883620 

BW Util details:
bwutil = 0.473323 
total_CMD = 25573395 
util_bw = 12104484 
Wasted_Col = 4796303 
Wasted_Row = 972327 
Idle = 7700281 

BW Util Bottlenecks: 
RCDc_limit = 2021826 
RCDWRc_limit = 2411803 
WTRc_limit = 2871535 
RTWc_limit = 8432254 
CCDLc_limit = 2717342 
rwq = 0 
CCDLc_limit_alone = 1763691 
WTRc_limit_alone = 2703494 
RTWc_limit_alone = 7646644 

Commands details: 
total_CMD = 25573395 
n_nop = 21229552 
Read = 2046402 
Write = 0 
L2_Alloc = 0 
L2_WB = 979719 
n_act = 711167 
n_pre = 711151 
n_ref = 0 
n_req = 2578711 
total_req = 3026121 

Dual Bus Interface Util: 
issued_total_row = 1422318 
issued_total_col = 3026121 
Row_Bus_Util =  0.055617 
CoL_Bus_Util = 0.118331 
Either_Row_CoL_Bus_Util = 0.169858 
Issued_on_Two_Bus_Simul_Util = 0.004090 
issued_two_Eff = 0.024079 
queue_avg = 28.978178 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=28.9782
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=25573395 n_nop=21144863 n_act=715298 n_pre=715282 n_ref_event=0 n_req=2658044 n_rd=2125221 n_rd_L2_A=0 n_write=0 n_wr_bk=979891 bw_util=0.4857
n_activity=19086286 dram_eff=0.6508
bk0: 134072a 16474560i bk1: 135279a 16439954i bk2: 134540a 16399421i bk3: 135869a 16432393i bk4: 131239a 16405256i bk5: 132868a 16461100i bk6: 132280a 16458313i bk7: 132441a 16503428i bk8: 131177a 16455499i bk9: 131089a 16514218i bk10: 132291a 16537749i bk11: 131555a 16618217i bk12: 130229a 16484228i bk13: 131948a 16512056i bk14: 134170a 16436337i bk15: 134174a 16479153i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.730899
Row_Buffer_Locality_read = 0.867497
Row_Buffer_Locality_write = 0.186064
Bank_Level_Parallism = 8.276403
Bank_Level_Parallism_Col = 5.945933
Bank_Level_Parallism_Ready = 2.351420
write_to_read_ratio_blp_rw_average = 0.562259
GrpLevelPara = 2.936629 

BW Util details:
bwutil = 0.485678 
total_CMD = 25573395 
util_bw = 12420448 
Wasted_Col = 4694864 
Wasted_Row = 924344 
Idle = 7533739 

BW Util Bottlenecks: 
RCDc_limit = 1996909 
RCDWRc_limit = 2362957 
WTRc_limit = 2867305 
RTWc_limit = 8586181 
CCDLc_limit = 2699572 
rwq = 0 
CCDLc_limit_alone = 1737238 
WTRc_limit_alone = 2701311 
RTWc_limit_alone = 7789841 

Commands details: 
total_CMD = 25573395 
n_nop = 21144863 
Read = 2125221 
Write = 0 
L2_Alloc = 0 
L2_WB = 979891 
n_act = 715298 
n_pre = 715282 
n_ref = 0 
n_req = 2658044 
total_req = 3105112 

Dual Bus Interface Util: 
issued_total_row = 1430580 
issued_total_col = 3105112 
Row_Bus_Util =  0.055940 
CoL_Bus_Util = 0.121420 
Either_Row_CoL_Bus_Util = 0.173169 
Issued_on_Two_Bus_Simul_Util = 0.004190 
issued_two_Eff = 0.024198 
queue_avg = 30.713804 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=30.7138
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=25573395 n_nop=21227167 n_act=711309 n_pre=711293 n_ref_event=0 n_req=2579781 n_rd=2048661 n_rd_L2_A=0 n_write=0 n_wr_bk=979268 bw_util=0.4736
n_activity=19001426 dram_eff=0.6374
bk0: 129748a 16759566i bk1: 128751a 16774236i bk2: 130497a 16710866i bk3: 130596a 16708840i bk4: 128105a 16710979i bk5: 126820a 16766817i bk6: 127079a 16826560i bk7: 126560a 16818076i bk8: 127682a 16787597i bk9: 127021a 16763089i bk10: 128854a 16837127i bk11: 127012a 16930627i bk12: 127833a 16725321i bk13: 125811a 16773834i bk14: 129432a 16780871i bk15: 126860a 16806106i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.724282
Row_Buffer_Locality_read = 0.864813
Row_Buffer_Locality_write = 0.182219
Bank_Level_Parallism = 8.053271
Bank_Level_Parallism_Col = 5.720694
Bank_Level_Parallism_Ready = 2.301454
write_to_read_ratio_blp_rw_average = 0.561194
GrpLevelPara = 2.875783 

BW Util details:
bwutil = 0.473606 
total_CMD = 25573395 
util_bw = 12111716 
Wasted_Col = 4831306 
Wasted_Row = 980899 
Idle = 7649474 

BW Util Bottlenecks: 
RCDc_limit = 2039859 
RCDWRc_limit = 2422195 
WTRc_limit = 2869063 
RTWc_limit = 8396742 
CCDLc_limit = 2724960 
rwq = 0 
CCDLc_limit_alone = 1768608 
WTRc_limit_alone = 2703518 
RTWc_limit_alone = 7605935 

Commands details: 
total_CMD = 25573395 
n_nop = 21227167 
Read = 2048661 
Write = 0 
L2_Alloc = 0 
L2_WB = 979268 
n_act = 711309 
n_pre = 711293 
n_ref = 0 
n_req = 2579781 
total_req = 3027929 

Dual Bus Interface Util: 
issued_total_row = 1422602 
issued_total_col = 3027929 
Row_Bus_Util =  0.055628 
CoL_Bus_Util = 0.118402 
Either_Row_CoL_Bus_Util = 0.169951 
Issued_on_Two_Bus_Simul_Util = 0.004079 
issued_two_Eff = 0.023999 
queue_avg = 28.822756 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=28.8228
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=25573395 n_nop=21159088 n_act=711648 n_pre=711632 n_ref_event=0 n_req=2648264 n_rd=2118948 n_rd_L2_A=0 n_write=0 n_wr_bk=977525 bw_util=0.4843
n_activity=19099124 dram_eff=0.6485
bk0: 133257a 16547392i bk1: 135548a 16496754i bk2: 135050a 16516503i bk3: 135684a 16526352i bk4: 130276a 16565641i bk5: 132148a 16573187i bk6: 131236a 16578995i bk7: 131780a 16568130i bk8: 131029a 16610484i bk9: 130972a 16493025i bk10: 132488a 16618195i bk11: 131396a 16681768i bk12: 130328a 16529111i bk13: 131056a 16658989i bk14: 133304a 16531218i bk15: 133396a 16504609i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.731284
Row_Buffer_Locality_read = 0.867489
Row_Buffer_Locality_write = 0.186029
Bank_Level_Parallism = 8.197587
Bank_Level_Parallism_Col = 5.870169
Bank_Level_Parallism_Ready = 2.331665
write_to_read_ratio_blp_rw_average = 0.560880
GrpLevelPara = 2.917765 

BW Util details:
bwutil = 0.484327 
total_CMD = 25573395 
util_bw = 12385892 
Wasted_Col = 4724217 
Wasted_Row = 931659 
Idle = 7531627 

BW Util Bottlenecks: 
RCDc_limit = 2004377 
RCDWRc_limit = 2363889 
WTRc_limit = 2876617 
RTWc_limit = 8473871 
CCDLc_limit = 2717782 
rwq = 0 
CCDLc_limit_alone = 1758666 
WTRc_limit_alone = 2710595 
RTWc_limit_alone = 7680777 

Commands details: 
total_CMD = 25573395 
n_nop = 21159088 
Read = 2118948 
Write = 0 
L2_Alloc = 0 
L2_WB = 977525 
n_act = 711648 
n_pre = 711632 
n_ref = 0 
n_req = 2648264 
total_req = 3096473 

Dual Bus Interface Util: 
issued_total_row = 1423280 
issued_total_col = 3096473 
Row_Bus_Util =  0.055655 
CoL_Bus_Util = 0.121082 
Either_Row_CoL_Bus_Util = 0.172613 
Issued_on_Two_Bus_Simul_Util = 0.004123 
issued_two_Eff = 0.023887 
queue_avg = 30.364008 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=30.364
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=25573395 n_nop=21233098 n_act=710238 n_pre=710222 n_ref_event=0 n_req=2577432 n_rd=2044871 n_rd_L2_A=0 n_write=0 n_wr_bk=979606 bw_util=0.4731
n_activity=18956648 dram_eff=0.6382
bk0: 128820a 16738722i bk1: 128776a 16658604i bk2: 129352a 16722892i bk3: 131234a 16633671i bk4: 127428a 16695888i bk5: 126721a 16749777i bk6: 125988a 16845850i bk7: 127392a 16762529i bk8: 127404a 16812167i bk9: 126644a 16707437i bk10: 127956a 16835202i bk11: 127141a 16807163i bk12: 127000a 16713303i bk13: 126528a 16720763i bk14: 128108a 16757682i bk15: 128379a 16672619i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.724446
Row_Buffer_Locality_read = 0.865107
Row_Buffer_Locality_write = 0.184351
Bank_Level_Parallism = 8.110209
Bank_Level_Parallism_Col = 5.767429
Bank_Level_Parallism_Ready = 2.321819
write_to_read_ratio_blp_rw_average = 0.561651
GrpLevelPara = 2.882874 

BW Util details:
bwutil = 0.473066 
total_CMD = 25573395 
util_bw = 12097908 
Wasted_Col = 4805288 
Wasted_Row = 975966 
Idle = 7694233 

BW Util Bottlenecks: 
RCDc_limit = 2026958 
RCDWRc_limit = 2414516 
WTRc_limit = 2873787 
RTWc_limit = 8424989 
CCDLc_limit = 2716031 
rwq = 0 
CCDLc_limit_alone = 1759445 
WTRc_limit_alone = 2706919 
RTWc_limit_alone = 7635271 

Commands details: 
total_CMD = 25573395 
n_nop = 21233098 
Read = 2044871 
Write = 0 
L2_Alloc = 0 
L2_WB = 979606 
n_act = 710238 
n_pre = 710222 
n_ref = 0 
n_req = 2577432 
total_req = 3024477 

Dual Bus Interface Util: 
issued_total_row = 1420460 
issued_total_col = 3024477 
Row_Bus_Util =  0.055544 
CoL_Bus_Util = 0.118267 
Either_Row_CoL_Bus_Util = 0.169719 
Issued_on_Two_Bus_Simul_Util = 0.004092 
issued_two_Eff = 0.024109 
queue_avg = 29.114193 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=29.1142

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1906118, Miss = 1549929, Miss_rate = 0.813, Pending_hits = 5797, Reservation_fails = 42410
L2_cache_bank[1]: Access = 1903733, Miss = 1550851, Miss_rate = 0.815, Pending_hits = 5813, Reservation_fails = 43029
L2_cache_bank[2]: Access = 1899234, Miss = 1513707, Miss_rate = 0.797, Pending_hits = 5774, Reservation_fails = 36612
L2_cache_bank[3]: Access = 1899768, Miss = 1501430, Miss_rate = 0.790, Pending_hits = 5835, Reservation_fails = 30135
L2_cache_bank[4]: Access = 1900221, Miss = 1540007, Miss_rate = 0.810, Pending_hits = 5716, Reservation_fails = 36742
L2_cache_bank[5]: Access = 1900357, Miss = 1547191, Miss_rate = 0.814, Pending_hits = 5754, Reservation_fails = 44545
L2_cache_bank[6]: Access = 1902313, Miss = 1507978, Miss_rate = 0.793, Pending_hits = 5720, Reservation_fails = 20416
L2_cache_bank[7]: Access = 1901512, Miss = 1505746, Miss_rate = 0.792, Pending_hits = 5857, Reservation_fails = 22824
L2_cache_bank[8]: Access = 1906404, Miss = 1547657, Miss_rate = 0.812, Pending_hits = 5709, Reservation_fails = 37372
L2_cache_bank[9]: Access = 1903160, Miss = 1547232, Miss_rate = 0.813, Pending_hits = 5848, Reservation_fails = 43380
L2_cache_bank[10]: Access = 1899055, Miss = 1513414, Miss_rate = 0.797, Pending_hits = 5794, Reservation_fails = 24023
L2_cache_bank[11]: Access = 1900714, Miss = 1502701, Miss_rate = 0.791, Pending_hits = 5770, Reservation_fails = 26573
L2_cache_bank[12]: Access = 1902248, Miss = 1541131, Miss_rate = 0.810, Pending_hits = 5715, Reservation_fails = 25211
L2_cache_bank[13]: Access = 1901567, Miss = 1545720, Miss_rate = 0.813, Pending_hits = 5832, Reservation_fails = 34131
L2_cache_bank[14]: Access = 1905130, Miss = 1509970, Miss_rate = 0.793, Pending_hits = 5761, Reservation_fails = 21757
L2_cache_bank[15]: Access = 1903610, Miss = 1508377, Miss_rate = 0.792, Pending_hits = 5768, Reservation_fails = 24382
L2_cache_bank[16]: Access = 1904159, Miss = 1546879, Miss_rate = 0.812, Pending_hits = 5758, Reservation_fails = 37498
L2_cache_bank[17]: Access = 1903137, Miss = 1550581, Miss_rate = 0.815, Pending_hits = 5817, Reservation_fails = 37910
L2_cache_bank[18]: Access = 1900355, Miss = 1515081, Miss_rate = 0.797, Pending_hits = 5804, Reservation_fails = 27527
L2_cache_bank[19]: Access = 1901071, Miss = 1505169, Miss_rate = 0.792, Pending_hits = 5769, Reservation_fails = 26596
L2_cache_bank[20]: Access = 1902828, Miss = 1542370, Miss_rate = 0.811, Pending_hits = 5749, Reservation_fails = 34551
L2_cache_bank[21]: Access = 1900843, Miss = 1546398, Miss_rate = 0.814, Pending_hits = 5866, Reservation_fails = 47578
L2_cache_bank[22]: Access = 1902086, Miss = 1507139, Miss_rate = 0.792, Pending_hits = 5753, Reservation_fails = 29059
L2_cache_bank[23]: Access = 1902803, Miss = 1509647, Miss_rate = 0.793, Pending_hits = 5789, Reservation_fails = 23746
L2_total_cache_accesses = 45652426
L2_total_cache_misses = 36656305
L2_total_cache_miss_rate = 0.8029
L2_total_cache_pending_hits = 138768
L2_total_cache_reservation_fails = 778007
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 46229
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 299
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 586920
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2658
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1760760
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 299
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 3608917
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 7397
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 5648002
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 775349
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 17004804
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 7397
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 5202207
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 131072
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 6352124
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 5303695
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2394208
	L2_cache_stats_breakdown[TEXTURE_ACC_R][TOTAL_ACCESS] = 26269120
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 16989098
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 18
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 56
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 2584
	L2_cache_stats_fail_breakdown[TEXTURE_ACC_R][MISS_QUEUE_FULL] = 236
	L2_cache_stats_fail_breakdown[TEXTURE_ACC_R][MSHR_ENRTY_FAIL] = 775113
L2_cache_data_port_util = 0.065
L2_cache_fill_port_util = 0.104

icnt_total_pkts_mem_to_simt=45652426
icnt_total_pkts_simt_to_mem=25950586
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 25950586
Req_Network_cycles = 9972213
Req_Network_injected_packets_per_cycle =       2.6023 
Req_Network_conflicts_per_cycle =       1.6227
Req_Network_conflicts_per_cycle_util =       1.9843
Req_Bank_Level_Parallism =       3.1823
Req_Network_in_buffer_full_per_cycle =       0.0007
Req_Network_in_buffer_avg_util =       5.5833
Req_Network_out_buffer_full_per_cycle =       0.0755
Req_Network_out_buffer_avg_util =      32.6376

Reply_Network_injected_packets_num = 45652426
Reply_Network_cycles = 9972213
Reply_Network_injected_packets_per_cycle =        4.5780
Reply_Network_conflicts_per_cycle =        3.6256
Reply_Network_conflicts_per_cycle_util =       4.1269
Reply_Bank_Level_Parallism =       5.2109
Reply_Network_in_buffer_full_per_cycle =       0.0090
Reply_Network_in_buffer_avg_util =      10.8824
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1526
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 18 hrs, 46 min, 10 sec (67570 sec)
gpgpu_simulation_rate = 21552 (inst/sec)
gpgpu_simulation_rate = 147 (cycle/sec)
gpgpu_silicon_slowdown = 9285714x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd1fcd6ea8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd1fcd6ea0..

GPGPU-Sim PTX: cudaLaunch for 0x0x5595e0173c2c (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z9mergepackPfS_'...
GPGPU-Sim PTX: Finding dominators for '_Z9mergepackPfS_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z9mergepackPfS_'...
GPGPU-Sim PTX: Finding postdominators for '_Z9mergepackPfS_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z9mergepackPfS_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z9mergepackPfS_'...
GPGPU-Sim PTX: reconvergence points for _Z9mergepackPfS_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1160 (HybridSort_L1D_50_K9.2.sm_75.ptx:329) @%p1 bra $L__BB2_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11f0 (HybridSort_L1D_50_K9.2.sm_75.ptx:350) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z9mergepackPfS_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z9mergepackPfS_'.
GPGPU-Sim PTX: pushing kernel '_Z9mergepackPfS_' to stream 0, gridDim= (17,1024,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 22 bind to kernel 17 '_Z9mergepackPfS_'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 23 bind to kernel 17 '_Z9mergepackPfS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 17 '_Z9mergepackPfS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 17 '_Z9mergepackPfS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 17 '_Z9mergepackPfS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 17 '_Z9mergepackPfS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 17 '_Z9mergepackPfS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 17 '_Z9mergepackPfS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 17 '_Z9mergepackPfS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 17 '_Z9mergepackPfS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 17 '_Z9mergepackPfS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 17 '_Z9mergepackPfS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 17 '_Z9mergepackPfS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 17 '_Z9mergepackPfS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 17 '_Z9mergepackPfS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 17 '_Z9mergepackPfS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 17 '_Z9mergepackPfS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 17 '_Z9mergepackPfS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 17 '_Z9mergepackPfS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 17 '_Z9mergepackPfS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 17 '_Z9mergepackPfS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 17 '_Z9mergepackPfS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 17 '_Z9mergepackPfS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 17 '_Z9mergepackPfS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 17 '_Z9mergepackPfS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 17 '_Z9mergepackPfS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 17 '_Z9mergepackPfS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 17 '_Z9mergepackPfS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 17 '_Z9mergepackPfS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 17 '_Z9mergepackPfS_'
Simulation cycle for kernel 16 is = 10000
Simulation cycle for kernel 16 is = 15000
Simulation cycle for kernel 16 is = 20000
Simulation cycle for kernel 16 is = 25000
Simulation cycle for kernel 16 is = 30000
Simulation cycle for kernel 16 is = 35000
Simulation cycle for kernel 16 is = 40000
Simulation cycle for kernel 16 is = 45000
Simulation cycle for kernel 16 is = 50000
Simulation cycle for kernel 16 is = 55000
Simulation cycle for kernel 16 is = 60000
Simulation cycle for kernel 16 is = 65000
Simulation cycle for kernel 16 is = 70000
Simulation cycle for kernel 16 is = 75000
Simulation cycle for kernel 16 is = 80000
Simulation cycle for kernel 16 is = 85000
Simulation cycle for kernel 16 is = 90000
Simulation cycle for kernel 16 is = 95000
Simulation cycle for kernel 16 is = 100000
Simulation cycle for kernel 16 is = 105000
Simulation cycle for kernel 16 is = 110000
Simulation cycle for kernel 16 is = 115000
Simulation cycle for kernel 16 is = 120000
Simulation cycle for kernel 16 is = 125000
Simulation cycle for kernel 16 is = 130000
Simulation cycle for kernel 16 is = 135000
Simulation cycle for kernel 16 is = 140000
Simulation cycle for kernel 16 is = 145000
Simulation cycle for kernel 16 is = 150000
Destroy streams for kernel 17: size 0
kernel_name = _Z9mergepackPfS_ 
kernel_launch_uid = 17 
gpu_sim_cycle = 154418
gpu_sim_insn = 138412032
gpu_ipc =     896.3465
gpu_tot_sim_cycle = 10126631
gpu_tot_sim_insn = 1594710691
gpu_tot_ipc =     157.4769
gpu_tot_issued_cta = 28831
gpu_occupancy = 89.8787% 
gpu_tot_occupancy = 58.7188% 
max_total_param_size = 0
gpu_stall_dramfull = 54986587
gpu_stall_icnt2sh    = 89436
partiton_level_parallism =       7.6180
partiton_level_parallism_total  =       2.6788
partiton_level_parallism_util =       7.9323
partiton_level_parallism_util_total  =       3.2860
L2_BW  =     332.7539 GB/Sec
L2_BW_total  =     201.9903 GB/Sec
gpu_total_sim_rate=22909

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 648842, Miss = 524085, Miss_rate = 0.808, Pending_hits = 3865, Reservation_fails = 155551
	L1D_cache_core[1]: Access = 664459, Miss = 538437, Miss_rate = 0.810, Pending_hits = 3906, Reservation_fails = 182368
	L1D_cache_core[2]: Access = 662775, Miss = 539849, Miss_rate = 0.815, Pending_hits = 3838, Reservation_fails = 152999
	L1D_cache_core[3]: Access = 635646, Miss = 523107, Miss_rate = 0.823, Pending_hits = 3841, Reservation_fails = 147554
	L1D_cache_core[4]: Access = 701277, Miss = 559874, Miss_rate = 0.798, Pending_hits = 3941, Reservation_fails = 161083
	L1D_cache_core[5]: Access = 667032, Miss = 529212, Miss_rate = 0.793, Pending_hits = 3767, Reservation_fails = 151025
	L1D_cache_core[6]: Access = 675134, Miss = 536926, Miss_rate = 0.795, Pending_hits = 3786, Reservation_fails = 159854
	L1D_cache_core[7]: Access = 665707, Miss = 521366, Miss_rate = 0.783, Pending_hits = 4013, Reservation_fails = 148141
	L1D_cache_core[8]: Access = 710731, Miss = 549864, Miss_rate = 0.774, Pending_hits = 20203, Reservation_fails = 170767
	L1D_cache_core[9]: Access = 740019, Miss = 568400, Miss_rate = 0.768, Pending_hits = 20081, Reservation_fails = 154419
	L1D_cache_core[10]: Access = 743542, Miss = 566317, Miss_rate = 0.762, Pending_hits = 20240, Reservation_fails = 155743
	L1D_cache_core[11]: Access = 704265, Miss = 532301, Miss_rate = 0.756, Pending_hits = 20244, Reservation_fails = 145679
	L1D_cache_core[12]: Access = 729771, Miss = 554428, Miss_rate = 0.760, Pending_hits = 20486, Reservation_fails = 178372
	L1D_cache_core[13]: Access = 717553, Miss = 550422, Miss_rate = 0.767, Pending_hits = 20135, Reservation_fails = 156665
	L1D_cache_core[14]: Access = 775217, Miss = 591391, Miss_rate = 0.763, Pending_hits = 20324, Reservation_fails = 192482
	L1D_cache_core[15]: Access = 758935, Miss = 577781, Miss_rate = 0.761, Pending_hits = 20347, Reservation_fails = 166438
	L1D_cache_core[16]: Access = 741127, Miss = 574122, Miss_rate = 0.775, Pending_hits = 3709, Reservation_fails = 164788
	L1D_cache_core[17]: Access = 755786, Miss = 588038, Miss_rate = 0.778, Pending_hits = 3801, Reservation_fails = 168947
	L1D_cache_core[18]: Access = 695608, Miss = 539347, Miss_rate = 0.775, Pending_hits = 3762, Reservation_fails = 154029
	L1D_cache_core[19]: Access = 788318, Miss = 605990, Miss_rate = 0.769, Pending_hits = 3893, Reservation_fails = 172912
	L1D_cache_core[20]: Access = 740070, Miss = 561124, Miss_rate = 0.758, Pending_hits = 3605, Reservation_fails = 157691
	L1D_cache_core[21]: Access = 744520, Miss = 567906, Miss_rate = 0.763, Pending_hits = 3701, Reservation_fails = 155381
	L1D_cache_core[22]: Access = 636181, Miss = 527032, Miss_rate = 0.828, Pending_hits = 3745, Reservation_fails = 193597
	L1D_cache_core[23]: Access = 598688, Miss = 493831, Miss_rate = 0.825, Pending_hits = 3666, Reservation_fails = 159671
	L1D_cache_core[24]: Access = 620471, Miss = 494644, Miss_rate = 0.797, Pending_hits = 3670, Reservation_fails = 148599
	L1D_cache_core[25]: Access = 635140, Miss = 509730, Miss_rate = 0.803, Pending_hits = 3788, Reservation_fails = 160623
	L1D_cache_core[26]: Access = 661046, Miss = 533388, Miss_rate = 0.807, Pending_hits = 3650, Reservation_fails = 171103
	L1D_cache_core[27]: Access = 647589, Miss = 522287, Miss_rate = 0.807, Pending_hits = 3872, Reservation_fails = 160645
	L1D_cache_core[28]: Access = 648259, Miss = 520549, Miss_rate = 0.803, Pending_hits = 3960, Reservation_fails = 174306
	L1D_cache_core[29]: Access = 643376, Miss = 519873, Miss_rate = 0.808, Pending_hits = 3961, Reservation_fails = 161765
	L1D_total_cache_accesses = 20757084
	L1D_total_cache_misses = 16321621
	L1D_total_cache_miss_rate = 0.7863
	L1D_total_cache_pending_hits = 245800
	L1D_total_cache_reservation_fails = 4883197
	L1D_cache_data_port_util = 0.018
	L1D_cache_fill_port_util = 0.013
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 37398002
	L1T_total_cache_misses = 6567280
	L1T_total_cache_miss_rate = 0.1756
	L1T_total_cache_pending_hits = 30830722
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 90887
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 114728
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 743547
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1175525
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 2181086
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 114728
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 30830722
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 6567280
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4098776
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 131072
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 9117249
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3707672
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 4279739
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3130248
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][TOTAL_ACCESS] = 37398002
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 17626836

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 1175525
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 3707672
ctas_completed 28831, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
158180, 157835, 167108, 157735, 157523, 167174, 157248, 74381, 84267, 56469, 56488, 56082, 56279, 56027, 59510, 56195, 31412, 31050, 31329, 31193, 31282, 25064, 25241, 25061, 25153, 25507, 25183, 24976, 5956, 5956, 5956, 5956, 
gpgpu_n_tot_thrd_icount = 2060508640
gpgpu_n_tot_w_icount = 64390895
gpgpu_n_stall_shd_mem = 139762366
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2932825
gpgpu_n_mem_write_global = 17626836
gpgpu_n_mem_texture = 6567280
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 24182784
gpgpu_n_store_insn = 27268644
gpgpu_n_shmem_insn = 37473176
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 65532289
gpgpu_n_const_mem_insn = 19464192
gpgpu_n_param_mem_insn = 14618544
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 2557604
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 9925248
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 789663
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:411262149	W0_Idle:17599882	W0_Scoreboard:442256174	W1:1084919	W2:385341	W3:195803	W4:130693	W5:104499	W6:101038	W7:114227	W8:1057425	W9:155241	W10:343670	W11:670860	W12:380178	W13:875307	W14:1132300	W15:1616591	W16:8100727	W17:1080574	W18:442877	W19:278563	W20:234086	W21:2853805	W22:1395276	W23:67906	W24:114027	W25:1498732	W26:2141943	W27:276389	W28:2050018	W29:1807652	W30:3531572	W31:2871497	W32:27297159
single_issue_nums: WS0:17266062	WS1:17009794	WS2:16285829	WS3:13829210	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 23397064 {8:2924633,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 705073440 {40:17626836,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 327680 {40:8192,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 52538240 {8:6567280,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 116985320 {40:2924633,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 141014688 {8:17626836,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 327680 {40:8192,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 1050764800 {40:26269120,}
maxmflatency = 7301 
max_icnt2mem_latency = 5672 
maxmrqlatency = 4851 
max_icnt2sh_latency = 1817 
averagemflatency = 941 
avg_icnt2mem_latency = 221 
avg_mrq_latency = 113 
avg_icnt2sh_latency = 57 
mrq_lat_table:4914863 	483796 	526793 	1155074 	5270347 	4662193 	5046495 	5399973 	3810139 	751419 	11356 	492 	23 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	7714560 	10609652 	12612405 	11419308 	4272196 	200660 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	3491070 	460455 	146909 	103846 	12389542 	1192835 	1147431 	1764138 	2498667 	2775434 	1152724 	3890 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	27625871 	4431517 	2568447 	1900665 	1828157 	2034176 	2488429 	2719498 	1187787 	44234 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	105 	4918 	2076 	1983 	963 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        65        64        64        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        65        65        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        65        64        64 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[4]:        64        64        64        65        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        65        64        64        64        64        64        64        64        64        64        64        64        64 
dram[6]:        64        64        65        65        64        64        64        64        64        64        64        64        65        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        65        64        64        64        64        64        64        64 
dram[8]:        64        64        64        64        64        64        64        64        64        64        64        65        65        64        64        64 
dram[9]:        64        64        64        64        64        64        64        65        64        64        64        64        64        64        64        64 
dram[10]:        64        64        64        64        64        64        65        64        64        64        64        64        64        64        64        65 
dram[11]:        64        64        65        64        64        64        64        65        64        64        64        64        64        64        65        64 
maximum service time to same row:
dram[0]:     24430     28232     59054     68634     35497     35425     38348     21788     35129     35273     30507     30520     89180     91353     35313     35131 
dram[1]:     29377     26012     62191     62317     35318     35360     26878     26875     34949     34972     30515     30496     94994     93825     35280     35363 
dram[2]:     24591     22645     69667     61625     35503     35514     26672     21784     35248     35081     30496     30496     90052     95442     35091     35137 
dram[3]:     26212     21783     77119     67039     35492     35454     21784     21785     35327     34999     30496     30497     94674     98816     35266     35192 
dram[4]:     28417     25490     78152     77453     35657     35436     23320     22522     35684     35401     35356     30500     95014    103739     35511     35276 
dram[5]:     29419     27399     72996     75038     35457     35681     26782     23468     35501     35675     35088     35092     99642     95387     35446     35422 
dram[6]:     21845     21782     74675     77740     35391     35706     21789     24808     35466     35707     30509     30496    102374     96474     35254     35566 
dram[7]:     27225     24976     73367     77968     35747     35383     21787     26909     35692     35369     35016     30496     99170    102982     35456     35256 
dram[8]:     22112     23697     65826     59013     35737     35569     24241     23774     35602     35376     35353     30511    105980    100182     35105     35174 
dram[9]:     23098     22112     65538     62234     35559     35829     26740     23952     35499     35577     30496     30496    106786    104446     35074     35143 
dram[10]:     22984     26129     61489     70547     35706     35736     22451     21783     35456     35630     30511     30495    100216    109041     35142     35217 
dram[11]:     21783     21782     62910     62504     35776     35925     26809     22641     35530     35349     30497     30496    103096    105569     35126     35350 
average row accesses per activate:
dram[0]:  3.771967  3.783959  3.768732  3.816353  3.676887  3.764313  3.756196  3.749377  3.735593  3.764814  3.770820  3.755818  3.708019  3.736408  3.779229  3.759119 
dram[1]:  3.717515  3.694006  3.720376  3.714502  3.647881  3.655199  3.666592  3.666892  3.668355  3.670315  3.673039  3.660811  3.658748  3.608275  3.692812  3.641413 
dram[2]:  3.797045  3.806412  3.790966  3.833426  3.702250  3.762477  3.766968  3.771199  3.740268  3.747629  3.761274  3.762271  3.720229  3.744152  3.765416  3.757936 
dram[3]:  3.708758  3.694952  3.749200  3.724402  3.666511  3.650990  3.668404  3.680221  3.677113  3.670396  3.676924  3.661610  3.644278  3.620527  3.667690  3.654243 
dram[4]:  3.789752  3.822109  3.801351  3.836020  3.699387  3.749095  3.764657  3.777068  3.746426  3.747297  3.766845  3.770543  3.703120  3.743048  3.759722  3.760957 
dram[5]:  3.732626  3.702612  3.733277  3.715730  3.652133  3.658425  3.677237  3.670790  3.687733  3.654018  3.711012  3.669102  3.666718  3.613410  3.695207  3.642104 
dram[6]:  3.787835  3.813049  3.825808  3.827074  3.706797  3.777437  3.768931  3.792552  3.738502  3.752963  3.774375  3.771888  3.705424  3.746718  3.777553  3.779423 
dram[7]:  3.710217  3.707156  3.764852  3.717688  3.672163  3.667189  3.690099  3.688767  3.677318  3.670300  3.700571  3.699409  3.665515  3.644370  3.690354  3.647643 
dram[8]:  3.800413  3.826724  3.803556  3.822856  3.724218  3.784352  3.774368  3.783115  3.730688  3.761207  3.772796  3.779521  3.718751  3.762953  3.794967  3.796243 
dram[9]:  3.724637  3.712096  3.725090  3.715900  3.685721  3.665808  3.683767  3.683184  3.674462  3.677228  3.707748  3.689478  3.677331  3.646904  3.711172  3.642132 
dram[10]:  3.793127  3.849057  3.806491  3.822922  3.731804  3.776081  3.787042  3.801619  3.744920  3.773248  3.784378  3.785022  3.729076  3.770350  3.786272  3.782853 
dram[11]:  3.716245  3.689496  3.730702  3.726279  3.691035  3.677822  3.699859  3.681198  3.707097  3.684202  3.690253  3.676610  3.658101  3.664955  3.689229  3.677299 
average row locality = 32032963/8596584 = 3.726243
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:    136756    138082    137742    138607    133964    135555    135206    134774    133890    134403    135616    134194    133697    134622    137825    136744 
dram[1]:    132349    131166    133557    132828    130666    129277    129521    128803    130026    129542    131002    129615    130632    127364    132060    129536 
dram[2]:    136248    137844    136828    138664    132740    134844    134132    134656    133932    133601    134762    133916    132686    134096    135783    136476 
dram[3]:    131704    131324    132484    133056    130532    129588    128784    129680    129948    129624    130284    129552    129672    128153    130896    130340 
dram[4]:    136735    137425    137312    138208    134153    134799    134783    134769    133992    133569    134998    134051    133232    134559    137267    136337 
dram[5]:    132259    131276    132870    132503    130433    129570    129649    129072    130745    129324    130956    129332    130960    128270    131818    129959 
dram[6]:    136142    137388    137464    138748    132876    134996    134412    134548    133495    133948    134716    133340    132424    133660    136029    136492 
dram[7]:    131108    131596    132872    133580    130236    129701    129416    129760    129996    129420    130520    130324    130568    128665    131648    130696 
dram[8]:    136824    138031    137292    138621    133991    135620    134976    135137    133865    133777    135003    134267    132981    134700    136922    136926 
dram[9]:    132500    131503    133249    133348    130857    129572    129775    129256    130370    129709    131566    129724    130585    128563    132184    129612 
dram[10]:    136009    138300    137802    138436    133028    134900    133932    134476    133717    133660    135200    134108    133080    133808    136056    136148 
dram[11]:    131572    131528    132104    133986    130180    129473    128684    130088    130092    129332    130668    129853    129752    129280    130860    131131 
total dram reads = 25524968
bank skew: 138748/127364 = 1.09
chip skew: 2171677/2085621 = 1.04
number of total write accesses:
dram[0]:     64540     64501     64414     64359     64713     64308     63932     63642     63797     63603     63481     63359     64015     63780     63852     63815 
dram[1]:     64216     64073     64254     64204     64430     64327     63792     63664     63561     63669     63510     63398     63810     63931     63857     63561 
dram[2]:     64201     64285     64132     64117     64260     64208     63517     63681     63540     63662     63436     63241     63783     63695     63619     63807 
dram[3]:     64347     64450     64191     64428     64384     64371     63774     63770     63502     63526     63374     63483     63842     64028     63839     63931 
dram[4]:     64474     64440     64546     64139     64741     64269     63884     63643     63749     63725     63466     63244     63983     63782     63835     63749 
dram[5]:     64269     64170     64302     64239     64514     64314     63681     63689     63386     63572     63513     63296     63901     63887     63696     63763 
dram[6]:     64402     64270     64110     64190     64285     64079     63736     63430     63484     63759     63443     63247     63952     63633     63742     63596 
dram[7]:     64400     64451     64167     64597     64363     64318     63597     63697     63522     63633     63454     63482     63848     63996     63788     64041 
dram[8]:     64446     64441     64451     64410     64703     64174     63820     63530     63768     63649     63437     63390     64042     63774     63878     63627 
dram[9]:     64181     64294     64318     64253     64470     64514     63746     63727     63592     63604     63456     63386     63918     63883     63845     63766 
dram[10]:     64447     64258     64175     64108     64275     64033     63671     63556     63468     63646     63413     63306     63890     63561     63782     63655 
dram[11]:     64247     64493     64168     64570     64340     64336     63541     63890     63403     63748     63496     63504     63804     63954     63807     64052 
total dram writes = 12272455
bank skew: 64741/63241 = 1.02
chip skew: 1024111/1021184 = 1.00
average mf latency per bank:
dram[0]:       1336      1338      1338      1336      1333      1313      1328      1336      1328      1330      1318      1310      1331      1344      1327      1324
dram[1]:       1408      1253      1404      1260      1384      1242      1415      1265      1393      1253      1376      1239      1403      1272      1396      1247
dram[2]:       1047      1156      1054      1159      1042      1147      1056      1168      1041      1161      1039      1143      1058      1177      1039      1150
dram[3]:       1119      1067      1115      1072      1116      1064      1111      1072      1111      1066      1101      1051      1110      1080      1129      1068
dram[4]:       1110      1052      1116      1051      1112      1057      1110      1047      1109      1054      1098      1055      1114      1056      1099      1061
dram[5]:       1049      1080      1039      1089      1039      1086      1049      1081      1033      1086      1024      1076      1038      1083      1037      1086
dram[6]:       1185      1082      1186      1083      1182      1092      1186      1085      1183      1086      1179      1076      1197      1092      1176      1092
dram[7]:       1211      1087      1208      1090      1179      1067      1208      1088      1184      1079      1178      1064      1210      1094      1184      1074
dram[8]:       1093      1134      1115      1134      1105      1146      1108      1132      1101      1146      1090      1134      1101      1127      1095      1159
dram[9]:       1165      1219      1165      1230      1172      1238      1163      1219      1167      1232      1149      1213      1158      1227      1169      1229
dram[10]:       1170      1197      1176      1208      1183      1227      1182      1202      1179      1226      1170      1200      1182      1205      1174      1222
dram[11]:       1156      1269      1166      1281      1173      1282      1165      1264      1168      1278      1148      1257      1160      1264      1174      1279
maximum mf latency per bank:
dram[0]:       6322      6192      6342      6317      6123      5726      6719      6663      7301      5892      5907      6076      6225      6628      6107      6111
dram[1]:       6446      5481      6916      5618      6416      5202      6428      5733      5661      5716      6194      6137      6662      6248      6152      5380
dram[2]:       4415      5998      4661      6237      4725      5423      4874      6251      5894      5741      4342      5999      5048      6092      4309      6155
dram[3]:       4779      5101      5143      5072      5297      5006      4782      5122      5419      5106      4936      5193      4998      5279      5567      5201
dram[4]:       5890      4855      4930      4999      5397      5834      5146      4894      4957      5351      4957      4890      5298      4836      4981      4837
dram[5]:       4500      4416      4577      4915      4452      4798      4901      4461      4390      4864      4326      4630      4505      4506      4629      5002
dram[6]:       6601      4742      5893      4780      6083      5413      6820      4458      5675      4826      6134      4880      5971      4877      5782      5375
dram[7]:       5880      5730      5770      5499      5345      5369      5979      5634      6013      5968      5336      5440      6115      5538      5442      5065
dram[8]:       4543      5008      4795      4726      4671      5377      4359      4815      5376      5445      4463      5149      4752      4725      4548      5730
dram[9]:       5473      5622      5597      5705      6034      5868      5310      5611      5654      6266      5581      6358      5970      5831      6035      5892
dram[10]:       5310      5536      5359      5433      5543      5812      4729      5209      6502      5456      4991      5233      4933      5085      5086      5716
dram[11]:       5328      6646      5860      6315      6028      6489      5818      6207      6036      6552      5756      6706      5343      6175      5968      6647

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=25969393 n_nop=21436303 n_act=723174 n_pre=723158 n_ref_event=4572360550251980812 n_req=2716225 n_rd=2171677 n_rd_L2_A=0 n_write=0 n_wr_bk=1024111 bw_util=0.4922
n_activity=19446071 dram_eff=0.6574
bk0: 136756a 16687749i bk1: 138082a 16626888i bk2: 137742a 16636521i bk3: 138607a 16682163i bk4: 133964a 16573955i bk5: 135555a 16757162i bk6: 135206a 16702527i bk7: 134774a 16746437i bk8: 133890a 16750759i bk9: 134403a 16722721i bk10: 135616a 16822021i bk11: 134194a 16911353i bk12: 133697a 16736829i bk13: 134622a 16757672i bk14: 137825a 16694786i bk15: 136744a 16678102i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.733764
Row_Buffer_Locality_read = 0.868372
Row_Buffer_Locality_write = 0.196939
Bank_Level_Parallism = 8.247786
Bank_Level_Parallism_Col = 5.928930
Bank_Level_Parallism_Ready = 2.334660
write_to_read_ratio_blp_rw_average = 0.562133
GrpLevelPara = 2.947881 

BW Util details:
bwutil = 0.492239 
total_CMD = 25969393 
util_bw = 12783152 
Wasted_Col = 4710499 
Wasted_Row = 912334 
Idle = 7563408 

BW Util Bottlenecks: 
RCDc_limit = 2012687 
RCDWRc_limit = 2364602 
WTRc_limit = 2919551 
RTWc_limit = 8636784 
CCDLc_limit = 2697711 
rwq = 0 
CCDLc_limit_alone = 1730941 
WTRc_limit_alone = 2748539 
RTWc_limit_alone = 7841026 

Commands details: 
total_CMD = 25969393 
n_nop = 21436303 
Read = 2171677 
Write = 0 
L2_Alloc = 0 
L2_WB = 1024111 
n_act = 723174 
n_pre = 723158 
n_ref = 4572360550251980812 
n_req = 2716225 
total_req = 3195788 

Dual Bus Interface Util: 
issued_total_row = 1446332 
issued_total_col = 3195788 
Row_Bus_Util =  0.055694 
CoL_Bus_Util = 0.123060 
Either_Row_CoL_Bus_Util = 0.174555 
Issued_on_Two_Bus_Simul_Util = 0.004198 
issued_two_Eff = 0.024052 
queue_avg = 31.041008 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=31.041
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=25969393 n_nop=21531131 n_act=716202 n_pre=716186 n_ref_event=0 n_req=2630064 n_rd=2087944 n_rd_L2_A=0 n_write=0 n_wr_bk=1022257 bw_util=0.4791
n_activity=19339017 dram_eff=0.6433
bk0: 132349a 17038684i bk1: 131166a 17078629i bk2: 133557a 16972707i bk3: 132828a 17015186i bk4: 130666a 16961676i bk5: 129277a 17111878i bk6: 129521a 17082356i bk7: 128803a 17095338i bk8: 130026a 17047010i bk9: 129542a 17015380i bk10: 131002a 17112188i bk11: 129615a 17155207i bk12: 130632a 17074106i bk13: 127364a 17036411i bk14: 132060a 17045475i bk15: 129536a 17115103i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.727693
Row_Buffer_Locality_read = 0.866344
Row_Buffer_Locality_write = 0.193686
Bank_Level_Parallism = 8.007555
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 2.288858
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.479056 
total_CMD = 25969393 
util_bw = 12440804 
Wasted_Col = 4851891 
Wasted_Row = 970391 
Idle = 7706307 

BW Util Bottlenecks: 
RCDc_limit = 2042329 
RCDWRc_limit = 2432930 
WTRc_limit = 2899748 
RTWc_limit = 8477698 
CCDLc_limit = 2739800 
rwq = 0 
CCDLc_limit_alone = 1775969 
WTRc_limit_alone = 2729977 
RTWc_limit_alone = 7683638 

Commands details: 
total_CMD = 25969393 
n_nop = 21531131 
Read = 2087944 
Write = 0 
L2_Alloc = 0 
L2_WB = 1022257 
n_act = 716202 
n_pre = 716186 
n_ref = 0 
n_req = 2630064 
total_req = 3110201 

Dual Bus Interface Util: 
issued_total_row = 1432388 
issued_total_col = 3110201 
Row_Bus_Util =  0.055157 
CoL_Bus_Util = 0.119764 
Either_Row_CoL_Bus_Util = 0.170904 
Issued_on_Two_Bus_Simul_Util = 0.004017 
issued_two_Eff = 0.023506 
queue_avg = 29.038290 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=29.0383
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=25969393 n_nop=21458349 n_act=717583 n_pre=717567 n_ref_event=0 n_req=2701209 n_rd=2161208 n_rd_L2_A=0 n_write=0 n_wr_bk=1021184 bw_util=0.4902
n_activity=19485858 dram_eff=0.6533
bk0: 136248a 16909416i bk1: 137844a 16782451i bk2: 136828a 16850836i bk3: 138664a 16825260i bk4: 132740a 16829720i bk5: 134844a 16839867i bk6: 134132a 16912045i bk7: 134656a 16814003i bk8: 133932a 16894639i bk9: 133601a 16813939i bk10: 134762a 16938341i bk11: 133916a 16988815i bk12: 132686a 16886591i bk13: 134096a 16848697i bk14: 135783a 16826578i bk15: 136476a 16763383i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.734353
Row_Buffer_Locality_read = 0.868749
Row_Buffer_Locality_write = 0.196472
Bank_Level_Parallism = 8.113472
Bank_Level_Parallism_Col = 5.817571
Bank_Level_Parallism_Ready = 2.301341
write_to_read_ratio_blp_rw_average = 0.559985
GrpLevelPara = 2.924230 

BW Util details:
bwutil = 0.490176 
total_CMD = 25969393 
util_bw = 12729568 
Wasted_Col = 4762846 
Wasted_Row = 939472 
Idle = 7537507 

BW Util Bottlenecks: 
RCDc_limit = 2023348 
RCDWRc_limit = 2372584 
WTRc_limit = 2898144 
RTWc_limit = 8585681 
CCDLc_limit = 2744391 
rwq = 0 
CCDLc_limit_alone = 1774683 
WTRc_limit_alone = 2728470 
RTWc_limit_alone = 7785647 

Commands details: 
total_CMD = 25969393 
n_nop = 21458349 
Read = 2161208 
Write = 0 
L2_Alloc = 0 
L2_WB = 1021184 
n_act = 717583 
n_pre = 717567 
n_ref = 0 
n_req = 2701209 
total_req = 3182392 

Dual Bus Interface Util: 
issued_total_row = 1435150 
issued_total_col = 3182392 
Row_Bus_Util =  0.055263 
CoL_Bus_Util = 0.122544 
Either_Row_CoL_Bus_Util = 0.173706 
Issued_on_Two_Bus_Simul_Util = 0.004101 
issued_two_Eff = 0.023608 
queue_avg = 30.439064 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=30.4391
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=25969393 n_nop=21534981 n_act=715115 n_pre=715099 n_ref_event=0 n_req=2628679 n_rd=2085621 n_rd_L2_A=0 n_write=0 n_wr_bk=1023240 bw_util=0.4789
n_activity=19323004 dram_eff=0.6436
bk0: 131704a 17057418i bk1: 131324a 16988626i bk2: 132484a 17064793i bk3: 133056a 16986034i bk4: 130532a 17061134i bk5: 129588a 17103179i bk6: 128784a 17124956i bk7: 129680a 17066867i bk8: 129948a 17140153i bk9: 129624a 17094465i bk10: 130284a 17137093i bk11: 129552a 17117075i bk12: 129672a 17039529i bk13: 128153a 17023936i bk14: 130896a 16981868i bk15: 130340a 17005371i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.727963
Row_Buffer_Locality_read = 0.866611
Row_Buffer_Locality_write = 0.195482
Bank_Level_Parallism = 8.014367
Bank_Level_Parallism_Col = 5.702971
Bank_Level_Parallism_Ready = 2.293160
write_to_read_ratio_blp_rw_average = 0.560683
GrpLevelPara = 2.884926 

BW Util details:
bwutil = 0.478850 
total_CMD = 25969393 
util_bw = 12435444 
Wasted_Col = 4831698 
Wasted_Row = 976316 
Idle = 7725935 

BW Util Bottlenecks: 
RCDc_limit = 2035711 
RCDWRc_limit = 2422322 
WTRc_limit = 2878931 
RTWc_limit = 8460970 
CCDLc_limit = 2728390 
rwq = 0 
CCDLc_limit_alone = 1767157 
WTRc_limit_alone = 2711087 
RTWc_limit_alone = 7667581 

Commands details: 
total_CMD = 25969393 
n_nop = 21534981 
Read = 2085621 
Write = 0 
L2_Alloc = 0 
L2_WB = 1023240 
n_act = 715115 
n_pre = 715099 
n_ref = 0 
n_req = 2628679 
total_req = 3108861 

Dual Bus Interface Util: 
issued_total_row = 1430214 
issued_total_col = 3108861 
Row_Bus_Util =  0.055073 
CoL_Bus_Util = 0.119713 
Either_Row_CoL_Bus_Util = 0.170755 
Issued_on_Two_Bus_Simul_Util = 0.004030 
issued_two_Eff = 0.023602 
queue_avg = 29.061733 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=29.0617
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=25969393 n_nop=21447408 n_act=719860 n_pre=719844 n_ref_event=0 n_req=2710030 n_rd=2166189 n_rd_L2_A=0 n_write=0 n_wr_bk=1023669 bw_util=0.4913
n_activity=19454081 dram_eff=0.6559
bk0: 136735a 16788723i bk1: 137425a 16727303i bk2: 137312a 16734111i bk3: 138208a 16774806i bk4: 134153a 16586797i bk5: 134799a 16721816i bk6: 134783a 16753051i bk7: 134769a 16742328i bk8: 133992a 16771550i bk9: 133569a 16757467i bk10: 134998a 16821311i bk11: 134051a 16927184i bk12: 133232a 16731020i bk13: 134559a 16785558i bk14: 137267a 16725078i bk15: 136337a 16720255i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.734378
Row_Buffer_Locality_read = 0.869053
Row_Buffer_Locality_write = 0.197949
Bank_Level_Parallism = 8.217228
Bank_Level_Parallism_Col = 5.918945
Bank_Level_Parallism_Ready = 2.334606
write_to_read_ratio_blp_rw_average = 0.562222
GrpLevelPara = 2.942896 

BW Util details:
bwutil = 0.491326 
total_CMD = 25969393 
util_bw = 12759432 
Wasted_Col = 4721907 
Wasted_Row = 923381 
Idle = 7564673 

BW Util Bottlenecks: 
RCDc_limit = 2005894 
RCDWRc_limit = 2365215 
WTRc_limit = 2908435 
RTWc_limit = 8627750 
CCDLc_limit = 2707603 
rwq = 0 
CCDLc_limit_alone = 1738886 
WTRc_limit_alone = 2737549 
RTWc_limit_alone = 7829919 

Commands details: 
total_CMD = 25969393 
n_nop = 21447408 
Read = 2166189 
Write = 0 
L2_Alloc = 0 
L2_WB = 1023669 
n_act = 719860 
n_pre = 719844 
n_ref = 0 
n_req = 2710030 
total_req = 3189858 

Dual Bus Interface Util: 
issued_total_row = 1439704 
issued_total_col = 3189858 
Row_Bus_Util =  0.055438 
CoL_Bus_Util = 0.122831 
Either_Row_CoL_Bus_Util = 0.174127 
Issued_on_Two_Bus_Simul_Util = 0.004142 
issued_two_Eff = 0.023790 
queue_avg = 30.710119 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=30.7101
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=25969393 n_nop=21532848 n_act=714749 n_pre=714733 n_ref_event=0 n_req=2630268 n_rd=2088996 n_rd_L2_A=0 n_write=0 n_wr_bk=1022192 bw_util=0.4792
n_activity=19378006 dram_eff=0.6422
bk0: 132259a 17080364i bk1: 131276a 17105930i bk2: 132870a 17084178i bk3: 132503a 17050954i bk4: 130433a 17048174i bk5: 129570a 17127656i bk6: 129649a 17073974i bk7: 129072a 17102261i bk8: 130745a 17129970i bk9: 129324a 17028248i bk10: 130956a 17133839i bk11: 129332a 17165731i bk12: 130960a 17058787i bk13: 128270a 17110682i bk14: 131818a 17022375i bk15: 129959a 17065919i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.728266
Row_Buffer_Locality_read = 0.866658
Row_Buffer_Locality_write = 0.194152
Bank_Level_Parallism = 7.967445
Bank_Level_Parallism_Col = 5.686962
Bank_Level_Parallism_Ready = 2.291263
write_to_read_ratio_blp_rw_average = 0.561518
GrpLevelPara = 2.877434 

BW Util details:
bwutil = 0.479208 
total_CMD = 25969393 
util_bw = 12444752 
Wasted_Col = 4870383 
Wasted_Row = 985374 
Idle = 7668884 

BW Util Bottlenecks: 
RCDc_limit = 2048522 
RCDWRc_limit = 2431491 
WTRc_limit = 2869693 
RTWc_limit = 8460495 
CCDLc_limit = 2750588 
rwq = 0 
CCDLc_limit_alone = 1784455 
WTRc_limit_alone = 2702253 
RTWc_limit_alone = 7661802 

Commands details: 
total_CMD = 25969393 
n_nop = 21532848 
Read = 2088996 
Write = 0 
L2_Alloc = 0 
L2_WB = 1022192 
n_act = 714749 
n_pre = 714733 
n_ref = 0 
n_req = 2630268 
total_req = 3111188 

Dual Bus Interface Util: 
issued_total_row = 1429482 
issued_total_col = 3111188 
Row_Bus_Util =  0.055045 
CoL_Bus_Util = 0.119802 
Either_Row_CoL_Bus_Util = 0.170837 
Issued_on_Two_Bus_Simul_Util = 0.004010 
issued_two_Eff = 0.023470 
queue_avg = 28.747440 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=28.7474
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=25969393 n_nop=21461126 n_act=716154 n_pre=716138 n_ref_event=0 n_req=2701022 n_rd=2160678 n_rd_L2_A=0 n_write=0 n_wr_bk=1021358 bw_util=0.4901
n_activity=19489081 dram_eff=0.6531
bk0: 136142a 16819719i bk1: 137388a 16816506i bk2: 137464a 16805600i bk3: 138748a 16797738i bk4: 132876a 16829843i bk5: 134996a 16844682i bk6: 134412a 16860316i bk7: 134548a 16833532i bk8: 133495a 16891548i bk9: 133948a 16840712i bk10: 134716a 16929296i bk11: 133340a 16955473i bk12: 132424a 16822820i bk13: 133660a 16895099i bk14: 136029a 16819135i bk15: 136492a 16850962i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.734864
Row_Buffer_Locality_read = 0.869230
Row_Buffer_Locality_write = 0.197572
Bank_Level_Parallism = 8.120635
Bank_Level_Parallism_Col = 5.839726
Bank_Level_Parallism_Ready = 2.318361
write_to_read_ratio_blp_rw_average = 0.559507
GrpLevelPara = 2.924778 

BW Util details:
bwutil = 0.490121 
total_CMD = 25969393 
util_bw = 12728144 
Wasted_Col = 4758612 
Wasted_Row = 943274 
Idle = 7539363 

BW Util Bottlenecks: 
RCDc_limit = 2010085 
RCDWRc_limit = 2371302 
WTRc_limit = 2930853 
RTWc_limit = 8513105 
CCDLc_limit = 2731917 
rwq = 0 
CCDLc_limit_alone = 1766381 
WTRc_limit_alone = 2757905 
RTWc_limit_alone = 7720517 

Commands details: 
total_CMD = 25969393 
n_nop = 21461126 
Read = 2160678 
Write = 0 
L2_Alloc = 0 
L2_WB = 1021358 
n_act = 716154 
n_pre = 716138 
n_ref = 0 
n_req = 2701022 
total_req = 3182036 

Dual Bus Interface Util: 
issued_total_row = 1432292 
issued_total_col = 3182036 
Row_Bus_Util =  0.055153 
CoL_Bus_Util = 0.122530 
Either_Row_CoL_Bus_Util = 0.173599 
Issued_on_Two_Bus_Simul_Util = 0.004084 
issued_two_Eff = 0.023526 
queue_avg = 30.415253 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=30.4153
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=25969393 n_nop=21533073 n_act=713990 n_pre=713974 n_ref_event=0 n_req=2633338 n_rd=2090106 n_rd_L2_A=0 n_write=0 n_wr_bk=1023354 bw_util=0.4796
n_activity=19328870 dram_eff=0.6443
bk0: 131108a 17019191i bk1: 131596a 16955405i bk2: 132872a 17037257i bk3: 133580a 16913757i bk4: 130236a 16958237i bk5: 129701a 17049254i bk6: 129416a 17060934i bk7: 129760a 17120213i bk8: 129996a 17039078i bk9: 129420a 17001977i bk10: 130520a 17108692i bk11: 130324a 17113975i bk12: 130568a 17003493i bk13: 128665a 16977297i bk14: 131648a 17026648i bk15: 130696a 16958633i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.728871
Row_Buffer_Locality_read = 0.867189
Row_Buffer_Locality_write = 0.196688
Bank_Level_Parallism = 8.047782
Bank_Level_Parallism_Col = 5.745516
Bank_Level_Parallism_Ready = 2.300465
write_to_read_ratio_blp_rw_average = 0.561561
GrpLevelPara = 2.891255 

BW Util details:
bwutil = 0.479558 
total_CMD = 25969393 
util_bw = 12453840 
Wasted_Col = 4822868 
Wasted_Row = 973684 
Idle = 7719001 

BW Util Bottlenecks: 
RCDc_limit = 2024236 
RCDWRc_limit = 2414927 
WTRc_limit = 2901278 
RTWc_limit = 8481243 
CCDLc_limit = 2735981 
rwq = 0 
CCDLc_limit_alone = 1774582 
WTRc_limit_alone = 2729991 
RTWc_limit_alone = 7691131 

Commands details: 
total_CMD = 25969393 
n_nop = 21533073 
Read = 2090106 
Write = 0 
L2_Alloc = 0 
L2_WB = 1023354 
n_act = 713990 
n_pre = 713974 
n_ref = 0 
n_req = 2633338 
total_req = 3113460 

Dual Bus Interface Util: 
issued_total_row = 1427964 
issued_total_col = 3113460 
Row_Bus_Util =  0.054986 
CoL_Bus_Util = 0.119890 
Either_Row_CoL_Bus_Util = 0.170829 
Issued_on_Two_Bus_Simul_Util = 0.004047 
issued_two_Eff = 0.023692 
queue_avg = 29.137180 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=29.1372
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=25969393 n_nop=21448245 n_act=718169 n_pre=718153 n_ref_event=0 n_req=2712685 n_rd=2168933 n_rd_L2_A=0 n_write=0 n_wr_bk=1023540 bw_util=0.4917
n_activity=19464688 dram_eff=0.6561
bk0: 136824a 16749418i bk1: 138031a 16713241i bk2: 137292a 16683234i bk3: 138621a 16711212i bk4: 133991a 16686992i bk5: 135620a 16739303i bk6: 134976a 16735104i bk7: 135137a 16780134i bk8: 133865a 16736647i bk9: 133777a 16793144i bk10: 135003a 16816629i bk11: 134267a 16897790i bk12: 132981a 16762157i bk13: 134700a 16790385i bk14: 136922a 16718803i bk15: 136926a 16755984i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.735261
Row_Buffer_Locality_read = 0.869727
Row_Buffer_Locality_write = 0.198901
Bank_Level_Parallism = 8.211371
Bank_Level_Parallism_Col = 5.921840
Bank_Level_Parallism_Ready = 2.338818
write_to_read_ratio_blp_rw_average = 0.562010
GrpLevelPara = 2.943366 

BW Util details:
bwutil = 0.491729 
total_CMD = 25969393 
util_bw = 12769892 
Wasted_Col = 4720980 
Wasted_Row = 925864 
Idle = 7552657 

BW Util Bottlenecks: 
RCDc_limit = 1999376 
RCDWRc_limit = 2366541 
WTRc_limit = 2897273 
RTWc_limit = 8632670 
CCDLc_limit = 2717433 
rwq = 0 
CCDLc_limit_alone = 1747611 
WTRc_limit_alone = 2728111 
RTWc_limit_alone = 7832010 

Commands details: 
total_CMD = 25969393 
n_nop = 21448245 
Read = 2168933 
Write = 0 
L2_Alloc = 0 
L2_WB = 1023540 
n_act = 718169 
n_pre = 718153 
n_ref = 0 
n_req = 2712685 
total_req = 3192473 

Dual Bus Interface Util: 
issued_total_row = 1436322 
issued_total_col = 3192473 
Row_Bus_Util =  0.055308 
CoL_Bus_Util = 0.122932 
Either_Row_CoL_Bus_Util = 0.174095 
Issued_on_Two_Bus_Simul_Util = 0.004145 
issued_two_Eff = 0.023810 
queue_avg = 30.837873 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=30.8379
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=25969393 n_nop=21530565 n_act=714159 n_pre=714143 n_ref_event=0 n_req=2634428 n_rd=2092373 n_rd_L2_A=0 n_write=0 n_wr_bk=1022953 bw_util=0.4798
n_activity=19380194 dram_eff=0.643
bk0: 132500a 17039204i bk1: 131503a 17050629i bk2: 133249a 16992188i bk3: 133348a 16988173i bk4: 130857a 16986004i bk5: 129572a 17043301i bk6: 129775a 17100876i bk7: 129256a 17088551i bk8: 130370a 17068596i bk9: 129709a 17044697i bk10: 131566a 17122078i bk11: 129724a 17211491i bk12: 130585a 17003952i bk13: 128563a 17049938i bk14: 132184a 17062810i bk15: 129612a 17084090i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.728919
Row_Buffer_Locality_read = 0.867189
Row_Buffer_Locality_write = 0.195187
Bank_Level_Parallism = 7.992542
Bank_Level_Parallism_Col = 5.701391
Bank_Level_Parallism_Ready = 2.289485
write_to_read_ratio_blp_rw_average = 0.560942
GrpLevelPara = 2.883668 

BW Util details:
bwutil = 0.479846 
total_CMD = 25969393 
util_bw = 12461304 
Wasted_Col = 4857492 
Wasted_Row = 982410 
Idle = 7668187 

BW Util Bottlenecks: 
RCDc_limit = 2042496 
RCDWRc_limit = 2425579 
WTRc_limit = 2898801 
RTWc_limit = 8442489 
CCDLc_limit = 2743133 
rwq = 0 
CCDLc_limit_alone = 1779047 
WTRc_limit_alone = 2730103 
RTWc_limit_alone = 7647101 

Commands details: 
total_CMD = 25969393 
n_nop = 21530565 
Read = 2092373 
Write = 0 
L2_Alloc = 0 
L2_WB = 1022953 
n_act = 714159 
n_pre = 714143 
n_ref = 0 
n_req = 2634428 
total_req = 3115326 

Dual Bus Interface Util: 
issued_total_row = 1428302 
issued_total_col = 3115326 
Row_Bus_Util =  0.054999 
CoL_Bus_Util = 0.119961 
Either_Row_CoL_Bus_Util = 0.170925 
Issued_on_Two_Bus_Simul_Util = 0.004036 
issued_two_Eff = 0.023610 
queue_avg = 28.982212 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=28.9822
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=25969393 n_nop=21462329 n_act=714546 n_pre=714530 n_ref_event=0 n_req=2702921 n_rd=2162660 n_rd_L2_A=0 n_write=0 n_wr_bk=1021244 bw_util=0.4904
n_activity=19477529 dram_eff=0.6539
bk0: 136009a 16825241i bk1: 138300a 16773957i bk2: 137802a 16796417i bk3: 138436a 16802551i bk4: 133028a 16844117i bk5: 134900a 16847698i bk6: 133932a 16858166i bk7: 134476a 16841041i bk8: 133717a 16891131i bk9: 133660a 16771368i bk10: 135200a 16900745i bk11: 134108a 16960412i bk12: 133080a 16809678i bk13: 133808a 16938387i bk14: 136056a 16810438i bk15: 136148a 16778926i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.735645
Row_Buffer_Locality_read = 0.869730
Row_Buffer_Locality_write = 0.198904
Bank_Level_Parallism = 8.134782
Bank_Level_Parallism_Col = 5.848271
Bank_Level_Parallism_Ready = 2.319566
write_to_read_ratio_blp_rw_average = 0.560505
GrpLevelPara = 2.925541 

BW Util details:
bwutil = 0.490409 
total_CMD = 25969393 
util_bw = 12735616 
Wasted_Col = 4749869 
Wasted_Row = 933099 
Idle = 7550809 

BW Util Bottlenecks: 
RCDc_limit = 2006912 
RCDWRc_limit = 2366931 
WTRc_limit = 2906391 
RTWc_limit = 8516320 
CCDLc_limit = 2734459 
rwq = 0 
CCDLc_limit_alone = 1768723 
WTRc_limit_alone = 2737325 
RTWc_limit_alone = 7719650 

Commands details: 
total_CMD = 25969393 
n_nop = 21462329 
Read = 2162660 
Write = 0 
L2_Alloc = 0 
L2_WB = 1021244 
n_act = 714546 
n_pre = 714530 
n_ref = 0 
n_req = 2702921 
total_req = 3183904 

Dual Bus Interface Util: 
issued_total_row = 1429076 
issued_total_col = 3183904 
Row_Bus_Util =  0.055029 
CoL_Bus_Util = 0.122602 
Either_Row_CoL_Bus_Util = 0.173553 
Issued_on_Two_Bus_Simul_Util = 0.004078 
issued_two_Eff = 0.023500 
queue_avg = 30.488272 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=30.4883
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=25969393 n_nop=21536428 n_act=713075 n_pre=713059 n_ref_event=0 n_req=2632094 n_rd=2088583 n_rd_L2_A=0 n_write=0 n_wr_bk=1023353 bw_util=0.4793
n_activity=19335022 dram_eff=0.6438
bk0: 131572a 17018189i bk1: 131528a 16937847i bk2: 132104a 17002396i bk3: 133986a 16915297i bk4: 130180a 16969443i bk5: 129473a 17021981i bk6: 128684a 17122977i bk7: 130088a 17034179i bk8: 130092a 17093848i bk9: 129332a 16988018i bk10: 130668a 17119918i bk11: 129853a 17088652i bk12: 129752a 16992988i bk13: 129280a 17002609i bk14: 130860a 17036761i bk15: 131131a 16947387i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.729091
Row_Buffer_Locality_read = 0.867497
Row_Buffer_Locality_write = 0.197227
Bank_Level_Parallism = 8.048085
Bank_Level_Parallism_Col = 5.747020
Bank_Level_Parallism_Ready = 2.309503
write_to_read_ratio_blp_rw_average = 0.561482
GrpLevelPara = 2.891509 

BW Util details:
bwutil = 0.479324 
total_CMD = 25969393 
util_bw = 12447744 
Wasted_Col = 4831211 
Wasted_Row = 977197 
Idle = 7713241 

BW Util Bottlenecks: 
RCDc_limit = 2029550 
RCDWRc_limit = 2417523 
WTRc_limit = 2903511 
RTWc_limit = 8470004 
CCDLc_limit = 2733038 
rwq = 0 
CCDLc_limit_alone = 1769482 
WTRc_limit_alone = 2733574 
RTWc_limit_alone = 7676385 

Commands details: 
total_CMD = 25969393 
n_nop = 21536428 
Read = 2088583 
Write = 0 
L2_Alloc = 0 
L2_WB = 1023353 
n_act = 713075 
n_pre = 713059 
n_ref = 0 
n_req = 2632094 
total_req = 3111936 

Dual Bus Interface Util: 
issued_total_row = 1426134 
issued_total_col = 3111936 
Row_Bus_Util =  0.054916 
CoL_Bus_Util = 0.119831 
Either_Row_CoL_Bus_Util = 0.170700 
Issued_on_Two_Bus_Simul_Util = 0.004047 
issued_two_Eff = 0.023710 
queue_avg = 29.266527 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=29.2665

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1955214, Miss = 1593515, Miss_rate = 0.815, Pending_hits = 6428, Reservation_fails = 42410
L2_cache_bank[1]: Access = 1952720, Miss = 1594455, Miss_rate = 0.817, Pending_hits = 6384, Reservation_fails = 43029
L2_cache_bank[2]: Access = 1948222, Miss = 1557319, Miss_rate = 0.799, Pending_hits = 6352, Reservation_fails = 36612
L2_cache_bank[3]: Access = 1948687, Miss = 1545038, Miss_rate = 0.793, Pending_hits = 6341, Reservation_fails = 30135
L2_cache_bank[4]: Access = 1949186, Miss = 1583619, Miss_rate = 0.812, Pending_hits = 6273, Reservation_fails = 36742
L2_cache_bank[5]: Access = 1949423, Miss = 1590799, Miss_rate = 0.816, Pending_hits = 6407, Reservation_fails = 44545
L2_cache_bank[6]: Access = 1951305, Miss = 1551586, Miss_rate = 0.795, Pending_hits = 6293, Reservation_fails = 20416
L2_cache_bank[7]: Access = 1950607, Miss = 1549350, Miss_rate = 0.794, Pending_hits = 6452, Reservation_fails = 22824
L2_cache_bank[8]: Access = 1955501, Miss = 1591261, Miss_rate = 0.814, Pending_hits = 6346, Reservation_fails = 37372
L2_cache_bank[9]: Access = 1952150, Miss = 1590844, Miss_rate = 0.815, Pending_hits = 6422, Reservation_fails = 43380
L2_cache_bank[10]: Access = 1948055, Miss = 1557026, Miss_rate = 0.799, Pending_hits = 6377, Reservation_fails = 24023
L2_cache_bank[11]: Access = 1949639, Miss = 1546301, Miss_rate = 0.793, Pending_hits = 6283, Reservation_fails = 26573
L2_cache_bank[12]: Access = 1951206, Miss = 1584731, Miss_rate = 0.812, Pending_hits = 6261, Reservation_fails = 25211
L2_cache_bank[13]: Access = 1950614, Miss = 1589308, Miss_rate = 0.815, Pending_hits = 6466, Reservation_fails = 34131
L2_cache_bank[14]: Access = 1954122, Miss = 1553542, Miss_rate = 0.795, Pending_hits = 6330, Reservation_fails = 21757
L2_cache_bank[15]: Access = 1952701, Miss = 1551941, Miss_rate = 0.795, Pending_hits = 6358, Reservation_fails = 24382
L2_cache_bank[16]: Access = 1953259, Miss = 1590447, Miss_rate = 0.814, Pending_hits = 6395, Reservation_fails = 37498
L2_cache_bank[17]: Access = 1952127, Miss = 1594161, Miss_rate = 0.817, Pending_hits = 6396, Reservation_fails = 37910
L2_cache_bank[18]: Access = 1949355, Miss = 1558669, Miss_rate = 0.800, Pending_hits = 6392, Reservation_fails = 27527
L2_cache_bank[19]: Access = 1949996, Miss = 1548769, Miss_rate = 0.794, Pending_hits = 6286, Reservation_fails = 26596
L2_cache_bank[20]: Access = 1951797, Miss = 1585974, Miss_rate = 0.813, Pending_hits = 6307, Reservation_fails = 34551
L2_cache_bank[21]: Access = 1949903, Miss = 1589994, Miss_rate = 0.815, Pending_hits = 6514, Reservation_fails = 47578
L2_cache_bank[22]: Access = 1951084, Miss = 1550731, Miss_rate = 0.795, Pending_hits = 6331, Reservation_fails = 29059
L2_cache_bank[23]: Access = 1951908, Miss = 1553227, Miss_rate = 0.796, Pending_hits = 6386, Reservation_fails = 23746
L2_total_cache_accesses = 46828781
L2_total_cache_misses = 37702607
L2_total_cache_miss_rate = 0.8051
L2_total_cache_pending_hits = 152780
L2_total_cache_reservation_fails = 778007
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 46352
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 14311
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 717299
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2658
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 2154863
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 14311
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 3608917
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 7397
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 5648002
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 775349
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 17004804
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 7397
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 5318125
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 131072
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 6482579
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 5695060
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2932825
	L2_cache_stats_breakdown[TEXTURE_ACC_R][TOTAL_ACCESS] = 26269120
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 17626836
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 18
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 56
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 2584
	L2_cache_stats_fail_breakdown[TEXTURE_ACC_R][MISS_QUEUE_FULL] = 236
	L2_cache_stats_fail_breakdown[TEXTURE_ACC_R][MSHR_ENRTY_FAIL] = 775113
L2_cache_data_port_util = 0.066
L2_cache_fill_port_util = 0.105

icnt_total_pkts_mem_to_simt=46828781
icnt_total_pkts_simt_to_mem=27126941
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 27126941
Req_Network_cycles = 10126631
Req_Network_injected_packets_per_cycle =       2.6788 
Req_Network_conflicts_per_cycle =       1.6423
Req_Network_conflicts_per_cycle_util =       2.0030
Req_Bank_Level_Parallism =       3.2671
Req_Network_in_buffer_full_per_cycle =       0.0007
Req_Network_in_buffer_avg_util =       5.5227
Req_Network_out_buffer_full_per_cycle =       0.0744
Req_Network_out_buffer_avg_util =      32.1448

Reply_Network_injected_packets_num = 46828781
Reply_Network_cycles = 10126631
Reply_Network_injected_packets_per_cycle =        4.6243
Reply_Network_conflicts_per_cycle =        3.6399
Reply_Network_conflicts_per_cycle_util =       4.1373
Reply_Bank_Level_Parallism =       5.2562
Reply_Network_in_buffer_full_per_cycle =       0.0088
Reply_Network_in_buffer_avg_util =      10.7428
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1541
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 19 hrs, 20 min, 9 sec (69609 sec)
gpgpu_simulation_rate = 22909 (inst/sec)
gpgpu_simulation_rate = 145 (cycle/sec)
gpgpu_silicon_slowdown = 9413793x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
done.
Sorting on CPU...done.
Checking result...PASSED.
Total element = 4194304, || elements whose err <= %0.1 = 0 || elements whose 0.1 < err  <= %1 = 0 || elements whose %1 < err <= %5 = 0 || elements whose %5 < err <= %10 = 0 || elements whose %10 < err = 0 || total err Element = 0
GPU iterations: 1
GPGPU-Sim: *** exit detected ***
