// Seed: 563448143
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  input wire id_2;
  input wire id_1;
  supply0 id_4 = id_4;
  assign module_1.type_18 = 0;
  assign id_4 = 1'b0;
  wire id_5;
endmodule
macromodule module_1 (
    input wand id_0,
    output supply0 id_1,
    input wor id_2,
    input wand id_3,
    output tri0 id_4,
    input tri0 id_5,
    output wand id_6
    , id_13,
    output tri1 id_7,
    input wor id_8,
    output tri0 id_9,
    input supply0 id_10,
    output tri id_11
);
  wire id_14;
  module_0 modCall_1 (
      id_13,
      id_13,
      id_13
  );
  wire id_15;
  nor primCall (id_6, id_13, id_5, id_0, id_14, id_3, id_10, id_8, id_2);
endmodule
