
<!--
This XML file (created on Tue Jun 20 15:18:50 2006) contains limited information
from the compilation of logic designs using Quartus II software (BUT NOT THE
LOGIC DESIGN FILES) that will be transmitted to Altera Corporation through
operation of the "TalkBack" feature.  To enable/disable this feature, run
qtb_install.exe located in your quartus/bin folder.  For more information, go
to www.altera.com/products/software/download/dnl-download_license.html
-->
<talkback>
<ver>6.0</ver>
<schema>quartus_version_6.0_build_178.xsd</schema>
<license>
	<host_id>0004615a8257</host_id>
	<nic_id>0004615a8257</nic_id>
	<cdrive_id>6c1257ae</cdrive_id>
</license>
<tool>
	<name>Quartus II</name>
	<version>6.0</version>
	<build>Build 178</build>
	<binary_type>32</binary_type>
	<module>quartus_sim</module>
	<edition>Web Edition</edition>
	<eval>Licensed</eval>
	<compilation_end_time>Tue Jun 20 15:18:51 2006</compilation_end_time>
</tool>
<machine>
	<os>Windows XP</os>
	<cpu>
		<proc_count>1</proc_count>
		<cpu_freq units="MHz">1504</cpu_freq>
	</cpu>
	<ram units="MB">512</ram>
</machine>
<project>C:/altera/FPGA_course/ex12/ex12</project>
<revision>ex12</revision>
<compilation_summary>
	<flow_status>Successful - Tue Jun 20 15:18:50 2006</flow_status>
	<simulator_setting_name>ex12</simulator_setting_name>
	<top_level_entity_name>ex12</top_level_entity_name>
</compilation_summary>
<mep_data>
	<command_line>quartus_sim --read_settings_files=on --write_settings_files=off ex12 -c ex12</command_line>
</mep_data>
<messages>
	<warning>Warning: Can&apos;t find signal in vector source file for input pin &quot;|ex12|DOUT&quot;</warning>
	<warning>Warning: Can&apos;t find signal in vector source file for input pin &quot;|ex12|SWITCH1&quot;</warning>
	<warning>Warning: Can&apos;t find signal in vector source file for input pin &quot;|ex12|SWITCH2&quot;</warning>
	<warning>Warning: Ignored node in vector source file. Can&apos;t find corresponding node name &quot;cordic_core:inst1|reset&quot; in design.</warning>
	<warning>Warning: Compiler packed, optimized or synthesized away node &quot;phase[0]&quot;. Ignored vector source file node.</warning>
	<info>Info: Quartus II Simulator was successful. 0 errors, 40 warnings</info>
	<info>Info: Elapsed time: 00:00:06</info>
	<info>Info: Processing ended: Tue Jun 20 15:18:50 2006</info>
	<info>Info: Vector file ex12.sim.vwf is saved in VWF text format. You can compress it into CVWF format in order to reduce file size. For more details please refer to the Quartus II Help.</info>
	<info>Info: Number of transitions in simulation is 15507</info>
</messages>
<simulator_settings>
	<row>
		<option>Simulation mode</option>
		<setting>Timing</setting>
		<default_value>Timing</default_value>
	</row>
	<row>
		<option>Start time</option>
		<setting units="ns">0</setting>
		<default_value units="ns">0</default_value>
	</row>
	<row>
		<option>Add pins automatically to simulation output waveforms</option>
		<setting>On</setting>
		<default_value>On</default_value>
	</row>
	<row>
		<option>Check outputs</option>
		<setting>Off</setting>
		<default_value>Off</default_value>
	</row>
	<row>
		<option>Report simulation coverage</option>
		<setting>On</setting>
		<default_value>On</default_value>
	</row>
	<row>
		<option>Display complete 1/0 value coverage report</option>
		<setting>On</setting>
		<default_value>On</default_value>
	</row>
	<row>
		<option>Display missing 1-value coverage report</option>
		<setting>On</setting>
		<default_value>On</default_value>
	</row>
	<row>
		<option>Display missing 0-value coverage report</option>
		<setting>On</setting>
		<default_value>On</default_value>
	</row>
	<row>
		<option>Detect setup and hold time violations</option>
		<setting>Off</setting>
		<default_value>Off</default_value>
	</row>
	<row>
		<option>Detect glitches</option>
		<setting>Off</setting>
		<default_value>Off</default_value>
	</row>
	<row>
		<option>Disable timing delays in Timing Simulation</option>
		<setting>Off</setting>
		<default_value>Off</default_value>
	</row>
	<row>
		<option>Generate Signal Activity File</option>
		<setting>Off</setting>
		<default_value>Off</default_value>
	</row>
	<row>
		<option>Group bus channels in simulation results</option>
		<setting>Off</setting>
		<default_value>Off</default_value>
	</row>
	<row>
		<option>Preserve fewer signal transitions to reduce memory requirements</option>
		<setting>On</setting>
		<default_value>On</default_value>
	</row>
	<row>
		<option>Trigger vector comparison with the specified mode</option>
		<setting>INPUT_EDGE</setting>
		<default_value>INPUT_EDGE</default_value>
	</row>
	<row>
		<option>Disable setup and hold time violations detection in input registers of bi-directional pins</option>
		<setting>Off</setting>
		<default_value>Off</default_value>
	</row>
	<row>
		<option>Overwrite Waveform Inputs With Simulation Outputs</option>
		<setting>Off</setting>
	</row>
	<row>
		<option>Glitch Filtering</option>
		<setting>Off</setting>
		<default_value>Off</default_value>
	</row>
</simulator_settings>
<simulator_summary>
	<simulation_start_time>0 ps</simulation_start_time>
	<simulation_end_time>40.0 us</simulation_end_time>
	<simulation_netlist_size>1354 nodes</simulation_netlist_size>
	<simulation_coverage>      7.55 %</simulation_coverage>
	<total_number_of_transitions>15507</total_number_of_transitions>
	<simulation_breakpoints>0</simulation_breakpoints>
	<family>Cyclone</family>
	<device>EP1C12F256C7</device>
</simulator_summary>
</talkback>
