
lesson-1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002b18  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000088  08002ca8  08002ca8  00012ca8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08002d30  08002d30  00012d30  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08002d38  08002d38  00012d38  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  08002d3c  08002d3c  00012d3c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         0000000c  20000000  08002d40  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .ccmram       00000000  10000000  10000000  0002000c  2**0
                  CONTENTS
  8 .bss          00003dbc  2000000c  2000000c  0002000c  2**2
                  ALLOC
  9 ._user_heap_stack 00000600  20003dc8  20003dc8  0002000c  2**0
                  ALLOC
 10 .ARM.attributes 00000030  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 11 .debug_info   000132b4  00000000  00000000  0002003c  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_abbrev 00002c0a  00000000  00000000  000332f0  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_loc    0000819c  00000000  00000000  00035efa  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000c00  00000000  00000000  0003e098  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000f68  00000000  00000000  0003ec98  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_line   00005f7c  00000000  00000000  0003fc00  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_str    00004fa9  00000000  00000000  00045b7c  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .comment      0000007c  00000000  00000000  0004ab25  2**0
                  CONTENTS, READONLY
 19 .debug_frame  00002330  00000000  00000000  0004aba4  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	2000000c 	.word	0x2000000c
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08002c90 	.word	0x08002c90

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000010 	.word	0x20000010
 80001cc:	08002c90 	.word	0x08002c90

080001d0 <__aeabi_uldivmod>:
 80001d0:	b953      	cbnz	r3, 80001e8 <__aeabi_uldivmod+0x18>
 80001d2:	b94a      	cbnz	r2, 80001e8 <__aeabi_uldivmod+0x18>
 80001d4:	2900      	cmp	r1, #0
 80001d6:	bf08      	it	eq
 80001d8:	2800      	cmpeq	r0, #0
 80001da:	bf1c      	itt	ne
 80001dc:	f04f 31ff 	movne.w	r1, #4294967295
 80001e0:	f04f 30ff 	movne.w	r0, #4294967295
 80001e4:	f000 b97a 	b.w	80004dc <__aeabi_idiv0>
 80001e8:	f1ad 0c08 	sub.w	ip, sp, #8
 80001ec:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001f0:	f000 f806 	bl	8000200 <__udivmoddi4>
 80001f4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001f8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001fc:	b004      	add	sp, #16
 80001fe:	4770      	bx	lr

08000200 <__udivmoddi4>:
 8000200:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000204:	468c      	mov	ip, r1
 8000206:	460d      	mov	r5, r1
 8000208:	4604      	mov	r4, r0
 800020a:	9e08      	ldr	r6, [sp, #32]
 800020c:	2b00      	cmp	r3, #0
 800020e:	d151      	bne.n	80002b4 <__udivmoddi4+0xb4>
 8000210:	428a      	cmp	r2, r1
 8000212:	4617      	mov	r7, r2
 8000214:	d96d      	bls.n	80002f2 <__udivmoddi4+0xf2>
 8000216:	fab2 fe82 	clz	lr, r2
 800021a:	f1be 0f00 	cmp.w	lr, #0
 800021e:	d00b      	beq.n	8000238 <__udivmoddi4+0x38>
 8000220:	f1ce 0c20 	rsb	ip, lr, #32
 8000224:	fa01 f50e 	lsl.w	r5, r1, lr
 8000228:	fa20 fc0c 	lsr.w	ip, r0, ip
 800022c:	fa02 f70e 	lsl.w	r7, r2, lr
 8000230:	ea4c 0c05 	orr.w	ip, ip, r5
 8000234:	fa00 f40e 	lsl.w	r4, r0, lr
 8000238:	ea4f 4a17 	mov.w	sl, r7, lsr #16
 800023c:	0c25      	lsrs	r5, r4, #16
 800023e:	fbbc f8fa 	udiv	r8, ip, sl
 8000242:	fa1f f987 	uxth.w	r9, r7
 8000246:	fb0a cc18 	mls	ip, sl, r8, ip
 800024a:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 800024e:	fb08 f309 	mul.w	r3, r8, r9
 8000252:	42ab      	cmp	r3, r5
 8000254:	d90a      	bls.n	800026c <__udivmoddi4+0x6c>
 8000256:	19ed      	adds	r5, r5, r7
 8000258:	f108 32ff 	add.w	r2, r8, #4294967295
 800025c:	f080 8123 	bcs.w	80004a6 <__udivmoddi4+0x2a6>
 8000260:	42ab      	cmp	r3, r5
 8000262:	f240 8120 	bls.w	80004a6 <__udivmoddi4+0x2a6>
 8000266:	f1a8 0802 	sub.w	r8, r8, #2
 800026a:	443d      	add	r5, r7
 800026c:	1aed      	subs	r5, r5, r3
 800026e:	b2a4      	uxth	r4, r4
 8000270:	fbb5 f0fa 	udiv	r0, r5, sl
 8000274:	fb0a 5510 	mls	r5, sl, r0, r5
 8000278:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 800027c:	fb00 f909 	mul.w	r9, r0, r9
 8000280:	45a1      	cmp	r9, r4
 8000282:	d909      	bls.n	8000298 <__udivmoddi4+0x98>
 8000284:	19e4      	adds	r4, r4, r7
 8000286:	f100 33ff 	add.w	r3, r0, #4294967295
 800028a:	f080 810a 	bcs.w	80004a2 <__udivmoddi4+0x2a2>
 800028e:	45a1      	cmp	r9, r4
 8000290:	f240 8107 	bls.w	80004a2 <__udivmoddi4+0x2a2>
 8000294:	3802      	subs	r0, #2
 8000296:	443c      	add	r4, r7
 8000298:	eba4 0409 	sub.w	r4, r4, r9
 800029c:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80002a0:	2100      	movs	r1, #0
 80002a2:	2e00      	cmp	r6, #0
 80002a4:	d061      	beq.n	800036a <__udivmoddi4+0x16a>
 80002a6:	fa24 f40e 	lsr.w	r4, r4, lr
 80002aa:	2300      	movs	r3, #0
 80002ac:	6034      	str	r4, [r6, #0]
 80002ae:	6073      	str	r3, [r6, #4]
 80002b0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002b4:	428b      	cmp	r3, r1
 80002b6:	d907      	bls.n	80002c8 <__udivmoddi4+0xc8>
 80002b8:	2e00      	cmp	r6, #0
 80002ba:	d054      	beq.n	8000366 <__udivmoddi4+0x166>
 80002bc:	2100      	movs	r1, #0
 80002be:	e886 0021 	stmia.w	r6, {r0, r5}
 80002c2:	4608      	mov	r0, r1
 80002c4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002c8:	fab3 f183 	clz	r1, r3
 80002cc:	2900      	cmp	r1, #0
 80002ce:	f040 808e 	bne.w	80003ee <__udivmoddi4+0x1ee>
 80002d2:	42ab      	cmp	r3, r5
 80002d4:	d302      	bcc.n	80002dc <__udivmoddi4+0xdc>
 80002d6:	4282      	cmp	r2, r0
 80002d8:	f200 80fa 	bhi.w	80004d0 <__udivmoddi4+0x2d0>
 80002dc:	1a84      	subs	r4, r0, r2
 80002de:	eb65 0503 	sbc.w	r5, r5, r3
 80002e2:	2001      	movs	r0, #1
 80002e4:	46ac      	mov	ip, r5
 80002e6:	2e00      	cmp	r6, #0
 80002e8:	d03f      	beq.n	800036a <__udivmoddi4+0x16a>
 80002ea:	e886 1010 	stmia.w	r6, {r4, ip}
 80002ee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002f2:	b912      	cbnz	r2, 80002fa <__udivmoddi4+0xfa>
 80002f4:	2701      	movs	r7, #1
 80002f6:	fbb7 f7f2 	udiv	r7, r7, r2
 80002fa:	fab7 fe87 	clz	lr, r7
 80002fe:	f1be 0f00 	cmp.w	lr, #0
 8000302:	d134      	bne.n	800036e <__udivmoddi4+0x16e>
 8000304:	1beb      	subs	r3, r5, r7
 8000306:	0c3a      	lsrs	r2, r7, #16
 8000308:	fa1f fc87 	uxth.w	ip, r7
 800030c:	2101      	movs	r1, #1
 800030e:	fbb3 f8f2 	udiv	r8, r3, r2
 8000312:	0c25      	lsrs	r5, r4, #16
 8000314:	fb02 3318 	mls	r3, r2, r8, r3
 8000318:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 800031c:	fb0c f308 	mul.w	r3, ip, r8
 8000320:	42ab      	cmp	r3, r5
 8000322:	d907      	bls.n	8000334 <__udivmoddi4+0x134>
 8000324:	19ed      	adds	r5, r5, r7
 8000326:	f108 30ff 	add.w	r0, r8, #4294967295
 800032a:	d202      	bcs.n	8000332 <__udivmoddi4+0x132>
 800032c:	42ab      	cmp	r3, r5
 800032e:	f200 80d1 	bhi.w	80004d4 <__udivmoddi4+0x2d4>
 8000332:	4680      	mov	r8, r0
 8000334:	1aed      	subs	r5, r5, r3
 8000336:	b2a3      	uxth	r3, r4
 8000338:	fbb5 f0f2 	udiv	r0, r5, r2
 800033c:	fb02 5510 	mls	r5, r2, r0, r5
 8000340:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
 8000344:	fb0c fc00 	mul.w	ip, ip, r0
 8000348:	45a4      	cmp	ip, r4
 800034a:	d907      	bls.n	800035c <__udivmoddi4+0x15c>
 800034c:	19e4      	adds	r4, r4, r7
 800034e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000352:	d202      	bcs.n	800035a <__udivmoddi4+0x15a>
 8000354:	45a4      	cmp	ip, r4
 8000356:	f200 80b8 	bhi.w	80004ca <__udivmoddi4+0x2ca>
 800035a:	4618      	mov	r0, r3
 800035c:	eba4 040c 	sub.w	r4, r4, ip
 8000360:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000364:	e79d      	b.n	80002a2 <__udivmoddi4+0xa2>
 8000366:	4631      	mov	r1, r6
 8000368:	4630      	mov	r0, r6
 800036a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800036e:	f1ce 0420 	rsb	r4, lr, #32
 8000372:	fa05 f30e 	lsl.w	r3, r5, lr
 8000376:	fa07 f70e 	lsl.w	r7, r7, lr
 800037a:	fa20 f804 	lsr.w	r8, r0, r4
 800037e:	0c3a      	lsrs	r2, r7, #16
 8000380:	fa25 f404 	lsr.w	r4, r5, r4
 8000384:	ea48 0803 	orr.w	r8, r8, r3
 8000388:	fbb4 f1f2 	udiv	r1, r4, r2
 800038c:	ea4f 4518 	mov.w	r5, r8, lsr #16
 8000390:	fb02 4411 	mls	r4, r2, r1, r4
 8000394:	fa1f fc87 	uxth.w	ip, r7
 8000398:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
 800039c:	fb01 f30c 	mul.w	r3, r1, ip
 80003a0:	42ab      	cmp	r3, r5
 80003a2:	fa00 f40e 	lsl.w	r4, r0, lr
 80003a6:	d909      	bls.n	80003bc <__udivmoddi4+0x1bc>
 80003a8:	19ed      	adds	r5, r5, r7
 80003aa:	f101 30ff 	add.w	r0, r1, #4294967295
 80003ae:	f080 808a 	bcs.w	80004c6 <__udivmoddi4+0x2c6>
 80003b2:	42ab      	cmp	r3, r5
 80003b4:	f240 8087 	bls.w	80004c6 <__udivmoddi4+0x2c6>
 80003b8:	3902      	subs	r1, #2
 80003ba:	443d      	add	r5, r7
 80003bc:	1aeb      	subs	r3, r5, r3
 80003be:	fa1f f588 	uxth.w	r5, r8
 80003c2:	fbb3 f0f2 	udiv	r0, r3, r2
 80003c6:	fb02 3310 	mls	r3, r2, r0, r3
 80003ca:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 80003ce:	fb00 f30c 	mul.w	r3, r0, ip
 80003d2:	42ab      	cmp	r3, r5
 80003d4:	d907      	bls.n	80003e6 <__udivmoddi4+0x1e6>
 80003d6:	19ed      	adds	r5, r5, r7
 80003d8:	f100 38ff 	add.w	r8, r0, #4294967295
 80003dc:	d26f      	bcs.n	80004be <__udivmoddi4+0x2be>
 80003de:	42ab      	cmp	r3, r5
 80003e0:	d96d      	bls.n	80004be <__udivmoddi4+0x2be>
 80003e2:	3802      	subs	r0, #2
 80003e4:	443d      	add	r5, r7
 80003e6:	1aeb      	subs	r3, r5, r3
 80003e8:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80003ec:	e78f      	b.n	800030e <__udivmoddi4+0x10e>
 80003ee:	f1c1 0720 	rsb	r7, r1, #32
 80003f2:	fa22 f807 	lsr.w	r8, r2, r7
 80003f6:	408b      	lsls	r3, r1
 80003f8:	fa05 f401 	lsl.w	r4, r5, r1
 80003fc:	ea48 0303 	orr.w	r3, r8, r3
 8000400:	fa20 fe07 	lsr.w	lr, r0, r7
 8000404:	ea4f 4c13 	mov.w	ip, r3, lsr #16
 8000408:	40fd      	lsrs	r5, r7
 800040a:	ea4e 0e04 	orr.w	lr, lr, r4
 800040e:	fbb5 f9fc 	udiv	r9, r5, ip
 8000412:	ea4f 441e 	mov.w	r4, lr, lsr #16
 8000416:	fb0c 5519 	mls	r5, ip, r9, r5
 800041a:	fa1f f883 	uxth.w	r8, r3
 800041e:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
 8000422:	fb09 f408 	mul.w	r4, r9, r8
 8000426:	42ac      	cmp	r4, r5
 8000428:	fa02 f201 	lsl.w	r2, r2, r1
 800042c:	fa00 fa01 	lsl.w	sl, r0, r1
 8000430:	d908      	bls.n	8000444 <__udivmoddi4+0x244>
 8000432:	18ed      	adds	r5, r5, r3
 8000434:	f109 30ff 	add.w	r0, r9, #4294967295
 8000438:	d243      	bcs.n	80004c2 <__udivmoddi4+0x2c2>
 800043a:	42ac      	cmp	r4, r5
 800043c:	d941      	bls.n	80004c2 <__udivmoddi4+0x2c2>
 800043e:	f1a9 0902 	sub.w	r9, r9, #2
 8000442:	441d      	add	r5, r3
 8000444:	1b2d      	subs	r5, r5, r4
 8000446:	fa1f fe8e 	uxth.w	lr, lr
 800044a:	fbb5 f0fc 	udiv	r0, r5, ip
 800044e:	fb0c 5510 	mls	r5, ip, r0, r5
 8000452:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
 8000456:	fb00 f808 	mul.w	r8, r0, r8
 800045a:	45a0      	cmp	r8, r4
 800045c:	d907      	bls.n	800046e <__udivmoddi4+0x26e>
 800045e:	18e4      	adds	r4, r4, r3
 8000460:	f100 35ff 	add.w	r5, r0, #4294967295
 8000464:	d229      	bcs.n	80004ba <__udivmoddi4+0x2ba>
 8000466:	45a0      	cmp	r8, r4
 8000468:	d927      	bls.n	80004ba <__udivmoddi4+0x2ba>
 800046a:	3802      	subs	r0, #2
 800046c:	441c      	add	r4, r3
 800046e:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000472:	eba4 0408 	sub.w	r4, r4, r8
 8000476:	fba0 8902 	umull	r8, r9, r0, r2
 800047a:	454c      	cmp	r4, r9
 800047c:	46c6      	mov	lr, r8
 800047e:	464d      	mov	r5, r9
 8000480:	d315      	bcc.n	80004ae <__udivmoddi4+0x2ae>
 8000482:	d012      	beq.n	80004aa <__udivmoddi4+0x2aa>
 8000484:	b156      	cbz	r6, 800049c <__udivmoddi4+0x29c>
 8000486:	ebba 030e 	subs.w	r3, sl, lr
 800048a:	eb64 0405 	sbc.w	r4, r4, r5
 800048e:	fa04 f707 	lsl.w	r7, r4, r7
 8000492:	40cb      	lsrs	r3, r1
 8000494:	431f      	orrs	r7, r3
 8000496:	40cc      	lsrs	r4, r1
 8000498:	6037      	str	r7, [r6, #0]
 800049a:	6074      	str	r4, [r6, #4]
 800049c:	2100      	movs	r1, #0
 800049e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004a2:	4618      	mov	r0, r3
 80004a4:	e6f8      	b.n	8000298 <__udivmoddi4+0x98>
 80004a6:	4690      	mov	r8, r2
 80004a8:	e6e0      	b.n	800026c <__udivmoddi4+0x6c>
 80004aa:	45c2      	cmp	sl, r8
 80004ac:	d2ea      	bcs.n	8000484 <__udivmoddi4+0x284>
 80004ae:	ebb8 0e02 	subs.w	lr, r8, r2
 80004b2:	eb69 0503 	sbc.w	r5, r9, r3
 80004b6:	3801      	subs	r0, #1
 80004b8:	e7e4      	b.n	8000484 <__udivmoddi4+0x284>
 80004ba:	4628      	mov	r0, r5
 80004bc:	e7d7      	b.n	800046e <__udivmoddi4+0x26e>
 80004be:	4640      	mov	r0, r8
 80004c0:	e791      	b.n	80003e6 <__udivmoddi4+0x1e6>
 80004c2:	4681      	mov	r9, r0
 80004c4:	e7be      	b.n	8000444 <__udivmoddi4+0x244>
 80004c6:	4601      	mov	r1, r0
 80004c8:	e778      	b.n	80003bc <__udivmoddi4+0x1bc>
 80004ca:	3802      	subs	r0, #2
 80004cc:	443c      	add	r4, r7
 80004ce:	e745      	b.n	800035c <__udivmoddi4+0x15c>
 80004d0:	4608      	mov	r0, r1
 80004d2:	e708      	b.n	80002e6 <__udivmoddi4+0xe6>
 80004d4:	f1a8 0802 	sub.w	r8, r8, #2
 80004d8:	443d      	add	r5, r7
 80004da:	e72b      	b.n	8000334 <__udivmoddi4+0x134>

080004dc <__aeabi_idiv0>:
 80004dc:	4770      	bx	lr
 80004de:	bf00      	nop

080004e0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80004e0:	b508      	push	{r3, lr}
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80004e2:	4b0b      	ldr	r3, [pc, #44]	; (8000510 <HAL_Init+0x30>)
 80004e4:	681a      	ldr	r2, [r3, #0]
 80004e6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80004ea:	601a      	str	r2, [r3, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80004ec:	681a      	ldr	r2, [r3, #0]
 80004ee:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80004f2:	601a      	str	r2, [r3, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80004f4:	681a      	ldr	r2, [r3, #0]
 80004f6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80004fa:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80004fc:	2003      	movs	r0, #3
 80004fe:	f000 f81b 	bl	8000538 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000502:	2000      	movs	r0, #0
 8000504:	f002 faf2 	bl	8002aec <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000508:	f002 fac6 	bl	8002a98 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
}
 800050c:	2000      	movs	r0, #0
 800050e:	bd08      	pop	{r3, pc}
 8000510:	40023c00 	.word	0x40023c00

08000514 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8000514:	4a03      	ldr	r2, [pc, #12]	; (8000524 <HAL_IncTick+0x10>)
 8000516:	4b04      	ldr	r3, [pc, #16]	; (8000528 <HAL_IncTick+0x14>)
 8000518:	6811      	ldr	r1, [r2, #0]
 800051a:	781b      	ldrb	r3, [r3, #0]
 800051c:	440b      	add	r3, r1
 800051e:	6013      	str	r3, [r2, #0]
 8000520:	4770      	bx	lr
 8000522:	bf00      	nop
 8000524:	20003d74 	.word	0x20003d74
 8000528:	20000000 	.word	0x20000000

0800052c <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 800052c:	4b01      	ldr	r3, [pc, #4]	; (8000534 <HAL_GetTick+0x8>)
 800052e:	6818      	ldr	r0, [r3, #0]
}
 8000530:	4770      	bx	lr
 8000532:	bf00      	nop
 8000534:	20003d74 	.word	0x20003d74

08000538 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000538:	4a07      	ldr	r2, [pc, #28]	; (8000558 <HAL_NVIC_SetPriorityGrouping+0x20>)
 800053a:	68d3      	ldr	r3, [r2, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800053c:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8000540:	041b      	lsls	r3, r3, #16
 8000542:	0c1b      	lsrs	r3, r3, #16
 8000544:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000548:	0200      	lsls	r0, r0, #8
 800054a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800054e:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
  reg_value  =  (reg_value                                   |
 8000552:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 8000554:	60d3      	str	r3, [r2, #12]
 8000556:	4770      	bx	lr
 8000558:	e000ed00 	.word	0xe000ed00

0800055c <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800055c:	4b17      	ldr	r3, [pc, #92]	; (80005bc <HAL_NVIC_SetPriority+0x60>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	68dc      	ldr	r4, [r3, #12]
 8000562:	f3c4 2402 	ubfx	r4, r4, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000566:	f1c4 0307 	rsb	r3, r4, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800056a:	1d25      	adds	r5, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800056c:	2b04      	cmp	r3, #4
 800056e:	bf28      	it	cs
 8000570:	2304      	movcs	r3, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000572:	2d06      	cmp	r5, #6

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000574:	f04f 0501 	mov.w	r5, #1
 8000578:	fa05 f303 	lsl.w	r3, r5, r3
 800057c:	f103 33ff 	add.w	r3, r3, #4294967295
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000580:	bf8c      	ite	hi
 8000582:	3c03      	subhi	r4, #3
 8000584:	2400      	movls	r4, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000586:	4019      	ands	r1, r3
 8000588:	40a1      	lsls	r1, r4
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800058a:	fa05 f404 	lsl.w	r4, r5, r4
 800058e:	3c01      	subs	r4, #1
 8000590:	4022      	ands	r2, r4
  if ((int32_t)(IRQn) >= 0)
 8000592:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000594:	ea42 0201 	orr.w	r2, r2, r1
 8000598:	ea4f 1202 	mov.w	r2, r2, lsl #4
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800059c:	bfad      	iteet	ge
 800059e:	f100 4060 	addge.w	r0, r0, #3758096384	; 0xe0000000
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80005a2:	f000 000f 	andlt.w	r0, r0, #15
 80005a6:	4b06      	ldrlt	r3, [pc, #24]	; (80005c0 <HAL_NVIC_SetPriority+0x64>)
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80005a8:	f500 4061 	addge.w	r0, r0, #57600	; 0xe100
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80005ac:	bfb5      	itete	lt
 80005ae:	b2d2      	uxtblt	r2, r2
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80005b0:	b2d2      	uxtbge	r2, r2
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80005b2:	541a      	strblt	r2, [r3, r0]
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80005b4:	f880 2300 	strbge.w	r2, [r0, #768]	; 0x300
 80005b8:	bd30      	pop	{r4, r5, pc}
 80005ba:	bf00      	nop
 80005bc:	e000ed00 	.word	0xe000ed00
 80005c0:	e000ed14 	.word	0xe000ed14

080005c4 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 80005c4:	2800      	cmp	r0, #0
 80005c6:	db08      	blt.n	80005da <HAL_NVIC_EnableIRQ+0x16>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80005c8:	0942      	lsrs	r2, r0, #5
 80005ca:	2301      	movs	r3, #1
 80005cc:	f000 001f 	and.w	r0, r0, #31
 80005d0:	fa03 f000 	lsl.w	r0, r3, r0
 80005d4:	4b01      	ldr	r3, [pc, #4]	; (80005dc <HAL_NVIC_EnableIRQ+0x18>)
 80005d6:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 80005da:	4770      	bx	lr
 80005dc:	e000e100 	.word	0xe000e100

080005e0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80005e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80005e4:	b085      	sub	sp, #20
  for(position = 0U; position < GPIO_NUMBER; position++)
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80005e6:	680b      	ldr	r3, [r1, #0]
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80005e8:	f8df 81ac 	ldr.w	r8, [pc, #428]	; 8000798 <HAL_GPIO_Init+0x1b8>
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
        SYSCFG->EXTICR[position >> 2U] = temp;

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80005ec:	4a68      	ldr	r2, [pc, #416]	; (8000790 <HAL_GPIO_Init+0x1b0>)
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80005ee:	f8df 91ac 	ldr.w	r9, [pc, #428]	; 800079c <HAL_GPIO_Init+0x1bc>
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80005f2:	9301      	str	r3, [sp, #4]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80005f4:	2300      	movs	r3, #0
    ioposition = 0x01U << position;
 80005f6:	f04f 0e01 	mov.w	lr, #1
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80005fa:	9c01      	ldr	r4, [sp, #4]
    ioposition = 0x01U << position;
 80005fc:	fa0e fe03 	lsl.w	lr, lr, r3
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000600:	ea0e 0604 	and.w	r6, lr, r4
    if(iocurrent == ioposition)
 8000604:	45b6      	cmp	lr, r6
 8000606:	f040 80ae 	bne.w	8000766 <HAL_GPIO_Init+0x186>
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800060a:	684c      	ldr	r4, [r1, #4]
 800060c:	f024 0710 	bic.w	r7, r4, #16
 8000610:	2f02      	cmp	r7, #2
 8000612:	d116      	bne.n	8000642 <HAL_GPIO_Init+0x62>
        temp = GPIOx->AFR[position >> 3U];
 8000614:	ea4f 0ad3 	mov.w	sl, r3, lsr #3
 8000618:	eb00 0a8a 	add.w	sl, r0, sl, lsl #2
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800061c:	f003 0b07 	and.w	fp, r3, #7
        temp = GPIOx->AFR[position >> 3U];
 8000620:	f8da 5020 	ldr.w	r5, [sl, #32]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8000624:	ea4f 0b8b 	mov.w	fp, fp, lsl #2
 8000628:	f04f 0c0f 	mov.w	ip, #15
 800062c:	fa0c fc0b 	lsl.w	ip, ip, fp
 8000630:	ea25 0c0c 	bic.w	ip, r5, ip
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8000634:	690d      	ldr	r5, [r1, #16]
 8000636:	fa05 f50b 	lsl.w	r5, r5, fp
 800063a:	ea45 050c 	orr.w	r5, r5, ip
        GPIOx->AFR[position >> 3U] = temp;
 800063e:	f8ca 5020 	str.w	r5, [sl, #32]
 8000642:	ea4f 0a43 	mov.w	sl, r3, lsl #1
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8000646:	2503      	movs	r5, #3
      temp = GPIOx->MODER;
 8000648:	f8d0 b000 	ldr.w	fp, [r0]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800064c:	fa05 f50a 	lsl.w	r5, r5, sl
 8000650:	43ed      	mvns	r5, r5
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000652:	f004 0c03 	and.w	ip, r4, #3
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8000656:	ea0b 0b05 	and.w	fp, fp, r5
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800065a:	fa0c fc0a 	lsl.w	ip, ip, sl
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800065e:	3f01      	subs	r7, #1
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000660:	ea4c 0c0b 	orr.w	ip, ip, fp
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000664:	2f01      	cmp	r7, #1
      GPIOx->MODER = temp;
 8000666:	f8c0 c000 	str.w	ip, [r0]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800066a:	d811      	bhi.n	8000690 <HAL_GPIO_Init+0xb0>
        temp = GPIOx->OSPEEDR; 
 800066c:	6887      	ldr	r7, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800066e:	ea07 0b05 	and.w	fp, r7, r5
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000672:	68cf      	ldr	r7, [r1, #12]
 8000674:	fa07 fc0a 	lsl.w	ip, r7, sl
 8000678:	ea4c 070b 	orr.w	r7, ip, fp
        GPIOx->OSPEEDR = temp;
 800067c:	6087      	str	r7, [r0, #8]
        temp = GPIOx->OTYPER;
 800067e:	6847      	ldr	r7, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000680:	ea27 0e0e 	bic.w	lr, r7, lr
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8000684:	f3c4 1700 	ubfx	r7, r4, #4, #1
 8000688:	409f      	lsls	r7, r3
 800068a:	ea47 070e 	orr.w	r7, r7, lr
        GPIOx->OTYPER = temp;
 800068e:	6047      	str	r7, [r0, #4]
      temp = GPIOx->PUPDR;
 8000690:	68c7      	ldr	r7, [r0, #12]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8000692:	403d      	ands	r5, r7
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000694:	688f      	ldr	r7, [r1, #8]
 8000696:	fa07 f70a 	lsl.w	r7, r7, sl
 800069a:	433d      	orrs	r5, r7
      GPIOx->PUPDR = temp;
 800069c:	60c5      	str	r5, [r0, #12]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800069e:	00e5      	lsls	r5, r4, #3
 80006a0:	d561      	bpl.n	8000766 <HAL_GPIO_Init+0x186>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80006a2:	f04f 0b00 	mov.w	fp, #0
 80006a6:	f8cd b00c 	str.w	fp, [sp, #12]
 80006aa:	f8d8 7044 	ldr.w	r7, [r8, #68]	; 0x44
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80006ae:	4d39      	ldr	r5, [pc, #228]	; (8000794 <HAL_GPIO_Init+0x1b4>)
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80006b0:	f447 4780 	orr.w	r7, r7, #16384	; 0x4000
 80006b4:	f8c8 7044 	str.w	r7, [r8, #68]	; 0x44
 80006b8:	f8d8 7044 	ldr.w	r7, [r8, #68]	; 0x44
 80006bc:	f407 4780 	and.w	r7, r7, #16384	; 0x4000
 80006c0:	9703      	str	r7, [sp, #12]
 80006c2:	9f03      	ldr	r7, [sp, #12]
 80006c4:	f023 0703 	bic.w	r7, r3, #3
 80006c8:	f107 4780 	add.w	r7, r7, #1073741824	; 0x40000000
 80006cc:	f507 379c 	add.w	r7, r7, #79872	; 0x13800
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80006d0:	f003 0c03 	and.w	ip, r3, #3
        temp = SYSCFG->EXTICR[position >> 2U];
 80006d4:	f8d7 a008 	ldr.w	sl, [r7, #8]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80006d8:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
 80006dc:	f04f 0e0f 	mov.w	lr, #15
 80006e0:	fa0e fe0c 	lsl.w	lr, lr, ip
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80006e4:	42a8      	cmp	r0, r5
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80006e6:	ea2a 0e0e 	bic.w	lr, sl, lr
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80006ea:	d043      	beq.n	8000774 <HAL_GPIO_Init+0x194>
 80006ec:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80006f0:	42a8      	cmp	r0, r5
 80006f2:	d041      	beq.n	8000778 <HAL_GPIO_Init+0x198>
 80006f4:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80006f8:	42a8      	cmp	r0, r5
 80006fa:	d03f      	beq.n	800077c <HAL_GPIO_Init+0x19c>
 80006fc:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8000700:	42a8      	cmp	r0, r5
 8000702:	d03d      	beq.n	8000780 <HAL_GPIO_Init+0x1a0>
 8000704:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8000708:	42a8      	cmp	r0, r5
 800070a:	d03b      	beq.n	8000784 <HAL_GPIO_Init+0x1a4>
 800070c:	4548      	cmp	r0, r9
 800070e:	d03b      	beq.n	8000788 <HAL_GPIO_Init+0x1a8>
 8000710:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 8000714:	42a8      	cmp	r0, r5
 8000716:	d039      	beq.n	800078c <HAL_GPIO_Init+0x1ac>
 8000718:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800071c:	42a8      	cmp	r0, r5
 800071e:	bf14      	ite	ne
 8000720:	2508      	movne	r5, #8
 8000722:	2507      	moveq	r5, #7
 8000724:	fa05 f50c 	lsl.w	r5, r5, ip
 8000728:	ea45 050e 	orr.w	r5, r5, lr
        SYSCFG->EXTICR[position >> 2U] = temp;
 800072c:	60bd      	str	r5, [r7, #8]
        temp = EXTI->IMR;
 800072e:	6815      	ldr	r5, [r2, #0]
        temp &= ~((uint32_t)iocurrent);
 8000730:	43f7      	mvns	r7, r6
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000732:	f414 3f80 	tst.w	r4, #65536	; 0x10000
        temp &= ~((uint32_t)iocurrent);
 8000736:	bf0c      	ite	eq
 8000738:	403d      	andeq	r5, r7
        {
          temp |= iocurrent;
 800073a:	4335      	orrne	r5, r6
        }
        EXTI->IMR = temp;
 800073c:	6015      	str	r5, [r2, #0]

        temp = EXTI->EMR;
 800073e:	6855      	ldr	r5, [r2, #4]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000740:	f414 3f00 	tst.w	r4, #131072	; 0x20000
        temp &= ~((uint32_t)iocurrent);
 8000744:	bf0c      	ite	eq
 8000746:	403d      	andeq	r5, r7
        {
          temp |= iocurrent;
 8000748:	4335      	orrne	r5, r6
        }
        EXTI->EMR = temp;
 800074a:	6055      	str	r5, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800074c:	6895      	ldr	r5, [r2, #8]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800074e:	f414 1f80 	tst.w	r4, #1048576	; 0x100000
        temp &= ~((uint32_t)iocurrent);
 8000752:	bf0c      	ite	eq
 8000754:	403d      	andeq	r5, r7
        {
          temp |= iocurrent;
 8000756:	4335      	orrne	r5, r6
        }
        EXTI->RTSR = temp;
 8000758:	6095      	str	r5, [r2, #8]

        temp = EXTI->FTSR;
 800075a:	68d5      	ldr	r5, [r2, #12]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800075c:	02a4      	lsls	r4, r4, #10
        temp &= ~((uint32_t)iocurrent);
 800075e:	bf54      	ite	pl
 8000760:	403d      	andpl	r5, r7
        {
          temp |= iocurrent;
 8000762:	4335      	orrmi	r5, r6
        }
        EXTI->FTSR = temp;
 8000764:	60d5      	str	r5, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000766:	3301      	adds	r3, #1
 8000768:	2b10      	cmp	r3, #16
 800076a:	f47f af44 	bne.w	80005f6 <HAL_GPIO_Init+0x16>
      }
    }
  }
}
 800076e:	b005      	add	sp, #20
 8000770:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000774:	465d      	mov	r5, fp
 8000776:	e7d5      	b.n	8000724 <HAL_GPIO_Init+0x144>
 8000778:	2501      	movs	r5, #1
 800077a:	e7d3      	b.n	8000724 <HAL_GPIO_Init+0x144>
 800077c:	2502      	movs	r5, #2
 800077e:	e7d1      	b.n	8000724 <HAL_GPIO_Init+0x144>
 8000780:	2503      	movs	r5, #3
 8000782:	e7cf      	b.n	8000724 <HAL_GPIO_Init+0x144>
 8000784:	2504      	movs	r5, #4
 8000786:	e7cd      	b.n	8000724 <HAL_GPIO_Init+0x144>
 8000788:	2505      	movs	r5, #5
 800078a:	e7cb      	b.n	8000724 <HAL_GPIO_Init+0x144>
 800078c:	2506      	movs	r5, #6
 800078e:	e7c9      	b.n	8000724 <HAL_GPIO_Init+0x144>
 8000790:	40013c00 	.word	0x40013c00
 8000794:	40020000 	.word	0x40020000
 8000798:	40023800 	.word	0x40023800
 800079c:	40021400 	.word	0x40021400

080007a0 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80007a0:	b10a      	cbz	r2, 80007a6 <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80007a2:	6181      	str	r1, [r0, #24]
 80007a4:	4770      	bx	lr
 80007a6:	0409      	lsls	r1, r1, #16
 80007a8:	e7fb      	b.n	80007a2 <HAL_GPIO_WritePin+0x2>

080007aa <HAL_GPIO_TogglePin>:
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) == GPIO_Pin)
 80007aa:	6943      	ldr	r3, [r0, #20]
 80007ac:	ea31 0303 	bics.w	r3, r1, r3
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 80007b0:	bf08      	it	eq
 80007b2:	0409      	lsleq	r1, r1, #16
  }
  else
  {
    GPIOx->BSRR = GPIO_Pin;
 80007b4:	6181      	str	r1, [r0, #24]
 80007b6:	4770      	bx	lr

080007b8 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80007b8:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80007bc:	4604      	mov	r4, r0
 80007be:	b918      	cbnz	r0, 80007c8 <HAL_RCC_OscConfig+0x10>
  {
    return HAL_ERROR;
 80007c0:	2001      	movs	r0, #1
    {
      return HAL_ERROR;
    }
  }
  return HAL_OK;
}
 80007c2:	b002      	add	sp, #8
 80007c4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80007c8:	6803      	ldr	r3, [r0, #0]
 80007ca:	07dd      	lsls	r5, r3, #31
 80007cc:	d410      	bmi.n	80007f0 <HAL_RCC_OscConfig+0x38>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80007ce:	6823      	ldr	r3, [r4, #0]
 80007d0:	0798      	lsls	r0, r3, #30
 80007d2:	d458      	bmi.n	8000886 <HAL_RCC_OscConfig+0xce>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80007d4:	6823      	ldr	r3, [r4, #0]
 80007d6:	071a      	lsls	r2, r3, #28
 80007d8:	f100 809a 	bmi.w	8000910 <HAL_RCC_OscConfig+0x158>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80007dc:	6823      	ldr	r3, [r4, #0]
 80007de:	075b      	lsls	r3, r3, #29
 80007e0:	f100 80b8 	bmi.w	8000954 <HAL_RCC_OscConfig+0x19c>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80007e4:	69a2      	ldr	r2, [r4, #24]
 80007e6:	2a00      	cmp	r2, #0
 80007e8:	f040 8119 	bne.w	8000a1e <HAL_RCC_OscConfig+0x266>
  return HAL_OK;
 80007ec:	2000      	movs	r0, #0
 80007ee:	e7e8      	b.n	80007c2 <HAL_RCC_OscConfig+0xa>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80007f0:	4ba6      	ldr	r3, [pc, #664]	; (8000a8c <HAL_RCC_OscConfig+0x2d4>)
 80007f2:	689a      	ldr	r2, [r3, #8]
 80007f4:	f002 020c 	and.w	r2, r2, #12
 80007f8:	2a04      	cmp	r2, #4
 80007fa:	d007      	beq.n	800080c <HAL_RCC_OscConfig+0x54>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80007fc:	689a      	ldr	r2, [r3, #8]
 80007fe:	f002 020c 	and.w	r2, r2, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8000802:	2a08      	cmp	r2, #8
 8000804:	d10a      	bne.n	800081c <HAL_RCC_OscConfig+0x64>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8000806:	685b      	ldr	r3, [r3, #4]
 8000808:	0259      	lsls	r1, r3, #9
 800080a:	d507      	bpl.n	800081c <HAL_RCC_OscConfig+0x64>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800080c:	4b9f      	ldr	r3, [pc, #636]	; (8000a8c <HAL_RCC_OscConfig+0x2d4>)
 800080e:	681b      	ldr	r3, [r3, #0]
 8000810:	039a      	lsls	r2, r3, #14
 8000812:	d5dc      	bpl.n	80007ce <HAL_RCC_OscConfig+0x16>
 8000814:	6863      	ldr	r3, [r4, #4]
 8000816:	2b00      	cmp	r3, #0
 8000818:	d1d9      	bne.n	80007ce <HAL_RCC_OscConfig+0x16>
 800081a:	e7d1      	b.n	80007c0 <HAL_RCC_OscConfig+0x8>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800081c:	6863      	ldr	r3, [r4, #4]
 800081e:	4d9b      	ldr	r5, [pc, #620]	; (8000a8c <HAL_RCC_OscConfig+0x2d4>)
 8000820:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000824:	d111      	bne.n	800084a <HAL_RCC_OscConfig+0x92>
 8000826:	682b      	ldr	r3, [r5, #0]
 8000828:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800082c:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 800082e:	f7ff fe7d 	bl	800052c <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000832:	4d96      	ldr	r5, [pc, #600]	; (8000a8c <HAL_RCC_OscConfig+0x2d4>)
        tickstart = HAL_GetTick();
 8000834:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000836:	682b      	ldr	r3, [r5, #0]
 8000838:	039b      	lsls	r3, r3, #14
 800083a:	d4c8      	bmi.n	80007ce <HAL_RCC_OscConfig+0x16>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800083c:	f7ff fe76 	bl	800052c <HAL_GetTick>
 8000840:	1b80      	subs	r0, r0, r6
 8000842:	2864      	cmp	r0, #100	; 0x64
 8000844:	d9f7      	bls.n	8000836 <HAL_RCC_OscConfig+0x7e>
            return HAL_TIMEOUT;
 8000846:	2003      	movs	r0, #3
 8000848:	e7bb      	b.n	80007c2 <HAL_RCC_OscConfig+0xa>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800084a:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800084e:	d104      	bne.n	800085a <HAL_RCC_OscConfig+0xa2>
 8000850:	682b      	ldr	r3, [r5, #0]
 8000852:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000856:	602b      	str	r3, [r5, #0]
 8000858:	e7e5      	b.n	8000826 <HAL_RCC_OscConfig+0x6e>
 800085a:	682a      	ldr	r2, [r5, #0]
 800085c:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8000860:	602a      	str	r2, [r5, #0]
 8000862:	682a      	ldr	r2, [r5, #0]
 8000864:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8000868:	602a      	str	r2, [r5, #0]
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800086a:	2b00      	cmp	r3, #0
 800086c:	d1df      	bne.n	800082e <HAL_RCC_OscConfig+0x76>
        tickstart = HAL_GetTick();
 800086e:	f7ff fe5d 	bl	800052c <HAL_GetTick>
 8000872:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000874:	682b      	ldr	r3, [r5, #0]
 8000876:	039f      	lsls	r7, r3, #14
 8000878:	d5a9      	bpl.n	80007ce <HAL_RCC_OscConfig+0x16>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800087a:	f7ff fe57 	bl	800052c <HAL_GetTick>
 800087e:	1b80      	subs	r0, r0, r6
 8000880:	2864      	cmp	r0, #100	; 0x64
 8000882:	d9f7      	bls.n	8000874 <HAL_RCC_OscConfig+0xbc>
 8000884:	e7df      	b.n	8000846 <HAL_RCC_OscConfig+0x8e>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8000886:	4b81      	ldr	r3, [pc, #516]	; (8000a8c <HAL_RCC_OscConfig+0x2d4>)
 8000888:	689a      	ldr	r2, [r3, #8]
 800088a:	f012 0f0c 	tst.w	r2, #12
 800088e:	d007      	beq.n	80008a0 <HAL_RCC_OscConfig+0xe8>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8000890:	689a      	ldr	r2, [r3, #8]
 8000892:	f002 020c 	and.w	r2, r2, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8000896:	2a08      	cmp	r2, #8
 8000898:	d111      	bne.n	80008be <HAL_RCC_OscConfig+0x106>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800089a:	685b      	ldr	r3, [r3, #4]
 800089c:	025e      	lsls	r6, r3, #9
 800089e:	d40e      	bmi.n	80008be <HAL_RCC_OscConfig+0x106>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80008a0:	4b7a      	ldr	r3, [pc, #488]	; (8000a8c <HAL_RCC_OscConfig+0x2d4>)
 80008a2:	681a      	ldr	r2, [r3, #0]
 80008a4:	0795      	lsls	r5, r2, #30
 80008a6:	d502      	bpl.n	80008ae <HAL_RCC_OscConfig+0xf6>
 80008a8:	68e2      	ldr	r2, [r4, #12]
 80008aa:	2a01      	cmp	r2, #1
 80008ac:	d188      	bne.n	80007c0 <HAL_RCC_OscConfig+0x8>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80008ae:	681a      	ldr	r2, [r3, #0]
 80008b0:	6921      	ldr	r1, [r4, #16]
 80008b2:	f022 02f8 	bic.w	r2, r2, #248	; 0xf8
 80008b6:	ea42 02c1 	orr.w	r2, r2, r1, lsl #3
 80008ba:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80008bc:	e78a      	b.n	80007d4 <HAL_RCC_OscConfig+0x1c>
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80008be:	68e2      	ldr	r2, [r4, #12]
 80008c0:	4b73      	ldr	r3, [pc, #460]	; (8000a90 <HAL_RCC_OscConfig+0x2d8>)
 80008c2:	b1b2      	cbz	r2, 80008f2 <HAL_RCC_OscConfig+0x13a>
        __HAL_RCC_HSI_ENABLE();
 80008c4:	2201      	movs	r2, #1
 80008c6:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 80008c8:	f7ff fe30 	bl	800052c <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80008cc:	4d6f      	ldr	r5, [pc, #444]	; (8000a8c <HAL_RCC_OscConfig+0x2d4>)
        tickstart = HAL_GetTick();
 80008ce:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80008d0:	682b      	ldr	r3, [r5, #0]
 80008d2:	0798      	lsls	r0, r3, #30
 80008d4:	d507      	bpl.n	80008e6 <HAL_RCC_OscConfig+0x12e>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80008d6:	682b      	ldr	r3, [r5, #0]
 80008d8:	6922      	ldr	r2, [r4, #16]
 80008da:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 80008de:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 80008e2:	602b      	str	r3, [r5, #0]
 80008e4:	e776      	b.n	80007d4 <HAL_RCC_OscConfig+0x1c>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80008e6:	f7ff fe21 	bl	800052c <HAL_GetTick>
 80008ea:	1b80      	subs	r0, r0, r6
 80008ec:	2802      	cmp	r0, #2
 80008ee:	d9ef      	bls.n	80008d0 <HAL_RCC_OscConfig+0x118>
 80008f0:	e7a9      	b.n	8000846 <HAL_RCC_OscConfig+0x8e>
        __HAL_RCC_HSI_DISABLE();
 80008f2:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 80008f4:	f7ff fe1a 	bl	800052c <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80008f8:	4d64      	ldr	r5, [pc, #400]	; (8000a8c <HAL_RCC_OscConfig+0x2d4>)
        tickstart = HAL_GetTick();
 80008fa:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80008fc:	682b      	ldr	r3, [r5, #0]
 80008fe:	0799      	lsls	r1, r3, #30
 8000900:	f57f af68 	bpl.w	80007d4 <HAL_RCC_OscConfig+0x1c>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000904:	f7ff fe12 	bl	800052c <HAL_GetTick>
 8000908:	1b80      	subs	r0, r0, r6
 800090a:	2802      	cmp	r0, #2
 800090c:	d9f6      	bls.n	80008fc <HAL_RCC_OscConfig+0x144>
 800090e:	e79a      	b.n	8000846 <HAL_RCC_OscConfig+0x8e>
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8000910:	6962      	ldr	r2, [r4, #20]
 8000912:	4b60      	ldr	r3, [pc, #384]	; (8000a94 <HAL_RCC_OscConfig+0x2dc>)
 8000914:	b17a      	cbz	r2, 8000936 <HAL_RCC_OscConfig+0x17e>
      __HAL_RCC_LSI_ENABLE();
 8000916:	2201      	movs	r2, #1
 8000918:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 800091a:	f7ff fe07 	bl	800052c <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800091e:	4d5b      	ldr	r5, [pc, #364]	; (8000a8c <HAL_RCC_OscConfig+0x2d4>)
      tickstart = HAL_GetTick();
 8000920:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000922:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 8000924:	079f      	lsls	r7, r3, #30
 8000926:	f53f af59 	bmi.w	80007dc <HAL_RCC_OscConfig+0x24>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800092a:	f7ff fdff 	bl	800052c <HAL_GetTick>
 800092e:	1b80      	subs	r0, r0, r6
 8000930:	2802      	cmp	r0, #2
 8000932:	d9f6      	bls.n	8000922 <HAL_RCC_OscConfig+0x16a>
 8000934:	e787      	b.n	8000846 <HAL_RCC_OscConfig+0x8e>
      __HAL_RCC_LSI_DISABLE();
 8000936:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8000938:	f7ff fdf8 	bl	800052c <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800093c:	4d53      	ldr	r5, [pc, #332]	; (8000a8c <HAL_RCC_OscConfig+0x2d4>)
      tickstart = HAL_GetTick();
 800093e:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000940:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 8000942:	0798      	lsls	r0, r3, #30
 8000944:	f57f af4a 	bpl.w	80007dc <HAL_RCC_OscConfig+0x24>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000948:	f7ff fdf0 	bl	800052c <HAL_GetTick>
 800094c:	1b80      	subs	r0, r0, r6
 800094e:	2802      	cmp	r0, #2
 8000950:	d9f6      	bls.n	8000940 <HAL_RCC_OscConfig+0x188>
 8000952:	e778      	b.n	8000846 <HAL_RCC_OscConfig+0x8e>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000954:	4b4d      	ldr	r3, [pc, #308]	; (8000a8c <HAL_RCC_OscConfig+0x2d4>)
 8000956:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000958:	f012 5280 	ands.w	r2, r2, #268435456	; 0x10000000
 800095c:	d128      	bne.n	80009b0 <HAL_RCC_OscConfig+0x1f8>
      __HAL_RCC_PWR_CLK_ENABLE();
 800095e:	9201      	str	r2, [sp, #4]
 8000960:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000962:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8000966:	641a      	str	r2, [r3, #64]	; 0x40
 8000968:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800096a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800096e:	9301      	str	r3, [sp, #4]
 8000970:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8000972:	2601      	movs	r6, #1
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000974:	4d48      	ldr	r5, [pc, #288]	; (8000a98 <HAL_RCC_OscConfig+0x2e0>)
 8000976:	682b      	ldr	r3, [r5, #0]
 8000978:	05d9      	lsls	r1, r3, #23
 800097a:	d51b      	bpl.n	80009b4 <HAL_RCC_OscConfig+0x1fc>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800097c:	68a3      	ldr	r3, [r4, #8]
 800097e:	4d43      	ldr	r5, [pc, #268]	; (8000a8c <HAL_RCC_OscConfig+0x2d4>)
 8000980:	2b01      	cmp	r3, #1
 8000982:	d127      	bne.n	80009d4 <HAL_RCC_OscConfig+0x21c>
 8000984:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8000986:	f043 0301 	orr.w	r3, r3, #1
 800098a:	672b      	str	r3, [r5, #112]	; 0x70
      tickstart = HAL_GetTick();
 800098c:	f7ff fdce 	bl	800052c <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000990:	4d3e      	ldr	r5, [pc, #248]	; (8000a8c <HAL_RCC_OscConfig+0x2d4>)
      tickstart = HAL_GetTick();
 8000992:	4607      	mov	r7, r0
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000994:	f241 3888 	movw	r8, #5000	; 0x1388
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000998:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 800099a:	079b      	lsls	r3, r3, #30
 800099c:	d539      	bpl.n	8000a12 <HAL_RCC_OscConfig+0x25a>
    if(pwrclkchanged == SET)
 800099e:	2e00      	cmp	r6, #0
 80009a0:	f43f af20 	beq.w	80007e4 <HAL_RCC_OscConfig+0x2c>
      __HAL_RCC_PWR_CLK_DISABLE();
 80009a4:	4a39      	ldr	r2, [pc, #228]	; (8000a8c <HAL_RCC_OscConfig+0x2d4>)
 80009a6:	6c13      	ldr	r3, [r2, #64]	; 0x40
 80009a8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80009ac:	6413      	str	r3, [r2, #64]	; 0x40
 80009ae:	e719      	b.n	80007e4 <HAL_RCC_OscConfig+0x2c>
    FlagStatus       pwrclkchanged = RESET;
 80009b0:	2600      	movs	r6, #0
 80009b2:	e7df      	b.n	8000974 <HAL_RCC_OscConfig+0x1bc>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80009b4:	682b      	ldr	r3, [r5, #0]
 80009b6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80009ba:	602b      	str	r3, [r5, #0]
      tickstart = HAL_GetTick();
 80009bc:	f7ff fdb6 	bl	800052c <HAL_GetTick>
 80009c0:	4607      	mov	r7, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80009c2:	682b      	ldr	r3, [r5, #0]
 80009c4:	05da      	lsls	r2, r3, #23
 80009c6:	d4d9      	bmi.n	800097c <HAL_RCC_OscConfig+0x1c4>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80009c8:	f7ff fdb0 	bl	800052c <HAL_GetTick>
 80009cc:	1bc0      	subs	r0, r0, r7
 80009ce:	2802      	cmp	r0, #2
 80009d0:	d9f7      	bls.n	80009c2 <HAL_RCC_OscConfig+0x20a>
 80009d2:	e738      	b.n	8000846 <HAL_RCC_OscConfig+0x8e>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80009d4:	2b05      	cmp	r3, #5
 80009d6:	d104      	bne.n	80009e2 <HAL_RCC_OscConfig+0x22a>
 80009d8:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 80009da:	f043 0304 	orr.w	r3, r3, #4
 80009de:	672b      	str	r3, [r5, #112]	; 0x70
 80009e0:	e7d0      	b.n	8000984 <HAL_RCC_OscConfig+0x1cc>
 80009e2:	6f2a      	ldr	r2, [r5, #112]	; 0x70
 80009e4:	f022 0201 	bic.w	r2, r2, #1
 80009e8:	672a      	str	r2, [r5, #112]	; 0x70
 80009ea:	6f2a      	ldr	r2, [r5, #112]	; 0x70
 80009ec:	f022 0204 	bic.w	r2, r2, #4
 80009f0:	672a      	str	r2, [r5, #112]	; 0x70
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80009f2:	2b00      	cmp	r3, #0
 80009f4:	d1ca      	bne.n	800098c <HAL_RCC_OscConfig+0x1d4>
      tickstart = HAL_GetTick();
 80009f6:	f7ff fd99 	bl	800052c <HAL_GetTick>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80009fa:	f241 3888 	movw	r8, #5000	; 0x1388
      tickstart = HAL_GetTick();
 80009fe:	4607      	mov	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000a00:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8000a02:	0798      	lsls	r0, r3, #30
 8000a04:	d5cb      	bpl.n	800099e <HAL_RCC_OscConfig+0x1e6>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000a06:	f7ff fd91 	bl	800052c <HAL_GetTick>
 8000a0a:	1bc0      	subs	r0, r0, r7
 8000a0c:	4540      	cmp	r0, r8
 8000a0e:	d9f7      	bls.n	8000a00 <HAL_RCC_OscConfig+0x248>
 8000a10:	e719      	b.n	8000846 <HAL_RCC_OscConfig+0x8e>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000a12:	f7ff fd8b 	bl	800052c <HAL_GetTick>
 8000a16:	1bc0      	subs	r0, r0, r7
 8000a18:	4540      	cmp	r0, r8
 8000a1a:	d9bd      	bls.n	8000998 <HAL_RCC_OscConfig+0x1e0>
 8000a1c:	e713      	b.n	8000846 <HAL_RCC_OscConfig+0x8e>
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8000a1e:	4d1b      	ldr	r5, [pc, #108]	; (8000a8c <HAL_RCC_OscConfig+0x2d4>)
 8000a20:	68ab      	ldr	r3, [r5, #8]
 8000a22:	f003 030c 	and.w	r3, r3, #12
 8000a26:	2b08      	cmp	r3, #8
 8000a28:	f43f aeca 	beq.w	80007c0 <HAL_RCC_OscConfig+0x8>
 8000a2c:	4e1b      	ldr	r6, [pc, #108]	; (8000a9c <HAL_RCC_OscConfig+0x2e4>)
 8000a2e:	2300      	movs	r3, #0
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8000a30:	2a02      	cmp	r2, #2
        __HAL_RCC_PLL_DISABLE();
 8000a32:	6033      	str	r3, [r6, #0]
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8000a34:	d134      	bne.n	8000aa0 <HAL_RCC_OscConfig+0x2e8>
        tickstart = HAL_GetTick();
 8000a36:	f7ff fd79 	bl	800052c <HAL_GetTick>
 8000a3a:	4607      	mov	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8000a3c:	682b      	ldr	r3, [r5, #0]
 8000a3e:	0199      	lsls	r1, r3, #6
 8000a40:	d41e      	bmi.n	8000a80 <HAL_RCC_OscConfig+0x2c8>
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8000a42:	6a22      	ldr	r2, [r4, #32]
 8000a44:	69e3      	ldr	r3, [r4, #28]
 8000a46:	4313      	orrs	r3, r2
 8000a48:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8000a4a:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
 8000a4e:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8000a50:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8000a54:	6aa2      	ldr	r2, [r4, #40]	; 0x28
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000a56:	4c0d      	ldr	r4, [pc, #52]	; (8000a8c <HAL_RCC_OscConfig+0x2d4>)
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8000a58:	0852      	lsrs	r2, r2, #1
 8000a5a:	3a01      	subs	r2, #1
 8000a5c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000a60:	606b      	str	r3, [r5, #4]
        __HAL_RCC_PLL_ENABLE();
 8000a62:	2301      	movs	r3, #1
 8000a64:	6033      	str	r3, [r6, #0]
        tickstart = HAL_GetTick();
 8000a66:	f7ff fd61 	bl	800052c <HAL_GetTick>
 8000a6a:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000a6c:	6823      	ldr	r3, [r4, #0]
 8000a6e:	019a      	lsls	r2, r3, #6
 8000a70:	f53f aebc 	bmi.w	80007ec <HAL_RCC_OscConfig+0x34>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000a74:	f7ff fd5a 	bl	800052c <HAL_GetTick>
 8000a78:	1b40      	subs	r0, r0, r5
 8000a7a:	2802      	cmp	r0, #2
 8000a7c:	d9f6      	bls.n	8000a6c <HAL_RCC_OscConfig+0x2b4>
 8000a7e:	e6e2      	b.n	8000846 <HAL_RCC_OscConfig+0x8e>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000a80:	f7ff fd54 	bl	800052c <HAL_GetTick>
 8000a84:	1bc0      	subs	r0, r0, r7
 8000a86:	2802      	cmp	r0, #2
 8000a88:	d9d8      	bls.n	8000a3c <HAL_RCC_OscConfig+0x284>
 8000a8a:	e6dc      	b.n	8000846 <HAL_RCC_OscConfig+0x8e>
 8000a8c:	40023800 	.word	0x40023800
 8000a90:	42470000 	.word	0x42470000
 8000a94:	42470e80 	.word	0x42470e80
 8000a98:	40007000 	.word	0x40007000
 8000a9c:	42470060 	.word	0x42470060
        tickstart = HAL_GetTick();
 8000aa0:	f7ff fd44 	bl	800052c <HAL_GetTick>
 8000aa4:	4604      	mov	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8000aa6:	682b      	ldr	r3, [r5, #0]
 8000aa8:	019b      	lsls	r3, r3, #6
 8000aaa:	f57f ae9f 	bpl.w	80007ec <HAL_RCC_OscConfig+0x34>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000aae:	f7ff fd3d 	bl	800052c <HAL_GetTick>
 8000ab2:	1b00      	subs	r0, r0, r4
 8000ab4:	2802      	cmp	r0, #2
 8000ab6:	d9f6      	bls.n	8000aa6 <HAL_RCC_OscConfig+0x2ee>
 8000ab8:	e6c5      	b.n	8000846 <HAL_RCC_OscConfig+0x8e>
 8000aba:	bf00      	nop

08000abc <HAL_RCC_GetSysClockFreq>:
{
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
  uint32_t sysclockfreq = 0U;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8000abc:	4913      	ldr	r1, [pc, #76]	; (8000b0c <HAL_RCC_GetSysClockFreq+0x50>)
{
 8000abe:	b508      	push	{r3, lr}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8000ac0:	688b      	ldr	r3, [r1, #8]
 8000ac2:	f003 030c 	and.w	r3, r3, #12
 8000ac6:	2b04      	cmp	r3, #4
 8000ac8:	d003      	beq.n	8000ad2 <HAL_RCC_GetSysClockFreq+0x16>
 8000aca:	2b08      	cmp	r3, #8
 8000acc:	d003      	beq.n	8000ad6 <HAL_RCC_GetSysClockFreq+0x1a>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8000ace:	4810      	ldr	r0, [pc, #64]	; (8000b10 <HAL_RCC_GetSysClockFreq+0x54>)
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 8000ad0:	bd08      	pop	{r3, pc}
      sysclockfreq = HSE_VALUE;
 8000ad2:	4810      	ldr	r0, [pc, #64]	; (8000b14 <HAL_RCC_GetSysClockFreq+0x58>)
 8000ad4:	bd08      	pop	{r3, pc}
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8000ad6:	684a      	ldr	r2, [r1, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8000ad8:	684b      	ldr	r3, [r1, #4]
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8000ada:	6849      	ldr	r1, [r1, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8000adc:	f413 0380 	ands.w	r3, r3, #4194304	; 0x400000
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8000ae0:	bf14      	ite	ne
 8000ae2:	480c      	ldrne	r0, [pc, #48]	; (8000b14 <HAL_RCC_GetSysClockFreq+0x58>)
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8000ae4:	480a      	ldreq	r0, [pc, #40]	; (8000b10 <HAL_RCC_GetSysClockFreq+0x54>)
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8000ae6:	f3c1 1188 	ubfx	r1, r1, #6, #9
 8000aea:	bf18      	it	ne
 8000aec:	2300      	movne	r3, #0
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8000aee:	f002 023f 	and.w	r2, r2, #63	; 0x3f
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8000af2:	fba1 0100 	umull	r0, r1, r1, r0
 8000af6:	f7ff fb6b 	bl	80001d0 <__aeabi_uldivmod>
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8000afa:	4b04      	ldr	r3, [pc, #16]	; (8000b0c <HAL_RCC_GetSysClockFreq+0x50>)
 8000afc:	685b      	ldr	r3, [r3, #4]
 8000afe:	f3c3 4301 	ubfx	r3, r3, #16, #2
 8000b02:	3301      	adds	r3, #1
 8000b04:	005b      	lsls	r3, r3, #1
      sysclockfreq = pllvco/pllp;
 8000b06:	fbb0 f0f3 	udiv	r0, r0, r3
 8000b0a:	bd08      	pop	{r3, pc}
 8000b0c:	40023800 	.word	0x40023800
 8000b10:	00f42400 	.word	0x00f42400
 8000b14:	007a1200 	.word	0x007a1200

08000b18 <HAL_RCC_ClockConfig>:
{
 8000b18:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8000b1c:	460d      	mov	r5, r1
  if(RCC_ClkInitStruct == NULL)
 8000b1e:	4604      	mov	r4, r0
 8000b20:	b910      	cbnz	r0, 8000b28 <HAL_RCC_ClockConfig+0x10>
    return HAL_ERROR;
 8000b22:	2001      	movs	r0, #1
 8000b24:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8000b28:	4b44      	ldr	r3, [pc, #272]	; (8000c3c <HAL_RCC_ClockConfig+0x124>)
 8000b2a:	681a      	ldr	r2, [r3, #0]
 8000b2c:	f002 020f 	and.w	r2, r2, #15
 8000b30:	428a      	cmp	r2, r1
 8000b32:	d328      	bcc.n	8000b86 <HAL_RCC_ClockConfig+0x6e>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8000b34:	6821      	ldr	r1, [r4, #0]
 8000b36:	078f      	lsls	r7, r1, #30
 8000b38:	d42d      	bmi.n	8000b96 <HAL_RCC_ClockConfig+0x7e>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8000b3a:	07c8      	lsls	r0, r1, #31
 8000b3c:	d440      	bmi.n	8000bc0 <HAL_RCC_ClockConfig+0xa8>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8000b3e:	4b3f      	ldr	r3, [pc, #252]	; (8000c3c <HAL_RCC_ClockConfig+0x124>)
 8000b40:	681a      	ldr	r2, [r3, #0]
 8000b42:	f002 020f 	and.w	r2, r2, #15
 8000b46:	4295      	cmp	r5, r2
 8000b48:	d366      	bcc.n	8000c18 <HAL_RCC_ClockConfig+0x100>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000b4a:	6822      	ldr	r2, [r4, #0]
 8000b4c:	0751      	lsls	r1, r2, #29
 8000b4e:	d46c      	bmi.n	8000c2a <HAL_RCC_ClockConfig+0x112>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8000b50:	0713      	lsls	r3, r2, #28
 8000b52:	d507      	bpl.n	8000b64 <HAL_RCC_ClockConfig+0x4c>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8000b54:	4a3a      	ldr	r2, [pc, #232]	; (8000c40 <HAL_RCC_ClockConfig+0x128>)
 8000b56:	6921      	ldr	r1, [r4, #16]
 8000b58:	6893      	ldr	r3, [r2, #8]
 8000b5a:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 8000b5e:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8000b62:	6093      	str	r3, [r2, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8000b64:	f7ff ffaa 	bl	8000abc <HAL_RCC_GetSysClockFreq>
 8000b68:	4b35      	ldr	r3, [pc, #212]	; (8000c40 <HAL_RCC_ClockConfig+0x128>)
 8000b6a:	4a36      	ldr	r2, [pc, #216]	; (8000c44 <HAL_RCC_ClockConfig+0x12c>)
 8000b6c:	689b      	ldr	r3, [r3, #8]
 8000b6e:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8000b72:	5cd3      	ldrb	r3, [r2, r3]
 8000b74:	40d8      	lsrs	r0, r3
 8000b76:	4b34      	ldr	r3, [pc, #208]	; (8000c48 <HAL_RCC_ClockConfig+0x130>)
 8000b78:	6018      	str	r0, [r3, #0]
  HAL_InitTick (TICK_INT_PRIORITY);
 8000b7a:	2000      	movs	r0, #0
 8000b7c:	f001 ffb6 	bl	8002aec <HAL_InitTick>
  return HAL_OK;
 8000b80:	2000      	movs	r0, #0
 8000b82:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000b86:	b2ca      	uxtb	r2, r1
 8000b88:	701a      	strb	r2, [r3, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8000b8a:	681b      	ldr	r3, [r3, #0]
 8000b8c:	f003 030f 	and.w	r3, r3, #15
 8000b90:	4299      	cmp	r1, r3
 8000b92:	d1c6      	bne.n	8000b22 <HAL_RCC_ClockConfig+0xa>
 8000b94:	e7ce      	b.n	8000b34 <HAL_RCC_ClockConfig+0x1c>
 8000b96:	4b2a      	ldr	r3, [pc, #168]	; (8000c40 <HAL_RCC_ClockConfig+0x128>)
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000b98:	f011 0f04 	tst.w	r1, #4
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8000b9c:	bf1e      	ittt	ne
 8000b9e:	689a      	ldrne	r2, [r3, #8]
 8000ba0:	f442 52e0 	orrne.w	r2, r2, #7168	; 0x1c00
 8000ba4:	609a      	strne	r2, [r3, #8]
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8000ba6:	070e      	lsls	r6, r1, #28
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8000ba8:	bf42      	ittt	mi
 8000baa:	689a      	ldrmi	r2, [r3, #8]
 8000bac:	f442 4260 	orrmi.w	r2, r2, #57344	; 0xe000
 8000bb0:	609a      	strmi	r2, [r3, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8000bb2:	689a      	ldr	r2, [r3, #8]
 8000bb4:	68a0      	ldr	r0, [r4, #8]
 8000bb6:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 8000bba:	4302      	orrs	r2, r0
 8000bbc:	609a      	str	r2, [r3, #8]
 8000bbe:	e7bc      	b.n	8000b3a <HAL_RCC_ClockConfig+0x22>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000bc0:	6862      	ldr	r2, [r4, #4]
 8000bc2:	4b1f      	ldr	r3, [pc, #124]	; (8000c40 <HAL_RCC_ClockConfig+0x128>)
 8000bc4:	2a01      	cmp	r2, #1
 8000bc6:	d11d      	bne.n	8000c04 <HAL_RCC_ClockConfig+0xec>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000bc8:	681b      	ldr	r3, [r3, #0]
 8000bca:	f413 3f00 	tst.w	r3, #131072	; 0x20000
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000bce:	d0a8      	beq.n	8000b22 <HAL_RCC_ClockConfig+0xa>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8000bd0:	4e1b      	ldr	r6, [pc, #108]	; (8000c40 <HAL_RCC_ClockConfig+0x128>)
 8000bd2:	68b3      	ldr	r3, [r6, #8]
 8000bd4:	f023 0303 	bic.w	r3, r3, #3
 8000bd8:	4313      	orrs	r3, r2
 8000bda:	60b3      	str	r3, [r6, #8]
    tickstart = HAL_GetTick();
 8000bdc:	f7ff fca6 	bl	800052c <HAL_GetTick>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000be0:	f241 3888 	movw	r8, #5000	; 0x1388
    tickstart = HAL_GetTick();
 8000be4:	4607      	mov	r7, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8000be6:	68b3      	ldr	r3, [r6, #8]
 8000be8:	6862      	ldr	r2, [r4, #4]
 8000bea:	f003 030c 	and.w	r3, r3, #12
 8000bee:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8000bf2:	d0a4      	beq.n	8000b3e <HAL_RCC_ClockConfig+0x26>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000bf4:	f7ff fc9a 	bl	800052c <HAL_GetTick>
 8000bf8:	1bc0      	subs	r0, r0, r7
 8000bfa:	4540      	cmp	r0, r8
 8000bfc:	d9f3      	bls.n	8000be6 <HAL_RCC_ClockConfig+0xce>
        return HAL_TIMEOUT;
 8000bfe:	2003      	movs	r0, #3
}
 8000c00:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8000c04:	1e91      	subs	r1, r2, #2
 8000c06:	2901      	cmp	r1, #1
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000c08:	681b      	ldr	r3, [r3, #0]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8000c0a:	d802      	bhi.n	8000c12 <HAL_RCC_ClockConfig+0xfa>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000c0c:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8000c10:	e7dd      	b.n	8000bce <HAL_RCC_ClockConfig+0xb6>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000c12:	f013 0f02 	tst.w	r3, #2
 8000c16:	e7da      	b.n	8000bce <HAL_RCC_ClockConfig+0xb6>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000c18:	b2ea      	uxtb	r2, r5
 8000c1a:	701a      	strb	r2, [r3, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8000c1c:	681b      	ldr	r3, [r3, #0]
 8000c1e:	f003 030f 	and.w	r3, r3, #15
 8000c22:	429d      	cmp	r5, r3
 8000c24:	f47f af7d 	bne.w	8000b22 <HAL_RCC_ClockConfig+0xa>
 8000c28:	e78f      	b.n	8000b4a <HAL_RCC_ClockConfig+0x32>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8000c2a:	4905      	ldr	r1, [pc, #20]	; (8000c40 <HAL_RCC_ClockConfig+0x128>)
 8000c2c:	68e0      	ldr	r0, [r4, #12]
 8000c2e:	688b      	ldr	r3, [r1, #8]
 8000c30:	f423 53e0 	bic.w	r3, r3, #7168	; 0x1c00
 8000c34:	4303      	orrs	r3, r0
 8000c36:	608b      	str	r3, [r1, #8]
 8000c38:	e78a      	b.n	8000b50 <HAL_RCC_ClockConfig+0x38>
 8000c3a:	bf00      	nop
 8000c3c:	40023c00 	.word	0x40023c00
 8000c40:	40023800 	.word	0x40023800
 8000c44:	08002d15 	.word	0x08002d15
 8000c48:	20000008 	.word	0x20000008

08000c4c <HAL_RCC_GetPCLK1Freq>:
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8000c4c:	4b04      	ldr	r3, [pc, #16]	; (8000c60 <HAL_RCC_GetPCLK1Freq+0x14>)
 8000c4e:	4a05      	ldr	r2, [pc, #20]	; (8000c64 <HAL_RCC_GetPCLK1Freq+0x18>)
 8000c50:	689b      	ldr	r3, [r3, #8]
 8000c52:	f3c3 2382 	ubfx	r3, r3, #10, #3
 8000c56:	5cd3      	ldrb	r3, [r2, r3]
 8000c58:	4a03      	ldr	r2, [pc, #12]	; (8000c68 <HAL_RCC_GetPCLK1Freq+0x1c>)
 8000c5a:	6810      	ldr	r0, [r2, #0]
}
 8000c5c:	40d8      	lsrs	r0, r3
 8000c5e:	4770      	bx	lr
 8000c60:	40023800 	.word	0x40023800
 8000c64:	08002d25 	.word	0x08002d25
 8000c68:	20000008 	.word	0x20000008

08000c6c <HAL_RCC_GetClockConfig>:
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8000c6c:	230f      	movs	r3, #15
 8000c6e:	6003      	str	r3, [r0, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8000c70:	4b0b      	ldr	r3, [pc, #44]	; (8000ca0 <HAL_RCC_GetClockConfig+0x34>)
 8000c72:	689a      	ldr	r2, [r3, #8]
 8000c74:	f002 0203 	and.w	r2, r2, #3
 8000c78:	6042      	str	r2, [r0, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8000c7a:	689a      	ldr	r2, [r3, #8]
 8000c7c:	f002 02f0 	and.w	r2, r2, #240	; 0xf0
 8000c80:	6082      	str	r2, [r0, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8000c82:	689a      	ldr	r2, [r3, #8]
 8000c84:	f402 52e0 	and.w	r2, r2, #7168	; 0x1c00
 8000c88:	60c2      	str	r2, [r0, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8000c8a:	689b      	ldr	r3, [r3, #8]
 8000c8c:	08db      	lsrs	r3, r3, #3
 8000c8e:	f403 53e0 	and.w	r3, r3, #7168	; 0x1c00
 8000c92:	6103      	str	r3, [r0, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8000c94:	4b03      	ldr	r3, [pc, #12]	; (8000ca4 <HAL_RCC_GetClockConfig+0x38>)
 8000c96:	681b      	ldr	r3, [r3, #0]
 8000c98:	f003 030f 	and.w	r3, r3, #15
 8000c9c:	600b      	str	r3, [r1, #0]
 8000c9e:	4770      	bx	lr
 8000ca0:	40023800 	.word	0x40023800
 8000ca4:	40023c00 	.word	0x40023c00

08000ca8 <HAL_TIM_Base_MspInit>:
 8000ca8:	4770      	bx	lr

08000caa <HAL_TIM_Base_Start_IT>:

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8000caa:	6803      	ldr	r3, [r0, #0]
 8000cac:	68da      	ldr	r2, [r3, #12]
 8000cae:	f042 0201 	orr.w	r2, r2, #1
 8000cb2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8000cb4:	689a      	ldr	r2, [r3, #8]
 8000cb6:	f002 0207 	and.w	r2, r2, #7
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8000cba:	2a06      	cmp	r2, #6
  {
    __HAL_TIM_ENABLE(htim);
 8000cbc:	bf1e      	ittt	ne
 8000cbe:	681a      	ldrne	r2, [r3, #0]
 8000cc0:	f042 0201 	orrne.w	r2, r2, #1
 8000cc4:	601a      	strne	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
}
 8000cc6:	2000      	movs	r0, #0
 8000cc8:	4770      	bx	lr

08000cca <HAL_TIM_OC_DelayElapsedCallback>:
 8000cca:	4770      	bx	lr

08000ccc <HAL_TIM_IC_CaptureCallback>:
 8000ccc:	4770      	bx	lr

08000cce <HAL_TIM_PWM_PulseFinishedCallback>:
 8000cce:	4770      	bx	lr

08000cd0 <HAL_TIM_TriggerCallback>:
 8000cd0:	4770      	bx	lr

08000cd2 <HAL_TIM_IRQHandler>:
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8000cd2:	6803      	ldr	r3, [r0, #0]
 8000cd4:	691a      	ldr	r2, [r3, #16]
 8000cd6:	0791      	lsls	r1, r2, #30
{
 8000cd8:	b510      	push	{r4, lr}
 8000cda:	4604      	mov	r4, r0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8000cdc:	d50e      	bpl.n	8000cfc <HAL_TIM_IRQHandler+0x2a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8000cde:	68da      	ldr	r2, [r3, #12]
 8000ce0:	0792      	lsls	r2, r2, #30
 8000ce2:	d50b      	bpl.n	8000cfc <HAL_TIM_IRQHandler+0x2a>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8000ce4:	f06f 0202 	mvn.w	r2, #2
 8000ce8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8000cea:	699b      	ldr	r3, [r3, #24]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8000cec:	2201      	movs	r2, #1
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8000cee:	079b      	lsls	r3, r3, #30
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8000cf0:	7702      	strb	r2, [r0, #28]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8000cf2:	d077      	beq.n	8000de4 <HAL_TIM_IRQHandler+0x112>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8000cf4:	f7ff ffea 	bl	8000ccc <HAL_TIM_IC_CaptureCallback>
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
          HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8000cf8:	2300      	movs	r3, #0
 8000cfa:	7723      	strb	r3, [r4, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8000cfc:	6823      	ldr	r3, [r4, #0]
 8000cfe:	691a      	ldr	r2, [r3, #16]
 8000d00:	0750      	lsls	r0, r2, #29
 8000d02:	d510      	bpl.n	8000d26 <HAL_TIM_IRQHandler+0x54>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8000d04:	68da      	ldr	r2, [r3, #12]
 8000d06:	0751      	lsls	r1, r2, #29
 8000d08:	d50d      	bpl.n	8000d26 <HAL_TIM_IRQHandler+0x54>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8000d0a:	f06f 0204 	mvn.w	r2, #4
 8000d0e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8000d10:	699b      	ldr	r3, [r3, #24]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8000d12:	2202      	movs	r2, #2
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8000d14:	f413 7f40 	tst.w	r3, #768	; 0x300
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8000d18:	7722      	strb	r2, [r4, #28]
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8000d1a:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8000d1c:	d068      	beq.n	8000df0 <HAL_TIM_IRQHandler+0x11e>
        HAL_TIM_IC_CaptureCallback(htim);
 8000d1e:	f7ff ffd5 	bl	8000ccc <HAL_TIM_IC_CaptureCallback>
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8000d22:	2300      	movs	r3, #0
 8000d24:	7723      	strb	r3, [r4, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8000d26:	6823      	ldr	r3, [r4, #0]
 8000d28:	691a      	ldr	r2, [r3, #16]
 8000d2a:	0712      	lsls	r2, r2, #28
 8000d2c:	d50f      	bpl.n	8000d4e <HAL_TIM_IRQHandler+0x7c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8000d2e:	68da      	ldr	r2, [r3, #12]
 8000d30:	0710      	lsls	r0, r2, #28
 8000d32:	d50c      	bpl.n	8000d4e <HAL_TIM_IRQHandler+0x7c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8000d34:	f06f 0208 	mvn.w	r2, #8
 8000d38:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8000d3a:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8000d3c:	2204      	movs	r2, #4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8000d3e:	0799      	lsls	r1, r3, #30
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8000d40:	7722      	strb	r2, [r4, #28]
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8000d42:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8000d44:	d05a      	beq.n	8000dfc <HAL_TIM_IRQHandler+0x12a>
        HAL_TIM_IC_CaptureCallback(htim);
 8000d46:	f7ff ffc1 	bl	8000ccc <HAL_TIM_IC_CaptureCallback>
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8000d4a:	2300      	movs	r3, #0
 8000d4c:	7723      	strb	r3, [r4, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8000d4e:	6823      	ldr	r3, [r4, #0]
 8000d50:	691a      	ldr	r2, [r3, #16]
 8000d52:	06d2      	lsls	r2, r2, #27
 8000d54:	d510      	bpl.n	8000d78 <HAL_TIM_IRQHandler+0xa6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8000d56:	68da      	ldr	r2, [r3, #12]
 8000d58:	06d0      	lsls	r0, r2, #27
 8000d5a:	d50d      	bpl.n	8000d78 <HAL_TIM_IRQHandler+0xa6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8000d5c:	f06f 0210 	mvn.w	r2, #16
 8000d60:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8000d62:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8000d64:	2208      	movs	r2, #8
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8000d66:	f413 7f40 	tst.w	r3, #768	; 0x300
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8000d6a:	7722      	strb	r2, [r4, #28]
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8000d6c:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8000d6e:	d04b      	beq.n	8000e08 <HAL_TIM_IRQHandler+0x136>
        HAL_TIM_IC_CaptureCallback(htim);
 8000d70:	f7ff ffac 	bl	8000ccc <HAL_TIM_IC_CaptureCallback>
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8000d74:	2300      	movs	r3, #0
 8000d76:	7723      	strb	r3, [r4, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8000d78:	6823      	ldr	r3, [r4, #0]
 8000d7a:	691a      	ldr	r2, [r3, #16]
 8000d7c:	07d1      	lsls	r1, r2, #31
 8000d7e:	d508      	bpl.n	8000d92 <HAL_TIM_IRQHandler+0xc0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8000d80:	68da      	ldr	r2, [r3, #12]
 8000d82:	07d2      	lsls	r2, r2, #31
 8000d84:	d505      	bpl.n	8000d92 <HAL_TIM_IRQHandler+0xc0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8000d86:	f06f 0201 	mvn.w	r2, #1
 8000d8a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8000d8c:	4620      	mov	r0, r4
 8000d8e:	f001 fe7b 	bl	8002a88 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8000d92:	6823      	ldr	r3, [r4, #0]
 8000d94:	691a      	ldr	r2, [r3, #16]
 8000d96:	0610      	lsls	r0, r2, #24
 8000d98:	d508      	bpl.n	8000dac <HAL_TIM_IRQHandler+0xda>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8000d9a:	68da      	ldr	r2, [r3, #12]
 8000d9c:	0611      	lsls	r1, r2, #24
 8000d9e:	d505      	bpl.n	8000dac <HAL_TIM_IRQHandler+0xda>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8000da0:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8000da4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8000da6:	4620      	mov	r0, r4
 8000da8:	f000 f8b7 	bl	8000f1a <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8000dac:	6823      	ldr	r3, [r4, #0]
 8000dae:	691a      	ldr	r2, [r3, #16]
 8000db0:	0652      	lsls	r2, r2, #25
 8000db2:	d508      	bpl.n	8000dc6 <HAL_TIM_IRQHandler+0xf4>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8000db4:	68da      	ldr	r2, [r3, #12]
 8000db6:	0650      	lsls	r0, r2, #25
 8000db8:	d505      	bpl.n	8000dc6 <HAL_TIM_IRQHandler+0xf4>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8000dba:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8000dbe:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8000dc0:	4620      	mov	r0, r4
 8000dc2:	f7ff ff85 	bl	8000cd0 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8000dc6:	6823      	ldr	r3, [r4, #0]
 8000dc8:	691a      	ldr	r2, [r3, #16]
 8000dca:	0691      	lsls	r1, r2, #26
 8000dcc:	d522      	bpl.n	8000e14 <HAL_TIM_IRQHandler+0x142>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8000dce:	68da      	ldr	r2, [r3, #12]
 8000dd0:	0692      	lsls	r2, r2, #26
 8000dd2:	d51f      	bpl.n	8000e14 <HAL_TIM_IRQHandler+0x142>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8000dd4:	f06f 0220 	mvn.w	r2, #32
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8000dd8:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8000dda:	611a      	str	r2, [r3, #16]
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8000ddc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      HAL_TIMEx_CommutCallback(htim);
 8000de0:	f000 b89a 	b.w	8000f18 <HAL_TIMEx_CommutCallback>
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8000de4:	f7ff ff71 	bl	8000cca <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8000de8:	4620      	mov	r0, r4
 8000dea:	f7ff ff70 	bl	8000cce <HAL_TIM_PWM_PulseFinishedCallback>
 8000dee:	e783      	b.n	8000cf8 <HAL_TIM_IRQHandler+0x26>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8000df0:	f7ff ff6b 	bl	8000cca <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8000df4:	4620      	mov	r0, r4
 8000df6:	f7ff ff6a 	bl	8000cce <HAL_TIM_PWM_PulseFinishedCallback>
 8000dfa:	e792      	b.n	8000d22 <HAL_TIM_IRQHandler+0x50>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8000dfc:	f7ff ff65 	bl	8000cca <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8000e00:	4620      	mov	r0, r4
 8000e02:	f7ff ff64 	bl	8000cce <HAL_TIM_PWM_PulseFinishedCallback>
 8000e06:	e7a0      	b.n	8000d4a <HAL_TIM_IRQHandler+0x78>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8000e08:	f7ff ff5f 	bl	8000cca <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8000e0c:	4620      	mov	r0, r4
 8000e0e:	f7ff ff5e 	bl	8000cce <HAL_TIM_PWM_PulseFinishedCallback>
 8000e12:	e7af      	b.n	8000d74 <HAL_TIM_IRQHandler+0xa2>
 8000e14:	bd10      	pop	{r4, pc}
	...

08000e18 <TIM_Base_SetConfig>:
{
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8000e18:	4a30      	ldr	r2, [pc, #192]	; (8000edc <TIM_Base_SetConfig+0xc4>)
  tmpcr1 = TIMx->CR1;
 8000e1a:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8000e1c:	4290      	cmp	r0, r2
 8000e1e:	d012      	beq.n	8000e46 <TIM_Base_SetConfig+0x2e>
 8000e20:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8000e24:	d00f      	beq.n	8000e46 <TIM_Base_SetConfig+0x2e>
 8000e26:	f5a2 427c 	sub.w	r2, r2, #64512	; 0xfc00
 8000e2a:	4290      	cmp	r0, r2
 8000e2c:	d00b      	beq.n	8000e46 <TIM_Base_SetConfig+0x2e>
 8000e2e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8000e32:	4290      	cmp	r0, r2
 8000e34:	d007      	beq.n	8000e46 <TIM_Base_SetConfig+0x2e>
 8000e36:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8000e3a:	4290      	cmp	r0, r2
 8000e3c:	d003      	beq.n	8000e46 <TIM_Base_SetConfig+0x2e>
 8000e3e:	f502 4278 	add.w	r2, r2, #63488	; 0xf800
 8000e42:	4290      	cmp	r0, r2
 8000e44:	d119      	bne.n	8000e7a <TIM_Base_SetConfig+0x62>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
    tmpcr1 |= Structure->CounterMode;
 8000e46:	684a      	ldr	r2, [r1, #4]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8000e48:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8000e4c:	4313      	orrs	r3, r2
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8000e4e:	4a23      	ldr	r2, [pc, #140]	; (8000edc <TIM_Base_SetConfig+0xc4>)
 8000e50:	4290      	cmp	r0, r2
 8000e52:	d029      	beq.n	8000ea8 <TIM_Base_SetConfig+0x90>
 8000e54:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8000e58:	d026      	beq.n	8000ea8 <TIM_Base_SetConfig+0x90>
 8000e5a:	f5a2 427c 	sub.w	r2, r2, #64512	; 0xfc00
 8000e5e:	4290      	cmp	r0, r2
 8000e60:	d022      	beq.n	8000ea8 <TIM_Base_SetConfig+0x90>
 8000e62:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8000e66:	4290      	cmp	r0, r2
 8000e68:	d01e      	beq.n	8000ea8 <TIM_Base_SetConfig+0x90>
 8000e6a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8000e6e:	4290      	cmp	r0, r2
 8000e70:	d01a      	beq.n	8000ea8 <TIM_Base_SetConfig+0x90>
 8000e72:	f502 4278 	add.w	r2, r2, #63488	; 0xf800
 8000e76:	4290      	cmp	r0, r2
 8000e78:	d016      	beq.n	8000ea8 <TIM_Base_SetConfig+0x90>
 8000e7a:	4a19      	ldr	r2, [pc, #100]	; (8000ee0 <TIM_Base_SetConfig+0xc8>)
 8000e7c:	4290      	cmp	r0, r2
 8000e7e:	d013      	beq.n	8000ea8 <TIM_Base_SetConfig+0x90>
 8000e80:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8000e84:	4290      	cmp	r0, r2
 8000e86:	d00f      	beq.n	8000ea8 <TIM_Base_SetConfig+0x90>
 8000e88:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8000e8c:	4290      	cmp	r0, r2
 8000e8e:	d00b      	beq.n	8000ea8 <TIM_Base_SetConfig+0x90>
 8000e90:	f5a2 3298 	sub.w	r2, r2, #77824	; 0x13000
 8000e94:	4290      	cmp	r0, r2
 8000e96:	d007      	beq.n	8000ea8 <TIM_Base_SetConfig+0x90>
 8000e98:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8000e9c:	4290      	cmp	r0, r2
 8000e9e:	d003      	beq.n	8000ea8 <TIM_Base_SetConfig+0x90>
 8000ea0:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8000ea4:	4290      	cmp	r0, r2
 8000ea6:	d103      	bne.n	8000eb0 <TIM_Base_SetConfig+0x98>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8000ea8:	68ca      	ldr	r2, [r1, #12]
    tmpcr1 &= ~TIM_CR1_CKD;
 8000eaa:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8000eae:	4313      	orrs	r3, r2
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8000eb0:	694a      	ldr	r2, [r1, #20]
 8000eb2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8000eb6:	4313      	orrs	r3, r2

  TIMx->CR1 = tmpcr1;
 8000eb8:	6003      	str	r3, [r0, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8000eba:	688b      	ldr	r3, [r1, #8]
 8000ebc:	62c3      	str	r3, [r0, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8000ebe:	680b      	ldr	r3, [r1, #0]
 8000ec0:	6283      	str	r3, [r0, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8000ec2:	4b06      	ldr	r3, [pc, #24]	; (8000edc <TIM_Base_SetConfig+0xc4>)
 8000ec4:	4298      	cmp	r0, r3
 8000ec6:	d003      	beq.n	8000ed0 <TIM_Base_SetConfig+0xb8>
 8000ec8:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8000ecc:	4298      	cmp	r0, r3
 8000ece:	d101      	bne.n	8000ed4 <TIM_Base_SetConfig+0xbc>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8000ed0:	690b      	ldr	r3, [r1, #16]
 8000ed2:	6303      	str	r3, [r0, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8000ed4:	2301      	movs	r3, #1
 8000ed6:	6143      	str	r3, [r0, #20]
 8000ed8:	4770      	bx	lr
 8000eda:	bf00      	nop
 8000edc:	40010000 	.word	0x40010000
 8000ee0:	40014000 	.word	0x40014000

08000ee4 <HAL_TIM_Base_Init>:
{
 8000ee4:	b510      	push	{r4, lr}
  if (htim == NULL)
 8000ee6:	4604      	mov	r4, r0
 8000ee8:	b1a0      	cbz	r0, 8000f14 <HAL_TIM_Base_Init+0x30>
  if (htim->State == HAL_TIM_STATE_RESET)
 8000eea:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8000eee:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8000ef2:	b91b      	cbnz	r3, 8000efc <HAL_TIM_Base_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 8000ef4:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_Base_MspInit(htim);
 8000ef8:	f7ff fed6 	bl	8000ca8 <HAL_TIM_Base_MspInit>
  htim->State = HAL_TIM_STATE_BUSY;
 8000efc:	2302      	movs	r3, #2
 8000efe:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8000f02:	6820      	ldr	r0, [r4, #0]
 8000f04:	1d21      	adds	r1, r4, #4
 8000f06:	f7ff ff87 	bl	8000e18 <TIM_Base_SetConfig>
  htim->State = HAL_TIM_STATE_READY;
 8000f0a:	2301      	movs	r3, #1
 8000f0c:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 8000f10:	2000      	movs	r0, #0
 8000f12:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8000f14:	2001      	movs	r0, #1
}
 8000f16:	bd10      	pop	{r4, pc}

08000f18 <HAL_TIMEx_CommutCallback>:
 8000f18:	4770      	bx	lr

08000f1a <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8000f1a:	4770      	bx	lr

08000f1c <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8000f1c:	b508      	push	{r3, lr}
  vTaskStartScheduler();
 8000f1e:	f001 f89b 	bl	8002058 <vTaskStartScheduler>
  
  return osOK;
}
 8000f22:	2000      	movs	r0, #0
 8000f24:	bd08      	pop	{r3, pc}

08000f26 <osKernelSysTick>:
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8000f26:	f3ef 8305 	mrs	r3, IPSR
* @retval None
* @note   MUST REMAIN UNCHANGED: \b osKernelSysTick shall be consistent in every CMSIS-RTOS.
*/
uint32_t osKernelSysTick(void)
{
  if (inHandlerMode()) {
 8000f2a:	b10b      	cbz	r3, 8000f30 <osKernelSysTick+0xa>
    return xTaskGetTickCountFromISR();
 8000f2c:	f001 b8de 	b.w	80020ec <xTaskGetTickCountFromISR>
  }
  else {
    return xTaskGetTickCount();
 8000f30:	f001 b8d6 	b.w	80020e0 <xTaskGetTickCount>

08000f34 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8000f34:	b530      	push	{r4, r5, lr}

    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
#else
  if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8000f36:	f9b0 4008 	ldrsh.w	r4, [r0, #8]
 8000f3a:	8a02      	ldrh	r2, [r0, #16]
{
 8000f3c:	460b      	mov	r3, r1
  if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8000f3e:	e890 0022 	ldmia.w	r0, {r1, r5}
{
 8000f42:	b085      	sub	sp, #20
  if (priority != osPriorityError) {
 8000f44:	2c84      	cmp	r4, #132	; 0x84
    fpriority += (priority - osPriorityIdle);
 8000f46:	bf14      	ite	ne
 8000f48:	3403      	addne	r4, #3
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8000f4a:	2400      	moveq	r4, #0
  if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8000f4c:	a803      	add	r0, sp, #12
 8000f4e:	9001      	str	r0, [sp, #4]
 8000f50:	9400      	str	r4, [sp, #0]
 8000f52:	4628      	mov	r0, r5
 8000f54:	f000 ff1e 	bl	8001d94 <xTaskCreate>
 8000f58:	2801      	cmp	r0, #1
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8000f5a:	bf0c      	ite	eq
 8000f5c:	9803      	ldreq	r0, [sp, #12]
    return NULL;
 8000f5e:	2000      	movne	r0, #0
}
 8000f60:	b005      	add	sp, #20
 8000f62:	bd30      	pop	{r4, r5, pc}

08000f64 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 8000f64:	b508      	push	{r3, lr}
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8000f66:	2800      	cmp	r0, #0
 8000f68:	bf08      	it	eq
 8000f6a:	2001      	moveq	r0, #1
 8000f6c:	f001 f9d0 	bl	8002310 <vTaskDelay>
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8000f70:	2000      	movs	r0, #0
 8000f72:	bd08      	pop	{r3, pc}

08000f74 <osSemaphoreCreate>:
#endif    
  }
#else  // configSUPPORT_STATIC_ALLOCATION == 0  && configSUPPORT_DYNAMIC_ALLOCATION == 1
  osSemaphoreId sema;
 
  if (count == 1) {
 8000f74:	2901      	cmp	r1, #1
{ 
 8000f76:	b510      	push	{r4, lr}
 8000f78:	4608      	mov	r0, r1
  if (count == 1) {
 8000f7a:	d10c      	bne.n	8000f96 <osSemaphoreCreate+0x22>
    vSemaphoreCreateBinary(sema);
 8000f7c:	2203      	movs	r2, #3
 8000f7e:	2100      	movs	r1, #0
 8000f80:	f000 fc22 	bl	80017c8 <xQueueGenericCreate>
 8000f84:	4604      	mov	r4, r0
 8000f86:	b120      	cbz	r0, 8000f92 <osSemaphoreCreate+0x1e>
 8000f88:	2300      	movs	r3, #0
 8000f8a:	461a      	mov	r2, r3
 8000f8c:	4619      	mov	r1, r3
 8000f8e:	f000 fc3d 	bl	800180c <xQueueGenericSend>
#else
    return NULL;
#endif
  }
#endif
}
 8000f92:	4620      	mov	r0, r4
 8000f94:	bd10      	pop	{r4, pc}
    return NULL;
 8000f96:	2400      	movs	r4, #0
 8000f98:	e7fb      	b.n	8000f92 <osSemaphoreCreate+0x1e>
	...

08000f9c <osSemaphoreWait>:
* @param  millisec      timeout value or 0 in case of no time-out.
* @retval  number of available tokens, or -1 in case of incorrect parameters.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreWait shall be consistent in every CMSIS-RTOS.
*/
int32_t osSemaphoreWait (osSemaphoreId semaphore_id, uint32_t millisec)
{
 8000f9c:	b513      	push	{r0, r1, r4, lr}
  TickType_t ticks;
  portBASE_TYPE taskWoken = pdFALSE;  
 8000f9e:	2400      	movs	r4, #0
 8000fa0:	9401      	str	r4, [sp, #4]
  
  
  if (semaphore_id == NULL) {
 8000fa2:	b1e0      	cbz	r0, 8000fde <osSemaphoreWait+0x42>
 8000fa4:	f3ef 8305 	mrs	r3, IPSR
    if (ticks == 0) {
      ticks = 1;
    }
  }
  
  if (inHandlerMode()) {
 8000fa8:	b1a3      	cbz	r3, 8000fd4 <osSemaphoreWait+0x38>
    if (xSemaphoreTakeFromISR(semaphore_id, &taskWoken) != pdTRUE) {
 8000faa:	aa01      	add	r2, sp, #4
 8000fac:	4621      	mov	r1, r4
 8000fae:	f000 fdf7 	bl	8001ba0 <xQueueReceiveFromISR>
 8000fb2:	2801      	cmp	r0, #1
 8000fb4:	d002      	beq.n	8000fbc <osSemaphoreWait+0x20>
      return osErrorOS;
 8000fb6:	20ff      	movs	r0, #255	; 0xff
  else if (xSemaphoreTake(semaphore_id, ticks) != pdTRUE) {
    return osErrorOS;
  }
  
  return osOK;
}
 8000fb8:	b002      	add	sp, #8
 8000fba:	bd10      	pop	{r4, pc}
	portEND_SWITCHING_ISR(taskWoken);
 8000fbc:	9b01      	ldr	r3, [sp, #4]
 8000fbe:	b13b      	cbz	r3, 8000fd0 <osSemaphoreWait+0x34>
 8000fc0:	4b08      	ldr	r3, [pc, #32]	; (8000fe4 <osSemaphoreWait+0x48>)
 8000fc2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8000fc6:	601a      	str	r2, [r3, #0]
 8000fc8:	f3bf 8f4f 	dsb	sy
 8000fcc:	f3bf 8f6f 	isb	sy
  return osOK;
 8000fd0:	2000      	movs	r0, #0
 8000fd2:	e7f1      	b.n	8000fb8 <osSemaphoreWait+0x1c>
  else if (xSemaphoreTake(semaphore_id, ticks) != pdTRUE) {
 8000fd4:	f000 fd24 	bl	8001a20 <xQueueSemaphoreTake>
 8000fd8:	2801      	cmp	r0, #1
 8000fda:	d1ec      	bne.n	8000fb6 <osSemaphoreWait+0x1a>
 8000fdc:	e7f8      	b.n	8000fd0 <osSemaphoreWait+0x34>
    return osErrorParameter;
 8000fde:	2080      	movs	r0, #128	; 0x80
 8000fe0:	e7ea      	b.n	8000fb8 <osSemaphoreWait+0x1c>
 8000fe2:	bf00      	nop
 8000fe4:	e000ed04 	.word	0xe000ed04

08000fe8 <osSemaphoreRelease>:
* @param  semaphore_id  semaphore object referenced with \ref osSemaphore.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreRelease shall be consistent in every CMSIS-RTOS.
*/
osStatus osSemaphoreRelease (osSemaphoreId semaphore_id)
{
 8000fe8:	b513      	push	{r0, r1, r4, lr}
  osStatus result = osOK;
  portBASE_TYPE taskWoken = pdFALSE;
 8000fea:	2400      	movs	r4, #0
 8000fec:	9401      	str	r4, [sp, #4]
 8000fee:	f3ef 8305 	mrs	r3, IPSR
  
  
  if (inHandlerMode()) {
 8000ff2:	b193      	cbz	r3, 800101a <osSemaphoreRelease+0x32>
    if (xSemaphoreGiveFromISR(semaphore_id, &taskWoken) != pdTRUE) {
 8000ff4:	a901      	add	r1, sp, #4
 8000ff6:	f000 fcbf 	bl	8001978 <xQueueGiveFromISR>
 8000ffa:	2801      	cmp	r0, #1
 8000ffc:	d113      	bne.n	8001026 <osSemaphoreRelease+0x3e>
      return osErrorOS;
    }
    portEND_SWITCHING_ISR(taskWoken);
 8000ffe:	9b01      	ldr	r3, [sp, #4]
 8001000:	b913      	cbnz	r3, 8001008 <osSemaphoreRelease+0x20>
  osStatus result = osOK;
 8001002:	2000      	movs	r0, #0
      result = osErrorOS;
    }
  }
  
  return result;
}
 8001004:	b002      	add	sp, #8
 8001006:	bd10      	pop	{r4, pc}
    portEND_SWITCHING_ISR(taskWoken);
 8001008:	4b08      	ldr	r3, [pc, #32]	; (800102c <osSemaphoreRelease+0x44>)
 800100a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800100e:	601a      	str	r2, [r3, #0]
 8001010:	f3bf 8f4f 	dsb	sy
 8001014:	f3bf 8f6f 	isb	sy
 8001018:	e7f3      	b.n	8001002 <osSemaphoreRelease+0x1a>
    if (xSemaphoreGive(semaphore_id) != pdTRUE) {
 800101a:	461a      	mov	r2, r3
 800101c:	4619      	mov	r1, r3
 800101e:	f000 fbf5 	bl	800180c <xQueueGenericSend>
 8001022:	2801      	cmp	r0, #1
 8001024:	d0ed      	beq.n	8001002 <osSemaphoreRelease+0x1a>
      result = osErrorOS;
 8001026:	20ff      	movs	r0, #255	; 0xff
 8001028:	e7ec      	b.n	8001004 <osSemaphoreRelease+0x1c>
 800102a:	bf00      	nop
 800102c:	e000ed04 	.word	0xe000ed04

08001030 <osThreadSuspend>:
* @brief  Suspend execution of a thread.
* @param   thread_id   thread ID obtained by \ref osThreadCreate or \ref osThreadGetId.
* @retval  status code that indicates the execution status of the function.
*/
osStatus osThreadSuspend (osThreadId thread_id)
{
 8001030:	b508      	push	{r3, lr}
#if (INCLUDE_vTaskSuspend == 1)
    vTaskSuspend(thread_id);
 8001032:	f001 f9cb 	bl	80023cc <vTaskSuspend>
  
  return osOK;
#else
  return osErrorResource;
#endif
}
 8001036:	2000      	movs	r0, #0
 8001038:	bd08      	pop	{r3, pc}
	...

0800103c <osThreadResume>:
* @brief  Resume execution of a suspended thread.
* @param   thread_id   thread ID obtained by \ref osThreadCreate or \ref osThreadGetId.
* @retval  status code that indicates the execution status of the function.
*/
osStatus osThreadResume (osThreadId thread_id)
{
 800103c:	b508      	push	{r3, lr}
 800103e:	f3ef 8305 	mrs	r3, IPSR
#if (INCLUDE_vTaskSuspend == 1)  
  if(inHandlerMode())
 8001042:	b16b      	cbz	r3, 8001060 <osThreadResume+0x24>
  {
    if (xTaskResumeFromISR(thread_id) == pdTRUE)
 8001044:	f000 ffb8 	bl	8001fb8 <xTaskResumeFromISR>
 8001048:	2801      	cmp	r0, #1
 800104a:	d107      	bne.n	800105c <osThreadResume+0x20>
    {
      portYIELD_FROM_ISR(pdTRUE);
 800104c:	4b06      	ldr	r3, [pc, #24]	; (8001068 <osThreadResume+0x2c>)
 800104e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001052:	601a      	str	r2, [r3, #0]
 8001054:	f3bf 8f4f 	dsb	sy
 8001058:	f3bf 8f6f 	isb	sy
  }
  return osOK;
#else
  return osErrorResource;
#endif
}
 800105c:	2000      	movs	r0, #0
 800105e:	bd08      	pop	{r3, pc}
    vTaskResume(thread_id);
 8001060:	f000 ff68 	bl	8001f34 <vTaskResume>
 8001064:	e7fa      	b.n	800105c <osThreadResume+0x20>
 8001066:	bf00      	nop
 8001068:	e000ed04 	.word	0xe000ed04

0800106c <vListInitialise>:
void vListInitialise( List_t * const pxList )
{
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800106c:	f100 0308 	add.w	r3, r0, #8
 8001070:	6043      	str	r3, [r0, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8001072:	f04f 32ff 	mov.w	r2, #4294967295

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8001076:	60c3      	str	r3, [r0, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8001078:	6103      	str	r3, [r0, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800107a:	2300      	movs	r3, #0
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800107c:	6082      	str	r2, [r0, #8]
	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800107e:	6003      	str	r3, [r0, #0]
 8001080:	4770      	bx	lr

08001082 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 8001082:	2300      	movs	r3, #0
 8001084:	6103      	str	r3, [r0, #16]
 8001086:	4770      	bx	lr

08001088 <vListInsertEnd>:
}
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
ListItem_t * const pxIndex = pxList->pxIndex;
 8001088:	6843      	ldr	r3, [r0, #4]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800108a:	604b      	str	r3, [r1, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800108c:	689a      	ldr	r2, [r3, #8]
 800108e:	608a      	str	r2, [r1, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8001090:	689a      	ldr	r2, [r3, #8]
 8001092:	6051      	str	r1, [r2, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8001094:	6099      	str	r1, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;

	( pxList->uxNumberOfItems )++;
 8001096:	6803      	ldr	r3, [r0, #0]
	pxNewListItem->pvContainer = ( void * ) pxList;
 8001098:	6108      	str	r0, [r1, #16]
	( pxList->uxNumberOfItems )++;
 800109a:	3301      	adds	r3, #1
 800109c:	6003      	str	r3, [r0, #0]
 800109e:	4770      	bx	lr

080010a0 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80010a0:	680a      	ldr	r2, [r1, #0]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80010a2:	1c53      	adds	r3, r2, #1
{
 80010a4:	b530      	push	{r4, r5, lr}
	if( xValueOfInsertion == portMAX_DELAY )
 80010a6:	d10a      	bne.n	80010be <vListInsert+0x1e>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80010a8:	6903      	ldr	r3, [r0, #16]
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80010aa:	685a      	ldr	r2, [r3, #4]
 80010ac:	604a      	str	r2, [r1, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80010ae:	6091      	str	r1, [r2, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80010b0:	608b      	str	r3, [r1, #8]
	pxIterator->pxNext = pxNewListItem;
 80010b2:	6059      	str	r1, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;

	( pxList->uxNumberOfItems )++;
 80010b4:	6803      	ldr	r3, [r0, #0]
	pxNewListItem->pvContainer = ( void * ) pxList;
 80010b6:	6108      	str	r0, [r1, #16]
	( pxList->uxNumberOfItems )++;
 80010b8:	3301      	adds	r3, #1
 80010ba:	6003      	str	r3, [r0, #0]
 80010bc:	bd30      	pop	{r4, r5, pc}
		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80010be:	f100 0308 	add.w	r3, r0, #8
 80010c2:	685c      	ldr	r4, [r3, #4]
 80010c4:	6825      	ldr	r5, [r4, #0]
 80010c6:	42aa      	cmp	r2, r5
 80010c8:	d3ef      	bcc.n	80010aa <vListInsert+0xa>
 80010ca:	4623      	mov	r3, r4
 80010cc:	e7f9      	b.n	80010c2 <vListInsert+0x22>

080010ce <uxListRemove>:
{
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80010ce:	6841      	ldr	r1, [r0, #4]
 80010d0:	6882      	ldr	r2, [r0, #8]
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 80010d2:	6903      	ldr	r3, [r0, #16]
	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80010d4:	608a      	str	r2, [r1, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80010d6:	6882      	ldr	r2, [r0, #8]
 80010d8:	6051      	str	r1, [r2, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80010da:	6859      	ldr	r1, [r3, #4]
 80010dc:	4288      	cmp	r0, r1
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80010de:	bf08      	it	eq
 80010e0:	605a      	streq	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 80010e2:	2200      	movs	r2, #0
 80010e4:	6102      	str	r2, [r0, #16]
	( pxList->uxNumberOfItems )--;
 80010e6:	681a      	ldr	r2, [r3, #0]
 80010e8:	3a01      	subs	r2, #1
 80010ea:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80010ec:	6818      	ldr	r0, [r3, #0]
}
 80010ee:	4770      	bx	lr

080010f0 <prvTaskExitError>:
	return pxTopOfStack;
}
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80010f0:	b082      	sub	sp, #8
volatile uint32_t ulDummy = 0;
 80010f2:	2300      	movs	r3, #0
 80010f4:	9301      	str	r3, [sp, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 80010f6:	4b0d      	ldr	r3, [pc, #52]	; (800112c <prvTaskExitError+0x3c>)
 80010f8:	681b      	ldr	r3, [r3, #0]
 80010fa:	3301      	adds	r3, #1
 80010fc:	d008      	beq.n	8001110 <prvTaskExitError+0x20>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80010fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001102:	f383 8811 	msr	BASEPRI, r3
 8001106:	f3bf 8f6f 	isb	sy
 800110a:	f3bf 8f4f 	dsb	sy
 800110e:	e7fe      	b.n	800110e <prvTaskExitError+0x1e>
 8001110:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001114:	f383 8811 	msr	BASEPRI, r3
 8001118:	f3bf 8f6f 	isb	sy
 800111c:	f3bf 8f4f 	dsb	sy
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8001120:	9b01      	ldr	r3, [sp, #4]
 8001122:	2b00      	cmp	r3, #0
 8001124:	d0fc      	beq.n	8001120 <prvTaskExitError+0x30>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8001126:	b002      	add	sp, #8
 8001128:	4770      	bx	lr
 800112a:	bf00      	nop
 800112c:	20000004 	.word	0x20000004

08001130 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8001130:	4808      	ldr	r0, [pc, #32]	; (8001154 <prvPortStartFirstTask+0x24>)
 8001132:	6800      	ldr	r0, [r0, #0]
 8001134:	6800      	ldr	r0, [r0, #0]
 8001136:	f380 8808 	msr	MSP, r0
 800113a:	f04f 0000 	mov.w	r0, #0
 800113e:	f380 8814 	msr	CONTROL, r0
 8001142:	b662      	cpsie	i
 8001144:	b661      	cpsie	f
 8001146:	f3bf 8f4f 	dsb	sy
 800114a:	f3bf 8f6f 	isb	sy
 800114e:	df00      	svc	0
 8001150:	bf00      	nop
 8001152:	0000      	.short	0x0000
 8001154:	e000ed08 	.word	0xe000ed08

08001158 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8001158:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8001168 <vPortEnableVFP+0x10>
 800115c:	6801      	ldr	r1, [r0, #0]
 800115e:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8001162:	6001      	str	r1, [r0, #0]
 8001164:	4770      	bx	lr
 8001166:	0000      	.short	0x0000
 8001168:	e000ed88 	.word	0xe000ed88

0800116c <pxPortInitialiseStack>:
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800116c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001170:	f840 3c04 	str.w	r3, [r0, #-4]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8001174:	4b07      	ldr	r3, [pc, #28]	; (8001194 <pxPortInitialiseStack+0x28>)
 8001176:	f840 3c0c 	str.w	r3, [r0, #-12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800117a:	f021 0101 	bic.w	r1, r1, #1
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800117e:	f06f 0302 	mvn.w	r3, #2
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8001182:	f840 1c08 	str.w	r1, [r0, #-8]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8001186:	f840 2c20 	str.w	r2, [r0, #-32]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800118a:	f840 3c24 	str.w	r3, [r0, #-36]
}
 800118e:	3844      	subs	r0, #68	; 0x44
 8001190:	4770      	bx	lr
 8001192:	bf00      	nop
 8001194:	080010f1 	.word	0x080010f1
	...

080011a0 <SVC_Handler>:
	__asm volatile (
 80011a0:	4b07      	ldr	r3, [pc, #28]	; (80011c0 <pxCurrentTCBConst2>)
 80011a2:	6819      	ldr	r1, [r3, #0]
 80011a4:	6808      	ldr	r0, [r1, #0]
 80011a6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80011aa:	f380 8809 	msr	PSP, r0
 80011ae:	f3bf 8f6f 	isb	sy
 80011b2:	f04f 0000 	mov.w	r0, #0
 80011b6:	f380 8811 	msr	BASEPRI, r0
 80011ba:	4770      	bx	lr
 80011bc:	f3af 8000 	nop.w

080011c0 <pxCurrentTCBConst2>:
 80011c0:	20003c48 	.word	0x20003c48

080011c4 <vPortEnterCritical>:
 80011c4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80011c8:	f383 8811 	msr	BASEPRI, r3
 80011cc:	f3bf 8f6f 	isb	sy
 80011d0:	f3bf 8f4f 	dsb	sy
	uxCriticalNesting++;
 80011d4:	4a0a      	ldr	r2, [pc, #40]	; (8001200 <vPortEnterCritical+0x3c>)
 80011d6:	6813      	ldr	r3, [r2, #0]
 80011d8:	3301      	adds	r3, #1
	if( uxCriticalNesting == 1 )
 80011da:	2b01      	cmp	r3, #1
	uxCriticalNesting++;
 80011dc:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 1 )
 80011de:	d10d      	bne.n	80011fc <vPortEnterCritical+0x38>
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80011e0:	4b08      	ldr	r3, [pc, #32]	; (8001204 <vPortEnterCritical+0x40>)
 80011e2:	681b      	ldr	r3, [r3, #0]
 80011e4:	f013 0fff 	tst.w	r3, #255	; 0xff
 80011e8:	d008      	beq.n	80011fc <vPortEnterCritical+0x38>
 80011ea:	f04f 0350 	mov.w	r3, #80	; 0x50
 80011ee:	f383 8811 	msr	BASEPRI, r3
 80011f2:	f3bf 8f6f 	isb	sy
 80011f6:	f3bf 8f4f 	dsb	sy
 80011fa:	e7fe      	b.n	80011fa <vPortEnterCritical+0x36>
 80011fc:	4770      	bx	lr
 80011fe:	bf00      	nop
 8001200:	20000004 	.word	0x20000004
 8001204:	e000ed04 	.word	0xe000ed04

08001208 <vPortExitCritical>:
	configASSERT( uxCriticalNesting );
 8001208:	4a08      	ldr	r2, [pc, #32]	; (800122c <vPortExitCritical+0x24>)
 800120a:	6813      	ldr	r3, [r2, #0]
 800120c:	b943      	cbnz	r3, 8001220 <vPortExitCritical+0x18>
 800120e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001212:	f383 8811 	msr	BASEPRI, r3
 8001216:	f3bf 8f6f 	isb	sy
 800121a:	f3bf 8f4f 	dsb	sy
 800121e:	e7fe      	b.n	800121e <vPortExitCritical+0x16>
	uxCriticalNesting--;
 8001220:	3b01      	subs	r3, #1
 8001222:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8001224:	b90b      	cbnz	r3, 800122a <vPortExitCritical+0x22>
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8001226:	f383 8811 	msr	BASEPRI, r3
 800122a:	4770      	bx	lr
 800122c:	20000004 	.word	0x20000004

08001230 <PendSV_Handler>:
	__asm volatile
 8001230:	f3ef 8009 	mrs	r0, PSP
 8001234:	f3bf 8f6f 	isb	sy
 8001238:	4b15      	ldr	r3, [pc, #84]	; (8001290 <pxCurrentTCBConst>)
 800123a:	681a      	ldr	r2, [r3, #0]
 800123c:	f01e 0f10 	tst.w	lr, #16
 8001240:	bf08      	it	eq
 8001242:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8001246:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800124a:	6010      	str	r0, [r2, #0]
 800124c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8001250:	f04f 0050 	mov.w	r0, #80	; 0x50
 8001254:	f380 8811 	msr	BASEPRI, r0
 8001258:	f3bf 8f4f 	dsb	sy
 800125c:	f3bf 8f6f 	isb	sy
 8001260:	f001 f87a 	bl	8002358 <vTaskSwitchContext>
 8001264:	f04f 0000 	mov.w	r0, #0
 8001268:	f380 8811 	msr	BASEPRI, r0
 800126c:	bc09      	pop	{r0, r3}
 800126e:	6819      	ldr	r1, [r3, #0]
 8001270:	6808      	ldr	r0, [r1, #0]
 8001272:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001276:	f01e 0f10 	tst.w	lr, #16
 800127a:	bf08      	it	eq
 800127c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8001280:	f380 8809 	msr	PSP, r0
 8001284:	f3bf 8f6f 	isb	sy
 8001288:	4770      	bx	lr
 800128a:	bf00      	nop
 800128c:	f3af 8000 	nop.w

08001290 <pxCurrentTCBConst>:
 8001290:	20003c48 	.word	0x20003c48

08001294 <SysTick_Handler>:
{
 8001294:	b508      	push	{r3, lr}
	__asm volatile
 8001296:	f04f 0350 	mov.w	r3, #80	; 0x50
 800129a:	f383 8811 	msr	BASEPRI, r3
 800129e:	f3bf 8f6f 	isb	sy
 80012a2:	f3bf 8f4f 	dsb	sy
		if( xTaskIncrementTick() != pdFALSE )
 80012a6:	f000 ff29 	bl	80020fc <xTaskIncrementTick>
 80012aa:	b118      	cbz	r0, 80012b4 <SysTick_Handler+0x20>
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80012ac:	4b03      	ldr	r3, [pc, #12]	; (80012bc <SysTick_Handler+0x28>)
 80012ae:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80012b2:	601a      	str	r2, [r3, #0]
	__asm volatile
 80012b4:	2300      	movs	r3, #0
 80012b6:	f383 8811 	msr	BASEPRI, r3
 80012ba:	bd08      	pop	{r3, pc}
 80012bc:	e000ed04 	.word	0xe000ed04

080012c0 <vPortSetupTimerInterrupt>:
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 80012c0:	4a08      	ldr	r2, [pc, #32]	; (80012e4 <vPortSetupTimerInterrupt+0x24>)
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80012c2:	4909      	ldr	r1, [pc, #36]	; (80012e8 <vPortSetupTimerInterrupt+0x28>)
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 80012c4:	2300      	movs	r3, #0
 80012c6:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80012c8:	600b      	str	r3, [r1, #0]
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80012ca:	4b08      	ldr	r3, [pc, #32]	; (80012ec <vPortSetupTimerInterrupt+0x2c>)
 80012cc:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80012d0:	681b      	ldr	r3, [r3, #0]
 80012d2:	fbb3 f3f1 	udiv	r3, r3, r1
 80012d6:	4906      	ldr	r1, [pc, #24]	; (80012f0 <vPortSetupTimerInterrupt+0x30>)
 80012d8:	3b01      	subs	r3, #1
 80012da:	600b      	str	r3, [r1, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80012dc:	2307      	movs	r3, #7
 80012de:	6013      	str	r3, [r2, #0]
 80012e0:	4770      	bx	lr
 80012e2:	bf00      	nop
 80012e4:	e000e010 	.word	0xe000e010
 80012e8:	e000e018 	.word	0xe000e018
 80012ec:	20000008 	.word	0x20000008
 80012f0:	e000e014 	.word	0xe000e014

080012f4 <xPortStartScheduler>:
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 80012f4:	4b39      	ldr	r3, [pc, #228]	; (80013dc <xPortStartScheduler+0xe8>)
 80012f6:	4a3a      	ldr	r2, [pc, #232]	; (80013e0 <xPortStartScheduler+0xec>)
{
 80012f8:	b513      	push	{r0, r1, r4, lr}
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 80012fa:	6819      	ldr	r1, [r3, #0]
 80012fc:	4291      	cmp	r1, r2
 80012fe:	d108      	bne.n	8001312 <xPortStartScheduler+0x1e>
	__asm volatile
 8001300:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001304:	f383 8811 	msr	BASEPRI, r3
 8001308:	f3bf 8f6f 	isb	sy
 800130c:	f3bf 8f4f 	dsb	sy
 8001310:	e7fe      	b.n	8001310 <xPortStartScheduler+0x1c>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8001312:	681a      	ldr	r2, [r3, #0]
 8001314:	4b33      	ldr	r3, [pc, #204]	; (80013e4 <xPortStartScheduler+0xf0>)
 8001316:	429a      	cmp	r2, r3
 8001318:	d108      	bne.n	800132c <xPortStartScheduler+0x38>
 800131a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800131e:	f383 8811 	msr	BASEPRI, r3
 8001322:	f3bf 8f6f 	isb	sy
 8001326:	f3bf 8f4f 	dsb	sy
 800132a:	e7fe      	b.n	800132a <xPortStartScheduler+0x36>
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800132c:	4b2e      	ldr	r3, [pc, #184]	; (80013e8 <xPortStartScheduler+0xf4>)
 800132e:	781a      	ldrb	r2, [r3, #0]
 8001330:	b2d2      	uxtb	r2, r2
 8001332:	9201      	str	r2, [sp, #4]
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8001334:	22ff      	movs	r2, #255	; 0xff
 8001336:	701a      	strb	r2, [r3, #0]
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8001338:	781b      	ldrb	r3, [r3, #0]
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800133a:	4a2c      	ldr	r2, [pc, #176]	; (80013ec <xPortStartScheduler+0xf8>)
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800133c:	b2db      	uxtb	r3, r3
 800133e:	f88d 3003 	strb.w	r3, [sp, #3]
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8001342:	f89d 3003 	ldrb.w	r3, [sp, #3]
 8001346:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800134a:	7013      	strb	r3, [r2, #0]
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800134c:	4b28      	ldr	r3, [pc, #160]	; (80013f0 <xPortStartScheduler+0xfc>)
 800134e:	2207      	movs	r2, #7
 8001350:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8001352:	2100      	movs	r1, #0
 8001354:	f89d 0003 	ldrb.w	r0, [sp, #3]
 8001358:	0600      	lsls	r0, r0, #24
 800135a:	f102 34ff 	add.w	r4, r2, #4294967295
 800135e:	d40d      	bmi.n	800137c <xPortStartScheduler+0x88>
 8001360:	b101      	cbz	r1, 8001364 <xPortStartScheduler+0x70>
 8001362:	601a      	str	r2, [r3, #0]
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8001364:	681a      	ldr	r2, [r3, #0]
 8001366:	2a03      	cmp	r2, #3
 8001368:	d011      	beq.n	800138e <xPortStartScheduler+0x9a>
 800136a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800136e:	f383 8811 	msr	BASEPRI, r3
 8001372:	f3bf 8f6f 	isb	sy
 8001376:	f3bf 8f4f 	dsb	sy
 800137a:	e7fe      	b.n	800137a <xPortStartScheduler+0x86>
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800137c:	f89d 2003 	ldrb.w	r2, [sp, #3]
 8001380:	0052      	lsls	r2, r2, #1
 8001382:	b2d2      	uxtb	r2, r2
 8001384:	f88d 2003 	strb.w	r2, [sp, #3]
 8001388:	2101      	movs	r1, #1
 800138a:	4622      	mov	r2, r4
 800138c:	e7e2      	b.n	8001354 <xPortStartScheduler+0x60>
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800138e:	0212      	lsls	r2, r2, #8
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8001390:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
 8001394:	601a      	str	r2, [r3, #0]
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8001396:	9b01      	ldr	r3, [sp, #4]
 8001398:	4a13      	ldr	r2, [pc, #76]	; (80013e8 <xPortStartScheduler+0xf4>)
 800139a:	b2db      	uxtb	r3, r3
 800139c:	7013      	strb	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800139e:	4b15      	ldr	r3, [pc, #84]	; (80013f4 <xPortStartScheduler+0x100>)
 80013a0:	681a      	ldr	r2, [r3, #0]
 80013a2:	f442 0270 	orr.w	r2, r2, #15728640	; 0xf00000
 80013a6:	601a      	str	r2, [r3, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 80013a8:	681a      	ldr	r2, [r3, #0]
 80013aa:	f042 4270 	orr.w	r2, r2, #4026531840	; 0xf0000000
 80013ae:	601a      	str	r2, [r3, #0]
	vPortSetupTimerInterrupt();
 80013b0:	f7ff ff86 	bl	80012c0 <vPortSetupTimerInterrupt>
	uxCriticalNesting = 0;
 80013b4:	4b10      	ldr	r3, [pc, #64]	; (80013f8 <xPortStartScheduler+0x104>)
 80013b6:	2400      	movs	r4, #0
 80013b8:	601c      	str	r4, [r3, #0]
	vPortEnableVFP();
 80013ba:	f7ff fecd 	bl	8001158 <vPortEnableVFP>
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 80013be:	4a0f      	ldr	r2, [pc, #60]	; (80013fc <xPortStartScheduler+0x108>)
 80013c0:	6813      	ldr	r3, [r2, #0]
 80013c2:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 80013c6:	6013      	str	r3, [r2, #0]
	prvPortStartFirstTask();
 80013c8:	f7ff feb2 	bl	8001130 <prvPortStartFirstTask>
	vTaskSwitchContext();
 80013cc:	f000 ffc4 	bl	8002358 <vTaskSwitchContext>
	prvTaskExitError();
 80013d0:	f7ff fe8e 	bl	80010f0 <prvTaskExitError>
}
 80013d4:	4620      	mov	r0, r4
 80013d6:	b002      	add	sp, #8
 80013d8:	bd10      	pop	{r4, pc}
 80013da:	bf00      	nop
 80013dc:	e000ed00 	.word	0xe000ed00
 80013e0:	410fc271 	.word	0x410fc271
 80013e4:	410fc270 	.word	0x410fc270
 80013e8:	e000e400 	.word	0xe000e400
 80013ec:	20000028 	.word	0x20000028
 80013f0:	2000002c 	.word	0x2000002c
 80013f4:	e000ed20 	.word	0xe000ed20
 80013f8:	20000004 	.word	0x20000004
 80013fc:	e000ef34 	.word	0xe000ef34

08001400 <vPortValidateInterruptPriority>:
	{
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8001400:	f3ef 8305 	mrs	r3, IPSR

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8001404:	2b0f      	cmp	r3, #15
 8001406:	d90e      	bls.n	8001426 <vPortValidateInterruptPriority+0x26>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8001408:	4a10      	ldr	r2, [pc, #64]	; (800144c <vPortValidateInterruptPriority+0x4c>)
 800140a:	5c9b      	ldrb	r3, [r3, r2]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800140c:	4a10      	ldr	r2, [pc, #64]	; (8001450 <vPortValidateInterruptPriority+0x50>)
 800140e:	7812      	ldrb	r2, [r2, #0]
 8001410:	429a      	cmp	r2, r3
 8001412:	d908      	bls.n	8001426 <vPortValidateInterruptPriority+0x26>
 8001414:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001418:	f383 8811 	msr	BASEPRI, r3
 800141c:	f3bf 8f6f 	isb	sy
 8001420:	f3bf 8f4f 	dsb	sy
 8001424:	e7fe      	b.n	8001424 <vPortValidateInterruptPriority+0x24>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8001426:	4b0b      	ldr	r3, [pc, #44]	; (8001454 <vPortValidateInterruptPriority+0x54>)
 8001428:	4a0b      	ldr	r2, [pc, #44]	; (8001458 <vPortValidateInterruptPriority+0x58>)
 800142a:	681b      	ldr	r3, [r3, #0]
 800142c:	6812      	ldr	r2, [r2, #0]
 800142e:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8001432:	4293      	cmp	r3, r2
 8001434:	d908      	bls.n	8001448 <vPortValidateInterruptPriority+0x48>
 8001436:	f04f 0350 	mov.w	r3, #80	; 0x50
 800143a:	f383 8811 	msr	BASEPRI, r3
 800143e:	f3bf 8f6f 	isb	sy
 8001442:	f3bf 8f4f 	dsb	sy
 8001446:	e7fe      	b.n	8001446 <vPortValidateInterruptPriority+0x46>
 8001448:	4770      	bx	lr
 800144a:	bf00      	nop
 800144c:	e000e3f0 	.word	0xe000e3f0
 8001450:	20000028 	.word	0x20000028
 8001454:	e000ed0c 	.word	0xe000ed0c
 8001458:	2000002c 	.word	0x2000002c

0800145c <prvInsertBlockIntoFreeList>:
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
}
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800145c:	b510      	push	{r4, lr}
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800145e:	4b0f      	ldr	r3, [pc, #60]	; (800149c <prvInsertBlockIntoFreeList+0x40>)
 8001460:	681a      	ldr	r2, [r3, #0]
 8001462:	4282      	cmp	r2, r0
 8001464:	d318      	bcc.n	8001498 <prvInsertBlockIntoFreeList+0x3c>
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8001466:	685c      	ldr	r4, [r3, #4]
 8001468:	1919      	adds	r1, r3, r4
 800146a:	4288      	cmp	r0, r1
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800146c:	bf01      	itttt	eq
 800146e:	6841      	ldreq	r1, [r0, #4]
 8001470:	4618      	moveq	r0, r3
 8001472:	1909      	addeq	r1, r1, r4
 8001474:	6059      	streq	r1, [r3, #4]
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8001476:	6844      	ldr	r4, [r0, #4]
 8001478:	1901      	adds	r1, r0, r4
 800147a:	428a      	cmp	r2, r1
 800147c:	d107      	bne.n	800148e <prvInsertBlockIntoFreeList+0x32>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800147e:	4908      	ldr	r1, [pc, #32]	; (80014a0 <prvInsertBlockIntoFreeList+0x44>)
 8001480:	6809      	ldr	r1, [r1, #0]
 8001482:	428a      	cmp	r2, r1
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8001484:	bf1f      	itttt	ne
 8001486:	6851      	ldrne	r1, [r2, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8001488:	6812      	ldrne	r2, [r2, #0]
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800148a:	1909      	addne	r1, r1, r4
 800148c:	6041      	strne	r1, [r0, #4]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800148e:	4298      	cmp	r0, r3
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8001490:	6002      	str	r2, [r0, #0]
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8001492:	bf18      	it	ne
 8001494:	6018      	strne	r0, [r3, #0]
 8001496:	bd10      	pop	{r4, pc}
 8001498:	4613      	mov	r3, r2
 800149a:	e7e1      	b.n	8001460 <prvInsertBlockIntoFreeList+0x4>
 800149c:	20003c40 	.word	0x20003c40
 80014a0:	20000030 	.word	0x20000030

080014a4 <pvPortMalloc>:
{
 80014a4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80014a8:	4604      	mov	r4, r0
	vTaskSuspendAll();
 80014aa:	f000 fe11 	bl	80020d0 <vTaskSuspendAll>
		if( pxEnd == NULL )
 80014ae:	493e      	ldr	r1, [pc, #248]	; (80015a8 <pvPortMalloc+0x104>)
 80014b0:	4d3e      	ldr	r5, [pc, #248]	; (80015ac <pvPortMalloc+0x108>)
 80014b2:	680b      	ldr	r3, [r1, #0]
 80014b4:	bb0b      	cbnz	r3, 80014fa <pvPortMalloc+0x56>
	uxAddress = ( size_t ) ucHeap;
 80014b6:	4a3e      	ldr	r2, [pc, #248]	; (80015b0 <pvPortMalloc+0x10c>)
	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80014b8:	0756      	lsls	r6, r2, #29
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80014ba:	bf1f      	itttt	ne
 80014bc:	1dd0      	addne	r0, r2, #7
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80014be:	f020 0007 	bicne.w	r0, r0, #7
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 80014c2:	f502 5370 	addne.w	r3, r2, #15360	; 0x3c00
 80014c6:	1a1b      	subne	r3, r3, r0
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80014c8:	bf14      	ite	ne
 80014ca:	4602      	movne	r2, r0
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80014cc:	f44f 5370 	moveq.w	r3, #15360	; 0x3c00
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80014d0:	4413      	add	r3, r2
	uxAddress -= xHeapStructSize;
 80014d2:	3b08      	subs	r3, #8
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80014d4:	f023 0307 	bic.w	r3, r3, #7
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80014d8:	4e36      	ldr	r6, [pc, #216]	; (80015b4 <pvPortMalloc+0x110>)
	pxEnd = ( void * ) uxAddress;
 80014da:	600b      	str	r3, [r1, #0]
	xStart.xBlockSize = ( size_t ) 0;
 80014dc:	2000      	movs	r0, #0
 80014de:	6070      	str	r0, [r6, #4]
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80014e0:	6032      	str	r2, [r6, #0]
	pxEnd->xBlockSize = 0;
 80014e2:	6058      	str	r0, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 80014e4:	6018      	str	r0, [r3, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80014e6:	1a98      	subs	r0, r3, r2
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80014e8:	6013      	str	r3, [r2, #0]
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80014ea:	4b33      	ldr	r3, [pc, #204]	; (80015b8 <pvPortMalloc+0x114>)
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80014ec:	6050      	str	r0, [r2, #4]
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80014ee:	6018      	str	r0, [r3, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80014f0:	4b32      	ldr	r3, [pc, #200]	; (80015bc <pvPortMalloc+0x118>)
 80014f2:	6018      	str	r0, [r3, #0]
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80014f4:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 80014f8:	602b      	str	r3, [r5, #0]
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80014fa:	682f      	ldr	r7, [r5, #0]
 80014fc:	4227      	tst	r7, r4
 80014fe:	d116      	bne.n	800152e <pvPortMalloc+0x8a>
			if( xWantedSize > 0 )
 8001500:	2c00      	cmp	r4, #0
 8001502:	d041      	beq.n	8001588 <pvPortMalloc+0xe4>
				xWantedSize += xHeapStructSize;
 8001504:	f104 0308 	add.w	r3, r4, #8
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8001508:	0758      	lsls	r0, r3, #29
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800150a:	bf1c      	itt	ne
 800150c:	f023 0307 	bicne.w	r3, r3, #7
 8001510:	3308      	addne	r3, #8
			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8001512:	b163      	cbz	r3, 800152e <pvPortMalloc+0x8a>
 8001514:	4a29      	ldr	r2, [pc, #164]	; (80015bc <pvPortMalloc+0x118>)
 8001516:	6816      	ldr	r6, [r2, #0]
 8001518:	42b3      	cmp	r3, r6
 800151a:	4690      	mov	r8, r2
 800151c:	d807      	bhi.n	800152e <pvPortMalloc+0x8a>
				pxBlock = xStart.pxNextFreeBlock;
 800151e:	4a25      	ldr	r2, [pc, #148]	; (80015b4 <pvPortMalloc+0x110>)
 8001520:	6815      	ldr	r5, [r2, #0]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8001522:	6868      	ldr	r0, [r5, #4]
 8001524:	4283      	cmp	r3, r0
 8001526:	d804      	bhi.n	8001532 <pvPortMalloc+0x8e>
				if( pxBlock != pxEnd )
 8001528:	6809      	ldr	r1, [r1, #0]
 800152a:	428d      	cmp	r5, r1
 800152c:	d107      	bne.n	800153e <pvPortMalloc+0x9a>
void *pvReturn = NULL;
 800152e:	2400      	movs	r4, #0
 8001530:	e02a      	b.n	8001588 <pvPortMalloc+0xe4>
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8001532:	682c      	ldr	r4, [r5, #0]
 8001534:	2c00      	cmp	r4, #0
 8001536:	d0f7      	beq.n	8001528 <pvPortMalloc+0x84>
 8001538:	462a      	mov	r2, r5
 800153a:	4625      	mov	r5, r4
 800153c:	e7f1      	b.n	8001522 <pvPortMalloc+0x7e>
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800153e:	6829      	ldr	r1, [r5, #0]
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8001540:	6814      	ldr	r4, [r2, #0]
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8001542:	6011      	str	r1, [r2, #0]
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8001544:	1ac2      	subs	r2, r0, r3
 8001546:	2a10      	cmp	r2, #16
 8001548:	d90f      	bls.n	800156a <pvPortMalloc+0xc6>
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800154a:	18e8      	adds	r0, r5, r3
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800154c:	0741      	lsls	r1, r0, #29
 800154e:	d008      	beq.n	8001562 <pvPortMalloc+0xbe>
 8001550:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001554:	f383 8811 	msr	BASEPRI, r3
 8001558:	f3bf 8f6f 	isb	sy
 800155c:	f3bf 8f4f 	dsb	sy
 8001560:	e7fe      	b.n	8001560 <pvPortMalloc+0xbc>
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8001562:	6042      	str	r2, [r0, #4]
						pxBlock->xBlockSize = xWantedSize;
 8001564:	606b      	str	r3, [r5, #4]
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8001566:	f7ff ff79 	bl	800145c <prvInsertBlockIntoFreeList>
					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800156a:	4913      	ldr	r1, [pc, #76]	; (80015b8 <pvPortMalloc+0x114>)
					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800156c:	686b      	ldr	r3, [r5, #4]
					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800156e:	6808      	ldr	r0, [r1, #0]
					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8001570:	1af6      	subs	r6, r6, r3
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8001572:	431f      	orrs	r7, r3
					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8001574:	4286      	cmp	r6, r0
					pxBlock->pxNextFreeBlock = NULL;
 8001576:	f04f 0300 	mov.w	r3, #0
					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800157a:	f8c8 6000 	str.w	r6, [r8]
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800157e:	bf38      	it	cc
 8001580:	600e      	strcc	r6, [r1, #0]
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8001582:	3408      	adds	r4, #8
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8001584:	606f      	str	r7, [r5, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8001586:	602b      	str	r3, [r5, #0]
	( void ) xTaskResumeAll();
 8001588:	f000 fe4a 	bl	8002220 <xTaskResumeAll>
	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800158c:	0763      	lsls	r3, r4, #29
 800158e:	d008      	beq.n	80015a2 <pvPortMalloc+0xfe>
 8001590:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001594:	f383 8811 	msr	BASEPRI, r3
 8001598:	f3bf 8f6f 	isb	sy
 800159c:	f3bf 8f4f 	dsb	sy
 80015a0:	e7fe      	b.n	80015a0 <pvPortMalloc+0xfc>
}
 80015a2:	4620      	mov	r0, r4
 80015a4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80015a8:	20000030 	.word	0x20000030
 80015ac:	20003c34 	.word	0x20003c34
 80015b0:	20000034 	.word	0x20000034
 80015b4:	20003c40 	.word	0x20003c40
 80015b8:	20003c3c 	.word	0x20003c3c
 80015bc:	20003c38 	.word	0x20003c38

080015c0 <vPortFree>:
{
 80015c0:	b510      	push	{r4, lr}
	if( pv != NULL )
 80015c2:	4604      	mov	r4, r0
 80015c4:	b370      	cbz	r0, 8001624 <vPortFree+0x64>
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80015c6:	4a18      	ldr	r2, [pc, #96]	; (8001628 <vPortFree+0x68>)
 80015c8:	f850 3c04 	ldr.w	r3, [r0, #-4]
 80015cc:	6812      	ldr	r2, [r2, #0]
 80015ce:	4213      	tst	r3, r2
 80015d0:	d108      	bne.n	80015e4 <vPortFree+0x24>
 80015d2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80015d6:	f383 8811 	msr	BASEPRI, r3
 80015da:	f3bf 8f6f 	isb	sy
 80015de:	f3bf 8f4f 	dsb	sy
 80015e2:	e7fe      	b.n	80015e2 <vPortFree+0x22>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 80015e4:	f850 1c08 	ldr.w	r1, [r0, #-8]
 80015e8:	b141      	cbz	r1, 80015fc <vPortFree+0x3c>
 80015ea:	f04f 0350 	mov.w	r3, #80	; 0x50
 80015ee:	f383 8811 	msr	BASEPRI, r3
 80015f2:	f3bf 8f6f 	isb	sy
 80015f6:	f3bf 8f4f 	dsb	sy
 80015fa:	e7fe      	b.n	80015fa <vPortFree+0x3a>
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80015fc:	ea23 0302 	bic.w	r3, r3, r2
 8001600:	f840 3c04 	str.w	r3, [r0, #-4]
				vTaskSuspendAll();
 8001604:	f000 fd64 	bl	80020d0 <vTaskSuspendAll>
					xFreeBytesRemaining += pxLink->xBlockSize;
 8001608:	4a08      	ldr	r2, [pc, #32]	; (800162c <vPortFree+0x6c>)
 800160a:	f854 3c04 	ldr.w	r3, [r4, #-4]
 800160e:	6811      	ldr	r1, [r2, #0]
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8001610:	f1a4 0008 	sub.w	r0, r4, #8
					xFreeBytesRemaining += pxLink->xBlockSize;
 8001614:	440b      	add	r3, r1
 8001616:	6013      	str	r3, [r2, #0]
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8001618:	f7ff ff20 	bl	800145c <prvInsertBlockIntoFreeList>
}
 800161c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
				( void ) xTaskResumeAll();
 8001620:	f000 bdfe 	b.w	8002220 <xTaskResumeAll>
 8001624:	bd10      	pop	{r4, pc}
 8001626:	bf00      	nop
 8001628:	20003c34 	.word	0x20003c34
 800162c:	20003c38 	.word	0x20003c38

08001630 <prvIsQueueEmpty>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8001630:	b510      	push	{r4, lr}
 8001632:	4604      	mov	r4, r0
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8001634:	f7ff fdc6 	bl	80011c4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8001638:	6ba4      	ldr	r4, [r4, #56]	; 0x38
		else
		{
			xReturn = pdFALSE;
		}
	}
	taskEXIT_CRITICAL();
 800163a:	f7ff fde5 	bl	8001208 <vPortExitCritical>

	return xReturn;
}
 800163e:	fab4 f084 	clz	r0, r4
 8001642:	0940      	lsrs	r0, r0, #5
 8001644:	bd10      	pop	{r4, pc}

08001646 <prvCopyDataToQueue>:
{
 8001646:	b570      	push	{r4, r5, r6, lr}
 8001648:	4615      	mov	r5, r2
	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800164a:	6c02      	ldr	r2, [r0, #64]	; 0x40
	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800164c:	6b86      	ldr	r6, [r0, #56]	; 0x38
{
 800164e:	4604      	mov	r4, r0
	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8001650:	b942      	cbnz	r2, 8001664 <prvCopyDataToQueue+0x1e>
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8001652:	6805      	ldr	r5, [r0, #0]
 8001654:	b99d      	cbnz	r5, 800167e <prvCopyDataToQueue+0x38>
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
 8001656:	6840      	ldr	r0, [r0, #4]
 8001658:	f001 f832 	bl	80026c0 <xTaskPriorityDisinherit>
				pxQueue->pxMutexHolder = NULL;
 800165c:	6065      	str	r5, [r4, #4]
	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800165e:	3601      	adds	r6, #1
 8001660:	63a6      	str	r6, [r4, #56]	; 0x38
}
 8001662:	bd70      	pop	{r4, r5, r6, pc}
	else if( xPosition == queueSEND_TO_BACK )
 8001664:	b96d      	cbnz	r5, 8001682 <prvCopyDataToQueue+0x3c>
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
 8001666:	6880      	ldr	r0, [r0, #8]
 8001668:	f001 fafe 	bl	8002c68 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
 800166c:	68a3      	ldr	r3, [r4, #8]
 800166e:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8001670:	4413      	add	r3, r2
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8001672:	6862      	ldr	r2, [r4, #4]
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
 8001674:	60a3      	str	r3, [r4, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8001676:	4293      	cmp	r3, r2
 8001678:	d301      	bcc.n	800167e <prvCopyDataToQueue+0x38>
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800167a:	6823      	ldr	r3, [r4, #0]
 800167c:	60a3      	str	r3, [r4, #8]
BaseType_t xReturn = pdFALSE;
 800167e:	2000      	movs	r0, #0
 8001680:	e7ed      	b.n	800165e <prvCopyDataToQueue+0x18>
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8001682:	68c0      	ldr	r0, [r0, #12]
 8001684:	f001 faf0 	bl	8002c68 <memcpy>
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 8001688:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800168a:	68e2      	ldr	r2, [r4, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800168c:	6821      	ldr	r1, [r4, #0]
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 800168e:	425b      	negs	r3, r3
 8001690:	441a      	add	r2, r3
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8001692:	428a      	cmp	r2, r1
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 8001694:	60e2      	str	r2, [r4, #12]
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
 8001696:	bf3e      	ittt	cc
 8001698:	6862      	ldrcc	r2, [r4, #4]
 800169a:	189b      	addcc	r3, r3, r2
 800169c:	60e3      	strcc	r3, [r4, #12]
		if( xPosition == queueOVERWRITE )
 800169e:	2d02      	cmp	r5, #2
 80016a0:	d1ed      	bne.n	800167e <prvCopyDataToQueue+0x38>
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80016a2:	b10e      	cbz	r6, 80016a8 <prvCopyDataToQueue+0x62>
				--uxMessagesWaiting;
 80016a4:	3e01      	subs	r6, #1
 80016a6:	e7ea      	b.n	800167e <prvCopyDataToQueue+0x38>
BaseType_t xReturn = pdFALSE;
 80016a8:	4630      	mov	r0, r6
 80016aa:	e7d8      	b.n	800165e <prvCopyDataToQueue+0x18>

080016ac <prvCopyDataFromQueue>:
{
 80016ac:	4603      	mov	r3, r0
 80016ae:	b410      	push	{r4}
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80016b0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
{
 80016b2:	4608      	mov	r0, r1
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80016b4:	b162      	cbz	r2, 80016d0 <prvCopyDataFromQueue+0x24>
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
 80016b6:	68d9      	ldr	r1, [r3, #12]
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80016b8:	685c      	ldr	r4, [r3, #4]
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
 80016ba:	4411      	add	r1, r2
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80016bc:	42a1      	cmp	r1, r4
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
 80016be:	60d9      	str	r1, [r3, #12]
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
 80016c0:	bf24      	itt	cs
 80016c2:	6819      	ldrcs	r1, [r3, #0]
 80016c4:	60d9      	strcs	r1, [r3, #12]
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
 80016c6:	68d9      	ldr	r1, [r3, #12]
}
 80016c8:	f85d 4b04 	ldr.w	r4, [sp], #4
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
 80016cc:	f001 bacc 	b.w	8002c68 <memcpy>
}
 80016d0:	f85d 4b04 	ldr.w	r4, [sp], #4
 80016d4:	4770      	bx	lr

080016d6 <prvUnlockQueue>:
{
 80016d6:	b570      	push	{r4, r5, r6, lr}
 80016d8:	4604      	mov	r4, r0
	taskENTER_CRITICAL();
 80016da:	f7ff fd73 	bl	80011c4 <vPortEnterCritical>
		int8_t cTxLock = pxQueue->cTxLock;
 80016de:	f894 5045 	ldrb.w	r5, [r4, #69]	; 0x45
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80016e2:	f104 0624 	add.w	r6, r4, #36	; 0x24
		int8_t cTxLock = pxQueue->cTxLock;
 80016e6:	b26d      	sxtb	r5, r5
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80016e8:	2d00      	cmp	r5, #0
 80016ea:	dc14      	bgt.n	8001716 <prvUnlockQueue+0x40>
		pxQueue->cTxLock = queueUNLOCKED;
 80016ec:	23ff      	movs	r3, #255	; 0xff
 80016ee:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
	taskEXIT_CRITICAL();
 80016f2:	f7ff fd89 	bl	8001208 <vPortExitCritical>
	taskENTER_CRITICAL();
 80016f6:	f7ff fd65 	bl	80011c4 <vPortEnterCritical>
		int8_t cRxLock = pxQueue->cRxLock;
 80016fa:	f894 5044 	ldrb.w	r5, [r4, #68]	; 0x44
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80016fe:	f104 0610 	add.w	r6, r4, #16
		int8_t cRxLock = pxQueue->cRxLock;
 8001702:	b26d      	sxtb	r5, r5
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8001704:	2d00      	cmp	r5, #0
 8001706:	dc12      	bgt.n	800172e <prvUnlockQueue+0x58>
		pxQueue->cRxLock = queueUNLOCKED;
 8001708:	23ff      	movs	r3, #255	; 0xff
 800170a:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
}
 800170e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	taskEXIT_CRITICAL();
 8001712:	f7ff bd79 	b.w	8001208 <vPortExitCritical>
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8001716:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8001718:	2b00      	cmp	r3, #0
 800171a:	d0e7      	beq.n	80016ec <prvUnlockQueue+0x16>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800171c:	4630      	mov	r0, r6
 800171e:	f000 fedb 	bl	80024d8 <xTaskRemoveFromEventList>
 8001722:	b108      	cbz	r0, 8001728 <prvUnlockQueue+0x52>
						vTaskMissedYield();
 8001724:	f000 ff62 	bl	80025ec <vTaskMissedYield>
 8001728:	3d01      	subs	r5, #1
 800172a:	b26d      	sxtb	r5, r5
 800172c:	e7dc      	b.n	80016e8 <prvUnlockQueue+0x12>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800172e:	6923      	ldr	r3, [r4, #16]
 8001730:	2b00      	cmp	r3, #0
 8001732:	d0e9      	beq.n	8001708 <prvUnlockQueue+0x32>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8001734:	4630      	mov	r0, r6
 8001736:	f000 fecf 	bl	80024d8 <xTaskRemoveFromEventList>
 800173a:	b108      	cbz	r0, 8001740 <prvUnlockQueue+0x6a>
					vTaskMissedYield();
 800173c:	f000 ff56 	bl	80025ec <vTaskMissedYield>
 8001740:	3d01      	subs	r5, #1
 8001742:	b26d      	sxtb	r5, r5
 8001744:	e7de      	b.n	8001704 <prvUnlockQueue+0x2e>
	...

08001748 <xQueueGenericReset>:
{
 8001748:	b538      	push	{r3, r4, r5, lr}
 800174a:	460d      	mov	r5, r1
	configASSERT( pxQueue );
 800174c:	4604      	mov	r4, r0
 800174e:	b940      	cbnz	r0, 8001762 <xQueueGenericReset+0x1a>
 8001750:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001754:	f383 8811 	msr	BASEPRI, r3
 8001758:	f3bf 8f6f 	isb	sy
 800175c:	f3bf 8f4f 	dsb	sy
 8001760:	e7fe      	b.n	8001760 <xQueueGenericReset+0x18>
	taskENTER_CRITICAL();
 8001762:	f7ff fd2f 	bl	80011c4 <vPortEnterCritical>
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 8001766:	6c20      	ldr	r0, [r4, #64]	; 0x40
 8001768:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800176a:	6822      	ldr	r2, [r4, #0]
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800176c:	60a2      	str	r2, [r4, #8]
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 800176e:	4343      	muls	r3, r0
 8001770:	18d1      	adds	r1, r2, r3
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
 8001772:	1a1b      	subs	r3, r3, r0
 8001774:	4413      	add	r3, r2
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 8001776:	6061      	str	r1, [r4, #4]
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
 8001778:	60e3      	str	r3, [r4, #12]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800177a:	2100      	movs	r1, #0
		pxQueue->cRxLock = queueUNLOCKED;
 800177c:	23ff      	movs	r3, #255	; 0xff
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800177e:	63a1      	str	r1, [r4, #56]	; 0x38
		pxQueue->cRxLock = queueUNLOCKED;
 8001780:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8001784:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
		if( xNewQueue == pdFALSE )
 8001788:	b995      	cbnz	r5, 80017b0 <xQueueGenericReset+0x68>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800178a:	6923      	ldr	r3, [r4, #16]
 800178c:	b163      	cbz	r3, 80017a8 <xQueueGenericReset+0x60>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800178e:	f104 0010 	add.w	r0, r4, #16
 8001792:	f000 fea1 	bl	80024d8 <xTaskRemoveFromEventList>
 8001796:	b138      	cbz	r0, 80017a8 <xQueueGenericReset+0x60>
					queueYIELD_IF_USING_PREEMPTION();
 8001798:	4b0a      	ldr	r3, [pc, #40]	; (80017c4 <xQueueGenericReset+0x7c>)
 800179a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800179e:	601a      	str	r2, [r3, #0]
 80017a0:	f3bf 8f4f 	dsb	sy
 80017a4:	f3bf 8f6f 	isb	sy
	taskEXIT_CRITICAL();
 80017a8:	f7ff fd2e 	bl	8001208 <vPortExitCritical>
}
 80017ac:	2001      	movs	r0, #1
 80017ae:	bd38      	pop	{r3, r4, r5, pc}
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80017b0:	f104 0010 	add.w	r0, r4, #16
 80017b4:	f7ff fc5a 	bl	800106c <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80017b8:	f104 0024 	add.w	r0, r4, #36	; 0x24
 80017bc:	f7ff fc56 	bl	800106c <vListInitialise>
 80017c0:	e7f2      	b.n	80017a8 <xQueueGenericReset+0x60>
 80017c2:	bf00      	nop
 80017c4:	e000ed04 	.word	0xe000ed04

080017c8 <xQueueGenericCreate>:
	{
 80017c8:	b570      	push	{r4, r5, r6, lr}
 80017ca:	460d      	mov	r5, r1
		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80017cc:	4606      	mov	r6, r0
 80017ce:	b940      	cbnz	r0, 80017e2 <xQueueGenericCreate+0x1a>
 80017d0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80017d4:	f383 8811 	msr	BASEPRI, r3
 80017d8:	f3bf 8f6f 	isb	sy
 80017dc:	f3bf 8f4f 	dsb	sy
 80017e0:	e7fe      	b.n	80017e0 <xQueueGenericCreate+0x18>
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80017e2:	4348      	muls	r0, r1
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
 80017e4:	3048      	adds	r0, #72	; 0x48
 80017e6:	f7ff fe5d 	bl	80014a4 <pvPortMalloc>
		if( pxNewQueue != NULL )
 80017ea:	4604      	mov	r4, r0
 80017ec:	b138      	cbz	r0, 80017fe <xQueueGenericCreate+0x36>
	if( uxItemSize == ( UBaseType_t ) 0 )
 80017ee:	b945      	cbnz	r5, 8001802 <xQueueGenericCreate+0x3a>
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80017f0:	6020      	str	r0, [r4, #0]
	pxNewQueue->uxLength = uxQueueLength;
 80017f2:	63e6      	str	r6, [r4, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 80017f4:	6425      	str	r5, [r4, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80017f6:	2101      	movs	r1, #1
 80017f8:	4620      	mov	r0, r4
 80017fa:	f7ff ffa5 	bl	8001748 <xQueueGenericReset>
	}
 80017fe:	4620      	mov	r0, r4
 8001800:	bd70      	pop	{r4, r5, r6, pc}
			pucQueueStorage = ( ( uint8_t * ) pxNewQueue ) + sizeof( Queue_t );
 8001802:	f100 0348 	add.w	r3, r0, #72	; 0x48
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8001806:	6003      	str	r3, [r0, #0]
 8001808:	e7f3      	b.n	80017f2 <xQueueGenericCreate+0x2a>
	...

0800180c <xQueueGenericSend>:
{
 800180c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8001810:	4689      	mov	r9, r1
 8001812:	9201      	str	r2, [sp, #4]
 8001814:	461f      	mov	r7, r3
	configASSERT( pxQueue );
 8001816:	4604      	mov	r4, r0
 8001818:	b940      	cbnz	r0, 800182c <xQueueGenericSend+0x20>
 800181a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800181e:	f383 8811 	msr	BASEPRI, r3
 8001822:	f3bf 8f6f 	isb	sy
 8001826:	f3bf 8f4f 	dsb	sy
 800182a:	e7fe      	b.n	800182a <xQueueGenericSend+0x1e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800182c:	2900      	cmp	r1, #0
 800182e:	f040 8088 	bne.w	8001942 <xQueueGenericSend+0x136>
 8001832:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8001834:	2b00      	cmp	r3, #0
 8001836:	f000 8084 	beq.w	8001942 <xQueueGenericSend+0x136>
 800183a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800183e:	f383 8811 	msr	BASEPRI, r3
 8001842:	f3bf 8f6f 	isb	sy
 8001846:	f3bf 8f4f 	dsb	sy
 800184a:	e7fe      	b.n	800184a <xQueueGenericSend+0x3e>
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800184c:	9e01      	ldr	r6, [sp, #4]
 800184e:	2e00      	cmp	r6, #0
 8001850:	f000 8082 	beq.w	8001958 <xQueueGenericSend+0x14c>
 8001854:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001858:	f383 8811 	msr	BASEPRI, r3
 800185c:	f3bf 8f6f 	isb	sy
 8001860:	f3bf 8f4f 	dsb	sy
 8001864:	e7fe      	b.n	8001864 <xQueueGenericSend+0x58>
				if( xTicksToWait == ( TickType_t ) 0 )
 8001866:	9d01      	ldr	r5, [sp, #4]
 8001868:	b91d      	cbnz	r5, 8001872 <xQueueGenericSend+0x66>
					taskEXIT_CRITICAL();
 800186a:	f7ff fccd 	bl	8001208 <vPortExitCritical>
			return errQUEUE_FULL;
 800186e:	2000      	movs	r0, #0
 8001870:	e058      	b.n	8001924 <xQueueGenericSend+0x118>
				else if( xEntryTimeSet == pdFALSE )
 8001872:	b916      	cbnz	r6, 800187a <xQueueGenericSend+0x6e>
					vTaskInternalSetTimeOutState( &xTimeOut );
 8001874:	a802      	add	r0, sp, #8
 8001876:	f000 fe71 	bl	800255c <vTaskInternalSetTimeOutState>
		taskEXIT_CRITICAL();
 800187a:	f7ff fcc5 	bl	8001208 <vPortExitCritical>
		vTaskSuspendAll();
 800187e:	f000 fc27 	bl	80020d0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8001882:	f7ff fc9f 	bl	80011c4 <vPortEnterCritical>
 8001886:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 800188a:	2bff      	cmp	r3, #255	; 0xff
 800188c:	bf08      	it	eq
 800188e:	f884 8044 	strbeq.w	r8, [r4, #68]	; 0x44
 8001892:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 8001896:	2bff      	cmp	r3, #255	; 0xff
 8001898:	bf08      	it	eq
 800189a:	f884 8045 	strbeq.w	r8, [r4, #69]	; 0x45
 800189e:	f7ff fcb3 	bl	8001208 <vPortExitCritical>
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80018a2:	a901      	add	r1, sp, #4
 80018a4:	a802      	add	r0, sp, #8
 80018a6:	f000 fe65 	bl	8002574 <xTaskCheckForTimeOut>
 80018aa:	2800      	cmp	r0, #0
 80018ac:	d143      	bne.n	8001936 <xQueueGenericSend+0x12a>

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80018ae:	f7ff fc89 	bl	80011c4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80018b2:	6ba6      	ldr	r6, [r4, #56]	; 0x38
 80018b4:	6be5      	ldr	r5, [r4, #60]	; 0x3c
		else
		{
			xReturn = pdFALSE;
		}
	}
	taskEXIT_CRITICAL();
 80018b6:	f7ff fca7 	bl	8001208 <vPortExitCritical>
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 80018ba:	42ae      	cmp	r6, r5
 80018bc:	d135      	bne.n	800192a <xQueueGenericSend+0x11e>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80018be:	9901      	ldr	r1, [sp, #4]
 80018c0:	f104 0010 	add.w	r0, r4, #16
 80018c4:	f000 fdee 	bl	80024a4 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80018c8:	4620      	mov	r0, r4
 80018ca:	f7ff ff04 	bl	80016d6 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80018ce:	f000 fca7 	bl	8002220 <xTaskResumeAll>
 80018d2:	b938      	cbnz	r0, 80018e4 <xQueueGenericSend+0xd8>
					portYIELD_WITHIN_API();
 80018d4:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 80018d8:	f8ca 3000 	str.w	r3, [sl]
 80018dc:	f3bf 8f4f 	dsb	sy
 80018e0:	f3bf 8f6f 	isb	sy
 80018e4:	2601      	movs	r6, #1
		taskENTER_CRITICAL();
 80018e6:	f7ff fc6d 	bl	80011c4 <vPortEnterCritical>
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80018ea:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 80018ec:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80018ee:	429a      	cmp	r2, r3
 80018f0:	d301      	bcc.n	80018f6 <xQueueGenericSend+0xea>
 80018f2:	2f02      	cmp	r7, #2
 80018f4:	d1b7      	bne.n	8001866 <xQueueGenericSend+0x5a>
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80018f6:	463a      	mov	r2, r7
 80018f8:	4649      	mov	r1, r9
 80018fa:	4620      	mov	r0, r4
 80018fc:	f7ff fea3 	bl	8001646 <prvCopyDataToQueue>
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8001900:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8001902:	b11b      	cbz	r3, 800190c <xQueueGenericSend+0x100>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8001904:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8001908:	f000 fde6 	bl	80024d8 <xTaskRemoveFromEventList>
					else if( xYieldRequired != pdFALSE )
 800190c:	b138      	cbz	r0, 800191e <xQueueGenericSend+0x112>
						queueYIELD_IF_USING_PREEMPTION();
 800190e:	4b19      	ldr	r3, [pc, #100]	; (8001974 <xQueueGenericSend+0x168>)
 8001910:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001914:	601a      	str	r2, [r3, #0]
 8001916:	f3bf 8f4f 	dsb	sy
 800191a:	f3bf 8f6f 	isb	sy
				taskEXIT_CRITICAL();
 800191e:	f7ff fc73 	bl	8001208 <vPortExitCritical>
				return pdPASS;
 8001922:	2001      	movs	r0, #1
}
 8001924:	b004      	add	sp, #16
 8001926:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
				prvUnlockQueue( pxQueue );
 800192a:	4620      	mov	r0, r4
 800192c:	f7ff fed3 	bl	80016d6 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8001930:	f000 fc76 	bl	8002220 <xTaskResumeAll>
 8001934:	e7d6      	b.n	80018e4 <xQueueGenericSend+0xd8>
			prvUnlockQueue( pxQueue );
 8001936:	4620      	mov	r0, r4
 8001938:	f7ff fecd 	bl	80016d6 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800193c:	f000 fc70 	bl	8002220 <xTaskResumeAll>
 8001940:	e795      	b.n	800186e <xQueueGenericSend+0x62>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8001942:	2f02      	cmp	r7, #2
 8001944:	d102      	bne.n	800194c <xQueueGenericSend+0x140>
 8001946:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8001948:	2b01      	cmp	r3, #1
 800194a:	d10a      	bne.n	8001962 <xQueueGenericSend+0x156>
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800194c:	f000 fe54 	bl	80025f8 <xTaskGetSchedulerState>
 8001950:	2800      	cmp	r0, #0
 8001952:	f43f af7b 	beq.w	800184c <xQueueGenericSend+0x40>
 8001956:	2600      	movs	r6, #0
		prvLockQueue( pxQueue );
 8001958:	f04f 0800 	mov.w	r8, #0
					portYIELD_WITHIN_API();
 800195c:	f8df a014 	ldr.w	sl, [pc, #20]	; 8001974 <xQueueGenericSend+0x168>
 8001960:	e7c1      	b.n	80018e6 <xQueueGenericSend+0xda>
 8001962:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001966:	f383 8811 	msr	BASEPRI, r3
 800196a:	f3bf 8f6f 	isb	sy
 800196e:	f3bf 8f4f 	dsb	sy
 8001972:	e7fe      	b.n	8001972 <xQueueGenericSend+0x166>
 8001974:	e000ed04 	.word	0xe000ed04

08001978 <xQueueGiveFromISR>:
{
 8001978:	b570      	push	{r4, r5, r6, lr}
 800197a:	460d      	mov	r5, r1
	configASSERT( pxQueue );
 800197c:	4604      	mov	r4, r0
 800197e:	b940      	cbnz	r0, 8001992 <xQueueGiveFromISR+0x1a>
 8001980:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001984:	f383 8811 	msr	BASEPRI, r3
 8001988:	f3bf 8f6f 	isb	sy
 800198c:	f3bf 8f4f 	dsb	sy
 8001990:	e7fe      	b.n	8001990 <xQueueGiveFromISR+0x18>
	configASSERT( pxQueue->uxItemSize == 0 );
 8001992:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8001994:	b143      	cbz	r3, 80019a8 <xQueueGiveFromISR+0x30>
 8001996:	f04f 0350 	mov.w	r3, #80	; 0x50
 800199a:	f383 8811 	msr	BASEPRI, r3
 800199e:	f3bf 8f6f 	isb	sy
 80019a2:	f3bf 8f4f 	dsb	sy
 80019a6:	e7fe      	b.n	80019a6 <xQueueGiveFromISR+0x2e>
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->pxMutexHolder != NULL ) ) );
 80019a8:	6803      	ldr	r3, [r0, #0]
 80019aa:	b90b      	cbnz	r3, 80019b0 <xQueueGiveFromISR+0x38>
 80019ac:	6843      	ldr	r3, [r0, #4]
 80019ae:	bb73      	cbnz	r3, 8001a0e <xQueueGiveFromISR+0x96>
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80019b0:	f7ff fd26 	bl	8001400 <vPortValidateInterruptPriority>
	__asm volatile
 80019b4:	f3ef 8611 	mrs	r6, BASEPRI
 80019b8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80019bc:	f383 8811 	msr	BASEPRI, r3
 80019c0:	f3bf 8f6f 	isb	sy
 80019c4:	f3bf 8f4f 	dsb	sy
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80019c8:	6ba2      	ldr	r2, [r4, #56]	; 0x38
		if( uxMessagesWaiting < pxQueue->uxLength )
 80019ca:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80019cc:	429a      	cmp	r2, r3
 80019ce:	d301      	bcc.n	80019d4 <xQueueGiveFromISR+0x5c>
			xReturn = errQUEUE_FULL;
 80019d0:	2000      	movs	r0, #0
 80019d2:	e014      	b.n	80019fe <xQueueGiveFromISR+0x86>
			const int8_t cTxLock = pxQueue->cTxLock;
 80019d4:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80019d8:	3201      	adds	r2, #1
			const int8_t cTxLock = pxQueue->cTxLock;
 80019da:	b25b      	sxtb	r3, r3
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80019dc:	63a2      	str	r2, [r4, #56]	; 0x38
			if( cTxLock == queueUNLOCKED )
 80019de:	1c5a      	adds	r2, r3, #1
 80019e0:	d110      	bne.n	8001a04 <xQueueGiveFromISR+0x8c>
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80019e2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80019e4:	b90b      	cbnz	r3, 80019ea <xQueueGiveFromISR+0x72>
			xReturn = pdPASS;
 80019e6:	2001      	movs	r0, #1
 80019e8:	e009      	b.n	80019fe <xQueueGiveFromISR+0x86>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80019ea:	f104 0024 	add.w	r0, r4, #36	; 0x24
 80019ee:	f000 fd73 	bl	80024d8 <xTaskRemoveFromEventList>
 80019f2:	2800      	cmp	r0, #0
 80019f4:	d0f7      	beq.n	80019e6 <xQueueGiveFromISR+0x6e>
							if( pxHigherPriorityTaskWoken != NULL )
 80019f6:	2d00      	cmp	r5, #0
 80019f8:	d0f5      	beq.n	80019e6 <xQueueGiveFromISR+0x6e>
								*pxHigherPriorityTaskWoken = pdTRUE;
 80019fa:	2001      	movs	r0, #1
 80019fc:	6028      	str	r0, [r5, #0]
	__asm volatile
 80019fe:	f386 8811 	msr	BASEPRI, r6
}
 8001a02:	bd70      	pop	{r4, r5, r6, pc}
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8001a04:	3301      	adds	r3, #1
 8001a06:	b25b      	sxtb	r3, r3
 8001a08:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8001a0c:	e7eb      	b.n	80019e6 <xQueueGiveFromISR+0x6e>
	__asm volatile
 8001a0e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001a12:	f383 8811 	msr	BASEPRI, r3
 8001a16:	f3bf 8f6f 	isb	sy
 8001a1a:	f3bf 8f4f 	dsb	sy
 8001a1e:	e7fe      	b.n	8001a1e <xQueueGiveFromISR+0xa6>

08001a20 <xQueueSemaphoreTake>:
{
 8001a20:	e92d 41ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, lr}
	configASSERT( ( pxQueue ) );
 8001a24:	4604      	mov	r4, r0
{
 8001a26:	9101      	str	r1, [sp, #4]
	configASSERT( ( pxQueue ) );
 8001a28:	b940      	cbnz	r0, 8001a3c <xQueueSemaphoreTake+0x1c>
 8001a2a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001a2e:	f383 8811 	msr	BASEPRI, r3
 8001a32:	f3bf 8f6f 	isb	sy
 8001a36:	f3bf 8f4f 	dsb	sy
 8001a3a:	e7fe      	b.n	8001a3a <xQueueSemaphoreTake+0x1a>
	configASSERT( pxQueue->uxItemSize == 0 );
 8001a3c:	6c05      	ldr	r5, [r0, #64]	; 0x40
 8001a3e:	b145      	cbz	r5, 8001a52 <xQueueSemaphoreTake+0x32>
 8001a40:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001a44:	f383 8811 	msr	BASEPRI, r3
 8001a48:	f3bf 8f6f 	isb	sy
 8001a4c:	f3bf 8f4f 	dsb	sy
 8001a50:	e7fe      	b.n	8001a50 <xQueueSemaphoreTake+0x30>
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8001a52:	f000 fdd1 	bl	80025f8 <xTaskGetSchedulerState>
 8001a56:	b918      	cbnz	r0, 8001a60 <xQueueSemaphoreTake+0x40>
 8001a58:	9d01      	ldr	r5, [sp, #4]
 8001a5a:	2d00      	cmp	r5, #0
 8001a5c:	f040 8095 	bne.w	8001b8a <xQueueSemaphoreTake+0x16a>
					portYIELD_WITHIN_API();
 8001a60:	f8df 8138 	ldr.w	r8, [pc, #312]	; 8001b9c <xQueueSemaphoreTake+0x17c>
 8001a64:	462e      	mov	r6, r5
		prvLockQueue( pxQueue );
 8001a66:	2700      	movs	r7, #0
		taskENTER_CRITICAL();
 8001a68:	f7ff fbac 	bl	80011c4 <vPortEnterCritical>
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8001a6c:	6ba3      	ldr	r3, [r4, #56]	; 0x38
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8001a6e:	b1e3      	cbz	r3, 8001aaa <xQueueSemaphoreTake+0x8a>
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8001a70:	3b01      	subs	r3, #1
 8001a72:	63a3      	str	r3, [r4, #56]	; 0x38
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8001a74:	6823      	ldr	r3, [r4, #0]
 8001a76:	b913      	cbnz	r3, 8001a7e <xQueueSemaphoreTake+0x5e>
						pxQueue->pxMutexHolder = ( int8_t * ) pvTaskIncrementMutexHeldCount(); /*lint !e961 Cast is not redundant as TaskHandle_t is a typedef. */
 8001a78:	f000 fecc 	bl	8002814 <pvTaskIncrementMutexHeldCount>
 8001a7c:	6060      	str	r0, [r4, #4]
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8001a7e:	6923      	ldr	r3, [r4, #16]
 8001a80:	b163      	cbz	r3, 8001a9c <xQueueSemaphoreTake+0x7c>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8001a82:	f104 0010 	add.w	r0, r4, #16
 8001a86:	f000 fd27 	bl	80024d8 <xTaskRemoveFromEventList>
 8001a8a:	b138      	cbz	r0, 8001a9c <xQueueSemaphoreTake+0x7c>
						queueYIELD_IF_USING_PREEMPTION();
 8001a8c:	4b43      	ldr	r3, [pc, #268]	; (8001b9c <xQueueSemaphoreTake+0x17c>)
 8001a8e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001a92:	601a      	str	r2, [r3, #0]
 8001a94:	f3bf 8f4f 	dsb	sy
 8001a98:	f3bf 8f6f 	isb	sy
				taskEXIT_CRITICAL();
 8001a9c:	f7ff fbb4 	bl	8001208 <vPortExitCritical>
				return pdPASS;
 8001aa0:	2501      	movs	r5, #1
}
 8001aa2:	4628      	mov	r0, r5
 8001aa4:	b004      	add	sp, #16
 8001aa6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
				if( xTicksToWait == ( TickType_t ) 0 )
 8001aaa:	9b01      	ldr	r3, [sp, #4]
 8001aac:	b963      	cbnz	r3, 8001ac8 <xQueueSemaphoreTake+0xa8>
						configASSERT( xInheritanceOccurred == pdFALSE );
 8001aae:	b145      	cbz	r5, 8001ac2 <xQueueSemaphoreTake+0xa2>
 8001ab0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001ab4:	f383 8811 	msr	BASEPRI, r3
 8001ab8:	f3bf 8f6f 	isb	sy
 8001abc:	f3bf 8f4f 	dsb	sy
 8001ac0:	e7fe      	b.n	8001ac0 <xQueueSemaphoreTake+0xa0>
					taskEXIT_CRITICAL();
 8001ac2:	f7ff fba1 	bl	8001208 <vPortExitCritical>
					return errQUEUE_EMPTY;
 8001ac6:	e7ec      	b.n	8001aa2 <xQueueSemaphoreTake+0x82>
				else if( xEntryTimeSet == pdFALSE )
 8001ac8:	b916      	cbnz	r6, 8001ad0 <xQueueSemaphoreTake+0xb0>
					vTaskInternalSetTimeOutState( &xTimeOut );
 8001aca:	a802      	add	r0, sp, #8
 8001acc:	f000 fd46 	bl	800255c <vTaskInternalSetTimeOutState>
		taskEXIT_CRITICAL();
 8001ad0:	f7ff fb9a 	bl	8001208 <vPortExitCritical>
		vTaskSuspendAll();
 8001ad4:	f000 fafc 	bl	80020d0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8001ad8:	f7ff fb74 	bl	80011c4 <vPortEnterCritical>
 8001adc:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 8001ae0:	2bff      	cmp	r3, #255	; 0xff
 8001ae2:	bf08      	it	eq
 8001ae4:	f884 7044 	strbeq.w	r7, [r4, #68]	; 0x44
 8001ae8:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 8001aec:	2bff      	cmp	r3, #255	; 0xff
 8001aee:	bf08      	it	eq
 8001af0:	f884 7045 	strbeq.w	r7, [r4, #69]	; 0x45
 8001af4:	f7ff fb88 	bl	8001208 <vPortExitCritical>
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8001af8:	a901      	add	r1, sp, #4
 8001afa:	a802      	add	r0, sp, #8
 8001afc:	f000 fd3a 	bl	8002574 <xTaskCheckForTimeOut>
 8001b00:	bb40      	cbnz	r0, 8001b54 <xQueueSemaphoreTake+0x134>
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8001b02:	4620      	mov	r0, r4
 8001b04:	f7ff fd94 	bl	8001630 <prvIsQueueEmpty>
 8001b08:	b1f0      	cbz	r0, 8001b48 <xQueueSemaphoreTake+0x128>
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8001b0a:	6823      	ldr	r3, [r4, #0]
 8001b0c:	b93b      	cbnz	r3, 8001b1e <xQueueSemaphoreTake+0xfe>
						taskENTER_CRITICAL();
 8001b0e:	f7ff fb59 	bl	80011c4 <vPortEnterCritical>
							xInheritanceOccurred = xTaskPriorityInherit( ( void * ) pxQueue->pxMutexHolder );
 8001b12:	6860      	ldr	r0, [r4, #4]
 8001b14:	f000 fd80 	bl	8002618 <xTaskPriorityInherit>
 8001b18:	4605      	mov	r5, r0
						taskEXIT_CRITICAL();
 8001b1a:	f7ff fb75 	bl	8001208 <vPortExitCritical>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8001b1e:	9901      	ldr	r1, [sp, #4]
 8001b20:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8001b24:	f000 fcbe 	bl	80024a4 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8001b28:	4620      	mov	r0, r4
 8001b2a:	f7ff fdd4 	bl	80016d6 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8001b2e:	f000 fb77 	bl	8002220 <xTaskResumeAll>
 8001b32:	b938      	cbnz	r0, 8001b44 <xQueueSemaphoreTake+0x124>
					portYIELD_WITHIN_API();
 8001b34:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8001b38:	f8c8 3000 	str.w	r3, [r8]
 8001b3c:	f3bf 8f4f 	dsb	sy
 8001b40:	f3bf 8f6f 	isb	sy
 8001b44:	2601      	movs	r6, #1
 8001b46:	e78f      	b.n	8001a68 <xQueueSemaphoreTake+0x48>
				prvUnlockQueue( pxQueue );
 8001b48:	4620      	mov	r0, r4
 8001b4a:	f7ff fdc4 	bl	80016d6 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8001b4e:	f000 fb67 	bl	8002220 <xTaskResumeAll>
 8001b52:	e7f7      	b.n	8001b44 <xQueueSemaphoreTake+0x124>
			prvUnlockQueue( pxQueue );
 8001b54:	4620      	mov	r0, r4
 8001b56:	f7ff fdbe 	bl	80016d6 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8001b5a:	f000 fb61 	bl	8002220 <xTaskResumeAll>
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8001b5e:	4620      	mov	r0, r4
 8001b60:	f7ff fd66 	bl	8001630 <prvIsQueueEmpty>
 8001b64:	2800      	cmp	r0, #0
 8001b66:	d0ed      	beq.n	8001b44 <xQueueSemaphoreTake+0x124>
					if( xInheritanceOccurred != pdFALSE )
 8001b68:	2d00      	cmp	r5, #0
 8001b6a:	d09a      	beq.n	8001aa2 <xQueueSemaphoreTake+0x82>
						taskENTER_CRITICAL();
 8001b6c:	f7ff fb2a 	bl	80011c4 <vPortEnterCritical>
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0 )
 8001b70:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8001b72:	b119      	cbz	r1, 8001b7c <xQueueSemaphoreTake+0x15c>
			uxHighestPriorityOfWaitingTasks = configMAX_PRIORITIES - listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8001b74:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8001b76:	6819      	ldr	r1, [r3, #0]
 8001b78:	f1c1 0107 	rsb	r1, r1, #7
							vTaskPriorityDisinheritAfterTimeout( ( void * ) pxQueue->pxMutexHolder, uxHighestWaitingPriority );
 8001b7c:	6860      	ldr	r0, [r4, #4]
 8001b7e:	f000 fdef 	bl	8002760 <vTaskPriorityDisinheritAfterTimeout>
				return errQUEUE_EMPTY;
 8001b82:	2500      	movs	r5, #0
						taskEXIT_CRITICAL();
 8001b84:	f7ff fb40 	bl	8001208 <vPortExitCritical>
 8001b88:	e78b      	b.n	8001aa2 <xQueueSemaphoreTake+0x82>
 8001b8a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001b8e:	f383 8811 	msr	BASEPRI, r3
 8001b92:	f3bf 8f6f 	isb	sy
 8001b96:	f3bf 8f4f 	dsb	sy
 8001b9a:	e7fe      	b.n	8001b9a <xQueueSemaphoreTake+0x17a>
 8001b9c:	e000ed04 	.word	0xe000ed04

08001ba0 <xQueueReceiveFromISR>:
{
 8001ba0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8001ba4:	4689      	mov	r9, r1
 8001ba6:	4690      	mov	r8, r2
	configASSERT( pxQueue );
 8001ba8:	4605      	mov	r5, r0
 8001baa:	b940      	cbnz	r0, 8001bbe <xQueueReceiveFromISR+0x1e>
 8001bac:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001bb0:	f383 8811 	msr	BASEPRI, r3
 8001bb4:	f3bf 8f6f 	isb	sy
 8001bb8:	f3bf 8f4f 	dsb	sy
 8001bbc:	e7fe      	b.n	8001bbc <xQueueReceiveFromISR+0x1c>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8001bbe:	bb71      	cbnz	r1, 8001c1e <xQueueReceiveFromISR+0x7e>
 8001bc0:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8001bc2:	b363      	cbz	r3, 8001c1e <xQueueReceiveFromISR+0x7e>
 8001bc4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001bc8:	f383 8811 	msr	BASEPRI, r3
 8001bcc:	f3bf 8f6f 	isb	sy
 8001bd0:	f3bf 8f4f 	dsb	sy
 8001bd4:	e7fe      	b.n	8001bd4 <xQueueReceiveFromISR+0x34>
			const int8_t cRxLock = pxQueue->cRxLock;
 8001bd6:	f895 6044 	ldrb.w	r6, [r5, #68]	; 0x44
			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8001bda:	4649      	mov	r1, r9
			const int8_t cRxLock = pxQueue->cRxLock;
 8001bdc:	b276      	sxtb	r6, r6
			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8001bde:	4628      	mov	r0, r5
 8001be0:	f7ff fd64 	bl	80016ac <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8001be4:	3c01      	subs	r4, #1
			if( cRxLock == queueUNLOCKED )
 8001be6:	1c73      	adds	r3, r6, #1
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8001be8:	63ac      	str	r4, [r5, #56]	; 0x38
			if( cRxLock == queueUNLOCKED )
 8001bea:	d113      	bne.n	8001c14 <xQueueReceiveFromISR+0x74>
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8001bec:	692b      	ldr	r3, [r5, #16]
 8001bee:	b90b      	cbnz	r3, 8001bf4 <xQueueReceiveFromISR+0x54>
			xReturn = pdPASS;
 8001bf0:	2001      	movs	r0, #1
 8001bf2:	e00b      	b.n	8001c0c <xQueueReceiveFromISR+0x6c>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8001bf4:	f105 0010 	add.w	r0, r5, #16
 8001bf8:	f000 fc6e 	bl	80024d8 <xTaskRemoveFromEventList>
 8001bfc:	2800      	cmp	r0, #0
 8001bfe:	d0f7      	beq.n	8001bf0 <xQueueReceiveFromISR+0x50>
						if( pxHigherPriorityTaskWoken != NULL )
 8001c00:	f1b8 0f00 	cmp.w	r8, #0
 8001c04:	d0f4      	beq.n	8001bf0 <xQueueReceiveFromISR+0x50>
							*pxHigherPriorityTaskWoken = pdTRUE;
 8001c06:	2001      	movs	r0, #1
 8001c08:	f8c8 0000 	str.w	r0, [r8]
	__asm volatile
 8001c0c:	f387 8811 	msr	BASEPRI, r7
}
 8001c10:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8001c14:	3601      	adds	r6, #1
 8001c16:	b276      	sxtb	r6, r6
 8001c18:	f885 6044 	strb.w	r6, [r5, #68]	; 0x44
 8001c1c:	e7e8      	b.n	8001bf0 <xQueueReceiveFromISR+0x50>
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8001c1e:	f7ff fbef 	bl	8001400 <vPortValidateInterruptPriority>
	__asm volatile
 8001c22:	f3ef 8711 	mrs	r7, BASEPRI
 8001c26:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001c2a:	f383 8811 	msr	BASEPRI, r3
 8001c2e:	f3bf 8f6f 	isb	sy
 8001c32:	f3bf 8f4f 	dsb	sy
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8001c36:	6bac      	ldr	r4, [r5, #56]	; 0x38
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8001c38:	2c00      	cmp	r4, #0
 8001c3a:	d1cc      	bne.n	8001bd6 <xQueueReceiveFromISR+0x36>
			xReturn = pdFAIL;
 8001c3c:	4620      	mov	r0, r4
 8001c3e:	e7e5      	b.n	8001c0c <xQueueReceiveFromISR+0x6c>

08001c40 <prvTaskIsTaskSuspended>:

		/* Accesses xPendingReadyList so must be called from a critical
		section. */

		/* It does not make sense to check if the calling task is suspended. */
		configASSERT( xTask );
 8001c40:	b940      	cbnz	r0, 8001c54 <prvTaskIsTaskSuspended+0x14>
	__asm volatile
 8001c42:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001c46:	f383 8811 	msr	BASEPRI, r3
 8001c4a:	f3bf 8f6f 	isb	sy
 8001c4e:	f3bf 8f4f 	dsb	sy
 8001c52:	e7fe      	b.n	8001c52 <prvTaskIsTaskSuspended+0x12>

		/* Is the task being resumed actually in the suspended list? */
		if( listIS_CONTAINED_WITHIN( &xSuspendedTaskList, &( pxTCB->xStateListItem ) ) != pdFALSE )
 8001c54:	6942      	ldr	r2, [r0, #20]
 8001c56:	4b06      	ldr	r3, [pc, #24]	; (8001c70 <prvTaskIsTaskSuspended+0x30>)
 8001c58:	429a      	cmp	r2, r3
 8001c5a:	d001      	beq.n	8001c60 <prvTaskIsTaskSuspended+0x20>
	BaseType_t xReturn = pdFALSE;
 8001c5c:	2000      	movs	r0, #0
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
	} /*lint !e818 xTask cannot be a pointer to const because it is a typedef. */
 8001c5e:	4770      	bx	lr
			if( listIS_CONTAINED_WITHIN( &xPendingReadyList, &( pxTCB->xEventListItem ) ) == pdFALSE )
 8001c60:	6a80      	ldr	r0, [r0, #40]	; 0x28
 8001c62:	4b04      	ldr	r3, [pc, #16]	; (8001c74 <prvTaskIsTaskSuspended+0x34>)
 8001c64:	4298      	cmp	r0, r3
 8001c66:	d0f9      	beq.n	8001c5c <prvTaskIsTaskSuspended+0x1c>
				if( listIS_CONTAINED_WITHIN( NULL, &( pxTCB->xEventListItem ) ) != pdFALSE ) /*lint !e961.  The cast is only redundant when NULL is used. */
 8001c68:	fab0 f080 	clz	r0, r0
 8001c6c:	0940      	lsrs	r0, r0, #5
		return xReturn;
 8001c6e:	4770      	bx	lr
 8001c70:	20003d44 	.word	0x20003d44
 8001c74:	20003d2c 	.word	0x20003d2c

08001c78 <prvResetNextTaskUnblockTime>:

static void prvResetNextTaskUnblockTime( void )
{
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8001c78:	4a06      	ldr	r2, [pc, #24]	; (8001c94 <prvResetNextTaskUnblockTime+0x1c>)
 8001c7a:	6813      	ldr	r3, [r2, #0]
 8001c7c:	6819      	ldr	r1, [r3, #0]
 8001c7e:	4b06      	ldr	r3, [pc, #24]	; (8001c98 <prvResetNextTaskUnblockTime+0x20>)
 8001c80:	b919      	cbnz	r1, 8001c8a <prvResetNextTaskUnblockTime+0x12>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8001c82:	f04f 32ff 	mov.w	r2, #4294967295
		/* The new current delayed list is not empty, get the value of
		the item at the head of the delayed list.  This is the time at
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8001c86:	601a      	str	r2, [r3, #0]
 8001c88:	4770      	bx	lr
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8001c8a:	6812      	ldr	r2, [r2, #0]
 8001c8c:	68d2      	ldr	r2, [r2, #12]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8001c8e:	68d2      	ldr	r2, [r2, #12]
 8001c90:	6852      	ldr	r2, [r2, #4]
 8001c92:	e7f8      	b.n	8001c86 <prvResetNextTaskUnblockTime+0xe>
 8001c94:	20003c4c 	.word	0x20003c4c
 8001c98:	20003d24 	.word	0x20003d24

08001c9c <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8001c9c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8001c9e:	4b1b      	ldr	r3, [pc, #108]	; (8001d0c <prvAddCurrentTaskToDelayedList+0x70>)
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8001ca0:	4e1b      	ldr	r6, [pc, #108]	; (8001d10 <prvAddCurrentTaskToDelayedList+0x74>)
const TickType_t xConstTickCount = xTickCount;
 8001ca2:	681d      	ldr	r5, [r3, #0]
{
 8001ca4:	4604      	mov	r4, r0
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8001ca6:	6830      	ldr	r0, [r6, #0]
 8001ca8:	3004      	adds	r0, #4
{
 8001caa:	460f      	mov	r7, r1
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8001cac:	f7ff fa0f 	bl	80010ce <uxListRemove>
 8001cb0:	4633      	mov	r3, r6
 8001cb2:	b940      	cbnz	r0, 8001cc6 <prvAddCurrentTaskToDelayedList+0x2a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
 8001cb4:	6831      	ldr	r1, [r6, #0]
 8001cb6:	4e17      	ldr	r6, [pc, #92]	; (8001d14 <prvAddCurrentTaskToDelayedList+0x78>)
 8001cb8:	6ac9      	ldr	r1, [r1, #44]	; 0x2c
 8001cba:	6832      	ldr	r2, [r6, #0]
 8001cbc:	2001      	movs	r0, #1
 8001cbe:	4088      	lsls	r0, r1
 8001cc0:	ea22 0200 	bic.w	r2, r2, r0
 8001cc4:	6032      	str	r2, [r6, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8001cc6:	1c62      	adds	r2, r4, #1
 8001cc8:	d107      	bne.n	8001cda <prvAddCurrentTaskToDelayedList+0x3e>
 8001cca:	b137      	cbz	r7, 8001cda <prvAddCurrentTaskToDelayedList+0x3e>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8001ccc:	6819      	ldr	r1, [r3, #0]
 8001cce:	4812      	ldr	r0, [pc, #72]	; (8001d18 <prvAddCurrentTaskToDelayedList+0x7c>)
 8001cd0:	3104      	adds	r1, #4

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8001cd2:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8001cd6:	f7ff b9d7 	b.w	8001088 <vListInsertEnd>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8001cda:	442c      	add	r4, r5
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8001cdc:	681a      	ldr	r2, [r3, #0]
			if( xTimeToWake < xConstTickCount )
 8001cde:	42a5      	cmp	r5, r4
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8001ce0:	6054      	str	r4, [r2, #4]
			if( xTimeToWake < xConstTickCount )
 8001ce2:	d907      	bls.n	8001cf4 <prvAddCurrentTaskToDelayedList+0x58>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8001ce4:	4a0d      	ldr	r2, [pc, #52]	; (8001d1c <prvAddCurrentTaskToDelayedList+0x80>)
 8001ce6:	6810      	ldr	r0, [r2, #0]
 8001ce8:	6819      	ldr	r1, [r3, #0]
}
 8001cea:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8001cee:	3104      	adds	r1, #4
 8001cf0:	f7ff b9d6 	b.w	80010a0 <vListInsert>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8001cf4:	4a0a      	ldr	r2, [pc, #40]	; (8001d20 <prvAddCurrentTaskToDelayedList+0x84>)
 8001cf6:	6810      	ldr	r0, [r2, #0]
 8001cf8:	6819      	ldr	r1, [r3, #0]
 8001cfa:	3104      	adds	r1, #4
 8001cfc:	f7ff f9d0 	bl	80010a0 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8001d00:	4b08      	ldr	r3, [pc, #32]	; (8001d24 <prvAddCurrentTaskToDelayedList+0x88>)
 8001d02:	681a      	ldr	r2, [r3, #0]
 8001d04:	4294      	cmp	r4, r2
					xNextTaskUnblockTime = xTimeToWake;
 8001d06:	bf38      	it	cc
 8001d08:	601c      	strcc	r4, [r3, #0]
 8001d0a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001d0c:	20003d6c 	.word	0x20003d6c
 8001d10:	20003c48 	.word	0x20003c48
 8001d14:	20003cf4 	.word	0x20003cf4
 8001d18:	20003d44 	.word	0x20003d44
 8001d1c:	20003c50 	.word	0x20003c50
 8001d20:	20003c4c 	.word	0x20003c4c
 8001d24:	20003d24 	.word	0x20003d24

08001d28 <prvIdleTask>:
{
 8001d28:	b580      	push	{r7, lr}
				taskYIELD();
 8001d2a:	f8df 8064 	ldr.w	r8, [pc, #100]	; 8001d90 <prvIdleTask+0x68>
				pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 8001d2e:	4f14      	ldr	r7, [pc, #80]	; (8001d80 <prvIdleTask+0x58>)
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8001d30:	4c14      	ldr	r4, [pc, #80]	; (8001d84 <prvIdleTask+0x5c>)
				--uxCurrentNumberOfTasks;
 8001d32:	4e15      	ldr	r6, [pc, #84]	; (8001d88 <prvIdleTask+0x60>)
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8001d34:	6823      	ldr	r3, [r4, #0]
 8001d36:	b963      	cbnz	r3, 8001d52 <prvIdleTask+0x2a>
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8001d38:	4b14      	ldr	r3, [pc, #80]	; (8001d8c <prvIdleTask+0x64>)
 8001d3a:	681b      	ldr	r3, [r3, #0]
 8001d3c:	2b01      	cmp	r3, #1
 8001d3e:	d9f8      	bls.n	8001d32 <prvIdleTask+0xa>
				taskYIELD();
 8001d40:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8001d44:	f8c8 3000 	str.w	r3, [r8]
 8001d48:	f3bf 8f4f 	dsb	sy
 8001d4c:	f3bf 8f6f 	isb	sy
 8001d50:	e7ee      	b.n	8001d30 <prvIdleTask+0x8>
			taskENTER_CRITICAL();
 8001d52:	f7ff fa37 	bl	80011c4 <vPortEnterCritical>
				pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 8001d56:	68fb      	ldr	r3, [r7, #12]
 8001d58:	68dd      	ldr	r5, [r3, #12]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8001d5a:	1d28      	adds	r0, r5, #4
 8001d5c:	f7ff f9b7 	bl	80010ce <uxListRemove>
				--uxCurrentNumberOfTasks;
 8001d60:	6833      	ldr	r3, [r6, #0]
 8001d62:	3b01      	subs	r3, #1
 8001d64:	6033      	str	r3, [r6, #0]
				--uxDeletedTasksWaitingCleanUp;
 8001d66:	6823      	ldr	r3, [r4, #0]
 8001d68:	3b01      	subs	r3, #1
 8001d6a:	6023      	str	r3, [r4, #0]
			taskEXIT_CRITICAL();
 8001d6c:	f7ff fa4c 	bl	8001208 <vPortExitCritical>
			vPortFree( pxTCB->pxStack );
 8001d70:	6b28      	ldr	r0, [r5, #48]	; 0x30
 8001d72:	f7ff fc25 	bl	80015c0 <vPortFree>
			vPortFree( pxTCB );
 8001d76:	4628      	mov	r0, r5
 8001d78:	f7ff fc22 	bl	80015c0 <vPortFree>
 8001d7c:	e7da      	b.n	8001d34 <prvIdleTask+0xc>
 8001d7e:	bf00      	nop
 8001d80:	20003d58 	.word	0x20003d58
 8001d84:	20003ce4 	.word	0x20003ce4
 8001d88:	20003ce0 	.word	0x20003ce0
 8001d8c:	20003c54 	.word	0x20003c54
 8001d90:	e000ed04 	.word	0xe000ed04

08001d94 <xTaskCreate>:
	{
 8001d94:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8001d98:	ea4f 0a82 	mov.w	sl, r2, lsl #2
	{
 8001d9c:	4680      	mov	r8, r0
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8001d9e:	4650      	mov	r0, sl
	{
 8001da0:	460f      	mov	r7, r1
 8001da2:	4699      	mov	r9, r3
 8001da4:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8001da6:	f7ff fb7d 	bl	80014a4 <pvPortMalloc>
			if( pxStack != NULL )
 8001daa:	4605      	mov	r5, r0
 8001dac:	2800      	cmp	r0, #0
 8001dae:	f000 8096 	beq.w	8001ede <xTaskCreate+0x14a>
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 8001db2:	2054      	movs	r0, #84	; 0x54
 8001db4:	f7ff fb76 	bl	80014a4 <pvPortMalloc>
				if( pxNewTCB != NULL )
 8001db8:	4604      	mov	r4, r0
 8001dba:	2800      	cmp	r0, #0
 8001dbc:	f000 808c 	beq.w	8001ed8 <xTaskCreate+0x144>
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 8001dc0:	f1aa 0a04 	sub.w	sl, sl, #4
					pxNewTCB->pxStack = pxStack;
 8001dc4:	6305      	str	r5, [r0, #48]	; 0x30
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 8001dc6:	4455      	add	r5, sl
 8001dc8:	1e7b      	subs	r3, r7, #1
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 8001dca:	f025 0a07 	bic.w	sl, r5, #7
 8001dce:	f100 0234 	add.w	r2, r0, #52	; 0x34
 8001dd2:	370f      	adds	r7, #15
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8001dd4:	7859      	ldrb	r1, [r3, #1]
 8001dd6:	f802 1b01 	strb.w	r1, [r2], #1
		if( pcName[ x ] == 0x00 )
 8001dda:	f813 1f01 	ldrb.w	r1, [r3, #1]!
 8001dde:	b109      	cbz	r1, 8001de4 <xTaskCreate+0x50>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8001de0:	42bb      	cmp	r3, r7
 8001de2:	d1f7      	bne.n	8001dd4 <xTaskCreate+0x40>
 8001de4:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 8001de6:	2d06      	cmp	r5, #6
 8001de8:	bf28      	it	cs
 8001dea:	2506      	movcs	r5, #6
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8001dec:	f04f 0b00 	mov.w	fp, #0
	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8001df0:	1d27      	adds	r7, r4, #4
	pxNewTCB->uxPriority = uxPriority;
 8001df2:	62e5      	str	r5, [r4, #44]	; 0x2c
		pxNewTCB->uxBasePriority = uxPriority;
 8001df4:	6465      	str	r5, [r4, #68]	; 0x44
	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8001df6:	4638      	mov	r0, r7
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8001df8:	f884 b043 	strb.w	fp, [r4, #67]	; 0x43
		pxNewTCB->uxMutexesHeld = 0;
 8001dfc:	f8c4 b048 	str.w	fp, [r4, #72]	; 0x48
	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8001e00:	f7ff f93f 	bl	8001082 <vListInitialiseItem>
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8001e04:	f1c5 0507 	rsb	r5, r5, #7
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8001e08:	f104 0018 	add.w	r0, r4, #24
 8001e0c:	f7ff f939 	bl	8001082 <vListInitialiseItem>
		pxNewTCB->ulNotifiedValue = 0;
 8001e10:	f8c4 b04c 	str.w	fp, [r4, #76]	; 0x4c
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8001e14:	6124      	str	r4, [r4, #16]
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8001e16:	61a5      	str	r5, [r4, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8001e18:	6264      	str	r4, [r4, #36]	; 0x24
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8001e1a:	f884 b050 	strb.w	fp, [r4, #80]	; 0x50
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8001e1e:	464a      	mov	r2, r9
 8001e20:	4641      	mov	r1, r8
 8001e22:	4650      	mov	r0, sl
 8001e24:	f7ff f9a2 	bl	800116c <pxPortInitialiseStack>
 8001e28:	6020      	str	r0, [r4, #0]
	if( ( void * ) pxCreatedTask != NULL )
 8001e2a:	b106      	cbz	r6, 8001e2e <xTaskCreate+0x9a>
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8001e2c:	6034      	str	r4, [r6, #0]
	taskENTER_CRITICAL();
 8001e2e:	f7ff f9c9 	bl	80011c4 <vPortEnterCritical>
		uxCurrentNumberOfTasks++;
 8001e32:	4b32      	ldr	r3, [pc, #200]	; (8001efc <xTaskCreate+0x168>)
		if( pxCurrentTCB == NULL )
 8001e34:	4e32      	ldr	r6, [pc, #200]	; (8001f00 <xTaskCreate+0x16c>)
		uxCurrentNumberOfTasks++;
 8001e36:	681a      	ldr	r2, [r3, #0]
 8001e38:	f8df 80f0 	ldr.w	r8, [pc, #240]	; 8001f2c <xTaskCreate+0x198>
 8001e3c:	3201      	adds	r2, #1
 8001e3e:	601a      	str	r2, [r3, #0]
		if( pxCurrentTCB == NULL )
 8001e40:	6835      	ldr	r5, [r6, #0]
 8001e42:	2d00      	cmp	r5, #0
 8001e44:	d14e      	bne.n	8001ee4 <xTaskCreate+0x150>
			pxCurrentTCB = pxNewTCB;
 8001e46:	6034      	str	r4, [r6, #0]
			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8001e48:	681b      	ldr	r3, [r3, #0]
 8001e4a:	2b01      	cmp	r3, #1
 8001e4c:	d11d      	bne.n	8001e8a <xTaskCreate+0xf6>
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8001e4e:	eb08 0005 	add.w	r0, r8, r5
 8001e52:	3514      	adds	r5, #20
 8001e54:	f7ff f90a 	bl	800106c <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8001e58:	2d8c      	cmp	r5, #140	; 0x8c
 8001e5a:	d1f8      	bne.n	8001e4e <xTaskCreate+0xba>
	vListInitialise( &xDelayedTaskList1 );
 8001e5c:	f8df 90d0 	ldr.w	r9, [pc, #208]	; 8001f30 <xTaskCreate+0x19c>
	vListInitialise( &xDelayedTaskList2 );
 8001e60:	4d28      	ldr	r5, [pc, #160]	; (8001f04 <xTaskCreate+0x170>)
	vListInitialise( &xDelayedTaskList1 );
 8001e62:	4648      	mov	r0, r9
 8001e64:	f7ff f902 	bl	800106c <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8001e68:	4628      	mov	r0, r5
 8001e6a:	f7ff f8ff 	bl	800106c <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8001e6e:	4826      	ldr	r0, [pc, #152]	; (8001f08 <xTaskCreate+0x174>)
 8001e70:	f7ff f8fc 	bl	800106c <vListInitialise>
		vListInitialise( &xTasksWaitingTermination );
 8001e74:	4825      	ldr	r0, [pc, #148]	; (8001f0c <xTaskCreate+0x178>)
 8001e76:	f7ff f8f9 	bl	800106c <vListInitialise>
		vListInitialise( &xSuspendedTaskList );
 8001e7a:	4825      	ldr	r0, [pc, #148]	; (8001f10 <xTaskCreate+0x17c>)
 8001e7c:	f7ff f8f6 	bl	800106c <vListInitialise>
	pxDelayedTaskList = &xDelayedTaskList1;
 8001e80:	4b24      	ldr	r3, [pc, #144]	; (8001f14 <xTaskCreate+0x180>)
 8001e82:	f8c3 9000 	str.w	r9, [r3]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8001e86:	4b24      	ldr	r3, [pc, #144]	; (8001f18 <xTaskCreate+0x184>)
 8001e88:	601d      	str	r5, [r3, #0]
		uxTaskNumber++;
 8001e8a:	4a24      	ldr	r2, [pc, #144]	; (8001f1c <xTaskCreate+0x188>)
		prvAddTaskToReadyList( pxNewTCB );
 8001e8c:	4924      	ldr	r1, [pc, #144]	; (8001f20 <xTaskCreate+0x18c>)
		uxTaskNumber++;
 8001e8e:	6813      	ldr	r3, [r2, #0]
		prvAddTaskToReadyList( pxNewTCB );
 8001e90:	6808      	ldr	r0, [r1, #0]
		uxTaskNumber++;
 8001e92:	3301      	adds	r3, #1
 8001e94:	6013      	str	r3, [r2, #0]
		prvAddTaskToReadyList( pxNewTCB );
 8001e96:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8001e98:	2501      	movs	r5, #1
 8001e9a:	fa05 f302 	lsl.w	r3, r5, r2
 8001e9e:	4303      	orrs	r3, r0
 8001ea0:	2014      	movs	r0, #20
 8001ea2:	600b      	str	r3, [r1, #0]
 8001ea4:	fb00 8002 	mla	r0, r0, r2, r8
 8001ea8:	4639      	mov	r1, r7
 8001eaa:	f7ff f8ed 	bl	8001088 <vListInsertEnd>
	taskEXIT_CRITICAL();
 8001eae:	f7ff f9ab 	bl	8001208 <vPortExitCritical>
	if( xSchedulerRunning != pdFALSE )
 8001eb2:	4b1c      	ldr	r3, [pc, #112]	; (8001f24 <xTaskCreate+0x190>)
 8001eb4:	681b      	ldr	r3, [r3, #0]
 8001eb6:	b163      	cbz	r3, 8001ed2 <xTaskCreate+0x13e>
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8001eb8:	6833      	ldr	r3, [r6, #0]
 8001eba:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001ebc:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8001ebe:	429a      	cmp	r2, r3
 8001ec0:	d207      	bcs.n	8001ed2 <xTaskCreate+0x13e>
			taskYIELD_IF_USING_PREEMPTION();
 8001ec2:	4b19      	ldr	r3, [pc, #100]	; (8001f28 <xTaskCreate+0x194>)
 8001ec4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001ec8:	601a      	str	r2, [r3, #0]
 8001eca:	f3bf 8f4f 	dsb	sy
 8001ece:	f3bf 8f6f 	isb	sy
	}
 8001ed2:	4628      	mov	r0, r5
 8001ed4:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
					vPortFree( pxStack );
 8001ed8:	4628      	mov	r0, r5
 8001eda:	f7ff fb71 	bl	80015c0 <vPortFree>
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8001ede:	f04f 35ff 	mov.w	r5, #4294967295
 8001ee2:	e7f6      	b.n	8001ed2 <xTaskCreate+0x13e>
			if( xSchedulerRunning == pdFALSE )
 8001ee4:	4b0f      	ldr	r3, [pc, #60]	; (8001f24 <xTaskCreate+0x190>)
 8001ee6:	681b      	ldr	r3, [r3, #0]
 8001ee8:	2b00      	cmp	r3, #0
 8001eea:	d1ce      	bne.n	8001e8a <xTaskCreate+0xf6>
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8001eec:	6833      	ldr	r3, [r6, #0]
 8001eee:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001ef0:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8001ef2:	429a      	cmp	r2, r3
					pxCurrentTCB = pxNewTCB;
 8001ef4:	bf98      	it	ls
 8001ef6:	6034      	strls	r4, [r6, #0]
 8001ef8:	e7c7      	b.n	8001e8a <xTaskCreate+0xf6>
 8001efa:	bf00      	nop
 8001efc:	20003ce0 	.word	0x20003ce0
 8001f00:	20003c48 	.word	0x20003c48
 8001f04:	20003d0c 	.word	0x20003d0c
 8001f08:	20003d2c 	.word	0x20003d2c
 8001f0c:	20003d58 	.word	0x20003d58
 8001f10:	20003d44 	.word	0x20003d44
 8001f14:	20003c4c 	.word	0x20003c4c
 8001f18:	20003c50 	.word	0x20003c50
 8001f1c:	20003cf0 	.word	0x20003cf0
 8001f20:	20003cf4 	.word	0x20003cf4
 8001f24:	20003d40 	.word	0x20003d40
 8001f28:	e000ed04 	.word	0xe000ed04
 8001f2c:	20003c54 	.word	0x20003c54
 8001f30:	20003cf8 	.word	0x20003cf8

08001f34 <vTaskResume>:
	{
 8001f34:	b570      	push	{r4, r5, r6, lr}
		configASSERT( xTaskToResume );
 8001f36:	4604      	mov	r4, r0
 8001f38:	b940      	cbnz	r0, 8001f4c <vTaskResume+0x18>
 8001f3a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001f3e:	f383 8811 	msr	BASEPRI, r3
 8001f42:	f3bf 8f6f 	isb	sy
 8001f46:	f3bf 8f4f 	dsb	sy
 8001f4a:	e7fe      	b.n	8001f4a <vTaskResume+0x16>
		if( ( pxTCB != NULL ) && ( pxTCB != pxCurrentTCB ) )
 8001f4c:	4d16      	ldr	r5, [pc, #88]	; (8001fa8 <vTaskResume+0x74>)
 8001f4e:	682b      	ldr	r3, [r5, #0]
 8001f50:	4298      	cmp	r0, r3
 8001f52:	d028      	beq.n	8001fa6 <vTaskResume+0x72>
			taskENTER_CRITICAL();
 8001f54:	f7ff f936 	bl	80011c4 <vPortEnterCritical>
				if( prvTaskIsTaskSuspended( pxTCB ) != pdFALSE )
 8001f58:	4620      	mov	r0, r4
 8001f5a:	f7ff fe71 	bl	8001c40 <prvTaskIsTaskSuspended>
 8001f5e:	b1f0      	cbz	r0, 8001f9e <vTaskResume+0x6a>
					( void ) uxListRemove(  &( pxTCB->xStateListItem ) );
 8001f60:	1d26      	adds	r6, r4, #4
 8001f62:	4630      	mov	r0, r6
 8001f64:	f7ff f8b3 	bl	80010ce <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8001f68:	4910      	ldr	r1, [pc, #64]	; (8001fac <vTaskResume+0x78>)
 8001f6a:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8001f6c:	6808      	ldr	r0, [r1, #0]
 8001f6e:	2301      	movs	r3, #1
 8001f70:	4093      	lsls	r3, r2
 8001f72:	4303      	orrs	r3, r0
 8001f74:	600b      	str	r3, [r1, #0]
 8001f76:	4b0e      	ldr	r3, [pc, #56]	; (8001fb0 <vTaskResume+0x7c>)
 8001f78:	2014      	movs	r0, #20
 8001f7a:	fb00 3002 	mla	r0, r0, r2, r3
 8001f7e:	4631      	mov	r1, r6
 8001f80:	f7ff f882 	bl	8001088 <vListInsertEnd>
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8001f84:	682b      	ldr	r3, [r5, #0]
 8001f86:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8001f88:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001f8a:	429a      	cmp	r2, r3
 8001f8c:	d307      	bcc.n	8001f9e <vTaskResume+0x6a>
						taskYIELD_IF_USING_PREEMPTION();
 8001f8e:	4b09      	ldr	r3, [pc, #36]	; (8001fb4 <vTaskResume+0x80>)
 8001f90:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001f94:	601a      	str	r2, [r3, #0]
 8001f96:	f3bf 8f4f 	dsb	sy
 8001f9a:	f3bf 8f6f 	isb	sy
	}
 8001f9e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
			taskEXIT_CRITICAL();
 8001fa2:	f7ff b931 	b.w	8001208 <vPortExitCritical>
 8001fa6:	bd70      	pop	{r4, r5, r6, pc}
 8001fa8:	20003c48 	.word	0x20003c48
 8001fac:	20003cf4 	.word	0x20003cf4
 8001fb0:	20003c54 	.word	0x20003c54
 8001fb4:	e000ed04 	.word	0xe000ed04

08001fb8 <xTaskResumeFromISR>:
	{
 8001fb8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
		configASSERT( xTaskToResume );
 8001fba:	4605      	mov	r5, r0
 8001fbc:	b940      	cbnz	r0, 8001fd0 <xTaskResumeFromISR+0x18>
 8001fbe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001fc2:	f383 8811 	msr	BASEPRI, r3
 8001fc6:	f3bf 8f6f 	isb	sy
 8001fca:	f3bf 8f4f 	dsb	sy
 8001fce:	e7fe      	b.n	8001fce <xTaskResumeFromISR+0x16>
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8001fd0:	f7ff fa16 	bl	8001400 <vPortValidateInterruptPriority>
	__asm volatile
 8001fd4:	f3ef 8611 	mrs	r6, BASEPRI
 8001fd8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001fdc:	f383 8811 	msr	BASEPRI, r3
 8001fe0:	f3bf 8f6f 	isb	sy
 8001fe4:	f3bf 8f4f 	dsb	sy
			if( prvTaskIsTaskSuspended( pxTCB ) != pdFALSE )
 8001fe8:	4628      	mov	r0, r5
 8001fea:	f7ff fe29 	bl	8001c40 <prvTaskIsTaskSuspended>
 8001fee:	b338      	cbz	r0, 8002040 <xTaskResumeFromISR+0x88>
				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8001ff0:	4b14      	ldr	r3, [pc, #80]	; (8002044 <xTaskResumeFromISR+0x8c>)
 8001ff2:	681b      	ldr	r3, [r3, #0]
 8001ff4:	b9eb      	cbnz	r3, 8002032 <xTaskResumeFromISR+0x7a>
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8001ff6:	4b14      	ldr	r3, [pc, #80]	; (8002048 <xTaskResumeFromISR+0x90>)
 8001ff8:	6aec      	ldr	r4, [r5, #44]	; 0x2c
 8001ffa:	681b      	ldr	r3, [r3, #0]
 8001ffc:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8001ffe:	1d2f      	adds	r7, r5, #4
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8002000:	4284      	cmp	r4, r0
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8002002:	4638      	mov	r0, r7
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8002004:	bf34      	ite	cc
 8002006:	2400      	movcc	r4, #0
 8002008:	2401      	movcs	r4, #1
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800200a:	f7ff f860 	bl	80010ce <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800200e:	490f      	ldr	r1, [pc, #60]	; (800204c <xTaskResumeFromISR+0x94>)
 8002010:	6aea      	ldr	r2, [r5, #44]	; 0x2c
 8002012:	6808      	ldr	r0, [r1, #0]
 8002014:	2301      	movs	r3, #1
 8002016:	4093      	lsls	r3, r2
 8002018:	4303      	orrs	r3, r0
 800201a:	600b      	str	r3, [r1, #0]
 800201c:	4b0c      	ldr	r3, [pc, #48]	; (8002050 <xTaskResumeFromISR+0x98>)
 800201e:	2014      	movs	r0, #20
 8002020:	4639      	mov	r1, r7
 8002022:	fb00 3002 	mla	r0, r0, r2, r3
 8002026:	f7ff f82f 	bl	8001088 <vListInsertEnd>
	__asm volatile
 800202a:	f386 8811 	msr	BASEPRI, r6
	}
 800202e:	4620      	mov	r0, r4
 8002030:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
 8002032:	f105 0118 	add.w	r1, r5, #24
 8002036:	4807      	ldr	r0, [pc, #28]	; (8002054 <xTaskResumeFromISR+0x9c>)
 8002038:	f7ff f826 	bl	8001088 <vListInsertEnd>
	BaseType_t xYieldRequired = pdFALSE;
 800203c:	2400      	movs	r4, #0
 800203e:	e7f4      	b.n	800202a <xTaskResumeFromISR+0x72>
 8002040:	4604      	mov	r4, r0
 8002042:	e7f2      	b.n	800202a <xTaskResumeFromISR+0x72>
 8002044:	20003cec 	.word	0x20003cec
 8002048:	20003c48 	.word	0x20003c48
 800204c:	20003cf4 	.word	0x20003cf4
 8002050:	20003c54 	.word	0x20003c54
 8002054:	20003d2c 	.word	0x20003d2c

08002058 <vTaskStartScheduler>:
{
 8002058:	b513      	push	{r0, r1, r4, lr}
		xReturn = xTaskCreate(	prvIdleTask,
 800205a:	4b17      	ldr	r3, [pc, #92]	; (80020b8 <vTaskStartScheduler+0x60>)
 800205c:	9301      	str	r3, [sp, #4]
 800205e:	2400      	movs	r4, #0
 8002060:	9400      	str	r4, [sp, #0]
 8002062:	4623      	mov	r3, r4
 8002064:	2280      	movs	r2, #128	; 0x80
 8002066:	4915      	ldr	r1, [pc, #84]	; (80020bc <vTaskStartScheduler+0x64>)
 8002068:	4815      	ldr	r0, [pc, #84]	; (80020c0 <vTaskStartScheduler+0x68>)
 800206a:	f7ff fe93 	bl	8001d94 <xTaskCreate>
	if( xReturn == pdPASS )
 800206e:	2801      	cmp	r0, #1
 8002070:	d114      	bne.n	800209c <vTaskStartScheduler+0x44>
	__asm volatile
 8002072:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002076:	f383 8811 	msr	BASEPRI, r3
 800207a:	f3bf 8f6f 	isb	sy
 800207e:	f3bf 8f4f 	dsb	sy
		xNextTaskUnblockTime = portMAX_DELAY;
 8002082:	4b10      	ldr	r3, [pc, #64]	; (80020c4 <vTaskStartScheduler+0x6c>)
 8002084:	f04f 32ff 	mov.w	r2, #4294967295
 8002088:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800208a:	4b0f      	ldr	r3, [pc, #60]	; (80020c8 <vTaskStartScheduler+0x70>)
 800208c:	6018      	str	r0, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 800208e:	4b0f      	ldr	r3, [pc, #60]	; (80020cc <vTaskStartScheduler+0x74>)
 8002090:	601c      	str	r4, [r3, #0]
}
 8002092:	b002      	add	sp, #8
 8002094:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		if( xPortStartScheduler() != pdFALSE )
 8002098:	f7ff b92c 	b.w	80012f4 <xPortStartScheduler>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800209c:	3001      	adds	r0, #1
 800209e:	d108      	bne.n	80020b2 <vTaskStartScheduler+0x5a>
 80020a0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80020a4:	f383 8811 	msr	BASEPRI, r3
 80020a8:	f3bf 8f6f 	isb	sy
 80020ac:	f3bf 8f4f 	dsb	sy
 80020b0:	e7fe      	b.n	80020b0 <vTaskStartScheduler+0x58>
}
 80020b2:	b002      	add	sp, #8
 80020b4:	bd10      	pop	{r4, pc}
 80020b6:	bf00      	nop
 80020b8:	20003d20 	.word	0x20003d20
 80020bc:	08002ce4 	.word	0x08002ce4
 80020c0:	08001d29 	.word	0x08001d29
 80020c4:	20003d24 	.word	0x20003d24
 80020c8:	20003d40 	.word	0x20003d40
 80020cc:	20003d6c 	.word	0x20003d6c

080020d0 <vTaskSuspendAll>:
	++uxSchedulerSuspended;
 80020d0:	4a02      	ldr	r2, [pc, #8]	; (80020dc <vTaskSuspendAll+0xc>)
 80020d2:	6813      	ldr	r3, [r2, #0]
 80020d4:	3301      	adds	r3, #1
 80020d6:	6013      	str	r3, [r2, #0]
 80020d8:	4770      	bx	lr
 80020da:	bf00      	nop
 80020dc:	20003cec 	.word	0x20003cec

080020e0 <xTaskGetTickCount>:
		xTicks = xTickCount;
 80020e0:	4b01      	ldr	r3, [pc, #4]	; (80020e8 <xTaskGetTickCount+0x8>)
 80020e2:	6818      	ldr	r0, [r3, #0]
}
 80020e4:	4770      	bx	lr
 80020e6:	bf00      	nop
 80020e8:	20003d6c 	.word	0x20003d6c

080020ec <xTaskGetTickCountFromISR>:
{
 80020ec:	b508      	push	{r3, lr}
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80020ee:	f7ff f987 	bl	8001400 <vPortValidateInterruptPriority>
		xReturn = xTickCount;
 80020f2:	4b01      	ldr	r3, [pc, #4]	; (80020f8 <xTaskGetTickCountFromISR+0xc>)
 80020f4:	6818      	ldr	r0, [r3, #0]
}
 80020f6:	bd08      	pop	{r3, pc}
 80020f8:	20003d6c 	.word	0x20003d6c

080020fc <xTaskIncrementTick>:
{
 80020fc:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8002100:	4b3c      	ldr	r3, [pc, #240]	; (80021f4 <xTaskIncrementTick+0xf8>)
 8002102:	681b      	ldr	r3, [r3, #0]
 8002104:	2b00      	cmp	r3, #0
 8002106:	d153      	bne.n	80021b0 <xTaskIncrementTick+0xb4>
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8002108:	4b3b      	ldr	r3, [pc, #236]	; (80021f8 <xTaskIncrementTick+0xfc>)
 800210a:	681c      	ldr	r4, [r3, #0]
 800210c:	3401      	adds	r4, #1
		xTickCount = xConstTickCount;
 800210e:	601c      	str	r4, [r3, #0]
		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8002110:	b9bc      	cbnz	r4, 8002142 <xTaskIncrementTick+0x46>
			taskSWITCH_DELAYED_LISTS();
 8002112:	4b3a      	ldr	r3, [pc, #232]	; (80021fc <xTaskIncrementTick+0x100>)
 8002114:	681a      	ldr	r2, [r3, #0]
 8002116:	6812      	ldr	r2, [r2, #0]
 8002118:	b142      	cbz	r2, 800212c <xTaskIncrementTick+0x30>
 800211a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800211e:	f383 8811 	msr	BASEPRI, r3
 8002122:	f3bf 8f6f 	isb	sy
 8002126:	f3bf 8f4f 	dsb	sy
 800212a:	e7fe      	b.n	800212a <xTaskIncrementTick+0x2e>
 800212c:	4a34      	ldr	r2, [pc, #208]	; (8002200 <xTaskIncrementTick+0x104>)
 800212e:	6819      	ldr	r1, [r3, #0]
 8002130:	6810      	ldr	r0, [r2, #0]
 8002132:	6018      	str	r0, [r3, #0]
 8002134:	6011      	str	r1, [r2, #0]
 8002136:	4a33      	ldr	r2, [pc, #204]	; (8002204 <xTaskIncrementTick+0x108>)
 8002138:	6813      	ldr	r3, [r2, #0]
 800213a:	3301      	adds	r3, #1
 800213c:	6013      	str	r3, [r2, #0]
 800213e:	f7ff fd9b 	bl	8001c78 <prvResetNextTaskUnblockTime>
		if( xConstTickCount >= xNextTaskUnblockTime )
 8002142:	4d31      	ldr	r5, [pc, #196]	; (8002208 <xTaskIncrementTick+0x10c>)
 8002144:	4f31      	ldr	r7, [pc, #196]	; (800220c <xTaskIncrementTick+0x110>)
 8002146:	682b      	ldr	r3, [r5, #0]
 8002148:	429c      	cmp	r4, r3
 800214a:	f04f 0b00 	mov.w	fp, #0
 800214e:	d33e      	bcc.n	80021ce <xTaskIncrementTick+0xd2>
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8002150:	f8df 80a8 	ldr.w	r8, [pc, #168]	; 80021fc <xTaskIncrementTick+0x100>
					prvAddTaskToReadyList( pxTCB );
 8002154:	f8df 90c4 	ldr.w	r9, [pc, #196]	; 800221c <xTaskIncrementTick+0x120>
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8002158:	f8d8 2000 	ldr.w	r2, [r8]
 800215c:	6812      	ldr	r2, [r2, #0]
 800215e:	bb72      	cbnz	r2, 80021be <xTaskIncrementTick+0xc2>
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002160:	f04f 32ff 	mov.w	r2, #4294967295
 8002164:	602a      	str	r2, [r5, #0]
					break;
 8002166:	e032      	b.n	80021ce <xTaskIncrementTick+0xd2>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8002168:	f106 0a04 	add.w	sl, r6, #4
 800216c:	4650      	mov	r0, sl
 800216e:	f7fe ffae 	bl	80010ce <uxListRemove>
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8002172:	6ab1      	ldr	r1, [r6, #40]	; 0x28
 8002174:	b119      	cbz	r1, 800217e <xTaskIncrementTick+0x82>
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8002176:	f106 0018 	add.w	r0, r6, #24
 800217a:	f7fe ffa8 	bl	80010ce <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800217e:	6af0      	ldr	r0, [r6, #44]	; 0x2c
 8002180:	f8d9 3000 	ldr.w	r3, [r9]
 8002184:	2201      	movs	r2, #1
 8002186:	fa02 f100 	lsl.w	r1, r2, r0
 800218a:	4319      	orrs	r1, r3
 800218c:	4b20      	ldr	r3, [pc, #128]	; (8002210 <xTaskIncrementTick+0x114>)
 800218e:	f8c9 1000 	str.w	r1, [r9]
 8002192:	f04f 0e14 	mov.w	lr, #20
 8002196:	4651      	mov	r1, sl
 8002198:	fb0e 3000 	mla	r0, lr, r0, r3
 800219c:	f7fe ff74 	bl	8001088 <vListInsertEnd>
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80021a0:	6838      	ldr	r0, [r7, #0]
 80021a2:	6af1      	ldr	r1, [r6, #44]	; 0x2c
 80021a4:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
							xSwitchRequired = pdTRUE;
 80021a6:	4291      	cmp	r1, r2
 80021a8:	bf28      	it	cs
 80021aa:	f04f 0b01 	movcs.w	fp, #1
 80021ae:	e7d3      	b.n	8002158 <xTaskIncrementTick+0x5c>
		++uxPendedTicks;
 80021b0:	4a18      	ldr	r2, [pc, #96]	; (8002214 <xTaskIncrementTick+0x118>)
 80021b2:	6813      	ldr	r3, [r2, #0]
 80021b4:	3301      	adds	r3, #1
 80021b6:	6013      	str	r3, [r2, #0]
BaseType_t xSwitchRequired = pdFALSE;
 80021b8:	f04f 0b00 	mov.w	fp, #0
 80021bc:	e011      	b.n	80021e2 <xTaskIncrementTick+0xe6>
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 80021be:	f8d8 2000 	ldr.w	r2, [r8]
 80021c2:	68d2      	ldr	r2, [r2, #12]
 80021c4:	68d6      	ldr	r6, [r2, #12]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80021c6:	6871      	ldr	r1, [r6, #4]
					if( xConstTickCount < xItemValue )
 80021c8:	428c      	cmp	r4, r1
 80021ca:	d2cd      	bcs.n	8002168 <xTaskIncrementTick+0x6c>
						xNextTaskUnblockTime = xItemValue;
 80021cc:	6029      	str	r1, [r5, #0]
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80021ce:	683a      	ldr	r2, [r7, #0]
 80021d0:	4b0f      	ldr	r3, [pc, #60]	; (8002210 <xTaskIncrementTick+0x114>)
 80021d2:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 80021d4:	2214      	movs	r2, #20
 80021d6:	434a      	muls	r2, r1
 80021d8:	589a      	ldr	r2, [r3, r2]
				xSwitchRequired = pdTRUE;
 80021da:	2a02      	cmp	r2, #2
 80021dc:	bf28      	it	cs
 80021de:	f04f 0b01 	movcs.w	fp, #1
		if( xYieldPending != pdFALSE )
 80021e2:	4a0d      	ldr	r2, [pc, #52]	; (8002218 <xTaskIncrementTick+0x11c>)
 80021e4:	6812      	ldr	r2, [r2, #0]
			xSwitchRequired = pdTRUE;
 80021e6:	2a00      	cmp	r2, #0
 80021e8:	bf18      	it	ne
 80021ea:	f04f 0b01 	movne.w	fp, #1
}
 80021ee:	4658      	mov	r0, fp
 80021f0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80021f4:	20003cec 	.word	0x20003cec
 80021f8:	20003d6c 	.word	0x20003d6c
 80021fc:	20003c4c 	.word	0x20003c4c
 8002200:	20003c50 	.word	0x20003c50
 8002204:	20003d28 	.word	0x20003d28
 8002208:	20003d24 	.word	0x20003d24
 800220c:	20003c48 	.word	0x20003c48
 8002210:	20003c54 	.word	0x20003c54
 8002214:	20003ce8 	.word	0x20003ce8
 8002218:	20003d70 	.word	0x20003d70
 800221c:	20003cf4 	.word	0x20003cf4

08002220 <xTaskResumeAll>:
{
 8002220:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	configASSERT( uxSchedulerSuspended );
 8002224:	4c31      	ldr	r4, [pc, #196]	; (80022ec <xTaskResumeAll+0xcc>)
 8002226:	6823      	ldr	r3, [r4, #0]
 8002228:	b943      	cbnz	r3, 800223c <xTaskResumeAll+0x1c>
 800222a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800222e:	f383 8811 	msr	BASEPRI, r3
 8002232:	f3bf 8f6f 	isb	sy
 8002236:	f3bf 8f4f 	dsb	sy
 800223a:	e7fe      	b.n	800223a <xTaskResumeAll+0x1a>
	taskENTER_CRITICAL();
 800223c:	f7fe ffc2 	bl	80011c4 <vPortEnterCritical>
		--uxSchedulerSuspended;
 8002240:	6823      	ldr	r3, [r4, #0]
 8002242:	3b01      	subs	r3, #1
 8002244:	6023      	str	r3, [r4, #0]
		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8002246:	6824      	ldr	r4, [r4, #0]
 8002248:	b12c      	cbz	r4, 8002256 <xTaskResumeAll+0x36>
BaseType_t xAlreadyYielded = pdFALSE;
 800224a:	2400      	movs	r4, #0
	taskEXIT_CRITICAL();
 800224c:	f7fe ffdc 	bl	8001208 <vPortExitCritical>
}
 8002250:	4620      	mov	r0, r4
 8002252:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8002256:	4b26      	ldr	r3, [pc, #152]	; (80022f0 <xTaskResumeAll+0xd0>)
 8002258:	681b      	ldr	r3, [r3, #0]
 800225a:	2b00      	cmp	r3, #0
 800225c:	d0f5      	beq.n	800224a <xTaskResumeAll+0x2a>
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800225e:	f8df 90a8 	ldr.w	r9, [pc, #168]	; 8002308 <xTaskResumeAll+0xe8>
					prvAddTaskToReadyList( pxTCB );
 8002262:	4f24      	ldr	r7, [pc, #144]	; (80022f4 <xTaskResumeAll+0xd4>)
 8002264:	f8df 80a4 	ldr.w	r8, [pc, #164]	; 800230c <xTaskResumeAll+0xec>
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8002268:	f8d9 3000 	ldr.w	r3, [r9]
 800226c:	b9e3      	cbnz	r3, 80022a8 <xTaskResumeAll+0x88>
				if( pxTCB != NULL )
 800226e:	b10c      	cbz	r4, 8002274 <xTaskResumeAll+0x54>
					prvResetNextTaskUnblockTime();
 8002270:	f7ff fd02 	bl	8001c78 <prvResetNextTaskUnblockTime>
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8002274:	4d20      	ldr	r5, [pc, #128]	; (80022f8 <xTaskResumeAll+0xd8>)
 8002276:	682c      	ldr	r4, [r5, #0]
					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8002278:	b144      	cbz	r4, 800228c <xTaskResumeAll+0x6c>
								xYieldPending = pdTRUE;
 800227a:	4e20      	ldr	r6, [pc, #128]	; (80022fc <xTaskResumeAll+0xdc>)
 800227c:	2701      	movs	r7, #1
							if( xTaskIncrementTick() != pdFALSE )
 800227e:	f7ff ff3d 	bl	80020fc <xTaskIncrementTick>
 8002282:	b100      	cbz	r0, 8002286 <xTaskResumeAll+0x66>
								xYieldPending = pdTRUE;
 8002284:	6037      	str	r7, [r6, #0]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8002286:	3c01      	subs	r4, #1
 8002288:	d1f9      	bne.n	800227e <xTaskResumeAll+0x5e>
						uxPendedTicks = 0;
 800228a:	602c      	str	r4, [r5, #0]
				if( xYieldPending != pdFALSE )
 800228c:	4b1b      	ldr	r3, [pc, #108]	; (80022fc <xTaskResumeAll+0xdc>)
 800228e:	681b      	ldr	r3, [r3, #0]
 8002290:	2b00      	cmp	r3, #0
 8002292:	d0da      	beq.n	800224a <xTaskResumeAll+0x2a>
					taskYIELD_IF_USING_PREEMPTION();
 8002294:	4b1a      	ldr	r3, [pc, #104]	; (8002300 <xTaskResumeAll+0xe0>)
 8002296:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800229a:	601a      	str	r2, [r3, #0]
 800229c:	f3bf 8f4f 	dsb	sy
 80022a0:	f3bf 8f6f 	isb	sy
						xAlreadyYielded = pdTRUE;
 80022a4:	2401      	movs	r4, #1
 80022a6:	e7d1      	b.n	800224c <xTaskResumeAll+0x2c>
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 80022a8:	f8d9 300c 	ldr.w	r3, [r9, #12]
 80022ac:	68dc      	ldr	r4, [r3, #12]
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80022ae:	1d26      	adds	r6, r4, #4
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80022b0:	f104 0018 	add.w	r0, r4, #24
 80022b4:	f7fe ff0b 	bl	80010ce <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80022b8:	4630      	mov	r0, r6
 80022ba:	f7fe ff08 	bl	80010ce <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80022be:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 80022c0:	6839      	ldr	r1, [r7, #0]
 80022c2:	2501      	movs	r5, #1
 80022c4:	fa05 f302 	lsl.w	r3, r5, r2
 80022c8:	2014      	movs	r0, #20
 80022ca:	430b      	orrs	r3, r1
 80022cc:	fb00 8002 	mla	r0, r0, r2, r8
 80022d0:	4631      	mov	r1, r6
 80022d2:	603b      	str	r3, [r7, #0]
 80022d4:	f7fe fed8 	bl	8001088 <vListInsertEnd>
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80022d8:	4b0a      	ldr	r3, [pc, #40]	; (8002304 <xTaskResumeAll+0xe4>)
 80022da:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 80022dc:	681b      	ldr	r3, [r3, #0]
 80022de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80022e0:	429a      	cmp	r2, r3
						xYieldPending = pdTRUE;
 80022e2:	bf24      	itt	cs
 80022e4:	4b05      	ldrcs	r3, [pc, #20]	; (80022fc <xTaskResumeAll+0xdc>)
 80022e6:	601d      	strcs	r5, [r3, #0]
 80022e8:	e7be      	b.n	8002268 <xTaskResumeAll+0x48>
 80022ea:	bf00      	nop
 80022ec:	20003cec 	.word	0x20003cec
 80022f0:	20003ce0 	.word	0x20003ce0
 80022f4:	20003cf4 	.word	0x20003cf4
 80022f8:	20003ce8 	.word	0x20003ce8
 80022fc:	20003d70 	.word	0x20003d70
 8002300:	e000ed04 	.word	0xe000ed04
 8002304:	20003c48 	.word	0x20003c48
 8002308:	20003d2c 	.word	0x20003d2c
 800230c:	20003c54 	.word	0x20003c54

08002310 <vTaskDelay>:
	{
 8002310:	b508      	push	{r3, lr}
		if( xTicksToDelay > ( TickType_t ) 0U )
 8002312:	b940      	cbnz	r0, 8002326 <vTaskDelay+0x16>
			portYIELD_WITHIN_API();
 8002314:	4b0e      	ldr	r3, [pc, #56]	; (8002350 <vTaskDelay+0x40>)
 8002316:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800231a:	601a      	str	r2, [r3, #0]
 800231c:	f3bf 8f4f 	dsb	sy
 8002320:	f3bf 8f6f 	isb	sy
 8002324:	bd08      	pop	{r3, pc}
			configASSERT( uxSchedulerSuspended == 0 );
 8002326:	4b0b      	ldr	r3, [pc, #44]	; (8002354 <vTaskDelay+0x44>)
 8002328:	6819      	ldr	r1, [r3, #0]
 800232a:	b141      	cbz	r1, 800233e <vTaskDelay+0x2e>
 800232c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002330:	f383 8811 	msr	BASEPRI, r3
 8002334:	f3bf 8f6f 	isb	sy
 8002338:	f3bf 8f4f 	dsb	sy
 800233c:	e7fe      	b.n	800233c <vTaskDelay+0x2c>
			vTaskSuspendAll();
 800233e:	f7ff fec7 	bl	80020d0 <vTaskSuspendAll>
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8002342:	f7ff fcab 	bl	8001c9c <prvAddCurrentTaskToDelayedList>
			xAlreadyYielded = xTaskResumeAll();
 8002346:	f7ff ff6b 	bl	8002220 <xTaskResumeAll>
		if( xAlreadyYielded == pdFALSE )
 800234a:	2800      	cmp	r0, #0
 800234c:	d0e2      	beq.n	8002314 <vTaskDelay+0x4>
 800234e:	bd08      	pop	{r3, pc}
 8002350:	e000ed04 	.word	0xe000ed04
 8002354:	20003cec 	.word	0x20003cec

08002358 <vTaskSwitchContext>:
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8002358:	4b17      	ldr	r3, [pc, #92]	; (80023b8 <vTaskSwitchContext+0x60>)
 800235a:	681a      	ldr	r2, [r3, #0]
 800235c:	4b17      	ldr	r3, [pc, #92]	; (80023bc <vTaskSwitchContext+0x64>)
{
 800235e:	b510      	push	{r4, lr}
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8002360:	b112      	cbz	r2, 8002368 <vTaskSwitchContext+0x10>
		xYieldPending = pdTRUE;
 8002362:	2201      	movs	r2, #1
		taskSELECT_HIGHEST_PRIORITY_TASK();
 8002364:	601a      	str	r2, [r3, #0]
 8002366:	bd10      	pop	{r4, pc}
		xYieldPending = pdFALSE;
 8002368:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK();
 800236a:	4b15      	ldr	r3, [pc, #84]	; (80023c0 <vTaskSwitchContext+0x68>)
 800236c:	681b      	ldr	r3, [r3, #0]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 800236e:	fab3 f383 	clz	r3, r3
 8002372:	b2db      	uxtb	r3, r3
 8002374:	f1c3 031f 	rsb	r3, r3, #31
 8002378:	2214      	movs	r2, #20
 800237a:	4912      	ldr	r1, [pc, #72]	; (80023c4 <vTaskSwitchContext+0x6c>)
 800237c:	435a      	muls	r2, r3
 800237e:	1888      	adds	r0, r1, r2
 8002380:	588c      	ldr	r4, [r1, r2]
 8002382:	b944      	cbnz	r4, 8002396 <vTaskSwitchContext+0x3e>
	__asm volatile
 8002384:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002388:	f383 8811 	msr	BASEPRI, r3
 800238c:	f3bf 8f6f 	isb	sy
 8002390:	f3bf 8f4f 	dsb	sy
 8002394:	e7fe      	b.n	8002394 <vTaskSwitchContext+0x3c>
 8002396:	6844      	ldr	r4, [r0, #4]
 8002398:	3208      	adds	r2, #8
 800239a:	6864      	ldr	r4, [r4, #4]
 800239c:	6044      	str	r4, [r0, #4]
 800239e:	440a      	add	r2, r1
 80023a0:	4294      	cmp	r4, r2
 80023a2:	bf04      	itt	eq
 80023a4:	6862      	ldreq	r2, [r4, #4]
 80023a6:	6042      	streq	r2, [r0, #4]
 80023a8:	2214      	movs	r2, #20
 80023aa:	fb02 1303 	mla	r3, r2, r3, r1
 80023ae:	685b      	ldr	r3, [r3, #4]
 80023b0:	68da      	ldr	r2, [r3, #12]
 80023b2:	4b05      	ldr	r3, [pc, #20]	; (80023c8 <vTaskSwitchContext+0x70>)
 80023b4:	e7d6      	b.n	8002364 <vTaskSwitchContext+0xc>
 80023b6:	bf00      	nop
 80023b8:	20003cec 	.word	0x20003cec
 80023bc:	20003d70 	.word	0x20003d70
 80023c0:	20003cf4 	.word	0x20003cf4
 80023c4:	20003c54 	.word	0x20003c54
 80023c8:	20003c48 	.word	0x20003c48

080023cc <vTaskSuspend>:
	{
 80023cc:	b570      	push	{r4, r5, r6, lr}
 80023ce:	4604      	mov	r4, r0
 80023d0:	4e2c      	ldr	r6, [pc, #176]	; (8002484 <vTaskSuspend+0xb8>)
		taskENTER_CRITICAL();
 80023d2:	f7fe fef7 	bl	80011c4 <vPortEnterCritical>
			pxTCB = prvGetTCBFromHandle( xTaskToSuspend );
 80023d6:	b904      	cbnz	r4, 80023da <vTaskSuspend+0xe>
 80023d8:	6834      	ldr	r4, [r6, #0]
			if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80023da:	1d25      	adds	r5, r4, #4
 80023dc:	4628      	mov	r0, r5
 80023de:	f7fe fe76 	bl	80010ce <uxListRemove>
 80023e2:	b960      	cbnz	r0, 80023fe <vTaskSuspend+0x32>
				taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 80023e4:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 80023e6:	4b28      	ldr	r3, [pc, #160]	; (8002488 <vTaskSuspend+0xbc>)
 80023e8:	2114      	movs	r1, #20
 80023ea:	4341      	muls	r1, r0
 80023ec:	585b      	ldr	r3, [r3, r1]
 80023ee:	b933      	cbnz	r3, 80023fe <vTaskSuspend+0x32>
 80023f0:	4926      	ldr	r1, [pc, #152]	; (800248c <vTaskSuspend+0xc0>)
 80023f2:	2201      	movs	r2, #1
 80023f4:	680b      	ldr	r3, [r1, #0]
 80023f6:	4082      	lsls	r2, r0
 80023f8:	ea23 0302 	bic.w	r3, r3, r2
 80023fc:	600b      	str	r3, [r1, #0]
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80023fe:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8002400:	b11b      	cbz	r3, 800240a <vTaskSuspend+0x3e>
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8002402:	f104 0018 	add.w	r0, r4, #24
 8002406:	f7fe fe62 	bl	80010ce <uxListRemove>
			vListInsertEnd( &xSuspendedTaskList, &( pxTCB->xStateListItem ) );
 800240a:	4629      	mov	r1, r5
 800240c:	4820      	ldr	r0, [pc, #128]	; (8002490 <vTaskSuspend+0xc4>)
		if( xSchedulerRunning != pdFALSE )
 800240e:	4d21      	ldr	r5, [pc, #132]	; (8002494 <vTaskSuspend+0xc8>)
			vListInsertEnd( &xSuspendedTaskList, &( pxTCB->xStateListItem ) );
 8002410:	f7fe fe3a 	bl	8001088 <vListInsertEnd>
				if( pxTCB->ucNotifyState == taskWAITING_NOTIFICATION )
 8002414:	f894 3050 	ldrb.w	r3, [r4, #80]	; 0x50
 8002418:	2b01      	cmp	r3, #1
					pxTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800241a:	bf04      	itt	eq
 800241c:	2300      	moveq	r3, #0
 800241e:	f884 3050 	strbeq.w	r3, [r4, #80]	; 0x50
		taskEXIT_CRITICAL();
 8002422:	f7fe fef1 	bl	8001208 <vPortExitCritical>
		if( xSchedulerRunning != pdFALSE )
 8002426:	682a      	ldr	r2, [r5, #0]
 8002428:	b12a      	cbz	r2, 8002436 <vTaskSuspend+0x6a>
			taskENTER_CRITICAL();
 800242a:	f7fe fecb 	bl	80011c4 <vPortEnterCritical>
				prvResetNextTaskUnblockTime();
 800242e:	f7ff fc23 	bl	8001c78 <prvResetNextTaskUnblockTime>
			taskEXIT_CRITICAL();
 8002432:	f7fe fee9 	bl	8001208 <vPortExitCritical>
		if( pxTCB == pxCurrentTCB )
 8002436:	6833      	ldr	r3, [r6, #0]
 8002438:	429c      	cmp	r4, r3
 800243a:	d122      	bne.n	8002482 <vTaskSuspend+0xb6>
			if( xSchedulerRunning != pdFALSE )
 800243c:	682b      	ldr	r3, [r5, #0]
 800243e:	b1a3      	cbz	r3, 800246a <vTaskSuspend+0x9e>
				configASSERT( uxSchedulerSuspended == 0 );
 8002440:	4b15      	ldr	r3, [pc, #84]	; (8002498 <vTaskSuspend+0xcc>)
 8002442:	681b      	ldr	r3, [r3, #0]
 8002444:	b143      	cbz	r3, 8002458 <vTaskSuspend+0x8c>
 8002446:	f04f 0350 	mov.w	r3, #80	; 0x50
 800244a:	f383 8811 	msr	BASEPRI, r3
 800244e:	f3bf 8f6f 	isb	sy
 8002452:	f3bf 8f4f 	dsb	sy
 8002456:	e7fe      	b.n	8002456 <vTaskSuspend+0x8a>
				portYIELD_WITHIN_API();
 8002458:	4b10      	ldr	r3, [pc, #64]	; (800249c <vTaskSuspend+0xd0>)
 800245a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800245e:	601a      	str	r2, [r3, #0]
 8002460:	f3bf 8f4f 	dsb	sy
 8002464:	f3bf 8f6f 	isb	sy
 8002468:	bd70      	pop	{r4, r5, r6, pc}
				if( listCURRENT_LIST_LENGTH( &xSuspendedTaskList ) == uxCurrentNumberOfTasks )
 800246a:	4a09      	ldr	r2, [pc, #36]	; (8002490 <vTaskSuspend+0xc4>)
 800246c:	6811      	ldr	r1, [r2, #0]
 800246e:	4a0c      	ldr	r2, [pc, #48]	; (80024a0 <vTaskSuspend+0xd4>)
 8002470:	6812      	ldr	r2, [r2, #0]
 8002472:	4291      	cmp	r1, r2
 8002474:	d101      	bne.n	800247a <vTaskSuspend+0xae>
					pxCurrentTCB = NULL;
 8002476:	6033      	str	r3, [r6, #0]
 8002478:	bd70      	pop	{r4, r5, r6, pc}
	}
 800247a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
					vTaskSwitchContext();
 800247e:	f7ff bf6b 	b.w	8002358 <vTaskSwitchContext>
 8002482:	bd70      	pop	{r4, r5, r6, pc}
 8002484:	20003c48 	.word	0x20003c48
 8002488:	20003c54 	.word	0x20003c54
 800248c:	20003cf4 	.word	0x20003cf4
 8002490:	20003d44 	.word	0x20003d44
 8002494:	20003d40 	.word	0x20003d40
 8002498:	20003cec 	.word	0x20003cec
 800249c:	e000ed04 	.word	0xe000ed04
 80024a0:	20003ce0 	.word	0x20003ce0

080024a4 <vTaskPlaceOnEventList>:
{
 80024a4:	b510      	push	{r4, lr}
 80024a6:	460c      	mov	r4, r1
	configASSERT( pxEventList );
 80024a8:	b940      	cbnz	r0, 80024bc <vTaskPlaceOnEventList+0x18>
 80024aa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80024ae:	f383 8811 	msr	BASEPRI, r3
 80024b2:	f3bf 8f6f 	isb	sy
 80024b6:	f3bf 8f4f 	dsb	sy
 80024ba:	e7fe      	b.n	80024ba <vTaskPlaceOnEventList+0x16>
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80024bc:	4b05      	ldr	r3, [pc, #20]	; (80024d4 <vTaskPlaceOnEventList+0x30>)
 80024be:	6819      	ldr	r1, [r3, #0]
 80024c0:	3118      	adds	r1, #24
 80024c2:	f7fe fded 	bl	80010a0 <vListInsert>
	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80024c6:	4620      	mov	r0, r4
 80024c8:	2101      	movs	r1, #1
}
 80024ca:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80024ce:	f7ff bbe5 	b.w	8001c9c <prvAddCurrentTaskToDelayedList>
 80024d2:	bf00      	nop
 80024d4:	20003c48 	.word	0x20003c48

080024d8 <xTaskRemoveFromEventList>:
{
 80024d8:	b538      	push	{r3, r4, r5, lr}
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
 80024da:	68c3      	ldr	r3, [r0, #12]
 80024dc:	68dc      	ldr	r4, [r3, #12]
	configASSERT( pxUnblockedTCB );
 80024de:	b944      	cbnz	r4, 80024f2 <xTaskRemoveFromEventList+0x1a>
 80024e0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80024e4:	f383 8811 	msr	BASEPRI, r3
 80024e8:	f3bf 8f6f 	isb	sy
 80024ec:	f3bf 8f4f 	dsb	sy
 80024f0:	e7fe      	b.n	80024f0 <xTaskRemoveFromEventList+0x18>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80024f2:	f104 0518 	add.w	r5, r4, #24
 80024f6:	4628      	mov	r0, r5
 80024f8:	f7fe fde9 	bl	80010ce <uxListRemove>
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80024fc:	4b11      	ldr	r3, [pc, #68]	; (8002544 <xTaskRemoveFromEventList+0x6c>)
 80024fe:	681b      	ldr	r3, [r3, #0]
 8002500:	b9e3      	cbnz	r3, 800253c <xTaskRemoveFromEventList+0x64>
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8002502:	1d25      	adds	r5, r4, #4
 8002504:	4628      	mov	r0, r5
 8002506:	f7fe fde2 	bl	80010ce <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800250a:	490f      	ldr	r1, [pc, #60]	; (8002548 <xTaskRemoveFromEventList+0x70>)
 800250c:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 800250e:	6808      	ldr	r0, [r1, #0]
 8002510:	2301      	movs	r3, #1
 8002512:	4093      	lsls	r3, r2
 8002514:	4303      	orrs	r3, r0
 8002516:	600b      	str	r3, [r1, #0]
 8002518:	4b0c      	ldr	r3, [pc, #48]	; (800254c <xTaskRemoveFromEventList+0x74>)
 800251a:	2014      	movs	r0, #20
 800251c:	4629      	mov	r1, r5
 800251e:	fb00 3002 	mla	r0, r0, r2, r3
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8002522:	f7fe fdb1 	bl	8001088 <vListInsertEnd>
	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8002526:	4b0a      	ldr	r3, [pc, #40]	; (8002550 <xTaskRemoveFromEventList+0x78>)
 8002528:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 800252a:	681b      	ldr	r3, [r3, #0]
 800252c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800252e:	429a      	cmp	r2, r3
		xYieldPending = pdTRUE;
 8002530:	bf83      	ittte	hi
 8002532:	4b08      	ldrhi	r3, [pc, #32]	; (8002554 <xTaskRemoveFromEventList+0x7c>)
 8002534:	2001      	movhi	r0, #1
 8002536:	6018      	strhi	r0, [r3, #0]
		xReturn = pdFALSE;
 8002538:	2000      	movls	r0, #0
}
 800253a:	bd38      	pop	{r3, r4, r5, pc}
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800253c:	4629      	mov	r1, r5
 800253e:	4806      	ldr	r0, [pc, #24]	; (8002558 <xTaskRemoveFromEventList+0x80>)
 8002540:	e7ef      	b.n	8002522 <xTaskRemoveFromEventList+0x4a>
 8002542:	bf00      	nop
 8002544:	20003cec 	.word	0x20003cec
 8002548:	20003cf4 	.word	0x20003cf4
 800254c:	20003c54 	.word	0x20003c54
 8002550:	20003c48 	.word	0x20003c48
 8002554:	20003d70 	.word	0x20003d70
 8002558:	20003d2c 	.word	0x20003d2c

0800255c <vTaskInternalSetTimeOutState>:
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800255c:	4b03      	ldr	r3, [pc, #12]	; (800256c <vTaskInternalSetTimeOutState+0x10>)
 800255e:	681b      	ldr	r3, [r3, #0]
 8002560:	6003      	str	r3, [r0, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8002562:	4b03      	ldr	r3, [pc, #12]	; (8002570 <vTaskInternalSetTimeOutState+0x14>)
 8002564:	681b      	ldr	r3, [r3, #0]
 8002566:	6043      	str	r3, [r0, #4]
 8002568:	4770      	bx	lr
 800256a:	bf00      	nop
 800256c:	20003d28 	.word	0x20003d28
 8002570:	20003d6c 	.word	0x20003d6c

08002574 <xTaskCheckForTimeOut>:
{
 8002574:	b570      	push	{r4, r5, r6, lr}
 8002576:	460c      	mov	r4, r1
	configASSERT( pxTimeOut );
 8002578:	4605      	mov	r5, r0
 800257a:	b940      	cbnz	r0, 800258e <xTaskCheckForTimeOut+0x1a>
 800257c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002580:	f383 8811 	msr	BASEPRI, r3
 8002584:	f3bf 8f6f 	isb	sy
 8002588:	f3bf 8f4f 	dsb	sy
 800258c:	e7fe      	b.n	800258c <xTaskCheckForTimeOut+0x18>
	configASSERT( pxTicksToWait );
 800258e:	b941      	cbnz	r1, 80025a2 <xTaskCheckForTimeOut+0x2e>
 8002590:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002594:	f383 8811 	msr	BASEPRI, r3
 8002598:	f3bf 8f6f 	isb	sy
 800259c:	f3bf 8f4f 	dsb	sy
 80025a0:	e7fe      	b.n	80025a0 <xTaskCheckForTimeOut+0x2c>
	taskENTER_CRITICAL();
 80025a2:	f7fe fe0f 	bl	80011c4 <vPortEnterCritical>
		const TickType_t xConstTickCount = xTickCount;
 80025a6:	4b0f      	ldr	r3, [pc, #60]	; (80025e4 <xTaskCheckForTimeOut+0x70>)
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80025a8:	6869      	ldr	r1, [r5, #4]
		const TickType_t xConstTickCount = xTickCount;
 80025aa:	681a      	ldr	r2, [r3, #0]
			if( *pxTicksToWait == portMAX_DELAY )
 80025ac:	6823      	ldr	r3, [r4, #0]
 80025ae:	1c58      	adds	r0, r3, #1
 80025b0:	d00e      	beq.n	80025d0 <xTaskCheckForTimeOut+0x5c>
		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80025b2:	480d      	ldr	r0, [pc, #52]	; (80025e8 <xTaskCheckForTimeOut+0x74>)
 80025b4:	682e      	ldr	r6, [r5, #0]
 80025b6:	6800      	ldr	r0, [r0, #0]
 80025b8:	4286      	cmp	r6, r0
 80025ba:	d001      	beq.n	80025c0 <xTaskCheckForTimeOut+0x4c>
 80025bc:	428a      	cmp	r2, r1
 80025be:	d20e      	bcs.n	80025de <xTaskCheckForTimeOut+0x6a>
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80025c0:	1a52      	subs	r2, r2, r1
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 80025c2:	429a      	cmp	r2, r3
 80025c4:	d209      	bcs.n	80025da <xTaskCheckForTimeOut+0x66>
			*pxTicksToWait -= xElapsedTime;
 80025c6:	1a9b      	subs	r3, r3, r2
 80025c8:	6023      	str	r3, [r4, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 80025ca:	4628      	mov	r0, r5
 80025cc:	f7ff ffc6 	bl	800255c <vTaskInternalSetTimeOutState>
				xReturn = pdFALSE;
 80025d0:	2400      	movs	r4, #0
	taskEXIT_CRITICAL();
 80025d2:	f7fe fe19 	bl	8001208 <vPortExitCritical>
}
 80025d6:	4620      	mov	r0, r4
 80025d8:	bd70      	pop	{r4, r5, r6, pc}
			*pxTicksToWait = 0;
 80025da:	2300      	movs	r3, #0
 80025dc:	6023      	str	r3, [r4, #0]
			xReturn = pdTRUE;
 80025de:	2401      	movs	r4, #1
 80025e0:	e7f7      	b.n	80025d2 <xTaskCheckForTimeOut+0x5e>
 80025e2:	bf00      	nop
 80025e4:	20003d6c 	.word	0x20003d6c
 80025e8:	20003d28 	.word	0x20003d28

080025ec <vTaskMissedYield>:
	xYieldPending = pdTRUE;
 80025ec:	4b01      	ldr	r3, [pc, #4]	; (80025f4 <vTaskMissedYield+0x8>)
 80025ee:	2201      	movs	r2, #1
 80025f0:	601a      	str	r2, [r3, #0]
 80025f2:	4770      	bx	lr
 80025f4:	20003d70 	.word	0x20003d70

080025f8 <xTaskGetSchedulerState>:
		if( xSchedulerRunning == pdFALSE )
 80025f8:	4b05      	ldr	r3, [pc, #20]	; (8002610 <xTaskGetSchedulerState+0x18>)
 80025fa:	681b      	ldr	r3, [r3, #0]
 80025fc:	b133      	cbz	r3, 800260c <xTaskGetSchedulerState+0x14>
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80025fe:	4b05      	ldr	r3, [pc, #20]	; (8002614 <xTaskGetSchedulerState+0x1c>)
 8002600:	681b      	ldr	r3, [r3, #0]
 8002602:	2b00      	cmp	r3, #0
				xReturn = taskSCHEDULER_SUSPENDED;
 8002604:	bf0c      	ite	eq
 8002606:	2002      	moveq	r0, #2
 8002608:	2000      	movne	r0, #0
 800260a:	4770      	bx	lr
			xReturn = taskSCHEDULER_NOT_STARTED;
 800260c:	2001      	movs	r0, #1
	}
 800260e:	4770      	bx	lr
 8002610:	20003d40 	.word	0x20003d40
 8002614:	20003cec 	.word	0x20003cec

08002618 <xTaskPriorityInherit>:
	{
 8002618:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
		if( pxMutexHolder != NULL )
 800261c:	4604      	mov	r4, r0
 800261e:	2800      	cmp	r0, #0
 8002620:	d041      	beq.n	80026a6 <xTaskPriorityInherit+0x8e>
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 8002622:	4a24      	ldr	r2, [pc, #144]	; (80026b4 <xTaskPriorityInherit+0x9c>)
 8002624:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 8002626:	6811      	ldr	r1, [r2, #0]
 8002628:	6ac9      	ldr	r1, [r1, #44]	; 0x2c
 800262a:	428b      	cmp	r3, r1
 800262c:	4617      	mov	r7, r2
 800262e:	d231      	bcs.n	8002694 <xTaskPriorityInherit+0x7c>
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8002630:	6982      	ldr	r2, [r0, #24]
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 8002632:	4d21      	ldr	r5, [pc, #132]	; (80026b8 <xTaskPriorityInherit+0xa0>)
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8002634:	2a00      	cmp	r2, #0
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002636:	bfa1      	itttt	ge
 8002638:	683a      	ldrge	r2, [r7, #0]
 800263a:	6ad2      	ldrge	r2, [r2, #44]	; 0x2c
 800263c:	f1c2 0207 	rsbge	r2, r2, #7
 8002640:	6182      	strge	r2, [r0, #24]
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 8002642:	2614      	movs	r6, #20
 8002644:	6942      	ldr	r2, [r0, #20]
 8002646:	fb06 5303 	mla	r3, r6, r3, r5
 800264a:	429a      	cmp	r2, r3
 800264c:	d12d      	bne.n	80026aa <xTaskPriorityInherit+0x92>
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800264e:	f100 0804 	add.w	r8, r0, #4
 8002652:	4640      	mov	r0, r8
 8002654:	f7fe fd3b 	bl	80010ce <uxListRemove>
 8002658:	4b18      	ldr	r3, [pc, #96]	; (80026bc <xTaskPriorityInherit+0xa4>)
 800265a:	b948      	cbnz	r0, 8002670 <xTaskPriorityInherit+0x58>
						taskRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority );
 800265c:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 800265e:	4346      	muls	r6, r0
 8002660:	59aa      	ldr	r2, [r5, r6]
 8002662:	b92a      	cbnz	r2, 8002670 <xTaskPriorityInherit+0x58>
 8002664:	681a      	ldr	r2, [r3, #0]
 8002666:	2101      	movs	r1, #1
 8002668:	4081      	lsls	r1, r0
 800266a:	ea22 0201 	bic.w	r2, r2, r1
 800266e:	601a      	str	r2, [r3, #0]
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8002670:	683a      	ldr	r2, [r7, #0]
					prvAddTaskToReadyList( pxMutexHolderTCB );
 8002672:	6819      	ldr	r1, [r3, #0]
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8002674:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8002676:	62e2      	str	r2, [r4, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 8002678:	2401      	movs	r4, #1
 800267a:	fa04 f002 	lsl.w	r0, r4, r2
 800267e:	4308      	orrs	r0, r1
 8002680:	6018      	str	r0, [r3, #0]
 8002682:	2014      	movs	r0, #20
 8002684:	4641      	mov	r1, r8
 8002686:	fb00 5002 	mla	r0, r0, r2, r5
 800268a:	f7fe fcfd 	bl	8001088 <vListInsertEnd>
				xReturn = pdTRUE;
 800268e:	2001      	movs	r0, #1
	}
 8002690:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8002694:	6813      	ldr	r3, [r2, #0]
 8002696:	6c40      	ldr	r0, [r0, #68]	; 0x44
 8002698:	6adc      	ldr	r4, [r3, #44]	; 0x2c
 800269a:	42a0      	cmp	r0, r4
 800269c:	bf2c      	ite	cs
 800269e:	2000      	movcs	r0, #0
 80026a0:	2001      	movcc	r0, #1
 80026a2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		return xReturn;
 80026a6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 80026aa:	683b      	ldr	r3, [r7, #0]
 80026ac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80026ae:	62c3      	str	r3, [r0, #44]	; 0x2c
 80026b0:	e7ed      	b.n	800268e <xTaskPriorityInherit+0x76>
 80026b2:	bf00      	nop
 80026b4:	20003c48 	.word	0x20003c48
 80026b8:	20003c54 	.word	0x20003c54
 80026bc:	20003cf4 	.word	0x20003cf4

080026c0 <xTaskPriorityDisinherit>:
	{
 80026c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
		if( pxMutexHolder != NULL )
 80026c2:	4604      	mov	r4, r0
 80026c4:	b908      	cbnz	r0, 80026ca <xTaskPriorityDisinherit+0xa>
	BaseType_t xReturn = pdFALSE;
 80026c6:	2000      	movs	r0, #0
 80026c8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			configASSERT( pxTCB == pxCurrentTCB );
 80026ca:	4b22      	ldr	r3, [pc, #136]	; (8002754 <xTaskPriorityDisinherit+0x94>)
 80026cc:	681b      	ldr	r3, [r3, #0]
 80026ce:	4298      	cmp	r0, r3
 80026d0:	d008      	beq.n	80026e4 <xTaskPriorityDisinherit+0x24>
 80026d2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80026d6:	f383 8811 	msr	BASEPRI, r3
 80026da:	f3bf 8f6f 	isb	sy
 80026de:	f3bf 8f4f 	dsb	sy
 80026e2:	e7fe      	b.n	80026e2 <xTaskPriorityDisinherit+0x22>
			configASSERT( pxTCB->uxMutexesHeld );
 80026e4:	6c83      	ldr	r3, [r0, #72]	; 0x48
 80026e6:	b943      	cbnz	r3, 80026fa <xTaskPriorityDisinherit+0x3a>
 80026e8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80026ec:	f383 8811 	msr	BASEPRI, r3
 80026f0:	f3bf 8f6f 	isb	sy
 80026f4:	f3bf 8f4f 	dsb	sy
 80026f8:	e7fe      	b.n	80026f8 <xTaskPriorityDisinherit+0x38>
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80026fa:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
 80026fc:	6c42      	ldr	r2, [r0, #68]	; 0x44
			( pxTCB->uxMutexesHeld )--;
 80026fe:	3b01      	subs	r3, #1
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8002700:	4291      	cmp	r1, r2
			( pxTCB->uxMutexesHeld )--;
 8002702:	6483      	str	r3, [r0, #72]	; 0x48
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8002704:	d0df      	beq.n	80026c6 <xTaskPriorityDisinherit+0x6>
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8002706:	2b00      	cmp	r3, #0
 8002708:	d1dd      	bne.n	80026c6 <xTaskPriorityDisinherit+0x6>
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800270a:	1d05      	adds	r5, r0, #4
 800270c:	4628      	mov	r0, r5
 800270e:	f7fe fcde 	bl	80010ce <uxListRemove>
 8002712:	4e11      	ldr	r6, [pc, #68]	; (8002758 <xTaskPriorityDisinherit+0x98>)
 8002714:	4a11      	ldr	r2, [pc, #68]	; (800275c <xTaskPriorityDisinherit+0x9c>)
 8002716:	b950      	cbnz	r0, 800272e <xTaskPriorityDisinherit+0x6e>
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8002718:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 800271a:	2114      	movs	r1, #20
 800271c:	4379      	muls	r1, r7
 800271e:	5873      	ldr	r3, [r6, r1]
 8002720:	b92b      	cbnz	r3, 800272e <xTaskPriorityDisinherit+0x6e>
 8002722:	6813      	ldr	r3, [r2, #0]
 8002724:	2001      	movs	r0, #1
 8002726:	40b8      	lsls	r0, r7
 8002728:	ea23 0300 	bic.w	r3, r3, r0
 800272c:	6013      	str	r3, [r2, #0]
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800272e:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8002730:	62e3      	str	r3, [r4, #44]	; 0x2c
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002732:	f1c3 0107 	rsb	r1, r3, #7
 8002736:	61a1      	str	r1, [r4, #24]
					prvAddTaskToReadyList( pxTCB );
 8002738:	6811      	ldr	r1, [r2, #0]
 800273a:	2401      	movs	r4, #1
 800273c:	fa04 f003 	lsl.w	r0, r4, r3
 8002740:	4308      	orrs	r0, r1
 8002742:	6010      	str	r0, [r2, #0]
 8002744:	2014      	movs	r0, #20
 8002746:	fb00 6003 	mla	r0, r0, r3, r6
 800274a:	4629      	mov	r1, r5
 800274c:	f7fe fc9c 	bl	8001088 <vListInsertEnd>
					xReturn = pdTRUE;
 8002750:	4620      	mov	r0, r4
	}
 8002752:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002754:	20003c48 	.word	0x20003c48
 8002758:	20003c54 	.word	0x20003c54
 800275c:	20003cf4 	.word	0x20003cf4

08002760 <vTaskPriorityDisinheritAfterTimeout>:
	{
 8002760:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
		if( pxMutexHolder != NULL )
 8002762:	4604      	mov	r4, r0
 8002764:	2800      	cmp	r0, #0
 8002766:	d04d      	beq.n	8002804 <vTaskPriorityDisinheritAfterTimeout+0xa4>
			configASSERT( pxTCB->uxMutexesHeld );
 8002768:	6c82      	ldr	r2, [r0, #72]	; 0x48
 800276a:	b942      	cbnz	r2, 800277e <vTaskPriorityDisinheritAfterTimeout+0x1e>
 800276c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002770:	f383 8811 	msr	BASEPRI, r3
 8002774:	f3bf 8f6f 	isb	sy
 8002778:	f3bf 8f4f 	dsb	sy
 800277c:	e7fe      	b.n	800277c <vTaskPriorityDisinheritAfterTimeout+0x1c>
 800277e:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8002780:	4299      	cmp	r1, r3
 8002782:	bf38      	it	cc
 8002784:	4619      	movcc	r1, r3
			if( pxTCB->uxPriority != uxPriorityToUse )
 8002786:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 8002788:	428b      	cmp	r3, r1
 800278a:	d03b      	beq.n	8002804 <vTaskPriorityDisinheritAfterTimeout+0xa4>
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 800278c:	2a01      	cmp	r2, #1
 800278e:	d139      	bne.n	8002804 <vTaskPriorityDisinheritAfterTimeout+0xa4>
					configASSERT( pxTCB != pxCurrentTCB );
 8002790:	4a1d      	ldr	r2, [pc, #116]	; (8002808 <vTaskPriorityDisinheritAfterTimeout+0xa8>)
 8002792:	6812      	ldr	r2, [r2, #0]
 8002794:	4290      	cmp	r0, r2
 8002796:	d108      	bne.n	80027aa <vTaskPriorityDisinheritAfterTimeout+0x4a>
 8002798:	f04f 0350 	mov.w	r3, #80	; 0x50
 800279c:	f383 8811 	msr	BASEPRI, r3
 80027a0:	f3bf 8f6f 	isb	sy
 80027a4:	f3bf 8f4f 	dsb	sy
 80027a8:	e7fe      	b.n	80027a8 <vTaskPriorityDisinheritAfterTimeout+0x48>
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 80027aa:	6982      	ldr	r2, [r0, #24]
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 80027ac:	4d17      	ldr	r5, [pc, #92]	; (800280c <vTaskPriorityDisinheritAfterTimeout+0xac>)
					pxTCB->uxPriority = uxPriorityToUse;
 80027ae:	62c1      	str	r1, [r0, #44]	; 0x2c
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 80027b0:	2a00      	cmp	r2, #0
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 80027b2:	f04f 0614 	mov.w	r6, #20
 80027b6:	6942      	ldr	r2, [r0, #20]
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80027b8:	bfa8      	it	ge
 80027ba:	f1c1 0107 	rsbge	r1, r1, #7
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 80027be:	fb06 5303 	mla	r3, r6, r3, r5
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80027c2:	bfa8      	it	ge
 80027c4:	6181      	strge	r1, [r0, #24]
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 80027c6:	429a      	cmp	r2, r3
 80027c8:	d11c      	bne.n	8002804 <vTaskPriorityDisinheritAfterTimeout+0xa4>
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80027ca:	1d07      	adds	r7, r0, #4
 80027cc:	4638      	mov	r0, r7
 80027ce:	f7fe fc7e 	bl	80010ce <uxListRemove>
 80027d2:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 80027d4:	4c0e      	ldr	r4, [pc, #56]	; (8002810 <vTaskPriorityDisinheritAfterTimeout+0xb0>)
 80027d6:	b940      	cbnz	r0, 80027ea <vTaskPriorityDisinheritAfterTimeout+0x8a>
							taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 80027d8:	4356      	muls	r6, r2
 80027da:	59ab      	ldr	r3, [r5, r6]
 80027dc:	b92b      	cbnz	r3, 80027ea <vTaskPriorityDisinheritAfterTimeout+0x8a>
 80027de:	6823      	ldr	r3, [r4, #0]
 80027e0:	2101      	movs	r1, #1
 80027e2:	4091      	lsls	r1, r2
 80027e4:	ea23 0301 	bic.w	r3, r3, r1
 80027e8:	6023      	str	r3, [r4, #0]
						prvAddTaskToReadyList( pxTCB );
 80027ea:	6821      	ldr	r1, [r4, #0]
 80027ec:	2301      	movs	r3, #1
 80027ee:	4093      	lsls	r3, r2
 80027f0:	430b      	orrs	r3, r1
 80027f2:	2014      	movs	r0, #20
 80027f4:	6023      	str	r3, [r4, #0]
 80027f6:	4639      	mov	r1, r7
 80027f8:	fb00 5002 	mla	r0, r0, r2, r5
	}
 80027fc:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
						prvAddTaskToReadyList( pxTCB );
 8002800:	f7fe bc42 	b.w	8001088 <vListInsertEnd>
 8002804:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002806:	bf00      	nop
 8002808:	20003c48 	.word	0x20003c48
 800280c:	20003c54 	.word	0x20003c54
 8002810:	20003cf4 	.word	0x20003cf4

08002814 <pvTaskIncrementMutexHeldCount>:
		if( pxCurrentTCB != NULL )
 8002814:	4b04      	ldr	r3, [pc, #16]	; (8002828 <pvTaskIncrementMutexHeldCount+0x14>)
 8002816:	681a      	ldr	r2, [r3, #0]
 8002818:	b11a      	cbz	r2, 8002822 <pvTaskIncrementMutexHeldCount+0xe>
			( pxCurrentTCB->uxMutexesHeld )++;
 800281a:	6819      	ldr	r1, [r3, #0]
 800281c:	6c8a      	ldr	r2, [r1, #72]	; 0x48
 800281e:	3201      	adds	r2, #1
 8002820:	648a      	str	r2, [r1, #72]	; 0x48
		return pxCurrentTCB;
 8002822:	6818      	ldr	r0, [r3, #0]
	}
 8002824:	4770      	bx	lr
 8002826:	bf00      	nop
 8002828:	20003c48 	.word	0x20003c48

0800282c <StartDefaultTask>:
  * @param  argument: Not used 
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 800282c:	b508      	push	{r3, lr}

  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
    osDelay(100);
 800282e:	2064      	movs	r0, #100	; 0x64
 8002830:	f7fe fb98 	bl	8000f64 <osDelay>
 8002834:	e7fb      	b.n	800282e <StartDefaultTask+0x2>
	...

08002838 <vLed01Task>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_vLed01Task */
void vLed01Task(void const * argument)
{
 8002838:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  /* USER CODE BEGIN vLed01Task */
	uint32_t count = 0;
  /* Infinite loop */
  for(;;)
  {
	if (semaphore01Handle != NULL)
 800283a:	4e15      	ldr	r6, [pc, #84]	; (8002890 <vLed01Task+0x58>)
			count = osKernelSysTick() + osKernelSysTickMicroSec(5000000); //5sec = 5000000us

			/* Toggle LED1 every 200 ms for 5 seconds */
			while (count >= osKernelSysTick())
			{
				HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_13);
 800283c:	4d15      	ldr	r5, [pc, #84]	; (8002894 <vLed01Task+0x5c>)
 800283e:	4637      	mov	r7, r6
	if (semaphore01Handle != NULL)
 8002840:	6830      	ldr	r0, [r6, #0]
 8002842:	b900      	cbnz	r0, 8002846 <vLed01Task+0xe>
 8002844:	e7fe      	b.n	8002844 <vLed01Task+0xc>
		if (osSemaphoreWait(semaphore01Handle, 100)==osOK)
 8002846:	2164      	movs	r1, #100	; 0x64
 8002848:	f7fe fba8 	bl	8000f9c <osSemaphoreWait>
 800284c:	2800      	cmp	r0, #0
 800284e:	d1f7      	bne.n	8002840 <vLed01Task+0x8>
			count = osKernelSysTick() + osKernelSysTickMicroSec(5000000); //5sec = 5000000us
 8002850:	f7fe fb69 	bl	8000f26 <osKernelSysTick>
 8002854:	f500 549c 	add.w	r4, r0, #4992	; 0x1380
 8002858:	3408      	adds	r4, #8
			while (count >= osKernelSysTick())
 800285a:	f7fe fb64 	bl	8000f26 <osKernelSysTick>
 800285e:	4284      	cmp	r4, r0
 8002860:	d20c      	bcs.n	800287c <vLed01Task+0x44>
				osDelay(200);
			}

			/* Turn LED1 Off */
			HAL_GPIO_WritePin(GPIOD, GPIO_PIN_13, GPIO_PIN_RESET);
 8002862:	2200      	movs	r2, #0
 8002864:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002868:	4628      	mov	r0, r5
 800286a:	f7fd ff99 	bl	80007a0 <HAL_GPIO_WritePin>

			/* Release semaphore */
			osSemaphoreRelease(semaphore01Handle);
 800286e:	6838      	ldr	r0, [r7, #0]
 8002870:	f7fe fbba 	bl	8000fe8 <osSemaphoreRelease>

			/* Suspend thread1 to execute thread2 */
			osThreadSuspend(NULL);
 8002874:	2000      	movs	r0, #0
 8002876:	f7fe fbdb 	bl	8001030 <osThreadSuspend>
 800287a:	e7e1      	b.n	8002840 <vLed01Task+0x8>
				HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_13);
 800287c:	4628      	mov	r0, r5
 800287e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002882:	f7fd ff92 	bl	80007aa <HAL_GPIO_TogglePin>
				osDelay(200);
 8002886:	20c8      	movs	r0, #200	; 0xc8
 8002888:	f7fe fb6c 	bl	8000f64 <osDelay>
 800288c:	e7e5      	b.n	800285a <vLed01Task+0x22>
 800288e:	bf00      	nop
 8002890:	20003d80 	.word	0x20003d80
 8002894:	40020c00 	.word	0x40020c00

08002898 <vLed02Task>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_vLed02Task */
void vLed02Task(void const * argument)
{
 8002898:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  /* USER CODE BEGIN vLed02Task */
	uint32_t count = 0;
  /* Infinite loop */
  for(;;)
  {
    if (semaphore01Handle != NULL)
 800289c:	4d15      	ldr	r5, [pc, #84]	; (80028f4 <vLed02Task+0x5c>)
    {
    	if (osSemaphoreWait(semaphore01Handle, 0) == osOK)
    	{
    		osThreadResume(Led01TaskHandleHandle);
 800289e:	4f16      	ldr	r7, [pc, #88]	; (80028f8 <vLed02Task+0x60>)
 80028a0:	462e      	mov	r6, r5
    if (semaphore01Handle != NULL)
 80028a2:	6828      	ldr	r0, [r5, #0]
 80028a4:	b900      	cbnz	r0, 80028a8 <vLed02Task+0x10>
 80028a6:	e7fe      	b.n	80028a6 <vLed02Task+0xe>
    	if (osSemaphoreWait(semaphore01Handle, 0) == osOK)
 80028a8:	2100      	movs	r1, #0
 80028aa:	f7fe fb77 	bl	8000f9c <osSemaphoreWait>
 80028ae:	2800      	cmp	r0, #0
 80028b0:	d1f7      	bne.n	80028a2 <vLed02Task+0xa>
    		osThreadResume(Led01TaskHandleHandle);
 80028b2:	6838      	ldr	r0, [r7, #0]

    		count = osKernelSysTick() + osKernelSysTickMicroSec(5000000); //5sec = 5000000us

    		while (count >= osKernelSysTick())
    		{
    			HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_12);
 80028b4:	f8df 8044 	ldr.w	r8, [pc, #68]	; 80028fc <vLed02Task+0x64>
    		osThreadResume(Led01TaskHandleHandle);
 80028b8:	f7fe fbc0 	bl	800103c <osThreadResume>
    		count = osKernelSysTick() + osKernelSysTickMicroSec(5000000); //5sec = 5000000us
 80028bc:	f7fe fb33 	bl	8000f26 <osKernelSysTick>
 80028c0:	f500 549c 	add.w	r4, r0, #4992	; 0x1380
 80028c4:	3408      	adds	r4, #8
    		while (count >= osKernelSysTick())
 80028c6:	f7fe fb2e 	bl	8000f26 <osKernelSysTick>
 80028ca:	4284      	cmp	r4, r0
 80028cc:	d209      	bcs.n	80028e2 <vLed02Task+0x4a>

    			osDelay(200);
    		}

    		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_12, GPIO_PIN_RESET);
 80028ce:	2200      	movs	r2, #0
 80028d0:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80028d4:	4809      	ldr	r0, [pc, #36]	; (80028fc <vLed02Task+0x64>)
 80028d6:	f7fd ff63 	bl	80007a0 <HAL_GPIO_WritePin>

    		osSemaphoreRelease(semaphore01Handle);
 80028da:	6830      	ldr	r0, [r6, #0]
 80028dc:	f7fe fb84 	bl	8000fe8 <osSemaphoreRelease>
 80028e0:	e7df      	b.n	80028a2 <vLed02Task+0xa>
    			HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_12);
 80028e2:	4640      	mov	r0, r8
 80028e4:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80028e8:	f7fd ff5f 	bl	80007aa <HAL_GPIO_TogglePin>
    			osDelay(200);
 80028ec:	20c8      	movs	r0, #200	; 0xc8
 80028ee:	f7fe fb39 	bl	8000f64 <osDelay>
 80028f2:	e7e8      	b.n	80028c6 <vLed02Task+0x2e>
 80028f4:	20003d80 	.word	0x20003d80
 80028f8:	20003d7c 	.word	0x20003d7c
 80028fc:	40020c00 	.word	0x40020c00

08002900 <SystemClock_Config>:
{
 8002900:	b530      	push	{r4, r5, lr}
 8002902:	b095      	sub	sp, #84	; 0x54
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002904:	2230      	movs	r2, #48	; 0x30
 8002906:	2100      	movs	r1, #0
 8002908:	a808      	add	r0, sp, #32
 800290a:	f000 f9b8 	bl	8002c7e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800290e:	2100      	movs	r1, #0
 8002910:	2214      	movs	r2, #20
 8002912:	a803      	add	r0, sp, #12
 8002914:	f000 f9b3 	bl	8002c7e <memset>
  __HAL_RCC_PWR_CLK_ENABLE();
 8002918:	2400      	movs	r4, #0
 800291a:	4b1c      	ldr	r3, [pc, #112]	; (800298c <SystemClock_Config+0x8c>)
 800291c:	9401      	str	r4, [sp, #4]
 800291e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002920:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8002924:	641a      	str	r2, [r3, #64]	; 0x40
 8002926:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002928:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800292c:	9301      	str	r3, [sp, #4]
 800292e:	9b01      	ldr	r3, [sp, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002930:	4b17      	ldr	r3, [pc, #92]	; (8002990 <SystemClock_Config+0x90>)
 8002932:	9402      	str	r4, [sp, #8]
 8002934:	681a      	ldr	r2, [r3, #0]
 8002936:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800293a:	601a      	str	r2, [r3, #0]
 800293c:	681b      	ldr	r3, [r3, #0]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800293e:	940f      	str	r4, [sp, #60]	; 0x3c
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002940:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002944:	9302      	str	r3, [sp, #8]
 8002946:	9b02      	ldr	r3, [sp, #8]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002948:	2301      	movs	r3, #1
 800294a:	930b      	str	r3, [sp, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800294c:	2310      	movs	r3, #16
 800294e:	930c      	str	r3, [sp, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLM = 8;
 8002950:	2308      	movs	r3, #8
 8002952:	9310      	str	r3, [sp, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8002954:	23a8      	movs	r3, #168	; 0xa8
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8002956:	2502      	movs	r5, #2
  RCC_OscInitStruct.PLL.PLLN = 168;
 8002958:	9311      	str	r3, [sp, #68]	; 0x44
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800295a:	a808      	add	r0, sp, #32
  RCC_OscInitStruct.PLL.PLLQ = 7;
 800295c:	2307      	movs	r3, #7
 800295e:	9313      	str	r3, [sp, #76]	; 0x4c
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8002960:	9508      	str	r5, [sp, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002962:	950e      	str	r5, [sp, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002964:	9512      	str	r5, [sp, #72]	; 0x48
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002966:	f7fd ff27 	bl	80007b8 <HAL_RCC_OscConfig>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800296a:	230f      	movs	r3, #15
 800296c:	9303      	str	r3, [sp, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800296e:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8002972:	9306      	str	r3, [sp, #24]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8002974:	2105      	movs	r1, #5
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8002976:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 800297a:	a803      	add	r0, sp, #12
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800297c:	9504      	str	r5, [sp, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800297e:	9405      	str	r4, [sp, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8002980:	9307      	str	r3, [sp, #28]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8002982:	f7fe f8c9 	bl	8000b18 <HAL_RCC_ClockConfig>
}
 8002986:	b015      	add	sp, #84	; 0x54
 8002988:	bd30      	pop	{r4, r5, pc}
 800298a:	bf00      	nop
 800298c:	40023800 	.word	0x40023800
 8002990:	40007000 	.word	0x40007000

08002994 <main>:
{
 8002994:	b580      	push	{r7, lr}
 8002996:	b092      	sub	sp, #72	; 0x48
  HAL_Init();
 8002998:	f7fd fda2 	bl	80004e0 <HAL_Init>
  SystemClock_Config();
 800299c:	f7ff ffb0 	bl	8002900 <SystemClock_Config>
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80029a0:	2214      	movs	r2, #20
 80029a2:	2100      	movs	r1, #0
 80029a4:	a80d      	add	r0, sp, #52	; 0x34
 80029a6:	f000 f96a 	bl	8002c7e <memset>
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80029aa:	2500      	movs	r5, #0
 80029ac:	4b2e      	ldr	r3, [pc, #184]	; (8002a68 <main+0xd4>)
 80029ae:	9501      	str	r5, [sp, #4]
 80029b0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  HAL_GPIO_WritePin(GPIOD, LED2_Pin|LED1_Pin|LED3_Pin|LED4_Pin, GPIO_PIN_RESET);
 80029b2:	482e      	ldr	r0, [pc, #184]	; (8002a6c <main+0xd8>)
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80029b4:	f042 0201 	orr.w	r2, r2, #1
 80029b8:	631a      	str	r2, [r3, #48]	; 0x30
 80029ba:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80029bc:	f002 0201 	and.w	r2, r2, #1
 80029c0:	9201      	str	r2, [sp, #4]
 80029c2:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80029c4:	9502      	str	r5, [sp, #8]
 80029c6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80029c8:	f042 0208 	orr.w	r2, r2, #8
 80029cc:	631a      	str	r2, [r3, #48]	; 0x30
 80029ce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80029d0:	f003 0308 	and.w	r3, r3, #8
  HAL_GPIO_WritePin(GPIOD, LED2_Pin|LED1_Pin|LED3_Pin|LED4_Pin, GPIO_PIN_RESET);
 80029d4:	462a      	mov	r2, r5
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80029d6:	9302      	str	r3, [sp, #8]
  HAL_GPIO_WritePin(GPIOD, LED2_Pin|LED1_Pin|LED3_Pin|LED4_Pin, GPIO_PIN_RESET);
 80029d8:	f44f 4170 	mov.w	r1, #61440	; 0xf000
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 80029dc:	2401      	movs	r4, #1
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80029de:	9b02      	ldr	r3, [sp, #8]
  HAL_GPIO_WritePin(GPIOD, LED2_Pin|LED1_Pin|LED3_Pin|LED4_Pin, GPIO_PIN_RESET);
 80029e0:	f7fd fede 	bl	80007a0 <HAL_GPIO_WritePin>
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80029e4:	a90d      	add	r1, sp, #52	; 0x34
 80029e6:	4822      	ldr	r0, [pc, #136]	; (8002a70 <main+0xdc>)
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 80029e8:	940d      	str	r4, [sp, #52]	; 0x34
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80029ea:	950e      	str	r5, [sp, #56]	; 0x38
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029ec:	950f      	str	r5, [sp, #60]	; 0x3c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80029ee:	f7fd fdf7 	bl	80005e0 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = LED2_Pin|LED1_Pin|LED3_Pin|LED4_Pin;
 80029f2:	f44f 4370 	mov.w	r3, #61440	; 0xf000
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80029f6:	a90d      	add	r1, sp, #52	; 0x34
 80029f8:	481c      	ldr	r0, [pc, #112]	; (8002a6c <main+0xd8>)
  GPIO_InitStruct.Pin = LED2_Pin|LED1_Pin|LED3_Pin|LED4_Pin;
 80029fa:	930d      	str	r3, [sp, #52]	; 0x34
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80029fc:	940e      	str	r4, [sp, #56]	; 0x38
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029fe:	950f      	str	r5, [sp, #60]	; 0x3c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002a00:	9510      	str	r5, [sp, #64]	; 0x40
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002a02:	f7fd fded 	bl	80005e0 <HAL_GPIO_Init>
  osSemaphoreDef(semaphore01);
 8002a06:	a812      	add	r0, sp, #72	; 0x48
  semaphore01Handle = osSemaphoreCreate(osSemaphore(semaphore01), 1);
 8002a08:	4621      	mov	r1, r4
  osSemaphoreDef(semaphore01);
 8002a0a:	f840 5d48 	str.w	r5, [r0, #-72]!
  semaphore01Handle = osSemaphoreCreate(osSemaphore(semaphore01), 1);
 8002a0e:	f7fe fab1 	bl	8000f74 <osSemaphoreCreate>
  osThreadDef(defaultTask, StartDefaultTask, osPriorityIdle, 0, 128);
 8002a12:	4c18      	ldr	r4, [pc, #96]	; (8002a74 <main+0xe0>)
  semaphore01Handle = osSemaphoreCreate(osSemaphore(semaphore01), 1);
 8002a14:	4b18      	ldr	r3, [pc, #96]	; (8002a78 <main+0xe4>)
 8002a16:	6018      	str	r0, [r3, #0]
  osThreadDef(defaultTask, StartDefaultTask, osPriorityIdle, 0, 128);
 8002a18:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002a1a:	af03      	add	r7, sp, #12
 8002a1c:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 8002a1e:	4626      	mov	r6, r4
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 8002a20:	4629      	mov	r1, r5
  osThreadDef(defaultTask, StartDefaultTask, osPriorityIdle, 0, 128);
 8002a22:	f856 3b04 	ldr.w	r3, [r6], #4
 8002a26:	603b      	str	r3, [r7, #0]
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 8002a28:	a803      	add	r0, sp, #12
 8002a2a:	f7fe fa83 	bl	8000f34 <osThreadCreate>
 8002a2e:	4b13      	ldr	r3, [pc, #76]	; (8002a7c <main+0xe8>)
 8002a30:	6018      	str	r0, [r3, #0]
  osThreadDef(Led01TaskHandle, vLed01Task, osPriorityAboveNormal, 0, 128);
 8002a32:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8002a34:	af08      	add	r7, sp, #32
 8002a36:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 8002a38:	6833      	ldr	r3, [r6, #0]
 8002a3a:	603b      	str	r3, [r7, #0]
  Led01TaskHandleHandle = osThreadCreate(osThread(Led01TaskHandle), NULL);
 8002a3c:	4629      	mov	r1, r5
 8002a3e:	a808      	add	r0, sp, #32
 8002a40:	f7fe fa78 	bl	8000f34 <osThreadCreate>
 8002a44:	4b0e      	ldr	r3, [pc, #56]	; (8002a80 <main+0xec>)
  osThreadDef(Led02TaskHandle, vLed02Task, osPriorityNormal, 0, 128);
 8002a46:	3418      	adds	r4, #24
  Led01TaskHandleHandle = osThreadCreate(osThread(Led01TaskHandle), NULL);
 8002a48:	6018      	str	r0, [r3, #0]
  osThreadDef(Led02TaskHandle, vLed02Task, osPriorityNormal, 0, 128);
 8002a4a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002a4c:	ae0d      	add	r6, sp, #52	; 0x34
 8002a4e:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 8002a50:	6823      	ldr	r3, [r4, #0]
 8002a52:	6033      	str	r3, [r6, #0]
  Led02TaskHandleHandle = osThreadCreate(osThread(Led02TaskHandle), NULL);
 8002a54:	4629      	mov	r1, r5
 8002a56:	a80d      	add	r0, sp, #52	; 0x34
 8002a58:	f7fe fa6c 	bl	8000f34 <osThreadCreate>
 8002a5c:	4b09      	ldr	r3, [pc, #36]	; (8002a84 <main+0xf0>)
 8002a5e:	6018      	str	r0, [r3, #0]
  osKernelStart();
 8002a60:	f7fe fa5c 	bl	8000f1c <osKernelStart>
 8002a64:	e7fe      	b.n	8002a64 <main+0xd0>
 8002a66:	bf00      	nop
 8002a68:	40023800 	.word	0x40023800
 8002a6c:	40020c00 	.word	0x40020c00
 8002a70:	40020000 	.word	0x40020000
 8002a74:	08002ca8 	.word	0x08002ca8
 8002a78:	20003d80 	.word	0x20003d80
 8002a7c:	20003d78 	.word	0x20003d78
 8002a80:	20003d7c 	.word	0x20003d7c
 8002a84:	20003d84 	.word	0x20003d84

08002a88 <HAL_TIM_PeriodElapsedCallback>:
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM2) {
 8002a88:	6803      	ldr	r3, [r0, #0]
 8002a8a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002a8e:	d101      	bne.n	8002a94 <HAL_TIM_PeriodElapsedCallback+0xc>
    HAL_IncTick();
 8002a90:	f7fd bd40 	b.w	8000514 <HAL_IncTick>
 8002a94:	4770      	bx	lr
	...

08002a98 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002a98:	b513      	push	{r0, r1, r4, lr}
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002a9a:	4b13      	ldr	r3, [pc, #76]	; (8002ae8 <HAL_MspInit+0x50>)
 8002a9c:	2400      	movs	r4, #0
 8002a9e:	9400      	str	r4, [sp, #0]
 8002aa0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002aa2:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002aa6:	645a      	str	r2, [r3, #68]	; 0x44
 8002aa8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002aaa:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 8002aae:	9200      	str	r2, [sp, #0]
 8002ab0:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002ab2:	9401      	str	r4, [sp, #4]
 8002ab4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002ab6:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8002aba:	641a      	str	r2, [r3, #64]	; 0x40
 8002abc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002abe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002ac2:	9301      	str	r3, [sp, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8002ac4:	4622      	mov	r2, r4
 8002ac6:	210f      	movs	r1, #15
 8002ac8:	f06f 0001 	mvn.w	r0, #1
  __HAL_RCC_PWR_CLK_ENABLE();
 8002acc:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8002ace:	f7fd fd45 	bl	800055c <HAL_NVIC_SetPriority>

  /* Peripheral interrupt init */
  /* RCC_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(RCC_IRQn, 5, 0);
 8002ad2:	2105      	movs	r1, #5
 8002ad4:	4608      	mov	r0, r1
 8002ad6:	4622      	mov	r2, r4
 8002ad8:	f7fd fd40 	bl	800055c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(RCC_IRQn);
 8002adc:	2005      	movs	r0, #5
 8002ade:	f7fd fd71 	bl	80005c4 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002ae2:	b002      	add	sp, #8
 8002ae4:	bd10      	pop	{r4, pc}
 8002ae6:	bf00      	nop
 8002ae8:	40023800 	.word	0x40023800

08002aec <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig(). 
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002aec:	b530      	push	{r4, r5, lr}
  uint32_t              uwTimclock = 0;
  uint32_t              uwPrescalerValue = 0;
  uint32_t              pFLatency;
  
  /*Configure the TIM2 IRQ priority */
  HAL_NVIC_SetPriority(TIM2_IRQn, TickPriority ,0); 
 8002aee:	4601      	mov	r1, r0
{
 8002af0:	b089      	sub	sp, #36	; 0x24
  HAL_NVIC_SetPriority(TIM2_IRQn, TickPriority ,0); 
 8002af2:	2200      	movs	r2, #0
 8002af4:	201c      	movs	r0, #28
 8002af6:	f7fd fd31 	bl	800055c <HAL_NVIC_SetPriority>
  
  /* Enable the TIM2 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM2_IRQn); 
 8002afa:	201c      	movs	r0, #28
 8002afc:	f7fd fd62 	bl	80005c4 <HAL_NVIC_EnableIRQ>
  
  /* Enable TIM2 clock */
  __HAL_RCC_TIM2_CLK_ENABLE();
 8002b00:	2500      	movs	r5, #0
 8002b02:	4b15      	ldr	r3, [pc, #84]	; (8002b58 <HAL_InitTick+0x6c>)
 8002b04:	9502      	str	r5, [sp, #8]
 8002b06:	6c1a      	ldr	r2, [r3, #64]	; 0x40
   
  /* Compute the prescaler value to have TIM2 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000) - 1);
  
  /* Initialize TIM2 */
  htim2.Instance = TIM2;
 8002b08:	4c14      	ldr	r4, [pc, #80]	; (8002b5c <HAL_InitTick+0x70>)
  __HAL_RCC_TIM2_CLK_ENABLE();
 8002b0a:	f042 0201 	orr.w	r2, r2, #1
 8002b0e:	641a      	str	r2, [r3, #64]	; 0x40
 8002b10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b12:	f003 0301 	and.w	r3, r3, #1
 8002b16:	9302      	str	r3, [sp, #8]
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8002b18:	a901      	add	r1, sp, #4
 8002b1a:	a803      	add	r0, sp, #12
  __HAL_RCC_TIM2_CLK_ENABLE();
 8002b1c:	9b02      	ldr	r3, [sp, #8]
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8002b1e:	f7fe f8a5 	bl	8000c6c <HAL_RCC_GetClockConfig>
  uwTimclock = 2*HAL_RCC_GetPCLK1Freq();
 8002b22:	f7fe f893 	bl	8000c4c <HAL_RCC_GetPCLK1Freq>
  htim2.Instance = TIM2;
 8002b26:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8002b2a:	6023      	str	r3, [r4, #0]
  + Period = [(TIM2CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim2.Init.Period = (1000000 / 1000) - 1;
 8002b2c:	f240 33e7 	movw	r3, #999	; 0x3e7
 8002b30:	60e3      	str	r3, [r4, #12]
  uwTimclock = 2*HAL_RCC_GetPCLK1Freq();
 8002b32:	0040      	lsls	r0, r0, #1
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000) - 1);
 8002b34:	4b0a      	ldr	r3, [pc, #40]	; (8002b60 <HAL_InitTick+0x74>)
 8002b36:	fbb0 f0f3 	udiv	r0, r0, r3
 8002b3a:	3801      	subs	r0, #1
  htim2.Init.Prescaler = uwPrescalerValue;
 8002b3c:	6060      	str	r0, [r4, #4]
  htim2.Init.ClockDivision = 0;
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
  if(HAL_TIM_Base_Init(&htim2) == HAL_OK)
 8002b3e:	4620      	mov	r0, r4
  htim2.Init.ClockDivision = 0;
 8002b40:	6125      	str	r5, [r4, #16]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002b42:	60a5      	str	r5, [r4, #8]
  if(HAL_TIM_Base_Init(&htim2) == HAL_OK)
 8002b44:	f7fe f9ce 	bl	8000ee4 <HAL_TIM_Base_Init>
 8002b48:	b920      	cbnz	r0, 8002b54 <HAL_InitTick+0x68>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim2);
 8002b4a:	4620      	mov	r0, r4
 8002b4c:	f7fe f8ad 	bl	8000caa <HAL_TIM_Base_Start_IT>
  }
  
  /* Return function status */
  return HAL_ERROR;
}
 8002b50:	b009      	add	sp, #36	; 0x24
 8002b52:	bd30      	pop	{r4, r5, pc}
  return HAL_ERROR;
 8002b54:	2001      	movs	r0, #1
 8002b56:	e7fb      	b.n	8002b50 <HAL_InitTick+0x64>
 8002b58:	40023800 	.word	0x40023800
 8002b5c:	20003d88 	.word	0x20003d88
 8002b60:	000f4240 	.word	0x000f4240

08002b64 <NMI_Handler>:
 8002b64:	4770      	bx	lr

08002b66 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002b66:	e7fe      	b.n	8002b66 <HardFault_Handler>

08002b68 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002b68:	e7fe      	b.n	8002b68 <MemManage_Handler>

08002b6a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002b6a:	e7fe      	b.n	8002b6a <BusFault_Handler>

08002b6c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002b6c:	e7fe      	b.n	8002b6c <UsageFault_Handler>

08002b6e <DebugMon_Handler>:
 8002b6e:	4770      	bx	lr

08002b70 <RCC_IRQHandler>:

/**
  * @brief This function handles RCC global interrupt.
  */
void RCC_IRQHandler(void)
{
 8002b70:	4770      	bx	lr
	...

08002b74 <TIM2_IRQHandler>:
void TIM2_IRQHandler(void)
{
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8002b74:	4801      	ldr	r0, [pc, #4]	; (8002b7c <TIM2_IRQHandler+0x8>)
 8002b76:	f7fe b8ac 	b.w	8000cd2 <HAL_TIM_IRQHandler>
 8002b7a:	bf00      	nop
 8002b7c:	20003d88 	.word	0x20003d88

08002b80 <SystemInit>:
  */
void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002b80:	490f      	ldr	r1, [pc, #60]	; (8002bc0 <SystemInit+0x40>)
 8002b82:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
 8002b86:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002b8a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8002b8e:	4b0d      	ldr	r3, [pc, #52]	; (8002bc4 <SystemInit+0x44>)
 8002b90:	681a      	ldr	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8002b92:	2000      	movs	r0, #0
  RCC->CR |= (uint32_t)0x00000001;
 8002b94:	f042 0201 	orr.w	r2, r2, #1
 8002b98:	601a      	str	r2, [r3, #0]
  RCC->CFGR = 0x00000000;
 8002b9a:	6098      	str	r0, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8002b9c:	681a      	ldr	r2, [r3, #0]
 8002b9e:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 8002ba2:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8002ba6:	601a      	str	r2, [r3, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 8002ba8:	4a07      	ldr	r2, [pc, #28]	; (8002bc8 <SystemInit+0x48>)
 8002baa:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8002bac:	681a      	ldr	r2, [r3, #0]
 8002bae:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8002bb2:	601a      	str	r2, [r3, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8002bb4:	60d8      	str	r0, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8002bb6:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8002bba:	608b      	str	r3, [r1, #8]
 8002bbc:	4770      	bx	lr
 8002bbe:	bf00      	nop
 8002bc0:	e000ed00 	.word	0xe000ed00
 8002bc4:	40023800 	.word	0x40023800
 8002bc8:	24003010 	.word	0x24003010

08002bcc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8002bcc:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002c04 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8002bd0:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8002bd2:	e003      	b.n	8002bdc <LoopCopyDataInit>

08002bd4 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8002bd4:	4b0c      	ldr	r3, [pc, #48]	; (8002c08 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8002bd6:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8002bd8:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8002bda:	3104      	adds	r1, #4

08002bdc <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8002bdc:	480b      	ldr	r0, [pc, #44]	; (8002c0c <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8002bde:	4b0c      	ldr	r3, [pc, #48]	; (8002c10 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8002be0:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8002be2:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8002be4:	d3f6      	bcc.n	8002bd4 <CopyDataInit>
  ldr  r2, =_sbss
 8002be6:	4a0b      	ldr	r2, [pc, #44]	; (8002c14 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8002be8:	e002      	b.n	8002bf0 <LoopFillZerobss>

08002bea <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8002bea:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8002bec:	f842 3b04 	str.w	r3, [r2], #4

08002bf0 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8002bf0:	4b09      	ldr	r3, [pc, #36]	; (8002c18 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8002bf2:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8002bf4:	d3f9      	bcc.n	8002bea <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8002bf6:	f7ff ffc3 	bl	8002b80 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002bfa:	f000 f811 	bl	8002c20 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002bfe:	f7ff fec9 	bl	8002994 <main>
  bx  lr    
 8002c02:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8002c04:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8002c08:	08002d40 	.word	0x08002d40
  ldr  r0, =_sdata
 8002c0c:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8002c10:	2000000c 	.word	0x2000000c
  ldr  r2, =_sbss
 8002c14:	2000000c 	.word	0x2000000c
  ldr  r3, = _ebss
 8002c18:	20003dc8 	.word	0x20003dc8

08002c1c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002c1c:	e7fe      	b.n	8002c1c <ADC_IRQHandler>
	...

08002c20 <__libc_init_array>:
 8002c20:	b570      	push	{r4, r5, r6, lr}
 8002c22:	4e0d      	ldr	r6, [pc, #52]	; (8002c58 <__libc_init_array+0x38>)
 8002c24:	4c0d      	ldr	r4, [pc, #52]	; (8002c5c <__libc_init_array+0x3c>)
 8002c26:	1ba4      	subs	r4, r4, r6
 8002c28:	10a4      	asrs	r4, r4, #2
 8002c2a:	2500      	movs	r5, #0
 8002c2c:	42a5      	cmp	r5, r4
 8002c2e:	d109      	bne.n	8002c44 <__libc_init_array+0x24>
 8002c30:	4e0b      	ldr	r6, [pc, #44]	; (8002c60 <__libc_init_array+0x40>)
 8002c32:	4c0c      	ldr	r4, [pc, #48]	; (8002c64 <__libc_init_array+0x44>)
 8002c34:	f000 f82c 	bl	8002c90 <_init>
 8002c38:	1ba4      	subs	r4, r4, r6
 8002c3a:	10a4      	asrs	r4, r4, #2
 8002c3c:	2500      	movs	r5, #0
 8002c3e:	42a5      	cmp	r5, r4
 8002c40:	d105      	bne.n	8002c4e <__libc_init_array+0x2e>
 8002c42:	bd70      	pop	{r4, r5, r6, pc}
 8002c44:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8002c48:	4798      	blx	r3
 8002c4a:	3501      	adds	r5, #1
 8002c4c:	e7ee      	b.n	8002c2c <__libc_init_array+0xc>
 8002c4e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8002c52:	4798      	blx	r3
 8002c54:	3501      	adds	r5, #1
 8002c56:	e7f2      	b.n	8002c3e <__libc_init_array+0x1e>
 8002c58:	08002d38 	.word	0x08002d38
 8002c5c:	08002d38 	.word	0x08002d38
 8002c60:	08002d38 	.word	0x08002d38
 8002c64:	08002d3c 	.word	0x08002d3c

08002c68 <memcpy>:
 8002c68:	b510      	push	{r4, lr}
 8002c6a:	1e43      	subs	r3, r0, #1
 8002c6c:	440a      	add	r2, r1
 8002c6e:	4291      	cmp	r1, r2
 8002c70:	d100      	bne.n	8002c74 <memcpy+0xc>
 8002c72:	bd10      	pop	{r4, pc}
 8002c74:	f811 4b01 	ldrb.w	r4, [r1], #1
 8002c78:	f803 4f01 	strb.w	r4, [r3, #1]!
 8002c7c:	e7f7      	b.n	8002c6e <memcpy+0x6>

08002c7e <memset>:
 8002c7e:	4402      	add	r2, r0
 8002c80:	4603      	mov	r3, r0
 8002c82:	4293      	cmp	r3, r2
 8002c84:	d100      	bne.n	8002c88 <memset+0xa>
 8002c86:	4770      	bx	lr
 8002c88:	f803 1b01 	strb.w	r1, [r3], #1
 8002c8c:	e7f9      	b.n	8002c82 <memset+0x4>
	...

08002c90 <_init>:
 8002c90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002c92:	bf00      	nop
 8002c94:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002c96:	bc08      	pop	{r3}
 8002c98:	469e      	mov	lr, r3
 8002c9a:	4770      	bx	lr

08002c9c <_fini>:
 8002c9c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002c9e:	bf00      	nop
 8002ca0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002ca2:	bc08      	pop	{r3}
 8002ca4:	469e      	mov	lr, r3
 8002ca6:	4770      	bx	lr
