$date
	Wed Jan 19 07:13:04 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test_latch $end
$var reg 1 ! s $end
$upscope $end
$scope module test_latch $end
$var reg 1 " r $end
$upscope $end
$scope module test_latch $end
$var wire 1 # q $end
$upscope $end
$scope module test_latch $end
$var wire 1 $ q_bar $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1$
0#
1"
0!
$end
#5
0$
1#
0"
1!
#10
1$
0!
#15
0#
1"
#20
0$
1#
0"
1!
#25
1"
#30
