Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Sat May 24 15:43:56 2025
| Host         : debian running 64-bit Debian GNU/Linux 12 (bookworm)
| Command      : report_timing_summary -file ../vivado-runs/post_place_physopt_tim.rpt
| Design       : fpga
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Fully Placed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                 Violations  
---------  --------  ------------------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert                32          
SYNTH-6    Warning   Timing of a RAM block might be sub-optimal  32          
TIMING-18  Warning   Missing input or output delay               1           
TIMING-20  Warning   Non-clocked latch                           256         
LATCH-1    Advisory  Existing latches in the design              1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (1264)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (512)
5. checking no_input_delay (1)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1264)
---------------------------
 There are 16 register/latch pins with no clock driven by root clock pin: cores_wrapper/row_gen[0].col_gen[0].core_inst/RISCV_core_inst/lr_pipe_inst/with_reset.n_is_1_reset.pipeline_stages_reg[0][0]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: cores_wrapper/row_gen[0].col_gen[0].core_inst/RISCV_core_inst/reservation_set_inst/not_registered_reservation_set.reserved_valid_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: cores_wrapper/row_gen[0].col_gen[0].core_inst/RISCV_core_inst/reservation_set_inst/not_registered_reservation_set.reserving_hart_reg[0]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: cores_wrapper/row_gen[0].col_gen[0].core_inst/RISCV_core_inst/reservation_set_inst/not_registered_reservation_set.reserving_hart_reg[1]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: cores_wrapper/row_gen[0].col_gen[0].core_inst/RISCV_core_inst/thread_index_stage_reg[2][0]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: cores_wrapper/row_gen[0].col_gen[0].core_inst/RISCV_core_inst/thread_index_stage_reg[2][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cores_wrapper/row_gen[0].col_gen[1].core_inst/RISCV_core_inst/lr_pipe_inst/with_reset.n_is_1_reset.pipeline_stages_reg[0][0]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: cores_wrapper/row_gen[0].col_gen[1].core_inst/RISCV_core_inst/reservation_set_inst/not_registered_reservation_set.reserved_valid_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: cores_wrapper/row_gen[0].col_gen[1].core_inst/RISCV_core_inst/reservation_set_inst/not_registered_reservation_set.reserving_hart_reg[0]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: cores_wrapper/row_gen[0].col_gen[1].core_inst/RISCV_core_inst/reservation_set_inst/not_registered_reservation_set.reserving_hart_reg[1]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: cores_wrapper/row_gen[0].col_gen[1].core_inst/RISCV_core_inst/thread_index_stage_reg[2][0]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: cores_wrapper/row_gen[0].col_gen[1].core_inst/RISCV_core_inst/thread_index_stage_reg[2][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cores_wrapper/row_gen[0].col_gen[2].core_inst/RISCV_core_inst/lr_pipe_inst/with_reset.n_is_1_reset.pipeline_stages_reg[0][0]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: cores_wrapper/row_gen[0].col_gen[2].core_inst/RISCV_core_inst/reservation_set_inst/not_registered_reservation_set.reserved_valid_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: cores_wrapper/row_gen[0].col_gen[2].core_inst/RISCV_core_inst/reservation_set_inst/not_registered_reservation_set.reserving_hart_reg[0]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: cores_wrapper/row_gen[0].col_gen[2].core_inst/RISCV_core_inst/reservation_set_inst/not_registered_reservation_set.reserving_hart_reg[1]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: cores_wrapper/row_gen[0].col_gen[2].core_inst/RISCV_core_inst/thread_index_stage_reg[2][0]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: cores_wrapper/row_gen[0].col_gen[2].core_inst/RISCV_core_inst/thread_index_stage_reg[2][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cores_wrapper/row_gen[0].col_gen[3].core_inst/RISCV_core_inst/lr_pipe_inst/with_reset.n_is_1_reset.pipeline_stages_reg[0][0]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: cores_wrapper/row_gen[0].col_gen[3].core_inst/RISCV_core_inst/reservation_set_inst/not_registered_reservation_set.reserved_valid_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: cores_wrapper/row_gen[0].col_gen[3].core_inst/RISCV_core_inst/reservation_set_inst/not_registered_reservation_set.reserving_hart_reg[0]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: cores_wrapper/row_gen[0].col_gen[3].core_inst/RISCV_core_inst/reservation_set_inst/not_registered_reservation_set.reserving_hart_reg[1]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: cores_wrapper/row_gen[0].col_gen[3].core_inst/RISCV_core_inst/thread_index_stage_reg[2][0]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: cores_wrapper/row_gen[0].col_gen[3].core_inst/RISCV_core_inst/thread_index_stage_reg[2][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cores_wrapper/row_gen[1].col_gen[0].core_inst/RISCV_core_inst/lr_pipe_inst/with_reset.n_is_1_reset.pipeline_stages_reg[0][0]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: cores_wrapper/row_gen[1].col_gen[0].core_inst/RISCV_core_inst/reservation_set_inst/not_registered_reservation_set.reserved_valid_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: cores_wrapper/row_gen[1].col_gen[0].core_inst/RISCV_core_inst/reservation_set_inst/not_registered_reservation_set.reserving_hart_reg[0]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: cores_wrapper/row_gen[1].col_gen[0].core_inst/RISCV_core_inst/reservation_set_inst/not_registered_reservation_set.reserving_hart_reg[1]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: cores_wrapper/row_gen[1].col_gen[0].core_inst/RISCV_core_inst/thread_index_stage_reg[2][0]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: cores_wrapper/row_gen[1].col_gen[0].core_inst/RISCV_core_inst/thread_index_stage_reg[2][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cores_wrapper/row_gen[1].col_gen[1].core_inst/RISCV_core_inst/lr_pipe_inst/with_reset.n_is_1_reset.pipeline_stages_reg[0][0]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: cores_wrapper/row_gen[1].col_gen[1].core_inst/RISCV_core_inst/reservation_set_inst/not_registered_reservation_set.reserved_valid_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: cores_wrapper/row_gen[1].col_gen[1].core_inst/RISCV_core_inst/reservation_set_inst/not_registered_reservation_set.reserving_hart_reg[0]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: cores_wrapper/row_gen[1].col_gen[1].core_inst/RISCV_core_inst/reservation_set_inst/not_registered_reservation_set.reserving_hart_reg[1]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: cores_wrapper/row_gen[1].col_gen[1].core_inst/RISCV_core_inst/thread_index_stage_reg[2][0]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: cores_wrapper/row_gen[1].col_gen[1].core_inst/RISCV_core_inst/thread_index_stage_reg[2][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cores_wrapper/row_gen[1].col_gen[2].core_inst/RISCV_core_inst/lr_pipe_inst/with_reset.n_is_1_reset.pipeline_stages_reg[0][0]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: cores_wrapper/row_gen[1].col_gen[2].core_inst/RISCV_core_inst/reservation_set_inst/not_registered_reservation_set.reserved_valid_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: cores_wrapper/row_gen[1].col_gen[2].core_inst/RISCV_core_inst/reservation_set_inst/not_registered_reservation_set.reserving_hart_reg[0]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: cores_wrapper/row_gen[1].col_gen[2].core_inst/RISCV_core_inst/reservation_set_inst/not_registered_reservation_set.reserving_hart_reg[1]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: cores_wrapper/row_gen[1].col_gen[2].core_inst/RISCV_core_inst/thread_index_stage_reg[2][0]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: cores_wrapper/row_gen[1].col_gen[2].core_inst/RISCV_core_inst/thread_index_stage_reg[2][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cores_wrapper/row_gen[1].col_gen[3].core_inst/RISCV_core_inst/lr_pipe_inst/with_reset.n_is_1_reset.pipeline_stages_reg[0][0]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: cores_wrapper/row_gen[1].col_gen[3].core_inst/RISCV_core_inst/reservation_set_inst/not_registered_reservation_set.reserved_valid_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: cores_wrapper/row_gen[1].col_gen[3].core_inst/RISCV_core_inst/reservation_set_inst/not_registered_reservation_set.reserving_hart_reg[0]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: cores_wrapper/row_gen[1].col_gen[3].core_inst/RISCV_core_inst/reservation_set_inst/not_registered_reservation_set.reserving_hart_reg[1]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: cores_wrapper/row_gen[1].col_gen[3].core_inst/RISCV_core_inst/thread_index_stage_reg[2][0]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: cores_wrapper/row_gen[1].col_gen[3].core_inst/RISCV_core_inst/thread_index_stage_reg[2][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cores_wrapper/row_gen[2].col_gen[0].core_inst/RISCV_core_inst/lr_pipe_inst/with_reset.n_is_1_reset.pipeline_stages_reg[0][0]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: cores_wrapper/row_gen[2].col_gen[0].core_inst/RISCV_core_inst/reservation_set_inst/not_registered_reservation_set.reserved_valid_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: cores_wrapper/row_gen[2].col_gen[0].core_inst/RISCV_core_inst/reservation_set_inst/not_registered_reservation_set.reserving_hart_reg[0]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: cores_wrapper/row_gen[2].col_gen[0].core_inst/RISCV_core_inst/reservation_set_inst/not_registered_reservation_set.reserving_hart_reg[1]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: cores_wrapper/row_gen[2].col_gen[0].core_inst/RISCV_core_inst/thread_index_stage_reg[2][0]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: cores_wrapper/row_gen[2].col_gen[0].core_inst/RISCV_core_inst/thread_index_stage_reg[2][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cores_wrapper/row_gen[2].col_gen[1].core_inst/RISCV_core_inst/lr_pipe_inst/with_reset.n_is_1_reset.pipeline_stages_reg[0][0]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: cores_wrapper/row_gen[2].col_gen[1].core_inst/RISCV_core_inst/reservation_set_inst/not_registered_reservation_set.reserved_valid_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: cores_wrapper/row_gen[2].col_gen[1].core_inst/RISCV_core_inst/reservation_set_inst/not_registered_reservation_set.reserving_hart_reg[0]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: cores_wrapper/row_gen[2].col_gen[1].core_inst/RISCV_core_inst/reservation_set_inst/not_registered_reservation_set.reserving_hart_reg[1]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: cores_wrapper/row_gen[2].col_gen[1].core_inst/RISCV_core_inst/thread_index_stage_reg[2][0]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: cores_wrapper/row_gen[2].col_gen[1].core_inst/RISCV_core_inst/thread_index_stage_reg[2][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cores_wrapper/row_gen[2].col_gen[2].core_inst/RISCV_core_inst/lr_pipe_inst/with_reset.n_is_1_reset.pipeline_stages_reg[0][0]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: cores_wrapper/row_gen[2].col_gen[2].core_inst/RISCV_core_inst/reservation_set_inst/not_registered_reservation_set.reserved_valid_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: cores_wrapper/row_gen[2].col_gen[2].core_inst/RISCV_core_inst/reservation_set_inst/not_registered_reservation_set.reserving_hart_reg[0]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: cores_wrapper/row_gen[2].col_gen[2].core_inst/RISCV_core_inst/reservation_set_inst/not_registered_reservation_set.reserving_hart_reg[1]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: cores_wrapper/row_gen[2].col_gen[2].core_inst/RISCV_core_inst/thread_index_stage_reg[2][0]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: cores_wrapper/row_gen[2].col_gen[2].core_inst/RISCV_core_inst/thread_index_stage_reg[2][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cores_wrapper/row_gen[2].col_gen[3].core_inst/RISCV_core_inst/lr_pipe_inst/with_reset.n_is_1_reset.pipeline_stages_reg[0][0]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: cores_wrapper/row_gen[2].col_gen[3].core_inst/RISCV_core_inst/reservation_set_inst/not_registered_reservation_set.reserved_valid_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: cores_wrapper/row_gen[2].col_gen[3].core_inst/RISCV_core_inst/reservation_set_inst/not_registered_reservation_set.reserving_hart_reg[0]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: cores_wrapper/row_gen[2].col_gen[3].core_inst/RISCV_core_inst/reservation_set_inst/not_registered_reservation_set.reserving_hart_reg[1]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: cores_wrapper/row_gen[2].col_gen[3].core_inst/RISCV_core_inst/thread_index_stage_reg[2][0]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: cores_wrapper/row_gen[2].col_gen[3].core_inst/RISCV_core_inst/thread_index_stage_reg[2][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cores_wrapper/row_gen[3].col_gen[0].core_inst/RISCV_core_inst/lr_pipe_inst/with_reset.n_is_1_reset.pipeline_stages_reg[0][0]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: cores_wrapper/row_gen[3].col_gen[0].core_inst/RISCV_core_inst/reservation_set_inst/not_registered_reservation_set.reserved_valid_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: cores_wrapper/row_gen[3].col_gen[0].core_inst/RISCV_core_inst/reservation_set_inst/not_registered_reservation_set.reserving_hart_reg[0]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: cores_wrapper/row_gen[3].col_gen[0].core_inst/RISCV_core_inst/reservation_set_inst/not_registered_reservation_set.reserving_hart_reg[1]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: cores_wrapper/row_gen[3].col_gen[0].core_inst/RISCV_core_inst/thread_index_stage_reg[2][0]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: cores_wrapper/row_gen[3].col_gen[0].core_inst/RISCV_core_inst/thread_index_stage_reg[2][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cores_wrapper/row_gen[3].col_gen[1].core_inst/RISCV_core_inst/lr_pipe_inst/with_reset.n_is_1_reset.pipeline_stages_reg[0][0]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: cores_wrapper/row_gen[3].col_gen[1].core_inst/RISCV_core_inst/reservation_set_inst/not_registered_reservation_set.reserved_valid_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: cores_wrapper/row_gen[3].col_gen[1].core_inst/RISCV_core_inst/reservation_set_inst/not_registered_reservation_set.reserving_hart_reg[0]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: cores_wrapper/row_gen[3].col_gen[1].core_inst/RISCV_core_inst/reservation_set_inst/not_registered_reservation_set.reserving_hart_reg[1]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: cores_wrapper/row_gen[3].col_gen[1].core_inst/RISCV_core_inst/thread_index_stage_reg[2][0]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: cores_wrapper/row_gen[3].col_gen[1].core_inst/RISCV_core_inst/thread_index_stage_reg[2][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cores_wrapper/row_gen[3].col_gen[2].core_inst/RISCV_core_inst/lr_pipe_inst/with_reset.n_is_1_reset.pipeline_stages_reg[0][0]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: cores_wrapper/row_gen[3].col_gen[2].core_inst/RISCV_core_inst/reservation_set_inst/not_registered_reservation_set.reserved_valid_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: cores_wrapper/row_gen[3].col_gen[2].core_inst/RISCV_core_inst/reservation_set_inst/not_registered_reservation_set.reserving_hart_reg[0]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: cores_wrapper/row_gen[3].col_gen[2].core_inst/RISCV_core_inst/reservation_set_inst/not_registered_reservation_set.reserving_hart_reg[1]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: cores_wrapper/row_gen[3].col_gen[2].core_inst/RISCV_core_inst/thread_index_stage_reg[2][0]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: cores_wrapper/row_gen[3].col_gen[2].core_inst/RISCV_core_inst/thread_index_stage_reg[2][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cores_wrapper/row_gen[3].col_gen[3].core_inst/RISCV_core_inst/lr_pipe_inst/with_reset.n_is_1_reset.pipeline_stages_reg[0][0]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: cores_wrapper/row_gen[3].col_gen[3].core_inst/RISCV_core_inst/reservation_set_inst/not_registered_reservation_set.reserved_valid_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: cores_wrapper/row_gen[3].col_gen[3].core_inst/RISCV_core_inst/reservation_set_inst/not_registered_reservation_set.reserving_hart_reg[0]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: cores_wrapper/row_gen[3].col_gen[3].core_inst/RISCV_core_inst/reservation_set_inst/not_registered_reservation_set.reserving_hart_reg[1]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: cores_wrapper/row_gen[3].col_gen[3].core_inst/RISCV_core_inst/thread_index_stage_reg[2][0]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: cores_wrapper/row_gen[3].col_gen[3].core_inst/RISCV_core_inst/thread_index_stage_reg[2][1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (512)
--------------------------------------------------
 There are 512 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.516        0.000                      0                30489       -0.053       -4.044                    176                30489        3.000        0.000                       0                  7533  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
sys_clk_pin           {0.000 5.000}      10.000          100.000         
  clkfbout_clk_wiz_0  {0.000 5.000}      10.000          100.000         
  clkout0             {0.000 5.000}      10.000          100.000         
  clkout1             {0.000 12.500}     25.000          40.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                             3.000        0.000                       0                     2  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  
  clkout0                   0.516        0.000                      0                30197       -0.053       -4.044                    176                30197        3.750        0.000                       0                  7431  
  clkout1                  16.765        0.000                      0                  260        0.212        0.000                      0                  260       12.000        0.000                       0                    97  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clkout0       clkout1             1.050        0.000                      0                   43        0.192        0.000                      0                   43  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y4    MMCM_clock_gen_inst/clkin1_ibufg/I
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  MMCM_clock_gen_inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  MMCM_clock_gen_inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  MMCM_clock_gen_inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { MMCM_clock_gen_inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3    MMCM_clock_gen_inst/clkf_buf/I
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  MMCM_clock_gen_inst/mmcm_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack        0.516ns,  Total Violation        0.000ns
Hold  :          176  Failing Endpoints,  Worst Slack       -0.053ns,  Total Violation       -4.044ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.516ns  (required time - arrival time)
  Source:                 cores_wrapper/row_gen[3].col_gen[0].core_inst/RISCV_core_inst/register_file_vec_inst/regfile_top_inst/dob_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cores_wrapper/row_gen[3].col_gen[0].core_inst/memory_mapped_interface_inst/reg_hart_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        9.274ns  (logic 2.318ns (24.995%)  route 6.956ns (75.005%))
  Logic Levels:           12  (LUT2=2 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.801ns = ( 14.801 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        1.967     3.425    MMCM_clock_gen_inst/CLKIN1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.521 r  MMCM_clock_gen_inst/clkin1_ibufg/O
                         net (fo=1, estimated)        1.634     5.155    MMCM_clock_gen_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.393     1.762 r  MMCM_clock_gen_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.661     3.423    MMCM_clock_gen_inst/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.519 r  MMCM_clock_gen_inst/clkout0_buf/O
                         net (fo=7429, estimated)     1.622     5.141    cores_wrapper/row_gen[3].col_gen[0].core_inst/RISCV_core_inst/register_file_vec_inst/regfile_top_inst/clkb
    SLICE_X59Y53         FDRE                                         r  cores_wrapper/row_gen[3].col_gen[0].core_inst/RISCV_core_inst/register_file_vec_inst/regfile_top_inst/dob_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y53         FDRE (Prop_fdre_C_Q)         0.419     5.560 f  cores_wrapper/row_gen[3].col_gen[0].core_inst/RISCV_core_inst/register_file_vec_inst/regfile_top_inst/dob_reg[23]/Q
                         net (fo=4, estimated)        1.104     6.664    cores_wrapper/row_gen[3].col_gen[0].core_inst/RISCV_core_inst/mux2to1_aluop1_inst/i_in0[23]
    SLICE_X61Y50         LUT2 (Prop_lut2_I0_O)        0.327     6.991 f  cores_wrapper/row_gen[3].col_gen[0].core_inst/RISCV_core_inst/mux2to1_aluop1_inst/o_muxout[23]_INST_0/O
                         net (fo=9, estimated)        0.548     7.539    cores_wrapper/row_gen[3].col_gen[0].core_inst/RISCV_core_inst/alu_dsp_not_enabled.ALU_inst/i_op1[23]
    SLICE_X60Y50         LUT6 (Prop_lut6_I5_O)        0.332     7.871 f  cores_wrapper/row_gen[3].col_gen[0].core_inst/RISCV_core_inst/alu_dsp_not_enabled.ALU_inst/o_result[6]_INST_0_i_5/O
                         net (fo=3, estimated)        0.624     8.495    cores_wrapper/row_gen[3].col_gen[0].core_inst/RISCV_core_inst/alu_dsp_not_enabled.ALU_inst/o_result[6]_INST_0_i_5_n_0
    SLICE_X60Y49         LUT6 (Prop_lut6_I5_O)        0.124     8.619 f  cores_wrapper/row_gen[3].col_gen[0].core_inst/RISCV_core_inst/alu_dsp_not_enabled.ALU_inst/o_result[2]_INST_0_i_10/O
                         net (fo=1, estimated)        0.304     8.923    cores_wrapper/row_gen[3].col_gen[0].core_inst/RISCV_core_inst/alu_dsp_not_enabled.ALU_inst/o_result[2]_INST_0_i_10_n_0
    SLICE_X60Y48         LUT6 (Prop_lut6_I0_O)        0.124     9.047 f  cores_wrapper/row_gen[3].col_gen[0].core_inst/RISCV_core_inst/alu_dsp_not_enabled.ALU_inst/o_result[2]_INST_0_i_6/O
                         net (fo=2, estimated)        0.318     9.365    cores_wrapper/row_gen[3].col_gen[0].core_inst/RISCV_core_inst/alu_dsp_not_enabled.ALU_inst/o_result[2]_INST_0_i_6_n_0
    SLICE_X60Y46         LUT6 (Prop_lut6_I3_O)        0.124     9.489 f  cores_wrapper/row_gen[3].col_gen[0].core_inst/RISCV_core_inst/alu_dsp_not_enabled.ALU_inst/o_result[1]_INST_0_i_2/O
                         net (fo=2, estimated)        0.303     9.792    cores_wrapper/row_gen[3].col_gen[0].core_inst/RISCV_core_inst/lopt_12
    SLICE_X59Y45         LUT6 (Prop_lut6_I4_O)        0.124     9.916 f  cores_wrapper/row_gen[3].col_gen[0].core_inst/RISCV_core_inst/i_5_LOPT_REMAP/O
                         net (fo=1, estimated)        0.431    10.347    cores_wrapper/row_gen[3].col_gen[0].core_inst/RISCV_core_inst/i_5/O_n
    SLICE_X61Y44         LUT5 (Prop_lut5_I2_O)        0.124    10.471 f  cores_wrapper/row_gen[3].col_gen[0].core_inst/RISCV_core_inst/i_0_LOPT_REMAP/O
                         net (fo=5, estimated)        0.461    10.932    cores_wrapper/row_gen[3].col_gen[0].core_inst/RISCV_core_inst/store_unit_inst/i_addr[0]
    SLICE_X61Y43         LUT2 (Prop_lut2_I1_O)        0.124    11.056 r  cores_wrapper/row_gen[3].col_gen[0].core_inst/RISCV_core_inst/store_unit_inst/o_data[31]_INST_0_i_1/O
                         net (fo=34, estimated)       0.426    11.482    cores_wrapper/row_gen[3].col_gen[0].core_inst/RISCV_core_inst/store_unit_inst/o_data[31]_INST_0_i_1_n_0
    SLICE_X60Y43         LUT6 (Prop_lut6_I0_O)        0.124    11.606 r  cores_wrapper/row_gen[3].col_gen[0].core_inst/RISCV_core_inst/store_unit_inst/o_we[0]_INST_0/O
                         net (fo=3, estimated)        0.759    12.365    cores_wrapper/row_gen[3].col_gen[0].core_inst/RVcore_wr_en[0]
    SLICE_X58Y43         LUT4 (Prop_lut4_I1_O)        0.124    12.489 r  cores_wrapper/row_gen[3].col_gen[0].core_inst/memory_mapped_interface_inst_i_1/O
                         net (fo=5, estimated)        1.017    13.506    cores_wrapper/row_gen[3].col_gen[0].core_inst/memory_mapped_interface_inst/i_mmio_wen
    SLICE_X54Y42         LUT5 (Prop_lut5_I2_O)        0.124    13.630 r  cores_wrapper/row_gen[3].col_gen[0].core_inst/memory_mapped_interface_inst/reg_hart[14]_i_2/O
                         net (fo=4, estimated)        0.661    14.291    cores_wrapper/row_gen[3].col_gen[0].core_inst/memory_mapped_interface_inst/reg_hart[14]_i_2_n_0
    SLICE_X55Y41         LUT5 (Prop_lut5_I1_O)        0.124    14.415 r  cores_wrapper/row_gen[3].col_gen[0].core_inst/memory_mapped_interface_inst/reg_hart[12]_i_1/O
                         net (fo=1, routed)           0.000    14.415    cores_wrapper/row_gen[3].col_gen[0].core_inst/memory_mapped_interface_inst/reg_hart[12]_i_1_n_0
    SLICE_X55Y41         FDRE                                         r  cores_wrapper/row_gen[3].col_gen[0].core_inst/memory_mapped_interface_inst/reg_hart_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        1.869    13.257    MMCM_clock_gen_inst/CLKIN1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.348 r  MMCM_clock_gen_inst/clkin1_ibufg/O
                         net (fo=1, estimated)        1.517    14.865    MMCM_clock_gen_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.187    11.678 r  MMCM_clock_gen_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.578    13.256    MMCM_clock_gen_inst/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.347 r  MMCM_clock_gen_inst/clkout0_buf/O
                         net (fo=7429, estimated)     1.454    14.801    cores_wrapper/row_gen[3].col_gen[0].core_inst/memory_mapped_interface_inst/clk
    SLICE_X55Y41         FDRE                                         r  cores_wrapper/row_gen[3].col_gen[0].core_inst/memory_mapped_interface_inst/reg_hart_reg[12]/C
                         clock pessimism              0.173    14.973    
                         clock uncertainty           -0.074    14.900    
    SLICE_X55Y41         FDRE (Setup_fdre_C_D)        0.032    14.932    cores_wrapper/row_gen[3].col_gen[0].core_inst/memory_mapped_interface_inst/reg_hart_reg[12]
  -------------------------------------------------------------------
                         required time                         14.932    
                         arrival time                         -14.415    
  -------------------------------------------------------------------
                         slack                                  0.516    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.053ns  (arrival time - required time)
  Source:                 cores_wrapper/row_gen[3].col_gen[0].core_inst/RISCV_core_inst/regfile_wa_pipe_inst/without_reset.n_is_2.pipeline_stages_reg[1][1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cores_wrapper/row_gen[3].col_gen[0].core_inst/RISCV_core_inst/register_file_vec_inst/regfile_bot_inst/MEM_reg_64_127_12_14/RAMA/WADR1
                            (rising edge-triggered cell RAMD64E clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.533ns  (logic 0.141ns (26.432%)  route 0.392ns (73.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.154ns
    Source Clock Delay      (SCD):    1.644ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        0.829     1.056    MMCM_clock_gen_inst/CLKIN1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.082 r  MMCM_clock_gen_inst/clkin1_ibufg/O
                         net (fo=1, estimated)        0.595     1.677    MMCM_clock_gen_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.321     0.355 r  MMCM_clock_gen_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        0.700     1.056    MMCM_clock_gen_inst/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.082 r  MMCM_clock_gen_inst/clkout0_buf/O
                         net (fo=7429, estimated)     0.562     1.644    cores_wrapper/row_gen[3].col_gen[0].core_inst/RISCV_core_inst/regfile_wa_pipe_inst/clk
    SLICE_X51Y50         FDRE                                         r  cores_wrapper/row_gen[3].col_gen[0].core_inst/RISCV_core_inst/regfile_wa_pipe_inst/without_reset.n_is_2.pipeline_stages_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y50         FDRE (Prop_fdre_C_Q)         0.141     1.785 r  cores_wrapper/row_gen[3].col_gen[0].core_inst/RISCV_core_inst/regfile_wa_pipe_inst/without_reset.n_is_2.pipeline_stages_reg[1][1]/Q
                         net (fo=220, estimated)      0.392     2.177    cores_wrapper/row_gen[3].col_gen[0].core_inst/RISCV_core_inst/register_file_vec_inst/regfile_bot_inst/MEM_reg_64_127_12_14/ADDRD1
    SLICE_X50Y48         RAMD64E                                      r  cores_wrapper/row_gen[3].col_gen[0].core_inst/RISCV_core_inst/register_file_vec_inst/regfile_bot_inst/MEM_reg_64_127_12_14/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        0.873     1.287    MMCM_clock_gen_inst/CLKIN1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.316 r  MMCM_clock_gen_inst/clkin1_ibufg/O
                         net (fo=1, estimated)        0.864     2.180    MMCM_clock_gen_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.631     0.549 r  MMCM_clock_gen_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        0.737     1.286    MMCM_clock_gen_inst/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.315 r  MMCM_clock_gen_inst/clkout0_buf/O
                         net (fo=7429, estimated)     0.839     2.154    cores_wrapper/row_gen[3].col_gen[0].core_inst/RISCV_core_inst/register_file_vec_inst/regfile_bot_inst/MEM_reg_64_127_12_14/WCLK
    SLICE_X50Y48         RAMD64E                                      r  cores_wrapper/row_gen[3].col_gen[0].core_inst/RISCV_core_inst/register_file_vec_inst/regfile_bot_inst/MEM_reg_64_127_12_14/RAMA/CLK
                         clock pessimism             -0.233     1.921    
    SLICE_X50Y48         RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309     2.230    cores_wrapper/row_gen[3].col_gen[0].core_inst/RISCV_core_inst/register_file_vec_inst/regfile_bot_inst/MEM_reg_64_127_12_14/RAMA
  -------------------------------------------------------------------
                         required time                         -2.230    
                         arrival time                           2.177    
  -------------------------------------------------------------------
                         slack                                 -0.053    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { MMCM_clock_gen_inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y7      cores_wrapper/row_gen[0].col_gen[0].core_inst/instr_and_data_mem/RAM_reg/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  MMCM_clock_gen_inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y34     cores_wrapper/row_gen[0].col_gen[0].core_inst/RISCV_core_inst/reg_program_counter_inst/PC_MEM_INST/MEM_reg_0_3_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y34     cores_wrapper/row_gen[0].col_gen[0].core_inst/RISCV_core_inst/reg_program_counter_inst/PC_MEM_INST/MEM_reg_0_3_0_5/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkout1
  To Clock:  clkout1

Setup :            0  Failing Endpoints,  Worst Slack       16.765ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.212ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       12.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.765ns  (required time - arrival time)
  Source:                 cores_wrapper/row_gen[1].col_gen[2].core_inst/vram_mem/RAM_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clkout1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_controller_inst/pixel_data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clkout1 rise@25.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        8.142ns  (logic 2.826ns (34.709%)  route 5.316ns (65.291%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.795ns = ( 29.795 - 25.000 ) 
    Source Clock Delay      (SCD):    5.132ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        1.967     3.425    MMCM_clock_gen_inst/CLKIN1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.521 r  MMCM_clock_gen_inst/clkin1_ibufg/O
                         net (fo=1, estimated)        1.634     5.155    MMCM_clock_gen_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.393     1.762 r  MMCM_clock_gen_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, estimated)        1.661     3.423    MMCM_clock_gen_inst/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.519 r  MMCM_clock_gen_inst/clkout1_buf/O
                         net (fo=95, estimated)       1.612     5.132    cores_wrapper/row_gen[1].col_gen[2].core_inst/vram_mem/clkb
    RAMB36_X0Y1          RAMB36E1                                     r  cores_wrapper/row_gen[1].col_gen[2].core_inst/vram_mem/RAM_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[29])
                                                      2.454     7.586 r  cores_wrapper/row_gen[1].col_gen[2].core_inst/vram_mem/RAM_reg/DOADO[29]
                         net (fo=1, estimated)        1.169     8.755    cores_wrapper/row_gen[1].col_gen[2].core_inst/VRAM_rd_data_vga[29]
    SLICE_X9Y9           LUT6 (Prop_lut6_I0_O)        0.124     8.879 r  cores_wrapper/row_gen[1].col_gen[2].core_inst/o_VRAM_rd_data[5]_INST_0/O
                         net (fo=1, estimated)        2.098    10.977    cores_wrapper/p_5_in[5]
    SLICE_X51Y13         LUT6 (Prop_lut6_I1_O)        0.124    11.101 r  cores_wrapper/global_rd_data[5]_INST_0_i_3/O
                         net (fo=1, estimated)        2.049    13.150    cores_wrapper/row_mux[1][5]
    SLICE_X30Y43         LUT6 (Prop_lut6_I3_O)        0.124    13.274 r  cores_wrapper/global_rd_data[5]_INST_0/O
                         net (fo=1, routed)           0.000    13.274    vga_controller_inst/VRAM_data[5]
    SLICE_X30Y43         FDRE                                         r  vga_controller_inst/pixel_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        1.869    28.257    MMCM_clock_gen_inst/CLKIN1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    28.348 r  MMCM_clock_gen_inst/clkin1_ibufg/O
                         net (fo=1, estimated)        1.517    29.865    MMCM_clock_gen_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.187    26.678 r  MMCM_clock_gen_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, estimated)        1.578    28.256    MMCM_clock_gen_inst/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    28.347 r  MMCM_clock_gen_inst/clkout1_buf/O
                         net (fo=95, estimated)       1.448    29.795    vga_controller_inst/clk
    SLICE_X30Y43         FDRE                                         r  vga_controller_inst/pixel_data_reg[5]/C
                         clock pessimism              0.252    30.046    
                         clock uncertainty           -0.085    29.962    
    SLICE_X30Y43         FDRE (Setup_fdre_C_D)        0.077    30.039    vga_controller_inst/pixel_data_reg[5]
  -------------------------------------------------------------------
                         required time                         30.039    
                         arrival time                         -13.274    
  -------------------------------------------------------------------
                         slack                                 16.765    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 vga_controller_inst/h_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_controller_inst/h_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.117%)  route 0.134ns (41.883%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.150ns
    Source Clock Delay      (SCD):    1.647ns
    Clock Pessimism Removal (CPR):    0.487ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        0.829     1.056    MMCM_clock_gen_inst/CLKIN1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.082 r  MMCM_clock_gen_inst/clkin1_ibufg/O
                         net (fo=1, estimated)        0.595     1.677    MMCM_clock_gen_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.321     0.355 r  MMCM_clock_gen_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, estimated)        0.700     1.056    MMCM_clock_gen_inst/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.082 r  MMCM_clock_gen_inst/clkout1_buf/O
                         net (fo=95, estimated)       0.565     1.647    vga_controller_inst/clk
    SLICE_X29Y47         FDRE                                         r  vga_controller_inst/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y47         FDRE (Prop_fdre_C_Q)         0.141     1.788 r  vga_controller_inst/h_count_reg[3]/Q
                         net (fo=7, estimated)        0.134     1.922    vga_controller_inst/h_count_reg[3]
    SLICE_X28Y47         LUT6 (Prop_lut6_I4_O)        0.045     1.967 r  vga_controller_inst/h_count[5]_i_1/O
                         net (fo=1, routed)           0.000     1.967    vga_controller_inst/h_count[5]_i_1_n_0
    SLICE_X28Y47         FDRE                                         r  vga_controller_inst/h_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        0.873     1.287    MMCM_clock_gen_inst/CLKIN1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.316 r  MMCM_clock_gen_inst/clkin1_ibufg/O
                         net (fo=1, estimated)        0.864     2.180    MMCM_clock_gen_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.631     0.549 r  MMCM_clock_gen_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, estimated)        0.737     1.286    MMCM_clock_gen_inst/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.315 r  MMCM_clock_gen_inst/clkout1_buf/O
                         net (fo=95, estimated)       0.835     2.150    vga_controller_inst/clk
    SLICE_X28Y47         FDRE                                         r  vga_controller_inst/h_count_reg[5]/C
                         clock pessimism             -0.487     1.663    
    SLICE_X28Y47         FDRE (Hold_fdre_C_D)         0.092     1.755    vga_controller_inst/h_count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.755    
                         arrival time                           1.967    
  -------------------------------------------------------------------
                         slack                                  0.212    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout1
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { MMCM_clock_gen_inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         25.000      22.424     RAMB36_X1Y6      cores_wrapper/row_gen[0].col_gen[0].core_inst/vram_mem/RAM_reg/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       25.000      188.360    MMCME2_ADV_X1Y0  MMCM_clock_gen_inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X29Y42     VGA_B_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X29Y42     VGA_B_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clkout1

Setup :            0  Failing Endpoints,  Worst Slack        1.050ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.192ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.050ns  (required time - arrival time)
  Source:                 sync_reset_gen_inst/reset_sync3_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_VS_reg/R
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout1 rise@25.000ns - clkout0 rise@20.000ns)
  Data Path Delay:        3.016ns  (logic 0.688ns (22.812%)  route 2.328ns (77.188%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.795ns = ( 29.795 - 25.000 ) 
    Source Clock Delay      (SCD):    5.084ns = ( 25.084 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.085ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        1.967    23.425    MMCM_clock_gen_inst/CLKIN1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    23.521 r  MMCM_clock_gen_inst/clkin1_ibufg/O
                         net (fo=1, estimated)        1.634    25.155    MMCM_clock_gen_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.393    21.762 r  MMCM_clock_gen_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.661    23.423    MMCM_clock_gen_inst/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    23.519 r  MMCM_clock_gen_inst/clkout0_buf/O
                         net (fo=7429, estimated)     1.565    25.084    sync_reset_gen_inst/clk
    SLICE_X35Y42         FDRE                                         r  sync_reset_gen_inst/reset_sync3_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y42         FDRE (Prop_fdre_C_Q)         0.419    25.503 r  sync_reset_gen_inst/reset_sync3_reg_lopt_replica/Q
                         net (fo=1, estimated)        0.761    26.264    sync_reset_gen_inst/Q_replN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.269    26.533 r  sync_reset_gen_inst/glob_buf_sync_reset/O
                         net (fo=1553, estimated)     1.567    28.100    proc_rst
    SLICE_X30Y46         FDRE                                         r  VGA_VS_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        1.869    28.257    MMCM_clock_gen_inst/CLKIN1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    28.348 r  MMCM_clock_gen_inst/clkin1_ibufg/O
                         net (fo=1, estimated)        1.517    29.865    MMCM_clock_gen_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.187    26.678 r  MMCM_clock_gen_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, estimated)        1.578    28.256    MMCM_clock_gen_inst/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    28.347 r  MMCM_clock_gen_inst/clkout1_buf/O
                         net (fo=95, estimated)       1.448    29.795    clkout1
    SLICE_X30Y46         FDRE                                         r  VGA_VS_reg/C
                         clock pessimism              0.085    29.879    
                         clock uncertainty           -0.205    29.675    
    SLICE_X30Y46         FDRE (Setup_fdre_C_R)       -0.524    29.151    VGA_VS_reg
  -------------------------------------------------------------------
                         required time                         29.151    
                         arrival time                         -28.100    
  -------------------------------------------------------------------
                         slack                                  1.050    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 sync_reset_gen_inst/reset_sync3_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_controller_inst/h_count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.691ns  (logic 0.186ns (26.918%)  route 0.505ns (73.082%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.150ns
    Source Clock Delay      (SCD):    1.644ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        0.829     1.056    MMCM_clock_gen_inst/CLKIN1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.082 r  MMCM_clock_gen_inst/clkin1_ibufg/O
                         net (fo=1, estimated)        0.595     1.677    MMCM_clock_gen_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.321     0.355 r  MMCM_clock_gen_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        0.700     1.056    MMCM_clock_gen_inst/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.082 r  MMCM_clock_gen_inst/clkout0_buf/O
                         net (fo=7429, estimated)     0.562     1.644    sync_reset_gen_inst/clk
    SLICE_X35Y42         FDRE                                         r  sync_reset_gen_inst/reset_sync3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y42         FDRE (Prop_fdre_C_Q)         0.141     1.785 r  sync_reset_gen_inst/reset_sync3_reg/Q
                         net (fo=33, estimated)       0.342     2.127    vga_controller_inst/lopt
    SLICE_X29Y46         LUT2 (Prop_lut2_I1_O)        0.045     2.172 r  vga_controller_inst/h_count[10]_i_1/O
                         net (fo=11, estimated)       0.163     2.335    vga_controller_inst/h_count[10]_i_1_n_0
    SLICE_X29Y47         FDRE                                         r  vga_controller_inst/h_count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        0.873     1.287    MMCM_clock_gen_inst/CLKIN1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.316 r  MMCM_clock_gen_inst/clkin1_ibufg/O
                         net (fo=1, estimated)        0.864     2.180    MMCM_clock_gen_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.631     0.549 r  MMCM_clock_gen_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, estimated)        0.737     1.286    MMCM_clock_gen_inst/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.315 r  MMCM_clock_gen_inst/clkout1_buf/O
                         net (fo=95, estimated)       0.835     2.150    vga_controller_inst/clk
    SLICE_X29Y47         FDRE                                         r  vga_controller_inst/h_count_reg[3]/C
                         clock pessimism             -0.193     1.956    
                         clock uncertainty            0.205     2.161    
    SLICE_X29Y47         FDRE (Hold_fdre_C_R)        -0.018     2.143    vga_controller_inst/h_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.143    
                         arrival time                           2.335    
  -------------------------------------------------------------------
                         slack                                  0.192    





