

================================================================
== Vitis HLS Report for 'neural_network_Pipeline_VITIS_LOOP_92_9'
================================================================
* Date:           Sun Sep 15 02:59:39 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        hlsc_fcnn_iris
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a35t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.352 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       17|       17|  0.170 us|  0.170 us|   17|   17|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_92_9  |       15|       15|         8|          4|          1|     3|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   4|      -|      -|    -|
|Expression       |        -|   -|      0|    110|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        -|   -|      0|     30|    -|
|Memory           |        -|   -|      -|      -|    -|
|Multiplexer      |        -|   -|      -|    142|    -|
|Register         |        -|   -|    137|      -|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        0|   4|    137|    282|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      100|  90|  41600|  20800|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        0|   4|     ~0|      1|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------+----------------+---------+----+---+----+-----+
    |      Instance      |     Module     | BRAM_18K| DSP| FF| LUT| URAM|
    +--------------------+----------------+---------+----+---+----+-----+
    |mux_3_2_16_1_1_U34  |mux_3_2_16_1_1  |        0|   0|  0|  13|    0|
    |mux_4_2_6_1_1_U33   |mux_4_2_6_1_1   |        0|   0|  0|  17|    0|
    +--------------------+----------------+---------+----+---+----+-----+
    |Total               |                |        0|   0|  0|  30|    0|
    +--------------------+----------------+---------+----+---+----+-----+

    * DSP: 
    +-------------------------------------+---------------------------------+--------------+
    |               Instance              |              Module             |  Expression  |
    +-------------------------------------+---------------------------------+--------------+
    |mac_muladd_10s_15ns_24ns_24_4_1_U35  |mac_muladd_10s_15ns_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_10s_15ns_24ns_24_4_1_U36  |mac_muladd_10s_15ns_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_10s_15ns_24ns_24_4_1_U37  |mac_muladd_10s_15ns_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_10s_15ns_24ns_24_4_1_U38  |mac_muladd_10s_15ns_24ns_24_4_1  |  i0 + i1 * i2|
    +-------------------------------------+---------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln92_fu_242_p2         |         +|   0|  0|  10|           2|           1|
    |ap_condition_504           |       and|   0|  0|   2|           1|           1|
    |icmp_ln92_fu_236_p2        |      icmp|   0|  0|  10|           2|           2|
    |icmp_ln98_1_fu_434_p2      |      icmp|   0|  0|  10|           2|           1|
    |icmp_ln98_fu_429_p2        |      icmp|   0|  0|  10|           2|           1|
    |or_ln98_fu_439_p2          |        or|   0|  0|   2|           1|           1|
    |layer2_output_4_fu_453_p3  |    select|   0|  0|  16|           1|          16|
    |layer2_output_5_fu_461_p3  |    select|   0|  0|  16|           1|          16|
    |layer2_output_fu_445_p3    |    select|   0|  0|  16|           1|          16|
    |max_val_fu_468_p3          |    select|   0|  0|  16|           1|          16|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 110|          15|          73|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                |  21|          5|    1|          5|
    |ap_done_int                              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                  |   9|          2|    1|          2|
    |ap_phi_mux_partial_sum_phi_fu_217_p4     |   9|          2|   16|         32|
    |ap_sig_allocacmp_conv_i_i_le11_out_load  |   9|          2|   16|         32|
    |ap_sig_allocacmp_conv_i_i_le13_out_load  |   9|          2|   16|         32|
    |ap_sig_allocacmp_i_1                     |   9|          2|    2|          4|
    |ap_sig_allocacmp_layer2_output_3_load    |   9|          2|   16|         32|
    |conv_i_i_le11_out_o                      |   9|          2|   16|         32|
    |conv_i_i_le13_out_o                      |   9|          2|   16|         32|
    |i_fu_84                                  |   9|          2|    2|          4|
    |layer2_output_3_fu_88                    |   9|          2|   16|         32|
    |p_0_0_0114_i3_out_o                      |  13|          3|   16|         48|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    | 142|         32|  136|        291|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------+----+----+-----+-----------+
    |                   Name                   | FF | LUT| Bits| Const Bits|
    +------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                 |   4|   0|    4|          0|
    |ap_done_reg                               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                   |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter0_partial_sum_reg_214  |  16|   0|   16|          0|
    |i_1_reg_559                               |   2|   0|    2|          0|
    |i_1_reg_559_pp0_iter1_reg                 |   2|   0|    2|          0|
    |i_fu_84                                   |   2|   0|    2|          0|
    |icmp_ln92_reg_567                         |   1|   0|    1|          0|
    |layer1_output_1_load_reg_626              |  15|   0|   15|          0|
    |layer1_output_2_load_reg_631              |  15|   0|   15|          0|
    |layer1_output_3_load_reg_636              |  15|   0|   15|          0|
    |layer2_output_3_fu_88                     |  16|   0|   16|          0|
    |layer2_output_3_load_reg_666              |  16|   0|   16|          0|
    |layer2_weight_tile_1_load_reg_611         |  10|   0|   10|          0|
    |layer2_weight_tile_2_load_reg_616         |  10|   0|   10|          0|
    |layer2_weight_tile_3_load_reg_621         |  10|   0|   10|          0|
    +------------------------------------------+----+----+-----+-----------+
    |Total                                     | 137|   0|  137|          0|
    +------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------+-----+-----+------------+-----------------------------------------+--------------+
|           RTL Ports           | Dir | Bits|  Protocol  |              Source Object              |    C Type    |
+-------------------------------+-----+-----+------------+-----------------------------------------+--------------+
|ap_clk                         |   in|    1|  ap_ctrl_hs|  neural_network_Pipeline_VITIS_LOOP_92_9|  return value|
|ap_rst                         |   in|    1|  ap_ctrl_hs|  neural_network_Pipeline_VITIS_LOOP_92_9|  return value|
|ap_start                       |   in|    1|  ap_ctrl_hs|  neural_network_Pipeline_VITIS_LOOP_92_9|  return value|
|ap_done                        |  out|    1|  ap_ctrl_hs|  neural_network_Pipeline_VITIS_LOOP_92_9|  return value|
|ap_idle                        |  out|    1|  ap_ctrl_hs|  neural_network_Pipeline_VITIS_LOOP_92_9|  return value|
|ap_ready                       |  out|    1|  ap_ctrl_hs|  neural_network_Pipeline_VITIS_LOOP_92_9|  return value|
|conv_i_i_le8_lcssa15           |   in|   16|     ap_none|                     conv_i_i_le8_lcssa15|        scalar|
|layer2_weight_tile_address0    |  out|    2|   ap_memory|                       layer2_weight_tile|         array|
|layer2_weight_tile_ce0         |  out|    1|   ap_memory|                       layer2_weight_tile|         array|
|layer2_weight_tile_q0          |   in|   10|   ap_memory|                       layer2_weight_tile|         array|
|layer2_weight_tile_1_address0  |  out|    2|   ap_memory|                     layer2_weight_tile_1|         array|
|layer2_weight_tile_1_ce0       |  out|    1|   ap_memory|                     layer2_weight_tile_1|         array|
|layer2_weight_tile_1_q0        |   in|   10|   ap_memory|                     layer2_weight_tile_1|         array|
|layer2_weight_tile_2_address0  |  out|    2|   ap_memory|                     layer2_weight_tile_2|         array|
|layer2_weight_tile_2_ce0       |  out|    1|   ap_memory|                     layer2_weight_tile_2|         array|
|layer2_weight_tile_2_q0        |   in|   10|   ap_memory|                     layer2_weight_tile_2|         array|
|layer2_weight_tile_3_address0  |  out|    2|   ap_memory|                     layer2_weight_tile_3|         array|
|layer2_weight_tile_3_ce0       |  out|    1|   ap_memory|                     layer2_weight_tile_3|         array|
|layer2_weight_tile_3_q0        |   in|   10|   ap_memory|                     layer2_weight_tile_3|         array|
|tile_1                         |   in|    3|     ap_none|                                   tile_1|        scalar|
|layer1_output_address0         |  out|    1|   ap_memory|                            layer1_output|         array|
|layer1_output_ce0              |  out|    1|   ap_memory|                            layer1_output|         array|
|layer1_output_q0               |   in|   15|   ap_memory|                            layer1_output|         array|
|layer1_output_1_address0       |  out|    1|   ap_memory|                          layer1_output_1|         array|
|layer1_output_1_ce0            |  out|    1|   ap_memory|                          layer1_output_1|         array|
|layer1_output_1_q0             |   in|   15|   ap_memory|                          layer1_output_1|         array|
|layer1_output_2_address0       |  out|    1|   ap_memory|                          layer1_output_2|         array|
|layer1_output_2_ce0            |  out|    1|   ap_memory|                          layer1_output_2|         array|
|layer1_output_2_q0             |   in|   15|   ap_memory|                          layer1_output_2|         array|
|layer1_output_3_address0       |  out|    1|   ap_memory|                          layer1_output_3|         array|
|layer1_output_3_ce0            |  out|    1|   ap_memory|                          layer1_output_3|         array|
|layer1_output_3_q0             |   in|   15|   ap_memory|                          layer1_output_3|         array|
|cmp131                         |   in|    1|     ap_none|                                   cmp131|        scalar|
|conv_i_i_le13_out_i            |   in|   16|     ap_ovld|                        conv_i_i_le13_out|       pointer|
|conv_i_i_le13_out_o            |  out|   16|     ap_ovld|                        conv_i_i_le13_out|       pointer|
|conv_i_i_le13_out_o_ap_vld     |  out|    1|     ap_ovld|                        conv_i_i_le13_out|       pointer|
|conv_i_i_le11_out_i            |   in|   16|     ap_ovld|                        conv_i_i_le11_out|       pointer|
|conv_i_i_le11_out_o            |  out|   16|     ap_ovld|                        conv_i_i_le11_out|       pointer|
|conv_i_i_le11_out_o_ap_vld     |  out|    1|     ap_ovld|                        conv_i_i_le11_out|       pointer|
|conv_i_i_le9_out               |  out|   16|      ap_vld|                         conv_i_i_le9_out|       pointer|
|conv_i_i_le9_out_ap_vld        |  out|    1|      ap_vld|                         conv_i_i_le9_out|       pointer|
|p_0_0_0114_i3_out_i            |   in|   16|     ap_ovld|                        p_0_0_0114_i3_out|       pointer|
|p_0_0_0114_i3_out_o            |  out|   16|     ap_ovld|                        p_0_0_0114_i3_out|       pointer|
|p_0_0_0114_i3_out_o_ap_vld     |  out|    1|     ap_ovld|                        p_0_0_0114_i3_out|       pointer|
+-------------------------------+-----+-----+------------+-----------------------------------------+--------------+

