INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/gabri/OneDrive/Desktop/Vivado Projects/project_2/project_2.srcs/sim_1/new/fulladder_8bit_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'fulladder_8bit_tb'
