<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>File&nbsp;GEM5&nbsp;Wrapper: メンバ一覧</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<!-- 作成： Doxygen 1.6.1 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="main.html"><span>メインページ</span></a></li>
      <li><a href="pages.html"><span>関連ページ</span></a></li>
      <li><a href="modules.html"><span>モジュール</span></a></li>
      <li><a href="namespaces.html"><span>ネームスペース</span></a></li>
      <li class="current"><a href="annotated.html"><span>クラス</span></a></li>
      <li><a href="files.html"><span>ファイル</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="annotated.html"><span>構成</span></a></li>
      <li><a href="classes.html"><span>構成索引</span></a></li>
      <li><a href="hierarchy.html"><span>クラス階層</span></a></li>
      <li><a href="functions.html"><span>構成メンバ</span></a></li>
    </ul>
  </div>
</div>
<div class="contents">
<h1>BaseCPU メンバ一覧</h1>これは全メンバの一覧です。<a class="el" href="classBaseCPU.html">BaseCPU</a>継承メンバも含んでいます。<table>
  <tr class="memlist"><td><a class="el" href="classBaseCPU.html#a57e86fee16346e0c872def95c935bfea">_cached_ports</a></td><td><a class="el" href="classBaseCPU.html">BaseCPU</a></td><td><code> [private]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseCPU.html#a466be9cc0cce279e1a60edb036677ef9">_cached_ports</a></td><td><a class="el" href="classBaseCPU.html">BaseCPU</a></td><td><code> [private]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseCPU.html#aa1ea0760d8eaf6d9205060618f4ba032">_uncached_master_ports</a></td><td><a class="el" href="classBaseCPU.html">BaseCPU</a></td><td><code> [private]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseCPU.html#a84566b9e98570dae181d316412668254">_uncached_slave_ports</a></td><td><a class="el" href="classBaseCPU.html">BaseCPU</a></td><td><code> [private]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseCPU.html#a91279baac0a912d72511088f03022a74">apic_clk_domain</a></td><td><a class="el" href="classBaseCPU.html">BaseCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseCPU.html#ad79de7771e2fdfe4aa9ba3d4f7e6972c">checker</a></td><td><a class="el" href="classBaseCPU.html">BaseCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseCPU.html#a367f5d07843a54b9454fa6f733fd6d50">cpu_id</a></td><td><a class="el" href="classBaseCPU.html">BaseCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseCPU.html#a14fe98d2073e51d9684da721ccee155d">dcache</a></td><td><a class="el" href="classBaseCPU.html">BaseCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseCPU.html#a9c199cadc0aca1c84868beea5d4402e7">dcache_port</a></td><td><a class="el" href="classBaseCPU.html">BaseCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseCPU.html#adc175e76d2117b4ce568744b06f0b7f3">dcache_port</a></td><td><a class="el" href="classBaseCPU.html">BaseCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseCPU.html#aaed212049a9dd45ea37d46403a76713a">default_tracer</a></td><td><a class="el" href="classBaseCPU.html">BaseCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseCPU.html#a6f7595c08ddf31d6a8646b0e14b28c46">do_checkpoint_insts</a></td><td><a class="el" href="classBaseCPU.html">BaseCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseCPU.html#aa517e445b968db5f6e09649460450220">do_quiesce</a></td><td><a class="el" href="classBaseCPU.html">BaseCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseCPU.html#a110e001546710f99adde87d1746e9c49">do_statistics_insts</a></td><td><a class="el" href="classBaseCPU.html">BaseCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseCPU.html#a75d388d574fc0e0122be1d7167cba0d3">dstage2_mmu</a></td><td><a class="el" href="classBaseCPU.html">BaseCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseCPU.html#a6be3ef152e982fb57e224c4a32a431b7">dtb</a></td><td><a class="el" href="classBaseCPU.html">BaseCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseCPU.html#a62486d185ddea16fa00d4d02f5c39c98">dtb_walker_cache</a></td><td><a class="el" href="classBaseCPU.html">BaseCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseCPU.html#a59d7ecff5cf16aa1030de804e2ce2933">dtb_walker_cache_bus</a></td><td><a class="el" href="classBaseCPU.html">BaseCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseCPU.html#ac5000747a59175f68c1efa108516eb16">function_trace</a></td><td><a class="el" href="classBaseCPU.html">BaseCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseCPU.html#ad9ee026563aba78102ce184249738572">function_trace_start</a></td><td><a class="el" href="classBaseCPU.html">BaseCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseCPU.html#a6a2f1113123f35e7b40563253458e1bc">icache</a></td><td><a class="el" href="classBaseCPU.html">BaseCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseCPU.html#ada744b98d4371502b5cb7c4f036f1344">icache_port</a></td><td><a class="el" href="classBaseCPU.html">BaseCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseCPU.html#ae92a283dea4788c5640b1c3714fc358f">icache_port</a></td><td><a class="el" href="classBaseCPU.html">BaseCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseCPU.html#abb9c3a7eae9af33c74d2c7da98a171bd">interrupts</a></td><td><a class="el" href="classBaseCPU.html">BaseCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseCPU.html#afb28c1e93e4392feb92bba3a13860de6">interrupts</a></td><td><a class="el" href="classBaseCPU.html">BaseCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseCPU.html#a6d1804c8bb7cb5ff7f700541100052c4">isa</a></td><td><a class="el" href="classBaseCPU.html">BaseCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseCPU.html#a39929ad490826f819b29d55d6a5f1fb3">isa</a></td><td><a class="el" href="classBaseCPU.html">BaseCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseCPU.html#a7834205597f6fdfa3801594ba899afcb">isa_class</a></td><td><a class="el" href="classBaseCPU.html">BaseCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseCPU.html#a3efa5b96277fd1a9947fc495f93d81aa">istage2_mmu</a></td><td><a class="el" href="classBaseCPU.html">BaseCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseCPU.html#a05093b507c1f741f2150103b12ac7056">itb</a></td><td><a class="el" href="classBaseCPU.html">BaseCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseCPU.html#a37c8156fb7e91e4bb9bc8beeb4333d40">itb_walker_cache</a></td><td><a class="el" href="classBaseCPU.html">BaseCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseCPU.html#ac92952e9e23988d0e47b6c41632f9795">itb_walker_cache_bus</a></td><td><a class="el" href="classBaseCPU.html">BaseCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseCPU.html#a9d82c31af4135d722ed9d50479787e9a">l2cache</a></td><td><a class="el" href="classBaseCPU.html">BaseCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseCPU.html#a5baeef1affeb41d3e04f0d3450d48f0c">max_insts_all_threads</a></td><td><a class="el" href="classBaseCPU.html">BaseCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseCPU.html#afa4e8faf201b5d5e4da394405ee84805">max_insts_any_thread</a></td><td><a class="el" href="classBaseCPU.html">BaseCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseCPU.html#a1ae95047fbaf997fcce9b1fce56e33c8">max_loads_all_threads</a></td><td><a class="el" href="classBaseCPU.html">BaseCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseCPU.html#af0e664a8b890f123dd471b9d8f16aa69">max_loads_any_thread</a></td><td><a class="el" href="classBaseCPU.html">BaseCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseCPU.html#a3dc27039752f525298c687220bcf26c2">numSimulatedInsts</a>()</td><td><a class="el" href="classBaseCPU.html">BaseCPU</a></td><td><code> [inline, static]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseCPU.html#a24f07c8c3ace9a4eaf5679ae790106ea">numSimulatedOps</a>()</td><td><a class="el" href="classBaseCPU.html">BaseCPU</a></td><td><code> [inline, static]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseCPU.html#aac03a586f9fcb28bcbe8c3721888fa93">numThreads</a></td><td><a class="el" href="classBaseCPU.html">BaseCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseCPU.html#a02161747f06d401b8553ce7a53854005">profile</a></td><td><a class="el" href="classBaseCPU.html">BaseCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseCPU.html#a1446cbc3c813038b4583bfa7ee8cab43">progress_interval</a></td><td><a class="el" href="classBaseCPU.html">BaseCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseCPU.html#a30fe1902651549f6e2fe15e9e1431614">simpoint_start_insts</a></td><td><a class="el" href="classBaseCPU.html">BaseCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseCPU.html#a15fdecad084e8c7e04ac559e4636c87d">socket_id</a></td><td><a class="el" href="classBaseCPU.html">BaseCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseCPU.html#a121f751814e1a758b12f22303623a3f2">switched_out</a></td><td><a class="el" href="classBaseCPU.html">BaseCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseCPU.html#ab737471139f5a296e5b26e8a0e1b0744">system</a></td><td><a class="el" href="classBaseCPU.html">BaseCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseCPU.html#a93e5e48e5669646bc5b83b93fafe6a22">toL2Bus</a></td><td><a class="el" href="classBaseCPU.html">BaseCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseCPU.html#a7deba7e62c47a4cf4b9f5516fad8b175">tracer</a></td><td><a class="el" href="classBaseCPU.html">BaseCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseCPU.html#a2d5c6392dac36249566c6dd1ab1629cd">UnifiedTLB</a></td><td><a class="el" href="classBaseCPU.html">BaseCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseCPU.html#a75101f8aee74078c8c3c1d1f3617f7cc">wakeup</a>()</td><td><a class="el" href="classBaseCPU.html">BaseCPU</a></td><td><code> [inline, static]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseCPU.html#a73d872f4e6fdf59531004dac33e2cd93">workload</a></td><td><a class="el" href="classBaseCPU.html">BaseCPU</a></td><td></td></tr>
</table></div>
<hr size="1"/><address style="text-align: right;"><small>File&nbsp;GEM5&nbsp;Wrapperに対して25 May 2015に生成されました。&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.6.1 </small></address>
</body>
</html>
