Info: Starting: Create simulation model
Info: qsys-generate C:\Math\Verilog\Deep_Neural_Network\source\task2\dnn_accel_system.qsys --simulation=VERILOG --allow-mixed-language-simulation --output-directory=C:\Math\Verilog\Deep_Neural_Network\source\task2\dnn_accel_system\simulation --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading task2/dnn_accel_system.qsys
Progress: Reading input file
Progress: Adding LEDs [altera_avalon_pio 19.1]
Progress: Parameterizing module LEDs
Progress: Adding WordCopy_Accelerator_0 [WordCopy_Accelerator 1.0]
Progress: Parameterizing module WordCopy_Accelerator_0
Progress: Adding clk_0 [clock_source 19.1]
Progress: Parameterizing module clk_0
Progress: Adding hex0 [altera_avalon_pio 19.1]
Progress: Parameterizing module hex0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 19.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding nios2_gen2_0 [altera_nios2_gen2 19.1]
Progress: Parameterizing module nios2_gen2_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 19.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding pll_0 [altera_pll 19.1]
Progress: Parameterizing module pll_0
Progress: Adding sdram_controller [altera_avalon_new_sdram_controller 19.1]
Progress: Parameterizing module sdram_controller
Progress: Adding switches [altera_avalon_pio 19.1]
Progress: Parameterizing module switches
Progress: Adding vga_avalon [vga_avalon 1.0]
Progress: Parameterizing module vga_avalon
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: dnn_accel_system.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: dnn_accel_system.pll_0: The legal reference clock frequency is 5.0 MHz..800.0 MHz
Info: dnn_accel_system.pll_0: Able to implement PLL with user settings
Info: dnn_accel_system.sdram_controller: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: dnn_accel_system.switches: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: dnn_accel_system: Generating dnn_accel_system "dnn_accel_system" for SIM_VERILOG
Info: LEDs: Starting RTL generation for module 'dnn_accel_system_LEDs'
Info: LEDs:   Generation command is [exec C:/intelfpga_lite/19.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/19.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/19.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=dnn_accel_system_LEDs --dir=C:/Users/ALEXMA~1/AppData/Local/Temp/alt9615_597412514682775979.dir/0303_LEDs_gen/ --quartus_dir=C:/intelfpga_lite/19.1/quartus --verilog --config=C:/Users/ALEXMA~1/AppData/Local/Temp/alt9615_597412514682775979.dir/0303_LEDs_gen//dnn_accel_system_LEDs_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/ALEXMA~1/AppData/Local/Temp/alt9615_597412514682775979.dir/0303_LEDs_gen/  ]
Info: LEDs: Done RTL generation for module 'dnn_accel_system_LEDs'
Info: LEDs: "dnn_accel_system" instantiated altera_avalon_pio "LEDs"
Info: WordCopy_Accelerator_0: "dnn_accel_system" instantiated WordCopy_Accelerator "WordCopy_Accelerator_0"
Info: hex0: Starting RTL generation for module 'dnn_accel_system_hex0'
Info: hex0:   Generation command is [exec C:/intelfpga_lite/19.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/19.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/19.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=dnn_accel_system_hex0 --dir=C:/Users/ALEXMA~1/AppData/Local/Temp/alt9615_597412514682775979.dir/0305_hex0_gen/ --quartus_dir=C:/intelfpga_lite/19.1/quartus --verilog --config=C:/Users/ALEXMA~1/AppData/Local/Temp/alt9615_597412514682775979.dir/0305_hex0_gen//dnn_accel_system_hex0_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/ALEXMA~1/AppData/Local/Temp/alt9615_597412514682775979.dir/0305_hex0_gen/  ]
Info: hex0: Done RTL generation for module 'dnn_accel_system_hex0'
Info: hex0: "dnn_accel_system" instantiated altera_avalon_pio "hex0"
Info: jtag_uart_0: Starting RTL generation for module 'dnn_accel_system_jtag_uart_0'
Info: jtag_uart_0:   Generation command is [exec C:/intelfpga_lite/19.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/19.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/19.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=dnn_accel_system_jtag_uart_0 --dir=C:/Users/ALEXMA~1/AppData/Local/Temp/alt9615_597412514682775979.dir/0306_jtag_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/19.1/quartus --verilog --config=C:/Users/ALEXMA~1/AppData/Local/Temp/alt9615_597412514682775979.dir/0306_jtag_uart_0_gen//dnn_accel_system_jtag_uart_0_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/ALEXMA~1/AppData/Local/Temp/alt9615_597412514682775979.dir/0306_jtag_uart_0_gen/  ]
Info: jtag_uart_0: Done RTL generation for module 'dnn_accel_system_jtag_uart_0'
Info: jtag_uart_0: "dnn_accel_system" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info: nios2_gen2_0: "dnn_accel_system" instantiated altera_nios2_gen2 "nios2_gen2_0"
Info: onchip_memory2_0: Starting RTL generation for module 'dnn_accel_system_onchip_memory2_0'
Info: onchip_memory2_0:   Generation command is [exec C:/intelfpga_lite/19.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/19.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/19.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=dnn_accel_system_onchip_memory2_0 --dir=C:/Users/ALEXMA~1/AppData/Local/Temp/alt9615_597412514682775979.dir/0307_onchip_memory2_0_gen/ --quartus_dir=C:/intelfpga_lite/19.1/quartus --verilog --config=C:/Users/ALEXMA~1/AppData/Local/Temp/alt9615_597412514682775979.dir/0307_onchip_memory2_0_gen//dnn_accel_system_onchip_memory2_0_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/ALEXMA~1/AppData/Local/Temp/alt9615_597412514682775979.dir/0307_onchip_memory2_0_gen/  ]
Info: onchip_memory2_0: Done RTL generation for module 'dnn_accel_system_onchip_memory2_0'
Info: onchip_memory2_0: "dnn_accel_system" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info: pll_0: Generating simgen model
