#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x28ae740 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x28ae8d0 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x28a12d0 .functor NOT 1, L_0x28fcbc0, C4<0>, C4<0>, C4<0>;
L_0x28fc9a0 .functor XOR 2, L_0x28fc840, L_0x28fc900, C4<00>, C4<00>;
L_0x28fcab0 .functor XOR 2, L_0x28fc9a0, L_0x28fca10, C4<00>, C4<00>;
v0x28f82d0_0 .net *"_ivl_10", 1 0, L_0x28fca10;  1 drivers
v0x28f83d0_0 .net *"_ivl_12", 1 0, L_0x28fcab0;  1 drivers
v0x28f84b0_0 .net *"_ivl_2", 1 0, L_0x28fb690;  1 drivers
v0x28f8570_0 .net *"_ivl_4", 1 0, L_0x28fc840;  1 drivers
v0x28f8650_0 .net *"_ivl_6", 1 0, L_0x28fc900;  1 drivers
v0x28f8780_0 .net *"_ivl_8", 1 0, L_0x28fc9a0;  1 drivers
v0x28f8860_0 .net "a", 0 0, v0x28f5320_0;  1 drivers
v0x28f8900_0 .net "b", 0 0, v0x28f53c0_0;  1 drivers
v0x28f89a0_0 .net "c", 0 0, v0x28f5460_0;  1 drivers
v0x28f8a40_0 .var "clk", 0 0;
v0x28f8ae0_0 .net "d", 0 0, v0x28f55a0_0;  1 drivers
v0x28f8b80_0 .net "out_pos_dut", 0 0, L_0x28fc5b0;  1 drivers
v0x28f8c20_0 .net "out_pos_ref", 0 0, L_0x28fa150;  1 drivers
v0x28f8cc0_0 .net "out_sop_dut", 0 0, L_0x28fb0b0;  1 drivers
v0x28f8d60_0 .net "out_sop_ref", 0 0, L_0x28cfad0;  1 drivers
v0x28f8e00_0 .var/2u "stats1", 223 0;
v0x28f8ea0_0 .var/2u "strobe", 0 0;
v0x28f8f40_0 .net "tb_match", 0 0, L_0x28fcbc0;  1 drivers
v0x28f9010_0 .net "tb_mismatch", 0 0, L_0x28a12d0;  1 drivers
v0x28f90b0_0 .net "wavedrom_enable", 0 0, v0x28f5870_0;  1 drivers
v0x28f9180_0 .net "wavedrom_title", 511 0, v0x28f5910_0;  1 drivers
L_0x28fb690 .concat [ 1 1 0 0], L_0x28fa150, L_0x28cfad0;
L_0x28fc840 .concat [ 1 1 0 0], L_0x28fa150, L_0x28cfad0;
L_0x28fc900 .concat [ 1 1 0 0], L_0x28fc5b0, L_0x28fb0b0;
L_0x28fca10 .concat [ 1 1 0 0], L_0x28fa150, L_0x28cfad0;
L_0x28fcbc0 .cmp/eeq 2, L_0x28fb690, L_0x28fcab0;
S_0x28aea60 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x28ae8d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x28a16b0 .functor AND 1, v0x28f5460_0, v0x28f55a0_0, C4<1>, C4<1>;
L_0x28a1a90 .functor NOT 1, v0x28f5320_0, C4<0>, C4<0>, C4<0>;
L_0x28a1e70 .functor NOT 1, v0x28f53c0_0, C4<0>, C4<0>, C4<0>;
L_0x28a20f0 .functor AND 1, L_0x28a1a90, L_0x28a1e70, C4<1>, C4<1>;
L_0x28b93e0 .functor AND 1, L_0x28a20f0, v0x28f5460_0, C4<1>, C4<1>;
L_0x28cfad0 .functor OR 1, L_0x28a16b0, L_0x28b93e0, C4<0>, C4<0>;
L_0x28f95d0 .functor NOT 1, v0x28f53c0_0, C4<0>, C4<0>, C4<0>;
L_0x28f9640 .functor OR 1, L_0x28f95d0, v0x28f55a0_0, C4<0>, C4<0>;
L_0x28f9750 .functor AND 1, v0x28f5460_0, L_0x28f9640, C4<1>, C4<1>;
L_0x28f9810 .functor NOT 1, v0x28f5320_0, C4<0>, C4<0>, C4<0>;
L_0x28f98e0 .functor OR 1, L_0x28f9810, v0x28f53c0_0, C4<0>, C4<0>;
L_0x28f9950 .functor AND 1, L_0x28f9750, L_0x28f98e0, C4<1>, C4<1>;
L_0x28f9ad0 .functor NOT 1, v0x28f53c0_0, C4<0>, C4<0>, C4<0>;
L_0x28f9b40 .functor OR 1, L_0x28f9ad0, v0x28f55a0_0, C4<0>, C4<0>;
L_0x28f9a60 .functor AND 1, v0x28f5460_0, L_0x28f9b40, C4<1>, C4<1>;
L_0x28f9cd0 .functor NOT 1, v0x28f5320_0, C4<0>, C4<0>, C4<0>;
L_0x28f9dd0 .functor OR 1, L_0x28f9cd0, v0x28f55a0_0, C4<0>, C4<0>;
L_0x28f9e90 .functor AND 1, L_0x28f9a60, L_0x28f9dd0, C4<1>, C4<1>;
L_0x28fa040 .functor XNOR 1, L_0x28f9950, L_0x28f9e90, C4<0>, C4<0>;
v0x28a0c00_0 .net *"_ivl_0", 0 0, L_0x28a16b0;  1 drivers
v0x28a1000_0 .net *"_ivl_12", 0 0, L_0x28f95d0;  1 drivers
v0x28a13e0_0 .net *"_ivl_14", 0 0, L_0x28f9640;  1 drivers
v0x28a17c0_0 .net *"_ivl_16", 0 0, L_0x28f9750;  1 drivers
v0x28a1ba0_0 .net *"_ivl_18", 0 0, L_0x28f9810;  1 drivers
v0x28a1f80_0 .net *"_ivl_2", 0 0, L_0x28a1a90;  1 drivers
v0x28a2200_0 .net *"_ivl_20", 0 0, L_0x28f98e0;  1 drivers
v0x28f3890_0 .net *"_ivl_24", 0 0, L_0x28f9ad0;  1 drivers
v0x28f3970_0 .net *"_ivl_26", 0 0, L_0x28f9b40;  1 drivers
v0x28f3a50_0 .net *"_ivl_28", 0 0, L_0x28f9a60;  1 drivers
v0x28f3b30_0 .net *"_ivl_30", 0 0, L_0x28f9cd0;  1 drivers
v0x28f3c10_0 .net *"_ivl_32", 0 0, L_0x28f9dd0;  1 drivers
v0x28f3cf0_0 .net *"_ivl_36", 0 0, L_0x28fa040;  1 drivers
L_0x7f7fc4a11018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x28f3db0_0 .net *"_ivl_38", 0 0, L_0x7f7fc4a11018;  1 drivers
v0x28f3e90_0 .net *"_ivl_4", 0 0, L_0x28a1e70;  1 drivers
v0x28f3f70_0 .net *"_ivl_6", 0 0, L_0x28a20f0;  1 drivers
v0x28f4050_0 .net *"_ivl_8", 0 0, L_0x28b93e0;  1 drivers
v0x28f4130_0 .net "a", 0 0, v0x28f5320_0;  alias, 1 drivers
v0x28f41f0_0 .net "b", 0 0, v0x28f53c0_0;  alias, 1 drivers
v0x28f42b0_0 .net "c", 0 0, v0x28f5460_0;  alias, 1 drivers
v0x28f4370_0 .net "d", 0 0, v0x28f55a0_0;  alias, 1 drivers
v0x28f4430_0 .net "out_pos", 0 0, L_0x28fa150;  alias, 1 drivers
v0x28f44f0_0 .net "out_sop", 0 0, L_0x28cfad0;  alias, 1 drivers
v0x28f45b0_0 .net "pos0", 0 0, L_0x28f9950;  1 drivers
v0x28f4670_0 .net "pos1", 0 0, L_0x28f9e90;  1 drivers
L_0x28fa150 .functor MUXZ 1, L_0x7f7fc4a11018, L_0x28f9950, L_0x28fa040, C4<>;
S_0x28f47f0 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x28ae8d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x28f5320_0 .var "a", 0 0;
v0x28f53c0_0 .var "b", 0 0;
v0x28f5460_0 .var "c", 0 0;
v0x28f5500_0 .net "clk", 0 0, v0x28f8a40_0;  1 drivers
v0x28f55a0_0 .var "d", 0 0;
v0x28f5690_0 .var/2u "fail", 0 0;
v0x28f5730_0 .var/2u "fail1", 0 0;
v0x28f57d0_0 .net "tb_match", 0 0, L_0x28fcbc0;  alias, 1 drivers
v0x28f5870_0 .var "wavedrom_enable", 0 0;
v0x28f5910_0 .var "wavedrom_title", 511 0;
E_0x28ad0b0/0 .event negedge, v0x28f5500_0;
E_0x28ad0b0/1 .event posedge, v0x28f5500_0;
E_0x28ad0b0 .event/or E_0x28ad0b0/0, E_0x28ad0b0/1;
S_0x28f4b20 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x28f47f0;
 .timescale -12 -12;
v0x28f4d60_0 .var/2s "i", 31 0;
E_0x28acf50 .event posedge, v0x28f5500_0;
S_0x28f4e60 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x28f47f0;
 .timescale -12 -12;
v0x28f5060_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x28f5140 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x28f47f0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x28f5af0 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x28ae8d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x28fa300 .functor NOT 1, v0x28f5320_0, C4<0>, C4<0>, C4<0>;
L_0x28fa390 .functor NOT 1, v0x28f53c0_0, C4<0>, C4<0>, C4<0>;
L_0x28fa530 .functor AND 1, L_0x28fa300, L_0x28fa390, C4<1>, C4<1>;
L_0x28fa640 .functor AND 1, L_0x28fa530, v0x28f5460_0, C4<1>, C4<1>;
L_0x28fa840 .functor NOT 1, v0x28f55a0_0, C4<0>, C4<0>, C4<0>;
L_0x28fa9c0 .functor AND 1, L_0x28fa640, L_0x28fa840, C4<1>, C4<1>;
L_0x28fab10 .functor NOT 1, v0x28f5320_0, C4<0>, C4<0>, C4<0>;
L_0x28fac90 .functor AND 1, L_0x28fab10, v0x28f53c0_0, C4<1>, C4<1>;
L_0x28fada0 .functor AND 1, L_0x28fac90, v0x28f5460_0, C4<1>, C4<1>;
L_0x28fae60 .functor AND 1, L_0x28fada0, v0x28f55a0_0, C4<1>, C4<1>;
L_0x28faf80 .functor OR 1, L_0x28fa9c0, L_0x28fae60, C4<0>, C4<0>;
L_0x28fb040 .functor AND 1, v0x28f5320_0, v0x28f53c0_0, C4<1>, C4<1>;
L_0x28fb120 .functor AND 1, L_0x28fb040, v0x28f5460_0, C4<1>, C4<1>;
L_0x28fb1e0 .functor AND 1, L_0x28fb120, v0x28f55a0_0, C4<1>, C4<1>;
L_0x28fb0b0 .functor OR 1, L_0x28faf80, L_0x28fb1e0, C4<0>, C4<0>;
L_0x28fb410 .functor OR 1, v0x28f5320_0, v0x28f53c0_0, C4<0>, C4<0>;
L_0x28fb510 .functor NOT 1, v0x28f5460_0, C4<0>, C4<0>, C4<0>;
L_0x28fb580 .functor OR 1, L_0x28fb410, L_0x28fb510, C4<0>, C4<0>;
L_0x28fb730 .functor NOT 1, v0x28f55a0_0, C4<0>, C4<0>, C4<0>;
L_0x28fb7a0 .functor OR 1, L_0x28fb580, L_0x28fb730, C4<0>, C4<0>;
L_0x28fb960 .functor NOT 1, v0x28f53c0_0, C4<0>, C4<0>, C4<0>;
L_0x28fb9d0 .functor OR 1, v0x28f5320_0, L_0x28fb960, C4<0>, C4<0>;
L_0x28fbb50 .functor NOT 1, v0x28f5460_0, C4<0>, C4<0>, C4<0>;
L_0x28fbbc0 .functor OR 1, L_0x28fb9d0, L_0x28fbb50, C4<0>, C4<0>;
L_0x28fbda0 .functor NOT 1, v0x28f55a0_0, C4<0>, C4<0>, C4<0>;
L_0x28fbe10 .functor OR 1, L_0x28fbbc0, L_0x28fbda0, C4<0>, C4<0>;
L_0x28fc000 .functor AND 1, L_0x28fb7a0, L_0x28fbe10, C4<1>, C4<1>;
L_0x28fc110 .functor NOT 1, v0x28f5320_0, C4<0>, C4<0>, C4<0>;
L_0x28fc270 .functor OR 1, L_0x28fc110, v0x28f53c0_0, C4<0>, C4<0>;
L_0x28fc330 .functor OR 1, L_0x28fc270, v0x28f5460_0, C4<0>, C4<0>;
L_0x28fc4f0 .functor OR 1, L_0x28fc330, v0x28f55a0_0, C4<0>, C4<0>;
L_0x28fc5b0 .functor AND 1, L_0x28fc000, L_0x28fc4f0, C4<1>, C4<1>;
v0x28f5cb0_0 .net *"_ivl_0", 0 0, L_0x28fa300;  1 drivers
v0x28f5d90_0 .net *"_ivl_10", 0 0, L_0x28fa9c0;  1 drivers
v0x28f5e70_0 .net *"_ivl_12", 0 0, L_0x28fab10;  1 drivers
v0x28f5f60_0 .net *"_ivl_14", 0 0, L_0x28fac90;  1 drivers
v0x28f6040_0 .net *"_ivl_16", 0 0, L_0x28fada0;  1 drivers
v0x28f6170_0 .net *"_ivl_18", 0 0, L_0x28fae60;  1 drivers
v0x28f6250_0 .net *"_ivl_2", 0 0, L_0x28fa390;  1 drivers
v0x28f6330_0 .net *"_ivl_20", 0 0, L_0x28faf80;  1 drivers
v0x28f6410_0 .net *"_ivl_22", 0 0, L_0x28fb040;  1 drivers
v0x28f6580_0 .net *"_ivl_24", 0 0, L_0x28fb120;  1 drivers
v0x28f6660_0 .net *"_ivl_26", 0 0, L_0x28fb1e0;  1 drivers
v0x28f6740_0 .net *"_ivl_30", 0 0, L_0x28fb410;  1 drivers
v0x28f6820_0 .net *"_ivl_32", 0 0, L_0x28fb510;  1 drivers
v0x28f6900_0 .net *"_ivl_34", 0 0, L_0x28fb580;  1 drivers
v0x28f69e0_0 .net *"_ivl_36", 0 0, L_0x28fb730;  1 drivers
v0x28f6ac0_0 .net *"_ivl_38", 0 0, L_0x28fb7a0;  1 drivers
v0x28f6ba0_0 .net *"_ivl_4", 0 0, L_0x28fa530;  1 drivers
v0x28f6d90_0 .net *"_ivl_40", 0 0, L_0x28fb960;  1 drivers
v0x28f6e70_0 .net *"_ivl_42", 0 0, L_0x28fb9d0;  1 drivers
v0x28f6f50_0 .net *"_ivl_44", 0 0, L_0x28fbb50;  1 drivers
v0x28f7030_0 .net *"_ivl_46", 0 0, L_0x28fbbc0;  1 drivers
v0x28f7110_0 .net *"_ivl_48", 0 0, L_0x28fbda0;  1 drivers
v0x28f71f0_0 .net *"_ivl_50", 0 0, L_0x28fbe10;  1 drivers
v0x28f72d0_0 .net *"_ivl_52", 0 0, L_0x28fc000;  1 drivers
v0x28f73b0_0 .net *"_ivl_54", 0 0, L_0x28fc110;  1 drivers
v0x28f7490_0 .net *"_ivl_56", 0 0, L_0x28fc270;  1 drivers
v0x28f7570_0 .net *"_ivl_58", 0 0, L_0x28fc330;  1 drivers
v0x28f7650_0 .net *"_ivl_6", 0 0, L_0x28fa640;  1 drivers
v0x28f7730_0 .net *"_ivl_60", 0 0, L_0x28fc4f0;  1 drivers
v0x28f7810_0 .net *"_ivl_8", 0 0, L_0x28fa840;  1 drivers
v0x28f78f0_0 .net "a", 0 0, v0x28f5320_0;  alias, 1 drivers
v0x28f7990_0 .net "b", 0 0, v0x28f53c0_0;  alias, 1 drivers
v0x28f7a80_0 .net "c", 0 0, v0x28f5460_0;  alias, 1 drivers
v0x28f7d80_0 .net "d", 0 0, v0x28f55a0_0;  alias, 1 drivers
v0x28f7e70_0 .net "out_pos", 0 0, L_0x28fc5b0;  alias, 1 drivers
v0x28f7f30_0 .net "out_sop", 0 0, L_0x28fb0b0;  alias, 1 drivers
S_0x28f80b0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x28ae8d0;
 .timescale -12 -12;
E_0x28969f0 .event anyedge, v0x28f8ea0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x28f8ea0_0;
    %nor/r;
    %assign/vec4 v0x28f8ea0_0, 0;
    %wait E_0x28969f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x28f47f0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x28f5690_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x28f5730_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x28f47f0;
T_4 ;
    %wait E_0x28ad0b0;
    %load/vec4 v0x28f57d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x28f5690_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x28f47f0;
T_5 ;
    %wait E_0x28acf50;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x28f55a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28f5460_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28f53c0_0, 0;
    %assign/vec4 v0x28f5320_0, 0;
    %wait E_0x28acf50;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x28f55a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28f5460_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28f53c0_0, 0;
    %assign/vec4 v0x28f5320_0, 0;
    %wait E_0x28acf50;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x28f55a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28f5460_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28f53c0_0, 0;
    %assign/vec4 v0x28f5320_0, 0;
    %wait E_0x28acf50;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x28f55a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28f5460_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28f53c0_0, 0;
    %assign/vec4 v0x28f5320_0, 0;
    %wait E_0x28acf50;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x28f55a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28f5460_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28f53c0_0, 0;
    %assign/vec4 v0x28f5320_0, 0;
    %wait E_0x28acf50;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x28f55a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28f5460_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28f53c0_0, 0;
    %assign/vec4 v0x28f5320_0, 0;
    %wait E_0x28acf50;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x28f55a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28f5460_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28f53c0_0, 0;
    %assign/vec4 v0x28f5320_0, 0;
    %wait E_0x28acf50;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x28f55a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28f5460_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28f53c0_0, 0;
    %assign/vec4 v0x28f5320_0, 0;
    %wait E_0x28acf50;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x28f55a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28f5460_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28f53c0_0, 0;
    %assign/vec4 v0x28f5320_0, 0;
    %wait E_0x28acf50;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x28f55a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28f5460_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28f53c0_0, 0;
    %assign/vec4 v0x28f5320_0, 0;
    %wait E_0x28acf50;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x28f55a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28f5460_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28f53c0_0, 0;
    %assign/vec4 v0x28f5320_0, 0;
    %wait E_0x28acf50;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x28f55a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28f5460_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28f53c0_0, 0;
    %assign/vec4 v0x28f5320_0, 0;
    %wait E_0x28acf50;
    %load/vec4 v0x28f5690_0;
    %store/vec4 v0x28f5730_0, 0, 1;
    %fork t_1, S_0x28f4b20;
    %jmp t_0;
    .scope S_0x28f4b20;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x28f4d60_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x28f4d60_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x28acf50;
    %load/vec4 v0x28f4d60_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x28f55a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28f5460_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28f53c0_0, 0;
    %assign/vec4 v0x28f5320_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x28f4d60_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x28f4d60_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x28f47f0;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x28ad0b0;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x28f55a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28f5460_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28f53c0_0, 0;
    %assign/vec4 v0x28f5320_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x28f5690_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x28f5730_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x28ae8d0;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x28f8a40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x28f8ea0_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x28ae8d0;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x28f8a40_0;
    %inv;
    %store/vec4 v0x28f8a40_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x28ae8d0;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x28f5500_0, v0x28f9010_0, v0x28f8860_0, v0x28f8900_0, v0x28f89a0_0, v0x28f8ae0_0, v0x28f8d60_0, v0x28f8cc0_0, v0x28f8c20_0, v0x28f8b80_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x28ae8d0;
T_9 ;
    %load/vec4 v0x28f8e00_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x28f8e00_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x28f8e00_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x28f8e00_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x28f8e00_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x28f8e00_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x28f8e00_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x28f8e00_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x28f8e00_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x28f8e00_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x28ae8d0;
T_10 ;
    %wait E_0x28ad0b0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x28f8e00_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28f8e00_0, 4, 32;
    %load/vec4 v0x28f8f40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x28f8e00_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28f8e00_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x28f8e00_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28f8e00_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x28f8d60_0;
    %load/vec4 v0x28f8d60_0;
    %load/vec4 v0x28f8cc0_0;
    %xor;
    %load/vec4 v0x28f8d60_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x28f8e00_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28f8e00_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x28f8e00_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28f8e00_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x28f8c20_0;
    %load/vec4 v0x28f8c20_0;
    %load/vec4 v0x28f8b80_0;
    %xor;
    %load/vec4 v0x28f8c20_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x28f8e00_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28f8e00_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x28f8e00_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28f8e00_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can5_depth10/machine/ece241_2013_q2/iter2/response0/top_module.sv";
