
GccBoardProject1.elf:     file format elf32-avr32

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .reset        00002004  80000000  80000000  00000400  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .rela.got     00000000  80002004  80002004  00002404  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .text         00007168  80002004  80002004  00002404  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .exception    00000200  80009200  80009200  00009600  2**9
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  4 .rodata       00000b38  80009400  80009400  00009800  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .dalign       00000004  00000004  00000004  00000000  2**0
                  ALLOC
  6 .data         00000524  00000008  80009f38  0000a408  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .balign       00000004  0000052c  8000a45c  0000a92c  2**0
                  ALLOC
  8 .bss          00000220  00000530  00000530  00000000  2**2
                  ALLOC
  9 .heap         000028b0  00000750  00000750  00000000  2**0
                  ALLOC
 10 .comment      00000030  00000000  00000000  0000a92c  2**0
                  CONTENTS, READONLY
 11 .debug_aranges 00000d90  00000000  00000000  0000a960  2**3
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_pubnames 00001a8c  00000000  00000000  0000b6f0  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_info   00028273  00000000  00000000  0000d17c  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_abbrev 0000580e  00000000  00000000  000353ef  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_line   0000ebf3  00000000  00000000  0003abfd  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_frame  00002038  00000000  00000000  000497f0  2**2
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_str    00005422  00000000  00000000  0004b828  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_loc    0000a65c  00000000  00000000  00050c4a  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .debug_macinfo 00797142  00000000  00000000  0005b2a6  2**0
                  CONTENTS, READONLY, DEBUGGING
 20 .stack        00001000  00003000  00003000  00000000  2**0
                  ALLOC
 21 .debug_ranges 00000f10  00000000  00000000  007f23e8  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .reset:

80000000 <_start>:
80000000:	e0 8f 10 00 	bral	80002000 <program_start>
	...

80002000 <program_start>:
80002000:	fe cf f2 dc 	sub	pc,pc,-3364

Disassembly of section .text:

80002004 <twim_master_interrupt_handler>:
80002004:	4a e8       	lddpc	r8,800020bc <twim_master_interrupt_handler+0xb8>
80002006:	70 08       	ld.w	r8,r8[0x0]
 * \brief TWI interrupt handler.
 */
ISR(twim_master_interrupt_handler,CONF_TWIM_IRQ_GROUP,CONF_TWIM_IRQ_LEVEL)
{
	// get masked status register value
	uint32_t status = twim_inst->sr & twim_it_mask;
80002008:	70 79       	ld.w	r9,r8[0x1c]
8000200a:	4a ea       	lddpc	r10,800020c0 <twim_master_interrupt_handler+0xbc>
8000200c:	74 0a       	ld.w	r10,r10[0x0]
8000200e:	f5 e9 00 09 	and	r9,r10,r9
	// this is a NACK
	if (status & AVR32_TWIM_SR_STD_MASK) {
80002012:	12 9a       	mov	r10,r9
80002014:	e2 1a 07 00 	andl	r10,0x700,COH
80002018:	c1 40       	breq	80002040 <twim_master_interrupt_handler+0x3c>
		//if we get a nak, clear the valid bit in cmdr,
		//otherwise the command will be resent.
		transfer_status =(status & AVR32_TWIM_IER_NAK_MASK) ?
8000201a:	e2 19 03 00 	andl	r9,0x300,COH
8000201e:	f9 b9 01 fc 	movne	r9,-4
80002022:	f9 b9 00 fe 	moveq	r9,-2
80002026:	4a 8a       	lddpc	r10,800020c4 <twim_master_interrupt_handler+0xc0>
80002028:	95 09       	st.w	r10[0x0],r9
							TWI_RECEIVE_NACK : TWI_ARBITRATION_LOST;
		twim_inst->CMDR.valid = 0;
8000202a:	70 3a       	ld.w	r10,r8[0xc]
8000202c:	30 09       	mov	r9,0
8000202e:	f5 d9 d1 e1 	bfins	r10,r9,0xf,0x1
80002032:	91 3a       	st.w	r8[0xc],r10
		twim_inst->scr = ~0UL;
80002034:	3f fa       	mov	r10,-1
80002036:	91 ba       	st.w	r8[0x2c],r10
		twim_inst->idr = ~0UL;
80002038:	91 9a       	st.w	r8[0x24],r10
		twim_next = false;
8000203a:	4a 48       	lddpc	r8,800020c8 <twim_master_interrupt_handler+0xc4>
8000203c:	b0 89       	st.b	r8[0x0],r9
8000203e:	d6 03       	rete
	}
	// this is a RXRDY
	else if (status & AVR32_TWIM_SR_RXRDY_MASK) {
80002040:	f5 d9 c0 01 	bfextu	r10,r9,0x0,0x1
80002044:	c1 30       	breq	8000206a <twim_master_interrupt_handler+0x66>
		// get data from Receive Holding Register
		*twim_rx_data = twim_inst->rhr;
80002046:	4a 2a       	lddpc	r10,800020cc <twim_master_interrupt_handler+0xc8>
80002048:	70 5b       	ld.w	r11,r8[0x14]
8000204a:	74 09       	ld.w	r9,r10[0x0]
8000204c:	12 cb       	st.b	r9++,r11
		twim_rx_data++;
8000204e:	95 09       	st.w	r10[0x0],r9
		// decrease received bytes number
		twim_rx_nb_bytes--;
80002050:	4a 09       	lddpc	r9,800020d0 <twim_master_interrupt_handler+0xcc>
80002052:	72 0a       	ld.w	r10,r9[0x0]
80002054:	20 1a       	sub	r10,1
80002056:	93 0a       	st.w	r9[0x0],r10
		// receive complete
		if (twim_rx_nb_bytes == 0) {
80002058:	72 09       	ld.w	r9,r9[0x0]
8000205a:	58 09       	cp.w	r9,0
8000205c:	c2 f1       	brne	800020ba <twim_master_interrupt_handler+0xb6>
			// finish the receive operation
			twim_inst->idr = AVR32_TWIM_IDR_RXRDY_MASK;
8000205e:	30 19       	mov	r9,1
80002060:	91 99       	st.w	r8[0x24],r9
			// set busy to false
			twim_next = false;
80002062:	30 09       	mov	r9,0
80002064:	49 98       	lddpc	r8,800020c8 <twim_master_interrupt_handler+0xc4>
80002066:	b0 89       	st.b	r8[0x0],r9
80002068:	d6 03       	rete
		}
	}
	// this is a TXRDY
	else if (status & AVR32_TWIM_SR_TXRDY_MASK) {
8000206a:	e2 19 00 02 	andl	r9,0x2,COH
8000206e:	c2 60       	breq	800020ba <twim_master_interrupt_handler+0xb6>
		// no more bytes to transmit
		if (twim_tx_nb_bytes == 0) {
80002070:	49 99       	lddpc	r9,800020d4 <twim_master_interrupt_handler+0xd0>
80002072:	72 09       	ld.w	r9,r9[0x0]
80002074:	58 09       	cp.w	r9,0
80002076:	c0 71       	brne	80002084 <twim_master_interrupt_handler+0x80>
			// finish the receive operation
			twim_inst->idr = AVR32_TWIM_IDR_TXRDY_MASK;
80002078:	30 29       	mov	r9,2
8000207a:	91 99       	st.w	r8[0x24],r9
			// set busy to false
			twim_next = false;
8000207c:	30 09       	mov	r9,0
8000207e:	49 38       	lddpc	r8,800020c8 <twim_master_interrupt_handler+0xc4>
80002080:	b0 89       	st.b	r8[0x0],r9
80002082:	d6 03       	rete
		} else {
			// put the byte in the Transmit Holding Register
			twim_inst->thr = *twim_tx_data++;
80002084:	49 5a       	lddpc	r10,800020d8 <twim_master_interrupt_handler+0xd4>
80002086:	74 09       	ld.w	r9,r10[0x0]
80002088:	13 3b       	ld.ub	r11,r9++
8000208a:	91 6b       	st.w	r8[0x18],r11
8000208c:	95 09       	st.w	r10[0x0],r9
			// decrease transmitted bytes number
			twim_tx_nb_bytes--;
8000208e:	49 28       	lddpc	r8,800020d4 <twim_master_interrupt_handler+0xd0>
80002090:	70 09       	ld.w	r9,r8[0x0]
80002092:	20 19       	sub	r9,1
80002094:	91 09       	st.w	r8[0x0],r9
			if (twim_tx_nb_bytes == 0) {
80002096:	70 08       	ld.w	r8,r8[0x0]
80002098:	58 08       	cp.w	r8,0
8000209a:	c1 01       	brne	800020ba <twim_master_interrupt_handler+0xb6>
				// Check for next transfer
				if(twim_next) {
8000209c:	48 b8       	lddpc	r8,800020c8 <twim_master_interrupt_handler+0xc4>
8000209e:	11 88       	ld.ub	r8,r8[0x0]
800020a0:	58 08       	cp.w	r8,0
800020a2:	c0 c0       	breq	800020ba <twim_master_interrupt_handler+0xb6>
					twim_next = false;
800020a4:	30 09       	mov	r9,0
800020a6:	48 98       	lddpc	r8,800020c8 <twim_master_interrupt_handler+0xc4>
800020a8:	b0 89       	st.b	r8[0x0],r9
					twim_tx_nb_bytes = twim_package->length;
800020aa:	48 d8       	lddpc	r8,800020dc <twim_master_interrupt_handler+0xd8>
800020ac:	70 08       	ld.w	r8,r8[0x0]
800020ae:	70 3a       	ld.w	r10,r8[0xc]
800020b0:	48 99       	lddpc	r9,800020d4 <twim_master_interrupt_handler+0xd0>
800020b2:	93 0a       	st.w	r9[0x0],r10
					twim_tx_data = twim_package->buffer;
800020b4:	70 29       	ld.w	r9,r8[0x8]
800020b6:	48 98       	lddpc	r8,800020d8 <twim_master_interrupt_handler+0xd4>
800020b8:	91 09       	st.w	r8[0x0],r9
800020ba:	d6 03       	rete
800020bc:	00 00       	add	r0,r0
800020be:	05 30       	ld.ub	r0,r2++
800020c0:	00 00       	add	r0,r0
800020c2:	05 44       	ld.w	r4,--r2
800020c4:	00 00       	add	r0,r0
800020c6:	05 3c       	ld.ub	r12,r2++
800020c8:	00 00       	add	r0,r0
800020ca:	05 48       	ld.w	r8,--r2
800020cc:	00 00       	add	r0,r0
800020ce:	05 34       	ld.ub	r4,r2++
800020d0:	00 00       	add	r0,r0
800020d2:	05 38       	ld.ub	r8,r2++
800020d4:	00 00       	add	r0,r0
800020d6:	05 50       	ld.sh	r0,--r2
800020d8:	00 00       	add	r0,r0
800020da:	05 40       	ld.w	r0,--r2
800020dc:	00 00       	add	r0,r0
800020de:	05 4c       	ld.w	r12,--r2

800020e0 <twim_set_speed>:
 * \retval STATUS_OK        Transaction is successful
 * \retval ERR_INVALID_ARG  Invalid arg resulting in wrong CWGR Exponential
 */
status_code_t twim_set_speed (volatile avr32_twim_t *twim, uint32_t speed,
		uint32_t pba_hz)
{
800020e0:	eb cd 40 80 	pushm	r7,lr
	uint32_t f_prescaled;
	uint8_t cwgr_exp = 0;
	f_prescaled = (pba_hz / speed / 2);
800020e4:	f4 0b 0d 0a 	divu	r10,r10,r11
800020e8:	f4 08 16 01 	lsr	r8,r10,0x1
	// f_prescaled must fit in 8 bits, cwgr_exp must fit in 3 bits
	while ((f_prescaled > 0xFF) && (cwgr_exp <= 0x7)) {
800020ec:	e0 48 00 ff 	cp.w	r8,255
800020f0:	e0 8b 00 04 	brhi	800020f8 <twim_set_speed+0x18>
800020f4:	30 09       	mov	r9,0
800020f6:	c1 a8       	rjmp	8000212a <twim_set_speed+0x4a>
800020f8:	30 09       	mov	r9,0
800020fa:	30 77       	mov	r7,7
800020fc:	30 0e       	mov	lr,0
		// increase clock divider
		cwgr_exp++;
800020fe:	2f f9       	sub	r9,-1
80002100:	5c 59       	castu.b	r9
		// divide f_prescaled value
		f_prescaled /= 2;
80002102:	a1 98       	lsr	r8,0x1
{
	uint32_t f_prescaled;
	uint8_t cwgr_exp = 0;
	f_prescaled = (pba_hz / speed / 2);
	// f_prescaled must fit in 8 bits, cwgr_exp must fit in 3 bits
	while ((f_prescaled > 0xFF) && (cwgr_exp <= 0x7)) {
80002104:	e0 48 00 ff 	cp.w	r8,255
80002108:	5f bb       	srhi	r11
8000210a:	ee 09 18 00 	cp.b	r9,r7
8000210e:	5f 8a       	srls	r10
80002110:	f7 ea 00 0a 	and	r10,r11,r10
80002114:	fc 0a 18 00 	cp.b	r10,lr
80002118:	cf 31       	brne	800020fe <twim_set_speed+0x1e>
		// increase clock divider
		cwgr_exp++;
		// divide f_prescaled value
		f_prescaled /= 2;
	}
	if (cwgr_exp > 0x7) {
8000211a:	30 7a       	mov	r10,7
8000211c:	f4 09 18 00 	cp.b	r9,r10
80002120:	e0 88 00 05 	brls	8000212a <twim_set_speed+0x4a>
80002124:	3f 8c       	mov	r12,-8
80002126:	e3 cd 80 80 	ldm	sp++,r7,pc
		return ERR_INVALID_ARG;
	}
	// set clock waveform generator register
	twim->cwgr = ((f_prescaled/2) << AVR32_TWIM_CWGR_LOW_OFFSET)
			| ((f_prescaled - f_prescaled/2) << AVR32_TWIM_CWGR_HIGH_OFFSET)
8000212a:	f0 0a 16 01 	lsr	r10,r8,0x1
	}
	if (cwgr_exp > 0x7) {
		return ERR_INVALID_ARG;
	}
	// set clock waveform generator register
	twim->cwgr = ((f_prescaled/2) << AVR32_TWIM_CWGR_LOW_OFFSET)
8000212e:	f5 e8 11 0b 	or	r11,r10,r8<<0x10
80002132:	14 18       	sub	r8,r10
80002134:	f7 e8 10 88 	or	r8,r11,r8<<0x8
80002138:	f1 e9 11 c9 	or	r9,r8,r9<<0x1c
8000213c:	99 19       	st.w	r12[0x4],r9
8000213e:	e3 cf 80 80 	ldm	sp++,r7,pc,r12=0
80002142:	d7 03       	nop

80002144 <twim_status>:
/**
 * \brief Information about the current status of the TWI Bus
 */
uint8_t twim_status ( void )
{
	uint32_t status = twim_inst->sr;
80002144:	48 38       	lddpc	r8,80002150 <twim_status+0xc>
80002146:	70 08       	ld.w	r8,r8[0x0]
80002148:	70 7c       	ld.w	r12,r8[0x1c]
		) {
		return 1;
	} else {
		return 0;
	}
}
8000214a:	f9 dc c0 81 	bfextu	r12,r12,0x4,0x1
8000214e:	5e fc       	retal	r12
80002150:	00 00       	add	r0,r0
80002152:	05 30       	ld.ub	r0,r2++

80002154 <twim_disable_interrupt>:
 *
 * \param twim         Base address of the TWIM (i.e. &AVR32_TWI).
 */
void twim_disable_interrupt (volatile avr32_twim_t *twim)
{
	bool global_interrupt_enabled = cpu_irq_is_enabled ();
80002154:	e1 b8 00 00 	mfsr	r8,0x0
	if (global_interrupt_enabled) {
80002158:	e6 18 00 01 	andh	r8,0x1,COH
8000215c:	c0 21       	brne	80002160 <twim_disable_interrupt+0xc>
		cpu_irq_disable ();
8000215e:	d3 03       	ssrf	0x10
	}
	// Clear the interrupt flags
	twim->idr = ~0UL;
80002160:	3f f8       	mov	r8,-1
80002162:	99 98       	st.w	r12[0x24],r8
	// Clear the status flags
	twim->scr = ~0UL;
80002164:	99 b8       	st.w	r12[0x2c],r8
}
80002166:	5e fc       	retal	r12

80002168 <twim_write>:
 * \retval STATUS_OK      If all bytes were send successfully
 * \retval ERR_IO_ERROR   NACK received or Bus Arbitration lost
 */
status_code_t twim_write (volatile avr32_twim_t *twim, uint8_t const *buffer,
		uint32_t nbytes, uint32_t saddr, bool tenbit)
{
80002168:	eb cd 40 fc 	pushm	r2-r7,lr
8000216c:	16 94       	mov	r4,r11
8000216e:	14 97       	mov	r7,r10
80002170:	12 93       	mov	r3,r9
80002172:	10 92       	mov	r2,r8
	// Reset the TWIM module to clear the THR register
	twim->cr = AVR32_TWIM_CR_MEN_MASK;
80002174:	30 15       	mov	r5,1
80002176:	99 05       	st.w	r12[0x0],r5
	twim->cr = AVR32_TWIM_CR_SWRST_MASK;
80002178:	e0 68 00 80 	mov	r8,128
8000217c:	99 08       	st.w	r12[0x0],r8
	twim->cr = AVR32_TWIM_CR_MDIS_MASK;
8000217e:	30 28       	mov	r8,2
80002180:	99 08       	st.w	r12[0x0],r8
	// Set pointer to TWIM instance for IT
	twim_inst = twim;
80002182:	49 d6       	lddpc	r6,800021f4 <twim_write+0x8c>
80002184:	8d 0c       	st.w	r6[0x0],r12
	// Disable the TWIM interrupts
	twim_disable_interrupt (twim_inst);
80002186:	f0 1f 00 1d 	mcall	800021f8 <twim_write+0x90>
	// get a pointer to applicative data
	twim_tx_data = buffer;
8000218a:	49 d8       	lddpc	r8,800021fc <twim_write+0x94>
8000218c:	91 04       	st.w	r8[0x0],r4
	// set the number of bytes to transmit
	twim_tx_nb_bytes = nbytes;
8000218e:	49 d8       	lddpc	r8,80002200 <twim_write+0x98>
80002190:	91 07       	st.w	r8[0x0],r7
	// Set next transfer to false
	twim_next = false;
80002192:	30 09       	mov	r9,0
80002194:	49 c8       	lddpc	r8,80002204 <twim_write+0x9c>
80002196:	b0 89       	st.b	r8[0x0],r9
	// Initialize bus transfer status
	transfer_status = TWI_SUCCESS;
80002198:	49 c9       	lddpc	r9,80002208 <twim_write+0xa0>
8000219a:	30 08       	mov	r8,0
8000219c:	93 08       	st.w	r9[0x0],r8
	// set the command to start the transfer
	twim_inst->cmdr = (saddr << AVR32_TWIM_CMDR_SADR_OFFSET)
8000219e:	6c 08       	ld.w	r8,r6[0x0]
800021a0:	b1 67       	lsl	r7,0x10
800021a2:	e8 17 e0 00 	orl	r7,0xe000
800021a6:	ef e3 10 13 	or	r3,r7,r3<<0x1
800021aa:	e7 e2 10 b2 	or	r2,r3,r2<<0xb
800021ae:	91 32       	st.w	r8[0xc],r2
			| (AVR32_TWIM_CMDR_START_MASK)
			| (AVR32_TWIM_CMDR_STOP_MASK)
			| ((tenbit ? 1 : 0) << AVR32_TWIM_CMDR_TENBIT_OFFSET)
			| (0 << AVR32_TWIM_CMDR_READ_OFFSET);
	// mask NACK and TXRDY interrupts
	twim_it_mask = AVR32_TWIM_IER_NAK_MASK | AVR32_TWIM_IER_TXRDY_MASK;
800021b0:	49 7a       	lddpc	r10,8000220c <twim_write+0xa4>
800021b2:	e0 6b 03 02 	mov	r11,770
800021b6:	95 0b       	st.w	r10[0x0],r11
	// update IMR through IER
	twim_inst->ier = twim_it_mask;
800021b8:	74 0a       	ld.w	r10,r10[0x0]
800021ba:	91 8a       	st.w	r8[0x20],r10
	// Enable master transfer
	twim_inst->cr = AVR32_TWIM_CR_MEN_MASK;
800021bc:	91 05       	st.w	r8[0x0],r5
	// Enable all interrupts
	cpu_irq_enable ();
800021be:	d5 03       	csrf	0x10
	// send data
	while (!(transfer_status) && !(twim_status ())) {
800021c0:	72 08       	ld.w	r8,r9[0x0]
800021c2:	58 08       	cp.w	r8,0
800021c4:	c0 80       	breq	800021d4 <twim_write+0x6c>
800021c6:	c0 b8       	rjmp	800021dc <twim_write+0x74>
		cpu_relax();
800021c8:	fe cf ff fc 	sub	pc,pc,-4
	// Enable master transfer
	twim_inst->cr = AVR32_TWIM_CR_MEN_MASK;
	// Enable all interrupts
	cpu_irq_enable ();
	// send data
	while (!(transfer_status) && !(twim_status ())) {
800021cc:	6e 08       	ld.w	r8,r7[0x0]
800021ce:	58 08       	cp.w	r8,0
800021d0:	c0 30       	breq	800021d6 <twim_write+0x6e>
800021d2:	c0 58       	rjmp	800021dc <twim_write+0x74>
800021d4:	48 d7       	lddpc	r7,80002208 <twim_write+0xa0>
800021d6:	f0 1f 00 0f 	mcall	80002210 <twim_write+0xa8>
800021da:	cf 70       	breq	800021c8 <twim_write+0x60>
#if AVR32_TWIM_H_VERSION > 101	// Removed in twim100 module due to IC bug
	// Disable master transfer
	twim->cr = AVR32_TWIM_CR_MDIS_MASK;
#endif
	if (transfer_status == TWI_RECEIVE_NACK
			|| transfer_status == TWI_ARBITRATION_LOST) {
800021dc:	48 b8       	lddpc	r8,80002208 <twim_write+0xa0>
800021de:	70 08       	ld.w	r8,r8[0x0]
	}
#if AVR32_TWIM_H_VERSION > 101	// Removed in twim100 module due to IC bug
	// Disable master transfer
	twim->cr = AVR32_TWIM_CR_MDIS_MASK;
#endif
	if (transfer_status == TWI_RECEIVE_NACK
800021e0:	5b c8       	cp.w	r8,-4
800021e2:	c0 70       	breq	800021f0 <twim_write+0x88>
			|| transfer_status == TWI_ARBITRATION_LOST) {
800021e4:	48 98       	lddpc	r8,80002208 <twim_write+0xa0>
800021e6:	70 08       	ld.w	r8,r8[0x0]
	}
#if AVR32_TWIM_H_VERSION > 101	// Removed in twim100 module due to IC bug
	// Disable master transfer
	twim->cr = AVR32_TWIM_CR_MDIS_MASK;
#endif
	if (transfer_status == TWI_RECEIVE_NACK
800021e8:	5b e8       	cp.w	r8,-2
800021ea:	c0 30       	breq	800021f0 <twim_write+0x88>
800021ec:	e3 cf 80 fc 	ldm	sp++,r2-r7,pc,r12=0
800021f0:	e3 cf c0 fc 	ldm	sp++,r2-r7,pc,r12=-1
800021f4:	00 00       	add	r0,r0
800021f6:	05 30       	ld.ub	r0,r2++
800021f8:	80 00       	ld.sh	r0,r0[0x0]
800021fa:	21 54       	sub	r4,21
800021fc:	00 00       	add	r0,r0
800021fe:	05 40       	ld.w	r0,--r2
80002200:	00 00       	add	r0,r0
80002202:	05 50       	ld.sh	r0,--r2
80002204:	00 00       	add	r0,r0
80002206:	05 48       	ld.w	r8,--r2
80002208:	00 00       	add	r0,r0
8000220a:	05 3c       	ld.ub	r12,r2++
8000220c:	00 00       	add	r0,r0
8000220e:	05 44       	ld.w	r4,--r2
80002210:	80 00       	ld.sh	r0,r0[0x0]
80002212:	21 44       	sub	r4,20

80002214 <twim_probe>:
 * \param chip_addr       Address of the chip which is searched for
 * \retval STATUS_OK      Slave Found
 * \retval ERR_IO_ERROR   ANAK received or Bus Arbitration lost
 */
status_code_t twim_probe (volatile avr32_twim_t *twim, uint32_t chip_addr)
{
80002214:	d4 01       	pushm	lr
80002216:	20 1d       	sub	sp,4
	uint8_t data[1] = { 0 };
80002218:	30 08       	mov	r8,0
8000221a:	ba 88       	st.b	sp[0x0],r8
	return (twim_write (twim,data,0,chip_addr,0));
8000221c:	30 08       	mov	r8,0
8000221e:	16 99       	mov	r9,r11
80002220:	10 9a       	mov	r10,r8
80002222:	1a 9b       	mov	r11,sp
80002224:	f0 1f 00 02 	mcall	8000222c <twim_probe+0x18>
}
80002228:	2f fd       	sub	sp,-4
8000222a:	d8 02       	popm	pc
8000222c:	80 00       	ld.sh	r0,r0[0x0]
8000222e:	21 68       	sub	r8,22

80002230 <twim_read_packet>:
 * \retval STATUS_OK      If all bytes were read successfully
 * \retval ERR_IO_ERROR   NACK received or Bus Arbitration lost
 */
status_code_t twim_read_packet (volatile avr32_twim_t *twim,
		const twim_package_t *package)
{
80002230:	eb cd 40 c0 	pushm	r6-r7,lr
80002234:	18 96       	mov	r6,r12
80002236:	16 97       	mov	r7,r11
	// Disable master transfer
	twim->cr = AVR32_TWIM_CR_MDIS_MASK;
80002238:	30 28       	mov	r8,2
8000223a:	99 08       	st.w	r12[0x0],r8
	// Set pointer to TWIM instance for IT
	twim_inst = twim;
8000223c:	4b 78       	lddpc	r8,80002318 <twim_read_packet+0xe8>
8000223e:	91 0c       	st.w	r8[0x0],r12
	// Disable the TWIM interrupts
	twim_disable_interrupt (twim_inst);
80002240:	f0 1f 00 37 	mcall	8000231c <twim_read_packet+0xec>
	// get a pointer to applicative data
	twim_rx_data = package->buffer;
80002244:	6e 29       	ld.w	r9,r7[0x8]
80002246:	4b 78       	lddpc	r8,80002320 <twim_read_packet+0xf0>
80002248:	91 09       	st.w	r8[0x0],r9
	// get a copy of nb bytes to read
	twim_rx_nb_bytes = package->length;
8000224a:	6e 39       	ld.w	r9,r7[0xc]
8000224c:	4b 68       	lddpc	r8,80002324 <twim_read_packet+0xf4>
8000224e:	91 09       	st.w	r8[0x0],r9
	// Set next write transfer to false
	twim_next = false;
80002250:	30 08       	mov	r8,0
80002252:	4b 6a       	lddpc	r10,80002328 <twim_read_packet+0xf8>
80002254:	b4 88       	st.b	r10[0x0],r8
	// Initialize bus transfer status
	transfer_status = TWI_SUCCESS;
80002256:	30 0b       	mov	r11,0
80002258:	4b 5a       	lddpc	r10,8000232c <twim_read_packet+0xfc>
8000225a:	95 0b       	st.w	r10[0x0],r11
	//check if internal address access is performed
	if (package->addr_length) {
8000225c:	0f fa       	ld.ub	r10,r7[0x7]
8000225e:	f0 0a 18 00 	cp.b	r10,r8
80002262:	c2 50       	breq	800022ac <twim_read_packet+0x7c>
		// Reset the TWIM module to clear the THR register
		twim_inst->cr = AVR32_TWIM_CR_MEN_MASK;
80002264:	4a d8       	lddpc	r8,80002318 <twim_read_packet+0xe8>
80002266:	70 08       	ld.w	r8,r8[0x0]
80002268:	30 19       	mov	r9,1
8000226a:	91 09       	st.w	r8[0x0],r9
		twim_inst->cr = AVR32_TWIM_CR_SWRST_MASK;
8000226c:	e0 69 00 80 	mov	r9,128
80002270:	91 09       	st.w	r8[0x0],r9
		twim_inst->cr = AVR32_TWIM_CR_MDIS_MASK;
80002272:	30 29       	mov	r9,2
80002274:	91 09       	st.w	r8[0x0],r9
		// selection of first valid byte of the address
		twim_tx_data = package->addr;
80002276:	ee ca ff fc 	sub	r10,r7,-4
8000227a:	4a e9       	lddpc	r9,80002330 <twim_read_packet+0x100>
8000227c:	93 0a       	st.w	r9[0x0],r10
		// set the number of bytes to transmit
		twim_tx_nb_bytes = package->addr_length;
8000227e:	0f f9       	ld.ub	r9,r7[0x7]
80002280:	4a da       	lddpc	r10,80002334 <twim_read_packet+0x104>
80002282:	95 09       	st.w	r10[0x0],r9
		// mask NACK, TXRDY and RXRDY interrupts
		twim_it_mask = AVR32_TWIM_IER_STD_MASK |
80002284:	e0 6b 07 03 	mov	r11,1795
80002288:	4a ca       	lddpc	r10,80002338 <twim_read_packet+0x108>
8000228a:	95 0b       	st.w	r10[0x0],r11
				AVR32_TWIM_IER_TXRDY_MASK | AVR32_TWIM_IER_RXRDY_MASK;
		// Set the command register to initiate the transfer
		twim_inst->cmdr = (package->chip << AVR32_TWIM_CMDR_SADR_OFFSET)
8000228c:	6e 0a       	ld.w	r10,r7[0x0]
8000228e:	a1 7a       	lsl	r10,0x1
80002290:	e8 1a a0 00 	orl	r10,0xa000
80002294:	f5 e9 11 09 	or	r9,r10,r9<<0x10
80002298:	91 39       	st.w	r8[0xc],r9
				| (package->addr_length << AVR32_TWIM_CMDR_NBYTES_OFFSET)
				| (AVR32_TWIM_CMDR_VALID_MASK)
				| (AVR32_TWIM_CMDR_START_MASK)
				| (0 << AVR32_TWIM_CMDR_READ_OFFSET);
		// set the next command register to followup with the previous command
		twim_inst->ncmdr = ((package->chip) << AVR32_TWIM_CMDR_SADR_OFFSET)
8000229a:	6e 0a       	ld.w	r10,r7[0x0]
8000229c:	6e 39       	ld.w	r9,r7[0xc]
8000229e:	b1 69       	lsl	r9,0x10
800022a0:	f3 ea 10 19 	or	r9,r9,r10<<0x1
800022a4:	e8 19 e0 01 	orl	r9,0xe001
800022a8:	91 49       	st.w	r8[0x10],r9
800022aa:	c1 18       	rjmp	800022cc <twim_read_packet+0x9c>
				| (AVR32_TWIM_CMDR_VALID_MASK)
				| (AVR32_TWIM_CMDR_START_MASK)
				| (AVR32_TWIM_CMDR_STOP_MASK)
				| (AVR32_TWIM_CMDR_READ_MASK);
	} else {
		twim_tx_nb_bytes = 0;
800022ac:	30 0a       	mov	r10,0
800022ae:	4a 28       	lddpc	r8,80002334 <twim_read_packet+0x104>
800022b0:	91 0a       	st.w	r8[0x0],r10
		// mask NACK and RXRDY interrupts
		twim_it_mask = AVR32_TWIM_IER_STD_MASK | AVR32_TWIM_IER_RXRDY_MASK;
800022b2:	e0 6a 07 01 	mov	r10,1793
800022b6:	4a 18       	lddpc	r8,80002338 <twim_read_packet+0x108>
800022b8:	91 0a       	st.w	r8[0x0],r10
		// Set the command register to initiate the transfer
		twim_inst->cmdr = (package->chip << AVR32_TWIM_CMDR_SADR_OFFSET)
800022ba:	49 88       	lddpc	r8,80002318 <twim_read_packet+0xe8>
800022bc:	70 08       	ld.w	r8,r8[0x0]
800022be:	6e 0a       	ld.w	r10,r7[0x0]
800022c0:	b1 69       	lsl	r9,0x10
800022c2:	f3 ea 10 19 	or	r9,r9,r10<<0x1
800022c6:	e8 19 e0 01 	orl	r9,0xe001
800022ca:	91 39       	st.w	r8[0xc],r9
				| (AVR32_TWIM_CMDR_START_MASK)
				| (AVR32_TWIM_CMDR_STOP_MASK)
				| (AVR32_TWIM_CMDR_READ_MASK);
	}
	// update IMR through IER
	twim_inst->ier = twim_it_mask;
800022cc:	49 38       	lddpc	r8,80002318 <twim_read_packet+0xe8>
800022ce:	70 08       	ld.w	r8,r8[0x0]
800022d0:	49 a9       	lddpc	r9,80002338 <twim_read_packet+0x108>
800022d2:	72 09       	ld.w	r9,r9[0x0]
800022d4:	91 89       	st.w	r8[0x20],r9
	// Enable master transfer
	twim->cr = AVR32_TWIM_CR_MEN_MASK;
800022d6:	30 18       	mov	r8,1
800022d8:	8d 08       	st.w	r6[0x0],r8
	// Enable all interrupts
	cpu_irq_enable ();
800022da:	d5 03       	csrf	0x10
	// get data
	while (!(transfer_status) && !(twim_status ())) {
800022dc:	49 48       	lddpc	r8,8000232c <twim_read_packet+0xfc>
800022de:	70 08       	ld.w	r8,r8[0x0]
800022e0:	58 08       	cp.w	r8,0
800022e2:	c0 80       	breq	800022f2 <twim_read_packet+0xc2>
800022e4:	c0 b8       	rjmp	800022fa <twim_read_packet+0xca>
		cpu_relax();
800022e6:	fe cf ff fc 	sub	pc,pc,-4
	// Enable master transfer
	twim->cr = AVR32_TWIM_CR_MEN_MASK;
	// Enable all interrupts
	cpu_irq_enable ();
	// get data
	while (!(transfer_status) && !(twim_status ())) {
800022ea:	6e 08       	ld.w	r8,r7[0x0]
800022ec:	58 08       	cp.w	r8,0
800022ee:	c0 30       	breq	800022f4 <twim_read_packet+0xc4>
800022f0:	c0 58       	rjmp	800022fa <twim_read_packet+0xca>
800022f2:	48 f7       	lddpc	r7,8000232c <twim_read_packet+0xfc>
800022f4:	f0 1f 00 12 	mcall	8000233c <twim_read_packet+0x10c>
800022f8:	cf 70       	breq	800022e6 <twim_read_packet+0xb6>
		cpu_relax();
	}
	// Disable master transfer
	twim->cr = AVR32_TWIM_CR_MDIS_MASK;
800022fa:	30 28       	mov	r8,2
800022fc:	8d 08       	st.w	r6[0x0],r8
	if (transfer_status == TWI_RECEIVE_NACK
			|| transfer_status == TWI_ARBITRATION_LOST) {
800022fe:	48 c8       	lddpc	r8,8000232c <twim_read_packet+0xfc>
80002300:	70 08       	ld.w	r8,r8[0x0]
	while (!(transfer_status) && !(twim_status ())) {
		cpu_relax();
	}
	// Disable master transfer
	twim->cr = AVR32_TWIM_CR_MDIS_MASK;
	if (transfer_status == TWI_RECEIVE_NACK
80002302:	5b c8       	cp.w	r8,-4
80002304:	c0 70       	breq	80002312 <twim_read_packet+0xe2>
			|| transfer_status == TWI_ARBITRATION_LOST) {
80002306:	48 a8       	lddpc	r8,8000232c <twim_read_packet+0xfc>
80002308:	70 08       	ld.w	r8,r8[0x0]
	while (!(transfer_status) && !(twim_status ())) {
		cpu_relax();
	}
	// Disable master transfer
	twim->cr = AVR32_TWIM_CR_MDIS_MASK;
	if (transfer_status == TWI_RECEIVE_NACK
8000230a:	5b e8       	cp.w	r8,-2
8000230c:	c0 30       	breq	80002312 <twim_read_packet+0xe2>
8000230e:	e3 cf 80 c0 	ldm	sp++,r6-r7,pc,r12=0
80002312:	e3 cf c0 c0 	ldm	sp++,r6-r7,pc,r12=-1
80002316:	00 00       	add	r0,r0
80002318:	00 00       	add	r0,r0
8000231a:	05 30       	ld.ub	r0,r2++
8000231c:	80 00       	ld.sh	r0,r0[0x0]
8000231e:	21 54       	sub	r4,21
80002320:	00 00       	add	r0,r0
80002322:	05 34       	ld.ub	r4,r2++
80002324:	00 00       	add	r0,r0
80002326:	05 38       	ld.ub	r8,r2++
80002328:	00 00       	add	r0,r0
8000232a:	05 48       	ld.w	r8,--r2
8000232c:	00 00       	add	r0,r0
8000232e:	05 3c       	ld.ub	r12,r2++
80002330:	00 00       	add	r0,r0
80002332:	05 40       	ld.w	r0,--r2
80002334:	00 00       	add	r0,r0
80002336:	05 50       	ld.sh	r0,--r2
80002338:	00 00       	add	r0,r0
8000233a:	05 44       	ld.w	r4,--r2
8000233c:	80 00       	ld.sh	r0,r0[0x0]
8000233e:	21 44       	sub	r4,20

80002340 <twim_master_init>:
 * \retval ERR_INVALID_ARG  Invalid arg resulting in wrong CWGR Exponential
 * \retval ERR_IO_ERROR     NACK is received or Bus Arbitration lost
 */
status_code_t twim_master_init (volatile avr32_twim_t *twim,
		const twim_options_t *opt)
{
80002340:	eb cd 40 e0 	pushm	r5-r7,lr
80002344:	18 97       	mov	r7,r12
80002346:	16 95       	mov	r5,r11
	bool global_interrupt_enabled = cpu_irq_is_enabled ();
80002348:	e1 b8 00 00 	mfsr	r8,0x0
	// Initialize bus transfer status
	transfer_status = TWI_SUCCESS;
8000234c:	30 0a       	mov	r10,0
8000234e:	4a 69       	lddpc	r9,800023e4 <twim_master_init+0xa4>
80002350:	93 0a       	st.w	r9[0x0],r10
	// Disable TWI interrupts
	if (global_interrupt_enabled) {
80002352:	e6 18 00 01 	andh	r8,0x1,COH
80002356:	c0 b1       	brne	8000236c <twim_master_init+0x2c>
		cpu_irq_disable ();
80002358:	d3 03       	ssrf	0x10
	}
	twim->idr = ~0UL;
8000235a:	3f f8       	mov	r8,-1
8000235c:	99 98       	st.w	r12[0x24],r8
	// Enable master transfer
	twim->cr = AVR32_TWIM_CR_MEN_MASK;
8000235e:	30 18       	mov	r8,1
80002360:	99 08       	st.w	r12[0x0],r8
	// Reset TWI
	twim->cr = AVR32_TWIM_CR_SWRST_MASK;
80002362:	e0 68 00 80 	mov	r8,128
80002366:	99 08       	st.w	r12[0x0],r8
	if (global_interrupt_enabled) {
		cpu_irq_enable ();
80002368:	d5 03       	csrf	0x10
8000236a:	c0 88       	rjmp	8000237a <twim_master_init+0x3a>
	transfer_status = TWI_SUCCESS;
	// Disable TWI interrupts
	if (global_interrupt_enabled) {
		cpu_irq_disable ();
	}
	twim->idr = ~0UL;
8000236c:	3f f8       	mov	r8,-1
8000236e:	99 98       	st.w	r12[0x24],r8
	// Enable master transfer
	twim->cr = AVR32_TWIM_CR_MEN_MASK;
80002370:	30 18       	mov	r8,1
80002372:	99 08       	st.w	r12[0x0],r8
	// Reset TWI
	twim->cr = AVR32_TWIM_CR_SWRST_MASK;
80002374:	e0 68 00 80 	mov	r8,128
80002378:	99 08       	st.w	r12[0x0],r8
	if (global_interrupt_enabled) {
		cpu_irq_enable ();
	}
	// Clear SR
	twim->scr = ~0UL;
8000237a:	3f f8       	mov	r8,-1
8000237c:	8f b8       	st.w	r7[0x2c],r8

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
8000237e:	e1 b6 00 00 	mfsr	r6,0x0
	cpu_irq_disable();
80002382:	d3 03       	ssrf	0x10

	// register Register twim_master_interrupt_handler interrupt on level CONF_TWIM_IRQ_LEVEL
	irqflags_t flags = cpu_irq_save();
	irq_register_handler(twim_master_interrupt_handler,
80002384:	30 1a       	mov	r10,1
80002386:	e0 6b 02 80 	mov	r11,640
8000238a:	49 8c       	lddpc	r12,800023e8 <twim_master_init+0xa8>
8000238c:	f0 1f 00 18 	mcall	800023ec <twim_master_init+0xac>
static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
80002390:	e6 16 00 01 	andh	r6,0x1,COH
80002394:	c0 21       	brne	80002398 <twim_master_init+0x58>
      cpu_irq_enable();
80002396:	d5 03       	csrf	0x10
			CONF_TWIM_IRQ_LINE, CONF_TWIM_IRQ_LEVEL);
	cpu_irq_restore(flags);

	if (opt->smbus) {
80002398:	eb 39 00 0c 	ld.ub	r9,r5[12]
8000239c:	30 08       	mov	r8,0
		// Enable SMBUS Transfer
		twim->cr = AVR32_TWIM_CR_SMEN_MASK;
8000239e:	f0 09 18 00 	cp.b	r9,r8
800023a2:	f9 b8 01 10 	movne	r8,16
800023a6:	ef f8 1a 00 	st.wne	r7[0x0],r8
		twim->smbtr = (uint32_t) -1;
800023aa:	f9 b8 01 ff 	movne	r8,-1
800023ae:	ef f8 1a 02 	st.wne	r7[0x8],r8
	}
	// Select the speed
	if (twim_set_speed (twim, opt->speed, opt->pba_hz) ==
800023b2:	6a 0a       	ld.w	r10,r5[0x0]
800023b4:	6a 1b       	ld.w	r11,r5[0x4]
800023b6:	0e 9c       	mov	r12,r7
800023b8:	f0 1f 00 0e 	mcall	800023f0 <twim_master_init+0xb0>
800023bc:	5b 8c       	cp.w	r12,-8
800023be:	c1 00       	breq	800023de <twim_master_init+0x9e>
			ERR_INVALID_ARG) {
		return ERR_INVALID_ARG;
	}
	// Probe the component
	twim_probe (twim, opt->chip);
800023c0:	6a 2b       	ld.w	r11,r5[0x8]
800023c2:	0e 9c       	mov	r12,r7
800023c4:	f0 1f 00 0c 	mcall	800023f4 <twim_master_init+0xb4>
	//Check for nack and arbitration
	if (transfer_status == TWI_RECEIVE_NACK
			|| transfer_status == TWI_ARBITRATION_LOST) {
800023c8:	48 78       	lddpc	r8,800023e4 <twim_master_init+0xa4>
800023ca:	70 08       	ld.w	r8,r8[0x0]
		return ERR_INVALID_ARG;
	}
	// Probe the component
	twim_probe (twim, opt->chip);
	//Check for nack and arbitration
	if (transfer_status == TWI_RECEIVE_NACK
800023cc:	5b c8       	cp.w	r8,-4
800023ce:	c0 70       	breq	800023dc <twim_master_init+0x9c>
			|| transfer_status == TWI_ARBITRATION_LOST) {
800023d0:	48 58       	lddpc	r8,800023e4 <twim_master_init+0xa4>
800023d2:	70 08       	ld.w	r8,r8[0x0]
		return ERR_INVALID_ARG;
	}
	// Probe the component
	twim_probe (twim, opt->chip);
	//Check for nack and arbitration
	if (transfer_status == TWI_RECEIVE_NACK
800023d4:	5b e8       	cp.w	r8,-2
800023d6:	c0 30       	breq	800023dc <twim_master_init+0x9c>
800023d8:	e3 cf 80 e0 	ldm	sp++,r5-r7,pc,r12=0
800023dc:	3f fc       	mov	r12,-1
			|| transfer_status == TWI_ARBITRATION_LOST) {
		return ERR_IO_ERROR;
	}
	return STATUS_OK;
}
800023de:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc
800023e2:	00 00       	add	r0,r0
800023e4:	00 00       	add	r0,r0
800023e6:	05 3c       	ld.ub	r12,r2++
800023e8:	80 00       	ld.sh	r0,r0[0x0]
800023ea:	20 04       	sub	r4,0
800023ec:	80 00       	ld.sh	r0,r0[0x0]
800023ee:	26 b0       	sub	r0,107
800023f0:	80 00       	ld.sh	r0,r0[0x0]
800023f2:	20 e0       	sub	r0,14
800023f4:	80 00       	ld.sh	r0,r0[0x0]
800023f6:	22 14       	sub	r4,33

800023f8 <eic_init>:
#include "eic.h"



void eic_init(volatile avr32_eic_t *eic, const eic_options_t *opt, uint32_t nb_lines)
{
800023f8:	eb cd 40 e0 	pushm	r5-r7,lr
	int i;
	for (i = 0; i < nb_lines; i++)
800023fc:	58 0a       	cp.w	r10,0
800023fe:	c6 30       	breq	800024c4 <eic_init+0xcc>
80002400:	30 08       	mov	r8,0
80002402:	10 97       	mov	r7,r8
	{
		// Set up mode level
		eic->mode = (opt[i].eic_mode == 1)
80002404:	30 19       	mov	r9,1
80002406:	30 1e       	mov	lr,1
80002408:	f0 08 00 18 	add	r8,r8,r8<<0x1
8000240c:	f6 08 00 18 	add	r8,r11,r8<<0x1
80002410:	11 96       	ld.ub	r6,r8[0x1]
80002412:	f2 06 18 00 	cp.b	r6,r9
80002416:	c0 71       	brne	80002424 <eic_init+0x2c>
			? (eic->mode | (1 << opt[i].eic_line))
80002418:	78 55       	ld.w	r5,r12[0x14]
{
	int i;
	for (i = 0; i < nb_lines; i++)
	{
		// Set up mode level
		eic->mode = (opt[i].eic_mode == 1)
8000241a:	11 86       	ld.ub	r6,r8[0x0]
8000241c:	fc 06 09 46 	lsl	r6,lr,r6
80002420:	0a 46       	or	r6,r5
80002422:	c0 78       	rjmp	80002430 <eic_init+0x38>
			? (eic->mode | (1 << opt[i].eic_line))
			: (eic->mode & ~(1 << opt[i].eic_line));
80002424:	78 55       	ld.w	r5,r12[0x14]
{
	int i;
	for (i = 0; i < nb_lines; i++)
	{
		// Set up mode level
		eic->mode = (opt[i].eic_mode == 1)
80002426:	11 86       	ld.ub	r6,r8[0x0]
80002428:	fc 06 09 46 	lsl	r6,lr,r6
8000242c:	5c d6       	com	r6
8000242e:	0a 66       	and	r6,r5
80002430:	99 56       	st.w	r12[0x14],r6
			? (eic->mode | (1 << opt[i].eic_line))
			: (eic->mode & ~(1 << opt[i].eic_line));
		// Set up edge type
		eic->edge = (opt[i].eic_edge == 1)
80002432:	11 a6       	ld.ub	r6,r8[0x2]
80002434:	f2 06 18 00 	cp.b	r6,r9
80002438:	c0 71       	brne	80002446 <eic_init+0x4e>
			? (eic->edge | (1 << opt[i].eic_line))
8000243a:	78 65       	ld.w	r5,r12[0x18]
		// Set up mode level
		eic->mode = (opt[i].eic_mode == 1)
			? (eic->mode | (1 << opt[i].eic_line))
			: (eic->mode & ~(1 << opt[i].eic_line));
		// Set up edge type
		eic->edge = (opt[i].eic_edge == 1)
8000243c:	11 86       	ld.ub	r6,r8[0x0]
8000243e:	fc 06 09 46 	lsl	r6,lr,r6
80002442:	0a 46       	or	r6,r5
80002444:	c0 78       	rjmp	80002452 <eic_init+0x5a>
			? (eic->edge | (1 << opt[i].eic_line))
			: (eic->edge & ~(1 << opt[i].eic_line));
80002446:	78 65       	ld.w	r5,r12[0x18]
		// Set up mode level
		eic->mode = (opt[i].eic_mode == 1)
			? (eic->mode | (1 << opt[i].eic_line))
			: (eic->mode & ~(1 << opt[i].eic_line));
		// Set up edge type
		eic->edge = (opt[i].eic_edge == 1)
80002448:	11 86       	ld.ub	r6,r8[0x0]
8000244a:	fc 06 09 46 	lsl	r6,lr,r6
8000244e:	5c d6       	com	r6
80002450:	0a 66       	and	r6,r5
80002452:	99 66       	st.w	r12[0x18],r6
			? (eic->edge | (1 << opt[i].eic_line))
			: (eic->edge & ~(1 << opt[i].eic_line));
		// Set up level
		eic->level = (opt[i].eic_level == 1)
80002454:	11 b6       	ld.ub	r6,r8[0x3]
80002456:	f2 06 18 00 	cp.b	r6,r9
8000245a:	c0 71       	brne	80002468 <eic_init+0x70>
			? (eic->level | (1 << opt[i].eic_line))
8000245c:	78 75       	ld.w	r5,r12[0x1c]
		// Set up edge type
		eic->edge = (opt[i].eic_edge == 1)
			? (eic->edge | (1 << opt[i].eic_line))
			: (eic->edge & ~(1 << opt[i].eic_line));
		// Set up level
		eic->level = (opt[i].eic_level == 1)
8000245e:	11 86       	ld.ub	r6,r8[0x0]
80002460:	fc 06 09 46 	lsl	r6,lr,r6
80002464:	0a 46       	or	r6,r5
80002466:	c0 78       	rjmp	80002474 <eic_init+0x7c>
			? (eic->level | (1 << opt[i].eic_line))
			: (eic->level & ~(1 << opt[i].eic_line));
80002468:	78 75       	ld.w	r5,r12[0x1c]
		// Set up edge type
		eic->edge = (opt[i].eic_edge == 1)
			? (eic->edge | (1 << opt[i].eic_line))
			: (eic->edge & ~(1 << opt[i].eic_line));
		// Set up level
		eic->level = (opt[i].eic_level == 1)
8000246a:	11 86       	ld.ub	r6,r8[0x0]
8000246c:	fc 06 09 46 	lsl	r6,lr,r6
80002470:	5c d6       	com	r6
80002472:	0a 66       	and	r6,r5
80002474:	99 76       	st.w	r12[0x1c],r6
			? (eic->level | (1 << opt[i].eic_line))
			: (eic->level & ~(1 << opt[i].eic_line));
		// Set up if filter is used
		eic->filter = (opt[i].eic_filter == 1)
80002476:	11 c6       	ld.ub	r6,r8[0x4]
80002478:	f2 06 18 00 	cp.b	r6,r9
8000247c:	c0 71       	brne	8000248a <eic_init+0x92>
			? (eic->filter | (1 << opt[i].eic_line))
8000247e:	78 85       	ld.w	r5,r12[0x20]
		// Set up level
		eic->level = (opt[i].eic_level == 1)
			? (eic->level | (1 << opt[i].eic_line))
			: (eic->level & ~(1 << opt[i].eic_line));
		// Set up if filter is used
		eic->filter = (opt[i].eic_filter == 1)
80002480:	11 86       	ld.ub	r6,r8[0x0]
80002482:	fc 06 09 46 	lsl	r6,lr,r6
80002486:	0a 46       	or	r6,r5
80002488:	c0 78       	rjmp	80002496 <eic_init+0x9e>
			? (eic->filter | (1 << opt[i].eic_line))
			: (eic->filter & ~(1 << opt[i].eic_line));
8000248a:	78 85       	ld.w	r5,r12[0x20]
		// Set up level
		eic->level = (opt[i].eic_level == 1)
			? (eic->level | (1 << opt[i].eic_line))
			: (eic->level & ~(1 << opt[i].eic_line));
		// Set up if filter is used
		eic->filter = (opt[i].eic_filter == 1)
8000248c:	11 86       	ld.ub	r6,r8[0x0]
8000248e:	fc 06 09 46 	lsl	r6,lr,r6
80002492:	5c d6       	com	r6
80002494:	0a 66       	and	r6,r5
80002496:	99 86       	st.w	r12[0x20],r6
			? (eic->filter | (1 << opt[i].eic_line))
			: (eic->filter & ~(1 << opt[i].eic_line));
		// Set up which mode is used : asynchronous mode/ synchronous mode
		eic->async = (opt[i].eic_async == 1)
80002498:	11 d6       	ld.ub	r6,r8[0x5]
8000249a:	f2 06 18 00 	cp.b	r6,r9
8000249e:	c0 71       	brne	800024ac <eic_init+0xb4>
			? (eic->async | (1 << opt[i].eic_line))
800024a0:	78 a6       	ld.w	r6,r12[0x28]
		// Set up if filter is used
		eic->filter = (opt[i].eic_filter == 1)
			? (eic->filter | (1 << opt[i].eic_line))
			: (eic->filter & ~(1 << opt[i].eic_line));
		// Set up which mode is used : asynchronous mode/ synchronous mode
		eic->async = (opt[i].eic_async == 1)
800024a2:	11 88       	ld.ub	r8,r8[0x0]
800024a4:	fc 08 09 48 	lsl	r8,lr,r8
800024a8:	0c 48       	or	r8,r6
800024aa:	c0 78       	rjmp	800024b8 <eic_init+0xc0>
			? (eic->async | (1 << opt[i].eic_line))
			: (eic->async & ~(1 << opt[i].eic_line));
800024ac:	78 a6       	ld.w	r6,r12[0x28]
		// Set up if filter is used
		eic->filter = (opt[i].eic_filter == 1)
			? (eic->filter | (1 << opt[i].eic_line))
			: (eic->filter & ~(1 << opt[i].eic_line));
		// Set up which mode is used : asynchronous mode/ synchronous mode
		eic->async = (opt[i].eic_async == 1)
800024ae:	11 88       	ld.ub	r8,r8[0x0]
800024b0:	fc 08 09 48 	lsl	r8,lr,r8
800024b4:	5c d8       	com	r8
800024b6:	0c 68       	and	r8,r6
800024b8:	99 a8       	st.w	r12[0x28],r8


void eic_init(volatile avr32_eic_t *eic, const eic_options_t *opt, uint32_t nb_lines)
{
	int i;
	for (i = 0; i < nb_lines; i++)
800024ba:	2f f7       	sub	r7,-1
800024bc:	0e 98       	mov	r8,r7
800024be:	0e 3a       	cp.w	r10,r7
800024c0:	fe 9b ff a4 	brhi	80002408 <eic_init+0x10>
800024c4:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc

800024c8 <eic_enable_line>:
}

void eic_enable_line(volatile avr32_eic_t *eic, uint32_t line_number)
{
	// Enable line line_number
	eic->en = 1 << line_number;
800024c8:	30 18       	mov	r8,1
800024ca:	f0 0b 09 48 	lsl	r8,r8,r11
800024ce:	99 c8       	st.w	r12[0x30],r8
}
800024d0:	5e fc       	retal	r12

800024d2 <eic_enable_interrupt_line>:
}

void eic_enable_interrupt_line(volatile avr32_eic_t *eic, uint32_t line_number)
{
	// Enable line line_number
	eic->ier = 1 << line_number;
800024d2:	30 18       	mov	r8,1
800024d4:	f0 0b 09 48 	lsl	r8,r8,r11
800024d8:	99 08       	st.w	r12[0x0],r8
}
800024da:	5e fc       	retal	r12

800024dc <eic_clear_interrupt_line>:

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
800024dc:	e1 b8 00 00 	mfsr	r8,0x0
	cpu_irq_disable();
800024e0:	d3 03       	ssrf	0x10

void eic_clear_interrupt_line(volatile avr32_eic_t *eic, uint32_t line_number)
{
	irqflags_t flags;
	flags = cpu_irq_save();
	eic->icr = 1 << line_number;
800024e2:	30 19       	mov	r9,1
800024e4:	f2 0b 09 4b 	lsl	r11,r9,r11
800024e8:	99 4b       	st.w	r12[0x10],r11
	eic->isr;
800024ea:	78 39       	ld.w	r9,r12[0xc]
static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
800024ec:	e6 18 00 01 	andh	r8,0x1,COH
800024f0:	c0 21       	brne	800024f4 <eic_clear_interrupt_line+0x18>
      cpu_irq_enable();
800024f2:	d5 03       	csrf	0x10
	cpu_irq_restore(flags);
}
800024f4:	5e fc       	retal	r12
800024f6:	d7 03       	nop

800024f8 <gpio_enable_module_pin>:
 *
 * \return \ref GPIO_SUCCESS or \ref GPIO_INVALID_ARGUMENT.
 */
uint32_t gpio_enable_module_pin(uint32_t pin, uint32_t function)
{
	volatile avr32_gpio_port_t *gpio_port = &AVR32_GPIO.port[pin >> 5];
800024f8:	f8 08 16 05 	lsr	r8,r12,0x5
800024fc:	a9 78       	lsl	r8,0x9
800024fe:	e0 28 d4 00 	sub	r8,54272

	/* Enable the correct function. */
	switch (function) {
80002502:	58 7b       	cp.w	r11,7
80002504:	e0 8b 00 05 	brhi	8000250e <gpio_enable_module_pin+0x16>
80002508:	4a 09       	lddpc	r9,80002588 <gpio_enable_module_pin+0x90>
8000250a:	f2 0b 03 2f 	ld.w	pc,r9[r11<<0x2]
8000250e:	5e ff       	retal	1
	case 0: /* A function. */
		gpio_port->pmr0c = 1 << (pin & 0x1F);
80002510:	30 19       	mov	r9,1
80002512:	f2 0c 09 49 	lsl	r9,r9,r12
80002516:	91 69       	st.w	r8[0x18],r9
		gpio_port->pmr1c = 1 << (pin & 0x1F);
80002518:	91 a9       	st.w	r8[0x28],r9
#if (AVR32_GPIO_H_VERSION >= 210)
		gpio_port->pmr2c = 1 << (pin & 0x1F);
8000251a:	91 e9       	st.w	r8[0x38],r9
#endif
		break;
8000251c:	c3 18       	rjmp	8000257e <gpio_enable_module_pin+0x86>

	case 1: /* B function. */
		gpio_port->pmr0s = 1 << (pin & 0x1F);
8000251e:	30 19       	mov	r9,1
80002520:	f2 0c 09 49 	lsl	r9,r9,r12
80002524:	91 59       	st.w	r8[0x14],r9
		gpio_port->pmr1c = 1 << (pin & 0x1F);
80002526:	91 a9       	st.w	r8[0x28],r9
#if (AVR32_GPIO_H_VERSION >= 210)
		gpio_port->pmr2c = 1 << (pin & 0x1F);
80002528:	91 e9       	st.w	r8[0x38],r9
#endif
		break;
8000252a:	c2 a8       	rjmp	8000257e <gpio_enable_module_pin+0x86>

	case 2: /* C function. */
		gpio_port->pmr0c = 1 << (pin & 0x1F);
8000252c:	30 19       	mov	r9,1
8000252e:	f2 0c 09 49 	lsl	r9,r9,r12
80002532:	91 69       	st.w	r8[0x18],r9
		gpio_port->pmr1s = 1 << (pin & 0x1F);
80002534:	91 99       	st.w	r8[0x24],r9
#if (AVR32_GPIO_H_VERSION >= 210)
		gpio_port->pmr2c = 1 << (pin & 0x1F);
80002536:	91 e9       	st.w	r8[0x38],r9
#endif
		break;
80002538:	c2 38       	rjmp	8000257e <gpio_enable_module_pin+0x86>

	case 3: /* D function. */
		gpio_port->pmr0s = 1 << (pin & 0x1F);
8000253a:	30 19       	mov	r9,1
8000253c:	f2 0c 09 49 	lsl	r9,r9,r12
80002540:	91 59       	st.w	r8[0x14],r9
		gpio_port->pmr1s = 1 << (pin & 0x1F);
80002542:	91 99       	st.w	r8[0x24],r9
#if (AVR32_GPIO_H_VERSION >= 210)
		gpio_port->pmr2c = 1 << (pin & 0x1F);
80002544:	91 e9       	st.w	r8[0x38],r9
#endif
		break;
80002546:	c1 c8       	rjmp	8000257e <gpio_enable_module_pin+0x86>

#if (AVR32_GPIO_H_VERSION >= 210)
	case 4: /* E function. */
		gpio_port->pmr0c = 1 << (pin & 0x1F);
80002548:	30 19       	mov	r9,1
8000254a:	f2 0c 09 49 	lsl	r9,r9,r12
8000254e:	91 69       	st.w	r8[0x18],r9
		gpio_port->pmr1c = 1 << (pin & 0x1F);
80002550:	91 a9       	st.w	r8[0x28],r9
		gpio_port->pmr2s = 1 << (pin & 0x1F);
80002552:	91 d9       	st.w	r8[0x34],r9
		break;
80002554:	c1 58       	rjmp	8000257e <gpio_enable_module_pin+0x86>

	case 5: /* F function. */
		gpio_port->pmr0s = 1 << (pin & 0x1F);
80002556:	30 19       	mov	r9,1
80002558:	f2 0c 09 49 	lsl	r9,r9,r12
8000255c:	91 59       	st.w	r8[0x14],r9
		gpio_port->pmr1c = 1 << (pin & 0x1F);
8000255e:	91 a9       	st.w	r8[0x28],r9
		gpio_port->pmr2s = 1 << (pin & 0x1F);
80002560:	91 d9       	st.w	r8[0x34],r9
		break;
80002562:	c0 e8       	rjmp	8000257e <gpio_enable_module_pin+0x86>

	case 6: /* G function. */
		gpio_port->pmr0c = 1 << (pin & 0x1F);
80002564:	30 19       	mov	r9,1
80002566:	f2 0c 09 49 	lsl	r9,r9,r12
8000256a:	91 69       	st.w	r8[0x18],r9
		gpio_port->pmr1s = 1 << (pin & 0x1F);
8000256c:	91 99       	st.w	r8[0x24],r9
		gpio_port->pmr2s = 1 << (pin & 0x1F);
8000256e:	91 d9       	st.w	r8[0x34],r9
		break;
80002570:	c0 78       	rjmp	8000257e <gpio_enable_module_pin+0x86>

	case 7: /* H function. */
		gpio_port->pmr0s = 1 << (pin & 0x1F);
80002572:	30 19       	mov	r9,1
80002574:	f2 0c 09 49 	lsl	r9,r9,r12
80002578:	91 59       	st.w	r8[0x14],r9
		gpio_port->pmr1s = 1 << (pin & 0x1F);
8000257a:	91 99       	st.w	r8[0x24],r9
		gpio_port->pmr2s = 1 << (pin & 0x1F);
8000257c:	91 d9       	st.w	r8[0x34],r9
	default:
		return GPIO_INVALID_ARGUMENT;
	}

	/* Disable GPIO control. */
	gpio_port->gperc = 1 << (pin & 0x1F);
8000257e:	30 19       	mov	r9,1
80002580:	f2 0c 09 4c 	lsl	r12,r9,r12
80002584:	91 2c       	st.w	r8[0x8],r12
80002586:	5e fd       	retal	0
80002588:	80 00       	ld.sh	r0,r0[0x0]
8000258a:	94 00       	ld.sh	r0,r10[0x0]

8000258c <gpio_enable_module>:
 * \param size The number of pins in \a gpiomap.
 *
 * \return \ref GPIO_SUCCESS or \ref GPIO_INVALID_ARGUMENT.
 */
uint32_t gpio_enable_module(const gpio_map_t gpiomap, uint32_t size)
{
8000258c:	d4 21       	pushm	r4-r7,lr
8000258e:	18 97       	mov	r7,r12
80002590:	16 94       	mov	r4,r11
	uint32_t status = GPIO_SUCCESS;
	uint32_t i;

	for (i = 0; i < size; i++) {
80002592:	58 0b       	cp.w	r11,0
80002594:	c0 31       	brne	8000259a <gpio_enable_module+0xe>
80002596:	30 05       	mov	r5,0
80002598:	c0 d8       	rjmp	800025b2 <gpio_enable_module+0x26>
8000259a:	30 06       	mov	r6,0
8000259c:	0c 95       	mov	r5,r6
		status |= gpio_enable_module_pin(gpiomap->pin, gpiomap->function);
8000259e:	6e 1b       	ld.w	r11,r7[0x4]
800025a0:	6e 0c       	ld.w	r12,r7[0x0]
800025a2:	f0 1f 00 06 	mcall	800025b8 <gpio_enable_module+0x2c>
800025a6:	18 45       	or	r5,r12
		gpiomap++;
800025a8:	2f 87       	sub	r7,-8
uint32_t gpio_enable_module(const gpio_map_t gpiomap, uint32_t size)
{
	uint32_t status = GPIO_SUCCESS;
	uint32_t i;

	for (i = 0; i < size; i++) {
800025aa:	2f f6       	sub	r6,-1
800025ac:	0c 34       	cp.w	r4,r6
800025ae:	fe 9b ff f8 	brhi	8000259e <gpio_enable_module+0x12>
		status |= gpio_enable_module_pin(gpiomap->pin, gpiomap->function);
		gpiomap++;
	}

	return status;
}
800025b2:	0a 9c       	mov	r12,r5
800025b4:	d8 22       	popm	r4-r7,pc
800025b6:	00 00       	add	r0,r0
800025b8:	80 00       	ld.sh	r0,r0[0x0]
800025ba:	24 f8       	sub	r8,79

800025bc <gpio_configure_pin>:
 * \param pin The pin number.
 * \param flags The configuration.
 */
void gpio_configure_pin(uint32_t pin, uint32_t flags)
{
	volatile avr32_gpio_port_t *gpio_port = &AVR32_GPIO.port[pin >> 5];
800025bc:	f8 08 16 05 	lsr	r8,r12,0x5
800025c0:	a9 78       	lsl	r8,0x9
800025c2:	e0 28 d4 00 	sub	r8,54272
	} else {
		gpio_port->pderc = 1 << (pin & 0x1F);
	}

#endif
	if (flags & GPIO_PULL_UP) {
800025c6:	16 99       	mov	r9,r11
800025c8:	e2 19 00 04 	andl	r9,0x4,COH
800025cc:	c0 70       	breq	800025da <gpio_configure_pin+0x1e>
		gpio_port->puers = 1 << (pin & 0x1F);
800025ce:	30 19       	mov	r9,1
800025d0:	f2 0c 09 49 	lsl	r9,r9,r12
800025d4:	f1 49 00 74 	st.w	r8[116],r9
800025d8:	c0 68       	rjmp	800025e4 <gpio_configure_pin+0x28>
	} else {
		gpio_port->puerc = 1 << (pin & 0x1F);
800025da:	30 19       	mov	r9,1
800025dc:	f2 0c 09 49 	lsl	r9,r9,r12
800025e0:	f1 49 00 78 	st.w	r8[120],r9
	}

#endif

	/* Select interrupt level for group */
	if (flags & GPIO_INTERRUPT) {
800025e4:	16 99       	mov	r9,r11
800025e6:	e2 19 00 80 	andl	r9,0x80,COH
800025ea:	c2 40       	breq	80002632 <gpio_configure_pin+0x76>
		if (flags & GPIO_BOTHEDGES) {
800025ec:	16 99       	mov	r9,r11
800025ee:	e2 19 01 80 	andl	r9,0x180,COH
800025f2:	c0 90       	breq	80002604 <gpio_configure_pin+0x48>
			gpio_port->imr0c = 1 << (pin & 0x1F);
800025f4:	30 19       	mov	r9,1
800025f6:	f2 0c 09 49 	lsl	r9,r9,r12
800025fa:	f1 49 00 a8 	st.w	r8[168],r9
			gpio_port->imr1c = 1 << (pin & 0x1F);
800025fe:	f1 49 00 b8 	st.w	r8[184],r9
80002602:	c1 88       	rjmp	80002632 <gpio_configure_pin+0x76>
		} else if (flags & GPIO_RISING) {
80002604:	16 99       	mov	r9,r11
80002606:	e2 19 02 80 	andl	r9,0x280,COH
8000260a:	c0 90       	breq	8000261c <gpio_configure_pin+0x60>
			gpio_port->imr0s = 1 << (pin & 0x1F);
8000260c:	30 19       	mov	r9,1
8000260e:	f2 0c 09 49 	lsl	r9,r9,r12
80002612:	f1 49 00 a4 	st.w	r8[164],r9
			gpio_port->imr1c = 1 << (pin & 0x1F);
80002616:	f1 49 00 b8 	st.w	r8[184],r9
8000261a:	c0 c8       	rjmp	80002632 <gpio_configure_pin+0x76>
		} else if (flags & GPIO_FALLING) {
8000261c:	16 99       	mov	r9,r11
8000261e:	e2 19 03 80 	andl	r9,0x380,COH
80002622:	c0 80       	breq	80002632 <gpio_configure_pin+0x76>
			gpio_port->imr0c = 1 << (pin & 0x1F);
80002624:	30 19       	mov	r9,1
80002626:	f2 0c 09 49 	lsl	r9,r9,r12
8000262a:	f1 49 00 a8 	st.w	r8[168],r9
			gpio_port->imr1s = 1 << (pin & 0x1F);
8000262e:	f1 49 00 b4 	st.w	r8[180],r9
		}
	}

	/* Select direction and initial pin state */
	if (flags & GPIO_DIR_OUTPUT) {
80002632:	f3 db c0 01 	bfextu	r9,r11,0x0,0x1
80002636:	c1 50       	breq	80002660 <gpio_configure_pin+0xa4>
		if (flags & GPIO_INIT_HIGH) {
80002638:	e2 1b 00 02 	andl	r11,0x2,COH
8000263c:	c0 70       	breq	8000264a <gpio_configure_pin+0x8e>
			gpio_port->ovrs = 1 << (pin & 0x1F);
8000263e:	30 19       	mov	r9,1
80002640:	f2 0c 09 49 	lsl	r9,r9,r12
80002644:	f1 49 00 54 	st.w	r8[84],r9
80002648:	c0 68       	rjmp	80002654 <gpio_configure_pin+0x98>
		} else {
			gpio_port->ovrc = 1 << (pin & 0x1F);
8000264a:	30 19       	mov	r9,1
8000264c:	f2 0c 09 49 	lsl	r9,r9,r12
80002650:	f1 49 00 58 	st.w	r8[88],r9
		}

		gpio_port->oders = 1 << (pin & 0x1F);
80002654:	30 19       	mov	r9,1
80002656:	f2 0c 09 49 	lsl	r9,r9,r12
8000265a:	f1 49 00 44 	st.w	r8[68],r9
8000265e:	c0 68       	rjmp	8000266a <gpio_configure_pin+0xae>
	} else {
		gpio_port->oderc = 1 << (pin & 0x1F);
80002660:	30 19       	mov	r9,1
80002662:	f2 0c 09 49 	lsl	r9,r9,r12
80002666:	f1 49 00 48 	st.w	r8[72],r9
	}

	/* Enable GPIO */
	gpio_port->gpers = 1 << (pin & 0x1F);
8000266a:	30 19       	mov	r9,1
8000266c:	f2 0c 09 4c 	lsl	r12,r9,r12
80002670:	91 1c       	st.w	r8[0x4],r12
}
80002672:	5e fc       	retal	r12

80002674 <gpio_toggle_pin>:
 *
 * \note The function \ref gpio_configure_pin must be called before.
 */
void gpio_toggle_pin(uint32_t pin)
{
	volatile avr32_gpio_port_t *gpio_port = &AVR32_GPIO.port[pin >> 5];
80002674:	f8 08 16 05 	lsr	r8,r12,0x5
80002678:	a9 78       	lsl	r8,0x9
8000267a:	e0 28 d4 00 	sub	r8,54272
	
	/* Toggle the I/O line. */
	gpio_port->ovrt  = 1 << (pin & 0x1F);
8000267e:	30 19       	mov	r9,1
80002680:	f2 0c 09 4c 	lsl	r12,r9,r12
80002684:	f1 4c 00 5c 	st.w	r8[92],r12
}
80002688:	5e fc       	retal	r12

8000268a <gpio_clear_pin_interrupt_flag>:
 *
 * \param pin The pin number.
 */
void gpio_clear_pin_interrupt_flag(uint32_t pin)
{
	volatile avr32_gpio_port_t *gpio_port = &AVR32_GPIO.port[pin >> 5];
8000268a:	f8 08 16 05 	lsr	r8,r12,0x5
8000268e:	a9 78       	lsl	r8,0x9
80002690:	e0 28 d4 00 	sub	r8,54272
	/* Work around for the erratum - Disable the interrupt, clear it by
	 * writing */
	/* a one to GPIO.IFRC, then enable the interrupt. */

	/* Save interrupt enable register. */
	uint32_t const gpio_ier = gpio_port->ier;
80002694:	f0 f9 00 90 	ld.w	r9,r8[144]

	/* Disable interrupt. */
	gpio_port->ierc = gpio_ier;
80002698:	f1 49 00 98 	st.w	r8[152],r9

	/* Clear pin interrupt. */
	gpio_port->ifrc = 1 << (pin & 0x1F);
8000269c:	30 1a       	mov	r10,1
8000269e:	f4 0c 09 4c 	lsl	r12,r10,r12
800026a2:	f1 4c 00 d8 	st.w	r8[216],r12

	/* Restore interrupt enable register. */
	gpio_port->ier = gpio_ier;
800026a6:	f1 49 00 90 	st.w	r8[144],r9
#else
	gpio_port->ifrc = 1 << (pin & 0x1F);
#endif
}
800026aa:	5e fc       	retal	r12

800026ac <_unhandled_interrupt>:
__attribute__((__interrupt__))
#elif (defined __ICCAVR32__)
__interrupt
#endif
static void _unhandled_interrupt(void)
{
800026ac:	c0 08       	rjmp	800026ac <_unhandled_interrupt>
800026ae:	d7 03       	nop

800026b0 <INTC_register_interrupt>:
 */
void INTC_register_interrupt(__int_handler handler, uint32_t irq,
	uint32_t int_level)
{
	// Determine the group of the IRQ.
	uint32_t int_grp = irq / AVR32_INTC_MAX_NUM_IRQS_PER_GRP;
800026b0:	f6 08 16 05 	lsr	r8,r11,0x5

	/* Store in _int_line_handler_table_x the pointer to the interrupt
	handler, so that _get_interrupt_handler can retrieve it when the
	interrupt is vectored. */
	_int_handler_table[int_grp]
		._int_line_handler_table[irq % AVR32_INTC_MAX_NUM_IRQS_PER_GRP]
800026b4:	49 99       	lddpc	r9,80002718 <INTC_register_interrupt+0x68>
800026b6:	f2 08 00 39 	add	r9,r9,r8<<0x3
800026ba:	f7 db c0 05 	bfextu	r11,r11,0x0,0x5
800026be:	72 19       	ld.w	r9,r9[0x4]
	uint32_t int_grp = irq / AVR32_INTC_MAX_NUM_IRQS_PER_GRP;

	/* Store in _int_line_handler_table_x the pointer to the interrupt
	handler, so that _get_interrupt_handler can retrieve it when the
	interrupt is vectored. */
	_int_handler_table[int_grp]
800026c0:	f2 0b 09 2c 	st.w	r9[r11<<0x2],r12
	/* Program the corresponding IPRX register to set the interrupt priority
	level and the interrupt vector offset that will be fetched by the core
	interrupt system.
	NOTE: The _intx functions are intermediate assembly functions between
	the core interrupt system and the user interrupt handler. */
	if (int_level == AVR32_INTC_INT0) {
800026c4:	58 0a       	cp.w	r10,0
800026c6:	c0 91       	brne	800026d8 <INTC_register_interrupt+0x28>
		AVR32_INTC.ipr[int_grp] = IPR_INT0;
800026c8:	49 59       	lddpc	r9,8000271c <INTC_register_interrupt+0x6c>
800026ca:	49 6a       	lddpc	r10,80002720 <INTC_register_interrupt+0x70>
800026cc:	12 1a       	sub	r10,r9
800026ce:	fe 79 10 00 	mov	r9,-61440
800026d2:	f2 08 09 2a 	st.w	r9[r8<<0x2],r10
800026d6:	5e fc       	retal	r12
	} else if (int_level == AVR32_INTC_INT1) {
800026d8:	58 1a       	cp.w	r10,1
800026da:	c0 a1       	brne	800026ee <INTC_register_interrupt+0x3e>
		AVR32_INTC.ipr[int_grp] = IPR_INT1;
800026dc:	49 09       	lddpc	r9,8000271c <INTC_register_interrupt+0x6c>
800026de:	49 2a       	lddpc	r10,80002724 <INTC_register_interrupt+0x74>
800026e0:	12 1a       	sub	r10,r9
800026e2:	bf aa       	sbr	r10,0x1e
800026e4:	fe 79 10 00 	mov	r9,-61440
800026e8:	f2 08 09 2a 	st.w	r9[r8<<0x2],r10
800026ec:	5e fc       	retal	r12
	} else if (int_level == AVR32_INTC_INT2) {
800026ee:	58 2a       	cp.w	r10,2
800026f0:	c0 a1       	brne	80002704 <INTC_register_interrupt+0x54>
		AVR32_INTC.ipr[int_grp] = IPR_INT2;
800026f2:	48 b9       	lddpc	r9,8000271c <INTC_register_interrupt+0x6c>
800026f4:	48 da       	lddpc	r10,80002728 <INTC_register_interrupt+0x78>
800026f6:	12 1a       	sub	r10,r9
800026f8:	bf ba       	sbr	r10,0x1f
800026fa:	fe 79 10 00 	mov	r9,-61440
800026fe:	f2 08 09 2a 	st.w	r9[r8<<0x2],r10
80002702:	5e fc       	retal	r12
	} else {
		AVR32_INTC.ipr[int_grp] = IPR_INT3;
80002704:	48 69       	lddpc	r9,8000271c <INTC_register_interrupt+0x6c>
80002706:	48 aa       	lddpc	r10,8000272c <INTC_register_interrupt+0x7c>
80002708:	12 1a       	sub	r10,r9
8000270a:	ea 1a c0 00 	orh	r10,0xc000
8000270e:	fe 79 10 00 	mov	r9,-61440
80002712:	f2 08 09 2a 	st.w	r9[r8<<0x2],r10
80002716:	5e fc       	retal	r12
80002718:	80 00       	ld.sh	r0,r0[0x0]
8000271a:	94 20       	ld.sh	r0,r10[0x4]
8000271c:	80 00       	ld.sh	r0,r0[0x0]
8000271e:	92 00       	ld.sh	r0,r9[0x0]
80002720:	80 00       	ld.sh	r0,r0[0x0]
80002722:	93 04       	st.w	r9[0x0],r4
80002724:	80 00       	ld.sh	r0,r0[0x0]
80002726:	93 12       	st.w	r9[0x4],r2
80002728:	80 00       	ld.sh	r0,r0[0x0]
8000272a:	93 20       	st.w	r9[0x8],r0
8000272c:	80 00       	ld.sh	r0,r0[0x0]
8000272e:	93 2e       	st.w	r9[0x8],lr

80002730 <INTC_init_interrupts>:
/**
 * \brief Initializes the hardware interrupt controller driver.
 *
 */
void INTC_init_interrupts(void)
{
80002730:	d4 21       	pushm	r4-r7,lr
 * \brief Init EVBA address. This operation may or may not have been done by the
 * C startup process.
 */
static __inline__ void INTC_init_evba(void)
{
  Set_system_register(AVR32_EVBA, (int32_t)&_evba );
80002732:	49 18       	lddpc	r8,80002774 <INTC_init_interrupts+0x44>
80002734:	e3 b8 00 01 	mtsr	0x4,r8
80002738:	49 0e       	lddpc	lr,80002778 <INTC_init_interrupts+0x48>
8000273a:	30 07       	mov	r7,0
8000273c:	0e 94       	mov	r4,r7
			int_req < _int_handler_table[int_grp].num_irqs;
			int_req++)
		{
			/* Assign _unhandled_interrupt as the default interrupt
			handler. */
			_int_handler_table[int_grp]
8000273e:	49 0c       	lddpc	r12,8000277c <INTC_init_interrupts+0x4c>

		/* Set the interrupt group priority register to its default
		value.
		By default, all interrupt groups are linked to the interrupt
		priority level 0 and to the interrupt vector _int0. */
		AVR32_INTC.ipr[int_grp] = IPR_INT0;
80002740:	49 05       	lddpc	r5,80002780 <INTC_init_interrupts+0x50>
80002742:	10 15       	sub	r5,r8
80002744:	fe 76 10 00 	mov	r6,-61440
80002748:	c1 08       	rjmp	80002768 <INTC_init_interrupts+0x38>
 * \brief Init EVBA address. This operation may or may not have been done by the
 * C startup process.
 */
static __inline__ void INTC_init_evba(void)
{
  Set_system_register(AVR32_EVBA, (int32_t)&_evba );
8000274a:	08 98       	mov	r8,r4
			int_req++)
		{
			/* Assign _unhandled_interrupt as the default interrupt
			handler. */
			_int_handler_table[int_grp]
				._int_line_handler_table[int_req]
8000274c:	7c 1b       	ld.w	r11,lr[0x4]

	// For all interrupt groups,
	for (int_grp = 0; int_grp < AVR32_INTC_NUM_INT_GRPS; int_grp++)
	{
		// For all interrupt request lines of each group,
		for (int_req = 0;
8000274e:	7c 0a       	ld.w	r10,lr[0x0]
			int_req < _int_handler_table[int_grp].num_irqs;
			int_req++)
		{
			/* Assign _unhandled_interrupt as the default interrupt
			handler. */
			_int_handler_table[int_grp]
80002750:	f6 08 09 2c 	st.w	r11[r8<<0x2],r12
	for (int_grp = 0; int_grp < AVR32_INTC_NUM_INT_GRPS; int_grp++)
	{
		// For all interrupt request lines of each group,
		for (int_req = 0;
			int_req < _int_handler_table[int_grp].num_irqs;
			int_req++)
80002754:	2f f8       	sub	r8,-1

	// For all interrupt groups,
	for (int_grp = 0; int_grp < AVR32_INTC_NUM_INT_GRPS; int_grp++)
	{
		// For all interrupt request lines of each group,
		for (int_req = 0;
80002756:	10 3a       	cp.w	r10,r8
80002758:	fe 9b ff fc 	brhi	80002750 <INTC_init_interrupts+0x20>

		/* Set the interrupt group priority register to its default
		value.
		By default, all interrupt groups are linked to the interrupt
		priority level 0 and to the interrupt vector _int0. */
		AVR32_INTC.ipr[int_grp] = IPR_INT0;
8000275c:	ec 07 09 25 	st.w	r6[r7<<0x2],r5
	uint32_t int_grp, int_req;

	INTC_init_evba();

	// For all interrupt groups,
	for (int_grp = 0; int_grp < AVR32_INTC_NUM_INT_GRPS; int_grp++)
80002760:	2f f7       	sub	r7,-1
80002762:	2f 8e       	sub	lr,-8
80002764:	59 f7       	cp.w	r7,31
80002766:	c0 50       	breq	80002770 <INTC_init_interrupts+0x40>
	{
		// For all interrupt request lines of each group,
		for (int_req = 0;
80002768:	7c 08       	ld.w	r8,lr[0x0]
8000276a:	58 08       	cp.w	r8,0
8000276c:	ce f1       	brne	8000274a <INTC_init_interrupts+0x1a>
8000276e:	cf 7b       	rjmp	8000275c <INTC_init_interrupts+0x2c>
80002770:	d8 22       	popm	r4-r7,pc
80002772:	00 00       	add	r0,r0
80002774:	80 00       	ld.sh	r0,r0[0x0]
80002776:	92 00       	ld.sh	r0,r9[0x0]
80002778:	80 00       	ld.sh	r0,r0[0x0]
8000277a:	94 20       	ld.sh	r0,r10[0x4]
8000277c:	80 00       	ld.sh	r0,r0[0x0]
8000277e:	26 ac       	sub	r12,106
80002780:	80 00       	ld.sh	r0,r0[0x0]
80002782:	93 04       	st.w	r9[0x0],r4

80002784 <_get_interrupt_handler>:
__int_handler _get_interrupt_handler(uint32_t int_level)
{
	/* ICR3 is mapped first, ICR0 last.
	Code in exception.S puts int_level in R12 which is used by the compiler
	to pass a single argument to a function. */
	uint32_t int_grp = AVR32_INTC.icr[AVR32_INTC_INT3 - int_level];
80002784:	fe 78 10 00 	mov	r8,-61440
80002788:	e0 69 00 83 	mov	r9,131
8000278c:	f2 0c 01 0c 	sub	r12,r9,r12
80002790:	f0 0c 03 29 	ld.w	r9,r8[r12<<0x2]
	uint32_t int_req = AVR32_INTC.irr[int_grp];
80002794:	f2 ca ff c0 	sub	r10,r9,-64
80002798:	f0 0a 03 28 	ld.w	r8,r8[r10<<0x2]
	exception.S will provide the interrupt handler with a clean interrupt
	stack frame, with nothing more pushed onto the stack. The interrupt
	handler must manage the `rete' instruction, which can be done using
	pure assembly, inline assembly or the `__attribute__((__interrupt__))'
	C function attribute.*/
	return (int_req)
8000279c:	58 08       	cp.w	r8,0
8000279e:	c0 21       	brne	800027a2 <_get_interrupt_handler+0x1e>
800027a0:	5e fd       	retal	0
		? _int_handler_table[int_grp]._int_line_handler_table[32
800027a2:	f0 08 12 00 	clz	r8,r8
800027a6:	48 5a       	lddpc	r10,800027b8 <_get_interrupt_handler+0x34>
800027a8:	f4 09 00 39 	add	r9,r10,r9<<0x3
800027ac:	f0 08 11 1f 	rsub	r8,r8,31
800027b0:	72 19       	ld.w	r9,r9[0x4]
	exception.S will provide the interrupt handler with a clean interrupt
	stack frame, with nothing more pushed onto the stack. The interrupt
	handler must manage the `rete' instruction, which can be done using
	pure assembly, inline assembly or the `__attribute__((__interrupt__))'
	C function attribute.*/
	return (int_req)
800027b2:	f2 08 03 2c 	ld.w	r12,r9[r8<<0x2]
		? _int_handler_table[int_grp]._int_line_handler_table[32
			- clz(int_req) - 1]
		: NULL;
}
800027b6:	5e fc       	retal	r12
800027b8:	80 00       	ld.sh	r0,r0[0x0]
800027ba:	94 20       	ld.sh	r0,r10[0x4]

800027bc <getBaudDiv>:
xSemaphoreHandle xSPIMutex;
#endif

int16_t getBaudDiv(const uint32_t baudrate, uint32_t pb_hz)
{
	uint32_t baudDiv = div_ceil(pb_hz, baudrate);
800027bc:	f8 c8 00 01 	sub	r8,r12,1
800027c0:	f0 0b 00 0b 	add	r11,r8,r11
800027c4:	f6 0c 0d 0a 	divu	r10,r11,r12
800027c8:	14 9c       	mov	r12,r10

	if (baudDiv <= 0 || baudDiv > 255) {
800027ca:	f4 c8 00 01 	sub	r8,r10,1
800027ce:	e0 48 00 fe 	cp.w	r8,254
800027d2:	e0 88 00 03 	brls	800027d8 <getBaudDiv+0x1c>
800027d6:	5e fe       	retal	-1
		return -1;
	}

	return baudDiv;
800027d8:	5c 8c       	casts.h	r12
}
800027da:	5e fc       	retal	r12

800027dc <spi_selectionMode>:

spi_status_t spi_selectionMode(volatile avr32_spi_t *spi,
		uint8_t variable_ps,
		uint8_t pcs_decode,
		uint8_t delay)
{
800027dc:	d4 01       	pushm	lr
	u_avr32_spi_mr_t u_avr32_spi_mr;

	if (variable_ps > 1 ||
800027de:	30 18       	mov	r8,1
800027e0:	f0 0b 18 00 	cp.b	r11,r8
800027e4:	5f be       	srhi	lr
800027e6:	f0 0a 18 00 	cp.b	r10,r8
800027ea:	5f b8       	srhi	r8
800027ec:	fd e8 10 08 	or	r8,lr,r8
800027f0:	c0 30       	breq	800027f6 <spi_selectionMode+0x1a>
800027f2:	30 2c       	mov	r12,2
800027f4:	d8 02       	popm	pc
			pcs_decode > 1) {
		return SPI_ERROR_ARGUMENT;
	}

	u_avr32_spi_mr.mr = spi->mr;
800027f6:	78 18       	ld.w	r8,r12[0x4]
	u_avr32_spi_mr.MR.ps = variable_ps;
800027f8:	f1 db d0 21 	bfins	r8,r11,0x1,0x1
	u_avr32_spi_mr.MR.pcsdec = pcs_decode;
800027fc:	f1 da d0 41 	bfins	r8,r10,0x2,0x1
	u_avr32_spi_mr.MR.dlybcs = delay;
80002800:	f1 d9 d3 08 	bfins	r8,r9,0x18,0x8
	spi->mr = u_avr32_spi_mr.mr;
80002804:	99 18       	st.w	r12[0x4],r8
80002806:	d8 0a       	popm	pc,r12=0

80002808 <spi_selectChip>:
	while (pdFALSE == xSemaphoreTake(xSPIMutex, 20)) {
	}
#endif

	/* Assert all lines; no peripheral is selected. */
	spi->mr |= AVR32_SPI_MR_PCS_MASK;
80002808:	78 18       	ld.w	r8,r12[0x4]
8000280a:	ea 18 00 0f 	orh	r8,0xf
8000280e:	99 18       	st.w	r12[0x4],r8

	if (spi->mr & AVR32_SPI_MR_PCSDEC_MASK) {
80002810:	78 18       	ld.w	r8,r12[0x4]
80002812:	e2 18 00 04 	andl	r8,0x4,COH
80002816:	c0 f0       	breq	80002834 <spi_selectChip+0x2c>
		/* The signal is decoded; allow up to 15 chips. */
		if (chip > 14) {
80002818:	30 e8       	mov	r8,14
8000281a:	f0 0b 18 00 	cp.b	r11,r8
8000281e:	e0 8b 00 19 	brhi	80002850 <spi_selectChip+0x48>
			return SPI_ERROR_ARGUMENT;
		}

		spi->mr &= ~AVR32_SPI_MR_PCS_MASK |
80002822:	78 18       	ld.w	r8,r12[0x4]
80002824:	b1 6b       	lsl	r11,0x10
80002826:	ea 1b ff f0 	orh	r11,0xfff0
8000282a:	e8 1b ff ff 	orl	r11,0xffff
8000282e:	10 6b       	and	r11,r8
80002830:	99 1b       	st.w	r12[0x4],r11
80002832:	5e fd       	retal	0
				(chip << AVR32_SPI_MR_PCS_OFFSET);
	} else {
		if (chip > 3) {
80002834:	30 38       	mov	r8,3
80002836:	f0 0b 18 00 	cp.b	r11,r8
8000283a:	e0 8b 00 0b 	brhi	80002850 <spi_selectChip+0x48>
			return SPI_ERROR_ARGUMENT;
		}

		spi->mr &= ~(1 << (AVR32_SPI_MR_PCS_OFFSET + chip));
8000283e:	78 18       	ld.w	r8,r12[0x4]
80002840:	2f 0b       	sub	r11,-16
80002842:	30 19       	mov	r9,1
80002844:	f2 0b 09 4b 	lsl	r11,r9,r11
80002848:	5c db       	com	r11
8000284a:	10 6b       	and	r11,r8
8000284c:	99 1b       	st.w	r12[0x4],r11
8000284e:	5e fd       	retal	0
80002850:	30 2c       	mov	r12,2
	}

	return SPI_OK;
}
80002852:	5e fc       	retal	r12

80002854 <spi_unselectChip>:

spi_status_t spi_unselectChip(volatile avr32_spi_t *spi, uint8_t chip)
{
80002854:	e0 68 3a 98 	mov	r8,15000
	uint32_t timeout = SPI_TIMEOUT;

	while (!(spi->sr & AVR32_SPI_SR_TXEMPTY_MASK)) {
80002858:	c0 58       	rjmp	80002862 <spi_unselectChip+0xe>
		if (!timeout--) {
8000285a:	58 08       	cp.w	r8,0
8000285c:	c0 21       	brne	80002860 <spi_unselectChip+0xc>
8000285e:	5e ff       	retal	1
80002860:	20 18       	sub	r8,1

spi_status_t spi_unselectChip(volatile avr32_spi_t *spi, uint8_t chip)
{
	uint32_t timeout = SPI_TIMEOUT;

	while (!(spi->sr & AVR32_SPI_SR_TXEMPTY_MASK)) {
80002862:	78 49       	ld.w	r9,r12[0x10]
80002864:	e2 19 02 00 	andl	r9,0x200,COH
80002868:	cf 90       	breq	8000285a <spi_unselectChip+0x6>
			return SPI_ERROR_TIMEOUT;
		}
	}

	/* Assert all lines; no peripheral is selected. */
	spi->mr |= AVR32_SPI_MR_PCS_MASK;
8000286a:	78 18       	ld.w	r8,r12[0x4]
8000286c:	ea 18 00 0f 	orh	r8,0xf
80002870:	99 18       	st.w	r12[0x4],r8

	/* Last transfer, so de-assert the current NPCS if CSAAT is set. */
	spi->cr = AVR32_SPI_CR_LASTXFER_MASK;
80002872:	fc 18 01 00 	movh	r8,0x100
80002876:	99 08       	st.w	r12[0x0],r8
80002878:	5e fd       	retal	0
8000287a:	d7 03       	nop

8000287c <spi_setupChipReg>:
}

spi_status_t spi_setupChipReg(volatile avr32_spi_t *spi,
		const spi_options_t *options,
		uint32_t pb_hz)
{
8000287c:	eb cd 40 f8 	pushm	r3-r7,lr
80002880:	18 95       	mov	r5,r12
80002882:	16 97       	mov	r7,r11
	u_avr32_spi_csr_t u_avr32_spi_csr;

	if (options->spi_mode > 3 ||
80002884:	f7 36 00 0c 	ld.ub	r6,r11[12]
80002888:	30 38       	mov	r8,3
8000288a:	f0 06 18 00 	cp.b	r6,r8
8000288e:	e0 8b 00 4d 	brhi	80002928 <spi_setupChipReg+0xac>
			options->stay_act > 1 ||
80002892:	f7 34 00 0b 	ld.ub	r4,r11[11]
		const spi_options_t *options,
		uint32_t pb_hz)
{
	u_avr32_spi_csr_t u_avr32_spi_csr;

	if (options->spi_mode > 3 ||
80002896:	30 18       	mov	r8,1
80002898:	f0 04 18 00 	cp.b	r4,r8
8000289c:	e0 8b 00 46 	brhi	80002928 <spi_setupChipReg+0xac>
			options->stay_act > 1 ||
			options->bits < 8 || options->bits > 16) {
800028a0:	f7 33 00 08 	ld.ub	r3,r11[8]
		const spi_options_t *options,
		uint32_t pb_hz)
{
	u_avr32_spi_csr_t u_avr32_spi_csr;

	if (options->spi_mode > 3 ||
800028a4:	30 78       	mov	r8,7
800028a6:	f0 03 18 00 	cp.b	r3,r8
800028aa:	e0 88 00 3f 	brls	80002928 <spi_setupChipReg+0xac>
800028ae:	31 08       	mov	r8,16
800028b0:	f0 03 18 00 	cp.b	r3,r8
800028b4:	e0 8b 00 3a 	brhi	80002928 <spi_setupChipReg+0xac>
			options->stay_act > 1 ||
			options->bits < 8 || options->bits > 16) {
		return SPI_ERROR_ARGUMENT;
	}

	int baudDiv = getBaudDiv(options->baudrate, pb_hz);
800028b8:	14 9b       	mov	r11,r10
800028ba:	6e 1c       	ld.w	r12,r7[0x4]
800028bc:	f0 1f 00 1d 	mcall	80002930 <spi_setupChipReg+0xb4>

	if (baudDiv < 0) {
800028c0:	c3 45       	brlt	80002928 <spi_setupChipReg+0xac>
		return SPI_ERROR_ARGUMENT;
	}

	/* Will use CSR0 offsets; these are the same for CSR0 to CSR3. */
	u_avr32_spi_csr.csr = 0;
800028c2:	30 08       	mov	r8,0
	u_avr32_spi_csr.CSR.cpol   = options->spi_mode >> 1;
800028c4:	ec 09 16 01 	lsr	r9,r6,0x1
800028c8:	f1 d9 d0 01 	bfins	r8,r9,0x0,0x1
	u_avr32_spi_csr.CSR.ncpha  = (options->spi_mode & 0x1) ^ 0x1;
800028cc:	ec 16 00 01 	eorl	r6,0x1
800028d0:	f1 d6 d0 21 	bfins	r8,r6,0x1,0x1
	u_avr32_spi_csr.CSR.csaat  = options->stay_act;
800028d4:	f1 d4 d0 61 	bfins	r8,r4,0x3,0x1
	u_avr32_spi_csr.CSR.bits   = options->bits - 8;
800028d8:	20 83       	sub	r3,8
800028da:	f1 d3 d0 84 	bfins	r8,r3,0x4,0x4
	u_avr32_spi_csr.CSR.scbr   = baudDiv;
800028de:	f1 dc d1 08 	bfins	r8,r12,0x8,0x8
	u_avr32_spi_csr.CSR.dlybs  = options->spck_delay;
800028e2:	ef 39 00 09 	ld.ub	r9,r7[9]
800028e6:	f1 d9 d2 08 	bfins	r8,r9,0x10,0x8
	u_avr32_spi_csr.CSR.dlybct = options->trans_delay;
800028ea:	ef 39 00 0a 	ld.ub	r9,r7[10]
800028ee:	f1 d9 d3 08 	bfins	r8,r9,0x18,0x8

	switch (options->reg) {
800028f2:	0f 89       	ld.ub	r9,r7[0x0]
800028f4:	30 1a       	mov	r10,1
800028f6:	f4 09 18 00 	cp.b	r9,r10
800028fa:	c0 e0       	breq	80002916 <spi_setupChipReg+0x9a>
800028fc:	c0 a3       	brcs	80002910 <spi_setupChipReg+0x94>
800028fe:	30 2a       	mov	r10,2
80002900:	f4 09 18 00 	cp.b	r9,r10
80002904:	c0 c0       	breq	8000291c <spi_setupChipReg+0xa0>
80002906:	30 3a       	mov	r10,3
80002908:	f4 09 18 00 	cp.b	r9,r10
8000290c:	c0 e1       	brne	80002928 <spi_setupChipReg+0xac>
8000290e:	c0 a8       	rjmp	80002922 <spi_setupChipReg+0xa6>
	case 0:
		spi->csr0 = u_avr32_spi_csr.csr;
80002910:	8b c8       	st.w	r5[0x30],r8
80002912:	e3 cf 80 f8 	ldm	sp++,r3-r7,pc,r12=0
		break;

	case 1:
		spi->csr1 = u_avr32_spi_csr.csr;
80002916:	8b d8       	st.w	r5[0x34],r8
80002918:	e3 cf 80 f8 	ldm	sp++,r3-r7,pc,r12=0
		break;

	case 2:
		spi->csr2 = u_avr32_spi_csr.csr;
8000291c:	8b e8       	st.w	r5[0x38],r8
8000291e:	e3 cf 80 f8 	ldm	sp++,r3-r7,pc,r12=0
		break;

	case 3:
		spi->csr3 = u_avr32_spi_csr.csr;
80002922:	8b f8       	st.w	r5[0x3c],r8
80002924:	e3 cf 80 f8 	ldm	sp++,r3-r7,pc,r12=0
		break;
80002928:	30 2c       	mov	r12,2
		}
	}
#endif

	return SPI_OK;
}
8000292a:	e3 cd 80 f8 	ldm	sp++,r3-r7,pc
8000292e:	00 00       	add	r0,r0
80002930:	80 00       	ld.sh	r0,r0[0x0]
80002932:	27 bc       	sub	r12,123

80002934 <spi_enable>:

void spi_enable(volatile avr32_spi_t *spi)
{
	spi->cr = AVR32_SPI_CR_SPIEN_MASK;
80002934:	30 18       	mov	r8,1
80002936:	99 08       	st.w	r12[0x0],r8
}
80002938:	5e fc       	retal	r12

8000293a <tc_init_waveform>:


int tc_init_waveform(volatile avr32_tc_t *tc, const tc_waveform_opt_t *opt)
{
  // Check for valid input.
  if (opt->channel >= TC_NUMBER_OF_CHANNELS)
8000293a:	76 09       	ld.w	r9,r11[0x0]
8000293c:	58 29       	cp.w	r9,2
8000293e:	e0 88 00 03 	brls	80002944 <tc_init_waveform+0xa>
80002942:	5e fe       	retal	-1
    return TC_INVALID_ARGUMENT;

  // GENERATE SIGNALS: Waveform operating mode.
  tc->channel[opt->channel].cmr = opt->bswtrg << AVR32_TC_BSWTRG_OFFSET |
80002944:	76 18       	ld.w	r8,r11[0x4]
80002946:	f5 d8 c0 03 	bfextu	r10,r8,0x0,0x3
8000294a:	af ba       	sbr	r10,0xf
8000294c:	10 9b       	mov	r11,r8
8000294e:	e6 1b c0 00 	andh	r11,0xc000,COH
80002952:	16 4a       	or	r10,r11
80002954:	10 9b       	mov	r11,r8
80002956:	e6 1b 30 00 	andh	r11,0x3000,COH
8000295a:	16 4a       	or	r10,r11
8000295c:	10 9b       	mov	r11,r8
8000295e:	e6 1b 0c 00 	andh	r11,0xc00,COH
80002962:	16 4a       	or	r10,r11
80002964:	10 9b       	mov	r11,r8
80002966:	e6 1b 03 00 	andh	r11,0x300,COH
8000296a:	16 4a       	or	r10,r11
8000296c:	10 9b       	mov	r11,r8
8000296e:	e6 1b 00 c0 	andh	r11,0xc0,COH
80002972:	16 4a       	or	r10,r11
80002974:	10 9b       	mov	r11,r8
80002976:	e6 1b 00 30 	andh	r11,0x30,COH
8000297a:	16 4a       	or	r10,r11
8000297c:	10 9b       	mov	r11,r8
8000297e:	e6 1b 00 0c 	andh	r11,0xc,COH
80002982:	16 4a       	or	r10,r11
80002984:	10 9b       	mov	r11,r8
80002986:	e6 1b 00 03 	andh	r11,0x3,COH
8000298a:	16 4a       	or	r10,r11
8000298c:	10 9b       	mov	r11,r8
8000298e:	e2 1b 60 00 	andl	r11,0x6000,COH
80002992:	16 4a       	or	r10,r11
80002994:	f7 d8 c1 81 	bfextu	r11,r8,0xc,0x1
80002998:	f5 eb 10 ca 	or	r10,r10,r11<<0xc
8000299c:	10 9b       	mov	r11,r8
8000299e:	e2 1b 0c 00 	andl	r11,0xc00,COH
800029a2:	16 4a       	or	r10,r11
800029a4:	10 9b       	mov	r11,r8
800029a6:	e2 1b 03 00 	andl	r11,0x300,COH
800029aa:	16 4a       	or	r10,r11
800029ac:	f7 d8 c0 e1 	bfextu	r11,r8,0x7,0x1
800029b0:	f5 eb 10 7a 	or	r10,r10,r11<<0x7
800029b4:	f7 d8 c0 c1 	bfextu	r11,r8,0x6,0x1
800029b8:	f5 eb 10 6a 	or	r10,r10,r11<<0x6
800029bc:	10 9b       	mov	r11,r8
800029be:	e2 1b 00 30 	andl	r11,0x30,COH
800029c2:	16 4a       	or	r10,r11
800029c4:	f1 d8 c0 61 	bfextu	r8,r8,0x3,0x1
800029c8:	f5 e8 10 38 	or	r8,r10,r8<<0x3
800029cc:	a5 69       	lsl	r9,0x4
800029ce:	2f f9       	sub	r9,-1
800029d0:	f8 09 09 28 	st.w	r12[r9<<0x2],r8
800029d4:	5e fd       	retal	0

800029d6 <tc_start>:


int tc_start(volatile avr32_tc_t *tc, unsigned int channel)
{
  // Check for valid input.
  if (channel >= TC_NUMBER_OF_CHANNELS)
800029d6:	58 2b       	cp.w	r11,2
800029d8:	e0 88 00 03 	brls	800029de <tc_start+0x8>
800029dc:	5e fe       	retal	-1
    return TC_INVALID_ARGUMENT;

  // Enable, reset and start the selected timer/counter channel.
  tc->channel[channel].ccr = AVR32_TC_SWTRG_MASK | AVR32_TC_CLKEN_MASK;
800029de:	a7 6b       	lsl	r11,0x6
800029e0:	16 0c       	add	r12,r11
800029e2:	30 58       	mov	r8,5
800029e4:	99 08       	st.w	r12[0x0],r8
800029e6:	5e fd       	retal	0

800029e8 <tc_stop>:


int tc_stop(volatile avr32_tc_t *tc, unsigned int channel)
{
  // Check for valid input.
  if (channel >= TC_NUMBER_OF_CHANNELS)
800029e8:	58 2b       	cp.w	r11,2
800029ea:	e0 88 00 03 	brls	800029f0 <tc_stop+0x8>
800029ee:	5e fe       	retal	-1
    return TC_INVALID_ARGUMENT;

  // Disable the selected timer/counter channel.
  tc->channel[channel].ccr = AVR32_TC_CLKDIS_MASK;
800029f0:	a7 6b       	lsl	r11,0x6
800029f2:	16 0c       	add	r12,r11
800029f4:	30 28       	mov	r8,2
800029f6:	99 08       	st.w	r12[0x0],r8
800029f8:	5e fd       	retal	0

800029fa <tc_read_sr>:


int tc_read_sr(volatile avr32_tc_t *tc, unsigned int channel)
{
  // Check for valid input.
  if (channel >= TC_NUMBER_OF_CHANNELS)
800029fa:	58 2b       	cp.w	r11,2
800029fc:	e0 88 00 03 	brls	80002a02 <tc_read_sr+0x8>
80002a00:	5e fe       	retal	-1
    return TC_INVALID_ARGUMENT;

  return tc->channel[channel].sr;
80002a02:	a7 6b       	lsl	r11,0x6
80002a04:	2e 0b       	sub	r11,-32
80002a06:	16 0c       	add	r12,r11
80002a08:	78 0c       	ld.w	r12,r12[0x0]
}
80002a0a:	5e fc       	retal	r12

80002a0c <tc_write_rc>:


int tc_write_rc(volatile avr32_tc_t *tc, unsigned int channel, unsigned short value)
{
  // Check for valid input.
  if (channel >= TC_NUMBER_OF_CHANNELS)
80002a0c:	58 2b       	cp.w	r11,2
80002a0e:	e0 88 00 03 	brls	80002a14 <tc_write_rc+0x8>
80002a12:	5e fe       	retal	-1
    return TC_INVALID_ARGUMENT;

  // This function is only available in WAVEFORM mode.
  if (Tst_bits(tc->channel[channel].cmr, AVR32_TC_WAVE_MASK))
80002a14:	f6 08 15 04 	lsl	r8,r11,0x4
80002a18:	2f f8       	sub	r8,-1
80002a1a:	f8 08 03 28 	ld.w	r8,r12[r8<<0x2]
80002a1e:	e2 18 80 00 	andl	r8,0x8000,COH
80002a22:	c0 c0       	breq	80002a3a <tc_write_rc+0x2e>
    Wr_bitfield(tc->channel[channel].rc, AVR32_TC_RC_MASK, value);
80002a24:	a7 6b       	lsl	r11,0x6
80002a26:	16 0c       	add	r12,r11
80002a28:	2e 4c       	sub	r12,-28
80002a2a:	78 08       	ld.w	r8,r12[0x0]
80002a2c:	f3 da c0 10 	bfextu	r9,r10,0x0,0x10
80002a30:	e0 18 00 00 	andl	r8,0x0
80002a34:	f3 e8 10 08 	or	r8,r9,r8
80002a38:	99 08       	st.w	r12[0x0],r8

  return value;
80002a3a:	f9 da c0 10 	bfextu	r12,r10,0x0,0x10
}
80002a3e:	5e fc       	retal	r12

80002a40 <tc_configure_interrupts>:
  return tc->channel[channel].imr;
}


int tc_configure_interrupts(volatile avr32_tc_t *tc, unsigned int channel, const tc_interrupt_t *bitfield)
{
80002a40:	eb cd 40 fc 	pushm	r2-r7,lr
  bool global_interrupt_enabled = Is_global_interrupt_enabled();
80002a44:	e1 b9 00 00 	mfsr	r9,0x0

  // Check for valid input.
  if (channel >= TC_NUMBER_OF_CHANNELS)
80002a48:	58 2b       	cp.w	r11,2
80002a4a:	e0 88 00 04 	brls	80002a52 <tc_configure_interrupts+0x12>
80002a4e:	e3 cf c0 fc 	ldm	sp++,r2-r7,pc,r12=-1
	return flags;
}

static inline bool cpu_irq_is_enabled_flags(irqflags_t flags)
{
	return !(flags & AVR32_SR_GM_MASK);
80002a52:	ee 19 00 01 	eorh	r9,0x1
80002a56:	f3 d9 c2 01 	bfextu	r9,r9,0x10,0x1
    return TC_INVALID_ARGUMENT;

  // Enable the appropriate interrupts.
  tc->channel[channel].ier = bitfield->etrgs << AVR32_TC_ETRGS_OFFSET |
80002a5a:	74 08       	ld.w	r8,r10[0x0]
80002a5c:	ef d8 c0 e1 	bfextu	r7,r8,0x7,0x1
80002a60:	fd d8 c0 c1 	bfextu	lr,r8,0x6,0x1
80002a64:	a7 6e       	lsl	lr,0x6
80002a66:	fd e7 10 7e 	or	lr,lr,r7<<0x7
80002a6a:	ef d8 c0 01 	bfextu	r7,r8,0x0,0x1
80002a6e:	0e 4e       	or	lr,r7
80002a70:	ef d8 c0 a1 	bfextu	r7,r8,0x5,0x1
80002a74:	fd e7 10 5e 	or	lr,lr,r7<<0x5
80002a78:	ef d8 c0 81 	bfextu	r7,r8,0x4,0x1
80002a7c:	fd e7 10 4e 	or	lr,lr,r7<<0x4
80002a80:	ef d8 c0 61 	bfextu	r7,r8,0x3,0x1
80002a84:	fd e7 10 3e 	or	lr,lr,r7<<0x3
80002a88:	ef d8 c0 41 	bfextu	r7,r8,0x2,0x1
80002a8c:	fd e7 10 2e 	or	lr,lr,r7<<0x2
80002a90:	f1 d8 c0 21 	bfextu	r8,r8,0x1,0x1
80002a94:	fd e8 10 18 	or	r8,lr,r8<<0x1
80002a98:	f6 0e 15 06 	lsl	lr,r11,0x6
80002a9c:	f8 0e 00 0e 	add	lr,r12,lr
80002aa0:	2d ce       	sub	lr,-36
80002aa2:	9d 08       	st.w	lr[0x0],r8
                             bitfield->cpas << AVR32_TC_CPAS_OFFSET |
                             bitfield->lovrs << AVR32_TC_LOVRS_OFFSET |
                             bitfield->covfs << AVR32_TC_COVFS_OFFSET;

  // Disable the appropriate interrupts.
  if (global_interrupt_enabled) Disable_global_interrupt();
80002aa4:	58 09       	cp.w	r9,0
80002aa6:	c0 20       	breq	80002aaa <tc_configure_interrupts+0x6a>
80002aa8:	d3 03       	ssrf	0x10
  tc->channel[channel].idr = (~bitfield->etrgs & 1) << AVR32_TC_ETRGS_OFFSET |
80002aaa:	74 08       	ld.w	r8,r10[0x0]
80002aac:	f1 d8 c0 e1 	bfextu	r8,r8,0x7,0x1
80002ab0:	e0 65 00 80 	mov	r5,128
80002ab4:	f9 b5 01 00 	movne	r5,0
                             (~bitfield->ldrbs & 1) << AVR32_TC_LDRBS_OFFSET |
80002ab8:	74 08       	ld.w	r8,r10[0x0]
80002aba:	f1 d8 c0 c1 	bfextu	r8,r8,0x6,0x1
80002abe:	f9 b4 00 40 	moveq	r4,64
80002ac2:	f9 b4 01 00 	movne	r4,0
                             (~bitfield->ldras & 1) << AVR32_TC_LDRAS_OFFSET |
80002ac6:	74 08       	ld.w	r8,r10[0x0]
80002ac8:	f1 d8 c0 a1 	bfextu	r8,r8,0x5,0x1
80002acc:	f9 b3 00 20 	moveq	r3,32
80002ad0:	f9 b3 01 00 	movne	r3,0
                             (~bitfield->cpcs & 1) << AVR32_TC_CPCS_OFFSET |
80002ad4:	74 08       	ld.w	r8,r10[0x0]
80002ad6:	f1 d8 c0 81 	bfextu	r8,r8,0x4,0x1
80002ada:	f9 b2 00 10 	moveq	r2,16
80002ade:	f9 b2 01 00 	movne	r2,0
                             (~bitfield->cpbs & 1) << AVR32_TC_CPBS_OFFSET |
80002ae2:	74 08       	ld.w	r8,r10[0x0]
80002ae4:	f1 d8 c0 61 	bfextu	r8,r8,0x3,0x1
80002ae8:	f9 b6 00 08 	moveq	r6,8
80002aec:	f9 b6 01 00 	movne	r6,0
                             (~bitfield->cpas & 1) << AVR32_TC_CPAS_OFFSET |
80002af0:	74 08       	ld.w	r8,r10[0x0]
80002af2:	f1 d8 c0 41 	bfextu	r8,r8,0x2,0x1
80002af6:	f9 b7 00 04 	moveq	r7,4
80002afa:	f9 b7 01 00 	movne	r7,0
                             (~bitfield->lovrs & 1) << AVR32_TC_LOVRS_OFFSET |
80002afe:	74 08       	ld.w	r8,r10[0x0]
80002b00:	f1 d8 c0 21 	bfextu	r8,r8,0x1,0x1
80002b04:	f9 be 00 02 	moveq	lr,2
80002b08:	f9 be 01 00 	movne	lr,0
                             bitfield->lovrs << AVR32_TC_LOVRS_OFFSET |
                             bitfield->covfs << AVR32_TC_COVFS_OFFSET;

  // Disable the appropriate interrupts.
  if (global_interrupt_enabled) Disable_global_interrupt();
  tc->channel[channel].idr = (~bitfield->etrgs & 1) << AVR32_TC_ETRGS_OFFSET |
80002b0c:	74 08       	ld.w	r8,r10[0x0]
80002b0e:	ec 18 00 01 	eorl	r8,0x1
80002b12:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80002b16:	eb e8 10 08 	or	r8,r5,r8
80002b1a:	08 48       	or	r8,r4
80002b1c:	06 48       	or	r8,r3
80002b1e:	04 48       	or	r8,r2
80002b20:	0c 48       	or	r8,r6
80002b22:	0e 48       	or	r8,r7
80002b24:	1c 48       	or	r8,lr
80002b26:	f6 0a 15 06 	lsl	r10,r11,0x6
80002b2a:	f8 0a 00 0a 	add	r10,r12,r10
80002b2e:	2d 8a       	sub	r10,-40
80002b30:	95 08       	st.w	r10[0x0],r8
                             (~bitfield->cpcs & 1) << AVR32_TC_CPCS_OFFSET |
                             (~bitfield->cpbs & 1) << AVR32_TC_CPBS_OFFSET |
                             (~bitfield->cpas & 1) << AVR32_TC_CPAS_OFFSET |
                             (~bitfield->lovrs & 1) << AVR32_TC_LOVRS_OFFSET |
                             (~bitfield->covfs & 1) << AVR32_TC_COVFS_OFFSET;
  tc->channel[channel].sr;
80002b32:	a7 6b       	lsl	r11,0x6
80002b34:	2e 0b       	sub	r11,-32
80002b36:	16 0c       	add	r12,r11
80002b38:	78 08       	ld.w	r8,r12[0x0]
  if (global_interrupt_enabled) Enable_global_interrupt();
80002b3a:	58 09       	cp.w	r9,0
80002b3c:	c0 31       	brne	80002b42 <tc_configure_interrupts+0x102>
80002b3e:	e3 cf 80 fc 	ldm	sp++,r2-r7,pc,r12=0
80002b42:	d5 03       	csrf	0x10
80002b44:	e3 cf 80 fc 	ldm	sp++,r2-r7,pc,r12=0

80002b48 <usart_set_async_baudrate>:
 *
 * \retval USART_SUCCESS        Baud rate successfully initialized.
 * \retval USART_INVALID_INPUT  Baud rate set point is out of range for the given input clock frequency.
 */
static int usart_set_async_baudrate(volatile avr32_usart_t *usart, unsigned int baudrate, unsigned long pba_hz)
{
80002b48:	d4 01       	pushm	lr
  unsigned int over = (pba_hz >= 16 * baudrate) ? 16 : 8;
80002b4a:	f6 08 15 04 	lsl	r8,r11,0x4
80002b4e:	14 38       	cp.w	r8,r10
80002b50:	f9 b8 08 10 	movls	r8,16
80002b54:	f9 b8 0b 08 	movhi	r8,8
  unsigned int cd_fp = ((1 << AVR32_USART_BRGR_FP_SIZE) * pba_hz + (over * baudrate) / 2) / (over * baudrate);
80002b58:	f0 0b 02 4b 	mul	r11,r8,r11
80002b5c:	f6 09 16 01 	lsr	r9,r11,0x1
80002b60:	f2 0a 00 3a 	add	r10,r9,r10<<0x3
80002b64:	f4 0b 0d 0a 	divu	r10,r10,r11
  unsigned int cd = cd_fp >> AVR32_USART_BRGR_FP_SIZE;
80002b68:	f4 09 16 03 	lsr	r9,r10,0x3
  unsigned int fp = cd_fp & ((1 << AVR32_USART_BRGR_FP_SIZE) - 1);

  if (cd < 1 || cd > (1 << AVR32_USART_BRGR_CD_SIZE) - 1)
80002b6c:	f2 cb 00 01 	sub	r11,r9,1
80002b70:	e0 4b ff fe 	cp.w	r11,65534
80002b74:	e0 88 00 03 	brls	80002b7a <usart_set_async_baudrate+0x32>
80002b78:	da 0a       	popm	pc,r12=1
    return USART_INVALID_INPUT;

  usart->mr = (usart->mr & ~(AVR32_USART_MR_USCLKS_MASK |
                             AVR32_USART_MR_SYNC_MASK |
                             AVR32_USART_MR_OVER_MASK)) |
              AVR32_USART_MR_USCLKS_MCK << AVR32_USART_MR_USCLKS_OFFSET |
80002b7a:	78 1b       	ld.w	r11,r12[0x4]
  unsigned int fp = cd_fp & ((1 << AVR32_USART_BRGR_FP_SIZE) - 1);

  if (cd < 1 || cd > (1 << AVR32_USART_BRGR_CD_SIZE) - 1)
    return USART_INVALID_INPUT;

  usart->mr = (usart->mr & ~(AVR32_USART_MR_USCLKS_MASK |
80002b7c:	e8 6e 00 00 	mov	lr,524288
80002b80:	59 08       	cp.w	r8,16
80002b82:	fc 08 17 10 	movne	r8,lr
80002b86:	f9 b8 00 00 	moveq	r8,0
80002b8a:	e4 1b ff f7 	andh	r11,0xfff7
80002b8e:	e0 1b fe cf 	andl	r11,0xfecf
80002b92:	16 48       	or	r8,r11
80002b94:	99 18       	st.w	r12[0x4],r8
                             AVR32_USART_MR_SYNC_MASK |
                             AVR32_USART_MR_OVER_MASK)) |
              AVR32_USART_MR_USCLKS_MCK << AVR32_USART_MR_USCLKS_OFFSET |
              ((over == 16) ? AVR32_USART_MR_OVER_X16 : AVR32_USART_MR_OVER_X8) << AVR32_USART_MR_OVER_OFFSET;

  usart->brgr = cd << AVR32_USART_BRGR_CD_OFFSET |
80002b96:	f5 da c0 03 	bfextu	r10,r10,0x0,0x3
80002b9a:	f3 ea 11 09 	or	r9,r9,r10<<0x10
80002b9e:	99 89       	st.w	r12[0x20],r9
80002ba0:	d8 0a       	popm	pc,r12=0

80002ba2 <usart_write_char>:
 *
 * \return \c 1 if the USART Transmit Holding Register is free, otherwise \c 0.
 */
__always_inline static int usart_tx_ready(volatile avr32_usart_t *usart)
{
  return (usart->csr & AVR32_USART_CSR_TXRDY_MASK) != 0;
80002ba2:	78 58       	ld.w	r8,r12[0x14]
}


int usart_write_char(volatile avr32_usart_t *usart, int c)
{
  if (usart_tx_ready(usart))
80002ba4:	e2 18 00 02 	andl	r8,0x2,COH
80002ba8:	c0 31       	brne	80002bae <usart_write_char+0xc>
80002baa:	30 2c       	mov	r12,2
80002bac:	5e fc       	retal	r12
  {
    usart->thr = (c << AVR32_USART_THR_TXCHR_OFFSET) & AVR32_USART_THR_TXCHR_MASK;
80002bae:	f7 db c0 09 	bfextu	r11,r11,0x0,0x9
80002bb2:	99 7b       	st.w	r12[0x1c],r11
80002bb4:	5e fd       	retal	0
80002bb6:	d7 03       	nop

80002bb8 <usart_putchar>:
    return USART_TX_BUSY;
}


int usart_putchar(volatile avr32_usart_t *usart, int c)
{
80002bb8:	eb cd 40 e0 	pushm	r5-r7,lr
80002bbc:	18 96       	mov	r6,r12
80002bbe:	16 95       	mov	r5,r11
80002bc0:	e0 67 27 0f 	mov	r7,9999
80002bc4:	c0 68       	rjmp	80002bd0 <usart_putchar+0x18>
  int timeout = USART_DEFAULT_TIMEOUT;

  do
  {
    if (!timeout--) return USART_FAILURE;
80002bc6:	58 07       	cp.w	r7,0
80002bc8:	c0 31       	brne	80002bce <usart_putchar+0x16>
80002bca:	e3 cf c0 e0 	ldm	sp++,r5-r7,pc,r12=-1
80002bce:	20 17       	sub	r7,1
  } while (usart_write_char(usart, c) != USART_SUCCESS);
80002bd0:	0a 9b       	mov	r11,r5
80002bd2:	0c 9c       	mov	r12,r6
80002bd4:	f0 1f 00 03 	mcall	80002be0 <usart_putchar+0x28>
80002bd8:	cf 71       	brne	80002bc6 <usart_putchar+0xe>

  return USART_SUCCESS;
}
80002bda:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc
80002bde:	00 00       	add	r0,r0
80002be0:	80 00       	ld.sh	r0,r0[0x0]
80002be2:	2b a2       	sub	r2,-70

80002be4 <usart_read_char>:

int usart_read_char(volatile avr32_usart_t *usart, uint8_t *c)
{
  // Check for errors: frame, parity and overrun. In RS485 mode, a parity error
  // would mean that an address char has been received.
  if (usart->csr & (AVR32_USART_CSR_OVRE_MASK |
80002be4:	78 58       	ld.w	r8,r12[0x14]
80002be6:	e2 18 00 e0 	andl	r8,0xe0,COH
80002bea:	c0 30       	breq	80002bf0 <usart_read_char+0xc>
80002bec:	30 4c       	mov	r12,4
80002bee:	5e fc       	retal	r12
 *
 * \return \c 1 if the USART Receive Holding Register is full, otherwise \c 0.
 */
__always_inline static int usart_test_hit(volatile avr32_usart_t *usart)
{
  return (usart->csr & AVR32_USART_CSR_RXRDY_MASK) != 0;
80002bf0:	78 58       	ld.w	r8,r12[0x14]
                    AVR32_USART_CSR_FRAME_MASK |
                    AVR32_USART_CSR_PARE_MASK))
    return USART_RX_ERROR;

  // No error; if we really did receive a char, read it and return SUCCESS.
  if (usart_test_hit(usart))
80002bf2:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80002bf6:	f9 bc 00 03 	moveq	r12,3
  {
    *c = (usart->rhr & AVR32_USART_RHR_RXCHR_MASK) >> AVR32_USART_RHR_RXCHR_OFFSET;
80002bfa:	f9 f8 10 06 	ld.wne	r8,r12[0x18]
80002bfe:	f7 f8 1e 00 	st.bne	r11[0x0],r8
80002c02:	f9 bc 01 00 	movne	r12,0
    return USART_SUCCESS;
  }
  else
    return USART_RX_EMPTY;
}
80002c06:	5e fc       	retal	r12

80002c08 <usart_write_line>:
  return c;
}


void usart_write_line(volatile avr32_usart_t *usart, const char *string)
{
80002c08:	eb cd 40 c0 	pushm	r6-r7,lr
80002c0c:	18 96       	mov	r6,r12
80002c0e:	16 97       	mov	r7,r11
  while (*string != '\0')
80002c10:	17 8b       	ld.ub	r11,r11[0x0]
80002c12:	58 0b       	cp.w	r11,0
80002c14:	c0 80       	breq	80002c24 <usart_write_line+0x1c>
    usart_putchar(usart, *string++);
80002c16:	2f f7       	sub	r7,-1
80002c18:	0c 9c       	mov	r12,r6
80002c1a:	f0 1f 00 04 	mcall	80002c28 <usart_write_line+0x20>
}


void usart_write_line(volatile avr32_usart_t *usart, const char *string)
{
  while (*string != '\0')
80002c1e:	0f 8b       	ld.ub	r11,r7[0x0]
80002c20:	58 0b       	cp.w	r11,0
80002c22:	cf a1       	brne	80002c16 <usart_write_line+0xe>
80002c24:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
80002c28:	80 00       	ld.sh	r0,r0[0x0]
80002c2a:	2b b8       	sub	r8,-69

80002c2c <usart_reset>:
//! @{


void usart_reset(volatile avr32_usart_t *usart)
{
  bool global_interrupt_enabled = cpu_irq_is_enabled();
80002c2c:	e1 b8 00 00 	mfsr	r8,0x0

  // Disable all USART interrupts.
  // Interrupts needed should be set explicitly on every reset.
  if (global_interrupt_enabled) cpu_irq_disable();
80002c30:	e6 18 00 01 	andh	r8,0x1,COH
80002c34:	c0 71       	brne	80002c42 <usart_reset+0x16>
80002c36:	d3 03       	ssrf	0x10
  usart->idr = 0xFFFFFFFF;
80002c38:	3f f8       	mov	r8,-1
80002c3a:	99 38       	st.w	r12[0xc],r8
  usart->csr;
80002c3c:	78 58       	ld.w	r8,r12[0x14]
  if (global_interrupt_enabled) cpu_irq_enable();
80002c3e:	d5 03       	csrf	0x10
80002c40:	c0 48       	rjmp	80002c48 <usart_reset+0x1c>
  bool global_interrupt_enabled = cpu_irq_is_enabled();

  // Disable all USART interrupts.
  // Interrupts needed should be set explicitly on every reset.
  if (global_interrupt_enabled) cpu_irq_disable();
  usart->idr = 0xFFFFFFFF;
80002c42:	3f f8       	mov	r8,-1
80002c44:	99 38       	st.w	r12[0xc],r8
  usart->csr;
80002c46:	78 58       	ld.w	r8,r12[0x14]
  if (global_interrupt_enabled) cpu_irq_enable();

  // Reset mode and other registers that could cause unpredictable behavior after reset.
  usart->mr = 0;
80002c48:	30 08       	mov	r8,0
80002c4a:	99 18       	st.w	r12[0x4],r8
  usart->rtor = 0;
80002c4c:	99 98       	st.w	r12[0x24],r8
  usart->ttgr = 0;
80002c4e:	99 a8       	st.w	r12[0x28],r8

  // Shutdown TX and RX (will be re-enabled when setup has successfully completed),
  // reset status bits and turn off DTR and RTS.
  usart->cr = AVR32_USART_CR_RSTRX_MASK   |
80002c50:	e8 68 61 0c 	mov	r8,549132
80002c54:	99 08       	st.w	r12[0x0],r8
#ifndef AVR32_USART_440_H_INCLUDED
// Note: Modem Signal Management DTR-DSR-DCD-RI are not included in USART rev.440.
              AVR32_USART_CR_DTRDIS_MASK  |
#endif
              AVR32_USART_CR_RTSDIS_MASK;
}
80002c56:	5e fc       	retal	r12

80002c58 <usart_init_rs232>:


int usart_init_rs232(volatile avr32_usart_t *usart, const usart_options_t *opt, long pba_hz)
{
80002c58:	eb cd 40 e0 	pushm	r5-r7,lr
80002c5c:	18 96       	mov	r6,r12
80002c5e:	16 97       	mov	r7,r11
80002c60:	14 95       	mov	r5,r10
  // Reset the USART and shutdown TX and RX.
  usart_reset(usart);
80002c62:	f0 1f 00 2f 	mcall	80002d1c <usart_init_rs232+0xc4>

  // Check input values.
  if (!opt || // Null pointer.
80002c66:	58 07       	cp.w	r7,0
80002c68:	c5 80       	breq	80002d18 <usart_init_rs232+0xc0>
      opt->charlength < 5 || opt->charlength > 9 ||
80002c6a:	0f c8       	ld.ub	r8,r7[0x4]
{
  // Reset the USART and shutdown TX and RX.
  usart_reset(usart);

  // Check input values.
  if (!opt || // Null pointer.
80002c6c:	30 49       	mov	r9,4
80002c6e:	f2 08 18 00 	cp.b	r8,r9
80002c72:	e0 88 00 53 	brls	80002d18 <usart_init_rs232+0xc0>
80002c76:	30 99       	mov	r9,9
80002c78:	f2 08 18 00 	cp.b	r8,r9
80002c7c:	e0 8b 00 4e 	brhi	80002d18 <usart_init_rs232+0xc0>
      opt->charlength < 5 || opt->charlength > 9 ||
      opt->paritytype > 7 ||
80002c80:	0f d9       	ld.ub	r9,r7[0x5]
80002c82:	30 78       	mov	r8,7
80002c84:	f0 09 18 00 	cp.b	r9,r8
80002c88:	e0 8b 00 48 	brhi	80002d18 <usart_init_rs232+0xc0>
      opt->stopbits > 2 + 255 ||
80002c8c:	8e 39       	ld.sh	r9,r7[0x6]
80002c8e:	e0 68 01 01 	mov	r8,257
80002c92:	f0 09 19 00 	cp.h	r9,r8
80002c96:	e0 8b 00 41 	brhi	80002d18 <usart_init_rs232+0xc0>
      opt->channelmode > 3 ||
80002c9a:	ef 39 00 08 	ld.ub	r9,r7[8]
80002c9e:	30 38       	mov	r8,3
80002ca0:	f0 09 18 00 	cp.b	r9,r8
80002ca4:	e0 8b 00 3a 	brhi	80002d18 <usart_init_rs232+0xc0>
      usart_set_async_baudrate(usart, opt->baudrate, pba_hz) == USART_INVALID_INPUT)
80002ca8:	0a 9a       	mov	r10,r5
80002caa:	6e 0b       	ld.w	r11,r7[0x0]
80002cac:	0c 9c       	mov	r12,r6
80002cae:	f0 1f 00 1d 	mcall	80002d20 <usart_init_rs232+0xc8>
{
  // Reset the USART and shutdown TX and RX.
  usart_reset(usart);

  // Check input values.
  if (!opt || // Null pointer.
80002cb2:	58 1c       	cp.w	r12,1
80002cb4:	c3 20       	breq	80002d18 <usart_init_rs232+0xc0>
      opt->stopbits > 2 + 255 ||
      opt->channelmode > 3 ||
      usart_set_async_baudrate(usart, opt->baudrate, pba_hz) == USART_INVALID_INPUT)
    return USART_INVALID_INPUT;

  if (opt->charlength == 9)
80002cb6:	0f c8       	ld.ub	r8,r7[0x4]
80002cb8:	30 99       	mov	r9,9
80002cba:	f2 08 18 00 	cp.b	r8,r9
80002cbe:	c0 51       	brne	80002cc8 <usart_init_rs232+0x70>
  {
    // Character length set to 9 bits. MODE9 dominates CHRL.
    usart->mr |= AVR32_USART_MR_MODE9_MASK;
80002cc0:	6c 18       	ld.w	r8,r6[0x4]
80002cc2:	b1 b8       	sbr	r8,0x11
80002cc4:	8d 18       	st.w	r6[0x4],r8
80002cc6:	c0 68       	rjmp	80002cd2 <usart_init_rs232+0x7a>
  }
  else
  {
    // CHRL gives the character length (- 5) when MODE9 = 0.
    usart->mr |= (opt->charlength - 5) << AVR32_USART_MR_CHRL_OFFSET;
80002cc8:	6c 19       	ld.w	r9,r6[0x4]
80002cca:	20 58       	sub	r8,5
80002ccc:	f3 e8 10 68 	or	r8,r9,r8<<0x6
80002cd0:	8d 18       	st.w	r6[0x4],r8
  }

  usart->mr |= opt->paritytype << AVR32_USART_MR_PAR_OFFSET |
80002cd2:	6c 19       	ld.w	r9,r6[0x4]
80002cd4:	ef 3a 00 08 	ld.ub	r10,r7[8]
80002cd8:	0f d8       	ld.ub	r8,r7[0x5]
80002cda:	a9 78       	lsl	r8,0x9
80002cdc:	f1 ea 10 e8 	or	r8,r8,r10<<0xe
80002ce0:	12 48       	or	r8,r9
80002ce2:	8d 18       	st.w	r6[0x4],r8
               opt->channelmode << AVR32_USART_MR_CHMODE_OFFSET;

  if (opt->stopbits > USART_2_STOPBITS)
80002ce4:	8e 38       	ld.sh	r8,r7[0x6]
80002ce6:	30 29       	mov	r9,2
80002ce8:	f2 08 19 00 	cp.h	r8,r9
80002cec:	e0 88 00 09 	brls	80002cfe <usart_init_rs232+0xa6>
  {
    // Set two stop bits
    usart->mr |= AVR32_USART_MR_NBSTOP_2 << AVR32_USART_MR_NBSTOP_OFFSET;
80002cf0:	6c 18       	ld.w	r8,r6[0x4]
80002cf2:	ad b8       	sbr	r8,0xd
80002cf4:	8d 18       	st.w	r6[0x4],r8
    // and a timeguard period gives the rest.
    usart->ttgr = opt->stopbits - USART_2_STOPBITS;
80002cf6:	8e b8       	ld.uh	r8,r7[0x6]
80002cf8:	20 28       	sub	r8,2
80002cfa:	8d a8       	st.w	r6[0x28],r8
80002cfc:	c0 68       	rjmp	80002d08 <usart_init_rs232+0xb0>
  }
  else
    // Insert 1, 1.5 or 2 stop bits.
    usart->mr |= opt->stopbits << AVR32_USART_MR_NBSTOP_OFFSET;
80002cfe:	6c 19       	ld.w	r9,r6[0x4]
80002d00:	5c 78       	castu.h	r8
80002d02:	f3 e8 10 c8 	or	r8,r9,r8<<0xc
80002d06:	8d 18       	st.w	r6[0x4],r8

  // Set normal mode.
  usart->mr = (usart->mr & ~AVR32_USART_MR_MODE_MASK) |
80002d08:	6c 18       	ld.w	r8,r6[0x4]
80002d0a:	e0 18 ff f0 	andl	r8,0xfff0
80002d0e:	8d 18       	st.w	r6[0x4],r8
              AVR32_USART_MR_MODE_NORMAL << AVR32_USART_MR_MODE_OFFSET;

  // Setup complete; enable communication.
  // Enable input and output.
  usart->cr = AVR32_USART_CR_RXEN_MASK |
80002d10:	35 08       	mov	r8,80
80002d12:	8d 08       	st.w	r6[0x0],r8
80002d14:	e3 cf 80 e0 	ldm	sp++,r5-r7,pc,r12=0
              AVR32_USART_CR_TXEN_MASK;

  return USART_SUCCESS;
80002d18:	e3 cf 90 e0 	ldm	sp++,r5-r7,pc,r12=1
80002d1c:	80 00       	ld.sh	r0,r0[0x0]
80002d1e:	2c 2c       	sub	r12,-62
80002d20:	80 00       	ld.sh	r0,r0[0x0]
80002d22:	2b 48       	sub	r8,-76

80002d24 <_stext>:

  .global _stext
  .type _stext, @function
_stext:
  // Set initial stack pointer.
  lda.w   sp, _estack
80002d24:	e0 6d 40 00 	mov	sp,16384

  // Set up EVBA so interrupts can be enabled.
  lda.w   r0, _evba
  mtsr    AVR32_EVBA, r0
80002d28:	fe c0 9b 28 	sub	r0,pc,-25816

  // Enable the exception processing.
  csrf    AVR32_SR_EM_OFFSET
80002d2c:	e3 b0 00 01 	mtsr	0x4,r0

  // Load initialized data having a global lifetime from the data LMA.
  lda.w   r0, _data
  lda.w   r1, _edata
80002d30:	d5 53       	csrf	0x15
  cp      r0, r1
80002d32:	30 80       	mov	r0,8
  brhs    idata_load_loop_end
80002d34:	e0 61 05 30 	mov	r1,1328
  lda.w   r2, _data_lma
idata_load_loop:
  ld.d    r4, r2++
80002d38:	02 30       	cp.w	r0,r1
  st.d    r0++, r4
80002d3a:	c0 72       	brcc	80002d48 <idata_load_loop_end>
  cp      r0, r1
80002d3c:	fe c2 8e 04 	sub	r2,pc,-29180

80002d40 <idata_load_loop>:
  brlo    idata_load_loop
idata_load_loop_end:

  // Clear uninitialized data having a global lifetime in the blank static storage section.
  lda.w   r0, __bss_start
80002d40:	a5 05       	ld.d	r4,r2++
  lda.w   r1, _end
80002d42:	a1 24       	st.d	r0++,r4
  cp      r0, r1
80002d44:	02 30       	cp.w	r0,r1
  brhs    udata_clear_loop_end
80002d46:	cf d3       	brcs	80002d40 <idata_load_loop>

80002d48 <idata_load_loop_end>:
  mov     r2, 0
80002d48:	e0 60 05 30 	mov	r0,1328
  mov     r3, 0
udata_clear_loop:
  st.d    r0++, r2
80002d4c:	e0 61 07 50 	mov	r1,1872
  cp      r0, r1
  brlo    udata_clear_loop
80002d50:	02 30       	cp.w	r0,r1
  // Safety: Set the default "return" @ to the exit routine address.
  lda.w   lr, exit
#endif

  // Start the show.
  lda.w   pc, main
80002d52:	c0 62       	brcc	80002d5e <udata_clear_loop_end>
80002d54:	30 02       	mov	r2,0
80002d56:	30 03       	mov	r3,0

80002d58 <udata_clear_loop>:
80002d58:	a1 22       	st.d	r0++,r2
80002d5a:	02 30       	cp.w	r0,r1
80002d5c:	cf e3       	brcs	80002d58 <udata_clear_loop>

80002d5e <udata_clear_loop_end>:
80002d5e:	fe cf f7 f2 	sub	pc,pc,-2062
80002d62:	d7 03       	nop

80002d64 <rxTrama>:
	
	ENABLE_TRX_IRQ();
}

uint8_t rxTrama()
{
80002d64:	eb cd 40 40 	pushm	r6,lr
80002d68:	20 1d       	sub	sp,4
	uint8_t trama = 0;
80002d6a:	fa cb ff fc 	sub	r11,sp,-4
80002d6e:	30 08       	mov	r8,0
80002d70:	16 f8       	st.b	--r11,r8

	/*Saving the current interrupt status & disabling the global interrupt */
	ENTER_CRITICAL_REGION();
80002d72:	e1 b6 00 00 	mfsr	r6,0x0
80002d76:	d3 03       	ssrf	0x10
	/* Do dummy read for initiating SPI read */
	spi_read_packet(AT86RFX_SPI, &trama, 1);
80002d78:	30 1a       	mov	r10,1
80002d7a:	fe 7c 40 00 	mov	r12,-49152
80002d7e:	f0 1f 00 09 	mcall	80002da0 <rxTrama+0x3c>
 * \pre SPI device must be selected with spi_select_device() first
 */
static inline void spi_deselect_device(volatile avr32_spi_t *spi,
		struct spi_device *device)
{
	spi_unselectChip(spi,device->id);
80002d82:	48 98       	lddpc	r8,80002da4 <rxTrama+0x40>
80002d84:	11 8b       	ld.ub	r11,r8[0x0]
80002d86:	fe 7c 40 00 	mov	r12,-49152
80002d8a:	f0 1f 00 08 	mcall	80002da8 <rxTrama+0x44>

	/* Stop the SPI transaction by setting SEL high */
	spi_deselect_device(AT86RFX_SPI, &SPI_AT86RFX_DEVICE);

	/*Restoring the interrupt status which was stored & enabling the global interrupt */
	LEAVE_CRITICAL_REGION();
80002d8e:	e6 16 00 01 	andh	r6,0x1,COH
80002d92:	c0 21       	brne	80002d96 <rxTrama+0x32>
80002d94:	d5 03       	csrf	0x10

	return trama;

}
80002d96:	1b bc       	ld.ub	r12,sp[0x3]
80002d98:	2f fd       	sub	sp,-4
80002d9a:	e3 cd 80 40 	ldm	sp++,r6,pc
80002d9e:	00 00       	add	r0,r0
80002da0:	80 00       	ld.sh	r0,r0[0x0]
80002da2:	2e 6a       	sub	r10,-26
80002da4:	00 00       	add	r0,r0
80002da6:	00 08       	add	r8,r0
80002da8:	80 00       	ld.sh	r0,r0[0x0]
80002daa:	28 54       	sub	r4,-123

80002dac <pal_trx_reg_read>:
	/*Calling the interrupt routines */
	trx_irq_handler_cb();
}

uint8_t pal_trx_reg_read(uint8_t addr)
{
80002dac:	eb cd 40 c0 	pushm	r6-r7,lr
80002db0:	20 2d       	sub	sp,8
80002db2:	ba 8c       	st.b	sp[0x0],r12
	uint8_t register_value = 0;
80002db4:	30 08       	mov	r8,0
80002db6:	ba f8       	st.b	sp[0x7],r8

	/*Saving the current interrupt status & disabling the global interrupt */
	ENTER_CRITICAL_REGION();
80002db8:	e1 b6 00 00 	mfsr	r6,0x0
80002dbc:	d3 03       	ssrf	0x10

	/* Prepare the command byte */
	addr |= READ_ACCESS_COMMAND;
80002dbe:	1b 88       	ld.ub	r8,sp[0x0]
80002dc0:	ea 18 ff ff 	orh	r8,0xffff
80002dc4:	e8 18 ff 80 	orl	r8,0xff80
80002dc8:	ba 88       	st.b	sp[0x0],r8
 *
 */
static inline void spi_select_device(volatile avr32_spi_t *spi,
		struct spi_device *device)
{
	spi_selectChip(spi,device->id);
80002dca:	49 17       	lddpc	r7,80002e0c <pal_trx_reg_read+0x60>
80002dcc:	0f 8b       	ld.ub	r11,r7[0x0]
80002dce:	fe 7c 40 00 	mov	r12,-49152
80002dd2:	f0 1f 00 10 	mcall	80002e10 <pal_trx_reg_read+0x64>

	/* Start SPI transaction by pulling SEL low */
	spi_select_device(AT86RFX_SPI, &SPI_AT86RFX_DEVICE);

	/* Send the Read command byte */
	spi_write_packet(AT86RFX_SPI, &addr, 1);
80002dd6:	30 1a       	mov	r10,1
80002dd8:	1a 9b       	mov	r11,sp
80002dda:	fe 7c 40 00 	mov	r12,-49152
80002dde:	f0 1f 00 0e 	mcall	80002e14 <pal_trx_reg_read+0x68>

	/* Do dummy read for initiating SPI read */
	spi_read_packet(AT86RFX_SPI, &register_value, 1);
80002de2:	30 1a       	mov	r10,1
80002de4:	fa cb ff f9 	sub	r11,sp,-7
80002de8:	fe 7c 40 00 	mov	r12,-49152
80002dec:	f0 1f 00 0b 	mcall	80002e18 <pal_trx_reg_read+0x6c>
 * \pre SPI device must be selected with spi_select_device() first
 */
static inline void spi_deselect_device(volatile avr32_spi_t *spi,
		struct spi_device *device)
{
	spi_unselectChip(spi,device->id);
80002df0:	0f 8b       	ld.ub	r11,r7[0x0]
80002df2:	fe 7c 40 00 	mov	r12,-49152
80002df6:	f0 1f 00 0a 	mcall	80002e1c <pal_trx_reg_read+0x70>

	/* Stop the SPI transaction by setting SEL high */
	spi_deselect_device(AT86RFX_SPI, &SPI_AT86RFX_DEVICE);

	/*Restoring the interrupt status which was stored & enabling the global interrupt */
	LEAVE_CRITICAL_REGION();
80002dfa:	e6 16 00 01 	andh	r6,0x1,COH
80002dfe:	c0 21       	brne	80002e02 <pal_trx_reg_read+0x56>
80002e00:	d5 03       	csrf	0x10

	return register_value;
}
80002e02:	1b fc       	ld.ub	r12,sp[0x7]
80002e04:	2f ed       	sub	sp,-8
80002e06:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
80002e0a:	00 00       	add	r0,r0
80002e0c:	00 00       	add	r0,r0
80002e0e:	00 08       	add	r8,r0
80002e10:	80 00       	ld.sh	r0,r0[0x0]
80002e12:	28 08       	sub	r8,-128
80002e14:	80 00       	ld.sh	r0,r0[0x0]
80002e16:	2e ba       	sub	r10,-21
80002e18:	80 00       	ld.sh	r0,r0[0x0]
80002e1a:	2e 6a       	sub	r10,-26
80002e1c:	80 00       	ld.sh	r0,r0[0x0]
80002e1e:	28 54       	sub	r4,-123

80002e20 <sysclk_init>:

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
80002e20:	e1 b8 00 00 	mfsr	r8,0x0
	cpu_irq_disable();
80002e24:	d3 03       	ssrf	0x10
static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
80002e26:	e6 18 00 01 	andh	r8,0x1,COH
80002e2a:	c0 21       	brne	80002e2e <sysclk_init+0xe>
      cpu_irq_enable();
80002e2c:	d5 03       	csrf	0x10

#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
	/* Signal that the internal frequencies are setup */
	sysclk_initialized = true;
#endif
}
80002e2e:	5e fc       	retal	r12

80002e30 <sysclk_priv_enable_module>:
 * \param bus_id Bus index, given by the \c AVR32_PM_CLK_GRP_xxx definitions.
 * \param module_index Index of the module to be enabled. This is the
 * bit number in the corresponding xxxMASK register.
 */
void sysclk_priv_enable_module(unsigned int bus_id, unsigned int module_index)
{
80002e30:	d4 01       	pushm	lr

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
80002e32:	e1 b9 00 00 	mfsr	r9,0x0
	cpu_irq_disable();
80002e36:	d3 03       	ssrf	0x10
	uint32_t   mask;

	flags = cpu_irq_save();

	/* Enable the clock */
	mask = *(&AVR32_PM.cpumask + bus_id);
80002e38:	a3 6c       	lsl	r12,0x2
80002e3a:	fe 7a 14 20 	mov	r10,-60384
80002e3e:	f8 0a 00 08 	add	r8,r12,r10
80002e42:	70 0a       	ld.w	r10,r8[0x0]
	mask |= 1U << module_index;
80002e44:	30 1e       	mov	lr,1
80002e46:	fc 0b 09 4b 	lsl	r11,lr,r11
80002e4a:	14 4b       	or	r11,r10
	AVR32_PM.unlock = 0xaa000020 + (4 * bus_id);
80002e4c:	32 0a       	mov	r10,32
80002e4e:	ea 1a aa 00 	orh	r10,0xaa00
80002e52:	14 0c       	add	r12,r10
80002e54:	fe 7a 14 00 	mov	r10,-60416
80002e58:	f5 4c 00 58 	st.w	r10[88],r12
	*(&AVR32_PM.cpumask + bus_id) = mask;
80002e5c:	91 0b       	st.w	r8[0x0],r11
static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
80002e5e:	12 98       	mov	r8,r9
80002e60:	e6 18 00 01 	andh	r8,0x1,COH
80002e64:	c0 21       	brne	80002e68 <sysclk_priv_enable_module+0x38>
      cpu_irq_enable();
80002e66:	d5 03       	csrf	0x10

	cpu_irq_restore(flags);
}
80002e68:	d8 02       	popm	pc

80002e6a <spi_read_packet>:
#endif
}

status_code_t spi_read_packet(volatile avr32_spi_t *spi,
		uint8_t *data, size_t len)
{
80002e6a:	eb cd 40 80 	pushm	r7,lr
	unsigned int timeout = SPI_TIMEOUT;
	uint8_t val;
	size_t i=0;
	while(len) {
80002e6e:	58 0a       	cp.w	r10,0
80002e70:	c0 61       	brne	80002e7c <spi_read_packet+0x12>
80002e72:	c2 28       	rjmp	80002eb6 <spi_read_packet+0x4c>
		timeout = SPI_TIMEOUT;
		while (!spi_is_tx_ready(spi)) {
			if (!timeout--) {
80002e74:	58 08       	cp.w	r8,0
80002e76:	c1 d0       	breq	80002eb0 <spi_read_packet+0x46>
80002e78:	20 18       	sub	r8,1
80002e7a:	c0 68       	rjmp	80002e86 <spi_read_packet+0x1c>
80002e7c:	e0 6e 3a 98 	mov	lr,15000
 * \param data The data byte to be loaded
 *
 */
static inline void spi_put(volatile avr32_spi_t *spi, uint16_t data)
{
	spi->tdr = data << AVR32_SPI_TDR_TD_OFFSET;
80002e80:	e0 67 00 ff 	mov	r7,255
80002e84:	1c 98       	mov	r8,lr
 *   \retval 1  All transmissions complete.
 *   \retval 0  Transmissions not complete.
 */
static inline bool spi_is_tx_ready(volatile avr32_spi_t *spi)
{
	return (spi->sr & AVR32_SPI_SR_TDRE_MASK) != 0;
80002e86:	78 49       	ld.w	r9,r12[0x10]
	unsigned int timeout = SPI_TIMEOUT;
	uint8_t val;
	size_t i=0;
	while(len) {
		timeout = SPI_TIMEOUT;
		while (!spi_is_tx_ready(spi)) {
80002e88:	e2 19 00 02 	andl	r9,0x2,COH
80002e8c:	cf 40       	breq	80002e74 <spi_read_packet+0xa>
 * \param data The data byte to be loaded
 *
 */
static inline void spi_put(volatile avr32_spi_t *spi, uint16_t data)
{
	spi->tdr = data << AVR32_SPI_TDR_TD_OFFSET;
80002e8e:	99 37       	st.w	r12[0xc],r7
80002e90:	1c 98       	mov	r8,lr
				return ERR_TIMEOUT;
			}
		}
		spi_write_single(spi,CONFIG_SPI_MASTER_DUMMY);
		timeout = SPI_TIMEOUT;
		while (!spi_is_rx_ready(spi)) {
80002e92:	c0 48       	rjmp	80002e9a <spi_read_packet+0x30>
			if (!timeout--) {
80002e94:	58 08       	cp.w	r8,0
80002e96:	c0 d0       	breq	80002eb0 <spi_read_packet+0x46>
80002e98:	20 18       	sub	r8,1
 *
 * \return \c 1 if the SPI Receiver is ready, otherwise \c 0.
 */
static inline bool spi_is_rx_ready(volatile avr32_spi_t *spi)
{
	return (spi->sr &
80002e9a:	78 49       	ld.w	r9,r12[0x10]
				return ERR_TIMEOUT;
			}
		}
		spi_write_single(spi,CONFIG_SPI_MASTER_DUMMY);
		timeout = SPI_TIMEOUT;
		while (!spi_is_rx_ready(spi)) {
80002e9c:	e2 19 02 01 	andl	r9,0x201,COH
80002ea0:	e0 49 02 01 	cp.w	r9,513
80002ea4:	cf 81       	brne	80002e94 <spi_read_packet+0x2a>
 * \return The data byte
 *
 */
static inline uint16_t spi_get(volatile avr32_spi_t *spi)
{
	return (spi->rdr >> AVR32_SPI_RDR_RD_OFFSET);
80002ea6:	78 28       	ld.w	r8,r12[0x8]
			if (!timeout--) {
				return ERR_TIMEOUT;
			}
		}
		spi_read_single(spi,&val);
		data[i] = val;
80002ea8:	16 c8       	st.b	r11++,r8
		i++;
		len--;
80002eaa:	20 1a       	sub	r10,1
		uint8_t *data, size_t len)
{
	unsigned int timeout = SPI_TIMEOUT;
	uint8_t val;
	size_t i=0;
	while(len) {
80002eac:	ce c1       	brne	80002e84 <spi_read_packet+0x1a>
80002eae:	c0 48       	rjmp	80002eb6 <spi_read_packet+0x4c>
80002eb0:	3f dc       	mov	r12,-3
80002eb2:	e3 cd 80 80 	ldm	sp++,r7,pc
80002eb6:	e3 cf 80 80 	ldm	sp++,r7,pc,r12=0

80002eba <spi_write_packet>:
	return STATUS_OK;
}

status_code_t spi_write_packet(volatile avr32_spi_t *spi, const uint8_t *data,
		size_t len)
{
80002eba:	d4 01       	pushm	lr
	unsigned int timeout = SPI_TIMEOUT;
	size_t i=0;
	uint8_t val;
	while(len) {
80002ebc:	58 0a       	cp.w	r10,0
80002ebe:	c0 81       	brne	80002ece <spi_write_packet+0x14>
80002ec0:	c1 28       	rjmp	80002ee4 <spi_write_packet+0x2a>
		timeout = SPI_TIMEOUT;
		while (!spi_is_tx_ready(spi)) {
			if (!timeout--) {
80002ec2:	58 08       	cp.w	r8,0
80002ec4:	c0 31       	brne	80002eca <spi_write_packet+0x10>
80002ec6:	3f dc       	mov	r12,-3
80002ec8:	d8 02       	popm	pc
80002eca:	20 18       	sub	r8,1
80002ecc:	c0 48       	rjmp	80002ed4 <spi_write_packet+0x1a>
80002ece:	e0 6e 3a 98 	mov	lr,15000
80002ed2:	1c 98       	mov	r8,lr
 *   \retval 1  All transmissions complete.
 *   \retval 0  Transmissions not complete.
 */
static inline bool spi_is_tx_ready(volatile avr32_spi_t *spi)
{
	return (spi->sr & AVR32_SPI_SR_TDRE_MASK) != 0;
80002ed4:	78 49       	ld.w	r9,r12[0x10]
	unsigned int timeout = SPI_TIMEOUT;
	size_t i=0;
	uint8_t val;
	while(len) {
		timeout = SPI_TIMEOUT;
		while (!spi_is_tx_ready(spi)) {
80002ed6:	e2 19 00 02 	andl	r9,0x2,COH
80002eda:	cf 40       	breq	80002ec2 <spi_write_packet+0x8>
 * \param data The data byte to be loaded
 *
 */
static inline void spi_put(volatile avr32_spi_t *spi, uint16_t data)
{
	spi->tdr = data << AVR32_SPI_TDR_TD_OFFSET;
80002edc:	17 38       	ld.ub	r8,r11++
80002ede:	99 38       	st.w	r12[0xc],r8
			}
		}
		val = data[i];
		spi_write_single(spi,val);
		i++;
		len--;
80002ee0:	20 1a       	sub	r10,1
		size_t len)
{
	unsigned int timeout = SPI_TIMEOUT;
	size_t i=0;
	uint8_t val;
	while(len) {
80002ee2:	cf 81       	brne	80002ed2 <spi_write_packet+0x18>
80002ee4:	d8 0a       	popm	pc,r12=0
80002ee6:	d7 03       	nop
	...

80002ef4 <getStateAT86RF212>:
	
	else
		sprintf(temps,"%s","X");
}
uint8_t getStateAT86RF212(void)
{
80002ef4:	d4 01       	pushm	lr
	return pal_trx_reg_read(RG_TRX_STATUS) & 0x1F;
80002ef6:	30 1c       	mov	r12,1
80002ef8:	f0 1f 00 03 	mcall	80002f04 <getStateAT86RF212+0x10>
}
80002efc:	f9 dc c0 05 	bfextu	r12,r12,0x0,0x5
80002f00:	d8 02       	popm	pc
80002f02:	00 00       	add	r0,r0
80002f04:	80 00       	ld.sh	r0,r0[0x0]
80002f06:	2d ac       	sub	r12,-38

80002f08 <tc_irq>:
__interrupt
#endif

// Existe la variable timer_eneable que controla la ejecucion de los procesos dentro de la interrupcion
static void tc_irq(void)
{
80002f08:	d4 01       	pushm	lr
	// Clear the interrupt flag. This is a side effect of reading the TC SR.
	tc_read_sr(EXAMPLE_TC, EXAMPLE_TC_CHANNEL);
80002f0a:	30 0b       	mov	r11,0
80002f0c:	fe 7c 5c 00 	mov	r12,-41984
80002f10:	f0 1f 00 17 	mcall	80002f6c <tc_irq+0x64>

	tc_tick++;	// contador para controlar el tiempo de las interrupciones
80002f14:	49 78       	lddpc	r8,80002f70 <tc_irq+0x68>
80002f16:	70 09       	ld.w	r9,r8[0x0]
80002f18:	2f f9       	sub	r9,-1
80002f1a:	91 09       	st.w	r8[0x0],r9
	
	if (tc_tick < 20)
80002f1c:	70 08       	ld.w	r8,r8[0x0]
80002f1e:	59 38       	cp.w	r8,19
80002f20:	e0 8b 00 0c 	brhi	80002f38 <tc_irq+0x30>
	{
		// la funcion toggle pin (parece) que pone el pin en 1
		gpio_toggle_pin(AVR32_PIN_PB09); // PB09 = led 3
80002f24:	32 9c       	mov	r12,41
80002f26:	f0 1f 00 14 	mcall	80002f74 <tc_irq+0x6c>
		gpio_toggle_pin(AVR32_PIN_PA04); // PA04 = led 1
80002f2a:	30 4c       	mov	r12,4
80002f2c:	f0 1f 00 12 	mcall	80002f74 <tc_irq+0x6c>
		gpio_toggle_pin(AVR32_PIN_PA11); // PA11 = led 2 
80002f30:	30 bc       	mov	r12,11
80002f32:	f0 1f 00 11 	mcall	80002f74 <tc_irq+0x6c>
		return;
80002f36:	c1 98       	rjmp	80002f68 <tc_irq+0x60>
	}
	
	if (tc_tick == 21)	
80002f38:	48 e8       	lddpc	r8,80002f70 <tc_irq+0x68>
80002f3a:	70 08       	ld.w	r8,r8[0x0]
80002f3c:	59 58       	cp.w	r8,21
80002f3e:	c0 41       	brne	80002f46 <tc_irq+0x3e>
		gpio_toggle_pin(AVR32_PIN_PB09);
80002f40:	32 9c       	mov	r12,41
80002f42:	f0 1f 00 0d 	mcall	80002f74 <tc_irq+0x6c>
		
	if (tc_tick == 22)
80002f46:	48 b8       	lddpc	r8,80002f70 <tc_irq+0x68>
80002f48:	70 08       	ld.w	r8,r8[0x0]
80002f4a:	59 68       	cp.w	r8,22
80002f4c:	c0 41       	brne	80002f54 <tc_irq+0x4c>
		gpio_toggle_pin(AVR32_PIN_PA04);
80002f4e:	30 4c       	mov	r12,4
80002f50:	f0 1f 00 09 	mcall	80002f74 <tc_irq+0x6c>
	
	if (tc_tick == 23)
80002f54:	48 78       	lddpc	r8,80002f70 <tc_irq+0x68>
80002f56:	70 08       	ld.w	r8,r8[0x0]
80002f58:	59 78       	cp.w	r8,23
80002f5a:	c0 71       	brne	80002f68 <tc_irq+0x60>
	{
		gpio_toggle_pin(AVR32_PIN_PA11);	
80002f5c:	30 bc       	mov	r12,11
80002f5e:	f0 1f 00 06 	mcall	80002f74 <tc_irq+0x6c>
		tc_tick = 1;
80002f62:	30 19       	mov	r9,1
80002f64:	48 38       	lddpc	r8,80002f70 <tc_irq+0x68>
80002f66:	91 09       	st.w	r8[0x0],r9
		

	
	
	
}
80002f68:	d4 02       	popm	lr
80002f6a:	d6 03       	rete
80002f6c:	80 00       	ld.sh	r0,r0[0x0]
80002f6e:	29 fa       	sub	r10,-97
80002f70:	00 00       	add	r0,r0
80002f72:	00 10       	sub	r0,r0
80002f74:	80 00       	ld.sh	r0,r0[0x0]
80002f76:	26 74       	sub	r4,103

80002f78 <usart_int_handler_RS232>:
#endif


// Manejo INTERRUPCION UART
static void usart_int_handler_RS232(void)
{
80002f78:	d4 01       	pushm	lr
80002f7a:	20 1d       	sub	sp,4
	// TDW sensor de temperatura -> RX UART2 Pin 24 MCU
	tc_stop(tc,EXAMPLE_TC_CHANNEL);
80002f7c:	30 0b       	mov	r11,0
80002f7e:	49 b8       	lddpc	r8,80002fe8 <usart_int_handler_RS232+0x70>
80002f80:	70 0c       	ld.w	r12,r8[0x0]
80002f82:	f0 1f 00 1b 	mcall	80002fec <usart_int_handler_RS232+0x74>
	
	uint8_t c=0;
80002f86:	fa cb ff fc 	sub	r11,sp,-4
80002f8a:	30 08       	mov	r8,0
80002f8c:	16 f8       	st.b	--r11,r8
	 * as the call to usart_putchar will take enough time for this before
	 * the interrupt handler is left and the interrupt priority level is
	 * unmasked by the CPU.
	 */
		
	if (usart_read_char(&AVR32_USART2, &c) != USART_SUCCESS) //aqui lee el caracter por el puerto uart2
80002f8e:	fe 7c 38 00 	mov	r12,-51200
80002f92:	f0 1f 00 18 	mcall	80002ff0 <usart_int_handler_RS232+0x78>
80002f96:	c2 61       	brne	80002fe2 <usart_int_handler_RS232+0x6a>
		return;
	
	cola_PC[cola_PC_nw] = c;
80002f98:	49 78       	lddpc	r8,80002ff4 <usart_int_handler_RS232+0x7c>
80002f9a:	11 88       	ld.ub	r8,r8[0x0]
80002f9c:	1b b9       	ld.ub	r9,sp[0x3]
80002f9e:	49 7a       	lddpc	r10,80002ff8 <usart_int_handler_RS232+0x80>
80002fa0:	f4 08 0b 09 	st.b	r10[r8],r9
	
	if (cola_PC[cola_PC_nw] == 0x01)
80002fa4:	30 1a       	mov	r10,1
80002fa6:	f4 09 18 00 	cp.b	r9,r10
80002faa:	c0 c1       	brne	80002fc2 <usart_int_handler_RS232+0x4a>
	{	
		if (!configuracion){
80002fac:	49 49       	lddpc	r9,80002ffc <usart_int_handler_RS232+0x84>
80002fae:	13 8a       	ld.ub	r10,r9[0x0]
80002fb0:	30 09       	mov	r9,0
80002fb2:	f2 0a 18 00 	cp.b	r10,r9
80002fb6:	c0 31       	brne	80002fbc <usart_int_handler_RS232+0x44>
			pConfiguracion = cola_PC_nw;
80002fb8:	49 29       	lddpc	r9,80003000 <usart_int_handler_RS232+0x88>
80002fba:	b2 88       	st.b	r9[0x0],r8
		}
		configuracion = true;
80002fbc:	30 1a       	mov	r10,1
80002fbe:	49 09       	lddpc	r9,80002ffc <usart_int_handler_RS232+0x84>
80002fc0:	b2 8a       	st.b	r9[0x0],r10
		
	}
	cola_PC_nw++;
80002fc2:	2f f8       	sub	r8,-1
80002fc4:	48 c9       	lddpc	r9,80002ff4 <usart_int_handler_RS232+0x7c>
80002fc6:	b2 88       	st.b	r9[0x0],r8
	
	if (cola_PC_nw >= tamano_cola)
80002fc8:	3c 79       	mov	r9,-57
80002fca:	f2 08 18 00 	cp.b	r8,r9
80002fce:	e0 88 00 05 	brls	80002fd8 <usart_int_handler_RS232+0x60>
	cola_PC_nw = 0;
80002fd2:	30 09       	mov	r9,0
80002fd4:	48 88       	lddpc	r8,80002ff4 <usart_int_handler_RS232+0x7c>
80002fd6:	b0 89       	st.b	r8[0x0],r9
	
	tc_start(tc,EXAMPLE_TC_CHANNEL);
80002fd8:	30 0b       	mov	r11,0
80002fda:	48 48       	lddpc	r8,80002fe8 <usart_int_handler_RS232+0x70>
80002fdc:	70 0c       	ld.w	r12,r8[0x0]
80002fde:	f0 1f 00 0a 	mcall	80003004 <usart_int_handler_RS232+0x8c>
	return;

	
}
80002fe2:	2f fd       	sub	sp,-4
80002fe4:	d4 02       	popm	lr
80002fe6:	d6 03       	rete
80002fe8:	00 00       	add	r0,r0
80002fea:	00 0c       	add	r12,r0
80002fec:	80 00       	ld.sh	r0,r0[0x0]
80002fee:	29 e8       	sub	r8,-98
80002ff0:	80 00       	ld.sh	r0,r0[0x0]
80002ff2:	2b e4       	sub	r4,-66
80002ff4:	00 00       	add	r0,r0
80002ff6:	06 35       	cp.w	r5,r3
80002ff8:	00 00       	add	r0,r0
80002ffa:	06 80       	andn	r0,r3
80002ffc:	00 00       	add	r0,r0
80002ffe:	06 34       	cp.w	r4,r3
80003000:	00 00       	add	r0,r0
80003002:	06 38       	cp.w	r8,r3
80003004:	80 00       	ld.sh	r0,r0[0x0]
80003006:	29 d6       	sub	r6,-99

80003008 <leer_temp>:
	int estado_usart2 = usart_init_rs232(&AVR32_USART2, &usart_opt, sysclk_get_peripheral_bus_hz(&AVR32_USART2));	
	return estado_usart2;
}

void leer_temp(char* temps)
{
80003008:	eb cd 40 80 	pushm	r7,lr
8000300c:	20 6d       	sub	sp,24
8000300e:	18 97       	mov	r7,r12
	double temp = 0;
	twim_package_t packet_received;
	uint8_t read_data[2];
	float temperature = 0;
	
	read_data[0] = read_data[1] = 0;
80003010:	30 08       	mov	r8,0
80003012:	ba 98       	st.b	sp[0x1],r8
80003014:	ba 88       	st.b	sp[0x0],r8
	
	status_code_t status;
	// TWI chip address to communicate with
	packet_received.chip = TARGET_ADDRESS;
80003016:	34 89       	mov	r9,72
80003018:	50 19       	stdsp	sp[0x4],r9
	
	// Where to find the data to be written
	packet_received.buffer = read_data;
8000301a:	50 3d       	stdsp	sp[0xc],sp
	
	// How many bytes do we want to read
	packet_received.length = AT30TSE_TEMPERATURE_REG_SIZE;
8000301c:	30 29       	mov	r9,2
8000301e:	50 49       	stdsp	sp[0x10],r9
	
	//! Transfer direction
	//packet_received.read = true;
	
	// Registry Address
	packet_received.addr[0] = AT30TSE_TEMPERATURE_REG;
80003020:	fb 68 00 08 	st.b	sp[8],r8
	
	// # of BYTES for Address
	packet_received.addr_length = 1;
80003024:	30 18       	mov	r8,1
80003026:	fb 68 00 0b 	st.b	sp[11],r8
 * \return STATUS_OK   If all bytes were read, error code otherwise
 */
static inline status_code_t twi_master_read (volatile avr32_twi_t *twim,
		const twi_package_t *package)
{
	return (twim_read_packet (twim, package));
8000302a:	fa cb ff fc 	sub	r11,sp,-4
8000302e:	fe 7c 44 00 	mov	r12,-48128
80003032:	f0 1f 00 39 	mcall	80003114 <leer_temp+0x10c>
	//print_dbg ("Reading data from TARGET\r\n");
	// Read data from TARGET
	status = twi_master_read(&AVR32_TWIM0, &packet_received);
	
	
	if (status == STATUS_OK)
80003036:	c6 61       	brne	80003102 <leer_temp+0xfa>
	{
		uint16_t data = (read_data[0] << 8) | read_data[1];
80003038:	1b 89       	ld.ub	r9,sp[0x0]
8000303a:	1b 98       	ld.ub	r8,sp[0x1]
8000303c:	f1 e9 10 88 	or	r8,r8,r9<<0x8
80003040:	5c 88       	casts.h	r8
		int8_t sign = 1;

		//Check if negative and clear sign bit.
		if (data & (1 << 15)) {
80003042:	30 09       	mov	r9,0
80003044:	f2 08 19 00 	cp.h	r8,r9
80003048:	c0 35       	brlt	8000304e <leer_temp+0x46>
8000304a:	30 1b       	mov	r11,1
8000304c:	c0 58       	rjmp	80003056 <leer_temp+0x4e>
			sign *= -1;
			data &= ~(1 << 15);
8000304e:	f1 d8 c0 0f 	bfextu	r8,r8,0x0,0xf
80003052:	e0 6b 00 ff 	mov	r11,255
		}
		
		
		// Convert to temperature.
		switch (resolution) {
80003056:	4b 19       	lddpc	r9,80003118 <leer_temp+0x110>
80003058:	13 89       	ld.ub	r9,r9[0x0]
8000305a:	30 1a       	mov	r10,1
8000305c:	f4 09 18 00 	cp.b	r9,r10
80003060:	c1 c0       	breq	80003098 <leer_temp+0x90>
80003062:	58 09       	cp.w	r9,0
80003064:	c0 b0       	breq	8000307a <leer_temp+0x72>
80003066:	30 2a       	mov	r10,2
80003068:	f4 09 18 00 	cp.b	r9,r10
8000306c:	c2 50       	breq	800030b6 <leer_temp+0xae>
8000306e:	30 3a       	mov	r10,3
80003070:	f4 09 18 00 	cp.b	r9,r10
80003074:	c3 00       	breq	800030d4 <leer_temp+0xcc>
80003076:	30 0c       	mov	r12,0
80003078:	c3 c8       	rjmp	800030f0 <leer_temp+0xe8>
			case AT30TSE_CONFIG_RES_9_bit:
			data = (data >> 7);
			temperature = data * sign * 0.5;
8000307a:	f1 d8 c0 e9 	bfextu	r8,r8,0x7,0x9
8000307e:	5c 6b       	casts.b	r11
80003080:	f0 0b 02 4c 	mul	r12,r8,r11
80003084:	f0 1f 00 26 	mcall	8000311c <leer_temp+0x114>
80003088:	30 08       	mov	r8,0
8000308a:	fc 19 3f e0 	movh	r9,0x3fe0
8000308e:	f0 1f 00 25 	mcall	80003120 <leer_temp+0x118>
80003092:	f0 1f 00 25 	mcall	80003124 <leer_temp+0x11c>
			break;
80003096:	c2 d8       	rjmp	800030f0 <leer_temp+0xe8>

			case AT30TSE_CONFIG_RES_10_bit:
			data = (data >> 6);
			temperature = data * sign * 0.25;
80003098:	f1 d8 c0 ca 	bfextu	r8,r8,0x6,0xa
8000309c:	5c 6b       	casts.b	r11
8000309e:	f0 0b 02 4c 	mul	r12,r8,r11
800030a2:	f0 1f 00 1f 	mcall	8000311c <leer_temp+0x114>
800030a6:	30 08       	mov	r8,0
800030a8:	fc 19 3f d0 	movh	r9,0x3fd0
800030ac:	f0 1f 00 1d 	mcall	80003120 <leer_temp+0x118>
800030b0:	f0 1f 00 1d 	mcall	80003124 <leer_temp+0x11c>
			break;
800030b4:	c1 e8       	rjmp	800030f0 <leer_temp+0xe8>

			case AT30TSE_CONFIG_RES_11_bit:
			data = (data >> 5);
			temperature = data * sign * 0.125;
800030b6:	f1 d8 c0 ab 	bfextu	r8,r8,0x5,0xb
800030ba:	5c 6b       	casts.b	r11
800030bc:	f0 0b 02 4c 	mul	r12,r8,r11
800030c0:	f0 1f 00 17 	mcall	8000311c <leer_temp+0x114>
800030c4:	30 08       	mov	r8,0
800030c6:	fc 19 3f c0 	movh	r9,0x3fc0
800030ca:	f0 1f 00 16 	mcall	80003120 <leer_temp+0x118>
800030ce:	f0 1f 00 16 	mcall	80003124 <leer_temp+0x11c>
			break;
800030d2:	c0 f8       	rjmp	800030f0 <leer_temp+0xe8>

			case AT30TSE_CONFIG_RES_12_bit:
			data = (data >> 4);
			temperature = data * sign * 0.0625;
800030d4:	f1 d8 c0 8c 	bfextu	r8,r8,0x4,0xc
800030d8:	5c 6b       	casts.b	r11
800030da:	f0 0b 02 4c 	mul	r12,r8,r11
800030de:	f0 1f 00 10 	mcall	8000311c <leer_temp+0x114>
800030e2:	30 08       	mov	r8,0
800030e4:	fc 19 3f b0 	movh	r9,0x3fb0
800030e8:	f0 1f 00 0e 	mcall	80003120 <leer_temp+0x118>
800030ec:	f0 1f 00 0e 	mcall	80003124 <leer_temp+0x11c>
			default:
			break;
		}
		
		
		sprintf(temps,"%.1f",temperature);
800030f0:	f0 1f 00 0e 	mcall	80003128 <leer_temp+0x120>
800030f4:	bb 2b       	st.d	--sp,r10
800030f6:	48 eb       	lddpc	r11,8000312c <leer_temp+0x124>
800030f8:	0e 9c       	mov	r12,r7
800030fa:	f0 1f 00 0e 	mcall	80003130 <leer_temp+0x128>
800030fe:	2f ed       	sub	sp,-8
80003100:	c0 68       	rjmp	8000310c <leer_temp+0x104>
		
	}
	
	else
		sprintf(temps,"%s","X");
80003102:	30 2a       	mov	r10,2
80003104:	48 cb       	lddpc	r11,80003134 <leer_temp+0x12c>
80003106:	0e 9c       	mov	r12,r7
80003108:	f0 1f 00 0c 	mcall	80003138 <leer_temp+0x130>
}
8000310c:	2f ad       	sub	sp,-24
8000310e:	e3 cd 80 80 	ldm	sp++,r7,pc
80003112:	00 00       	add	r0,r0
80003114:	80 00       	ld.sh	r0,r0[0x0]
80003116:	22 30       	sub	r0,35
80003118:	00 00       	add	r0,r0
8000311a:	00 26       	rsub	r6,r0
8000311c:	80 00       	ld.sh	r0,r0[0x0]
8000311e:	39 90       	mov	r0,-103
80003120:	80 00       	ld.sh	r0,r0[0x0]
80003122:	37 b4       	mov	r4,123
80003124:	80 00       	ld.sh	r0,r0[0x0]
80003126:	3a d0       	mov	r0,-83
80003128:	80 00       	ld.sh	r0,r0[0x0]
8000312a:	3a 70       	mov	r0,-89
8000312c:	80 00       	ld.sh	r0,r0[0x0]
8000312e:	95 cc       	st.w	r10[0x30],r12
80003130:	80 00       	ld.sh	r0,r0[0x0]
80003132:	3c b0       	mov	r0,-53
80003134:	80 00       	ld.sh	r0,r0[0x0]
80003136:	95 d4       	st.w	r10[0x34],r4
80003138:	80 00       	ld.sh	r0,r0[0x0]
8000313a:	3b 5a       	mov	r10,-75

8000313c <sysclk_enable_pba_module>:
/**
 * \brief Enable a module clock derived from the PBA clock
 * \param index Index of the module clock in the PBAMASK register
 */
static inline void sysclk_enable_pba_module(unsigned int index)
{
8000313c:	d4 01       	pushm	lr
	sysclk_priv_enable_module(AVR32_PM_CLK_GRP_PBA, index);
8000313e:	18 9b       	mov	r11,r12
80003140:	30 2c       	mov	r12,2
80003142:	f0 1f 00 02 	mcall	80003148 <sysclk_enable_pba_module+0xc>
}
80003146:	d8 02       	popm	pc
80003148:	80 00       	ld.sh	r0,r0[0x0]
8000314a:	2e 30       	sub	r0,-29

8000314c <rs_232_init_usart>:
	gpio_enable_module(COMPORT0_GPIO_MAP,sizeof(COMPORT0_GPIO_MAP) / sizeof (COMPORT0_GPIO_MAP[0]));
}


int rs_232_init_usart()
{
8000314c:	d4 01       	pushm	lr
		case AVR32_USART1_ADDRESS:
			sysclk_enable_pba_module(SYSCLK_USART1);
			break;

		case AVR32_USART2_ADDRESS:
			sysclk_enable_pba_module(SYSCLK_USART2);
8000314e:	30 bc       	mov	r12,11
80003150:	f0 1f 00 05 	mcall	80003164 <rs_232_init_usart+0x18>
	sysclk_enable_peripheral_clock(&AVR32_USART2);	
	int estado_usart2 = usart_init_rs232(&AVR32_USART2, &usart_opt, sysclk_get_peripheral_bus_hz(&AVR32_USART2));	
80003154:	e0 7a c1 38 	mov	r10,115000
80003158:	48 4b       	lddpc	r11,80003168 <rs_232_init_usart+0x1c>
8000315a:	fe 7c 38 00 	mov	r12,-51200
8000315e:	f0 1f 00 04 	mcall	8000316c <rs_232_init_usart+0x20>
	return estado_usart2;
}
80003162:	d8 02       	popm	pc
80003164:	80 00       	ld.sh	r0,r0[0x0]
80003166:	31 3c       	mov	r12,19
80003168:	00 00       	add	r0,r0
8000316a:	00 14       	sub	r4,r0
8000316c:	80 00       	ld.sh	r0,r0[0x0]
8000316e:	2c 58       	sub	r8,-59

80003170 <rs_232_init_pins>:
	//

}

void rs_232_init_pins(void)
{
80003170:	d4 01       	pushm	lr
80003172:	20 4d       	sub	sp,16
	gpio_map_t COMPORT0_GPIO_MAP =
	{
		{ USART2_RX_PIN, USART2_RX_FUNCTION },
		{ USART2_TX_PIN, USART2_TX_FUNCTION }
	};
80003174:	48 88       	lddpc	r8,80003194 <rs_232_init_pins+0x24>
80003176:	1a 9c       	mov	r12,sp
80003178:	70 09       	ld.w	r9,r8[0x0]
8000317a:	50 09       	stdsp	sp[0x0],r9
8000317c:	70 19       	ld.w	r9,r8[0x4]
8000317e:	50 19       	stdsp	sp[0x4],r9
80003180:	70 29       	ld.w	r9,r8[0x8]
80003182:	50 29       	stdsp	sp[0x8],r9
80003184:	70 38       	ld.w	r8,r8[0xc]
80003186:	50 38       	stdsp	sp[0xc],r8

	gpio_enable_module(COMPORT0_GPIO_MAP,sizeof(COMPORT0_GPIO_MAP) / sizeof (COMPORT0_GPIO_MAP[0]));
80003188:	30 2b       	mov	r11,2
8000318a:	f0 1f 00 04 	mcall	80003198 <rs_232_init_pins+0x28>
}
8000318e:	2f cd       	sub	sp,-16
80003190:	d8 02       	popm	pc
80003192:	00 00       	add	r0,r0
80003194:	80 00       	ld.sh	r0,r0[0x0]
80003196:	95 b8       	st.w	r10[0x2c],r8
80003198:	80 00       	ld.sh	r0,r0[0x0]
8000319a:	25 8c       	sub	r12,88

8000319c <init_i2c_pins>:
		gpio_configure_pin(LED_2, (GPIO_DIR_OUTPUT | GPIO_PULL_UP));
		gpio_configure_pin(LED_3, (GPIO_DIR_OUTPUT | GPIO_PULL_UP));
}

void init_i2c_pins(void)
{
8000319c:	d4 01       	pushm	lr
8000319e:	20 4d       	sub	sp,16
	const gpio_map_t TWI_GPIO_MAP = {
		{AVR32_TWIMS0_TWCK_0_3_PIN, AVR32_TWIMS0_TWCK_0_3_FUNCTION},
		{AVR32_TWIMS0_TWD_0_1_PIN, AVR32_TWIMS0_TWD_0_1_FUNCTION}
	};
800031a0:	48 88       	lddpc	r8,800031c0 <init_i2c_pins+0x24>
800031a2:	1a 9c       	mov	r12,sp
800031a4:	70 09       	ld.w	r9,r8[0x0]
800031a6:	50 09       	stdsp	sp[0x0],r9
800031a8:	70 19       	ld.w	r9,r8[0x4]
800031aa:	50 19       	stdsp	sp[0x4],r9
800031ac:	70 29       	ld.w	r9,r8[0x8]
800031ae:	50 29       	stdsp	sp[0x8],r9
800031b0:	70 38       	ld.w	r8,r8[0xc]
800031b2:	50 38       	stdsp	sp[0xc],r8

	gpio_enable_module (TWI_GPIO_MAP,
800031b4:	30 2b       	mov	r11,2
800031b6:	f0 1f 00 04 	mcall	800031c4 <init_i2c_pins+0x28>
			sizeof (TWI_GPIO_MAP) / sizeof (TWI_GPIO_MAP[0]));
			
}
800031ba:	2f cd       	sub	sp,-16
800031bc:	d8 02       	popm	pc
800031be:	00 00       	add	r0,r0
800031c0:	80 00       	ld.sh	r0,r0[0x0]
800031c2:	99 98       	st.w	r12[0x24],r8
800031c4:	80 00       	ld.sh	r0,r0[0x0]
800031c6:	25 8c       	sub	r12,88

800031c8 <spi_init_pins>:
	tc_start(tc, EXAMPLE_TC_CHANNEL);
}


void spi_init_pins(void)
{
800031c8:	d4 01       	pushm	lr
800031ca:	20 8d       	sub	sp,32
	{
		{SPI_SCK_PIN,  SPI_SCK_FUNCTION },  // SPI Clock.
		{SPI_MISO_PIN, SPI_MISO_FUNCTION},  // MISO.
		{SPI_MOSI_PIN, SPI_MOSI_FUNCTION},  // MOSI.
		{SPI_CS_PIN, SPI_CS_FUNCTION}  // CS.
	};
800031cc:	48 d8       	lddpc	r8,80003200 <spi_init_pins+0x38>
800031ce:	1a 9c       	mov	r12,sp
800031d0:	70 09       	ld.w	r9,r8[0x0]
800031d2:	50 09       	stdsp	sp[0x0],r9
800031d4:	70 19       	ld.w	r9,r8[0x4]
800031d6:	50 19       	stdsp	sp[0x4],r9
800031d8:	70 29       	ld.w	r9,r8[0x8]
800031da:	50 29       	stdsp	sp[0x8],r9
800031dc:	70 39       	ld.w	r9,r8[0xc]
800031de:	50 39       	stdsp	sp[0xc],r9
800031e0:	fa c9 ff f0 	sub	r9,sp,-16
800031e4:	2f 08       	sub	r8,-16
800031e6:	70 0a       	ld.w	r10,r8[0x0]
800031e8:	93 0a       	st.w	r9[0x0],r10
800031ea:	70 1a       	ld.w	r10,r8[0x4]
800031ec:	93 1a       	st.w	r9[0x4],r10
800031ee:	70 2a       	ld.w	r10,r8[0x8]
800031f0:	93 2a       	st.w	r9[0x8],r10
800031f2:	70 38       	ld.w	r8,r8[0xc]
800031f4:	93 38       	st.w	r9[0xc],r8

	gpio_enable_module( SPI_GPIO_MAP,sizeof (SPI_GPIO_MAP) / sizeof (SPI_GPIO_MAP[0]));
800031f6:	30 4b       	mov	r11,4
800031f8:	f0 1f 00 03 	mcall	80003204 <spi_init_pins+0x3c>
}
800031fc:	2f 8d       	sub	sp,-32
800031fe:	d8 02       	popm	pc
80003200:	80 00       	ld.sh	r0,r0[0x0]
80003202:	95 98       	st.w	r10[0x24],r8
80003204:	80 00       	ld.sh	r0,r0[0x0]
80003206:	25 8c       	sub	r12,88

80003208 <led_init_pins>:
	spi_selectionMode(AT86RFX_SPI, 0, 0, 0);
	spi_enable(AT86RFX_SPI);
}

void led_init_pins(void)
{
80003208:	d4 01       	pushm	lr
		gpio_configure_pin(LED_1, (GPIO_DIR_OUTPUT | GPIO_PULL_UP));	
8000320a:	30 5b       	mov	r11,5
8000320c:	30 4c       	mov	r12,4
8000320e:	f0 1f 00 06 	mcall	80003224 <led_init_pins+0x1c>
		gpio_configure_pin(LED_2, (GPIO_DIR_OUTPUT | GPIO_PULL_UP));
80003212:	30 5b       	mov	r11,5
80003214:	30 bc       	mov	r12,11
80003216:	f0 1f 00 04 	mcall	80003224 <led_init_pins+0x1c>
		gpio_configure_pin(LED_3, (GPIO_DIR_OUTPUT | GPIO_PULL_UP));
8000321a:	30 5b       	mov	r11,5
8000321c:	32 9c       	mov	r12,41
8000321e:	f0 1f 00 02 	mcall	80003224 <led_init_pins+0x1c>
}
80003222:	d8 02       	popm	pc
80003224:	80 00       	ld.sh	r0,r0[0x0]
80003226:	25 bc       	sub	r12,91

80003228 <init_rf_pins>:
		escribir_linea_pc("Sensor Temp:\tFAILED\r\n");
	}
} 

void init_rf_pins(void)
{
80003228:	d4 01       	pushm	lr
	//Configuracion de los pines para SPI
	spi_init_pins();
8000322a:	f0 1f 00 08 	mcall	80003248 <init_rf_pins+0x20>

	//PIN para interrupcion externa RF PA13-> IRQ2
	gpio_configure_pin (AVR32_PIN_PA13, (GPIO_DIR_INPUT | GPIO_PULL_UP)); // PA13 IRQ2
8000322e:	30 4b       	mov	r11,4
80003230:	30 dc       	mov	r12,13
80003232:	f0 1f 00 07 	mcall	8000324c <init_rf_pins+0x24>
	gpio_enable_module_pin(AVR32_EIC_EXTINT_2_0_PIN, AVR32_EIC_EXTINT_2_0_FUNCTION); // Habilito interrupcion externa con este pin
80003236:	30 6b       	mov	r11,6
80003238:	30 dc       	mov	r12,13
8000323a:	f0 1f 00 06 	mcall	80003250 <init_rf_pins+0x28>
	//	gpio_enable_pin_interrupt(AT86RFX_IRQ_PIN, GPIO_RISING_EDGE);
	gpio_clear_pin_interrupt_flag(AT86RFX_IRQ_PIN);
8000323e:	30 dc       	mov	r12,13
80003240:	f0 1f 00 05 	mcall	80003254 <init_rf_pins+0x2c>

	// 	gpio_configure_pin(AT86RFX_RST_PIN, GPIO_DIR_OUTPUT | GPIO_INIT_HIGH);
	// 	gpio_configure_pin(AT86RFX_SLP_PIN, GPIO_DIR_OUTPUT | GPIO_INIT_HIGH);
	//

}
80003244:	d8 02       	popm	pc
80003246:	00 00       	add	r0,r0
80003248:	80 00       	ld.sh	r0,r0[0x0]
8000324a:	31 c8       	mov	r8,28
8000324c:	80 00       	ld.sh	r0,r0[0x0]
8000324e:	25 bc       	sub	r12,91
80003250:	80 00       	ld.sh	r0,r0[0x0]
80003252:	24 f8       	sub	r8,79
80003254:	80 00       	ld.sh	r0,r0[0x0]
80003256:	26 8a       	sub	r10,104

80003258 <escribir_linea_pc>:
}



void escribir_linea_pc (char *str)
{
80003258:	d4 01       	pushm	lr
	usart_write_line(&AVR32_USART2,str);
8000325a:	18 9b       	mov	r11,r12
8000325c:	fe 7c 38 00 	mov	r12,-51200
80003260:	f0 1f 00 02 	mcall	80003268 <escribir_linea_pc+0x10>
}
80003264:	d8 02       	popm	pc
80003266:	00 00       	add	r0,r0
80003268:	80 00       	ld.sh	r0,r0[0x0]
8000326a:	2c 08       	sub	r8,-64

8000326c <eic_int_handler2>:

// Manejo INTERRUPCION externa 2 (RF)

// PA13/GPIO 13/GLOC-OUT[0]/GLOC-IN[7]/TC0-A0/SCIF-GCLK[2]/PWMA-PWMA[13]/CAT-SMP/EIC-EXTINT[2]/CAT-CSA[0]/XIN32_2
static void eic_int_handler2(void)
{
8000326c:	eb cd 40 e0 	pushm	r5-r7,lr
	uint8_t IRQ_STATUS = pal_trx_reg_read(RG_IRQ_STATUS) & 0x0C;
80003270:	30 fc       	mov	r12,15
80003272:	f0 1f 00 18 	mcall	800032d0 <eic_int_handler2+0x64>
80003276:	18 95       	mov	r5,r12
	variable1=pal_trx_reg_read(RG_IRQ_STATUS);
80003278:	30 fc       	mov	r12,15
8000327a:	f0 1f 00 16 	mcall	800032d0 <eic_int_handler2+0x64>
8000327e:	49 66       	lddpc	r6,800032d4 <eic_int_handler2+0x68>
80003280:	ac 8c       	st.b	r6[0x0],r12
	variable2=pal_trx_reg_read(RG_IRQ_MASK);
80003282:	30 ec       	mov	r12,14
80003284:	f0 1f 00 13 	mcall	800032d0 <eic_int_handler2+0x64>
80003288:	49 47       	lddpc	r7,800032d8 <eic_int_handler2+0x6c>
8000328a:	ae 8c       	st.b	r7[0x0],r12
		
		// Interrupt Line must be cleared to enable
		eic_clear_interrupt_line(&AVR32_EIC, AVR32_EIC_INT2);
8000328c:	30 2b       	mov	r11,2
8000328e:	fe 7c 24 00 	mov	r12,-56320
80003292:	f0 1f 00 13 	mcall	800032dc <eic_int_handler2+0x70>
		//IRQ2 Pin 26 MCU --> Pin 24 T
		//IRQ_STATUS = pal_trx_reg_read(RG_IRQ_STATUS);
		variable1=pal_trx_reg_read(RG_IRQ_STATUS);
80003296:	30 fc       	mov	r12,15
80003298:	f0 1f 00 0e 	mcall	800032d0 <eic_int_handler2+0x64>
8000329c:	ac 8c       	st.b	r6[0x0],r12
		variable2=pal_trx_reg_read(RG_IRQ_MASK);
8000329e:	30 ec       	mov	r12,14
800032a0:	f0 1f 00 0c 	mcall	800032d0 <eic_int_handler2+0x64>
800032a4:	ae 8c       	st.b	r7[0x0],r12
		switch (IRQ_STATUS)
800032a6:	e2 15 00 0c 	andl	r5,0xc,COH
800032aa:	30 48       	mov	r8,4
800032ac:	f0 05 18 00 	cp.b	r5,r8
800032b0:	c0 90       	breq	800032c2 <eic_int_handler2+0x56>
800032b2:	30 88       	mov	r8,8
800032b4:	f0 05 18 00 	cp.b	r5,r8
800032b8:	c0 91       	brne	800032ca <eic_int_handler2+0x5e>
		{
			case TRX_IRQ_TRX_END:
				escribir_linea_pc("\n\n --> Trama enviada :) :) \r\n");
800032ba:	48 ac       	lddpc	r12,800032e0 <eic_int_handler2+0x74>
800032bc:	f0 1f 00 0a 	mcall	800032e4 <eic_int_handler2+0x78>
			break;
800032c0:	c0 58       	rjmp	800032ca <eic_int_handler2+0x5e>
			case TRX_IRQ_RX_START:
				escribir_linea_pc(rxTrama()); // creo q se tendria que leer la interrupcion de la SPI
800032c2:	f0 1f 00 0a 	mcall	800032e8 <eic_int_handler2+0x7c>
800032c6:	f0 1f 00 08 	mcall	800032e4 <eic_int_handler2+0x78>
			break;
		}
}
800032ca:	e3 cd 40 e0 	ldm	sp++,r5-r7,lr
800032ce:	d6 03       	rete
800032d0:	80 00       	ld.sh	r0,r0[0x0]
800032d2:	2d ac       	sub	r12,-38
800032d4:	00 00       	add	r0,r0
800032d6:	06 76       	tst	r6,r3
800032d8:	00 00       	add	r0,r0
800032da:	06 77       	tst	r7,r3
800032dc:	80 00       	ld.sh	r0,r0[0x0]
800032de:	24 dc       	sub	r12,77
800032e0:	80 00       	ld.sh	r0,r0[0x0]
800032e2:	95 d8       	st.w	r10[0x34],r8
800032e4:	80 00       	ld.sh	r0,r0[0x0]
800032e6:	32 58       	mov	r8,37
800032e8:	80 00       	ld.sh	r0,r0[0x0]
800032ea:	2d 64       	sub	r4,-42

800032ec <modeConfig>:
	//cpu_irq_enable();
	estadoPorPc();
	escribir_linea_pc("\n Terminando configuracion AT86RF212 \n\n");
}
void modeConfig()
{
800032ec:	d4 01       	pushm	lr
// cuando esta en modo de configuracion no hace nada, solo espera que le lleguen los datos

	while(cola_PC_nw <= (pConfiguracion + 0x09));
800032ee:	49 58       	lddpc	r8,80003340 <modeConfig+0x54>
800032f0:	11 89       	ld.ub	r9,r8[0x0]
800032f2:	49 58       	lddpc	r8,80003344 <modeConfig+0x58>
800032f4:	11 8a       	ld.ub	r10,r8[0x0]
800032f6:	f2 c8 ff f7 	sub	r8,r9,-9
800032fa:	10 3a       	cp.w	r10,r8
800032fc:	e0 8a 00 1f 	brle	8000333a <modeConfig+0x4e>
	// comprobar CRC
	// solo si pasa el crc sigo la configuracion
	tramaConfiguracion.crc = cola_PC[pConfiguracion+8];
80003300:	49 28       	lddpc	r8,80003348 <modeConfig+0x5c>
80003302:	49 3a       	lddpc	r10,8000334c <modeConfig+0x60>
80003304:	f4 09 00 09 	add	r9,r10,r9

	// fin comprobacion
	
	tramaConfiguracion.cmd = cola_PC[pConfiguracion+3];
80003308:	13 ba       	ld.ub	r10,r9[0x3]
8000330a:	b0 9a       	st.b	r8[0x1],r10

	tramaConfiguracion.payload[0] = cola_PC[pConfiguracion+5];	
8000330c:	13 db       	ld.ub	r11,r9[0x5]
8000330e:	b0 ab       	st.b	r8[0x2],r11
	tramaConfiguracion.payload[1] = cola_PC[pConfiguracion+6];
80003310:	13 eb       	ld.ub	r11,r9[0x6]
80003312:	b0 bb       	st.b	r8[0x3],r11
	tramaConfiguracion.payload[2] = cola_PC[pConfiguracion+7];
80003314:	13 f9       	ld.ub	r9,r9[0x7]
80003316:	b0 c9       	st.b	r8[0x4],r9

	switch (tramaConfiguracion.cmd){
80003318:	33 18       	mov	r8,49
8000331a:	f0 0a 18 00 	cp.b	r10,r8
8000331e:	c0 60       	breq	8000332a <modeConfig+0x3e>
80003320:	33 28       	mov	r8,50
80003322:	f0 0a 18 00 	cp.b	r10,r8
80003326:	c0 b1       	brne	8000333c <modeConfig+0x50>
80003328:	c0 58       	rjmp	80003332 <modeConfig+0x46>
		case BAUDRATE:
			escribir_linea_pc("\r\nConfiguracion del baud rate\n");
8000332a:	48 ac       	lddpc	r12,80003350 <modeConfig+0x64>
8000332c:	f0 1f 00 0a 	mcall	80003354 <modeConfig+0x68>
		break;
80003330:	d8 02       	popm	pc
		case TEMPERATURA:
			escribir_linea_pc("\r\nVeo la temperatura\n");
80003332:	48 ac       	lddpc	r12,80003358 <modeConfig+0x6c>
80003334:	f0 1f 00 08 	mcall	80003354 <modeConfig+0x68>
80003338:	d8 02       	popm	pc
8000333a:	c0 08       	rjmp	8000333a <modeConfig+0x4e>
8000333c:	d8 02       	popm	pc
8000333e:	00 00       	add	r0,r0
80003340:	00 00       	add	r0,r0
80003342:	06 38       	cp.w	r8,r3
80003344:	00 00       	add	r0,r0
80003346:	06 35       	cp.w	r5,r3
80003348:	00 00       	add	r0,r0
8000334a:	06 78       	tst	r8,r3
8000334c:	00 00       	add	r0,r0
8000334e:	06 80       	andn	r0,r3
80003350:	80 00       	ld.sh	r0,r0[0x0]
80003352:	95 f8       	st.w	r10[0x3c],r8
80003354:	80 00       	ld.sh	r0,r0[0x0]
80003356:	32 58       	mov	r8,37
80003358:	80 00       	ld.sh	r0,r0[0x0]
8000335a:	96 18       	ld.sh	r8,r11[0x2]

8000335c <estadoPorPc>:
	RST_LOW();
	pal_trx_reg_write(RG_TRX_CTRL_0,0x08);
	//pal_trx_reg_write(RG_TRX_STATE,CMD_FORCE_TRX_OFF);
	
}
void estadoPorPc(){
8000335c:	d4 01       	pushm	lr
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
8000335e:	e1 b8 00 42 	mfsr	r8,0x108
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
80003362:	f0 ca ff 8d 	sub	r10,r8,-115
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
80003366:	e1 b9 00 42 	mfsr	r9,0x108
  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
    return true;

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
8000336a:	14 38       	cp.w	r8,r10
8000336c:	e0 88 00 08 	brls	8000337c <estadoPorPc+0x20>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
80003370:	12 38       	cp.w	r8,r9
80003372:	fe 98 ff fa 	brls	80003366 <estadoPorPc+0xa>
80003376:	12 3a       	cp.w	r10,r9
80003378:	c5 13       	brcs	8000341a <estadoPorPc+0xbe>
8000337a:	cf 6b       	rjmp	80003366 <estadoPorPc+0xa>
    }
    return false;
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
8000337c:	12 38       	cp.w	r8,r9
8000337e:	e0 8b 00 4e 	brhi	8000341a <estadoPorPc+0xbe>
80003382:	12 3a       	cp.w	r10,r9
80003384:	c4 b3       	brcs	8000341a <estadoPorPc+0xbe>
80003386:	cf 0b       	rjmp	80003366 <estadoPorPc+0xa>
	delay_ms(1);
	switch (getStateAT86RF212()){
		case P_ON:
		escribir_linea_pc("\r\n AT86RF212 en estado ON\n");
80003388:	4a 9c       	lddpc	r12,8000342c <estadoPorPc+0xd0>
8000338a:	f0 1f 00 2a 	mcall	80003430 <estadoPorPc+0xd4>
		break;
8000338e:	c3 18       	rjmp	800033f0 <estadoPorPc+0x94>
		case BUSY_RX:
		escribir_linea_pc("\r\n AT86RF212 en estado BUSY_RX\n");
80003390:	4a 9c       	lddpc	r12,80003434 <estadoPorPc+0xd8>
80003392:	f0 1f 00 28 	mcall	80003430 <estadoPorPc+0xd4>
		break;
80003396:	c2 d8       	rjmp	800033f0 <estadoPorPc+0x94>
		case RX_ON:
		escribir_linea_pc("\r\n AT86RF212 en estado RX\n");
80003398:	4a 8c       	lddpc	r12,80003438 <estadoPorPc+0xdc>
8000339a:	f0 1f 00 26 	mcall	80003430 <estadoPorPc+0xd4>
		break;
8000339e:	c2 98       	rjmp	800033f0 <estadoPorPc+0x94>
		case TRX_OFF:
		escribir_linea_pc("\r\n AT86RF212 en estado TRX_OFF \n");
800033a0:	4a 7c       	lddpc	r12,8000343c <estadoPorPc+0xe0>
800033a2:	f0 1f 00 24 	mcall	80003430 <estadoPorPc+0xd4>
		break;
800033a6:	c2 58       	rjmp	800033f0 <estadoPorPc+0x94>
		case PLL_ON:
		escribir_linea_pc("\r\n AT86RF212 en estado PLL_ON\n");
800033a8:	4a 6c       	lddpc	r12,80003440 <estadoPorPc+0xe4>
800033aa:	f0 1f 00 22 	mcall	80003430 <estadoPorPc+0xd4>
		break;
800033ae:	c2 18       	rjmp	800033f0 <estadoPorPc+0x94>
		case TRX_SLEEP:
		escribir_linea_pc("\r\n AT86RF212 en estado TRX_SLEEP \n");
800033b0:	4a 5c       	lddpc	r12,80003444 <estadoPorPc+0xe8>
800033b2:	f0 1f 00 20 	mcall	80003430 <estadoPorPc+0xd4>
		break;
800033b6:	c1 d8       	rjmp	800033f0 <estadoPorPc+0x94>
		case BUSY_RX_AACK:
		escribir_linea_pc("\r\n AT86RF212 en estado BUSY_RX_AACK\n");
800033b8:	4a 4c       	lddpc	r12,80003448 <estadoPorPc+0xec>
800033ba:	f0 1f 00 1e 	mcall	80003430 <estadoPorPc+0xd4>
		break;
800033be:	c1 98       	rjmp	800033f0 <estadoPorPc+0x94>
		case BUSY_TX_ARET:
		escribir_linea_pc("\r\n AT86RF212 en estado BUSY_TX_ARET \n");
800033c0:	4a 3c       	lddpc	r12,8000344c <estadoPorPc+0xf0>
800033c2:	f0 1f 00 1c 	mcall	80003430 <estadoPorPc+0xd4>
		break;
800033c6:	c1 58       	rjmp	800033f0 <estadoPorPc+0x94>
		case RX_AACK_ON:
		escribir_linea_pc("\r\n AT86RF212 en estado RX_AACK_ON\n");
800033c8:	4a 2c       	lddpc	r12,80003450 <estadoPorPc+0xf4>
800033ca:	f0 1f 00 1a 	mcall	80003430 <estadoPorPc+0xd4>
		break;
800033ce:	c1 18       	rjmp	800033f0 <estadoPorPc+0x94>
		case CMD_TX_ARET_ON:
		escribir_linea_pc("\r\n AT86RF212 en estado TX_ARET_ON\n");
800033d0:	4a 1c       	lddpc	r12,80003454 <estadoPorPc+0xf8>
800033d2:	f0 1f 00 18 	mcall	80003430 <estadoPorPc+0xd4>
		case RX_ON_NOCLK :
		escribir_linea_pc("\r\n AT86RF212 en estado RX_ON_NOCLK \n");
800033d6:	4a 1c       	lddpc	r12,80003458 <estadoPorPc+0xfc>
800033d8:	f0 1f 00 16 	mcall	80003430 <estadoPorPc+0xd4>
		case RX_AACK_ON_NOCLK:
		escribir_linea_pc("\r\n AT86RF212 en estado RX_AACK_ON_NOCLK \n");
800033dc:	4a 0c       	lddpc	r12,8000345c <estadoPorPc+0x100>
800033de:	f0 1f 00 15 	mcall	80003430 <estadoPorPc+0xd4>
		case STATE_TRANSITION_IN_PROGRESS:
		escribir_linea_pc("\r\n :'(  STATE_TRANSITION_IN_PROGRESS ");
800033e2:	4a 0c       	lddpc	r12,80003460 <estadoPorPc+0x104>
800033e4:	f0 1f 00 13 	mcall	80003430 <estadoPorPc+0xd4>
		break;
800033e8:	c0 48       	rjmp	800033f0 <estadoPorPc+0x94>
		
		default:
		escribir_linea_pc("\r\n estado no contemplado");
800033ea:	49 fc       	lddpc	r12,80003464 <estadoPorPc+0x108>
800033ec:	f0 1f 00 11 	mcall	80003430 <estadoPorPc+0xd4>
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
800033f0:	e1 b8 00 42 	mfsr	r8,0x108
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
800033f4:	f0 ca ff 8d 	sub	r10,r8,-115
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
800033f8:	e1 b9 00 42 	mfsr	r9,0x108
  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
    return true;

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
800033fc:	14 38       	cp.w	r8,r10
800033fe:	e0 88 00 08 	brls	8000340e <estadoPorPc+0xb2>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
80003402:	12 38       	cp.w	r8,r9
80003404:	fe 98 ff fa 	brls	800033f8 <estadoPorPc+0x9c>
80003408:	12 3a       	cp.w	r10,r9
8000340a:	c1 03       	brcs	8000342a <estadoPorPc+0xce>
8000340c:	cf 6b       	rjmp	800033f8 <estadoPorPc+0x9c>
    }
    return false;
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
8000340e:	12 38       	cp.w	r8,r9
80003410:	e0 8b 00 0d 	brhi	8000342a <estadoPorPc+0xce>
80003414:	12 3a       	cp.w	r10,r9
80003416:	c0 a3       	brcs	8000342a <estadoPorPc+0xce>
80003418:	cf 0b       	rjmp	800033f8 <estadoPorPc+0x9c>
	//pal_trx_reg_write(RG_TRX_STATE,CMD_FORCE_TRX_OFF);
	
}
void estadoPorPc(){
	delay_ms(1);
	switch (getStateAT86RF212()){
8000341a:	f0 1f 00 14 	mcall	80003468 <estadoPorPc+0x10c>
8000341e:	59 fc       	cp.w	r12,31
80003420:	fe 9b ff e5 	brhi	800033ea <estadoPorPc+0x8e>
80003424:	49 28       	lddpc	r8,8000346c <estadoPorPc+0x110>
80003426:	f0 0c 03 2f 	ld.w	pc,r8[r12<<0x2]
8000342a:	d8 02       	popm	pc
8000342c:	80 00       	ld.sh	r0,r0[0x0]
8000342e:	96 30       	ld.sh	r0,r11[0x6]
80003430:	80 00       	ld.sh	r0,r0[0x0]
80003432:	32 58       	mov	r8,37
80003434:	80 00       	ld.sh	r0,r0[0x0]
80003436:	96 4c       	ld.sh	r12,r11[0x8]
80003438:	80 00       	ld.sh	r0,r0[0x0]
8000343a:	96 6c       	ld.sh	r12,r11[0xc]
8000343c:	80 00       	ld.sh	r0,r0[0x0]
8000343e:	96 88       	ld.uh	r8,r11[0x0]
80003440:	80 00       	ld.sh	r0,r0[0x0]
80003442:	96 ac       	ld.uh	r12,r11[0x4]
80003444:	80 00       	ld.sh	r0,r0[0x0]
80003446:	96 cc       	ld.uh	r12,r11[0x8]
80003448:	80 00       	ld.sh	r0,r0[0x0]
8000344a:	96 f0       	ld.uh	r0,r11[0xe]
8000344c:	80 00       	ld.sh	r0,r0[0x0]
8000344e:	97 18       	st.w	r11[0x4],r8
80003450:	80 00       	ld.sh	r0,r0[0x0]
80003452:	97 40       	st.w	r11[0x10],r0
80003454:	80 00       	ld.sh	r0,r0[0x0]
80003456:	97 64       	st.w	r11[0x18],r4
80003458:	80 00       	ld.sh	r0,r0[0x0]
8000345a:	97 88       	st.w	r11[0x20],r8
8000345c:	80 00       	ld.sh	r0,r0[0x0]
8000345e:	97 b0       	st.w	r11[0x2c],r0
80003460:	80 00       	ld.sh	r0,r0[0x0]
80003462:	97 dc       	st.w	r11[0x34],r12
80003464:	80 00       	ld.sh	r0,r0[0x0]
80003466:	98 04       	ld.sh	r4,r12[0x0]
80003468:	80 00       	ld.sh	r0,r0[0x0]
8000346a:	2e f4       	sub	r4,-17
8000346c:	80 00       	ld.sh	r0,r0[0x0]
8000346e:	95 18       	st.w	r10[0x4],r8

80003470 <init_i2c_module>:
	gpio_enable_module (TWI_GPIO_MAP,
			sizeof (TWI_GPIO_MAP) / sizeof (TWI_GPIO_MAP[0]));
			
}
void init_i2c_module(void)
{
80003470:	d4 01       	pushm	lr
80003472:	20 4d       	sub	sp,16
 * \brief Enable a module clock derived from the PBA clock
 * \param index Index of the module clock in the PBAMASK register
 */
static inline void sysclk_enable_pba_module(unsigned int index)
{
	sysclk_priv_enable_module(AVR32_PM_CLK_GRP_PBA, index);
80003474:	30 eb       	mov	r11,14
80003476:	30 2c       	mov	r12,2
80003478:	f0 1f 00 0e 	mcall	800034b0 <init_i2c_module+0x40>
	{
		.pba_hz = sysclk_get_cpu_hz(),
		.speed = 10000,
		.chip = TARGET_ADDRESS,
		.smbus = 0,
	};
8000347c:	e0 78 c1 38 	mov	r8,115000
80003480:	50 08       	stdsp	sp[0x0],r8
80003482:	e0 68 27 10 	mov	r8,10000
80003486:	50 18       	stdsp	sp[0x4],r8
80003488:	34 88       	mov	r8,72
8000348a:	50 28       	stdsp	sp[0x8],r8
8000348c:	30 08       	mov	r8,0
8000348e:	fb 68 00 0c 	st.b	sp[12],r8
	
	// Initialize as master.
	int status = twim_master_init (&AVR32_TWIM0, &TWIM_OPTIONS);
80003492:	1a 9b       	mov	r11,sp
80003494:	fe 7c 44 00 	mov	r12,-48128
80003498:	f0 1f 00 07 	mcall	800034b4 <init_i2c_module+0x44>
	
	// Check whether TARGET device is connected
	
	if (status == STATUS_OK) {
8000349c:	c0 51       	brne	800034a6 <init_i2c_module+0x36>
		// display test result to user
		escribir_linea_pc("Sensor Temp:\tPASS\r\n");
8000349e:	48 7c       	lddpc	r12,800034b8 <init_i2c_module+0x48>
800034a0:	f0 1f 00 07 	mcall	800034bc <init_i2c_module+0x4c>
800034a4:	c0 48       	rjmp	800034ac <init_i2c_module+0x3c>
	} else {
		// display test result to user
		escribir_linea_pc("Sensor Temp:\tFAILED\r\n");
800034a6:	48 7c       	lddpc	r12,800034c0 <init_i2c_module+0x50>
800034a8:	f0 1f 00 05 	mcall	800034bc <init_i2c_module+0x4c>
	}
} 
800034ac:	2f cd       	sub	sp,-16
800034ae:	d8 02       	popm	pc
800034b0:	80 00       	ld.sh	r0,r0[0x0]
800034b2:	2e 30       	sub	r0,-29
800034b4:	80 00       	ld.sh	r0,r0[0x0]
800034b6:	23 40       	sub	r0,52
800034b8:	80 00       	ld.sh	r0,r0[0x0]
800034ba:	99 0c       	st.w	r12[0x0],r12
800034bc:	80 00       	ld.sh	r0,r0[0x0]
800034be:	32 58       	mov	r8,37
800034c0:	80 00       	ld.sh	r0,r0[0x0]
800034c2:	99 20       	st.w	r12[0x8],r0

800034c4 <spi_init_module>:
	};

	gpio_enable_module( SPI_GPIO_MAP,sizeof (SPI_GPIO_MAP) / sizeof (SPI_GPIO_MAP[0]));
}
void spi_init_module(void)
{
800034c4:	eb cd 40 e0 	pushm	r5-r7,lr
800034c8:	20 4d       	sub	sp,16
		.spck_delay   = 0,
		.trans_delay  = 0,
		.stay_act     = 1,
		.spi_mode     = 0,
		.modfdis      = 0
	};
800034ca:	4a 48       	lddpc	r8,80003558 <spi_init_module+0x94>
800034cc:	1a 95       	mov	r5,sp
800034ce:	70 09       	ld.w	r9,r8[0x0]
800034d0:	50 09       	stdsp	sp[0x0],r9
800034d2:	70 19       	ld.w	r9,r8[0x4]
800034d4:	50 19       	stdsp	sp[0x4],r9
800034d6:	70 29       	ld.w	r9,r8[0x8]
800034d8:	50 29       	stdsp	sp[0x8],r9
800034da:	70 38       	ld.w	r8,r8[0xc]
800034dc:	50 38       	stdsp	sp[0xc],r8
800034de:	30 db       	mov	r11,13
800034e0:	30 2c       	mov	r12,2
800034e2:	f0 1f 00 1f 	mcall	8000355c <spi_init_module+0x98>
 * \param spi       Base address of the SPI instance.
 *
 */
static inline void spi_reset(volatile avr32_spi_t *spi)
{
	spi->cr = AVR32_SPI_CR_SWRST_MASK;
800034e6:	fe 77 40 00 	mov	r7,-49152
800034ea:	e0 68 00 80 	mov	r8,128
800034ee:	8f 08       	st.w	r7[0x0],r8
 *
 * \param spi         Base address of the SPI instance.
 */
static inline void spi_set_master_mode(volatile avr32_spi_t *spi)
{
	spi->MR.mstr = 1;
800034f0:	6e 18       	ld.w	r8,r7[0x4]
800034f2:	30 19       	mov	r9,1
800034f4:	f1 d9 d0 01 	bfins	r8,r9,0x0,0x1
800034f8:	8f 18       	st.w	r7[0x4],r8
 *
 * \param spi Base address of the SPI instance.
 */
static inline void spi_disable_modfault(volatile avr32_spi_t *spi)
{
	spi->MR.modfdis = 1;
800034fa:	6e 18       	ld.w	r8,r7[0x4]
800034fc:	f1 d9 d0 81 	bfins	r8,r9,0x4,0x1
80003500:	8f 18       	st.w	r7[0x4],r8
 *
 * \param spi Base address of the SPI instance.
 */
static inline void spi_disable_loopback(volatile avr32_spi_t *spi)
{
	spi->MR.llb = 0;
80003502:	6e 18       	ld.w	r8,r7[0x4]
80003504:	30 06       	mov	r6,0
80003506:	f1 d6 d0 e1 	bfins	r8,r6,0x7,0x1
8000350a:	8f 18       	st.w	r7[0x4],r8
 * \param chip_select Chip Select.
 */
static inline void spi_set_chipselect(volatile avr32_spi_t *spi,
		uint8_t chip_select)
{
	spi->MR.pcs = chip_select;
8000350c:	6e 18       	ld.w	r8,r7[0x4]
8000350e:	30 f9       	mov	r9,15
80003510:	f1 d9 d2 04 	bfins	r8,r9,0x10,0x4
80003514:	8f 18       	st.w	r7[0x4],r8
 *
 * \param spi         Base address of the SPI instance.
 */
static inline void spi_disable_variable_chipselect(volatile avr32_spi_t *spi)
{
	spi->MR.ps = 0;
80003516:	6e 18       	ld.w	r8,r7[0x4]
80003518:	f1 d6 d0 21 	bfins	r8,r6,0x1,0x1
8000351c:	8f 18       	st.w	r7[0x4],r8
 *
 * \param spi Base address of the SPI instance.
 */
static inline void spi_disable_chipselect_decoding(volatile avr32_spi_t *spi)
{
	spi->MR.pcsdec = 0;
8000351e:	6e 18       	ld.w	r8,r7[0x4]
80003520:	f1 d6 d0 41 	bfins	r8,r6,0x2,0x1
80003524:	8f 18       	st.w	r7[0x4],r8
 * \param spi         Base address of the SPI instance.
 * \param delay       Delay.
 */
static inline void spi_set_delay(volatile avr32_spi_t *spi, uint8_t delay)
{
	spi->MR.dlybcs = delay;
80003526:	6e 18       	ld.w	r8,r7[0x4]
80003528:	f1 d6 d3 08 	bfins	r8,r6,0x18,0x8
8000352c:	8f 18       	st.w	r7[0x4],r8

	spi_master_init(AT86RFX_SPI);
	
	spiOptions.reg= SPI_CS;
8000352e:	30 38       	mov	r8,3
80003530:	ba 88       	st.b	sp[0x0],r8
	spi_setupChipReg(AT86RFX_SPI, &spiOptions, sysclk_get_peripheral_bus_hz(&AVR32_SPI));
80003532:	e0 7a c1 38 	mov	r10,115000
80003536:	1a 9b       	mov	r11,sp
80003538:	0e 9c       	mov	r12,r7
8000353a:	f0 1f 00 0a 	mcall	80003560 <spi_init_module+0x9c>
	spi_selectionMode(AT86RFX_SPI, 0, 0, 0);
8000353e:	0c 99       	mov	r9,r6
80003540:	0c 9a       	mov	r10,r6
80003542:	0c 9b       	mov	r11,r6
80003544:	0e 9c       	mov	r12,r7
80003546:	f0 1f 00 08 	mcall	80003564 <spi_init_module+0xa0>
	spi_enable(AT86RFX_SPI);
8000354a:	0e 9c       	mov	r12,r7
8000354c:	f0 1f 00 07 	mcall	80003568 <spi_init_module+0xa4>
}
80003550:	2f cd       	sub	sp,-16
80003552:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc
80003556:	00 00       	add	r0,r0
80003558:	80 00       	ld.sh	r0,r0[0x0]
8000355a:	99 88       	st.w	r12[0x20],r8
8000355c:	80 00       	ld.sh	r0,r0[0x0]
8000355e:	2e 30       	sub	r0,-29
80003560:	80 00       	ld.sh	r0,r0[0x0]
80003562:	28 7c       	sub	r12,-121
80003564:	80 00       	ld.sh	r0,r0[0x0]
80003566:	27 dc       	sub	r12,125
80003568:	80 00       	ld.sh	r0,r0[0x0]
8000356a:	29 34       	sub	r4,-109

8000356c <main>:
	return;
}

int main (void)

{
8000356c:	d4 31       	pushm	r0-r7,lr
8000356e:	20 3d       	sub	sp,12
	char temps[10] = "\0";
80003570:	4e 78       	lddpc	r8,8000370c <main+0x1a0>
80003572:	90 08       	ld.sh	r8,r8[0x0]
80003574:	ba 08       	st.h	sp[0x0],r8
80003576:	30 8a       	mov	r10,8
80003578:	30 0b       	mov	r11,0
8000357a:	fa cc ff fe 	sub	r12,sp,-2
8000357e:	f0 1f 00 65 	mcall	80003710 <main+0x1a4>
	int i=0;
	
	//board_init();
	// configuracion del clock del sistema ver archivo "conf_clock.h"	
	sysclk_init();	
80003582:	f0 1f 00 65 	mcall	80003714 <main+0x1a8>
	
	//Configuracion de los pines para los LEDS 
	led_init_pins();
80003586:	f0 1f 00 65 	mcall	80003718 <main+0x1ac>

	//Configuracion de los pines para el RS-232
	rs_232_init_pins();
8000358a:	f0 1f 00 65 	mcall	8000371c <main+0x1b0>
	
	//Configuracion pins para RF
	init_rf_pins();
8000358e:	f0 1f 00 65 	mcall	80003720 <main+0x1b4>
	
	//Inicializacion del SPI
	spi_init_module();
80003592:	f0 1f 00 65 	mcall	80003724 <main+0x1b8>
	
	//Inicializacion de la USART	
	int estado_rs_232 = rs_232_init_usart();
80003596:	f0 1f 00 65 	mcall	80003728 <main+0x1bc>


static void inicializar_interrupciones()
{
	// Disable all interrupts.
	Disable_global_interrupt();
8000359a:	d3 03       	ssrf	0x10
	// Initialize interrupt vectors.
	INTC_init_interrupts();
8000359c:	f0 1f 00 64 	mcall	8000372c <main+0x1c0>
	 * EXAMPLE_USART_IRQ is the IRQ of the interrupt handler to register.
	 * AVR32_INTC_INT0 is the interrupt priority level to assign to the
	 * group of this IRQ.
	 */
	
	INTC_register_interrupt(&usart_int_handler_RS232, AVR32_USART2_IRQ, AVR32_INTC_INT0);
800035a0:	30 0a       	mov	r10,0
800035a2:	e0 6b 02 20 	mov	r11,544
800035a6:	4e 3c       	lddpc	r12,80003730 <main+0x1c4>
800035a8:	f0 1f 00 63 	mcall	80003734 <main+0x1c8>

	INTC_register_interrupt(&eic_int_handler2, AVR32_EIC_IRQ_2, AVR32_INTC_INT2);
800035ac:	30 2a       	mov	r10,2
800035ae:	e0 6b 01 61 	mov	r11,353
800035b2:	4e 2c       	lddpc	r12,80003738 <main+0x1cc>
800035b4:	f0 1f 00 60 	mcall	80003734 <main+0x1c8>
	
	// Register the TC interrupt handler to the interrupt controller.
	INTC_register_interrupt(&tc_irq, EXAMPLE_TC_IRQ, EXAMPLE_TC_IRQ_PRIORITY);
800035b8:	30 3a       	mov	r10,3
800035ba:	e0 6b 03 40 	mov	r11,832
800035be:	4e 0c       	lddpc	r12,8000373c <main+0x1d0>
800035c0:	f0 1f 00 5d 	mcall	80003734 <main+0x1c8>
	
	// INTERRUPCIONES EXTERNAS (#2)
	eic_init(&AVR32_EIC, &eic_options2,1);
800035c4:	30 1a       	mov	r10,1
800035c6:	4d fb       	lddpc	r11,80003740 <main+0x1d4>
800035c8:	fe 7c 24 00 	mov	r12,-56320
800035cc:	f0 1f 00 5e 	mcall	80003744 <main+0x1d8>

	// Enable External Interrupt Controller Line
	eic_enable_line(&AVR32_EIC, AVR32_EIC_INT2);
800035d0:	30 2b       	mov	r11,2
800035d2:	fe 7c 24 00 	mov	r12,-56320
800035d6:	f0 1f 00 5d 	mcall	80003748 <main+0x1dc>
	eic_enable_interrupt_line(&AVR32_EIC, AVR32_EIC_INT2);	
800035da:	30 2b       	mov	r11,2
800035dc:	fe 7c 24 00 	mov	r12,-56320
800035e0:	f0 1f 00 5b 	mcall	8000374c <main+0x1e0>
	
	// Enable USART Rx interrupt.
	(&AVR32_USART2)->ier = AVR32_USART_IER_RXRDY_MASK;
800035e4:	30 19       	mov	r9,1
800035e6:	fe 78 38 00 	mov	r8,-51200
800035ea:	91 29       	st.w	r8[0x8],r9
	
	// Enable all interrupts.
	Enable_global_interrupt();
800035ec:	d5 03       	csrf	0x10
		
	//Inicializacion de las interrupciones
	inicializar_interrupciones();
	
	// Inicializacion del timer
	tc_init(tc);
800035ee:	4d 98       	lddpc	r8,80003750 <main+0x1e4>
800035f0:	70 07       	ld.w	r7,r8[0x0]
		.lovrs = 0,
		.covfs = 0
	};
	
	// Initialize the timer/counter.
	tc_init_waveform(tc, &waveform_opt);
800035f2:	4d 9b       	lddpc	r11,80003754 <main+0x1e8>
800035f4:	0e 9c       	mov	r12,r7
800035f6:	f0 1f 00 59 	mcall	80003758 <main+0x1ec>
	 * We want: (1 / (fPBA / 128)) * RC = 200 ms, hence RC = (fPBA / 128) / 5
	 * to get an interrupt every 10 ms.
	 */
	
		
	tc_write_rc(tc, EXAMPLE_TC_CHANNEL,((sysclk_get_pba_hz() / 128) /5));
800035fa:	e0 6a 00 b3 	mov	r10,179
800035fe:	30 0b       	mov	r11,0
80003600:	0e 9c       	mov	r12,r7
80003602:	f0 1f 00 57 	mcall	8000375c <main+0x1f0>
	// configure the timer interrupt
	tc_configure_interrupts(tc, EXAMPLE_TC_CHANNEL, &tc_interrupt);
80003606:	4d 7a       	lddpc	r10,80003760 <main+0x1f4>
80003608:	30 0b       	mov	r11,0
8000360a:	0e 9c       	mov	r12,r7
8000360c:	f0 1f 00 56 	mcall	80003764 <main+0x1f8>
	// Start the timer/counter.
	tc_start(tc, EXAMPLE_TC_CHANNEL);
80003610:	30 0b       	mov	r11,0
80003612:	0e 9c       	mov	r12,r7
80003614:	f0 1f 00 55 	mcall	80003768 <main+0x1fc>
// 	while (at86rfx_init() != AT86RFX_SUCCESS) {
//  	 		escribir_linea_pc("Modulo RF:\tFAILED\r\n");
//  	 	}
//  		escribir_linea_pc("Modulo RF:\tPASS\r\n");
 
   	register_value = pal_trx_reg_read(RG_PART_NUM);//pedido de identificacion del modulo. Debe devolver 0x07
80003618:	31 cc       	mov	r12,28
8000361a:	f0 1f 00 55 	mcall	8000376c <main+0x200>
8000361e:	4d 58       	lddpc	r8,80003770 <main+0x204>
80003620:	b0 8c       	st.b	r8[0x0],r12

	if (register_value == PART_NUM_AT86RF212) 
80003622:	30 78       	mov	r8,7
80003624:	f0 0c 18 00 	cp.b	r12,r8
80003628:	c0 51       	brne	80003632 <main+0xc6>
 		escribir_linea_pc("Modulo RF:\tPASS\r\n");
8000362a:	4d 3c       	lddpc	r12,80003774 <main+0x208>
8000362c:	f0 1f 00 53 	mcall	80003778 <main+0x20c>
80003630:	c0 48       	rjmp	80003638 <main+0xcc>
	else
		escribir_linea_pc("Modulo RF:\tFAILED\r\n"); 			
80003632:	4d 3c       	lddpc	r12,8000377c <main+0x210>
80003634:	f0 1f 00 51 	mcall	80003778 <main+0x20c>
	escribir_linea_pc(register_value);
80003638:	4c e8       	lddpc	r8,80003770 <main+0x204>
8000363a:	11 8c       	ld.ub	r12,r8[0x0]
8000363c:	f0 1f 00 4f 	mcall	80003778 <main+0x20c>
	
	//Inicializacion del sensor de temp
	
	init_i2c_pins();
80003640:	f0 1f 00 50 	mcall	80003780 <main+0x214>
	init_i2c_module();
80003644:	f0 1f 00 50 	mcall	80003784 <main+0x218>
	

	//init_AT86RF212();
	//------------------Fin de conguracion
	
	escribir_linea_pc("TESIS TUCUMAN 2015\n\r\n");
80003648:	4d 0c       	lddpc	r12,80003788 <main+0x21c>
8000364a:	f0 1f 00 4c 	mcall	80003778 <main+0x20c>
	
	while(true)
	{
		if (cola_PC_nr != cola_PC_nw )
8000364e:	4d 07       	lddpc	r7,8000378c <main+0x220>
80003650:	4d 04       	lddpc	r4,80003790 <main+0x224>
		{
			if (cola_PC[cola_PC_nr] == 't')
80003652:	4d 11       	lddpc	r1,80003794 <main+0x228>
80003654:	37 40       	mov	r0,116
				escribir_linea_pc(temps);
				escribir_linea_pc("*C\r\n");
			}
			cola_PC_nr++;
			
			if (cola_PC_nr >= tamano_cola)
80003656:	3c 73       	mov	r3,-57
				cola_PC_nr = 0;
				
			if (configuracion && (cola_PC_nr >= pConfiguracion + 4))
80003658:	4d 02       	lddpc	r2,80003798 <main+0x22c>
8000365a:	30 05       	mov	r5,0
	
	escribir_linea_pc("TESIS TUCUMAN 2015\n\r\n");
	
	while(true)
	{
		if (cola_PC_nr != cola_PC_nw )
8000365c:	0f 88       	ld.ub	r8,r7[0x0]
8000365e:	09 89       	ld.ub	r9,r4[0x0]
80003660:	f0 09 18 00 	cp.b	r9,r8
80003664:	c3 b0       	breq	800036da <main+0x16e>
		{
			if (cola_PC[cola_PC_nr] == 't')
80003666:	e2 08 07 08 	ld.ub	r8,r1[r8]
8000366a:	e0 08 18 00 	cp.b	r8,r0
8000366e:	c0 d1       	brne	80003688 <main+0x11c>
			{
				leer_temp(temps);
80003670:	1a 9c       	mov	r12,sp
80003672:	f0 1f 00 4b 	mcall	8000379c <main+0x230>
				escribir_linea_pc("Temp: ");
80003676:	4c bc       	lddpc	r12,800037a0 <main+0x234>
80003678:	f0 1f 00 40 	mcall	80003778 <main+0x20c>
				escribir_linea_pc(temps);
8000367c:	1a 9c       	mov	r12,sp
8000367e:	f0 1f 00 3f 	mcall	80003778 <main+0x20c>
				escribir_linea_pc("*C\r\n");
80003682:	4c 9c       	lddpc	r12,800037a4 <main+0x238>
80003684:	f0 1f 00 3d 	mcall	80003778 <main+0x20c>
			}
			cola_PC_nr++;
80003688:	0f 88       	ld.ub	r8,r7[0x0]
8000368a:	2f f8       	sub	r8,-1
			
			if (cola_PC_nr >= tamano_cola)
				cola_PC_nr = 0;
8000368c:	f0 03 18 00 	cp.b	r3,r8
80003690:	ea 08 17 30 	movlo	r8,r5
80003694:	ae 88       	st.b	r7[0x0],r8
				
			if (configuracion && (cola_PC_nr >= pConfiguracion + 4))
80003696:	05 88       	ld.ub	r8,r2[0x0]
80003698:	ea 08 18 00 	cp.b	r8,r5
8000369c:	c1 f0       	breq	800036da <main+0x16e>
8000369e:	4c 3a       	lddpc	r10,800037a8 <main+0x23c>
800036a0:	15 88       	ld.ub	r8,r10[0x0]
800036a2:	0f 8a       	ld.ub	r10,r7[0x0]
800036a4:	f0 c9 ff fc 	sub	r9,r8,-4
800036a8:	12 3a       	cp.w	r10,r9
800036aa:	c1 85       	brlt	800036da <main+0x16e>
			{
				if ((cola_PC[pConfiguracion] & cola_PC[pConfiguracion+1] & cola_PC[pConfiguracion+2]) == 0x01)
800036ac:	e2 08 00 09 	add	r9,r1,r8
800036b0:	13 9a       	ld.ub	r10,r9[0x1]
800036b2:	13 a9       	ld.ub	r9,r9[0x2]
800036b4:	f5 e9 00 09 	and	r9,r10,r9
800036b8:	e2 08 07 0a 	ld.ub	r10,r1[r8]
800036bc:	14 69       	and	r9,r10
800036be:	30 1a       	mov	r10,1
800036c0:	f4 09 18 00 	cp.b	r9,r10
800036c4:	c0 a1       	brne	800036d8 <main+0x16c>
				{
					if (cola_PC[pConfiguracion+3] == ADDRESS)
800036c6:	e2 08 00 08 	add	r8,r1,r8
800036ca:	11 b9       	ld.ub	r9,r8[0x3]
800036cc:	33 18       	mov	r8,49
800036ce:	f0 09 18 00 	cp.b	r9,r8
800036d2:	c0 31       	brne	800036d8 <main+0x16c>
					{
						modeConfig();
800036d4:	f0 1f 00 36 	mcall	800037ac <main+0x240>
					}
					
				}
				configuracion = false;
800036d8:	a4 85       	st.b	r2[0x0],r5
		}
		//at86rfx_tx_frame(tx_buffer);
		//txTramaManual(tx_buffer);
		//txTramachibi(tx_buffer);
		//txTramachibi(tx_buffer);
		estadoPorPc();
800036da:	f0 1f 00 36 	mcall	800037b0 <main+0x244>
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
800036de:	e1 b8 00 42 	mfsr	r8,0x108
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
800036e2:	e0 69 e0 9c 	mov	r9,57500
800036e6:	f0 09 00 0a 	add	r10,r8,r9
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
800036ea:	e1 b9 00 42 	mfsr	r9,0x108
  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
    return true;

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
800036ee:	14 38       	cp.w	r8,r10
800036f0:	e0 88 00 08 	brls	80003700 <main+0x194>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
800036f4:	12 38       	cp.w	r8,r9
800036f6:	fe 98 ff fa 	brls	800036ea <main+0x17e>
800036fa:	12 3a       	cp.w	r10,r9
800036fc:	cb 03       	brcs	8000365c <main+0xf0>
800036fe:	cf 6b       	rjmp	800036ea <main+0x17e>
    }
    return false;
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
80003700:	12 38       	cp.w	r8,r9
80003702:	fe 9b ff ad 	brhi	8000365c <main+0xf0>
80003706:	12 3a       	cp.w	r10,r9
80003708:	ca a3       	brcs	8000365c <main+0xf0>
8000370a:	cf 0b       	rjmp	800036ea <main+0x17e>
8000370c:	80 00       	ld.sh	r0,r0[0x0]
8000370e:	2e e8       	sub	r8,-18
80003710:	80 00       	ld.sh	r0,r0[0x0]
80003712:	3c a2       	mov	r2,-54
80003714:	80 00       	ld.sh	r0,r0[0x0]
80003716:	2e 20       	sub	r0,-30
80003718:	80 00       	ld.sh	r0,r0[0x0]
8000371a:	32 08       	mov	r8,32
8000371c:	80 00       	ld.sh	r0,r0[0x0]
8000371e:	31 70       	mov	r0,23
80003720:	80 00       	ld.sh	r0,r0[0x0]
80003722:	32 28       	mov	r8,34
80003724:	80 00       	ld.sh	r0,r0[0x0]
80003726:	34 c4       	mov	r4,76
80003728:	80 00       	ld.sh	r0,r0[0x0]
8000372a:	31 4c       	mov	r12,20
8000372c:	80 00       	ld.sh	r0,r0[0x0]
8000372e:	27 30       	sub	r0,115
80003730:	80 00       	ld.sh	r0,r0[0x0]
80003732:	2f 78       	sub	r8,-9
80003734:	80 00       	ld.sh	r0,r0[0x0]
80003736:	26 b0       	sub	r0,107
80003738:	80 00       	ld.sh	r0,r0[0x0]
8000373a:	32 6c       	mov	r12,38
8000373c:	80 00       	ld.sh	r0,r0[0x0]
8000373e:	2f 08       	sub	r8,-16
80003740:	00 00       	add	r0,r0
80003742:	00 20       	rsub	r0,r0
80003744:	80 00       	ld.sh	r0,r0[0x0]
80003746:	23 f8       	sub	r8,63
80003748:	80 00       	ld.sh	r0,r0[0x0]
8000374a:	24 c8       	sub	r8,76
8000374c:	80 00       	ld.sh	r0,r0[0x0]
8000374e:	24 d2       	sub	r2,77
80003750:	00 00       	add	r0,r0
80003752:	00 0c       	add	r12,r0
80003754:	80 00       	ld.sh	r0,r0[0x0]
80003756:	99 a8       	st.w	r12[0x28],r8
80003758:	80 00       	ld.sh	r0,r0[0x0]
8000375a:	29 3a       	sub	r10,-109
8000375c:	80 00       	ld.sh	r0,r0[0x0]
8000375e:	2a 0c       	sub	r12,-96
80003760:	80 00       	ld.sh	r0,r0[0x0]
80003762:	95 c8       	st.w	r10[0x30],r8
80003764:	80 00       	ld.sh	r0,r0[0x0]
80003766:	2a 40       	sub	r0,-92
80003768:	80 00       	ld.sh	r0,r0[0x0]
8000376a:	29 d6       	sub	r6,-99
8000376c:	80 00       	ld.sh	r0,r0[0x0]
8000376e:	2d ac       	sub	r12,-38
80003770:	00 00       	add	r0,r0
80003772:	06 37       	cp.w	r7,r3
80003774:	80 00       	ld.sh	r0,r0[0x0]
80003776:	99 38       	st.w	r12[0xc],r8
80003778:	80 00       	ld.sh	r0,r0[0x0]
8000377a:	32 58       	mov	r8,37
8000377c:	80 00       	ld.sh	r0,r0[0x0]
8000377e:	99 4c       	st.w	r12[0x10],r12
80003780:	80 00       	ld.sh	r0,r0[0x0]
80003782:	31 9c       	mov	r12,25
80003784:	80 00       	ld.sh	r0,r0[0x0]
80003786:	34 70       	mov	r0,71
80003788:	80 00       	ld.sh	r0,r0[0x0]
8000378a:	99 60       	st.w	r12[0x18],r0
8000378c:	00 00       	add	r0,r0
8000378e:	06 36       	cp.w	r6,r3
80003790:	00 00       	add	r0,r0
80003792:	06 35       	cp.w	r5,r3
80003794:	00 00       	add	r0,r0
80003796:	06 80       	andn	r0,r3
80003798:	00 00       	add	r0,r0
8000379a:	06 34       	cp.w	r4,r3
8000379c:	80 00       	ld.sh	r0,r0[0x0]
8000379e:	30 08       	mov	r8,0
800037a0:	80 00       	ld.sh	r0,r0[0x0]
800037a2:	99 78       	st.w	r12[0x1c],r8
800037a4:	80 00       	ld.sh	r0,r0[0x0]
800037a6:	99 80       	st.w	r12[0x20],r0
800037a8:	00 00       	add	r0,r0
800037aa:	06 38       	cp.w	r8,r3
800037ac:	80 00       	ld.sh	r0,r0[0x0]
800037ae:	32 ec       	mov	r12,46
800037b0:	80 00       	ld.sh	r0,r0[0x0]
800037b2:	33 5c       	mov	r12,53

800037b4 <__avr32_f64_mul>:
800037b4:	f5 eb 10 1c 	or	r12,r10,r11<<0x1
800037b8:	e0 80 00 dc 	breq	80003970 <__avr32_f64_mul_op1_zero>
800037bc:	d4 21       	pushm	r4-r7,lr
800037be:	f7 e9 20 0e 	eor	lr,r11,r9
800037c2:	ef db c2 8b 	bfextu	r7,r11,0x14,0xb
800037c6:	30 15       	mov	r5,1
800037c8:	c4 30       	breq	8000384e <__avr32_f64_mul_op1_subnormal>
800037ca:	ab 6b       	lsl	r11,0xa
800037cc:	f7 ea 13 6b 	or	r11,r11,r10>>0x16
800037d0:	ab 6a       	lsl	r10,0xa
800037d2:	f7 d5 d3 c2 	bfins	r11,r5,0x1e,0x2
800037d6:	ed d9 c2 8b 	bfextu	r6,r9,0x14,0xb
800037da:	c5 c0       	breq	80003892 <__avr32_f64_mul_op2_subnormal>
800037dc:	a1 78       	lsl	r8,0x1
800037de:	5c f9       	rol	r9
800037e0:	f3 d5 d2 ab 	bfins	r9,r5,0x15,0xb
800037e4:	e0 47 07 ff 	cp.w	r7,2047
800037e8:	c7 70       	breq	800038d6 <__avr32_f64_mul_op_nan_or_inf>
800037ea:	e0 46 07 ff 	cp.w	r6,2047
800037ee:	c7 40       	breq	800038d6 <__avr32_f64_mul_op_nan_or_inf>
800037f0:	ee 06 00 0c 	add	r12,r7,r6
800037f4:	e0 2c 03 fe 	sub	r12,1022
800037f8:	f6 08 06 44 	mulu.d	r4,r11,r8
800037fc:	f4 09 07 44 	macu.d	r4,r10,r9
80003800:	f4 08 06 46 	mulu.d	r6,r10,r8
80003804:	f6 09 06 4a 	mulu.d	r10,r11,r9
80003808:	08 07       	add	r7,r4
8000380a:	f4 05 00 4a 	adc	r10,r10,r5
8000380e:	5c 0b       	acr	r11
80003810:	ed bb 00 14 	bld	r11,0x14
80003814:	c0 50       	breq	8000381e <__avr32_f64_mul+0x6a>
80003816:	a1 77       	lsl	r7,0x1
80003818:	5c fa       	rol	r10
8000381a:	5c fb       	rol	r11
8000381c:	20 1c       	sub	r12,1
8000381e:	58 0c       	cp.w	r12,0
80003820:	e0 8a 00 6f 	brle	800038fe <__avr32_f64_mul_res_subnormal>
80003824:	e0 4c 07 ff 	cp.w	r12,2047
80003828:	e0 84 00 9c 	brge	80003960 <__avr32_f64_mul_res_inf>
8000382c:	f7 dc d2 8b 	bfins	r11,r12,0x14,0xb
80003830:	ed ea 11 f6 	or	r6,r6,r10<<0x1f
80003834:	ef e6 12 17 	or	r7,r7,r6>>0x1
80003838:	ee 17 80 00 	eorh	r7,0x8000
8000383c:	f1 b7 04 20 	satu	r7,0x1
80003840:	0e 0a       	add	r10,r7
80003842:	5c 0b       	acr	r11
80003844:	ed be 00 1f 	bld	lr,0x1f
80003848:	ef bb 00 1f 	bst	r11,0x1f
8000384c:	d8 22       	popm	r4-r7,pc

8000384e <__avr32_f64_mul_op1_subnormal>:
8000384e:	e4 1b 00 0f 	andh	r11,0xf
80003852:	f4 0c 12 00 	clz	r12,r10
80003856:	f6 06 12 00 	clz	r6,r11
8000385a:	f7 bc 03 e1 	sublo	r12,-31
8000385e:	f8 06 17 30 	movlo	r6,r12
80003862:	f7 b6 02 01 	subhs	r6,1
80003866:	e0 46 00 20 	cp.w	r6,32
8000386a:	c0 d4       	brge	80003884 <__avr32_f64_mul_op1_subnormal+0x36>
8000386c:	ec 0c 11 20 	rsub	r12,r6,32
80003870:	f6 06 09 4b 	lsl	r11,r11,r6
80003874:	f4 0c 0a 4c 	lsr	r12,r10,r12
80003878:	18 4b       	or	r11,r12
8000387a:	f4 06 09 4a 	lsl	r10,r10,r6
8000387e:	20 b6       	sub	r6,11
80003880:	0c 17       	sub	r7,r6
80003882:	ca ab       	rjmp	800037d6 <__avr32_f64_mul+0x22>
80003884:	f4 06 09 4b 	lsl	r11,r10,r6
80003888:	c6 40       	breq	80003950 <__avr32_f64_mul_res_zero>
8000388a:	30 0a       	mov	r10,0
8000388c:	20 b6       	sub	r6,11
8000388e:	0c 17       	sub	r7,r6
80003890:	ca 3b       	rjmp	800037d6 <__avr32_f64_mul+0x22>

80003892 <__avr32_f64_mul_op2_subnormal>:
80003892:	e4 19 00 0f 	andh	r9,0xf
80003896:	f0 0c 12 00 	clz	r12,r8
8000389a:	f2 05 12 00 	clz	r5,r9
8000389e:	f7 bc 03 ea 	sublo	r12,-22
800038a2:	f8 05 17 30 	movlo	r5,r12
800038a6:	f7 b5 02 0a 	subhs	r5,10
800038aa:	e0 45 00 20 	cp.w	r5,32
800038ae:	c0 d4       	brge	800038c8 <__avr32_f64_mul_op2_subnormal+0x36>
800038b0:	ea 0c 11 20 	rsub	r12,r5,32
800038b4:	f2 05 09 49 	lsl	r9,r9,r5
800038b8:	f0 0c 0a 4c 	lsr	r12,r8,r12
800038bc:	18 49       	or	r9,r12
800038be:	f0 05 09 48 	lsl	r8,r8,r5
800038c2:	20 25       	sub	r5,2
800038c4:	0a 16       	sub	r6,r5
800038c6:	c8 fb       	rjmp	800037e4 <__avr32_f64_mul+0x30>
800038c8:	f0 05 09 49 	lsl	r9,r8,r5
800038cc:	c4 20       	breq	80003950 <__avr32_f64_mul_res_zero>
800038ce:	30 08       	mov	r8,0
800038d0:	20 25       	sub	r5,2
800038d2:	0a 16       	sub	r6,r5
800038d4:	c8 8b       	rjmp	800037e4 <__avr32_f64_mul+0x30>

800038d6 <__avr32_f64_mul_op_nan_or_inf>:
800038d6:	e4 19 00 0f 	andh	r9,0xf
800038da:	e4 1b 00 0f 	andh	r11,0xf
800038de:	14 4b       	or	r11,r10
800038e0:	10 49       	or	r9,r8
800038e2:	e0 47 07 ff 	cp.w	r7,2047
800038e6:	c0 91       	brne	800038f8 <__avr32_f64_mul_op1_not_naninf>
800038e8:	58 0b       	cp.w	r11,0
800038ea:	c3 81       	brne	8000395a <__avr32_f64_mul_res_nan>
800038ec:	e0 46 07 ff 	cp.w	r6,2047
800038f0:	c3 81       	brne	80003960 <__avr32_f64_mul_res_inf>
800038f2:	58 09       	cp.w	r9,0
800038f4:	c3 60       	breq	80003960 <__avr32_f64_mul_res_inf>
800038f6:	c3 28       	rjmp	8000395a <__avr32_f64_mul_res_nan>

800038f8 <__avr32_f64_mul_op1_not_naninf>:
800038f8:	58 09       	cp.w	r9,0
800038fa:	c3 30       	breq	80003960 <__avr32_f64_mul_res_inf>
800038fc:	c2 f8       	rjmp	8000395a <__avr32_f64_mul_res_nan>

800038fe <__avr32_f64_mul_res_subnormal>:
800038fe:	5c 3c       	neg	r12
80003900:	2f fc       	sub	r12,-1
80003902:	f1 bc 04 c0 	satu	r12,0x6
80003906:	e0 4c 00 20 	cp.w	r12,32
8000390a:	c1 14       	brge	8000392c <__avr32_f64_mul_res_subnormal+0x2e>
8000390c:	f8 08 11 20 	rsub	r8,r12,32
80003910:	0e 46       	or	r6,r7
80003912:	ee 0c 0a 47 	lsr	r7,r7,r12
80003916:	f4 08 09 49 	lsl	r9,r10,r8
8000391a:	12 47       	or	r7,r9
8000391c:	f4 0c 0a 4a 	lsr	r10,r10,r12
80003920:	f6 08 09 49 	lsl	r9,r11,r8
80003924:	12 4a       	or	r10,r9
80003926:	f6 0c 0a 4b 	lsr	r11,r11,r12
8000392a:	c8 3b       	rjmp	80003830 <__avr32_f64_mul+0x7c>
8000392c:	f8 08 11 20 	rsub	r8,r12,32
80003930:	f9 b9 00 00 	moveq	r9,0
80003934:	c0 30       	breq	8000393a <__avr32_f64_mul_res_subnormal+0x3c>
80003936:	f6 08 09 49 	lsl	r9,r11,r8
8000393a:	0e 46       	or	r6,r7
8000393c:	ed ea 10 16 	or	r6,r6,r10<<0x1
80003940:	f4 0c 0a 4a 	lsr	r10,r10,r12
80003944:	f3 ea 10 07 	or	r7,r9,r10
80003948:	f6 0c 0a 4a 	lsr	r10,r11,r12
8000394c:	30 0b       	mov	r11,0
8000394e:	c7 1b       	rjmp	80003830 <__avr32_f64_mul+0x7c>

80003950 <__avr32_f64_mul_res_zero>:
80003950:	1c 9b       	mov	r11,lr
80003952:	e6 1b 80 00 	andh	r11,0x8000,COH
80003956:	30 0a       	mov	r10,0
80003958:	d8 22       	popm	r4-r7,pc

8000395a <__avr32_f64_mul_res_nan>:
8000395a:	3f fb       	mov	r11,-1
8000395c:	3f fa       	mov	r10,-1
8000395e:	d8 22       	popm	r4-r7,pc

80003960 <__avr32_f64_mul_res_inf>:
80003960:	f0 6b 00 00 	mov	r11,-1048576
80003964:	ed be 00 1f 	bld	lr,0x1f
80003968:	ef bb 00 1f 	bst	r11,0x1f
8000396c:	30 0a       	mov	r10,0
8000396e:	d8 22       	popm	r4-r7,pc

80003970 <__avr32_f64_mul_op1_zero>:
80003970:	f7 e9 20 0b 	eor	r11,r11,r9
80003974:	e6 1b 80 00 	andh	r11,0x8000,COH
80003978:	f9 d9 c2 8b 	bfextu	r12,r9,0x14,0xb
8000397c:	e0 4c 07 ff 	cp.w	r12,2047
80003980:	5e 1c       	retne	r12
80003982:	3f fa       	mov	r10,-1
80003984:	3f fb       	mov	r11,-1
80003986:	5e fc       	retal	r12

80003988 <__avr32_u32_to_f64>:
80003988:	f8 cb 00 00 	sub	r11,r12,0
8000398c:	30 0c       	mov	r12,0
8000398e:	c0 38       	rjmp	80003994 <__avr32_s32_to_f64+0x4>

80003990 <__avr32_s32_to_f64>:
80003990:	18 9b       	mov	r11,r12
80003992:	5c 4b       	abs	r11
80003994:	30 0a       	mov	r10,0
80003996:	5e 0b       	reteq	r11
80003998:	d4 01       	pushm	lr
8000399a:	e0 69 04 1e 	mov	r9,1054
8000399e:	f6 08 12 00 	clz	r8,r11
800039a2:	c1 70       	breq	800039d0 <__avr32_s32_to_f64+0x40>
800039a4:	c0 c3       	brcs	800039bc <__avr32_s32_to_f64+0x2c>
800039a6:	f0 0e 11 20 	rsub	lr,r8,32
800039aa:	f6 08 09 4b 	lsl	r11,r11,r8
800039ae:	f4 0e 0a 4e 	lsr	lr,r10,lr
800039b2:	1c 4b       	or	r11,lr
800039b4:	f4 08 09 4a 	lsl	r10,r10,r8
800039b8:	10 19       	sub	r9,r8
800039ba:	c0 b8       	rjmp	800039d0 <__avr32_s32_to_f64+0x40>
800039bc:	f4 08 12 00 	clz	r8,r10
800039c0:	f9 b8 03 00 	movlo	r8,0
800039c4:	f7 b8 02 e0 	subhs	r8,-32
800039c8:	f4 08 09 4b 	lsl	r11,r10,r8
800039cc:	30 0a       	mov	r10,0
800039ce:	10 19       	sub	r9,r8
800039d0:	58 09       	cp.w	r9,0
800039d2:	e0 89 00 30 	brgt	80003a32 <__avr32_s32_to_f64+0xa2>
800039d6:	5c 39       	neg	r9
800039d8:	2f f9       	sub	r9,-1
800039da:	e0 49 00 36 	cp.w	r9,54
800039de:	c0 43       	brcs	800039e6 <__avr32_s32_to_f64+0x56>
800039e0:	30 0b       	mov	r11,0
800039e2:	30 0a       	mov	r10,0
800039e4:	c2 68       	rjmp	80003a30 <__avr32_s32_to_f64+0xa0>
800039e6:	2f 69       	sub	r9,-10
800039e8:	f2 08 11 20 	rsub	r8,r9,32
800039ec:	e0 49 00 20 	cp.w	r9,32
800039f0:	c0 b2       	brcc	80003a06 <__avr32_s32_to_f64+0x76>
800039f2:	f4 08 09 4e 	lsl	lr,r10,r8
800039f6:	f6 08 09 48 	lsl	r8,r11,r8
800039fa:	f4 09 0a 4a 	lsr	r10,r10,r9
800039fe:	f6 09 0a 4b 	lsr	r11,r11,r9
80003a02:	10 4b       	or	r11,r8
80003a04:	c0 88       	rjmp	80003a14 <__avr32_s32_to_f64+0x84>
80003a06:	f6 08 09 4e 	lsl	lr,r11,r8
80003a0a:	14 4e       	or	lr,r10
80003a0c:	16 9a       	mov	r10,r11
80003a0e:	30 0b       	mov	r11,0
80003a10:	f4 09 0a 4a 	lsr	r10,r10,r9
80003a14:	ed ba 00 00 	bld	r10,0x0
80003a18:	c0 92       	brcc	80003a2a <__avr32_s32_to_f64+0x9a>
80003a1a:	1c 7e       	tst	lr,lr
80003a1c:	c0 41       	brne	80003a24 <__avr32_s32_to_f64+0x94>
80003a1e:	ed ba 00 01 	bld	r10,0x1
80003a22:	c0 42       	brcc	80003a2a <__avr32_s32_to_f64+0x9a>
80003a24:	2f fa       	sub	r10,-1
80003a26:	f7 bb 02 ff 	subhs	r11,-1
80003a2a:	5c fc       	rol	r12
80003a2c:	5d 0b       	ror	r11
80003a2e:	5d 0a       	ror	r10
80003a30:	d8 02       	popm	pc
80003a32:	e0 68 03 ff 	mov	r8,1023
80003a36:	ed ba 00 0b 	bld	r10,0xb
80003a3a:	f7 b8 00 ff 	subeq	r8,-1
80003a3e:	10 0a       	add	r10,r8
80003a40:	5c 0b       	acr	r11
80003a42:	f7 b9 03 fe 	sublo	r9,-2
80003a46:	e0 49 07 ff 	cp.w	r9,2047
80003a4a:	c0 55       	brlt	80003a54 <__avr32_s32_to_f64+0xc4>
80003a4c:	30 0a       	mov	r10,0
80003a4e:	fc 1b ff e0 	movh	r11,0xffe0
80003a52:	c0 c8       	rjmp	80003a6a <__floatsidf_return_op1>
80003a54:	ed bb 00 1f 	bld	r11,0x1f
80003a58:	f7 b9 01 01 	subne	r9,1
80003a5c:	ab 9a       	lsr	r10,0xb
80003a5e:	f5 eb 11 5a 	or	r10,r10,r11<<0x15
80003a62:	a1 7b       	lsl	r11,0x1
80003a64:	ab 9b       	lsr	r11,0xb
80003a66:	f7 e9 11 5b 	or	r11,r11,r9<<0x15

80003a6a <__floatsidf_return_op1>:
80003a6a:	a1 7c       	lsl	r12,0x1
80003a6c:	5d 0b       	ror	r11
80003a6e:	d8 02       	popm	pc

80003a70 <__avr32_f32_to_f64>:
80003a70:	f8 0b 15 01 	lsl	r11,r12,0x1
80003a74:	f9 ba 00 00 	moveq	r10,0
80003a78:	5e 0b       	reteq	r11
80003a7a:	f3 db c3 08 	bfextu	r9,r11,0x18,0x8
80003a7e:	e0 49 00 ff 	cp.w	r9,255
80003a82:	c1 e0       	breq	80003abe <__extendsfdf_return_op1+0x6>
80003a84:	a7 7b       	lsl	r11,0x7
80003a86:	30 0a       	mov	r10,0
80003a88:	58 09       	cp.w	r9,0
80003a8a:	f7 b9 00 ff 	subeq	r9,-1
80003a8e:	5f 18       	srne	r8
80003a90:	f7 e8 11 fb 	or	r11,r11,r8<<0x1f
80003a94:	fe 39 fc 80 	sub	r9,-896
80003a98:	f6 08 12 00 	clz	r8,r11
80003a9c:	10 19       	sub	r9,r8
80003a9e:	f6 08 09 4b 	lsl	r11,r11,r8
80003aa2:	ed bb 00 1f 	bld	r11,0x1f
80003aa6:	f7 b9 01 01 	subne	r9,1
80003aaa:	ab 9a       	lsr	r10,0xb
80003aac:	f5 eb 11 5a 	or	r10,r10,r11<<0x15
80003ab0:	a1 7b       	lsl	r11,0x1
80003ab2:	ab 9b       	lsr	r11,0xb
80003ab4:	f7 e9 11 5b 	or	r11,r11,r9<<0x15

80003ab8 <__extendsfdf_return_op1>:
80003ab8:	a1 7c       	lsl	r12,0x1
80003aba:	5d 0b       	ror	r11
80003abc:	5e fb       	retal	r11
80003abe:	fc 1a ff e0 	movh	r10,0xffe0
80003ac2:	a9 6b       	lsl	r11,0x8
80003ac4:	f9 bb 01 ff 	movne	r11,-1
80003ac8:	f4 0b 17 00 	moveq	r11,r10
80003acc:	30 0a       	mov	r10,0
80003ace:	cf 5b       	rjmp	80003ab8 <__extendsfdf_return_op1>

80003ad0 <__avr32_f64_to_f32>:
80003ad0:	f6 09 15 01 	lsl	r9,r11,0x1
80003ad4:	b5 99       	lsr	r9,0x15
80003ad6:	5e 0d       	reteq	0
80003ad8:	f6 08 15 0a 	lsl	r8,r11,0xa
80003adc:	f1 ea 13 6c 	or	r12,r8,r10>>0x16
80003ae0:	ab 6a       	lsl	r10,0xa
80003ae2:	5c 3a       	neg	r10
80003ae4:	5c fc       	rol	r12
80003ae6:	e0 49 07 ff 	cp.w	r9,2047
80003aea:	c1 a0       	breq	80003b1e <__truncdfsf_return_op1+0x6>
80003aec:	e0 29 03 80 	sub	r9,896
80003af0:	bf bc       	sbr	r12,0x1f
80003af2:	58 09       	cp.w	r9,0
80003af4:	e0 8a 00 1a 	brle	80003b28 <__truncdfsf_return_op1+0x10>
80003af8:	37 fa       	mov	r10,127
80003afa:	ed bc 00 08 	bld	r12,0x8
80003afe:	f7 ba 00 ff 	subeq	r10,-1
80003b02:	14 0c       	add	r12,r10
80003b04:	f7 b9 03 fe 	sublo	r9,-2
80003b08:	ed bc 00 1f 	bld	r12,0x1f
80003b0c:	f7 b9 01 01 	subne	r9,1
80003b10:	f8 0c 16 07 	lsr	r12,r12,0x7
80003b14:	f9 d9 d3 08 	bfins	r12,r9,0x18,0x8

80003b18 <__truncdfsf_return_op1>:
80003b18:	a1 7b       	lsl	r11,0x1
80003b1a:	5d 0c       	ror	r12
80003b1c:	5e fc       	retal	r12
80003b1e:	bf dc       	cbr	r12,0x1f
80003b20:	5e 1e       	retne	-1
80003b22:	fc 1c 7f 80 	movh	r12,0x7f80
80003b26:	5e fc       	retal	r12
80003b28:	f2 09 11 01 	rsub	r9,r9,1
80003b2c:	59 99       	cp.w	r9,25
80003b2e:	f9 bc 02 00 	movhs	r12,0
80003b32:	c1 32       	brcc	80003b58 <__truncdfsf_return_op1+0x40>
80003b34:	f2 0a 11 20 	rsub	r10,r9,32
80003b38:	f8 0a 09 4a 	lsl	r10,r12,r10
80003b3c:	5f 1a       	srne	r10
80003b3e:	f8 09 0a 4c 	lsr	r12,r12,r9
80003b42:	14 4c       	or	r12,r10
80003b44:	37 fa       	mov	r10,127
80003b46:	ed bc 00 08 	bld	r12,0x8
80003b4a:	f7 ba 00 ff 	subeq	r10,-1
80003b4e:	14 0c       	add	r12,r10
80003b50:	f8 0c 16 07 	lsr	r12,r12,0x7
80003b54:	a1 7b       	lsl	r11,0x1
80003b56:	5d 0c       	ror	r12
80003b58:	5e fc       	retal	r12

80003b5a <memcpy>:
80003b5a:	58 8a       	cp.w	r10,8
80003b5c:	c2 f5       	brlt	80003bba <memcpy+0x60>
80003b5e:	f9 eb 10 09 	or	r9,r12,r11
80003b62:	e2 19 00 03 	andl	r9,0x3,COH
80003b66:	e0 81 00 97 	brne	80003c94 <memcpy+0x13a>
80003b6a:	e0 4a 00 20 	cp.w	r10,32
80003b6e:	c3 b4       	brge	80003be4 <memcpy+0x8a>
80003b70:	f4 08 14 02 	asr	r8,r10,0x2
80003b74:	f0 09 11 08 	rsub	r9,r8,8
80003b78:	fe 09 00 2f 	add	pc,pc,r9<<0x2
80003b7c:	76 69       	ld.w	r9,r11[0x18]
80003b7e:	99 69       	st.w	r12[0x18],r9
80003b80:	76 59       	ld.w	r9,r11[0x14]
80003b82:	99 59       	st.w	r12[0x14],r9
80003b84:	76 49       	ld.w	r9,r11[0x10]
80003b86:	99 49       	st.w	r12[0x10],r9
80003b88:	76 39       	ld.w	r9,r11[0xc]
80003b8a:	99 39       	st.w	r12[0xc],r9
80003b8c:	76 29       	ld.w	r9,r11[0x8]
80003b8e:	99 29       	st.w	r12[0x8],r9
80003b90:	76 19       	ld.w	r9,r11[0x4]
80003b92:	99 19       	st.w	r12[0x4],r9
80003b94:	76 09       	ld.w	r9,r11[0x0]
80003b96:	99 09       	st.w	r12[0x0],r9
80003b98:	f6 08 00 2b 	add	r11,r11,r8<<0x2
80003b9c:	f8 08 00 28 	add	r8,r12,r8<<0x2
80003ba0:	e0 1a 00 03 	andl	r10,0x3
80003ba4:	f4 0a 11 04 	rsub	r10,r10,4
80003ba8:	fe 0a 00 2f 	add	pc,pc,r10<<0x2
80003bac:	17 a9       	ld.ub	r9,r11[0x2]
80003bae:	b0 a9       	st.b	r8[0x2],r9
80003bb0:	17 99       	ld.ub	r9,r11[0x1]
80003bb2:	b0 99       	st.b	r8[0x1],r9
80003bb4:	17 89       	ld.ub	r9,r11[0x0]
80003bb6:	b0 89       	st.b	r8[0x0],r9
80003bb8:	5e fc       	retal	r12
80003bba:	f4 0a 11 09 	rsub	r10,r10,9
80003bbe:	fe 0a 00 2f 	add	pc,pc,r10<<0x2
80003bc2:	17 f9       	ld.ub	r9,r11[0x7]
80003bc4:	b8 f9       	st.b	r12[0x7],r9
80003bc6:	17 e9       	ld.ub	r9,r11[0x6]
80003bc8:	b8 e9       	st.b	r12[0x6],r9
80003bca:	17 d9       	ld.ub	r9,r11[0x5]
80003bcc:	b8 d9       	st.b	r12[0x5],r9
80003bce:	17 c9       	ld.ub	r9,r11[0x4]
80003bd0:	b8 c9       	st.b	r12[0x4],r9
80003bd2:	17 b9       	ld.ub	r9,r11[0x3]
80003bd4:	b8 b9       	st.b	r12[0x3],r9
80003bd6:	17 a9       	ld.ub	r9,r11[0x2]
80003bd8:	b8 a9       	st.b	r12[0x2],r9
80003bda:	17 99       	ld.ub	r9,r11[0x1]
80003bdc:	b8 99       	st.b	r12[0x1],r9
80003bde:	17 89       	ld.ub	r9,r11[0x0]
80003be0:	b8 89       	st.b	r12[0x0],r9
80003be2:	5e fc       	retal	r12
80003be4:	eb cd 40 c0 	pushm	r6-r7,lr
80003be8:	18 99       	mov	r9,r12
80003bea:	22 0a       	sub	r10,32
80003bec:	b7 07       	ld.d	r6,r11++
80003bee:	b3 26       	st.d	r9++,r6
80003bf0:	b7 07       	ld.d	r6,r11++
80003bf2:	b3 26       	st.d	r9++,r6
80003bf4:	b7 07       	ld.d	r6,r11++
80003bf6:	b3 26       	st.d	r9++,r6
80003bf8:	b7 07       	ld.d	r6,r11++
80003bfa:	b3 26       	st.d	r9++,r6
80003bfc:	22 0a       	sub	r10,32
80003bfe:	cf 74       	brge	80003bec <memcpy+0x92>
80003c00:	2f 0a       	sub	r10,-16
80003c02:	c0 65       	brlt	80003c0e <memcpy+0xb4>
80003c04:	b7 07       	ld.d	r6,r11++
80003c06:	b3 26       	st.d	r9++,r6
80003c08:	b7 07       	ld.d	r6,r11++
80003c0a:	b3 26       	st.d	r9++,r6
80003c0c:	21 0a       	sub	r10,16
80003c0e:	5c 3a       	neg	r10
80003c10:	fe 0a 00 3f 	add	pc,pc,r10<<0x3
80003c14:	d7 03       	nop
80003c16:	d7 03       	nop
80003c18:	f7 36 00 0e 	ld.ub	r6,r11[14]
80003c1c:	f3 66 00 0e 	st.b	r9[14],r6
80003c20:	f7 36 00 0d 	ld.ub	r6,r11[13]
80003c24:	f3 66 00 0d 	st.b	r9[13],r6
80003c28:	f7 36 00 0c 	ld.ub	r6,r11[12]
80003c2c:	f3 66 00 0c 	st.b	r9[12],r6
80003c30:	f7 36 00 0b 	ld.ub	r6,r11[11]
80003c34:	f3 66 00 0b 	st.b	r9[11],r6
80003c38:	f7 36 00 0a 	ld.ub	r6,r11[10]
80003c3c:	f3 66 00 0a 	st.b	r9[10],r6
80003c40:	f7 36 00 09 	ld.ub	r6,r11[9]
80003c44:	f3 66 00 09 	st.b	r9[9],r6
80003c48:	f7 36 00 08 	ld.ub	r6,r11[8]
80003c4c:	f3 66 00 08 	st.b	r9[8],r6
80003c50:	f7 36 00 07 	ld.ub	r6,r11[7]
80003c54:	f3 66 00 07 	st.b	r9[7],r6
80003c58:	f7 36 00 06 	ld.ub	r6,r11[6]
80003c5c:	f3 66 00 06 	st.b	r9[6],r6
80003c60:	f7 36 00 05 	ld.ub	r6,r11[5]
80003c64:	f3 66 00 05 	st.b	r9[5],r6
80003c68:	f7 36 00 04 	ld.ub	r6,r11[4]
80003c6c:	f3 66 00 04 	st.b	r9[4],r6
80003c70:	f7 36 00 03 	ld.ub	r6,r11[3]
80003c74:	f3 66 00 03 	st.b	r9[3],r6
80003c78:	f7 36 00 02 	ld.ub	r6,r11[2]
80003c7c:	f3 66 00 02 	st.b	r9[2],r6
80003c80:	f7 36 00 01 	ld.ub	r6,r11[1]
80003c84:	f3 66 00 01 	st.b	r9[1],r6
80003c88:	f7 36 00 00 	ld.ub	r6,r11[0]
80003c8c:	f3 66 00 00 	st.b	r9[0],r6
80003c90:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
80003c94:	20 1a       	sub	r10,1
80003c96:	f6 0a 07 09 	ld.ub	r9,r11[r10]
80003c9a:	f8 0a 0b 09 	st.b	r12[r10],r9
80003c9e:	cf b1       	brne	80003c94 <memcpy+0x13a>
80003ca0:	5e fc       	retal	r12

80003ca2 <memset>:
80003ca2:	18 98       	mov	r8,r12
80003ca4:	c0 38       	rjmp	80003caa <memset+0x8>
80003ca6:	10 cb       	st.b	r8++,r11
80003ca8:	20 1a       	sub	r10,1
80003caa:	58 0a       	cp.w	r10,0
80003cac:	cf d1       	brne	80003ca6 <memset+0x4>
80003cae:	5e fc       	retal	r12

80003cb0 <sprintf>:
80003cb0:	d4 01       	pushm	lr
80003cb2:	21 7d       	sub	sp,92
80003cb4:	e0 68 ff ff 	mov	r8,65535
80003cb8:	ea 18 7f ff 	orh	r8,0x7fff
80003cbc:	50 58       	stdsp	sp[0x14],r8
80003cbe:	50 28       	stdsp	sp[0x8],r8
80003cc0:	e0 68 02 08 	mov	r8,520
80003cc4:	ba 68       	st.h	sp[0xc],r8
80003cc6:	3f f8       	mov	r8,-1
80003cc8:	ba 78       	st.h	sp[0xe],r8
80003cca:	e0 68 01 18 	mov	r8,280
80003cce:	50 4c       	stdsp	sp[0x10],r12
80003cd0:	16 9a       	mov	r10,r11
80003cd2:	50 0c       	stdsp	sp[0x0],r12
80003cd4:	fa c9 ff a0 	sub	r9,sp,-96
80003cd8:	70 0c       	ld.w	r12,r8[0x0]
80003cda:	1a 9b       	mov	r11,sp
80003cdc:	c9 cd       	rcall	80004014 <_vfprintf_r>
80003cde:	30 09       	mov	r9,0
80003ce0:	40 08       	lddsp	r8,sp[0x0]
80003ce2:	b0 89       	st.b	r8[0x0],r9
80003ce4:	2e 9d       	sub	sp,-92
80003ce6:	d8 02       	popm	pc

80003ce8 <get_arg>:
80003ce8:	d4 31       	pushm	r0-r7,lr
80003cea:	20 8d       	sub	sp,32
80003cec:	fa c4 ff bc 	sub	r4,sp,-68
80003cf0:	50 4b       	stdsp	sp[0x10],r11
80003cf2:	68 2e       	ld.w	lr,r4[0x8]
80003cf4:	50 58       	stdsp	sp[0x14],r8
80003cf6:	12 96       	mov	r6,r9
80003cf8:	7c 0b       	ld.w	r11,lr[0x0]
80003cfa:	70 05       	ld.w	r5,r8[0x0]
80003cfc:	50 6e       	stdsp	sp[0x18],lr
80003cfe:	58 0b       	cp.w	r11,0
80003d00:	f4 0b 17 00 	moveq	r11,r10
80003d04:	68 03       	ld.w	r3,r4[0x0]
80003d06:	68 11       	ld.w	r1,r4[0x4]
80003d08:	40 49       	lddsp	r9,sp[0x10]
80003d0a:	30 08       	mov	r8,0
80003d0c:	c2 69       	rjmp	80003f58 <get_arg+0x270>
80003d0e:	2f fb       	sub	r11,-1
80003d10:	32 5c       	mov	r12,37
80003d12:	17 8a       	ld.ub	r10,r11[0x0]
80003d14:	f8 0a 18 00 	cp.b	r10,r12
80003d18:	5f 1e       	srne	lr
80003d1a:	f0 0a 18 00 	cp.b	r10,r8
80003d1e:	5f 1c       	srne	r12
80003d20:	fd ec 00 0c 	and	r12,lr,r12
80003d24:	f0 0c 18 00 	cp.b	r12,r8
80003d28:	cf 31       	brne	80003d0e <get_arg+0x26>
80003d2a:	58 0a       	cp.w	r10,0
80003d2c:	e0 80 01 23 	breq	80003f72 <get_arg+0x28a>
80003d30:	30 0c       	mov	r12,0
80003d32:	3f fa       	mov	r10,-1
80003d34:	18 90       	mov	r0,r12
80003d36:	50 3a       	stdsp	sp[0xc],r10
80003d38:	18 94       	mov	r4,r12
80003d3a:	18 92       	mov	r2,r12
80003d3c:	f8 0c 00 3c 	add	r12,r12,r12<<0x3
80003d40:	16 97       	mov	r7,r11
80003d42:	50 7c       	stdsp	sp[0x1c],r12
80003d44:	fe cc a0 c0 	sub	r12,pc,-24384
80003d48:	0f 3a       	ld.ub	r10,r7++
80003d4a:	f8 0a 07 0e 	ld.ub	lr,r12[r10]
80003d4e:	40 7c       	lddsp	r12,sp[0x1c]
80003d50:	1c 0c       	add	r12,lr
80003d52:	fe ce a1 96 	sub	lr,pc,-24170
80003d56:	fc 0c 07 0e 	ld.ub	lr,lr[r12]
80003d5a:	20 1e       	sub	lr,1
80003d5c:	50 0e       	stdsp	sp[0x0],lr
80003d5e:	fe ce a2 0e 	sub	lr,pc,-24050
80003d62:	fc 0c 07 0c 	ld.ub	r12,lr[r12]
80003d66:	50 7c       	stdsp	sp[0x1c],r12
80003d68:	40 0c       	lddsp	r12,sp[0x0]
80003d6a:	58 7c       	cp.w	r12,7
80003d6c:	e0 8b 00 ef 	brhi	80003f4a <get_arg+0x262>
80003d70:	fe ce a3 c0 	sub	lr,pc,-23616
80003d74:	fc 0c 03 2f 	ld.w	pc,lr[r12<<0x2]
80003d78:	36 8b       	mov	r11,104
80003d7a:	f6 0a 18 00 	cp.b	r10,r11
80003d7e:	e0 80 00 e6 	breq	80003f4a <get_arg+0x262>
80003d82:	37 1b       	mov	r11,113
80003d84:	f6 0a 18 00 	cp.b	r10,r11
80003d88:	c0 70       	breq	80003d96 <get_arg+0xae>
80003d8a:	34 cb       	mov	r11,76
80003d8c:	f6 0a 18 00 	cp.b	r10,r11
80003d90:	c0 51       	brne	80003d9a <get_arg+0xb2>
80003d92:	a3 b4       	sbr	r4,0x3
80003d94:	cd b8       	rjmp	80003f4a <get_arg+0x262>
80003d96:	a5 b4       	sbr	r4,0x5
80003d98:	cd 98       	rjmp	80003f4a <get_arg+0x262>
80003d9a:	08 9a       	mov	r10,r4
80003d9c:	0e 9b       	mov	r11,r7
80003d9e:	a5 aa       	sbr	r10,0x4
80003da0:	17 3c       	ld.ub	r12,r11++
80003da2:	a5 b4       	sbr	r4,0x5
80003da4:	36 ce       	mov	lr,108
80003da6:	fc 0c 18 00 	cp.b	r12,lr
80003daa:	e0 80 00 d1 	breq	80003f4c <get_arg+0x264>
80003dae:	14 94       	mov	r4,r10
80003db0:	cc d8       	rjmp	80003f4a <get_arg+0x262>
80003db2:	eb d5 c0 05 	bfextu	r5,r5,0x0,0x5
80003db6:	36 7c       	mov	r12,103
80003db8:	f8 0a 18 00 	cp.b	r10,r12
80003dbc:	e0 8b 00 27 	brhi	80003e0a <get_arg+0x122>
80003dc0:	36 5b       	mov	r11,101
80003dc2:	f6 0a 18 00 	cp.b	r10,r11
80003dc6:	c4 82       	brcc	80003e56 <get_arg+0x16e>
80003dc8:	34 fb       	mov	r11,79
80003dca:	f6 0a 18 00 	cp.b	r10,r11
80003dce:	c4 80       	breq	80003e5e <get_arg+0x176>
80003dd0:	e0 8b 00 0c 	brhi	80003de8 <get_arg+0x100>
80003dd4:	34 5b       	mov	r11,69
80003dd6:	f6 0a 18 00 	cp.b	r10,r11
80003dda:	c3 e0       	breq	80003e56 <get_arg+0x16e>
80003ddc:	34 7b       	mov	r11,71
80003dde:	f6 0a 18 00 	cp.b	r10,r11
80003de2:	c3 a0       	breq	80003e56 <get_arg+0x16e>
80003de4:	34 4b       	mov	r11,68
80003de6:	c0 88       	rjmp	80003df6 <get_arg+0x10e>
80003de8:	35 8b       	mov	r11,88
80003dea:	f6 0a 18 00 	cp.b	r10,r11
80003dee:	c2 c0       	breq	80003e46 <get_arg+0x15e>
80003df0:	e0 8b 00 07 	brhi	80003dfe <get_arg+0x116>
80003df4:	35 5b       	mov	r11,85
80003df6:	f6 0a 18 00 	cp.b	r10,r11
80003dfa:	c3 51       	brne	80003e64 <get_arg+0x17c>
80003dfc:	c3 18       	rjmp	80003e5e <get_arg+0x176>
80003dfe:	36 3b       	mov	r11,99
80003e00:	f6 0a 18 00 	cp.b	r10,r11
80003e04:	c2 f0       	breq	80003e62 <get_arg+0x17a>
80003e06:	36 4b       	mov	r11,100
80003e08:	c0 e8       	rjmp	80003e24 <get_arg+0x13c>
80003e0a:	37 0b       	mov	r11,112
80003e0c:	f6 0a 18 00 	cp.b	r10,r11
80003e10:	c2 50       	breq	80003e5a <get_arg+0x172>
80003e12:	e0 8b 00 0d 	brhi	80003e2c <get_arg+0x144>
80003e16:	36 eb       	mov	r11,110
80003e18:	f6 0a 18 00 	cp.b	r10,r11
80003e1c:	c1 f0       	breq	80003e5a <get_arg+0x172>
80003e1e:	e0 8b 00 14 	brhi	80003e46 <get_arg+0x15e>
80003e22:	36 9b       	mov	r11,105
80003e24:	f6 0a 18 00 	cp.b	r10,r11
80003e28:	c1 e1       	brne	80003e64 <get_arg+0x17c>
80003e2a:	c0 e8       	rjmp	80003e46 <get_arg+0x15e>
80003e2c:	37 5b       	mov	r11,117
80003e2e:	f6 0a 18 00 	cp.b	r10,r11
80003e32:	c0 a0       	breq	80003e46 <get_arg+0x15e>
80003e34:	37 8b       	mov	r11,120
80003e36:	f6 0a 18 00 	cp.b	r10,r11
80003e3a:	c0 60       	breq	80003e46 <get_arg+0x15e>
80003e3c:	37 3b       	mov	r11,115
80003e3e:	f6 0a 18 00 	cp.b	r10,r11
80003e42:	c1 11       	brne	80003e64 <get_arg+0x17c>
80003e44:	c0 b8       	rjmp	80003e5a <get_arg+0x172>
80003e46:	ed b4 00 04 	bld	r4,0x4
80003e4a:	c0 a0       	breq	80003e5e <get_arg+0x176>
80003e4c:	ed b4 00 05 	bld	r4,0x5
80003e50:	c0 91       	brne	80003e62 <get_arg+0x17a>
80003e52:	30 20       	mov	r0,2
80003e54:	c0 88       	rjmp	80003e64 <get_arg+0x17c>
80003e56:	30 40       	mov	r0,4
80003e58:	c0 68       	rjmp	80003e64 <get_arg+0x17c>
80003e5a:	30 30       	mov	r0,3
80003e5c:	c0 48       	rjmp	80003e64 <get_arg+0x17c>
80003e5e:	30 10       	mov	r0,1
80003e60:	c0 28       	rjmp	80003e64 <get_arg+0x17c>
80003e62:	30 00       	mov	r0,0
80003e64:	40 3b       	lddsp	r11,sp[0xc]
80003e66:	5b fb       	cp.w	r11,-1
80003e68:	c0 40       	breq	80003e70 <get_arg+0x188>
80003e6a:	e2 0b 09 20 	st.w	r1[r11<<0x2],r0
80003e6e:	c6 e8       	rjmp	80003f4a <get_arg+0x262>
80003e70:	58 60       	cp.w	r0,6
80003e72:	e0 8b 00 6c 	brhi	80003f4a <get_arg+0x262>
80003e76:	6c 0a       	ld.w	r10,r6[0x0]
80003e78:	ea cc ff ff 	sub	r12,r5,-1
80003e7c:	fe ce a4 ac 	sub	lr,pc,-23380
80003e80:	fc 00 03 2f 	ld.w	pc,lr[r0<<0x2]
80003e84:	f4 cb ff f8 	sub	r11,r10,-8
80003e88:	8d 0b       	st.w	r6[0x0],r11
80003e8a:	f4 ea 00 00 	ld.d	r10,r10[0]
80003e8e:	e6 05 08 3a 	st.d	r3[r5<<0x3],r10
80003e92:	c0 f8       	rjmp	80003eb0 <get_arg+0x1c8>
80003e94:	f4 cb ff fc 	sub	r11,r10,-4
80003e98:	8d 0b       	st.w	r6[0x0],r11
80003e9a:	74 0a       	ld.w	r10,r10[0x0]
80003e9c:	e6 05 09 3a 	st.w	r3[r5<<0x3],r10
80003ea0:	c0 88       	rjmp	80003eb0 <get_arg+0x1c8>
80003ea2:	f4 cb ff f8 	sub	r11,r10,-8
80003ea6:	8d 0b       	st.w	r6[0x0],r11
80003ea8:	f4 ea 00 00 	ld.d	r10,r10[0]
80003eac:	e6 05 08 3a 	st.d	r3[r5<<0x3],r10
80003eb0:	0e 9b       	mov	r11,r7
80003eb2:	18 95       	mov	r5,r12
80003eb4:	c4 c8       	rjmp	80003f4c <get_arg+0x264>
80003eb6:	62 0a       	ld.w	r10,r1[0x0]
80003eb8:	5b fa       	cp.w	r10,-1
80003eba:	c0 a1       	brne	80003ece <get_arg+0x1e6>
80003ebc:	50 19       	stdsp	sp[0x4],r9
80003ebe:	50 28       	stdsp	sp[0x8],r8
80003ec0:	e0 6a 00 80 	mov	r10,128
80003ec4:	30 0b       	mov	r11,0
80003ec6:	02 9c       	mov	r12,r1
80003ec8:	ce de       	rcall	80003ca2 <memset>
80003eca:	40 28       	lddsp	r8,sp[0x8]
80003ecc:	40 19       	lddsp	r9,sp[0x4]
80003ece:	e4 cc 00 01 	sub	r12,r2,1
80003ed2:	0e 9b       	mov	r11,r7
80003ed4:	50 3c       	stdsp	sp[0xc],r12
80003ed6:	f2 0c 0c 49 	max	r9,r9,r12
80003eda:	c3 98       	rjmp	80003f4c <get_arg+0x264>
80003edc:	62 0a       	ld.w	r10,r1[0x0]
80003ede:	5b fa       	cp.w	r10,-1
80003ee0:	c0 a1       	brne	80003ef4 <get_arg+0x20c>
80003ee2:	50 19       	stdsp	sp[0x4],r9
80003ee4:	50 28       	stdsp	sp[0x8],r8
80003ee6:	e0 6a 00 80 	mov	r10,128
80003eea:	30 0b       	mov	r11,0
80003eec:	02 9c       	mov	r12,r1
80003eee:	cd ae       	rcall	80003ca2 <memset>
80003ef0:	40 28       	lddsp	r8,sp[0x8]
80003ef2:	40 19       	lddsp	r9,sp[0x4]
80003ef4:	20 12       	sub	r2,1
80003ef6:	30 0a       	mov	r10,0
80003ef8:	0e 9b       	mov	r11,r7
80003efa:	e2 02 09 2a 	st.w	r1[r2<<0x2],r10
80003efe:	f2 02 0c 49 	max	r9,r9,r2
80003f02:	c2 58       	rjmp	80003f4c <get_arg+0x264>
80003f04:	16 97       	mov	r7,r11
80003f06:	6c 0a       	ld.w	r10,r6[0x0]
80003f08:	f4 cb ff fc 	sub	r11,r10,-4
80003f0c:	8d 0b       	st.w	r6[0x0],r11
80003f0e:	74 0a       	ld.w	r10,r10[0x0]
80003f10:	0e 9b       	mov	r11,r7
80003f12:	e6 05 09 3a 	st.w	r3[r5<<0x3],r10
80003f16:	2f f5       	sub	r5,-1
80003f18:	c1 a8       	rjmp	80003f4c <get_arg+0x264>
80003f1a:	f4 c2 00 30 	sub	r2,r10,48
80003f1e:	c0 68       	rjmp	80003f2a <get_arg+0x242>
80003f20:	e4 02 00 22 	add	r2,r2,r2<<0x2
80003f24:	2f f7       	sub	r7,-1
80003f26:	f4 02 00 12 	add	r2,r10,r2<<0x1
80003f2a:	0f 8a       	ld.ub	r10,r7[0x0]
80003f2c:	58 0a       	cp.w	r10,0
80003f2e:	c0 e0       	breq	80003f4a <get_arg+0x262>
80003f30:	23 0a       	sub	r10,48
80003f32:	58 9a       	cp.w	r10,9
80003f34:	fe 98 ff f6 	brls	80003f20 <get_arg+0x238>
80003f38:	c0 98       	rjmp	80003f4a <get_arg+0x262>
80003f3a:	2f f7       	sub	r7,-1
80003f3c:	0f 8a       	ld.ub	r10,r7[0x0]
80003f3e:	58 0a       	cp.w	r10,0
80003f40:	c0 50       	breq	80003f4a <get_arg+0x262>
80003f42:	23 0a       	sub	r10,48
80003f44:	58 9a       	cp.w	r10,9
80003f46:	fe 98 ff fa 	brls	80003f3a <get_arg+0x252>
80003f4a:	0e 9b       	mov	r11,r7
80003f4c:	40 7c       	lddsp	r12,sp[0x1c]
80003f4e:	30 ba       	mov	r10,11
80003f50:	f4 0c 18 00 	cp.b	r12,r10
80003f54:	fe 91 fe f4 	brne	80003d3c <get_arg+0x54>
80003f58:	40 42       	lddsp	r2,sp[0x10]
80003f5a:	17 8c       	ld.ub	r12,r11[0x0]
80003f5c:	0a 32       	cp.w	r2,r5
80003f5e:	5f 4a       	srge	r10
80003f60:	f0 0c 18 00 	cp.b	r12,r8
80003f64:	5f 1c       	srne	r12
80003f66:	f9 ea 00 0a 	and	r10,r12,r10
80003f6a:	f0 0a 18 00 	cp.b	r10,r8
80003f6e:	fe 91 fe d1 	brne	80003d10 <get_arg+0x28>
80003f72:	30 08       	mov	r8,0
80003f74:	40 4e       	lddsp	lr,sp[0x10]
80003f76:	17 8a       	ld.ub	r10,r11[0x0]
80003f78:	e2 05 00 21 	add	r1,r1,r5<<0x2
80003f7c:	f0 0a 18 00 	cp.b	r10,r8
80003f80:	fc 09 17 10 	movne	r9,lr
80003f84:	e6 05 00 38 	add	r8,r3,r5<<0x3
80003f88:	06 9e       	mov	lr,r3
80003f8a:	c2 a8       	rjmp	80003fde <get_arg+0x2f6>
80003f8c:	62 0a       	ld.w	r10,r1[0x0]
80003f8e:	58 3a       	cp.w	r10,3
80003f90:	c1 e0       	breq	80003fcc <get_arg+0x2e4>
80003f92:	e0 89 00 07 	brgt	80003fa0 <get_arg+0x2b8>
80003f96:	58 1a       	cp.w	r10,1
80003f98:	c1 a0       	breq	80003fcc <get_arg+0x2e4>
80003f9a:	58 2a       	cp.w	r10,2
80003f9c:	c1 81       	brne	80003fcc <get_arg+0x2e4>
80003f9e:	c0 58       	rjmp	80003fa8 <get_arg+0x2c0>
80003fa0:	58 5a       	cp.w	r10,5
80003fa2:	c0 c0       	breq	80003fba <get_arg+0x2d2>
80003fa4:	c0 b5       	brlt	80003fba <get_arg+0x2d2>
80003fa6:	c1 38       	rjmp	80003fcc <get_arg+0x2e4>
80003fa8:	6c 0a       	ld.w	r10,r6[0x0]
80003faa:	f4 cc ff f8 	sub	r12,r10,-8
80003fae:	8d 0c       	st.w	r6[0x0],r12
80003fb0:	f4 e2 00 00 	ld.d	r2,r10[0]
80003fb4:	f0 e3 00 00 	st.d	r8[0],r2
80003fb8:	c1 08       	rjmp	80003fd8 <get_arg+0x2f0>
80003fba:	6c 0a       	ld.w	r10,r6[0x0]
80003fbc:	f4 cc ff f8 	sub	r12,r10,-8
80003fc0:	8d 0c       	st.w	r6[0x0],r12
80003fc2:	f4 e2 00 00 	ld.d	r2,r10[0]
80003fc6:	f0 e3 00 00 	st.d	r8[0],r2
80003fca:	c0 78       	rjmp	80003fd8 <get_arg+0x2f0>
80003fcc:	6c 0a       	ld.w	r10,r6[0x0]
80003fce:	f4 cc ff fc 	sub	r12,r10,-4
80003fd2:	8d 0c       	st.w	r6[0x0],r12
80003fd4:	74 0a       	ld.w	r10,r10[0x0]
80003fd6:	91 0a       	st.w	r8[0x0],r10
80003fd8:	2f f5       	sub	r5,-1
80003fda:	2f 88       	sub	r8,-8
80003fdc:	2f c1       	sub	r1,-4
80003fde:	12 35       	cp.w	r5,r9
80003fe0:	fe 9a ff d6 	brle	80003f8c <get_arg+0x2a4>
80003fe4:	1c 93       	mov	r3,lr
80003fe6:	40 52       	lddsp	r2,sp[0x14]
80003fe8:	40 6e       	lddsp	lr,sp[0x18]
80003fea:	85 05       	st.w	r2[0x0],r5
80003fec:	9d 0b       	st.w	lr[0x0],r11
80003fee:	40 4b       	lddsp	r11,sp[0x10]
80003ff0:	e6 0b 00 3c 	add	r12,r3,r11<<0x3
80003ff4:	2f 8d       	sub	sp,-32
80003ff6:	d8 32       	popm	r0-r7,pc

80003ff8 <__sprint_r>:
80003ff8:	d4 21       	pushm	r4-r7,lr
80003ffa:	14 97       	mov	r7,r10
80003ffc:	74 28       	ld.w	r8,r10[0x8]
80003ffe:	58 08       	cp.w	r8,0
80004000:	c0 41       	brne	80004008 <__sprint_r+0x10>
80004002:	95 18       	st.w	r10[0x4],r8
80004004:	10 9c       	mov	r12,r8
80004006:	d8 22       	popm	r4-r7,pc
80004008:	e0 a0 18 b4 	rcall	80007170 <__sfvwrite_r>
8000400c:	30 08       	mov	r8,0
8000400e:	8f 18       	st.w	r7[0x4],r8
80004010:	8f 28       	st.w	r7[0x8],r8
80004012:	d8 22       	popm	r4-r7,pc

80004014 <_vfprintf_r>:
80004014:	d4 31       	pushm	r0-r7,lr
80004016:	fa cd 06 bc 	sub	sp,sp,1724
8000401a:	51 09       	stdsp	sp[0x40],r9
8000401c:	16 91       	mov	r1,r11
8000401e:	14 97       	mov	r7,r10
80004020:	18 95       	mov	r5,r12
80004022:	e0 a0 1a 1d 	rcall	8000745c <_localeconv_r>
80004026:	78 0c       	ld.w	r12,r12[0x0]
80004028:	50 cc       	stdsp	sp[0x30],r12
8000402a:	58 05       	cp.w	r5,0
8000402c:	c0 70       	breq	8000403a <_vfprintf_r+0x26>
8000402e:	6a 68       	ld.w	r8,r5[0x18]
80004030:	58 08       	cp.w	r8,0
80004032:	c0 41       	brne	8000403a <_vfprintf_r+0x26>
80004034:	0a 9c       	mov	r12,r5
80004036:	e0 a0 17 3d 	rcall	80006eb0 <__sinit>
8000403a:	fe c8 a2 a6 	sub	r8,pc,-23898
8000403e:	10 31       	cp.w	r1,r8
80004040:	c0 31       	brne	80004046 <_vfprintf_r+0x32>
80004042:	6a 01       	ld.w	r1,r5[0x0]
80004044:	c0 c8       	rjmp	8000405c <_vfprintf_r+0x48>
80004046:	fe c8 a2 92 	sub	r8,pc,-23918
8000404a:	10 31       	cp.w	r1,r8
8000404c:	c0 31       	brne	80004052 <_vfprintf_r+0x3e>
8000404e:	6a 11       	ld.w	r1,r5[0x4]
80004050:	c0 68       	rjmp	8000405c <_vfprintf_r+0x48>
80004052:	fe c8 a2 7e 	sub	r8,pc,-23938
80004056:	10 31       	cp.w	r1,r8
80004058:	eb f1 00 02 	ld.weq	r1,r5[0x8]
8000405c:	82 68       	ld.sh	r8,r1[0xc]
8000405e:	ed b8 00 03 	bld	r8,0x3
80004062:	c0 41       	brne	8000406a <_vfprintf_r+0x56>
80004064:	62 48       	ld.w	r8,r1[0x10]
80004066:	58 08       	cp.w	r8,0
80004068:	c0 71       	brne	80004076 <_vfprintf_r+0x62>
8000406a:	02 9b       	mov	r11,r1
8000406c:	0a 9c       	mov	r12,r5
8000406e:	e0 a0 0f 5d 	rcall	80005f28 <__swsetup_r>
80004072:	e0 81 0f 54 	brne	80005f1a <_vfprintf_r+0x1f06>
80004076:	82 68       	ld.sh	r8,r1[0xc]
80004078:	10 99       	mov	r9,r8
8000407a:	e2 19 00 1a 	andl	r9,0x1a,COH
8000407e:	58 a9       	cp.w	r9,10
80004080:	c3 c1       	brne	800040f8 <_vfprintf_r+0xe4>
80004082:	82 79       	ld.sh	r9,r1[0xe]
80004084:	30 0a       	mov	r10,0
80004086:	f4 09 19 00 	cp.h	r9,r10
8000408a:	c3 75       	brlt	800040f8 <_vfprintf_r+0xe4>
8000408c:	a1 d8       	cbr	r8,0x1
8000408e:	fb 58 05 d0 	st.h	sp[1488],r8
80004092:	62 88       	ld.w	r8,r1[0x20]
80004094:	fb 48 05 e4 	st.w	sp[1508],r8
80004098:	62 a8       	ld.w	r8,r1[0x28]
8000409a:	fb 48 05 ec 	st.w	sp[1516],r8
8000409e:	fa c8 ff bc 	sub	r8,sp,-68
800040a2:	fb 48 05 d4 	st.w	sp[1492],r8
800040a6:	fb 48 05 c4 	st.w	sp[1476],r8
800040aa:	e0 68 04 00 	mov	r8,1024
800040ae:	fb 48 05 d8 	st.w	sp[1496],r8
800040b2:	fb 48 05 cc 	st.w	sp[1484],r8
800040b6:	30 08       	mov	r8,0
800040b8:	fb 59 05 d2 	st.h	sp[1490],r9
800040bc:	0e 9a       	mov	r10,r7
800040be:	41 09       	lddsp	r9,sp[0x40]
800040c0:	fa c7 fa 3c 	sub	r7,sp,-1476
800040c4:	fb 48 05 dc 	st.w	sp[1500],r8
800040c8:	0a 9c       	mov	r12,r5
800040ca:	0e 9b       	mov	r11,r7
800040cc:	ca 4f       	rcall	80004014 <_vfprintf_r>
800040ce:	50 bc       	stdsp	sp[0x2c],r12
800040d0:	c0 95       	brlt	800040e2 <_vfprintf_r+0xce>
800040d2:	0e 9b       	mov	r11,r7
800040d4:	0a 9c       	mov	r12,r5
800040d6:	e0 a0 16 15 	rcall	80006d00 <_fflush_r>
800040da:	40 be       	lddsp	lr,sp[0x2c]
800040dc:	f9 be 01 ff 	movne	lr,-1
800040e0:	50 be       	stdsp	sp[0x2c],lr
800040e2:	fb 08 05 d0 	ld.sh	r8,sp[1488]
800040e6:	ed b8 00 06 	bld	r8,0x6
800040ea:	e0 81 0f 1a 	brne	80005f1e <_vfprintf_r+0x1f0a>
800040ee:	82 68       	ld.sh	r8,r1[0xc]
800040f0:	a7 a8       	sbr	r8,0x6
800040f2:	a2 68       	st.h	r1[0xc],r8
800040f4:	e0 8f 0f 15 	bral	80005f1e <_vfprintf_r+0x1f0a>
800040f8:	30 08       	mov	r8,0
800040fa:	fb 48 06 b4 	st.w	sp[1716],r8
800040fe:	fb 48 06 90 	st.w	sp[1680],r8
80004102:	fb 48 06 8c 	st.w	sp[1676],r8
80004106:	fb 48 06 b0 	st.w	sp[1712],r8
8000410a:	30 08       	mov	r8,0
8000410c:	30 09       	mov	r9,0
8000410e:	50 a7       	stdsp	sp[0x28],r7
80004110:	50 78       	stdsp	sp[0x1c],r8
80004112:	fa c3 f9 e0 	sub	r3,sp,-1568
80004116:	3f f8       	mov	r8,-1
80004118:	50 59       	stdsp	sp[0x14],r9
8000411a:	fb 43 06 88 	st.w	sp[1672],r3
8000411e:	fb 48 05 44 	st.w	sp[1348],r8
80004122:	12 9c       	mov	r12,r9
80004124:	50 69       	stdsp	sp[0x18],r9
80004126:	50 d9       	stdsp	sp[0x34],r9
80004128:	50 e9       	stdsp	sp[0x38],r9
8000412a:	50 b9       	stdsp	sp[0x2c],r9
8000412c:	12 97       	mov	r7,r9
8000412e:	0a 94       	mov	r4,r5
80004130:	40 a2       	lddsp	r2,sp[0x28]
80004132:	32 5a       	mov	r10,37
80004134:	30 08       	mov	r8,0
80004136:	c0 28       	rjmp	8000413a <_vfprintf_r+0x126>
80004138:	2f f2       	sub	r2,-1
8000413a:	05 89       	ld.ub	r9,r2[0x0]
8000413c:	f0 09 18 00 	cp.b	r9,r8
80004140:	5f 1b       	srne	r11
80004142:	f4 09 18 00 	cp.b	r9,r10
80004146:	5f 19       	srne	r9
80004148:	f3 eb 00 0b 	and	r11,r9,r11
8000414c:	f0 0b 18 00 	cp.b	r11,r8
80004150:	cf 41       	brne	80004138 <_vfprintf_r+0x124>
80004152:	40 ab       	lddsp	r11,sp[0x28]
80004154:	e4 0b 01 06 	sub	r6,r2,r11
80004158:	c1 e0       	breq	80004194 <_vfprintf_r+0x180>
8000415a:	fa f8 06 90 	ld.w	r8,sp[1680]
8000415e:	0c 08       	add	r8,r6
80004160:	87 0b       	st.w	r3[0x0],r11
80004162:	fb 48 06 90 	st.w	sp[1680],r8
80004166:	87 16       	st.w	r3[0x4],r6
80004168:	fa f8 06 8c 	ld.w	r8,sp[1676]
8000416c:	2f f8       	sub	r8,-1
8000416e:	fb 48 06 8c 	st.w	sp[1676],r8
80004172:	58 78       	cp.w	r8,7
80004174:	e0 89 00 04 	brgt	8000417c <_vfprintf_r+0x168>
80004178:	2f 83       	sub	r3,-8
8000417a:	c0 a8       	rjmp	8000418e <_vfprintf_r+0x17a>
8000417c:	fa ca f9 78 	sub	r10,sp,-1672
80004180:	02 9b       	mov	r11,r1
80004182:	08 9c       	mov	r12,r4
80004184:	c3 af       	rcall	80003ff8 <__sprint_r>
80004186:	e0 81 0e c6 	brne	80005f12 <_vfprintf_r+0x1efe>
8000418a:	fa c3 f9 e0 	sub	r3,sp,-1568
8000418e:	40 ba       	lddsp	r10,sp[0x2c]
80004190:	0c 0a       	add	r10,r6
80004192:	50 ba       	stdsp	sp[0x2c],r10
80004194:	05 89       	ld.ub	r9,r2[0x0]
80004196:	30 08       	mov	r8,0
80004198:	f0 09 18 00 	cp.b	r9,r8
8000419c:	e0 80 0e aa 	breq	80005ef0 <_vfprintf_r+0x1edc>
800041a0:	30 09       	mov	r9,0
800041a2:	fb 68 06 bb 	st.b	sp[1723],r8
800041a6:	0e 96       	mov	r6,r7
800041a8:	e4 c8 ff ff 	sub	r8,r2,-1
800041ac:	3f fe       	mov	lr,-1
800041ae:	50 93       	stdsp	sp[0x24],r3
800041b0:	50 41       	stdsp	sp[0x10],r1
800041b2:	0e 93       	mov	r3,r7
800041b4:	04 91       	mov	r1,r2
800041b6:	50 89       	stdsp	sp[0x20],r9
800041b8:	50 a8       	stdsp	sp[0x28],r8
800041ba:	50 2e       	stdsp	sp[0x8],lr
800041bc:	50 39       	stdsp	sp[0xc],r9
800041be:	12 95       	mov	r5,r9
800041c0:	12 90       	mov	r0,r9
800041c2:	10 97       	mov	r7,r8
800041c4:	08 92       	mov	r2,r4
800041c6:	c0 78       	rjmp	800041d4 <_vfprintf_r+0x1c0>
800041c8:	3f fc       	mov	r12,-1
800041ca:	08 97       	mov	r7,r4
800041cc:	50 2c       	stdsp	sp[0x8],r12
800041ce:	c0 38       	rjmp	800041d4 <_vfprintf_r+0x1c0>
800041d0:	30 0b       	mov	r11,0
800041d2:	50 3b       	stdsp	sp[0xc],r11
800041d4:	0f 38       	ld.ub	r8,r7++
800041d6:	c0 28       	rjmp	800041da <_vfprintf_r+0x1c6>
800041d8:	12 90       	mov	r0,r9
800041da:	f0 c9 00 20 	sub	r9,r8,32
800041de:	e0 49 00 58 	cp.w	r9,88
800041e2:	e0 8b 0a 30 	brhi	80005642 <_vfprintf_r+0x162e>
800041e6:	fe ca a7 fa 	sub	r10,pc,-22534
800041ea:	f4 09 03 2f 	ld.w	pc,r10[r9<<0x2]
800041ee:	50 a7       	stdsp	sp[0x28],r7
800041f0:	50 80       	stdsp	sp[0x20],r0
800041f2:	0c 97       	mov	r7,r6
800041f4:	04 94       	mov	r4,r2
800041f6:	06 96       	mov	r6,r3
800041f8:	02 92       	mov	r2,r1
800041fa:	fe c9 a5 d2 	sub	r9,pc,-23086
800041fe:	40 93       	lddsp	r3,sp[0x24]
80004200:	10 90       	mov	r0,r8
80004202:	40 41       	lddsp	r1,sp[0x10]
80004204:	50 d9       	stdsp	sp[0x34],r9
80004206:	e0 8f 08 8e 	bral	80005322 <_vfprintf_r+0x130e>
8000420a:	30 08       	mov	r8,0
8000420c:	fb 39 06 bb 	ld.ub	r9,sp[1723]
80004210:	f0 09 18 00 	cp.b	r9,r8
80004214:	ce 01       	brne	800041d4 <_vfprintf_r+0x1c0>
80004216:	32 08       	mov	r8,32
80004218:	c6 e8       	rjmp	800042f4 <_vfprintf_r+0x2e0>
8000421a:	a1 a5       	sbr	r5,0x0
8000421c:	cd cb       	rjmp	800041d4 <_vfprintf_r+0x1c0>
8000421e:	0f 89       	ld.ub	r9,r7[0x0]
80004220:	f2 c8 00 30 	sub	r8,r9,48
80004224:	58 98       	cp.w	r8,9
80004226:	e0 8b 00 1d 	brhi	80004260 <_vfprintf_r+0x24c>
8000422a:	ee c8 ff ff 	sub	r8,r7,-1
8000422e:	30 0b       	mov	r11,0
80004230:	23 09       	sub	r9,48
80004232:	f6 0b 00 2b 	add	r11,r11,r11<<0x2
80004236:	f2 0b 00 1b 	add	r11,r9,r11<<0x1
8000423a:	11 39       	ld.ub	r9,r8++
8000423c:	f2 ca 00 30 	sub	r10,r9,48
80004240:	58 9a       	cp.w	r10,9
80004242:	fe 98 ff f7 	brls	80004230 <_vfprintf_r+0x21c>
80004246:	e0 49 00 24 	cp.w	r9,36
8000424a:	cc 31       	brne	800041d0 <_vfprintf_r+0x1bc>
8000424c:	e0 4b 00 20 	cp.w	r11,32
80004250:	e0 89 0e 60 	brgt	80005f10 <_vfprintf_r+0x1efc>
80004254:	20 1b       	sub	r11,1
80004256:	fa f9 06 b4 	ld.w	r9,sp[1716]
8000425a:	12 3b       	cp.w	r11,r9
8000425c:	c0 95       	brlt	8000426e <_vfprintf_r+0x25a>
8000425e:	c1 08       	rjmp	8000427e <_vfprintf_r+0x26a>
80004260:	fa f9 06 b4 	ld.w	r9,sp[1716]
80004264:	ec ca ff ff 	sub	r10,r6,-1
80004268:	12 36       	cp.w	r6,r9
8000426a:	c1 f5       	brlt	800042a8 <_vfprintf_r+0x294>
8000426c:	c2 68       	rjmp	800042b8 <_vfprintf_r+0x2a4>
8000426e:	fa ce f9 44 	sub	lr,sp,-1724
80004272:	10 97       	mov	r7,r8
80004274:	fc 0b 00 3b 	add	r11,lr,r11<<0x3
80004278:	f6 f0 fd 88 	ld.w	r0,r11[-632]
8000427c:	c3 58       	rjmp	800042e6 <_vfprintf_r+0x2d2>
8000427e:	10 97       	mov	r7,r8
80004280:	fa c8 f9 50 	sub	r8,sp,-1712
80004284:	1a d8       	st.w	--sp,r8
80004286:	fa c8 fa b8 	sub	r8,sp,-1352
8000428a:	1a d8       	st.w	--sp,r8
8000428c:	fa c8 fb b4 	sub	r8,sp,-1100
80004290:	02 9a       	mov	r10,r1
80004292:	1a d8       	st.w	--sp,r8
80004294:	04 9c       	mov	r12,r2
80004296:	fa c8 f9 40 	sub	r8,sp,-1728
8000429a:	fa c9 ff b4 	sub	r9,sp,-76
8000429e:	fe b0 fd 25 	rcall	80003ce8 <get_arg>
800042a2:	2f dd       	sub	sp,-12
800042a4:	78 00       	ld.w	r0,r12[0x0]
800042a6:	c2 08       	rjmp	800042e6 <_vfprintf_r+0x2d2>
800042a8:	fa cc f9 44 	sub	r12,sp,-1724
800042ac:	14 96       	mov	r6,r10
800042ae:	f8 03 00 38 	add	r8,r12,r3<<0x3
800042b2:	f0 f0 fd 88 	ld.w	r0,r8[-632]
800042b6:	c1 88       	rjmp	800042e6 <_vfprintf_r+0x2d2>
800042b8:	41 08       	lddsp	r8,sp[0x40]
800042ba:	59 f9       	cp.w	r9,31
800042bc:	e0 89 00 11 	brgt	800042de <_vfprintf_r+0x2ca>
800042c0:	f0 cb ff fc 	sub	r11,r8,-4
800042c4:	51 0b       	stdsp	sp[0x40],r11
800042c6:	70 00       	ld.w	r0,r8[0x0]
800042c8:	fa cb f9 44 	sub	r11,sp,-1724
800042cc:	f6 09 00 38 	add	r8,r11,r9<<0x3
800042d0:	f1 40 fd 88 	st.w	r8[-632],r0
800042d4:	2f f9       	sub	r9,-1
800042d6:	14 96       	mov	r6,r10
800042d8:	fb 49 06 b4 	st.w	sp[1716],r9
800042dc:	c0 58       	rjmp	800042e6 <_vfprintf_r+0x2d2>
800042de:	70 00       	ld.w	r0,r8[0x0]
800042e0:	14 96       	mov	r6,r10
800042e2:	2f c8       	sub	r8,-4
800042e4:	51 08       	stdsp	sp[0x40],r8
800042e6:	58 00       	cp.w	r0,0
800042e8:	fe 94 ff 76 	brge	800041d4 <_vfprintf_r+0x1c0>
800042ec:	5c 30       	neg	r0
800042ee:	a3 a5       	sbr	r5,0x2
800042f0:	c7 2b       	rjmp	800041d4 <_vfprintf_r+0x1c0>
800042f2:	32 b8       	mov	r8,43
800042f4:	fb 68 06 bb 	st.b	sp[1723],r8
800042f8:	c6 eb       	rjmp	800041d4 <_vfprintf_r+0x1c0>
800042fa:	0f 38       	ld.ub	r8,r7++
800042fc:	e0 48 00 2a 	cp.w	r8,42
80004300:	c0 30       	breq	80004306 <_vfprintf_r+0x2f2>
80004302:	30 09       	mov	r9,0
80004304:	c7 98       	rjmp	800043f6 <_vfprintf_r+0x3e2>
80004306:	0f 88       	ld.ub	r8,r7[0x0]
80004308:	f0 c9 00 30 	sub	r9,r8,48
8000430c:	58 99       	cp.w	r9,9
8000430e:	e0 8b 00 1f 	brhi	8000434c <_vfprintf_r+0x338>
80004312:	ee c4 ff ff 	sub	r4,r7,-1
80004316:	30 0b       	mov	r11,0
80004318:	23 08       	sub	r8,48
8000431a:	f6 0b 00 2b 	add	r11,r11,r11<<0x2
8000431e:	f0 0b 00 1b 	add	r11,r8,r11<<0x1
80004322:	09 38       	ld.ub	r8,r4++
80004324:	f0 c9 00 30 	sub	r9,r8,48
80004328:	58 99       	cp.w	r9,9
8000432a:	fe 98 ff f7 	brls	80004318 <_vfprintf_r+0x304>
8000432e:	e0 48 00 24 	cp.w	r8,36
80004332:	fe 91 ff 4f 	brne	800041d0 <_vfprintf_r+0x1bc>
80004336:	e0 4b 00 20 	cp.w	r11,32
8000433a:	e0 89 0d eb 	brgt	80005f10 <_vfprintf_r+0x1efc>
8000433e:	20 1b       	sub	r11,1
80004340:	fa f8 06 b4 	ld.w	r8,sp[1716]
80004344:	10 3b       	cp.w	r11,r8
80004346:	c0 a5       	brlt	8000435a <_vfprintf_r+0x346>
80004348:	c1 18       	rjmp	8000436a <_vfprintf_r+0x356>
8000434a:	d7 03       	nop
8000434c:	fa fa 06 b4 	ld.w	r10,sp[1716]
80004350:	ec c9 ff ff 	sub	r9,r6,-1
80004354:	14 36       	cp.w	r6,r10
80004356:	c1 f5       	brlt	80004394 <_vfprintf_r+0x380>
80004358:	c2 88       	rjmp	800043a8 <_vfprintf_r+0x394>
8000435a:	fa ca f9 44 	sub	r10,sp,-1724
8000435e:	f4 0b 00 3b 	add	r11,r10,r11<<0x3
80004362:	f6 fb fd 88 	ld.w	r11,r11[-632]
80004366:	50 2b       	stdsp	sp[0x8],r11
80004368:	c3 c8       	rjmp	800043e0 <_vfprintf_r+0x3cc>
8000436a:	fa c8 f9 50 	sub	r8,sp,-1712
8000436e:	1a d8       	st.w	--sp,r8
80004370:	fa c8 fa b8 	sub	r8,sp,-1352
80004374:	1a d8       	st.w	--sp,r8
80004376:	fa c8 fb b4 	sub	r8,sp,-1100
8000437a:	02 9a       	mov	r10,r1
8000437c:	1a d8       	st.w	--sp,r8
8000437e:	04 9c       	mov	r12,r2
80004380:	fa c8 f9 40 	sub	r8,sp,-1728
80004384:	fa c9 ff b4 	sub	r9,sp,-76
80004388:	fe b0 fc b0 	rcall	80003ce8 <get_arg>
8000438c:	2f dd       	sub	sp,-12
8000438e:	78 0c       	ld.w	r12,r12[0x0]
80004390:	50 2c       	stdsp	sp[0x8],r12
80004392:	c2 78       	rjmp	800043e0 <_vfprintf_r+0x3cc>
80004394:	12 96       	mov	r6,r9
80004396:	0e 94       	mov	r4,r7
80004398:	fa c9 f9 44 	sub	r9,sp,-1724
8000439c:	f2 03 00 38 	add	r8,r9,r3<<0x3
800043a0:	f0 f8 fd 88 	ld.w	r8,r8[-632]
800043a4:	50 28       	stdsp	sp[0x8],r8
800043a6:	c1 d8       	rjmp	800043e0 <_vfprintf_r+0x3cc>
800043a8:	41 08       	lddsp	r8,sp[0x40]
800043aa:	59 fa       	cp.w	r10,31
800043ac:	e0 89 00 14 	brgt	800043d4 <_vfprintf_r+0x3c0>
800043b0:	f0 cb ff fc 	sub	r11,r8,-4
800043b4:	70 08       	ld.w	r8,r8[0x0]
800043b6:	51 0b       	stdsp	sp[0x40],r11
800043b8:	50 28       	stdsp	sp[0x8],r8
800043ba:	fa c6 f9 44 	sub	r6,sp,-1724
800043be:	40 2e       	lddsp	lr,sp[0x8]
800043c0:	ec 0a 00 38 	add	r8,r6,r10<<0x3
800043c4:	f1 4e fd 88 	st.w	r8[-632],lr
800043c8:	2f fa       	sub	r10,-1
800043ca:	0e 94       	mov	r4,r7
800043cc:	fb 4a 06 b4 	st.w	sp[1716],r10
800043d0:	12 96       	mov	r6,r9
800043d2:	c0 78       	rjmp	800043e0 <_vfprintf_r+0x3cc>
800043d4:	70 0c       	ld.w	r12,r8[0x0]
800043d6:	0e 94       	mov	r4,r7
800043d8:	2f c8       	sub	r8,-4
800043da:	50 2c       	stdsp	sp[0x8],r12
800043dc:	12 96       	mov	r6,r9
800043de:	51 08       	stdsp	sp[0x40],r8
800043e0:	40 2b       	lddsp	r11,sp[0x8]
800043e2:	58 0b       	cp.w	r11,0
800043e4:	fe 95 fe f2 	brlt	800041c8 <_vfprintf_r+0x1b4>
800043e8:	08 97       	mov	r7,r4
800043ea:	cf 5a       	rjmp	800041d4 <_vfprintf_r+0x1c0>
800043ec:	f2 09 00 29 	add	r9,r9,r9<<0x2
800043f0:	0f 38       	ld.ub	r8,r7++
800043f2:	f4 09 00 19 	add	r9,r10,r9<<0x1
800043f6:	f0 ca 00 30 	sub	r10,r8,48
800043fa:	58 9a       	cp.w	r10,9
800043fc:	fe 98 ff f8 	brls	800043ec <_vfprintf_r+0x3d8>
80004400:	3f fa       	mov	r10,-1
80004402:	f2 0a 0c 49 	max	r9,r9,r10
80004406:	50 29       	stdsp	sp[0x8],r9
80004408:	ce 9a       	rjmp	800041da <_vfprintf_r+0x1c6>
8000440a:	a7 b5       	sbr	r5,0x7
8000440c:	ce 4a       	rjmp	800041d4 <_vfprintf_r+0x1c0>
8000440e:	30 09       	mov	r9,0
80004410:	23 08       	sub	r8,48
80004412:	f2 09 00 29 	add	r9,r9,r9<<0x2
80004416:	f0 09 00 19 	add	r9,r8,r9<<0x1
8000441a:	0f 38       	ld.ub	r8,r7++
8000441c:	f0 ca 00 30 	sub	r10,r8,48
80004420:	58 9a       	cp.w	r10,9
80004422:	fe 98 ff f7 	brls	80004410 <_vfprintf_r+0x3fc>
80004426:	e0 48 00 24 	cp.w	r8,36
8000442a:	fe 91 fe d7 	brne	800041d8 <_vfprintf_r+0x1c4>
8000442e:	e0 49 00 20 	cp.w	r9,32
80004432:	e0 89 0d 6f 	brgt	80005f10 <_vfprintf_r+0x1efc>
80004436:	f2 c3 00 01 	sub	r3,r9,1
8000443a:	30 19       	mov	r9,1
8000443c:	50 39       	stdsp	sp[0xc],r9
8000443e:	cc ba       	rjmp	800041d4 <_vfprintf_r+0x1c0>
80004440:	a3 b5       	sbr	r5,0x3
80004442:	cc 9a       	rjmp	800041d4 <_vfprintf_r+0x1c0>
80004444:	a7 a5       	sbr	r5,0x6
80004446:	cc 7a       	rjmp	800041d4 <_vfprintf_r+0x1c0>
80004448:	0a 98       	mov	r8,r5
8000444a:	a5 b5       	sbr	r5,0x5
8000444c:	a5 a8       	sbr	r8,0x4
8000444e:	0f 89       	ld.ub	r9,r7[0x0]
80004450:	36 ce       	mov	lr,108
80004452:	fc 09 18 00 	cp.b	r9,lr
80004456:	f7 b7 00 ff 	subeq	r7,-1
8000445a:	f0 05 17 10 	movne	r5,r8
8000445e:	cb ba       	rjmp	800041d4 <_vfprintf_r+0x1c0>
80004460:	a5 b5       	sbr	r5,0x5
80004462:	cb 9a       	rjmp	800041d4 <_vfprintf_r+0x1c0>
80004464:	50 a7       	stdsp	sp[0x28],r7
80004466:	50 80       	stdsp	sp[0x20],r0
80004468:	0c 97       	mov	r7,r6
8000446a:	10 90       	mov	r0,r8
8000446c:	06 96       	mov	r6,r3
8000446e:	04 94       	mov	r4,r2
80004470:	40 93       	lddsp	r3,sp[0x24]
80004472:	02 92       	mov	r2,r1
80004474:	0e 99       	mov	r9,r7
80004476:	40 41       	lddsp	r1,sp[0x10]
80004478:	fa f8 06 b4 	ld.w	r8,sp[1716]
8000447c:	40 3c       	lddsp	r12,sp[0xc]
8000447e:	58 0c       	cp.w	r12,0
80004480:	c1 d0       	breq	800044ba <_vfprintf_r+0x4a6>
80004482:	10 36       	cp.w	r6,r8
80004484:	c0 64       	brge	80004490 <_vfprintf_r+0x47c>
80004486:	fa cb f9 44 	sub	r11,sp,-1724
8000448a:	f6 06 00 36 	add	r6,r11,r6<<0x3
8000448e:	c1 d8       	rjmp	800044c8 <_vfprintf_r+0x4b4>
80004490:	fa c8 f9 50 	sub	r8,sp,-1712
80004494:	1a d8       	st.w	--sp,r8
80004496:	fa c8 fa b8 	sub	r8,sp,-1352
8000449a:	1a d8       	st.w	--sp,r8
8000449c:	fa c8 fb b4 	sub	r8,sp,-1100
800044a0:	1a d8       	st.w	--sp,r8
800044a2:	fa c8 f9 40 	sub	r8,sp,-1728
800044a6:	fa c9 ff b4 	sub	r9,sp,-76
800044aa:	04 9a       	mov	r10,r2
800044ac:	0c 9b       	mov	r11,r6
800044ae:	08 9c       	mov	r12,r4
800044b0:	fe b0 fc 1c 	rcall	80003ce8 <get_arg>
800044b4:	2f dd       	sub	sp,-12
800044b6:	19 b8       	ld.ub	r8,r12[0x3]
800044b8:	c2 28       	rjmp	800044fc <_vfprintf_r+0x4e8>
800044ba:	2f f7       	sub	r7,-1
800044bc:	10 39       	cp.w	r9,r8
800044be:	c0 84       	brge	800044ce <_vfprintf_r+0x4ba>
800044c0:	fa ca f9 44 	sub	r10,sp,-1724
800044c4:	f4 06 00 36 	add	r6,r10,r6<<0x3
800044c8:	ed 38 fd 8b 	ld.ub	r8,r6[-629]
800044cc:	c1 88       	rjmp	800044fc <_vfprintf_r+0x4e8>
800044ce:	41 09       	lddsp	r9,sp[0x40]
800044d0:	59 f8       	cp.w	r8,31
800044d2:	e0 89 00 12 	brgt	800044f6 <_vfprintf_r+0x4e2>
800044d6:	f2 ca ff fc 	sub	r10,r9,-4
800044da:	51 0a       	stdsp	sp[0x40],r10
800044dc:	72 09       	ld.w	r9,r9[0x0]
800044de:	fa c6 f9 44 	sub	r6,sp,-1724
800044e2:	ec 08 00 3a 	add	r10,r6,r8<<0x3
800044e6:	2f f8       	sub	r8,-1
800044e8:	f5 49 fd 88 	st.w	r10[-632],r9
800044ec:	fb 48 06 b4 	st.w	sp[1716],r8
800044f0:	f1 d9 c0 08 	bfextu	r8,r9,0x0,0x8
800044f4:	c0 48       	rjmp	800044fc <_vfprintf_r+0x4e8>
800044f6:	13 b8       	ld.ub	r8,r9[0x3]
800044f8:	2f c9       	sub	r9,-4
800044fa:	51 09       	stdsp	sp[0x40],r9
800044fc:	fb 68 06 60 	st.b	sp[1632],r8
80004500:	30 0e       	mov	lr,0
80004502:	30 08       	mov	r8,0
80004504:	30 12       	mov	r2,1
80004506:	fb 68 06 bb 	st.b	sp[1723],r8
8000450a:	50 2e       	stdsp	sp[0x8],lr
8000450c:	e0 8f 08 ad 	bral	80005666 <_vfprintf_r+0x1652>
80004510:	50 a7       	stdsp	sp[0x28],r7
80004512:	50 80       	stdsp	sp[0x20],r0
80004514:	0c 97       	mov	r7,r6
80004516:	04 94       	mov	r4,r2
80004518:	06 96       	mov	r6,r3
8000451a:	02 92       	mov	r2,r1
8000451c:	40 93       	lddsp	r3,sp[0x24]
8000451e:	10 90       	mov	r0,r8
80004520:	40 41       	lddsp	r1,sp[0x10]
80004522:	a5 a5       	sbr	r5,0x4
80004524:	c0 a8       	rjmp	80004538 <_vfprintf_r+0x524>
80004526:	50 a7       	stdsp	sp[0x28],r7
80004528:	50 80       	stdsp	sp[0x20],r0
8000452a:	0c 97       	mov	r7,r6
8000452c:	04 94       	mov	r4,r2
8000452e:	06 96       	mov	r6,r3
80004530:	02 92       	mov	r2,r1
80004532:	40 93       	lddsp	r3,sp[0x24]
80004534:	10 90       	mov	r0,r8
80004536:	40 41       	lddsp	r1,sp[0x10]
80004538:	ed b5 00 05 	bld	r5,0x5
8000453c:	c5 11       	brne	800045de <_vfprintf_r+0x5ca>
8000453e:	fa f8 06 b4 	ld.w	r8,sp[1716]
80004542:	40 3c       	lddsp	r12,sp[0xc]
80004544:	58 0c       	cp.w	r12,0
80004546:	c1 e0       	breq	80004582 <_vfprintf_r+0x56e>
80004548:	10 36       	cp.w	r6,r8
8000454a:	c0 64       	brge	80004556 <_vfprintf_r+0x542>
8000454c:	fa cb f9 44 	sub	r11,sp,-1724
80004550:	f6 06 00 36 	add	r6,r11,r6<<0x3
80004554:	c2 08       	rjmp	80004594 <_vfprintf_r+0x580>
80004556:	fa c8 f9 50 	sub	r8,sp,-1712
8000455a:	1a d8       	st.w	--sp,r8
8000455c:	fa c8 fa b8 	sub	r8,sp,-1352
80004560:	0c 9b       	mov	r11,r6
80004562:	1a d8       	st.w	--sp,r8
80004564:	fa c8 fb b4 	sub	r8,sp,-1100
80004568:	1a d8       	st.w	--sp,r8
8000456a:	fa c9 ff b4 	sub	r9,sp,-76
8000456e:	fa c8 f9 40 	sub	r8,sp,-1728
80004572:	04 9a       	mov	r10,r2
80004574:	08 9c       	mov	r12,r4
80004576:	fe b0 fb b9 	rcall	80003ce8 <get_arg>
8000457a:	2f dd       	sub	sp,-12
8000457c:	78 1b       	ld.w	r11,r12[0x4]
8000457e:	78 09       	ld.w	r9,r12[0x0]
80004580:	c2 b8       	rjmp	800045d6 <_vfprintf_r+0x5c2>
80004582:	ee ca ff ff 	sub	r10,r7,-1
80004586:	10 37       	cp.w	r7,r8
80004588:	c0 b4       	brge	8000459e <_vfprintf_r+0x58a>
8000458a:	fa c9 f9 44 	sub	r9,sp,-1724
8000458e:	14 97       	mov	r7,r10
80004590:	f2 06 00 36 	add	r6,r9,r6<<0x3
80004594:	ec fb fd 8c 	ld.w	r11,r6[-628]
80004598:	ec f9 fd 88 	ld.w	r9,r6[-632]
8000459c:	c1 d8       	rjmp	800045d6 <_vfprintf_r+0x5c2>
8000459e:	41 09       	lddsp	r9,sp[0x40]
800045a0:	59 f8       	cp.w	r8,31
800045a2:	e0 89 00 14 	brgt	800045ca <_vfprintf_r+0x5b6>
800045a6:	f2 cb ff f8 	sub	r11,r9,-8
800045aa:	51 0b       	stdsp	sp[0x40],r11
800045ac:	fa c6 f9 44 	sub	r6,sp,-1724
800045b0:	72 1b       	ld.w	r11,r9[0x4]
800045b2:	ec 08 00 3c 	add	r12,r6,r8<<0x3
800045b6:	72 09       	ld.w	r9,r9[0x0]
800045b8:	f9 4b fd 8c 	st.w	r12[-628],r11
800045bc:	f9 49 fd 88 	st.w	r12[-632],r9
800045c0:	2f f8       	sub	r8,-1
800045c2:	14 97       	mov	r7,r10
800045c4:	fb 48 06 b4 	st.w	sp[1716],r8
800045c8:	c0 78       	rjmp	800045d6 <_vfprintf_r+0x5c2>
800045ca:	f2 c8 ff f8 	sub	r8,r9,-8
800045ce:	72 1b       	ld.w	r11,r9[0x4]
800045d0:	14 97       	mov	r7,r10
800045d2:	51 08       	stdsp	sp[0x40],r8
800045d4:	72 09       	ld.w	r9,r9[0x0]
800045d6:	16 98       	mov	r8,r11
800045d8:	fa e9 00 00 	st.d	sp[0],r8
800045dc:	ca e8       	rjmp	80004738 <_vfprintf_r+0x724>
800045de:	ed b5 00 04 	bld	r5,0x4
800045e2:	c1 71       	brne	80004610 <_vfprintf_r+0x5fc>
800045e4:	fa f8 06 b4 	ld.w	r8,sp[1716]
800045e8:	40 3e       	lddsp	lr,sp[0xc]
800045ea:	58 0e       	cp.w	lr,0
800045ec:	c0 80       	breq	800045fc <_vfprintf_r+0x5e8>
800045ee:	10 36       	cp.w	r6,r8
800045f0:	c6 94       	brge	800046c2 <_vfprintf_r+0x6ae>
800045f2:	fa cc f9 44 	sub	r12,sp,-1724
800045f6:	f8 06 00 36 	add	r6,r12,r6<<0x3
800045fa:	c8 28       	rjmp	800046fe <_vfprintf_r+0x6ea>
800045fc:	ee ca ff ff 	sub	r10,r7,-1
80004600:	10 37       	cp.w	r7,r8
80004602:	e0 84 00 81 	brge	80004704 <_vfprintf_r+0x6f0>
80004606:	fa cb f9 44 	sub	r11,sp,-1724
8000460a:	f6 06 00 36 	add	r6,r11,r6<<0x3
8000460e:	c7 78       	rjmp	800046fc <_vfprintf_r+0x6e8>
80004610:	ed b5 00 06 	bld	r5,0x6
80004614:	c4 b1       	brne	800046aa <_vfprintf_r+0x696>
80004616:	fa f8 06 b4 	ld.w	r8,sp[1716]
8000461a:	40 3c       	lddsp	r12,sp[0xc]
8000461c:	58 0c       	cp.w	r12,0
8000461e:	c1 d0       	breq	80004658 <_vfprintf_r+0x644>
80004620:	10 36       	cp.w	r6,r8
80004622:	c0 64       	brge	8000462e <_vfprintf_r+0x61a>
80004624:	fa cb f9 44 	sub	r11,sp,-1724
80004628:	f6 06 00 36 	add	r6,r11,r6<<0x3
8000462c:	c1 f8       	rjmp	8000466a <_vfprintf_r+0x656>
8000462e:	fa c8 f9 50 	sub	r8,sp,-1712
80004632:	1a d8       	st.w	--sp,r8
80004634:	fa c8 fa b8 	sub	r8,sp,-1352
80004638:	1a d8       	st.w	--sp,r8
8000463a:	fa c8 fb b4 	sub	r8,sp,-1100
8000463e:	1a d8       	st.w	--sp,r8
80004640:	fa c8 f9 40 	sub	r8,sp,-1728
80004644:	fa c9 ff b4 	sub	r9,sp,-76
80004648:	04 9a       	mov	r10,r2
8000464a:	0c 9b       	mov	r11,r6
8000464c:	08 9c       	mov	r12,r4
8000464e:	fe b0 fb 4d 	rcall	80003ce8 <get_arg>
80004652:	2f dd       	sub	sp,-12
80004654:	98 18       	ld.sh	r8,r12[0x2]
80004656:	c2 68       	rjmp	800046a2 <_vfprintf_r+0x68e>
80004658:	ee ca ff ff 	sub	r10,r7,-1
8000465c:	10 37       	cp.w	r7,r8
8000465e:	c0 94       	brge	80004670 <_vfprintf_r+0x65c>
80004660:	fa c9 f9 44 	sub	r9,sp,-1724
80004664:	14 97       	mov	r7,r10
80004666:	f2 06 00 36 	add	r6,r9,r6<<0x3
8000466a:	ed 08 fd 8a 	ld.sh	r8,r6[-630]
8000466e:	c1 a8       	rjmp	800046a2 <_vfprintf_r+0x68e>
80004670:	41 09       	lddsp	r9,sp[0x40]
80004672:	59 f8       	cp.w	r8,31
80004674:	e0 89 00 13 	brgt	8000469a <_vfprintf_r+0x686>
80004678:	f2 cb ff fc 	sub	r11,r9,-4
8000467c:	51 0b       	stdsp	sp[0x40],r11
8000467e:	72 09       	ld.w	r9,r9[0x0]
80004680:	fa c6 f9 44 	sub	r6,sp,-1724
80004684:	ec 08 00 3b 	add	r11,r6,r8<<0x3
80004688:	2f f8       	sub	r8,-1
8000468a:	f7 49 fd 88 	st.w	r11[-632],r9
8000468e:	fb 48 06 b4 	st.w	sp[1716],r8
80004692:	14 97       	mov	r7,r10
80004694:	f1 d9 b0 10 	bfexts	r8,r9,0x0,0x10
80004698:	c0 58       	rjmp	800046a2 <_vfprintf_r+0x68e>
8000469a:	92 18       	ld.sh	r8,r9[0x2]
8000469c:	14 97       	mov	r7,r10
8000469e:	2f c9       	sub	r9,-4
800046a0:	51 09       	stdsp	sp[0x40],r9
800046a2:	50 18       	stdsp	sp[0x4],r8
800046a4:	bf 58       	asr	r8,0x1f
800046a6:	50 08       	stdsp	sp[0x0],r8
800046a8:	c4 88       	rjmp	80004738 <_vfprintf_r+0x724>
800046aa:	fa f8 06 b4 	ld.w	r8,sp[1716]
800046ae:	40 3c       	lddsp	r12,sp[0xc]
800046b0:	58 0c       	cp.w	r12,0
800046b2:	c1 d0       	breq	800046ec <_vfprintf_r+0x6d8>
800046b4:	10 36       	cp.w	r6,r8
800046b6:	c0 64       	brge	800046c2 <_vfprintf_r+0x6ae>
800046b8:	fa cb f9 44 	sub	r11,sp,-1724
800046bc:	f6 06 00 36 	add	r6,r11,r6<<0x3
800046c0:	c1 f8       	rjmp	800046fe <_vfprintf_r+0x6ea>
800046c2:	fa c8 f9 50 	sub	r8,sp,-1712
800046c6:	1a d8       	st.w	--sp,r8
800046c8:	fa c8 fa b8 	sub	r8,sp,-1352
800046cc:	0c 9b       	mov	r11,r6
800046ce:	1a d8       	st.w	--sp,r8
800046d0:	fa c8 fb b4 	sub	r8,sp,-1100
800046d4:	04 9a       	mov	r10,r2
800046d6:	1a d8       	st.w	--sp,r8
800046d8:	08 9c       	mov	r12,r4
800046da:	fa c8 f9 40 	sub	r8,sp,-1728
800046de:	fa c9 ff b4 	sub	r9,sp,-76
800046e2:	fe b0 fb 03 	rcall	80003ce8 <get_arg>
800046e6:	2f dd       	sub	sp,-12
800046e8:	78 0b       	ld.w	r11,r12[0x0]
800046ea:	c2 48       	rjmp	80004732 <_vfprintf_r+0x71e>
800046ec:	ee ca ff ff 	sub	r10,r7,-1
800046f0:	10 37       	cp.w	r7,r8
800046f2:	c0 94       	brge	80004704 <_vfprintf_r+0x6f0>
800046f4:	fa c9 f9 44 	sub	r9,sp,-1724
800046f8:	f2 06 00 36 	add	r6,r9,r6<<0x3
800046fc:	14 97       	mov	r7,r10
800046fe:	ec fb fd 88 	ld.w	r11,r6[-632]
80004702:	c1 88       	rjmp	80004732 <_vfprintf_r+0x71e>
80004704:	41 09       	lddsp	r9,sp[0x40]
80004706:	59 f8       	cp.w	r8,31
80004708:	e0 89 00 11 	brgt	8000472a <_vfprintf_r+0x716>
8000470c:	f2 cb ff fc 	sub	r11,r9,-4
80004710:	51 0b       	stdsp	sp[0x40],r11
80004712:	fa c6 f9 44 	sub	r6,sp,-1724
80004716:	72 0b       	ld.w	r11,r9[0x0]
80004718:	ec 08 00 39 	add	r9,r6,r8<<0x3
8000471c:	f3 4b fd 88 	st.w	r9[-632],r11
80004720:	2f f8       	sub	r8,-1
80004722:	14 97       	mov	r7,r10
80004724:	fb 48 06 b4 	st.w	sp[1716],r8
80004728:	c0 58       	rjmp	80004732 <_vfprintf_r+0x71e>
8000472a:	72 0b       	ld.w	r11,r9[0x0]
8000472c:	14 97       	mov	r7,r10
8000472e:	2f c9       	sub	r9,-4
80004730:	51 09       	stdsp	sp[0x40],r9
80004732:	50 1b       	stdsp	sp[0x4],r11
80004734:	bf 5b       	asr	r11,0x1f
80004736:	50 0b       	stdsp	sp[0x0],r11
80004738:	fa ea 00 00 	ld.d	r10,sp[0]
8000473c:	58 0a       	cp.w	r10,0
8000473e:	5c 2b       	cpc	r11
80004740:	c0 e4       	brge	8000475c <_vfprintf_r+0x748>
80004742:	30 08       	mov	r8,0
80004744:	fa ea 00 00 	ld.d	r10,sp[0]
80004748:	30 09       	mov	r9,0
8000474a:	f0 0a 01 0a 	sub	r10,r8,r10
8000474e:	f2 0b 01 4b 	sbc	r11,r9,r11
80004752:	32 d8       	mov	r8,45
80004754:	fa eb 00 00 	st.d	sp[0],r10
80004758:	fb 68 06 bb 	st.b	sp[1723],r8
8000475c:	30 18       	mov	r8,1
8000475e:	e0 8f 06 fa 	bral	80005552 <_vfprintf_r+0x153e>
80004762:	50 a7       	stdsp	sp[0x28],r7
80004764:	50 80       	stdsp	sp[0x20],r0
80004766:	0c 97       	mov	r7,r6
80004768:	04 94       	mov	r4,r2
8000476a:	06 96       	mov	r6,r3
8000476c:	02 92       	mov	r2,r1
8000476e:	40 93       	lddsp	r3,sp[0x24]
80004770:	10 90       	mov	r0,r8
80004772:	40 41       	lddsp	r1,sp[0x10]
80004774:	0e 99       	mov	r9,r7
80004776:	ed b5 00 03 	bld	r5,0x3
8000477a:	c4 11       	brne	800047fc <_vfprintf_r+0x7e8>
8000477c:	fa f8 06 b4 	ld.w	r8,sp[1716]
80004780:	40 3a       	lddsp	r10,sp[0xc]
80004782:	58 0a       	cp.w	r10,0
80004784:	c1 90       	breq	800047b6 <_vfprintf_r+0x7a2>
80004786:	10 36       	cp.w	r6,r8
80004788:	c6 45       	brlt	80004850 <_vfprintf_r+0x83c>
8000478a:	fa c8 f9 50 	sub	r8,sp,-1712
8000478e:	1a d8       	st.w	--sp,r8
80004790:	fa c8 fa b8 	sub	r8,sp,-1352
80004794:	1a d8       	st.w	--sp,r8
80004796:	fa c8 fb b4 	sub	r8,sp,-1100
8000479a:	0c 9b       	mov	r11,r6
8000479c:	1a d8       	st.w	--sp,r8
8000479e:	04 9a       	mov	r10,r2
800047a0:	fa c8 f9 40 	sub	r8,sp,-1728
800047a4:	fa c9 ff b4 	sub	r9,sp,-76
800047a8:	08 9c       	mov	r12,r4
800047aa:	fe b0 fa 9f 	rcall	80003ce8 <get_arg>
800047ae:	2f dd       	sub	sp,-12
800047b0:	78 16       	ld.w	r6,r12[0x4]
800047b2:	50 76       	stdsp	sp[0x1c],r6
800047b4:	c4 88       	rjmp	80004844 <_vfprintf_r+0x830>
800047b6:	2f f7       	sub	r7,-1
800047b8:	10 39       	cp.w	r9,r8
800047ba:	c0 c4       	brge	800047d2 <_vfprintf_r+0x7be>
800047bc:	fa ce f9 44 	sub	lr,sp,-1724
800047c0:	fc 06 00 36 	add	r6,lr,r6<<0x3
800047c4:	ec fc fd 8c 	ld.w	r12,r6[-628]
800047c8:	50 7c       	stdsp	sp[0x1c],r12
800047ca:	ec f6 fd 88 	ld.w	r6,r6[-632]
800047ce:	50 56       	stdsp	sp[0x14],r6
800047d0:	c6 68       	rjmp	8000489c <_vfprintf_r+0x888>
800047d2:	41 09       	lddsp	r9,sp[0x40]
800047d4:	59 f8       	cp.w	r8,31
800047d6:	e0 89 00 10 	brgt	800047f6 <_vfprintf_r+0x7e2>
800047da:	f2 ca ff f8 	sub	r10,r9,-8
800047de:	72 1b       	ld.w	r11,r9[0x4]
800047e0:	51 0a       	stdsp	sp[0x40],r10
800047e2:	72 09       	ld.w	r9,r9[0x0]
800047e4:	fa ca f9 44 	sub	r10,sp,-1724
800047e8:	50 7b       	stdsp	sp[0x1c],r11
800047ea:	50 59       	stdsp	sp[0x14],r9
800047ec:	f4 08 00 39 	add	r9,r10,r8<<0x3
800047f0:	40 5b       	lddsp	r11,sp[0x14]
800047f2:	40 7a       	lddsp	r10,sp[0x1c]
800047f4:	c4 78       	rjmp	80004882 <_vfprintf_r+0x86e>
800047f6:	72 18       	ld.w	r8,r9[0x4]
800047f8:	50 78       	stdsp	sp[0x1c],r8
800047fa:	c4 c8       	rjmp	80004892 <_vfprintf_r+0x87e>
800047fc:	fa f8 06 b4 	ld.w	r8,sp[1716]
80004800:	40 3e       	lddsp	lr,sp[0xc]
80004802:	58 0e       	cp.w	lr,0
80004804:	c2 30       	breq	8000484a <_vfprintf_r+0x836>
80004806:	10 36       	cp.w	r6,r8
80004808:	c0 94       	brge	8000481a <_vfprintf_r+0x806>
8000480a:	fa cc f9 44 	sub	r12,sp,-1724
8000480e:	f8 06 00 36 	add	r6,r12,r6<<0x3
80004812:	ec fb fd 8c 	ld.w	r11,r6[-628]
80004816:	50 7b       	stdsp	sp[0x1c],r11
80004818:	cd 9b       	rjmp	800047ca <_vfprintf_r+0x7b6>
8000481a:	fa c8 f9 50 	sub	r8,sp,-1712
8000481e:	1a d8       	st.w	--sp,r8
80004820:	fa c8 fa b8 	sub	r8,sp,-1352
80004824:	04 9a       	mov	r10,r2
80004826:	1a d8       	st.w	--sp,r8
80004828:	fa c8 fb b4 	sub	r8,sp,-1100
8000482c:	0c 9b       	mov	r11,r6
8000482e:	1a d8       	st.w	--sp,r8
80004830:	08 9c       	mov	r12,r4
80004832:	fa c8 f9 40 	sub	r8,sp,-1728
80004836:	fa c9 ff b4 	sub	r9,sp,-76
8000483a:	fe b0 fa 57 	rcall	80003ce8 <get_arg>
8000483e:	2f dd       	sub	sp,-12
80004840:	78 1a       	ld.w	r10,r12[0x4]
80004842:	50 7a       	stdsp	sp[0x1c],r10
80004844:	78 0c       	ld.w	r12,r12[0x0]
80004846:	50 5c       	stdsp	sp[0x14],r12
80004848:	c2 a8       	rjmp	8000489c <_vfprintf_r+0x888>
8000484a:	2f f7       	sub	r7,-1
8000484c:	10 39       	cp.w	r9,r8
8000484e:	c0 94       	brge	80004860 <_vfprintf_r+0x84c>
80004850:	fa c9 f9 44 	sub	r9,sp,-1724
80004854:	f2 06 00 36 	add	r6,r9,r6<<0x3
80004858:	ec f8 fd 8c 	ld.w	r8,r6[-628]
8000485c:	50 78       	stdsp	sp[0x1c],r8
8000485e:	cb 6b       	rjmp	800047ca <_vfprintf_r+0x7b6>
80004860:	41 09       	lddsp	r9,sp[0x40]
80004862:	59 f8       	cp.w	r8,31
80004864:	e0 89 00 15 	brgt	8000488e <_vfprintf_r+0x87a>
80004868:	f2 ca ff f8 	sub	r10,r9,-8
8000486c:	72 16       	ld.w	r6,r9[0x4]
8000486e:	72 09       	ld.w	r9,r9[0x0]
80004870:	51 0a       	stdsp	sp[0x40],r10
80004872:	50 59       	stdsp	sp[0x14],r9
80004874:	fa ce f9 44 	sub	lr,sp,-1724
80004878:	50 76       	stdsp	sp[0x1c],r6
8000487a:	fc 08 00 39 	add	r9,lr,r8<<0x3
8000487e:	40 5b       	lddsp	r11,sp[0x14]
80004880:	0c 9a       	mov	r10,r6
80004882:	f2 eb fd 88 	st.d	r9[-632],r10
80004886:	2f f8       	sub	r8,-1
80004888:	fb 48 06 b4 	st.w	sp[1716],r8
8000488c:	c0 88       	rjmp	8000489c <_vfprintf_r+0x888>
8000488e:	72 1c       	ld.w	r12,r9[0x4]
80004890:	50 7c       	stdsp	sp[0x1c],r12
80004892:	f2 c8 ff f8 	sub	r8,r9,-8
80004896:	51 08       	stdsp	sp[0x40],r8
80004898:	72 09       	ld.w	r9,r9[0x0]
8000489a:	50 59       	stdsp	sp[0x14],r9
8000489c:	40 5b       	lddsp	r11,sp[0x14]
8000489e:	40 7a       	lddsp	r10,sp[0x1c]
800048a0:	e0 a0 1c d6 	rcall	8000824c <__isinfd>
800048a4:	18 96       	mov	r6,r12
800048a6:	c1 70       	breq	800048d4 <_vfprintf_r+0x8c0>
800048a8:	30 08       	mov	r8,0
800048aa:	30 09       	mov	r9,0
800048ac:	40 5b       	lddsp	r11,sp[0x14]
800048ae:	40 7a       	lddsp	r10,sp[0x1c]
800048b0:	e0 a0 20 66 	rcall	8000897c <__avr32_f64_cmp_lt>
800048b4:	c0 40       	breq	800048bc <_vfprintf_r+0x8a8>
800048b6:	32 d8       	mov	r8,45
800048b8:	fb 68 06 bb 	st.b	sp[1723],r8
800048bc:	fe c8 ac 80 	sub	r8,pc,-21376
800048c0:	fe c6 ac 80 	sub	r6,pc,-21376
800048c4:	a7 d5       	cbr	r5,0x7
800048c6:	e0 40 00 47 	cp.w	r0,71
800048ca:	f0 06 17 a0 	movle	r6,r8
800048ce:	30 32       	mov	r2,3
800048d0:	e0 8f 06 ce 	bral	8000566c <_vfprintf_r+0x1658>
800048d4:	40 5b       	lddsp	r11,sp[0x14]
800048d6:	40 7a       	lddsp	r10,sp[0x1c]
800048d8:	e0 a0 1c cf 	rcall	80008276 <__isnand>
800048dc:	c0 e0       	breq	800048f8 <_vfprintf_r+0x8e4>
800048de:	50 26       	stdsp	sp[0x8],r6
800048e0:	fe c8 ac 9c 	sub	r8,pc,-21348
800048e4:	fe c6 ac 9c 	sub	r6,pc,-21348
800048e8:	a7 d5       	cbr	r5,0x7
800048ea:	e0 40 00 47 	cp.w	r0,71
800048ee:	f0 06 17 a0 	movle	r6,r8
800048f2:	30 32       	mov	r2,3
800048f4:	e0 8f 06 c2 	bral	80005678 <_vfprintf_r+0x1664>
800048f8:	40 2a       	lddsp	r10,sp[0x8]
800048fa:	5b fa       	cp.w	r10,-1
800048fc:	c0 41       	brne	80004904 <_vfprintf_r+0x8f0>
800048fe:	30 69       	mov	r9,6
80004900:	50 29       	stdsp	sp[0x8],r9
80004902:	c1 18       	rjmp	80004924 <_vfprintf_r+0x910>
80004904:	e0 40 00 47 	cp.w	r0,71
80004908:	5f 09       	sreq	r9
8000490a:	e0 40 00 67 	cp.w	r0,103
8000490e:	5f 08       	sreq	r8
80004910:	f3 e8 10 08 	or	r8,r9,r8
80004914:	f8 08 18 00 	cp.b	r8,r12
80004918:	c0 60       	breq	80004924 <_vfprintf_r+0x910>
8000491a:	40 28       	lddsp	r8,sp[0x8]
8000491c:	58 08       	cp.w	r8,0
8000491e:	f9 b8 00 01 	moveq	r8,1
80004922:	50 28       	stdsp	sp[0x8],r8
80004924:	40 78       	lddsp	r8,sp[0x1c]
80004926:	40 59       	lddsp	r9,sp[0x14]
80004928:	fa e9 06 94 	st.d	sp[1684],r8
8000492c:	a9 a5       	sbr	r5,0x8
8000492e:	fa f8 06 94 	ld.w	r8,sp[1684]
80004932:	58 08       	cp.w	r8,0
80004934:	c0 65       	brlt	80004940 <_vfprintf_r+0x92c>
80004936:	40 5e       	lddsp	lr,sp[0x14]
80004938:	30 0c       	mov	r12,0
8000493a:	50 6e       	stdsp	sp[0x18],lr
8000493c:	50 9c       	stdsp	sp[0x24],r12
8000493e:	c0 78       	rjmp	8000494c <_vfprintf_r+0x938>
80004940:	40 5b       	lddsp	r11,sp[0x14]
80004942:	32 da       	mov	r10,45
80004944:	ee 1b 80 00 	eorh	r11,0x8000
80004948:	50 9a       	stdsp	sp[0x24],r10
8000494a:	50 6b       	stdsp	sp[0x18],r11
8000494c:	e0 40 00 46 	cp.w	r0,70
80004950:	5f 09       	sreq	r9
80004952:	e0 40 00 66 	cp.w	r0,102
80004956:	5f 08       	sreq	r8
80004958:	f3 e8 10 08 	or	r8,r9,r8
8000495c:	50 48       	stdsp	sp[0x10],r8
8000495e:	c0 40       	breq	80004966 <_vfprintf_r+0x952>
80004960:	40 22       	lddsp	r2,sp[0x8]
80004962:	30 39       	mov	r9,3
80004964:	c1 08       	rjmp	80004984 <_vfprintf_r+0x970>
80004966:	e0 40 00 45 	cp.w	r0,69
8000496a:	5f 09       	sreq	r9
8000496c:	e0 40 00 65 	cp.w	r0,101
80004970:	5f 08       	sreq	r8
80004972:	40 22       	lddsp	r2,sp[0x8]
80004974:	10 49       	or	r9,r8
80004976:	2f f2       	sub	r2,-1
80004978:	40 46       	lddsp	r6,sp[0x10]
8000497a:	ec 09 18 00 	cp.b	r9,r6
8000497e:	fb f2 00 02 	ld.weq	r2,sp[0x8]
80004982:	30 29       	mov	r9,2
80004984:	fa c8 f9 5c 	sub	r8,sp,-1700
80004988:	1a d8       	st.w	--sp,r8
8000498a:	fa c8 f9 54 	sub	r8,sp,-1708
8000498e:	1a d8       	st.w	--sp,r8
80004990:	fa c8 f9 4c 	sub	r8,sp,-1716
80004994:	08 9c       	mov	r12,r4
80004996:	1a d8       	st.w	--sp,r8
80004998:	04 98       	mov	r8,r2
8000499a:	40 9b       	lddsp	r11,sp[0x24]
8000499c:	40 aa       	lddsp	r10,sp[0x28]
8000499e:	e0 a0 0b c3 	rcall	80006124 <_dtoa_r>
800049a2:	e0 40 00 47 	cp.w	r0,71
800049a6:	5f 19       	srne	r9
800049a8:	e0 40 00 67 	cp.w	r0,103
800049ac:	5f 18       	srne	r8
800049ae:	18 96       	mov	r6,r12
800049b0:	2f dd       	sub	sp,-12
800049b2:	f3 e8 00 08 	and	r8,r9,r8
800049b6:	c0 41       	brne	800049be <_vfprintf_r+0x9aa>
800049b8:	ed b5 00 00 	bld	r5,0x0
800049bc:	c3 01       	brne	80004a1c <_vfprintf_r+0xa08>
800049be:	ec 02 00 0e 	add	lr,r6,r2
800049c2:	50 3e       	stdsp	sp[0xc],lr
800049c4:	40 4c       	lddsp	r12,sp[0x10]
800049c6:	58 0c       	cp.w	r12,0
800049c8:	c1 50       	breq	800049f2 <_vfprintf_r+0x9de>
800049ca:	0d 89       	ld.ub	r9,r6[0x0]
800049cc:	33 08       	mov	r8,48
800049ce:	f0 09 18 00 	cp.b	r9,r8
800049d2:	c0 b1       	brne	800049e8 <_vfprintf_r+0x9d4>
800049d4:	30 08       	mov	r8,0
800049d6:	30 09       	mov	r9,0
800049d8:	40 6b       	lddsp	r11,sp[0x18]
800049da:	40 7a       	lddsp	r10,sp[0x1c]
800049dc:	e0 a0 1f 89 	rcall	800088ee <__avr32_f64_cmp_eq>
800049e0:	fb b2 00 01 	rsubeq	r2,1
800049e4:	fb f2 0b ab 	st.weq	sp[0x6ac],r2
800049e8:	40 3b       	lddsp	r11,sp[0xc]
800049ea:	fa f8 06 ac 	ld.w	r8,sp[1708]
800049ee:	10 0b       	add	r11,r8
800049f0:	50 3b       	stdsp	sp[0xc],r11
800049f2:	40 6b       	lddsp	r11,sp[0x18]
800049f4:	30 08       	mov	r8,0
800049f6:	30 09       	mov	r9,0
800049f8:	40 7a       	lddsp	r10,sp[0x1c]
800049fa:	e0 a0 1f 7a 	rcall	800088ee <__avr32_f64_cmp_eq>
800049fe:	c0 90       	breq	80004a10 <_vfprintf_r+0x9fc>
80004a00:	40 3a       	lddsp	r10,sp[0xc]
80004a02:	fb 4a 06 a4 	st.w	sp[1700],r10
80004a06:	c0 58       	rjmp	80004a10 <_vfprintf_r+0x9fc>
80004a08:	10 c9       	st.b	r8++,r9
80004a0a:	fb 48 06 a4 	st.w	sp[1700],r8
80004a0e:	c0 28       	rjmp	80004a12 <_vfprintf_r+0x9fe>
80004a10:	33 09       	mov	r9,48
80004a12:	fa f8 06 a4 	ld.w	r8,sp[1700]
80004a16:	40 3e       	lddsp	lr,sp[0xc]
80004a18:	1c 38       	cp.w	r8,lr
80004a1a:	cf 73       	brcs	80004a08 <_vfprintf_r+0x9f4>
80004a1c:	e0 40 00 47 	cp.w	r0,71
80004a20:	5f 09       	sreq	r9
80004a22:	e0 40 00 67 	cp.w	r0,103
80004a26:	5f 08       	sreq	r8
80004a28:	f3 e8 10 08 	or	r8,r9,r8
80004a2c:	fa f9 06 a4 	ld.w	r9,sp[1700]
80004a30:	0c 19       	sub	r9,r6
80004a32:	50 69       	stdsp	sp[0x18],r9
80004a34:	58 08       	cp.w	r8,0
80004a36:	c0 b0       	breq	80004a4c <_vfprintf_r+0xa38>
80004a38:	fa f8 06 ac 	ld.w	r8,sp[1708]
80004a3c:	5b d8       	cp.w	r8,-3
80004a3e:	c0 55       	brlt	80004a48 <_vfprintf_r+0xa34>
80004a40:	40 2c       	lddsp	r12,sp[0x8]
80004a42:	18 38       	cp.w	r8,r12
80004a44:	e0 8a 00 6a 	brle	80004b18 <_vfprintf_r+0xb04>
80004a48:	20 20       	sub	r0,2
80004a4a:	c0 58       	rjmp	80004a54 <_vfprintf_r+0xa40>
80004a4c:	e0 40 00 65 	cp.w	r0,101
80004a50:	e0 89 00 46 	brgt	80004adc <_vfprintf_r+0xac8>
80004a54:	fa fb 06 ac 	ld.w	r11,sp[1708]
80004a58:	fb 60 06 9c 	st.b	sp[1692],r0
80004a5c:	20 1b       	sub	r11,1
80004a5e:	fb 4b 06 ac 	st.w	sp[1708],r11
80004a62:	c0 47       	brpl	80004a6a <_vfprintf_r+0xa56>
80004a64:	5c 3b       	neg	r11
80004a66:	32 d8       	mov	r8,45
80004a68:	c0 28       	rjmp	80004a6c <_vfprintf_r+0xa58>
80004a6a:	32 b8       	mov	r8,43
80004a6c:	fb 68 06 9d 	st.b	sp[1693],r8
80004a70:	58 9b       	cp.w	r11,9
80004a72:	e0 8a 00 1d 	brle	80004aac <_vfprintf_r+0xa98>
80004a76:	fa c9 fa 35 	sub	r9,sp,-1483
80004a7a:	30 aa       	mov	r10,10
80004a7c:	12 98       	mov	r8,r9
80004a7e:	0e 9c       	mov	r12,r7
80004a80:	0c 92       	mov	r2,r6
80004a82:	f6 0a 0c 06 	divs	r6,r11,r10
80004a86:	0e 9b       	mov	r11,r7
80004a88:	2d 0b       	sub	r11,-48
80004a8a:	10 fb       	st.b	--r8,r11
80004a8c:	0c 9b       	mov	r11,r6
80004a8e:	58 96       	cp.w	r6,9
80004a90:	fe 99 ff f9 	brgt	80004a82 <_vfprintf_r+0xa6e>
80004a94:	2d 0b       	sub	r11,-48
80004a96:	18 97       	mov	r7,r12
80004a98:	04 96       	mov	r6,r2
80004a9a:	10 fb       	st.b	--r8,r11
80004a9c:	fa ca f9 62 	sub	r10,sp,-1694
80004aa0:	c0 38       	rjmp	80004aa6 <_vfprintf_r+0xa92>
80004aa2:	11 3b       	ld.ub	r11,r8++
80004aa4:	14 cb       	st.b	r10++,r11
80004aa6:	12 38       	cp.w	r8,r9
80004aa8:	cf d3       	brcs	80004aa2 <_vfprintf_r+0xa8e>
80004aaa:	c0 98       	rjmp	80004abc <_vfprintf_r+0xaa8>
80004aac:	2d 0b       	sub	r11,-48
80004aae:	33 08       	mov	r8,48
80004ab0:	fb 6b 06 9f 	st.b	sp[1695],r11
80004ab4:	fb 68 06 9e 	st.b	sp[1694],r8
80004ab8:	fa ca f9 60 	sub	r10,sp,-1696
80004abc:	fa c8 f9 64 	sub	r8,sp,-1692
80004ac0:	f4 08 01 08 	sub	r8,r10,r8
80004ac4:	50 e8       	stdsp	sp[0x38],r8
80004ac6:	10 92       	mov	r2,r8
80004ac8:	40 6b       	lddsp	r11,sp[0x18]
80004aca:	16 02       	add	r2,r11
80004acc:	58 1b       	cp.w	r11,1
80004ace:	e0 89 00 05 	brgt	80004ad8 <_vfprintf_r+0xac4>
80004ad2:	ed b5 00 00 	bld	r5,0x0
80004ad6:	c3 51       	brne	80004b40 <_vfprintf_r+0xb2c>
80004ad8:	2f f2       	sub	r2,-1
80004ada:	c3 38       	rjmp	80004b40 <_vfprintf_r+0xb2c>
80004adc:	e0 40 00 66 	cp.w	r0,102
80004ae0:	c1 c1       	brne	80004b18 <_vfprintf_r+0xb04>
80004ae2:	fa f2 06 ac 	ld.w	r2,sp[1708]
80004ae6:	58 02       	cp.w	r2,0
80004ae8:	e0 8a 00 0c 	brle	80004b00 <_vfprintf_r+0xaec>
80004aec:	40 2a       	lddsp	r10,sp[0x8]
80004aee:	58 0a       	cp.w	r10,0
80004af0:	c0 41       	brne	80004af8 <_vfprintf_r+0xae4>
80004af2:	ed b5 00 00 	bld	r5,0x0
80004af6:	c2 51       	brne	80004b40 <_vfprintf_r+0xb2c>
80004af8:	2f f2       	sub	r2,-1
80004afa:	40 29       	lddsp	r9,sp[0x8]
80004afc:	12 02       	add	r2,r9
80004afe:	c0 b8       	rjmp	80004b14 <_vfprintf_r+0xb00>
80004b00:	40 28       	lddsp	r8,sp[0x8]
80004b02:	58 08       	cp.w	r8,0
80004b04:	c0 61       	brne	80004b10 <_vfprintf_r+0xafc>
80004b06:	ed b5 00 00 	bld	r5,0x0
80004b0a:	c0 30       	breq	80004b10 <_vfprintf_r+0xafc>
80004b0c:	30 12       	mov	r2,1
80004b0e:	c1 98       	rjmp	80004b40 <_vfprintf_r+0xb2c>
80004b10:	40 22       	lddsp	r2,sp[0x8]
80004b12:	2f e2       	sub	r2,-2
80004b14:	36 60       	mov	r0,102
80004b16:	c1 58       	rjmp	80004b40 <_vfprintf_r+0xb2c>
80004b18:	fa f2 06 ac 	ld.w	r2,sp[1708]
80004b1c:	40 6e       	lddsp	lr,sp[0x18]
80004b1e:	1c 32       	cp.w	r2,lr
80004b20:	c0 65       	brlt	80004b2c <_vfprintf_r+0xb18>
80004b22:	ed b5 00 00 	bld	r5,0x0
80004b26:	f7 b2 00 ff 	subeq	r2,-1
80004b2a:	c0 a8       	rjmp	80004b3e <_vfprintf_r+0xb2a>
80004b2c:	e4 08 11 02 	rsub	r8,r2,2
80004b30:	40 6c       	lddsp	r12,sp[0x18]
80004b32:	58 02       	cp.w	r2,0
80004b34:	f0 02 17 a0 	movle	r2,r8
80004b38:	f9 b2 09 01 	movgt	r2,1
80004b3c:	18 02       	add	r2,r12
80004b3e:	36 70       	mov	r0,103
80004b40:	40 9b       	lddsp	r11,sp[0x24]
80004b42:	58 0b       	cp.w	r11,0
80004b44:	e0 80 05 94 	breq	8000566c <_vfprintf_r+0x1658>
80004b48:	32 d8       	mov	r8,45
80004b4a:	fb 68 06 bb 	st.b	sp[1723],r8
80004b4e:	e0 8f 05 93 	bral	80005674 <_vfprintf_r+0x1660>
80004b52:	50 a7       	stdsp	sp[0x28],r7
80004b54:	04 94       	mov	r4,r2
80004b56:	0c 97       	mov	r7,r6
80004b58:	02 92       	mov	r2,r1
80004b5a:	06 96       	mov	r6,r3
80004b5c:	40 41       	lddsp	r1,sp[0x10]
80004b5e:	40 93       	lddsp	r3,sp[0x24]
80004b60:	0e 99       	mov	r9,r7
80004b62:	ed b5 00 05 	bld	r5,0x5
80004b66:	c4 81       	brne	80004bf6 <_vfprintf_r+0xbe2>
80004b68:	fa f8 06 b4 	ld.w	r8,sp[1716]
80004b6c:	40 3e       	lddsp	lr,sp[0xc]
80004b6e:	58 0e       	cp.w	lr,0
80004b70:	c1 d0       	breq	80004baa <_vfprintf_r+0xb96>
80004b72:	10 36       	cp.w	r6,r8
80004b74:	c0 64       	brge	80004b80 <_vfprintf_r+0xb6c>
80004b76:	fa cc f9 44 	sub	r12,sp,-1724
80004b7a:	f8 06 00 36 	add	r6,r12,r6<<0x3
80004b7e:	c1 d8       	rjmp	80004bb8 <_vfprintf_r+0xba4>
80004b80:	fa c8 f9 50 	sub	r8,sp,-1712
80004b84:	1a d8       	st.w	--sp,r8
80004b86:	fa c8 fa b8 	sub	r8,sp,-1352
80004b8a:	04 9a       	mov	r10,r2
80004b8c:	1a d8       	st.w	--sp,r8
80004b8e:	fa c8 fb b4 	sub	r8,sp,-1100
80004b92:	0c 9b       	mov	r11,r6
80004b94:	1a d8       	st.w	--sp,r8
80004b96:	08 9c       	mov	r12,r4
80004b98:	fa c8 f9 40 	sub	r8,sp,-1728
80004b9c:	fa c9 ff b4 	sub	r9,sp,-76
80004ba0:	fe b0 f8 a4 	rcall	80003ce8 <get_arg>
80004ba4:	2f dd       	sub	sp,-12
80004ba6:	78 0a       	ld.w	r10,r12[0x0]
80004ba8:	c2 08       	rjmp	80004be8 <_vfprintf_r+0xbd4>
80004baa:	2f f7       	sub	r7,-1
80004bac:	10 39       	cp.w	r9,r8
80004bae:	c0 84       	brge	80004bbe <_vfprintf_r+0xbaa>
80004bb0:	fa cb f9 44 	sub	r11,sp,-1724
80004bb4:	f6 06 00 36 	add	r6,r11,r6<<0x3
80004bb8:	ec fa fd 88 	ld.w	r10,r6[-632]
80004bbc:	c1 68       	rjmp	80004be8 <_vfprintf_r+0xbd4>
80004bbe:	41 09       	lddsp	r9,sp[0x40]
80004bc0:	59 f8       	cp.w	r8,31
80004bc2:	e0 89 00 10 	brgt	80004be2 <_vfprintf_r+0xbce>
80004bc6:	f2 ca ff fc 	sub	r10,r9,-4
80004bca:	51 0a       	stdsp	sp[0x40],r10
80004bcc:	fa c6 f9 44 	sub	r6,sp,-1724
80004bd0:	72 0a       	ld.w	r10,r9[0x0]
80004bd2:	ec 08 00 39 	add	r9,r6,r8<<0x3
80004bd6:	f3 4a fd 88 	st.w	r9[-632],r10
80004bda:	2f f8       	sub	r8,-1
80004bdc:	fb 48 06 b4 	st.w	sp[1716],r8
80004be0:	c0 48       	rjmp	80004be8 <_vfprintf_r+0xbd4>
80004be2:	72 0a       	ld.w	r10,r9[0x0]
80004be4:	2f c9       	sub	r9,-4
80004be6:	51 09       	stdsp	sp[0x40],r9
80004be8:	40 be       	lddsp	lr,sp[0x2c]
80004bea:	1c 98       	mov	r8,lr
80004bec:	95 1e       	st.w	r10[0x4],lr
80004bee:	bf 58       	asr	r8,0x1f
80004bf0:	95 08       	st.w	r10[0x0],r8
80004bf2:	fe 9f fa 9f 	bral	80004130 <_vfprintf_r+0x11c>
80004bf6:	ed b5 00 04 	bld	r5,0x4
80004bfa:	c4 80       	breq	80004c8a <_vfprintf_r+0xc76>
80004bfc:	e2 15 00 40 	andl	r5,0x40,COH
80004c00:	c4 50       	breq	80004c8a <_vfprintf_r+0xc76>
80004c02:	fa f8 06 b4 	ld.w	r8,sp[1716]
80004c06:	40 3c       	lddsp	r12,sp[0xc]
80004c08:	58 0c       	cp.w	r12,0
80004c0a:	c1 d0       	breq	80004c44 <_vfprintf_r+0xc30>
80004c0c:	10 36       	cp.w	r6,r8
80004c0e:	c0 64       	brge	80004c1a <_vfprintf_r+0xc06>
80004c10:	fa cb f9 44 	sub	r11,sp,-1724
80004c14:	f6 06 00 36 	add	r6,r11,r6<<0x3
80004c18:	c1 d8       	rjmp	80004c52 <_vfprintf_r+0xc3e>
80004c1a:	fa c8 f9 50 	sub	r8,sp,-1712
80004c1e:	1a d8       	st.w	--sp,r8
80004c20:	fa c8 fa b8 	sub	r8,sp,-1352
80004c24:	04 9a       	mov	r10,r2
80004c26:	1a d8       	st.w	--sp,r8
80004c28:	fa c8 fb b4 	sub	r8,sp,-1100
80004c2c:	0c 9b       	mov	r11,r6
80004c2e:	1a d8       	st.w	--sp,r8
80004c30:	08 9c       	mov	r12,r4
80004c32:	fa c8 f9 40 	sub	r8,sp,-1728
80004c36:	fa c9 ff b4 	sub	r9,sp,-76
80004c3a:	fe b0 f8 57 	rcall	80003ce8 <get_arg>
80004c3e:	2f dd       	sub	sp,-12
80004c40:	78 0a       	ld.w	r10,r12[0x0]
80004c42:	c2 08       	rjmp	80004c82 <_vfprintf_r+0xc6e>
80004c44:	2f f7       	sub	r7,-1
80004c46:	10 39       	cp.w	r9,r8
80004c48:	c0 84       	brge	80004c58 <_vfprintf_r+0xc44>
80004c4a:	fa ca f9 44 	sub	r10,sp,-1724
80004c4e:	f4 06 00 36 	add	r6,r10,r6<<0x3
80004c52:	ec fa fd 88 	ld.w	r10,r6[-632]
80004c56:	c1 68       	rjmp	80004c82 <_vfprintf_r+0xc6e>
80004c58:	41 09       	lddsp	r9,sp[0x40]
80004c5a:	59 f8       	cp.w	r8,31
80004c5c:	e0 89 00 10 	brgt	80004c7c <_vfprintf_r+0xc68>
80004c60:	f2 ca ff fc 	sub	r10,r9,-4
80004c64:	51 0a       	stdsp	sp[0x40],r10
80004c66:	fa c6 f9 44 	sub	r6,sp,-1724
80004c6a:	72 0a       	ld.w	r10,r9[0x0]
80004c6c:	ec 08 00 39 	add	r9,r6,r8<<0x3
80004c70:	f3 4a fd 88 	st.w	r9[-632],r10
80004c74:	2f f8       	sub	r8,-1
80004c76:	fb 48 06 b4 	st.w	sp[1716],r8
80004c7a:	c0 48       	rjmp	80004c82 <_vfprintf_r+0xc6e>
80004c7c:	72 0a       	ld.w	r10,r9[0x0]
80004c7e:	2f c9       	sub	r9,-4
80004c80:	51 09       	stdsp	sp[0x40],r9
80004c82:	40 be       	lddsp	lr,sp[0x2c]
80004c84:	b4 0e       	st.h	r10[0x0],lr
80004c86:	fe 9f fa 55 	bral	80004130 <_vfprintf_r+0x11c>
80004c8a:	fa f8 06 b4 	ld.w	r8,sp[1716]
80004c8e:	40 3c       	lddsp	r12,sp[0xc]
80004c90:	58 0c       	cp.w	r12,0
80004c92:	c1 d0       	breq	80004ccc <_vfprintf_r+0xcb8>
80004c94:	10 36       	cp.w	r6,r8
80004c96:	c0 64       	brge	80004ca2 <_vfprintf_r+0xc8e>
80004c98:	fa cb f9 44 	sub	r11,sp,-1724
80004c9c:	f6 06 00 36 	add	r6,r11,r6<<0x3
80004ca0:	c1 d8       	rjmp	80004cda <_vfprintf_r+0xcc6>
80004ca2:	fa c8 f9 50 	sub	r8,sp,-1712
80004ca6:	1a d8       	st.w	--sp,r8
80004ca8:	fa c8 fa b8 	sub	r8,sp,-1352
80004cac:	04 9a       	mov	r10,r2
80004cae:	1a d8       	st.w	--sp,r8
80004cb0:	fa c8 fb b4 	sub	r8,sp,-1100
80004cb4:	0c 9b       	mov	r11,r6
80004cb6:	1a d8       	st.w	--sp,r8
80004cb8:	08 9c       	mov	r12,r4
80004cba:	fa c8 f9 40 	sub	r8,sp,-1728
80004cbe:	fa c9 ff b4 	sub	r9,sp,-76
80004cc2:	fe b0 f8 13 	rcall	80003ce8 <get_arg>
80004cc6:	2f dd       	sub	sp,-12
80004cc8:	78 0a       	ld.w	r10,r12[0x0]
80004cca:	c2 08       	rjmp	80004d0a <_vfprintf_r+0xcf6>
80004ccc:	2f f7       	sub	r7,-1
80004cce:	10 39       	cp.w	r9,r8
80004cd0:	c0 84       	brge	80004ce0 <_vfprintf_r+0xccc>
80004cd2:	fa ca f9 44 	sub	r10,sp,-1724
80004cd6:	f4 06 00 36 	add	r6,r10,r6<<0x3
80004cda:	ec fa fd 88 	ld.w	r10,r6[-632]
80004cde:	c1 68       	rjmp	80004d0a <_vfprintf_r+0xcf6>
80004ce0:	41 09       	lddsp	r9,sp[0x40]
80004ce2:	59 f8       	cp.w	r8,31
80004ce4:	e0 89 00 10 	brgt	80004d04 <_vfprintf_r+0xcf0>
80004ce8:	f2 ca ff fc 	sub	r10,r9,-4
80004cec:	51 0a       	stdsp	sp[0x40],r10
80004cee:	fa c6 f9 44 	sub	r6,sp,-1724
80004cf2:	72 0a       	ld.w	r10,r9[0x0]
80004cf4:	ec 08 00 39 	add	r9,r6,r8<<0x3
80004cf8:	f3 4a fd 88 	st.w	r9[-632],r10
80004cfc:	2f f8       	sub	r8,-1
80004cfe:	fb 48 06 b4 	st.w	sp[1716],r8
80004d02:	c0 48       	rjmp	80004d0a <_vfprintf_r+0xcf6>
80004d04:	72 0a       	ld.w	r10,r9[0x0]
80004d06:	2f c9       	sub	r9,-4
80004d08:	51 09       	stdsp	sp[0x40],r9
80004d0a:	40 be       	lddsp	lr,sp[0x2c]
80004d0c:	95 0e       	st.w	r10[0x0],lr
80004d0e:	fe 9f fa 11 	bral	80004130 <_vfprintf_r+0x11c>
80004d12:	50 a7       	stdsp	sp[0x28],r7
80004d14:	50 80       	stdsp	sp[0x20],r0
80004d16:	0c 97       	mov	r7,r6
80004d18:	04 94       	mov	r4,r2
80004d1a:	06 96       	mov	r6,r3
80004d1c:	02 92       	mov	r2,r1
80004d1e:	40 93       	lddsp	r3,sp[0x24]
80004d20:	10 90       	mov	r0,r8
80004d22:	40 41       	lddsp	r1,sp[0x10]
80004d24:	a5 a5       	sbr	r5,0x4
80004d26:	c0 a8       	rjmp	80004d3a <_vfprintf_r+0xd26>
80004d28:	50 a7       	stdsp	sp[0x28],r7
80004d2a:	50 80       	stdsp	sp[0x20],r0
80004d2c:	0c 97       	mov	r7,r6
80004d2e:	04 94       	mov	r4,r2
80004d30:	06 96       	mov	r6,r3
80004d32:	02 92       	mov	r2,r1
80004d34:	40 93       	lddsp	r3,sp[0x24]
80004d36:	10 90       	mov	r0,r8
80004d38:	40 41       	lddsp	r1,sp[0x10]
80004d3a:	ed b5 00 05 	bld	r5,0x5
80004d3e:	c5 d1       	brne	80004df8 <_vfprintf_r+0xde4>
80004d40:	fa f8 06 b4 	ld.w	r8,sp[1716]
80004d44:	40 3c       	lddsp	r12,sp[0xc]
80004d46:	58 0c       	cp.w	r12,0
80004d48:	c2 60       	breq	80004d94 <_vfprintf_r+0xd80>
80004d4a:	10 36       	cp.w	r6,r8
80004d4c:	c0 a4       	brge	80004d60 <_vfprintf_r+0xd4c>
80004d4e:	fa cb f9 44 	sub	r11,sp,-1724
80004d52:	f6 06 00 36 	add	r6,r11,r6<<0x3
80004d56:	ec e8 fd 88 	ld.d	r8,r6[-632]
80004d5a:	fa e9 00 00 	st.d	sp[0],r8
80004d5e:	c1 88       	rjmp	80004d8e <_vfprintf_r+0xd7a>
80004d60:	fa c8 f9 50 	sub	r8,sp,-1712
80004d64:	1a d8       	st.w	--sp,r8
80004d66:	fa c8 fa b8 	sub	r8,sp,-1352
80004d6a:	04 9a       	mov	r10,r2
80004d6c:	1a d8       	st.w	--sp,r8
80004d6e:	0c 9b       	mov	r11,r6
80004d70:	fa c8 fb b4 	sub	r8,sp,-1100
80004d74:	08 9c       	mov	r12,r4
80004d76:	1a d8       	st.w	--sp,r8
80004d78:	fa c8 f9 40 	sub	r8,sp,-1728
80004d7c:	fa c9 ff b4 	sub	r9,sp,-76
80004d80:	fe b0 f7 b4 	rcall	80003ce8 <get_arg>
80004d84:	2f dd       	sub	sp,-12
80004d86:	f8 ea 00 00 	ld.d	r10,r12[0]
80004d8a:	fa eb 00 00 	st.d	sp[0],r10
80004d8e:	30 08       	mov	r8,0
80004d90:	e0 8f 03 de 	bral	8000554c <_vfprintf_r+0x1538>
80004d94:	ee ca ff ff 	sub	r10,r7,-1
80004d98:	10 37       	cp.w	r7,r8
80004d9a:	c0 b4       	brge	80004db0 <_vfprintf_r+0xd9c>
80004d9c:	fa c9 f9 44 	sub	r9,sp,-1724
80004da0:	14 97       	mov	r7,r10
80004da2:	f2 06 00 36 	add	r6,r9,r6<<0x3
80004da6:	ec ea fd 88 	ld.d	r10,r6[-632]
80004daa:	fa eb 00 00 	st.d	sp[0],r10
80004dae:	c1 88       	rjmp	80004dde <_vfprintf_r+0xdca>
80004db0:	41 09       	lddsp	r9,sp[0x40]
80004db2:	59 f8       	cp.w	r8,31
80004db4:	e0 89 00 18 	brgt	80004de4 <_vfprintf_r+0xdd0>
80004db8:	f2 e6 00 00 	ld.d	r6,r9[0]
80004dbc:	f2 cb ff f8 	sub	r11,r9,-8
80004dc0:	fa e7 00 00 	st.d	sp[0],r6
80004dc4:	51 0b       	stdsp	sp[0x40],r11
80004dc6:	fa c6 f9 44 	sub	r6,sp,-1724
80004dca:	ec 08 00 39 	add	r9,r6,r8<<0x3
80004dce:	fa e6 00 00 	ld.d	r6,sp[0]
80004dd2:	f2 e7 fd 88 	st.d	r9[-632],r6
80004dd6:	2f f8       	sub	r8,-1
80004dd8:	14 97       	mov	r7,r10
80004dda:	fb 48 06 b4 	st.w	sp[1716],r8
80004dde:	40 38       	lddsp	r8,sp[0xc]
80004de0:	e0 8f 03 b6 	bral	8000554c <_vfprintf_r+0x1538>
80004de4:	f2 e6 00 00 	ld.d	r6,r9[0]
80004de8:	40 38       	lddsp	r8,sp[0xc]
80004dea:	fa e7 00 00 	st.d	sp[0],r6
80004dee:	2f 89       	sub	r9,-8
80004df0:	14 97       	mov	r7,r10
80004df2:	51 09       	stdsp	sp[0x40],r9
80004df4:	e0 8f 03 ac 	bral	8000554c <_vfprintf_r+0x1538>
80004df8:	ed b5 00 04 	bld	r5,0x4
80004dfc:	c1 61       	brne	80004e28 <_vfprintf_r+0xe14>
80004dfe:	fa f8 06 b4 	ld.w	r8,sp[1716]
80004e02:	40 3e       	lddsp	lr,sp[0xc]
80004e04:	58 0e       	cp.w	lr,0
80004e06:	c0 80       	breq	80004e16 <_vfprintf_r+0xe02>
80004e08:	10 36       	cp.w	r6,r8
80004e0a:	c6 74       	brge	80004ed8 <_vfprintf_r+0xec4>
80004e0c:	fa cc f9 44 	sub	r12,sp,-1724
80004e10:	f8 06 00 36 	add	r6,r12,r6<<0x3
80004e14:	c8 08       	rjmp	80004f14 <_vfprintf_r+0xf00>
80004e16:	ee ca ff ff 	sub	r10,r7,-1
80004e1a:	10 37       	cp.w	r7,r8
80004e1c:	c7 f4       	brge	80004f1a <_vfprintf_r+0xf06>
80004e1e:	fa cb f9 44 	sub	r11,sp,-1724
80004e22:	f6 06 00 36 	add	r6,r11,r6<<0x3
80004e26:	c7 68       	rjmp	80004f12 <_vfprintf_r+0xefe>
80004e28:	ed b5 00 06 	bld	r5,0x6
80004e2c:	c4 a1       	brne	80004ec0 <_vfprintf_r+0xeac>
80004e2e:	fa f8 06 b4 	ld.w	r8,sp[1716]
80004e32:	40 3c       	lddsp	r12,sp[0xc]
80004e34:	58 0c       	cp.w	r12,0
80004e36:	c1 d0       	breq	80004e70 <_vfprintf_r+0xe5c>
80004e38:	10 36       	cp.w	r6,r8
80004e3a:	c0 64       	brge	80004e46 <_vfprintf_r+0xe32>
80004e3c:	fa cb f9 44 	sub	r11,sp,-1724
80004e40:	f6 06 00 36 	add	r6,r11,r6<<0x3
80004e44:	c1 f8       	rjmp	80004e82 <_vfprintf_r+0xe6e>
80004e46:	fa c8 f9 50 	sub	r8,sp,-1712
80004e4a:	1a d8       	st.w	--sp,r8
80004e4c:	fa c8 fa b8 	sub	r8,sp,-1352
80004e50:	1a d8       	st.w	--sp,r8
80004e52:	fa c8 fb b4 	sub	r8,sp,-1100
80004e56:	1a d8       	st.w	--sp,r8
80004e58:	fa c8 f9 40 	sub	r8,sp,-1728
80004e5c:	fa c9 ff b4 	sub	r9,sp,-76
80004e60:	04 9a       	mov	r10,r2
80004e62:	0c 9b       	mov	r11,r6
80004e64:	08 9c       	mov	r12,r4
80004e66:	fe b0 f7 41 	rcall	80003ce8 <get_arg>
80004e6a:	2f dd       	sub	sp,-12
80004e6c:	98 18       	ld.sh	r8,r12[0x2]
80004e6e:	c2 68       	rjmp	80004eba <_vfprintf_r+0xea6>
80004e70:	ee ca ff ff 	sub	r10,r7,-1
80004e74:	10 37       	cp.w	r7,r8
80004e76:	c0 94       	brge	80004e88 <_vfprintf_r+0xe74>
80004e78:	fa c9 f9 44 	sub	r9,sp,-1724
80004e7c:	14 97       	mov	r7,r10
80004e7e:	f2 06 00 36 	add	r6,r9,r6<<0x3
80004e82:	ed 08 fd 8a 	ld.sh	r8,r6[-630]
80004e86:	c1 a8       	rjmp	80004eba <_vfprintf_r+0xea6>
80004e88:	41 09       	lddsp	r9,sp[0x40]
80004e8a:	59 f8       	cp.w	r8,31
80004e8c:	e0 89 00 13 	brgt	80004eb2 <_vfprintf_r+0xe9e>
80004e90:	f2 cb ff fc 	sub	r11,r9,-4
80004e94:	51 0b       	stdsp	sp[0x40],r11
80004e96:	72 09       	ld.w	r9,r9[0x0]
80004e98:	fa c6 f9 44 	sub	r6,sp,-1724
80004e9c:	ec 08 00 3b 	add	r11,r6,r8<<0x3
80004ea0:	2f f8       	sub	r8,-1
80004ea2:	f7 49 fd 88 	st.w	r11[-632],r9
80004ea6:	fb 48 06 b4 	st.w	sp[1716],r8
80004eaa:	14 97       	mov	r7,r10
80004eac:	f1 d9 b0 10 	bfexts	r8,r9,0x0,0x10
80004eb0:	c0 58       	rjmp	80004eba <_vfprintf_r+0xea6>
80004eb2:	92 18       	ld.sh	r8,r9[0x2]
80004eb4:	14 97       	mov	r7,r10
80004eb6:	2f c9       	sub	r9,-4
80004eb8:	51 09       	stdsp	sp[0x40],r9
80004eba:	5c 78       	castu.h	r8
80004ebc:	50 18       	stdsp	sp[0x4],r8
80004ebe:	c4 68       	rjmp	80004f4a <_vfprintf_r+0xf36>
80004ec0:	fa f8 06 b4 	ld.w	r8,sp[1716]
80004ec4:	40 3c       	lddsp	r12,sp[0xc]
80004ec6:	58 0c       	cp.w	r12,0
80004ec8:	c1 d0       	breq	80004f02 <_vfprintf_r+0xeee>
80004eca:	10 36       	cp.w	r6,r8
80004ecc:	c0 64       	brge	80004ed8 <_vfprintf_r+0xec4>
80004ece:	fa cb f9 44 	sub	r11,sp,-1724
80004ed2:	f6 06 00 36 	add	r6,r11,r6<<0x3
80004ed6:	c1 f8       	rjmp	80004f14 <_vfprintf_r+0xf00>
80004ed8:	fa c8 f9 50 	sub	r8,sp,-1712
80004edc:	1a d8       	st.w	--sp,r8
80004ede:	fa c8 fa b8 	sub	r8,sp,-1352
80004ee2:	0c 9b       	mov	r11,r6
80004ee4:	1a d8       	st.w	--sp,r8
80004ee6:	fa c8 fb b4 	sub	r8,sp,-1100
80004eea:	04 9a       	mov	r10,r2
80004eec:	1a d8       	st.w	--sp,r8
80004eee:	08 9c       	mov	r12,r4
80004ef0:	fa c8 f9 40 	sub	r8,sp,-1728
80004ef4:	fa c9 ff b4 	sub	r9,sp,-76
80004ef8:	fe b0 f6 f8 	rcall	80003ce8 <get_arg>
80004efc:	2f dd       	sub	sp,-12
80004efe:	78 0b       	ld.w	r11,r12[0x0]
80004f00:	c2 48       	rjmp	80004f48 <_vfprintf_r+0xf34>
80004f02:	ee ca ff ff 	sub	r10,r7,-1
80004f06:	10 37       	cp.w	r7,r8
80004f08:	c0 94       	brge	80004f1a <_vfprintf_r+0xf06>
80004f0a:	fa c9 f9 44 	sub	r9,sp,-1724
80004f0e:	f2 06 00 36 	add	r6,r9,r6<<0x3
80004f12:	14 97       	mov	r7,r10
80004f14:	ec fb fd 88 	ld.w	r11,r6[-632]
80004f18:	c1 88       	rjmp	80004f48 <_vfprintf_r+0xf34>
80004f1a:	41 09       	lddsp	r9,sp[0x40]
80004f1c:	59 f8       	cp.w	r8,31
80004f1e:	e0 89 00 11 	brgt	80004f40 <_vfprintf_r+0xf2c>
80004f22:	f2 cb ff fc 	sub	r11,r9,-4
80004f26:	51 0b       	stdsp	sp[0x40],r11
80004f28:	fa c6 f9 44 	sub	r6,sp,-1724
80004f2c:	72 0b       	ld.w	r11,r9[0x0]
80004f2e:	ec 08 00 39 	add	r9,r6,r8<<0x3
80004f32:	f3 4b fd 88 	st.w	r9[-632],r11
80004f36:	2f f8       	sub	r8,-1
80004f38:	14 97       	mov	r7,r10
80004f3a:	fb 48 06 b4 	st.w	sp[1716],r8
80004f3e:	c0 58       	rjmp	80004f48 <_vfprintf_r+0xf34>
80004f40:	72 0b       	ld.w	r11,r9[0x0]
80004f42:	14 97       	mov	r7,r10
80004f44:	2f c9       	sub	r9,-4
80004f46:	51 09       	stdsp	sp[0x40],r9
80004f48:	50 1b       	stdsp	sp[0x4],r11
80004f4a:	30 0e       	mov	lr,0
80004f4c:	50 0e       	stdsp	sp[0x0],lr
80004f4e:	1c 98       	mov	r8,lr
80004f50:	e0 8f 02 fe 	bral	8000554c <_vfprintf_r+0x1538>
80004f54:	50 a7       	stdsp	sp[0x28],r7
80004f56:	50 80       	stdsp	sp[0x20],r0
80004f58:	0c 97       	mov	r7,r6
80004f5a:	04 94       	mov	r4,r2
80004f5c:	06 96       	mov	r6,r3
80004f5e:	02 92       	mov	r2,r1
80004f60:	40 93       	lddsp	r3,sp[0x24]
80004f62:	40 41       	lddsp	r1,sp[0x10]
80004f64:	0e 99       	mov	r9,r7
80004f66:	fa f8 06 b4 	ld.w	r8,sp[1716]
80004f6a:	40 3c       	lddsp	r12,sp[0xc]
80004f6c:	58 0c       	cp.w	r12,0
80004f6e:	c1 d0       	breq	80004fa8 <_vfprintf_r+0xf94>
80004f70:	10 36       	cp.w	r6,r8
80004f72:	c0 64       	brge	80004f7e <_vfprintf_r+0xf6a>
80004f74:	fa cb f9 44 	sub	r11,sp,-1724
80004f78:	f6 06 00 36 	add	r6,r11,r6<<0x3
80004f7c:	c1 d8       	rjmp	80004fb6 <_vfprintf_r+0xfa2>
80004f7e:	fa c8 f9 50 	sub	r8,sp,-1712
80004f82:	1a d8       	st.w	--sp,r8
80004f84:	fa c8 fa b8 	sub	r8,sp,-1352
80004f88:	1a d8       	st.w	--sp,r8
80004f8a:	fa c8 fb b4 	sub	r8,sp,-1100
80004f8e:	1a d8       	st.w	--sp,r8
80004f90:	fa c9 ff b4 	sub	r9,sp,-76
80004f94:	fa c8 f9 40 	sub	r8,sp,-1728
80004f98:	04 9a       	mov	r10,r2
80004f9a:	0c 9b       	mov	r11,r6
80004f9c:	08 9c       	mov	r12,r4
80004f9e:	fe b0 f6 a5 	rcall	80003ce8 <get_arg>
80004fa2:	2f dd       	sub	sp,-12
80004fa4:	78 09       	ld.w	r9,r12[0x0]
80004fa6:	c2 18       	rjmp	80004fe8 <_vfprintf_r+0xfd4>
80004fa8:	2f f7       	sub	r7,-1
80004faa:	10 39       	cp.w	r9,r8
80004fac:	c0 84       	brge	80004fbc <_vfprintf_r+0xfa8>
80004fae:	fa ca f9 44 	sub	r10,sp,-1724
80004fb2:	f4 06 00 36 	add	r6,r10,r6<<0x3
80004fb6:	ec f9 fd 88 	ld.w	r9,r6[-632]
80004fba:	c1 78       	rjmp	80004fe8 <_vfprintf_r+0xfd4>
80004fbc:	41 09       	lddsp	r9,sp[0x40]
80004fbe:	59 f8       	cp.w	r8,31
80004fc0:	e0 89 00 10 	brgt	80004fe0 <_vfprintf_r+0xfcc>
80004fc4:	f2 ca ff fc 	sub	r10,r9,-4
80004fc8:	51 0a       	stdsp	sp[0x40],r10
80004fca:	fa c6 f9 44 	sub	r6,sp,-1724
80004fce:	72 09       	ld.w	r9,r9[0x0]
80004fd0:	ec 08 00 3a 	add	r10,r6,r8<<0x3
80004fd4:	f5 49 fd 88 	st.w	r10[-632],r9
80004fd8:	2f f8       	sub	r8,-1
80004fda:	fb 48 06 b4 	st.w	sp[1716],r8
80004fde:	c0 58       	rjmp	80004fe8 <_vfprintf_r+0xfd4>
80004fe0:	f2 c8 ff fc 	sub	r8,r9,-4
80004fe4:	51 08       	stdsp	sp[0x40],r8
80004fe6:	72 09       	ld.w	r9,r9[0x0]
80004fe8:	33 08       	mov	r8,48
80004fea:	fb 68 06 b8 	st.b	sp[1720],r8
80004fee:	37 88       	mov	r8,120
80004ff0:	30 0e       	mov	lr,0
80004ff2:	fb 68 06 b9 	st.b	sp[1721],r8
80004ff6:	fe cc b3 aa 	sub	r12,pc,-19542
80004ffa:	50 19       	stdsp	sp[0x4],r9
80004ffc:	a1 b5       	sbr	r5,0x1
80004ffe:	50 0e       	stdsp	sp[0x0],lr
80005000:	50 dc       	stdsp	sp[0x34],r12
80005002:	30 28       	mov	r8,2
80005004:	37 80       	mov	r0,120
80005006:	e0 8f 02 a3 	bral	8000554c <_vfprintf_r+0x1538>
8000500a:	50 a7       	stdsp	sp[0x28],r7
8000500c:	50 80       	stdsp	sp[0x20],r0
8000500e:	10 90       	mov	r0,r8
80005010:	30 08       	mov	r8,0
80005012:	fb 68 06 bb 	st.b	sp[1723],r8
80005016:	0c 97       	mov	r7,r6
80005018:	04 94       	mov	r4,r2
8000501a:	06 96       	mov	r6,r3
8000501c:	02 92       	mov	r2,r1
8000501e:	40 93       	lddsp	r3,sp[0x24]
80005020:	40 41       	lddsp	r1,sp[0x10]
80005022:	0e 99       	mov	r9,r7
80005024:	fa f8 06 b4 	ld.w	r8,sp[1716]
80005028:	40 3b       	lddsp	r11,sp[0xc]
8000502a:	58 0b       	cp.w	r11,0
8000502c:	c1 d0       	breq	80005066 <_vfprintf_r+0x1052>
8000502e:	10 36       	cp.w	r6,r8
80005030:	c0 64       	brge	8000503c <_vfprintf_r+0x1028>
80005032:	fa ca f9 44 	sub	r10,sp,-1724
80005036:	f4 06 00 36 	add	r6,r10,r6<<0x3
8000503a:	c1 d8       	rjmp	80005074 <_vfprintf_r+0x1060>
8000503c:	fa c8 f9 50 	sub	r8,sp,-1712
80005040:	1a d8       	st.w	--sp,r8
80005042:	fa c8 fa b8 	sub	r8,sp,-1352
80005046:	1a d8       	st.w	--sp,r8
80005048:	fa c8 fb b4 	sub	r8,sp,-1100
8000504c:	0c 9b       	mov	r11,r6
8000504e:	1a d8       	st.w	--sp,r8
80005050:	04 9a       	mov	r10,r2
80005052:	fa c8 f9 40 	sub	r8,sp,-1728
80005056:	fa c9 ff b4 	sub	r9,sp,-76
8000505a:	08 9c       	mov	r12,r4
8000505c:	fe b0 f6 46 	rcall	80003ce8 <get_arg>
80005060:	2f dd       	sub	sp,-12
80005062:	78 06       	ld.w	r6,r12[0x0]
80005064:	c2 08       	rjmp	800050a4 <_vfprintf_r+0x1090>
80005066:	2f f7       	sub	r7,-1
80005068:	10 39       	cp.w	r9,r8
8000506a:	c0 84       	brge	8000507a <_vfprintf_r+0x1066>
8000506c:	fa c9 f9 44 	sub	r9,sp,-1724
80005070:	f2 06 00 36 	add	r6,r9,r6<<0x3
80005074:	ec f6 fd 88 	ld.w	r6,r6[-632]
80005078:	c1 68       	rjmp	800050a4 <_vfprintf_r+0x1090>
8000507a:	41 09       	lddsp	r9,sp[0x40]
8000507c:	59 f8       	cp.w	r8,31
8000507e:	e0 89 00 10 	brgt	8000509e <_vfprintf_r+0x108a>
80005082:	f2 ca ff fc 	sub	r10,r9,-4
80005086:	51 0a       	stdsp	sp[0x40],r10
80005088:	72 06       	ld.w	r6,r9[0x0]
8000508a:	fa ce f9 44 	sub	lr,sp,-1724
8000508e:	fc 08 00 39 	add	r9,lr,r8<<0x3
80005092:	f3 46 fd 88 	st.w	r9[-632],r6
80005096:	2f f8       	sub	r8,-1
80005098:	fb 48 06 b4 	st.w	sp[1716],r8
8000509c:	c0 48       	rjmp	800050a4 <_vfprintf_r+0x1090>
8000509e:	72 06       	ld.w	r6,r9[0x0]
800050a0:	2f c9       	sub	r9,-4
800050a2:	51 09       	stdsp	sp[0x40],r9
800050a4:	40 2c       	lddsp	r12,sp[0x8]
800050a6:	58 0c       	cp.w	r12,0
800050a8:	c1 05       	brlt	800050c8 <_vfprintf_r+0x10b4>
800050aa:	18 9a       	mov	r10,r12
800050ac:	30 0b       	mov	r11,0
800050ae:	0c 9c       	mov	r12,r6
800050b0:	e0 a0 14 58 	rcall	80007960 <memchr>
800050b4:	e0 80 02 df 	breq	80005672 <_vfprintf_r+0x165e>
800050b8:	f8 06 01 02 	sub	r2,r12,r6
800050bc:	40 2b       	lddsp	r11,sp[0x8]
800050be:	16 32       	cp.w	r2,r11
800050c0:	e0 89 02 d9 	brgt	80005672 <_vfprintf_r+0x165e>
800050c4:	e0 8f 02 d4 	bral	8000566c <_vfprintf_r+0x1658>
800050c8:	30 0a       	mov	r10,0
800050ca:	0c 9c       	mov	r12,r6
800050cc:	50 2a       	stdsp	sp[0x8],r10
800050ce:	e0 a0 19 2b 	rcall	80008324 <strlen>
800050d2:	18 92       	mov	r2,r12
800050d4:	e0 8f 02 d2 	bral	80005678 <_vfprintf_r+0x1664>
800050d8:	50 a7       	stdsp	sp[0x28],r7
800050da:	50 80       	stdsp	sp[0x20],r0
800050dc:	0c 97       	mov	r7,r6
800050de:	04 94       	mov	r4,r2
800050e0:	06 96       	mov	r6,r3
800050e2:	02 92       	mov	r2,r1
800050e4:	40 93       	lddsp	r3,sp[0x24]
800050e6:	10 90       	mov	r0,r8
800050e8:	40 41       	lddsp	r1,sp[0x10]
800050ea:	a5 a5       	sbr	r5,0x4
800050ec:	c0 a8       	rjmp	80005100 <_vfprintf_r+0x10ec>
800050ee:	50 a7       	stdsp	sp[0x28],r7
800050f0:	50 80       	stdsp	sp[0x20],r0
800050f2:	0c 97       	mov	r7,r6
800050f4:	04 94       	mov	r4,r2
800050f6:	06 96       	mov	r6,r3
800050f8:	02 92       	mov	r2,r1
800050fa:	40 93       	lddsp	r3,sp[0x24]
800050fc:	10 90       	mov	r0,r8
800050fe:	40 41       	lddsp	r1,sp[0x10]
80005100:	ed b5 00 05 	bld	r5,0x5
80005104:	c5 61       	brne	800051b0 <_vfprintf_r+0x119c>
80005106:	fa f8 06 b4 	ld.w	r8,sp[1716]
8000510a:	40 39       	lddsp	r9,sp[0xc]
8000510c:	58 09       	cp.w	r9,0
8000510e:	c2 10       	breq	80005150 <_vfprintf_r+0x113c>
80005110:	10 36       	cp.w	r6,r8
80005112:	c0 74       	brge	80005120 <_vfprintf_r+0x110c>
80005114:	fa c8 f9 44 	sub	r8,sp,-1724
80005118:	f0 06 00 36 	add	r6,r8,r6<<0x3
8000511c:	c2 38       	rjmp	80005162 <_vfprintf_r+0x114e>
8000511e:	d7 03       	nop
80005120:	fa c8 f9 50 	sub	r8,sp,-1712
80005124:	1a d8       	st.w	--sp,r8
80005126:	fa c8 fa b8 	sub	r8,sp,-1352
8000512a:	1a d8       	st.w	--sp,r8
8000512c:	fa c8 fb b4 	sub	r8,sp,-1100
80005130:	1a d8       	st.w	--sp,r8
80005132:	fa c8 f9 40 	sub	r8,sp,-1728
80005136:	fa c9 ff b4 	sub	r9,sp,-76
8000513a:	04 9a       	mov	r10,r2
8000513c:	0c 9b       	mov	r11,r6
8000513e:	08 9c       	mov	r12,r4
80005140:	fe b0 f5 d4 	rcall	80003ce8 <get_arg>
80005144:	2f dd       	sub	sp,-12
80005146:	f8 e8 00 00 	ld.d	r8,r12[0]
8000514a:	fa e9 00 00 	st.d	sp[0],r8
8000514e:	c2 e8       	rjmp	800051aa <_vfprintf_r+0x1196>
80005150:	ee ca ff ff 	sub	r10,r7,-1
80005154:	10 37       	cp.w	r7,r8
80005156:	c0 b4       	brge	8000516c <_vfprintf_r+0x1158>
80005158:	fa c8 f9 44 	sub	r8,sp,-1724
8000515c:	14 97       	mov	r7,r10
8000515e:	f0 06 00 36 	add	r6,r8,r6<<0x3
80005162:	ec ea fd 88 	ld.d	r10,r6[-632]
80005166:	fa eb 00 00 	st.d	sp[0],r10
8000516a:	c2 08       	rjmp	800051aa <_vfprintf_r+0x1196>
8000516c:	41 09       	lddsp	r9,sp[0x40]
8000516e:	59 f8       	cp.w	r8,31
80005170:	e0 89 00 16 	brgt	8000519c <_vfprintf_r+0x1188>
80005174:	f2 e6 00 00 	ld.d	r6,r9[0]
80005178:	f2 cb ff f8 	sub	r11,r9,-8
8000517c:	fa e7 00 00 	st.d	sp[0],r6
80005180:	51 0b       	stdsp	sp[0x40],r11
80005182:	fa c6 f9 44 	sub	r6,sp,-1724
80005186:	ec 08 00 39 	add	r9,r6,r8<<0x3
8000518a:	fa e6 00 00 	ld.d	r6,sp[0]
8000518e:	f2 e7 fd 88 	st.d	r9[-632],r6
80005192:	2f f8       	sub	r8,-1
80005194:	14 97       	mov	r7,r10
80005196:	fb 48 06 b4 	st.w	sp[1716],r8
8000519a:	c0 88       	rjmp	800051aa <_vfprintf_r+0x1196>
8000519c:	f2 e6 00 00 	ld.d	r6,r9[0]
800051a0:	2f 89       	sub	r9,-8
800051a2:	fa e7 00 00 	st.d	sp[0],r6
800051a6:	51 09       	stdsp	sp[0x40],r9
800051a8:	14 97       	mov	r7,r10
800051aa:	30 18       	mov	r8,1
800051ac:	e0 8f 01 d0 	bral	8000554c <_vfprintf_r+0x1538>
800051b0:	ed b5 00 04 	bld	r5,0x4
800051b4:	c1 61       	brne	800051e0 <_vfprintf_r+0x11cc>
800051b6:	fa f8 06 b4 	ld.w	r8,sp[1716]
800051ba:	40 3e       	lddsp	lr,sp[0xc]
800051bc:	58 0e       	cp.w	lr,0
800051be:	c0 80       	breq	800051ce <_vfprintf_r+0x11ba>
800051c0:	10 36       	cp.w	r6,r8
800051c2:	c6 74       	brge	80005290 <_vfprintf_r+0x127c>
800051c4:	fa cc f9 44 	sub	r12,sp,-1724
800051c8:	f8 06 00 36 	add	r6,r12,r6<<0x3
800051cc:	c8 08       	rjmp	800052cc <_vfprintf_r+0x12b8>
800051ce:	ee ca ff ff 	sub	r10,r7,-1
800051d2:	10 37       	cp.w	r7,r8
800051d4:	c7 f4       	brge	800052d2 <_vfprintf_r+0x12be>
800051d6:	fa cb f9 44 	sub	r11,sp,-1724
800051da:	f6 06 00 36 	add	r6,r11,r6<<0x3
800051de:	c7 68       	rjmp	800052ca <_vfprintf_r+0x12b6>
800051e0:	ed b5 00 06 	bld	r5,0x6
800051e4:	c4 a1       	brne	80005278 <_vfprintf_r+0x1264>
800051e6:	fa f8 06 b4 	ld.w	r8,sp[1716]
800051ea:	40 3c       	lddsp	r12,sp[0xc]
800051ec:	58 0c       	cp.w	r12,0
800051ee:	c1 d0       	breq	80005228 <_vfprintf_r+0x1214>
800051f0:	10 36       	cp.w	r6,r8
800051f2:	c0 64       	brge	800051fe <_vfprintf_r+0x11ea>
800051f4:	fa cb f9 44 	sub	r11,sp,-1724
800051f8:	f6 06 00 36 	add	r6,r11,r6<<0x3
800051fc:	c1 f8       	rjmp	8000523a <_vfprintf_r+0x1226>
800051fe:	fa c8 f9 50 	sub	r8,sp,-1712
80005202:	1a d8       	st.w	--sp,r8
80005204:	fa c8 fa b8 	sub	r8,sp,-1352
80005208:	1a d8       	st.w	--sp,r8
8000520a:	fa c8 fb b4 	sub	r8,sp,-1100
8000520e:	1a d8       	st.w	--sp,r8
80005210:	fa c8 f9 40 	sub	r8,sp,-1728
80005214:	fa c9 ff b4 	sub	r9,sp,-76
80005218:	04 9a       	mov	r10,r2
8000521a:	0c 9b       	mov	r11,r6
8000521c:	08 9c       	mov	r12,r4
8000521e:	fe b0 f5 65 	rcall	80003ce8 <get_arg>
80005222:	2f dd       	sub	sp,-12
80005224:	98 18       	ld.sh	r8,r12[0x2]
80005226:	c2 68       	rjmp	80005272 <_vfprintf_r+0x125e>
80005228:	ee ca ff ff 	sub	r10,r7,-1
8000522c:	10 37       	cp.w	r7,r8
8000522e:	c0 94       	brge	80005240 <_vfprintf_r+0x122c>
80005230:	fa c9 f9 44 	sub	r9,sp,-1724
80005234:	14 97       	mov	r7,r10
80005236:	f2 06 00 36 	add	r6,r9,r6<<0x3
8000523a:	ed 08 fd 8a 	ld.sh	r8,r6[-630]
8000523e:	c1 a8       	rjmp	80005272 <_vfprintf_r+0x125e>
80005240:	41 09       	lddsp	r9,sp[0x40]
80005242:	59 f8       	cp.w	r8,31
80005244:	e0 89 00 13 	brgt	8000526a <_vfprintf_r+0x1256>
80005248:	f2 cb ff fc 	sub	r11,r9,-4
8000524c:	51 0b       	stdsp	sp[0x40],r11
8000524e:	72 09       	ld.w	r9,r9[0x0]
80005250:	fa c6 f9 44 	sub	r6,sp,-1724
80005254:	ec 08 00 3b 	add	r11,r6,r8<<0x3
80005258:	2f f8       	sub	r8,-1
8000525a:	f7 49 fd 88 	st.w	r11[-632],r9
8000525e:	fb 48 06 b4 	st.w	sp[1716],r8
80005262:	14 97       	mov	r7,r10
80005264:	f1 d9 b0 10 	bfexts	r8,r9,0x0,0x10
80005268:	c0 58       	rjmp	80005272 <_vfprintf_r+0x125e>
8000526a:	92 18       	ld.sh	r8,r9[0x2]
8000526c:	14 97       	mov	r7,r10
8000526e:	2f c9       	sub	r9,-4
80005270:	51 09       	stdsp	sp[0x40],r9
80005272:	5c 78       	castu.h	r8
80005274:	50 18       	stdsp	sp[0x4],r8
80005276:	c4 68       	rjmp	80005302 <_vfprintf_r+0x12ee>
80005278:	fa f8 06 b4 	ld.w	r8,sp[1716]
8000527c:	40 3c       	lddsp	r12,sp[0xc]
8000527e:	58 0c       	cp.w	r12,0
80005280:	c1 d0       	breq	800052ba <_vfprintf_r+0x12a6>
80005282:	10 36       	cp.w	r6,r8
80005284:	c0 64       	brge	80005290 <_vfprintf_r+0x127c>
80005286:	fa cb f9 44 	sub	r11,sp,-1724
8000528a:	f6 06 00 36 	add	r6,r11,r6<<0x3
8000528e:	c1 f8       	rjmp	800052cc <_vfprintf_r+0x12b8>
80005290:	fa c8 f9 50 	sub	r8,sp,-1712
80005294:	1a d8       	st.w	--sp,r8
80005296:	fa c8 fa b8 	sub	r8,sp,-1352
8000529a:	0c 9b       	mov	r11,r6
8000529c:	1a d8       	st.w	--sp,r8
8000529e:	fa c8 fb b4 	sub	r8,sp,-1100
800052a2:	04 9a       	mov	r10,r2
800052a4:	1a d8       	st.w	--sp,r8
800052a6:	08 9c       	mov	r12,r4
800052a8:	fa c8 f9 40 	sub	r8,sp,-1728
800052ac:	fa c9 ff b4 	sub	r9,sp,-76
800052b0:	fe b0 f5 1c 	rcall	80003ce8 <get_arg>
800052b4:	2f dd       	sub	sp,-12
800052b6:	78 0b       	ld.w	r11,r12[0x0]
800052b8:	c2 48       	rjmp	80005300 <_vfprintf_r+0x12ec>
800052ba:	ee ca ff ff 	sub	r10,r7,-1
800052be:	10 37       	cp.w	r7,r8
800052c0:	c0 94       	brge	800052d2 <_vfprintf_r+0x12be>
800052c2:	fa c9 f9 44 	sub	r9,sp,-1724
800052c6:	f2 06 00 36 	add	r6,r9,r6<<0x3
800052ca:	14 97       	mov	r7,r10
800052cc:	ec fb fd 88 	ld.w	r11,r6[-632]
800052d0:	c1 88       	rjmp	80005300 <_vfprintf_r+0x12ec>
800052d2:	41 09       	lddsp	r9,sp[0x40]
800052d4:	59 f8       	cp.w	r8,31
800052d6:	e0 89 00 11 	brgt	800052f8 <_vfprintf_r+0x12e4>
800052da:	f2 cb ff fc 	sub	r11,r9,-4
800052de:	51 0b       	stdsp	sp[0x40],r11
800052e0:	fa c6 f9 44 	sub	r6,sp,-1724
800052e4:	72 0b       	ld.w	r11,r9[0x0]
800052e6:	ec 08 00 39 	add	r9,r6,r8<<0x3
800052ea:	f3 4b fd 88 	st.w	r9[-632],r11
800052ee:	2f f8       	sub	r8,-1
800052f0:	14 97       	mov	r7,r10
800052f2:	fb 48 06 b4 	st.w	sp[1716],r8
800052f6:	c0 58       	rjmp	80005300 <_vfprintf_r+0x12ec>
800052f8:	72 0b       	ld.w	r11,r9[0x0]
800052fa:	14 97       	mov	r7,r10
800052fc:	2f c9       	sub	r9,-4
800052fe:	51 09       	stdsp	sp[0x40],r9
80005300:	50 1b       	stdsp	sp[0x4],r11
80005302:	30 0e       	mov	lr,0
80005304:	30 18       	mov	r8,1
80005306:	50 0e       	stdsp	sp[0x0],lr
80005308:	c2 29       	rjmp	8000554c <_vfprintf_r+0x1538>
8000530a:	50 a7       	stdsp	sp[0x28],r7
8000530c:	50 80       	stdsp	sp[0x20],r0
8000530e:	0c 97       	mov	r7,r6
80005310:	04 94       	mov	r4,r2
80005312:	06 96       	mov	r6,r3
80005314:	02 92       	mov	r2,r1
80005316:	fe cc b6 ca 	sub	r12,pc,-18742
8000531a:	40 93       	lddsp	r3,sp[0x24]
8000531c:	10 90       	mov	r0,r8
8000531e:	40 41       	lddsp	r1,sp[0x10]
80005320:	50 dc       	stdsp	sp[0x34],r12
80005322:	ed b5 00 05 	bld	r5,0x5
80005326:	c5 51       	brne	800053d0 <_vfprintf_r+0x13bc>
80005328:	fa f8 06 b4 	ld.w	r8,sp[1716]
8000532c:	40 3b       	lddsp	r11,sp[0xc]
8000532e:	58 0b       	cp.w	r11,0
80005330:	c2 20       	breq	80005374 <_vfprintf_r+0x1360>
80005332:	10 36       	cp.w	r6,r8
80005334:	c0 a4       	brge	80005348 <_vfprintf_r+0x1334>
80005336:	fa ca f9 44 	sub	r10,sp,-1724
8000533a:	f4 06 00 36 	add	r6,r10,r6<<0x3
8000533e:	ec e8 fd 88 	ld.d	r8,r6[-632]
80005342:	fa e9 00 00 	st.d	sp[0],r8
80005346:	cf 28       	rjmp	8000552a <_vfprintf_r+0x1516>
80005348:	fa c8 f9 50 	sub	r8,sp,-1712
8000534c:	1a d8       	st.w	--sp,r8
8000534e:	fa c8 fa b8 	sub	r8,sp,-1352
80005352:	04 9a       	mov	r10,r2
80005354:	1a d8       	st.w	--sp,r8
80005356:	0c 9b       	mov	r11,r6
80005358:	fa c8 fb b4 	sub	r8,sp,-1100
8000535c:	08 9c       	mov	r12,r4
8000535e:	1a d8       	st.w	--sp,r8
80005360:	fa c8 f9 40 	sub	r8,sp,-1728
80005364:	fa c9 ff b4 	sub	r9,sp,-76
80005368:	fe b0 f4 c0 	rcall	80003ce8 <get_arg>
8000536c:	2f dd       	sub	sp,-12
8000536e:	f8 ea 00 00 	ld.d	r10,r12[0]
80005372:	c0 c8       	rjmp	8000538a <_vfprintf_r+0x1376>
80005374:	ee ca ff ff 	sub	r10,r7,-1
80005378:	10 37       	cp.w	r7,r8
8000537a:	c0 b4       	brge	80005390 <_vfprintf_r+0x137c>
8000537c:	fa c9 f9 44 	sub	r9,sp,-1724
80005380:	14 97       	mov	r7,r10
80005382:	f2 06 00 36 	add	r6,r9,r6<<0x3
80005386:	ec ea fd 88 	ld.d	r10,r6[-632]
8000538a:	fa eb 00 00 	st.d	sp[0],r10
8000538e:	cc e8       	rjmp	8000552a <_vfprintf_r+0x1516>
80005390:	41 09       	lddsp	r9,sp[0x40]
80005392:	59 f8       	cp.w	r8,31
80005394:	e0 89 00 16 	brgt	800053c0 <_vfprintf_r+0x13ac>
80005398:	f2 e6 00 00 	ld.d	r6,r9[0]
8000539c:	f2 cb ff f8 	sub	r11,r9,-8
800053a0:	fa e7 00 00 	st.d	sp[0],r6
800053a4:	51 0b       	stdsp	sp[0x40],r11
800053a6:	fa c6 f9 44 	sub	r6,sp,-1724
800053aa:	ec 08 00 39 	add	r9,r6,r8<<0x3
800053ae:	fa e6 00 00 	ld.d	r6,sp[0]
800053b2:	f2 e7 fd 88 	st.d	r9[-632],r6
800053b6:	2f f8       	sub	r8,-1
800053b8:	14 97       	mov	r7,r10
800053ba:	fb 48 06 b4 	st.w	sp[1716],r8
800053be:	cb 68       	rjmp	8000552a <_vfprintf_r+0x1516>
800053c0:	f2 e6 00 00 	ld.d	r6,r9[0]
800053c4:	2f 89       	sub	r9,-8
800053c6:	fa e7 00 00 	st.d	sp[0],r6
800053ca:	51 09       	stdsp	sp[0x40],r9
800053cc:	14 97       	mov	r7,r10
800053ce:	ca e8       	rjmp	8000552a <_vfprintf_r+0x1516>
800053d0:	ed b5 00 04 	bld	r5,0x4
800053d4:	c1 71       	brne	80005402 <_vfprintf_r+0x13ee>
800053d6:	fa f8 06 b4 	ld.w	r8,sp[1716]
800053da:	40 3e       	lddsp	lr,sp[0xc]
800053dc:	58 0e       	cp.w	lr,0
800053de:	c0 80       	breq	800053ee <_vfprintf_r+0x13da>
800053e0:	10 36       	cp.w	r6,r8
800053e2:	c6 94       	brge	800054b4 <_vfprintf_r+0x14a0>
800053e4:	fa cc f9 44 	sub	r12,sp,-1724
800053e8:	f8 06 00 36 	add	r6,r12,r6<<0x3
800053ec:	c8 28       	rjmp	800054f0 <_vfprintf_r+0x14dc>
800053ee:	ee ca ff ff 	sub	r10,r7,-1
800053f2:	10 37       	cp.w	r7,r8
800053f4:	e0 84 00 81 	brge	800054f6 <_vfprintf_r+0x14e2>
800053f8:	fa cb f9 44 	sub	r11,sp,-1724
800053fc:	f6 06 00 36 	add	r6,r11,r6<<0x3
80005400:	c7 78       	rjmp	800054ee <_vfprintf_r+0x14da>
80005402:	ed b5 00 06 	bld	r5,0x6
80005406:	c4 b1       	brne	8000549c <_vfprintf_r+0x1488>
80005408:	fa f8 06 b4 	ld.w	r8,sp[1716]
8000540c:	40 3c       	lddsp	r12,sp[0xc]
8000540e:	58 0c       	cp.w	r12,0
80005410:	c1 d0       	breq	8000544a <_vfprintf_r+0x1436>
80005412:	10 36       	cp.w	r6,r8
80005414:	c0 64       	brge	80005420 <_vfprintf_r+0x140c>
80005416:	fa cb f9 44 	sub	r11,sp,-1724
8000541a:	f6 06 00 36 	add	r6,r11,r6<<0x3
8000541e:	c1 f8       	rjmp	8000545c <_vfprintf_r+0x1448>
80005420:	fa c8 f9 50 	sub	r8,sp,-1712
80005424:	1a d8       	st.w	--sp,r8
80005426:	fa c8 fa b8 	sub	r8,sp,-1352
8000542a:	1a d8       	st.w	--sp,r8
8000542c:	fa c8 fb b4 	sub	r8,sp,-1100
80005430:	1a d8       	st.w	--sp,r8
80005432:	fa c8 f9 40 	sub	r8,sp,-1728
80005436:	fa c9 ff b4 	sub	r9,sp,-76
8000543a:	04 9a       	mov	r10,r2
8000543c:	0c 9b       	mov	r11,r6
8000543e:	08 9c       	mov	r12,r4
80005440:	fe b0 f4 54 	rcall	80003ce8 <get_arg>
80005444:	2f dd       	sub	sp,-12
80005446:	98 18       	ld.sh	r8,r12[0x2]
80005448:	c2 78       	rjmp	80005496 <_vfprintf_r+0x1482>
8000544a:	ee ca ff ff 	sub	r10,r7,-1
8000544e:	10 37       	cp.w	r7,r8
80005450:	c0 a4       	brge	80005464 <_vfprintf_r+0x1450>
80005452:	fa c9 f9 44 	sub	r9,sp,-1724
80005456:	14 97       	mov	r7,r10
80005458:	f2 06 00 36 	add	r6,r9,r6<<0x3
8000545c:	ed 08 fd 8a 	ld.sh	r8,r6[-630]
80005460:	c1 b8       	rjmp	80005496 <_vfprintf_r+0x1482>
80005462:	d7 03       	nop
80005464:	41 09       	lddsp	r9,sp[0x40]
80005466:	59 f8       	cp.w	r8,31
80005468:	e0 89 00 13 	brgt	8000548e <_vfprintf_r+0x147a>
8000546c:	f2 cb ff fc 	sub	r11,r9,-4
80005470:	51 0b       	stdsp	sp[0x40],r11
80005472:	72 09       	ld.w	r9,r9[0x0]
80005474:	fa c6 f9 44 	sub	r6,sp,-1724
80005478:	ec 08 00 3b 	add	r11,r6,r8<<0x3
8000547c:	2f f8       	sub	r8,-1
8000547e:	f7 49 fd 88 	st.w	r11[-632],r9
80005482:	fb 48 06 b4 	st.w	sp[1716],r8
80005486:	14 97       	mov	r7,r10
80005488:	f1 d9 b0 10 	bfexts	r8,r9,0x0,0x10
8000548c:	c0 58       	rjmp	80005496 <_vfprintf_r+0x1482>
8000548e:	92 18       	ld.sh	r8,r9[0x2]
80005490:	14 97       	mov	r7,r10
80005492:	2f c9       	sub	r9,-4
80005494:	51 09       	stdsp	sp[0x40],r9
80005496:	5c 78       	castu.h	r8
80005498:	50 18       	stdsp	sp[0x4],r8
8000549a:	c4 68       	rjmp	80005526 <_vfprintf_r+0x1512>
8000549c:	fa f8 06 b4 	ld.w	r8,sp[1716]
800054a0:	40 3c       	lddsp	r12,sp[0xc]
800054a2:	58 0c       	cp.w	r12,0
800054a4:	c1 d0       	breq	800054de <_vfprintf_r+0x14ca>
800054a6:	10 36       	cp.w	r6,r8
800054a8:	c0 64       	brge	800054b4 <_vfprintf_r+0x14a0>
800054aa:	fa cb f9 44 	sub	r11,sp,-1724
800054ae:	f6 06 00 36 	add	r6,r11,r6<<0x3
800054b2:	c1 f8       	rjmp	800054f0 <_vfprintf_r+0x14dc>
800054b4:	fa c8 f9 50 	sub	r8,sp,-1712
800054b8:	1a d8       	st.w	--sp,r8
800054ba:	fa c8 fa b8 	sub	r8,sp,-1352
800054be:	0c 9b       	mov	r11,r6
800054c0:	1a d8       	st.w	--sp,r8
800054c2:	fa c8 fb b4 	sub	r8,sp,-1100
800054c6:	04 9a       	mov	r10,r2
800054c8:	1a d8       	st.w	--sp,r8
800054ca:	08 9c       	mov	r12,r4
800054cc:	fa c8 f9 40 	sub	r8,sp,-1728
800054d0:	fa c9 ff b4 	sub	r9,sp,-76
800054d4:	fe b0 f4 0a 	rcall	80003ce8 <get_arg>
800054d8:	2f dd       	sub	sp,-12
800054da:	78 0b       	ld.w	r11,r12[0x0]
800054dc:	c2 48       	rjmp	80005524 <_vfprintf_r+0x1510>
800054de:	ee ca ff ff 	sub	r10,r7,-1
800054e2:	10 37       	cp.w	r7,r8
800054e4:	c0 94       	brge	800054f6 <_vfprintf_r+0x14e2>
800054e6:	fa c9 f9 44 	sub	r9,sp,-1724
800054ea:	f2 06 00 36 	add	r6,r9,r6<<0x3
800054ee:	14 97       	mov	r7,r10
800054f0:	ec fb fd 88 	ld.w	r11,r6[-632]
800054f4:	c1 88       	rjmp	80005524 <_vfprintf_r+0x1510>
800054f6:	41 09       	lddsp	r9,sp[0x40]
800054f8:	59 f8       	cp.w	r8,31
800054fa:	e0 89 00 11 	brgt	8000551c <_vfprintf_r+0x1508>
800054fe:	f2 cb ff fc 	sub	r11,r9,-4
80005502:	51 0b       	stdsp	sp[0x40],r11
80005504:	fa c6 f9 44 	sub	r6,sp,-1724
80005508:	72 0b       	ld.w	r11,r9[0x0]
8000550a:	ec 08 00 39 	add	r9,r6,r8<<0x3
8000550e:	f3 4b fd 88 	st.w	r9[-632],r11
80005512:	2f f8       	sub	r8,-1
80005514:	14 97       	mov	r7,r10
80005516:	fb 48 06 b4 	st.w	sp[1716],r8
8000551a:	c0 58       	rjmp	80005524 <_vfprintf_r+0x1510>
8000551c:	72 0b       	ld.w	r11,r9[0x0]
8000551e:	14 97       	mov	r7,r10
80005520:	2f c9       	sub	r9,-4
80005522:	51 09       	stdsp	sp[0x40],r9
80005524:	50 1b       	stdsp	sp[0x4],r11
80005526:	30 0e       	mov	lr,0
80005528:	50 0e       	stdsp	sp[0x0],lr
8000552a:	40 08       	lddsp	r8,sp[0x0]
8000552c:	40 1c       	lddsp	r12,sp[0x4]
8000552e:	18 48       	or	r8,r12
80005530:	5f 19       	srne	r9
80005532:	0a 98       	mov	r8,r5
80005534:	eb e9 00 09 	and	r9,r5,r9
80005538:	a1 b8       	sbr	r8,0x1
8000553a:	58 09       	cp.w	r9,0
8000553c:	c0 70       	breq	8000554a <_vfprintf_r+0x1536>
8000553e:	10 95       	mov	r5,r8
80005540:	fb 60 06 b9 	st.b	sp[1721],r0
80005544:	33 08       	mov	r8,48
80005546:	fb 68 06 b8 	st.b	sp[1720],r8
8000554a:	30 28       	mov	r8,2
8000554c:	30 09       	mov	r9,0
8000554e:	fb 69 06 bb 	st.b	sp[1723],r9
80005552:	0a 99       	mov	r9,r5
80005554:	a7 d9       	cbr	r9,0x7
80005556:	40 2b       	lddsp	r11,sp[0x8]
80005558:	40 16       	lddsp	r6,sp[0x4]
8000555a:	58 0b       	cp.w	r11,0
8000555c:	5f 1a       	srne	r10
8000555e:	f2 05 17 40 	movge	r5,r9
80005562:	fa c2 f9 78 	sub	r2,sp,-1672
80005566:	40 09       	lddsp	r9,sp[0x0]
80005568:	0c 49       	or	r9,r6
8000556a:	5f 19       	srne	r9
8000556c:	f5 e9 10 09 	or	r9,r10,r9
80005570:	c5 c0       	breq	80005628 <_vfprintf_r+0x1614>
80005572:	30 19       	mov	r9,1
80005574:	f2 08 18 00 	cp.b	r8,r9
80005578:	c0 60       	breq	80005584 <_vfprintf_r+0x1570>
8000557a:	30 29       	mov	r9,2
8000557c:	f2 08 18 00 	cp.b	r8,r9
80005580:	c0 41       	brne	80005588 <_vfprintf_r+0x1574>
80005582:	c3 c8       	rjmp	800055fa <_vfprintf_r+0x15e6>
80005584:	04 96       	mov	r6,r2
80005586:	c3 08       	rjmp	800055e6 <_vfprintf_r+0x15d2>
80005588:	04 96       	mov	r6,r2
8000558a:	fa e8 00 00 	ld.d	r8,sp[0]
8000558e:	f5 d8 c0 03 	bfextu	r10,r8,0x0,0x3
80005592:	2d 0a       	sub	r10,-48
80005594:	0c fa       	st.b	--r6,r10
80005596:	f0 0b 16 03 	lsr	r11,r8,0x3
8000559a:	f2 0c 16 03 	lsr	r12,r9,0x3
8000559e:	f7 e9 11 db 	or	r11,r11,r9<<0x1d
800055a2:	18 99       	mov	r9,r12
800055a4:	16 98       	mov	r8,r11
800055a6:	58 08       	cp.w	r8,0
800055a8:	5c 29       	cpc	r9
800055aa:	cf 21       	brne	8000558e <_vfprintf_r+0x157a>
800055ac:	fa e9 00 00 	st.d	sp[0],r8
800055b0:	ed b5 00 00 	bld	r5,0x0
800055b4:	c4 51       	brne	8000563e <_vfprintf_r+0x162a>
800055b6:	33 09       	mov	r9,48
800055b8:	f2 0a 18 00 	cp.b	r10,r9
800055bc:	c4 10       	breq	8000563e <_vfprintf_r+0x162a>
800055be:	0c f9       	st.b	--r6,r9
800055c0:	c3 f8       	rjmp	8000563e <_vfprintf_r+0x162a>
800055c2:	fa ea 00 00 	ld.d	r10,sp[0]
800055c6:	30 a8       	mov	r8,10
800055c8:	30 09       	mov	r9,0
800055ca:	e0 a0 1c cb 	rcall	80008f60 <__avr32_umod64>
800055ce:	30 a8       	mov	r8,10
800055d0:	2d 0a       	sub	r10,-48
800055d2:	30 09       	mov	r9,0
800055d4:	ac 8a       	st.b	r6[0x0],r10
800055d6:	fa ea 00 00 	ld.d	r10,sp[0]
800055da:	e0 a0 1b 91 	rcall	80008cfc <__avr32_udiv64>
800055de:	16 99       	mov	r9,r11
800055e0:	14 98       	mov	r8,r10
800055e2:	fa e9 00 00 	st.d	sp[0],r8
800055e6:	20 16       	sub	r6,1
800055e8:	fa ea 00 00 	ld.d	r10,sp[0]
800055ec:	58 9a       	cp.w	r10,9
800055ee:	5c 2b       	cpc	r11
800055f0:	fe 9b ff e9 	brhi	800055c2 <_vfprintf_r+0x15ae>
800055f4:	1b f8       	ld.ub	r8,sp[0x7]
800055f6:	2d 08       	sub	r8,-48
800055f8:	c2 08       	rjmp	80005638 <_vfprintf_r+0x1624>
800055fa:	04 96       	mov	r6,r2
800055fc:	fa e8 00 00 	ld.d	r8,sp[0]
80005600:	f5 d8 c0 04 	bfextu	r10,r8,0x0,0x4
80005604:	40 de       	lddsp	lr,sp[0x34]
80005606:	fc 0a 07 0a 	ld.ub	r10,lr[r10]
8000560a:	0c fa       	st.b	--r6,r10
8000560c:	f2 0b 16 04 	lsr	r11,r9,0x4
80005610:	f0 0a 16 04 	lsr	r10,r8,0x4
80005614:	f5 e9 11 ca 	or	r10,r10,r9<<0x1c
80005618:	16 99       	mov	r9,r11
8000561a:	14 98       	mov	r8,r10
8000561c:	58 08       	cp.w	r8,0
8000561e:	5c 29       	cpc	r9
80005620:	cf 01       	brne	80005600 <_vfprintf_r+0x15ec>
80005622:	fa e9 00 00 	st.d	sp[0],r8
80005626:	c0 c8       	rjmp	8000563e <_vfprintf_r+0x162a>
80005628:	58 08       	cp.w	r8,0
8000562a:	c0 91       	brne	8000563c <_vfprintf_r+0x1628>
8000562c:	ed b5 00 00 	bld	r5,0x0
80005630:	c0 61       	brne	8000563c <_vfprintf_r+0x1628>
80005632:	fa c6 f9 79 	sub	r6,sp,-1671
80005636:	33 08       	mov	r8,48
80005638:	ac 88       	st.b	r6[0x0],r8
8000563a:	c0 28       	rjmp	8000563e <_vfprintf_r+0x162a>
8000563c:	04 96       	mov	r6,r2
8000563e:	0c 12       	sub	r2,r6
80005640:	c1 c8       	rjmp	80005678 <_vfprintf_r+0x1664>
80005642:	50 a7       	stdsp	sp[0x28],r7
80005644:	50 80       	stdsp	sp[0x20],r0
80005646:	40 93       	lddsp	r3,sp[0x24]
80005648:	0c 97       	mov	r7,r6
8000564a:	10 90       	mov	r0,r8
8000564c:	04 94       	mov	r4,r2
8000564e:	40 41       	lddsp	r1,sp[0x10]
80005650:	58 08       	cp.w	r8,0
80005652:	e0 80 04 4f 	breq	80005ef0 <_vfprintf_r+0x1edc>
80005656:	fb 68 06 60 	st.b	sp[1632],r8
8000565a:	30 0c       	mov	r12,0
8000565c:	30 08       	mov	r8,0
8000565e:	30 12       	mov	r2,1
80005660:	fb 68 06 bb 	st.b	sp[1723],r8
80005664:	50 2c       	stdsp	sp[0x8],r12
80005666:	fa c6 f9 a0 	sub	r6,sp,-1632
8000566a:	c0 78       	rjmp	80005678 <_vfprintf_r+0x1664>
8000566c:	30 0b       	mov	r11,0
8000566e:	50 2b       	stdsp	sp[0x8],r11
80005670:	c0 48       	rjmp	80005678 <_vfprintf_r+0x1664>
80005672:	40 22       	lddsp	r2,sp[0x8]
80005674:	30 0a       	mov	r10,0
80005676:	50 2a       	stdsp	sp[0x8],r10
80005678:	40 29       	lddsp	r9,sp[0x8]
8000567a:	e4 09 0c 49 	max	r9,r2,r9
8000567e:	fb 38 06 bb 	ld.ub	r8,sp[1723]
80005682:	50 39       	stdsp	sp[0xc],r9
80005684:	0a 9e       	mov	lr,r5
80005686:	30 09       	mov	r9,0
80005688:	e2 1e 00 02 	andl	lr,0x2,COH
8000568c:	f2 08 18 00 	cp.b	r8,r9
80005690:	fb f8 10 03 	ld.wne	r8,sp[0xc]
80005694:	f7 b8 01 ff 	subne	r8,-1
80005698:	fb f8 1a 03 	st.wne	sp[0xc],r8
8000569c:	0a 9b       	mov	r11,r5
8000569e:	58 0e       	cp.w	lr,0
800056a0:	fb fc 10 03 	ld.wne	r12,sp[0xc]
800056a4:	f7 bc 01 fe 	subne	r12,-2
800056a8:	fb fc 1a 03 	st.wne	sp[0xc],r12
800056ac:	e2 1b 00 84 	andl	r11,0x84,COH
800056b0:	50 fe       	stdsp	sp[0x3c],lr
800056b2:	50 9b       	stdsp	sp[0x24],r11
800056b4:	c4 71       	brne	80005742 <_vfprintf_r+0x172e>
800056b6:	40 8a       	lddsp	r10,sp[0x20]
800056b8:	40 39       	lddsp	r9,sp[0xc]
800056ba:	12 1a       	sub	r10,r9
800056bc:	50 4a       	stdsp	sp[0x10],r10
800056be:	58 0a       	cp.w	r10,0
800056c0:	e0 89 00 20 	brgt	80005700 <_vfprintf_r+0x16ec>
800056c4:	c3 f8       	rjmp	80005742 <_vfprintf_r+0x172e>
800056c6:	2f 09       	sub	r9,-16
800056c8:	2f f8       	sub	r8,-1
800056ca:	fe ce ba 66 	sub	lr,pc,-17818
800056ce:	31 0c       	mov	r12,16
800056d0:	fb 49 06 90 	st.w	sp[1680],r9
800056d4:	87 0e       	st.w	r3[0x0],lr
800056d6:	87 1c       	st.w	r3[0x4],r12
800056d8:	fb 48 06 8c 	st.w	sp[1676],r8
800056dc:	58 78       	cp.w	r8,7
800056de:	e0 89 00 04 	brgt	800056e6 <_vfprintf_r+0x16d2>
800056e2:	2f 83       	sub	r3,-8
800056e4:	c0 b8       	rjmp	800056fa <_vfprintf_r+0x16e6>
800056e6:	fa ca f9 78 	sub	r10,sp,-1672
800056ea:	02 9b       	mov	r11,r1
800056ec:	08 9c       	mov	r12,r4
800056ee:	fe b0 f4 85 	rcall	80003ff8 <__sprint_r>
800056f2:	e0 81 04 10 	brne	80005f12 <_vfprintf_r+0x1efe>
800056f6:	fa c3 f9 e0 	sub	r3,sp,-1568
800056fa:	40 4b       	lddsp	r11,sp[0x10]
800056fc:	21 0b       	sub	r11,16
800056fe:	50 4b       	stdsp	sp[0x10],r11
80005700:	fa f9 06 90 	ld.w	r9,sp[1680]
80005704:	fa f8 06 8c 	ld.w	r8,sp[1676]
80005708:	fe ca ba a4 	sub	r10,pc,-17756
8000570c:	40 4e       	lddsp	lr,sp[0x10]
8000570e:	59 0e       	cp.w	lr,16
80005710:	fe 99 ff db 	brgt	800056c6 <_vfprintf_r+0x16b2>
80005714:	1c 09       	add	r9,lr
80005716:	2f f8       	sub	r8,-1
80005718:	87 0a       	st.w	r3[0x0],r10
8000571a:	fb 49 06 90 	st.w	sp[1680],r9
8000571e:	87 1e       	st.w	r3[0x4],lr
80005720:	fb 48 06 8c 	st.w	sp[1676],r8
80005724:	58 78       	cp.w	r8,7
80005726:	e0 89 00 04 	brgt	8000572e <_vfprintf_r+0x171a>
8000572a:	2f 83       	sub	r3,-8
8000572c:	c0 b8       	rjmp	80005742 <_vfprintf_r+0x172e>
8000572e:	fa ca f9 78 	sub	r10,sp,-1672
80005732:	02 9b       	mov	r11,r1
80005734:	08 9c       	mov	r12,r4
80005736:	fe b0 f4 61 	rcall	80003ff8 <__sprint_r>
8000573a:	e0 81 03 ec 	brne	80005f12 <_vfprintf_r+0x1efe>
8000573e:	fa c3 f9 e0 	sub	r3,sp,-1568
80005742:	30 09       	mov	r9,0
80005744:	fb 38 06 bb 	ld.ub	r8,sp[1723]
80005748:	f2 08 18 00 	cp.b	r8,r9
8000574c:	c1 f0       	breq	8000578a <_vfprintf_r+0x1776>
8000574e:	fa f8 06 90 	ld.w	r8,sp[1680]
80005752:	fa c9 f9 45 	sub	r9,sp,-1723
80005756:	2f f8       	sub	r8,-1
80005758:	87 09       	st.w	r3[0x0],r9
8000575a:	fb 48 06 90 	st.w	sp[1680],r8
8000575e:	30 19       	mov	r9,1
80005760:	fa f8 06 8c 	ld.w	r8,sp[1676]
80005764:	87 19       	st.w	r3[0x4],r9
80005766:	2f f8       	sub	r8,-1
80005768:	fb 48 06 8c 	st.w	sp[1676],r8
8000576c:	58 78       	cp.w	r8,7
8000576e:	e0 89 00 04 	brgt	80005776 <_vfprintf_r+0x1762>
80005772:	2f 83       	sub	r3,-8
80005774:	c0 b8       	rjmp	8000578a <_vfprintf_r+0x1776>
80005776:	fa ca f9 78 	sub	r10,sp,-1672
8000577a:	02 9b       	mov	r11,r1
8000577c:	08 9c       	mov	r12,r4
8000577e:	fe b0 f4 3d 	rcall	80003ff8 <__sprint_r>
80005782:	e0 81 03 c8 	brne	80005f12 <_vfprintf_r+0x1efe>
80005786:	fa c3 f9 e0 	sub	r3,sp,-1568
8000578a:	40 fc       	lddsp	r12,sp[0x3c]
8000578c:	58 0c       	cp.w	r12,0
8000578e:	c1 f0       	breq	800057cc <_vfprintf_r+0x17b8>
80005790:	fa f8 06 90 	ld.w	r8,sp[1680]
80005794:	fa c9 f9 48 	sub	r9,sp,-1720
80005798:	2f e8       	sub	r8,-2
8000579a:	87 09       	st.w	r3[0x0],r9
8000579c:	fb 48 06 90 	st.w	sp[1680],r8
800057a0:	30 29       	mov	r9,2
800057a2:	fa f8 06 8c 	ld.w	r8,sp[1676]
800057a6:	87 19       	st.w	r3[0x4],r9
800057a8:	2f f8       	sub	r8,-1
800057aa:	fb 48 06 8c 	st.w	sp[1676],r8
800057ae:	58 78       	cp.w	r8,7
800057b0:	e0 89 00 04 	brgt	800057b8 <_vfprintf_r+0x17a4>
800057b4:	2f 83       	sub	r3,-8
800057b6:	c0 b8       	rjmp	800057cc <_vfprintf_r+0x17b8>
800057b8:	fa ca f9 78 	sub	r10,sp,-1672
800057bc:	02 9b       	mov	r11,r1
800057be:	08 9c       	mov	r12,r4
800057c0:	fe b0 f4 1c 	rcall	80003ff8 <__sprint_r>
800057c4:	e0 81 03 a7 	brne	80005f12 <_vfprintf_r+0x1efe>
800057c8:	fa c3 f9 e0 	sub	r3,sp,-1568
800057cc:	40 9b       	lddsp	r11,sp[0x24]
800057ce:	e0 4b 00 80 	cp.w	r11,128
800057d2:	c4 71       	brne	80005860 <_vfprintf_r+0x184c>
800057d4:	40 8a       	lddsp	r10,sp[0x20]
800057d6:	40 39       	lddsp	r9,sp[0xc]
800057d8:	12 1a       	sub	r10,r9
800057da:	50 4a       	stdsp	sp[0x10],r10
800057dc:	58 0a       	cp.w	r10,0
800057de:	e0 89 00 20 	brgt	8000581e <_vfprintf_r+0x180a>
800057e2:	c3 f8       	rjmp	80005860 <_vfprintf_r+0x184c>
800057e4:	2f 09       	sub	r9,-16
800057e6:	2f f8       	sub	r8,-1
800057e8:	fe ce bb 74 	sub	lr,pc,-17548
800057ec:	31 0c       	mov	r12,16
800057ee:	fb 49 06 90 	st.w	sp[1680],r9
800057f2:	87 0e       	st.w	r3[0x0],lr
800057f4:	87 1c       	st.w	r3[0x4],r12
800057f6:	fb 48 06 8c 	st.w	sp[1676],r8
800057fa:	58 78       	cp.w	r8,7
800057fc:	e0 89 00 04 	brgt	80005804 <_vfprintf_r+0x17f0>
80005800:	2f 83       	sub	r3,-8
80005802:	c0 b8       	rjmp	80005818 <_vfprintf_r+0x1804>
80005804:	fa ca f9 78 	sub	r10,sp,-1672
80005808:	02 9b       	mov	r11,r1
8000580a:	08 9c       	mov	r12,r4
8000580c:	fe b0 f3 f6 	rcall	80003ff8 <__sprint_r>
80005810:	e0 81 03 81 	brne	80005f12 <_vfprintf_r+0x1efe>
80005814:	fa c3 f9 e0 	sub	r3,sp,-1568
80005818:	40 4b       	lddsp	r11,sp[0x10]
8000581a:	21 0b       	sub	r11,16
8000581c:	50 4b       	stdsp	sp[0x10],r11
8000581e:	fa f9 06 90 	ld.w	r9,sp[1680]
80005822:	fa f8 06 8c 	ld.w	r8,sp[1676]
80005826:	fe ca bb b2 	sub	r10,pc,-17486
8000582a:	40 4e       	lddsp	lr,sp[0x10]
8000582c:	59 0e       	cp.w	lr,16
8000582e:	fe 99 ff db 	brgt	800057e4 <_vfprintf_r+0x17d0>
80005832:	1c 09       	add	r9,lr
80005834:	2f f8       	sub	r8,-1
80005836:	87 0a       	st.w	r3[0x0],r10
80005838:	fb 49 06 90 	st.w	sp[1680],r9
8000583c:	87 1e       	st.w	r3[0x4],lr
8000583e:	fb 48 06 8c 	st.w	sp[1676],r8
80005842:	58 78       	cp.w	r8,7
80005844:	e0 89 00 04 	brgt	8000584c <_vfprintf_r+0x1838>
80005848:	2f 83       	sub	r3,-8
8000584a:	c0 b8       	rjmp	80005860 <_vfprintf_r+0x184c>
8000584c:	fa ca f9 78 	sub	r10,sp,-1672
80005850:	02 9b       	mov	r11,r1
80005852:	08 9c       	mov	r12,r4
80005854:	fe b0 f3 d2 	rcall	80003ff8 <__sprint_r>
80005858:	e0 81 03 5d 	brne	80005f12 <_vfprintf_r+0x1efe>
8000585c:	fa c3 f9 e0 	sub	r3,sp,-1568
80005860:	40 2c       	lddsp	r12,sp[0x8]
80005862:	04 1c       	sub	r12,r2
80005864:	50 2c       	stdsp	sp[0x8],r12
80005866:	58 0c       	cp.w	r12,0
80005868:	e0 89 00 20 	brgt	800058a8 <_vfprintf_r+0x1894>
8000586c:	c3 f8       	rjmp	800058ea <_vfprintf_r+0x18d6>
8000586e:	2f 09       	sub	r9,-16
80005870:	2f f8       	sub	r8,-1
80005872:	fe cb bb fe 	sub	r11,pc,-17410
80005876:	31 0a       	mov	r10,16
80005878:	fb 49 06 90 	st.w	sp[1680],r9
8000587c:	87 0b       	st.w	r3[0x0],r11
8000587e:	87 1a       	st.w	r3[0x4],r10
80005880:	fb 48 06 8c 	st.w	sp[1676],r8
80005884:	58 78       	cp.w	r8,7
80005886:	e0 89 00 04 	brgt	8000588e <_vfprintf_r+0x187a>
8000588a:	2f 83       	sub	r3,-8
8000588c:	c0 b8       	rjmp	800058a2 <_vfprintf_r+0x188e>
8000588e:	fa ca f9 78 	sub	r10,sp,-1672
80005892:	02 9b       	mov	r11,r1
80005894:	08 9c       	mov	r12,r4
80005896:	fe b0 f3 b1 	rcall	80003ff8 <__sprint_r>
8000589a:	e0 81 03 3c 	brne	80005f12 <_vfprintf_r+0x1efe>
8000589e:	fa c3 f9 e0 	sub	r3,sp,-1568
800058a2:	40 29       	lddsp	r9,sp[0x8]
800058a4:	21 09       	sub	r9,16
800058a6:	50 29       	stdsp	sp[0x8],r9
800058a8:	fa f9 06 90 	ld.w	r9,sp[1680]
800058ac:	fa f8 06 8c 	ld.w	r8,sp[1676]
800058b0:	fe ca bc 3c 	sub	r10,pc,-17348
800058b4:	40 2e       	lddsp	lr,sp[0x8]
800058b6:	59 0e       	cp.w	lr,16
800058b8:	fe 99 ff db 	brgt	8000586e <_vfprintf_r+0x185a>
800058bc:	1c 09       	add	r9,lr
800058be:	2f f8       	sub	r8,-1
800058c0:	87 0a       	st.w	r3[0x0],r10
800058c2:	fb 49 06 90 	st.w	sp[1680],r9
800058c6:	87 1e       	st.w	r3[0x4],lr
800058c8:	fb 48 06 8c 	st.w	sp[1676],r8
800058cc:	58 78       	cp.w	r8,7
800058ce:	e0 89 00 04 	brgt	800058d6 <_vfprintf_r+0x18c2>
800058d2:	2f 83       	sub	r3,-8
800058d4:	c0 b8       	rjmp	800058ea <_vfprintf_r+0x18d6>
800058d6:	fa ca f9 78 	sub	r10,sp,-1672
800058da:	02 9b       	mov	r11,r1
800058dc:	08 9c       	mov	r12,r4
800058de:	fe b0 f3 8d 	rcall	80003ff8 <__sprint_r>
800058e2:	e0 81 03 18 	brne	80005f12 <_vfprintf_r+0x1efe>
800058e6:	fa c3 f9 e0 	sub	r3,sp,-1568
800058ea:	ed b5 00 08 	bld	r5,0x8
800058ee:	c0 b0       	breq	80005904 <_vfprintf_r+0x18f0>
800058f0:	fa f8 06 90 	ld.w	r8,sp[1680]
800058f4:	87 12       	st.w	r3[0x4],r2
800058f6:	87 06       	st.w	r3[0x0],r6
800058f8:	f0 02 00 02 	add	r2,r8,r2
800058fc:	fb 42 06 90 	st.w	sp[1680],r2
80005900:	e0 8f 01 d4 	bral	80005ca8 <_vfprintf_r+0x1c94>
80005904:	e0 40 00 65 	cp.w	r0,101
80005908:	e0 8a 01 d6 	brle	80005cb4 <_vfprintf_r+0x1ca0>
8000590c:	30 08       	mov	r8,0
8000590e:	30 09       	mov	r9,0
80005910:	40 5b       	lddsp	r11,sp[0x14]
80005912:	40 7a       	lddsp	r10,sp[0x1c]
80005914:	e0 a0 17 ed 	rcall	800088ee <__avr32_f64_cmp_eq>
80005918:	c7 90       	breq	80005a0a <_vfprintf_r+0x19f6>
8000591a:	fa f8 06 90 	ld.w	r8,sp[1680]
8000591e:	fe c9 bc be 	sub	r9,pc,-17218
80005922:	2f f8       	sub	r8,-1
80005924:	87 09       	st.w	r3[0x0],r9
80005926:	fb 48 06 90 	st.w	sp[1680],r8
8000592a:	30 19       	mov	r9,1
8000592c:	fa f8 06 8c 	ld.w	r8,sp[1676]
80005930:	87 19       	st.w	r3[0x4],r9
80005932:	2f f8       	sub	r8,-1
80005934:	fb 48 06 8c 	st.w	sp[1676],r8
80005938:	58 78       	cp.w	r8,7
8000593a:	e0 89 00 05 	brgt	80005944 <_vfprintf_r+0x1930>
8000593e:	2f 83       	sub	r3,-8
80005940:	c0 c8       	rjmp	80005958 <_vfprintf_r+0x1944>
80005942:	d7 03       	nop
80005944:	fa ca f9 78 	sub	r10,sp,-1672
80005948:	02 9b       	mov	r11,r1
8000594a:	08 9c       	mov	r12,r4
8000594c:	fe b0 f3 56 	rcall	80003ff8 <__sprint_r>
80005950:	e0 81 02 e1 	brne	80005f12 <_vfprintf_r+0x1efe>
80005954:	fa c3 f9 e0 	sub	r3,sp,-1568
80005958:	fa f8 06 ac 	ld.w	r8,sp[1708]
8000595c:	40 6c       	lddsp	r12,sp[0x18]
8000595e:	18 38       	cp.w	r8,r12
80005960:	c0 55       	brlt	8000596a <_vfprintf_r+0x1956>
80005962:	ed b5 00 00 	bld	r5,0x0
80005966:	e0 81 02 6b 	brne	80005e3c <_vfprintf_r+0x1e28>
8000596a:	fa f8 06 90 	ld.w	r8,sp[1680]
8000596e:	2f f8       	sub	r8,-1
80005970:	40 cb       	lddsp	r11,sp[0x30]
80005972:	fb 48 06 90 	st.w	sp[1680],r8
80005976:	30 19       	mov	r9,1
80005978:	fa f8 06 8c 	ld.w	r8,sp[1676]
8000597c:	87 0b       	st.w	r3[0x0],r11
8000597e:	2f f8       	sub	r8,-1
80005980:	87 19       	st.w	r3[0x4],r9
80005982:	fb 48 06 8c 	st.w	sp[1676],r8
80005986:	58 78       	cp.w	r8,7
80005988:	e0 89 00 04 	brgt	80005990 <_vfprintf_r+0x197c>
8000598c:	2f 83       	sub	r3,-8
8000598e:	c0 b8       	rjmp	800059a4 <_vfprintf_r+0x1990>
80005990:	fa ca f9 78 	sub	r10,sp,-1672
80005994:	02 9b       	mov	r11,r1
80005996:	08 9c       	mov	r12,r4
80005998:	fe b0 f3 30 	rcall	80003ff8 <__sprint_r>
8000599c:	e0 81 02 bb 	brne	80005f12 <_vfprintf_r+0x1efe>
800059a0:	fa c3 f9 e0 	sub	r3,sp,-1568
800059a4:	40 66       	lddsp	r6,sp[0x18]
800059a6:	20 16       	sub	r6,1
800059a8:	58 06       	cp.w	r6,0
800059aa:	e0 89 00 1d 	brgt	800059e4 <_vfprintf_r+0x19d0>
800059ae:	e0 8f 02 47 	bral	80005e3c <_vfprintf_r+0x1e28>
800059b2:	2f 09       	sub	r9,-16
800059b4:	2f f8       	sub	r8,-1
800059b6:	fb 49 06 90 	st.w	sp[1680],r9
800059ba:	87 02       	st.w	r3[0x0],r2
800059bc:	87 10       	st.w	r3[0x4],r0
800059be:	fb 48 06 8c 	st.w	sp[1676],r8
800059c2:	58 78       	cp.w	r8,7
800059c4:	e0 89 00 04 	brgt	800059cc <_vfprintf_r+0x19b8>
800059c8:	2f 83       	sub	r3,-8
800059ca:	c0 b8       	rjmp	800059e0 <_vfprintf_r+0x19cc>
800059cc:	fa ca f9 78 	sub	r10,sp,-1672
800059d0:	02 9b       	mov	r11,r1
800059d2:	08 9c       	mov	r12,r4
800059d4:	fe b0 f3 12 	rcall	80003ff8 <__sprint_r>
800059d8:	e0 81 02 9d 	brne	80005f12 <_vfprintf_r+0x1efe>
800059dc:	fa c3 f9 e0 	sub	r3,sp,-1568
800059e0:	21 06       	sub	r6,16
800059e2:	c0 48       	rjmp	800059ea <_vfprintf_r+0x19d6>
800059e4:	fe c2 bd 70 	sub	r2,pc,-17040
800059e8:	31 00       	mov	r0,16
800059ea:	fa f9 06 90 	ld.w	r9,sp[1680]
800059ee:	fa f8 06 8c 	ld.w	r8,sp[1676]
800059f2:	fe ca bd 7e 	sub	r10,pc,-17026
800059f6:	59 06       	cp.w	r6,16
800059f8:	fe 99 ff dd 	brgt	800059b2 <_vfprintf_r+0x199e>
800059fc:	0c 09       	add	r9,r6
800059fe:	87 0a       	st.w	r3[0x0],r10
80005a00:	fb 49 06 90 	st.w	sp[1680],r9
80005a04:	2f f8       	sub	r8,-1
80005a06:	87 16       	st.w	r3[0x4],r6
80005a08:	c5 39       	rjmp	80005cae <_vfprintf_r+0x1c9a>
80005a0a:	fa fa 06 ac 	ld.w	r10,sp[1708]
80005a0e:	58 0a       	cp.w	r10,0
80005a10:	e0 89 00 92 	brgt	80005b34 <_vfprintf_r+0x1b20>
80005a14:	fa f8 06 90 	ld.w	r8,sp[1680]
80005a18:	fe c9 bd b8 	sub	r9,pc,-16968
80005a1c:	2f f8       	sub	r8,-1
80005a1e:	87 09       	st.w	r3[0x0],r9
80005a20:	fb 48 06 90 	st.w	sp[1680],r8
80005a24:	30 19       	mov	r9,1
80005a26:	fa f8 06 8c 	ld.w	r8,sp[1676]
80005a2a:	87 19       	st.w	r3[0x4],r9
80005a2c:	2f f8       	sub	r8,-1
80005a2e:	fb 48 06 8c 	st.w	sp[1676],r8
80005a32:	58 78       	cp.w	r8,7
80005a34:	e0 89 00 04 	brgt	80005a3c <_vfprintf_r+0x1a28>
80005a38:	2f 83       	sub	r3,-8
80005a3a:	c0 b8       	rjmp	80005a50 <_vfprintf_r+0x1a3c>
80005a3c:	fa ca f9 78 	sub	r10,sp,-1672
80005a40:	02 9b       	mov	r11,r1
80005a42:	08 9c       	mov	r12,r4
80005a44:	fe b0 f2 da 	rcall	80003ff8 <__sprint_r>
80005a48:	e0 81 02 65 	brne	80005f12 <_vfprintf_r+0x1efe>
80005a4c:	fa c3 f9 e0 	sub	r3,sp,-1568
80005a50:	fa f8 06 ac 	ld.w	r8,sp[1708]
80005a54:	58 08       	cp.w	r8,0
80005a56:	c0 81       	brne	80005a66 <_vfprintf_r+0x1a52>
80005a58:	40 6a       	lddsp	r10,sp[0x18]
80005a5a:	58 0a       	cp.w	r10,0
80005a5c:	c0 51       	brne	80005a66 <_vfprintf_r+0x1a52>
80005a5e:	ed b5 00 00 	bld	r5,0x0
80005a62:	e0 81 01 ed 	brne	80005e3c <_vfprintf_r+0x1e28>
80005a66:	40 c9       	lddsp	r9,sp[0x30]
80005a68:	fa f8 06 90 	ld.w	r8,sp[1680]
80005a6c:	2f f8       	sub	r8,-1
80005a6e:	87 09       	st.w	r3[0x0],r9
80005a70:	fb 48 06 90 	st.w	sp[1680],r8
80005a74:	30 19       	mov	r9,1
80005a76:	fa f8 06 8c 	ld.w	r8,sp[1676]
80005a7a:	87 19       	st.w	r3[0x4],r9
80005a7c:	2f f8       	sub	r8,-1
80005a7e:	fb 48 06 8c 	st.w	sp[1676],r8
80005a82:	58 78       	cp.w	r8,7
80005a84:	e0 89 00 04 	brgt	80005a8c <_vfprintf_r+0x1a78>
80005a88:	2f 83       	sub	r3,-8
80005a8a:	c0 b8       	rjmp	80005aa0 <_vfprintf_r+0x1a8c>
80005a8c:	fa ca f9 78 	sub	r10,sp,-1672
80005a90:	02 9b       	mov	r11,r1
80005a92:	08 9c       	mov	r12,r4
80005a94:	fe b0 f2 b2 	rcall	80003ff8 <__sprint_r>
80005a98:	e0 81 02 3d 	brne	80005f12 <_vfprintf_r+0x1efe>
80005a9c:	fa c3 f9 e0 	sub	r3,sp,-1568
80005aa0:	fa f2 06 ac 	ld.w	r2,sp[1708]
80005aa4:	5c 32       	neg	r2
80005aa6:	58 02       	cp.w	r2,0
80005aa8:	e0 89 00 1d 	brgt	80005ae2 <_vfprintf_r+0x1ace>
80005aac:	c3 d8       	rjmp	80005b26 <_vfprintf_r+0x1b12>
80005aae:	2f 09       	sub	r9,-16
80005ab0:	2f f8       	sub	r8,-1
80005ab2:	31 0e       	mov	lr,16
80005ab4:	fb 49 06 90 	st.w	sp[1680],r9
80005ab8:	87 00       	st.w	r3[0x0],r0
80005aba:	87 1e       	st.w	r3[0x4],lr
80005abc:	fb 48 06 8c 	st.w	sp[1676],r8
80005ac0:	58 78       	cp.w	r8,7
80005ac2:	e0 89 00 04 	brgt	80005aca <_vfprintf_r+0x1ab6>
80005ac6:	2f 83       	sub	r3,-8
80005ac8:	c0 b8       	rjmp	80005ade <_vfprintf_r+0x1aca>
80005aca:	fa ca f9 78 	sub	r10,sp,-1672
80005ace:	02 9b       	mov	r11,r1
80005ad0:	08 9c       	mov	r12,r4
80005ad2:	fe b0 f2 93 	rcall	80003ff8 <__sprint_r>
80005ad6:	e0 81 02 1e 	brne	80005f12 <_vfprintf_r+0x1efe>
80005ada:	fa c3 f9 e0 	sub	r3,sp,-1568
80005ade:	21 02       	sub	r2,16
80005ae0:	c0 38       	rjmp	80005ae6 <_vfprintf_r+0x1ad2>
80005ae2:	fe c0 be 6e 	sub	r0,pc,-16786
80005ae6:	fa f9 06 90 	ld.w	r9,sp[1680]
80005aea:	fa f8 06 8c 	ld.w	r8,sp[1676]
80005aee:	fe ca be 7a 	sub	r10,pc,-16774
80005af2:	59 02       	cp.w	r2,16
80005af4:	fe 99 ff dd 	brgt	80005aae <_vfprintf_r+0x1a9a>
80005af8:	04 09       	add	r9,r2
80005afa:	2f f8       	sub	r8,-1
80005afc:	87 0a       	st.w	r3[0x0],r10
80005afe:	fb 49 06 90 	st.w	sp[1680],r9
80005b02:	87 12       	st.w	r3[0x4],r2
80005b04:	fb 48 06 8c 	st.w	sp[1676],r8
80005b08:	58 78       	cp.w	r8,7
80005b0a:	e0 89 00 04 	brgt	80005b12 <_vfprintf_r+0x1afe>
80005b0e:	2f 83       	sub	r3,-8
80005b10:	c0 b8       	rjmp	80005b26 <_vfprintf_r+0x1b12>
80005b12:	fa ca f9 78 	sub	r10,sp,-1672
80005b16:	02 9b       	mov	r11,r1
80005b18:	08 9c       	mov	r12,r4
80005b1a:	fe b0 f2 6f 	rcall	80003ff8 <__sprint_r>
80005b1e:	e0 81 01 fa 	brne	80005f12 <_vfprintf_r+0x1efe>
80005b22:	fa c3 f9 e0 	sub	r3,sp,-1568
80005b26:	40 6c       	lddsp	r12,sp[0x18]
80005b28:	fa f8 06 90 	ld.w	r8,sp[1680]
80005b2c:	87 06       	st.w	r3[0x0],r6
80005b2e:	87 1c       	st.w	r3[0x4],r12
80005b30:	18 08       	add	r8,r12
80005b32:	cb 98       	rjmp	80005ca4 <_vfprintf_r+0x1c90>
80005b34:	fa f9 06 90 	ld.w	r9,sp[1680]
80005b38:	fa f8 06 8c 	ld.w	r8,sp[1676]
80005b3c:	40 6b       	lddsp	r11,sp[0x18]
80005b3e:	16 3a       	cp.w	r10,r11
80005b40:	c6 f5       	brlt	80005c1e <_vfprintf_r+0x1c0a>
80005b42:	16 09       	add	r9,r11
80005b44:	2f f8       	sub	r8,-1
80005b46:	87 06       	st.w	r3[0x0],r6
80005b48:	fb 49 06 90 	st.w	sp[1680],r9
80005b4c:	87 1b       	st.w	r3[0x4],r11
80005b4e:	fb 48 06 8c 	st.w	sp[1676],r8
80005b52:	58 78       	cp.w	r8,7
80005b54:	e0 89 00 04 	brgt	80005b5c <_vfprintf_r+0x1b48>
80005b58:	2f 83       	sub	r3,-8
80005b5a:	c0 b8       	rjmp	80005b70 <_vfprintf_r+0x1b5c>
80005b5c:	fa ca f9 78 	sub	r10,sp,-1672
80005b60:	02 9b       	mov	r11,r1
80005b62:	08 9c       	mov	r12,r4
80005b64:	fe b0 f2 4a 	rcall	80003ff8 <__sprint_r>
80005b68:	e0 81 01 d5 	brne	80005f12 <_vfprintf_r+0x1efe>
80005b6c:	fa c3 f9 e0 	sub	r3,sp,-1568
80005b70:	fa f6 06 ac 	ld.w	r6,sp[1708]
80005b74:	40 6a       	lddsp	r10,sp[0x18]
80005b76:	14 16       	sub	r6,r10
80005b78:	58 06       	cp.w	r6,0
80005b7a:	e0 89 00 1c 	brgt	80005bb2 <_vfprintf_r+0x1b9e>
80005b7e:	c3 d8       	rjmp	80005bf8 <_vfprintf_r+0x1be4>
80005b80:	2f 09       	sub	r9,-16
80005b82:	2f f8       	sub	r8,-1
80005b84:	fb 49 06 90 	st.w	sp[1680],r9
80005b88:	87 02       	st.w	r3[0x0],r2
80005b8a:	87 10       	st.w	r3[0x4],r0
80005b8c:	fb 48 06 8c 	st.w	sp[1676],r8
80005b90:	58 78       	cp.w	r8,7
80005b92:	e0 89 00 04 	brgt	80005b9a <_vfprintf_r+0x1b86>
80005b96:	2f 83       	sub	r3,-8
80005b98:	c0 b8       	rjmp	80005bae <_vfprintf_r+0x1b9a>
80005b9a:	fa ca f9 78 	sub	r10,sp,-1672
80005b9e:	02 9b       	mov	r11,r1
80005ba0:	08 9c       	mov	r12,r4
80005ba2:	fe b0 f2 2b 	rcall	80003ff8 <__sprint_r>
80005ba6:	e0 81 01 b6 	brne	80005f12 <_vfprintf_r+0x1efe>
80005baa:	fa c3 f9 e0 	sub	r3,sp,-1568
80005bae:	21 06       	sub	r6,16
80005bb0:	c0 48       	rjmp	80005bb8 <_vfprintf_r+0x1ba4>
80005bb2:	fe c2 bf 3e 	sub	r2,pc,-16578
80005bb6:	31 00       	mov	r0,16
80005bb8:	fa f9 06 90 	ld.w	r9,sp[1680]
80005bbc:	fa f8 06 8c 	ld.w	r8,sp[1676]
80005bc0:	fe ca bf 4c 	sub	r10,pc,-16564
80005bc4:	59 06       	cp.w	r6,16
80005bc6:	fe 99 ff dd 	brgt	80005b80 <_vfprintf_r+0x1b6c>
80005bca:	0c 09       	add	r9,r6
80005bcc:	2f f8       	sub	r8,-1
80005bce:	87 0a       	st.w	r3[0x0],r10
80005bd0:	fb 49 06 90 	st.w	sp[1680],r9
80005bd4:	87 16       	st.w	r3[0x4],r6
80005bd6:	fb 48 06 8c 	st.w	sp[1676],r8
80005bda:	58 78       	cp.w	r8,7
80005bdc:	e0 89 00 04 	brgt	80005be4 <_vfprintf_r+0x1bd0>
80005be0:	2f 83       	sub	r3,-8
80005be2:	c0 b8       	rjmp	80005bf8 <_vfprintf_r+0x1be4>
80005be4:	fa ca f9 78 	sub	r10,sp,-1672
80005be8:	02 9b       	mov	r11,r1
80005bea:	08 9c       	mov	r12,r4
80005bec:	fe b0 f2 06 	rcall	80003ff8 <__sprint_r>
80005bf0:	e0 81 01 91 	brne	80005f12 <_vfprintf_r+0x1efe>
80005bf4:	fa c3 f9 e0 	sub	r3,sp,-1568
80005bf8:	ed b5 00 00 	bld	r5,0x0
80005bfc:	e0 81 01 20 	brne	80005e3c <_vfprintf_r+0x1e28>
80005c00:	40 c9       	lddsp	r9,sp[0x30]
80005c02:	fa f8 06 90 	ld.w	r8,sp[1680]
80005c06:	2f f8       	sub	r8,-1
80005c08:	87 09       	st.w	r3[0x0],r9
80005c0a:	fb 48 06 90 	st.w	sp[1680],r8
80005c0e:	30 19       	mov	r9,1
80005c10:	fa f8 06 8c 	ld.w	r8,sp[1676]
80005c14:	87 19       	st.w	r3[0x4],r9
80005c16:	2f f8       	sub	r8,-1
80005c18:	fb 48 06 8c 	st.w	sp[1676],r8
80005c1c:	c0 29       	rjmp	80005e20 <_vfprintf_r+0x1e0c>
80005c1e:	14 09       	add	r9,r10
80005c20:	2f f8       	sub	r8,-1
80005c22:	fb 49 06 90 	st.w	sp[1680],r9
80005c26:	87 06       	st.w	r3[0x0],r6
80005c28:	87 1a       	st.w	r3[0x4],r10
80005c2a:	fb 48 06 8c 	st.w	sp[1676],r8
80005c2e:	58 78       	cp.w	r8,7
80005c30:	e0 89 00 04 	brgt	80005c38 <_vfprintf_r+0x1c24>
80005c34:	2f 83       	sub	r3,-8
80005c36:	c0 b8       	rjmp	80005c4c <_vfprintf_r+0x1c38>
80005c38:	fa ca f9 78 	sub	r10,sp,-1672
80005c3c:	02 9b       	mov	r11,r1
80005c3e:	08 9c       	mov	r12,r4
80005c40:	fe b0 f1 dc 	rcall	80003ff8 <__sprint_r>
80005c44:	e0 81 01 67 	brne	80005f12 <_vfprintf_r+0x1efe>
80005c48:	fa c3 f9 e0 	sub	r3,sp,-1568
80005c4c:	40 c8       	lddsp	r8,sp[0x30]
80005c4e:	87 08       	st.w	r3[0x0],r8
80005c50:	fa f8 06 90 	ld.w	r8,sp[1680]
80005c54:	2f f8       	sub	r8,-1
80005c56:	30 19       	mov	r9,1
80005c58:	fb 48 06 90 	st.w	sp[1680],r8
80005c5c:	87 19       	st.w	r3[0x4],r9
80005c5e:	fa f8 06 8c 	ld.w	r8,sp[1676]
80005c62:	2f f8       	sub	r8,-1
80005c64:	fb 48 06 8c 	st.w	sp[1676],r8
80005c68:	fa f2 06 ac 	ld.w	r2,sp[1708]
80005c6c:	58 78       	cp.w	r8,7
80005c6e:	e0 89 00 04 	brgt	80005c76 <_vfprintf_r+0x1c62>
80005c72:	2f 83       	sub	r3,-8
80005c74:	c0 b8       	rjmp	80005c8a <_vfprintf_r+0x1c76>
80005c76:	fa ca f9 78 	sub	r10,sp,-1672
80005c7a:	02 9b       	mov	r11,r1
80005c7c:	08 9c       	mov	r12,r4
80005c7e:	fe b0 f1 bd 	rcall	80003ff8 <__sprint_r>
80005c82:	e0 81 01 48 	brne	80005f12 <_vfprintf_r+0x1efe>
80005c86:	fa c3 f9 e0 	sub	r3,sp,-1568
80005c8a:	04 06       	add	r6,r2
80005c8c:	fa f8 06 ac 	ld.w	r8,sp[1708]
80005c90:	87 06       	st.w	r3[0x0],r6
80005c92:	fa f9 06 90 	ld.w	r9,sp[1680]
80005c96:	40 66       	lddsp	r6,sp[0x18]
80005c98:	40 6e       	lddsp	lr,sp[0x18]
80005c9a:	10 16       	sub	r6,r8
80005c9c:	f2 08 01 08 	sub	r8,r9,r8
80005ca0:	87 16       	st.w	r3[0x4],r6
80005ca2:	1c 08       	add	r8,lr
80005ca4:	fb 48 06 90 	st.w	sp[1680],r8
80005ca8:	fa f8 06 8c 	ld.w	r8,sp[1676]
80005cac:	2f f8       	sub	r8,-1
80005cae:	fb 48 06 8c 	st.w	sp[1676],r8
80005cb2:	cb 78       	rjmp	80005e20 <_vfprintf_r+0x1e0c>
80005cb4:	40 6c       	lddsp	r12,sp[0x18]
80005cb6:	58 1c       	cp.w	r12,1
80005cb8:	e0 89 00 06 	brgt	80005cc4 <_vfprintf_r+0x1cb0>
80005cbc:	ed b5 00 00 	bld	r5,0x0
80005cc0:	e0 81 00 85 	brne	80005dca <_vfprintf_r+0x1db6>
80005cc4:	fa f8 06 90 	ld.w	r8,sp[1680]
80005cc8:	2f f8       	sub	r8,-1
80005cca:	30 19       	mov	r9,1
80005ccc:	fb 48 06 90 	st.w	sp[1680],r8
80005cd0:	87 06       	st.w	r3[0x0],r6
80005cd2:	fa f8 06 8c 	ld.w	r8,sp[1676]
80005cd6:	87 19       	st.w	r3[0x4],r9
80005cd8:	2f f8       	sub	r8,-1
80005cda:	fb 48 06 8c 	st.w	sp[1676],r8
80005cde:	58 78       	cp.w	r8,7
80005ce0:	e0 89 00 04 	brgt	80005ce8 <_vfprintf_r+0x1cd4>
80005ce4:	2f 83       	sub	r3,-8
80005ce6:	c0 b8       	rjmp	80005cfc <_vfprintf_r+0x1ce8>
80005ce8:	fa ca f9 78 	sub	r10,sp,-1672
80005cec:	02 9b       	mov	r11,r1
80005cee:	08 9c       	mov	r12,r4
80005cf0:	fe b0 f1 84 	rcall	80003ff8 <__sprint_r>
80005cf4:	e0 81 01 0f 	brne	80005f12 <_vfprintf_r+0x1efe>
80005cf8:	fa c3 f9 e0 	sub	r3,sp,-1568
80005cfc:	fa f8 06 90 	ld.w	r8,sp[1680]
80005d00:	2f f8       	sub	r8,-1
80005d02:	40 cb       	lddsp	r11,sp[0x30]
80005d04:	fb 48 06 90 	st.w	sp[1680],r8
80005d08:	30 19       	mov	r9,1
80005d0a:	fa f8 06 8c 	ld.w	r8,sp[1676]
80005d0e:	87 0b       	st.w	r3[0x0],r11
80005d10:	2f f8       	sub	r8,-1
80005d12:	87 19       	st.w	r3[0x4],r9
80005d14:	fb 48 06 8c 	st.w	sp[1676],r8
80005d18:	58 78       	cp.w	r8,7
80005d1a:	e0 89 00 05 	brgt	80005d24 <_vfprintf_r+0x1d10>
80005d1e:	2f 83       	sub	r3,-8
80005d20:	c0 c8       	rjmp	80005d38 <_vfprintf_r+0x1d24>
80005d22:	d7 03       	nop
80005d24:	fa ca f9 78 	sub	r10,sp,-1672
80005d28:	02 9b       	mov	r11,r1
80005d2a:	08 9c       	mov	r12,r4
80005d2c:	fe b0 f1 66 	rcall	80003ff8 <__sprint_r>
80005d30:	e0 81 00 f1 	brne	80005f12 <_vfprintf_r+0x1efe>
80005d34:	fa c3 f9 e0 	sub	r3,sp,-1568
80005d38:	30 08       	mov	r8,0
80005d3a:	30 09       	mov	r9,0
80005d3c:	40 5b       	lddsp	r11,sp[0x14]
80005d3e:	40 7a       	lddsp	r10,sp[0x1c]
80005d40:	e0 a0 15 d7 	rcall	800088ee <__avr32_f64_cmp_eq>
80005d44:	40 68       	lddsp	r8,sp[0x18]
80005d46:	20 18       	sub	r8,1
80005d48:	58 0c       	cp.w	r12,0
80005d4a:	c0 d1       	brne	80005d64 <_vfprintf_r+0x1d50>
80005d4c:	2f f6       	sub	r6,-1
80005d4e:	87 18       	st.w	r3[0x4],r8
80005d50:	87 06       	st.w	r3[0x0],r6
80005d52:	fa f6 06 90 	ld.w	r6,sp[1680]
80005d56:	10 06       	add	r6,r8
80005d58:	fa f8 06 8c 	ld.w	r8,sp[1676]
80005d5c:	fb 46 06 90 	st.w	sp[1680],r6
80005d60:	2f f8       	sub	r8,-1
80005d62:	c3 18       	rjmp	80005dc4 <_vfprintf_r+0x1db0>
80005d64:	10 96       	mov	r6,r8
80005d66:	58 08       	cp.w	r8,0
80005d68:	e0 89 00 1c 	brgt	80005da0 <_vfprintf_r+0x1d8c>
80005d6c:	c4 b8       	rjmp	80005e02 <_vfprintf_r+0x1dee>
80005d6e:	2f 09       	sub	r9,-16
80005d70:	2f f8       	sub	r8,-1
80005d72:	fb 49 06 90 	st.w	sp[1680],r9
80005d76:	87 02       	st.w	r3[0x0],r2
80005d78:	87 10       	st.w	r3[0x4],r0
80005d7a:	fb 48 06 8c 	st.w	sp[1676],r8
80005d7e:	58 78       	cp.w	r8,7
80005d80:	e0 89 00 04 	brgt	80005d88 <_vfprintf_r+0x1d74>
80005d84:	2f 83       	sub	r3,-8
80005d86:	c0 b8       	rjmp	80005d9c <_vfprintf_r+0x1d88>
80005d88:	fa ca f9 78 	sub	r10,sp,-1672
80005d8c:	02 9b       	mov	r11,r1
80005d8e:	08 9c       	mov	r12,r4
80005d90:	fe b0 f1 34 	rcall	80003ff8 <__sprint_r>
80005d94:	e0 81 00 bf 	brne	80005f12 <_vfprintf_r+0x1efe>
80005d98:	fa c3 f9 e0 	sub	r3,sp,-1568
80005d9c:	21 06       	sub	r6,16
80005d9e:	c0 48       	rjmp	80005da6 <_vfprintf_r+0x1d92>
80005da0:	fe c2 c1 2c 	sub	r2,pc,-16084
80005da4:	31 00       	mov	r0,16
80005da6:	fa f9 06 90 	ld.w	r9,sp[1680]
80005daa:	fa f8 06 8c 	ld.w	r8,sp[1676]
80005dae:	fe ca c1 3a 	sub	r10,pc,-16070
80005db2:	59 06       	cp.w	r6,16
80005db4:	fe 99 ff dd 	brgt	80005d6e <_vfprintf_r+0x1d5a>
80005db8:	0c 09       	add	r9,r6
80005dba:	87 0a       	st.w	r3[0x0],r10
80005dbc:	fb 49 06 90 	st.w	sp[1680],r9
80005dc0:	2f f8       	sub	r8,-1
80005dc2:	87 16       	st.w	r3[0x4],r6
80005dc4:	fb 48 06 8c 	st.w	sp[1676],r8
80005dc8:	c0 e8       	rjmp	80005de4 <_vfprintf_r+0x1dd0>
80005dca:	fa f8 06 90 	ld.w	r8,sp[1680]
80005dce:	2f f8       	sub	r8,-1
80005dd0:	30 19       	mov	r9,1
80005dd2:	fb 48 06 90 	st.w	sp[1680],r8
80005dd6:	87 06       	st.w	r3[0x0],r6
80005dd8:	fa f8 06 8c 	ld.w	r8,sp[1676]
80005ddc:	87 19       	st.w	r3[0x4],r9
80005dde:	2f f8       	sub	r8,-1
80005de0:	fb 48 06 8c 	st.w	sp[1676],r8
80005de4:	58 78       	cp.w	r8,7
80005de6:	e0 89 00 04 	brgt	80005dee <_vfprintf_r+0x1dda>
80005dea:	2f 83       	sub	r3,-8
80005dec:	c0 b8       	rjmp	80005e02 <_vfprintf_r+0x1dee>
80005dee:	fa ca f9 78 	sub	r10,sp,-1672
80005df2:	02 9b       	mov	r11,r1
80005df4:	08 9c       	mov	r12,r4
80005df6:	fe b0 f1 01 	rcall	80003ff8 <__sprint_r>
80005dfa:	e0 81 00 8c 	brne	80005f12 <_vfprintf_r+0x1efe>
80005dfe:	fa c3 f9 e0 	sub	r3,sp,-1568
80005e02:	40 ea       	lddsp	r10,sp[0x38]
80005e04:	fa f8 06 90 	ld.w	r8,sp[1680]
80005e08:	14 08       	add	r8,r10
80005e0a:	fa c9 f9 64 	sub	r9,sp,-1692
80005e0e:	fb 48 06 90 	st.w	sp[1680],r8
80005e12:	87 1a       	st.w	r3[0x4],r10
80005e14:	fa f8 06 8c 	ld.w	r8,sp[1676]
80005e18:	87 09       	st.w	r3[0x0],r9
80005e1a:	2f f8       	sub	r8,-1
80005e1c:	fb 48 06 8c 	st.w	sp[1676],r8
80005e20:	58 78       	cp.w	r8,7
80005e22:	e0 89 00 04 	brgt	80005e2a <_vfprintf_r+0x1e16>
80005e26:	2f 83       	sub	r3,-8
80005e28:	c0 a8       	rjmp	80005e3c <_vfprintf_r+0x1e28>
80005e2a:	fa ca f9 78 	sub	r10,sp,-1672
80005e2e:	02 9b       	mov	r11,r1
80005e30:	08 9c       	mov	r12,r4
80005e32:	fe b0 f0 e3 	rcall	80003ff8 <__sprint_r>
80005e36:	c6 e1       	brne	80005f12 <_vfprintf_r+0x1efe>
80005e38:	fa c3 f9 e0 	sub	r3,sp,-1568
80005e3c:	e2 15 00 04 	andl	r5,0x4,COH
80005e40:	c3 f0       	breq	80005ebe <_vfprintf_r+0x1eaa>
80005e42:	40 86       	lddsp	r6,sp[0x20]
80005e44:	40 39       	lddsp	r9,sp[0xc]
80005e46:	12 16       	sub	r6,r9
80005e48:	58 06       	cp.w	r6,0
80005e4a:	e0 89 00 1a 	brgt	80005e7e <_vfprintf_r+0x1e6a>
80005e4e:	c3 88       	rjmp	80005ebe <_vfprintf_r+0x1eaa>
80005e50:	2f 09       	sub	r9,-16
80005e52:	2f f8       	sub	r8,-1
80005e54:	fb 49 06 90 	st.w	sp[1680],r9
80005e58:	87 05       	st.w	r3[0x0],r5
80005e5a:	87 12       	st.w	r3[0x4],r2
80005e5c:	fb 48 06 8c 	st.w	sp[1676],r8
80005e60:	58 78       	cp.w	r8,7
80005e62:	e0 89 00 04 	brgt	80005e6a <_vfprintf_r+0x1e56>
80005e66:	2f 83       	sub	r3,-8
80005e68:	c0 98       	rjmp	80005e7a <_vfprintf_r+0x1e66>
80005e6a:	00 9a       	mov	r10,r0
80005e6c:	02 9b       	mov	r11,r1
80005e6e:	08 9c       	mov	r12,r4
80005e70:	fe b0 f0 c4 	rcall	80003ff8 <__sprint_r>
80005e74:	c4 f1       	brne	80005f12 <_vfprintf_r+0x1efe>
80005e76:	fa c3 f9 e0 	sub	r3,sp,-1568
80005e7a:	21 06       	sub	r6,16
80005e7c:	c0 68       	rjmp	80005e88 <_vfprintf_r+0x1e74>
80005e7e:	fe c5 c2 1a 	sub	r5,pc,-15846
80005e82:	31 02       	mov	r2,16
80005e84:	fa c0 f9 78 	sub	r0,sp,-1672
80005e88:	fa f9 06 90 	ld.w	r9,sp[1680]
80005e8c:	fa f8 06 8c 	ld.w	r8,sp[1676]
80005e90:	fe ca c2 2c 	sub	r10,pc,-15828
80005e94:	59 06       	cp.w	r6,16
80005e96:	fe 99 ff dd 	brgt	80005e50 <_vfprintf_r+0x1e3c>
80005e9a:	0c 09       	add	r9,r6
80005e9c:	2f f8       	sub	r8,-1
80005e9e:	87 0a       	st.w	r3[0x0],r10
80005ea0:	87 16       	st.w	r3[0x4],r6
80005ea2:	fb 49 06 90 	st.w	sp[1680],r9
80005ea6:	fb 48 06 8c 	st.w	sp[1676],r8
80005eaa:	58 78       	cp.w	r8,7
80005eac:	e0 8a 00 09 	brle	80005ebe <_vfprintf_r+0x1eaa>
80005eb0:	fa ca f9 78 	sub	r10,sp,-1672
80005eb4:	02 9b       	mov	r11,r1
80005eb6:	08 9c       	mov	r12,r4
80005eb8:	fe b0 f0 a0 	rcall	80003ff8 <__sprint_r>
80005ebc:	c2 b1       	brne	80005f12 <_vfprintf_r+0x1efe>
80005ebe:	40 bc       	lddsp	r12,sp[0x2c]
80005ec0:	40 36       	lddsp	r6,sp[0xc]
80005ec2:	40 8e       	lddsp	lr,sp[0x20]
80005ec4:	ec 0e 0c 48 	max	r8,r6,lr
80005ec8:	10 0c       	add	r12,r8
80005eca:	50 bc       	stdsp	sp[0x2c],r12
80005ecc:	fa f8 06 90 	ld.w	r8,sp[1680]
80005ed0:	58 08       	cp.w	r8,0
80005ed2:	c0 80       	breq	80005ee2 <_vfprintf_r+0x1ece>
80005ed4:	fa ca f9 78 	sub	r10,sp,-1672
80005ed8:	02 9b       	mov	r11,r1
80005eda:	08 9c       	mov	r12,r4
80005edc:	fe b0 f0 8e 	rcall	80003ff8 <__sprint_r>
80005ee0:	c1 91       	brne	80005f12 <_vfprintf_r+0x1efe>
80005ee2:	30 0b       	mov	r11,0
80005ee4:	fa c3 f9 e0 	sub	r3,sp,-1568
80005ee8:	fb 4b 06 8c 	st.w	sp[1676],r11
80005eec:	fe 9f f1 22 	bral	80004130 <_vfprintf_r+0x11c>
80005ef0:	08 95       	mov	r5,r4
80005ef2:	fa f8 06 90 	ld.w	r8,sp[1680]
80005ef6:	58 08       	cp.w	r8,0
80005ef8:	c0 80       	breq	80005f08 <_vfprintf_r+0x1ef4>
80005efa:	08 9c       	mov	r12,r4
80005efc:	fa ca f9 78 	sub	r10,sp,-1672
80005f00:	02 9b       	mov	r11,r1
80005f02:	fe b0 f0 7b 	rcall	80003ff8 <__sprint_r>
80005f06:	c0 61       	brne	80005f12 <_vfprintf_r+0x1efe>
80005f08:	30 08       	mov	r8,0
80005f0a:	fb 48 06 8c 	st.w	sp[1676],r8
80005f0e:	c0 28       	rjmp	80005f12 <_vfprintf_r+0x1efe>
80005f10:	40 41       	lddsp	r1,sp[0x10]
80005f12:	82 68       	ld.sh	r8,r1[0xc]
80005f14:	ed b8 00 06 	bld	r8,0x6
80005f18:	c0 31       	brne	80005f1e <_vfprintf_r+0x1f0a>
80005f1a:	3f fa       	mov	r10,-1
80005f1c:	50 ba       	stdsp	sp[0x2c],r10
80005f1e:	40 bc       	lddsp	r12,sp[0x2c]
80005f20:	fe 3d f9 44 	sub	sp,-1724
80005f24:	d8 32       	popm	r0-r7,pc
80005f26:	d7 03       	nop

80005f28 <__swsetup_r>:
80005f28:	d4 21       	pushm	r4-r7,lr
80005f2a:	e0 68 01 18 	mov	r8,280
80005f2e:	18 96       	mov	r6,r12
80005f30:	16 97       	mov	r7,r11
80005f32:	70 0c       	ld.w	r12,r8[0x0]
80005f34:	58 0c       	cp.w	r12,0
80005f36:	c0 60       	breq	80005f42 <__swsetup_r+0x1a>
80005f38:	78 68       	ld.w	r8,r12[0x18]
80005f3a:	58 08       	cp.w	r8,0
80005f3c:	c0 31       	brne	80005f42 <__swsetup_r+0x1a>
80005f3e:	e0 a0 07 b9 	rcall	80006eb0 <__sinit>
80005f42:	fe c8 c1 ae 	sub	r8,pc,-15954
80005f46:	10 37       	cp.w	r7,r8
80005f48:	c0 61       	brne	80005f54 <__swsetup_r+0x2c>
80005f4a:	e0 68 01 18 	mov	r8,280
80005f4e:	70 08       	ld.w	r8,r8[0x0]
80005f50:	70 07       	ld.w	r7,r8[0x0]
80005f52:	c1 28       	rjmp	80005f76 <__swsetup_r+0x4e>
80005f54:	fe c8 c1 a0 	sub	r8,pc,-15968
80005f58:	10 37       	cp.w	r7,r8
80005f5a:	c0 61       	brne	80005f66 <__swsetup_r+0x3e>
80005f5c:	e0 68 01 18 	mov	r8,280
80005f60:	70 08       	ld.w	r8,r8[0x0]
80005f62:	70 17       	ld.w	r7,r8[0x4]
80005f64:	c0 98       	rjmp	80005f76 <__swsetup_r+0x4e>
80005f66:	fe c8 c1 92 	sub	r8,pc,-15982
80005f6a:	10 37       	cp.w	r7,r8
80005f6c:	c0 51       	brne	80005f76 <__swsetup_r+0x4e>
80005f6e:	e0 68 01 18 	mov	r8,280
80005f72:	70 08       	ld.w	r8,r8[0x0]
80005f74:	70 27       	ld.w	r7,r8[0x8]
80005f76:	8e 68       	ld.sh	r8,r7[0xc]
80005f78:	ed b8 00 03 	bld	r8,0x3
80005f7c:	c1 e0       	breq	80005fb8 <__swsetup_r+0x90>
80005f7e:	ed b8 00 04 	bld	r8,0x4
80005f82:	c3 e1       	brne	80005ffe <__swsetup_r+0xd6>
80005f84:	ed b8 00 02 	bld	r8,0x2
80005f88:	c1 51       	brne	80005fb2 <__swsetup_r+0x8a>
80005f8a:	6e db       	ld.w	r11,r7[0x34]
80005f8c:	58 0b       	cp.w	r11,0
80005f8e:	c0 a0       	breq	80005fa2 <__swsetup_r+0x7a>
80005f90:	ee c8 ff bc 	sub	r8,r7,-68
80005f94:	10 3b       	cp.w	r11,r8
80005f96:	c0 40       	breq	80005f9e <__swsetup_r+0x76>
80005f98:	0c 9c       	mov	r12,r6
80005f9a:	e0 a0 08 25 	rcall	80006fe4 <_free_r>
80005f9e:	30 08       	mov	r8,0
80005fa0:	8f d8       	st.w	r7[0x34],r8
80005fa2:	8e 68       	ld.sh	r8,r7[0xc]
80005fa4:	e0 18 ff db 	andl	r8,0xffdb
80005fa8:	ae 68       	st.h	r7[0xc],r8
80005faa:	30 08       	mov	r8,0
80005fac:	8f 18       	st.w	r7[0x4],r8
80005fae:	6e 48       	ld.w	r8,r7[0x10]
80005fb0:	8f 08       	st.w	r7[0x0],r8
80005fb2:	8e 68       	ld.sh	r8,r7[0xc]
80005fb4:	a3 b8       	sbr	r8,0x3
80005fb6:	ae 68       	st.h	r7[0xc],r8
80005fb8:	6e 48       	ld.w	r8,r7[0x10]
80005fba:	58 08       	cp.w	r8,0
80005fbc:	c0 b1       	brne	80005fd2 <__swsetup_r+0xaa>
80005fbe:	8e 68       	ld.sh	r8,r7[0xc]
80005fc0:	e2 18 02 80 	andl	r8,0x280,COH
80005fc4:	e0 48 02 00 	cp.w	r8,512
80005fc8:	c0 50       	breq	80005fd2 <__swsetup_r+0xaa>
80005fca:	0c 9c       	mov	r12,r6
80005fcc:	0e 9b       	mov	r11,r7
80005fce:	e0 a0 0a 4b 	rcall	80007464 <__smakebuf_r>
80005fd2:	8e 69       	ld.sh	r9,r7[0xc]
80005fd4:	f1 d9 c0 01 	bfextu	r8,r9,0x0,0x1
80005fd8:	c0 70       	breq	80005fe6 <__swsetup_r+0xbe>
80005fda:	30 08       	mov	r8,0
80005fdc:	8f 28       	st.w	r7[0x8],r8
80005fde:	6e 58       	ld.w	r8,r7[0x14]
80005fe0:	5c 38       	neg	r8
80005fe2:	8f 68       	st.w	r7[0x18],r8
80005fe4:	c0 68       	rjmp	80005ff0 <__swsetup_r+0xc8>
80005fe6:	ed b9 00 01 	bld	r9,0x1
80005fea:	ef f8 10 05 	ld.wne	r8,r7[0x14]
80005fee:	8f 28       	st.w	r7[0x8],r8
80005ff0:	6e 48       	ld.w	r8,r7[0x10]
80005ff2:	58 08       	cp.w	r8,0
80005ff4:	c0 61       	brne	80006000 <__swsetup_r+0xd8>
80005ff6:	8e 68       	ld.sh	r8,r7[0xc]
80005ff8:	ed b8 00 07 	bld	r8,0x7
80005ffc:	c0 21       	brne	80006000 <__swsetup_r+0xd8>
80005ffe:	dc 2a       	popm	r4-r7,pc,r12=-1
80006000:	d8 2a       	popm	r4-r7,pc,r12=0
80006002:	d7 03       	nop

80006004 <quorem>:
80006004:	d4 31       	pushm	r0-r7,lr
80006006:	20 2d       	sub	sp,8
80006008:	18 97       	mov	r7,r12
8000600a:	78 48       	ld.w	r8,r12[0x10]
8000600c:	76 46       	ld.w	r6,r11[0x10]
8000600e:	0c 38       	cp.w	r8,r6
80006010:	c0 34       	brge	80006016 <quorem+0x12>
80006012:	30 0c       	mov	r12,0
80006014:	c8 58       	rjmp	8000611e <quorem+0x11a>
80006016:	ec c2 ff fc 	sub	r2,r6,-4
8000601a:	f6 c3 ff ec 	sub	r3,r11,-20
8000601e:	f6 02 03 29 	ld.w	r9,r11[r2<<0x2]
80006022:	f8 02 03 2c 	ld.w	r12,r12[r2<<0x2]
80006026:	2f f9       	sub	r9,-1
80006028:	20 16       	sub	r6,1
8000602a:	f8 09 0d 08 	divu	r8,r12,r9
8000602e:	f6 02 00 22 	add	r2,r11,r2<<0x2
80006032:	ee c4 ff ec 	sub	r4,r7,-20
80006036:	10 95       	mov	r5,r8
80006038:	58 08       	cp.w	r8,0
8000603a:	c4 10       	breq	800060bc <quorem+0xb8>
8000603c:	30 09       	mov	r9,0
8000603e:	06 9a       	mov	r10,r3
80006040:	08 98       	mov	r8,r4
80006042:	12 91       	mov	r1,r9
80006044:	50 0b       	stdsp	sp[0x0],r11
80006046:	70 0e       	ld.w	lr,r8[0x0]
80006048:	b1 8e       	lsr	lr,0x10
8000604a:	50 1e       	stdsp	sp[0x4],lr
8000604c:	15 0e       	ld.w	lr,r10++
8000604e:	fc 00 16 10 	lsr	r0,lr,0x10
80006052:	fd de c0 10 	bfextu	lr,lr,0x0,0x10
80006056:	ea 0e 03 41 	mac	r1,r5,lr
8000605a:	fd d1 c0 10 	bfextu	lr,r1,0x0,0x10
8000605e:	b1 81       	lsr	r1,0x10
80006060:	40 1b       	lddsp	r11,sp[0x4]
80006062:	ea 00 02 40 	mul	r0,r5,r0
80006066:	e2 00 00 00 	add	r0,r1,r0
8000606a:	e3 d0 c0 10 	bfextu	r1,r0,0x0,0x10
8000606e:	02 1b       	sub	r11,r1
80006070:	50 1b       	stdsp	sp[0x4],r11
80006072:	70 0b       	ld.w	r11,r8[0x0]
80006074:	e3 db c0 10 	bfextu	r1,r11,0x0,0x10
80006078:	02 09       	add	r9,r1
8000607a:	f2 0e 01 0e 	sub	lr,r9,lr
8000607e:	b0 1e       	st.h	r8[0x2],lr
80006080:	fc 09 14 10 	asr	r9,lr,0x10
80006084:	40 1e       	lddsp	lr,sp[0x4]
80006086:	fc 09 00 09 	add	r9,lr,r9
8000608a:	b0 09       	st.h	r8[0x0],r9
8000608c:	e0 01 16 10 	lsr	r1,r0,0x10
80006090:	2f c8       	sub	r8,-4
80006092:	b1 49       	asr	r9,0x10
80006094:	04 3a       	cp.w	r10,r2
80006096:	fe 98 ff d8 	brls	80006046 <quorem+0x42>
8000609a:	40 0b       	lddsp	r11,sp[0x0]
8000609c:	58 0c       	cp.w	r12,0
8000609e:	c0 f1       	brne	800060bc <quorem+0xb8>
800060a0:	ec c8 ff fb 	sub	r8,r6,-5
800060a4:	ee 08 00 28 	add	r8,r7,r8<<0x2
800060a8:	c0 28       	rjmp	800060ac <quorem+0xa8>
800060aa:	20 16       	sub	r6,1
800060ac:	20 48       	sub	r8,4
800060ae:	08 38       	cp.w	r8,r4
800060b0:	e0 88 00 05 	brls	800060ba <quorem+0xb6>
800060b4:	70 09       	ld.w	r9,r8[0x0]
800060b6:	58 09       	cp.w	r9,0
800060b8:	cf 90       	breq	800060aa <quorem+0xa6>
800060ba:	8f 46       	st.w	r7[0x10],r6
800060bc:	0e 9c       	mov	r12,r7
800060be:	e0 a0 0c f4 	rcall	80007aa6 <__mcmp>
800060c2:	c2 d5       	brlt	8000611c <quorem+0x118>
800060c4:	2f f5       	sub	r5,-1
800060c6:	08 98       	mov	r8,r4
800060c8:	30 09       	mov	r9,0
800060ca:	07 0b       	ld.w	r11,r3++
800060cc:	f6 0a 16 10 	lsr	r10,r11,0x10
800060d0:	70 0c       	ld.w	r12,r8[0x0]
800060d2:	f7 db c0 10 	bfextu	r11,r11,0x0,0x10
800060d6:	f8 0e 16 10 	lsr	lr,r12,0x10
800060da:	14 1e       	sub	lr,r10
800060dc:	f5 dc c0 10 	bfextu	r10,r12,0x0,0x10
800060e0:	16 1a       	sub	r10,r11
800060e2:	12 0a       	add	r10,r9
800060e4:	b0 1a       	st.h	r8[0x2],r10
800060e6:	b1 4a       	asr	r10,0x10
800060e8:	fc 0a 00 09 	add	r9,lr,r10
800060ec:	b0 09       	st.h	r8[0x0],r9
800060ee:	2f c8       	sub	r8,-4
800060f0:	b1 49       	asr	r9,0x10
800060f2:	04 33       	cp.w	r3,r2
800060f4:	fe 98 ff eb 	brls	800060ca <quorem+0xc6>
800060f8:	ec c8 ff fb 	sub	r8,r6,-5
800060fc:	ee 08 03 29 	ld.w	r9,r7[r8<<0x2]
80006100:	58 09       	cp.w	r9,0
80006102:	c0 d1       	brne	8000611c <quorem+0x118>
80006104:	ee 08 00 28 	add	r8,r7,r8<<0x2
80006108:	c0 28       	rjmp	8000610c <quorem+0x108>
8000610a:	20 16       	sub	r6,1
8000610c:	20 48       	sub	r8,4
8000610e:	08 38       	cp.w	r8,r4
80006110:	e0 88 00 05 	brls	8000611a <quorem+0x116>
80006114:	70 09       	ld.w	r9,r8[0x0]
80006116:	58 09       	cp.w	r9,0
80006118:	cf 90       	breq	8000610a <quorem+0x106>
8000611a:	8f 46       	st.w	r7[0x10],r6
8000611c:	0a 9c       	mov	r12,r5
8000611e:	2f ed       	sub	sp,-8
80006120:	d8 32       	popm	r0-r7,pc
80006122:	d7 03       	nop

80006124 <_dtoa_r>:
80006124:	d4 31       	pushm	r0-r7,lr
80006126:	21 ad       	sub	sp,104
80006128:	fa c4 ff 74 	sub	r4,sp,-140
8000612c:	18 97       	mov	r7,r12
8000612e:	16 95       	mov	r5,r11
80006130:	68 2c       	ld.w	r12,r4[0x8]
80006132:	50 c9       	stdsp	sp[0x30],r9
80006134:	68 16       	ld.w	r6,r4[0x4]
80006136:	68 09       	ld.w	r9,r4[0x0]
80006138:	50 e8       	stdsp	sp[0x38],r8
8000613a:	14 94       	mov	r4,r10
8000613c:	51 2c       	stdsp	sp[0x48],r12
8000613e:	fa e5 00 08 	st.d	sp[8],r4
80006142:	51 59       	stdsp	sp[0x54],r9
80006144:	6e 95       	ld.w	r5,r7[0x24]
80006146:	58 05       	cp.w	r5,0
80006148:	c0 91       	brne	8000615a <_dtoa_r+0x36>
8000614a:	31 0c       	mov	r12,16
8000614c:	e0 a0 09 ea 	rcall	80007520 <malloc>
80006150:	99 35       	st.w	r12[0xc],r5
80006152:	8f 9c       	st.w	r7[0x24],r12
80006154:	99 15       	st.w	r12[0x4],r5
80006156:	99 25       	st.w	r12[0x8],r5
80006158:	99 05       	st.w	r12[0x0],r5
8000615a:	6e 99       	ld.w	r9,r7[0x24]
8000615c:	72 08       	ld.w	r8,r9[0x0]
8000615e:	58 08       	cp.w	r8,0
80006160:	c0 f0       	breq	8000617e <_dtoa_r+0x5a>
80006162:	72 1a       	ld.w	r10,r9[0x4]
80006164:	91 1a       	st.w	r8[0x4],r10
80006166:	30 1a       	mov	r10,1
80006168:	72 19       	ld.w	r9,r9[0x4]
8000616a:	f4 09 09 49 	lsl	r9,r10,r9
8000616e:	10 9b       	mov	r11,r8
80006170:	91 29       	st.w	r8[0x8],r9
80006172:	0e 9c       	mov	r12,r7
80006174:	e0 a0 0c b2 	rcall	80007ad8 <_Bfree>
80006178:	6e 98       	ld.w	r8,r7[0x24]
8000617a:	30 09       	mov	r9,0
8000617c:	91 09       	st.w	r8[0x0],r9
8000617e:	40 28       	lddsp	r8,sp[0x8]
80006180:	10 94       	mov	r4,r8
80006182:	58 08       	cp.w	r8,0
80006184:	c0 64       	brge	80006190 <_dtoa_r+0x6c>
80006186:	f1 d8 c0 1f 	bfextu	r8,r8,0x0,0x1f
8000618a:	50 28       	stdsp	sp[0x8],r8
8000618c:	30 18       	mov	r8,1
8000618e:	c0 28       	rjmp	80006192 <_dtoa_r+0x6e>
80006190:	30 08       	mov	r8,0
80006192:	8d 08       	st.w	r6[0x0],r8
80006194:	fc 1c 7f f0 	movh	r12,0x7ff0
80006198:	40 26       	lddsp	r6,sp[0x8]
8000619a:	0c 98       	mov	r8,r6
8000619c:	e6 18 7f f0 	andh	r8,0x7ff0,COH
800061a0:	18 38       	cp.w	r8,r12
800061a2:	c2 01       	brne	800061e2 <_dtoa_r+0xbe>
800061a4:	e0 68 27 0f 	mov	r8,9999
800061a8:	41 5b       	lddsp	r11,sp[0x54]
800061aa:	97 08       	st.w	r11[0x0],r8
800061ac:	40 3a       	lddsp	r10,sp[0xc]
800061ae:	58 0a       	cp.w	r10,0
800061b0:	c0 71       	brne	800061be <_dtoa_r+0x9a>
800061b2:	ed d6 c0 14 	bfextu	r6,r6,0x0,0x14
800061b6:	c0 41       	brne	800061be <_dtoa_r+0x9a>
800061b8:	fe cc c4 34 	sub	r12,pc,-15308
800061bc:	c0 38       	rjmp	800061c2 <_dtoa_r+0x9e>
800061be:	fe cc c4 2e 	sub	r12,pc,-15314
800061c2:	41 29       	lddsp	r9,sp[0x48]
800061c4:	58 09       	cp.w	r9,0
800061c6:	e0 80 05 9a 	breq	80006cfa <_dtoa_r+0xbd6>
800061ca:	f8 c8 ff fd 	sub	r8,r12,-3
800061ce:	f8 c9 ff f8 	sub	r9,r12,-8
800061d2:	11 8b       	ld.ub	r11,r8[0x0]
800061d4:	30 0a       	mov	r10,0
800061d6:	41 25       	lddsp	r5,sp[0x48]
800061d8:	f4 0b 18 00 	cp.b	r11,r10
800061dc:	f2 08 17 10 	movne	r8,r9
800061e0:	c1 68       	rjmp	8000620c <_dtoa_r+0xe8>
800061e2:	fa ea 00 08 	ld.d	r10,sp[8]
800061e6:	30 08       	mov	r8,0
800061e8:	fa eb 00 3c 	st.d	sp[60],r10
800061ec:	30 09       	mov	r9,0
800061ee:	e0 a0 13 80 	rcall	800088ee <__avr32_f64_cmp_eq>
800061f2:	c1 00       	breq	80006212 <_dtoa_r+0xee>
800061f4:	30 18       	mov	r8,1
800061f6:	41 5a       	lddsp	r10,sp[0x54]
800061f8:	95 08       	st.w	r10[0x0],r8
800061fa:	fe cc c5 9a 	sub	r12,pc,-14950
800061fe:	41 29       	lddsp	r9,sp[0x48]
80006200:	f8 08 00 08 	add	r8,r12,r8
80006204:	58 09       	cp.w	r9,0
80006206:	e0 80 05 7a 	breq	80006cfa <_dtoa_r+0xbd6>
8000620a:	12 95       	mov	r5,r9
8000620c:	8b 08       	st.w	r5[0x0],r8
8000620e:	e0 8f 05 76 	bral	80006cfa <_dtoa_r+0xbd6>
80006212:	fa c8 ff 9c 	sub	r8,sp,-100
80006216:	fa c9 ff a0 	sub	r9,sp,-96
8000621a:	fa ea 00 3c 	ld.d	r10,sp[60]
8000621e:	0e 9c       	mov	r12,r7
80006220:	eb d6 c2 8b 	bfextu	r5,r6,0x14,0xb
80006224:	e0 a0 0c ac 	rcall	80007b7c <__d2b>
80006228:	18 93       	mov	r3,r12
8000622a:	58 05       	cp.w	r5,0
8000622c:	c0 d0       	breq	80006246 <_dtoa_r+0x122>
8000622e:	fa ea 00 3c 	ld.d	r10,sp[60]
80006232:	30 04       	mov	r4,0
80006234:	f1 db c0 14 	bfextu	r8,r11,0x0,0x14
80006238:	ea c5 03 ff 	sub	r5,r5,1023
8000623c:	10 9b       	mov	r11,r8
8000623e:	51 74       	stdsp	sp[0x5c],r4
80006240:	ea 1b 3f f0 	orh	r11,0x3ff0
80006244:	c2 58       	rjmp	8000628e <_dtoa_r+0x16a>
80006246:	41 88       	lddsp	r8,sp[0x60]
80006248:	41 9c       	lddsp	r12,sp[0x64]
8000624a:	10 0c       	add	r12,r8
8000624c:	f8 c5 fb ce 	sub	r5,r12,-1074
80006250:	e0 45 00 20 	cp.w	r5,32
80006254:	e0 8a 00 0e 	brle	80006270 <_dtoa_r+0x14c>
80006258:	f8 cc fb ee 	sub	r12,r12,-1042
8000625c:	40 3b       	lddsp	r11,sp[0xc]
8000625e:	ea 08 11 40 	rsub	r8,r5,64
80006262:	f6 0c 0a 4c 	lsr	r12,r11,r12
80006266:	ec 08 09 46 	lsl	r6,r6,r8
8000626a:	0c 4c       	or	r12,r6
8000626c:	c0 78       	rjmp	8000627a <_dtoa_r+0x156>
8000626e:	d7 03       	nop
80006270:	ea 0c 11 20 	rsub	r12,r5,32
80006274:	40 3a       	lddsp	r10,sp[0xc]
80006276:	f4 0c 09 4c 	lsl	r12,r10,r12
8000627a:	fe b0 eb 87 	rcall	80003988 <__avr32_u32_to_f64>
8000627e:	fc 18 fe 10 	movh	r8,0xfe10
80006282:	30 19       	mov	r9,1
80006284:	ea c5 04 33 	sub	r5,r5,1075
80006288:	f0 0b 00 0b 	add	r11,r8,r11
8000628c:	51 79       	stdsp	sp[0x5c],r9
8000628e:	30 08       	mov	r8,0
80006290:	fc 19 3f f8 	movh	r9,0x3ff8
80006294:	e0 a0 11 c2 	rcall	80008618 <__avr32_f64_sub>
80006298:	e0 68 43 61 	mov	r8,17249
8000629c:	ea 18 63 6f 	orh	r8,0x636f
800062a0:	e0 69 87 a7 	mov	r9,34727
800062a4:	ea 19 3f d2 	orh	r9,0x3fd2
800062a8:	fe b0 ea 86 	rcall	800037b4 <__avr32_f64_mul>
800062ac:	e0 68 c8 b3 	mov	r8,51379
800062b0:	ea 18 8b 60 	orh	r8,0x8b60
800062b4:	e0 69 8a 28 	mov	r9,35368
800062b8:	ea 19 3f c6 	orh	r9,0x3fc6
800062bc:	e0 a0 12 7c 	rcall	800087b4 <__avr32_f64_add>
800062c0:	0a 9c       	mov	r12,r5
800062c2:	14 90       	mov	r0,r10
800062c4:	16 91       	mov	r1,r11
800062c6:	fe b0 eb 65 	rcall	80003990 <__avr32_s32_to_f64>
800062ca:	e0 68 79 fb 	mov	r8,31227
800062ce:	ea 18 50 9f 	orh	r8,0x509f
800062d2:	e0 69 44 13 	mov	r9,17427
800062d6:	ea 19 3f d3 	orh	r9,0x3fd3
800062da:	fe b0 ea 6d 	rcall	800037b4 <__avr32_f64_mul>
800062de:	14 98       	mov	r8,r10
800062e0:	16 99       	mov	r9,r11
800062e2:	00 9a       	mov	r10,r0
800062e4:	02 9b       	mov	r11,r1
800062e6:	e0 a0 12 67 	rcall	800087b4 <__avr32_f64_add>
800062ea:	14 90       	mov	r0,r10
800062ec:	16 91       	mov	r1,r11
800062ee:	e0 a0 12 ed 	rcall	800088c8 <__avr32_f64_to_s32>
800062f2:	30 08       	mov	r8,0
800062f4:	18 96       	mov	r6,r12
800062f6:	30 09       	mov	r9,0
800062f8:	00 9a       	mov	r10,r0
800062fa:	02 9b       	mov	r11,r1
800062fc:	e0 a0 13 40 	rcall	8000897c <__avr32_f64_cmp_lt>
80006300:	c0 c0       	breq	80006318 <_dtoa_r+0x1f4>
80006302:	0c 9c       	mov	r12,r6
80006304:	fe b0 eb 46 	rcall	80003990 <__avr32_s32_to_f64>
80006308:	14 98       	mov	r8,r10
8000630a:	16 99       	mov	r9,r11
8000630c:	00 9a       	mov	r10,r0
8000630e:	02 9b       	mov	r11,r1
80006310:	e0 a0 12 ef 	rcall	800088ee <__avr32_f64_cmp_eq>
80006314:	f7 b6 00 01 	subeq	r6,1
80006318:	59 66       	cp.w	r6,22
8000631a:	e0 88 00 05 	brls	80006324 <_dtoa_r+0x200>
8000631e:	30 18       	mov	r8,1
80006320:	51 48       	stdsp	sp[0x50],r8
80006322:	c1 38       	rjmp	80006348 <_dtoa_r+0x224>
80006324:	fe c8 c4 dc 	sub	r8,pc,-15140
80006328:	fa ea 00 3c 	ld.d	r10,sp[60]
8000632c:	f0 06 02 38 	ld.d	r8,r8[r6<<0x3]
80006330:	e0 a0 13 26 	rcall	8000897c <__avr32_f64_cmp_lt>
80006334:	f9 b4 00 00 	moveq	r4,0
80006338:	fb f4 0a 14 	st.weq	sp[0x50],r4
8000633c:	f7 b6 01 01 	subne	r6,1
80006340:	f9 bc 01 00 	movne	r12,0
80006344:	fb fc 1a 14 	st.wne	sp[0x50],r12
80006348:	41 90       	lddsp	r0,sp[0x64]
8000634a:	20 10       	sub	r0,1
8000634c:	0a 10       	sub	r0,r5
8000634e:	c0 46       	brmi	80006356 <_dtoa_r+0x232>
80006350:	50 40       	stdsp	sp[0x10],r0
80006352:	30 00       	mov	r0,0
80006354:	c0 48       	rjmp	8000635c <_dtoa_r+0x238>
80006356:	30 0b       	mov	r11,0
80006358:	5c 30       	neg	r0
8000635a:	50 4b       	stdsp	sp[0x10],r11
8000635c:	ec 02 11 00 	rsub	r2,r6,0
80006360:	58 06       	cp.w	r6,0
80006362:	fb fa 40 04 	ld.wge	r10,sp[0x10]
80006366:	f5 d6 e4 0a 	addge	r10,r10,r6
8000636a:	fb fa 4a 04 	st.wge	sp[0x10],r10
8000636e:	fb f6 4a 11 	st.wge	sp[0x44],r6
80006372:	f9 b2 04 00 	movge	r2,0
80006376:	e1 d6 e5 10 	sublt	r0,r0,r6
8000637a:	f9 b9 05 00 	movlt	r9,0
8000637e:	fb f9 5a 11 	st.wlt	sp[0x44],r9
80006382:	40 c8       	lddsp	r8,sp[0x30]
80006384:	58 98       	cp.w	r8,9
80006386:	e0 8b 00 20 	brhi	800063c6 <_dtoa_r+0x2a2>
8000638a:	58 58       	cp.w	r8,5
8000638c:	f9 b4 0a 01 	movle	r4,1
80006390:	fb f5 90 0c 	ld.wgt	r5,sp[0x30]
80006394:	f7 b5 09 04 	subgt	r5,4
80006398:	fb f5 9a 0c 	st.wgt	sp[0x30],r5
8000639c:	f9 b4 09 00 	movgt	r4,0
800063a0:	40 cc       	lddsp	r12,sp[0x30]
800063a2:	58 3c       	cp.w	r12,3
800063a4:	c2 d0       	breq	800063fe <_dtoa_r+0x2da>
800063a6:	e0 89 00 05 	brgt	800063b0 <_dtoa_r+0x28c>
800063aa:	58 2c       	cp.w	r12,2
800063ac:	c1 01       	brne	800063cc <_dtoa_r+0x2a8>
800063ae:	c1 88       	rjmp	800063de <_dtoa_r+0x2ba>
800063b0:	40 cb       	lddsp	r11,sp[0x30]
800063b2:	58 4b       	cp.w	r11,4
800063b4:	c0 60       	breq	800063c0 <_dtoa_r+0x29c>
800063b6:	58 5b       	cp.w	r11,5
800063b8:	c0 a1       	brne	800063cc <_dtoa_r+0x2a8>
800063ba:	30 1a       	mov	r10,1
800063bc:	50 da       	stdsp	sp[0x34],r10
800063be:	c2 28       	rjmp	80006402 <_dtoa_r+0x2de>
800063c0:	30 19       	mov	r9,1
800063c2:	50 d9       	stdsp	sp[0x34],r9
800063c4:	c0 f8       	rjmp	800063e2 <_dtoa_r+0x2be>
800063c6:	30 08       	mov	r8,0
800063c8:	30 14       	mov	r4,1
800063ca:	50 c8       	stdsp	sp[0x30],r8
800063cc:	3f f5       	mov	r5,-1
800063ce:	30 1c       	mov	r12,1
800063d0:	30 0b       	mov	r11,0
800063d2:	50 95       	stdsp	sp[0x24],r5
800063d4:	50 dc       	stdsp	sp[0x34],r12
800063d6:	0a 91       	mov	r1,r5
800063d8:	31 28       	mov	r8,18
800063da:	50 eb       	stdsp	sp[0x38],r11
800063dc:	c2 08       	rjmp	8000641c <_dtoa_r+0x2f8>
800063de:	30 0a       	mov	r10,0
800063e0:	50 da       	stdsp	sp[0x34],r10
800063e2:	40 e9       	lddsp	r9,sp[0x38]
800063e4:	58 09       	cp.w	r9,0
800063e6:	e0 89 00 07 	brgt	800063f4 <_dtoa_r+0x2d0>
800063ea:	30 18       	mov	r8,1
800063ec:	50 98       	stdsp	sp[0x24],r8
800063ee:	10 91       	mov	r1,r8
800063f0:	50 e8       	stdsp	sp[0x38],r8
800063f2:	c1 58       	rjmp	8000641c <_dtoa_r+0x2f8>
800063f4:	40 e5       	lddsp	r5,sp[0x38]
800063f6:	50 95       	stdsp	sp[0x24],r5
800063f8:	0a 91       	mov	r1,r5
800063fa:	0a 98       	mov	r8,r5
800063fc:	c1 08       	rjmp	8000641c <_dtoa_r+0x2f8>
800063fe:	30 0c       	mov	r12,0
80006400:	50 dc       	stdsp	sp[0x34],r12
80006402:	40 eb       	lddsp	r11,sp[0x38]
80006404:	ec 0b 00 0b 	add	r11,r6,r11
80006408:	50 9b       	stdsp	sp[0x24],r11
8000640a:	16 98       	mov	r8,r11
8000640c:	2f f8       	sub	r8,-1
8000640e:	58 08       	cp.w	r8,0
80006410:	e0 89 00 05 	brgt	8000641a <_dtoa_r+0x2f6>
80006414:	10 91       	mov	r1,r8
80006416:	30 18       	mov	r8,1
80006418:	c0 28       	rjmp	8000641c <_dtoa_r+0x2f8>
8000641a:	10 91       	mov	r1,r8
8000641c:	30 09       	mov	r9,0
8000641e:	6e 9a       	ld.w	r10,r7[0x24]
80006420:	95 19       	st.w	r10[0x4],r9
80006422:	30 49       	mov	r9,4
80006424:	c0 68       	rjmp	80006430 <_dtoa_r+0x30c>
80006426:	d7 03       	nop
80006428:	6a 1a       	ld.w	r10,r5[0x4]
8000642a:	a1 79       	lsl	r9,0x1
8000642c:	2f fa       	sub	r10,-1
8000642e:	8b 1a       	st.w	r5[0x4],r10
80006430:	6e 95       	ld.w	r5,r7[0x24]
80006432:	f2 ca ff ec 	sub	r10,r9,-20
80006436:	10 3a       	cp.w	r10,r8
80006438:	fe 98 ff f8 	brls	80006428 <_dtoa_r+0x304>
8000643c:	6a 1b       	ld.w	r11,r5[0x4]
8000643e:	0e 9c       	mov	r12,r7
80006440:	e0 a0 0b 66 	rcall	80007b0c <_Balloc>
80006444:	58 e1       	cp.w	r1,14
80006446:	5f 88       	srls	r8
80006448:	8b 0c       	st.w	r5[0x0],r12
8000644a:	f1 e4 00 04 	and	r4,r8,r4
8000644e:	6e 98       	ld.w	r8,r7[0x24]
80006450:	70 08       	ld.w	r8,r8[0x0]
80006452:	50 88       	stdsp	sp[0x20],r8
80006454:	e0 80 01 82 	breq	80006758 <_dtoa_r+0x634>
80006458:	58 06       	cp.w	r6,0
8000645a:	e0 8a 00 43 	brle	800064e0 <_dtoa_r+0x3bc>
8000645e:	f3 d6 c0 04 	bfextu	r9,r6,0x0,0x4
80006462:	fe c8 c6 1a 	sub	r8,pc,-14822
80006466:	f0 09 02 34 	ld.d	r4,r8[r9<<0x3]
8000646a:	fa e5 00 18 	st.d	sp[24],r4
8000646e:	ec 04 14 04 	asr	r4,r6,0x4
80006472:	ed b4 00 04 	bld	r4,0x4
80006476:	c0 30       	breq	8000647c <_dtoa_r+0x358>
80006478:	30 25       	mov	r5,2
8000647a:	c1 08       	rjmp	8000649a <_dtoa_r+0x376>
8000647c:	fe c8 c5 6c 	sub	r8,pc,-14996
80006480:	f0 e8 00 20 	ld.d	r8,r8[32]
80006484:	fa ea 00 3c 	ld.d	r10,sp[60]
80006488:	e9 d4 c0 04 	bfextu	r4,r4,0x0,0x4
8000648c:	e0 a0 12 ac 	rcall	800089e4 <__avr32_f64_div>
80006490:	30 35       	mov	r5,3
80006492:	14 98       	mov	r8,r10
80006494:	16 99       	mov	r9,r11
80006496:	fa e9 00 08 	st.d	sp[8],r8
8000649a:	fe cc c5 8a 	sub	r12,pc,-14966
8000649e:	50 a3       	stdsp	sp[0x28],r3
800064a0:	0c 93       	mov	r3,r6
800064a2:	18 96       	mov	r6,r12
800064a4:	c0 f8       	rjmp	800064c2 <_dtoa_r+0x39e>
800064a6:	fa ea 00 18 	ld.d	r10,sp[24]
800064aa:	ed b4 00 00 	bld	r4,0x0
800064ae:	c0 81       	brne	800064be <_dtoa_r+0x39a>
800064b0:	ec e8 00 00 	ld.d	r8,r6[0]
800064b4:	2f f5       	sub	r5,-1
800064b6:	fe b0 e9 7f 	rcall	800037b4 <__avr32_f64_mul>
800064ba:	fa eb 00 18 	st.d	sp[24],r10
800064be:	a1 54       	asr	r4,0x1
800064c0:	2f 86       	sub	r6,-8
800064c2:	58 04       	cp.w	r4,0
800064c4:	cf 11       	brne	800064a6 <_dtoa_r+0x382>
800064c6:	fa e8 00 18 	ld.d	r8,sp[24]
800064ca:	fa ea 00 08 	ld.d	r10,sp[8]
800064ce:	06 96       	mov	r6,r3
800064d0:	e0 a0 12 8a 	rcall	800089e4 <__avr32_f64_div>
800064d4:	40 a3       	lddsp	r3,sp[0x28]
800064d6:	14 98       	mov	r8,r10
800064d8:	16 99       	mov	r9,r11
800064da:	fa e9 00 08 	st.d	sp[8],r8
800064de:	c2 f8       	rjmp	8000653c <_dtoa_r+0x418>
800064e0:	ec 08 11 00 	rsub	r8,r6,0
800064e4:	c0 31       	brne	800064ea <_dtoa_r+0x3c6>
800064e6:	30 25       	mov	r5,2
800064e8:	c2 a8       	rjmp	8000653c <_dtoa_r+0x418>
800064ea:	fe cc c5 da 	sub	r12,pc,-14886
800064ee:	f0 04 14 04 	asr	r4,r8,0x4
800064f2:	50 1c       	stdsp	sp[0x4],r12
800064f4:	f1 d8 c0 04 	bfextu	r8,r8,0x0,0x4
800064f8:	fe c9 c6 b0 	sub	r9,pc,-14672
800064fc:	fa ea 00 3c 	ld.d	r10,sp[60]
80006500:	f2 08 02 38 	ld.d	r8,r9[r8<<0x3]
80006504:	fe b0 e9 58 	rcall	800037b4 <__avr32_f64_mul>
80006508:	40 1c       	lddsp	r12,sp[0x4]
8000650a:	50 63       	stdsp	sp[0x18],r3
8000650c:	30 25       	mov	r5,2
8000650e:	0c 93       	mov	r3,r6
80006510:	fa eb 00 08 	st.d	sp[8],r10
80006514:	18 96       	mov	r6,r12
80006516:	c0 f8       	rjmp	80006534 <_dtoa_r+0x410>
80006518:	fa ea 00 08 	ld.d	r10,sp[8]
8000651c:	ed b4 00 00 	bld	r4,0x0
80006520:	c0 81       	brne	80006530 <_dtoa_r+0x40c>
80006522:	ec e8 00 00 	ld.d	r8,r6[0]
80006526:	2f f5       	sub	r5,-1
80006528:	fe b0 e9 46 	rcall	800037b4 <__avr32_f64_mul>
8000652c:	fa eb 00 08 	st.d	sp[8],r10
80006530:	a1 54       	asr	r4,0x1
80006532:	2f 86       	sub	r6,-8
80006534:	58 04       	cp.w	r4,0
80006536:	cf 11       	brne	80006518 <_dtoa_r+0x3f4>
80006538:	06 96       	mov	r6,r3
8000653a:	40 63       	lddsp	r3,sp[0x18]
8000653c:	41 4a       	lddsp	r10,sp[0x50]
8000653e:	58 0a       	cp.w	r10,0
80006540:	c2 a0       	breq	80006594 <_dtoa_r+0x470>
80006542:	fa e8 00 08 	ld.d	r8,sp[8]
80006546:	58 01       	cp.w	r1,0
80006548:	5f 94       	srgt	r4
8000654a:	fa e9 00 18 	st.d	sp[24],r8
8000654e:	30 08       	mov	r8,0
80006550:	fc 19 3f f0 	movh	r9,0x3ff0
80006554:	fa ea 00 18 	ld.d	r10,sp[24]
80006558:	e0 a0 12 12 	rcall	8000897c <__avr32_f64_cmp_lt>
8000655c:	f9 bc 00 00 	moveq	r12,0
80006560:	f9 bc 01 01 	movne	r12,1
80006564:	e9 ec 00 0c 	and	r12,r4,r12
80006568:	c1 60       	breq	80006594 <_dtoa_r+0x470>
8000656a:	40 98       	lddsp	r8,sp[0x24]
8000656c:	58 08       	cp.w	r8,0
8000656e:	e0 8a 00 f1 	brle	80006750 <_dtoa_r+0x62c>
80006572:	30 08       	mov	r8,0
80006574:	fc 19 40 24 	movh	r9,0x4024
80006578:	ec c4 00 01 	sub	r4,r6,1
8000657c:	fa ea 00 18 	ld.d	r10,sp[24]
80006580:	2f f5       	sub	r5,-1
80006582:	50 64       	stdsp	sp[0x18],r4
80006584:	fe b0 e9 18 	rcall	800037b4 <__avr32_f64_mul>
80006588:	40 94       	lddsp	r4,sp[0x24]
8000658a:	14 98       	mov	r8,r10
8000658c:	16 99       	mov	r9,r11
8000658e:	fa e9 00 08 	st.d	sp[8],r8
80006592:	c0 38       	rjmp	80006598 <_dtoa_r+0x474>
80006594:	50 66       	stdsp	sp[0x18],r6
80006596:	02 94       	mov	r4,r1
80006598:	0a 9c       	mov	r12,r5
8000659a:	fe b0 e9 fb 	rcall	80003990 <__avr32_s32_to_f64>
8000659e:	fa e8 00 08 	ld.d	r8,sp[8]
800065a2:	fe b0 e9 09 	rcall	800037b4 <__avr32_f64_mul>
800065a6:	30 08       	mov	r8,0
800065a8:	fc 19 40 1c 	movh	r9,0x401c
800065ac:	e0 a0 11 04 	rcall	800087b4 <__avr32_f64_add>
800065b0:	14 98       	mov	r8,r10
800065b2:	16 99       	mov	r9,r11
800065b4:	fa e9 00 28 	st.d	sp[40],r8
800065b8:	fc 18 fc c0 	movh	r8,0xfcc0
800065bc:	40 a5       	lddsp	r5,sp[0x28]
800065be:	10 05       	add	r5,r8
800065c0:	50 a5       	stdsp	sp[0x28],r5
800065c2:	58 04       	cp.w	r4,0
800065c4:	c2 11       	brne	80006606 <_dtoa_r+0x4e2>
800065c6:	fa ea 00 08 	ld.d	r10,sp[8]
800065ca:	30 08       	mov	r8,0
800065cc:	fc 19 40 14 	movh	r9,0x4014
800065d0:	e0 a0 10 24 	rcall	80008618 <__avr32_f64_sub>
800065d4:	40 bc       	lddsp	r12,sp[0x2c]
800065d6:	fa eb 00 08 	st.d	sp[8],r10
800065da:	14 98       	mov	r8,r10
800065dc:	16 99       	mov	r9,r11
800065de:	18 9a       	mov	r10,r12
800065e0:	0a 9b       	mov	r11,r5
800065e2:	e0 a0 11 cd 	rcall	8000897c <__avr32_f64_cmp_lt>
800065e6:	e0 81 02 54 	brne	80006a8e <_dtoa_r+0x96a>
800065ea:	0a 98       	mov	r8,r5
800065ec:	40 b9       	lddsp	r9,sp[0x2c]
800065ee:	ee 18 80 00 	eorh	r8,0x8000
800065f2:	fa ea 00 08 	ld.d	r10,sp[8]
800065f6:	10 95       	mov	r5,r8
800065f8:	12 98       	mov	r8,r9
800065fa:	0a 99       	mov	r9,r5
800065fc:	e0 a0 11 c0 	rcall	8000897c <__avr32_f64_cmp_lt>
80006600:	e0 81 02 3e 	brne	80006a7c <_dtoa_r+0x958>
80006604:	ca 68       	rjmp	80006750 <_dtoa_r+0x62c>
80006606:	fe c9 c7 be 	sub	r9,pc,-14402
8000660a:	e8 c8 00 01 	sub	r8,r4,1
8000660e:	40 d5       	lddsp	r5,sp[0x34]
80006610:	58 05       	cp.w	r5,0
80006612:	c4 f0       	breq	800066b0 <_dtoa_r+0x58c>
80006614:	30 0c       	mov	r12,0
80006616:	f2 08 02 38 	ld.d	r8,r9[r8<<0x3]
8000661a:	51 3c       	stdsp	sp[0x4c],r12
8000661c:	30 0a       	mov	r10,0
8000661e:	fc 1b 3f e0 	movh	r11,0x3fe0
80006622:	e0 a0 11 e1 	rcall	800089e4 <__avr32_f64_div>
80006626:	fa e8 00 28 	ld.d	r8,sp[40]
8000662a:	40 85       	lddsp	r5,sp[0x20]
8000662c:	e0 a0 0f f6 	rcall	80008618 <__avr32_f64_sub>
80006630:	fa eb 00 28 	st.d	sp[40],r10
80006634:	fa ea 00 08 	ld.d	r10,sp[8]
80006638:	e0 a0 11 48 	rcall	800088c8 <__avr32_f64_to_s32>
8000663c:	51 6c       	stdsp	sp[0x58],r12
8000663e:	fe b0 e9 a9 	rcall	80003990 <__avr32_s32_to_f64>
80006642:	14 98       	mov	r8,r10
80006644:	16 99       	mov	r9,r11
80006646:	fa ea 00 08 	ld.d	r10,sp[8]
8000664a:	e0 a0 0f e7 	rcall	80008618 <__avr32_f64_sub>
8000664e:	fa eb 00 08 	st.d	sp[8],r10
80006652:	41 68       	lddsp	r8,sp[0x58]
80006654:	2d 08       	sub	r8,-48
80006656:	0a c8       	st.b	r5++,r8
80006658:	41 39       	lddsp	r9,sp[0x4c]
8000665a:	2f f9       	sub	r9,-1
8000665c:	51 39       	stdsp	sp[0x4c],r9
8000665e:	fa e8 00 28 	ld.d	r8,sp[40]
80006662:	e0 a0 11 8d 	rcall	8000897c <__avr32_f64_cmp_lt>
80006666:	e0 81 03 39 	brne	80006cd8 <_dtoa_r+0xbb4>
8000666a:	fa e8 00 08 	ld.d	r8,sp[8]
8000666e:	30 0a       	mov	r10,0
80006670:	fc 1b 3f f0 	movh	r11,0x3ff0
80006674:	e0 a0 0f d2 	rcall	80008618 <__avr32_f64_sub>
80006678:	fa e8 00 28 	ld.d	r8,sp[40]
8000667c:	e0 a0 11 80 	rcall	8000897c <__avr32_f64_cmp_lt>
80006680:	fa ea 00 28 	ld.d	r10,sp[40]
80006684:	30 08       	mov	r8,0
80006686:	fc 19 40 24 	movh	r9,0x4024
8000668a:	e0 81 00 da 	brne	8000683e <_dtoa_r+0x71a>
8000668e:	41 3c       	lddsp	r12,sp[0x4c]
80006690:	08 3c       	cp.w	r12,r4
80006692:	c5 f4       	brge	80006750 <_dtoa_r+0x62c>
80006694:	fe b0 e8 90 	rcall	800037b4 <__avr32_f64_mul>
80006698:	30 08       	mov	r8,0
8000669a:	fa eb 00 28 	st.d	sp[40],r10
8000669e:	fc 19 40 24 	movh	r9,0x4024
800066a2:	fa ea 00 08 	ld.d	r10,sp[8]
800066a6:	fe b0 e8 87 	rcall	800037b4 <__avr32_f64_mul>
800066aa:	fa eb 00 08 	st.d	sp[8],r10
800066ae:	cc 3b       	rjmp	80006634 <_dtoa_r+0x510>
800066b0:	40 85       	lddsp	r5,sp[0x20]
800066b2:	08 05       	add	r5,r4
800066b4:	f2 08 02 3a 	ld.d	r10,r9[r8<<0x3]
800066b8:	51 35       	stdsp	sp[0x4c],r5
800066ba:	fa e8 00 28 	ld.d	r8,sp[40]
800066be:	40 85       	lddsp	r5,sp[0x20]
800066c0:	fe b0 e8 7a 	rcall	800037b4 <__avr32_f64_mul>
800066c4:	fa eb 00 28 	st.d	sp[40],r10
800066c8:	fa ea 00 08 	ld.d	r10,sp[8]
800066cc:	e0 a0 10 fe 	rcall	800088c8 <__avr32_f64_to_s32>
800066d0:	51 6c       	stdsp	sp[0x58],r12
800066d2:	fe b0 e9 5f 	rcall	80003990 <__avr32_s32_to_f64>
800066d6:	14 98       	mov	r8,r10
800066d8:	16 99       	mov	r9,r11
800066da:	fa ea 00 08 	ld.d	r10,sp[8]
800066de:	e0 a0 0f 9d 	rcall	80008618 <__avr32_f64_sub>
800066e2:	fa eb 00 08 	st.d	sp[8],r10
800066e6:	41 68       	lddsp	r8,sp[0x58]
800066e8:	2d 08       	sub	r8,-48
800066ea:	0a c8       	st.b	r5++,r8
800066ec:	41 3c       	lddsp	r12,sp[0x4c]
800066ee:	18 35       	cp.w	r5,r12
800066f0:	c2 81       	brne	80006740 <_dtoa_r+0x61c>
800066f2:	30 08       	mov	r8,0
800066f4:	fc 19 3f e0 	movh	r9,0x3fe0
800066f8:	fa ea 00 28 	ld.d	r10,sp[40]
800066fc:	e0 a0 10 5c 	rcall	800087b4 <__avr32_f64_add>
80006700:	40 85       	lddsp	r5,sp[0x20]
80006702:	fa e8 00 08 	ld.d	r8,sp[8]
80006706:	08 05       	add	r5,r4
80006708:	e0 a0 11 3a 	rcall	8000897c <__avr32_f64_cmp_lt>
8000670c:	e0 81 00 99 	brne	8000683e <_dtoa_r+0x71a>
80006710:	fa e8 00 28 	ld.d	r8,sp[40]
80006714:	30 0a       	mov	r10,0
80006716:	fc 1b 3f e0 	movh	r11,0x3fe0
8000671a:	e0 a0 0f 7f 	rcall	80008618 <__avr32_f64_sub>
8000671e:	14 98       	mov	r8,r10
80006720:	16 99       	mov	r9,r11
80006722:	fa ea 00 08 	ld.d	r10,sp[8]
80006726:	e0 a0 11 2b 	rcall	8000897c <__avr32_f64_cmp_lt>
8000672a:	c1 30       	breq	80006750 <_dtoa_r+0x62c>
8000672c:	33 09       	mov	r9,48
8000672e:	0a 98       	mov	r8,r5
80006730:	11 7a       	ld.ub	r10,--r8
80006732:	f2 0a 18 00 	cp.b	r10,r9
80006736:	e0 81 02 d1 	brne	80006cd8 <_dtoa_r+0xbb4>
8000673a:	10 95       	mov	r5,r8
8000673c:	cf 9b       	rjmp	8000672e <_dtoa_r+0x60a>
8000673e:	d7 03       	nop
80006740:	30 08       	mov	r8,0
80006742:	fc 19 40 24 	movh	r9,0x4024
80006746:	fe b0 e8 37 	rcall	800037b4 <__avr32_f64_mul>
8000674a:	fa eb 00 08 	st.d	sp[8],r10
8000674e:	cb db       	rjmp	800066c8 <_dtoa_r+0x5a4>
80006750:	fa ea 00 3c 	ld.d	r10,sp[60]
80006754:	fa eb 00 08 	st.d	sp[8],r10
80006758:	58 e6       	cp.w	r6,14
8000675a:	5f ab       	srle	r11
8000675c:	41 8a       	lddsp	r10,sp[0x60]
8000675e:	30 08       	mov	r8,0
80006760:	f4 09 11 ff 	rsub	r9,r10,-1
80006764:	f7 e9 03 f9 	and	r9,r11,r9>>0x1f
80006768:	f0 09 18 00 	cp.b	r9,r8
8000676c:	e0 80 00 82 	breq	80006870 <_dtoa_r+0x74c>
80006770:	40 ea       	lddsp	r10,sp[0x38]
80006772:	58 01       	cp.w	r1,0
80006774:	5f a9       	srle	r9
80006776:	f3 ea 03 f9 	and	r9,r9,r10>>0x1f
8000677a:	fe ca c9 32 	sub	r10,pc,-14030
8000677e:	f4 06 02 34 	ld.d	r4,r10[r6<<0x3]
80006782:	fa e5 00 10 	st.d	sp[16],r4
80006786:	f0 09 18 00 	cp.b	r9,r8
8000678a:	c1 40       	breq	800067b2 <_dtoa_r+0x68e>
8000678c:	58 01       	cp.w	r1,0
8000678e:	e0 81 01 77 	brne	80006a7c <_dtoa_r+0x958>
80006792:	30 08       	mov	r8,0
80006794:	fc 19 40 14 	movh	r9,0x4014
80006798:	08 9a       	mov	r10,r4
8000679a:	0a 9b       	mov	r11,r5
8000679c:	fe b0 e8 0c 	rcall	800037b4 <__avr32_f64_mul>
800067a0:	fa e8 00 08 	ld.d	r8,sp[8]
800067a4:	e0 a0 10 b8 	rcall	80008914 <__avr32_f64_cmp_ge>
800067a8:	e0 81 01 6a 	brne	80006a7c <_dtoa_r+0x958>
800067ac:	02 92       	mov	r2,r1
800067ae:	e0 8f 01 72 	bral	80006a92 <_dtoa_r+0x96e>
800067b2:	40 85       	lddsp	r5,sp[0x20]
800067b4:	30 14       	mov	r4,1
800067b6:	fa e8 00 10 	ld.d	r8,sp[16]
800067ba:	fa ea 00 08 	ld.d	r10,sp[8]
800067be:	e0 a0 11 13 	rcall	800089e4 <__avr32_f64_div>
800067c2:	e0 a0 10 83 	rcall	800088c8 <__avr32_f64_to_s32>
800067c6:	18 92       	mov	r2,r12
800067c8:	fe b0 e8 e4 	rcall	80003990 <__avr32_s32_to_f64>
800067cc:	fa e8 00 10 	ld.d	r8,sp[16]
800067d0:	fe b0 e7 f2 	rcall	800037b4 <__avr32_f64_mul>
800067d4:	14 98       	mov	r8,r10
800067d6:	16 99       	mov	r9,r11
800067d8:	fa ea 00 08 	ld.d	r10,sp[8]
800067dc:	e0 a0 0f 1e 	rcall	80008618 <__avr32_f64_sub>
800067e0:	fa eb 00 08 	st.d	sp[8],r10
800067e4:	e4 c8 ff d0 	sub	r8,r2,-48
800067e8:	0a c8       	st.b	r5++,r8
800067ea:	fc 19 40 24 	movh	r9,0x4024
800067ee:	30 08       	mov	r8,0
800067f0:	02 34       	cp.w	r4,r1
800067f2:	c3 31       	brne	80006858 <_dtoa_r+0x734>
800067f4:	fa e8 00 08 	ld.d	r8,sp[8]
800067f8:	e0 a0 0f de 	rcall	800087b4 <__avr32_f64_add>
800067fc:	16 91       	mov	r1,r11
800067fe:	14 90       	mov	r0,r10
80006800:	14 98       	mov	r8,r10
80006802:	02 99       	mov	r9,r1
80006804:	fa ea 00 10 	ld.d	r10,sp[16]
80006808:	e0 a0 10 ba 	rcall	8000897c <__avr32_f64_cmp_lt>
8000680c:	c1 a1       	brne	80006840 <_dtoa_r+0x71c>
8000680e:	fa e8 00 10 	ld.d	r8,sp[16]
80006812:	00 9a       	mov	r10,r0
80006814:	02 9b       	mov	r11,r1
80006816:	e0 a0 10 6c 	rcall	800088ee <__avr32_f64_cmp_eq>
8000681a:	e0 80 02 5e 	breq	80006cd6 <_dtoa_r+0xbb2>
8000681e:	e5 d2 c0 01 	bfextu	r2,r2,0x0,0x1
80006822:	c0 f1       	brne	80006840 <_dtoa_r+0x71c>
80006824:	e0 8f 02 59 	bral	80006cd6 <_dtoa_r+0xbb2>
80006828:	40 8a       	lddsp	r10,sp[0x20]
8000682a:	14 38       	cp.w	r8,r10
8000682c:	c0 30       	breq	80006832 <_dtoa_r+0x70e>
8000682e:	10 95       	mov	r5,r8
80006830:	c0 98       	rjmp	80006842 <_dtoa_r+0x71e>
80006832:	33 08       	mov	r8,48
80006834:	40 89       	lddsp	r9,sp[0x20]
80006836:	2f f6       	sub	r6,-1
80006838:	b2 88       	st.b	r9[0x0],r8
8000683a:	40 88       	lddsp	r8,sp[0x20]
8000683c:	c0 88       	rjmp	8000684c <_dtoa_r+0x728>
8000683e:	40 66       	lddsp	r6,sp[0x18]
80006840:	33 99       	mov	r9,57
80006842:	0a 98       	mov	r8,r5
80006844:	11 7a       	ld.ub	r10,--r8
80006846:	f2 0a 18 00 	cp.b	r10,r9
8000684a:	ce f0       	breq	80006828 <_dtoa_r+0x704>
8000684c:	50 66       	stdsp	sp[0x18],r6
8000684e:	11 89       	ld.ub	r9,r8[0x0]
80006850:	2f f9       	sub	r9,-1
80006852:	b0 89       	st.b	r8[0x0],r9
80006854:	e0 8f 02 42 	bral	80006cd8 <_dtoa_r+0xbb4>
80006858:	fe b0 e7 ae 	rcall	800037b4 <__avr32_f64_mul>
8000685c:	2f f4       	sub	r4,-1
8000685e:	fa eb 00 08 	st.d	sp[8],r10
80006862:	30 08       	mov	r8,0
80006864:	30 09       	mov	r9,0
80006866:	e0 a0 10 44 	rcall	800088ee <__avr32_f64_cmp_eq>
8000686a:	ca 60       	breq	800067b6 <_dtoa_r+0x692>
8000686c:	e0 8f 02 35 	bral	80006cd6 <_dtoa_r+0xbb2>
80006870:	40 d8       	lddsp	r8,sp[0x34]
80006872:	58 08       	cp.w	r8,0
80006874:	c0 51       	brne	8000687e <_dtoa_r+0x75a>
80006876:	04 98       	mov	r8,r2
80006878:	00 95       	mov	r5,r0
8000687a:	40 d4       	lddsp	r4,sp[0x34]
8000687c:	c3 78       	rjmp	800068ea <_dtoa_r+0x7c6>
8000687e:	40 c5       	lddsp	r5,sp[0x30]
80006880:	58 15       	cp.w	r5,1
80006882:	e0 89 00 0f 	brgt	800068a0 <_dtoa_r+0x77c>
80006886:	41 74       	lddsp	r4,sp[0x5c]
80006888:	58 04       	cp.w	r4,0
8000688a:	c0 40       	breq	80006892 <_dtoa_r+0x76e>
8000688c:	f4 c9 fb cd 	sub	r9,r10,-1075
80006890:	c0 48       	rjmp	80006898 <_dtoa_r+0x774>
80006892:	41 99       	lddsp	r9,sp[0x64]
80006894:	f2 09 11 36 	rsub	r9,r9,54
80006898:	04 98       	mov	r8,r2
8000689a:	00 95       	mov	r5,r0
8000689c:	c1 c8       	rjmp	800068d4 <_dtoa_r+0x7b0>
8000689e:	d7 03       	nop
800068a0:	e2 c8 00 01 	sub	r8,r1,1
800068a4:	58 01       	cp.w	r1,0
800068a6:	e0 05 17 40 	movge	r5,r0
800068aa:	e2 09 17 40 	movge	r9,r1
800068ae:	e1 d1 e5 15 	sublt	r5,r0,r1
800068b2:	f9 b9 05 00 	movlt	r9,0
800068b6:	10 32       	cp.w	r2,r8
800068b8:	e5 d8 e4 18 	subge	r8,r2,r8
800068bc:	f1 d2 e5 18 	sublt	r8,r8,r2
800068c0:	e5 d8 e5 02 	addlt	r2,r2,r8
800068c4:	fb fc 50 11 	ld.wlt	r12,sp[0x44]
800068c8:	f9 d8 e5 0c 	addlt	r12,r12,r8
800068cc:	fb fc 5a 11 	st.wlt	sp[0x44],r12
800068d0:	f9 b8 05 00 	movlt	r8,0
800068d4:	40 4b       	lddsp	r11,sp[0x10]
800068d6:	12 0b       	add	r11,r9
800068d8:	50 08       	stdsp	sp[0x0],r8
800068da:	50 4b       	stdsp	sp[0x10],r11
800068dc:	12 00       	add	r0,r9
800068de:	30 1b       	mov	r11,1
800068e0:	0e 9c       	mov	r12,r7
800068e2:	e0 a0 0a c9 	rcall	80007e74 <__i2b>
800068e6:	40 08       	lddsp	r8,sp[0x0]
800068e8:	18 94       	mov	r4,r12
800068ea:	40 4a       	lddsp	r10,sp[0x10]
800068ec:	58 05       	cp.w	r5,0
800068ee:	5f 99       	srgt	r9
800068f0:	58 0a       	cp.w	r10,0
800068f2:	5f 9a       	srgt	r10
800068f4:	f5 e9 00 09 	and	r9,r10,r9
800068f8:	c0 80       	breq	80006908 <_dtoa_r+0x7e4>
800068fa:	40 4c       	lddsp	r12,sp[0x10]
800068fc:	f8 05 0d 49 	min	r9,r12,r5
80006900:	12 1c       	sub	r12,r9
80006902:	12 10       	sub	r0,r9
80006904:	50 4c       	stdsp	sp[0x10],r12
80006906:	12 15       	sub	r5,r9
80006908:	58 02       	cp.w	r2,0
8000690a:	e0 8a 00 27 	brle	80006958 <_dtoa_r+0x834>
8000690e:	40 db       	lddsp	r11,sp[0x34]
80006910:	58 0b       	cp.w	r11,0
80006912:	c1 d0       	breq	8000694c <_dtoa_r+0x828>
80006914:	58 08       	cp.w	r8,0
80006916:	e0 8a 00 17 	brle	80006944 <_dtoa_r+0x820>
8000691a:	10 9a       	mov	r10,r8
8000691c:	50 08       	stdsp	sp[0x0],r8
8000691e:	08 9b       	mov	r11,r4
80006920:	0e 9c       	mov	r12,r7
80006922:	e0 a0 0a ef 	rcall	80007f00 <__pow5mult>
80006926:	06 9a       	mov	r10,r3
80006928:	18 9b       	mov	r11,r12
8000692a:	18 94       	mov	r4,r12
8000692c:	0e 9c       	mov	r12,r7
8000692e:	e0 a0 0a 23 	rcall	80007d74 <__multiply>
80006932:	18 99       	mov	r9,r12
80006934:	06 9b       	mov	r11,r3
80006936:	50 19       	stdsp	sp[0x4],r9
80006938:	0e 9c       	mov	r12,r7
8000693a:	e0 a0 08 cf 	rcall	80007ad8 <_Bfree>
8000693e:	40 19       	lddsp	r9,sp[0x4]
80006940:	40 08       	lddsp	r8,sp[0x0]
80006942:	12 93       	mov	r3,r9
80006944:	e4 08 01 0a 	sub	r10,r2,r8
80006948:	c0 80       	breq	80006958 <_dtoa_r+0x834>
8000694a:	c0 28       	rjmp	8000694e <_dtoa_r+0x82a>
8000694c:	04 9a       	mov	r10,r2
8000694e:	06 9b       	mov	r11,r3
80006950:	0e 9c       	mov	r12,r7
80006952:	e0 a0 0a d7 	rcall	80007f00 <__pow5mult>
80006956:	18 93       	mov	r3,r12
80006958:	30 1b       	mov	r11,1
8000695a:	0e 9c       	mov	r12,r7
8000695c:	e0 a0 0a 8c 	rcall	80007e74 <__i2b>
80006960:	41 1a       	lddsp	r10,sp[0x44]
80006962:	18 92       	mov	r2,r12
80006964:	58 0a       	cp.w	r10,0
80006966:	e0 8a 00 07 	brle	80006974 <_dtoa_r+0x850>
8000696a:	18 9b       	mov	r11,r12
8000696c:	0e 9c       	mov	r12,r7
8000696e:	e0 a0 0a c9 	rcall	80007f00 <__pow5mult>
80006972:	18 92       	mov	r2,r12
80006974:	40 c9       	lddsp	r9,sp[0x30]
80006976:	58 19       	cp.w	r9,1
80006978:	e0 89 00 14 	brgt	800069a0 <_dtoa_r+0x87c>
8000697c:	40 38       	lddsp	r8,sp[0xc]
8000697e:	58 08       	cp.w	r8,0
80006980:	c1 01       	brne	800069a0 <_dtoa_r+0x87c>
80006982:	40 29       	lddsp	r9,sp[0x8]
80006984:	f1 d9 c0 14 	bfextu	r8,r9,0x0,0x14
80006988:	c0 c1       	brne	800069a0 <_dtoa_r+0x87c>
8000698a:	12 98       	mov	r8,r9
8000698c:	e6 18 7f f0 	andh	r8,0x7ff0,COH
80006990:	c0 80       	breq	800069a0 <_dtoa_r+0x87c>
80006992:	40 4c       	lddsp	r12,sp[0x10]
80006994:	30 1b       	mov	r11,1
80006996:	2f fc       	sub	r12,-1
80006998:	2f f0       	sub	r0,-1
8000699a:	50 4c       	stdsp	sp[0x10],r12
8000699c:	50 6b       	stdsp	sp[0x18],r11
8000699e:	c0 38       	rjmp	800069a4 <_dtoa_r+0x880>
800069a0:	30 0a       	mov	r10,0
800069a2:	50 6a       	stdsp	sp[0x18],r10
800069a4:	41 19       	lddsp	r9,sp[0x44]
800069a6:	58 09       	cp.w	r9,0
800069a8:	c0 31       	brne	800069ae <_dtoa_r+0x88a>
800069aa:	30 1c       	mov	r12,1
800069ac:	c0 98       	rjmp	800069be <_dtoa_r+0x89a>
800069ae:	64 48       	ld.w	r8,r2[0x10]
800069b0:	2f c8       	sub	r8,-4
800069b2:	e4 08 03 2c 	ld.w	r12,r2[r8<<0x2]
800069b6:	e0 a0 08 01 	rcall	800079b8 <__hi0bits>
800069ba:	f8 0c 11 20 	rsub	r12,r12,32
800069be:	40 4b       	lddsp	r11,sp[0x10]
800069c0:	f8 0b 00 08 	add	r8,r12,r11
800069c4:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
800069c8:	c0 c0       	breq	800069e0 <_dtoa_r+0x8bc>
800069ca:	f0 08 11 20 	rsub	r8,r8,32
800069ce:	58 48       	cp.w	r8,4
800069d0:	e0 8a 00 06 	brle	800069dc <_dtoa_r+0x8b8>
800069d4:	20 48       	sub	r8,4
800069d6:	10 0b       	add	r11,r8
800069d8:	50 4b       	stdsp	sp[0x10],r11
800069da:	c0 78       	rjmp	800069e8 <_dtoa_r+0x8c4>
800069dc:	58 48       	cp.w	r8,4
800069de:	c0 70       	breq	800069ec <_dtoa_r+0x8c8>
800069e0:	40 4a       	lddsp	r10,sp[0x10]
800069e2:	2e 48       	sub	r8,-28
800069e4:	10 0a       	add	r10,r8
800069e6:	50 4a       	stdsp	sp[0x10],r10
800069e8:	10 00       	add	r0,r8
800069ea:	10 05       	add	r5,r8
800069ec:	58 00       	cp.w	r0,0
800069ee:	e0 8a 00 08 	brle	800069fe <_dtoa_r+0x8da>
800069f2:	06 9b       	mov	r11,r3
800069f4:	00 9a       	mov	r10,r0
800069f6:	0e 9c       	mov	r12,r7
800069f8:	e0 a0 09 7a 	rcall	80007cec <__lshift>
800069fc:	18 93       	mov	r3,r12
800069fe:	40 49       	lddsp	r9,sp[0x10]
80006a00:	58 09       	cp.w	r9,0
80006a02:	e0 8a 00 08 	brle	80006a12 <_dtoa_r+0x8ee>
80006a06:	04 9b       	mov	r11,r2
80006a08:	12 9a       	mov	r10,r9
80006a0a:	0e 9c       	mov	r12,r7
80006a0c:	e0 a0 09 70 	rcall	80007cec <__lshift>
80006a10:	18 92       	mov	r2,r12
80006a12:	41 48       	lddsp	r8,sp[0x50]
80006a14:	58 08       	cp.w	r8,0
80006a16:	c1 b0       	breq	80006a4c <_dtoa_r+0x928>
80006a18:	04 9b       	mov	r11,r2
80006a1a:	06 9c       	mov	r12,r3
80006a1c:	e0 a0 08 45 	rcall	80007aa6 <__mcmp>
80006a20:	c1 64       	brge	80006a4c <_dtoa_r+0x928>
80006a22:	06 9b       	mov	r11,r3
80006a24:	30 09       	mov	r9,0
80006a26:	30 aa       	mov	r10,10
80006a28:	0e 9c       	mov	r12,r7
80006a2a:	e0 a0 0a 2d 	rcall	80007e84 <__multadd>
80006a2e:	20 16       	sub	r6,1
80006a30:	18 93       	mov	r3,r12
80006a32:	40 dc       	lddsp	r12,sp[0x34]
80006a34:	58 0c       	cp.w	r12,0
80006a36:	c0 31       	brne	80006a3c <_dtoa_r+0x918>
80006a38:	40 91       	lddsp	r1,sp[0x24]
80006a3a:	c0 98       	rjmp	80006a4c <_dtoa_r+0x928>
80006a3c:	08 9b       	mov	r11,r4
80006a3e:	40 91       	lddsp	r1,sp[0x24]
80006a40:	30 09       	mov	r9,0
80006a42:	30 aa       	mov	r10,10
80006a44:	0e 9c       	mov	r12,r7
80006a46:	e0 a0 0a 1f 	rcall	80007e84 <__multadd>
80006a4a:	18 94       	mov	r4,r12
80006a4c:	58 01       	cp.w	r1,0
80006a4e:	5f a9       	srle	r9
80006a50:	40 cb       	lddsp	r11,sp[0x30]
80006a52:	58 2b       	cp.w	r11,2
80006a54:	5f 98       	srgt	r8
80006a56:	f3 e8 00 08 	and	r8,r9,r8
80006a5a:	c2 50       	breq	80006aa4 <_dtoa_r+0x980>
80006a5c:	58 01       	cp.w	r1,0
80006a5e:	c1 11       	brne	80006a80 <_dtoa_r+0x95c>
80006a60:	04 9b       	mov	r11,r2
80006a62:	02 99       	mov	r9,r1
80006a64:	30 5a       	mov	r10,5
80006a66:	0e 9c       	mov	r12,r7
80006a68:	e0 a0 0a 0e 	rcall	80007e84 <__multadd>
80006a6c:	18 92       	mov	r2,r12
80006a6e:	18 9b       	mov	r11,r12
80006a70:	06 9c       	mov	r12,r3
80006a72:	e0 a0 08 1a 	rcall	80007aa6 <__mcmp>
80006a76:	e0 89 00 0f 	brgt	80006a94 <_dtoa_r+0x970>
80006a7a:	c0 38       	rjmp	80006a80 <_dtoa_r+0x95c>
80006a7c:	30 02       	mov	r2,0
80006a7e:	04 94       	mov	r4,r2
80006a80:	40 ea       	lddsp	r10,sp[0x38]
80006a82:	30 09       	mov	r9,0
80006a84:	5c da       	com	r10
80006a86:	40 85       	lddsp	r5,sp[0x20]
80006a88:	50 6a       	stdsp	sp[0x18],r10
80006a8a:	50 49       	stdsp	sp[0x10],r9
80006a8c:	c0 f9       	rjmp	80006caa <_dtoa_r+0xb86>
80006a8e:	08 92       	mov	r2,r4
80006a90:	40 66       	lddsp	r6,sp[0x18]
80006a92:	04 94       	mov	r4,r2
80006a94:	2f f6       	sub	r6,-1
80006a96:	50 66       	stdsp	sp[0x18],r6
80006a98:	33 18       	mov	r8,49
80006a9a:	40 85       	lddsp	r5,sp[0x20]
80006a9c:	0a c8       	st.b	r5++,r8
80006a9e:	30 08       	mov	r8,0
80006aa0:	50 48       	stdsp	sp[0x10],r8
80006aa2:	c0 49       	rjmp	80006caa <_dtoa_r+0xb86>
80006aa4:	40 dc       	lddsp	r12,sp[0x34]
80006aa6:	58 0c       	cp.w	r12,0
80006aa8:	e0 80 00 b5 	breq	80006c12 <_dtoa_r+0xaee>
80006aac:	58 05       	cp.w	r5,0
80006aae:	e0 8a 00 08 	brle	80006abe <_dtoa_r+0x99a>
80006ab2:	08 9b       	mov	r11,r4
80006ab4:	0a 9a       	mov	r10,r5
80006ab6:	0e 9c       	mov	r12,r7
80006ab8:	e0 a0 09 1a 	rcall	80007cec <__lshift>
80006abc:	18 94       	mov	r4,r12
80006abe:	40 6b       	lddsp	r11,sp[0x18]
80006ac0:	58 0b       	cp.w	r11,0
80006ac2:	c0 31       	brne	80006ac8 <_dtoa_r+0x9a4>
80006ac4:	08 9c       	mov	r12,r4
80006ac6:	c1 38       	rjmp	80006aec <_dtoa_r+0x9c8>
80006ac8:	68 1b       	ld.w	r11,r4[0x4]
80006aca:	0e 9c       	mov	r12,r7
80006acc:	e0 a0 08 20 	rcall	80007b0c <_Balloc>
80006ad0:	68 4a       	ld.w	r10,r4[0x10]
80006ad2:	18 95       	mov	r5,r12
80006ad4:	e8 cb ff f4 	sub	r11,r4,-12
80006ad8:	2f ea       	sub	r10,-2
80006ada:	2f 4c       	sub	r12,-12
80006adc:	a3 6a       	lsl	r10,0x2
80006ade:	fe b0 e8 3e 	rcall	80003b5a <memcpy>
80006ae2:	0a 9b       	mov	r11,r5
80006ae4:	30 1a       	mov	r10,1
80006ae6:	0e 9c       	mov	r12,r7
80006ae8:	e0 a0 09 02 	rcall	80007cec <__lshift>
80006aec:	50 44       	stdsp	sp[0x10],r4
80006aee:	40 3a       	lddsp	r10,sp[0xc]
80006af0:	30 19       	mov	r9,1
80006af2:	f5 da c0 01 	bfextu	r10,r10,0x0,0x1
80006af6:	18 94       	mov	r4,r12
80006af8:	50 da       	stdsp	sp[0x34],r10
80006afa:	40 85       	lddsp	r5,sp[0x20]
80006afc:	50 99       	stdsp	sp[0x24],r9
80006afe:	50 26       	stdsp	sp[0x8],r6
80006b00:	50 e1       	stdsp	sp[0x38],r1
80006b02:	04 9b       	mov	r11,r2
80006b04:	06 9c       	mov	r12,r3
80006b06:	fe b0 fa 7f 	rcall	80006004 <quorem>
80006b0a:	40 4b       	lddsp	r11,sp[0x10]
80006b0c:	f8 c0 ff d0 	sub	r0,r12,-48
80006b10:	06 9c       	mov	r12,r3
80006b12:	e0 a0 07 ca 	rcall	80007aa6 <__mcmp>
80006b16:	08 9a       	mov	r10,r4
80006b18:	50 6c       	stdsp	sp[0x18],r12
80006b1a:	04 9b       	mov	r11,r2
80006b1c:	0e 9c       	mov	r12,r7
80006b1e:	e0 a0 08 7f 	rcall	80007c1c <__mdiff>
80006b22:	18 91       	mov	r1,r12
80006b24:	78 38       	ld.w	r8,r12[0xc]
80006b26:	58 08       	cp.w	r8,0
80006b28:	c0 30       	breq	80006b2e <_dtoa_r+0xa0a>
80006b2a:	30 16       	mov	r6,1
80006b2c:	c0 68       	rjmp	80006b38 <_dtoa_r+0xa14>
80006b2e:	18 9b       	mov	r11,r12
80006b30:	06 9c       	mov	r12,r3
80006b32:	e0 a0 07 ba 	rcall	80007aa6 <__mcmp>
80006b36:	18 96       	mov	r6,r12
80006b38:	0e 9c       	mov	r12,r7
80006b3a:	02 9b       	mov	r11,r1
80006b3c:	e0 a0 07 ce 	rcall	80007ad8 <_Bfree>
80006b40:	40 cc       	lddsp	r12,sp[0x30]
80006b42:	ed ec 10 08 	or	r8,r6,r12
80006b46:	c0 d1       	brne	80006b60 <_dtoa_r+0xa3c>
80006b48:	40 db       	lddsp	r11,sp[0x34]
80006b4a:	58 0b       	cp.w	r11,0
80006b4c:	c0 a1       	brne	80006b60 <_dtoa_r+0xa3c>
80006b4e:	40 26       	lddsp	r6,sp[0x8]
80006b50:	e0 40 00 39 	cp.w	r0,57
80006b54:	c3 00       	breq	80006bb4 <_dtoa_r+0xa90>
80006b56:	40 6a       	lddsp	r10,sp[0x18]
80006b58:	58 0a       	cp.w	r10,0
80006b5a:	e0 89 00 24 	brgt	80006ba2 <_dtoa_r+0xa7e>
80006b5e:	c2 f8       	rjmp	80006bbc <_dtoa_r+0xa98>
80006b60:	40 69       	lddsp	r9,sp[0x18]
80006b62:	58 09       	cp.w	r9,0
80006b64:	c0 85       	brlt	80006b74 <_dtoa_r+0xa50>
80006b66:	12 98       	mov	r8,r9
80006b68:	40 cc       	lddsp	r12,sp[0x30]
80006b6a:	18 48       	or	r8,r12
80006b6c:	c1 d1       	brne	80006ba6 <_dtoa_r+0xa82>
80006b6e:	40 db       	lddsp	r11,sp[0x34]
80006b70:	58 0b       	cp.w	r11,0
80006b72:	c1 a1       	brne	80006ba6 <_dtoa_r+0xa82>
80006b74:	0c 99       	mov	r9,r6
80006b76:	40 26       	lddsp	r6,sp[0x8]
80006b78:	58 09       	cp.w	r9,0
80006b7a:	e0 8a 00 21 	brle	80006bbc <_dtoa_r+0xa98>
80006b7e:	06 9b       	mov	r11,r3
80006b80:	30 1a       	mov	r10,1
80006b82:	0e 9c       	mov	r12,r7
80006b84:	e0 a0 08 b4 	rcall	80007cec <__lshift>
80006b88:	04 9b       	mov	r11,r2
80006b8a:	18 93       	mov	r3,r12
80006b8c:	e0 a0 07 8d 	rcall	80007aa6 <__mcmp>
80006b90:	e0 89 00 06 	brgt	80006b9c <_dtoa_r+0xa78>
80006b94:	c1 41       	brne	80006bbc <_dtoa_r+0xa98>
80006b96:	ed b0 00 00 	bld	r0,0x0
80006b9a:	c1 11       	brne	80006bbc <_dtoa_r+0xa98>
80006b9c:	e0 40 00 39 	cp.w	r0,57
80006ba0:	c0 a0       	breq	80006bb4 <_dtoa_r+0xa90>
80006ba2:	2f f0       	sub	r0,-1
80006ba4:	c0 c8       	rjmp	80006bbc <_dtoa_r+0xa98>
80006ba6:	58 06       	cp.w	r6,0
80006ba8:	e0 8a 00 0c 	brle	80006bc0 <_dtoa_r+0xa9c>
80006bac:	40 26       	lddsp	r6,sp[0x8]
80006bae:	e0 40 00 39 	cp.w	r0,57
80006bb2:	c0 41       	brne	80006bba <_dtoa_r+0xa96>
80006bb4:	33 98       	mov	r8,57
80006bb6:	0a c8       	st.b	r5++,r8
80006bb8:	c6 78       	rjmp	80006c86 <_dtoa_r+0xb62>
80006bba:	2f f0       	sub	r0,-1
80006bbc:	0a c0       	st.b	r5++,r0
80006bbe:	c7 58       	rjmp	80006ca8 <_dtoa_r+0xb84>
80006bc0:	0a c0       	st.b	r5++,r0
80006bc2:	40 9a       	lddsp	r10,sp[0x24]
80006bc4:	40 e9       	lddsp	r9,sp[0x38]
80006bc6:	12 3a       	cp.w	r10,r9
80006bc8:	c4 30       	breq	80006c4e <_dtoa_r+0xb2a>
80006bca:	06 9b       	mov	r11,r3
80006bcc:	30 09       	mov	r9,0
80006bce:	30 aa       	mov	r10,10
80006bd0:	0e 9c       	mov	r12,r7
80006bd2:	e0 a0 09 59 	rcall	80007e84 <__multadd>
80006bd6:	40 48       	lddsp	r8,sp[0x10]
80006bd8:	18 93       	mov	r3,r12
80006bda:	08 38       	cp.w	r8,r4
80006bdc:	c0 91       	brne	80006bee <_dtoa_r+0xaca>
80006bde:	10 9b       	mov	r11,r8
80006be0:	30 09       	mov	r9,0
80006be2:	30 aa       	mov	r10,10
80006be4:	0e 9c       	mov	r12,r7
80006be6:	e0 a0 09 4f 	rcall	80007e84 <__multadd>
80006bea:	50 4c       	stdsp	sp[0x10],r12
80006bec:	c0 e8       	rjmp	80006c08 <_dtoa_r+0xae4>
80006bee:	40 4b       	lddsp	r11,sp[0x10]
80006bf0:	30 09       	mov	r9,0
80006bf2:	30 aa       	mov	r10,10
80006bf4:	0e 9c       	mov	r12,r7
80006bf6:	e0 a0 09 47 	rcall	80007e84 <__multadd>
80006bfa:	08 9b       	mov	r11,r4
80006bfc:	50 4c       	stdsp	sp[0x10],r12
80006bfe:	30 09       	mov	r9,0
80006c00:	30 aa       	mov	r10,10
80006c02:	0e 9c       	mov	r12,r7
80006c04:	e0 a0 09 40 	rcall	80007e84 <__multadd>
80006c08:	18 94       	mov	r4,r12
80006c0a:	40 9c       	lddsp	r12,sp[0x24]
80006c0c:	2f fc       	sub	r12,-1
80006c0e:	50 9c       	stdsp	sp[0x24],r12
80006c10:	c7 9b       	rjmp	80006b02 <_dtoa_r+0x9de>
80006c12:	30 18       	mov	r8,1
80006c14:	06 90       	mov	r0,r3
80006c16:	40 85       	lddsp	r5,sp[0x20]
80006c18:	08 93       	mov	r3,r4
80006c1a:	0c 94       	mov	r4,r6
80006c1c:	10 96       	mov	r6,r8
80006c1e:	04 9b       	mov	r11,r2
80006c20:	00 9c       	mov	r12,r0
80006c22:	fe b0 f9 f1 	rcall	80006004 <quorem>
80006c26:	2d 0c       	sub	r12,-48
80006c28:	0a cc       	st.b	r5++,r12
80006c2a:	02 36       	cp.w	r6,r1
80006c2c:	c0 a4       	brge	80006c40 <_dtoa_r+0xb1c>
80006c2e:	00 9b       	mov	r11,r0
80006c30:	30 09       	mov	r9,0
80006c32:	30 aa       	mov	r10,10
80006c34:	0e 9c       	mov	r12,r7
80006c36:	2f f6       	sub	r6,-1
80006c38:	e0 a0 09 26 	rcall	80007e84 <__multadd>
80006c3c:	18 90       	mov	r0,r12
80006c3e:	cf 0b       	rjmp	80006c1e <_dtoa_r+0xafa>
80006c40:	08 96       	mov	r6,r4
80006c42:	30 0b       	mov	r11,0
80006c44:	06 94       	mov	r4,r3
80006c46:	50 4b       	stdsp	sp[0x10],r11
80006c48:	00 93       	mov	r3,r0
80006c4a:	18 90       	mov	r0,r12
80006c4c:	c0 28       	rjmp	80006c50 <_dtoa_r+0xb2c>
80006c4e:	40 26       	lddsp	r6,sp[0x8]
80006c50:	06 9b       	mov	r11,r3
80006c52:	30 1a       	mov	r10,1
80006c54:	0e 9c       	mov	r12,r7
80006c56:	e0 a0 08 4b 	rcall	80007cec <__lshift>
80006c5a:	04 9b       	mov	r11,r2
80006c5c:	18 93       	mov	r3,r12
80006c5e:	e0 a0 07 24 	rcall	80007aa6 <__mcmp>
80006c62:	e0 89 00 12 	brgt	80006c86 <_dtoa_r+0xb62>
80006c66:	c1 b1       	brne	80006c9c <_dtoa_r+0xb78>
80006c68:	e1 d0 c0 01 	bfextu	r0,r0,0x0,0x1
80006c6c:	c0 d1       	brne	80006c86 <_dtoa_r+0xb62>
80006c6e:	c1 78       	rjmp	80006c9c <_dtoa_r+0xb78>
80006c70:	40 89       	lddsp	r9,sp[0x20]
80006c72:	12 38       	cp.w	r8,r9
80006c74:	c0 30       	breq	80006c7a <_dtoa_r+0xb56>
80006c76:	10 95       	mov	r5,r8
80006c78:	c0 88       	rjmp	80006c88 <_dtoa_r+0xb64>
80006c7a:	2f f6       	sub	r6,-1
80006c7c:	50 66       	stdsp	sp[0x18],r6
80006c7e:	33 18       	mov	r8,49
80006c80:	40 8c       	lddsp	r12,sp[0x20]
80006c82:	b8 88       	st.b	r12[0x0],r8
80006c84:	c1 38       	rjmp	80006caa <_dtoa_r+0xb86>
80006c86:	33 9a       	mov	r10,57
80006c88:	0a 98       	mov	r8,r5
80006c8a:	11 79       	ld.ub	r9,--r8
80006c8c:	f4 09 18 00 	cp.b	r9,r10
80006c90:	cf 00       	breq	80006c70 <_dtoa_r+0xb4c>
80006c92:	2f f9       	sub	r9,-1
80006c94:	b0 89       	st.b	r8[0x0],r9
80006c96:	c0 98       	rjmp	80006ca8 <_dtoa_r+0xb84>
80006c98:	10 95       	mov	r5,r8
80006c9a:	c0 28       	rjmp	80006c9e <_dtoa_r+0xb7a>
80006c9c:	33 09       	mov	r9,48
80006c9e:	0a 98       	mov	r8,r5
80006ca0:	11 7a       	ld.ub	r10,--r8
80006ca2:	f2 0a 18 00 	cp.b	r10,r9
80006ca6:	cf 90       	breq	80006c98 <_dtoa_r+0xb74>
80006ca8:	50 66       	stdsp	sp[0x18],r6
80006caa:	04 9b       	mov	r11,r2
80006cac:	0e 9c       	mov	r12,r7
80006cae:	e0 a0 07 15 	rcall	80007ad8 <_Bfree>
80006cb2:	58 04       	cp.w	r4,0
80006cb4:	c1 20       	breq	80006cd8 <_dtoa_r+0xbb4>
80006cb6:	40 4b       	lddsp	r11,sp[0x10]
80006cb8:	08 3b       	cp.w	r11,r4
80006cba:	5f 19       	srne	r9
80006cbc:	58 0b       	cp.w	r11,0
80006cbe:	5f 18       	srne	r8
80006cc0:	f3 e8 00 08 	and	r8,r9,r8
80006cc4:	c0 40       	breq	80006ccc <_dtoa_r+0xba8>
80006cc6:	0e 9c       	mov	r12,r7
80006cc8:	e0 a0 07 08 	rcall	80007ad8 <_Bfree>
80006ccc:	08 9b       	mov	r11,r4
80006cce:	0e 9c       	mov	r12,r7
80006cd0:	e0 a0 07 04 	rcall	80007ad8 <_Bfree>
80006cd4:	c0 28       	rjmp	80006cd8 <_dtoa_r+0xbb4>
80006cd6:	50 66       	stdsp	sp[0x18],r6
80006cd8:	0e 9c       	mov	r12,r7
80006cda:	06 9b       	mov	r11,r3
80006cdc:	e0 a0 06 fe 	rcall	80007ad8 <_Bfree>
80006ce0:	30 08       	mov	r8,0
80006ce2:	aa 88       	st.b	r5[0x0],r8
80006ce4:	40 68       	lddsp	r8,sp[0x18]
80006ce6:	41 5a       	lddsp	r10,sp[0x54]
80006ce8:	2f f8       	sub	r8,-1
80006cea:	41 29       	lddsp	r9,sp[0x48]
80006cec:	95 08       	st.w	r10[0x0],r8
80006cee:	40 8c       	lddsp	r12,sp[0x20]
80006cf0:	58 09       	cp.w	r9,0
80006cf2:	fb f8 10 12 	ld.wne	r8,sp[0x48]
80006cf6:	f1 f5 1a 00 	st.wne	r8[0x0],r5
80006cfa:	2e 6d       	sub	sp,-104
80006cfc:	d8 32       	popm	r0-r7,pc
80006cfe:	d7 03       	nop

80006d00 <_fflush_r>:
80006d00:	d4 21       	pushm	r4-r7,lr
80006d02:	16 97       	mov	r7,r11
80006d04:	18 96       	mov	r6,r12
80006d06:	76 48       	ld.w	r8,r11[0x10]
80006d08:	58 08       	cp.w	r8,0
80006d0a:	c7 f0       	breq	80006e08 <_fflush_r+0x108>
80006d0c:	58 0c       	cp.w	r12,0
80006d0e:	c0 50       	breq	80006d18 <_fflush_r+0x18>
80006d10:	78 68       	ld.w	r8,r12[0x18]
80006d12:	58 08       	cp.w	r8,0
80006d14:	c0 21       	brne	80006d18 <_fflush_r+0x18>
80006d16:	cc dc       	rcall	80006eb0 <__sinit>
80006d18:	fe c8 cf 84 	sub	r8,pc,-12412
80006d1c:	10 37       	cp.w	r7,r8
80006d1e:	c0 31       	brne	80006d24 <_fflush_r+0x24>
80006d20:	6c 07       	ld.w	r7,r6[0x0]
80006d22:	c0 c8       	rjmp	80006d3a <_fflush_r+0x3a>
80006d24:	fe c8 cf 70 	sub	r8,pc,-12432
80006d28:	10 37       	cp.w	r7,r8
80006d2a:	c0 31       	brne	80006d30 <_fflush_r+0x30>
80006d2c:	6c 17       	ld.w	r7,r6[0x4]
80006d2e:	c0 68       	rjmp	80006d3a <_fflush_r+0x3a>
80006d30:	fe c8 cf 5c 	sub	r8,pc,-12452
80006d34:	10 37       	cp.w	r7,r8
80006d36:	ed f7 00 02 	ld.weq	r7,r6[0x8]
80006d3a:	8e 6a       	ld.sh	r10,r7[0xc]
80006d3c:	14 98       	mov	r8,r10
80006d3e:	ed ba 00 03 	bld	r10,0x3
80006d42:	c4 20       	breq	80006dc6 <_fflush_r+0xc6>
80006d44:	ab ba       	sbr	r10,0xb
80006d46:	ae 6a       	st.h	r7[0xc],r10
80006d48:	6e 18       	ld.w	r8,r7[0x4]
80006d4a:	58 08       	cp.w	r8,0
80006d4c:	e0 89 00 06 	brgt	80006d58 <_fflush_r+0x58>
80006d50:	6f 08       	ld.w	r8,r7[0x40]
80006d52:	58 08       	cp.w	r8,0
80006d54:	e0 8a 00 5a 	brle	80006e08 <_fflush_r+0x108>
80006d58:	6e b8       	ld.w	r8,r7[0x2c]
80006d5a:	58 08       	cp.w	r8,0
80006d5c:	c5 60       	breq	80006e08 <_fflush_r+0x108>
80006d5e:	e2 1a 10 00 	andl	r10,0x1000,COH
80006d62:	c0 30       	breq	80006d68 <_fflush_r+0x68>
80006d64:	6f 55       	ld.w	r5,r7[0x54]
80006d66:	c0 f8       	rjmp	80006d84 <_fflush_r+0x84>
80006d68:	30 19       	mov	r9,1
80006d6a:	6e 8b       	ld.w	r11,r7[0x20]
80006d6c:	0c 9c       	mov	r12,r6
80006d6e:	5d 18       	icall	r8
80006d70:	18 95       	mov	r5,r12
80006d72:	5b fc       	cp.w	r12,-1
80006d74:	c0 81       	brne	80006d84 <_fflush_r+0x84>
80006d76:	6c 38       	ld.w	r8,r6[0xc]
80006d78:	59 d8       	cp.w	r8,29
80006d7a:	c4 70       	breq	80006e08 <_fflush_r+0x108>
80006d7c:	8e 68       	ld.sh	r8,r7[0xc]
80006d7e:	a7 a8       	sbr	r8,0x6
80006d80:	ae 68       	st.h	r7[0xc],r8
80006d82:	d8 22       	popm	r4-r7,pc
80006d84:	8e 68       	ld.sh	r8,r7[0xc]
80006d86:	ed b8 00 02 	bld	r8,0x2
80006d8a:	c0 91       	brne	80006d9c <_fflush_r+0x9c>
80006d8c:	6e 18       	ld.w	r8,r7[0x4]
80006d8e:	10 15       	sub	r5,r8
80006d90:	6e d8       	ld.w	r8,r7[0x34]
80006d92:	58 08       	cp.w	r8,0
80006d94:	ef f8 10 10 	ld.wne	r8,r7[0x40]
80006d98:	eb d8 e1 15 	subne	r5,r5,r8
80006d9c:	6e b8       	ld.w	r8,r7[0x2c]
80006d9e:	0c 9c       	mov	r12,r6
80006da0:	30 09       	mov	r9,0
80006da2:	0a 9a       	mov	r10,r5
80006da4:	6e 8b       	ld.w	r11,r7[0x20]
80006da6:	5d 18       	icall	r8
80006da8:	8e 68       	ld.sh	r8,r7[0xc]
80006daa:	0a 3c       	cp.w	r12,r5
80006dac:	c2 61       	brne	80006df8 <_fflush_r+0xf8>
80006dae:	ab d8       	cbr	r8,0xb
80006db0:	30 0c       	mov	r12,0
80006db2:	6e 49       	ld.w	r9,r7[0x10]
80006db4:	ae 68       	st.h	r7[0xc],r8
80006db6:	8f 1c       	st.w	r7[0x4],r12
80006db8:	8f 09       	st.w	r7[0x0],r9
80006dba:	ed b8 00 0c 	bld	r8,0xc
80006dbe:	c2 51       	brne	80006e08 <_fflush_r+0x108>
80006dc0:	ef 45 00 54 	st.w	r7[84],r5
80006dc4:	d8 22       	popm	r4-r7,pc
80006dc6:	6e 45       	ld.w	r5,r7[0x10]
80006dc8:	58 05       	cp.w	r5,0
80006dca:	c1 f0       	breq	80006e08 <_fflush_r+0x108>
80006dcc:	6e 04       	ld.w	r4,r7[0x0]
80006dce:	f5 da c0 02 	bfextu	r10,r10,0x0,0x2
80006dd2:	8f 05       	st.w	r7[0x0],r5
80006dd4:	f9 b8 01 00 	movne	r8,0
80006dd8:	ef f8 00 05 	ld.weq	r8,r7[0x14]
80006ddc:	0a 14       	sub	r4,r5
80006dde:	8f 28       	st.w	r7[0x8],r8
80006de0:	c1 18       	rjmp	80006e02 <_fflush_r+0x102>
80006de2:	08 99       	mov	r9,r4
80006de4:	0a 9a       	mov	r10,r5
80006de6:	6e a8       	ld.w	r8,r7[0x28]
80006de8:	6e 8b       	ld.w	r11,r7[0x20]
80006dea:	0c 9c       	mov	r12,r6
80006dec:	5d 18       	icall	r8
80006dee:	18 14       	sub	r4,r12
80006df0:	58 0c       	cp.w	r12,0
80006df2:	e0 89 00 07 	brgt	80006e00 <_fflush_r+0x100>
80006df6:	8e 68       	ld.sh	r8,r7[0xc]
80006df8:	a7 a8       	sbr	r8,0x6
80006dfa:	3f fc       	mov	r12,-1
80006dfc:	ae 68       	st.h	r7[0xc],r8
80006dfe:	d8 22       	popm	r4-r7,pc
80006e00:	18 05       	add	r5,r12
80006e02:	58 04       	cp.w	r4,0
80006e04:	fe 99 ff ef 	brgt	80006de2 <_fflush_r+0xe2>
80006e08:	d8 2a       	popm	r4-r7,pc,r12=0
80006e0a:	d7 03       	nop

80006e0c <__sfp_lock_acquire>:
80006e0c:	5e fc       	retal	r12

80006e0e <__sfp_lock_release>:
80006e0e:	5e fc       	retal	r12

80006e10 <_cleanup_r>:
80006e10:	d4 01       	pushm	lr
80006e12:	fe cb e8 7a 	sub	r11,pc,-6022
80006e16:	e0 a0 02 fd 	rcall	80007410 <_fwalk>
80006e1a:	d8 02       	popm	pc

80006e1c <__sfmoreglue>:
80006e1c:	d4 21       	pushm	r4-r7,lr
80006e1e:	16 95       	mov	r5,r11
80006e20:	f6 06 10 5c 	mul	r6,r11,92
80006e24:	ec cb ff f4 	sub	r11,r6,-12
80006e28:	e0 a0 03 84 	rcall	80007530 <_malloc_r>
80006e2c:	18 97       	mov	r7,r12
80006e2e:	c0 90       	breq	80006e40 <__sfmoreglue+0x24>
80006e30:	99 15       	st.w	r12[0x4],r5
80006e32:	30 0b       	mov	r11,0
80006e34:	2f 4c       	sub	r12,-12
80006e36:	0c 9a       	mov	r10,r6
80006e38:	8f 2c       	st.w	r7[0x8],r12
80006e3a:	8f 0b       	st.w	r7[0x0],r11
80006e3c:	fe b0 e7 33 	rcall	80003ca2 <memset>
80006e40:	0e 9c       	mov	r12,r7
80006e42:	d8 22       	popm	r4-r7,pc

80006e44 <__sfp>:
80006e44:	d4 21       	pushm	r4-r7,lr
80006e46:	fe c8 d0 4e 	sub	r8,pc,-12210
80006e4a:	18 96       	mov	r6,r12
80006e4c:	70 07       	ld.w	r7,r8[0x0]
80006e4e:	6e 68       	ld.w	r8,r7[0x18]
80006e50:	58 08       	cp.w	r8,0
80006e52:	c0 31       	brne	80006e58 <__sfp+0x14>
80006e54:	0e 9c       	mov	r12,r7
80006e56:	c2 dc       	rcall	80006eb0 <__sinit>
80006e58:	ee c7 ff 28 	sub	r7,r7,-216
80006e5c:	30 05       	mov	r5,0
80006e5e:	6e 2c       	ld.w	r12,r7[0x8]
80006e60:	6e 18       	ld.w	r8,r7[0x4]
80006e62:	c0 68       	rjmp	80006e6e <__sfp+0x2a>
80006e64:	98 69       	ld.sh	r9,r12[0xc]
80006e66:	ea 09 19 00 	cp.h	r9,r5
80006e6a:	c1 10       	breq	80006e8c <__sfp+0x48>
80006e6c:	2a 4c       	sub	r12,-92
80006e6e:	20 18       	sub	r8,1
80006e70:	cf a7       	brpl	80006e64 <__sfp+0x20>
80006e72:	6e 08       	ld.w	r8,r7[0x0]
80006e74:	58 08       	cp.w	r8,0
80006e76:	c0 61       	brne	80006e82 <__sfp+0x3e>
80006e78:	30 4b       	mov	r11,4
80006e7a:	0c 9c       	mov	r12,r6
80006e7c:	cd 0f       	rcall	80006e1c <__sfmoreglue>
80006e7e:	8f 0c       	st.w	r7[0x0],r12
80006e80:	c0 30       	breq	80006e86 <__sfp+0x42>
80006e82:	6e 07       	ld.w	r7,r7[0x0]
80006e84:	ce db       	rjmp	80006e5e <__sfp+0x1a>
80006e86:	30 c8       	mov	r8,12
80006e88:	8d 38       	st.w	r6[0xc],r8
80006e8a:	d8 22       	popm	r4-r7,pc
80006e8c:	30 08       	mov	r8,0
80006e8e:	f9 48 00 4c 	st.w	r12[76],r8
80006e92:	99 08       	st.w	r12[0x0],r8
80006e94:	99 28       	st.w	r12[0x8],r8
80006e96:	99 18       	st.w	r12[0x4],r8
80006e98:	99 48       	st.w	r12[0x10],r8
80006e9a:	99 58       	st.w	r12[0x14],r8
80006e9c:	99 68       	st.w	r12[0x18],r8
80006e9e:	99 d8       	st.w	r12[0x34],r8
80006ea0:	99 e8       	st.w	r12[0x38],r8
80006ea2:	f9 48 00 48 	st.w	r12[72],r8
80006ea6:	3f f8       	mov	r8,-1
80006ea8:	b8 78       	st.h	r12[0xe],r8
80006eaa:	30 18       	mov	r8,1
80006eac:	b8 68       	st.h	r12[0xc],r8
80006eae:	d8 22       	popm	r4-r7,pc

80006eb0 <__sinit>:
80006eb0:	d4 21       	pushm	r4-r7,lr
80006eb2:	18 96       	mov	r6,r12
80006eb4:	78 67       	ld.w	r7,r12[0x18]
80006eb6:	58 07       	cp.w	r7,0
80006eb8:	c4 91       	brne	80006f4a <__sinit+0x9a>
80006eba:	fe c8 00 aa 	sub	r8,pc,170
80006ebe:	30 15       	mov	r5,1
80006ec0:	99 a8       	st.w	r12[0x28],r8
80006ec2:	f9 47 00 d8 	st.w	r12[216],r7
80006ec6:	f9 47 00 dc 	st.w	r12[220],r7
80006eca:	f9 47 00 e0 	st.w	r12[224],r7
80006ece:	99 65       	st.w	r12[0x18],r5
80006ed0:	cb af       	rcall	80006e44 <__sfp>
80006ed2:	8d 0c       	st.w	r6[0x0],r12
80006ed4:	0c 9c       	mov	r12,r6
80006ed6:	cb 7f       	rcall	80006e44 <__sfp>
80006ed8:	8d 1c       	st.w	r6[0x4],r12
80006eda:	0c 9c       	mov	r12,r6
80006edc:	cb 4f       	rcall	80006e44 <__sfp>
80006ede:	6c 09       	ld.w	r9,r6[0x0]
80006ee0:	30 48       	mov	r8,4
80006ee2:	93 07       	st.w	r9[0x0],r7
80006ee4:	b2 68       	st.h	r9[0xc],r8
80006ee6:	93 17       	st.w	r9[0x4],r7
80006ee8:	93 27       	st.w	r9[0x8],r7
80006eea:	6c 18       	ld.w	r8,r6[0x4]
80006eec:	b2 77       	st.h	r9[0xe],r7
80006eee:	93 47       	st.w	r9[0x10],r7
80006ef0:	93 57       	st.w	r9[0x14],r7
80006ef2:	93 67       	st.w	r9[0x18],r7
80006ef4:	93 89       	st.w	r9[0x20],r9
80006ef6:	91 07       	st.w	r8[0x0],r7
80006ef8:	91 17       	st.w	r8[0x4],r7
80006efa:	91 27       	st.w	r8[0x8],r7
80006efc:	fe ce eb f4 	sub	lr,pc,-5132
80006f00:	fe cb ec 24 	sub	r11,pc,-5084
80006f04:	93 9e       	st.w	r9[0x24],lr
80006f06:	93 ab       	st.w	r9[0x28],r11
80006f08:	fe ca ec 4c 	sub	r10,pc,-5044
80006f0c:	fe c4 ec 58 	sub	r4,pc,-5032
80006f10:	93 ba       	st.w	r9[0x2c],r10
80006f12:	93 c4       	st.w	r9[0x30],r4
80006f14:	30 99       	mov	r9,9
80006f16:	b0 69       	st.h	r8[0xc],r9
80006f18:	b0 75       	st.h	r8[0xe],r5
80006f1a:	91 c4       	st.w	r8[0x30],r4
80006f1c:	91 47       	st.w	r8[0x10],r7
80006f1e:	91 57       	st.w	r8[0x14],r7
80006f20:	91 67       	st.w	r8[0x18],r7
80006f22:	91 88       	st.w	r8[0x20],r8
80006f24:	91 9e       	st.w	r8[0x24],lr
80006f26:	91 ab       	st.w	r8[0x28],r11
80006f28:	91 ba       	st.w	r8[0x2c],r10
80006f2a:	8d 2c       	st.w	r6[0x8],r12
80006f2c:	31 28       	mov	r8,18
80006f2e:	99 07       	st.w	r12[0x0],r7
80006f30:	b8 68       	st.h	r12[0xc],r8
80006f32:	99 17       	st.w	r12[0x4],r7
80006f34:	99 27       	st.w	r12[0x8],r7
80006f36:	30 28       	mov	r8,2
80006f38:	b8 78       	st.h	r12[0xe],r8
80006f3a:	99 c4       	st.w	r12[0x30],r4
80006f3c:	99 67       	st.w	r12[0x18],r7
80006f3e:	99 9e       	st.w	r12[0x24],lr
80006f40:	99 ab       	st.w	r12[0x28],r11
80006f42:	99 ba       	st.w	r12[0x2c],r10
80006f44:	99 47       	st.w	r12[0x10],r7
80006f46:	99 57       	st.w	r12[0x14],r7
80006f48:	99 8c       	st.w	r12[0x20],r12
80006f4a:	d8 22       	popm	r4-r7,pc

80006f4c <_malloc_trim_r>:
80006f4c:	d4 21       	pushm	r4-r7,lr
80006f4e:	16 95       	mov	r5,r11
80006f50:	18 97       	mov	r7,r12
80006f52:	e0 a0 05 31 	rcall	800079b4 <__malloc_lock>
80006f56:	e0 64 01 1c 	mov	r4,284
80006f5a:	68 28       	ld.w	r8,r4[0x8]
80006f5c:	70 16       	ld.w	r6,r8[0x4]
80006f5e:	e0 16 ff fc 	andl	r6,0xfffc
80006f62:	ec c8 ff 91 	sub	r8,r6,-111
80006f66:	f0 05 01 05 	sub	r5,r8,r5
80006f6a:	e0 15 ff 80 	andl	r5,0xff80
80006f6e:	ea c5 00 80 	sub	r5,r5,128
80006f72:	e0 45 00 7f 	cp.w	r5,127
80006f76:	e0 8a 00 25 	brle	80006fc0 <_malloc_trim_r+0x74>
80006f7a:	30 0b       	mov	r11,0
80006f7c:	0e 9c       	mov	r12,r7
80006f7e:	e0 a0 09 8b 	rcall	80008294 <_sbrk_r>
80006f82:	68 28       	ld.w	r8,r4[0x8]
80006f84:	0c 08       	add	r8,r6
80006f86:	10 3c       	cp.w	r12,r8
80006f88:	c1 c1       	brne	80006fc0 <_malloc_trim_r+0x74>
80006f8a:	ea 0b 11 00 	rsub	r11,r5,0
80006f8e:	0e 9c       	mov	r12,r7
80006f90:	e0 a0 09 82 	rcall	80008294 <_sbrk_r>
80006f94:	5b fc       	cp.w	r12,-1
80006f96:	c1 91       	brne	80006fc8 <_malloc_trim_r+0x7c>
80006f98:	30 0b       	mov	r11,0
80006f9a:	0e 9c       	mov	r12,r7
80006f9c:	e0 a0 09 7c 	rcall	80008294 <_sbrk_r>
80006fa0:	68 28       	ld.w	r8,r4[0x8]
80006fa2:	f8 08 01 09 	sub	r9,r12,r8
80006fa6:	58 f9       	cp.w	r9,15
80006fa8:	e0 8a 00 0c 	brle	80006fc0 <_malloc_trim_r+0x74>
80006fac:	a1 a9       	sbr	r9,0x0
80006fae:	91 19       	st.w	r8[0x4],r9
80006fb0:	e0 68 05 28 	mov	r8,1320
80006fb4:	70 09       	ld.w	r9,r8[0x0]
80006fb6:	e0 68 06 48 	mov	r8,1608
80006fba:	f8 09 01 09 	sub	r9,r12,r9
80006fbe:	91 09       	st.w	r8[0x0],r9
80006fc0:	0e 9c       	mov	r12,r7
80006fc2:	e0 a0 04 fa 	rcall	800079b6 <__malloc_unlock>
80006fc6:	d8 2a       	popm	r4-r7,pc,r12=0
80006fc8:	68 28       	ld.w	r8,r4[0x8]
80006fca:	0a 16       	sub	r6,r5
80006fcc:	a1 a6       	sbr	r6,0x0
80006fce:	91 16       	st.w	r8[0x4],r6
80006fd0:	e0 68 06 48 	mov	r8,1608
80006fd4:	70 09       	ld.w	r9,r8[0x0]
80006fd6:	0a 19       	sub	r9,r5
80006fd8:	0e 9c       	mov	r12,r7
80006fda:	91 09       	st.w	r8[0x0],r9
80006fdc:	e0 a0 04 ed 	rcall	800079b6 <__malloc_unlock>
80006fe0:	da 2a       	popm	r4-r7,pc,r12=1
80006fe2:	d7 03       	nop

80006fe4 <_free_r>:
80006fe4:	d4 21       	pushm	r4-r7,lr
80006fe6:	16 96       	mov	r6,r11
80006fe8:	18 97       	mov	r7,r12
80006fea:	58 0b       	cp.w	r11,0
80006fec:	e0 80 00 c0 	breq	8000716c <_free_r+0x188>
80006ff0:	e0 a0 04 e2 	rcall	800079b4 <__malloc_lock>
80006ff4:	20 86       	sub	r6,8
80006ff6:	e0 6a 01 1c 	mov	r10,284
80006ffa:	6c 18       	ld.w	r8,r6[0x4]
80006ffc:	74 2e       	ld.w	lr,r10[0x8]
80006ffe:	f9 d8 c0 01 	bfextu	r12,r8,0x0,0x1
80007002:	a1 c8       	cbr	r8,0x0
80007004:	ec 08 00 09 	add	r9,r6,r8
80007008:	72 1b       	ld.w	r11,r9[0x4]
8000700a:	e0 1b ff fc 	andl	r11,0xfffc
8000700e:	1c 39       	cp.w	r9,lr
80007010:	c1 e1       	brne	8000704c <_free_r+0x68>
80007012:	f6 08 00 08 	add	r8,r11,r8
80007016:	58 0c       	cp.w	r12,0
80007018:	c0 81       	brne	80007028 <_free_r+0x44>
8000701a:	6c 09       	ld.w	r9,r6[0x0]
8000701c:	12 16       	sub	r6,r9
8000701e:	12 08       	add	r8,r9
80007020:	6c 3b       	ld.w	r11,r6[0xc]
80007022:	6c 29       	ld.w	r9,r6[0x8]
80007024:	97 29       	st.w	r11[0x8],r9
80007026:	93 3b       	st.w	r9[0xc],r11
80007028:	10 99       	mov	r9,r8
8000702a:	95 26       	st.w	r10[0x8],r6
8000702c:	a1 a9       	sbr	r9,0x0
8000702e:	8d 19       	st.w	r6[0x4],r9
80007030:	e0 69 05 24 	mov	r9,1316
80007034:	72 09       	ld.w	r9,r9[0x0]
80007036:	12 38       	cp.w	r8,r9
80007038:	c0 63       	brcs	80007044 <_free_r+0x60>
8000703a:	e0 68 06 44 	mov	r8,1604
8000703e:	0e 9c       	mov	r12,r7
80007040:	70 0b       	ld.w	r11,r8[0x0]
80007042:	c8 5f       	rcall	80006f4c <_malloc_trim_r>
80007044:	0e 9c       	mov	r12,r7
80007046:	e0 a0 04 b8 	rcall	800079b6 <__malloc_unlock>
8000704a:	d8 22       	popm	r4-r7,pc
8000704c:	93 1b       	st.w	r9[0x4],r11
8000704e:	58 0c       	cp.w	r12,0
80007050:	c0 30       	breq	80007056 <_free_r+0x72>
80007052:	30 0c       	mov	r12,0
80007054:	c1 08       	rjmp	80007074 <_free_r+0x90>
80007056:	6c 0e       	ld.w	lr,r6[0x0]
80007058:	f4 c5 ff f8 	sub	r5,r10,-8
8000705c:	1c 16       	sub	r6,lr
8000705e:	1c 08       	add	r8,lr
80007060:	6c 2e       	ld.w	lr,r6[0x8]
80007062:	0a 3e       	cp.w	lr,r5
80007064:	f9 bc 00 01 	moveq	r12,1
80007068:	ed f5 10 03 	ld.wne	r5,r6[0xc]
8000706c:	eb fe 1a 02 	st.wne	r5[0x8],lr
80007070:	fd f5 1a 03 	st.wne	lr[0xc],r5
80007074:	f2 0b 00 0e 	add	lr,r9,r11
80007078:	7c 1e       	ld.w	lr,lr[0x4]
8000707a:	ed be 00 00 	bld	lr,0x0
8000707e:	c1 40       	breq	800070a6 <_free_r+0xc2>
80007080:	16 08       	add	r8,r11
80007082:	58 0c       	cp.w	r12,0
80007084:	c0 d1       	brne	8000709e <_free_r+0xba>
80007086:	e0 6e 01 1c 	mov	lr,284
8000708a:	72 2b       	ld.w	r11,r9[0x8]
8000708c:	2f 8e       	sub	lr,-8
8000708e:	1c 3b       	cp.w	r11,lr
80007090:	c0 71       	brne	8000709e <_free_r+0xba>
80007092:	97 36       	st.w	r11[0xc],r6
80007094:	97 26       	st.w	r11[0x8],r6
80007096:	8d 2b       	st.w	r6[0x8],r11
80007098:	8d 3b       	st.w	r6[0xc],r11
8000709a:	30 1c       	mov	r12,1
8000709c:	c0 58       	rjmp	800070a6 <_free_r+0xc2>
8000709e:	72 2b       	ld.w	r11,r9[0x8]
800070a0:	72 39       	ld.w	r9,r9[0xc]
800070a2:	93 2b       	st.w	r9[0x8],r11
800070a4:	97 39       	st.w	r11[0xc],r9
800070a6:	10 99       	mov	r9,r8
800070a8:	ec 08 09 08 	st.w	r6[r8],r8
800070ac:	a1 a9       	sbr	r9,0x0
800070ae:	8d 19       	st.w	r6[0x4],r9
800070b0:	58 0c       	cp.w	r12,0
800070b2:	c5 a1       	brne	80007166 <_free_r+0x182>
800070b4:	e0 48 01 ff 	cp.w	r8,511
800070b8:	e0 8b 00 13 	brhi	800070de <_free_r+0xfa>
800070bc:	a3 98       	lsr	r8,0x3
800070be:	f4 08 00 39 	add	r9,r10,r8<<0x3
800070c2:	72 2b       	ld.w	r11,r9[0x8]
800070c4:	8d 39       	st.w	r6[0xc],r9
800070c6:	8d 2b       	st.w	r6[0x8],r11
800070c8:	97 36       	st.w	r11[0xc],r6
800070ca:	93 26       	st.w	r9[0x8],r6
800070cc:	a3 48       	asr	r8,0x2
800070ce:	74 19       	ld.w	r9,r10[0x4]
800070d0:	30 1b       	mov	r11,1
800070d2:	f6 08 09 48 	lsl	r8,r11,r8
800070d6:	f3 e8 10 08 	or	r8,r9,r8
800070da:	95 18       	st.w	r10[0x4],r8
800070dc:	c4 58       	rjmp	80007166 <_free_r+0x182>
800070de:	f0 0b 16 09 	lsr	r11,r8,0x9
800070e2:	58 4b       	cp.w	r11,4
800070e4:	e0 8b 00 06 	brhi	800070f0 <_free_r+0x10c>
800070e8:	f0 0b 16 06 	lsr	r11,r8,0x6
800070ec:	2c 8b       	sub	r11,-56
800070ee:	c2 08       	rjmp	8000712e <_free_r+0x14a>
800070f0:	59 4b       	cp.w	r11,20
800070f2:	e0 8b 00 04 	brhi	800070fa <_free_r+0x116>
800070f6:	2a 5b       	sub	r11,-91
800070f8:	c1 b8       	rjmp	8000712e <_free_r+0x14a>
800070fa:	e0 4b 00 54 	cp.w	r11,84
800070fe:	e0 8b 00 06 	brhi	8000710a <_free_r+0x126>
80007102:	f0 0b 16 0c 	lsr	r11,r8,0xc
80007106:	29 2b       	sub	r11,-110
80007108:	c1 38       	rjmp	8000712e <_free_r+0x14a>
8000710a:	e0 4b 01 54 	cp.w	r11,340
8000710e:	e0 8b 00 06 	brhi	8000711a <_free_r+0x136>
80007112:	f0 0b 16 0f 	lsr	r11,r8,0xf
80007116:	28 9b       	sub	r11,-119
80007118:	c0 b8       	rjmp	8000712e <_free_r+0x14a>
8000711a:	e0 4b 05 54 	cp.w	r11,1364
8000711e:	e0 88 00 05 	brls	80007128 <_free_r+0x144>
80007122:	37 eb       	mov	r11,126
80007124:	c0 58       	rjmp	8000712e <_free_r+0x14a>
80007126:	d7 03       	nop
80007128:	f0 0b 16 12 	lsr	r11,r8,0x12
8000712c:	28 4b       	sub	r11,-124
8000712e:	f4 0b 00 3c 	add	r12,r10,r11<<0x3
80007132:	78 29       	ld.w	r9,r12[0x8]
80007134:	18 39       	cp.w	r9,r12
80007136:	c0 e1       	brne	80007152 <_free_r+0x16e>
80007138:	74 18       	ld.w	r8,r10[0x4]
8000713a:	a3 4b       	asr	r11,0x2
8000713c:	30 1c       	mov	r12,1
8000713e:	f8 0b 09 4b 	lsl	r11,r12,r11
80007142:	f1 eb 10 0b 	or	r11,r8,r11
80007146:	12 98       	mov	r8,r9
80007148:	95 1b       	st.w	r10[0x4],r11
8000714a:	c0 a8       	rjmp	8000715e <_free_r+0x17a>
8000714c:	72 29       	ld.w	r9,r9[0x8]
8000714e:	18 39       	cp.w	r9,r12
80007150:	c0 60       	breq	8000715c <_free_r+0x178>
80007152:	72 1a       	ld.w	r10,r9[0x4]
80007154:	e0 1a ff fc 	andl	r10,0xfffc
80007158:	14 38       	cp.w	r8,r10
8000715a:	cf 93       	brcs	8000714c <_free_r+0x168>
8000715c:	72 38       	ld.w	r8,r9[0xc]
8000715e:	8d 38       	st.w	r6[0xc],r8
80007160:	8d 29       	st.w	r6[0x8],r9
80007162:	93 36       	st.w	r9[0xc],r6
80007164:	91 26       	st.w	r8[0x8],r6
80007166:	0e 9c       	mov	r12,r7
80007168:	e0 a0 04 27 	rcall	800079b6 <__malloc_unlock>
8000716c:	d8 22       	popm	r4-r7,pc
8000716e:	d7 03       	nop

80007170 <__sfvwrite_r>:
80007170:	d4 31       	pushm	r0-r7,lr
80007172:	20 3d       	sub	sp,12
80007174:	14 94       	mov	r4,r10
80007176:	18 95       	mov	r5,r12
80007178:	16 97       	mov	r7,r11
8000717a:	74 28       	ld.w	r8,r10[0x8]
8000717c:	58 08       	cp.w	r8,0
8000717e:	e0 80 01 45 	breq	80007408 <__sfvwrite_r+0x298>
80007182:	96 68       	ld.sh	r8,r11[0xc]
80007184:	ed b8 00 03 	bld	r8,0x3
80007188:	c0 41       	brne	80007190 <__sfvwrite_r+0x20>
8000718a:	76 48       	ld.w	r8,r11[0x10]
8000718c:	58 08       	cp.w	r8,0
8000718e:	c0 c1       	brne	800071a6 <__sfvwrite_r+0x36>
80007190:	0e 9b       	mov	r11,r7
80007192:	0a 9c       	mov	r12,r5
80007194:	fe b0 f6 ca 	rcall	80005f28 <__swsetup_r>
80007198:	c0 70       	breq	800071a6 <__sfvwrite_r+0x36>
8000719a:	8e 68       	ld.sh	r8,r7[0xc]
8000719c:	a7 a8       	sbr	r8,0x6
8000719e:	ae 68       	st.h	r7[0xc],r8
800071a0:	30 98       	mov	r8,9
800071a2:	8b 38       	st.w	r5[0xc],r8
800071a4:	c3 09       	rjmp	80007404 <__sfvwrite_r+0x294>
800071a6:	8e 63       	ld.sh	r3,r7[0xc]
800071a8:	68 00       	ld.w	r0,r4[0x0]
800071aa:	06 96       	mov	r6,r3
800071ac:	e2 16 00 02 	andl	r6,0x2,COH
800071b0:	c2 10       	breq	800071f2 <__sfvwrite_r+0x82>
800071b2:	30 03       	mov	r3,0
800071b4:	e0 62 04 00 	mov	r2,1024
800071b8:	06 96       	mov	r6,r3
800071ba:	c0 48       	rjmp	800071c2 <__sfvwrite_r+0x52>
800071bc:	60 03       	ld.w	r3,r0[0x0]
800071be:	60 16       	ld.w	r6,r0[0x4]
800071c0:	2f 80       	sub	r0,-8
800071c2:	58 06       	cp.w	r6,0
800071c4:	cf c0       	breq	800071bc <__sfvwrite_r+0x4c>
800071c6:	e0 46 04 00 	cp.w	r6,1024
800071ca:	ec 09 17 80 	movls	r9,r6
800071ce:	e4 09 17 b0 	movhi	r9,r2
800071d2:	06 9a       	mov	r10,r3
800071d4:	6e a8       	ld.w	r8,r7[0x28]
800071d6:	6e 8b       	ld.w	r11,r7[0x20]
800071d8:	0a 9c       	mov	r12,r5
800071da:	5d 18       	icall	r8
800071dc:	18 16       	sub	r6,r12
800071de:	58 0c       	cp.w	r12,0
800071e0:	e0 8a 01 0f 	brle	800073fe <__sfvwrite_r+0x28e>
800071e4:	68 28       	ld.w	r8,r4[0x8]
800071e6:	18 18       	sub	r8,r12
800071e8:	89 28       	st.w	r4[0x8],r8
800071ea:	e0 80 01 0f 	breq	80007408 <__sfvwrite_r+0x298>
800071ee:	18 03       	add	r3,r12
800071f0:	ce 9b       	rjmp	800071c2 <__sfvwrite_r+0x52>
800071f2:	e7 d3 c0 01 	bfextu	r3,r3,0x0,0x1
800071f6:	c0 70       	breq	80007204 <__sfvwrite_r+0x94>
800071f8:	50 06       	stdsp	sp[0x0],r6
800071fa:	0c 93       	mov	r3,r6
800071fc:	0c 91       	mov	r1,r6
800071fe:	50 15       	stdsp	sp[0x4],r5
80007200:	08 92       	mov	r2,r4
80007202:	c9 e8       	rjmp	8000733e <__sfvwrite_r+0x1ce>
80007204:	06 96       	mov	r6,r3
80007206:	08 91       	mov	r1,r4
80007208:	c0 48       	rjmp	80007210 <__sfvwrite_r+0xa0>
8000720a:	60 03       	ld.w	r3,r0[0x0]
8000720c:	60 16       	ld.w	r6,r0[0x4]
8000720e:	2f 80       	sub	r0,-8
80007210:	58 06       	cp.w	r6,0
80007212:	cf c0       	breq	8000720a <__sfvwrite_r+0x9a>
80007214:	8e 68       	ld.sh	r8,r7[0xc]
80007216:	6e 24       	ld.w	r4,r7[0x8]
80007218:	10 99       	mov	r9,r8
8000721a:	e2 19 02 00 	andl	r9,0x200,COH
8000721e:	c5 50       	breq	800072c8 <__sfvwrite_r+0x158>
80007220:	08 36       	cp.w	r6,r4
80007222:	c4 33       	brcs	800072a8 <__sfvwrite_r+0x138>
80007224:	10 99       	mov	r9,r8
80007226:	e2 19 04 80 	andl	r9,0x480,COH
8000722a:	c3 f0       	breq	800072a8 <__sfvwrite_r+0x138>
8000722c:	6e 4b       	ld.w	r11,r7[0x10]
8000722e:	6e 09       	ld.w	r9,r7[0x0]
80007230:	16 19       	sub	r9,r11
80007232:	50 09       	stdsp	sp[0x0],r9
80007234:	6e 59       	ld.w	r9,r7[0x14]
80007236:	10 9c       	mov	r12,r8
80007238:	f2 09 00 1a 	add	r10,r9,r9<<0x1
8000723c:	30 28       	mov	r8,2
8000723e:	f4 08 0c 08 	divs	r8,r10,r8
80007242:	fa e9 00 04 	st.d	sp[4],r8
80007246:	10 94       	mov	r4,r8
80007248:	40 09       	lddsp	r9,sp[0x0]
8000724a:	e2 1c 04 00 	andl	r12,0x400,COH
8000724e:	2f f9       	sub	r9,-1
80007250:	0c 09       	add	r9,r6
80007252:	12 38       	cp.w	r8,r9
80007254:	f2 04 17 30 	movlo	r4,r9
80007258:	58 0c       	cp.w	r12,0
8000725a:	c1 00       	breq	8000727a <__sfvwrite_r+0x10a>
8000725c:	08 9b       	mov	r11,r4
8000725e:	0a 9c       	mov	r12,r5
80007260:	c6 8d       	rcall	80007530 <_malloc_r>
80007262:	18 92       	mov	r2,r12
80007264:	c1 40       	breq	8000728c <__sfvwrite_r+0x11c>
80007266:	40 0a       	lddsp	r10,sp[0x0]
80007268:	6e 4b       	ld.w	r11,r7[0x10]
8000726a:	fe b0 e4 78 	rcall	80003b5a <memcpy>
8000726e:	8e 68       	ld.sh	r8,r7[0xc]
80007270:	e0 18 fb 7f 	andl	r8,0xfb7f
80007274:	a7 b8       	sbr	r8,0x7
80007276:	ae 68       	st.h	r7[0xc],r8
80007278:	c0 d8       	rjmp	80007292 <__sfvwrite_r+0x122>
8000727a:	08 9a       	mov	r10,r4
8000727c:	0a 9c       	mov	r12,r5
8000727e:	e0 a0 06 87 	rcall	80007f8c <_realloc_r>
80007282:	18 92       	mov	r2,r12
80007284:	c0 71       	brne	80007292 <__sfvwrite_r+0x122>
80007286:	6e 4b       	ld.w	r11,r7[0x10]
80007288:	0a 9c       	mov	r12,r5
8000728a:	ca de       	rcall	80006fe4 <_free_r>
8000728c:	30 c8       	mov	r8,12
8000728e:	8b 38       	st.w	r5[0xc],r8
80007290:	cb 78       	rjmp	800073fe <__sfvwrite_r+0x28e>
80007292:	40 0a       	lddsp	r10,sp[0x0]
80007294:	40 09       	lddsp	r9,sp[0x0]
80007296:	e8 0a 01 0a 	sub	r10,r4,r10
8000729a:	e4 09 00 08 	add	r8,r2,r9
8000729e:	8f 54       	st.w	r7[0x14],r4
800072a0:	8f 2a       	st.w	r7[0x8],r10
800072a2:	8f 08       	st.w	r7[0x0],r8
800072a4:	8f 42       	st.w	r7[0x10],r2
800072a6:	0c 94       	mov	r4,r6
800072a8:	08 36       	cp.w	r6,r4
800072aa:	ec 04 17 30 	movlo	r4,r6
800072ae:	06 9b       	mov	r11,r3
800072b0:	08 9a       	mov	r10,r4
800072b2:	6e 0c       	ld.w	r12,r7[0x0]
800072b4:	e0 a0 03 61 	rcall	80007976 <memmove>
800072b8:	6e 08       	ld.w	r8,r7[0x0]
800072ba:	08 08       	add	r8,r4
800072bc:	8f 08       	st.w	r7[0x0],r8
800072be:	6e 28       	ld.w	r8,r7[0x8]
800072c0:	08 18       	sub	r8,r4
800072c2:	0c 94       	mov	r4,r6
800072c4:	8f 28       	st.w	r7[0x8],r8
800072c6:	c3 08       	rjmp	80007326 <__sfvwrite_r+0x1b6>
800072c8:	08 36       	cp.w	r6,r4
800072ca:	5f ba       	srhi	r10
800072cc:	6e 0c       	ld.w	r12,r7[0x0]
800072ce:	6e 48       	ld.w	r8,r7[0x10]
800072d0:	10 3c       	cp.w	r12,r8
800072d2:	5f b8       	srhi	r8
800072d4:	f5 e8 00 08 	and	r8,r10,r8
800072d8:	f2 08 18 00 	cp.b	r8,r9
800072dc:	c0 e0       	breq	800072f8 <__sfvwrite_r+0x188>
800072de:	06 9b       	mov	r11,r3
800072e0:	08 9a       	mov	r10,r4
800072e2:	e0 a0 03 4a 	rcall	80007976 <memmove>
800072e6:	6e 08       	ld.w	r8,r7[0x0]
800072e8:	08 08       	add	r8,r4
800072ea:	0e 9b       	mov	r11,r7
800072ec:	8f 08       	st.w	r7[0x0],r8
800072ee:	0a 9c       	mov	r12,r5
800072f0:	fe b0 fd 08 	rcall	80006d00 <_fflush_r>
800072f4:	c1 90       	breq	80007326 <__sfvwrite_r+0x1b6>
800072f6:	c8 48       	rjmp	800073fe <__sfvwrite_r+0x28e>
800072f8:	6e 59       	ld.w	r9,r7[0x14]
800072fa:	12 36       	cp.w	r6,r9
800072fc:	c0 a3       	brcs	80007310 <__sfvwrite_r+0x1a0>
800072fe:	6e a8       	ld.w	r8,r7[0x28]
80007300:	06 9a       	mov	r10,r3
80007302:	6e 8b       	ld.w	r11,r7[0x20]
80007304:	0a 9c       	mov	r12,r5
80007306:	5d 18       	icall	r8
80007308:	18 94       	mov	r4,r12
8000730a:	e0 89 00 0e 	brgt	80007326 <__sfvwrite_r+0x1b6>
8000730e:	c7 88       	rjmp	800073fe <__sfvwrite_r+0x28e>
80007310:	0c 9a       	mov	r10,r6
80007312:	06 9b       	mov	r11,r3
80007314:	e0 a0 03 31 	rcall	80007976 <memmove>
80007318:	6e 08       	ld.w	r8,r7[0x0]
8000731a:	0c 08       	add	r8,r6
8000731c:	0c 94       	mov	r4,r6
8000731e:	8f 08       	st.w	r7[0x0],r8
80007320:	6e 28       	ld.w	r8,r7[0x8]
80007322:	0c 18       	sub	r8,r6
80007324:	8f 28       	st.w	r7[0x8],r8
80007326:	62 28       	ld.w	r8,r1[0x8]
80007328:	08 18       	sub	r8,r4
8000732a:	83 28       	st.w	r1[0x8],r8
8000732c:	c6 e0       	breq	80007408 <__sfvwrite_r+0x298>
8000732e:	08 16       	sub	r6,r4
80007330:	08 03       	add	r3,r4
80007332:	c6 fb       	rjmp	80007210 <__sfvwrite_r+0xa0>
80007334:	60 03       	ld.w	r3,r0[0x0]
80007336:	60 11       	ld.w	r1,r0[0x4]
80007338:	30 08       	mov	r8,0
8000733a:	2f 80       	sub	r0,-8
8000733c:	50 08       	stdsp	sp[0x0],r8
8000733e:	58 01       	cp.w	r1,0
80007340:	cf a0       	breq	80007334 <__sfvwrite_r+0x1c4>
80007342:	40 0a       	lddsp	r10,sp[0x0]
80007344:	58 0a       	cp.w	r10,0
80007346:	c1 51       	brne	80007370 <__sfvwrite_r+0x200>
80007348:	e2 c6 ff ff 	sub	r6,r1,-1
8000734c:	02 9a       	mov	r10,r1
8000734e:	30 ab       	mov	r11,10
80007350:	06 9c       	mov	r12,r3
80007352:	e0 a0 03 07 	rcall	80007960 <memchr>
80007356:	f8 c8 ff ff 	sub	r8,r12,-1
8000735a:	58 0c       	cp.w	r12,0
8000735c:	f1 d3 e1 16 	subne	r6,r8,r3
80007360:	f9 b9 01 01 	movne	r9,1
80007364:	fb f9 1a 00 	st.wne	sp[0x0],r9
80007368:	f9 b8 00 01 	moveq	r8,1
8000736c:	fb f8 0a 00 	st.weq	sp[0x0],r8
80007370:	02 36       	cp.w	r6,r1
80007372:	ec 04 17 80 	movls	r4,r6
80007376:	e2 04 17 b0 	movhi	r4,r1
8000737a:	6e 59       	ld.w	r9,r7[0x14]
8000737c:	6e 25       	ld.w	r5,r7[0x8]
8000737e:	f2 05 00 05 	add	r5,r9,r5
80007382:	0a 34       	cp.w	r4,r5
80007384:	5f 9a       	srgt	r10
80007386:	6e 0c       	ld.w	r12,r7[0x0]
80007388:	6e 48       	ld.w	r8,r7[0x10]
8000738a:	10 3c       	cp.w	r12,r8
8000738c:	5f b8       	srhi	r8
8000738e:	f5 e8 00 08 	and	r8,r10,r8
80007392:	30 0a       	mov	r10,0
80007394:	f4 08 18 00 	cp.b	r8,r10
80007398:	c0 e0       	breq	800073b4 <__sfvwrite_r+0x244>
8000739a:	06 9b       	mov	r11,r3
8000739c:	0a 9a       	mov	r10,r5
8000739e:	e0 a0 02 ec 	rcall	80007976 <memmove>
800073a2:	6e 08       	ld.w	r8,r7[0x0]
800073a4:	0a 08       	add	r8,r5
800073a6:	0e 9b       	mov	r11,r7
800073a8:	8f 08       	st.w	r7[0x0],r8
800073aa:	40 1c       	lddsp	r12,sp[0x4]
800073ac:	fe b0 fc aa 	rcall	80006d00 <_fflush_r>
800073b0:	c1 80       	breq	800073e0 <__sfvwrite_r+0x270>
800073b2:	c2 68       	rjmp	800073fe <__sfvwrite_r+0x28e>
800073b4:	12 34       	cp.w	r4,r9
800073b6:	c0 a5       	brlt	800073ca <__sfvwrite_r+0x25a>
800073b8:	6e a8       	ld.w	r8,r7[0x28]
800073ba:	06 9a       	mov	r10,r3
800073bc:	6e 8b       	ld.w	r11,r7[0x20]
800073be:	40 1c       	lddsp	r12,sp[0x4]
800073c0:	5d 18       	icall	r8
800073c2:	18 95       	mov	r5,r12
800073c4:	e0 89 00 0e 	brgt	800073e0 <__sfvwrite_r+0x270>
800073c8:	c1 b8       	rjmp	800073fe <__sfvwrite_r+0x28e>
800073ca:	08 9a       	mov	r10,r4
800073cc:	06 9b       	mov	r11,r3
800073ce:	e0 a0 02 d4 	rcall	80007976 <memmove>
800073d2:	6e 08       	ld.w	r8,r7[0x0]
800073d4:	08 08       	add	r8,r4
800073d6:	08 95       	mov	r5,r4
800073d8:	8f 08       	st.w	r7[0x0],r8
800073da:	6e 28       	ld.w	r8,r7[0x8]
800073dc:	08 18       	sub	r8,r4
800073de:	8f 28       	st.w	r7[0x8],r8
800073e0:	0a 16       	sub	r6,r5
800073e2:	c0 71       	brne	800073f0 <__sfvwrite_r+0x280>
800073e4:	0e 9b       	mov	r11,r7
800073e6:	40 1c       	lddsp	r12,sp[0x4]
800073e8:	fe b0 fc 8c 	rcall	80006d00 <_fflush_r>
800073ec:	c0 91       	brne	800073fe <__sfvwrite_r+0x28e>
800073ee:	50 06       	stdsp	sp[0x0],r6
800073f0:	64 28       	ld.w	r8,r2[0x8]
800073f2:	0a 18       	sub	r8,r5
800073f4:	85 28       	st.w	r2[0x8],r8
800073f6:	c0 90       	breq	80007408 <__sfvwrite_r+0x298>
800073f8:	0a 11       	sub	r1,r5
800073fa:	0a 03       	add	r3,r5
800073fc:	ca 1b       	rjmp	8000733e <__sfvwrite_r+0x1ce>
800073fe:	8e 68       	ld.sh	r8,r7[0xc]
80007400:	a7 a8       	sbr	r8,0x6
80007402:	ae 68       	st.h	r7[0xc],r8
80007404:	3f fc       	mov	r12,-1
80007406:	c0 28       	rjmp	8000740a <__sfvwrite_r+0x29a>
80007408:	30 0c       	mov	r12,0
8000740a:	2f dd       	sub	sp,-12
8000740c:	d8 32       	popm	r0-r7,pc
8000740e:	d7 03       	nop

80007410 <_fwalk>:
80007410:	d4 31       	pushm	r0-r7,lr
80007412:	30 05       	mov	r5,0
80007414:	16 91       	mov	r1,r11
80007416:	f8 c7 ff 28 	sub	r7,r12,-216
8000741a:	0a 92       	mov	r2,r5
8000741c:	fe b0 fc f8 	rcall	80006e0c <__sfp_lock_acquire>
80007420:	3f f3       	mov	r3,-1
80007422:	c1 68       	rjmp	8000744e <_fwalk+0x3e>
80007424:	6e 26       	ld.w	r6,r7[0x8]
80007426:	6e 14       	ld.w	r4,r7[0x4]
80007428:	2f 46       	sub	r6,-12
8000742a:	c0 c8       	rjmp	80007442 <_fwalk+0x32>
8000742c:	8c 08       	ld.sh	r8,r6[0x0]
8000742e:	e4 08 19 00 	cp.h	r8,r2
80007432:	c0 70       	breq	80007440 <_fwalk+0x30>
80007434:	8c 18       	ld.sh	r8,r6[0x2]
80007436:	e6 08 19 00 	cp.h	r8,r3
8000743a:	c0 30       	breq	80007440 <_fwalk+0x30>
8000743c:	5d 11       	icall	r1
8000743e:	18 45       	or	r5,r12
80007440:	2a 46       	sub	r6,-92
80007442:	20 14       	sub	r4,1
80007444:	ec cc 00 0c 	sub	r12,r6,12
80007448:	58 04       	cp.w	r4,0
8000744a:	cf 14       	brge	8000742c <_fwalk+0x1c>
8000744c:	6e 07       	ld.w	r7,r7[0x0]
8000744e:	58 07       	cp.w	r7,0
80007450:	ce a1       	brne	80007424 <_fwalk+0x14>
80007452:	fe b0 fc de 	rcall	80006e0e <__sfp_lock_release>
80007456:	0a 9c       	mov	r12,r5
80007458:	d8 32       	popm	r0-r7,pc
8000745a:	d7 03       	nop

8000745c <_localeconv_r>:
8000745c:	fe cc d6 60 	sub	r12,pc,-10656
80007460:	5e fc       	retal	r12
80007462:	d7 03       	nop

80007464 <__smakebuf_r>:
80007464:	d4 21       	pushm	r4-r7,lr
80007466:	20 fd       	sub	sp,60
80007468:	96 68       	ld.sh	r8,r11[0xc]
8000746a:	16 97       	mov	r7,r11
8000746c:	18 96       	mov	r6,r12
8000746e:	e2 18 00 02 	andl	r8,0x2,COH
80007472:	c3 c1       	brne	800074ea <__smakebuf_r+0x86>
80007474:	96 7b       	ld.sh	r11,r11[0xe]
80007476:	f0 0b 19 00 	cp.h	r11,r8
8000747a:	c0 55       	brlt	80007484 <__smakebuf_r+0x20>
8000747c:	1a 9a       	mov	r10,sp
8000747e:	e0 a0 08 95 	rcall	800085a8 <_fstat_r>
80007482:	c0 f4       	brge	800074a0 <__smakebuf_r+0x3c>
80007484:	8e 65       	ld.sh	r5,r7[0xc]
80007486:	0a 98       	mov	r8,r5
80007488:	ab b8       	sbr	r8,0xb
8000748a:	e2 15 00 80 	andl	r5,0x80,COH
8000748e:	ae 68       	st.h	r7[0xc],r8
80007490:	30 04       	mov	r4,0
80007492:	e0 68 04 00 	mov	r8,1024
80007496:	f9 b5 01 40 	movne	r5,64
8000749a:	f0 05 17 00 	moveq	r5,r8
8000749e:	c1 c8       	rjmp	800074d6 <__smakebuf_r+0x72>
800074a0:	40 18       	lddsp	r8,sp[0x4]
800074a2:	e2 18 f0 00 	andl	r8,0xf000,COH
800074a6:	e0 48 20 00 	cp.w	r8,8192
800074aa:	5f 04       	sreq	r4
800074ac:	e0 48 80 00 	cp.w	r8,32768
800074b0:	c0 e1       	brne	800074cc <__smakebuf_r+0x68>
800074b2:	6e b9       	ld.w	r9,r7[0x2c]
800074b4:	fe c8 f1 f8 	sub	r8,pc,-3592
800074b8:	10 39       	cp.w	r9,r8
800074ba:	c0 91       	brne	800074cc <__smakebuf_r+0x68>
800074bc:	8e 68       	ld.sh	r8,r7[0xc]
800074be:	e0 65 04 00 	mov	r5,1024
800074c2:	ab a8       	sbr	r8,0xa
800074c4:	ef 45 00 50 	st.w	r7[80],r5
800074c8:	ae 68       	st.h	r7[0xc],r8
800074ca:	c0 68       	rjmp	800074d6 <__smakebuf_r+0x72>
800074cc:	8e 68       	ld.sh	r8,r7[0xc]
800074ce:	e0 65 04 00 	mov	r5,1024
800074d2:	ab b8       	sbr	r8,0xb
800074d4:	ae 68       	st.h	r7[0xc],r8
800074d6:	0a 9b       	mov	r11,r5
800074d8:	0c 9c       	mov	r12,r6
800074da:	c2 bc       	rcall	80007530 <_malloc_r>
800074dc:	8e 68       	ld.sh	r8,r7[0xc]
800074de:	c0 d1       	brne	800074f8 <__smakebuf_r+0x94>
800074e0:	ed b8 00 09 	bld	r8,0x9
800074e4:	c1 b0       	breq	8000751a <__smakebuf_r+0xb6>
800074e6:	a1 b8       	sbr	r8,0x1
800074e8:	ae 68       	st.h	r7[0xc],r8
800074ea:	ee c8 ff b9 	sub	r8,r7,-71
800074ee:	8f 48       	st.w	r7[0x10],r8
800074f0:	8f 08       	st.w	r7[0x0],r8
800074f2:	30 18       	mov	r8,1
800074f4:	8f 58       	st.w	r7[0x14],r8
800074f6:	c1 28       	rjmp	8000751a <__smakebuf_r+0xb6>
800074f8:	a7 b8       	sbr	r8,0x7
800074fa:	8f 4c       	st.w	r7[0x10],r12
800074fc:	ae 68       	st.h	r7[0xc],r8
800074fe:	8f 55       	st.w	r7[0x14],r5
80007500:	fe c8 06 f0 	sub	r8,pc,1776
80007504:	8f 0c       	st.w	r7[0x0],r12
80007506:	8d a8       	st.w	r6[0x28],r8
80007508:	58 04       	cp.w	r4,0
8000750a:	c0 80       	breq	8000751a <__smakebuf_r+0xb6>
8000750c:	8e 7c       	ld.sh	r12,r7[0xe]
8000750e:	e0 a0 07 3f 	rcall	8000838c <isatty>
80007512:	c0 40       	breq	8000751a <__smakebuf_r+0xb6>
80007514:	8e 68       	ld.sh	r8,r7[0xc]
80007516:	a1 a8       	sbr	r8,0x0
80007518:	ae 68       	st.h	r7[0xc],r8
8000751a:	2f 1d       	sub	sp,-60
8000751c:	d8 22       	popm	r4-r7,pc
8000751e:	d7 03       	nop

80007520 <malloc>:
80007520:	d4 01       	pushm	lr
80007522:	e0 68 01 18 	mov	r8,280
80007526:	18 9b       	mov	r11,r12
80007528:	70 0c       	ld.w	r12,r8[0x0]
8000752a:	c0 3c       	rcall	80007530 <_malloc_r>
8000752c:	d8 02       	popm	pc
8000752e:	d7 03       	nop

80007530 <_malloc_r>:
80007530:	d4 31       	pushm	r0-r7,lr
80007532:	f6 c8 ff f5 	sub	r8,r11,-11
80007536:	18 95       	mov	r5,r12
80007538:	10 97       	mov	r7,r8
8000753a:	e0 17 ff f8 	andl	r7,0xfff8
8000753e:	59 68       	cp.w	r8,22
80007540:	f9 b7 08 10 	movls	r7,16
80007544:	16 37       	cp.w	r7,r11
80007546:	5f 38       	srlo	r8
80007548:	f1 e7 13 f8 	or	r8,r8,r7>>0x1f
8000754c:	c0 50       	breq	80007556 <_malloc_r+0x26>
8000754e:	30 c8       	mov	r8,12
80007550:	99 38       	st.w	r12[0xc],r8
80007552:	e0 8f 01 f7 	bral	80007940 <_malloc_r+0x410>
80007556:	e0 a0 02 2f 	rcall	800079b4 <__malloc_lock>
8000755a:	e0 47 01 f7 	cp.w	r7,503
8000755e:	e0 8b 00 1d 	brhi	80007598 <_malloc_r+0x68>
80007562:	ee 03 16 03 	lsr	r3,r7,0x3
80007566:	e0 68 01 1c 	mov	r8,284
8000756a:	f0 03 00 38 	add	r8,r8,r3<<0x3
8000756e:	70 36       	ld.w	r6,r8[0xc]
80007570:	10 36       	cp.w	r6,r8
80007572:	c0 61       	brne	8000757e <_malloc_r+0x4e>
80007574:	ec c8 ff f8 	sub	r8,r6,-8
80007578:	70 36       	ld.w	r6,r8[0xc]
8000757a:	10 36       	cp.w	r6,r8
8000757c:	c0 c0       	breq	80007594 <_malloc_r+0x64>
8000757e:	6c 18       	ld.w	r8,r6[0x4]
80007580:	e0 18 ff fc 	andl	r8,0xfffc
80007584:	6c 3a       	ld.w	r10,r6[0xc]
80007586:	ec 08 00 09 	add	r9,r6,r8
8000758a:	0a 9c       	mov	r12,r5
8000758c:	6c 28       	ld.w	r8,r6[0x8]
8000758e:	95 28       	st.w	r10[0x8],r8
80007590:	91 3a       	st.w	r8[0xc],r10
80007592:	c4 78       	rjmp	80007620 <_malloc_r+0xf0>
80007594:	2f e3       	sub	r3,-2
80007596:	c4 d8       	rjmp	80007630 <_malloc_r+0x100>
80007598:	ee 03 16 09 	lsr	r3,r7,0x9
8000759c:	c0 41       	brne	800075a4 <_malloc_r+0x74>
8000759e:	ee 03 16 03 	lsr	r3,r7,0x3
800075a2:	c2 68       	rjmp	800075ee <_malloc_r+0xbe>
800075a4:	58 43       	cp.w	r3,4
800075a6:	e0 8b 00 06 	brhi	800075b2 <_malloc_r+0x82>
800075aa:	ee 03 16 06 	lsr	r3,r7,0x6
800075ae:	2c 83       	sub	r3,-56
800075b0:	c1 f8       	rjmp	800075ee <_malloc_r+0xbe>
800075b2:	59 43       	cp.w	r3,20
800075b4:	e0 8b 00 04 	brhi	800075bc <_malloc_r+0x8c>
800075b8:	2a 53       	sub	r3,-91
800075ba:	c1 a8       	rjmp	800075ee <_malloc_r+0xbe>
800075bc:	e0 43 00 54 	cp.w	r3,84
800075c0:	e0 8b 00 06 	brhi	800075cc <_malloc_r+0x9c>
800075c4:	ee 03 16 0c 	lsr	r3,r7,0xc
800075c8:	29 23       	sub	r3,-110
800075ca:	c1 28       	rjmp	800075ee <_malloc_r+0xbe>
800075cc:	e0 43 01 54 	cp.w	r3,340
800075d0:	e0 8b 00 06 	brhi	800075dc <_malloc_r+0xac>
800075d4:	ee 03 16 0f 	lsr	r3,r7,0xf
800075d8:	28 93       	sub	r3,-119
800075da:	c0 a8       	rjmp	800075ee <_malloc_r+0xbe>
800075dc:	e0 43 05 54 	cp.w	r3,1364
800075e0:	e0 88 00 04 	brls	800075e8 <_malloc_r+0xb8>
800075e4:	37 e3       	mov	r3,126
800075e6:	c0 48       	rjmp	800075ee <_malloc_r+0xbe>
800075e8:	ee 03 16 12 	lsr	r3,r7,0x12
800075ec:	28 43       	sub	r3,-124
800075ee:	e0 6a 01 1c 	mov	r10,284
800075f2:	f4 03 00 3a 	add	r10,r10,r3<<0x3
800075f6:	74 36       	ld.w	r6,r10[0xc]
800075f8:	c1 98       	rjmp	8000762a <_malloc_r+0xfa>
800075fa:	6c 19       	ld.w	r9,r6[0x4]
800075fc:	e0 19 ff fc 	andl	r9,0xfffc
80007600:	f2 07 01 0b 	sub	r11,r9,r7
80007604:	58 fb       	cp.w	r11,15
80007606:	e0 8a 00 04 	brle	8000760e <_malloc_r+0xde>
8000760a:	20 13       	sub	r3,1
8000760c:	c1 18       	rjmp	8000762e <_malloc_r+0xfe>
8000760e:	6c 38       	ld.w	r8,r6[0xc]
80007610:	58 0b       	cp.w	r11,0
80007612:	c0 b5       	brlt	80007628 <_malloc_r+0xf8>
80007614:	6c 2a       	ld.w	r10,r6[0x8]
80007616:	ec 09 00 09 	add	r9,r6,r9
8000761a:	0a 9c       	mov	r12,r5
8000761c:	91 2a       	st.w	r8[0x8],r10
8000761e:	95 38       	st.w	r10[0xc],r8
80007620:	72 18       	ld.w	r8,r9[0x4]
80007622:	a1 a8       	sbr	r8,0x0
80007624:	93 18       	st.w	r9[0x4],r8
80007626:	cb c8       	rjmp	8000779e <_malloc_r+0x26e>
80007628:	10 96       	mov	r6,r8
8000762a:	14 36       	cp.w	r6,r10
8000762c:	ce 71       	brne	800075fa <_malloc_r+0xca>
8000762e:	2f f3       	sub	r3,-1
80007630:	e0 6a 01 1c 	mov	r10,284
80007634:	f4 cc ff f8 	sub	r12,r10,-8
80007638:	78 26       	ld.w	r6,r12[0x8]
8000763a:	18 36       	cp.w	r6,r12
8000763c:	c6 c0       	breq	80007714 <_malloc_r+0x1e4>
8000763e:	6c 19       	ld.w	r9,r6[0x4]
80007640:	e0 19 ff fc 	andl	r9,0xfffc
80007644:	f2 07 01 08 	sub	r8,r9,r7
80007648:	58 f8       	cp.w	r8,15
8000764a:	e0 89 00 8f 	brgt	80007768 <_malloc_r+0x238>
8000764e:	99 3c       	st.w	r12[0xc],r12
80007650:	99 2c       	st.w	r12[0x8],r12
80007652:	58 08       	cp.w	r8,0
80007654:	c0 55       	brlt	8000765e <_malloc_r+0x12e>
80007656:	ec 09 00 09 	add	r9,r6,r9
8000765a:	0a 9c       	mov	r12,r5
8000765c:	ce 2b       	rjmp	80007620 <_malloc_r+0xf0>
8000765e:	e0 49 01 ff 	cp.w	r9,511
80007662:	e0 8b 00 13 	brhi	80007688 <_malloc_r+0x158>
80007666:	a3 99       	lsr	r9,0x3
80007668:	f4 09 00 38 	add	r8,r10,r9<<0x3
8000766c:	70 2b       	ld.w	r11,r8[0x8]
8000766e:	8d 38       	st.w	r6[0xc],r8
80007670:	8d 2b       	st.w	r6[0x8],r11
80007672:	97 36       	st.w	r11[0xc],r6
80007674:	91 26       	st.w	r8[0x8],r6
80007676:	a3 49       	asr	r9,0x2
80007678:	74 18       	ld.w	r8,r10[0x4]
8000767a:	30 1b       	mov	r11,1
8000767c:	f6 09 09 49 	lsl	r9,r11,r9
80007680:	f1 e9 10 09 	or	r9,r8,r9
80007684:	95 19       	st.w	r10[0x4],r9
80007686:	c4 78       	rjmp	80007714 <_malloc_r+0x1e4>
80007688:	f2 0a 16 09 	lsr	r10,r9,0x9
8000768c:	58 4a       	cp.w	r10,4
8000768e:	e0 8b 00 07 	brhi	8000769c <_malloc_r+0x16c>
80007692:	f2 0a 16 06 	lsr	r10,r9,0x6
80007696:	2c 8a       	sub	r10,-56
80007698:	c2 08       	rjmp	800076d8 <_malloc_r+0x1a8>
8000769a:	d7 03       	nop
8000769c:	59 4a       	cp.w	r10,20
8000769e:	e0 8b 00 04 	brhi	800076a6 <_malloc_r+0x176>
800076a2:	2a 5a       	sub	r10,-91
800076a4:	c1 a8       	rjmp	800076d8 <_malloc_r+0x1a8>
800076a6:	e0 4a 00 54 	cp.w	r10,84
800076aa:	e0 8b 00 06 	brhi	800076b6 <_malloc_r+0x186>
800076ae:	f2 0a 16 0c 	lsr	r10,r9,0xc
800076b2:	29 2a       	sub	r10,-110
800076b4:	c1 28       	rjmp	800076d8 <_malloc_r+0x1a8>
800076b6:	e0 4a 01 54 	cp.w	r10,340
800076ba:	e0 8b 00 06 	brhi	800076c6 <_malloc_r+0x196>
800076be:	f2 0a 16 0f 	lsr	r10,r9,0xf
800076c2:	28 9a       	sub	r10,-119
800076c4:	c0 a8       	rjmp	800076d8 <_malloc_r+0x1a8>
800076c6:	e0 4a 05 54 	cp.w	r10,1364
800076ca:	e0 88 00 04 	brls	800076d2 <_malloc_r+0x1a2>
800076ce:	37 ea       	mov	r10,126
800076d0:	c0 48       	rjmp	800076d8 <_malloc_r+0x1a8>
800076d2:	f2 0a 16 12 	lsr	r10,r9,0x12
800076d6:	28 4a       	sub	r10,-124
800076d8:	e0 6b 01 1c 	mov	r11,284
800076dc:	f6 0a 00 34 	add	r4,r11,r10<<0x3
800076e0:	68 28       	ld.w	r8,r4[0x8]
800076e2:	08 38       	cp.w	r8,r4
800076e4:	c0 e1       	brne	80007700 <_malloc_r+0x1d0>
800076e6:	76 19       	ld.w	r9,r11[0x4]
800076e8:	a3 4a       	asr	r10,0x2
800076ea:	30 1e       	mov	lr,1
800076ec:	fc 0a 09 4a 	lsl	r10,lr,r10
800076f0:	f3 ea 10 0a 	or	r10,r9,r10
800076f4:	10 99       	mov	r9,r8
800076f6:	97 1a       	st.w	r11[0x4],r10
800076f8:	c0 a8       	rjmp	8000770c <_malloc_r+0x1dc>
800076fa:	70 28       	ld.w	r8,r8[0x8]
800076fc:	08 38       	cp.w	r8,r4
800076fe:	c0 60       	breq	8000770a <_malloc_r+0x1da>
80007700:	70 1a       	ld.w	r10,r8[0x4]
80007702:	e0 1a ff fc 	andl	r10,0xfffc
80007706:	14 39       	cp.w	r9,r10
80007708:	cf 93       	brcs	800076fa <_malloc_r+0x1ca>
8000770a:	70 39       	ld.w	r9,r8[0xc]
8000770c:	8d 39       	st.w	r6[0xc],r9
8000770e:	8d 28       	st.w	r6[0x8],r8
80007710:	91 36       	st.w	r8[0xc],r6
80007712:	93 26       	st.w	r9[0x8],r6
80007714:	e6 08 14 02 	asr	r8,r3,0x2
80007718:	30 1b       	mov	r11,1
8000771a:	e0 64 01 1c 	mov	r4,284
8000771e:	f6 08 09 4b 	lsl	r11,r11,r8
80007722:	68 18       	ld.w	r8,r4[0x4]
80007724:	10 3b       	cp.w	r11,r8
80007726:	e0 8b 00 69 	brhi	800077f8 <_malloc_r+0x2c8>
8000772a:	f7 e8 00 09 	and	r9,r11,r8
8000772e:	c0 b1       	brne	80007744 <_malloc_r+0x214>
80007730:	e0 13 ff fc 	andl	r3,0xfffc
80007734:	a1 7b       	lsl	r11,0x1
80007736:	2f c3       	sub	r3,-4
80007738:	c0 38       	rjmp	8000773e <_malloc_r+0x20e>
8000773a:	2f c3       	sub	r3,-4
8000773c:	a1 7b       	lsl	r11,0x1
8000773e:	f7 e8 00 09 	and	r9,r11,r8
80007742:	cf c0       	breq	8000773a <_malloc_r+0x20a>
80007744:	e8 03 00 3e 	add	lr,r4,r3<<0x3
80007748:	06 92       	mov	r2,r3
8000774a:	1c 91       	mov	r1,lr
8000774c:	62 36       	ld.w	r6,r1[0xc]
8000774e:	c2 d8       	rjmp	800077a8 <_malloc_r+0x278>
80007750:	6c 1a       	ld.w	r10,r6[0x4]
80007752:	e0 1a ff fc 	andl	r10,0xfffc
80007756:	f4 07 01 08 	sub	r8,r10,r7
8000775a:	58 f8       	cp.w	r8,15
8000775c:	e0 8a 00 15 	brle	80007786 <_malloc_r+0x256>
80007760:	6c 3a       	ld.w	r10,r6[0xc]
80007762:	6c 29       	ld.w	r9,r6[0x8]
80007764:	95 29       	st.w	r10[0x8],r9
80007766:	93 3a       	st.w	r9[0xc],r10
80007768:	0e 99       	mov	r9,r7
8000776a:	ec 07 00 07 	add	r7,r6,r7
8000776e:	a1 a9       	sbr	r9,0x0
80007770:	99 37       	st.w	r12[0xc],r7
80007772:	99 27       	st.w	r12[0x8],r7
80007774:	8d 19       	st.w	r6[0x4],r9
80007776:	ee 08 09 08 	st.w	r7[r8],r8
8000777a:	8f 2c       	st.w	r7[0x8],r12
8000777c:	8f 3c       	st.w	r7[0xc],r12
8000777e:	a1 a8       	sbr	r8,0x0
80007780:	0a 9c       	mov	r12,r5
80007782:	8f 18       	st.w	r7[0x4],r8
80007784:	c0 d8       	rjmp	8000779e <_malloc_r+0x26e>
80007786:	6c 39       	ld.w	r9,r6[0xc]
80007788:	58 08       	cp.w	r8,0
8000778a:	c0 e5       	brlt	800077a6 <_malloc_r+0x276>
8000778c:	ec 0a 00 0a 	add	r10,r6,r10
80007790:	74 18       	ld.w	r8,r10[0x4]
80007792:	a1 a8       	sbr	r8,0x0
80007794:	0a 9c       	mov	r12,r5
80007796:	95 18       	st.w	r10[0x4],r8
80007798:	6c 28       	ld.w	r8,r6[0x8]
8000779a:	93 28       	st.w	r9[0x8],r8
8000779c:	91 39       	st.w	r8[0xc],r9
8000779e:	c0 cd       	rcall	800079b6 <__malloc_unlock>
800077a0:	ec cc ff f8 	sub	r12,r6,-8
800077a4:	d8 32       	popm	r0-r7,pc
800077a6:	12 96       	mov	r6,r9
800077a8:	02 36       	cp.w	r6,r1
800077aa:	cd 31       	brne	80007750 <_malloc_r+0x220>
800077ac:	2f f2       	sub	r2,-1
800077ae:	f1 d2 c0 02 	bfextu	r8,r2,0x0,0x2
800077b2:	c0 30       	breq	800077b8 <_malloc_r+0x288>
800077b4:	2f 81       	sub	r1,-8
800077b6:	cc bb       	rjmp	8000774c <_malloc_r+0x21c>
800077b8:	1c 98       	mov	r8,lr
800077ba:	f3 d3 c0 02 	bfextu	r9,r3,0x0,0x2
800077be:	c0 81       	brne	800077ce <_malloc_r+0x29e>
800077c0:	68 19       	ld.w	r9,r4[0x4]
800077c2:	f6 08 11 ff 	rsub	r8,r11,-1
800077c6:	f3 e8 00 08 	and	r8,r9,r8
800077ca:	89 18       	st.w	r4[0x4],r8
800077cc:	c0 78       	rjmp	800077da <_malloc_r+0x2aa>
800077ce:	f0 c9 00 08 	sub	r9,r8,8
800077d2:	20 13       	sub	r3,1
800077d4:	70 08       	ld.w	r8,r8[0x0]
800077d6:	12 38       	cp.w	r8,r9
800077d8:	cf 10       	breq	800077ba <_malloc_r+0x28a>
800077da:	a1 7b       	lsl	r11,0x1
800077dc:	68 18       	ld.w	r8,r4[0x4]
800077de:	10 3b       	cp.w	r11,r8
800077e0:	e0 8b 00 0c 	brhi	800077f8 <_malloc_r+0x2c8>
800077e4:	58 0b       	cp.w	r11,0
800077e6:	c0 90       	breq	800077f8 <_malloc_r+0x2c8>
800077e8:	04 93       	mov	r3,r2
800077ea:	c0 38       	rjmp	800077f0 <_malloc_r+0x2c0>
800077ec:	2f c3       	sub	r3,-4
800077ee:	a1 7b       	lsl	r11,0x1
800077f0:	f7 e8 00 09 	and	r9,r11,r8
800077f4:	ca 81       	brne	80007744 <_malloc_r+0x214>
800077f6:	cf bb       	rjmp	800077ec <_malloc_r+0x2bc>
800077f8:	68 23       	ld.w	r3,r4[0x8]
800077fa:	66 12       	ld.w	r2,r3[0x4]
800077fc:	e0 12 ff fc 	andl	r2,0xfffc
80007800:	0e 32       	cp.w	r2,r7
80007802:	5f 39       	srlo	r9
80007804:	e4 07 01 08 	sub	r8,r2,r7
80007808:	58 f8       	cp.w	r8,15
8000780a:	5f aa       	srle	r10
8000780c:	f5 e9 10 09 	or	r9,r10,r9
80007810:	e0 80 00 9a 	breq	80007944 <_malloc_r+0x414>
80007814:	e0 68 06 44 	mov	r8,1604
80007818:	70 01       	ld.w	r1,r8[0x0]
8000781a:	e0 68 05 28 	mov	r8,1320
8000781e:	2f 01       	sub	r1,-16
80007820:	70 08       	ld.w	r8,r8[0x0]
80007822:	0e 01       	add	r1,r7
80007824:	5b f8       	cp.w	r8,-1
80007826:	c0 40       	breq	8000782e <_malloc_r+0x2fe>
80007828:	28 11       	sub	r1,-127
8000782a:	e0 11 ff 80 	andl	r1,0xff80
8000782e:	02 9b       	mov	r11,r1
80007830:	0a 9c       	mov	r12,r5
80007832:	e0 a0 05 31 	rcall	80008294 <_sbrk_r>
80007836:	18 96       	mov	r6,r12
80007838:	5b fc       	cp.w	r12,-1
8000783a:	c7 50       	breq	80007924 <_malloc_r+0x3f4>
8000783c:	e6 02 00 08 	add	r8,r3,r2
80007840:	10 3c       	cp.w	r12,r8
80007842:	c0 32       	brcc	80007848 <_malloc_r+0x318>
80007844:	08 33       	cp.w	r3,r4
80007846:	c6 f1       	brne	80007924 <_malloc_r+0x3f4>
80007848:	e0 6a 06 48 	mov	r10,1608
8000784c:	74 09       	ld.w	r9,r10[0x0]
8000784e:	e2 09 00 09 	add	r9,r1,r9
80007852:	95 09       	st.w	r10[0x0],r9
80007854:	10 36       	cp.w	r6,r8
80007856:	c0 a1       	brne	8000786a <_malloc_r+0x33a>
80007858:	f5 d6 c0 07 	bfextu	r10,r6,0x0,0x7
8000785c:	c0 71       	brne	8000786a <_malloc_r+0x33a>
8000785e:	e2 02 00 02 	add	r2,r1,r2
80007862:	68 28       	ld.w	r8,r4[0x8]
80007864:	a1 a2       	sbr	r2,0x0
80007866:	91 12       	st.w	r8[0x4],r2
80007868:	c4 f8       	rjmp	80007906 <_malloc_r+0x3d6>
8000786a:	e0 6a 05 28 	mov	r10,1320
8000786e:	74 0b       	ld.w	r11,r10[0x0]
80007870:	5b fb       	cp.w	r11,-1
80007872:	c0 31       	brne	80007878 <_malloc_r+0x348>
80007874:	95 06       	st.w	r10[0x0],r6
80007876:	c0 78       	rjmp	80007884 <_malloc_r+0x354>
80007878:	ec 09 00 09 	add	r9,r6,r9
8000787c:	e0 6a 06 48 	mov	r10,1608
80007880:	10 19       	sub	r9,r8
80007882:	95 09       	st.w	r10[0x0],r9
80007884:	f1 d6 c0 03 	bfextu	r8,r6,0x0,0x3
80007888:	f0 09 11 08 	rsub	r9,r8,8
8000788c:	58 08       	cp.w	r8,0
8000788e:	f2 08 17 10 	movne	r8,r9
80007892:	ed d8 e1 06 	addne	r6,r6,r8
80007896:	28 08       	sub	r8,-128
80007898:	ec 01 00 01 	add	r1,r6,r1
8000789c:	0a 9c       	mov	r12,r5
8000789e:	e3 d1 c0 07 	bfextu	r1,r1,0x0,0x7
800078a2:	f0 01 01 01 	sub	r1,r8,r1
800078a6:	02 9b       	mov	r11,r1
800078a8:	e0 a0 04 f6 	rcall	80008294 <_sbrk_r>
800078ac:	e0 68 06 48 	mov	r8,1608
800078b0:	5b fc       	cp.w	r12,-1
800078b2:	ec 0c 17 00 	moveq	r12,r6
800078b6:	f9 b1 00 00 	moveq	r1,0
800078ba:	70 09       	ld.w	r9,r8[0x0]
800078bc:	0c 1c       	sub	r12,r6
800078be:	89 26       	st.w	r4[0x8],r6
800078c0:	02 0c       	add	r12,r1
800078c2:	12 01       	add	r1,r9
800078c4:	a1 ac       	sbr	r12,0x0
800078c6:	91 01       	st.w	r8[0x0],r1
800078c8:	8d 1c       	st.w	r6[0x4],r12
800078ca:	08 33       	cp.w	r3,r4
800078cc:	c1 d0       	breq	80007906 <_malloc_r+0x3d6>
800078ce:	58 f2       	cp.w	r2,15
800078d0:	e0 8b 00 05 	brhi	800078da <_malloc_r+0x3aa>
800078d4:	30 18       	mov	r8,1
800078d6:	8d 18       	st.w	r6[0x4],r8
800078d8:	c2 68       	rjmp	80007924 <_malloc_r+0x3f4>
800078da:	30 59       	mov	r9,5
800078dc:	20 c2       	sub	r2,12
800078de:	e0 12 ff f8 	andl	r2,0xfff8
800078e2:	e6 02 00 08 	add	r8,r3,r2
800078e6:	91 29       	st.w	r8[0x8],r9
800078e8:	91 19       	st.w	r8[0x4],r9
800078ea:	66 18       	ld.w	r8,r3[0x4]
800078ec:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
800078f0:	e5 e8 10 08 	or	r8,r2,r8
800078f4:	87 18       	st.w	r3[0x4],r8
800078f6:	58 f2       	cp.w	r2,15
800078f8:	e0 88 00 07 	brls	80007906 <_malloc_r+0x3d6>
800078fc:	e6 cb ff f8 	sub	r11,r3,-8
80007900:	0a 9c       	mov	r12,r5
80007902:	fe b0 fb 71 	rcall	80006fe4 <_free_r>
80007906:	e0 69 06 40 	mov	r9,1600
8000790a:	72 0a       	ld.w	r10,r9[0x0]
8000790c:	e0 68 06 48 	mov	r8,1608
80007910:	70 08       	ld.w	r8,r8[0x0]
80007912:	14 38       	cp.w	r8,r10
80007914:	f3 f8 ba 00 	st.whi	r9[0x0],r8
80007918:	e0 69 06 3c 	mov	r9,1596
8000791c:	72 0a       	ld.w	r10,r9[0x0]
8000791e:	14 38       	cp.w	r8,r10
80007920:	f3 f8 ba 00 	st.whi	r9[0x0],r8
80007924:	68 28       	ld.w	r8,r4[0x8]
80007926:	70 18       	ld.w	r8,r8[0x4]
80007928:	e0 18 ff fc 	andl	r8,0xfffc
8000792c:	0e 38       	cp.w	r8,r7
8000792e:	5f 39       	srlo	r9
80007930:	0e 18       	sub	r8,r7
80007932:	58 f8       	cp.w	r8,15
80007934:	5f aa       	srle	r10
80007936:	f5 e9 10 09 	or	r9,r10,r9
8000793a:	c0 50       	breq	80007944 <_malloc_r+0x414>
8000793c:	0a 9c       	mov	r12,r5
8000793e:	c3 cc       	rcall	800079b6 <__malloc_unlock>
80007940:	d8 3a       	popm	r0-r7,pc,r12=0
80007942:	d7 03       	nop
80007944:	68 26       	ld.w	r6,r4[0x8]
80007946:	a1 a8       	sbr	r8,0x0
80007948:	0e 99       	mov	r9,r7
8000794a:	a1 a9       	sbr	r9,0x0
8000794c:	8d 19       	st.w	r6[0x4],r9
8000794e:	ec 07 00 07 	add	r7,r6,r7
80007952:	0a 9c       	mov	r12,r5
80007954:	89 27       	st.w	r4[0x8],r7
80007956:	8f 18       	st.w	r7[0x4],r8
80007958:	c2 fc       	rcall	800079b6 <__malloc_unlock>
8000795a:	ec cc ff f8 	sub	r12,r6,-8
8000795e:	d8 32       	popm	r0-r7,pc

80007960 <memchr>:
80007960:	f7 db c0 08 	bfextu	r11,r11,0x0,0x8
80007964:	c0 68       	rjmp	80007970 <memchr+0x10>
80007966:	20 1a       	sub	r10,1
80007968:	19 88       	ld.ub	r8,r12[0x0]
8000796a:	16 38       	cp.w	r8,r11
8000796c:	5e 0c       	reteq	r12
8000796e:	2f fc       	sub	r12,-1
80007970:	58 0a       	cp.w	r10,0
80007972:	cf a1       	brne	80007966 <memchr+0x6>
80007974:	5e fa       	retal	r10

80007976 <memmove>:
80007976:	d4 01       	pushm	lr
80007978:	18 3b       	cp.w	r11,r12
8000797a:	c1 92       	brcc	800079ac <memmove+0x36>
8000797c:	f6 0a 00 09 	add	r9,r11,r10
80007980:	12 3c       	cp.w	r12,r9
80007982:	c1 52       	brcc	800079ac <memmove+0x36>
80007984:	f8 0a 00 0b 	add	r11,r12,r10
80007988:	30 08       	mov	r8,0
8000798a:	c0 68       	rjmp	80007996 <memmove+0x20>
8000798c:	f2 08 07 0e 	ld.ub	lr,r9[r8]
80007990:	20 1a       	sub	r10,1
80007992:	f6 08 0b 0e 	st.b	r11[r8],lr
80007996:	20 18       	sub	r8,1
80007998:	58 0a       	cp.w	r10,0
8000799a:	cf 91       	brne	8000798c <memmove+0x16>
8000799c:	d8 02       	popm	pc
8000799e:	f6 08 07 09 	ld.ub	r9,r11[r8]
800079a2:	20 1a       	sub	r10,1
800079a4:	f8 08 0b 09 	st.b	r12[r8],r9
800079a8:	2f f8       	sub	r8,-1
800079aa:	c0 28       	rjmp	800079ae <memmove+0x38>
800079ac:	30 08       	mov	r8,0
800079ae:	58 0a       	cp.w	r10,0
800079b0:	cf 71       	brne	8000799e <memmove+0x28>
800079b2:	d8 02       	popm	pc

800079b4 <__malloc_lock>:
800079b4:	5e fc       	retal	r12

800079b6 <__malloc_unlock>:
800079b6:	5e fc       	retal	r12

800079b8 <__hi0bits>:
800079b8:	18 98       	mov	r8,r12
800079ba:	e0 1c 00 00 	andl	r12,0x0
800079be:	f0 09 15 10 	lsl	r9,r8,0x10
800079c2:	58 0c       	cp.w	r12,0
800079c4:	f2 08 17 00 	moveq	r8,r9
800079c8:	f9 bc 00 10 	moveq	r12,16
800079cc:	f9 bc 01 00 	movne	r12,0
800079d0:	10 9a       	mov	r10,r8
800079d2:	f0 09 15 08 	lsl	r9,r8,0x8
800079d6:	e6 1a ff 00 	andh	r10,0xff00,COH
800079da:	f7 bc 00 f8 	subeq	r12,-8
800079de:	f2 08 17 00 	moveq	r8,r9
800079e2:	10 9a       	mov	r10,r8
800079e4:	f0 09 15 04 	lsl	r9,r8,0x4
800079e8:	e6 1a f0 00 	andh	r10,0xf000,COH
800079ec:	f7 bc 00 fc 	subeq	r12,-4
800079f0:	f2 08 17 00 	moveq	r8,r9
800079f4:	10 9a       	mov	r10,r8
800079f6:	f0 09 15 02 	lsl	r9,r8,0x2
800079fa:	e6 1a c0 00 	andh	r10,0xc000,COH
800079fe:	f7 bc 00 fe 	subeq	r12,-2
80007a02:	f2 08 17 00 	moveq	r8,r9
80007a06:	58 08       	cp.w	r8,0
80007a08:	5e 5c       	retlt	r12
80007a0a:	ed b8 00 1e 	bld	r8,0x1e
80007a0e:	f9 bc 01 20 	movne	r12,32
80007a12:	f7 bc 00 ff 	subeq	r12,-1
80007a16:	5e fc       	retal	r12

80007a18 <__lo0bits>:
80007a18:	18 99       	mov	r9,r12
80007a1a:	78 08       	ld.w	r8,r12[0x0]
80007a1c:	f9 d8 c0 03 	bfextu	r12,r8,0x0,0x3
80007a20:	c1 50       	breq	80007a4a <__lo0bits+0x32>
80007a22:	ed b8 00 00 	bld	r8,0x0
80007a26:	c0 21       	brne	80007a2a <__lo0bits+0x12>
80007a28:	5e fd       	retal	0
80007a2a:	10 9b       	mov	r11,r8
80007a2c:	f0 0a 16 01 	lsr	r10,r8,0x1
80007a30:	e2 1b 00 02 	andl	r11,0x2,COH
80007a34:	a3 88       	lsr	r8,0x2
80007a36:	58 0b       	cp.w	r11,0
80007a38:	f3 fa 1a 00 	st.wne	r9[0x0],r10
80007a3c:	f9 bc 01 01 	movne	r12,1
80007a40:	f3 f8 0a 00 	st.weq	r9[0x0],r8
80007a44:	f9 bc 00 02 	moveq	r12,2
80007a48:	5e fc       	retal	r12
80007a4a:	f5 d8 c0 10 	bfextu	r10,r8,0x0,0x10
80007a4e:	f0 0b 16 10 	lsr	r11,r8,0x10
80007a52:	58 0a       	cp.w	r10,0
80007a54:	f6 08 17 00 	moveq	r8,r11
80007a58:	f9 bc 00 10 	moveq	r12,16
80007a5c:	f7 d8 c0 08 	bfextu	r11,r8,0x0,0x8
80007a60:	f0 0a 16 08 	lsr	r10,r8,0x8
80007a64:	58 0b       	cp.w	r11,0
80007a66:	f7 bc 00 f8 	subeq	r12,-8
80007a6a:	f4 08 17 00 	moveq	r8,r10
80007a6e:	f7 d8 c0 04 	bfextu	r11,r8,0x0,0x4
80007a72:	f0 0a 16 04 	lsr	r10,r8,0x4
80007a76:	58 0b       	cp.w	r11,0
80007a78:	f7 bc 00 fc 	subeq	r12,-4
80007a7c:	f4 08 17 00 	moveq	r8,r10
80007a80:	f7 d8 c0 02 	bfextu	r11,r8,0x0,0x2
80007a84:	f0 0a 16 02 	lsr	r10,r8,0x2
80007a88:	58 0b       	cp.w	r11,0
80007a8a:	f7 bc 00 fe 	subeq	r12,-2
80007a8e:	f4 08 17 00 	moveq	r8,r10
80007a92:	ed b8 00 00 	bld	r8,0x0
80007a96:	c0 60       	breq	80007aa2 <__lo0bits+0x8a>
80007a98:	a1 98       	lsr	r8,0x1
80007a9a:	c0 31       	brne	80007aa0 <__lo0bits+0x88>
80007a9c:	32 0c       	mov	r12,32
80007a9e:	5e fc       	retal	r12
80007aa0:	2f fc       	sub	r12,-1
80007aa2:	93 08       	st.w	r9[0x0],r8
80007aa4:	5e fc       	retal	r12

80007aa6 <__mcmp>:
80007aa6:	d4 01       	pushm	lr
80007aa8:	18 98       	mov	r8,r12
80007aaa:	76 49       	ld.w	r9,r11[0x10]
80007aac:	78 4c       	ld.w	r12,r12[0x10]
80007aae:	12 1c       	sub	r12,r9
80007ab0:	c1 31       	brne	80007ad6 <__mcmp+0x30>
80007ab2:	2f b9       	sub	r9,-5
80007ab4:	a3 69       	lsl	r9,0x2
80007ab6:	12 0b       	add	r11,r9
80007ab8:	f0 09 00 09 	add	r9,r8,r9
80007abc:	2e c8       	sub	r8,-20
80007abe:	13 4e       	ld.w	lr,--r9
80007ac0:	17 4a       	ld.w	r10,--r11
80007ac2:	14 3e       	cp.w	lr,r10
80007ac4:	c0 60       	breq	80007ad0 <__mcmp+0x2a>
80007ac6:	f9 bc 03 ff 	movlo	r12,-1
80007aca:	f9 bc 02 01 	movhs	r12,1
80007ace:	d8 02       	popm	pc
80007ad0:	10 39       	cp.w	r9,r8
80007ad2:	fe 9b ff f6 	brhi	80007abe <__mcmp+0x18>
80007ad6:	d8 02       	popm	pc

80007ad8 <_Bfree>:
80007ad8:	d4 21       	pushm	r4-r7,lr
80007ada:	18 97       	mov	r7,r12
80007adc:	16 95       	mov	r5,r11
80007ade:	78 96       	ld.w	r6,r12[0x24]
80007ae0:	58 06       	cp.w	r6,0
80007ae2:	c0 91       	brne	80007af4 <_Bfree+0x1c>
80007ae4:	31 0c       	mov	r12,16
80007ae6:	fe b0 fd 1d 	rcall	80007520 <malloc>
80007aea:	99 36       	st.w	r12[0xc],r6
80007aec:	8f 9c       	st.w	r7[0x24],r12
80007aee:	99 16       	st.w	r12[0x4],r6
80007af0:	99 26       	st.w	r12[0x8],r6
80007af2:	99 06       	st.w	r12[0x0],r6
80007af4:	58 05       	cp.w	r5,0
80007af6:	c0 90       	breq	80007b08 <_Bfree+0x30>
80007af8:	6a 19       	ld.w	r9,r5[0x4]
80007afa:	6e 98       	ld.w	r8,r7[0x24]
80007afc:	70 38       	ld.w	r8,r8[0xc]
80007afe:	f0 09 03 2a 	ld.w	r10,r8[r9<<0x2]
80007b02:	8b 0a       	st.w	r5[0x0],r10
80007b04:	f0 09 09 25 	st.w	r8[r9<<0x2],r5
80007b08:	d8 22       	popm	r4-r7,pc
80007b0a:	d7 03       	nop

80007b0c <_Balloc>:
80007b0c:	d4 21       	pushm	r4-r7,lr
80007b0e:	18 97       	mov	r7,r12
80007b10:	16 96       	mov	r6,r11
80007b12:	78 95       	ld.w	r5,r12[0x24]
80007b14:	58 05       	cp.w	r5,0
80007b16:	c0 91       	brne	80007b28 <_Balloc+0x1c>
80007b18:	31 0c       	mov	r12,16
80007b1a:	fe b0 fd 03 	rcall	80007520 <malloc>
80007b1e:	99 35       	st.w	r12[0xc],r5
80007b20:	8f 9c       	st.w	r7[0x24],r12
80007b22:	99 15       	st.w	r12[0x4],r5
80007b24:	99 25       	st.w	r12[0x8],r5
80007b26:	99 05       	st.w	r12[0x0],r5
80007b28:	6e 95       	ld.w	r5,r7[0x24]
80007b2a:	6a 38       	ld.w	r8,r5[0xc]
80007b2c:	58 08       	cp.w	r8,0
80007b2e:	c0 b1       	brne	80007b44 <_Balloc+0x38>
80007b30:	31 0a       	mov	r10,16
80007b32:	30 4b       	mov	r11,4
80007b34:	0e 9c       	mov	r12,r7
80007b36:	e0 a0 04 93 	rcall	8000845c <_calloc_r>
80007b3a:	8b 3c       	st.w	r5[0xc],r12
80007b3c:	6e 98       	ld.w	r8,r7[0x24]
80007b3e:	70 3c       	ld.w	r12,r8[0xc]
80007b40:	58 0c       	cp.w	r12,0
80007b42:	c1 b0       	breq	80007b78 <_Balloc+0x6c>
80007b44:	6e 98       	ld.w	r8,r7[0x24]
80007b46:	70 38       	ld.w	r8,r8[0xc]
80007b48:	f0 06 00 28 	add	r8,r8,r6<<0x2
80007b4c:	70 0c       	ld.w	r12,r8[0x0]
80007b4e:	58 0c       	cp.w	r12,0
80007b50:	c0 40       	breq	80007b58 <_Balloc+0x4c>
80007b52:	78 09       	ld.w	r9,r12[0x0]
80007b54:	91 09       	st.w	r8[0x0],r9
80007b56:	c0 e8       	rjmp	80007b72 <_Balloc+0x66>
80007b58:	0e 9c       	mov	r12,r7
80007b5a:	30 17       	mov	r7,1
80007b5c:	0e 9b       	mov	r11,r7
80007b5e:	ee 06 09 47 	lsl	r7,r7,r6
80007b62:	ee ca ff fb 	sub	r10,r7,-5
80007b66:	a3 6a       	lsl	r10,0x2
80007b68:	e0 a0 04 7a 	rcall	8000845c <_calloc_r>
80007b6c:	c0 60       	breq	80007b78 <_Balloc+0x6c>
80007b6e:	99 16       	st.w	r12[0x4],r6
80007b70:	99 27       	st.w	r12[0x8],r7
80007b72:	30 08       	mov	r8,0
80007b74:	99 38       	st.w	r12[0xc],r8
80007b76:	99 48       	st.w	r12[0x10],r8
80007b78:	d8 22       	popm	r4-r7,pc
80007b7a:	d7 03       	nop

80007b7c <__d2b>:
80007b7c:	d4 31       	pushm	r0-r7,lr
80007b7e:	20 2d       	sub	sp,8
80007b80:	16 93       	mov	r3,r11
80007b82:	12 96       	mov	r6,r9
80007b84:	10 95       	mov	r5,r8
80007b86:	14 92       	mov	r2,r10
80007b88:	30 1b       	mov	r11,1
80007b8a:	cc 1f       	rcall	80007b0c <_Balloc>
80007b8c:	f3 d3 c0 14 	bfextu	r9,r3,0x0,0x14
80007b90:	50 09       	stdsp	sp[0x0],r9
80007b92:	f1 d3 c0 1f 	bfextu	r8,r3,0x0,0x1f
80007b96:	b5 a9       	sbr	r9,0x14
80007b98:	f0 01 16 14 	lsr	r1,r8,0x14
80007b9c:	fb f9 1a 00 	st.wne	sp[0x0],r9
80007ba0:	18 94       	mov	r4,r12
80007ba2:	58 02       	cp.w	r2,0
80007ba4:	c1 d0       	breq	80007bde <__d2b+0x62>
80007ba6:	fa cc ff f8 	sub	r12,sp,-8
80007baa:	18 d2       	st.w	--r12,r2
80007bac:	c3 6f       	rcall	80007a18 <__lo0bits>
80007bae:	40 18       	lddsp	r8,sp[0x4]
80007bb0:	c0 d0       	breq	80007bca <__d2b+0x4e>
80007bb2:	40 09       	lddsp	r9,sp[0x0]
80007bb4:	f8 0a 11 20 	rsub	r10,r12,32
80007bb8:	f2 0a 09 4a 	lsl	r10,r9,r10
80007bbc:	f5 e8 10 08 	or	r8,r10,r8
80007bc0:	89 58       	st.w	r4[0x14],r8
80007bc2:	f2 0c 0a 49 	lsr	r9,r9,r12
80007bc6:	50 09       	stdsp	sp[0x0],r9
80007bc8:	c0 28       	rjmp	80007bcc <__d2b+0x50>
80007bca:	89 58       	st.w	r4[0x14],r8
80007bcc:	40 08       	lddsp	r8,sp[0x0]
80007bce:	58 08       	cp.w	r8,0
80007bd0:	f9 b3 01 02 	movne	r3,2
80007bd4:	f9 b3 00 01 	moveq	r3,1
80007bd8:	89 68       	st.w	r4[0x18],r8
80007bda:	89 43       	st.w	r4[0x10],r3
80007bdc:	c0 88       	rjmp	80007bec <__d2b+0x70>
80007bde:	1a 9c       	mov	r12,sp
80007be0:	c1 cf       	rcall	80007a18 <__lo0bits>
80007be2:	30 13       	mov	r3,1
80007be4:	40 08       	lddsp	r8,sp[0x0]
80007be6:	2e 0c       	sub	r12,-32
80007be8:	89 43       	st.w	r4[0x10],r3
80007bea:	89 58       	st.w	r4[0x14],r8
80007bec:	58 01       	cp.w	r1,0
80007bee:	c0 90       	breq	80007c00 <__d2b+0x84>
80007bf0:	e2 c1 04 33 	sub	r1,r1,1075
80007bf4:	18 01       	add	r1,r12
80007bf6:	8d 01       	st.w	r6[0x0],r1
80007bf8:	f8 0c 11 35 	rsub	r12,r12,53
80007bfc:	8b 0c       	st.w	r5[0x0],r12
80007bfe:	c0 c8       	rjmp	80007c16 <__d2b+0x9a>
80007c00:	e6 c8 ff fc 	sub	r8,r3,-4
80007c04:	f8 cc 04 32 	sub	r12,r12,1074
80007c08:	a5 73       	lsl	r3,0x5
80007c0a:	8d 0c       	st.w	r6[0x0],r12
80007c0c:	e8 08 03 2c 	ld.w	r12,r4[r8<<0x2]
80007c10:	cd 4e       	rcall	800079b8 <__hi0bits>
80007c12:	18 13       	sub	r3,r12
80007c14:	8b 03       	st.w	r5[0x0],r3
80007c16:	08 9c       	mov	r12,r4
80007c18:	2f ed       	sub	sp,-8
80007c1a:	d8 32       	popm	r0-r7,pc

80007c1c <__mdiff>:
80007c1c:	d4 31       	pushm	r0-r7,lr
80007c1e:	74 48       	ld.w	r8,r10[0x10]
80007c20:	76 45       	ld.w	r5,r11[0x10]
80007c22:	16 97       	mov	r7,r11
80007c24:	14 96       	mov	r6,r10
80007c26:	10 15       	sub	r5,r8
80007c28:	c1 31       	brne	80007c4e <__mdiff+0x32>
80007c2a:	2f b8       	sub	r8,-5
80007c2c:	ee ce ff ec 	sub	lr,r7,-20
80007c30:	a3 68       	lsl	r8,0x2
80007c32:	f4 08 00 0b 	add	r11,r10,r8
80007c36:	ee 08 00 08 	add	r8,r7,r8
80007c3a:	11 4a       	ld.w	r10,--r8
80007c3c:	17 49       	ld.w	r9,--r11
80007c3e:	12 3a       	cp.w	r10,r9
80007c40:	c0 30       	breq	80007c46 <__mdiff+0x2a>
80007c42:	c0 e2       	brcc	80007c5e <__mdiff+0x42>
80007c44:	c0 78       	rjmp	80007c52 <__mdiff+0x36>
80007c46:	1c 38       	cp.w	r8,lr
80007c48:	fe 9b ff f9 	brhi	80007c3a <__mdiff+0x1e>
80007c4c:	c4 98       	rjmp	80007cde <__mdiff+0xc2>
80007c4e:	58 05       	cp.w	r5,0
80007c50:	c0 64       	brge	80007c5c <__mdiff+0x40>
80007c52:	0e 98       	mov	r8,r7
80007c54:	30 15       	mov	r5,1
80007c56:	0c 97       	mov	r7,r6
80007c58:	10 96       	mov	r6,r8
80007c5a:	c0 28       	rjmp	80007c5e <__mdiff+0x42>
80007c5c:	30 05       	mov	r5,0
80007c5e:	6e 1b       	ld.w	r11,r7[0x4]
80007c60:	c5 6f       	rcall	80007b0c <_Balloc>
80007c62:	6e 49       	ld.w	r9,r7[0x10]
80007c64:	6c 44       	ld.w	r4,r6[0x10]
80007c66:	99 35       	st.w	r12[0xc],r5
80007c68:	2f b4       	sub	r4,-5
80007c6a:	f2 c5 ff fb 	sub	r5,r9,-5
80007c6e:	ec 04 00 24 	add	r4,r6,r4<<0x2
80007c72:	ee 05 00 25 	add	r5,r7,r5<<0x2
80007c76:	2e c6       	sub	r6,-20
80007c78:	2e c7       	sub	r7,-20
80007c7a:	f8 c8 ff ec 	sub	r8,r12,-20
80007c7e:	30 0a       	mov	r10,0
80007c80:	0f 0e       	ld.w	lr,r7++
80007c82:	0d 0b       	ld.w	r11,r6++
80007c84:	fc 02 16 10 	lsr	r2,lr,0x10
80007c88:	f6 03 16 10 	lsr	r3,r11,0x10
80007c8c:	fd de c0 10 	bfextu	lr,lr,0x0,0x10
80007c90:	e4 03 01 03 	sub	r3,r2,r3
80007c94:	f7 db c0 10 	bfextu	r11,r11,0x0,0x10
80007c98:	fc 0b 01 0b 	sub	r11,lr,r11
80007c9c:	f6 0a 00 0a 	add	r10,r11,r10
80007ca0:	b0 1a       	st.h	r8[0x2],r10
80007ca2:	b1 4a       	asr	r10,0x10
80007ca4:	e6 0a 00 0a 	add	r10,r3,r10
80007ca8:	b0 0a       	st.h	r8[0x0],r10
80007caa:	2f c8       	sub	r8,-4
80007cac:	b1 4a       	asr	r10,0x10
80007cae:	08 36       	cp.w	r6,r4
80007cb0:	ce 83       	brcs	80007c80 <__mdiff+0x64>
80007cb2:	c0 d8       	rjmp	80007ccc <__mdiff+0xb0>
80007cb4:	0f 0b       	ld.w	r11,r7++
80007cb6:	f6 0e 16 10 	lsr	lr,r11,0x10
80007cba:	f7 db c0 10 	bfextu	r11,r11,0x0,0x10
80007cbe:	16 0a       	add	r10,r11
80007cc0:	b0 1a       	st.h	r8[0x2],r10
80007cc2:	b1 4a       	asr	r10,0x10
80007cc4:	1c 0a       	add	r10,lr
80007cc6:	b0 0a       	st.h	r8[0x0],r10
80007cc8:	2f c8       	sub	r8,-4
80007cca:	b1 4a       	asr	r10,0x10
80007ccc:	0a 37       	cp.w	r7,r5
80007cce:	cf 33       	brcs	80007cb4 <__mdiff+0x98>
80007cd0:	c0 28       	rjmp	80007cd4 <__mdiff+0xb8>
80007cd2:	20 19       	sub	r9,1
80007cd4:	11 4a       	ld.w	r10,--r8
80007cd6:	58 0a       	cp.w	r10,0
80007cd8:	cf d0       	breq	80007cd2 <__mdiff+0xb6>
80007cda:	99 49       	st.w	r12[0x10],r9
80007cdc:	d8 32       	popm	r0-r7,pc
80007cde:	30 0b       	mov	r11,0
80007ce0:	c1 6f       	rcall	80007b0c <_Balloc>
80007ce2:	30 18       	mov	r8,1
80007ce4:	99 48       	st.w	r12[0x10],r8
80007ce6:	30 08       	mov	r8,0
80007ce8:	99 58       	st.w	r12[0x14],r8
80007cea:	d8 32       	popm	r0-r7,pc

80007cec <__lshift>:
80007cec:	d4 31       	pushm	r0-r7,lr
80007cee:	16 97       	mov	r7,r11
80007cf0:	76 46       	ld.w	r6,r11[0x10]
80007cf2:	f4 02 14 05 	asr	r2,r10,0x5
80007cf6:	2f f6       	sub	r6,-1
80007cf8:	14 93       	mov	r3,r10
80007cfa:	18 94       	mov	r4,r12
80007cfc:	04 06       	add	r6,r2
80007cfe:	76 1b       	ld.w	r11,r11[0x4]
80007d00:	6e 28       	ld.w	r8,r7[0x8]
80007d02:	c0 38       	rjmp	80007d08 <__lshift+0x1c>
80007d04:	2f fb       	sub	r11,-1
80007d06:	a1 78       	lsl	r8,0x1
80007d08:	10 36       	cp.w	r6,r8
80007d0a:	fe 99 ff fd 	brgt	80007d04 <__lshift+0x18>
80007d0e:	08 9c       	mov	r12,r4
80007d10:	cf ee       	rcall	80007b0c <_Balloc>
80007d12:	30 09       	mov	r9,0
80007d14:	18 95       	mov	r5,r12
80007d16:	f8 c8 ff ec 	sub	r8,r12,-20
80007d1a:	12 9a       	mov	r10,r9
80007d1c:	c0 38       	rjmp	80007d22 <__lshift+0x36>
80007d1e:	10 aa       	st.w	r8++,r10
80007d20:	2f f9       	sub	r9,-1
80007d22:	04 39       	cp.w	r9,r2
80007d24:	cf d5       	brlt	80007d1e <__lshift+0x32>
80007d26:	6e 4b       	ld.w	r11,r7[0x10]
80007d28:	e7 d3 c0 05 	bfextu	r3,r3,0x0,0x5
80007d2c:	2f bb       	sub	r11,-5
80007d2e:	ee c9 ff ec 	sub	r9,r7,-20
80007d32:	ee 0b 00 2b 	add	r11,r7,r11<<0x2
80007d36:	58 03       	cp.w	r3,0
80007d38:	c1 30       	breq	80007d5e <__lshift+0x72>
80007d3a:	e6 0c 11 20 	rsub	r12,r3,32
80007d3e:	30 0a       	mov	r10,0
80007d40:	72 02       	ld.w	r2,r9[0x0]
80007d42:	e4 03 09 42 	lsl	r2,r2,r3
80007d46:	04 4a       	or	r10,r2
80007d48:	10 aa       	st.w	r8++,r10
80007d4a:	13 0a       	ld.w	r10,r9++
80007d4c:	f4 0c 0a 4a 	lsr	r10,r10,r12
80007d50:	16 39       	cp.w	r9,r11
80007d52:	cf 73       	brcs	80007d40 <__lshift+0x54>
80007d54:	91 0a       	st.w	r8[0x0],r10
80007d56:	58 0a       	cp.w	r10,0
80007d58:	c0 70       	breq	80007d66 <__lshift+0x7a>
80007d5a:	2f f6       	sub	r6,-1
80007d5c:	c0 58       	rjmp	80007d66 <__lshift+0x7a>
80007d5e:	13 0a       	ld.w	r10,r9++
80007d60:	10 aa       	st.w	r8++,r10
80007d62:	16 39       	cp.w	r9,r11
80007d64:	cf d3       	brcs	80007d5e <__lshift+0x72>
80007d66:	08 9c       	mov	r12,r4
80007d68:	20 16       	sub	r6,1
80007d6a:	0e 9b       	mov	r11,r7
80007d6c:	8b 46       	st.w	r5[0x10],r6
80007d6e:	cb 5e       	rcall	80007ad8 <_Bfree>
80007d70:	0a 9c       	mov	r12,r5
80007d72:	d8 32       	popm	r0-r7,pc

80007d74 <__multiply>:
80007d74:	d4 31       	pushm	r0-r7,lr
80007d76:	20 2d       	sub	sp,8
80007d78:	76 49       	ld.w	r9,r11[0x10]
80007d7a:	74 48       	ld.w	r8,r10[0x10]
80007d7c:	16 96       	mov	r6,r11
80007d7e:	14 95       	mov	r5,r10
80007d80:	10 39       	cp.w	r9,r8
80007d82:	ec 08 17 50 	movlt	r8,r6
80007d86:	ea 06 17 50 	movlt	r6,r5
80007d8a:	f0 05 17 50 	movlt	r5,r8
80007d8e:	6c 28       	ld.w	r8,r6[0x8]
80007d90:	76 43       	ld.w	r3,r11[0x10]
80007d92:	74 42       	ld.w	r2,r10[0x10]
80007d94:	76 1b       	ld.w	r11,r11[0x4]
80007d96:	e4 03 00 07 	add	r7,r2,r3
80007d9a:	10 37       	cp.w	r7,r8
80007d9c:	f7 bb 09 ff 	subgt	r11,-1
80007da0:	cb 6e       	rcall	80007b0c <_Balloc>
80007da2:	ee c4 ff fb 	sub	r4,r7,-5
80007da6:	f8 c9 ff ec 	sub	r9,r12,-20
80007daa:	f8 04 00 24 	add	r4,r12,r4<<0x2
80007dae:	30 0a       	mov	r10,0
80007db0:	12 98       	mov	r8,r9
80007db2:	c0 28       	rjmp	80007db6 <__multiply+0x42>
80007db4:	10 aa       	st.w	r8++,r10
80007db6:	08 38       	cp.w	r8,r4
80007db8:	cf e3       	brcs	80007db4 <__multiply+0x40>
80007dba:	2f b3       	sub	r3,-5
80007dbc:	2f b2       	sub	r2,-5
80007dbe:	ec 03 00 23 	add	r3,r6,r3<<0x2
80007dc2:	ea 02 00 22 	add	r2,r5,r2<<0x2
80007dc6:	ec cb ff ec 	sub	r11,r6,-20
80007dca:	50 12       	stdsp	sp[0x4],r2
80007dcc:	ea ca ff ec 	sub	r10,r5,-20
80007dd0:	c4 48       	rjmp	80007e58 <__multiply+0xe4>
80007dd2:	94 95       	ld.uh	r5,r10[0x2]
80007dd4:	58 05       	cp.w	r5,0
80007dd6:	c2 00       	breq	80007e16 <__multiply+0xa2>
80007dd8:	12 98       	mov	r8,r9
80007dda:	16 96       	mov	r6,r11
80007ddc:	30 0e       	mov	lr,0
80007dde:	50 09       	stdsp	sp[0x0],r9
80007de0:	0d 02       	ld.w	r2,r6++
80007de2:	e4 00 16 10 	lsr	r0,r2,0x10
80007de6:	70 01       	ld.w	r1,r8[0x0]
80007de8:	70 09       	ld.w	r9,r8[0x0]
80007dea:	b1 81       	lsr	r1,0x10
80007dec:	e5 d2 c0 10 	bfextu	r2,r2,0x0,0x10
80007df0:	e0 05 03 41 	mac	r1,r0,r5
80007df4:	ab 32       	mul	r2,r5
80007df6:	e1 d9 c0 10 	bfextu	r0,r9,0x0,0x10
80007dfa:	00 02       	add	r2,r0
80007dfc:	e4 0e 00 0e 	add	lr,r2,lr
80007e00:	b0 1e       	st.h	r8[0x2],lr
80007e02:	b1 8e       	lsr	lr,0x10
80007e04:	1c 01       	add	r1,lr
80007e06:	b0 01       	st.h	r8[0x0],r1
80007e08:	e2 0e 16 10 	lsr	lr,r1,0x10
80007e0c:	2f c8       	sub	r8,-4
80007e0e:	06 36       	cp.w	r6,r3
80007e10:	ce 83       	brcs	80007de0 <__multiply+0x6c>
80007e12:	40 09       	lddsp	r9,sp[0x0]
80007e14:	91 0e       	st.w	r8[0x0],lr
80007e16:	94 86       	ld.uh	r6,r10[0x0]
80007e18:	58 06       	cp.w	r6,0
80007e1a:	c1 d0       	breq	80007e54 <__multiply+0xe0>
80007e1c:	72 02       	ld.w	r2,r9[0x0]
80007e1e:	12 98       	mov	r8,r9
80007e20:	16 9e       	mov	lr,r11
80007e22:	30 05       	mov	r5,0
80007e24:	b0 12       	st.h	r8[0x2],r2
80007e26:	1d 01       	ld.w	r1,lr++
80007e28:	90 82       	ld.uh	r2,r8[0x0]
80007e2a:	e1 d1 c0 10 	bfextu	r0,r1,0x0,0x10
80007e2e:	ad 30       	mul	r0,r6
80007e30:	e0 02 00 02 	add	r2,r0,r2
80007e34:	e4 05 00 05 	add	r5,r2,r5
80007e38:	b0 05       	st.h	r8[0x0],r5
80007e3a:	b1 85       	lsr	r5,0x10
80007e3c:	b1 81       	lsr	r1,0x10
80007e3e:	2f c8       	sub	r8,-4
80007e40:	ad 31       	mul	r1,r6
80007e42:	90 92       	ld.uh	r2,r8[0x2]
80007e44:	e2 02 00 02 	add	r2,r1,r2
80007e48:	0a 02       	add	r2,r5
80007e4a:	e4 05 16 10 	lsr	r5,r2,0x10
80007e4e:	06 3e       	cp.w	lr,r3
80007e50:	ce a3       	brcs	80007e24 <__multiply+0xb0>
80007e52:	91 02       	st.w	r8[0x0],r2
80007e54:	2f ca       	sub	r10,-4
80007e56:	2f c9       	sub	r9,-4
80007e58:	40 18       	lddsp	r8,sp[0x4]
80007e5a:	10 3a       	cp.w	r10,r8
80007e5c:	cb b3       	brcs	80007dd2 <__multiply+0x5e>
80007e5e:	c0 28       	rjmp	80007e62 <__multiply+0xee>
80007e60:	20 17       	sub	r7,1
80007e62:	58 07       	cp.w	r7,0
80007e64:	e0 8a 00 05 	brle	80007e6e <__multiply+0xfa>
80007e68:	09 48       	ld.w	r8,--r4
80007e6a:	58 08       	cp.w	r8,0
80007e6c:	cf a0       	breq	80007e60 <__multiply+0xec>
80007e6e:	99 47       	st.w	r12[0x10],r7
80007e70:	2f ed       	sub	sp,-8
80007e72:	d8 32       	popm	r0-r7,pc

80007e74 <__i2b>:
80007e74:	d4 21       	pushm	r4-r7,lr
80007e76:	16 97       	mov	r7,r11
80007e78:	30 1b       	mov	r11,1
80007e7a:	c4 9e       	rcall	80007b0c <_Balloc>
80007e7c:	30 19       	mov	r9,1
80007e7e:	99 57       	st.w	r12[0x14],r7
80007e80:	99 49       	st.w	r12[0x10],r9
80007e82:	d8 22       	popm	r4-r7,pc

80007e84 <__multadd>:
80007e84:	d4 31       	pushm	r0-r7,lr
80007e86:	30 08       	mov	r8,0
80007e88:	12 95       	mov	r5,r9
80007e8a:	16 97       	mov	r7,r11
80007e8c:	18 96       	mov	r6,r12
80007e8e:	76 44       	ld.w	r4,r11[0x10]
80007e90:	f6 c9 ff ec 	sub	r9,r11,-20
80007e94:	72 0b       	ld.w	r11,r9[0x0]
80007e96:	f6 0c 16 10 	lsr	r12,r11,0x10
80007e9a:	f7 db c0 10 	bfextu	r11,r11,0x0,0x10
80007e9e:	f4 0c 02 4c 	mul	r12,r10,r12
80007ea2:	f4 0b 03 45 	mac	r5,r10,r11
80007ea6:	f7 d5 c0 10 	bfextu	r11,r5,0x0,0x10
80007eaa:	b1 85       	lsr	r5,0x10
80007eac:	18 05       	add	r5,r12
80007eae:	ea 0c 15 10 	lsl	r12,r5,0x10
80007eb2:	f8 0b 00 0b 	add	r11,r12,r11
80007eb6:	12 ab       	st.w	r9++,r11
80007eb8:	2f f8       	sub	r8,-1
80007eba:	b1 85       	lsr	r5,0x10
80007ebc:	08 38       	cp.w	r8,r4
80007ebe:	ce b5       	brlt	80007e94 <__multadd+0x10>
80007ec0:	58 05       	cp.w	r5,0
80007ec2:	c1 c0       	breq	80007efa <__multadd+0x76>
80007ec4:	6e 28       	ld.w	r8,r7[0x8]
80007ec6:	10 34       	cp.w	r4,r8
80007ec8:	c1 35       	brlt	80007eee <__multadd+0x6a>
80007eca:	6e 1b       	ld.w	r11,r7[0x4]
80007ecc:	0c 9c       	mov	r12,r6
80007ece:	2f fb       	sub	r11,-1
80007ed0:	c1 ee       	rcall	80007b0c <_Balloc>
80007ed2:	6e 4a       	ld.w	r10,r7[0x10]
80007ed4:	ee cb ff f4 	sub	r11,r7,-12
80007ed8:	18 93       	mov	r3,r12
80007eda:	2f ea       	sub	r10,-2
80007edc:	2f 4c       	sub	r12,-12
80007ede:	a3 6a       	lsl	r10,0x2
80007ee0:	fe b0 de 3d 	rcall	80003b5a <memcpy>
80007ee4:	0e 9b       	mov	r11,r7
80007ee6:	0c 9c       	mov	r12,r6
80007ee8:	fe b0 fd f8 	rcall	80007ad8 <_Bfree>
80007eec:	06 97       	mov	r7,r3
80007eee:	e8 c8 ff ff 	sub	r8,r4,-1
80007ef2:	2f b4       	sub	r4,-5
80007ef4:	8f 48       	st.w	r7[0x10],r8
80007ef6:	ee 04 09 25 	st.w	r7[r4<<0x2],r5
80007efa:	0e 9c       	mov	r12,r7
80007efc:	d8 32       	popm	r0-r7,pc
80007efe:	d7 03       	nop

80007f00 <__pow5mult>:
80007f00:	d4 31       	pushm	r0-r7,lr
80007f02:	14 96       	mov	r6,r10
80007f04:	18 97       	mov	r7,r12
80007f06:	16 94       	mov	r4,r11
80007f08:	f1 da c0 02 	bfextu	r8,r10,0x0,0x2
80007f0c:	c0 90       	breq	80007f1e <__pow5mult+0x1e>
80007f0e:	20 18       	sub	r8,1
80007f10:	fe c9 e0 d4 	sub	r9,pc,-7980
80007f14:	f2 08 03 2a 	ld.w	r10,r9[r8<<0x2]
80007f18:	30 09       	mov	r9,0
80007f1a:	cb 5f       	rcall	80007e84 <__multadd>
80007f1c:	18 94       	mov	r4,r12
80007f1e:	a3 46       	asr	r6,0x2
80007f20:	c3 40       	breq	80007f88 <__pow5mult+0x88>
80007f22:	6e 95       	ld.w	r5,r7[0x24]
80007f24:	58 05       	cp.w	r5,0
80007f26:	c0 91       	brne	80007f38 <__pow5mult+0x38>
80007f28:	31 0c       	mov	r12,16
80007f2a:	fe b0 fa fb 	rcall	80007520 <malloc>
80007f2e:	99 35       	st.w	r12[0xc],r5
80007f30:	8f 9c       	st.w	r7[0x24],r12
80007f32:	99 15       	st.w	r12[0x4],r5
80007f34:	99 25       	st.w	r12[0x8],r5
80007f36:	99 05       	st.w	r12[0x0],r5
80007f38:	6e 93       	ld.w	r3,r7[0x24]
80007f3a:	66 25       	ld.w	r5,r3[0x8]
80007f3c:	58 05       	cp.w	r5,0
80007f3e:	c0 c1       	brne	80007f56 <__pow5mult+0x56>
80007f40:	e0 6b 02 71 	mov	r11,625
80007f44:	0e 9c       	mov	r12,r7
80007f46:	c9 7f       	rcall	80007e74 <__i2b>
80007f48:	87 2c       	st.w	r3[0x8],r12
80007f4a:	30 08       	mov	r8,0
80007f4c:	18 95       	mov	r5,r12
80007f4e:	99 08       	st.w	r12[0x0],r8
80007f50:	c0 38       	rjmp	80007f56 <__pow5mult+0x56>
80007f52:	06 9c       	mov	r12,r3
80007f54:	18 95       	mov	r5,r12
80007f56:	ed b6 00 00 	bld	r6,0x0
80007f5a:	c0 b1       	brne	80007f70 <__pow5mult+0x70>
80007f5c:	08 9b       	mov	r11,r4
80007f5e:	0a 9a       	mov	r10,r5
80007f60:	0e 9c       	mov	r12,r7
80007f62:	c0 9f       	rcall	80007d74 <__multiply>
80007f64:	08 9b       	mov	r11,r4
80007f66:	18 93       	mov	r3,r12
80007f68:	0e 9c       	mov	r12,r7
80007f6a:	06 94       	mov	r4,r3
80007f6c:	fe b0 fd b6 	rcall	80007ad8 <_Bfree>
80007f70:	a1 56       	asr	r6,0x1
80007f72:	c0 b0       	breq	80007f88 <__pow5mult+0x88>
80007f74:	6a 03       	ld.w	r3,r5[0x0]
80007f76:	58 03       	cp.w	r3,0
80007f78:	ce d1       	brne	80007f52 <__pow5mult+0x52>
80007f7a:	0a 9a       	mov	r10,r5
80007f7c:	0a 9b       	mov	r11,r5
80007f7e:	0e 9c       	mov	r12,r7
80007f80:	cf ae       	rcall	80007d74 <__multiply>
80007f82:	8b 0c       	st.w	r5[0x0],r12
80007f84:	99 03       	st.w	r12[0x0],r3
80007f86:	ce 7b       	rjmp	80007f54 <__pow5mult+0x54>
80007f88:	08 9c       	mov	r12,r4
80007f8a:	d8 32       	popm	r0-r7,pc

80007f8c <_realloc_r>:
80007f8c:	d4 31       	pushm	r0-r7,lr
80007f8e:	20 1d       	sub	sp,4
80007f90:	16 94       	mov	r4,r11
80007f92:	18 92       	mov	r2,r12
80007f94:	14 9b       	mov	r11,r10
80007f96:	58 04       	cp.w	r4,0
80007f98:	c0 51       	brne	80007fa2 <_realloc_r+0x16>
80007f9a:	fe b0 fa cb 	rcall	80007530 <_malloc_r>
80007f9e:	18 95       	mov	r5,r12
80007fa0:	c5 39       	rjmp	80008246 <_realloc_r+0x2ba>
80007fa2:	50 0a       	stdsp	sp[0x0],r10
80007fa4:	fe b0 fd 08 	rcall	800079b4 <__malloc_lock>
80007fa8:	40 0b       	lddsp	r11,sp[0x0]
80007faa:	f6 c8 ff f5 	sub	r8,r11,-11
80007fae:	e8 c1 00 08 	sub	r1,r4,8
80007fb2:	10 96       	mov	r6,r8
80007fb4:	62 1c       	ld.w	r12,r1[0x4]
80007fb6:	e0 16 ff f8 	andl	r6,0xfff8
80007fba:	59 68       	cp.w	r8,22
80007fbc:	f9 b6 08 10 	movls	r6,16
80007fc0:	16 36       	cp.w	r6,r11
80007fc2:	5f 38       	srlo	r8
80007fc4:	f1 e6 13 f8 	or	r8,r8,r6>>0x1f
80007fc8:	c0 50       	breq	80007fd2 <_realloc_r+0x46>
80007fca:	30 c8       	mov	r8,12
80007fcc:	30 05       	mov	r5,0
80007fce:	85 38       	st.w	r2[0xc],r8
80007fd0:	c3 b9       	rjmp	80008246 <_realloc_r+0x2ba>
80007fd2:	18 90       	mov	r0,r12
80007fd4:	e0 10 ff fc 	andl	r0,0xfffc
80007fd8:	0c 30       	cp.w	r0,r6
80007fda:	e0 84 01 0b 	brge	800081f0 <_realloc_r+0x264>
80007fde:	e0 68 01 1c 	mov	r8,284
80007fe2:	e2 00 00 09 	add	r9,r1,r0
80007fe6:	70 25       	ld.w	r5,r8[0x8]
80007fe8:	0a 39       	cp.w	r9,r5
80007fea:	c0 90       	breq	80007ffc <_realloc_r+0x70>
80007fec:	72 1a       	ld.w	r10,r9[0x4]
80007fee:	a1 ca       	cbr	r10,0x0
80007ff0:	f2 0a 00 0a 	add	r10,r9,r10
80007ff4:	74 1a       	ld.w	r10,r10[0x4]
80007ff6:	ed ba 00 00 	bld	r10,0x0
80007ffa:	c2 20       	breq	8000803e <_realloc_r+0xb2>
80007ffc:	72 1a       	ld.w	r10,r9[0x4]
80007ffe:	e0 1a ff fc 	andl	r10,0xfffc
80008002:	f4 00 00 03 	add	r3,r10,r0
80008006:	0a 39       	cp.w	r9,r5
80008008:	c1 31       	brne	8000802e <_realloc_r+0xa2>
8000800a:	ec c7 ff f0 	sub	r7,r6,-16
8000800e:	0e 33       	cp.w	r3,r7
80008010:	c1 95       	brlt	80008042 <_realloc_r+0xb6>
80008012:	e2 06 00 09 	add	r9,r1,r6
80008016:	0c 13       	sub	r3,r6
80008018:	a1 a3       	sbr	r3,0x0
8000801a:	93 13       	st.w	r9[0x4],r3
8000801c:	91 29       	st.w	r8[0x8],r9
8000801e:	04 9c       	mov	r12,r2
80008020:	62 18       	ld.w	r8,r1[0x4]
80008022:	08 95       	mov	r5,r4
80008024:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80008028:	10 46       	or	r6,r8
8000802a:	83 16       	st.w	r1[0x4],r6
8000802c:	c0 b9       	rjmp	80008242 <_realloc_r+0x2b6>
8000802e:	0c 33       	cp.w	r3,r6
80008030:	c0 95       	brlt	80008042 <_realloc_r+0xb6>
80008032:	72 28       	ld.w	r8,r9[0x8]
80008034:	02 97       	mov	r7,r1
80008036:	72 39       	ld.w	r9,r9[0xc]
80008038:	93 28       	st.w	r9[0x8],r8
8000803a:	91 39       	st.w	r8[0xc],r9
8000803c:	cd c8       	rjmp	800081f4 <_realloc_r+0x268>
8000803e:	30 0a       	mov	r10,0
80008040:	14 99       	mov	r9,r10
80008042:	ed bc 00 00 	bld	r12,0x0
80008046:	e0 80 00 95 	breq	80008170 <_realloc_r+0x1e4>
8000804a:	62 07       	ld.w	r7,r1[0x0]
8000804c:	e2 07 01 07 	sub	r7,r1,r7
80008050:	6e 1c       	ld.w	r12,r7[0x4]
80008052:	e0 1c ff fc 	andl	r12,0xfffc
80008056:	58 09       	cp.w	r9,0
80008058:	c5 60       	breq	80008104 <_realloc_r+0x178>
8000805a:	f8 00 00 03 	add	r3,r12,r0
8000805e:	0a 39       	cp.w	r9,r5
80008060:	c4 81       	brne	800080f0 <_realloc_r+0x164>
80008062:	14 03       	add	r3,r10
80008064:	ec c9 ff f0 	sub	r9,r6,-16
80008068:	12 33       	cp.w	r3,r9
8000806a:	c4 d5       	brlt	80008104 <_realloc_r+0x178>
8000806c:	6e 3a       	ld.w	r10,r7[0xc]
8000806e:	6e 29       	ld.w	r9,r7[0x8]
80008070:	95 29       	st.w	r10[0x8],r9
80008072:	93 3a       	st.w	r9[0xc],r10
80008074:	ee c5 ff f8 	sub	r5,r7,-8
80008078:	e0 ca 00 04 	sub	r10,r0,4
8000807c:	e0 4a 00 24 	cp.w	r10,36
80008080:	e0 8b 00 25 	brhi	800080ca <_realloc_r+0x13e>
80008084:	0a 99       	mov	r9,r5
80008086:	59 3a       	cp.w	r10,19
80008088:	e0 88 00 1a 	brls	800080bc <_realloc_r+0x130>
8000808c:	09 09       	ld.w	r9,r4++
8000808e:	8b 09       	st.w	r5[0x0],r9
80008090:	09 09       	ld.w	r9,r4++
80008092:	8f 39       	st.w	r7[0xc],r9
80008094:	ee c9 ff f0 	sub	r9,r7,-16
80008098:	59 ba       	cp.w	r10,27
8000809a:	e0 88 00 11 	brls	800080bc <_realloc_r+0x130>
8000809e:	09 0b       	ld.w	r11,r4++
800080a0:	93 0b       	st.w	r9[0x0],r11
800080a2:	09 09       	ld.w	r9,r4++
800080a4:	8f 59       	st.w	r7[0x14],r9
800080a6:	ee c9 ff e8 	sub	r9,r7,-24
800080aa:	e0 4a 00 24 	cp.w	r10,36
800080ae:	c0 71       	brne	800080bc <_realloc_r+0x130>
800080b0:	09 0a       	ld.w	r10,r4++
800080b2:	93 0a       	st.w	r9[0x0],r10
800080b4:	ee c9 ff e0 	sub	r9,r7,-32
800080b8:	09 0a       	ld.w	r10,r4++
800080ba:	8f 7a       	st.w	r7[0x1c],r10
800080bc:	09 0a       	ld.w	r10,r4++
800080be:	12 aa       	st.w	r9++,r10
800080c0:	68 0a       	ld.w	r10,r4[0x0]
800080c2:	93 0a       	st.w	r9[0x0],r10
800080c4:	68 1a       	ld.w	r10,r4[0x4]
800080c6:	93 1a       	st.w	r9[0x4],r10
800080c8:	c0 78       	rjmp	800080d6 <_realloc_r+0x14a>
800080ca:	50 08       	stdsp	sp[0x0],r8
800080cc:	08 9b       	mov	r11,r4
800080ce:	0a 9c       	mov	r12,r5
800080d0:	fe b0 fc 53 	rcall	80007976 <memmove>
800080d4:	40 08       	lddsp	r8,sp[0x0]
800080d6:	ee 06 00 09 	add	r9,r7,r6
800080da:	0c 13       	sub	r3,r6
800080dc:	a1 a3       	sbr	r3,0x0
800080de:	93 13       	st.w	r9[0x4],r3
800080e0:	91 29       	st.w	r8[0x8],r9
800080e2:	04 9c       	mov	r12,r2
800080e4:	6e 18       	ld.w	r8,r7[0x4]
800080e6:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
800080ea:	10 46       	or	r6,r8
800080ec:	8f 16       	st.w	r7[0x4],r6
800080ee:	ca a8       	rjmp	80008242 <_realloc_r+0x2b6>
800080f0:	14 03       	add	r3,r10
800080f2:	0c 33       	cp.w	r3,r6
800080f4:	c0 85       	brlt	80008104 <_realloc_r+0x178>
800080f6:	72 28       	ld.w	r8,r9[0x8]
800080f8:	72 39       	ld.w	r9,r9[0xc]
800080fa:	93 28       	st.w	r9[0x8],r8
800080fc:	91 39       	st.w	r8[0xc],r9
800080fe:	6e 28       	ld.w	r8,r7[0x8]
80008100:	6e 39       	ld.w	r9,r7[0xc]
80008102:	c0 78       	rjmp	80008110 <_realloc_r+0x184>
80008104:	f8 00 00 03 	add	r3,r12,r0
80008108:	0c 33       	cp.w	r3,r6
8000810a:	c3 35       	brlt	80008170 <_realloc_r+0x1e4>
8000810c:	6e 39       	ld.w	r9,r7[0xc]
8000810e:	6e 28       	ld.w	r8,r7[0x8]
80008110:	93 28       	st.w	r9[0x8],r8
80008112:	91 39       	st.w	r8[0xc],r9
80008114:	e0 ca 00 04 	sub	r10,r0,4
80008118:	ee cc ff f8 	sub	r12,r7,-8
8000811c:	e0 4a 00 24 	cp.w	r10,36
80008120:	e0 8b 00 24 	brhi	80008168 <_realloc_r+0x1dc>
80008124:	59 3a       	cp.w	r10,19
80008126:	e0 88 00 1a 	brls	8000815a <_realloc_r+0x1ce>
8000812a:	09 08       	ld.w	r8,r4++
8000812c:	99 08       	st.w	r12[0x0],r8
8000812e:	09 08       	ld.w	r8,r4++
80008130:	8f 38       	st.w	r7[0xc],r8
80008132:	ee cc ff f0 	sub	r12,r7,-16
80008136:	59 ba       	cp.w	r10,27
80008138:	e0 88 00 11 	brls	8000815a <_realloc_r+0x1ce>
8000813c:	09 08       	ld.w	r8,r4++
8000813e:	99 08       	st.w	r12[0x0],r8
80008140:	09 08       	ld.w	r8,r4++
80008142:	8f 58       	st.w	r7[0x14],r8
80008144:	ee cc ff e8 	sub	r12,r7,-24
80008148:	e0 4a 00 24 	cp.w	r10,36
8000814c:	c0 71       	brne	8000815a <_realloc_r+0x1ce>
8000814e:	09 08       	ld.w	r8,r4++
80008150:	99 08       	st.w	r12[0x0],r8
80008152:	ee cc ff e0 	sub	r12,r7,-32
80008156:	09 08       	ld.w	r8,r4++
80008158:	8f 78       	st.w	r7[0x1c],r8
8000815a:	09 08       	ld.w	r8,r4++
8000815c:	18 a8       	st.w	r12++,r8
8000815e:	68 08       	ld.w	r8,r4[0x0]
80008160:	99 08       	st.w	r12[0x0],r8
80008162:	68 18       	ld.w	r8,r4[0x4]
80008164:	99 18       	st.w	r12[0x4],r8
80008166:	c4 78       	rjmp	800081f4 <_realloc_r+0x268>
80008168:	08 9b       	mov	r11,r4
8000816a:	fe b0 fc 06 	rcall	80007976 <memmove>
8000816e:	c4 38       	rjmp	800081f4 <_realloc_r+0x268>
80008170:	04 9c       	mov	r12,r2
80008172:	fe b0 f9 df 	rcall	80007530 <_malloc_r>
80008176:	18 95       	mov	r5,r12
80008178:	c3 a0       	breq	800081ec <_realloc_r+0x260>
8000817a:	62 18       	ld.w	r8,r1[0x4]
8000817c:	f8 c9 00 08 	sub	r9,r12,8
80008180:	a1 c8       	cbr	r8,0x0
80008182:	e2 08 00 08 	add	r8,r1,r8
80008186:	10 39       	cp.w	r9,r8
80008188:	c0 71       	brne	80008196 <_realloc_r+0x20a>
8000818a:	72 13       	ld.w	r3,r9[0x4]
8000818c:	02 97       	mov	r7,r1
8000818e:	e0 13 ff fc 	andl	r3,0xfffc
80008192:	00 03       	add	r3,r0
80008194:	c3 08       	rjmp	800081f4 <_realloc_r+0x268>
80008196:	e0 ca 00 04 	sub	r10,r0,4
8000819a:	e0 4a 00 24 	cp.w	r10,36
8000819e:	e0 8b 00 20 	brhi	800081de <_realloc_r+0x252>
800081a2:	08 99       	mov	r9,r4
800081a4:	18 98       	mov	r8,r12
800081a6:	59 3a       	cp.w	r10,19
800081a8:	e0 88 00 14 	brls	800081d0 <_realloc_r+0x244>
800081ac:	13 0b       	ld.w	r11,r9++
800081ae:	10 ab       	st.w	r8++,r11
800081b0:	13 0b       	ld.w	r11,r9++
800081b2:	10 ab       	st.w	r8++,r11
800081b4:	59 ba       	cp.w	r10,27
800081b6:	e0 88 00 0d 	brls	800081d0 <_realloc_r+0x244>
800081ba:	13 0b       	ld.w	r11,r9++
800081bc:	10 ab       	st.w	r8++,r11
800081be:	13 0b       	ld.w	r11,r9++
800081c0:	10 ab       	st.w	r8++,r11
800081c2:	e0 4a 00 24 	cp.w	r10,36
800081c6:	c0 51       	brne	800081d0 <_realloc_r+0x244>
800081c8:	13 0a       	ld.w	r10,r9++
800081ca:	10 aa       	st.w	r8++,r10
800081cc:	13 0a       	ld.w	r10,r9++
800081ce:	10 aa       	st.w	r8++,r10
800081d0:	13 0a       	ld.w	r10,r9++
800081d2:	10 aa       	st.w	r8++,r10
800081d4:	72 0a       	ld.w	r10,r9[0x0]
800081d6:	91 0a       	st.w	r8[0x0],r10
800081d8:	72 19       	ld.w	r9,r9[0x4]
800081da:	91 19       	st.w	r8[0x4],r9
800081dc:	c0 48       	rjmp	800081e4 <_realloc_r+0x258>
800081de:	08 9b       	mov	r11,r4
800081e0:	fe b0 fb cb 	rcall	80007976 <memmove>
800081e4:	08 9b       	mov	r11,r4
800081e6:	04 9c       	mov	r12,r2
800081e8:	fe b0 f6 fe 	rcall	80006fe4 <_free_r>
800081ec:	04 9c       	mov	r12,r2
800081ee:	c2 a8       	rjmp	80008242 <_realloc_r+0x2b6>
800081f0:	00 93       	mov	r3,r0
800081f2:	02 97       	mov	r7,r1
800081f4:	e6 06 01 09 	sub	r9,r3,r6
800081f8:	6e 18       	ld.w	r8,r7[0x4]
800081fa:	58 f9       	cp.w	r9,15
800081fc:	e0 88 00 16 	brls	80008228 <_realloc_r+0x29c>
80008200:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80008204:	ed e8 10 08 	or	r8,r6,r8
80008208:	8f 18       	st.w	r7[0x4],r8
8000820a:	12 98       	mov	r8,r9
8000820c:	a1 a8       	sbr	r8,0x0
8000820e:	ee 06 00 0b 	add	r11,r7,r6
80008212:	f6 09 00 09 	add	r9,r11,r9
80008216:	97 18       	st.w	r11[0x4],r8
80008218:	72 18       	ld.w	r8,r9[0x4]
8000821a:	a1 a8       	sbr	r8,0x0
8000821c:	2f 8b       	sub	r11,-8
8000821e:	93 18       	st.w	r9[0x4],r8
80008220:	04 9c       	mov	r12,r2
80008222:	fe b0 f6 e1 	rcall	80006fe4 <_free_r>
80008226:	c0 b8       	rjmp	8000823c <_realloc_r+0x2b0>
80008228:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
8000822c:	e7 e8 10 08 	or	r8,r3,r8
80008230:	8f 18       	st.w	r7[0x4],r8
80008232:	ee 03 00 03 	add	r3,r7,r3
80008236:	66 18       	ld.w	r8,r3[0x4]
80008238:	a1 a8       	sbr	r8,0x0
8000823a:	87 18       	st.w	r3[0x4],r8
8000823c:	04 9c       	mov	r12,r2
8000823e:	ee c5 ff f8 	sub	r5,r7,-8
80008242:	fe b0 fb ba 	rcall	800079b6 <__malloc_unlock>
80008246:	0a 9c       	mov	r12,r5
80008248:	2f fd       	sub	sp,-4
8000824a:	d8 32       	popm	r0-r7,pc

8000824c <__isinfd>:
8000824c:	14 98       	mov	r8,r10
8000824e:	fc 19 7f f0 	movh	r9,0x7ff0
80008252:	f5 db c0 1f 	bfextu	r10,r11,0x0,0x1f
80008256:	f0 0b 11 00 	rsub	r11,r8,0
8000825a:	f7 e8 10 08 	or	r8,r11,r8
8000825e:	f5 e8 13 f8 	or	r8,r10,r8>>0x1f
80008262:	f2 08 01 08 	sub	r8,r9,r8
80008266:	f0 0c 11 00 	rsub	r12,r8,0
8000826a:	f9 e8 10 08 	or	r8,r12,r8
8000826e:	f0 0c 14 1f 	asr	r12,r8,0x1f
80008272:	2f fc       	sub	r12,-1
80008274:	5e fc       	retal	r12

80008276 <__isnand>:
80008276:	14 98       	mov	r8,r10
80008278:	f5 db c0 1f 	bfextu	r10,r11,0x0,0x1f
8000827c:	f0 0c 11 00 	rsub	r12,r8,0
80008280:	10 4c       	or	r12,r8
80008282:	fc 18 7f f0 	movh	r8,0x7ff0
80008286:	f5 ec 13 fc 	or	r12,r10,r12>>0x1f
8000828a:	f0 0c 01 0c 	sub	r12,r8,r12
8000828e:	bf 9c       	lsr	r12,0x1f
80008290:	5e fc       	retal	r12
80008292:	d7 03       	nop

80008294 <_sbrk_r>:
80008294:	d4 21       	pushm	r4-r7,lr
80008296:	30 08       	mov	r8,0
80008298:	18 97       	mov	r7,r12
8000829a:	e0 66 07 4c 	mov	r6,1868
8000829e:	16 9c       	mov	r12,r11
800082a0:	8d 08       	st.w	r6[0x0],r8
800082a2:	ca fc       	rcall	80008400 <_sbrk>
800082a4:	5b fc       	cp.w	r12,-1
800082a6:	c0 51       	brne	800082b0 <_sbrk_r+0x1c>
800082a8:	6c 08       	ld.w	r8,r6[0x0]
800082aa:	58 08       	cp.w	r8,0
800082ac:	ef f8 1a 03 	st.wne	r7[0xc],r8
800082b0:	d8 22       	popm	r4-r7,pc
800082b2:	d7 03       	nop

800082b4 <__sclose>:
800082b4:	d4 01       	pushm	lr
800082b6:	96 7b       	ld.sh	r11,r11[0xe]
800082b8:	cf ec       	rcall	800084b4 <_close_r>
800082ba:	d8 02       	popm	pc

800082bc <__sseek>:
800082bc:	d4 21       	pushm	r4-r7,lr
800082be:	16 97       	mov	r7,r11
800082c0:	96 7b       	ld.sh	r11,r11[0xe]
800082c2:	c8 5d       	rcall	800085cc <_lseek_r>
800082c4:	8e 68       	ld.sh	r8,r7[0xc]
800082c6:	10 99       	mov	r9,r8
800082c8:	ad c8       	cbr	r8,0xc
800082ca:	ad a9       	sbr	r9,0xc
800082cc:	5b fc       	cp.w	r12,-1
800082ce:	ef f8 0c 06 	st.heq	r7[0xc],r8
800082d2:	ef f9 1c 06 	st.hne	r7[0xc],r9
800082d6:	ef fc 1a 15 	st.wne	r7[0x54],r12
800082da:	d8 22       	popm	r4-r7,pc

800082dc <__swrite>:
800082dc:	d4 21       	pushm	r4-r7,lr
800082de:	96 68       	ld.sh	r8,r11[0xc]
800082e0:	16 97       	mov	r7,r11
800082e2:	14 95       	mov	r5,r10
800082e4:	12 94       	mov	r4,r9
800082e6:	e2 18 01 00 	andl	r8,0x100,COH
800082ea:	18 96       	mov	r6,r12
800082ec:	c0 50       	breq	800082f6 <__swrite+0x1a>
800082ee:	30 29       	mov	r9,2
800082f0:	30 0a       	mov	r10,0
800082f2:	96 7b       	ld.sh	r11,r11[0xe]
800082f4:	c6 cd       	rcall	800085cc <_lseek_r>
800082f6:	8e 68       	ld.sh	r8,r7[0xc]
800082f8:	ad c8       	cbr	r8,0xc
800082fa:	08 99       	mov	r9,r4
800082fc:	0a 9a       	mov	r10,r5
800082fe:	8e 7b       	ld.sh	r11,r7[0xe]
80008300:	0c 9c       	mov	r12,r6
80008302:	ae 68       	st.h	r7[0xc],r8
80008304:	c9 ac       	rcall	80008438 <_write_r>
80008306:	d8 22       	popm	r4-r7,pc

80008308 <__sread>:
80008308:	d4 21       	pushm	r4-r7,lr
8000830a:	16 97       	mov	r7,r11
8000830c:	96 7b       	ld.sh	r11,r11[0xe]
8000830e:	c7 1d       	rcall	800085f0 <_read_r>
80008310:	c0 65       	brlt	8000831c <__sread+0x14>
80008312:	6f 58       	ld.w	r8,r7[0x54]
80008314:	18 08       	add	r8,r12
80008316:	ef 48 00 54 	st.w	r7[84],r8
8000831a:	d8 22       	popm	r4-r7,pc
8000831c:	8e 68       	ld.sh	r8,r7[0xc]
8000831e:	ad c8       	cbr	r8,0xc
80008320:	ae 68       	st.h	r7[0xc],r8
80008322:	d8 22       	popm	r4-r7,pc

80008324 <strlen>:
80008324:	30 09       	mov	r9,0
80008326:	18 98       	mov	r8,r12
80008328:	c0 28       	rjmp	8000832c <strlen+0x8>
8000832a:	2f f8       	sub	r8,-1
8000832c:	11 8a       	ld.ub	r10,r8[0x0]
8000832e:	f2 0a 18 00 	cp.b	r10,r9
80008332:	cf c1       	brne	8000832a <strlen+0x6>
80008334:	f0 0c 01 0c 	sub	r12,r8,r12
80008338:	5e fc       	retal	r12
8000833a:	d7 03       	nop

8000833c <_close>:
8000833c:	30 28       	mov	r8,2
8000833e:	d6 73       	breakpoint
80008340:	3f fc       	mov	r12,-1
80008342:	35 8b       	mov	r11,88
80008344:	58 0c       	cp.w	r12,0
80008346:	5e 4c       	retge	r12
80008348:	e0 6a 07 4c 	mov	r10,1868
8000834c:	95 0b       	st.w	r10[0x0],r11
8000834e:	5e fc       	retal	r12

80008350 <_lseek>:
80008350:	30 58       	mov	r8,5
80008352:	d6 73       	breakpoint
80008354:	3f fc       	mov	r12,-1
80008356:	35 8b       	mov	r11,88
80008358:	58 0c       	cp.w	r12,0
8000835a:	5e 4c       	retge	r12
8000835c:	e0 6a 07 4c 	mov	r10,1868
80008360:	95 0b       	st.w	r10[0x0],r11
80008362:	5e fc       	retal	r12

80008364 <_read>:
80008364:	30 38       	mov	r8,3
80008366:	d6 73       	breakpoint
80008368:	3f fc       	mov	r12,-1
8000836a:	35 8b       	mov	r11,88
8000836c:	58 0c       	cp.w	r12,0
8000836e:	5e 4c       	retge	r12
80008370:	e0 6a 07 4c 	mov	r10,1868
80008374:	95 0b       	st.w	r10[0x0],r11
80008376:	5e fc       	retal	r12

80008378 <_write>:
80008378:	30 48       	mov	r8,4
8000837a:	d6 73       	breakpoint
8000837c:	3f fc       	mov	r12,-1
8000837e:	35 8b       	mov	r11,88
80008380:	58 0c       	cp.w	r12,0
80008382:	5e 4c       	retge	r12
80008384:	e0 6a 07 4c 	mov	r10,1868
80008388:	95 0b       	st.w	r10[0x0],r11
8000838a:	5e fc       	retal	r12

8000838c <isatty>:
8000838c:	30 b8       	mov	r8,11
8000838e:	d6 73       	breakpoint
80008390:	3f fc       	mov	r12,-1
80008392:	35 8b       	mov	r11,88
80008394:	58 0c       	cp.w	r12,0
80008396:	5e 4c       	retge	r12
80008398:	e0 6a 07 4c 	mov	r10,1868
8000839c:	95 0b       	st.w	r10[0x0],r11
8000839e:	5e fc       	retal	r12

800083a0 <_fstat_host>:
800083a0:	30 98       	mov	r8,9
800083a2:	d6 73       	breakpoint
800083a4:	3f fc       	mov	r12,-1
800083a6:	35 8b       	mov	r11,88
800083a8:	58 0c       	cp.w	r12,0
800083aa:	5e 4c       	retge	r12
800083ac:	e0 6a 07 4c 	mov	r10,1868
800083b0:	95 0b       	st.w	r10[0x0],r11
800083b2:	5e fc       	retal	r12

800083b4 <_fstat>:
800083b4:	d4 21       	pushm	r4-r7,lr
800083b6:	21 0d       	sub	sp,64
800083b8:	16 97       	mov	r7,r11
800083ba:	1a 9b       	mov	r11,sp
800083bc:	cf 2f       	rcall	800083a0 <_fstat_host>
800083be:	c0 34       	brge	800083c4 <_fstat+0x10>
800083c0:	3f fc       	mov	r12,-1
800083c2:	c1 c8       	rjmp	800083fa <_fstat+0x46>
800083c4:	40 08       	lddsp	r8,sp[0x0]
800083c6:	ae 08       	st.h	r7[0x0],r8
800083c8:	40 18       	lddsp	r8,sp[0x4]
800083ca:	ae 18       	st.h	r7[0x2],r8
800083cc:	40 28       	lddsp	r8,sp[0x8]
800083ce:	8f 18       	st.w	r7[0x4],r8
800083d0:	40 38       	lddsp	r8,sp[0xc]
800083d2:	ae 48       	st.h	r7[0x8],r8
800083d4:	40 48       	lddsp	r8,sp[0x10]
800083d6:	ae 58       	st.h	r7[0xa],r8
800083d8:	40 58       	lddsp	r8,sp[0x14]
800083da:	ae 68       	st.h	r7[0xc],r8
800083dc:	40 68       	lddsp	r8,sp[0x18]
800083de:	ae 78       	st.h	r7[0xe],r8
800083e0:	40 88       	lddsp	r8,sp[0x20]
800083e2:	8f 48       	st.w	r7[0x10],r8
800083e4:	40 a8       	lddsp	r8,sp[0x28]
800083e6:	8f b8       	st.w	r7[0x2c],r8
800083e8:	40 c8       	lddsp	r8,sp[0x30]
800083ea:	8f c8       	st.w	r7[0x30],r8
800083ec:	40 d8       	lddsp	r8,sp[0x34]
800083ee:	8f 58       	st.w	r7[0x14],r8
800083f0:	40 e8       	lddsp	r8,sp[0x38]
800083f2:	30 0c       	mov	r12,0
800083f4:	8f 78       	st.w	r7[0x1c],r8
800083f6:	40 f8       	lddsp	r8,sp[0x3c]
800083f8:	8f 98       	st.w	r7[0x24],r8
800083fa:	2f 0d       	sub	sp,-64
800083fc:	d8 22       	popm	r4-r7,pc
800083fe:	d7 03       	nop

80008400 <_sbrk>:
80008400:	d4 01       	pushm	lr
80008402:	e0 68 06 70 	mov	r8,1648
80008406:	70 09       	ld.w	r9,r8[0x0]
80008408:	58 09       	cp.w	r9,0
8000840a:	c0 41       	brne	80008412 <_sbrk+0x12>
8000840c:	e0 69 07 50 	mov	r9,1872
80008410:	91 09       	st.w	r8[0x0],r9
80008412:	e0 69 06 70 	mov	r9,1648
80008416:	e0 6a 30 00 	mov	r10,12288
8000841a:	72 08       	ld.w	r8,r9[0x0]
8000841c:	f0 0c 00 0c 	add	r12,r8,r12
80008420:	14 3c       	cp.w	r12,r10
80008422:	e0 8b 00 04 	brhi	8000842a <_sbrk+0x2a>
80008426:	93 0c       	st.w	r9[0x0],r12
80008428:	c0 58       	rjmp	80008432 <_sbrk+0x32>
8000842a:	c5 5c       	rcall	800084d4 <__errno>
8000842c:	30 c8       	mov	r8,12
8000842e:	99 08       	st.w	r12[0x0],r8
80008430:	3f f8       	mov	r8,-1
80008432:	10 9c       	mov	r12,r8
80008434:	d8 02       	popm	pc
80008436:	d7 03       	nop

80008438 <_write_r>:
80008438:	d4 21       	pushm	r4-r7,lr
8000843a:	16 98       	mov	r8,r11
8000843c:	18 97       	mov	r7,r12
8000843e:	10 9c       	mov	r12,r8
80008440:	30 08       	mov	r8,0
80008442:	14 9b       	mov	r11,r10
80008444:	e0 66 07 4c 	mov	r6,1868
80008448:	12 9a       	mov	r10,r9
8000844a:	8d 08       	st.w	r6[0x0],r8
8000844c:	c9 6f       	rcall	80008378 <_write>
8000844e:	5b fc       	cp.w	r12,-1
80008450:	c0 51       	brne	8000845a <_write_r+0x22>
80008452:	6c 08       	ld.w	r8,r6[0x0]
80008454:	58 08       	cp.w	r8,0
80008456:	ef f8 1a 03 	st.wne	r7[0xc],r8
8000845a:	d8 22       	popm	r4-r7,pc

8000845c <_calloc_r>:
8000845c:	d4 21       	pushm	r4-r7,lr
8000845e:	f4 0b 02 4b 	mul	r11,r10,r11
80008462:	fe b0 f8 67 	rcall	80007530 <_malloc_r>
80008466:	18 97       	mov	r7,r12
80008468:	c2 30       	breq	800084ae <_calloc_r+0x52>
8000846a:	f8 fa ff fc 	ld.w	r10,r12[-4]
8000846e:	e0 1a ff fc 	andl	r10,0xfffc
80008472:	20 4a       	sub	r10,4
80008474:	e0 4a 00 24 	cp.w	r10,36
80008478:	e0 8b 00 18 	brhi	800084a8 <_calloc_r+0x4c>
8000847c:	18 98       	mov	r8,r12
8000847e:	59 3a       	cp.w	r10,19
80008480:	e0 88 00 0f 	brls	8000849e <_calloc_r+0x42>
80008484:	30 09       	mov	r9,0
80008486:	10 a9       	st.w	r8++,r9
80008488:	10 a9       	st.w	r8++,r9
8000848a:	59 ba       	cp.w	r10,27
8000848c:	e0 88 00 09 	brls	8000849e <_calloc_r+0x42>
80008490:	10 a9       	st.w	r8++,r9
80008492:	10 a9       	st.w	r8++,r9
80008494:	e0 4a 00 24 	cp.w	r10,36
80008498:	c0 31       	brne	8000849e <_calloc_r+0x42>
8000849a:	10 a9       	st.w	r8++,r9
8000849c:	10 a9       	st.w	r8++,r9
8000849e:	30 09       	mov	r9,0
800084a0:	10 a9       	st.w	r8++,r9
800084a2:	91 19       	st.w	r8[0x4],r9
800084a4:	91 09       	st.w	r8[0x0],r9
800084a6:	c0 48       	rjmp	800084ae <_calloc_r+0x52>
800084a8:	30 0b       	mov	r11,0
800084aa:	fe b0 db fc 	rcall	80003ca2 <memset>
800084ae:	0e 9c       	mov	r12,r7
800084b0:	d8 22       	popm	r4-r7,pc
800084b2:	d7 03       	nop

800084b4 <_close_r>:
800084b4:	d4 21       	pushm	r4-r7,lr
800084b6:	30 08       	mov	r8,0
800084b8:	18 97       	mov	r7,r12
800084ba:	e0 66 07 4c 	mov	r6,1868
800084be:	16 9c       	mov	r12,r11
800084c0:	8d 08       	st.w	r6[0x0],r8
800084c2:	c3 df       	rcall	8000833c <_close>
800084c4:	5b fc       	cp.w	r12,-1
800084c6:	c0 51       	brne	800084d0 <_close_r+0x1c>
800084c8:	6c 08       	ld.w	r8,r6[0x0]
800084ca:	58 08       	cp.w	r8,0
800084cc:	ef f8 1a 03 	st.wne	r7[0xc],r8
800084d0:	d8 22       	popm	r4-r7,pc
800084d2:	d7 03       	nop

800084d4 <__errno>:
800084d4:	e0 68 01 18 	mov	r8,280
800084d8:	70 0c       	ld.w	r12,r8[0x0]
800084da:	2f 4c       	sub	r12,-12
800084dc:	5e fc       	retal	r12
800084de:	d7 03       	nop

800084e0 <_fclose_r>:
800084e0:	d4 21       	pushm	r4-r7,lr
800084e2:	18 96       	mov	r6,r12
800084e4:	16 97       	mov	r7,r11
800084e6:	58 0b       	cp.w	r11,0
800084e8:	c0 31       	brne	800084ee <_fclose_r+0xe>
800084ea:	16 95       	mov	r5,r11
800084ec:	c5 38       	rjmp	80008592 <_fclose_r+0xb2>
800084ee:	fe b0 f4 8f 	rcall	80006e0c <__sfp_lock_acquire>
800084f2:	58 06       	cp.w	r6,0
800084f4:	c0 70       	breq	80008502 <_fclose_r+0x22>
800084f6:	6c 68       	ld.w	r8,r6[0x18]
800084f8:	58 08       	cp.w	r8,0
800084fa:	c0 41       	brne	80008502 <_fclose_r+0x22>
800084fc:	0c 9c       	mov	r12,r6
800084fe:	fe b0 f4 d9 	rcall	80006eb0 <__sinit>
80008502:	fe c8 e7 6e 	sub	r8,pc,-6290
80008506:	10 37       	cp.w	r7,r8
80008508:	c0 31       	brne	8000850e <_fclose_r+0x2e>
8000850a:	6c 07       	ld.w	r7,r6[0x0]
8000850c:	c0 c8       	rjmp	80008524 <_fclose_r+0x44>
8000850e:	fe c8 e7 5a 	sub	r8,pc,-6310
80008512:	10 37       	cp.w	r7,r8
80008514:	c0 31       	brne	8000851a <_fclose_r+0x3a>
80008516:	6c 17       	ld.w	r7,r6[0x4]
80008518:	c0 68       	rjmp	80008524 <_fclose_r+0x44>
8000851a:	fe c8 e7 46 	sub	r8,pc,-6330
8000851e:	10 37       	cp.w	r7,r8
80008520:	ed f7 00 02 	ld.weq	r7,r6[0x8]
80008524:	8e 69       	ld.sh	r9,r7[0xc]
80008526:	30 08       	mov	r8,0
80008528:	f0 09 19 00 	cp.h	r9,r8
8000852c:	c0 51       	brne	80008536 <_fclose_r+0x56>
8000852e:	fe b0 f4 70 	rcall	80006e0e <__sfp_lock_release>
80008532:	30 05       	mov	r5,0
80008534:	c2 f8       	rjmp	80008592 <_fclose_r+0xb2>
80008536:	0e 9b       	mov	r11,r7
80008538:	0c 9c       	mov	r12,r6
8000853a:	fe b0 f3 e3 	rcall	80006d00 <_fflush_r>
8000853e:	6e c8       	ld.w	r8,r7[0x30]
80008540:	18 95       	mov	r5,r12
80008542:	58 08       	cp.w	r8,0
80008544:	c0 60       	breq	80008550 <_fclose_r+0x70>
80008546:	6e 8b       	ld.w	r11,r7[0x20]
80008548:	0c 9c       	mov	r12,r6
8000854a:	5d 18       	icall	r8
8000854c:	f9 b5 05 ff 	movlt	r5,-1
80008550:	8e 68       	ld.sh	r8,r7[0xc]
80008552:	ed b8 00 07 	bld	r8,0x7
80008556:	c0 51       	brne	80008560 <_fclose_r+0x80>
80008558:	6e 4b       	ld.w	r11,r7[0x10]
8000855a:	0c 9c       	mov	r12,r6
8000855c:	fe b0 f5 44 	rcall	80006fe4 <_free_r>
80008560:	6e db       	ld.w	r11,r7[0x34]
80008562:	58 0b       	cp.w	r11,0
80008564:	c0 a0       	breq	80008578 <_fclose_r+0x98>
80008566:	ee c8 ff bc 	sub	r8,r7,-68
8000856a:	10 3b       	cp.w	r11,r8
8000856c:	c0 40       	breq	80008574 <_fclose_r+0x94>
8000856e:	0c 9c       	mov	r12,r6
80008570:	fe b0 f5 3a 	rcall	80006fe4 <_free_r>
80008574:	30 08       	mov	r8,0
80008576:	8f d8       	st.w	r7[0x34],r8
80008578:	6f 2b       	ld.w	r11,r7[0x48]
8000857a:	58 0b       	cp.w	r11,0
8000857c:	c0 70       	breq	8000858a <_fclose_r+0xaa>
8000857e:	0c 9c       	mov	r12,r6
80008580:	fe b0 f5 32 	rcall	80006fe4 <_free_r>
80008584:	30 08       	mov	r8,0
80008586:	ef 48 00 48 	st.w	r7[72],r8
8000858a:	30 08       	mov	r8,0
8000858c:	ae 68       	st.h	r7[0xc],r8
8000858e:	fe b0 f4 40 	rcall	80006e0e <__sfp_lock_release>
80008592:	0a 9c       	mov	r12,r5
80008594:	d8 22       	popm	r4-r7,pc
80008596:	d7 03       	nop

80008598 <fclose>:
80008598:	d4 01       	pushm	lr
8000859a:	e0 68 01 18 	mov	r8,280
8000859e:	18 9b       	mov	r11,r12
800085a0:	70 0c       	ld.w	r12,r8[0x0]
800085a2:	c9 ff       	rcall	800084e0 <_fclose_r>
800085a4:	d8 02       	popm	pc
800085a6:	d7 03       	nop

800085a8 <_fstat_r>:
800085a8:	d4 21       	pushm	r4-r7,lr
800085aa:	16 98       	mov	r8,r11
800085ac:	18 97       	mov	r7,r12
800085ae:	10 9c       	mov	r12,r8
800085b0:	30 08       	mov	r8,0
800085b2:	e0 66 07 4c 	mov	r6,1868
800085b6:	14 9b       	mov	r11,r10
800085b8:	8d 08       	st.w	r6[0x0],r8
800085ba:	cf de       	rcall	800083b4 <_fstat>
800085bc:	5b fc       	cp.w	r12,-1
800085be:	c0 51       	brne	800085c8 <_fstat_r+0x20>
800085c0:	6c 08       	ld.w	r8,r6[0x0]
800085c2:	58 08       	cp.w	r8,0
800085c4:	ef f8 1a 03 	st.wne	r7[0xc],r8
800085c8:	d8 22       	popm	r4-r7,pc
800085ca:	d7 03       	nop

800085cc <_lseek_r>:
800085cc:	d4 21       	pushm	r4-r7,lr
800085ce:	16 98       	mov	r8,r11
800085d0:	18 97       	mov	r7,r12
800085d2:	10 9c       	mov	r12,r8
800085d4:	30 08       	mov	r8,0
800085d6:	14 9b       	mov	r11,r10
800085d8:	e0 66 07 4c 	mov	r6,1868
800085dc:	12 9a       	mov	r10,r9
800085de:	8d 08       	st.w	r6[0x0],r8
800085e0:	cb 8e       	rcall	80008350 <_lseek>
800085e2:	5b fc       	cp.w	r12,-1
800085e4:	c0 51       	brne	800085ee <_lseek_r+0x22>
800085e6:	6c 08       	ld.w	r8,r6[0x0]
800085e8:	58 08       	cp.w	r8,0
800085ea:	ef f8 1a 03 	st.wne	r7[0xc],r8
800085ee:	d8 22       	popm	r4-r7,pc

800085f0 <_read_r>:
800085f0:	d4 21       	pushm	r4-r7,lr
800085f2:	16 98       	mov	r8,r11
800085f4:	18 97       	mov	r7,r12
800085f6:	10 9c       	mov	r12,r8
800085f8:	30 08       	mov	r8,0
800085fa:	14 9b       	mov	r11,r10
800085fc:	e0 66 07 4c 	mov	r6,1868
80008600:	12 9a       	mov	r10,r9
80008602:	8d 08       	st.w	r6[0x0],r8
80008604:	cb 0e       	rcall	80008364 <_read>
80008606:	5b fc       	cp.w	r12,-1
80008608:	c0 51       	brne	80008612 <_read_r+0x22>
8000860a:	6c 08       	ld.w	r8,r6[0x0]
8000860c:	58 08       	cp.w	r8,0
8000860e:	ef f8 1a 03 	st.wne	r7[0xc],r8
80008612:	d8 22       	popm	r4-r7,pc

80008614 <__avr32_f64_sub_from_add>:
80008614:	ee 19 80 00 	eorh	r9,0x8000

80008618 <__avr32_f64_sub>:
80008618:	f7 e9 20 0c 	eor	r12,r11,r9
8000861c:	e0 86 00 ca 	brmi	800087b0 <__avr32_f64_add_from_sub>
80008620:	eb cd 40 e0 	pushm	r5-r7,lr
80008624:	16 9c       	mov	r12,r11
80008626:	e6 1c 80 00 	andh	r12,0x8000,COH
8000862a:	bf db       	cbr	r11,0x1f
8000862c:	bf d9       	cbr	r9,0x1f
8000862e:	10 3a       	cp.w	r10,r8
80008630:	f2 0b 13 00 	cpc	r11,r9
80008634:	c0 92       	brcc	80008646 <__avr32_f64_sub+0x2e>
80008636:	16 97       	mov	r7,r11
80008638:	12 9b       	mov	r11,r9
8000863a:	0e 99       	mov	r9,r7
8000863c:	14 97       	mov	r7,r10
8000863e:	10 9a       	mov	r10,r8
80008640:	0e 98       	mov	r8,r7
80008642:	ee 1c 80 00 	eorh	r12,0x8000
80008646:	f6 07 16 14 	lsr	r7,r11,0x14
8000864a:	ab 7b       	lsl	r11,0xb
8000864c:	f7 ea 13 5b 	or	r11,r11,r10>>0x15
80008650:	ab 7a       	lsl	r10,0xb
80008652:	bf bb       	sbr	r11,0x1f
80008654:	f2 06 16 14 	lsr	r6,r9,0x14
80008658:	c4 40       	breq	800086e0 <__avr32_f64_sub_opL_subnormal>
8000865a:	ab 79       	lsl	r9,0xb
8000865c:	f3 e8 13 59 	or	r9,r9,r8>>0x15
80008660:	ab 78       	lsl	r8,0xb
80008662:	bf b9       	sbr	r9,0x1f

80008664 <__avr32_f64_sub_opL_subnormal_done>:
80008664:	e0 47 07 ff 	cp.w	r7,2047
80008668:	c4 f0       	breq	80008706 <__avr32_f64_sub_opH_nan_or_inf>
8000866a:	0e 26       	rsub	r6,r7
8000866c:	c1 20       	breq	80008690 <__avr32_f64_sub_shift_done>
8000866e:	ec 05 11 20 	rsub	r5,r6,32
80008672:	e0 46 00 20 	cp.w	r6,32
80008676:	c7 c2       	brcc	8000876e <__avr32_f64_sub_longshift>
80008678:	f0 05 09 4e 	lsl	lr,r8,r5
8000867c:	f2 05 09 45 	lsl	r5,r9,r5
80008680:	f0 06 0a 48 	lsr	r8,r8,r6
80008684:	f2 06 0a 49 	lsr	r9,r9,r6
80008688:	0a 48       	or	r8,r5
8000868a:	58 0e       	cp.w	lr,0
8000868c:	5f 1e       	srne	lr
8000868e:	1c 48       	or	r8,lr

80008690 <__avr32_f64_sub_shift_done>:
80008690:	10 1a       	sub	r10,r8
80008692:	f6 09 01 4b 	sbc	r11,r11,r9
80008696:	f6 06 12 00 	clz	r6,r11
8000869a:	c0 e0       	breq	800086b6 <__avr32_f64_sub_longnormalize_done>
8000869c:	c7 83       	brcs	8000878c <__avr32_f64_sub_longnormalize>
8000869e:	ec 0e 11 20 	rsub	lr,r6,32
800086a2:	f6 06 09 4b 	lsl	r11,r11,r6
800086a6:	f4 0e 0a 4e 	lsr	lr,r10,lr
800086aa:	1c 4b       	or	r11,lr
800086ac:	f4 06 09 4a 	lsl	r10,r10,r6
800086b0:	0c 17       	sub	r7,r6
800086b2:	e0 8a 00 39 	brle	80008724 <__avr32_f64_sub_subnormal_result>

800086b6 <__avr32_f64_sub_longnormalize_done>:
800086b6:	f4 09 15 15 	lsl	r9,r10,0x15
800086ba:	ab 9a       	lsr	r10,0xb
800086bc:	f5 eb 11 5a 	or	r10,r10,r11<<0x15
800086c0:	ab 9b       	lsr	r11,0xb
800086c2:	f7 d7 d2 8b 	bfins	r11,r7,0x14,0xb
800086c6:	18 4b       	or	r11,r12

800086c8 <__avr32_f64_sub_round>:
800086c8:	fc 17 80 00 	movh	r7,0x8000
800086cc:	ed ba 00 00 	bld	r10,0x0
800086d0:	f7 b7 01 ff 	subne	r7,-1
800086d4:	0e 39       	cp.w	r9,r7
800086d6:	5f 29       	srhs	r9
800086d8:	12 0a       	add	r10,r9
800086da:	5c 0b       	acr	r11
800086dc:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc

800086e0 <__avr32_f64_sub_opL_subnormal>:
800086e0:	ab 79       	lsl	r9,0xb
800086e2:	f3 e8 13 59 	or	r9,r9,r8>>0x15
800086e6:	ab 78       	lsl	r8,0xb
800086e8:	f3 e8 10 0e 	or	lr,r9,r8
800086ec:	f9 b6 01 01 	movne	r6,1
800086f0:	ee 0e 11 00 	rsub	lr,r7,0
800086f4:	f9 b7 00 01 	moveq	r7,1
800086f8:	ef bb 00 1f 	bst	r11,0x1f
800086fc:	f7 ea 10 0e 	or	lr,r11,r10
80008700:	f9 b7 00 00 	moveq	r7,0
80008704:	cb 0b       	rjmp	80008664 <__avr32_f64_sub_opL_subnormal_done>

80008706 <__avr32_f64_sub_opH_nan_or_inf>:
80008706:	bf db       	cbr	r11,0x1f
80008708:	f7 ea 10 0e 	or	lr,r11,r10
8000870c:	c0 81       	brne	8000871c <__avr32_f64_sub_return_nan>
8000870e:	e0 46 07 ff 	cp.w	r6,2047
80008712:	c0 50       	breq	8000871c <__avr32_f64_sub_return_nan>
80008714:	f9 e7 11 4b 	or	r11,r12,r7<<0x14
80008718:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc

8000871c <__avr32_f64_sub_return_nan>:
8000871c:	3f fa       	mov	r10,-1
8000871e:	3f fb       	mov	r11,-1
80008720:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc

80008724 <__avr32_f64_sub_subnormal_result>:
80008724:	5c 37       	neg	r7
80008726:	2f f7       	sub	r7,-1
80008728:	f1 b7 04 c0 	satu	r7,0x6
8000872c:	e0 47 00 20 	cp.w	r7,32
80008730:	c1 14       	brge	80008752 <__avr32_f64_sub_subnormal_result+0x2e>
80008732:	ee 08 11 20 	rsub	r8,r7,32
80008736:	f4 08 09 49 	lsl	r9,r10,r8
8000873a:	5f 16       	srne	r6
8000873c:	f4 07 0a 4a 	lsr	r10,r10,r7
80008740:	0c 4a       	or	r10,r6
80008742:	f6 08 09 49 	lsl	r9,r11,r8
80008746:	f5 e9 10 0a 	or	r10,r10,r9
8000874a:	f4 07 0a 4b 	lsr	r11,r10,r7
8000874e:	30 07       	mov	r7,0
80008750:	cb 3b       	rjmp	800086b6 <__avr32_f64_sub_longnormalize_done>
80008752:	ee 08 11 40 	rsub	r8,r7,64
80008756:	f6 08 09 49 	lsl	r9,r11,r8
8000875a:	14 49       	or	r9,r10
8000875c:	5f 16       	srne	r6
8000875e:	f6 07 0a 4a 	lsr	r10,r11,r7
80008762:	0c 4a       	or	r10,r6
80008764:	30 0b       	mov	r11,0
80008766:	30 07       	mov	r7,0
80008768:	ca 7b       	rjmp	800086b6 <__avr32_f64_sub_longnormalize_done>
8000876a:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc

8000876e <__avr32_f64_sub_longshift>:
8000876e:	f1 b6 04 c0 	satu	r6,0x6
80008772:	f0 0e 17 00 	moveq	lr,r8
80008776:	c0 40       	breq	8000877e <__avr32_f64_sub_longshift+0x10>
80008778:	f2 05 09 4e 	lsl	lr,r9,r5
8000877c:	10 4e       	or	lr,r8
8000877e:	f2 06 0a 48 	lsr	r8,r9,r6
80008782:	30 09       	mov	r9,0
80008784:	58 0e       	cp.w	lr,0
80008786:	5f 1e       	srne	lr
80008788:	1c 48       	or	r8,lr
8000878a:	c8 3b       	rjmp	80008690 <__avr32_f64_sub_shift_done>

8000878c <__avr32_f64_sub_longnormalize>:
8000878c:	f4 06 12 00 	clz	r6,r10
80008790:	f9 b7 03 00 	movlo	r7,0
80008794:	f9 b6 03 00 	movlo	r6,0
80008798:	f9 bc 03 00 	movlo	r12,0
8000879c:	f7 b6 02 e0 	subhs	r6,-32
800087a0:	f4 06 09 4b 	lsl	r11,r10,r6
800087a4:	30 0a       	mov	r10,0
800087a6:	0c 17       	sub	r7,r6
800087a8:	fe 9a ff be 	brle	80008724 <__avr32_f64_sub_subnormal_result>
800087ac:	c8 5b       	rjmp	800086b6 <__avr32_f64_sub_longnormalize_done>
800087ae:	d7 03       	nop

800087b0 <__avr32_f64_add_from_sub>:
800087b0:	ee 19 80 00 	eorh	r9,0x8000

800087b4 <__avr32_f64_add>:
800087b4:	f7 e9 20 0c 	eor	r12,r11,r9
800087b8:	fe 96 ff 2e 	brmi	80008614 <__avr32_f64_sub_from_add>
800087bc:	eb cd 40 e0 	pushm	r5-r7,lr
800087c0:	16 9c       	mov	r12,r11
800087c2:	e6 1c 80 00 	andh	r12,0x8000,COH
800087c6:	bf db       	cbr	r11,0x1f
800087c8:	bf d9       	cbr	r9,0x1f
800087ca:	12 3b       	cp.w	r11,r9
800087cc:	c0 72       	brcc	800087da <__avr32_f64_add+0x26>
800087ce:	16 97       	mov	r7,r11
800087d0:	12 9b       	mov	r11,r9
800087d2:	0e 99       	mov	r9,r7
800087d4:	14 97       	mov	r7,r10
800087d6:	10 9a       	mov	r10,r8
800087d8:	0e 98       	mov	r8,r7
800087da:	30 0e       	mov	lr,0
800087dc:	ef db c2 8b 	bfextu	r7,r11,0x14,0xb
800087e0:	f7 db c0 14 	bfextu	r11,r11,0x0,0x14
800087e4:	b5 ab       	sbr	r11,0x14
800087e6:	ed d9 c2 8b 	bfextu	r6,r9,0x14,0xb
800087ea:	c6 20       	breq	800088ae <__avr32_f64_add_op2_subnormal>
800087ec:	f3 d9 c0 14 	bfextu	r9,r9,0x0,0x14
800087f0:	b5 a9       	sbr	r9,0x14
800087f2:	e0 47 07 ff 	cp.w	r7,2047
800087f6:	c2 80       	breq	80008846 <__avr32_f64_add_opH_nan_or_inf>
800087f8:	0e 26       	rsub	r6,r7
800087fa:	c1 20       	breq	8000881e <__avr32_f64_add_shift_done>
800087fc:	e0 46 00 36 	cp.w	r6,54
80008800:	c1 52       	brcc	8000882a <__avr32_f64_add_res_of_done>
80008802:	ec 05 11 20 	rsub	r5,r6,32
80008806:	e0 46 00 20 	cp.w	r6,32
8000880a:	c3 52       	brcc	80008874 <__avr32_f64_add_longshift>
8000880c:	f0 05 09 4e 	lsl	lr,r8,r5
80008810:	f2 05 09 45 	lsl	r5,r9,r5
80008814:	f0 06 0a 48 	lsr	r8,r8,r6
80008818:	f2 06 0a 49 	lsr	r9,r9,r6
8000881c:	0a 48       	or	r8,r5

8000881e <__avr32_f64_add_shift_done>:
8000881e:	10 0a       	add	r10,r8
80008820:	f6 09 00 4b 	adc	r11,r11,r9
80008824:	ed bb 00 15 	bld	r11,0x15
80008828:	c3 40       	breq	80008890 <__avr32_f64_add_res_of>

8000882a <__avr32_f64_add_res_of_done>:
8000882a:	f7 d7 d2 8b 	bfins	r11,r7,0x14,0xb
8000882e:	18 4b       	or	r11,r12

80008830 <__avr32_f64_add_round>:
80008830:	f9 da c0 01 	bfextu	r12,r10,0x0,0x1
80008834:	18 4e       	or	lr,r12
80008836:	ee 1e 80 00 	eorh	lr,0x8000
8000883a:	f1 be 04 20 	satu	lr,0x1
8000883e:	1c 0a       	add	r10,lr
80008840:	5c 0b       	acr	r11
80008842:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc

80008846 <__avr32_f64_add_opH_nan_or_inf>:
80008846:	b5 cb       	cbr	r11,0x14
80008848:	f7 ea 10 0e 	or	lr,r11,r10
8000884c:	c1 01       	brne	8000886c <__avr32_f64_add_return_nan>
8000884e:	e0 46 07 ff 	cp.w	r6,2047
80008852:	c0 30       	breq	80008858 <__avr32_f64_add_opL_nan_or_inf>
80008854:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc

80008858 <__avr32_f64_add_opL_nan_or_inf>:
80008858:	b5 c9       	cbr	r9,0x14
8000885a:	f3 e8 10 0e 	or	lr,r9,r8
8000885e:	c0 71       	brne	8000886c <__avr32_f64_add_return_nan>
80008860:	30 0a       	mov	r10,0
80008862:	fc 1b 7f f0 	movh	r11,0x7ff0
80008866:	18 4b       	or	r11,r12
80008868:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc

8000886c <__avr32_f64_add_return_nan>:
8000886c:	3f fa       	mov	r10,-1
8000886e:	3f fb       	mov	r11,-1
80008870:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc

80008874 <__avr32_f64_add_longshift>:
80008874:	f1 b6 04 c0 	satu	r6,0x6
80008878:	f0 0e 17 00 	moveq	lr,r8
8000887c:	c0 60       	breq	80008888 <__avr32_f64_add_longshift+0x14>
8000887e:	f2 05 09 4e 	lsl	lr,r9,r5
80008882:	58 08       	cp.w	r8,0
80008884:	5f 18       	srne	r8
80008886:	10 4e       	or	lr,r8
80008888:	f2 06 0a 48 	lsr	r8,r9,r6
8000888c:	30 09       	mov	r9,0
8000888e:	cc 8b       	rjmp	8000881e <__avr32_f64_add_shift_done>

80008890 <__avr32_f64_add_res_of>:
80008890:	fd ee 10 1e 	or	lr,lr,lr<<0x1
80008894:	a1 9b       	lsr	r11,0x1
80008896:	5d 0a       	ror	r10
80008898:	5d 0e       	ror	lr
8000889a:	2f f7       	sub	r7,-1
8000889c:	e0 47 07 ff 	cp.w	r7,2047
800088a0:	f9 ba 00 00 	moveq	r10,0
800088a4:	f9 bb 00 00 	moveq	r11,0
800088a8:	f9 be 00 00 	moveq	lr,0
800088ac:	cb fb       	rjmp	8000882a <__avr32_f64_add_res_of_done>

800088ae <__avr32_f64_add_op2_subnormal>:
800088ae:	30 16       	mov	r6,1
800088b0:	58 07       	cp.w	r7,0
800088b2:	ca 01       	brne	800087f2 <__avr32_f64_add+0x3e>
800088b4:	b5 cb       	cbr	r11,0x14
800088b6:	10 0a       	add	r10,r8
800088b8:	f6 09 00 4b 	adc	r11,r11,r9
800088bc:	18 4b       	or	r11,r12
800088be:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc
800088c2:	d7 03       	nop

800088c4 <__avr32_f64_to_u32>:
800088c4:	58 0b       	cp.w	r11,0
800088c6:	5e 6d       	retmi	0

800088c8 <__avr32_f64_to_s32>:
800088c8:	f6 0c 15 01 	lsl	r12,r11,0x1
800088cc:	b5 9c       	lsr	r12,0x15
800088ce:	e0 2c 03 ff 	sub	r12,1023
800088d2:	5e 3d       	retlo	0
800088d4:	f8 0c 11 1f 	rsub	r12,r12,31
800088d8:	16 99       	mov	r9,r11
800088da:	ab 7b       	lsl	r11,0xb
800088dc:	bf bb       	sbr	r11,0x1f
800088de:	f7 ea 13 5b 	or	r11,r11,r10>>0x15
800088e2:	f6 0c 0a 4b 	lsr	r11,r11,r12
800088e6:	a1 79       	lsl	r9,0x1
800088e8:	5e 2b       	reths	r11
800088ea:	5c 3b       	neg	r11
800088ec:	5e fb       	retal	r11

800088ee <__avr32_f64_cmp_eq>:
800088ee:	10 3a       	cp.w	r10,r8
800088f0:	f2 0b 13 00 	cpc	r11,r9
800088f4:	c0 80       	breq	80008904 <__avr32_f64_cmp_eq+0x16>
800088f6:	a1 7b       	lsl	r11,0x1
800088f8:	a1 79       	lsl	r9,0x1
800088fa:	14 4b       	or	r11,r10
800088fc:	12 4b       	or	r11,r9
800088fe:	10 4b       	or	r11,r8
80008900:	5e 0f       	reteq	1
80008902:	5e fd       	retal	0
80008904:	a1 7b       	lsl	r11,0x1
80008906:	fc 1c ff e0 	movh	r12,0xffe0
8000890a:	58 0a       	cp.w	r10,0
8000890c:	f8 0b 13 00 	cpc	r11,r12
80008910:	5e 8f       	retls	1
80008912:	5e fd       	retal	0

80008914 <__avr32_f64_cmp_ge>:
80008914:	1a de       	st.w	--sp,lr
80008916:	1a d7       	st.w	--sp,r7
80008918:	a1 7b       	lsl	r11,0x1
8000891a:	5f 3c       	srlo	r12
8000891c:	a1 79       	lsl	r9,0x1
8000891e:	5f 37       	srlo	r7
80008920:	5c fc       	rol	r12
80008922:	fc 1e ff e0 	movh	lr,0xffe0
80008926:	58 0a       	cp.w	r10,0
80008928:	fc 0b 13 00 	cpc	r11,lr
8000892c:	e0 8b 00 1d 	brhi	80008966 <__avr32_f64_cmp_ge+0x52>
80008930:	58 08       	cp.w	r8,0
80008932:	fc 09 13 00 	cpc	r9,lr
80008936:	e0 8b 00 18 	brhi	80008966 <__avr32_f64_cmp_ge+0x52>
8000893a:	58 0b       	cp.w	r11,0
8000893c:	f5 ba 00 00 	subfeq	r10,0
80008940:	c1 50       	breq	8000896a <__avr32_f64_cmp_ge+0x56>
80008942:	1b 07       	ld.w	r7,sp++
80008944:	1b 0e       	ld.w	lr,sp++
80008946:	58 3c       	cp.w	r12,3
80008948:	c0 a0       	breq	8000895c <__avr32_f64_cmp_ge+0x48>
8000894a:	58 1c       	cp.w	r12,1
8000894c:	c0 33       	brcs	80008952 <__avr32_f64_cmp_ge+0x3e>
8000894e:	5e 0f       	reteq	1
80008950:	5e 1d       	retne	0
80008952:	10 3a       	cp.w	r10,r8
80008954:	f2 0b 13 00 	cpc	r11,r9
80008958:	5e 2f       	reths	1
8000895a:	5e 3d       	retlo	0
8000895c:	14 38       	cp.w	r8,r10
8000895e:	f6 09 13 00 	cpc	r9,r11
80008962:	5e 2f       	reths	1
80008964:	5e 3d       	retlo	0
80008966:	1b 07       	ld.w	r7,sp++
80008968:	d8 0a       	popm	pc,r12=0
8000896a:	58 17       	cp.w	r7,1
8000896c:	5f 0c       	sreq	r12
8000896e:	58 09       	cp.w	r9,0
80008970:	f5 b8 00 00 	subfeq	r8,0
80008974:	1b 07       	ld.w	r7,sp++
80008976:	1b 0e       	ld.w	lr,sp++
80008978:	5e 0f       	reteq	1
8000897a:	5e fc       	retal	r12

8000897c <__avr32_f64_cmp_lt>:
8000897c:	1a de       	st.w	--sp,lr
8000897e:	1a d7       	st.w	--sp,r7
80008980:	a1 7b       	lsl	r11,0x1
80008982:	5f 3c       	srlo	r12
80008984:	a1 79       	lsl	r9,0x1
80008986:	5f 37       	srlo	r7
80008988:	5c fc       	rol	r12
8000898a:	fc 1e ff e0 	movh	lr,0xffe0
8000898e:	58 0a       	cp.w	r10,0
80008990:	fc 0b 13 00 	cpc	r11,lr
80008994:	e0 8b 00 1d 	brhi	800089ce <__avr32_f64_cmp_lt+0x52>
80008998:	58 08       	cp.w	r8,0
8000899a:	fc 09 13 00 	cpc	r9,lr
8000899e:	e0 8b 00 18 	brhi	800089ce <__avr32_f64_cmp_lt+0x52>
800089a2:	58 0b       	cp.w	r11,0
800089a4:	f5 ba 00 00 	subfeq	r10,0
800089a8:	c1 50       	breq	800089d2 <__avr32_f64_cmp_lt+0x56>
800089aa:	1b 07       	ld.w	r7,sp++
800089ac:	1b 0e       	ld.w	lr,sp++
800089ae:	58 3c       	cp.w	r12,3
800089b0:	c0 a0       	breq	800089c4 <__avr32_f64_cmp_lt+0x48>
800089b2:	58 1c       	cp.w	r12,1
800089b4:	c0 33       	brcs	800089ba <__avr32_f64_cmp_lt+0x3e>
800089b6:	5e 0d       	reteq	0
800089b8:	5e 1f       	retne	1
800089ba:	10 3a       	cp.w	r10,r8
800089bc:	f2 0b 13 00 	cpc	r11,r9
800089c0:	5e 2d       	reths	0
800089c2:	5e 3f       	retlo	1
800089c4:	14 38       	cp.w	r8,r10
800089c6:	f6 09 13 00 	cpc	r9,r11
800089ca:	5e 2d       	reths	0
800089cc:	5e 3f       	retlo	1
800089ce:	1b 07       	ld.w	r7,sp++
800089d0:	d8 0a       	popm	pc,r12=0
800089d2:	58 17       	cp.w	r7,1
800089d4:	5f 1c       	srne	r12
800089d6:	58 09       	cp.w	r9,0
800089d8:	f5 b8 00 00 	subfeq	r8,0
800089dc:	1b 07       	ld.w	r7,sp++
800089de:	1b 0e       	ld.w	lr,sp++
800089e0:	5e 0d       	reteq	0
800089e2:	5e fc       	retal	r12

800089e4 <__avr32_f64_div>:
800089e4:	eb cd 40 ff 	pushm	r0-r7,lr
800089e8:	f7 e9 20 0e 	eor	lr,r11,r9
800089ec:	f6 07 16 14 	lsr	r7,r11,0x14
800089f0:	a9 7b       	lsl	r11,0x9
800089f2:	f7 ea 13 7b 	or	r11,r11,r10>>0x17
800089f6:	a9 7a       	lsl	r10,0x9
800089f8:	bd bb       	sbr	r11,0x1d
800089fa:	e4 1b 3f ff 	andh	r11,0x3fff
800089fe:	ab d7       	cbr	r7,0xb
80008a00:	e0 80 00 cc 	breq	80008b98 <__avr32_f64_div_round_subnormal+0x54>
80008a04:	e0 47 07 ff 	cp.w	r7,2047
80008a08:	e0 84 00 b5 	brge	80008b72 <__avr32_f64_div_round_subnormal+0x2e>
80008a0c:	f2 06 16 14 	lsr	r6,r9,0x14
80008a10:	a9 79       	lsl	r9,0x9
80008a12:	f3 e8 13 79 	or	r9,r9,r8>>0x17
80008a16:	a9 78       	lsl	r8,0x9
80008a18:	bd b9       	sbr	r9,0x1d
80008a1a:	e4 19 3f ff 	andh	r9,0x3fff
80008a1e:	ab d6       	cbr	r6,0xb
80008a20:	e0 80 00 e2 	breq	80008be4 <__avr32_f64_div_round_subnormal+0xa0>
80008a24:	e0 46 07 ff 	cp.w	r6,2047
80008a28:	e0 84 00 b2 	brge	80008b8c <__avr32_f64_div_round_subnormal+0x48>
80008a2c:	0c 17       	sub	r7,r6
80008a2e:	fe 37 fc 01 	sub	r7,-1023
80008a32:	fc 1c 80 00 	movh	r12,0x8000
80008a36:	f8 03 16 01 	lsr	r3,r12,0x1
80008a3a:	e9 d9 c3 62 	bfextu	r4,r9,0x1b,0x2
80008a3e:	5c d4       	com	r4
80008a40:	e7 d4 d3 82 	bfins	r3,r4,0x1c,0x2
80008a44:	e6 09 06 44 	mulu.d	r4,r3,r9
80008a48:	f8 05 01 25 	sub	r5,r12,r5<<0x2
80008a4c:	e6 05 06 44 	mulu.d	r4,r3,r5
80008a50:	ea 03 15 02 	lsl	r3,r5,0x2
80008a54:	e6 09 06 44 	mulu.d	r4,r3,r9
80008a58:	f8 05 01 25 	sub	r5,r12,r5<<0x2
80008a5c:	e6 05 06 44 	mulu.d	r4,r3,r5
80008a60:	ea 03 15 02 	lsl	r3,r5,0x2
80008a64:	e6 09 06 44 	mulu.d	r4,r3,r9
80008a68:	f8 05 01 25 	sub	r5,r12,r5<<0x2
80008a6c:	e6 05 06 44 	mulu.d	r4,r3,r5
80008a70:	ea 03 15 02 	lsl	r3,r5,0x2
80008a74:	e6 08 06 40 	mulu.d	r0,r3,r8
80008a78:	e4 09 07 40 	macu.d	r0,r2,r9
80008a7c:	e6 09 06 44 	mulu.d	r4,r3,r9
80008a80:	02 04       	add	r4,r1
80008a82:	5c 05       	acr	r5
80008a84:	a3 65       	lsl	r5,0x2
80008a86:	eb e4 13 e5 	or	r5,r5,r4>>0x1e
80008a8a:	a3 64       	lsl	r4,0x2
80008a8c:	5c 34       	neg	r4
80008a8e:	f8 05 01 45 	sbc	r5,r12,r5
80008a92:	e6 04 06 40 	mulu.d	r0,r3,r4
80008a96:	e4 05 07 40 	macu.d	r0,r2,r5
80008a9a:	e6 05 06 44 	mulu.d	r4,r3,r5
80008a9e:	02 04       	add	r4,r1
80008aa0:	5c 05       	acr	r5
80008aa2:	ea 03 15 02 	lsl	r3,r5,0x2
80008aa6:	e7 e4 13 e3 	or	r3,r3,r4>>0x1e
80008aaa:	e8 02 15 02 	lsl	r2,r4,0x2
80008aae:	e6 08 06 40 	mulu.d	r0,r3,r8
80008ab2:	e4 09 07 40 	macu.d	r0,r2,r9
80008ab6:	e6 09 06 44 	mulu.d	r4,r3,r9
80008aba:	02 04       	add	r4,r1
80008abc:	5c 05       	acr	r5
80008abe:	a3 65       	lsl	r5,0x2
80008ac0:	eb e4 13 e5 	or	r5,r5,r4>>0x1e
80008ac4:	a3 64       	lsl	r4,0x2
80008ac6:	5c 34       	neg	r4
80008ac8:	f8 05 01 45 	sbc	r5,r12,r5
80008acc:	e6 04 06 40 	mulu.d	r0,r3,r4
80008ad0:	e4 05 07 40 	macu.d	r0,r2,r5
80008ad4:	e6 05 06 44 	mulu.d	r4,r3,r5
80008ad8:	02 04       	add	r4,r1
80008ada:	5c 05       	acr	r5
80008adc:	ea 03 15 02 	lsl	r3,r5,0x2
80008ae0:	e7 e4 13 e3 	or	r3,r3,r4>>0x1e
80008ae4:	e8 02 15 02 	lsl	r2,r4,0x2
80008ae8:	e6 0a 06 40 	mulu.d	r0,r3,r10
80008aec:	e4 0b 07 40 	macu.d	r0,r2,r11
80008af0:	e6 0b 06 42 	mulu.d	r2,r3,r11
80008af4:	02 02       	add	r2,r1
80008af6:	5c 03       	acr	r3
80008af8:	ed b3 00 1c 	bld	r3,0x1c
80008afc:	c0 90       	breq	80008b0e <__avr32_f64_div+0x12a>
80008afe:	a1 72       	lsl	r2,0x1
80008b00:	5c f3       	rol	r3
80008b02:	20 17       	sub	r7,1
80008b04:	a3 9a       	lsr	r10,0x3
80008b06:	f5 eb 11 da 	or	r10,r10,r11<<0x1d
80008b0a:	a3 9b       	lsr	r11,0x3
80008b0c:	c0 58       	rjmp	80008b16 <__avr32_f64_div+0x132>
80008b0e:	a5 8a       	lsr	r10,0x4
80008b10:	f5 eb 11 ca 	or	r10,r10,r11<<0x1c
80008b14:	a5 8b       	lsr	r11,0x4
80008b16:	58 07       	cp.w	r7,0
80008b18:	e0 8a 00 8b 	brle	80008c2e <__avr32_f64_div_res_subnormal>
80008b1c:	e0 12 ff 00 	andl	r2,0xff00
80008b20:	e8 12 00 80 	orl	r2,0x80
80008b24:	e6 08 06 40 	mulu.d	r0,r3,r8
80008b28:	e4 09 07 40 	macu.d	r0,r2,r9
80008b2c:	e4 08 06 44 	mulu.d	r4,r2,r8
80008b30:	e6 09 06 48 	mulu.d	r8,r3,r9
80008b34:	00 05       	add	r5,r0
80008b36:	f0 01 00 48 	adc	r8,r8,r1
80008b3a:	5c 09       	acr	r9
80008b3c:	f9 d2 c1 01 	bfextu	r12,r2,0x8,0x1
80008b40:	58 04       	cp.w	r4,0
80008b42:	5c 25       	cpc	r5

80008b44 <__avr32_f64_div_round_subnormal>:
80008b44:	f4 08 13 00 	cpc	r8,r10
80008b48:	f6 09 13 00 	cpc	r9,r11
80008b4c:	5f 36       	srlo	r6
80008b4e:	f8 06 17 00 	moveq	r6,r12
80008b52:	e4 0a 16 08 	lsr	r10,r2,0x8
80008b56:	f5 e3 11 8a 	or	r10,r10,r3<<0x18
80008b5a:	e6 0b 16 08 	lsr	r11,r3,0x8
80008b5e:	f7 d7 d2 8b 	bfins	r11,r7,0x14,0xb
80008b62:	ed be 00 1f 	bld	lr,0x1f
80008b66:	ef bb 00 1f 	bst	r11,0x1f
80008b6a:	0c 0a       	add	r10,r6
80008b6c:	5c 0b       	acr	r11
80008b6e:	e3 cd 80 ff 	ldm	sp++,r0-r7,pc
80008b72:	e4 1b 00 0f 	andh	r11,0xf
80008b76:	14 4b       	or	r11,r10
80008b78:	e0 81 00 a7 	brne	80008cc6 <__avr32_f64_div_res_subnormal+0x98>
80008b7c:	f2 06 16 14 	lsr	r6,r9,0x14
80008b80:	ab d6       	cbr	r6,0xb
80008b82:	e0 46 07 ff 	cp.w	r6,2047
80008b86:	e0 81 00 a4 	brne	80008cce <__avr32_f64_div_res_subnormal+0xa0>
80008b8a:	c9 e8       	rjmp	80008cc6 <__avr32_f64_div_res_subnormal+0x98>
80008b8c:	e4 19 00 0f 	andh	r9,0xf
80008b90:	10 49       	or	r9,r8
80008b92:	e0 81 00 9a 	brne	80008cc6 <__avr32_f64_div_res_subnormal+0x98>
80008b96:	c9 28       	rjmp	80008cba <__avr32_f64_div_res_subnormal+0x8c>
80008b98:	a3 7b       	lsl	r11,0x3
80008b9a:	f7 ea 13 db 	or	r11,r11,r10>>0x1d
80008b9e:	a3 7a       	lsl	r10,0x3
80008ba0:	f5 eb 10 04 	or	r4,r10,r11
80008ba4:	e0 80 00 a0 	breq	80008ce4 <__avr32_f64_div_op1_zero>
80008ba8:	f6 04 12 00 	clz	r4,r11
80008bac:	c1 70       	breq	80008bda <__avr32_f64_div_round_subnormal+0x96>
80008bae:	c0 c3       	brcs	80008bc6 <__avr32_f64_div_round_subnormal+0x82>
80008bb0:	e8 05 11 20 	rsub	r5,r4,32
80008bb4:	f6 04 09 4b 	lsl	r11,r11,r4
80008bb8:	f4 05 0a 45 	lsr	r5,r10,r5
80008bbc:	0a 4b       	or	r11,r5
80008bbe:	f4 04 09 4a 	lsl	r10,r10,r4
80008bc2:	08 17       	sub	r7,r4
80008bc4:	c0 b8       	rjmp	80008bda <__avr32_f64_div_round_subnormal+0x96>
80008bc6:	f4 04 12 00 	clz	r4,r10
80008bca:	f9 b4 03 00 	movlo	r4,0
80008bce:	f7 b4 02 e0 	subhs	r4,-32
80008bd2:	f4 04 09 4b 	lsl	r11,r10,r4
80008bd6:	30 0a       	mov	r10,0
80008bd8:	08 17       	sub	r7,r4
80008bda:	a3 8a       	lsr	r10,0x2
80008bdc:	f5 eb 11 ea 	or	r10,r10,r11<<0x1e
80008be0:	a3 8b       	lsr	r11,0x2
80008be2:	c1 1b       	rjmp	80008a04 <__avr32_f64_div+0x20>
80008be4:	a3 79       	lsl	r9,0x3
80008be6:	f3 e8 13 d9 	or	r9,r9,r8>>0x1d
80008bea:	a3 78       	lsl	r8,0x3
80008bec:	f3 e8 10 04 	or	r4,r9,r8
80008bf0:	c6 f0       	breq	80008cce <__avr32_f64_div_res_subnormal+0xa0>
80008bf2:	f2 04 12 00 	clz	r4,r9
80008bf6:	c1 70       	breq	80008c24 <__avr32_f64_div_round_subnormal+0xe0>
80008bf8:	c0 c3       	brcs	80008c10 <__avr32_f64_div_round_subnormal+0xcc>
80008bfa:	e8 05 11 20 	rsub	r5,r4,32
80008bfe:	f2 04 09 49 	lsl	r9,r9,r4
80008c02:	f0 05 0a 45 	lsr	r5,r8,r5
80008c06:	0a 49       	or	r9,r5
80008c08:	f0 04 09 48 	lsl	r8,r8,r4
80008c0c:	08 16       	sub	r6,r4
80008c0e:	c0 b8       	rjmp	80008c24 <__avr32_f64_div_round_subnormal+0xe0>
80008c10:	f0 04 12 00 	clz	r4,r8
80008c14:	f9 b4 03 00 	movlo	r4,0
80008c18:	f7 b4 02 e0 	subhs	r4,-32
80008c1c:	f0 04 09 49 	lsl	r9,r8,r4
80008c20:	30 08       	mov	r8,0
80008c22:	08 16       	sub	r6,r4
80008c24:	a3 88       	lsr	r8,0x2
80008c26:	f1 e9 11 e8 	or	r8,r8,r9<<0x1e
80008c2a:	a3 89       	lsr	r9,0x2
80008c2c:	cf ca       	rjmp	80008a24 <__avr32_f64_div+0x40>

80008c2e <__avr32_f64_div_res_subnormal>:
80008c2e:	5c 37       	neg	r7
80008c30:	2f f7       	sub	r7,-1
80008c32:	f1 b7 04 c0 	satu	r7,0x6
80008c36:	e0 47 00 20 	cp.w	r7,32
80008c3a:	c1 54       	brge	80008c64 <__avr32_f64_div_res_subnormal+0x36>
80008c3c:	ee 06 11 20 	rsub	r6,r7,32
80008c40:	e4 07 0a 42 	lsr	r2,r2,r7
80008c44:	e6 06 09 4c 	lsl	r12,r3,r6
80008c48:	18 42       	or	r2,r12
80008c4a:	e6 07 0a 43 	lsr	r3,r3,r7
80008c4e:	f4 06 09 41 	lsl	r1,r10,r6
80008c52:	f4 07 0a 4a 	lsr	r10,r10,r7
80008c56:	f6 06 09 4c 	lsl	r12,r11,r6
80008c5a:	18 4a       	or	r10,r12
80008c5c:	f6 07 0a 4b 	lsr	r11,r11,r7
80008c60:	30 00       	mov	r0,0
80008c62:	c1 58       	rjmp	80008c8c <__avr32_f64_div_res_subnormal+0x5e>
80008c64:	ee 06 11 20 	rsub	r6,r7,32
80008c68:	f9 b0 00 00 	moveq	r0,0
80008c6c:	f9 bc 00 00 	moveq	r12,0
80008c70:	c0 50       	breq	80008c7a <__avr32_f64_div_res_subnormal+0x4c>
80008c72:	f4 06 09 40 	lsl	r0,r10,r6
80008c76:	f6 06 09 4c 	lsl	r12,r11,r6
80008c7a:	e6 07 0a 42 	lsr	r2,r3,r7
80008c7e:	30 03       	mov	r3,0
80008c80:	f4 07 0a 41 	lsr	r1,r10,r7
80008c84:	18 41       	or	r1,r12
80008c86:	f6 07 0a 4a 	lsr	r10,r11,r7
80008c8a:	30 0b       	mov	r11,0
80008c8c:	e0 12 ff 00 	andl	r2,0xff00
80008c90:	e8 12 00 80 	orl	r2,0x80
80008c94:	e6 08 06 46 	mulu.d	r6,r3,r8
80008c98:	e4 09 07 46 	macu.d	r6,r2,r9
80008c9c:	e4 08 06 44 	mulu.d	r4,r2,r8
80008ca0:	e6 09 06 48 	mulu.d	r8,r3,r9
80008ca4:	0c 05       	add	r5,r6
80008ca6:	f0 07 00 48 	adc	r8,r8,r7
80008caa:	5c 09       	acr	r9
80008cac:	30 07       	mov	r7,0
80008cae:	f9 d2 c1 01 	bfextu	r12,r2,0x8,0x1
80008cb2:	00 34       	cp.w	r4,r0
80008cb4:	e2 05 13 00 	cpc	r5,r1
80008cb8:	c4 6b       	rjmp	80008b44 <__avr32_f64_div_round_subnormal>
80008cba:	1c 9b       	mov	r11,lr
80008cbc:	e6 1b 80 00 	andh	r11,0x8000,COH
80008cc0:	30 0a       	mov	r10,0
80008cc2:	e3 cd 80 ff 	ldm	sp++,r0-r7,pc
80008cc6:	3f fb       	mov	r11,-1
80008cc8:	30 0a       	mov	r10,0
80008cca:	e3 cd 80 ff 	ldm	sp++,r0-r7,pc
80008cce:	f5 eb 10 04 	or	r4,r10,r11
80008cd2:	c0 90       	breq	80008ce4 <__avr32_f64_div_op1_zero>
80008cd4:	1c 9b       	mov	r11,lr
80008cd6:	e6 1b 80 00 	andh	r11,0x8000,COH
80008cda:	ea 1b 7f f0 	orh	r11,0x7ff0
80008cde:	30 0a       	mov	r10,0
80008ce0:	e3 cd 80 ff 	ldm	sp++,r0-r7,pc

80008ce4 <__avr32_f64_div_op1_zero>:
80008ce4:	f1 e9 10 15 	or	r5,r8,r9<<0x1
80008ce8:	ce f0       	breq	80008cc6 <__avr32_f64_div_res_subnormal+0x98>
80008cea:	e9 d9 c2 8b 	bfextu	r4,r9,0x14,0xb
80008cee:	e0 44 07 ff 	cp.w	r4,2047
80008cf2:	ce 41       	brne	80008cba <__avr32_f64_div_res_subnormal+0x8c>
80008cf4:	f1 e9 10 c5 	or	r5,r8,r9<<0xc
80008cf8:	ce 10       	breq	80008cba <__avr32_f64_div_res_subnormal+0x8c>
80008cfa:	ce 6b       	rjmp	80008cc6 <__avr32_f64_div_res_subnormal+0x98>

80008cfc <__avr32_udiv64>:
80008cfc:	d4 31       	pushm	r0-r7,lr
80008cfe:	1a 97       	mov	r7,sp
80008d00:	20 3d       	sub	sp,12
80008d02:	10 9c       	mov	r12,r8
80008d04:	12 9e       	mov	lr,r9
80008d06:	14 93       	mov	r3,r10
80008d08:	58 09       	cp.w	r9,0
80008d0a:	e0 81 00 bd 	brne	80008e84 <__avr32_udiv64+0x188>
80008d0e:	16 38       	cp.w	r8,r11
80008d10:	e0 88 00 40 	brls	80008d90 <__avr32_udiv64+0x94>
80008d14:	f0 08 12 00 	clz	r8,r8
80008d18:	c0 d0       	breq	80008d32 <__avr32_udiv64+0x36>
80008d1a:	f6 08 09 4b 	lsl	r11,r11,r8
80008d1e:	f0 09 11 20 	rsub	r9,r8,32
80008d22:	f8 08 09 4c 	lsl	r12,r12,r8
80008d26:	f4 09 0a 49 	lsr	r9,r10,r9
80008d2a:	f4 08 09 43 	lsl	r3,r10,r8
80008d2e:	f3 eb 10 0b 	or	r11,r9,r11
80008d32:	f8 0e 16 10 	lsr	lr,r12,0x10
80008d36:	f5 dc c0 10 	bfextu	r10,r12,0x0,0x10
80008d3a:	f6 0e 0d 00 	divu	r0,r11,lr
80008d3e:	e6 0b 16 10 	lsr	r11,r3,0x10
80008d42:	00 99       	mov	r9,r0
80008d44:	f7 e1 11 0b 	or	r11,r11,r1<<0x10
80008d48:	e0 0a 02 48 	mul	r8,r0,r10
80008d4c:	10 3b       	cp.w	r11,r8
80008d4e:	c0 a2       	brcc	80008d62 <__avr32_udiv64+0x66>
80008d50:	20 19       	sub	r9,1
80008d52:	18 0b       	add	r11,r12
80008d54:	18 3b       	cp.w	r11,r12
80008d56:	c0 63       	brcs	80008d62 <__avr32_udiv64+0x66>
80008d58:	10 3b       	cp.w	r11,r8
80008d5a:	f7 b9 03 01 	sublo	r9,1
80008d5e:	f7 dc e3 0b 	addcs	r11,r11,r12
80008d62:	f6 08 01 01 	sub	r1,r11,r8
80008d66:	e7 d3 c0 10 	bfextu	r3,r3,0x0,0x10
80008d6a:	e2 0e 0d 00 	divu	r0,r1,lr
80008d6e:	e7 e1 11 03 	or	r3,r3,r1<<0x10
80008d72:	00 98       	mov	r8,r0
80008d74:	e0 0a 02 4a 	mul	r10,r0,r10
80008d78:	14 33       	cp.w	r3,r10
80008d7a:	c0 82       	brcc	80008d8a <__avr32_udiv64+0x8e>
80008d7c:	20 18       	sub	r8,1
80008d7e:	18 03       	add	r3,r12
80008d80:	18 33       	cp.w	r3,r12
80008d82:	c0 43       	brcs	80008d8a <__avr32_udiv64+0x8e>
80008d84:	14 33       	cp.w	r3,r10
80008d86:	f7 b8 03 01 	sublo	r8,1
80008d8a:	f1 e9 11 08 	or	r8,r8,r9<<0x10
80008d8e:	cd f8       	rjmp	80008f4c <__avr32_udiv64+0x250>
80008d90:	58 08       	cp.w	r8,0
80008d92:	c0 51       	brne	80008d9c <__avr32_udiv64+0xa0>
80008d94:	30 19       	mov	r9,1
80008d96:	f2 08 0d 08 	divu	r8,r9,r8
80008d9a:	10 9c       	mov	r12,r8
80008d9c:	f8 06 12 00 	clz	r6,r12
80008da0:	c0 41       	brne	80008da8 <__avr32_udiv64+0xac>
80008da2:	18 1b       	sub	r11,r12
80008da4:	30 19       	mov	r9,1
80008da6:	c4 08       	rjmp	80008e26 <__avr32_udiv64+0x12a>
80008da8:	ec 01 11 20 	rsub	r1,r6,32
80008dac:	f4 01 0a 49 	lsr	r9,r10,r1
80008db0:	f8 06 09 4c 	lsl	r12,r12,r6
80008db4:	f6 06 09 48 	lsl	r8,r11,r6
80008db8:	f6 01 0a 41 	lsr	r1,r11,r1
80008dbc:	f3 e8 10 08 	or	r8,r9,r8
80008dc0:	f8 03 16 10 	lsr	r3,r12,0x10
80008dc4:	eb dc c0 10 	bfextu	r5,r12,0x0,0x10
80008dc8:	e2 03 0d 00 	divu	r0,r1,r3
80008dcc:	f0 0b 16 10 	lsr	r11,r8,0x10
80008dd0:	00 9e       	mov	lr,r0
80008dd2:	f7 e1 11 0b 	or	r11,r11,r1<<0x10
80008dd6:	e0 05 02 49 	mul	r9,r0,r5
80008dda:	12 3b       	cp.w	r11,r9
80008ddc:	c0 a2       	brcc	80008df0 <__avr32_udiv64+0xf4>
80008dde:	20 1e       	sub	lr,1
80008de0:	18 0b       	add	r11,r12
80008de2:	18 3b       	cp.w	r11,r12
80008de4:	c0 63       	brcs	80008df0 <__avr32_udiv64+0xf4>
80008de6:	12 3b       	cp.w	r11,r9
80008de8:	f7 be 03 01 	sublo	lr,1
80008dec:	f7 dc e3 0b 	addcs	r11,r11,r12
80008df0:	12 1b       	sub	r11,r9
80008df2:	f1 d8 c0 10 	bfextu	r8,r8,0x0,0x10
80008df6:	f6 03 0d 02 	divu	r2,r11,r3
80008dfa:	f1 e3 11 08 	or	r8,r8,r3<<0x10
80008dfe:	04 99       	mov	r9,r2
80008e00:	e4 05 02 4b 	mul	r11,r2,r5
80008e04:	16 38       	cp.w	r8,r11
80008e06:	c0 a2       	brcc	80008e1a <__avr32_udiv64+0x11e>
80008e08:	20 19       	sub	r9,1
80008e0a:	18 08       	add	r8,r12
80008e0c:	18 38       	cp.w	r8,r12
80008e0e:	c0 63       	brcs	80008e1a <__avr32_udiv64+0x11e>
80008e10:	16 38       	cp.w	r8,r11
80008e12:	f7 b9 03 01 	sublo	r9,1
80008e16:	f1 dc e3 08 	addcs	r8,r8,r12
80008e1a:	f4 06 09 43 	lsl	r3,r10,r6
80008e1e:	f0 0b 01 0b 	sub	r11,r8,r11
80008e22:	f3 ee 11 09 	or	r9,r9,lr<<0x10
80008e26:	f8 06 16 10 	lsr	r6,r12,0x10
80008e2a:	fd dc c0 10 	bfextu	lr,r12,0x0,0x10
80008e2e:	f6 06 0d 00 	divu	r0,r11,r6
80008e32:	e6 0b 16 10 	lsr	r11,r3,0x10
80008e36:	00 9a       	mov	r10,r0
80008e38:	f7 e1 11 0b 	or	r11,r11,r1<<0x10
80008e3c:	e0 0e 02 48 	mul	r8,r0,lr
80008e40:	10 3b       	cp.w	r11,r8
80008e42:	c0 a2       	brcc	80008e56 <__avr32_udiv64+0x15a>
80008e44:	20 1a       	sub	r10,1
80008e46:	18 0b       	add	r11,r12
80008e48:	18 3b       	cp.w	r11,r12
80008e4a:	c0 63       	brcs	80008e56 <__avr32_udiv64+0x15a>
80008e4c:	10 3b       	cp.w	r11,r8
80008e4e:	f7 ba 03 01 	sublo	r10,1
80008e52:	f7 dc e3 0b 	addcs	r11,r11,r12
80008e56:	f6 08 01 01 	sub	r1,r11,r8
80008e5a:	e7 d3 c0 10 	bfextu	r3,r3,0x0,0x10
80008e5e:	e2 06 0d 00 	divu	r0,r1,r6
80008e62:	e7 e1 11 03 	or	r3,r3,r1<<0x10
80008e66:	00 98       	mov	r8,r0
80008e68:	e0 0e 02 4b 	mul	r11,r0,lr
80008e6c:	16 33       	cp.w	r3,r11
80008e6e:	c0 82       	brcc	80008e7e <__avr32_udiv64+0x182>
80008e70:	20 18       	sub	r8,1
80008e72:	18 03       	add	r3,r12
80008e74:	18 33       	cp.w	r3,r12
80008e76:	c0 43       	brcs	80008e7e <__avr32_udiv64+0x182>
80008e78:	16 33       	cp.w	r3,r11
80008e7a:	f7 b8 03 01 	sublo	r8,1
80008e7e:	f1 ea 11 08 	or	r8,r8,r10<<0x10
80008e82:	c6 98       	rjmp	80008f54 <__avr32_udiv64+0x258>
80008e84:	16 39       	cp.w	r9,r11
80008e86:	e0 8b 00 65 	brhi	80008f50 <__avr32_udiv64+0x254>
80008e8a:	f2 09 12 00 	clz	r9,r9
80008e8e:	c0 b1       	brne	80008ea4 <__avr32_udiv64+0x1a8>
80008e90:	10 3a       	cp.w	r10,r8
80008e92:	5f 2a       	srhs	r10
80008e94:	1c 3b       	cp.w	r11,lr
80008e96:	5f b8       	srhi	r8
80008e98:	10 4a       	or	r10,r8
80008e9a:	f2 0a 18 00 	cp.b	r10,r9
80008e9e:	c5 90       	breq	80008f50 <__avr32_udiv64+0x254>
80008ea0:	30 18       	mov	r8,1
80008ea2:	c5 98       	rjmp	80008f54 <__avr32_udiv64+0x258>
80008ea4:	f0 09 09 46 	lsl	r6,r8,r9
80008ea8:	f2 03 11 20 	rsub	r3,r9,32
80008eac:	fc 09 09 4e 	lsl	lr,lr,r9
80008eb0:	f0 03 0a 48 	lsr	r8,r8,r3
80008eb4:	f6 09 09 4c 	lsl	r12,r11,r9
80008eb8:	f4 03 0a 42 	lsr	r2,r10,r3
80008ebc:	ef 46 ff f4 	st.w	r7[-12],r6
80008ec0:	f6 03 0a 43 	lsr	r3,r11,r3
80008ec4:	18 42       	or	r2,r12
80008ec6:	f1 ee 10 0c 	or	r12,r8,lr
80008eca:	f8 01 16 10 	lsr	r1,r12,0x10
80008ece:	ed dc c0 10 	bfextu	r6,r12,0x0,0x10
80008ed2:	e6 01 0d 04 	divu	r4,r3,r1
80008ed6:	e4 03 16 10 	lsr	r3,r2,0x10
80008eda:	08 9e       	mov	lr,r4
80008edc:	e7 e5 11 03 	or	r3,r3,r5<<0x10
80008ee0:	e8 06 02 48 	mul	r8,r4,r6
80008ee4:	10 33       	cp.w	r3,r8
80008ee6:	c0 a2       	brcc	80008efa <__avr32_udiv64+0x1fe>
80008ee8:	20 1e       	sub	lr,1
80008eea:	18 03       	add	r3,r12
80008eec:	18 33       	cp.w	r3,r12
80008eee:	c0 63       	brcs	80008efa <__avr32_udiv64+0x1fe>
80008ef0:	10 33       	cp.w	r3,r8
80008ef2:	f7 be 03 01 	sublo	lr,1
80008ef6:	e7 dc e3 03 	addcs	r3,r3,r12
80008efa:	10 13       	sub	r3,r8
80008efc:	f7 d2 c0 10 	bfextu	r11,r2,0x0,0x10
80008f00:	e6 01 0d 00 	divu	r0,r3,r1
80008f04:	f7 e1 11 0b 	or	r11,r11,r1<<0x10
80008f08:	00 98       	mov	r8,r0
80008f0a:	e0 06 02 46 	mul	r6,r0,r6
80008f0e:	0c 3b       	cp.w	r11,r6
80008f10:	c0 a2       	brcc	80008f24 <__avr32_udiv64+0x228>
80008f12:	20 18       	sub	r8,1
80008f14:	18 0b       	add	r11,r12
80008f16:	18 3b       	cp.w	r11,r12
80008f18:	c0 63       	brcs	80008f24 <__avr32_udiv64+0x228>
80008f1a:	0c 3b       	cp.w	r11,r6
80008f1c:	f7 dc e3 0b 	addcs	r11,r11,r12
80008f20:	f7 b8 03 01 	sublo	r8,1
80008f24:	f1 ee 11 08 	or	r8,r8,lr<<0x10
80008f28:	ee f4 ff f4 	ld.w	r4,r7[-12]
80008f2c:	0c 1b       	sub	r11,r6
80008f2e:	f0 04 06 42 	mulu.d	r2,r8,r4
80008f32:	06 95       	mov	r5,r3
80008f34:	16 35       	cp.w	r5,r11
80008f36:	e0 8b 00 0a 	brhi	80008f4a <__avr32_udiv64+0x24e>
80008f3a:	5f 0b       	sreq	r11
80008f3c:	f4 09 09 49 	lsl	r9,r10,r9
80008f40:	12 32       	cp.w	r2,r9
80008f42:	5f b9       	srhi	r9
80008f44:	f7 e9 00 09 	and	r9,r11,r9
80008f48:	c0 60       	breq	80008f54 <__avr32_udiv64+0x258>
80008f4a:	20 18       	sub	r8,1
80008f4c:	30 09       	mov	r9,0
80008f4e:	c0 38       	rjmp	80008f54 <__avr32_udiv64+0x258>
80008f50:	30 09       	mov	r9,0
80008f52:	12 98       	mov	r8,r9
80008f54:	10 9a       	mov	r10,r8
80008f56:	12 93       	mov	r3,r9
80008f58:	10 92       	mov	r2,r8
80008f5a:	12 9b       	mov	r11,r9
80008f5c:	2f dd       	sub	sp,-12
80008f5e:	d8 32       	popm	r0-r7,pc

80008f60 <__avr32_umod64>:
80008f60:	d4 31       	pushm	r0-r7,lr
80008f62:	1a 97       	mov	r7,sp
80008f64:	20 3d       	sub	sp,12
80008f66:	10 9c       	mov	r12,r8
80008f68:	12 95       	mov	r5,r9
80008f6a:	14 9e       	mov	lr,r10
80008f6c:	16 91       	mov	r1,r11
80008f6e:	16 96       	mov	r6,r11
80008f70:	58 09       	cp.w	r9,0
80008f72:	e0 81 00 81 	brne	80009074 <__avr32_umod64+0x114>
80008f76:	16 38       	cp.w	r8,r11
80008f78:	e0 88 00 12 	brls	80008f9c <__avr32_umod64+0x3c>
80008f7c:	f0 08 12 00 	clz	r8,r8
80008f80:	c4 e0       	breq	8000901c <__avr32_umod64+0xbc>
80008f82:	f6 08 09 46 	lsl	r6,r11,r8
80008f86:	f8 08 09 4c 	lsl	r12,r12,r8
80008f8a:	f0 0b 11 20 	rsub	r11,r8,32
80008f8e:	f4 08 09 4e 	lsl	lr,r10,r8
80008f92:	f4 0b 0a 4b 	lsr	r11,r10,r11
80008f96:	f7 e6 10 06 	or	r6,r11,r6
80008f9a:	c4 18       	rjmp	8000901c <__avr32_umod64+0xbc>
80008f9c:	58 08       	cp.w	r8,0
80008f9e:	c0 51       	brne	80008fa8 <__avr32_umod64+0x48>
80008fa0:	30 19       	mov	r9,1
80008fa2:	f2 08 0d 08 	divu	r8,r9,r8
80008fa6:	10 9c       	mov	r12,r8
80008fa8:	f8 08 12 00 	clz	r8,r12
80008fac:	c0 31       	brne	80008fb2 <__avr32_umod64+0x52>
80008fae:	18 16       	sub	r6,r12
80008fb0:	c3 68       	rjmp	8000901c <__avr32_umod64+0xbc>
80008fb2:	f0 03 11 20 	rsub	r3,r8,32
80008fb6:	f4 03 0a 4b 	lsr	r11,r10,r3
80008fba:	f8 08 09 4c 	lsl	r12,r12,r8
80008fbe:	ec 08 09 49 	lsl	r9,r6,r8
80008fc2:	ec 03 0a 43 	lsr	r3,r6,r3
80008fc6:	f7 e9 10 09 	or	r9,r11,r9
80008fca:	f8 05 16 10 	lsr	r5,r12,0x10
80008fce:	ed dc c0 10 	bfextu	r6,r12,0x0,0x10
80008fd2:	e6 05 0d 02 	divu	r2,r3,r5
80008fd6:	f2 0e 16 10 	lsr	lr,r9,0x10
80008fda:	ec 02 02 4b 	mul	r11,r6,r2
80008fde:	fd e3 11 0e 	or	lr,lr,r3<<0x10
80008fe2:	16 3e       	cp.w	lr,r11
80008fe4:	c0 72       	brcc	80008ff2 <__avr32_umod64+0x92>
80008fe6:	18 0e       	add	lr,r12
80008fe8:	18 3e       	cp.w	lr,r12
80008fea:	c0 43       	brcs	80008ff2 <__avr32_umod64+0x92>
80008fec:	16 3e       	cp.w	lr,r11
80008fee:	fd dc e3 0e 	addcs	lr,lr,r12
80008ff2:	fc 0b 01 03 	sub	r3,lr,r11
80008ff6:	f3 d9 c0 10 	bfextu	r9,r9,0x0,0x10
80008ffa:	e6 05 0d 02 	divu	r2,r3,r5
80008ffe:	f3 e3 11 09 	or	r9,r9,r3<<0x10
80009002:	a5 36       	mul	r6,r2
80009004:	0c 39       	cp.w	r9,r6
80009006:	c0 72       	brcc	80009014 <__avr32_umod64+0xb4>
80009008:	18 09       	add	r9,r12
8000900a:	18 39       	cp.w	r9,r12
8000900c:	c0 43       	brcs	80009014 <__avr32_umod64+0xb4>
8000900e:	0c 39       	cp.w	r9,r6
80009010:	f3 dc e3 09 	addcs	r9,r9,r12
80009014:	f2 06 01 06 	sub	r6,r9,r6
80009018:	f4 08 09 4e 	lsl	lr,r10,r8
8000901c:	f8 0a 16 10 	lsr	r10,r12,0x10
80009020:	eb dc c0 10 	bfextu	r5,r12,0x0,0x10
80009024:	ec 0a 0d 02 	divu	r2,r6,r10
80009028:	fc 09 16 10 	lsr	r9,lr,0x10
8000902c:	ea 02 02 4b 	mul	r11,r5,r2
80009030:	f3 e3 11 09 	or	r9,r9,r3<<0x10
80009034:	16 39       	cp.w	r9,r11
80009036:	c0 72       	brcc	80009044 <__avr32_umod64+0xe4>
80009038:	18 09       	add	r9,r12
8000903a:	18 39       	cp.w	r9,r12
8000903c:	c0 43       	brcs	80009044 <__avr32_umod64+0xe4>
8000903e:	16 39       	cp.w	r9,r11
80009040:	f3 dc e3 09 	addcs	r9,r9,r12
80009044:	f2 0b 01 0b 	sub	r11,r9,r11
80009048:	fd de c0 10 	bfextu	lr,lr,0x0,0x10
8000904c:	f6 0a 0d 0a 	divu	r10,r11,r10
80009050:	fd eb 11 0e 	or	lr,lr,r11<<0x10
80009054:	ea 0a 02 4a 	mul	r10,r5,r10
80009058:	14 3e       	cp.w	lr,r10
8000905a:	c0 72       	brcc	80009068 <__avr32_umod64+0x108>
8000905c:	18 0e       	add	lr,r12
8000905e:	18 3e       	cp.w	lr,r12
80009060:	c0 43       	brcs	80009068 <__avr32_umod64+0x108>
80009062:	14 3e       	cp.w	lr,r10
80009064:	fd dc e3 0e 	addcs	lr,lr,r12
80009068:	fc 0a 01 0a 	sub	r10,lr,r10
8000906c:	30 0b       	mov	r11,0
8000906e:	f4 08 0a 4a 	lsr	r10,r10,r8
80009072:	c7 b8       	rjmp	80009168 <__avr32_umod64+0x208>
80009074:	16 39       	cp.w	r9,r11
80009076:	e0 8b 00 79 	brhi	80009168 <__avr32_umod64+0x208>
8000907a:	f2 09 12 00 	clz	r9,r9
8000907e:	c1 21       	brne	800090a2 <__avr32_umod64+0x142>
80009080:	10 3a       	cp.w	r10,r8
80009082:	5f 2b       	srhs	r11
80009084:	0a 31       	cp.w	r1,r5
80009086:	5f ba       	srhi	r10
80009088:	f7 ea 10 0a 	or	r10,r11,r10
8000908c:	f2 0a 18 00 	cp.b	r10,r9
80009090:	c0 60       	breq	8000909c <__avr32_umod64+0x13c>
80009092:	fc 08 01 0c 	sub	r12,lr,r8
80009096:	e2 05 01 46 	sbc	r6,r1,r5
8000909a:	18 9e       	mov	lr,r12
8000909c:	0c 9b       	mov	r11,r6
8000909e:	1c 9a       	mov	r10,lr
800090a0:	c6 48       	rjmp	80009168 <__avr32_umod64+0x208>
800090a2:	ea 09 09 4c 	lsl	r12,r5,r9
800090a6:	f2 06 11 20 	rsub	r6,r9,32
800090aa:	f6 09 09 4b 	lsl	r11,r11,r9
800090ae:	f0 09 09 42 	lsl	r2,r8,r9
800090b2:	ef 46 ff f4 	st.w	r7[-12],r6
800090b6:	f0 06 0a 48 	lsr	r8,r8,r6
800090ba:	18 48       	or	r8,r12
800090bc:	e2 06 0a 4c 	lsr	r12,r1,r6
800090c0:	f4 09 09 43 	lsl	r3,r10,r9
800090c4:	fd d8 c0 10 	bfextu	lr,r8,0x0,0x10
800090c8:	f4 06 0a 4a 	lsr	r10,r10,r6
800090cc:	16 4a       	or	r10,r11
800090ce:	f0 0b 16 10 	lsr	r11,r8,0x10
800090d2:	f8 0b 0d 04 	divu	r4,r12,r11
800090d6:	f4 0c 16 10 	lsr	r12,r10,0x10
800090da:	08 91       	mov	r1,r4
800090dc:	f9 e5 11 0c 	or	r12,r12,r5<<0x10
800090e0:	e8 0e 02 46 	mul	r6,r4,lr
800090e4:	0c 3c       	cp.w	r12,r6
800090e6:	c0 a2       	brcc	800090fa <__avr32_umod64+0x19a>
800090e8:	20 11       	sub	r1,1
800090ea:	10 0c       	add	r12,r8
800090ec:	10 3c       	cp.w	r12,r8
800090ee:	c0 63       	brcs	800090fa <__avr32_umod64+0x19a>
800090f0:	0c 3c       	cp.w	r12,r6
800090f2:	f7 b1 03 01 	sublo	r1,1
800090f6:	f9 d8 e3 0c 	addcs	r12,r12,r8
800090fa:	0c 1c       	sub	r12,r6
800090fc:	f5 da c0 10 	bfextu	r10,r10,0x0,0x10
80009100:	f8 0b 0d 04 	divu	r4,r12,r11
80009104:	f5 e5 11 0b 	or	r11,r10,r5<<0x10
80009108:	08 96       	mov	r6,r4
8000910a:	e8 0e 02 4e 	mul	lr,r4,lr
8000910e:	1c 3b       	cp.w	r11,lr
80009110:	c0 a2       	brcc	80009124 <__avr32_umod64+0x1c4>
80009112:	20 16       	sub	r6,1
80009114:	10 0b       	add	r11,r8
80009116:	10 3b       	cp.w	r11,r8
80009118:	c0 63       	brcs	80009124 <__avr32_umod64+0x1c4>
8000911a:	1c 3b       	cp.w	r11,lr
8000911c:	f7 b6 03 01 	sublo	r6,1
80009120:	f7 d8 e3 0b 	addcs	r11,r11,r8
80009124:	ed e1 11 01 	or	r1,r6,r1<<0x10
80009128:	1c 1b       	sub	r11,lr
8000912a:	e2 02 06 40 	mulu.d	r0,r1,r2
8000912e:	00 9e       	mov	lr,r0
80009130:	02 9c       	mov	r12,r1
80009132:	16 3c       	cp.w	r12,r11
80009134:	e0 8b 00 08 	brhi	80009144 <__avr32_umod64+0x1e4>
80009138:	5f 06       	sreq	r6
8000913a:	06 30       	cp.w	r0,r3
8000913c:	5f ba       	srhi	r10
8000913e:	ed ea 00 0a 	and	r10,r6,r10
80009142:	c0 60       	breq	8000914e <__avr32_umod64+0x1ee>
80009144:	fc 02 01 04 	sub	r4,lr,r2
80009148:	f8 08 01 4c 	sbc	r12,r12,r8
8000914c:	08 9e       	mov	lr,r4
8000914e:	e6 0e 01 0a 	sub	r10,r3,lr
80009152:	f6 0c 01 4c 	sbc	r12,r11,r12
80009156:	ee f1 ff f4 	ld.w	r1,r7[-12]
8000915a:	f8 09 0a 4b 	lsr	r11,r12,r9
8000915e:	f4 09 0a 4a 	lsr	r10,r10,r9
80009162:	f8 01 09 4c 	lsl	r12,r12,r1
80009166:	18 4a       	or	r10,r12
80009168:	2f dd       	sub	sp,-12
8000916a:	d8 32       	popm	r0-r7,pc

Disassembly of section .exception:

80009200 <_evba>:
_evba:

	.org  0x000
	// Unrecoverable Exception.
_handle_Unrecoverable_Exception:
	rjmp $
80009200:	c0 08       	rjmp	80009200 <_evba>
	...

80009204 <_handle_TLB_Multiple_Hit>:

	.org  0x004
	// TLB Multiple Hit.
_handle_TLB_Multiple_Hit:
	rjmp $
80009204:	c0 08       	rjmp	80009204 <_handle_TLB_Multiple_Hit>
	...

80009208 <_handle_Bus_Error_Data_Fetch>:

	.org  0x008
	// Bus Error Data Fetch.
_handle_Bus_Error_Data_Fetch:
	rjmp $
80009208:	c0 08       	rjmp	80009208 <_handle_Bus_Error_Data_Fetch>
	...

8000920c <_handle_Bus_Error_Instruction_Fetch>:

	.org  0x00C
	// Bus Error Instruction Fetch.
_handle_Bus_Error_Instruction_Fetch:
	rjmp $
8000920c:	c0 08       	rjmp	8000920c <_handle_Bus_Error_Instruction_Fetch>
	...

80009210 <_handle_NMI>:

	.org  0x010
	// NMI.
_handle_NMI:
	rjmp $
80009210:	c0 08       	rjmp	80009210 <_handle_NMI>
	...

80009214 <_handle_Instruction_Address>:

	.org  0x014
	// Instruction Address.
_handle_Instruction_Address:
	rjmp $
80009214:	c0 08       	rjmp	80009214 <_handle_Instruction_Address>
	...

80009218 <_handle_ITLB_Protection>:

	.org  0x018
	// ITLB Protection.
_handle_ITLB_Protection:
	rjmp $
80009218:	c0 08       	rjmp	80009218 <_handle_ITLB_Protection>
	...

8000921c <_handle_Breakpoint>:

	.org  0x01C
	// Breakpoint.
_handle_Breakpoint:
	rjmp $
8000921c:	c0 08       	rjmp	8000921c <_handle_Breakpoint>
	...

80009220 <_handle_Illegal_Opcode>:

	.org  0x020
	// Illegal Opcode.
_handle_Illegal_Opcode:
	rjmp $
80009220:	c0 08       	rjmp	80009220 <_handle_Illegal_Opcode>
	...

80009224 <_handle_Unimplemented_Instruction>:

	.org  0x024
	// Unimplemented Instruction.
_handle_Unimplemented_Instruction:
	rjmp $
80009224:	c0 08       	rjmp	80009224 <_handle_Unimplemented_Instruction>
	...

80009228 <_handle_Privilege_Violation>:

	.org  0x028
	// Privilege Violation.
_handle_Privilege_Violation:
	rjmp $
80009228:	c0 08       	rjmp	80009228 <_handle_Privilege_Violation>
	...

8000922c <_handle_Floating_Point>:

	.org  0x02C
	// Floating-Point: UNUSED IN AVR32UC and AVR32AP.
_handle_Floating_Point:
	rjmp $
8000922c:	c0 08       	rjmp	8000922c <_handle_Floating_Point>
	...

80009230 <_handle_Coprocessor_Absent>:

	.org  0x030
	// Coprocessor Absent: UNUSED IN AVR32UC.
_handle_Coprocessor_Absent:
	rjmp $
80009230:	c0 08       	rjmp	80009230 <_handle_Coprocessor_Absent>
	...

80009234 <_handle_Data_Address_Read>:

	.org  0x034
	// Data Address (Read).
_handle_Data_Address_Read:
	rjmp $
80009234:	c0 08       	rjmp	80009234 <_handle_Data_Address_Read>
	...

80009238 <_handle_Data_Address_Write>:

	.org  0x038
	// Data Address (Write).
_handle_Data_Address_Write:
	rjmp $
80009238:	c0 08       	rjmp	80009238 <_handle_Data_Address_Write>
	...

8000923c <_handle_DTLB_Protection_Read>:

	.org  0x03C
	// DTLB Protection (Read).
_handle_DTLB_Protection_Read:
	rjmp $
8000923c:	c0 08       	rjmp	8000923c <_handle_DTLB_Protection_Read>
	...

80009240 <_handle_DTLB_Protection_Write>:

	.org  0x040
	// DTLB Protection (Write).
_handle_DTLB_Protection_Write:
	rjmp $
80009240:	c0 08       	rjmp	80009240 <_handle_DTLB_Protection_Write>
	...

80009244 <_handle_DTLB_Modified>:

	.org  0x044
	// DTLB Modified: UNUSED IN AVR32UC.
_handle_DTLB_Modified:
	rjmp $
80009244:	c0 08       	rjmp	80009244 <_handle_DTLB_Modified>
	...

80009250 <_handle_ITLB_Miss>:

	.org  0x050
	// ITLB Miss.
_handle_ITLB_Miss:
	rjmp $
80009250:	c0 08       	rjmp	80009250 <_handle_ITLB_Miss>
	...

80009260 <_handle_DTLB_Miss_Read>:

	.org  0x060
	// DTLB Miss (Read).
_handle_DTLB_Miss_Read:
	rjmp $
80009260:	c0 08       	rjmp	80009260 <_handle_DTLB_Miss_Read>
	...

80009270 <_handle_DTLB_Miss_Write>:

	.org  0x070
	// DTLB Miss (Write).
_handle_DTLB_Miss_Write:
	rjmp $
80009270:	c0 08       	rjmp	80009270 <_handle_DTLB_Miss_Write>
	...

80009300 <_handle_Supervisor_Call>:

	.org  0x100
	// Supervisor Call.
_handle_Supervisor_Call:
	rjmp $
80009300:	c0 08       	rjmp	80009300 <_handle_Supervisor_Call>
80009302:	d7 03       	nop

80009304 <_int0>:
	 * RSR_INTx by the CPU upon interrupt entry. No other register is saved
	 * by hardware.
	 */
	pushm   r8-r12, lr
#endif
	// Pass the int_level parameter to the _get_interrupt_handler function.
80009304:	30 0c       	mov	r12,0
80009306:	fe b0 ca 3f 	rcall	80002784 <_get_interrupt_handler>
8000930a:	58 0c       	cp.w	r12,0
8000930c:	f8 0f 17 10 	movne	pc,r12
	popm    r8-r12, lr
#endif
	/*
	 * If this was a spurious interrupt (R12 == NULL), return from event
	 * handler.
	 */
80009310:	d6 03       	rete

80009312 <_int1>:
	 * RSR_INTx by the CPU upon interrupt entry. No other register is saved
	 * by hardware.
	 */
	pushm   r8-r12, lr
#endif
	// Pass the int_level parameter to the _get_interrupt_handler function.
80009312:	30 1c       	mov	r12,1
80009314:	fe b0 ca 38 	rcall	80002784 <_get_interrupt_handler>
80009318:	58 0c       	cp.w	r12,0
8000931a:	f8 0f 17 10 	movne	pc,r12
	popm    r8-r12, lr
#endif
	/*
	 * If this was a spurious interrupt (R12 == NULL), return from event
	 * handler.
	 */
8000931e:	d6 03       	rete

80009320 <_int2>:
	 * RSR_INTx by the CPU upon interrupt entry. No other register is saved
	 * by hardware.
	 */
	pushm   r8-r12, lr
#endif
	// Pass the int_level parameter to the _get_interrupt_handler function.
80009320:	30 2c       	mov	r12,2
80009322:	fe b0 ca 31 	rcall	80002784 <_get_interrupt_handler>
80009326:	58 0c       	cp.w	r12,0
80009328:	f8 0f 17 10 	movne	pc,r12
	popm    r8-r12, lr
#endif
	/*
	 * If this was a spurious interrupt (R12 == NULL), return from event
	 * handler.
	 */
8000932c:	d6 03       	rete

8000932e <_int3>:
	 * RSR_INTx by the CPU upon interrupt entry. No other register is saved
	 * by hardware.
	 */
	pushm   r8-r12, lr
#endif
	// Pass the int_level parameter to the _get_interrupt_handler function.
8000932e:	30 3c       	mov	r12,3
80009330:	fe b0 ca 2a 	rcall	80002784 <_get_interrupt_handler>
80009334:	58 0c       	cp.w	r12,0
80009336:	f8 0f 17 10 	movne	pc,r12
	popm    r8-r12, lr
#endif
	/*
	 * If this was a spurious interrupt (R12 == NULL), return from event
	 * handler.
	 */
8000933a:	d6 03       	rete
8000933c:	d7 03       	nop
8000933e:	d7 03       	nop
80009340:	d7 03       	nop
80009342:	d7 03       	nop
80009344:	d7 03       	nop
80009346:	d7 03       	nop
80009348:	d7 03       	nop
8000934a:	d7 03       	nop
8000934c:	d7 03       	nop
8000934e:	d7 03       	nop
80009350:	d7 03       	nop
80009352:	d7 03       	nop
80009354:	d7 03       	nop
80009356:	d7 03       	nop
80009358:	d7 03       	nop
8000935a:	d7 03       	nop
8000935c:	d7 03       	nop
8000935e:	d7 03       	nop
80009360:	d7 03       	nop
80009362:	d7 03       	nop
80009364:	d7 03       	nop
80009366:	d7 03       	nop
80009368:	d7 03       	nop
8000936a:	d7 03       	nop
8000936c:	d7 03       	nop
8000936e:	d7 03       	nop
80009370:	d7 03       	nop
80009372:	d7 03       	nop
80009374:	d7 03       	nop
80009376:	d7 03       	nop
80009378:	d7 03       	nop
8000937a:	d7 03       	nop
8000937c:	d7 03       	nop
8000937e:	d7 03       	nop
80009380:	d7 03       	nop
80009382:	d7 03       	nop
80009384:	d7 03       	nop
80009386:	d7 03       	nop
80009388:	d7 03       	nop
8000938a:	d7 03       	nop
8000938c:	d7 03       	nop
8000938e:	d7 03       	nop
80009390:	d7 03       	nop
80009392:	d7 03       	nop
80009394:	d7 03       	nop
80009396:	d7 03       	nop
80009398:	d7 03       	nop
8000939a:	d7 03       	nop
8000939c:	d7 03       	nop
8000939e:	d7 03       	nop
800093a0:	d7 03       	nop
800093a2:	d7 03       	nop
800093a4:	d7 03       	nop
800093a6:	d7 03       	nop
800093a8:	d7 03       	nop
800093aa:	d7 03       	nop
800093ac:	d7 03       	nop
800093ae:	d7 03       	nop
800093b0:	d7 03       	nop
800093b2:	d7 03       	nop
800093b4:	d7 03       	nop
800093b6:	d7 03       	nop
800093b8:	d7 03       	nop
800093ba:	d7 03       	nop
800093bc:	d7 03       	nop
800093be:	d7 03       	nop
800093c0:	d7 03       	nop
800093c2:	d7 03       	nop
800093c4:	d7 03       	nop
800093c6:	d7 03       	nop
800093c8:	d7 03       	nop
800093ca:	d7 03       	nop
800093cc:	d7 03       	nop
800093ce:	d7 03       	nop
800093d0:	d7 03       	nop
800093d2:	d7 03       	nop
800093d4:	d7 03       	nop
800093d6:	d7 03       	nop
800093d8:	d7 03       	nop
800093da:	d7 03       	nop
800093dc:	d7 03       	nop
800093de:	d7 03       	nop
800093e0:	d7 03       	nop
800093e2:	d7 03       	nop
800093e4:	d7 03       	nop
800093e6:	d7 03       	nop
800093e8:	d7 03       	nop
800093ea:	d7 03       	nop
800093ec:	d7 03       	nop
800093ee:	d7 03       	nop
800093f0:	d7 03       	nop
800093f2:	d7 03       	nop
800093f4:	d7 03       	nop
800093f6:	d7 03       	nop
800093f8:	d7 03       	nop
800093fa:	d7 03       	nop
800093fc:	d7 03       	nop
800093fe:	d7 03       	nop
