$date
	Sat Oct 22 21:18:13 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#480176
b11110 !
1"
#480178
b11110 &
b11110 %
1$
#480179
0"
#480182
b1111 &
b1111 %
#480186
b101110 &
b101110 %
#480190
b10111 &
b10111 %
#480194
b1000110 &
b1000110 %
#480198
b100011 &
b100011 %
#480202
b1101010 &
b1101010 %
#480206
b110101 &
b110101 %
#480210
b10100000 &
b10100000 %
#480214
b1010000 &
b1010000 %
#480218
b101000 &
b101000 %
#480222
b10100 &
b10100 %
#480226
b1010 &
b1010 %
#480230
b101 &
b101 %
#480234
b10000 &
b10000 %
#480238
b1000 &
b1000 %
#480242
b100 &
b100 %
#480246
b10 &
b10 %
#480250
b1 &
b1 %
1#
#480254
b0 &
0#
b0 %
0$
#1520393
b10110 !
1"
#1520394
b10110 &
b10110 %
1$
#1520395
0"
#1520398
b1011 &
b1011 %
#1520402
b100010 &
b100010 %
#1520406
b10001 &
b10001 %
#1520410
b110100 &
b110100 %
#1520414
b11010 &
b11010 %
#1520418
b1101 &
b1101 %
#1520422
b101000 &
b101000 %
#1520426
b10100 &
b10100 %
#1520430
b1010 &
b1010 %
#1520434
b101 &
b101 %
#1520438
b10000 &
b10000 %
#1520442
b1000 &
b1000 %
#1520446
b100 &
b100 %
#1520450
b10 &
b10 %
#1520454
b1 &
1#
b1 %
#1520458
b0 &
b0 %
0#
0$
#2474939
b1 !
1"
#2474942
b1 &
b1 %
1$
#2474943
0"
#2474946
1#
#2474950
b0 &
0#
b0 %
0$
#4500012
