/// Auto-generated register definitions for TC3
/// Family: samd21
/// Vendor: Microchip Technology Inc.
///
/// DO NOT EDIT - Generated by Alloy Code Generator from CMSIS-SVD

#pragma once

#include <cstdint>

namespace alloy::hal::atmel::samd21::tc3 {

// ============================================================================
// TC3 - Basic Timer Counter 3
// Base Address: 0x42002C00
// ============================================================================

/// TC3 Register Structure
struct TC3_Registers {
    /// Control A
    /// Offset: 0x0000
    volatile uint16_t CTRLA;

    /// Control A
    /// Offset: 0x0000
    volatile uint16_t CTRLA;

    /// Control A
    /// Offset: 0x0000
    volatile uint16_t CTRLA;

    /// Read Request
    /// Offset: 0x0002
    volatile uint16_t READREQ;

    /// Read Request
    /// Offset: 0x0002
    volatile uint16_t READREQ;

    /// Read Request
    /// Offset: 0x0002
    volatile uint16_t READREQ;

    /// Control B Clear
    /// Offset: 0x0004
    /// Reset value: 0x00000002
    volatile uint8_t CTRLBCLR;

    /// Control B Clear
    /// Offset: 0x0004
    /// Reset value: 0x00000002
    volatile uint8_t CTRLBCLR;

    /// Control B Clear
    /// Offset: 0x0004
    /// Reset value: 0x00000002
    volatile uint8_t CTRLBCLR;

    /// Control B Set
    /// Offset: 0x0005
    volatile uint8_t CTRLBSET;

    /// Control B Set
    /// Offset: 0x0005
    volatile uint8_t CTRLBSET;

    /// Control B Set
    /// Offset: 0x0005
    volatile uint8_t CTRLBSET;

    /// Control C
    /// Offset: 0x0006
    volatile uint8_t CTRLC;

    /// Control C
    /// Offset: 0x0006
    volatile uint8_t CTRLC;

    /// Control C
    /// Offset: 0x0006
    volatile uint8_t CTRLC;
    uint8_t RESERVED_0007[1];  ///< Reserved

    /// Debug Control
    /// Offset: 0x0008
    volatile uint8_t DBGCTRL;

    /// Debug Control
    /// Offset: 0x0008
    volatile uint8_t DBGCTRL;

    /// Debug Control
    /// Offset: 0x0008
    volatile uint8_t DBGCTRL;
    uint8_t RESERVED_0009[1];  ///< Reserved

    /// Event Control
    /// Offset: 0x000A
    volatile uint16_t EVCTRL;

    /// Event Control
    /// Offset: 0x000A
    volatile uint16_t EVCTRL;

    /// Event Control
    /// Offset: 0x000A
    volatile uint16_t EVCTRL;

    /// Interrupt Enable Clear
    /// Offset: 0x000C
    volatile uint8_t INTENCLR;

    /// Interrupt Enable Clear
    /// Offset: 0x000C
    volatile uint8_t INTENCLR;

    /// Interrupt Enable Clear
    /// Offset: 0x000C
    volatile uint8_t INTENCLR;

    /// Interrupt Enable Set
    /// Offset: 0x000D
    volatile uint8_t INTENSET;

    /// Interrupt Enable Set
    /// Offset: 0x000D
    volatile uint8_t INTENSET;

    /// Interrupt Enable Set
    /// Offset: 0x000D
    volatile uint8_t INTENSET;

    /// Interrupt Flag Status and Clear
    /// Offset: 0x000E
    volatile uint8_t INTFLAG;

    /// Interrupt Flag Status and Clear
    /// Offset: 0x000E
    volatile uint8_t INTFLAG;

    /// Interrupt Flag Status and Clear
    /// Offset: 0x000E
    volatile uint8_t INTFLAG;

    /// Status
    /// Offset: 0x000F
    /// Reset value: 0x00000008
    /// Access: read-only
    volatile uint8_t STATUS;

    /// Status
    /// Offset: 0x000F
    /// Reset value: 0x00000008
    /// Access: read-only
    volatile uint8_t STATUS;

    /// Status
    /// Offset: 0x000F
    /// Reset value: 0x00000008
    /// Access: read-only
    volatile uint8_t STATUS;

    /// COUNT8 Counter Value
    /// Offset: 0x0010
    volatile uint8_t COUNT;

    /// COUNT16 Counter Value
    /// Offset: 0x0010
    volatile uint16_t COUNT;

    /// COUNT32 Counter Value
    /// Offset: 0x0010
    volatile uint32_t COUNT;

    /// COUNT8 Period Value
    /// Offset: 0x0014
    /// Reset value: 0x000000FF
    volatile uint8_t PER;
    uint8_t RESERVED_0015[3];  ///< Reserved

    /// COUNT8 Compare/Capture
    /// Offset: 0x0018
    volatile uint8_t CC[2][2];

    /// COUNT16 Compare/Capture
    /// Offset: 0x0018
    volatile uint16_t CC[2][2];

    /// COUNT32 Compare/Capture
    /// Offset: 0x0018
    volatile uint32_t CC[2][2];
};

static_assert(sizeof(TC3_Registers) >= 32, "TC3_Registers size mismatch");

/// TC3 peripheral instance
inline TC3_Registers* TC3() {
    return reinterpret_cast<TC3_Registers*>(0x42002C00);
}

}  // namespace alloy::hal::atmel::samd21::tc3
