<table class="sphinxhide" width="100%">
 <tr width="100%">
    <td align="center"><img src="https://github.com/Xilinx/Image-Collateral/blob/main/xilinx-logo.png?raw=true" width="30%"/><h1>Vivado™ Design Flow Tutorials</h1>
    <a href="https://www.xilinx.com/products/design-tools/vivado.html">See Vivado Development Environment on xilinx.com</a>
    </td>
 </tr>
</table>

# Design Flow Specific Tutorials

[IP integrator](./IP_Integrator/)

The `IP_Integrator` directory contains designs that demonstrate IP integrator design flow tutorials. The tutorials provide a walkthrough of some key features of the IP integrator technology which can be used for Xilinx Evaluation Boards. Some key features which have been showcased include Adding IP's from IP catalog, using address editor, board automation, block automation, connection automation, module reference etc.

<hr class="sphinxhide"></hr>

<p class="sphinxhide" align="center"><sub>Copyright © 2020–2024 Advanced Micro Devices, Inc.</sub></p>

<p class="sphinxhide" align="center"><sup><a href="https://www.amd.com/en/corporate/copyright">Terms and Conditions</a></sup></p>
