<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: output_stage</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | asserts</div>

</div>
<div class="ui-layout-west">
<div name='tag_output_stage'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_output_stage')">output_stage</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td></tr><tr>
<td class="s9 cl rt"> 92.52</td>
<td class="s10 cl rt"><a href="mod1.html#Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod1.html#Toggle" > 94.23</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1.html#Branch" > 83.33</a></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/home/ray/git/chaoslogic/verification/submodule/output_0613_141806/./design/dut.v')">/home/ray/git/chaoslogic/verification/submodule/output_0613_141806/./design/dut.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1.html#inst_tag_1"  onclick="showContent('inst_tag_1')">tb.dut</a></td>
<td class="s9 cl rt"> 92.52</td>
<td class="s10 cl rt"><a href="mod1.html#Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod1.html#Toggle" > 94.23</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1.html#Branch" > 83.33</a></td>
</tr></table></div>
</div>
<br clear=all>
<div name='tag_output_stage'>
<hr>
<a name="inst_tag_1"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy.html#tag_urg_inst_1" >tb.dut</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td></tr><tr>
<td class="s9 cl rt"> 92.52</td>
<td class="s10 cl rt"><a href="mod1.html#Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod1.html#Toggle" > 94.23</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1.html#Branch" > 83.33</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td></tr><tr>
<td class="s9 cl rt"> 92.52</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 94.23</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 83.33</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td class="alfsrt">NAME</td></tr><tr>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod2.html#inst_tag_2" >tb</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td></tr><tr>
<td colspan=7>no children</td>
</tr></table><br clear=all>
</div>
</div>
<hr>
Since this is the module's only instance, the coverage report is the same as for the module.</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_output_stage'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod1.html" >output_stage</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>200</td><td>200</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>69</td><td>25</td><td>25</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>69</td><td>25</td><td>25</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>69</td><td>25</td><td>25</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>69</td><td>25</td><td>25</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>69</td><td>25</td><td>25</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>69</td><td>25</td><td>25</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>69</td><td>25</td><td>25</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>69</td><td>25</td><td>25</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
68                          always @(posedge clk_out16x or negedge rst_n) begin
69         1/1                  if (!rst_n) begin
70         1/1                      state &lt;= IDLE;
71         1/1                      shift_reg &lt;= 128'd0;
72         1/1                      counter &lt;= 16'd0;
73         1/1                      data_count_reg &lt;= 16'd0;
74         1/1                      out_bit &lt;= 1'b0;
75         1/1                      out_valid &lt;= 1'b0;
76                              end
77                              else begin
78         1/1                      case (state)
79                                      IDLE: begin
80         1/1                              out_valid &lt;= 1'b0;  // 确保有效信号置低
81         1/1                              if (vld_ch[i]) begin
82                                              // 锁存数据
83         1/1                                  shift_reg &lt;= data_gray;
84                                              // 锁存数据长度
85         1/1                                  data_count_reg &lt;= data_count;
86                                              
87                                              // 初始化计数器
88         1/1                                  counter &lt;= 16'd1;
89                                              
90                                              // 输出最高位
91         1/1                                  out_bit &lt;= data_gray[127];
92         1/1                                  out_valid &lt;= 1'b1;
93                                              
94                                              // 进入发送状态
95         1/1                                  state &lt;= SEND;
96                                          end
97                                          else begin
98                                              // 保持输出为低
99         1/1                                  out_bit &lt;= 1'b0;
100                                         end
101                                     end
102                                     
103                                     SEND: begin
104                                         // 移位寄存器
105        1/1                              shift_reg &lt;= {shift_reg[126:0], 1'b0};
106                                         
107                                         // 输出当前最高位
108        1/1                              out_bit &lt;= shift_reg[127];
109                                         
110                                         // 计数增加
111        1/1                              counter &lt;= counter + 1'b1;
112                                         
113                                         // 检查发送完成
114        1/1                              if (counter &gt;= data_count_reg) begin
115                                             // 返回空闲状态
116        1/1                                  state &lt;= IDLE;
117        1/1                                  out_valid &lt;= 1'b0;
118        1/1                                  out_bit &lt;= 1'b0;
119                                         end
120                                         else begin
121                                             // 保持有效
122        1/1                                  out_valid &lt;= 1'b1;
123                                         end
124                                     end
                   <font color = "red">==>  MISSING_DEFAULT</font>
***repeat 1
69         1/1                  if (!rst_n) begin
70         1/1                      state &lt;= IDLE;
71         1/1                      shift_reg &lt;= 128'd0;
72         1/1                      counter &lt;= 16'd0;
73         1/1                      data_count_reg &lt;= 16'd0;
74         1/1                      out_bit &lt;= 1'b0;
75         1/1                      out_valid &lt;= 1'b0;
76                              end
77                              else begin
78         1/1                      case (state)
79                                      IDLE: begin
80         1/1                              out_valid &lt;= 1'b0;  // 确保有效信号置低
81         1/1                              if (vld_ch[i]) begin
82                                              // 锁存数据
83         1/1                                  shift_reg &lt;= data_gray;
84                                              // 锁存数据长度
85         1/1                                  data_count_reg &lt;= data_count;
86                                              
87                                              // 初始化计数器
88         1/1                                  counter &lt;= 16'd1;
89                                              
90                                              // 输出最高位
91         1/1                                  out_bit &lt;= data_gray[127];
92         1/1                                  out_valid &lt;= 1'b1;
93                                              
94                                              // 进入发送状态
95         1/1                                  state &lt;= SEND;
96                                          end
97                                          else begin
98                                              // 保持输出为低
99         1/1                                  out_bit &lt;= 1'b0;
100                                         end
101                                     end
102                                     
103                                     SEND: begin
104                                         // 移位寄存器
105        1/1                              shift_reg &lt;= {shift_reg[126:0], 1'b0};
106                                         
107                                         // 输出当前最高位
108        1/1                              out_bit &lt;= shift_reg[127];
109                                         
110                                         // 计数增加
111        1/1                              counter &lt;= counter + 1'b1;
112                                         
113                                         // 检查发送完成
114        1/1                              if (counter &gt;= data_count_reg) begin
115                                             // 返回空闲状态
116        1/1                                  state &lt;= IDLE;
117        1/1                                  out_valid &lt;= 1'b0;
118        1/1                                  out_bit &lt;= 1'b0;
119                                         end
120                                         else begin
121                                             // 保持有效
122        1/1                                  out_valid &lt;= 1'b1;
123                                         end
124                                     end
                   <font color = "red">==>  MISSING_DEFAULT</font>
***repeat 2
69         1/1                  if (!rst_n) begin
70         1/1                      state &lt;= IDLE;
71         1/1                      shift_reg &lt;= 128'd0;
72         1/1                      counter &lt;= 16'd0;
73         1/1                      data_count_reg &lt;= 16'd0;
74         1/1                      out_bit &lt;= 1'b0;
75         1/1                      out_valid &lt;= 1'b0;
76                              end
77                              else begin
78         1/1                      case (state)
79                                      IDLE: begin
80         1/1                              out_valid &lt;= 1'b0;  // 确保有效信号置低
81         1/1                              if (vld_ch[i]) begin
82                                              // 锁存数据
83         1/1                                  shift_reg &lt;= data_gray;
84                                              // 锁存数据长度
85         1/1                                  data_count_reg &lt;= data_count;
86                                              
87                                              // 初始化计数器
88         1/1                                  counter &lt;= 16'd1;
89                                              
90                                              // 输出最高位
91         1/1                                  out_bit &lt;= data_gray[127];
92         1/1                                  out_valid &lt;= 1'b1;
93                                              
94                                              // 进入发送状态
95         1/1                                  state &lt;= SEND;
96                                          end
97                                          else begin
98                                              // 保持输出为低
99         1/1                                  out_bit &lt;= 1'b0;
100                                         end
101                                     end
102                                     
103                                     SEND: begin
104                                         // 移位寄存器
105        1/1                              shift_reg &lt;= {shift_reg[126:0], 1'b0};
106                                         
107                                         // 输出当前最高位
108        1/1                              out_bit &lt;= shift_reg[127];
109                                         
110                                         // 计数增加
111        1/1                              counter &lt;= counter + 1'b1;
112                                         
113                                         // 检查发送完成
114        1/1                              if (counter &gt;= data_count_reg) begin
115                                             // 返回空闲状态
116        1/1                                  state &lt;= IDLE;
117        1/1                                  out_valid &lt;= 1'b0;
118        1/1                                  out_bit &lt;= 1'b0;
119                                         end
120                                         else begin
121                                             // 保持有效
122        1/1                                  out_valid &lt;= 1'b1;
123                                         end
124                                     end
                   <font color = "red">==>  MISSING_DEFAULT</font>
***repeat 3
69         1/1                  if (!rst_n) begin
70         1/1                      state &lt;= IDLE;
71         1/1                      shift_reg &lt;= 128'd0;
72         1/1                      counter &lt;= 16'd0;
73         1/1                      data_count_reg &lt;= 16'd0;
74         1/1                      out_bit &lt;= 1'b0;
75         1/1                      out_valid &lt;= 1'b0;
76                              end
77                              else begin
78         1/1                      case (state)
79                                      IDLE: begin
80         1/1                              out_valid &lt;= 1'b0;  // 确保有效信号置低
81         1/1                              if (vld_ch[i]) begin
82                                              // 锁存数据
83         1/1                                  shift_reg &lt;= data_gray;
84                                              // 锁存数据长度
85         1/1                                  data_count_reg &lt;= data_count;
86                                              
87                                              // 初始化计数器
88         1/1                                  counter &lt;= 16'd1;
89                                              
90                                              // 输出最高位
91         1/1                                  out_bit &lt;= data_gray[127];
92         1/1                                  out_valid &lt;= 1'b1;
93                                              
94                                              // 进入发送状态
95         1/1                                  state &lt;= SEND;
96                                          end
97                                          else begin
98                                              // 保持输出为低
99         1/1                                  out_bit &lt;= 1'b0;
100                                         end
101                                     end
102                                     
103                                     SEND: begin
104                                         // 移位寄存器
105        1/1                              shift_reg &lt;= {shift_reg[126:0], 1'b0};
106                                         
107                                         // 输出当前最高位
108        1/1                              out_bit &lt;= shift_reg[127];
109                                         
110                                         // 计数增加
111        1/1                              counter &lt;= counter + 1'b1;
112                                         
113                                         // 检查发送完成
114        1/1                              if (counter &gt;= data_count_reg) begin
115                                             // 返回空闲状态
116        1/1                                  state &lt;= IDLE;
117        1/1                                  out_valid &lt;= 1'b0;
118        1/1                                  out_bit &lt;= 1'b0;
119                                         end
120                                         else begin
121                                             // 保持有效
122        1/1                                  out_valid &lt;= 1'b1;
123                                         end
124                                     end
                   <font color = "red">==>  MISSING_DEFAULT</font>
***repeat 4
69         1/1                  if (!rst_n) begin
70         1/1                      state &lt;= IDLE;
71         1/1                      shift_reg &lt;= 128'd0;
72         1/1                      counter &lt;= 16'd0;
73         1/1                      data_count_reg &lt;= 16'd0;
74         1/1                      out_bit &lt;= 1'b0;
75         1/1                      out_valid &lt;= 1'b0;
76                              end
77                              else begin
78         1/1                      case (state)
79                                      IDLE: begin
80         1/1                              out_valid &lt;= 1'b0;  // 确保有效信号置低
81         1/1                              if (vld_ch[i]) begin
82                                              // 锁存数据
83         1/1                                  shift_reg &lt;= data_gray;
84                                              // 锁存数据长度
85         1/1                                  data_count_reg &lt;= data_count;
86                                              
87                                              // 初始化计数器
88         1/1                                  counter &lt;= 16'd1;
89                                              
90                                              // 输出最高位
91         1/1                                  out_bit &lt;= data_gray[127];
92         1/1                                  out_valid &lt;= 1'b1;
93                                              
94                                              // 进入发送状态
95         1/1                                  state &lt;= SEND;
96                                          end
97                                          else begin
98                                              // 保持输出为低
99         1/1                                  out_bit &lt;= 1'b0;
100                                         end
101                                     end
102                                     
103                                     SEND: begin
104                                         // 移位寄存器
105        1/1                              shift_reg &lt;= {shift_reg[126:0], 1'b0};
106                                         
107                                         // 输出当前最高位
108        1/1                              out_bit &lt;= shift_reg[127];
109                                         
110                                         // 计数增加
111        1/1                              counter &lt;= counter + 1'b1;
112                                         
113                                         // 检查发送完成
114        1/1                              if (counter &gt;= data_count_reg) begin
115                                             // 返回空闲状态
116        1/1                                  state &lt;= IDLE;
117        1/1                                  out_valid &lt;= 1'b0;
118        1/1                                  out_bit &lt;= 1'b0;
119                                         end
120                                         else begin
121                                             // 保持有效
122        1/1                                  out_valid &lt;= 1'b1;
123                                         end
124                                     end
                   <font color = "red">==>  MISSING_DEFAULT</font>
***repeat 5
69         1/1                  if (!rst_n) begin
70         1/1                      state &lt;= IDLE;
71         1/1                      shift_reg &lt;= 128'd0;
72         1/1                      counter &lt;= 16'd0;
73         1/1                      data_count_reg &lt;= 16'd0;
74         1/1                      out_bit &lt;= 1'b0;
75         1/1                      out_valid &lt;= 1'b0;
76                              end
77                              else begin
78         1/1                      case (state)
79                                      IDLE: begin
80         1/1                              out_valid &lt;= 1'b0;  // 确保有效信号置低
81         1/1                              if (vld_ch[i]) begin
82                                              // 锁存数据
83         1/1                                  shift_reg &lt;= data_gray;
84                                              // 锁存数据长度
85         1/1                                  data_count_reg &lt;= data_count;
86                                              
87                                              // 初始化计数器
88         1/1                                  counter &lt;= 16'd1;
89                                              
90                                              // 输出最高位
91         1/1                                  out_bit &lt;= data_gray[127];
92         1/1                                  out_valid &lt;= 1'b1;
93                                              
94                                              // 进入发送状态
95         1/1                                  state &lt;= SEND;
96                                          end
97                                          else begin
98                                              // 保持输出为低
99         1/1                                  out_bit &lt;= 1'b0;
100                                         end
101                                     end
102                                     
103                                     SEND: begin
104                                         // 移位寄存器
105        1/1                              shift_reg &lt;= {shift_reg[126:0], 1'b0};
106                                         
107                                         // 输出当前最高位
108        1/1                              out_bit &lt;= shift_reg[127];
109                                         
110                                         // 计数增加
111        1/1                              counter &lt;= counter + 1'b1;
112                                         
113                                         // 检查发送完成
114        1/1                              if (counter &gt;= data_count_reg) begin
115                                             // 返回空闲状态
116        1/1                                  state &lt;= IDLE;
117        1/1                                  out_valid &lt;= 1'b0;
118        1/1                                  out_bit &lt;= 1'b0;
119                                         end
120                                         else begin
121                                             // 保持有效
122        1/1                                  out_valid &lt;= 1'b1;
123                                         end
124                                     end
                   <font color = "red">==>  MISSING_DEFAULT</font>
***repeat 6
69         1/1                  if (!rst_n) begin
70         1/1                      state &lt;= IDLE;
71         1/1                      shift_reg &lt;= 128'd0;
72         1/1                      counter &lt;= 16'd0;
73         1/1                      data_count_reg &lt;= 16'd0;
74         1/1                      out_bit &lt;= 1'b0;
75         1/1                      out_valid &lt;= 1'b0;
76                              end
77                              else begin
78         1/1                      case (state)
79                                      IDLE: begin
80         1/1                              out_valid &lt;= 1'b0;  // 确保有效信号置低
81         1/1                              if (vld_ch[i]) begin
82                                              // 锁存数据
83         1/1                                  shift_reg &lt;= data_gray;
84                                              // 锁存数据长度
85         1/1                                  data_count_reg &lt;= data_count;
86                                              
87                                              // 初始化计数器
88         1/1                                  counter &lt;= 16'd1;
89                                              
90                                              // 输出最高位
91         1/1                                  out_bit &lt;= data_gray[127];
92         1/1                                  out_valid &lt;= 1'b1;
93                                              
94                                              // 进入发送状态
95         1/1                                  state &lt;= SEND;
96                                          end
97                                          else begin
98                                              // 保持输出为低
99         1/1                                  out_bit &lt;= 1'b0;
100                                         end
101                                     end
102                                     
103                                     SEND: begin
104                                         // 移位寄存器
105        1/1                              shift_reg &lt;= {shift_reg[126:0], 1'b0};
106                                         
107                                         // 输出当前最高位
108        1/1                              out_bit &lt;= shift_reg[127];
109                                         
110                                         // 计数增加
111        1/1                              counter &lt;= counter + 1'b1;
112                                         
113                                         // 检查发送完成
114        1/1                              if (counter &gt;= data_count_reg) begin
115                                             // 返回空闲状态
116        1/1                                  state &lt;= IDLE;
117        1/1                                  out_valid &lt;= 1'b0;
118        1/1                                  out_bit &lt;= 1'b0;
119                                         end
120                                         else begin
121                                             // 保持有效
122        1/1                                  out_valid &lt;= 1'b1;
123                                         end
124                                     end
                   <font color = "red">==>  MISSING_DEFAULT</font>
***repeat 7
69         1/1                  if (!rst_n) begin
70         1/1                      state &lt;= IDLE;
71         1/1                      shift_reg &lt;= 128'd0;
72         1/1                      counter &lt;= 16'd0;
73         1/1                      data_count_reg &lt;= 16'd0;
74         1/1                      out_bit &lt;= 1'b0;
75         1/1                      out_valid &lt;= 1'b0;
76                              end
77                              else begin
78         1/1                      case (state)
79                                      IDLE: begin
80         1/1                              out_valid &lt;= 1'b0;  // 确保有效信号置低
81         1/1                              if (vld_ch[i]) begin
82                                              // 锁存数据
83         1/1                                  shift_reg &lt;= data_gray;
84                                              // 锁存数据长度
85         1/1                                  data_count_reg &lt;= data_count;
86                                              
87                                              // 初始化计数器
88         1/1                                  counter &lt;= 16'd1;
89                                              
90                                              // 输出最高位
91         1/1                                  out_bit &lt;= data_gray[127];
92         1/1                                  out_valid &lt;= 1'b1;
93                                              
94                                              // 进入发送状态
95         1/1                                  state &lt;= SEND;
96                                          end
97                                          else begin
98                                              // 保持输出为低
99         1/1                                  out_bit &lt;= 1'b0;
100                                         end
101                                     end
102                                     
103                                     SEND: begin
104                                         // 移位寄存器
105        1/1                              shift_reg &lt;= {shift_reg[126:0], 1'b0};
106                                         
107                                         // 输出当前最高位
108        1/1                              out_bit &lt;= shift_reg[127];
109                                         
110                                         // 计数增加
111        1/1                              counter &lt;= counter + 1'b1;
112                                         
113                                         // 检查发送完成
114        1/1                              if (counter &gt;= data_count_reg) begin
115                                             // 返回空闲状态
116        1/1                                  state &lt;= IDLE;
117        1/1                                  out_valid &lt;= 1'b0;
118        1/1                                  out_bit &lt;= 1'b0;
119                                         end
120                                         else begin
121                                             // 保持有效
122        1/1                                  out_valid &lt;= 1'b1;
123                                         end
124                                     end
                   <font color = "red">==>  MISSING_DEFAULT</font>
</pre>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod1.html" >output_stage</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Totals</td>
<td class="rt">72</td>
<td class="rt">53</td>
<td class="rt">73.61 </td>
</tr><tr class="s9">
<td>Total Bits</td>
<td class="rt">2982</td>
<td class="rt">2810</td>
<td class="rt">94.23 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 0->1</td>
<td class="rt">1491</td>
<td class="rt">1466</td>
<td class="rt">98.32 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 1->0</td>
<td class="rt">1491</td>
<td class="rt">1344</td>
<td class="rt">90.14 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s9">
<td>Ports</td>
<td class="rt">22</td>
<td class="rt">20</td>
<td class="rt">90.91 </td>
</tr><tr class="s9">
<td>Port Bits</td>
<td class="rt">342</td>
<td class="rt">340</td>
<td class="rt">99.42 </td>
</tr><tr class="s10">
<td nowrap>Port Bits 0->1</td>
<td class="rt">171</td>
<td class="rt">171</td>
<td class="rt">100.00</td>
</tr><tr class="s9">
<td nowrap>Port Bits 1->0</td>
<td class="rt">171</td>
<td class="rt">169</td>
<td class="rt">98.83 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s6">
<td>Signals</td>
<td class="rt">50</td>
<td class="rt">33</td>
<td class="rt">66.00 </td>
</tr><tr class="s9">
<td>Signal Bits</td>
<td class="rt">2640</td>
<td class="rt">2470</td>
<td class="rt">93.56 </td>
</tr><tr class="s9">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">1320</td>
<td class="rt">1295</td>
<td class="rt">98.11 </td>
</tr><tr class="s8">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">1320</td>
<td class="rt">1175</td>
<td class="rt">89.02 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>rst_n</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>clk_out16x</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>data_gray[127:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>vld_ch[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>data_count[15:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>crc_valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>data_out_ch1</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>data_out_ch2</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>data_out_ch3</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>data_out_ch4</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>data_out_ch5</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>data_out_ch6</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>data_out_ch7</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>data_out_ch8</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>data_vld_ch1</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>data_vld_ch2</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>data_vld_ch3</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>data_vld_ch4</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>data_vld_ch5</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>data_vld_ch6</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>data_vld_ch7</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>data_vld_ch8</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>data_out[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>data_vld[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>channel_gen[0].state</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>channel_gen[0].shift_reg[127:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>channel_gen[0].counter[11:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>channel_gen[0].counter[12]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>channel_gen[0].counter[15:13]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>channel_gen[0].data_count_reg[6:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>channel_gen[0].data_count_reg[15:7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>channel_gen[0].out_bit</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>channel_gen[0].out_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>channel_gen[1].state</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>channel_gen[1].shift_reg[127:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>channel_gen[1].counter[11:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>channel_gen[1].counter[12]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>channel_gen[1].counter[15:13]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>channel_gen[1].data_count_reg[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>channel_gen[1].data_count_reg[1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>channel_gen[1].data_count_reg[4:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>channel_gen[1].data_count_reg[5]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>channel_gen[1].data_count_reg[15:6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>channel_gen[1].out_bit</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>channel_gen[1].out_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>channel_gen[2].state</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>channel_gen[2].shift_reg[127:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>channel_gen[2].counter[11:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>channel_gen[2].counter[12]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>channel_gen[2].counter[15:13]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>channel_gen[2].data_count_reg[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>channel_gen[2].data_count_reg[3]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>channel_gen[2].data_count_reg[5:4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>channel_gen[2].data_count_reg[6]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>channel_gen[2].data_count_reg[15:7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>channel_gen[2].out_bit</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>channel_gen[2].out_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>channel_gen[3].state</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>channel_gen[3].shift_reg[127:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>channel_gen[3].counter[11:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>channel_gen[3].counter[12]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>channel_gen[3].counter[15:13]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>channel_gen[3].data_count_reg[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>channel_gen[3].data_count_reg[3]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>channel_gen[3].data_count_reg[5:4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>channel_gen[3].data_count_reg[6]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>channel_gen[3].data_count_reg[15:7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>channel_gen[3].out_bit</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>channel_gen[3].out_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>channel_gen[4].state</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>channel_gen[4].shift_reg[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>channel_gen[4].shift_reg[127:1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>channel_gen[4].counter[11:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>channel_gen[4].counter[12]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>channel_gen[4].counter[15:13]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>channel_gen[4].data_count_reg[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>channel_gen[4].data_count_reg[4:3]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>channel_gen[4].data_count_reg[5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>channel_gen[4].data_count_reg[6]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>channel_gen[4].data_count_reg[15:7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>channel_gen[4].out_bit</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>channel_gen[4].out_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>channel_gen[5].state</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>channel_gen[5].shift_reg[127:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>channel_gen[5].counter[11:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>channel_gen[5].counter[12]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>channel_gen[5].counter[15:13]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>channel_gen[5].data_count_reg[15:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>channel_gen[5].out_bit</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>channel_gen[5].out_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>channel_gen[6].state</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>channel_gen[6].shift_reg[127:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>channel_gen[6].counter[11:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>channel_gen[6].counter[12]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>channel_gen[6].counter[15:13]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>channel_gen[6].data_count_reg[15:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>channel_gen[6].out_bit</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>channel_gen[6].out_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>channel_gen[7].state</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>channel_gen[7].shift_reg[127:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>channel_gen[7].counter[11:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>channel_gen[7].counter[12]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>channel_gen[7].counter[15:13]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>channel_gen[7].data_count_reg[15:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>channel_gen[7].out_bit</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>channel_gen[7].out_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod1.html" >output_stage</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s8">
<td>Branches</td>
<td></td>
<td class="rt">48</td>
<td class="rt">40</td>
<td class="rt">83.33 </td>
</tr><tr class="s8">
<td>IF</td>
<td class="rt">69</td>
<td class="rt">6</td>
<td class="rt">5</td>
<td class="rt">83.33 </td>
</tr><tr class="s8">
<td>IF</td>
<td class="rt">69</td>
<td class="rt">6</td>
<td class="rt">5</td>
<td class="rt">83.33 </td>
</tr><tr class="s8">
<td>IF</td>
<td class="rt">69</td>
<td class="rt">6</td>
<td class="rt">5</td>
<td class="rt">83.33 </td>
</tr><tr class="s8">
<td>IF</td>
<td class="rt">69</td>
<td class="rt">6</td>
<td class="rt">5</td>
<td class="rt">83.33 </td>
</tr><tr class="s8">
<td>IF</td>
<td class="rt">69</td>
<td class="rt">6</td>
<td class="rt">5</td>
<td class="rt">83.33 </td>
</tr><tr class="s8">
<td>IF</td>
<td class="rt">69</td>
<td class="rt">6</td>
<td class="rt">5</td>
<td class="rt">83.33 </td>
</tr><tr class="s8">
<td>IF</td>
<td class="rt">69</td>
<td class="rt">6</td>
<td class="rt">5</td>
<td class="rt">83.33 </td>
</tr><tr class="s8">
<td>IF</td>
<td class="rt">69</td>
<td class="rt">6</td>
<td class="rt">5</td>
<td class="rt">83.33 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
69                 if (!rst_n) begin
                   <font color = "green">-1-</font>  
70                     state <= IDLE;
           <font color = "green">            ==></font>
71                     shift_reg <= 128'd0;
72                     counter <= 16'd0;
73                     data_count_reg <= 16'd0;
74                     out_bit <= 1'b0;
75                     out_valid <= 1'b0;
76                 end
77                 else begin
78                     case (state)
                       <font color = "red">-2-</font>  
79                         IDLE: begin
80                             out_valid <= 1'b0;  // 确保有效信号置低
81                             if (vld_ch[i]) begin
                               <font color = "green">-3-</font>  
82                                 // 锁存数据
83                                 shift_reg <= data_gray;
           <font color = "green">                        ==></font>
84                                 // 锁存数据长度
85                                 data_count_reg <= data_count;
86                                 
87                                 // 初始化计数器
88                                 counter <= 16'd1;
89                                 
90                                 // 输出最高位
91                                 out_bit <= data_gray[127];
92                                 out_valid <= 1'b1;
93                                 
94                                 // 进入发送状态
95                                 state <= SEND;
96                             end
97                             else begin
98                                 // 保持输出为低
99                                 out_bit <= 1'b0;
           <font color = "green">                        ==></font>
100                            end
101                        end
102                        
103                        SEND: begin
104                            // 移位寄存器
105                            shift_reg <= {shift_reg[126:0], 1'b0};
106                            
107                            // 输出当前最高位
108                            out_bit <= shift_reg[127];
109                            
110                            // 计数增加
111                            counter <= counter + 1'b1;
112                            
113                            // 检查发送完成
114                            if (counter >= data_count_reg) begin
                               <font color = "green">-4-</font>  
115                                // 返回空闲状态
116                                state <= IDLE;
           <font color = "green">                        ==></font>
117                                out_valid <= 1'b0;
118                                out_bit <= 1'b0;
119                            end
120                            else begin
121                                // 保持有效
122                                out_valid <= 1'b1;
           <font color = "green">                        ==></font>
123                            end
124                        end
                           MISSING_DEFAULT
           <font color = "red">                ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>IDLE </td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>IDLE </td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>SEND </td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>SEND </td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>MISSING_DEFAULT</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
69                 if (!rst_n) begin
                   <font color = "green">-1-</font>  
70                     state <= IDLE;
           <font color = "green">            ==></font>
71                     shift_reg <= 128'd0;
72                     counter <= 16'd0;
73                     data_count_reg <= 16'd0;
74                     out_bit <= 1'b0;
75                     out_valid <= 1'b0;
76                 end
77                 else begin
78                     case (state)
                       <font color = "red">-2-</font>  
79                         IDLE: begin
80                             out_valid <= 1'b0;  // 确保有效信号置低
81                             if (vld_ch[i]) begin
                               <font color = "green">-3-</font>  
82                                 // 锁存数据
83                                 shift_reg <= data_gray;
           <font color = "green">                        ==></font>
84                                 // 锁存数据长度
85                                 data_count_reg <= data_count;
86                                 
87                                 // 初始化计数器
88                                 counter <= 16'd1;
89                                 
90                                 // 输出最高位
91                                 out_bit <= data_gray[127];
92                                 out_valid <= 1'b1;
93                                 
94                                 // 进入发送状态
95                                 state <= SEND;
96                             end
97                             else begin
98                                 // 保持输出为低
99                                 out_bit <= 1'b0;
           <font color = "green">                        ==></font>
100                            end
101                        end
102                        
103                        SEND: begin
104                            // 移位寄存器
105                            shift_reg <= {shift_reg[126:0], 1'b0};
106                            
107                            // 输出当前最高位
108                            out_bit <= shift_reg[127];
109                            
110                            // 计数增加
111                            counter <= counter + 1'b1;
112                            
113                            // 检查发送完成
114                            if (counter >= data_count_reg) begin
                               <font color = "green">-4-</font>  
115                                // 返回空闲状态
116                                state <= IDLE;
           <font color = "green">                        ==></font>
117                                out_valid <= 1'b0;
118                                out_bit <= 1'b0;
119                            end
120                            else begin
121                                // 保持有效
122                                out_valid <= 1'b1;
           <font color = "green">                        ==></font>
123                            end
124                        end
                           MISSING_DEFAULT
           <font color = "red">                ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>IDLE </td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>IDLE </td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>SEND </td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>SEND </td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>MISSING_DEFAULT</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
69                 if (!rst_n) begin
                   <font color = "green">-1-</font>  
70                     state <= IDLE;
           <font color = "green">            ==></font>
71                     shift_reg <= 128'd0;
72                     counter <= 16'd0;
73                     data_count_reg <= 16'd0;
74                     out_bit <= 1'b0;
75                     out_valid <= 1'b0;
76                 end
77                 else begin
78                     case (state)
                       <font color = "red">-2-</font>  
79                         IDLE: begin
80                             out_valid <= 1'b0;  // 确保有效信号置低
81                             if (vld_ch[i]) begin
                               <font color = "green">-3-</font>  
82                                 // 锁存数据
83                                 shift_reg <= data_gray;
           <font color = "green">                        ==></font>
84                                 // 锁存数据长度
85                                 data_count_reg <= data_count;
86                                 
87                                 // 初始化计数器
88                                 counter <= 16'd1;
89                                 
90                                 // 输出最高位
91                                 out_bit <= data_gray[127];
92                                 out_valid <= 1'b1;
93                                 
94                                 // 进入发送状态
95                                 state <= SEND;
96                             end
97                             else begin
98                                 // 保持输出为低
99                                 out_bit <= 1'b0;
           <font color = "green">                        ==></font>
100                            end
101                        end
102                        
103                        SEND: begin
104                            // 移位寄存器
105                            shift_reg <= {shift_reg[126:0], 1'b0};
106                            
107                            // 输出当前最高位
108                            out_bit <= shift_reg[127];
109                            
110                            // 计数增加
111                            counter <= counter + 1'b1;
112                            
113                            // 检查发送完成
114                            if (counter >= data_count_reg) begin
                               <font color = "green">-4-</font>  
115                                // 返回空闲状态
116                                state <= IDLE;
           <font color = "green">                        ==></font>
117                                out_valid <= 1'b0;
118                                out_bit <= 1'b0;
119                            end
120                            else begin
121                                // 保持有效
122                                out_valid <= 1'b1;
           <font color = "green">                        ==></font>
123                            end
124                        end
                           MISSING_DEFAULT
           <font color = "red">                ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>IDLE </td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>IDLE </td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>SEND </td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>SEND </td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>MISSING_DEFAULT</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
69                 if (!rst_n) begin
                   <font color = "green">-1-</font>  
70                     state <= IDLE;
           <font color = "green">            ==></font>
71                     shift_reg <= 128'd0;
72                     counter <= 16'd0;
73                     data_count_reg <= 16'd0;
74                     out_bit <= 1'b0;
75                     out_valid <= 1'b0;
76                 end
77                 else begin
78                     case (state)
                       <font color = "red">-2-</font>  
79                         IDLE: begin
80                             out_valid <= 1'b0;  // 确保有效信号置低
81                             if (vld_ch[i]) begin
                               <font color = "green">-3-</font>  
82                                 // 锁存数据
83                                 shift_reg <= data_gray;
           <font color = "green">                        ==></font>
84                                 // 锁存数据长度
85                                 data_count_reg <= data_count;
86                                 
87                                 // 初始化计数器
88                                 counter <= 16'd1;
89                                 
90                                 // 输出最高位
91                                 out_bit <= data_gray[127];
92                                 out_valid <= 1'b1;
93                                 
94                                 // 进入发送状态
95                                 state <= SEND;
96                             end
97                             else begin
98                                 // 保持输出为低
99                                 out_bit <= 1'b0;
           <font color = "green">                        ==></font>
100                            end
101                        end
102                        
103                        SEND: begin
104                            // 移位寄存器
105                            shift_reg <= {shift_reg[126:0], 1'b0};
106                            
107                            // 输出当前最高位
108                            out_bit <= shift_reg[127];
109                            
110                            // 计数增加
111                            counter <= counter + 1'b1;
112                            
113                            // 检查发送完成
114                            if (counter >= data_count_reg) begin
                               <font color = "green">-4-</font>  
115                                // 返回空闲状态
116                                state <= IDLE;
           <font color = "green">                        ==></font>
117                                out_valid <= 1'b0;
118                                out_bit <= 1'b0;
119                            end
120                            else begin
121                                // 保持有效
122                                out_valid <= 1'b1;
           <font color = "green">                        ==></font>
123                            end
124                        end
                           MISSING_DEFAULT
           <font color = "red">                ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>IDLE </td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>IDLE </td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>SEND </td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>SEND </td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>MISSING_DEFAULT</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
69                 if (!rst_n) begin
                   <font color = "green">-1-</font>  
70                     state <= IDLE;
           <font color = "green">            ==></font>
71                     shift_reg <= 128'd0;
72                     counter <= 16'd0;
73                     data_count_reg <= 16'd0;
74                     out_bit <= 1'b0;
75                     out_valid <= 1'b0;
76                 end
77                 else begin
78                     case (state)
                       <font color = "red">-2-</font>  
79                         IDLE: begin
80                             out_valid <= 1'b0;  // 确保有效信号置低
81                             if (vld_ch[i]) begin
                               <font color = "green">-3-</font>  
82                                 // 锁存数据
83                                 shift_reg <= data_gray;
           <font color = "green">                        ==></font>
84                                 // 锁存数据长度
85                                 data_count_reg <= data_count;
86                                 
87                                 // 初始化计数器
88                                 counter <= 16'd1;
89                                 
90                                 // 输出最高位
91                                 out_bit <= data_gray[127];
92                                 out_valid <= 1'b1;
93                                 
94                                 // 进入发送状态
95                                 state <= SEND;
96                             end
97                             else begin
98                                 // 保持输出为低
99                                 out_bit <= 1'b0;
           <font color = "green">                        ==></font>
100                            end
101                        end
102                        
103                        SEND: begin
104                            // 移位寄存器
105                            shift_reg <= {shift_reg[126:0], 1'b0};
106                            
107                            // 输出当前最高位
108                            out_bit <= shift_reg[127];
109                            
110                            // 计数增加
111                            counter <= counter + 1'b1;
112                            
113                            // 检查发送完成
114                            if (counter >= data_count_reg) begin
                               <font color = "green">-4-</font>  
115                                // 返回空闲状态
116                                state <= IDLE;
           <font color = "green">                        ==></font>
117                                out_valid <= 1'b0;
118                                out_bit <= 1'b0;
119                            end
120                            else begin
121                                // 保持有效
122                                out_valid <= 1'b1;
           <font color = "green">                        ==></font>
123                            end
124                        end
                           MISSING_DEFAULT
           <font color = "red">                ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>IDLE </td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>IDLE </td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>SEND </td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>SEND </td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>MISSING_DEFAULT</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
69                 if (!rst_n) begin
                   <font color = "green">-1-</font>  
70                     state <= IDLE;
           <font color = "green">            ==></font>
71                     shift_reg <= 128'd0;
72                     counter <= 16'd0;
73                     data_count_reg <= 16'd0;
74                     out_bit <= 1'b0;
75                     out_valid <= 1'b0;
76                 end
77                 else begin
78                     case (state)
                       <font color = "red">-2-</font>  
79                         IDLE: begin
80                             out_valid <= 1'b0;  // 确保有效信号置低
81                             if (vld_ch[i]) begin
                               <font color = "green">-3-</font>  
82                                 // 锁存数据
83                                 shift_reg <= data_gray;
           <font color = "green">                        ==></font>
84                                 // 锁存数据长度
85                                 data_count_reg <= data_count;
86                                 
87                                 // 初始化计数器
88                                 counter <= 16'd1;
89                                 
90                                 // 输出最高位
91                                 out_bit <= data_gray[127];
92                                 out_valid <= 1'b1;
93                                 
94                                 // 进入发送状态
95                                 state <= SEND;
96                             end
97                             else begin
98                                 // 保持输出为低
99                                 out_bit <= 1'b0;
           <font color = "green">                        ==></font>
100                            end
101                        end
102                        
103                        SEND: begin
104                            // 移位寄存器
105                            shift_reg <= {shift_reg[126:0], 1'b0};
106                            
107                            // 输出当前最高位
108                            out_bit <= shift_reg[127];
109                            
110                            // 计数增加
111                            counter <= counter + 1'b1;
112                            
113                            // 检查发送完成
114                            if (counter >= data_count_reg) begin
                               <font color = "green">-4-</font>  
115                                // 返回空闲状态
116                                state <= IDLE;
           <font color = "green">                        ==></font>
117                                out_valid <= 1'b0;
118                                out_bit <= 1'b0;
119                            end
120                            else begin
121                                // 保持有效
122                                out_valid <= 1'b1;
           <font color = "green">                        ==></font>
123                            end
124                        end
                           MISSING_DEFAULT
           <font color = "red">                ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>IDLE </td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>IDLE </td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>SEND </td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>SEND </td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>MISSING_DEFAULT</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
69                 if (!rst_n) begin
                   <font color = "green">-1-</font>  
70                     state <= IDLE;
           <font color = "green">            ==></font>
71                     shift_reg <= 128'd0;
72                     counter <= 16'd0;
73                     data_count_reg <= 16'd0;
74                     out_bit <= 1'b0;
75                     out_valid <= 1'b0;
76                 end
77                 else begin
78                     case (state)
                       <font color = "red">-2-</font>  
79                         IDLE: begin
80                             out_valid <= 1'b0;  // 确保有效信号置低
81                             if (vld_ch[i]) begin
                               <font color = "green">-3-</font>  
82                                 // 锁存数据
83                                 shift_reg <= data_gray;
           <font color = "green">                        ==></font>
84                                 // 锁存数据长度
85                                 data_count_reg <= data_count;
86                                 
87                                 // 初始化计数器
88                                 counter <= 16'd1;
89                                 
90                                 // 输出最高位
91                                 out_bit <= data_gray[127];
92                                 out_valid <= 1'b1;
93                                 
94                                 // 进入发送状态
95                                 state <= SEND;
96                             end
97                             else begin
98                                 // 保持输出为低
99                                 out_bit <= 1'b0;
           <font color = "green">                        ==></font>
100                            end
101                        end
102                        
103                        SEND: begin
104                            // 移位寄存器
105                            shift_reg <= {shift_reg[126:0], 1'b0};
106                            
107                            // 输出当前最高位
108                            out_bit <= shift_reg[127];
109                            
110                            // 计数增加
111                            counter <= counter + 1'b1;
112                            
113                            // 检查发送完成
114                            if (counter >= data_count_reg) begin
                               <font color = "green">-4-</font>  
115                                // 返回空闲状态
116                                state <= IDLE;
           <font color = "green">                        ==></font>
117                                out_valid <= 1'b0;
118                                out_bit <= 1'b0;
119                            end
120                            else begin
121                                // 保持有效
122                                out_valid <= 1'b1;
           <font color = "green">                        ==></font>
123                            end
124                        end
                           MISSING_DEFAULT
           <font color = "red">                ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>IDLE </td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>IDLE </td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>SEND </td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>SEND </td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>MISSING_DEFAULT</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
69                 if (!rst_n) begin
                   <font color = "green">-1-</font>  
70                     state <= IDLE;
           <font color = "green">            ==></font>
71                     shift_reg <= 128'd0;
72                     counter <= 16'd0;
73                     data_count_reg <= 16'd0;
74                     out_bit <= 1'b0;
75                     out_valid <= 1'b0;
76                 end
77                 else begin
78                     case (state)
                       <font color = "red">-2-</font>  
79                         IDLE: begin
80                             out_valid <= 1'b0;  // 确保有效信号置低
81                             if (vld_ch[i]) begin
                               <font color = "green">-3-</font>  
82                                 // 锁存数据
83                                 shift_reg <= data_gray;
           <font color = "green">                        ==></font>
84                                 // 锁存数据长度
85                                 data_count_reg <= data_count;
86                                 
87                                 // 初始化计数器
88                                 counter <= 16'd1;
89                                 
90                                 // 输出最高位
91                                 out_bit <= data_gray[127];
92                                 out_valid <= 1'b1;
93                                 
94                                 // 进入发送状态
95                                 state <= SEND;
96                             end
97                             else begin
98                                 // 保持输出为低
99                                 out_bit <= 1'b0;
           <font color = "green">                        ==></font>
100                            end
101                        end
102                        
103                        SEND: begin
104                            // 移位寄存器
105                            shift_reg <= {shift_reg[126:0], 1'b0};
106                            
107                            // 输出当前最高位
108                            out_bit <= shift_reg[127];
109                            
110                            // 计数增加
111                            counter <= counter + 1'b1;
112                            
113                            // 检查发送完成
114                            if (counter >= data_count_reg) begin
                               <font color = "green">-4-</font>  
115                                // 返回空闲状态
116                                state <= IDLE;
           <font color = "green">                        ==></font>
117                                out_valid <= 1'b0;
118                                out_bit <= 1'b0;
119                            end
120                            else begin
121                                // 保持有效
122                                out_valid <= 1'b1;
           <font color = "green">                        ==></font>
123                            end
124                        end
                           MISSING_DEFAULT
           <font color = "red">                ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>IDLE </td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>IDLE </td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>SEND </td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>SEND </td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>MISSING_DEFAULT</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_1">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_output_stage">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
