/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  reg [10:0] _02_;
  wire [4:0] _03_;
  reg [27:0] _04_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [2:0] celloutsig_0_11z;
  wire [5:0] celloutsig_0_12z;
  wire celloutsig_0_16z;
  wire [5:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  reg [17:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire [5:0] celloutsig_0_26z;
  reg [17:0] celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire [23:0] celloutsig_0_32z;
  wire celloutsig_0_3z;
  wire celloutsig_0_53z;
  wire celloutsig_0_54z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [2:0] celloutsig_0_9z;
  wire [2:0] celloutsig_1_0z;
  wire [8:0] celloutsig_1_10z;
  wire [2:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_18z;
  wire [5:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  reg [5:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [20:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [27:0] celloutsig_1_8z;
  wire [2:0] celloutsig_1_9z;
  input [223:0] clkin_data;
  wire [223:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_29z = ~(celloutsig_0_2z | celloutsig_0_20z);
  assign celloutsig_0_53z = ~(celloutsig_0_19z | celloutsig_0_12z[5]);
  assign celloutsig_1_1z = ~(celloutsig_1_0z[2] | celloutsig_1_0z[1]);
  assign celloutsig_0_5z = ~(celloutsig_0_0z | in_data[35]);
  assign celloutsig_1_4z = ~(celloutsig_1_3z | celloutsig_1_0z[1]);
  assign celloutsig_1_14z = ~(celloutsig_1_12z[2] | celloutsig_1_10z[7]);
  assign celloutsig_0_7z = ~(celloutsig_0_5z | celloutsig_0_5z);
  assign celloutsig_0_1z = ~(celloutsig_0_0z | in_data[23]);
  assign celloutsig_0_16z = ~(celloutsig_0_7z | _00_);
  assign celloutsig_0_18z = ~(celloutsig_0_7z | celloutsig_0_2z);
  assign celloutsig_0_19z = ~(celloutsig_0_7z | celloutsig_0_11z[2]);
  assign celloutsig_0_21z = ~(_00_ | celloutsig_0_17z[0]);
  assign celloutsig_0_54z = ~celloutsig_0_11z[1];
  assign celloutsig_1_3z = ~celloutsig_1_2z[3];
  assign celloutsig_1_13z = ~celloutsig_1_0z[1];
  assign celloutsig_0_20z = ~celloutsig_0_18z;
  assign celloutsig_0_24z = ~celloutsig_0_6z;
  assign celloutsig_0_25z = ~celloutsig_0_21z;
  assign celloutsig_0_28z = ~in_data[2];
  reg [20:0] _24_;
  always_ff @(negedge celloutsig_1_18z, posedge clkin_data[64])
    if (clkin_data[64]) _24_ <= 21'h000000;
    else _24_ <= { celloutsig_0_24z, celloutsig_0_53z, celloutsig_0_27z, celloutsig_0_54z };
  assign out_data[20:0] = _24_;
  always_ff @(posedge clkin_data[32], posedge clkin_data[96])
    if (clkin_data[96]) _02_ <= 11'h000;
    else _02_ <= { in_data[187:180], celloutsig_1_0z };
  reg [4:0] _26_;
  always_ff @(negedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _26_ <= 5'h00;
    else _26_ <= { celloutsig_0_12z[5:2], celloutsig_0_3z };
  assign { _03_[4], _01_, _03_[2:1], _00_ } = _26_;
  always_ff @(posedge celloutsig_1_18z, posedge clkin_data[64])
    if (clkin_data[64]) _04_ <= 28'h0000000;
    else _04_ <= in_data[44:17];
  assign celloutsig_0_32z = celloutsig_0_11z[2] ? { celloutsig_0_23z[16:0], celloutsig_0_21z, celloutsig_0_26z } : { celloutsig_0_23z[15:1], celloutsig_0_9z, celloutsig_0_25z, celloutsig_0_1z, celloutsig_0_24z, celloutsig_0_29z, celloutsig_0_28z, celloutsig_0_5z };
  assign celloutsig_1_0z = in_data[189] ? in_data[121:119] : in_data[165:163];
  assign celloutsig_1_6z = _02_[5] ? { celloutsig_1_2z[3:0], celloutsig_1_2z, _02_[10:6], 1'h1, _02_[4:0] } : { in_data[140:132], celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_3z };
  assign celloutsig_1_8z = celloutsig_1_4z ? { celloutsig_1_2z[1:0], celloutsig_1_7z, 1'h1, _02_, 1'h1, _02_, 1'h1 } : { celloutsig_1_6z[19:17], celloutsig_1_3z, celloutsig_1_7z, celloutsig_1_6z, 1'h1, celloutsig_1_7z };
  assign celloutsig_1_9z = celloutsig_1_1z ? celloutsig_1_8z[8:6] : { celloutsig_1_0z[1:0], celloutsig_1_7z };
  assign celloutsig_1_10z = in_data[96] ? { celloutsig_1_6z[18:15], celloutsig_1_7z, celloutsig_1_9z, celloutsig_1_4z } : { _02_[7:3], celloutsig_1_1z, celloutsig_1_9z };
  assign celloutsig_1_12z = celloutsig_1_1z ? celloutsig_1_2z[5:3] : celloutsig_1_0z;
  assign celloutsig_1_19z = celloutsig_1_18z ? celloutsig_1_6z[9:4] : { in_data[180:178], celloutsig_1_0z };
  assign celloutsig_0_9z = celloutsig_0_5z ? { celloutsig_0_3z, celloutsig_0_28z, celloutsig_0_6z } : { celloutsig_0_2z, 1'h0, celloutsig_0_3z };
  assign celloutsig_0_11z = celloutsig_0_0z ? { in_data[27:26], celloutsig_0_2z } : { celloutsig_0_1z, in_data[2], celloutsig_0_28z };
  assign celloutsig_0_12z = in_data[66] ? { celloutsig_0_0z, in_data[2], celloutsig_0_10z, celloutsig_0_11z } : { celloutsig_0_9z, celloutsig_0_1z, in_data[2], celloutsig_0_5z };
  assign celloutsig_0_17z = celloutsig_0_10z ? { _04_[6], celloutsig_0_16z, celloutsig_0_11z, celloutsig_0_6z } : { in_data[6], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_16z, celloutsig_0_2z };
  assign celloutsig_0_26z = celloutsig_0_10z ? celloutsig_0_23z[12:7] : _04_[25:20];
  always_latch
    if (clkin_data[128]) celloutsig_1_2z = 6'h00;
    else if (clkin_data[192]) celloutsig_1_2z = in_data[115:110];
  always_latch
    if (clkin_data[64]) celloutsig_0_23z = 18'h00000;
    else if (!clkin_data[160]) celloutsig_0_23z = { in_data[79:65], celloutsig_0_7z, celloutsig_0_0z, celloutsig_0_1z };
  always_latch
    if (clkin_data[64]) celloutsig_0_27z = 18'h00000;
    else if (!clkin_data[160]) celloutsig_0_27z = { in_data[38:33], celloutsig_0_9z, celloutsig_0_24z, celloutsig_0_20z, celloutsig_0_25z, celloutsig_0_17z };
  assign celloutsig_0_0z = ~((in_data[11] & in_data[54]) | (in_data[25] & in_data[77]));
  assign celloutsig_0_3z = ~((in_data[63] & celloutsig_0_2z) | (celloutsig_0_0z & celloutsig_0_0z));
  assign celloutsig_1_7z = ~((celloutsig_1_0z[2] & celloutsig_1_0z[2]) | (celloutsig_1_6z[15] & celloutsig_1_4z));
  assign celloutsig_0_6z = ~((celloutsig_0_0z & celloutsig_0_0z) | (in_data[14] & celloutsig_0_1z));
  assign celloutsig_1_18z = ~((celloutsig_1_13z & celloutsig_1_0z[0]) | (celloutsig_1_12z[1] & celloutsig_1_14z));
  assign celloutsig_0_10z = ~((celloutsig_0_5z & celloutsig_0_5z) | (celloutsig_0_1z & celloutsig_0_2z));
  assign celloutsig_0_2z = ~((celloutsig_0_1z & in_data[33]) | (celloutsig_0_0z & celloutsig_0_0z));
  assign { _03_[3], _03_[0] } = { _01_, _00_ };
  assign { out_data[128], out_data[101:96], out_data[32] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_32z[22] };
endmodule
