#-----------------------------------------------------------
# Vivado v2019.1.3 (64-bit)
# SW Build 2644227 on Wed Sep  4 09:44:18 MDT 2019
# IP Build 2633630 on Wed Sep  4 12:30:14 MDT 2019
# Start of session at: Wed Sep 30 22:30:22 2020
# Process ID: 12667
# Current directory: /home/users/tabarca/ee108/ee108/lab1-3/lab1-3.runs/synth_1
# Command line: vivado -log lab1_top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source lab1_top.tcl
# Log file: /home/users/tabarca/ee108/ee108/lab1-3/lab1-3.runs/synth_1/lab1_top.vds
# Journal file: /home/users/tabarca/ee108/ee108/lab1-3/lab1-3.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source lab1_top.tcl -notrace
create_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1506.719 ; gain = 2.023 ; free physical = 79366 ; free virtual = 94494
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/users/tabarca/ee108/ee108/hdmi_tx_ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/cad/xilinx/vivado/2019.1/Vivado/2019.1/data/ip'.
Command: synth_design -top lab1_top -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 18521 
WARNING: [Synth 8-6901] identifier 'mix' is used before its declaration [/home/users/tabarca/ee108/ee108/lab1-nosolution/hash_round.v:8]
WARNING: [Synth 8-6901] identifier 'a' is used before its declaration [/home/users/tabarca/ee108/ee108/lab1-nosolution/hash_round.v:8]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 1887.078 ; gain = 157.676 ; free physical = 78952 ; free virtual = 94080
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'lab1_top' [/home/users/tabarca/ee108/ee108/lab1-nosolution/lab1_top.v:1]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [/home/users/tabarca/ee108/ee108/lab1-3/lab1-3.runs/synth_1/.Xil/Vivado-12667-caddy03/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (1#1) [/home/users/tabarca/ee108/ee108/lab1-3/lab1-3.runs/synth_1/.Xil/Vivado-12667-caddy03/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'hdmi_tx_0' [/home/users/tabarca/ee108/ee108/lab1-3/lab1-3.runs/synth_1/.Xil/Vivado-12667-caddy03/realtime/hdmi_tx_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'hdmi_tx_0' (2#1) [/home/users/tabarca/ee108/ee108/lab1-3/lab1-3.runs/synth_1/.Xil/Vivado-12667-caddy03/realtime/hdmi_tx_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'verifier' [/home/users/tabarca/ee108/ee108/lab1-nosolution/verifier.v:1]
INFO: [Synth 8-6157] synthesizing module 'length_finder' [/home/users/tabarca/ee108/ee108/lab1-nosolution/length_finder.v:1]
INFO: [Synth 8-6157] synthesizing module 'arbiter' [/home/users/tabarca/ee108/ee108/lab1-nosolution/arbiter.v:1]
INFO: [Synth 8-6155] done synthesizing module 'arbiter' (3#1) [/home/users/tabarca/ee108/ee108/lab1-nosolution/arbiter.v:1]
WARNING: [Synth 8-689] width (8) of port connection 'out' does not match port width (3) of module 'arbiter' [/home/users/tabarca/ee108/ee108/lab1-nosolution/length_finder.v:31]
INFO: [Synth 8-6157] synthesizing module 'encoder' [/home/users/tabarca/ee108/ee108/lab1-nosolution/encoder.v:1]
INFO: [Synth 8-6155] done synthesizing module 'encoder' (4#1) [/home/users/tabarca/ee108/ee108/lab1-nosolution/encoder.v:1]
INFO: [Synth 8-6155] done synthesizing module 'length_finder' (5#1) [/home/users/tabarca/ee108/ee108/lab1-nosolution/length_finder.v:1]
INFO: [Synth 8-6157] synthesizing module 'hasher' [/home/users/tabarca/ee108/ee108/lab1-nosolution/hasher.v:1]
INFO: [Synth 8-6157] synthesizing module 'hash_round' [/home/users/tabarca/ee108/ee108/lab1-nosolution/hash_round.v:1]
	Parameter ROUND bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'rotator' [/home/users/tabarca/ee108/ee108/lab1-nosolution/rotator.v:1]
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter DISTANCE bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'rotator' (6#1) [/home/users/tabarca/ee108/ee108/lab1-nosolution/rotator.v:1]
INFO: [Synth 8-6155] done synthesizing module 'hash_round' (7#1) [/home/users/tabarca/ee108/ee108/lab1-nosolution/hash_round.v:1]
INFO: [Synth 8-6157] synthesizing module 'hash_round__parameterized0' [/home/users/tabarca/ee108/ee108/lab1-nosolution/hash_round.v:1]
	Parameter ROUND bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hash_round__parameterized0' (7#1) [/home/users/tabarca/ee108/ee108/lab1-nosolution/hash_round.v:1]
INFO: [Synth 8-6157] synthesizing module 'hash_round__parameterized1' [/home/users/tabarca/ee108/ee108/lab1-nosolution/hash_round.v:1]
	Parameter ROUND bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hash_round__parameterized1' (7#1) [/home/users/tabarca/ee108/ee108/lab1-nosolution/hash_round.v:1]
INFO: [Synth 8-6157] synthesizing module 'hash_round__parameterized2' [/home/users/tabarca/ee108/ee108/lab1-nosolution/hash_round.v:1]
	Parameter ROUND bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hash_round__parameterized2' (7#1) [/home/users/tabarca/ee108/ee108/lab1-nosolution/hash_round.v:1]
INFO: [Synth 8-6157] synthesizing module 'hash_round__parameterized3' [/home/users/tabarca/ee108/ee108/lab1-nosolution/hash_round.v:1]
	Parameter ROUND bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hash_round__parameterized3' (7#1) [/home/users/tabarca/ee108/ee108/lab1-nosolution/hash_round.v:1]
INFO: [Synth 8-6157] synthesizing module 'hash_round__parameterized4' [/home/users/tabarca/ee108/ee108/lab1-nosolution/hash_round.v:1]
	Parameter ROUND bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hash_round__parameterized4' (7#1) [/home/users/tabarca/ee108/ee108/lab1-nosolution/hash_round.v:1]
INFO: [Synth 8-6157] synthesizing module 'hash_round__parameterized5' [/home/users/tabarca/ee108/ee108/lab1-nosolution/hash_round.v:1]
	Parameter ROUND bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hash_round__parameterized5' (7#1) [/home/users/tabarca/ee108/ee108/lab1-nosolution/hash_round.v:1]
INFO: [Synth 8-6157] synthesizing module 'hash_round__parameterized6' [/home/users/tabarca/ee108/ee108/lab1-nosolution/hash_round.v:1]
	Parameter ROUND bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hash_round__parameterized6' (7#1) [/home/users/tabarca/ee108/ee108/lab1-nosolution/hash_round.v:1]
INFO: [Synth 8-6157] synthesizing module 'rotator__parameterized0' [/home/users/tabarca/ee108/ee108/lab1-nosolution/rotator.v:1]
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter DISTANCE bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'rotator__parameterized0' (7#1) [/home/users/tabarca/ee108/ee108/lab1-nosolution/rotator.v:1]
INFO: [Synth 8-6155] done synthesizing module 'hasher' (8#1) [/home/users/tabarca/ee108/ee108/lab1-nosolution/hasher.v:1]
INFO: [Synth 8-6157] synthesizing module 'cam' [/home/users/tabarca/ee108/ee108/lab1-nosolution/cam.v:1]
INFO: [Synth 8-6155] done synthesizing module 'cam' (9#1) [/home/users/tabarca/ee108/ee108/lab1-nosolution/cam.v:1]
INFO: [Synth 8-6157] synthesizing module 'hash_rom' [/home/users/tabarca/ee108/ee108/lab1-nosolution/hash_rom.v:1]
INFO: [Synth 8-226] default block is never used [/home/users/tabarca/ee108/ee108/lab1-nosolution/hash_rom.v:7]
INFO: [Synth 8-6155] done synthesizing module 'hash_rom' (10#1) [/home/users/tabarca/ee108/ee108/lab1-nosolution/hash_rom.v:1]
INFO: [Synth 8-6155] done synthesizing module 'verifier' (11#1) [/home/users/tabarca/ee108/ee108/lab1-nosolution/verifier.v:1]
INFO: [Synth 8-6157] synthesizing module 'lab1_interface' [/home/users/tabarca/ee108/ee108/lab1-nosolution/lab1_interface.v:13]
	Parameter BPU_WIDTH bound to: 20 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'dff' [/home/users/tabarca/ee108/ee108/lab1-nosolution/ff_lib.v:3]
	Parameter WIDTH bound to: 27 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dff' (12#1) [/home/users/tabarca/ee108/ee108/lab1-nosolution/ff_lib.v:3]
INFO: [Synth 8-6157] synthesizing module 'button_press_unit' [/home/users/tabarca/ee108/ee108/lab1-nosolution/button_press_unit.v:6]
	Parameter WIDTH bound to: 20 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'brute_force_synchronizer' [/home/users/tabarca/ee108/ee108/lab1-nosolution/brute_force_synchronizer.v:6]
INFO: [Synth 8-6157] synthesizing module 'dff__parameterized0' [/home/users/tabarca/ee108/ee108/lab1-nosolution/ff_lib.v:3]
	Parameter WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dff__parameterized0' (12#1) [/home/users/tabarca/ee108/ee108/lab1-nosolution/ff_lib.v:3]
INFO: [Synth 8-6155] done synthesizing module 'brute_force_synchronizer' (13#1) [/home/users/tabarca/ee108/ee108/lab1-nosolution/brute_force_synchronizer.v:6]
INFO: [Synth 8-6157] synthesizing module 'debouncer' [/home/users/tabarca/ee108/ee108/lab1-nosolution/debouncer.v:9]
	Parameter WIDTH bound to: 20 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'dffr' [/home/users/tabarca/ee108/ee108/lab1-nosolution/ff_lib.v:16]
	Parameter WIDTH bound to: 20 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dffr' (14#1) [/home/users/tabarca/ee108/ee108/lab1-nosolution/ff_lib.v:16]
INFO: [Synth 8-6157] synthesizing module 'dffr__parameterized0' [/home/users/tabarca/ee108/ee108/lab1-nosolution/ff_lib.v:16]
	Parameter WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dffr__parameterized0' (14#1) [/home/users/tabarca/ee108/ee108/lab1-nosolution/ff_lib.v:16]
INFO: [Synth 8-226] default block is never used [/home/users/tabarca/ee108/ee108/lab1-nosolution/debouncer.v:48]
INFO: [Synth 8-6155] done synthesizing module 'debouncer' (15#1) [/home/users/tabarca/ee108/ee108/lab1-nosolution/debouncer.v:9]
INFO: [Synth 8-6157] synthesizing module 'one_pulse' [/home/users/tabarca/ee108/ee108/lab1-nosolution/one_pulse.v:7]
INFO: [Synth 8-6157] synthesizing module 'dffr__parameterized1' [/home/users/tabarca/ee108/ee108/lab1-nosolution/ff_lib.v:16]
	Parameter WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dffr__parameterized1' (15#1) [/home/users/tabarca/ee108/ee108/lab1-nosolution/ff_lib.v:16]
INFO: [Synth 8-6155] done synthesizing module 'one_pulse' (16#1) [/home/users/tabarca/ee108/ee108/lab1-nosolution/one_pulse.v:7]
INFO: [Synth 8-6155] done synthesizing module 'button_press_unit' (17#1) [/home/users/tabarca/ee108/ee108/lab1-nosolution/button_press_unit.v:6]
INFO: [Synth 8-6157] synthesizing module 'input_box' [/home/users/tabarca/ee108/ee108/lab1-nosolution/input_box.v:3]
INFO: [Synth 8-6157] synthesizing module 'length_finder_internal' [/home/users/tabarca/ee108/ee108/lab1-nosolution/length_finder_internal.v:1]
INFO: [Synth 8-6155] done synthesizing module 'length_finder_internal' (18#1) [/home/users/tabarca/ee108/ee108/lab1-nosolution/length_finder_internal.v:1]
INFO: [Synth 8-6157] synthesizing module 'tcgrom' [/home/users/tabarca/ee108/ee108/lab1-nosolution/tcgrom.v:4]
INFO: [Synth 8-6155] done synthesizing module 'tcgrom' (19#1) [/home/users/tabarca/ee108/ee108/lab1-nosolution/tcgrom.v:4]
INFO: [Synth 8-6155] done synthesizing module 'input_box' (20#1) [/home/users/tabarca/ee108/ee108/lab1-nosolution/input_box.v:3]
WARNING: [Synth 8-689] width (32) of port connection 'x' does not match port width (11) of module 'input_box' [/home/users/tabarca/ee108/ee108/lab1-nosolution/lab1_interface.v:133]
WARNING: [Synth 8-689] width (32) of port connection 'y' does not match port width (10) of module 'input_box' [/home/users/tabarca/ee108/ee108/lab1-nosolution/lab1_interface.v:134]
WARNING: [Synth 8-689] width (32) of port connection 'x' does not match port width (11) of module 'input_box' [/home/users/tabarca/ee108/ee108/lab1-nosolution/lab1_interface.v:152]
WARNING: [Synth 8-689] width (32) of port connection 'y' does not match port width (10) of module 'input_box' [/home/users/tabarca/ee108/ee108/lab1-nosolution/lab1_interface.v:153]
INFO: [Synth 8-638] synthesizing module 'vga_controller_800x480_60' [/home/users/tabarca/ee108/ee108/lab1-nosolution/vga_controller_800x480_60.vhd:70]
INFO: [Synth 8-256] done synthesizing module 'vga_controller_800x480_60' (21#1) [/home/users/tabarca/ee108/ee108/lab1-nosolution/vga_controller_800x480_60.vhd:70]
INFO: [Synth 8-6157] synthesizing module 'dff__parameterized1' [/home/users/tabarca/ee108/ee108/lab1-nosolution/ff_lib.v:3]
	Parameter WIDTH bound to: 11 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dff__parameterized1' (21#1) [/home/users/tabarca/ee108/ee108/lab1-nosolution/ff_lib.v:3]
WARNING: [Synth 8-689] width (10) of port connection 'q' does not match port width (11) of module 'dff__parameterized1' [/home/users/tabarca/ee108/ee108/lab1-nosolution/lab1_interface.v:310]
INFO: [Synth 8-6155] done synthesizing module 'lab1_interface' (22#1) [/home/users/tabarca/ee108/ee108/lab1-nosolution/lab1_interface.v:13]
INFO: [Synth 8-6155] done synthesizing module 'lab1_top' (23#1) [/home/users/tabarca/ee108/ee108/lab1-nosolution/lab1_top.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:16 . Memory (MB): peak = 1922.996 ; gain = 193.594 ; free physical = 78981 ; free virtual = 94109
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:17 . Memory (MB): peak = 1940.801 ; gain = 211.398 ; free physical = 78984 ; free virtual = 94113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:17 . Memory (MB): peak = 1940.801 ; gain = 211.398 ; free physical = 78985 ; free virtual = 94113
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/users/tabarca/ee108/ee108/lab1-3/lab1-3.srcs/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc] for cell 'U3'
Finished Parsing XDC File [/home/users/tabarca/ee108/ee108/lab1-3/lab1-3.srcs/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc] for cell 'U3'
Parsing XDC File [/home/users/tabarca/ee108/ee108/lab1-3/lab1-3.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'U2'
Finished Parsing XDC File [/home/users/tabarca/ee108/ee108/lab1-3/lab1-3.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'U2'
Parsing XDC File [/home/users/tabarca/ee108/ee108/lab1-nosolution/lab1.xdc]
Finished Parsing XDC File [/home/users/tabarca/ee108/ee108/lab1-nosolution/lab1.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/users/tabarca/ee108/ee108/lab1-nosolution/lab1.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/lab1_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/lab1_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2113.328 ; gain = 0.000 ; free physical = 78862 ; free virtual = 93990
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2113.332 ; gain = 0.004 ; free physical = 78862 ; free virtual = 93991
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:20 ; elapsed = 00:00:36 . Memory (MB): peak = 2113.332 ; gain = 383.930 ; free physical = 78948 ; free virtual = 94076
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:20 ; elapsed = 00:00:36 . Memory (MB): peak = 2113.332 ; gain = 383.930 ; free physical = 78948 ; free virtual = 94077
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for TMDS_Clk_n. (constraint file  /home/users/tabarca/ee108/ee108/lab1-3/lab1-3.srcs/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 1).
Applied set_property CLOCK_BUFFER_TYPE = NONE for TMDS_Clk_n. (constraint file  /home/users/tabarca/ee108/ee108/lab1-3/lab1-3.srcs/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 2).
Applied set_property IO_BUFFER_TYPE = NONE for TMDS_Clk_p. (constraint file  /home/users/tabarca/ee108/ee108/lab1-3/lab1-3.srcs/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for TMDS_Clk_p. (constraint file  /home/users/tabarca/ee108/ee108/lab1-3/lab1-3.srcs/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for TMDS_Data_n[0]. (constraint file  /home/users/tabarca/ee108/ee108/lab1-3/lab1-3.srcs/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for TMDS_Data_n[0]. (constraint file  /home/users/tabarca/ee108/ee108/lab1-3/lab1-3.srcs/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for TMDS_Data_n[1]. (constraint file  /home/users/tabarca/ee108/ee108/lab1-3/lab1-3.srcs/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 7).
Applied set_property CLOCK_BUFFER_TYPE = NONE for TMDS_Data_n[1]. (constraint file  /home/users/tabarca/ee108/ee108/lab1-3/lab1-3.srcs/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 8).
Applied set_property IO_BUFFER_TYPE = NONE for TMDS_Data_n[2]. (constraint file  /home/users/tabarca/ee108/ee108/lab1-3/lab1-3.srcs/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 9).
Applied set_property CLOCK_BUFFER_TYPE = NONE for TMDS_Data_n[2]. (constraint file  /home/users/tabarca/ee108/ee108/lab1-3/lab1-3.srcs/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 10).
Applied set_property IO_BUFFER_TYPE = NONE for TMDS_Data_p[0]. (constraint file  /home/users/tabarca/ee108/ee108/lab1-3/lab1-3.srcs/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 11).
Applied set_property CLOCK_BUFFER_TYPE = NONE for TMDS_Data_p[0]. (constraint file  /home/users/tabarca/ee108/ee108/lab1-3/lab1-3.srcs/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 12).
Applied set_property IO_BUFFER_TYPE = NONE for TMDS_Data_p[1]. (constraint file  /home/users/tabarca/ee108/ee108/lab1-3/lab1-3.srcs/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 13).
Applied set_property CLOCK_BUFFER_TYPE = NONE for TMDS_Data_p[1]. (constraint file  /home/users/tabarca/ee108/ee108/lab1-3/lab1-3.srcs/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 14).
Applied set_property IO_BUFFER_TYPE = NONE for TMDS_Data_p[2]. (constraint file  /home/users/tabarca/ee108/ee108/lab1-3/lab1-3.srcs/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 15).
Applied set_property CLOCK_BUFFER_TYPE = NONE for TMDS_Data_p[2]. (constraint file  /home/users/tabarca/ee108/ee108/lab1-3/lab1-3.srcs/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 16).
Applied set_property IO_BUFFER_TYPE = NONE for sysclk. (constraint file  /home/users/tabarca/ee108/ee108/lab1-3/lab1-3.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sysclk. (constraint file  /home/users/tabarca/ee108/ee108/lab1-3/lab1-3.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 5).
Applied set_property DONT_TOUCH = true for U3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U2. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:36 . Memory (MB): peak = 2113.332 ; gain = 383.930 ; free physical = 78942 ; free virtual = 94070
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/users/tabarca/ee108/ee108/lab1-nosolution/input_box.v:40]
INFO: [Synth 8-5546] ROM "value0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rom_base_addr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rom_base_addr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rom_base_addr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rom_base_addr" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:22 ; elapsed = 00:00:38 . Memory (MB): peak = 2113.332 ; gain = 383.930 ; free physical = 78947 ; free virtual = 94076
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     27 Bit       Adders := 1     
	   2 Input     20 Bit       Adders := 4     
	   3 Input     12 Bit       Adders := 2     
	   2 Input     12 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 4     
	   2 Input      9 Bit       Adders := 2     
	   3 Input      8 Bit       Adders := 8     
	   2 Input      8 Bit       Adders := 4     
	   2 Input      6 Bit       Adders := 14    
	   2 Input      4 Bit       Adders := 2     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   3 Input      8 Bit         XORs := 3     
+---XORs : 
	                4 Bit    Wide XORs := 1     
+---Registers : 
	               64 Bit    Registers := 4     
	               27 Bit    Registers := 1     
	               20 Bit    Registers := 4     
	               11 Bit    Registers := 4     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 21    
+---Muxes : 
	 130 Input     64 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 1     
	   8 Input     32 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 7     
	  19 Input      9 Bit        Muxes := 1     
	  17 Input      9 Bit        Muxes := 1     
	  11 Input      9 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 14    
	   6 Input      8 Bit        Muxes := 4     
	   3 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 2     
	   9 Input      3 Bit        Muxes := 7     
	   6 Input      3 Bit        Muxes := 4     
	   6 Input      2 Bit        Muxes := 5     
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module arbiter 
Detailed RTL Component Info : 
+---Muxes : 
	   9 Input      3 Bit        Muxes := 1     
Module encoder 
Detailed RTL Component Info : 
+---Muxes : 
	   9 Input      3 Bit        Muxes := 1     
Module rotator 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module hash_round 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 1     
Module hash_round__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 1     
Module hash_round__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 1     
Module hash_round__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 1     
+---XORs : 
	   3 Input      8 Bit         XORs := 1     
Module hash_round__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 1     
Module hash_round__parameterized4 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 1     
Module hash_round__parameterized5 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 1     
+---XORs : 
	   3 Input      8 Bit         XORs := 1     
Module hash_round__parameterized6 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 1     
+---XORs : 
	   3 Input      8 Bit         XORs := 1     
Module rotator__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module hasher 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---XORs : 
	                4 Bit    Wide XORs := 1     
Module hash_rom 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input     32 Bit        Muxes := 1     
Module dff 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 1     
Module dff__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dffr 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
Module dffr__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module debouncer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 1     
+---Muxes : 
	   6 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module dffr__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module length_finder_internal 
Detailed RTL Component Info : 
+---Muxes : 
	   9 Input      3 Bit        Muxes := 1     
Module input_box 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     12 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 7     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	 130 Input     64 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   6 Input      8 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 3     
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module vga_controller_800x480_60 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
+---Registers : 
	               11 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module dff__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
Module lab1_interface 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     27 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	  19 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
	  17 Input      9 Bit        Muxes := 1     
	  11 Input      9 Bit        Muxes := 2     
	   6 Input      2 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3936] Found unconnected internal register 'y_dff/q_reg' and it is trimmed from '11' to '10' bits. [/home/users/tabarca/ee108/ee108/lab1-nosolution/ff_lib.v:10]
INFO: [Synth 8-5546] ROM "rom_base_addr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "user_verifier/LFPASS/ENC/out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "user_verifier/LFUSER/ENC/out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "user_verifier/USERCAM/ENC/out" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:37 ; elapsed = 00:00:56 . Memory (MB): peak = 2113.332 ; gain = 383.930 ; free physical = 78917 ; free virtual = 94050
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+---------------+---------------+----------------+
|Module Name | RTL Object    | Depth x Width | Implemented As | 
+------------+---------------+---------------+----------------+
|tcgrom      | data          | 512x8         | LUT            | 
|input_box   | char_rom/data | 512x8         | LUT            | 
|input_box   | char_rom/data | 512x8         | LUT            | 
+------------+---------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'U2/clk_out1' to pin 'U2/bbstub_clk_out1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'U2/clk_out2' to pin 'U2/bbstub_clk_out2/O'
INFO: [Synth 8-5819] Moved 2 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:49 ; elapsed = 00:01:08 . Memory (MB): peak = 2113.332 ; gain = 383.930 ; free physical = 78784 ; free virtual = 93917
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:00 ; elapsed = 00:01:20 . Memory (MB): peak = 2150.652 ; gain = 421.250 ; free physical = 78747 ; free virtual = 93888
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:01 ; elapsed = 00:01:22 . Memory (MB): peak = 2150.652 ; gain = 421.250 ; free physical = 78743 ; free virtual = 93884
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:04 ; elapsed = 00:01:25 . Memory (MB): peak = 2150.656 ; gain = 421.254 ; free physical = 78747 ; free virtual = 93888
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:04 ; elapsed = 00:01:25 . Memory (MB): peak = 2150.656 ; gain = 421.254 ; free physical = 78747 ; free virtual = 93888
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:04 ; elapsed = 00:01:25 . Memory (MB): peak = 2150.656 ; gain = 421.254 ; free physical = 78747 ; free virtual = 93888
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:04 ; elapsed = 00:01:25 . Memory (MB): peak = 2150.656 ; gain = 421.254 ; free physical = 78747 ; free virtual = 93888
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:04 ; elapsed = 00:01:25 . Memory (MB): peak = 2150.656 ; gain = 421.254 ; free physical = 78746 ; free virtual = 93887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:04 ; elapsed = 00:01:25 . Memory (MB): peak = 2150.656 ; gain = 421.254 ; free physical = 78745 ; free virtual = 93886
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz_0     |         1|
|2     |hdmi_tx_0     |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |clk_wiz_0 |     1|
|2     |hdmi_tx_0 |     1|
|3     |CARRY4    |   122|
|4     |LUT1      |    28|
|5     |LUT2      |    52|
|6     |LUT3      |   286|
|7     |LUT4      |   210|
|8     |LUT5      |   105|
|9     |LUT6      |   631|
|10    |MUXF7     |    56|
|11    |FDRE      |   440|
|12    |IBUF      |     6|
|13    |OBUF      |     4|
+------+----------+------+

Report Instance Areas: 
+------+---------------------------+----------------------------+------+
|      |Instance                   |Module                      |Cells |
+------+---------------------------+----------------------------+------+
|1     |top                        |                            |  1951|
|2     |  interface                |lab1_interface              |  1851|
|3     |    bpu1                   |button_press_unit           |    46|
|4     |      debounce             |debouncer_27                |    42|
|5     |        counter            |dffr_34                     |    37|
|6     |        state              |dffr__parameterized0_35     |     5|
|7     |      one_pulse            |one_pulse_28                |     1|
|8     |        last_value_storage |dffr__parameterized1_33     |     1|
|9     |      sync                 |brute_force_synchronizer_29 |     3|
|10    |        ff1                |dff__parameterized0_30      |     1|
|11    |        ff2                |dff__parameterized0_31      |     1|
|12    |        ff3                |dff__parameterized0_32      |     1|
|13    |    bpu2                   |button_press_unit_0         |    47|
|14    |      debounce             |debouncer_18                |    42|
|15    |        counter            |dffr_25                     |    37|
|16    |        state              |dffr__parameterized0_26     |     5|
|17    |      one_pulse            |one_pulse_19                |     2|
|18    |        last_value_storage |dffr__parameterized1_24     |     2|
|19    |      sync                 |brute_force_synchronizer_20 |     3|
|20    |        ff1                |dff__parameterized0_21      |     1|
|21    |        ff2                |dff__parameterized0_22      |     1|
|22    |        ff3                |dff__parameterized0_23      |     1|
|23    |    bpu3                   |button_press_unit_1         |    45|
|24    |      debounce             |debouncer_9                 |    41|
|25    |        counter            |dffr_16                     |    37|
|26    |        state              |dffr__parameterized0_17     |     4|
|27    |      one_pulse            |one_pulse_10                |     1|
|28    |        last_value_storage |dffr__parameterized1_15     |     1|
|29    |      sync                 |brute_force_synchronizer_11 |     3|
|30    |        ff1                |dff__parameterized0_12      |     1|
|31    |        ff2                |dff__parameterized0_13      |     1|
|32    |        ff3                |dff__parameterized0_14      |     1|
|33    |    bpu4                   |button_press_unit_2         |    46|
|34    |      debounce             |debouncer                   |    42|
|35    |        counter            |dffr                        |    37|
|36    |        state              |dffr__parameterized0        |     5|
|37    |      one_pulse            |one_pulse_5                 |     1|
|38    |        last_value_storage |dffr__parameterized1_8      |     1|
|39    |      sync                 |brute_force_synchronizer    |     3|
|40    |        ff1                |dff__parameterized0         |     1|
|41    |        ff2                |dff__parameterized0_6       |     1|
|42    |        ff3                |dff__parameterized0_7       |     1|
|43    |    led_div                |dff                         |    35|
|44    |    next_char_pulser       |one_pulse                   |     1|
|45    |      last_value_storage   |dffr__parameterized1        |     1|
|46    |    pass_box               |input_box                   |   208|
|47    |    usr_box                |input_box_3                 |   207|
|48    |    vga_control            |vga_controller_800x480_60   |    65|
|49    |    x_dff                  |dff__parameterized1         |   208|
|50    |    y_dff                  |dff__parameterized1_4       |   274|
|51    |  user_verifier            |verifier                    |    79|
|52    |    HASH                   |hasher                      |    20|
|53    |      HR4                  |hash_round__parameterized1  |     6|
|54    |      HR5                  |hash_round__parameterized5  |     2|
|55    |      HR6                  |hash_round__parameterized2  |     2|
|56    |      HR7                  |hash_round__parameterized6  |    10|
|57    |    USERCAM                |cam                         |    56|
+------+---------------------------+----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:04 ; elapsed = 00:01:25 . Memory (MB): peak = 2150.656 ; gain = 421.254 ; free physical = 78744 ; free virtual = 93885
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:59 ; elapsed = 00:01:18 . Memory (MB): peak = 2150.656 ; gain = 248.723 ; free physical = 78804 ; free virtual = 93945
Synthesis Optimization Complete : Time (s): cpu = 00:01:05 ; elapsed = 00:01:25 . Memory (MB): peak = 2150.660 ; gain = 421.254 ; free physical = 78817 ; free virtual = 93958
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 178 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2182.672 ; gain = 0.000 ; free physical = 78737 ; free virtual = 93878
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
101 Infos, 9 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:15 ; elapsed = 00:01:40 . Memory (MB): peak = 2182.672 ; gain = 675.953 ; free physical = 78873 ; free virtual = 94013
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2182.672 ; gain = 0.000 ; free physical = 78873 ; free virtual = 94014
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/users/tabarca/ee108/ee108/lab1-3/lab1-3.runs/synth_1/lab1_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file lab1_top_utilization_synth.rpt -pb lab1_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Sep 30 22:32:37 2020...
