Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Tue Sep 23 22:25:44 2025
| Host         : super-test running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_design_analysis -file ./report/activation_accelerator_design_analysis_synth.rpt
| Design       : bd_0_wrapper
| Device       : xck26
| Design State : Synthesized
--------------------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-1
2. Logic Level Distribution
3. Placer Final Level Congestion Reporting
4. SLR Net Crossing Reporting

1. Setup Path Characteristics 1-1
---------------------------------

+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |                                                                            Path #1                                                                           |
+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Requirement               | 10.000                                                                                                                                                       |
| Path Delay                | 5.084                                                                                                                                                        |
| Logic Delay               | 1.695(34%)                                                                                                                                                   |
| Net Delay                 | 3.389(66%)                                                                                                                                                   |
| Clock Skew                | -0.012                                                                                                                                                       |
| Slack                     | 4.751                                                                                                                                                        |
| Clock Uncertainty         | 0.035                                                                                                                                                        |
| Clock Relationship        | Safely Timed                                                                                                                                                 |
| Clock Delay Group         | Same Clock                                                                                                                                                   |
| Logic Levels              | 15                                                                                                                                                           |
| Routes                    | NA                                                                                                                                                           |
| Logical Path              | FDRE/C-(8)-LUT4-(7)-LUT5-(51)-LUT6-(1)-CARRY8-(32)-LUT3-(15)-LUT6-(1)-LUT6-(7)-LUT4-(1)-CARRY8-LUT6-(5)-LUT6-(2)-LUT6-(1)-LUT6-(2)-LUT6-(3)-LUT5-(16)-FDRE/R |
| Start Point Clock         | ap_clk                                                                                                                                                       |
| End Point Clock           | ap_clk                                                                                                                                                       |
| DSP Block                 | None                                                                                                                                                         |
| RAM Registers             | None-None                                                                                                                                                    |
| IO Crossings              | 0                                                                                                                                                            |
| SLR Crossings             | 0                                                                                                                                                            |
| PBlocks                   | 0                                                                                                                                                            |
| High Fanout               | 51                                                                                                                                                           |
| Dont Touch                | 0                                                                                                                                                            |
| Mark Debug                | 0                                                                                                                                                            |
| Start Point Pin Primitive | FDRE/C                                                                                                                                                       |
| End Point Pin Primitive   | FDRE/R                                                                                                                                                       |
| Start Point Pin           | buf1_load_reg_143_reg[14]/C                                                                                                                                  |
| End Point Pin             | retval_2_reg_118_reg[0]/R                                                                                                                                    |
+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (2818, 498)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+-----+----+-----+----+----+-----+----+----+----+----+----+----+----+----+----+----+
| End Point Clock | Requirement |  7  |  8 |  9  | 10 | 11 |  12 | 13 | 14 | 15 | 19 | 20 | 21 | 22 | 23 | 24 | 25 |
+-----------------+-------------+-----+----+-----+----+----+-----+----+----+----+----+----+----+----+----+----+----+
| ap_clk          | 10.000ns    | 161 | 64 | 152 | 60 | 68 | 103 |  3 |  9 | 77 |  8 | 16 |  8 | 88 | 88 | 85 | 10 |
+-----------------+-------------+-----+----+-----+----+----+-----+----+----+----+----+----+----+----+----+----+----+
* Columns represent the logic levels per end point clock
** Distribution is for top worst 1000 paths


3. Placer Final Level Congestion Reporting
------------------------------------------

+-----------+------+-------+--------+---------------+---------------+-----+--------+------+------+------+------+-----+-------+-----+------------+
| Direction | Type | Level | Window | Combined LUTs | Avg LUT Input | LUT | LUTRAM | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL | Cell Names |
+-----------+------+-------+--------+---------------+---------------+-----+--------+------+------+------+------+-----+-------+-----+------------+
* The design has not been placed, hence congestion data is not available. The command report_design_analysis -congestion should be run only after place_design has completed.


4. SLR Net Crossing Reporting
-----------------------------

+------------+-----------------------------+
| Cell Names | Number of Nets crossing SLR |
+------------+-----------------------------+
* The current part is not an SSI device


