// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.3
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module accumulate (
        agg_result_rowptr_address0,
        agg_result_rowptr_ce0,
        agg_result_rowptr_d0,
        agg_result_rowptr_q0,
        agg_result_rowptr_we0,
        agg_result_rowptr_address1,
        agg_result_rowptr_ce1,
        agg_result_rowptr_d1,
        agg_result_rowptr_q1,
        agg_result_rowptr_we1,
        agg_result_colind_address0,
        agg_result_colind_ce0,
        agg_result_colind_d0,
        agg_result_colind_q0,
        agg_result_colind_we0,
        agg_result_colind_address1,
        agg_result_colind_ce1,
        agg_result_colind_d1,
        agg_result_colind_q1,
        agg_result_colind_we1,
        agg_result_data_V_address0,
        agg_result_data_V_ce0,
        agg_result_data_V_d0,
        agg_result_data_V_q0,
        agg_result_data_V_we0,
        agg_result_data_V_address1,
        agg_result_data_V_ce1,
        agg_result_data_V_d1,
        agg_result_data_V_q1,
        agg_result_data_V_we1,
        csr1_rowptr_address0,
        csr1_rowptr_ce0,
        csr1_rowptr_d0,
        csr1_rowptr_q0,
        csr1_rowptr_we0,
        csr1_rowptr_address1,
        csr1_rowptr_ce1,
        csr1_rowptr_d1,
        csr1_rowptr_q1,
        csr1_rowptr_we1,
        csr1_colind_address0,
        csr1_colind_ce0,
        csr1_colind_d0,
        csr1_colind_q0,
        csr1_colind_we0,
        csr1_colind_address1,
        csr1_colind_ce1,
        csr1_colind_d1,
        csr1_colind_q1,
        csr1_colind_we1,
        csr1_data_V_address0,
        csr1_data_V_ce0,
        csr1_data_V_d0,
        csr1_data_V_q0,
        csr1_data_V_we0,
        csr1_data_V_address1,
        csr1_data_V_ce1,
        csr1_data_V_d1,
        csr1_data_V_q1,
        csr1_data_V_we1,
        csr2_rowptr_address0,
        csr2_rowptr_ce0,
        csr2_rowptr_d0,
        csr2_rowptr_q0,
        csr2_rowptr_we0,
        csr2_rowptr_address1,
        csr2_rowptr_ce1,
        csr2_rowptr_d1,
        csr2_rowptr_q1,
        csr2_rowptr_we1,
        csr2_colind_address0,
        csr2_colind_ce0,
        csr2_colind_d0,
        csr2_colind_q0,
        csr2_colind_we0,
        csr2_colind_address1,
        csr2_colind_ce1,
        csr2_colind_d1,
        csr2_colind_q1,
        csr2_colind_we1,
        csr2_data_V_address0,
        csr2_data_V_ce0,
        csr2_data_V_d0,
        csr2_data_V_q0,
        csr2_data_V_we0,
        csr2_data_V_address1,
        csr2_data_V_ce1,
        csr2_data_V_d1,
        csr2_data_V_q1,
        csr2_data_V_we1,
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_ready,
        ap_idle,
        ap_continue
);


output  [2:0] agg_result_rowptr_address0;
output   agg_result_rowptr_ce0;
output  [31:0] agg_result_rowptr_d0;
input  [31:0] agg_result_rowptr_q0;
output   agg_result_rowptr_we0;
output  [2:0] agg_result_rowptr_address1;
output   agg_result_rowptr_ce1;
output  [31:0] agg_result_rowptr_d1;
input  [31:0] agg_result_rowptr_q1;
output   agg_result_rowptr_we1;
output  [4:0] agg_result_colind_address0;
output   agg_result_colind_ce0;
output  [31:0] agg_result_colind_d0;
input  [31:0] agg_result_colind_q0;
output   agg_result_colind_we0;
output  [4:0] agg_result_colind_address1;
output   agg_result_colind_ce1;
output  [31:0] agg_result_colind_d1;
input  [31:0] agg_result_colind_q1;
output   agg_result_colind_we1;
output  [4:0] agg_result_data_V_address0;
output   agg_result_data_V_ce0;
output  [31:0] agg_result_data_V_d0;
input  [31:0] agg_result_data_V_q0;
output   agg_result_data_V_we0;
output  [4:0] agg_result_data_V_address1;
output   agg_result_data_V_ce1;
output  [31:0] agg_result_data_V_d1;
input  [31:0] agg_result_data_V_q1;
output   agg_result_data_V_we1;
output  [2:0] csr1_rowptr_address0;
output   csr1_rowptr_ce0;
output  [31:0] csr1_rowptr_d0;
input  [31:0] csr1_rowptr_q0;
output   csr1_rowptr_we0;
output  [2:0] csr1_rowptr_address1;
output   csr1_rowptr_ce1;
output  [31:0] csr1_rowptr_d1;
input  [31:0] csr1_rowptr_q1;
output   csr1_rowptr_we1;
output  [4:0] csr1_colind_address0;
output   csr1_colind_ce0;
output  [31:0] csr1_colind_d0;
input  [31:0] csr1_colind_q0;
output   csr1_colind_we0;
output  [4:0] csr1_colind_address1;
output   csr1_colind_ce1;
output  [31:0] csr1_colind_d1;
input  [31:0] csr1_colind_q1;
output   csr1_colind_we1;
output  [4:0] csr1_data_V_address0;
output   csr1_data_V_ce0;
output  [31:0] csr1_data_V_d0;
input  [31:0] csr1_data_V_q0;
output   csr1_data_V_we0;
output  [4:0] csr1_data_V_address1;
output   csr1_data_V_ce1;
output  [31:0] csr1_data_V_d1;
input  [31:0] csr1_data_V_q1;
output   csr1_data_V_we1;
output  [2:0] csr2_rowptr_address0;
output   csr2_rowptr_ce0;
output  [31:0] csr2_rowptr_d0;
input  [31:0] csr2_rowptr_q0;
output   csr2_rowptr_we0;
output  [2:0] csr2_rowptr_address1;
output   csr2_rowptr_ce1;
output  [31:0] csr2_rowptr_d1;
input  [31:0] csr2_rowptr_q1;
output   csr2_rowptr_we1;
output  [4:0] csr2_colind_address0;
output   csr2_colind_ce0;
output  [2:0] csr2_colind_d0;
input  [2:0] csr2_colind_q0;
output   csr2_colind_we0;
output  [4:0] csr2_colind_address1;
output   csr2_colind_ce1;
output  [2:0] csr2_colind_d1;
input  [2:0] csr2_colind_q1;
output   csr2_colind_we1;
output  [4:0] csr2_data_V_address0;
output   csr2_data_V_ce0;
output  [31:0] csr2_data_V_d0;
input  [31:0] csr2_data_V_q0;
output   csr2_data_V_we0;
output  [4:0] csr2_data_V_address1;
output   csr2_data_V_ce1;
output  [31:0] csr2_data_V_d1;
input  [31:0] csr2_data_V_q1;
output   csr2_data_V_we1;
input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_ready;
output   ap_idle;
input   ap_continue;

wire    accumulate_Block_pr_U0_ap_start;
wire    accumulate_Block_pr_U0_ap_done;
wire    accumulate_Block_pr_U0_ap_continue;
wire    accumulate_Block_pr_U0_ap_idle;
wire    accumulate_Block_pr_U0_ap_ready;
wire   [2:0] accumulate_Block_pr_U0_agg_result_rowptr_address0;
wire    accumulate_Block_pr_U0_agg_result_rowptr_ce0;
wire    accumulate_Block_pr_U0_agg_result_rowptr_we0;
wire   [31:0] accumulate_Block_pr_U0_agg_result_rowptr_d0;
wire   [2:0] accumulate_Block_pr_U0_csr1_rowptr_address0;
wire    accumulate_Block_pr_U0_csr1_rowptr_ce0;
wire   [2:0] accumulate_Block_pr_U0_csr1_rowptr_address1;
wire    accumulate_Block_pr_U0_csr1_rowptr_ce1;
wire   [2:0] accumulate_Block_pr_U0_csr2_rowptr_address0;
wire    accumulate_Block_pr_U0_csr2_rowptr_ce0;
wire   [2:0] accumulate_Block_pr_U0_csr2_rowptr_address1;
wire    accumulate_Block_pr_U0_csr2_rowptr_ce1;
wire   [4:0] accumulate_Block_pr_U0_csr1_data_V_address0;
wire    accumulate_Block_pr_U0_csr1_data_V_ce0;
wire   [4:0] accumulate_Block_pr_U0_csr2_data_V_address0;
wire    accumulate_Block_pr_U0_csr2_data_V_ce0;
wire   [4:0] accumulate_Block_pr_U0_agg_result_data_V_address0;
wire    accumulate_Block_pr_U0_agg_result_data_V_ce0;
wire    accumulate_Block_pr_U0_agg_result_data_V_we0;
wire   [31:0] accumulate_Block_pr_U0_agg_result_data_V_d0;
wire   [4:0] accumulate_Block_pr_U0_agg_result_colind_address0;
wire    accumulate_Block_pr_U0_agg_result_colind_ce0;
wire    accumulate_Block_pr_U0_agg_result_colind_we0;
wire   [31:0] accumulate_Block_pr_U0_agg_result_colind_d0;
wire   [4:0] accumulate_Block_pr_U0_csr1_colind_address0;
wire    accumulate_Block_pr_U0_csr1_colind_ce0;
wire   [4:0] accumulate_Block_pr_U0_csr2_colind_address0;
wire    accumulate_Block_pr_U0_csr2_colind_ce0;
wire    ap_sync_continue;
wire    ap_sync_done;
wire    ap_sync_ready;
wire    accumulate_Block_pr_U0_start_full_n;
wire    accumulate_Block_pr_U0_start_write;

accumulate_Block_pr accumulate_Block_pr_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(accumulate_Block_pr_U0_ap_start),
    .ap_done(accumulate_Block_pr_U0_ap_done),
    .ap_continue(accumulate_Block_pr_U0_ap_continue),
    .ap_idle(accumulate_Block_pr_U0_ap_idle),
    .ap_ready(accumulate_Block_pr_U0_ap_ready),
    .agg_result_rowptr_address0(accumulate_Block_pr_U0_agg_result_rowptr_address0),
    .agg_result_rowptr_ce0(accumulate_Block_pr_U0_agg_result_rowptr_ce0),
    .agg_result_rowptr_we0(accumulate_Block_pr_U0_agg_result_rowptr_we0),
    .agg_result_rowptr_d0(accumulate_Block_pr_U0_agg_result_rowptr_d0),
    .agg_result_rowptr_q0(agg_result_rowptr_q0),
    .csr1_rowptr_address0(accumulate_Block_pr_U0_csr1_rowptr_address0),
    .csr1_rowptr_ce0(accumulate_Block_pr_U0_csr1_rowptr_ce0),
    .csr1_rowptr_q0(csr1_rowptr_q0),
    .csr1_rowptr_address1(accumulate_Block_pr_U0_csr1_rowptr_address1),
    .csr1_rowptr_ce1(accumulate_Block_pr_U0_csr1_rowptr_ce1),
    .csr1_rowptr_q1(csr1_rowptr_q1),
    .csr2_rowptr_address0(accumulate_Block_pr_U0_csr2_rowptr_address0),
    .csr2_rowptr_ce0(accumulate_Block_pr_U0_csr2_rowptr_ce0),
    .csr2_rowptr_q0(csr2_rowptr_q0),
    .csr2_rowptr_address1(accumulate_Block_pr_U0_csr2_rowptr_address1),
    .csr2_rowptr_ce1(accumulate_Block_pr_U0_csr2_rowptr_ce1),
    .csr2_rowptr_q1(csr2_rowptr_q1),
    .csr1_data_V_address0(accumulate_Block_pr_U0_csr1_data_V_address0),
    .csr1_data_V_ce0(accumulate_Block_pr_U0_csr1_data_V_ce0),
    .csr1_data_V_q0(csr1_data_V_q0),
    .csr2_data_V_address0(accumulate_Block_pr_U0_csr2_data_V_address0),
    .csr2_data_V_ce0(accumulate_Block_pr_U0_csr2_data_V_ce0),
    .csr2_data_V_q0(csr2_data_V_q0),
    .agg_result_data_V_address0(accumulate_Block_pr_U0_agg_result_data_V_address0),
    .agg_result_data_V_ce0(accumulate_Block_pr_U0_agg_result_data_V_ce0),
    .agg_result_data_V_we0(accumulate_Block_pr_U0_agg_result_data_V_we0),
    .agg_result_data_V_d0(accumulate_Block_pr_U0_agg_result_data_V_d0),
    .agg_result_colind_address0(accumulate_Block_pr_U0_agg_result_colind_address0),
    .agg_result_colind_ce0(accumulate_Block_pr_U0_agg_result_colind_ce0),
    .agg_result_colind_we0(accumulate_Block_pr_U0_agg_result_colind_we0),
    .agg_result_colind_d0(accumulate_Block_pr_U0_agg_result_colind_d0),
    .csr1_colind_address0(accumulate_Block_pr_U0_csr1_colind_address0),
    .csr1_colind_ce0(accumulate_Block_pr_U0_csr1_colind_ce0),
    .csr1_colind_q0(csr1_colind_q0),
    .csr2_colind_address0(accumulate_Block_pr_U0_csr2_colind_address0),
    .csr2_colind_ce0(accumulate_Block_pr_U0_csr2_colind_ce0),
    .csr2_colind_q0(csr2_colind_q0)
);

assign accumulate_Block_pr_U0_ap_continue = ap_continue;

assign accumulate_Block_pr_U0_ap_start = ap_start;

assign accumulate_Block_pr_U0_start_full_n = 1'b1;

assign accumulate_Block_pr_U0_start_write = 1'b0;

assign agg_result_colind_address0 = accumulate_Block_pr_U0_agg_result_colind_address0;

assign agg_result_colind_address1 = 5'd0;

assign agg_result_colind_ce0 = accumulate_Block_pr_U0_agg_result_colind_ce0;

assign agg_result_colind_ce1 = 1'b0;

assign agg_result_colind_d0 = accumulate_Block_pr_U0_agg_result_colind_d0;

assign agg_result_colind_d1 = 32'd0;

assign agg_result_colind_we0 = accumulate_Block_pr_U0_agg_result_colind_we0;

assign agg_result_colind_we1 = 1'b0;

assign agg_result_data_V_address0 = accumulate_Block_pr_U0_agg_result_data_V_address0;

assign agg_result_data_V_address1 = 5'd0;

assign agg_result_data_V_ce0 = accumulate_Block_pr_U0_agg_result_data_V_ce0;

assign agg_result_data_V_ce1 = 1'b0;

assign agg_result_data_V_d0 = accumulate_Block_pr_U0_agg_result_data_V_d0;

assign agg_result_data_V_d1 = 32'd0;

assign agg_result_data_V_we0 = accumulate_Block_pr_U0_agg_result_data_V_we0;

assign agg_result_data_V_we1 = 1'b0;

assign agg_result_rowptr_address0 = accumulate_Block_pr_U0_agg_result_rowptr_address0;

assign agg_result_rowptr_address1 = 3'd0;

assign agg_result_rowptr_ce0 = accumulate_Block_pr_U0_agg_result_rowptr_ce0;

assign agg_result_rowptr_ce1 = 1'b0;

assign agg_result_rowptr_d0 = accumulate_Block_pr_U0_agg_result_rowptr_d0;

assign agg_result_rowptr_d1 = 32'd0;

assign agg_result_rowptr_we0 = accumulate_Block_pr_U0_agg_result_rowptr_we0;

assign agg_result_rowptr_we1 = 1'b0;

assign ap_done = accumulate_Block_pr_U0_ap_done;

assign ap_idle = accumulate_Block_pr_U0_ap_idle;

assign ap_ready = accumulate_Block_pr_U0_ap_ready;

assign ap_sync_continue = ap_continue;

assign ap_sync_done = accumulate_Block_pr_U0_ap_done;

assign ap_sync_ready = accumulate_Block_pr_U0_ap_ready;

assign csr1_colind_address0 = accumulate_Block_pr_U0_csr1_colind_address0;

assign csr1_colind_address1 = 5'd0;

assign csr1_colind_ce0 = accumulate_Block_pr_U0_csr1_colind_ce0;

assign csr1_colind_ce1 = 1'b0;

assign csr1_colind_d0 = 32'd0;

assign csr1_colind_d1 = 32'd0;

assign csr1_colind_we0 = 1'b0;

assign csr1_colind_we1 = 1'b0;

assign csr1_data_V_address0 = accumulate_Block_pr_U0_csr1_data_V_address0;

assign csr1_data_V_address1 = 5'd0;

assign csr1_data_V_ce0 = accumulate_Block_pr_U0_csr1_data_V_ce0;

assign csr1_data_V_ce1 = 1'b0;

assign csr1_data_V_d0 = 32'd0;

assign csr1_data_V_d1 = 32'd0;

assign csr1_data_V_we0 = 1'b0;

assign csr1_data_V_we1 = 1'b0;

assign csr1_rowptr_address0 = accumulate_Block_pr_U0_csr1_rowptr_address0;

assign csr1_rowptr_address1 = accumulate_Block_pr_U0_csr1_rowptr_address1;

assign csr1_rowptr_ce0 = accumulate_Block_pr_U0_csr1_rowptr_ce0;

assign csr1_rowptr_ce1 = accumulate_Block_pr_U0_csr1_rowptr_ce1;

assign csr1_rowptr_d0 = 32'd0;

assign csr1_rowptr_d1 = 32'd0;

assign csr1_rowptr_we0 = 1'b0;

assign csr1_rowptr_we1 = 1'b0;

assign csr2_colind_address0 = accumulate_Block_pr_U0_csr2_colind_address0;

assign csr2_colind_address1 = 5'd0;

assign csr2_colind_ce0 = accumulate_Block_pr_U0_csr2_colind_ce0;

assign csr2_colind_ce1 = 1'b0;

assign csr2_colind_d0 = 3'd0;

assign csr2_colind_d1 = 3'd0;

assign csr2_colind_we0 = 1'b0;

assign csr2_colind_we1 = 1'b0;

assign csr2_data_V_address0 = accumulate_Block_pr_U0_csr2_data_V_address0;

assign csr2_data_V_address1 = 5'd0;

assign csr2_data_V_ce0 = accumulate_Block_pr_U0_csr2_data_V_ce0;

assign csr2_data_V_ce1 = 1'b0;

assign csr2_data_V_d0 = 32'd0;

assign csr2_data_V_d1 = 32'd0;

assign csr2_data_V_we0 = 1'b0;

assign csr2_data_V_we1 = 1'b0;

assign csr2_rowptr_address0 = accumulate_Block_pr_U0_csr2_rowptr_address0;

assign csr2_rowptr_address1 = accumulate_Block_pr_U0_csr2_rowptr_address1;

assign csr2_rowptr_ce0 = accumulate_Block_pr_U0_csr2_rowptr_ce0;

assign csr2_rowptr_ce1 = accumulate_Block_pr_U0_csr2_rowptr_ce1;

assign csr2_rowptr_d0 = 32'd0;

assign csr2_rowptr_d1 = 32'd0;

assign csr2_rowptr_we0 = 1'b0;

assign csr2_rowptr_we1 = 1'b0;

endmodule //accumulate
