Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Reading design: risc_kgp.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "risc_kgp.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "risc_kgp"
Output Format                      : NGC
Target Device                      : xc7a100t-1-csg324

---- Source Options
Top Module Name                    : risc_kgp
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\Abhinandan\Desktop\Kgp\Class\3rd yr\5th sem\COA Lab\Github\COA\Assn7\version\RISC_KGP_v3\RISC_KGP_v3\ipcore_dir\myBrom.v" into library work
Parsing module <myBrom>.
Analyzing Verilog file "C:\Users\Abhinandan\Desktop\Kgp\Class\3rd yr\5th sem\COA Lab\Github\COA\Assn7\version\RISC_KGP_v3\RISC_KGP_v3\ipcore_dir\myBram.v" into library work
Parsing module <myBram>.
Analyzing Verilog file "C:\Users\Abhinandan\Desktop\Kgp\Class\3rd yr\5th sem\COA Lab\Github\COA\Assn7\version\RISC_KGP_v3\RISC_KGP_v3\WidthExtend5to32.v" into library work
Parsing module <WidthExtend5to32>.
Analyzing Verilog file "C:\Users\Abhinandan\Desktop\Kgp\Class\3rd yr\5th sem\COA Lab\Github\COA\Assn7\version\RISC_KGP_v3\RISC_KGP_v3\SignExtend17To32.v" into library work
Parsing module <SignExtend17to32>.
Analyzing Verilog file "C:\Users\Abhinandan\Desktop\Kgp\Class\3rd yr\5th sem\COA Lab\Github\COA\Assn7\version\RISC_KGP_v3\RISC_KGP_v3\RegisterFile.v" into library work
Parsing verilog file "Register.v" included at line 10.
Parsing module <Register>.
Parsing module <RegisterFile>.
Analyzing Verilog file "C:\Users\Abhinandan\Desktop\Kgp\Class\3rd yr\5th sem\COA Lab\Github\COA\Assn7\version\RISC_KGP_v3\RISC_KGP_v3\ProgramCounter.v" into library work
Parsing module <ProgramCounter>.
Analyzing Verilog file "C:\Users\Abhinandan\Desktop\Kgp\Class\3rd yr\5th sem\COA Lab\Github\COA\Assn7\version\RISC_KGP_v3\RISC_KGP_v3\MuxThreeTOOneThirtyTwoBit.v" into library work
Parsing module <Mux3To1_32>.
Analyzing Verilog file "C:\Users\Abhinandan\Desktop\Kgp\Class\3rd yr\5th sem\COA Lab\Github\COA\Assn7\version\RISC_KGP_v3\RISC_KGP_v3\MuxThreeToOneFiveBit.v" into library work
Parsing module <Mux3To1_5>.
Analyzing Verilog file "C:\Users\Abhinandan\Desktop\Kgp\Class\3rd yr\5th sem\COA Lab\Github\COA\Assn7\version\RISC_KGP_v3\RISC_KGP_v3\InstructionMemory.v" into library work
Parsing module <InstructionMemory>.
Analyzing Verilog file "C:\Users\Abhinandan\Desktop\Kgp\Class\3rd yr\5th sem\COA Lab\Github\COA\Assn7\version\RISC_KGP_v3\RISC_KGP_v3\datamemory.v" into library work
Parsing module <datamemory>.
Analyzing Verilog file "C:\Users\Abhinandan\Desktop\Kgp\Class\3rd yr\5th sem\COA Lab\Github\COA\Assn7\version\RISC_KGP_v3\RISC_KGP_v3\Control.v" into library work
Parsing module <Control>.
Analyzing Verilog file "C:\Users\Abhinandan\Desktop\Kgp\Class\3rd yr\5th sem\COA Lab\Github\COA\Assn7\version\RISC_KGP_v3\RISC_KGP_v3\Branching.v" into library work
Parsing verilog file "Adder.v" included at line 10.
Parsing verilog file "FullAdder.v" included at line 10.
Parsing module <FA_Struct>.
Parsing module <rca32>.
Parsing verilog file "MuxSixToOne.v" included at line 11.
Parsing module <Mux6To1>.
Parsing verilog file "MuxTwoToOne.v" included at line 12.
Parsing module <Mux2To1>.
Parsing module <branching>.
Analyzing Verilog file "C:\Users\Abhinandan\Desktop\Kgp\Class\3rd yr\5th sem\COA Lab\Github\COA\Assn7\version\RISC_KGP_v3\RISC_KGP_v3\ALUControl.v" into library work
Parsing module <ALU_control>.
Analyzing Verilog file "C:\Users\Abhinandan\Desktop\Kgp\Class\3rd yr\5th sem\COA Lab\Github\COA\Assn7\version\RISC_KGP_v3\RISC_KGP_v3\ALU.v" into library work
Parsing verilog file "Adder.v" included at line 10.
Parsing verilog file "FullAdder.v" included at line 10.
Parsing verilog file "TwosComp.v" included at line 11.
Parsing verilog file "Adder.v" included at line 10.
Parsing verilog file "FullAdder.v" included at line 10.
Parsing module <TwosComp>.
Parsing verilog file "AND.v" included at line 12.
Parsing module <AND>.
Parsing verilog file "XOR.v" included at line 13.
Parsing module <XOR>.
Parsing verilog file "LeftShift.v" included at line 14.
Parsing verilog file "BarrelShifter.v" included at line 10.
Parsing verilog file "Multiplexer.v" included at line 12.
Parsing module <Multiplexer>.
Parsing module <BarrelShifter>.
Parsing module <LeftShift>.
Parsing verilog file "RightShift.v" included at line 15.
Parsing verilog file "BarrelShifter.v" included at line 10.
Parsing module <RightShift>.
Parsing verilog file "RightShiftArithmetic.v" included at line 16.
Parsing verilog file "BarrelShifter.v" included at line 11.
Parsing module <RightShiftArithmetic>.
Parsing verilog file "LessThanZero.v" included at line 17.
Parsing module <LessThanZero>.
Parsing verilog file "EqualToZero.v" included at line 18.
Parsing module <EqualToZero>.
Parsing verilog file "AluState.v" included at line 19.
Parsing module <AluState>.
Parsing verilog file "MuxSevenToOne.v" included at line 20.
Parsing module <Mux7To1>.
Parsing module <ALU>.
Analyzing Verilog file "C:\Users\Abhinandan\Desktop\Kgp\Class\3rd yr\5th sem\COA Lab\Github\COA\Assn7\version\RISC_KGP_v3\RISC_KGP_v3\RISC_KGP.v" into library work
Parsing module <risc_kgp>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <risc_kgp>.

Elaborating module <ProgramCounter>.

Elaborating module <InstructionMemory>.

Elaborating module <myBrom>.
WARNING:HDLCompiler:1499 - "C:\Users\Abhinandan\Desktop\Kgp\Class\3rd yr\5th sem\COA Lab\Github\COA\Assn7\version\RISC_KGP_v3\RISC_KGP_v3\ipcore_dir\myBrom.v" Line 39: Empty module <myBrom> remains a black box.

Elaborating module <Control>.

Elaborating module <Mux3To1_5>.

Elaborating module <RegisterFile>.

Elaborating module <Register>.

Elaborating module <ALU_control>.

Elaborating module <WidthExtend5to32>.

Elaborating module <SignExtend17to32>.

Elaborating module <Mux3To1_32>.

Elaborating module <ALU>.

Elaborating module <rca32>.

Elaborating module <FA_Struct>.

Elaborating module <TwosComp>.
WARNING:HDLCompiler:1127 - "TwosComp.v" Line 23: Assignment to cout ignored, since the identifier is never used

Elaborating module <AND>.

Elaborating module <XOR>.

Elaborating module <LeftShift>.

Elaborating module <BarrelShifter>.

Elaborating module <Multiplexer>.

Elaborating module <RightShift>.

Elaborating module <RightShiftArithmetic>.

Elaborating module <LessThanZero>.

Elaborating module <EqualToZero>.

Elaborating module <Mux7To1>.

Elaborating module <AluState>.

Elaborating module <branching>.

Elaborating module <Mux2To1>.
WARNING:HDLCompiler:1127 - "C:\Users\Abhinandan\Desktop\Kgp\Class\3rd yr\5th sem\COA Lab\Github\COA\Assn7\version\RISC_KGP_v3\RISC_KGP_v3\Branching.v" Line 36: Assignment to t1 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Abhinandan\Desktop\Kgp\Class\3rd yr\5th sem\COA Lab\Github\COA\Assn7\version\RISC_KGP_v3\RISC_KGP_v3\Branching.v" Line 38: Assignment to t2 ignored, since the identifier is never used

Elaborating module <Mux6To1>.

Elaborating module <datamemory>.

Elaborating module <myBram>.
WARNING:HDLCompiler:1499 - "C:\Users\Abhinandan\Desktop\Kgp\Class\3rd yr\5th sem\COA Lab\Github\COA\Assn7\version\RISC_KGP_v3\RISC_KGP_v3\ipcore_dir\myBram.v" Line 39: Empty module <myBram> remains a black box.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <risc_kgp>.
    Related source file is "C:\Users\Abhinandan\Desktop\Kgp\Class\3rd yr\5th sem\COA Lab\Github\COA\Assn7\version\RISC_KGP_v3\RISC_KGP_v3\RISC_KGP.v".
    Summary:
	no macro.
Unit <risc_kgp> synthesized.

Synthesizing Unit <ProgramCounter>.
    Related source file is "C:\Users\Abhinandan\Desktop\Kgp\Class\3rd yr\5th sem\COA Lab\Github\COA\Assn7\version\RISC_KGP_v3\RISC_KGP_v3\ProgramCounter.v".
    Found 32-bit register for signal <out>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <ProgramCounter> synthesized.

Synthesizing Unit <InstructionMemory>.
    Related source file is "C:\Users\Abhinandan\Desktop\Kgp\Class\3rd yr\5th sem\COA Lab\Github\COA\Assn7\version\RISC_KGP_v3\RISC_KGP_v3\InstructionMemory.v".
    Summary:
	no macro.
Unit <InstructionMemory> synthesized.

Synthesizing Unit <Control>.
    Related source file is "C:\Users\Abhinandan\Desktop\Kgp\Class\3rd yr\5th sem\COA Lab\Github\COA\Assn7\version\RISC_KGP_v3\RISC_KGP_v3\Control.v".
    Summary:
	inferred   4 Multiplexer(s).
Unit <Control> synthesized.

Synthesizing Unit <Mux3To1_5>.
    Related source file is "C:\Users\Abhinandan\Desktop\Kgp\Class\3rd yr\5th sem\COA Lab\Github\COA\Assn7\version\RISC_KGP_v3\RISC_KGP_v3\MuxThreeToOneFiveBit.v".
    Found 5-bit 4-to-1 multiplexer for signal <o> created at line 23.
    Summary:
	inferred   1 Multiplexer(s).
Unit <Mux3To1_5> synthesized.

Synthesizing Unit <RegisterFile>.
    Related source file is "C:\Users\Abhinandan\Desktop\Kgp\Class\3rd yr\5th sem\COA Lab\Github\COA\Assn7\version\RISC_KGP_v3\RISC_KGP_v3\RegisterFile.v".
    Found 32-bit 32-to-1 multiplexer for signal <read_data1> created at line 34.
    Found 32-bit 32-to-1 multiplexer for signal <read_data2> created at line 35.
    Summary:
	inferred   3 Multiplexer(s).
Unit <RegisterFile> synthesized.

Synthesizing Unit <Register>.
    Related source file is "C:\Users\Abhinandan\Desktop\Kgp\Class\3rd yr\5th sem\COA Lab\Github\COA\Assn7\version\RISC_KGP_v3\RISC_KGP_v3/Register.v".
    Found 32-bit register for signal <data>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <Register> synthesized.

Synthesizing Unit <ALU_control>.
    Related source file is "C:\Users\Abhinandan\Desktop\Kgp\Class\3rd yr\5th sem\COA Lab\Github\COA\Assn7\version\RISC_KGP_v3\RISC_KGP_v3\ALUControl.v".
WARNING:Xst:647 - Input <FuncCode<4:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <ALU_control> synthesized.

Synthesizing Unit <WidthExtend5to32>.
    Related source file is "C:\Users\Abhinandan\Desktop\Kgp\Class\3rd yr\5th sem\COA Lab\Github\COA\Assn7\version\RISC_KGP_v3\RISC_KGP_v3\WidthExtend5to32.v".
    Summary:
	no macro.
Unit <WidthExtend5to32> synthesized.

Synthesizing Unit <SignExtend17to32>.
    Related source file is "C:\Users\Abhinandan\Desktop\Kgp\Class\3rd yr\5th sem\COA Lab\Github\COA\Assn7\version\RISC_KGP_v3\RISC_KGP_v3\SignExtend17To32.v".
    Summary:
	no macro.
Unit <SignExtend17to32> synthesized.

Synthesizing Unit <Mux3To1_32>.
    Related source file is "C:\Users\Abhinandan\Desktop\Kgp\Class\3rd yr\5th sem\COA Lab\Github\COA\Assn7\version\RISC_KGP_v3\RISC_KGP_v3\MuxThreeTOOneThirtyTwoBit.v".
    Found 32-bit 4-to-1 multiplexer for signal <o> created at line 23.
    Summary:
	inferred   1 Multiplexer(s).
Unit <Mux3To1_32> synthesized.

Synthesizing Unit <ALU>.
    Related source file is "C:\Users\Abhinandan\Desktop\Kgp\Class\3rd yr\5th sem\COA Lab\Github\COA\Assn7\version\RISC_KGP_v3\RISC_KGP_v3\ALU.v".
    Summary:
	no macro.
Unit <ALU> synthesized.

Synthesizing Unit <rca32>.
    Related source file is "C:\Users\Abhinandan\Desktop\Kgp\Class\3rd yr\5th sem\COA Lab\Github\COA\Assn7\version\RISC_KGP_v3\RISC_KGP_v3/Adder.v".
    Summary:
	no macro.
Unit <rca32> synthesized.

Synthesizing Unit <FA_Struct>.
    Related source file is "C:\Users\Abhinandan\Desktop\Kgp\Class\3rd yr\5th sem\COA Lab\Github\COA\Assn7\version\RISC_KGP_v3\RISC_KGP_v3/FullAdder.v".
    Summary:
Unit <FA_Struct> synthesized.

Synthesizing Unit <TwosComp>.
    Related source file is "C:\Users\Abhinandan\Desktop\Kgp\Class\3rd yr\5th sem\COA Lab\Github\COA\Assn7\version\RISC_KGP_v3\RISC_KGP_v3/TwosComp.v".
INFO:Xst:3210 - "C:\Users\Abhinandan\Desktop\Kgp\Class\3rd yr\5th sem\COA Lab\Github\COA\Assn7\version\RISC_KGP_v3\RISC_KGP_v3/TwosComp.v" line 23: Output port <cout> of the instance <R1> is unconnected or connected to loadless signal.
    Summary:
Unit <TwosComp> synthesized.

Synthesizing Unit <AND>.
    Related source file is "C:\Users\Abhinandan\Desktop\Kgp\Class\3rd yr\5th sem\COA Lab\Github\COA\Assn7\version\RISC_KGP_v3\RISC_KGP_v3/AND.v".
    Summary:
	no macro.
Unit <AND> synthesized.

Synthesizing Unit <XOR>.
    Related source file is "C:\Users\Abhinandan\Desktop\Kgp\Class\3rd yr\5th sem\COA Lab\Github\COA\Assn7\version\RISC_KGP_v3\RISC_KGP_v3/XOR.v".
    Summary:
Unit <XOR> synthesized.

Synthesizing Unit <LeftShift>.
    Related source file is "C:\Users\Abhinandan\Desktop\Kgp\Class\3rd yr\5th sem\COA Lab\Github\COA\Assn7\version\RISC_KGP_v3\RISC_KGP_v3/LeftShift.v".
    Found 32-bit comparator greater for signal <GND_19_o_B[31]_LessThan_1_o> created at line 22
    Summary:
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <LeftShift> synthesized.

Synthesizing Unit <BarrelShifter>.
    Related source file is "C:\Users\Abhinandan\Desktop\Kgp\Class\3rd yr\5th sem\COA Lab\Github\COA\Assn7\version\RISC_KGP_v3\RISC_KGP_v3/BarrelShifter.v".
    Summary:
	no macro.
Unit <BarrelShifter> synthesized.

Synthesizing Unit <Multiplexer>.
    Related source file is "C:\Users\Abhinandan\Desktop\Kgp\Class\3rd yr\5th sem\COA Lab\Github\COA\Assn7\version\RISC_KGP_v3\RISC_KGP_v3/Multiplexer.v".
    Summary:
	inferred   1 Multiplexer(s).
Unit <Multiplexer> synthesized.

Synthesizing Unit <RightShift>.
    Related source file is "C:\Users\Abhinandan\Desktop\Kgp\Class\3rd yr\5th sem\COA Lab\Github\COA\Assn7\version\RISC_KGP_v3\RISC_KGP_v3/RightShift.v".
    Found 32-bit comparator greater for signal <GND_22_o_B[31]_LessThan_1_o> created at line 22
    Summary:
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <RightShift> synthesized.

Synthesizing Unit <RightShiftArithmetic>.
    Related source file is "C:\Users\Abhinandan\Desktop\Kgp\Class\3rd yr\5th sem\COA Lab\Github\COA\Assn7\version\RISC_KGP_v3\RISC_KGP_v3/RightShiftArithmetic.v".
    Found 32-bit comparator greater for signal <GND_23_o_B[31]_LessThan_1_o> created at line 23
    Summary:
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <RightShiftArithmetic> synthesized.

Synthesizing Unit <LessThanZero>.
    Related source file is "C:\Users\Abhinandan\Desktop\Kgp\Class\3rd yr\5th sem\COA Lab\Github\COA\Assn7\version\RISC_KGP_v3\RISC_KGP_v3/LessThanZero.v".
WARNING:Xst:647 - Input <A<30:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <LessThanZero> synthesized.

Synthesizing Unit <EqualToZero>.
    Related source file is "C:\Users\Abhinandan\Desktop\Kgp\Class\3rd yr\5th sem\COA Lab\Github\COA\Assn7\version\RISC_KGP_v3\RISC_KGP_v3/EqualToZero.v".
    Summary:
	no macro.
Unit <EqualToZero> synthesized.

Synthesizing Unit <Mux7To1>.
    Related source file is "C:\Users\Abhinandan\Desktop\Kgp\Class\3rd yr\5th sem\COA Lab\Github\COA\Assn7\version\RISC_KGP_v3\RISC_KGP_v3/MuxSevenToOne.v".
    Found 32-bit 8-to-1 multiplexer for signal <_n0033> created at line 20.
    Summary:
	inferred   2 Multiplexer(s).
Unit <Mux7To1> synthesized.

Synthesizing Unit <AluState>.
    Related source file is "C:\Users\Abhinandan\Desktop\Kgp\Class\3rd yr\5th sem\COA Lab\Github\COA\Assn7\version\RISC_KGP_v3\RISC_KGP_v3/AluState.v".
    Found 1-bit register for signal <carryFlag>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <AluState> synthesized.

Synthesizing Unit <branching>.
    Related source file is "C:\Users\Abhinandan\Desktop\Kgp\Class\3rd yr\5th sem\COA Lab\Github\COA\Assn7\version\RISC_KGP_v3\RISC_KGP_v3\Branching.v".
INFO:Xst:3210 - "C:\Users\Abhinandan\Desktop\Kgp\Class\3rd yr\5th sem\COA Lab\Github\COA\Assn7\version\RISC_KGP_v3\RISC_KGP_v3\Branching.v" line 36: Output port <cout> of the instance <full_adder_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Abhinandan\Desktop\Kgp\Class\3rd yr\5th sem\COA Lab\Github\COA\Assn7\version\RISC_KGP_v3\RISC_KGP_v3\Branching.v" line 38: Output port <cout> of the instance <full_adder_2> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <branching> synthesized.

Synthesizing Unit <Mux2To1>.
    Related source file is "C:\Users\Abhinandan\Desktop\Kgp\Class\3rd yr\5th sem\COA Lab\Github\COA\Assn7\version\RISC_KGP_v3\RISC_KGP_v3/MuxTwoToOne.v".
    Summary:
	inferred   1 Multiplexer(s).
Unit <Mux2To1> synthesized.

Synthesizing Unit <Mux6To1>.
    Related source file is "C:\Users\Abhinandan\Desktop\Kgp\Class\3rd yr\5th sem\COA Lab\Github\COA\Assn7\version\RISC_KGP_v3\RISC_KGP_v3/MuxSixToOne.v".
    Found 1-bit 7-to-1 multiplexer for signal <_n0019> created at line 21.
    Summary:
	inferred   2 Multiplexer(s).
Unit <Mux6To1> synthesized.

Synthesizing Unit <datamemory>.
    Related source file is "C:\Users\Abhinandan\Desktop\Kgp\Class\3rd yr\5th sem\COA Lab\Github\COA\Assn7\version\RISC_KGP_v3\RISC_KGP_v3\datamemory.v".
    Summary:
	no macro.
Unit <datamemory> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                                            : 34
 1-bit register                                        : 1
 32-bit register                                       : 33
# Comparators                                          : 3
 32-bit comparator greater                             : 3
# Multiplexers                                         : 980
 1-bit 2-to-1 multiplexer                              : 961
 1-bit 7-to-1 multiplexer                              : 1
 2-bit 2-to-1 multiplexer                              : 4
 32-bit 2-to-1 multiplexer                             : 9
 32-bit 32-to-1 multiplexer                            : 2
 32-bit 4-to-1 multiplexer                             : 1
 32-bit 8-to-1 multiplexer                             : 1
 5-bit 4-to-1 multiplexer                              : 1
# Xors                                                 : 289
 1-bit xor2                                            : 288
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ipcore_dir/myBrom.ngc>.
Reading core <ipcore_dir/myBram.ngc>.
Loading core <myBrom> for timing and area information for instance <brom1>.
Loading core <myBram> for timing and area information for instance <myb>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Registers                                            : 1057
 Flip-Flops                                            : 1057
# Comparators                                          : 3
 32-bit comparator greater                             : 3
# Multiplexers                                         : 980
 1-bit 2-to-1 multiplexer                              : 961
 1-bit 7-to-1 multiplexer                              : 1
 2-bit 2-to-1 multiplexer                              : 4
 32-bit 2-to-1 multiplexer                             : 9
 32-bit 32-to-1 multiplexer                            : 2
 32-bit 4-to-1 multiplexer                             : 1
 32-bit 8-to-1 multiplexer                             : 1
 5-bit 4-to-1 multiplexer                              : 1
# Xors                                                 : 289
 1-bit xor2                                            : 288
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <ProgramCounter> ...

Optimizing unit <risc_kgp> ...

Optimizing unit <RegisterFile> ...

Optimizing unit <ALU> ...

Optimizing unit <rca32> ...

Optimizing unit <TwosComp> ...

Optimizing unit <branching> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block risc_kgp, actual ratio is 3.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 1057
 Flip-Flops                                            : 1057

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : risc_kgp.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 1499
#      GND                         : 3
#      LUT2                        : 10
#      LUT3                        : 115
#      LUT4                        : 26
#      LUT5                        : 186
#      LUT6                        : 1056
#      MUXCY                       : 18
#      MUXF7                       : 82
#      VCC                         : 3
# FlipFlops/Latches                : 1057
#      FD_1                        : 1
#      FDC                         : 32
#      FDCE                        : 1024
# RAMS                             : 2
#      RAMB18E1                    : 2
# Clock Buffers                    : 3
#      BUFGP                       : 3
# IO Buffers                       : 1
#      IBUF                        : 1

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-1 


Slice Logic Utilization: 
 Number of Slice Registers:            1057  out of  126800     0%  
 Number of Slice LUTs:                 1393  out of  63400     2%  
    Number used as Logic:              1393  out of  63400     2%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   2370
   Number with an unused Flip Flop:    1313  out of   2370    55%  
   Number with an unused LUT:           977  out of   2370    41%  
   Number of fully used LUT-FF pairs:    80  out of   2370     3%  
   Number of unique control sets:        34

IO Utilization: 
 Number of IOs:                           4
 Number of bonded IOBs:                   4  out of    210     1%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:                1  out of    135     0%  
    Number using Block RAM only:          1
 Number of BUFG/BUFGCTRLs:                3  out of     32     9%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 1026  |
clkb                               | BUFGP                  | 32    |
clka                               | BUFGP                  | 1     |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 16.476ns (Maximum Frequency: 60.696MHz)
   Minimum input arrival time before clock: 1.173ns
   Maximum output required time after clock: No path found
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 16.476ns (frequency: 60.696MHz)
  Total number of paths / destination ports: 22402490 / 2049
-------------------------------------------------------------------------
Delay:               8.238ns (Levels of Logic = 9)
  Source:            im/brom1/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/WITH_BMM_INFO.SP.WIDE_PRIM18.ram (RAM)
  Destination:       alu/alustate/carryFlag (FF)
  Source Clock:      clk rising
  Destination Clock: clk falling

  Data Path: im/brom1/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/WITH_BMM_INFO.SP.WIDE_PRIM18.ram to alu/alustate/carryFlag
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB18E1:CLKARDCLK->DOBDO1  257   2.454   0.738  U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/WITH_BMM_INFO.SP.WIDE_PRIM18.ram (douta<17>)
     end scope: 'im/brom1:douta<17>'
     LUT6:I4->O            1   0.124   0.776  rf/Mmux_read_data2_852 (rf/Mmux_read_data2_852)
     LUT6:I2->O            1   0.124   0.000  rf/Mmux_read_data2_317 (rf/Mmux_read_data2_317)
     MUXF7:I1->O           2   0.368   0.427  rf/Mmux_read_data2_2_f7_16 (read_data2<25>)
     LUT6:I5->O            9   0.124   0.769  mux3to1_32/Mmux_o181 (AluInput2<25>)
     LUT6:I3->O            3   0.124   0.550  alu/adder/fa<25>/cout1_SW0 (N33)
     LUT6:I4->O            2   0.124   0.542  alu/adder/fa<27>/cout1_SW0 (N51)
     LUT5:I3->O            1   0.124   0.716  alu/adder/fa<23>/cout1_SW0 (N91)
     LUT5:I2->O            1   0.124   0.000  alu/adder/fa<31>/cout1 (alu/carryInternal)
     FD_1:D                    0.030          alu/alustate/carryFlag
    ----------------------------------------
    Total                      8.238ns (3.720ns logic, 4.518ns route)
                                       (45.2% logic, 54.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clkb'
  Clock period: 11.752ns (frequency: 85.092MHz)
  Total number of paths / destination ports: 4994 / 32
-------------------------------------------------------------------------
Delay:               11.752ns (Levels of Logic = 16)
  Source:            pc/out_1 (FF)
  Destination:       pc/out_31 (FF)
  Source Clock:      clkb rising
  Destination Clock: clkb rising

  Data Path: pc/out_1 to pc/out_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.478   0.953  pc/out_1 (pc/out_1)
     LUT6:I0->O            3   0.124   0.435  branchmodule/full_adder_2/fa<1>/cout1 (branchmodule/full_adder_2/c<2>)
     LUT5:I4->O            3   0.124   0.550  branchmodule/full_adder_2/fa<3>/cout1 (branchmodule/full_adder_2/c<4>)
     LUT5:I3->O            3   0.124   0.550  branchmodule/full_adder_2/fa<5>/cout1 (branchmodule/full_adder_2/c<6>)
     LUT5:I3->O            3   0.124   0.550  branchmodule/full_adder_2/fa<7>/cout1 (branchmodule/full_adder_2/c<8>)
     LUT5:I3->O            3   0.124   0.550  branchmodule/full_adder_2/fa<9>/cout1 (branchmodule/full_adder_2/c<10>)
     LUT5:I3->O            3   0.124   0.550  branchmodule/full_adder_2/fa<11>/cout1 (branchmodule/full_adder_2/c<12>)
     LUT5:I3->O            3   0.124   0.550  branchmodule/full_adder_2/fa<13>/cout1 (branchmodule/full_adder_2/c<14>)
     LUT5:I3->O            3   0.124   0.550  branchmodule/full_adder_2/fa<15>/cout1 (branchmodule/full_adder_2/c<16>)
     LUT5:I3->O            3   0.124   0.550  branchmodule/full_adder_2/fa<17>/cout1 (branchmodule/full_adder_2/c<18>)
     LUT5:I3->O            3   0.124   0.550  branchmodule/full_adder_2/fa<19>/cout1 (branchmodule/full_adder_2/c<20>)
     LUT5:I3->O            3   0.124   0.550  branchmodule/full_adder_2/fa<21>/cout1 (branchmodule/full_adder_2/c<22>)
     LUT5:I3->O            3   0.124   0.550  branchmodule/full_adder_2/fa<23>/cout1 (branchmodule/full_adder_2/c<24>)
     LUT5:I3->O            3   0.124   0.550  branchmodule/full_adder_2/fa<25>/cout1 (branchmodule/full_adder_2/c<26>)
     LUT5:I3->O            3   0.124   0.550  branchmodule/full_adder_2/fa<27>/cout1 (branchmodule/full_adder_2/c<28>)
     LUT5:I3->O            2   0.124   0.722  branchmodule/full_adder_2/fa<29>/cout1 (branchmodule/full_adder_2/c<30>)
     LUT6:I3->O            1   0.124   0.000  branchmodule/mux_2to1/Mmux_o251 (next_pc<31>)
     FDC:D                     0.030          pc/out_31
    ----------------------------------------
    Total                     11.752ns (2.492ns logic, 9.260ns route)
                                       (21.2% logic, 78.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 1024 / 1024
-------------------------------------------------------------------------
Offset:              1.173ns (Levels of Logic = 1)
  Source:            reset (PAD)
  Destination:       rf/register0/data_0 (FF)
  Destination Clock: clk rising

  Data Path: reset to rf/register0/data_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1056   0.001   0.678  reset_IBUF (reset_IBUF)
     FDCE:CLR                  0.494          rf/register31/data_0
    ----------------------------------------
    Total                      1.173ns (0.495ns logic, 0.678ns route)
                                       (42.2% logic, 57.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clkb'
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Offset:              1.173ns (Levels of Logic = 1)
  Source:            reset (PAD)
  Destination:       pc/out_31 (FF)
  Destination Clock: clkb rising

  Data Path: reset to pc/out_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1056   0.001   0.678  reset_IBUF (reset_IBUF)
     FDC:CLR                   0.494          pc/out_0
    ----------------------------------------
    Total                      1.173ns (0.495ns logic, 0.678ns route)
                                       (42.2% logic, 57.8% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   12.718|         |    8.238|         |
clka           |    4.606|         |         |         |
clkb           |    6.733|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clka
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   11.736|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clkb
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   16.098|    2.307|         |         |
clkb           |   11.752|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 17.00 secs
Total CPU time to Xst completion: 16.86 secs
 
--> 

Total memory usage is 4620640 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    7 (   0 filtered)
Number of infos    :    3 (   0 filtered)

