#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Thu Dec 19 12:13:12 2019
# Process ID: 5754
# Current directory: /home/omochan/3A/cpujikken/core
# Command line: vivado
# Log file: /home/omochan/3A/cpujikken/core/vivado.log
# Journal file: /home/omochan/3A/cpujikken/core/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/omochan/project_2/project_2.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/omochan/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 6537.941 ; gain = 183.070 ; free physical = 10813 ; free virtual = 15532
update_compile_order -fileset sources_1
INFO: [Vivado 12-5457] ref source:/home/omochan/project_2/project_2.srcs/sources_1/ip/BRAM/BRAM.xci
generate_target Simulation [get_files /home/omochan/project_2/project_2.srcs/sources_1/ip/BRAM/BRAM.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'BRAM'. Target already exists and is up to date.
INFO: [Vivado 12-5457] ref source:/home/omochan/project_2/project_2.srcs/sources_1/ip/INST_BRAM/INST_BRAM.xci
generate_target Simulation [get_files /home/omochan/project_2/project_2.srcs/sources_1/ip/INST_BRAM/INST_BRAM.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'INST_BRAM'. Target already exists and is up to date.
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/omochan/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/home/omochan/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/home/omochan/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test_cpu' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/omochan/project_2/project_2.sim/sim_1/behav/xsim/INST_BRAM.mif'
INFO: [SIM-utils-43] Exported '/home/omochan/project_2/project_2.sim/sim_1/behav/xsim/minrt16.coe'
INFO: [SIM-utils-43] Exported '/home/omochan/project_2/project_2.sim/sim_1/behav/xsim/fib.coe'
INFO: [SIM-utils-43] Exported '/home/omochan/project_2/project_2.sim/sim_1/behav/xsim/mandel_small.coe'
INFO: [SIM-utils-43] Exported '/home/omochan/project_2/project_2.sim/sim_1/behav/xsim/float2.coe'
INFO: [SIM-utils-43] Exported '/home/omochan/project_2/project_2.sim/sim_1/behav/xsim/float.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/omochan/project_2/project_2.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_cpu_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/omochan/project_2/project_2.srcs/sources_1/ip/BRAM/sim/BRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/omochan/project_2/project_2.srcs/sources_1/ip/INST_BRAM/sim/INST_BRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module INST_BRAM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/decode.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/execute.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/fadd/fadd.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fadd
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/feq/feq.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module feq
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/fetch.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/finv/finv.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module newton_inv
INFO: [VRFC 10-311] analyzing module finv
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/fle/fle.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fle
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/flt/flt.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flt
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/fmul/fmul.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fmul
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/fsqrt/fsqrt.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsqrt
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/fsub/fsub.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsub
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/ftoi/ftoi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ftoi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/itof/itof.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module itof
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/topneo.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/uart_rx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rx
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/uart_tx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/writereg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module writereg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/test_cpu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_cpu
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/omochan/project_2/project_2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /home/omochan/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto b24fcdcc3c674c32b44efdbce674129f --incr --debug typical --relax --mt 8 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_cpu_behav xil_defaultlib.test_cpu xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'mode' [/home/omochan/3A/cpujikken/core/topneo.sv:106]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'regdstin' [/home/omochan/3A/cpujikken/core/topneo.sv:107]
WARNING: [VRFC 10-3091] actual bit length 9 differs from formal bit length 8 for port 'sdata' [/home/omochan/3A/cpujikken/core/writereg.sv:26]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.uart_rx(CLK_PER_HALF_BIT=30)
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="kin...
Compiling module xil_defaultlib.INST_BRAM
Compiling module xil_defaultlib.fetch(CLK_PER_HALF_BIT=30,INST_S...
Compiling module xil_defaultlib.decode(CLK_PER_HALF_BIT=30,INST_...
Compiling module xil_defaultlib.fadd
Compiling module xil_defaultlib.fsub
Compiling module xil_defaultlib.fmul
Compiling module xil_defaultlib.newton_inv
Compiling module xil_defaultlib.finv
Compiling module xil_defaultlib.fsqrt
Compiling module xil_defaultlib.feq
Compiling module xil_defaultlib.flt
Compiling module xil_defaultlib.fle
Compiling module xil_defaultlib.ftoi
Compiling module xil_defaultlib.itof
Compiling module xil_defaultlib.ALU(CLK_PER_HALF_BIT=30,INST_SIZ...
Compiling module xil_defaultlib.execute(CLK_PER_HALF_BIT=30,INST...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="kin...
Compiling module xil_defaultlib.BRAM
Compiling module xil_defaultlib.memory(CLK_PER_HALF_BIT=30,INST_...
Compiling module xil_defaultlib.uart_tx(CLK_PER_HALF_BIT=30)
Compiling module xil_defaultlib.writereg(CLK_PER_HALF_BIT=30,INS...
Compiling module xil_defaultlib.top(CLK_PER_HALF_BIT=30)
Compiling module xil_defaultlib.test_cpu
WARNING: [XSIM 43-3373] "/home/omochan/3A/cpujikken/core/test_cpu.sv" Line 175. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_cpu_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /home/omochan/project_2/project_2.sim/sim_1/behav/xsim/xsim.dir/test_cpu_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/home/omochan/project_2/project_2.sim/sim_1/behav/xsim/xsim.dir/test_cpu_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu Dec 19 12:16:49 2019. For additional details about this file, please refer to the WebTalk help file at /home/omochan/Vivado/2018.3/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Thu Dec 19 12:16:49 2019...
run_program: Time (s): cpu = 00:00:07 ; elapsed = 00:00:15 . Memory (MB): peak = 6902.945 ; gain = 0.000 ; free physical = 10248 ; free virtual = 15367
INFO: [USF-XSim-69] 'elaborate' step finished in '15' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/omochan/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_cpu_behav -key {Behavioral:sim_1:Functional:test_cpu} -tclbatch {test_cpu.tcl} -protoinst "protoinst_files/design_1.protoinst" -view {/home/omochan/project_2/test_cpu_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/design_1.protoinst for the following reason(s):
There are no instances of module "design_1" in the design.

Time resolution is 1 ps
open_wave_config /home/omochan/project_2/test_cpu_behav.wcfg
source test_cpu.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_cpu.u1._fetch._INST_BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module test_cpu.u1._memory.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_cpu_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:17 ; elapsed = 00:00:28 . Memory (MB): peak = 6902.945 ; gain = 0.000 ; free physical = 10173 ; free virtual = 15295
open_bd_design {/home/omochan/project_2/project_2.srcs/sources_1/bd/design_1/design_1.bd}
Adding cell -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_0
Adding cell -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_0
Adding cell -- xilinx.com:module_ref:top_wrapper:1.0 - top_wrapper_0
Successfully read diagram <design_1> from BD file </home/omochan/project_2/project_2.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 6902.945 ; gain = 0.000 ; free physical = 9363 ; free virtual = 14920
INFO: [Device 21-403] Loading part xcku040-ffva1156-2-e
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file '/home/omochan/3A/cpujikken/core/code/in/in.coe' provided. It will be converted relative to IP Instance files '../../../../code/in/in.coe'
INFO: [IP_Flow 19-3484] Absolute path of file '/home/omochan/3A/cpujikken/core/code/in/in.coe' provided. It will be converted relative to IP Instance files '../../../../code/in/in.coe'
INFO: [IP_Flow 19-3484] Absolute path of file '/home/omochan/3A/cpujikken/core/code/in/in.coe' provided. It will be converted relative to IP Instance files '../../../../code/in/in.coe'
set_property -dict [list CONFIG.Coe_File {/home/omochan/3A/cpujikken/core/code/in/in.coe}] [get_ips INST_BRAM]
INFO: [IP_Flow 19-3484] Absolute path of file '/home/omochan/3A/cpujikken/core/code/in/in.coe' provided. It will be converted relative to IP Instance files '../../../../../3A/cpujikken/core/code/in/in.coe'
generate_target all [get_files  /home/omochan/project_2/project_2.srcs/sources_1/ip/INST_BRAM/INST_BRAM.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'INST_BRAM'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'INST_BRAM'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'INST_BRAM'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'INST_BRAM'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'INST_BRAM'...
export_ip_user_files -of_objects [get_files /home/omochan/project_2/project_2.srcs/sources_1/ip/INST_BRAM/INST_BRAM.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files /home/omochan/project_2/project_2.srcs/sources_1/ip/INST_BRAM/INST_BRAM.xci] -directory /home/omochan/project_2/project_2.ip_user_files/sim_scripts -ip_user_files_dir /home/omochan/project_2/project_2.ip_user_files -ipstatic_source_dir /home/omochan/project_2/project_2.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/omochan/project_2/project_2.cache/compile_simlib/modelsim} {questa=/home/omochan/project_2/project_2.cache/compile_simlib/questa} {ies=/home/omochan/project_2/project_2.cache/compile_simlib/ies} {xcelium=/home/omochan/project_2/project_2.cache/compile_simlib/xcelium} {vcs=/home/omochan/project_2/project_2.cache/compile_simlib/vcs} {riviera=/home/omochan/project_2/project_2.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/omochan/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/home/omochan/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/home/omochan/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test_cpu' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/omochan/project_2/project_2.sim/sim_1/behav/xsim/INST_BRAM.mif'
INFO: [SIM-utils-43] Exported '/home/omochan/project_2/project_2.sim/sim_1/behav/xsim/in.coe'
INFO: [SIM-utils-43] Exported '/home/omochan/project_2/project_2.sim/sim_1/behav/xsim/fib.coe'
INFO: [SIM-utils-43] Exported '/home/omochan/project_2/project_2.sim/sim_1/behav/xsim/mandel_small.coe'
INFO: [SIM-utils-43] Exported '/home/omochan/project_2/project_2.sim/sim_1/behav/xsim/float2.coe'
INFO: [SIM-utils-43] Exported '/home/omochan/project_2/project_2.sim/sim_1/behav/xsim/float.coe'
INFO: [SIM-utils-43] Exported '/home/omochan/project_2/project_2.sim/sim_1/behav/xsim/minrt16.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/omochan/project_2/project_2.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_cpu_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/omochan/project_2/project_2.srcs/sources_1/ip/BRAM/sim/BRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/omochan/project_2/project_2.srcs/sources_1/ip/INST_BRAM/sim/INST_BRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module INST_BRAM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/decode.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/execute.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/fadd/fadd.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fadd
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/feq/feq.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module feq
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/fetch.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/finv/finv.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module newton_inv
INFO: [VRFC 10-311] analyzing module finv
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/fle/fle.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fle
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/flt/flt.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flt
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/fmul/fmul.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fmul
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/fsqrt/fsqrt.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsqrt
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/fsub/fsub.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsub
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/ftoi/ftoi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ftoi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/itof/itof.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module itof
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/topneo.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/uart_rx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rx
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/uart_tx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/writereg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module writereg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/test_cpu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_cpu
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/omochan/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/omochan/project_2/project_2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /home/omochan/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto b24fcdcc3c674c32b44efdbce674129f --incr --debug typical --relax --mt 8 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_cpu_behav xil_defaultlib.test_cpu xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'mode' [/home/omochan/3A/cpujikken/core/topneo.sv:106]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'regdstin' [/home/omochan/3A/cpujikken/core/topneo.sv:107]
WARNING: [VRFC 10-3091] actual bit length 9 differs from formal bit length 8 for port 'sdata' [/home/omochan/3A/cpujikken/core/writereg.sv:26]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.uart_rx(CLK_PER_HALF_BIT=30)
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="kin...
Compiling module xil_defaultlib.INST_BRAM
Compiling module xil_defaultlib.fetch(CLK_PER_HALF_BIT=30,INST_S...
Compiling module xil_defaultlib.decode(CLK_PER_HALF_BIT=30,INST_...
Compiling module xil_defaultlib.fadd
Compiling module xil_defaultlib.fsub
Compiling module xil_defaultlib.fmul
Compiling module xil_defaultlib.newton_inv
Compiling module xil_defaultlib.finv
Compiling module xil_defaultlib.fsqrt
Compiling module xil_defaultlib.feq
Compiling module xil_defaultlib.flt
Compiling module xil_defaultlib.fle
Compiling module xil_defaultlib.ftoi
Compiling module xil_defaultlib.itof
Compiling module xil_defaultlib.ALU(CLK_PER_HALF_BIT=30,INST_SIZ...
Compiling module xil_defaultlib.execute(CLK_PER_HALF_BIT=30,INST...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="kin...
Compiling module xil_defaultlib.BRAM
Compiling module xil_defaultlib.memory(CLK_PER_HALF_BIT=30,INST_...
Compiling module xil_defaultlib.uart_tx(CLK_PER_HALF_BIT=30)
Compiling module xil_defaultlib.writereg(CLK_PER_HALF_BIT=30,INS...
Compiling module xil_defaultlib.top(CLK_PER_HALF_BIT=30)
Compiling module xil_defaultlib.test_cpu
WARNING: [XSIM 43-3373] "/home/omochan/3A/cpujikken/core/test_cpu.sv" Line 175. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_cpu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.3
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/design_1.protoinst for the following reason(s):
There are no instances of module "design_1" in the design.

Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_cpu.u1._fetch._INST_BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module test_cpu.u1._memory.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 7585.266 ; gain = 0.000 ; free physical = 8856 ; free virtual = 14501
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_cpu.u1._fetch._INST_BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module test_cpu.u1._memory.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
SLD FILE END !!
omo
run: Time (s): cpu = 00:00:10 ; elapsed = 00:00:20 . Memory (MB): peak = 7585.266 ; gain = 0.000 ; free physical = 8602 ; free virtual = 14439
current_wave_config {test_cpu_behav.wcfg}
test_cpu_behav.wcfg
add_wave {{/test_cpu/u1/_execute/_ALU/u2/rdata}} {{/test_cpu/u1/_execute/_ALU/u2/rdata_ready}} {{/test_cpu/u1/_execute/_ALU/u2/ferr}} {{/test_cpu/u1/_execute/_ALU/u2/rxd}} {{/test_cpu/u1/_execute/_ALU/u2/clk}} {{/test_cpu/u1/_execute/_ALU/u2/rstn}} {{/test_cpu/u1/_execute/_ALU/u2/sync_reg}} {{/test_cpu/u1/_execute/_ALU/u2/counter}} {{/test_cpu/u1/_execute/_ALU/u2/status}} {{/test_cpu/u1/_execute/_ALU/u2/next}} {{/test_cpu/u1/_execute/_ALU/u2/fin_stop_bit}} {{/test_cpu/u1/_execute/_ALU/u2/start_read}} {{/test_cpu/u1/_execute/_ALU/u2/rst_ctr}} {{/test_cpu/u1/_execute/_ALU/u2/update}} 
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/omochan/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/home/omochan/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/home/omochan/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test_cpu' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/omochan/project_2/project_2.sim/sim_1/behav/xsim/INST_BRAM.mif'
INFO: [SIM-utils-43] Exported '/home/omochan/project_2/project_2.sim/sim_1/behav/xsim/in.coe'
INFO: [SIM-utils-43] Exported '/home/omochan/project_2/project_2.sim/sim_1/behav/xsim/fib.coe'
INFO: [SIM-utils-43] Exported '/home/omochan/project_2/project_2.sim/sim_1/behav/xsim/mandel_small.coe'
INFO: [SIM-utils-43] Exported '/home/omochan/project_2/project_2.sim/sim_1/behav/xsim/float2.coe'
INFO: [SIM-utils-43] Exported '/home/omochan/project_2/project_2.sim/sim_1/behav/xsim/float.coe'
INFO: [SIM-utils-43] Exported '/home/omochan/project_2/project_2.sim/sim_1/behav/xsim/minrt16.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/omochan/project_2/project_2.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_cpu_vlog.prj
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/omochan/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/omochan/project_2/project_2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /home/omochan/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto b24fcdcc3c674c32b44efdbce674129f --incr --debug typical --relax --mt 8 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_cpu_behav xil_defaultlib.test_cpu xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'mode' [/home/omochan/3A/cpujikken/core/topneo.sv:106]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'regdstin' [/home/omochan/3A/cpujikken/core/topneo.sv:107]
WARNING: [VRFC 10-3091] actual bit length 9 differs from formal bit length 8 for port 'sdata' [/home/omochan/3A/cpujikken/core/writereg.sv:26]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '0' seconds
Vivado Simulator 2018.3
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/design_1.protoinst for the following reason(s):
There are no instances of module "design_1" in the design.

Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_cpu.u1._fetch._INST_BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module test_cpu.u1._memory.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_cpu.u1._fetch._INST_BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module test_cpu.u1._memory.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
SLD FILE END !!
omo
run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 7585.266 ; gain = 0.000 ; free physical = 8664 ; free virtual = 14437
CRITICAL WARNING: [HDL 9-806] Syntax error near "endcase". [/home/omochan/3A/cpujikken/core/ALU.sv:289]
CRITICAL WARNING: [HDL 9-806] Syntax error near "endcase". [/home/omochan/3A/cpujikken/core/ALU.sv:289]
CRITICAL WARNING: [HDL 9-806] Syntax error near "endcase". [/home/omochan/3A/cpujikken/core/ALU.sv:289]
CRITICAL WARNING: [HDL 9-806] Syntax error near "endcase". [/home/omochan/3A/cpujikken/core/ALU.sv:289]
CRITICAL WARNING: [HDL 9-806] Syntax error near "endcase". [/home/omochan/3A/cpujikken/core/ALU.sv:290]
CRITICAL WARNING: [HDL 9-806] Syntax error near "endcase". [/home/omochan/3A/cpujikken/core/ALU.sv:290]
CRITICAL WARNING: [HDL 9-806] Syntax error near "endcase". [/home/omochan/3A/cpujikken/core/ALU.sv:290]
CRITICAL WARNING: [HDL 9-806] Syntax error near "endcase". [/home/omochan/3A/cpujikken/core/ALU.sv:290]
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/omochan/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/home/omochan/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/home/omochan/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test_cpu' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/omochan/project_2/project_2.sim/sim_1/behav/xsim/INST_BRAM.mif'
INFO: [SIM-utils-43] Exported '/home/omochan/project_2/project_2.sim/sim_1/behav/xsim/in.coe'
INFO: [SIM-utils-43] Exported '/home/omochan/project_2/project_2.sim/sim_1/behav/xsim/fib.coe'
INFO: [SIM-utils-43] Exported '/home/omochan/project_2/project_2.sim/sim_1/behav/xsim/mandel_small.coe'
INFO: [SIM-utils-43] Exported '/home/omochan/project_2/project_2.sim/sim_1/behav/xsim/float2.coe'
INFO: [SIM-utils-43] Exported '/home/omochan/project_2/project_2.sim/sim_1/behav/xsim/float.coe'
INFO: [SIM-utils-43] Exported '/home/omochan/project_2/project_2.sim/sim_1/behav/xsim/minrt16.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/omochan/project_2/project_2.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_cpu_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/decode.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/execute.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/fadd/fadd.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fadd
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/feq/feq.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module feq
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/fetch.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/finv/finv.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module newton_inv
INFO: [VRFC 10-311] analyzing module finv
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/fle/fle.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fle
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/flt/flt.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flt
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/fmul/fmul.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fmul
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/fsqrt/fsqrt.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsqrt
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/fsub/fsub.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsub
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/ftoi/ftoi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ftoi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/itof/itof.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module itof
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/topneo.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/uart_rx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rx
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/uart_tx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/writereg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module writereg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/test_cpu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_cpu
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/omochan/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/omochan/project_2/project_2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /home/omochan/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto b24fcdcc3c674c32b44efdbce674129f --incr --debug typical --relax --mt 8 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_cpu_behav xil_defaultlib.test_cpu xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'mode' [/home/omochan/3A/cpujikken/core/topneo.sv:106]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'regdstin' [/home/omochan/3A/cpujikken/core/topneo.sv:107]
WARNING: [VRFC 10-3091] actual bit length 9 differs from formal bit length 8 for port 'sdata' [/home/omochan/3A/cpujikken/core/writereg.sv:26]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.uart_rx(CLK_PER_HALF_BIT=30)
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="kin...
Compiling module xil_defaultlib.INST_BRAM
Compiling module xil_defaultlib.fetch(CLK_PER_HALF_BIT=30,INST_S...
Compiling module xil_defaultlib.decode(CLK_PER_HALF_BIT=30,INST_...
Compiling module xil_defaultlib.fadd
Compiling module xil_defaultlib.fsub
Compiling module xil_defaultlib.fmul
Compiling module xil_defaultlib.newton_inv
Compiling module xil_defaultlib.finv
Compiling module xil_defaultlib.fsqrt
Compiling module xil_defaultlib.feq
Compiling module xil_defaultlib.flt
Compiling module xil_defaultlib.fle
Compiling module xil_defaultlib.ftoi
Compiling module xil_defaultlib.itof
Compiling module xil_defaultlib.ALU(CLK_PER_HALF_BIT=30,INST_SIZ...
Compiling module xil_defaultlib.execute(CLK_PER_HALF_BIT=30,INST...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="kin...
Compiling module xil_defaultlib.BRAM
Compiling module xil_defaultlib.memory(CLK_PER_HALF_BIT=30,INST_...
Compiling module xil_defaultlib.uart_tx(CLK_PER_HALF_BIT=30)
Compiling module xil_defaultlib.writereg(CLK_PER_HALF_BIT=30,INS...
Compiling module xil_defaultlib.top(CLK_PER_HALF_BIT=30)
Compiling module xil_defaultlib.test_cpu
WARNING: [XSIM 43-3373] "/home/omochan/3A/cpujikken/core/test_cpu.sv" Line 175. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_cpu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.3
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/design_1.protoinst for the following reason(s):
There are no instances of module "design_1" in the design.

Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_cpu.u1._fetch._INST_BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module test_cpu.u1._memory.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 7762.766 ; gain = 0.000 ; free physical = 8773 ; free virtual = 14423
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_cpu.u1._fetch._INST_BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module test_cpu.u1._memory.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
SLD FILE END !!
omo
          1: Correct!!! ans:37, real:37
END OF ANSWER!!
WARNING: [Simulator 45-29] Cannot open source file /wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v: file does not exist.
run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:21 . Memory (MB): peak = 7762.766 ; gain = 0.000 ; free physical = 8545 ; free virtual = 14383
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file '/home/omochan/3A/cpujikken/core/code/in/in.coe' provided. It will be converted relative to IP Instance files '../../../../code/in/in.coe'
INFO: [IP_Flow 19-3484] Absolute path of file '/home/omochan/3A/cpujikken/core/code/in/in.coe' provided. It will be converted relative to IP Instance files '../../../../code/in/in.coe'
set_property -dict [list CONFIG.Coe_File {/home/omochan/3A/cpujikken/core/code/in/in.coe}] [get_ips INST_BRAM]
INFO: [IP_Flow 19-3484] Absolute path of file '/home/omochan/3A/cpujikken/core/code/in/in.coe' provided. It will be converted relative to IP Instance files '../../../../../3A/cpujikken/core/code/in/in.coe'
generate_target all [get_files  /home/omochan/project_2/project_2.srcs/sources_1/ip/INST_BRAM/INST_BRAM.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'INST_BRAM'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'INST_BRAM'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'INST_BRAM'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'INST_BRAM'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'INST_BRAM'...
export_ip_user_files -of_objects [get_files /home/omochan/project_2/project_2.srcs/sources_1/ip/INST_BRAM/INST_BRAM.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files /home/omochan/project_2/project_2.srcs/sources_1/ip/INST_BRAM/INST_BRAM.xci] -directory /home/omochan/project_2/project_2.ip_user_files/sim_scripts -ip_user_files_dir /home/omochan/project_2/project_2.ip_user_files -ipstatic_source_dir /home/omochan/project_2/project_2.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/omochan/project_2/project_2.cache/compile_simlib/modelsim} {questa=/home/omochan/project_2/project_2.cache/compile_simlib/questa} {ies=/home/omochan/project_2/project_2.cache/compile_simlib/ies} {xcelium=/home/omochan/project_2/project_2.cache/compile_simlib/xcelium} {vcs=/home/omochan/project_2/project_2.cache/compile_simlib/vcs} {riviera=/home/omochan/project_2/project_2.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
close_sim
INFO: [Simtcl 6-16] Simulation closed
INFO: [Vivado 12-5457] ref source:/home/omochan/project_2/project_2.srcs/sources_1/ip/BRAM/BRAM.xci
generate_target Simulation [get_files /home/omochan/project_2/project_2.srcs/sources_1/ip/BRAM/BRAM.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'BRAM'. Target already exists and is up to date.
INFO: [Vivado 12-5457] ref source:/home/omochan/project_2/project_2.srcs/sources_1/ip/INST_BRAM/INST_BRAM.xci
generate_target Simulation [get_files /home/omochan/project_2/project_2.srcs/sources_1/ip/INST_BRAM/INST_BRAM.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'INST_BRAM'. Target already exists and is up to date.
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/omochan/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/home/omochan/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/home/omochan/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test_cpu' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/omochan/project_2/project_2.sim/sim_1/behav/xsim/INST_BRAM.mif'
INFO: [SIM-utils-43] Exported '/home/omochan/project_2/project_2.sim/sim_1/behav/xsim/in.coe'
INFO: [SIM-utils-43] Exported '/home/omochan/project_2/project_2.sim/sim_1/behav/xsim/fib.coe'
INFO: [SIM-utils-43] Exported '/home/omochan/project_2/project_2.sim/sim_1/behav/xsim/mandel_small.coe'
INFO: [SIM-utils-43] Exported '/home/omochan/project_2/project_2.sim/sim_1/behav/xsim/float2.coe'
INFO: [SIM-utils-43] Exported '/home/omochan/project_2/project_2.sim/sim_1/behav/xsim/float.coe'
INFO: [SIM-utils-43] Exported '/home/omochan/project_2/project_2.sim/sim_1/behav/xsim/minrt16.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/omochan/project_2/project_2.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_cpu_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/omochan/project_2/project_2.srcs/sources_1/ip/BRAM/sim/BRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/omochan/project_2/project_2.srcs/sources_1/ip/INST_BRAM/sim/INST_BRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module INST_BRAM
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/omochan/project_2/project_2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /home/omochan/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto b24fcdcc3c674c32b44efdbce674129f --incr --debug typical --relax --mt 8 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_cpu_behav xil_defaultlib.test_cpu xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'mode' [/home/omochan/3A/cpujikken/core/topneo.sv:106]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'regdstin' [/home/omochan/3A/cpujikken/core/topneo.sv:107]
WARNING: [VRFC 10-3091] actual bit length 9 differs from formal bit length 8 for port 'sdata' [/home/omochan/3A/cpujikken/core/writereg.sv:26]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.uart_rx(CLK_PER_HALF_BIT=30)
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="kin...
Compiling module xil_defaultlib.INST_BRAM
Compiling module xil_defaultlib.fetch(CLK_PER_HALF_BIT=30,INST_S...
Compiling module xil_defaultlib.decode(CLK_PER_HALF_BIT=30,INST_...
Compiling module xil_defaultlib.fadd
Compiling module xil_defaultlib.fsub
Compiling module xil_defaultlib.fmul
Compiling module xil_defaultlib.newton_inv
Compiling module xil_defaultlib.finv
Compiling module xil_defaultlib.fsqrt
Compiling module xil_defaultlib.feq
Compiling module xil_defaultlib.flt
Compiling module xil_defaultlib.fle
Compiling module xil_defaultlib.ftoi
Compiling module xil_defaultlib.itof
Compiling module xil_defaultlib.ALU(CLK_PER_HALF_BIT=30,INST_SIZ...
Compiling module xil_defaultlib.execute(CLK_PER_HALF_BIT=30,INST...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="kin...
Compiling module xil_defaultlib.BRAM
Compiling module xil_defaultlib.memory(CLK_PER_HALF_BIT=30,INST_...
Compiling module xil_defaultlib.uart_tx(CLK_PER_HALF_BIT=30)
Compiling module xil_defaultlib.writereg(CLK_PER_HALF_BIT=30,INS...
Compiling module xil_defaultlib.top(CLK_PER_HALF_BIT=30)
Compiling module xil_defaultlib.test_cpu
WARNING: [XSIM 43-3373] "/home/omochan/3A/cpujikken/core/test_cpu.sv" Line 175. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_cpu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/omochan/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_cpu_behav -key {Behavioral:sim_1:Functional:test_cpu} -tclbatch {test_cpu.tcl} -protoinst "protoinst_files/design_1.protoinst" -view {/home/omochan/project_2/test_cpu_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/design_1.protoinst for the following reason(s):
There are no instances of module "design_1" in the design.

Time resolution is 1 ps
open_wave_config /home/omochan/project_2/test_cpu_behav.wcfg
source test_cpu.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_cpu.u1._fetch._INST_BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module test_cpu.u1._memory.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_cpu_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 7834.863 ; gain = 0.000 ; free physical = 8731 ; free virtual = 14381
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_cpu.u1._fetch._INST_BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module test_cpu.u1._memory.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
SLD FILE END !!
omo
WARNING: [Simulator 45-29] Cannot open source file /wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v: file does not exist.
run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:39 . Memory (MB): peak = 7834.863 ; gain = 0.000 ; free physical = 8084 ; free virtual = 14160
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file '/home/omochan/3A/cpujikken/core/code/in/in.coe' provided. It will be converted relative to IP Instance files '../../../../code/in/in.coe'
set_property -dict [list CONFIG.Coe_File {/home/omochan/3A/cpujikken/core/code/in/in.coe}] [get_ips INST_BRAM]
INFO: [IP_Flow 19-3484] Absolute path of file '/home/omochan/3A/cpujikken/core/code/in/in.coe' provided. It will be converted relative to IP Instance files '../../../../../3A/cpujikken/core/code/in/in.coe'
generate_target all [get_files  /home/omochan/project_2/project_2.srcs/sources_1/ip/INST_BRAM/INST_BRAM.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'INST_BRAM'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'INST_BRAM'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'INST_BRAM'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'INST_BRAM'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'INST_BRAM'...
export_ip_user_files -of_objects [get_files /home/omochan/project_2/project_2.srcs/sources_1/ip/INST_BRAM/INST_BRAM.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files /home/omochan/project_2/project_2.srcs/sources_1/ip/INST_BRAM/INST_BRAM.xci] -directory /home/omochan/project_2/project_2.ip_user_files/sim_scripts -ip_user_files_dir /home/omochan/project_2/project_2.ip_user_files -ipstatic_source_dir /home/omochan/project_2/project_2.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/omochan/project_2/project_2.cache/compile_simlib/modelsim} {questa=/home/omochan/project_2/project_2.cache/compile_simlib/questa} {ies=/home/omochan/project_2/project_2.cache/compile_simlib/ies} {xcelium=/home/omochan/project_2/project_2.cache/compile_simlib/xcelium} {vcs=/home/omochan/project_2/project_2.cache/compile_simlib/vcs} {riviera=/home/omochan/project_2/project_2.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/omochan/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/home/omochan/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/home/omochan/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test_cpu' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/omochan/project_2/project_2.sim/sim_1/behav/xsim/INST_BRAM.mif'
INFO: [SIM-utils-43] Exported '/home/omochan/project_2/project_2.sim/sim_1/behav/xsim/in.coe'
INFO: [SIM-utils-43] Exported '/home/omochan/project_2/project_2.sim/sim_1/behav/xsim/fib.coe'
INFO: [SIM-utils-43] Exported '/home/omochan/project_2/project_2.sim/sim_1/behav/xsim/mandel_small.coe'
INFO: [SIM-utils-43] Exported '/home/omochan/project_2/project_2.sim/sim_1/behav/xsim/float2.coe'
INFO: [SIM-utils-43] Exported '/home/omochan/project_2/project_2.sim/sim_1/behav/xsim/float.coe'
INFO: [SIM-utils-43] Exported '/home/omochan/project_2/project_2.sim/sim_1/behav/xsim/minrt16.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/omochan/project_2/project_2.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_cpu_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/omochan/project_2/project_2.srcs/sources_1/ip/BRAM/sim/BRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/omochan/project_2/project_2.srcs/sources_1/ip/INST_BRAM/sim/INST_BRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module INST_BRAM
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/omochan/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/omochan/project_2/project_2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /home/omochan/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto b24fcdcc3c674c32b44efdbce674129f --incr --debug typical --relax --mt 8 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_cpu_behav xil_defaultlib.test_cpu xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'mode' [/home/omochan/3A/cpujikken/core/topneo.sv:106]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'regdstin' [/home/omochan/3A/cpujikken/core/topneo.sv:107]
WARNING: [VRFC 10-3091] actual bit length 9 differs from formal bit length 8 for port 'sdata' [/home/omochan/3A/cpujikken/core/writereg.sv:26]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.uart_rx(CLK_PER_HALF_BIT=30)
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="kin...
Compiling module xil_defaultlib.INST_BRAM
Compiling module xil_defaultlib.fetch(CLK_PER_HALF_BIT=30,INST_S...
Compiling module xil_defaultlib.decode(CLK_PER_HALF_BIT=30,INST_...
Compiling module xil_defaultlib.fadd
Compiling module xil_defaultlib.fsub
Compiling module xil_defaultlib.fmul
Compiling module xil_defaultlib.newton_inv
Compiling module xil_defaultlib.finv
Compiling module xil_defaultlib.fsqrt
Compiling module xil_defaultlib.feq
Compiling module xil_defaultlib.flt
Compiling module xil_defaultlib.fle
Compiling module xil_defaultlib.ftoi
Compiling module xil_defaultlib.itof
Compiling module xil_defaultlib.ALU(CLK_PER_HALF_BIT=30,INST_SIZ...
Compiling module xil_defaultlib.execute(CLK_PER_HALF_BIT=30,INST...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="kin...
Compiling module xil_defaultlib.BRAM
Compiling module xil_defaultlib.memory(CLK_PER_HALF_BIT=30,INST_...
Compiling module xil_defaultlib.uart_tx(CLK_PER_HALF_BIT=30)
Compiling module xil_defaultlib.writereg(CLK_PER_HALF_BIT=30,INS...
Compiling module xil_defaultlib.top(CLK_PER_HALF_BIT=30)
Compiling module xil_defaultlib.test_cpu
WARNING: [XSIM 43-3373] "/home/omochan/3A/cpujikken/core/test_cpu.sv" Line 175. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_cpu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2018.3
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/design_1.protoinst for the following reason(s):
There are no instances of module "design_1" in the design.

Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_cpu.u1._fetch._INST_BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module test_cpu.u1._memory.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:37 ; elapsed = 00:00:07 . Memory (MB): peak = 7874.812 ; gain = 0.000 ; free physical = 8228 ; free virtual = 13963
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_cpu.u1._fetch._INST_BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module test_cpu.u1._memory.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
SLD FILE END !!
omo
run: Time (s): cpu = 00:00:04 ; elapsed = 00:00:15 . Memory (MB): peak = 7874.812 ; gain = 0.000 ; free physical = 8030 ; free virtual = 13949
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file '/home/omochan/3A/cpujikken/ASM/src/minrt.coe' provided. It will be converted relative to IP Instance files '../../../../../ASM/src/minrt.coe'
set_property -dict [list CONFIG.Coe_File {/home/omochan/3A/cpujikken/ASM/src/minrt.coe}] [get_ips INST_BRAM]
INFO: [IP_Flow 19-3484] Absolute path of file '/home/omochan/3A/cpujikken/ASM/src/minrt.coe' provided. It will be converted relative to IP Instance files '../../../../../3A/cpujikken/ASM/src/minrt.coe'
generate_target all [get_files  /home/omochan/project_2/project_2.srcs/sources_1/ip/INST_BRAM/INST_BRAM.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'INST_BRAM'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'INST_BRAM'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'INST_BRAM'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'INST_BRAM'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'INST_BRAM'...
export_ip_user_files -of_objects [get_files /home/omochan/project_2/project_2.srcs/sources_1/ip/INST_BRAM/INST_BRAM.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files /home/omochan/project_2/project_2.srcs/sources_1/ip/INST_BRAM/INST_BRAM.xci] -directory /home/omochan/project_2/project_2.ip_user_files/sim_scripts -ip_user_files_dir /home/omochan/project_2/project_2.ip_user_files -ipstatic_source_dir /home/omochan/project_2/project_2.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/omochan/project_2/project_2.cache/compile_simlib/modelsim} {questa=/home/omochan/project_2/project_2.cache/compile_simlib/questa} {ies=/home/omochan/project_2/project_2.cache/compile_simlib/ies} {xcelium=/home/omochan/project_2/project_2.cache/compile_simlib/xcelium} {vcs=/home/omochan/project_2/project_2.cache/compile_simlib/vcs} {riviera=/home/omochan/project_2/project_2.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file '/home/omochan/3A/cpujikken/ASM/src/minrt16.coe' provided. It will be converted relative to IP Instance files '../../../../../ASM/src/minrt16.coe'
set_property -dict [list CONFIG.Coe_File {/home/omochan/3A/cpujikken/ASM/src/minrt16.coe}] [get_ips INST_BRAM]
INFO: [IP_Flow 19-3484] Absolute path of file '/home/omochan/3A/cpujikken/ASM/src/minrt16.coe' provided. It will be converted relative to IP Instance files '../../../../../3A/cpujikken/ASM/src/minrt16.coe'
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file '/home/omochan/3A/cpujikken/ASM/src/minrt.coe' provided. It will be converted relative to IP Instance files '../../../../../ASM/src/minrt.coe'
set_property -dict [list CONFIG.Coe_File {/home/omochan/3A/cpujikken/ASM/src/minrt.coe}] [get_ips INST_BRAM]
INFO: [IP_Flow 19-3484] Absolute path of file '/home/omochan/3A/cpujikken/ASM/src/minrt.coe' provided. It will be converted relative to IP Instance files '../../../../../3A/cpujikken/ASM/src/minrt.coe'
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Thu Dec 19 16:00:48 2019] Launched synth_1...
Run output will be captured here: /home/omochan/project_2/project_2.runs/synth_1/runme.log
[Thu Dec 19 16:00:48 2019] Launched impl_1...
Run output will be captured here: /home/omochan/project_2/project_2.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  6 2018-23:53:53
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210308A0E5E2
set_property PROGRAM.FILE {/home/omochan/project_2/project_2.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xcku040_0]
current_hw_device [get_hw_devices xcku040_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xcku040_0] 0]
INFO: [Labtools 27-1434] Device xcku040 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xcku040_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xcku040_0]
set_property PROGRAM.FILE {/home/omochan/project_2/project_2.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xcku040_0]
program_hw_devices [get_hw_devices xcku040_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 8416.828 ; gain = 0.000 ; free physical = 6756 ; free virtual = 13017
refresh_hw_device [lindex [get_hw_devices xcku040_0] 0]
INFO: [Labtools 27-1434] Device xcku040 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
open_bd_design {/home/omochan/project_2/project_2.srcs/sources_1/bd/design_1/design_1.bd}
update_module_reference design_1_top_wrapper_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'rstn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'rstn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rstn'.
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading '/home/omochan/project_2/project_2.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded design_1_top_wrapper_0_0 from top_wrapper_v1_0 1.0 to top_wrapper_v1_0 1.0
Wrote  : </home/omochan/project_2/project_2.srcs/sources_1/bd/design_1/design_1.bd> 
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/omochan/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/home/omochan/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/home/omochan/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test_cpu' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/omochan/project_2/project_2.sim/sim_1/behav/xsim/INST_BRAM.mif'
INFO: [SIM-utils-43] Exported '/home/omochan/project_2/project_2.sim/sim_1/behav/xsim/minrt.coe'
INFO: [SIM-utils-43] Exported '/home/omochan/project_2/project_2.sim/sim_1/behav/xsim/fib.coe'
INFO: [SIM-utils-43] Exported '/home/omochan/project_2/project_2.sim/sim_1/behav/xsim/mandel_small.coe'
INFO: [SIM-utils-43] Exported '/home/omochan/project_2/project_2.sim/sim_1/behav/xsim/float2.coe'
INFO: [SIM-utils-43] Exported '/home/omochan/project_2/project_2.sim/sim_1/behav/xsim/float.coe'
INFO: [SIM-utils-43] Exported '/home/omochan/project_2/project_2.sim/sim_1/behav/xsim/minrt16.coe'
INFO: [SIM-utils-43] Exported '/home/omochan/project_2/project_2.sim/sim_1/behav/xsim/in.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/omochan/project_2/project_2.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_cpu_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/omochan/project_2/project_2.srcs/sources_1/ip/BRAM/sim/BRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/omochan/project_2/project_2.srcs/sources_1/ip/INST_BRAM/sim/INST_BRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module INST_BRAM
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/omochan/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/omochan/project_2/project_2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /home/omochan/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto b24fcdcc3c674c32b44efdbce674129f --incr --debug typical --relax --mt 8 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_cpu_behav xil_defaultlib.test_cpu xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'mode' [/home/omochan/3A/cpujikken/core/topneo.sv:106]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'regdstin' [/home/omochan/3A/cpujikken/core/topneo.sv:107]
WARNING: [VRFC 10-3091] actual bit length 9 differs from formal bit length 8 for port 'sdata' [/home/omochan/3A/cpujikken/core/writereg.sv:26]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.uart_rx(CLK_PER_HALF_BIT=30)
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="kin...
Compiling module xil_defaultlib.INST_BRAM
Compiling module xil_defaultlib.fetch(CLK_PER_HALF_BIT=30,INST_S...
Compiling module xil_defaultlib.decode(CLK_PER_HALF_BIT=30,INST_...
Compiling module xil_defaultlib.fadd
Compiling module xil_defaultlib.fsub
Compiling module xil_defaultlib.fmul
Compiling module xil_defaultlib.newton_inv
Compiling module xil_defaultlib.finv
Compiling module xil_defaultlib.fsqrt
Compiling module xil_defaultlib.feq
Compiling module xil_defaultlib.flt
Compiling module xil_defaultlib.fle
Compiling module xil_defaultlib.ftoi
Compiling module xil_defaultlib.itof
Compiling module xil_defaultlib.ALU(CLK_PER_HALF_BIT=30,INST_SIZ...
Compiling module xil_defaultlib.execute(CLK_PER_HALF_BIT=30,INST...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="kin...
Compiling module xil_defaultlib.BRAM
Compiling module xil_defaultlib.memory(CLK_PER_HALF_BIT=30,INST_...
Compiling module xil_defaultlib.uart_tx(CLK_PER_HALF_BIT=30)
Compiling module xil_defaultlib.writereg(CLK_PER_HALF_BIT=30,INS...
Compiling module xil_defaultlib.top(CLK_PER_HALF_BIT=30)
Compiling module xil_defaultlib.test_cpu
WARNING: [XSIM 43-3373] "/home/omochan/3A/cpujikken/core/test_cpu.sv" Line 175. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_cpu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2018.3
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/design_1.protoinst for the following reason(s):
There are no instances of module "design_1" in the design.

Time resolution is 1 ps
ERROR: [Labtools 27-1832] create_wave_config not a supported tcl command in labtools hardware mode. Default wave configurations are automatically created when triggering an ILA core.
relaunch_sim: Time (s): cpu = 00:00:21 ; elapsed = 00:00:07 . Memory (MB): peak = 8780.262 ; gain = 0.000 ; free physical = 6776 ; free virtual = 12973
open_bd_design {/home/omochan/project_2/project_2.srcs/sources_1/bd/design_1/design_1.bd}
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210308A0E5E2
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210308A0E5E2
CRITICAL WARNING: [Xicom 50-38] xicom: The current version of Vivado does not support this detected version of the MIG core. 2015.2 is the last version supporting it.
INFO: [Labtools 27-2302] Device xcku040 (JTAG device index = 0) is programmed with a design that has 1 MIG core(s).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xcku040_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xcku040_0]
set_property PROGRAM.FILE {/home/omochan/project_2/project_2.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xcku040_0]
program_hw_devices [get_hw_devices xcku040_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 8780.262 ; gain = 0.000 ; free physical = 6548 ; free virtual = 12780
refresh_hw_device [lindex [get_hw_devices xcku040_0] 0]
INFO: [Labtools 27-1434] Device xcku040 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
open_bd_design {/home/omochan/project_2/project_2.srcs/sources_1/bd/design_1/design_1.bd}
open_bd_design {/home/omochan/project_2/project_2.srcs/sources_1/bd/design_1/design_1.bd}
open_bd_design {/home/omochan/project_2/project_2.srcs/sources_1/bd/design_1/design_1.bd}
open_bd_design {/home/omochan/project_2/project_2.srcs/sources_1/bd/design_1/design_1.bd}
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
WARNING: [BD 41-927] Following properties on pin /top_wrapper_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_clk_wiz_0_0_clk_out1 
Wrote  : </home/omochan/project_2/project_2.srcs/sources_1/bd/design_1/design_1.bd> 
VHDL Output written to : /home/omochan/project_2/project_2.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : /home/omochan/project_2/project_2.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : /home/omochan/project_2/project_2.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block top_wrapper_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_vector_logic_0 .
Exporting to file /home/omochan/project_2/project_2.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file /home/omochan/project_2/project_2.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File /home/omochan/project_2/project_2.srcs/sources_1/bd/design_1/synth/design_1.hwdef
[Thu Dec 19 16:40:30 2019] Launched design_1_top_wrapper_0_0_synth_1, synth_1...
Run output will be captured here:
design_1_top_wrapper_0_0_synth_1: /home/omochan/project_2/project_2.runs/design_1_top_wrapper_0_0_synth_1/runme.log
synth_1: /home/omochan/project_2/project_2.runs/synth_1/runme.log
[Thu Dec 19 16:40:30 2019] Launched impl_1...
Run output will be captured here: /home/omochan/project_2/project_2.runs/impl_1/runme.log
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210308A0E5E2
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210308A0E5E2
CRITICAL WARNING: [Xicom 50-38] xicom: The current version of Vivado does not support this detected version of the MIG core. 2015.2 is the last version supporting it.
INFO: [Labtools 27-2302] Device xcku040 (JTAG device index = 0) is programmed with a design that has 1 MIG core(s).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xcku040_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xcku040_0]
set_property PROGRAM.FILE {/home/omochan/project_2/project_2.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xcku040_0]
program_hw_devices [get_hw_devices xcku040_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 8866.941 ; gain = 0.000 ; free physical = 6269 ; free virtual = 12690
refresh_hw_device [lindex [get_hw_devices xcku040_0] 0]
INFO: [Labtools 27-1434] Device xcku040 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210308A0E5E2
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file '/home/omochan/3A/cpujikken/core/code/minrt/minrt.coe' provided. It will be converted relative to IP Instance files '../../../../code/minrt/minrt.coe'
set_property -dict [list CONFIG.Coe_File {/home/omochan/3A/cpujikken/core/code/minrt/minrt.coe}] [get_ips INST_BRAM]
INFO: [IP_Flow 19-3484] Absolute path of file '/home/omochan/3A/cpujikken/core/code/minrt/minrt.coe' provided. It will be converted relative to IP Instance files '../../../../../3A/cpujikken/core/code/minrt/minrt.coe'
generate_target all [get_files  /home/omochan/project_2/project_2.srcs/sources_1/ip/INST_BRAM/INST_BRAM.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'INST_BRAM'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'INST_BRAM'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'INST_BRAM'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'INST_BRAM'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'INST_BRAM'...
export_ip_user_files -of_objects [get_files /home/omochan/project_2/project_2.srcs/sources_1/ip/INST_BRAM/INST_BRAM.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files /home/omochan/project_2/project_2.srcs/sources_1/ip/INST_BRAM/INST_BRAM.xci] -directory /home/omochan/project_2/project_2.ip_user_files/sim_scripts -ip_user_files_dir /home/omochan/project_2/project_2.ip_user_files -ipstatic_source_dir /home/omochan/project_2/project_2.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/omochan/project_2/project_2.cache/compile_simlib/modelsim} {questa=/home/omochan/project_2/project_2.cache/compile_simlib/questa} {ies=/home/omochan/project_2/project_2.cache/compile_simlib/ies} {xcelium=/home/omochan/project_2/project_2.cache/compile_simlib/xcelium} {vcs=/home/omochan/project_2/project_2.cache/compile_simlib/vcs} {riviera=/home/omochan/project_2/project_2.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/omochan/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/home/omochan/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/home/omochan/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test_cpu' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/omochan/project_2/project_2.sim/sim_1/behav/xsim/INST_BRAM.mif'
INFO: [SIM-utils-43] Exported '/home/omochan/project_2/project_2.sim/sim_1/behav/xsim/minrt.coe'
INFO: [SIM-utils-43] Exported '/home/omochan/project_2/project_2.sim/sim_1/behav/xsim/fib.coe'
INFO: [SIM-utils-43] Exported '/home/omochan/project_2/project_2.sim/sim_1/behav/xsim/mandel_small.coe'
INFO: [SIM-utils-43] Exported '/home/omochan/project_2/project_2.sim/sim_1/behav/xsim/float2.coe'
INFO: [SIM-utils-43] Exported '/home/omochan/project_2/project_2.sim/sim_1/behav/xsim/float.coe'
INFO: [SIM-utils-43] Exported '/home/omochan/project_2/project_2.sim/sim_1/behav/xsim/minrt16.coe'
INFO: [SIM-utils-43] Exported '/home/omochan/project_2/project_2.sim/sim_1/behav/xsim/in.coe'
INFO: [SIM-utils-43] Exported '/home/omochan/project_2/project_2.sim/sim_1/behav/xsim/minrt.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/omochan/project_2/project_2.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_cpu_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/omochan/project_2/project_2.srcs/sources_1/ip/BRAM/sim/BRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/omochan/project_2/project_2.srcs/sources_1/ip/INST_BRAM/sim/INST_BRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module INST_BRAM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/decode.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/execute.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/fadd/fadd.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fadd
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/feq/feq.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module feq
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/fetch.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/finv/finv.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module newton_inv
INFO: [VRFC 10-311] analyzing module finv
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/fle/fle.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fle
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/flt/flt.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flt
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/fmul/fmul.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fmul
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/fsqrt/fsqrt.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsqrt
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/fsub/fsub.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsub
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/ftoi/ftoi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ftoi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/itof/itof.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module itof
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/topneo.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/uart_rx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rx
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/uart_tx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/writereg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module writereg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/test_cpu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_cpu
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 9092.512 ; gain = 0.000 ; free physical = 6156 ; free virtual = 12593
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/omochan/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/omochan/project_2/project_2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /home/omochan/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto b24fcdcc3c674c32b44efdbce674129f --incr --debug typical --relax --mt 8 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_cpu_behav xil_defaultlib.test_cpu xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'mode' [/home/omochan/3A/cpujikken/core/topneo.sv:106]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'regdstin' [/home/omochan/3A/cpujikken/core/topneo.sv:107]
WARNING: [VRFC 10-3091] actual bit length 9 differs from formal bit length 8 for port 'sdata' [/home/omochan/3A/cpujikken/core/writereg.sv:26]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.uart_rx(CLK_PER_HALF_BIT=30)
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="kin...
Compiling module xil_defaultlib.INST_BRAM
Compiling module xil_defaultlib.fetch(CLK_PER_HALF_BIT=30,INST_S...
Compiling module xil_defaultlib.decode(CLK_PER_HALF_BIT=30,INST_...
Compiling module xil_defaultlib.fadd
Compiling module xil_defaultlib.fsub
Compiling module xil_defaultlib.fmul
Compiling module xil_defaultlib.newton_inv
Compiling module xil_defaultlib.finv
Compiling module xil_defaultlib.fsqrt
Compiling module xil_defaultlib.feq
Compiling module xil_defaultlib.flt
Compiling module xil_defaultlib.fle
Compiling module xil_defaultlib.ftoi
Compiling module xil_defaultlib.itof
Compiling module xil_defaultlib.ALU(CLK_PER_HALF_BIT=30,INST_SIZ...
Compiling module xil_defaultlib.execute(CLK_PER_HALF_BIT=30,INST...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="kin...
Compiling module xil_defaultlib.BRAM
Compiling module xil_defaultlib.memory(CLK_PER_HALF_BIT=30,INST_...
Compiling module xil_defaultlib.uart_tx(CLK_PER_HALF_BIT=30)
Compiling module xil_defaultlib.writereg(CLK_PER_HALF_BIT=30,INS...
Compiling module xil_defaultlib.top(CLK_PER_HALF_BIT=30)
Compiling module xil_defaultlib.test_cpu
WARNING: [XSIM 43-3373] "/home/omochan/3A/cpujikken/core/test_cpu.sv" Line 175. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_cpu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2018.3
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/design_1.protoinst for the following reason(s):
There are no instances of module "design_1" in the design.

Time resolution is 1 ps
ERROR: [Labtools 27-1832] create_wave_config not a supported tcl command in labtools hardware mode. Default wave configurations are automatically created when triggering an ILA core.
relaunch_sim: Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 9092.512 ; gain = 0.000 ; free physical = 6147 ; free virtual = 12583
run all
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_cpu.u1._fetch._INST_BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module test_cpu.u1._memory.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
run: Time (s): cpu = 00:00:26 ; elapsed = 00:00:59 . Memory (MB): peak = 9092.512 ; gain = 0.000 ; free physical = 5738 ; free virtual = 12517
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/omochan/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/home/omochan/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/home/omochan/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test_cpu' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/omochan/project_2/project_2.sim/sim_1/behav/xsim/INST_BRAM.mif'
INFO: [SIM-utils-43] Exported '/home/omochan/project_2/project_2.sim/sim_1/behav/xsim/minrt.coe'
INFO: [SIM-utils-43] Exported '/home/omochan/project_2/project_2.sim/sim_1/behav/xsim/fib.coe'
INFO: [SIM-utils-43] Exported '/home/omochan/project_2/project_2.sim/sim_1/behav/xsim/mandel_small.coe'
INFO: [SIM-utils-43] Exported '/home/omochan/project_2/project_2.sim/sim_1/behav/xsim/float2.coe'
INFO: [SIM-utils-43] Exported '/home/omochan/project_2/project_2.sim/sim_1/behav/xsim/float.coe'
INFO: [SIM-utils-43] Exported '/home/omochan/project_2/project_2.sim/sim_1/behav/xsim/minrt16.coe'
INFO: [SIM-utils-43] Exported '/home/omochan/project_2/project_2.sim/sim_1/behav/xsim/in.coe'
INFO: [SIM-utils-43] Exported '/home/omochan/project_2/project_2.sim/sim_1/behav/xsim/minrt.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/omochan/project_2/project_2.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_cpu_vlog.prj
INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/omochan/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/omochan/project_2/project_2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /home/omochan/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto b24fcdcc3c674c32b44efdbce674129f --incr --debug typical --relax --mt 8 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_cpu_behav xil_defaultlib.test_cpu xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'mode' [/home/omochan/3A/cpujikken/core/topneo.sv:106]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'regdstin' [/home/omochan/3A/cpujikken/core/topneo.sv:107]
WARNING: [VRFC 10-3091] actual bit length 9 differs from formal bit length 8 for port 'sdata' [/home/omochan/3A/cpujikken/core/writereg.sv:26]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/design_1.protoinst for the following reason(s):
There are no instances of module "design_1" in the design.

Time resolution is 1 ps
ERROR: [Labtools 27-1832] create_wave_config not a supported tcl command in labtools hardware mode. Default wave configurations are automatically created when triggering an ILA core.
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_cpu.u1._fetch._INST_BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module test_cpu.u1._memory.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:29 . Memory (MB): peak = 9092.512 ; gain = 0.000 ; free physical = 5680 ; free virtual = 12299
current_wave_config {test_cpu_behav.wcfg}
WARNING: [Wavedata 42-16] Error Unable to get wave configuration 'test_cpu_behav.wcfg'.
add_wave {{/test_cpu/u1/_execute/_ALU/bot}} {{/test_cpu/u1/_execute/_ALU/top}} 
ERROR: [Labtools 27-1832] create_wave_config not a supported tcl command in labtools hardware mode. Default wave configurations are automatically created when triggering an ILA core.
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/omochan/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/home/omochan/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/home/omochan/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test_cpu' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/omochan/project_2/project_2.sim/sim_1/behav/xsim/INST_BRAM.mif'
INFO: [SIM-utils-43] Exported '/home/omochan/project_2/project_2.sim/sim_1/behav/xsim/minrt.coe'
INFO: [SIM-utils-43] Exported '/home/omochan/project_2/project_2.sim/sim_1/behav/xsim/fib.coe'
INFO: [SIM-utils-43] Exported '/home/omochan/project_2/project_2.sim/sim_1/behav/xsim/mandel_small.coe'
INFO: [SIM-utils-43] Exported '/home/omochan/project_2/project_2.sim/sim_1/behav/xsim/float2.coe'
INFO: [SIM-utils-43] Exported '/home/omochan/project_2/project_2.sim/sim_1/behav/xsim/float.coe'
INFO: [SIM-utils-43] Exported '/home/omochan/project_2/project_2.sim/sim_1/behav/xsim/minrt16.coe'
INFO: [SIM-utils-43] Exported '/home/omochan/project_2/project_2.sim/sim_1/behav/xsim/in.coe'
INFO: [SIM-utils-43] Exported '/home/omochan/project_2/project_2.sim/sim_1/behav/xsim/minrt.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/omochan/project_2/project_2.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_cpu_vlog.prj
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/omochan/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/omochan/project_2/project_2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /home/omochan/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto b24fcdcc3c674c32b44efdbce674129f --incr --debug typical --relax --mt 8 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_cpu_behav xil_defaultlib.test_cpu xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'mode' [/home/omochan/3A/cpujikken/core/topneo.sv:106]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'regdstin' [/home/omochan/3A/cpujikken/core/topneo.sv:107]
WARNING: [VRFC 10-3091] actual bit length 9 differs from formal bit length 8 for port 'sdata' [/home/omochan/3A/cpujikken/core/writereg.sv:26]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/design_1.protoinst for the following reason(s):
There are no instances of module "design_1" in the design.

Time resolution is 1 ps
ERROR: [Labtools 27-1832] create_wave_config not a supported tcl command in labtools hardware mode. Default wave configurations are automatically created when triggering an ILA core.
current_wave_config {test_cpu_behav.wcfg}
WARNING: [Wavedata 42-16] Error Unable to get wave configuration 'test_cpu_behav.wcfg'.
add_wave {{/test_cpu/u1/_execute/_ALU/bot}} {{/test_cpu/u1/_execute/_ALU/top}} 
ERROR: [Labtools 27-1832] create_wave_config not a supported tcl command in labtools hardware mode. Default wave configurations are automatically created when triggering an ILA core.
current_wave_config {test_cpu_behav.wcfg}
WARNING: [Wavedata 42-16] Error Unable to get wave configuration 'test_cpu_behav.wcfg'.
add_wave {{/test_cpu/u1/_execute/_ALU/bot}} {{/test_cpu/u1/_execute/_ALU/top}} 
ERROR: [Labtools 27-1832] create_wave_config not a supported tcl command in labtools hardware mode. Default wave configurations are automatically created when triggering an ILA core.
current_wave_config {test_cpu_behav.wcfg}
WARNING: [Wavedata 42-16] Error Unable to get wave configuration 'test_cpu_behav.wcfg'.
add_wave {{/test_cpu/u1/_execute/_ALU/bot}} {{/test_cpu/u1/_execute/_ALU/top}} 
ERROR: [Labtools 27-1832] create_wave_config not a supported tcl command in labtools hardware mode. Default wave configurations are automatically created when triggering an ILA core.
close_sim
INFO: [Simtcl 6-16] Simulation closed
INFO: [Vivado 12-5457] ref source:/home/omochan/project_2/project_2.srcs/sources_1/ip/BRAM/BRAM.xci
generate_target Simulation [get_files /home/omochan/project_2/project_2.srcs/sources_1/ip/BRAM/BRAM.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'BRAM'. Target already exists and is up to date.
INFO: [Vivado 12-5457] ref source:/home/omochan/project_2/project_2.srcs/sources_1/ip/INST_BRAM/INST_BRAM.xci
generate_target Simulation [get_files /home/omochan/project_2/project_2.srcs/sources_1/ip/INST_BRAM/INST_BRAM.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'INST_BRAM'. Target already exists and is up to date.
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/omochan/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/home/omochan/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/home/omochan/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test_cpu' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/omochan/project_2/project_2.sim/sim_1/behav/xsim/INST_BRAM.mif'
INFO: [SIM-utils-43] Exported '/home/omochan/project_2/project_2.sim/sim_1/behav/xsim/minrt.coe'
INFO: [SIM-utils-43] Exported '/home/omochan/project_2/project_2.sim/sim_1/behav/xsim/fib.coe'
INFO: [SIM-utils-43] Exported '/home/omochan/project_2/project_2.sim/sim_1/behav/xsim/mandel_small.coe'
INFO: [SIM-utils-43] Exported '/home/omochan/project_2/project_2.sim/sim_1/behav/xsim/float2.coe'
INFO: [SIM-utils-43] Exported '/home/omochan/project_2/project_2.sim/sim_1/behav/xsim/float.coe'
INFO: [SIM-utils-43] Exported '/home/omochan/project_2/project_2.sim/sim_1/behav/xsim/minrt16.coe'
INFO: [SIM-utils-43] Exported '/home/omochan/project_2/project_2.sim/sim_1/behav/xsim/in.coe'
INFO: [SIM-utils-43] Exported '/home/omochan/project_2/project_2.sim/sim_1/behav/xsim/minrt.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/omochan/project_2/project_2.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_cpu_vlog.prj
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/omochan/project_2/project_2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /home/omochan/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto b24fcdcc3c674c32b44efdbce674129f --incr --debug typical --relax --mt 8 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_cpu_behav xil_defaultlib.test_cpu xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'mode' [/home/omochan/3A/cpujikken/core/topneo.sv:106]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'regdstin' [/home/omochan/3A/cpujikken/core/topneo.sv:107]
WARNING: [VRFC 10-3091] actual bit length 9 differs from formal bit length 8 for port 'sdata' [/home/omochan/3A/cpujikken/core/writereg.sv:26]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/omochan/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_cpu_behav -key {Behavioral:sim_1:Functional:test_cpu} -tclbatch {test_cpu.tcl} -protoinst "protoinst_files/design_1.protoinst" -view {/home/omochan/project_2/test_cpu_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/design_1.protoinst for the following reason(s):
There are no instances of module "design_1" in the design.

Time resolution is 1 ps
open_wave_config /home/omochan/project_2/test_cpu_behav.wcfg
source test_cpu.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_cpu.u1._fetch._INST_BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module test_cpu.u1._memory.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_cpu_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
current_wave_config {}
WARNING: [Wavedata 42-16] Error Unable to get wave configuration ''.
test_cpu_behav.wcfg
add_wave {{/test_cpu/u1/_execute/_ALU/bot}} {{/test_cpu/u1/_execute/_ALU/top}} 
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/omochan/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/home/omochan/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/home/omochan/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test_cpu' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/omochan/project_2/project_2.sim/sim_1/behav/xsim/INST_BRAM.mif'
INFO: [SIM-utils-43] Exported '/home/omochan/project_2/project_2.sim/sim_1/behav/xsim/minrt.coe'
INFO: [SIM-utils-43] Exported '/home/omochan/project_2/project_2.sim/sim_1/behav/xsim/fib.coe'
INFO: [SIM-utils-43] Exported '/home/omochan/project_2/project_2.sim/sim_1/behav/xsim/mandel_small.coe'
INFO: [SIM-utils-43] Exported '/home/omochan/project_2/project_2.sim/sim_1/behav/xsim/float2.coe'
INFO: [SIM-utils-43] Exported '/home/omochan/project_2/project_2.sim/sim_1/behav/xsim/float.coe'
INFO: [SIM-utils-43] Exported '/home/omochan/project_2/project_2.sim/sim_1/behav/xsim/minrt16.coe'
INFO: [SIM-utils-43] Exported '/home/omochan/project_2/project_2.sim/sim_1/behav/xsim/in.coe'
INFO: [SIM-utils-43] Exported '/home/omochan/project_2/project_2.sim/sim_1/behav/xsim/minrt.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/omochan/project_2/project_2.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_cpu_vlog.prj
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/omochan/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/omochan/project_2/project_2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /home/omochan/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto b24fcdcc3c674c32b44efdbce674129f --incr --debug typical --relax --mt 8 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_cpu_behav xil_defaultlib.test_cpu xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'mode' [/home/omochan/3A/cpujikken/core/topneo.sv:106]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'regdstin' [/home/omochan/3A/cpujikken/core/topneo.sv:107]
WARNING: [VRFC 10-3091] actual bit length 9 differs from formal bit length 8 for port 'sdata' [/home/omochan/3A/cpujikken/core/writereg.sv:26]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/design_1.protoinst for the following reason(s):
There are no instances of module "design_1" in the design.

Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_cpu.u1._fetch._INST_BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module test_cpu.u1._memory.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_cpu.u1._fetch._INST_BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module test_cpu.u1._memory.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
SLD FILE END !!
omo
WARNING: [Simulator 45-29] Cannot open source file /wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v: file does not exist.
run: Time (s): cpu = 00:00:24 ; elapsed = 00:02:38 . Memory (MB): peak = 9092.512 ; gain = 0.000 ; free physical = 4621 ; free virtual = 12277
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/omochan/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/home/omochan/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/home/omochan/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test_cpu' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/omochan/project_2/project_2.sim/sim_1/behav/xsim/INST_BRAM.mif'
INFO: [SIM-utils-43] Exported '/home/omochan/project_2/project_2.sim/sim_1/behav/xsim/minrt.coe'
INFO: [SIM-utils-43] Exported '/home/omochan/project_2/project_2.sim/sim_1/behav/xsim/fib.coe'
INFO: [SIM-utils-43] Exported '/home/omochan/project_2/project_2.sim/sim_1/behav/xsim/mandel_small.coe'
INFO: [SIM-utils-43] Exported '/home/omochan/project_2/project_2.sim/sim_1/behav/xsim/float2.coe'
INFO: [SIM-utils-43] Exported '/home/omochan/project_2/project_2.sim/sim_1/behav/xsim/float.coe'
INFO: [SIM-utils-43] Exported '/home/omochan/project_2/project_2.sim/sim_1/behav/xsim/minrt16.coe'
INFO: [SIM-utils-43] Exported '/home/omochan/project_2/project_2.sim/sim_1/behav/xsim/in.coe'
INFO: [SIM-utils-43] Exported '/home/omochan/project_2/project_2.sim/sim_1/behav/xsim/minrt.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/omochan/project_2/project_2.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_cpu_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/decode.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/execute.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/fadd/fadd.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fadd
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/feq/feq.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module feq
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/fetch.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/finv/finv.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module newton_inv
INFO: [VRFC 10-311] analyzing module finv
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/fle/fle.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fle
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/flt/flt.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flt
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/fmul/fmul.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fmul
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/fsqrt/fsqrt.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsqrt
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/fsub/fsub.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsub
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/ftoi/ftoi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ftoi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/itof/itof.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module itof
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/topneo.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/uart_rx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rx
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/uart_tx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/writereg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module writereg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/test_cpu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_cpu
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
launch_simulation: Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 9092.512 ; gain = 0.000 ; free physical = 4752 ; free virtual = 12327
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/omochan/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/omochan/project_2/project_2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /home/omochan/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto b24fcdcc3c674c32b44efdbce674129f --incr --debug typical --relax --mt 8 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_cpu_behav xil_defaultlib.test_cpu xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'mode' [/home/omochan/3A/cpujikken/core/topneo.sv:106]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'regdstin' [/home/omochan/3A/cpujikken/core/topneo.sv:107]
WARNING: [VRFC 10-3091] actual bit length 9 differs from formal bit length 8 for port 'sdata' [/home/omochan/3A/cpujikken/core/writereg.sv:26]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.uart_rx(CLK_PER_HALF_BIT=30)
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="kin...
Compiling module xil_defaultlib.INST_BRAM
Compiling module xil_defaultlib.fetch(CLK_PER_HALF_BIT=30,INST_S...
Compiling module xil_defaultlib.decode(CLK_PER_HALF_BIT=30,INST_...
Compiling module xil_defaultlib.fadd
Compiling module xil_defaultlib.fsub
Compiling module xil_defaultlib.fmul
Compiling module xil_defaultlib.newton_inv
Compiling module xil_defaultlib.finv
Compiling module xil_defaultlib.fsqrt
Compiling module xil_defaultlib.feq
Compiling module xil_defaultlib.flt
Compiling module xil_defaultlib.fle
Compiling module xil_defaultlib.ftoi
Compiling module xil_defaultlib.itof
Compiling module xil_defaultlib.ALU(CLK_PER_HALF_BIT=30,INST_SIZ...
Compiling module xil_defaultlib.execute(CLK_PER_HALF_BIT=30,INST...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="kin...
Compiling module xil_defaultlib.BRAM
Compiling module xil_defaultlib.memory(CLK_PER_HALF_BIT=30,INST_...
Compiling module xil_defaultlib.uart_tx(CLK_PER_HALF_BIT=30)
Compiling module xil_defaultlib.writereg(CLK_PER_HALF_BIT=30,INS...
Compiling module xil_defaultlib.top(CLK_PER_HALF_BIT=30)
Compiling module xil_defaultlib.test_cpu
WARNING: [XSIM 43-3373] "/home/omochan/3A/cpujikken/core/test_cpu.sv" Line 175. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_cpu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2018.3
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/design_1.protoinst for the following reason(s):
There are no instances of module "design_1" in the design.

Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_cpu.u1._fetch._INST_BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module test_cpu.u1._memory.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:02:50 ; elapsed = 00:00:17 . Memory (MB): peak = 9092.512 ; gain = 0.000 ; free physical = 6082 ; free virtual = 12347
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_cpu.u1._fetch._INST_BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module test_cpu.u1._memory.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
SLD FILE END !!
omo
          1: Correct!!! ans:xx, real:50
END OF ANSWER!!
TOO MANY OUTPUT!! real:33
TOO MANY OUTPUT!! real:0a
TOO MANY OUTPUT!! real:34
TOO MANY OUTPUT!! real:20
TOO MANY OUTPUT!! real:34
TOO MANY OUTPUT!! real:20
TOO MANY OUTPUT!! real:32
TOO MANY OUTPUT!! real:35
TOO MANY OUTPUT!! real:35
TOO MANY OUTPUT!! real:0a
run: Time (s): cpu = 00:02:04 ; elapsed = 00:12:04 . Memory (MB): peak = 9092.512 ; gain = 0.000 ; free physical = 168 ; free virtual = 12153
