/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire [6:0] _03_;
  reg [2:0] _04_;
  wire [3:0] _05_;
  wire celloutsig_0_0z;
  wire [16:0] celloutsig_0_10z;
  wire [12:0] celloutsig_0_11z;
  wire [8:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [13:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [11:0] celloutsig_0_16z;
  wire [5:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_23z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire [8:0] celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire [3:0] celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_46z;
  wire celloutsig_0_47z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_18z;
  wire [6:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [10:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [7:0] celloutsig_1_7z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_47z = _01_ ? celloutsig_0_14z[6] : _00_;
  assign celloutsig_1_0z = in_data[125] ? in_data[141] : in_data[164];
  assign celloutsig_0_5z = celloutsig_0_4z ? celloutsig_0_4z : celloutsig_0_1z;
  assign celloutsig_0_23z = celloutsig_0_4z ? celloutsig_0_13z : celloutsig_0_12z[1];
  assign celloutsig_0_25z = celloutsig_0_3z ? celloutsig_0_1z : celloutsig_0_15z;
  assign celloutsig_0_3z = in_data[36] ? celloutsig_0_1z : in_data[10];
  assign celloutsig_1_3z = ~((celloutsig_1_0z | celloutsig_1_2z[5]) & in_data[134]);
  assign celloutsig_1_11z = ~((celloutsig_1_0z | celloutsig_1_0z) & in_data[189]);
  assign celloutsig_1_18z = ~((celloutsig_1_6z | celloutsig_1_7z[1]) & celloutsig_1_13z);
  assign celloutsig_0_15z = ~((celloutsig_0_7z | in_data[13]) & celloutsig_0_12z[0]);
  assign celloutsig_0_0z = in_data[95] ^ in_data[22];
  assign celloutsig_1_12z = ~(celloutsig_1_5z ^ celloutsig_1_0z);
  assign celloutsig_0_19z = ~(celloutsig_0_15z ^ celloutsig_0_6z);
  reg [6:0] _19_;
  always_ff @(posedge celloutsig_1_18z, posedge clkin_data[0])
    if (clkin_data[0]) _19_ <= 7'h00;
    else _19_ <= { celloutsig_0_13z, celloutsig_0_2z, celloutsig_0_15z, celloutsig_0_20z };
  assign { _01_, _03_[5:0] } = _19_;
  always_ff @(negedge celloutsig_1_18z, posedge clkin_data[0])
    if (clkin_data[0]) _04_ <= 3'h0;
    else _04_ <= { celloutsig_0_11z[4:3], celloutsig_0_7z };
  reg [3:0] _21_;
  always_ff @(posedge celloutsig_1_18z, negedge clkin_data[0])
    if (!clkin_data[0]) _21_ <= 4'h0;
    else _21_ <= celloutsig_0_10z[6:3];
  assign { _05_[3], _00_, _02_, _05_[0] } = _21_;
  assign celloutsig_0_11z = { celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_9z, celloutsig_0_9z, celloutsig_0_3z, celloutsig_0_7z, celloutsig_0_8z, celloutsig_0_8z, celloutsig_0_1z } / { 1'h1, celloutsig_0_9z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_9z, celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_2z, in_data[0] };
  assign celloutsig_0_12z = { celloutsig_0_0z, celloutsig_0_8z, celloutsig_0_8z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_3z } / { 1'h1, in_data[56:49] };
  assign celloutsig_0_16z = in_data[90:79] / { 1'h1, celloutsig_0_12z, celloutsig_0_15z, celloutsig_0_15z };
  assign celloutsig_0_27z = { celloutsig_0_16z[6:0], celloutsig_0_4z, celloutsig_0_5z } / { 1'h1, celloutsig_0_14z[10:4], celloutsig_0_8z };
  assign celloutsig_1_6z = { celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_4z } <= { in_data[191:184], celloutsig_1_5z };
  assign celloutsig_0_6z = in_data[26:4] && { in_data[32:20], celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_1z };
  assign celloutsig_0_7z = { in_data[51:49], celloutsig_0_6z } && in_data[12:9];
  assign celloutsig_0_46z = ! { celloutsig_0_7z, celloutsig_0_1z, celloutsig_0_26z, celloutsig_0_28z, celloutsig_0_0z, celloutsig_0_19z };
  assign celloutsig_0_1z = ! { in_data[69:40], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_13z = celloutsig_0_11z[11:7] < { celloutsig_0_10z[16:14], celloutsig_0_3z, celloutsig_0_1z };
  assign celloutsig_1_7z[7:1] = celloutsig_1_2z[6] ? { in_data[122:117], celloutsig_1_3z } : { in_data[182:179], celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_1z };
  assign celloutsig_0_18z = celloutsig_0_3z ? in_data[14:9] : celloutsig_0_10z[5:0];
  assign celloutsig_0_4z = { in_data[47], celloutsig_0_2z } != { celloutsig_0_2z, celloutsig_0_0z };
  assign celloutsig_1_5z = { in_data[152:139], celloutsig_1_4z, celloutsig_1_1z } != { celloutsig_1_2z[8:4], celloutsig_1_2z };
  assign celloutsig_0_20z = { celloutsig_0_11z[11:5], celloutsig_0_13z, celloutsig_0_6z } != celloutsig_0_14z[11:3];
  assign celloutsig_0_8z = { celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_5z } !== { celloutsig_0_2z[3:2], celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_7z };
  assign celloutsig_0_28z = { celloutsig_0_11z[6:5], celloutsig_0_19z, celloutsig_0_27z, celloutsig_0_23z } !== { _04_[2], celloutsig_0_25z, celloutsig_0_18z, celloutsig_0_9z, celloutsig_0_2z };
  assign celloutsig_1_2z = in_data[159:149] | { in_data[148:139], celloutsig_1_0z };
  assign celloutsig_1_19z = { celloutsig_1_7z[6:1], celloutsig_1_1z } | { in_data[110:107], celloutsig_1_13z, celloutsig_1_4z, celloutsig_1_3z };
  assign celloutsig_1_1z = ~^ in_data[128:116];
  assign celloutsig_0_26z = ~^ { celloutsig_0_12z[6], celloutsig_0_8z, _04_ };
  assign celloutsig_0_10z = { celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_7z, celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_9z, celloutsig_0_9z, celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_5z } - { in_data[58:45], celloutsig_0_9z, celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_0_14z = { celloutsig_0_11z[10:0], celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_5z } - { celloutsig_0_11z[11:2], celloutsig_0_2z };
  assign celloutsig_0_2z = { celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z } - { in_data[46:45], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_9z = ~((celloutsig_0_1z & celloutsig_0_2z[0]) | celloutsig_0_6z);
  assign celloutsig_1_4z = ~((celloutsig_1_0z & celloutsig_1_1z) | (celloutsig_1_0z & celloutsig_1_2z[0]));
  assign celloutsig_1_13z = ~((celloutsig_1_12z & celloutsig_1_5z) | (celloutsig_1_4z & celloutsig_1_11z));
  assign _03_[6] = _01_;
  assign _05_[2:1] = { _00_, _02_ };
  assign celloutsig_1_7z[0] = celloutsig_1_5z;
  assign { out_data[128], out_data[102:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_46z, celloutsig_0_47z };
endmodule
