5 13 101 6 *
8 /ptmp/covered/diags/verilog -t main -vcd aedge1.vcd -o aedge1.cdd -v aedge1.v -D DUMP
3 0 $root "$root" 0 NA 0 0 1
3 0 main "main" 0 aedge1.v 8 38 1
2 1 13 8000c 1 3d 5002 0 0 1 18 0 1 0 0 0 0 $u0
2 2 19 8000c 1 3d 5002 0 0 1 18 0 1 0 0 0 0 $u1
1 a 1 10 1070004 1 0 0 0 1 17 0 1 0 1 1 0
1 b 2 11 107000b 1 0 31 0 32 17 0 ffffffff 0 6 3 0
4 1 1 0 0
4 2 1 0 0
3 1 main.$u0 "main.$u0" 0 aedge1.v 0 17 1
2 3 14 20002 1 0 1008 0 0 32 48 1 0
2 4 14 10002 2 2c 900a 3 0 32 18 0 ffffffff 0 0 0 0
2 5 15 50005 1 0 1008 0 0 32 48 1 0
2 6 15 10001 0 1 1410 0 0 32 1 b
2 7 15 10005 1 37 1a 5 6
2 8 16 10007 1 68 1002 0 0 1 18 0 1 0 0 0 0
2 9 16 b000b 3 1 100c 0 0 1 1 a
2 10 16 b000b 5 29 100a 9 0 1 18 0 1 0 0 0 0
2 11 16 170017 1 0 1008 0 0 32 48 1 0
2 12 16 120012 2 1 1018 0 0 32 1 b
2 13 16 120017 2 f 1218 11 12 32 18 0 ffffffff ffffffff 6 0 0
2 14 16 e000e 0 1 1410 0 0 32 1 b
2 15 16 e0017 2 37 3a 13 14
4 15 6 10 10
4 10 0 15 0
4 8 0 0 10
4 7 0 8 8
4 4 11 7 0
3 1 main.$u1 "main.$u1" 0 aedge1.v 0 27 1
2 16 20 50008 1 0 21004 0 0 1 16 0 0
2 17 20 10001 0 1 1410 0 0 1 1 a
2 18 20 10008 1 37 16 16 17
2 19 21 20002 1 0 1008 0 0 32 48 5 0
2 20 21 10002 2 2c 900a 19 0 32 18 0 ffffffff 0 0 0 0
2 21 22 50008 1 0 21008 0 0 1 16 1 0
2 22 22 10001 0 1 1410 0 0 1 1 a
2 23 22 10008 1 37 1a 21 22
2 24 23 20002 1 0 1008 0 0 32 48 5 0
2 25 23 10002 2 2c 900a 24 0 32 18 0 ffffffff 0 0 0 0
2 26 24 50008 1 0 21008 0 0 1 16 1 0
2 27 24 10001 0 1 1410 0 0 1 1 a
2 28 24 10008 1 37 1a 26 27
2 29 25 20002 1 0 1008 0 0 32 48 5 0
2 30 25 10002 2 2c 900a 29 0 32 18 0 ffffffff 0 0 0 0
2 31 26 50008 1 0 21004 0 0 1 16 0 0
2 32 26 10001 0 1 1410 0 0 1 1 a
2 33 26 10008 1 37 16 31 32
4 33 0 0 0
4 30 0 33 0
4 28 0 30 30
4 25 0 28 0
4 23 0 25 25
4 20 0 23 0
4 18 11 20 20
3 1 main.$u2 "main.$u2" 0 aedge1.v 0 36 1
