<?xml version="1.0" encoding="UTF-8"?>
<module id="CSR" HW_revision="" XML_version="1" description="Control and Status Register">
     <register id="RAMBIST_CONTROL" acronym="RAMBIST_CONTROL" offset="0x502" width="8" description="RAM Memory Built-In Self-Test Control Register">
</register>
     <register id="RAMBIST_STATUS" acronym="RAMBIST_STATUS" offset="0x503" width="8" description="RAM Memory Built-In Self-Test Status Register">
</register>
     <register id="CLK_CTRL_STATUS" acronym="CLK_CTRL_STATUS" offset="0x504" width="8" description="M0 Frequency Control Register">
</register>
     <register id="FRAM_STATUS" acronym="FRAM_STATUS" offset="0x505" width="8" description="FRAM Parity check status Register">
</register>
     <register id="DIG_IF_CTRL" acronym="DIG_IF_CTRL" offset="0x506" width="8" description="Digital Interface Control Register">
</register>
     <register id="OWI_ERROR_STATUS_LO" acronym="OWI_ERROR_STATUS_LO" offset="0x508" width="8" description="OWI Error Status Low Register">
</register>
     <register id="OWI_ERROR_STATUS_HI" acronym="OWI_ERROR_STATUS_HI" offset="0x509" width="8" description="OWI Error Status High Register">
</register>
     <register id="OWI_INTERRUPT" acronym="OWI_INTERRUPT" offset="0x50A" width="8" description="OWI Interrupt Status Register">
</register>
     <register id="OWI_INTERRUPT_ENABLE" acronym="OWI_INTERRUPT_ENABLE" offset="0x50B" width="8" description="OWI Interrupt Control Register">
</register>
     <register id="FRAM_PAGE_ADDR" acronym="FRAM_PAGE_ADDR" offset="0x518" width="8" description="FRAM Page Address Register">
</register>
     <register id="DATA_WAVE_PAGE_ADDR" acronym="DATA_WAVE_PAGE_ADDR" offset="0x519" width="8" description="Data Waveform Page Address Register">
</register>
     <register id="DEVRAM_PAGE_ADDR" acronym="DEVRAM_PAGE_ADDR" offset="0x51A" width="8" description="Development RAM Page Address Register">
</register>
     <register id="WDOG_CTRL_STAT" acronym="WDOG_CTRL_STAT" offset="0x51C" width="8" description="Watchdog Control and Status Register">
</register>
     <register id="WDOG_TRIG_HIGH" acronym="WDOG_TRIG_HIGH" offset="0x51D" width="8" description="Watchdog High Trigger Register">
</register>
     <register id="WDOG_TRIG_LOW" acronym="WDOG_TRIG_LOW" offset="0x51E" width="8" description="Watchdog Low Trigger Register">
</register>
     <register id="DEMOD1_CONFIG" acronym="DEMOD1_CONFIG" offset="0x520" width="8" description="DEMOD1 Configuration Register">
</register>
     <register id="DEMOD2_CONFIG" acronym="DEMOD2_CONFIG" offset="0x521" width="8" description="DEMOD2 Configuration Register">
</register>
     <register id="ADC3_CONFIG" acronym="ADC3_CONFIG" offset="0x522" width="8" description="ADC3 Configuration Register">
</register>
     <register id="S1_S2_DEMOD_CFG_1" acronym="S1_S2_DEMOD_CFG_1" offset="0x524" width="8" description="S1 S2 DEMOD Configuration Register">
</register>
     <register id="S3_ADC_CFG_1" acronym="S3_ADC_CFG_1" offset="0x526" width="8" description="S3 ADC Configuration Register">
</register>
     <register id="S1_CFG" acronym="S1_CFG" offset="0x527" width="8" description="S1 Configuration Register">
</register>
     <register id="S2_CFG" acronym="S2_CFG" offset="0x528" width="8" description="S2 Configuration Register">
</register>
     <register id="S1_S2_CFG" acronym="S1_S2_CFG" offset="0x529" width="8" description="S1 S2 Configuration Register">
</register>
     <register id="S3_CFG" acronym="S3_CFG" offset="0x52A" width="8" description="S3 Configuration Register">
</register>
     <register id="S3_CFG_1" acronym="S3_CFG_1" offset="0x52B" width="8" description="S3 Configuration Register_1">
</register>
     <register id="DAC_REG0_1" acronym="DAC_REG0_1" offset="0x530" width="8" description="DAC Register0_1">
</register>
     <register id="DAC_REG0_2" acronym="DAC_REG0_2" offset="0x531" width="8" description="DAC Register0_2">
</register>
     <register id="DAC_CTRL_STATUS" acronym="DAC_CTRL_STATUS" offset="0x538" width="8" description="DAC Control and Status Register">
</register>
     <register id="DAC_CONFIG" acronym="DAC_CONFIG" offset="0x539" width="8" description="DAC Configuration Register">
</register>
     <register id="DAC_LPBK_CTRL" acronym="DAC_LPBK_CTRL" offset="0x53A" width="8" description="DAC Loopback Control Register">
</register>
     <register id="OP_STAGE_CTRL" acronym="OP_STAGE_CTRL" offset="0x53B" width="8" description="DAC Output Stage Control Register">
</register>
     <register id="LVDT_OP_CTRL" acronym="LVDT_OP_CTRL" offset="0x53C" width="8" description="LVDT Configuration Register">
</register>
     <register id="LVDT_LPBK_CTRL" acronym="LVDT_LPBK_CTRL" offset="0x53D" width="8" description="LVDT Loopback Configuration Register">
</register>
     <register id="CCS_CTRL" acronym="CCS_CTRL" offset="0x53E" width="8" description="Constant Current Source Configuration Register">
</register>
     <register id="AFEDIAG_CFG" acronym="AFEDIAG_CFG" offset="0x545" width="8" description="AFEDIAG Configuration Register">
</register>
     <register id="ALPWR" acronym="ALPWR" offset="0x550" width="8" description="ALPWR Register">
</register>
     <register id="DLPWR" acronym="DLPWR" offset="0x554" width="8" description="DLPWR Register">
</register>
     <register id="PSMON1" acronym="PSMON1" offset="0x558" width="8" description="PSMON1 Fault Detect Register">
</register>
     <register id="PSMON2" acronym="PSMON2" offset="0x559" width="8" description="PSMON2 Fault Detect Register">
</register>
     <register id="AFEDIAG" acronym="AFEDIAG" offset="0x55B" width="8" description="AFEDIAG Register">
</register>
     <register id="AFEDIAG1" acronym="AFEDIAG1" offset="0x55C" width="8" description="AFEDIAG1 Register">
</register>
     <register id="AFEDIAG3" acronym="AFEDIAG3" offset="0x55E" width="8" description="AFEDIAG3 Register">
</register>
     <register id="AFEDIAG4" acronym="AFEDIAG4" offset="0x55F" width="8" description="AFEDIAG4 Register">
</register>
     <register id="TOPDIG_MUX_SEL" acronym="TOPDIG_MUX_SEL" offset="0x560" width="8" description="TOPDIG Multiplexer Register">
</register>
     <register id="AMUX_ACT" acronym="AMUX_ACT" offset="0x564" width="8" description="Analog Multiplexer Activate Register">
</register>
     <register id="AMUX_TIN_MUX_CTRL" acronym="AMUX_TIN_MUX_CTRL" offset="0x565" width="8" description="TIN Analog Multiplexer Register">
</register>
     <register id="AMUX_TOUT_MUX_CTRL" acronym="AMUX_TOUT_MUX_CTRL" offset="0x566" width="8" description="TOUT Analog Multiplexer Register">
</register>
     <register id="AMUX_CTRL" acronym="AMUX_CTRL" offset="0x567" width="8" description="Analog Multiplexer Register">
</register>
     <register id="WAVEFORM_GEN_CTRL" acronym="WAVEFORM_GEN_CTRL" offset="0x578" width="8" description="Waveform Generation Control and Status Register">
</register>
     <register id="WAVEFORM_TABLE_LEN" acronym="WAVEFORM_TABLE_LEN" offset="0x57A" width="8" description="Waveform Table Length Register">
</register>
     <register id="WAVEFORM_DAC_OFFSET_0" acronym="WAVEFORM_DAC_OFFSET_0" offset="0x57C" width="8" description="Waveform DAC Offset Register_0">
</register>
     <register id="WAVEFORM_DAC_OFFSET_1" acronym="WAVEFORM_DAC_OFFSET_1" offset="0x57D" width="8" description="Waveform DAC Offset Register_1">
</register>
     <register id="FAST_DIV_NUMERATOR_1" acronym="FAST_DIV_NUMERATOR_1" offset="0x580" width="8" description="FAST_DIV_NUMERATOR_1 Register">
</register>
     <register id="FAST_DIV_NUMERATOR_2" acronym="FAST_DIV_NUMERATOR_2" offset="0x581" width="8" description="FAST_DIV_NUMERATOR_2 Register">
</register>
     <register id="FAST_DIV_NUMERATOR_3" acronym="FAST_DIV_NUMERATOR_3" offset="0x582" width="8" description="FAST_DIV_NUMERATOR_3 Register">
</register>
     <register id="FAST_DIV_NUMERATOR_4" acronym="FAST_DIV_NUMERATOR_4" offset="0x583" width="8" description="FAST_DIV_NUMERATOR_4 Register">
</register>
     <register id="FAST_DIV_DENOMINATOR_1" acronym="FAST_DIV_DENOMINATOR_1" offset="0x584" width="8" description="FAST_DIV_DENOMINATOR_1 Register">
</register>
     <register id="FAST_DIV_DENOMINATOR_2" acronym="FAST_DIV_DENOMINATOR_2" offset="0x585" width="8" description="FAST_DIV_DENOMINATOR_2 Register">
</register>
     <register id="FAST_DIV_DENOMINATOR_3" acronym="FAST_DIV_DENOMINATOR_3" offset="0x586" width="8" description="FAST_DIV_DENOMINATOR_3 Register">
</register>
     <register id="FAST_DIV_DENOMINATOR_4" acronym="FAST_DIV_DENOMINATOR_4" offset="0x587" width="8" description="FAST_DIV_DENOMINATOR_4 Register">
</register>
     <register id="FAST_DIV_CTRL" acronym="FAST_DIV_CTRL" offset="0x588" width="8" description="FAST_DIV Control Register">
</register>
     <register id="FAST_DIV_STAT" acronym="FAST_DIV_STAT" offset="0x58A" width="8" description="FAST_DIV Status Register">
</register>
     <register id="FAST_DIV_QUOTIENT_1" acronym="FAST_DIV_QUOTIENT_1" offset="0x58C" width="8" description="FAST_DIV_QUOTIENT_1 Register">
</register>
     <register id="FAST_DIV_QUOTIENT_2" acronym="FAST_DIV_QUOTIENT_2" offset="0x58D" width="8" description="FAST_DIV_QUOTIENT_2 Register">
</register>
     <register id="FAST_DIV_QUOTIENT_3" acronym="FAST_DIV_QUOTIENT_3" offset="0x58E" width="8" description="FAST_DIV_QUOTIENT_3 Register">
</register>
     <register id="FAST_DIV_QUOTIENT_4" acronym="FAST_DIV_QUOTIENT_4" offset="0x58F" width="8" description="FAST_DIV_QUOTIENT_4 Register">
</register>
     <register id="FAST_DIV_REMAINDER_1" acronym="FAST_DIV_REMAINDER_1" offset="0x590" width="8" description="FAST_DIV_REMAINDER_1 Register">
</register>
     <register id="FAST_DIV_REMAINDER_2" acronym="FAST_DIV_REMAINDER_2" offset="0x591" width="8" description="FAST_DIV_REMAINDER_2 Register">
</register>
     <register id="FAST_DIV_REMAINDER_3" acronym="FAST_DIV_REMAINDER_3" offset="0x592" width="8" description="FAST_DIV_REMAINDER_3 Register">
</register>
     <register id="FAST_DIV_REMAINDER_4" acronym="FAST_DIV_REMAINDER_4" offset="0x593" width="8" description="FAST_DIV_REMAINDER_4 Register">
</register>
     <register id="DEMOD1_BPF_B1_1" acronym="DEMOD1_BPF_B1_1" offset="0x598" width="8" description="DEMOD1_BPF_B1_1 Register">
</register>
     <register id="DEMOD1_BPF_B1_2" acronym="DEMOD1_BPF_B1_2" offset="0x599" width="8" description="DEMOD1_BPF_B1_2 Register">
</register>
     <register id="DEMOD1_BPF_B1_3" acronym="DEMOD1_BPF_B1_3" offset="0x59A" width="8" description="DEMOD1_BPF_B1_3 Register">
</register>
     <register id="DEMOD1_BPF_A2_1" acronym="DEMOD1_BPF_A2_1" offset="0x59C" width="8" description="DEMOD1_BPF_A2_1 Register">
</register>
     <register id="DEMOD1_BPF_A2_2" acronym="DEMOD1_BPF_A2_2" offset="0x59D" width="8" description="DEMOD1_BPF_A2_2 Register">
</register>
     <register id="DEMOD1_BPF_A2_3" acronym="DEMOD1_BPF_A2_3" offset="0x59E" width="8" description="DEMOD1_BPF_A2_3 Register">
</register>
     <register id="DEMOD1_BPF_A3_1" acronym="DEMOD1_BPF_A3_1" offset="0x5A0" width="8" description="DEMOD1_BPF_A3_1 Register">
</register>
     <register id="DEMOD1_BPF_A3_2" acronym="DEMOD1_BPF_A3_2" offset="0x5A1" width="8" description="DEMOD1_BPF_A3_2 Register">
</register>
     <register id="DEMOD1_BPF_A3_3" acronym="DEMOD1_BPF_A3_3" offset="0x5A2" width="8" description="DEMOD1_BPF_A3_3 Register">
</register>
     <register id="DEMOD1_LPF_B1_1" acronym="DEMOD1_LPF_B1_1" offset="0x5A4" width="8" description="DEMOD1_LPF_B1_1 Register">
</register>
     <register id="DEMOD1_LPF_B1_2" acronym="DEMOD1_LPF_B1_2" offset="0x5A5" width="8" description="DEMOD1_LPF_B1_2 Register">
</register>
     <register id="DEMOD1_LPF_A2_1" acronym="DEMOD1_LPF_A2_1" offset="0x5A8" width="8" description="DEMOD1_LPF_A2_1 Register">
</register>
     <register id="DEMOD1_LPF_A2_2" acronym="DEMOD1_LPF_A2_2" offset="0x5A9" width="8" description="DEMOD1_LPF_A2_2 Register">
</register>
     <register id="DEMOD2_BPF_B1_1" acronym="DEMOD2_BPF_B1_1" offset="0x5B4" width="8" description="DEMOD2_BPF_B1_1 Register">
</register>
     <register id="DEMOD2_BPF_B1_2" acronym="DEMOD2_BPF_B1_2" offset="0x5B5" width="8" description="DEMOD2_BPF_B1_2 Register">
</register>
     <register id="DEMOD2_BPF_B1_3" acronym="DEMOD2_BPF_B1_3" offset="0x5B6" width="8" description="DEMOD2_BPF_B1_3 Register">
</register>
     <register id="DEMOD2_BPF_A2_1" acronym="DEMOD2_BPF_A2_1" offset="0x5B8" width="8" description="DEMOD2_BPF_A2_1 Register">
</register>
     <register id="DEMOD2_BPF_A2_2" acronym="DEMOD2_BPF_A2_2" offset="0x5B9" width="8" description="DEMOD2_BPF_A2_2 Register">
</register>
     <register id="DEMOD2_BPF_A2_3" acronym="DEMOD2_BPF_A2_3" offset="0x5BA" width="8" description="DEMOD2_BPF_A2_3 Register">
</register>
     <register id="DEMOD2_BPF_A3_1" acronym="DEMOD2_BPF_A3_1" offset="0x5BC" width="8" description="DEMOD2_BPF_A3_1 Register">
</register>
     <register id="DEMOD2_BPF_A3_2" acronym="DEMOD2_BPF_A3_2" offset="0x5BD" width="8" description="DEMOD2_BPF_A3_2 Register">
</register>
     <register id="DEMOD2_BPF_A3_3" acronym="DEMOD2_BPF_A3_3" offset="0x5BE" width="8" description="DEMOD2_BPF_A3_3 Register">
</register>
     <register id="DEMOD2_LPF_B1_1" acronym="DEMOD2_LPF_B1_1" offset="0x5C0" width="8" description="DEMOD2_LPF_B1_1 Register">
</register>
     <register id="DEMOD2_LPF_B1_2" acronym="DEMOD2_LPF_B1_2" offset="0x5C1" width="8" description="DEMOD2_LPF_B1_2 Register">
</register>
     <register id="DEMOD2_LPF_A2_1" acronym="DEMOD2_LPF_A2_1" offset="0x5C4" width="8" description="DEMOD2_LPF_A2_1 Register">
</register>
     <register id="DEMOD2_LPF_A2_2" acronym="DEMOD2_LPF_A2_2" offset="0x5C5" width="8" description="DEMOD2_LPF_A2_2 Register">
</register>
     <register id="ADC3_VI_LPF_B1_1" acronym="ADC3_VI_LPF_B1_1" offset="0x5CC" width="8" description="ADC3_VI_LPF_B1_1 Register">
</register>
     <register id="ADC3_VI_LPF_B1_2" acronym="ADC3_VI_LPF_B1_2" offset="0x5CD" width="8" description="ADC3_VI_LPF_B1_2 Register">
</register>
     <register id="ADC3_VI_LPF_A2_1" acronym="ADC3_VI_LPF_A2_1" offset="0x5CE" width="8" description="ADC3_VI_LPF_A2_1 Register">
</register>
     <register id="ADC3_VI_LPF_A2_2" acronym="ADC3_VI_LPF_A2_2" offset="0x5CF" width="8" description="ADC3_VI_LPF_A2_2 Register">
</register>
     <register id="ADC3_PTAT_LPF_B1_1" acronym="ADC3_PTAT_LPF_B1_1" offset="0x5E0" width="8" description="ADC3_PTAT_LPF_B1_1 Register">
</register>
     <register id="ADC3_PTAT_LPF_B1_2" acronym="ADC3_PTAT_LPF_B1_2" offset="0x5E1" width="8" description="ADC3_PTAT_LPF_B1_2 Register">
</register>
     <register id="ADC3_PTAT_LPF_A2_1" acronym="ADC3_PTAT_LPF_A2_1" offset="0x5E2" width="8" description="ADC3_PTAT_LPF_A2_1 Register">
</register>
     <register id="ADC3_PTAT_LPF_A2_2" acronym="ADC3_PTAT_LPF_A2_2" offset="0x5E3" width="8" description="ADC3_PTAT_LPF_A2_2 Register">
</register>
     <register id="DAC_SIN_NDS1_1" acronym="DAC_SIN_NDS1_1" offset="0x5E4" width="8" description="DAC_SIN_NDS1_1 Register">
</register>
     <register id="DAC_SIN_NDS1_2" acronym="DAC_SIN_NDS1_2" offset="0x5E5" width="8" description="DAC_SIN_NDS1_2 Register">
</register>
     <register id="DAC_SIN_NDS2_1" acronym="DAC_SIN_NDS2_1" offset="0x5E6" width="8" description="DAC_SIN_NDS2_1 Register">
</register>
     <register id="DAC_SIN_NDS2_2" acronym="DAC_SIN_NDS2_2" offset="0x5E7" width="8" description="DAC_SIN_NDS2_2 Register">
</register>
     <register id="REVISION_ID1" acronym="REVISION_ID1" offset="0x400" width="8" description="Device Revision ID">
</register>
     <register id="REVISION_ID2" acronym="REVISION_ID2" offset="0x401" width="8" description="Digital Logic Revision ID">
</register>
     <register id="COM_MCU_TO_DIF_B1" acronym="COM_MCU_TO_DIF_B1" offset="0x404" width="8" description="COMBUF Microcontroller to Digital Interface Data1 Register">
</register>
     <register id="COM_MCU_TO_DIF_B2" acronym="COM_MCU_TO_DIF_B2" offset="0x405" width="8" description="COMBUF Microcontroller to Digital Interface Data2 Register">
</register>
     <register id="COM_TX_STATUS" acronym="COM_TX_STATUS" offset="0x406" width="8" description="COMBUF Transmit Status Register">
</register>
     <register id="COM_DIF_TO_MCU_B1" acronym="COM_DIF_TO_MCU_B1" offset="0x408" width="8" description="COMBUF Digital Interface to Microcontroller Data1 Register">
</register>
     <register id="COM_DIF_TO_MCU_B2" acronym="COM_DIF_TO_MCU_B2" offset="0x409" width="8" description="COMBUF Digital Interface to Microcontroller Data2 Register">
</register>
     <register id="COM_RX_STATUS" acronym="COM_RX_STATUS" offset="0x40A" width="8" description="COMBUF Receive Status Register">
</register>
     <register id="COM_RX_INT_ENABLE" acronym="COM_RX_INT_ENABLE" offset="0x40B" width="8" description="COMBUF Rx Interrupt Enable Register">
</register>
     <register id="MICRO_INTERFACE_CONTROL" acronym="MICRO_INTERFACE_CONTROL" offset="0x40C" width="8" description="Microcontroller Interface Register">
</register>
     <register id="SECLOCK" acronym="SECLOCK" offset="0x40D" width="8" description="Security Lock Enable Register">
</register>
     <register id="DEMOD1_DATA1" acronym="DEMOD1_DATA1" offset="0x410" width="8" description="DEMOD1_DATA1 Register">
</register>
     <register id="DEMOD1_DATA2" acronym="DEMOD1_DATA2" offset="0x411" width="8" description="DEMOD1_DATA2 Register">
</register>
     <register id="DEMOD1_DATA3" acronym="DEMOD1_DATA3" offset="0x412" width="8" description="DEMOD1_DATA3 Register">
</register>
     <register id="DEMOD1_DATA4" acronym="DEMOD1_DATA4" offset="0x413" width="8" description="DEMOD1_DATA4 Register">
</register>
     <register id="DEMOD2_DATA1" acronym="DEMOD2_DATA1" offset="0x414" width="8" description="DEMOD2_DATA1 Register">
</register>
     <register id="DEMOD2_DATA2" acronym="DEMOD2_DATA2" offset="0x415" width="8" description="DEMOD2_DATA2 Register">
</register>
     <register id="DEMOD2_DATA3" acronym="DEMOD2_DATA3" offset="0x416" width="8" description="DEMOD2_DATA3 Register">
</register>
     <register id="DEMOD2_DATA4" acronym="DEMOD2_DATA4" offset="0x417" width="8" description="DEMOD2_DATA4 Register">
</register>
     <register id="ADC3_VI_DATA1" acronym="ADC3_VI_DATA1" offset="0x41C" width="8" description="ADC3_VI_DATA1 Register">
</register>
     <register id="ADC3_VI_DATA2" acronym="ADC3_VI_DATA2" offset="0x41D" width="8" description="ADC3_VI_DATA2 Register">
</register>
     <register id="ADC3_VI_DATA3" acronym="ADC3_VI_DATA3" offset="0x41E" width="8" description="ADC3_VI_DATA3 Register">
</register>
     <register id="ADC3_VI_DATA4" acronym="ADC3_VI_DATA4" offset="0x41F" width="8" description="ADC3_VI_DATA4 Register">
</register>
     <register id="ADC3_PTAT_DATA1" acronym="ADC3_PTAT_DATA1" offset="0x428" width="8" description="ADC3_PTAT_DATA1 Register">
</register>
     <register id="ADC3_PTAT_DATA2" acronym="ADC3_PTAT_DATA2" offset="0x429" width="8" description="ADC3_PTAT_DATA2 Register">
</register>
     <register id="ADC3_PTAT_DATA3" acronym="ADC3_PTAT_DATA3" offset="0x42A" width="8" description="ADC3_PTAT_DATA3 Register">
</register>
     <register id="ADC3_PTAT_DATA4" acronym="ADC3_PTAT_DATA4" offset="0x42B" width="8" description="ADC3_PTAT_DATA4 Register">
</register>
     <register id="DEMOD1_PH1_DATA1" acronym="DEMOD1_PH1_DATA1" offset="0x42C" width="8" description="DEMOD1_PH1_DATA1 Register">
</register>
     <register id="DEMOD1_PH1_DATA2" acronym="DEMOD1_PH1_DATA2" offset="0x42D" width="8" description="DDEMOD1_PH1_DATA2 Register">
</register>
     <register id="DEMOD1_PH1_DATA3" acronym="DEMOD1_PH1_DATA3" offset="0x42E" width="8" description="DEMOD1_PH1_DATA3 Register">
</register>
     <register id="DEMOD1_PH1_DATA4" acronym="DEMOD1_PH1_DATA4" offset="0x42F" width="8" description="DEMOD1_PH1_DATA4 Register">
</register>
     <register id="DEMOD1_PH2_DATA1" acronym="DEMOD1_PH2_DATA1" offset="0x430" width="8" description="DEMOD1_PH2_DATA1 Register">
</register>
     <register id="DEMOD1_PH2_DATA2" acronym="DEMOD1_PH2_DATA2" offset="0x431" width="8" description="DEMOD1_PH2_DATA2 Register">
</register>
     <register id="DEMOD1_PH2_DATA3" acronym="DEMOD1_PH2_DATA3" offset="0x432" width="8" description="DEMOD1_PH2_DATA3 Register">
</register>
     <register id="DEMOD1_PH2_DATA4" acronym="DEMOD1_PH2_DATA4" offset="0x433" width="8" description="DEMOD1_PH2_DATA4 Register">
</register>
     <register id="DEMOD2_PH1_DATA1" acronym="DEMOD2_PH1_DATA1" offset="0x434" width="8" description="DEMOD2_PH1_DATA1 Register">
</register>
     <register id="DEMOD2_PH1_DATA2" acronym="DEMOD2_PH1_DATA2" offset="0x435" width="8" description="DDEMOD2_PH1_DATA2 Register">
</register>
     <register id="DEMOD2_PH1_DATA3" acronym="DEMOD2_PH1_DATA3" offset="0x436" width="8" description="DEMOD2_PH1_DATA3 Register">
</register>
     <register id="DEMOD2_PH1_DATA4" acronym="DEMOD2_PH1_DATA4" offset="0x437" width="8" description="DEMOD2_PH1_DATA4 Register">
</register>
     <register id="DEMOD2_PH2_DATA1" acronym="DEMOD2_PH2_DATA1" offset="0x438" width="8" description="DEMOD2_PH2_DATA1 Register">
</register>
     <register id="DEMOD2_PH2_DATA2" acronym="DEMOD2_PH2_DATA2" offset="0x439" width="8" description="DEMOD2_PH2_DATA2 Register">
</register>
     <register id="DEMOD2_PH2_DATA3" acronym="DEMOD2_PH2_DATA3" offset="0x43A" width="8" description="DEMOD2_PH2_DATA3 Register">
</register>
     <register id="DEMOD2_PH2_DATA4" acronym="DEMOD2_PH2_DATA4" offset="0x43B" width="8" description="DEMOD2_PH2_DATA4 Register">
</register>
     <register id="ADC3_COIL3_DATA1" acronym="ADC3_COIL3_DATA1" offset="0x43C" width="8" description="ADC3_COIL3_DATA1 Register">
</register>
     <register id="ADC3_COIL3_DATA2" acronym="ADC3_COIL3_DATA2" offset="0x43D" width="8" description="ADC3_COIL3_DATA2 Register">
</register>
     <register id="ADC3_COIL3_DATA3" acronym="ADC3_COIL3_DATA3" offset="0x43E" width="8" description="ADC3_COIL3_DATA3 Register">
</register>
     <register id="ADC3_COIL3_DATA4" acronym="ADC3_COIL3_DATA4" offset="0x43F" width="8" description="ADC3_COIL3_DATA4 Register">
</register>
     <register id="REMAP" acronym="REMAP" offset="0x220" width="8" description="REMAP Configuration Register">
</register>
     <register id="GPIO_INPUT" acronym="GPIO_INPUT" offset="0x230" width="8" description="GPIO Input Register">
</register>
     <register id="GPIO_OUTPUT" acronym="GPIO_OUTPUT" offset="0x231" width="8" description="GPIO Output Register">
</register>
     <register id="GPIO_DIR" acronym="GPIO_DIR" offset="0x232" width="8" description="GPIO Direction Configuration Register">
</register>
     <register id="GPIO_OTYPE" acronym="GPIO_OTYPE" offset="0x233" width="8" description="GPIO_OTYPE Register">
</register>
     <register id="PIN_MUX" acronym="PIN_MUX" offset="0x89" width="8" description="PIN_MUX Register">
</register>
</module>
