$date
	Wed Feb  4 15:17:19 2026
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module hierarchical_tb $end
$scope module dut $end
$var wire 4 ! a [3:0] $end
$var wire 4 " b [3:0] $end
$var wire 4 # c [3:0] $end
$var wire 1 $ clk $end
$var wire 4 % d [3:0] $end
$var wire 1 & rst_n $end
$var wire 4 ' result [3:0] $end
$var wire 4 ( mul_res [3:0] $end
$var wire 4 ) add_res [3:0] $end
$scope module adder1 $end
$var wire 4 * a [3:0] $end
$var wire 4 + b [3:0] $end
$var wire 1 $ clk $end
$var wire 1 & rst_n $end
$var wire 1 , r $end
$var reg 4 - result [3:0] $end
$upscope $end
$scope module multiplier1 $end
$var wire 4 . a [3:0] $end
$var wire 4 / b [3:0] $end
$var wire 1 $ clk $end
$var wire 1 & rst_n $end
$var wire 1 0 r $end
$var reg 4 1 result [3:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 1
x0
bx /
bx .
b0 -
x,
bx +
bx *
b0 )
b0 (
b0 '
0&
bx %
0$
bx #
bx "
bx !
$end
#1
1$
#2
0$
#3
1$
#4
0$
#5
1$
#6
0$
#7
1$
#8
0$
#9
1$
#10
0$
#11
1$
#12
0$
#13
1$
#14
0$
#15
1$
#16
0$
#17
1$
#18
0$
#19
1$
#20
0$
#21
1$
#22
0$
#23
1$
#24
0$
#25
1$
#26
0$
#27
1$
#28
0$
#29
1$
#30
0$
#31
b0x )
b0x -
bx '
b0x (
b0x 1
1&
1$
#32
10
0,
b1 %
b1 /
b1 #
b1 .
b1 "
b1 +
b1 !
b1 *
0$
#33
b0 '
b1 (
b1 1
b0 )
b0 -
1$
#34
0$
#35
1$
#36
0$
#37
1$
#38
0$
#39
1$
#40
0$
#41
1$
#42
0$
#43
1$
#44
0$
#45
1$
#46
0$
#47
1$
#48
0$
#49
1$
#50
0$
#51
1$
#52
0$
#53
1$
#54
0$
#55
1$
#56
0$
#57
1$
#58
0$
#59
1$
#60
0$
#61
1$
#62
0$
#63
1$
#64
0$
#65
1$
#66
0$
#67
1$
#68
0$
#69
1$
#70
0$
#71
1$
#72
0$
#73
1$
#74
0$
#75
1$
#76
0$
#77
1$
#78
0$
#79
1$
#80
0$
#81
1$
#82
0$
#83
1$
#84
0$
#85
1$
#86
0$
#87
1$
#88
0$
#89
1$
#90
0$
#91
1$
#92
0$
#93
1$
#94
0$
#95
1$
#96
0$
