================================
Clock Cycle #: 1
--------------------------------
Fetch          : 0000 set R0 #50
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=0   |   Status=valid   |
|   REG[ 1]   |   Value=0   |   Status=valid   |
|   REG[ 2]   |   Value=0   |   Status=valid   |
|   REG[ 3]   |   Value=0   |   Status=valid   |
|   REG[ 4]   |   Value=0   |   Status=valid   |
|   REG[ 5]   |   Value=0   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 2
--------------------------------
Decode         : 0000 set R0 #50
Fetch          : 0004 set R1 #50
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=0   |   Status=writing   |
|   REG[ 1]   |   Value=0   |   Status=valid   |
|   REG[ 2]   |   Value=0   |   Status=valid   |
|   REG[ 3]   |   Value=0   |   Status=valid   |
|   REG[ 4]   |   Value=0   |   Status=valid   |
|   REG[ 5]   |   Value=0   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 3
--------------------------------
EXa            : 0000 set R0 #50
Decode         : 0004 set R1 #50
Fetch          : 0008 set R2 #1000
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=0   |   Status=writing   |
|   REG[ 1]   |   Value=0   |   Status=writing   |
|   REG[ 2]   |   Value=0   |   Status=valid   |
|   REG[ 3]   |   Value=0   |   Status=valid   |
|   REG[ 4]   |   Value=0   |   Status=valid   |
|   REG[ 5]   |   Value=0   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 4
--------------------------------
Exb 1          : 0000 set R0 #50
EXa            : 0004 set R1 #50
Decode         : 0008 set R2 #1000
Fetch          : 0012 set R3 #4000
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=0   |   Status=writing   |
|   REG[ 1]   |   Value=0   |   Status=writing   |
|   REG[ 2]   |   Value=0   |   Status=writing   |
|   REG[ 3]   |   Value=0   |   Status=valid   |
|   REG[ 4]   |   Value=0   |   Status=valid   |
|   REG[ 5]   |   Value=0   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 5
--------------------------------
Exb 2          : 0000 set R0 #50
Exb 1          : 0004 set R1 #50
EXa            : 0008 set R2 #1000
Decode         : 0012 set R3 #4000
Fetch          : 0016 set R4 #7000
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=0   |   Status=writing   |
|   REG[ 1]   |   Value=0   |   Status=writing   |
|   REG[ 2]   |   Value=0   |   Status=writing   |
|   REG[ 3]   |   Value=0   |   Status=writing   |
|   REG[ 4]   |   Value=0   |   Status=valid   |
|   REG[ 5]   |   Value=0   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 6
--------------------------------
Memory 1       : 0000 set R0 #50
Exb 2          : 0004 set R1 #50
Exb 1          : 0008 set R2 #1000
EXa            : 0012 set R3 #4000
Decode         : 0016 set R4 #7000
Fetch          : 0020 set R5, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=0   |   Status=writing   |
|   REG[ 1]   |   Value=0   |   Status=writing   |
|   REG[ 2]   |   Value=0   |   Status=writing   |
|   REG[ 3]   |   Value=0   |   Status=writing   |
|   REG[ 4]   |   Value=0   |   Status=writing   |
|   REG[ 5]   |   Value=0   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 7
--------------------------------
Memory 2       : 0000 set R0 #50
Memory 1       : 0004 set R1 #50
Exb 2          : 0008 set R2 #1000
Exb 1          : 0012 set R3 #4000
EXa            : 0016 set R4 #7000
Decode         : 0020 set R5, #0
Fetch          : 0024 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=0   |   Status=writing   |
|   REG[ 1]   |   Value=0   |   Status=writing   |
|   REG[ 2]   |   Value=0   |   Status=writing   |
|   REG[ 3]   |   Value=0   |   Status=writing   |
|   REG[ 4]   |   Value=0   |   Status=writing   |
|   REG[ 5]   |   Value=0   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 8
--------------------------------
Memory 3       : 0000 set R0 #50
Memory 2       : 0004 set R1 #50
Memory 1       : 0008 set R2 #1000
Exb 2          : 0012 set R3 #4000
Exb 1          : 0016 set R4 #7000
EXa            : 0020 set R5, #0
Decode         : 0024 set R6, #0
Fetch          : 0028 sub R7, R5, R0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=0   |   Status=writing   |
|   REG[ 1]   |   Value=0   |   Status=writing   |
|   REG[ 2]   |   Value=0   |   Status=writing   |
|   REG[ 3]   |   Value=0   |   Status=writing   |
|   REG[ 4]   |   Value=0   |   Status=writing   |
|   REG[ 5]   |   Value=0   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 9
--------------------------------
Memory 4       : 0000 set R0 #50
Memory 3       : 0004 set R1 #50
Memory 2       : 0008 set R2 #1000
Memory 1       : 0012 set R3 #4000
Exb 2          : 0016 set R4 #7000
Exb 1          : 0020 set R5, #0
EXa            : 0024 set R6, #0
Decode         : 0028 sub R7, R5, R0
Fetch          : 0032 bgez R7, #0104
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=0   |   Status=writing   |
|   REG[ 1]   |   Value=0   |   Status=writing   |
|   REG[ 2]   |   Value=0   |   Status=writing   |
|   REG[ 3]   |   Value=0   |   Status=writing   |
|   REG[ 4]   |   Value=0   |   Status=writing   |
|   REG[ 5]   |   Value=0   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 10
--------------------------------
Writeback      : 0000 set R0 #50
Memory 4       : 0004 set R1 #50
Memory 3       : 0008 set R2 #1000
Memory 2       : 0012 set R3 #4000
Memory 1       : 0016 set R4 #7000
Exb 2          : 0020 set R5, #0
Exb 1          : 0024 set R6, #0
EXa            : 0028 sub R7, R5, R0
Decode         : 0032 bgez R7, #0104
Fetch          : 0036 sub R7, R6, R1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=0   |   Status=writing   |
|   REG[ 2]   |   Value=0   |   Status=writing   |
|   REG[ 3]   |   Value=0   |   Status=writing   |
|   REG[ 4]   |   Value=0   |   Status=writing   |
|   REG[ 5]   |   Value=0   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 11
--------------------------------
Writeback      : 0004 set R1 #50
Memory 4       : 0008 set R2 #1000
Memory 3       : 0012 set R3 #4000
Memory 2       : 0016 set R4 #7000
Memory 1       : 0020 set R5, #0
Exb 2          : 0024 set R6, #0
Exb 1          : 0028 sub R7, R5, R0
EXa            : 0032 bgez R7, #0104
Fetch          : 0036 sub R7, R6, R1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=0   |   Status=writing   |
|   REG[ 3]   |   Value=0   |   Status=writing   |
|   REG[ 4]   |   Value=0   |   Status=writing   |
|   REG[ 5]   |   Value=0   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 12
--------------------------------
Writeback      : 0008 set R2 #1000
Memory 4       : 0012 set R3 #4000
Memory 3       : 0016 set R4 #7000
Memory 2       : 0020 set R5, #0
Memory 1       : 0024 set R6, #0
Exb 2          : 0028 sub R7, R5, R0
Exb 1          : 0032 bgez R7, #0104
Decode         : 0036 sub R7, R6, R1
Fetch          : 0040 bgez R7, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=0   |   Status=writing   |
|   REG[ 4]   |   Value=0   |   Status=writing   |
|   REG[ 5]   |   Value=0   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 13
--------------------------------
Writeback      : 0012 set R3 #4000
Memory 4       : 0016 set R4 #7000
Memory 3       : 0020 set R5, #0
Memory 2       : 0024 set R6, #0
Memory 1       : 0028 sub R7, R5, R0
Exb 2          : 0032 bgez R7, #0104
EXa            : 0036 sub R7, R6, R1
Decode         : 0040 bgez R7, #0028
Fetch          : 0044 mul R7, R6, #4
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=0   |   Status=writing   |
|   REG[ 5]   |   Value=0   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 14
--------------------------------
Writeback      : 0016 set R4 #7000
Memory 4       : 0020 set R5, #0
Memory 3       : 0024 set R6, #0
Memory 2       : 0028 sub R7, R5, R0
Memory 1       : 0032 bgez R7, #0104
Exb 1          : 0036 sub R7, R6, R1
EXa            : 0040 bgez R7, #0028
Fetch          : 0044 mul R7, R6, #4
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=0   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 15
--------------------------------
Writeback      : 0020 set R5, #0
Memory 4       : 0024 set R6, #0
Memory 3       : 0028 sub R7, R5, R0
Memory 2       : 0032 bgez R7, #0104
Exb 2          : 0036 sub R7, R6, R1
Exb 1          : 0040 bgez R7, #0028
Decode         : 0044 mul R7, R6, #4
Fetch          : 0048 mul R8, R5, R1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=0   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 16
--------------------------------
Writeback      : 0024 set R6, #0
Memory 4       : 0028 sub R7, R5, R0
Memory 3       : 0032 bgez R7, #0104
Memory 1       : 0036 sub R7, R6, R1
Exb 2          : 0040 bgez R7, #0028
EXa            : 0044 mul R7, R6, #4
Decode         : 0048 mul R8, R5, R1
Fetch          : 0052 mul R9, R8, #4
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=0   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=0   |   Status=writing   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 17
--------------------------------
Writeback      : 0028 sub R7, R5, R0
Memory 4       : 0032 bgez R7, #0104
Memory 2       : 0036 sub R7, R6, R1
Memory 1       : 0040 bgez R7, #0028
Exb 1          : 0044 mul R7, R6, #4
EXa            : 0048 mul R8, R5, R1
Decode         : 0052 mul R9, R8, #4
Fetch          : 0056 add R10, R7, R9
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=0   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=-50   |   Status=writing   |
|   REG[ 8]   |   Value=0   |   Status=writing   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 18
--------------------------------
Writeback      : 0032 bgez R7, #0104
Memory 3       : 0036 sub R7, R6, R1
Memory 2       : 0040 bgez R7, #0028
Exb 2          : 0044 mul R7, R6, #4
Exb 1          : 0048 mul R8, R5, R1
Decode         : 0052 mul R9, R8, #4
Fetch          : 0056 add R10, R7, R9
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=0   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=-50   |   Status=writing   |
|   REG[ 8]   |   Value=0   |   Status=writing   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 19
--------------------------------
Memory 4       : 0036 sub R7, R6, R1
Memory 3       : 0040 bgez R7, #0028
Memory 1       : 0044 mul R7, R6, #4
Exb 2          : 0048 mul R8, R5, R1
Decode         : 0052 mul R9, R8, #4
Fetch          : 0056 add R10, R7, R9
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=0   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=-50   |   Status=writing   |
|   REG[ 8]   |   Value=0   |   Status=writing   |
|   REG[ 9]   |   Value=0   |   Status=writing   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 20
--------------------------------
Writeback      : 0036 sub R7, R6, R1
Memory 4       : 0040 bgez R7, #0028
Memory 2       : 0044 mul R7, R6, #4
Memory 1       : 0048 mul R8, R5, R1
EXa            : 0052 mul R9, R8, #4
Decode         : 0056 add R10, R7, R9
Fetch          : 0060 add R7, R2, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=0   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=-50   |   Status=writing   |
|   REG[ 8]   |   Value=0   |   Status=writing   |
|   REG[ 9]   |   Value=0   |   Status=writing   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 21
--------------------------------
Writeback      : 0040 bgez R7, #0028
Memory 3       : 0044 mul R7, R6, #4
Memory 2       : 0048 mul R8, R5, R1
Exb 1          : 0052 mul R9, R8, #4
Decode         : 0056 add R10, R7, R9
Fetch          : 0060 add R7, R2, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=0   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=-50   |   Status=writing   |
|   REG[ 8]   |   Value=0   |   Status=writing   |
|   REG[ 9]   |   Value=0   |   Status=writing   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 22
--------------------------------
Memory 4       : 0044 mul R7, R6, #4
Memory 3       : 0048 mul R8, R5, R1
Exb 2          : 0052 mul R9, R8, #4
Decode         : 0056 add R10, R7, R9
Fetch          : 0060 add R7, R2, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=0   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=-50   |   Status=writing   |
|   REG[ 8]   |   Value=0   |   Status=writing   |
|   REG[ 9]   |   Value=0   |   Status=writing   |
|   REG[10]   |   Value=0   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 23
--------------------------------
Writeback      : 0044 mul R7, R6, #4
Memory 4       : 0048 mul R8, R5, R1
Memory 1       : 0052 mul R9, R8, #4
EXa            : 0056 add R10, R7, R9
Decode         : 0060 add R7, R2, R10
Fetch          : 0064 ld R12, R7
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=0   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=0   |   Status=writing   |
|   REG[ 9]   |   Value=0   |   Status=writing   |
|   REG[10]   |   Value=0   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 24
--------------------------------
Writeback      : 0048 mul R8, R5, R1
Memory 2       : 0052 mul R9, R8, #4
Exb 1          : 0056 add R10, R7, R9
EXa            : 0060 add R7, R2, R10
Decode         : 0064 ld R12, R7
Fetch          : 0068 add R7, R3, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=0   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=writing   |
|   REG[10]   |   Value=0   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=writing   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 25
--------------------------------
Memory 3       : 0052 mul R9, R8, #4
Exb 2          : 0056 add R10, R7, R9
Exb 1          : 0060 add R7, R2, R10
EXa            : 0064 ld R12, R7
Decode         : 0068 add R7, R3, R10
Fetch          : 0072 ld R13, R7
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=0   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=writing   |
|   REG[10]   |   Value=0   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=writing   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 26
--------------------------------
Memory 4       : 0052 mul R9, R8, #4
Memory 1       : 0056 add R10, R7, R9
Exb 2          : 0060 add R7, R2, R10
Exb 1          : 0064 ld R12, R7
EXa            : 0068 add R7, R3, R10
Decode         : 0072 ld R13, R7
Fetch          : 0076 add R14, R12, R13
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=0   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=writing   |
|   REG[10]   |   Value=0   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=writing   |
|   REG[13]   |   Value=0   |   Status=writing   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 27
--------------------------------
Writeback      : 0052 mul R9, R8, #4
Memory 2       : 0056 add R10, R7, R9
Memory 1       : 0060 add R7, R2, R10
Exb 2          : 0064 ld R12, R7
Exb 1          : 0068 add R7, R3, R10
EXa            : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=0   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=writing   |
|   REG[13]   |   Value=0   |   Status=writing   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 28
--------------------------------
Memory 3       : 0056 add R10, R7, R9
Memory 2       : 0060 add R7, R2, R10
Memory 1       : 0064 ld R12, R7
Exb 2          : 0068 add R7, R3, R10
Exb 1          : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=0   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=writing   |
|   REG[13]   |   Value=0   |   Status=writing   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 29
--------------------------------
Memory 4       : 0056 add R10, R7, R9
Memory 3       : 0060 add R7, R2, R10
Memory 2       : 0064 ld R12, R7
Memory 1       : 0068 add R7, R3, R10
Exb 2          : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=0   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=writing   |
|   REG[13]   |   Value=0   |   Status=writing   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 30
--------------------------------
Writeback      : 0056 add R10, R7, R9
Memory 4       : 0060 add R7, R2, R10
Memory 3       : 0064 ld R12, R7
Memory 2       : 0068 add R7, R3, R10
Memory 1       : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=0   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=writing   |
|   REG[13]   |   Value=0   |   Status=writing   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 31
--------------------------------
Writeback      : 0060 add R7, R2, R10
Memory 4       : 0064 ld R12, R7
Memory 3       : 0068 add R7, R3, R10
Memory 2       : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=0   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=1000   |   Status=writing   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=writing   |
|   REG[13]   |   Value=0   |   Status=writing   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 32
--------------------------------
Writeback      : 0064 ld R12, R7
Memory 4       : 0068 add R7, R3, R10
Memory 3       : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=0   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=1000   |   Status=writing   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=109   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=writing   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 33
--------------------------------
Writeback      : 0068 add R7, R3, R10
Memory 4       : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=0   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=4000   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=109   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=writing   |
|   REG[14]   |   Value=0   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 34
--------------------------------
Writeback      : 0072 ld R13, R7
EXa            : 0076 add R14, R12, R13
Decode         : 0080 add R7, R4, R10
Fetch          : 0084 st R14, R7
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=0   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=4000   |   Status=writing   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=109   |   Status=valid   |
|   REG[13]   |   Value=41   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 35
--------------------------------
Exb 1          : 0076 add R14, R12, R13
EXa            : 0080 add R7, R4, R10
Decode         : 0084 st R14, R7
Fetch          : 0088 add R6, R6, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=0   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=4000   |   Status=writing   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=109   |   Status=valid   |
|   REG[13]   |   Value=41   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 36
--------------------------------
Exb 2          : 0076 add R14, R12, R13
Exb 1          : 0080 add R7, R4, R10
EXa            : 0084 st R14, R7
Decode         : 0088 add R6, R6, #1
Fetch          : 0092 add R5, R5, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=0   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=4000   |   Status=writing   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=109   |   Status=valid   |
|   REG[13]   |   Value=41   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 37
--------------------------------
Memory 1       : 0076 add R14, R12, R13
Exb 2          : 0080 add R7, R4, R10
Exb 1          : 0084 st R14, R7
EXa            : 0088 add R6, R6, #1
Decode         : 0092 add R5, R5, #1
Fetch          : 0096 set R7, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=0   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=4000   |   Status=writing   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=109   |   Status=valid   |
|   REG[13]   |   Value=41   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 38
--------------------------------
Memory 2       : 0076 add R14, R12, R13
Memory 1       : 0080 add R7, R4, R10
Exb 2          : 0084 st R14, R7
Exb 1          : 0088 add R6, R6, #1
EXa            : 0092 add R5, R5, #1
Decode         : 0096 set R7, #0
Fetch          : 0100 bez R7, #0036
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=0   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=4000   |   Status=writing   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=109   |   Status=valid   |
|   REG[13]   |   Value=41   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 39
--------------------------------
Memory 3       : 0076 add R14, R12, R13
Memory 2       : 0080 add R7, R4, R10
Memory 1       : 0084 st R14, R7
Exb 2          : 0088 add R6, R6, #1
Exb 1          : 0092 add R5, R5, #1
EXa            : 0096 set R7, #0
Decode         : 0100 bez R7, #0036
Fetch          : 0104 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=0   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=4000   |   Status=writing   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=109   |   Status=valid   |
|   REG[13]   |   Value=41   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 40
--------------------------------
Memory 4       : 0076 add R14, R12, R13
Memory 3       : 0080 add R7, R4, R10
Memory 2       : 0084 st R14, R7
Memory 1       : 0088 add R6, R6, #1
Exb 2          : 0092 add R5, R5, #1
Exb 1          : 0096 set R7, #0
EXa            : 0100 bez R7, #0036
Fetch          : 0036 sub R7, R6, R1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=0   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=4000   |   Status=writing   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=109   |   Status=valid   |
|   REG[13]   |   Value=41   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 41
--------------------------------
Writeback      : 0076 add R14, R12, R13
Memory 4       : 0080 add R7, R4, R10
Memory 3       : 0084 st R14, R7
Memory 2       : 0088 add R6, R6, #1
Memory 1       : 0092 add R5, R5, #1
Exb 2          : 0096 set R7, #0
Exb 1          : 0100 bez R7, #0036
Decode         : 0036 sub R7, R6, R1
Fetch          : 0040 bgez R7, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=0   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=4000   |   Status=writing   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=109   |   Status=valid   |
|   REG[13]   |   Value=41   |   Status=valid   |
|   REG[14]   |   Value=150   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 42
--------------------------------
Writeback      : 0080 add R7, R4, R10
Memory 4       : 0084 st R14, R7
Memory 3       : 0088 add R6, R6, #1
Memory 2       : 0092 add R5, R5, #1
Memory 1       : 0096 set R7, #0
Exb 2          : 0100 bez R7, #0036
EXa            : 0036 sub R7, R6, R1
Decode         : 0040 bgez R7, #0028
Fetch          : 0044 mul R7, R6, #4
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=0   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=7000   |   Status=writing   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=109   |   Status=valid   |
|   REG[13]   |   Value=41   |   Status=valid   |
|   REG[14]   |   Value=150   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 43
--------------------------------
Writeback      : 0084 st R14, R7
Memory 4       : 0088 add R6, R6, #1
Memory 3       : 0092 add R5, R5, #1
Memory 2       : 0096 set R7, #0
Memory 1       : 0100 bez R7, #0036
Exb 1          : 0036 sub R7, R6, R1
EXa            : 0040 bgez R7, #0028
Fetch          : 0044 mul R7, R6, #4
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=0   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=7000   |   Status=writing   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=109   |   Status=valid   |
|   REG[13]   |   Value=41   |   Status=valid   |
|   REG[14]   |   Value=150   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 44
--------------------------------
Writeback      : 0088 add R6, R6, #1
Memory 4       : 0092 add R5, R5, #1
Memory 3       : 0096 set R7, #0
Memory 2       : 0100 bez R7, #0036
Exb 2          : 0036 sub R7, R6, R1
Exb 1          : 0040 bgez R7, #0028
Decode         : 0044 mul R7, R6, #4
Fetch          : 0048 mul R8, R5, R1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=0   |   Status=writing   |
|   REG[ 6]   |   Value=1   |   Status=valid   |
|   REG[ 7]   |   Value=7000   |   Status=writing   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=109   |   Status=valid   |
|   REG[13]   |   Value=41   |   Status=valid   |
|   REG[14]   |   Value=150   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 45
--------------------------------
Writeback      : 0092 add R5, R5, #1
Memory 4       : 0096 set R7, #0
Memory 3       : 0100 bez R7, #0036
Memory 1       : 0036 sub R7, R6, R1
Exb 2          : 0040 bgez R7, #0028
EXa            : 0044 mul R7, R6, #4
Decode         : 0048 mul R8, R5, R1
Fetch          : 0052 mul R9, R8, #4
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=1   |   Status=valid   |
|   REG[ 6]   |   Value=1   |   Status=valid   |
|   REG[ 7]   |   Value=7000   |   Status=writing   |
|   REG[ 8]   |   Value=0   |   Status=writing   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=109   |   Status=valid   |
|   REG[13]   |   Value=41   |   Status=valid   |
|   REG[14]   |   Value=150   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 46
--------------------------------
Writeback      : 0096 set R7, #0
Memory 4       : 0100 bez R7, #0036
Memory 2       : 0036 sub R7, R6, R1
Memory 1       : 0040 bgez R7, #0028
Exb 1          : 0044 mul R7, R6, #4
EXa            : 0048 mul R8, R5, R1
Decode         : 0052 mul R9, R8, #4
Fetch          : 0056 add R10, R7, R9
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=1   |   Status=valid   |
|   REG[ 6]   |   Value=1   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=0   |   Status=writing   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=109   |   Status=valid   |
|   REG[13]   |   Value=41   |   Status=valid   |
|   REG[14]   |   Value=150   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 47
--------------------------------
Writeback      : 0100 bez R7, #0036
Memory 3       : 0036 sub R7, R6, R1
Memory 2       : 0040 bgez R7, #0028
Exb 2          : 0044 mul R7, R6, #4
Exb 1          : 0048 mul R8, R5, R1
Decode         : 0052 mul R9, R8, #4
Fetch          : 0056 add R10, R7, R9
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=1   |   Status=valid   |
|   REG[ 6]   |   Value=1   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=0   |   Status=writing   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=109   |   Status=valid   |
|   REG[13]   |   Value=41   |   Status=valid   |
|   REG[14]   |   Value=150   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 48
--------------------------------
Memory 4       : 0036 sub R7, R6, R1
Memory 3       : 0040 bgez R7, #0028
Memory 1       : 0044 mul R7, R6, #4
Exb 2          : 0048 mul R8, R5, R1
Decode         : 0052 mul R9, R8, #4
Fetch          : 0056 add R10, R7, R9
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=1   |   Status=valid   |
|   REG[ 6]   |   Value=1   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=0   |   Status=writing   |
|   REG[ 9]   |   Value=0   |   Status=writing   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=109   |   Status=valid   |
|   REG[13]   |   Value=41   |   Status=valid   |
|   REG[14]   |   Value=150   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 49
--------------------------------
Writeback      : 0036 sub R7, R6, R1
Memory 4       : 0040 bgez R7, #0028
Memory 2       : 0044 mul R7, R6, #4
Memory 1       : 0048 mul R8, R5, R1
EXa            : 0052 mul R9, R8, #4
Decode         : 0056 add R10, R7, R9
Fetch          : 0060 add R7, R2, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=1   |   Status=valid   |
|   REG[ 6]   |   Value=1   |   Status=valid   |
|   REG[ 7]   |   Value=-49   |   Status=writing   |
|   REG[ 8]   |   Value=0   |   Status=writing   |
|   REG[ 9]   |   Value=0   |   Status=writing   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=109   |   Status=valid   |
|   REG[13]   |   Value=41   |   Status=valid   |
|   REG[14]   |   Value=150   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 50
--------------------------------
Writeback      : 0040 bgez R7, #0028
Memory 3       : 0044 mul R7, R6, #4
Memory 2       : 0048 mul R8, R5, R1
Exb 1          : 0052 mul R9, R8, #4
Decode         : 0056 add R10, R7, R9
Fetch          : 0060 add R7, R2, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=1   |   Status=valid   |
|   REG[ 6]   |   Value=1   |   Status=valid   |
|   REG[ 7]   |   Value=-49   |   Status=writing   |
|   REG[ 8]   |   Value=0   |   Status=writing   |
|   REG[ 9]   |   Value=0   |   Status=writing   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=109   |   Status=valid   |
|   REG[13]   |   Value=41   |   Status=valid   |
|   REG[14]   |   Value=150   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 51
--------------------------------
Memory 4       : 0044 mul R7, R6, #4
Memory 3       : 0048 mul R8, R5, R1
Exb 2          : 0052 mul R9, R8, #4
Decode         : 0056 add R10, R7, R9
Fetch          : 0060 add R7, R2, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=1   |   Status=valid   |
|   REG[ 6]   |   Value=1   |   Status=valid   |
|   REG[ 7]   |   Value=-49   |   Status=writing   |
|   REG[ 8]   |   Value=0   |   Status=writing   |
|   REG[ 9]   |   Value=0   |   Status=writing   |
|   REG[10]   |   Value=0   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=109   |   Status=valid   |
|   REG[13]   |   Value=41   |   Status=valid   |
|   REG[14]   |   Value=150   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 52
--------------------------------
Writeback      : 0044 mul R7, R6, #4
Memory 4       : 0048 mul R8, R5, R1
Memory 1       : 0052 mul R9, R8, #4
EXa            : 0056 add R10, R7, R9
Decode         : 0060 add R7, R2, R10
Fetch          : 0064 ld R12, R7
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=1   |   Status=valid   |
|   REG[ 6]   |   Value=1   |   Status=valid   |
|   REG[ 7]   |   Value=4   |   Status=writing   |
|   REG[ 8]   |   Value=0   |   Status=writing   |
|   REG[ 9]   |   Value=0   |   Status=writing   |
|   REG[10]   |   Value=0   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=109   |   Status=valid   |
|   REG[13]   |   Value=41   |   Status=valid   |
|   REG[14]   |   Value=150   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 53
--------------------------------
Writeback      : 0048 mul R8, R5, R1
Memory 2       : 0052 mul R9, R8, #4
Exb 1          : 0056 add R10, R7, R9
EXa            : 0060 add R7, R2, R10
Decode         : 0064 ld R12, R7
Fetch          : 0068 add R7, R3, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=1   |   Status=valid   |
|   REG[ 6]   |   Value=1   |   Status=valid   |
|   REG[ 7]   |   Value=4   |   Status=writing   |
|   REG[ 8]   |   Value=50   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=writing   |
|   REG[10]   |   Value=0   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=109   |   Status=writing   |
|   REG[13]   |   Value=41   |   Status=valid   |
|   REG[14]   |   Value=150   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 54
--------------------------------
Memory 3       : 0052 mul R9, R8, #4
Exb 2          : 0056 add R10, R7, R9
Exb 1          : 0060 add R7, R2, R10
EXa            : 0064 ld R12, R7
Decode         : 0068 add R7, R3, R10
Fetch          : 0072 ld R13, R7
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=1   |   Status=valid   |
|   REG[ 6]   |   Value=1   |   Status=valid   |
|   REG[ 7]   |   Value=4   |   Status=writing   |
|   REG[ 8]   |   Value=50   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=writing   |
|   REG[10]   |   Value=0   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=109   |   Status=writing   |
|   REG[13]   |   Value=41   |   Status=valid   |
|   REG[14]   |   Value=150   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 55
--------------------------------
Memory 4       : 0052 mul R9, R8, #4
Memory 1       : 0056 add R10, R7, R9
Exb 2          : 0060 add R7, R2, R10
Exb 1          : 0064 ld R12, R7
EXa            : 0068 add R7, R3, R10
Decode         : 0072 ld R13, R7
Fetch          : 0076 add R14, R12, R13
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=1   |   Status=valid   |
|   REG[ 6]   |   Value=1   |   Status=valid   |
|   REG[ 7]   |   Value=4   |   Status=writing   |
|   REG[ 8]   |   Value=50   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=writing   |
|   REG[10]   |   Value=0   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=109   |   Status=writing   |
|   REG[13]   |   Value=41   |   Status=writing   |
|   REG[14]   |   Value=150   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 56
--------------------------------
Writeback      : 0052 mul R9, R8, #4
Memory 2       : 0056 add R10, R7, R9
Memory 1       : 0060 add R7, R2, R10
Exb 2          : 0064 ld R12, R7
Exb 1          : 0068 add R7, R3, R10
EXa            : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=1   |   Status=valid   |
|   REG[ 6]   |   Value=1   |   Status=valid   |
|   REG[ 7]   |   Value=4   |   Status=writing   |
|   REG[ 8]   |   Value=50   |   Status=valid   |
|   REG[ 9]   |   Value=200   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=109   |   Status=writing   |
|   REG[13]   |   Value=41   |   Status=writing   |
|   REG[14]   |   Value=150   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 57
--------------------------------
Memory 3       : 0056 add R10, R7, R9
Memory 2       : 0060 add R7, R2, R10
Memory 1       : 0064 ld R12, R7
Exb 2          : 0068 add R7, R3, R10
Exb 1          : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=1   |   Status=valid   |
|   REG[ 6]   |   Value=1   |   Status=valid   |
|   REG[ 7]   |   Value=4   |   Status=writing   |
|   REG[ 8]   |   Value=50   |   Status=valid   |
|   REG[ 9]   |   Value=200   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=109   |   Status=writing   |
|   REG[13]   |   Value=41   |   Status=writing   |
|   REG[14]   |   Value=150   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 58
--------------------------------
Memory 4       : 0056 add R10, R7, R9
Memory 3       : 0060 add R7, R2, R10
Memory 2       : 0064 ld R12, R7
Memory 1       : 0068 add R7, R3, R10
Exb 2          : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=1   |   Status=valid   |
|   REG[ 6]   |   Value=1   |   Status=valid   |
|   REG[ 7]   |   Value=4   |   Status=writing   |
|   REG[ 8]   |   Value=50   |   Status=valid   |
|   REG[ 9]   |   Value=200   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=109   |   Status=writing   |
|   REG[13]   |   Value=41   |   Status=writing   |
|   REG[14]   |   Value=150   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 59
--------------------------------
Writeback      : 0056 add R10, R7, R9
Memory 4       : 0060 add R7, R2, R10
Memory 3       : 0064 ld R12, R7
Memory 2       : 0068 add R7, R3, R10
Memory 1       : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=1   |   Status=valid   |
|   REG[ 6]   |   Value=1   |   Status=valid   |
|   REG[ 7]   |   Value=4   |   Status=writing   |
|   REG[ 8]   |   Value=50   |   Status=valid   |
|   REG[ 9]   |   Value=200   |   Status=valid   |
|   REG[10]   |   Value=204   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=109   |   Status=writing   |
|   REG[13]   |   Value=41   |   Status=writing   |
|   REG[14]   |   Value=150   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 60
--------------------------------
Writeback      : 0060 add R7, R2, R10
Memory 4       : 0064 ld R12, R7
Memory 3       : 0068 add R7, R3, R10
Memory 2       : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=1   |   Status=valid   |
|   REG[ 6]   |   Value=1   |   Status=valid   |
|   REG[ 7]   |   Value=1204   |   Status=writing   |
|   REG[ 8]   |   Value=50   |   Status=valid   |
|   REG[ 9]   |   Value=200   |   Status=valid   |
|   REG[10]   |   Value=204   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=109   |   Status=writing   |
|   REG[13]   |   Value=41   |   Status=writing   |
|   REG[14]   |   Value=150   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 61
--------------------------------
Writeback      : 0064 ld R12, R7
Memory 4       : 0068 add R7, R3, R10
Memory 3       : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=1   |   Status=valid   |
|   REG[ 6]   |   Value=1   |   Status=valid   |
|   REG[ 7]   |   Value=1204   |   Status=writing   |
|   REG[ 8]   |   Value=50   |   Status=valid   |
|   REG[ 9]   |   Value=200   |   Status=valid   |
|   REG[10]   |   Value=204   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=127   |   Status=valid   |
|   REG[13]   |   Value=41   |   Status=writing   |
|   REG[14]   |   Value=150   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 62
--------------------------------
Writeback      : 0068 add R7, R3, R10
Memory 4       : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=1   |   Status=valid   |
|   REG[ 6]   |   Value=1   |   Status=valid   |
|   REG[ 7]   |   Value=4204   |   Status=valid   |
|   REG[ 8]   |   Value=50   |   Status=valid   |
|   REG[ 9]   |   Value=200   |   Status=valid   |
|   REG[10]   |   Value=204   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=127   |   Status=valid   |
|   REG[13]   |   Value=41   |   Status=writing   |
|   REG[14]   |   Value=150   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 63
--------------------------------
Writeback      : 0072 ld R13, R7
EXa            : 0076 add R14, R12, R13
Decode         : 0080 add R7, R4, R10
Fetch          : 0084 st R14, R7
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=1   |   Status=valid   |
|   REG[ 6]   |   Value=1   |   Status=valid   |
|   REG[ 7]   |   Value=4204   |   Status=writing   |
|   REG[ 8]   |   Value=50   |   Status=valid   |
|   REG[ 9]   |   Value=200   |   Status=valid   |
|   REG[10]   |   Value=204   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=127   |   Status=valid   |
|   REG[13]   |   Value=122   |   Status=valid   |
|   REG[14]   |   Value=150   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 64
--------------------------------
Exb 1          : 0076 add R14, R12, R13
EXa            : 0080 add R7, R4, R10
Decode         : 0084 st R14, R7
Fetch          : 0088 add R6, R6, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=1   |   Status=valid   |
|   REG[ 6]   |   Value=1   |   Status=valid   |
|   REG[ 7]   |   Value=4204   |   Status=writing   |
|   REG[ 8]   |   Value=50   |   Status=valid   |
|   REG[ 9]   |   Value=200   |   Status=valid   |
|   REG[10]   |   Value=204   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=127   |   Status=valid   |
|   REG[13]   |   Value=122   |   Status=valid   |
|   REG[14]   |   Value=150   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 65
--------------------------------
Exb 2          : 0076 add R14, R12, R13
Exb 1          : 0080 add R7, R4, R10
EXa            : 0084 st R14, R7
Decode         : 0088 add R6, R6, #1
Fetch          : 0092 add R5, R5, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=1   |   Status=valid   |
|   REG[ 6]   |   Value=1   |   Status=writing   |
|   REG[ 7]   |   Value=4204   |   Status=writing   |
|   REG[ 8]   |   Value=50   |   Status=valid   |
|   REG[ 9]   |   Value=200   |   Status=valid   |
|   REG[10]   |   Value=204   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=127   |   Status=valid   |
|   REG[13]   |   Value=122   |   Status=valid   |
|   REG[14]   |   Value=150   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 66
--------------------------------
Memory 1       : 0076 add R14, R12, R13
Exb 2          : 0080 add R7, R4, R10
Exb 1          : 0084 st R14, R7
EXa            : 0088 add R6, R6, #1
Decode         : 0092 add R5, R5, #1
Fetch          : 0096 set R7, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=1   |   Status=writing   |
|   REG[ 6]   |   Value=1   |   Status=writing   |
|   REG[ 7]   |   Value=4204   |   Status=writing   |
|   REG[ 8]   |   Value=50   |   Status=valid   |
|   REG[ 9]   |   Value=200   |   Status=valid   |
|   REG[10]   |   Value=204   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=127   |   Status=valid   |
|   REG[13]   |   Value=122   |   Status=valid   |
|   REG[14]   |   Value=150   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 67
--------------------------------
Memory 2       : 0076 add R14, R12, R13
Memory 1       : 0080 add R7, R4, R10
Exb 2          : 0084 st R14, R7
Exb 1          : 0088 add R6, R6, #1
EXa            : 0092 add R5, R5, #1
Decode         : 0096 set R7, #0
Fetch          : 0100 bez R7, #0036
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=1   |   Status=writing   |
|   REG[ 6]   |   Value=1   |   Status=writing   |
|   REG[ 7]   |   Value=4204   |   Status=writing   |
|   REG[ 8]   |   Value=50   |   Status=valid   |
|   REG[ 9]   |   Value=200   |   Status=valid   |
|   REG[10]   |   Value=204   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=127   |   Status=valid   |
|   REG[13]   |   Value=122   |   Status=valid   |
|   REG[14]   |   Value=150   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 68
--------------------------------
Memory 3       : 0076 add R14, R12, R13
Memory 2       : 0080 add R7, R4, R10
Memory 1       : 0084 st R14, R7
Exb 2          : 0088 add R6, R6, #1
Exb 1          : 0092 add R5, R5, #1
EXa            : 0096 set R7, #0
Decode         : 0100 bez R7, #0036
Fetch          : 0104 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=1   |   Status=writing   |
|   REG[ 6]   |   Value=1   |   Status=writing   |
|   REG[ 7]   |   Value=4204   |   Status=writing   |
|   REG[ 8]   |   Value=50   |   Status=valid   |
|   REG[ 9]   |   Value=200   |   Status=valid   |
|   REG[10]   |   Value=204   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=127   |   Status=valid   |
|   REG[13]   |   Value=122   |   Status=valid   |
|   REG[14]   |   Value=150   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 69
--------------------------------
Memory 4       : 0076 add R14, R12, R13
Memory 3       : 0080 add R7, R4, R10
Memory 2       : 0084 st R14, R7
Memory 1       : 0088 add R6, R6, #1
Exb 2          : 0092 add R5, R5, #1
Exb 1          : 0096 set R7, #0
EXa            : 0100 bez R7, #0036
Fetch          : 0036 sub R7, R6, R1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=1   |   Status=writing   |
|   REG[ 6]   |   Value=1   |   Status=writing   |
|   REG[ 7]   |   Value=4204   |   Status=writing   |
|   REG[ 8]   |   Value=50   |   Status=valid   |
|   REG[ 9]   |   Value=200   |   Status=valid   |
|   REG[10]   |   Value=204   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=127   |   Status=valid   |
|   REG[13]   |   Value=122   |   Status=valid   |
|   REG[14]   |   Value=150   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 70
--------------------------------
Writeback      : 0076 add R14, R12, R13
Memory 4       : 0080 add R7, R4, R10
Memory 3       : 0084 st R14, R7
Memory 2       : 0088 add R6, R6, #1
Memory 1       : 0092 add R5, R5, #1
Exb 2          : 0096 set R7, #0
Exb 1          : 0100 bez R7, #0036
Decode         : 0036 sub R7, R6, R1
Fetch          : 0040 bgez R7, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=1   |   Status=writing   |
|   REG[ 6]   |   Value=1   |   Status=writing   |
|   REG[ 7]   |   Value=4204   |   Status=writing   |
|   REG[ 8]   |   Value=50   |   Status=valid   |
|   REG[ 9]   |   Value=200   |   Status=valid   |
|   REG[10]   |   Value=204   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=127   |   Status=valid   |
|   REG[13]   |   Value=122   |   Status=valid   |
|   REG[14]   |   Value=249   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 71
--------------------------------
Writeback      : 0080 add R7, R4, R10
Memory 4       : 0084 st R14, R7
Memory 3       : 0088 add R6, R6, #1
Memory 2       : 0092 add R5, R5, #1
Memory 1       : 0096 set R7, #0
Exb 2          : 0100 bez R7, #0036
EXa            : 0036 sub R7, R6, R1
Decode         : 0040 bgez R7, #0028
Fetch          : 0044 mul R7, R6, #4
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=1   |   Status=writing   |
|   REG[ 6]   |   Value=1   |   Status=writing   |
|   REG[ 7]   |   Value=7204   |   Status=writing   |
|   REG[ 8]   |   Value=50   |   Status=valid   |
|   REG[ 9]   |   Value=200   |   Status=valid   |
|   REG[10]   |   Value=204   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=127   |   Status=valid   |
|   REG[13]   |   Value=122   |   Status=valid   |
|   REG[14]   |   Value=249   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 72
--------------------------------
Writeback      : 0084 st R14, R7
Memory 4       : 0088 add R6, R6, #1
Memory 3       : 0092 add R5, R5, #1
Memory 2       : 0096 set R7, #0
Memory 1       : 0100 bez R7, #0036
Exb 1          : 0036 sub R7, R6, R1
EXa            : 0040 bgez R7, #0028
Fetch          : 0044 mul R7, R6, #4
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=1   |   Status=writing   |
|   REG[ 6]   |   Value=1   |   Status=writing   |
|   REG[ 7]   |   Value=7204   |   Status=writing   |
|   REG[ 8]   |   Value=50   |   Status=valid   |
|   REG[ 9]   |   Value=200   |   Status=valid   |
|   REG[10]   |   Value=204   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=127   |   Status=valid   |
|   REG[13]   |   Value=122   |   Status=valid   |
|   REG[14]   |   Value=249   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 73
--------------------------------
Writeback      : 0088 add R6, R6, #1
Memory 4       : 0092 add R5, R5, #1
Memory 3       : 0096 set R7, #0
Memory 2       : 0100 bez R7, #0036
Exb 2          : 0036 sub R7, R6, R1
Exb 1          : 0040 bgez R7, #0028
Decode         : 0044 mul R7, R6, #4
Fetch          : 0048 mul R8, R5, R1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=1   |   Status=writing   |
|   REG[ 6]   |   Value=2   |   Status=valid   |
|   REG[ 7]   |   Value=7204   |   Status=writing   |
|   REG[ 8]   |   Value=50   |   Status=valid   |
|   REG[ 9]   |   Value=200   |   Status=valid   |
|   REG[10]   |   Value=204   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=127   |   Status=valid   |
|   REG[13]   |   Value=122   |   Status=valid   |
|   REG[14]   |   Value=249   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 74
--------------------------------
Writeback      : 0092 add R5, R5, #1
Memory 4       : 0096 set R7, #0
Memory 3       : 0100 bez R7, #0036
Memory 1       : 0036 sub R7, R6, R1
Exb 2          : 0040 bgez R7, #0028
EXa            : 0044 mul R7, R6, #4
Decode         : 0048 mul R8, R5, R1
Fetch          : 0052 mul R9, R8, #4
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=2   |   Status=valid   |
|   REG[ 6]   |   Value=2   |   Status=valid   |
|   REG[ 7]   |   Value=7204   |   Status=writing   |
|   REG[ 8]   |   Value=50   |   Status=writing   |
|   REG[ 9]   |   Value=200   |   Status=valid   |
|   REG[10]   |   Value=204   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=127   |   Status=valid   |
|   REG[13]   |   Value=122   |   Status=valid   |
|   REG[14]   |   Value=249   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 75
--------------------------------
Writeback      : 0096 set R7, #0
Memory 4       : 0100 bez R7, #0036
Memory 2       : 0036 sub R7, R6, R1
Memory 1       : 0040 bgez R7, #0028
Exb 1          : 0044 mul R7, R6, #4
EXa            : 0048 mul R8, R5, R1
Decode         : 0052 mul R9, R8, #4
Fetch          : 0056 add R10, R7, R9
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=2   |   Status=valid   |
|   REG[ 6]   |   Value=2   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=50   |   Status=writing   |
|   REG[ 9]   |   Value=200   |   Status=valid   |
|   REG[10]   |   Value=204   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=127   |   Status=valid   |
|   REG[13]   |   Value=122   |   Status=valid   |
|   REG[14]   |   Value=249   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 76
--------------------------------
Writeback      : 0100 bez R7, #0036
Memory 3       : 0036 sub R7, R6, R1
Memory 2       : 0040 bgez R7, #0028
Exb 2          : 0044 mul R7, R6, #4
Exb 1          : 0048 mul R8, R5, R1
Decode         : 0052 mul R9, R8, #4
Fetch          : 0056 add R10, R7, R9
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=2   |   Status=valid   |
|   REG[ 6]   |   Value=2   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=50   |   Status=writing   |
|   REG[ 9]   |   Value=200   |   Status=valid   |
|   REG[10]   |   Value=204   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=127   |   Status=valid   |
|   REG[13]   |   Value=122   |   Status=valid   |
|   REG[14]   |   Value=249   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 77
--------------------------------
Memory 4       : 0036 sub R7, R6, R1
Memory 3       : 0040 bgez R7, #0028
Memory 1       : 0044 mul R7, R6, #4
Exb 2          : 0048 mul R8, R5, R1
Decode         : 0052 mul R9, R8, #4
Fetch          : 0056 add R10, R7, R9
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=2   |   Status=valid   |
|   REG[ 6]   |   Value=2   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=50   |   Status=writing   |
|   REG[ 9]   |   Value=200   |   Status=writing   |
|   REG[10]   |   Value=204   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=127   |   Status=valid   |
|   REG[13]   |   Value=122   |   Status=valid   |
|   REG[14]   |   Value=249   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 78
--------------------------------
Writeback      : 0036 sub R7, R6, R1
Memory 4       : 0040 bgez R7, #0028
Memory 2       : 0044 mul R7, R6, #4
Memory 1       : 0048 mul R8, R5, R1
EXa            : 0052 mul R9, R8, #4
Decode         : 0056 add R10, R7, R9
Fetch          : 0060 add R7, R2, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=2   |   Status=valid   |
|   REG[ 6]   |   Value=2   |   Status=valid   |
|   REG[ 7]   |   Value=-48   |   Status=writing   |
|   REG[ 8]   |   Value=50   |   Status=writing   |
|   REG[ 9]   |   Value=200   |   Status=writing   |
|   REG[10]   |   Value=204   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=127   |   Status=valid   |
|   REG[13]   |   Value=122   |   Status=valid   |
|   REG[14]   |   Value=249   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 79
--------------------------------
Writeback      : 0040 bgez R7, #0028
Memory 3       : 0044 mul R7, R6, #4
Memory 2       : 0048 mul R8, R5, R1
Exb 1          : 0052 mul R9, R8, #4
Decode         : 0056 add R10, R7, R9
Fetch          : 0060 add R7, R2, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=2   |   Status=valid   |
|   REG[ 6]   |   Value=2   |   Status=valid   |
|   REG[ 7]   |   Value=-48   |   Status=writing   |
|   REG[ 8]   |   Value=50   |   Status=writing   |
|   REG[ 9]   |   Value=200   |   Status=writing   |
|   REG[10]   |   Value=204   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=127   |   Status=valid   |
|   REG[13]   |   Value=122   |   Status=valid   |
|   REG[14]   |   Value=249   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 80
--------------------------------
Memory 4       : 0044 mul R7, R6, #4
Memory 3       : 0048 mul R8, R5, R1
Exb 2          : 0052 mul R9, R8, #4
Decode         : 0056 add R10, R7, R9
Fetch          : 0060 add R7, R2, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=2   |   Status=valid   |
|   REG[ 6]   |   Value=2   |   Status=valid   |
|   REG[ 7]   |   Value=-48   |   Status=writing   |
|   REG[ 8]   |   Value=50   |   Status=writing   |
|   REG[ 9]   |   Value=200   |   Status=writing   |
|   REG[10]   |   Value=204   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=127   |   Status=valid   |
|   REG[13]   |   Value=122   |   Status=valid   |
|   REG[14]   |   Value=249   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 81
--------------------------------
Writeback      : 0044 mul R7, R6, #4
Memory 4       : 0048 mul R8, R5, R1
Memory 1       : 0052 mul R9, R8, #4
EXa            : 0056 add R10, R7, R9
Decode         : 0060 add R7, R2, R10
Fetch          : 0064 ld R12, R7
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=2   |   Status=valid   |
|   REG[ 6]   |   Value=2   |   Status=valid   |
|   REG[ 7]   |   Value=8   |   Status=writing   |
|   REG[ 8]   |   Value=50   |   Status=writing   |
|   REG[ 9]   |   Value=200   |   Status=writing   |
|   REG[10]   |   Value=204   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=127   |   Status=valid   |
|   REG[13]   |   Value=122   |   Status=valid   |
|   REG[14]   |   Value=249   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 82
--------------------------------
Writeback      : 0048 mul R8, R5, R1
Memory 2       : 0052 mul R9, R8, #4
Exb 1          : 0056 add R10, R7, R9
EXa            : 0060 add R7, R2, R10
Decode         : 0064 ld R12, R7
Fetch          : 0068 add R7, R3, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=2   |   Status=valid   |
|   REG[ 6]   |   Value=2   |   Status=valid   |
|   REG[ 7]   |   Value=8   |   Status=writing   |
|   REG[ 8]   |   Value=100   |   Status=valid   |
|   REG[ 9]   |   Value=200   |   Status=writing   |
|   REG[10]   |   Value=204   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=127   |   Status=writing   |
|   REG[13]   |   Value=122   |   Status=valid   |
|   REG[14]   |   Value=249   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 83
--------------------------------
Memory 3       : 0052 mul R9, R8, #4
Exb 2          : 0056 add R10, R7, R9
Exb 1          : 0060 add R7, R2, R10
EXa            : 0064 ld R12, R7
Decode         : 0068 add R7, R3, R10
Fetch          : 0072 ld R13, R7
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=2   |   Status=valid   |
|   REG[ 6]   |   Value=2   |   Status=valid   |
|   REG[ 7]   |   Value=8   |   Status=writing   |
|   REG[ 8]   |   Value=100   |   Status=valid   |
|   REG[ 9]   |   Value=200   |   Status=writing   |
|   REG[10]   |   Value=204   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=127   |   Status=writing   |
|   REG[13]   |   Value=122   |   Status=valid   |
|   REG[14]   |   Value=249   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 84
--------------------------------
Memory 4       : 0052 mul R9, R8, #4
Memory 1       : 0056 add R10, R7, R9
Exb 2          : 0060 add R7, R2, R10
Exb 1          : 0064 ld R12, R7
EXa            : 0068 add R7, R3, R10
Decode         : 0072 ld R13, R7
Fetch          : 0076 add R14, R12, R13
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=2   |   Status=valid   |
|   REG[ 6]   |   Value=2   |   Status=valid   |
|   REG[ 7]   |   Value=8   |   Status=writing   |
|   REG[ 8]   |   Value=100   |   Status=valid   |
|   REG[ 9]   |   Value=200   |   Status=writing   |
|   REG[10]   |   Value=204   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=127   |   Status=writing   |
|   REG[13]   |   Value=122   |   Status=writing   |
|   REG[14]   |   Value=249   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 85
--------------------------------
Writeback      : 0052 mul R9, R8, #4
Memory 2       : 0056 add R10, R7, R9
Memory 1       : 0060 add R7, R2, R10
Exb 2          : 0064 ld R12, R7
Exb 1          : 0068 add R7, R3, R10
EXa            : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=2   |   Status=valid   |
|   REG[ 6]   |   Value=2   |   Status=valid   |
|   REG[ 7]   |   Value=8   |   Status=writing   |
|   REG[ 8]   |   Value=100   |   Status=valid   |
|   REG[ 9]   |   Value=400   |   Status=valid   |
|   REG[10]   |   Value=204   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=127   |   Status=writing   |
|   REG[13]   |   Value=122   |   Status=writing   |
|   REG[14]   |   Value=249   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 86
--------------------------------
Memory 3       : 0056 add R10, R7, R9
Memory 2       : 0060 add R7, R2, R10
Memory 1       : 0064 ld R12, R7
Exb 2          : 0068 add R7, R3, R10
Exb 1          : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=2   |   Status=valid   |
|   REG[ 6]   |   Value=2   |   Status=valid   |
|   REG[ 7]   |   Value=8   |   Status=writing   |
|   REG[ 8]   |   Value=100   |   Status=valid   |
|   REG[ 9]   |   Value=400   |   Status=valid   |
|   REG[10]   |   Value=204   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=127   |   Status=writing   |
|   REG[13]   |   Value=122   |   Status=writing   |
|   REG[14]   |   Value=249   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 87
--------------------------------
Memory 4       : 0056 add R10, R7, R9
Memory 3       : 0060 add R7, R2, R10
Memory 2       : 0064 ld R12, R7
Memory 1       : 0068 add R7, R3, R10
Exb 2          : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=2   |   Status=valid   |
|   REG[ 6]   |   Value=2   |   Status=valid   |
|   REG[ 7]   |   Value=8   |   Status=writing   |
|   REG[ 8]   |   Value=100   |   Status=valid   |
|   REG[ 9]   |   Value=400   |   Status=valid   |
|   REG[10]   |   Value=204   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=127   |   Status=writing   |
|   REG[13]   |   Value=122   |   Status=writing   |
|   REG[14]   |   Value=249   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 88
--------------------------------
Writeback      : 0056 add R10, R7, R9
Memory 4       : 0060 add R7, R2, R10
Memory 3       : 0064 ld R12, R7
Memory 2       : 0068 add R7, R3, R10
Memory 1       : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=2   |   Status=valid   |
|   REG[ 6]   |   Value=2   |   Status=valid   |
|   REG[ 7]   |   Value=8   |   Status=writing   |
|   REG[ 8]   |   Value=100   |   Status=valid   |
|   REG[ 9]   |   Value=400   |   Status=valid   |
|   REG[10]   |   Value=408   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=127   |   Status=writing   |
|   REG[13]   |   Value=122   |   Status=writing   |
|   REG[14]   |   Value=249   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 89
--------------------------------
Writeback      : 0060 add R7, R2, R10
Memory 4       : 0064 ld R12, R7
Memory 3       : 0068 add R7, R3, R10
Memory 2       : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=2   |   Status=valid   |
|   REG[ 6]   |   Value=2   |   Status=valid   |
|   REG[ 7]   |   Value=1408   |   Status=writing   |
|   REG[ 8]   |   Value=100   |   Status=valid   |
|   REG[ 9]   |   Value=400   |   Status=valid   |
|   REG[10]   |   Value=408   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=127   |   Status=writing   |
|   REG[13]   |   Value=122   |   Status=writing   |
|   REG[14]   |   Value=249   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 90
--------------------------------
Writeback      : 0064 ld R12, R7
Memory 4       : 0068 add R7, R3, R10
Memory 3       : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=2   |   Status=valid   |
|   REG[ 6]   |   Value=2   |   Status=valid   |
|   REG[ 7]   |   Value=1408   |   Status=writing   |
|   REG[ 8]   |   Value=100   |   Status=valid   |
|   REG[ 9]   |   Value=400   |   Status=valid   |
|   REG[10]   |   Value=408   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=16   |   Status=valid   |
|   REG[13]   |   Value=122   |   Status=writing   |
|   REG[14]   |   Value=249   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 91
--------------------------------
Writeback      : 0068 add R7, R3, R10
Memory 4       : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=2   |   Status=valid   |
|   REG[ 6]   |   Value=2   |   Status=valid   |
|   REG[ 7]   |   Value=4408   |   Status=valid   |
|   REG[ 8]   |   Value=100   |   Status=valid   |
|   REG[ 9]   |   Value=400   |   Status=valid   |
|   REG[10]   |   Value=408   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=16   |   Status=valid   |
|   REG[13]   |   Value=122   |   Status=writing   |
|   REG[14]   |   Value=249   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 92
--------------------------------
Writeback      : 0072 ld R13, R7
EXa            : 0076 add R14, R12, R13
Decode         : 0080 add R7, R4, R10
Fetch          : 0084 st R14, R7
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=2   |   Status=valid   |
|   REG[ 6]   |   Value=2   |   Status=valid   |
|   REG[ 7]   |   Value=4408   |   Status=writing   |
|   REG[ 8]   |   Value=100   |   Status=valid   |
|   REG[ 9]   |   Value=400   |   Status=valid   |
|   REG[10]   |   Value=408   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=16   |   Status=valid   |
|   REG[13]   |   Value=93   |   Status=valid   |
|   REG[14]   |   Value=249   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 93
--------------------------------
Exb 1          : 0076 add R14, R12, R13
EXa            : 0080 add R7, R4, R10
Decode         : 0084 st R14, R7
Fetch          : 0088 add R6, R6, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=2   |   Status=valid   |
|   REG[ 6]   |   Value=2   |   Status=valid   |
|   REG[ 7]   |   Value=4408   |   Status=writing   |
|   REG[ 8]   |   Value=100   |   Status=valid   |
|   REG[ 9]   |   Value=400   |   Status=valid   |
|   REG[10]   |   Value=408   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=16   |   Status=valid   |
|   REG[13]   |   Value=93   |   Status=valid   |
|   REG[14]   |   Value=249   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 94
--------------------------------
Exb 2          : 0076 add R14, R12, R13
Exb 1          : 0080 add R7, R4, R10
EXa            : 0084 st R14, R7
Decode         : 0088 add R6, R6, #1
Fetch          : 0092 add R5, R5, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=2   |   Status=valid   |
|   REG[ 6]   |   Value=2   |   Status=writing   |
|   REG[ 7]   |   Value=4408   |   Status=writing   |
|   REG[ 8]   |   Value=100   |   Status=valid   |
|   REG[ 9]   |   Value=400   |   Status=valid   |
|   REG[10]   |   Value=408   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=16   |   Status=valid   |
|   REG[13]   |   Value=93   |   Status=valid   |
|   REG[14]   |   Value=249   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 95
--------------------------------
Memory 1       : 0076 add R14, R12, R13
Exb 2          : 0080 add R7, R4, R10
Exb 1          : 0084 st R14, R7
EXa            : 0088 add R6, R6, #1
Decode         : 0092 add R5, R5, #1
Fetch          : 0096 set R7, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=2   |   Status=writing   |
|   REG[ 6]   |   Value=2   |   Status=writing   |
|   REG[ 7]   |   Value=4408   |   Status=writing   |
|   REG[ 8]   |   Value=100   |   Status=valid   |
|   REG[ 9]   |   Value=400   |   Status=valid   |
|   REG[10]   |   Value=408   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=16   |   Status=valid   |
|   REG[13]   |   Value=93   |   Status=valid   |
|   REG[14]   |   Value=249   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 96
--------------------------------
Memory 2       : 0076 add R14, R12, R13
Memory 1       : 0080 add R7, R4, R10
Exb 2          : 0084 st R14, R7
Exb 1          : 0088 add R6, R6, #1
EXa            : 0092 add R5, R5, #1
Decode         : 0096 set R7, #0
Fetch          : 0100 bez R7, #0036
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=2   |   Status=writing   |
|   REG[ 6]   |   Value=2   |   Status=writing   |
|   REG[ 7]   |   Value=4408   |   Status=writing   |
|   REG[ 8]   |   Value=100   |   Status=valid   |
|   REG[ 9]   |   Value=400   |   Status=valid   |
|   REG[10]   |   Value=408   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=16   |   Status=valid   |
|   REG[13]   |   Value=93   |   Status=valid   |
|   REG[14]   |   Value=249   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 97
--------------------------------
Memory 3       : 0076 add R14, R12, R13
Memory 2       : 0080 add R7, R4, R10
Memory 1       : 0084 st R14, R7
Exb 2          : 0088 add R6, R6, #1
Exb 1          : 0092 add R5, R5, #1
EXa            : 0096 set R7, #0
Decode         : 0100 bez R7, #0036
Fetch          : 0104 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=2   |   Status=writing   |
|   REG[ 6]   |   Value=2   |   Status=writing   |
|   REG[ 7]   |   Value=4408   |   Status=writing   |
|   REG[ 8]   |   Value=100   |   Status=valid   |
|   REG[ 9]   |   Value=400   |   Status=valid   |
|   REG[10]   |   Value=408   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=16   |   Status=valid   |
|   REG[13]   |   Value=93   |   Status=valid   |
|   REG[14]   |   Value=249   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 98
--------------------------------
Memory 4       : 0076 add R14, R12, R13
Memory 3       : 0080 add R7, R4, R10
Memory 2       : 0084 st R14, R7
Memory 1       : 0088 add R6, R6, #1
Exb 2          : 0092 add R5, R5, #1
Exb 1          : 0096 set R7, #0
EXa            : 0100 bez R7, #0036
Fetch          : 0036 sub R7, R6, R1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=2   |   Status=writing   |
|   REG[ 6]   |   Value=2   |   Status=writing   |
|   REG[ 7]   |   Value=4408   |   Status=writing   |
|   REG[ 8]   |   Value=100   |   Status=valid   |
|   REG[ 9]   |   Value=400   |   Status=valid   |
|   REG[10]   |   Value=408   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=16   |   Status=valid   |
|   REG[13]   |   Value=93   |   Status=valid   |
|   REG[14]   |   Value=249   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 99
--------------------------------
Writeback      : 0076 add R14, R12, R13
Memory 4       : 0080 add R7, R4, R10
Memory 3       : 0084 st R14, R7
Memory 2       : 0088 add R6, R6, #1
Memory 1       : 0092 add R5, R5, #1
Exb 2          : 0096 set R7, #0
Exb 1          : 0100 bez R7, #0036
Decode         : 0036 sub R7, R6, R1
Fetch          : 0040 bgez R7, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=2   |   Status=writing   |
|   REG[ 6]   |   Value=2   |   Status=writing   |
|   REG[ 7]   |   Value=4408   |   Status=writing   |
|   REG[ 8]   |   Value=100   |   Status=valid   |
|   REG[ 9]   |   Value=400   |   Status=valid   |
|   REG[10]   |   Value=408   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=16   |   Status=valid   |
|   REG[13]   |   Value=93   |   Status=valid   |
|   REG[14]   |   Value=109   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 100
--------------------------------
Writeback      : 0080 add R7, R4, R10
Memory 4       : 0084 st R14, R7
Memory 3       : 0088 add R6, R6, #1
Memory 2       : 0092 add R5, R5, #1
Memory 1       : 0096 set R7, #0
Exb 2          : 0100 bez R7, #0036
EXa            : 0036 sub R7, R6, R1
Decode         : 0040 bgez R7, #0028
Fetch          : 0044 mul R7, R6, #4
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=2   |   Status=writing   |
|   REG[ 6]   |   Value=2   |   Status=writing   |
|   REG[ 7]   |   Value=7408   |   Status=writing   |
|   REG[ 8]   |   Value=100   |   Status=valid   |
|   REG[ 9]   |   Value=400   |   Status=valid   |
|   REG[10]   |   Value=408   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=16   |   Status=valid   |
|   REG[13]   |   Value=93   |   Status=valid   |
|   REG[14]   |   Value=109   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 101
--------------------------------
Writeback      : 0084 st R14, R7
Memory 4       : 0088 add R6, R6, #1
Memory 3       : 0092 add R5, R5, #1
Memory 2       : 0096 set R7, #0
Memory 1       : 0100 bez R7, #0036
Exb 1          : 0036 sub R7, R6, R1
EXa            : 0040 bgez R7, #0028
Fetch          : 0044 mul R7, R6, #4
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=2   |   Status=writing   |
|   REG[ 6]   |   Value=2   |   Status=writing   |
|   REG[ 7]   |   Value=7408   |   Status=writing   |
|   REG[ 8]   |   Value=100   |   Status=valid   |
|   REG[ 9]   |   Value=400   |   Status=valid   |
|   REG[10]   |   Value=408   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=16   |   Status=valid   |
|   REG[13]   |   Value=93   |   Status=valid   |
|   REG[14]   |   Value=109   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 102
--------------------------------
Writeback      : 0088 add R6, R6, #1
Memory 4       : 0092 add R5, R5, #1
Memory 3       : 0096 set R7, #0
Memory 2       : 0100 bez R7, #0036
Exb 2          : 0036 sub R7, R6, R1
Exb 1          : 0040 bgez R7, #0028
Decode         : 0044 mul R7, R6, #4
Fetch          : 0048 mul R8, R5, R1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=2   |   Status=writing   |
|   REG[ 6]   |   Value=3   |   Status=valid   |
|   REG[ 7]   |   Value=7408   |   Status=writing   |
|   REG[ 8]   |   Value=100   |   Status=valid   |
|   REG[ 9]   |   Value=400   |   Status=valid   |
|   REG[10]   |   Value=408   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=16   |   Status=valid   |
|   REG[13]   |   Value=93   |   Status=valid   |
|   REG[14]   |   Value=109   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 103
--------------------------------
Writeback      : 0092 add R5, R5, #1
Memory 4       : 0096 set R7, #0
Memory 3       : 0100 bez R7, #0036
Memory 1       : 0036 sub R7, R6, R1
Exb 2          : 0040 bgez R7, #0028
EXa            : 0044 mul R7, R6, #4
Decode         : 0048 mul R8, R5, R1
Fetch          : 0052 mul R9, R8, #4
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=3   |   Status=valid   |
|   REG[ 6]   |   Value=3   |   Status=valid   |
|   REG[ 7]   |   Value=7408   |   Status=writing   |
|   REG[ 8]   |   Value=100   |   Status=writing   |
|   REG[ 9]   |   Value=400   |   Status=valid   |
|   REG[10]   |   Value=408   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=16   |   Status=valid   |
|   REG[13]   |   Value=93   |   Status=valid   |
|   REG[14]   |   Value=109   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 104
--------------------------------
Writeback      : 0096 set R7, #0
Memory 4       : 0100 bez R7, #0036
Memory 2       : 0036 sub R7, R6, R1
Memory 1       : 0040 bgez R7, #0028
Exb 1          : 0044 mul R7, R6, #4
EXa            : 0048 mul R8, R5, R1
Decode         : 0052 mul R9, R8, #4
Fetch          : 0056 add R10, R7, R9
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=3   |   Status=valid   |
|   REG[ 6]   |   Value=3   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=100   |   Status=writing   |
|   REG[ 9]   |   Value=400   |   Status=valid   |
|   REG[10]   |   Value=408   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=16   |   Status=valid   |
|   REG[13]   |   Value=93   |   Status=valid   |
|   REG[14]   |   Value=109   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 105
--------------------------------
Writeback      : 0100 bez R7, #0036
Memory 3       : 0036 sub R7, R6, R1
Memory 2       : 0040 bgez R7, #0028
Exb 2          : 0044 mul R7, R6, #4
Exb 1          : 0048 mul R8, R5, R1
Decode         : 0052 mul R9, R8, #4
Fetch          : 0056 add R10, R7, R9
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=3   |   Status=valid   |
|   REG[ 6]   |   Value=3   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=100   |   Status=writing   |
|   REG[ 9]   |   Value=400   |   Status=valid   |
|   REG[10]   |   Value=408   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=16   |   Status=valid   |
|   REG[13]   |   Value=93   |   Status=valid   |
|   REG[14]   |   Value=109   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 106
--------------------------------
Memory 4       : 0036 sub R7, R6, R1
Memory 3       : 0040 bgez R7, #0028
Memory 1       : 0044 mul R7, R6, #4
Exb 2          : 0048 mul R8, R5, R1
Decode         : 0052 mul R9, R8, #4
Fetch          : 0056 add R10, R7, R9
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=3   |   Status=valid   |
|   REG[ 6]   |   Value=3   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=100   |   Status=writing   |
|   REG[ 9]   |   Value=400   |   Status=writing   |
|   REG[10]   |   Value=408   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=16   |   Status=valid   |
|   REG[13]   |   Value=93   |   Status=valid   |
|   REG[14]   |   Value=109   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 107
--------------------------------
Writeback      : 0036 sub R7, R6, R1
Memory 4       : 0040 bgez R7, #0028
Memory 2       : 0044 mul R7, R6, #4
Memory 1       : 0048 mul R8, R5, R1
EXa            : 0052 mul R9, R8, #4
Decode         : 0056 add R10, R7, R9
Fetch          : 0060 add R7, R2, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=3   |   Status=valid   |
|   REG[ 6]   |   Value=3   |   Status=valid   |
|   REG[ 7]   |   Value=-47   |   Status=writing   |
|   REG[ 8]   |   Value=100   |   Status=writing   |
|   REG[ 9]   |   Value=400   |   Status=writing   |
|   REG[10]   |   Value=408   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=16   |   Status=valid   |
|   REG[13]   |   Value=93   |   Status=valid   |
|   REG[14]   |   Value=109   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 108
--------------------------------
Writeback      : 0040 bgez R7, #0028
Memory 3       : 0044 mul R7, R6, #4
Memory 2       : 0048 mul R8, R5, R1
Exb 1          : 0052 mul R9, R8, #4
Decode         : 0056 add R10, R7, R9
Fetch          : 0060 add R7, R2, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=3   |   Status=valid   |
|   REG[ 6]   |   Value=3   |   Status=valid   |
|   REG[ 7]   |   Value=-47   |   Status=writing   |
|   REG[ 8]   |   Value=100   |   Status=writing   |
|   REG[ 9]   |   Value=400   |   Status=writing   |
|   REG[10]   |   Value=408   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=16   |   Status=valid   |
|   REG[13]   |   Value=93   |   Status=valid   |
|   REG[14]   |   Value=109   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 109
--------------------------------
Memory 4       : 0044 mul R7, R6, #4
Memory 3       : 0048 mul R8, R5, R1
Exb 2          : 0052 mul R9, R8, #4
Decode         : 0056 add R10, R7, R9
Fetch          : 0060 add R7, R2, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=3   |   Status=valid   |
|   REG[ 6]   |   Value=3   |   Status=valid   |
|   REG[ 7]   |   Value=-47   |   Status=writing   |
|   REG[ 8]   |   Value=100   |   Status=writing   |
|   REG[ 9]   |   Value=400   |   Status=writing   |
|   REG[10]   |   Value=408   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=16   |   Status=valid   |
|   REG[13]   |   Value=93   |   Status=valid   |
|   REG[14]   |   Value=109   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 110
--------------------------------
Writeback      : 0044 mul R7, R6, #4
Memory 4       : 0048 mul R8, R5, R1
Memory 1       : 0052 mul R9, R8, #4
EXa            : 0056 add R10, R7, R9
Decode         : 0060 add R7, R2, R10
Fetch          : 0064 ld R12, R7
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=3   |   Status=valid   |
|   REG[ 6]   |   Value=3   |   Status=valid   |
|   REG[ 7]   |   Value=12   |   Status=writing   |
|   REG[ 8]   |   Value=100   |   Status=writing   |
|   REG[ 9]   |   Value=400   |   Status=writing   |
|   REG[10]   |   Value=408   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=16   |   Status=valid   |
|   REG[13]   |   Value=93   |   Status=valid   |
|   REG[14]   |   Value=109   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 111
--------------------------------
Writeback      : 0048 mul R8, R5, R1
Memory 2       : 0052 mul R9, R8, #4
Exb 1          : 0056 add R10, R7, R9
EXa            : 0060 add R7, R2, R10
Decode         : 0064 ld R12, R7
Fetch          : 0068 add R7, R3, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=3   |   Status=valid   |
|   REG[ 6]   |   Value=3   |   Status=valid   |
|   REG[ 7]   |   Value=12   |   Status=writing   |
|   REG[ 8]   |   Value=150   |   Status=valid   |
|   REG[ 9]   |   Value=400   |   Status=writing   |
|   REG[10]   |   Value=408   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=16   |   Status=writing   |
|   REG[13]   |   Value=93   |   Status=valid   |
|   REG[14]   |   Value=109   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 112
--------------------------------
Memory 3       : 0052 mul R9, R8, #4
Exb 2          : 0056 add R10, R7, R9
Exb 1          : 0060 add R7, R2, R10
EXa            : 0064 ld R12, R7
Decode         : 0068 add R7, R3, R10
Fetch          : 0072 ld R13, R7
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=3   |   Status=valid   |
|   REG[ 6]   |   Value=3   |   Status=valid   |
|   REG[ 7]   |   Value=12   |   Status=writing   |
|   REG[ 8]   |   Value=150   |   Status=valid   |
|   REG[ 9]   |   Value=400   |   Status=writing   |
|   REG[10]   |   Value=408   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=16   |   Status=writing   |
|   REG[13]   |   Value=93   |   Status=valid   |
|   REG[14]   |   Value=109   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 113
--------------------------------
Memory 4       : 0052 mul R9, R8, #4
Memory 1       : 0056 add R10, R7, R9
Exb 2          : 0060 add R7, R2, R10
Exb 1          : 0064 ld R12, R7
EXa            : 0068 add R7, R3, R10
Decode         : 0072 ld R13, R7
Fetch          : 0076 add R14, R12, R13
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=3   |   Status=valid   |
|   REG[ 6]   |   Value=3   |   Status=valid   |
|   REG[ 7]   |   Value=12   |   Status=writing   |
|   REG[ 8]   |   Value=150   |   Status=valid   |
|   REG[ 9]   |   Value=400   |   Status=writing   |
|   REG[10]   |   Value=408   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=16   |   Status=writing   |
|   REG[13]   |   Value=93   |   Status=writing   |
|   REG[14]   |   Value=109   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 114
--------------------------------
Writeback      : 0052 mul R9, R8, #4
Memory 2       : 0056 add R10, R7, R9
Memory 1       : 0060 add R7, R2, R10
Exb 2          : 0064 ld R12, R7
Exb 1          : 0068 add R7, R3, R10
EXa            : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=3   |   Status=valid   |
|   REG[ 6]   |   Value=3   |   Status=valid   |
|   REG[ 7]   |   Value=12   |   Status=writing   |
|   REG[ 8]   |   Value=150   |   Status=valid   |
|   REG[ 9]   |   Value=600   |   Status=valid   |
|   REG[10]   |   Value=408   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=16   |   Status=writing   |
|   REG[13]   |   Value=93   |   Status=writing   |
|   REG[14]   |   Value=109   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 115
--------------------------------
Memory 3       : 0056 add R10, R7, R9
Memory 2       : 0060 add R7, R2, R10
Memory 1       : 0064 ld R12, R7
Exb 2          : 0068 add R7, R3, R10
Exb 1          : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=3   |   Status=valid   |
|   REG[ 6]   |   Value=3   |   Status=valid   |
|   REG[ 7]   |   Value=12   |   Status=writing   |
|   REG[ 8]   |   Value=150   |   Status=valid   |
|   REG[ 9]   |   Value=600   |   Status=valid   |
|   REG[10]   |   Value=408   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=16   |   Status=writing   |
|   REG[13]   |   Value=93   |   Status=writing   |
|   REG[14]   |   Value=109   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 116
--------------------------------
Memory 4       : 0056 add R10, R7, R9
Memory 3       : 0060 add R7, R2, R10
Memory 2       : 0064 ld R12, R7
Memory 1       : 0068 add R7, R3, R10
Exb 2          : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=3   |   Status=valid   |
|   REG[ 6]   |   Value=3   |   Status=valid   |
|   REG[ 7]   |   Value=12   |   Status=writing   |
|   REG[ 8]   |   Value=150   |   Status=valid   |
|   REG[ 9]   |   Value=600   |   Status=valid   |
|   REG[10]   |   Value=408   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=16   |   Status=writing   |
|   REG[13]   |   Value=93   |   Status=writing   |
|   REG[14]   |   Value=109   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 117
--------------------------------
Writeback      : 0056 add R10, R7, R9
Memory 4       : 0060 add R7, R2, R10
Memory 3       : 0064 ld R12, R7
Memory 2       : 0068 add R7, R3, R10
Memory 1       : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=3   |   Status=valid   |
|   REG[ 6]   |   Value=3   |   Status=valid   |
|   REG[ 7]   |   Value=12   |   Status=writing   |
|   REG[ 8]   |   Value=150   |   Status=valid   |
|   REG[ 9]   |   Value=600   |   Status=valid   |
|   REG[10]   |   Value=612   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=16   |   Status=writing   |
|   REG[13]   |   Value=93   |   Status=writing   |
|   REG[14]   |   Value=109   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 118
--------------------------------
Writeback      : 0060 add R7, R2, R10
Memory 4       : 0064 ld R12, R7
Memory 3       : 0068 add R7, R3, R10
Memory 2       : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=3   |   Status=valid   |
|   REG[ 6]   |   Value=3   |   Status=valid   |
|   REG[ 7]   |   Value=1612   |   Status=writing   |
|   REG[ 8]   |   Value=150   |   Status=valid   |
|   REG[ 9]   |   Value=600   |   Status=valid   |
|   REG[10]   |   Value=612   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=16   |   Status=writing   |
|   REG[13]   |   Value=93   |   Status=writing   |
|   REG[14]   |   Value=109   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 119
--------------------------------
Writeback      : 0064 ld R12, R7
Memory 4       : 0068 add R7, R3, R10
Memory 3       : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=3   |   Status=valid   |
|   REG[ 6]   |   Value=3   |   Status=valid   |
|   REG[ 7]   |   Value=1612   |   Status=writing   |
|   REG[ 8]   |   Value=150   |   Status=valid   |
|   REG[ 9]   |   Value=600   |   Status=valid   |
|   REG[10]   |   Value=612   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=27   |   Status=valid   |
|   REG[13]   |   Value=93   |   Status=writing   |
|   REG[14]   |   Value=109   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 120
--------------------------------
Writeback      : 0068 add R7, R3, R10
Memory 4       : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=3   |   Status=valid   |
|   REG[ 6]   |   Value=3   |   Status=valid   |
|   REG[ 7]   |   Value=4612   |   Status=valid   |
|   REG[ 8]   |   Value=150   |   Status=valid   |
|   REG[ 9]   |   Value=600   |   Status=valid   |
|   REG[10]   |   Value=612   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=27   |   Status=valid   |
|   REG[13]   |   Value=93   |   Status=writing   |
|   REG[14]   |   Value=109   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 121
--------------------------------
Writeback      : 0072 ld R13, R7
EXa            : 0076 add R14, R12, R13
Decode         : 0080 add R7, R4, R10
Fetch          : 0084 st R14, R7
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=3   |   Status=valid   |
|   REG[ 6]   |   Value=3   |   Status=valid   |
|   REG[ 7]   |   Value=4612   |   Status=writing   |
|   REG[ 8]   |   Value=150   |   Status=valid   |
|   REG[ 9]   |   Value=600   |   Status=valid   |
|   REG[10]   |   Value=612   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=27   |   Status=valid   |
|   REG[13]   |   Value=93   |   Status=valid   |
|   REG[14]   |   Value=109   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 122
--------------------------------
Exb 1          : 0076 add R14, R12, R13
EXa            : 0080 add R7, R4, R10
Decode         : 0084 st R14, R7
Fetch          : 0088 add R6, R6, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=3   |   Status=valid   |
|   REG[ 6]   |   Value=3   |   Status=valid   |
|   REG[ 7]   |   Value=4612   |   Status=writing   |
|   REG[ 8]   |   Value=150   |   Status=valid   |
|   REG[ 9]   |   Value=600   |   Status=valid   |
|   REG[10]   |   Value=612   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=27   |   Status=valid   |
|   REG[13]   |   Value=93   |   Status=valid   |
|   REG[14]   |   Value=109   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 123
--------------------------------
Exb 2          : 0076 add R14, R12, R13
Exb 1          : 0080 add R7, R4, R10
EXa            : 0084 st R14, R7
Decode         : 0088 add R6, R6, #1
Fetch          : 0092 add R5, R5, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=3   |   Status=valid   |
|   REG[ 6]   |   Value=3   |   Status=writing   |
|   REG[ 7]   |   Value=4612   |   Status=writing   |
|   REG[ 8]   |   Value=150   |   Status=valid   |
|   REG[ 9]   |   Value=600   |   Status=valid   |
|   REG[10]   |   Value=612   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=27   |   Status=valid   |
|   REG[13]   |   Value=93   |   Status=valid   |
|   REG[14]   |   Value=109   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 124
--------------------------------
Memory 1       : 0076 add R14, R12, R13
Exb 2          : 0080 add R7, R4, R10
Exb 1          : 0084 st R14, R7
EXa            : 0088 add R6, R6, #1
Decode         : 0092 add R5, R5, #1
Fetch          : 0096 set R7, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=3   |   Status=writing   |
|   REG[ 6]   |   Value=3   |   Status=writing   |
|   REG[ 7]   |   Value=4612   |   Status=writing   |
|   REG[ 8]   |   Value=150   |   Status=valid   |
|   REG[ 9]   |   Value=600   |   Status=valid   |
|   REG[10]   |   Value=612   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=27   |   Status=valid   |
|   REG[13]   |   Value=93   |   Status=valid   |
|   REG[14]   |   Value=109   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 125
--------------------------------
Memory 2       : 0076 add R14, R12, R13
Memory 1       : 0080 add R7, R4, R10
Exb 2          : 0084 st R14, R7
Exb 1          : 0088 add R6, R6, #1
EXa            : 0092 add R5, R5, #1
Decode         : 0096 set R7, #0
Fetch          : 0100 bez R7, #0036
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=3   |   Status=writing   |
|   REG[ 6]   |   Value=3   |   Status=writing   |
|   REG[ 7]   |   Value=4612   |   Status=writing   |
|   REG[ 8]   |   Value=150   |   Status=valid   |
|   REG[ 9]   |   Value=600   |   Status=valid   |
|   REG[10]   |   Value=612   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=27   |   Status=valid   |
|   REG[13]   |   Value=93   |   Status=valid   |
|   REG[14]   |   Value=109   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 126
--------------------------------
Memory 3       : 0076 add R14, R12, R13
Memory 2       : 0080 add R7, R4, R10
Memory 1       : 0084 st R14, R7
Exb 2          : 0088 add R6, R6, #1
Exb 1          : 0092 add R5, R5, #1
EXa            : 0096 set R7, #0
Decode         : 0100 bez R7, #0036
Fetch          : 0104 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=3   |   Status=writing   |
|   REG[ 6]   |   Value=3   |   Status=writing   |
|   REG[ 7]   |   Value=4612   |   Status=writing   |
|   REG[ 8]   |   Value=150   |   Status=valid   |
|   REG[ 9]   |   Value=600   |   Status=valid   |
|   REG[10]   |   Value=612   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=27   |   Status=valid   |
|   REG[13]   |   Value=93   |   Status=valid   |
|   REG[14]   |   Value=109   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 127
--------------------------------
Memory 4       : 0076 add R14, R12, R13
Memory 3       : 0080 add R7, R4, R10
Memory 2       : 0084 st R14, R7
Memory 1       : 0088 add R6, R6, #1
Exb 2          : 0092 add R5, R5, #1
Exb 1          : 0096 set R7, #0
EXa            : 0100 bez R7, #0036
Fetch          : 0036 sub R7, R6, R1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=3   |   Status=writing   |
|   REG[ 6]   |   Value=3   |   Status=writing   |
|   REG[ 7]   |   Value=4612   |   Status=writing   |
|   REG[ 8]   |   Value=150   |   Status=valid   |
|   REG[ 9]   |   Value=600   |   Status=valid   |
|   REG[10]   |   Value=612   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=27   |   Status=valid   |
|   REG[13]   |   Value=93   |   Status=valid   |
|   REG[14]   |   Value=109   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 128
--------------------------------
Writeback      : 0076 add R14, R12, R13
Memory 4       : 0080 add R7, R4, R10
Memory 3       : 0084 st R14, R7
Memory 2       : 0088 add R6, R6, #1
Memory 1       : 0092 add R5, R5, #1
Exb 2          : 0096 set R7, #0
Exb 1          : 0100 bez R7, #0036
Decode         : 0036 sub R7, R6, R1
Fetch          : 0040 bgez R7, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=3   |   Status=writing   |
|   REG[ 6]   |   Value=3   |   Status=writing   |
|   REG[ 7]   |   Value=4612   |   Status=writing   |
|   REG[ 8]   |   Value=150   |   Status=valid   |
|   REG[ 9]   |   Value=600   |   Status=valid   |
|   REG[10]   |   Value=612   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=27   |   Status=valid   |
|   REG[13]   |   Value=93   |   Status=valid   |
|   REG[14]   |   Value=120   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 129
--------------------------------
Writeback      : 0080 add R7, R4, R10
Memory 4       : 0084 st R14, R7
Memory 3       : 0088 add R6, R6, #1
Memory 2       : 0092 add R5, R5, #1
Memory 1       : 0096 set R7, #0
Exb 2          : 0100 bez R7, #0036
EXa            : 0036 sub R7, R6, R1
Decode         : 0040 bgez R7, #0028
Fetch          : 0044 mul R7, R6, #4
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=3   |   Status=writing   |
|   REG[ 6]   |   Value=3   |   Status=writing   |
|   REG[ 7]   |   Value=7612   |   Status=writing   |
|   REG[ 8]   |   Value=150   |   Status=valid   |
|   REG[ 9]   |   Value=600   |   Status=valid   |
|   REG[10]   |   Value=612   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=27   |   Status=valid   |
|   REG[13]   |   Value=93   |   Status=valid   |
|   REG[14]   |   Value=120   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 130
--------------------------------
Writeback      : 0084 st R14, R7
Memory 4       : 0088 add R6, R6, #1
Memory 3       : 0092 add R5, R5, #1
Memory 2       : 0096 set R7, #0
Memory 1       : 0100 bez R7, #0036
Exb 1          : 0036 sub R7, R6, R1
EXa            : 0040 bgez R7, #0028
Fetch          : 0044 mul R7, R6, #4
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=3   |   Status=writing   |
|   REG[ 6]   |   Value=3   |   Status=writing   |
|   REG[ 7]   |   Value=7612   |   Status=writing   |
|   REG[ 8]   |   Value=150   |   Status=valid   |
|   REG[ 9]   |   Value=600   |   Status=valid   |
|   REG[10]   |   Value=612   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=27   |   Status=valid   |
|   REG[13]   |   Value=93   |   Status=valid   |
|   REG[14]   |   Value=120   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 131
--------------------------------
Writeback      : 0088 add R6, R6, #1
Memory 4       : 0092 add R5, R5, #1
Memory 3       : 0096 set R7, #0
Memory 2       : 0100 bez R7, #0036
Exb 2          : 0036 sub R7, R6, R1
Exb 1          : 0040 bgez R7, #0028
Decode         : 0044 mul R7, R6, #4
Fetch          : 0048 mul R8, R5, R1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=3   |   Status=writing   |
|   REG[ 6]   |   Value=4   |   Status=valid   |
|   REG[ 7]   |   Value=7612   |   Status=writing   |
|   REG[ 8]   |   Value=150   |   Status=valid   |
|   REG[ 9]   |   Value=600   |   Status=valid   |
|   REG[10]   |   Value=612   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=27   |   Status=valid   |
|   REG[13]   |   Value=93   |   Status=valid   |
|   REG[14]   |   Value=120   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 132
--------------------------------
Writeback      : 0092 add R5, R5, #1
Memory 4       : 0096 set R7, #0
Memory 3       : 0100 bez R7, #0036
Memory 1       : 0036 sub R7, R6, R1
Exb 2          : 0040 bgez R7, #0028
EXa            : 0044 mul R7, R6, #4
Decode         : 0048 mul R8, R5, R1
Fetch          : 0052 mul R9, R8, #4
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=4   |   Status=valid   |
|   REG[ 6]   |   Value=4   |   Status=valid   |
|   REG[ 7]   |   Value=7612   |   Status=writing   |
|   REG[ 8]   |   Value=150   |   Status=writing   |
|   REG[ 9]   |   Value=600   |   Status=valid   |
|   REG[10]   |   Value=612   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=27   |   Status=valid   |
|   REG[13]   |   Value=93   |   Status=valid   |
|   REG[14]   |   Value=120   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 133
--------------------------------
Writeback      : 0096 set R7, #0
Memory 4       : 0100 bez R7, #0036
Memory 2       : 0036 sub R7, R6, R1
Memory 1       : 0040 bgez R7, #0028
Exb 1          : 0044 mul R7, R6, #4
EXa            : 0048 mul R8, R5, R1
Decode         : 0052 mul R9, R8, #4
Fetch          : 0056 add R10, R7, R9
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=4   |   Status=valid   |
|   REG[ 6]   |   Value=4   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=150   |   Status=writing   |
|   REG[ 9]   |   Value=600   |   Status=valid   |
|   REG[10]   |   Value=612   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=27   |   Status=valid   |
|   REG[13]   |   Value=93   |   Status=valid   |
|   REG[14]   |   Value=120   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 134
--------------------------------
Writeback      : 0100 bez R7, #0036
Memory 3       : 0036 sub R7, R6, R1
Memory 2       : 0040 bgez R7, #0028
Exb 2          : 0044 mul R7, R6, #4
Exb 1          : 0048 mul R8, R5, R1
Decode         : 0052 mul R9, R8, #4
Fetch          : 0056 add R10, R7, R9
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=4   |   Status=valid   |
|   REG[ 6]   |   Value=4   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=150   |   Status=writing   |
|   REG[ 9]   |   Value=600   |   Status=valid   |
|   REG[10]   |   Value=612   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=27   |   Status=valid   |
|   REG[13]   |   Value=93   |   Status=valid   |
|   REG[14]   |   Value=120   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 135
--------------------------------
Memory 4       : 0036 sub R7, R6, R1
Memory 3       : 0040 bgez R7, #0028
Memory 1       : 0044 mul R7, R6, #4
Exb 2          : 0048 mul R8, R5, R1
Decode         : 0052 mul R9, R8, #4
Fetch          : 0056 add R10, R7, R9
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=4   |   Status=valid   |
|   REG[ 6]   |   Value=4   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=150   |   Status=writing   |
|   REG[ 9]   |   Value=600   |   Status=writing   |
|   REG[10]   |   Value=612   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=27   |   Status=valid   |
|   REG[13]   |   Value=93   |   Status=valid   |
|   REG[14]   |   Value=120   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 136
--------------------------------
Writeback      : 0036 sub R7, R6, R1
Memory 4       : 0040 bgez R7, #0028
Memory 2       : 0044 mul R7, R6, #4
Memory 1       : 0048 mul R8, R5, R1
EXa            : 0052 mul R9, R8, #4
Decode         : 0056 add R10, R7, R9
Fetch          : 0060 add R7, R2, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=4   |   Status=valid   |
|   REG[ 6]   |   Value=4   |   Status=valid   |
|   REG[ 7]   |   Value=-46   |   Status=writing   |
|   REG[ 8]   |   Value=150   |   Status=writing   |
|   REG[ 9]   |   Value=600   |   Status=writing   |
|   REG[10]   |   Value=612   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=27   |   Status=valid   |
|   REG[13]   |   Value=93   |   Status=valid   |
|   REG[14]   |   Value=120   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 137
--------------------------------
Writeback      : 0040 bgez R7, #0028
Memory 3       : 0044 mul R7, R6, #4
Memory 2       : 0048 mul R8, R5, R1
Exb 1          : 0052 mul R9, R8, #4
Decode         : 0056 add R10, R7, R9
Fetch          : 0060 add R7, R2, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=4   |   Status=valid   |
|   REG[ 6]   |   Value=4   |   Status=valid   |
|   REG[ 7]   |   Value=-46   |   Status=writing   |
|   REG[ 8]   |   Value=150   |   Status=writing   |
|   REG[ 9]   |   Value=600   |   Status=writing   |
|   REG[10]   |   Value=612   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=27   |   Status=valid   |
|   REG[13]   |   Value=93   |   Status=valid   |
|   REG[14]   |   Value=120   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 138
--------------------------------
Memory 4       : 0044 mul R7, R6, #4
Memory 3       : 0048 mul R8, R5, R1
Exb 2          : 0052 mul R9, R8, #4
Decode         : 0056 add R10, R7, R9
Fetch          : 0060 add R7, R2, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=4   |   Status=valid   |
|   REG[ 6]   |   Value=4   |   Status=valid   |
|   REG[ 7]   |   Value=-46   |   Status=writing   |
|   REG[ 8]   |   Value=150   |   Status=writing   |
|   REG[ 9]   |   Value=600   |   Status=writing   |
|   REG[10]   |   Value=612   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=27   |   Status=valid   |
|   REG[13]   |   Value=93   |   Status=valid   |
|   REG[14]   |   Value=120   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 139
--------------------------------
Writeback      : 0044 mul R7, R6, #4
Memory 4       : 0048 mul R8, R5, R1
Memory 1       : 0052 mul R9, R8, #4
EXa            : 0056 add R10, R7, R9
Decode         : 0060 add R7, R2, R10
Fetch          : 0064 ld R12, R7
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=4   |   Status=valid   |
|   REG[ 6]   |   Value=4   |   Status=valid   |
|   REG[ 7]   |   Value=16   |   Status=writing   |
|   REG[ 8]   |   Value=150   |   Status=writing   |
|   REG[ 9]   |   Value=600   |   Status=writing   |
|   REG[10]   |   Value=612   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=27   |   Status=valid   |
|   REG[13]   |   Value=93   |   Status=valid   |
|   REG[14]   |   Value=120   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 140
--------------------------------
Writeback      : 0048 mul R8, R5, R1
Memory 2       : 0052 mul R9, R8, #4
Exb 1          : 0056 add R10, R7, R9
EXa            : 0060 add R7, R2, R10
Decode         : 0064 ld R12, R7
Fetch          : 0068 add R7, R3, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=4   |   Status=valid   |
|   REG[ 6]   |   Value=4   |   Status=valid   |
|   REG[ 7]   |   Value=16   |   Status=writing   |
|   REG[ 8]   |   Value=200   |   Status=valid   |
|   REG[ 9]   |   Value=600   |   Status=writing   |
|   REG[10]   |   Value=612   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=27   |   Status=writing   |
|   REG[13]   |   Value=93   |   Status=valid   |
|   REG[14]   |   Value=120   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 141
--------------------------------
Memory 3       : 0052 mul R9, R8, #4
Exb 2          : 0056 add R10, R7, R9
Exb 1          : 0060 add R7, R2, R10
EXa            : 0064 ld R12, R7
Decode         : 0068 add R7, R3, R10
Fetch          : 0072 ld R13, R7
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=4   |   Status=valid   |
|   REG[ 6]   |   Value=4   |   Status=valid   |
|   REG[ 7]   |   Value=16   |   Status=writing   |
|   REG[ 8]   |   Value=200   |   Status=valid   |
|   REG[ 9]   |   Value=600   |   Status=writing   |
|   REG[10]   |   Value=612   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=27   |   Status=writing   |
|   REG[13]   |   Value=93   |   Status=valid   |
|   REG[14]   |   Value=120   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 142
--------------------------------
Memory 4       : 0052 mul R9, R8, #4
Memory 1       : 0056 add R10, R7, R9
Exb 2          : 0060 add R7, R2, R10
Exb 1          : 0064 ld R12, R7
EXa            : 0068 add R7, R3, R10
Decode         : 0072 ld R13, R7
Fetch          : 0076 add R14, R12, R13
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=4   |   Status=valid   |
|   REG[ 6]   |   Value=4   |   Status=valid   |
|   REG[ 7]   |   Value=16   |   Status=writing   |
|   REG[ 8]   |   Value=200   |   Status=valid   |
|   REG[ 9]   |   Value=600   |   Status=writing   |
|   REG[10]   |   Value=612   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=27   |   Status=writing   |
|   REG[13]   |   Value=93   |   Status=writing   |
|   REG[14]   |   Value=120   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 143
--------------------------------
Writeback      : 0052 mul R9, R8, #4
Memory 2       : 0056 add R10, R7, R9
Memory 1       : 0060 add R7, R2, R10
Exb 2          : 0064 ld R12, R7
Exb 1          : 0068 add R7, R3, R10
EXa            : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=4   |   Status=valid   |
|   REG[ 6]   |   Value=4   |   Status=valid   |
|   REG[ 7]   |   Value=16   |   Status=writing   |
|   REG[ 8]   |   Value=200   |   Status=valid   |
|   REG[ 9]   |   Value=800   |   Status=valid   |
|   REG[10]   |   Value=612   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=27   |   Status=writing   |
|   REG[13]   |   Value=93   |   Status=writing   |
|   REG[14]   |   Value=120   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 144
--------------------------------
Memory 3       : 0056 add R10, R7, R9
Memory 2       : 0060 add R7, R2, R10
Memory 1       : 0064 ld R12, R7
Exb 2          : 0068 add R7, R3, R10
Exb 1          : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=4   |   Status=valid   |
|   REG[ 6]   |   Value=4   |   Status=valid   |
|   REG[ 7]   |   Value=16   |   Status=writing   |
|   REG[ 8]   |   Value=200   |   Status=valid   |
|   REG[ 9]   |   Value=800   |   Status=valid   |
|   REG[10]   |   Value=612   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=27   |   Status=writing   |
|   REG[13]   |   Value=93   |   Status=writing   |
|   REG[14]   |   Value=120   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 145
--------------------------------
Memory 4       : 0056 add R10, R7, R9
Memory 3       : 0060 add R7, R2, R10
Memory 2       : 0064 ld R12, R7
Memory 1       : 0068 add R7, R3, R10
Exb 2          : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=4   |   Status=valid   |
|   REG[ 6]   |   Value=4   |   Status=valid   |
|   REG[ 7]   |   Value=16   |   Status=writing   |
|   REG[ 8]   |   Value=200   |   Status=valid   |
|   REG[ 9]   |   Value=800   |   Status=valid   |
|   REG[10]   |   Value=612   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=27   |   Status=writing   |
|   REG[13]   |   Value=93   |   Status=writing   |
|   REG[14]   |   Value=120   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 146
--------------------------------
Writeback      : 0056 add R10, R7, R9
Memory 4       : 0060 add R7, R2, R10
Memory 3       : 0064 ld R12, R7
Memory 2       : 0068 add R7, R3, R10
Memory 1       : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=4   |   Status=valid   |
|   REG[ 6]   |   Value=4   |   Status=valid   |
|   REG[ 7]   |   Value=16   |   Status=writing   |
|   REG[ 8]   |   Value=200   |   Status=valid   |
|   REG[ 9]   |   Value=800   |   Status=valid   |
|   REG[10]   |   Value=816   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=27   |   Status=writing   |
|   REG[13]   |   Value=93   |   Status=writing   |
|   REG[14]   |   Value=120   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 147
--------------------------------
Writeback      : 0060 add R7, R2, R10
Memory 4       : 0064 ld R12, R7
Memory 3       : 0068 add R7, R3, R10
Memory 2       : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=4   |   Status=valid   |
|   REG[ 6]   |   Value=4   |   Status=valid   |
|   REG[ 7]   |   Value=1816   |   Status=writing   |
|   REG[ 8]   |   Value=200   |   Status=valid   |
|   REG[ 9]   |   Value=800   |   Status=valid   |
|   REG[10]   |   Value=816   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=27   |   Status=writing   |
|   REG[13]   |   Value=93   |   Status=writing   |
|   REG[14]   |   Value=120   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 148
--------------------------------
Writeback      : 0064 ld R12, R7
Memory 4       : 0068 add R7, R3, R10
Memory 3       : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=4   |   Status=valid   |
|   REG[ 6]   |   Value=4   |   Status=valid   |
|   REG[ 7]   |   Value=1816   |   Status=writing   |
|   REG[ 8]   |   Value=200   |   Status=valid   |
|   REG[ 9]   |   Value=800   |   Status=valid   |
|   REG[10]   |   Value=816   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=41   |   Status=valid   |
|   REG[13]   |   Value=93   |   Status=writing   |
|   REG[14]   |   Value=120   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 149
--------------------------------
Writeback      : 0068 add R7, R3, R10
Memory 4       : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=4   |   Status=valid   |
|   REG[ 6]   |   Value=4   |   Status=valid   |
|   REG[ 7]   |   Value=4816   |   Status=valid   |
|   REG[ 8]   |   Value=200   |   Status=valid   |
|   REG[ 9]   |   Value=800   |   Status=valid   |
|   REG[10]   |   Value=816   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=41   |   Status=valid   |
|   REG[13]   |   Value=93   |   Status=writing   |
|   REG[14]   |   Value=120   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 150
--------------------------------
Writeback      : 0072 ld R13, R7
EXa            : 0076 add R14, R12, R13
Decode         : 0080 add R7, R4, R10
Fetch          : 0084 st R14, R7
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=4   |   Status=valid   |
|   REG[ 6]   |   Value=4   |   Status=valid   |
|   REG[ 7]   |   Value=4816   |   Status=writing   |
|   REG[ 8]   |   Value=200   |   Status=valid   |
|   REG[ 9]   |   Value=800   |   Status=valid   |
|   REG[10]   |   Value=816   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=41   |   Status=valid   |
|   REG[13]   |   Value=63   |   Status=valid   |
|   REG[14]   |   Value=120   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 151
--------------------------------
Exb 1          : 0076 add R14, R12, R13
EXa            : 0080 add R7, R4, R10
Decode         : 0084 st R14, R7
Fetch          : 0088 add R6, R6, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=4   |   Status=valid   |
|   REG[ 6]   |   Value=4   |   Status=valid   |
|   REG[ 7]   |   Value=4816   |   Status=writing   |
|   REG[ 8]   |   Value=200   |   Status=valid   |
|   REG[ 9]   |   Value=800   |   Status=valid   |
|   REG[10]   |   Value=816   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=41   |   Status=valid   |
|   REG[13]   |   Value=63   |   Status=valid   |
|   REG[14]   |   Value=120   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 152
--------------------------------
Exb 2          : 0076 add R14, R12, R13
Exb 1          : 0080 add R7, R4, R10
EXa            : 0084 st R14, R7
Decode         : 0088 add R6, R6, #1
Fetch          : 0092 add R5, R5, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=4   |   Status=valid   |
|   REG[ 6]   |   Value=4   |   Status=writing   |
|   REG[ 7]   |   Value=4816   |   Status=writing   |
|   REG[ 8]   |   Value=200   |   Status=valid   |
|   REG[ 9]   |   Value=800   |   Status=valid   |
|   REG[10]   |   Value=816   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=41   |   Status=valid   |
|   REG[13]   |   Value=63   |   Status=valid   |
|   REG[14]   |   Value=120   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 153
--------------------------------
Memory 1       : 0076 add R14, R12, R13
Exb 2          : 0080 add R7, R4, R10
Exb 1          : 0084 st R14, R7
EXa            : 0088 add R6, R6, #1
Decode         : 0092 add R5, R5, #1
Fetch          : 0096 set R7, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=4   |   Status=writing   |
|   REG[ 6]   |   Value=4   |   Status=writing   |
|   REG[ 7]   |   Value=4816   |   Status=writing   |
|   REG[ 8]   |   Value=200   |   Status=valid   |
|   REG[ 9]   |   Value=800   |   Status=valid   |
|   REG[10]   |   Value=816   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=41   |   Status=valid   |
|   REG[13]   |   Value=63   |   Status=valid   |
|   REG[14]   |   Value=120   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 154
--------------------------------
Memory 2       : 0076 add R14, R12, R13
Memory 1       : 0080 add R7, R4, R10
Exb 2          : 0084 st R14, R7
Exb 1          : 0088 add R6, R6, #1
EXa            : 0092 add R5, R5, #1
Decode         : 0096 set R7, #0
Fetch          : 0100 bez R7, #0036
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=4   |   Status=writing   |
|   REG[ 6]   |   Value=4   |   Status=writing   |
|   REG[ 7]   |   Value=4816   |   Status=writing   |
|   REG[ 8]   |   Value=200   |   Status=valid   |
|   REG[ 9]   |   Value=800   |   Status=valid   |
|   REG[10]   |   Value=816   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=41   |   Status=valid   |
|   REG[13]   |   Value=63   |   Status=valid   |
|   REG[14]   |   Value=120   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 155
--------------------------------
Memory 3       : 0076 add R14, R12, R13
Memory 2       : 0080 add R7, R4, R10
Memory 1       : 0084 st R14, R7
Exb 2          : 0088 add R6, R6, #1
Exb 1          : 0092 add R5, R5, #1
EXa            : 0096 set R7, #0
Decode         : 0100 bez R7, #0036
Fetch          : 0104 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=4   |   Status=writing   |
|   REG[ 6]   |   Value=4   |   Status=writing   |
|   REG[ 7]   |   Value=4816   |   Status=writing   |
|   REG[ 8]   |   Value=200   |   Status=valid   |
|   REG[ 9]   |   Value=800   |   Status=valid   |
|   REG[10]   |   Value=816   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=41   |   Status=valid   |
|   REG[13]   |   Value=63   |   Status=valid   |
|   REG[14]   |   Value=120   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 156
--------------------------------
Memory 4       : 0076 add R14, R12, R13
Memory 3       : 0080 add R7, R4, R10
Memory 2       : 0084 st R14, R7
Memory 1       : 0088 add R6, R6, #1
Exb 2          : 0092 add R5, R5, #1
Exb 1          : 0096 set R7, #0
EXa            : 0100 bez R7, #0036
Fetch          : 0036 sub R7, R6, R1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=4   |   Status=writing   |
|   REG[ 6]   |   Value=4   |   Status=writing   |
|   REG[ 7]   |   Value=4816   |   Status=writing   |
|   REG[ 8]   |   Value=200   |   Status=valid   |
|   REG[ 9]   |   Value=800   |   Status=valid   |
|   REG[10]   |   Value=816   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=41   |   Status=valid   |
|   REG[13]   |   Value=63   |   Status=valid   |
|   REG[14]   |   Value=120   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 157
--------------------------------
Writeback      : 0076 add R14, R12, R13
Memory 4       : 0080 add R7, R4, R10
Memory 3       : 0084 st R14, R7
Memory 2       : 0088 add R6, R6, #1
Memory 1       : 0092 add R5, R5, #1
Exb 2          : 0096 set R7, #0
Exb 1          : 0100 bez R7, #0036
Decode         : 0036 sub R7, R6, R1
Fetch          : 0040 bgez R7, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=4   |   Status=writing   |
|   REG[ 6]   |   Value=4   |   Status=writing   |
|   REG[ 7]   |   Value=4816   |   Status=writing   |
|   REG[ 8]   |   Value=200   |   Status=valid   |
|   REG[ 9]   |   Value=800   |   Status=valid   |
|   REG[10]   |   Value=816   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=41   |   Status=valid   |
|   REG[13]   |   Value=63   |   Status=valid   |
|   REG[14]   |   Value=104   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 158
--------------------------------
Writeback      : 0080 add R7, R4, R10
Memory 4       : 0084 st R14, R7
Memory 3       : 0088 add R6, R6, #1
Memory 2       : 0092 add R5, R5, #1
Memory 1       : 0096 set R7, #0
Exb 2          : 0100 bez R7, #0036
EXa            : 0036 sub R7, R6, R1
Decode         : 0040 bgez R7, #0028
Fetch          : 0044 mul R7, R6, #4
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=4   |   Status=writing   |
|   REG[ 6]   |   Value=4   |   Status=writing   |
|   REG[ 7]   |   Value=7816   |   Status=writing   |
|   REG[ 8]   |   Value=200   |   Status=valid   |
|   REG[ 9]   |   Value=800   |   Status=valid   |
|   REG[10]   |   Value=816   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=41   |   Status=valid   |
|   REG[13]   |   Value=63   |   Status=valid   |
|   REG[14]   |   Value=104   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 159
--------------------------------
Writeback      : 0084 st R14, R7
Memory 4       : 0088 add R6, R6, #1
Memory 3       : 0092 add R5, R5, #1
Memory 2       : 0096 set R7, #0
Memory 1       : 0100 bez R7, #0036
Exb 1          : 0036 sub R7, R6, R1
EXa            : 0040 bgez R7, #0028
Fetch          : 0044 mul R7, R6, #4
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=4   |   Status=writing   |
|   REG[ 6]   |   Value=4   |   Status=writing   |
|   REG[ 7]   |   Value=7816   |   Status=writing   |
|   REG[ 8]   |   Value=200   |   Status=valid   |
|   REG[ 9]   |   Value=800   |   Status=valid   |
|   REG[10]   |   Value=816   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=41   |   Status=valid   |
|   REG[13]   |   Value=63   |   Status=valid   |
|   REG[14]   |   Value=104   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 160
--------------------------------
Writeback      : 0088 add R6, R6, #1
Memory 4       : 0092 add R5, R5, #1
Memory 3       : 0096 set R7, #0
Memory 2       : 0100 bez R7, #0036
Exb 2          : 0036 sub R7, R6, R1
Exb 1          : 0040 bgez R7, #0028
Decode         : 0044 mul R7, R6, #4
Fetch          : 0048 mul R8, R5, R1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=4   |   Status=writing   |
|   REG[ 6]   |   Value=5   |   Status=valid   |
|   REG[ 7]   |   Value=7816   |   Status=writing   |
|   REG[ 8]   |   Value=200   |   Status=valid   |
|   REG[ 9]   |   Value=800   |   Status=valid   |
|   REG[10]   |   Value=816   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=41   |   Status=valid   |
|   REG[13]   |   Value=63   |   Status=valid   |
|   REG[14]   |   Value=104   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 161
--------------------------------
Writeback      : 0092 add R5, R5, #1
Memory 4       : 0096 set R7, #0
Memory 3       : 0100 bez R7, #0036
Memory 1       : 0036 sub R7, R6, R1
Exb 2          : 0040 bgez R7, #0028
EXa            : 0044 mul R7, R6, #4
Decode         : 0048 mul R8, R5, R1
Fetch          : 0052 mul R9, R8, #4
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=5   |   Status=valid   |
|   REG[ 6]   |   Value=5   |   Status=valid   |
|   REG[ 7]   |   Value=7816   |   Status=writing   |
|   REG[ 8]   |   Value=200   |   Status=writing   |
|   REG[ 9]   |   Value=800   |   Status=valid   |
|   REG[10]   |   Value=816   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=41   |   Status=valid   |
|   REG[13]   |   Value=63   |   Status=valid   |
|   REG[14]   |   Value=104   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 162
--------------------------------
Writeback      : 0096 set R7, #0
Memory 4       : 0100 bez R7, #0036
Memory 2       : 0036 sub R7, R6, R1
Memory 1       : 0040 bgez R7, #0028
Exb 1          : 0044 mul R7, R6, #4
EXa            : 0048 mul R8, R5, R1
Decode         : 0052 mul R9, R8, #4
Fetch          : 0056 add R10, R7, R9
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=5   |   Status=valid   |
|   REG[ 6]   |   Value=5   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=200   |   Status=writing   |
|   REG[ 9]   |   Value=800   |   Status=valid   |
|   REG[10]   |   Value=816   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=41   |   Status=valid   |
|   REG[13]   |   Value=63   |   Status=valid   |
|   REG[14]   |   Value=104   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 163
--------------------------------
Writeback      : 0100 bez R7, #0036
Memory 3       : 0036 sub R7, R6, R1
Memory 2       : 0040 bgez R7, #0028
Exb 2          : 0044 mul R7, R6, #4
Exb 1          : 0048 mul R8, R5, R1
Decode         : 0052 mul R9, R8, #4
Fetch          : 0056 add R10, R7, R9
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=5   |   Status=valid   |
|   REG[ 6]   |   Value=5   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=200   |   Status=writing   |
|   REG[ 9]   |   Value=800   |   Status=valid   |
|   REG[10]   |   Value=816   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=41   |   Status=valid   |
|   REG[13]   |   Value=63   |   Status=valid   |
|   REG[14]   |   Value=104   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 164
--------------------------------
Memory 4       : 0036 sub R7, R6, R1
Memory 3       : 0040 bgez R7, #0028
Memory 1       : 0044 mul R7, R6, #4
Exb 2          : 0048 mul R8, R5, R1
Decode         : 0052 mul R9, R8, #4
Fetch          : 0056 add R10, R7, R9
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=5   |   Status=valid   |
|   REG[ 6]   |   Value=5   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=200   |   Status=writing   |
|   REG[ 9]   |   Value=800   |   Status=writing   |
|   REG[10]   |   Value=816   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=41   |   Status=valid   |
|   REG[13]   |   Value=63   |   Status=valid   |
|   REG[14]   |   Value=104   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 165
--------------------------------
Writeback      : 0036 sub R7, R6, R1
Memory 4       : 0040 bgez R7, #0028
Memory 2       : 0044 mul R7, R6, #4
Memory 1       : 0048 mul R8, R5, R1
EXa            : 0052 mul R9, R8, #4
Decode         : 0056 add R10, R7, R9
Fetch          : 0060 add R7, R2, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=5   |   Status=valid   |
|   REG[ 6]   |   Value=5   |   Status=valid   |
|   REG[ 7]   |   Value=-45   |   Status=writing   |
|   REG[ 8]   |   Value=200   |   Status=writing   |
|   REG[ 9]   |   Value=800   |   Status=writing   |
|   REG[10]   |   Value=816   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=41   |   Status=valid   |
|   REG[13]   |   Value=63   |   Status=valid   |
|   REG[14]   |   Value=104   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 166
--------------------------------
Writeback      : 0040 bgez R7, #0028
Memory 3       : 0044 mul R7, R6, #4
Memory 2       : 0048 mul R8, R5, R1
Exb 1          : 0052 mul R9, R8, #4
Decode         : 0056 add R10, R7, R9
Fetch          : 0060 add R7, R2, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=5   |   Status=valid   |
|   REG[ 6]   |   Value=5   |   Status=valid   |
|   REG[ 7]   |   Value=-45   |   Status=writing   |
|   REG[ 8]   |   Value=200   |   Status=writing   |
|   REG[ 9]   |   Value=800   |   Status=writing   |
|   REG[10]   |   Value=816   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=41   |   Status=valid   |
|   REG[13]   |   Value=63   |   Status=valid   |
|   REG[14]   |   Value=104   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 167
--------------------------------
Memory 4       : 0044 mul R7, R6, #4
Memory 3       : 0048 mul R8, R5, R1
Exb 2          : 0052 mul R9, R8, #4
Decode         : 0056 add R10, R7, R9
Fetch          : 0060 add R7, R2, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=5   |   Status=valid   |
|   REG[ 6]   |   Value=5   |   Status=valid   |
|   REG[ 7]   |   Value=-45   |   Status=writing   |
|   REG[ 8]   |   Value=200   |   Status=writing   |
|   REG[ 9]   |   Value=800   |   Status=writing   |
|   REG[10]   |   Value=816   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=41   |   Status=valid   |
|   REG[13]   |   Value=63   |   Status=valid   |
|   REG[14]   |   Value=104   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 168
--------------------------------
Writeback      : 0044 mul R7, R6, #4
Memory 4       : 0048 mul R8, R5, R1
Memory 1       : 0052 mul R9, R8, #4
EXa            : 0056 add R10, R7, R9
Decode         : 0060 add R7, R2, R10
Fetch          : 0064 ld R12, R7
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=5   |   Status=valid   |
|   REG[ 6]   |   Value=5   |   Status=valid   |
|   REG[ 7]   |   Value=20   |   Status=writing   |
|   REG[ 8]   |   Value=200   |   Status=writing   |
|   REG[ 9]   |   Value=800   |   Status=writing   |
|   REG[10]   |   Value=816   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=41   |   Status=valid   |
|   REG[13]   |   Value=63   |   Status=valid   |
|   REG[14]   |   Value=104   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 169
--------------------------------
Writeback      : 0048 mul R8, R5, R1
Memory 2       : 0052 mul R9, R8, #4
Exb 1          : 0056 add R10, R7, R9
EXa            : 0060 add R7, R2, R10
Decode         : 0064 ld R12, R7
Fetch          : 0068 add R7, R3, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=5   |   Status=valid   |
|   REG[ 6]   |   Value=5   |   Status=valid   |
|   REG[ 7]   |   Value=20   |   Status=writing   |
|   REG[ 8]   |   Value=250   |   Status=valid   |
|   REG[ 9]   |   Value=800   |   Status=writing   |
|   REG[10]   |   Value=816   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=41   |   Status=writing   |
|   REG[13]   |   Value=63   |   Status=valid   |
|   REG[14]   |   Value=104   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 170
--------------------------------
Memory 3       : 0052 mul R9, R8, #4
Exb 2          : 0056 add R10, R7, R9
Exb 1          : 0060 add R7, R2, R10
EXa            : 0064 ld R12, R7
Decode         : 0068 add R7, R3, R10
Fetch          : 0072 ld R13, R7
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=5   |   Status=valid   |
|   REG[ 6]   |   Value=5   |   Status=valid   |
|   REG[ 7]   |   Value=20   |   Status=writing   |
|   REG[ 8]   |   Value=250   |   Status=valid   |
|   REG[ 9]   |   Value=800   |   Status=writing   |
|   REG[10]   |   Value=816   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=41   |   Status=writing   |
|   REG[13]   |   Value=63   |   Status=valid   |
|   REG[14]   |   Value=104   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 171
--------------------------------
Memory 4       : 0052 mul R9, R8, #4
Memory 1       : 0056 add R10, R7, R9
Exb 2          : 0060 add R7, R2, R10
Exb 1          : 0064 ld R12, R7
EXa            : 0068 add R7, R3, R10
Decode         : 0072 ld R13, R7
Fetch          : 0076 add R14, R12, R13
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=5   |   Status=valid   |
|   REG[ 6]   |   Value=5   |   Status=valid   |
|   REG[ 7]   |   Value=20   |   Status=writing   |
|   REG[ 8]   |   Value=250   |   Status=valid   |
|   REG[ 9]   |   Value=800   |   Status=writing   |
|   REG[10]   |   Value=816   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=41   |   Status=writing   |
|   REG[13]   |   Value=63   |   Status=writing   |
|   REG[14]   |   Value=104   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 172
--------------------------------
Writeback      : 0052 mul R9, R8, #4
Memory 2       : 0056 add R10, R7, R9
Memory 1       : 0060 add R7, R2, R10
Exb 2          : 0064 ld R12, R7
Exb 1          : 0068 add R7, R3, R10
EXa            : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=5   |   Status=valid   |
|   REG[ 6]   |   Value=5   |   Status=valid   |
|   REG[ 7]   |   Value=20   |   Status=writing   |
|   REG[ 8]   |   Value=250   |   Status=valid   |
|   REG[ 9]   |   Value=1000   |   Status=valid   |
|   REG[10]   |   Value=816   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=41   |   Status=writing   |
|   REG[13]   |   Value=63   |   Status=writing   |
|   REG[14]   |   Value=104   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 173
--------------------------------
Memory 3       : 0056 add R10, R7, R9
Memory 2       : 0060 add R7, R2, R10
Memory 1       : 0064 ld R12, R7
Exb 2          : 0068 add R7, R3, R10
Exb 1          : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=5   |   Status=valid   |
|   REG[ 6]   |   Value=5   |   Status=valid   |
|   REG[ 7]   |   Value=20   |   Status=writing   |
|   REG[ 8]   |   Value=250   |   Status=valid   |
|   REG[ 9]   |   Value=1000   |   Status=valid   |
|   REG[10]   |   Value=816   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=41   |   Status=writing   |
|   REG[13]   |   Value=63   |   Status=writing   |
|   REG[14]   |   Value=104   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 174
--------------------------------
Memory 4       : 0056 add R10, R7, R9
Memory 3       : 0060 add R7, R2, R10
Memory 2       : 0064 ld R12, R7
Memory 1       : 0068 add R7, R3, R10
Exb 2          : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=5   |   Status=valid   |
|   REG[ 6]   |   Value=5   |   Status=valid   |
|   REG[ 7]   |   Value=20   |   Status=writing   |
|   REG[ 8]   |   Value=250   |   Status=valid   |
|   REG[ 9]   |   Value=1000   |   Status=valid   |
|   REG[10]   |   Value=816   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=41   |   Status=writing   |
|   REG[13]   |   Value=63   |   Status=writing   |
|   REG[14]   |   Value=104   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 175
--------------------------------
Writeback      : 0056 add R10, R7, R9
Memory 4       : 0060 add R7, R2, R10
Memory 3       : 0064 ld R12, R7
Memory 2       : 0068 add R7, R3, R10
Memory 1       : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=5   |   Status=valid   |
|   REG[ 6]   |   Value=5   |   Status=valid   |
|   REG[ 7]   |   Value=20   |   Status=writing   |
|   REG[ 8]   |   Value=250   |   Status=valid   |
|   REG[ 9]   |   Value=1000   |   Status=valid   |
|   REG[10]   |   Value=1020   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=41   |   Status=writing   |
|   REG[13]   |   Value=63   |   Status=writing   |
|   REG[14]   |   Value=104   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 176
--------------------------------
Writeback      : 0060 add R7, R2, R10
Memory 4       : 0064 ld R12, R7
Memory 3       : 0068 add R7, R3, R10
Memory 2       : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=5   |   Status=valid   |
|   REG[ 6]   |   Value=5   |   Status=valid   |
|   REG[ 7]   |   Value=2020   |   Status=writing   |
|   REG[ 8]   |   Value=250   |   Status=valid   |
|   REG[ 9]   |   Value=1000   |   Status=valid   |
|   REG[10]   |   Value=1020   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=41   |   Status=writing   |
|   REG[13]   |   Value=63   |   Status=writing   |
|   REG[14]   |   Value=104   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 177
--------------------------------
Writeback      : 0064 ld R12, R7
Memory 4       : 0068 add R7, R3, R10
Memory 3       : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=5   |   Status=valid   |
|   REG[ 6]   |   Value=5   |   Status=valid   |
|   REG[ 7]   |   Value=2020   |   Status=writing   |
|   REG[ 8]   |   Value=250   |   Status=valid   |
|   REG[ 9]   |   Value=1000   |   Status=valid   |
|   REG[10]   |   Value=1020   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=19   |   Status=valid   |
|   REG[13]   |   Value=63   |   Status=writing   |
|   REG[14]   |   Value=104   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 178
--------------------------------
Writeback      : 0068 add R7, R3, R10
Memory 4       : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=5   |   Status=valid   |
|   REG[ 6]   |   Value=5   |   Status=valid   |
|   REG[ 7]   |   Value=5020   |   Status=valid   |
|   REG[ 8]   |   Value=250   |   Status=valid   |
|   REG[ 9]   |   Value=1000   |   Status=valid   |
|   REG[10]   |   Value=1020   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=19   |   Status=valid   |
|   REG[13]   |   Value=63   |   Status=writing   |
|   REG[14]   |   Value=104   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 179
--------------------------------
Writeback      : 0072 ld R13, R7
EXa            : 0076 add R14, R12, R13
Decode         : 0080 add R7, R4, R10
Fetch          : 0084 st R14, R7
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=5   |   Status=valid   |
|   REG[ 6]   |   Value=5   |   Status=valid   |
|   REG[ 7]   |   Value=5020   |   Status=writing   |
|   REG[ 8]   |   Value=250   |   Status=valid   |
|   REG[ 9]   |   Value=1000   |   Status=valid   |
|   REG[10]   |   Value=1020   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=19   |   Status=valid   |
|   REG[13]   |   Value=45   |   Status=valid   |
|   REG[14]   |   Value=104   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 180
--------------------------------
Exb 1          : 0076 add R14, R12, R13
EXa            : 0080 add R7, R4, R10
Decode         : 0084 st R14, R7
Fetch          : 0088 add R6, R6, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=5   |   Status=valid   |
|   REG[ 6]   |   Value=5   |   Status=valid   |
|   REG[ 7]   |   Value=5020   |   Status=writing   |
|   REG[ 8]   |   Value=250   |   Status=valid   |
|   REG[ 9]   |   Value=1000   |   Status=valid   |
|   REG[10]   |   Value=1020   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=19   |   Status=valid   |
|   REG[13]   |   Value=45   |   Status=valid   |
|   REG[14]   |   Value=104   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 181
--------------------------------
Exb 2          : 0076 add R14, R12, R13
Exb 1          : 0080 add R7, R4, R10
EXa            : 0084 st R14, R7
Decode         : 0088 add R6, R6, #1
Fetch          : 0092 add R5, R5, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=5   |   Status=valid   |
|   REG[ 6]   |   Value=5   |   Status=writing   |
|   REG[ 7]   |   Value=5020   |   Status=writing   |
|   REG[ 8]   |   Value=250   |   Status=valid   |
|   REG[ 9]   |   Value=1000   |   Status=valid   |
|   REG[10]   |   Value=1020   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=19   |   Status=valid   |
|   REG[13]   |   Value=45   |   Status=valid   |
|   REG[14]   |   Value=104   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 182
--------------------------------
Memory 1       : 0076 add R14, R12, R13
Exb 2          : 0080 add R7, R4, R10
Exb 1          : 0084 st R14, R7
EXa            : 0088 add R6, R6, #1
Decode         : 0092 add R5, R5, #1
Fetch          : 0096 set R7, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=5   |   Status=writing   |
|   REG[ 6]   |   Value=5   |   Status=writing   |
|   REG[ 7]   |   Value=5020   |   Status=writing   |
|   REG[ 8]   |   Value=250   |   Status=valid   |
|   REG[ 9]   |   Value=1000   |   Status=valid   |
|   REG[10]   |   Value=1020   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=19   |   Status=valid   |
|   REG[13]   |   Value=45   |   Status=valid   |
|   REG[14]   |   Value=104   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 183
--------------------------------
Memory 2       : 0076 add R14, R12, R13
Memory 1       : 0080 add R7, R4, R10
Exb 2          : 0084 st R14, R7
Exb 1          : 0088 add R6, R6, #1
EXa            : 0092 add R5, R5, #1
Decode         : 0096 set R7, #0
Fetch          : 0100 bez R7, #0036
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=5   |   Status=writing   |
|   REG[ 6]   |   Value=5   |   Status=writing   |
|   REG[ 7]   |   Value=5020   |   Status=writing   |
|   REG[ 8]   |   Value=250   |   Status=valid   |
|   REG[ 9]   |   Value=1000   |   Status=valid   |
|   REG[10]   |   Value=1020   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=19   |   Status=valid   |
|   REG[13]   |   Value=45   |   Status=valid   |
|   REG[14]   |   Value=104   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 184
--------------------------------
Memory 3       : 0076 add R14, R12, R13
Memory 2       : 0080 add R7, R4, R10
Memory 1       : 0084 st R14, R7
Exb 2          : 0088 add R6, R6, #1
Exb 1          : 0092 add R5, R5, #1
EXa            : 0096 set R7, #0
Decode         : 0100 bez R7, #0036
Fetch          : 0104 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=5   |   Status=writing   |
|   REG[ 6]   |   Value=5   |   Status=writing   |
|   REG[ 7]   |   Value=5020   |   Status=writing   |
|   REG[ 8]   |   Value=250   |   Status=valid   |
|   REG[ 9]   |   Value=1000   |   Status=valid   |
|   REG[10]   |   Value=1020   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=19   |   Status=valid   |
|   REG[13]   |   Value=45   |   Status=valid   |
|   REG[14]   |   Value=104   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 185
--------------------------------
Memory 4       : 0076 add R14, R12, R13
Memory 3       : 0080 add R7, R4, R10
Memory 2       : 0084 st R14, R7
Memory 1       : 0088 add R6, R6, #1
Exb 2          : 0092 add R5, R5, #1
Exb 1          : 0096 set R7, #0
EXa            : 0100 bez R7, #0036
Fetch          : 0036 sub R7, R6, R1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=5   |   Status=writing   |
|   REG[ 6]   |   Value=5   |   Status=writing   |
|   REG[ 7]   |   Value=5020   |   Status=writing   |
|   REG[ 8]   |   Value=250   |   Status=valid   |
|   REG[ 9]   |   Value=1000   |   Status=valid   |
|   REG[10]   |   Value=1020   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=19   |   Status=valid   |
|   REG[13]   |   Value=45   |   Status=valid   |
|   REG[14]   |   Value=104   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 186
--------------------------------
Writeback      : 0076 add R14, R12, R13
Memory 4       : 0080 add R7, R4, R10
Memory 3       : 0084 st R14, R7
Memory 2       : 0088 add R6, R6, #1
Memory 1       : 0092 add R5, R5, #1
Exb 2          : 0096 set R7, #0
Exb 1          : 0100 bez R7, #0036
Decode         : 0036 sub R7, R6, R1
Fetch          : 0040 bgez R7, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=5   |   Status=writing   |
|   REG[ 6]   |   Value=5   |   Status=writing   |
|   REG[ 7]   |   Value=5020   |   Status=writing   |
|   REG[ 8]   |   Value=250   |   Status=valid   |
|   REG[ 9]   |   Value=1000   |   Status=valid   |
|   REG[10]   |   Value=1020   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=19   |   Status=valid   |
|   REG[13]   |   Value=45   |   Status=valid   |
|   REG[14]   |   Value=64   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 187
--------------------------------
Writeback      : 0080 add R7, R4, R10
Memory 4       : 0084 st R14, R7
Memory 3       : 0088 add R6, R6, #1
Memory 2       : 0092 add R5, R5, #1
Memory 1       : 0096 set R7, #0
Exb 2          : 0100 bez R7, #0036
EXa            : 0036 sub R7, R6, R1
Decode         : 0040 bgez R7, #0028
Fetch          : 0044 mul R7, R6, #4
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=5   |   Status=writing   |
|   REG[ 6]   |   Value=5   |   Status=writing   |
|   REG[ 7]   |   Value=8020   |   Status=writing   |
|   REG[ 8]   |   Value=250   |   Status=valid   |
|   REG[ 9]   |   Value=1000   |   Status=valid   |
|   REG[10]   |   Value=1020   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=19   |   Status=valid   |
|   REG[13]   |   Value=45   |   Status=valid   |
|   REG[14]   |   Value=64   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 188
--------------------------------
Writeback      : 0084 st R14, R7
Memory 4       : 0088 add R6, R6, #1
Memory 3       : 0092 add R5, R5, #1
Memory 2       : 0096 set R7, #0
Memory 1       : 0100 bez R7, #0036
Exb 1          : 0036 sub R7, R6, R1
EXa            : 0040 bgez R7, #0028
Fetch          : 0044 mul R7, R6, #4
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=5   |   Status=writing   |
|   REG[ 6]   |   Value=5   |   Status=writing   |
|   REG[ 7]   |   Value=8020   |   Status=writing   |
|   REG[ 8]   |   Value=250   |   Status=valid   |
|   REG[ 9]   |   Value=1000   |   Status=valid   |
|   REG[10]   |   Value=1020   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=19   |   Status=valid   |
|   REG[13]   |   Value=45   |   Status=valid   |
|   REG[14]   |   Value=64   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 189
--------------------------------
Writeback      : 0088 add R6, R6, #1
Memory 4       : 0092 add R5, R5, #1
Memory 3       : 0096 set R7, #0
Memory 2       : 0100 bez R7, #0036
Exb 2          : 0036 sub R7, R6, R1
Exb 1          : 0040 bgez R7, #0028
Decode         : 0044 mul R7, R6, #4
Fetch          : 0048 mul R8, R5, R1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=5   |   Status=writing   |
|   REG[ 6]   |   Value=6   |   Status=valid   |
|   REG[ 7]   |   Value=8020   |   Status=writing   |
|   REG[ 8]   |   Value=250   |   Status=valid   |
|   REG[ 9]   |   Value=1000   |   Status=valid   |
|   REG[10]   |   Value=1020   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=19   |   Status=valid   |
|   REG[13]   |   Value=45   |   Status=valid   |
|   REG[14]   |   Value=64   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 190
--------------------------------
Writeback      : 0092 add R5, R5, #1
Memory 4       : 0096 set R7, #0
Memory 3       : 0100 bez R7, #0036
Memory 1       : 0036 sub R7, R6, R1
Exb 2          : 0040 bgez R7, #0028
EXa            : 0044 mul R7, R6, #4
Decode         : 0048 mul R8, R5, R1
Fetch          : 0052 mul R9, R8, #4
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=6   |   Status=valid   |
|   REG[ 6]   |   Value=6   |   Status=valid   |
|   REG[ 7]   |   Value=8020   |   Status=writing   |
|   REG[ 8]   |   Value=250   |   Status=writing   |
|   REG[ 9]   |   Value=1000   |   Status=valid   |
|   REG[10]   |   Value=1020   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=19   |   Status=valid   |
|   REG[13]   |   Value=45   |   Status=valid   |
|   REG[14]   |   Value=64   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 191
--------------------------------
Writeback      : 0096 set R7, #0
Memory 4       : 0100 bez R7, #0036
Memory 2       : 0036 sub R7, R6, R1
Memory 1       : 0040 bgez R7, #0028
Exb 1          : 0044 mul R7, R6, #4
EXa            : 0048 mul R8, R5, R1
Decode         : 0052 mul R9, R8, #4
Fetch          : 0056 add R10, R7, R9
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=6   |   Status=valid   |
|   REG[ 6]   |   Value=6   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=250   |   Status=writing   |
|   REG[ 9]   |   Value=1000   |   Status=valid   |
|   REG[10]   |   Value=1020   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=19   |   Status=valid   |
|   REG[13]   |   Value=45   |   Status=valid   |
|   REG[14]   |   Value=64   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 192
--------------------------------
Writeback      : 0100 bez R7, #0036
Memory 3       : 0036 sub R7, R6, R1
Memory 2       : 0040 bgez R7, #0028
Exb 2          : 0044 mul R7, R6, #4
Exb 1          : 0048 mul R8, R5, R1
Decode         : 0052 mul R9, R8, #4
Fetch          : 0056 add R10, R7, R9
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=6   |   Status=valid   |
|   REG[ 6]   |   Value=6   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=250   |   Status=writing   |
|   REG[ 9]   |   Value=1000   |   Status=valid   |
|   REG[10]   |   Value=1020   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=19   |   Status=valid   |
|   REG[13]   |   Value=45   |   Status=valid   |
|   REG[14]   |   Value=64   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 193
--------------------------------
Memory 4       : 0036 sub R7, R6, R1
Memory 3       : 0040 bgez R7, #0028
Memory 1       : 0044 mul R7, R6, #4
Exb 2          : 0048 mul R8, R5, R1
Decode         : 0052 mul R9, R8, #4
Fetch          : 0056 add R10, R7, R9
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=6   |   Status=valid   |
|   REG[ 6]   |   Value=6   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=250   |   Status=writing   |
|   REG[ 9]   |   Value=1000   |   Status=writing   |
|   REG[10]   |   Value=1020   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=19   |   Status=valid   |
|   REG[13]   |   Value=45   |   Status=valid   |
|   REG[14]   |   Value=64   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 194
--------------------------------
Writeback      : 0036 sub R7, R6, R1
Memory 4       : 0040 bgez R7, #0028
Memory 2       : 0044 mul R7, R6, #4
Memory 1       : 0048 mul R8, R5, R1
EXa            : 0052 mul R9, R8, #4
Decode         : 0056 add R10, R7, R9
Fetch          : 0060 add R7, R2, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=6   |   Status=valid   |
|   REG[ 6]   |   Value=6   |   Status=valid   |
|   REG[ 7]   |   Value=-44   |   Status=writing   |
|   REG[ 8]   |   Value=250   |   Status=writing   |
|   REG[ 9]   |   Value=1000   |   Status=writing   |
|   REG[10]   |   Value=1020   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=19   |   Status=valid   |
|   REG[13]   |   Value=45   |   Status=valid   |
|   REG[14]   |   Value=64   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 195
--------------------------------
Writeback      : 0040 bgez R7, #0028
Memory 3       : 0044 mul R7, R6, #4
Memory 2       : 0048 mul R8, R5, R1
Exb 1          : 0052 mul R9, R8, #4
Decode         : 0056 add R10, R7, R9
Fetch          : 0060 add R7, R2, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=6   |   Status=valid   |
|   REG[ 6]   |   Value=6   |   Status=valid   |
|   REG[ 7]   |   Value=-44   |   Status=writing   |
|   REG[ 8]   |   Value=250   |   Status=writing   |
|   REG[ 9]   |   Value=1000   |   Status=writing   |
|   REG[10]   |   Value=1020   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=19   |   Status=valid   |
|   REG[13]   |   Value=45   |   Status=valid   |
|   REG[14]   |   Value=64   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 196
--------------------------------
Memory 4       : 0044 mul R7, R6, #4
Memory 3       : 0048 mul R8, R5, R1
Exb 2          : 0052 mul R9, R8, #4
Decode         : 0056 add R10, R7, R9
Fetch          : 0060 add R7, R2, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=6   |   Status=valid   |
|   REG[ 6]   |   Value=6   |   Status=valid   |
|   REG[ 7]   |   Value=-44   |   Status=writing   |
|   REG[ 8]   |   Value=250   |   Status=writing   |
|   REG[ 9]   |   Value=1000   |   Status=writing   |
|   REG[10]   |   Value=1020   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=19   |   Status=valid   |
|   REG[13]   |   Value=45   |   Status=valid   |
|   REG[14]   |   Value=64   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 197
--------------------------------
Writeback      : 0044 mul R7, R6, #4
Memory 4       : 0048 mul R8, R5, R1
Memory 1       : 0052 mul R9, R8, #4
EXa            : 0056 add R10, R7, R9
Decode         : 0060 add R7, R2, R10
Fetch          : 0064 ld R12, R7
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=6   |   Status=valid   |
|   REG[ 6]   |   Value=6   |   Status=valid   |
|   REG[ 7]   |   Value=24   |   Status=writing   |
|   REG[ 8]   |   Value=250   |   Status=writing   |
|   REG[ 9]   |   Value=1000   |   Status=writing   |
|   REG[10]   |   Value=1020   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=19   |   Status=valid   |
|   REG[13]   |   Value=45   |   Status=valid   |
|   REG[14]   |   Value=64   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 198
--------------------------------
Writeback      : 0048 mul R8, R5, R1
Memory 2       : 0052 mul R9, R8, #4
Exb 1          : 0056 add R10, R7, R9
EXa            : 0060 add R7, R2, R10
Decode         : 0064 ld R12, R7
Fetch          : 0068 add R7, R3, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=6   |   Status=valid   |
|   REG[ 6]   |   Value=6   |   Status=valid   |
|   REG[ 7]   |   Value=24   |   Status=writing   |
|   REG[ 8]   |   Value=300   |   Status=valid   |
|   REG[ 9]   |   Value=1000   |   Status=writing   |
|   REG[10]   |   Value=1020   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=19   |   Status=writing   |
|   REG[13]   |   Value=45   |   Status=valid   |
|   REG[14]   |   Value=64   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 199
--------------------------------
Memory 3       : 0052 mul R9, R8, #4
Exb 2          : 0056 add R10, R7, R9
Exb 1          : 0060 add R7, R2, R10
EXa            : 0064 ld R12, R7
Decode         : 0068 add R7, R3, R10
Fetch          : 0072 ld R13, R7
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=6   |   Status=valid   |
|   REG[ 6]   |   Value=6   |   Status=valid   |
|   REG[ 7]   |   Value=24   |   Status=writing   |
|   REG[ 8]   |   Value=300   |   Status=valid   |
|   REG[ 9]   |   Value=1000   |   Status=writing   |
|   REG[10]   |   Value=1020   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=19   |   Status=writing   |
|   REG[13]   |   Value=45   |   Status=valid   |
|   REG[14]   |   Value=64   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 200
--------------------------------
Memory 4       : 0052 mul R9, R8, #4
Memory 1       : 0056 add R10, R7, R9
Exb 2          : 0060 add R7, R2, R10
Exb 1          : 0064 ld R12, R7
EXa            : 0068 add R7, R3, R10
Decode         : 0072 ld R13, R7
Fetch          : 0076 add R14, R12, R13
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=6   |   Status=valid   |
|   REG[ 6]   |   Value=6   |   Status=valid   |
|   REG[ 7]   |   Value=24   |   Status=writing   |
|   REG[ 8]   |   Value=300   |   Status=valid   |
|   REG[ 9]   |   Value=1000   |   Status=writing   |
|   REG[10]   |   Value=1020   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=19   |   Status=writing   |
|   REG[13]   |   Value=45   |   Status=writing   |
|   REG[14]   |   Value=64   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 201
--------------------------------
Writeback      : 0052 mul R9, R8, #4
Memory 2       : 0056 add R10, R7, R9
Memory 1       : 0060 add R7, R2, R10
Exb 2          : 0064 ld R12, R7
Exb 1          : 0068 add R7, R3, R10
EXa            : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=6   |   Status=valid   |
|   REG[ 6]   |   Value=6   |   Status=valid   |
|   REG[ 7]   |   Value=24   |   Status=writing   |
|   REG[ 8]   |   Value=300   |   Status=valid   |
|   REG[ 9]   |   Value=1200   |   Status=valid   |
|   REG[10]   |   Value=1020   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=19   |   Status=writing   |
|   REG[13]   |   Value=45   |   Status=writing   |
|   REG[14]   |   Value=64   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 202
--------------------------------
Memory 3       : 0056 add R10, R7, R9
Memory 2       : 0060 add R7, R2, R10
Memory 1       : 0064 ld R12, R7
Exb 2          : 0068 add R7, R3, R10
Exb 1          : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=6   |   Status=valid   |
|   REG[ 6]   |   Value=6   |   Status=valid   |
|   REG[ 7]   |   Value=24   |   Status=writing   |
|   REG[ 8]   |   Value=300   |   Status=valid   |
|   REG[ 9]   |   Value=1200   |   Status=valid   |
|   REG[10]   |   Value=1020   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=19   |   Status=writing   |
|   REG[13]   |   Value=45   |   Status=writing   |
|   REG[14]   |   Value=64   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 203
--------------------------------
Memory 4       : 0056 add R10, R7, R9
Memory 3       : 0060 add R7, R2, R10
Memory 2       : 0064 ld R12, R7
Memory 1       : 0068 add R7, R3, R10
Exb 2          : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=6   |   Status=valid   |
|   REG[ 6]   |   Value=6   |   Status=valid   |
|   REG[ 7]   |   Value=24   |   Status=writing   |
|   REG[ 8]   |   Value=300   |   Status=valid   |
|   REG[ 9]   |   Value=1200   |   Status=valid   |
|   REG[10]   |   Value=1020   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=19   |   Status=writing   |
|   REG[13]   |   Value=45   |   Status=writing   |
|   REG[14]   |   Value=64   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 204
--------------------------------
Writeback      : 0056 add R10, R7, R9
Memory 4       : 0060 add R7, R2, R10
Memory 3       : 0064 ld R12, R7
Memory 2       : 0068 add R7, R3, R10
Memory 1       : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=6   |   Status=valid   |
|   REG[ 6]   |   Value=6   |   Status=valid   |
|   REG[ 7]   |   Value=24   |   Status=writing   |
|   REG[ 8]   |   Value=300   |   Status=valid   |
|   REG[ 9]   |   Value=1200   |   Status=valid   |
|   REG[10]   |   Value=1224   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=19   |   Status=writing   |
|   REG[13]   |   Value=45   |   Status=writing   |
|   REG[14]   |   Value=64   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 205
--------------------------------
Writeback      : 0060 add R7, R2, R10
Memory 4       : 0064 ld R12, R7
Memory 3       : 0068 add R7, R3, R10
Memory 2       : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=6   |   Status=valid   |
|   REG[ 6]   |   Value=6   |   Status=valid   |
|   REG[ 7]   |   Value=2224   |   Status=writing   |
|   REG[ 8]   |   Value=300   |   Status=valid   |
|   REG[ 9]   |   Value=1200   |   Status=valid   |
|   REG[10]   |   Value=1224   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=19   |   Status=writing   |
|   REG[13]   |   Value=45   |   Status=writing   |
|   REG[14]   |   Value=64   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 206
--------------------------------
Writeback      : 0064 ld R12, R7
Memory 4       : 0068 add R7, R3, R10
Memory 3       : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=6   |   Status=valid   |
|   REG[ 6]   |   Value=6   |   Status=valid   |
|   REG[ 7]   |   Value=2224   |   Status=writing   |
|   REG[ 8]   |   Value=300   |   Status=valid   |
|   REG[ 9]   |   Value=1200   |   Status=valid   |
|   REG[10]   |   Value=1224   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=23   |   Status=valid   |
|   REG[13]   |   Value=45   |   Status=writing   |
|   REG[14]   |   Value=64   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 207
--------------------------------
Writeback      : 0068 add R7, R3, R10
Memory 4       : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=6   |   Status=valid   |
|   REG[ 6]   |   Value=6   |   Status=valid   |
|   REG[ 7]   |   Value=5224   |   Status=valid   |
|   REG[ 8]   |   Value=300   |   Status=valid   |
|   REG[ 9]   |   Value=1200   |   Status=valid   |
|   REG[10]   |   Value=1224   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=23   |   Status=valid   |
|   REG[13]   |   Value=45   |   Status=writing   |
|   REG[14]   |   Value=64   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 208
--------------------------------
Writeback      : 0072 ld R13, R7
EXa            : 0076 add R14, R12, R13
Decode         : 0080 add R7, R4, R10
Fetch          : 0084 st R14, R7
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=6   |   Status=valid   |
|   REG[ 6]   |   Value=6   |   Status=valid   |
|   REG[ 7]   |   Value=5224   |   Status=writing   |
|   REG[ 8]   |   Value=300   |   Status=valid   |
|   REG[ 9]   |   Value=1200   |   Status=valid   |
|   REG[10]   |   Value=1224   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=23   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=64   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 209
--------------------------------
Exb 1          : 0076 add R14, R12, R13
EXa            : 0080 add R7, R4, R10
Decode         : 0084 st R14, R7
Fetch          : 0088 add R6, R6, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=6   |   Status=valid   |
|   REG[ 6]   |   Value=6   |   Status=valid   |
|   REG[ 7]   |   Value=5224   |   Status=writing   |
|   REG[ 8]   |   Value=300   |   Status=valid   |
|   REG[ 9]   |   Value=1200   |   Status=valid   |
|   REG[10]   |   Value=1224   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=23   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=64   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 210
--------------------------------
Exb 2          : 0076 add R14, R12, R13
Exb 1          : 0080 add R7, R4, R10
EXa            : 0084 st R14, R7
Decode         : 0088 add R6, R6, #1
Fetch          : 0092 add R5, R5, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=6   |   Status=valid   |
|   REG[ 6]   |   Value=6   |   Status=writing   |
|   REG[ 7]   |   Value=5224   |   Status=writing   |
|   REG[ 8]   |   Value=300   |   Status=valid   |
|   REG[ 9]   |   Value=1200   |   Status=valid   |
|   REG[10]   |   Value=1224   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=23   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=64   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 211
--------------------------------
Memory 1       : 0076 add R14, R12, R13
Exb 2          : 0080 add R7, R4, R10
Exb 1          : 0084 st R14, R7
EXa            : 0088 add R6, R6, #1
Decode         : 0092 add R5, R5, #1
Fetch          : 0096 set R7, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=6   |   Status=writing   |
|   REG[ 6]   |   Value=6   |   Status=writing   |
|   REG[ 7]   |   Value=5224   |   Status=writing   |
|   REG[ 8]   |   Value=300   |   Status=valid   |
|   REG[ 9]   |   Value=1200   |   Status=valid   |
|   REG[10]   |   Value=1224   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=23   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=64   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 212
--------------------------------
Memory 2       : 0076 add R14, R12, R13
Memory 1       : 0080 add R7, R4, R10
Exb 2          : 0084 st R14, R7
Exb 1          : 0088 add R6, R6, #1
EXa            : 0092 add R5, R5, #1
Decode         : 0096 set R7, #0
Fetch          : 0100 bez R7, #0036
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=6   |   Status=writing   |
|   REG[ 6]   |   Value=6   |   Status=writing   |
|   REG[ 7]   |   Value=5224   |   Status=writing   |
|   REG[ 8]   |   Value=300   |   Status=valid   |
|   REG[ 9]   |   Value=1200   |   Status=valid   |
|   REG[10]   |   Value=1224   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=23   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=64   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 213
--------------------------------
Memory 3       : 0076 add R14, R12, R13
Memory 2       : 0080 add R7, R4, R10
Memory 1       : 0084 st R14, R7
Exb 2          : 0088 add R6, R6, #1
Exb 1          : 0092 add R5, R5, #1
EXa            : 0096 set R7, #0
Decode         : 0100 bez R7, #0036
Fetch          : 0104 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=6   |   Status=writing   |
|   REG[ 6]   |   Value=6   |   Status=writing   |
|   REG[ 7]   |   Value=5224   |   Status=writing   |
|   REG[ 8]   |   Value=300   |   Status=valid   |
|   REG[ 9]   |   Value=1200   |   Status=valid   |
|   REG[10]   |   Value=1224   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=23   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=64   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 214
--------------------------------
Memory 4       : 0076 add R14, R12, R13
Memory 3       : 0080 add R7, R4, R10
Memory 2       : 0084 st R14, R7
Memory 1       : 0088 add R6, R6, #1
Exb 2          : 0092 add R5, R5, #1
Exb 1          : 0096 set R7, #0
EXa            : 0100 bez R7, #0036
Fetch          : 0036 sub R7, R6, R1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=6   |   Status=writing   |
|   REG[ 6]   |   Value=6   |   Status=writing   |
|   REG[ 7]   |   Value=5224   |   Status=writing   |
|   REG[ 8]   |   Value=300   |   Status=valid   |
|   REG[ 9]   |   Value=1200   |   Status=valid   |
|   REG[10]   |   Value=1224   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=23   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=64   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 215
--------------------------------
Writeback      : 0076 add R14, R12, R13
Memory 4       : 0080 add R7, R4, R10
Memory 3       : 0084 st R14, R7
Memory 2       : 0088 add R6, R6, #1
Memory 1       : 0092 add R5, R5, #1
Exb 2          : 0096 set R7, #0
Exb 1          : 0100 bez R7, #0036
Decode         : 0036 sub R7, R6, R1
Fetch          : 0040 bgez R7, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=6   |   Status=writing   |
|   REG[ 6]   |   Value=6   |   Status=writing   |
|   REG[ 7]   |   Value=5224   |   Status=writing   |
|   REG[ 8]   |   Value=300   |   Status=valid   |
|   REG[ 9]   |   Value=1200   |   Status=valid   |
|   REG[10]   |   Value=1224   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=23   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=23   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 216
--------------------------------
Writeback      : 0080 add R7, R4, R10
Memory 4       : 0084 st R14, R7
Memory 3       : 0088 add R6, R6, #1
Memory 2       : 0092 add R5, R5, #1
Memory 1       : 0096 set R7, #0
Exb 2          : 0100 bez R7, #0036
EXa            : 0036 sub R7, R6, R1
Decode         : 0040 bgez R7, #0028
Fetch          : 0044 mul R7, R6, #4
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=6   |   Status=writing   |
|   REG[ 6]   |   Value=6   |   Status=writing   |
|   REG[ 7]   |   Value=8224   |   Status=writing   |
|   REG[ 8]   |   Value=300   |   Status=valid   |
|   REG[ 9]   |   Value=1200   |   Status=valid   |
|   REG[10]   |   Value=1224   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=23   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=23   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 217
--------------------------------
Writeback      : 0084 st R14, R7
Memory 4       : 0088 add R6, R6, #1
Memory 3       : 0092 add R5, R5, #1
Memory 2       : 0096 set R7, #0
Memory 1       : 0100 bez R7, #0036
Exb 1          : 0036 sub R7, R6, R1
EXa            : 0040 bgez R7, #0028
Fetch          : 0044 mul R7, R6, #4
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=6   |   Status=writing   |
|   REG[ 6]   |   Value=6   |   Status=writing   |
|   REG[ 7]   |   Value=8224   |   Status=writing   |
|   REG[ 8]   |   Value=300   |   Status=valid   |
|   REG[ 9]   |   Value=1200   |   Status=valid   |
|   REG[10]   |   Value=1224   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=23   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=23   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 218
--------------------------------
Writeback      : 0088 add R6, R6, #1
Memory 4       : 0092 add R5, R5, #1
Memory 3       : 0096 set R7, #0
Memory 2       : 0100 bez R7, #0036
Exb 2          : 0036 sub R7, R6, R1
Exb 1          : 0040 bgez R7, #0028
Decode         : 0044 mul R7, R6, #4
Fetch          : 0048 mul R8, R5, R1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=6   |   Status=writing   |
|   REG[ 6]   |   Value=7   |   Status=valid   |
|   REG[ 7]   |   Value=8224   |   Status=writing   |
|   REG[ 8]   |   Value=300   |   Status=valid   |
|   REG[ 9]   |   Value=1200   |   Status=valid   |
|   REG[10]   |   Value=1224   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=23   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=23   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 219
--------------------------------
Writeback      : 0092 add R5, R5, #1
Memory 4       : 0096 set R7, #0
Memory 3       : 0100 bez R7, #0036
Memory 1       : 0036 sub R7, R6, R1
Exb 2          : 0040 bgez R7, #0028
EXa            : 0044 mul R7, R6, #4
Decode         : 0048 mul R8, R5, R1
Fetch          : 0052 mul R9, R8, #4
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=7   |   Status=valid   |
|   REG[ 6]   |   Value=7   |   Status=valid   |
|   REG[ 7]   |   Value=8224   |   Status=writing   |
|   REG[ 8]   |   Value=300   |   Status=writing   |
|   REG[ 9]   |   Value=1200   |   Status=valid   |
|   REG[10]   |   Value=1224   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=23   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=23   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 220
--------------------------------
Writeback      : 0096 set R7, #0
Memory 4       : 0100 bez R7, #0036
Memory 2       : 0036 sub R7, R6, R1
Memory 1       : 0040 bgez R7, #0028
Exb 1          : 0044 mul R7, R6, #4
EXa            : 0048 mul R8, R5, R1
Decode         : 0052 mul R9, R8, #4
Fetch          : 0056 add R10, R7, R9
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=7   |   Status=valid   |
|   REG[ 6]   |   Value=7   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=300   |   Status=writing   |
|   REG[ 9]   |   Value=1200   |   Status=valid   |
|   REG[10]   |   Value=1224   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=23   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=23   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 221
--------------------------------
Writeback      : 0100 bez R7, #0036
Memory 3       : 0036 sub R7, R6, R1
Memory 2       : 0040 bgez R7, #0028
Exb 2          : 0044 mul R7, R6, #4
Exb 1          : 0048 mul R8, R5, R1
Decode         : 0052 mul R9, R8, #4
Fetch          : 0056 add R10, R7, R9
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=7   |   Status=valid   |
|   REG[ 6]   |   Value=7   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=300   |   Status=writing   |
|   REG[ 9]   |   Value=1200   |   Status=valid   |
|   REG[10]   |   Value=1224   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=23   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=23   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 222
--------------------------------
Memory 4       : 0036 sub R7, R6, R1
Memory 3       : 0040 bgez R7, #0028
Memory 1       : 0044 mul R7, R6, #4
Exb 2          : 0048 mul R8, R5, R1
Decode         : 0052 mul R9, R8, #4
Fetch          : 0056 add R10, R7, R9
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=7   |   Status=valid   |
|   REG[ 6]   |   Value=7   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=300   |   Status=writing   |
|   REG[ 9]   |   Value=1200   |   Status=writing   |
|   REG[10]   |   Value=1224   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=23   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=23   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 223
--------------------------------
Writeback      : 0036 sub R7, R6, R1
Memory 4       : 0040 bgez R7, #0028
Memory 2       : 0044 mul R7, R6, #4
Memory 1       : 0048 mul R8, R5, R1
EXa            : 0052 mul R9, R8, #4
Decode         : 0056 add R10, R7, R9
Fetch          : 0060 add R7, R2, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=7   |   Status=valid   |
|   REG[ 6]   |   Value=7   |   Status=valid   |
|   REG[ 7]   |   Value=-43   |   Status=writing   |
|   REG[ 8]   |   Value=300   |   Status=writing   |
|   REG[ 9]   |   Value=1200   |   Status=writing   |
|   REG[10]   |   Value=1224   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=23   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=23   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 224
--------------------------------
Writeback      : 0040 bgez R7, #0028
Memory 3       : 0044 mul R7, R6, #4
Memory 2       : 0048 mul R8, R5, R1
Exb 1          : 0052 mul R9, R8, #4
Decode         : 0056 add R10, R7, R9
Fetch          : 0060 add R7, R2, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=7   |   Status=valid   |
|   REG[ 6]   |   Value=7   |   Status=valid   |
|   REG[ 7]   |   Value=-43   |   Status=writing   |
|   REG[ 8]   |   Value=300   |   Status=writing   |
|   REG[ 9]   |   Value=1200   |   Status=writing   |
|   REG[10]   |   Value=1224   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=23   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=23   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 225
--------------------------------
Memory 4       : 0044 mul R7, R6, #4
Memory 3       : 0048 mul R8, R5, R1
Exb 2          : 0052 mul R9, R8, #4
Decode         : 0056 add R10, R7, R9
Fetch          : 0060 add R7, R2, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=7   |   Status=valid   |
|   REG[ 6]   |   Value=7   |   Status=valid   |
|   REG[ 7]   |   Value=-43   |   Status=writing   |
|   REG[ 8]   |   Value=300   |   Status=writing   |
|   REG[ 9]   |   Value=1200   |   Status=writing   |
|   REG[10]   |   Value=1224   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=23   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=23   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 226
--------------------------------
Writeback      : 0044 mul R7, R6, #4
Memory 4       : 0048 mul R8, R5, R1
Memory 1       : 0052 mul R9, R8, #4
EXa            : 0056 add R10, R7, R9
Decode         : 0060 add R7, R2, R10
Fetch          : 0064 ld R12, R7
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=7   |   Status=valid   |
|   REG[ 6]   |   Value=7   |   Status=valid   |
|   REG[ 7]   |   Value=28   |   Status=writing   |
|   REG[ 8]   |   Value=300   |   Status=writing   |
|   REG[ 9]   |   Value=1200   |   Status=writing   |
|   REG[10]   |   Value=1224   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=23   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=23   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 227
--------------------------------
Writeback      : 0048 mul R8, R5, R1
Memory 2       : 0052 mul R9, R8, #4
Exb 1          : 0056 add R10, R7, R9
EXa            : 0060 add R7, R2, R10
Decode         : 0064 ld R12, R7
Fetch          : 0068 add R7, R3, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=7   |   Status=valid   |
|   REG[ 6]   |   Value=7   |   Status=valid   |
|   REG[ 7]   |   Value=28   |   Status=writing   |
|   REG[ 8]   |   Value=350   |   Status=valid   |
|   REG[ 9]   |   Value=1200   |   Status=writing   |
|   REG[10]   |   Value=1224   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=23   |   Status=writing   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=23   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 228
--------------------------------
Memory 3       : 0052 mul R9, R8, #4
Exb 2          : 0056 add R10, R7, R9
Exb 1          : 0060 add R7, R2, R10
EXa            : 0064 ld R12, R7
Decode         : 0068 add R7, R3, R10
Fetch          : 0072 ld R13, R7
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=7   |   Status=valid   |
|   REG[ 6]   |   Value=7   |   Status=valid   |
|   REG[ 7]   |   Value=28   |   Status=writing   |
|   REG[ 8]   |   Value=350   |   Status=valid   |
|   REG[ 9]   |   Value=1200   |   Status=writing   |
|   REG[10]   |   Value=1224   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=23   |   Status=writing   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=23   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 229
--------------------------------
Memory 4       : 0052 mul R9, R8, #4
Memory 1       : 0056 add R10, R7, R9
Exb 2          : 0060 add R7, R2, R10
Exb 1          : 0064 ld R12, R7
EXa            : 0068 add R7, R3, R10
Decode         : 0072 ld R13, R7
Fetch          : 0076 add R14, R12, R13
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=7   |   Status=valid   |
|   REG[ 6]   |   Value=7   |   Status=valid   |
|   REG[ 7]   |   Value=28   |   Status=writing   |
|   REG[ 8]   |   Value=350   |   Status=valid   |
|   REG[ 9]   |   Value=1200   |   Status=writing   |
|   REG[10]   |   Value=1224   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=23   |   Status=writing   |
|   REG[13]   |   Value=0   |   Status=writing   |
|   REG[14]   |   Value=23   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 230
--------------------------------
Writeback      : 0052 mul R9, R8, #4
Memory 2       : 0056 add R10, R7, R9
Memory 1       : 0060 add R7, R2, R10
Exb 2          : 0064 ld R12, R7
Exb 1          : 0068 add R7, R3, R10
EXa            : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=7   |   Status=valid   |
|   REG[ 6]   |   Value=7   |   Status=valid   |
|   REG[ 7]   |   Value=28   |   Status=writing   |
|   REG[ 8]   |   Value=350   |   Status=valid   |
|   REG[ 9]   |   Value=1400   |   Status=valid   |
|   REG[10]   |   Value=1224   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=23   |   Status=writing   |
|   REG[13]   |   Value=0   |   Status=writing   |
|   REG[14]   |   Value=23   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 231
--------------------------------
Memory 3       : 0056 add R10, R7, R9
Memory 2       : 0060 add R7, R2, R10
Memory 1       : 0064 ld R12, R7
Exb 2          : 0068 add R7, R3, R10
Exb 1          : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=7   |   Status=valid   |
|   REG[ 6]   |   Value=7   |   Status=valid   |
|   REG[ 7]   |   Value=28   |   Status=writing   |
|   REG[ 8]   |   Value=350   |   Status=valid   |
|   REG[ 9]   |   Value=1400   |   Status=valid   |
|   REG[10]   |   Value=1224   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=23   |   Status=writing   |
|   REG[13]   |   Value=0   |   Status=writing   |
|   REG[14]   |   Value=23   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 232
--------------------------------
Memory 4       : 0056 add R10, R7, R9
Memory 3       : 0060 add R7, R2, R10
Memory 2       : 0064 ld R12, R7
Memory 1       : 0068 add R7, R3, R10
Exb 2          : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=7   |   Status=valid   |
|   REG[ 6]   |   Value=7   |   Status=valid   |
|   REG[ 7]   |   Value=28   |   Status=writing   |
|   REG[ 8]   |   Value=350   |   Status=valid   |
|   REG[ 9]   |   Value=1400   |   Status=valid   |
|   REG[10]   |   Value=1224   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=23   |   Status=writing   |
|   REG[13]   |   Value=0   |   Status=writing   |
|   REG[14]   |   Value=23   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 233
--------------------------------
Writeback      : 0056 add R10, R7, R9
Memory 4       : 0060 add R7, R2, R10
Memory 3       : 0064 ld R12, R7
Memory 2       : 0068 add R7, R3, R10
Memory 1       : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=7   |   Status=valid   |
|   REG[ 6]   |   Value=7   |   Status=valid   |
|   REG[ 7]   |   Value=28   |   Status=writing   |
|   REG[ 8]   |   Value=350   |   Status=valid   |
|   REG[ 9]   |   Value=1400   |   Status=valid   |
|   REG[10]   |   Value=1428   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=23   |   Status=writing   |
|   REG[13]   |   Value=0   |   Status=writing   |
|   REG[14]   |   Value=23   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 234
--------------------------------
Writeback      : 0060 add R7, R2, R10
Memory 4       : 0064 ld R12, R7
Memory 3       : 0068 add R7, R3, R10
Memory 2       : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=7   |   Status=valid   |
|   REG[ 6]   |   Value=7   |   Status=valid   |
|   REG[ 7]   |   Value=2428   |   Status=writing   |
|   REG[ 8]   |   Value=350   |   Status=valid   |
|   REG[ 9]   |   Value=1400   |   Status=valid   |
|   REG[10]   |   Value=1428   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=23   |   Status=writing   |
|   REG[13]   |   Value=0   |   Status=writing   |
|   REG[14]   |   Value=23   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 235
--------------------------------
Writeback      : 0064 ld R12, R7
Memory 4       : 0068 add R7, R3, R10
Memory 3       : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=7   |   Status=valid   |
|   REG[ 6]   |   Value=7   |   Status=valid   |
|   REG[ 7]   |   Value=2428   |   Status=writing   |
|   REG[ 8]   |   Value=350   |   Status=valid   |
|   REG[ 9]   |   Value=1400   |   Status=valid   |
|   REG[10]   |   Value=1428   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=123   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=writing   |
|   REG[14]   |   Value=23   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 236
--------------------------------
Writeback      : 0068 add R7, R3, R10
Memory 4       : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=7   |   Status=valid   |
|   REG[ 6]   |   Value=7   |   Status=valid   |
|   REG[ 7]   |   Value=5428   |   Status=valid   |
|   REG[ 8]   |   Value=350   |   Status=valid   |
|   REG[ 9]   |   Value=1400   |   Status=valid   |
|   REG[10]   |   Value=1428   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=123   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=writing   |
|   REG[14]   |   Value=23   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 237
--------------------------------
Writeback      : 0072 ld R13, R7
EXa            : 0076 add R14, R12, R13
Decode         : 0080 add R7, R4, R10
Fetch          : 0084 st R14, R7
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=7   |   Status=valid   |
|   REG[ 6]   |   Value=7   |   Status=valid   |
|   REG[ 7]   |   Value=5428   |   Status=writing   |
|   REG[ 8]   |   Value=350   |   Status=valid   |
|   REG[ 9]   |   Value=1400   |   Status=valid   |
|   REG[10]   |   Value=1428   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=123   |   Status=valid   |
|   REG[13]   |   Value=6   |   Status=valid   |
|   REG[14]   |   Value=23   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 238
--------------------------------
Exb 1          : 0076 add R14, R12, R13
EXa            : 0080 add R7, R4, R10
Decode         : 0084 st R14, R7
Fetch          : 0088 add R6, R6, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=7   |   Status=valid   |
|   REG[ 6]   |   Value=7   |   Status=valid   |
|   REG[ 7]   |   Value=5428   |   Status=writing   |
|   REG[ 8]   |   Value=350   |   Status=valid   |
|   REG[ 9]   |   Value=1400   |   Status=valid   |
|   REG[10]   |   Value=1428   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=123   |   Status=valid   |
|   REG[13]   |   Value=6   |   Status=valid   |
|   REG[14]   |   Value=23   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 239
--------------------------------
Exb 2          : 0076 add R14, R12, R13
Exb 1          : 0080 add R7, R4, R10
EXa            : 0084 st R14, R7
Decode         : 0088 add R6, R6, #1
Fetch          : 0092 add R5, R5, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=7   |   Status=valid   |
|   REG[ 6]   |   Value=7   |   Status=writing   |
|   REG[ 7]   |   Value=5428   |   Status=writing   |
|   REG[ 8]   |   Value=350   |   Status=valid   |
|   REG[ 9]   |   Value=1400   |   Status=valid   |
|   REG[10]   |   Value=1428   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=123   |   Status=valid   |
|   REG[13]   |   Value=6   |   Status=valid   |
|   REG[14]   |   Value=23   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 240
--------------------------------
Memory 1       : 0076 add R14, R12, R13
Exb 2          : 0080 add R7, R4, R10
Exb 1          : 0084 st R14, R7
EXa            : 0088 add R6, R6, #1
Decode         : 0092 add R5, R5, #1
Fetch          : 0096 set R7, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=7   |   Status=writing   |
|   REG[ 6]   |   Value=7   |   Status=writing   |
|   REG[ 7]   |   Value=5428   |   Status=writing   |
|   REG[ 8]   |   Value=350   |   Status=valid   |
|   REG[ 9]   |   Value=1400   |   Status=valid   |
|   REG[10]   |   Value=1428   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=123   |   Status=valid   |
|   REG[13]   |   Value=6   |   Status=valid   |
|   REG[14]   |   Value=23   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 241
--------------------------------
Memory 2       : 0076 add R14, R12, R13
Memory 1       : 0080 add R7, R4, R10
Exb 2          : 0084 st R14, R7
Exb 1          : 0088 add R6, R6, #1
EXa            : 0092 add R5, R5, #1
Decode         : 0096 set R7, #0
Fetch          : 0100 bez R7, #0036
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=7   |   Status=writing   |
|   REG[ 6]   |   Value=7   |   Status=writing   |
|   REG[ 7]   |   Value=5428   |   Status=writing   |
|   REG[ 8]   |   Value=350   |   Status=valid   |
|   REG[ 9]   |   Value=1400   |   Status=valid   |
|   REG[10]   |   Value=1428   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=123   |   Status=valid   |
|   REG[13]   |   Value=6   |   Status=valid   |
|   REG[14]   |   Value=23   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 242
--------------------------------
Memory 3       : 0076 add R14, R12, R13
Memory 2       : 0080 add R7, R4, R10
Memory 1       : 0084 st R14, R7
Exb 2          : 0088 add R6, R6, #1
Exb 1          : 0092 add R5, R5, #1
EXa            : 0096 set R7, #0
Decode         : 0100 bez R7, #0036
Fetch          : 0104 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=7   |   Status=writing   |
|   REG[ 6]   |   Value=7   |   Status=writing   |
|   REG[ 7]   |   Value=5428   |   Status=writing   |
|   REG[ 8]   |   Value=350   |   Status=valid   |
|   REG[ 9]   |   Value=1400   |   Status=valid   |
|   REG[10]   |   Value=1428   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=123   |   Status=valid   |
|   REG[13]   |   Value=6   |   Status=valid   |
|   REG[14]   |   Value=23   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 243
--------------------------------
Memory 4       : 0076 add R14, R12, R13
Memory 3       : 0080 add R7, R4, R10
Memory 2       : 0084 st R14, R7
Memory 1       : 0088 add R6, R6, #1
Exb 2          : 0092 add R5, R5, #1
Exb 1          : 0096 set R7, #0
EXa            : 0100 bez R7, #0036
Fetch          : 0036 sub R7, R6, R1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=7   |   Status=writing   |
|   REG[ 6]   |   Value=7   |   Status=writing   |
|   REG[ 7]   |   Value=5428   |   Status=writing   |
|   REG[ 8]   |   Value=350   |   Status=valid   |
|   REG[ 9]   |   Value=1400   |   Status=valid   |
|   REG[10]   |   Value=1428   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=123   |   Status=valid   |
|   REG[13]   |   Value=6   |   Status=valid   |
|   REG[14]   |   Value=23   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 244
--------------------------------
Writeback      : 0076 add R14, R12, R13
Memory 4       : 0080 add R7, R4, R10
Memory 3       : 0084 st R14, R7
Memory 2       : 0088 add R6, R6, #1
Memory 1       : 0092 add R5, R5, #1
Exb 2          : 0096 set R7, #0
Exb 1          : 0100 bez R7, #0036
Decode         : 0036 sub R7, R6, R1
Fetch          : 0040 bgez R7, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=7   |   Status=writing   |
|   REG[ 6]   |   Value=7   |   Status=writing   |
|   REG[ 7]   |   Value=5428   |   Status=writing   |
|   REG[ 8]   |   Value=350   |   Status=valid   |
|   REG[ 9]   |   Value=1400   |   Status=valid   |
|   REG[10]   |   Value=1428   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=123   |   Status=valid   |
|   REG[13]   |   Value=6   |   Status=valid   |
|   REG[14]   |   Value=129   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 245
--------------------------------
Writeback      : 0080 add R7, R4, R10
Memory 4       : 0084 st R14, R7
Memory 3       : 0088 add R6, R6, #1
Memory 2       : 0092 add R5, R5, #1
Memory 1       : 0096 set R7, #0
Exb 2          : 0100 bez R7, #0036
EXa            : 0036 sub R7, R6, R1
Decode         : 0040 bgez R7, #0028
Fetch          : 0044 mul R7, R6, #4
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=7   |   Status=writing   |
|   REG[ 6]   |   Value=7   |   Status=writing   |
|   REG[ 7]   |   Value=8428   |   Status=writing   |
|   REG[ 8]   |   Value=350   |   Status=valid   |
|   REG[ 9]   |   Value=1400   |   Status=valid   |
|   REG[10]   |   Value=1428   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=123   |   Status=valid   |
|   REG[13]   |   Value=6   |   Status=valid   |
|   REG[14]   |   Value=129   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 246
--------------------------------
Writeback      : 0084 st R14, R7
Memory 4       : 0088 add R6, R6, #1
Memory 3       : 0092 add R5, R5, #1
Memory 2       : 0096 set R7, #0
Memory 1       : 0100 bez R7, #0036
Exb 1          : 0036 sub R7, R6, R1
EXa            : 0040 bgez R7, #0028
Fetch          : 0044 mul R7, R6, #4
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=7   |   Status=writing   |
|   REG[ 6]   |   Value=7   |   Status=writing   |
|   REG[ 7]   |   Value=8428   |   Status=writing   |
|   REG[ 8]   |   Value=350   |   Status=valid   |
|   REG[ 9]   |   Value=1400   |   Status=valid   |
|   REG[10]   |   Value=1428   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=123   |   Status=valid   |
|   REG[13]   |   Value=6   |   Status=valid   |
|   REG[14]   |   Value=129   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 247
--------------------------------
Writeback      : 0088 add R6, R6, #1
Memory 4       : 0092 add R5, R5, #1
Memory 3       : 0096 set R7, #0
Memory 2       : 0100 bez R7, #0036
Exb 2          : 0036 sub R7, R6, R1
Exb 1          : 0040 bgez R7, #0028
Decode         : 0044 mul R7, R6, #4
Fetch          : 0048 mul R8, R5, R1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=7   |   Status=writing   |
|   REG[ 6]   |   Value=8   |   Status=valid   |
|   REG[ 7]   |   Value=8428   |   Status=writing   |
|   REG[ 8]   |   Value=350   |   Status=valid   |
|   REG[ 9]   |   Value=1400   |   Status=valid   |
|   REG[10]   |   Value=1428   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=123   |   Status=valid   |
|   REG[13]   |   Value=6   |   Status=valid   |
|   REG[14]   |   Value=129   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 248
--------------------------------
Writeback      : 0092 add R5, R5, #1
Memory 4       : 0096 set R7, #0
Memory 3       : 0100 bez R7, #0036
Memory 1       : 0036 sub R7, R6, R1
Exb 2          : 0040 bgez R7, #0028
EXa            : 0044 mul R7, R6, #4
Decode         : 0048 mul R8, R5, R1
Fetch          : 0052 mul R9, R8, #4
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=8   |   Status=valid   |
|   REG[ 6]   |   Value=8   |   Status=valid   |
|   REG[ 7]   |   Value=8428   |   Status=writing   |
|   REG[ 8]   |   Value=350   |   Status=writing   |
|   REG[ 9]   |   Value=1400   |   Status=valid   |
|   REG[10]   |   Value=1428   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=123   |   Status=valid   |
|   REG[13]   |   Value=6   |   Status=valid   |
|   REG[14]   |   Value=129   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 249
--------------------------------
Writeback      : 0096 set R7, #0
Memory 4       : 0100 bez R7, #0036
Memory 2       : 0036 sub R7, R6, R1
Memory 1       : 0040 bgez R7, #0028
Exb 1          : 0044 mul R7, R6, #4
EXa            : 0048 mul R8, R5, R1
Decode         : 0052 mul R9, R8, #4
Fetch          : 0056 add R10, R7, R9
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=8   |   Status=valid   |
|   REG[ 6]   |   Value=8   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=350   |   Status=writing   |
|   REG[ 9]   |   Value=1400   |   Status=valid   |
|   REG[10]   |   Value=1428   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=123   |   Status=valid   |
|   REG[13]   |   Value=6   |   Status=valid   |
|   REG[14]   |   Value=129   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 250
--------------------------------
Writeback      : 0100 bez R7, #0036
Memory 3       : 0036 sub R7, R6, R1
Memory 2       : 0040 bgez R7, #0028
Exb 2          : 0044 mul R7, R6, #4
Exb 1          : 0048 mul R8, R5, R1
Decode         : 0052 mul R9, R8, #4
Fetch          : 0056 add R10, R7, R9
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=8   |   Status=valid   |
|   REG[ 6]   |   Value=8   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=350   |   Status=writing   |
|   REG[ 9]   |   Value=1400   |   Status=valid   |
|   REG[10]   |   Value=1428   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=123   |   Status=valid   |
|   REG[13]   |   Value=6   |   Status=valid   |
|   REG[14]   |   Value=129   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 251
--------------------------------
Memory 4       : 0036 sub R7, R6, R1
Memory 3       : 0040 bgez R7, #0028
Memory 1       : 0044 mul R7, R6, #4
Exb 2          : 0048 mul R8, R5, R1
Decode         : 0052 mul R9, R8, #4
Fetch          : 0056 add R10, R7, R9
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=8   |   Status=valid   |
|   REG[ 6]   |   Value=8   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=350   |   Status=writing   |
|   REG[ 9]   |   Value=1400   |   Status=writing   |
|   REG[10]   |   Value=1428   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=123   |   Status=valid   |
|   REG[13]   |   Value=6   |   Status=valid   |
|   REG[14]   |   Value=129   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 252
--------------------------------
Writeback      : 0036 sub R7, R6, R1
Memory 4       : 0040 bgez R7, #0028
Memory 2       : 0044 mul R7, R6, #4
Memory 1       : 0048 mul R8, R5, R1
EXa            : 0052 mul R9, R8, #4
Decode         : 0056 add R10, R7, R9
Fetch          : 0060 add R7, R2, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=8   |   Status=valid   |
|   REG[ 6]   |   Value=8   |   Status=valid   |
|   REG[ 7]   |   Value=-42   |   Status=writing   |
|   REG[ 8]   |   Value=350   |   Status=writing   |
|   REG[ 9]   |   Value=1400   |   Status=writing   |
|   REG[10]   |   Value=1428   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=123   |   Status=valid   |
|   REG[13]   |   Value=6   |   Status=valid   |
|   REG[14]   |   Value=129   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 253
--------------------------------
Writeback      : 0040 bgez R7, #0028
Memory 3       : 0044 mul R7, R6, #4
Memory 2       : 0048 mul R8, R5, R1
Exb 1          : 0052 mul R9, R8, #4
Decode         : 0056 add R10, R7, R9
Fetch          : 0060 add R7, R2, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=8   |   Status=valid   |
|   REG[ 6]   |   Value=8   |   Status=valid   |
|   REG[ 7]   |   Value=-42   |   Status=writing   |
|   REG[ 8]   |   Value=350   |   Status=writing   |
|   REG[ 9]   |   Value=1400   |   Status=writing   |
|   REG[10]   |   Value=1428   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=123   |   Status=valid   |
|   REG[13]   |   Value=6   |   Status=valid   |
|   REG[14]   |   Value=129   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 254
--------------------------------
Memory 4       : 0044 mul R7, R6, #4
Memory 3       : 0048 mul R8, R5, R1
Exb 2          : 0052 mul R9, R8, #4
Decode         : 0056 add R10, R7, R9
Fetch          : 0060 add R7, R2, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=8   |   Status=valid   |
|   REG[ 6]   |   Value=8   |   Status=valid   |
|   REG[ 7]   |   Value=-42   |   Status=writing   |
|   REG[ 8]   |   Value=350   |   Status=writing   |
|   REG[ 9]   |   Value=1400   |   Status=writing   |
|   REG[10]   |   Value=1428   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=123   |   Status=valid   |
|   REG[13]   |   Value=6   |   Status=valid   |
|   REG[14]   |   Value=129   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 255
--------------------------------
Writeback      : 0044 mul R7, R6, #4
Memory 4       : 0048 mul R8, R5, R1
Memory 1       : 0052 mul R9, R8, #4
EXa            : 0056 add R10, R7, R9
Decode         : 0060 add R7, R2, R10
Fetch          : 0064 ld R12, R7
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=8   |   Status=valid   |
|   REG[ 6]   |   Value=8   |   Status=valid   |
|   REG[ 7]   |   Value=32   |   Status=writing   |
|   REG[ 8]   |   Value=350   |   Status=writing   |
|   REG[ 9]   |   Value=1400   |   Status=writing   |
|   REG[10]   |   Value=1428   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=123   |   Status=valid   |
|   REG[13]   |   Value=6   |   Status=valid   |
|   REG[14]   |   Value=129   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 256
--------------------------------
Writeback      : 0048 mul R8, R5, R1
Memory 2       : 0052 mul R9, R8, #4
Exb 1          : 0056 add R10, R7, R9
EXa            : 0060 add R7, R2, R10
Decode         : 0064 ld R12, R7
Fetch          : 0068 add R7, R3, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=8   |   Status=valid   |
|   REG[ 6]   |   Value=8   |   Status=valid   |
|   REG[ 7]   |   Value=32   |   Status=writing   |
|   REG[ 8]   |   Value=400   |   Status=valid   |
|   REG[ 9]   |   Value=1400   |   Status=writing   |
|   REG[10]   |   Value=1428   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=123   |   Status=writing   |
|   REG[13]   |   Value=6   |   Status=valid   |
|   REG[14]   |   Value=129   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 257
--------------------------------
Memory 3       : 0052 mul R9, R8, #4
Exb 2          : 0056 add R10, R7, R9
Exb 1          : 0060 add R7, R2, R10
EXa            : 0064 ld R12, R7
Decode         : 0068 add R7, R3, R10
Fetch          : 0072 ld R13, R7
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=8   |   Status=valid   |
|   REG[ 6]   |   Value=8   |   Status=valid   |
|   REG[ 7]   |   Value=32   |   Status=writing   |
|   REG[ 8]   |   Value=400   |   Status=valid   |
|   REG[ 9]   |   Value=1400   |   Status=writing   |
|   REG[10]   |   Value=1428   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=123   |   Status=writing   |
|   REG[13]   |   Value=6   |   Status=valid   |
|   REG[14]   |   Value=129   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 258
--------------------------------
Memory 4       : 0052 mul R9, R8, #4
Memory 1       : 0056 add R10, R7, R9
Exb 2          : 0060 add R7, R2, R10
Exb 1          : 0064 ld R12, R7
EXa            : 0068 add R7, R3, R10
Decode         : 0072 ld R13, R7
Fetch          : 0076 add R14, R12, R13
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=8   |   Status=valid   |
|   REG[ 6]   |   Value=8   |   Status=valid   |
|   REG[ 7]   |   Value=32   |   Status=writing   |
|   REG[ 8]   |   Value=400   |   Status=valid   |
|   REG[ 9]   |   Value=1400   |   Status=writing   |
|   REG[10]   |   Value=1428   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=123   |   Status=writing   |
|   REG[13]   |   Value=6   |   Status=writing   |
|   REG[14]   |   Value=129   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 259
--------------------------------
Writeback      : 0052 mul R9, R8, #4
Memory 2       : 0056 add R10, R7, R9
Memory 1       : 0060 add R7, R2, R10
Exb 2          : 0064 ld R12, R7
Exb 1          : 0068 add R7, R3, R10
EXa            : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=8   |   Status=valid   |
|   REG[ 6]   |   Value=8   |   Status=valid   |
|   REG[ 7]   |   Value=32   |   Status=writing   |
|   REG[ 8]   |   Value=400   |   Status=valid   |
|   REG[ 9]   |   Value=1600   |   Status=valid   |
|   REG[10]   |   Value=1428   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=123   |   Status=writing   |
|   REG[13]   |   Value=6   |   Status=writing   |
|   REG[14]   |   Value=129   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 260
--------------------------------
Memory 3       : 0056 add R10, R7, R9
Memory 2       : 0060 add R7, R2, R10
Memory 1       : 0064 ld R12, R7
Exb 2          : 0068 add R7, R3, R10
Exb 1          : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=8   |   Status=valid   |
|   REG[ 6]   |   Value=8   |   Status=valid   |
|   REG[ 7]   |   Value=32   |   Status=writing   |
|   REG[ 8]   |   Value=400   |   Status=valid   |
|   REG[ 9]   |   Value=1600   |   Status=valid   |
|   REG[10]   |   Value=1428   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=123   |   Status=writing   |
|   REG[13]   |   Value=6   |   Status=writing   |
|   REG[14]   |   Value=129   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 261
--------------------------------
Memory 4       : 0056 add R10, R7, R9
Memory 3       : 0060 add R7, R2, R10
Memory 2       : 0064 ld R12, R7
Memory 1       : 0068 add R7, R3, R10
Exb 2          : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=8   |   Status=valid   |
|   REG[ 6]   |   Value=8   |   Status=valid   |
|   REG[ 7]   |   Value=32   |   Status=writing   |
|   REG[ 8]   |   Value=400   |   Status=valid   |
|   REG[ 9]   |   Value=1600   |   Status=valid   |
|   REG[10]   |   Value=1428   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=123   |   Status=writing   |
|   REG[13]   |   Value=6   |   Status=writing   |
|   REG[14]   |   Value=129   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 262
--------------------------------
Writeback      : 0056 add R10, R7, R9
Memory 4       : 0060 add R7, R2, R10
Memory 3       : 0064 ld R12, R7
Memory 2       : 0068 add R7, R3, R10
Memory 1       : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=8   |   Status=valid   |
|   REG[ 6]   |   Value=8   |   Status=valid   |
|   REG[ 7]   |   Value=32   |   Status=writing   |
|   REG[ 8]   |   Value=400   |   Status=valid   |
|   REG[ 9]   |   Value=1600   |   Status=valid   |
|   REG[10]   |   Value=1632   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=123   |   Status=writing   |
|   REG[13]   |   Value=6   |   Status=writing   |
|   REG[14]   |   Value=129   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 263
--------------------------------
Writeback      : 0060 add R7, R2, R10
Memory 4       : 0064 ld R12, R7
Memory 3       : 0068 add R7, R3, R10
Memory 2       : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=8   |   Status=valid   |
|   REG[ 6]   |   Value=8   |   Status=valid   |
|   REG[ 7]   |   Value=2632   |   Status=writing   |
|   REG[ 8]   |   Value=400   |   Status=valid   |
|   REG[ 9]   |   Value=1600   |   Status=valid   |
|   REG[10]   |   Value=1632   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=123   |   Status=writing   |
|   REG[13]   |   Value=6   |   Status=writing   |
|   REG[14]   |   Value=129   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 264
--------------------------------
Writeback      : 0064 ld R12, R7
Memory 4       : 0068 add R7, R3, R10
Memory 3       : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=8   |   Status=valid   |
|   REG[ 6]   |   Value=8   |   Status=valid   |
|   REG[ 7]   |   Value=2632   |   Status=writing   |
|   REG[ 8]   |   Value=400   |   Status=valid   |
|   REG[ 9]   |   Value=1600   |   Status=valid   |
|   REG[10]   |   Value=1632   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=68   |   Status=valid   |
|   REG[13]   |   Value=6   |   Status=writing   |
|   REG[14]   |   Value=129   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 265
--------------------------------
Writeback      : 0068 add R7, R3, R10
Memory 4       : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=8   |   Status=valid   |
|   REG[ 6]   |   Value=8   |   Status=valid   |
|   REG[ 7]   |   Value=5632   |   Status=valid   |
|   REG[ 8]   |   Value=400   |   Status=valid   |
|   REG[ 9]   |   Value=1600   |   Status=valid   |
|   REG[10]   |   Value=1632   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=68   |   Status=valid   |
|   REG[13]   |   Value=6   |   Status=writing   |
|   REG[14]   |   Value=129   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 266
--------------------------------
Writeback      : 0072 ld R13, R7
EXa            : 0076 add R14, R12, R13
Decode         : 0080 add R7, R4, R10
Fetch          : 0084 st R14, R7
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=8   |   Status=valid   |
|   REG[ 6]   |   Value=8   |   Status=valid   |
|   REG[ 7]   |   Value=5632   |   Status=writing   |
|   REG[ 8]   |   Value=400   |   Status=valid   |
|   REG[ 9]   |   Value=1600   |   Status=valid   |
|   REG[10]   |   Value=1632   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=68   |   Status=valid   |
|   REG[13]   |   Value=121   |   Status=valid   |
|   REG[14]   |   Value=129   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 267
--------------------------------
Exb 1          : 0076 add R14, R12, R13
EXa            : 0080 add R7, R4, R10
Decode         : 0084 st R14, R7
Fetch          : 0088 add R6, R6, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=8   |   Status=valid   |
|   REG[ 6]   |   Value=8   |   Status=valid   |
|   REG[ 7]   |   Value=5632   |   Status=writing   |
|   REG[ 8]   |   Value=400   |   Status=valid   |
|   REG[ 9]   |   Value=1600   |   Status=valid   |
|   REG[10]   |   Value=1632   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=68   |   Status=valid   |
|   REG[13]   |   Value=121   |   Status=valid   |
|   REG[14]   |   Value=129   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 268
--------------------------------
Exb 2          : 0076 add R14, R12, R13
Exb 1          : 0080 add R7, R4, R10
EXa            : 0084 st R14, R7
Decode         : 0088 add R6, R6, #1
Fetch          : 0092 add R5, R5, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=8   |   Status=valid   |
|   REG[ 6]   |   Value=8   |   Status=writing   |
|   REG[ 7]   |   Value=5632   |   Status=writing   |
|   REG[ 8]   |   Value=400   |   Status=valid   |
|   REG[ 9]   |   Value=1600   |   Status=valid   |
|   REG[10]   |   Value=1632   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=68   |   Status=valid   |
|   REG[13]   |   Value=121   |   Status=valid   |
|   REG[14]   |   Value=129   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 269
--------------------------------
Memory 1       : 0076 add R14, R12, R13
Exb 2          : 0080 add R7, R4, R10
Exb 1          : 0084 st R14, R7
EXa            : 0088 add R6, R6, #1
Decode         : 0092 add R5, R5, #1
Fetch          : 0096 set R7, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=8   |   Status=writing   |
|   REG[ 6]   |   Value=8   |   Status=writing   |
|   REG[ 7]   |   Value=5632   |   Status=writing   |
|   REG[ 8]   |   Value=400   |   Status=valid   |
|   REG[ 9]   |   Value=1600   |   Status=valid   |
|   REG[10]   |   Value=1632   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=68   |   Status=valid   |
|   REG[13]   |   Value=121   |   Status=valid   |
|   REG[14]   |   Value=129   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 270
--------------------------------
Memory 2       : 0076 add R14, R12, R13
Memory 1       : 0080 add R7, R4, R10
Exb 2          : 0084 st R14, R7
Exb 1          : 0088 add R6, R6, #1
EXa            : 0092 add R5, R5, #1
Decode         : 0096 set R7, #0
Fetch          : 0100 bez R7, #0036
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=8   |   Status=writing   |
|   REG[ 6]   |   Value=8   |   Status=writing   |
|   REG[ 7]   |   Value=5632   |   Status=writing   |
|   REG[ 8]   |   Value=400   |   Status=valid   |
|   REG[ 9]   |   Value=1600   |   Status=valid   |
|   REG[10]   |   Value=1632   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=68   |   Status=valid   |
|   REG[13]   |   Value=121   |   Status=valid   |
|   REG[14]   |   Value=129   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 271
--------------------------------
Memory 3       : 0076 add R14, R12, R13
Memory 2       : 0080 add R7, R4, R10
Memory 1       : 0084 st R14, R7
Exb 2          : 0088 add R6, R6, #1
Exb 1          : 0092 add R5, R5, #1
EXa            : 0096 set R7, #0
Decode         : 0100 bez R7, #0036
Fetch          : 0104 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=8   |   Status=writing   |
|   REG[ 6]   |   Value=8   |   Status=writing   |
|   REG[ 7]   |   Value=5632   |   Status=writing   |
|   REG[ 8]   |   Value=400   |   Status=valid   |
|   REG[ 9]   |   Value=1600   |   Status=valid   |
|   REG[10]   |   Value=1632   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=68   |   Status=valid   |
|   REG[13]   |   Value=121   |   Status=valid   |
|   REG[14]   |   Value=129   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 272
--------------------------------
Memory 4       : 0076 add R14, R12, R13
Memory 3       : 0080 add R7, R4, R10
Memory 2       : 0084 st R14, R7
Memory 1       : 0088 add R6, R6, #1
Exb 2          : 0092 add R5, R5, #1
Exb 1          : 0096 set R7, #0
EXa            : 0100 bez R7, #0036
Fetch          : 0036 sub R7, R6, R1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=8   |   Status=writing   |
|   REG[ 6]   |   Value=8   |   Status=writing   |
|   REG[ 7]   |   Value=5632   |   Status=writing   |
|   REG[ 8]   |   Value=400   |   Status=valid   |
|   REG[ 9]   |   Value=1600   |   Status=valid   |
|   REG[10]   |   Value=1632   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=68   |   Status=valid   |
|   REG[13]   |   Value=121   |   Status=valid   |
|   REG[14]   |   Value=129   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 273
--------------------------------
Writeback      : 0076 add R14, R12, R13
Memory 4       : 0080 add R7, R4, R10
Memory 3       : 0084 st R14, R7
Memory 2       : 0088 add R6, R6, #1
Memory 1       : 0092 add R5, R5, #1
Exb 2          : 0096 set R7, #0
Exb 1          : 0100 bez R7, #0036
Decode         : 0036 sub R7, R6, R1
Fetch          : 0040 bgez R7, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=8   |   Status=writing   |
|   REG[ 6]   |   Value=8   |   Status=writing   |
|   REG[ 7]   |   Value=5632   |   Status=writing   |
|   REG[ 8]   |   Value=400   |   Status=valid   |
|   REG[ 9]   |   Value=1600   |   Status=valid   |
|   REG[10]   |   Value=1632   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=68   |   Status=valid   |
|   REG[13]   |   Value=121   |   Status=valid   |
|   REG[14]   |   Value=189   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 274
--------------------------------
Writeback      : 0080 add R7, R4, R10
Memory 4       : 0084 st R14, R7
Memory 3       : 0088 add R6, R6, #1
Memory 2       : 0092 add R5, R5, #1
Memory 1       : 0096 set R7, #0
Exb 2          : 0100 bez R7, #0036
EXa            : 0036 sub R7, R6, R1
Decode         : 0040 bgez R7, #0028
Fetch          : 0044 mul R7, R6, #4
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=8   |   Status=writing   |
|   REG[ 6]   |   Value=8   |   Status=writing   |
|   REG[ 7]   |   Value=8632   |   Status=writing   |
|   REG[ 8]   |   Value=400   |   Status=valid   |
|   REG[ 9]   |   Value=1600   |   Status=valid   |
|   REG[10]   |   Value=1632   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=68   |   Status=valid   |
|   REG[13]   |   Value=121   |   Status=valid   |
|   REG[14]   |   Value=189   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 275
--------------------------------
Writeback      : 0084 st R14, R7
Memory 4       : 0088 add R6, R6, #1
Memory 3       : 0092 add R5, R5, #1
Memory 2       : 0096 set R7, #0
Memory 1       : 0100 bez R7, #0036
Exb 1          : 0036 sub R7, R6, R1
EXa            : 0040 bgez R7, #0028
Fetch          : 0044 mul R7, R6, #4
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=8   |   Status=writing   |
|   REG[ 6]   |   Value=8   |   Status=writing   |
|   REG[ 7]   |   Value=8632   |   Status=writing   |
|   REG[ 8]   |   Value=400   |   Status=valid   |
|   REG[ 9]   |   Value=1600   |   Status=valid   |
|   REG[10]   |   Value=1632   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=68   |   Status=valid   |
|   REG[13]   |   Value=121   |   Status=valid   |
|   REG[14]   |   Value=189   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 276
--------------------------------
Writeback      : 0088 add R6, R6, #1
Memory 4       : 0092 add R5, R5, #1
Memory 3       : 0096 set R7, #0
Memory 2       : 0100 bez R7, #0036
Exb 2          : 0036 sub R7, R6, R1
Exb 1          : 0040 bgez R7, #0028
Decode         : 0044 mul R7, R6, #4
Fetch          : 0048 mul R8, R5, R1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=8   |   Status=writing   |
|   REG[ 6]   |   Value=9   |   Status=valid   |
|   REG[ 7]   |   Value=8632   |   Status=writing   |
|   REG[ 8]   |   Value=400   |   Status=valid   |
|   REG[ 9]   |   Value=1600   |   Status=valid   |
|   REG[10]   |   Value=1632   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=68   |   Status=valid   |
|   REG[13]   |   Value=121   |   Status=valid   |
|   REG[14]   |   Value=189   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 277
--------------------------------
Writeback      : 0092 add R5, R5, #1
Memory 4       : 0096 set R7, #0
Memory 3       : 0100 bez R7, #0036
Memory 1       : 0036 sub R7, R6, R1
Exb 2          : 0040 bgez R7, #0028
EXa            : 0044 mul R7, R6, #4
Decode         : 0048 mul R8, R5, R1
Fetch          : 0052 mul R9, R8, #4
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=9   |   Status=valid   |
|   REG[ 6]   |   Value=9   |   Status=valid   |
|   REG[ 7]   |   Value=8632   |   Status=writing   |
|   REG[ 8]   |   Value=400   |   Status=writing   |
|   REG[ 9]   |   Value=1600   |   Status=valid   |
|   REG[10]   |   Value=1632   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=68   |   Status=valid   |
|   REG[13]   |   Value=121   |   Status=valid   |
|   REG[14]   |   Value=189   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 278
--------------------------------
Writeback      : 0096 set R7, #0
Memory 4       : 0100 bez R7, #0036
Memory 2       : 0036 sub R7, R6, R1
Memory 1       : 0040 bgez R7, #0028
Exb 1          : 0044 mul R7, R6, #4
EXa            : 0048 mul R8, R5, R1
Decode         : 0052 mul R9, R8, #4
Fetch          : 0056 add R10, R7, R9
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=9   |   Status=valid   |
|   REG[ 6]   |   Value=9   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=400   |   Status=writing   |
|   REG[ 9]   |   Value=1600   |   Status=valid   |
|   REG[10]   |   Value=1632   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=68   |   Status=valid   |
|   REG[13]   |   Value=121   |   Status=valid   |
|   REG[14]   |   Value=189   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 279
--------------------------------
Writeback      : 0100 bez R7, #0036
Memory 3       : 0036 sub R7, R6, R1
Memory 2       : 0040 bgez R7, #0028
Exb 2          : 0044 mul R7, R6, #4
Exb 1          : 0048 mul R8, R5, R1
Decode         : 0052 mul R9, R8, #4
Fetch          : 0056 add R10, R7, R9
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=9   |   Status=valid   |
|   REG[ 6]   |   Value=9   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=400   |   Status=writing   |
|   REG[ 9]   |   Value=1600   |   Status=valid   |
|   REG[10]   |   Value=1632   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=68   |   Status=valid   |
|   REG[13]   |   Value=121   |   Status=valid   |
|   REG[14]   |   Value=189   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 280
--------------------------------
Memory 4       : 0036 sub R7, R6, R1
Memory 3       : 0040 bgez R7, #0028
Memory 1       : 0044 mul R7, R6, #4
Exb 2          : 0048 mul R8, R5, R1
Decode         : 0052 mul R9, R8, #4
Fetch          : 0056 add R10, R7, R9
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=9   |   Status=valid   |
|   REG[ 6]   |   Value=9   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=400   |   Status=writing   |
|   REG[ 9]   |   Value=1600   |   Status=writing   |
|   REG[10]   |   Value=1632   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=68   |   Status=valid   |
|   REG[13]   |   Value=121   |   Status=valid   |
|   REG[14]   |   Value=189   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 281
--------------------------------
Writeback      : 0036 sub R7, R6, R1
Memory 4       : 0040 bgez R7, #0028
Memory 2       : 0044 mul R7, R6, #4
Memory 1       : 0048 mul R8, R5, R1
EXa            : 0052 mul R9, R8, #4
Decode         : 0056 add R10, R7, R9
Fetch          : 0060 add R7, R2, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=9   |   Status=valid   |
|   REG[ 6]   |   Value=9   |   Status=valid   |
|   REG[ 7]   |   Value=-41   |   Status=writing   |
|   REG[ 8]   |   Value=400   |   Status=writing   |
|   REG[ 9]   |   Value=1600   |   Status=writing   |
|   REG[10]   |   Value=1632   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=68   |   Status=valid   |
|   REG[13]   |   Value=121   |   Status=valid   |
|   REG[14]   |   Value=189   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 282
--------------------------------
Writeback      : 0040 bgez R7, #0028
Memory 3       : 0044 mul R7, R6, #4
Memory 2       : 0048 mul R8, R5, R1
Exb 1          : 0052 mul R9, R8, #4
Decode         : 0056 add R10, R7, R9
Fetch          : 0060 add R7, R2, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=9   |   Status=valid   |
|   REG[ 6]   |   Value=9   |   Status=valid   |
|   REG[ 7]   |   Value=-41   |   Status=writing   |
|   REG[ 8]   |   Value=400   |   Status=writing   |
|   REG[ 9]   |   Value=1600   |   Status=writing   |
|   REG[10]   |   Value=1632   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=68   |   Status=valid   |
|   REG[13]   |   Value=121   |   Status=valid   |
|   REG[14]   |   Value=189   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 283
--------------------------------
Memory 4       : 0044 mul R7, R6, #4
Memory 3       : 0048 mul R8, R5, R1
Exb 2          : 0052 mul R9, R8, #4
Decode         : 0056 add R10, R7, R9
Fetch          : 0060 add R7, R2, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=9   |   Status=valid   |
|   REG[ 6]   |   Value=9   |   Status=valid   |
|   REG[ 7]   |   Value=-41   |   Status=writing   |
|   REG[ 8]   |   Value=400   |   Status=writing   |
|   REG[ 9]   |   Value=1600   |   Status=writing   |
|   REG[10]   |   Value=1632   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=68   |   Status=valid   |
|   REG[13]   |   Value=121   |   Status=valid   |
|   REG[14]   |   Value=189   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 284
--------------------------------
Writeback      : 0044 mul R7, R6, #4
Memory 4       : 0048 mul R8, R5, R1
Memory 1       : 0052 mul R9, R8, #4
EXa            : 0056 add R10, R7, R9
Decode         : 0060 add R7, R2, R10
Fetch          : 0064 ld R12, R7
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=9   |   Status=valid   |
|   REG[ 6]   |   Value=9   |   Status=valid   |
|   REG[ 7]   |   Value=36   |   Status=writing   |
|   REG[ 8]   |   Value=400   |   Status=writing   |
|   REG[ 9]   |   Value=1600   |   Status=writing   |
|   REG[10]   |   Value=1632   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=68   |   Status=valid   |
|   REG[13]   |   Value=121   |   Status=valid   |
|   REG[14]   |   Value=189   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 285
--------------------------------
Writeback      : 0048 mul R8, R5, R1
Memory 2       : 0052 mul R9, R8, #4
Exb 1          : 0056 add R10, R7, R9
EXa            : 0060 add R7, R2, R10
Decode         : 0064 ld R12, R7
Fetch          : 0068 add R7, R3, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=9   |   Status=valid   |
|   REG[ 6]   |   Value=9   |   Status=valid   |
|   REG[ 7]   |   Value=36   |   Status=writing   |
|   REG[ 8]   |   Value=450   |   Status=valid   |
|   REG[ 9]   |   Value=1600   |   Status=writing   |
|   REG[10]   |   Value=1632   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=68   |   Status=writing   |
|   REG[13]   |   Value=121   |   Status=valid   |
|   REG[14]   |   Value=189   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 286
--------------------------------
Memory 3       : 0052 mul R9, R8, #4
Exb 2          : 0056 add R10, R7, R9
Exb 1          : 0060 add R7, R2, R10
EXa            : 0064 ld R12, R7
Decode         : 0068 add R7, R3, R10
Fetch          : 0072 ld R13, R7
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=9   |   Status=valid   |
|   REG[ 6]   |   Value=9   |   Status=valid   |
|   REG[ 7]   |   Value=36   |   Status=writing   |
|   REG[ 8]   |   Value=450   |   Status=valid   |
|   REG[ 9]   |   Value=1600   |   Status=writing   |
|   REG[10]   |   Value=1632   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=68   |   Status=writing   |
|   REG[13]   |   Value=121   |   Status=valid   |
|   REG[14]   |   Value=189   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 287
--------------------------------
Memory 4       : 0052 mul R9, R8, #4
Memory 1       : 0056 add R10, R7, R9
Exb 2          : 0060 add R7, R2, R10
Exb 1          : 0064 ld R12, R7
EXa            : 0068 add R7, R3, R10
Decode         : 0072 ld R13, R7
Fetch          : 0076 add R14, R12, R13
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=9   |   Status=valid   |
|   REG[ 6]   |   Value=9   |   Status=valid   |
|   REG[ 7]   |   Value=36   |   Status=writing   |
|   REG[ 8]   |   Value=450   |   Status=valid   |
|   REG[ 9]   |   Value=1600   |   Status=writing   |
|   REG[10]   |   Value=1632   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=68   |   Status=writing   |
|   REG[13]   |   Value=121   |   Status=writing   |
|   REG[14]   |   Value=189   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 288
--------------------------------
Writeback      : 0052 mul R9, R8, #4
Memory 2       : 0056 add R10, R7, R9
Memory 1       : 0060 add R7, R2, R10
Exb 2          : 0064 ld R12, R7
Exb 1          : 0068 add R7, R3, R10
EXa            : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=9   |   Status=valid   |
|   REG[ 6]   |   Value=9   |   Status=valid   |
|   REG[ 7]   |   Value=36   |   Status=writing   |
|   REG[ 8]   |   Value=450   |   Status=valid   |
|   REG[ 9]   |   Value=1800   |   Status=valid   |
|   REG[10]   |   Value=1632   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=68   |   Status=writing   |
|   REG[13]   |   Value=121   |   Status=writing   |
|   REG[14]   |   Value=189   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 289
--------------------------------
Memory 3       : 0056 add R10, R7, R9
Memory 2       : 0060 add R7, R2, R10
Memory 1       : 0064 ld R12, R7
Exb 2          : 0068 add R7, R3, R10
Exb 1          : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=9   |   Status=valid   |
|   REG[ 6]   |   Value=9   |   Status=valid   |
|   REG[ 7]   |   Value=36   |   Status=writing   |
|   REG[ 8]   |   Value=450   |   Status=valid   |
|   REG[ 9]   |   Value=1800   |   Status=valid   |
|   REG[10]   |   Value=1632   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=68   |   Status=writing   |
|   REG[13]   |   Value=121   |   Status=writing   |
|   REG[14]   |   Value=189   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 290
--------------------------------
Memory 4       : 0056 add R10, R7, R9
Memory 3       : 0060 add R7, R2, R10
Memory 2       : 0064 ld R12, R7
Memory 1       : 0068 add R7, R3, R10
Exb 2          : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=9   |   Status=valid   |
|   REG[ 6]   |   Value=9   |   Status=valid   |
|   REG[ 7]   |   Value=36   |   Status=writing   |
|   REG[ 8]   |   Value=450   |   Status=valid   |
|   REG[ 9]   |   Value=1800   |   Status=valid   |
|   REG[10]   |   Value=1632   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=68   |   Status=writing   |
|   REG[13]   |   Value=121   |   Status=writing   |
|   REG[14]   |   Value=189   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 291
--------------------------------
Writeback      : 0056 add R10, R7, R9
Memory 4       : 0060 add R7, R2, R10
Memory 3       : 0064 ld R12, R7
Memory 2       : 0068 add R7, R3, R10
Memory 1       : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=9   |   Status=valid   |
|   REG[ 6]   |   Value=9   |   Status=valid   |
|   REG[ 7]   |   Value=36   |   Status=writing   |
|   REG[ 8]   |   Value=450   |   Status=valid   |
|   REG[ 9]   |   Value=1800   |   Status=valid   |
|   REG[10]   |   Value=1836   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=68   |   Status=writing   |
|   REG[13]   |   Value=121   |   Status=writing   |
|   REG[14]   |   Value=189   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 292
--------------------------------
Writeback      : 0060 add R7, R2, R10
Memory 4       : 0064 ld R12, R7
Memory 3       : 0068 add R7, R3, R10
Memory 2       : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=9   |   Status=valid   |
|   REG[ 6]   |   Value=9   |   Status=valid   |
|   REG[ 7]   |   Value=2836   |   Status=writing   |
|   REG[ 8]   |   Value=450   |   Status=valid   |
|   REG[ 9]   |   Value=1800   |   Status=valid   |
|   REG[10]   |   Value=1836   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=68   |   Status=writing   |
|   REG[13]   |   Value=121   |   Status=writing   |
|   REG[14]   |   Value=189   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 293
--------------------------------
Writeback      : 0064 ld R12, R7
Memory 4       : 0068 add R7, R3, R10
Memory 3       : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=9   |   Status=valid   |
|   REG[ 6]   |   Value=9   |   Status=valid   |
|   REG[ 7]   |   Value=2836   |   Status=writing   |
|   REG[ 8]   |   Value=450   |   Status=valid   |
|   REG[ 9]   |   Value=1800   |   Status=valid   |
|   REG[10]   |   Value=1836   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=63   |   Status=valid   |
|   REG[13]   |   Value=121   |   Status=writing   |
|   REG[14]   |   Value=189   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 294
--------------------------------
Writeback      : 0068 add R7, R3, R10
Memory 4       : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=9   |   Status=valid   |
|   REG[ 6]   |   Value=9   |   Status=valid   |
|   REG[ 7]   |   Value=5836   |   Status=valid   |
|   REG[ 8]   |   Value=450   |   Status=valid   |
|   REG[ 9]   |   Value=1800   |   Status=valid   |
|   REG[10]   |   Value=1836   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=63   |   Status=valid   |
|   REG[13]   |   Value=121   |   Status=writing   |
|   REG[14]   |   Value=189   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 295
--------------------------------
Writeback      : 0072 ld R13, R7
EXa            : 0076 add R14, R12, R13
Decode         : 0080 add R7, R4, R10
Fetch          : 0084 st R14, R7
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=9   |   Status=valid   |
|   REG[ 6]   |   Value=9   |   Status=valid   |
|   REG[ 7]   |   Value=5836   |   Status=writing   |
|   REG[ 8]   |   Value=450   |   Status=valid   |
|   REG[ 9]   |   Value=1800   |   Status=valid   |
|   REG[10]   |   Value=1836   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=63   |   Status=valid   |
|   REG[13]   |   Value=99   |   Status=valid   |
|   REG[14]   |   Value=189   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 296
--------------------------------
Exb 1          : 0076 add R14, R12, R13
EXa            : 0080 add R7, R4, R10
Decode         : 0084 st R14, R7
Fetch          : 0088 add R6, R6, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=9   |   Status=valid   |
|   REG[ 6]   |   Value=9   |   Status=valid   |
|   REG[ 7]   |   Value=5836   |   Status=writing   |
|   REG[ 8]   |   Value=450   |   Status=valid   |
|   REG[ 9]   |   Value=1800   |   Status=valid   |
|   REG[10]   |   Value=1836   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=63   |   Status=valid   |
|   REG[13]   |   Value=99   |   Status=valid   |
|   REG[14]   |   Value=189   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 297
--------------------------------
Exb 2          : 0076 add R14, R12, R13
Exb 1          : 0080 add R7, R4, R10
EXa            : 0084 st R14, R7
Decode         : 0088 add R6, R6, #1
Fetch          : 0092 add R5, R5, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=9   |   Status=valid   |
|   REG[ 6]   |   Value=9   |   Status=writing   |
|   REG[ 7]   |   Value=5836   |   Status=writing   |
|   REG[ 8]   |   Value=450   |   Status=valid   |
|   REG[ 9]   |   Value=1800   |   Status=valid   |
|   REG[10]   |   Value=1836   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=63   |   Status=valid   |
|   REG[13]   |   Value=99   |   Status=valid   |
|   REG[14]   |   Value=189   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 298
--------------------------------
Memory 1       : 0076 add R14, R12, R13
Exb 2          : 0080 add R7, R4, R10
Exb 1          : 0084 st R14, R7
EXa            : 0088 add R6, R6, #1
Decode         : 0092 add R5, R5, #1
Fetch          : 0096 set R7, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=9   |   Status=writing   |
|   REG[ 6]   |   Value=9   |   Status=writing   |
|   REG[ 7]   |   Value=5836   |   Status=writing   |
|   REG[ 8]   |   Value=450   |   Status=valid   |
|   REG[ 9]   |   Value=1800   |   Status=valid   |
|   REG[10]   |   Value=1836   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=63   |   Status=valid   |
|   REG[13]   |   Value=99   |   Status=valid   |
|   REG[14]   |   Value=189   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 299
--------------------------------
Memory 2       : 0076 add R14, R12, R13
Memory 1       : 0080 add R7, R4, R10
Exb 2          : 0084 st R14, R7
Exb 1          : 0088 add R6, R6, #1
EXa            : 0092 add R5, R5, #1
Decode         : 0096 set R7, #0
Fetch          : 0100 bez R7, #0036
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=9   |   Status=writing   |
|   REG[ 6]   |   Value=9   |   Status=writing   |
|   REG[ 7]   |   Value=5836   |   Status=writing   |
|   REG[ 8]   |   Value=450   |   Status=valid   |
|   REG[ 9]   |   Value=1800   |   Status=valid   |
|   REG[10]   |   Value=1836   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=63   |   Status=valid   |
|   REG[13]   |   Value=99   |   Status=valid   |
|   REG[14]   |   Value=189   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 300
--------------------------------
Memory 3       : 0076 add R14, R12, R13
Memory 2       : 0080 add R7, R4, R10
Memory 1       : 0084 st R14, R7
Exb 2          : 0088 add R6, R6, #1
Exb 1          : 0092 add R5, R5, #1
EXa            : 0096 set R7, #0
Decode         : 0100 bez R7, #0036
Fetch          : 0104 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=9   |   Status=writing   |
|   REG[ 6]   |   Value=9   |   Status=writing   |
|   REG[ 7]   |   Value=5836   |   Status=writing   |
|   REG[ 8]   |   Value=450   |   Status=valid   |
|   REG[ 9]   |   Value=1800   |   Status=valid   |
|   REG[10]   |   Value=1836   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=63   |   Status=valid   |
|   REG[13]   |   Value=99   |   Status=valid   |
|   REG[14]   |   Value=189   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 301
--------------------------------
Memory 4       : 0076 add R14, R12, R13
Memory 3       : 0080 add R7, R4, R10
Memory 2       : 0084 st R14, R7
Memory 1       : 0088 add R6, R6, #1
Exb 2          : 0092 add R5, R5, #1
Exb 1          : 0096 set R7, #0
EXa            : 0100 bez R7, #0036
Fetch          : 0036 sub R7, R6, R1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=9   |   Status=writing   |
|   REG[ 6]   |   Value=9   |   Status=writing   |
|   REG[ 7]   |   Value=5836   |   Status=writing   |
|   REG[ 8]   |   Value=450   |   Status=valid   |
|   REG[ 9]   |   Value=1800   |   Status=valid   |
|   REG[10]   |   Value=1836   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=63   |   Status=valid   |
|   REG[13]   |   Value=99   |   Status=valid   |
|   REG[14]   |   Value=189   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 302
--------------------------------
Writeback      : 0076 add R14, R12, R13
Memory 4       : 0080 add R7, R4, R10
Memory 3       : 0084 st R14, R7
Memory 2       : 0088 add R6, R6, #1
Memory 1       : 0092 add R5, R5, #1
Exb 2          : 0096 set R7, #0
Exb 1          : 0100 bez R7, #0036
Decode         : 0036 sub R7, R6, R1
Fetch          : 0040 bgez R7, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=9   |   Status=writing   |
|   REG[ 6]   |   Value=9   |   Status=writing   |
|   REG[ 7]   |   Value=5836   |   Status=writing   |
|   REG[ 8]   |   Value=450   |   Status=valid   |
|   REG[ 9]   |   Value=1800   |   Status=valid   |
|   REG[10]   |   Value=1836   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=63   |   Status=valid   |
|   REG[13]   |   Value=99   |   Status=valid   |
|   REG[14]   |   Value=162   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 303
--------------------------------
Writeback      : 0080 add R7, R4, R10
Memory 4       : 0084 st R14, R7
Memory 3       : 0088 add R6, R6, #1
Memory 2       : 0092 add R5, R5, #1
Memory 1       : 0096 set R7, #0
Exb 2          : 0100 bez R7, #0036
EXa            : 0036 sub R7, R6, R1
Decode         : 0040 bgez R7, #0028
Fetch          : 0044 mul R7, R6, #4
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=9   |   Status=writing   |
|   REG[ 6]   |   Value=9   |   Status=writing   |
|   REG[ 7]   |   Value=8836   |   Status=writing   |
|   REG[ 8]   |   Value=450   |   Status=valid   |
|   REG[ 9]   |   Value=1800   |   Status=valid   |
|   REG[10]   |   Value=1836   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=63   |   Status=valid   |
|   REG[13]   |   Value=99   |   Status=valid   |
|   REG[14]   |   Value=162   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 304
--------------------------------
Writeback      : 0084 st R14, R7
Memory 4       : 0088 add R6, R6, #1
Memory 3       : 0092 add R5, R5, #1
Memory 2       : 0096 set R7, #0
Memory 1       : 0100 bez R7, #0036
Exb 1          : 0036 sub R7, R6, R1
EXa            : 0040 bgez R7, #0028
Fetch          : 0044 mul R7, R6, #4
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=9   |   Status=writing   |
|   REG[ 6]   |   Value=9   |   Status=writing   |
|   REG[ 7]   |   Value=8836   |   Status=writing   |
|   REG[ 8]   |   Value=450   |   Status=valid   |
|   REG[ 9]   |   Value=1800   |   Status=valid   |
|   REG[10]   |   Value=1836   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=63   |   Status=valid   |
|   REG[13]   |   Value=99   |   Status=valid   |
|   REG[14]   |   Value=162   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 305
--------------------------------
Writeback      : 0088 add R6, R6, #1
Memory 4       : 0092 add R5, R5, #1
Memory 3       : 0096 set R7, #0
Memory 2       : 0100 bez R7, #0036
Exb 2          : 0036 sub R7, R6, R1
Exb 1          : 0040 bgez R7, #0028
Decode         : 0044 mul R7, R6, #4
Fetch          : 0048 mul R8, R5, R1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=9   |   Status=writing   |
|   REG[ 6]   |   Value=10   |   Status=valid   |
|   REG[ 7]   |   Value=8836   |   Status=writing   |
|   REG[ 8]   |   Value=450   |   Status=valid   |
|   REG[ 9]   |   Value=1800   |   Status=valid   |
|   REG[10]   |   Value=1836   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=63   |   Status=valid   |
|   REG[13]   |   Value=99   |   Status=valid   |
|   REG[14]   |   Value=162   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 306
--------------------------------
Writeback      : 0092 add R5, R5, #1
Memory 4       : 0096 set R7, #0
Memory 3       : 0100 bez R7, #0036
Memory 1       : 0036 sub R7, R6, R1
Exb 2          : 0040 bgez R7, #0028
EXa            : 0044 mul R7, R6, #4
Decode         : 0048 mul R8, R5, R1
Fetch          : 0052 mul R9, R8, #4
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=10   |   Status=valid   |
|   REG[ 6]   |   Value=10   |   Status=valid   |
|   REG[ 7]   |   Value=8836   |   Status=writing   |
|   REG[ 8]   |   Value=450   |   Status=writing   |
|   REG[ 9]   |   Value=1800   |   Status=valid   |
|   REG[10]   |   Value=1836   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=63   |   Status=valid   |
|   REG[13]   |   Value=99   |   Status=valid   |
|   REG[14]   |   Value=162   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 307
--------------------------------
Writeback      : 0096 set R7, #0
Memory 4       : 0100 bez R7, #0036
Memory 2       : 0036 sub R7, R6, R1
Memory 1       : 0040 bgez R7, #0028
Exb 1          : 0044 mul R7, R6, #4
EXa            : 0048 mul R8, R5, R1
Decode         : 0052 mul R9, R8, #4
Fetch          : 0056 add R10, R7, R9
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=10   |   Status=valid   |
|   REG[ 6]   |   Value=10   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=450   |   Status=writing   |
|   REG[ 9]   |   Value=1800   |   Status=valid   |
|   REG[10]   |   Value=1836   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=63   |   Status=valid   |
|   REG[13]   |   Value=99   |   Status=valid   |
|   REG[14]   |   Value=162   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 308
--------------------------------
Writeback      : 0100 bez R7, #0036
Memory 3       : 0036 sub R7, R6, R1
Memory 2       : 0040 bgez R7, #0028
Exb 2          : 0044 mul R7, R6, #4
Exb 1          : 0048 mul R8, R5, R1
Decode         : 0052 mul R9, R8, #4
Fetch          : 0056 add R10, R7, R9
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=10   |   Status=valid   |
|   REG[ 6]   |   Value=10   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=450   |   Status=writing   |
|   REG[ 9]   |   Value=1800   |   Status=valid   |
|   REG[10]   |   Value=1836   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=63   |   Status=valid   |
|   REG[13]   |   Value=99   |   Status=valid   |
|   REG[14]   |   Value=162   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 309
--------------------------------
Memory 4       : 0036 sub R7, R6, R1
Memory 3       : 0040 bgez R7, #0028
Memory 1       : 0044 mul R7, R6, #4
Exb 2          : 0048 mul R8, R5, R1
Decode         : 0052 mul R9, R8, #4
Fetch          : 0056 add R10, R7, R9
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=10   |   Status=valid   |
|   REG[ 6]   |   Value=10   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=450   |   Status=writing   |
|   REG[ 9]   |   Value=1800   |   Status=writing   |
|   REG[10]   |   Value=1836   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=63   |   Status=valid   |
|   REG[13]   |   Value=99   |   Status=valid   |
|   REG[14]   |   Value=162   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 310
--------------------------------
Writeback      : 0036 sub R7, R6, R1
Memory 4       : 0040 bgez R7, #0028
Memory 2       : 0044 mul R7, R6, #4
Memory 1       : 0048 mul R8, R5, R1
EXa            : 0052 mul R9, R8, #4
Decode         : 0056 add R10, R7, R9
Fetch          : 0060 add R7, R2, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=10   |   Status=valid   |
|   REG[ 6]   |   Value=10   |   Status=valid   |
|   REG[ 7]   |   Value=-40   |   Status=writing   |
|   REG[ 8]   |   Value=450   |   Status=writing   |
|   REG[ 9]   |   Value=1800   |   Status=writing   |
|   REG[10]   |   Value=1836   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=63   |   Status=valid   |
|   REG[13]   |   Value=99   |   Status=valid   |
|   REG[14]   |   Value=162   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 311
--------------------------------
Writeback      : 0040 bgez R7, #0028
Memory 3       : 0044 mul R7, R6, #4
Memory 2       : 0048 mul R8, R5, R1
Exb 1          : 0052 mul R9, R8, #4
Decode         : 0056 add R10, R7, R9
Fetch          : 0060 add R7, R2, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=10   |   Status=valid   |
|   REG[ 6]   |   Value=10   |   Status=valid   |
|   REG[ 7]   |   Value=-40   |   Status=writing   |
|   REG[ 8]   |   Value=450   |   Status=writing   |
|   REG[ 9]   |   Value=1800   |   Status=writing   |
|   REG[10]   |   Value=1836   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=63   |   Status=valid   |
|   REG[13]   |   Value=99   |   Status=valid   |
|   REG[14]   |   Value=162   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 312
--------------------------------
Memory 4       : 0044 mul R7, R6, #4
Memory 3       : 0048 mul R8, R5, R1
Exb 2          : 0052 mul R9, R8, #4
Decode         : 0056 add R10, R7, R9
Fetch          : 0060 add R7, R2, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=10   |   Status=valid   |
|   REG[ 6]   |   Value=10   |   Status=valid   |
|   REG[ 7]   |   Value=-40   |   Status=writing   |
|   REG[ 8]   |   Value=450   |   Status=writing   |
|   REG[ 9]   |   Value=1800   |   Status=writing   |
|   REG[10]   |   Value=1836   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=63   |   Status=valid   |
|   REG[13]   |   Value=99   |   Status=valid   |
|   REG[14]   |   Value=162   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 313
--------------------------------
Writeback      : 0044 mul R7, R6, #4
Memory 4       : 0048 mul R8, R5, R1
Memory 1       : 0052 mul R9, R8, #4
EXa            : 0056 add R10, R7, R9
Decode         : 0060 add R7, R2, R10
Fetch          : 0064 ld R12, R7
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=10   |   Status=valid   |
|   REG[ 6]   |   Value=10   |   Status=valid   |
|   REG[ 7]   |   Value=40   |   Status=writing   |
|   REG[ 8]   |   Value=450   |   Status=writing   |
|   REG[ 9]   |   Value=1800   |   Status=writing   |
|   REG[10]   |   Value=1836   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=63   |   Status=valid   |
|   REG[13]   |   Value=99   |   Status=valid   |
|   REG[14]   |   Value=162   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 314
--------------------------------
Writeback      : 0048 mul R8, R5, R1
Memory 2       : 0052 mul R9, R8, #4
Exb 1          : 0056 add R10, R7, R9
EXa            : 0060 add R7, R2, R10
Decode         : 0064 ld R12, R7
Fetch          : 0068 add R7, R3, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=10   |   Status=valid   |
|   REG[ 6]   |   Value=10   |   Status=valid   |
|   REG[ 7]   |   Value=40   |   Status=writing   |
|   REG[ 8]   |   Value=500   |   Status=valid   |
|   REG[ 9]   |   Value=1800   |   Status=writing   |
|   REG[10]   |   Value=1836   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=63   |   Status=writing   |
|   REG[13]   |   Value=99   |   Status=valid   |
|   REG[14]   |   Value=162   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 315
--------------------------------
Memory 3       : 0052 mul R9, R8, #4
Exb 2          : 0056 add R10, R7, R9
Exb 1          : 0060 add R7, R2, R10
EXa            : 0064 ld R12, R7
Decode         : 0068 add R7, R3, R10
Fetch          : 0072 ld R13, R7
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=10   |   Status=valid   |
|   REG[ 6]   |   Value=10   |   Status=valid   |
|   REG[ 7]   |   Value=40   |   Status=writing   |
|   REG[ 8]   |   Value=500   |   Status=valid   |
|   REG[ 9]   |   Value=1800   |   Status=writing   |
|   REG[10]   |   Value=1836   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=63   |   Status=writing   |
|   REG[13]   |   Value=99   |   Status=valid   |
|   REG[14]   |   Value=162   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 316
--------------------------------
Memory 4       : 0052 mul R9, R8, #4
Memory 1       : 0056 add R10, R7, R9
Exb 2          : 0060 add R7, R2, R10
Exb 1          : 0064 ld R12, R7
EXa            : 0068 add R7, R3, R10
Decode         : 0072 ld R13, R7
Fetch          : 0076 add R14, R12, R13
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=10   |   Status=valid   |
|   REG[ 6]   |   Value=10   |   Status=valid   |
|   REG[ 7]   |   Value=40   |   Status=writing   |
|   REG[ 8]   |   Value=500   |   Status=valid   |
|   REG[ 9]   |   Value=1800   |   Status=writing   |
|   REG[10]   |   Value=1836   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=63   |   Status=writing   |
|   REG[13]   |   Value=99   |   Status=writing   |
|   REG[14]   |   Value=162   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 317
--------------------------------
Writeback      : 0052 mul R9, R8, #4
Memory 2       : 0056 add R10, R7, R9
Memory 1       : 0060 add R7, R2, R10
Exb 2          : 0064 ld R12, R7
Exb 1          : 0068 add R7, R3, R10
EXa            : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=10   |   Status=valid   |
|   REG[ 6]   |   Value=10   |   Status=valid   |
|   REG[ 7]   |   Value=40   |   Status=writing   |
|   REG[ 8]   |   Value=500   |   Status=valid   |
|   REG[ 9]   |   Value=2000   |   Status=valid   |
|   REG[10]   |   Value=1836   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=63   |   Status=writing   |
|   REG[13]   |   Value=99   |   Status=writing   |
|   REG[14]   |   Value=162   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 318
--------------------------------
Memory 3       : 0056 add R10, R7, R9
Memory 2       : 0060 add R7, R2, R10
Memory 1       : 0064 ld R12, R7
Exb 2          : 0068 add R7, R3, R10
Exb 1          : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=10   |   Status=valid   |
|   REG[ 6]   |   Value=10   |   Status=valid   |
|   REG[ 7]   |   Value=40   |   Status=writing   |
|   REG[ 8]   |   Value=500   |   Status=valid   |
|   REG[ 9]   |   Value=2000   |   Status=valid   |
|   REG[10]   |   Value=1836   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=63   |   Status=writing   |
|   REG[13]   |   Value=99   |   Status=writing   |
|   REG[14]   |   Value=162   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 319
--------------------------------
Memory 4       : 0056 add R10, R7, R9
Memory 3       : 0060 add R7, R2, R10
Memory 2       : 0064 ld R12, R7
Memory 1       : 0068 add R7, R3, R10
Exb 2          : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=10   |   Status=valid   |
|   REG[ 6]   |   Value=10   |   Status=valid   |
|   REG[ 7]   |   Value=40   |   Status=writing   |
|   REG[ 8]   |   Value=500   |   Status=valid   |
|   REG[ 9]   |   Value=2000   |   Status=valid   |
|   REG[10]   |   Value=1836   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=63   |   Status=writing   |
|   REG[13]   |   Value=99   |   Status=writing   |
|   REG[14]   |   Value=162   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 320
--------------------------------
Writeback      : 0056 add R10, R7, R9
Memory 4       : 0060 add R7, R2, R10
Memory 3       : 0064 ld R12, R7
Memory 2       : 0068 add R7, R3, R10
Memory 1       : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=10   |   Status=valid   |
|   REG[ 6]   |   Value=10   |   Status=valid   |
|   REG[ 7]   |   Value=40   |   Status=writing   |
|   REG[ 8]   |   Value=500   |   Status=valid   |
|   REG[ 9]   |   Value=2000   |   Status=valid   |
|   REG[10]   |   Value=2040   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=63   |   Status=writing   |
|   REG[13]   |   Value=99   |   Status=writing   |
|   REG[14]   |   Value=162   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 321
--------------------------------
Writeback      : 0060 add R7, R2, R10
Memory 4       : 0064 ld R12, R7
Memory 3       : 0068 add R7, R3, R10
Memory 2       : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=10   |   Status=valid   |
|   REG[ 6]   |   Value=10   |   Status=valid   |
|   REG[ 7]   |   Value=3040   |   Status=writing   |
|   REG[ 8]   |   Value=500   |   Status=valid   |
|   REG[ 9]   |   Value=2000   |   Status=valid   |
|   REG[10]   |   Value=2040   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=63   |   Status=writing   |
|   REG[13]   |   Value=99   |   Status=writing   |
|   REG[14]   |   Value=162   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 322
--------------------------------
Writeback      : 0064 ld R12, R7
Memory 4       : 0068 add R7, R3, R10
Memory 3       : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=10   |   Status=valid   |
|   REG[ 6]   |   Value=10   |   Status=valid   |
|   REG[ 7]   |   Value=3040   |   Status=writing   |
|   REG[ 8]   |   Value=500   |   Status=valid   |
|   REG[ 9]   |   Value=2000   |   Status=valid   |
|   REG[10]   |   Value=2040   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=120   |   Status=valid   |
|   REG[13]   |   Value=99   |   Status=writing   |
|   REG[14]   |   Value=162   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 323
--------------------------------
Writeback      : 0068 add R7, R3, R10
Memory 4       : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=10   |   Status=valid   |
|   REG[ 6]   |   Value=10   |   Status=valid   |
|   REG[ 7]   |   Value=6040   |   Status=valid   |
|   REG[ 8]   |   Value=500   |   Status=valid   |
|   REG[ 9]   |   Value=2000   |   Status=valid   |
|   REG[10]   |   Value=2040   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=120   |   Status=valid   |
|   REG[13]   |   Value=99   |   Status=writing   |
|   REG[14]   |   Value=162   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 324
--------------------------------
Writeback      : 0072 ld R13, R7
EXa            : 0076 add R14, R12, R13
Decode         : 0080 add R7, R4, R10
Fetch          : 0084 st R14, R7
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=10   |   Status=valid   |
|   REG[ 6]   |   Value=10   |   Status=valid   |
|   REG[ 7]   |   Value=6040   |   Status=writing   |
|   REG[ 8]   |   Value=500   |   Status=valid   |
|   REG[ 9]   |   Value=2000   |   Status=valid   |
|   REG[10]   |   Value=2040   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=120   |   Status=valid   |
|   REG[13]   |   Value=67   |   Status=valid   |
|   REG[14]   |   Value=162   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 325
--------------------------------
Exb 1          : 0076 add R14, R12, R13
EXa            : 0080 add R7, R4, R10
Decode         : 0084 st R14, R7
Fetch          : 0088 add R6, R6, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=10   |   Status=valid   |
|   REG[ 6]   |   Value=10   |   Status=valid   |
|   REG[ 7]   |   Value=6040   |   Status=writing   |
|   REG[ 8]   |   Value=500   |   Status=valid   |
|   REG[ 9]   |   Value=2000   |   Status=valid   |
|   REG[10]   |   Value=2040   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=120   |   Status=valid   |
|   REG[13]   |   Value=67   |   Status=valid   |
|   REG[14]   |   Value=162   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 326
--------------------------------
Exb 2          : 0076 add R14, R12, R13
Exb 1          : 0080 add R7, R4, R10
EXa            : 0084 st R14, R7
Decode         : 0088 add R6, R6, #1
Fetch          : 0092 add R5, R5, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=10   |   Status=valid   |
|   REG[ 6]   |   Value=10   |   Status=writing   |
|   REG[ 7]   |   Value=6040   |   Status=writing   |
|   REG[ 8]   |   Value=500   |   Status=valid   |
|   REG[ 9]   |   Value=2000   |   Status=valid   |
|   REG[10]   |   Value=2040   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=120   |   Status=valid   |
|   REG[13]   |   Value=67   |   Status=valid   |
|   REG[14]   |   Value=162   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 327
--------------------------------
Memory 1       : 0076 add R14, R12, R13
Exb 2          : 0080 add R7, R4, R10
Exb 1          : 0084 st R14, R7
EXa            : 0088 add R6, R6, #1
Decode         : 0092 add R5, R5, #1
Fetch          : 0096 set R7, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=10   |   Status=writing   |
|   REG[ 6]   |   Value=10   |   Status=writing   |
|   REG[ 7]   |   Value=6040   |   Status=writing   |
|   REG[ 8]   |   Value=500   |   Status=valid   |
|   REG[ 9]   |   Value=2000   |   Status=valid   |
|   REG[10]   |   Value=2040   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=120   |   Status=valid   |
|   REG[13]   |   Value=67   |   Status=valid   |
|   REG[14]   |   Value=162   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 328
--------------------------------
Memory 2       : 0076 add R14, R12, R13
Memory 1       : 0080 add R7, R4, R10
Exb 2          : 0084 st R14, R7
Exb 1          : 0088 add R6, R6, #1
EXa            : 0092 add R5, R5, #1
Decode         : 0096 set R7, #0
Fetch          : 0100 bez R7, #0036
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=10   |   Status=writing   |
|   REG[ 6]   |   Value=10   |   Status=writing   |
|   REG[ 7]   |   Value=6040   |   Status=writing   |
|   REG[ 8]   |   Value=500   |   Status=valid   |
|   REG[ 9]   |   Value=2000   |   Status=valid   |
|   REG[10]   |   Value=2040   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=120   |   Status=valid   |
|   REG[13]   |   Value=67   |   Status=valid   |
|   REG[14]   |   Value=162   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 329
--------------------------------
Memory 3       : 0076 add R14, R12, R13
Memory 2       : 0080 add R7, R4, R10
Memory 1       : 0084 st R14, R7
Exb 2          : 0088 add R6, R6, #1
Exb 1          : 0092 add R5, R5, #1
EXa            : 0096 set R7, #0
Decode         : 0100 bez R7, #0036
Fetch          : 0104 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=10   |   Status=writing   |
|   REG[ 6]   |   Value=10   |   Status=writing   |
|   REG[ 7]   |   Value=6040   |   Status=writing   |
|   REG[ 8]   |   Value=500   |   Status=valid   |
|   REG[ 9]   |   Value=2000   |   Status=valid   |
|   REG[10]   |   Value=2040   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=120   |   Status=valid   |
|   REG[13]   |   Value=67   |   Status=valid   |
|   REG[14]   |   Value=162   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 330
--------------------------------
Memory 4       : 0076 add R14, R12, R13
Memory 3       : 0080 add R7, R4, R10
Memory 2       : 0084 st R14, R7
Memory 1       : 0088 add R6, R6, #1
Exb 2          : 0092 add R5, R5, #1
Exb 1          : 0096 set R7, #0
EXa            : 0100 bez R7, #0036
Fetch          : 0036 sub R7, R6, R1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=10   |   Status=writing   |
|   REG[ 6]   |   Value=10   |   Status=writing   |
|   REG[ 7]   |   Value=6040   |   Status=writing   |
|   REG[ 8]   |   Value=500   |   Status=valid   |
|   REG[ 9]   |   Value=2000   |   Status=valid   |
|   REG[10]   |   Value=2040   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=120   |   Status=valid   |
|   REG[13]   |   Value=67   |   Status=valid   |
|   REG[14]   |   Value=162   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 331
--------------------------------
Writeback      : 0076 add R14, R12, R13
Memory 4       : 0080 add R7, R4, R10
Memory 3       : 0084 st R14, R7
Memory 2       : 0088 add R6, R6, #1
Memory 1       : 0092 add R5, R5, #1
Exb 2          : 0096 set R7, #0
Exb 1          : 0100 bez R7, #0036
Decode         : 0036 sub R7, R6, R1
Fetch          : 0040 bgez R7, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=10   |   Status=writing   |
|   REG[ 6]   |   Value=10   |   Status=writing   |
|   REG[ 7]   |   Value=6040   |   Status=writing   |
|   REG[ 8]   |   Value=500   |   Status=valid   |
|   REG[ 9]   |   Value=2000   |   Status=valid   |
|   REG[10]   |   Value=2040   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=120   |   Status=valid   |
|   REG[13]   |   Value=67   |   Status=valid   |
|   REG[14]   |   Value=187   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 332
--------------------------------
Writeback      : 0080 add R7, R4, R10
Memory 4       : 0084 st R14, R7
Memory 3       : 0088 add R6, R6, #1
Memory 2       : 0092 add R5, R5, #1
Memory 1       : 0096 set R7, #0
Exb 2          : 0100 bez R7, #0036
EXa            : 0036 sub R7, R6, R1
Decode         : 0040 bgez R7, #0028
Fetch          : 0044 mul R7, R6, #4
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=10   |   Status=writing   |
|   REG[ 6]   |   Value=10   |   Status=writing   |
|   REG[ 7]   |   Value=9040   |   Status=writing   |
|   REG[ 8]   |   Value=500   |   Status=valid   |
|   REG[ 9]   |   Value=2000   |   Status=valid   |
|   REG[10]   |   Value=2040   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=120   |   Status=valid   |
|   REG[13]   |   Value=67   |   Status=valid   |
|   REG[14]   |   Value=187   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 333
--------------------------------
Writeback      : 0084 st R14, R7
Memory 4       : 0088 add R6, R6, #1
Memory 3       : 0092 add R5, R5, #1
Memory 2       : 0096 set R7, #0
Memory 1       : 0100 bez R7, #0036
Exb 1          : 0036 sub R7, R6, R1
EXa            : 0040 bgez R7, #0028
Fetch          : 0044 mul R7, R6, #4
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=10   |   Status=writing   |
|   REG[ 6]   |   Value=10   |   Status=writing   |
|   REG[ 7]   |   Value=9040   |   Status=writing   |
|   REG[ 8]   |   Value=500   |   Status=valid   |
|   REG[ 9]   |   Value=2000   |   Status=valid   |
|   REG[10]   |   Value=2040   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=120   |   Status=valid   |
|   REG[13]   |   Value=67   |   Status=valid   |
|   REG[14]   |   Value=187   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 334
--------------------------------
Writeback      : 0088 add R6, R6, #1
Memory 4       : 0092 add R5, R5, #1
Memory 3       : 0096 set R7, #0
Memory 2       : 0100 bez R7, #0036
Exb 2          : 0036 sub R7, R6, R1
Exb 1          : 0040 bgez R7, #0028
Decode         : 0044 mul R7, R6, #4
Fetch          : 0048 mul R8, R5, R1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=10   |   Status=writing   |
|   REG[ 6]   |   Value=11   |   Status=valid   |
|   REG[ 7]   |   Value=9040   |   Status=writing   |
|   REG[ 8]   |   Value=500   |   Status=valid   |
|   REG[ 9]   |   Value=2000   |   Status=valid   |
|   REG[10]   |   Value=2040   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=120   |   Status=valid   |
|   REG[13]   |   Value=67   |   Status=valid   |
|   REG[14]   |   Value=187   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 335
--------------------------------
Writeback      : 0092 add R5, R5, #1
Memory 4       : 0096 set R7, #0
Memory 3       : 0100 bez R7, #0036
Memory 1       : 0036 sub R7, R6, R1
Exb 2          : 0040 bgez R7, #0028
EXa            : 0044 mul R7, R6, #4
Decode         : 0048 mul R8, R5, R1
Fetch          : 0052 mul R9, R8, #4
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=11   |   Status=valid   |
|   REG[ 6]   |   Value=11   |   Status=valid   |
|   REG[ 7]   |   Value=9040   |   Status=writing   |
|   REG[ 8]   |   Value=500   |   Status=writing   |
|   REG[ 9]   |   Value=2000   |   Status=valid   |
|   REG[10]   |   Value=2040   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=120   |   Status=valid   |
|   REG[13]   |   Value=67   |   Status=valid   |
|   REG[14]   |   Value=187   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 336
--------------------------------
Writeback      : 0096 set R7, #0
Memory 4       : 0100 bez R7, #0036
Memory 2       : 0036 sub R7, R6, R1
Memory 1       : 0040 bgez R7, #0028
Exb 1          : 0044 mul R7, R6, #4
EXa            : 0048 mul R8, R5, R1
Decode         : 0052 mul R9, R8, #4
Fetch          : 0056 add R10, R7, R9
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=11   |   Status=valid   |
|   REG[ 6]   |   Value=11   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=500   |   Status=writing   |
|   REG[ 9]   |   Value=2000   |   Status=valid   |
|   REG[10]   |   Value=2040   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=120   |   Status=valid   |
|   REG[13]   |   Value=67   |   Status=valid   |
|   REG[14]   |   Value=187   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 337
--------------------------------
Writeback      : 0100 bez R7, #0036
Memory 3       : 0036 sub R7, R6, R1
Memory 2       : 0040 bgez R7, #0028
Exb 2          : 0044 mul R7, R6, #4
Exb 1          : 0048 mul R8, R5, R1
Decode         : 0052 mul R9, R8, #4
Fetch          : 0056 add R10, R7, R9
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=11   |   Status=valid   |
|   REG[ 6]   |   Value=11   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=500   |   Status=writing   |
|   REG[ 9]   |   Value=2000   |   Status=valid   |
|   REG[10]   |   Value=2040   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=120   |   Status=valid   |
|   REG[13]   |   Value=67   |   Status=valid   |
|   REG[14]   |   Value=187   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 338
--------------------------------
Memory 4       : 0036 sub R7, R6, R1
Memory 3       : 0040 bgez R7, #0028
Memory 1       : 0044 mul R7, R6, #4
Exb 2          : 0048 mul R8, R5, R1
Decode         : 0052 mul R9, R8, #4
Fetch          : 0056 add R10, R7, R9
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=11   |   Status=valid   |
|   REG[ 6]   |   Value=11   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=500   |   Status=writing   |
|   REG[ 9]   |   Value=2000   |   Status=writing   |
|   REG[10]   |   Value=2040   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=120   |   Status=valid   |
|   REG[13]   |   Value=67   |   Status=valid   |
|   REG[14]   |   Value=187   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 339
--------------------------------
Writeback      : 0036 sub R7, R6, R1
Memory 4       : 0040 bgez R7, #0028
Memory 2       : 0044 mul R7, R6, #4
Memory 1       : 0048 mul R8, R5, R1
EXa            : 0052 mul R9, R8, #4
Decode         : 0056 add R10, R7, R9
Fetch          : 0060 add R7, R2, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=11   |   Status=valid   |
|   REG[ 6]   |   Value=11   |   Status=valid   |
|   REG[ 7]   |   Value=-39   |   Status=writing   |
|   REG[ 8]   |   Value=500   |   Status=writing   |
|   REG[ 9]   |   Value=2000   |   Status=writing   |
|   REG[10]   |   Value=2040   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=120   |   Status=valid   |
|   REG[13]   |   Value=67   |   Status=valid   |
|   REG[14]   |   Value=187   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 340
--------------------------------
Writeback      : 0040 bgez R7, #0028
Memory 3       : 0044 mul R7, R6, #4
Memory 2       : 0048 mul R8, R5, R1
Exb 1          : 0052 mul R9, R8, #4
Decode         : 0056 add R10, R7, R9
Fetch          : 0060 add R7, R2, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=11   |   Status=valid   |
|   REG[ 6]   |   Value=11   |   Status=valid   |
|   REG[ 7]   |   Value=-39   |   Status=writing   |
|   REG[ 8]   |   Value=500   |   Status=writing   |
|   REG[ 9]   |   Value=2000   |   Status=writing   |
|   REG[10]   |   Value=2040   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=120   |   Status=valid   |
|   REG[13]   |   Value=67   |   Status=valid   |
|   REG[14]   |   Value=187   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 341
--------------------------------
Memory 4       : 0044 mul R7, R6, #4
Memory 3       : 0048 mul R8, R5, R1
Exb 2          : 0052 mul R9, R8, #4
Decode         : 0056 add R10, R7, R9
Fetch          : 0060 add R7, R2, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=11   |   Status=valid   |
|   REG[ 6]   |   Value=11   |   Status=valid   |
|   REG[ 7]   |   Value=-39   |   Status=writing   |
|   REG[ 8]   |   Value=500   |   Status=writing   |
|   REG[ 9]   |   Value=2000   |   Status=writing   |
|   REG[10]   |   Value=2040   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=120   |   Status=valid   |
|   REG[13]   |   Value=67   |   Status=valid   |
|   REG[14]   |   Value=187   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 342
--------------------------------
Writeback      : 0044 mul R7, R6, #4
Memory 4       : 0048 mul R8, R5, R1
Memory 1       : 0052 mul R9, R8, #4
EXa            : 0056 add R10, R7, R9
Decode         : 0060 add R7, R2, R10
Fetch          : 0064 ld R12, R7
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=11   |   Status=valid   |
|   REG[ 6]   |   Value=11   |   Status=valid   |
|   REG[ 7]   |   Value=44   |   Status=writing   |
|   REG[ 8]   |   Value=500   |   Status=writing   |
|   REG[ 9]   |   Value=2000   |   Status=writing   |
|   REG[10]   |   Value=2040   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=120   |   Status=valid   |
|   REG[13]   |   Value=67   |   Status=valid   |
|   REG[14]   |   Value=187   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 343
--------------------------------
Writeback      : 0048 mul R8, R5, R1
Memory 2       : 0052 mul R9, R8, #4
Exb 1          : 0056 add R10, R7, R9
EXa            : 0060 add R7, R2, R10
Decode         : 0064 ld R12, R7
Fetch          : 0068 add R7, R3, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=11   |   Status=valid   |
|   REG[ 6]   |   Value=11   |   Status=valid   |
|   REG[ 7]   |   Value=44   |   Status=writing   |
|   REG[ 8]   |   Value=550   |   Status=valid   |
|   REG[ 9]   |   Value=2000   |   Status=writing   |
|   REG[10]   |   Value=2040   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=120   |   Status=writing   |
|   REG[13]   |   Value=67   |   Status=valid   |
|   REG[14]   |   Value=187   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 344
--------------------------------
Memory 3       : 0052 mul R9, R8, #4
Exb 2          : 0056 add R10, R7, R9
Exb 1          : 0060 add R7, R2, R10
EXa            : 0064 ld R12, R7
Decode         : 0068 add R7, R3, R10
Fetch          : 0072 ld R13, R7
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=11   |   Status=valid   |
|   REG[ 6]   |   Value=11   |   Status=valid   |
|   REG[ 7]   |   Value=44   |   Status=writing   |
|   REG[ 8]   |   Value=550   |   Status=valid   |
|   REG[ 9]   |   Value=2000   |   Status=writing   |
|   REG[10]   |   Value=2040   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=120   |   Status=writing   |
|   REG[13]   |   Value=67   |   Status=valid   |
|   REG[14]   |   Value=187   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 345
--------------------------------
Memory 4       : 0052 mul R9, R8, #4
Memory 1       : 0056 add R10, R7, R9
Exb 2          : 0060 add R7, R2, R10
Exb 1          : 0064 ld R12, R7
EXa            : 0068 add R7, R3, R10
Decode         : 0072 ld R13, R7
Fetch          : 0076 add R14, R12, R13
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=11   |   Status=valid   |
|   REG[ 6]   |   Value=11   |   Status=valid   |
|   REG[ 7]   |   Value=44   |   Status=writing   |
|   REG[ 8]   |   Value=550   |   Status=valid   |
|   REG[ 9]   |   Value=2000   |   Status=writing   |
|   REG[10]   |   Value=2040   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=120   |   Status=writing   |
|   REG[13]   |   Value=67   |   Status=writing   |
|   REG[14]   |   Value=187   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 346
--------------------------------
Writeback      : 0052 mul R9, R8, #4
Memory 2       : 0056 add R10, R7, R9
Memory 1       : 0060 add R7, R2, R10
Exb 2          : 0064 ld R12, R7
Exb 1          : 0068 add R7, R3, R10
EXa            : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=11   |   Status=valid   |
|   REG[ 6]   |   Value=11   |   Status=valid   |
|   REG[ 7]   |   Value=44   |   Status=writing   |
|   REG[ 8]   |   Value=550   |   Status=valid   |
|   REG[ 9]   |   Value=2200   |   Status=valid   |
|   REG[10]   |   Value=2040   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=120   |   Status=writing   |
|   REG[13]   |   Value=67   |   Status=writing   |
|   REG[14]   |   Value=187   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 347
--------------------------------
Memory 3       : 0056 add R10, R7, R9
Memory 2       : 0060 add R7, R2, R10
Memory 1       : 0064 ld R12, R7
Exb 2          : 0068 add R7, R3, R10
Exb 1          : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=11   |   Status=valid   |
|   REG[ 6]   |   Value=11   |   Status=valid   |
|   REG[ 7]   |   Value=44   |   Status=writing   |
|   REG[ 8]   |   Value=550   |   Status=valid   |
|   REG[ 9]   |   Value=2200   |   Status=valid   |
|   REG[10]   |   Value=2040   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=120   |   Status=writing   |
|   REG[13]   |   Value=67   |   Status=writing   |
|   REG[14]   |   Value=187   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 348
--------------------------------
Memory 4       : 0056 add R10, R7, R9
Memory 3       : 0060 add R7, R2, R10
Memory 2       : 0064 ld R12, R7
Memory 1       : 0068 add R7, R3, R10
Exb 2          : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=11   |   Status=valid   |
|   REG[ 6]   |   Value=11   |   Status=valid   |
|   REG[ 7]   |   Value=44   |   Status=writing   |
|   REG[ 8]   |   Value=550   |   Status=valid   |
|   REG[ 9]   |   Value=2200   |   Status=valid   |
|   REG[10]   |   Value=2040   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=120   |   Status=writing   |
|   REG[13]   |   Value=67   |   Status=writing   |
|   REG[14]   |   Value=187   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 349
--------------------------------
Writeback      : 0056 add R10, R7, R9
Memory 4       : 0060 add R7, R2, R10
Memory 3       : 0064 ld R12, R7
Memory 2       : 0068 add R7, R3, R10
Memory 1       : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=11   |   Status=valid   |
|   REG[ 6]   |   Value=11   |   Status=valid   |
|   REG[ 7]   |   Value=44   |   Status=writing   |
|   REG[ 8]   |   Value=550   |   Status=valid   |
|   REG[ 9]   |   Value=2200   |   Status=valid   |
|   REG[10]   |   Value=2244   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=120   |   Status=writing   |
|   REG[13]   |   Value=67   |   Status=writing   |
|   REG[14]   |   Value=187   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 350
--------------------------------
Writeback      : 0060 add R7, R2, R10
Memory 4       : 0064 ld R12, R7
Memory 3       : 0068 add R7, R3, R10
Memory 2       : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=11   |   Status=valid   |
|   REG[ 6]   |   Value=11   |   Status=valid   |
|   REG[ 7]   |   Value=3244   |   Status=writing   |
|   REG[ 8]   |   Value=550   |   Status=valid   |
|   REG[ 9]   |   Value=2200   |   Status=valid   |
|   REG[10]   |   Value=2244   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=120   |   Status=writing   |
|   REG[13]   |   Value=67   |   Status=writing   |
|   REG[14]   |   Value=187   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 351
--------------------------------
Writeback      : 0064 ld R12, R7
Memory 4       : 0068 add R7, R3, R10
Memory 3       : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=11   |   Status=valid   |
|   REG[ 6]   |   Value=11   |   Status=valid   |
|   REG[ 7]   |   Value=3244   |   Status=writing   |
|   REG[ 8]   |   Value=550   |   Status=valid   |
|   REG[ 9]   |   Value=2200   |   Status=valid   |
|   REG[10]   |   Value=2244   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=58   |   Status=valid   |
|   REG[13]   |   Value=67   |   Status=writing   |
|   REG[14]   |   Value=187   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 352
--------------------------------
Writeback      : 0068 add R7, R3, R10
Memory 4       : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=11   |   Status=valid   |
|   REG[ 6]   |   Value=11   |   Status=valid   |
|   REG[ 7]   |   Value=6244   |   Status=valid   |
|   REG[ 8]   |   Value=550   |   Status=valid   |
|   REG[ 9]   |   Value=2200   |   Status=valid   |
|   REG[10]   |   Value=2244   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=58   |   Status=valid   |
|   REG[13]   |   Value=67   |   Status=writing   |
|   REG[14]   |   Value=187   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 353
--------------------------------
Writeback      : 0072 ld R13, R7
EXa            : 0076 add R14, R12, R13
Decode         : 0080 add R7, R4, R10
Fetch          : 0084 st R14, R7
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=11   |   Status=valid   |
|   REG[ 6]   |   Value=11   |   Status=valid   |
|   REG[ 7]   |   Value=6244   |   Status=writing   |
|   REG[ 8]   |   Value=550   |   Status=valid   |
|   REG[ 9]   |   Value=2200   |   Status=valid   |
|   REG[10]   |   Value=2244   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=58   |   Status=valid   |
|   REG[13]   |   Value=88   |   Status=valid   |
|   REG[14]   |   Value=187   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 354
--------------------------------
Exb 1          : 0076 add R14, R12, R13
EXa            : 0080 add R7, R4, R10
Decode         : 0084 st R14, R7
Fetch          : 0088 add R6, R6, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=11   |   Status=valid   |
|   REG[ 6]   |   Value=11   |   Status=valid   |
|   REG[ 7]   |   Value=6244   |   Status=writing   |
|   REG[ 8]   |   Value=550   |   Status=valid   |
|   REG[ 9]   |   Value=2200   |   Status=valid   |
|   REG[10]   |   Value=2244   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=58   |   Status=valid   |
|   REG[13]   |   Value=88   |   Status=valid   |
|   REG[14]   |   Value=187   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 355
--------------------------------
Exb 2          : 0076 add R14, R12, R13
Exb 1          : 0080 add R7, R4, R10
EXa            : 0084 st R14, R7
Decode         : 0088 add R6, R6, #1
Fetch          : 0092 add R5, R5, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=11   |   Status=valid   |
|   REG[ 6]   |   Value=11   |   Status=writing   |
|   REG[ 7]   |   Value=6244   |   Status=writing   |
|   REG[ 8]   |   Value=550   |   Status=valid   |
|   REG[ 9]   |   Value=2200   |   Status=valid   |
|   REG[10]   |   Value=2244   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=58   |   Status=valid   |
|   REG[13]   |   Value=88   |   Status=valid   |
|   REG[14]   |   Value=187   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 356
--------------------------------
Memory 1       : 0076 add R14, R12, R13
Exb 2          : 0080 add R7, R4, R10
Exb 1          : 0084 st R14, R7
EXa            : 0088 add R6, R6, #1
Decode         : 0092 add R5, R5, #1
Fetch          : 0096 set R7, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=11   |   Status=writing   |
|   REG[ 6]   |   Value=11   |   Status=writing   |
|   REG[ 7]   |   Value=6244   |   Status=writing   |
|   REG[ 8]   |   Value=550   |   Status=valid   |
|   REG[ 9]   |   Value=2200   |   Status=valid   |
|   REG[10]   |   Value=2244   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=58   |   Status=valid   |
|   REG[13]   |   Value=88   |   Status=valid   |
|   REG[14]   |   Value=187   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 357
--------------------------------
Memory 2       : 0076 add R14, R12, R13
Memory 1       : 0080 add R7, R4, R10
Exb 2          : 0084 st R14, R7
Exb 1          : 0088 add R6, R6, #1
EXa            : 0092 add R5, R5, #1
Decode         : 0096 set R7, #0
Fetch          : 0100 bez R7, #0036
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=11   |   Status=writing   |
|   REG[ 6]   |   Value=11   |   Status=writing   |
|   REG[ 7]   |   Value=6244   |   Status=writing   |
|   REG[ 8]   |   Value=550   |   Status=valid   |
|   REG[ 9]   |   Value=2200   |   Status=valid   |
|   REG[10]   |   Value=2244   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=58   |   Status=valid   |
|   REG[13]   |   Value=88   |   Status=valid   |
|   REG[14]   |   Value=187   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 358
--------------------------------
Memory 3       : 0076 add R14, R12, R13
Memory 2       : 0080 add R7, R4, R10
Memory 1       : 0084 st R14, R7
Exb 2          : 0088 add R6, R6, #1
Exb 1          : 0092 add R5, R5, #1
EXa            : 0096 set R7, #0
Decode         : 0100 bez R7, #0036
Fetch          : 0104 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=11   |   Status=writing   |
|   REG[ 6]   |   Value=11   |   Status=writing   |
|   REG[ 7]   |   Value=6244   |   Status=writing   |
|   REG[ 8]   |   Value=550   |   Status=valid   |
|   REG[ 9]   |   Value=2200   |   Status=valid   |
|   REG[10]   |   Value=2244   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=58   |   Status=valid   |
|   REG[13]   |   Value=88   |   Status=valid   |
|   REG[14]   |   Value=187   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 359
--------------------------------
Memory 4       : 0076 add R14, R12, R13
Memory 3       : 0080 add R7, R4, R10
Memory 2       : 0084 st R14, R7
Memory 1       : 0088 add R6, R6, #1
Exb 2          : 0092 add R5, R5, #1
Exb 1          : 0096 set R7, #0
EXa            : 0100 bez R7, #0036
Fetch          : 0036 sub R7, R6, R1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=11   |   Status=writing   |
|   REG[ 6]   |   Value=11   |   Status=writing   |
|   REG[ 7]   |   Value=6244   |   Status=writing   |
|   REG[ 8]   |   Value=550   |   Status=valid   |
|   REG[ 9]   |   Value=2200   |   Status=valid   |
|   REG[10]   |   Value=2244   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=58   |   Status=valid   |
|   REG[13]   |   Value=88   |   Status=valid   |
|   REG[14]   |   Value=187   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 360
--------------------------------
Writeback      : 0076 add R14, R12, R13
Memory 4       : 0080 add R7, R4, R10
Memory 3       : 0084 st R14, R7
Memory 2       : 0088 add R6, R6, #1
Memory 1       : 0092 add R5, R5, #1
Exb 2          : 0096 set R7, #0
Exb 1          : 0100 bez R7, #0036
Decode         : 0036 sub R7, R6, R1
Fetch          : 0040 bgez R7, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=11   |   Status=writing   |
|   REG[ 6]   |   Value=11   |   Status=writing   |
|   REG[ 7]   |   Value=6244   |   Status=writing   |
|   REG[ 8]   |   Value=550   |   Status=valid   |
|   REG[ 9]   |   Value=2200   |   Status=valid   |
|   REG[10]   |   Value=2244   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=58   |   Status=valid   |
|   REG[13]   |   Value=88   |   Status=valid   |
|   REG[14]   |   Value=146   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 361
--------------------------------
Writeback      : 0080 add R7, R4, R10
Memory 4       : 0084 st R14, R7
Memory 3       : 0088 add R6, R6, #1
Memory 2       : 0092 add R5, R5, #1
Memory 1       : 0096 set R7, #0
Exb 2          : 0100 bez R7, #0036
EXa            : 0036 sub R7, R6, R1
Decode         : 0040 bgez R7, #0028
Fetch          : 0044 mul R7, R6, #4
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=11   |   Status=writing   |
|   REG[ 6]   |   Value=11   |   Status=writing   |
|   REG[ 7]   |   Value=9244   |   Status=writing   |
|   REG[ 8]   |   Value=550   |   Status=valid   |
|   REG[ 9]   |   Value=2200   |   Status=valid   |
|   REG[10]   |   Value=2244   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=58   |   Status=valid   |
|   REG[13]   |   Value=88   |   Status=valid   |
|   REG[14]   |   Value=146   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 362
--------------------------------
Writeback      : 0084 st R14, R7
Memory 4       : 0088 add R6, R6, #1
Memory 3       : 0092 add R5, R5, #1
Memory 2       : 0096 set R7, #0
Memory 1       : 0100 bez R7, #0036
Exb 1          : 0036 sub R7, R6, R1
EXa            : 0040 bgez R7, #0028
Fetch          : 0044 mul R7, R6, #4
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=11   |   Status=writing   |
|   REG[ 6]   |   Value=11   |   Status=writing   |
|   REG[ 7]   |   Value=9244   |   Status=writing   |
|   REG[ 8]   |   Value=550   |   Status=valid   |
|   REG[ 9]   |   Value=2200   |   Status=valid   |
|   REG[10]   |   Value=2244   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=58   |   Status=valid   |
|   REG[13]   |   Value=88   |   Status=valid   |
|   REG[14]   |   Value=146   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 363
--------------------------------
Writeback      : 0088 add R6, R6, #1
Memory 4       : 0092 add R5, R5, #1
Memory 3       : 0096 set R7, #0
Memory 2       : 0100 bez R7, #0036
Exb 2          : 0036 sub R7, R6, R1
Exb 1          : 0040 bgez R7, #0028
Decode         : 0044 mul R7, R6, #4
Fetch          : 0048 mul R8, R5, R1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=11   |   Status=writing   |
|   REG[ 6]   |   Value=12   |   Status=valid   |
|   REG[ 7]   |   Value=9244   |   Status=writing   |
|   REG[ 8]   |   Value=550   |   Status=valid   |
|   REG[ 9]   |   Value=2200   |   Status=valid   |
|   REG[10]   |   Value=2244   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=58   |   Status=valid   |
|   REG[13]   |   Value=88   |   Status=valid   |
|   REG[14]   |   Value=146   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 364
--------------------------------
Writeback      : 0092 add R5, R5, #1
Memory 4       : 0096 set R7, #0
Memory 3       : 0100 bez R7, #0036
Memory 1       : 0036 sub R7, R6, R1
Exb 2          : 0040 bgez R7, #0028
EXa            : 0044 mul R7, R6, #4
Decode         : 0048 mul R8, R5, R1
Fetch          : 0052 mul R9, R8, #4
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=12   |   Status=valid   |
|   REG[ 6]   |   Value=12   |   Status=valid   |
|   REG[ 7]   |   Value=9244   |   Status=writing   |
|   REG[ 8]   |   Value=550   |   Status=writing   |
|   REG[ 9]   |   Value=2200   |   Status=valid   |
|   REG[10]   |   Value=2244   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=58   |   Status=valid   |
|   REG[13]   |   Value=88   |   Status=valid   |
|   REG[14]   |   Value=146   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 365
--------------------------------
Writeback      : 0096 set R7, #0
Memory 4       : 0100 bez R7, #0036
Memory 2       : 0036 sub R7, R6, R1
Memory 1       : 0040 bgez R7, #0028
Exb 1          : 0044 mul R7, R6, #4
EXa            : 0048 mul R8, R5, R1
Decode         : 0052 mul R9, R8, #4
Fetch          : 0056 add R10, R7, R9
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=12   |   Status=valid   |
|   REG[ 6]   |   Value=12   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=550   |   Status=writing   |
|   REG[ 9]   |   Value=2200   |   Status=valid   |
|   REG[10]   |   Value=2244   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=58   |   Status=valid   |
|   REG[13]   |   Value=88   |   Status=valid   |
|   REG[14]   |   Value=146   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 366
--------------------------------
Writeback      : 0100 bez R7, #0036
Memory 3       : 0036 sub R7, R6, R1
Memory 2       : 0040 bgez R7, #0028
Exb 2          : 0044 mul R7, R6, #4
Exb 1          : 0048 mul R8, R5, R1
Decode         : 0052 mul R9, R8, #4
Fetch          : 0056 add R10, R7, R9
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=12   |   Status=valid   |
|   REG[ 6]   |   Value=12   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=550   |   Status=writing   |
|   REG[ 9]   |   Value=2200   |   Status=valid   |
|   REG[10]   |   Value=2244   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=58   |   Status=valid   |
|   REG[13]   |   Value=88   |   Status=valid   |
|   REG[14]   |   Value=146   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 367
--------------------------------
Memory 4       : 0036 sub R7, R6, R1
Memory 3       : 0040 bgez R7, #0028
Memory 1       : 0044 mul R7, R6, #4
Exb 2          : 0048 mul R8, R5, R1
Decode         : 0052 mul R9, R8, #4
Fetch          : 0056 add R10, R7, R9
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=12   |   Status=valid   |
|   REG[ 6]   |   Value=12   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=550   |   Status=writing   |
|   REG[ 9]   |   Value=2200   |   Status=writing   |
|   REG[10]   |   Value=2244   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=58   |   Status=valid   |
|   REG[13]   |   Value=88   |   Status=valid   |
|   REG[14]   |   Value=146   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 368
--------------------------------
Writeback      : 0036 sub R7, R6, R1
Memory 4       : 0040 bgez R7, #0028
Memory 2       : 0044 mul R7, R6, #4
Memory 1       : 0048 mul R8, R5, R1
EXa            : 0052 mul R9, R8, #4
Decode         : 0056 add R10, R7, R9
Fetch          : 0060 add R7, R2, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=12   |   Status=valid   |
|   REG[ 6]   |   Value=12   |   Status=valid   |
|   REG[ 7]   |   Value=-38   |   Status=writing   |
|   REG[ 8]   |   Value=550   |   Status=writing   |
|   REG[ 9]   |   Value=2200   |   Status=writing   |
|   REG[10]   |   Value=2244   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=58   |   Status=valid   |
|   REG[13]   |   Value=88   |   Status=valid   |
|   REG[14]   |   Value=146   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 369
--------------------------------
Writeback      : 0040 bgez R7, #0028
Memory 3       : 0044 mul R7, R6, #4
Memory 2       : 0048 mul R8, R5, R1
Exb 1          : 0052 mul R9, R8, #4
Decode         : 0056 add R10, R7, R9
Fetch          : 0060 add R7, R2, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=12   |   Status=valid   |
|   REG[ 6]   |   Value=12   |   Status=valid   |
|   REG[ 7]   |   Value=-38   |   Status=writing   |
|   REG[ 8]   |   Value=550   |   Status=writing   |
|   REG[ 9]   |   Value=2200   |   Status=writing   |
|   REG[10]   |   Value=2244   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=58   |   Status=valid   |
|   REG[13]   |   Value=88   |   Status=valid   |
|   REG[14]   |   Value=146   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 370
--------------------------------
Memory 4       : 0044 mul R7, R6, #4
Memory 3       : 0048 mul R8, R5, R1
Exb 2          : 0052 mul R9, R8, #4
Decode         : 0056 add R10, R7, R9
Fetch          : 0060 add R7, R2, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=12   |   Status=valid   |
|   REG[ 6]   |   Value=12   |   Status=valid   |
|   REG[ 7]   |   Value=-38   |   Status=writing   |
|   REG[ 8]   |   Value=550   |   Status=writing   |
|   REG[ 9]   |   Value=2200   |   Status=writing   |
|   REG[10]   |   Value=2244   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=58   |   Status=valid   |
|   REG[13]   |   Value=88   |   Status=valid   |
|   REG[14]   |   Value=146   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 371
--------------------------------
Writeback      : 0044 mul R7, R6, #4
Memory 4       : 0048 mul R8, R5, R1
Memory 1       : 0052 mul R9, R8, #4
EXa            : 0056 add R10, R7, R9
Decode         : 0060 add R7, R2, R10
Fetch          : 0064 ld R12, R7
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=12   |   Status=valid   |
|   REG[ 6]   |   Value=12   |   Status=valid   |
|   REG[ 7]   |   Value=48   |   Status=writing   |
|   REG[ 8]   |   Value=550   |   Status=writing   |
|   REG[ 9]   |   Value=2200   |   Status=writing   |
|   REG[10]   |   Value=2244   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=58   |   Status=valid   |
|   REG[13]   |   Value=88   |   Status=valid   |
|   REG[14]   |   Value=146   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 372
--------------------------------
Writeback      : 0048 mul R8, R5, R1
Memory 2       : 0052 mul R9, R8, #4
Exb 1          : 0056 add R10, R7, R9
EXa            : 0060 add R7, R2, R10
Decode         : 0064 ld R12, R7
Fetch          : 0068 add R7, R3, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=12   |   Status=valid   |
|   REG[ 6]   |   Value=12   |   Status=valid   |
|   REG[ 7]   |   Value=48   |   Status=writing   |
|   REG[ 8]   |   Value=600   |   Status=valid   |
|   REG[ 9]   |   Value=2200   |   Status=writing   |
|   REG[10]   |   Value=2244   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=58   |   Status=writing   |
|   REG[13]   |   Value=88   |   Status=valid   |
|   REG[14]   |   Value=146   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 373
--------------------------------
Memory 3       : 0052 mul R9, R8, #4
Exb 2          : 0056 add R10, R7, R9
Exb 1          : 0060 add R7, R2, R10
EXa            : 0064 ld R12, R7
Decode         : 0068 add R7, R3, R10
Fetch          : 0072 ld R13, R7
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=12   |   Status=valid   |
|   REG[ 6]   |   Value=12   |   Status=valid   |
|   REG[ 7]   |   Value=48   |   Status=writing   |
|   REG[ 8]   |   Value=600   |   Status=valid   |
|   REG[ 9]   |   Value=2200   |   Status=writing   |
|   REG[10]   |   Value=2244   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=58   |   Status=writing   |
|   REG[13]   |   Value=88   |   Status=valid   |
|   REG[14]   |   Value=146   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 374
--------------------------------
Memory 4       : 0052 mul R9, R8, #4
Memory 1       : 0056 add R10, R7, R9
Exb 2          : 0060 add R7, R2, R10
Exb 1          : 0064 ld R12, R7
EXa            : 0068 add R7, R3, R10
Decode         : 0072 ld R13, R7
Fetch          : 0076 add R14, R12, R13
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=12   |   Status=valid   |
|   REG[ 6]   |   Value=12   |   Status=valid   |
|   REG[ 7]   |   Value=48   |   Status=writing   |
|   REG[ 8]   |   Value=600   |   Status=valid   |
|   REG[ 9]   |   Value=2200   |   Status=writing   |
|   REG[10]   |   Value=2244   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=58   |   Status=writing   |
|   REG[13]   |   Value=88   |   Status=writing   |
|   REG[14]   |   Value=146   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 375
--------------------------------
Writeback      : 0052 mul R9, R8, #4
Memory 2       : 0056 add R10, R7, R9
Memory 1       : 0060 add R7, R2, R10
Exb 2          : 0064 ld R12, R7
Exb 1          : 0068 add R7, R3, R10
EXa            : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=12   |   Status=valid   |
|   REG[ 6]   |   Value=12   |   Status=valid   |
|   REG[ 7]   |   Value=48   |   Status=writing   |
|   REG[ 8]   |   Value=600   |   Status=valid   |
|   REG[ 9]   |   Value=2400   |   Status=valid   |
|   REG[10]   |   Value=2244   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=58   |   Status=writing   |
|   REG[13]   |   Value=88   |   Status=writing   |
|   REG[14]   |   Value=146   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 376
--------------------------------
Memory 3       : 0056 add R10, R7, R9
Memory 2       : 0060 add R7, R2, R10
Memory 1       : 0064 ld R12, R7
Exb 2          : 0068 add R7, R3, R10
Exb 1          : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=12   |   Status=valid   |
|   REG[ 6]   |   Value=12   |   Status=valid   |
|   REG[ 7]   |   Value=48   |   Status=writing   |
|   REG[ 8]   |   Value=600   |   Status=valid   |
|   REG[ 9]   |   Value=2400   |   Status=valid   |
|   REG[10]   |   Value=2244   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=58   |   Status=writing   |
|   REG[13]   |   Value=88   |   Status=writing   |
|   REG[14]   |   Value=146   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 377
--------------------------------
Memory 4       : 0056 add R10, R7, R9
Memory 3       : 0060 add R7, R2, R10
Memory 2       : 0064 ld R12, R7
Memory 1       : 0068 add R7, R3, R10
Exb 2          : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=12   |   Status=valid   |
|   REG[ 6]   |   Value=12   |   Status=valid   |
|   REG[ 7]   |   Value=48   |   Status=writing   |
|   REG[ 8]   |   Value=600   |   Status=valid   |
|   REG[ 9]   |   Value=2400   |   Status=valid   |
|   REG[10]   |   Value=2244   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=58   |   Status=writing   |
|   REG[13]   |   Value=88   |   Status=writing   |
|   REG[14]   |   Value=146   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 378
--------------------------------
Writeback      : 0056 add R10, R7, R9
Memory 4       : 0060 add R7, R2, R10
Memory 3       : 0064 ld R12, R7
Memory 2       : 0068 add R7, R3, R10
Memory 1       : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=12   |   Status=valid   |
|   REG[ 6]   |   Value=12   |   Status=valid   |
|   REG[ 7]   |   Value=48   |   Status=writing   |
|   REG[ 8]   |   Value=600   |   Status=valid   |
|   REG[ 9]   |   Value=2400   |   Status=valid   |
|   REG[10]   |   Value=2448   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=58   |   Status=writing   |
|   REG[13]   |   Value=88   |   Status=writing   |
|   REG[14]   |   Value=146   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 379
--------------------------------
Writeback      : 0060 add R7, R2, R10
Memory 4       : 0064 ld R12, R7
Memory 3       : 0068 add R7, R3, R10
Memory 2       : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=12   |   Status=valid   |
|   REG[ 6]   |   Value=12   |   Status=valid   |
|   REG[ 7]   |   Value=3448   |   Status=writing   |
|   REG[ 8]   |   Value=600   |   Status=valid   |
|   REG[ 9]   |   Value=2400   |   Status=valid   |
|   REG[10]   |   Value=2448   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=58   |   Status=writing   |
|   REG[13]   |   Value=88   |   Status=writing   |
|   REG[14]   |   Value=146   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 380
--------------------------------
Writeback      : 0064 ld R12, R7
Memory 4       : 0068 add R7, R3, R10
Memory 3       : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=12   |   Status=valid   |
|   REG[ 6]   |   Value=12   |   Status=valid   |
|   REG[ 7]   |   Value=3448   |   Status=writing   |
|   REG[ 8]   |   Value=600   |   Status=valid   |
|   REG[ 9]   |   Value=2400   |   Status=valid   |
|   REG[10]   |   Value=2448   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=61   |   Status=valid   |
|   REG[13]   |   Value=88   |   Status=writing   |
|   REG[14]   |   Value=146   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 381
--------------------------------
Writeback      : 0068 add R7, R3, R10
Memory 4       : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=12   |   Status=valid   |
|   REG[ 6]   |   Value=12   |   Status=valid   |
|   REG[ 7]   |   Value=6448   |   Status=valid   |
|   REG[ 8]   |   Value=600   |   Status=valid   |
|   REG[ 9]   |   Value=2400   |   Status=valid   |
|   REG[10]   |   Value=2448   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=61   |   Status=valid   |
|   REG[13]   |   Value=88   |   Status=writing   |
|   REG[14]   |   Value=146   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 382
--------------------------------
Writeback      : 0072 ld R13, R7
EXa            : 0076 add R14, R12, R13
Decode         : 0080 add R7, R4, R10
Fetch          : 0084 st R14, R7
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=12   |   Status=valid   |
|   REG[ 6]   |   Value=12   |   Status=valid   |
|   REG[ 7]   |   Value=6448   |   Status=writing   |
|   REG[ 8]   |   Value=600   |   Status=valid   |
|   REG[ 9]   |   Value=2400   |   Status=valid   |
|   REG[10]   |   Value=2448   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=61   |   Status=valid   |
|   REG[13]   |   Value=102   |   Status=valid   |
|   REG[14]   |   Value=146   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 383
--------------------------------
Exb 1          : 0076 add R14, R12, R13
EXa            : 0080 add R7, R4, R10
Decode         : 0084 st R14, R7
Fetch          : 0088 add R6, R6, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=12   |   Status=valid   |
|   REG[ 6]   |   Value=12   |   Status=valid   |
|   REG[ 7]   |   Value=6448   |   Status=writing   |
|   REG[ 8]   |   Value=600   |   Status=valid   |
|   REG[ 9]   |   Value=2400   |   Status=valid   |
|   REG[10]   |   Value=2448   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=61   |   Status=valid   |
|   REG[13]   |   Value=102   |   Status=valid   |
|   REG[14]   |   Value=146   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 384
--------------------------------
Exb 2          : 0076 add R14, R12, R13
Exb 1          : 0080 add R7, R4, R10
EXa            : 0084 st R14, R7
Decode         : 0088 add R6, R6, #1
Fetch          : 0092 add R5, R5, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=12   |   Status=valid   |
|   REG[ 6]   |   Value=12   |   Status=writing   |
|   REG[ 7]   |   Value=6448   |   Status=writing   |
|   REG[ 8]   |   Value=600   |   Status=valid   |
|   REG[ 9]   |   Value=2400   |   Status=valid   |
|   REG[10]   |   Value=2448   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=61   |   Status=valid   |
|   REG[13]   |   Value=102   |   Status=valid   |
|   REG[14]   |   Value=146   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 385
--------------------------------
Memory 1       : 0076 add R14, R12, R13
Exb 2          : 0080 add R7, R4, R10
Exb 1          : 0084 st R14, R7
EXa            : 0088 add R6, R6, #1
Decode         : 0092 add R5, R5, #1
Fetch          : 0096 set R7, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=12   |   Status=writing   |
|   REG[ 6]   |   Value=12   |   Status=writing   |
|   REG[ 7]   |   Value=6448   |   Status=writing   |
|   REG[ 8]   |   Value=600   |   Status=valid   |
|   REG[ 9]   |   Value=2400   |   Status=valid   |
|   REG[10]   |   Value=2448   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=61   |   Status=valid   |
|   REG[13]   |   Value=102   |   Status=valid   |
|   REG[14]   |   Value=146   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 386
--------------------------------
Memory 2       : 0076 add R14, R12, R13
Memory 1       : 0080 add R7, R4, R10
Exb 2          : 0084 st R14, R7
Exb 1          : 0088 add R6, R6, #1
EXa            : 0092 add R5, R5, #1
Decode         : 0096 set R7, #0
Fetch          : 0100 bez R7, #0036
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=12   |   Status=writing   |
|   REG[ 6]   |   Value=12   |   Status=writing   |
|   REG[ 7]   |   Value=6448   |   Status=writing   |
|   REG[ 8]   |   Value=600   |   Status=valid   |
|   REG[ 9]   |   Value=2400   |   Status=valid   |
|   REG[10]   |   Value=2448   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=61   |   Status=valid   |
|   REG[13]   |   Value=102   |   Status=valid   |
|   REG[14]   |   Value=146   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 387
--------------------------------
Memory 3       : 0076 add R14, R12, R13
Memory 2       : 0080 add R7, R4, R10
Memory 1       : 0084 st R14, R7
Exb 2          : 0088 add R6, R6, #1
Exb 1          : 0092 add R5, R5, #1
EXa            : 0096 set R7, #0
Decode         : 0100 bez R7, #0036
Fetch          : 0104 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=12   |   Status=writing   |
|   REG[ 6]   |   Value=12   |   Status=writing   |
|   REG[ 7]   |   Value=6448   |   Status=writing   |
|   REG[ 8]   |   Value=600   |   Status=valid   |
|   REG[ 9]   |   Value=2400   |   Status=valid   |
|   REG[10]   |   Value=2448   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=61   |   Status=valid   |
|   REG[13]   |   Value=102   |   Status=valid   |
|   REG[14]   |   Value=146   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 388
--------------------------------
Memory 4       : 0076 add R14, R12, R13
Memory 3       : 0080 add R7, R4, R10
Memory 2       : 0084 st R14, R7
Memory 1       : 0088 add R6, R6, #1
Exb 2          : 0092 add R5, R5, #1
Exb 1          : 0096 set R7, #0
EXa            : 0100 bez R7, #0036
Fetch          : 0036 sub R7, R6, R1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=12   |   Status=writing   |
|   REG[ 6]   |   Value=12   |   Status=writing   |
|   REG[ 7]   |   Value=6448   |   Status=writing   |
|   REG[ 8]   |   Value=600   |   Status=valid   |
|   REG[ 9]   |   Value=2400   |   Status=valid   |
|   REG[10]   |   Value=2448   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=61   |   Status=valid   |
|   REG[13]   |   Value=102   |   Status=valid   |
|   REG[14]   |   Value=146   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 389
--------------------------------
Writeback      : 0076 add R14, R12, R13
Memory 4       : 0080 add R7, R4, R10
Memory 3       : 0084 st R14, R7
Memory 2       : 0088 add R6, R6, #1
Memory 1       : 0092 add R5, R5, #1
Exb 2          : 0096 set R7, #0
Exb 1          : 0100 bez R7, #0036
Decode         : 0036 sub R7, R6, R1
Fetch          : 0040 bgez R7, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=12   |   Status=writing   |
|   REG[ 6]   |   Value=12   |   Status=writing   |
|   REG[ 7]   |   Value=6448   |   Status=writing   |
|   REG[ 8]   |   Value=600   |   Status=valid   |
|   REG[ 9]   |   Value=2400   |   Status=valid   |
|   REG[10]   |   Value=2448   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=61   |   Status=valid   |
|   REG[13]   |   Value=102   |   Status=valid   |
|   REG[14]   |   Value=163   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 390
--------------------------------
Writeback      : 0080 add R7, R4, R10
Memory 4       : 0084 st R14, R7
Memory 3       : 0088 add R6, R6, #1
Memory 2       : 0092 add R5, R5, #1
Memory 1       : 0096 set R7, #0
Exb 2          : 0100 bez R7, #0036
EXa            : 0036 sub R7, R6, R1
Decode         : 0040 bgez R7, #0028
Fetch          : 0044 mul R7, R6, #4
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=12   |   Status=writing   |
|   REG[ 6]   |   Value=12   |   Status=writing   |
|   REG[ 7]   |   Value=9448   |   Status=writing   |
|   REG[ 8]   |   Value=600   |   Status=valid   |
|   REG[ 9]   |   Value=2400   |   Status=valid   |
|   REG[10]   |   Value=2448   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=61   |   Status=valid   |
|   REG[13]   |   Value=102   |   Status=valid   |
|   REG[14]   |   Value=163   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 391
--------------------------------
Writeback      : 0084 st R14, R7
Memory 4       : 0088 add R6, R6, #1
Memory 3       : 0092 add R5, R5, #1
Memory 2       : 0096 set R7, #0
Memory 1       : 0100 bez R7, #0036
Exb 1          : 0036 sub R7, R6, R1
EXa            : 0040 bgez R7, #0028
Fetch          : 0044 mul R7, R6, #4
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=12   |   Status=writing   |
|   REG[ 6]   |   Value=12   |   Status=writing   |
|   REG[ 7]   |   Value=9448   |   Status=writing   |
|   REG[ 8]   |   Value=600   |   Status=valid   |
|   REG[ 9]   |   Value=2400   |   Status=valid   |
|   REG[10]   |   Value=2448   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=61   |   Status=valid   |
|   REG[13]   |   Value=102   |   Status=valid   |
|   REG[14]   |   Value=163   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 392
--------------------------------
Writeback      : 0088 add R6, R6, #1
Memory 4       : 0092 add R5, R5, #1
Memory 3       : 0096 set R7, #0
Memory 2       : 0100 bez R7, #0036
Exb 2          : 0036 sub R7, R6, R1
Exb 1          : 0040 bgez R7, #0028
Decode         : 0044 mul R7, R6, #4
Fetch          : 0048 mul R8, R5, R1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=12   |   Status=writing   |
|   REG[ 6]   |   Value=13   |   Status=valid   |
|   REG[ 7]   |   Value=9448   |   Status=writing   |
|   REG[ 8]   |   Value=600   |   Status=valid   |
|   REG[ 9]   |   Value=2400   |   Status=valid   |
|   REG[10]   |   Value=2448   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=61   |   Status=valid   |
|   REG[13]   |   Value=102   |   Status=valid   |
|   REG[14]   |   Value=163   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 393
--------------------------------
Writeback      : 0092 add R5, R5, #1
Memory 4       : 0096 set R7, #0
Memory 3       : 0100 bez R7, #0036
Memory 1       : 0036 sub R7, R6, R1
Exb 2          : 0040 bgez R7, #0028
EXa            : 0044 mul R7, R6, #4
Decode         : 0048 mul R8, R5, R1
Fetch          : 0052 mul R9, R8, #4
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=13   |   Status=valid   |
|   REG[ 6]   |   Value=13   |   Status=valid   |
|   REG[ 7]   |   Value=9448   |   Status=writing   |
|   REG[ 8]   |   Value=600   |   Status=writing   |
|   REG[ 9]   |   Value=2400   |   Status=valid   |
|   REG[10]   |   Value=2448   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=61   |   Status=valid   |
|   REG[13]   |   Value=102   |   Status=valid   |
|   REG[14]   |   Value=163   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 394
--------------------------------
Writeback      : 0096 set R7, #0
Memory 4       : 0100 bez R7, #0036
Memory 2       : 0036 sub R7, R6, R1
Memory 1       : 0040 bgez R7, #0028
Exb 1          : 0044 mul R7, R6, #4
EXa            : 0048 mul R8, R5, R1
Decode         : 0052 mul R9, R8, #4
Fetch          : 0056 add R10, R7, R9
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=13   |   Status=valid   |
|   REG[ 6]   |   Value=13   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=600   |   Status=writing   |
|   REG[ 9]   |   Value=2400   |   Status=valid   |
|   REG[10]   |   Value=2448   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=61   |   Status=valid   |
|   REG[13]   |   Value=102   |   Status=valid   |
|   REG[14]   |   Value=163   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 395
--------------------------------
Writeback      : 0100 bez R7, #0036
Memory 3       : 0036 sub R7, R6, R1
Memory 2       : 0040 bgez R7, #0028
Exb 2          : 0044 mul R7, R6, #4
Exb 1          : 0048 mul R8, R5, R1
Decode         : 0052 mul R9, R8, #4
Fetch          : 0056 add R10, R7, R9
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=13   |   Status=valid   |
|   REG[ 6]   |   Value=13   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=600   |   Status=writing   |
|   REG[ 9]   |   Value=2400   |   Status=valid   |
|   REG[10]   |   Value=2448   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=61   |   Status=valid   |
|   REG[13]   |   Value=102   |   Status=valid   |
|   REG[14]   |   Value=163   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 396
--------------------------------
Memory 4       : 0036 sub R7, R6, R1
Memory 3       : 0040 bgez R7, #0028
Memory 1       : 0044 mul R7, R6, #4
Exb 2          : 0048 mul R8, R5, R1
Decode         : 0052 mul R9, R8, #4
Fetch          : 0056 add R10, R7, R9
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=13   |   Status=valid   |
|   REG[ 6]   |   Value=13   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=600   |   Status=writing   |
|   REG[ 9]   |   Value=2400   |   Status=writing   |
|   REG[10]   |   Value=2448   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=61   |   Status=valid   |
|   REG[13]   |   Value=102   |   Status=valid   |
|   REG[14]   |   Value=163   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 397
--------------------------------
Writeback      : 0036 sub R7, R6, R1
Memory 4       : 0040 bgez R7, #0028
Memory 2       : 0044 mul R7, R6, #4
Memory 1       : 0048 mul R8, R5, R1
EXa            : 0052 mul R9, R8, #4
Decode         : 0056 add R10, R7, R9
Fetch          : 0060 add R7, R2, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=13   |   Status=valid   |
|   REG[ 6]   |   Value=13   |   Status=valid   |
|   REG[ 7]   |   Value=-37   |   Status=writing   |
|   REG[ 8]   |   Value=600   |   Status=writing   |
|   REG[ 9]   |   Value=2400   |   Status=writing   |
|   REG[10]   |   Value=2448   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=61   |   Status=valid   |
|   REG[13]   |   Value=102   |   Status=valid   |
|   REG[14]   |   Value=163   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 398
--------------------------------
Writeback      : 0040 bgez R7, #0028
Memory 3       : 0044 mul R7, R6, #4
Memory 2       : 0048 mul R8, R5, R1
Exb 1          : 0052 mul R9, R8, #4
Decode         : 0056 add R10, R7, R9
Fetch          : 0060 add R7, R2, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=13   |   Status=valid   |
|   REG[ 6]   |   Value=13   |   Status=valid   |
|   REG[ 7]   |   Value=-37   |   Status=writing   |
|   REG[ 8]   |   Value=600   |   Status=writing   |
|   REG[ 9]   |   Value=2400   |   Status=writing   |
|   REG[10]   |   Value=2448   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=61   |   Status=valid   |
|   REG[13]   |   Value=102   |   Status=valid   |
|   REG[14]   |   Value=163   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 399
--------------------------------
Memory 4       : 0044 mul R7, R6, #4
Memory 3       : 0048 mul R8, R5, R1
Exb 2          : 0052 mul R9, R8, #4
Decode         : 0056 add R10, R7, R9
Fetch          : 0060 add R7, R2, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=13   |   Status=valid   |
|   REG[ 6]   |   Value=13   |   Status=valid   |
|   REG[ 7]   |   Value=-37   |   Status=writing   |
|   REG[ 8]   |   Value=600   |   Status=writing   |
|   REG[ 9]   |   Value=2400   |   Status=writing   |
|   REG[10]   |   Value=2448   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=61   |   Status=valid   |
|   REG[13]   |   Value=102   |   Status=valid   |
|   REG[14]   |   Value=163   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 400
--------------------------------
Writeback      : 0044 mul R7, R6, #4
Memory 4       : 0048 mul R8, R5, R1
Memory 1       : 0052 mul R9, R8, #4
EXa            : 0056 add R10, R7, R9
Decode         : 0060 add R7, R2, R10
Fetch          : 0064 ld R12, R7
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=13   |   Status=valid   |
|   REG[ 6]   |   Value=13   |   Status=valid   |
|   REG[ 7]   |   Value=52   |   Status=writing   |
|   REG[ 8]   |   Value=600   |   Status=writing   |
|   REG[ 9]   |   Value=2400   |   Status=writing   |
|   REG[10]   |   Value=2448   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=61   |   Status=valid   |
|   REG[13]   |   Value=102   |   Status=valid   |
|   REG[14]   |   Value=163   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 401
--------------------------------
Writeback      : 0048 mul R8, R5, R1
Memory 2       : 0052 mul R9, R8, #4
Exb 1          : 0056 add R10, R7, R9
EXa            : 0060 add R7, R2, R10
Decode         : 0064 ld R12, R7
Fetch          : 0068 add R7, R3, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=13   |   Status=valid   |
|   REG[ 6]   |   Value=13   |   Status=valid   |
|   REG[ 7]   |   Value=52   |   Status=writing   |
|   REG[ 8]   |   Value=650   |   Status=valid   |
|   REG[ 9]   |   Value=2400   |   Status=writing   |
|   REG[10]   |   Value=2448   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=61   |   Status=writing   |
|   REG[13]   |   Value=102   |   Status=valid   |
|   REG[14]   |   Value=163   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 402
--------------------------------
Memory 3       : 0052 mul R9, R8, #4
Exb 2          : 0056 add R10, R7, R9
Exb 1          : 0060 add R7, R2, R10
EXa            : 0064 ld R12, R7
Decode         : 0068 add R7, R3, R10
Fetch          : 0072 ld R13, R7
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=13   |   Status=valid   |
|   REG[ 6]   |   Value=13   |   Status=valid   |
|   REG[ 7]   |   Value=52   |   Status=writing   |
|   REG[ 8]   |   Value=650   |   Status=valid   |
|   REG[ 9]   |   Value=2400   |   Status=writing   |
|   REG[10]   |   Value=2448   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=61   |   Status=writing   |
|   REG[13]   |   Value=102   |   Status=valid   |
|   REG[14]   |   Value=163   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 403
--------------------------------
Memory 4       : 0052 mul R9, R8, #4
Memory 1       : 0056 add R10, R7, R9
Exb 2          : 0060 add R7, R2, R10
Exb 1          : 0064 ld R12, R7
EXa            : 0068 add R7, R3, R10
Decode         : 0072 ld R13, R7
Fetch          : 0076 add R14, R12, R13
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=13   |   Status=valid   |
|   REG[ 6]   |   Value=13   |   Status=valid   |
|   REG[ 7]   |   Value=52   |   Status=writing   |
|   REG[ 8]   |   Value=650   |   Status=valid   |
|   REG[ 9]   |   Value=2400   |   Status=writing   |
|   REG[10]   |   Value=2448   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=61   |   Status=writing   |
|   REG[13]   |   Value=102   |   Status=writing   |
|   REG[14]   |   Value=163   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 404
--------------------------------
Writeback      : 0052 mul R9, R8, #4
Memory 2       : 0056 add R10, R7, R9
Memory 1       : 0060 add R7, R2, R10
Exb 2          : 0064 ld R12, R7
Exb 1          : 0068 add R7, R3, R10
EXa            : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=13   |   Status=valid   |
|   REG[ 6]   |   Value=13   |   Status=valid   |
|   REG[ 7]   |   Value=52   |   Status=writing   |
|   REG[ 8]   |   Value=650   |   Status=valid   |
|   REG[ 9]   |   Value=2600   |   Status=valid   |
|   REG[10]   |   Value=2448   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=61   |   Status=writing   |
|   REG[13]   |   Value=102   |   Status=writing   |
|   REG[14]   |   Value=163   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 405
--------------------------------
Memory 3       : 0056 add R10, R7, R9
Memory 2       : 0060 add R7, R2, R10
Memory 1       : 0064 ld R12, R7
Exb 2          : 0068 add R7, R3, R10
Exb 1          : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=13   |   Status=valid   |
|   REG[ 6]   |   Value=13   |   Status=valid   |
|   REG[ 7]   |   Value=52   |   Status=writing   |
|   REG[ 8]   |   Value=650   |   Status=valid   |
|   REG[ 9]   |   Value=2600   |   Status=valid   |
|   REG[10]   |   Value=2448   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=61   |   Status=writing   |
|   REG[13]   |   Value=102   |   Status=writing   |
|   REG[14]   |   Value=163   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 406
--------------------------------
Memory 4       : 0056 add R10, R7, R9
Memory 3       : 0060 add R7, R2, R10
Memory 2       : 0064 ld R12, R7
Memory 1       : 0068 add R7, R3, R10
Exb 2          : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=13   |   Status=valid   |
|   REG[ 6]   |   Value=13   |   Status=valid   |
|   REG[ 7]   |   Value=52   |   Status=writing   |
|   REG[ 8]   |   Value=650   |   Status=valid   |
|   REG[ 9]   |   Value=2600   |   Status=valid   |
|   REG[10]   |   Value=2448   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=61   |   Status=writing   |
|   REG[13]   |   Value=102   |   Status=writing   |
|   REG[14]   |   Value=163   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 407
--------------------------------
Writeback      : 0056 add R10, R7, R9
Memory 4       : 0060 add R7, R2, R10
Memory 3       : 0064 ld R12, R7
Memory 2       : 0068 add R7, R3, R10
Memory 1       : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=13   |   Status=valid   |
|   REG[ 6]   |   Value=13   |   Status=valid   |
|   REG[ 7]   |   Value=52   |   Status=writing   |
|   REG[ 8]   |   Value=650   |   Status=valid   |
|   REG[ 9]   |   Value=2600   |   Status=valid   |
|   REG[10]   |   Value=2652   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=61   |   Status=writing   |
|   REG[13]   |   Value=102   |   Status=writing   |
|   REG[14]   |   Value=163   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 408
--------------------------------
Writeback      : 0060 add R7, R2, R10
Memory 4       : 0064 ld R12, R7
Memory 3       : 0068 add R7, R3, R10
Memory 2       : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=13   |   Status=valid   |
|   REG[ 6]   |   Value=13   |   Status=valid   |
|   REG[ 7]   |   Value=3652   |   Status=writing   |
|   REG[ 8]   |   Value=650   |   Status=valid   |
|   REG[ 9]   |   Value=2600   |   Status=valid   |
|   REG[10]   |   Value=2652   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=61   |   Status=writing   |
|   REG[13]   |   Value=102   |   Status=writing   |
|   REG[14]   |   Value=163   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 409
--------------------------------
Writeback      : 0064 ld R12, R7
Memory 4       : 0068 add R7, R3, R10
Memory 3       : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=13   |   Status=valid   |
|   REG[ 6]   |   Value=13   |   Status=valid   |
|   REG[ 7]   |   Value=3652   |   Status=writing   |
|   REG[ 8]   |   Value=650   |   Status=valid   |
|   REG[ 9]   |   Value=2600   |   Status=valid   |
|   REG[10]   |   Value=2652   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=68   |   Status=valid   |
|   REG[13]   |   Value=102   |   Status=writing   |
|   REG[14]   |   Value=163   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 410
--------------------------------
Writeback      : 0068 add R7, R3, R10
Memory 4       : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=13   |   Status=valid   |
|   REG[ 6]   |   Value=13   |   Status=valid   |
|   REG[ 7]   |   Value=6652   |   Status=valid   |
|   REG[ 8]   |   Value=650   |   Status=valid   |
|   REG[ 9]   |   Value=2600   |   Status=valid   |
|   REG[10]   |   Value=2652   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=68   |   Status=valid   |
|   REG[13]   |   Value=102   |   Status=writing   |
|   REG[14]   |   Value=163   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 411
--------------------------------
Writeback      : 0072 ld R13, R7
EXa            : 0076 add R14, R12, R13
Decode         : 0080 add R7, R4, R10
Fetch          : 0084 st R14, R7
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=13   |   Status=valid   |
|   REG[ 6]   |   Value=13   |   Status=valid   |
|   REG[ 7]   |   Value=6652   |   Status=writing   |
|   REG[ 8]   |   Value=650   |   Status=valid   |
|   REG[ 9]   |   Value=2600   |   Status=valid   |
|   REG[10]   |   Value=2652   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=68   |   Status=valid   |
|   REG[13]   |   Value=25   |   Status=valid   |
|   REG[14]   |   Value=163   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 412
--------------------------------
Exb 1          : 0076 add R14, R12, R13
EXa            : 0080 add R7, R4, R10
Decode         : 0084 st R14, R7
Fetch          : 0088 add R6, R6, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=13   |   Status=valid   |
|   REG[ 6]   |   Value=13   |   Status=valid   |
|   REG[ 7]   |   Value=6652   |   Status=writing   |
|   REG[ 8]   |   Value=650   |   Status=valid   |
|   REG[ 9]   |   Value=2600   |   Status=valid   |
|   REG[10]   |   Value=2652   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=68   |   Status=valid   |
|   REG[13]   |   Value=25   |   Status=valid   |
|   REG[14]   |   Value=163   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 413
--------------------------------
Exb 2          : 0076 add R14, R12, R13
Exb 1          : 0080 add R7, R4, R10
EXa            : 0084 st R14, R7
Decode         : 0088 add R6, R6, #1
Fetch          : 0092 add R5, R5, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=13   |   Status=valid   |
|   REG[ 6]   |   Value=13   |   Status=writing   |
|   REG[ 7]   |   Value=6652   |   Status=writing   |
|   REG[ 8]   |   Value=650   |   Status=valid   |
|   REG[ 9]   |   Value=2600   |   Status=valid   |
|   REG[10]   |   Value=2652   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=68   |   Status=valid   |
|   REG[13]   |   Value=25   |   Status=valid   |
|   REG[14]   |   Value=163   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 414
--------------------------------
Memory 1       : 0076 add R14, R12, R13
Exb 2          : 0080 add R7, R4, R10
Exb 1          : 0084 st R14, R7
EXa            : 0088 add R6, R6, #1
Decode         : 0092 add R5, R5, #1
Fetch          : 0096 set R7, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=13   |   Status=writing   |
|   REG[ 6]   |   Value=13   |   Status=writing   |
|   REG[ 7]   |   Value=6652   |   Status=writing   |
|   REG[ 8]   |   Value=650   |   Status=valid   |
|   REG[ 9]   |   Value=2600   |   Status=valid   |
|   REG[10]   |   Value=2652   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=68   |   Status=valid   |
|   REG[13]   |   Value=25   |   Status=valid   |
|   REG[14]   |   Value=163   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 415
--------------------------------
Memory 2       : 0076 add R14, R12, R13
Memory 1       : 0080 add R7, R4, R10
Exb 2          : 0084 st R14, R7
Exb 1          : 0088 add R6, R6, #1
EXa            : 0092 add R5, R5, #1
Decode         : 0096 set R7, #0
Fetch          : 0100 bez R7, #0036
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=13   |   Status=writing   |
|   REG[ 6]   |   Value=13   |   Status=writing   |
|   REG[ 7]   |   Value=6652   |   Status=writing   |
|   REG[ 8]   |   Value=650   |   Status=valid   |
|   REG[ 9]   |   Value=2600   |   Status=valid   |
|   REG[10]   |   Value=2652   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=68   |   Status=valid   |
|   REG[13]   |   Value=25   |   Status=valid   |
|   REG[14]   |   Value=163   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 416
--------------------------------
Memory 3       : 0076 add R14, R12, R13
Memory 2       : 0080 add R7, R4, R10
Memory 1       : 0084 st R14, R7
Exb 2          : 0088 add R6, R6, #1
Exb 1          : 0092 add R5, R5, #1
EXa            : 0096 set R7, #0
Decode         : 0100 bez R7, #0036
Fetch          : 0104 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=13   |   Status=writing   |
|   REG[ 6]   |   Value=13   |   Status=writing   |
|   REG[ 7]   |   Value=6652   |   Status=writing   |
|   REG[ 8]   |   Value=650   |   Status=valid   |
|   REG[ 9]   |   Value=2600   |   Status=valid   |
|   REG[10]   |   Value=2652   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=68   |   Status=valid   |
|   REG[13]   |   Value=25   |   Status=valid   |
|   REG[14]   |   Value=163   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 417
--------------------------------
Memory 4       : 0076 add R14, R12, R13
Memory 3       : 0080 add R7, R4, R10
Memory 2       : 0084 st R14, R7
Memory 1       : 0088 add R6, R6, #1
Exb 2          : 0092 add R5, R5, #1
Exb 1          : 0096 set R7, #0
EXa            : 0100 bez R7, #0036
Fetch          : 0036 sub R7, R6, R1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=13   |   Status=writing   |
|   REG[ 6]   |   Value=13   |   Status=writing   |
|   REG[ 7]   |   Value=6652   |   Status=writing   |
|   REG[ 8]   |   Value=650   |   Status=valid   |
|   REG[ 9]   |   Value=2600   |   Status=valid   |
|   REG[10]   |   Value=2652   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=68   |   Status=valid   |
|   REG[13]   |   Value=25   |   Status=valid   |
|   REG[14]   |   Value=163   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 418
--------------------------------
Writeback      : 0076 add R14, R12, R13
Memory 4       : 0080 add R7, R4, R10
Memory 3       : 0084 st R14, R7
Memory 2       : 0088 add R6, R6, #1
Memory 1       : 0092 add R5, R5, #1
Exb 2          : 0096 set R7, #0
Exb 1          : 0100 bez R7, #0036
Decode         : 0036 sub R7, R6, R1
Fetch          : 0040 bgez R7, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=13   |   Status=writing   |
|   REG[ 6]   |   Value=13   |   Status=writing   |
|   REG[ 7]   |   Value=6652   |   Status=writing   |
|   REG[ 8]   |   Value=650   |   Status=valid   |
|   REG[ 9]   |   Value=2600   |   Status=valid   |
|   REG[10]   |   Value=2652   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=68   |   Status=valid   |
|   REG[13]   |   Value=25   |   Status=valid   |
|   REG[14]   |   Value=93   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 419
--------------------------------
Writeback      : 0080 add R7, R4, R10
Memory 4       : 0084 st R14, R7
Memory 3       : 0088 add R6, R6, #1
Memory 2       : 0092 add R5, R5, #1
Memory 1       : 0096 set R7, #0
Exb 2          : 0100 bez R7, #0036
EXa            : 0036 sub R7, R6, R1
Decode         : 0040 bgez R7, #0028
Fetch          : 0044 mul R7, R6, #4
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=13   |   Status=writing   |
|   REG[ 6]   |   Value=13   |   Status=writing   |
|   REG[ 7]   |   Value=9652   |   Status=writing   |
|   REG[ 8]   |   Value=650   |   Status=valid   |
|   REG[ 9]   |   Value=2600   |   Status=valid   |
|   REG[10]   |   Value=2652   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=68   |   Status=valid   |
|   REG[13]   |   Value=25   |   Status=valid   |
|   REG[14]   |   Value=93   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 420
--------------------------------
Writeback      : 0084 st R14, R7
Memory 4       : 0088 add R6, R6, #1
Memory 3       : 0092 add R5, R5, #1
Memory 2       : 0096 set R7, #0
Memory 1       : 0100 bez R7, #0036
Exb 1          : 0036 sub R7, R6, R1
EXa            : 0040 bgez R7, #0028
Fetch          : 0044 mul R7, R6, #4
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=13   |   Status=writing   |
|   REG[ 6]   |   Value=13   |   Status=writing   |
|   REG[ 7]   |   Value=9652   |   Status=writing   |
|   REG[ 8]   |   Value=650   |   Status=valid   |
|   REG[ 9]   |   Value=2600   |   Status=valid   |
|   REG[10]   |   Value=2652   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=68   |   Status=valid   |
|   REG[13]   |   Value=25   |   Status=valid   |
|   REG[14]   |   Value=93   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 421
--------------------------------
Writeback      : 0088 add R6, R6, #1
Memory 4       : 0092 add R5, R5, #1
Memory 3       : 0096 set R7, #0
Memory 2       : 0100 bez R7, #0036
Exb 2          : 0036 sub R7, R6, R1
Exb 1          : 0040 bgez R7, #0028
Decode         : 0044 mul R7, R6, #4
Fetch          : 0048 mul R8, R5, R1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=13   |   Status=writing   |
|   REG[ 6]   |   Value=14   |   Status=valid   |
|   REG[ 7]   |   Value=9652   |   Status=writing   |
|   REG[ 8]   |   Value=650   |   Status=valid   |
|   REG[ 9]   |   Value=2600   |   Status=valid   |
|   REG[10]   |   Value=2652   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=68   |   Status=valid   |
|   REG[13]   |   Value=25   |   Status=valid   |
|   REG[14]   |   Value=93   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 422
--------------------------------
Writeback      : 0092 add R5, R5, #1
Memory 4       : 0096 set R7, #0
Memory 3       : 0100 bez R7, #0036
Memory 1       : 0036 sub R7, R6, R1
Exb 2          : 0040 bgez R7, #0028
EXa            : 0044 mul R7, R6, #4
Decode         : 0048 mul R8, R5, R1
Fetch          : 0052 mul R9, R8, #4
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=14   |   Status=valid   |
|   REG[ 6]   |   Value=14   |   Status=valid   |
|   REG[ 7]   |   Value=9652   |   Status=writing   |
|   REG[ 8]   |   Value=650   |   Status=writing   |
|   REG[ 9]   |   Value=2600   |   Status=valid   |
|   REG[10]   |   Value=2652   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=68   |   Status=valid   |
|   REG[13]   |   Value=25   |   Status=valid   |
|   REG[14]   |   Value=93   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 423
--------------------------------
Writeback      : 0096 set R7, #0
Memory 4       : 0100 bez R7, #0036
Memory 2       : 0036 sub R7, R6, R1
Memory 1       : 0040 bgez R7, #0028
Exb 1          : 0044 mul R7, R6, #4
EXa            : 0048 mul R8, R5, R1
Decode         : 0052 mul R9, R8, #4
Fetch          : 0056 add R10, R7, R9
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=14   |   Status=valid   |
|   REG[ 6]   |   Value=14   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=650   |   Status=writing   |
|   REG[ 9]   |   Value=2600   |   Status=valid   |
|   REG[10]   |   Value=2652   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=68   |   Status=valid   |
|   REG[13]   |   Value=25   |   Status=valid   |
|   REG[14]   |   Value=93   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 424
--------------------------------
Writeback      : 0100 bez R7, #0036
Memory 3       : 0036 sub R7, R6, R1
Memory 2       : 0040 bgez R7, #0028
Exb 2          : 0044 mul R7, R6, #4
Exb 1          : 0048 mul R8, R5, R1
Decode         : 0052 mul R9, R8, #4
Fetch          : 0056 add R10, R7, R9
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=14   |   Status=valid   |
|   REG[ 6]   |   Value=14   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=650   |   Status=writing   |
|   REG[ 9]   |   Value=2600   |   Status=valid   |
|   REG[10]   |   Value=2652   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=68   |   Status=valid   |
|   REG[13]   |   Value=25   |   Status=valid   |
|   REG[14]   |   Value=93   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 425
--------------------------------
Memory 4       : 0036 sub R7, R6, R1
Memory 3       : 0040 bgez R7, #0028
Memory 1       : 0044 mul R7, R6, #4
Exb 2          : 0048 mul R8, R5, R1
Decode         : 0052 mul R9, R8, #4
Fetch          : 0056 add R10, R7, R9
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=14   |   Status=valid   |
|   REG[ 6]   |   Value=14   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=650   |   Status=writing   |
|   REG[ 9]   |   Value=2600   |   Status=writing   |
|   REG[10]   |   Value=2652   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=68   |   Status=valid   |
|   REG[13]   |   Value=25   |   Status=valid   |
|   REG[14]   |   Value=93   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 426
--------------------------------
Writeback      : 0036 sub R7, R6, R1
Memory 4       : 0040 bgez R7, #0028
Memory 2       : 0044 mul R7, R6, #4
Memory 1       : 0048 mul R8, R5, R1
EXa            : 0052 mul R9, R8, #4
Decode         : 0056 add R10, R7, R9
Fetch          : 0060 add R7, R2, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=14   |   Status=valid   |
|   REG[ 6]   |   Value=14   |   Status=valid   |
|   REG[ 7]   |   Value=-36   |   Status=writing   |
|   REG[ 8]   |   Value=650   |   Status=writing   |
|   REG[ 9]   |   Value=2600   |   Status=writing   |
|   REG[10]   |   Value=2652   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=68   |   Status=valid   |
|   REG[13]   |   Value=25   |   Status=valid   |
|   REG[14]   |   Value=93   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 427
--------------------------------
Writeback      : 0040 bgez R7, #0028
Memory 3       : 0044 mul R7, R6, #4
Memory 2       : 0048 mul R8, R5, R1
Exb 1          : 0052 mul R9, R8, #4
Decode         : 0056 add R10, R7, R9
Fetch          : 0060 add R7, R2, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=14   |   Status=valid   |
|   REG[ 6]   |   Value=14   |   Status=valid   |
|   REG[ 7]   |   Value=-36   |   Status=writing   |
|   REG[ 8]   |   Value=650   |   Status=writing   |
|   REG[ 9]   |   Value=2600   |   Status=writing   |
|   REG[10]   |   Value=2652   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=68   |   Status=valid   |
|   REG[13]   |   Value=25   |   Status=valid   |
|   REG[14]   |   Value=93   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 428
--------------------------------
Memory 4       : 0044 mul R7, R6, #4
Memory 3       : 0048 mul R8, R5, R1
Exb 2          : 0052 mul R9, R8, #4
Decode         : 0056 add R10, R7, R9
Fetch          : 0060 add R7, R2, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=14   |   Status=valid   |
|   REG[ 6]   |   Value=14   |   Status=valid   |
|   REG[ 7]   |   Value=-36   |   Status=writing   |
|   REG[ 8]   |   Value=650   |   Status=writing   |
|   REG[ 9]   |   Value=2600   |   Status=writing   |
|   REG[10]   |   Value=2652   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=68   |   Status=valid   |
|   REG[13]   |   Value=25   |   Status=valid   |
|   REG[14]   |   Value=93   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 429
--------------------------------
Writeback      : 0044 mul R7, R6, #4
Memory 4       : 0048 mul R8, R5, R1
Memory 1       : 0052 mul R9, R8, #4
EXa            : 0056 add R10, R7, R9
Decode         : 0060 add R7, R2, R10
Fetch          : 0064 ld R12, R7
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=14   |   Status=valid   |
|   REG[ 6]   |   Value=14   |   Status=valid   |
|   REG[ 7]   |   Value=56   |   Status=writing   |
|   REG[ 8]   |   Value=650   |   Status=writing   |
|   REG[ 9]   |   Value=2600   |   Status=writing   |
|   REG[10]   |   Value=2652   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=68   |   Status=valid   |
|   REG[13]   |   Value=25   |   Status=valid   |
|   REG[14]   |   Value=93   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 430
--------------------------------
Writeback      : 0048 mul R8, R5, R1
Memory 2       : 0052 mul R9, R8, #4
Exb 1          : 0056 add R10, R7, R9
EXa            : 0060 add R7, R2, R10
Decode         : 0064 ld R12, R7
Fetch          : 0068 add R7, R3, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=14   |   Status=valid   |
|   REG[ 6]   |   Value=14   |   Status=valid   |
|   REG[ 7]   |   Value=56   |   Status=writing   |
|   REG[ 8]   |   Value=700   |   Status=valid   |
|   REG[ 9]   |   Value=2600   |   Status=writing   |
|   REG[10]   |   Value=2652   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=68   |   Status=writing   |
|   REG[13]   |   Value=25   |   Status=valid   |
|   REG[14]   |   Value=93   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 431
--------------------------------
Memory 3       : 0052 mul R9, R8, #4
Exb 2          : 0056 add R10, R7, R9
Exb 1          : 0060 add R7, R2, R10
EXa            : 0064 ld R12, R7
Decode         : 0068 add R7, R3, R10
Fetch          : 0072 ld R13, R7
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=14   |   Status=valid   |
|   REG[ 6]   |   Value=14   |   Status=valid   |
|   REG[ 7]   |   Value=56   |   Status=writing   |
|   REG[ 8]   |   Value=700   |   Status=valid   |
|   REG[ 9]   |   Value=2600   |   Status=writing   |
|   REG[10]   |   Value=2652   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=68   |   Status=writing   |
|   REG[13]   |   Value=25   |   Status=valid   |
|   REG[14]   |   Value=93   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 432
--------------------------------
Memory 4       : 0052 mul R9, R8, #4
Memory 1       : 0056 add R10, R7, R9
Exb 2          : 0060 add R7, R2, R10
Exb 1          : 0064 ld R12, R7
EXa            : 0068 add R7, R3, R10
Decode         : 0072 ld R13, R7
Fetch          : 0076 add R14, R12, R13
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=14   |   Status=valid   |
|   REG[ 6]   |   Value=14   |   Status=valid   |
|   REG[ 7]   |   Value=56   |   Status=writing   |
|   REG[ 8]   |   Value=700   |   Status=valid   |
|   REG[ 9]   |   Value=2600   |   Status=writing   |
|   REG[10]   |   Value=2652   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=68   |   Status=writing   |
|   REG[13]   |   Value=25   |   Status=writing   |
|   REG[14]   |   Value=93   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 433
--------------------------------
Writeback      : 0052 mul R9, R8, #4
Memory 2       : 0056 add R10, R7, R9
Memory 1       : 0060 add R7, R2, R10
Exb 2          : 0064 ld R12, R7
Exb 1          : 0068 add R7, R3, R10
EXa            : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=14   |   Status=valid   |
|   REG[ 6]   |   Value=14   |   Status=valid   |
|   REG[ 7]   |   Value=56   |   Status=writing   |
|   REG[ 8]   |   Value=700   |   Status=valid   |
|   REG[ 9]   |   Value=2800   |   Status=valid   |
|   REG[10]   |   Value=2652   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=68   |   Status=writing   |
|   REG[13]   |   Value=25   |   Status=writing   |
|   REG[14]   |   Value=93   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 434
--------------------------------
Memory 3       : 0056 add R10, R7, R9
Memory 2       : 0060 add R7, R2, R10
Memory 1       : 0064 ld R12, R7
Exb 2          : 0068 add R7, R3, R10
Exb 1          : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=14   |   Status=valid   |
|   REG[ 6]   |   Value=14   |   Status=valid   |
|   REG[ 7]   |   Value=56   |   Status=writing   |
|   REG[ 8]   |   Value=700   |   Status=valid   |
|   REG[ 9]   |   Value=2800   |   Status=valid   |
|   REG[10]   |   Value=2652   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=68   |   Status=writing   |
|   REG[13]   |   Value=25   |   Status=writing   |
|   REG[14]   |   Value=93   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 435
--------------------------------
Memory 4       : 0056 add R10, R7, R9
Memory 3       : 0060 add R7, R2, R10
Memory 2       : 0064 ld R12, R7
Memory 1       : 0068 add R7, R3, R10
Exb 2          : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=14   |   Status=valid   |
|   REG[ 6]   |   Value=14   |   Status=valid   |
|   REG[ 7]   |   Value=56   |   Status=writing   |
|   REG[ 8]   |   Value=700   |   Status=valid   |
|   REG[ 9]   |   Value=2800   |   Status=valid   |
|   REG[10]   |   Value=2652   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=68   |   Status=writing   |
|   REG[13]   |   Value=25   |   Status=writing   |
|   REG[14]   |   Value=93   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 436
--------------------------------
Writeback      : 0056 add R10, R7, R9
Memory 4       : 0060 add R7, R2, R10
Memory 3       : 0064 ld R12, R7
Memory 2       : 0068 add R7, R3, R10
Memory 1       : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=14   |   Status=valid   |
|   REG[ 6]   |   Value=14   |   Status=valid   |
|   REG[ 7]   |   Value=56   |   Status=writing   |
|   REG[ 8]   |   Value=700   |   Status=valid   |
|   REG[ 9]   |   Value=2800   |   Status=valid   |
|   REG[10]   |   Value=2856   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=68   |   Status=writing   |
|   REG[13]   |   Value=25   |   Status=writing   |
|   REG[14]   |   Value=93   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 437
--------------------------------
Writeback      : 0060 add R7, R2, R10
Memory 4       : 0064 ld R12, R7
Memory 3       : 0068 add R7, R3, R10
Memory 2       : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=14   |   Status=valid   |
|   REG[ 6]   |   Value=14   |   Status=valid   |
|   REG[ 7]   |   Value=3856   |   Status=writing   |
|   REG[ 8]   |   Value=700   |   Status=valid   |
|   REG[ 9]   |   Value=2800   |   Status=valid   |
|   REG[10]   |   Value=2856   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=68   |   Status=writing   |
|   REG[13]   |   Value=25   |   Status=writing   |
|   REG[14]   |   Value=93   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 438
--------------------------------
Writeback      : 0064 ld R12, R7
Memory 4       : 0068 add R7, R3, R10
Memory 3       : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=14   |   Status=valid   |
|   REG[ 6]   |   Value=14   |   Status=valid   |
|   REG[ 7]   |   Value=3856   |   Status=writing   |
|   REG[ 8]   |   Value=700   |   Status=valid   |
|   REG[ 9]   |   Value=2800   |   Status=valid   |
|   REG[10]   |   Value=2856   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=41   |   Status=valid   |
|   REG[13]   |   Value=25   |   Status=writing   |
|   REG[14]   |   Value=93   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 439
--------------------------------
Writeback      : 0068 add R7, R3, R10
Memory 4       : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=14   |   Status=valid   |
|   REG[ 6]   |   Value=14   |   Status=valid   |
|   REG[ 7]   |   Value=6856   |   Status=valid   |
|   REG[ 8]   |   Value=700   |   Status=valid   |
|   REG[ 9]   |   Value=2800   |   Status=valid   |
|   REG[10]   |   Value=2856   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=41   |   Status=valid   |
|   REG[13]   |   Value=25   |   Status=writing   |
|   REG[14]   |   Value=93   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 440
--------------------------------
Writeback      : 0072 ld R13, R7
EXa            : 0076 add R14, R12, R13
Decode         : 0080 add R7, R4, R10
Fetch          : 0084 st R14, R7
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=14   |   Status=valid   |
|   REG[ 6]   |   Value=14   |   Status=valid   |
|   REG[ 7]   |   Value=6856   |   Status=writing   |
|   REG[ 8]   |   Value=700   |   Status=valid   |
|   REG[ 9]   |   Value=2800   |   Status=valid   |
|   REG[10]   |   Value=2856   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=41   |   Status=valid   |
|   REG[13]   |   Value=29   |   Status=valid   |
|   REG[14]   |   Value=93   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 441
--------------------------------
Exb 1          : 0076 add R14, R12, R13
EXa            : 0080 add R7, R4, R10
Decode         : 0084 st R14, R7
Fetch          : 0088 add R6, R6, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=14   |   Status=valid   |
|   REG[ 6]   |   Value=14   |   Status=valid   |
|   REG[ 7]   |   Value=6856   |   Status=writing   |
|   REG[ 8]   |   Value=700   |   Status=valid   |
|   REG[ 9]   |   Value=2800   |   Status=valid   |
|   REG[10]   |   Value=2856   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=41   |   Status=valid   |
|   REG[13]   |   Value=29   |   Status=valid   |
|   REG[14]   |   Value=93   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 442
--------------------------------
Exb 2          : 0076 add R14, R12, R13
Exb 1          : 0080 add R7, R4, R10
EXa            : 0084 st R14, R7
Decode         : 0088 add R6, R6, #1
Fetch          : 0092 add R5, R5, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=14   |   Status=valid   |
|   REG[ 6]   |   Value=14   |   Status=writing   |
|   REG[ 7]   |   Value=6856   |   Status=writing   |
|   REG[ 8]   |   Value=700   |   Status=valid   |
|   REG[ 9]   |   Value=2800   |   Status=valid   |
|   REG[10]   |   Value=2856   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=41   |   Status=valid   |
|   REG[13]   |   Value=29   |   Status=valid   |
|   REG[14]   |   Value=93   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 443
--------------------------------
Memory 1       : 0076 add R14, R12, R13
Exb 2          : 0080 add R7, R4, R10
Exb 1          : 0084 st R14, R7
EXa            : 0088 add R6, R6, #1
Decode         : 0092 add R5, R5, #1
Fetch          : 0096 set R7, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=14   |   Status=writing   |
|   REG[ 6]   |   Value=14   |   Status=writing   |
|   REG[ 7]   |   Value=6856   |   Status=writing   |
|   REG[ 8]   |   Value=700   |   Status=valid   |
|   REG[ 9]   |   Value=2800   |   Status=valid   |
|   REG[10]   |   Value=2856   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=41   |   Status=valid   |
|   REG[13]   |   Value=29   |   Status=valid   |
|   REG[14]   |   Value=93   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 444
--------------------------------
Memory 2       : 0076 add R14, R12, R13
Memory 1       : 0080 add R7, R4, R10
Exb 2          : 0084 st R14, R7
Exb 1          : 0088 add R6, R6, #1
EXa            : 0092 add R5, R5, #1
Decode         : 0096 set R7, #0
Fetch          : 0100 bez R7, #0036
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=14   |   Status=writing   |
|   REG[ 6]   |   Value=14   |   Status=writing   |
|   REG[ 7]   |   Value=6856   |   Status=writing   |
|   REG[ 8]   |   Value=700   |   Status=valid   |
|   REG[ 9]   |   Value=2800   |   Status=valid   |
|   REG[10]   |   Value=2856   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=41   |   Status=valid   |
|   REG[13]   |   Value=29   |   Status=valid   |
|   REG[14]   |   Value=93   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 445
--------------------------------
Memory 3       : 0076 add R14, R12, R13
Memory 2       : 0080 add R7, R4, R10
Memory 1       : 0084 st R14, R7
Exb 2          : 0088 add R6, R6, #1
Exb 1          : 0092 add R5, R5, #1
EXa            : 0096 set R7, #0
Decode         : 0100 bez R7, #0036
Fetch          : 0104 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=14   |   Status=writing   |
|   REG[ 6]   |   Value=14   |   Status=writing   |
|   REG[ 7]   |   Value=6856   |   Status=writing   |
|   REG[ 8]   |   Value=700   |   Status=valid   |
|   REG[ 9]   |   Value=2800   |   Status=valid   |
|   REG[10]   |   Value=2856   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=41   |   Status=valid   |
|   REG[13]   |   Value=29   |   Status=valid   |
|   REG[14]   |   Value=93   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 446
--------------------------------
Memory 4       : 0076 add R14, R12, R13
Memory 3       : 0080 add R7, R4, R10
Memory 2       : 0084 st R14, R7
Memory 1       : 0088 add R6, R6, #1
Exb 2          : 0092 add R5, R5, #1
Exb 1          : 0096 set R7, #0
EXa            : 0100 bez R7, #0036
Fetch          : 0036 sub R7, R6, R1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=14   |   Status=writing   |
|   REG[ 6]   |   Value=14   |   Status=writing   |
|   REG[ 7]   |   Value=6856   |   Status=writing   |
|   REG[ 8]   |   Value=700   |   Status=valid   |
|   REG[ 9]   |   Value=2800   |   Status=valid   |
|   REG[10]   |   Value=2856   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=41   |   Status=valid   |
|   REG[13]   |   Value=29   |   Status=valid   |
|   REG[14]   |   Value=93   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 447
--------------------------------
Writeback      : 0076 add R14, R12, R13
Memory 4       : 0080 add R7, R4, R10
Memory 3       : 0084 st R14, R7
Memory 2       : 0088 add R6, R6, #1
Memory 1       : 0092 add R5, R5, #1
Exb 2          : 0096 set R7, #0
Exb 1          : 0100 bez R7, #0036
Decode         : 0036 sub R7, R6, R1
Fetch          : 0040 bgez R7, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=14   |   Status=writing   |
|   REG[ 6]   |   Value=14   |   Status=writing   |
|   REG[ 7]   |   Value=6856   |   Status=writing   |
|   REG[ 8]   |   Value=700   |   Status=valid   |
|   REG[ 9]   |   Value=2800   |   Status=valid   |
|   REG[10]   |   Value=2856   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=41   |   Status=valid   |
|   REG[13]   |   Value=29   |   Status=valid   |
|   REG[14]   |   Value=70   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 448
--------------------------------
Writeback      : 0080 add R7, R4, R10
Memory 4       : 0084 st R14, R7
Memory 3       : 0088 add R6, R6, #1
Memory 2       : 0092 add R5, R5, #1
Memory 1       : 0096 set R7, #0
Exb 2          : 0100 bez R7, #0036
EXa            : 0036 sub R7, R6, R1
Decode         : 0040 bgez R7, #0028
Fetch          : 0044 mul R7, R6, #4
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=14   |   Status=writing   |
|   REG[ 6]   |   Value=14   |   Status=writing   |
|   REG[ 7]   |   Value=9856   |   Status=writing   |
|   REG[ 8]   |   Value=700   |   Status=valid   |
|   REG[ 9]   |   Value=2800   |   Status=valid   |
|   REG[10]   |   Value=2856   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=41   |   Status=valid   |
|   REG[13]   |   Value=29   |   Status=valid   |
|   REG[14]   |   Value=70   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 449
--------------------------------
Writeback      : 0084 st R14, R7
Memory 4       : 0088 add R6, R6, #1
Memory 3       : 0092 add R5, R5, #1
Memory 2       : 0096 set R7, #0
Memory 1       : 0100 bez R7, #0036
Exb 1          : 0036 sub R7, R6, R1
EXa            : 0040 bgez R7, #0028
Fetch          : 0044 mul R7, R6, #4
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=14   |   Status=writing   |
|   REG[ 6]   |   Value=14   |   Status=writing   |
|   REG[ 7]   |   Value=9856   |   Status=writing   |
|   REG[ 8]   |   Value=700   |   Status=valid   |
|   REG[ 9]   |   Value=2800   |   Status=valid   |
|   REG[10]   |   Value=2856   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=41   |   Status=valid   |
|   REG[13]   |   Value=29   |   Status=valid   |
|   REG[14]   |   Value=70   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 450
--------------------------------
Writeback      : 0088 add R6, R6, #1
Memory 4       : 0092 add R5, R5, #1
Memory 3       : 0096 set R7, #0
Memory 2       : 0100 bez R7, #0036
Exb 2          : 0036 sub R7, R6, R1
Exb 1          : 0040 bgez R7, #0028
Decode         : 0044 mul R7, R6, #4
Fetch          : 0048 mul R8, R5, R1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=14   |   Status=writing   |
|   REG[ 6]   |   Value=15   |   Status=valid   |
|   REG[ 7]   |   Value=9856   |   Status=writing   |
|   REG[ 8]   |   Value=700   |   Status=valid   |
|   REG[ 9]   |   Value=2800   |   Status=valid   |
|   REG[10]   |   Value=2856   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=41   |   Status=valid   |
|   REG[13]   |   Value=29   |   Status=valid   |
|   REG[14]   |   Value=70   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 451
--------------------------------
Writeback      : 0092 add R5, R5, #1
Memory 4       : 0096 set R7, #0
Memory 3       : 0100 bez R7, #0036
Memory 1       : 0036 sub R7, R6, R1
Exb 2          : 0040 bgez R7, #0028
EXa            : 0044 mul R7, R6, #4
Decode         : 0048 mul R8, R5, R1
Fetch          : 0052 mul R9, R8, #4
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=15   |   Status=valid   |
|   REG[ 6]   |   Value=15   |   Status=valid   |
|   REG[ 7]   |   Value=9856   |   Status=writing   |
|   REG[ 8]   |   Value=700   |   Status=writing   |
|   REG[ 9]   |   Value=2800   |   Status=valid   |
|   REG[10]   |   Value=2856   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=41   |   Status=valid   |
|   REG[13]   |   Value=29   |   Status=valid   |
|   REG[14]   |   Value=70   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 452
--------------------------------
Writeback      : 0096 set R7, #0
Memory 4       : 0100 bez R7, #0036
Memory 2       : 0036 sub R7, R6, R1
Memory 1       : 0040 bgez R7, #0028
Exb 1          : 0044 mul R7, R6, #4
EXa            : 0048 mul R8, R5, R1
Decode         : 0052 mul R9, R8, #4
Fetch          : 0056 add R10, R7, R9
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=15   |   Status=valid   |
|   REG[ 6]   |   Value=15   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=700   |   Status=writing   |
|   REG[ 9]   |   Value=2800   |   Status=valid   |
|   REG[10]   |   Value=2856   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=41   |   Status=valid   |
|   REG[13]   |   Value=29   |   Status=valid   |
|   REG[14]   |   Value=70   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 453
--------------------------------
Writeback      : 0100 bez R7, #0036
Memory 3       : 0036 sub R7, R6, R1
Memory 2       : 0040 bgez R7, #0028
Exb 2          : 0044 mul R7, R6, #4
Exb 1          : 0048 mul R8, R5, R1
Decode         : 0052 mul R9, R8, #4
Fetch          : 0056 add R10, R7, R9
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=15   |   Status=valid   |
|   REG[ 6]   |   Value=15   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=700   |   Status=writing   |
|   REG[ 9]   |   Value=2800   |   Status=valid   |
|   REG[10]   |   Value=2856   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=41   |   Status=valid   |
|   REG[13]   |   Value=29   |   Status=valid   |
|   REG[14]   |   Value=70   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 454
--------------------------------
Memory 4       : 0036 sub R7, R6, R1
Memory 3       : 0040 bgez R7, #0028
Memory 1       : 0044 mul R7, R6, #4
Exb 2          : 0048 mul R8, R5, R1
Decode         : 0052 mul R9, R8, #4
Fetch          : 0056 add R10, R7, R9
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=15   |   Status=valid   |
|   REG[ 6]   |   Value=15   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=700   |   Status=writing   |
|   REG[ 9]   |   Value=2800   |   Status=writing   |
|   REG[10]   |   Value=2856   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=41   |   Status=valid   |
|   REG[13]   |   Value=29   |   Status=valid   |
|   REG[14]   |   Value=70   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 455
--------------------------------
Writeback      : 0036 sub R7, R6, R1
Memory 4       : 0040 bgez R7, #0028
Memory 2       : 0044 mul R7, R6, #4
Memory 1       : 0048 mul R8, R5, R1
EXa            : 0052 mul R9, R8, #4
Decode         : 0056 add R10, R7, R9
Fetch          : 0060 add R7, R2, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=15   |   Status=valid   |
|   REG[ 6]   |   Value=15   |   Status=valid   |
|   REG[ 7]   |   Value=-35   |   Status=writing   |
|   REG[ 8]   |   Value=700   |   Status=writing   |
|   REG[ 9]   |   Value=2800   |   Status=writing   |
|   REG[10]   |   Value=2856   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=41   |   Status=valid   |
|   REG[13]   |   Value=29   |   Status=valid   |
|   REG[14]   |   Value=70   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 456
--------------------------------
Writeback      : 0040 bgez R7, #0028
Memory 3       : 0044 mul R7, R6, #4
Memory 2       : 0048 mul R8, R5, R1
Exb 1          : 0052 mul R9, R8, #4
Decode         : 0056 add R10, R7, R9
Fetch          : 0060 add R7, R2, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=15   |   Status=valid   |
|   REG[ 6]   |   Value=15   |   Status=valid   |
|   REG[ 7]   |   Value=-35   |   Status=writing   |
|   REG[ 8]   |   Value=700   |   Status=writing   |
|   REG[ 9]   |   Value=2800   |   Status=writing   |
|   REG[10]   |   Value=2856   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=41   |   Status=valid   |
|   REG[13]   |   Value=29   |   Status=valid   |
|   REG[14]   |   Value=70   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 457
--------------------------------
Memory 4       : 0044 mul R7, R6, #4
Memory 3       : 0048 mul R8, R5, R1
Exb 2          : 0052 mul R9, R8, #4
Decode         : 0056 add R10, R7, R9
Fetch          : 0060 add R7, R2, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=15   |   Status=valid   |
|   REG[ 6]   |   Value=15   |   Status=valid   |
|   REG[ 7]   |   Value=-35   |   Status=writing   |
|   REG[ 8]   |   Value=700   |   Status=writing   |
|   REG[ 9]   |   Value=2800   |   Status=writing   |
|   REG[10]   |   Value=2856   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=41   |   Status=valid   |
|   REG[13]   |   Value=29   |   Status=valid   |
|   REG[14]   |   Value=70   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 458
--------------------------------
Writeback      : 0044 mul R7, R6, #4
Memory 4       : 0048 mul R8, R5, R1
Memory 1       : 0052 mul R9, R8, #4
EXa            : 0056 add R10, R7, R9
Decode         : 0060 add R7, R2, R10
Fetch          : 0064 ld R12, R7
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=15   |   Status=valid   |
|   REG[ 6]   |   Value=15   |   Status=valid   |
|   REG[ 7]   |   Value=60   |   Status=writing   |
|   REG[ 8]   |   Value=700   |   Status=writing   |
|   REG[ 9]   |   Value=2800   |   Status=writing   |
|   REG[10]   |   Value=2856   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=41   |   Status=valid   |
|   REG[13]   |   Value=29   |   Status=valid   |
|   REG[14]   |   Value=70   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 459
--------------------------------
Writeback      : 0048 mul R8, R5, R1
Memory 2       : 0052 mul R9, R8, #4
Exb 1          : 0056 add R10, R7, R9
EXa            : 0060 add R7, R2, R10
Decode         : 0064 ld R12, R7
Fetch          : 0068 add R7, R3, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=15   |   Status=valid   |
|   REG[ 6]   |   Value=15   |   Status=valid   |
|   REG[ 7]   |   Value=60   |   Status=writing   |
|   REG[ 8]   |   Value=750   |   Status=valid   |
|   REG[ 9]   |   Value=2800   |   Status=writing   |
|   REG[10]   |   Value=2856   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=41   |   Status=writing   |
|   REG[13]   |   Value=29   |   Status=valid   |
|   REG[14]   |   Value=70   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 460
--------------------------------
Memory 3       : 0052 mul R9, R8, #4
Exb 2          : 0056 add R10, R7, R9
Exb 1          : 0060 add R7, R2, R10
EXa            : 0064 ld R12, R7
Decode         : 0068 add R7, R3, R10
Fetch          : 0072 ld R13, R7
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=15   |   Status=valid   |
|   REG[ 6]   |   Value=15   |   Status=valid   |
|   REG[ 7]   |   Value=60   |   Status=writing   |
|   REG[ 8]   |   Value=750   |   Status=valid   |
|   REG[ 9]   |   Value=2800   |   Status=writing   |
|   REG[10]   |   Value=2856   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=41   |   Status=writing   |
|   REG[13]   |   Value=29   |   Status=valid   |
|   REG[14]   |   Value=70   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 461
--------------------------------
Memory 4       : 0052 mul R9, R8, #4
Memory 1       : 0056 add R10, R7, R9
Exb 2          : 0060 add R7, R2, R10
Exb 1          : 0064 ld R12, R7
EXa            : 0068 add R7, R3, R10
Decode         : 0072 ld R13, R7
Fetch          : 0076 add R14, R12, R13
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=15   |   Status=valid   |
|   REG[ 6]   |   Value=15   |   Status=valid   |
|   REG[ 7]   |   Value=60   |   Status=writing   |
|   REG[ 8]   |   Value=750   |   Status=valid   |
|   REG[ 9]   |   Value=2800   |   Status=writing   |
|   REG[10]   |   Value=2856   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=41   |   Status=writing   |
|   REG[13]   |   Value=29   |   Status=writing   |
|   REG[14]   |   Value=70   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 462
--------------------------------
Writeback      : 0052 mul R9, R8, #4
Memory 2       : 0056 add R10, R7, R9
Memory 1       : 0060 add R7, R2, R10
Exb 2          : 0064 ld R12, R7
Exb 1          : 0068 add R7, R3, R10
EXa            : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=15   |   Status=valid   |
|   REG[ 6]   |   Value=15   |   Status=valid   |
|   REG[ 7]   |   Value=60   |   Status=writing   |
|   REG[ 8]   |   Value=750   |   Status=valid   |
|   REG[ 9]   |   Value=3000   |   Status=valid   |
|   REG[10]   |   Value=2856   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=41   |   Status=writing   |
|   REG[13]   |   Value=29   |   Status=writing   |
|   REG[14]   |   Value=70   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 463
--------------------------------
Memory 3       : 0056 add R10, R7, R9
Memory 2       : 0060 add R7, R2, R10
Memory 1       : 0064 ld R12, R7
Exb 2          : 0068 add R7, R3, R10
Exb 1          : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=15   |   Status=valid   |
|   REG[ 6]   |   Value=15   |   Status=valid   |
|   REG[ 7]   |   Value=60   |   Status=writing   |
|   REG[ 8]   |   Value=750   |   Status=valid   |
|   REG[ 9]   |   Value=3000   |   Status=valid   |
|   REG[10]   |   Value=2856   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=41   |   Status=writing   |
|   REG[13]   |   Value=29   |   Status=writing   |
|   REG[14]   |   Value=70   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 464
--------------------------------
Memory 4       : 0056 add R10, R7, R9
Memory 3       : 0060 add R7, R2, R10
Memory 2       : 0064 ld R12, R7
Memory 1       : 0068 add R7, R3, R10
Exb 2          : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=15   |   Status=valid   |
|   REG[ 6]   |   Value=15   |   Status=valid   |
|   REG[ 7]   |   Value=60   |   Status=writing   |
|   REG[ 8]   |   Value=750   |   Status=valid   |
|   REG[ 9]   |   Value=3000   |   Status=valid   |
|   REG[10]   |   Value=2856   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=41   |   Status=writing   |
|   REG[13]   |   Value=29   |   Status=writing   |
|   REG[14]   |   Value=70   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 465
--------------------------------
Writeback      : 0056 add R10, R7, R9
Memory 4       : 0060 add R7, R2, R10
Memory 3       : 0064 ld R12, R7
Memory 2       : 0068 add R7, R3, R10
Memory 1       : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=15   |   Status=valid   |
|   REG[ 6]   |   Value=15   |   Status=valid   |
|   REG[ 7]   |   Value=60   |   Status=writing   |
|   REG[ 8]   |   Value=750   |   Status=valid   |
|   REG[ 9]   |   Value=3000   |   Status=valid   |
|   REG[10]   |   Value=3060   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=41   |   Status=writing   |
|   REG[13]   |   Value=29   |   Status=writing   |
|   REG[14]   |   Value=70   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 466
--------------------------------
Writeback      : 0060 add R7, R2, R10
Memory 4       : 0064 ld R12, R7
Memory 3       : 0068 add R7, R3, R10
Memory 2       : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=15   |   Status=valid   |
|   REG[ 6]   |   Value=15   |   Status=valid   |
|   REG[ 7]   |   Value=4060   |   Status=writing   |
|   REG[ 8]   |   Value=750   |   Status=valid   |
|   REG[ 9]   |   Value=3000   |   Status=valid   |
|   REG[10]   |   Value=3060   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=41   |   Status=writing   |
|   REG[13]   |   Value=29   |   Status=writing   |
|   REG[14]   |   Value=70   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 467
--------------------------------
Writeback      : 0064 ld R12, R7
Memory 4       : 0068 add R7, R3, R10
Memory 3       : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=15   |   Status=valid   |
|   REG[ 6]   |   Value=15   |   Status=valid   |
|   REG[ 7]   |   Value=4060   |   Status=writing   |
|   REG[ 8]   |   Value=750   |   Status=valid   |
|   REG[ 9]   |   Value=3000   |   Status=valid   |
|   REG[10]   |   Value=3060   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=105   |   Status=valid   |
|   REG[13]   |   Value=29   |   Status=writing   |
|   REG[14]   |   Value=70   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 468
--------------------------------
Writeback      : 0068 add R7, R3, R10
Memory 4       : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=15   |   Status=valid   |
|   REG[ 6]   |   Value=15   |   Status=valid   |
|   REG[ 7]   |   Value=7060   |   Status=valid   |
|   REG[ 8]   |   Value=750   |   Status=valid   |
|   REG[ 9]   |   Value=3000   |   Status=valid   |
|   REG[10]   |   Value=3060   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=105   |   Status=valid   |
|   REG[13]   |   Value=29   |   Status=writing   |
|   REG[14]   |   Value=70   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 469
--------------------------------
Writeback      : 0072 ld R13, R7
EXa            : 0076 add R14, R12, R13
Decode         : 0080 add R7, R4, R10
Fetch          : 0084 st R14, R7
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=15   |   Status=valid   |
|   REG[ 6]   |   Value=15   |   Status=valid   |
|   REG[ 7]   |   Value=7060   |   Status=writing   |
|   REG[ 8]   |   Value=750   |   Status=valid   |
|   REG[ 9]   |   Value=3000   |   Status=valid   |
|   REG[10]   |   Value=3060   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=105   |   Status=valid   |
|   REG[13]   |   Value=66   |   Status=valid   |
|   REG[14]   |   Value=70   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 470
--------------------------------
Exb 1          : 0076 add R14, R12, R13
EXa            : 0080 add R7, R4, R10
Decode         : 0084 st R14, R7
Fetch          : 0088 add R6, R6, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=15   |   Status=valid   |
|   REG[ 6]   |   Value=15   |   Status=valid   |
|   REG[ 7]   |   Value=7060   |   Status=writing   |
|   REG[ 8]   |   Value=750   |   Status=valid   |
|   REG[ 9]   |   Value=3000   |   Status=valid   |
|   REG[10]   |   Value=3060   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=105   |   Status=valid   |
|   REG[13]   |   Value=66   |   Status=valid   |
|   REG[14]   |   Value=70   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 471
--------------------------------
Exb 2          : 0076 add R14, R12, R13
Exb 1          : 0080 add R7, R4, R10
EXa            : 0084 st R14, R7
Decode         : 0088 add R6, R6, #1
Fetch          : 0092 add R5, R5, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=15   |   Status=valid   |
|   REG[ 6]   |   Value=15   |   Status=writing   |
|   REG[ 7]   |   Value=7060   |   Status=writing   |
|   REG[ 8]   |   Value=750   |   Status=valid   |
|   REG[ 9]   |   Value=3000   |   Status=valid   |
|   REG[10]   |   Value=3060   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=105   |   Status=valid   |
|   REG[13]   |   Value=66   |   Status=valid   |
|   REG[14]   |   Value=70   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 472
--------------------------------
Memory 1       : 0076 add R14, R12, R13
Exb 2          : 0080 add R7, R4, R10
Exb 1          : 0084 st R14, R7
EXa            : 0088 add R6, R6, #1
Decode         : 0092 add R5, R5, #1
Fetch          : 0096 set R7, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=15   |   Status=writing   |
|   REG[ 6]   |   Value=15   |   Status=writing   |
|   REG[ 7]   |   Value=7060   |   Status=writing   |
|   REG[ 8]   |   Value=750   |   Status=valid   |
|   REG[ 9]   |   Value=3000   |   Status=valid   |
|   REG[10]   |   Value=3060   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=105   |   Status=valid   |
|   REG[13]   |   Value=66   |   Status=valid   |
|   REG[14]   |   Value=70   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 473
--------------------------------
Memory 2       : 0076 add R14, R12, R13
Memory 1       : 0080 add R7, R4, R10
Exb 2          : 0084 st R14, R7
Exb 1          : 0088 add R6, R6, #1
EXa            : 0092 add R5, R5, #1
Decode         : 0096 set R7, #0
Fetch          : 0100 bez R7, #0036
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=15   |   Status=writing   |
|   REG[ 6]   |   Value=15   |   Status=writing   |
|   REG[ 7]   |   Value=7060   |   Status=writing   |
|   REG[ 8]   |   Value=750   |   Status=valid   |
|   REG[ 9]   |   Value=3000   |   Status=valid   |
|   REG[10]   |   Value=3060   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=105   |   Status=valid   |
|   REG[13]   |   Value=66   |   Status=valid   |
|   REG[14]   |   Value=70   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 474
--------------------------------
Memory 3       : 0076 add R14, R12, R13
Memory 2       : 0080 add R7, R4, R10
Memory 1       : 0084 st R14, R7
Exb 2          : 0088 add R6, R6, #1
Exb 1          : 0092 add R5, R5, #1
EXa            : 0096 set R7, #0
Decode         : 0100 bez R7, #0036
Fetch          : 0104 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=15   |   Status=writing   |
|   REG[ 6]   |   Value=15   |   Status=writing   |
|   REG[ 7]   |   Value=7060   |   Status=writing   |
|   REG[ 8]   |   Value=750   |   Status=valid   |
|   REG[ 9]   |   Value=3000   |   Status=valid   |
|   REG[10]   |   Value=3060   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=105   |   Status=valid   |
|   REG[13]   |   Value=66   |   Status=valid   |
|   REG[14]   |   Value=70   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 475
--------------------------------
Memory 4       : 0076 add R14, R12, R13
Memory 3       : 0080 add R7, R4, R10
Memory 2       : 0084 st R14, R7
Memory 1       : 0088 add R6, R6, #1
Exb 2          : 0092 add R5, R5, #1
Exb 1          : 0096 set R7, #0
EXa            : 0100 bez R7, #0036
Fetch          : 0036 sub R7, R6, R1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=15   |   Status=writing   |
|   REG[ 6]   |   Value=15   |   Status=writing   |
|   REG[ 7]   |   Value=7060   |   Status=writing   |
|   REG[ 8]   |   Value=750   |   Status=valid   |
|   REG[ 9]   |   Value=3000   |   Status=valid   |
|   REG[10]   |   Value=3060   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=105   |   Status=valid   |
|   REG[13]   |   Value=66   |   Status=valid   |
|   REG[14]   |   Value=70   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 476
--------------------------------
Writeback      : 0076 add R14, R12, R13
Memory 4       : 0080 add R7, R4, R10
Memory 3       : 0084 st R14, R7
Memory 2       : 0088 add R6, R6, #1
Memory 1       : 0092 add R5, R5, #1
Exb 2          : 0096 set R7, #0
Exb 1          : 0100 bez R7, #0036
Decode         : 0036 sub R7, R6, R1
Fetch          : 0040 bgez R7, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=15   |   Status=writing   |
|   REG[ 6]   |   Value=15   |   Status=writing   |
|   REG[ 7]   |   Value=7060   |   Status=writing   |
|   REG[ 8]   |   Value=750   |   Status=valid   |
|   REG[ 9]   |   Value=3000   |   Status=valid   |
|   REG[10]   |   Value=3060   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=105   |   Status=valid   |
|   REG[13]   |   Value=66   |   Status=valid   |
|   REG[14]   |   Value=171   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 477
--------------------------------
Writeback      : 0080 add R7, R4, R10
Memory 4       : 0084 st R14, R7
Memory 3       : 0088 add R6, R6, #1
Memory 2       : 0092 add R5, R5, #1
Memory 1       : 0096 set R7, #0
Exb 2          : 0100 bez R7, #0036
EXa            : 0036 sub R7, R6, R1
Decode         : 0040 bgez R7, #0028
Fetch          : 0044 mul R7, R6, #4
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=15   |   Status=writing   |
|   REG[ 6]   |   Value=15   |   Status=writing   |
|   REG[ 7]   |   Value=10060   |   Status=writing   |
|   REG[ 8]   |   Value=750   |   Status=valid   |
|   REG[ 9]   |   Value=3000   |   Status=valid   |
|   REG[10]   |   Value=3060   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=105   |   Status=valid   |
|   REG[13]   |   Value=66   |   Status=valid   |
|   REG[14]   |   Value=171   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 478
--------------------------------
Writeback      : 0084 st R14, R7
Memory 4       : 0088 add R6, R6, #1
Memory 3       : 0092 add R5, R5, #1
Memory 2       : 0096 set R7, #0
Memory 1       : 0100 bez R7, #0036
Exb 1          : 0036 sub R7, R6, R1
EXa            : 0040 bgez R7, #0028
Fetch          : 0044 mul R7, R6, #4
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=15   |   Status=writing   |
|   REG[ 6]   |   Value=15   |   Status=writing   |
|   REG[ 7]   |   Value=10060   |   Status=writing   |
|   REG[ 8]   |   Value=750   |   Status=valid   |
|   REG[ 9]   |   Value=3000   |   Status=valid   |
|   REG[10]   |   Value=3060   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=105   |   Status=valid   |
|   REG[13]   |   Value=66   |   Status=valid   |
|   REG[14]   |   Value=171   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 479
--------------------------------
Writeback      : 0088 add R6, R6, #1
Memory 4       : 0092 add R5, R5, #1
Memory 3       : 0096 set R7, #0
Memory 2       : 0100 bez R7, #0036
Exb 2          : 0036 sub R7, R6, R1
Exb 1          : 0040 bgez R7, #0028
Decode         : 0044 mul R7, R6, #4
Fetch          : 0048 mul R8, R5, R1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=15   |   Status=writing   |
|   REG[ 6]   |   Value=16   |   Status=valid   |
|   REG[ 7]   |   Value=10060   |   Status=writing   |
|   REG[ 8]   |   Value=750   |   Status=valid   |
|   REG[ 9]   |   Value=3000   |   Status=valid   |
|   REG[10]   |   Value=3060   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=105   |   Status=valid   |
|   REG[13]   |   Value=66   |   Status=valid   |
|   REG[14]   |   Value=171   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 480
--------------------------------
Writeback      : 0092 add R5, R5, #1
Memory 4       : 0096 set R7, #0
Memory 3       : 0100 bez R7, #0036
Memory 1       : 0036 sub R7, R6, R1
Exb 2          : 0040 bgez R7, #0028
EXa            : 0044 mul R7, R6, #4
Decode         : 0048 mul R8, R5, R1
Fetch          : 0052 mul R9, R8, #4
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=16   |   Status=valid   |
|   REG[ 6]   |   Value=16   |   Status=valid   |
|   REG[ 7]   |   Value=10060   |   Status=writing   |
|   REG[ 8]   |   Value=750   |   Status=writing   |
|   REG[ 9]   |   Value=3000   |   Status=valid   |
|   REG[10]   |   Value=3060   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=105   |   Status=valid   |
|   REG[13]   |   Value=66   |   Status=valid   |
|   REG[14]   |   Value=171   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 481
--------------------------------
Writeback      : 0096 set R7, #0
Memory 4       : 0100 bez R7, #0036
Memory 2       : 0036 sub R7, R6, R1
Memory 1       : 0040 bgez R7, #0028
Exb 1          : 0044 mul R7, R6, #4
EXa            : 0048 mul R8, R5, R1
Decode         : 0052 mul R9, R8, #4
Fetch          : 0056 add R10, R7, R9
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=16   |   Status=valid   |
|   REG[ 6]   |   Value=16   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=750   |   Status=writing   |
|   REG[ 9]   |   Value=3000   |   Status=valid   |
|   REG[10]   |   Value=3060   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=105   |   Status=valid   |
|   REG[13]   |   Value=66   |   Status=valid   |
|   REG[14]   |   Value=171   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 482
--------------------------------
Writeback      : 0100 bez R7, #0036
Memory 3       : 0036 sub R7, R6, R1
Memory 2       : 0040 bgez R7, #0028
Exb 2          : 0044 mul R7, R6, #4
Exb 1          : 0048 mul R8, R5, R1
Decode         : 0052 mul R9, R8, #4
Fetch          : 0056 add R10, R7, R9
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=16   |   Status=valid   |
|   REG[ 6]   |   Value=16   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=750   |   Status=writing   |
|   REG[ 9]   |   Value=3000   |   Status=valid   |
|   REG[10]   |   Value=3060   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=105   |   Status=valid   |
|   REG[13]   |   Value=66   |   Status=valid   |
|   REG[14]   |   Value=171   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 483
--------------------------------
Memory 4       : 0036 sub R7, R6, R1
Memory 3       : 0040 bgez R7, #0028
Memory 1       : 0044 mul R7, R6, #4
Exb 2          : 0048 mul R8, R5, R1
Decode         : 0052 mul R9, R8, #4
Fetch          : 0056 add R10, R7, R9
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=16   |   Status=valid   |
|   REG[ 6]   |   Value=16   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=750   |   Status=writing   |
|   REG[ 9]   |   Value=3000   |   Status=writing   |
|   REG[10]   |   Value=3060   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=105   |   Status=valid   |
|   REG[13]   |   Value=66   |   Status=valid   |
|   REG[14]   |   Value=171   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 484
--------------------------------
Writeback      : 0036 sub R7, R6, R1
Memory 4       : 0040 bgez R7, #0028
Memory 2       : 0044 mul R7, R6, #4
Memory 1       : 0048 mul R8, R5, R1
EXa            : 0052 mul R9, R8, #4
Decode         : 0056 add R10, R7, R9
Fetch          : 0060 add R7, R2, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=16   |   Status=valid   |
|   REG[ 6]   |   Value=16   |   Status=valid   |
|   REG[ 7]   |   Value=-34   |   Status=writing   |
|   REG[ 8]   |   Value=750   |   Status=writing   |
|   REG[ 9]   |   Value=3000   |   Status=writing   |
|   REG[10]   |   Value=3060   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=105   |   Status=valid   |
|   REG[13]   |   Value=66   |   Status=valid   |
|   REG[14]   |   Value=171   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 485
--------------------------------
Writeback      : 0040 bgez R7, #0028
Memory 3       : 0044 mul R7, R6, #4
Memory 2       : 0048 mul R8, R5, R1
Exb 1          : 0052 mul R9, R8, #4
Decode         : 0056 add R10, R7, R9
Fetch          : 0060 add R7, R2, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=16   |   Status=valid   |
|   REG[ 6]   |   Value=16   |   Status=valid   |
|   REG[ 7]   |   Value=-34   |   Status=writing   |
|   REG[ 8]   |   Value=750   |   Status=writing   |
|   REG[ 9]   |   Value=3000   |   Status=writing   |
|   REG[10]   |   Value=3060   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=105   |   Status=valid   |
|   REG[13]   |   Value=66   |   Status=valid   |
|   REG[14]   |   Value=171   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 486
--------------------------------
Memory 4       : 0044 mul R7, R6, #4
Memory 3       : 0048 mul R8, R5, R1
Exb 2          : 0052 mul R9, R8, #4
Decode         : 0056 add R10, R7, R9
Fetch          : 0060 add R7, R2, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=16   |   Status=valid   |
|   REG[ 6]   |   Value=16   |   Status=valid   |
|   REG[ 7]   |   Value=-34   |   Status=writing   |
|   REG[ 8]   |   Value=750   |   Status=writing   |
|   REG[ 9]   |   Value=3000   |   Status=writing   |
|   REG[10]   |   Value=3060   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=105   |   Status=valid   |
|   REG[13]   |   Value=66   |   Status=valid   |
|   REG[14]   |   Value=171   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 487
--------------------------------
Writeback      : 0044 mul R7, R6, #4
Memory 4       : 0048 mul R8, R5, R1
Memory 1       : 0052 mul R9, R8, #4
EXa            : 0056 add R10, R7, R9
Decode         : 0060 add R7, R2, R10
Fetch          : 0064 ld R12, R7
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=16   |   Status=valid   |
|   REG[ 6]   |   Value=16   |   Status=valid   |
|   REG[ 7]   |   Value=64   |   Status=writing   |
|   REG[ 8]   |   Value=750   |   Status=writing   |
|   REG[ 9]   |   Value=3000   |   Status=writing   |
|   REG[10]   |   Value=3060   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=105   |   Status=valid   |
|   REG[13]   |   Value=66   |   Status=valid   |
|   REG[14]   |   Value=171   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 488
--------------------------------
Writeback      : 0048 mul R8, R5, R1
Memory 2       : 0052 mul R9, R8, #4
Exb 1          : 0056 add R10, R7, R9
EXa            : 0060 add R7, R2, R10
Decode         : 0064 ld R12, R7
Fetch          : 0068 add R7, R3, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=16   |   Status=valid   |
|   REG[ 6]   |   Value=16   |   Status=valid   |
|   REG[ 7]   |   Value=64   |   Status=writing   |
|   REG[ 8]   |   Value=800   |   Status=valid   |
|   REG[ 9]   |   Value=3000   |   Status=writing   |
|   REG[10]   |   Value=3060   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=105   |   Status=writing   |
|   REG[13]   |   Value=66   |   Status=valid   |
|   REG[14]   |   Value=171   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 489
--------------------------------
Memory 3       : 0052 mul R9, R8, #4
Exb 2          : 0056 add R10, R7, R9
Exb 1          : 0060 add R7, R2, R10
EXa            : 0064 ld R12, R7
Decode         : 0068 add R7, R3, R10
Fetch          : 0072 ld R13, R7
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=16   |   Status=valid   |
|   REG[ 6]   |   Value=16   |   Status=valid   |
|   REG[ 7]   |   Value=64   |   Status=writing   |
|   REG[ 8]   |   Value=800   |   Status=valid   |
|   REG[ 9]   |   Value=3000   |   Status=writing   |
|   REG[10]   |   Value=3060   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=105   |   Status=writing   |
|   REG[13]   |   Value=66   |   Status=valid   |
|   REG[14]   |   Value=171   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 490
--------------------------------
Memory 4       : 0052 mul R9, R8, #4
Memory 1       : 0056 add R10, R7, R9
Exb 2          : 0060 add R7, R2, R10
Exb 1          : 0064 ld R12, R7
EXa            : 0068 add R7, R3, R10
Decode         : 0072 ld R13, R7
Fetch          : 0076 add R14, R12, R13
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=16   |   Status=valid   |
|   REG[ 6]   |   Value=16   |   Status=valid   |
|   REG[ 7]   |   Value=64   |   Status=writing   |
|   REG[ 8]   |   Value=800   |   Status=valid   |
|   REG[ 9]   |   Value=3000   |   Status=writing   |
|   REG[10]   |   Value=3060   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=105   |   Status=writing   |
|   REG[13]   |   Value=66   |   Status=writing   |
|   REG[14]   |   Value=171   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 491
--------------------------------
Writeback      : 0052 mul R9, R8, #4
Memory 2       : 0056 add R10, R7, R9
Memory 1       : 0060 add R7, R2, R10
Exb 2          : 0064 ld R12, R7
Exb 1          : 0068 add R7, R3, R10
EXa            : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=16   |   Status=valid   |
|   REG[ 6]   |   Value=16   |   Status=valid   |
|   REG[ 7]   |   Value=64   |   Status=writing   |
|   REG[ 8]   |   Value=800   |   Status=valid   |
|   REG[ 9]   |   Value=3200   |   Status=valid   |
|   REG[10]   |   Value=3060   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=105   |   Status=writing   |
|   REG[13]   |   Value=66   |   Status=writing   |
|   REG[14]   |   Value=171   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 492
--------------------------------
Memory 3       : 0056 add R10, R7, R9
Memory 2       : 0060 add R7, R2, R10
Memory 1       : 0064 ld R12, R7
Exb 2          : 0068 add R7, R3, R10
Exb 1          : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=16   |   Status=valid   |
|   REG[ 6]   |   Value=16   |   Status=valid   |
|   REG[ 7]   |   Value=64   |   Status=writing   |
|   REG[ 8]   |   Value=800   |   Status=valid   |
|   REG[ 9]   |   Value=3200   |   Status=valid   |
|   REG[10]   |   Value=3060   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=105   |   Status=writing   |
|   REG[13]   |   Value=66   |   Status=writing   |
|   REG[14]   |   Value=171   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 493
--------------------------------
Memory 4       : 0056 add R10, R7, R9
Memory 3       : 0060 add R7, R2, R10
Memory 2       : 0064 ld R12, R7
Memory 1       : 0068 add R7, R3, R10
Exb 2          : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=16   |   Status=valid   |
|   REG[ 6]   |   Value=16   |   Status=valid   |
|   REG[ 7]   |   Value=64   |   Status=writing   |
|   REG[ 8]   |   Value=800   |   Status=valid   |
|   REG[ 9]   |   Value=3200   |   Status=valid   |
|   REG[10]   |   Value=3060   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=105   |   Status=writing   |
|   REG[13]   |   Value=66   |   Status=writing   |
|   REG[14]   |   Value=171   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 494
--------------------------------
Writeback      : 0056 add R10, R7, R9
Memory 4       : 0060 add R7, R2, R10
Memory 3       : 0064 ld R12, R7
Memory 2       : 0068 add R7, R3, R10
Memory 1       : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=16   |   Status=valid   |
|   REG[ 6]   |   Value=16   |   Status=valid   |
|   REG[ 7]   |   Value=64   |   Status=writing   |
|   REG[ 8]   |   Value=800   |   Status=valid   |
|   REG[ 9]   |   Value=3200   |   Status=valid   |
|   REG[10]   |   Value=3264   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=105   |   Status=writing   |
|   REG[13]   |   Value=66   |   Status=writing   |
|   REG[14]   |   Value=171   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 495
--------------------------------
Writeback      : 0060 add R7, R2, R10
Memory 4       : 0064 ld R12, R7
Memory 3       : 0068 add R7, R3, R10
Memory 2       : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=16   |   Status=valid   |
|   REG[ 6]   |   Value=16   |   Status=valid   |
|   REG[ 7]   |   Value=4264   |   Status=writing   |
|   REG[ 8]   |   Value=800   |   Status=valid   |
|   REG[ 9]   |   Value=3200   |   Status=valid   |
|   REG[10]   |   Value=3264   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=105   |   Status=writing   |
|   REG[13]   |   Value=66   |   Status=writing   |
|   REG[14]   |   Value=171   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 496
--------------------------------
Writeback      : 0064 ld R12, R7
Memory 4       : 0068 add R7, R3, R10
Memory 3       : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=16   |   Status=valid   |
|   REG[ 6]   |   Value=16   |   Status=valid   |
|   REG[ 7]   |   Value=4264   |   Status=writing   |
|   REG[ 8]   |   Value=800   |   Status=valid   |
|   REG[ 9]   |   Value=3200   |   Status=valid   |
|   REG[10]   |   Value=3264   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=46   |   Status=valid   |
|   REG[13]   |   Value=66   |   Status=writing   |
|   REG[14]   |   Value=171   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 497
--------------------------------
Writeback      : 0068 add R7, R3, R10
Memory 4       : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=16   |   Status=valid   |
|   REG[ 6]   |   Value=16   |   Status=valid   |
|   REG[ 7]   |   Value=7264   |   Status=valid   |
|   REG[ 8]   |   Value=800   |   Status=valid   |
|   REG[ 9]   |   Value=3200   |   Status=valid   |
|   REG[10]   |   Value=3264   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=46   |   Status=valid   |
|   REG[13]   |   Value=66   |   Status=writing   |
|   REG[14]   |   Value=171   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 498
--------------------------------
Writeback      : 0072 ld R13, R7
EXa            : 0076 add R14, R12, R13
Decode         : 0080 add R7, R4, R10
Fetch          : 0084 st R14, R7
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=16   |   Status=valid   |
|   REG[ 6]   |   Value=16   |   Status=valid   |
|   REG[ 7]   |   Value=7264   |   Status=writing   |
|   REG[ 8]   |   Value=800   |   Status=valid   |
|   REG[ 9]   |   Value=3200   |   Status=valid   |
|   REG[10]   |   Value=3264   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=46   |   Status=valid   |
|   REG[13]   |   Value=29   |   Status=valid   |
|   REG[14]   |   Value=171   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 499
--------------------------------
Exb 1          : 0076 add R14, R12, R13
EXa            : 0080 add R7, R4, R10
Decode         : 0084 st R14, R7
Fetch          : 0088 add R6, R6, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=16   |   Status=valid   |
|   REG[ 6]   |   Value=16   |   Status=valid   |
|   REG[ 7]   |   Value=7264   |   Status=writing   |
|   REG[ 8]   |   Value=800   |   Status=valid   |
|   REG[ 9]   |   Value=3200   |   Status=valid   |
|   REG[10]   |   Value=3264   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=46   |   Status=valid   |
|   REG[13]   |   Value=29   |   Status=valid   |
|   REG[14]   |   Value=171   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 500
--------------------------------
Exb 2          : 0076 add R14, R12, R13
Exb 1          : 0080 add R7, R4, R10
EXa            : 0084 st R14, R7
Decode         : 0088 add R6, R6, #1
Fetch          : 0092 add R5, R5, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=16   |   Status=valid   |
|   REG[ 6]   |   Value=16   |   Status=writing   |
|   REG[ 7]   |   Value=7264   |   Status=writing   |
|   REG[ 8]   |   Value=800   |   Status=valid   |
|   REG[ 9]   |   Value=3200   |   Status=valid   |
|   REG[10]   |   Value=3264   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=46   |   Status=valid   |
|   REG[13]   |   Value=29   |   Status=valid   |
|   REG[14]   |   Value=171   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 501
--------------------------------
Memory 1       : 0076 add R14, R12, R13
Exb 2          : 0080 add R7, R4, R10
Exb 1          : 0084 st R14, R7
EXa            : 0088 add R6, R6, #1
Decode         : 0092 add R5, R5, #1
Fetch          : 0096 set R7, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=16   |   Status=writing   |
|   REG[ 6]   |   Value=16   |   Status=writing   |
|   REG[ 7]   |   Value=7264   |   Status=writing   |
|   REG[ 8]   |   Value=800   |   Status=valid   |
|   REG[ 9]   |   Value=3200   |   Status=valid   |
|   REG[10]   |   Value=3264   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=46   |   Status=valid   |
|   REG[13]   |   Value=29   |   Status=valid   |
|   REG[14]   |   Value=171   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 502
--------------------------------
Memory 2       : 0076 add R14, R12, R13
Memory 1       : 0080 add R7, R4, R10
Exb 2          : 0084 st R14, R7
Exb 1          : 0088 add R6, R6, #1
EXa            : 0092 add R5, R5, #1
Decode         : 0096 set R7, #0
Fetch          : 0100 bez R7, #0036
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=16   |   Status=writing   |
|   REG[ 6]   |   Value=16   |   Status=writing   |
|   REG[ 7]   |   Value=7264   |   Status=writing   |
|   REG[ 8]   |   Value=800   |   Status=valid   |
|   REG[ 9]   |   Value=3200   |   Status=valid   |
|   REG[10]   |   Value=3264   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=46   |   Status=valid   |
|   REG[13]   |   Value=29   |   Status=valid   |
|   REG[14]   |   Value=171   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 503
--------------------------------
Memory 3       : 0076 add R14, R12, R13
Memory 2       : 0080 add R7, R4, R10
Memory 1       : 0084 st R14, R7
Exb 2          : 0088 add R6, R6, #1
Exb 1          : 0092 add R5, R5, #1
EXa            : 0096 set R7, #0
Decode         : 0100 bez R7, #0036
Fetch          : 0104 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=16   |   Status=writing   |
|   REG[ 6]   |   Value=16   |   Status=writing   |
|   REG[ 7]   |   Value=7264   |   Status=writing   |
|   REG[ 8]   |   Value=800   |   Status=valid   |
|   REG[ 9]   |   Value=3200   |   Status=valid   |
|   REG[10]   |   Value=3264   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=46   |   Status=valid   |
|   REG[13]   |   Value=29   |   Status=valid   |
|   REG[14]   |   Value=171   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 504
--------------------------------
Memory 4       : 0076 add R14, R12, R13
Memory 3       : 0080 add R7, R4, R10
Memory 2       : 0084 st R14, R7
Memory 1       : 0088 add R6, R6, #1
Exb 2          : 0092 add R5, R5, #1
Exb 1          : 0096 set R7, #0
EXa            : 0100 bez R7, #0036
Fetch          : 0036 sub R7, R6, R1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=16   |   Status=writing   |
|   REG[ 6]   |   Value=16   |   Status=writing   |
|   REG[ 7]   |   Value=7264   |   Status=writing   |
|   REG[ 8]   |   Value=800   |   Status=valid   |
|   REG[ 9]   |   Value=3200   |   Status=valid   |
|   REG[10]   |   Value=3264   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=46   |   Status=valid   |
|   REG[13]   |   Value=29   |   Status=valid   |
|   REG[14]   |   Value=171   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 505
--------------------------------
Writeback      : 0076 add R14, R12, R13
Memory 4       : 0080 add R7, R4, R10
Memory 3       : 0084 st R14, R7
Memory 2       : 0088 add R6, R6, #1
Memory 1       : 0092 add R5, R5, #1
Exb 2          : 0096 set R7, #0
Exb 1          : 0100 bez R7, #0036
Decode         : 0036 sub R7, R6, R1
Fetch          : 0040 bgez R7, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=16   |   Status=writing   |
|   REG[ 6]   |   Value=16   |   Status=writing   |
|   REG[ 7]   |   Value=7264   |   Status=writing   |
|   REG[ 8]   |   Value=800   |   Status=valid   |
|   REG[ 9]   |   Value=3200   |   Status=valid   |
|   REG[10]   |   Value=3264   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=46   |   Status=valid   |
|   REG[13]   |   Value=29   |   Status=valid   |
|   REG[14]   |   Value=75   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 506
--------------------------------
Writeback      : 0080 add R7, R4, R10
Memory 4       : 0084 st R14, R7
Memory 3       : 0088 add R6, R6, #1
Memory 2       : 0092 add R5, R5, #1
Memory 1       : 0096 set R7, #0
Exb 2          : 0100 bez R7, #0036
EXa            : 0036 sub R7, R6, R1
Decode         : 0040 bgez R7, #0028
Fetch          : 0044 mul R7, R6, #4
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=16   |   Status=writing   |
|   REG[ 6]   |   Value=16   |   Status=writing   |
|   REG[ 7]   |   Value=10264   |   Status=writing   |
|   REG[ 8]   |   Value=800   |   Status=valid   |
|   REG[ 9]   |   Value=3200   |   Status=valid   |
|   REG[10]   |   Value=3264   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=46   |   Status=valid   |
|   REG[13]   |   Value=29   |   Status=valid   |
|   REG[14]   |   Value=75   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 507
--------------------------------
Writeback      : 0084 st R14, R7
Memory 4       : 0088 add R6, R6, #1
Memory 3       : 0092 add R5, R5, #1
Memory 2       : 0096 set R7, #0
Memory 1       : 0100 bez R7, #0036
Exb 1          : 0036 sub R7, R6, R1
EXa            : 0040 bgez R7, #0028
Fetch          : 0044 mul R7, R6, #4
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=16   |   Status=writing   |
|   REG[ 6]   |   Value=16   |   Status=writing   |
|   REG[ 7]   |   Value=10264   |   Status=writing   |
|   REG[ 8]   |   Value=800   |   Status=valid   |
|   REG[ 9]   |   Value=3200   |   Status=valid   |
|   REG[10]   |   Value=3264   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=46   |   Status=valid   |
|   REG[13]   |   Value=29   |   Status=valid   |
|   REG[14]   |   Value=75   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 508
--------------------------------
Writeback      : 0088 add R6, R6, #1
Memory 4       : 0092 add R5, R5, #1
Memory 3       : 0096 set R7, #0
Memory 2       : 0100 bez R7, #0036
Exb 2          : 0036 sub R7, R6, R1
Exb 1          : 0040 bgez R7, #0028
Decode         : 0044 mul R7, R6, #4
Fetch          : 0048 mul R8, R5, R1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=16   |   Status=writing   |
|   REG[ 6]   |   Value=17   |   Status=valid   |
|   REG[ 7]   |   Value=10264   |   Status=writing   |
|   REG[ 8]   |   Value=800   |   Status=valid   |
|   REG[ 9]   |   Value=3200   |   Status=valid   |
|   REG[10]   |   Value=3264   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=46   |   Status=valid   |
|   REG[13]   |   Value=29   |   Status=valid   |
|   REG[14]   |   Value=75   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 509
--------------------------------
Writeback      : 0092 add R5, R5, #1
Memory 4       : 0096 set R7, #0
Memory 3       : 0100 bez R7, #0036
Memory 1       : 0036 sub R7, R6, R1
Exb 2          : 0040 bgez R7, #0028
EXa            : 0044 mul R7, R6, #4
Decode         : 0048 mul R8, R5, R1
Fetch          : 0052 mul R9, R8, #4
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=17   |   Status=valid   |
|   REG[ 6]   |   Value=17   |   Status=valid   |
|   REG[ 7]   |   Value=10264   |   Status=writing   |
|   REG[ 8]   |   Value=800   |   Status=writing   |
|   REG[ 9]   |   Value=3200   |   Status=valid   |
|   REG[10]   |   Value=3264   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=46   |   Status=valid   |
|   REG[13]   |   Value=29   |   Status=valid   |
|   REG[14]   |   Value=75   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 510
--------------------------------
Writeback      : 0096 set R7, #0
Memory 4       : 0100 bez R7, #0036
Memory 2       : 0036 sub R7, R6, R1
Memory 1       : 0040 bgez R7, #0028
Exb 1          : 0044 mul R7, R6, #4
EXa            : 0048 mul R8, R5, R1
Decode         : 0052 mul R9, R8, #4
Fetch          : 0056 add R10, R7, R9
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=17   |   Status=valid   |
|   REG[ 6]   |   Value=17   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=800   |   Status=writing   |
|   REG[ 9]   |   Value=3200   |   Status=valid   |
|   REG[10]   |   Value=3264   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=46   |   Status=valid   |
|   REG[13]   |   Value=29   |   Status=valid   |
|   REG[14]   |   Value=75   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 511
--------------------------------
Writeback      : 0100 bez R7, #0036
Memory 3       : 0036 sub R7, R6, R1
Memory 2       : 0040 bgez R7, #0028
Exb 2          : 0044 mul R7, R6, #4
Exb 1          : 0048 mul R8, R5, R1
Decode         : 0052 mul R9, R8, #4
Fetch          : 0056 add R10, R7, R9
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=17   |   Status=valid   |
|   REG[ 6]   |   Value=17   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=800   |   Status=writing   |
|   REG[ 9]   |   Value=3200   |   Status=valid   |
|   REG[10]   |   Value=3264   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=46   |   Status=valid   |
|   REG[13]   |   Value=29   |   Status=valid   |
|   REG[14]   |   Value=75   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 512
--------------------------------
Memory 4       : 0036 sub R7, R6, R1
Memory 3       : 0040 bgez R7, #0028
Memory 1       : 0044 mul R7, R6, #4
Exb 2          : 0048 mul R8, R5, R1
Decode         : 0052 mul R9, R8, #4
Fetch          : 0056 add R10, R7, R9
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=17   |   Status=valid   |
|   REG[ 6]   |   Value=17   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=800   |   Status=writing   |
|   REG[ 9]   |   Value=3200   |   Status=writing   |
|   REG[10]   |   Value=3264   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=46   |   Status=valid   |
|   REG[13]   |   Value=29   |   Status=valid   |
|   REG[14]   |   Value=75   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 513
--------------------------------
Writeback      : 0036 sub R7, R6, R1
Memory 4       : 0040 bgez R7, #0028
Memory 2       : 0044 mul R7, R6, #4
Memory 1       : 0048 mul R8, R5, R1
EXa            : 0052 mul R9, R8, #4
Decode         : 0056 add R10, R7, R9
Fetch          : 0060 add R7, R2, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=17   |   Status=valid   |
|   REG[ 6]   |   Value=17   |   Status=valid   |
|   REG[ 7]   |   Value=-33   |   Status=writing   |
|   REG[ 8]   |   Value=800   |   Status=writing   |
|   REG[ 9]   |   Value=3200   |   Status=writing   |
|   REG[10]   |   Value=3264   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=46   |   Status=valid   |
|   REG[13]   |   Value=29   |   Status=valid   |
|   REG[14]   |   Value=75   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 514
--------------------------------
Writeback      : 0040 bgez R7, #0028
Memory 3       : 0044 mul R7, R6, #4
Memory 2       : 0048 mul R8, R5, R1
Exb 1          : 0052 mul R9, R8, #4
Decode         : 0056 add R10, R7, R9
Fetch          : 0060 add R7, R2, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=17   |   Status=valid   |
|   REG[ 6]   |   Value=17   |   Status=valid   |
|   REG[ 7]   |   Value=-33   |   Status=writing   |
|   REG[ 8]   |   Value=800   |   Status=writing   |
|   REG[ 9]   |   Value=3200   |   Status=writing   |
|   REG[10]   |   Value=3264   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=46   |   Status=valid   |
|   REG[13]   |   Value=29   |   Status=valid   |
|   REG[14]   |   Value=75   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 515
--------------------------------
Memory 4       : 0044 mul R7, R6, #4
Memory 3       : 0048 mul R8, R5, R1
Exb 2          : 0052 mul R9, R8, #4
Decode         : 0056 add R10, R7, R9
Fetch          : 0060 add R7, R2, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=17   |   Status=valid   |
|   REG[ 6]   |   Value=17   |   Status=valid   |
|   REG[ 7]   |   Value=-33   |   Status=writing   |
|   REG[ 8]   |   Value=800   |   Status=writing   |
|   REG[ 9]   |   Value=3200   |   Status=writing   |
|   REG[10]   |   Value=3264   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=46   |   Status=valid   |
|   REG[13]   |   Value=29   |   Status=valid   |
|   REG[14]   |   Value=75   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 516
--------------------------------
Writeback      : 0044 mul R7, R6, #4
Memory 4       : 0048 mul R8, R5, R1
Memory 1       : 0052 mul R9, R8, #4
EXa            : 0056 add R10, R7, R9
Decode         : 0060 add R7, R2, R10
Fetch          : 0064 ld R12, R7
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=17   |   Status=valid   |
|   REG[ 6]   |   Value=17   |   Status=valid   |
|   REG[ 7]   |   Value=68   |   Status=writing   |
|   REG[ 8]   |   Value=800   |   Status=writing   |
|   REG[ 9]   |   Value=3200   |   Status=writing   |
|   REG[10]   |   Value=3264   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=46   |   Status=valid   |
|   REG[13]   |   Value=29   |   Status=valid   |
|   REG[14]   |   Value=75   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 517
--------------------------------
Writeback      : 0048 mul R8, R5, R1
Memory 2       : 0052 mul R9, R8, #4
Exb 1          : 0056 add R10, R7, R9
EXa            : 0060 add R7, R2, R10
Decode         : 0064 ld R12, R7
Fetch          : 0068 add R7, R3, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=17   |   Status=valid   |
|   REG[ 6]   |   Value=17   |   Status=valid   |
|   REG[ 7]   |   Value=68   |   Status=writing   |
|   REG[ 8]   |   Value=850   |   Status=valid   |
|   REG[ 9]   |   Value=3200   |   Status=writing   |
|   REG[10]   |   Value=3264   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=46   |   Status=writing   |
|   REG[13]   |   Value=29   |   Status=valid   |
|   REG[14]   |   Value=75   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 518
--------------------------------
Memory 3       : 0052 mul R9, R8, #4
Exb 2          : 0056 add R10, R7, R9
Exb 1          : 0060 add R7, R2, R10
EXa            : 0064 ld R12, R7
Decode         : 0068 add R7, R3, R10
Fetch          : 0072 ld R13, R7
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=17   |   Status=valid   |
|   REG[ 6]   |   Value=17   |   Status=valid   |
|   REG[ 7]   |   Value=68   |   Status=writing   |
|   REG[ 8]   |   Value=850   |   Status=valid   |
|   REG[ 9]   |   Value=3200   |   Status=writing   |
|   REG[10]   |   Value=3264   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=46   |   Status=writing   |
|   REG[13]   |   Value=29   |   Status=valid   |
|   REG[14]   |   Value=75   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 519
--------------------------------
Memory 4       : 0052 mul R9, R8, #4
Memory 1       : 0056 add R10, R7, R9
Exb 2          : 0060 add R7, R2, R10
Exb 1          : 0064 ld R12, R7
EXa            : 0068 add R7, R3, R10
Decode         : 0072 ld R13, R7
Fetch          : 0076 add R14, R12, R13
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=17   |   Status=valid   |
|   REG[ 6]   |   Value=17   |   Status=valid   |
|   REG[ 7]   |   Value=68   |   Status=writing   |
|   REG[ 8]   |   Value=850   |   Status=valid   |
|   REG[ 9]   |   Value=3200   |   Status=writing   |
|   REG[10]   |   Value=3264   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=46   |   Status=writing   |
|   REG[13]   |   Value=29   |   Status=writing   |
|   REG[14]   |   Value=75   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 520
--------------------------------
Writeback      : 0052 mul R9, R8, #4
Memory 2       : 0056 add R10, R7, R9
Memory 1       : 0060 add R7, R2, R10
Exb 2          : 0064 ld R12, R7
Exb 1          : 0068 add R7, R3, R10
EXa            : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=17   |   Status=valid   |
|   REG[ 6]   |   Value=17   |   Status=valid   |
|   REG[ 7]   |   Value=68   |   Status=writing   |
|   REG[ 8]   |   Value=850   |   Status=valid   |
|   REG[ 9]   |   Value=3400   |   Status=valid   |
|   REG[10]   |   Value=3264   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=46   |   Status=writing   |
|   REG[13]   |   Value=29   |   Status=writing   |
|   REG[14]   |   Value=75   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 521
--------------------------------
Memory 3       : 0056 add R10, R7, R9
Memory 2       : 0060 add R7, R2, R10
Memory 1       : 0064 ld R12, R7
Exb 2          : 0068 add R7, R3, R10
Exb 1          : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=17   |   Status=valid   |
|   REG[ 6]   |   Value=17   |   Status=valid   |
|   REG[ 7]   |   Value=68   |   Status=writing   |
|   REG[ 8]   |   Value=850   |   Status=valid   |
|   REG[ 9]   |   Value=3400   |   Status=valid   |
|   REG[10]   |   Value=3264   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=46   |   Status=writing   |
|   REG[13]   |   Value=29   |   Status=writing   |
|   REG[14]   |   Value=75   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 522
--------------------------------
Memory 4       : 0056 add R10, R7, R9
Memory 3       : 0060 add R7, R2, R10
Memory 2       : 0064 ld R12, R7
Memory 1       : 0068 add R7, R3, R10
Exb 2          : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=17   |   Status=valid   |
|   REG[ 6]   |   Value=17   |   Status=valid   |
|   REG[ 7]   |   Value=68   |   Status=writing   |
|   REG[ 8]   |   Value=850   |   Status=valid   |
|   REG[ 9]   |   Value=3400   |   Status=valid   |
|   REG[10]   |   Value=3264   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=46   |   Status=writing   |
|   REG[13]   |   Value=29   |   Status=writing   |
|   REG[14]   |   Value=75   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 523
--------------------------------
Writeback      : 0056 add R10, R7, R9
Memory 4       : 0060 add R7, R2, R10
Memory 3       : 0064 ld R12, R7
Memory 2       : 0068 add R7, R3, R10
Memory 1       : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=17   |   Status=valid   |
|   REG[ 6]   |   Value=17   |   Status=valid   |
|   REG[ 7]   |   Value=68   |   Status=writing   |
|   REG[ 8]   |   Value=850   |   Status=valid   |
|   REG[ 9]   |   Value=3400   |   Status=valid   |
|   REG[10]   |   Value=3468   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=46   |   Status=writing   |
|   REG[13]   |   Value=29   |   Status=writing   |
|   REG[14]   |   Value=75   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 524
--------------------------------
Writeback      : 0060 add R7, R2, R10
Memory 4       : 0064 ld R12, R7
Memory 3       : 0068 add R7, R3, R10
Memory 2       : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=17   |   Status=valid   |
|   REG[ 6]   |   Value=17   |   Status=valid   |
|   REG[ 7]   |   Value=4468   |   Status=writing   |
|   REG[ 8]   |   Value=850   |   Status=valid   |
|   REG[ 9]   |   Value=3400   |   Status=valid   |
|   REG[10]   |   Value=3468   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=46   |   Status=writing   |
|   REG[13]   |   Value=29   |   Status=writing   |
|   REG[14]   |   Value=75   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 525
--------------------------------
Writeback      : 0064 ld R12, R7
Memory 4       : 0068 add R7, R3, R10
Memory 3       : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=17   |   Status=valid   |
|   REG[ 6]   |   Value=17   |   Status=valid   |
|   REG[ 7]   |   Value=4468   |   Status=writing   |
|   REG[ 8]   |   Value=850   |   Status=valid   |
|   REG[ 9]   |   Value=3400   |   Status=valid   |
|   REG[10]   |   Value=3468   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=76   |   Status=valid   |
|   REG[13]   |   Value=29   |   Status=writing   |
|   REG[14]   |   Value=75   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 526
--------------------------------
Writeback      : 0068 add R7, R3, R10
Memory 4       : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=17   |   Status=valid   |
|   REG[ 6]   |   Value=17   |   Status=valid   |
|   REG[ 7]   |   Value=7468   |   Status=valid   |
|   REG[ 8]   |   Value=850   |   Status=valid   |
|   REG[ 9]   |   Value=3400   |   Status=valid   |
|   REG[10]   |   Value=3468   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=76   |   Status=valid   |
|   REG[13]   |   Value=29   |   Status=writing   |
|   REG[14]   |   Value=75   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 527
--------------------------------
Writeback      : 0072 ld R13, R7
EXa            : 0076 add R14, R12, R13
Decode         : 0080 add R7, R4, R10
Fetch          : 0084 st R14, R7
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=17   |   Status=valid   |
|   REG[ 6]   |   Value=17   |   Status=valid   |
|   REG[ 7]   |   Value=7468   |   Status=writing   |
|   REG[ 8]   |   Value=850   |   Status=valid   |
|   REG[ 9]   |   Value=3400   |   Status=valid   |
|   REG[10]   |   Value=3468   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=76   |   Status=valid   |
|   REG[13]   |   Value=33   |   Status=valid   |
|   REG[14]   |   Value=75   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 528
--------------------------------
Exb 1          : 0076 add R14, R12, R13
EXa            : 0080 add R7, R4, R10
Decode         : 0084 st R14, R7
Fetch          : 0088 add R6, R6, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=17   |   Status=valid   |
|   REG[ 6]   |   Value=17   |   Status=valid   |
|   REG[ 7]   |   Value=7468   |   Status=writing   |
|   REG[ 8]   |   Value=850   |   Status=valid   |
|   REG[ 9]   |   Value=3400   |   Status=valid   |
|   REG[10]   |   Value=3468   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=76   |   Status=valid   |
|   REG[13]   |   Value=33   |   Status=valid   |
|   REG[14]   |   Value=75   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 529
--------------------------------
Exb 2          : 0076 add R14, R12, R13
Exb 1          : 0080 add R7, R4, R10
EXa            : 0084 st R14, R7
Decode         : 0088 add R6, R6, #1
Fetch          : 0092 add R5, R5, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=17   |   Status=valid   |
|   REG[ 6]   |   Value=17   |   Status=writing   |
|   REG[ 7]   |   Value=7468   |   Status=writing   |
|   REG[ 8]   |   Value=850   |   Status=valid   |
|   REG[ 9]   |   Value=3400   |   Status=valid   |
|   REG[10]   |   Value=3468   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=76   |   Status=valid   |
|   REG[13]   |   Value=33   |   Status=valid   |
|   REG[14]   |   Value=75   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 530
--------------------------------
Memory 1       : 0076 add R14, R12, R13
Exb 2          : 0080 add R7, R4, R10
Exb 1          : 0084 st R14, R7
EXa            : 0088 add R6, R6, #1
Decode         : 0092 add R5, R5, #1
Fetch          : 0096 set R7, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=17   |   Status=writing   |
|   REG[ 6]   |   Value=17   |   Status=writing   |
|   REG[ 7]   |   Value=7468   |   Status=writing   |
|   REG[ 8]   |   Value=850   |   Status=valid   |
|   REG[ 9]   |   Value=3400   |   Status=valid   |
|   REG[10]   |   Value=3468   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=76   |   Status=valid   |
|   REG[13]   |   Value=33   |   Status=valid   |
|   REG[14]   |   Value=75   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 531
--------------------------------
Memory 2       : 0076 add R14, R12, R13
Memory 1       : 0080 add R7, R4, R10
Exb 2          : 0084 st R14, R7
Exb 1          : 0088 add R6, R6, #1
EXa            : 0092 add R5, R5, #1
Decode         : 0096 set R7, #0
Fetch          : 0100 bez R7, #0036
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=17   |   Status=writing   |
|   REG[ 6]   |   Value=17   |   Status=writing   |
|   REG[ 7]   |   Value=7468   |   Status=writing   |
|   REG[ 8]   |   Value=850   |   Status=valid   |
|   REG[ 9]   |   Value=3400   |   Status=valid   |
|   REG[10]   |   Value=3468   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=76   |   Status=valid   |
|   REG[13]   |   Value=33   |   Status=valid   |
|   REG[14]   |   Value=75   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 532
--------------------------------
Memory 3       : 0076 add R14, R12, R13
Memory 2       : 0080 add R7, R4, R10
Memory 1       : 0084 st R14, R7
Exb 2          : 0088 add R6, R6, #1
Exb 1          : 0092 add R5, R5, #1
EXa            : 0096 set R7, #0
Decode         : 0100 bez R7, #0036
Fetch          : 0104 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=17   |   Status=writing   |
|   REG[ 6]   |   Value=17   |   Status=writing   |
|   REG[ 7]   |   Value=7468   |   Status=writing   |
|   REG[ 8]   |   Value=850   |   Status=valid   |
|   REG[ 9]   |   Value=3400   |   Status=valid   |
|   REG[10]   |   Value=3468   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=76   |   Status=valid   |
|   REG[13]   |   Value=33   |   Status=valid   |
|   REG[14]   |   Value=75   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 533
--------------------------------
Memory 4       : 0076 add R14, R12, R13
Memory 3       : 0080 add R7, R4, R10
Memory 2       : 0084 st R14, R7
Memory 1       : 0088 add R6, R6, #1
Exb 2          : 0092 add R5, R5, #1
Exb 1          : 0096 set R7, #0
EXa            : 0100 bez R7, #0036
Fetch          : 0036 sub R7, R6, R1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=17   |   Status=writing   |
|   REG[ 6]   |   Value=17   |   Status=writing   |
|   REG[ 7]   |   Value=7468   |   Status=writing   |
|   REG[ 8]   |   Value=850   |   Status=valid   |
|   REG[ 9]   |   Value=3400   |   Status=valid   |
|   REG[10]   |   Value=3468   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=76   |   Status=valid   |
|   REG[13]   |   Value=33   |   Status=valid   |
|   REG[14]   |   Value=75   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 534
--------------------------------
Writeback      : 0076 add R14, R12, R13
Memory 4       : 0080 add R7, R4, R10
Memory 3       : 0084 st R14, R7
Memory 2       : 0088 add R6, R6, #1
Memory 1       : 0092 add R5, R5, #1
Exb 2          : 0096 set R7, #0
Exb 1          : 0100 bez R7, #0036
Decode         : 0036 sub R7, R6, R1
Fetch          : 0040 bgez R7, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=17   |   Status=writing   |
|   REG[ 6]   |   Value=17   |   Status=writing   |
|   REG[ 7]   |   Value=7468   |   Status=writing   |
|   REG[ 8]   |   Value=850   |   Status=valid   |
|   REG[ 9]   |   Value=3400   |   Status=valid   |
|   REG[10]   |   Value=3468   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=76   |   Status=valid   |
|   REG[13]   |   Value=33   |   Status=valid   |
|   REG[14]   |   Value=109   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 535
--------------------------------
Writeback      : 0080 add R7, R4, R10
Memory 4       : 0084 st R14, R7
Memory 3       : 0088 add R6, R6, #1
Memory 2       : 0092 add R5, R5, #1
Memory 1       : 0096 set R7, #0
Exb 2          : 0100 bez R7, #0036
EXa            : 0036 sub R7, R6, R1
Decode         : 0040 bgez R7, #0028
Fetch          : 0044 mul R7, R6, #4
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=17   |   Status=writing   |
|   REG[ 6]   |   Value=17   |   Status=writing   |
|   REG[ 7]   |   Value=10468   |   Status=writing   |
|   REG[ 8]   |   Value=850   |   Status=valid   |
|   REG[ 9]   |   Value=3400   |   Status=valid   |
|   REG[10]   |   Value=3468   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=76   |   Status=valid   |
|   REG[13]   |   Value=33   |   Status=valid   |
|   REG[14]   |   Value=109   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 536
--------------------------------
Writeback      : 0084 st R14, R7
Memory 4       : 0088 add R6, R6, #1
Memory 3       : 0092 add R5, R5, #1
Memory 2       : 0096 set R7, #0
Memory 1       : 0100 bez R7, #0036
Exb 1          : 0036 sub R7, R6, R1
EXa            : 0040 bgez R7, #0028
Fetch          : 0044 mul R7, R6, #4
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=17   |   Status=writing   |
|   REG[ 6]   |   Value=17   |   Status=writing   |
|   REG[ 7]   |   Value=10468   |   Status=writing   |
|   REG[ 8]   |   Value=850   |   Status=valid   |
|   REG[ 9]   |   Value=3400   |   Status=valid   |
|   REG[10]   |   Value=3468   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=76   |   Status=valid   |
|   REG[13]   |   Value=33   |   Status=valid   |
|   REG[14]   |   Value=109   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 537
--------------------------------
Writeback      : 0088 add R6, R6, #1
Memory 4       : 0092 add R5, R5, #1
Memory 3       : 0096 set R7, #0
Memory 2       : 0100 bez R7, #0036
Exb 2          : 0036 sub R7, R6, R1
Exb 1          : 0040 bgez R7, #0028
Decode         : 0044 mul R7, R6, #4
Fetch          : 0048 mul R8, R5, R1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=17   |   Status=writing   |
|   REG[ 6]   |   Value=18   |   Status=valid   |
|   REG[ 7]   |   Value=10468   |   Status=writing   |
|   REG[ 8]   |   Value=850   |   Status=valid   |
|   REG[ 9]   |   Value=3400   |   Status=valid   |
|   REG[10]   |   Value=3468   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=76   |   Status=valid   |
|   REG[13]   |   Value=33   |   Status=valid   |
|   REG[14]   |   Value=109   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 538
--------------------------------
Writeback      : 0092 add R5, R5, #1
Memory 4       : 0096 set R7, #0
Memory 3       : 0100 bez R7, #0036
Memory 1       : 0036 sub R7, R6, R1
Exb 2          : 0040 bgez R7, #0028
EXa            : 0044 mul R7, R6, #4
Decode         : 0048 mul R8, R5, R1
Fetch          : 0052 mul R9, R8, #4
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=18   |   Status=valid   |
|   REG[ 6]   |   Value=18   |   Status=valid   |
|   REG[ 7]   |   Value=10468   |   Status=writing   |
|   REG[ 8]   |   Value=850   |   Status=writing   |
|   REG[ 9]   |   Value=3400   |   Status=valid   |
|   REG[10]   |   Value=3468   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=76   |   Status=valid   |
|   REG[13]   |   Value=33   |   Status=valid   |
|   REG[14]   |   Value=109   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 539
--------------------------------
Writeback      : 0096 set R7, #0
Memory 4       : 0100 bez R7, #0036
Memory 2       : 0036 sub R7, R6, R1
Memory 1       : 0040 bgez R7, #0028
Exb 1          : 0044 mul R7, R6, #4
EXa            : 0048 mul R8, R5, R1
Decode         : 0052 mul R9, R8, #4
Fetch          : 0056 add R10, R7, R9
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=18   |   Status=valid   |
|   REG[ 6]   |   Value=18   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=850   |   Status=writing   |
|   REG[ 9]   |   Value=3400   |   Status=valid   |
|   REG[10]   |   Value=3468   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=76   |   Status=valid   |
|   REG[13]   |   Value=33   |   Status=valid   |
|   REG[14]   |   Value=109   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 540
--------------------------------
Writeback      : 0100 bez R7, #0036
Memory 3       : 0036 sub R7, R6, R1
Memory 2       : 0040 bgez R7, #0028
Exb 2          : 0044 mul R7, R6, #4
Exb 1          : 0048 mul R8, R5, R1
Decode         : 0052 mul R9, R8, #4
Fetch          : 0056 add R10, R7, R9
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=18   |   Status=valid   |
|   REG[ 6]   |   Value=18   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=850   |   Status=writing   |
|   REG[ 9]   |   Value=3400   |   Status=valid   |
|   REG[10]   |   Value=3468   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=76   |   Status=valid   |
|   REG[13]   |   Value=33   |   Status=valid   |
|   REG[14]   |   Value=109   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 541
--------------------------------
Memory 4       : 0036 sub R7, R6, R1
Memory 3       : 0040 bgez R7, #0028
Memory 1       : 0044 mul R7, R6, #4
Exb 2          : 0048 mul R8, R5, R1
Decode         : 0052 mul R9, R8, #4
Fetch          : 0056 add R10, R7, R9
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=18   |   Status=valid   |
|   REG[ 6]   |   Value=18   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=850   |   Status=writing   |
|   REG[ 9]   |   Value=3400   |   Status=writing   |
|   REG[10]   |   Value=3468   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=76   |   Status=valid   |
|   REG[13]   |   Value=33   |   Status=valid   |
|   REG[14]   |   Value=109   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 542
--------------------------------
Writeback      : 0036 sub R7, R6, R1
Memory 4       : 0040 bgez R7, #0028
Memory 2       : 0044 mul R7, R6, #4
Memory 1       : 0048 mul R8, R5, R1
EXa            : 0052 mul R9, R8, #4
Decode         : 0056 add R10, R7, R9
Fetch          : 0060 add R7, R2, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=18   |   Status=valid   |
|   REG[ 6]   |   Value=18   |   Status=valid   |
|   REG[ 7]   |   Value=-32   |   Status=writing   |
|   REG[ 8]   |   Value=850   |   Status=writing   |
|   REG[ 9]   |   Value=3400   |   Status=writing   |
|   REG[10]   |   Value=3468   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=76   |   Status=valid   |
|   REG[13]   |   Value=33   |   Status=valid   |
|   REG[14]   |   Value=109   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 543
--------------------------------
Writeback      : 0040 bgez R7, #0028
Memory 3       : 0044 mul R7, R6, #4
Memory 2       : 0048 mul R8, R5, R1
Exb 1          : 0052 mul R9, R8, #4
Decode         : 0056 add R10, R7, R9
Fetch          : 0060 add R7, R2, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=18   |   Status=valid   |
|   REG[ 6]   |   Value=18   |   Status=valid   |
|   REG[ 7]   |   Value=-32   |   Status=writing   |
|   REG[ 8]   |   Value=850   |   Status=writing   |
|   REG[ 9]   |   Value=3400   |   Status=writing   |
|   REG[10]   |   Value=3468   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=76   |   Status=valid   |
|   REG[13]   |   Value=33   |   Status=valid   |
|   REG[14]   |   Value=109   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 544
--------------------------------
Memory 4       : 0044 mul R7, R6, #4
Memory 3       : 0048 mul R8, R5, R1
Exb 2          : 0052 mul R9, R8, #4
Decode         : 0056 add R10, R7, R9
Fetch          : 0060 add R7, R2, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=18   |   Status=valid   |
|   REG[ 6]   |   Value=18   |   Status=valid   |
|   REG[ 7]   |   Value=-32   |   Status=writing   |
|   REG[ 8]   |   Value=850   |   Status=writing   |
|   REG[ 9]   |   Value=3400   |   Status=writing   |
|   REG[10]   |   Value=3468   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=76   |   Status=valid   |
|   REG[13]   |   Value=33   |   Status=valid   |
|   REG[14]   |   Value=109   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 545
--------------------------------
Writeback      : 0044 mul R7, R6, #4
Memory 4       : 0048 mul R8, R5, R1
Memory 1       : 0052 mul R9, R8, #4
EXa            : 0056 add R10, R7, R9
Decode         : 0060 add R7, R2, R10
Fetch          : 0064 ld R12, R7
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=18   |   Status=valid   |
|   REG[ 6]   |   Value=18   |   Status=valid   |
|   REG[ 7]   |   Value=72   |   Status=writing   |
|   REG[ 8]   |   Value=850   |   Status=writing   |
|   REG[ 9]   |   Value=3400   |   Status=writing   |
|   REG[10]   |   Value=3468   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=76   |   Status=valid   |
|   REG[13]   |   Value=33   |   Status=valid   |
|   REG[14]   |   Value=109   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 546
--------------------------------
Writeback      : 0048 mul R8, R5, R1
Memory 2       : 0052 mul R9, R8, #4
Exb 1          : 0056 add R10, R7, R9
EXa            : 0060 add R7, R2, R10
Decode         : 0064 ld R12, R7
Fetch          : 0068 add R7, R3, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=18   |   Status=valid   |
|   REG[ 6]   |   Value=18   |   Status=valid   |
|   REG[ 7]   |   Value=72   |   Status=writing   |
|   REG[ 8]   |   Value=900   |   Status=valid   |
|   REG[ 9]   |   Value=3400   |   Status=writing   |
|   REG[10]   |   Value=3468   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=76   |   Status=writing   |
|   REG[13]   |   Value=33   |   Status=valid   |
|   REG[14]   |   Value=109   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 547
--------------------------------
Memory 3       : 0052 mul R9, R8, #4
Exb 2          : 0056 add R10, R7, R9
Exb 1          : 0060 add R7, R2, R10
EXa            : 0064 ld R12, R7
Decode         : 0068 add R7, R3, R10
Fetch          : 0072 ld R13, R7
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=18   |   Status=valid   |
|   REG[ 6]   |   Value=18   |   Status=valid   |
|   REG[ 7]   |   Value=72   |   Status=writing   |
|   REG[ 8]   |   Value=900   |   Status=valid   |
|   REG[ 9]   |   Value=3400   |   Status=writing   |
|   REG[10]   |   Value=3468   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=76   |   Status=writing   |
|   REG[13]   |   Value=33   |   Status=valid   |
|   REG[14]   |   Value=109   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 548
--------------------------------
Memory 4       : 0052 mul R9, R8, #4
Memory 1       : 0056 add R10, R7, R9
Exb 2          : 0060 add R7, R2, R10
Exb 1          : 0064 ld R12, R7
EXa            : 0068 add R7, R3, R10
Decode         : 0072 ld R13, R7
Fetch          : 0076 add R14, R12, R13
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=18   |   Status=valid   |
|   REG[ 6]   |   Value=18   |   Status=valid   |
|   REG[ 7]   |   Value=72   |   Status=writing   |
|   REG[ 8]   |   Value=900   |   Status=valid   |
|   REG[ 9]   |   Value=3400   |   Status=writing   |
|   REG[10]   |   Value=3468   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=76   |   Status=writing   |
|   REG[13]   |   Value=33   |   Status=writing   |
|   REG[14]   |   Value=109   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 549
--------------------------------
Writeback      : 0052 mul R9, R8, #4
Memory 2       : 0056 add R10, R7, R9
Memory 1       : 0060 add R7, R2, R10
Exb 2          : 0064 ld R12, R7
Exb 1          : 0068 add R7, R3, R10
EXa            : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=18   |   Status=valid   |
|   REG[ 6]   |   Value=18   |   Status=valid   |
|   REG[ 7]   |   Value=72   |   Status=writing   |
|   REG[ 8]   |   Value=900   |   Status=valid   |
|   REG[ 9]   |   Value=3600   |   Status=valid   |
|   REG[10]   |   Value=3468   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=76   |   Status=writing   |
|   REG[13]   |   Value=33   |   Status=writing   |
|   REG[14]   |   Value=109   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 550
--------------------------------
Memory 3       : 0056 add R10, R7, R9
Memory 2       : 0060 add R7, R2, R10
Memory 1       : 0064 ld R12, R7
Exb 2          : 0068 add R7, R3, R10
Exb 1          : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=18   |   Status=valid   |
|   REG[ 6]   |   Value=18   |   Status=valid   |
|   REG[ 7]   |   Value=72   |   Status=writing   |
|   REG[ 8]   |   Value=900   |   Status=valid   |
|   REG[ 9]   |   Value=3600   |   Status=valid   |
|   REG[10]   |   Value=3468   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=76   |   Status=writing   |
|   REG[13]   |   Value=33   |   Status=writing   |
|   REG[14]   |   Value=109   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 551
--------------------------------
Memory 4       : 0056 add R10, R7, R9
Memory 3       : 0060 add R7, R2, R10
Memory 2       : 0064 ld R12, R7
Memory 1       : 0068 add R7, R3, R10
Exb 2          : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=18   |   Status=valid   |
|   REG[ 6]   |   Value=18   |   Status=valid   |
|   REG[ 7]   |   Value=72   |   Status=writing   |
|   REG[ 8]   |   Value=900   |   Status=valid   |
|   REG[ 9]   |   Value=3600   |   Status=valid   |
|   REG[10]   |   Value=3468   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=76   |   Status=writing   |
|   REG[13]   |   Value=33   |   Status=writing   |
|   REG[14]   |   Value=109   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 552
--------------------------------
Writeback      : 0056 add R10, R7, R9
Memory 4       : 0060 add R7, R2, R10
Memory 3       : 0064 ld R12, R7
Memory 2       : 0068 add R7, R3, R10
Memory 1       : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=18   |   Status=valid   |
|   REG[ 6]   |   Value=18   |   Status=valid   |
|   REG[ 7]   |   Value=72   |   Status=writing   |
|   REG[ 8]   |   Value=900   |   Status=valid   |
|   REG[ 9]   |   Value=3600   |   Status=valid   |
|   REG[10]   |   Value=3672   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=76   |   Status=writing   |
|   REG[13]   |   Value=33   |   Status=writing   |
|   REG[14]   |   Value=109   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 553
--------------------------------
Writeback      : 0060 add R7, R2, R10
Memory 4       : 0064 ld R12, R7
Memory 3       : 0068 add R7, R3, R10
Memory 2       : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=18   |   Status=valid   |
|   REG[ 6]   |   Value=18   |   Status=valid   |
|   REG[ 7]   |   Value=4672   |   Status=writing   |
|   REG[ 8]   |   Value=900   |   Status=valid   |
|   REG[ 9]   |   Value=3600   |   Status=valid   |
|   REG[10]   |   Value=3672   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=76   |   Status=writing   |
|   REG[13]   |   Value=33   |   Status=writing   |
|   REG[14]   |   Value=109   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 554
--------------------------------
Writeback      : 0064 ld R12, R7
Memory 4       : 0068 add R7, R3, R10
Memory 3       : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=18   |   Status=valid   |
|   REG[ 6]   |   Value=18   |   Status=valid   |
|   REG[ 7]   |   Value=4672   |   Status=writing   |
|   REG[ 8]   |   Value=900   |   Status=valid   |
|   REG[ 9]   |   Value=3600   |   Status=valid   |
|   REG[10]   |   Value=3672   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=63   |   Status=valid   |
|   REG[13]   |   Value=33   |   Status=writing   |
|   REG[14]   |   Value=109   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 555
--------------------------------
Writeback      : 0068 add R7, R3, R10
Memory 4       : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=18   |   Status=valid   |
|   REG[ 6]   |   Value=18   |   Status=valid   |
|   REG[ 7]   |   Value=7672   |   Status=valid   |
|   REG[ 8]   |   Value=900   |   Status=valid   |
|   REG[ 9]   |   Value=3600   |   Status=valid   |
|   REG[10]   |   Value=3672   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=63   |   Status=valid   |
|   REG[13]   |   Value=33   |   Status=writing   |
|   REG[14]   |   Value=109   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 556
--------------------------------
Writeback      : 0072 ld R13, R7
EXa            : 0076 add R14, R12, R13
Decode         : 0080 add R7, R4, R10
Fetch          : 0084 st R14, R7
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=18   |   Status=valid   |
|   REG[ 6]   |   Value=18   |   Status=valid   |
|   REG[ 7]   |   Value=7672   |   Status=writing   |
|   REG[ 8]   |   Value=900   |   Status=valid   |
|   REG[ 9]   |   Value=3600   |   Status=valid   |
|   REG[10]   |   Value=3672   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=63   |   Status=valid   |
|   REG[13]   |   Value=100   |   Status=valid   |
|   REG[14]   |   Value=109   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 557
--------------------------------
Exb 1          : 0076 add R14, R12, R13
EXa            : 0080 add R7, R4, R10
Decode         : 0084 st R14, R7
Fetch          : 0088 add R6, R6, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=18   |   Status=valid   |
|   REG[ 6]   |   Value=18   |   Status=valid   |
|   REG[ 7]   |   Value=7672   |   Status=writing   |
|   REG[ 8]   |   Value=900   |   Status=valid   |
|   REG[ 9]   |   Value=3600   |   Status=valid   |
|   REG[10]   |   Value=3672   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=63   |   Status=valid   |
|   REG[13]   |   Value=100   |   Status=valid   |
|   REG[14]   |   Value=109   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 558
--------------------------------
Exb 2          : 0076 add R14, R12, R13
Exb 1          : 0080 add R7, R4, R10
EXa            : 0084 st R14, R7
Decode         : 0088 add R6, R6, #1
Fetch          : 0092 add R5, R5, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=18   |   Status=valid   |
|   REG[ 6]   |   Value=18   |   Status=writing   |
|   REG[ 7]   |   Value=7672   |   Status=writing   |
|   REG[ 8]   |   Value=900   |   Status=valid   |
|   REG[ 9]   |   Value=3600   |   Status=valid   |
|   REG[10]   |   Value=3672   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=63   |   Status=valid   |
|   REG[13]   |   Value=100   |   Status=valid   |
|   REG[14]   |   Value=109   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 559
--------------------------------
Memory 1       : 0076 add R14, R12, R13
Exb 2          : 0080 add R7, R4, R10
Exb 1          : 0084 st R14, R7
EXa            : 0088 add R6, R6, #1
Decode         : 0092 add R5, R5, #1
Fetch          : 0096 set R7, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=18   |   Status=writing   |
|   REG[ 6]   |   Value=18   |   Status=writing   |
|   REG[ 7]   |   Value=7672   |   Status=writing   |
|   REG[ 8]   |   Value=900   |   Status=valid   |
|   REG[ 9]   |   Value=3600   |   Status=valid   |
|   REG[10]   |   Value=3672   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=63   |   Status=valid   |
|   REG[13]   |   Value=100   |   Status=valid   |
|   REG[14]   |   Value=109   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 560
--------------------------------
Memory 2       : 0076 add R14, R12, R13
Memory 1       : 0080 add R7, R4, R10
Exb 2          : 0084 st R14, R7
Exb 1          : 0088 add R6, R6, #1
EXa            : 0092 add R5, R5, #1
Decode         : 0096 set R7, #0
Fetch          : 0100 bez R7, #0036
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=18   |   Status=writing   |
|   REG[ 6]   |   Value=18   |   Status=writing   |
|   REG[ 7]   |   Value=7672   |   Status=writing   |
|   REG[ 8]   |   Value=900   |   Status=valid   |
|   REG[ 9]   |   Value=3600   |   Status=valid   |
|   REG[10]   |   Value=3672   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=63   |   Status=valid   |
|   REG[13]   |   Value=100   |   Status=valid   |
|   REG[14]   |   Value=109   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 561
--------------------------------
Memory 3       : 0076 add R14, R12, R13
Memory 2       : 0080 add R7, R4, R10
Memory 1       : 0084 st R14, R7
Exb 2          : 0088 add R6, R6, #1
Exb 1          : 0092 add R5, R5, #1
EXa            : 0096 set R7, #0
Decode         : 0100 bez R7, #0036
Fetch          : 0104 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=18   |   Status=writing   |
|   REG[ 6]   |   Value=18   |   Status=writing   |
|   REG[ 7]   |   Value=7672   |   Status=writing   |
|   REG[ 8]   |   Value=900   |   Status=valid   |
|   REG[ 9]   |   Value=3600   |   Status=valid   |
|   REG[10]   |   Value=3672   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=63   |   Status=valid   |
|   REG[13]   |   Value=100   |   Status=valid   |
|   REG[14]   |   Value=109   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 562
--------------------------------
Memory 4       : 0076 add R14, R12, R13
Memory 3       : 0080 add R7, R4, R10
Memory 2       : 0084 st R14, R7
Memory 1       : 0088 add R6, R6, #1
Exb 2          : 0092 add R5, R5, #1
Exb 1          : 0096 set R7, #0
EXa            : 0100 bez R7, #0036
Fetch          : 0036 sub R7, R6, R1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=18   |   Status=writing   |
|   REG[ 6]   |   Value=18   |   Status=writing   |
|   REG[ 7]   |   Value=7672   |   Status=writing   |
|   REG[ 8]   |   Value=900   |   Status=valid   |
|   REG[ 9]   |   Value=3600   |   Status=valid   |
|   REG[10]   |   Value=3672   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=63   |   Status=valid   |
|   REG[13]   |   Value=100   |   Status=valid   |
|   REG[14]   |   Value=109   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 563
--------------------------------
Writeback      : 0076 add R14, R12, R13
Memory 4       : 0080 add R7, R4, R10
Memory 3       : 0084 st R14, R7
Memory 2       : 0088 add R6, R6, #1
Memory 1       : 0092 add R5, R5, #1
Exb 2          : 0096 set R7, #0
Exb 1          : 0100 bez R7, #0036
Decode         : 0036 sub R7, R6, R1
Fetch          : 0040 bgez R7, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=18   |   Status=writing   |
|   REG[ 6]   |   Value=18   |   Status=writing   |
|   REG[ 7]   |   Value=7672   |   Status=writing   |
|   REG[ 8]   |   Value=900   |   Status=valid   |
|   REG[ 9]   |   Value=3600   |   Status=valid   |
|   REG[10]   |   Value=3672   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=63   |   Status=valid   |
|   REG[13]   |   Value=100   |   Status=valid   |
|   REG[14]   |   Value=163   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 564
--------------------------------
Writeback      : 0080 add R7, R4, R10
Memory 4       : 0084 st R14, R7
Memory 3       : 0088 add R6, R6, #1
Memory 2       : 0092 add R5, R5, #1
Memory 1       : 0096 set R7, #0
Exb 2          : 0100 bez R7, #0036
EXa            : 0036 sub R7, R6, R1
Decode         : 0040 bgez R7, #0028
Fetch          : 0044 mul R7, R6, #4
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=18   |   Status=writing   |
|   REG[ 6]   |   Value=18   |   Status=writing   |
|   REG[ 7]   |   Value=10672   |   Status=writing   |
|   REG[ 8]   |   Value=900   |   Status=valid   |
|   REG[ 9]   |   Value=3600   |   Status=valid   |
|   REG[10]   |   Value=3672   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=63   |   Status=valid   |
|   REG[13]   |   Value=100   |   Status=valid   |
|   REG[14]   |   Value=163   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 565
--------------------------------
Writeback      : 0084 st R14, R7
Memory 4       : 0088 add R6, R6, #1
Memory 3       : 0092 add R5, R5, #1
Memory 2       : 0096 set R7, #0
Memory 1       : 0100 bez R7, #0036
Exb 1          : 0036 sub R7, R6, R1
EXa            : 0040 bgez R7, #0028
Fetch          : 0044 mul R7, R6, #4
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=18   |   Status=writing   |
|   REG[ 6]   |   Value=18   |   Status=writing   |
|   REG[ 7]   |   Value=10672   |   Status=writing   |
|   REG[ 8]   |   Value=900   |   Status=valid   |
|   REG[ 9]   |   Value=3600   |   Status=valid   |
|   REG[10]   |   Value=3672   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=63   |   Status=valid   |
|   REG[13]   |   Value=100   |   Status=valid   |
|   REG[14]   |   Value=163   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 566
--------------------------------
Writeback      : 0088 add R6, R6, #1
Memory 4       : 0092 add R5, R5, #1
Memory 3       : 0096 set R7, #0
Memory 2       : 0100 bez R7, #0036
Exb 2          : 0036 sub R7, R6, R1
Exb 1          : 0040 bgez R7, #0028
Decode         : 0044 mul R7, R6, #4
Fetch          : 0048 mul R8, R5, R1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=18   |   Status=writing   |
|   REG[ 6]   |   Value=19   |   Status=valid   |
|   REG[ 7]   |   Value=10672   |   Status=writing   |
|   REG[ 8]   |   Value=900   |   Status=valid   |
|   REG[ 9]   |   Value=3600   |   Status=valid   |
|   REG[10]   |   Value=3672   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=63   |   Status=valid   |
|   REG[13]   |   Value=100   |   Status=valid   |
|   REG[14]   |   Value=163   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 567
--------------------------------
Writeback      : 0092 add R5, R5, #1
Memory 4       : 0096 set R7, #0
Memory 3       : 0100 bez R7, #0036
Memory 1       : 0036 sub R7, R6, R1
Exb 2          : 0040 bgez R7, #0028
EXa            : 0044 mul R7, R6, #4
Decode         : 0048 mul R8, R5, R1
Fetch          : 0052 mul R9, R8, #4
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=19   |   Status=valid   |
|   REG[ 6]   |   Value=19   |   Status=valid   |
|   REG[ 7]   |   Value=10672   |   Status=writing   |
|   REG[ 8]   |   Value=900   |   Status=writing   |
|   REG[ 9]   |   Value=3600   |   Status=valid   |
|   REG[10]   |   Value=3672   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=63   |   Status=valid   |
|   REG[13]   |   Value=100   |   Status=valid   |
|   REG[14]   |   Value=163   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 568
--------------------------------
Writeback      : 0096 set R7, #0
Memory 4       : 0100 bez R7, #0036
Memory 2       : 0036 sub R7, R6, R1
Memory 1       : 0040 bgez R7, #0028
Exb 1          : 0044 mul R7, R6, #4
EXa            : 0048 mul R8, R5, R1
Decode         : 0052 mul R9, R8, #4
Fetch          : 0056 add R10, R7, R9
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=19   |   Status=valid   |
|   REG[ 6]   |   Value=19   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=900   |   Status=writing   |
|   REG[ 9]   |   Value=3600   |   Status=valid   |
|   REG[10]   |   Value=3672   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=63   |   Status=valid   |
|   REG[13]   |   Value=100   |   Status=valid   |
|   REG[14]   |   Value=163   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 569
--------------------------------
Writeback      : 0100 bez R7, #0036
Memory 3       : 0036 sub R7, R6, R1
Memory 2       : 0040 bgez R7, #0028
Exb 2          : 0044 mul R7, R6, #4
Exb 1          : 0048 mul R8, R5, R1
Decode         : 0052 mul R9, R8, #4
Fetch          : 0056 add R10, R7, R9
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=19   |   Status=valid   |
|   REG[ 6]   |   Value=19   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=900   |   Status=writing   |
|   REG[ 9]   |   Value=3600   |   Status=valid   |
|   REG[10]   |   Value=3672   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=63   |   Status=valid   |
|   REG[13]   |   Value=100   |   Status=valid   |
|   REG[14]   |   Value=163   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 570
--------------------------------
Memory 4       : 0036 sub R7, R6, R1
Memory 3       : 0040 bgez R7, #0028
Memory 1       : 0044 mul R7, R6, #4
Exb 2          : 0048 mul R8, R5, R1
Decode         : 0052 mul R9, R8, #4
Fetch          : 0056 add R10, R7, R9
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=19   |   Status=valid   |
|   REG[ 6]   |   Value=19   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=900   |   Status=writing   |
|   REG[ 9]   |   Value=3600   |   Status=writing   |
|   REG[10]   |   Value=3672   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=63   |   Status=valid   |
|   REG[13]   |   Value=100   |   Status=valid   |
|   REG[14]   |   Value=163   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 571
--------------------------------
Writeback      : 0036 sub R7, R6, R1
Memory 4       : 0040 bgez R7, #0028
Memory 2       : 0044 mul R7, R6, #4
Memory 1       : 0048 mul R8, R5, R1
EXa            : 0052 mul R9, R8, #4
Decode         : 0056 add R10, R7, R9
Fetch          : 0060 add R7, R2, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=19   |   Status=valid   |
|   REG[ 6]   |   Value=19   |   Status=valid   |
|   REG[ 7]   |   Value=-31   |   Status=writing   |
|   REG[ 8]   |   Value=900   |   Status=writing   |
|   REG[ 9]   |   Value=3600   |   Status=writing   |
|   REG[10]   |   Value=3672   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=63   |   Status=valid   |
|   REG[13]   |   Value=100   |   Status=valid   |
|   REG[14]   |   Value=163   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 572
--------------------------------
Writeback      : 0040 bgez R7, #0028
Memory 3       : 0044 mul R7, R6, #4
Memory 2       : 0048 mul R8, R5, R1
Exb 1          : 0052 mul R9, R8, #4
Decode         : 0056 add R10, R7, R9
Fetch          : 0060 add R7, R2, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=19   |   Status=valid   |
|   REG[ 6]   |   Value=19   |   Status=valid   |
|   REG[ 7]   |   Value=-31   |   Status=writing   |
|   REG[ 8]   |   Value=900   |   Status=writing   |
|   REG[ 9]   |   Value=3600   |   Status=writing   |
|   REG[10]   |   Value=3672   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=63   |   Status=valid   |
|   REG[13]   |   Value=100   |   Status=valid   |
|   REG[14]   |   Value=163   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 573
--------------------------------
Memory 4       : 0044 mul R7, R6, #4
Memory 3       : 0048 mul R8, R5, R1
Exb 2          : 0052 mul R9, R8, #4
Decode         : 0056 add R10, R7, R9
Fetch          : 0060 add R7, R2, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=19   |   Status=valid   |
|   REG[ 6]   |   Value=19   |   Status=valid   |
|   REG[ 7]   |   Value=-31   |   Status=writing   |
|   REG[ 8]   |   Value=900   |   Status=writing   |
|   REG[ 9]   |   Value=3600   |   Status=writing   |
|   REG[10]   |   Value=3672   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=63   |   Status=valid   |
|   REG[13]   |   Value=100   |   Status=valid   |
|   REG[14]   |   Value=163   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 574
--------------------------------
Writeback      : 0044 mul R7, R6, #4
Memory 4       : 0048 mul R8, R5, R1
Memory 1       : 0052 mul R9, R8, #4
EXa            : 0056 add R10, R7, R9
Decode         : 0060 add R7, R2, R10
Fetch          : 0064 ld R12, R7
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=19   |   Status=valid   |
|   REG[ 6]   |   Value=19   |   Status=valid   |
|   REG[ 7]   |   Value=76   |   Status=writing   |
|   REG[ 8]   |   Value=900   |   Status=writing   |
|   REG[ 9]   |   Value=3600   |   Status=writing   |
|   REG[10]   |   Value=3672   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=63   |   Status=valid   |
|   REG[13]   |   Value=100   |   Status=valid   |
|   REG[14]   |   Value=163   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 575
--------------------------------
Writeback      : 0048 mul R8, R5, R1
Memory 2       : 0052 mul R9, R8, #4
Exb 1          : 0056 add R10, R7, R9
EXa            : 0060 add R7, R2, R10
Decode         : 0064 ld R12, R7
Fetch          : 0068 add R7, R3, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=19   |   Status=valid   |
|   REG[ 6]   |   Value=19   |   Status=valid   |
|   REG[ 7]   |   Value=76   |   Status=writing   |
|   REG[ 8]   |   Value=950   |   Status=valid   |
|   REG[ 9]   |   Value=3600   |   Status=writing   |
|   REG[10]   |   Value=3672   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=63   |   Status=writing   |
|   REG[13]   |   Value=100   |   Status=valid   |
|   REG[14]   |   Value=163   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 576
--------------------------------
Memory 3       : 0052 mul R9, R8, #4
Exb 2          : 0056 add R10, R7, R9
Exb 1          : 0060 add R7, R2, R10
EXa            : 0064 ld R12, R7
Decode         : 0068 add R7, R3, R10
Fetch          : 0072 ld R13, R7
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=19   |   Status=valid   |
|   REG[ 6]   |   Value=19   |   Status=valid   |
|   REG[ 7]   |   Value=76   |   Status=writing   |
|   REG[ 8]   |   Value=950   |   Status=valid   |
|   REG[ 9]   |   Value=3600   |   Status=writing   |
|   REG[10]   |   Value=3672   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=63   |   Status=writing   |
|   REG[13]   |   Value=100   |   Status=valid   |
|   REG[14]   |   Value=163   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 577
--------------------------------
Memory 4       : 0052 mul R9, R8, #4
Memory 1       : 0056 add R10, R7, R9
Exb 2          : 0060 add R7, R2, R10
Exb 1          : 0064 ld R12, R7
EXa            : 0068 add R7, R3, R10
Decode         : 0072 ld R13, R7
Fetch          : 0076 add R14, R12, R13
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=19   |   Status=valid   |
|   REG[ 6]   |   Value=19   |   Status=valid   |
|   REG[ 7]   |   Value=76   |   Status=writing   |
|   REG[ 8]   |   Value=950   |   Status=valid   |
|   REG[ 9]   |   Value=3600   |   Status=writing   |
|   REG[10]   |   Value=3672   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=63   |   Status=writing   |
|   REG[13]   |   Value=100   |   Status=writing   |
|   REG[14]   |   Value=163   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 578
--------------------------------
Writeback      : 0052 mul R9, R8, #4
Memory 2       : 0056 add R10, R7, R9
Memory 1       : 0060 add R7, R2, R10
Exb 2          : 0064 ld R12, R7
Exb 1          : 0068 add R7, R3, R10
EXa            : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=19   |   Status=valid   |
|   REG[ 6]   |   Value=19   |   Status=valid   |
|   REG[ 7]   |   Value=76   |   Status=writing   |
|   REG[ 8]   |   Value=950   |   Status=valid   |
|   REG[ 9]   |   Value=3800   |   Status=valid   |
|   REG[10]   |   Value=3672   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=63   |   Status=writing   |
|   REG[13]   |   Value=100   |   Status=writing   |
|   REG[14]   |   Value=163   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 579
--------------------------------
Memory 3       : 0056 add R10, R7, R9
Memory 2       : 0060 add R7, R2, R10
Memory 1       : 0064 ld R12, R7
Exb 2          : 0068 add R7, R3, R10
Exb 1          : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=19   |   Status=valid   |
|   REG[ 6]   |   Value=19   |   Status=valid   |
|   REG[ 7]   |   Value=76   |   Status=writing   |
|   REG[ 8]   |   Value=950   |   Status=valid   |
|   REG[ 9]   |   Value=3800   |   Status=valid   |
|   REG[10]   |   Value=3672   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=63   |   Status=writing   |
|   REG[13]   |   Value=100   |   Status=writing   |
|   REG[14]   |   Value=163   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 580
--------------------------------
Memory 4       : 0056 add R10, R7, R9
Memory 3       : 0060 add R7, R2, R10
Memory 2       : 0064 ld R12, R7
Memory 1       : 0068 add R7, R3, R10
Exb 2          : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=19   |   Status=valid   |
|   REG[ 6]   |   Value=19   |   Status=valid   |
|   REG[ 7]   |   Value=76   |   Status=writing   |
|   REG[ 8]   |   Value=950   |   Status=valid   |
|   REG[ 9]   |   Value=3800   |   Status=valid   |
|   REG[10]   |   Value=3672   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=63   |   Status=writing   |
|   REG[13]   |   Value=100   |   Status=writing   |
|   REG[14]   |   Value=163   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 581
--------------------------------
Writeback      : 0056 add R10, R7, R9
Memory 4       : 0060 add R7, R2, R10
Memory 3       : 0064 ld R12, R7
Memory 2       : 0068 add R7, R3, R10
Memory 1       : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=19   |   Status=valid   |
|   REG[ 6]   |   Value=19   |   Status=valid   |
|   REG[ 7]   |   Value=76   |   Status=writing   |
|   REG[ 8]   |   Value=950   |   Status=valid   |
|   REG[ 9]   |   Value=3800   |   Status=valid   |
|   REG[10]   |   Value=3876   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=63   |   Status=writing   |
|   REG[13]   |   Value=100   |   Status=writing   |
|   REG[14]   |   Value=163   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 582
--------------------------------
Writeback      : 0060 add R7, R2, R10
Memory 4       : 0064 ld R12, R7
Memory 3       : 0068 add R7, R3, R10
Memory 2       : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=19   |   Status=valid   |
|   REG[ 6]   |   Value=19   |   Status=valid   |
|   REG[ 7]   |   Value=4876   |   Status=writing   |
|   REG[ 8]   |   Value=950   |   Status=valid   |
|   REG[ 9]   |   Value=3800   |   Status=valid   |
|   REG[10]   |   Value=3876   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=63   |   Status=writing   |
|   REG[13]   |   Value=100   |   Status=writing   |
|   REG[14]   |   Value=163   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 583
--------------------------------
Writeback      : 0064 ld R12, R7
Memory 4       : 0068 add R7, R3, R10
Memory 3       : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=19   |   Status=valid   |
|   REG[ 6]   |   Value=19   |   Status=valid   |
|   REG[ 7]   |   Value=4876   |   Status=writing   |
|   REG[ 8]   |   Value=950   |   Status=valid   |
|   REG[ 9]   |   Value=3800   |   Status=valid   |
|   REG[10]   |   Value=3876   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=96   |   Status=valid   |
|   REG[13]   |   Value=100   |   Status=writing   |
|   REG[14]   |   Value=163   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 584
--------------------------------
Writeback      : 0068 add R7, R3, R10
Memory 4       : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=19   |   Status=valid   |
|   REG[ 6]   |   Value=19   |   Status=valid   |
|   REG[ 7]   |   Value=7876   |   Status=valid   |
|   REG[ 8]   |   Value=950   |   Status=valid   |
|   REG[ 9]   |   Value=3800   |   Status=valid   |
|   REG[10]   |   Value=3876   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=96   |   Status=valid   |
|   REG[13]   |   Value=100   |   Status=writing   |
|   REG[14]   |   Value=163   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 585
--------------------------------
Writeback      : 0072 ld R13, R7
EXa            : 0076 add R14, R12, R13
Decode         : 0080 add R7, R4, R10
Fetch          : 0084 st R14, R7
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=19   |   Status=valid   |
|   REG[ 6]   |   Value=19   |   Status=valid   |
|   REG[ 7]   |   Value=7876   |   Status=writing   |
|   REG[ 8]   |   Value=950   |   Status=valid   |
|   REG[ 9]   |   Value=3800   |   Status=valid   |
|   REG[10]   |   Value=3876   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=96   |   Status=valid   |
|   REG[13]   |   Value=114   |   Status=valid   |
|   REG[14]   |   Value=163   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 586
--------------------------------
Exb 1          : 0076 add R14, R12, R13
EXa            : 0080 add R7, R4, R10
Decode         : 0084 st R14, R7
Fetch          : 0088 add R6, R6, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=19   |   Status=valid   |
|   REG[ 6]   |   Value=19   |   Status=valid   |
|   REG[ 7]   |   Value=7876   |   Status=writing   |
|   REG[ 8]   |   Value=950   |   Status=valid   |
|   REG[ 9]   |   Value=3800   |   Status=valid   |
|   REG[10]   |   Value=3876   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=96   |   Status=valid   |
|   REG[13]   |   Value=114   |   Status=valid   |
|   REG[14]   |   Value=163   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 587
--------------------------------
Exb 2          : 0076 add R14, R12, R13
Exb 1          : 0080 add R7, R4, R10
EXa            : 0084 st R14, R7
Decode         : 0088 add R6, R6, #1
Fetch          : 0092 add R5, R5, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=19   |   Status=valid   |
|   REG[ 6]   |   Value=19   |   Status=writing   |
|   REG[ 7]   |   Value=7876   |   Status=writing   |
|   REG[ 8]   |   Value=950   |   Status=valid   |
|   REG[ 9]   |   Value=3800   |   Status=valid   |
|   REG[10]   |   Value=3876   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=96   |   Status=valid   |
|   REG[13]   |   Value=114   |   Status=valid   |
|   REG[14]   |   Value=163   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 588
--------------------------------
Memory 1       : 0076 add R14, R12, R13
Exb 2          : 0080 add R7, R4, R10
Exb 1          : 0084 st R14, R7
EXa            : 0088 add R6, R6, #1
Decode         : 0092 add R5, R5, #1
Fetch          : 0096 set R7, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=19   |   Status=writing   |
|   REG[ 6]   |   Value=19   |   Status=writing   |
|   REG[ 7]   |   Value=7876   |   Status=writing   |
|   REG[ 8]   |   Value=950   |   Status=valid   |
|   REG[ 9]   |   Value=3800   |   Status=valid   |
|   REG[10]   |   Value=3876   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=96   |   Status=valid   |
|   REG[13]   |   Value=114   |   Status=valid   |
|   REG[14]   |   Value=163   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 589
--------------------------------
Memory 2       : 0076 add R14, R12, R13
Memory 1       : 0080 add R7, R4, R10
Exb 2          : 0084 st R14, R7
Exb 1          : 0088 add R6, R6, #1
EXa            : 0092 add R5, R5, #1
Decode         : 0096 set R7, #0
Fetch          : 0100 bez R7, #0036
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=19   |   Status=writing   |
|   REG[ 6]   |   Value=19   |   Status=writing   |
|   REG[ 7]   |   Value=7876   |   Status=writing   |
|   REG[ 8]   |   Value=950   |   Status=valid   |
|   REG[ 9]   |   Value=3800   |   Status=valid   |
|   REG[10]   |   Value=3876   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=96   |   Status=valid   |
|   REG[13]   |   Value=114   |   Status=valid   |
|   REG[14]   |   Value=163   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 590
--------------------------------
Memory 3       : 0076 add R14, R12, R13
Memory 2       : 0080 add R7, R4, R10
Memory 1       : 0084 st R14, R7
Exb 2          : 0088 add R6, R6, #1
Exb 1          : 0092 add R5, R5, #1
EXa            : 0096 set R7, #0
Decode         : 0100 bez R7, #0036
Fetch          : 0104 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=19   |   Status=writing   |
|   REG[ 6]   |   Value=19   |   Status=writing   |
|   REG[ 7]   |   Value=7876   |   Status=writing   |
|   REG[ 8]   |   Value=950   |   Status=valid   |
|   REG[ 9]   |   Value=3800   |   Status=valid   |
|   REG[10]   |   Value=3876   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=96   |   Status=valid   |
|   REG[13]   |   Value=114   |   Status=valid   |
|   REG[14]   |   Value=163   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 591
--------------------------------
Memory 4       : 0076 add R14, R12, R13
Memory 3       : 0080 add R7, R4, R10
Memory 2       : 0084 st R14, R7
Memory 1       : 0088 add R6, R6, #1
Exb 2          : 0092 add R5, R5, #1
Exb 1          : 0096 set R7, #0
EXa            : 0100 bez R7, #0036
Fetch          : 0036 sub R7, R6, R1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=19   |   Status=writing   |
|   REG[ 6]   |   Value=19   |   Status=writing   |
|   REG[ 7]   |   Value=7876   |   Status=writing   |
|   REG[ 8]   |   Value=950   |   Status=valid   |
|   REG[ 9]   |   Value=3800   |   Status=valid   |
|   REG[10]   |   Value=3876   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=96   |   Status=valid   |
|   REG[13]   |   Value=114   |   Status=valid   |
|   REG[14]   |   Value=163   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 592
--------------------------------
Writeback      : 0076 add R14, R12, R13
Memory 4       : 0080 add R7, R4, R10
Memory 3       : 0084 st R14, R7
Memory 2       : 0088 add R6, R6, #1
Memory 1       : 0092 add R5, R5, #1
Exb 2          : 0096 set R7, #0
Exb 1          : 0100 bez R7, #0036
Decode         : 0036 sub R7, R6, R1
Fetch          : 0040 bgez R7, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=19   |   Status=writing   |
|   REG[ 6]   |   Value=19   |   Status=writing   |
|   REG[ 7]   |   Value=7876   |   Status=writing   |
|   REG[ 8]   |   Value=950   |   Status=valid   |
|   REG[ 9]   |   Value=3800   |   Status=valid   |
|   REG[10]   |   Value=3876   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=96   |   Status=valid   |
|   REG[13]   |   Value=114   |   Status=valid   |
|   REG[14]   |   Value=210   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 593
--------------------------------
Writeback      : 0080 add R7, R4, R10
Memory 4       : 0084 st R14, R7
Memory 3       : 0088 add R6, R6, #1
Memory 2       : 0092 add R5, R5, #1
Memory 1       : 0096 set R7, #0
Exb 2          : 0100 bez R7, #0036
EXa            : 0036 sub R7, R6, R1
Decode         : 0040 bgez R7, #0028
Fetch          : 0044 mul R7, R6, #4
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=19   |   Status=writing   |
|   REG[ 6]   |   Value=19   |   Status=writing   |
|   REG[ 7]   |   Value=10876   |   Status=writing   |
|   REG[ 8]   |   Value=950   |   Status=valid   |
|   REG[ 9]   |   Value=3800   |   Status=valid   |
|   REG[10]   |   Value=3876   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=96   |   Status=valid   |
|   REG[13]   |   Value=114   |   Status=valid   |
|   REG[14]   |   Value=210   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 594
--------------------------------
Writeback      : 0084 st R14, R7
Memory 4       : 0088 add R6, R6, #1
Memory 3       : 0092 add R5, R5, #1
Memory 2       : 0096 set R7, #0
Memory 1       : 0100 bez R7, #0036
Exb 1          : 0036 sub R7, R6, R1
EXa            : 0040 bgez R7, #0028
Fetch          : 0044 mul R7, R6, #4
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=19   |   Status=writing   |
|   REG[ 6]   |   Value=19   |   Status=writing   |
|   REG[ 7]   |   Value=10876   |   Status=writing   |
|   REG[ 8]   |   Value=950   |   Status=valid   |
|   REG[ 9]   |   Value=3800   |   Status=valid   |
|   REG[10]   |   Value=3876   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=96   |   Status=valid   |
|   REG[13]   |   Value=114   |   Status=valid   |
|   REG[14]   |   Value=210   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 595
--------------------------------
Writeback      : 0088 add R6, R6, #1
Memory 4       : 0092 add R5, R5, #1
Memory 3       : 0096 set R7, #0
Memory 2       : 0100 bez R7, #0036
Exb 2          : 0036 sub R7, R6, R1
Exb 1          : 0040 bgez R7, #0028
Decode         : 0044 mul R7, R6, #4
Fetch          : 0048 mul R8, R5, R1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=19   |   Status=writing   |
|   REG[ 6]   |   Value=20   |   Status=valid   |
|   REG[ 7]   |   Value=10876   |   Status=writing   |
|   REG[ 8]   |   Value=950   |   Status=valid   |
|   REG[ 9]   |   Value=3800   |   Status=valid   |
|   REG[10]   |   Value=3876   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=96   |   Status=valid   |
|   REG[13]   |   Value=114   |   Status=valid   |
|   REG[14]   |   Value=210   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 596
--------------------------------
Writeback      : 0092 add R5, R5, #1
Memory 4       : 0096 set R7, #0
Memory 3       : 0100 bez R7, #0036
Memory 1       : 0036 sub R7, R6, R1
Exb 2          : 0040 bgez R7, #0028
EXa            : 0044 mul R7, R6, #4
Decode         : 0048 mul R8, R5, R1
Fetch          : 0052 mul R9, R8, #4
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=20   |   Status=valid   |
|   REG[ 6]   |   Value=20   |   Status=valid   |
|   REG[ 7]   |   Value=10876   |   Status=writing   |
|   REG[ 8]   |   Value=950   |   Status=writing   |
|   REG[ 9]   |   Value=3800   |   Status=valid   |
|   REG[10]   |   Value=3876   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=96   |   Status=valid   |
|   REG[13]   |   Value=114   |   Status=valid   |
|   REG[14]   |   Value=210   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 597
--------------------------------
Writeback      : 0096 set R7, #0
Memory 4       : 0100 bez R7, #0036
Memory 2       : 0036 sub R7, R6, R1
Memory 1       : 0040 bgez R7, #0028
Exb 1          : 0044 mul R7, R6, #4
EXa            : 0048 mul R8, R5, R1
Decode         : 0052 mul R9, R8, #4
Fetch          : 0056 add R10, R7, R9
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=20   |   Status=valid   |
|   REG[ 6]   |   Value=20   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=950   |   Status=writing   |
|   REG[ 9]   |   Value=3800   |   Status=valid   |
|   REG[10]   |   Value=3876   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=96   |   Status=valid   |
|   REG[13]   |   Value=114   |   Status=valid   |
|   REG[14]   |   Value=210   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 598
--------------------------------
Writeback      : 0100 bez R7, #0036
Memory 3       : 0036 sub R7, R6, R1
Memory 2       : 0040 bgez R7, #0028
Exb 2          : 0044 mul R7, R6, #4
Exb 1          : 0048 mul R8, R5, R1
Decode         : 0052 mul R9, R8, #4
Fetch          : 0056 add R10, R7, R9
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=20   |   Status=valid   |
|   REG[ 6]   |   Value=20   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=950   |   Status=writing   |
|   REG[ 9]   |   Value=3800   |   Status=valid   |
|   REG[10]   |   Value=3876   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=96   |   Status=valid   |
|   REG[13]   |   Value=114   |   Status=valid   |
|   REG[14]   |   Value=210   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 599
--------------------------------
Memory 4       : 0036 sub R7, R6, R1
Memory 3       : 0040 bgez R7, #0028
Memory 1       : 0044 mul R7, R6, #4
Exb 2          : 0048 mul R8, R5, R1
Decode         : 0052 mul R9, R8, #4
Fetch          : 0056 add R10, R7, R9
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=20   |   Status=valid   |
|   REG[ 6]   |   Value=20   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=950   |   Status=writing   |
|   REG[ 9]   |   Value=3800   |   Status=writing   |
|   REG[10]   |   Value=3876   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=96   |   Status=valid   |
|   REG[13]   |   Value=114   |   Status=valid   |
|   REG[14]   |   Value=210   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 600
--------------------------------
Writeback      : 0036 sub R7, R6, R1
Memory 4       : 0040 bgez R7, #0028
Memory 2       : 0044 mul R7, R6, #4
Memory 1       : 0048 mul R8, R5, R1
EXa            : 0052 mul R9, R8, #4
Decode         : 0056 add R10, R7, R9
Fetch          : 0060 add R7, R2, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=20   |   Status=valid   |
|   REG[ 6]   |   Value=20   |   Status=valid   |
|   REG[ 7]   |   Value=-30   |   Status=writing   |
|   REG[ 8]   |   Value=950   |   Status=writing   |
|   REG[ 9]   |   Value=3800   |   Status=writing   |
|   REG[10]   |   Value=3876   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=96   |   Status=valid   |
|   REG[13]   |   Value=114   |   Status=valid   |
|   REG[14]   |   Value=210   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 601
--------------------------------
Writeback      : 0040 bgez R7, #0028
Memory 3       : 0044 mul R7, R6, #4
Memory 2       : 0048 mul R8, R5, R1
Exb 1          : 0052 mul R9, R8, #4
Decode         : 0056 add R10, R7, R9
Fetch          : 0060 add R7, R2, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=20   |   Status=valid   |
|   REG[ 6]   |   Value=20   |   Status=valid   |
|   REG[ 7]   |   Value=-30   |   Status=writing   |
|   REG[ 8]   |   Value=950   |   Status=writing   |
|   REG[ 9]   |   Value=3800   |   Status=writing   |
|   REG[10]   |   Value=3876   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=96   |   Status=valid   |
|   REG[13]   |   Value=114   |   Status=valid   |
|   REG[14]   |   Value=210   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 602
--------------------------------
Memory 4       : 0044 mul R7, R6, #4
Memory 3       : 0048 mul R8, R5, R1
Exb 2          : 0052 mul R9, R8, #4
Decode         : 0056 add R10, R7, R9
Fetch          : 0060 add R7, R2, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=20   |   Status=valid   |
|   REG[ 6]   |   Value=20   |   Status=valid   |
|   REG[ 7]   |   Value=-30   |   Status=writing   |
|   REG[ 8]   |   Value=950   |   Status=writing   |
|   REG[ 9]   |   Value=3800   |   Status=writing   |
|   REG[10]   |   Value=3876   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=96   |   Status=valid   |
|   REG[13]   |   Value=114   |   Status=valid   |
|   REG[14]   |   Value=210   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 603
--------------------------------
Writeback      : 0044 mul R7, R6, #4
Memory 4       : 0048 mul R8, R5, R1
Memory 1       : 0052 mul R9, R8, #4
EXa            : 0056 add R10, R7, R9
Decode         : 0060 add R7, R2, R10
Fetch          : 0064 ld R12, R7
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=20   |   Status=valid   |
|   REG[ 6]   |   Value=20   |   Status=valid   |
|   REG[ 7]   |   Value=80   |   Status=writing   |
|   REG[ 8]   |   Value=950   |   Status=writing   |
|   REG[ 9]   |   Value=3800   |   Status=writing   |
|   REG[10]   |   Value=3876   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=96   |   Status=valid   |
|   REG[13]   |   Value=114   |   Status=valid   |
|   REG[14]   |   Value=210   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 604
--------------------------------
Writeback      : 0048 mul R8, R5, R1
Memory 2       : 0052 mul R9, R8, #4
Exb 1          : 0056 add R10, R7, R9
EXa            : 0060 add R7, R2, R10
Decode         : 0064 ld R12, R7
Fetch          : 0068 add R7, R3, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=20   |   Status=valid   |
|   REG[ 6]   |   Value=20   |   Status=valid   |
|   REG[ 7]   |   Value=80   |   Status=writing   |
|   REG[ 8]   |   Value=1000   |   Status=valid   |
|   REG[ 9]   |   Value=3800   |   Status=writing   |
|   REG[10]   |   Value=3876   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=96   |   Status=writing   |
|   REG[13]   |   Value=114   |   Status=valid   |
|   REG[14]   |   Value=210   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 605
--------------------------------
Memory 3       : 0052 mul R9, R8, #4
Exb 2          : 0056 add R10, R7, R9
Exb 1          : 0060 add R7, R2, R10
EXa            : 0064 ld R12, R7
Decode         : 0068 add R7, R3, R10
Fetch          : 0072 ld R13, R7
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=20   |   Status=valid   |
|   REG[ 6]   |   Value=20   |   Status=valid   |
|   REG[ 7]   |   Value=80   |   Status=writing   |
|   REG[ 8]   |   Value=1000   |   Status=valid   |
|   REG[ 9]   |   Value=3800   |   Status=writing   |
|   REG[10]   |   Value=3876   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=96   |   Status=writing   |
|   REG[13]   |   Value=114   |   Status=valid   |
|   REG[14]   |   Value=210   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 606
--------------------------------
Memory 4       : 0052 mul R9, R8, #4
Memory 1       : 0056 add R10, R7, R9
Exb 2          : 0060 add R7, R2, R10
Exb 1          : 0064 ld R12, R7
EXa            : 0068 add R7, R3, R10
Decode         : 0072 ld R13, R7
Fetch          : 0076 add R14, R12, R13
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=20   |   Status=valid   |
|   REG[ 6]   |   Value=20   |   Status=valid   |
|   REG[ 7]   |   Value=80   |   Status=writing   |
|   REG[ 8]   |   Value=1000   |   Status=valid   |
|   REG[ 9]   |   Value=3800   |   Status=writing   |
|   REG[10]   |   Value=3876   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=96   |   Status=writing   |
|   REG[13]   |   Value=114   |   Status=writing   |
|   REG[14]   |   Value=210   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 607
--------------------------------
Writeback      : 0052 mul R9, R8, #4
Memory 2       : 0056 add R10, R7, R9
Memory 1       : 0060 add R7, R2, R10
Exb 2          : 0064 ld R12, R7
Exb 1          : 0068 add R7, R3, R10
EXa            : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=20   |   Status=valid   |
|   REG[ 6]   |   Value=20   |   Status=valid   |
|   REG[ 7]   |   Value=80   |   Status=writing   |
|   REG[ 8]   |   Value=1000   |   Status=valid   |
|   REG[ 9]   |   Value=4000   |   Status=valid   |
|   REG[10]   |   Value=3876   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=96   |   Status=writing   |
|   REG[13]   |   Value=114   |   Status=writing   |
|   REG[14]   |   Value=210   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 608
--------------------------------
Memory 3       : 0056 add R10, R7, R9
Memory 2       : 0060 add R7, R2, R10
Memory 1       : 0064 ld R12, R7
Exb 2          : 0068 add R7, R3, R10
Exb 1          : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=20   |   Status=valid   |
|   REG[ 6]   |   Value=20   |   Status=valid   |
|   REG[ 7]   |   Value=80   |   Status=writing   |
|   REG[ 8]   |   Value=1000   |   Status=valid   |
|   REG[ 9]   |   Value=4000   |   Status=valid   |
|   REG[10]   |   Value=3876   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=96   |   Status=writing   |
|   REG[13]   |   Value=114   |   Status=writing   |
|   REG[14]   |   Value=210   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 609
--------------------------------
Memory 4       : 0056 add R10, R7, R9
Memory 3       : 0060 add R7, R2, R10
Memory 2       : 0064 ld R12, R7
Memory 1       : 0068 add R7, R3, R10
Exb 2          : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=20   |   Status=valid   |
|   REG[ 6]   |   Value=20   |   Status=valid   |
|   REG[ 7]   |   Value=80   |   Status=writing   |
|   REG[ 8]   |   Value=1000   |   Status=valid   |
|   REG[ 9]   |   Value=4000   |   Status=valid   |
|   REG[10]   |   Value=3876   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=96   |   Status=writing   |
|   REG[13]   |   Value=114   |   Status=writing   |
|   REG[14]   |   Value=210   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 610
--------------------------------
Writeback      : 0056 add R10, R7, R9
Memory 4       : 0060 add R7, R2, R10
Memory 3       : 0064 ld R12, R7
Memory 2       : 0068 add R7, R3, R10
Memory 1       : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=20   |   Status=valid   |
|   REG[ 6]   |   Value=20   |   Status=valid   |
|   REG[ 7]   |   Value=80   |   Status=writing   |
|   REG[ 8]   |   Value=1000   |   Status=valid   |
|   REG[ 9]   |   Value=4000   |   Status=valid   |
|   REG[10]   |   Value=4080   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=96   |   Status=writing   |
|   REG[13]   |   Value=114   |   Status=writing   |
|   REG[14]   |   Value=210   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 611
--------------------------------
Writeback      : 0060 add R7, R2, R10
Memory 4       : 0064 ld R12, R7
Memory 3       : 0068 add R7, R3, R10
Memory 2       : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=20   |   Status=valid   |
|   REG[ 6]   |   Value=20   |   Status=valid   |
|   REG[ 7]   |   Value=5080   |   Status=writing   |
|   REG[ 8]   |   Value=1000   |   Status=valid   |
|   REG[ 9]   |   Value=4000   |   Status=valid   |
|   REG[10]   |   Value=4080   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=96   |   Status=writing   |
|   REG[13]   |   Value=114   |   Status=writing   |
|   REG[14]   |   Value=210   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 612
--------------------------------
Writeback      : 0064 ld R12, R7
Memory 4       : 0068 add R7, R3, R10
Memory 3       : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=20   |   Status=valid   |
|   REG[ 6]   |   Value=20   |   Status=valid   |
|   REG[ 7]   |   Value=5080   |   Status=writing   |
|   REG[ 8]   |   Value=1000   |   Status=valid   |
|   REG[ 9]   |   Value=4000   |   Status=valid   |
|   REG[10]   |   Value=4080   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=104   |   Status=valid   |
|   REG[13]   |   Value=114   |   Status=writing   |
|   REG[14]   |   Value=210   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 613
--------------------------------
Writeback      : 0068 add R7, R3, R10
Memory 4       : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=20   |   Status=valid   |
|   REG[ 6]   |   Value=20   |   Status=valid   |
|   REG[ 7]   |   Value=8080   |   Status=valid   |
|   REG[ 8]   |   Value=1000   |   Status=valid   |
|   REG[ 9]   |   Value=4000   |   Status=valid   |
|   REG[10]   |   Value=4080   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=104   |   Status=valid   |
|   REG[13]   |   Value=114   |   Status=writing   |
|   REG[14]   |   Value=210   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 614
--------------------------------
Writeback      : 0072 ld R13, R7
EXa            : 0076 add R14, R12, R13
Decode         : 0080 add R7, R4, R10
Fetch          : 0084 st R14, R7
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=20   |   Status=valid   |
|   REG[ 6]   |   Value=20   |   Status=valid   |
|   REG[ 7]   |   Value=8080   |   Status=writing   |
|   REG[ 8]   |   Value=1000   |   Status=valid   |
|   REG[ 9]   |   Value=4000   |   Status=valid   |
|   REG[10]   |   Value=4080   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=104   |   Status=valid   |
|   REG[13]   |   Value=121   |   Status=valid   |
|   REG[14]   |   Value=210   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 615
--------------------------------
Exb 1          : 0076 add R14, R12, R13
EXa            : 0080 add R7, R4, R10
Decode         : 0084 st R14, R7
Fetch          : 0088 add R6, R6, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=20   |   Status=valid   |
|   REG[ 6]   |   Value=20   |   Status=valid   |
|   REG[ 7]   |   Value=8080   |   Status=writing   |
|   REG[ 8]   |   Value=1000   |   Status=valid   |
|   REG[ 9]   |   Value=4000   |   Status=valid   |
|   REG[10]   |   Value=4080   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=104   |   Status=valid   |
|   REG[13]   |   Value=121   |   Status=valid   |
|   REG[14]   |   Value=210   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 616
--------------------------------
Exb 2          : 0076 add R14, R12, R13
Exb 1          : 0080 add R7, R4, R10
EXa            : 0084 st R14, R7
Decode         : 0088 add R6, R6, #1
Fetch          : 0092 add R5, R5, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=20   |   Status=valid   |
|   REG[ 6]   |   Value=20   |   Status=writing   |
|   REG[ 7]   |   Value=8080   |   Status=writing   |
|   REG[ 8]   |   Value=1000   |   Status=valid   |
|   REG[ 9]   |   Value=4000   |   Status=valid   |
|   REG[10]   |   Value=4080   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=104   |   Status=valid   |
|   REG[13]   |   Value=121   |   Status=valid   |
|   REG[14]   |   Value=210   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 617
--------------------------------
Memory 1       : 0076 add R14, R12, R13
Exb 2          : 0080 add R7, R4, R10
Exb 1          : 0084 st R14, R7
EXa            : 0088 add R6, R6, #1
Decode         : 0092 add R5, R5, #1
Fetch          : 0096 set R7, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=20   |   Status=writing   |
|   REG[ 6]   |   Value=20   |   Status=writing   |
|   REG[ 7]   |   Value=8080   |   Status=writing   |
|   REG[ 8]   |   Value=1000   |   Status=valid   |
|   REG[ 9]   |   Value=4000   |   Status=valid   |
|   REG[10]   |   Value=4080   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=104   |   Status=valid   |
|   REG[13]   |   Value=121   |   Status=valid   |
|   REG[14]   |   Value=210   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 618
--------------------------------
Memory 2       : 0076 add R14, R12, R13
Memory 1       : 0080 add R7, R4, R10
Exb 2          : 0084 st R14, R7
Exb 1          : 0088 add R6, R6, #1
EXa            : 0092 add R5, R5, #1
Decode         : 0096 set R7, #0
Fetch          : 0100 bez R7, #0036
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=20   |   Status=writing   |
|   REG[ 6]   |   Value=20   |   Status=writing   |
|   REG[ 7]   |   Value=8080   |   Status=writing   |
|   REG[ 8]   |   Value=1000   |   Status=valid   |
|   REG[ 9]   |   Value=4000   |   Status=valid   |
|   REG[10]   |   Value=4080   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=104   |   Status=valid   |
|   REG[13]   |   Value=121   |   Status=valid   |
|   REG[14]   |   Value=210   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 619
--------------------------------
Memory 3       : 0076 add R14, R12, R13
Memory 2       : 0080 add R7, R4, R10
Memory 1       : 0084 st R14, R7
Exb 2          : 0088 add R6, R6, #1
Exb 1          : 0092 add R5, R5, #1
EXa            : 0096 set R7, #0
Decode         : 0100 bez R7, #0036
Fetch          : 0104 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=20   |   Status=writing   |
|   REG[ 6]   |   Value=20   |   Status=writing   |
|   REG[ 7]   |   Value=8080   |   Status=writing   |
|   REG[ 8]   |   Value=1000   |   Status=valid   |
|   REG[ 9]   |   Value=4000   |   Status=valid   |
|   REG[10]   |   Value=4080   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=104   |   Status=valid   |
|   REG[13]   |   Value=121   |   Status=valid   |
|   REG[14]   |   Value=210   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 620
--------------------------------
Memory 4       : 0076 add R14, R12, R13
Memory 3       : 0080 add R7, R4, R10
Memory 2       : 0084 st R14, R7
Memory 1       : 0088 add R6, R6, #1
Exb 2          : 0092 add R5, R5, #1
Exb 1          : 0096 set R7, #0
EXa            : 0100 bez R7, #0036
Fetch          : 0036 sub R7, R6, R1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=20   |   Status=writing   |
|   REG[ 6]   |   Value=20   |   Status=writing   |
|   REG[ 7]   |   Value=8080   |   Status=writing   |
|   REG[ 8]   |   Value=1000   |   Status=valid   |
|   REG[ 9]   |   Value=4000   |   Status=valid   |
|   REG[10]   |   Value=4080   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=104   |   Status=valid   |
|   REG[13]   |   Value=121   |   Status=valid   |
|   REG[14]   |   Value=210   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 621
--------------------------------
Writeback      : 0076 add R14, R12, R13
Memory 4       : 0080 add R7, R4, R10
Memory 3       : 0084 st R14, R7
Memory 2       : 0088 add R6, R6, #1
Memory 1       : 0092 add R5, R5, #1
Exb 2          : 0096 set R7, #0
Exb 1          : 0100 bez R7, #0036
Decode         : 0036 sub R7, R6, R1
Fetch          : 0040 bgez R7, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=20   |   Status=writing   |
|   REG[ 6]   |   Value=20   |   Status=writing   |
|   REG[ 7]   |   Value=8080   |   Status=writing   |
|   REG[ 8]   |   Value=1000   |   Status=valid   |
|   REG[ 9]   |   Value=4000   |   Status=valid   |
|   REG[10]   |   Value=4080   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=104   |   Status=valid   |
|   REG[13]   |   Value=121   |   Status=valid   |
|   REG[14]   |   Value=225   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 622
--------------------------------
Writeback      : 0080 add R7, R4, R10
Memory 4       : 0084 st R14, R7
Memory 3       : 0088 add R6, R6, #1
Memory 2       : 0092 add R5, R5, #1
Memory 1       : 0096 set R7, #0
Exb 2          : 0100 bez R7, #0036
EXa            : 0036 sub R7, R6, R1
Decode         : 0040 bgez R7, #0028
Fetch          : 0044 mul R7, R6, #4
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=20   |   Status=writing   |
|   REG[ 6]   |   Value=20   |   Status=writing   |
|   REG[ 7]   |   Value=11080   |   Status=writing   |
|   REG[ 8]   |   Value=1000   |   Status=valid   |
|   REG[ 9]   |   Value=4000   |   Status=valid   |
|   REG[10]   |   Value=4080   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=104   |   Status=valid   |
|   REG[13]   |   Value=121   |   Status=valid   |
|   REG[14]   |   Value=225   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 623
--------------------------------
Writeback      : 0084 st R14, R7
Memory 4       : 0088 add R6, R6, #1
Memory 3       : 0092 add R5, R5, #1
Memory 2       : 0096 set R7, #0
Memory 1       : 0100 bez R7, #0036
Exb 1          : 0036 sub R7, R6, R1
EXa            : 0040 bgez R7, #0028
Fetch          : 0044 mul R7, R6, #4
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=20   |   Status=writing   |
|   REG[ 6]   |   Value=20   |   Status=writing   |
|   REG[ 7]   |   Value=11080   |   Status=writing   |
|   REG[ 8]   |   Value=1000   |   Status=valid   |
|   REG[ 9]   |   Value=4000   |   Status=valid   |
|   REG[10]   |   Value=4080   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=104   |   Status=valid   |
|   REG[13]   |   Value=121   |   Status=valid   |
|   REG[14]   |   Value=225   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 624
--------------------------------
Writeback      : 0088 add R6, R6, #1
Memory 4       : 0092 add R5, R5, #1
Memory 3       : 0096 set R7, #0
Memory 2       : 0100 bez R7, #0036
Exb 2          : 0036 sub R7, R6, R1
Exb 1          : 0040 bgez R7, #0028
Decode         : 0044 mul R7, R6, #4
Fetch          : 0048 mul R8, R5, R1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=20   |   Status=writing   |
|   REG[ 6]   |   Value=21   |   Status=valid   |
|   REG[ 7]   |   Value=11080   |   Status=writing   |
|   REG[ 8]   |   Value=1000   |   Status=valid   |
|   REG[ 9]   |   Value=4000   |   Status=valid   |
|   REG[10]   |   Value=4080   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=104   |   Status=valid   |
|   REG[13]   |   Value=121   |   Status=valid   |
|   REG[14]   |   Value=225   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 625
--------------------------------
Writeback      : 0092 add R5, R5, #1
Memory 4       : 0096 set R7, #0
Memory 3       : 0100 bez R7, #0036
Memory 1       : 0036 sub R7, R6, R1
Exb 2          : 0040 bgez R7, #0028
EXa            : 0044 mul R7, R6, #4
Decode         : 0048 mul R8, R5, R1
Fetch          : 0052 mul R9, R8, #4
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=21   |   Status=valid   |
|   REG[ 6]   |   Value=21   |   Status=valid   |
|   REG[ 7]   |   Value=11080   |   Status=writing   |
|   REG[ 8]   |   Value=1000   |   Status=writing   |
|   REG[ 9]   |   Value=4000   |   Status=valid   |
|   REG[10]   |   Value=4080   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=104   |   Status=valid   |
|   REG[13]   |   Value=121   |   Status=valid   |
|   REG[14]   |   Value=225   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 626
--------------------------------
Writeback      : 0096 set R7, #0
Memory 4       : 0100 bez R7, #0036
Memory 2       : 0036 sub R7, R6, R1
Memory 1       : 0040 bgez R7, #0028
Exb 1          : 0044 mul R7, R6, #4
EXa            : 0048 mul R8, R5, R1
Decode         : 0052 mul R9, R8, #4
Fetch          : 0056 add R10, R7, R9
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=21   |   Status=valid   |
|   REG[ 6]   |   Value=21   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=1000   |   Status=writing   |
|   REG[ 9]   |   Value=4000   |   Status=valid   |
|   REG[10]   |   Value=4080   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=104   |   Status=valid   |
|   REG[13]   |   Value=121   |   Status=valid   |
|   REG[14]   |   Value=225   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 627
--------------------------------
Writeback      : 0100 bez R7, #0036
Memory 3       : 0036 sub R7, R6, R1
Memory 2       : 0040 bgez R7, #0028
Exb 2          : 0044 mul R7, R6, #4
Exb 1          : 0048 mul R8, R5, R1
Decode         : 0052 mul R9, R8, #4
Fetch          : 0056 add R10, R7, R9
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=21   |   Status=valid   |
|   REG[ 6]   |   Value=21   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=1000   |   Status=writing   |
|   REG[ 9]   |   Value=4000   |   Status=valid   |
|   REG[10]   |   Value=4080   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=104   |   Status=valid   |
|   REG[13]   |   Value=121   |   Status=valid   |
|   REG[14]   |   Value=225   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 628
--------------------------------
Memory 4       : 0036 sub R7, R6, R1
Memory 3       : 0040 bgez R7, #0028
Memory 1       : 0044 mul R7, R6, #4
Exb 2          : 0048 mul R8, R5, R1
Decode         : 0052 mul R9, R8, #4
Fetch          : 0056 add R10, R7, R9
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=21   |   Status=valid   |
|   REG[ 6]   |   Value=21   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=1000   |   Status=writing   |
|   REG[ 9]   |   Value=4000   |   Status=writing   |
|   REG[10]   |   Value=4080   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=104   |   Status=valid   |
|   REG[13]   |   Value=121   |   Status=valid   |
|   REG[14]   |   Value=225   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 629
--------------------------------
Writeback      : 0036 sub R7, R6, R1
Memory 4       : 0040 bgez R7, #0028
Memory 2       : 0044 mul R7, R6, #4
Memory 1       : 0048 mul R8, R5, R1
EXa            : 0052 mul R9, R8, #4
Decode         : 0056 add R10, R7, R9
Fetch          : 0060 add R7, R2, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=21   |   Status=valid   |
|   REG[ 6]   |   Value=21   |   Status=valid   |
|   REG[ 7]   |   Value=-29   |   Status=writing   |
|   REG[ 8]   |   Value=1000   |   Status=writing   |
|   REG[ 9]   |   Value=4000   |   Status=writing   |
|   REG[10]   |   Value=4080   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=104   |   Status=valid   |
|   REG[13]   |   Value=121   |   Status=valid   |
|   REG[14]   |   Value=225   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 630
--------------------------------
Writeback      : 0040 bgez R7, #0028
Memory 3       : 0044 mul R7, R6, #4
Memory 2       : 0048 mul R8, R5, R1
Exb 1          : 0052 mul R9, R8, #4
Decode         : 0056 add R10, R7, R9
Fetch          : 0060 add R7, R2, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=21   |   Status=valid   |
|   REG[ 6]   |   Value=21   |   Status=valid   |
|   REG[ 7]   |   Value=-29   |   Status=writing   |
|   REG[ 8]   |   Value=1000   |   Status=writing   |
|   REG[ 9]   |   Value=4000   |   Status=writing   |
|   REG[10]   |   Value=4080   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=104   |   Status=valid   |
|   REG[13]   |   Value=121   |   Status=valid   |
|   REG[14]   |   Value=225   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 631
--------------------------------
Memory 4       : 0044 mul R7, R6, #4
Memory 3       : 0048 mul R8, R5, R1
Exb 2          : 0052 mul R9, R8, #4
Decode         : 0056 add R10, R7, R9
Fetch          : 0060 add R7, R2, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=21   |   Status=valid   |
|   REG[ 6]   |   Value=21   |   Status=valid   |
|   REG[ 7]   |   Value=-29   |   Status=writing   |
|   REG[ 8]   |   Value=1000   |   Status=writing   |
|   REG[ 9]   |   Value=4000   |   Status=writing   |
|   REG[10]   |   Value=4080   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=104   |   Status=valid   |
|   REG[13]   |   Value=121   |   Status=valid   |
|   REG[14]   |   Value=225   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 632
--------------------------------
Writeback      : 0044 mul R7, R6, #4
Memory 4       : 0048 mul R8, R5, R1
Memory 1       : 0052 mul R9, R8, #4
EXa            : 0056 add R10, R7, R9
Decode         : 0060 add R7, R2, R10
Fetch          : 0064 ld R12, R7
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=21   |   Status=valid   |
|   REG[ 6]   |   Value=21   |   Status=valid   |
|   REG[ 7]   |   Value=84   |   Status=writing   |
|   REG[ 8]   |   Value=1000   |   Status=writing   |
|   REG[ 9]   |   Value=4000   |   Status=writing   |
|   REG[10]   |   Value=4080   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=104   |   Status=valid   |
|   REG[13]   |   Value=121   |   Status=valid   |
|   REG[14]   |   Value=225   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 633
--------------------------------
Writeback      : 0048 mul R8, R5, R1
Memory 2       : 0052 mul R9, R8, #4
Exb 1          : 0056 add R10, R7, R9
EXa            : 0060 add R7, R2, R10
Decode         : 0064 ld R12, R7
Fetch          : 0068 add R7, R3, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=21   |   Status=valid   |
|   REG[ 6]   |   Value=21   |   Status=valid   |
|   REG[ 7]   |   Value=84   |   Status=writing   |
|   REG[ 8]   |   Value=1050   |   Status=valid   |
|   REG[ 9]   |   Value=4000   |   Status=writing   |
|   REG[10]   |   Value=4080   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=104   |   Status=writing   |
|   REG[13]   |   Value=121   |   Status=valid   |
|   REG[14]   |   Value=225   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 634
--------------------------------
Memory 3       : 0052 mul R9, R8, #4
Exb 2          : 0056 add R10, R7, R9
Exb 1          : 0060 add R7, R2, R10
EXa            : 0064 ld R12, R7
Decode         : 0068 add R7, R3, R10
Fetch          : 0072 ld R13, R7
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=21   |   Status=valid   |
|   REG[ 6]   |   Value=21   |   Status=valid   |
|   REG[ 7]   |   Value=84   |   Status=writing   |
|   REG[ 8]   |   Value=1050   |   Status=valid   |
|   REG[ 9]   |   Value=4000   |   Status=writing   |
|   REG[10]   |   Value=4080   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=104   |   Status=writing   |
|   REG[13]   |   Value=121   |   Status=valid   |
|   REG[14]   |   Value=225   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 635
--------------------------------
Memory 4       : 0052 mul R9, R8, #4
Memory 1       : 0056 add R10, R7, R9
Exb 2          : 0060 add R7, R2, R10
Exb 1          : 0064 ld R12, R7
EXa            : 0068 add R7, R3, R10
Decode         : 0072 ld R13, R7
Fetch          : 0076 add R14, R12, R13
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=21   |   Status=valid   |
|   REG[ 6]   |   Value=21   |   Status=valid   |
|   REG[ 7]   |   Value=84   |   Status=writing   |
|   REG[ 8]   |   Value=1050   |   Status=valid   |
|   REG[ 9]   |   Value=4000   |   Status=writing   |
|   REG[10]   |   Value=4080   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=104   |   Status=writing   |
|   REG[13]   |   Value=121   |   Status=writing   |
|   REG[14]   |   Value=225   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 636
--------------------------------
Writeback      : 0052 mul R9, R8, #4
Memory 2       : 0056 add R10, R7, R9
Memory 1       : 0060 add R7, R2, R10
Exb 2          : 0064 ld R12, R7
Exb 1          : 0068 add R7, R3, R10
EXa            : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=21   |   Status=valid   |
|   REG[ 6]   |   Value=21   |   Status=valid   |
|   REG[ 7]   |   Value=84   |   Status=writing   |
|   REG[ 8]   |   Value=1050   |   Status=valid   |
|   REG[ 9]   |   Value=4200   |   Status=valid   |
|   REG[10]   |   Value=4080   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=104   |   Status=writing   |
|   REG[13]   |   Value=121   |   Status=writing   |
|   REG[14]   |   Value=225   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 637
--------------------------------
Memory 3       : 0056 add R10, R7, R9
Memory 2       : 0060 add R7, R2, R10
Memory 1       : 0064 ld R12, R7
Exb 2          : 0068 add R7, R3, R10
Exb 1          : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=21   |   Status=valid   |
|   REG[ 6]   |   Value=21   |   Status=valid   |
|   REG[ 7]   |   Value=84   |   Status=writing   |
|   REG[ 8]   |   Value=1050   |   Status=valid   |
|   REG[ 9]   |   Value=4200   |   Status=valid   |
|   REG[10]   |   Value=4080   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=104   |   Status=writing   |
|   REG[13]   |   Value=121   |   Status=writing   |
|   REG[14]   |   Value=225   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 638
--------------------------------
Memory 4       : 0056 add R10, R7, R9
Memory 3       : 0060 add R7, R2, R10
Memory 2       : 0064 ld R12, R7
Memory 1       : 0068 add R7, R3, R10
Exb 2          : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=21   |   Status=valid   |
|   REG[ 6]   |   Value=21   |   Status=valid   |
|   REG[ 7]   |   Value=84   |   Status=writing   |
|   REG[ 8]   |   Value=1050   |   Status=valid   |
|   REG[ 9]   |   Value=4200   |   Status=valid   |
|   REG[10]   |   Value=4080   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=104   |   Status=writing   |
|   REG[13]   |   Value=121   |   Status=writing   |
|   REG[14]   |   Value=225   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 639
--------------------------------
Writeback      : 0056 add R10, R7, R9
Memory 4       : 0060 add R7, R2, R10
Memory 3       : 0064 ld R12, R7
Memory 2       : 0068 add R7, R3, R10
Memory 1       : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=21   |   Status=valid   |
|   REG[ 6]   |   Value=21   |   Status=valid   |
|   REG[ 7]   |   Value=84   |   Status=writing   |
|   REG[ 8]   |   Value=1050   |   Status=valid   |
|   REG[ 9]   |   Value=4200   |   Status=valid   |
|   REG[10]   |   Value=4284   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=104   |   Status=writing   |
|   REG[13]   |   Value=121   |   Status=writing   |
|   REG[14]   |   Value=225   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 640
--------------------------------
Writeback      : 0060 add R7, R2, R10
Memory 4       : 0064 ld R12, R7
Memory 3       : 0068 add R7, R3, R10
Memory 2       : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=21   |   Status=valid   |
|   REG[ 6]   |   Value=21   |   Status=valid   |
|   REG[ 7]   |   Value=5284   |   Status=writing   |
|   REG[ 8]   |   Value=1050   |   Status=valid   |
|   REG[ 9]   |   Value=4200   |   Status=valid   |
|   REG[10]   |   Value=4284   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=104   |   Status=writing   |
|   REG[13]   |   Value=121   |   Status=writing   |
|   REG[14]   |   Value=225   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 641
--------------------------------
Writeback      : 0064 ld R12, R7
Memory 4       : 0068 add R7, R3, R10
Memory 3       : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=21   |   Status=valid   |
|   REG[ 6]   |   Value=21   |   Status=valid   |
|   REG[ 7]   |   Value=5284   |   Status=writing   |
|   REG[ 8]   |   Value=1050   |   Status=valid   |
|   REG[ 9]   |   Value=4200   |   Status=valid   |
|   REG[10]   |   Value=4284   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=121   |   Status=valid   |
|   REG[13]   |   Value=121   |   Status=writing   |
|   REG[14]   |   Value=225   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 642
--------------------------------
Writeback      : 0068 add R7, R3, R10
Memory 4       : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=21   |   Status=valid   |
|   REG[ 6]   |   Value=21   |   Status=valid   |
|   REG[ 7]   |   Value=8284   |   Status=valid   |
|   REG[ 8]   |   Value=1050   |   Status=valid   |
|   REG[ 9]   |   Value=4200   |   Status=valid   |
|   REG[10]   |   Value=4284   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=121   |   Status=valid   |
|   REG[13]   |   Value=121   |   Status=writing   |
|   REG[14]   |   Value=225   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 643
--------------------------------
Writeback      : 0072 ld R13, R7
EXa            : 0076 add R14, R12, R13
Decode         : 0080 add R7, R4, R10
Fetch          : 0084 st R14, R7
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=21   |   Status=valid   |
|   REG[ 6]   |   Value=21   |   Status=valid   |
|   REG[ 7]   |   Value=8284   |   Status=writing   |
|   REG[ 8]   |   Value=1050   |   Status=valid   |
|   REG[ 9]   |   Value=4200   |   Status=valid   |
|   REG[10]   |   Value=4284   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=121   |   Status=valid   |
|   REG[13]   |   Value=73   |   Status=valid   |
|   REG[14]   |   Value=225   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 644
--------------------------------
Exb 1          : 0076 add R14, R12, R13
EXa            : 0080 add R7, R4, R10
Decode         : 0084 st R14, R7
Fetch          : 0088 add R6, R6, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=21   |   Status=valid   |
|   REG[ 6]   |   Value=21   |   Status=valid   |
|   REG[ 7]   |   Value=8284   |   Status=writing   |
|   REG[ 8]   |   Value=1050   |   Status=valid   |
|   REG[ 9]   |   Value=4200   |   Status=valid   |
|   REG[10]   |   Value=4284   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=121   |   Status=valid   |
|   REG[13]   |   Value=73   |   Status=valid   |
|   REG[14]   |   Value=225   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 645
--------------------------------
Exb 2          : 0076 add R14, R12, R13
Exb 1          : 0080 add R7, R4, R10
EXa            : 0084 st R14, R7
Decode         : 0088 add R6, R6, #1
Fetch          : 0092 add R5, R5, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=21   |   Status=valid   |
|   REG[ 6]   |   Value=21   |   Status=writing   |
|   REG[ 7]   |   Value=8284   |   Status=writing   |
|   REG[ 8]   |   Value=1050   |   Status=valid   |
|   REG[ 9]   |   Value=4200   |   Status=valid   |
|   REG[10]   |   Value=4284   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=121   |   Status=valid   |
|   REG[13]   |   Value=73   |   Status=valid   |
|   REG[14]   |   Value=225   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 646
--------------------------------
Memory 1       : 0076 add R14, R12, R13
Exb 2          : 0080 add R7, R4, R10
Exb 1          : 0084 st R14, R7
EXa            : 0088 add R6, R6, #1
Decode         : 0092 add R5, R5, #1
Fetch          : 0096 set R7, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=21   |   Status=writing   |
|   REG[ 6]   |   Value=21   |   Status=writing   |
|   REG[ 7]   |   Value=8284   |   Status=writing   |
|   REG[ 8]   |   Value=1050   |   Status=valid   |
|   REG[ 9]   |   Value=4200   |   Status=valid   |
|   REG[10]   |   Value=4284   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=121   |   Status=valid   |
|   REG[13]   |   Value=73   |   Status=valid   |
|   REG[14]   |   Value=225   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 647
--------------------------------
Memory 2       : 0076 add R14, R12, R13
Memory 1       : 0080 add R7, R4, R10
Exb 2          : 0084 st R14, R7
Exb 1          : 0088 add R6, R6, #1
EXa            : 0092 add R5, R5, #1
Decode         : 0096 set R7, #0
Fetch          : 0100 bez R7, #0036
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=21   |   Status=writing   |
|   REG[ 6]   |   Value=21   |   Status=writing   |
|   REG[ 7]   |   Value=8284   |   Status=writing   |
|   REG[ 8]   |   Value=1050   |   Status=valid   |
|   REG[ 9]   |   Value=4200   |   Status=valid   |
|   REG[10]   |   Value=4284   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=121   |   Status=valid   |
|   REG[13]   |   Value=73   |   Status=valid   |
|   REG[14]   |   Value=225   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 648
--------------------------------
Memory 3       : 0076 add R14, R12, R13
Memory 2       : 0080 add R7, R4, R10
Memory 1       : 0084 st R14, R7
Exb 2          : 0088 add R6, R6, #1
Exb 1          : 0092 add R5, R5, #1
EXa            : 0096 set R7, #0
Decode         : 0100 bez R7, #0036
Fetch          : 0104 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=21   |   Status=writing   |
|   REG[ 6]   |   Value=21   |   Status=writing   |
|   REG[ 7]   |   Value=8284   |   Status=writing   |
|   REG[ 8]   |   Value=1050   |   Status=valid   |
|   REG[ 9]   |   Value=4200   |   Status=valid   |
|   REG[10]   |   Value=4284   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=121   |   Status=valid   |
|   REG[13]   |   Value=73   |   Status=valid   |
|   REG[14]   |   Value=225   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 649
--------------------------------
Memory 4       : 0076 add R14, R12, R13
Memory 3       : 0080 add R7, R4, R10
Memory 2       : 0084 st R14, R7
Memory 1       : 0088 add R6, R6, #1
Exb 2          : 0092 add R5, R5, #1
Exb 1          : 0096 set R7, #0
EXa            : 0100 bez R7, #0036
Fetch          : 0036 sub R7, R6, R1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=21   |   Status=writing   |
|   REG[ 6]   |   Value=21   |   Status=writing   |
|   REG[ 7]   |   Value=8284   |   Status=writing   |
|   REG[ 8]   |   Value=1050   |   Status=valid   |
|   REG[ 9]   |   Value=4200   |   Status=valid   |
|   REG[10]   |   Value=4284   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=121   |   Status=valid   |
|   REG[13]   |   Value=73   |   Status=valid   |
|   REG[14]   |   Value=225   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 650
--------------------------------
Writeback      : 0076 add R14, R12, R13
Memory 4       : 0080 add R7, R4, R10
Memory 3       : 0084 st R14, R7
Memory 2       : 0088 add R6, R6, #1
Memory 1       : 0092 add R5, R5, #1
Exb 2          : 0096 set R7, #0
Exb 1          : 0100 bez R7, #0036
Decode         : 0036 sub R7, R6, R1
Fetch          : 0040 bgez R7, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=21   |   Status=writing   |
|   REG[ 6]   |   Value=21   |   Status=writing   |
|   REG[ 7]   |   Value=8284   |   Status=writing   |
|   REG[ 8]   |   Value=1050   |   Status=valid   |
|   REG[ 9]   |   Value=4200   |   Status=valid   |
|   REG[10]   |   Value=4284   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=121   |   Status=valid   |
|   REG[13]   |   Value=73   |   Status=valid   |
|   REG[14]   |   Value=194   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 651
--------------------------------
Writeback      : 0080 add R7, R4, R10
Memory 4       : 0084 st R14, R7
Memory 3       : 0088 add R6, R6, #1
Memory 2       : 0092 add R5, R5, #1
Memory 1       : 0096 set R7, #0
Exb 2          : 0100 bez R7, #0036
EXa            : 0036 sub R7, R6, R1
Decode         : 0040 bgez R7, #0028
Fetch          : 0044 mul R7, R6, #4
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=21   |   Status=writing   |
|   REG[ 6]   |   Value=21   |   Status=writing   |
|   REG[ 7]   |   Value=11284   |   Status=writing   |
|   REG[ 8]   |   Value=1050   |   Status=valid   |
|   REG[ 9]   |   Value=4200   |   Status=valid   |
|   REG[10]   |   Value=4284   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=121   |   Status=valid   |
|   REG[13]   |   Value=73   |   Status=valid   |
|   REG[14]   |   Value=194   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 652
--------------------------------
Writeback      : 0084 st R14, R7
Memory 4       : 0088 add R6, R6, #1
Memory 3       : 0092 add R5, R5, #1
Memory 2       : 0096 set R7, #0
Memory 1       : 0100 bez R7, #0036
Exb 1          : 0036 sub R7, R6, R1
EXa            : 0040 bgez R7, #0028
Fetch          : 0044 mul R7, R6, #4
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=21   |   Status=writing   |
|   REG[ 6]   |   Value=21   |   Status=writing   |
|   REG[ 7]   |   Value=11284   |   Status=writing   |
|   REG[ 8]   |   Value=1050   |   Status=valid   |
|   REG[ 9]   |   Value=4200   |   Status=valid   |
|   REG[10]   |   Value=4284   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=121   |   Status=valid   |
|   REG[13]   |   Value=73   |   Status=valid   |
|   REG[14]   |   Value=194   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 653
--------------------------------
Writeback      : 0088 add R6, R6, #1
Memory 4       : 0092 add R5, R5, #1
Memory 3       : 0096 set R7, #0
Memory 2       : 0100 bez R7, #0036
Exb 2          : 0036 sub R7, R6, R1
Exb 1          : 0040 bgez R7, #0028
Decode         : 0044 mul R7, R6, #4
Fetch          : 0048 mul R8, R5, R1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=21   |   Status=writing   |
|   REG[ 6]   |   Value=22   |   Status=valid   |
|   REG[ 7]   |   Value=11284   |   Status=writing   |
|   REG[ 8]   |   Value=1050   |   Status=valid   |
|   REG[ 9]   |   Value=4200   |   Status=valid   |
|   REG[10]   |   Value=4284   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=121   |   Status=valid   |
|   REG[13]   |   Value=73   |   Status=valid   |
|   REG[14]   |   Value=194   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 654
--------------------------------
Writeback      : 0092 add R5, R5, #1
Memory 4       : 0096 set R7, #0
Memory 3       : 0100 bez R7, #0036
Memory 1       : 0036 sub R7, R6, R1
Exb 2          : 0040 bgez R7, #0028
EXa            : 0044 mul R7, R6, #4
Decode         : 0048 mul R8, R5, R1
Fetch          : 0052 mul R9, R8, #4
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=22   |   Status=valid   |
|   REG[ 6]   |   Value=22   |   Status=valid   |
|   REG[ 7]   |   Value=11284   |   Status=writing   |
|   REG[ 8]   |   Value=1050   |   Status=writing   |
|   REG[ 9]   |   Value=4200   |   Status=valid   |
|   REG[10]   |   Value=4284   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=121   |   Status=valid   |
|   REG[13]   |   Value=73   |   Status=valid   |
|   REG[14]   |   Value=194   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 655
--------------------------------
Writeback      : 0096 set R7, #0
Memory 4       : 0100 bez R7, #0036
Memory 2       : 0036 sub R7, R6, R1
Memory 1       : 0040 bgez R7, #0028
Exb 1          : 0044 mul R7, R6, #4
EXa            : 0048 mul R8, R5, R1
Decode         : 0052 mul R9, R8, #4
Fetch          : 0056 add R10, R7, R9
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=22   |   Status=valid   |
|   REG[ 6]   |   Value=22   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=1050   |   Status=writing   |
|   REG[ 9]   |   Value=4200   |   Status=valid   |
|   REG[10]   |   Value=4284   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=121   |   Status=valid   |
|   REG[13]   |   Value=73   |   Status=valid   |
|   REG[14]   |   Value=194   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 656
--------------------------------
Writeback      : 0100 bez R7, #0036
Memory 3       : 0036 sub R7, R6, R1
Memory 2       : 0040 bgez R7, #0028
Exb 2          : 0044 mul R7, R6, #4
Exb 1          : 0048 mul R8, R5, R1
Decode         : 0052 mul R9, R8, #4
Fetch          : 0056 add R10, R7, R9
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=22   |   Status=valid   |
|   REG[ 6]   |   Value=22   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=1050   |   Status=writing   |
|   REG[ 9]   |   Value=4200   |   Status=valid   |
|   REG[10]   |   Value=4284   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=121   |   Status=valid   |
|   REG[13]   |   Value=73   |   Status=valid   |
|   REG[14]   |   Value=194   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 657
--------------------------------
Memory 4       : 0036 sub R7, R6, R1
Memory 3       : 0040 bgez R7, #0028
Memory 1       : 0044 mul R7, R6, #4
Exb 2          : 0048 mul R8, R5, R1
Decode         : 0052 mul R9, R8, #4
Fetch          : 0056 add R10, R7, R9
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=22   |   Status=valid   |
|   REG[ 6]   |   Value=22   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=1050   |   Status=writing   |
|   REG[ 9]   |   Value=4200   |   Status=writing   |
|   REG[10]   |   Value=4284   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=121   |   Status=valid   |
|   REG[13]   |   Value=73   |   Status=valid   |
|   REG[14]   |   Value=194   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 658
--------------------------------
Writeback      : 0036 sub R7, R6, R1
Memory 4       : 0040 bgez R7, #0028
Memory 2       : 0044 mul R7, R6, #4
Memory 1       : 0048 mul R8, R5, R1
EXa            : 0052 mul R9, R8, #4
Decode         : 0056 add R10, R7, R9
Fetch          : 0060 add R7, R2, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=22   |   Status=valid   |
|   REG[ 6]   |   Value=22   |   Status=valid   |
|   REG[ 7]   |   Value=-28   |   Status=writing   |
|   REG[ 8]   |   Value=1050   |   Status=writing   |
|   REG[ 9]   |   Value=4200   |   Status=writing   |
|   REG[10]   |   Value=4284   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=121   |   Status=valid   |
|   REG[13]   |   Value=73   |   Status=valid   |
|   REG[14]   |   Value=194   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 659
--------------------------------
Writeback      : 0040 bgez R7, #0028
Memory 3       : 0044 mul R7, R6, #4
Memory 2       : 0048 mul R8, R5, R1
Exb 1          : 0052 mul R9, R8, #4
Decode         : 0056 add R10, R7, R9
Fetch          : 0060 add R7, R2, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=22   |   Status=valid   |
|   REG[ 6]   |   Value=22   |   Status=valid   |
|   REG[ 7]   |   Value=-28   |   Status=writing   |
|   REG[ 8]   |   Value=1050   |   Status=writing   |
|   REG[ 9]   |   Value=4200   |   Status=writing   |
|   REG[10]   |   Value=4284   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=121   |   Status=valid   |
|   REG[13]   |   Value=73   |   Status=valid   |
|   REG[14]   |   Value=194   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 660
--------------------------------
Memory 4       : 0044 mul R7, R6, #4
Memory 3       : 0048 mul R8, R5, R1
Exb 2          : 0052 mul R9, R8, #4
Decode         : 0056 add R10, R7, R9
Fetch          : 0060 add R7, R2, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=22   |   Status=valid   |
|   REG[ 6]   |   Value=22   |   Status=valid   |
|   REG[ 7]   |   Value=-28   |   Status=writing   |
|   REG[ 8]   |   Value=1050   |   Status=writing   |
|   REG[ 9]   |   Value=4200   |   Status=writing   |
|   REG[10]   |   Value=4284   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=121   |   Status=valid   |
|   REG[13]   |   Value=73   |   Status=valid   |
|   REG[14]   |   Value=194   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 661
--------------------------------
Writeback      : 0044 mul R7, R6, #4
Memory 4       : 0048 mul R8, R5, R1
Memory 1       : 0052 mul R9, R8, #4
EXa            : 0056 add R10, R7, R9
Decode         : 0060 add R7, R2, R10
Fetch          : 0064 ld R12, R7
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=22   |   Status=valid   |
|   REG[ 6]   |   Value=22   |   Status=valid   |
|   REG[ 7]   |   Value=88   |   Status=writing   |
|   REG[ 8]   |   Value=1050   |   Status=writing   |
|   REG[ 9]   |   Value=4200   |   Status=writing   |
|   REG[10]   |   Value=4284   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=121   |   Status=valid   |
|   REG[13]   |   Value=73   |   Status=valid   |
|   REG[14]   |   Value=194   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 662
--------------------------------
Writeback      : 0048 mul R8, R5, R1
Memory 2       : 0052 mul R9, R8, #4
Exb 1          : 0056 add R10, R7, R9
EXa            : 0060 add R7, R2, R10
Decode         : 0064 ld R12, R7
Fetch          : 0068 add R7, R3, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=22   |   Status=valid   |
|   REG[ 6]   |   Value=22   |   Status=valid   |
|   REG[ 7]   |   Value=88   |   Status=writing   |
|   REG[ 8]   |   Value=1100   |   Status=valid   |
|   REG[ 9]   |   Value=4200   |   Status=writing   |
|   REG[10]   |   Value=4284   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=121   |   Status=writing   |
|   REG[13]   |   Value=73   |   Status=valid   |
|   REG[14]   |   Value=194   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 663
--------------------------------
Memory 3       : 0052 mul R9, R8, #4
Exb 2          : 0056 add R10, R7, R9
Exb 1          : 0060 add R7, R2, R10
EXa            : 0064 ld R12, R7
Decode         : 0068 add R7, R3, R10
Fetch          : 0072 ld R13, R7
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=22   |   Status=valid   |
|   REG[ 6]   |   Value=22   |   Status=valid   |
|   REG[ 7]   |   Value=88   |   Status=writing   |
|   REG[ 8]   |   Value=1100   |   Status=valid   |
|   REG[ 9]   |   Value=4200   |   Status=writing   |
|   REG[10]   |   Value=4284   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=121   |   Status=writing   |
|   REG[13]   |   Value=73   |   Status=valid   |
|   REG[14]   |   Value=194   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 664
--------------------------------
Memory 4       : 0052 mul R9, R8, #4
Memory 1       : 0056 add R10, R7, R9
Exb 2          : 0060 add R7, R2, R10
Exb 1          : 0064 ld R12, R7
EXa            : 0068 add R7, R3, R10
Decode         : 0072 ld R13, R7
Fetch          : 0076 add R14, R12, R13
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=22   |   Status=valid   |
|   REG[ 6]   |   Value=22   |   Status=valid   |
|   REG[ 7]   |   Value=88   |   Status=writing   |
|   REG[ 8]   |   Value=1100   |   Status=valid   |
|   REG[ 9]   |   Value=4200   |   Status=writing   |
|   REG[10]   |   Value=4284   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=121   |   Status=writing   |
|   REG[13]   |   Value=73   |   Status=writing   |
|   REG[14]   |   Value=194   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 665
--------------------------------
Writeback      : 0052 mul R9, R8, #4
Memory 2       : 0056 add R10, R7, R9
Memory 1       : 0060 add R7, R2, R10
Exb 2          : 0064 ld R12, R7
Exb 1          : 0068 add R7, R3, R10
EXa            : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=22   |   Status=valid   |
|   REG[ 6]   |   Value=22   |   Status=valid   |
|   REG[ 7]   |   Value=88   |   Status=writing   |
|   REG[ 8]   |   Value=1100   |   Status=valid   |
|   REG[ 9]   |   Value=4400   |   Status=valid   |
|   REG[10]   |   Value=4284   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=121   |   Status=writing   |
|   REG[13]   |   Value=73   |   Status=writing   |
|   REG[14]   |   Value=194   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 666
--------------------------------
Memory 3       : 0056 add R10, R7, R9
Memory 2       : 0060 add R7, R2, R10
Memory 1       : 0064 ld R12, R7
Exb 2          : 0068 add R7, R3, R10
Exb 1          : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=22   |   Status=valid   |
|   REG[ 6]   |   Value=22   |   Status=valid   |
|   REG[ 7]   |   Value=88   |   Status=writing   |
|   REG[ 8]   |   Value=1100   |   Status=valid   |
|   REG[ 9]   |   Value=4400   |   Status=valid   |
|   REG[10]   |   Value=4284   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=121   |   Status=writing   |
|   REG[13]   |   Value=73   |   Status=writing   |
|   REG[14]   |   Value=194   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 667
--------------------------------
Memory 4       : 0056 add R10, R7, R9
Memory 3       : 0060 add R7, R2, R10
Memory 2       : 0064 ld R12, R7
Memory 1       : 0068 add R7, R3, R10
Exb 2          : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=22   |   Status=valid   |
|   REG[ 6]   |   Value=22   |   Status=valid   |
|   REG[ 7]   |   Value=88   |   Status=writing   |
|   REG[ 8]   |   Value=1100   |   Status=valid   |
|   REG[ 9]   |   Value=4400   |   Status=valid   |
|   REG[10]   |   Value=4284   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=121   |   Status=writing   |
|   REG[13]   |   Value=73   |   Status=writing   |
|   REG[14]   |   Value=194   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 668
--------------------------------
Writeback      : 0056 add R10, R7, R9
Memory 4       : 0060 add R7, R2, R10
Memory 3       : 0064 ld R12, R7
Memory 2       : 0068 add R7, R3, R10
Memory 1       : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=22   |   Status=valid   |
|   REG[ 6]   |   Value=22   |   Status=valid   |
|   REG[ 7]   |   Value=88   |   Status=writing   |
|   REG[ 8]   |   Value=1100   |   Status=valid   |
|   REG[ 9]   |   Value=4400   |   Status=valid   |
|   REG[10]   |   Value=4488   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=121   |   Status=writing   |
|   REG[13]   |   Value=73   |   Status=writing   |
|   REG[14]   |   Value=194   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 669
--------------------------------
Writeback      : 0060 add R7, R2, R10
Memory 4       : 0064 ld R12, R7
Memory 3       : 0068 add R7, R3, R10
Memory 2       : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=22   |   Status=valid   |
|   REG[ 6]   |   Value=22   |   Status=valid   |
|   REG[ 7]   |   Value=5488   |   Status=writing   |
|   REG[ 8]   |   Value=1100   |   Status=valid   |
|   REG[ 9]   |   Value=4400   |   Status=valid   |
|   REG[10]   |   Value=4488   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=121   |   Status=writing   |
|   REG[13]   |   Value=73   |   Status=writing   |
|   REG[14]   |   Value=194   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 670
--------------------------------
Writeback      : 0064 ld R12, R7
Memory 4       : 0068 add R7, R3, R10
Memory 3       : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=22   |   Status=valid   |
|   REG[ 6]   |   Value=22   |   Status=valid   |
|   REG[ 7]   |   Value=5488   |   Status=writing   |
|   REG[ 8]   |   Value=1100   |   Status=valid   |
|   REG[ 9]   |   Value=4400   |   Status=valid   |
|   REG[10]   |   Value=4488   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=44   |   Status=valid   |
|   REG[13]   |   Value=73   |   Status=writing   |
|   REG[14]   |   Value=194   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 671
--------------------------------
Writeback      : 0068 add R7, R3, R10
Memory 4       : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=22   |   Status=valid   |
|   REG[ 6]   |   Value=22   |   Status=valid   |
|   REG[ 7]   |   Value=8488   |   Status=valid   |
|   REG[ 8]   |   Value=1100   |   Status=valid   |
|   REG[ 9]   |   Value=4400   |   Status=valid   |
|   REG[10]   |   Value=4488   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=44   |   Status=valid   |
|   REG[13]   |   Value=73   |   Status=writing   |
|   REG[14]   |   Value=194   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 672
--------------------------------
Writeback      : 0072 ld R13, R7
EXa            : 0076 add R14, R12, R13
Decode         : 0080 add R7, R4, R10
Fetch          : 0084 st R14, R7
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=22   |   Status=valid   |
|   REG[ 6]   |   Value=22   |   Status=valid   |
|   REG[ 7]   |   Value=8488   |   Status=writing   |
|   REG[ 8]   |   Value=1100   |   Status=valid   |
|   REG[ 9]   |   Value=4400   |   Status=valid   |
|   REG[10]   |   Value=4488   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=44   |   Status=valid   |
|   REG[13]   |   Value=40   |   Status=valid   |
|   REG[14]   |   Value=194   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 673
--------------------------------
Exb 1          : 0076 add R14, R12, R13
EXa            : 0080 add R7, R4, R10
Decode         : 0084 st R14, R7
Fetch          : 0088 add R6, R6, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=22   |   Status=valid   |
|   REG[ 6]   |   Value=22   |   Status=valid   |
|   REG[ 7]   |   Value=8488   |   Status=writing   |
|   REG[ 8]   |   Value=1100   |   Status=valid   |
|   REG[ 9]   |   Value=4400   |   Status=valid   |
|   REG[10]   |   Value=4488   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=44   |   Status=valid   |
|   REG[13]   |   Value=40   |   Status=valid   |
|   REG[14]   |   Value=194   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 674
--------------------------------
Exb 2          : 0076 add R14, R12, R13
Exb 1          : 0080 add R7, R4, R10
EXa            : 0084 st R14, R7
Decode         : 0088 add R6, R6, #1
Fetch          : 0092 add R5, R5, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=22   |   Status=valid   |
|   REG[ 6]   |   Value=22   |   Status=writing   |
|   REG[ 7]   |   Value=8488   |   Status=writing   |
|   REG[ 8]   |   Value=1100   |   Status=valid   |
|   REG[ 9]   |   Value=4400   |   Status=valid   |
|   REG[10]   |   Value=4488   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=44   |   Status=valid   |
|   REG[13]   |   Value=40   |   Status=valid   |
|   REG[14]   |   Value=194   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 675
--------------------------------
Memory 1       : 0076 add R14, R12, R13
Exb 2          : 0080 add R7, R4, R10
Exb 1          : 0084 st R14, R7
EXa            : 0088 add R6, R6, #1
Decode         : 0092 add R5, R5, #1
Fetch          : 0096 set R7, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=22   |   Status=writing   |
|   REG[ 6]   |   Value=22   |   Status=writing   |
|   REG[ 7]   |   Value=8488   |   Status=writing   |
|   REG[ 8]   |   Value=1100   |   Status=valid   |
|   REG[ 9]   |   Value=4400   |   Status=valid   |
|   REG[10]   |   Value=4488   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=44   |   Status=valid   |
|   REG[13]   |   Value=40   |   Status=valid   |
|   REG[14]   |   Value=194   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 676
--------------------------------
Memory 2       : 0076 add R14, R12, R13
Memory 1       : 0080 add R7, R4, R10
Exb 2          : 0084 st R14, R7
Exb 1          : 0088 add R6, R6, #1
EXa            : 0092 add R5, R5, #1
Decode         : 0096 set R7, #0
Fetch          : 0100 bez R7, #0036
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=22   |   Status=writing   |
|   REG[ 6]   |   Value=22   |   Status=writing   |
|   REG[ 7]   |   Value=8488   |   Status=writing   |
|   REG[ 8]   |   Value=1100   |   Status=valid   |
|   REG[ 9]   |   Value=4400   |   Status=valid   |
|   REG[10]   |   Value=4488   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=44   |   Status=valid   |
|   REG[13]   |   Value=40   |   Status=valid   |
|   REG[14]   |   Value=194   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 677
--------------------------------
Memory 3       : 0076 add R14, R12, R13
Memory 2       : 0080 add R7, R4, R10
Memory 1       : 0084 st R14, R7
Exb 2          : 0088 add R6, R6, #1
Exb 1          : 0092 add R5, R5, #1
EXa            : 0096 set R7, #0
Decode         : 0100 bez R7, #0036
Fetch          : 0104 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=22   |   Status=writing   |
|   REG[ 6]   |   Value=22   |   Status=writing   |
|   REG[ 7]   |   Value=8488   |   Status=writing   |
|   REG[ 8]   |   Value=1100   |   Status=valid   |
|   REG[ 9]   |   Value=4400   |   Status=valid   |
|   REG[10]   |   Value=4488   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=44   |   Status=valid   |
|   REG[13]   |   Value=40   |   Status=valid   |
|   REG[14]   |   Value=194   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 678
--------------------------------
Memory 4       : 0076 add R14, R12, R13
Memory 3       : 0080 add R7, R4, R10
Memory 2       : 0084 st R14, R7
Memory 1       : 0088 add R6, R6, #1
Exb 2          : 0092 add R5, R5, #1
Exb 1          : 0096 set R7, #0
EXa            : 0100 bez R7, #0036
Fetch          : 0036 sub R7, R6, R1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=22   |   Status=writing   |
|   REG[ 6]   |   Value=22   |   Status=writing   |
|   REG[ 7]   |   Value=8488   |   Status=writing   |
|   REG[ 8]   |   Value=1100   |   Status=valid   |
|   REG[ 9]   |   Value=4400   |   Status=valid   |
|   REG[10]   |   Value=4488   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=44   |   Status=valid   |
|   REG[13]   |   Value=40   |   Status=valid   |
|   REG[14]   |   Value=194   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 679
--------------------------------
Writeback      : 0076 add R14, R12, R13
Memory 4       : 0080 add R7, R4, R10
Memory 3       : 0084 st R14, R7
Memory 2       : 0088 add R6, R6, #1
Memory 1       : 0092 add R5, R5, #1
Exb 2          : 0096 set R7, #0
Exb 1          : 0100 bez R7, #0036
Decode         : 0036 sub R7, R6, R1
Fetch          : 0040 bgez R7, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=22   |   Status=writing   |
|   REG[ 6]   |   Value=22   |   Status=writing   |
|   REG[ 7]   |   Value=8488   |   Status=writing   |
|   REG[ 8]   |   Value=1100   |   Status=valid   |
|   REG[ 9]   |   Value=4400   |   Status=valid   |
|   REG[10]   |   Value=4488   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=44   |   Status=valid   |
|   REG[13]   |   Value=40   |   Status=valid   |
|   REG[14]   |   Value=84   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 680
--------------------------------
Writeback      : 0080 add R7, R4, R10
Memory 4       : 0084 st R14, R7
Memory 3       : 0088 add R6, R6, #1
Memory 2       : 0092 add R5, R5, #1
Memory 1       : 0096 set R7, #0
Exb 2          : 0100 bez R7, #0036
EXa            : 0036 sub R7, R6, R1
Decode         : 0040 bgez R7, #0028
Fetch          : 0044 mul R7, R6, #4
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=22   |   Status=writing   |
|   REG[ 6]   |   Value=22   |   Status=writing   |
|   REG[ 7]   |   Value=11488   |   Status=writing   |
|   REG[ 8]   |   Value=1100   |   Status=valid   |
|   REG[ 9]   |   Value=4400   |   Status=valid   |
|   REG[10]   |   Value=4488   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=44   |   Status=valid   |
|   REG[13]   |   Value=40   |   Status=valid   |
|   REG[14]   |   Value=84   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 681
--------------------------------
Writeback      : 0084 st R14, R7
Memory 4       : 0088 add R6, R6, #1
Memory 3       : 0092 add R5, R5, #1
Memory 2       : 0096 set R7, #0
Memory 1       : 0100 bez R7, #0036
Exb 1          : 0036 sub R7, R6, R1
EXa            : 0040 bgez R7, #0028
Fetch          : 0044 mul R7, R6, #4
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=22   |   Status=writing   |
|   REG[ 6]   |   Value=22   |   Status=writing   |
|   REG[ 7]   |   Value=11488   |   Status=writing   |
|   REG[ 8]   |   Value=1100   |   Status=valid   |
|   REG[ 9]   |   Value=4400   |   Status=valid   |
|   REG[10]   |   Value=4488   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=44   |   Status=valid   |
|   REG[13]   |   Value=40   |   Status=valid   |
|   REG[14]   |   Value=84   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 682
--------------------------------
Writeback      : 0088 add R6, R6, #1
Memory 4       : 0092 add R5, R5, #1
Memory 3       : 0096 set R7, #0
Memory 2       : 0100 bez R7, #0036
Exb 2          : 0036 sub R7, R6, R1
Exb 1          : 0040 bgez R7, #0028
Decode         : 0044 mul R7, R6, #4
Fetch          : 0048 mul R8, R5, R1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=22   |   Status=writing   |
|   REG[ 6]   |   Value=23   |   Status=valid   |
|   REG[ 7]   |   Value=11488   |   Status=writing   |
|   REG[ 8]   |   Value=1100   |   Status=valid   |
|   REG[ 9]   |   Value=4400   |   Status=valid   |
|   REG[10]   |   Value=4488   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=44   |   Status=valid   |
|   REG[13]   |   Value=40   |   Status=valid   |
|   REG[14]   |   Value=84   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 683
--------------------------------
Writeback      : 0092 add R5, R5, #1
Memory 4       : 0096 set R7, #0
Memory 3       : 0100 bez R7, #0036
Memory 1       : 0036 sub R7, R6, R1
Exb 2          : 0040 bgez R7, #0028
EXa            : 0044 mul R7, R6, #4
Decode         : 0048 mul R8, R5, R1
Fetch          : 0052 mul R9, R8, #4
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=23   |   Status=valid   |
|   REG[ 6]   |   Value=23   |   Status=valid   |
|   REG[ 7]   |   Value=11488   |   Status=writing   |
|   REG[ 8]   |   Value=1100   |   Status=writing   |
|   REG[ 9]   |   Value=4400   |   Status=valid   |
|   REG[10]   |   Value=4488   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=44   |   Status=valid   |
|   REG[13]   |   Value=40   |   Status=valid   |
|   REG[14]   |   Value=84   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 684
--------------------------------
Writeback      : 0096 set R7, #0
Memory 4       : 0100 bez R7, #0036
Memory 2       : 0036 sub R7, R6, R1
Memory 1       : 0040 bgez R7, #0028
Exb 1          : 0044 mul R7, R6, #4
EXa            : 0048 mul R8, R5, R1
Decode         : 0052 mul R9, R8, #4
Fetch          : 0056 add R10, R7, R9
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=23   |   Status=valid   |
|   REG[ 6]   |   Value=23   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=1100   |   Status=writing   |
|   REG[ 9]   |   Value=4400   |   Status=valid   |
|   REG[10]   |   Value=4488   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=44   |   Status=valid   |
|   REG[13]   |   Value=40   |   Status=valid   |
|   REG[14]   |   Value=84   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 685
--------------------------------
Writeback      : 0100 bez R7, #0036
Memory 3       : 0036 sub R7, R6, R1
Memory 2       : 0040 bgez R7, #0028
Exb 2          : 0044 mul R7, R6, #4
Exb 1          : 0048 mul R8, R5, R1
Decode         : 0052 mul R9, R8, #4
Fetch          : 0056 add R10, R7, R9
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=23   |   Status=valid   |
|   REG[ 6]   |   Value=23   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=1100   |   Status=writing   |
|   REG[ 9]   |   Value=4400   |   Status=valid   |
|   REG[10]   |   Value=4488   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=44   |   Status=valid   |
|   REG[13]   |   Value=40   |   Status=valid   |
|   REG[14]   |   Value=84   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 686
--------------------------------
Memory 4       : 0036 sub R7, R6, R1
Memory 3       : 0040 bgez R7, #0028
Memory 1       : 0044 mul R7, R6, #4
Exb 2          : 0048 mul R8, R5, R1
Decode         : 0052 mul R9, R8, #4
Fetch          : 0056 add R10, R7, R9
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=23   |   Status=valid   |
|   REG[ 6]   |   Value=23   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=1100   |   Status=writing   |
|   REG[ 9]   |   Value=4400   |   Status=writing   |
|   REG[10]   |   Value=4488   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=44   |   Status=valid   |
|   REG[13]   |   Value=40   |   Status=valid   |
|   REG[14]   |   Value=84   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 687
--------------------------------
Writeback      : 0036 sub R7, R6, R1
Memory 4       : 0040 bgez R7, #0028
Memory 2       : 0044 mul R7, R6, #4
Memory 1       : 0048 mul R8, R5, R1
EXa            : 0052 mul R9, R8, #4
Decode         : 0056 add R10, R7, R9
Fetch          : 0060 add R7, R2, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=23   |   Status=valid   |
|   REG[ 6]   |   Value=23   |   Status=valid   |
|   REG[ 7]   |   Value=-27   |   Status=writing   |
|   REG[ 8]   |   Value=1100   |   Status=writing   |
|   REG[ 9]   |   Value=4400   |   Status=writing   |
|   REG[10]   |   Value=4488   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=44   |   Status=valid   |
|   REG[13]   |   Value=40   |   Status=valid   |
|   REG[14]   |   Value=84   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 688
--------------------------------
Writeback      : 0040 bgez R7, #0028
Memory 3       : 0044 mul R7, R6, #4
Memory 2       : 0048 mul R8, R5, R1
Exb 1          : 0052 mul R9, R8, #4
Decode         : 0056 add R10, R7, R9
Fetch          : 0060 add R7, R2, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=23   |   Status=valid   |
|   REG[ 6]   |   Value=23   |   Status=valid   |
|   REG[ 7]   |   Value=-27   |   Status=writing   |
|   REG[ 8]   |   Value=1100   |   Status=writing   |
|   REG[ 9]   |   Value=4400   |   Status=writing   |
|   REG[10]   |   Value=4488   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=44   |   Status=valid   |
|   REG[13]   |   Value=40   |   Status=valid   |
|   REG[14]   |   Value=84   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 689
--------------------------------
Memory 4       : 0044 mul R7, R6, #4
Memory 3       : 0048 mul R8, R5, R1
Exb 2          : 0052 mul R9, R8, #4
Decode         : 0056 add R10, R7, R9
Fetch          : 0060 add R7, R2, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=23   |   Status=valid   |
|   REG[ 6]   |   Value=23   |   Status=valid   |
|   REG[ 7]   |   Value=-27   |   Status=writing   |
|   REG[ 8]   |   Value=1100   |   Status=writing   |
|   REG[ 9]   |   Value=4400   |   Status=writing   |
|   REG[10]   |   Value=4488   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=44   |   Status=valid   |
|   REG[13]   |   Value=40   |   Status=valid   |
|   REG[14]   |   Value=84   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 690
--------------------------------
Writeback      : 0044 mul R7, R6, #4
Memory 4       : 0048 mul R8, R5, R1
Memory 1       : 0052 mul R9, R8, #4
EXa            : 0056 add R10, R7, R9
Decode         : 0060 add R7, R2, R10
Fetch          : 0064 ld R12, R7
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=23   |   Status=valid   |
|   REG[ 6]   |   Value=23   |   Status=valid   |
|   REG[ 7]   |   Value=92   |   Status=writing   |
|   REG[ 8]   |   Value=1100   |   Status=writing   |
|   REG[ 9]   |   Value=4400   |   Status=writing   |
|   REG[10]   |   Value=4488   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=44   |   Status=valid   |
|   REG[13]   |   Value=40   |   Status=valid   |
|   REG[14]   |   Value=84   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 691
--------------------------------
Writeback      : 0048 mul R8, R5, R1
Memory 2       : 0052 mul R9, R8, #4
Exb 1          : 0056 add R10, R7, R9
EXa            : 0060 add R7, R2, R10
Decode         : 0064 ld R12, R7
Fetch          : 0068 add R7, R3, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=23   |   Status=valid   |
|   REG[ 6]   |   Value=23   |   Status=valid   |
|   REG[ 7]   |   Value=92   |   Status=writing   |
|   REG[ 8]   |   Value=1150   |   Status=valid   |
|   REG[ 9]   |   Value=4400   |   Status=writing   |
|   REG[10]   |   Value=4488   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=44   |   Status=writing   |
|   REG[13]   |   Value=40   |   Status=valid   |
|   REG[14]   |   Value=84   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 692
--------------------------------
Memory 3       : 0052 mul R9, R8, #4
Exb 2          : 0056 add R10, R7, R9
Exb 1          : 0060 add R7, R2, R10
EXa            : 0064 ld R12, R7
Decode         : 0068 add R7, R3, R10
Fetch          : 0072 ld R13, R7
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=23   |   Status=valid   |
|   REG[ 6]   |   Value=23   |   Status=valid   |
|   REG[ 7]   |   Value=92   |   Status=writing   |
|   REG[ 8]   |   Value=1150   |   Status=valid   |
|   REG[ 9]   |   Value=4400   |   Status=writing   |
|   REG[10]   |   Value=4488   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=44   |   Status=writing   |
|   REG[13]   |   Value=40   |   Status=valid   |
|   REG[14]   |   Value=84   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 693
--------------------------------
Memory 4       : 0052 mul R9, R8, #4
Memory 1       : 0056 add R10, R7, R9
Exb 2          : 0060 add R7, R2, R10
Exb 1          : 0064 ld R12, R7
EXa            : 0068 add R7, R3, R10
Decode         : 0072 ld R13, R7
Fetch          : 0076 add R14, R12, R13
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=23   |   Status=valid   |
|   REG[ 6]   |   Value=23   |   Status=valid   |
|   REG[ 7]   |   Value=92   |   Status=writing   |
|   REG[ 8]   |   Value=1150   |   Status=valid   |
|   REG[ 9]   |   Value=4400   |   Status=writing   |
|   REG[10]   |   Value=4488   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=44   |   Status=writing   |
|   REG[13]   |   Value=40   |   Status=writing   |
|   REG[14]   |   Value=84   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 694
--------------------------------
Writeback      : 0052 mul R9, R8, #4
Memory 2       : 0056 add R10, R7, R9
Memory 1       : 0060 add R7, R2, R10
Exb 2          : 0064 ld R12, R7
Exb 1          : 0068 add R7, R3, R10
EXa            : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=23   |   Status=valid   |
|   REG[ 6]   |   Value=23   |   Status=valid   |
|   REG[ 7]   |   Value=92   |   Status=writing   |
|   REG[ 8]   |   Value=1150   |   Status=valid   |
|   REG[ 9]   |   Value=4600   |   Status=valid   |
|   REG[10]   |   Value=4488   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=44   |   Status=writing   |
|   REG[13]   |   Value=40   |   Status=writing   |
|   REG[14]   |   Value=84   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 695
--------------------------------
Memory 3       : 0056 add R10, R7, R9
Memory 2       : 0060 add R7, R2, R10
Memory 1       : 0064 ld R12, R7
Exb 2          : 0068 add R7, R3, R10
Exb 1          : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=23   |   Status=valid   |
|   REG[ 6]   |   Value=23   |   Status=valid   |
|   REG[ 7]   |   Value=92   |   Status=writing   |
|   REG[ 8]   |   Value=1150   |   Status=valid   |
|   REG[ 9]   |   Value=4600   |   Status=valid   |
|   REG[10]   |   Value=4488   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=44   |   Status=writing   |
|   REG[13]   |   Value=40   |   Status=writing   |
|   REG[14]   |   Value=84   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 696
--------------------------------
Memory 4       : 0056 add R10, R7, R9
Memory 3       : 0060 add R7, R2, R10
Memory 2       : 0064 ld R12, R7
Memory 1       : 0068 add R7, R3, R10
Exb 2          : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=23   |   Status=valid   |
|   REG[ 6]   |   Value=23   |   Status=valid   |
|   REG[ 7]   |   Value=92   |   Status=writing   |
|   REG[ 8]   |   Value=1150   |   Status=valid   |
|   REG[ 9]   |   Value=4600   |   Status=valid   |
|   REG[10]   |   Value=4488   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=44   |   Status=writing   |
|   REG[13]   |   Value=40   |   Status=writing   |
|   REG[14]   |   Value=84   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 697
--------------------------------
Writeback      : 0056 add R10, R7, R9
Memory 4       : 0060 add R7, R2, R10
Memory 3       : 0064 ld R12, R7
Memory 2       : 0068 add R7, R3, R10
Memory 1       : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=23   |   Status=valid   |
|   REG[ 6]   |   Value=23   |   Status=valid   |
|   REG[ 7]   |   Value=92   |   Status=writing   |
|   REG[ 8]   |   Value=1150   |   Status=valid   |
|   REG[ 9]   |   Value=4600   |   Status=valid   |
|   REG[10]   |   Value=4692   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=44   |   Status=writing   |
|   REG[13]   |   Value=40   |   Status=writing   |
|   REG[14]   |   Value=84   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 698
--------------------------------
Writeback      : 0060 add R7, R2, R10
Memory 4       : 0064 ld R12, R7
Memory 3       : 0068 add R7, R3, R10
Memory 2       : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=23   |   Status=valid   |
|   REG[ 6]   |   Value=23   |   Status=valid   |
|   REG[ 7]   |   Value=5692   |   Status=writing   |
|   REG[ 8]   |   Value=1150   |   Status=valid   |
|   REG[ 9]   |   Value=4600   |   Status=valid   |
|   REG[10]   |   Value=4692   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=44   |   Status=writing   |
|   REG[13]   |   Value=40   |   Status=writing   |
|   REG[14]   |   Value=84   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 699
--------------------------------
Writeback      : 0064 ld R12, R7
Memory 4       : 0068 add R7, R3, R10
Memory 3       : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=23   |   Status=valid   |
|   REG[ 6]   |   Value=23   |   Status=valid   |
|   REG[ 7]   |   Value=5692   |   Status=writing   |
|   REG[ 8]   |   Value=1150   |   Status=valid   |
|   REG[ 9]   |   Value=4600   |   Status=valid   |
|   REG[10]   |   Value=4692   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=109   |   Status=valid   |
|   REG[13]   |   Value=40   |   Status=writing   |
|   REG[14]   |   Value=84   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 700
--------------------------------
Writeback      : 0068 add R7, R3, R10
Memory 4       : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=23   |   Status=valid   |
|   REG[ 6]   |   Value=23   |   Status=valid   |
|   REG[ 7]   |   Value=8692   |   Status=valid   |
|   REG[ 8]   |   Value=1150   |   Status=valid   |
|   REG[ 9]   |   Value=4600   |   Status=valid   |
|   REG[10]   |   Value=4692   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=109   |   Status=valid   |
|   REG[13]   |   Value=40   |   Status=writing   |
|   REG[14]   |   Value=84   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 701
--------------------------------
Writeback      : 0072 ld R13, R7
EXa            : 0076 add R14, R12, R13
Decode         : 0080 add R7, R4, R10
Fetch          : 0084 st R14, R7
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=23   |   Status=valid   |
|   REG[ 6]   |   Value=23   |   Status=valid   |
|   REG[ 7]   |   Value=8692   |   Status=writing   |
|   REG[ 8]   |   Value=1150   |   Status=valid   |
|   REG[ 9]   |   Value=4600   |   Status=valid   |
|   REG[10]   |   Value=4692   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=109   |   Status=valid   |
|   REG[13]   |   Value=32   |   Status=valid   |
|   REG[14]   |   Value=84   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 702
--------------------------------
Exb 1          : 0076 add R14, R12, R13
EXa            : 0080 add R7, R4, R10
Decode         : 0084 st R14, R7
Fetch          : 0088 add R6, R6, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=23   |   Status=valid   |
|   REG[ 6]   |   Value=23   |   Status=valid   |
|   REG[ 7]   |   Value=8692   |   Status=writing   |
|   REG[ 8]   |   Value=1150   |   Status=valid   |
|   REG[ 9]   |   Value=4600   |   Status=valid   |
|   REG[10]   |   Value=4692   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=109   |   Status=valid   |
|   REG[13]   |   Value=32   |   Status=valid   |
|   REG[14]   |   Value=84   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 703
--------------------------------
Exb 2          : 0076 add R14, R12, R13
Exb 1          : 0080 add R7, R4, R10
EXa            : 0084 st R14, R7
Decode         : 0088 add R6, R6, #1
Fetch          : 0092 add R5, R5, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=23   |   Status=valid   |
|   REG[ 6]   |   Value=23   |   Status=writing   |
|   REG[ 7]   |   Value=8692   |   Status=writing   |
|   REG[ 8]   |   Value=1150   |   Status=valid   |
|   REG[ 9]   |   Value=4600   |   Status=valid   |
|   REG[10]   |   Value=4692   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=109   |   Status=valid   |
|   REG[13]   |   Value=32   |   Status=valid   |
|   REG[14]   |   Value=84   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 704
--------------------------------
Memory 1       : 0076 add R14, R12, R13
Exb 2          : 0080 add R7, R4, R10
Exb 1          : 0084 st R14, R7
EXa            : 0088 add R6, R6, #1
Decode         : 0092 add R5, R5, #1
Fetch          : 0096 set R7, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=23   |   Status=writing   |
|   REG[ 6]   |   Value=23   |   Status=writing   |
|   REG[ 7]   |   Value=8692   |   Status=writing   |
|   REG[ 8]   |   Value=1150   |   Status=valid   |
|   REG[ 9]   |   Value=4600   |   Status=valid   |
|   REG[10]   |   Value=4692   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=109   |   Status=valid   |
|   REG[13]   |   Value=32   |   Status=valid   |
|   REG[14]   |   Value=84   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 705
--------------------------------
Memory 2       : 0076 add R14, R12, R13
Memory 1       : 0080 add R7, R4, R10
Exb 2          : 0084 st R14, R7
Exb 1          : 0088 add R6, R6, #1
EXa            : 0092 add R5, R5, #1
Decode         : 0096 set R7, #0
Fetch          : 0100 bez R7, #0036
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=23   |   Status=writing   |
|   REG[ 6]   |   Value=23   |   Status=writing   |
|   REG[ 7]   |   Value=8692   |   Status=writing   |
|   REG[ 8]   |   Value=1150   |   Status=valid   |
|   REG[ 9]   |   Value=4600   |   Status=valid   |
|   REG[10]   |   Value=4692   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=109   |   Status=valid   |
|   REG[13]   |   Value=32   |   Status=valid   |
|   REG[14]   |   Value=84   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 706
--------------------------------
Memory 3       : 0076 add R14, R12, R13
Memory 2       : 0080 add R7, R4, R10
Memory 1       : 0084 st R14, R7
Exb 2          : 0088 add R6, R6, #1
Exb 1          : 0092 add R5, R5, #1
EXa            : 0096 set R7, #0
Decode         : 0100 bez R7, #0036
Fetch          : 0104 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=23   |   Status=writing   |
|   REG[ 6]   |   Value=23   |   Status=writing   |
|   REG[ 7]   |   Value=8692   |   Status=writing   |
|   REG[ 8]   |   Value=1150   |   Status=valid   |
|   REG[ 9]   |   Value=4600   |   Status=valid   |
|   REG[10]   |   Value=4692   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=109   |   Status=valid   |
|   REG[13]   |   Value=32   |   Status=valid   |
|   REG[14]   |   Value=84   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 707
--------------------------------
Memory 4       : 0076 add R14, R12, R13
Memory 3       : 0080 add R7, R4, R10
Memory 2       : 0084 st R14, R7
Memory 1       : 0088 add R6, R6, #1
Exb 2          : 0092 add R5, R5, #1
Exb 1          : 0096 set R7, #0
EXa            : 0100 bez R7, #0036
Fetch          : 0036 sub R7, R6, R1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=23   |   Status=writing   |
|   REG[ 6]   |   Value=23   |   Status=writing   |
|   REG[ 7]   |   Value=8692   |   Status=writing   |
|   REG[ 8]   |   Value=1150   |   Status=valid   |
|   REG[ 9]   |   Value=4600   |   Status=valid   |
|   REG[10]   |   Value=4692   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=109   |   Status=valid   |
|   REG[13]   |   Value=32   |   Status=valid   |
|   REG[14]   |   Value=84   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 708
--------------------------------
Writeback      : 0076 add R14, R12, R13
Memory 4       : 0080 add R7, R4, R10
Memory 3       : 0084 st R14, R7
Memory 2       : 0088 add R6, R6, #1
Memory 1       : 0092 add R5, R5, #1
Exb 2          : 0096 set R7, #0
Exb 1          : 0100 bez R7, #0036
Decode         : 0036 sub R7, R6, R1
Fetch          : 0040 bgez R7, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=23   |   Status=writing   |
|   REG[ 6]   |   Value=23   |   Status=writing   |
|   REG[ 7]   |   Value=8692   |   Status=writing   |
|   REG[ 8]   |   Value=1150   |   Status=valid   |
|   REG[ 9]   |   Value=4600   |   Status=valid   |
|   REG[10]   |   Value=4692   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=109   |   Status=valid   |
|   REG[13]   |   Value=32   |   Status=valid   |
|   REG[14]   |   Value=141   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 709
--------------------------------
Writeback      : 0080 add R7, R4, R10
Memory 4       : 0084 st R14, R7
Memory 3       : 0088 add R6, R6, #1
Memory 2       : 0092 add R5, R5, #1
Memory 1       : 0096 set R7, #0
Exb 2          : 0100 bez R7, #0036
EXa            : 0036 sub R7, R6, R1
Decode         : 0040 bgez R7, #0028
Fetch          : 0044 mul R7, R6, #4
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=23   |   Status=writing   |
|   REG[ 6]   |   Value=23   |   Status=writing   |
|   REG[ 7]   |   Value=11692   |   Status=writing   |
|   REG[ 8]   |   Value=1150   |   Status=valid   |
|   REG[ 9]   |   Value=4600   |   Status=valid   |
|   REG[10]   |   Value=4692   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=109   |   Status=valid   |
|   REG[13]   |   Value=32   |   Status=valid   |
|   REG[14]   |   Value=141   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 710
--------------------------------
Writeback      : 0084 st R14, R7
Memory 4       : 0088 add R6, R6, #1
Memory 3       : 0092 add R5, R5, #1
Memory 2       : 0096 set R7, #0
Memory 1       : 0100 bez R7, #0036
Exb 1          : 0036 sub R7, R6, R1
EXa            : 0040 bgez R7, #0028
Fetch          : 0044 mul R7, R6, #4
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=23   |   Status=writing   |
|   REG[ 6]   |   Value=23   |   Status=writing   |
|   REG[ 7]   |   Value=11692   |   Status=writing   |
|   REG[ 8]   |   Value=1150   |   Status=valid   |
|   REG[ 9]   |   Value=4600   |   Status=valid   |
|   REG[10]   |   Value=4692   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=109   |   Status=valid   |
|   REG[13]   |   Value=32   |   Status=valid   |
|   REG[14]   |   Value=141   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 711
--------------------------------
Writeback      : 0088 add R6, R6, #1
Memory 4       : 0092 add R5, R5, #1
Memory 3       : 0096 set R7, #0
Memory 2       : 0100 bez R7, #0036
Exb 2          : 0036 sub R7, R6, R1
Exb 1          : 0040 bgez R7, #0028
Decode         : 0044 mul R7, R6, #4
Fetch          : 0048 mul R8, R5, R1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=23   |   Status=writing   |
|   REG[ 6]   |   Value=24   |   Status=valid   |
|   REG[ 7]   |   Value=11692   |   Status=writing   |
|   REG[ 8]   |   Value=1150   |   Status=valid   |
|   REG[ 9]   |   Value=4600   |   Status=valid   |
|   REG[10]   |   Value=4692   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=109   |   Status=valid   |
|   REG[13]   |   Value=32   |   Status=valid   |
|   REG[14]   |   Value=141   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 712
--------------------------------
Writeback      : 0092 add R5, R5, #1
Memory 4       : 0096 set R7, #0
Memory 3       : 0100 bez R7, #0036
Memory 1       : 0036 sub R7, R6, R1
Exb 2          : 0040 bgez R7, #0028
EXa            : 0044 mul R7, R6, #4
Decode         : 0048 mul R8, R5, R1
Fetch          : 0052 mul R9, R8, #4
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=24   |   Status=valid   |
|   REG[ 6]   |   Value=24   |   Status=valid   |
|   REG[ 7]   |   Value=11692   |   Status=writing   |
|   REG[ 8]   |   Value=1150   |   Status=writing   |
|   REG[ 9]   |   Value=4600   |   Status=valid   |
|   REG[10]   |   Value=4692   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=109   |   Status=valid   |
|   REG[13]   |   Value=32   |   Status=valid   |
|   REG[14]   |   Value=141   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 713
--------------------------------
Writeback      : 0096 set R7, #0
Memory 4       : 0100 bez R7, #0036
Memory 2       : 0036 sub R7, R6, R1
Memory 1       : 0040 bgez R7, #0028
Exb 1          : 0044 mul R7, R6, #4
EXa            : 0048 mul R8, R5, R1
Decode         : 0052 mul R9, R8, #4
Fetch          : 0056 add R10, R7, R9
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=24   |   Status=valid   |
|   REG[ 6]   |   Value=24   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=1150   |   Status=writing   |
|   REG[ 9]   |   Value=4600   |   Status=valid   |
|   REG[10]   |   Value=4692   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=109   |   Status=valid   |
|   REG[13]   |   Value=32   |   Status=valid   |
|   REG[14]   |   Value=141   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 714
--------------------------------
Writeback      : 0100 bez R7, #0036
Memory 3       : 0036 sub R7, R6, R1
Memory 2       : 0040 bgez R7, #0028
Exb 2          : 0044 mul R7, R6, #4
Exb 1          : 0048 mul R8, R5, R1
Decode         : 0052 mul R9, R8, #4
Fetch          : 0056 add R10, R7, R9
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=24   |   Status=valid   |
|   REG[ 6]   |   Value=24   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=1150   |   Status=writing   |
|   REG[ 9]   |   Value=4600   |   Status=valid   |
|   REG[10]   |   Value=4692   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=109   |   Status=valid   |
|   REG[13]   |   Value=32   |   Status=valid   |
|   REG[14]   |   Value=141   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 715
--------------------------------
Memory 4       : 0036 sub R7, R6, R1
Memory 3       : 0040 bgez R7, #0028
Memory 1       : 0044 mul R7, R6, #4
Exb 2          : 0048 mul R8, R5, R1
Decode         : 0052 mul R9, R8, #4
Fetch          : 0056 add R10, R7, R9
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=24   |   Status=valid   |
|   REG[ 6]   |   Value=24   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=1150   |   Status=writing   |
|   REG[ 9]   |   Value=4600   |   Status=writing   |
|   REG[10]   |   Value=4692   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=109   |   Status=valid   |
|   REG[13]   |   Value=32   |   Status=valid   |
|   REG[14]   |   Value=141   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 716
--------------------------------
Writeback      : 0036 sub R7, R6, R1
Memory 4       : 0040 bgez R7, #0028
Memory 2       : 0044 mul R7, R6, #4
Memory 1       : 0048 mul R8, R5, R1
EXa            : 0052 mul R9, R8, #4
Decode         : 0056 add R10, R7, R9
Fetch          : 0060 add R7, R2, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=24   |   Status=valid   |
|   REG[ 6]   |   Value=24   |   Status=valid   |
|   REG[ 7]   |   Value=-26   |   Status=writing   |
|   REG[ 8]   |   Value=1150   |   Status=writing   |
|   REG[ 9]   |   Value=4600   |   Status=writing   |
|   REG[10]   |   Value=4692   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=109   |   Status=valid   |
|   REG[13]   |   Value=32   |   Status=valid   |
|   REG[14]   |   Value=141   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 717
--------------------------------
Writeback      : 0040 bgez R7, #0028
Memory 3       : 0044 mul R7, R6, #4
Memory 2       : 0048 mul R8, R5, R1
Exb 1          : 0052 mul R9, R8, #4
Decode         : 0056 add R10, R7, R9
Fetch          : 0060 add R7, R2, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=24   |   Status=valid   |
|   REG[ 6]   |   Value=24   |   Status=valid   |
|   REG[ 7]   |   Value=-26   |   Status=writing   |
|   REG[ 8]   |   Value=1150   |   Status=writing   |
|   REG[ 9]   |   Value=4600   |   Status=writing   |
|   REG[10]   |   Value=4692   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=109   |   Status=valid   |
|   REG[13]   |   Value=32   |   Status=valid   |
|   REG[14]   |   Value=141   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 718
--------------------------------
Memory 4       : 0044 mul R7, R6, #4
Memory 3       : 0048 mul R8, R5, R1
Exb 2          : 0052 mul R9, R8, #4
Decode         : 0056 add R10, R7, R9
Fetch          : 0060 add R7, R2, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=24   |   Status=valid   |
|   REG[ 6]   |   Value=24   |   Status=valid   |
|   REG[ 7]   |   Value=-26   |   Status=writing   |
|   REG[ 8]   |   Value=1150   |   Status=writing   |
|   REG[ 9]   |   Value=4600   |   Status=writing   |
|   REG[10]   |   Value=4692   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=109   |   Status=valid   |
|   REG[13]   |   Value=32   |   Status=valid   |
|   REG[14]   |   Value=141   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 719
--------------------------------
Writeback      : 0044 mul R7, R6, #4
Memory 4       : 0048 mul R8, R5, R1
Memory 1       : 0052 mul R9, R8, #4
EXa            : 0056 add R10, R7, R9
Decode         : 0060 add R7, R2, R10
Fetch          : 0064 ld R12, R7
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=24   |   Status=valid   |
|   REG[ 6]   |   Value=24   |   Status=valid   |
|   REG[ 7]   |   Value=96   |   Status=writing   |
|   REG[ 8]   |   Value=1150   |   Status=writing   |
|   REG[ 9]   |   Value=4600   |   Status=writing   |
|   REG[10]   |   Value=4692   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=109   |   Status=valid   |
|   REG[13]   |   Value=32   |   Status=valid   |
|   REG[14]   |   Value=141   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 720
--------------------------------
Writeback      : 0048 mul R8, R5, R1
Memory 2       : 0052 mul R9, R8, #4
Exb 1          : 0056 add R10, R7, R9
EXa            : 0060 add R7, R2, R10
Decode         : 0064 ld R12, R7
Fetch          : 0068 add R7, R3, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=24   |   Status=valid   |
|   REG[ 6]   |   Value=24   |   Status=valid   |
|   REG[ 7]   |   Value=96   |   Status=writing   |
|   REG[ 8]   |   Value=1200   |   Status=valid   |
|   REG[ 9]   |   Value=4600   |   Status=writing   |
|   REG[10]   |   Value=4692   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=109   |   Status=writing   |
|   REG[13]   |   Value=32   |   Status=valid   |
|   REG[14]   |   Value=141   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 721
--------------------------------
Memory 3       : 0052 mul R9, R8, #4
Exb 2          : 0056 add R10, R7, R9
Exb 1          : 0060 add R7, R2, R10
EXa            : 0064 ld R12, R7
Decode         : 0068 add R7, R3, R10
Fetch          : 0072 ld R13, R7
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=24   |   Status=valid   |
|   REG[ 6]   |   Value=24   |   Status=valid   |
|   REG[ 7]   |   Value=96   |   Status=writing   |
|   REG[ 8]   |   Value=1200   |   Status=valid   |
|   REG[ 9]   |   Value=4600   |   Status=writing   |
|   REG[10]   |   Value=4692   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=109   |   Status=writing   |
|   REG[13]   |   Value=32   |   Status=valid   |
|   REG[14]   |   Value=141   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 722
--------------------------------
Memory 4       : 0052 mul R9, R8, #4
Memory 1       : 0056 add R10, R7, R9
Exb 2          : 0060 add R7, R2, R10
Exb 1          : 0064 ld R12, R7
EXa            : 0068 add R7, R3, R10
Decode         : 0072 ld R13, R7
Fetch          : 0076 add R14, R12, R13
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=24   |   Status=valid   |
|   REG[ 6]   |   Value=24   |   Status=valid   |
|   REG[ 7]   |   Value=96   |   Status=writing   |
|   REG[ 8]   |   Value=1200   |   Status=valid   |
|   REG[ 9]   |   Value=4600   |   Status=writing   |
|   REG[10]   |   Value=4692   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=109   |   Status=writing   |
|   REG[13]   |   Value=32   |   Status=writing   |
|   REG[14]   |   Value=141   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 723
--------------------------------
Writeback      : 0052 mul R9, R8, #4
Memory 2       : 0056 add R10, R7, R9
Memory 1       : 0060 add R7, R2, R10
Exb 2          : 0064 ld R12, R7
Exb 1          : 0068 add R7, R3, R10
EXa            : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=24   |   Status=valid   |
|   REG[ 6]   |   Value=24   |   Status=valid   |
|   REG[ 7]   |   Value=96   |   Status=writing   |
|   REG[ 8]   |   Value=1200   |   Status=valid   |
|   REG[ 9]   |   Value=4800   |   Status=valid   |
|   REG[10]   |   Value=4692   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=109   |   Status=writing   |
|   REG[13]   |   Value=32   |   Status=writing   |
|   REG[14]   |   Value=141   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 724
--------------------------------
Memory 3       : 0056 add R10, R7, R9
Memory 2       : 0060 add R7, R2, R10
Memory 1       : 0064 ld R12, R7
Exb 2          : 0068 add R7, R3, R10
Exb 1          : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=24   |   Status=valid   |
|   REG[ 6]   |   Value=24   |   Status=valid   |
|   REG[ 7]   |   Value=96   |   Status=writing   |
|   REG[ 8]   |   Value=1200   |   Status=valid   |
|   REG[ 9]   |   Value=4800   |   Status=valid   |
|   REG[10]   |   Value=4692   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=109   |   Status=writing   |
|   REG[13]   |   Value=32   |   Status=writing   |
|   REG[14]   |   Value=141   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 725
--------------------------------
Memory 4       : 0056 add R10, R7, R9
Memory 3       : 0060 add R7, R2, R10
Memory 2       : 0064 ld R12, R7
Memory 1       : 0068 add R7, R3, R10
Exb 2          : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=24   |   Status=valid   |
|   REG[ 6]   |   Value=24   |   Status=valid   |
|   REG[ 7]   |   Value=96   |   Status=writing   |
|   REG[ 8]   |   Value=1200   |   Status=valid   |
|   REG[ 9]   |   Value=4800   |   Status=valid   |
|   REG[10]   |   Value=4692   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=109   |   Status=writing   |
|   REG[13]   |   Value=32   |   Status=writing   |
|   REG[14]   |   Value=141   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 726
--------------------------------
Writeback      : 0056 add R10, R7, R9
Memory 4       : 0060 add R7, R2, R10
Memory 3       : 0064 ld R12, R7
Memory 2       : 0068 add R7, R3, R10
Memory 1       : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=24   |   Status=valid   |
|   REG[ 6]   |   Value=24   |   Status=valid   |
|   REG[ 7]   |   Value=96   |   Status=writing   |
|   REG[ 8]   |   Value=1200   |   Status=valid   |
|   REG[ 9]   |   Value=4800   |   Status=valid   |
|   REG[10]   |   Value=4896   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=109   |   Status=writing   |
|   REG[13]   |   Value=32   |   Status=writing   |
|   REG[14]   |   Value=141   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 727
--------------------------------
Writeback      : 0060 add R7, R2, R10
Memory 4       : 0064 ld R12, R7
Memory 3       : 0068 add R7, R3, R10
Memory 2       : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=24   |   Status=valid   |
|   REG[ 6]   |   Value=24   |   Status=valid   |
|   REG[ 7]   |   Value=5896   |   Status=writing   |
|   REG[ 8]   |   Value=1200   |   Status=valid   |
|   REG[ 9]   |   Value=4800   |   Status=valid   |
|   REG[10]   |   Value=4896   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=109   |   Status=writing   |
|   REG[13]   |   Value=32   |   Status=writing   |
|   REG[14]   |   Value=141   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 728
--------------------------------
Writeback      : 0064 ld R12, R7
Memory 4       : 0068 add R7, R3, R10
Memory 3       : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=24   |   Status=valid   |
|   REG[ 6]   |   Value=24   |   Status=valid   |
|   REG[ 7]   |   Value=5896   |   Status=writing   |
|   REG[ 8]   |   Value=1200   |   Status=valid   |
|   REG[ 9]   |   Value=4800   |   Status=valid   |
|   REG[10]   |   Value=4896   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=76   |   Status=valid   |
|   REG[13]   |   Value=32   |   Status=writing   |
|   REG[14]   |   Value=141   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 729
--------------------------------
Writeback      : 0068 add R7, R3, R10
Memory 4       : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=24   |   Status=valid   |
|   REG[ 6]   |   Value=24   |   Status=valid   |
|   REG[ 7]   |   Value=8896   |   Status=valid   |
|   REG[ 8]   |   Value=1200   |   Status=valid   |
|   REG[ 9]   |   Value=4800   |   Status=valid   |
|   REG[10]   |   Value=4896   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=76   |   Status=valid   |
|   REG[13]   |   Value=32   |   Status=writing   |
|   REG[14]   |   Value=141   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 730
--------------------------------
Writeback      : 0072 ld R13, R7
EXa            : 0076 add R14, R12, R13
Decode         : 0080 add R7, R4, R10
Fetch          : 0084 st R14, R7
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=24   |   Status=valid   |
|   REG[ 6]   |   Value=24   |   Status=valid   |
|   REG[ 7]   |   Value=8896   |   Status=writing   |
|   REG[ 8]   |   Value=1200   |   Status=valid   |
|   REG[ 9]   |   Value=4800   |   Status=valid   |
|   REG[10]   |   Value=4896   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=76   |   Status=valid   |
|   REG[13]   |   Value=22   |   Status=valid   |
|   REG[14]   |   Value=141   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 731
--------------------------------
Exb 1          : 0076 add R14, R12, R13
EXa            : 0080 add R7, R4, R10
Decode         : 0084 st R14, R7
Fetch          : 0088 add R6, R6, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=24   |   Status=valid   |
|   REG[ 6]   |   Value=24   |   Status=valid   |
|   REG[ 7]   |   Value=8896   |   Status=writing   |
|   REG[ 8]   |   Value=1200   |   Status=valid   |
|   REG[ 9]   |   Value=4800   |   Status=valid   |
|   REG[10]   |   Value=4896   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=76   |   Status=valid   |
|   REG[13]   |   Value=22   |   Status=valid   |
|   REG[14]   |   Value=141   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 732
--------------------------------
Exb 2          : 0076 add R14, R12, R13
Exb 1          : 0080 add R7, R4, R10
EXa            : 0084 st R14, R7
Decode         : 0088 add R6, R6, #1
Fetch          : 0092 add R5, R5, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=24   |   Status=valid   |
|   REG[ 6]   |   Value=24   |   Status=writing   |
|   REG[ 7]   |   Value=8896   |   Status=writing   |
|   REG[ 8]   |   Value=1200   |   Status=valid   |
|   REG[ 9]   |   Value=4800   |   Status=valid   |
|   REG[10]   |   Value=4896   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=76   |   Status=valid   |
|   REG[13]   |   Value=22   |   Status=valid   |
|   REG[14]   |   Value=141   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 733
--------------------------------
Memory 1       : 0076 add R14, R12, R13
Exb 2          : 0080 add R7, R4, R10
Exb 1          : 0084 st R14, R7
EXa            : 0088 add R6, R6, #1
Decode         : 0092 add R5, R5, #1
Fetch          : 0096 set R7, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=24   |   Status=writing   |
|   REG[ 6]   |   Value=24   |   Status=writing   |
|   REG[ 7]   |   Value=8896   |   Status=writing   |
|   REG[ 8]   |   Value=1200   |   Status=valid   |
|   REG[ 9]   |   Value=4800   |   Status=valid   |
|   REG[10]   |   Value=4896   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=76   |   Status=valid   |
|   REG[13]   |   Value=22   |   Status=valid   |
|   REG[14]   |   Value=141   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 734
--------------------------------
Memory 2       : 0076 add R14, R12, R13
Memory 1       : 0080 add R7, R4, R10
Exb 2          : 0084 st R14, R7
Exb 1          : 0088 add R6, R6, #1
EXa            : 0092 add R5, R5, #1
Decode         : 0096 set R7, #0
Fetch          : 0100 bez R7, #0036
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=24   |   Status=writing   |
|   REG[ 6]   |   Value=24   |   Status=writing   |
|   REG[ 7]   |   Value=8896   |   Status=writing   |
|   REG[ 8]   |   Value=1200   |   Status=valid   |
|   REG[ 9]   |   Value=4800   |   Status=valid   |
|   REG[10]   |   Value=4896   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=76   |   Status=valid   |
|   REG[13]   |   Value=22   |   Status=valid   |
|   REG[14]   |   Value=141   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 735
--------------------------------
Memory 3       : 0076 add R14, R12, R13
Memory 2       : 0080 add R7, R4, R10
Memory 1       : 0084 st R14, R7
Exb 2          : 0088 add R6, R6, #1
Exb 1          : 0092 add R5, R5, #1
EXa            : 0096 set R7, #0
Decode         : 0100 bez R7, #0036
Fetch          : 0104 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=24   |   Status=writing   |
|   REG[ 6]   |   Value=24   |   Status=writing   |
|   REG[ 7]   |   Value=8896   |   Status=writing   |
|   REG[ 8]   |   Value=1200   |   Status=valid   |
|   REG[ 9]   |   Value=4800   |   Status=valid   |
|   REG[10]   |   Value=4896   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=76   |   Status=valid   |
|   REG[13]   |   Value=22   |   Status=valid   |
|   REG[14]   |   Value=141   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 736
--------------------------------
Memory 4       : 0076 add R14, R12, R13
Memory 3       : 0080 add R7, R4, R10
Memory 2       : 0084 st R14, R7
Memory 1       : 0088 add R6, R6, #1
Exb 2          : 0092 add R5, R5, #1
Exb 1          : 0096 set R7, #0
EXa            : 0100 bez R7, #0036
Fetch          : 0036 sub R7, R6, R1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=24   |   Status=writing   |
|   REG[ 6]   |   Value=24   |   Status=writing   |
|   REG[ 7]   |   Value=8896   |   Status=writing   |
|   REG[ 8]   |   Value=1200   |   Status=valid   |
|   REG[ 9]   |   Value=4800   |   Status=valid   |
|   REG[10]   |   Value=4896   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=76   |   Status=valid   |
|   REG[13]   |   Value=22   |   Status=valid   |
|   REG[14]   |   Value=141   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 737
--------------------------------
Writeback      : 0076 add R14, R12, R13
Memory 4       : 0080 add R7, R4, R10
Memory 3       : 0084 st R14, R7
Memory 2       : 0088 add R6, R6, #1
Memory 1       : 0092 add R5, R5, #1
Exb 2          : 0096 set R7, #0
Exb 1          : 0100 bez R7, #0036
Decode         : 0036 sub R7, R6, R1
Fetch          : 0040 bgez R7, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=24   |   Status=writing   |
|   REG[ 6]   |   Value=24   |   Status=writing   |
|   REG[ 7]   |   Value=8896   |   Status=writing   |
|   REG[ 8]   |   Value=1200   |   Status=valid   |
|   REG[ 9]   |   Value=4800   |   Status=valid   |
|   REG[10]   |   Value=4896   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=76   |   Status=valid   |
|   REG[13]   |   Value=22   |   Status=valid   |
|   REG[14]   |   Value=98   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 738
--------------------------------
Writeback      : 0080 add R7, R4, R10
Memory 4       : 0084 st R14, R7
Memory 3       : 0088 add R6, R6, #1
Memory 2       : 0092 add R5, R5, #1
Memory 1       : 0096 set R7, #0
Exb 2          : 0100 bez R7, #0036
EXa            : 0036 sub R7, R6, R1
Decode         : 0040 bgez R7, #0028
Fetch          : 0044 mul R7, R6, #4
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=24   |   Status=writing   |
|   REG[ 6]   |   Value=24   |   Status=writing   |
|   REG[ 7]   |   Value=11896   |   Status=writing   |
|   REG[ 8]   |   Value=1200   |   Status=valid   |
|   REG[ 9]   |   Value=4800   |   Status=valid   |
|   REG[10]   |   Value=4896   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=76   |   Status=valid   |
|   REG[13]   |   Value=22   |   Status=valid   |
|   REG[14]   |   Value=98   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 739
--------------------------------
Writeback      : 0084 st R14, R7
Memory 4       : 0088 add R6, R6, #1
Memory 3       : 0092 add R5, R5, #1
Memory 2       : 0096 set R7, #0
Memory 1       : 0100 bez R7, #0036
Exb 1          : 0036 sub R7, R6, R1
EXa            : 0040 bgez R7, #0028
Fetch          : 0044 mul R7, R6, #4
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=24   |   Status=writing   |
|   REG[ 6]   |   Value=24   |   Status=writing   |
|   REG[ 7]   |   Value=11896   |   Status=writing   |
|   REG[ 8]   |   Value=1200   |   Status=valid   |
|   REG[ 9]   |   Value=4800   |   Status=valid   |
|   REG[10]   |   Value=4896   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=76   |   Status=valid   |
|   REG[13]   |   Value=22   |   Status=valid   |
|   REG[14]   |   Value=98   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 740
--------------------------------
Writeback      : 0088 add R6, R6, #1
Memory 4       : 0092 add R5, R5, #1
Memory 3       : 0096 set R7, #0
Memory 2       : 0100 bez R7, #0036
Exb 2          : 0036 sub R7, R6, R1
Exb 1          : 0040 bgez R7, #0028
Decode         : 0044 mul R7, R6, #4
Fetch          : 0048 mul R8, R5, R1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=24   |   Status=writing   |
|   REG[ 6]   |   Value=25   |   Status=valid   |
|   REG[ 7]   |   Value=11896   |   Status=writing   |
|   REG[ 8]   |   Value=1200   |   Status=valid   |
|   REG[ 9]   |   Value=4800   |   Status=valid   |
|   REG[10]   |   Value=4896   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=76   |   Status=valid   |
|   REG[13]   |   Value=22   |   Status=valid   |
|   REG[14]   |   Value=98   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 741
--------------------------------
Writeback      : 0092 add R5, R5, #1
Memory 4       : 0096 set R7, #0
Memory 3       : 0100 bez R7, #0036
Memory 1       : 0036 sub R7, R6, R1
Exb 2          : 0040 bgez R7, #0028
EXa            : 0044 mul R7, R6, #4
Decode         : 0048 mul R8, R5, R1
Fetch          : 0052 mul R9, R8, #4
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=25   |   Status=valid   |
|   REG[ 6]   |   Value=25   |   Status=valid   |
|   REG[ 7]   |   Value=11896   |   Status=writing   |
|   REG[ 8]   |   Value=1200   |   Status=writing   |
|   REG[ 9]   |   Value=4800   |   Status=valid   |
|   REG[10]   |   Value=4896   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=76   |   Status=valid   |
|   REG[13]   |   Value=22   |   Status=valid   |
|   REG[14]   |   Value=98   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 742
--------------------------------
Writeback      : 0096 set R7, #0
Memory 4       : 0100 bez R7, #0036
Memory 2       : 0036 sub R7, R6, R1
Memory 1       : 0040 bgez R7, #0028
Exb 1          : 0044 mul R7, R6, #4
EXa            : 0048 mul R8, R5, R1
Decode         : 0052 mul R9, R8, #4
Fetch          : 0056 add R10, R7, R9
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=25   |   Status=valid   |
|   REG[ 6]   |   Value=25   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=1200   |   Status=writing   |
|   REG[ 9]   |   Value=4800   |   Status=valid   |
|   REG[10]   |   Value=4896   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=76   |   Status=valid   |
|   REG[13]   |   Value=22   |   Status=valid   |
|   REG[14]   |   Value=98   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 743
--------------------------------
Writeback      : 0100 bez R7, #0036
Memory 3       : 0036 sub R7, R6, R1
Memory 2       : 0040 bgez R7, #0028
Exb 2          : 0044 mul R7, R6, #4
Exb 1          : 0048 mul R8, R5, R1
Decode         : 0052 mul R9, R8, #4
Fetch          : 0056 add R10, R7, R9
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=25   |   Status=valid   |
|   REG[ 6]   |   Value=25   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=1200   |   Status=writing   |
|   REG[ 9]   |   Value=4800   |   Status=valid   |
|   REG[10]   |   Value=4896   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=76   |   Status=valid   |
|   REG[13]   |   Value=22   |   Status=valid   |
|   REG[14]   |   Value=98   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 744
--------------------------------
Memory 4       : 0036 sub R7, R6, R1
Memory 3       : 0040 bgez R7, #0028
Memory 1       : 0044 mul R7, R6, #4
Exb 2          : 0048 mul R8, R5, R1
Decode         : 0052 mul R9, R8, #4
Fetch          : 0056 add R10, R7, R9
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=25   |   Status=valid   |
|   REG[ 6]   |   Value=25   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=1200   |   Status=writing   |
|   REG[ 9]   |   Value=4800   |   Status=writing   |
|   REG[10]   |   Value=4896   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=76   |   Status=valid   |
|   REG[13]   |   Value=22   |   Status=valid   |
|   REG[14]   |   Value=98   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 745
--------------------------------
Writeback      : 0036 sub R7, R6, R1
Memory 4       : 0040 bgez R7, #0028
Memory 2       : 0044 mul R7, R6, #4
Memory 1       : 0048 mul R8, R5, R1
EXa            : 0052 mul R9, R8, #4
Decode         : 0056 add R10, R7, R9
Fetch          : 0060 add R7, R2, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=25   |   Status=valid   |
|   REG[ 6]   |   Value=25   |   Status=valid   |
|   REG[ 7]   |   Value=-25   |   Status=writing   |
|   REG[ 8]   |   Value=1200   |   Status=writing   |
|   REG[ 9]   |   Value=4800   |   Status=writing   |
|   REG[10]   |   Value=4896   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=76   |   Status=valid   |
|   REG[13]   |   Value=22   |   Status=valid   |
|   REG[14]   |   Value=98   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 746
--------------------------------
Writeback      : 0040 bgez R7, #0028
Memory 3       : 0044 mul R7, R6, #4
Memory 2       : 0048 mul R8, R5, R1
Exb 1          : 0052 mul R9, R8, #4
Decode         : 0056 add R10, R7, R9
Fetch          : 0060 add R7, R2, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=25   |   Status=valid   |
|   REG[ 6]   |   Value=25   |   Status=valid   |
|   REG[ 7]   |   Value=-25   |   Status=writing   |
|   REG[ 8]   |   Value=1200   |   Status=writing   |
|   REG[ 9]   |   Value=4800   |   Status=writing   |
|   REG[10]   |   Value=4896   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=76   |   Status=valid   |
|   REG[13]   |   Value=22   |   Status=valid   |
|   REG[14]   |   Value=98   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 747
--------------------------------
Memory 4       : 0044 mul R7, R6, #4
Memory 3       : 0048 mul R8, R5, R1
Exb 2          : 0052 mul R9, R8, #4
Decode         : 0056 add R10, R7, R9
Fetch          : 0060 add R7, R2, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=25   |   Status=valid   |
|   REG[ 6]   |   Value=25   |   Status=valid   |
|   REG[ 7]   |   Value=-25   |   Status=writing   |
|   REG[ 8]   |   Value=1200   |   Status=writing   |
|   REG[ 9]   |   Value=4800   |   Status=writing   |
|   REG[10]   |   Value=4896   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=76   |   Status=valid   |
|   REG[13]   |   Value=22   |   Status=valid   |
|   REG[14]   |   Value=98   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 748
--------------------------------
Writeback      : 0044 mul R7, R6, #4
Memory 4       : 0048 mul R8, R5, R1
Memory 1       : 0052 mul R9, R8, #4
EXa            : 0056 add R10, R7, R9
Decode         : 0060 add R7, R2, R10
Fetch          : 0064 ld R12, R7
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=25   |   Status=valid   |
|   REG[ 6]   |   Value=25   |   Status=valid   |
|   REG[ 7]   |   Value=100   |   Status=writing   |
|   REG[ 8]   |   Value=1200   |   Status=writing   |
|   REG[ 9]   |   Value=4800   |   Status=writing   |
|   REG[10]   |   Value=4896   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=76   |   Status=valid   |
|   REG[13]   |   Value=22   |   Status=valid   |
|   REG[14]   |   Value=98   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 749
--------------------------------
Writeback      : 0048 mul R8, R5, R1
Memory 2       : 0052 mul R9, R8, #4
Exb 1          : 0056 add R10, R7, R9
EXa            : 0060 add R7, R2, R10
Decode         : 0064 ld R12, R7
Fetch          : 0068 add R7, R3, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=25   |   Status=valid   |
|   REG[ 6]   |   Value=25   |   Status=valid   |
|   REG[ 7]   |   Value=100   |   Status=writing   |
|   REG[ 8]   |   Value=1250   |   Status=valid   |
|   REG[ 9]   |   Value=4800   |   Status=writing   |
|   REG[10]   |   Value=4896   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=76   |   Status=writing   |
|   REG[13]   |   Value=22   |   Status=valid   |
|   REG[14]   |   Value=98   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 750
--------------------------------
Memory 3       : 0052 mul R9, R8, #4
Exb 2          : 0056 add R10, R7, R9
Exb 1          : 0060 add R7, R2, R10
EXa            : 0064 ld R12, R7
Decode         : 0068 add R7, R3, R10
Fetch          : 0072 ld R13, R7
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=25   |   Status=valid   |
|   REG[ 6]   |   Value=25   |   Status=valid   |
|   REG[ 7]   |   Value=100   |   Status=writing   |
|   REG[ 8]   |   Value=1250   |   Status=valid   |
|   REG[ 9]   |   Value=4800   |   Status=writing   |
|   REG[10]   |   Value=4896   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=76   |   Status=writing   |
|   REG[13]   |   Value=22   |   Status=valid   |
|   REG[14]   |   Value=98   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 751
--------------------------------
Memory 4       : 0052 mul R9, R8, #4
Memory 1       : 0056 add R10, R7, R9
Exb 2          : 0060 add R7, R2, R10
Exb 1          : 0064 ld R12, R7
EXa            : 0068 add R7, R3, R10
Decode         : 0072 ld R13, R7
Fetch          : 0076 add R14, R12, R13
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=25   |   Status=valid   |
|   REG[ 6]   |   Value=25   |   Status=valid   |
|   REG[ 7]   |   Value=100   |   Status=writing   |
|   REG[ 8]   |   Value=1250   |   Status=valid   |
|   REG[ 9]   |   Value=4800   |   Status=writing   |
|   REG[10]   |   Value=4896   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=76   |   Status=writing   |
|   REG[13]   |   Value=22   |   Status=writing   |
|   REG[14]   |   Value=98   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 752
--------------------------------
Writeback      : 0052 mul R9, R8, #4
Memory 2       : 0056 add R10, R7, R9
Memory 1       : 0060 add R7, R2, R10
Exb 2          : 0064 ld R12, R7
Exb 1          : 0068 add R7, R3, R10
EXa            : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=25   |   Status=valid   |
|   REG[ 6]   |   Value=25   |   Status=valid   |
|   REG[ 7]   |   Value=100   |   Status=writing   |
|   REG[ 8]   |   Value=1250   |   Status=valid   |
|   REG[ 9]   |   Value=5000   |   Status=valid   |
|   REG[10]   |   Value=4896   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=76   |   Status=writing   |
|   REG[13]   |   Value=22   |   Status=writing   |
|   REG[14]   |   Value=98   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 753
--------------------------------
Memory 3       : 0056 add R10, R7, R9
Memory 2       : 0060 add R7, R2, R10
Memory 1       : 0064 ld R12, R7
Exb 2          : 0068 add R7, R3, R10
Exb 1          : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=25   |   Status=valid   |
|   REG[ 6]   |   Value=25   |   Status=valid   |
|   REG[ 7]   |   Value=100   |   Status=writing   |
|   REG[ 8]   |   Value=1250   |   Status=valid   |
|   REG[ 9]   |   Value=5000   |   Status=valid   |
|   REG[10]   |   Value=4896   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=76   |   Status=writing   |
|   REG[13]   |   Value=22   |   Status=writing   |
|   REG[14]   |   Value=98   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 754
--------------------------------
Memory 4       : 0056 add R10, R7, R9
Memory 3       : 0060 add R7, R2, R10
Memory 2       : 0064 ld R12, R7
Memory 1       : 0068 add R7, R3, R10
Exb 2          : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=25   |   Status=valid   |
|   REG[ 6]   |   Value=25   |   Status=valid   |
|   REG[ 7]   |   Value=100   |   Status=writing   |
|   REG[ 8]   |   Value=1250   |   Status=valid   |
|   REG[ 9]   |   Value=5000   |   Status=valid   |
|   REG[10]   |   Value=4896   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=76   |   Status=writing   |
|   REG[13]   |   Value=22   |   Status=writing   |
|   REG[14]   |   Value=98   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 755
--------------------------------
Writeback      : 0056 add R10, R7, R9
Memory 4       : 0060 add R7, R2, R10
Memory 3       : 0064 ld R12, R7
Memory 2       : 0068 add R7, R3, R10
Memory 1       : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=25   |   Status=valid   |
|   REG[ 6]   |   Value=25   |   Status=valid   |
|   REG[ 7]   |   Value=100   |   Status=writing   |
|   REG[ 8]   |   Value=1250   |   Status=valid   |
|   REG[ 9]   |   Value=5000   |   Status=valid   |
|   REG[10]   |   Value=5100   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=76   |   Status=writing   |
|   REG[13]   |   Value=22   |   Status=writing   |
|   REG[14]   |   Value=98   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 756
--------------------------------
Writeback      : 0060 add R7, R2, R10
Memory 4       : 0064 ld R12, R7
Memory 3       : 0068 add R7, R3, R10
Memory 2       : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=25   |   Status=valid   |
|   REG[ 6]   |   Value=25   |   Status=valid   |
|   REG[ 7]   |   Value=6100   |   Status=writing   |
|   REG[ 8]   |   Value=1250   |   Status=valid   |
|   REG[ 9]   |   Value=5000   |   Status=valid   |
|   REG[10]   |   Value=5100   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=76   |   Status=writing   |
|   REG[13]   |   Value=22   |   Status=writing   |
|   REG[14]   |   Value=98   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 757
--------------------------------
Writeback      : 0064 ld R12, R7
Memory 4       : 0068 add R7, R3, R10
Memory 3       : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=25   |   Status=valid   |
|   REG[ 6]   |   Value=25   |   Status=valid   |
|   REG[ 7]   |   Value=6100   |   Status=writing   |
|   REG[ 8]   |   Value=1250   |   Status=valid   |
|   REG[ 9]   |   Value=5000   |   Status=valid   |
|   REG[10]   |   Value=5100   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=49   |   Status=valid   |
|   REG[13]   |   Value=22   |   Status=writing   |
|   REG[14]   |   Value=98   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 758
--------------------------------
Writeback      : 0068 add R7, R3, R10
Memory 4       : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=25   |   Status=valid   |
|   REG[ 6]   |   Value=25   |   Status=valid   |
|   REG[ 7]   |   Value=9100   |   Status=valid   |
|   REG[ 8]   |   Value=1250   |   Status=valid   |
|   REG[ 9]   |   Value=5000   |   Status=valid   |
|   REG[10]   |   Value=5100   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=49   |   Status=valid   |
|   REG[13]   |   Value=22   |   Status=writing   |
|   REG[14]   |   Value=98   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 759
--------------------------------
Writeback      : 0072 ld R13, R7
EXa            : 0076 add R14, R12, R13
Decode         : 0080 add R7, R4, R10
Fetch          : 0084 st R14, R7
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=25   |   Status=valid   |
|   REG[ 6]   |   Value=25   |   Status=valid   |
|   REG[ 7]   |   Value=9100   |   Status=writing   |
|   REG[ 8]   |   Value=1250   |   Status=valid   |
|   REG[ 9]   |   Value=5000   |   Status=valid   |
|   REG[10]   |   Value=5100   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=49   |   Status=valid   |
|   REG[13]   |   Value=70   |   Status=valid   |
|   REG[14]   |   Value=98   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 760
--------------------------------
Exb 1          : 0076 add R14, R12, R13
EXa            : 0080 add R7, R4, R10
Decode         : 0084 st R14, R7
Fetch          : 0088 add R6, R6, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=25   |   Status=valid   |
|   REG[ 6]   |   Value=25   |   Status=valid   |
|   REG[ 7]   |   Value=9100   |   Status=writing   |
|   REG[ 8]   |   Value=1250   |   Status=valid   |
|   REG[ 9]   |   Value=5000   |   Status=valid   |
|   REG[10]   |   Value=5100   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=49   |   Status=valid   |
|   REG[13]   |   Value=70   |   Status=valid   |
|   REG[14]   |   Value=98   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 761
--------------------------------
Exb 2          : 0076 add R14, R12, R13
Exb 1          : 0080 add R7, R4, R10
EXa            : 0084 st R14, R7
Decode         : 0088 add R6, R6, #1
Fetch          : 0092 add R5, R5, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=25   |   Status=valid   |
|   REG[ 6]   |   Value=25   |   Status=writing   |
|   REG[ 7]   |   Value=9100   |   Status=writing   |
|   REG[ 8]   |   Value=1250   |   Status=valid   |
|   REG[ 9]   |   Value=5000   |   Status=valid   |
|   REG[10]   |   Value=5100   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=49   |   Status=valid   |
|   REG[13]   |   Value=70   |   Status=valid   |
|   REG[14]   |   Value=98   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 762
--------------------------------
Memory 1       : 0076 add R14, R12, R13
Exb 2          : 0080 add R7, R4, R10
Exb 1          : 0084 st R14, R7
EXa            : 0088 add R6, R6, #1
Decode         : 0092 add R5, R5, #1
Fetch          : 0096 set R7, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=25   |   Status=writing   |
|   REG[ 6]   |   Value=25   |   Status=writing   |
|   REG[ 7]   |   Value=9100   |   Status=writing   |
|   REG[ 8]   |   Value=1250   |   Status=valid   |
|   REG[ 9]   |   Value=5000   |   Status=valid   |
|   REG[10]   |   Value=5100   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=49   |   Status=valid   |
|   REG[13]   |   Value=70   |   Status=valid   |
|   REG[14]   |   Value=98   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 763
--------------------------------
Memory 2       : 0076 add R14, R12, R13
Memory 1       : 0080 add R7, R4, R10
Exb 2          : 0084 st R14, R7
Exb 1          : 0088 add R6, R6, #1
EXa            : 0092 add R5, R5, #1
Decode         : 0096 set R7, #0
Fetch          : 0100 bez R7, #0036
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=25   |   Status=writing   |
|   REG[ 6]   |   Value=25   |   Status=writing   |
|   REG[ 7]   |   Value=9100   |   Status=writing   |
|   REG[ 8]   |   Value=1250   |   Status=valid   |
|   REG[ 9]   |   Value=5000   |   Status=valid   |
|   REG[10]   |   Value=5100   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=49   |   Status=valid   |
|   REG[13]   |   Value=70   |   Status=valid   |
|   REG[14]   |   Value=98   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 764
--------------------------------
Memory 3       : 0076 add R14, R12, R13
Memory 2       : 0080 add R7, R4, R10
Memory 1       : 0084 st R14, R7
Exb 2          : 0088 add R6, R6, #1
Exb 1          : 0092 add R5, R5, #1
EXa            : 0096 set R7, #0
Decode         : 0100 bez R7, #0036
Fetch          : 0104 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=25   |   Status=writing   |
|   REG[ 6]   |   Value=25   |   Status=writing   |
|   REG[ 7]   |   Value=9100   |   Status=writing   |
|   REG[ 8]   |   Value=1250   |   Status=valid   |
|   REG[ 9]   |   Value=5000   |   Status=valid   |
|   REG[10]   |   Value=5100   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=49   |   Status=valid   |
|   REG[13]   |   Value=70   |   Status=valid   |
|   REG[14]   |   Value=98   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 765
--------------------------------
Memory 4       : 0076 add R14, R12, R13
Memory 3       : 0080 add R7, R4, R10
Memory 2       : 0084 st R14, R7
Memory 1       : 0088 add R6, R6, #1
Exb 2          : 0092 add R5, R5, #1
Exb 1          : 0096 set R7, #0
EXa            : 0100 bez R7, #0036
Fetch          : 0036 sub R7, R6, R1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=25   |   Status=writing   |
|   REG[ 6]   |   Value=25   |   Status=writing   |
|   REG[ 7]   |   Value=9100   |   Status=writing   |
|   REG[ 8]   |   Value=1250   |   Status=valid   |
|   REG[ 9]   |   Value=5000   |   Status=valid   |
|   REG[10]   |   Value=5100   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=49   |   Status=valid   |
|   REG[13]   |   Value=70   |   Status=valid   |
|   REG[14]   |   Value=98   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 766
--------------------------------
Writeback      : 0076 add R14, R12, R13
Memory 4       : 0080 add R7, R4, R10
Memory 3       : 0084 st R14, R7
Memory 2       : 0088 add R6, R6, #1
Memory 1       : 0092 add R5, R5, #1
Exb 2          : 0096 set R7, #0
Exb 1          : 0100 bez R7, #0036
Decode         : 0036 sub R7, R6, R1
Fetch          : 0040 bgez R7, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=25   |   Status=writing   |
|   REG[ 6]   |   Value=25   |   Status=writing   |
|   REG[ 7]   |   Value=9100   |   Status=writing   |
|   REG[ 8]   |   Value=1250   |   Status=valid   |
|   REG[ 9]   |   Value=5000   |   Status=valid   |
|   REG[10]   |   Value=5100   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=49   |   Status=valid   |
|   REG[13]   |   Value=70   |   Status=valid   |
|   REG[14]   |   Value=119   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 767
--------------------------------
Writeback      : 0080 add R7, R4, R10
Memory 4       : 0084 st R14, R7
Memory 3       : 0088 add R6, R6, #1
Memory 2       : 0092 add R5, R5, #1
Memory 1       : 0096 set R7, #0
Exb 2          : 0100 bez R7, #0036
EXa            : 0036 sub R7, R6, R1
Decode         : 0040 bgez R7, #0028
Fetch          : 0044 mul R7, R6, #4
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=25   |   Status=writing   |
|   REG[ 6]   |   Value=25   |   Status=writing   |
|   REG[ 7]   |   Value=12100   |   Status=writing   |
|   REG[ 8]   |   Value=1250   |   Status=valid   |
|   REG[ 9]   |   Value=5000   |   Status=valid   |
|   REG[10]   |   Value=5100   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=49   |   Status=valid   |
|   REG[13]   |   Value=70   |   Status=valid   |
|   REG[14]   |   Value=119   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 768
--------------------------------
Writeback      : 0084 st R14, R7
Memory 4       : 0088 add R6, R6, #1
Memory 3       : 0092 add R5, R5, #1
Memory 2       : 0096 set R7, #0
Memory 1       : 0100 bez R7, #0036
Exb 1          : 0036 sub R7, R6, R1
EXa            : 0040 bgez R7, #0028
Fetch          : 0044 mul R7, R6, #4
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=25   |   Status=writing   |
|   REG[ 6]   |   Value=25   |   Status=writing   |
|   REG[ 7]   |   Value=12100   |   Status=writing   |
|   REG[ 8]   |   Value=1250   |   Status=valid   |
|   REG[ 9]   |   Value=5000   |   Status=valid   |
|   REG[10]   |   Value=5100   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=49   |   Status=valid   |
|   REG[13]   |   Value=70   |   Status=valid   |
|   REG[14]   |   Value=119   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 769
--------------------------------
Writeback      : 0088 add R6, R6, #1
Memory 4       : 0092 add R5, R5, #1
Memory 3       : 0096 set R7, #0
Memory 2       : 0100 bez R7, #0036
Exb 2          : 0036 sub R7, R6, R1
Exb 1          : 0040 bgez R7, #0028
Decode         : 0044 mul R7, R6, #4
Fetch          : 0048 mul R8, R5, R1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=25   |   Status=writing   |
|   REG[ 6]   |   Value=26   |   Status=valid   |
|   REG[ 7]   |   Value=12100   |   Status=writing   |
|   REG[ 8]   |   Value=1250   |   Status=valid   |
|   REG[ 9]   |   Value=5000   |   Status=valid   |
|   REG[10]   |   Value=5100   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=49   |   Status=valid   |
|   REG[13]   |   Value=70   |   Status=valid   |
|   REG[14]   |   Value=119   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 770
--------------------------------
Writeback      : 0092 add R5, R5, #1
Memory 4       : 0096 set R7, #0
Memory 3       : 0100 bez R7, #0036
Memory 1       : 0036 sub R7, R6, R1
Exb 2          : 0040 bgez R7, #0028
EXa            : 0044 mul R7, R6, #4
Decode         : 0048 mul R8, R5, R1
Fetch          : 0052 mul R9, R8, #4
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=26   |   Status=valid   |
|   REG[ 6]   |   Value=26   |   Status=valid   |
|   REG[ 7]   |   Value=12100   |   Status=writing   |
|   REG[ 8]   |   Value=1250   |   Status=writing   |
|   REG[ 9]   |   Value=5000   |   Status=valid   |
|   REG[10]   |   Value=5100   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=49   |   Status=valid   |
|   REG[13]   |   Value=70   |   Status=valid   |
|   REG[14]   |   Value=119   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 771
--------------------------------
Writeback      : 0096 set R7, #0
Memory 4       : 0100 bez R7, #0036
Memory 2       : 0036 sub R7, R6, R1
Memory 1       : 0040 bgez R7, #0028
Exb 1          : 0044 mul R7, R6, #4
EXa            : 0048 mul R8, R5, R1
Decode         : 0052 mul R9, R8, #4
Fetch          : 0056 add R10, R7, R9
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=26   |   Status=valid   |
|   REG[ 6]   |   Value=26   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=1250   |   Status=writing   |
|   REG[ 9]   |   Value=5000   |   Status=valid   |
|   REG[10]   |   Value=5100   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=49   |   Status=valid   |
|   REG[13]   |   Value=70   |   Status=valid   |
|   REG[14]   |   Value=119   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 772
--------------------------------
Writeback      : 0100 bez R7, #0036
Memory 3       : 0036 sub R7, R6, R1
Memory 2       : 0040 bgez R7, #0028
Exb 2          : 0044 mul R7, R6, #4
Exb 1          : 0048 mul R8, R5, R1
Decode         : 0052 mul R9, R8, #4
Fetch          : 0056 add R10, R7, R9
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=26   |   Status=valid   |
|   REG[ 6]   |   Value=26   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=1250   |   Status=writing   |
|   REG[ 9]   |   Value=5000   |   Status=valid   |
|   REG[10]   |   Value=5100   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=49   |   Status=valid   |
|   REG[13]   |   Value=70   |   Status=valid   |
|   REG[14]   |   Value=119   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 773
--------------------------------
Memory 4       : 0036 sub R7, R6, R1
Memory 3       : 0040 bgez R7, #0028
Memory 1       : 0044 mul R7, R6, #4
Exb 2          : 0048 mul R8, R5, R1
Decode         : 0052 mul R9, R8, #4
Fetch          : 0056 add R10, R7, R9
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=26   |   Status=valid   |
|   REG[ 6]   |   Value=26   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=1250   |   Status=writing   |
|   REG[ 9]   |   Value=5000   |   Status=writing   |
|   REG[10]   |   Value=5100   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=49   |   Status=valid   |
|   REG[13]   |   Value=70   |   Status=valid   |
|   REG[14]   |   Value=119   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 774
--------------------------------
Writeback      : 0036 sub R7, R6, R1
Memory 4       : 0040 bgez R7, #0028
Memory 2       : 0044 mul R7, R6, #4
Memory 1       : 0048 mul R8, R5, R1
EXa            : 0052 mul R9, R8, #4
Decode         : 0056 add R10, R7, R9
Fetch          : 0060 add R7, R2, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=26   |   Status=valid   |
|   REG[ 6]   |   Value=26   |   Status=valid   |
|   REG[ 7]   |   Value=-24   |   Status=writing   |
|   REG[ 8]   |   Value=1250   |   Status=writing   |
|   REG[ 9]   |   Value=5000   |   Status=writing   |
|   REG[10]   |   Value=5100   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=49   |   Status=valid   |
|   REG[13]   |   Value=70   |   Status=valid   |
|   REG[14]   |   Value=119   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 775
--------------------------------
Writeback      : 0040 bgez R7, #0028
Memory 3       : 0044 mul R7, R6, #4
Memory 2       : 0048 mul R8, R5, R1
Exb 1          : 0052 mul R9, R8, #4
Decode         : 0056 add R10, R7, R9
Fetch          : 0060 add R7, R2, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=26   |   Status=valid   |
|   REG[ 6]   |   Value=26   |   Status=valid   |
|   REG[ 7]   |   Value=-24   |   Status=writing   |
|   REG[ 8]   |   Value=1250   |   Status=writing   |
|   REG[ 9]   |   Value=5000   |   Status=writing   |
|   REG[10]   |   Value=5100   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=49   |   Status=valid   |
|   REG[13]   |   Value=70   |   Status=valid   |
|   REG[14]   |   Value=119   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 776
--------------------------------
Memory 4       : 0044 mul R7, R6, #4
Memory 3       : 0048 mul R8, R5, R1
Exb 2          : 0052 mul R9, R8, #4
Decode         : 0056 add R10, R7, R9
Fetch          : 0060 add R7, R2, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=26   |   Status=valid   |
|   REG[ 6]   |   Value=26   |   Status=valid   |
|   REG[ 7]   |   Value=-24   |   Status=writing   |
|   REG[ 8]   |   Value=1250   |   Status=writing   |
|   REG[ 9]   |   Value=5000   |   Status=writing   |
|   REG[10]   |   Value=5100   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=49   |   Status=valid   |
|   REG[13]   |   Value=70   |   Status=valid   |
|   REG[14]   |   Value=119   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 777
--------------------------------
Writeback      : 0044 mul R7, R6, #4
Memory 4       : 0048 mul R8, R5, R1
Memory 1       : 0052 mul R9, R8, #4
EXa            : 0056 add R10, R7, R9
Decode         : 0060 add R7, R2, R10
Fetch          : 0064 ld R12, R7
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=26   |   Status=valid   |
|   REG[ 6]   |   Value=26   |   Status=valid   |
|   REG[ 7]   |   Value=104   |   Status=writing   |
|   REG[ 8]   |   Value=1250   |   Status=writing   |
|   REG[ 9]   |   Value=5000   |   Status=writing   |
|   REG[10]   |   Value=5100   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=49   |   Status=valid   |
|   REG[13]   |   Value=70   |   Status=valid   |
|   REG[14]   |   Value=119   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 778
--------------------------------
Writeback      : 0048 mul R8, R5, R1
Memory 2       : 0052 mul R9, R8, #4
Exb 1          : 0056 add R10, R7, R9
EXa            : 0060 add R7, R2, R10
Decode         : 0064 ld R12, R7
Fetch          : 0068 add R7, R3, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=26   |   Status=valid   |
|   REG[ 6]   |   Value=26   |   Status=valid   |
|   REG[ 7]   |   Value=104   |   Status=writing   |
|   REG[ 8]   |   Value=1300   |   Status=valid   |
|   REG[ 9]   |   Value=5000   |   Status=writing   |
|   REG[10]   |   Value=5100   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=49   |   Status=writing   |
|   REG[13]   |   Value=70   |   Status=valid   |
|   REG[14]   |   Value=119   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 779
--------------------------------
Memory 3       : 0052 mul R9, R8, #4
Exb 2          : 0056 add R10, R7, R9
Exb 1          : 0060 add R7, R2, R10
EXa            : 0064 ld R12, R7
Decode         : 0068 add R7, R3, R10
Fetch          : 0072 ld R13, R7
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=26   |   Status=valid   |
|   REG[ 6]   |   Value=26   |   Status=valid   |
|   REG[ 7]   |   Value=104   |   Status=writing   |
|   REG[ 8]   |   Value=1300   |   Status=valid   |
|   REG[ 9]   |   Value=5000   |   Status=writing   |
|   REG[10]   |   Value=5100   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=49   |   Status=writing   |
|   REG[13]   |   Value=70   |   Status=valid   |
|   REG[14]   |   Value=119   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 780
--------------------------------
Memory 4       : 0052 mul R9, R8, #4
Memory 1       : 0056 add R10, R7, R9
Exb 2          : 0060 add R7, R2, R10
Exb 1          : 0064 ld R12, R7
EXa            : 0068 add R7, R3, R10
Decode         : 0072 ld R13, R7
Fetch          : 0076 add R14, R12, R13
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=26   |   Status=valid   |
|   REG[ 6]   |   Value=26   |   Status=valid   |
|   REG[ 7]   |   Value=104   |   Status=writing   |
|   REG[ 8]   |   Value=1300   |   Status=valid   |
|   REG[ 9]   |   Value=5000   |   Status=writing   |
|   REG[10]   |   Value=5100   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=49   |   Status=writing   |
|   REG[13]   |   Value=70   |   Status=writing   |
|   REG[14]   |   Value=119   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 781
--------------------------------
Writeback      : 0052 mul R9, R8, #4
Memory 2       : 0056 add R10, R7, R9
Memory 1       : 0060 add R7, R2, R10
Exb 2          : 0064 ld R12, R7
Exb 1          : 0068 add R7, R3, R10
EXa            : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=26   |   Status=valid   |
|   REG[ 6]   |   Value=26   |   Status=valid   |
|   REG[ 7]   |   Value=104   |   Status=writing   |
|   REG[ 8]   |   Value=1300   |   Status=valid   |
|   REG[ 9]   |   Value=5200   |   Status=valid   |
|   REG[10]   |   Value=5100   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=49   |   Status=writing   |
|   REG[13]   |   Value=70   |   Status=writing   |
|   REG[14]   |   Value=119   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 782
--------------------------------
Memory 3       : 0056 add R10, R7, R9
Memory 2       : 0060 add R7, R2, R10
Memory 1       : 0064 ld R12, R7
Exb 2          : 0068 add R7, R3, R10
Exb 1          : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=26   |   Status=valid   |
|   REG[ 6]   |   Value=26   |   Status=valid   |
|   REG[ 7]   |   Value=104   |   Status=writing   |
|   REG[ 8]   |   Value=1300   |   Status=valid   |
|   REG[ 9]   |   Value=5200   |   Status=valid   |
|   REG[10]   |   Value=5100   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=49   |   Status=writing   |
|   REG[13]   |   Value=70   |   Status=writing   |
|   REG[14]   |   Value=119   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 783
--------------------------------
Memory 4       : 0056 add R10, R7, R9
Memory 3       : 0060 add R7, R2, R10
Memory 2       : 0064 ld R12, R7
Memory 1       : 0068 add R7, R3, R10
Exb 2          : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=26   |   Status=valid   |
|   REG[ 6]   |   Value=26   |   Status=valid   |
|   REG[ 7]   |   Value=104   |   Status=writing   |
|   REG[ 8]   |   Value=1300   |   Status=valid   |
|   REG[ 9]   |   Value=5200   |   Status=valid   |
|   REG[10]   |   Value=5100   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=49   |   Status=writing   |
|   REG[13]   |   Value=70   |   Status=writing   |
|   REG[14]   |   Value=119   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 784
--------------------------------
Writeback      : 0056 add R10, R7, R9
Memory 4       : 0060 add R7, R2, R10
Memory 3       : 0064 ld R12, R7
Memory 2       : 0068 add R7, R3, R10
Memory 1       : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=26   |   Status=valid   |
|   REG[ 6]   |   Value=26   |   Status=valid   |
|   REG[ 7]   |   Value=104   |   Status=writing   |
|   REG[ 8]   |   Value=1300   |   Status=valid   |
|   REG[ 9]   |   Value=5200   |   Status=valid   |
|   REG[10]   |   Value=5304   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=49   |   Status=writing   |
|   REG[13]   |   Value=70   |   Status=writing   |
|   REG[14]   |   Value=119   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 785
--------------------------------
Writeback      : 0060 add R7, R2, R10
Memory 4       : 0064 ld R12, R7
Memory 3       : 0068 add R7, R3, R10
Memory 2       : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=26   |   Status=valid   |
|   REG[ 6]   |   Value=26   |   Status=valid   |
|   REG[ 7]   |   Value=6304   |   Status=writing   |
|   REG[ 8]   |   Value=1300   |   Status=valid   |
|   REG[ 9]   |   Value=5200   |   Status=valid   |
|   REG[10]   |   Value=5304   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=49   |   Status=writing   |
|   REG[13]   |   Value=70   |   Status=writing   |
|   REG[14]   |   Value=119   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 786
--------------------------------
Writeback      : 0064 ld R12, R7
Memory 4       : 0068 add R7, R3, R10
Memory 3       : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=26   |   Status=valid   |
|   REG[ 6]   |   Value=26   |   Status=valid   |
|   REG[ 7]   |   Value=6304   |   Status=writing   |
|   REG[ 8]   |   Value=1300   |   Status=valid   |
|   REG[ 9]   |   Value=5200   |   Status=valid   |
|   REG[10]   |   Value=5304   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=58   |   Status=valid   |
|   REG[13]   |   Value=70   |   Status=writing   |
|   REG[14]   |   Value=119   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 787
--------------------------------
Writeback      : 0068 add R7, R3, R10
Memory 4       : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=26   |   Status=valid   |
|   REG[ 6]   |   Value=26   |   Status=valid   |
|   REG[ 7]   |   Value=9304   |   Status=valid   |
|   REG[ 8]   |   Value=1300   |   Status=valid   |
|   REG[ 9]   |   Value=5200   |   Status=valid   |
|   REG[10]   |   Value=5304   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=58   |   Status=valid   |
|   REG[13]   |   Value=70   |   Status=writing   |
|   REG[14]   |   Value=119   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 788
--------------------------------
Writeback      : 0072 ld R13, R7
EXa            : 0076 add R14, R12, R13
Decode         : 0080 add R7, R4, R10
Fetch          : 0084 st R14, R7
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=26   |   Status=valid   |
|   REG[ 6]   |   Value=26   |   Status=valid   |
|   REG[ 7]   |   Value=9304   |   Status=writing   |
|   REG[ 8]   |   Value=1300   |   Status=valid   |
|   REG[ 9]   |   Value=5200   |   Status=valid   |
|   REG[10]   |   Value=5304   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=58   |   Status=valid   |
|   REG[13]   |   Value=78   |   Status=valid   |
|   REG[14]   |   Value=119   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 789
--------------------------------
Exb 1          : 0076 add R14, R12, R13
EXa            : 0080 add R7, R4, R10
Decode         : 0084 st R14, R7
Fetch          : 0088 add R6, R6, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=26   |   Status=valid   |
|   REG[ 6]   |   Value=26   |   Status=valid   |
|   REG[ 7]   |   Value=9304   |   Status=writing   |
|   REG[ 8]   |   Value=1300   |   Status=valid   |
|   REG[ 9]   |   Value=5200   |   Status=valid   |
|   REG[10]   |   Value=5304   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=58   |   Status=valid   |
|   REG[13]   |   Value=78   |   Status=valid   |
|   REG[14]   |   Value=119   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 790
--------------------------------
Exb 2          : 0076 add R14, R12, R13
Exb 1          : 0080 add R7, R4, R10
EXa            : 0084 st R14, R7
Decode         : 0088 add R6, R6, #1
Fetch          : 0092 add R5, R5, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=26   |   Status=valid   |
|   REG[ 6]   |   Value=26   |   Status=writing   |
|   REG[ 7]   |   Value=9304   |   Status=writing   |
|   REG[ 8]   |   Value=1300   |   Status=valid   |
|   REG[ 9]   |   Value=5200   |   Status=valid   |
|   REG[10]   |   Value=5304   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=58   |   Status=valid   |
|   REG[13]   |   Value=78   |   Status=valid   |
|   REG[14]   |   Value=119   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 791
--------------------------------
Memory 1       : 0076 add R14, R12, R13
Exb 2          : 0080 add R7, R4, R10
Exb 1          : 0084 st R14, R7
EXa            : 0088 add R6, R6, #1
Decode         : 0092 add R5, R5, #1
Fetch          : 0096 set R7, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=26   |   Status=writing   |
|   REG[ 6]   |   Value=26   |   Status=writing   |
|   REG[ 7]   |   Value=9304   |   Status=writing   |
|   REG[ 8]   |   Value=1300   |   Status=valid   |
|   REG[ 9]   |   Value=5200   |   Status=valid   |
|   REG[10]   |   Value=5304   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=58   |   Status=valid   |
|   REG[13]   |   Value=78   |   Status=valid   |
|   REG[14]   |   Value=119   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 792
--------------------------------
Memory 2       : 0076 add R14, R12, R13
Memory 1       : 0080 add R7, R4, R10
Exb 2          : 0084 st R14, R7
Exb 1          : 0088 add R6, R6, #1
EXa            : 0092 add R5, R5, #1
Decode         : 0096 set R7, #0
Fetch          : 0100 bez R7, #0036
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=26   |   Status=writing   |
|   REG[ 6]   |   Value=26   |   Status=writing   |
|   REG[ 7]   |   Value=9304   |   Status=writing   |
|   REG[ 8]   |   Value=1300   |   Status=valid   |
|   REG[ 9]   |   Value=5200   |   Status=valid   |
|   REG[10]   |   Value=5304   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=58   |   Status=valid   |
|   REG[13]   |   Value=78   |   Status=valid   |
|   REG[14]   |   Value=119   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 793
--------------------------------
Memory 3       : 0076 add R14, R12, R13
Memory 2       : 0080 add R7, R4, R10
Memory 1       : 0084 st R14, R7
Exb 2          : 0088 add R6, R6, #1
Exb 1          : 0092 add R5, R5, #1
EXa            : 0096 set R7, #0
Decode         : 0100 bez R7, #0036
Fetch          : 0104 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=26   |   Status=writing   |
|   REG[ 6]   |   Value=26   |   Status=writing   |
|   REG[ 7]   |   Value=9304   |   Status=writing   |
|   REG[ 8]   |   Value=1300   |   Status=valid   |
|   REG[ 9]   |   Value=5200   |   Status=valid   |
|   REG[10]   |   Value=5304   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=58   |   Status=valid   |
|   REG[13]   |   Value=78   |   Status=valid   |
|   REG[14]   |   Value=119   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 794
--------------------------------
Memory 4       : 0076 add R14, R12, R13
Memory 3       : 0080 add R7, R4, R10
Memory 2       : 0084 st R14, R7
Memory 1       : 0088 add R6, R6, #1
Exb 2          : 0092 add R5, R5, #1
Exb 1          : 0096 set R7, #0
EXa            : 0100 bez R7, #0036
Fetch          : 0036 sub R7, R6, R1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=26   |   Status=writing   |
|   REG[ 6]   |   Value=26   |   Status=writing   |
|   REG[ 7]   |   Value=9304   |   Status=writing   |
|   REG[ 8]   |   Value=1300   |   Status=valid   |
|   REG[ 9]   |   Value=5200   |   Status=valid   |
|   REG[10]   |   Value=5304   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=58   |   Status=valid   |
|   REG[13]   |   Value=78   |   Status=valid   |
|   REG[14]   |   Value=119   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 795
--------------------------------
Writeback      : 0076 add R14, R12, R13
Memory 4       : 0080 add R7, R4, R10
Memory 3       : 0084 st R14, R7
Memory 2       : 0088 add R6, R6, #1
Memory 1       : 0092 add R5, R5, #1
Exb 2          : 0096 set R7, #0
Exb 1          : 0100 bez R7, #0036
Decode         : 0036 sub R7, R6, R1
Fetch          : 0040 bgez R7, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=26   |   Status=writing   |
|   REG[ 6]   |   Value=26   |   Status=writing   |
|   REG[ 7]   |   Value=9304   |   Status=writing   |
|   REG[ 8]   |   Value=1300   |   Status=valid   |
|   REG[ 9]   |   Value=5200   |   Status=valid   |
|   REG[10]   |   Value=5304   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=58   |   Status=valid   |
|   REG[13]   |   Value=78   |   Status=valid   |
|   REG[14]   |   Value=136   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 796
--------------------------------
Writeback      : 0080 add R7, R4, R10
Memory 4       : 0084 st R14, R7
Memory 3       : 0088 add R6, R6, #1
Memory 2       : 0092 add R5, R5, #1
Memory 1       : 0096 set R7, #0
Exb 2          : 0100 bez R7, #0036
EXa            : 0036 sub R7, R6, R1
Decode         : 0040 bgez R7, #0028
Fetch          : 0044 mul R7, R6, #4
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=26   |   Status=writing   |
|   REG[ 6]   |   Value=26   |   Status=writing   |
|   REG[ 7]   |   Value=12304   |   Status=writing   |
|   REG[ 8]   |   Value=1300   |   Status=valid   |
|   REG[ 9]   |   Value=5200   |   Status=valid   |
|   REG[10]   |   Value=5304   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=58   |   Status=valid   |
|   REG[13]   |   Value=78   |   Status=valid   |
|   REG[14]   |   Value=136   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 797
--------------------------------
Writeback      : 0084 st R14, R7
Memory 4       : 0088 add R6, R6, #1
Memory 3       : 0092 add R5, R5, #1
Memory 2       : 0096 set R7, #0
Memory 1       : 0100 bez R7, #0036
Exb 1          : 0036 sub R7, R6, R1
EXa            : 0040 bgez R7, #0028
Fetch          : 0044 mul R7, R6, #4
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=26   |   Status=writing   |
|   REG[ 6]   |   Value=26   |   Status=writing   |
|   REG[ 7]   |   Value=12304   |   Status=writing   |
|   REG[ 8]   |   Value=1300   |   Status=valid   |
|   REG[ 9]   |   Value=5200   |   Status=valid   |
|   REG[10]   |   Value=5304   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=58   |   Status=valid   |
|   REG[13]   |   Value=78   |   Status=valid   |
|   REG[14]   |   Value=136   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 798
--------------------------------
Writeback      : 0088 add R6, R6, #1
Memory 4       : 0092 add R5, R5, #1
Memory 3       : 0096 set R7, #0
Memory 2       : 0100 bez R7, #0036
Exb 2          : 0036 sub R7, R6, R1
Exb 1          : 0040 bgez R7, #0028
Decode         : 0044 mul R7, R6, #4
Fetch          : 0048 mul R8, R5, R1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=26   |   Status=writing   |
|   REG[ 6]   |   Value=27   |   Status=valid   |
|   REG[ 7]   |   Value=12304   |   Status=writing   |
|   REG[ 8]   |   Value=1300   |   Status=valid   |
|   REG[ 9]   |   Value=5200   |   Status=valid   |
|   REG[10]   |   Value=5304   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=58   |   Status=valid   |
|   REG[13]   |   Value=78   |   Status=valid   |
|   REG[14]   |   Value=136   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 799
--------------------------------
Writeback      : 0092 add R5, R5, #1
Memory 4       : 0096 set R7, #0
Memory 3       : 0100 bez R7, #0036
Memory 1       : 0036 sub R7, R6, R1
Exb 2          : 0040 bgez R7, #0028
EXa            : 0044 mul R7, R6, #4
Decode         : 0048 mul R8, R5, R1
Fetch          : 0052 mul R9, R8, #4
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=27   |   Status=valid   |
|   REG[ 6]   |   Value=27   |   Status=valid   |
|   REG[ 7]   |   Value=12304   |   Status=writing   |
|   REG[ 8]   |   Value=1300   |   Status=writing   |
|   REG[ 9]   |   Value=5200   |   Status=valid   |
|   REG[10]   |   Value=5304   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=58   |   Status=valid   |
|   REG[13]   |   Value=78   |   Status=valid   |
|   REG[14]   |   Value=136   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 800
--------------------------------
Writeback      : 0096 set R7, #0
Memory 4       : 0100 bez R7, #0036
Memory 2       : 0036 sub R7, R6, R1
Memory 1       : 0040 bgez R7, #0028
Exb 1          : 0044 mul R7, R6, #4
EXa            : 0048 mul R8, R5, R1
Decode         : 0052 mul R9, R8, #4
Fetch          : 0056 add R10, R7, R9
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=27   |   Status=valid   |
|   REG[ 6]   |   Value=27   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=1300   |   Status=writing   |
|   REG[ 9]   |   Value=5200   |   Status=valid   |
|   REG[10]   |   Value=5304   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=58   |   Status=valid   |
|   REG[13]   |   Value=78   |   Status=valid   |
|   REG[14]   |   Value=136   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 801
--------------------------------
Writeback      : 0100 bez R7, #0036
Memory 3       : 0036 sub R7, R6, R1
Memory 2       : 0040 bgez R7, #0028
Exb 2          : 0044 mul R7, R6, #4
Exb 1          : 0048 mul R8, R5, R1
Decode         : 0052 mul R9, R8, #4
Fetch          : 0056 add R10, R7, R9
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=27   |   Status=valid   |
|   REG[ 6]   |   Value=27   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=1300   |   Status=writing   |
|   REG[ 9]   |   Value=5200   |   Status=valid   |
|   REG[10]   |   Value=5304   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=58   |   Status=valid   |
|   REG[13]   |   Value=78   |   Status=valid   |
|   REG[14]   |   Value=136   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 802
--------------------------------
Memory 4       : 0036 sub R7, R6, R1
Memory 3       : 0040 bgez R7, #0028
Memory 1       : 0044 mul R7, R6, #4
Exb 2          : 0048 mul R8, R5, R1
Decode         : 0052 mul R9, R8, #4
Fetch          : 0056 add R10, R7, R9
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=27   |   Status=valid   |
|   REG[ 6]   |   Value=27   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=1300   |   Status=writing   |
|   REG[ 9]   |   Value=5200   |   Status=writing   |
|   REG[10]   |   Value=5304   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=58   |   Status=valid   |
|   REG[13]   |   Value=78   |   Status=valid   |
|   REG[14]   |   Value=136   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 803
--------------------------------
Writeback      : 0036 sub R7, R6, R1
Memory 4       : 0040 bgez R7, #0028
Memory 2       : 0044 mul R7, R6, #4
Memory 1       : 0048 mul R8, R5, R1
EXa            : 0052 mul R9, R8, #4
Decode         : 0056 add R10, R7, R9
Fetch          : 0060 add R7, R2, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=27   |   Status=valid   |
|   REG[ 6]   |   Value=27   |   Status=valid   |
|   REG[ 7]   |   Value=-23   |   Status=writing   |
|   REG[ 8]   |   Value=1300   |   Status=writing   |
|   REG[ 9]   |   Value=5200   |   Status=writing   |
|   REG[10]   |   Value=5304   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=58   |   Status=valid   |
|   REG[13]   |   Value=78   |   Status=valid   |
|   REG[14]   |   Value=136   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 804
--------------------------------
Writeback      : 0040 bgez R7, #0028
Memory 3       : 0044 mul R7, R6, #4
Memory 2       : 0048 mul R8, R5, R1
Exb 1          : 0052 mul R9, R8, #4
Decode         : 0056 add R10, R7, R9
Fetch          : 0060 add R7, R2, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=27   |   Status=valid   |
|   REG[ 6]   |   Value=27   |   Status=valid   |
|   REG[ 7]   |   Value=-23   |   Status=writing   |
|   REG[ 8]   |   Value=1300   |   Status=writing   |
|   REG[ 9]   |   Value=5200   |   Status=writing   |
|   REG[10]   |   Value=5304   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=58   |   Status=valid   |
|   REG[13]   |   Value=78   |   Status=valid   |
|   REG[14]   |   Value=136   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 805
--------------------------------
Memory 4       : 0044 mul R7, R6, #4
Memory 3       : 0048 mul R8, R5, R1
Exb 2          : 0052 mul R9, R8, #4
Decode         : 0056 add R10, R7, R9
Fetch          : 0060 add R7, R2, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=27   |   Status=valid   |
|   REG[ 6]   |   Value=27   |   Status=valid   |
|   REG[ 7]   |   Value=-23   |   Status=writing   |
|   REG[ 8]   |   Value=1300   |   Status=writing   |
|   REG[ 9]   |   Value=5200   |   Status=writing   |
|   REG[10]   |   Value=5304   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=58   |   Status=valid   |
|   REG[13]   |   Value=78   |   Status=valid   |
|   REG[14]   |   Value=136   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 806
--------------------------------
Writeback      : 0044 mul R7, R6, #4
Memory 4       : 0048 mul R8, R5, R1
Memory 1       : 0052 mul R9, R8, #4
EXa            : 0056 add R10, R7, R9
Decode         : 0060 add R7, R2, R10
Fetch          : 0064 ld R12, R7
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=27   |   Status=valid   |
|   REG[ 6]   |   Value=27   |   Status=valid   |
|   REG[ 7]   |   Value=108   |   Status=writing   |
|   REG[ 8]   |   Value=1300   |   Status=writing   |
|   REG[ 9]   |   Value=5200   |   Status=writing   |
|   REG[10]   |   Value=5304   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=58   |   Status=valid   |
|   REG[13]   |   Value=78   |   Status=valid   |
|   REG[14]   |   Value=136   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 807
--------------------------------
Writeback      : 0048 mul R8, R5, R1
Memory 2       : 0052 mul R9, R8, #4
Exb 1          : 0056 add R10, R7, R9
EXa            : 0060 add R7, R2, R10
Decode         : 0064 ld R12, R7
Fetch          : 0068 add R7, R3, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=27   |   Status=valid   |
|   REG[ 6]   |   Value=27   |   Status=valid   |
|   REG[ 7]   |   Value=108   |   Status=writing   |
|   REG[ 8]   |   Value=1350   |   Status=valid   |
|   REG[ 9]   |   Value=5200   |   Status=writing   |
|   REG[10]   |   Value=5304   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=58   |   Status=writing   |
|   REG[13]   |   Value=78   |   Status=valid   |
|   REG[14]   |   Value=136   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 808
--------------------------------
Memory 3       : 0052 mul R9, R8, #4
Exb 2          : 0056 add R10, R7, R9
Exb 1          : 0060 add R7, R2, R10
EXa            : 0064 ld R12, R7
Decode         : 0068 add R7, R3, R10
Fetch          : 0072 ld R13, R7
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=27   |   Status=valid   |
|   REG[ 6]   |   Value=27   |   Status=valid   |
|   REG[ 7]   |   Value=108   |   Status=writing   |
|   REG[ 8]   |   Value=1350   |   Status=valid   |
|   REG[ 9]   |   Value=5200   |   Status=writing   |
|   REG[10]   |   Value=5304   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=58   |   Status=writing   |
|   REG[13]   |   Value=78   |   Status=valid   |
|   REG[14]   |   Value=136   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 809
--------------------------------
Memory 4       : 0052 mul R9, R8, #4
Memory 1       : 0056 add R10, R7, R9
Exb 2          : 0060 add R7, R2, R10
Exb 1          : 0064 ld R12, R7
EXa            : 0068 add R7, R3, R10
Decode         : 0072 ld R13, R7
Fetch          : 0076 add R14, R12, R13
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=27   |   Status=valid   |
|   REG[ 6]   |   Value=27   |   Status=valid   |
|   REG[ 7]   |   Value=108   |   Status=writing   |
|   REG[ 8]   |   Value=1350   |   Status=valid   |
|   REG[ 9]   |   Value=5200   |   Status=writing   |
|   REG[10]   |   Value=5304   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=58   |   Status=writing   |
|   REG[13]   |   Value=78   |   Status=writing   |
|   REG[14]   |   Value=136   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 810
--------------------------------
Writeback      : 0052 mul R9, R8, #4
Memory 2       : 0056 add R10, R7, R9
Memory 1       : 0060 add R7, R2, R10
Exb 2          : 0064 ld R12, R7
Exb 1          : 0068 add R7, R3, R10
EXa            : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=27   |   Status=valid   |
|   REG[ 6]   |   Value=27   |   Status=valid   |
|   REG[ 7]   |   Value=108   |   Status=writing   |
|   REG[ 8]   |   Value=1350   |   Status=valid   |
|   REG[ 9]   |   Value=5400   |   Status=valid   |
|   REG[10]   |   Value=5304   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=58   |   Status=writing   |
|   REG[13]   |   Value=78   |   Status=writing   |
|   REG[14]   |   Value=136   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 811
--------------------------------
Memory 3       : 0056 add R10, R7, R9
Memory 2       : 0060 add R7, R2, R10
Memory 1       : 0064 ld R12, R7
Exb 2          : 0068 add R7, R3, R10
Exb 1          : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=27   |   Status=valid   |
|   REG[ 6]   |   Value=27   |   Status=valid   |
|   REG[ 7]   |   Value=108   |   Status=writing   |
|   REG[ 8]   |   Value=1350   |   Status=valid   |
|   REG[ 9]   |   Value=5400   |   Status=valid   |
|   REG[10]   |   Value=5304   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=58   |   Status=writing   |
|   REG[13]   |   Value=78   |   Status=writing   |
|   REG[14]   |   Value=136   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 812
--------------------------------
Memory 4       : 0056 add R10, R7, R9
Memory 3       : 0060 add R7, R2, R10
Memory 2       : 0064 ld R12, R7
Memory 1       : 0068 add R7, R3, R10
Exb 2          : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=27   |   Status=valid   |
|   REG[ 6]   |   Value=27   |   Status=valid   |
|   REG[ 7]   |   Value=108   |   Status=writing   |
|   REG[ 8]   |   Value=1350   |   Status=valid   |
|   REG[ 9]   |   Value=5400   |   Status=valid   |
|   REG[10]   |   Value=5304   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=58   |   Status=writing   |
|   REG[13]   |   Value=78   |   Status=writing   |
|   REG[14]   |   Value=136   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 813
--------------------------------
Writeback      : 0056 add R10, R7, R9
Memory 4       : 0060 add R7, R2, R10
Memory 3       : 0064 ld R12, R7
Memory 2       : 0068 add R7, R3, R10
Memory 1       : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=27   |   Status=valid   |
|   REG[ 6]   |   Value=27   |   Status=valid   |
|   REG[ 7]   |   Value=108   |   Status=writing   |
|   REG[ 8]   |   Value=1350   |   Status=valid   |
|   REG[ 9]   |   Value=5400   |   Status=valid   |
|   REG[10]   |   Value=5508   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=58   |   Status=writing   |
|   REG[13]   |   Value=78   |   Status=writing   |
|   REG[14]   |   Value=136   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 814
--------------------------------
Writeback      : 0060 add R7, R2, R10
Memory 4       : 0064 ld R12, R7
Memory 3       : 0068 add R7, R3, R10
Memory 2       : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=27   |   Status=valid   |
|   REG[ 6]   |   Value=27   |   Status=valid   |
|   REG[ 7]   |   Value=6508   |   Status=writing   |
|   REG[ 8]   |   Value=1350   |   Status=valid   |
|   REG[ 9]   |   Value=5400   |   Status=valid   |
|   REG[10]   |   Value=5508   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=58   |   Status=writing   |
|   REG[13]   |   Value=78   |   Status=writing   |
|   REG[14]   |   Value=136   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 815
--------------------------------
Writeback      : 0064 ld R12, R7
Memory 4       : 0068 add R7, R3, R10
Memory 3       : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=27   |   Status=valid   |
|   REG[ 6]   |   Value=27   |   Status=valid   |
|   REG[ 7]   |   Value=6508   |   Status=writing   |
|   REG[ 8]   |   Value=1350   |   Status=valid   |
|   REG[ 9]   |   Value=5400   |   Status=valid   |
|   REG[10]   |   Value=5508   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=64   |   Status=valid   |
|   REG[13]   |   Value=78   |   Status=writing   |
|   REG[14]   |   Value=136   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 816
--------------------------------
Writeback      : 0068 add R7, R3, R10
Memory 4       : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=27   |   Status=valid   |
|   REG[ 6]   |   Value=27   |   Status=valid   |
|   REG[ 7]   |   Value=9508   |   Status=valid   |
|   REG[ 8]   |   Value=1350   |   Status=valid   |
|   REG[ 9]   |   Value=5400   |   Status=valid   |
|   REG[10]   |   Value=5508   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=64   |   Status=valid   |
|   REG[13]   |   Value=78   |   Status=writing   |
|   REG[14]   |   Value=136   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 817
--------------------------------
Writeback      : 0072 ld R13, R7
EXa            : 0076 add R14, R12, R13
Decode         : 0080 add R7, R4, R10
Fetch          : 0084 st R14, R7
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=27   |   Status=valid   |
|   REG[ 6]   |   Value=27   |   Status=valid   |
|   REG[ 7]   |   Value=9508   |   Status=writing   |
|   REG[ 8]   |   Value=1350   |   Status=valid   |
|   REG[ 9]   |   Value=5400   |   Status=valid   |
|   REG[10]   |   Value=5508   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=64   |   Status=valid   |
|   REG[13]   |   Value=29   |   Status=valid   |
|   REG[14]   |   Value=136   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 818
--------------------------------
Exb 1          : 0076 add R14, R12, R13
EXa            : 0080 add R7, R4, R10
Decode         : 0084 st R14, R7
Fetch          : 0088 add R6, R6, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=27   |   Status=valid   |
|   REG[ 6]   |   Value=27   |   Status=valid   |
|   REG[ 7]   |   Value=9508   |   Status=writing   |
|   REG[ 8]   |   Value=1350   |   Status=valid   |
|   REG[ 9]   |   Value=5400   |   Status=valid   |
|   REG[10]   |   Value=5508   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=64   |   Status=valid   |
|   REG[13]   |   Value=29   |   Status=valid   |
|   REG[14]   |   Value=136   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 819
--------------------------------
Exb 2          : 0076 add R14, R12, R13
Exb 1          : 0080 add R7, R4, R10
EXa            : 0084 st R14, R7
Decode         : 0088 add R6, R6, #1
Fetch          : 0092 add R5, R5, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=27   |   Status=valid   |
|   REG[ 6]   |   Value=27   |   Status=writing   |
|   REG[ 7]   |   Value=9508   |   Status=writing   |
|   REG[ 8]   |   Value=1350   |   Status=valid   |
|   REG[ 9]   |   Value=5400   |   Status=valid   |
|   REG[10]   |   Value=5508   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=64   |   Status=valid   |
|   REG[13]   |   Value=29   |   Status=valid   |
|   REG[14]   |   Value=136   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 820
--------------------------------
Memory 1       : 0076 add R14, R12, R13
Exb 2          : 0080 add R7, R4, R10
Exb 1          : 0084 st R14, R7
EXa            : 0088 add R6, R6, #1
Decode         : 0092 add R5, R5, #1
Fetch          : 0096 set R7, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=27   |   Status=writing   |
|   REG[ 6]   |   Value=27   |   Status=writing   |
|   REG[ 7]   |   Value=9508   |   Status=writing   |
|   REG[ 8]   |   Value=1350   |   Status=valid   |
|   REG[ 9]   |   Value=5400   |   Status=valid   |
|   REG[10]   |   Value=5508   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=64   |   Status=valid   |
|   REG[13]   |   Value=29   |   Status=valid   |
|   REG[14]   |   Value=136   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 821
--------------------------------
Memory 2       : 0076 add R14, R12, R13
Memory 1       : 0080 add R7, R4, R10
Exb 2          : 0084 st R14, R7
Exb 1          : 0088 add R6, R6, #1
EXa            : 0092 add R5, R5, #1
Decode         : 0096 set R7, #0
Fetch          : 0100 bez R7, #0036
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=27   |   Status=writing   |
|   REG[ 6]   |   Value=27   |   Status=writing   |
|   REG[ 7]   |   Value=9508   |   Status=writing   |
|   REG[ 8]   |   Value=1350   |   Status=valid   |
|   REG[ 9]   |   Value=5400   |   Status=valid   |
|   REG[10]   |   Value=5508   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=64   |   Status=valid   |
|   REG[13]   |   Value=29   |   Status=valid   |
|   REG[14]   |   Value=136   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 822
--------------------------------
Memory 3       : 0076 add R14, R12, R13
Memory 2       : 0080 add R7, R4, R10
Memory 1       : 0084 st R14, R7
Exb 2          : 0088 add R6, R6, #1
Exb 1          : 0092 add R5, R5, #1
EXa            : 0096 set R7, #0
Decode         : 0100 bez R7, #0036
Fetch          : 0104 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=27   |   Status=writing   |
|   REG[ 6]   |   Value=27   |   Status=writing   |
|   REG[ 7]   |   Value=9508   |   Status=writing   |
|   REG[ 8]   |   Value=1350   |   Status=valid   |
|   REG[ 9]   |   Value=5400   |   Status=valid   |
|   REG[10]   |   Value=5508   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=64   |   Status=valid   |
|   REG[13]   |   Value=29   |   Status=valid   |
|   REG[14]   |   Value=136   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 823
--------------------------------
Memory 4       : 0076 add R14, R12, R13
Memory 3       : 0080 add R7, R4, R10
Memory 2       : 0084 st R14, R7
Memory 1       : 0088 add R6, R6, #1
Exb 2          : 0092 add R5, R5, #1
Exb 1          : 0096 set R7, #0
EXa            : 0100 bez R7, #0036
Fetch          : 0036 sub R7, R6, R1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=27   |   Status=writing   |
|   REG[ 6]   |   Value=27   |   Status=writing   |
|   REG[ 7]   |   Value=9508   |   Status=writing   |
|   REG[ 8]   |   Value=1350   |   Status=valid   |
|   REG[ 9]   |   Value=5400   |   Status=valid   |
|   REG[10]   |   Value=5508   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=64   |   Status=valid   |
|   REG[13]   |   Value=29   |   Status=valid   |
|   REG[14]   |   Value=136   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 824
--------------------------------
Writeback      : 0076 add R14, R12, R13
Memory 4       : 0080 add R7, R4, R10
Memory 3       : 0084 st R14, R7
Memory 2       : 0088 add R6, R6, #1
Memory 1       : 0092 add R5, R5, #1
Exb 2          : 0096 set R7, #0
Exb 1          : 0100 bez R7, #0036
Decode         : 0036 sub R7, R6, R1
Fetch          : 0040 bgez R7, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=27   |   Status=writing   |
|   REG[ 6]   |   Value=27   |   Status=writing   |
|   REG[ 7]   |   Value=9508   |   Status=writing   |
|   REG[ 8]   |   Value=1350   |   Status=valid   |
|   REG[ 9]   |   Value=5400   |   Status=valid   |
|   REG[10]   |   Value=5508   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=64   |   Status=valid   |
|   REG[13]   |   Value=29   |   Status=valid   |
|   REG[14]   |   Value=93   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 825
--------------------------------
Writeback      : 0080 add R7, R4, R10
Memory 4       : 0084 st R14, R7
Memory 3       : 0088 add R6, R6, #1
Memory 2       : 0092 add R5, R5, #1
Memory 1       : 0096 set R7, #0
Exb 2          : 0100 bez R7, #0036
EXa            : 0036 sub R7, R6, R1
Decode         : 0040 bgez R7, #0028
Fetch          : 0044 mul R7, R6, #4
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=27   |   Status=writing   |
|   REG[ 6]   |   Value=27   |   Status=writing   |
|   REG[ 7]   |   Value=12508   |   Status=writing   |
|   REG[ 8]   |   Value=1350   |   Status=valid   |
|   REG[ 9]   |   Value=5400   |   Status=valid   |
|   REG[10]   |   Value=5508   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=64   |   Status=valid   |
|   REG[13]   |   Value=29   |   Status=valid   |
|   REG[14]   |   Value=93   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 826
--------------------------------
Writeback      : 0084 st R14, R7
Memory 4       : 0088 add R6, R6, #1
Memory 3       : 0092 add R5, R5, #1
Memory 2       : 0096 set R7, #0
Memory 1       : 0100 bez R7, #0036
Exb 1          : 0036 sub R7, R6, R1
EXa            : 0040 bgez R7, #0028
Fetch          : 0044 mul R7, R6, #4
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=27   |   Status=writing   |
|   REG[ 6]   |   Value=27   |   Status=writing   |
|   REG[ 7]   |   Value=12508   |   Status=writing   |
|   REG[ 8]   |   Value=1350   |   Status=valid   |
|   REG[ 9]   |   Value=5400   |   Status=valid   |
|   REG[10]   |   Value=5508   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=64   |   Status=valid   |
|   REG[13]   |   Value=29   |   Status=valid   |
|   REG[14]   |   Value=93   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 827
--------------------------------
Writeback      : 0088 add R6, R6, #1
Memory 4       : 0092 add R5, R5, #1
Memory 3       : 0096 set R7, #0
Memory 2       : 0100 bez R7, #0036
Exb 2          : 0036 sub R7, R6, R1
Exb 1          : 0040 bgez R7, #0028
Decode         : 0044 mul R7, R6, #4
Fetch          : 0048 mul R8, R5, R1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=27   |   Status=writing   |
|   REG[ 6]   |   Value=28   |   Status=valid   |
|   REG[ 7]   |   Value=12508   |   Status=writing   |
|   REG[ 8]   |   Value=1350   |   Status=valid   |
|   REG[ 9]   |   Value=5400   |   Status=valid   |
|   REG[10]   |   Value=5508   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=64   |   Status=valid   |
|   REG[13]   |   Value=29   |   Status=valid   |
|   REG[14]   |   Value=93   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 828
--------------------------------
Writeback      : 0092 add R5, R5, #1
Memory 4       : 0096 set R7, #0
Memory 3       : 0100 bez R7, #0036
Memory 1       : 0036 sub R7, R6, R1
Exb 2          : 0040 bgez R7, #0028
EXa            : 0044 mul R7, R6, #4
Decode         : 0048 mul R8, R5, R1
Fetch          : 0052 mul R9, R8, #4
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=28   |   Status=valid   |
|   REG[ 6]   |   Value=28   |   Status=valid   |
|   REG[ 7]   |   Value=12508   |   Status=writing   |
|   REG[ 8]   |   Value=1350   |   Status=writing   |
|   REG[ 9]   |   Value=5400   |   Status=valid   |
|   REG[10]   |   Value=5508   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=64   |   Status=valid   |
|   REG[13]   |   Value=29   |   Status=valid   |
|   REG[14]   |   Value=93   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 829
--------------------------------
Writeback      : 0096 set R7, #0
Memory 4       : 0100 bez R7, #0036
Memory 2       : 0036 sub R7, R6, R1
Memory 1       : 0040 bgez R7, #0028
Exb 1          : 0044 mul R7, R6, #4
EXa            : 0048 mul R8, R5, R1
Decode         : 0052 mul R9, R8, #4
Fetch          : 0056 add R10, R7, R9
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=28   |   Status=valid   |
|   REG[ 6]   |   Value=28   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=1350   |   Status=writing   |
|   REG[ 9]   |   Value=5400   |   Status=valid   |
|   REG[10]   |   Value=5508   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=64   |   Status=valid   |
|   REG[13]   |   Value=29   |   Status=valid   |
|   REG[14]   |   Value=93   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 830
--------------------------------
Writeback      : 0100 bez R7, #0036
Memory 3       : 0036 sub R7, R6, R1
Memory 2       : 0040 bgez R7, #0028
Exb 2          : 0044 mul R7, R6, #4
Exb 1          : 0048 mul R8, R5, R1
Decode         : 0052 mul R9, R8, #4
Fetch          : 0056 add R10, R7, R9
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=28   |   Status=valid   |
|   REG[ 6]   |   Value=28   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=1350   |   Status=writing   |
|   REG[ 9]   |   Value=5400   |   Status=valid   |
|   REG[10]   |   Value=5508   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=64   |   Status=valid   |
|   REG[13]   |   Value=29   |   Status=valid   |
|   REG[14]   |   Value=93   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 831
--------------------------------
Memory 4       : 0036 sub R7, R6, R1
Memory 3       : 0040 bgez R7, #0028
Memory 1       : 0044 mul R7, R6, #4
Exb 2          : 0048 mul R8, R5, R1
Decode         : 0052 mul R9, R8, #4
Fetch          : 0056 add R10, R7, R9
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=28   |   Status=valid   |
|   REG[ 6]   |   Value=28   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=1350   |   Status=writing   |
|   REG[ 9]   |   Value=5400   |   Status=writing   |
|   REG[10]   |   Value=5508   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=64   |   Status=valid   |
|   REG[13]   |   Value=29   |   Status=valid   |
|   REG[14]   |   Value=93   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 832
--------------------------------
Writeback      : 0036 sub R7, R6, R1
Memory 4       : 0040 bgez R7, #0028
Memory 2       : 0044 mul R7, R6, #4
Memory 1       : 0048 mul R8, R5, R1
EXa            : 0052 mul R9, R8, #4
Decode         : 0056 add R10, R7, R9
Fetch          : 0060 add R7, R2, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=28   |   Status=valid   |
|   REG[ 6]   |   Value=28   |   Status=valid   |
|   REG[ 7]   |   Value=-22   |   Status=writing   |
|   REG[ 8]   |   Value=1350   |   Status=writing   |
|   REG[ 9]   |   Value=5400   |   Status=writing   |
|   REG[10]   |   Value=5508   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=64   |   Status=valid   |
|   REG[13]   |   Value=29   |   Status=valid   |
|   REG[14]   |   Value=93   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 833
--------------------------------
Writeback      : 0040 bgez R7, #0028
Memory 3       : 0044 mul R7, R6, #4
Memory 2       : 0048 mul R8, R5, R1
Exb 1          : 0052 mul R9, R8, #4
Decode         : 0056 add R10, R7, R9
Fetch          : 0060 add R7, R2, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=28   |   Status=valid   |
|   REG[ 6]   |   Value=28   |   Status=valid   |
|   REG[ 7]   |   Value=-22   |   Status=writing   |
|   REG[ 8]   |   Value=1350   |   Status=writing   |
|   REG[ 9]   |   Value=5400   |   Status=writing   |
|   REG[10]   |   Value=5508   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=64   |   Status=valid   |
|   REG[13]   |   Value=29   |   Status=valid   |
|   REG[14]   |   Value=93   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 834
--------------------------------
Memory 4       : 0044 mul R7, R6, #4
Memory 3       : 0048 mul R8, R5, R1
Exb 2          : 0052 mul R9, R8, #4
Decode         : 0056 add R10, R7, R9
Fetch          : 0060 add R7, R2, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=28   |   Status=valid   |
|   REG[ 6]   |   Value=28   |   Status=valid   |
|   REG[ 7]   |   Value=-22   |   Status=writing   |
|   REG[ 8]   |   Value=1350   |   Status=writing   |
|   REG[ 9]   |   Value=5400   |   Status=writing   |
|   REG[10]   |   Value=5508   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=64   |   Status=valid   |
|   REG[13]   |   Value=29   |   Status=valid   |
|   REG[14]   |   Value=93   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 835
--------------------------------
Writeback      : 0044 mul R7, R6, #4
Memory 4       : 0048 mul R8, R5, R1
Memory 1       : 0052 mul R9, R8, #4
EXa            : 0056 add R10, R7, R9
Decode         : 0060 add R7, R2, R10
Fetch          : 0064 ld R12, R7
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=28   |   Status=valid   |
|   REG[ 6]   |   Value=28   |   Status=valid   |
|   REG[ 7]   |   Value=112   |   Status=writing   |
|   REG[ 8]   |   Value=1350   |   Status=writing   |
|   REG[ 9]   |   Value=5400   |   Status=writing   |
|   REG[10]   |   Value=5508   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=64   |   Status=valid   |
|   REG[13]   |   Value=29   |   Status=valid   |
|   REG[14]   |   Value=93   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 836
--------------------------------
Writeback      : 0048 mul R8, R5, R1
Memory 2       : 0052 mul R9, R8, #4
Exb 1          : 0056 add R10, R7, R9
EXa            : 0060 add R7, R2, R10
Decode         : 0064 ld R12, R7
Fetch          : 0068 add R7, R3, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=28   |   Status=valid   |
|   REG[ 6]   |   Value=28   |   Status=valid   |
|   REG[ 7]   |   Value=112   |   Status=writing   |
|   REG[ 8]   |   Value=1400   |   Status=valid   |
|   REG[ 9]   |   Value=5400   |   Status=writing   |
|   REG[10]   |   Value=5508   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=64   |   Status=writing   |
|   REG[13]   |   Value=29   |   Status=valid   |
|   REG[14]   |   Value=93   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 837
--------------------------------
Memory 3       : 0052 mul R9, R8, #4
Exb 2          : 0056 add R10, R7, R9
Exb 1          : 0060 add R7, R2, R10
EXa            : 0064 ld R12, R7
Decode         : 0068 add R7, R3, R10
Fetch          : 0072 ld R13, R7
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=28   |   Status=valid   |
|   REG[ 6]   |   Value=28   |   Status=valid   |
|   REG[ 7]   |   Value=112   |   Status=writing   |
|   REG[ 8]   |   Value=1400   |   Status=valid   |
|   REG[ 9]   |   Value=5400   |   Status=writing   |
|   REG[10]   |   Value=5508   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=64   |   Status=writing   |
|   REG[13]   |   Value=29   |   Status=valid   |
|   REG[14]   |   Value=93   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 838
--------------------------------
Memory 4       : 0052 mul R9, R8, #4
Memory 1       : 0056 add R10, R7, R9
Exb 2          : 0060 add R7, R2, R10
Exb 1          : 0064 ld R12, R7
EXa            : 0068 add R7, R3, R10
Decode         : 0072 ld R13, R7
Fetch          : 0076 add R14, R12, R13
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=28   |   Status=valid   |
|   REG[ 6]   |   Value=28   |   Status=valid   |
|   REG[ 7]   |   Value=112   |   Status=writing   |
|   REG[ 8]   |   Value=1400   |   Status=valid   |
|   REG[ 9]   |   Value=5400   |   Status=writing   |
|   REG[10]   |   Value=5508   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=64   |   Status=writing   |
|   REG[13]   |   Value=29   |   Status=writing   |
|   REG[14]   |   Value=93   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 839
--------------------------------
Writeback      : 0052 mul R9, R8, #4
Memory 2       : 0056 add R10, R7, R9
Memory 1       : 0060 add R7, R2, R10
Exb 2          : 0064 ld R12, R7
Exb 1          : 0068 add R7, R3, R10
EXa            : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=28   |   Status=valid   |
|   REG[ 6]   |   Value=28   |   Status=valid   |
|   REG[ 7]   |   Value=112   |   Status=writing   |
|   REG[ 8]   |   Value=1400   |   Status=valid   |
|   REG[ 9]   |   Value=5600   |   Status=valid   |
|   REG[10]   |   Value=5508   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=64   |   Status=writing   |
|   REG[13]   |   Value=29   |   Status=writing   |
|   REG[14]   |   Value=93   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 840
--------------------------------
Memory 3       : 0056 add R10, R7, R9
Memory 2       : 0060 add R7, R2, R10
Memory 1       : 0064 ld R12, R7
Exb 2          : 0068 add R7, R3, R10
Exb 1          : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=28   |   Status=valid   |
|   REG[ 6]   |   Value=28   |   Status=valid   |
|   REG[ 7]   |   Value=112   |   Status=writing   |
|   REG[ 8]   |   Value=1400   |   Status=valid   |
|   REG[ 9]   |   Value=5600   |   Status=valid   |
|   REG[10]   |   Value=5508   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=64   |   Status=writing   |
|   REG[13]   |   Value=29   |   Status=writing   |
|   REG[14]   |   Value=93   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 841
--------------------------------
Memory 4       : 0056 add R10, R7, R9
Memory 3       : 0060 add R7, R2, R10
Memory 2       : 0064 ld R12, R7
Memory 1       : 0068 add R7, R3, R10
Exb 2          : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=28   |   Status=valid   |
|   REG[ 6]   |   Value=28   |   Status=valid   |
|   REG[ 7]   |   Value=112   |   Status=writing   |
|   REG[ 8]   |   Value=1400   |   Status=valid   |
|   REG[ 9]   |   Value=5600   |   Status=valid   |
|   REG[10]   |   Value=5508   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=64   |   Status=writing   |
|   REG[13]   |   Value=29   |   Status=writing   |
|   REG[14]   |   Value=93   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 842
--------------------------------
Writeback      : 0056 add R10, R7, R9
Memory 4       : 0060 add R7, R2, R10
Memory 3       : 0064 ld R12, R7
Memory 2       : 0068 add R7, R3, R10
Memory 1       : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=28   |   Status=valid   |
|   REG[ 6]   |   Value=28   |   Status=valid   |
|   REG[ 7]   |   Value=112   |   Status=writing   |
|   REG[ 8]   |   Value=1400   |   Status=valid   |
|   REG[ 9]   |   Value=5600   |   Status=valid   |
|   REG[10]   |   Value=5712   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=64   |   Status=writing   |
|   REG[13]   |   Value=29   |   Status=writing   |
|   REG[14]   |   Value=93   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 843
--------------------------------
Writeback      : 0060 add R7, R2, R10
Memory 4       : 0064 ld R12, R7
Memory 3       : 0068 add R7, R3, R10
Memory 2       : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=28   |   Status=valid   |
|   REG[ 6]   |   Value=28   |   Status=valid   |
|   REG[ 7]   |   Value=6712   |   Status=writing   |
|   REG[ 8]   |   Value=1400   |   Status=valid   |
|   REG[ 9]   |   Value=5600   |   Status=valid   |
|   REG[10]   |   Value=5712   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=64   |   Status=writing   |
|   REG[13]   |   Value=29   |   Status=writing   |
|   REG[14]   |   Value=93   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 844
--------------------------------
Writeback      : 0064 ld R12, R7
Memory 4       : 0068 add R7, R3, R10
Memory 3       : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=28   |   Status=valid   |
|   REG[ 6]   |   Value=28   |   Status=valid   |
|   REG[ 7]   |   Value=6712   |   Status=writing   |
|   REG[ 8]   |   Value=1400   |   Status=valid   |
|   REG[ 9]   |   Value=5600   |   Status=valid   |
|   REG[10]   |   Value=5712   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=107   |   Status=valid   |
|   REG[13]   |   Value=29   |   Status=writing   |
|   REG[14]   |   Value=93   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 845
--------------------------------
Writeback      : 0068 add R7, R3, R10
Memory 4       : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=28   |   Status=valid   |
|   REG[ 6]   |   Value=28   |   Status=valid   |
|   REG[ 7]   |   Value=9712   |   Status=valid   |
|   REG[ 8]   |   Value=1400   |   Status=valid   |
|   REG[ 9]   |   Value=5600   |   Status=valid   |
|   REG[10]   |   Value=5712   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=107   |   Status=valid   |
|   REG[13]   |   Value=29   |   Status=writing   |
|   REG[14]   |   Value=93   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 846
--------------------------------
Writeback      : 0072 ld R13, R7
EXa            : 0076 add R14, R12, R13
Decode         : 0080 add R7, R4, R10
Fetch          : 0084 st R14, R7
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=28   |   Status=valid   |
|   REG[ 6]   |   Value=28   |   Status=valid   |
|   REG[ 7]   |   Value=9712   |   Status=writing   |
|   REG[ 8]   |   Value=1400   |   Status=valid   |
|   REG[ 9]   |   Value=5600   |   Status=valid   |
|   REG[10]   |   Value=5712   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=107   |   Status=valid   |
|   REG[13]   |   Value=12   |   Status=valid   |
|   REG[14]   |   Value=93   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 847
--------------------------------
Exb 1          : 0076 add R14, R12, R13
EXa            : 0080 add R7, R4, R10
Decode         : 0084 st R14, R7
Fetch          : 0088 add R6, R6, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=28   |   Status=valid   |
|   REG[ 6]   |   Value=28   |   Status=valid   |
|   REG[ 7]   |   Value=9712   |   Status=writing   |
|   REG[ 8]   |   Value=1400   |   Status=valid   |
|   REG[ 9]   |   Value=5600   |   Status=valid   |
|   REG[10]   |   Value=5712   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=107   |   Status=valid   |
|   REG[13]   |   Value=12   |   Status=valid   |
|   REG[14]   |   Value=93   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 848
--------------------------------
Exb 2          : 0076 add R14, R12, R13
Exb 1          : 0080 add R7, R4, R10
EXa            : 0084 st R14, R7
Decode         : 0088 add R6, R6, #1
Fetch          : 0092 add R5, R5, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=28   |   Status=valid   |
|   REG[ 6]   |   Value=28   |   Status=writing   |
|   REG[ 7]   |   Value=9712   |   Status=writing   |
|   REG[ 8]   |   Value=1400   |   Status=valid   |
|   REG[ 9]   |   Value=5600   |   Status=valid   |
|   REG[10]   |   Value=5712   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=107   |   Status=valid   |
|   REG[13]   |   Value=12   |   Status=valid   |
|   REG[14]   |   Value=93   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 849
--------------------------------
Memory 1       : 0076 add R14, R12, R13
Exb 2          : 0080 add R7, R4, R10
Exb 1          : 0084 st R14, R7
EXa            : 0088 add R6, R6, #1
Decode         : 0092 add R5, R5, #1
Fetch          : 0096 set R7, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=28   |   Status=writing   |
|   REG[ 6]   |   Value=28   |   Status=writing   |
|   REG[ 7]   |   Value=9712   |   Status=writing   |
|   REG[ 8]   |   Value=1400   |   Status=valid   |
|   REG[ 9]   |   Value=5600   |   Status=valid   |
|   REG[10]   |   Value=5712   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=107   |   Status=valid   |
|   REG[13]   |   Value=12   |   Status=valid   |
|   REG[14]   |   Value=93   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 850
--------------------------------
Memory 2       : 0076 add R14, R12, R13
Memory 1       : 0080 add R7, R4, R10
Exb 2          : 0084 st R14, R7
Exb 1          : 0088 add R6, R6, #1
EXa            : 0092 add R5, R5, #1
Decode         : 0096 set R7, #0
Fetch          : 0100 bez R7, #0036
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=28   |   Status=writing   |
|   REG[ 6]   |   Value=28   |   Status=writing   |
|   REG[ 7]   |   Value=9712   |   Status=writing   |
|   REG[ 8]   |   Value=1400   |   Status=valid   |
|   REG[ 9]   |   Value=5600   |   Status=valid   |
|   REG[10]   |   Value=5712   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=107   |   Status=valid   |
|   REG[13]   |   Value=12   |   Status=valid   |
|   REG[14]   |   Value=93   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 851
--------------------------------
Memory 3       : 0076 add R14, R12, R13
Memory 2       : 0080 add R7, R4, R10
Memory 1       : 0084 st R14, R7
Exb 2          : 0088 add R6, R6, #1
Exb 1          : 0092 add R5, R5, #1
EXa            : 0096 set R7, #0
Decode         : 0100 bez R7, #0036
Fetch          : 0104 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=28   |   Status=writing   |
|   REG[ 6]   |   Value=28   |   Status=writing   |
|   REG[ 7]   |   Value=9712   |   Status=writing   |
|   REG[ 8]   |   Value=1400   |   Status=valid   |
|   REG[ 9]   |   Value=5600   |   Status=valid   |
|   REG[10]   |   Value=5712   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=107   |   Status=valid   |
|   REG[13]   |   Value=12   |   Status=valid   |
|   REG[14]   |   Value=93   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 852
--------------------------------
Memory 4       : 0076 add R14, R12, R13
Memory 3       : 0080 add R7, R4, R10
Memory 2       : 0084 st R14, R7
Memory 1       : 0088 add R6, R6, #1
Exb 2          : 0092 add R5, R5, #1
Exb 1          : 0096 set R7, #0
EXa            : 0100 bez R7, #0036
Fetch          : 0036 sub R7, R6, R1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=28   |   Status=writing   |
|   REG[ 6]   |   Value=28   |   Status=writing   |
|   REG[ 7]   |   Value=9712   |   Status=writing   |
|   REG[ 8]   |   Value=1400   |   Status=valid   |
|   REG[ 9]   |   Value=5600   |   Status=valid   |
|   REG[10]   |   Value=5712   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=107   |   Status=valid   |
|   REG[13]   |   Value=12   |   Status=valid   |
|   REG[14]   |   Value=93   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 853
--------------------------------
Writeback      : 0076 add R14, R12, R13
Memory 4       : 0080 add R7, R4, R10
Memory 3       : 0084 st R14, R7
Memory 2       : 0088 add R6, R6, #1
Memory 1       : 0092 add R5, R5, #1
Exb 2          : 0096 set R7, #0
Exb 1          : 0100 bez R7, #0036
Decode         : 0036 sub R7, R6, R1
Fetch          : 0040 bgez R7, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=28   |   Status=writing   |
|   REG[ 6]   |   Value=28   |   Status=writing   |
|   REG[ 7]   |   Value=9712   |   Status=writing   |
|   REG[ 8]   |   Value=1400   |   Status=valid   |
|   REG[ 9]   |   Value=5600   |   Status=valid   |
|   REG[10]   |   Value=5712   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=107   |   Status=valid   |
|   REG[13]   |   Value=12   |   Status=valid   |
|   REG[14]   |   Value=119   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 854
--------------------------------
Writeback      : 0080 add R7, R4, R10
Memory 4       : 0084 st R14, R7
Memory 3       : 0088 add R6, R6, #1
Memory 2       : 0092 add R5, R5, #1
Memory 1       : 0096 set R7, #0
Exb 2          : 0100 bez R7, #0036
EXa            : 0036 sub R7, R6, R1
Decode         : 0040 bgez R7, #0028
Fetch          : 0044 mul R7, R6, #4
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=28   |   Status=writing   |
|   REG[ 6]   |   Value=28   |   Status=writing   |
|   REG[ 7]   |   Value=12712   |   Status=writing   |
|   REG[ 8]   |   Value=1400   |   Status=valid   |
|   REG[ 9]   |   Value=5600   |   Status=valid   |
|   REG[10]   |   Value=5712   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=107   |   Status=valid   |
|   REG[13]   |   Value=12   |   Status=valid   |
|   REG[14]   |   Value=119   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 855
--------------------------------
Writeback      : 0084 st R14, R7
Memory 4       : 0088 add R6, R6, #1
Memory 3       : 0092 add R5, R5, #1
Memory 2       : 0096 set R7, #0
Memory 1       : 0100 bez R7, #0036
Exb 1          : 0036 sub R7, R6, R1
EXa            : 0040 bgez R7, #0028
Fetch          : 0044 mul R7, R6, #4
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=28   |   Status=writing   |
|   REG[ 6]   |   Value=28   |   Status=writing   |
|   REG[ 7]   |   Value=12712   |   Status=writing   |
|   REG[ 8]   |   Value=1400   |   Status=valid   |
|   REG[ 9]   |   Value=5600   |   Status=valid   |
|   REG[10]   |   Value=5712   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=107   |   Status=valid   |
|   REG[13]   |   Value=12   |   Status=valid   |
|   REG[14]   |   Value=119   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 856
--------------------------------
Writeback      : 0088 add R6, R6, #1
Memory 4       : 0092 add R5, R5, #1
Memory 3       : 0096 set R7, #0
Memory 2       : 0100 bez R7, #0036
Exb 2          : 0036 sub R7, R6, R1
Exb 1          : 0040 bgez R7, #0028
Decode         : 0044 mul R7, R6, #4
Fetch          : 0048 mul R8, R5, R1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=28   |   Status=writing   |
|   REG[ 6]   |   Value=29   |   Status=valid   |
|   REG[ 7]   |   Value=12712   |   Status=writing   |
|   REG[ 8]   |   Value=1400   |   Status=valid   |
|   REG[ 9]   |   Value=5600   |   Status=valid   |
|   REG[10]   |   Value=5712   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=107   |   Status=valid   |
|   REG[13]   |   Value=12   |   Status=valid   |
|   REG[14]   |   Value=119   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 857
--------------------------------
Writeback      : 0092 add R5, R5, #1
Memory 4       : 0096 set R7, #0
Memory 3       : 0100 bez R7, #0036
Memory 1       : 0036 sub R7, R6, R1
Exb 2          : 0040 bgez R7, #0028
EXa            : 0044 mul R7, R6, #4
Decode         : 0048 mul R8, R5, R1
Fetch          : 0052 mul R9, R8, #4
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=29   |   Status=valid   |
|   REG[ 6]   |   Value=29   |   Status=valid   |
|   REG[ 7]   |   Value=12712   |   Status=writing   |
|   REG[ 8]   |   Value=1400   |   Status=writing   |
|   REG[ 9]   |   Value=5600   |   Status=valid   |
|   REG[10]   |   Value=5712   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=107   |   Status=valid   |
|   REG[13]   |   Value=12   |   Status=valid   |
|   REG[14]   |   Value=119   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 858
--------------------------------
Writeback      : 0096 set R7, #0
Memory 4       : 0100 bez R7, #0036
Memory 2       : 0036 sub R7, R6, R1
Memory 1       : 0040 bgez R7, #0028
Exb 1          : 0044 mul R7, R6, #4
EXa            : 0048 mul R8, R5, R1
Decode         : 0052 mul R9, R8, #4
Fetch          : 0056 add R10, R7, R9
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=29   |   Status=valid   |
|   REG[ 6]   |   Value=29   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=1400   |   Status=writing   |
|   REG[ 9]   |   Value=5600   |   Status=valid   |
|   REG[10]   |   Value=5712   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=107   |   Status=valid   |
|   REG[13]   |   Value=12   |   Status=valid   |
|   REG[14]   |   Value=119   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 859
--------------------------------
Writeback      : 0100 bez R7, #0036
Memory 3       : 0036 sub R7, R6, R1
Memory 2       : 0040 bgez R7, #0028
Exb 2          : 0044 mul R7, R6, #4
Exb 1          : 0048 mul R8, R5, R1
Decode         : 0052 mul R9, R8, #4
Fetch          : 0056 add R10, R7, R9
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=29   |   Status=valid   |
|   REG[ 6]   |   Value=29   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=1400   |   Status=writing   |
|   REG[ 9]   |   Value=5600   |   Status=valid   |
|   REG[10]   |   Value=5712   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=107   |   Status=valid   |
|   REG[13]   |   Value=12   |   Status=valid   |
|   REG[14]   |   Value=119   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 860
--------------------------------
Memory 4       : 0036 sub R7, R6, R1
Memory 3       : 0040 bgez R7, #0028
Memory 1       : 0044 mul R7, R6, #4
Exb 2          : 0048 mul R8, R5, R1
Decode         : 0052 mul R9, R8, #4
Fetch          : 0056 add R10, R7, R9
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=29   |   Status=valid   |
|   REG[ 6]   |   Value=29   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=1400   |   Status=writing   |
|   REG[ 9]   |   Value=5600   |   Status=writing   |
|   REG[10]   |   Value=5712   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=107   |   Status=valid   |
|   REG[13]   |   Value=12   |   Status=valid   |
|   REG[14]   |   Value=119   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 861
--------------------------------
Writeback      : 0036 sub R7, R6, R1
Memory 4       : 0040 bgez R7, #0028
Memory 2       : 0044 mul R7, R6, #4
Memory 1       : 0048 mul R8, R5, R1
EXa            : 0052 mul R9, R8, #4
Decode         : 0056 add R10, R7, R9
Fetch          : 0060 add R7, R2, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=29   |   Status=valid   |
|   REG[ 6]   |   Value=29   |   Status=valid   |
|   REG[ 7]   |   Value=-21   |   Status=writing   |
|   REG[ 8]   |   Value=1400   |   Status=writing   |
|   REG[ 9]   |   Value=5600   |   Status=writing   |
|   REG[10]   |   Value=5712   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=107   |   Status=valid   |
|   REG[13]   |   Value=12   |   Status=valid   |
|   REG[14]   |   Value=119   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 862
--------------------------------
Writeback      : 0040 bgez R7, #0028
Memory 3       : 0044 mul R7, R6, #4
Memory 2       : 0048 mul R8, R5, R1
Exb 1          : 0052 mul R9, R8, #4
Decode         : 0056 add R10, R7, R9
Fetch          : 0060 add R7, R2, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=29   |   Status=valid   |
|   REG[ 6]   |   Value=29   |   Status=valid   |
|   REG[ 7]   |   Value=-21   |   Status=writing   |
|   REG[ 8]   |   Value=1400   |   Status=writing   |
|   REG[ 9]   |   Value=5600   |   Status=writing   |
|   REG[10]   |   Value=5712   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=107   |   Status=valid   |
|   REG[13]   |   Value=12   |   Status=valid   |
|   REG[14]   |   Value=119   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 863
--------------------------------
Memory 4       : 0044 mul R7, R6, #4
Memory 3       : 0048 mul R8, R5, R1
Exb 2          : 0052 mul R9, R8, #4
Decode         : 0056 add R10, R7, R9
Fetch          : 0060 add R7, R2, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=29   |   Status=valid   |
|   REG[ 6]   |   Value=29   |   Status=valid   |
|   REG[ 7]   |   Value=-21   |   Status=writing   |
|   REG[ 8]   |   Value=1400   |   Status=writing   |
|   REG[ 9]   |   Value=5600   |   Status=writing   |
|   REG[10]   |   Value=5712   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=107   |   Status=valid   |
|   REG[13]   |   Value=12   |   Status=valid   |
|   REG[14]   |   Value=119   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 864
--------------------------------
Writeback      : 0044 mul R7, R6, #4
Memory 4       : 0048 mul R8, R5, R1
Memory 1       : 0052 mul R9, R8, #4
EXa            : 0056 add R10, R7, R9
Decode         : 0060 add R7, R2, R10
Fetch          : 0064 ld R12, R7
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=29   |   Status=valid   |
|   REG[ 6]   |   Value=29   |   Status=valid   |
|   REG[ 7]   |   Value=116   |   Status=writing   |
|   REG[ 8]   |   Value=1400   |   Status=writing   |
|   REG[ 9]   |   Value=5600   |   Status=writing   |
|   REG[10]   |   Value=5712   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=107   |   Status=valid   |
|   REG[13]   |   Value=12   |   Status=valid   |
|   REG[14]   |   Value=119   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 865
--------------------------------
Writeback      : 0048 mul R8, R5, R1
Memory 2       : 0052 mul R9, R8, #4
Exb 1          : 0056 add R10, R7, R9
EXa            : 0060 add R7, R2, R10
Decode         : 0064 ld R12, R7
Fetch          : 0068 add R7, R3, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=29   |   Status=valid   |
|   REG[ 6]   |   Value=29   |   Status=valid   |
|   REG[ 7]   |   Value=116   |   Status=writing   |
|   REG[ 8]   |   Value=1450   |   Status=valid   |
|   REG[ 9]   |   Value=5600   |   Status=writing   |
|   REG[10]   |   Value=5712   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=107   |   Status=writing   |
|   REG[13]   |   Value=12   |   Status=valid   |
|   REG[14]   |   Value=119   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 866
--------------------------------
Memory 3       : 0052 mul R9, R8, #4
Exb 2          : 0056 add R10, R7, R9
Exb 1          : 0060 add R7, R2, R10
EXa            : 0064 ld R12, R7
Decode         : 0068 add R7, R3, R10
Fetch          : 0072 ld R13, R7
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=29   |   Status=valid   |
|   REG[ 6]   |   Value=29   |   Status=valid   |
|   REG[ 7]   |   Value=116   |   Status=writing   |
|   REG[ 8]   |   Value=1450   |   Status=valid   |
|   REG[ 9]   |   Value=5600   |   Status=writing   |
|   REG[10]   |   Value=5712   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=107   |   Status=writing   |
|   REG[13]   |   Value=12   |   Status=valid   |
|   REG[14]   |   Value=119   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 867
--------------------------------
Memory 4       : 0052 mul R9, R8, #4
Memory 1       : 0056 add R10, R7, R9
Exb 2          : 0060 add R7, R2, R10
Exb 1          : 0064 ld R12, R7
EXa            : 0068 add R7, R3, R10
Decode         : 0072 ld R13, R7
Fetch          : 0076 add R14, R12, R13
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=29   |   Status=valid   |
|   REG[ 6]   |   Value=29   |   Status=valid   |
|   REG[ 7]   |   Value=116   |   Status=writing   |
|   REG[ 8]   |   Value=1450   |   Status=valid   |
|   REG[ 9]   |   Value=5600   |   Status=writing   |
|   REG[10]   |   Value=5712   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=107   |   Status=writing   |
|   REG[13]   |   Value=12   |   Status=writing   |
|   REG[14]   |   Value=119   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 868
--------------------------------
Writeback      : 0052 mul R9, R8, #4
Memory 2       : 0056 add R10, R7, R9
Memory 1       : 0060 add R7, R2, R10
Exb 2          : 0064 ld R12, R7
Exb 1          : 0068 add R7, R3, R10
EXa            : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=29   |   Status=valid   |
|   REG[ 6]   |   Value=29   |   Status=valid   |
|   REG[ 7]   |   Value=116   |   Status=writing   |
|   REG[ 8]   |   Value=1450   |   Status=valid   |
|   REG[ 9]   |   Value=5800   |   Status=valid   |
|   REG[10]   |   Value=5712   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=107   |   Status=writing   |
|   REG[13]   |   Value=12   |   Status=writing   |
|   REG[14]   |   Value=119   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 869
--------------------------------
Memory 3       : 0056 add R10, R7, R9
Memory 2       : 0060 add R7, R2, R10
Memory 1       : 0064 ld R12, R7
Exb 2          : 0068 add R7, R3, R10
Exb 1          : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=29   |   Status=valid   |
|   REG[ 6]   |   Value=29   |   Status=valid   |
|   REG[ 7]   |   Value=116   |   Status=writing   |
|   REG[ 8]   |   Value=1450   |   Status=valid   |
|   REG[ 9]   |   Value=5800   |   Status=valid   |
|   REG[10]   |   Value=5712   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=107   |   Status=writing   |
|   REG[13]   |   Value=12   |   Status=writing   |
|   REG[14]   |   Value=119   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 870
--------------------------------
Memory 4       : 0056 add R10, R7, R9
Memory 3       : 0060 add R7, R2, R10
Memory 2       : 0064 ld R12, R7
Memory 1       : 0068 add R7, R3, R10
Exb 2          : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=29   |   Status=valid   |
|   REG[ 6]   |   Value=29   |   Status=valid   |
|   REG[ 7]   |   Value=116   |   Status=writing   |
|   REG[ 8]   |   Value=1450   |   Status=valid   |
|   REG[ 9]   |   Value=5800   |   Status=valid   |
|   REG[10]   |   Value=5712   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=107   |   Status=writing   |
|   REG[13]   |   Value=12   |   Status=writing   |
|   REG[14]   |   Value=119   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 871
--------------------------------
Writeback      : 0056 add R10, R7, R9
Memory 4       : 0060 add R7, R2, R10
Memory 3       : 0064 ld R12, R7
Memory 2       : 0068 add R7, R3, R10
Memory 1       : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=29   |   Status=valid   |
|   REG[ 6]   |   Value=29   |   Status=valid   |
|   REG[ 7]   |   Value=116   |   Status=writing   |
|   REG[ 8]   |   Value=1450   |   Status=valid   |
|   REG[ 9]   |   Value=5800   |   Status=valid   |
|   REG[10]   |   Value=5916   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=107   |   Status=writing   |
|   REG[13]   |   Value=12   |   Status=writing   |
|   REG[14]   |   Value=119   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 872
--------------------------------
Writeback      : 0060 add R7, R2, R10
Memory 4       : 0064 ld R12, R7
Memory 3       : 0068 add R7, R3, R10
Memory 2       : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=29   |   Status=valid   |
|   REG[ 6]   |   Value=29   |   Status=valid   |
|   REG[ 7]   |   Value=6916   |   Status=writing   |
|   REG[ 8]   |   Value=1450   |   Status=valid   |
|   REG[ 9]   |   Value=5800   |   Status=valid   |
|   REG[10]   |   Value=5916   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=107   |   Status=writing   |
|   REG[13]   |   Value=12   |   Status=writing   |
|   REG[14]   |   Value=119   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 873
--------------------------------
Writeback      : 0064 ld R12, R7
Memory 4       : 0068 add R7, R3, R10
Memory 3       : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=29   |   Status=valid   |
|   REG[ 6]   |   Value=29   |   Status=valid   |
|   REG[ 7]   |   Value=6916   |   Status=writing   |
|   REG[ 8]   |   Value=1450   |   Status=valid   |
|   REG[ 9]   |   Value=5800   |   Status=valid   |
|   REG[10]   |   Value=5916   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=40   |   Status=valid   |
|   REG[13]   |   Value=12   |   Status=writing   |
|   REG[14]   |   Value=119   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 874
--------------------------------
Writeback      : 0068 add R7, R3, R10
Memory 4       : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=29   |   Status=valid   |
|   REG[ 6]   |   Value=29   |   Status=valid   |
|   REG[ 7]   |   Value=9916   |   Status=valid   |
|   REG[ 8]   |   Value=1450   |   Status=valid   |
|   REG[ 9]   |   Value=5800   |   Status=valid   |
|   REG[10]   |   Value=5916   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=40   |   Status=valid   |
|   REG[13]   |   Value=12   |   Status=writing   |
|   REG[14]   |   Value=119   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 875
--------------------------------
Writeback      : 0072 ld R13, R7
EXa            : 0076 add R14, R12, R13
Decode         : 0080 add R7, R4, R10
Fetch          : 0084 st R14, R7
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=29   |   Status=valid   |
|   REG[ 6]   |   Value=29   |   Status=valid   |
|   REG[ 7]   |   Value=9916   |   Status=writing   |
|   REG[ 8]   |   Value=1450   |   Status=valid   |
|   REG[ 9]   |   Value=5800   |   Status=valid   |
|   REG[10]   |   Value=5916   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=40   |   Status=valid   |
|   REG[13]   |   Value=103   |   Status=valid   |
|   REG[14]   |   Value=119   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 876
--------------------------------
Exb 1          : 0076 add R14, R12, R13
EXa            : 0080 add R7, R4, R10
Decode         : 0084 st R14, R7
Fetch          : 0088 add R6, R6, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=29   |   Status=valid   |
|   REG[ 6]   |   Value=29   |   Status=valid   |
|   REG[ 7]   |   Value=9916   |   Status=writing   |
|   REG[ 8]   |   Value=1450   |   Status=valid   |
|   REG[ 9]   |   Value=5800   |   Status=valid   |
|   REG[10]   |   Value=5916   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=40   |   Status=valid   |
|   REG[13]   |   Value=103   |   Status=valid   |
|   REG[14]   |   Value=119   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 877
--------------------------------
Exb 2          : 0076 add R14, R12, R13
Exb 1          : 0080 add R7, R4, R10
EXa            : 0084 st R14, R7
Decode         : 0088 add R6, R6, #1
Fetch          : 0092 add R5, R5, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=29   |   Status=valid   |
|   REG[ 6]   |   Value=29   |   Status=writing   |
|   REG[ 7]   |   Value=9916   |   Status=writing   |
|   REG[ 8]   |   Value=1450   |   Status=valid   |
|   REG[ 9]   |   Value=5800   |   Status=valid   |
|   REG[10]   |   Value=5916   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=40   |   Status=valid   |
|   REG[13]   |   Value=103   |   Status=valid   |
|   REG[14]   |   Value=119   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 878
--------------------------------
Memory 1       : 0076 add R14, R12, R13
Exb 2          : 0080 add R7, R4, R10
Exb 1          : 0084 st R14, R7
EXa            : 0088 add R6, R6, #1
Decode         : 0092 add R5, R5, #1
Fetch          : 0096 set R7, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=29   |   Status=writing   |
|   REG[ 6]   |   Value=29   |   Status=writing   |
|   REG[ 7]   |   Value=9916   |   Status=writing   |
|   REG[ 8]   |   Value=1450   |   Status=valid   |
|   REG[ 9]   |   Value=5800   |   Status=valid   |
|   REG[10]   |   Value=5916   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=40   |   Status=valid   |
|   REG[13]   |   Value=103   |   Status=valid   |
|   REG[14]   |   Value=119   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 879
--------------------------------
Memory 2       : 0076 add R14, R12, R13
Memory 1       : 0080 add R7, R4, R10
Exb 2          : 0084 st R14, R7
Exb 1          : 0088 add R6, R6, #1
EXa            : 0092 add R5, R5, #1
Decode         : 0096 set R7, #0
Fetch          : 0100 bez R7, #0036
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=29   |   Status=writing   |
|   REG[ 6]   |   Value=29   |   Status=writing   |
|   REG[ 7]   |   Value=9916   |   Status=writing   |
|   REG[ 8]   |   Value=1450   |   Status=valid   |
|   REG[ 9]   |   Value=5800   |   Status=valid   |
|   REG[10]   |   Value=5916   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=40   |   Status=valid   |
|   REG[13]   |   Value=103   |   Status=valid   |
|   REG[14]   |   Value=119   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 880
--------------------------------
Memory 3       : 0076 add R14, R12, R13
Memory 2       : 0080 add R7, R4, R10
Memory 1       : 0084 st R14, R7
Exb 2          : 0088 add R6, R6, #1
Exb 1          : 0092 add R5, R5, #1
EXa            : 0096 set R7, #0
Decode         : 0100 bez R7, #0036
Fetch          : 0104 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=29   |   Status=writing   |
|   REG[ 6]   |   Value=29   |   Status=writing   |
|   REG[ 7]   |   Value=9916   |   Status=writing   |
|   REG[ 8]   |   Value=1450   |   Status=valid   |
|   REG[ 9]   |   Value=5800   |   Status=valid   |
|   REG[10]   |   Value=5916   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=40   |   Status=valid   |
|   REG[13]   |   Value=103   |   Status=valid   |
|   REG[14]   |   Value=119   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 881
--------------------------------
Memory 4       : 0076 add R14, R12, R13
Memory 3       : 0080 add R7, R4, R10
Memory 2       : 0084 st R14, R7
Memory 1       : 0088 add R6, R6, #1
Exb 2          : 0092 add R5, R5, #1
Exb 1          : 0096 set R7, #0
EXa            : 0100 bez R7, #0036
Fetch          : 0036 sub R7, R6, R1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=29   |   Status=writing   |
|   REG[ 6]   |   Value=29   |   Status=writing   |
|   REG[ 7]   |   Value=9916   |   Status=writing   |
|   REG[ 8]   |   Value=1450   |   Status=valid   |
|   REG[ 9]   |   Value=5800   |   Status=valid   |
|   REG[10]   |   Value=5916   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=40   |   Status=valid   |
|   REG[13]   |   Value=103   |   Status=valid   |
|   REG[14]   |   Value=119   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 882
--------------------------------
Writeback      : 0076 add R14, R12, R13
Memory 4       : 0080 add R7, R4, R10
Memory 3       : 0084 st R14, R7
Memory 2       : 0088 add R6, R6, #1
Memory 1       : 0092 add R5, R5, #1
Exb 2          : 0096 set R7, #0
Exb 1          : 0100 bez R7, #0036
Decode         : 0036 sub R7, R6, R1
Fetch          : 0040 bgez R7, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=29   |   Status=writing   |
|   REG[ 6]   |   Value=29   |   Status=writing   |
|   REG[ 7]   |   Value=9916   |   Status=writing   |
|   REG[ 8]   |   Value=1450   |   Status=valid   |
|   REG[ 9]   |   Value=5800   |   Status=valid   |
|   REG[10]   |   Value=5916   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=40   |   Status=valid   |
|   REG[13]   |   Value=103   |   Status=valid   |
|   REG[14]   |   Value=143   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 883
--------------------------------
Writeback      : 0080 add R7, R4, R10
Memory 4       : 0084 st R14, R7
Memory 3       : 0088 add R6, R6, #1
Memory 2       : 0092 add R5, R5, #1
Memory 1       : 0096 set R7, #0
Exb 2          : 0100 bez R7, #0036
EXa            : 0036 sub R7, R6, R1
Decode         : 0040 bgez R7, #0028
Fetch          : 0044 mul R7, R6, #4
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=29   |   Status=writing   |
|   REG[ 6]   |   Value=29   |   Status=writing   |
|   REG[ 7]   |   Value=12916   |   Status=writing   |
|   REG[ 8]   |   Value=1450   |   Status=valid   |
|   REG[ 9]   |   Value=5800   |   Status=valid   |
|   REG[10]   |   Value=5916   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=40   |   Status=valid   |
|   REG[13]   |   Value=103   |   Status=valid   |
|   REG[14]   |   Value=143   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 884
--------------------------------
Writeback      : 0084 st R14, R7
Memory 4       : 0088 add R6, R6, #1
Memory 3       : 0092 add R5, R5, #1
Memory 2       : 0096 set R7, #0
Memory 1       : 0100 bez R7, #0036
Exb 1          : 0036 sub R7, R6, R1
EXa            : 0040 bgez R7, #0028
Fetch          : 0044 mul R7, R6, #4
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=29   |   Status=writing   |
|   REG[ 6]   |   Value=29   |   Status=writing   |
|   REG[ 7]   |   Value=12916   |   Status=writing   |
|   REG[ 8]   |   Value=1450   |   Status=valid   |
|   REG[ 9]   |   Value=5800   |   Status=valid   |
|   REG[10]   |   Value=5916   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=40   |   Status=valid   |
|   REG[13]   |   Value=103   |   Status=valid   |
|   REG[14]   |   Value=143   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 885
--------------------------------
Writeback      : 0088 add R6, R6, #1
Memory 4       : 0092 add R5, R5, #1
Memory 3       : 0096 set R7, #0
Memory 2       : 0100 bez R7, #0036
Exb 2          : 0036 sub R7, R6, R1
Exb 1          : 0040 bgez R7, #0028
Decode         : 0044 mul R7, R6, #4
Fetch          : 0048 mul R8, R5, R1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=29   |   Status=writing   |
|   REG[ 6]   |   Value=30   |   Status=valid   |
|   REG[ 7]   |   Value=12916   |   Status=writing   |
|   REG[ 8]   |   Value=1450   |   Status=valid   |
|   REG[ 9]   |   Value=5800   |   Status=valid   |
|   REG[10]   |   Value=5916   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=40   |   Status=valid   |
|   REG[13]   |   Value=103   |   Status=valid   |
|   REG[14]   |   Value=143   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 886
--------------------------------
Writeback      : 0092 add R5, R5, #1
Memory 4       : 0096 set R7, #0
Memory 3       : 0100 bez R7, #0036
Memory 1       : 0036 sub R7, R6, R1
Exb 2          : 0040 bgez R7, #0028
EXa            : 0044 mul R7, R6, #4
Decode         : 0048 mul R8, R5, R1
Fetch          : 0052 mul R9, R8, #4
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=30   |   Status=valid   |
|   REG[ 6]   |   Value=30   |   Status=valid   |
|   REG[ 7]   |   Value=12916   |   Status=writing   |
|   REG[ 8]   |   Value=1450   |   Status=writing   |
|   REG[ 9]   |   Value=5800   |   Status=valid   |
|   REG[10]   |   Value=5916   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=40   |   Status=valid   |
|   REG[13]   |   Value=103   |   Status=valid   |
|   REG[14]   |   Value=143   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 887
--------------------------------
Writeback      : 0096 set R7, #0
Memory 4       : 0100 bez R7, #0036
Memory 2       : 0036 sub R7, R6, R1
Memory 1       : 0040 bgez R7, #0028
Exb 1          : 0044 mul R7, R6, #4
EXa            : 0048 mul R8, R5, R1
Decode         : 0052 mul R9, R8, #4
Fetch          : 0056 add R10, R7, R9
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=30   |   Status=valid   |
|   REG[ 6]   |   Value=30   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=1450   |   Status=writing   |
|   REG[ 9]   |   Value=5800   |   Status=valid   |
|   REG[10]   |   Value=5916   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=40   |   Status=valid   |
|   REG[13]   |   Value=103   |   Status=valid   |
|   REG[14]   |   Value=143   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 888
--------------------------------
Writeback      : 0100 bez R7, #0036
Memory 3       : 0036 sub R7, R6, R1
Memory 2       : 0040 bgez R7, #0028
Exb 2          : 0044 mul R7, R6, #4
Exb 1          : 0048 mul R8, R5, R1
Decode         : 0052 mul R9, R8, #4
Fetch          : 0056 add R10, R7, R9
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=30   |   Status=valid   |
|   REG[ 6]   |   Value=30   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=1450   |   Status=writing   |
|   REG[ 9]   |   Value=5800   |   Status=valid   |
|   REG[10]   |   Value=5916   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=40   |   Status=valid   |
|   REG[13]   |   Value=103   |   Status=valid   |
|   REG[14]   |   Value=143   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 889
--------------------------------
Memory 4       : 0036 sub R7, R6, R1
Memory 3       : 0040 bgez R7, #0028
Memory 1       : 0044 mul R7, R6, #4
Exb 2          : 0048 mul R8, R5, R1
Decode         : 0052 mul R9, R8, #4
Fetch          : 0056 add R10, R7, R9
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=30   |   Status=valid   |
|   REG[ 6]   |   Value=30   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=1450   |   Status=writing   |
|   REG[ 9]   |   Value=5800   |   Status=writing   |
|   REG[10]   |   Value=5916   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=40   |   Status=valid   |
|   REG[13]   |   Value=103   |   Status=valid   |
|   REG[14]   |   Value=143   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 890
--------------------------------
Writeback      : 0036 sub R7, R6, R1
Memory 4       : 0040 bgez R7, #0028
Memory 2       : 0044 mul R7, R6, #4
Memory 1       : 0048 mul R8, R5, R1
EXa            : 0052 mul R9, R8, #4
Decode         : 0056 add R10, R7, R9
Fetch          : 0060 add R7, R2, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=30   |   Status=valid   |
|   REG[ 6]   |   Value=30   |   Status=valid   |
|   REG[ 7]   |   Value=-20   |   Status=writing   |
|   REG[ 8]   |   Value=1450   |   Status=writing   |
|   REG[ 9]   |   Value=5800   |   Status=writing   |
|   REG[10]   |   Value=5916   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=40   |   Status=valid   |
|   REG[13]   |   Value=103   |   Status=valid   |
|   REG[14]   |   Value=143   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 891
--------------------------------
Writeback      : 0040 bgez R7, #0028
Memory 3       : 0044 mul R7, R6, #4
Memory 2       : 0048 mul R8, R5, R1
Exb 1          : 0052 mul R9, R8, #4
Decode         : 0056 add R10, R7, R9
Fetch          : 0060 add R7, R2, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=30   |   Status=valid   |
|   REG[ 6]   |   Value=30   |   Status=valid   |
|   REG[ 7]   |   Value=-20   |   Status=writing   |
|   REG[ 8]   |   Value=1450   |   Status=writing   |
|   REG[ 9]   |   Value=5800   |   Status=writing   |
|   REG[10]   |   Value=5916   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=40   |   Status=valid   |
|   REG[13]   |   Value=103   |   Status=valid   |
|   REG[14]   |   Value=143   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 892
--------------------------------
Memory 4       : 0044 mul R7, R6, #4
Memory 3       : 0048 mul R8, R5, R1
Exb 2          : 0052 mul R9, R8, #4
Decode         : 0056 add R10, R7, R9
Fetch          : 0060 add R7, R2, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=30   |   Status=valid   |
|   REG[ 6]   |   Value=30   |   Status=valid   |
|   REG[ 7]   |   Value=-20   |   Status=writing   |
|   REG[ 8]   |   Value=1450   |   Status=writing   |
|   REG[ 9]   |   Value=5800   |   Status=writing   |
|   REG[10]   |   Value=5916   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=40   |   Status=valid   |
|   REG[13]   |   Value=103   |   Status=valid   |
|   REG[14]   |   Value=143   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 893
--------------------------------
Writeback      : 0044 mul R7, R6, #4
Memory 4       : 0048 mul R8, R5, R1
Memory 1       : 0052 mul R9, R8, #4
EXa            : 0056 add R10, R7, R9
Decode         : 0060 add R7, R2, R10
Fetch          : 0064 ld R12, R7
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=30   |   Status=valid   |
|   REG[ 6]   |   Value=30   |   Status=valid   |
|   REG[ 7]   |   Value=120   |   Status=writing   |
|   REG[ 8]   |   Value=1450   |   Status=writing   |
|   REG[ 9]   |   Value=5800   |   Status=writing   |
|   REG[10]   |   Value=5916   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=40   |   Status=valid   |
|   REG[13]   |   Value=103   |   Status=valid   |
|   REG[14]   |   Value=143   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 894
--------------------------------
Writeback      : 0048 mul R8, R5, R1
Memory 2       : 0052 mul R9, R8, #4
Exb 1          : 0056 add R10, R7, R9
EXa            : 0060 add R7, R2, R10
Decode         : 0064 ld R12, R7
Fetch          : 0068 add R7, R3, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=30   |   Status=valid   |
|   REG[ 6]   |   Value=30   |   Status=valid   |
|   REG[ 7]   |   Value=120   |   Status=writing   |
|   REG[ 8]   |   Value=1500   |   Status=valid   |
|   REG[ 9]   |   Value=5800   |   Status=writing   |
|   REG[10]   |   Value=5916   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=40   |   Status=writing   |
|   REG[13]   |   Value=103   |   Status=valid   |
|   REG[14]   |   Value=143   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 895
--------------------------------
Memory 3       : 0052 mul R9, R8, #4
Exb 2          : 0056 add R10, R7, R9
Exb 1          : 0060 add R7, R2, R10
EXa            : 0064 ld R12, R7
Decode         : 0068 add R7, R3, R10
Fetch          : 0072 ld R13, R7
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=30   |   Status=valid   |
|   REG[ 6]   |   Value=30   |   Status=valid   |
|   REG[ 7]   |   Value=120   |   Status=writing   |
|   REG[ 8]   |   Value=1500   |   Status=valid   |
|   REG[ 9]   |   Value=5800   |   Status=writing   |
|   REG[10]   |   Value=5916   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=40   |   Status=writing   |
|   REG[13]   |   Value=103   |   Status=valid   |
|   REG[14]   |   Value=143   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 896
--------------------------------
Memory 4       : 0052 mul R9, R8, #4
Memory 1       : 0056 add R10, R7, R9
Exb 2          : 0060 add R7, R2, R10
Exb 1          : 0064 ld R12, R7
EXa            : 0068 add R7, R3, R10
Decode         : 0072 ld R13, R7
Fetch          : 0076 add R14, R12, R13
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=30   |   Status=valid   |
|   REG[ 6]   |   Value=30   |   Status=valid   |
|   REG[ 7]   |   Value=120   |   Status=writing   |
|   REG[ 8]   |   Value=1500   |   Status=valid   |
|   REG[ 9]   |   Value=5800   |   Status=writing   |
|   REG[10]   |   Value=5916   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=40   |   Status=writing   |
|   REG[13]   |   Value=103   |   Status=writing   |
|   REG[14]   |   Value=143   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 897
--------------------------------
Writeback      : 0052 mul R9, R8, #4
Memory 2       : 0056 add R10, R7, R9
Memory 1       : 0060 add R7, R2, R10
Exb 2          : 0064 ld R12, R7
Exb 1          : 0068 add R7, R3, R10
EXa            : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=30   |   Status=valid   |
|   REG[ 6]   |   Value=30   |   Status=valid   |
|   REG[ 7]   |   Value=120   |   Status=writing   |
|   REG[ 8]   |   Value=1500   |   Status=valid   |
|   REG[ 9]   |   Value=6000   |   Status=valid   |
|   REG[10]   |   Value=5916   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=40   |   Status=writing   |
|   REG[13]   |   Value=103   |   Status=writing   |
|   REG[14]   |   Value=143   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 898
--------------------------------
Memory 3       : 0056 add R10, R7, R9
Memory 2       : 0060 add R7, R2, R10
Memory 1       : 0064 ld R12, R7
Exb 2          : 0068 add R7, R3, R10
Exb 1          : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=30   |   Status=valid   |
|   REG[ 6]   |   Value=30   |   Status=valid   |
|   REG[ 7]   |   Value=120   |   Status=writing   |
|   REG[ 8]   |   Value=1500   |   Status=valid   |
|   REG[ 9]   |   Value=6000   |   Status=valid   |
|   REG[10]   |   Value=5916   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=40   |   Status=writing   |
|   REG[13]   |   Value=103   |   Status=writing   |
|   REG[14]   |   Value=143   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 899
--------------------------------
Memory 4       : 0056 add R10, R7, R9
Memory 3       : 0060 add R7, R2, R10
Memory 2       : 0064 ld R12, R7
Memory 1       : 0068 add R7, R3, R10
Exb 2          : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=30   |   Status=valid   |
|   REG[ 6]   |   Value=30   |   Status=valid   |
|   REG[ 7]   |   Value=120   |   Status=writing   |
|   REG[ 8]   |   Value=1500   |   Status=valid   |
|   REG[ 9]   |   Value=6000   |   Status=valid   |
|   REG[10]   |   Value=5916   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=40   |   Status=writing   |
|   REG[13]   |   Value=103   |   Status=writing   |
|   REG[14]   |   Value=143   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 900
--------------------------------
Writeback      : 0056 add R10, R7, R9
Memory 4       : 0060 add R7, R2, R10
Memory 3       : 0064 ld R12, R7
Memory 2       : 0068 add R7, R3, R10
Memory 1       : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=30   |   Status=valid   |
|   REG[ 6]   |   Value=30   |   Status=valid   |
|   REG[ 7]   |   Value=120   |   Status=writing   |
|   REG[ 8]   |   Value=1500   |   Status=valid   |
|   REG[ 9]   |   Value=6000   |   Status=valid   |
|   REG[10]   |   Value=6120   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=40   |   Status=writing   |
|   REG[13]   |   Value=103   |   Status=writing   |
|   REG[14]   |   Value=143   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 901
--------------------------------
Writeback      : 0060 add R7, R2, R10
Memory 4       : 0064 ld R12, R7
Memory 3       : 0068 add R7, R3, R10
Memory 2       : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=30   |   Status=valid   |
|   REG[ 6]   |   Value=30   |   Status=valid   |
|   REG[ 7]   |   Value=7120   |   Status=writing   |
|   REG[ 8]   |   Value=1500   |   Status=valid   |
|   REG[ 9]   |   Value=6000   |   Status=valid   |
|   REG[10]   |   Value=6120   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=40   |   Status=writing   |
|   REG[13]   |   Value=103   |   Status=writing   |
|   REG[14]   |   Value=143   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 902
--------------------------------
Writeback      : 0064 ld R12, R7
Memory 4       : 0068 add R7, R3, R10
Memory 3       : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=30   |   Status=valid   |
|   REG[ 6]   |   Value=30   |   Status=valid   |
|   REG[ 7]   |   Value=7120   |   Status=writing   |
|   REG[ 8]   |   Value=1500   |   Status=valid   |
|   REG[ 9]   |   Value=6000   |   Status=valid   |
|   REG[10]   |   Value=6120   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=72   |   Status=valid   |
|   REG[13]   |   Value=103   |   Status=writing   |
|   REG[14]   |   Value=143   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 903
--------------------------------
Writeback      : 0068 add R7, R3, R10
Memory 4       : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=30   |   Status=valid   |
|   REG[ 6]   |   Value=30   |   Status=valid   |
|   REG[ 7]   |   Value=10120   |   Status=valid   |
|   REG[ 8]   |   Value=1500   |   Status=valid   |
|   REG[ 9]   |   Value=6000   |   Status=valid   |
|   REG[10]   |   Value=6120   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=72   |   Status=valid   |
|   REG[13]   |   Value=103   |   Status=writing   |
|   REG[14]   |   Value=143   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 904
--------------------------------
Writeback      : 0072 ld R13, R7
EXa            : 0076 add R14, R12, R13
Decode         : 0080 add R7, R4, R10
Fetch          : 0084 st R14, R7
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=30   |   Status=valid   |
|   REG[ 6]   |   Value=30   |   Status=valid   |
|   REG[ 7]   |   Value=10120   |   Status=writing   |
|   REG[ 8]   |   Value=1500   |   Status=valid   |
|   REG[ 9]   |   Value=6000   |   Status=valid   |
|   REG[10]   |   Value=6120   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=72   |   Status=valid   |
|   REG[13]   |   Value=112   |   Status=valid   |
|   REG[14]   |   Value=143   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 905
--------------------------------
Exb 1          : 0076 add R14, R12, R13
EXa            : 0080 add R7, R4, R10
Decode         : 0084 st R14, R7
Fetch          : 0088 add R6, R6, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=30   |   Status=valid   |
|   REG[ 6]   |   Value=30   |   Status=valid   |
|   REG[ 7]   |   Value=10120   |   Status=writing   |
|   REG[ 8]   |   Value=1500   |   Status=valid   |
|   REG[ 9]   |   Value=6000   |   Status=valid   |
|   REG[10]   |   Value=6120   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=72   |   Status=valid   |
|   REG[13]   |   Value=112   |   Status=valid   |
|   REG[14]   |   Value=143   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 906
--------------------------------
Exb 2          : 0076 add R14, R12, R13
Exb 1          : 0080 add R7, R4, R10
EXa            : 0084 st R14, R7
Decode         : 0088 add R6, R6, #1
Fetch          : 0092 add R5, R5, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=30   |   Status=valid   |
|   REG[ 6]   |   Value=30   |   Status=writing   |
|   REG[ 7]   |   Value=10120   |   Status=writing   |
|   REG[ 8]   |   Value=1500   |   Status=valid   |
|   REG[ 9]   |   Value=6000   |   Status=valid   |
|   REG[10]   |   Value=6120   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=72   |   Status=valid   |
|   REG[13]   |   Value=112   |   Status=valid   |
|   REG[14]   |   Value=143   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 907
--------------------------------
Memory 1       : 0076 add R14, R12, R13
Exb 2          : 0080 add R7, R4, R10
Exb 1          : 0084 st R14, R7
EXa            : 0088 add R6, R6, #1
Decode         : 0092 add R5, R5, #1
Fetch          : 0096 set R7, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=30   |   Status=writing   |
|   REG[ 6]   |   Value=30   |   Status=writing   |
|   REG[ 7]   |   Value=10120   |   Status=writing   |
|   REG[ 8]   |   Value=1500   |   Status=valid   |
|   REG[ 9]   |   Value=6000   |   Status=valid   |
|   REG[10]   |   Value=6120   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=72   |   Status=valid   |
|   REG[13]   |   Value=112   |   Status=valid   |
|   REG[14]   |   Value=143   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 908
--------------------------------
Memory 2       : 0076 add R14, R12, R13
Memory 1       : 0080 add R7, R4, R10
Exb 2          : 0084 st R14, R7
Exb 1          : 0088 add R6, R6, #1
EXa            : 0092 add R5, R5, #1
Decode         : 0096 set R7, #0
Fetch          : 0100 bez R7, #0036
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=30   |   Status=writing   |
|   REG[ 6]   |   Value=30   |   Status=writing   |
|   REG[ 7]   |   Value=10120   |   Status=writing   |
|   REG[ 8]   |   Value=1500   |   Status=valid   |
|   REG[ 9]   |   Value=6000   |   Status=valid   |
|   REG[10]   |   Value=6120   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=72   |   Status=valid   |
|   REG[13]   |   Value=112   |   Status=valid   |
|   REG[14]   |   Value=143   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 909
--------------------------------
Memory 3       : 0076 add R14, R12, R13
Memory 2       : 0080 add R7, R4, R10
Memory 1       : 0084 st R14, R7
Exb 2          : 0088 add R6, R6, #1
Exb 1          : 0092 add R5, R5, #1
EXa            : 0096 set R7, #0
Decode         : 0100 bez R7, #0036
Fetch          : 0104 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=30   |   Status=writing   |
|   REG[ 6]   |   Value=30   |   Status=writing   |
|   REG[ 7]   |   Value=10120   |   Status=writing   |
|   REG[ 8]   |   Value=1500   |   Status=valid   |
|   REG[ 9]   |   Value=6000   |   Status=valid   |
|   REG[10]   |   Value=6120   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=72   |   Status=valid   |
|   REG[13]   |   Value=112   |   Status=valid   |
|   REG[14]   |   Value=143   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 910
--------------------------------
Memory 4       : 0076 add R14, R12, R13
Memory 3       : 0080 add R7, R4, R10
Memory 2       : 0084 st R14, R7
Memory 1       : 0088 add R6, R6, #1
Exb 2          : 0092 add R5, R5, #1
Exb 1          : 0096 set R7, #0
EXa            : 0100 bez R7, #0036
Fetch          : 0036 sub R7, R6, R1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=30   |   Status=writing   |
|   REG[ 6]   |   Value=30   |   Status=writing   |
|   REG[ 7]   |   Value=10120   |   Status=writing   |
|   REG[ 8]   |   Value=1500   |   Status=valid   |
|   REG[ 9]   |   Value=6000   |   Status=valid   |
|   REG[10]   |   Value=6120   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=72   |   Status=valid   |
|   REG[13]   |   Value=112   |   Status=valid   |
|   REG[14]   |   Value=143   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 911
--------------------------------
Writeback      : 0076 add R14, R12, R13
Memory 4       : 0080 add R7, R4, R10
Memory 3       : 0084 st R14, R7
Memory 2       : 0088 add R6, R6, #1
Memory 1       : 0092 add R5, R5, #1
Exb 2          : 0096 set R7, #0
Exb 1          : 0100 bez R7, #0036
Decode         : 0036 sub R7, R6, R1
Fetch          : 0040 bgez R7, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=30   |   Status=writing   |
|   REG[ 6]   |   Value=30   |   Status=writing   |
|   REG[ 7]   |   Value=10120   |   Status=writing   |
|   REG[ 8]   |   Value=1500   |   Status=valid   |
|   REG[ 9]   |   Value=6000   |   Status=valid   |
|   REG[10]   |   Value=6120   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=72   |   Status=valid   |
|   REG[13]   |   Value=112   |   Status=valid   |
|   REG[14]   |   Value=184   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 912
--------------------------------
Writeback      : 0080 add R7, R4, R10
Memory 4       : 0084 st R14, R7
Memory 3       : 0088 add R6, R6, #1
Memory 2       : 0092 add R5, R5, #1
Memory 1       : 0096 set R7, #0
Exb 2          : 0100 bez R7, #0036
EXa            : 0036 sub R7, R6, R1
Decode         : 0040 bgez R7, #0028
Fetch          : 0044 mul R7, R6, #4
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=30   |   Status=writing   |
|   REG[ 6]   |   Value=30   |   Status=writing   |
|   REG[ 7]   |   Value=13120   |   Status=writing   |
|   REG[ 8]   |   Value=1500   |   Status=valid   |
|   REG[ 9]   |   Value=6000   |   Status=valid   |
|   REG[10]   |   Value=6120   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=72   |   Status=valid   |
|   REG[13]   |   Value=112   |   Status=valid   |
|   REG[14]   |   Value=184   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 913
--------------------------------
Writeback      : 0084 st R14, R7
Memory 4       : 0088 add R6, R6, #1
Memory 3       : 0092 add R5, R5, #1
Memory 2       : 0096 set R7, #0
Memory 1       : 0100 bez R7, #0036
Exb 1          : 0036 sub R7, R6, R1
EXa            : 0040 bgez R7, #0028
Fetch          : 0044 mul R7, R6, #4
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=30   |   Status=writing   |
|   REG[ 6]   |   Value=30   |   Status=writing   |
|   REG[ 7]   |   Value=13120   |   Status=writing   |
|   REG[ 8]   |   Value=1500   |   Status=valid   |
|   REG[ 9]   |   Value=6000   |   Status=valid   |
|   REG[10]   |   Value=6120   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=72   |   Status=valid   |
|   REG[13]   |   Value=112   |   Status=valid   |
|   REG[14]   |   Value=184   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 914
--------------------------------
Writeback      : 0088 add R6, R6, #1
Memory 4       : 0092 add R5, R5, #1
Memory 3       : 0096 set R7, #0
Memory 2       : 0100 bez R7, #0036
Exb 2          : 0036 sub R7, R6, R1
Exb 1          : 0040 bgez R7, #0028
Decode         : 0044 mul R7, R6, #4
Fetch          : 0048 mul R8, R5, R1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=30   |   Status=writing   |
|   REG[ 6]   |   Value=31   |   Status=valid   |
|   REG[ 7]   |   Value=13120   |   Status=writing   |
|   REG[ 8]   |   Value=1500   |   Status=valid   |
|   REG[ 9]   |   Value=6000   |   Status=valid   |
|   REG[10]   |   Value=6120   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=72   |   Status=valid   |
|   REG[13]   |   Value=112   |   Status=valid   |
|   REG[14]   |   Value=184   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 915
--------------------------------
Writeback      : 0092 add R5, R5, #1
Memory 4       : 0096 set R7, #0
Memory 3       : 0100 bez R7, #0036
Memory 1       : 0036 sub R7, R6, R1
Exb 2          : 0040 bgez R7, #0028
EXa            : 0044 mul R7, R6, #4
Decode         : 0048 mul R8, R5, R1
Fetch          : 0052 mul R9, R8, #4
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=31   |   Status=valid   |
|   REG[ 6]   |   Value=31   |   Status=valid   |
|   REG[ 7]   |   Value=13120   |   Status=writing   |
|   REG[ 8]   |   Value=1500   |   Status=writing   |
|   REG[ 9]   |   Value=6000   |   Status=valid   |
|   REG[10]   |   Value=6120   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=72   |   Status=valid   |
|   REG[13]   |   Value=112   |   Status=valid   |
|   REG[14]   |   Value=184   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 916
--------------------------------
Writeback      : 0096 set R7, #0
Memory 4       : 0100 bez R7, #0036
Memory 2       : 0036 sub R7, R6, R1
Memory 1       : 0040 bgez R7, #0028
Exb 1          : 0044 mul R7, R6, #4
EXa            : 0048 mul R8, R5, R1
Decode         : 0052 mul R9, R8, #4
Fetch          : 0056 add R10, R7, R9
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=31   |   Status=valid   |
|   REG[ 6]   |   Value=31   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=1500   |   Status=writing   |
|   REG[ 9]   |   Value=6000   |   Status=valid   |
|   REG[10]   |   Value=6120   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=72   |   Status=valid   |
|   REG[13]   |   Value=112   |   Status=valid   |
|   REG[14]   |   Value=184   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 917
--------------------------------
Writeback      : 0100 bez R7, #0036
Memory 3       : 0036 sub R7, R6, R1
Memory 2       : 0040 bgez R7, #0028
Exb 2          : 0044 mul R7, R6, #4
Exb 1          : 0048 mul R8, R5, R1
Decode         : 0052 mul R9, R8, #4
Fetch          : 0056 add R10, R7, R9
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=31   |   Status=valid   |
|   REG[ 6]   |   Value=31   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=1500   |   Status=writing   |
|   REG[ 9]   |   Value=6000   |   Status=valid   |
|   REG[10]   |   Value=6120   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=72   |   Status=valid   |
|   REG[13]   |   Value=112   |   Status=valid   |
|   REG[14]   |   Value=184   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 918
--------------------------------
Memory 4       : 0036 sub R7, R6, R1
Memory 3       : 0040 bgez R7, #0028
Memory 1       : 0044 mul R7, R6, #4
Exb 2          : 0048 mul R8, R5, R1
Decode         : 0052 mul R9, R8, #4
Fetch          : 0056 add R10, R7, R9
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=31   |   Status=valid   |
|   REG[ 6]   |   Value=31   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=1500   |   Status=writing   |
|   REG[ 9]   |   Value=6000   |   Status=writing   |
|   REG[10]   |   Value=6120   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=72   |   Status=valid   |
|   REG[13]   |   Value=112   |   Status=valid   |
|   REG[14]   |   Value=184   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 919
--------------------------------
Writeback      : 0036 sub R7, R6, R1
Memory 4       : 0040 bgez R7, #0028
Memory 2       : 0044 mul R7, R6, #4
Memory 1       : 0048 mul R8, R5, R1
EXa            : 0052 mul R9, R8, #4
Decode         : 0056 add R10, R7, R9
Fetch          : 0060 add R7, R2, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=31   |   Status=valid   |
|   REG[ 6]   |   Value=31   |   Status=valid   |
|   REG[ 7]   |   Value=-19   |   Status=writing   |
|   REG[ 8]   |   Value=1500   |   Status=writing   |
|   REG[ 9]   |   Value=6000   |   Status=writing   |
|   REG[10]   |   Value=6120   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=72   |   Status=valid   |
|   REG[13]   |   Value=112   |   Status=valid   |
|   REG[14]   |   Value=184   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 920
--------------------------------
Writeback      : 0040 bgez R7, #0028
Memory 3       : 0044 mul R7, R6, #4
Memory 2       : 0048 mul R8, R5, R1
Exb 1          : 0052 mul R9, R8, #4
Decode         : 0056 add R10, R7, R9
Fetch          : 0060 add R7, R2, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=31   |   Status=valid   |
|   REG[ 6]   |   Value=31   |   Status=valid   |
|   REG[ 7]   |   Value=-19   |   Status=writing   |
|   REG[ 8]   |   Value=1500   |   Status=writing   |
|   REG[ 9]   |   Value=6000   |   Status=writing   |
|   REG[10]   |   Value=6120   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=72   |   Status=valid   |
|   REG[13]   |   Value=112   |   Status=valid   |
|   REG[14]   |   Value=184   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 921
--------------------------------
Memory 4       : 0044 mul R7, R6, #4
Memory 3       : 0048 mul R8, R5, R1
Exb 2          : 0052 mul R9, R8, #4
Decode         : 0056 add R10, R7, R9
Fetch          : 0060 add R7, R2, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=31   |   Status=valid   |
|   REG[ 6]   |   Value=31   |   Status=valid   |
|   REG[ 7]   |   Value=-19   |   Status=writing   |
|   REG[ 8]   |   Value=1500   |   Status=writing   |
|   REG[ 9]   |   Value=6000   |   Status=writing   |
|   REG[10]   |   Value=6120   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=72   |   Status=valid   |
|   REG[13]   |   Value=112   |   Status=valid   |
|   REG[14]   |   Value=184   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 922
--------------------------------
Writeback      : 0044 mul R7, R6, #4
Memory 4       : 0048 mul R8, R5, R1
Memory 1       : 0052 mul R9, R8, #4
EXa            : 0056 add R10, R7, R9
Decode         : 0060 add R7, R2, R10
Fetch          : 0064 ld R12, R7
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=31   |   Status=valid   |
|   REG[ 6]   |   Value=31   |   Status=valid   |
|   REG[ 7]   |   Value=124   |   Status=writing   |
|   REG[ 8]   |   Value=1500   |   Status=writing   |
|   REG[ 9]   |   Value=6000   |   Status=writing   |
|   REG[10]   |   Value=6120   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=72   |   Status=valid   |
|   REG[13]   |   Value=112   |   Status=valid   |
|   REG[14]   |   Value=184   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 923
--------------------------------
Writeback      : 0048 mul R8, R5, R1
Memory 2       : 0052 mul R9, R8, #4
Exb 1          : 0056 add R10, R7, R9
EXa            : 0060 add R7, R2, R10
Decode         : 0064 ld R12, R7
Fetch          : 0068 add R7, R3, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=31   |   Status=valid   |
|   REG[ 6]   |   Value=31   |   Status=valid   |
|   REG[ 7]   |   Value=124   |   Status=writing   |
|   REG[ 8]   |   Value=1550   |   Status=valid   |
|   REG[ 9]   |   Value=6000   |   Status=writing   |
|   REG[10]   |   Value=6120   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=72   |   Status=writing   |
|   REG[13]   |   Value=112   |   Status=valid   |
|   REG[14]   |   Value=184   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 924
--------------------------------
Memory 3       : 0052 mul R9, R8, #4
Exb 2          : 0056 add R10, R7, R9
Exb 1          : 0060 add R7, R2, R10
EXa            : 0064 ld R12, R7
Decode         : 0068 add R7, R3, R10
Fetch          : 0072 ld R13, R7
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=31   |   Status=valid   |
|   REG[ 6]   |   Value=31   |   Status=valid   |
|   REG[ 7]   |   Value=124   |   Status=writing   |
|   REG[ 8]   |   Value=1550   |   Status=valid   |
|   REG[ 9]   |   Value=6000   |   Status=writing   |
|   REG[10]   |   Value=6120   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=72   |   Status=writing   |
|   REG[13]   |   Value=112   |   Status=valid   |
|   REG[14]   |   Value=184   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 925
--------------------------------
Memory 4       : 0052 mul R9, R8, #4
Memory 1       : 0056 add R10, R7, R9
Exb 2          : 0060 add R7, R2, R10
Exb 1          : 0064 ld R12, R7
EXa            : 0068 add R7, R3, R10
Decode         : 0072 ld R13, R7
Fetch          : 0076 add R14, R12, R13
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=31   |   Status=valid   |
|   REG[ 6]   |   Value=31   |   Status=valid   |
|   REG[ 7]   |   Value=124   |   Status=writing   |
|   REG[ 8]   |   Value=1550   |   Status=valid   |
|   REG[ 9]   |   Value=6000   |   Status=writing   |
|   REG[10]   |   Value=6120   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=72   |   Status=writing   |
|   REG[13]   |   Value=112   |   Status=writing   |
|   REG[14]   |   Value=184   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 926
--------------------------------
Writeback      : 0052 mul R9, R8, #4
Memory 2       : 0056 add R10, R7, R9
Memory 1       : 0060 add R7, R2, R10
Exb 2          : 0064 ld R12, R7
Exb 1          : 0068 add R7, R3, R10
EXa            : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=31   |   Status=valid   |
|   REG[ 6]   |   Value=31   |   Status=valid   |
|   REG[ 7]   |   Value=124   |   Status=writing   |
|   REG[ 8]   |   Value=1550   |   Status=valid   |
|   REG[ 9]   |   Value=6200   |   Status=valid   |
|   REG[10]   |   Value=6120   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=72   |   Status=writing   |
|   REG[13]   |   Value=112   |   Status=writing   |
|   REG[14]   |   Value=184   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 927
--------------------------------
Memory 3       : 0056 add R10, R7, R9
Memory 2       : 0060 add R7, R2, R10
Memory 1       : 0064 ld R12, R7
Exb 2          : 0068 add R7, R3, R10
Exb 1          : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=31   |   Status=valid   |
|   REG[ 6]   |   Value=31   |   Status=valid   |
|   REG[ 7]   |   Value=124   |   Status=writing   |
|   REG[ 8]   |   Value=1550   |   Status=valid   |
|   REG[ 9]   |   Value=6200   |   Status=valid   |
|   REG[10]   |   Value=6120   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=72   |   Status=writing   |
|   REG[13]   |   Value=112   |   Status=writing   |
|   REG[14]   |   Value=184   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 928
--------------------------------
Memory 4       : 0056 add R10, R7, R9
Memory 3       : 0060 add R7, R2, R10
Memory 2       : 0064 ld R12, R7
Memory 1       : 0068 add R7, R3, R10
Exb 2          : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=31   |   Status=valid   |
|   REG[ 6]   |   Value=31   |   Status=valid   |
|   REG[ 7]   |   Value=124   |   Status=writing   |
|   REG[ 8]   |   Value=1550   |   Status=valid   |
|   REG[ 9]   |   Value=6200   |   Status=valid   |
|   REG[10]   |   Value=6120   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=72   |   Status=writing   |
|   REG[13]   |   Value=112   |   Status=writing   |
|   REG[14]   |   Value=184   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 929
--------------------------------
Writeback      : 0056 add R10, R7, R9
Memory 4       : 0060 add R7, R2, R10
Memory 3       : 0064 ld R12, R7
Memory 2       : 0068 add R7, R3, R10
Memory 1       : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=31   |   Status=valid   |
|   REG[ 6]   |   Value=31   |   Status=valid   |
|   REG[ 7]   |   Value=124   |   Status=writing   |
|   REG[ 8]   |   Value=1550   |   Status=valid   |
|   REG[ 9]   |   Value=6200   |   Status=valid   |
|   REG[10]   |   Value=6324   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=72   |   Status=writing   |
|   REG[13]   |   Value=112   |   Status=writing   |
|   REG[14]   |   Value=184   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 930
--------------------------------
Writeback      : 0060 add R7, R2, R10
Memory 4       : 0064 ld R12, R7
Memory 3       : 0068 add R7, R3, R10
Memory 2       : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=31   |   Status=valid   |
|   REG[ 6]   |   Value=31   |   Status=valid   |
|   REG[ 7]   |   Value=7324   |   Status=writing   |
|   REG[ 8]   |   Value=1550   |   Status=valid   |
|   REG[ 9]   |   Value=6200   |   Status=valid   |
|   REG[10]   |   Value=6324   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=72   |   Status=writing   |
|   REG[13]   |   Value=112   |   Status=writing   |
|   REG[14]   |   Value=184   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 931
--------------------------------
Writeback      : 0064 ld R12, R7
Memory 4       : 0068 add R7, R3, R10
Memory 3       : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=31   |   Status=valid   |
|   REG[ 6]   |   Value=31   |   Status=valid   |
|   REG[ 7]   |   Value=7324   |   Status=writing   |
|   REG[ 8]   |   Value=1550   |   Status=valid   |
|   REG[ 9]   |   Value=6200   |   Status=valid   |
|   REG[10]   |   Value=6324   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=21   |   Status=valid   |
|   REG[13]   |   Value=112   |   Status=writing   |
|   REG[14]   |   Value=184   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 932
--------------------------------
Writeback      : 0068 add R7, R3, R10
Memory 4       : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=31   |   Status=valid   |
|   REG[ 6]   |   Value=31   |   Status=valid   |
|   REG[ 7]   |   Value=10324   |   Status=valid   |
|   REG[ 8]   |   Value=1550   |   Status=valid   |
|   REG[ 9]   |   Value=6200   |   Status=valid   |
|   REG[10]   |   Value=6324   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=21   |   Status=valid   |
|   REG[13]   |   Value=112   |   Status=writing   |
|   REG[14]   |   Value=184   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 933
--------------------------------
Writeback      : 0072 ld R13, R7
EXa            : 0076 add R14, R12, R13
Decode         : 0080 add R7, R4, R10
Fetch          : 0084 st R14, R7
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=31   |   Status=valid   |
|   REG[ 6]   |   Value=31   |   Status=valid   |
|   REG[ 7]   |   Value=10324   |   Status=writing   |
|   REG[ 8]   |   Value=1550   |   Status=valid   |
|   REG[ 9]   |   Value=6200   |   Status=valid   |
|   REG[10]   |   Value=6324   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=21   |   Status=valid   |
|   REG[13]   |   Value=27   |   Status=valid   |
|   REG[14]   |   Value=184   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 934
--------------------------------
Exb 1          : 0076 add R14, R12, R13
EXa            : 0080 add R7, R4, R10
Decode         : 0084 st R14, R7
Fetch          : 0088 add R6, R6, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=31   |   Status=valid   |
|   REG[ 6]   |   Value=31   |   Status=valid   |
|   REG[ 7]   |   Value=10324   |   Status=writing   |
|   REG[ 8]   |   Value=1550   |   Status=valid   |
|   REG[ 9]   |   Value=6200   |   Status=valid   |
|   REG[10]   |   Value=6324   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=21   |   Status=valid   |
|   REG[13]   |   Value=27   |   Status=valid   |
|   REG[14]   |   Value=184   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 935
--------------------------------
Exb 2          : 0076 add R14, R12, R13
Exb 1          : 0080 add R7, R4, R10
EXa            : 0084 st R14, R7
Decode         : 0088 add R6, R6, #1
Fetch          : 0092 add R5, R5, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=31   |   Status=valid   |
|   REG[ 6]   |   Value=31   |   Status=writing   |
|   REG[ 7]   |   Value=10324   |   Status=writing   |
|   REG[ 8]   |   Value=1550   |   Status=valid   |
|   REG[ 9]   |   Value=6200   |   Status=valid   |
|   REG[10]   |   Value=6324   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=21   |   Status=valid   |
|   REG[13]   |   Value=27   |   Status=valid   |
|   REG[14]   |   Value=184   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 936
--------------------------------
Memory 1       : 0076 add R14, R12, R13
Exb 2          : 0080 add R7, R4, R10
Exb 1          : 0084 st R14, R7
EXa            : 0088 add R6, R6, #1
Decode         : 0092 add R5, R5, #1
Fetch          : 0096 set R7, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=31   |   Status=writing   |
|   REG[ 6]   |   Value=31   |   Status=writing   |
|   REG[ 7]   |   Value=10324   |   Status=writing   |
|   REG[ 8]   |   Value=1550   |   Status=valid   |
|   REG[ 9]   |   Value=6200   |   Status=valid   |
|   REG[10]   |   Value=6324   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=21   |   Status=valid   |
|   REG[13]   |   Value=27   |   Status=valid   |
|   REG[14]   |   Value=184   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 937
--------------------------------
Memory 2       : 0076 add R14, R12, R13
Memory 1       : 0080 add R7, R4, R10
Exb 2          : 0084 st R14, R7
Exb 1          : 0088 add R6, R6, #1
EXa            : 0092 add R5, R5, #1
Decode         : 0096 set R7, #0
Fetch          : 0100 bez R7, #0036
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=31   |   Status=writing   |
|   REG[ 6]   |   Value=31   |   Status=writing   |
|   REG[ 7]   |   Value=10324   |   Status=writing   |
|   REG[ 8]   |   Value=1550   |   Status=valid   |
|   REG[ 9]   |   Value=6200   |   Status=valid   |
|   REG[10]   |   Value=6324   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=21   |   Status=valid   |
|   REG[13]   |   Value=27   |   Status=valid   |
|   REG[14]   |   Value=184   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 938
--------------------------------
Memory 3       : 0076 add R14, R12, R13
Memory 2       : 0080 add R7, R4, R10
Memory 1       : 0084 st R14, R7
Exb 2          : 0088 add R6, R6, #1
Exb 1          : 0092 add R5, R5, #1
EXa            : 0096 set R7, #0
Decode         : 0100 bez R7, #0036
Fetch          : 0104 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=31   |   Status=writing   |
|   REG[ 6]   |   Value=31   |   Status=writing   |
|   REG[ 7]   |   Value=10324   |   Status=writing   |
|   REG[ 8]   |   Value=1550   |   Status=valid   |
|   REG[ 9]   |   Value=6200   |   Status=valid   |
|   REG[10]   |   Value=6324   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=21   |   Status=valid   |
|   REG[13]   |   Value=27   |   Status=valid   |
|   REG[14]   |   Value=184   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 939
--------------------------------
Memory 4       : 0076 add R14, R12, R13
Memory 3       : 0080 add R7, R4, R10
Memory 2       : 0084 st R14, R7
Memory 1       : 0088 add R6, R6, #1
Exb 2          : 0092 add R5, R5, #1
Exb 1          : 0096 set R7, #0
EXa            : 0100 bez R7, #0036
Fetch          : 0036 sub R7, R6, R1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=31   |   Status=writing   |
|   REG[ 6]   |   Value=31   |   Status=writing   |
|   REG[ 7]   |   Value=10324   |   Status=writing   |
|   REG[ 8]   |   Value=1550   |   Status=valid   |
|   REG[ 9]   |   Value=6200   |   Status=valid   |
|   REG[10]   |   Value=6324   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=21   |   Status=valid   |
|   REG[13]   |   Value=27   |   Status=valid   |
|   REG[14]   |   Value=184   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 940
--------------------------------
Writeback      : 0076 add R14, R12, R13
Memory 4       : 0080 add R7, R4, R10
Memory 3       : 0084 st R14, R7
Memory 2       : 0088 add R6, R6, #1
Memory 1       : 0092 add R5, R5, #1
Exb 2          : 0096 set R7, #0
Exb 1          : 0100 bez R7, #0036
Decode         : 0036 sub R7, R6, R1
Fetch          : 0040 bgez R7, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=31   |   Status=writing   |
|   REG[ 6]   |   Value=31   |   Status=writing   |
|   REG[ 7]   |   Value=10324   |   Status=writing   |
|   REG[ 8]   |   Value=1550   |   Status=valid   |
|   REG[ 9]   |   Value=6200   |   Status=valid   |
|   REG[10]   |   Value=6324   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=21   |   Status=valid   |
|   REG[13]   |   Value=27   |   Status=valid   |
|   REG[14]   |   Value=48   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 941
--------------------------------
Writeback      : 0080 add R7, R4, R10
Memory 4       : 0084 st R14, R7
Memory 3       : 0088 add R6, R6, #1
Memory 2       : 0092 add R5, R5, #1
Memory 1       : 0096 set R7, #0
Exb 2          : 0100 bez R7, #0036
EXa            : 0036 sub R7, R6, R1
Decode         : 0040 bgez R7, #0028
Fetch          : 0044 mul R7, R6, #4
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=31   |   Status=writing   |
|   REG[ 6]   |   Value=31   |   Status=writing   |
|   REG[ 7]   |   Value=13324   |   Status=writing   |
|   REG[ 8]   |   Value=1550   |   Status=valid   |
|   REG[ 9]   |   Value=6200   |   Status=valid   |
|   REG[10]   |   Value=6324   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=21   |   Status=valid   |
|   REG[13]   |   Value=27   |   Status=valid   |
|   REG[14]   |   Value=48   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 942
--------------------------------
Writeback      : 0084 st R14, R7
Memory 4       : 0088 add R6, R6, #1
Memory 3       : 0092 add R5, R5, #1
Memory 2       : 0096 set R7, #0
Memory 1       : 0100 bez R7, #0036
Exb 1          : 0036 sub R7, R6, R1
EXa            : 0040 bgez R7, #0028
Fetch          : 0044 mul R7, R6, #4
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=31   |   Status=writing   |
|   REG[ 6]   |   Value=31   |   Status=writing   |
|   REG[ 7]   |   Value=13324   |   Status=writing   |
|   REG[ 8]   |   Value=1550   |   Status=valid   |
|   REG[ 9]   |   Value=6200   |   Status=valid   |
|   REG[10]   |   Value=6324   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=21   |   Status=valid   |
|   REG[13]   |   Value=27   |   Status=valid   |
|   REG[14]   |   Value=48   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 943
--------------------------------
Writeback      : 0088 add R6, R6, #1
Memory 4       : 0092 add R5, R5, #1
Memory 3       : 0096 set R7, #0
Memory 2       : 0100 bez R7, #0036
Exb 2          : 0036 sub R7, R6, R1
Exb 1          : 0040 bgez R7, #0028
Decode         : 0044 mul R7, R6, #4
Fetch          : 0048 mul R8, R5, R1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=31   |   Status=writing   |
|   REG[ 6]   |   Value=32   |   Status=valid   |
|   REG[ 7]   |   Value=13324   |   Status=writing   |
|   REG[ 8]   |   Value=1550   |   Status=valid   |
|   REG[ 9]   |   Value=6200   |   Status=valid   |
|   REG[10]   |   Value=6324   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=21   |   Status=valid   |
|   REG[13]   |   Value=27   |   Status=valid   |
|   REG[14]   |   Value=48   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 944
--------------------------------
Writeback      : 0092 add R5, R5, #1
Memory 4       : 0096 set R7, #0
Memory 3       : 0100 bez R7, #0036
Memory 1       : 0036 sub R7, R6, R1
Exb 2          : 0040 bgez R7, #0028
EXa            : 0044 mul R7, R6, #4
Decode         : 0048 mul R8, R5, R1
Fetch          : 0052 mul R9, R8, #4
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=32   |   Status=valid   |
|   REG[ 6]   |   Value=32   |   Status=valid   |
|   REG[ 7]   |   Value=13324   |   Status=writing   |
|   REG[ 8]   |   Value=1550   |   Status=writing   |
|   REG[ 9]   |   Value=6200   |   Status=valid   |
|   REG[10]   |   Value=6324   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=21   |   Status=valid   |
|   REG[13]   |   Value=27   |   Status=valid   |
|   REG[14]   |   Value=48   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 945
--------------------------------
Writeback      : 0096 set R7, #0
Memory 4       : 0100 bez R7, #0036
Memory 2       : 0036 sub R7, R6, R1
Memory 1       : 0040 bgez R7, #0028
Exb 1          : 0044 mul R7, R6, #4
EXa            : 0048 mul R8, R5, R1
Decode         : 0052 mul R9, R8, #4
Fetch          : 0056 add R10, R7, R9
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=32   |   Status=valid   |
|   REG[ 6]   |   Value=32   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=1550   |   Status=writing   |
|   REG[ 9]   |   Value=6200   |   Status=valid   |
|   REG[10]   |   Value=6324   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=21   |   Status=valid   |
|   REG[13]   |   Value=27   |   Status=valid   |
|   REG[14]   |   Value=48   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 946
--------------------------------
Writeback      : 0100 bez R7, #0036
Memory 3       : 0036 sub R7, R6, R1
Memory 2       : 0040 bgez R7, #0028
Exb 2          : 0044 mul R7, R6, #4
Exb 1          : 0048 mul R8, R5, R1
Decode         : 0052 mul R9, R8, #4
Fetch          : 0056 add R10, R7, R9
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=32   |   Status=valid   |
|   REG[ 6]   |   Value=32   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=1550   |   Status=writing   |
|   REG[ 9]   |   Value=6200   |   Status=valid   |
|   REG[10]   |   Value=6324   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=21   |   Status=valid   |
|   REG[13]   |   Value=27   |   Status=valid   |
|   REG[14]   |   Value=48   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 947
--------------------------------
Memory 4       : 0036 sub R7, R6, R1
Memory 3       : 0040 bgez R7, #0028
Memory 1       : 0044 mul R7, R6, #4
Exb 2          : 0048 mul R8, R5, R1
Decode         : 0052 mul R9, R8, #4
Fetch          : 0056 add R10, R7, R9
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=32   |   Status=valid   |
|   REG[ 6]   |   Value=32   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=1550   |   Status=writing   |
|   REG[ 9]   |   Value=6200   |   Status=writing   |
|   REG[10]   |   Value=6324   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=21   |   Status=valid   |
|   REG[13]   |   Value=27   |   Status=valid   |
|   REG[14]   |   Value=48   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 948
--------------------------------
Writeback      : 0036 sub R7, R6, R1
Memory 4       : 0040 bgez R7, #0028
Memory 2       : 0044 mul R7, R6, #4
Memory 1       : 0048 mul R8, R5, R1
EXa            : 0052 mul R9, R8, #4
Decode         : 0056 add R10, R7, R9
Fetch          : 0060 add R7, R2, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=32   |   Status=valid   |
|   REG[ 6]   |   Value=32   |   Status=valid   |
|   REG[ 7]   |   Value=-18   |   Status=writing   |
|   REG[ 8]   |   Value=1550   |   Status=writing   |
|   REG[ 9]   |   Value=6200   |   Status=writing   |
|   REG[10]   |   Value=6324   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=21   |   Status=valid   |
|   REG[13]   |   Value=27   |   Status=valid   |
|   REG[14]   |   Value=48   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 949
--------------------------------
Writeback      : 0040 bgez R7, #0028
Memory 3       : 0044 mul R7, R6, #4
Memory 2       : 0048 mul R8, R5, R1
Exb 1          : 0052 mul R9, R8, #4
Decode         : 0056 add R10, R7, R9
Fetch          : 0060 add R7, R2, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=32   |   Status=valid   |
|   REG[ 6]   |   Value=32   |   Status=valid   |
|   REG[ 7]   |   Value=-18   |   Status=writing   |
|   REG[ 8]   |   Value=1550   |   Status=writing   |
|   REG[ 9]   |   Value=6200   |   Status=writing   |
|   REG[10]   |   Value=6324   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=21   |   Status=valid   |
|   REG[13]   |   Value=27   |   Status=valid   |
|   REG[14]   |   Value=48   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 950
--------------------------------
Memory 4       : 0044 mul R7, R6, #4
Memory 3       : 0048 mul R8, R5, R1
Exb 2          : 0052 mul R9, R8, #4
Decode         : 0056 add R10, R7, R9
Fetch          : 0060 add R7, R2, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=32   |   Status=valid   |
|   REG[ 6]   |   Value=32   |   Status=valid   |
|   REG[ 7]   |   Value=-18   |   Status=writing   |
|   REG[ 8]   |   Value=1550   |   Status=writing   |
|   REG[ 9]   |   Value=6200   |   Status=writing   |
|   REG[10]   |   Value=6324   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=21   |   Status=valid   |
|   REG[13]   |   Value=27   |   Status=valid   |
|   REG[14]   |   Value=48   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 951
--------------------------------
Writeback      : 0044 mul R7, R6, #4
Memory 4       : 0048 mul R8, R5, R1
Memory 1       : 0052 mul R9, R8, #4
EXa            : 0056 add R10, R7, R9
Decode         : 0060 add R7, R2, R10
Fetch          : 0064 ld R12, R7
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=32   |   Status=valid   |
|   REG[ 6]   |   Value=32   |   Status=valid   |
|   REG[ 7]   |   Value=128   |   Status=writing   |
|   REG[ 8]   |   Value=1550   |   Status=writing   |
|   REG[ 9]   |   Value=6200   |   Status=writing   |
|   REG[10]   |   Value=6324   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=21   |   Status=valid   |
|   REG[13]   |   Value=27   |   Status=valid   |
|   REG[14]   |   Value=48   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 952
--------------------------------
Writeback      : 0048 mul R8, R5, R1
Memory 2       : 0052 mul R9, R8, #4
Exb 1          : 0056 add R10, R7, R9
EXa            : 0060 add R7, R2, R10
Decode         : 0064 ld R12, R7
Fetch          : 0068 add R7, R3, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=32   |   Status=valid   |
|   REG[ 6]   |   Value=32   |   Status=valid   |
|   REG[ 7]   |   Value=128   |   Status=writing   |
|   REG[ 8]   |   Value=1600   |   Status=valid   |
|   REG[ 9]   |   Value=6200   |   Status=writing   |
|   REG[10]   |   Value=6324   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=21   |   Status=writing   |
|   REG[13]   |   Value=27   |   Status=valid   |
|   REG[14]   |   Value=48   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 953
--------------------------------
Memory 3       : 0052 mul R9, R8, #4
Exb 2          : 0056 add R10, R7, R9
Exb 1          : 0060 add R7, R2, R10
EXa            : 0064 ld R12, R7
Decode         : 0068 add R7, R3, R10
Fetch          : 0072 ld R13, R7
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=32   |   Status=valid   |
|   REG[ 6]   |   Value=32   |   Status=valid   |
|   REG[ 7]   |   Value=128   |   Status=writing   |
|   REG[ 8]   |   Value=1600   |   Status=valid   |
|   REG[ 9]   |   Value=6200   |   Status=writing   |
|   REG[10]   |   Value=6324   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=21   |   Status=writing   |
|   REG[13]   |   Value=27   |   Status=valid   |
|   REG[14]   |   Value=48   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 954
--------------------------------
Memory 4       : 0052 mul R9, R8, #4
Memory 1       : 0056 add R10, R7, R9
Exb 2          : 0060 add R7, R2, R10
Exb 1          : 0064 ld R12, R7
EXa            : 0068 add R7, R3, R10
Decode         : 0072 ld R13, R7
Fetch          : 0076 add R14, R12, R13
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=32   |   Status=valid   |
|   REG[ 6]   |   Value=32   |   Status=valid   |
|   REG[ 7]   |   Value=128   |   Status=writing   |
|   REG[ 8]   |   Value=1600   |   Status=valid   |
|   REG[ 9]   |   Value=6200   |   Status=writing   |
|   REG[10]   |   Value=6324   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=21   |   Status=writing   |
|   REG[13]   |   Value=27   |   Status=writing   |
|   REG[14]   |   Value=48   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 955
--------------------------------
Writeback      : 0052 mul R9, R8, #4
Memory 2       : 0056 add R10, R7, R9
Memory 1       : 0060 add R7, R2, R10
Exb 2          : 0064 ld R12, R7
Exb 1          : 0068 add R7, R3, R10
EXa            : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=32   |   Status=valid   |
|   REG[ 6]   |   Value=32   |   Status=valid   |
|   REG[ 7]   |   Value=128   |   Status=writing   |
|   REG[ 8]   |   Value=1600   |   Status=valid   |
|   REG[ 9]   |   Value=6400   |   Status=valid   |
|   REG[10]   |   Value=6324   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=21   |   Status=writing   |
|   REG[13]   |   Value=27   |   Status=writing   |
|   REG[14]   |   Value=48   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 956
--------------------------------
Memory 3       : 0056 add R10, R7, R9
Memory 2       : 0060 add R7, R2, R10
Memory 1       : 0064 ld R12, R7
Exb 2          : 0068 add R7, R3, R10
Exb 1          : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=32   |   Status=valid   |
|   REG[ 6]   |   Value=32   |   Status=valid   |
|   REG[ 7]   |   Value=128   |   Status=writing   |
|   REG[ 8]   |   Value=1600   |   Status=valid   |
|   REG[ 9]   |   Value=6400   |   Status=valid   |
|   REG[10]   |   Value=6324   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=21   |   Status=writing   |
|   REG[13]   |   Value=27   |   Status=writing   |
|   REG[14]   |   Value=48   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 957
--------------------------------
Memory 4       : 0056 add R10, R7, R9
Memory 3       : 0060 add R7, R2, R10
Memory 2       : 0064 ld R12, R7
Memory 1       : 0068 add R7, R3, R10
Exb 2          : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=32   |   Status=valid   |
|   REG[ 6]   |   Value=32   |   Status=valid   |
|   REG[ 7]   |   Value=128   |   Status=writing   |
|   REG[ 8]   |   Value=1600   |   Status=valid   |
|   REG[ 9]   |   Value=6400   |   Status=valid   |
|   REG[10]   |   Value=6324   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=21   |   Status=writing   |
|   REG[13]   |   Value=27   |   Status=writing   |
|   REG[14]   |   Value=48   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 958
--------------------------------
Writeback      : 0056 add R10, R7, R9
Memory 4       : 0060 add R7, R2, R10
Memory 3       : 0064 ld R12, R7
Memory 2       : 0068 add R7, R3, R10
Memory 1       : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=32   |   Status=valid   |
|   REG[ 6]   |   Value=32   |   Status=valid   |
|   REG[ 7]   |   Value=128   |   Status=writing   |
|   REG[ 8]   |   Value=1600   |   Status=valid   |
|   REG[ 9]   |   Value=6400   |   Status=valid   |
|   REG[10]   |   Value=6528   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=21   |   Status=writing   |
|   REG[13]   |   Value=27   |   Status=writing   |
|   REG[14]   |   Value=48   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 959
--------------------------------
Writeback      : 0060 add R7, R2, R10
Memory 4       : 0064 ld R12, R7
Memory 3       : 0068 add R7, R3, R10
Memory 2       : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=32   |   Status=valid   |
|   REG[ 6]   |   Value=32   |   Status=valid   |
|   REG[ 7]   |   Value=7528   |   Status=writing   |
|   REG[ 8]   |   Value=1600   |   Status=valid   |
|   REG[ 9]   |   Value=6400   |   Status=valid   |
|   REG[10]   |   Value=6528   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=21   |   Status=writing   |
|   REG[13]   |   Value=27   |   Status=writing   |
|   REG[14]   |   Value=48   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 960
--------------------------------
Writeback      : 0064 ld R12, R7
Memory 4       : 0068 add R7, R3, R10
Memory 3       : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=32   |   Status=valid   |
|   REG[ 6]   |   Value=32   |   Status=valid   |
|   REG[ 7]   |   Value=7528   |   Status=writing   |
|   REG[ 8]   |   Value=1600   |   Status=valid   |
|   REG[ 9]   |   Value=6400   |   Status=valid   |
|   REG[10]   |   Value=6528   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=97   |   Status=valid   |
|   REG[13]   |   Value=27   |   Status=writing   |
|   REG[14]   |   Value=48   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 961
--------------------------------
Writeback      : 0068 add R7, R3, R10
Memory 4       : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=32   |   Status=valid   |
|   REG[ 6]   |   Value=32   |   Status=valid   |
|   REG[ 7]   |   Value=10528   |   Status=valid   |
|   REG[ 8]   |   Value=1600   |   Status=valid   |
|   REG[ 9]   |   Value=6400   |   Status=valid   |
|   REG[10]   |   Value=6528   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=97   |   Status=valid   |
|   REG[13]   |   Value=27   |   Status=writing   |
|   REG[14]   |   Value=48   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 962
--------------------------------
Writeback      : 0072 ld R13, R7
EXa            : 0076 add R14, R12, R13
Decode         : 0080 add R7, R4, R10
Fetch          : 0084 st R14, R7
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=32   |   Status=valid   |
|   REG[ 6]   |   Value=32   |   Status=valid   |
|   REG[ 7]   |   Value=10528   |   Status=writing   |
|   REG[ 8]   |   Value=1600   |   Status=valid   |
|   REG[ 9]   |   Value=6400   |   Status=valid   |
|   REG[10]   |   Value=6528   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=97   |   Status=valid   |
|   REG[13]   |   Value=107   |   Status=valid   |
|   REG[14]   |   Value=48   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 963
--------------------------------
Exb 1          : 0076 add R14, R12, R13
EXa            : 0080 add R7, R4, R10
Decode         : 0084 st R14, R7
Fetch          : 0088 add R6, R6, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=32   |   Status=valid   |
|   REG[ 6]   |   Value=32   |   Status=valid   |
|   REG[ 7]   |   Value=10528   |   Status=writing   |
|   REG[ 8]   |   Value=1600   |   Status=valid   |
|   REG[ 9]   |   Value=6400   |   Status=valid   |
|   REG[10]   |   Value=6528   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=97   |   Status=valid   |
|   REG[13]   |   Value=107   |   Status=valid   |
|   REG[14]   |   Value=48   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 964
--------------------------------
Exb 2          : 0076 add R14, R12, R13
Exb 1          : 0080 add R7, R4, R10
EXa            : 0084 st R14, R7
Decode         : 0088 add R6, R6, #1
Fetch          : 0092 add R5, R5, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=32   |   Status=valid   |
|   REG[ 6]   |   Value=32   |   Status=writing   |
|   REG[ 7]   |   Value=10528   |   Status=writing   |
|   REG[ 8]   |   Value=1600   |   Status=valid   |
|   REG[ 9]   |   Value=6400   |   Status=valid   |
|   REG[10]   |   Value=6528   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=97   |   Status=valid   |
|   REG[13]   |   Value=107   |   Status=valid   |
|   REG[14]   |   Value=48   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 965
--------------------------------
Memory 1       : 0076 add R14, R12, R13
Exb 2          : 0080 add R7, R4, R10
Exb 1          : 0084 st R14, R7
EXa            : 0088 add R6, R6, #1
Decode         : 0092 add R5, R5, #1
Fetch          : 0096 set R7, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=32   |   Status=writing   |
|   REG[ 6]   |   Value=32   |   Status=writing   |
|   REG[ 7]   |   Value=10528   |   Status=writing   |
|   REG[ 8]   |   Value=1600   |   Status=valid   |
|   REG[ 9]   |   Value=6400   |   Status=valid   |
|   REG[10]   |   Value=6528   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=97   |   Status=valid   |
|   REG[13]   |   Value=107   |   Status=valid   |
|   REG[14]   |   Value=48   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 966
--------------------------------
Memory 2       : 0076 add R14, R12, R13
Memory 1       : 0080 add R7, R4, R10
Exb 2          : 0084 st R14, R7
Exb 1          : 0088 add R6, R6, #1
EXa            : 0092 add R5, R5, #1
Decode         : 0096 set R7, #0
Fetch          : 0100 bez R7, #0036
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=32   |   Status=writing   |
|   REG[ 6]   |   Value=32   |   Status=writing   |
|   REG[ 7]   |   Value=10528   |   Status=writing   |
|   REG[ 8]   |   Value=1600   |   Status=valid   |
|   REG[ 9]   |   Value=6400   |   Status=valid   |
|   REG[10]   |   Value=6528   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=97   |   Status=valid   |
|   REG[13]   |   Value=107   |   Status=valid   |
|   REG[14]   |   Value=48   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 967
--------------------------------
Memory 3       : 0076 add R14, R12, R13
Memory 2       : 0080 add R7, R4, R10
Memory 1       : 0084 st R14, R7
Exb 2          : 0088 add R6, R6, #1
Exb 1          : 0092 add R5, R5, #1
EXa            : 0096 set R7, #0
Decode         : 0100 bez R7, #0036
Fetch          : 0104 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=32   |   Status=writing   |
|   REG[ 6]   |   Value=32   |   Status=writing   |
|   REG[ 7]   |   Value=10528   |   Status=writing   |
|   REG[ 8]   |   Value=1600   |   Status=valid   |
|   REG[ 9]   |   Value=6400   |   Status=valid   |
|   REG[10]   |   Value=6528   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=97   |   Status=valid   |
|   REG[13]   |   Value=107   |   Status=valid   |
|   REG[14]   |   Value=48   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 968
--------------------------------
Memory 4       : 0076 add R14, R12, R13
Memory 3       : 0080 add R7, R4, R10
Memory 2       : 0084 st R14, R7
Memory 1       : 0088 add R6, R6, #1
Exb 2          : 0092 add R5, R5, #1
Exb 1          : 0096 set R7, #0
EXa            : 0100 bez R7, #0036
Fetch          : 0036 sub R7, R6, R1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=32   |   Status=writing   |
|   REG[ 6]   |   Value=32   |   Status=writing   |
|   REG[ 7]   |   Value=10528   |   Status=writing   |
|   REG[ 8]   |   Value=1600   |   Status=valid   |
|   REG[ 9]   |   Value=6400   |   Status=valid   |
|   REG[10]   |   Value=6528   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=97   |   Status=valid   |
|   REG[13]   |   Value=107   |   Status=valid   |
|   REG[14]   |   Value=48   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 969
--------------------------------
Writeback      : 0076 add R14, R12, R13
Memory 4       : 0080 add R7, R4, R10
Memory 3       : 0084 st R14, R7
Memory 2       : 0088 add R6, R6, #1
Memory 1       : 0092 add R5, R5, #1
Exb 2          : 0096 set R7, #0
Exb 1          : 0100 bez R7, #0036
Decode         : 0036 sub R7, R6, R1
Fetch          : 0040 bgez R7, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=32   |   Status=writing   |
|   REG[ 6]   |   Value=32   |   Status=writing   |
|   REG[ 7]   |   Value=10528   |   Status=writing   |
|   REG[ 8]   |   Value=1600   |   Status=valid   |
|   REG[ 9]   |   Value=6400   |   Status=valid   |
|   REG[10]   |   Value=6528   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=97   |   Status=valid   |
|   REG[13]   |   Value=107   |   Status=valid   |
|   REG[14]   |   Value=204   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 970
--------------------------------
Writeback      : 0080 add R7, R4, R10
Memory 4       : 0084 st R14, R7
Memory 3       : 0088 add R6, R6, #1
Memory 2       : 0092 add R5, R5, #1
Memory 1       : 0096 set R7, #0
Exb 2          : 0100 bez R7, #0036
EXa            : 0036 sub R7, R6, R1
Decode         : 0040 bgez R7, #0028
Fetch          : 0044 mul R7, R6, #4
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=32   |   Status=writing   |
|   REG[ 6]   |   Value=32   |   Status=writing   |
|   REG[ 7]   |   Value=13528   |   Status=writing   |
|   REG[ 8]   |   Value=1600   |   Status=valid   |
|   REG[ 9]   |   Value=6400   |   Status=valid   |
|   REG[10]   |   Value=6528   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=97   |   Status=valid   |
|   REG[13]   |   Value=107   |   Status=valid   |
|   REG[14]   |   Value=204   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 971
--------------------------------
Writeback      : 0084 st R14, R7
Memory 4       : 0088 add R6, R6, #1
Memory 3       : 0092 add R5, R5, #1
Memory 2       : 0096 set R7, #0
Memory 1       : 0100 bez R7, #0036
Exb 1          : 0036 sub R7, R6, R1
EXa            : 0040 bgez R7, #0028
Fetch          : 0044 mul R7, R6, #4
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=32   |   Status=writing   |
|   REG[ 6]   |   Value=32   |   Status=writing   |
|   REG[ 7]   |   Value=13528   |   Status=writing   |
|   REG[ 8]   |   Value=1600   |   Status=valid   |
|   REG[ 9]   |   Value=6400   |   Status=valid   |
|   REG[10]   |   Value=6528   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=97   |   Status=valid   |
|   REG[13]   |   Value=107   |   Status=valid   |
|   REG[14]   |   Value=204   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 972
--------------------------------
Writeback      : 0088 add R6, R6, #1
Memory 4       : 0092 add R5, R5, #1
Memory 3       : 0096 set R7, #0
Memory 2       : 0100 bez R7, #0036
Exb 2          : 0036 sub R7, R6, R1
Exb 1          : 0040 bgez R7, #0028
Decode         : 0044 mul R7, R6, #4
Fetch          : 0048 mul R8, R5, R1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=32   |   Status=writing   |
|   REG[ 6]   |   Value=33   |   Status=valid   |
|   REG[ 7]   |   Value=13528   |   Status=writing   |
|   REG[ 8]   |   Value=1600   |   Status=valid   |
|   REG[ 9]   |   Value=6400   |   Status=valid   |
|   REG[10]   |   Value=6528   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=97   |   Status=valid   |
|   REG[13]   |   Value=107   |   Status=valid   |
|   REG[14]   |   Value=204   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 973
--------------------------------
Writeback      : 0092 add R5, R5, #1
Memory 4       : 0096 set R7, #0
Memory 3       : 0100 bez R7, #0036
Memory 1       : 0036 sub R7, R6, R1
Exb 2          : 0040 bgez R7, #0028
EXa            : 0044 mul R7, R6, #4
Decode         : 0048 mul R8, R5, R1
Fetch          : 0052 mul R9, R8, #4
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=33   |   Status=valid   |
|   REG[ 6]   |   Value=33   |   Status=valid   |
|   REG[ 7]   |   Value=13528   |   Status=writing   |
|   REG[ 8]   |   Value=1600   |   Status=writing   |
|   REG[ 9]   |   Value=6400   |   Status=valid   |
|   REG[10]   |   Value=6528   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=97   |   Status=valid   |
|   REG[13]   |   Value=107   |   Status=valid   |
|   REG[14]   |   Value=204   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 974
--------------------------------
Writeback      : 0096 set R7, #0
Memory 4       : 0100 bez R7, #0036
Memory 2       : 0036 sub R7, R6, R1
Memory 1       : 0040 bgez R7, #0028
Exb 1          : 0044 mul R7, R6, #4
EXa            : 0048 mul R8, R5, R1
Decode         : 0052 mul R9, R8, #4
Fetch          : 0056 add R10, R7, R9
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=33   |   Status=valid   |
|   REG[ 6]   |   Value=33   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=1600   |   Status=writing   |
|   REG[ 9]   |   Value=6400   |   Status=valid   |
|   REG[10]   |   Value=6528   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=97   |   Status=valid   |
|   REG[13]   |   Value=107   |   Status=valid   |
|   REG[14]   |   Value=204   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 975
--------------------------------
Writeback      : 0100 bez R7, #0036
Memory 3       : 0036 sub R7, R6, R1
Memory 2       : 0040 bgez R7, #0028
Exb 2          : 0044 mul R7, R6, #4
Exb 1          : 0048 mul R8, R5, R1
Decode         : 0052 mul R9, R8, #4
Fetch          : 0056 add R10, R7, R9
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=33   |   Status=valid   |
|   REG[ 6]   |   Value=33   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=1600   |   Status=writing   |
|   REG[ 9]   |   Value=6400   |   Status=valid   |
|   REG[10]   |   Value=6528   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=97   |   Status=valid   |
|   REG[13]   |   Value=107   |   Status=valid   |
|   REG[14]   |   Value=204   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 976
--------------------------------
Memory 4       : 0036 sub R7, R6, R1
Memory 3       : 0040 bgez R7, #0028
Memory 1       : 0044 mul R7, R6, #4
Exb 2          : 0048 mul R8, R5, R1
Decode         : 0052 mul R9, R8, #4
Fetch          : 0056 add R10, R7, R9
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=33   |   Status=valid   |
|   REG[ 6]   |   Value=33   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=1600   |   Status=writing   |
|   REG[ 9]   |   Value=6400   |   Status=writing   |
|   REG[10]   |   Value=6528   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=97   |   Status=valid   |
|   REG[13]   |   Value=107   |   Status=valid   |
|   REG[14]   |   Value=204   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 977
--------------------------------
Writeback      : 0036 sub R7, R6, R1
Memory 4       : 0040 bgez R7, #0028
Memory 2       : 0044 mul R7, R6, #4
Memory 1       : 0048 mul R8, R5, R1
EXa            : 0052 mul R9, R8, #4
Decode         : 0056 add R10, R7, R9
Fetch          : 0060 add R7, R2, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=33   |   Status=valid   |
|   REG[ 6]   |   Value=33   |   Status=valid   |
|   REG[ 7]   |   Value=-17   |   Status=writing   |
|   REG[ 8]   |   Value=1600   |   Status=writing   |
|   REG[ 9]   |   Value=6400   |   Status=writing   |
|   REG[10]   |   Value=6528   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=97   |   Status=valid   |
|   REG[13]   |   Value=107   |   Status=valid   |
|   REG[14]   |   Value=204   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 978
--------------------------------
Writeback      : 0040 bgez R7, #0028
Memory 3       : 0044 mul R7, R6, #4
Memory 2       : 0048 mul R8, R5, R1
Exb 1          : 0052 mul R9, R8, #4
Decode         : 0056 add R10, R7, R9
Fetch          : 0060 add R7, R2, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=33   |   Status=valid   |
|   REG[ 6]   |   Value=33   |   Status=valid   |
|   REG[ 7]   |   Value=-17   |   Status=writing   |
|   REG[ 8]   |   Value=1600   |   Status=writing   |
|   REG[ 9]   |   Value=6400   |   Status=writing   |
|   REG[10]   |   Value=6528   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=97   |   Status=valid   |
|   REG[13]   |   Value=107   |   Status=valid   |
|   REG[14]   |   Value=204   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 979
--------------------------------
Memory 4       : 0044 mul R7, R6, #4
Memory 3       : 0048 mul R8, R5, R1
Exb 2          : 0052 mul R9, R8, #4
Decode         : 0056 add R10, R7, R9
Fetch          : 0060 add R7, R2, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=33   |   Status=valid   |
|   REG[ 6]   |   Value=33   |   Status=valid   |
|   REG[ 7]   |   Value=-17   |   Status=writing   |
|   REG[ 8]   |   Value=1600   |   Status=writing   |
|   REG[ 9]   |   Value=6400   |   Status=writing   |
|   REG[10]   |   Value=6528   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=97   |   Status=valid   |
|   REG[13]   |   Value=107   |   Status=valid   |
|   REG[14]   |   Value=204   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 980
--------------------------------
Writeback      : 0044 mul R7, R6, #4
Memory 4       : 0048 mul R8, R5, R1
Memory 1       : 0052 mul R9, R8, #4
EXa            : 0056 add R10, R7, R9
Decode         : 0060 add R7, R2, R10
Fetch          : 0064 ld R12, R7
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=33   |   Status=valid   |
|   REG[ 6]   |   Value=33   |   Status=valid   |
|   REG[ 7]   |   Value=132   |   Status=writing   |
|   REG[ 8]   |   Value=1600   |   Status=writing   |
|   REG[ 9]   |   Value=6400   |   Status=writing   |
|   REG[10]   |   Value=6528   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=97   |   Status=valid   |
|   REG[13]   |   Value=107   |   Status=valid   |
|   REG[14]   |   Value=204   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 981
--------------------------------
Writeback      : 0048 mul R8, R5, R1
Memory 2       : 0052 mul R9, R8, #4
Exb 1          : 0056 add R10, R7, R9
EXa            : 0060 add R7, R2, R10
Decode         : 0064 ld R12, R7
Fetch          : 0068 add R7, R3, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=33   |   Status=valid   |
|   REG[ 6]   |   Value=33   |   Status=valid   |
|   REG[ 7]   |   Value=132   |   Status=writing   |
|   REG[ 8]   |   Value=1650   |   Status=valid   |
|   REG[ 9]   |   Value=6400   |   Status=writing   |
|   REG[10]   |   Value=6528   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=97   |   Status=writing   |
|   REG[13]   |   Value=107   |   Status=valid   |
|   REG[14]   |   Value=204   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 982
--------------------------------
Memory 3       : 0052 mul R9, R8, #4
Exb 2          : 0056 add R10, R7, R9
Exb 1          : 0060 add R7, R2, R10
EXa            : 0064 ld R12, R7
Decode         : 0068 add R7, R3, R10
Fetch          : 0072 ld R13, R7
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=33   |   Status=valid   |
|   REG[ 6]   |   Value=33   |   Status=valid   |
|   REG[ 7]   |   Value=132   |   Status=writing   |
|   REG[ 8]   |   Value=1650   |   Status=valid   |
|   REG[ 9]   |   Value=6400   |   Status=writing   |
|   REG[10]   |   Value=6528   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=97   |   Status=writing   |
|   REG[13]   |   Value=107   |   Status=valid   |
|   REG[14]   |   Value=204   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 983
--------------------------------
Memory 4       : 0052 mul R9, R8, #4
Memory 1       : 0056 add R10, R7, R9
Exb 2          : 0060 add R7, R2, R10
Exb 1          : 0064 ld R12, R7
EXa            : 0068 add R7, R3, R10
Decode         : 0072 ld R13, R7
Fetch          : 0076 add R14, R12, R13
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=33   |   Status=valid   |
|   REG[ 6]   |   Value=33   |   Status=valid   |
|   REG[ 7]   |   Value=132   |   Status=writing   |
|   REG[ 8]   |   Value=1650   |   Status=valid   |
|   REG[ 9]   |   Value=6400   |   Status=writing   |
|   REG[10]   |   Value=6528   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=97   |   Status=writing   |
|   REG[13]   |   Value=107   |   Status=writing   |
|   REG[14]   |   Value=204   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 984
--------------------------------
Writeback      : 0052 mul R9, R8, #4
Memory 2       : 0056 add R10, R7, R9
Memory 1       : 0060 add R7, R2, R10
Exb 2          : 0064 ld R12, R7
Exb 1          : 0068 add R7, R3, R10
EXa            : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=33   |   Status=valid   |
|   REG[ 6]   |   Value=33   |   Status=valid   |
|   REG[ 7]   |   Value=132   |   Status=writing   |
|   REG[ 8]   |   Value=1650   |   Status=valid   |
|   REG[ 9]   |   Value=6600   |   Status=valid   |
|   REG[10]   |   Value=6528   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=97   |   Status=writing   |
|   REG[13]   |   Value=107   |   Status=writing   |
|   REG[14]   |   Value=204   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 985
--------------------------------
Memory 3       : 0056 add R10, R7, R9
Memory 2       : 0060 add R7, R2, R10
Memory 1       : 0064 ld R12, R7
Exb 2          : 0068 add R7, R3, R10
Exb 1          : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=33   |   Status=valid   |
|   REG[ 6]   |   Value=33   |   Status=valid   |
|   REG[ 7]   |   Value=132   |   Status=writing   |
|   REG[ 8]   |   Value=1650   |   Status=valid   |
|   REG[ 9]   |   Value=6600   |   Status=valid   |
|   REG[10]   |   Value=6528   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=97   |   Status=writing   |
|   REG[13]   |   Value=107   |   Status=writing   |
|   REG[14]   |   Value=204   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 986
--------------------------------
Memory 4       : 0056 add R10, R7, R9
Memory 3       : 0060 add R7, R2, R10
Memory 2       : 0064 ld R12, R7
Memory 1       : 0068 add R7, R3, R10
Exb 2          : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=33   |   Status=valid   |
|   REG[ 6]   |   Value=33   |   Status=valid   |
|   REG[ 7]   |   Value=132   |   Status=writing   |
|   REG[ 8]   |   Value=1650   |   Status=valid   |
|   REG[ 9]   |   Value=6600   |   Status=valid   |
|   REG[10]   |   Value=6528   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=97   |   Status=writing   |
|   REG[13]   |   Value=107   |   Status=writing   |
|   REG[14]   |   Value=204   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 987
--------------------------------
Writeback      : 0056 add R10, R7, R9
Memory 4       : 0060 add R7, R2, R10
Memory 3       : 0064 ld R12, R7
Memory 2       : 0068 add R7, R3, R10
Memory 1       : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=33   |   Status=valid   |
|   REG[ 6]   |   Value=33   |   Status=valid   |
|   REG[ 7]   |   Value=132   |   Status=writing   |
|   REG[ 8]   |   Value=1650   |   Status=valid   |
|   REG[ 9]   |   Value=6600   |   Status=valid   |
|   REG[10]   |   Value=6732   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=97   |   Status=writing   |
|   REG[13]   |   Value=107   |   Status=writing   |
|   REG[14]   |   Value=204   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 988
--------------------------------
Writeback      : 0060 add R7, R2, R10
Memory 4       : 0064 ld R12, R7
Memory 3       : 0068 add R7, R3, R10
Memory 2       : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=33   |   Status=valid   |
|   REG[ 6]   |   Value=33   |   Status=valid   |
|   REG[ 7]   |   Value=7732   |   Status=writing   |
|   REG[ 8]   |   Value=1650   |   Status=valid   |
|   REG[ 9]   |   Value=6600   |   Status=valid   |
|   REG[10]   |   Value=6732   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=97   |   Status=writing   |
|   REG[13]   |   Value=107   |   Status=writing   |
|   REG[14]   |   Value=204   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 989
--------------------------------
Writeback      : 0064 ld R12, R7
Memory 4       : 0068 add R7, R3, R10
Memory 3       : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=33   |   Status=valid   |
|   REG[ 6]   |   Value=33   |   Status=valid   |
|   REG[ 7]   |   Value=7732   |   Status=writing   |
|   REG[ 8]   |   Value=1650   |   Status=valid   |
|   REG[ 9]   |   Value=6600   |   Status=valid   |
|   REG[10]   |   Value=6732   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=46   |   Status=valid   |
|   REG[13]   |   Value=107   |   Status=writing   |
|   REG[14]   |   Value=204   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 990
--------------------------------
Writeback      : 0068 add R7, R3, R10
Memory 4       : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=33   |   Status=valid   |
|   REG[ 6]   |   Value=33   |   Status=valid   |
|   REG[ 7]   |   Value=10732   |   Status=valid   |
|   REG[ 8]   |   Value=1650   |   Status=valid   |
|   REG[ 9]   |   Value=6600   |   Status=valid   |
|   REG[10]   |   Value=6732   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=46   |   Status=valid   |
|   REG[13]   |   Value=107   |   Status=writing   |
|   REG[14]   |   Value=204   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 991
--------------------------------
Writeback      : 0072 ld R13, R7
EXa            : 0076 add R14, R12, R13
Decode         : 0080 add R7, R4, R10
Fetch          : 0084 st R14, R7
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=33   |   Status=valid   |
|   REG[ 6]   |   Value=33   |   Status=valid   |
|   REG[ 7]   |   Value=10732   |   Status=writing   |
|   REG[ 8]   |   Value=1650   |   Status=valid   |
|   REG[ 9]   |   Value=6600   |   Status=valid   |
|   REG[10]   |   Value=6732   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=46   |   Status=valid   |
|   REG[13]   |   Value=118   |   Status=valid   |
|   REG[14]   |   Value=204   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 992
--------------------------------
Exb 1          : 0076 add R14, R12, R13
EXa            : 0080 add R7, R4, R10
Decode         : 0084 st R14, R7
Fetch          : 0088 add R6, R6, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=33   |   Status=valid   |
|   REG[ 6]   |   Value=33   |   Status=valid   |
|   REG[ 7]   |   Value=10732   |   Status=writing   |
|   REG[ 8]   |   Value=1650   |   Status=valid   |
|   REG[ 9]   |   Value=6600   |   Status=valid   |
|   REG[10]   |   Value=6732   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=46   |   Status=valid   |
|   REG[13]   |   Value=118   |   Status=valid   |
|   REG[14]   |   Value=204   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 993
--------------------------------
Exb 2          : 0076 add R14, R12, R13
Exb 1          : 0080 add R7, R4, R10
EXa            : 0084 st R14, R7
Decode         : 0088 add R6, R6, #1
Fetch          : 0092 add R5, R5, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=33   |   Status=valid   |
|   REG[ 6]   |   Value=33   |   Status=writing   |
|   REG[ 7]   |   Value=10732   |   Status=writing   |
|   REG[ 8]   |   Value=1650   |   Status=valid   |
|   REG[ 9]   |   Value=6600   |   Status=valid   |
|   REG[10]   |   Value=6732   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=46   |   Status=valid   |
|   REG[13]   |   Value=118   |   Status=valid   |
|   REG[14]   |   Value=204   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 994
--------------------------------
Memory 1       : 0076 add R14, R12, R13
Exb 2          : 0080 add R7, R4, R10
Exb 1          : 0084 st R14, R7
EXa            : 0088 add R6, R6, #1
Decode         : 0092 add R5, R5, #1
Fetch          : 0096 set R7, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=33   |   Status=writing   |
|   REG[ 6]   |   Value=33   |   Status=writing   |
|   REG[ 7]   |   Value=10732   |   Status=writing   |
|   REG[ 8]   |   Value=1650   |   Status=valid   |
|   REG[ 9]   |   Value=6600   |   Status=valid   |
|   REG[10]   |   Value=6732   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=46   |   Status=valid   |
|   REG[13]   |   Value=118   |   Status=valid   |
|   REG[14]   |   Value=204   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 995
--------------------------------
Memory 2       : 0076 add R14, R12, R13
Memory 1       : 0080 add R7, R4, R10
Exb 2          : 0084 st R14, R7
Exb 1          : 0088 add R6, R6, #1
EXa            : 0092 add R5, R5, #1
Decode         : 0096 set R7, #0
Fetch          : 0100 bez R7, #0036
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=33   |   Status=writing   |
|   REG[ 6]   |   Value=33   |   Status=writing   |
|   REG[ 7]   |   Value=10732   |   Status=writing   |
|   REG[ 8]   |   Value=1650   |   Status=valid   |
|   REG[ 9]   |   Value=6600   |   Status=valid   |
|   REG[10]   |   Value=6732   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=46   |   Status=valid   |
|   REG[13]   |   Value=118   |   Status=valid   |
|   REG[14]   |   Value=204   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 996
--------------------------------
Memory 3       : 0076 add R14, R12, R13
Memory 2       : 0080 add R7, R4, R10
Memory 1       : 0084 st R14, R7
Exb 2          : 0088 add R6, R6, #1
Exb 1          : 0092 add R5, R5, #1
EXa            : 0096 set R7, #0
Decode         : 0100 bez R7, #0036
Fetch          : 0104 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=33   |   Status=writing   |
|   REG[ 6]   |   Value=33   |   Status=writing   |
|   REG[ 7]   |   Value=10732   |   Status=writing   |
|   REG[ 8]   |   Value=1650   |   Status=valid   |
|   REG[ 9]   |   Value=6600   |   Status=valid   |
|   REG[10]   |   Value=6732   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=46   |   Status=valid   |
|   REG[13]   |   Value=118   |   Status=valid   |
|   REG[14]   |   Value=204   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 997
--------------------------------
Memory 4       : 0076 add R14, R12, R13
Memory 3       : 0080 add R7, R4, R10
Memory 2       : 0084 st R14, R7
Memory 1       : 0088 add R6, R6, #1
Exb 2          : 0092 add R5, R5, #1
Exb 1          : 0096 set R7, #0
EXa            : 0100 bez R7, #0036
Fetch          : 0036 sub R7, R6, R1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=33   |   Status=writing   |
|   REG[ 6]   |   Value=33   |   Status=writing   |
|   REG[ 7]   |   Value=10732   |   Status=writing   |
|   REG[ 8]   |   Value=1650   |   Status=valid   |
|   REG[ 9]   |   Value=6600   |   Status=valid   |
|   REG[10]   |   Value=6732   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=46   |   Status=valid   |
|   REG[13]   |   Value=118   |   Status=valid   |
|   REG[14]   |   Value=204   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 998
--------------------------------
Writeback      : 0076 add R14, R12, R13
Memory 4       : 0080 add R7, R4, R10
Memory 3       : 0084 st R14, R7
Memory 2       : 0088 add R6, R6, #1
Memory 1       : 0092 add R5, R5, #1
Exb 2          : 0096 set R7, #0
Exb 1          : 0100 bez R7, #0036
Decode         : 0036 sub R7, R6, R1
Fetch          : 0040 bgez R7, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=33   |   Status=writing   |
|   REG[ 6]   |   Value=33   |   Status=writing   |
|   REG[ 7]   |   Value=10732   |   Status=writing   |
|   REG[ 8]   |   Value=1650   |   Status=valid   |
|   REG[ 9]   |   Value=6600   |   Status=valid   |
|   REG[10]   |   Value=6732   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=46   |   Status=valid   |
|   REG[13]   |   Value=118   |   Status=valid   |
|   REG[14]   |   Value=164   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 999
--------------------------------
Writeback      : 0080 add R7, R4, R10
Memory 4       : 0084 st R14, R7
Memory 3       : 0088 add R6, R6, #1
Memory 2       : 0092 add R5, R5, #1
Memory 1       : 0096 set R7, #0
Exb 2          : 0100 bez R7, #0036
EXa            : 0036 sub R7, R6, R1
Decode         : 0040 bgez R7, #0028
Fetch          : 0044 mul R7, R6, #4
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=33   |   Status=writing   |
|   REG[ 6]   |   Value=33   |   Status=writing   |
|   REG[ 7]   |   Value=13732   |   Status=writing   |
|   REG[ 8]   |   Value=1650   |   Status=valid   |
|   REG[ 9]   |   Value=6600   |   Status=valid   |
|   REG[10]   |   Value=6732   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=46   |   Status=valid   |
|   REG[13]   |   Value=118   |   Status=valid   |
|   REG[14]   |   Value=164   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1000
--------------------------------
Writeback      : 0084 st R14, R7
Memory 4       : 0088 add R6, R6, #1
Memory 3       : 0092 add R5, R5, #1
Memory 2       : 0096 set R7, #0
Memory 1       : 0100 bez R7, #0036
Exb 1          : 0036 sub R7, R6, R1
EXa            : 0040 bgez R7, #0028
Fetch          : 0044 mul R7, R6, #4
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=33   |   Status=writing   |
|   REG[ 6]   |   Value=33   |   Status=writing   |
|   REG[ 7]   |   Value=13732   |   Status=writing   |
|   REG[ 8]   |   Value=1650   |   Status=valid   |
|   REG[ 9]   |   Value=6600   |   Status=valid   |
|   REG[10]   |   Value=6732   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=46   |   Status=valid   |
|   REG[13]   |   Value=118   |   Status=valid   |
|   REG[14]   |   Value=164   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1001
--------------------------------
Writeback      : 0088 add R6, R6, #1
Memory 4       : 0092 add R5, R5, #1
Memory 3       : 0096 set R7, #0
Memory 2       : 0100 bez R7, #0036
Exb 2          : 0036 sub R7, R6, R1
Exb 1          : 0040 bgez R7, #0028
Decode         : 0044 mul R7, R6, #4
Fetch          : 0048 mul R8, R5, R1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=33   |   Status=writing   |
|   REG[ 6]   |   Value=34   |   Status=valid   |
|   REG[ 7]   |   Value=13732   |   Status=writing   |
|   REG[ 8]   |   Value=1650   |   Status=valid   |
|   REG[ 9]   |   Value=6600   |   Status=valid   |
|   REG[10]   |   Value=6732   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=46   |   Status=valid   |
|   REG[13]   |   Value=118   |   Status=valid   |
|   REG[14]   |   Value=164   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1002
--------------------------------
Writeback      : 0092 add R5, R5, #1
Memory 4       : 0096 set R7, #0
Memory 3       : 0100 bez R7, #0036
Memory 1       : 0036 sub R7, R6, R1
Exb 2          : 0040 bgez R7, #0028
EXa            : 0044 mul R7, R6, #4
Decode         : 0048 mul R8, R5, R1
Fetch          : 0052 mul R9, R8, #4
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=34   |   Status=valid   |
|   REG[ 6]   |   Value=34   |   Status=valid   |
|   REG[ 7]   |   Value=13732   |   Status=writing   |
|   REG[ 8]   |   Value=1650   |   Status=writing   |
|   REG[ 9]   |   Value=6600   |   Status=valid   |
|   REG[10]   |   Value=6732   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=46   |   Status=valid   |
|   REG[13]   |   Value=118   |   Status=valid   |
|   REG[14]   |   Value=164   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1003
--------------------------------
Writeback      : 0096 set R7, #0
Memory 4       : 0100 bez R7, #0036
Memory 2       : 0036 sub R7, R6, R1
Memory 1       : 0040 bgez R7, #0028
Exb 1          : 0044 mul R7, R6, #4
EXa            : 0048 mul R8, R5, R1
Decode         : 0052 mul R9, R8, #4
Fetch          : 0056 add R10, R7, R9
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=34   |   Status=valid   |
|   REG[ 6]   |   Value=34   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=1650   |   Status=writing   |
|   REG[ 9]   |   Value=6600   |   Status=valid   |
|   REG[10]   |   Value=6732   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=46   |   Status=valid   |
|   REG[13]   |   Value=118   |   Status=valid   |
|   REG[14]   |   Value=164   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1004
--------------------------------
Writeback      : 0100 bez R7, #0036
Memory 3       : 0036 sub R7, R6, R1
Memory 2       : 0040 bgez R7, #0028
Exb 2          : 0044 mul R7, R6, #4
Exb 1          : 0048 mul R8, R5, R1
Decode         : 0052 mul R9, R8, #4
Fetch          : 0056 add R10, R7, R9
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=34   |   Status=valid   |
|   REG[ 6]   |   Value=34   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=1650   |   Status=writing   |
|   REG[ 9]   |   Value=6600   |   Status=valid   |
|   REG[10]   |   Value=6732   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=46   |   Status=valid   |
|   REG[13]   |   Value=118   |   Status=valid   |
|   REG[14]   |   Value=164   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1005
--------------------------------
Memory 4       : 0036 sub R7, R6, R1
Memory 3       : 0040 bgez R7, #0028
Memory 1       : 0044 mul R7, R6, #4
Exb 2          : 0048 mul R8, R5, R1
Decode         : 0052 mul R9, R8, #4
Fetch          : 0056 add R10, R7, R9
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=34   |   Status=valid   |
|   REG[ 6]   |   Value=34   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=1650   |   Status=writing   |
|   REG[ 9]   |   Value=6600   |   Status=writing   |
|   REG[10]   |   Value=6732   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=46   |   Status=valid   |
|   REG[13]   |   Value=118   |   Status=valid   |
|   REG[14]   |   Value=164   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1006
--------------------------------
Writeback      : 0036 sub R7, R6, R1
Memory 4       : 0040 bgez R7, #0028
Memory 2       : 0044 mul R7, R6, #4
Memory 1       : 0048 mul R8, R5, R1
EXa            : 0052 mul R9, R8, #4
Decode         : 0056 add R10, R7, R9
Fetch          : 0060 add R7, R2, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=34   |   Status=valid   |
|   REG[ 6]   |   Value=34   |   Status=valid   |
|   REG[ 7]   |   Value=-16   |   Status=writing   |
|   REG[ 8]   |   Value=1650   |   Status=writing   |
|   REG[ 9]   |   Value=6600   |   Status=writing   |
|   REG[10]   |   Value=6732   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=46   |   Status=valid   |
|   REG[13]   |   Value=118   |   Status=valid   |
|   REG[14]   |   Value=164   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1007
--------------------------------
Writeback      : 0040 bgez R7, #0028
Memory 3       : 0044 mul R7, R6, #4
Memory 2       : 0048 mul R8, R5, R1
Exb 1          : 0052 mul R9, R8, #4
Decode         : 0056 add R10, R7, R9
Fetch          : 0060 add R7, R2, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=34   |   Status=valid   |
|   REG[ 6]   |   Value=34   |   Status=valid   |
|   REG[ 7]   |   Value=-16   |   Status=writing   |
|   REG[ 8]   |   Value=1650   |   Status=writing   |
|   REG[ 9]   |   Value=6600   |   Status=writing   |
|   REG[10]   |   Value=6732   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=46   |   Status=valid   |
|   REG[13]   |   Value=118   |   Status=valid   |
|   REG[14]   |   Value=164   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1008
--------------------------------
Memory 4       : 0044 mul R7, R6, #4
Memory 3       : 0048 mul R8, R5, R1
Exb 2          : 0052 mul R9, R8, #4
Decode         : 0056 add R10, R7, R9
Fetch          : 0060 add R7, R2, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=34   |   Status=valid   |
|   REG[ 6]   |   Value=34   |   Status=valid   |
|   REG[ 7]   |   Value=-16   |   Status=writing   |
|   REG[ 8]   |   Value=1650   |   Status=writing   |
|   REG[ 9]   |   Value=6600   |   Status=writing   |
|   REG[10]   |   Value=6732   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=46   |   Status=valid   |
|   REG[13]   |   Value=118   |   Status=valid   |
|   REG[14]   |   Value=164   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1009
--------------------------------
Writeback      : 0044 mul R7, R6, #4
Memory 4       : 0048 mul R8, R5, R1
Memory 1       : 0052 mul R9, R8, #4
EXa            : 0056 add R10, R7, R9
Decode         : 0060 add R7, R2, R10
Fetch          : 0064 ld R12, R7
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=34   |   Status=valid   |
|   REG[ 6]   |   Value=34   |   Status=valid   |
|   REG[ 7]   |   Value=136   |   Status=writing   |
|   REG[ 8]   |   Value=1650   |   Status=writing   |
|   REG[ 9]   |   Value=6600   |   Status=writing   |
|   REG[10]   |   Value=6732   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=46   |   Status=valid   |
|   REG[13]   |   Value=118   |   Status=valid   |
|   REG[14]   |   Value=164   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1010
--------------------------------
Writeback      : 0048 mul R8, R5, R1
Memory 2       : 0052 mul R9, R8, #4
Exb 1          : 0056 add R10, R7, R9
EXa            : 0060 add R7, R2, R10
Decode         : 0064 ld R12, R7
Fetch          : 0068 add R7, R3, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=34   |   Status=valid   |
|   REG[ 6]   |   Value=34   |   Status=valid   |
|   REG[ 7]   |   Value=136   |   Status=writing   |
|   REG[ 8]   |   Value=1700   |   Status=valid   |
|   REG[ 9]   |   Value=6600   |   Status=writing   |
|   REG[10]   |   Value=6732   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=46   |   Status=writing   |
|   REG[13]   |   Value=118   |   Status=valid   |
|   REG[14]   |   Value=164   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1011
--------------------------------
Memory 3       : 0052 mul R9, R8, #4
Exb 2          : 0056 add R10, R7, R9
Exb 1          : 0060 add R7, R2, R10
EXa            : 0064 ld R12, R7
Decode         : 0068 add R7, R3, R10
Fetch          : 0072 ld R13, R7
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=34   |   Status=valid   |
|   REG[ 6]   |   Value=34   |   Status=valid   |
|   REG[ 7]   |   Value=136   |   Status=writing   |
|   REG[ 8]   |   Value=1700   |   Status=valid   |
|   REG[ 9]   |   Value=6600   |   Status=writing   |
|   REG[10]   |   Value=6732   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=46   |   Status=writing   |
|   REG[13]   |   Value=118   |   Status=valid   |
|   REG[14]   |   Value=164   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1012
--------------------------------
Memory 4       : 0052 mul R9, R8, #4
Memory 1       : 0056 add R10, R7, R9
Exb 2          : 0060 add R7, R2, R10
Exb 1          : 0064 ld R12, R7
EXa            : 0068 add R7, R3, R10
Decode         : 0072 ld R13, R7
Fetch          : 0076 add R14, R12, R13
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=34   |   Status=valid   |
|   REG[ 6]   |   Value=34   |   Status=valid   |
|   REG[ 7]   |   Value=136   |   Status=writing   |
|   REG[ 8]   |   Value=1700   |   Status=valid   |
|   REG[ 9]   |   Value=6600   |   Status=writing   |
|   REG[10]   |   Value=6732   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=46   |   Status=writing   |
|   REG[13]   |   Value=118   |   Status=writing   |
|   REG[14]   |   Value=164   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1013
--------------------------------
Writeback      : 0052 mul R9, R8, #4
Memory 2       : 0056 add R10, R7, R9
Memory 1       : 0060 add R7, R2, R10
Exb 2          : 0064 ld R12, R7
Exb 1          : 0068 add R7, R3, R10
EXa            : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=34   |   Status=valid   |
|   REG[ 6]   |   Value=34   |   Status=valid   |
|   REG[ 7]   |   Value=136   |   Status=writing   |
|   REG[ 8]   |   Value=1700   |   Status=valid   |
|   REG[ 9]   |   Value=6800   |   Status=valid   |
|   REG[10]   |   Value=6732   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=46   |   Status=writing   |
|   REG[13]   |   Value=118   |   Status=writing   |
|   REG[14]   |   Value=164   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1014
--------------------------------
Memory 3       : 0056 add R10, R7, R9
Memory 2       : 0060 add R7, R2, R10
Memory 1       : 0064 ld R12, R7
Exb 2          : 0068 add R7, R3, R10
Exb 1          : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=34   |   Status=valid   |
|   REG[ 6]   |   Value=34   |   Status=valid   |
|   REG[ 7]   |   Value=136   |   Status=writing   |
|   REG[ 8]   |   Value=1700   |   Status=valid   |
|   REG[ 9]   |   Value=6800   |   Status=valid   |
|   REG[10]   |   Value=6732   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=46   |   Status=writing   |
|   REG[13]   |   Value=118   |   Status=writing   |
|   REG[14]   |   Value=164   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1015
--------------------------------
Memory 4       : 0056 add R10, R7, R9
Memory 3       : 0060 add R7, R2, R10
Memory 2       : 0064 ld R12, R7
Memory 1       : 0068 add R7, R3, R10
Exb 2          : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=34   |   Status=valid   |
|   REG[ 6]   |   Value=34   |   Status=valid   |
|   REG[ 7]   |   Value=136   |   Status=writing   |
|   REG[ 8]   |   Value=1700   |   Status=valid   |
|   REG[ 9]   |   Value=6800   |   Status=valid   |
|   REG[10]   |   Value=6732   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=46   |   Status=writing   |
|   REG[13]   |   Value=118   |   Status=writing   |
|   REG[14]   |   Value=164   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1016
--------------------------------
Writeback      : 0056 add R10, R7, R9
Memory 4       : 0060 add R7, R2, R10
Memory 3       : 0064 ld R12, R7
Memory 2       : 0068 add R7, R3, R10
Memory 1       : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=34   |   Status=valid   |
|   REG[ 6]   |   Value=34   |   Status=valid   |
|   REG[ 7]   |   Value=136   |   Status=writing   |
|   REG[ 8]   |   Value=1700   |   Status=valid   |
|   REG[ 9]   |   Value=6800   |   Status=valid   |
|   REG[10]   |   Value=6936   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=46   |   Status=writing   |
|   REG[13]   |   Value=118   |   Status=writing   |
|   REG[14]   |   Value=164   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1017
--------------------------------
Writeback      : 0060 add R7, R2, R10
Memory 4       : 0064 ld R12, R7
Memory 3       : 0068 add R7, R3, R10
Memory 2       : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=34   |   Status=valid   |
|   REG[ 6]   |   Value=34   |   Status=valid   |
|   REG[ 7]   |   Value=7936   |   Status=writing   |
|   REG[ 8]   |   Value=1700   |   Status=valid   |
|   REG[ 9]   |   Value=6800   |   Status=valid   |
|   REG[10]   |   Value=6936   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=46   |   Status=writing   |
|   REG[13]   |   Value=118   |   Status=writing   |
|   REG[14]   |   Value=164   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1018
--------------------------------
Writeback      : 0064 ld R12, R7
Memory 4       : 0068 add R7, R3, R10
Memory 3       : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=34   |   Status=valid   |
|   REG[ 6]   |   Value=34   |   Status=valid   |
|   REG[ 7]   |   Value=7936   |   Status=writing   |
|   REG[ 8]   |   Value=1700   |   Status=valid   |
|   REG[ 9]   |   Value=6800   |   Status=valid   |
|   REG[10]   |   Value=6936   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=66   |   Status=valid   |
|   REG[13]   |   Value=118   |   Status=writing   |
|   REG[14]   |   Value=164   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1019
--------------------------------
Writeback      : 0068 add R7, R3, R10
Memory 4       : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=34   |   Status=valid   |
|   REG[ 6]   |   Value=34   |   Status=valid   |
|   REG[ 7]   |   Value=10936   |   Status=valid   |
|   REG[ 8]   |   Value=1700   |   Status=valid   |
|   REG[ 9]   |   Value=6800   |   Status=valid   |
|   REG[10]   |   Value=6936   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=66   |   Status=valid   |
|   REG[13]   |   Value=118   |   Status=writing   |
|   REG[14]   |   Value=164   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1020
--------------------------------
Writeback      : 0072 ld R13, R7
EXa            : 0076 add R14, R12, R13
Decode         : 0080 add R7, R4, R10
Fetch          : 0084 st R14, R7
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=34   |   Status=valid   |
|   REG[ 6]   |   Value=34   |   Status=valid   |
|   REG[ 7]   |   Value=10936   |   Status=writing   |
|   REG[ 8]   |   Value=1700   |   Status=valid   |
|   REG[ 9]   |   Value=6800   |   Status=valid   |
|   REG[10]   |   Value=6936   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=66   |   Status=valid   |
|   REG[13]   |   Value=116   |   Status=valid   |
|   REG[14]   |   Value=164   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1021
--------------------------------
Exb 1          : 0076 add R14, R12, R13
EXa            : 0080 add R7, R4, R10
Decode         : 0084 st R14, R7
Fetch          : 0088 add R6, R6, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=34   |   Status=valid   |
|   REG[ 6]   |   Value=34   |   Status=valid   |
|   REG[ 7]   |   Value=10936   |   Status=writing   |
|   REG[ 8]   |   Value=1700   |   Status=valid   |
|   REG[ 9]   |   Value=6800   |   Status=valid   |
|   REG[10]   |   Value=6936   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=66   |   Status=valid   |
|   REG[13]   |   Value=116   |   Status=valid   |
|   REG[14]   |   Value=164   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1022
--------------------------------
Exb 2          : 0076 add R14, R12, R13
Exb 1          : 0080 add R7, R4, R10
EXa            : 0084 st R14, R7
Decode         : 0088 add R6, R6, #1
Fetch          : 0092 add R5, R5, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=34   |   Status=valid   |
|   REG[ 6]   |   Value=34   |   Status=writing   |
|   REG[ 7]   |   Value=10936   |   Status=writing   |
|   REG[ 8]   |   Value=1700   |   Status=valid   |
|   REG[ 9]   |   Value=6800   |   Status=valid   |
|   REG[10]   |   Value=6936   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=66   |   Status=valid   |
|   REG[13]   |   Value=116   |   Status=valid   |
|   REG[14]   |   Value=164   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1023
--------------------------------
Memory 1       : 0076 add R14, R12, R13
Exb 2          : 0080 add R7, R4, R10
Exb 1          : 0084 st R14, R7
EXa            : 0088 add R6, R6, #1
Decode         : 0092 add R5, R5, #1
Fetch          : 0096 set R7, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=34   |   Status=writing   |
|   REG[ 6]   |   Value=34   |   Status=writing   |
|   REG[ 7]   |   Value=10936   |   Status=writing   |
|   REG[ 8]   |   Value=1700   |   Status=valid   |
|   REG[ 9]   |   Value=6800   |   Status=valid   |
|   REG[10]   |   Value=6936   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=66   |   Status=valid   |
|   REG[13]   |   Value=116   |   Status=valid   |
|   REG[14]   |   Value=164   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1024
--------------------------------
Memory 2       : 0076 add R14, R12, R13
Memory 1       : 0080 add R7, R4, R10
Exb 2          : 0084 st R14, R7
Exb 1          : 0088 add R6, R6, #1
EXa            : 0092 add R5, R5, #1
Decode         : 0096 set R7, #0
Fetch          : 0100 bez R7, #0036
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=34   |   Status=writing   |
|   REG[ 6]   |   Value=34   |   Status=writing   |
|   REG[ 7]   |   Value=10936   |   Status=writing   |
|   REG[ 8]   |   Value=1700   |   Status=valid   |
|   REG[ 9]   |   Value=6800   |   Status=valid   |
|   REG[10]   |   Value=6936   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=66   |   Status=valid   |
|   REG[13]   |   Value=116   |   Status=valid   |
|   REG[14]   |   Value=164   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1025
--------------------------------
Memory 3       : 0076 add R14, R12, R13
Memory 2       : 0080 add R7, R4, R10
Memory 1       : 0084 st R14, R7
Exb 2          : 0088 add R6, R6, #1
Exb 1          : 0092 add R5, R5, #1
EXa            : 0096 set R7, #0
Decode         : 0100 bez R7, #0036
Fetch          : 0104 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=34   |   Status=writing   |
|   REG[ 6]   |   Value=34   |   Status=writing   |
|   REG[ 7]   |   Value=10936   |   Status=writing   |
|   REG[ 8]   |   Value=1700   |   Status=valid   |
|   REG[ 9]   |   Value=6800   |   Status=valid   |
|   REG[10]   |   Value=6936   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=66   |   Status=valid   |
|   REG[13]   |   Value=116   |   Status=valid   |
|   REG[14]   |   Value=164   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1026
--------------------------------
Memory 4       : 0076 add R14, R12, R13
Memory 3       : 0080 add R7, R4, R10
Memory 2       : 0084 st R14, R7
Memory 1       : 0088 add R6, R6, #1
Exb 2          : 0092 add R5, R5, #1
Exb 1          : 0096 set R7, #0
EXa            : 0100 bez R7, #0036
Fetch          : 0036 sub R7, R6, R1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=34   |   Status=writing   |
|   REG[ 6]   |   Value=34   |   Status=writing   |
|   REG[ 7]   |   Value=10936   |   Status=writing   |
|   REG[ 8]   |   Value=1700   |   Status=valid   |
|   REG[ 9]   |   Value=6800   |   Status=valid   |
|   REG[10]   |   Value=6936   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=66   |   Status=valid   |
|   REG[13]   |   Value=116   |   Status=valid   |
|   REG[14]   |   Value=164   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1027
--------------------------------
Writeback      : 0076 add R14, R12, R13
Memory 4       : 0080 add R7, R4, R10
Memory 3       : 0084 st R14, R7
Memory 2       : 0088 add R6, R6, #1
Memory 1       : 0092 add R5, R5, #1
Exb 2          : 0096 set R7, #0
Exb 1          : 0100 bez R7, #0036
Decode         : 0036 sub R7, R6, R1
Fetch          : 0040 bgez R7, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=34   |   Status=writing   |
|   REG[ 6]   |   Value=34   |   Status=writing   |
|   REG[ 7]   |   Value=10936   |   Status=writing   |
|   REG[ 8]   |   Value=1700   |   Status=valid   |
|   REG[ 9]   |   Value=6800   |   Status=valid   |
|   REG[10]   |   Value=6936   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=66   |   Status=valid   |
|   REG[13]   |   Value=116   |   Status=valid   |
|   REG[14]   |   Value=182   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1028
--------------------------------
Writeback      : 0080 add R7, R4, R10
Memory 4       : 0084 st R14, R7
Memory 3       : 0088 add R6, R6, #1
Memory 2       : 0092 add R5, R5, #1
Memory 1       : 0096 set R7, #0
Exb 2          : 0100 bez R7, #0036
EXa            : 0036 sub R7, R6, R1
Decode         : 0040 bgez R7, #0028
Fetch          : 0044 mul R7, R6, #4
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=34   |   Status=writing   |
|   REG[ 6]   |   Value=34   |   Status=writing   |
|   REG[ 7]   |   Value=13936   |   Status=writing   |
|   REG[ 8]   |   Value=1700   |   Status=valid   |
|   REG[ 9]   |   Value=6800   |   Status=valid   |
|   REG[10]   |   Value=6936   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=66   |   Status=valid   |
|   REG[13]   |   Value=116   |   Status=valid   |
|   REG[14]   |   Value=182   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1029
--------------------------------
Writeback      : 0084 st R14, R7
Memory 4       : 0088 add R6, R6, #1
Memory 3       : 0092 add R5, R5, #1
Memory 2       : 0096 set R7, #0
Memory 1       : 0100 bez R7, #0036
Exb 1          : 0036 sub R7, R6, R1
EXa            : 0040 bgez R7, #0028
Fetch          : 0044 mul R7, R6, #4
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=34   |   Status=writing   |
|   REG[ 6]   |   Value=34   |   Status=writing   |
|   REG[ 7]   |   Value=13936   |   Status=writing   |
|   REG[ 8]   |   Value=1700   |   Status=valid   |
|   REG[ 9]   |   Value=6800   |   Status=valid   |
|   REG[10]   |   Value=6936   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=66   |   Status=valid   |
|   REG[13]   |   Value=116   |   Status=valid   |
|   REG[14]   |   Value=182   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1030
--------------------------------
Writeback      : 0088 add R6, R6, #1
Memory 4       : 0092 add R5, R5, #1
Memory 3       : 0096 set R7, #0
Memory 2       : 0100 bez R7, #0036
Exb 2          : 0036 sub R7, R6, R1
Exb 1          : 0040 bgez R7, #0028
Decode         : 0044 mul R7, R6, #4
Fetch          : 0048 mul R8, R5, R1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=34   |   Status=writing   |
|   REG[ 6]   |   Value=35   |   Status=valid   |
|   REG[ 7]   |   Value=13936   |   Status=writing   |
|   REG[ 8]   |   Value=1700   |   Status=valid   |
|   REG[ 9]   |   Value=6800   |   Status=valid   |
|   REG[10]   |   Value=6936   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=66   |   Status=valid   |
|   REG[13]   |   Value=116   |   Status=valid   |
|   REG[14]   |   Value=182   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1031
--------------------------------
Writeback      : 0092 add R5, R5, #1
Memory 4       : 0096 set R7, #0
Memory 3       : 0100 bez R7, #0036
Memory 1       : 0036 sub R7, R6, R1
Exb 2          : 0040 bgez R7, #0028
EXa            : 0044 mul R7, R6, #4
Decode         : 0048 mul R8, R5, R1
Fetch          : 0052 mul R9, R8, #4
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=35   |   Status=valid   |
|   REG[ 6]   |   Value=35   |   Status=valid   |
|   REG[ 7]   |   Value=13936   |   Status=writing   |
|   REG[ 8]   |   Value=1700   |   Status=writing   |
|   REG[ 9]   |   Value=6800   |   Status=valid   |
|   REG[10]   |   Value=6936   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=66   |   Status=valid   |
|   REG[13]   |   Value=116   |   Status=valid   |
|   REG[14]   |   Value=182   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1032
--------------------------------
Writeback      : 0096 set R7, #0
Memory 4       : 0100 bez R7, #0036
Memory 2       : 0036 sub R7, R6, R1
Memory 1       : 0040 bgez R7, #0028
Exb 1          : 0044 mul R7, R6, #4
EXa            : 0048 mul R8, R5, R1
Decode         : 0052 mul R9, R8, #4
Fetch          : 0056 add R10, R7, R9
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=35   |   Status=valid   |
|   REG[ 6]   |   Value=35   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=1700   |   Status=writing   |
|   REG[ 9]   |   Value=6800   |   Status=valid   |
|   REG[10]   |   Value=6936   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=66   |   Status=valid   |
|   REG[13]   |   Value=116   |   Status=valid   |
|   REG[14]   |   Value=182   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1033
--------------------------------
Writeback      : 0100 bez R7, #0036
Memory 3       : 0036 sub R7, R6, R1
Memory 2       : 0040 bgez R7, #0028
Exb 2          : 0044 mul R7, R6, #4
Exb 1          : 0048 mul R8, R5, R1
Decode         : 0052 mul R9, R8, #4
Fetch          : 0056 add R10, R7, R9
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=35   |   Status=valid   |
|   REG[ 6]   |   Value=35   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=1700   |   Status=writing   |
|   REG[ 9]   |   Value=6800   |   Status=valid   |
|   REG[10]   |   Value=6936   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=66   |   Status=valid   |
|   REG[13]   |   Value=116   |   Status=valid   |
|   REG[14]   |   Value=182   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1034
--------------------------------
Memory 4       : 0036 sub R7, R6, R1
Memory 3       : 0040 bgez R7, #0028
Memory 1       : 0044 mul R7, R6, #4
Exb 2          : 0048 mul R8, R5, R1
Decode         : 0052 mul R9, R8, #4
Fetch          : 0056 add R10, R7, R9
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=35   |   Status=valid   |
|   REG[ 6]   |   Value=35   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=1700   |   Status=writing   |
|   REG[ 9]   |   Value=6800   |   Status=writing   |
|   REG[10]   |   Value=6936   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=66   |   Status=valid   |
|   REG[13]   |   Value=116   |   Status=valid   |
|   REG[14]   |   Value=182   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1035
--------------------------------
Writeback      : 0036 sub R7, R6, R1
Memory 4       : 0040 bgez R7, #0028
Memory 2       : 0044 mul R7, R6, #4
Memory 1       : 0048 mul R8, R5, R1
EXa            : 0052 mul R9, R8, #4
Decode         : 0056 add R10, R7, R9
Fetch          : 0060 add R7, R2, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=35   |   Status=valid   |
|   REG[ 6]   |   Value=35   |   Status=valid   |
|   REG[ 7]   |   Value=-15   |   Status=writing   |
|   REG[ 8]   |   Value=1700   |   Status=writing   |
|   REG[ 9]   |   Value=6800   |   Status=writing   |
|   REG[10]   |   Value=6936   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=66   |   Status=valid   |
|   REG[13]   |   Value=116   |   Status=valid   |
|   REG[14]   |   Value=182   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1036
--------------------------------
Writeback      : 0040 bgez R7, #0028
Memory 3       : 0044 mul R7, R6, #4
Memory 2       : 0048 mul R8, R5, R1
Exb 1          : 0052 mul R9, R8, #4
Decode         : 0056 add R10, R7, R9
Fetch          : 0060 add R7, R2, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=35   |   Status=valid   |
|   REG[ 6]   |   Value=35   |   Status=valid   |
|   REG[ 7]   |   Value=-15   |   Status=writing   |
|   REG[ 8]   |   Value=1700   |   Status=writing   |
|   REG[ 9]   |   Value=6800   |   Status=writing   |
|   REG[10]   |   Value=6936   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=66   |   Status=valid   |
|   REG[13]   |   Value=116   |   Status=valid   |
|   REG[14]   |   Value=182   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1037
--------------------------------
Memory 4       : 0044 mul R7, R6, #4
Memory 3       : 0048 mul R8, R5, R1
Exb 2          : 0052 mul R9, R8, #4
Decode         : 0056 add R10, R7, R9
Fetch          : 0060 add R7, R2, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=35   |   Status=valid   |
|   REG[ 6]   |   Value=35   |   Status=valid   |
|   REG[ 7]   |   Value=-15   |   Status=writing   |
|   REG[ 8]   |   Value=1700   |   Status=writing   |
|   REG[ 9]   |   Value=6800   |   Status=writing   |
|   REG[10]   |   Value=6936   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=66   |   Status=valid   |
|   REG[13]   |   Value=116   |   Status=valid   |
|   REG[14]   |   Value=182   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1038
--------------------------------
Writeback      : 0044 mul R7, R6, #4
Memory 4       : 0048 mul R8, R5, R1
Memory 1       : 0052 mul R9, R8, #4
EXa            : 0056 add R10, R7, R9
Decode         : 0060 add R7, R2, R10
Fetch          : 0064 ld R12, R7
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=35   |   Status=valid   |
|   REG[ 6]   |   Value=35   |   Status=valid   |
|   REG[ 7]   |   Value=140   |   Status=writing   |
|   REG[ 8]   |   Value=1700   |   Status=writing   |
|   REG[ 9]   |   Value=6800   |   Status=writing   |
|   REG[10]   |   Value=6936   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=66   |   Status=valid   |
|   REG[13]   |   Value=116   |   Status=valid   |
|   REG[14]   |   Value=182   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1039
--------------------------------
Writeback      : 0048 mul R8, R5, R1
Memory 2       : 0052 mul R9, R8, #4
Exb 1          : 0056 add R10, R7, R9
EXa            : 0060 add R7, R2, R10
Decode         : 0064 ld R12, R7
Fetch          : 0068 add R7, R3, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=35   |   Status=valid   |
|   REG[ 6]   |   Value=35   |   Status=valid   |
|   REG[ 7]   |   Value=140   |   Status=writing   |
|   REG[ 8]   |   Value=1750   |   Status=valid   |
|   REG[ 9]   |   Value=6800   |   Status=writing   |
|   REG[10]   |   Value=6936   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=66   |   Status=writing   |
|   REG[13]   |   Value=116   |   Status=valid   |
|   REG[14]   |   Value=182   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1040
--------------------------------
Memory 3       : 0052 mul R9, R8, #4
Exb 2          : 0056 add R10, R7, R9
Exb 1          : 0060 add R7, R2, R10
EXa            : 0064 ld R12, R7
Decode         : 0068 add R7, R3, R10
Fetch          : 0072 ld R13, R7
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=35   |   Status=valid   |
|   REG[ 6]   |   Value=35   |   Status=valid   |
|   REG[ 7]   |   Value=140   |   Status=writing   |
|   REG[ 8]   |   Value=1750   |   Status=valid   |
|   REG[ 9]   |   Value=6800   |   Status=writing   |
|   REG[10]   |   Value=6936   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=66   |   Status=writing   |
|   REG[13]   |   Value=116   |   Status=valid   |
|   REG[14]   |   Value=182   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1041
--------------------------------
Memory 4       : 0052 mul R9, R8, #4
Memory 1       : 0056 add R10, R7, R9
Exb 2          : 0060 add R7, R2, R10
Exb 1          : 0064 ld R12, R7
EXa            : 0068 add R7, R3, R10
Decode         : 0072 ld R13, R7
Fetch          : 0076 add R14, R12, R13
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=35   |   Status=valid   |
|   REG[ 6]   |   Value=35   |   Status=valid   |
|   REG[ 7]   |   Value=140   |   Status=writing   |
|   REG[ 8]   |   Value=1750   |   Status=valid   |
|   REG[ 9]   |   Value=6800   |   Status=writing   |
|   REG[10]   |   Value=6936   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=66   |   Status=writing   |
|   REG[13]   |   Value=116   |   Status=writing   |
|   REG[14]   |   Value=182   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1042
--------------------------------
Writeback      : 0052 mul R9, R8, #4
Memory 2       : 0056 add R10, R7, R9
Memory 1       : 0060 add R7, R2, R10
Exb 2          : 0064 ld R12, R7
Exb 1          : 0068 add R7, R3, R10
EXa            : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=35   |   Status=valid   |
|   REG[ 6]   |   Value=35   |   Status=valid   |
|   REG[ 7]   |   Value=140   |   Status=writing   |
|   REG[ 8]   |   Value=1750   |   Status=valid   |
|   REG[ 9]   |   Value=7000   |   Status=valid   |
|   REG[10]   |   Value=6936   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=66   |   Status=writing   |
|   REG[13]   |   Value=116   |   Status=writing   |
|   REG[14]   |   Value=182   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1043
--------------------------------
Memory 3       : 0056 add R10, R7, R9
Memory 2       : 0060 add R7, R2, R10
Memory 1       : 0064 ld R12, R7
Exb 2          : 0068 add R7, R3, R10
Exb 1          : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=35   |   Status=valid   |
|   REG[ 6]   |   Value=35   |   Status=valid   |
|   REG[ 7]   |   Value=140   |   Status=writing   |
|   REG[ 8]   |   Value=1750   |   Status=valid   |
|   REG[ 9]   |   Value=7000   |   Status=valid   |
|   REG[10]   |   Value=6936   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=66   |   Status=writing   |
|   REG[13]   |   Value=116   |   Status=writing   |
|   REG[14]   |   Value=182   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1044
--------------------------------
Memory 4       : 0056 add R10, R7, R9
Memory 3       : 0060 add R7, R2, R10
Memory 2       : 0064 ld R12, R7
Memory 1       : 0068 add R7, R3, R10
Exb 2          : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=35   |   Status=valid   |
|   REG[ 6]   |   Value=35   |   Status=valid   |
|   REG[ 7]   |   Value=140   |   Status=writing   |
|   REG[ 8]   |   Value=1750   |   Status=valid   |
|   REG[ 9]   |   Value=7000   |   Status=valid   |
|   REG[10]   |   Value=6936   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=66   |   Status=writing   |
|   REG[13]   |   Value=116   |   Status=writing   |
|   REG[14]   |   Value=182   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1045
--------------------------------
Writeback      : 0056 add R10, R7, R9
Memory 4       : 0060 add R7, R2, R10
Memory 3       : 0064 ld R12, R7
Memory 2       : 0068 add R7, R3, R10
Memory 1       : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=35   |   Status=valid   |
|   REG[ 6]   |   Value=35   |   Status=valid   |
|   REG[ 7]   |   Value=140   |   Status=writing   |
|   REG[ 8]   |   Value=1750   |   Status=valid   |
|   REG[ 9]   |   Value=7000   |   Status=valid   |
|   REG[10]   |   Value=7140   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=66   |   Status=writing   |
|   REG[13]   |   Value=116   |   Status=writing   |
|   REG[14]   |   Value=182   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1046
--------------------------------
Writeback      : 0060 add R7, R2, R10
Memory 4       : 0064 ld R12, R7
Memory 3       : 0068 add R7, R3, R10
Memory 2       : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=35   |   Status=valid   |
|   REG[ 6]   |   Value=35   |   Status=valid   |
|   REG[ 7]   |   Value=8140   |   Status=writing   |
|   REG[ 8]   |   Value=1750   |   Status=valid   |
|   REG[ 9]   |   Value=7000   |   Status=valid   |
|   REG[10]   |   Value=7140   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=66   |   Status=writing   |
|   REG[13]   |   Value=116   |   Status=writing   |
|   REG[14]   |   Value=182   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1047
--------------------------------
Writeback      : 0064 ld R12, R7
Memory 4       : 0068 add R7, R3, R10
Memory 3       : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=35   |   Status=valid   |
|   REG[ 6]   |   Value=35   |   Status=valid   |
|   REG[ 7]   |   Value=8140   |   Status=writing   |
|   REG[ 8]   |   Value=1750   |   Status=valid   |
|   REG[ 9]   |   Value=7000   |   Status=valid   |
|   REG[10]   |   Value=7140   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=34   |   Status=valid   |
|   REG[13]   |   Value=116   |   Status=writing   |
|   REG[14]   |   Value=182   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1048
--------------------------------
Writeback      : 0068 add R7, R3, R10
Memory 4       : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=35   |   Status=valid   |
|   REG[ 6]   |   Value=35   |   Status=valid   |
|   REG[ 7]   |   Value=11140   |   Status=valid   |
|   REG[ 8]   |   Value=1750   |   Status=valid   |
|   REG[ 9]   |   Value=7000   |   Status=valid   |
|   REG[10]   |   Value=7140   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=34   |   Status=valid   |
|   REG[13]   |   Value=116   |   Status=writing   |
|   REG[14]   |   Value=182   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1049
--------------------------------
Writeback      : 0072 ld R13, R7
EXa            : 0076 add R14, R12, R13
Decode         : 0080 add R7, R4, R10
Fetch          : 0084 st R14, R7
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=35   |   Status=valid   |
|   REG[ 6]   |   Value=35   |   Status=valid   |
|   REG[ 7]   |   Value=11140   |   Status=writing   |
|   REG[ 8]   |   Value=1750   |   Status=valid   |
|   REG[ 9]   |   Value=7000   |   Status=valid   |
|   REG[10]   |   Value=7140   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=34   |   Status=valid   |
|   REG[13]   |   Value=62   |   Status=valid   |
|   REG[14]   |   Value=182   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1050
--------------------------------
Exb 1          : 0076 add R14, R12, R13
EXa            : 0080 add R7, R4, R10
Decode         : 0084 st R14, R7
Fetch          : 0088 add R6, R6, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=35   |   Status=valid   |
|   REG[ 6]   |   Value=35   |   Status=valid   |
|   REG[ 7]   |   Value=11140   |   Status=writing   |
|   REG[ 8]   |   Value=1750   |   Status=valid   |
|   REG[ 9]   |   Value=7000   |   Status=valid   |
|   REG[10]   |   Value=7140   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=34   |   Status=valid   |
|   REG[13]   |   Value=62   |   Status=valid   |
|   REG[14]   |   Value=182   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1051
--------------------------------
Exb 2          : 0076 add R14, R12, R13
Exb 1          : 0080 add R7, R4, R10
EXa            : 0084 st R14, R7
Decode         : 0088 add R6, R6, #1
Fetch          : 0092 add R5, R5, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=35   |   Status=valid   |
|   REG[ 6]   |   Value=35   |   Status=writing   |
|   REG[ 7]   |   Value=11140   |   Status=writing   |
|   REG[ 8]   |   Value=1750   |   Status=valid   |
|   REG[ 9]   |   Value=7000   |   Status=valid   |
|   REG[10]   |   Value=7140   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=34   |   Status=valid   |
|   REG[13]   |   Value=62   |   Status=valid   |
|   REG[14]   |   Value=182   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1052
--------------------------------
Memory 1       : 0076 add R14, R12, R13
Exb 2          : 0080 add R7, R4, R10
Exb 1          : 0084 st R14, R7
EXa            : 0088 add R6, R6, #1
Decode         : 0092 add R5, R5, #1
Fetch          : 0096 set R7, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=35   |   Status=writing   |
|   REG[ 6]   |   Value=35   |   Status=writing   |
|   REG[ 7]   |   Value=11140   |   Status=writing   |
|   REG[ 8]   |   Value=1750   |   Status=valid   |
|   REG[ 9]   |   Value=7000   |   Status=valid   |
|   REG[10]   |   Value=7140   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=34   |   Status=valid   |
|   REG[13]   |   Value=62   |   Status=valid   |
|   REG[14]   |   Value=182   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1053
--------------------------------
Memory 2       : 0076 add R14, R12, R13
Memory 1       : 0080 add R7, R4, R10
Exb 2          : 0084 st R14, R7
Exb 1          : 0088 add R6, R6, #1
EXa            : 0092 add R5, R5, #1
Decode         : 0096 set R7, #0
Fetch          : 0100 bez R7, #0036
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=35   |   Status=writing   |
|   REG[ 6]   |   Value=35   |   Status=writing   |
|   REG[ 7]   |   Value=11140   |   Status=writing   |
|   REG[ 8]   |   Value=1750   |   Status=valid   |
|   REG[ 9]   |   Value=7000   |   Status=valid   |
|   REG[10]   |   Value=7140   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=34   |   Status=valid   |
|   REG[13]   |   Value=62   |   Status=valid   |
|   REG[14]   |   Value=182   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1054
--------------------------------
Memory 3       : 0076 add R14, R12, R13
Memory 2       : 0080 add R7, R4, R10
Memory 1       : 0084 st R14, R7
Exb 2          : 0088 add R6, R6, #1
Exb 1          : 0092 add R5, R5, #1
EXa            : 0096 set R7, #0
Decode         : 0100 bez R7, #0036
Fetch          : 0104 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=35   |   Status=writing   |
|   REG[ 6]   |   Value=35   |   Status=writing   |
|   REG[ 7]   |   Value=11140   |   Status=writing   |
|   REG[ 8]   |   Value=1750   |   Status=valid   |
|   REG[ 9]   |   Value=7000   |   Status=valid   |
|   REG[10]   |   Value=7140   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=34   |   Status=valid   |
|   REG[13]   |   Value=62   |   Status=valid   |
|   REG[14]   |   Value=182   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1055
--------------------------------
Memory 4       : 0076 add R14, R12, R13
Memory 3       : 0080 add R7, R4, R10
Memory 2       : 0084 st R14, R7
Memory 1       : 0088 add R6, R6, #1
Exb 2          : 0092 add R5, R5, #1
Exb 1          : 0096 set R7, #0
EXa            : 0100 bez R7, #0036
Fetch          : 0036 sub R7, R6, R1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=35   |   Status=writing   |
|   REG[ 6]   |   Value=35   |   Status=writing   |
|   REG[ 7]   |   Value=11140   |   Status=writing   |
|   REG[ 8]   |   Value=1750   |   Status=valid   |
|   REG[ 9]   |   Value=7000   |   Status=valid   |
|   REG[10]   |   Value=7140   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=34   |   Status=valid   |
|   REG[13]   |   Value=62   |   Status=valid   |
|   REG[14]   |   Value=182   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1056
--------------------------------
Writeback      : 0076 add R14, R12, R13
Memory 4       : 0080 add R7, R4, R10
Memory 3       : 0084 st R14, R7
Memory 2       : 0088 add R6, R6, #1
Memory 1       : 0092 add R5, R5, #1
Exb 2          : 0096 set R7, #0
Exb 1          : 0100 bez R7, #0036
Decode         : 0036 sub R7, R6, R1
Fetch          : 0040 bgez R7, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=35   |   Status=writing   |
|   REG[ 6]   |   Value=35   |   Status=writing   |
|   REG[ 7]   |   Value=11140   |   Status=writing   |
|   REG[ 8]   |   Value=1750   |   Status=valid   |
|   REG[ 9]   |   Value=7000   |   Status=valid   |
|   REG[10]   |   Value=7140   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=34   |   Status=valid   |
|   REG[13]   |   Value=62   |   Status=valid   |
|   REG[14]   |   Value=96   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1057
--------------------------------
Writeback      : 0080 add R7, R4, R10
Memory 4       : 0084 st R14, R7
Memory 3       : 0088 add R6, R6, #1
Memory 2       : 0092 add R5, R5, #1
Memory 1       : 0096 set R7, #0
Exb 2          : 0100 bez R7, #0036
EXa            : 0036 sub R7, R6, R1
Decode         : 0040 bgez R7, #0028
Fetch          : 0044 mul R7, R6, #4
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=35   |   Status=writing   |
|   REG[ 6]   |   Value=35   |   Status=writing   |
|   REG[ 7]   |   Value=14140   |   Status=writing   |
|   REG[ 8]   |   Value=1750   |   Status=valid   |
|   REG[ 9]   |   Value=7000   |   Status=valid   |
|   REG[10]   |   Value=7140   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=34   |   Status=valid   |
|   REG[13]   |   Value=62   |   Status=valid   |
|   REG[14]   |   Value=96   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1058
--------------------------------
Writeback      : 0084 st R14, R7
Memory 4       : 0088 add R6, R6, #1
Memory 3       : 0092 add R5, R5, #1
Memory 2       : 0096 set R7, #0
Memory 1       : 0100 bez R7, #0036
Exb 1          : 0036 sub R7, R6, R1
EXa            : 0040 bgez R7, #0028
Fetch          : 0044 mul R7, R6, #4
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=35   |   Status=writing   |
|   REG[ 6]   |   Value=35   |   Status=writing   |
|   REG[ 7]   |   Value=14140   |   Status=writing   |
|   REG[ 8]   |   Value=1750   |   Status=valid   |
|   REG[ 9]   |   Value=7000   |   Status=valid   |
|   REG[10]   |   Value=7140   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=34   |   Status=valid   |
|   REG[13]   |   Value=62   |   Status=valid   |
|   REG[14]   |   Value=96   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1059
--------------------------------
Writeback      : 0088 add R6, R6, #1
Memory 4       : 0092 add R5, R5, #1
Memory 3       : 0096 set R7, #0
Memory 2       : 0100 bez R7, #0036
Exb 2          : 0036 sub R7, R6, R1
Exb 1          : 0040 bgez R7, #0028
Decode         : 0044 mul R7, R6, #4
Fetch          : 0048 mul R8, R5, R1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=35   |   Status=writing   |
|   REG[ 6]   |   Value=36   |   Status=valid   |
|   REG[ 7]   |   Value=14140   |   Status=writing   |
|   REG[ 8]   |   Value=1750   |   Status=valid   |
|   REG[ 9]   |   Value=7000   |   Status=valid   |
|   REG[10]   |   Value=7140   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=34   |   Status=valid   |
|   REG[13]   |   Value=62   |   Status=valid   |
|   REG[14]   |   Value=96   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1060
--------------------------------
Writeback      : 0092 add R5, R5, #1
Memory 4       : 0096 set R7, #0
Memory 3       : 0100 bez R7, #0036
Memory 1       : 0036 sub R7, R6, R1
Exb 2          : 0040 bgez R7, #0028
EXa            : 0044 mul R7, R6, #4
Decode         : 0048 mul R8, R5, R1
Fetch          : 0052 mul R9, R8, #4
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=36   |   Status=valid   |
|   REG[ 6]   |   Value=36   |   Status=valid   |
|   REG[ 7]   |   Value=14140   |   Status=writing   |
|   REG[ 8]   |   Value=1750   |   Status=writing   |
|   REG[ 9]   |   Value=7000   |   Status=valid   |
|   REG[10]   |   Value=7140   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=34   |   Status=valid   |
|   REG[13]   |   Value=62   |   Status=valid   |
|   REG[14]   |   Value=96   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1061
--------------------------------
Writeback      : 0096 set R7, #0
Memory 4       : 0100 bez R7, #0036
Memory 2       : 0036 sub R7, R6, R1
Memory 1       : 0040 bgez R7, #0028
Exb 1          : 0044 mul R7, R6, #4
EXa            : 0048 mul R8, R5, R1
Decode         : 0052 mul R9, R8, #4
Fetch          : 0056 add R10, R7, R9
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=36   |   Status=valid   |
|   REG[ 6]   |   Value=36   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=1750   |   Status=writing   |
|   REG[ 9]   |   Value=7000   |   Status=valid   |
|   REG[10]   |   Value=7140   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=34   |   Status=valid   |
|   REG[13]   |   Value=62   |   Status=valid   |
|   REG[14]   |   Value=96   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1062
--------------------------------
Writeback      : 0100 bez R7, #0036
Memory 3       : 0036 sub R7, R6, R1
Memory 2       : 0040 bgez R7, #0028
Exb 2          : 0044 mul R7, R6, #4
Exb 1          : 0048 mul R8, R5, R1
Decode         : 0052 mul R9, R8, #4
Fetch          : 0056 add R10, R7, R9
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=36   |   Status=valid   |
|   REG[ 6]   |   Value=36   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=1750   |   Status=writing   |
|   REG[ 9]   |   Value=7000   |   Status=valid   |
|   REG[10]   |   Value=7140   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=34   |   Status=valid   |
|   REG[13]   |   Value=62   |   Status=valid   |
|   REG[14]   |   Value=96   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1063
--------------------------------
Memory 4       : 0036 sub R7, R6, R1
Memory 3       : 0040 bgez R7, #0028
Memory 1       : 0044 mul R7, R6, #4
Exb 2          : 0048 mul R8, R5, R1
Decode         : 0052 mul R9, R8, #4
Fetch          : 0056 add R10, R7, R9
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=36   |   Status=valid   |
|   REG[ 6]   |   Value=36   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=1750   |   Status=writing   |
|   REG[ 9]   |   Value=7000   |   Status=writing   |
|   REG[10]   |   Value=7140   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=34   |   Status=valid   |
|   REG[13]   |   Value=62   |   Status=valid   |
|   REG[14]   |   Value=96   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1064
--------------------------------
Writeback      : 0036 sub R7, R6, R1
Memory 4       : 0040 bgez R7, #0028
Memory 2       : 0044 mul R7, R6, #4
Memory 1       : 0048 mul R8, R5, R1
EXa            : 0052 mul R9, R8, #4
Decode         : 0056 add R10, R7, R9
Fetch          : 0060 add R7, R2, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=36   |   Status=valid   |
|   REG[ 6]   |   Value=36   |   Status=valid   |
|   REG[ 7]   |   Value=-14   |   Status=writing   |
|   REG[ 8]   |   Value=1750   |   Status=writing   |
|   REG[ 9]   |   Value=7000   |   Status=writing   |
|   REG[10]   |   Value=7140   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=34   |   Status=valid   |
|   REG[13]   |   Value=62   |   Status=valid   |
|   REG[14]   |   Value=96   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1065
--------------------------------
Writeback      : 0040 bgez R7, #0028
Memory 3       : 0044 mul R7, R6, #4
Memory 2       : 0048 mul R8, R5, R1
Exb 1          : 0052 mul R9, R8, #4
Decode         : 0056 add R10, R7, R9
Fetch          : 0060 add R7, R2, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=36   |   Status=valid   |
|   REG[ 6]   |   Value=36   |   Status=valid   |
|   REG[ 7]   |   Value=-14   |   Status=writing   |
|   REG[ 8]   |   Value=1750   |   Status=writing   |
|   REG[ 9]   |   Value=7000   |   Status=writing   |
|   REG[10]   |   Value=7140   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=34   |   Status=valid   |
|   REG[13]   |   Value=62   |   Status=valid   |
|   REG[14]   |   Value=96   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1066
--------------------------------
Memory 4       : 0044 mul R7, R6, #4
Memory 3       : 0048 mul R8, R5, R1
Exb 2          : 0052 mul R9, R8, #4
Decode         : 0056 add R10, R7, R9
Fetch          : 0060 add R7, R2, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=36   |   Status=valid   |
|   REG[ 6]   |   Value=36   |   Status=valid   |
|   REG[ 7]   |   Value=-14   |   Status=writing   |
|   REG[ 8]   |   Value=1750   |   Status=writing   |
|   REG[ 9]   |   Value=7000   |   Status=writing   |
|   REG[10]   |   Value=7140   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=34   |   Status=valid   |
|   REG[13]   |   Value=62   |   Status=valid   |
|   REG[14]   |   Value=96   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1067
--------------------------------
Writeback      : 0044 mul R7, R6, #4
Memory 4       : 0048 mul R8, R5, R1
Memory 1       : 0052 mul R9, R8, #4
EXa            : 0056 add R10, R7, R9
Decode         : 0060 add R7, R2, R10
Fetch          : 0064 ld R12, R7
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=36   |   Status=valid   |
|   REG[ 6]   |   Value=36   |   Status=valid   |
|   REG[ 7]   |   Value=144   |   Status=writing   |
|   REG[ 8]   |   Value=1750   |   Status=writing   |
|   REG[ 9]   |   Value=7000   |   Status=writing   |
|   REG[10]   |   Value=7140   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=34   |   Status=valid   |
|   REG[13]   |   Value=62   |   Status=valid   |
|   REG[14]   |   Value=96   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1068
--------------------------------
Writeback      : 0048 mul R8, R5, R1
Memory 2       : 0052 mul R9, R8, #4
Exb 1          : 0056 add R10, R7, R9
EXa            : 0060 add R7, R2, R10
Decode         : 0064 ld R12, R7
Fetch          : 0068 add R7, R3, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=36   |   Status=valid   |
|   REG[ 6]   |   Value=36   |   Status=valid   |
|   REG[ 7]   |   Value=144   |   Status=writing   |
|   REG[ 8]   |   Value=1800   |   Status=valid   |
|   REG[ 9]   |   Value=7000   |   Status=writing   |
|   REG[10]   |   Value=7140   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=34   |   Status=writing   |
|   REG[13]   |   Value=62   |   Status=valid   |
|   REG[14]   |   Value=96   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1069
--------------------------------
Memory 3       : 0052 mul R9, R8, #4
Exb 2          : 0056 add R10, R7, R9
Exb 1          : 0060 add R7, R2, R10
EXa            : 0064 ld R12, R7
Decode         : 0068 add R7, R3, R10
Fetch          : 0072 ld R13, R7
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=36   |   Status=valid   |
|   REG[ 6]   |   Value=36   |   Status=valid   |
|   REG[ 7]   |   Value=144   |   Status=writing   |
|   REG[ 8]   |   Value=1800   |   Status=valid   |
|   REG[ 9]   |   Value=7000   |   Status=writing   |
|   REG[10]   |   Value=7140   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=34   |   Status=writing   |
|   REG[13]   |   Value=62   |   Status=valid   |
|   REG[14]   |   Value=96   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1070
--------------------------------
Memory 4       : 0052 mul R9, R8, #4
Memory 1       : 0056 add R10, R7, R9
Exb 2          : 0060 add R7, R2, R10
Exb 1          : 0064 ld R12, R7
EXa            : 0068 add R7, R3, R10
Decode         : 0072 ld R13, R7
Fetch          : 0076 add R14, R12, R13
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=36   |   Status=valid   |
|   REG[ 6]   |   Value=36   |   Status=valid   |
|   REG[ 7]   |   Value=144   |   Status=writing   |
|   REG[ 8]   |   Value=1800   |   Status=valid   |
|   REG[ 9]   |   Value=7000   |   Status=writing   |
|   REG[10]   |   Value=7140   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=34   |   Status=writing   |
|   REG[13]   |   Value=62   |   Status=writing   |
|   REG[14]   |   Value=96   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1071
--------------------------------
Writeback      : 0052 mul R9, R8, #4
Memory 2       : 0056 add R10, R7, R9
Memory 1       : 0060 add R7, R2, R10
Exb 2          : 0064 ld R12, R7
Exb 1          : 0068 add R7, R3, R10
EXa            : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=36   |   Status=valid   |
|   REG[ 6]   |   Value=36   |   Status=valid   |
|   REG[ 7]   |   Value=144   |   Status=writing   |
|   REG[ 8]   |   Value=1800   |   Status=valid   |
|   REG[ 9]   |   Value=7200   |   Status=valid   |
|   REG[10]   |   Value=7140   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=34   |   Status=writing   |
|   REG[13]   |   Value=62   |   Status=writing   |
|   REG[14]   |   Value=96   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1072
--------------------------------
Memory 3       : 0056 add R10, R7, R9
Memory 2       : 0060 add R7, R2, R10
Memory 1       : 0064 ld R12, R7
Exb 2          : 0068 add R7, R3, R10
Exb 1          : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=36   |   Status=valid   |
|   REG[ 6]   |   Value=36   |   Status=valid   |
|   REG[ 7]   |   Value=144   |   Status=writing   |
|   REG[ 8]   |   Value=1800   |   Status=valid   |
|   REG[ 9]   |   Value=7200   |   Status=valid   |
|   REG[10]   |   Value=7140   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=34   |   Status=writing   |
|   REG[13]   |   Value=62   |   Status=writing   |
|   REG[14]   |   Value=96   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1073
--------------------------------
Memory 4       : 0056 add R10, R7, R9
Memory 3       : 0060 add R7, R2, R10
Memory 2       : 0064 ld R12, R7
Memory 1       : 0068 add R7, R3, R10
Exb 2          : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=36   |   Status=valid   |
|   REG[ 6]   |   Value=36   |   Status=valid   |
|   REG[ 7]   |   Value=144   |   Status=writing   |
|   REG[ 8]   |   Value=1800   |   Status=valid   |
|   REG[ 9]   |   Value=7200   |   Status=valid   |
|   REG[10]   |   Value=7140   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=34   |   Status=writing   |
|   REG[13]   |   Value=62   |   Status=writing   |
|   REG[14]   |   Value=96   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1074
--------------------------------
Writeback      : 0056 add R10, R7, R9
Memory 4       : 0060 add R7, R2, R10
Memory 3       : 0064 ld R12, R7
Memory 2       : 0068 add R7, R3, R10
Memory 1       : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=36   |   Status=valid   |
|   REG[ 6]   |   Value=36   |   Status=valid   |
|   REG[ 7]   |   Value=144   |   Status=writing   |
|   REG[ 8]   |   Value=1800   |   Status=valid   |
|   REG[ 9]   |   Value=7200   |   Status=valid   |
|   REG[10]   |   Value=7344   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=34   |   Status=writing   |
|   REG[13]   |   Value=62   |   Status=writing   |
|   REG[14]   |   Value=96   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1075
--------------------------------
Writeback      : 0060 add R7, R2, R10
Memory 4       : 0064 ld R12, R7
Memory 3       : 0068 add R7, R3, R10
Memory 2       : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=36   |   Status=valid   |
|   REG[ 6]   |   Value=36   |   Status=valid   |
|   REG[ 7]   |   Value=8344   |   Status=writing   |
|   REG[ 8]   |   Value=1800   |   Status=valid   |
|   REG[ 9]   |   Value=7200   |   Status=valid   |
|   REG[10]   |   Value=7344   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=34   |   Status=writing   |
|   REG[13]   |   Value=62   |   Status=writing   |
|   REG[14]   |   Value=96   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1076
--------------------------------
Writeback      : 0064 ld R12, R7
Memory 4       : 0068 add R7, R3, R10
Memory 3       : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=36   |   Status=valid   |
|   REG[ 6]   |   Value=36   |   Status=valid   |
|   REG[ 7]   |   Value=8344   |   Status=writing   |
|   REG[ 8]   |   Value=1800   |   Status=valid   |
|   REG[ 9]   |   Value=7200   |   Status=valid   |
|   REG[10]   |   Value=7344   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=110   |   Status=valid   |
|   REG[13]   |   Value=62   |   Status=writing   |
|   REG[14]   |   Value=96   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1077
--------------------------------
Writeback      : 0068 add R7, R3, R10
Memory 4       : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=36   |   Status=valid   |
|   REG[ 6]   |   Value=36   |   Status=valid   |
|   REG[ 7]   |   Value=11344   |   Status=valid   |
|   REG[ 8]   |   Value=1800   |   Status=valid   |
|   REG[ 9]   |   Value=7200   |   Status=valid   |
|   REG[10]   |   Value=7344   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=110   |   Status=valid   |
|   REG[13]   |   Value=62   |   Status=writing   |
|   REG[14]   |   Value=96   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1078
--------------------------------
Writeback      : 0072 ld R13, R7
EXa            : 0076 add R14, R12, R13
Decode         : 0080 add R7, R4, R10
Fetch          : 0084 st R14, R7
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=36   |   Status=valid   |
|   REG[ 6]   |   Value=36   |   Status=valid   |
|   REG[ 7]   |   Value=11344   |   Status=writing   |
|   REG[ 8]   |   Value=1800   |   Status=valid   |
|   REG[ 9]   |   Value=7200   |   Status=valid   |
|   REG[10]   |   Value=7344   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=110   |   Status=valid   |
|   REG[13]   |   Value=118   |   Status=valid   |
|   REG[14]   |   Value=96   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1079
--------------------------------
Exb 1          : 0076 add R14, R12, R13
EXa            : 0080 add R7, R4, R10
Decode         : 0084 st R14, R7
Fetch          : 0088 add R6, R6, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=36   |   Status=valid   |
|   REG[ 6]   |   Value=36   |   Status=valid   |
|   REG[ 7]   |   Value=11344   |   Status=writing   |
|   REG[ 8]   |   Value=1800   |   Status=valid   |
|   REG[ 9]   |   Value=7200   |   Status=valid   |
|   REG[10]   |   Value=7344   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=110   |   Status=valid   |
|   REG[13]   |   Value=118   |   Status=valid   |
|   REG[14]   |   Value=96   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1080
--------------------------------
Exb 2          : 0076 add R14, R12, R13
Exb 1          : 0080 add R7, R4, R10
EXa            : 0084 st R14, R7
Decode         : 0088 add R6, R6, #1
Fetch          : 0092 add R5, R5, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=36   |   Status=valid   |
|   REG[ 6]   |   Value=36   |   Status=writing   |
|   REG[ 7]   |   Value=11344   |   Status=writing   |
|   REG[ 8]   |   Value=1800   |   Status=valid   |
|   REG[ 9]   |   Value=7200   |   Status=valid   |
|   REG[10]   |   Value=7344   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=110   |   Status=valid   |
|   REG[13]   |   Value=118   |   Status=valid   |
|   REG[14]   |   Value=96   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1081
--------------------------------
Memory 1       : 0076 add R14, R12, R13
Exb 2          : 0080 add R7, R4, R10
Exb 1          : 0084 st R14, R7
EXa            : 0088 add R6, R6, #1
Decode         : 0092 add R5, R5, #1
Fetch          : 0096 set R7, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=36   |   Status=writing   |
|   REG[ 6]   |   Value=36   |   Status=writing   |
|   REG[ 7]   |   Value=11344   |   Status=writing   |
|   REG[ 8]   |   Value=1800   |   Status=valid   |
|   REG[ 9]   |   Value=7200   |   Status=valid   |
|   REG[10]   |   Value=7344   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=110   |   Status=valid   |
|   REG[13]   |   Value=118   |   Status=valid   |
|   REG[14]   |   Value=96   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1082
--------------------------------
Memory 2       : 0076 add R14, R12, R13
Memory 1       : 0080 add R7, R4, R10
Exb 2          : 0084 st R14, R7
Exb 1          : 0088 add R6, R6, #1
EXa            : 0092 add R5, R5, #1
Decode         : 0096 set R7, #0
Fetch          : 0100 bez R7, #0036
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=36   |   Status=writing   |
|   REG[ 6]   |   Value=36   |   Status=writing   |
|   REG[ 7]   |   Value=11344   |   Status=writing   |
|   REG[ 8]   |   Value=1800   |   Status=valid   |
|   REG[ 9]   |   Value=7200   |   Status=valid   |
|   REG[10]   |   Value=7344   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=110   |   Status=valid   |
|   REG[13]   |   Value=118   |   Status=valid   |
|   REG[14]   |   Value=96   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1083
--------------------------------
Memory 3       : 0076 add R14, R12, R13
Memory 2       : 0080 add R7, R4, R10
Memory 1       : 0084 st R14, R7
Exb 2          : 0088 add R6, R6, #1
Exb 1          : 0092 add R5, R5, #1
EXa            : 0096 set R7, #0
Decode         : 0100 bez R7, #0036
Fetch          : 0104 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=36   |   Status=writing   |
|   REG[ 6]   |   Value=36   |   Status=writing   |
|   REG[ 7]   |   Value=11344   |   Status=writing   |
|   REG[ 8]   |   Value=1800   |   Status=valid   |
|   REG[ 9]   |   Value=7200   |   Status=valid   |
|   REG[10]   |   Value=7344   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=110   |   Status=valid   |
|   REG[13]   |   Value=118   |   Status=valid   |
|   REG[14]   |   Value=96   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1084
--------------------------------
Memory 4       : 0076 add R14, R12, R13
Memory 3       : 0080 add R7, R4, R10
Memory 2       : 0084 st R14, R7
Memory 1       : 0088 add R6, R6, #1
Exb 2          : 0092 add R5, R5, #1
Exb 1          : 0096 set R7, #0
EXa            : 0100 bez R7, #0036
Fetch          : 0036 sub R7, R6, R1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=36   |   Status=writing   |
|   REG[ 6]   |   Value=36   |   Status=writing   |
|   REG[ 7]   |   Value=11344   |   Status=writing   |
|   REG[ 8]   |   Value=1800   |   Status=valid   |
|   REG[ 9]   |   Value=7200   |   Status=valid   |
|   REG[10]   |   Value=7344   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=110   |   Status=valid   |
|   REG[13]   |   Value=118   |   Status=valid   |
|   REG[14]   |   Value=96   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1085
--------------------------------
Writeback      : 0076 add R14, R12, R13
Memory 4       : 0080 add R7, R4, R10
Memory 3       : 0084 st R14, R7
Memory 2       : 0088 add R6, R6, #1
Memory 1       : 0092 add R5, R5, #1
Exb 2          : 0096 set R7, #0
Exb 1          : 0100 bez R7, #0036
Decode         : 0036 sub R7, R6, R1
Fetch          : 0040 bgez R7, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=36   |   Status=writing   |
|   REG[ 6]   |   Value=36   |   Status=writing   |
|   REG[ 7]   |   Value=11344   |   Status=writing   |
|   REG[ 8]   |   Value=1800   |   Status=valid   |
|   REG[ 9]   |   Value=7200   |   Status=valid   |
|   REG[10]   |   Value=7344   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=110   |   Status=valid   |
|   REG[13]   |   Value=118   |   Status=valid   |
|   REG[14]   |   Value=228   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1086
--------------------------------
Writeback      : 0080 add R7, R4, R10
Memory 4       : 0084 st R14, R7
Memory 3       : 0088 add R6, R6, #1
Memory 2       : 0092 add R5, R5, #1
Memory 1       : 0096 set R7, #0
Exb 2          : 0100 bez R7, #0036
EXa            : 0036 sub R7, R6, R1
Decode         : 0040 bgez R7, #0028
Fetch          : 0044 mul R7, R6, #4
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=36   |   Status=writing   |
|   REG[ 6]   |   Value=36   |   Status=writing   |
|   REG[ 7]   |   Value=14344   |   Status=writing   |
|   REG[ 8]   |   Value=1800   |   Status=valid   |
|   REG[ 9]   |   Value=7200   |   Status=valid   |
|   REG[10]   |   Value=7344   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=110   |   Status=valid   |
|   REG[13]   |   Value=118   |   Status=valid   |
|   REG[14]   |   Value=228   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1087
--------------------------------
Writeback      : 0084 st R14, R7
Memory 4       : 0088 add R6, R6, #1
Memory 3       : 0092 add R5, R5, #1
Memory 2       : 0096 set R7, #0
Memory 1       : 0100 bez R7, #0036
Exb 1          : 0036 sub R7, R6, R1
EXa            : 0040 bgez R7, #0028
Fetch          : 0044 mul R7, R6, #4
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=36   |   Status=writing   |
|   REG[ 6]   |   Value=36   |   Status=writing   |
|   REG[ 7]   |   Value=14344   |   Status=writing   |
|   REG[ 8]   |   Value=1800   |   Status=valid   |
|   REG[ 9]   |   Value=7200   |   Status=valid   |
|   REG[10]   |   Value=7344   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=110   |   Status=valid   |
|   REG[13]   |   Value=118   |   Status=valid   |
|   REG[14]   |   Value=228   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1088
--------------------------------
Writeback      : 0088 add R6, R6, #1
Memory 4       : 0092 add R5, R5, #1
Memory 3       : 0096 set R7, #0
Memory 2       : 0100 bez R7, #0036
Exb 2          : 0036 sub R7, R6, R1
Exb 1          : 0040 bgez R7, #0028
Decode         : 0044 mul R7, R6, #4
Fetch          : 0048 mul R8, R5, R1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=36   |   Status=writing   |
|   REG[ 6]   |   Value=37   |   Status=valid   |
|   REG[ 7]   |   Value=14344   |   Status=writing   |
|   REG[ 8]   |   Value=1800   |   Status=valid   |
|   REG[ 9]   |   Value=7200   |   Status=valid   |
|   REG[10]   |   Value=7344   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=110   |   Status=valid   |
|   REG[13]   |   Value=118   |   Status=valid   |
|   REG[14]   |   Value=228   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1089
--------------------------------
Writeback      : 0092 add R5, R5, #1
Memory 4       : 0096 set R7, #0
Memory 3       : 0100 bez R7, #0036
Memory 1       : 0036 sub R7, R6, R1
Exb 2          : 0040 bgez R7, #0028
EXa            : 0044 mul R7, R6, #4
Decode         : 0048 mul R8, R5, R1
Fetch          : 0052 mul R9, R8, #4
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=37   |   Status=valid   |
|   REG[ 6]   |   Value=37   |   Status=valid   |
|   REG[ 7]   |   Value=14344   |   Status=writing   |
|   REG[ 8]   |   Value=1800   |   Status=writing   |
|   REG[ 9]   |   Value=7200   |   Status=valid   |
|   REG[10]   |   Value=7344   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=110   |   Status=valid   |
|   REG[13]   |   Value=118   |   Status=valid   |
|   REG[14]   |   Value=228   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1090
--------------------------------
Writeback      : 0096 set R7, #0
Memory 4       : 0100 bez R7, #0036
Memory 2       : 0036 sub R7, R6, R1
Memory 1       : 0040 bgez R7, #0028
Exb 1          : 0044 mul R7, R6, #4
EXa            : 0048 mul R8, R5, R1
Decode         : 0052 mul R9, R8, #4
Fetch          : 0056 add R10, R7, R9
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=37   |   Status=valid   |
|   REG[ 6]   |   Value=37   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=1800   |   Status=writing   |
|   REG[ 9]   |   Value=7200   |   Status=valid   |
|   REG[10]   |   Value=7344   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=110   |   Status=valid   |
|   REG[13]   |   Value=118   |   Status=valid   |
|   REG[14]   |   Value=228   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1091
--------------------------------
Writeback      : 0100 bez R7, #0036
Memory 3       : 0036 sub R7, R6, R1
Memory 2       : 0040 bgez R7, #0028
Exb 2          : 0044 mul R7, R6, #4
Exb 1          : 0048 mul R8, R5, R1
Decode         : 0052 mul R9, R8, #4
Fetch          : 0056 add R10, R7, R9
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=37   |   Status=valid   |
|   REG[ 6]   |   Value=37   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=1800   |   Status=writing   |
|   REG[ 9]   |   Value=7200   |   Status=valid   |
|   REG[10]   |   Value=7344   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=110   |   Status=valid   |
|   REG[13]   |   Value=118   |   Status=valid   |
|   REG[14]   |   Value=228   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1092
--------------------------------
Memory 4       : 0036 sub R7, R6, R1
Memory 3       : 0040 bgez R7, #0028
Memory 1       : 0044 mul R7, R6, #4
Exb 2          : 0048 mul R8, R5, R1
Decode         : 0052 mul R9, R8, #4
Fetch          : 0056 add R10, R7, R9
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=37   |   Status=valid   |
|   REG[ 6]   |   Value=37   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=1800   |   Status=writing   |
|   REG[ 9]   |   Value=7200   |   Status=writing   |
|   REG[10]   |   Value=7344   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=110   |   Status=valid   |
|   REG[13]   |   Value=118   |   Status=valid   |
|   REG[14]   |   Value=228   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1093
--------------------------------
Writeback      : 0036 sub R7, R6, R1
Memory 4       : 0040 bgez R7, #0028
Memory 2       : 0044 mul R7, R6, #4
Memory 1       : 0048 mul R8, R5, R1
EXa            : 0052 mul R9, R8, #4
Decode         : 0056 add R10, R7, R9
Fetch          : 0060 add R7, R2, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=37   |   Status=valid   |
|   REG[ 6]   |   Value=37   |   Status=valid   |
|   REG[ 7]   |   Value=-13   |   Status=writing   |
|   REG[ 8]   |   Value=1800   |   Status=writing   |
|   REG[ 9]   |   Value=7200   |   Status=writing   |
|   REG[10]   |   Value=7344   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=110   |   Status=valid   |
|   REG[13]   |   Value=118   |   Status=valid   |
|   REG[14]   |   Value=228   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1094
--------------------------------
Writeback      : 0040 bgez R7, #0028
Memory 3       : 0044 mul R7, R6, #4
Memory 2       : 0048 mul R8, R5, R1
Exb 1          : 0052 mul R9, R8, #4
Decode         : 0056 add R10, R7, R9
Fetch          : 0060 add R7, R2, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=37   |   Status=valid   |
|   REG[ 6]   |   Value=37   |   Status=valid   |
|   REG[ 7]   |   Value=-13   |   Status=writing   |
|   REG[ 8]   |   Value=1800   |   Status=writing   |
|   REG[ 9]   |   Value=7200   |   Status=writing   |
|   REG[10]   |   Value=7344   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=110   |   Status=valid   |
|   REG[13]   |   Value=118   |   Status=valid   |
|   REG[14]   |   Value=228   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1095
--------------------------------
Memory 4       : 0044 mul R7, R6, #4
Memory 3       : 0048 mul R8, R5, R1
Exb 2          : 0052 mul R9, R8, #4
Decode         : 0056 add R10, R7, R9
Fetch          : 0060 add R7, R2, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=37   |   Status=valid   |
|   REG[ 6]   |   Value=37   |   Status=valid   |
|   REG[ 7]   |   Value=-13   |   Status=writing   |
|   REG[ 8]   |   Value=1800   |   Status=writing   |
|   REG[ 9]   |   Value=7200   |   Status=writing   |
|   REG[10]   |   Value=7344   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=110   |   Status=valid   |
|   REG[13]   |   Value=118   |   Status=valid   |
|   REG[14]   |   Value=228   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1096
--------------------------------
Writeback      : 0044 mul R7, R6, #4
Memory 4       : 0048 mul R8, R5, R1
Memory 1       : 0052 mul R9, R8, #4
EXa            : 0056 add R10, R7, R9
Decode         : 0060 add R7, R2, R10
Fetch          : 0064 ld R12, R7
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=37   |   Status=valid   |
|   REG[ 6]   |   Value=37   |   Status=valid   |
|   REG[ 7]   |   Value=148   |   Status=writing   |
|   REG[ 8]   |   Value=1800   |   Status=writing   |
|   REG[ 9]   |   Value=7200   |   Status=writing   |
|   REG[10]   |   Value=7344   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=110   |   Status=valid   |
|   REG[13]   |   Value=118   |   Status=valid   |
|   REG[14]   |   Value=228   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1097
--------------------------------
Writeback      : 0048 mul R8, R5, R1
Memory 2       : 0052 mul R9, R8, #4
Exb 1          : 0056 add R10, R7, R9
EXa            : 0060 add R7, R2, R10
Decode         : 0064 ld R12, R7
Fetch          : 0068 add R7, R3, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=37   |   Status=valid   |
|   REG[ 6]   |   Value=37   |   Status=valid   |
|   REG[ 7]   |   Value=148   |   Status=writing   |
|   REG[ 8]   |   Value=1850   |   Status=valid   |
|   REG[ 9]   |   Value=7200   |   Status=writing   |
|   REG[10]   |   Value=7344   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=110   |   Status=writing   |
|   REG[13]   |   Value=118   |   Status=valid   |
|   REG[14]   |   Value=228   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1098
--------------------------------
Memory 3       : 0052 mul R9, R8, #4
Exb 2          : 0056 add R10, R7, R9
Exb 1          : 0060 add R7, R2, R10
EXa            : 0064 ld R12, R7
Decode         : 0068 add R7, R3, R10
Fetch          : 0072 ld R13, R7
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=37   |   Status=valid   |
|   REG[ 6]   |   Value=37   |   Status=valid   |
|   REG[ 7]   |   Value=148   |   Status=writing   |
|   REG[ 8]   |   Value=1850   |   Status=valid   |
|   REG[ 9]   |   Value=7200   |   Status=writing   |
|   REG[10]   |   Value=7344   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=110   |   Status=writing   |
|   REG[13]   |   Value=118   |   Status=valid   |
|   REG[14]   |   Value=228   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1099
--------------------------------
Memory 4       : 0052 mul R9, R8, #4
Memory 1       : 0056 add R10, R7, R9
Exb 2          : 0060 add R7, R2, R10
Exb 1          : 0064 ld R12, R7
EXa            : 0068 add R7, R3, R10
Decode         : 0072 ld R13, R7
Fetch          : 0076 add R14, R12, R13
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=37   |   Status=valid   |
|   REG[ 6]   |   Value=37   |   Status=valid   |
|   REG[ 7]   |   Value=148   |   Status=writing   |
|   REG[ 8]   |   Value=1850   |   Status=valid   |
|   REG[ 9]   |   Value=7200   |   Status=writing   |
|   REG[10]   |   Value=7344   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=110   |   Status=writing   |
|   REG[13]   |   Value=118   |   Status=writing   |
|   REG[14]   |   Value=228   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1100
--------------------------------
Writeback      : 0052 mul R9, R8, #4
Memory 2       : 0056 add R10, R7, R9
Memory 1       : 0060 add R7, R2, R10
Exb 2          : 0064 ld R12, R7
Exb 1          : 0068 add R7, R3, R10
EXa            : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=37   |   Status=valid   |
|   REG[ 6]   |   Value=37   |   Status=valid   |
|   REG[ 7]   |   Value=148   |   Status=writing   |
|   REG[ 8]   |   Value=1850   |   Status=valid   |
|   REG[ 9]   |   Value=7400   |   Status=valid   |
|   REG[10]   |   Value=7344   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=110   |   Status=writing   |
|   REG[13]   |   Value=118   |   Status=writing   |
|   REG[14]   |   Value=228   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1101
--------------------------------
Memory 3       : 0056 add R10, R7, R9
Memory 2       : 0060 add R7, R2, R10
Memory 1       : 0064 ld R12, R7
Exb 2          : 0068 add R7, R3, R10
Exb 1          : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=37   |   Status=valid   |
|   REG[ 6]   |   Value=37   |   Status=valid   |
|   REG[ 7]   |   Value=148   |   Status=writing   |
|   REG[ 8]   |   Value=1850   |   Status=valid   |
|   REG[ 9]   |   Value=7400   |   Status=valid   |
|   REG[10]   |   Value=7344   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=110   |   Status=writing   |
|   REG[13]   |   Value=118   |   Status=writing   |
|   REG[14]   |   Value=228   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1102
--------------------------------
Memory 4       : 0056 add R10, R7, R9
Memory 3       : 0060 add R7, R2, R10
Memory 2       : 0064 ld R12, R7
Memory 1       : 0068 add R7, R3, R10
Exb 2          : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=37   |   Status=valid   |
|   REG[ 6]   |   Value=37   |   Status=valid   |
|   REG[ 7]   |   Value=148   |   Status=writing   |
|   REG[ 8]   |   Value=1850   |   Status=valid   |
|   REG[ 9]   |   Value=7400   |   Status=valid   |
|   REG[10]   |   Value=7344   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=110   |   Status=writing   |
|   REG[13]   |   Value=118   |   Status=writing   |
|   REG[14]   |   Value=228   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1103
--------------------------------
Writeback      : 0056 add R10, R7, R9
Memory 4       : 0060 add R7, R2, R10
Memory 3       : 0064 ld R12, R7
Memory 2       : 0068 add R7, R3, R10
Memory 1       : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=37   |   Status=valid   |
|   REG[ 6]   |   Value=37   |   Status=valid   |
|   REG[ 7]   |   Value=148   |   Status=writing   |
|   REG[ 8]   |   Value=1850   |   Status=valid   |
|   REG[ 9]   |   Value=7400   |   Status=valid   |
|   REG[10]   |   Value=7548   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=110   |   Status=writing   |
|   REG[13]   |   Value=118   |   Status=writing   |
|   REG[14]   |   Value=228   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1104
--------------------------------
Writeback      : 0060 add R7, R2, R10
Memory 4       : 0064 ld R12, R7
Memory 3       : 0068 add R7, R3, R10
Memory 2       : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=37   |   Status=valid   |
|   REG[ 6]   |   Value=37   |   Status=valid   |
|   REG[ 7]   |   Value=8548   |   Status=writing   |
|   REG[ 8]   |   Value=1850   |   Status=valid   |
|   REG[ 9]   |   Value=7400   |   Status=valid   |
|   REG[10]   |   Value=7548   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=110   |   Status=writing   |
|   REG[13]   |   Value=118   |   Status=writing   |
|   REG[14]   |   Value=228   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1105
--------------------------------
Writeback      : 0064 ld R12, R7
Memory 4       : 0068 add R7, R3, R10
Memory 3       : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=37   |   Status=valid   |
|   REG[ 6]   |   Value=37   |   Status=valid   |
|   REG[ 7]   |   Value=8548   |   Status=writing   |
|   REG[ 8]   |   Value=1850   |   Status=valid   |
|   REG[ 9]   |   Value=7400   |   Status=valid   |
|   REG[10]   |   Value=7548   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=58   |   Status=valid   |
|   REG[13]   |   Value=118   |   Status=writing   |
|   REG[14]   |   Value=228   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1106
--------------------------------
Writeback      : 0068 add R7, R3, R10
Memory 4       : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=37   |   Status=valid   |
|   REG[ 6]   |   Value=37   |   Status=valid   |
|   REG[ 7]   |   Value=11548   |   Status=valid   |
|   REG[ 8]   |   Value=1850   |   Status=valid   |
|   REG[ 9]   |   Value=7400   |   Status=valid   |
|   REG[10]   |   Value=7548   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=58   |   Status=valid   |
|   REG[13]   |   Value=118   |   Status=writing   |
|   REG[14]   |   Value=228   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1107
--------------------------------
Writeback      : 0072 ld R13, R7
EXa            : 0076 add R14, R12, R13
Decode         : 0080 add R7, R4, R10
Fetch          : 0084 st R14, R7
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=37   |   Status=valid   |
|   REG[ 6]   |   Value=37   |   Status=valid   |
|   REG[ 7]   |   Value=11548   |   Status=writing   |
|   REG[ 8]   |   Value=1850   |   Status=valid   |
|   REG[ 9]   |   Value=7400   |   Status=valid   |
|   REG[10]   |   Value=7548   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=58   |   Status=valid   |
|   REG[13]   |   Value=113   |   Status=valid   |
|   REG[14]   |   Value=228   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1108
--------------------------------
Exb 1          : 0076 add R14, R12, R13
EXa            : 0080 add R7, R4, R10
Decode         : 0084 st R14, R7
Fetch          : 0088 add R6, R6, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=37   |   Status=valid   |
|   REG[ 6]   |   Value=37   |   Status=valid   |
|   REG[ 7]   |   Value=11548   |   Status=writing   |
|   REG[ 8]   |   Value=1850   |   Status=valid   |
|   REG[ 9]   |   Value=7400   |   Status=valid   |
|   REG[10]   |   Value=7548   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=58   |   Status=valid   |
|   REG[13]   |   Value=113   |   Status=valid   |
|   REG[14]   |   Value=228   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1109
--------------------------------
Exb 2          : 0076 add R14, R12, R13
Exb 1          : 0080 add R7, R4, R10
EXa            : 0084 st R14, R7
Decode         : 0088 add R6, R6, #1
Fetch          : 0092 add R5, R5, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=37   |   Status=valid   |
|   REG[ 6]   |   Value=37   |   Status=writing   |
|   REG[ 7]   |   Value=11548   |   Status=writing   |
|   REG[ 8]   |   Value=1850   |   Status=valid   |
|   REG[ 9]   |   Value=7400   |   Status=valid   |
|   REG[10]   |   Value=7548   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=58   |   Status=valid   |
|   REG[13]   |   Value=113   |   Status=valid   |
|   REG[14]   |   Value=228   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1110
--------------------------------
Memory 1       : 0076 add R14, R12, R13
Exb 2          : 0080 add R7, R4, R10
Exb 1          : 0084 st R14, R7
EXa            : 0088 add R6, R6, #1
Decode         : 0092 add R5, R5, #1
Fetch          : 0096 set R7, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=37   |   Status=writing   |
|   REG[ 6]   |   Value=37   |   Status=writing   |
|   REG[ 7]   |   Value=11548   |   Status=writing   |
|   REG[ 8]   |   Value=1850   |   Status=valid   |
|   REG[ 9]   |   Value=7400   |   Status=valid   |
|   REG[10]   |   Value=7548   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=58   |   Status=valid   |
|   REG[13]   |   Value=113   |   Status=valid   |
|   REG[14]   |   Value=228   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1111
--------------------------------
Memory 2       : 0076 add R14, R12, R13
Memory 1       : 0080 add R7, R4, R10
Exb 2          : 0084 st R14, R7
Exb 1          : 0088 add R6, R6, #1
EXa            : 0092 add R5, R5, #1
Decode         : 0096 set R7, #0
Fetch          : 0100 bez R7, #0036
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=37   |   Status=writing   |
|   REG[ 6]   |   Value=37   |   Status=writing   |
|   REG[ 7]   |   Value=11548   |   Status=writing   |
|   REG[ 8]   |   Value=1850   |   Status=valid   |
|   REG[ 9]   |   Value=7400   |   Status=valid   |
|   REG[10]   |   Value=7548   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=58   |   Status=valid   |
|   REG[13]   |   Value=113   |   Status=valid   |
|   REG[14]   |   Value=228   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1112
--------------------------------
Memory 3       : 0076 add R14, R12, R13
Memory 2       : 0080 add R7, R4, R10
Memory 1       : 0084 st R14, R7
Exb 2          : 0088 add R6, R6, #1
Exb 1          : 0092 add R5, R5, #1
EXa            : 0096 set R7, #0
Decode         : 0100 bez R7, #0036
Fetch          : 0104 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=37   |   Status=writing   |
|   REG[ 6]   |   Value=37   |   Status=writing   |
|   REG[ 7]   |   Value=11548   |   Status=writing   |
|   REG[ 8]   |   Value=1850   |   Status=valid   |
|   REG[ 9]   |   Value=7400   |   Status=valid   |
|   REG[10]   |   Value=7548   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=58   |   Status=valid   |
|   REG[13]   |   Value=113   |   Status=valid   |
|   REG[14]   |   Value=228   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1113
--------------------------------
Memory 4       : 0076 add R14, R12, R13
Memory 3       : 0080 add R7, R4, R10
Memory 2       : 0084 st R14, R7
Memory 1       : 0088 add R6, R6, #1
Exb 2          : 0092 add R5, R5, #1
Exb 1          : 0096 set R7, #0
EXa            : 0100 bez R7, #0036
Fetch          : 0036 sub R7, R6, R1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=37   |   Status=writing   |
|   REG[ 6]   |   Value=37   |   Status=writing   |
|   REG[ 7]   |   Value=11548   |   Status=writing   |
|   REG[ 8]   |   Value=1850   |   Status=valid   |
|   REG[ 9]   |   Value=7400   |   Status=valid   |
|   REG[10]   |   Value=7548   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=58   |   Status=valid   |
|   REG[13]   |   Value=113   |   Status=valid   |
|   REG[14]   |   Value=228   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1114
--------------------------------
Writeback      : 0076 add R14, R12, R13
Memory 4       : 0080 add R7, R4, R10
Memory 3       : 0084 st R14, R7
Memory 2       : 0088 add R6, R6, #1
Memory 1       : 0092 add R5, R5, #1
Exb 2          : 0096 set R7, #0
Exb 1          : 0100 bez R7, #0036
Decode         : 0036 sub R7, R6, R1
Fetch          : 0040 bgez R7, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=37   |   Status=writing   |
|   REG[ 6]   |   Value=37   |   Status=writing   |
|   REG[ 7]   |   Value=11548   |   Status=writing   |
|   REG[ 8]   |   Value=1850   |   Status=valid   |
|   REG[ 9]   |   Value=7400   |   Status=valid   |
|   REG[10]   |   Value=7548   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=58   |   Status=valid   |
|   REG[13]   |   Value=113   |   Status=valid   |
|   REG[14]   |   Value=171   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1115
--------------------------------
Writeback      : 0080 add R7, R4, R10
Memory 4       : 0084 st R14, R7
Memory 3       : 0088 add R6, R6, #1
Memory 2       : 0092 add R5, R5, #1
Memory 1       : 0096 set R7, #0
Exb 2          : 0100 bez R7, #0036
EXa            : 0036 sub R7, R6, R1
Decode         : 0040 bgez R7, #0028
Fetch          : 0044 mul R7, R6, #4
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=37   |   Status=writing   |
|   REG[ 6]   |   Value=37   |   Status=writing   |
|   REG[ 7]   |   Value=14548   |   Status=writing   |
|   REG[ 8]   |   Value=1850   |   Status=valid   |
|   REG[ 9]   |   Value=7400   |   Status=valid   |
|   REG[10]   |   Value=7548   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=58   |   Status=valid   |
|   REG[13]   |   Value=113   |   Status=valid   |
|   REG[14]   |   Value=171   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1116
--------------------------------
Writeback      : 0084 st R14, R7
Memory 4       : 0088 add R6, R6, #1
Memory 3       : 0092 add R5, R5, #1
Memory 2       : 0096 set R7, #0
Memory 1       : 0100 bez R7, #0036
Exb 1          : 0036 sub R7, R6, R1
EXa            : 0040 bgez R7, #0028
Fetch          : 0044 mul R7, R6, #4
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=37   |   Status=writing   |
|   REG[ 6]   |   Value=37   |   Status=writing   |
|   REG[ 7]   |   Value=14548   |   Status=writing   |
|   REG[ 8]   |   Value=1850   |   Status=valid   |
|   REG[ 9]   |   Value=7400   |   Status=valid   |
|   REG[10]   |   Value=7548   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=58   |   Status=valid   |
|   REG[13]   |   Value=113   |   Status=valid   |
|   REG[14]   |   Value=171   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1117
--------------------------------
Writeback      : 0088 add R6, R6, #1
Memory 4       : 0092 add R5, R5, #1
Memory 3       : 0096 set R7, #0
Memory 2       : 0100 bez R7, #0036
Exb 2          : 0036 sub R7, R6, R1
Exb 1          : 0040 bgez R7, #0028
Decode         : 0044 mul R7, R6, #4
Fetch          : 0048 mul R8, R5, R1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=37   |   Status=writing   |
|   REG[ 6]   |   Value=38   |   Status=valid   |
|   REG[ 7]   |   Value=14548   |   Status=writing   |
|   REG[ 8]   |   Value=1850   |   Status=valid   |
|   REG[ 9]   |   Value=7400   |   Status=valid   |
|   REG[10]   |   Value=7548   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=58   |   Status=valid   |
|   REG[13]   |   Value=113   |   Status=valid   |
|   REG[14]   |   Value=171   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1118
--------------------------------
Writeback      : 0092 add R5, R5, #1
Memory 4       : 0096 set R7, #0
Memory 3       : 0100 bez R7, #0036
Memory 1       : 0036 sub R7, R6, R1
Exb 2          : 0040 bgez R7, #0028
EXa            : 0044 mul R7, R6, #4
Decode         : 0048 mul R8, R5, R1
Fetch          : 0052 mul R9, R8, #4
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=38   |   Status=valid   |
|   REG[ 6]   |   Value=38   |   Status=valid   |
|   REG[ 7]   |   Value=14548   |   Status=writing   |
|   REG[ 8]   |   Value=1850   |   Status=writing   |
|   REG[ 9]   |   Value=7400   |   Status=valid   |
|   REG[10]   |   Value=7548   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=58   |   Status=valid   |
|   REG[13]   |   Value=113   |   Status=valid   |
|   REG[14]   |   Value=171   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1119
--------------------------------
Writeback      : 0096 set R7, #0
Memory 4       : 0100 bez R7, #0036
Memory 2       : 0036 sub R7, R6, R1
Memory 1       : 0040 bgez R7, #0028
Exb 1          : 0044 mul R7, R6, #4
EXa            : 0048 mul R8, R5, R1
Decode         : 0052 mul R9, R8, #4
Fetch          : 0056 add R10, R7, R9
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=38   |   Status=valid   |
|   REG[ 6]   |   Value=38   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=1850   |   Status=writing   |
|   REG[ 9]   |   Value=7400   |   Status=valid   |
|   REG[10]   |   Value=7548   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=58   |   Status=valid   |
|   REG[13]   |   Value=113   |   Status=valid   |
|   REG[14]   |   Value=171   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1120
--------------------------------
Writeback      : 0100 bez R7, #0036
Memory 3       : 0036 sub R7, R6, R1
Memory 2       : 0040 bgez R7, #0028
Exb 2          : 0044 mul R7, R6, #4
Exb 1          : 0048 mul R8, R5, R1
Decode         : 0052 mul R9, R8, #4
Fetch          : 0056 add R10, R7, R9
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=38   |   Status=valid   |
|   REG[ 6]   |   Value=38   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=1850   |   Status=writing   |
|   REG[ 9]   |   Value=7400   |   Status=valid   |
|   REG[10]   |   Value=7548   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=58   |   Status=valid   |
|   REG[13]   |   Value=113   |   Status=valid   |
|   REG[14]   |   Value=171   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1121
--------------------------------
Memory 4       : 0036 sub R7, R6, R1
Memory 3       : 0040 bgez R7, #0028
Memory 1       : 0044 mul R7, R6, #4
Exb 2          : 0048 mul R8, R5, R1
Decode         : 0052 mul R9, R8, #4
Fetch          : 0056 add R10, R7, R9
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=38   |   Status=valid   |
|   REG[ 6]   |   Value=38   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=1850   |   Status=writing   |
|   REG[ 9]   |   Value=7400   |   Status=writing   |
|   REG[10]   |   Value=7548   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=58   |   Status=valid   |
|   REG[13]   |   Value=113   |   Status=valid   |
|   REG[14]   |   Value=171   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1122
--------------------------------
Writeback      : 0036 sub R7, R6, R1
Memory 4       : 0040 bgez R7, #0028
Memory 2       : 0044 mul R7, R6, #4
Memory 1       : 0048 mul R8, R5, R1
EXa            : 0052 mul R9, R8, #4
Decode         : 0056 add R10, R7, R9
Fetch          : 0060 add R7, R2, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=38   |   Status=valid   |
|   REG[ 6]   |   Value=38   |   Status=valid   |
|   REG[ 7]   |   Value=-12   |   Status=writing   |
|   REG[ 8]   |   Value=1850   |   Status=writing   |
|   REG[ 9]   |   Value=7400   |   Status=writing   |
|   REG[10]   |   Value=7548   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=58   |   Status=valid   |
|   REG[13]   |   Value=113   |   Status=valid   |
|   REG[14]   |   Value=171   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1123
--------------------------------
Writeback      : 0040 bgez R7, #0028
Memory 3       : 0044 mul R7, R6, #4
Memory 2       : 0048 mul R8, R5, R1
Exb 1          : 0052 mul R9, R8, #4
Decode         : 0056 add R10, R7, R9
Fetch          : 0060 add R7, R2, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=38   |   Status=valid   |
|   REG[ 6]   |   Value=38   |   Status=valid   |
|   REG[ 7]   |   Value=-12   |   Status=writing   |
|   REG[ 8]   |   Value=1850   |   Status=writing   |
|   REG[ 9]   |   Value=7400   |   Status=writing   |
|   REG[10]   |   Value=7548   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=58   |   Status=valid   |
|   REG[13]   |   Value=113   |   Status=valid   |
|   REG[14]   |   Value=171   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1124
--------------------------------
Memory 4       : 0044 mul R7, R6, #4
Memory 3       : 0048 mul R8, R5, R1
Exb 2          : 0052 mul R9, R8, #4
Decode         : 0056 add R10, R7, R9
Fetch          : 0060 add R7, R2, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=38   |   Status=valid   |
|   REG[ 6]   |   Value=38   |   Status=valid   |
|   REG[ 7]   |   Value=-12   |   Status=writing   |
|   REG[ 8]   |   Value=1850   |   Status=writing   |
|   REG[ 9]   |   Value=7400   |   Status=writing   |
|   REG[10]   |   Value=7548   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=58   |   Status=valid   |
|   REG[13]   |   Value=113   |   Status=valid   |
|   REG[14]   |   Value=171   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1125
--------------------------------
Writeback      : 0044 mul R7, R6, #4
Memory 4       : 0048 mul R8, R5, R1
Memory 1       : 0052 mul R9, R8, #4
EXa            : 0056 add R10, R7, R9
Decode         : 0060 add R7, R2, R10
Fetch          : 0064 ld R12, R7
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=38   |   Status=valid   |
|   REG[ 6]   |   Value=38   |   Status=valid   |
|   REG[ 7]   |   Value=152   |   Status=writing   |
|   REG[ 8]   |   Value=1850   |   Status=writing   |
|   REG[ 9]   |   Value=7400   |   Status=writing   |
|   REG[10]   |   Value=7548   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=58   |   Status=valid   |
|   REG[13]   |   Value=113   |   Status=valid   |
|   REG[14]   |   Value=171   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1126
--------------------------------
Writeback      : 0048 mul R8, R5, R1
Memory 2       : 0052 mul R9, R8, #4
Exb 1          : 0056 add R10, R7, R9
EXa            : 0060 add R7, R2, R10
Decode         : 0064 ld R12, R7
Fetch          : 0068 add R7, R3, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=38   |   Status=valid   |
|   REG[ 6]   |   Value=38   |   Status=valid   |
|   REG[ 7]   |   Value=152   |   Status=writing   |
|   REG[ 8]   |   Value=1900   |   Status=valid   |
|   REG[ 9]   |   Value=7400   |   Status=writing   |
|   REG[10]   |   Value=7548   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=58   |   Status=writing   |
|   REG[13]   |   Value=113   |   Status=valid   |
|   REG[14]   |   Value=171   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1127
--------------------------------
Memory 3       : 0052 mul R9, R8, #4
Exb 2          : 0056 add R10, R7, R9
Exb 1          : 0060 add R7, R2, R10
EXa            : 0064 ld R12, R7
Decode         : 0068 add R7, R3, R10
Fetch          : 0072 ld R13, R7
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=38   |   Status=valid   |
|   REG[ 6]   |   Value=38   |   Status=valid   |
|   REG[ 7]   |   Value=152   |   Status=writing   |
|   REG[ 8]   |   Value=1900   |   Status=valid   |
|   REG[ 9]   |   Value=7400   |   Status=writing   |
|   REG[10]   |   Value=7548   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=58   |   Status=writing   |
|   REG[13]   |   Value=113   |   Status=valid   |
|   REG[14]   |   Value=171   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1128
--------------------------------
Memory 4       : 0052 mul R9, R8, #4
Memory 1       : 0056 add R10, R7, R9
Exb 2          : 0060 add R7, R2, R10
Exb 1          : 0064 ld R12, R7
EXa            : 0068 add R7, R3, R10
Decode         : 0072 ld R13, R7
Fetch          : 0076 add R14, R12, R13
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=38   |   Status=valid   |
|   REG[ 6]   |   Value=38   |   Status=valid   |
|   REG[ 7]   |   Value=152   |   Status=writing   |
|   REG[ 8]   |   Value=1900   |   Status=valid   |
|   REG[ 9]   |   Value=7400   |   Status=writing   |
|   REG[10]   |   Value=7548   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=58   |   Status=writing   |
|   REG[13]   |   Value=113   |   Status=writing   |
|   REG[14]   |   Value=171   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1129
--------------------------------
Writeback      : 0052 mul R9, R8, #4
Memory 2       : 0056 add R10, R7, R9
Memory 1       : 0060 add R7, R2, R10
Exb 2          : 0064 ld R12, R7
Exb 1          : 0068 add R7, R3, R10
EXa            : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=38   |   Status=valid   |
|   REG[ 6]   |   Value=38   |   Status=valid   |
|   REG[ 7]   |   Value=152   |   Status=writing   |
|   REG[ 8]   |   Value=1900   |   Status=valid   |
|   REG[ 9]   |   Value=7600   |   Status=valid   |
|   REG[10]   |   Value=7548   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=58   |   Status=writing   |
|   REG[13]   |   Value=113   |   Status=writing   |
|   REG[14]   |   Value=171   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1130
--------------------------------
Memory 3       : 0056 add R10, R7, R9
Memory 2       : 0060 add R7, R2, R10
Memory 1       : 0064 ld R12, R7
Exb 2          : 0068 add R7, R3, R10
Exb 1          : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=38   |   Status=valid   |
|   REG[ 6]   |   Value=38   |   Status=valid   |
|   REG[ 7]   |   Value=152   |   Status=writing   |
|   REG[ 8]   |   Value=1900   |   Status=valid   |
|   REG[ 9]   |   Value=7600   |   Status=valid   |
|   REG[10]   |   Value=7548   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=58   |   Status=writing   |
|   REG[13]   |   Value=113   |   Status=writing   |
|   REG[14]   |   Value=171   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1131
--------------------------------
Memory 4       : 0056 add R10, R7, R9
Memory 3       : 0060 add R7, R2, R10
Memory 2       : 0064 ld R12, R7
Memory 1       : 0068 add R7, R3, R10
Exb 2          : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=38   |   Status=valid   |
|   REG[ 6]   |   Value=38   |   Status=valid   |
|   REG[ 7]   |   Value=152   |   Status=writing   |
|   REG[ 8]   |   Value=1900   |   Status=valid   |
|   REG[ 9]   |   Value=7600   |   Status=valid   |
|   REG[10]   |   Value=7548   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=58   |   Status=writing   |
|   REG[13]   |   Value=113   |   Status=writing   |
|   REG[14]   |   Value=171   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1132
--------------------------------
Writeback      : 0056 add R10, R7, R9
Memory 4       : 0060 add R7, R2, R10
Memory 3       : 0064 ld R12, R7
Memory 2       : 0068 add R7, R3, R10
Memory 1       : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=38   |   Status=valid   |
|   REG[ 6]   |   Value=38   |   Status=valid   |
|   REG[ 7]   |   Value=152   |   Status=writing   |
|   REG[ 8]   |   Value=1900   |   Status=valid   |
|   REG[ 9]   |   Value=7600   |   Status=valid   |
|   REG[10]   |   Value=7752   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=58   |   Status=writing   |
|   REG[13]   |   Value=113   |   Status=writing   |
|   REG[14]   |   Value=171   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1133
--------------------------------
Writeback      : 0060 add R7, R2, R10
Memory 4       : 0064 ld R12, R7
Memory 3       : 0068 add R7, R3, R10
Memory 2       : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=38   |   Status=valid   |
|   REG[ 6]   |   Value=38   |   Status=valid   |
|   REG[ 7]   |   Value=8752   |   Status=writing   |
|   REG[ 8]   |   Value=1900   |   Status=valid   |
|   REG[ 9]   |   Value=7600   |   Status=valid   |
|   REG[10]   |   Value=7752   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=58   |   Status=writing   |
|   REG[13]   |   Value=113   |   Status=writing   |
|   REG[14]   |   Value=171   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1134
--------------------------------
Writeback      : 0064 ld R12, R7
Memory 4       : 0068 add R7, R3, R10
Memory 3       : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=38   |   Status=valid   |
|   REG[ 6]   |   Value=38   |   Status=valid   |
|   REG[ 7]   |   Value=8752   |   Status=writing   |
|   REG[ 8]   |   Value=1900   |   Status=valid   |
|   REG[ 9]   |   Value=7600   |   Status=valid   |
|   REG[10]   |   Value=7752   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=101   |   Status=valid   |
|   REG[13]   |   Value=113   |   Status=writing   |
|   REG[14]   |   Value=171   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1135
--------------------------------
Writeback      : 0068 add R7, R3, R10
Memory 4       : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=38   |   Status=valid   |
|   REG[ 6]   |   Value=38   |   Status=valid   |
|   REG[ 7]   |   Value=11752   |   Status=valid   |
|   REG[ 8]   |   Value=1900   |   Status=valid   |
|   REG[ 9]   |   Value=7600   |   Status=valid   |
|   REG[10]   |   Value=7752   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=101   |   Status=valid   |
|   REG[13]   |   Value=113   |   Status=writing   |
|   REG[14]   |   Value=171   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1136
--------------------------------
Writeback      : 0072 ld R13, R7
EXa            : 0076 add R14, R12, R13
Decode         : 0080 add R7, R4, R10
Fetch          : 0084 st R14, R7
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=38   |   Status=valid   |
|   REG[ 6]   |   Value=38   |   Status=valid   |
|   REG[ 7]   |   Value=11752   |   Status=writing   |
|   REG[ 8]   |   Value=1900   |   Status=valid   |
|   REG[ 9]   |   Value=7600   |   Status=valid   |
|   REG[10]   |   Value=7752   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=101   |   Status=valid   |
|   REG[13]   |   Value=107   |   Status=valid   |
|   REG[14]   |   Value=171   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1137
--------------------------------
Exb 1          : 0076 add R14, R12, R13
EXa            : 0080 add R7, R4, R10
Decode         : 0084 st R14, R7
Fetch          : 0088 add R6, R6, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=38   |   Status=valid   |
|   REG[ 6]   |   Value=38   |   Status=valid   |
|   REG[ 7]   |   Value=11752   |   Status=writing   |
|   REG[ 8]   |   Value=1900   |   Status=valid   |
|   REG[ 9]   |   Value=7600   |   Status=valid   |
|   REG[10]   |   Value=7752   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=101   |   Status=valid   |
|   REG[13]   |   Value=107   |   Status=valid   |
|   REG[14]   |   Value=171   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1138
--------------------------------
Exb 2          : 0076 add R14, R12, R13
Exb 1          : 0080 add R7, R4, R10
EXa            : 0084 st R14, R7
Decode         : 0088 add R6, R6, #1
Fetch          : 0092 add R5, R5, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=38   |   Status=valid   |
|   REG[ 6]   |   Value=38   |   Status=writing   |
|   REG[ 7]   |   Value=11752   |   Status=writing   |
|   REG[ 8]   |   Value=1900   |   Status=valid   |
|   REG[ 9]   |   Value=7600   |   Status=valid   |
|   REG[10]   |   Value=7752   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=101   |   Status=valid   |
|   REG[13]   |   Value=107   |   Status=valid   |
|   REG[14]   |   Value=171   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1139
--------------------------------
Memory 1       : 0076 add R14, R12, R13
Exb 2          : 0080 add R7, R4, R10
Exb 1          : 0084 st R14, R7
EXa            : 0088 add R6, R6, #1
Decode         : 0092 add R5, R5, #1
Fetch          : 0096 set R7, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=38   |   Status=writing   |
|   REG[ 6]   |   Value=38   |   Status=writing   |
|   REG[ 7]   |   Value=11752   |   Status=writing   |
|   REG[ 8]   |   Value=1900   |   Status=valid   |
|   REG[ 9]   |   Value=7600   |   Status=valid   |
|   REG[10]   |   Value=7752   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=101   |   Status=valid   |
|   REG[13]   |   Value=107   |   Status=valid   |
|   REG[14]   |   Value=171   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1140
--------------------------------
Memory 2       : 0076 add R14, R12, R13
Memory 1       : 0080 add R7, R4, R10
Exb 2          : 0084 st R14, R7
Exb 1          : 0088 add R6, R6, #1
EXa            : 0092 add R5, R5, #1
Decode         : 0096 set R7, #0
Fetch          : 0100 bez R7, #0036
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=38   |   Status=writing   |
|   REG[ 6]   |   Value=38   |   Status=writing   |
|   REG[ 7]   |   Value=11752   |   Status=writing   |
|   REG[ 8]   |   Value=1900   |   Status=valid   |
|   REG[ 9]   |   Value=7600   |   Status=valid   |
|   REG[10]   |   Value=7752   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=101   |   Status=valid   |
|   REG[13]   |   Value=107   |   Status=valid   |
|   REG[14]   |   Value=171   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1141
--------------------------------
Memory 3       : 0076 add R14, R12, R13
Memory 2       : 0080 add R7, R4, R10
Memory 1       : 0084 st R14, R7
Exb 2          : 0088 add R6, R6, #1
Exb 1          : 0092 add R5, R5, #1
EXa            : 0096 set R7, #0
Decode         : 0100 bez R7, #0036
Fetch          : 0104 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=38   |   Status=writing   |
|   REG[ 6]   |   Value=38   |   Status=writing   |
|   REG[ 7]   |   Value=11752   |   Status=writing   |
|   REG[ 8]   |   Value=1900   |   Status=valid   |
|   REG[ 9]   |   Value=7600   |   Status=valid   |
|   REG[10]   |   Value=7752   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=101   |   Status=valid   |
|   REG[13]   |   Value=107   |   Status=valid   |
|   REG[14]   |   Value=171   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1142
--------------------------------
Memory 4       : 0076 add R14, R12, R13
Memory 3       : 0080 add R7, R4, R10
Memory 2       : 0084 st R14, R7
Memory 1       : 0088 add R6, R6, #1
Exb 2          : 0092 add R5, R5, #1
Exb 1          : 0096 set R7, #0
EXa            : 0100 bez R7, #0036
Fetch          : 0036 sub R7, R6, R1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=38   |   Status=writing   |
|   REG[ 6]   |   Value=38   |   Status=writing   |
|   REG[ 7]   |   Value=11752   |   Status=writing   |
|   REG[ 8]   |   Value=1900   |   Status=valid   |
|   REG[ 9]   |   Value=7600   |   Status=valid   |
|   REG[10]   |   Value=7752   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=101   |   Status=valid   |
|   REG[13]   |   Value=107   |   Status=valid   |
|   REG[14]   |   Value=171   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1143
--------------------------------
Writeback      : 0076 add R14, R12, R13
Memory 4       : 0080 add R7, R4, R10
Memory 3       : 0084 st R14, R7
Memory 2       : 0088 add R6, R6, #1
Memory 1       : 0092 add R5, R5, #1
Exb 2          : 0096 set R7, #0
Exb 1          : 0100 bez R7, #0036
Decode         : 0036 sub R7, R6, R1
Fetch          : 0040 bgez R7, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=38   |   Status=writing   |
|   REG[ 6]   |   Value=38   |   Status=writing   |
|   REG[ 7]   |   Value=11752   |   Status=writing   |
|   REG[ 8]   |   Value=1900   |   Status=valid   |
|   REG[ 9]   |   Value=7600   |   Status=valid   |
|   REG[10]   |   Value=7752   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=101   |   Status=valid   |
|   REG[13]   |   Value=107   |   Status=valid   |
|   REG[14]   |   Value=208   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1144
--------------------------------
Writeback      : 0080 add R7, R4, R10
Memory 4       : 0084 st R14, R7
Memory 3       : 0088 add R6, R6, #1
Memory 2       : 0092 add R5, R5, #1
Memory 1       : 0096 set R7, #0
Exb 2          : 0100 bez R7, #0036
EXa            : 0036 sub R7, R6, R1
Decode         : 0040 bgez R7, #0028
Fetch          : 0044 mul R7, R6, #4
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=38   |   Status=writing   |
|   REG[ 6]   |   Value=38   |   Status=writing   |
|   REG[ 7]   |   Value=14752   |   Status=writing   |
|   REG[ 8]   |   Value=1900   |   Status=valid   |
|   REG[ 9]   |   Value=7600   |   Status=valid   |
|   REG[10]   |   Value=7752   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=101   |   Status=valid   |
|   REG[13]   |   Value=107   |   Status=valid   |
|   REG[14]   |   Value=208   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1145
--------------------------------
Writeback      : 0084 st R14, R7
Memory 4       : 0088 add R6, R6, #1
Memory 3       : 0092 add R5, R5, #1
Memory 2       : 0096 set R7, #0
Memory 1       : 0100 bez R7, #0036
Exb 1          : 0036 sub R7, R6, R1
EXa            : 0040 bgez R7, #0028
Fetch          : 0044 mul R7, R6, #4
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=38   |   Status=writing   |
|   REG[ 6]   |   Value=38   |   Status=writing   |
|   REG[ 7]   |   Value=14752   |   Status=writing   |
|   REG[ 8]   |   Value=1900   |   Status=valid   |
|   REG[ 9]   |   Value=7600   |   Status=valid   |
|   REG[10]   |   Value=7752   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=101   |   Status=valid   |
|   REG[13]   |   Value=107   |   Status=valid   |
|   REG[14]   |   Value=208   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1146
--------------------------------
Writeback      : 0088 add R6, R6, #1
Memory 4       : 0092 add R5, R5, #1
Memory 3       : 0096 set R7, #0
Memory 2       : 0100 bez R7, #0036
Exb 2          : 0036 sub R7, R6, R1
Exb 1          : 0040 bgez R7, #0028
Decode         : 0044 mul R7, R6, #4
Fetch          : 0048 mul R8, R5, R1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=38   |   Status=writing   |
|   REG[ 6]   |   Value=39   |   Status=valid   |
|   REG[ 7]   |   Value=14752   |   Status=writing   |
|   REG[ 8]   |   Value=1900   |   Status=valid   |
|   REG[ 9]   |   Value=7600   |   Status=valid   |
|   REG[10]   |   Value=7752   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=101   |   Status=valid   |
|   REG[13]   |   Value=107   |   Status=valid   |
|   REG[14]   |   Value=208   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1147
--------------------------------
Writeback      : 0092 add R5, R5, #1
Memory 4       : 0096 set R7, #0
Memory 3       : 0100 bez R7, #0036
Memory 1       : 0036 sub R7, R6, R1
Exb 2          : 0040 bgez R7, #0028
EXa            : 0044 mul R7, R6, #4
Decode         : 0048 mul R8, R5, R1
Fetch          : 0052 mul R9, R8, #4
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=39   |   Status=valid   |
|   REG[ 6]   |   Value=39   |   Status=valid   |
|   REG[ 7]   |   Value=14752   |   Status=writing   |
|   REG[ 8]   |   Value=1900   |   Status=writing   |
|   REG[ 9]   |   Value=7600   |   Status=valid   |
|   REG[10]   |   Value=7752   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=101   |   Status=valid   |
|   REG[13]   |   Value=107   |   Status=valid   |
|   REG[14]   |   Value=208   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1148
--------------------------------
Writeback      : 0096 set R7, #0
Memory 4       : 0100 bez R7, #0036
Memory 2       : 0036 sub R7, R6, R1
Memory 1       : 0040 bgez R7, #0028
Exb 1          : 0044 mul R7, R6, #4
EXa            : 0048 mul R8, R5, R1
Decode         : 0052 mul R9, R8, #4
Fetch          : 0056 add R10, R7, R9
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=39   |   Status=valid   |
|   REG[ 6]   |   Value=39   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=1900   |   Status=writing   |
|   REG[ 9]   |   Value=7600   |   Status=valid   |
|   REG[10]   |   Value=7752   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=101   |   Status=valid   |
|   REG[13]   |   Value=107   |   Status=valid   |
|   REG[14]   |   Value=208   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1149
--------------------------------
Writeback      : 0100 bez R7, #0036
Memory 3       : 0036 sub R7, R6, R1
Memory 2       : 0040 bgez R7, #0028
Exb 2          : 0044 mul R7, R6, #4
Exb 1          : 0048 mul R8, R5, R1
Decode         : 0052 mul R9, R8, #4
Fetch          : 0056 add R10, R7, R9
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=39   |   Status=valid   |
|   REG[ 6]   |   Value=39   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=1900   |   Status=writing   |
|   REG[ 9]   |   Value=7600   |   Status=valid   |
|   REG[10]   |   Value=7752   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=101   |   Status=valid   |
|   REG[13]   |   Value=107   |   Status=valid   |
|   REG[14]   |   Value=208   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1150
--------------------------------
Memory 4       : 0036 sub R7, R6, R1
Memory 3       : 0040 bgez R7, #0028
Memory 1       : 0044 mul R7, R6, #4
Exb 2          : 0048 mul R8, R5, R1
Decode         : 0052 mul R9, R8, #4
Fetch          : 0056 add R10, R7, R9
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=39   |   Status=valid   |
|   REG[ 6]   |   Value=39   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=1900   |   Status=writing   |
|   REG[ 9]   |   Value=7600   |   Status=writing   |
|   REG[10]   |   Value=7752   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=101   |   Status=valid   |
|   REG[13]   |   Value=107   |   Status=valid   |
|   REG[14]   |   Value=208   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1151
--------------------------------
Writeback      : 0036 sub R7, R6, R1
Memory 4       : 0040 bgez R7, #0028
Memory 2       : 0044 mul R7, R6, #4
Memory 1       : 0048 mul R8, R5, R1
EXa            : 0052 mul R9, R8, #4
Decode         : 0056 add R10, R7, R9
Fetch          : 0060 add R7, R2, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=39   |   Status=valid   |
|   REG[ 6]   |   Value=39   |   Status=valid   |
|   REG[ 7]   |   Value=-11   |   Status=writing   |
|   REG[ 8]   |   Value=1900   |   Status=writing   |
|   REG[ 9]   |   Value=7600   |   Status=writing   |
|   REG[10]   |   Value=7752   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=101   |   Status=valid   |
|   REG[13]   |   Value=107   |   Status=valid   |
|   REG[14]   |   Value=208   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1152
--------------------------------
Writeback      : 0040 bgez R7, #0028
Memory 3       : 0044 mul R7, R6, #4
Memory 2       : 0048 mul R8, R5, R1
Exb 1          : 0052 mul R9, R8, #4
Decode         : 0056 add R10, R7, R9
Fetch          : 0060 add R7, R2, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=39   |   Status=valid   |
|   REG[ 6]   |   Value=39   |   Status=valid   |
|   REG[ 7]   |   Value=-11   |   Status=writing   |
|   REG[ 8]   |   Value=1900   |   Status=writing   |
|   REG[ 9]   |   Value=7600   |   Status=writing   |
|   REG[10]   |   Value=7752   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=101   |   Status=valid   |
|   REG[13]   |   Value=107   |   Status=valid   |
|   REG[14]   |   Value=208   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1153
--------------------------------
Memory 4       : 0044 mul R7, R6, #4
Memory 3       : 0048 mul R8, R5, R1
Exb 2          : 0052 mul R9, R8, #4
Decode         : 0056 add R10, R7, R9
Fetch          : 0060 add R7, R2, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=39   |   Status=valid   |
|   REG[ 6]   |   Value=39   |   Status=valid   |
|   REG[ 7]   |   Value=-11   |   Status=writing   |
|   REG[ 8]   |   Value=1900   |   Status=writing   |
|   REG[ 9]   |   Value=7600   |   Status=writing   |
|   REG[10]   |   Value=7752   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=101   |   Status=valid   |
|   REG[13]   |   Value=107   |   Status=valid   |
|   REG[14]   |   Value=208   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1154
--------------------------------
Writeback      : 0044 mul R7, R6, #4
Memory 4       : 0048 mul R8, R5, R1
Memory 1       : 0052 mul R9, R8, #4
EXa            : 0056 add R10, R7, R9
Decode         : 0060 add R7, R2, R10
Fetch          : 0064 ld R12, R7
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=39   |   Status=valid   |
|   REG[ 6]   |   Value=39   |   Status=valid   |
|   REG[ 7]   |   Value=156   |   Status=writing   |
|   REG[ 8]   |   Value=1900   |   Status=writing   |
|   REG[ 9]   |   Value=7600   |   Status=writing   |
|   REG[10]   |   Value=7752   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=101   |   Status=valid   |
|   REG[13]   |   Value=107   |   Status=valid   |
|   REG[14]   |   Value=208   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1155
--------------------------------
Writeback      : 0048 mul R8, R5, R1
Memory 2       : 0052 mul R9, R8, #4
Exb 1          : 0056 add R10, R7, R9
EXa            : 0060 add R7, R2, R10
Decode         : 0064 ld R12, R7
Fetch          : 0068 add R7, R3, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=39   |   Status=valid   |
|   REG[ 6]   |   Value=39   |   Status=valid   |
|   REG[ 7]   |   Value=156   |   Status=writing   |
|   REG[ 8]   |   Value=1950   |   Status=valid   |
|   REG[ 9]   |   Value=7600   |   Status=writing   |
|   REG[10]   |   Value=7752   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=101   |   Status=writing   |
|   REG[13]   |   Value=107   |   Status=valid   |
|   REG[14]   |   Value=208   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1156
--------------------------------
Memory 3       : 0052 mul R9, R8, #4
Exb 2          : 0056 add R10, R7, R9
Exb 1          : 0060 add R7, R2, R10
EXa            : 0064 ld R12, R7
Decode         : 0068 add R7, R3, R10
Fetch          : 0072 ld R13, R7
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=39   |   Status=valid   |
|   REG[ 6]   |   Value=39   |   Status=valid   |
|   REG[ 7]   |   Value=156   |   Status=writing   |
|   REG[ 8]   |   Value=1950   |   Status=valid   |
|   REG[ 9]   |   Value=7600   |   Status=writing   |
|   REG[10]   |   Value=7752   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=101   |   Status=writing   |
|   REG[13]   |   Value=107   |   Status=valid   |
|   REG[14]   |   Value=208   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1157
--------------------------------
Memory 4       : 0052 mul R9, R8, #4
Memory 1       : 0056 add R10, R7, R9
Exb 2          : 0060 add R7, R2, R10
Exb 1          : 0064 ld R12, R7
EXa            : 0068 add R7, R3, R10
Decode         : 0072 ld R13, R7
Fetch          : 0076 add R14, R12, R13
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=39   |   Status=valid   |
|   REG[ 6]   |   Value=39   |   Status=valid   |
|   REG[ 7]   |   Value=156   |   Status=writing   |
|   REG[ 8]   |   Value=1950   |   Status=valid   |
|   REG[ 9]   |   Value=7600   |   Status=writing   |
|   REG[10]   |   Value=7752   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=101   |   Status=writing   |
|   REG[13]   |   Value=107   |   Status=writing   |
|   REG[14]   |   Value=208   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1158
--------------------------------
Writeback      : 0052 mul R9, R8, #4
Memory 2       : 0056 add R10, R7, R9
Memory 1       : 0060 add R7, R2, R10
Exb 2          : 0064 ld R12, R7
Exb 1          : 0068 add R7, R3, R10
EXa            : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=39   |   Status=valid   |
|   REG[ 6]   |   Value=39   |   Status=valid   |
|   REG[ 7]   |   Value=156   |   Status=writing   |
|   REG[ 8]   |   Value=1950   |   Status=valid   |
|   REG[ 9]   |   Value=7800   |   Status=valid   |
|   REG[10]   |   Value=7752   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=101   |   Status=writing   |
|   REG[13]   |   Value=107   |   Status=writing   |
|   REG[14]   |   Value=208   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1159
--------------------------------
Memory 3       : 0056 add R10, R7, R9
Memory 2       : 0060 add R7, R2, R10
Memory 1       : 0064 ld R12, R7
Exb 2          : 0068 add R7, R3, R10
Exb 1          : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=39   |   Status=valid   |
|   REG[ 6]   |   Value=39   |   Status=valid   |
|   REG[ 7]   |   Value=156   |   Status=writing   |
|   REG[ 8]   |   Value=1950   |   Status=valid   |
|   REG[ 9]   |   Value=7800   |   Status=valid   |
|   REG[10]   |   Value=7752   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=101   |   Status=writing   |
|   REG[13]   |   Value=107   |   Status=writing   |
|   REG[14]   |   Value=208   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1160
--------------------------------
Memory 4       : 0056 add R10, R7, R9
Memory 3       : 0060 add R7, R2, R10
Memory 2       : 0064 ld R12, R7
Memory 1       : 0068 add R7, R3, R10
Exb 2          : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=39   |   Status=valid   |
|   REG[ 6]   |   Value=39   |   Status=valid   |
|   REG[ 7]   |   Value=156   |   Status=writing   |
|   REG[ 8]   |   Value=1950   |   Status=valid   |
|   REG[ 9]   |   Value=7800   |   Status=valid   |
|   REG[10]   |   Value=7752   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=101   |   Status=writing   |
|   REG[13]   |   Value=107   |   Status=writing   |
|   REG[14]   |   Value=208   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1161
--------------------------------
Writeback      : 0056 add R10, R7, R9
Memory 4       : 0060 add R7, R2, R10
Memory 3       : 0064 ld R12, R7
Memory 2       : 0068 add R7, R3, R10
Memory 1       : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=39   |   Status=valid   |
|   REG[ 6]   |   Value=39   |   Status=valid   |
|   REG[ 7]   |   Value=156   |   Status=writing   |
|   REG[ 8]   |   Value=1950   |   Status=valid   |
|   REG[ 9]   |   Value=7800   |   Status=valid   |
|   REG[10]   |   Value=7956   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=101   |   Status=writing   |
|   REG[13]   |   Value=107   |   Status=writing   |
|   REG[14]   |   Value=208   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1162
--------------------------------
Writeback      : 0060 add R7, R2, R10
Memory 4       : 0064 ld R12, R7
Memory 3       : 0068 add R7, R3, R10
Memory 2       : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=39   |   Status=valid   |
|   REG[ 6]   |   Value=39   |   Status=valid   |
|   REG[ 7]   |   Value=8956   |   Status=writing   |
|   REG[ 8]   |   Value=1950   |   Status=valid   |
|   REG[ 9]   |   Value=7800   |   Status=valid   |
|   REG[10]   |   Value=7956   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=101   |   Status=writing   |
|   REG[13]   |   Value=107   |   Status=writing   |
|   REG[14]   |   Value=208   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1163
--------------------------------
Writeback      : 0064 ld R12, R7
Memory 4       : 0068 add R7, R3, R10
Memory 3       : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=39   |   Status=valid   |
|   REG[ 6]   |   Value=39   |   Status=valid   |
|   REG[ 7]   |   Value=8956   |   Status=writing   |
|   REG[ 8]   |   Value=1950   |   Status=valid   |
|   REG[ 9]   |   Value=7800   |   Status=valid   |
|   REG[10]   |   Value=7956   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=67   |   Status=valid   |
|   REG[13]   |   Value=107   |   Status=writing   |
|   REG[14]   |   Value=208   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1164
--------------------------------
Writeback      : 0068 add R7, R3, R10
Memory 4       : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=39   |   Status=valid   |
|   REG[ 6]   |   Value=39   |   Status=valid   |
|   REG[ 7]   |   Value=11956   |   Status=valid   |
|   REG[ 8]   |   Value=1950   |   Status=valid   |
|   REG[ 9]   |   Value=7800   |   Status=valid   |
|   REG[10]   |   Value=7956   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=67   |   Status=valid   |
|   REG[13]   |   Value=107   |   Status=writing   |
|   REG[14]   |   Value=208   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1165
--------------------------------
Writeback      : 0072 ld R13, R7
EXa            : 0076 add R14, R12, R13
Decode         : 0080 add R7, R4, R10
Fetch          : 0084 st R14, R7
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=39   |   Status=valid   |
|   REG[ 6]   |   Value=39   |   Status=valid   |
|   REG[ 7]   |   Value=11956   |   Status=writing   |
|   REG[ 8]   |   Value=1950   |   Status=valid   |
|   REG[ 9]   |   Value=7800   |   Status=valid   |
|   REG[10]   |   Value=7956   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=67   |   Status=valid   |
|   REG[13]   |   Value=98   |   Status=valid   |
|   REG[14]   |   Value=208   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1166
--------------------------------
Exb 1          : 0076 add R14, R12, R13
EXa            : 0080 add R7, R4, R10
Decode         : 0084 st R14, R7
Fetch          : 0088 add R6, R6, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=39   |   Status=valid   |
|   REG[ 6]   |   Value=39   |   Status=valid   |
|   REG[ 7]   |   Value=11956   |   Status=writing   |
|   REG[ 8]   |   Value=1950   |   Status=valid   |
|   REG[ 9]   |   Value=7800   |   Status=valid   |
|   REG[10]   |   Value=7956   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=67   |   Status=valid   |
|   REG[13]   |   Value=98   |   Status=valid   |
|   REG[14]   |   Value=208   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1167
--------------------------------
Exb 2          : 0076 add R14, R12, R13
Exb 1          : 0080 add R7, R4, R10
EXa            : 0084 st R14, R7
Decode         : 0088 add R6, R6, #1
Fetch          : 0092 add R5, R5, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=39   |   Status=valid   |
|   REG[ 6]   |   Value=39   |   Status=writing   |
|   REG[ 7]   |   Value=11956   |   Status=writing   |
|   REG[ 8]   |   Value=1950   |   Status=valid   |
|   REG[ 9]   |   Value=7800   |   Status=valid   |
|   REG[10]   |   Value=7956   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=67   |   Status=valid   |
|   REG[13]   |   Value=98   |   Status=valid   |
|   REG[14]   |   Value=208   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1168
--------------------------------
Memory 1       : 0076 add R14, R12, R13
Exb 2          : 0080 add R7, R4, R10
Exb 1          : 0084 st R14, R7
EXa            : 0088 add R6, R6, #1
Decode         : 0092 add R5, R5, #1
Fetch          : 0096 set R7, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=39   |   Status=writing   |
|   REG[ 6]   |   Value=39   |   Status=writing   |
|   REG[ 7]   |   Value=11956   |   Status=writing   |
|   REG[ 8]   |   Value=1950   |   Status=valid   |
|   REG[ 9]   |   Value=7800   |   Status=valid   |
|   REG[10]   |   Value=7956   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=67   |   Status=valid   |
|   REG[13]   |   Value=98   |   Status=valid   |
|   REG[14]   |   Value=208   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1169
--------------------------------
Memory 2       : 0076 add R14, R12, R13
Memory 1       : 0080 add R7, R4, R10
Exb 2          : 0084 st R14, R7
Exb 1          : 0088 add R6, R6, #1
EXa            : 0092 add R5, R5, #1
Decode         : 0096 set R7, #0
Fetch          : 0100 bez R7, #0036
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=39   |   Status=writing   |
|   REG[ 6]   |   Value=39   |   Status=writing   |
|   REG[ 7]   |   Value=11956   |   Status=writing   |
|   REG[ 8]   |   Value=1950   |   Status=valid   |
|   REG[ 9]   |   Value=7800   |   Status=valid   |
|   REG[10]   |   Value=7956   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=67   |   Status=valid   |
|   REG[13]   |   Value=98   |   Status=valid   |
|   REG[14]   |   Value=208   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1170
--------------------------------
Memory 3       : 0076 add R14, R12, R13
Memory 2       : 0080 add R7, R4, R10
Memory 1       : 0084 st R14, R7
Exb 2          : 0088 add R6, R6, #1
Exb 1          : 0092 add R5, R5, #1
EXa            : 0096 set R7, #0
Decode         : 0100 bez R7, #0036
Fetch          : 0104 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=39   |   Status=writing   |
|   REG[ 6]   |   Value=39   |   Status=writing   |
|   REG[ 7]   |   Value=11956   |   Status=writing   |
|   REG[ 8]   |   Value=1950   |   Status=valid   |
|   REG[ 9]   |   Value=7800   |   Status=valid   |
|   REG[10]   |   Value=7956   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=67   |   Status=valid   |
|   REG[13]   |   Value=98   |   Status=valid   |
|   REG[14]   |   Value=208   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1171
--------------------------------
Memory 4       : 0076 add R14, R12, R13
Memory 3       : 0080 add R7, R4, R10
Memory 2       : 0084 st R14, R7
Memory 1       : 0088 add R6, R6, #1
Exb 2          : 0092 add R5, R5, #1
Exb 1          : 0096 set R7, #0
EXa            : 0100 bez R7, #0036
Fetch          : 0036 sub R7, R6, R1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=39   |   Status=writing   |
|   REG[ 6]   |   Value=39   |   Status=writing   |
|   REG[ 7]   |   Value=11956   |   Status=writing   |
|   REG[ 8]   |   Value=1950   |   Status=valid   |
|   REG[ 9]   |   Value=7800   |   Status=valid   |
|   REG[10]   |   Value=7956   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=67   |   Status=valid   |
|   REG[13]   |   Value=98   |   Status=valid   |
|   REG[14]   |   Value=208   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1172
--------------------------------
Writeback      : 0076 add R14, R12, R13
Memory 4       : 0080 add R7, R4, R10
Memory 3       : 0084 st R14, R7
Memory 2       : 0088 add R6, R6, #1
Memory 1       : 0092 add R5, R5, #1
Exb 2          : 0096 set R7, #0
Exb 1          : 0100 bez R7, #0036
Decode         : 0036 sub R7, R6, R1
Fetch          : 0040 bgez R7, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=39   |   Status=writing   |
|   REG[ 6]   |   Value=39   |   Status=writing   |
|   REG[ 7]   |   Value=11956   |   Status=writing   |
|   REG[ 8]   |   Value=1950   |   Status=valid   |
|   REG[ 9]   |   Value=7800   |   Status=valid   |
|   REG[10]   |   Value=7956   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=67   |   Status=valid   |
|   REG[13]   |   Value=98   |   Status=valid   |
|   REG[14]   |   Value=165   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1173
--------------------------------
Writeback      : 0080 add R7, R4, R10
Memory 4       : 0084 st R14, R7
Memory 3       : 0088 add R6, R6, #1
Memory 2       : 0092 add R5, R5, #1
Memory 1       : 0096 set R7, #0
Exb 2          : 0100 bez R7, #0036
EXa            : 0036 sub R7, R6, R1
Decode         : 0040 bgez R7, #0028
Fetch          : 0044 mul R7, R6, #4
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=39   |   Status=writing   |
|   REG[ 6]   |   Value=39   |   Status=writing   |
|   REG[ 7]   |   Value=14956   |   Status=writing   |
|   REG[ 8]   |   Value=1950   |   Status=valid   |
|   REG[ 9]   |   Value=7800   |   Status=valid   |
|   REG[10]   |   Value=7956   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=67   |   Status=valid   |
|   REG[13]   |   Value=98   |   Status=valid   |
|   REG[14]   |   Value=165   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1174
--------------------------------
Writeback      : 0084 st R14, R7
Memory 4       : 0088 add R6, R6, #1
Memory 3       : 0092 add R5, R5, #1
Memory 2       : 0096 set R7, #0
Memory 1       : 0100 bez R7, #0036
Exb 1          : 0036 sub R7, R6, R1
EXa            : 0040 bgez R7, #0028
Fetch          : 0044 mul R7, R6, #4
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=39   |   Status=writing   |
|   REG[ 6]   |   Value=39   |   Status=writing   |
|   REG[ 7]   |   Value=14956   |   Status=writing   |
|   REG[ 8]   |   Value=1950   |   Status=valid   |
|   REG[ 9]   |   Value=7800   |   Status=valid   |
|   REG[10]   |   Value=7956   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=67   |   Status=valid   |
|   REG[13]   |   Value=98   |   Status=valid   |
|   REG[14]   |   Value=165   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1175
--------------------------------
Writeback      : 0088 add R6, R6, #1
Memory 4       : 0092 add R5, R5, #1
Memory 3       : 0096 set R7, #0
Memory 2       : 0100 bez R7, #0036
Exb 2          : 0036 sub R7, R6, R1
Exb 1          : 0040 bgez R7, #0028
Decode         : 0044 mul R7, R6, #4
Fetch          : 0048 mul R8, R5, R1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=39   |   Status=writing   |
|   REG[ 6]   |   Value=40   |   Status=valid   |
|   REG[ 7]   |   Value=14956   |   Status=writing   |
|   REG[ 8]   |   Value=1950   |   Status=valid   |
|   REG[ 9]   |   Value=7800   |   Status=valid   |
|   REG[10]   |   Value=7956   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=67   |   Status=valid   |
|   REG[13]   |   Value=98   |   Status=valid   |
|   REG[14]   |   Value=165   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1176
--------------------------------
Writeback      : 0092 add R5, R5, #1
Memory 4       : 0096 set R7, #0
Memory 3       : 0100 bez R7, #0036
Memory 1       : 0036 sub R7, R6, R1
Exb 2          : 0040 bgez R7, #0028
EXa            : 0044 mul R7, R6, #4
Decode         : 0048 mul R8, R5, R1
Fetch          : 0052 mul R9, R8, #4
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=40   |   Status=valid   |
|   REG[ 6]   |   Value=40   |   Status=valid   |
|   REG[ 7]   |   Value=14956   |   Status=writing   |
|   REG[ 8]   |   Value=1950   |   Status=writing   |
|   REG[ 9]   |   Value=7800   |   Status=valid   |
|   REG[10]   |   Value=7956   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=67   |   Status=valid   |
|   REG[13]   |   Value=98   |   Status=valid   |
|   REG[14]   |   Value=165   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1177
--------------------------------
Writeback      : 0096 set R7, #0
Memory 4       : 0100 bez R7, #0036
Memory 2       : 0036 sub R7, R6, R1
Memory 1       : 0040 bgez R7, #0028
Exb 1          : 0044 mul R7, R6, #4
EXa            : 0048 mul R8, R5, R1
Decode         : 0052 mul R9, R8, #4
Fetch          : 0056 add R10, R7, R9
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=40   |   Status=valid   |
|   REG[ 6]   |   Value=40   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=1950   |   Status=writing   |
|   REG[ 9]   |   Value=7800   |   Status=valid   |
|   REG[10]   |   Value=7956   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=67   |   Status=valid   |
|   REG[13]   |   Value=98   |   Status=valid   |
|   REG[14]   |   Value=165   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1178
--------------------------------
Writeback      : 0100 bez R7, #0036
Memory 3       : 0036 sub R7, R6, R1
Memory 2       : 0040 bgez R7, #0028
Exb 2          : 0044 mul R7, R6, #4
Exb 1          : 0048 mul R8, R5, R1
Decode         : 0052 mul R9, R8, #4
Fetch          : 0056 add R10, R7, R9
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=40   |   Status=valid   |
|   REG[ 6]   |   Value=40   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=1950   |   Status=writing   |
|   REG[ 9]   |   Value=7800   |   Status=valid   |
|   REG[10]   |   Value=7956   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=67   |   Status=valid   |
|   REG[13]   |   Value=98   |   Status=valid   |
|   REG[14]   |   Value=165   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1179
--------------------------------
Memory 4       : 0036 sub R7, R6, R1
Memory 3       : 0040 bgez R7, #0028
Memory 1       : 0044 mul R7, R6, #4
Exb 2          : 0048 mul R8, R5, R1
Decode         : 0052 mul R9, R8, #4
Fetch          : 0056 add R10, R7, R9
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=40   |   Status=valid   |
|   REG[ 6]   |   Value=40   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=1950   |   Status=writing   |
|   REG[ 9]   |   Value=7800   |   Status=writing   |
|   REG[10]   |   Value=7956   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=67   |   Status=valid   |
|   REG[13]   |   Value=98   |   Status=valid   |
|   REG[14]   |   Value=165   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1180
--------------------------------
Writeback      : 0036 sub R7, R6, R1
Memory 4       : 0040 bgez R7, #0028
Memory 2       : 0044 mul R7, R6, #4
Memory 1       : 0048 mul R8, R5, R1
EXa            : 0052 mul R9, R8, #4
Decode         : 0056 add R10, R7, R9
Fetch          : 0060 add R7, R2, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=40   |   Status=valid   |
|   REG[ 6]   |   Value=40   |   Status=valid   |
|   REG[ 7]   |   Value=-10   |   Status=writing   |
|   REG[ 8]   |   Value=1950   |   Status=writing   |
|   REG[ 9]   |   Value=7800   |   Status=writing   |
|   REG[10]   |   Value=7956   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=67   |   Status=valid   |
|   REG[13]   |   Value=98   |   Status=valid   |
|   REG[14]   |   Value=165   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1181
--------------------------------
Writeback      : 0040 bgez R7, #0028
Memory 3       : 0044 mul R7, R6, #4
Memory 2       : 0048 mul R8, R5, R1
Exb 1          : 0052 mul R9, R8, #4
Decode         : 0056 add R10, R7, R9
Fetch          : 0060 add R7, R2, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=40   |   Status=valid   |
|   REG[ 6]   |   Value=40   |   Status=valid   |
|   REG[ 7]   |   Value=-10   |   Status=writing   |
|   REG[ 8]   |   Value=1950   |   Status=writing   |
|   REG[ 9]   |   Value=7800   |   Status=writing   |
|   REG[10]   |   Value=7956   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=67   |   Status=valid   |
|   REG[13]   |   Value=98   |   Status=valid   |
|   REG[14]   |   Value=165   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1182
--------------------------------
Memory 4       : 0044 mul R7, R6, #4
Memory 3       : 0048 mul R8, R5, R1
Exb 2          : 0052 mul R9, R8, #4
Decode         : 0056 add R10, R7, R9
Fetch          : 0060 add R7, R2, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=40   |   Status=valid   |
|   REG[ 6]   |   Value=40   |   Status=valid   |
|   REG[ 7]   |   Value=-10   |   Status=writing   |
|   REG[ 8]   |   Value=1950   |   Status=writing   |
|   REG[ 9]   |   Value=7800   |   Status=writing   |
|   REG[10]   |   Value=7956   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=67   |   Status=valid   |
|   REG[13]   |   Value=98   |   Status=valid   |
|   REG[14]   |   Value=165   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1183
--------------------------------
Writeback      : 0044 mul R7, R6, #4
Memory 4       : 0048 mul R8, R5, R1
Memory 1       : 0052 mul R9, R8, #4
EXa            : 0056 add R10, R7, R9
Decode         : 0060 add R7, R2, R10
Fetch          : 0064 ld R12, R7
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=40   |   Status=valid   |
|   REG[ 6]   |   Value=40   |   Status=valid   |
|   REG[ 7]   |   Value=160   |   Status=writing   |
|   REG[ 8]   |   Value=1950   |   Status=writing   |
|   REG[ 9]   |   Value=7800   |   Status=writing   |
|   REG[10]   |   Value=7956   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=67   |   Status=valid   |
|   REG[13]   |   Value=98   |   Status=valid   |
|   REG[14]   |   Value=165   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1184
--------------------------------
Writeback      : 0048 mul R8, R5, R1
Memory 2       : 0052 mul R9, R8, #4
Exb 1          : 0056 add R10, R7, R9
EXa            : 0060 add R7, R2, R10
Decode         : 0064 ld R12, R7
Fetch          : 0068 add R7, R3, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=40   |   Status=valid   |
|   REG[ 6]   |   Value=40   |   Status=valid   |
|   REG[ 7]   |   Value=160   |   Status=writing   |
|   REG[ 8]   |   Value=2000   |   Status=valid   |
|   REG[ 9]   |   Value=7800   |   Status=writing   |
|   REG[10]   |   Value=7956   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=67   |   Status=writing   |
|   REG[13]   |   Value=98   |   Status=valid   |
|   REG[14]   |   Value=165   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1185
--------------------------------
Memory 3       : 0052 mul R9, R8, #4
Exb 2          : 0056 add R10, R7, R9
Exb 1          : 0060 add R7, R2, R10
EXa            : 0064 ld R12, R7
Decode         : 0068 add R7, R3, R10
Fetch          : 0072 ld R13, R7
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=40   |   Status=valid   |
|   REG[ 6]   |   Value=40   |   Status=valid   |
|   REG[ 7]   |   Value=160   |   Status=writing   |
|   REG[ 8]   |   Value=2000   |   Status=valid   |
|   REG[ 9]   |   Value=7800   |   Status=writing   |
|   REG[10]   |   Value=7956   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=67   |   Status=writing   |
|   REG[13]   |   Value=98   |   Status=valid   |
|   REG[14]   |   Value=165   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1186
--------------------------------
Memory 4       : 0052 mul R9, R8, #4
Memory 1       : 0056 add R10, R7, R9
Exb 2          : 0060 add R7, R2, R10
Exb 1          : 0064 ld R12, R7
EXa            : 0068 add R7, R3, R10
Decode         : 0072 ld R13, R7
Fetch          : 0076 add R14, R12, R13
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=40   |   Status=valid   |
|   REG[ 6]   |   Value=40   |   Status=valid   |
|   REG[ 7]   |   Value=160   |   Status=writing   |
|   REG[ 8]   |   Value=2000   |   Status=valid   |
|   REG[ 9]   |   Value=7800   |   Status=writing   |
|   REG[10]   |   Value=7956   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=67   |   Status=writing   |
|   REG[13]   |   Value=98   |   Status=writing   |
|   REG[14]   |   Value=165   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1187
--------------------------------
Writeback      : 0052 mul R9, R8, #4
Memory 2       : 0056 add R10, R7, R9
Memory 1       : 0060 add R7, R2, R10
Exb 2          : 0064 ld R12, R7
Exb 1          : 0068 add R7, R3, R10
EXa            : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=40   |   Status=valid   |
|   REG[ 6]   |   Value=40   |   Status=valid   |
|   REG[ 7]   |   Value=160   |   Status=writing   |
|   REG[ 8]   |   Value=2000   |   Status=valid   |
|   REG[ 9]   |   Value=8000   |   Status=valid   |
|   REG[10]   |   Value=7956   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=67   |   Status=writing   |
|   REG[13]   |   Value=98   |   Status=writing   |
|   REG[14]   |   Value=165   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1188
--------------------------------
Memory 3       : 0056 add R10, R7, R9
Memory 2       : 0060 add R7, R2, R10
Memory 1       : 0064 ld R12, R7
Exb 2          : 0068 add R7, R3, R10
Exb 1          : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=40   |   Status=valid   |
|   REG[ 6]   |   Value=40   |   Status=valid   |
|   REG[ 7]   |   Value=160   |   Status=writing   |
|   REG[ 8]   |   Value=2000   |   Status=valid   |
|   REG[ 9]   |   Value=8000   |   Status=valid   |
|   REG[10]   |   Value=7956   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=67   |   Status=writing   |
|   REG[13]   |   Value=98   |   Status=writing   |
|   REG[14]   |   Value=165   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1189
--------------------------------
Memory 4       : 0056 add R10, R7, R9
Memory 3       : 0060 add R7, R2, R10
Memory 2       : 0064 ld R12, R7
Memory 1       : 0068 add R7, R3, R10
Exb 2          : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=40   |   Status=valid   |
|   REG[ 6]   |   Value=40   |   Status=valid   |
|   REG[ 7]   |   Value=160   |   Status=writing   |
|   REG[ 8]   |   Value=2000   |   Status=valid   |
|   REG[ 9]   |   Value=8000   |   Status=valid   |
|   REG[10]   |   Value=7956   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=67   |   Status=writing   |
|   REG[13]   |   Value=98   |   Status=writing   |
|   REG[14]   |   Value=165   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1190
--------------------------------
Writeback      : 0056 add R10, R7, R9
Memory 4       : 0060 add R7, R2, R10
Memory 3       : 0064 ld R12, R7
Memory 2       : 0068 add R7, R3, R10
Memory 1       : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=40   |   Status=valid   |
|   REG[ 6]   |   Value=40   |   Status=valid   |
|   REG[ 7]   |   Value=160   |   Status=writing   |
|   REG[ 8]   |   Value=2000   |   Status=valid   |
|   REG[ 9]   |   Value=8000   |   Status=valid   |
|   REG[10]   |   Value=8160   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=67   |   Status=writing   |
|   REG[13]   |   Value=98   |   Status=writing   |
|   REG[14]   |   Value=165   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1191
--------------------------------
Writeback      : 0060 add R7, R2, R10
Memory 4       : 0064 ld R12, R7
Memory 3       : 0068 add R7, R3, R10
Memory 2       : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=40   |   Status=valid   |
|   REG[ 6]   |   Value=40   |   Status=valid   |
|   REG[ 7]   |   Value=9160   |   Status=writing   |
|   REG[ 8]   |   Value=2000   |   Status=valid   |
|   REG[ 9]   |   Value=8000   |   Status=valid   |
|   REG[10]   |   Value=8160   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=67   |   Status=writing   |
|   REG[13]   |   Value=98   |   Status=writing   |
|   REG[14]   |   Value=165   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1192
--------------------------------
Writeback      : 0064 ld R12, R7
Memory 4       : 0068 add R7, R3, R10
Memory 3       : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=40   |   Status=valid   |
|   REG[ 6]   |   Value=40   |   Status=valid   |
|   REG[ 7]   |   Value=9160   |   Status=writing   |
|   REG[ 8]   |   Value=2000   |   Status=valid   |
|   REG[ 9]   |   Value=8000   |   Status=valid   |
|   REG[10]   |   Value=8160   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=85   |   Status=valid   |
|   REG[13]   |   Value=98   |   Status=writing   |
|   REG[14]   |   Value=165   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1193
--------------------------------
Writeback      : 0068 add R7, R3, R10
Memory 4       : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=40   |   Status=valid   |
|   REG[ 6]   |   Value=40   |   Status=valid   |
|   REG[ 7]   |   Value=12160   |   Status=valid   |
|   REG[ 8]   |   Value=2000   |   Status=valid   |
|   REG[ 9]   |   Value=8000   |   Status=valid   |
|   REG[10]   |   Value=8160   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=85   |   Status=valid   |
|   REG[13]   |   Value=98   |   Status=writing   |
|   REG[14]   |   Value=165   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1194
--------------------------------
Writeback      : 0072 ld R13, R7
EXa            : 0076 add R14, R12, R13
Decode         : 0080 add R7, R4, R10
Fetch          : 0084 st R14, R7
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=40   |   Status=valid   |
|   REG[ 6]   |   Value=40   |   Status=valid   |
|   REG[ 7]   |   Value=12160   |   Status=writing   |
|   REG[ 8]   |   Value=2000   |   Status=valid   |
|   REG[ 9]   |   Value=8000   |   Status=valid   |
|   REG[10]   |   Value=8160   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=85   |   Status=valid   |
|   REG[13]   |   Value=34   |   Status=valid   |
|   REG[14]   |   Value=165   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1195
--------------------------------
Exb 1          : 0076 add R14, R12, R13
EXa            : 0080 add R7, R4, R10
Decode         : 0084 st R14, R7
Fetch          : 0088 add R6, R6, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=40   |   Status=valid   |
|   REG[ 6]   |   Value=40   |   Status=valid   |
|   REG[ 7]   |   Value=12160   |   Status=writing   |
|   REG[ 8]   |   Value=2000   |   Status=valid   |
|   REG[ 9]   |   Value=8000   |   Status=valid   |
|   REG[10]   |   Value=8160   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=85   |   Status=valid   |
|   REG[13]   |   Value=34   |   Status=valid   |
|   REG[14]   |   Value=165   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1196
--------------------------------
Exb 2          : 0076 add R14, R12, R13
Exb 1          : 0080 add R7, R4, R10
EXa            : 0084 st R14, R7
Decode         : 0088 add R6, R6, #1
Fetch          : 0092 add R5, R5, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=40   |   Status=valid   |
|   REG[ 6]   |   Value=40   |   Status=writing   |
|   REG[ 7]   |   Value=12160   |   Status=writing   |
|   REG[ 8]   |   Value=2000   |   Status=valid   |
|   REG[ 9]   |   Value=8000   |   Status=valid   |
|   REG[10]   |   Value=8160   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=85   |   Status=valid   |
|   REG[13]   |   Value=34   |   Status=valid   |
|   REG[14]   |   Value=165   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1197
--------------------------------
Memory 1       : 0076 add R14, R12, R13
Exb 2          : 0080 add R7, R4, R10
Exb 1          : 0084 st R14, R7
EXa            : 0088 add R6, R6, #1
Decode         : 0092 add R5, R5, #1
Fetch          : 0096 set R7, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=40   |   Status=writing   |
|   REG[ 6]   |   Value=40   |   Status=writing   |
|   REG[ 7]   |   Value=12160   |   Status=writing   |
|   REG[ 8]   |   Value=2000   |   Status=valid   |
|   REG[ 9]   |   Value=8000   |   Status=valid   |
|   REG[10]   |   Value=8160   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=85   |   Status=valid   |
|   REG[13]   |   Value=34   |   Status=valid   |
|   REG[14]   |   Value=165   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1198
--------------------------------
Memory 2       : 0076 add R14, R12, R13
Memory 1       : 0080 add R7, R4, R10
Exb 2          : 0084 st R14, R7
Exb 1          : 0088 add R6, R6, #1
EXa            : 0092 add R5, R5, #1
Decode         : 0096 set R7, #0
Fetch          : 0100 bez R7, #0036
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=40   |   Status=writing   |
|   REG[ 6]   |   Value=40   |   Status=writing   |
|   REG[ 7]   |   Value=12160   |   Status=writing   |
|   REG[ 8]   |   Value=2000   |   Status=valid   |
|   REG[ 9]   |   Value=8000   |   Status=valid   |
|   REG[10]   |   Value=8160   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=85   |   Status=valid   |
|   REG[13]   |   Value=34   |   Status=valid   |
|   REG[14]   |   Value=165   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1199
--------------------------------
Memory 3       : 0076 add R14, R12, R13
Memory 2       : 0080 add R7, R4, R10
Memory 1       : 0084 st R14, R7
Exb 2          : 0088 add R6, R6, #1
Exb 1          : 0092 add R5, R5, #1
EXa            : 0096 set R7, #0
Decode         : 0100 bez R7, #0036
Fetch          : 0104 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=40   |   Status=writing   |
|   REG[ 6]   |   Value=40   |   Status=writing   |
|   REG[ 7]   |   Value=12160   |   Status=writing   |
|   REG[ 8]   |   Value=2000   |   Status=valid   |
|   REG[ 9]   |   Value=8000   |   Status=valid   |
|   REG[10]   |   Value=8160   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=85   |   Status=valid   |
|   REG[13]   |   Value=34   |   Status=valid   |
|   REG[14]   |   Value=165   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1200
--------------------------------
Memory 4       : 0076 add R14, R12, R13
Memory 3       : 0080 add R7, R4, R10
Memory 2       : 0084 st R14, R7
Memory 1       : 0088 add R6, R6, #1
Exb 2          : 0092 add R5, R5, #1
Exb 1          : 0096 set R7, #0
EXa            : 0100 bez R7, #0036
Fetch          : 0036 sub R7, R6, R1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=40   |   Status=writing   |
|   REG[ 6]   |   Value=40   |   Status=writing   |
|   REG[ 7]   |   Value=12160   |   Status=writing   |
|   REG[ 8]   |   Value=2000   |   Status=valid   |
|   REG[ 9]   |   Value=8000   |   Status=valid   |
|   REG[10]   |   Value=8160   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=85   |   Status=valid   |
|   REG[13]   |   Value=34   |   Status=valid   |
|   REG[14]   |   Value=165   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1201
--------------------------------
Writeback      : 0076 add R14, R12, R13
Memory 4       : 0080 add R7, R4, R10
Memory 3       : 0084 st R14, R7
Memory 2       : 0088 add R6, R6, #1
Memory 1       : 0092 add R5, R5, #1
Exb 2          : 0096 set R7, #0
Exb 1          : 0100 bez R7, #0036
Decode         : 0036 sub R7, R6, R1
Fetch          : 0040 bgez R7, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=40   |   Status=writing   |
|   REG[ 6]   |   Value=40   |   Status=writing   |
|   REG[ 7]   |   Value=12160   |   Status=writing   |
|   REG[ 8]   |   Value=2000   |   Status=valid   |
|   REG[ 9]   |   Value=8000   |   Status=valid   |
|   REG[10]   |   Value=8160   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=85   |   Status=valid   |
|   REG[13]   |   Value=34   |   Status=valid   |
|   REG[14]   |   Value=119   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1202
--------------------------------
Writeback      : 0080 add R7, R4, R10
Memory 4       : 0084 st R14, R7
Memory 3       : 0088 add R6, R6, #1
Memory 2       : 0092 add R5, R5, #1
Memory 1       : 0096 set R7, #0
Exb 2          : 0100 bez R7, #0036
EXa            : 0036 sub R7, R6, R1
Decode         : 0040 bgez R7, #0028
Fetch          : 0044 mul R7, R6, #4
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=40   |   Status=writing   |
|   REG[ 6]   |   Value=40   |   Status=writing   |
|   REG[ 7]   |   Value=15160   |   Status=writing   |
|   REG[ 8]   |   Value=2000   |   Status=valid   |
|   REG[ 9]   |   Value=8000   |   Status=valid   |
|   REG[10]   |   Value=8160   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=85   |   Status=valid   |
|   REG[13]   |   Value=34   |   Status=valid   |
|   REG[14]   |   Value=119   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1203
--------------------------------
Writeback      : 0084 st R14, R7
Memory 4       : 0088 add R6, R6, #1
Memory 3       : 0092 add R5, R5, #1
Memory 2       : 0096 set R7, #0
Memory 1       : 0100 bez R7, #0036
Exb 1          : 0036 sub R7, R6, R1
EXa            : 0040 bgez R7, #0028
Fetch          : 0044 mul R7, R6, #4
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=40   |   Status=writing   |
|   REG[ 6]   |   Value=40   |   Status=writing   |
|   REG[ 7]   |   Value=15160   |   Status=writing   |
|   REG[ 8]   |   Value=2000   |   Status=valid   |
|   REG[ 9]   |   Value=8000   |   Status=valid   |
|   REG[10]   |   Value=8160   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=85   |   Status=valid   |
|   REG[13]   |   Value=34   |   Status=valid   |
|   REG[14]   |   Value=119   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1204
--------------------------------
Writeback      : 0088 add R6, R6, #1
Memory 4       : 0092 add R5, R5, #1
Memory 3       : 0096 set R7, #0
Memory 2       : 0100 bez R7, #0036
Exb 2          : 0036 sub R7, R6, R1
Exb 1          : 0040 bgez R7, #0028
Decode         : 0044 mul R7, R6, #4
Fetch          : 0048 mul R8, R5, R1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=40   |   Status=writing   |
|   REG[ 6]   |   Value=41   |   Status=valid   |
|   REG[ 7]   |   Value=15160   |   Status=writing   |
|   REG[ 8]   |   Value=2000   |   Status=valid   |
|   REG[ 9]   |   Value=8000   |   Status=valid   |
|   REG[10]   |   Value=8160   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=85   |   Status=valid   |
|   REG[13]   |   Value=34   |   Status=valid   |
|   REG[14]   |   Value=119   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1205
--------------------------------
Writeback      : 0092 add R5, R5, #1
Memory 4       : 0096 set R7, #0
Memory 3       : 0100 bez R7, #0036
Memory 1       : 0036 sub R7, R6, R1
Exb 2          : 0040 bgez R7, #0028
EXa            : 0044 mul R7, R6, #4
Decode         : 0048 mul R8, R5, R1
Fetch          : 0052 mul R9, R8, #4
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=41   |   Status=valid   |
|   REG[ 6]   |   Value=41   |   Status=valid   |
|   REG[ 7]   |   Value=15160   |   Status=writing   |
|   REG[ 8]   |   Value=2000   |   Status=writing   |
|   REG[ 9]   |   Value=8000   |   Status=valid   |
|   REG[10]   |   Value=8160   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=85   |   Status=valid   |
|   REG[13]   |   Value=34   |   Status=valid   |
|   REG[14]   |   Value=119   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1206
--------------------------------
Writeback      : 0096 set R7, #0
Memory 4       : 0100 bez R7, #0036
Memory 2       : 0036 sub R7, R6, R1
Memory 1       : 0040 bgez R7, #0028
Exb 1          : 0044 mul R7, R6, #4
EXa            : 0048 mul R8, R5, R1
Decode         : 0052 mul R9, R8, #4
Fetch          : 0056 add R10, R7, R9
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=41   |   Status=valid   |
|   REG[ 6]   |   Value=41   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=2000   |   Status=writing   |
|   REG[ 9]   |   Value=8000   |   Status=valid   |
|   REG[10]   |   Value=8160   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=85   |   Status=valid   |
|   REG[13]   |   Value=34   |   Status=valid   |
|   REG[14]   |   Value=119   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1207
--------------------------------
Writeback      : 0100 bez R7, #0036
Memory 3       : 0036 sub R7, R6, R1
Memory 2       : 0040 bgez R7, #0028
Exb 2          : 0044 mul R7, R6, #4
Exb 1          : 0048 mul R8, R5, R1
Decode         : 0052 mul R9, R8, #4
Fetch          : 0056 add R10, R7, R9
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=41   |   Status=valid   |
|   REG[ 6]   |   Value=41   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=2000   |   Status=writing   |
|   REG[ 9]   |   Value=8000   |   Status=valid   |
|   REG[10]   |   Value=8160   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=85   |   Status=valid   |
|   REG[13]   |   Value=34   |   Status=valid   |
|   REG[14]   |   Value=119   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1208
--------------------------------
Memory 4       : 0036 sub R7, R6, R1
Memory 3       : 0040 bgez R7, #0028
Memory 1       : 0044 mul R7, R6, #4
Exb 2          : 0048 mul R8, R5, R1
Decode         : 0052 mul R9, R8, #4
Fetch          : 0056 add R10, R7, R9
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=41   |   Status=valid   |
|   REG[ 6]   |   Value=41   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=2000   |   Status=writing   |
|   REG[ 9]   |   Value=8000   |   Status=writing   |
|   REG[10]   |   Value=8160   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=85   |   Status=valid   |
|   REG[13]   |   Value=34   |   Status=valid   |
|   REG[14]   |   Value=119   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1209
--------------------------------
Writeback      : 0036 sub R7, R6, R1
Memory 4       : 0040 bgez R7, #0028
Memory 2       : 0044 mul R7, R6, #4
Memory 1       : 0048 mul R8, R5, R1
EXa            : 0052 mul R9, R8, #4
Decode         : 0056 add R10, R7, R9
Fetch          : 0060 add R7, R2, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=41   |   Status=valid   |
|   REG[ 6]   |   Value=41   |   Status=valid   |
|   REG[ 7]   |   Value=-9   |   Status=writing   |
|   REG[ 8]   |   Value=2000   |   Status=writing   |
|   REG[ 9]   |   Value=8000   |   Status=writing   |
|   REG[10]   |   Value=8160   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=85   |   Status=valid   |
|   REG[13]   |   Value=34   |   Status=valid   |
|   REG[14]   |   Value=119   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1210
--------------------------------
Writeback      : 0040 bgez R7, #0028
Memory 3       : 0044 mul R7, R6, #4
Memory 2       : 0048 mul R8, R5, R1
Exb 1          : 0052 mul R9, R8, #4
Decode         : 0056 add R10, R7, R9
Fetch          : 0060 add R7, R2, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=41   |   Status=valid   |
|   REG[ 6]   |   Value=41   |   Status=valid   |
|   REG[ 7]   |   Value=-9   |   Status=writing   |
|   REG[ 8]   |   Value=2000   |   Status=writing   |
|   REG[ 9]   |   Value=8000   |   Status=writing   |
|   REG[10]   |   Value=8160   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=85   |   Status=valid   |
|   REG[13]   |   Value=34   |   Status=valid   |
|   REG[14]   |   Value=119   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1211
--------------------------------
Memory 4       : 0044 mul R7, R6, #4
Memory 3       : 0048 mul R8, R5, R1
Exb 2          : 0052 mul R9, R8, #4
Decode         : 0056 add R10, R7, R9
Fetch          : 0060 add R7, R2, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=41   |   Status=valid   |
|   REG[ 6]   |   Value=41   |   Status=valid   |
|   REG[ 7]   |   Value=-9   |   Status=writing   |
|   REG[ 8]   |   Value=2000   |   Status=writing   |
|   REG[ 9]   |   Value=8000   |   Status=writing   |
|   REG[10]   |   Value=8160   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=85   |   Status=valid   |
|   REG[13]   |   Value=34   |   Status=valid   |
|   REG[14]   |   Value=119   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1212
--------------------------------
Writeback      : 0044 mul R7, R6, #4
Memory 4       : 0048 mul R8, R5, R1
Memory 1       : 0052 mul R9, R8, #4
EXa            : 0056 add R10, R7, R9
Decode         : 0060 add R7, R2, R10
Fetch          : 0064 ld R12, R7
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=41   |   Status=valid   |
|   REG[ 6]   |   Value=41   |   Status=valid   |
|   REG[ 7]   |   Value=164   |   Status=writing   |
|   REG[ 8]   |   Value=2000   |   Status=writing   |
|   REG[ 9]   |   Value=8000   |   Status=writing   |
|   REG[10]   |   Value=8160   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=85   |   Status=valid   |
|   REG[13]   |   Value=34   |   Status=valid   |
|   REG[14]   |   Value=119   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1213
--------------------------------
Writeback      : 0048 mul R8, R5, R1
Memory 2       : 0052 mul R9, R8, #4
Exb 1          : 0056 add R10, R7, R9
EXa            : 0060 add R7, R2, R10
Decode         : 0064 ld R12, R7
Fetch          : 0068 add R7, R3, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=41   |   Status=valid   |
|   REG[ 6]   |   Value=41   |   Status=valid   |
|   REG[ 7]   |   Value=164   |   Status=writing   |
|   REG[ 8]   |   Value=2050   |   Status=valid   |
|   REG[ 9]   |   Value=8000   |   Status=writing   |
|   REG[10]   |   Value=8160   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=85   |   Status=writing   |
|   REG[13]   |   Value=34   |   Status=valid   |
|   REG[14]   |   Value=119   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1214
--------------------------------
Memory 3       : 0052 mul R9, R8, #4
Exb 2          : 0056 add R10, R7, R9
Exb 1          : 0060 add R7, R2, R10
EXa            : 0064 ld R12, R7
Decode         : 0068 add R7, R3, R10
Fetch          : 0072 ld R13, R7
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=41   |   Status=valid   |
|   REG[ 6]   |   Value=41   |   Status=valid   |
|   REG[ 7]   |   Value=164   |   Status=writing   |
|   REG[ 8]   |   Value=2050   |   Status=valid   |
|   REG[ 9]   |   Value=8000   |   Status=writing   |
|   REG[10]   |   Value=8160   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=85   |   Status=writing   |
|   REG[13]   |   Value=34   |   Status=valid   |
|   REG[14]   |   Value=119   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1215
--------------------------------
Memory 4       : 0052 mul R9, R8, #4
Memory 1       : 0056 add R10, R7, R9
Exb 2          : 0060 add R7, R2, R10
Exb 1          : 0064 ld R12, R7
EXa            : 0068 add R7, R3, R10
Decode         : 0072 ld R13, R7
Fetch          : 0076 add R14, R12, R13
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=41   |   Status=valid   |
|   REG[ 6]   |   Value=41   |   Status=valid   |
|   REG[ 7]   |   Value=164   |   Status=writing   |
|   REG[ 8]   |   Value=2050   |   Status=valid   |
|   REG[ 9]   |   Value=8000   |   Status=writing   |
|   REG[10]   |   Value=8160   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=85   |   Status=writing   |
|   REG[13]   |   Value=34   |   Status=writing   |
|   REG[14]   |   Value=119   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1216
--------------------------------
Writeback      : 0052 mul R9, R8, #4
Memory 2       : 0056 add R10, R7, R9
Memory 1       : 0060 add R7, R2, R10
Exb 2          : 0064 ld R12, R7
Exb 1          : 0068 add R7, R3, R10
EXa            : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=41   |   Status=valid   |
|   REG[ 6]   |   Value=41   |   Status=valid   |
|   REG[ 7]   |   Value=164   |   Status=writing   |
|   REG[ 8]   |   Value=2050   |   Status=valid   |
|   REG[ 9]   |   Value=8200   |   Status=valid   |
|   REG[10]   |   Value=8160   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=85   |   Status=writing   |
|   REG[13]   |   Value=34   |   Status=writing   |
|   REG[14]   |   Value=119   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1217
--------------------------------
Memory 3       : 0056 add R10, R7, R9
Memory 2       : 0060 add R7, R2, R10
Memory 1       : 0064 ld R12, R7
Exb 2          : 0068 add R7, R3, R10
Exb 1          : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=41   |   Status=valid   |
|   REG[ 6]   |   Value=41   |   Status=valid   |
|   REG[ 7]   |   Value=164   |   Status=writing   |
|   REG[ 8]   |   Value=2050   |   Status=valid   |
|   REG[ 9]   |   Value=8200   |   Status=valid   |
|   REG[10]   |   Value=8160   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=85   |   Status=writing   |
|   REG[13]   |   Value=34   |   Status=writing   |
|   REG[14]   |   Value=119   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1218
--------------------------------
Memory 4       : 0056 add R10, R7, R9
Memory 3       : 0060 add R7, R2, R10
Memory 2       : 0064 ld R12, R7
Memory 1       : 0068 add R7, R3, R10
Exb 2          : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=41   |   Status=valid   |
|   REG[ 6]   |   Value=41   |   Status=valid   |
|   REG[ 7]   |   Value=164   |   Status=writing   |
|   REG[ 8]   |   Value=2050   |   Status=valid   |
|   REG[ 9]   |   Value=8200   |   Status=valid   |
|   REG[10]   |   Value=8160   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=85   |   Status=writing   |
|   REG[13]   |   Value=34   |   Status=writing   |
|   REG[14]   |   Value=119   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1219
--------------------------------
Writeback      : 0056 add R10, R7, R9
Memory 4       : 0060 add R7, R2, R10
Memory 3       : 0064 ld R12, R7
Memory 2       : 0068 add R7, R3, R10
Memory 1       : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=41   |   Status=valid   |
|   REG[ 6]   |   Value=41   |   Status=valid   |
|   REG[ 7]   |   Value=164   |   Status=writing   |
|   REG[ 8]   |   Value=2050   |   Status=valid   |
|   REG[ 9]   |   Value=8200   |   Status=valid   |
|   REG[10]   |   Value=8364   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=85   |   Status=writing   |
|   REG[13]   |   Value=34   |   Status=writing   |
|   REG[14]   |   Value=119   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1220
--------------------------------
Writeback      : 0060 add R7, R2, R10
Memory 4       : 0064 ld R12, R7
Memory 3       : 0068 add R7, R3, R10
Memory 2       : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=41   |   Status=valid   |
|   REG[ 6]   |   Value=41   |   Status=valid   |
|   REG[ 7]   |   Value=9364   |   Status=writing   |
|   REG[ 8]   |   Value=2050   |   Status=valid   |
|   REG[ 9]   |   Value=8200   |   Status=valid   |
|   REG[10]   |   Value=8364   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=85   |   Status=writing   |
|   REG[13]   |   Value=34   |   Status=writing   |
|   REG[14]   |   Value=119   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1221
--------------------------------
Writeback      : 0064 ld R12, R7
Memory 4       : 0068 add R7, R3, R10
Memory 3       : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=41   |   Status=valid   |
|   REG[ 6]   |   Value=41   |   Status=valid   |
|   REG[ 7]   |   Value=9364   |   Status=writing   |
|   REG[ 8]   |   Value=2050   |   Status=valid   |
|   REG[ 9]   |   Value=8200   |   Status=valid   |
|   REG[10]   |   Value=8364   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=55   |   Status=valid   |
|   REG[13]   |   Value=34   |   Status=writing   |
|   REG[14]   |   Value=119   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1222
--------------------------------
Writeback      : 0068 add R7, R3, R10
Memory 4       : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=41   |   Status=valid   |
|   REG[ 6]   |   Value=41   |   Status=valid   |
|   REG[ 7]   |   Value=12364   |   Status=valid   |
|   REG[ 8]   |   Value=2050   |   Status=valid   |
|   REG[ 9]   |   Value=8200   |   Status=valid   |
|   REG[10]   |   Value=8364   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=55   |   Status=valid   |
|   REG[13]   |   Value=34   |   Status=writing   |
|   REG[14]   |   Value=119   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1223
--------------------------------
Writeback      : 0072 ld R13, R7
EXa            : 0076 add R14, R12, R13
Decode         : 0080 add R7, R4, R10
Fetch          : 0084 st R14, R7
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=41   |   Status=valid   |
|   REG[ 6]   |   Value=41   |   Status=valid   |
|   REG[ 7]   |   Value=12364   |   Status=writing   |
|   REG[ 8]   |   Value=2050   |   Status=valid   |
|   REG[ 9]   |   Value=8200   |   Status=valid   |
|   REG[10]   |   Value=8364   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=55   |   Status=valid   |
|   REG[13]   |   Value=106   |   Status=valid   |
|   REG[14]   |   Value=119   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1224
--------------------------------
Exb 1          : 0076 add R14, R12, R13
EXa            : 0080 add R7, R4, R10
Decode         : 0084 st R14, R7
Fetch          : 0088 add R6, R6, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=41   |   Status=valid   |
|   REG[ 6]   |   Value=41   |   Status=valid   |
|   REG[ 7]   |   Value=12364   |   Status=writing   |
|   REG[ 8]   |   Value=2050   |   Status=valid   |
|   REG[ 9]   |   Value=8200   |   Status=valid   |
|   REG[10]   |   Value=8364   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=55   |   Status=valid   |
|   REG[13]   |   Value=106   |   Status=valid   |
|   REG[14]   |   Value=119   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1225
--------------------------------
Exb 2          : 0076 add R14, R12, R13
Exb 1          : 0080 add R7, R4, R10
EXa            : 0084 st R14, R7
Decode         : 0088 add R6, R6, #1
Fetch          : 0092 add R5, R5, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=41   |   Status=valid   |
|   REG[ 6]   |   Value=41   |   Status=writing   |
|   REG[ 7]   |   Value=12364   |   Status=writing   |
|   REG[ 8]   |   Value=2050   |   Status=valid   |
|   REG[ 9]   |   Value=8200   |   Status=valid   |
|   REG[10]   |   Value=8364   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=55   |   Status=valid   |
|   REG[13]   |   Value=106   |   Status=valid   |
|   REG[14]   |   Value=119   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1226
--------------------------------
Memory 1       : 0076 add R14, R12, R13
Exb 2          : 0080 add R7, R4, R10
Exb 1          : 0084 st R14, R7
EXa            : 0088 add R6, R6, #1
Decode         : 0092 add R5, R5, #1
Fetch          : 0096 set R7, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=41   |   Status=writing   |
|   REG[ 6]   |   Value=41   |   Status=writing   |
|   REG[ 7]   |   Value=12364   |   Status=writing   |
|   REG[ 8]   |   Value=2050   |   Status=valid   |
|   REG[ 9]   |   Value=8200   |   Status=valid   |
|   REG[10]   |   Value=8364   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=55   |   Status=valid   |
|   REG[13]   |   Value=106   |   Status=valid   |
|   REG[14]   |   Value=119   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1227
--------------------------------
Memory 2       : 0076 add R14, R12, R13
Memory 1       : 0080 add R7, R4, R10
Exb 2          : 0084 st R14, R7
Exb 1          : 0088 add R6, R6, #1
EXa            : 0092 add R5, R5, #1
Decode         : 0096 set R7, #0
Fetch          : 0100 bez R7, #0036
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=41   |   Status=writing   |
|   REG[ 6]   |   Value=41   |   Status=writing   |
|   REG[ 7]   |   Value=12364   |   Status=writing   |
|   REG[ 8]   |   Value=2050   |   Status=valid   |
|   REG[ 9]   |   Value=8200   |   Status=valid   |
|   REG[10]   |   Value=8364   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=55   |   Status=valid   |
|   REG[13]   |   Value=106   |   Status=valid   |
|   REG[14]   |   Value=119   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1228
--------------------------------
Memory 3       : 0076 add R14, R12, R13
Memory 2       : 0080 add R7, R4, R10
Memory 1       : 0084 st R14, R7
Exb 2          : 0088 add R6, R6, #1
Exb 1          : 0092 add R5, R5, #1
EXa            : 0096 set R7, #0
Decode         : 0100 bez R7, #0036
Fetch          : 0104 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=41   |   Status=writing   |
|   REG[ 6]   |   Value=41   |   Status=writing   |
|   REG[ 7]   |   Value=12364   |   Status=writing   |
|   REG[ 8]   |   Value=2050   |   Status=valid   |
|   REG[ 9]   |   Value=8200   |   Status=valid   |
|   REG[10]   |   Value=8364   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=55   |   Status=valid   |
|   REG[13]   |   Value=106   |   Status=valid   |
|   REG[14]   |   Value=119   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1229
--------------------------------
Memory 4       : 0076 add R14, R12, R13
Memory 3       : 0080 add R7, R4, R10
Memory 2       : 0084 st R14, R7
Memory 1       : 0088 add R6, R6, #1
Exb 2          : 0092 add R5, R5, #1
Exb 1          : 0096 set R7, #0
EXa            : 0100 bez R7, #0036
Fetch          : 0036 sub R7, R6, R1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=41   |   Status=writing   |
|   REG[ 6]   |   Value=41   |   Status=writing   |
|   REG[ 7]   |   Value=12364   |   Status=writing   |
|   REG[ 8]   |   Value=2050   |   Status=valid   |
|   REG[ 9]   |   Value=8200   |   Status=valid   |
|   REG[10]   |   Value=8364   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=55   |   Status=valid   |
|   REG[13]   |   Value=106   |   Status=valid   |
|   REG[14]   |   Value=119   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1230
--------------------------------
Writeback      : 0076 add R14, R12, R13
Memory 4       : 0080 add R7, R4, R10
Memory 3       : 0084 st R14, R7
Memory 2       : 0088 add R6, R6, #1
Memory 1       : 0092 add R5, R5, #1
Exb 2          : 0096 set R7, #0
Exb 1          : 0100 bez R7, #0036
Decode         : 0036 sub R7, R6, R1
Fetch          : 0040 bgez R7, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=41   |   Status=writing   |
|   REG[ 6]   |   Value=41   |   Status=writing   |
|   REG[ 7]   |   Value=12364   |   Status=writing   |
|   REG[ 8]   |   Value=2050   |   Status=valid   |
|   REG[ 9]   |   Value=8200   |   Status=valid   |
|   REG[10]   |   Value=8364   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=55   |   Status=valid   |
|   REG[13]   |   Value=106   |   Status=valid   |
|   REG[14]   |   Value=161   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1231
--------------------------------
Writeback      : 0080 add R7, R4, R10
Memory 4       : 0084 st R14, R7
Memory 3       : 0088 add R6, R6, #1
Memory 2       : 0092 add R5, R5, #1
Memory 1       : 0096 set R7, #0
Exb 2          : 0100 bez R7, #0036
EXa            : 0036 sub R7, R6, R1
Decode         : 0040 bgez R7, #0028
Fetch          : 0044 mul R7, R6, #4
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=41   |   Status=writing   |
|   REG[ 6]   |   Value=41   |   Status=writing   |
|   REG[ 7]   |   Value=15364   |   Status=writing   |
|   REG[ 8]   |   Value=2050   |   Status=valid   |
|   REG[ 9]   |   Value=8200   |   Status=valid   |
|   REG[10]   |   Value=8364   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=55   |   Status=valid   |
|   REG[13]   |   Value=106   |   Status=valid   |
|   REG[14]   |   Value=161   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1232
--------------------------------
Writeback      : 0084 st R14, R7
Memory 4       : 0088 add R6, R6, #1
Memory 3       : 0092 add R5, R5, #1
Memory 2       : 0096 set R7, #0
Memory 1       : 0100 bez R7, #0036
Exb 1          : 0036 sub R7, R6, R1
EXa            : 0040 bgez R7, #0028
Fetch          : 0044 mul R7, R6, #4
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=41   |   Status=writing   |
|   REG[ 6]   |   Value=41   |   Status=writing   |
|   REG[ 7]   |   Value=15364   |   Status=writing   |
|   REG[ 8]   |   Value=2050   |   Status=valid   |
|   REG[ 9]   |   Value=8200   |   Status=valid   |
|   REG[10]   |   Value=8364   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=55   |   Status=valid   |
|   REG[13]   |   Value=106   |   Status=valid   |
|   REG[14]   |   Value=161   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1233
--------------------------------
Writeback      : 0088 add R6, R6, #1
Memory 4       : 0092 add R5, R5, #1
Memory 3       : 0096 set R7, #0
Memory 2       : 0100 bez R7, #0036
Exb 2          : 0036 sub R7, R6, R1
Exb 1          : 0040 bgez R7, #0028
Decode         : 0044 mul R7, R6, #4
Fetch          : 0048 mul R8, R5, R1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=41   |   Status=writing   |
|   REG[ 6]   |   Value=42   |   Status=valid   |
|   REG[ 7]   |   Value=15364   |   Status=writing   |
|   REG[ 8]   |   Value=2050   |   Status=valid   |
|   REG[ 9]   |   Value=8200   |   Status=valid   |
|   REG[10]   |   Value=8364   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=55   |   Status=valid   |
|   REG[13]   |   Value=106   |   Status=valid   |
|   REG[14]   |   Value=161   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1234
--------------------------------
Writeback      : 0092 add R5, R5, #1
Memory 4       : 0096 set R7, #0
Memory 3       : 0100 bez R7, #0036
Memory 1       : 0036 sub R7, R6, R1
Exb 2          : 0040 bgez R7, #0028
EXa            : 0044 mul R7, R6, #4
Decode         : 0048 mul R8, R5, R1
Fetch          : 0052 mul R9, R8, #4
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=42   |   Status=valid   |
|   REG[ 6]   |   Value=42   |   Status=valid   |
|   REG[ 7]   |   Value=15364   |   Status=writing   |
|   REG[ 8]   |   Value=2050   |   Status=writing   |
|   REG[ 9]   |   Value=8200   |   Status=valid   |
|   REG[10]   |   Value=8364   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=55   |   Status=valid   |
|   REG[13]   |   Value=106   |   Status=valid   |
|   REG[14]   |   Value=161   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1235
--------------------------------
Writeback      : 0096 set R7, #0
Memory 4       : 0100 bez R7, #0036
Memory 2       : 0036 sub R7, R6, R1
Memory 1       : 0040 bgez R7, #0028
Exb 1          : 0044 mul R7, R6, #4
EXa            : 0048 mul R8, R5, R1
Decode         : 0052 mul R9, R8, #4
Fetch          : 0056 add R10, R7, R9
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=42   |   Status=valid   |
|   REG[ 6]   |   Value=42   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=2050   |   Status=writing   |
|   REG[ 9]   |   Value=8200   |   Status=valid   |
|   REG[10]   |   Value=8364   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=55   |   Status=valid   |
|   REG[13]   |   Value=106   |   Status=valid   |
|   REG[14]   |   Value=161   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1236
--------------------------------
Writeback      : 0100 bez R7, #0036
Memory 3       : 0036 sub R7, R6, R1
Memory 2       : 0040 bgez R7, #0028
Exb 2          : 0044 mul R7, R6, #4
Exb 1          : 0048 mul R8, R5, R1
Decode         : 0052 mul R9, R8, #4
Fetch          : 0056 add R10, R7, R9
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=42   |   Status=valid   |
|   REG[ 6]   |   Value=42   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=2050   |   Status=writing   |
|   REG[ 9]   |   Value=8200   |   Status=valid   |
|   REG[10]   |   Value=8364   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=55   |   Status=valid   |
|   REG[13]   |   Value=106   |   Status=valid   |
|   REG[14]   |   Value=161   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1237
--------------------------------
Memory 4       : 0036 sub R7, R6, R1
Memory 3       : 0040 bgez R7, #0028
Memory 1       : 0044 mul R7, R6, #4
Exb 2          : 0048 mul R8, R5, R1
Decode         : 0052 mul R9, R8, #4
Fetch          : 0056 add R10, R7, R9
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=42   |   Status=valid   |
|   REG[ 6]   |   Value=42   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=2050   |   Status=writing   |
|   REG[ 9]   |   Value=8200   |   Status=writing   |
|   REG[10]   |   Value=8364   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=55   |   Status=valid   |
|   REG[13]   |   Value=106   |   Status=valid   |
|   REG[14]   |   Value=161   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1238
--------------------------------
Writeback      : 0036 sub R7, R6, R1
Memory 4       : 0040 bgez R7, #0028
Memory 2       : 0044 mul R7, R6, #4
Memory 1       : 0048 mul R8, R5, R1
EXa            : 0052 mul R9, R8, #4
Decode         : 0056 add R10, R7, R9
Fetch          : 0060 add R7, R2, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=42   |   Status=valid   |
|   REG[ 6]   |   Value=42   |   Status=valid   |
|   REG[ 7]   |   Value=-8   |   Status=writing   |
|   REG[ 8]   |   Value=2050   |   Status=writing   |
|   REG[ 9]   |   Value=8200   |   Status=writing   |
|   REG[10]   |   Value=8364   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=55   |   Status=valid   |
|   REG[13]   |   Value=106   |   Status=valid   |
|   REG[14]   |   Value=161   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1239
--------------------------------
Writeback      : 0040 bgez R7, #0028
Memory 3       : 0044 mul R7, R6, #4
Memory 2       : 0048 mul R8, R5, R1
Exb 1          : 0052 mul R9, R8, #4
Decode         : 0056 add R10, R7, R9
Fetch          : 0060 add R7, R2, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=42   |   Status=valid   |
|   REG[ 6]   |   Value=42   |   Status=valid   |
|   REG[ 7]   |   Value=-8   |   Status=writing   |
|   REG[ 8]   |   Value=2050   |   Status=writing   |
|   REG[ 9]   |   Value=8200   |   Status=writing   |
|   REG[10]   |   Value=8364   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=55   |   Status=valid   |
|   REG[13]   |   Value=106   |   Status=valid   |
|   REG[14]   |   Value=161   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1240
--------------------------------
Memory 4       : 0044 mul R7, R6, #4
Memory 3       : 0048 mul R8, R5, R1
Exb 2          : 0052 mul R9, R8, #4
Decode         : 0056 add R10, R7, R9
Fetch          : 0060 add R7, R2, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=42   |   Status=valid   |
|   REG[ 6]   |   Value=42   |   Status=valid   |
|   REG[ 7]   |   Value=-8   |   Status=writing   |
|   REG[ 8]   |   Value=2050   |   Status=writing   |
|   REG[ 9]   |   Value=8200   |   Status=writing   |
|   REG[10]   |   Value=8364   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=55   |   Status=valid   |
|   REG[13]   |   Value=106   |   Status=valid   |
|   REG[14]   |   Value=161   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1241
--------------------------------
Writeback      : 0044 mul R7, R6, #4
Memory 4       : 0048 mul R8, R5, R1
Memory 1       : 0052 mul R9, R8, #4
EXa            : 0056 add R10, R7, R9
Decode         : 0060 add R7, R2, R10
Fetch          : 0064 ld R12, R7
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=42   |   Status=valid   |
|   REG[ 6]   |   Value=42   |   Status=valid   |
|   REG[ 7]   |   Value=168   |   Status=writing   |
|   REG[ 8]   |   Value=2050   |   Status=writing   |
|   REG[ 9]   |   Value=8200   |   Status=writing   |
|   REG[10]   |   Value=8364   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=55   |   Status=valid   |
|   REG[13]   |   Value=106   |   Status=valid   |
|   REG[14]   |   Value=161   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1242
--------------------------------
Writeback      : 0048 mul R8, R5, R1
Memory 2       : 0052 mul R9, R8, #4
Exb 1          : 0056 add R10, R7, R9
EXa            : 0060 add R7, R2, R10
Decode         : 0064 ld R12, R7
Fetch          : 0068 add R7, R3, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=42   |   Status=valid   |
|   REG[ 6]   |   Value=42   |   Status=valid   |
|   REG[ 7]   |   Value=168   |   Status=writing   |
|   REG[ 8]   |   Value=2100   |   Status=valid   |
|   REG[ 9]   |   Value=8200   |   Status=writing   |
|   REG[10]   |   Value=8364   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=55   |   Status=writing   |
|   REG[13]   |   Value=106   |   Status=valid   |
|   REG[14]   |   Value=161   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1243
--------------------------------
Memory 3       : 0052 mul R9, R8, #4
Exb 2          : 0056 add R10, R7, R9
Exb 1          : 0060 add R7, R2, R10
EXa            : 0064 ld R12, R7
Decode         : 0068 add R7, R3, R10
Fetch          : 0072 ld R13, R7
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=42   |   Status=valid   |
|   REG[ 6]   |   Value=42   |   Status=valid   |
|   REG[ 7]   |   Value=168   |   Status=writing   |
|   REG[ 8]   |   Value=2100   |   Status=valid   |
|   REG[ 9]   |   Value=8200   |   Status=writing   |
|   REG[10]   |   Value=8364   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=55   |   Status=writing   |
|   REG[13]   |   Value=106   |   Status=valid   |
|   REG[14]   |   Value=161   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1244
--------------------------------
Memory 4       : 0052 mul R9, R8, #4
Memory 1       : 0056 add R10, R7, R9
Exb 2          : 0060 add R7, R2, R10
Exb 1          : 0064 ld R12, R7
EXa            : 0068 add R7, R3, R10
Decode         : 0072 ld R13, R7
Fetch          : 0076 add R14, R12, R13
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=42   |   Status=valid   |
|   REG[ 6]   |   Value=42   |   Status=valid   |
|   REG[ 7]   |   Value=168   |   Status=writing   |
|   REG[ 8]   |   Value=2100   |   Status=valid   |
|   REG[ 9]   |   Value=8200   |   Status=writing   |
|   REG[10]   |   Value=8364   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=55   |   Status=writing   |
|   REG[13]   |   Value=106   |   Status=writing   |
|   REG[14]   |   Value=161   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1245
--------------------------------
Writeback      : 0052 mul R9, R8, #4
Memory 2       : 0056 add R10, R7, R9
Memory 1       : 0060 add R7, R2, R10
Exb 2          : 0064 ld R12, R7
Exb 1          : 0068 add R7, R3, R10
EXa            : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=42   |   Status=valid   |
|   REG[ 6]   |   Value=42   |   Status=valid   |
|   REG[ 7]   |   Value=168   |   Status=writing   |
|   REG[ 8]   |   Value=2100   |   Status=valid   |
|   REG[ 9]   |   Value=8400   |   Status=valid   |
|   REG[10]   |   Value=8364   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=55   |   Status=writing   |
|   REG[13]   |   Value=106   |   Status=writing   |
|   REG[14]   |   Value=161   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1246
--------------------------------
Memory 3       : 0056 add R10, R7, R9
Memory 2       : 0060 add R7, R2, R10
Memory 1       : 0064 ld R12, R7
Exb 2          : 0068 add R7, R3, R10
Exb 1          : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=42   |   Status=valid   |
|   REG[ 6]   |   Value=42   |   Status=valid   |
|   REG[ 7]   |   Value=168   |   Status=writing   |
|   REG[ 8]   |   Value=2100   |   Status=valid   |
|   REG[ 9]   |   Value=8400   |   Status=valid   |
|   REG[10]   |   Value=8364   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=55   |   Status=writing   |
|   REG[13]   |   Value=106   |   Status=writing   |
|   REG[14]   |   Value=161   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1247
--------------------------------
Memory 4       : 0056 add R10, R7, R9
Memory 3       : 0060 add R7, R2, R10
Memory 2       : 0064 ld R12, R7
Memory 1       : 0068 add R7, R3, R10
Exb 2          : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=42   |   Status=valid   |
|   REG[ 6]   |   Value=42   |   Status=valid   |
|   REG[ 7]   |   Value=168   |   Status=writing   |
|   REG[ 8]   |   Value=2100   |   Status=valid   |
|   REG[ 9]   |   Value=8400   |   Status=valid   |
|   REG[10]   |   Value=8364   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=55   |   Status=writing   |
|   REG[13]   |   Value=106   |   Status=writing   |
|   REG[14]   |   Value=161   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1248
--------------------------------
Writeback      : 0056 add R10, R7, R9
Memory 4       : 0060 add R7, R2, R10
Memory 3       : 0064 ld R12, R7
Memory 2       : 0068 add R7, R3, R10
Memory 1       : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=42   |   Status=valid   |
|   REG[ 6]   |   Value=42   |   Status=valid   |
|   REG[ 7]   |   Value=168   |   Status=writing   |
|   REG[ 8]   |   Value=2100   |   Status=valid   |
|   REG[ 9]   |   Value=8400   |   Status=valid   |
|   REG[10]   |   Value=8568   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=55   |   Status=writing   |
|   REG[13]   |   Value=106   |   Status=writing   |
|   REG[14]   |   Value=161   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1249
--------------------------------
Writeback      : 0060 add R7, R2, R10
Memory 4       : 0064 ld R12, R7
Memory 3       : 0068 add R7, R3, R10
Memory 2       : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=42   |   Status=valid   |
|   REG[ 6]   |   Value=42   |   Status=valid   |
|   REG[ 7]   |   Value=9568   |   Status=writing   |
|   REG[ 8]   |   Value=2100   |   Status=valid   |
|   REG[ 9]   |   Value=8400   |   Status=valid   |
|   REG[10]   |   Value=8568   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=55   |   Status=writing   |
|   REG[13]   |   Value=106   |   Status=writing   |
|   REG[14]   |   Value=161   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1250
--------------------------------
Writeback      : 0064 ld R12, R7
Memory 4       : 0068 add R7, R3, R10
Memory 3       : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=42   |   Status=valid   |
|   REG[ 6]   |   Value=42   |   Status=valid   |
|   REG[ 7]   |   Value=9568   |   Status=writing   |
|   REG[ 8]   |   Value=2100   |   Status=valid   |
|   REG[ 9]   |   Value=8400   |   Status=valid   |
|   REG[10]   |   Value=8568   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=52   |   Status=valid   |
|   REG[13]   |   Value=106   |   Status=writing   |
|   REG[14]   |   Value=161   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1251
--------------------------------
Writeback      : 0068 add R7, R3, R10
Memory 4       : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=42   |   Status=valid   |
|   REG[ 6]   |   Value=42   |   Status=valid   |
|   REG[ 7]   |   Value=12568   |   Status=valid   |
|   REG[ 8]   |   Value=2100   |   Status=valid   |
|   REG[ 9]   |   Value=8400   |   Status=valid   |
|   REG[10]   |   Value=8568   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=52   |   Status=valid   |
|   REG[13]   |   Value=106   |   Status=writing   |
|   REG[14]   |   Value=161   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1252
--------------------------------
Writeback      : 0072 ld R13, R7
EXa            : 0076 add R14, R12, R13
Decode         : 0080 add R7, R4, R10
Fetch          : 0084 st R14, R7
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=42   |   Status=valid   |
|   REG[ 6]   |   Value=42   |   Status=valid   |
|   REG[ 7]   |   Value=12568   |   Status=writing   |
|   REG[ 8]   |   Value=2100   |   Status=valid   |
|   REG[ 9]   |   Value=8400   |   Status=valid   |
|   REG[10]   |   Value=8568   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=52   |   Status=valid   |
|   REG[13]   |   Value=43   |   Status=valid   |
|   REG[14]   |   Value=161   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1253
--------------------------------
Exb 1          : 0076 add R14, R12, R13
EXa            : 0080 add R7, R4, R10
Decode         : 0084 st R14, R7
Fetch          : 0088 add R6, R6, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=42   |   Status=valid   |
|   REG[ 6]   |   Value=42   |   Status=valid   |
|   REG[ 7]   |   Value=12568   |   Status=writing   |
|   REG[ 8]   |   Value=2100   |   Status=valid   |
|   REG[ 9]   |   Value=8400   |   Status=valid   |
|   REG[10]   |   Value=8568   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=52   |   Status=valid   |
|   REG[13]   |   Value=43   |   Status=valid   |
|   REG[14]   |   Value=161   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1254
--------------------------------
Exb 2          : 0076 add R14, R12, R13
Exb 1          : 0080 add R7, R4, R10
EXa            : 0084 st R14, R7
Decode         : 0088 add R6, R6, #1
Fetch          : 0092 add R5, R5, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=42   |   Status=valid   |
|   REG[ 6]   |   Value=42   |   Status=writing   |
|   REG[ 7]   |   Value=12568   |   Status=writing   |
|   REG[ 8]   |   Value=2100   |   Status=valid   |
|   REG[ 9]   |   Value=8400   |   Status=valid   |
|   REG[10]   |   Value=8568   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=52   |   Status=valid   |
|   REG[13]   |   Value=43   |   Status=valid   |
|   REG[14]   |   Value=161   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1255
--------------------------------
Memory 1       : 0076 add R14, R12, R13
Exb 2          : 0080 add R7, R4, R10
Exb 1          : 0084 st R14, R7
EXa            : 0088 add R6, R6, #1
Decode         : 0092 add R5, R5, #1
Fetch          : 0096 set R7, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=42   |   Status=writing   |
|   REG[ 6]   |   Value=42   |   Status=writing   |
|   REG[ 7]   |   Value=12568   |   Status=writing   |
|   REG[ 8]   |   Value=2100   |   Status=valid   |
|   REG[ 9]   |   Value=8400   |   Status=valid   |
|   REG[10]   |   Value=8568   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=52   |   Status=valid   |
|   REG[13]   |   Value=43   |   Status=valid   |
|   REG[14]   |   Value=161   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1256
--------------------------------
Memory 2       : 0076 add R14, R12, R13
Memory 1       : 0080 add R7, R4, R10
Exb 2          : 0084 st R14, R7
Exb 1          : 0088 add R6, R6, #1
EXa            : 0092 add R5, R5, #1
Decode         : 0096 set R7, #0
Fetch          : 0100 bez R7, #0036
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=42   |   Status=writing   |
|   REG[ 6]   |   Value=42   |   Status=writing   |
|   REG[ 7]   |   Value=12568   |   Status=writing   |
|   REG[ 8]   |   Value=2100   |   Status=valid   |
|   REG[ 9]   |   Value=8400   |   Status=valid   |
|   REG[10]   |   Value=8568   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=52   |   Status=valid   |
|   REG[13]   |   Value=43   |   Status=valid   |
|   REG[14]   |   Value=161   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1257
--------------------------------
Memory 3       : 0076 add R14, R12, R13
Memory 2       : 0080 add R7, R4, R10
Memory 1       : 0084 st R14, R7
Exb 2          : 0088 add R6, R6, #1
Exb 1          : 0092 add R5, R5, #1
EXa            : 0096 set R7, #0
Decode         : 0100 bez R7, #0036
Fetch          : 0104 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=42   |   Status=writing   |
|   REG[ 6]   |   Value=42   |   Status=writing   |
|   REG[ 7]   |   Value=12568   |   Status=writing   |
|   REG[ 8]   |   Value=2100   |   Status=valid   |
|   REG[ 9]   |   Value=8400   |   Status=valid   |
|   REG[10]   |   Value=8568   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=52   |   Status=valid   |
|   REG[13]   |   Value=43   |   Status=valid   |
|   REG[14]   |   Value=161   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1258
--------------------------------
Memory 4       : 0076 add R14, R12, R13
Memory 3       : 0080 add R7, R4, R10
Memory 2       : 0084 st R14, R7
Memory 1       : 0088 add R6, R6, #1
Exb 2          : 0092 add R5, R5, #1
Exb 1          : 0096 set R7, #0
EXa            : 0100 bez R7, #0036
Fetch          : 0036 sub R7, R6, R1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=42   |   Status=writing   |
|   REG[ 6]   |   Value=42   |   Status=writing   |
|   REG[ 7]   |   Value=12568   |   Status=writing   |
|   REG[ 8]   |   Value=2100   |   Status=valid   |
|   REG[ 9]   |   Value=8400   |   Status=valid   |
|   REG[10]   |   Value=8568   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=52   |   Status=valid   |
|   REG[13]   |   Value=43   |   Status=valid   |
|   REG[14]   |   Value=161   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1259
--------------------------------
Writeback      : 0076 add R14, R12, R13
Memory 4       : 0080 add R7, R4, R10
Memory 3       : 0084 st R14, R7
Memory 2       : 0088 add R6, R6, #1
Memory 1       : 0092 add R5, R5, #1
Exb 2          : 0096 set R7, #0
Exb 1          : 0100 bez R7, #0036
Decode         : 0036 sub R7, R6, R1
Fetch          : 0040 bgez R7, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=42   |   Status=writing   |
|   REG[ 6]   |   Value=42   |   Status=writing   |
|   REG[ 7]   |   Value=12568   |   Status=writing   |
|   REG[ 8]   |   Value=2100   |   Status=valid   |
|   REG[ 9]   |   Value=8400   |   Status=valid   |
|   REG[10]   |   Value=8568   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=52   |   Status=valid   |
|   REG[13]   |   Value=43   |   Status=valid   |
|   REG[14]   |   Value=95   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1260
--------------------------------
Writeback      : 0080 add R7, R4, R10
Memory 4       : 0084 st R14, R7
Memory 3       : 0088 add R6, R6, #1
Memory 2       : 0092 add R5, R5, #1
Memory 1       : 0096 set R7, #0
Exb 2          : 0100 bez R7, #0036
EXa            : 0036 sub R7, R6, R1
Decode         : 0040 bgez R7, #0028
Fetch          : 0044 mul R7, R6, #4
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=42   |   Status=writing   |
|   REG[ 6]   |   Value=42   |   Status=writing   |
|   REG[ 7]   |   Value=15568   |   Status=writing   |
|   REG[ 8]   |   Value=2100   |   Status=valid   |
|   REG[ 9]   |   Value=8400   |   Status=valid   |
|   REG[10]   |   Value=8568   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=52   |   Status=valid   |
|   REG[13]   |   Value=43   |   Status=valid   |
|   REG[14]   |   Value=95   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1261
--------------------------------
Writeback      : 0084 st R14, R7
Memory 4       : 0088 add R6, R6, #1
Memory 3       : 0092 add R5, R5, #1
Memory 2       : 0096 set R7, #0
Memory 1       : 0100 bez R7, #0036
Exb 1          : 0036 sub R7, R6, R1
EXa            : 0040 bgez R7, #0028
Fetch          : 0044 mul R7, R6, #4
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=42   |   Status=writing   |
|   REG[ 6]   |   Value=42   |   Status=writing   |
|   REG[ 7]   |   Value=15568   |   Status=writing   |
|   REG[ 8]   |   Value=2100   |   Status=valid   |
|   REG[ 9]   |   Value=8400   |   Status=valid   |
|   REG[10]   |   Value=8568   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=52   |   Status=valid   |
|   REG[13]   |   Value=43   |   Status=valid   |
|   REG[14]   |   Value=95   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1262
--------------------------------
Writeback      : 0088 add R6, R6, #1
Memory 4       : 0092 add R5, R5, #1
Memory 3       : 0096 set R7, #0
Memory 2       : 0100 bez R7, #0036
Exb 2          : 0036 sub R7, R6, R1
Exb 1          : 0040 bgez R7, #0028
Decode         : 0044 mul R7, R6, #4
Fetch          : 0048 mul R8, R5, R1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=42   |   Status=writing   |
|   REG[ 6]   |   Value=43   |   Status=valid   |
|   REG[ 7]   |   Value=15568   |   Status=writing   |
|   REG[ 8]   |   Value=2100   |   Status=valid   |
|   REG[ 9]   |   Value=8400   |   Status=valid   |
|   REG[10]   |   Value=8568   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=52   |   Status=valid   |
|   REG[13]   |   Value=43   |   Status=valid   |
|   REG[14]   |   Value=95   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1263
--------------------------------
Writeback      : 0092 add R5, R5, #1
Memory 4       : 0096 set R7, #0
Memory 3       : 0100 bez R7, #0036
Memory 1       : 0036 sub R7, R6, R1
Exb 2          : 0040 bgez R7, #0028
EXa            : 0044 mul R7, R6, #4
Decode         : 0048 mul R8, R5, R1
Fetch          : 0052 mul R9, R8, #4
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=43   |   Status=valid   |
|   REG[ 6]   |   Value=43   |   Status=valid   |
|   REG[ 7]   |   Value=15568   |   Status=writing   |
|   REG[ 8]   |   Value=2100   |   Status=writing   |
|   REG[ 9]   |   Value=8400   |   Status=valid   |
|   REG[10]   |   Value=8568   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=52   |   Status=valid   |
|   REG[13]   |   Value=43   |   Status=valid   |
|   REG[14]   |   Value=95   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1264
--------------------------------
Writeback      : 0096 set R7, #0
Memory 4       : 0100 bez R7, #0036
Memory 2       : 0036 sub R7, R6, R1
Memory 1       : 0040 bgez R7, #0028
Exb 1          : 0044 mul R7, R6, #4
EXa            : 0048 mul R8, R5, R1
Decode         : 0052 mul R9, R8, #4
Fetch          : 0056 add R10, R7, R9
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=43   |   Status=valid   |
|   REG[ 6]   |   Value=43   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=2100   |   Status=writing   |
|   REG[ 9]   |   Value=8400   |   Status=valid   |
|   REG[10]   |   Value=8568   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=52   |   Status=valid   |
|   REG[13]   |   Value=43   |   Status=valid   |
|   REG[14]   |   Value=95   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1265
--------------------------------
Writeback      : 0100 bez R7, #0036
Memory 3       : 0036 sub R7, R6, R1
Memory 2       : 0040 bgez R7, #0028
Exb 2          : 0044 mul R7, R6, #4
Exb 1          : 0048 mul R8, R5, R1
Decode         : 0052 mul R9, R8, #4
Fetch          : 0056 add R10, R7, R9
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=43   |   Status=valid   |
|   REG[ 6]   |   Value=43   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=2100   |   Status=writing   |
|   REG[ 9]   |   Value=8400   |   Status=valid   |
|   REG[10]   |   Value=8568   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=52   |   Status=valid   |
|   REG[13]   |   Value=43   |   Status=valid   |
|   REG[14]   |   Value=95   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1266
--------------------------------
Memory 4       : 0036 sub R7, R6, R1
Memory 3       : 0040 bgez R7, #0028
Memory 1       : 0044 mul R7, R6, #4
Exb 2          : 0048 mul R8, R5, R1
Decode         : 0052 mul R9, R8, #4
Fetch          : 0056 add R10, R7, R9
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=43   |   Status=valid   |
|   REG[ 6]   |   Value=43   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=2100   |   Status=writing   |
|   REG[ 9]   |   Value=8400   |   Status=writing   |
|   REG[10]   |   Value=8568   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=52   |   Status=valid   |
|   REG[13]   |   Value=43   |   Status=valid   |
|   REG[14]   |   Value=95   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1267
--------------------------------
Writeback      : 0036 sub R7, R6, R1
Memory 4       : 0040 bgez R7, #0028
Memory 2       : 0044 mul R7, R6, #4
Memory 1       : 0048 mul R8, R5, R1
EXa            : 0052 mul R9, R8, #4
Decode         : 0056 add R10, R7, R9
Fetch          : 0060 add R7, R2, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=43   |   Status=valid   |
|   REG[ 6]   |   Value=43   |   Status=valid   |
|   REG[ 7]   |   Value=-7   |   Status=writing   |
|   REG[ 8]   |   Value=2100   |   Status=writing   |
|   REG[ 9]   |   Value=8400   |   Status=writing   |
|   REG[10]   |   Value=8568   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=52   |   Status=valid   |
|   REG[13]   |   Value=43   |   Status=valid   |
|   REG[14]   |   Value=95   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1268
--------------------------------
Writeback      : 0040 bgez R7, #0028
Memory 3       : 0044 mul R7, R6, #4
Memory 2       : 0048 mul R8, R5, R1
Exb 1          : 0052 mul R9, R8, #4
Decode         : 0056 add R10, R7, R9
Fetch          : 0060 add R7, R2, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=43   |   Status=valid   |
|   REG[ 6]   |   Value=43   |   Status=valid   |
|   REG[ 7]   |   Value=-7   |   Status=writing   |
|   REG[ 8]   |   Value=2100   |   Status=writing   |
|   REG[ 9]   |   Value=8400   |   Status=writing   |
|   REG[10]   |   Value=8568   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=52   |   Status=valid   |
|   REG[13]   |   Value=43   |   Status=valid   |
|   REG[14]   |   Value=95   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1269
--------------------------------
Memory 4       : 0044 mul R7, R6, #4
Memory 3       : 0048 mul R8, R5, R1
Exb 2          : 0052 mul R9, R8, #4
Decode         : 0056 add R10, R7, R9
Fetch          : 0060 add R7, R2, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=43   |   Status=valid   |
|   REG[ 6]   |   Value=43   |   Status=valid   |
|   REG[ 7]   |   Value=-7   |   Status=writing   |
|   REG[ 8]   |   Value=2100   |   Status=writing   |
|   REG[ 9]   |   Value=8400   |   Status=writing   |
|   REG[10]   |   Value=8568   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=52   |   Status=valid   |
|   REG[13]   |   Value=43   |   Status=valid   |
|   REG[14]   |   Value=95   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1270
--------------------------------
Writeback      : 0044 mul R7, R6, #4
Memory 4       : 0048 mul R8, R5, R1
Memory 1       : 0052 mul R9, R8, #4
EXa            : 0056 add R10, R7, R9
Decode         : 0060 add R7, R2, R10
Fetch          : 0064 ld R12, R7
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=43   |   Status=valid   |
|   REG[ 6]   |   Value=43   |   Status=valid   |
|   REG[ 7]   |   Value=172   |   Status=writing   |
|   REG[ 8]   |   Value=2100   |   Status=writing   |
|   REG[ 9]   |   Value=8400   |   Status=writing   |
|   REG[10]   |   Value=8568   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=52   |   Status=valid   |
|   REG[13]   |   Value=43   |   Status=valid   |
|   REG[14]   |   Value=95   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1271
--------------------------------
Writeback      : 0048 mul R8, R5, R1
Memory 2       : 0052 mul R9, R8, #4
Exb 1          : 0056 add R10, R7, R9
EXa            : 0060 add R7, R2, R10
Decode         : 0064 ld R12, R7
Fetch          : 0068 add R7, R3, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=43   |   Status=valid   |
|   REG[ 6]   |   Value=43   |   Status=valid   |
|   REG[ 7]   |   Value=172   |   Status=writing   |
|   REG[ 8]   |   Value=2150   |   Status=valid   |
|   REG[ 9]   |   Value=8400   |   Status=writing   |
|   REG[10]   |   Value=8568   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=52   |   Status=writing   |
|   REG[13]   |   Value=43   |   Status=valid   |
|   REG[14]   |   Value=95   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1272
--------------------------------
Memory 3       : 0052 mul R9, R8, #4
Exb 2          : 0056 add R10, R7, R9
Exb 1          : 0060 add R7, R2, R10
EXa            : 0064 ld R12, R7
Decode         : 0068 add R7, R3, R10
Fetch          : 0072 ld R13, R7
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=43   |   Status=valid   |
|   REG[ 6]   |   Value=43   |   Status=valid   |
|   REG[ 7]   |   Value=172   |   Status=writing   |
|   REG[ 8]   |   Value=2150   |   Status=valid   |
|   REG[ 9]   |   Value=8400   |   Status=writing   |
|   REG[10]   |   Value=8568   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=52   |   Status=writing   |
|   REG[13]   |   Value=43   |   Status=valid   |
|   REG[14]   |   Value=95   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1273
--------------------------------
Memory 4       : 0052 mul R9, R8, #4
Memory 1       : 0056 add R10, R7, R9
Exb 2          : 0060 add R7, R2, R10
Exb 1          : 0064 ld R12, R7
EXa            : 0068 add R7, R3, R10
Decode         : 0072 ld R13, R7
Fetch          : 0076 add R14, R12, R13
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=43   |   Status=valid   |
|   REG[ 6]   |   Value=43   |   Status=valid   |
|   REG[ 7]   |   Value=172   |   Status=writing   |
|   REG[ 8]   |   Value=2150   |   Status=valid   |
|   REG[ 9]   |   Value=8400   |   Status=writing   |
|   REG[10]   |   Value=8568   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=52   |   Status=writing   |
|   REG[13]   |   Value=43   |   Status=writing   |
|   REG[14]   |   Value=95   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1274
--------------------------------
Writeback      : 0052 mul R9, R8, #4
Memory 2       : 0056 add R10, R7, R9
Memory 1       : 0060 add R7, R2, R10
Exb 2          : 0064 ld R12, R7
Exb 1          : 0068 add R7, R3, R10
EXa            : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=43   |   Status=valid   |
|   REG[ 6]   |   Value=43   |   Status=valid   |
|   REG[ 7]   |   Value=172   |   Status=writing   |
|   REG[ 8]   |   Value=2150   |   Status=valid   |
|   REG[ 9]   |   Value=8600   |   Status=valid   |
|   REG[10]   |   Value=8568   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=52   |   Status=writing   |
|   REG[13]   |   Value=43   |   Status=writing   |
|   REG[14]   |   Value=95   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1275
--------------------------------
Memory 3       : 0056 add R10, R7, R9
Memory 2       : 0060 add R7, R2, R10
Memory 1       : 0064 ld R12, R7
Exb 2          : 0068 add R7, R3, R10
Exb 1          : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=43   |   Status=valid   |
|   REG[ 6]   |   Value=43   |   Status=valid   |
|   REG[ 7]   |   Value=172   |   Status=writing   |
|   REG[ 8]   |   Value=2150   |   Status=valid   |
|   REG[ 9]   |   Value=8600   |   Status=valid   |
|   REG[10]   |   Value=8568   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=52   |   Status=writing   |
|   REG[13]   |   Value=43   |   Status=writing   |
|   REG[14]   |   Value=95   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1276
--------------------------------
Memory 4       : 0056 add R10, R7, R9
Memory 3       : 0060 add R7, R2, R10
Memory 2       : 0064 ld R12, R7
Memory 1       : 0068 add R7, R3, R10
Exb 2          : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=43   |   Status=valid   |
|   REG[ 6]   |   Value=43   |   Status=valid   |
|   REG[ 7]   |   Value=172   |   Status=writing   |
|   REG[ 8]   |   Value=2150   |   Status=valid   |
|   REG[ 9]   |   Value=8600   |   Status=valid   |
|   REG[10]   |   Value=8568   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=52   |   Status=writing   |
|   REG[13]   |   Value=43   |   Status=writing   |
|   REG[14]   |   Value=95   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1277
--------------------------------
Writeback      : 0056 add R10, R7, R9
Memory 4       : 0060 add R7, R2, R10
Memory 3       : 0064 ld R12, R7
Memory 2       : 0068 add R7, R3, R10
Memory 1       : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=43   |   Status=valid   |
|   REG[ 6]   |   Value=43   |   Status=valid   |
|   REG[ 7]   |   Value=172   |   Status=writing   |
|   REG[ 8]   |   Value=2150   |   Status=valid   |
|   REG[ 9]   |   Value=8600   |   Status=valid   |
|   REG[10]   |   Value=8772   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=52   |   Status=writing   |
|   REG[13]   |   Value=43   |   Status=writing   |
|   REG[14]   |   Value=95   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1278
--------------------------------
Writeback      : 0060 add R7, R2, R10
Memory 4       : 0064 ld R12, R7
Memory 3       : 0068 add R7, R3, R10
Memory 2       : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=43   |   Status=valid   |
|   REG[ 6]   |   Value=43   |   Status=valid   |
|   REG[ 7]   |   Value=9772   |   Status=writing   |
|   REG[ 8]   |   Value=2150   |   Status=valid   |
|   REG[ 9]   |   Value=8600   |   Status=valid   |
|   REG[10]   |   Value=8772   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=52   |   Status=writing   |
|   REG[13]   |   Value=43   |   Status=writing   |
|   REG[14]   |   Value=95   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1279
--------------------------------
Writeback      : 0064 ld R12, R7
Memory 4       : 0068 add R7, R3, R10
Memory 3       : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=43   |   Status=valid   |
|   REG[ 6]   |   Value=43   |   Status=valid   |
|   REG[ 7]   |   Value=9772   |   Status=writing   |
|   REG[ 8]   |   Value=2150   |   Status=valid   |
|   REG[ 9]   |   Value=8600   |   Status=valid   |
|   REG[10]   |   Value=8772   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=100   |   Status=valid   |
|   REG[13]   |   Value=43   |   Status=writing   |
|   REG[14]   |   Value=95   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1280
--------------------------------
Writeback      : 0068 add R7, R3, R10
Memory 4       : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=43   |   Status=valid   |
|   REG[ 6]   |   Value=43   |   Status=valid   |
|   REG[ 7]   |   Value=12772   |   Status=valid   |
|   REG[ 8]   |   Value=2150   |   Status=valid   |
|   REG[ 9]   |   Value=8600   |   Status=valid   |
|   REG[10]   |   Value=8772   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=100   |   Status=valid   |
|   REG[13]   |   Value=43   |   Status=writing   |
|   REG[14]   |   Value=95   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1281
--------------------------------
Writeback      : 0072 ld R13, R7
EXa            : 0076 add R14, R12, R13
Decode         : 0080 add R7, R4, R10
Fetch          : 0084 st R14, R7
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=43   |   Status=valid   |
|   REG[ 6]   |   Value=43   |   Status=valid   |
|   REG[ 7]   |   Value=12772   |   Status=writing   |
|   REG[ 8]   |   Value=2150   |   Status=valid   |
|   REG[ 9]   |   Value=8600   |   Status=valid   |
|   REG[10]   |   Value=8772   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=100   |   Status=valid   |
|   REG[13]   |   Value=46   |   Status=valid   |
|   REG[14]   |   Value=95   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1282
--------------------------------
Exb 1          : 0076 add R14, R12, R13
EXa            : 0080 add R7, R4, R10
Decode         : 0084 st R14, R7
Fetch          : 0088 add R6, R6, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=43   |   Status=valid   |
|   REG[ 6]   |   Value=43   |   Status=valid   |
|   REG[ 7]   |   Value=12772   |   Status=writing   |
|   REG[ 8]   |   Value=2150   |   Status=valid   |
|   REG[ 9]   |   Value=8600   |   Status=valid   |
|   REG[10]   |   Value=8772   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=100   |   Status=valid   |
|   REG[13]   |   Value=46   |   Status=valid   |
|   REG[14]   |   Value=95   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1283
--------------------------------
Exb 2          : 0076 add R14, R12, R13
Exb 1          : 0080 add R7, R4, R10
EXa            : 0084 st R14, R7
Decode         : 0088 add R6, R6, #1
Fetch          : 0092 add R5, R5, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=43   |   Status=valid   |
|   REG[ 6]   |   Value=43   |   Status=writing   |
|   REG[ 7]   |   Value=12772   |   Status=writing   |
|   REG[ 8]   |   Value=2150   |   Status=valid   |
|   REG[ 9]   |   Value=8600   |   Status=valid   |
|   REG[10]   |   Value=8772   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=100   |   Status=valid   |
|   REG[13]   |   Value=46   |   Status=valid   |
|   REG[14]   |   Value=95   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1284
--------------------------------
Memory 1       : 0076 add R14, R12, R13
Exb 2          : 0080 add R7, R4, R10
Exb 1          : 0084 st R14, R7
EXa            : 0088 add R6, R6, #1
Decode         : 0092 add R5, R5, #1
Fetch          : 0096 set R7, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=43   |   Status=writing   |
|   REG[ 6]   |   Value=43   |   Status=writing   |
|   REG[ 7]   |   Value=12772   |   Status=writing   |
|   REG[ 8]   |   Value=2150   |   Status=valid   |
|   REG[ 9]   |   Value=8600   |   Status=valid   |
|   REG[10]   |   Value=8772   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=100   |   Status=valid   |
|   REG[13]   |   Value=46   |   Status=valid   |
|   REG[14]   |   Value=95   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1285
--------------------------------
Memory 2       : 0076 add R14, R12, R13
Memory 1       : 0080 add R7, R4, R10
Exb 2          : 0084 st R14, R7
Exb 1          : 0088 add R6, R6, #1
EXa            : 0092 add R5, R5, #1
Decode         : 0096 set R7, #0
Fetch          : 0100 bez R7, #0036
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=43   |   Status=writing   |
|   REG[ 6]   |   Value=43   |   Status=writing   |
|   REG[ 7]   |   Value=12772   |   Status=writing   |
|   REG[ 8]   |   Value=2150   |   Status=valid   |
|   REG[ 9]   |   Value=8600   |   Status=valid   |
|   REG[10]   |   Value=8772   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=100   |   Status=valid   |
|   REG[13]   |   Value=46   |   Status=valid   |
|   REG[14]   |   Value=95   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1286
--------------------------------
Memory 3       : 0076 add R14, R12, R13
Memory 2       : 0080 add R7, R4, R10
Memory 1       : 0084 st R14, R7
Exb 2          : 0088 add R6, R6, #1
Exb 1          : 0092 add R5, R5, #1
EXa            : 0096 set R7, #0
Decode         : 0100 bez R7, #0036
Fetch          : 0104 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=43   |   Status=writing   |
|   REG[ 6]   |   Value=43   |   Status=writing   |
|   REG[ 7]   |   Value=12772   |   Status=writing   |
|   REG[ 8]   |   Value=2150   |   Status=valid   |
|   REG[ 9]   |   Value=8600   |   Status=valid   |
|   REG[10]   |   Value=8772   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=100   |   Status=valid   |
|   REG[13]   |   Value=46   |   Status=valid   |
|   REG[14]   |   Value=95   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1287
--------------------------------
Memory 4       : 0076 add R14, R12, R13
Memory 3       : 0080 add R7, R4, R10
Memory 2       : 0084 st R14, R7
Memory 1       : 0088 add R6, R6, #1
Exb 2          : 0092 add R5, R5, #1
Exb 1          : 0096 set R7, #0
EXa            : 0100 bez R7, #0036
Fetch          : 0036 sub R7, R6, R1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=43   |   Status=writing   |
|   REG[ 6]   |   Value=43   |   Status=writing   |
|   REG[ 7]   |   Value=12772   |   Status=writing   |
|   REG[ 8]   |   Value=2150   |   Status=valid   |
|   REG[ 9]   |   Value=8600   |   Status=valid   |
|   REG[10]   |   Value=8772   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=100   |   Status=valid   |
|   REG[13]   |   Value=46   |   Status=valid   |
|   REG[14]   |   Value=95   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1288
--------------------------------
Writeback      : 0076 add R14, R12, R13
Memory 4       : 0080 add R7, R4, R10
Memory 3       : 0084 st R14, R7
Memory 2       : 0088 add R6, R6, #1
Memory 1       : 0092 add R5, R5, #1
Exb 2          : 0096 set R7, #0
Exb 1          : 0100 bez R7, #0036
Decode         : 0036 sub R7, R6, R1
Fetch          : 0040 bgez R7, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=43   |   Status=writing   |
|   REG[ 6]   |   Value=43   |   Status=writing   |
|   REG[ 7]   |   Value=12772   |   Status=writing   |
|   REG[ 8]   |   Value=2150   |   Status=valid   |
|   REG[ 9]   |   Value=8600   |   Status=valid   |
|   REG[10]   |   Value=8772   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=100   |   Status=valid   |
|   REG[13]   |   Value=46   |   Status=valid   |
|   REG[14]   |   Value=146   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1289
--------------------------------
Writeback      : 0080 add R7, R4, R10
Memory 4       : 0084 st R14, R7
Memory 3       : 0088 add R6, R6, #1
Memory 2       : 0092 add R5, R5, #1
Memory 1       : 0096 set R7, #0
Exb 2          : 0100 bez R7, #0036
EXa            : 0036 sub R7, R6, R1
Decode         : 0040 bgez R7, #0028
Fetch          : 0044 mul R7, R6, #4
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=43   |   Status=writing   |
|   REG[ 6]   |   Value=43   |   Status=writing   |
|   REG[ 7]   |   Value=15772   |   Status=writing   |
|   REG[ 8]   |   Value=2150   |   Status=valid   |
|   REG[ 9]   |   Value=8600   |   Status=valid   |
|   REG[10]   |   Value=8772   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=100   |   Status=valid   |
|   REG[13]   |   Value=46   |   Status=valid   |
|   REG[14]   |   Value=146   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1290
--------------------------------
Writeback      : 0084 st R14, R7
Memory 4       : 0088 add R6, R6, #1
Memory 3       : 0092 add R5, R5, #1
Memory 2       : 0096 set R7, #0
Memory 1       : 0100 bez R7, #0036
Exb 1          : 0036 sub R7, R6, R1
EXa            : 0040 bgez R7, #0028
Fetch          : 0044 mul R7, R6, #4
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=43   |   Status=writing   |
|   REG[ 6]   |   Value=43   |   Status=writing   |
|   REG[ 7]   |   Value=15772   |   Status=writing   |
|   REG[ 8]   |   Value=2150   |   Status=valid   |
|   REG[ 9]   |   Value=8600   |   Status=valid   |
|   REG[10]   |   Value=8772   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=100   |   Status=valid   |
|   REG[13]   |   Value=46   |   Status=valid   |
|   REG[14]   |   Value=146   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1291
--------------------------------
Writeback      : 0088 add R6, R6, #1
Memory 4       : 0092 add R5, R5, #1
Memory 3       : 0096 set R7, #0
Memory 2       : 0100 bez R7, #0036
Exb 2          : 0036 sub R7, R6, R1
Exb 1          : 0040 bgez R7, #0028
Decode         : 0044 mul R7, R6, #4
Fetch          : 0048 mul R8, R5, R1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=43   |   Status=writing   |
|   REG[ 6]   |   Value=44   |   Status=valid   |
|   REG[ 7]   |   Value=15772   |   Status=writing   |
|   REG[ 8]   |   Value=2150   |   Status=valid   |
|   REG[ 9]   |   Value=8600   |   Status=valid   |
|   REG[10]   |   Value=8772   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=100   |   Status=valid   |
|   REG[13]   |   Value=46   |   Status=valid   |
|   REG[14]   |   Value=146   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1292
--------------------------------
Writeback      : 0092 add R5, R5, #1
Memory 4       : 0096 set R7, #0
Memory 3       : 0100 bez R7, #0036
Memory 1       : 0036 sub R7, R6, R1
Exb 2          : 0040 bgez R7, #0028
EXa            : 0044 mul R7, R6, #4
Decode         : 0048 mul R8, R5, R1
Fetch          : 0052 mul R9, R8, #4
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=44   |   Status=valid   |
|   REG[ 6]   |   Value=44   |   Status=valid   |
|   REG[ 7]   |   Value=15772   |   Status=writing   |
|   REG[ 8]   |   Value=2150   |   Status=writing   |
|   REG[ 9]   |   Value=8600   |   Status=valid   |
|   REG[10]   |   Value=8772   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=100   |   Status=valid   |
|   REG[13]   |   Value=46   |   Status=valid   |
|   REG[14]   |   Value=146   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1293
--------------------------------
Writeback      : 0096 set R7, #0
Memory 4       : 0100 bez R7, #0036
Memory 2       : 0036 sub R7, R6, R1
Memory 1       : 0040 bgez R7, #0028
Exb 1          : 0044 mul R7, R6, #4
EXa            : 0048 mul R8, R5, R1
Decode         : 0052 mul R9, R8, #4
Fetch          : 0056 add R10, R7, R9
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=44   |   Status=valid   |
|   REG[ 6]   |   Value=44   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=2150   |   Status=writing   |
|   REG[ 9]   |   Value=8600   |   Status=valid   |
|   REG[10]   |   Value=8772   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=100   |   Status=valid   |
|   REG[13]   |   Value=46   |   Status=valid   |
|   REG[14]   |   Value=146   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1294
--------------------------------
Writeback      : 0100 bez R7, #0036
Memory 3       : 0036 sub R7, R6, R1
Memory 2       : 0040 bgez R7, #0028
Exb 2          : 0044 mul R7, R6, #4
Exb 1          : 0048 mul R8, R5, R1
Decode         : 0052 mul R9, R8, #4
Fetch          : 0056 add R10, R7, R9
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=44   |   Status=valid   |
|   REG[ 6]   |   Value=44   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=2150   |   Status=writing   |
|   REG[ 9]   |   Value=8600   |   Status=valid   |
|   REG[10]   |   Value=8772   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=100   |   Status=valid   |
|   REG[13]   |   Value=46   |   Status=valid   |
|   REG[14]   |   Value=146   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1295
--------------------------------
Memory 4       : 0036 sub R7, R6, R1
Memory 3       : 0040 bgez R7, #0028
Memory 1       : 0044 mul R7, R6, #4
Exb 2          : 0048 mul R8, R5, R1
Decode         : 0052 mul R9, R8, #4
Fetch          : 0056 add R10, R7, R9
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=44   |   Status=valid   |
|   REG[ 6]   |   Value=44   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=2150   |   Status=writing   |
|   REG[ 9]   |   Value=8600   |   Status=writing   |
|   REG[10]   |   Value=8772   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=100   |   Status=valid   |
|   REG[13]   |   Value=46   |   Status=valid   |
|   REG[14]   |   Value=146   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1296
--------------------------------
Writeback      : 0036 sub R7, R6, R1
Memory 4       : 0040 bgez R7, #0028
Memory 2       : 0044 mul R7, R6, #4
Memory 1       : 0048 mul R8, R5, R1
EXa            : 0052 mul R9, R8, #4
Decode         : 0056 add R10, R7, R9
Fetch          : 0060 add R7, R2, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=44   |   Status=valid   |
|   REG[ 6]   |   Value=44   |   Status=valid   |
|   REG[ 7]   |   Value=-6   |   Status=writing   |
|   REG[ 8]   |   Value=2150   |   Status=writing   |
|   REG[ 9]   |   Value=8600   |   Status=writing   |
|   REG[10]   |   Value=8772   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=100   |   Status=valid   |
|   REG[13]   |   Value=46   |   Status=valid   |
|   REG[14]   |   Value=146   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1297
--------------------------------
Writeback      : 0040 bgez R7, #0028
Memory 3       : 0044 mul R7, R6, #4
Memory 2       : 0048 mul R8, R5, R1
Exb 1          : 0052 mul R9, R8, #4
Decode         : 0056 add R10, R7, R9
Fetch          : 0060 add R7, R2, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=44   |   Status=valid   |
|   REG[ 6]   |   Value=44   |   Status=valid   |
|   REG[ 7]   |   Value=-6   |   Status=writing   |
|   REG[ 8]   |   Value=2150   |   Status=writing   |
|   REG[ 9]   |   Value=8600   |   Status=writing   |
|   REG[10]   |   Value=8772   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=100   |   Status=valid   |
|   REG[13]   |   Value=46   |   Status=valid   |
|   REG[14]   |   Value=146   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1298
--------------------------------
Memory 4       : 0044 mul R7, R6, #4
Memory 3       : 0048 mul R8, R5, R1
Exb 2          : 0052 mul R9, R8, #4
Decode         : 0056 add R10, R7, R9
Fetch          : 0060 add R7, R2, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=44   |   Status=valid   |
|   REG[ 6]   |   Value=44   |   Status=valid   |
|   REG[ 7]   |   Value=-6   |   Status=writing   |
|   REG[ 8]   |   Value=2150   |   Status=writing   |
|   REG[ 9]   |   Value=8600   |   Status=writing   |
|   REG[10]   |   Value=8772   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=100   |   Status=valid   |
|   REG[13]   |   Value=46   |   Status=valid   |
|   REG[14]   |   Value=146   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1299
--------------------------------
Writeback      : 0044 mul R7, R6, #4
Memory 4       : 0048 mul R8, R5, R1
Memory 1       : 0052 mul R9, R8, #4
EXa            : 0056 add R10, R7, R9
Decode         : 0060 add R7, R2, R10
Fetch          : 0064 ld R12, R7
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=44   |   Status=valid   |
|   REG[ 6]   |   Value=44   |   Status=valid   |
|   REG[ 7]   |   Value=176   |   Status=writing   |
|   REG[ 8]   |   Value=2150   |   Status=writing   |
|   REG[ 9]   |   Value=8600   |   Status=writing   |
|   REG[10]   |   Value=8772   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=100   |   Status=valid   |
|   REG[13]   |   Value=46   |   Status=valid   |
|   REG[14]   |   Value=146   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1300
--------------------------------
Writeback      : 0048 mul R8, R5, R1
Memory 2       : 0052 mul R9, R8, #4
Exb 1          : 0056 add R10, R7, R9
EXa            : 0060 add R7, R2, R10
Decode         : 0064 ld R12, R7
Fetch          : 0068 add R7, R3, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=44   |   Status=valid   |
|   REG[ 6]   |   Value=44   |   Status=valid   |
|   REG[ 7]   |   Value=176   |   Status=writing   |
|   REG[ 8]   |   Value=2200   |   Status=valid   |
|   REG[ 9]   |   Value=8600   |   Status=writing   |
|   REG[10]   |   Value=8772   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=100   |   Status=writing   |
|   REG[13]   |   Value=46   |   Status=valid   |
|   REG[14]   |   Value=146   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1301
--------------------------------
Memory 3       : 0052 mul R9, R8, #4
Exb 2          : 0056 add R10, R7, R9
Exb 1          : 0060 add R7, R2, R10
EXa            : 0064 ld R12, R7
Decode         : 0068 add R7, R3, R10
Fetch          : 0072 ld R13, R7
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=44   |   Status=valid   |
|   REG[ 6]   |   Value=44   |   Status=valid   |
|   REG[ 7]   |   Value=176   |   Status=writing   |
|   REG[ 8]   |   Value=2200   |   Status=valid   |
|   REG[ 9]   |   Value=8600   |   Status=writing   |
|   REG[10]   |   Value=8772   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=100   |   Status=writing   |
|   REG[13]   |   Value=46   |   Status=valid   |
|   REG[14]   |   Value=146   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1302
--------------------------------
Memory 4       : 0052 mul R9, R8, #4
Memory 1       : 0056 add R10, R7, R9
Exb 2          : 0060 add R7, R2, R10
Exb 1          : 0064 ld R12, R7
EXa            : 0068 add R7, R3, R10
Decode         : 0072 ld R13, R7
Fetch          : 0076 add R14, R12, R13
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=44   |   Status=valid   |
|   REG[ 6]   |   Value=44   |   Status=valid   |
|   REG[ 7]   |   Value=176   |   Status=writing   |
|   REG[ 8]   |   Value=2200   |   Status=valid   |
|   REG[ 9]   |   Value=8600   |   Status=writing   |
|   REG[10]   |   Value=8772   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=100   |   Status=writing   |
|   REG[13]   |   Value=46   |   Status=writing   |
|   REG[14]   |   Value=146   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1303
--------------------------------
Writeback      : 0052 mul R9, R8, #4
Memory 2       : 0056 add R10, R7, R9
Memory 1       : 0060 add R7, R2, R10
Exb 2          : 0064 ld R12, R7
Exb 1          : 0068 add R7, R3, R10
EXa            : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=44   |   Status=valid   |
|   REG[ 6]   |   Value=44   |   Status=valid   |
|   REG[ 7]   |   Value=176   |   Status=writing   |
|   REG[ 8]   |   Value=2200   |   Status=valid   |
|   REG[ 9]   |   Value=8800   |   Status=valid   |
|   REG[10]   |   Value=8772   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=100   |   Status=writing   |
|   REG[13]   |   Value=46   |   Status=writing   |
|   REG[14]   |   Value=146   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1304
--------------------------------
Memory 3       : 0056 add R10, R7, R9
Memory 2       : 0060 add R7, R2, R10
Memory 1       : 0064 ld R12, R7
Exb 2          : 0068 add R7, R3, R10
Exb 1          : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=44   |   Status=valid   |
|   REG[ 6]   |   Value=44   |   Status=valid   |
|   REG[ 7]   |   Value=176   |   Status=writing   |
|   REG[ 8]   |   Value=2200   |   Status=valid   |
|   REG[ 9]   |   Value=8800   |   Status=valid   |
|   REG[10]   |   Value=8772   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=100   |   Status=writing   |
|   REG[13]   |   Value=46   |   Status=writing   |
|   REG[14]   |   Value=146   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1305
--------------------------------
Memory 4       : 0056 add R10, R7, R9
Memory 3       : 0060 add R7, R2, R10
Memory 2       : 0064 ld R12, R7
Memory 1       : 0068 add R7, R3, R10
Exb 2          : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=44   |   Status=valid   |
|   REG[ 6]   |   Value=44   |   Status=valid   |
|   REG[ 7]   |   Value=176   |   Status=writing   |
|   REG[ 8]   |   Value=2200   |   Status=valid   |
|   REG[ 9]   |   Value=8800   |   Status=valid   |
|   REG[10]   |   Value=8772   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=100   |   Status=writing   |
|   REG[13]   |   Value=46   |   Status=writing   |
|   REG[14]   |   Value=146   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1306
--------------------------------
Writeback      : 0056 add R10, R7, R9
Memory 4       : 0060 add R7, R2, R10
Memory 3       : 0064 ld R12, R7
Memory 2       : 0068 add R7, R3, R10
Memory 1       : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=44   |   Status=valid   |
|   REG[ 6]   |   Value=44   |   Status=valid   |
|   REG[ 7]   |   Value=176   |   Status=writing   |
|   REG[ 8]   |   Value=2200   |   Status=valid   |
|   REG[ 9]   |   Value=8800   |   Status=valid   |
|   REG[10]   |   Value=8976   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=100   |   Status=writing   |
|   REG[13]   |   Value=46   |   Status=writing   |
|   REG[14]   |   Value=146   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1307
--------------------------------
Writeback      : 0060 add R7, R2, R10
Memory 4       : 0064 ld R12, R7
Memory 3       : 0068 add R7, R3, R10
Memory 2       : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=44   |   Status=valid   |
|   REG[ 6]   |   Value=44   |   Status=valid   |
|   REG[ 7]   |   Value=9976   |   Status=writing   |
|   REG[ 8]   |   Value=2200   |   Status=valid   |
|   REG[ 9]   |   Value=8800   |   Status=valid   |
|   REG[10]   |   Value=8976   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=100   |   Status=writing   |
|   REG[13]   |   Value=46   |   Status=writing   |
|   REG[14]   |   Value=146   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1308
--------------------------------
Writeback      : 0064 ld R12, R7
Memory 4       : 0068 add R7, R3, R10
Memory 3       : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=44   |   Status=valid   |
|   REG[ 6]   |   Value=44   |   Status=valid   |
|   REG[ 7]   |   Value=9976   |   Status=writing   |
|   REG[ 8]   |   Value=2200   |   Status=valid   |
|   REG[ 9]   |   Value=8800   |   Status=valid   |
|   REG[10]   |   Value=8976   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=121   |   Status=valid   |
|   REG[13]   |   Value=46   |   Status=writing   |
|   REG[14]   |   Value=146   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1309
--------------------------------
Writeback      : 0068 add R7, R3, R10
Memory 4       : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=44   |   Status=valid   |
|   REG[ 6]   |   Value=44   |   Status=valid   |
|   REG[ 7]   |   Value=12976   |   Status=valid   |
|   REG[ 8]   |   Value=2200   |   Status=valid   |
|   REG[ 9]   |   Value=8800   |   Status=valid   |
|   REG[10]   |   Value=8976   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=121   |   Status=valid   |
|   REG[13]   |   Value=46   |   Status=writing   |
|   REG[14]   |   Value=146   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1310
--------------------------------
Writeback      : 0072 ld R13, R7
EXa            : 0076 add R14, R12, R13
Decode         : 0080 add R7, R4, R10
Fetch          : 0084 st R14, R7
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=44   |   Status=valid   |
|   REG[ 6]   |   Value=44   |   Status=valid   |
|   REG[ 7]   |   Value=12976   |   Status=writing   |
|   REG[ 8]   |   Value=2200   |   Status=valid   |
|   REG[ 9]   |   Value=8800   |   Status=valid   |
|   REG[10]   |   Value=8976   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=121   |   Status=valid   |
|   REG[13]   |   Value=80   |   Status=valid   |
|   REG[14]   |   Value=146   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1311
--------------------------------
Exb 1          : 0076 add R14, R12, R13
EXa            : 0080 add R7, R4, R10
Decode         : 0084 st R14, R7
Fetch          : 0088 add R6, R6, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=44   |   Status=valid   |
|   REG[ 6]   |   Value=44   |   Status=valid   |
|   REG[ 7]   |   Value=12976   |   Status=writing   |
|   REG[ 8]   |   Value=2200   |   Status=valid   |
|   REG[ 9]   |   Value=8800   |   Status=valid   |
|   REG[10]   |   Value=8976   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=121   |   Status=valid   |
|   REG[13]   |   Value=80   |   Status=valid   |
|   REG[14]   |   Value=146   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1312
--------------------------------
Exb 2          : 0076 add R14, R12, R13
Exb 1          : 0080 add R7, R4, R10
EXa            : 0084 st R14, R7
Decode         : 0088 add R6, R6, #1
Fetch          : 0092 add R5, R5, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=44   |   Status=valid   |
|   REG[ 6]   |   Value=44   |   Status=writing   |
|   REG[ 7]   |   Value=12976   |   Status=writing   |
|   REG[ 8]   |   Value=2200   |   Status=valid   |
|   REG[ 9]   |   Value=8800   |   Status=valid   |
|   REG[10]   |   Value=8976   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=121   |   Status=valid   |
|   REG[13]   |   Value=80   |   Status=valid   |
|   REG[14]   |   Value=146   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1313
--------------------------------
Memory 1       : 0076 add R14, R12, R13
Exb 2          : 0080 add R7, R4, R10
Exb 1          : 0084 st R14, R7
EXa            : 0088 add R6, R6, #1
Decode         : 0092 add R5, R5, #1
Fetch          : 0096 set R7, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=44   |   Status=writing   |
|   REG[ 6]   |   Value=44   |   Status=writing   |
|   REG[ 7]   |   Value=12976   |   Status=writing   |
|   REG[ 8]   |   Value=2200   |   Status=valid   |
|   REG[ 9]   |   Value=8800   |   Status=valid   |
|   REG[10]   |   Value=8976   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=121   |   Status=valid   |
|   REG[13]   |   Value=80   |   Status=valid   |
|   REG[14]   |   Value=146   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1314
--------------------------------
Memory 2       : 0076 add R14, R12, R13
Memory 1       : 0080 add R7, R4, R10
Exb 2          : 0084 st R14, R7
Exb 1          : 0088 add R6, R6, #1
EXa            : 0092 add R5, R5, #1
Decode         : 0096 set R7, #0
Fetch          : 0100 bez R7, #0036
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=44   |   Status=writing   |
|   REG[ 6]   |   Value=44   |   Status=writing   |
|   REG[ 7]   |   Value=12976   |   Status=writing   |
|   REG[ 8]   |   Value=2200   |   Status=valid   |
|   REG[ 9]   |   Value=8800   |   Status=valid   |
|   REG[10]   |   Value=8976   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=121   |   Status=valid   |
|   REG[13]   |   Value=80   |   Status=valid   |
|   REG[14]   |   Value=146   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1315
--------------------------------
Memory 3       : 0076 add R14, R12, R13
Memory 2       : 0080 add R7, R4, R10
Memory 1       : 0084 st R14, R7
Exb 2          : 0088 add R6, R6, #1
Exb 1          : 0092 add R5, R5, #1
EXa            : 0096 set R7, #0
Decode         : 0100 bez R7, #0036
Fetch          : 0104 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=44   |   Status=writing   |
|   REG[ 6]   |   Value=44   |   Status=writing   |
|   REG[ 7]   |   Value=12976   |   Status=writing   |
|   REG[ 8]   |   Value=2200   |   Status=valid   |
|   REG[ 9]   |   Value=8800   |   Status=valid   |
|   REG[10]   |   Value=8976   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=121   |   Status=valid   |
|   REG[13]   |   Value=80   |   Status=valid   |
|   REG[14]   |   Value=146   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1316
--------------------------------
Memory 4       : 0076 add R14, R12, R13
Memory 3       : 0080 add R7, R4, R10
Memory 2       : 0084 st R14, R7
Memory 1       : 0088 add R6, R6, #1
Exb 2          : 0092 add R5, R5, #1
Exb 1          : 0096 set R7, #0
EXa            : 0100 bez R7, #0036
Fetch          : 0036 sub R7, R6, R1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=44   |   Status=writing   |
|   REG[ 6]   |   Value=44   |   Status=writing   |
|   REG[ 7]   |   Value=12976   |   Status=writing   |
|   REG[ 8]   |   Value=2200   |   Status=valid   |
|   REG[ 9]   |   Value=8800   |   Status=valid   |
|   REG[10]   |   Value=8976   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=121   |   Status=valid   |
|   REG[13]   |   Value=80   |   Status=valid   |
|   REG[14]   |   Value=146   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1317
--------------------------------
Writeback      : 0076 add R14, R12, R13
Memory 4       : 0080 add R7, R4, R10
Memory 3       : 0084 st R14, R7
Memory 2       : 0088 add R6, R6, #1
Memory 1       : 0092 add R5, R5, #1
Exb 2          : 0096 set R7, #0
Exb 1          : 0100 bez R7, #0036
Decode         : 0036 sub R7, R6, R1
Fetch          : 0040 bgez R7, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=44   |   Status=writing   |
|   REG[ 6]   |   Value=44   |   Status=writing   |
|   REG[ 7]   |   Value=12976   |   Status=writing   |
|   REG[ 8]   |   Value=2200   |   Status=valid   |
|   REG[ 9]   |   Value=8800   |   Status=valid   |
|   REG[10]   |   Value=8976   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=121   |   Status=valid   |
|   REG[13]   |   Value=80   |   Status=valid   |
|   REG[14]   |   Value=201   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1318
--------------------------------
Writeback      : 0080 add R7, R4, R10
Memory 4       : 0084 st R14, R7
Memory 3       : 0088 add R6, R6, #1
Memory 2       : 0092 add R5, R5, #1
Memory 1       : 0096 set R7, #0
Exb 2          : 0100 bez R7, #0036
EXa            : 0036 sub R7, R6, R1
Decode         : 0040 bgez R7, #0028
Fetch          : 0044 mul R7, R6, #4
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=44   |   Status=writing   |
|   REG[ 6]   |   Value=44   |   Status=writing   |
|   REG[ 7]   |   Value=15976   |   Status=writing   |
|   REG[ 8]   |   Value=2200   |   Status=valid   |
|   REG[ 9]   |   Value=8800   |   Status=valid   |
|   REG[10]   |   Value=8976   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=121   |   Status=valid   |
|   REG[13]   |   Value=80   |   Status=valid   |
|   REG[14]   |   Value=201   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1319
--------------------------------
Writeback      : 0084 st R14, R7
Memory 4       : 0088 add R6, R6, #1
Memory 3       : 0092 add R5, R5, #1
Memory 2       : 0096 set R7, #0
Memory 1       : 0100 bez R7, #0036
Exb 1          : 0036 sub R7, R6, R1
EXa            : 0040 bgez R7, #0028
Fetch          : 0044 mul R7, R6, #4
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=44   |   Status=writing   |
|   REG[ 6]   |   Value=44   |   Status=writing   |
|   REG[ 7]   |   Value=15976   |   Status=writing   |
|   REG[ 8]   |   Value=2200   |   Status=valid   |
|   REG[ 9]   |   Value=8800   |   Status=valid   |
|   REG[10]   |   Value=8976   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=121   |   Status=valid   |
|   REG[13]   |   Value=80   |   Status=valid   |
|   REG[14]   |   Value=201   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1320
--------------------------------
Writeback      : 0088 add R6, R6, #1
Memory 4       : 0092 add R5, R5, #1
Memory 3       : 0096 set R7, #0
Memory 2       : 0100 bez R7, #0036
Exb 2          : 0036 sub R7, R6, R1
Exb 1          : 0040 bgez R7, #0028
Decode         : 0044 mul R7, R6, #4
Fetch          : 0048 mul R8, R5, R1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=44   |   Status=writing   |
|   REG[ 6]   |   Value=45   |   Status=valid   |
|   REG[ 7]   |   Value=15976   |   Status=writing   |
|   REG[ 8]   |   Value=2200   |   Status=valid   |
|   REG[ 9]   |   Value=8800   |   Status=valid   |
|   REG[10]   |   Value=8976   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=121   |   Status=valid   |
|   REG[13]   |   Value=80   |   Status=valid   |
|   REG[14]   |   Value=201   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1321
--------------------------------
Writeback      : 0092 add R5, R5, #1
Memory 4       : 0096 set R7, #0
Memory 3       : 0100 bez R7, #0036
Memory 1       : 0036 sub R7, R6, R1
Exb 2          : 0040 bgez R7, #0028
EXa            : 0044 mul R7, R6, #4
Decode         : 0048 mul R8, R5, R1
Fetch          : 0052 mul R9, R8, #4
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=45   |   Status=valid   |
|   REG[ 6]   |   Value=45   |   Status=valid   |
|   REG[ 7]   |   Value=15976   |   Status=writing   |
|   REG[ 8]   |   Value=2200   |   Status=writing   |
|   REG[ 9]   |   Value=8800   |   Status=valid   |
|   REG[10]   |   Value=8976   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=121   |   Status=valid   |
|   REG[13]   |   Value=80   |   Status=valid   |
|   REG[14]   |   Value=201   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1322
--------------------------------
Writeback      : 0096 set R7, #0
Memory 4       : 0100 bez R7, #0036
Memory 2       : 0036 sub R7, R6, R1
Memory 1       : 0040 bgez R7, #0028
Exb 1          : 0044 mul R7, R6, #4
EXa            : 0048 mul R8, R5, R1
Decode         : 0052 mul R9, R8, #4
Fetch          : 0056 add R10, R7, R9
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=45   |   Status=valid   |
|   REG[ 6]   |   Value=45   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=2200   |   Status=writing   |
|   REG[ 9]   |   Value=8800   |   Status=valid   |
|   REG[10]   |   Value=8976   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=121   |   Status=valid   |
|   REG[13]   |   Value=80   |   Status=valid   |
|   REG[14]   |   Value=201   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1323
--------------------------------
Writeback      : 0100 bez R7, #0036
Memory 3       : 0036 sub R7, R6, R1
Memory 2       : 0040 bgez R7, #0028
Exb 2          : 0044 mul R7, R6, #4
Exb 1          : 0048 mul R8, R5, R1
Decode         : 0052 mul R9, R8, #4
Fetch          : 0056 add R10, R7, R9
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=45   |   Status=valid   |
|   REG[ 6]   |   Value=45   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=2200   |   Status=writing   |
|   REG[ 9]   |   Value=8800   |   Status=valid   |
|   REG[10]   |   Value=8976   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=121   |   Status=valid   |
|   REG[13]   |   Value=80   |   Status=valid   |
|   REG[14]   |   Value=201   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1324
--------------------------------
Memory 4       : 0036 sub R7, R6, R1
Memory 3       : 0040 bgez R7, #0028
Memory 1       : 0044 mul R7, R6, #4
Exb 2          : 0048 mul R8, R5, R1
Decode         : 0052 mul R9, R8, #4
Fetch          : 0056 add R10, R7, R9
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=45   |   Status=valid   |
|   REG[ 6]   |   Value=45   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=2200   |   Status=writing   |
|   REG[ 9]   |   Value=8800   |   Status=writing   |
|   REG[10]   |   Value=8976   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=121   |   Status=valid   |
|   REG[13]   |   Value=80   |   Status=valid   |
|   REG[14]   |   Value=201   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1325
--------------------------------
Writeback      : 0036 sub R7, R6, R1
Memory 4       : 0040 bgez R7, #0028
Memory 2       : 0044 mul R7, R6, #4
Memory 1       : 0048 mul R8, R5, R1
EXa            : 0052 mul R9, R8, #4
Decode         : 0056 add R10, R7, R9
Fetch          : 0060 add R7, R2, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=45   |   Status=valid   |
|   REG[ 6]   |   Value=45   |   Status=valid   |
|   REG[ 7]   |   Value=-5   |   Status=writing   |
|   REG[ 8]   |   Value=2200   |   Status=writing   |
|   REG[ 9]   |   Value=8800   |   Status=writing   |
|   REG[10]   |   Value=8976   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=121   |   Status=valid   |
|   REG[13]   |   Value=80   |   Status=valid   |
|   REG[14]   |   Value=201   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1326
--------------------------------
Writeback      : 0040 bgez R7, #0028
Memory 3       : 0044 mul R7, R6, #4
Memory 2       : 0048 mul R8, R5, R1
Exb 1          : 0052 mul R9, R8, #4
Decode         : 0056 add R10, R7, R9
Fetch          : 0060 add R7, R2, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=45   |   Status=valid   |
|   REG[ 6]   |   Value=45   |   Status=valid   |
|   REG[ 7]   |   Value=-5   |   Status=writing   |
|   REG[ 8]   |   Value=2200   |   Status=writing   |
|   REG[ 9]   |   Value=8800   |   Status=writing   |
|   REG[10]   |   Value=8976   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=121   |   Status=valid   |
|   REG[13]   |   Value=80   |   Status=valid   |
|   REG[14]   |   Value=201   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1327
--------------------------------
Memory 4       : 0044 mul R7, R6, #4
Memory 3       : 0048 mul R8, R5, R1
Exb 2          : 0052 mul R9, R8, #4
Decode         : 0056 add R10, R7, R9
Fetch          : 0060 add R7, R2, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=45   |   Status=valid   |
|   REG[ 6]   |   Value=45   |   Status=valid   |
|   REG[ 7]   |   Value=-5   |   Status=writing   |
|   REG[ 8]   |   Value=2200   |   Status=writing   |
|   REG[ 9]   |   Value=8800   |   Status=writing   |
|   REG[10]   |   Value=8976   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=121   |   Status=valid   |
|   REG[13]   |   Value=80   |   Status=valid   |
|   REG[14]   |   Value=201   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1328
--------------------------------
Writeback      : 0044 mul R7, R6, #4
Memory 4       : 0048 mul R8, R5, R1
Memory 1       : 0052 mul R9, R8, #4
EXa            : 0056 add R10, R7, R9
Decode         : 0060 add R7, R2, R10
Fetch          : 0064 ld R12, R7
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=45   |   Status=valid   |
|   REG[ 6]   |   Value=45   |   Status=valid   |
|   REG[ 7]   |   Value=180   |   Status=writing   |
|   REG[ 8]   |   Value=2200   |   Status=writing   |
|   REG[ 9]   |   Value=8800   |   Status=writing   |
|   REG[10]   |   Value=8976   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=121   |   Status=valid   |
|   REG[13]   |   Value=80   |   Status=valid   |
|   REG[14]   |   Value=201   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1329
--------------------------------
Writeback      : 0048 mul R8, R5, R1
Memory 2       : 0052 mul R9, R8, #4
Exb 1          : 0056 add R10, R7, R9
EXa            : 0060 add R7, R2, R10
Decode         : 0064 ld R12, R7
Fetch          : 0068 add R7, R3, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=45   |   Status=valid   |
|   REG[ 6]   |   Value=45   |   Status=valid   |
|   REG[ 7]   |   Value=180   |   Status=writing   |
|   REG[ 8]   |   Value=2250   |   Status=valid   |
|   REG[ 9]   |   Value=8800   |   Status=writing   |
|   REG[10]   |   Value=8976   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=121   |   Status=writing   |
|   REG[13]   |   Value=80   |   Status=valid   |
|   REG[14]   |   Value=201   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1330
--------------------------------
Memory 3       : 0052 mul R9, R8, #4
Exb 2          : 0056 add R10, R7, R9
Exb 1          : 0060 add R7, R2, R10
EXa            : 0064 ld R12, R7
Decode         : 0068 add R7, R3, R10
Fetch          : 0072 ld R13, R7
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=45   |   Status=valid   |
|   REG[ 6]   |   Value=45   |   Status=valid   |
|   REG[ 7]   |   Value=180   |   Status=writing   |
|   REG[ 8]   |   Value=2250   |   Status=valid   |
|   REG[ 9]   |   Value=8800   |   Status=writing   |
|   REG[10]   |   Value=8976   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=121   |   Status=writing   |
|   REG[13]   |   Value=80   |   Status=valid   |
|   REG[14]   |   Value=201   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1331
--------------------------------
Memory 4       : 0052 mul R9, R8, #4
Memory 1       : 0056 add R10, R7, R9
Exb 2          : 0060 add R7, R2, R10
Exb 1          : 0064 ld R12, R7
EXa            : 0068 add R7, R3, R10
Decode         : 0072 ld R13, R7
Fetch          : 0076 add R14, R12, R13
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=45   |   Status=valid   |
|   REG[ 6]   |   Value=45   |   Status=valid   |
|   REG[ 7]   |   Value=180   |   Status=writing   |
|   REG[ 8]   |   Value=2250   |   Status=valid   |
|   REG[ 9]   |   Value=8800   |   Status=writing   |
|   REG[10]   |   Value=8976   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=121   |   Status=writing   |
|   REG[13]   |   Value=80   |   Status=writing   |
|   REG[14]   |   Value=201   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1332
--------------------------------
Writeback      : 0052 mul R9, R8, #4
Memory 2       : 0056 add R10, R7, R9
Memory 1       : 0060 add R7, R2, R10
Exb 2          : 0064 ld R12, R7
Exb 1          : 0068 add R7, R3, R10
EXa            : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=45   |   Status=valid   |
|   REG[ 6]   |   Value=45   |   Status=valid   |
|   REG[ 7]   |   Value=180   |   Status=writing   |
|   REG[ 8]   |   Value=2250   |   Status=valid   |
|   REG[ 9]   |   Value=9000   |   Status=valid   |
|   REG[10]   |   Value=8976   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=121   |   Status=writing   |
|   REG[13]   |   Value=80   |   Status=writing   |
|   REG[14]   |   Value=201   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1333
--------------------------------
Memory 3       : 0056 add R10, R7, R9
Memory 2       : 0060 add R7, R2, R10
Memory 1       : 0064 ld R12, R7
Exb 2          : 0068 add R7, R3, R10
Exb 1          : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=45   |   Status=valid   |
|   REG[ 6]   |   Value=45   |   Status=valid   |
|   REG[ 7]   |   Value=180   |   Status=writing   |
|   REG[ 8]   |   Value=2250   |   Status=valid   |
|   REG[ 9]   |   Value=9000   |   Status=valid   |
|   REG[10]   |   Value=8976   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=121   |   Status=writing   |
|   REG[13]   |   Value=80   |   Status=writing   |
|   REG[14]   |   Value=201   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1334
--------------------------------
Memory 4       : 0056 add R10, R7, R9
Memory 3       : 0060 add R7, R2, R10
Memory 2       : 0064 ld R12, R7
Memory 1       : 0068 add R7, R3, R10
Exb 2          : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=45   |   Status=valid   |
|   REG[ 6]   |   Value=45   |   Status=valid   |
|   REG[ 7]   |   Value=180   |   Status=writing   |
|   REG[ 8]   |   Value=2250   |   Status=valid   |
|   REG[ 9]   |   Value=9000   |   Status=valid   |
|   REG[10]   |   Value=8976   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=121   |   Status=writing   |
|   REG[13]   |   Value=80   |   Status=writing   |
|   REG[14]   |   Value=201   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1335
--------------------------------
Writeback      : 0056 add R10, R7, R9
Memory 4       : 0060 add R7, R2, R10
Memory 3       : 0064 ld R12, R7
Memory 2       : 0068 add R7, R3, R10
Memory 1       : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=45   |   Status=valid   |
|   REG[ 6]   |   Value=45   |   Status=valid   |
|   REG[ 7]   |   Value=180   |   Status=writing   |
|   REG[ 8]   |   Value=2250   |   Status=valid   |
|   REG[ 9]   |   Value=9000   |   Status=valid   |
|   REG[10]   |   Value=9180   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=121   |   Status=writing   |
|   REG[13]   |   Value=80   |   Status=writing   |
|   REG[14]   |   Value=201   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1336
--------------------------------
Writeback      : 0060 add R7, R2, R10
Memory 4       : 0064 ld R12, R7
Memory 3       : 0068 add R7, R3, R10
Memory 2       : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=45   |   Status=valid   |
|   REG[ 6]   |   Value=45   |   Status=valid   |
|   REG[ 7]   |   Value=10180   |   Status=writing   |
|   REG[ 8]   |   Value=2250   |   Status=valid   |
|   REG[ 9]   |   Value=9000   |   Status=valid   |
|   REG[10]   |   Value=9180   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=121   |   Status=writing   |
|   REG[13]   |   Value=80   |   Status=writing   |
|   REG[14]   |   Value=201   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1337
--------------------------------
Writeback      : 0064 ld R12, R7
Memory 4       : 0068 add R7, R3, R10
Memory 3       : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=45   |   Status=valid   |
|   REG[ 6]   |   Value=45   |   Status=valid   |
|   REG[ 7]   |   Value=10180   |   Status=writing   |
|   REG[ 8]   |   Value=2250   |   Status=valid   |
|   REG[ 9]   |   Value=9000   |   Status=valid   |
|   REG[10]   |   Value=9180   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=13   |   Status=valid   |
|   REG[13]   |   Value=80   |   Status=writing   |
|   REG[14]   |   Value=201   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1338
--------------------------------
Writeback      : 0068 add R7, R3, R10
Memory 4       : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=45   |   Status=valid   |
|   REG[ 6]   |   Value=45   |   Status=valid   |
|   REG[ 7]   |   Value=13180   |   Status=valid   |
|   REG[ 8]   |   Value=2250   |   Status=valid   |
|   REG[ 9]   |   Value=9000   |   Status=valid   |
|   REG[10]   |   Value=9180   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=13   |   Status=valid   |
|   REG[13]   |   Value=80   |   Status=writing   |
|   REG[14]   |   Value=201   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1339
--------------------------------
Writeback      : 0072 ld R13, R7
EXa            : 0076 add R14, R12, R13
Decode         : 0080 add R7, R4, R10
Fetch          : 0084 st R14, R7
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=45   |   Status=valid   |
|   REG[ 6]   |   Value=45   |   Status=valid   |
|   REG[ 7]   |   Value=13180   |   Status=writing   |
|   REG[ 8]   |   Value=2250   |   Status=valid   |
|   REG[ 9]   |   Value=9000   |   Status=valid   |
|   REG[10]   |   Value=9180   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=13   |   Status=valid   |
|   REG[13]   |   Value=58   |   Status=valid   |
|   REG[14]   |   Value=201   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1340
--------------------------------
Exb 1          : 0076 add R14, R12, R13
EXa            : 0080 add R7, R4, R10
Decode         : 0084 st R14, R7
Fetch          : 0088 add R6, R6, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=45   |   Status=valid   |
|   REG[ 6]   |   Value=45   |   Status=valid   |
|   REG[ 7]   |   Value=13180   |   Status=writing   |
|   REG[ 8]   |   Value=2250   |   Status=valid   |
|   REG[ 9]   |   Value=9000   |   Status=valid   |
|   REG[10]   |   Value=9180   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=13   |   Status=valid   |
|   REG[13]   |   Value=58   |   Status=valid   |
|   REG[14]   |   Value=201   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1341
--------------------------------
Exb 2          : 0076 add R14, R12, R13
Exb 1          : 0080 add R7, R4, R10
EXa            : 0084 st R14, R7
Decode         : 0088 add R6, R6, #1
Fetch          : 0092 add R5, R5, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=45   |   Status=valid   |
|   REG[ 6]   |   Value=45   |   Status=writing   |
|   REG[ 7]   |   Value=13180   |   Status=writing   |
|   REG[ 8]   |   Value=2250   |   Status=valid   |
|   REG[ 9]   |   Value=9000   |   Status=valid   |
|   REG[10]   |   Value=9180   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=13   |   Status=valid   |
|   REG[13]   |   Value=58   |   Status=valid   |
|   REG[14]   |   Value=201   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1342
--------------------------------
Memory 1       : 0076 add R14, R12, R13
Exb 2          : 0080 add R7, R4, R10
Exb 1          : 0084 st R14, R7
EXa            : 0088 add R6, R6, #1
Decode         : 0092 add R5, R5, #1
Fetch          : 0096 set R7, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=45   |   Status=writing   |
|   REG[ 6]   |   Value=45   |   Status=writing   |
|   REG[ 7]   |   Value=13180   |   Status=writing   |
|   REG[ 8]   |   Value=2250   |   Status=valid   |
|   REG[ 9]   |   Value=9000   |   Status=valid   |
|   REG[10]   |   Value=9180   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=13   |   Status=valid   |
|   REG[13]   |   Value=58   |   Status=valid   |
|   REG[14]   |   Value=201   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1343
--------------------------------
Memory 2       : 0076 add R14, R12, R13
Memory 1       : 0080 add R7, R4, R10
Exb 2          : 0084 st R14, R7
Exb 1          : 0088 add R6, R6, #1
EXa            : 0092 add R5, R5, #1
Decode         : 0096 set R7, #0
Fetch          : 0100 bez R7, #0036
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=45   |   Status=writing   |
|   REG[ 6]   |   Value=45   |   Status=writing   |
|   REG[ 7]   |   Value=13180   |   Status=writing   |
|   REG[ 8]   |   Value=2250   |   Status=valid   |
|   REG[ 9]   |   Value=9000   |   Status=valid   |
|   REG[10]   |   Value=9180   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=13   |   Status=valid   |
|   REG[13]   |   Value=58   |   Status=valid   |
|   REG[14]   |   Value=201   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1344
--------------------------------
Memory 3       : 0076 add R14, R12, R13
Memory 2       : 0080 add R7, R4, R10
Memory 1       : 0084 st R14, R7
Exb 2          : 0088 add R6, R6, #1
Exb 1          : 0092 add R5, R5, #1
EXa            : 0096 set R7, #0
Decode         : 0100 bez R7, #0036
Fetch          : 0104 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=45   |   Status=writing   |
|   REG[ 6]   |   Value=45   |   Status=writing   |
|   REG[ 7]   |   Value=13180   |   Status=writing   |
|   REG[ 8]   |   Value=2250   |   Status=valid   |
|   REG[ 9]   |   Value=9000   |   Status=valid   |
|   REG[10]   |   Value=9180   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=13   |   Status=valid   |
|   REG[13]   |   Value=58   |   Status=valid   |
|   REG[14]   |   Value=201   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1345
--------------------------------
Memory 4       : 0076 add R14, R12, R13
Memory 3       : 0080 add R7, R4, R10
Memory 2       : 0084 st R14, R7
Memory 1       : 0088 add R6, R6, #1
Exb 2          : 0092 add R5, R5, #1
Exb 1          : 0096 set R7, #0
EXa            : 0100 bez R7, #0036
Fetch          : 0036 sub R7, R6, R1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=45   |   Status=writing   |
|   REG[ 6]   |   Value=45   |   Status=writing   |
|   REG[ 7]   |   Value=13180   |   Status=writing   |
|   REG[ 8]   |   Value=2250   |   Status=valid   |
|   REG[ 9]   |   Value=9000   |   Status=valid   |
|   REG[10]   |   Value=9180   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=13   |   Status=valid   |
|   REG[13]   |   Value=58   |   Status=valid   |
|   REG[14]   |   Value=201   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1346
--------------------------------
Writeback      : 0076 add R14, R12, R13
Memory 4       : 0080 add R7, R4, R10
Memory 3       : 0084 st R14, R7
Memory 2       : 0088 add R6, R6, #1
Memory 1       : 0092 add R5, R5, #1
Exb 2          : 0096 set R7, #0
Exb 1          : 0100 bez R7, #0036
Decode         : 0036 sub R7, R6, R1
Fetch          : 0040 bgez R7, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=45   |   Status=writing   |
|   REG[ 6]   |   Value=45   |   Status=writing   |
|   REG[ 7]   |   Value=13180   |   Status=writing   |
|   REG[ 8]   |   Value=2250   |   Status=valid   |
|   REG[ 9]   |   Value=9000   |   Status=valid   |
|   REG[10]   |   Value=9180   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=13   |   Status=valid   |
|   REG[13]   |   Value=58   |   Status=valid   |
|   REG[14]   |   Value=71   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1347
--------------------------------
Writeback      : 0080 add R7, R4, R10
Memory 4       : 0084 st R14, R7
Memory 3       : 0088 add R6, R6, #1
Memory 2       : 0092 add R5, R5, #1
Memory 1       : 0096 set R7, #0
Exb 2          : 0100 bez R7, #0036
EXa            : 0036 sub R7, R6, R1
Decode         : 0040 bgez R7, #0028
Fetch          : 0044 mul R7, R6, #4
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=45   |   Status=writing   |
|   REG[ 6]   |   Value=45   |   Status=writing   |
|   REG[ 7]   |   Value=16180   |   Status=writing   |
|   REG[ 8]   |   Value=2250   |   Status=valid   |
|   REG[ 9]   |   Value=9000   |   Status=valid   |
|   REG[10]   |   Value=9180   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=13   |   Status=valid   |
|   REG[13]   |   Value=58   |   Status=valid   |
|   REG[14]   |   Value=71   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1348
--------------------------------
Writeback      : 0084 st R14, R7
Memory 4       : 0088 add R6, R6, #1
Memory 3       : 0092 add R5, R5, #1
Memory 2       : 0096 set R7, #0
Memory 1       : 0100 bez R7, #0036
Exb 1          : 0036 sub R7, R6, R1
EXa            : 0040 bgez R7, #0028
Fetch          : 0044 mul R7, R6, #4
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=45   |   Status=writing   |
|   REG[ 6]   |   Value=45   |   Status=writing   |
|   REG[ 7]   |   Value=16180   |   Status=writing   |
|   REG[ 8]   |   Value=2250   |   Status=valid   |
|   REG[ 9]   |   Value=9000   |   Status=valid   |
|   REG[10]   |   Value=9180   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=13   |   Status=valid   |
|   REG[13]   |   Value=58   |   Status=valid   |
|   REG[14]   |   Value=71   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1349
--------------------------------
Writeback      : 0088 add R6, R6, #1
Memory 4       : 0092 add R5, R5, #1
Memory 3       : 0096 set R7, #0
Memory 2       : 0100 bez R7, #0036
Exb 2          : 0036 sub R7, R6, R1
Exb 1          : 0040 bgez R7, #0028
Decode         : 0044 mul R7, R6, #4
Fetch          : 0048 mul R8, R5, R1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=45   |   Status=writing   |
|   REG[ 6]   |   Value=46   |   Status=valid   |
|   REG[ 7]   |   Value=16180   |   Status=writing   |
|   REG[ 8]   |   Value=2250   |   Status=valid   |
|   REG[ 9]   |   Value=9000   |   Status=valid   |
|   REG[10]   |   Value=9180   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=13   |   Status=valid   |
|   REG[13]   |   Value=58   |   Status=valid   |
|   REG[14]   |   Value=71   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1350
--------------------------------
Writeback      : 0092 add R5, R5, #1
Memory 4       : 0096 set R7, #0
Memory 3       : 0100 bez R7, #0036
Memory 1       : 0036 sub R7, R6, R1
Exb 2          : 0040 bgez R7, #0028
EXa            : 0044 mul R7, R6, #4
Decode         : 0048 mul R8, R5, R1
Fetch          : 0052 mul R9, R8, #4
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=46   |   Status=valid   |
|   REG[ 6]   |   Value=46   |   Status=valid   |
|   REG[ 7]   |   Value=16180   |   Status=writing   |
|   REG[ 8]   |   Value=2250   |   Status=writing   |
|   REG[ 9]   |   Value=9000   |   Status=valid   |
|   REG[10]   |   Value=9180   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=13   |   Status=valid   |
|   REG[13]   |   Value=58   |   Status=valid   |
|   REG[14]   |   Value=71   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1351
--------------------------------
Writeback      : 0096 set R7, #0
Memory 4       : 0100 bez R7, #0036
Memory 2       : 0036 sub R7, R6, R1
Memory 1       : 0040 bgez R7, #0028
Exb 1          : 0044 mul R7, R6, #4
EXa            : 0048 mul R8, R5, R1
Decode         : 0052 mul R9, R8, #4
Fetch          : 0056 add R10, R7, R9
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=46   |   Status=valid   |
|   REG[ 6]   |   Value=46   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=2250   |   Status=writing   |
|   REG[ 9]   |   Value=9000   |   Status=valid   |
|   REG[10]   |   Value=9180   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=13   |   Status=valid   |
|   REG[13]   |   Value=58   |   Status=valid   |
|   REG[14]   |   Value=71   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1352
--------------------------------
Writeback      : 0100 bez R7, #0036
Memory 3       : 0036 sub R7, R6, R1
Memory 2       : 0040 bgez R7, #0028
Exb 2          : 0044 mul R7, R6, #4
Exb 1          : 0048 mul R8, R5, R1
Decode         : 0052 mul R9, R8, #4
Fetch          : 0056 add R10, R7, R9
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=46   |   Status=valid   |
|   REG[ 6]   |   Value=46   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=2250   |   Status=writing   |
|   REG[ 9]   |   Value=9000   |   Status=valid   |
|   REG[10]   |   Value=9180   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=13   |   Status=valid   |
|   REG[13]   |   Value=58   |   Status=valid   |
|   REG[14]   |   Value=71   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1353
--------------------------------
Memory 4       : 0036 sub R7, R6, R1
Memory 3       : 0040 bgez R7, #0028
Memory 1       : 0044 mul R7, R6, #4
Exb 2          : 0048 mul R8, R5, R1
Decode         : 0052 mul R9, R8, #4
Fetch          : 0056 add R10, R7, R9
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=46   |   Status=valid   |
|   REG[ 6]   |   Value=46   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=2250   |   Status=writing   |
|   REG[ 9]   |   Value=9000   |   Status=writing   |
|   REG[10]   |   Value=9180   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=13   |   Status=valid   |
|   REG[13]   |   Value=58   |   Status=valid   |
|   REG[14]   |   Value=71   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1354
--------------------------------
Writeback      : 0036 sub R7, R6, R1
Memory 4       : 0040 bgez R7, #0028
Memory 2       : 0044 mul R7, R6, #4
Memory 1       : 0048 mul R8, R5, R1
EXa            : 0052 mul R9, R8, #4
Decode         : 0056 add R10, R7, R9
Fetch          : 0060 add R7, R2, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=46   |   Status=valid   |
|   REG[ 6]   |   Value=46   |   Status=valid   |
|   REG[ 7]   |   Value=-4   |   Status=writing   |
|   REG[ 8]   |   Value=2250   |   Status=writing   |
|   REG[ 9]   |   Value=9000   |   Status=writing   |
|   REG[10]   |   Value=9180   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=13   |   Status=valid   |
|   REG[13]   |   Value=58   |   Status=valid   |
|   REG[14]   |   Value=71   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1355
--------------------------------
Writeback      : 0040 bgez R7, #0028
Memory 3       : 0044 mul R7, R6, #4
Memory 2       : 0048 mul R8, R5, R1
Exb 1          : 0052 mul R9, R8, #4
Decode         : 0056 add R10, R7, R9
Fetch          : 0060 add R7, R2, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=46   |   Status=valid   |
|   REG[ 6]   |   Value=46   |   Status=valid   |
|   REG[ 7]   |   Value=-4   |   Status=writing   |
|   REG[ 8]   |   Value=2250   |   Status=writing   |
|   REG[ 9]   |   Value=9000   |   Status=writing   |
|   REG[10]   |   Value=9180   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=13   |   Status=valid   |
|   REG[13]   |   Value=58   |   Status=valid   |
|   REG[14]   |   Value=71   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1356
--------------------------------
Memory 4       : 0044 mul R7, R6, #4
Memory 3       : 0048 mul R8, R5, R1
Exb 2          : 0052 mul R9, R8, #4
Decode         : 0056 add R10, R7, R9
Fetch          : 0060 add R7, R2, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=46   |   Status=valid   |
|   REG[ 6]   |   Value=46   |   Status=valid   |
|   REG[ 7]   |   Value=-4   |   Status=writing   |
|   REG[ 8]   |   Value=2250   |   Status=writing   |
|   REG[ 9]   |   Value=9000   |   Status=writing   |
|   REG[10]   |   Value=9180   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=13   |   Status=valid   |
|   REG[13]   |   Value=58   |   Status=valid   |
|   REG[14]   |   Value=71   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1357
--------------------------------
Writeback      : 0044 mul R7, R6, #4
Memory 4       : 0048 mul R8, R5, R1
Memory 1       : 0052 mul R9, R8, #4
EXa            : 0056 add R10, R7, R9
Decode         : 0060 add R7, R2, R10
Fetch          : 0064 ld R12, R7
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=46   |   Status=valid   |
|   REG[ 6]   |   Value=46   |   Status=valid   |
|   REG[ 7]   |   Value=184   |   Status=writing   |
|   REG[ 8]   |   Value=2250   |   Status=writing   |
|   REG[ 9]   |   Value=9000   |   Status=writing   |
|   REG[10]   |   Value=9180   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=13   |   Status=valid   |
|   REG[13]   |   Value=58   |   Status=valid   |
|   REG[14]   |   Value=71   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1358
--------------------------------
Writeback      : 0048 mul R8, R5, R1
Memory 2       : 0052 mul R9, R8, #4
Exb 1          : 0056 add R10, R7, R9
EXa            : 0060 add R7, R2, R10
Decode         : 0064 ld R12, R7
Fetch          : 0068 add R7, R3, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=46   |   Status=valid   |
|   REG[ 6]   |   Value=46   |   Status=valid   |
|   REG[ 7]   |   Value=184   |   Status=writing   |
|   REG[ 8]   |   Value=2300   |   Status=valid   |
|   REG[ 9]   |   Value=9000   |   Status=writing   |
|   REG[10]   |   Value=9180   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=13   |   Status=writing   |
|   REG[13]   |   Value=58   |   Status=valid   |
|   REG[14]   |   Value=71   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1359
--------------------------------
Memory 3       : 0052 mul R9, R8, #4
Exb 2          : 0056 add R10, R7, R9
Exb 1          : 0060 add R7, R2, R10
EXa            : 0064 ld R12, R7
Decode         : 0068 add R7, R3, R10
Fetch          : 0072 ld R13, R7
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=46   |   Status=valid   |
|   REG[ 6]   |   Value=46   |   Status=valid   |
|   REG[ 7]   |   Value=184   |   Status=writing   |
|   REG[ 8]   |   Value=2300   |   Status=valid   |
|   REG[ 9]   |   Value=9000   |   Status=writing   |
|   REG[10]   |   Value=9180   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=13   |   Status=writing   |
|   REG[13]   |   Value=58   |   Status=valid   |
|   REG[14]   |   Value=71   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1360
--------------------------------
Memory 4       : 0052 mul R9, R8, #4
Memory 1       : 0056 add R10, R7, R9
Exb 2          : 0060 add R7, R2, R10
Exb 1          : 0064 ld R12, R7
EXa            : 0068 add R7, R3, R10
Decode         : 0072 ld R13, R7
Fetch          : 0076 add R14, R12, R13
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=46   |   Status=valid   |
|   REG[ 6]   |   Value=46   |   Status=valid   |
|   REG[ 7]   |   Value=184   |   Status=writing   |
|   REG[ 8]   |   Value=2300   |   Status=valid   |
|   REG[ 9]   |   Value=9000   |   Status=writing   |
|   REG[10]   |   Value=9180   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=13   |   Status=writing   |
|   REG[13]   |   Value=58   |   Status=writing   |
|   REG[14]   |   Value=71   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1361
--------------------------------
Writeback      : 0052 mul R9, R8, #4
Memory 2       : 0056 add R10, R7, R9
Memory 1       : 0060 add R7, R2, R10
Exb 2          : 0064 ld R12, R7
Exb 1          : 0068 add R7, R3, R10
EXa            : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=46   |   Status=valid   |
|   REG[ 6]   |   Value=46   |   Status=valid   |
|   REG[ 7]   |   Value=184   |   Status=writing   |
|   REG[ 8]   |   Value=2300   |   Status=valid   |
|   REG[ 9]   |   Value=9200   |   Status=valid   |
|   REG[10]   |   Value=9180   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=13   |   Status=writing   |
|   REG[13]   |   Value=58   |   Status=writing   |
|   REG[14]   |   Value=71   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1362
--------------------------------
Memory 3       : 0056 add R10, R7, R9
Memory 2       : 0060 add R7, R2, R10
Memory 1       : 0064 ld R12, R7
Exb 2          : 0068 add R7, R3, R10
Exb 1          : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=46   |   Status=valid   |
|   REG[ 6]   |   Value=46   |   Status=valid   |
|   REG[ 7]   |   Value=184   |   Status=writing   |
|   REG[ 8]   |   Value=2300   |   Status=valid   |
|   REG[ 9]   |   Value=9200   |   Status=valid   |
|   REG[10]   |   Value=9180   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=13   |   Status=writing   |
|   REG[13]   |   Value=58   |   Status=writing   |
|   REG[14]   |   Value=71   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1363
--------------------------------
Memory 4       : 0056 add R10, R7, R9
Memory 3       : 0060 add R7, R2, R10
Memory 2       : 0064 ld R12, R7
Memory 1       : 0068 add R7, R3, R10
Exb 2          : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=46   |   Status=valid   |
|   REG[ 6]   |   Value=46   |   Status=valid   |
|   REG[ 7]   |   Value=184   |   Status=writing   |
|   REG[ 8]   |   Value=2300   |   Status=valid   |
|   REG[ 9]   |   Value=9200   |   Status=valid   |
|   REG[10]   |   Value=9180   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=13   |   Status=writing   |
|   REG[13]   |   Value=58   |   Status=writing   |
|   REG[14]   |   Value=71   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1364
--------------------------------
Writeback      : 0056 add R10, R7, R9
Memory 4       : 0060 add R7, R2, R10
Memory 3       : 0064 ld R12, R7
Memory 2       : 0068 add R7, R3, R10
Memory 1       : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=46   |   Status=valid   |
|   REG[ 6]   |   Value=46   |   Status=valid   |
|   REG[ 7]   |   Value=184   |   Status=writing   |
|   REG[ 8]   |   Value=2300   |   Status=valid   |
|   REG[ 9]   |   Value=9200   |   Status=valid   |
|   REG[10]   |   Value=9384   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=13   |   Status=writing   |
|   REG[13]   |   Value=58   |   Status=writing   |
|   REG[14]   |   Value=71   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1365
--------------------------------
Writeback      : 0060 add R7, R2, R10
Memory 4       : 0064 ld R12, R7
Memory 3       : 0068 add R7, R3, R10
Memory 2       : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=46   |   Status=valid   |
|   REG[ 6]   |   Value=46   |   Status=valid   |
|   REG[ 7]   |   Value=10384   |   Status=writing   |
|   REG[ 8]   |   Value=2300   |   Status=valid   |
|   REG[ 9]   |   Value=9200   |   Status=valid   |
|   REG[10]   |   Value=9384   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=13   |   Status=writing   |
|   REG[13]   |   Value=58   |   Status=writing   |
|   REG[14]   |   Value=71   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1366
--------------------------------
Writeback      : 0064 ld R12, R7
Memory 4       : 0068 add R7, R3, R10
Memory 3       : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=46   |   Status=valid   |
|   REG[ 6]   |   Value=46   |   Status=valid   |
|   REG[ 7]   |   Value=10384   |   Status=writing   |
|   REG[ 8]   |   Value=2300   |   Status=valid   |
|   REG[ 9]   |   Value=9200   |   Status=valid   |
|   REG[10]   |   Value=9384   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=53   |   Status=valid   |
|   REG[13]   |   Value=58   |   Status=writing   |
|   REG[14]   |   Value=71   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1367
--------------------------------
Writeback      : 0068 add R7, R3, R10
Memory 4       : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=46   |   Status=valid   |
|   REG[ 6]   |   Value=46   |   Status=valid   |
|   REG[ 7]   |   Value=13384   |   Status=valid   |
|   REG[ 8]   |   Value=2300   |   Status=valid   |
|   REG[ 9]   |   Value=9200   |   Status=valid   |
|   REG[10]   |   Value=9384   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=53   |   Status=valid   |
|   REG[13]   |   Value=58   |   Status=writing   |
|   REG[14]   |   Value=71   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1368
--------------------------------
Writeback      : 0072 ld R13, R7
EXa            : 0076 add R14, R12, R13
Decode         : 0080 add R7, R4, R10
Fetch          : 0084 st R14, R7
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=46   |   Status=valid   |
|   REG[ 6]   |   Value=46   |   Status=valid   |
|   REG[ 7]   |   Value=13384   |   Status=writing   |
|   REG[ 8]   |   Value=2300   |   Status=valid   |
|   REG[ 9]   |   Value=9200   |   Status=valid   |
|   REG[10]   |   Value=9384   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=53   |   Status=valid   |
|   REG[13]   |   Value=47   |   Status=valid   |
|   REG[14]   |   Value=71   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1369
--------------------------------
Exb 1          : 0076 add R14, R12, R13
EXa            : 0080 add R7, R4, R10
Decode         : 0084 st R14, R7
Fetch          : 0088 add R6, R6, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=46   |   Status=valid   |
|   REG[ 6]   |   Value=46   |   Status=valid   |
|   REG[ 7]   |   Value=13384   |   Status=writing   |
|   REG[ 8]   |   Value=2300   |   Status=valid   |
|   REG[ 9]   |   Value=9200   |   Status=valid   |
|   REG[10]   |   Value=9384   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=53   |   Status=valid   |
|   REG[13]   |   Value=47   |   Status=valid   |
|   REG[14]   |   Value=71   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1370
--------------------------------
Exb 2          : 0076 add R14, R12, R13
Exb 1          : 0080 add R7, R4, R10
EXa            : 0084 st R14, R7
Decode         : 0088 add R6, R6, #1
Fetch          : 0092 add R5, R5, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=46   |   Status=valid   |
|   REG[ 6]   |   Value=46   |   Status=writing   |
|   REG[ 7]   |   Value=13384   |   Status=writing   |
|   REG[ 8]   |   Value=2300   |   Status=valid   |
|   REG[ 9]   |   Value=9200   |   Status=valid   |
|   REG[10]   |   Value=9384   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=53   |   Status=valid   |
|   REG[13]   |   Value=47   |   Status=valid   |
|   REG[14]   |   Value=71   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1371
--------------------------------
Memory 1       : 0076 add R14, R12, R13
Exb 2          : 0080 add R7, R4, R10
Exb 1          : 0084 st R14, R7
EXa            : 0088 add R6, R6, #1
Decode         : 0092 add R5, R5, #1
Fetch          : 0096 set R7, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=46   |   Status=writing   |
|   REG[ 6]   |   Value=46   |   Status=writing   |
|   REG[ 7]   |   Value=13384   |   Status=writing   |
|   REG[ 8]   |   Value=2300   |   Status=valid   |
|   REG[ 9]   |   Value=9200   |   Status=valid   |
|   REG[10]   |   Value=9384   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=53   |   Status=valid   |
|   REG[13]   |   Value=47   |   Status=valid   |
|   REG[14]   |   Value=71   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1372
--------------------------------
Memory 2       : 0076 add R14, R12, R13
Memory 1       : 0080 add R7, R4, R10
Exb 2          : 0084 st R14, R7
Exb 1          : 0088 add R6, R6, #1
EXa            : 0092 add R5, R5, #1
Decode         : 0096 set R7, #0
Fetch          : 0100 bez R7, #0036
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=46   |   Status=writing   |
|   REG[ 6]   |   Value=46   |   Status=writing   |
|   REG[ 7]   |   Value=13384   |   Status=writing   |
|   REG[ 8]   |   Value=2300   |   Status=valid   |
|   REG[ 9]   |   Value=9200   |   Status=valid   |
|   REG[10]   |   Value=9384   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=53   |   Status=valid   |
|   REG[13]   |   Value=47   |   Status=valid   |
|   REG[14]   |   Value=71   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1373
--------------------------------
Memory 3       : 0076 add R14, R12, R13
Memory 2       : 0080 add R7, R4, R10
Memory 1       : 0084 st R14, R7
Exb 2          : 0088 add R6, R6, #1
Exb 1          : 0092 add R5, R5, #1
EXa            : 0096 set R7, #0
Decode         : 0100 bez R7, #0036
Fetch          : 0104 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=46   |   Status=writing   |
|   REG[ 6]   |   Value=46   |   Status=writing   |
|   REG[ 7]   |   Value=13384   |   Status=writing   |
|   REG[ 8]   |   Value=2300   |   Status=valid   |
|   REG[ 9]   |   Value=9200   |   Status=valid   |
|   REG[10]   |   Value=9384   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=53   |   Status=valid   |
|   REG[13]   |   Value=47   |   Status=valid   |
|   REG[14]   |   Value=71   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1374
--------------------------------
Memory 4       : 0076 add R14, R12, R13
Memory 3       : 0080 add R7, R4, R10
Memory 2       : 0084 st R14, R7
Memory 1       : 0088 add R6, R6, #1
Exb 2          : 0092 add R5, R5, #1
Exb 1          : 0096 set R7, #0
EXa            : 0100 bez R7, #0036
Fetch          : 0036 sub R7, R6, R1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=46   |   Status=writing   |
|   REG[ 6]   |   Value=46   |   Status=writing   |
|   REG[ 7]   |   Value=13384   |   Status=writing   |
|   REG[ 8]   |   Value=2300   |   Status=valid   |
|   REG[ 9]   |   Value=9200   |   Status=valid   |
|   REG[10]   |   Value=9384   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=53   |   Status=valid   |
|   REG[13]   |   Value=47   |   Status=valid   |
|   REG[14]   |   Value=71   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1375
--------------------------------
Writeback      : 0076 add R14, R12, R13
Memory 4       : 0080 add R7, R4, R10
Memory 3       : 0084 st R14, R7
Memory 2       : 0088 add R6, R6, #1
Memory 1       : 0092 add R5, R5, #1
Exb 2          : 0096 set R7, #0
Exb 1          : 0100 bez R7, #0036
Decode         : 0036 sub R7, R6, R1
Fetch          : 0040 bgez R7, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=46   |   Status=writing   |
|   REG[ 6]   |   Value=46   |   Status=writing   |
|   REG[ 7]   |   Value=13384   |   Status=writing   |
|   REG[ 8]   |   Value=2300   |   Status=valid   |
|   REG[ 9]   |   Value=9200   |   Status=valid   |
|   REG[10]   |   Value=9384   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=53   |   Status=valid   |
|   REG[13]   |   Value=47   |   Status=valid   |
|   REG[14]   |   Value=100   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1376
--------------------------------
Writeback      : 0080 add R7, R4, R10
Memory 4       : 0084 st R14, R7
Memory 3       : 0088 add R6, R6, #1
Memory 2       : 0092 add R5, R5, #1
Memory 1       : 0096 set R7, #0
Exb 2          : 0100 bez R7, #0036
EXa            : 0036 sub R7, R6, R1
Decode         : 0040 bgez R7, #0028
Fetch          : 0044 mul R7, R6, #4
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=46   |   Status=writing   |
|   REG[ 6]   |   Value=46   |   Status=writing   |
|   REG[ 7]   |   Value=16384   |   Status=writing   |
|   REG[ 8]   |   Value=2300   |   Status=valid   |
|   REG[ 9]   |   Value=9200   |   Status=valid   |
|   REG[10]   |   Value=9384   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=53   |   Status=valid   |
|   REG[13]   |   Value=47   |   Status=valid   |
|   REG[14]   |   Value=100   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1377
--------------------------------
Writeback      : 0084 st R14, R7
Memory 4       : 0088 add R6, R6, #1
Memory 3       : 0092 add R5, R5, #1
Memory 2       : 0096 set R7, #0
Memory 1       : 0100 bez R7, #0036
Exb 1          : 0036 sub R7, R6, R1
EXa            : 0040 bgez R7, #0028
Fetch          : 0044 mul R7, R6, #4
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=46   |   Status=writing   |
|   REG[ 6]   |   Value=46   |   Status=writing   |
|   REG[ 7]   |   Value=16384   |   Status=writing   |
|   REG[ 8]   |   Value=2300   |   Status=valid   |
|   REG[ 9]   |   Value=9200   |   Status=valid   |
|   REG[10]   |   Value=9384   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=53   |   Status=valid   |
|   REG[13]   |   Value=47   |   Status=valid   |
|   REG[14]   |   Value=100   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1378
--------------------------------
Writeback      : 0088 add R6, R6, #1
Memory 4       : 0092 add R5, R5, #1
Memory 3       : 0096 set R7, #0
Memory 2       : 0100 bez R7, #0036
Exb 2          : 0036 sub R7, R6, R1
Exb 1          : 0040 bgez R7, #0028
Decode         : 0044 mul R7, R6, #4
Fetch          : 0048 mul R8, R5, R1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=46   |   Status=writing   |
|   REG[ 6]   |   Value=47   |   Status=valid   |
|   REG[ 7]   |   Value=16384   |   Status=writing   |
|   REG[ 8]   |   Value=2300   |   Status=valid   |
|   REG[ 9]   |   Value=9200   |   Status=valid   |
|   REG[10]   |   Value=9384   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=53   |   Status=valid   |
|   REG[13]   |   Value=47   |   Status=valid   |
|   REG[14]   |   Value=100   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1379
--------------------------------
Writeback      : 0092 add R5, R5, #1
Memory 4       : 0096 set R7, #0
Memory 3       : 0100 bez R7, #0036
Memory 1       : 0036 sub R7, R6, R1
Exb 2          : 0040 bgez R7, #0028
EXa            : 0044 mul R7, R6, #4
Decode         : 0048 mul R8, R5, R1
Fetch          : 0052 mul R9, R8, #4
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=47   |   Status=valid   |
|   REG[ 6]   |   Value=47   |   Status=valid   |
|   REG[ 7]   |   Value=16384   |   Status=writing   |
|   REG[ 8]   |   Value=2300   |   Status=writing   |
|   REG[ 9]   |   Value=9200   |   Status=valid   |
|   REG[10]   |   Value=9384   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=53   |   Status=valid   |
|   REG[13]   |   Value=47   |   Status=valid   |
|   REG[14]   |   Value=100   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1380
--------------------------------
Writeback      : 0096 set R7, #0
Memory 4       : 0100 bez R7, #0036
Memory 2       : 0036 sub R7, R6, R1
Memory 1       : 0040 bgez R7, #0028
Exb 1          : 0044 mul R7, R6, #4
EXa            : 0048 mul R8, R5, R1
Decode         : 0052 mul R9, R8, #4
Fetch          : 0056 add R10, R7, R9
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=47   |   Status=valid   |
|   REG[ 6]   |   Value=47   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=2300   |   Status=writing   |
|   REG[ 9]   |   Value=9200   |   Status=valid   |
|   REG[10]   |   Value=9384   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=53   |   Status=valid   |
|   REG[13]   |   Value=47   |   Status=valid   |
|   REG[14]   |   Value=100   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1381
--------------------------------
Writeback      : 0100 bez R7, #0036
Memory 3       : 0036 sub R7, R6, R1
Memory 2       : 0040 bgez R7, #0028
Exb 2          : 0044 mul R7, R6, #4
Exb 1          : 0048 mul R8, R5, R1
Decode         : 0052 mul R9, R8, #4
Fetch          : 0056 add R10, R7, R9
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=47   |   Status=valid   |
|   REG[ 6]   |   Value=47   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=2300   |   Status=writing   |
|   REG[ 9]   |   Value=9200   |   Status=valid   |
|   REG[10]   |   Value=9384   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=53   |   Status=valid   |
|   REG[13]   |   Value=47   |   Status=valid   |
|   REG[14]   |   Value=100   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1382
--------------------------------
Memory 4       : 0036 sub R7, R6, R1
Memory 3       : 0040 bgez R7, #0028
Memory 1       : 0044 mul R7, R6, #4
Exb 2          : 0048 mul R8, R5, R1
Decode         : 0052 mul R9, R8, #4
Fetch          : 0056 add R10, R7, R9
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=47   |   Status=valid   |
|   REG[ 6]   |   Value=47   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=2300   |   Status=writing   |
|   REG[ 9]   |   Value=9200   |   Status=writing   |
|   REG[10]   |   Value=9384   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=53   |   Status=valid   |
|   REG[13]   |   Value=47   |   Status=valid   |
|   REG[14]   |   Value=100   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1383
--------------------------------
Writeback      : 0036 sub R7, R6, R1
Memory 4       : 0040 bgez R7, #0028
Memory 2       : 0044 mul R7, R6, #4
Memory 1       : 0048 mul R8, R5, R1
EXa            : 0052 mul R9, R8, #4
Decode         : 0056 add R10, R7, R9
Fetch          : 0060 add R7, R2, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=47   |   Status=valid   |
|   REG[ 6]   |   Value=47   |   Status=valid   |
|   REG[ 7]   |   Value=-3   |   Status=writing   |
|   REG[ 8]   |   Value=2300   |   Status=writing   |
|   REG[ 9]   |   Value=9200   |   Status=writing   |
|   REG[10]   |   Value=9384   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=53   |   Status=valid   |
|   REG[13]   |   Value=47   |   Status=valid   |
|   REG[14]   |   Value=100   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1384
--------------------------------
Writeback      : 0040 bgez R7, #0028
Memory 3       : 0044 mul R7, R6, #4
Memory 2       : 0048 mul R8, R5, R1
Exb 1          : 0052 mul R9, R8, #4
Decode         : 0056 add R10, R7, R9
Fetch          : 0060 add R7, R2, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=47   |   Status=valid   |
|   REG[ 6]   |   Value=47   |   Status=valid   |
|   REG[ 7]   |   Value=-3   |   Status=writing   |
|   REG[ 8]   |   Value=2300   |   Status=writing   |
|   REG[ 9]   |   Value=9200   |   Status=writing   |
|   REG[10]   |   Value=9384   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=53   |   Status=valid   |
|   REG[13]   |   Value=47   |   Status=valid   |
|   REG[14]   |   Value=100   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1385
--------------------------------
Memory 4       : 0044 mul R7, R6, #4
Memory 3       : 0048 mul R8, R5, R1
Exb 2          : 0052 mul R9, R8, #4
Decode         : 0056 add R10, R7, R9
Fetch          : 0060 add R7, R2, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=47   |   Status=valid   |
|   REG[ 6]   |   Value=47   |   Status=valid   |
|   REG[ 7]   |   Value=-3   |   Status=writing   |
|   REG[ 8]   |   Value=2300   |   Status=writing   |
|   REG[ 9]   |   Value=9200   |   Status=writing   |
|   REG[10]   |   Value=9384   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=53   |   Status=valid   |
|   REG[13]   |   Value=47   |   Status=valid   |
|   REG[14]   |   Value=100   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1386
--------------------------------
Writeback      : 0044 mul R7, R6, #4
Memory 4       : 0048 mul R8, R5, R1
Memory 1       : 0052 mul R9, R8, #4
EXa            : 0056 add R10, R7, R9
Decode         : 0060 add R7, R2, R10
Fetch          : 0064 ld R12, R7
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=47   |   Status=valid   |
|   REG[ 6]   |   Value=47   |   Status=valid   |
|   REG[ 7]   |   Value=188   |   Status=writing   |
|   REG[ 8]   |   Value=2300   |   Status=writing   |
|   REG[ 9]   |   Value=9200   |   Status=writing   |
|   REG[10]   |   Value=9384   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=53   |   Status=valid   |
|   REG[13]   |   Value=47   |   Status=valid   |
|   REG[14]   |   Value=100   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1387
--------------------------------
Writeback      : 0048 mul R8, R5, R1
Memory 2       : 0052 mul R9, R8, #4
Exb 1          : 0056 add R10, R7, R9
EXa            : 0060 add R7, R2, R10
Decode         : 0064 ld R12, R7
Fetch          : 0068 add R7, R3, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=47   |   Status=valid   |
|   REG[ 6]   |   Value=47   |   Status=valid   |
|   REG[ 7]   |   Value=188   |   Status=writing   |
|   REG[ 8]   |   Value=2350   |   Status=valid   |
|   REG[ 9]   |   Value=9200   |   Status=writing   |
|   REG[10]   |   Value=9384   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=53   |   Status=writing   |
|   REG[13]   |   Value=47   |   Status=valid   |
|   REG[14]   |   Value=100   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1388
--------------------------------
Memory 3       : 0052 mul R9, R8, #4
Exb 2          : 0056 add R10, R7, R9
Exb 1          : 0060 add R7, R2, R10
EXa            : 0064 ld R12, R7
Decode         : 0068 add R7, R3, R10
Fetch          : 0072 ld R13, R7
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=47   |   Status=valid   |
|   REG[ 6]   |   Value=47   |   Status=valid   |
|   REG[ 7]   |   Value=188   |   Status=writing   |
|   REG[ 8]   |   Value=2350   |   Status=valid   |
|   REG[ 9]   |   Value=9200   |   Status=writing   |
|   REG[10]   |   Value=9384   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=53   |   Status=writing   |
|   REG[13]   |   Value=47   |   Status=valid   |
|   REG[14]   |   Value=100   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1389
--------------------------------
Memory 4       : 0052 mul R9, R8, #4
Memory 1       : 0056 add R10, R7, R9
Exb 2          : 0060 add R7, R2, R10
Exb 1          : 0064 ld R12, R7
EXa            : 0068 add R7, R3, R10
Decode         : 0072 ld R13, R7
Fetch          : 0076 add R14, R12, R13
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=47   |   Status=valid   |
|   REG[ 6]   |   Value=47   |   Status=valid   |
|   REG[ 7]   |   Value=188   |   Status=writing   |
|   REG[ 8]   |   Value=2350   |   Status=valid   |
|   REG[ 9]   |   Value=9200   |   Status=writing   |
|   REG[10]   |   Value=9384   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=53   |   Status=writing   |
|   REG[13]   |   Value=47   |   Status=writing   |
|   REG[14]   |   Value=100   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1390
--------------------------------
Writeback      : 0052 mul R9, R8, #4
Memory 2       : 0056 add R10, R7, R9
Memory 1       : 0060 add R7, R2, R10
Exb 2          : 0064 ld R12, R7
Exb 1          : 0068 add R7, R3, R10
EXa            : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=47   |   Status=valid   |
|   REG[ 6]   |   Value=47   |   Status=valid   |
|   REG[ 7]   |   Value=188   |   Status=writing   |
|   REG[ 8]   |   Value=2350   |   Status=valid   |
|   REG[ 9]   |   Value=9400   |   Status=valid   |
|   REG[10]   |   Value=9384   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=53   |   Status=writing   |
|   REG[13]   |   Value=47   |   Status=writing   |
|   REG[14]   |   Value=100   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1391
--------------------------------
Memory 3       : 0056 add R10, R7, R9
Memory 2       : 0060 add R7, R2, R10
Memory 1       : 0064 ld R12, R7
Exb 2          : 0068 add R7, R3, R10
Exb 1          : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=47   |   Status=valid   |
|   REG[ 6]   |   Value=47   |   Status=valid   |
|   REG[ 7]   |   Value=188   |   Status=writing   |
|   REG[ 8]   |   Value=2350   |   Status=valid   |
|   REG[ 9]   |   Value=9400   |   Status=valid   |
|   REG[10]   |   Value=9384   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=53   |   Status=writing   |
|   REG[13]   |   Value=47   |   Status=writing   |
|   REG[14]   |   Value=100   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1392
--------------------------------
Memory 4       : 0056 add R10, R7, R9
Memory 3       : 0060 add R7, R2, R10
Memory 2       : 0064 ld R12, R7
Memory 1       : 0068 add R7, R3, R10
Exb 2          : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=47   |   Status=valid   |
|   REG[ 6]   |   Value=47   |   Status=valid   |
|   REG[ 7]   |   Value=188   |   Status=writing   |
|   REG[ 8]   |   Value=2350   |   Status=valid   |
|   REG[ 9]   |   Value=9400   |   Status=valid   |
|   REG[10]   |   Value=9384   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=53   |   Status=writing   |
|   REG[13]   |   Value=47   |   Status=writing   |
|   REG[14]   |   Value=100   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1393
--------------------------------
Writeback      : 0056 add R10, R7, R9
Memory 4       : 0060 add R7, R2, R10
Memory 3       : 0064 ld R12, R7
Memory 2       : 0068 add R7, R3, R10
Memory 1       : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=47   |   Status=valid   |
|   REG[ 6]   |   Value=47   |   Status=valid   |
|   REG[ 7]   |   Value=188   |   Status=writing   |
|   REG[ 8]   |   Value=2350   |   Status=valid   |
|   REG[ 9]   |   Value=9400   |   Status=valid   |
|   REG[10]   |   Value=9588   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=53   |   Status=writing   |
|   REG[13]   |   Value=47   |   Status=writing   |
|   REG[14]   |   Value=100   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1394
--------------------------------
Writeback      : 0060 add R7, R2, R10
Memory 4       : 0064 ld R12, R7
Memory 3       : 0068 add R7, R3, R10
Memory 2       : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=47   |   Status=valid   |
|   REG[ 6]   |   Value=47   |   Status=valid   |
|   REG[ 7]   |   Value=10588   |   Status=writing   |
|   REG[ 8]   |   Value=2350   |   Status=valid   |
|   REG[ 9]   |   Value=9400   |   Status=valid   |
|   REG[10]   |   Value=9588   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=53   |   Status=writing   |
|   REG[13]   |   Value=47   |   Status=writing   |
|   REG[14]   |   Value=100   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1395
--------------------------------
Writeback      : 0064 ld R12, R7
Memory 4       : 0068 add R7, R3, R10
Memory 3       : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=47   |   Status=valid   |
|   REG[ 6]   |   Value=47   |   Status=valid   |
|   REG[ 7]   |   Value=10588   |   Status=writing   |
|   REG[ 8]   |   Value=2350   |   Status=valid   |
|   REG[ 9]   |   Value=9400   |   Status=valid   |
|   REG[10]   |   Value=9588   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=46   |   Status=valid   |
|   REG[13]   |   Value=47   |   Status=writing   |
|   REG[14]   |   Value=100   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1396
--------------------------------
Writeback      : 0068 add R7, R3, R10
Memory 4       : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=47   |   Status=valid   |
|   REG[ 6]   |   Value=47   |   Status=valid   |
|   REG[ 7]   |   Value=13588   |   Status=valid   |
|   REG[ 8]   |   Value=2350   |   Status=valid   |
|   REG[ 9]   |   Value=9400   |   Status=valid   |
|   REG[10]   |   Value=9588   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=46   |   Status=valid   |
|   REG[13]   |   Value=47   |   Status=writing   |
|   REG[14]   |   Value=100   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1397
--------------------------------
Writeback      : 0072 ld R13, R7
EXa            : 0076 add R14, R12, R13
Decode         : 0080 add R7, R4, R10
Fetch          : 0084 st R14, R7
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=47   |   Status=valid   |
|   REG[ 6]   |   Value=47   |   Status=valid   |
|   REG[ 7]   |   Value=13588   |   Status=writing   |
|   REG[ 8]   |   Value=2350   |   Status=valid   |
|   REG[ 9]   |   Value=9400   |   Status=valid   |
|   REG[10]   |   Value=9588   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=46   |   Status=valid   |
|   REG[13]   |   Value=89   |   Status=valid   |
|   REG[14]   |   Value=100   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1398
--------------------------------
Exb 1          : 0076 add R14, R12, R13
EXa            : 0080 add R7, R4, R10
Decode         : 0084 st R14, R7
Fetch          : 0088 add R6, R6, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=47   |   Status=valid   |
|   REG[ 6]   |   Value=47   |   Status=valid   |
|   REG[ 7]   |   Value=13588   |   Status=writing   |
|   REG[ 8]   |   Value=2350   |   Status=valid   |
|   REG[ 9]   |   Value=9400   |   Status=valid   |
|   REG[10]   |   Value=9588   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=46   |   Status=valid   |
|   REG[13]   |   Value=89   |   Status=valid   |
|   REG[14]   |   Value=100   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1399
--------------------------------
Exb 2          : 0076 add R14, R12, R13
Exb 1          : 0080 add R7, R4, R10
EXa            : 0084 st R14, R7
Decode         : 0088 add R6, R6, #1
Fetch          : 0092 add R5, R5, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=47   |   Status=valid   |
|   REG[ 6]   |   Value=47   |   Status=writing   |
|   REG[ 7]   |   Value=13588   |   Status=writing   |
|   REG[ 8]   |   Value=2350   |   Status=valid   |
|   REG[ 9]   |   Value=9400   |   Status=valid   |
|   REG[10]   |   Value=9588   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=46   |   Status=valid   |
|   REG[13]   |   Value=89   |   Status=valid   |
|   REG[14]   |   Value=100   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1400
--------------------------------
Memory 1       : 0076 add R14, R12, R13
Exb 2          : 0080 add R7, R4, R10
Exb 1          : 0084 st R14, R7
EXa            : 0088 add R6, R6, #1
Decode         : 0092 add R5, R5, #1
Fetch          : 0096 set R7, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=47   |   Status=writing   |
|   REG[ 6]   |   Value=47   |   Status=writing   |
|   REG[ 7]   |   Value=13588   |   Status=writing   |
|   REG[ 8]   |   Value=2350   |   Status=valid   |
|   REG[ 9]   |   Value=9400   |   Status=valid   |
|   REG[10]   |   Value=9588   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=46   |   Status=valid   |
|   REG[13]   |   Value=89   |   Status=valid   |
|   REG[14]   |   Value=100   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1401
--------------------------------
Memory 2       : 0076 add R14, R12, R13
Memory 1       : 0080 add R7, R4, R10
Exb 2          : 0084 st R14, R7
Exb 1          : 0088 add R6, R6, #1
EXa            : 0092 add R5, R5, #1
Decode         : 0096 set R7, #0
Fetch          : 0100 bez R7, #0036
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=47   |   Status=writing   |
|   REG[ 6]   |   Value=47   |   Status=writing   |
|   REG[ 7]   |   Value=13588   |   Status=writing   |
|   REG[ 8]   |   Value=2350   |   Status=valid   |
|   REG[ 9]   |   Value=9400   |   Status=valid   |
|   REG[10]   |   Value=9588   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=46   |   Status=valid   |
|   REG[13]   |   Value=89   |   Status=valid   |
|   REG[14]   |   Value=100   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1402
--------------------------------
Memory 3       : 0076 add R14, R12, R13
Memory 2       : 0080 add R7, R4, R10
Memory 1       : 0084 st R14, R7
Exb 2          : 0088 add R6, R6, #1
Exb 1          : 0092 add R5, R5, #1
EXa            : 0096 set R7, #0
Decode         : 0100 bez R7, #0036
Fetch          : 0104 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=47   |   Status=writing   |
|   REG[ 6]   |   Value=47   |   Status=writing   |
|   REG[ 7]   |   Value=13588   |   Status=writing   |
|   REG[ 8]   |   Value=2350   |   Status=valid   |
|   REG[ 9]   |   Value=9400   |   Status=valid   |
|   REG[10]   |   Value=9588   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=46   |   Status=valid   |
|   REG[13]   |   Value=89   |   Status=valid   |
|   REG[14]   |   Value=100   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1403
--------------------------------
Memory 4       : 0076 add R14, R12, R13
Memory 3       : 0080 add R7, R4, R10
Memory 2       : 0084 st R14, R7
Memory 1       : 0088 add R6, R6, #1
Exb 2          : 0092 add R5, R5, #1
Exb 1          : 0096 set R7, #0
EXa            : 0100 bez R7, #0036
Fetch          : 0036 sub R7, R6, R1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=47   |   Status=writing   |
|   REG[ 6]   |   Value=47   |   Status=writing   |
|   REG[ 7]   |   Value=13588   |   Status=writing   |
|   REG[ 8]   |   Value=2350   |   Status=valid   |
|   REG[ 9]   |   Value=9400   |   Status=valid   |
|   REG[10]   |   Value=9588   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=46   |   Status=valid   |
|   REG[13]   |   Value=89   |   Status=valid   |
|   REG[14]   |   Value=100   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1404
--------------------------------
Writeback      : 0076 add R14, R12, R13
Memory 4       : 0080 add R7, R4, R10
Memory 3       : 0084 st R14, R7
Memory 2       : 0088 add R6, R6, #1
Memory 1       : 0092 add R5, R5, #1
Exb 2          : 0096 set R7, #0
Exb 1          : 0100 bez R7, #0036
Decode         : 0036 sub R7, R6, R1
Fetch          : 0040 bgez R7, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=47   |   Status=writing   |
|   REG[ 6]   |   Value=47   |   Status=writing   |
|   REG[ 7]   |   Value=13588   |   Status=writing   |
|   REG[ 8]   |   Value=2350   |   Status=valid   |
|   REG[ 9]   |   Value=9400   |   Status=valid   |
|   REG[10]   |   Value=9588   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=46   |   Status=valid   |
|   REG[13]   |   Value=89   |   Status=valid   |
|   REG[14]   |   Value=135   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1405
--------------------------------
Writeback      : 0080 add R7, R4, R10
Memory 4       : 0084 st R14, R7
Memory 3       : 0088 add R6, R6, #1
Memory 2       : 0092 add R5, R5, #1
Memory 1       : 0096 set R7, #0
Exb 2          : 0100 bez R7, #0036
EXa            : 0036 sub R7, R6, R1
Decode         : 0040 bgez R7, #0028
Fetch          : 0044 mul R7, R6, #4
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=47   |   Status=writing   |
|   REG[ 6]   |   Value=47   |   Status=writing   |
|   REG[ 7]   |   Value=16588   |   Status=writing   |
|   REG[ 8]   |   Value=2350   |   Status=valid   |
|   REG[ 9]   |   Value=9400   |   Status=valid   |
|   REG[10]   |   Value=9588   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=46   |   Status=valid   |
|   REG[13]   |   Value=89   |   Status=valid   |
|   REG[14]   |   Value=135   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1406
--------------------------------
Writeback      : 0084 st R14, R7
Memory 4       : 0088 add R6, R6, #1
Memory 3       : 0092 add R5, R5, #1
Memory 2       : 0096 set R7, #0
Memory 1       : 0100 bez R7, #0036
Exb 1          : 0036 sub R7, R6, R1
EXa            : 0040 bgez R7, #0028
Fetch          : 0044 mul R7, R6, #4
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=47   |   Status=writing   |
|   REG[ 6]   |   Value=47   |   Status=writing   |
|   REG[ 7]   |   Value=16588   |   Status=writing   |
|   REG[ 8]   |   Value=2350   |   Status=valid   |
|   REG[ 9]   |   Value=9400   |   Status=valid   |
|   REG[10]   |   Value=9588   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=46   |   Status=valid   |
|   REG[13]   |   Value=89   |   Status=valid   |
|   REG[14]   |   Value=135   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1407
--------------------------------
Writeback      : 0088 add R6, R6, #1
Memory 4       : 0092 add R5, R5, #1
Memory 3       : 0096 set R7, #0
Memory 2       : 0100 bez R7, #0036
Exb 2          : 0036 sub R7, R6, R1
Exb 1          : 0040 bgez R7, #0028
Decode         : 0044 mul R7, R6, #4
Fetch          : 0048 mul R8, R5, R1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=47   |   Status=writing   |
|   REG[ 6]   |   Value=48   |   Status=valid   |
|   REG[ 7]   |   Value=16588   |   Status=writing   |
|   REG[ 8]   |   Value=2350   |   Status=valid   |
|   REG[ 9]   |   Value=9400   |   Status=valid   |
|   REG[10]   |   Value=9588   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=46   |   Status=valid   |
|   REG[13]   |   Value=89   |   Status=valid   |
|   REG[14]   |   Value=135   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1408
--------------------------------
Writeback      : 0092 add R5, R5, #1
Memory 4       : 0096 set R7, #0
Memory 3       : 0100 bez R7, #0036
Memory 1       : 0036 sub R7, R6, R1
Exb 2          : 0040 bgez R7, #0028
EXa            : 0044 mul R7, R6, #4
Decode         : 0048 mul R8, R5, R1
Fetch          : 0052 mul R9, R8, #4
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=48   |   Status=valid   |
|   REG[ 6]   |   Value=48   |   Status=valid   |
|   REG[ 7]   |   Value=16588   |   Status=writing   |
|   REG[ 8]   |   Value=2350   |   Status=writing   |
|   REG[ 9]   |   Value=9400   |   Status=valid   |
|   REG[10]   |   Value=9588   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=46   |   Status=valid   |
|   REG[13]   |   Value=89   |   Status=valid   |
|   REG[14]   |   Value=135   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1409
--------------------------------
Writeback      : 0096 set R7, #0
Memory 4       : 0100 bez R7, #0036
Memory 2       : 0036 sub R7, R6, R1
Memory 1       : 0040 bgez R7, #0028
Exb 1          : 0044 mul R7, R6, #4
EXa            : 0048 mul R8, R5, R1
Decode         : 0052 mul R9, R8, #4
Fetch          : 0056 add R10, R7, R9
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=48   |   Status=valid   |
|   REG[ 6]   |   Value=48   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=2350   |   Status=writing   |
|   REG[ 9]   |   Value=9400   |   Status=valid   |
|   REG[10]   |   Value=9588   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=46   |   Status=valid   |
|   REG[13]   |   Value=89   |   Status=valid   |
|   REG[14]   |   Value=135   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1410
--------------------------------
Writeback      : 0100 bez R7, #0036
Memory 3       : 0036 sub R7, R6, R1
Memory 2       : 0040 bgez R7, #0028
Exb 2          : 0044 mul R7, R6, #4
Exb 1          : 0048 mul R8, R5, R1
Decode         : 0052 mul R9, R8, #4
Fetch          : 0056 add R10, R7, R9
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=48   |   Status=valid   |
|   REG[ 6]   |   Value=48   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=2350   |   Status=writing   |
|   REG[ 9]   |   Value=9400   |   Status=valid   |
|   REG[10]   |   Value=9588   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=46   |   Status=valid   |
|   REG[13]   |   Value=89   |   Status=valid   |
|   REG[14]   |   Value=135   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1411
--------------------------------
Memory 4       : 0036 sub R7, R6, R1
Memory 3       : 0040 bgez R7, #0028
Memory 1       : 0044 mul R7, R6, #4
Exb 2          : 0048 mul R8, R5, R1
Decode         : 0052 mul R9, R8, #4
Fetch          : 0056 add R10, R7, R9
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=48   |   Status=valid   |
|   REG[ 6]   |   Value=48   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=2350   |   Status=writing   |
|   REG[ 9]   |   Value=9400   |   Status=writing   |
|   REG[10]   |   Value=9588   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=46   |   Status=valid   |
|   REG[13]   |   Value=89   |   Status=valid   |
|   REG[14]   |   Value=135   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1412
--------------------------------
Writeback      : 0036 sub R7, R6, R1
Memory 4       : 0040 bgez R7, #0028
Memory 2       : 0044 mul R7, R6, #4
Memory 1       : 0048 mul R8, R5, R1
EXa            : 0052 mul R9, R8, #4
Decode         : 0056 add R10, R7, R9
Fetch          : 0060 add R7, R2, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=48   |   Status=valid   |
|   REG[ 6]   |   Value=48   |   Status=valid   |
|   REG[ 7]   |   Value=-2   |   Status=writing   |
|   REG[ 8]   |   Value=2350   |   Status=writing   |
|   REG[ 9]   |   Value=9400   |   Status=writing   |
|   REG[10]   |   Value=9588   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=46   |   Status=valid   |
|   REG[13]   |   Value=89   |   Status=valid   |
|   REG[14]   |   Value=135   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1413
--------------------------------
Writeback      : 0040 bgez R7, #0028
Memory 3       : 0044 mul R7, R6, #4
Memory 2       : 0048 mul R8, R5, R1
Exb 1          : 0052 mul R9, R8, #4
Decode         : 0056 add R10, R7, R9
Fetch          : 0060 add R7, R2, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=48   |   Status=valid   |
|   REG[ 6]   |   Value=48   |   Status=valid   |
|   REG[ 7]   |   Value=-2   |   Status=writing   |
|   REG[ 8]   |   Value=2350   |   Status=writing   |
|   REG[ 9]   |   Value=9400   |   Status=writing   |
|   REG[10]   |   Value=9588   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=46   |   Status=valid   |
|   REG[13]   |   Value=89   |   Status=valid   |
|   REG[14]   |   Value=135   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1414
--------------------------------
Memory 4       : 0044 mul R7, R6, #4
Memory 3       : 0048 mul R8, R5, R1
Exb 2          : 0052 mul R9, R8, #4
Decode         : 0056 add R10, R7, R9
Fetch          : 0060 add R7, R2, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=48   |   Status=valid   |
|   REG[ 6]   |   Value=48   |   Status=valid   |
|   REG[ 7]   |   Value=-2   |   Status=writing   |
|   REG[ 8]   |   Value=2350   |   Status=writing   |
|   REG[ 9]   |   Value=9400   |   Status=writing   |
|   REG[10]   |   Value=9588   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=46   |   Status=valid   |
|   REG[13]   |   Value=89   |   Status=valid   |
|   REG[14]   |   Value=135   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1415
--------------------------------
Writeback      : 0044 mul R7, R6, #4
Memory 4       : 0048 mul R8, R5, R1
Memory 1       : 0052 mul R9, R8, #4
EXa            : 0056 add R10, R7, R9
Decode         : 0060 add R7, R2, R10
Fetch          : 0064 ld R12, R7
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=48   |   Status=valid   |
|   REG[ 6]   |   Value=48   |   Status=valid   |
|   REG[ 7]   |   Value=192   |   Status=writing   |
|   REG[ 8]   |   Value=2350   |   Status=writing   |
|   REG[ 9]   |   Value=9400   |   Status=writing   |
|   REG[10]   |   Value=9588   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=46   |   Status=valid   |
|   REG[13]   |   Value=89   |   Status=valid   |
|   REG[14]   |   Value=135   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1416
--------------------------------
Writeback      : 0048 mul R8, R5, R1
Memory 2       : 0052 mul R9, R8, #4
Exb 1          : 0056 add R10, R7, R9
EXa            : 0060 add R7, R2, R10
Decode         : 0064 ld R12, R7
Fetch          : 0068 add R7, R3, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=48   |   Status=valid   |
|   REG[ 6]   |   Value=48   |   Status=valid   |
|   REG[ 7]   |   Value=192   |   Status=writing   |
|   REG[ 8]   |   Value=2400   |   Status=valid   |
|   REG[ 9]   |   Value=9400   |   Status=writing   |
|   REG[10]   |   Value=9588   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=46   |   Status=writing   |
|   REG[13]   |   Value=89   |   Status=valid   |
|   REG[14]   |   Value=135   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1417
--------------------------------
Memory 3       : 0052 mul R9, R8, #4
Exb 2          : 0056 add R10, R7, R9
Exb 1          : 0060 add R7, R2, R10
EXa            : 0064 ld R12, R7
Decode         : 0068 add R7, R3, R10
Fetch          : 0072 ld R13, R7
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=48   |   Status=valid   |
|   REG[ 6]   |   Value=48   |   Status=valid   |
|   REG[ 7]   |   Value=192   |   Status=writing   |
|   REG[ 8]   |   Value=2400   |   Status=valid   |
|   REG[ 9]   |   Value=9400   |   Status=writing   |
|   REG[10]   |   Value=9588   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=46   |   Status=writing   |
|   REG[13]   |   Value=89   |   Status=valid   |
|   REG[14]   |   Value=135   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1418
--------------------------------
Memory 4       : 0052 mul R9, R8, #4
Memory 1       : 0056 add R10, R7, R9
Exb 2          : 0060 add R7, R2, R10
Exb 1          : 0064 ld R12, R7
EXa            : 0068 add R7, R3, R10
Decode         : 0072 ld R13, R7
Fetch          : 0076 add R14, R12, R13
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=48   |   Status=valid   |
|   REG[ 6]   |   Value=48   |   Status=valid   |
|   REG[ 7]   |   Value=192   |   Status=writing   |
|   REG[ 8]   |   Value=2400   |   Status=valid   |
|   REG[ 9]   |   Value=9400   |   Status=writing   |
|   REG[10]   |   Value=9588   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=46   |   Status=writing   |
|   REG[13]   |   Value=89   |   Status=writing   |
|   REG[14]   |   Value=135   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1419
--------------------------------
Writeback      : 0052 mul R9, R8, #4
Memory 2       : 0056 add R10, R7, R9
Memory 1       : 0060 add R7, R2, R10
Exb 2          : 0064 ld R12, R7
Exb 1          : 0068 add R7, R3, R10
EXa            : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=48   |   Status=valid   |
|   REG[ 6]   |   Value=48   |   Status=valid   |
|   REG[ 7]   |   Value=192   |   Status=writing   |
|   REG[ 8]   |   Value=2400   |   Status=valid   |
|   REG[ 9]   |   Value=9600   |   Status=valid   |
|   REG[10]   |   Value=9588   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=46   |   Status=writing   |
|   REG[13]   |   Value=89   |   Status=writing   |
|   REG[14]   |   Value=135   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1420
--------------------------------
Memory 3       : 0056 add R10, R7, R9
Memory 2       : 0060 add R7, R2, R10
Memory 1       : 0064 ld R12, R7
Exb 2          : 0068 add R7, R3, R10
Exb 1          : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=48   |   Status=valid   |
|   REG[ 6]   |   Value=48   |   Status=valid   |
|   REG[ 7]   |   Value=192   |   Status=writing   |
|   REG[ 8]   |   Value=2400   |   Status=valid   |
|   REG[ 9]   |   Value=9600   |   Status=valid   |
|   REG[10]   |   Value=9588   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=46   |   Status=writing   |
|   REG[13]   |   Value=89   |   Status=writing   |
|   REG[14]   |   Value=135   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1421
--------------------------------
Memory 4       : 0056 add R10, R7, R9
Memory 3       : 0060 add R7, R2, R10
Memory 2       : 0064 ld R12, R7
Memory 1       : 0068 add R7, R3, R10
Exb 2          : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=48   |   Status=valid   |
|   REG[ 6]   |   Value=48   |   Status=valid   |
|   REG[ 7]   |   Value=192   |   Status=writing   |
|   REG[ 8]   |   Value=2400   |   Status=valid   |
|   REG[ 9]   |   Value=9600   |   Status=valid   |
|   REG[10]   |   Value=9588   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=46   |   Status=writing   |
|   REG[13]   |   Value=89   |   Status=writing   |
|   REG[14]   |   Value=135   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1422
--------------------------------
Writeback      : 0056 add R10, R7, R9
Memory 4       : 0060 add R7, R2, R10
Memory 3       : 0064 ld R12, R7
Memory 2       : 0068 add R7, R3, R10
Memory 1       : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=48   |   Status=valid   |
|   REG[ 6]   |   Value=48   |   Status=valid   |
|   REG[ 7]   |   Value=192   |   Status=writing   |
|   REG[ 8]   |   Value=2400   |   Status=valid   |
|   REG[ 9]   |   Value=9600   |   Status=valid   |
|   REG[10]   |   Value=9792   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=46   |   Status=writing   |
|   REG[13]   |   Value=89   |   Status=writing   |
|   REG[14]   |   Value=135   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1423
--------------------------------
Writeback      : 0060 add R7, R2, R10
Memory 4       : 0064 ld R12, R7
Memory 3       : 0068 add R7, R3, R10
Memory 2       : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=48   |   Status=valid   |
|   REG[ 6]   |   Value=48   |   Status=valid   |
|   REG[ 7]   |   Value=10792   |   Status=writing   |
|   REG[ 8]   |   Value=2400   |   Status=valid   |
|   REG[ 9]   |   Value=9600   |   Status=valid   |
|   REG[10]   |   Value=9792   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=46   |   Status=writing   |
|   REG[13]   |   Value=89   |   Status=writing   |
|   REG[14]   |   Value=135   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1424
--------------------------------
Writeback      : 0064 ld R12, R7
Memory 4       : 0068 add R7, R3, R10
Memory 3       : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=48   |   Status=valid   |
|   REG[ 6]   |   Value=48   |   Status=valid   |
|   REG[ 7]   |   Value=10792   |   Status=writing   |
|   REG[ 8]   |   Value=2400   |   Status=valid   |
|   REG[ 9]   |   Value=9600   |   Status=valid   |
|   REG[10]   |   Value=9792   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=52   |   Status=valid   |
|   REG[13]   |   Value=89   |   Status=writing   |
|   REG[14]   |   Value=135   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1425
--------------------------------
Writeback      : 0068 add R7, R3, R10
Memory 4       : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=48   |   Status=valid   |
|   REG[ 6]   |   Value=48   |   Status=valid   |
|   REG[ 7]   |   Value=13792   |   Status=valid   |
|   REG[ 8]   |   Value=2400   |   Status=valid   |
|   REG[ 9]   |   Value=9600   |   Status=valid   |
|   REG[10]   |   Value=9792   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=52   |   Status=valid   |
|   REG[13]   |   Value=89   |   Status=writing   |
|   REG[14]   |   Value=135   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1426
--------------------------------
Writeback      : 0072 ld R13, R7
EXa            : 0076 add R14, R12, R13
Decode         : 0080 add R7, R4, R10
Fetch          : 0084 st R14, R7
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=48   |   Status=valid   |
|   REG[ 6]   |   Value=48   |   Status=valid   |
|   REG[ 7]   |   Value=13792   |   Status=writing   |
|   REG[ 8]   |   Value=2400   |   Status=valid   |
|   REG[ 9]   |   Value=9600   |   Status=valid   |
|   REG[10]   |   Value=9792   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=52   |   Status=valid   |
|   REG[13]   |   Value=74   |   Status=valid   |
|   REG[14]   |   Value=135   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1427
--------------------------------
Exb 1          : 0076 add R14, R12, R13
EXa            : 0080 add R7, R4, R10
Decode         : 0084 st R14, R7
Fetch          : 0088 add R6, R6, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=48   |   Status=valid   |
|   REG[ 6]   |   Value=48   |   Status=valid   |
|   REG[ 7]   |   Value=13792   |   Status=writing   |
|   REG[ 8]   |   Value=2400   |   Status=valid   |
|   REG[ 9]   |   Value=9600   |   Status=valid   |
|   REG[10]   |   Value=9792   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=52   |   Status=valid   |
|   REG[13]   |   Value=74   |   Status=valid   |
|   REG[14]   |   Value=135   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1428
--------------------------------
Exb 2          : 0076 add R14, R12, R13
Exb 1          : 0080 add R7, R4, R10
EXa            : 0084 st R14, R7
Decode         : 0088 add R6, R6, #1
Fetch          : 0092 add R5, R5, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=48   |   Status=valid   |
|   REG[ 6]   |   Value=48   |   Status=writing   |
|   REG[ 7]   |   Value=13792   |   Status=writing   |
|   REG[ 8]   |   Value=2400   |   Status=valid   |
|   REG[ 9]   |   Value=9600   |   Status=valid   |
|   REG[10]   |   Value=9792   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=52   |   Status=valid   |
|   REG[13]   |   Value=74   |   Status=valid   |
|   REG[14]   |   Value=135   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1429
--------------------------------
Memory 1       : 0076 add R14, R12, R13
Exb 2          : 0080 add R7, R4, R10
Exb 1          : 0084 st R14, R7
EXa            : 0088 add R6, R6, #1
Decode         : 0092 add R5, R5, #1
Fetch          : 0096 set R7, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=48   |   Status=writing   |
|   REG[ 6]   |   Value=48   |   Status=writing   |
|   REG[ 7]   |   Value=13792   |   Status=writing   |
|   REG[ 8]   |   Value=2400   |   Status=valid   |
|   REG[ 9]   |   Value=9600   |   Status=valid   |
|   REG[10]   |   Value=9792   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=52   |   Status=valid   |
|   REG[13]   |   Value=74   |   Status=valid   |
|   REG[14]   |   Value=135   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1430
--------------------------------
Memory 2       : 0076 add R14, R12, R13
Memory 1       : 0080 add R7, R4, R10
Exb 2          : 0084 st R14, R7
Exb 1          : 0088 add R6, R6, #1
EXa            : 0092 add R5, R5, #1
Decode         : 0096 set R7, #0
Fetch          : 0100 bez R7, #0036
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=48   |   Status=writing   |
|   REG[ 6]   |   Value=48   |   Status=writing   |
|   REG[ 7]   |   Value=13792   |   Status=writing   |
|   REG[ 8]   |   Value=2400   |   Status=valid   |
|   REG[ 9]   |   Value=9600   |   Status=valid   |
|   REG[10]   |   Value=9792   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=52   |   Status=valid   |
|   REG[13]   |   Value=74   |   Status=valid   |
|   REG[14]   |   Value=135   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1431
--------------------------------
Memory 3       : 0076 add R14, R12, R13
Memory 2       : 0080 add R7, R4, R10
Memory 1       : 0084 st R14, R7
Exb 2          : 0088 add R6, R6, #1
Exb 1          : 0092 add R5, R5, #1
EXa            : 0096 set R7, #0
Decode         : 0100 bez R7, #0036
Fetch          : 0104 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=48   |   Status=writing   |
|   REG[ 6]   |   Value=48   |   Status=writing   |
|   REG[ 7]   |   Value=13792   |   Status=writing   |
|   REG[ 8]   |   Value=2400   |   Status=valid   |
|   REG[ 9]   |   Value=9600   |   Status=valid   |
|   REG[10]   |   Value=9792   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=52   |   Status=valid   |
|   REG[13]   |   Value=74   |   Status=valid   |
|   REG[14]   |   Value=135   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1432
--------------------------------
Memory 4       : 0076 add R14, R12, R13
Memory 3       : 0080 add R7, R4, R10
Memory 2       : 0084 st R14, R7
Memory 1       : 0088 add R6, R6, #1
Exb 2          : 0092 add R5, R5, #1
Exb 1          : 0096 set R7, #0
EXa            : 0100 bez R7, #0036
Fetch          : 0036 sub R7, R6, R1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=48   |   Status=writing   |
|   REG[ 6]   |   Value=48   |   Status=writing   |
|   REG[ 7]   |   Value=13792   |   Status=writing   |
|   REG[ 8]   |   Value=2400   |   Status=valid   |
|   REG[ 9]   |   Value=9600   |   Status=valid   |
|   REG[10]   |   Value=9792   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=52   |   Status=valid   |
|   REG[13]   |   Value=74   |   Status=valid   |
|   REG[14]   |   Value=135   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1433
--------------------------------
Writeback      : 0076 add R14, R12, R13
Memory 4       : 0080 add R7, R4, R10
Memory 3       : 0084 st R14, R7
Memory 2       : 0088 add R6, R6, #1
Memory 1       : 0092 add R5, R5, #1
Exb 2          : 0096 set R7, #0
Exb 1          : 0100 bez R7, #0036
Decode         : 0036 sub R7, R6, R1
Fetch          : 0040 bgez R7, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=48   |   Status=writing   |
|   REG[ 6]   |   Value=48   |   Status=writing   |
|   REG[ 7]   |   Value=13792   |   Status=writing   |
|   REG[ 8]   |   Value=2400   |   Status=valid   |
|   REG[ 9]   |   Value=9600   |   Status=valid   |
|   REG[10]   |   Value=9792   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=52   |   Status=valid   |
|   REG[13]   |   Value=74   |   Status=valid   |
|   REG[14]   |   Value=126   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1434
--------------------------------
Writeback      : 0080 add R7, R4, R10
Memory 4       : 0084 st R14, R7
Memory 3       : 0088 add R6, R6, #1
Memory 2       : 0092 add R5, R5, #1
Memory 1       : 0096 set R7, #0
Exb 2          : 0100 bez R7, #0036
EXa            : 0036 sub R7, R6, R1
Decode         : 0040 bgez R7, #0028
Fetch          : 0044 mul R7, R6, #4
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=48   |   Status=writing   |
|   REG[ 6]   |   Value=48   |   Status=writing   |
|   REG[ 7]   |   Value=16792   |   Status=writing   |
|   REG[ 8]   |   Value=2400   |   Status=valid   |
|   REG[ 9]   |   Value=9600   |   Status=valid   |
|   REG[10]   |   Value=9792   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=52   |   Status=valid   |
|   REG[13]   |   Value=74   |   Status=valid   |
|   REG[14]   |   Value=126   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1435
--------------------------------
Writeback      : 0084 st R14, R7
Memory 4       : 0088 add R6, R6, #1
Memory 3       : 0092 add R5, R5, #1
Memory 2       : 0096 set R7, #0
Memory 1       : 0100 bez R7, #0036
Exb 1          : 0036 sub R7, R6, R1
EXa            : 0040 bgez R7, #0028
Fetch          : 0044 mul R7, R6, #4
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=48   |   Status=writing   |
|   REG[ 6]   |   Value=48   |   Status=writing   |
|   REG[ 7]   |   Value=16792   |   Status=writing   |
|   REG[ 8]   |   Value=2400   |   Status=valid   |
|   REG[ 9]   |   Value=9600   |   Status=valid   |
|   REG[10]   |   Value=9792   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=52   |   Status=valid   |
|   REG[13]   |   Value=74   |   Status=valid   |
|   REG[14]   |   Value=126   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1436
--------------------------------
Writeback      : 0088 add R6, R6, #1
Memory 4       : 0092 add R5, R5, #1
Memory 3       : 0096 set R7, #0
Memory 2       : 0100 bez R7, #0036
Exb 2          : 0036 sub R7, R6, R1
Exb 1          : 0040 bgez R7, #0028
Decode         : 0044 mul R7, R6, #4
Fetch          : 0048 mul R8, R5, R1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=48   |   Status=writing   |
|   REG[ 6]   |   Value=49   |   Status=valid   |
|   REG[ 7]   |   Value=16792   |   Status=writing   |
|   REG[ 8]   |   Value=2400   |   Status=valid   |
|   REG[ 9]   |   Value=9600   |   Status=valid   |
|   REG[10]   |   Value=9792   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=52   |   Status=valid   |
|   REG[13]   |   Value=74   |   Status=valid   |
|   REG[14]   |   Value=126   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1437
--------------------------------
Writeback      : 0092 add R5, R5, #1
Memory 4       : 0096 set R7, #0
Memory 3       : 0100 bez R7, #0036
Memory 1       : 0036 sub R7, R6, R1
Exb 2          : 0040 bgez R7, #0028
EXa            : 0044 mul R7, R6, #4
Decode         : 0048 mul R8, R5, R1
Fetch          : 0052 mul R9, R8, #4
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=49   |   Status=valid   |
|   REG[ 6]   |   Value=49   |   Status=valid   |
|   REG[ 7]   |   Value=16792   |   Status=writing   |
|   REG[ 8]   |   Value=2400   |   Status=writing   |
|   REG[ 9]   |   Value=9600   |   Status=valid   |
|   REG[10]   |   Value=9792   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=52   |   Status=valid   |
|   REG[13]   |   Value=74   |   Status=valid   |
|   REG[14]   |   Value=126   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1438
--------------------------------
Writeback      : 0096 set R7, #0
Memory 4       : 0100 bez R7, #0036
Memory 2       : 0036 sub R7, R6, R1
Memory 1       : 0040 bgez R7, #0028
Exb 1          : 0044 mul R7, R6, #4
EXa            : 0048 mul R8, R5, R1
Decode         : 0052 mul R9, R8, #4
Fetch          : 0056 add R10, R7, R9
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=49   |   Status=valid   |
|   REG[ 6]   |   Value=49   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=2400   |   Status=writing   |
|   REG[ 9]   |   Value=9600   |   Status=valid   |
|   REG[10]   |   Value=9792   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=52   |   Status=valid   |
|   REG[13]   |   Value=74   |   Status=valid   |
|   REG[14]   |   Value=126   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1439
--------------------------------
Writeback      : 0100 bez R7, #0036
Memory 3       : 0036 sub R7, R6, R1
Memory 2       : 0040 bgez R7, #0028
Exb 2          : 0044 mul R7, R6, #4
Exb 1          : 0048 mul R8, R5, R1
Decode         : 0052 mul R9, R8, #4
Fetch          : 0056 add R10, R7, R9
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=49   |   Status=valid   |
|   REG[ 6]   |   Value=49   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=2400   |   Status=writing   |
|   REG[ 9]   |   Value=9600   |   Status=valid   |
|   REG[10]   |   Value=9792   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=52   |   Status=valid   |
|   REG[13]   |   Value=74   |   Status=valid   |
|   REG[14]   |   Value=126   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1440
--------------------------------
Memory 4       : 0036 sub R7, R6, R1
Memory 3       : 0040 bgez R7, #0028
Memory 1       : 0044 mul R7, R6, #4
Exb 2          : 0048 mul R8, R5, R1
Decode         : 0052 mul R9, R8, #4
Fetch          : 0056 add R10, R7, R9
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=49   |   Status=valid   |
|   REG[ 6]   |   Value=49   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=2400   |   Status=writing   |
|   REG[ 9]   |   Value=9600   |   Status=writing   |
|   REG[10]   |   Value=9792   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=52   |   Status=valid   |
|   REG[13]   |   Value=74   |   Status=valid   |
|   REG[14]   |   Value=126   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1441
--------------------------------
Writeback      : 0036 sub R7, R6, R1
Memory 4       : 0040 bgez R7, #0028
Memory 2       : 0044 mul R7, R6, #4
Memory 1       : 0048 mul R8, R5, R1
EXa            : 0052 mul R9, R8, #4
Decode         : 0056 add R10, R7, R9
Fetch          : 0060 add R7, R2, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=49   |   Status=valid   |
|   REG[ 6]   |   Value=49   |   Status=valid   |
|   REG[ 7]   |   Value=-1   |   Status=writing   |
|   REG[ 8]   |   Value=2400   |   Status=writing   |
|   REG[ 9]   |   Value=9600   |   Status=writing   |
|   REG[10]   |   Value=9792   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=52   |   Status=valid   |
|   REG[13]   |   Value=74   |   Status=valid   |
|   REG[14]   |   Value=126   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1442
--------------------------------
Writeback      : 0040 bgez R7, #0028
Memory 3       : 0044 mul R7, R6, #4
Memory 2       : 0048 mul R8, R5, R1
Exb 1          : 0052 mul R9, R8, #4
Decode         : 0056 add R10, R7, R9
Fetch          : 0060 add R7, R2, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=49   |   Status=valid   |
|   REG[ 6]   |   Value=49   |   Status=valid   |
|   REG[ 7]   |   Value=-1   |   Status=writing   |
|   REG[ 8]   |   Value=2400   |   Status=writing   |
|   REG[ 9]   |   Value=9600   |   Status=writing   |
|   REG[10]   |   Value=9792   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=52   |   Status=valid   |
|   REG[13]   |   Value=74   |   Status=valid   |
|   REG[14]   |   Value=126   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1443
--------------------------------
Memory 4       : 0044 mul R7, R6, #4
Memory 3       : 0048 mul R8, R5, R1
Exb 2          : 0052 mul R9, R8, #4
Decode         : 0056 add R10, R7, R9
Fetch          : 0060 add R7, R2, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=49   |   Status=valid   |
|   REG[ 6]   |   Value=49   |   Status=valid   |
|   REG[ 7]   |   Value=-1   |   Status=writing   |
|   REG[ 8]   |   Value=2400   |   Status=writing   |
|   REG[ 9]   |   Value=9600   |   Status=writing   |
|   REG[10]   |   Value=9792   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=52   |   Status=valid   |
|   REG[13]   |   Value=74   |   Status=valid   |
|   REG[14]   |   Value=126   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1444
--------------------------------
Writeback      : 0044 mul R7, R6, #4
Memory 4       : 0048 mul R8, R5, R1
Memory 1       : 0052 mul R9, R8, #4
EXa            : 0056 add R10, R7, R9
Decode         : 0060 add R7, R2, R10
Fetch          : 0064 ld R12, R7
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=49   |   Status=valid   |
|   REG[ 6]   |   Value=49   |   Status=valid   |
|   REG[ 7]   |   Value=196   |   Status=writing   |
|   REG[ 8]   |   Value=2400   |   Status=writing   |
|   REG[ 9]   |   Value=9600   |   Status=writing   |
|   REG[10]   |   Value=9792   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=52   |   Status=valid   |
|   REG[13]   |   Value=74   |   Status=valid   |
|   REG[14]   |   Value=126   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1445
--------------------------------
Writeback      : 0048 mul R8, R5, R1
Memory 2       : 0052 mul R9, R8, #4
Exb 1          : 0056 add R10, R7, R9
EXa            : 0060 add R7, R2, R10
Decode         : 0064 ld R12, R7
Fetch          : 0068 add R7, R3, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=49   |   Status=valid   |
|   REG[ 6]   |   Value=49   |   Status=valid   |
|   REG[ 7]   |   Value=196   |   Status=writing   |
|   REG[ 8]   |   Value=2450   |   Status=valid   |
|   REG[ 9]   |   Value=9600   |   Status=writing   |
|   REG[10]   |   Value=9792   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=52   |   Status=writing   |
|   REG[13]   |   Value=74   |   Status=valid   |
|   REG[14]   |   Value=126   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1446
--------------------------------
Memory 3       : 0052 mul R9, R8, #4
Exb 2          : 0056 add R10, R7, R9
Exb 1          : 0060 add R7, R2, R10
EXa            : 0064 ld R12, R7
Decode         : 0068 add R7, R3, R10
Fetch          : 0072 ld R13, R7
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=49   |   Status=valid   |
|   REG[ 6]   |   Value=49   |   Status=valid   |
|   REG[ 7]   |   Value=196   |   Status=writing   |
|   REG[ 8]   |   Value=2450   |   Status=valid   |
|   REG[ 9]   |   Value=9600   |   Status=writing   |
|   REG[10]   |   Value=9792   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=52   |   Status=writing   |
|   REG[13]   |   Value=74   |   Status=valid   |
|   REG[14]   |   Value=126   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1447
--------------------------------
Memory 4       : 0052 mul R9, R8, #4
Memory 1       : 0056 add R10, R7, R9
Exb 2          : 0060 add R7, R2, R10
Exb 1          : 0064 ld R12, R7
EXa            : 0068 add R7, R3, R10
Decode         : 0072 ld R13, R7
Fetch          : 0076 add R14, R12, R13
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=49   |   Status=valid   |
|   REG[ 6]   |   Value=49   |   Status=valid   |
|   REG[ 7]   |   Value=196   |   Status=writing   |
|   REG[ 8]   |   Value=2450   |   Status=valid   |
|   REG[ 9]   |   Value=9600   |   Status=writing   |
|   REG[10]   |   Value=9792   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=52   |   Status=writing   |
|   REG[13]   |   Value=74   |   Status=writing   |
|   REG[14]   |   Value=126   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1448
--------------------------------
Writeback      : 0052 mul R9, R8, #4
Memory 2       : 0056 add R10, R7, R9
Memory 1       : 0060 add R7, R2, R10
Exb 2          : 0064 ld R12, R7
Exb 1          : 0068 add R7, R3, R10
EXa            : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=49   |   Status=valid   |
|   REG[ 6]   |   Value=49   |   Status=valid   |
|   REG[ 7]   |   Value=196   |   Status=writing   |
|   REG[ 8]   |   Value=2450   |   Status=valid   |
|   REG[ 9]   |   Value=9800   |   Status=valid   |
|   REG[10]   |   Value=9792   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=52   |   Status=writing   |
|   REG[13]   |   Value=74   |   Status=writing   |
|   REG[14]   |   Value=126   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1449
--------------------------------
Memory 3       : 0056 add R10, R7, R9
Memory 2       : 0060 add R7, R2, R10
Memory 1       : 0064 ld R12, R7
Exb 2          : 0068 add R7, R3, R10
Exb 1          : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=49   |   Status=valid   |
|   REG[ 6]   |   Value=49   |   Status=valid   |
|   REG[ 7]   |   Value=196   |   Status=writing   |
|   REG[ 8]   |   Value=2450   |   Status=valid   |
|   REG[ 9]   |   Value=9800   |   Status=valid   |
|   REG[10]   |   Value=9792   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=52   |   Status=writing   |
|   REG[13]   |   Value=74   |   Status=writing   |
|   REG[14]   |   Value=126   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1450
--------------------------------
Memory 4       : 0056 add R10, R7, R9
Memory 3       : 0060 add R7, R2, R10
Memory 2       : 0064 ld R12, R7
Memory 1       : 0068 add R7, R3, R10
Exb 2          : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=49   |   Status=valid   |
|   REG[ 6]   |   Value=49   |   Status=valid   |
|   REG[ 7]   |   Value=196   |   Status=writing   |
|   REG[ 8]   |   Value=2450   |   Status=valid   |
|   REG[ 9]   |   Value=9800   |   Status=valid   |
|   REG[10]   |   Value=9792   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=52   |   Status=writing   |
|   REG[13]   |   Value=74   |   Status=writing   |
|   REG[14]   |   Value=126   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1451
--------------------------------
Writeback      : 0056 add R10, R7, R9
Memory 4       : 0060 add R7, R2, R10
Memory 3       : 0064 ld R12, R7
Memory 2       : 0068 add R7, R3, R10
Memory 1       : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=49   |   Status=valid   |
|   REG[ 6]   |   Value=49   |   Status=valid   |
|   REG[ 7]   |   Value=196   |   Status=writing   |
|   REG[ 8]   |   Value=2450   |   Status=valid   |
|   REG[ 9]   |   Value=9800   |   Status=valid   |
|   REG[10]   |   Value=9996   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=52   |   Status=writing   |
|   REG[13]   |   Value=74   |   Status=writing   |
|   REG[14]   |   Value=126   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1452
--------------------------------
Writeback      : 0060 add R7, R2, R10
Memory 4       : 0064 ld R12, R7
Memory 3       : 0068 add R7, R3, R10
Memory 2       : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=49   |   Status=valid   |
|   REG[ 6]   |   Value=49   |   Status=valid   |
|   REG[ 7]   |   Value=10996   |   Status=writing   |
|   REG[ 8]   |   Value=2450   |   Status=valid   |
|   REG[ 9]   |   Value=9800   |   Status=valid   |
|   REG[10]   |   Value=9996   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=52   |   Status=writing   |
|   REG[13]   |   Value=74   |   Status=writing   |
|   REG[14]   |   Value=126   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1453
--------------------------------
Writeback      : 0064 ld R12, R7
Memory 4       : 0068 add R7, R3, R10
Memory 3       : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=49   |   Status=valid   |
|   REG[ 6]   |   Value=49   |   Status=valid   |
|   REG[ 7]   |   Value=10996   |   Status=writing   |
|   REG[ 8]   |   Value=2450   |   Status=valid   |
|   REG[ 9]   |   Value=9800   |   Status=valid   |
|   REG[10]   |   Value=9996   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=113   |   Status=valid   |
|   REG[13]   |   Value=74   |   Status=writing   |
|   REG[14]   |   Value=126   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1454
--------------------------------
Writeback      : 0068 add R7, R3, R10
Memory 4       : 0072 ld R13, R7
Decode         : 0076 add R14, R12, R13
Fetch          : 0080 add R7, R4, R10
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=49   |   Status=valid   |
|   REG[ 6]   |   Value=49   |   Status=valid   |
|   REG[ 7]   |   Value=13996   |   Status=valid   |
|   REG[ 8]   |   Value=2450   |   Status=valid   |
|   REG[ 9]   |   Value=9800   |   Status=valid   |
|   REG[10]   |   Value=9996   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=113   |   Status=valid   |
|   REG[13]   |   Value=74   |   Status=writing   |
|   REG[14]   |   Value=126   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1455
--------------------------------
Writeback      : 0072 ld R13, R7
EXa            : 0076 add R14, R12, R13
Decode         : 0080 add R7, R4, R10
Fetch          : 0084 st R14, R7
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=49   |   Status=valid   |
|   REG[ 6]   |   Value=49   |   Status=valid   |
|   REG[ 7]   |   Value=13996   |   Status=writing   |
|   REG[ 8]   |   Value=2450   |   Status=valid   |
|   REG[ 9]   |   Value=9800   |   Status=valid   |
|   REG[10]   |   Value=9996   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=113   |   Status=valid   |
|   REG[13]   |   Value=108   |   Status=valid   |
|   REG[14]   |   Value=126   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1456
--------------------------------
Exb 1          : 0076 add R14, R12, R13
EXa            : 0080 add R7, R4, R10
Decode         : 0084 st R14, R7
Fetch          : 0088 add R6, R6, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=49   |   Status=valid   |
|   REG[ 6]   |   Value=49   |   Status=valid   |
|   REG[ 7]   |   Value=13996   |   Status=writing   |
|   REG[ 8]   |   Value=2450   |   Status=valid   |
|   REG[ 9]   |   Value=9800   |   Status=valid   |
|   REG[10]   |   Value=9996   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=113   |   Status=valid   |
|   REG[13]   |   Value=108   |   Status=valid   |
|   REG[14]   |   Value=126   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1457
--------------------------------
Exb 2          : 0076 add R14, R12, R13
Exb 1          : 0080 add R7, R4, R10
EXa            : 0084 st R14, R7
Decode         : 0088 add R6, R6, #1
Fetch          : 0092 add R5, R5, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=49   |   Status=valid   |
|   REG[ 6]   |   Value=49   |   Status=writing   |
|   REG[ 7]   |   Value=13996   |   Status=writing   |
|   REG[ 8]   |   Value=2450   |   Status=valid   |
|   REG[ 9]   |   Value=9800   |   Status=valid   |
|   REG[10]   |   Value=9996   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=113   |   Status=valid   |
|   REG[13]   |   Value=108   |   Status=valid   |
|   REG[14]   |   Value=126   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1458
--------------------------------
Memory 1       : 0076 add R14, R12, R13
Exb 2          : 0080 add R7, R4, R10
Exb 1          : 0084 st R14, R7
EXa            : 0088 add R6, R6, #1
Decode         : 0092 add R5, R5, #1
Fetch          : 0096 set R7, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=49   |   Status=writing   |
|   REG[ 6]   |   Value=49   |   Status=writing   |
|   REG[ 7]   |   Value=13996   |   Status=writing   |
|   REG[ 8]   |   Value=2450   |   Status=valid   |
|   REG[ 9]   |   Value=9800   |   Status=valid   |
|   REG[10]   |   Value=9996   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=113   |   Status=valid   |
|   REG[13]   |   Value=108   |   Status=valid   |
|   REG[14]   |   Value=126   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1459
--------------------------------
Memory 2       : 0076 add R14, R12, R13
Memory 1       : 0080 add R7, R4, R10
Exb 2          : 0084 st R14, R7
Exb 1          : 0088 add R6, R6, #1
EXa            : 0092 add R5, R5, #1
Decode         : 0096 set R7, #0
Fetch          : 0100 bez R7, #0036
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=49   |   Status=writing   |
|   REG[ 6]   |   Value=49   |   Status=writing   |
|   REG[ 7]   |   Value=13996   |   Status=writing   |
|   REG[ 8]   |   Value=2450   |   Status=valid   |
|   REG[ 9]   |   Value=9800   |   Status=valid   |
|   REG[10]   |   Value=9996   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=113   |   Status=valid   |
|   REG[13]   |   Value=108   |   Status=valid   |
|   REG[14]   |   Value=126   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1460
--------------------------------
Memory 3       : 0076 add R14, R12, R13
Memory 2       : 0080 add R7, R4, R10
Memory 1       : 0084 st R14, R7
Exb 2          : 0088 add R6, R6, #1
Exb 1          : 0092 add R5, R5, #1
EXa            : 0096 set R7, #0
Decode         : 0100 bez R7, #0036
Fetch          : 0104 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=49   |   Status=writing   |
|   REG[ 6]   |   Value=49   |   Status=writing   |
|   REG[ 7]   |   Value=13996   |   Status=writing   |
|   REG[ 8]   |   Value=2450   |   Status=valid   |
|   REG[ 9]   |   Value=9800   |   Status=valid   |
|   REG[10]   |   Value=9996   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=113   |   Status=valid   |
|   REG[13]   |   Value=108   |   Status=valid   |
|   REG[14]   |   Value=126   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1461
--------------------------------
Memory 4       : 0076 add R14, R12, R13
Memory 3       : 0080 add R7, R4, R10
Memory 2       : 0084 st R14, R7
Memory 1       : 0088 add R6, R6, #1
Exb 2          : 0092 add R5, R5, #1
Exb 1          : 0096 set R7, #0
EXa            : 0100 bez R7, #0036
Fetch          : 0036 sub R7, R6, R1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=49   |   Status=writing   |
|   REG[ 6]   |   Value=49   |   Status=writing   |
|   REG[ 7]   |   Value=13996   |   Status=writing   |
|   REG[ 8]   |   Value=2450   |   Status=valid   |
|   REG[ 9]   |   Value=9800   |   Status=valid   |
|   REG[10]   |   Value=9996   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=113   |   Status=valid   |
|   REG[13]   |   Value=108   |   Status=valid   |
|   REG[14]   |   Value=126   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1462
--------------------------------
Writeback      : 0076 add R14, R12, R13
Memory 4       : 0080 add R7, R4, R10
Memory 3       : 0084 st R14, R7
Memory 2       : 0088 add R6, R6, #1
Memory 1       : 0092 add R5, R5, #1
Exb 2          : 0096 set R7, #0
Exb 1          : 0100 bez R7, #0036
Decode         : 0036 sub R7, R6, R1
Fetch          : 0040 bgez R7, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=49   |   Status=writing   |
|   REG[ 6]   |   Value=49   |   Status=writing   |
|   REG[ 7]   |   Value=13996   |   Status=writing   |
|   REG[ 8]   |   Value=2450   |   Status=valid   |
|   REG[ 9]   |   Value=9800   |   Status=valid   |
|   REG[10]   |   Value=9996   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=113   |   Status=valid   |
|   REG[13]   |   Value=108   |   Status=valid   |
|   REG[14]   |   Value=221   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1463
--------------------------------
Writeback      : 0080 add R7, R4, R10
Memory 4       : 0084 st R14, R7
Memory 3       : 0088 add R6, R6, #1
Memory 2       : 0092 add R5, R5, #1
Memory 1       : 0096 set R7, #0
Exb 2          : 0100 bez R7, #0036
EXa            : 0036 sub R7, R6, R1
Decode         : 0040 bgez R7, #0028
Fetch          : 0044 mul R7, R6, #4
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=49   |   Status=writing   |
|   REG[ 6]   |   Value=49   |   Status=writing   |
|   REG[ 7]   |   Value=16996   |   Status=writing   |
|   REG[ 8]   |   Value=2450   |   Status=valid   |
|   REG[ 9]   |   Value=9800   |   Status=valid   |
|   REG[10]   |   Value=9996   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=113   |   Status=valid   |
|   REG[13]   |   Value=108   |   Status=valid   |
|   REG[14]   |   Value=221   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1464
--------------------------------
Writeback      : 0084 st R14, R7
Memory 4       : 0088 add R6, R6, #1
Memory 3       : 0092 add R5, R5, #1
Memory 2       : 0096 set R7, #0
Memory 1       : 0100 bez R7, #0036
Exb 1          : 0036 sub R7, R6, R1
EXa            : 0040 bgez R7, #0028
Fetch          : 0028 sub R7, R5, R0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=49   |   Status=writing   |
|   REG[ 6]   |   Value=49   |   Status=writing   |
|   REG[ 7]   |   Value=16996   |   Status=writing   |
|   REG[ 8]   |   Value=2450   |   Status=valid   |
|   REG[ 9]   |   Value=9800   |   Status=valid   |
|   REG[10]   |   Value=9996   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=113   |   Status=valid   |
|   REG[13]   |   Value=108   |   Status=valid   |
|   REG[14]   |   Value=221   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1465
--------------------------------
Writeback      : 0088 add R6, R6, #1
Memory 4       : 0092 add R5, R5, #1
Memory 3       : 0096 set R7, #0
Memory 2       : 0100 bez R7, #0036
Exb 2          : 0036 sub R7, R6, R1
Exb 1          : 0040 bgez R7, #0028
Decode         : 0028 sub R7, R5, R0
Fetch          : 0032 bgez R7, #0104
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=49   |   Status=writing   |
|   REG[ 6]   |   Value=50   |   Status=valid   |
|   REG[ 7]   |   Value=16996   |   Status=writing   |
|   REG[ 8]   |   Value=2450   |   Status=valid   |
|   REG[ 9]   |   Value=9800   |   Status=valid   |
|   REG[10]   |   Value=9996   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=113   |   Status=valid   |
|   REG[13]   |   Value=108   |   Status=valid   |
|   REG[14]   |   Value=221   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1466
--------------------------------
Writeback      : 0092 add R5, R5, #1
Memory 4       : 0096 set R7, #0
Memory 3       : 0100 bez R7, #0036
Memory 1       : 0036 sub R7, R6, R1
Exb 2          : 0040 bgez R7, #0028
EXa            : 0028 sub R7, R5, R0
Decode         : 0032 bgez R7, #0104
Fetch          : 0036 sub R7, R6, R1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=50   |   Status=valid   |
|   REG[ 6]   |   Value=50   |   Status=valid   |
|   REG[ 7]   |   Value=16996   |   Status=writing   |
|   REG[ 8]   |   Value=2450   |   Status=valid   |
|   REG[ 9]   |   Value=9800   |   Status=valid   |
|   REG[10]   |   Value=9996   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=113   |   Status=valid   |
|   REG[13]   |   Value=108   |   Status=valid   |
|   REG[14]   |   Value=221   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1467
--------------------------------
Writeback      : 0096 set R7, #0
Memory 4       : 0100 bez R7, #0036
Memory 2       : 0036 sub R7, R6, R1
Memory 1       : 0040 bgez R7, #0028
Exb 1          : 0028 sub R7, R5, R0
EXa            : 0032 bgez R7, #0104
Fetch          : 0104 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=50   |   Status=valid   |
|   REG[ 6]   |   Value=50   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=2450   |   Status=valid   |
|   REG[ 9]   |   Value=9800   |   Status=valid   |
|   REG[10]   |   Value=9996   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=113   |   Status=valid   |
|   REG[13]   |   Value=108   |   Status=valid   |
|   REG[14]   |   Value=221   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1468
--------------------------------
Writeback      : 0100 bez R7, #0036
Memory 3       : 0036 sub R7, R6, R1
Memory 2       : 0040 bgez R7, #0028
Exb 2          : 0028 sub R7, R5, R0
Exb 1          : 0032 bgez R7, #0104
Decode         : 0104 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=50   |   Status=valid   |
|   REG[ 6]   |   Value=50   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=2450   |   Status=valid   |
|   REG[ 9]   |   Value=9800   |   Status=valid   |
|   REG[10]   |   Value=9996   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=113   |   Status=valid   |
|   REG[13]   |   Value=108   |   Status=valid   |
|   REG[14]   |   Value=221   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1469
--------------------------------
Memory 4       : 0036 sub R7, R6, R1
Memory 3       : 0040 bgez R7, #0028
Memory 1       : 0028 sub R7, R5, R0
Exb 2          : 0032 bgez R7, #0104
EXa            : 0104 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=50   |   Status=valid   |
|   REG[ 6]   |   Value=50   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=2450   |   Status=valid   |
|   REG[ 9]   |   Value=9800   |   Status=valid   |
|   REG[10]   |   Value=9996   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=113   |   Status=valid   |
|   REG[13]   |   Value=108   |   Status=valid   |
|   REG[14]   |   Value=221   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1470
--------------------------------
Writeback      : 0036 sub R7, R6, R1
Memory 4       : 0040 bgez R7, #0028
Memory 2       : 0028 sub R7, R5, R0
Memory 1       : 0032 bgez R7, #0104
Exb 1          : 0104 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=50   |   Status=valid   |
|   REG[ 6]   |   Value=50   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=2450   |   Status=valid   |
|   REG[ 9]   |   Value=9800   |   Status=valid   |
|   REG[10]   |   Value=9996   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=113   |   Status=valid   |
|   REG[13]   |   Value=108   |   Status=valid   |
|   REG[14]   |   Value=221   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1471
--------------------------------
Writeback      : 0040 bgez R7, #0028
Memory 3       : 0028 sub R7, R5, R0
Memory 2       : 0032 bgez R7, #0104
Exb 2          : 0104 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=50   |   Status=valid   |
|   REG[ 6]   |   Value=50   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=2450   |   Status=valid   |
|   REG[ 9]   |   Value=9800   |   Status=valid   |
|   REG[10]   |   Value=9996   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=113   |   Status=valid   |
|   REG[13]   |   Value=108   |   Status=valid   |
|   REG[14]   |   Value=221   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1472
--------------------------------
Memory 4       : 0028 sub R7, R5, R0
Memory 3       : 0032 bgez R7, #0104
Memory 1       : 0104 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=50   |   Status=valid   |
|   REG[ 6]   |   Value=50   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=2450   |   Status=valid   |
|   REG[ 9]   |   Value=9800   |   Status=valid   |
|   REG[10]   |   Value=9996   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=113   |   Status=valid   |
|   REG[13]   |   Value=108   |   Status=valid   |
|   REG[14]   |   Value=221   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1473
--------------------------------
Writeback      : 0028 sub R7, R5, R0
Memory 4       : 0032 bgez R7, #0104
Memory 2       : 0104 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=50   |   Status=valid   |
|   REG[ 6]   |   Value=50   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=2450   |   Status=valid   |
|   REG[ 9]   |   Value=9800   |   Status=valid   |
|   REG[10]   |   Value=9996   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=113   |   Status=valid   |
|   REG[13]   |   Value=108   |   Status=valid   |
|   REG[14]   |   Value=221   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1474
--------------------------------
Writeback      : 0032 bgez R7, #0104
Memory 3       : 0104 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=50   |   Status=valid   |
|   REG[ 6]   |   Value=50   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=2450   |   Status=valid   |
|   REG[ 9]   |   Value=9800   |   Status=valid   |
|   REG[10]   |   Value=9996   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=113   |   Status=valid   |
|   REG[13]   |   Value=108   |   Status=valid   |
|   REG[14]   |   Value=221   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1475
--------------------------------
Memory 4       : 0104 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=50   |   Status=valid   |
|   REG[ 6]   |   Value=50   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=2450   |   Status=valid   |
|   REG[ 9]   |   Value=9800   |   Status=valid   |
|   REG[10]   |   Value=9996   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=113   |   Status=valid   |
|   REG[13]   |   Value=108   |   Status=valid   |
|   REG[14]   |   Value=221   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1476
--------------------------------
Writeback      : 0104 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=50   |   Status=valid   |
|   REG[ 6]   |   Value=50   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=2450   |   Status=valid   |
|   REG[ 9]   |   Value=9800   |   Status=valid   |
|   REG[10]   |   Value=9996   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=113   |   Status=valid   |
|   REG[13]   |   Value=108   |   Status=valid   |
|   REG[14]   |   Value=221   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
(CPU) >> Simulation Complete
Data hazard count: 500 
Control hazard count: 103 
Structural hazard count: 0 
Total: 603 
