###############################################################
#  Generated by:      Cadence Encounter 09.10-p004_1
#  OS:                Linux i686(Host ID esl2-5)
#  Generated on:      Thu Nov 21 11:15:33 2013
#  Command:           report_timing -net -format {instance arc cell slew net...
###############################################################
Path 1: MET Hold Check with Pin RegX_31/\Reg_reg[12] /CK 
Endpoint:   RegX_31/\Reg_reg[12] /D  (v) checked with  leading edge of 'CLK'
Beginpoint: RegX_31/\Reg_reg[12] /QN (^) triggered by  leading edge of 'CLK'
Other End Arrival Time        0.73420
+ Hold                        0.04670
+ Phase Shift                 0.00000
= Required Time               0.78090
  Arrival Time                1.02850
  Slack Time                  0.24760
     Clock Rise Edge                 0.00000
     + Clock Network Latency (Prop)  0.73420
     = Beginpoint Arrival Time       0.73420
     +-------------------------------------------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell   |  Slew   |     Net     |    Arc     |  Load   |  Delay  | Arrival | 
     |                      |              |          |         |             | Annotation |         |         |  Time   | 
     |----------------------+--------------+----------+---------+-------------+------------+---------+---------+---------| 
     | RegX_31/\Reg_reg[12] | CK ^         |          | 0.13130 | clk__L2_N1  |            | 0.04511 |         | 0.73420 | 
     | RegX_31/\Reg_reg[12] | CK ^ -> QN ^ | DFFR_X1  | 0.03080 | RegX_31/n73 |            | 0.00162 | 0.25230 | 0.98650 | 
     | RegX_31/U26          |              | OAI21_X1 | 0.03080 | RegX_31/n73 |            | 0.00162 | 0.00000 | 0.98650 | 
     | RegX_31/U26          | B2 ^ -> ZN v | OAI21_X1 | 0.01340 | RegX_31/n57 |            | 0.00149 | 0.04200 | 1.02850 | 
     | RegX_31/\Reg_reg[12] |              | DFFR_X1  | 0.01340 | RegX_31/n57 |            | 0.00149 | 0.00000 | 1.02850 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 2: MET Hold Check with Pin RegX_9/\Reg_reg[12] /CK 
Endpoint:   RegX_9/\Reg_reg[12] /D  (v) checked with  leading edge of 'CLK'
Beginpoint: RegX_9/\Reg_reg[12] /QN (^) triggered by  leading edge of 'CLK'
Other End Arrival Time        0.72940
+ Hold                        0.04670
+ Phase Shift                 0.00000
= Required Time               0.77610
  Arrival Time                1.02390
  Slack Time                  0.24780
     Clock Rise Edge                 0.00000
     + Clock Network Latency (Prop)  0.72940
     = Beginpoint Arrival Time       0.72940
     +-----------------------------------------------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   |  Slew   |    Net     |    Arc     |  Load   |  Delay  | Arrival | 
     |                     |              |          |         |            | Annotation |         |         |  Time   | 
     |---------------------+--------------+----------+---------+------------+------------+---------+---------+---------| 
     | RegX_9/\Reg_reg[12] | CK ^         |          | 0.13140 | clk__L2_N2 |            | 0.04517 |         | 0.72940 | 
     | RegX_9/\Reg_reg[12] | CK ^ -> QN ^ | DFFR_X1  | 0.03080 | RegX_9/n73 |            | 0.00162 | 0.25240 | 0.98180 | 
     | RegX_9/U26          |              | OAI21_X1 | 0.03080 | RegX_9/n73 |            | 0.00162 | 0.00000 | 0.98180 | 
     | RegX_9/U26          | B2 ^ -> ZN v | OAI21_X1 | 0.01360 | RegX_9/n57 |            | 0.00151 | 0.04210 | 1.02390 | 
     | RegX_9/\Reg_reg[12] |              | DFFR_X1  | 0.01360 | RegX_9/n57 |            | 0.00151 | 0.00000 | 1.02390 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 3: MET Hold Check with Pin RegX_8/\Reg_reg[11] /CK 
Endpoint:   RegX_8/\Reg_reg[11] /D  (v) checked with  leading edge of 'CLK'
Beginpoint: RegX_8/\Reg_reg[11] /QN (^) triggered by  leading edge of 'CLK'
Other End Arrival Time        0.72920
+ Hold                        0.04670
+ Phase Shift                 0.00000
= Required Time               0.77590
  Arrival Time                1.02370
  Slack Time                  0.24780
     Clock Rise Edge                 0.00000
     + Clock Network Latency (Prop)  0.72920
     = Beginpoint Arrival Time       0.72920
     +-----------------------------------------------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   |  Slew   |    Net     |    Arc     |  Load   |  Delay  | Arrival | 
     |                     |              |          |         |            | Annotation |         |         |  Time   | 
     |---------------------+--------------+----------+---------+------------+------------+---------+---------+---------| 
     | RegX_8/\Reg_reg[11] | CK ^         |          | 0.13140 | clk__L2_N2 |            | 0.04517 |         | 0.72920 | 
     | RegX_8/\Reg_reg[11] | CK ^ -> QN ^ | DFFR_X1  | 0.03070 | RegX_8/n74 |            | 0.00162 | 0.25240 | 0.98160 | 
     | RegX_8/U24          |              | OAI21_X1 | 0.03070 | RegX_8/n74 |            | 0.00162 | 0.00000 | 0.98160 | 
     | RegX_8/U24          | B2 ^ -> ZN v | OAI21_X1 | 0.01340 | RegX_8/n58 |            | 0.00151 | 0.04210 | 1.02370 | 
     | RegX_8/\Reg_reg[11] |              | DFFR_X1  | 0.01340 | RegX_8/n58 |            | 0.00151 | 0.00000 | 1.02370 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 4: MET Hold Check with Pin RegX_13/\Reg_reg[3] /CK 
Endpoint:   RegX_13/\Reg_reg[3] /D  (v) checked with  leading edge of 'CLK'
Beginpoint: RegX_13/\Reg_reg[3] /QN (^) triggered by  leading edge of 'CLK'
Other End Arrival Time        0.73350
+ Hold                        0.04670
+ Phase Shift                 0.00000
= Required Time               0.78020
  Arrival Time                1.02810
  Slack Time                  0.24790
     Clock Rise Edge                 0.00000
     + Clock Network Latency (Prop)  0.73350
     = Beginpoint Arrival Time       0.73350
     +------------------------------------------------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   |  Slew   |     Net     |    Arc     |  Load   |  Delay  | Arrival | 
     |                     |              |          |         |             | Annotation |         |         |  Time   | 
     |---------------------+--------------+----------+---------+-------------+------------+---------+---------+---------| 
     | RegX_13/\Reg_reg[3] | CK ^         |          | 0.13130 | clk__L2_N1  |            | 0.04511 |         | 0.73350 | 
     | RegX_13/\Reg_reg[3] | CK ^ -> QN ^ | DFFR_X1  | 0.03080 | RegX_13/n82 |            | 0.00162 | 0.25230 | 0.98580 | 
     | RegX_13/U8          |              | OAI21_X1 | 0.03080 | RegX_13/n82 |            | 0.00162 | 0.00000 | 0.98580 | 
     | RegX_13/U8          | B2 ^ -> ZN v | OAI21_X1 | 0.01370 | RegX_13/n66 |            | 0.00154 | 0.04230 | 1.02810 | 
     | RegX_13/\Reg_reg[3] |              | DFFR_X1  | 0.01370 | RegX_13/n66 |            | 0.00154 | 0.00000 | 1.02810 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 5: MET Hold Check with Pin RegX_13/\Reg_reg[2] /CK 
Endpoint:   RegX_13/\Reg_reg[2] /D  (v) checked with  leading edge of 'CLK'
Beginpoint: RegX_13/\Reg_reg[2] /QN (^) triggered by  leading edge of 'CLK'
Other End Arrival Time        0.73400
+ Hold                        0.04670
+ Phase Shift                 0.00000
= Required Time               0.78070
  Arrival Time                1.02870
  Slack Time                  0.24800
     Clock Rise Edge                 0.00000
     + Clock Network Latency (Prop)  0.73400
     = Beginpoint Arrival Time       0.73400
     +------------------------------------------------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   |  Slew   |     Net     |    Arc     |  Load   |  Delay  | Arrival | 
     |                     |              |          |         |             | Annotation |         |         |  Time   | 
     |---------------------+--------------+----------+---------+-------------+------------+---------+---------+---------| 
     | RegX_13/\Reg_reg[2] | CK ^         |          | 0.13130 | clk__L2_N1  |            | 0.04511 |         | 0.73400 | 
     | RegX_13/\Reg_reg[2] | CK ^ -> QN ^ | DFFR_X1  | 0.03080 | RegX_13/n83 |            | 0.00162 | 0.25230 | 0.98630 | 
     | RegX_13/U6          |              | OAI21_X1 | 0.03080 | RegX_13/n83 |            | 0.00162 | 0.00000 | 0.98630 | 
     | RegX_13/U6          | B2 ^ -> ZN v | OAI21_X1 | 0.01370 | RegX_13/n67 |            | 0.00156 | 0.04240 | 1.02870 | 
     | RegX_13/\Reg_reg[2] |              | DFFR_X1  | 0.01370 | RegX_13/n67 |            | 0.00156 | 0.00000 | 1.02870 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 6: MET Hold Check with Pin RegX_5/\Reg_reg[15] /CK 
Endpoint:   RegX_5/\Reg_reg[15] /D  (v) checked with  leading edge of 'CLK'
Beginpoint: RegX_5/\Reg_reg[15] /QN (^) triggered by  leading edge of 'CLK'
Other End Arrival Time        0.72860
+ Hold                        0.04670
+ Phase Shift                 0.00000
= Required Time               0.77530
  Arrival Time                1.02330
  Slack Time                  0.24800
     Clock Rise Edge                 0.00000
     + Clock Network Latency (Prop)  0.72860
     = Beginpoint Arrival Time       0.72860
     +-----------------------------------------------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   |  Slew   |    Net     |    Arc     |  Load   |  Delay  | Arrival | 
     |                     |              |          |         |            | Annotation |         |         |  Time   | 
     |---------------------+--------------+----------+---------+------------+------------+---------+---------+---------| 
     | RegX_5/\Reg_reg[15] | CK ^         |          | 0.13140 | clk__L2_N2 |            | 0.04517 |         | 0.72860 | 
     | RegX_5/\Reg_reg[15] | CK ^ -> QN ^ | DFFR_X1  | 0.03070 | RegX_5/n70 |            | 0.00162 | 0.25240 | 0.98100 | 
     | RegX_5/U33          |              | OAI21_X1 | 0.03070 | RegX_5/n70 |            | 0.00162 | 0.00000 | 0.98100 | 
     | RegX_5/U33          | B2 ^ -> ZN v | OAI21_X1 | 0.01350 | RegX_5/n53 |            | 0.00155 | 0.04230 | 1.02330 | 
     | RegX_5/\Reg_reg[15] |              | DFFR_X1  | 0.01350 | RegX_5/n53 |            | 0.00155 | 0.00000 | 1.02330 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 7: MET Hold Check with Pin RegX_11/\Reg_reg[14] /CK 
Endpoint:   RegX_11/\Reg_reg[14] /D  (v) checked with  leading edge of 'CLK'
Beginpoint: RegX_11/\Reg_reg[14] /QN (^) triggered by  leading edge of 'CLK'
Other End Arrival Time        0.72940
+ Hold                        0.04670
+ Phase Shift                 0.00000
= Required Time               0.77610
  Arrival Time                1.02420
  Slack Time                  0.24810
     Clock Rise Edge                 0.00000
     + Clock Network Latency (Prop)  0.72940
     = Beginpoint Arrival Time       0.72940
     +-------------------------------------------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell   |  Slew   |     Net     |    Arc     |  Load   |  Delay  | Arrival | 
     |                      |              |          |         |             | Annotation |         |         |  Time   | 
     |----------------------+--------------+----------+---------+-------------+------------+---------+---------+---------| 
     | RegX_11/\Reg_reg[14] | CK ^         |          | 0.13140 | clk__L2_N2  |            | 0.04517 |         | 0.72940 | 
     | RegX_11/\Reg_reg[14] | CK ^ -> QN ^ | DFFR_X1  | 0.03080 | RegX_11/n71 |            | 0.00163 | 0.25250 | 0.98190 | 
     | RegX_11/U30          |              | OAI21_X1 | 0.03080 | RegX_11/n71 |            | 0.00163 | 0.00000 | 0.98190 | 
     | RegX_11/U30          | B2 ^ -> ZN v | OAI21_X1 | 0.01350 | RegX_11/n55 |            | 0.00154 | 0.04230 | 1.02420 | 
     | RegX_11/\Reg_reg[14] |              | DFFR_X1  | 0.01350 | RegX_11/n55 |            | 0.00154 | 0.00000 | 1.02420 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 8: MET Hold Check with Pin RegX_6/\Reg_reg[14] /CK 
Endpoint:   RegX_6/\Reg_reg[14] /D  (v) checked with  leading edge of 'CLK'
Beginpoint: RegX_6/\Reg_reg[14] /QN (^) triggered by  leading edge of 'CLK'
Other End Arrival Time        0.72950
+ Hold                        0.04670
+ Phase Shift                 0.00000
= Required Time               0.77620
  Arrival Time                1.02430
  Slack Time                  0.24810
     Clock Rise Edge                 0.00000
     + Clock Network Latency (Prop)  0.72950
     = Beginpoint Arrival Time       0.72950
     +-----------------------------------------------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   |  Slew   |    Net     |    Arc     |  Load   |  Delay  | Arrival | 
     |                     |              |          |         |            | Annotation |         |         |  Time   | 
     |---------------------+--------------+----------+---------+------------+------------+---------+---------+---------| 
     | RegX_6/\Reg_reg[14] | CK ^         |          | 0.13140 | clk__L2_N2 |            | 0.04517 |         | 0.72950 | 
     | RegX_6/\Reg_reg[14] | CK ^ -> QN ^ | DFFR_X1  | 0.03080 | RegX_6/n71 |            | 0.00163 | 0.25250 | 0.98200 | 
     | RegX_6/U30          |              | OAI21_X1 | 0.03080 | RegX_6/n71 |            | 0.00163 | 0.00000 | 0.98200 | 
     | RegX_6/U30          | B2 ^ -> ZN v | OAI21_X1 | 0.01350 | RegX_6/n55 |            | 0.00154 | 0.04230 | 1.02430 | 
     | RegX_6/\Reg_reg[14] |              | DFFR_X1  | 0.01350 | RegX_6/n55 |            | 0.00154 | 0.00000 | 1.02430 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 9: MET Hold Check with Pin RegX_20/\Reg_reg[15] /CK 
Endpoint:   RegX_20/\Reg_reg[15] /D  (v) checked with  leading edge of 'CLK'
Beginpoint: RegX_20/\Reg_reg[15] /QN (^) triggered by  leading edge of 'CLK'
Other End Arrival Time        0.73890
+ Hold                        0.04710
+ Phase Shift                 0.00000
= Required Time               0.78600
  Arrival Time                1.03440
  Slack Time                  0.24840
     Clock Rise Edge                 0.00000
     + Clock Network Latency (Prop)  0.73890
     = Beginpoint Arrival Time       0.73890
     +-------------------------------------------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell   |  Slew   |     Net     |    Arc     |  Load   |  Delay  | Arrival | 
     |                      |              |          |         |             | Annotation |         |         |  Time   | 
     |----------------------+--------------+----------+---------+-------------+------------+---------+---------+---------| 
     | RegX_20/\Reg_reg[15] | CK ^         |          | 0.13540 | clk__L2_N6  |            | 0.04666 |         | 0.73890 | 
     | RegX_20/\Reg_reg[15] | CK ^ -> QN ^ | DFFR_X1  | 0.03070 | RegX_20/n70 |            | 0.00162 | 0.25340 | 0.99230 | 
     | RegX_20/U33          |              | OAI21_X1 | 0.03070 | RegX_20/n70 |            | 0.00162 | 0.00000 | 0.99230 | 
     | RegX_20/U33          | B2 ^ -> ZN v | OAI21_X1 | 0.01340 | RegX_20/n53 |            | 0.00152 | 0.04210 | 1.03440 | 
     | RegX_20/\Reg_reg[15] |              | DFFR_X1  | 0.01340 | RegX_20/n53 |            | 0.00152 | 0.00000 | 1.03440 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 10: MET Hold Check with Pin RegX_28/\Reg_reg[11] /CK 
Endpoint:   RegX_28/\Reg_reg[11] /D  (v) checked with  leading edge of 'CLK'
Beginpoint: RegX_28/\Reg_reg[11] /QN (^) triggered by  leading edge of 'CLK'
Other End Arrival Time        0.73830
+ Hold                        0.04710
+ Phase Shift                 0.00000
= Required Time               0.78540
  Arrival Time                1.03380
  Slack Time                  0.24840
     Clock Rise Edge                 0.00000
     + Clock Network Latency (Prop)  0.73830
     = Beginpoint Arrival Time       0.73830
     +-------------------------------------------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell   |  Slew   |     Net     |    Arc     |  Load   |  Delay  | Arrival | 
     |                      |              |          |         |             | Annotation |         |         |  Time   | 
     |----------------------+--------------+----------+---------+-------------+------------+---------+---------+---------| 
     | RegX_28/\Reg_reg[11] | CK ^         |          | 0.13540 | clk__L2_N6  |            | 0.04666 |         | 0.73830 | 
     | RegX_28/\Reg_reg[11] | CK ^ -> QN ^ | DFFR_X1  | 0.03080 | RegX_28/n74 |            | 0.00163 | 0.25350 | 0.99180 | 
     | RegX_28/U24          |              | OAI21_X1 | 0.03080 | RegX_28/n74 |            | 0.00163 | 0.00000 | 0.99180 | 
     | RegX_28/U24          | B2 ^ -> ZN v | OAI21_X1 | 0.01340 | RegX_28/n58 |            | 0.00149 | 0.04200 | 1.03380 | 
     | RegX_28/\Reg_reg[11] |              | DFFR_X1  | 0.01340 | RegX_28/n58 |            | 0.00149 | 0.00000 | 1.03380 | 
     +-------------------------------------------------------------------------------------------------------------------+ 

