// Seed: 3369029420
module module_0 (
    output supply1 id_0,
    input tri module_0,
    input wor id_2,
    output supply1 id_3,
    input wand id_4,
    output supply1 id_5,
    output supply0 id_6,
    output wor id_7,
    input supply0 id_8,
    input tri1 id_9,
    output tri id_10,
    input wand id_11,
    output supply1 id_12
);
  wire id_14;
  wire id_15;
  wire id_16;
endmodule
module module_1 (
    input wor id_0,
    input supply1 id_1,
    input tri0 id_2,
    input tri1 id_3,
    output tri1 id_4
);
  assign id_4 = 1;
  module_0(
      id_4, id_3, id_2, id_4, id_3, id_4, id_4, id_4, id_3, id_2, id_4, id_1, id_4
  );
  wire id_6;
  wire id_7;
  assign id_4 = 1;
endmodule
