<profile>

<section name = "Vitis HLS Report for 'v_hcresampler_core'" level="0">
<item name = "Date">Mon Aug 29 12:31:14 2022
</item>
<item name = "Version">2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)</item>
<item name = "Project">prj</item>
<item name = "Solution">sol (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">5.62 ns, 3.880 ns, 1.52 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">191, 35407801, 1.074 us, 0.199 sec, 191, 35407801, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240">v_hcresampler_core_Pipeline_VITIS_LOOP_159_2, 16, 32782, 90.000 ns, 0.184 ms, 16, 32782, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_157_1">190, 35407800, 19 ~ 32785, -, -, 10 ~ 1080, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 82, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 8, 1376, 1258, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 70, -</column>
<column name="Register">-, -, 322, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 3, 1, 2, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240">v_hcresampler_core_Pipeline_VITIS_LOOP_159_2, 0, 8, 1376, 1258, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_loopWidth">+, 0, 0, 12, 11, 11</column>
<column name="y_2_fu_368_p2">+, 0, 0, 12, 11, 1</column>
<column name="cmp56_fu_321_p2">icmp, 0, 0, 11, 8, 1</column>
<column name="grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_cmp425">icmp, 0, 0, 11, 8, 8</column>
<column name="icmp_ln145_fu_293_p2">icmp, 0, 0, 11, 8, 2</column>
<column name="icmp_ln157_fu_363_p2">icmp, 0, 0, 11, 11, 11</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_select_ln156">select, 0, 0, 3, 1, 3</column>
<column name="select_ln156_1_fu_307_p3">select, 0, 0, 3, 1, 3</column>
<column name="grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_cmp394_not">xor, 0, 0, 2, 1, 2</column>
<column name="grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_conv285_cast_cast_cast_cast">xor, 0, 0, 2, 1, 2</column>
<column name="grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_not_icmp_ln145">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">25, 5, 1, 5</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="outYUV_write">9, 2, 1, 2</column>
<column name="real_start">9, 2, 1, 2</column>
<column name="srcYUV_read">9, 2, 1, 2</column>
<column name="y_fu_92">9, 2, 11, 22</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">4, 0, 4, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="filt_res0_fu_84">64, 0, 64, 0</column>
<column name="filt_res1_fu_88">64, 0, 64, 0</column>
<column name="grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_ap_start_reg">1, 0, 1, 0</column>
<column name="p_0_0_0_0_0185443_lcssa489_fu_116">8, 0, 8, 0</column>
<column name="p_0_0_0_0_0185445448_lcssa492_fu_120">8, 0, 8, 0</column>
<column name="p_0_0_0_0_0185_1455_lcssa501_fu_132">8, 0, 8, 0</column>
<column name="p_0_0_0_0_0185_2461_lcssa507_fu_140">8, 0, 8, 0</column>
<column name="p_0_0_0_0_0193428_lcssa471_fu_96">8, 0, 8, 0</column>
<column name="p_0_0_0_0_0449_lcssa495_fu_124">8, 0, 8, 0</column>
<column name="p_0_0_0_0_0451454_lcssa498_fu_128">8, 0, 8, 0</column>
<column name="p_0_0_0_0_0_1458_lcssa504_fu_136">8, 0, 8, 0</column>
<column name="p_0_0_0_0_0_2465_lcssa510_fu_144">8, 0, 8, 0</column>
<column name="p_0_1_0_0_0430_lcssa474_fu_100">8, 0, 8, 0</column>
<column name="p_0_1_0_0_0437_lcssa483_fu_108">8, 0, 8, 0</column>
<column name="p_0_1_0_0_0441_lcssa486_fu_112">8, 0, 8, 0</column>
<column name="p_0_2_0_0_0432_lcssa477_fu_104">8, 0, 8, 0</column>
<column name="pixbuf_y_val_V_1_fu_152">8, 0, 8, 0</column>
<column name="pixbuf_y_val_V_2_fu_156">8, 0, 8, 0</column>
<column name="pixbuf_y_val_V_2_load_reg_600">8, 0, 8, 0</column>
<column name="pixbuf_y_val_V_3_fu_160">8, 0, 8, 0</column>
<column name="pixbuf_y_val_V_3_load_reg_605">8, 0, 8, 0</column>
<column name="pixbuf_y_val_V_4_fu_164">8, 0, 8, 0</column>
<column name="pixbuf_y_val_V_4_load_reg_610">8, 0, 8, 0</column>
<column name="pixbuf_y_val_V_fu_148">8, 0, 8, 0</column>
<column name="pixbuf_y_val_V_load_reg_595">8, 0, 8, 0</column>
<column name="start_once_reg">1, 0, 1, 0</column>
<column name="y_fu_92">11, 0, 11, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, v_hcresampler_core, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, v_hcresampler_core, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, v_hcresampler_core, return value</column>
<column name="start_full_n">in, 1, ap_ctrl_hs, v_hcresampler_core, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, v_hcresampler_core, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, v_hcresampler_core, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, v_hcresampler_core, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, v_hcresampler_core, return value</column>
<column name="start_out">out, 1, ap_ctrl_hs, v_hcresampler_core, return value</column>
<column name="start_write">out, 1, ap_ctrl_hs, v_hcresampler_core, return value</column>
<column name="srcYUV_dout">in, 24, ap_fifo, srcYUV, pointer</column>
<column name="srcYUV_num_data_valid">in, 5, ap_fifo, srcYUV, pointer</column>
<column name="srcYUV_fifo_cap">in, 5, ap_fifo, srcYUV, pointer</column>
<column name="srcYUV_empty_n">in, 1, ap_fifo, srcYUV, pointer</column>
<column name="srcYUV_read">out, 1, ap_fifo, srcYUV, pointer</column>
<column name="height">in, 16, ap_none, height, scalar</column>
<column name="width">in, 16, ap_none, width, scalar</column>
<column name="input_video_format">in, 8, ap_none, input_video_format, scalar</column>
<column name="output_video_format">in, 8, ap_none, output_video_format, scalar</column>
<column name="coefs_0_0">in, 16, ap_none, coefs_0_0, pointer</column>
<column name="coefs_0_1">in, 16, ap_none, coefs_0_1, pointer</column>
<column name="coefs_0_2">in, 16, ap_none, coefs_0_2, pointer</column>
<column name="coefs_0_3">in, 16, ap_none, coefs_0_3, pointer</column>
<column name="coefs_1_0">in, 16, ap_none, coefs_1_0, pointer</column>
<column name="coefs_1_1">in, 16, ap_none, coefs_1_1, pointer</column>
<column name="coefs_1_2">in, 16, ap_none, coefs_1_2, pointer</column>
<column name="coefs_1_3">in, 16, ap_none, coefs_1_3, pointer</column>
<column name="outYUV_din">out, 24, ap_fifo, outYUV, pointer</column>
<column name="outYUV_num_data_valid">in, 5, ap_fifo, outYUV, pointer</column>
<column name="outYUV_fifo_cap">in, 5, ap_fifo, outYUV, pointer</column>
<column name="outYUV_full_n">in, 1, ap_fifo, outYUV, pointer</column>
<column name="outYUV_write">out, 1, ap_fifo, outYUV, pointer</column>
</table>
</item>
</section>
</profile>
