{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1708105596631 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1708105596631 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 16 12:46:36 2024 " "Processing started: Fri Feb 16 12:46:36 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1708105596631 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1708105596631 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fpAdder -c fpAdder " "Command: quartus_map --read_settings_files=on --write_settings_files=off fpAdder -c fpAdder" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1708105596631 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1708105597193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "enasdff.vhd 2 1 " "Found 2 design units, including 1 entities, in source file enasdff.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 enasdff-rtl " "Found design unit 1: enasdff-rtl" {  } { { "enasdFF.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/Labs/Lab 1/fpAdder/enasdFF.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708105597770 ""} { "Info" "ISGN_ENTITY_NAME" "1 enasdff " "Found entity 1: enasdff" {  } { { "enasdFF.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/Labs/Lab 1/fpAdder/enasdFF.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708105597770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1708105597770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "srlatch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file srlatch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 srLatch-rtl " "Found design unit 1: srLatch-rtl" {  } { { "srlatch.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/Labs/Lab 1/fpAdder/srlatch.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708105597801 ""} { "Info" "ISGN_ENTITY_NAME" "1 srLatch " "Found entity 1: srLatch" {  } { { "srlatch.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/Labs/Lab 1/fpAdder/srlatch.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708105597801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1708105597801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevenbitupcounter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sevenbitupcounter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sevenBitUpCounter-rtl " "Found design unit 1: sevenBitUpCounter-rtl" {  } { { "sevenBitUpCounter.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/Labs/Lab 1/fpAdder/sevenBitUpCounter.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708105597817 ""} { "Info" "ISGN_ENTITY_NAME" "1 sevenBitUpCounter " "Found entity 1: sevenBitUpCounter" {  } { { "sevenBitUpCounter.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/Labs/Lab 1/fpAdder/sevenBitUpCounter.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708105597817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1708105597817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevenbitregister.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sevenbitregister.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sevenBitRegister-rtl " "Found design unit 1: sevenBitRegister-rtl" {  } { { "sevenBitRegister.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/Labs/Lab 1/fpAdder/sevenBitRegister.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708105597833 ""} { "Info" "ISGN_ENTITY_NAME" "1 sevenBitRegister " "Found entity 1: sevenBitRegister" {  } { { "sevenBitRegister.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/Labs/Lab 1/fpAdder/sevenBitRegister.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708105597833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1708105597833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevenbitdowncounter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sevenbitdowncounter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sevenBitDownCounter-rtl " "Found design unit 1: sevenBitDownCounter-rtl" {  } { { "sevenBitDownCounter.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/Labs/Lab 1/fpAdder/sevenBitDownCounter.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708105597864 ""} { "Info" "ISGN_ENTITY_NAME" "1 sevenBitDownCounter " "Found entity 1: sevenBitDownCounter" {  } { { "sevenBitDownCounter.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/Labs/Lab 1/fpAdder/sevenBitDownCounter.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708105597864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1708105597864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevenbitcomparator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sevenbitcomparator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sevenBitComparator-rtl " "Found design unit 1: sevenBitComparator-rtl" {  } { { "sevenBitComparator.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/Labs/Lab 1/fpAdder/sevenBitComparator.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708105597880 ""} { "Info" "ISGN_ENTITY_NAME" "1 sevenBitComparator " "Found entity 1: sevenBitComparator" {  } { { "sevenBitComparator.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/Labs/Lab 1/fpAdder/sevenBitComparator.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708105597880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1708105597880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevenbitadder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sevenbitadder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sevenBitAdder-structural " "Found design unit 1: sevenBitAdder-structural" {  } { { "sevenBitAdder.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/Labs/Lab 1/fpAdder/sevenBitAdder.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708105597895 ""} { "Info" "ISGN_ENTITY_NAME" "1 sevenBitAdder " "Found entity 1: sevenBitAdder" {  } { { "sevenBitAdder.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/Labs/Lab 1/fpAdder/sevenBitAdder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708105597895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1708105597895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevenbit2x1mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sevenbit2x1mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sevenBit2x1Mux-struct " "Found design unit 1: sevenBit2x1Mux-struct" {  } { { "sevenBit2x1Mux.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/Labs/Lab 1/fpAdder/sevenBit2x1Mux.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708105597911 ""} { "Info" "ISGN_ENTITY_NAME" "1 sevenBit2x1Mux " "Found entity 1: sevenBit2x1Mux" {  } { { "sevenBit2x1Mux.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/Labs/Lab 1/fpAdder/sevenBit2x1Mux.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708105597911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1708105597911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "onebitfulladder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file onebitfulladder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 oneBitFullAdder-struct " "Found design unit 1: oneBitFullAdder-struct" {  } { { "oneBitFullAdder.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/Labs/Lab 1/fpAdder/oneBitFullAdder.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708105597926 ""} { "Info" "ISGN_ENTITY_NAME" "1 oneBitFullAdder " "Found entity 1: oneBitFullAdder" {  } { { "oneBitFullAdder.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/Labs/Lab 1/fpAdder/oneBitFullAdder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708105597926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1708105597926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "onebitcomparator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file onebitcomparator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 oneBitComparator-rtl " "Found design unit 1: oneBitComparator-rtl" {  } { { "oneBitComparator.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/Labs/Lab 1/fpAdder/oneBitComparator.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708105597958 ""} { "Info" "ISGN_ENTITY_NAME" "1 oneBitComparator " "Found entity 1: oneBitComparator" {  } { { "oneBitComparator.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/Labs/Lab 1/fpAdder/oneBitComparator.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708105597958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1708105597958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ninebitshiftregister.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ninebitshiftregister.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nineBitShiftRegister-rtl " "Found design unit 1: nineBitShiftRegister-rtl" {  } { { "nineBitShiftRegister.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/Labs/Lab 1/fpAdder/nineBitShiftRegister.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708105597973 ""} { "Info" "ISGN_ENTITY_NAME" "1 nineBitShiftRegister " "Found entity 1: nineBitShiftRegister" {  } { { "nineBitShiftRegister.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/Labs/Lab 1/fpAdder/nineBitShiftRegister.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708105597973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1708105597973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ninebitadder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ninebitadder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nineBitAdder-struct " "Found design unit 1: nineBitAdder-struct" {  } { { "nineBitAdder.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/Labs/Lab 1/fpAdder/nineBitAdder.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708105597989 ""} { "Info" "ISGN_ENTITY_NAME" "1 nineBitAdder " "Found entity 1: nineBitAdder" {  } { { "nineBitAdder.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/Labs/Lab 1/fpAdder/nineBitAdder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708105597989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1708105597989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpaddercontrol.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fpaddercontrol.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fpAdderControl-rtl " "Found design unit 1: fpAdderControl-rtl" {  } { { "fpAdderControl.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/Labs/Lab 1/fpAdder/fpAdderControl.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708105598020 ""} { "Info" "ISGN_ENTITY_NAME" "1 fpAdderControl " "Found entity 1: fpAdderControl" {  } { { "fpAdderControl.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/Labs/Lab 1/fpAdder/fpAdderControl.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708105598020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1708105598020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "enardff_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file enardff_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 enARdFF_2-rtl " "Found design unit 1: enARdFF_2-rtl" {  } { { "enardFF_2.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/Labs/Lab 1/fpAdder/enardFF_2.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708105598036 ""} { "Info" "ISGN_ENTITY_NAME" "1 enARdFF_2 " "Found entity 1: enARdFF_2" {  } { { "enardFF_2.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/Labs/Lab 1/fpAdder/enardFF_2.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708105598036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1708105598036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eightbitregister.vhd 2 1 " "Found 2 design units, including 1 entities, in source file eightbitregister.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eightBitRegister-rtl " "Found design unit 1: eightBitRegister-rtl" {  } { { "eightBitRegister.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/Labs/Lab 1/fpAdder/eightBitRegister.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708105598051 ""} { "Info" "ISGN_ENTITY_NAME" "1 eightBitRegister " "Found entity 1: eightBitRegister" {  } { { "eightBitRegister.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/Labs/Lab 1/fpAdder/eightBitRegister.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708105598051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1708105598051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eightbitcomplementer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file eightbitcomplementer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eightBitComplementer-rtl " "Found design unit 1: eightBitComplementer-rtl" {  } { { "eightBitComplementer.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/Labs/Lab 1/fpAdder/eightBitComplementer.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708105598083 ""} { "Info" "ISGN_ENTITY_NAME" "1 eightBitComplementer " "Found entity 1: eightBitComplementer" {  } { { "eightBitComplementer.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/Labs/Lab 1/fpAdder/eightBitComplementer.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708105598083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1708105598083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eightbitadder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file eightbitadder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eightBitAdder-struct " "Found design unit 1: eightBitAdder-struct" {  } { { "eightBitAdder.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/Labs/Lab 1/fpAdder/eightBitAdder.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708105598098 ""} { "Info" "ISGN_ENTITY_NAME" "1 eightBitAdder " "Found entity 1: eightBitAdder" {  } { { "eightBitAdder.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/Labs/Lab 1/fpAdder/eightBitAdder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708105598098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1708105598098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpadder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fpadder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fpAdder-rtl " "Found design unit 1: fpAdder-rtl" {  } { { "fpAdder.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/Labs/Lab 1/fpAdder/fpAdder.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708105598114 ""} { "Info" "ISGN_ENTITY_NAME" "1 fpAdder " "Found entity 1: fpAdder" {  } { { "fpAdder.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/Labs/Lab 1/fpAdder/fpAdder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708105598114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1708105598114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpadder_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fpadder_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fpAdder_tb-tb_arch " "Found design unit 1: fpAdder_tb-tb_arch" {  } { { "fpAdder_tb.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/Labs/Lab 1/fpAdder/fpAdder_tb.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708105598130 ""} { "Info" "ISGN_ENTITY_NAME" "1 fpAdder_tb " "Found entity 1: fpAdder_tb" {  } { { "fpAdder_tb.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/Labs/Lab 1/fpAdder/fpAdder_tb.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708105598130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1708105598130 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "fpAdder " "Elaborating entity \"fpAdder\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1708105598255 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Overflow fpAdder.vhd(12) " "VHDL Signal Declaration warning at fpAdder.vhd(12): used implicit default value for signal \"Overflow\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "fpAdder.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/Labs/Lab 1/fpAdder/fpAdder.vhd" 12 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1708105598255 "|fpAdder"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "int_done fpAdder.vhd(141) " "Verilog HDL or VHDL warning at fpAdder.vhd(141): object \"int_done\" assigned a value but never read" {  } { { "fpAdder.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/Labs/Lab 1/fpAdder/fpAdder.vhd" 141 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1708105598255 "|fpAdder"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "int_state fpAdder.vhd(145) " "Verilog HDL or VHDL warning at fpAdder.vhd(145): object \"int_state\" assigned a value but never read" {  } { { "fpAdder.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/Labs/Lab 1/fpAdder/fpAdder.vhd" 145 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1708105598255 "|fpAdder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpAdderControl fpAdderControl:controller " "Elaborating entity \"fpAdderControl\" for hierarchy \"fpAdderControl:controller\"" {  } { { "fpAdder.vhd" "controller" { Text "X:/School/Year 5/Computer Systems Design/Labs/Lab 1/fpAdder/fpAdder.vhd" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1708105598270 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "enasdff fpAdderControl:controller\|enasdff:s0 " "Elaborating entity \"enasdff\" for hierarchy \"fpAdderControl:controller\|enasdff:s0\"" {  } { { "fpAdderControl.vhd" "s0" { Text "X:/School/Year 5/Computer Systems Design/Labs/Lab 1/fpAdder/fpAdderControl.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1708105598286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "enARdFF_2 fpAdderControl:controller\|enARdFF_2:s1 " "Elaborating entity \"enARdFF_2\" for hierarchy \"fpAdderControl:controller\|enARdFF_2:s1\"" {  } { { "fpAdderControl.vhd" "s1" { Text "X:/School/Year 5/Computer Systems Design/Labs/Lab 1/fpAdder/fpAdderControl.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1708105598302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sevenBitRegister sevenBitRegister:Ex " "Elaborating entity \"sevenBitRegister\" for hierarchy \"sevenBitRegister:Ex\"" {  } { { "fpAdder.vhd" "Ex" { Text "X:/School/Year 5/Computer Systems Design/Labs/Lab 1/fpAdder/fpAdder.vhd" 204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1708105598380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eightBitComplementer eightBitComplementer:complementerX " "Elaborating entity \"eightBitComplementer\" for hierarchy \"eightBitComplementer:complementerX\"" {  } { { "fpAdder.vhd" "complementerX" { Text "X:/School/Year 5/Computer Systems Design/Labs/Lab 1/fpAdder/fpAdder.vhd" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1708105598489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eightBitAdder eightBitAdder:exponentAdder " "Elaborating entity \"eightBitAdder\" for hierarchy \"eightBitAdder:exponentAdder\"" {  } { { "fpAdder.vhd" "exponentAdder" { Text "X:/School/Year 5/Computer Systems Design/Labs/Lab 1/fpAdder/fpAdder.vhd" 228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1708105598505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "oneBitFullAdder eightBitAdder:exponentAdder\|oneBitFullAdder:adder7 " "Elaborating entity \"oneBitFullAdder\" for hierarchy \"eightBitAdder:exponentAdder\|oneBitFullAdder:adder7\"" {  } { { "eightBitAdder.vhd" "adder7" { Text "X:/School/Year 5/Computer Systems Design/Labs/Lab 1/fpAdder/eightBitAdder.vhd" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1708105598520 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sevenBitDownCounter sevenBitDownCounter:exponentCounter " "Elaborating entity \"sevenBitDownCounter\" for hierarchy \"sevenBitDownCounter:exponentCounter\"" {  } { { "fpAdder.vhd" "exponentCounter" { Text "X:/School/Year 5/Computer Systems Design/Labs/Lab 1/fpAdder/fpAdder.vhd" 235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1708105598583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sevenBitAdder sevenBitDownCounter:exponentCounter\|sevenBitAdder:adder " "Elaborating entity \"sevenBitAdder\" for hierarchy \"sevenBitDownCounter:exponentCounter\|sevenBitAdder:adder\"" {  } { { "sevenBitDownCounter.vhd" "adder" { Text "X:/School/Year 5/Computer Systems Design/Labs/Lab 1/fpAdder/sevenBitDownCounter.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1708105598598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sevenBitComparator sevenBitComparator:exponentComparator " "Elaborating entity \"sevenBitComparator\" for hierarchy \"sevenBitComparator:exponentComparator\"" {  } { { "fpAdder.vhd" "exponentComparator" { Text "X:/School/Year 5/Computer Systems Design/Labs/Lab 1/fpAdder/fpAdder.vhd" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1708105598692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "oneBitComparator sevenBitComparator:exponentComparator\|oneBitComparator:compare_0 " "Elaborating entity \"oneBitComparator\" for hierarchy \"sevenBitComparator:exponentComparator\|oneBitComparator:compare_0\"" {  } { { "sevenBitComparator.vhd" "compare_0" { Text "X:/School/Year 5/Computer Systems Design/Labs/Lab 1/fpAdder/sevenBitComparator.vhd" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1708105598708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "srLatch srLatch:exponentSRLatch " "Elaborating entity \"srLatch\" for hierarchy \"srLatch:exponentSRLatch\"" {  } { { "fpAdder.vhd" "exponentSRLatch" { Text "X:/School/Year 5/Computer Systems Design/Labs/Lab 1/fpAdder/fpAdder.vhd" 251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1708105598755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sevenBit2x1Mux sevenBit2x1Mux:exponentSelect " "Elaborating entity \"sevenBit2x1Mux\" for hierarchy \"sevenBit2x1Mux:exponentSelect\"" {  } { { "fpAdder.vhd" "exponentSelect" { Text "X:/School/Year 5/Computer Systems Design/Labs/Lab 1/fpAdder/fpAdder.vhd" 256 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1708105598770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sevenBitUpCounter sevenBitUpCounter:exponentUpCounter " "Elaborating entity \"sevenBitUpCounter\" for hierarchy \"sevenBitUpCounter:exponentUpCounter\"" {  } { { "fpAdder.vhd" "exponentUpCounter" { Text "X:/School/Year 5/Computer Systems Design/Labs/Lab 1/fpAdder/fpAdder.vhd" 262 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1708105598802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nineBitShiftRegister nineBitShiftRegister:Fx " "Elaborating entity \"nineBitShiftRegister\" for hierarchy \"nineBitShiftRegister:Fx\"" {  } { { "fpAdder.vhd" "Fx" { Text "X:/School/Year 5/Computer Systems Design/Labs/Lab 1/fpAdder/fpAdder.vhd" 270 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1708105598911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nineBitAdder nineBitAdder:mantissaAdder " "Elaborating entity \"nineBitAdder\" for hierarchy \"nineBitAdder:mantissaAdder\"" {  } { { "fpAdder.vhd" "mantissaAdder" { Text "X:/School/Year 5/Computer Systems Design/Labs/Lab 1/fpAdder/fpAdder.vhd" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1708105599036 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "int_load nineBitAdder.vhd(34) " "Verilog HDL or VHDL warning at nineBitAdder.vhd(34): object \"int_load\" assigned a value but never read" {  } { { "nineBitAdder.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/Labs/Lab 1/fpAdder/nineBitAdder.vhd" 34 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1708105599036 "|fpAdder|nineBitAdder:mantissaAdder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eightBitRegister nineBitAdder:mantissaAdder\|eightBitRegister:reg " "Elaborating entity \"eightBitRegister\" for hierarchy \"nineBitAdder:mantissaAdder\|eightBitRegister:reg\"" {  } { { "nineBitAdder.vhd" "reg" { Text "X:/School/Year 5/Computer Systems Design/Labs/Lab 1/fpAdder/nineBitAdder.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1708105599145 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1708105599973 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "enasdFF.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/Labs/Lab 1/fpAdder/enasdFF.vhd" 22 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1708105600051 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1708105600051 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Overflow GND " "Pin \"Overflow\" is stuck at GND" {  } { { "fpAdder.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/Labs/Lab 1/fpAdder/fpAdder.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1708105600157 "|fpAdder|Overflow"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1708105600157 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1708105600287 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1708105601427 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1708105601427 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "220 " "Implemented 220 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "34 " "Implemented 34 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1708105601568 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1708105601568 ""} { "Info" "ICUT_CUT_TM_LCELLS" "169 " "Implemented 169 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1708105601568 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1708105601568 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4672 " "Peak virtual memory: 4672 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1708105601614 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 16 12:46:41 2024 " "Processing ended: Fri Feb 16 12:46:41 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1708105601614 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1708105601614 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1708105601614 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1708105601614 ""}
