Initialize SIGNATURE TABLE
ST_SET: 1
ST_WAY: 256
ST_TAG_BIT: 16
ST_TAG_MASK: ffff

Initialize PATTERN TABLE
PT_SET: 512
PT_WAY: 4
SIG_DELTA_BIT: 7
C_SIG_BIT: 4
C_DELTA_BIT: 4

Initialize PREFETCH FILTER
FILTER_SET: 1024

*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 50000000
Simulation Instructions: 50000000
Number of CPUs: 1
LLC sets: 2048
LLC ways: 16
Off-chip DRAM Size: 4096 MB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

CPU 0 runs /home/ykhodke/ChampSim/dpc3_traces/server_017.champsimtrace.xz
LHT KB: 126.25
SCC KB: 1.56
Total KB: 127.81
CPU 0 L1D next line prefetcher
Heartbeat CPU 0 instructions: 10000001 cycles: 3622538 heartbeat IPC: 2.7605 cumulative IPC: 2.7605 (Simulation time: 0 hr 3 min 3 sec) 
Heartbeat CPU 0 instructions: 20000000 cycles: 7242921 heartbeat IPC: 2.76214 cumulative IPC: 2.76132 (Simulation time: 0 hr 6 min 2 sec) 
Heartbeat CPU 0 instructions: 30000002 cycles: 10869864 heartbeat IPC: 2.75714 cumulative IPC: 2.75992 (Simulation time: 0 hr 9 min 6 sec) 
Heartbeat CPU 0 instructions: 40000000 cycles: 14491894 heartbeat IPC: 2.76088 cumulative IPC: 2.76016 (Simulation time: 0 hr 12 min 39 sec) 
Heartbeat CPU 0 instructions: 50000001 cycles: 18124476 heartbeat IPC: 2.75286 cumulative IPC: 2.7587 (Simulation time: 0 hr 15 min 54 sec) 

Warmup complete CPU 0 instructions: 50000001 cycles: 18124476 (Simulation time: 0 hr 15 min 54 sec) 

Heartbeat CPU 0 instructions: 60000002 cycles: 36223722 heartbeat IPC: 0.552509 cumulative IPC: 0.552509 (Simulation time: 0 hr 19 min 56 sec) 
Heartbeat CPU 0 instructions: 70000002 cycles: 54515176 heartbeat IPC: 0.546703 cumulative IPC: 0.549591 (Simulation time: 0 hr 23 min 57 sec) 
Heartbeat CPU 0 instructions: 80000000 cycles: 72546115 heartbeat IPC: 0.554602 cumulative IPC: 0.551251 (Simulation time: 0 hr 27 min 48 sec) 
Heartbeat CPU 0 instructions: 90000002 cycles: 96237524 heartbeat IPC: 0.422094 cumulative IPC: 0.512078 (Simulation time: 0 hr 29 min 59 sec) 
Heartbeat CPU 0 instructions: 100000003 cycles: 116719427 heartbeat IPC: 0.488236 cumulative IPC: 0.507125 (Simulation time: 0 hr 30 min 50 sec) 
Finished CPU 0 instructions: 50000002 cycles: 98594951 cumulative IPC: 0.507125 (Simulation time: 0 hr 30 min 50 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.507125 instructions: 50000002 cycles: 98594951
L1D TOTAL     ACCESS:   18406144  HIT:   16240553  MISS:    2165591
L1D LOAD      ACCESS:    7027505  HIT:    6270472  MISS:     757033
L1D RFO       ACCESS:    5554975  HIT:    4695520  MISS:     859455
L1D PREFETCH  ACCESS:    5823664  HIT:    5274561  MISS:     549103
L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1D PREFETCH  REQUESTED:    7066274  ISSUED:    6875507  USEFUL:     186728  USELESS:     362436
L1D AVERAGE MISS LATENCY: 175.531 cycles
L1I TOTAL     ACCESS:   21970359  HIT:   19363216  MISS:    2607143
L1I LOAD      ACCESS:    9827153  HIT:    9559837  MISS:     267316
L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  ACCESS:   12143206  HIT:    9803379  MISS:    2339827
L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  REQUESTED:   13682136  ISSUED:   13682136  USEFUL:    1847482  USELESS:     492323
L1I AVERAGE MISS LATENCY: 16.0472 cycles
L2C TOTAL     ACCESS:    6864645  HIT:    5015093  MISS:    1849552
L2C LOAD      ACCESS:     566867  HIT:     236785  MISS:     330082
L2C RFO       ACCESS:     858707  HIT:      17361  MISS:     841346
L2C PREFETCH  ACCESS:    4316167  HIT:    3641227  MISS:     674940
L2C WRITEBACK ACCESS:    1122904  HIT:    1119720  MISS:       3184
L2C PREFETCH  REQUESTED:    3135618  ISSUED:    3135052  USEFUL:      23134  USELESS:     652265
L2C AVERAGE MISS LATENCY: 210.959 cycles
LLC TOTAL     ACCESS:    3815946  HIT:    2317022  MISS:    1498924
LLC LOAD      ACCESS:     330060  HIT:     170137  MISS:     159923
LLC RFO       ACCESS:     841345  HIT:     124071  MISS:     717274
LLC PREFETCH  ACCESS:    1581361  HIT:     961736  MISS:     619625
LLC WRITEBACK ACCESS:    1063180  HIT:    1061078  MISS:       2102
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:      43210  USELESS:     575388
LLC AVERAGE MISS LATENCY: 262.848 cycles
Major fault: 0 Minor fault: 24702
CPU 0 L1D next line prefetcher final stats

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:     363705  ROW_BUFFER_MISS:    1132905
 DBUS_CONGESTED:    1424281
 WQ ROW_BUFFER_HIT:     270567  ROW_BUFFER_MISS:     605079  FULL:          0

 AVG_CONGESTED_CYCLE: 6

CPU 0 Branch Prediction Accuracy: 99.2833% MPKI: 1.20568 Average ROB Occupancy at Mispredict: 181.561

Branch types
NOT_BRANCH: 41588350 83.1767%
BRANCH_DIRECT_JUMP: 464501 0.929002%
BRANCH_INDIRECT: 45704 0.091408%
BRANCH_CONDITIONAL: 6147408 12.2948%
BRANCH_DIRECT_CALL: 675450 1.3509%
BRANCH_INDIRECT_CALL: 201532 0.403064%
BRANCH_RETURN: 876985 1.75397%
BRANCH_OTHER: 0 0%

