
node2_lab8.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000114  00800200  000016dc  00001770  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         000016dc  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000016  00800314  00800314  00001884  2**0
                  ALLOC
  3 .comment      0000005c  00000000  00000000  00001884  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  000018e0  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 00000248  00000000  00000000  00001920  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   000023a4  00000000  00000000  00001b68  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00001771  00000000  00000000  00003f0c  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   000013b9  00000000  00000000  0000567d  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000558  00000000  00000000  00006a38  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    000009fe  00000000  00000000  00006f90  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00000de9  00000000  00000000  0000798e  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000198  00000000  00000000  00008777  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	c2 c0       	rjmp	.+388    	; 0x186 <__ctors_end>
       2:	00 00       	nop
       4:	e0 c0       	rjmp	.+448    	; 0x1c6 <__bad_interrupt>
       6:	00 00       	nop
       8:	de c0       	rjmp	.+444    	; 0x1c6 <__bad_interrupt>
       a:	00 00       	nop
       c:	a3 c1       	rjmp	.+838    	; 0x354 <__vector_3>
       e:	00 00       	nop
      10:	da c0       	rjmp	.+436    	; 0x1c6 <__bad_interrupt>
      12:	00 00       	nop
      14:	d8 c0       	rjmp	.+432    	; 0x1c6 <__bad_interrupt>
      16:	00 00       	nop
      18:	d6 c0       	rjmp	.+428    	; 0x1c6 <__bad_interrupt>
      1a:	00 00       	nop
      1c:	d4 c0       	rjmp	.+424    	; 0x1c6 <__bad_interrupt>
      1e:	00 00       	nop
      20:	d2 c0       	rjmp	.+420    	; 0x1c6 <__bad_interrupt>
      22:	00 00       	nop
      24:	d0 c0       	rjmp	.+416    	; 0x1c6 <__bad_interrupt>
      26:	00 00       	nop
      28:	ce c0       	rjmp	.+412    	; 0x1c6 <__bad_interrupt>
      2a:	00 00       	nop
      2c:	cc c0       	rjmp	.+408    	; 0x1c6 <__bad_interrupt>
      2e:	00 00       	nop
      30:	ca c0       	rjmp	.+404    	; 0x1c6 <__bad_interrupt>
      32:	00 00       	nop
      34:	c8 c0       	rjmp	.+400    	; 0x1c6 <__bad_interrupt>
      36:	00 00       	nop
      38:	c6 c0       	rjmp	.+396    	; 0x1c6 <__bad_interrupt>
      3a:	00 00       	nop
      3c:	c4 c0       	rjmp	.+392    	; 0x1c6 <__bad_interrupt>
      3e:	00 00       	nop
      40:	c2 c0       	rjmp	.+388    	; 0x1c6 <__bad_interrupt>
      42:	00 00       	nop
      44:	c0 c0       	rjmp	.+384    	; 0x1c6 <__bad_interrupt>
      46:	00 00       	nop
      48:	be c0       	rjmp	.+380    	; 0x1c6 <__bad_interrupt>
      4a:	00 00       	nop
      4c:	bc c0       	rjmp	.+376    	; 0x1c6 <__bad_interrupt>
      4e:	00 00       	nop
      50:	ba c0       	rjmp	.+372    	; 0x1c6 <__bad_interrupt>
      52:	00 00       	nop
      54:	b8 c0       	rjmp	.+368    	; 0x1c6 <__bad_interrupt>
      56:	00 00       	nop
      58:	b6 c0       	rjmp	.+364    	; 0x1c6 <__bad_interrupt>
      5a:	00 00       	nop
      5c:	b4 c0       	rjmp	.+360    	; 0x1c6 <__bad_interrupt>
      5e:	00 00       	nop
      60:	b2 c0       	rjmp	.+356    	; 0x1c6 <__bad_interrupt>
      62:	00 00       	nop
      64:	b0 c0       	rjmp	.+352    	; 0x1c6 <__bad_interrupt>
      66:	00 00       	nop
      68:	ae c0       	rjmp	.+348    	; 0x1c6 <__bad_interrupt>
      6a:	00 00       	nop
      6c:	ac c0       	rjmp	.+344    	; 0x1c6 <__bad_interrupt>
      6e:	00 00       	nop
      70:	aa c0       	rjmp	.+340    	; 0x1c6 <__bad_interrupt>
      72:	00 00       	nop
      74:	a8 c0       	rjmp	.+336    	; 0x1c6 <__bad_interrupt>
      76:	00 00       	nop
      78:	a6 c0       	rjmp	.+332    	; 0x1c6 <__bad_interrupt>
      7a:	00 00       	nop
      7c:	a4 c0       	rjmp	.+328    	; 0x1c6 <__bad_interrupt>
      7e:	00 00       	nop
      80:	a2 c0       	rjmp	.+324    	; 0x1c6 <__bad_interrupt>
      82:	00 00       	nop
      84:	a0 c0       	rjmp	.+320    	; 0x1c6 <__bad_interrupt>
      86:	00 00       	nop
      88:	9e c0       	rjmp	.+316    	; 0x1c6 <__bad_interrupt>
      8a:	00 00       	nop
      8c:	0e c2       	rjmp	.+1052   	; 0x4aa <__vector_35>
      8e:	00 00       	nop
      90:	9a c0       	rjmp	.+308    	; 0x1c6 <__bad_interrupt>
      92:	00 00       	nop
      94:	98 c0       	rjmp	.+304    	; 0x1c6 <__bad_interrupt>
      96:	00 00       	nop
      98:	96 c0       	rjmp	.+300    	; 0x1c6 <__bad_interrupt>
      9a:	00 00       	nop
      9c:	80 c4       	rjmp	.+2304   	; 0x99e <__vector_39>
      9e:	00 00       	nop
      a0:	92 c0       	rjmp	.+292    	; 0x1c6 <__bad_interrupt>
      a2:	00 00       	nop
      a4:	90 c0       	rjmp	.+288    	; 0x1c6 <__bad_interrupt>
      a6:	00 00       	nop
      a8:	8e c0       	rjmp	.+284    	; 0x1c6 <__bad_interrupt>
      aa:	00 00       	nop
      ac:	8c c0       	rjmp	.+280    	; 0x1c6 <__bad_interrupt>
      ae:	00 00       	nop
      b0:	8a c0       	rjmp	.+276    	; 0x1c6 <__bad_interrupt>
      b2:	00 00       	nop
      b4:	88 c0       	rjmp	.+272    	; 0x1c6 <__bad_interrupt>
      b6:	00 00       	nop
      b8:	86 c0       	rjmp	.+268    	; 0x1c6 <__bad_interrupt>
      ba:	00 00       	nop
      bc:	84 c0       	rjmp	.+264    	; 0x1c6 <__bad_interrupt>
      be:	00 00       	nop
      c0:	82 c0       	rjmp	.+260    	; 0x1c6 <__bad_interrupt>
      c2:	00 00       	nop
      c4:	80 c0       	rjmp	.+256    	; 0x1c6 <__bad_interrupt>
      c6:	00 00       	nop
      c8:	7e c0       	rjmp	.+252    	; 0x1c6 <__bad_interrupt>
      ca:	00 00       	nop
      cc:	7c c0       	rjmp	.+248    	; 0x1c6 <__bad_interrupt>
      ce:	00 00       	nop
      d0:	7a c0       	rjmp	.+244    	; 0x1c6 <__bad_interrupt>
      d2:	00 00       	nop
      d4:	78 c0       	rjmp	.+240    	; 0x1c6 <__bad_interrupt>
      d6:	00 00       	nop
      d8:	76 c0       	rjmp	.+236    	; 0x1c6 <__bad_interrupt>
      da:	00 00       	nop
      dc:	74 c0       	rjmp	.+232    	; 0x1c6 <__bad_interrupt>
      de:	00 00       	nop
      e0:	72 c0       	rjmp	.+228    	; 0x1c6 <__bad_interrupt>
      e2:	00 00       	nop
      e4:	ed 04       	cpc	r14, r13
      e6:	3f 05       	cpc	r19, r15
      e8:	3f 05       	cpc	r19, r15
      ea:	3f 05       	cpc	r19, r15
      ec:	3f 05       	cpc	r19, r15
      ee:	3f 05       	cpc	r19, r15
      f0:	3f 05       	cpc	r19, r15
      f2:	3f 05       	cpc	r19, r15
      f4:	ed 04       	cpc	r14, r13
      f6:	3f 05       	cpc	r19, r15
      f8:	3f 05       	cpc	r19, r15
      fa:	3f 05       	cpc	r19, r15
      fc:	3f 05       	cpc	r19, r15
      fe:	3f 05       	cpc	r19, r15
     100:	3f 05       	cpc	r19, r15
     102:	3f 05       	cpc	r19, r15
     104:	ef 04       	cpc	r14, r15
     106:	3f 05       	cpc	r19, r15
     108:	3f 05       	cpc	r19, r15
     10a:	3f 05       	cpc	r19, r15
     10c:	3f 05       	cpc	r19, r15
     10e:	3f 05       	cpc	r19, r15
     110:	3f 05       	cpc	r19, r15
     112:	3f 05       	cpc	r19, r15
     114:	3f 05       	cpc	r19, r15
     116:	3f 05       	cpc	r19, r15
     118:	3f 05       	cpc	r19, r15
     11a:	3f 05       	cpc	r19, r15
     11c:	3f 05       	cpc	r19, r15
     11e:	3f 05       	cpc	r19, r15
     120:	3f 05       	cpc	r19, r15
     122:	3f 05       	cpc	r19, r15
     124:	ef 04       	cpc	r14, r15
     126:	3f 05       	cpc	r19, r15
     128:	3f 05       	cpc	r19, r15
     12a:	3f 05       	cpc	r19, r15
     12c:	3f 05       	cpc	r19, r15
     12e:	3f 05       	cpc	r19, r15
     130:	3f 05       	cpc	r19, r15
     132:	3f 05       	cpc	r19, r15
     134:	3f 05       	cpc	r19, r15
     136:	3f 05       	cpc	r19, r15
     138:	3f 05       	cpc	r19, r15
     13a:	3f 05       	cpc	r19, r15
     13c:	3f 05       	cpc	r19, r15
     13e:	3f 05       	cpc	r19, r15
     140:	3f 05       	cpc	r19, r15
     142:	3f 05       	cpc	r19, r15
     144:	3b 05       	cpc	r19, r11
     146:	3f 05       	cpc	r19, r15
     148:	3f 05       	cpc	r19, r15
     14a:	3f 05       	cpc	r19, r15
     14c:	3f 05       	cpc	r19, r15
     14e:	3f 05       	cpc	r19, r15
     150:	3f 05       	cpc	r19, r15
     152:	3f 05       	cpc	r19, r15
     154:	18 05       	cpc	r17, r8
     156:	3f 05       	cpc	r19, r15
     158:	3f 05       	cpc	r19, r15
     15a:	3f 05       	cpc	r19, r15
     15c:	3f 05       	cpc	r19, r15
     15e:	3f 05       	cpc	r19, r15
     160:	3f 05       	cpc	r19, r15
     162:	3f 05       	cpc	r19, r15
     164:	3f 05       	cpc	r19, r15
     166:	3f 05       	cpc	r19, r15
     168:	3f 05       	cpc	r19, r15
     16a:	3f 05       	cpc	r19, r15
     16c:	3f 05       	cpc	r19, r15
     16e:	3f 05       	cpc	r19, r15
     170:	3f 05       	cpc	r19, r15
     172:	3f 05       	cpc	r19, r15
     174:	0c 05       	cpc	r16, r12
     176:	3f 05       	cpc	r19, r15
     178:	3f 05       	cpc	r19, r15
     17a:	3f 05       	cpc	r19, r15
     17c:	3f 05       	cpc	r19, r15
     17e:	3f 05       	cpc	r19, r15
     180:	3f 05       	cpc	r19, r15
     182:	3f 05       	cpc	r19, r15
     184:	2a 05       	cpc	r18, r10

00000186 <__ctors_end>:
     186:	11 24       	eor	r1, r1
     188:	1f be       	out	0x3f, r1	; 63
     18a:	cf ef       	ldi	r28, 0xFF	; 255
     18c:	d1 e2       	ldi	r29, 0x21	; 33
     18e:	de bf       	out	0x3e, r29	; 62
     190:	cd bf       	out	0x3d, r28	; 61
     192:	00 e0       	ldi	r16, 0x00	; 0
     194:	0c bf       	out	0x3c, r16	; 60

00000196 <__do_copy_data>:
     196:	13 e0       	ldi	r17, 0x03	; 3
     198:	a0 e0       	ldi	r26, 0x00	; 0
     19a:	b2 e0       	ldi	r27, 0x02	; 2
     19c:	ec ed       	ldi	r30, 0xDC	; 220
     19e:	f6 e1       	ldi	r31, 0x16	; 22
     1a0:	00 e0       	ldi	r16, 0x00	; 0
     1a2:	0b bf       	out	0x3b, r16	; 59
     1a4:	02 c0       	rjmp	.+4      	; 0x1aa <__do_copy_data+0x14>
     1a6:	07 90       	elpm	r0, Z+
     1a8:	0d 92       	st	X+, r0
     1aa:	a4 31       	cpi	r26, 0x14	; 20
     1ac:	b1 07       	cpc	r27, r17
     1ae:	d9 f7       	brne	.-10     	; 0x1a6 <__do_copy_data+0x10>

000001b0 <__do_clear_bss>:
     1b0:	23 e0       	ldi	r18, 0x03	; 3
     1b2:	a4 e1       	ldi	r26, 0x14	; 20
     1b4:	b3 e0       	ldi	r27, 0x03	; 3
     1b6:	01 c0       	rjmp	.+2      	; 0x1ba <.do_clear_bss_start>

000001b8 <.do_clear_bss_loop>:
     1b8:	1d 92       	st	X+, r1

000001ba <.do_clear_bss_start>:
     1ba:	aa 32       	cpi	r26, 0x2A	; 42
     1bc:	b2 07       	cpc	r27, r18
     1be:	e1 f7       	brne	.-8      	; 0x1b8 <.do_clear_bss_loop>
     1c0:	94 d4       	rcall	.+2344   	; 0xaea <main>
     1c2:	0c 94 6c 0b 	jmp	0x16d8	; 0x16d8 <_exit>

000001c6 <__bad_interrupt>:
     1c6:	1c cf       	rjmp	.-456    	; 0x0 <__vectors>

000001c8 <CAN_init>:
#include <stddef.h>
#include "uart.h"
#include <avr/interrupt.h>


void CAN_init(uint8_t mode) {
     1c8:	cf 93       	push	r28
     1ca:	c8 2f       	mov	r28, r24
	MCP_init();
     1cc:	cf d1       	rcall	.+926    	; 0x56c <MCP_init>
	
	// Enable receive and transmit interrupts
	MCP_write(MCP_CANINTE, 0b00000101); // HVORFOR MÅ VI GJØRE DETTE TO GANGER?
     1ce:	65 e0       	ldi	r22, 0x05	; 5
     1d0:	8b e2       	ldi	r24, 0x2B	; 43
     1d2:	da d1       	rcall	.+948    	; 0x588 <MCP_write>
	MCP_bitModify(MCP_CANINTE, 0b00000101, 0b10000101);
     1d4:	45 e8       	ldi	r20, 0x85	; 133
     1d6:	65 e0       	ldi	r22, 0x05	; 5
     1d8:	8b e2       	ldi	r24, 0x2B	; 43
	printf("interrupts for mcp = %#X \n\r", MCP_read(MCP_CANINTE));
     1da:	fa d1       	rcall	.+1012   	; 0x5d0 <MCP_bitModify>
     1dc:	8b e2       	ldi	r24, 0x2B	; 43
     1de:	c9 d1       	rcall	.+914    	; 0x572 <MCP_read>
     1e0:	1f 92       	push	r1
     1e2:	8f 93       	push	r24
     1e4:	87 e0       	ldi	r24, 0x07	; 7
     1e6:	92 e0       	ldi	r25, 0x02	; 2
     1e8:	9f 93       	push	r25
     1ea:	8f 93       	push	r24
	
	MCP_bitModify(MCP_CANCTRL, MODE_MASK, mode);	//enter specified mode
     1ec:	73 d6       	rcall	.+3302   	; 0xed4 <printf>
     1ee:	4c 2f       	mov	r20, r28
     1f0:	60 ee       	ldi	r22, 0xE0	; 224
     1f2:	8f e0       	ldi	r24, 0x0F	; 15
	MCP_bitModify(MCP_RXB0CTRL, 0b01100000, 0b01100000); // Turn mask/filters off, recieve any message
     1f4:	ed d1       	rcall	.+986    	; 0x5d0 <MCP_bitModify>
     1f6:	40 e6       	ldi	r20, 0x60	; 96
     1f8:	60 e6       	ldi	r22, 0x60	; 96
     1fa:	80 e6       	ldi	r24, 0x60	; 96
     1fc:	e9 d1       	rcall	.+978    	; 0x5d0 <MCP_bitModify>
	
	if (MCP_read(MCP_CANCTRL) & 0b01000000) {
     1fe:	8f e0       	ldi	r24, 0x0F	; 15
     200:	b8 d1       	rcall	.+880    	; 0x572 <MCP_read>
     202:	0f 90       	pop	r0
     204:	0f 90       	pop	r0
     206:	0f 90       	pop	r0
     208:	0f 90       	pop	r0
     20a:	86 ff       	sbrs	r24, 6
     20c:	07 c0       	rjmp	.+14     	; 0x21c <CAN_init+0x54>
		printf("CAN controller in loopback mode\n\r");
     20e:	83 e2       	ldi	r24, 0x23	; 35
     210:	92 e0       	ldi	r25, 0x02	; 2
     212:	9f 93       	push	r25
     214:	8f 93       	push	r24
     216:	5e d6       	rcall	.+3260   	; 0xed4 <printf>
     218:	0f 90       	pop	r0
     21a:	0f 90       	pop	r0
     21c:	cf 91       	pop	r28
	}
}
     21e:	08 95       	ret

00000220 <CAN_message_send>:
     220:	ef 92       	push	r14

void CAN_message_send(msg_ptr msgPtr) {
     222:	ff 92       	push	r15
     224:	0f 93       	push	r16
     226:	1f 93       	push	r17
     228:	cf 93       	push	r28
     22a:	7c 01       	movw	r14, r24
	cli();
     22c:	f8 94       	cli
	// Set TXB0SIDH (higher ID-register)
	MCP_write(MCP_TXB0CTRL + 1, (msgPtr->id));
     22e:	fc 01       	movw	r30, r24
     230:	60 81       	ld	r22, Z
     232:	81 e3       	ldi	r24, 0x31	; 49
     234:	a9 d1       	rcall	.+850    	; 0x588 <MCP_write>
	
	// Set TXB0DLC (length register)
	MCP_write(MCP_TXB0CTRL + 5, (msgPtr->length));
     236:	f7 01       	movw	r30, r14
     238:	61 81       	ldd	r22, Z+1	; 0x01
     23a:	85 e3       	ldi	r24, 0x35	; 53
     23c:	a5 d1       	rcall	.+842    	; 0x588 <MCP_write>
	
	int dataIterator = 0;
	for (uint8_t i = MCP_TXB0CTRL + 6; i <= MCP_TXB0CTRL + 6 + msgPtr->length; i++) {
     23e:	f7 01       	movw	r30, r14
     240:	81 81       	ldd	r24, Z+1	; 0x01
     242:	90 e0       	ldi	r25, 0x00	; 0
     244:	c6 96       	adiw	r24, 0x36	; 54
     246:	c6 97       	sbiw	r24, 0x36	; 54
     248:	9c f0       	brlt	.+38     	; 0x270 <CAN_message_send+0x50>
     24a:	87 01       	movw	r16, r14
     24c:	0e 5f       	subi	r16, 0xFE	; 254
     24e:	1f 4f       	sbci	r17, 0xFF	; 255
     250:	c6 e3       	ldi	r28, 0x36	; 54
		MCP_write(i, msgPtr->data[dataIterator]);
     252:	f8 01       	movw	r30, r16
     254:	61 91       	ld	r22, Z+
     256:	8f 01       	movw	r16, r30
     258:	8c 2f       	mov	r24, r28
     25a:	96 d1       	rcall	.+812    	; 0x588 <MCP_write>
	
	// Set TXB0DLC (length register)
	MCP_write(MCP_TXB0CTRL + 5, (msgPtr->length));
	
	int dataIterator = 0;
	for (uint8_t i = MCP_TXB0CTRL + 6; i <= MCP_TXB0CTRL + 6 + msgPtr->length; i++) {
     25c:	cf 5f       	subi	r28, 0xFF	; 255
     25e:	2c 2f       	mov	r18, r28
     260:	30 e0       	ldi	r19, 0x00	; 0
     262:	f7 01       	movw	r30, r14
     264:	81 81       	ldd	r24, Z+1	; 0x01
     266:	90 e0       	ldi	r25, 0x00	; 0
     268:	c6 96       	adiw	r24, 0x36	; 54
     26a:	82 17       	cp	r24, r18
     26c:	93 07       	cpc	r25, r19
		MCP_write(i, msgPtr->data[dataIterator]);
		dataIterator++;
	}
	MCP_requestToSend(0);
     26e:	8c f7       	brge	.-30     	; 0x252 <CAN_message_send+0x32>
     270:	80 e0       	ldi	r24, 0x00	; 0
     272:	90 e0       	ldi	r25, 0x00	; 0
     274:	98 d1       	rcall	.+816    	; 0x5a6 <MCP_requestToSend>
	// Transmission of CAN msg will start when the device detects that the bus is available...
	sei();
     276:	78 94       	sei
}
     278:	cf 91       	pop	r28
     27a:	1f 91       	pop	r17
     27c:	0f 91       	pop	r16
     27e:	ff 90       	pop	r15
     280:	ef 90       	pop	r14
     282:	08 95       	ret

00000284 <CAN_message_recieve>:

msg_t CAN_message_recieve(void) {
     284:	7f 92       	push	r7
     286:	8f 92       	push	r8
     288:	9f 92       	push	r9
     28a:	af 92       	push	r10
     28c:	bf 92       	push	r11
     28e:	cf 92       	push	r12
     290:	df 92       	push	r13
     292:	ef 92       	push	r14
     294:	ff 92       	push	r15
     296:	0f 93       	push	r16
     298:	1f 93       	push	r17
     29a:	cf 93       	push	r28
     29c:	df 93       	push	r29
     29e:	cd b7       	in	r28, 0x3d	; 61
     2a0:	de b7       	in	r29, 0x3e	; 62
     2a2:	2a 97       	sbiw	r28, 0x0a	; 10
     2a4:	0f b6       	in	r0, 0x3f	; 63
     2a6:	f8 94       	cli
     2a8:	de bf       	out	0x3e, r29	; 62
     2aa:	0f be       	out	0x3f, r0	; 63
     2ac:	cd bf       	out	0x3d, r28	; 61
     2ae:	5c 01       	movw	r10, r24
	msg_t msg;
	
	// Read ID from RXB0SIDH and RXB0SIDL
	uint8_t upperId = MCP_read(MCP_RXB0CTRL + 1);
     2b0:	81 e6       	ldi	r24, 0x61	; 97
     2b2:	5f d1       	rcall	.+702    	; 0x572 <MCP_read>
     2b4:	78 2e       	mov	r7, r24
	
	msg.id = upperId ;
	
	// Read length from RXB0DLC
	msg.length = MCP_read(MCP_RXB0CTRL + 5);
     2b6:	85 e6       	ldi	r24, 0x65	; 101
     2b8:	5c d1       	rcall	.+696    	; 0x572 <MCP_read>
     2ba:	08 2f       	mov	r16, r24
	
	// Read data
	int dataIterator = 0;
	for (uint8_t i = MCP_RXB0CTRL + 6; i <= MCP_RXB0CTRL + 6 + msg.length; i++) {
     2bc:	c8 2e       	mov	r12, r24
     2be:	d1 2c       	mov	r13, r1
     2c0:	26 e6       	ldi	r18, 0x66	; 102
     2c2:	c2 0e       	add	r12, r18
     2c4:	d1 1c       	adc	r13, r1
     2c6:	36 e6       	ldi	r19, 0x66	; 102
     2c8:	c3 16       	cp	r12, r19
     2ca:	d1 04       	cpc	r13, r1
     2cc:	c4 f0       	brlt	.+48     	; 0x2fe <CAN_message_recieve+0x7a>
     2ce:	7e 01       	movw	r14, r28
     2d0:	83 e0       	ldi	r24, 0x03	; 3
     2d2:	e8 0e       	add	r14, r24
     2d4:	f1 1c       	adc	r15, r1
     2d6:	16 e6       	ldi	r17, 0x66	; 102
     2d8:	ce 01       	movw	r24, r28
     2da:	80 95       	com	r24
     2dc:	90 95       	com	r25
     2de:	fc 01       	movw	r30, r24
     2e0:	ec 59       	subi	r30, 0x9C	; 156
     2e2:	ff 4f       	sbci	r31, 0xFF	; 255
		msg.data[dataIterator] = MCP_read(i);
     2e4:	4f 01       	movw	r8, r30
     2e6:	81 2f       	mov	r24, r17
     2e8:	44 d1       	rcall	.+648    	; 0x572 <MCP_read>
     2ea:	f7 01       	movw	r30, r14
     2ec:	81 93       	st	Z+, r24
     2ee:	7f 01       	movw	r14, r30
	// Read length from RXB0DLC
	msg.length = MCP_read(MCP_RXB0CTRL + 5);
	
	// Read data
	int dataIterator = 0;
	for (uint8_t i = MCP_RXB0CTRL + 6; i <= MCP_RXB0CTRL + 6 + msg.length; i++) {
     2f0:	1f 5f       	subi	r17, 0xFF	; 255
     2f2:	c4 01       	movw	r24, r8
     2f4:	8e 0f       	add	r24, r30
     2f6:	9f 1f       	adc	r25, r31
     2f8:	c8 16       	cp	r12, r24
     2fa:	d9 06       	cpc	r13, r25
     2fc:	a4 f7       	brge	.-24     	; 0x2e6 <CAN_message_recieve+0x62>
		msg.data[dataIterator] = MCP_read(i);
		dataIterator++;
	}
	return msg;
     2fe:	79 82       	std	Y+1, r7	; 0x01
     300:	0a 83       	std	Y+2, r16	; 0x02
     302:	8a e0       	ldi	r24, 0x0A	; 10
     304:	fe 01       	movw	r30, r28
     306:	31 96       	adiw	r30, 0x01	; 1
     308:	d5 01       	movw	r26, r10
     30a:	01 90       	ld	r0, Z+
     30c:	0d 92       	st	X+, r0
     30e:	8a 95       	dec	r24
     310:	e1 f7       	brne	.-8      	; 0x30a <CAN_message_recieve+0x86>
} 
     312:	c5 01       	movw	r24, r10
     314:	2a 96       	adiw	r28, 0x0a	; 10
     316:	0f b6       	in	r0, 0x3f	; 63
     318:	f8 94       	cli
     31a:	de bf       	out	0x3e, r29	; 62
     31c:	0f be       	out	0x3f, r0	; 63
     31e:	cd bf       	out	0x3d, r28	; 61
     320:	df 91       	pop	r29
     322:	cf 91       	pop	r28
     324:	1f 91       	pop	r17
     326:	0f 91       	pop	r16
     328:	ff 90       	pop	r15
     32a:	ef 90       	pop	r14
     32c:	df 90       	pop	r13
     32e:	cf 90       	pop	r12
     330:	bf 90       	pop	r11
     332:	af 90       	pop	r10
     334:	9f 90       	pop	r9
     336:	8f 90       	pop	r8
     338:	7f 90       	pop	r7
     33a:	08 95       	ret

0000033c <INTERRUPT_init>:
volatile int GAME_SCORE = 0;
//volatile int SPI_TRANSMISSION_COMPLETE = 0;

void INTERRUPT_init() {
	// disable global interrupts (set SREG register)
	cli();
     33c:	f8 94       	cli
	
	// The falling edge of INT2 generates an interrupt request
	EICRA &= ~(1 << ISC20);
     33e:	e9 e6       	ldi	r30, 0x69	; 105
     340:	f0 e0       	ldi	r31, 0x00	; 0
     342:	80 81       	ld	r24, Z
     344:	8f 7e       	andi	r24, 0xEF	; 239
     346:	80 83       	st	Z, r24
	EICRA |= (1 << ISC21); 
     348:	80 81       	ld	r24, Z
     34a:	80 62       	ori	r24, 0x20	; 32
     34c:	80 83       	st	Z, r24
	
	// Enable interrupt on INT2
	EIMSK |= (1 << INT2);
     34e:	ea 9a       	sbi	0x1d, 2	; 29
		
	// Enable global interrupts (set SREG register)
	sei();
     350:	78 94       	sei
     352:	08 95       	ret

00000354 <__vector_3>:
}


// CAN interrupts
ISR(INT2_vect) {
     354:	1f 92       	push	r1
     356:	0f 92       	push	r0
     358:	0f b6       	in	r0, 0x3f	; 63
     35a:	0f 92       	push	r0
     35c:	11 24       	eor	r1, r1
     35e:	0b b6       	in	r0, 0x3b	; 59
     360:	0f 92       	push	r0
     362:	2f 93       	push	r18
     364:	3f 93       	push	r19
     366:	4f 93       	push	r20
     368:	5f 93       	push	r21
     36a:	6f 93       	push	r22
     36c:	7f 93       	push	r23
     36e:	8f 93       	push	r24
     370:	9f 93       	push	r25
     372:	af 93       	push	r26
     374:	bf 93       	push	r27
     376:	ef 93       	push	r30
     378:	ff 93       	push	r31
     37a:	cf 93       	push	r28
     37c:	df 93       	push	r29
     37e:	cd b7       	in	r28, 0x3d	; 61
     380:	de b7       	in	r29, 0x3e	; 62
     382:	2a 97       	sbiw	r28, 0x0a	; 10
     384:	de bf       	out	0x3e, r29	; 62
     386:	cd bf       	out	0x3d, r28	; 61
	//printf("interrupt\n\r");
	if (MCP_read(MCP_CANINTF) & MCP_TX0IF) {
     388:	8c e2       	ldi	r24, 0x2C	; 44
     38a:	f3 d0       	rcall	.+486    	; 0x572 <MCP_read>
     38c:	82 ff       	sbrs	r24, 2
     38e:	04 c0       	rjmp	.+8      	; 0x398 <__vector_3+0x44>
		//printf("Message sendt succesfully\n\r");
		
		// Reset transmit flag
		MCP_bitModify(MCP_CANINTF, MCP_TX0IF, 0);
     390:	40 e0       	ldi	r20, 0x00	; 0
     392:	64 e0       	ldi	r22, 0x04	; 4
     394:	8c e2       	ldi	r24, 0x2C	; 44
     396:	1c d1       	rcall	.+568    	; 0x5d0 <MCP_bitModify>
	}
	// Message received at receive buffer 0	
	if (MCP_read(MCP_CANINTF) & MCP_RX0IF) {
     398:	8c e2       	ldi	r24, 0x2C	; 44
     39a:	eb d0       	rcall	.+470    	; 0x572 <MCP_read>
     39c:	80 ff       	sbrs	r24, 0
     39e:	5b c0       	rjmp	.+182    	; 0x456 <__LOCK_REGION_LENGTH__+0x56>
		struct CAN_message msg = CAN_message_recieve();
     3a0:	ce 01       	movw	r24, r28
     3a2:	01 96       	adiw	r24, 0x01	; 1
     3a4:	6f df       	rcall	.-290    	; 0x284 <CAN_message_recieve>
     3a6:	99 81       	ldd	r25, Y+1	; 0x01
     3a8:	8b 81       	ldd	r24, Y+3	; 0x03
     3aa:	91 30       	cpi	r25, 0x01	; 1
		//printf("Message recieved with ID: %#X\n\r", msg.id);
		if (msg.id == JOYSTICK_DIR_ID) {
     3ac:	61 f4       	brne	.+24     	; 0x3c6 <__vector_3+0x72>
     3ae:	1f 92       	push	r1
			printf("JOYSTICK: %d\n\r", msg.data[0]);
     3b0:	8f 93       	push	r24
     3b2:	85 e4       	ldi	r24, 0x45	; 69
     3b4:	92 e0       	ldi	r25, 0x02	; 2
     3b6:	9f 93       	push	r25
     3b8:	8f 93       	push	r24
     3ba:	8c d5       	rcall	.+2840   	; 0xed4 <printf>
     3bc:	0f 90       	pop	r0
     3be:	0f 90       	pop	r0
     3c0:	0f 90       	pop	r0
     3c2:	0f 90       	pop	r0
     3c4:	44 c0       	rjmp	.+136    	; 0x44e <__LOCK_REGION_LENGTH__+0x4e>
     3c6:	92 30       	cpi	r25, 0x02	; 2
		}
		else if (msg.id == JOYSTICK_POS_ID){
     3c8:	a9 f4       	brne	.+42     	; 0x3f4 <__vector_3+0xa0>
     3ca:	83 33       	cpi	r24, 0x33	; 51
			//printf("Joystick x pos = %d\n\r", msg.data[0]);
			//PWM_set_duty_cycle(msg.data[0]);
			//sei();
			if (msg.data[0] > 50) {
     3cc:	50 f0       	brcs	.+20     	; 0x3e2 <__vector_3+0x8e>
     3ce:	90 e0       	ldi	r25, 0x00	; 0
				MOTOR_set((msg.data[0]-50)*5, 0);
     3d0:	c2 97       	sbiw	r24, 0x32	; 50
     3d2:	98 2f       	mov	r25, r24
     3d4:	99 0f       	add	r25, r25
     3d6:	99 0f       	add	r25, r25
     3d8:	60 e0       	ldi	r22, 0x00	; 0
     3da:	70 e0       	ldi	r23, 0x00	; 0
     3dc:	89 0f       	add	r24, r25
     3de:	49 d1       	rcall	.+658    	; 0x672 <MOTOR_set>
     3e0:	36 c0       	rjmp	.+108    	; 0x44e <__LOCK_REGION_LENGTH__+0x4e>
     3e2:	98 2f       	mov	r25, r24
			} else {
				MOTOR_set(255-(5*msg.data[0]), 1);
     3e4:	99 0f       	add	r25, r25
     3e6:	99 0f       	add	r25, r25
     3e8:	89 0f       	add	r24, r25
     3ea:	61 e0       	ldi	r22, 0x01	; 1
     3ec:	70 e0       	ldi	r23, 0x00	; 0
     3ee:	80 95       	com	r24
     3f0:	40 d1       	rcall	.+640    	; 0x672 <MOTOR_set>
     3f2:	2d c0       	rjmp	.+90     	; 0x44e <__LOCK_REGION_LENGTH__+0x4e>
     3f4:	93 30       	cpi	r25, 0x03	; 3
			}
		}
		else if (msg.id == JOYSTICK_SLIDER_BUTTON_ID) {
     3f6:	d9 f4       	brne	.+54     	; 0x42e <__LOCK_REGION_LENGTH__+0x2e>
     3f8:	80 93 1f 03 	sts	0x031F, r24	; 0x80031f <SLIDER_POS>
			
			SLIDER_POS = (int8_t)msg.data[0]; // Position of (right) slider
     3fc:	8c 81       	ldd	r24, Y+4	; 0x04
			PWM_set_duty_cycle(msg.data[1]);  // Set servo position
     3fe:	90 e0       	ldi	r25, 0x00	; 0
     400:	4e d2       	rcall	.+1180   	; 0x89e <PWM_set_duty_cycle>
     402:	8d 81       	ldd	r24, Y+5	; 0x05
			if (msg.data[2] == 2) { // If button is pressed
     404:	82 30       	cpi	r24, 0x02	; 2
     406:	69 f4       	brne	.+26     	; 0x422 <__LOCK_REGION_LENGTH__+0x22>
     408:	84 e5       	ldi	r24, 0x54	; 84
				printf("Trigger!\n\r");
     40a:	92 e0       	ldi	r25, 0x02	; 2
     40c:	9f 93       	push	r25
     40e:	8f 93       	push	r24
     410:	61 d5       	rcall	.+2754   	; 0xed4 <printf>
     412:	eb e0       	ldi	r30, 0x0B	; 11
     414:	f1 e0       	ldi	r31, 0x01	; 1
				PORTL &= ~(1 << PL6);  // Trigger solenoid
     416:	80 81       	ld	r24, Z
     418:	8f 7b       	andi	r24, 0xBF	; 191
     41a:	80 83       	st	Z, r24
     41c:	0f 90       	pop	r0
     41e:	0f 90       	pop	r0
     420:	16 c0       	rjmp	.+44     	; 0x44e <__LOCK_REGION_LENGTH__+0x4e>
     422:	eb e0       	ldi	r30, 0x0B	; 11
     424:	f1 e0       	ldi	r31, 0x01	; 1
			}
			else {
				PORTL |= (1 << PL6);
     426:	80 81       	ld	r24, Z
     428:	80 64       	ori	r24, 0x40	; 64
     42a:	80 83       	st	Z, r24
     42c:	10 c0       	rjmp	.+32     	; 0x44e <__LOCK_REGION_LENGTH__+0x4e>
     42e:	94 30       	cpi	r25, 0x04	; 4
     430:	39 f4       	brne	.+14     	; 0x440 <__LOCK_REGION_LENGTH__+0x40>
			}
			
			
			
		}
		else if (msg.id == START_GAME){
     432:	81 e0       	ldi	r24, 0x01	; 1
     434:	90 e0       	ldi	r25, 0x00	; 0
			GAME_START = 1;
     436:	90 93 17 03 	sts	0x0317, r25	; 0x800317 <GAME_START+0x1>
     43a:	80 93 16 03 	sts	0x0316, r24	; 0x800316 <GAME_START>
     43e:	07 c0       	rjmp	.+14     	; 0x44e <__LOCK_REGION_LENGTH__+0x4e>
     440:	8f e5       	ldi	r24, 0x5F	; 95
		}
		else {
			printf("CANNOT IDENTIFY MESSAGE");
     442:	92 e0       	ldi	r25, 0x02	; 2
     444:	9f 93       	push	r25
     446:	8f 93       	push	r24
     448:	45 d5       	rcall	.+2698   	; 0xed4 <printf>
     44a:	0f 90       	pop	r0
     44c:	0f 90       	pop	r0
		}
	
		// Reset recieve flag
		MCP_bitModify(MCP_CANINTF, MCP_RX0IF, 0);
     44e:	40 e0       	ldi	r20, 0x00	; 0
     450:	61 e0       	ldi	r22, 0x01	; 1
     452:	8c e2       	ldi	r24, 0x2C	; 44
     454:	bd d0       	rcall	.+378    	; 0x5d0 <MCP_bitModify>
	}
	
	if (MCP_read(MCP_CANINTF) & MCP_MERRF) {
     456:	8c e2       	ldi	r24, 0x2C	; 44
     458:	8c d0       	rcall	.+280    	; 0x572 <MCP_read>
     45a:	88 23       	and	r24, r24
     45c:	5c f4       	brge	.+22     	; 0x474 <__LOCK_REGION_LENGTH__+0x74>
		printf("CBE!");
     45e:	87 e7       	ldi	r24, 0x77	; 119
     460:	92 e0       	ldi	r25, 0x02	; 2
     462:	9f 93       	push	r25
     464:	8f 93       	push	r24
     466:	36 d5       	rcall	.+2668   	; 0xed4 <printf>
     468:	40 e0       	ldi	r20, 0x00	; 0
		// Reset error flag
		MCP_bitModify(MCP_CANINTF, MCP_MERRF, 0);
     46a:	60 e8       	ldi	r22, 0x80	; 128
     46c:	8c e2       	ldi	r24, 0x2C	; 44
     46e:	b0 d0       	rcall	.+352    	; 0x5d0 <MCP_bitModify>
     470:	0f 90       	pop	r0
     472:	0f 90       	pop	r0
     474:	2a 96       	adiw	r28, 0x0a	; 10
     476:	0f b6       	in	r0, 0x3f	; 63
	} 
}
     478:	f8 94       	cli
     47a:	de bf       	out	0x3e, r29	; 62
     47c:	0f be       	out	0x3f, r0	; 63
     47e:	cd bf       	out	0x3d, r28	; 61
     480:	df 91       	pop	r29
     482:	cf 91       	pop	r28
     484:	ff 91       	pop	r31
     486:	ef 91       	pop	r30
     488:	bf 91       	pop	r27
     48a:	af 91       	pop	r26
     48c:	9f 91       	pop	r25
     48e:	8f 91       	pop	r24
     490:	7f 91       	pop	r23
     492:	6f 91       	pop	r22
     494:	5f 91       	pop	r21
     496:	4f 91       	pop	r20
     498:	3f 91       	pop	r19
     49a:	2f 91       	pop	r18
     49c:	0f 90       	pop	r0
     49e:	0b be       	out	0x3b, r0	; 59
     4a0:	0f 90       	pop	r0
     4a2:	0f be       	out	0x3f, r0	; 63
     4a4:	0f 90       	pop	r0
     4a6:	1f 90       	pop	r1
     4a8:	18 95       	reti

000004aa <__vector_35>:
     4aa:	1f 92       	push	r1
     4ac:	0f 92       	push	r0

ISR(TIMER3_OVF_vect){
     4ae:	0f b6       	in	r0, 0x3f	; 63
     4b0:	0f 92       	push	r0
     4b2:	11 24       	eor	r1, r1
     4b4:	0b b6       	in	r0, 0x3b	; 59
     4b6:	0f 92       	push	r0
     4b8:	2f 93       	push	r18
     4ba:	3f 93       	push	r19
     4bc:	4f 93       	push	r20
     4be:	5f 93       	push	r21
     4c0:	6f 93       	push	r22
     4c2:	7f 93       	push	r23
     4c4:	8f 93       	push	r24
     4c6:	9f 93       	push	r25
     4c8:	af 93       	push	r26
     4ca:	bf 93       	push	r27
     4cc:	ef 93       	push	r30
     4ce:	ff 93       	push	r31
     4d0:	cf 93       	push	r28
     4d2:	df 93       	push	r29
     4d4:	cd b7       	in	r28, 0x3d	; 61
     4d6:	de b7       	in	r29, 0x3e	; 62
     4d8:	2a 97       	sbiw	r28, 0x0a	; 10
     4da:	de bf       	out	0x3e, r29	; 62
     4dc:	cd bf       	out	0x3d, r28	; 61
	msg_t msg;
	msg.id = 0x10;
     4de:	80 e1       	ldi	r24, 0x10	; 16
     4e0:	89 83       	std	Y+1, r24	; 0x01
	msg.length = 1;
     4e2:	81 e0       	ldi	r24, 0x01	; 1
     4e4:	8a 83       	std	Y+2, r24	; 0x02
	msg_ptr msgPtr = &msg;
	msg.data[0] = GAME_SCORE;
     4e6:	80 91 14 03 	lds	r24, 0x0314	; 0x800314 <__data_end>
     4ea:	90 91 15 03 	lds	r25, 0x0315	; 0x800315 <__data_end+0x1>
     4ee:	8b 83       	std	Y+3, r24	; 0x03
	CAN_message_send(msgPtr);
     4f0:	ce 01       	movw	r24, r28
     4f2:	01 96       	adiw	r24, 0x01	; 1
     4f4:	95 de       	rcall	.-726    	; 0x220 <CAN_message_send>
	GAME_SCORE += 1;
     4f6:	80 91 14 03 	lds	r24, 0x0314	; 0x800314 <__data_end>
     4fa:	90 91 15 03 	lds	r25, 0x0315	; 0x800315 <__data_end+0x1>
     4fe:	01 96       	adiw	r24, 0x01	; 1
     500:	90 93 15 03 	sts	0x0315, r25	; 0x800315 <__data_end+0x1>
     504:	80 93 14 03 	sts	0x0314, r24	; 0x800314 <__data_end>
}
     508:	2a 96       	adiw	r28, 0x0a	; 10
     50a:	0f b6       	in	r0, 0x3f	; 63
     50c:	f8 94       	cli
     50e:	de bf       	out	0x3e, r29	; 62
     510:	0f be       	out	0x3f, r0	; 63
     512:	cd bf       	out	0x3d, r28	; 61
     514:	df 91       	pop	r29
     516:	cf 91       	pop	r28
     518:	ff 91       	pop	r31
     51a:	ef 91       	pop	r30
     51c:	bf 91       	pop	r27
     51e:	af 91       	pop	r26
     520:	9f 91       	pop	r25
     522:	8f 91       	pop	r24
     524:	7f 91       	pop	r23
     526:	6f 91       	pop	r22
     528:	5f 91       	pop	r21
     52a:	4f 91       	pop	r20
     52c:	3f 91       	pop	r19
     52e:	2f 91       	pop	r18
     530:	0f 90       	pop	r0
     532:	0b be       	out	0x3b, r0	; 59
     534:	0f 90       	pop	r0
     536:	0f be       	out	0x3f, r0	; 63
     538:	0f 90       	pop	r0
     53a:	1f 90       	pop	r1
     53c:	18 95       	reti

0000053e <IR_init>:

void IR_init(void) {
	// Initialization of the internal ACD of the atmega2560 (convert analog signals [0, 2.56]V to digital signals [0-255]) 
	
	// Set PF0 (ADC0) as input
	DDRF &= ~(1 << PF0);
     53e:	80 98       	cbi	0x10, 0	; 16
	
	// Set internal 2.56 voltage reference, set ADC0 as input (MUX5 = 0, MUX4:0 = 0), and left adjust the result of the conversion in the ADCH register
	ADMUX |= (1 << REFS1) | (1 << REFS0) | (1 << ADLAR);
     540:	ec e7       	ldi	r30, 0x7C	; 124
     542:	f0 e0       	ldi	r31, 0x00	; 0
     544:	80 81       	ld	r24, Z
     546:	80 6e       	ori	r24, 0xE0	; 224
     548:	80 83       	st	Z, r24
	
	// Set ADC prescaler to a division factor of 32 (0.026 ms for each new sample), enable ADC auto trigger (free running mode set by default)
	ADCSRA |= (1 << ADPS2) | (1 << ADPS0) | (1 << ADATE);
     54a:	ea e7       	ldi	r30, 0x7A	; 122
     54c:	f0 e0       	ldi	r31, 0x00	; 0
     54e:	80 81       	ld	r24, Z
     550:	85 62       	ori	r24, 0x25	; 37
     552:	80 83       	st	Z, r24
	
	// Enable the ADC
	ADCSRA |= (1 << ADEN) | (1 << ADSC);
     554:	80 81       	ld	r24, Z
     556:	80 6c       	ori	r24, 0xC0	; 192
     558:	80 83       	st	Z, r24
     55a:	08 95       	ret

0000055c <IR_read>:
}

uint8_t IR_read(void) {
	// For 8-bit resolution, we only need to read ADCH and not ADCL
	return ADCH;
     55c:	80 91 79 00 	lds	r24, 0x0079	; 0x800079 <__TEXT_REGION_LENGTH__+0x700079>
	// TODO: Return the average value of the digital signal over 4 A-D conversions (digital filter to reduce noise) --> maybe not needed
}
     560:	08 95       	ret

00000562 <MCP_reset>:
}


void MCP_reset(void) {
	// Initiate data transmission
	PORTB &= ~(1 << PB7);
     562:	2f 98       	cbi	0x05, 7	; 5
	
	// Send RESET instruction
	SPI_transmit(MCP_RESET);
     564:	80 ec       	ldi	r24, 0xC0	; 192
     566:	d3 d1       	rcall	.+934    	; 0x90e <SPI_transmit>
	// End data transmission
	PORTB |= (1 << PB7);
     568:	2f 9a       	sbi	0x05, 7	; 5
     56a:	08 95       	ret

0000056c <MCP_init>:
#include <avr/io.h>
#define F_CPU 16000000
#include <avr/delay.h>

void MCP_init(void) {
	SPI_MasterInit();
     56c:	bc d1       	rcall	.+888    	; 0x8e6 <SPI_MasterInit>
	MCP_reset();
     56e:	f9 cf       	rjmp	.-14     	; 0x562 <MCP_reset>
     570:	08 95       	ret

00000572 <MCP_read>:
     572:	cf 93       	push	r28
	// End data transmission
	PORTB |= (1 << PB7);
}


uint8_t MCP_read(uint8_t address) {
     574:	c8 2f       	mov	r28, r24
	uint8_t data;
	
	// Select CAN controller
	PORTB &= ~(1 << PB7);
     576:	2f 98       	cbi	0x05, 7	; 5
	
	// Send READ instruction
	SPI_transmit(MCP_READ);
     578:	83 e0       	ldi	r24, 0x03	; 3
     57a:	c9 d1       	rcall	.+914    	; 0x90e <SPI_transmit>

	// Send address
	SPI_transmit(address);
     57c:	8c 2f       	mov	r24, r28
	
	// Read from address specified over
	data = SPI_read();
     57e:	c7 d1       	rcall	.+910    	; 0x90e <SPI_transmit>
     580:	cb d1       	rcall	.+918    	; 0x918 <SPI_read>
	
	// Deselect CAN controller
	PORTB |= (1 << PB7);
     582:	2f 9a       	sbi	0x05, 7	; 5
	
	return data;
	
}
     584:	cf 91       	pop	r28
     586:	08 95       	ret

00000588 <MCP_write>:

void MCP_write(uint8_t address, uint8_t data) {
     588:	cf 93       	push	r28
     58a:	df 93       	push	r29
     58c:	d8 2f       	mov	r29, r24
     58e:	c6 2f       	mov	r28, r22
	// Select CAN controller
	PORTB &= ~(1 << PB7);
     590:	2f 98       	cbi	0x05, 7	; 5
	
	// Send WRITE instruction
	SPI_transmit(MCP_WRITE);
     592:	82 e0       	ldi	r24, 0x02	; 2
     594:	bc d1       	rcall	.+888    	; 0x90e <SPI_transmit>
	
	// Send address
	SPI_transmit(address);
     596:	8d 2f       	mov	r24, r29
     598:	ba d1       	rcall	.+884    	; 0x90e <SPI_transmit>
	
	// Send data
	SPI_transmit(data);
     59a:	8c 2f       	mov	r24, r28
     59c:	b8 d1       	rcall	.+880    	; 0x90e <SPI_transmit>
     59e:	2f 9a       	sbi	0x05, 7	; 5
	
	// Deselect CAN controller
	PORTB |= (1 << PB7);
     5a0:	df 91       	pop	r29
}
     5a2:	cf 91       	pop	r28
     5a4:	08 95       	ret

000005a6 <MCP_requestToSend>:
     5a6:	2f 98       	cbi	0x05, 7	; 5
void MCP_requestToSend(int buffer) {
	// Select CAN controller
	PORTB &= ~(1 << PB7);
	
	// RTS from buffer 0, 1, 2, or all
	if (buffer == 0) {
     5a8:	00 97       	sbiw	r24, 0x00	; 0
     5aa:	19 f4       	brne	.+6      	; 0x5b2 <MCP_requestToSend+0xc>
		SPI_transmit(MCP_RTS_TX0);
     5ac:	81 e8       	ldi	r24, 0x81	; 129
     5ae:	af d1       	rcall	.+862    	; 0x90e <SPI_transmit>
     5b0:	0d c0       	rjmp	.+26     	; 0x5cc <MCP_requestToSend+0x26>
	}
	else if (buffer == 1) {
     5b2:	81 30       	cpi	r24, 0x01	; 1
     5b4:	91 05       	cpc	r25, r1
     5b6:	19 f4       	brne	.+6      	; 0x5be <MCP_requestToSend+0x18>
		SPI_transmit(MCP_RTS_TX1);
     5b8:	82 e8       	ldi	r24, 0x82	; 130
     5ba:	a9 d1       	rcall	.+850    	; 0x90e <SPI_transmit>
     5bc:	07 c0       	rjmp	.+14     	; 0x5cc <MCP_requestToSend+0x26>
	}
	else if (buffer == 2) {
     5be:	02 97       	sbiw	r24, 0x02	; 2
		SPI_transmit(MCP_RTS_TX2);
     5c0:	19 f4       	brne	.+6      	; 0x5c8 <MCP_requestToSend+0x22>
     5c2:	84 e8       	ldi	r24, 0x84	; 132
     5c4:	a4 d1       	rcall	.+840    	; 0x90e <SPI_transmit>
	}
	else {
		SPI_transmit(MCP_RTS_ALL);
     5c6:	02 c0       	rjmp	.+4      	; 0x5cc <MCP_requestToSend+0x26>
     5c8:	87 e8       	ldi	r24, 0x87	; 135
     5ca:	a1 d1       	rcall	.+834    	; 0x90e <SPI_transmit>
	}
	
	// Deselect CAN controller
	PORTB |= (1 << PB7);
     5cc:	2f 9a       	sbi	0x05, 7	; 5
     5ce:	08 95       	ret

000005d0 <MCP_bitModify>:
}

void MCP_bitModify(uint8_t address, uint8_t mask, uint8_t data) {
     5d0:	1f 93       	push	r17
     5d2:	cf 93       	push	r28
     5d4:	df 93       	push	r29
     5d6:	18 2f       	mov	r17, r24
     5d8:	d6 2f       	mov	r29, r22
     5da:	c4 2f       	mov	r28, r20
	// Select CAN controller
	PORTB &= ~(1 << PB7);
     5dc:	2f 98       	cbi	0x05, 7	; 5
	
	// Send BIT MODIFY instruction
	SPI_transmit(MCP_BITMOD);
     5de:	85 e0       	ldi	r24, 0x05	; 5
     5e0:	96 d1       	rcall	.+812    	; 0x90e <SPI_transmit>
	
	// Send address of register
	SPI_transmit(address);
     5e2:	81 2f       	mov	r24, r17
     5e4:	94 d1       	rcall	.+808    	; 0x90e <SPI_transmit>
	
	// Send mask byte
	SPI_transmit(mask);
     5e6:	8d 2f       	mov	r24, r29
     5e8:	92 d1       	rcall	.+804    	; 0x90e <SPI_transmit>
	
	// Send data byte
	SPI_transmit(data);
     5ea:	8c 2f       	mov	r24, r28
     5ec:	90 d1       	rcall	.+800    	; 0x90e <SPI_transmit>
     5ee:	2f 9a       	sbi	0x05, 7	; 5
	
	// Deselect CAN controller
	PORTB |= (1 << PB7);
     5f0:	df 91       	pop	r29
}
     5f2:	cf 91       	pop	r28
     5f4:	1f 91       	pop	r17
     5f6:	08 95       	ret

000005f8 <MOTOR_init>:
     5f8:	a6 d1       	rcall	.+844    	; 0x946 <TWI_Master_Initialise>

void MOTOR_init(void) {
	TWI_Master_Initialise();
	
	// Initialize output pins for input to motorbox
	DDRH |= (1 << EN) | (1 << DIR) | (1 << _RST) | (1 << SEL) | (1 << _OE);
     5fa:	e1 e0       	ldi	r30, 0x01	; 1
     5fc:	f1 e0       	ldi	r31, 0x01	; 1
     5fe:	80 81       	ld	r24, Z
     600:	8a 67       	ori	r24, 0x7A	; 122
     602:	80 83       	st	Z, r24
	
	// Initialize input pins for output from motorbox (encoder value)
	DDRK &= ~(1 << DO0) | ~(1 << DO1) | ~(1 << DO2) | ~(1 << DO3) | ~(1 << DO4) | ~(1 << DO5) | ~(1 << DO6) | ~(1 << DO7);
     604:	e7 e0       	ldi	r30, 0x07	; 7
     606:	f1 e0       	ldi	r31, 0x01	; 1
     608:	80 81       	ld	r24, Z
     60a:	80 83       	st	Z, r24
	
	PORTH |= (1 << EN);
     60c:	e2 e0       	ldi	r30, 0x02	; 2
     60e:	f1 e0       	ldi	r31, 0x01	; 1
     610:	80 81       	ld	r24, Z
     612:	80 61       	ori	r24, 0x10	; 16
     614:	80 83       	st	Z, r24
	PORTH |= (1 << _OE);
     616:	80 81       	ld	r24, Z
     618:	80 62       	ori	r24, 0x20	; 32
     61a:	80 83       	st	Z, r24
	PORTH |= (1 << _RST);
     61c:	80 81       	ld	r24, Z
     61e:	80 64       	ori	r24, 0x40	; 64
     620:	80 83       	st	Z, r24

	// Reset encoder value
	PORTH &= ~(1 << _RST);
     622:	80 81       	ld	r24, Z
     624:	8f 7b       	andi	r24, 0xBF	; 191
     626:	80 83       	st	Z, r24
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     628:	81 e2       	ldi	r24, 0x21	; 33
     62a:	8a 95       	dec	r24
     62c:	f1 f7       	brne	.-4      	; 0x62a <MOTOR_init+0x32>
     62e:	00 00       	nop
	_delay_us(100);
	PORTH |= (1 << _RST);
     630:	80 81       	ld	r24, Z
     632:	80 64       	ori	r24, 0x40	; 64
     634:	80 83       	st	Z, r24
	
	// Initialize PL6 as output to trigger the solenoid
	DDRL |= (1 << PL6);
     636:	ea e0       	ldi	r30, 0x0A	; 10
     638:	f1 e0       	ldi	r31, 0x01	; 1
     63a:	80 81       	ld	r24, Z
     63c:	80 64       	ori	r24, 0x40	; 64
     63e:	80 83       	st	Z, r24
	PORTL |= (1 << PL6);
     640:	eb e0       	ldi	r30, 0x0B	; 11
     642:	f1 e0       	ldi	r31, 0x01	; 1
     644:	80 81       	ld	r24, Z
     646:	80 64       	ori	r24, 0x40	; 64
     648:	80 83       	st	Z, r24
     64a:	08 95       	ret

0000064c <MOTOR_DAC_write>:
}

void MOTOR_DAC_write(uint8_t d) {
     64c:	cf 93       	push	r28
     64e:	df 93       	push	r29
     650:	00 d0       	rcall	.+0      	; 0x652 <MOTOR_DAC_write+0x6>
     652:	cd b7       	in	r28, 0x3d	; 61
     654:	de b7       	in	r29, 0x3e	; 62
	// Send address byte, which DAC to use and data
						   /*Address    DAC0    data  */
	unsigned char msg[3] =  {0b01010000, 0b0, d};	
     656:	90 e5       	ldi	r25, 0x50	; 80
     658:	99 83       	std	Y+1, r25	; 0x01
     65a:	1a 82       	std	Y+2, r1	; 0x02
     65c:	8b 83       	std	Y+3, r24	; 0x03
	TWI_Start_Transceiver_With_Data(&msg, 3);
     65e:	63 e0       	ldi	r22, 0x03	; 3
     660:	ce 01       	movw	r24, r28
     662:	01 96       	adiw	r24, 0x01	; 1
     664:	7a d1       	rcall	.+756    	; 0x95a <TWI_Start_Transceiver_With_Data>
}
     666:	0f 90       	pop	r0
     668:	0f 90       	pop	r0
     66a:	0f 90       	pop	r0
     66c:	df 91       	pop	r29
     66e:	cf 91       	pop	r28
     670:	08 95       	ret

00000672 <MOTOR_set>:

// Speed = [0, 255], dir = 0 / 1
void MOTOR_set(uint8_t speed, int dir) {
     672:	cf 93       	push	r28
     674:	df 93       	push	r29
     676:	eb 01       	movw	r28, r22
	// Enable motor
	PORTH |= (1 << PH4);
     678:	e2 e0       	ldi	r30, 0x02	; 2
     67a:	f1 e0       	ldi	r31, 0x01	; 1
     67c:	90 81       	ld	r25, Z
     67e:	90 61       	ori	r25, 0x10	; 16
     680:	90 83       	st	Z, r25
	
	// Set speed of motor
	MOTOR_DAC_write(speed);
     682:	e4 df       	rcall	.-56     	; 0x64c <MOTOR_DAC_write>
	
	// Set direction of motor
	if (dir == 1) {
     684:	21 97       	sbiw	r28, 0x01	; 1
     686:	31 f4       	brne	.+12     	; 0x694 <MOTOR_set+0x22>
		PORTH |= (1 << DIR);
     688:	e2 e0       	ldi	r30, 0x02	; 2
     68a:	f1 e0       	ldi	r31, 0x01	; 1
     68c:	80 81       	ld	r24, Z
     68e:	82 60       	ori	r24, 0x02	; 2
     690:	80 83       	st	Z, r24
     692:	05 c0       	rjmp	.+10     	; 0x69e <MOTOR_set+0x2c>
	}
	else {
		PORTH &= ~(1 << DIR);
     694:	e2 e0       	ldi	r30, 0x02	; 2
     696:	f1 e0       	ldi	r31, 0x01	; 1
     698:	80 81       	ld	r24, Z
     69a:	8d 7f       	andi	r24, 0xFD	; 253
     69c:	80 83       	st	Z, r24
	}
}
     69e:	df 91       	pop	r29
     6a0:	cf 91       	pop	r28
     6a2:	08 95       	ret

000006a4 <MOTOR_encoder_read>:


int16_t MOTOR_encoder_read(void) {
     6a4:	cf 93       	push	r28
     6a6:	df 93       	push	r29

	// Enable output of encoder
	PORTH &= ~(1 << _OE);
     6a8:	e2 e0       	ldi	r30, 0x02	; 2
     6aa:	f1 e0       	ldi	r31, 0x01	; 1
     6ac:	80 81       	ld	r24, Z
     6ae:	8f 7d       	andi	r24, 0xDF	; 223
     6b0:	80 83       	st	Z, r24
	
	// Get high byte
	PORTH &= ~(1 << SEL);
     6b2:	80 81       	ld	r24, Z
     6b4:	87 7f       	andi	r24, 0xF7	; 247
     6b6:	80 83       	st	Z, r24
	
	// Read high byte
	uint8_t LSB = PINK;
     6b8:	a6 e0       	ldi	r26, 0x06	; 6
     6ba:	b1 e0       	ldi	r27, 0x01	; 1
     6bc:	8c 91       	ld	r24, X
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     6be:	c7 e8       	ldi	r28, 0x87	; 135
     6c0:	d3 e1       	ldi	r29, 0x13	; 19
     6c2:	21 97       	sbiw	r28, 0x01	; 1
     6c4:	f1 f7       	brne	.-4      	; 0x6c2 <MOTOR_encoder_read+0x1e>
     6c6:	00 c0       	rjmp	.+0      	; 0x6c8 <MOTOR_encoder_read+0x24>
     6c8:	00 00       	nop
	//printf("LSB = %d\r\n", LSB);

	_delay_ms(20); // DEN MÅ VÆRE HER!!!!
	
	// Get LOW byte
	PORTH |= (1 << SEL);
     6ca:	90 81       	ld	r25, Z
     6cc:	98 60       	ori	r25, 0x08	; 8
     6ce:	90 83       	st	Z, r25
	
	// Read low byte
	uint8_t MSB = PINK;
     6d0:	2c 91       	ld	r18, X
	
	int16_t encoder_value = (MSB << 8) | LSB;
	
	//printf("encoder value = %6d\r\n", encoder_value);
	
	return encoder_value;
     6d2:	90 e0       	ldi	r25, 0x00	; 0
}
     6d4:	92 2b       	or	r25, r18
     6d6:	df 91       	pop	r29
     6d8:	cf 91       	pop	r28
     6da:	08 95       	ret

000006dc <MOTOR_control>:
	float K_d = 0.025;
	float T = 0.003;//0.01;

	int16_t output = 0;
	int16_t error = 0;
	int16_t value = MOTOR_encoder_read();
     6dc:	e3 df       	rcall	.-58     	; 0x6a4 <MOTOR_encoder_read>
     6de:	4c 01       	movw	r8, r24
	int16_t lastValue = value;
	
	MOTOR_set(0, 0);
     6e0:	60 e0       	ldi	r22, 0x00	; 0
     6e2:	70 e0       	ldi	r23, 0x00	; 0
     6e4:	80 e0       	ldi	r24, 0x00	; 0
     6e6:	c5 df       	rcall	.-118    	; 0x672 <MOTOR_set>
	
	printf("waiting for game start\n\r");
     6e8:	8c e7       	ldi	r24, 0x7C	; 124
     6ea:	92 e0       	ldi	r25, 0x02	; 2
     6ec:	9f 93       	push	r25
     6ee:	8f 93       	push	r24
     6f0:	f1 d3       	rcall	.+2018   	; 0xed4 <printf>
	while (!GAME_START); // Do nothing
     6f2:	0f 90       	pop	r0
     6f4:	0f 90       	pop	r0
     6f6:	80 91 16 03 	lds	r24, 0x0316	; 0x800316 <GAME_START>
     6fa:	90 91 17 03 	lds	r25, 0x0317	; 0x800317 <GAME_START+0x1>
     6fe:	89 2b       	or	r24, r25
     700:	d1 f3       	breq	.-12     	; 0x6f6 <MOTOR_control+0x1a>
	printf("game starting\n\r");
     702:	85 e9       	ldi	r24, 0x95	; 149
     704:	92 e0       	ldi	r25, 0x02	; 2
     706:	9f 93       	push	r25
     708:	8f 93       	push	r24
     70a:	e4 d3       	rcall	.+1992   	; 0xed4 <printf>

	//timer_3division256Init();	//start the score timer
	
	// Reset encoder value right after we start
	PORTH &= ~(1 << _RST);
     70c:	e2 e0       	ldi	r30, 0x02	; 2
     70e:	f1 e0       	ldi	r31, 0x01	; 1
     710:	80 81       	ld	r24, Z
     712:	8f 7b       	andi	r24, 0xBF	; 191
     714:	80 83       	st	Z, r24
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     716:	21 e2       	ldi	r18, 0x21	; 33
     718:	2a 95       	dec	r18
     71a:	f1 f7       	brne	.-4      	; 0x718 <MOTOR_control+0x3c>
     71c:	00 00       	nop
	_delay_us(100);
	PORTH |= (1 << _RST);
     71e:	80 81       	ld	r24, Z
     720:	80 64       	ori	r24, 0x40	; 64
     722:	80 83       	st	Z, r24

	uint16_t reference = (255 - SLIDER_POS) * 35;
     724:	80 91 1f 03 	lds	r24, 0x031F	; 0x80031f <SLIDER_POS>
     728:	0f 90       	pop	r0
     72a:	0f 90       	pop	r0
	return encoder_value;
}

void MOTOR_control() {
	int last_error = 0;
	float integral_error = 0;
     72c:	b1 2c       	mov	r11, r1
     72e:	c1 2c       	mov	r12, r1
     730:	d1 2c       	mov	r13, r1
     732:	a1 2c       	mov	r10, r1
	uint16_t reference = (255 - SLIDER_POS) * 35;
	//printf("reference = %6d\r", reference);
	while (1) {
		TIM8_WriteTCNT0(0);
		value = MOTOR_encoder_read();
		reference = (255 - SLIDER_POS) * 35;	
     734:	22 24       	eor	r2, r2
	PORTH |= (1 << _RST);

	uint16_t reference = (255 - SLIDER_POS) * 35;
	//printf("reference = %6d\r", reference);
	while (1) {
		TIM8_WriteTCNT0(0);
     736:	2a 94       	dec	r2
     738:	31 2c       	mov	r3, r1
     73a:	80 e0       	ldi	r24, 0x00	; 0
		value = MOTOR_encoder_read();
     73c:	f7 d0       	rcall	.+494    	; 0x92c <TIM8_WriteTCNT0>
     73e:	b2 df       	rcall	.-156    	; 0x6a4 <MOTOR_encoder_read>
     740:	8c 01       	movw	r16, r24
		reference = (255 - SLIDER_POS) * 35;	
     742:	80 91 1f 03 	lds	r24, 0x031F	; 0x80031f <SLIDER_POS>
     746:	91 01       	movw	r18, r2
     748:	28 1b       	sub	r18, r24
     74a:	31 09       	sbc	r19, r1
     74c:	c9 01       	movw	r24, r18
     74e:	33 e2       	ldi	r19, 0x23	; 35
     750:	38 9f       	mul	r19, r24
     752:	70 01       	movw	r14, r0
     754:	39 9f       	mul	r19, r25
     756:	f0 0c       	add	r15, r0
     758:	11 24       	eor	r1, r1
		error = reference - value;
     75a:	e7 01       	movw	r28, r14
     75c:	c0 1b       	sub	r28, r16
     75e:	d1 0b       	sbc	r29, r17
		if (error == 0){
			integral_error = 0;
		}
		else{
			integral_error += error;
     760:	91 f0       	breq	.+36     	; 0x786 <MOTOR_control+0xaa>
     762:	be 01       	movw	r22, r28
     764:	0d 2e       	mov	r0, r29
     766:	00 0c       	add	r0, r0
     768:	88 0b       	sbc	r24, r24
     76a:	99 0b       	sbc	r25, r25
     76c:	72 d2       	rcall	.+1252   	; 0xc52 <__floatsisf>
     76e:	9b 01       	movw	r18, r22
     770:	ac 01       	movw	r20, r24
     772:	6b 2d       	mov	r22, r11
     774:	7c 2d       	mov	r23, r12
     776:	8d 2d       	mov	r24, r13
     778:	9a 2d       	mov	r25, r10
     77a:	d4 d1       	rcall	.+936    	; 0xb24 <__addsf3>
     77c:	b6 2e       	mov	r11, r22
     77e:	c7 2e       	mov	r12, r23
     780:	d8 2e       	mov	r13, r24
     782:	a9 2e       	mov	r10, r25
     784:	04 c0       	rjmp	.+8      	; 0x78e <MOTOR_control+0xb2>
		TIM8_WriteTCNT0(0);
		value = MOTOR_encoder_read();
		reference = (255 - SLIDER_POS) * 35;	
		error = reference - value;
		if (error == 0){
			integral_error = 0;
     786:	b1 2c       	mov	r11, r1
     788:	c1 2c       	mov	r12, r1
     78a:	d1 2c       	mov	r13, r1
		}
		else{
			integral_error += error;
		}
		output = (Kp * error) + (T * Ki * integral_error) - (K_d * (value - lastValue));
     78c:	a1 2c       	mov	r10, r1
     78e:	be 01       	movw	r22, r28
     790:	dd 0f       	add	r29, r29
     792:	88 0b       	sbc	r24, r24
     794:	99 0b       	sbc	r25, r25
     796:	5d d2       	rcall	.+1210   	; 0xc52 <__floatsisf>
     798:	29 e2       	ldi	r18, 0x29	; 41
     79a:	3c e5       	ldi	r19, 0x5C	; 92
     79c:	4f e0       	ldi	r20, 0x0F	; 15
     79e:	5d e3       	ldi	r21, 0x3D	; 61
     7a0:	e4 d2       	rcall	.+1480   	; 0xd6a <__mulsf3>
     7a2:	2b 01       	movw	r4, r22
     7a4:	3c 01       	movw	r6, r24
     7a6:	22 e5       	ldi	r18, 0x52	; 82
     7a8:	39 e4       	ldi	r19, 0x49	; 73
     7aa:	4d e1       	ldi	r20, 0x1D	; 29
     7ac:	5a e3       	ldi	r21, 0x3A	; 58
     7ae:	6b 2d       	mov	r22, r11
     7b0:	7c 2d       	mov	r23, r12
     7b2:	8d 2d       	mov	r24, r13
     7b4:	9a 2d       	mov	r25, r10
     7b6:	d9 d2       	rcall	.+1458   	; 0xd6a <__mulsf3>
     7b8:	9b 01       	movw	r18, r22
     7ba:	ac 01       	movw	r20, r24
     7bc:	c3 01       	movw	r24, r6
     7be:	b2 01       	movw	r22, r4
     7c0:	b1 d1       	rcall	.+866    	; 0xb24 <__addsf3>
     7c2:	2b 01       	movw	r4, r22
     7c4:	3c 01       	movw	r6, r24
     7c6:	b8 01       	movw	r22, r16
     7c8:	68 19       	sub	r22, r8
     7ca:	79 09       	sbc	r23, r9
     7cc:	07 2e       	mov	r0, r23
     7ce:	00 0c       	add	r0, r0
     7d0:	88 0b       	sbc	r24, r24
     7d2:	99 0b       	sbc	r25, r25
     7d4:	3e d2       	rcall	.+1148   	; 0xc52 <__floatsisf>
     7d6:	2d ec       	ldi	r18, 0xCD	; 205
     7d8:	3c ec       	ldi	r19, 0xCC	; 204
     7da:	4c ec       	ldi	r20, 0xCC	; 204
     7dc:	5c e3       	ldi	r21, 0x3C	; 60
     7de:	c5 d2       	rcall	.+1418   	; 0xd6a <__mulsf3>
     7e0:	9b 01       	movw	r18, r22
     7e2:	ac 01       	movw	r20, r24
     7e4:	c3 01       	movw	r24, r6
     7e6:	b2 01       	movw	r22, r4
     7e8:	9c d1       	rcall	.+824    	; 0xb22 <__subsf3>
     7ea:	00 d2       	rcall	.+1024   	; 0xbec <__fixsfsi>
     7ec:	2b 01       	movw	r4, r22
     7ee:	3c 01       	movw	r6, r24
     7f0:	eb 01       	movw	r28, r22
		printf("reference=%4d,slider_pos=%3d, controller output=%4d\r", reference, SLIDER_POS, output);
     7f2:	80 91 1f 03 	lds	r24, 0x031F	; 0x80031f <SLIDER_POS>
     7f6:	5f 92       	push	r5
     7f8:	4f 92       	push	r4
     7fa:	1f 92       	push	r1
     7fc:	8f 93       	push	r24
     7fe:	ff 92       	push	r15
     800:	ef 92       	push	r14
     802:	85 ea       	ldi	r24, 0xA5	; 165
     804:	92 e0       	ldi	r25, 0x02	; 2
     806:	9f 93       	push	r25
     808:	8f 93       	push	r24
     80a:	64 d3       	rcall	.+1736   	; 0xed4 <printf>
     80c:	c2 01       	movw	r24, r4
		//_delay_ms(200);
		///*
		if (abs(output) == output){
     80e:	dd 23       	and	r29, r29
     810:	24 f4       	brge	.+8      	; 0x81a <MOTOR_control+0x13e>
     812:	88 27       	eor	r24, r24
     814:	99 27       	eor	r25, r25
     816:	84 19       	sub	r24, r4
     818:	95 09       	sbc	r25, r5
     81a:	2d b7       	in	r18, 0x3d	; 61
     81c:	3e b7       	in	r19, 0x3e	; 62
     81e:	28 5f       	subi	r18, 0xF8	; 248
     820:	3f 4f       	sbci	r19, 0xFF	; 255
     822:	0f b6       	in	r0, 0x3f	; 63
     824:	f8 94       	cli
     826:	3e bf       	out	0x3e, r19	; 62
     828:	0f be       	out	0x3f, r0	; 63
     82a:	2d bf       	out	0x3d, r18	; 61
     82c:	c8 17       	cp	r28, r24
     82e:	d9 07       	cpc	r29, r25
			if (output > 255){
     830:	71 f4       	brne	.+28     	; 0x84e <MOTOR_control+0x172>
     832:	cf 3f       	cpi	r28, 0xFF	; 255
     834:	d1 05       	cpc	r29, r1
				MOTOR_set(255, 0);
     836:	31 f0       	breq	.+12     	; 0x844 <MOTOR_control+0x168>
     838:	2c f0       	brlt	.+10     	; 0x844 <MOTOR_control+0x168>
     83a:	60 e0       	ldi	r22, 0x00	; 0
     83c:	70 e0       	ldi	r23, 0x00	; 0
			}
			else{
				MOTOR_set(output, 0);				
     83e:	8f ef       	ldi	r24, 0xFF	; 255
     840:	18 df       	rcall	.-464    	; 0x672 <MOTOR_set>
     842:	10 c0       	rjmp	.+32     	; 0x864 <MOTOR_control+0x188>
     844:	60 e0       	ldi	r22, 0x00	; 0
     846:	70 e0       	ldi	r23, 0x00	; 0
			}
		}
		else{
			if (output < (-255)){
     848:	84 2d       	mov	r24, r4
     84a:	13 df       	rcall	.-474    	; 0x672 <MOTOR_set>
     84c:	0b c0       	rjmp	.+22     	; 0x864 <MOTOR_control+0x188>
				MOTOR_set(255, 1);
     84e:	c1 30       	cpi	r28, 0x01	; 1
     850:	df 4f       	sbci	r29, 0xFF	; 255
     852:	2c f4       	brge	.+10     	; 0x85e <MOTOR_control+0x182>
     854:	61 e0       	ldi	r22, 0x01	; 1
     856:	70 e0       	ldi	r23, 0x00	; 0
     858:	8f ef       	ldi	r24, 0xFF	; 255
			}
			else{
				MOTOR_set(abs(output), 1);
     85a:	0b df       	rcall	.-490    	; 0x672 <MOTOR_set>
     85c:	03 c0       	rjmp	.+6      	; 0x864 <MOTOR_control+0x188>
     85e:	61 e0       	ldi	r22, 0x01	; 1
     860:	70 e0       	ldi	r23, 0x00	; 0
			}
		}
		//*/
		//printf("IR value = %4d\r", IR_read());
		if (IR_read() < 100){
     862:	07 df       	rcall	.-498    	; 0x672 <MOTOR_set>
     864:	7b de       	rcall	.-778    	; 0x55c <IR_read>
     866:	84 36       	cpi	r24, 0x64	; 100
     868:	20 f4       	brcc	.+8      	; 0x872 <MOTOR_control+0x196>
			GAME_SCORE = 0;
     86a:	10 92 15 03 	sts	0x0315, r1	; 0x800315 <__data_end+0x1>
     86e:	10 92 14 03 	sts	0x0314, r1	; 0x800314 <__data_end>
		}
		while(TIM8_ReadTCNT0() < 50);	//OBSOBS her 157 for å få ca T = 0.01
     872:	62 d0       	rcall	.+196    	; 0x938 <TIM8_ReadTCNT0>
     874:	c2 97       	sbiw	r24, 0x32	; 50
     876:	e8 f3       	brcs	.-6      	; 0x872 <MOTOR_control+0x196>
     878:	60 cf       	rjmp	.-320    	; 0x73a <MOTOR_control+0x5e>

0000087a <PWM_init>:

#include <avr/io.h>

void PWM_init(void) {
	// Set PB5 as output for PWM signal
	DDRB |= (1 << PB6);
     87a:	26 9a       	sbi	0x04, 6	; 4

	// Set polarity (non inverting) and lower bits for mode 14 (fast PWM)
	TCCR1A |= (1 << COM1B1) | (1 << WGM11);
     87c:	e0 e8       	ldi	r30, 0x80	; 128
     87e:	f0 e0       	ldi	r31, 0x00	; 0
     880:	80 81       	ld	r24, Z
     882:	82 62       	ori	r24, 0x22	; 34
     884:	80 83       	st	Z, r24

	// Set upper bits for mode 14 and set prescaler f_osc/8
	TCCR1B |= (1 << WGM13) | (1 << WGM12) | (1 << CS11);
     886:	e1 e8       	ldi	r30, 0x81	; 129
     888:	f0 e0       	ldi	r31, 0x00	; 0
     88a:	80 81       	ld	r24, Z
     88c:	8a 61       	ori	r24, 0x1A	; 26
     88e:	80 83       	st	Z, r24
	
	// Set input capture register 5 to 40 000 (this should create a compare match every 20 ms)
	ICR1 = 0x9C40;
     890:	80 e4       	ldi	r24, 0x40	; 64
     892:	9c e9       	ldi	r25, 0x9C	; 156
     894:	90 93 87 00 	sts	0x0087, r25	; 0x800087 <__TEXT_REGION_LENGTH__+0x700087>
     898:	80 93 86 00 	sts	0x0086, r24	; 0x800086 <__TEXT_REGION_LENGTH__+0x700086>
     89c:	08 95       	ret

0000089e <PWM_set_duty_cycle>:
}

// duty cycle = {0, 100}
void PWM_set_duty_cycle(unsigned int duty_cycle)  {
	if (duty_cycle < 100) {
     89e:	84 36       	cpi	r24, 0x64	; 100
     8a0:	91 05       	cpc	r25, r1
     8a2:	c8 f4       	brcc	.+50     	; 0x8d6 <PWM_set_duty_cycle+0x38>
		uint16_t d = (duty_cycle*0.012 + 0.9)*2000;
     8a4:	bc 01       	movw	r22, r24
     8a6:	80 e0       	ldi	r24, 0x00	; 0
     8a8:	90 e0       	ldi	r25, 0x00	; 0
     8aa:	d1 d1       	rcall	.+930    	; 0xc4e <__floatunsisf>
     8ac:	26 ea       	ldi	r18, 0xA6	; 166
     8ae:	3b e9       	ldi	r19, 0x9B	; 155
     8b0:	44 e4       	ldi	r20, 0x44	; 68
     8b2:	5c e3       	ldi	r21, 0x3C	; 60
     8b4:	5a d2       	rcall	.+1204   	; 0xd6a <__mulsf3>
     8b6:	26 e6       	ldi	r18, 0x66	; 102
     8b8:	36 e6       	ldi	r19, 0x66	; 102
     8ba:	46 e6       	ldi	r20, 0x66	; 102
     8bc:	5f e3       	ldi	r21, 0x3F	; 63
     8be:	32 d1       	rcall	.+612    	; 0xb24 <__addsf3>
     8c0:	20 e0       	ldi	r18, 0x00	; 0
     8c2:	30 e0       	ldi	r19, 0x00	; 0
     8c4:	4a ef       	ldi	r20, 0xFA	; 250
     8c6:	54 e4       	ldi	r21, 0x44	; 68
     8c8:	50 d2       	rcall	.+1184   	; 0xd6a <__mulsf3>
     8ca:	95 d1       	rcall	.+810    	; 0xbf6 <__fixunssfsi>

		// New duty cycle is automatically set at new period (BOTTOM)
		OCR1B = d;
     8cc:	70 93 8b 00 	sts	0x008B, r23	; 0x80008b <__TEXT_REGION_LENGTH__+0x70008b>
     8d0:	60 93 8a 00 	sts	0x008A, r22	; 0x80008a <__TEXT_REGION_LENGTH__+0x70008a>
	} else {
		printf("Error: PWM duty cycle is too large\n\r");
     8d4:	08 95       	ret
     8d6:	8a ed       	ldi	r24, 0xDA	; 218
     8d8:	92 e0       	ldi	r25, 0x02	; 2
     8da:	9f 93       	push	r25
     8dc:	8f 93       	push	r24
     8de:	fa d2       	rcall	.+1524   	; 0xed4 <printf>
     8e0:	0f 90       	pop	r0
     8e2:	0f 90       	pop	r0
     8e4:	08 95       	ret

000008e6 <SPI_MasterInit>:
#include "interrupt.h"
#include <avr/io.h>

void SPI_MasterInit(void) {
	// Set PB7 (/SS), PB2 (MOSI) and PB1 (SCK) as output
	DDRB |= (1 << DDB7) | (1 << DDB2) | (1 << DDB1) | (1 << DDB0);
     8e6:	84 b1       	in	r24, 0x04	; 4
     8e8:	87 68       	ori	r24, 0x87	; 135
     8ea:	84 b9       	out	0x04, r24	; 4
	
	// Set PB3 (MISO) as input
	DDRB &= ~(1 << DDB3);
     8ec:	23 98       	cbi	0x04, 3	; 4
	
	// Select Master SPI mode, SPI enable
	SPCR |= (1 << MSTR) | (1 << SPE);
     8ee:	8c b5       	in	r24, 0x2c	; 44
     8f0:	80 65       	ori	r24, 0x50	; 80
     8f2:	8c bd       	out	0x2c, r24	; 44
	
	// Transmit MSB of the data word first
	SPCR &= ~(1 << DORD);
     8f4:	8c b5       	in	r24, 0x2c	; 44
     8f6:	8f 7d       	andi	r24, 0xDF	; 223
     8f8:	8c bd       	out	0x2c, r24	; 44
	
	// Configure clock polarity (SCK is low when idle)
	SPCR &= ~(1 << CPOL);
     8fa:	8c b5       	in	r24, 0x2c	; 44
     8fc:	87 7f       	andi	r24, 0xF7	; 247
     8fe:	8c bd       	out	0x2c, r24	; 44
	
	// Configure clock phase (data is sampled on leading edge)
	SPCR &= ~(1 << CPHA);
     900:	8c b5       	in	r24, 0x2c	; 44
     902:	8b 7f       	andi	r24, 0xFB	; 251
     904:	8c bd       	out	0x2c, r24	; 44
	
	// Configure SCK rate (f_osc/16)
	SPCR |= (1 << SPR0);
     906:	8c b5       	in	r24, 0x2c	; 44
     908:	81 60       	ori	r24, 0x01	; 1
     90a:	8c bd       	out	0x2c, r24	; 44
     90c:	08 95       	ret

0000090e <SPI_transmit>:
}

void SPI_transmit(uint8_t data) {
	// Initiate data transmission
	SPDR = data;
     90e:	8e bd       	out	0x2e, r24	; 46
	
	// Wait for transmission complete
	while (!(SPSR & (1 << SPIF)));
     910:	0d b4       	in	r0, 0x2d	; 45
     912:	07 fe       	sbrs	r0, 7
     914:	fd cf       	rjmp	.-6      	; 0x910 <SPI_transmit+0x2>
}	
     916:	08 95       	ret

00000918 <SPI_read>:

uint8_t SPI_read(void) {
	SPDR = 0xFF; // Send dummy byte
     918:	8f ef       	ldi	r24, 0xFF	; 255
     91a:	8e bd       	out	0x2e, r24	; 46
	
	// Wait for transmission complete
	while (!(SPSR & (1 << SPIF)));
     91c:	0d b4       	in	r0, 0x2d	; 45
     91e:	07 fe       	sbrs	r0, 7
     920:	fd cf       	rjmp	.-6      	; 0x91c <SPI_read+0x4>
	
	return SPDR;
     922:	8e b5       	in	r24, 0x2e	; 46
	// SPIF bit in SPSR register is reset when accessing SPDR
}
     924:	08 95       	ret

00000926 <timer_0division1024Init>:

}

void timer_3division256Init(){
	TCCR3B = 0b00000100;	//set prescalar to 256 (0b100)
	TIMSK3 = 0b00000001;	//enable TOIE3, overflow interrupt
     926:	85 e0       	ldi	r24, 0x05	; 5
     928:	85 bd       	out	0x25, r24	; 37
     92a:	08 95       	ret

0000092c <TIM8_WriteTCNT0>:
void TIM8_WriteTCNT0(uint8_t i)
{
	unsigned char sreg;
	//uint8_t i;
	/* Save Global Interrupt Flag */
	sreg = SREG;
     92c:	9f b7       	in	r25, 0x3f	; 63
	/* Disable interrupts */
	cli();
     92e:	f8 94       	cli
	/* Set TCNTn to i */
	TCNT0 = i;
     930:	86 bd       	out	0x26, r24	; 38
	/* Restore Global Interrupt Flag */
	SREG = sreg;
     932:	9f bf       	out	0x3f, r25	; 63
	sei();
     934:	78 94       	sei
     936:	08 95       	ret

00000938 <TIM8_ReadTCNT0>:
unsigned int TIM8_ReadTCNT0(void)
{
	unsigned char sreg;
	uint8_t i;
	/* Save Global Interrupt Flag */
	sreg = SREG;
     938:	9f b7       	in	r25, 0x3f	; 63
	/* Disable interrupts */
	cli();
     93a:	f8 94       	cli
	/* Read TCNTn into i */
	i = TCNT0;
     93c:	86 b5       	in	r24, 0x26	; 38
	/* Restore Global Interrupt Flag */
	SREG = sreg;
     93e:	9f bf       	out	0x3f, r25	; 63
	sei();
     940:	78 94       	sei
	return i;
}
     942:	90 e0       	ldi	r25, 0x00	; 0
     944:	08 95       	ret

00000946 <TWI_Master_Initialise>:
    {
      msg[ i ] = TWI_buf[ i ];
    }
  }
  return( TWI_statusReg.lastTransOK );                                   
}
     946:	8c e0       	ldi	r24, 0x0C	; 12
     948:	80 93 b8 00 	sts	0x00B8, r24	; 0x8000b8 <__TEXT_REGION_LENGTH__+0x7000b8>
     94c:	8f ef       	ldi	r24, 0xFF	; 255
     94e:	80 93 bb 00 	sts	0x00BB, r24	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7000bb>
     952:	84 e0       	ldi	r24, 0x04	; 4
     954:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7000bc>
     958:	08 95       	ret

0000095a <TWI_Start_Transceiver_With_Data>:
     95a:	dc 01       	movw	r26, r24
     95c:	ec eb       	ldi	r30, 0xBC	; 188
     95e:	f0 e0       	ldi	r31, 0x00	; 0
     960:	90 81       	ld	r25, Z
     962:	90 fd       	sbrc	r25, 0
     964:	fd cf       	rjmp	.-6      	; 0x960 <TWI_Start_Transceiver_With_Data+0x6>
     966:	60 93 1a 03 	sts	0x031A, r22	; 0x80031a <TWI_msgSize>
     96a:	8c 91       	ld	r24, X
     96c:	80 93 1b 03 	sts	0x031B, r24	; 0x80031b <TWI_buf>
     970:	80 fd       	sbrc	r24, 0
     972:	0c c0       	rjmp	.+24     	; 0x98c <TWI_Start_Transceiver_With_Data+0x32>
     974:	62 30       	cpi	r22, 0x02	; 2
     976:	50 f0       	brcs	.+20     	; 0x98c <TWI_Start_Transceiver_With_Data+0x32>
     978:	fd 01       	movw	r30, r26
     97a:	31 96       	adiw	r30, 0x01	; 1
     97c:	ac e1       	ldi	r26, 0x1C	; 28
     97e:	b3 e0       	ldi	r27, 0x03	; 3
     980:	81 e0       	ldi	r24, 0x01	; 1
     982:	91 91       	ld	r25, Z+
     984:	9d 93       	st	X+, r25
     986:	8f 5f       	subi	r24, 0xFF	; 255
     988:	68 13       	cpse	r22, r24
     98a:	fb cf       	rjmp	.-10     	; 0x982 <TWI_Start_Transceiver_With_Data+0x28>
     98c:	10 92 19 03 	sts	0x0319, r1	; 0x800319 <TWI_statusReg>
     990:	88 ef       	ldi	r24, 0xF8	; 248
     992:	80 93 06 02 	sts	0x0206, r24	; 0x800206 <TWI_state>
     996:	85 ea       	ldi	r24, 0xA5	; 165
     998:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7000bc>
     99c:	08 95       	ret

0000099e <__vector_39>:
This function is the Interrupt Service Routine (ISR), and called when the TWI interrupt is triggered;
that is whenever a TWI event has occurred. This function should not be called directly from the main
application.
****************************************************************************/
ISR(TWI_vect)
{
     99e:	1f 92       	push	r1
     9a0:	0f 92       	push	r0
     9a2:	0f b6       	in	r0, 0x3f	; 63
     9a4:	0f 92       	push	r0
     9a6:	11 24       	eor	r1, r1
     9a8:	0b b6       	in	r0, 0x3b	; 59
     9aa:	0f 92       	push	r0
     9ac:	2f 93       	push	r18
     9ae:	3f 93       	push	r19
     9b0:	8f 93       	push	r24
     9b2:	9f 93       	push	r25
     9b4:	af 93       	push	r26
     9b6:	bf 93       	push	r27
     9b8:	ef 93       	push	r30
     9ba:	ff 93       	push	r31
  static unsigned char TWI_bufPtr;
  
  switch (TWSR)
     9bc:	e0 91 b9 00 	lds	r30, 0x00B9	; 0x8000b9 <__TEXT_REGION_LENGTH__+0x7000b9>
     9c0:	8e 2f       	mov	r24, r30
     9c2:	90 e0       	ldi	r25, 0x00	; 0
     9c4:	fc 01       	movw	r30, r24
     9c6:	38 97       	sbiw	r30, 0x08	; 8
     9c8:	e1 35       	cpi	r30, 0x51	; 81
     9ca:	f1 05       	cpc	r31, r1
     9cc:	08 f0       	brcs	.+2      	; 0x9d0 <__vector_39+0x32>
     9ce:	57 c0       	rjmp	.+174    	; 0xa7e <__vector_39+0xe0>
     9d0:	88 27       	eor	r24, r24
     9d2:	ee 58       	subi	r30, 0x8E	; 142
     9d4:	ff 4f       	sbci	r31, 0xFF	; 255
     9d6:	8f 4f       	sbci	r24, 0xFF	; 255
     9d8:	2b c2       	rjmp	.+1110   	; 0xe30 <__tablejump2__>
  {
    case TWI_START:             // START has been transmitted  
    case TWI_REP_START:         // Repeated START has been transmitted
      TWI_bufPtr = 0;                                     // Set buffer pointer to the TWI Address location
     9da:	10 92 18 03 	sts	0x0318, r1	; 0x800318 <TWI_bufPtr.1678>
    case TWI_MTX_ADR_ACK:       // SLA+W has been tramsmitted and ACK received
    case TWI_MTX_DATA_ACK:      // Data byte has been tramsmitted and ACK received
      if (TWI_bufPtr < TWI_msgSize)
     9de:	e0 91 18 03 	lds	r30, 0x0318	; 0x800318 <TWI_bufPtr.1678>
     9e2:	80 91 1a 03 	lds	r24, 0x031A	; 0x80031a <TWI_msgSize>
     9e6:	e8 17       	cp	r30, r24
     9e8:	70 f4       	brcc	.+28     	; 0xa06 <__vector_39+0x68>
      {
        TWDR = TWI_buf[TWI_bufPtr++];
     9ea:	81 e0       	ldi	r24, 0x01	; 1
     9ec:	8e 0f       	add	r24, r30
     9ee:	80 93 18 03 	sts	0x0318, r24	; 0x800318 <TWI_bufPtr.1678>
     9f2:	f0 e0       	ldi	r31, 0x00	; 0
     9f4:	e5 5e       	subi	r30, 0xE5	; 229
     9f6:	fc 4f       	sbci	r31, 0xFC	; 252
     9f8:	80 81       	ld	r24, Z
     9fa:	80 93 bb 00 	sts	0x00BB, r24	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7000bb>
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     9fe:	85 e8       	ldi	r24, 0x85	; 133
     a00:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7000bc>
     a04:	43 c0       	rjmp	.+134    	; 0xa8c <__vector_39+0xee>
               (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to send byte
               (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           //
               (0<<TWWC);                                 //  
      }else                    // Send STOP after last byte
      {
        TWI_statusReg.lastTransOK = TRUE;                 // Set status bits to completed successfully. 
     a06:	80 91 19 03 	lds	r24, 0x0319	; 0x800319 <TWI_statusReg>
     a0a:	81 60       	ori	r24, 0x01	; 1
     a0c:	80 93 19 03 	sts	0x0319, r24	; 0x800319 <TWI_statusReg>
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     a10:	84 e9       	ldi	r24, 0x94	; 148
     a12:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7000bc>
     a16:	3a c0       	rjmp	.+116    	; 0xa8c <__vector_39+0xee>
               (0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
               (0<<TWWC);                                 //
      }
      break;
    case TWI_MRX_DATA_ACK:      // Data byte has been received and ACK tramsmitted
      TWI_buf[TWI_bufPtr++] = TWDR;
     a18:	e0 91 18 03 	lds	r30, 0x0318	; 0x800318 <TWI_bufPtr.1678>
     a1c:	81 e0       	ldi	r24, 0x01	; 1
     a1e:	8e 0f       	add	r24, r30
     a20:	80 93 18 03 	sts	0x0318, r24	; 0x800318 <TWI_bufPtr.1678>
     a24:	80 91 bb 00 	lds	r24, 0x00BB	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7000bb>
     a28:	f0 e0       	ldi	r31, 0x00	; 0
     a2a:	e5 5e       	subi	r30, 0xE5	; 229
     a2c:	fc 4f       	sbci	r31, 0xFC	; 252
     a2e:	80 83       	st	Z, r24
    case TWI_MRX_ADR_ACK:       // SLA+R has been tramsmitted and ACK received
      if (TWI_bufPtr < (TWI_msgSize-1) )                  // Detect the last byte to NACK it.
     a30:	20 91 18 03 	lds	r18, 0x0318	; 0x800318 <TWI_bufPtr.1678>
     a34:	30 e0       	ldi	r19, 0x00	; 0
     a36:	80 91 1a 03 	lds	r24, 0x031A	; 0x80031a <TWI_msgSize>
     a3a:	90 e0       	ldi	r25, 0x00	; 0
     a3c:	01 97       	sbiw	r24, 0x01	; 1
     a3e:	28 17       	cp	r18, r24
     a40:	39 07       	cpc	r19, r25
     a42:	24 f4       	brge	.+8      	; 0xa4c <__vector_39+0xae>
      {
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     a44:	85 ec       	ldi	r24, 0xC5	; 197
     a46:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7000bc>
     a4a:	20 c0       	rjmp	.+64     	; 0xa8c <__vector_39+0xee>
               (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to read next byte
               (1<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send ACK after reception
               (0<<TWWC);                                 //  
      }else                    // Send NACK after next reception
      {
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     a4c:	85 e8       	ldi	r24, 0x85	; 133
     a4e:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7000bc>
     a52:	1c c0       	rjmp	.+56     	; 0xa8c <__vector_39+0xee>
               (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send NACK after reception
               (0<<TWWC);                                 // 
      }    
      break; 
    case TWI_MRX_DATA_NACK:     // Data byte has been received and NACK tramsmitted
      TWI_buf[TWI_bufPtr] = TWDR;
     a54:	80 91 bb 00 	lds	r24, 0x00BB	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7000bb>
     a58:	e0 91 18 03 	lds	r30, 0x0318	; 0x800318 <TWI_bufPtr.1678>
     a5c:	f0 e0       	ldi	r31, 0x00	; 0
     a5e:	e5 5e       	subi	r30, 0xE5	; 229
     a60:	fc 4f       	sbci	r31, 0xFC	; 252
     a62:	80 83       	st	Z, r24
      TWI_statusReg.lastTransOK = TRUE;                 // Set status bits to completed successfully. 
     a64:	80 91 19 03 	lds	r24, 0x0319	; 0x800319 <TWI_statusReg>
     a68:	81 60       	ori	r24, 0x01	; 1
     a6a:	80 93 19 03 	sts	0x0319, r24	; 0x800319 <TWI_statusReg>
      TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     a6e:	84 e9       	ldi	r24, 0x94	; 148
     a70:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7000bc>
             (0<<TWIE)|(1<<TWINT)|                      // Disable TWI Interrupt and clear the flag
             (0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
             (0<<TWWC);                                 //
      break;      
     a74:	0b c0       	rjmp	.+22     	; 0xa8c <__vector_39+0xee>
    case TWI_ARB_LOST:          // Arbitration lost
      TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     a76:	85 ea       	ldi	r24, 0xA5	; 165
     a78:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7000bc>
             (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag
             (0<<TWEA)|(1<<TWSTA)|(0<<TWSTO)|           // Initiate a (RE)START condition.
             (0<<TWWC);                                 //
      break;
     a7c:	07 c0       	rjmp	.+14     	; 0xa8c <__vector_39+0xee>
    case TWI_MRX_ADR_NACK:      // SLA+R has been tramsmitted and NACK received    
    case TWI_MTX_DATA_NACK:     // Data byte has been tramsmitted and NACK received
//    case TWI_NO_STATE              // No relevant state information available; TWINT = 0
    case TWI_BUS_ERROR:         // Bus error due to an illegal START or STOP condition
    default:     
      TWI_state = TWSR;                                 // Store TWSR and automatically sets clears noErrors bit.
     a7e:	80 91 b9 00 	lds	r24, 0x00B9	; 0x8000b9 <__TEXT_REGION_LENGTH__+0x7000b9>
     a82:	80 93 06 02 	sts	0x0206, r24	; 0x800206 <TWI_state>
                                                        // Reset TWI Interface
      TWCR = (1<<TWEN)|                                 // Enable TWI-interface and release TWI pins
     a86:	84 e0       	ldi	r24, 0x04	; 4
     a88:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7000bc>
             (0<<TWIE)|(0<<TWINT)|                      // Disable Interupt
             (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // No Signal requests
             (0<<TWWC);                                 //
  }
}
     a8c:	ff 91       	pop	r31
     a8e:	ef 91       	pop	r30
     a90:	bf 91       	pop	r27
     a92:	af 91       	pop	r26
     a94:	9f 91       	pop	r25
     a96:	8f 91       	pop	r24
     a98:	3f 91       	pop	r19
     a9a:	2f 91       	pop	r18
     a9c:	0f 90       	pop	r0
     a9e:	0b be       	out	0x3b, r0	; 59
     aa0:	0f 90       	pop	r0
     aa2:	0f be       	out	0x3f, r0	; 63
     aa4:	0f 90       	pop	r0
     aa6:	1f 90       	pop	r1
     aa8:	18 95       	reti

00000aaa <UART_transmit>:
#include <util/delay.h>
#include "uart.h"

void UART_transmit(unsigned char data) {
	// Wait for empty transmit buffer
	while ( ! (UCSR0A & (1<<UDRE0))) {
     aaa:	e0 ec       	ldi	r30, 0xC0	; 192
     aac:	f0 e0       	ldi	r31, 0x00	; 0
     aae:	90 81       	ld	r25, Z
     ab0:	95 ff       	sbrs	r25, 5
     ab2:	fd cf       	rjmp	.-6      	; 0xaae <UART_transmit+0x4>
		// waiting...
	}
	// Put data into buffer, sends the data
	UDR0 = data;
     ab4:	80 93 c6 00 	sts	0x00C6, r24	; 0x8000c6 <__TEXT_REGION_LENGTH__+0x7000c6>
     ab8:	08 95       	ret

00000aba <UART_receive>:
}

unsigned char UART_receive(void) {
	// Wait for data to be received
	while(!(UCSR0A & (1 << RXC0))) {
     aba:	e0 ec       	ldi	r30, 0xC0	; 192
     abc:	f0 e0       	ldi	r31, 0x00	; 0
     abe:	80 81       	ld	r24, Z
     ac0:	88 23       	and	r24, r24
     ac2:	ec f7       	brge	.-6      	; 0xabe <UART_receive+0x4>
		// wait...
	}
	return UDR0;
     ac4:	80 91 c6 00 	lds	r24, 0x00C6	; 0x8000c6 <__TEXT_REGION_LENGTH__+0x7000c6>
	
}
     ac8:	08 95       	ret

00000aca <UART_init>:

void UART_init(unsigned int ubrr) {
	// Set baud rate
	UBRR0H = ubrr>>8;
     aca:	90 93 c5 00 	sts	0x00C5, r25	; 0x8000c5 <__TEXT_REGION_LENGTH__+0x7000c5>
	UBRR0L = ubrr;
     ace:	80 93 c4 00 	sts	0x00C4, r24	; 0x8000c4 <__TEXT_REGION_LENGTH__+0x7000c4>
	
	// Enable receiver and transmitter
	UCSR0B = (1<<RXEN0) | (1<<TXEN0);
     ad2:	88 e1       	ldi	r24, 0x18	; 24
     ad4:	80 93 c1 00 	sts	0x00C1, r24	; 0x8000c1 <__TEXT_REGION_LENGTH__+0x7000c1>
	
	// Set frame format: 8data, 2stop bit
	UCSR0C = (1<<USBS0) | (3<<UCSZ00);
     ad8:	8e e0       	ldi	r24, 0x0E	; 14
     ada:	80 93 c2 00 	sts	0x00C2, r24	; 0x8000c2 <__TEXT_REGION_LENGTH__+0x7000c2>
	
	fdevopen(UART_transmit, UART_receive);
     ade:	6d e5       	ldi	r22, 0x5D	; 93
     ae0:	75 e0       	ldi	r23, 0x05	; 5
     ae2:	85 e5       	ldi	r24, 0x55	; 85
     ae4:	95 e0       	ldi	r25, 0x05	; 5
     ae6:	ac c1       	rjmp	.+856    	; 0xe40 <fdevopen>
     ae8:	08 95       	ret

00000aea <main>:
#define MYUBRR 103

int main(void)
{
	
	UART_init(MYUBRR);
     aea:	87 e6       	ldi	r24, 0x67	; 103
     aec:	90 e0       	ldi	r25, 0x00	; 0
     aee:	ed df       	rcall	.-38     	; 0xaca <UART_init>
	printf("Node 2 starting...\n\r");
     af0:	8f ef       	ldi	r24, 0xFF	; 255
     af2:	92 e0       	ldi	r25, 0x02	; 2
     af4:	9f 93       	push	r25
     af6:	8f 93       	push	r24
	INTERRUPT_init();
     af8:	ed d1       	rcall	.+986    	; 0xed4 <printf>
	CAN_init(MODE_NORMAL);
     afa:	20 dc       	rcall	.-1984   	; 0x33c <INTERRUPT_init>
	PWM_init();
     afc:	80 e0       	ldi	r24, 0x00	; 0
	IR_init();
     afe:	64 db       	rcall	.-2360   	; 0x1c8 <CAN_init>
     b00:	bc de       	rcall	.-648    	; 0x87a <PWM_init>
	MOTOR_init();
     b02:	1d dd       	rcall	.-1478   	; 0x53e <IR_init>
     b04:	79 dd       	rcall	.-1294   	; 0x5f8 <MOTOR_init>
	timer_0division1024Init();
     b06:	0f df       	rcall	.-482    	; 0x926 <timer_0division1024Init>
     b08:	e9 dd       	rcall	.-1070   	; 0x6dc <MOTOR_control>
	MOTOR_control();
     b0a:	0f 90       	pop	r0
     b0c:	0f 90       	pop	r0
     b0e:	2f ef       	ldi	r18, 0xFF	; 255
     b10:	80 e7       	ldi	r24, 0x70	; 112
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     b12:	92 e0       	ldi	r25, 0x02	; 2
     b14:	21 50       	subi	r18, 0x01	; 1
     b16:	80 40       	sbci	r24, 0x00	; 0
     b18:	90 40       	sbci	r25, 0x00	; 0
     b1a:	e1 f7       	brne	.-8      	; 0xb14 <main+0x2a>
     b1c:	00 c0       	rjmp	.+0      	; 0xb1e <main+0x34>
     b1e:	00 00       	nop
     b20:	f6 cf       	rjmp	.-20     	; 0xb0e <main+0x24>

00000b22 <__subsf3>:
     b22:	50 58       	subi	r21, 0x80	; 128

00000b24 <__addsf3>:
     b24:	bb 27       	eor	r27, r27
     b26:	aa 27       	eor	r26, r26
     b28:	0e d0       	rcall	.+28     	; 0xb46 <__addsf3x>
     b2a:	e5 c0       	rjmp	.+458    	; 0xcf6 <__fp_round>
     b2c:	d6 d0       	rcall	.+428    	; 0xcda <__fp_pscA>
     b2e:	30 f0       	brcs	.+12     	; 0xb3c <__addsf3+0x18>
     b30:	db d0       	rcall	.+438    	; 0xce8 <__fp_pscB>
     b32:	20 f0       	brcs	.+8      	; 0xb3c <__addsf3+0x18>
     b34:	31 f4       	brne	.+12     	; 0xb42 <__addsf3+0x1e>
     b36:	9f 3f       	cpi	r25, 0xFF	; 255
     b38:	11 f4       	brne	.+4      	; 0xb3e <__addsf3+0x1a>
     b3a:	1e f4       	brtc	.+6      	; 0xb42 <__addsf3+0x1e>
     b3c:	cb c0       	rjmp	.+406    	; 0xcd4 <__fp_nan>
     b3e:	0e f4       	brtc	.+2      	; 0xb42 <__addsf3+0x1e>
     b40:	e0 95       	com	r30
     b42:	e7 fb       	bst	r30, 7
     b44:	c1 c0       	rjmp	.+386    	; 0xcc8 <__fp_inf>

00000b46 <__addsf3x>:
     b46:	e9 2f       	mov	r30, r25
     b48:	e7 d0       	rcall	.+462    	; 0xd18 <__fp_split3>
     b4a:	80 f3       	brcs	.-32     	; 0xb2c <__addsf3+0x8>
     b4c:	ba 17       	cp	r27, r26
     b4e:	62 07       	cpc	r22, r18
     b50:	73 07       	cpc	r23, r19
     b52:	84 07       	cpc	r24, r20
     b54:	95 07       	cpc	r25, r21
     b56:	18 f0       	brcs	.+6      	; 0xb5e <__addsf3x+0x18>
     b58:	71 f4       	brne	.+28     	; 0xb76 <__addsf3x+0x30>
     b5a:	9e f5       	brtc	.+102    	; 0xbc2 <__addsf3x+0x7c>
     b5c:	ff c0       	rjmp	.+510    	; 0xd5c <__fp_zero>
     b5e:	0e f4       	brtc	.+2      	; 0xb62 <__addsf3x+0x1c>
     b60:	e0 95       	com	r30
     b62:	0b 2e       	mov	r0, r27
     b64:	ba 2f       	mov	r27, r26
     b66:	a0 2d       	mov	r26, r0
     b68:	0b 01       	movw	r0, r22
     b6a:	b9 01       	movw	r22, r18
     b6c:	90 01       	movw	r18, r0
     b6e:	0c 01       	movw	r0, r24
     b70:	ca 01       	movw	r24, r20
     b72:	a0 01       	movw	r20, r0
     b74:	11 24       	eor	r1, r1
     b76:	ff 27       	eor	r31, r31
     b78:	59 1b       	sub	r21, r25
     b7a:	99 f0       	breq	.+38     	; 0xba2 <__addsf3x+0x5c>
     b7c:	59 3f       	cpi	r21, 0xF9	; 249
     b7e:	50 f4       	brcc	.+20     	; 0xb94 <__addsf3x+0x4e>
     b80:	50 3e       	cpi	r21, 0xE0	; 224
     b82:	68 f1       	brcs	.+90     	; 0xbde <__addsf3x+0x98>
     b84:	1a 16       	cp	r1, r26
     b86:	f0 40       	sbci	r31, 0x00	; 0
     b88:	a2 2f       	mov	r26, r18
     b8a:	23 2f       	mov	r18, r19
     b8c:	34 2f       	mov	r19, r20
     b8e:	44 27       	eor	r20, r20
     b90:	58 5f       	subi	r21, 0xF8	; 248
     b92:	f3 cf       	rjmp	.-26     	; 0xb7a <__addsf3x+0x34>
     b94:	46 95       	lsr	r20
     b96:	37 95       	ror	r19
     b98:	27 95       	ror	r18
     b9a:	a7 95       	ror	r26
     b9c:	f0 40       	sbci	r31, 0x00	; 0
     b9e:	53 95       	inc	r21
     ba0:	c9 f7       	brne	.-14     	; 0xb94 <__addsf3x+0x4e>
     ba2:	7e f4       	brtc	.+30     	; 0xbc2 <__addsf3x+0x7c>
     ba4:	1f 16       	cp	r1, r31
     ba6:	ba 0b       	sbc	r27, r26
     ba8:	62 0b       	sbc	r22, r18
     baa:	73 0b       	sbc	r23, r19
     bac:	84 0b       	sbc	r24, r20
     bae:	ba f0       	brmi	.+46     	; 0xbde <__addsf3x+0x98>
     bb0:	91 50       	subi	r25, 0x01	; 1
     bb2:	a1 f0       	breq	.+40     	; 0xbdc <__addsf3x+0x96>
     bb4:	ff 0f       	add	r31, r31
     bb6:	bb 1f       	adc	r27, r27
     bb8:	66 1f       	adc	r22, r22
     bba:	77 1f       	adc	r23, r23
     bbc:	88 1f       	adc	r24, r24
     bbe:	c2 f7       	brpl	.-16     	; 0xbb0 <__addsf3x+0x6a>
     bc0:	0e c0       	rjmp	.+28     	; 0xbde <__addsf3x+0x98>
     bc2:	ba 0f       	add	r27, r26
     bc4:	62 1f       	adc	r22, r18
     bc6:	73 1f       	adc	r23, r19
     bc8:	84 1f       	adc	r24, r20
     bca:	48 f4       	brcc	.+18     	; 0xbde <__addsf3x+0x98>
     bcc:	87 95       	ror	r24
     bce:	77 95       	ror	r23
     bd0:	67 95       	ror	r22
     bd2:	b7 95       	ror	r27
     bd4:	f7 95       	ror	r31
     bd6:	9e 3f       	cpi	r25, 0xFE	; 254
     bd8:	08 f0       	brcs	.+2      	; 0xbdc <__addsf3x+0x96>
     bda:	b3 cf       	rjmp	.-154    	; 0xb42 <__addsf3+0x1e>
     bdc:	93 95       	inc	r25
     bde:	88 0f       	add	r24, r24
     be0:	08 f0       	brcs	.+2      	; 0xbe4 <__addsf3x+0x9e>
     be2:	99 27       	eor	r25, r25
     be4:	ee 0f       	add	r30, r30
     be6:	97 95       	ror	r25
     be8:	87 95       	ror	r24
     bea:	08 95       	ret

00000bec <__fixsfsi>:
     bec:	04 d0       	rcall	.+8      	; 0xbf6 <__fixunssfsi>
     bee:	68 94       	set
     bf0:	b1 11       	cpse	r27, r1
     bf2:	b5 c0       	rjmp	.+362    	; 0xd5e <__fp_szero>
     bf4:	08 95       	ret

00000bf6 <__fixunssfsi>:
     bf6:	98 d0       	rcall	.+304    	; 0xd28 <__fp_splitA>
     bf8:	88 f0       	brcs	.+34     	; 0xc1c <__fixunssfsi+0x26>
     bfa:	9f 57       	subi	r25, 0x7F	; 127
     bfc:	90 f0       	brcs	.+36     	; 0xc22 <__fixunssfsi+0x2c>
     bfe:	b9 2f       	mov	r27, r25
     c00:	99 27       	eor	r25, r25
     c02:	b7 51       	subi	r27, 0x17	; 23
     c04:	a0 f0       	brcs	.+40     	; 0xc2e <__fixunssfsi+0x38>
     c06:	d1 f0       	breq	.+52     	; 0xc3c <__fixunssfsi+0x46>
     c08:	66 0f       	add	r22, r22
     c0a:	77 1f       	adc	r23, r23
     c0c:	88 1f       	adc	r24, r24
     c0e:	99 1f       	adc	r25, r25
     c10:	1a f0       	brmi	.+6      	; 0xc18 <__fixunssfsi+0x22>
     c12:	ba 95       	dec	r27
     c14:	c9 f7       	brne	.-14     	; 0xc08 <__fixunssfsi+0x12>
     c16:	12 c0       	rjmp	.+36     	; 0xc3c <__fixunssfsi+0x46>
     c18:	b1 30       	cpi	r27, 0x01	; 1
     c1a:	81 f0       	breq	.+32     	; 0xc3c <__fixunssfsi+0x46>
     c1c:	9f d0       	rcall	.+318    	; 0xd5c <__fp_zero>
     c1e:	b1 e0       	ldi	r27, 0x01	; 1
     c20:	08 95       	ret
     c22:	9c c0       	rjmp	.+312    	; 0xd5c <__fp_zero>
     c24:	67 2f       	mov	r22, r23
     c26:	78 2f       	mov	r23, r24
     c28:	88 27       	eor	r24, r24
     c2a:	b8 5f       	subi	r27, 0xF8	; 248
     c2c:	39 f0       	breq	.+14     	; 0xc3c <__fixunssfsi+0x46>
     c2e:	b9 3f       	cpi	r27, 0xF9	; 249
     c30:	cc f3       	brlt	.-14     	; 0xc24 <__fixunssfsi+0x2e>
     c32:	86 95       	lsr	r24
     c34:	77 95       	ror	r23
     c36:	67 95       	ror	r22
     c38:	b3 95       	inc	r27
     c3a:	d9 f7       	brne	.-10     	; 0xc32 <__fixunssfsi+0x3c>
     c3c:	3e f4       	brtc	.+14     	; 0xc4c <__fixunssfsi+0x56>
     c3e:	90 95       	com	r25
     c40:	80 95       	com	r24
     c42:	70 95       	com	r23
     c44:	61 95       	neg	r22
     c46:	7f 4f       	sbci	r23, 0xFF	; 255
     c48:	8f 4f       	sbci	r24, 0xFF	; 255
     c4a:	9f 4f       	sbci	r25, 0xFF	; 255
     c4c:	08 95       	ret

00000c4e <__floatunsisf>:
     c4e:	e8 94       	clt
     c50:	09 c0       	rjmp	.+18     	; 0xc64 <__floatsisf+0x12>

00000c52 <__floatsisf>:
     c52:	97 fb       	bst	r25, 7
     c54:	3e f4       	brtc	.+14     	; 0xc64 <__floatsisf+0x12>
     c56:	90 95       	com	r25
     c58:	80 95       	com	r24
     c5a:	70 95       	com	r23
     c5c:	61 95       	neg	r22
     c5e:	7f 4f       	sbci	r23, 0xFF	; 255
     c60:	8f 4f       	sbci	r24, 0xFF	; 255
     c62:	9f 4f       	sbci	r25, 0xFF	; 255
     c64:	99 23       	and	r25, r25
     c66:	a9 f0       	breq	.+42     	; 0xc92 <__floatsisf+0x40>
     c68:	f9 2f       	mov	r31, r25
     c6a:	96 e9       	ldi	r25, 0x96	; 150
     c6c:	bb 27       	eor	r27, r27
     c6e:	93 95       	inc	r25
     c70:	f6 95       	lsr	r31
     c72:	87 95       	ror	r24
     c74:	77 95       	ror	r23
     c76:	67 95       	ror	r22
     c78:	b7 95       	ror	r27
     c7a:	f1 11       	cpse	r31, r1
     c7c:	f8 cf       	rjmp	.-16     	; 0xc6e <__floatsisf+0x1c>
     c7e:	fa f4       	brpl	.+62     	; 0xcbe <__floatsisf+0x6c>
     c80:	bb 0f       	add	r27, r27
     c82:	11 f4       	brne	.+4      	; 0xc88 <__floatsisf+0x36>
     c84:	60 ff       	sbrs	r22, 0
     c86:	1b c0       	rjmp	.+54     	; 0xcbe <__floatsisf+0x6c>
     c88:	6f 5f       	subi	r22, 0xFF	; 255
     c8a:	7f 4f       	sbci	r23, 0xFF	; 255
     c8c:	8f 4f       	sbci	r24, 0xFF	; 255
     c8e:	9f 4f       	sbci	r25, 0xFF	; 255
     c90:	16 c0       	rjmp	.+44     	; 0xcbe <__floatsisf+0x6c>
     c92:	88 23       	and	r24, r24
     c94:	11 f0       	breq	.+4      	; 0xc9a <__floatsisf+0x48>
     c96:	96 e9       	ldi	r25, 0x96	; 150
     c98:	11 c0       	rjmp	.+34     	; 0xcbc <__floatsisf+0x6a>
     c9a:	77 23       	and	r23, r23
     c9c:	21 f0       	breq	.+8      	; 0xca6 <__floatsisf+0x54>
     c9e:	9e e8       	ldi	r25, 0x8E	; 142
     ca0:	87 2f       	mov	r24, r23
     ca2:	76 2f       	mov	r23, r22
     ca4:	05 c0       	rjmp	.+10     	; 0xcb0 <__floatsisf+0x5e>
     ca6:	66 23       	and	r22, r22
     ca8:	71 f0       	breq	.+28     	; 0xcc6 <__floatsisf+0x74>
     caa:	96 e8       	ldi	r25, 0x86	; 134
     cac:	86 2f       	mov	r24, r22
     cae:	70 e0       	ldi	r23, 0x00	; 0
     cb0:	60 e0       	ldi	r22, 0x00	; 0
     cb2:	2a f0       	brmi	.+10     	; 0xcbe <__floatsisf+0x6c>
     cb4:	9a 95       	dec	r25
     cb6:	66 0f       	add	r22, r22
     cb8:	77 1f       	adc	r23, r23
     cba:	88 1f       	adc	r24, r24
     cbc:	da f7       	brpl	.-10     	; 0xcb4 <__floatsisf+0x62>
     cbe:	88 0f       	add	r24, r24
     cc0:	96 95       	lsr	r25
     cc2:	87 95       	ror	r24
     cc4:	97 f9       	bld	r25, 7
     cc6:	08 95       	ret

00000cc8 <__fp_inf>:
     cc8:	97 f9       	bld	r25, 7
     cca:	9f 67       	ori	r25, 0x7F	; 127
     ccc:	80 e8       	ldi	r24, 0x80	; 128
     cce:	70 e0       	ldi	r23, 0x00	; 0
     cd0:	60 e0       	ldi	r22, 0x00	; 0
     cd2:	08 95       	ret

00000cd4 <__fp_nan>:
     cd4:	9f ef       	ldi	r25, 0xFF	; 255
     cd6:	80 ec       	ldi	r24, 0xC0	; 192
     cd8:	08 95       	ret

00000cda <__fp_pscA>:
     cda:	00 24       	eor	r0, r0
     cdc:	0a 94       	dec	r0
     cde:	16 16       	cp	r1, r22
     ce0:	17 06       	cpc	r1, r23
     ce2:	18 06       	cpc	r1, r24
     ce4:	09 06       	cpc	r0, r25
     ce6:	08 95       	ret

00000ce8 <__fp_pscB>:
     ce8:	00 24       	eor	r0, r0
     cea:	0a 94       	dec	r0
     cec:	12 16       	cp	r1, r18
     cee:	13 06       	cpc	r1, r19
     cf0:	14 06       	cpc	r1, r20
     cf2:	05 06       	cpc	r0, r21
     cf4:	08 95       	ret

00000cf6 <__fp_round>:
     cf6:	09 2e       	mov	r0, r25
     cf8:	03 94       	inc	r0
     cfa:	00 0c       	add	r0, r0
     cfc:	11 f4       	brne	.+4      	; 0xd02 <__fp_round+0xc>
     cfe:	88 23       	and	r24, r24
     d00:	52 f0       	brmi	.+20     	; 0xd16 <__fp_round+0x20>
     d02:	bb 0f       	add	r27, r27
     d04:	40 f4       	brcc	.+16     	; 0xd16 <__fp_round+0x20>
     d06:	bf 2b       	or	r27, r31
     d08:	11 f4       	brne	.+4      	; 0xd0e <__fp_round+0x18>
     d0a:	60 ff       	sbrs	r22, 0
     d0c:	04 c0       	rjmp	.+8      	; 0xd16 <__fp_round+0x20>
     d0e:	6f 5f       	subi	r22, 0xFF	; 255
     d10:	7f 4f       	sbci	r23, 0xFF	; 255
     d12:	8f 4f       	sbci	r24, 0xFF	; 255
     d14:	9f 4f       	sbci	r25, 0xFF	; 255
     d16:	08 95       	ret

00000d18 <__fp_split3>:
     d18:	57 fd       	sbrc	r21, 7
     d1a:	90 58       	subi	r25, 0x80	; 128
     d1c:	44 0f       	add	r20, r20
     d1e:	55 1f       	adc	r21, r21
     d20:	59 f0       	breq	.+22     	; 0xd38 <__fp_splitA+0x10>
     d22:	5f 3f       	cpi	r21, 0xFF	; 255
     d24:	71 f0       	breq	.+28     	; 0xd42 <__fp_splitA+0x1a>
     d26:	47 95       	ror	r20

00000d28 <__fp_splitA>:
     d28:	88 0f       	add	r24, r24
     d2a:	97 fb       	bst	r25, 7
     d2c:	99 1f       	adc	r25, r25
     d2e:	61 f0       	breq	.+24     	; 0xd48 <__fp_splitA+0x20>
     d30:	9f 3f       	cpi	r25, 0xFF	; 255
     d32:	79 f0       	breq	.+30     	; 0xd52 <__fp_splitA+0x2a>
     d34:	87 95       	ror	r24
     d36:	08 95       	ret
     d38:	12 16       	cp	r1, r18
     d3a:	13 06       	cpc	r1, r19
     d3c:	14 06       	cpc	r1, r20
     d3e:	55 1f       	adc	r21, r21
     d40:	f2 cf       	rjmp	.-28     	; 0xd26 <__fp_split3+0xe>
     d42:	46 95       	lsr	r20
     d44:	f1 df       	rcall	.-30     	; 0xd28 <__fp_splitA>
     d46:	08 c0       	rjmp	.+16     	; 0xd58 <__fp_splitA+0x30>
     d48:	16 16       	cp	r1, r22
     d4a:	17 06       	cpc	r1, r23
     d4c:	18 06       	cpc	r1, r24
     d4e:	99 1f       	adc	r25, r25
     d50:	f1 cf       	rjmp	.-30     	; 0xd34 <__fp_splitA+0xc>
     d52:	86 95       	lsr	r24
     d54:	71 05       	cpc	r23, r1
     d56:	61 05       	cpc	r22, r1
     d58:	08 94       	sec
     d5a:	08 95       	ret

00000d5c <__fp_zero>:
     d5c:	e8 94       	clt

00000d5e <__fp_szero>:
     d5e:	bb 27       	eor	r27, r27
     d60:	66 27       	eor	r22, r22
     d62:	77 27       	eor	r23, r23
     d64:	cb 01       	movw	r24, r22
     d66:	97 f9       	bld	r25, 7
     d68:	08 95       	ret

00000d6a <__mulsf3>:
     d6a:	0b d0       	rcall	.+22     	; 0xd82 <__mulsf3x>
     d6c:	c4 cf       	rjmp	.-120    	; 0xcf6 <__fp_round>
     d6e:	b5 df       	rcall	.-150    	; 0xcda <__fp_pscA>
     d70:	28 f0       	brcs	.+10     	; 0xd7c <__mulsf3+0x12>
     d72:	ba df       	rcall	.-140    	; 0xce8 <__fp_pscB>
     d74:	18 f0       	brcs	.+6      	; 0xd7c <__mulsf3+0x12>
     d76:	95 23       	and	r25, r21
     d78:	09 f0       	breq	.+2      	; 0xd7c <__mulsf3+0x12>
     d7a:	a6 cf       	rjmp	.-180    	; 0xcc8 <__fp_inf>
     d7c:	ab cf       	rjmp	.-170    	; 0xcd4 <__fp_nan>
     d7e:	11 24       	eor	r1, r1
     d80:	ee cf       	rjmp	.-36     	; 0xd5e <__fp_szero>

00000d82 <__mulsf3x>:
     d82:	ca df       	rcall	.-108    	; 0xd18 <__fp_split3>
     d84:	a0 f3       	brcs	.-24     	; 0xd6e <__mulsf3+0x4>

00000d86 <__mulsf3_pse>:
     d86:	95 9f       	mul	r25, r21
     d88:	d1 f3       	breq	.-12     	; 0xd7e <__mulsf3+0x14>
     d8a:	95 0f       	add	r25, r21
     d8c:	50 e0       	ldi	r21, 0x00	; 0
     d8e:	55 1f       	adc	r21, r21
     d90:	62 9f       	mul	r22, r18
     d92:	f0 01       	movw	r30, r0
     d94:	72 9f       	mul	r23, r18
     d96:	bb 27       	eor	r27, r27
     d98:	f0 0d       	add	r31, r0
     d9a:	b1 1d       	adc	r27, r1
     d9c:	63 9f       	mul	r22, r19
     d9e:	aa 27       	eor	r26, r26
     da0:	f0 0d       	add	r31, r0
     da2:	b1 1d       	adc	r27, r1
     da4:	aa 1f       	adc	r26, r26
     da6:	64 9f       	mul	r22, r20
     da8:	66 27       	eor	r22, r22
     daa:	b0 0d       	add	r27, r0
     dac:	a1 1d       	adc	r26, r1
     dae:	66 1f       	adc	r22, r22
     db0:	82 9f       	mul	r24, r18
     db2:	22 27       	eor	r18, r18
     db4:	b0 0d       	add	r27, r0
     db6:	a1 1d       	adc	r26, r1
     db8:	62 1f       	adc	r22, r18
     dba:	73 9f       	mul	r23, r19
     dbc:	b0 0d       	add	r27, r0
     dbe:	a1 1d       	adc	r26, r1
     dc0:	62 1f       	adc	r22, r18
     dc2:	83 9f       	mul	r24, r19
     dc4:	a0 0d       	add	r26, r0
     dc6:	61 1d       	adc	r22, r1
     dc8:	22 1f       	adc	r18, r18
     dca:	74 9f       	mul	r23, r20
     dcc:	33 27       	eor	r19, r19
     dce:	a0 0d       	add	r26, r0
     dd0:	61 1d       	adc	r22, r1
     dd2:	23 1f       	adc	r18, r19
     dd4:	84 9f       	mul	r24, r20
     dd6:	60 0d       	add	r22, r0
     dd8:	21 1d       	adc	r18, r1
     dda:	82 2f       	mov	r24, r18
     ddc:	76 2f       	mov	r23, r22
     dde:	6a 2f       	mov	r22, r26
     de0:	11 24       	eor	r1, r1
     de2:	9f 57       	subi	r25, 0x7F	; 127
     de4:	50 40       	sbci	r21, 0x00	; 0
     de6:	8a f0       	brmi	.+34     	; 0xe0a <__mulsf3_pse+0x84>
     de8:	e1 f0       	breq	.+56     	; 0xe22 <__mulsf3_pse+0x9c>
     dea:	88 23       	and	r24, r24
     dec:	4a f0       	brmi	.+18     	; 0xe00 <__mulsf3_pse+0x7a>
     dee:	ee 0f       	add	r30, r30
     df0:	ff 1f       	adc	r31, r31
     df2:	bb 1f       	adc	r27, r27
     df4:	66 1f       	adc	r22, r22
     df6:	77 1f       	adc	r23, r23
     df8:	88 1f       	adc	r24, r24
     dfa:	91 50       	subi	r25, 0x01	; 1
     dfc:	50 40       	sbci	r21, 0x00	; 0
     dfe:	a9 f7       	brne	.-22     	; 0xdea <__mulsf3_pse+0x64>
     e00:	9e 3f       	cpi	r25, 0xFE	; 254
     e02:	51 05       	cpc	r21, r1
     e04:	70 f0       	brcs	.+28     	; 0xe22 <__mulsf3_pse+0x9c>
     e06:	60 cf       	rjmp	.-320    	; 0xcc8 <__fp_inf>
     e08:	aa cf       	rjmp	.-172    	; 0xd5e <__fp_szero>
     e0a:	5f 3f       	cpi	r21, 0xFF	; 255
     e0c:	ec f3       	brlt	.-6      	; 0xe08 <__mulsf3_pse+0x82>
     e0e:	98 3e       	cpi	r25, 0xE8	; 232
     e10:	dc f3       	brlt	.-10     	; 0xe08 <__mulsf3_pse+0x82>
     e12:	86 95       	lsr	r24
     e14:	77 95       	ror	r23
     e16:	67 95       	ror	r22
     e18:	b7 95       	ror	r27
     e1a:	f7 95       	ror	r31
     e1c:	e7 95       	ror	r30
     e1e:	9f 5f       	subi	r25, 0xFF	; 255
     e20:	c1 f7       	brne	.-16     	; 0xe12 <__mulsf3_pse+0x8c>
     e22:	fe 2b       	or	r31, r30
     e24:	88 0f       	add	r24, r24
     e26:	91 1d       	adc	r25, r1
     e28:	96 95       	lsr	r25
     e2a:	87 95       	ror	r24
     e2c:	97 f9       	bld	r25, 7
     e2e:	08 95       	ret

00000e30 <__tablejump2__>:
     e30:	ee 0f       	add	r30, r30
     e32:	ff 1f       	adc	r31, r31
     e34:	88 1f       	adc	r24, r24
     e36:	8b bf       	out	0x3b, r24	; 59
     e38:	07 90       	elpm	r0, Z+
     e3a:	f6 91       	elpm	r31, Z
     e3c:	e0 2d       	mov	r30, r0
     e3e:	19 94       	eijmp

00000e40 <fdevopen>:
     e40:	0f 93       	push	r16
     e42:	1f 93       	push	r17
     e44:	cf 93       	push	r28
     e46:	df 93       	push	r29
     e48:	00 97       	sbiw	r24, 0x00	; 0
     e4a:	31 f4       	brne	.+12     	; 0xe58 <fdevopen+0x18>
     e4c:	61 15       	cp	r22, r1
     e4e:	71 05       	cpc	r23, r1
     e50:	19 f4       	brne	.+6      	; 0xe58 <fdevopen+0x18>
     e52:	80 e0       	ldi	r24, 0x00	; 0
     e54:	90 e0       	ldi	r25, 0x00	; 0
     e56:	39 c0       	rjmp	.+114    	; 0xeca <fdevopen+0x8a>
     e58:	8b 01       	movw	r16, r22
     e5a:	ec 01       	movw	r28, r24
     e5c:	6e e0       	ldi	r22, 0x0E	; 14
     e5e:	70 e0       	ldi	r23, 0x00	; 0
     e60:	81 e0       	ldi	r24, 0x01	; 1
     e62:	90 e0       	ldi	r25, 0x00	; 0
     e64:	47 d2       	rcall	.+1166   	; 0x12f4 <calloc>
     e66:	fc 01       	movw	r30, r24
     e68:	89 2b       	or	r24, r25
     e6a:	99 f3       	breq	.-26     	; 0xe52 <fdevopen+0x12>
     e6c:	80 e8       	ldi	r24, 0x80	; 128
     e6e:	83 83       	std	Z+3, r24	; 0x03
     e70:	01 15       	cp	r16, r1
     e72:	11 05       	cpc	r17, r1
     e74:	71 f0       	breq	.+28     	; 0xe92 <fdevopen+0x52>
     e76:	13 87       	std	Z+11, r17	; 0x0b
     e78:	02 87       	std	Z+10, r16	; 0x0a
     e7a:	81 e8       	ldi	r24, 0x81	; 129
     e7c:	83 83       	std	Z+3, r24	; 0x03
     e7e:	80 91 20 03 	lds	r24, 0x0320	; 0x800320 <__iob>
     e82:	90 91 21 03 	lds	r25, 0x0321	; 0x800321 <__iob+0x1>
     e86:	89 2b       	or	r24, r25
     e88:	21 f4       	brne	.+8      	; 0xe92 <fdevopen+0x52>
     e8a:	f0 93 21 03 	sts	0x0321, r31	; 0x800321 <__iob+0x1>
     e8e:	e0 93 20 03 	sts	0x0320, r30	; 0x800320 <__iob>
     e92:	20 97       	sbiw	r28, 0x00	; 0
     e94:	c9 f0       	breq	.+50     	; 0xec8 <fdevopen+0x88>
     e96:	d1 87       	std	Z+9, r29	; 0x09
     e98:	c0 87       	std	Z+8, r28	; 0x08
     e9a:	83 81       	ldd	r24, Z+3	; 0x03
     e9c:	82 60       	ori	r24, 0x02	; 2
     e9e:	83 83       	std	Z+3, r24	; 0x03
     ea0:	80 91 22 03 	lds	r24, 0x0322	; 0x800322 <__iob+0x2>
     ea4:	90 91 23 03 	lds	r25, 0x0323	; 0x800323 <__iob+0x3>
     ea8:	89 2b       	or	r24, r25
     eaa:	71 f4       	brne	.+28     	; 0xec8 <fdevopen+0x88>
     eac:	f0 93 23 03 	sts	0x0323, r31	; 0x800323 <__iob+0x3>
     eb0:	e0 93 22 03 	sts	0x0322, r30	; 0x800322 <__iob+0x2>
     eb4:	80 91 24 03 	lds	r24, 0x0324	; 0x800324 <__iob+0x4>
     eb8:	90 91 25 03 	lds	r25, 0x0325	; 0x800325 <__iob+0x5>
     ebc:	89 2b       	or	r24, r25
     ebe:	21 f4       	brne	.+8      	; 0xec8 <fdevopen+0x88>
     ec0:	f0 93 25 03 	sts	0x0325, r31	; 0x800325 <__iob+0x5>
     ec4:	e0 93 24 03 	sts	0x0324, r30	; 0x800324 <__iob+0x4>
     ec8:	cf 01       	movw	r24, r30
     eca:	df 91       	pop	r29
     ecc:	cf 91       	pop	r28
     ece:	1f 91       	pop	r17
     ed0:	0f 91       	pop	r16
     ed2:	08 95       	ret

00000ed4 <printf>:
     ed4:	cf 93       	push	r28
     ed6:	df 93       	push	r29
     ed8:	cd b7       	in	r28, 0x3d	; 61
     eda:	de b7       	in	r29, 0x3e	; 62
     edc:	ae 01       	movw	r20, r28
     ede:	4a 5f       	subi	r20, 0xFA	; 250
     ee0:	5f 4f       	sbci	r21, 0xFF	; 255
     ee2:	fa 01       	movw	r30, r20
     ee4:	61 91       	ld	r22, Z+
     ee6:	71 91       	ld	r23, Z+
     ee8:	af 01       	movw	r20, r30
     eea:	80 91 22 03 	lds	r24, 0x0322	; 0x800322 <__iob+0x2>
     eee:	90 91 23 03 	lds	r25, 0x0323	; 0x800323 <__iob+0x3>
     ef2:	03 d0       	rcall	.+6      	; 0xefa <vfprintf>
     ef4:	df 91       	pop	r29
     ef6:	cf 91       	pop	r28
     ef8:	08 95       	ret

00000efa <vfprintf>:
     efa:	2f 92       	push	r2
     efc:	3f 92       	push	r3
     efe:	4f 92       	push	r4
     f00:	5f 92       	push	r5
     f02:	6f 92       	push	r6
     f04:	7f 92       	push	r7
     f06:	8f 92       	push	r8
     f08:	9f 92       	push	r9
     f0a:	af 92       	push	r10
     f0c:	bf 92       	push	r11
     f0e:	cf 92       	push	r12
     f10:	df 92       	push	r13
     f12:	ef 92       	push	r14
     f14:	ff 92       	push	r15
     f16:	0f 93       	push	r16
     f18:	1f 93       	push	r17
     f1a:	cf 93       	push	r28
     f1c:	df 93       	push	r29
     f1e:	cd b7       	in	r28, 0x3d	; 61
     f20:	de b7       	in	r29, 0x3e	; 62
     f22:	2b 97       	sbiw	r28, 0x0b	; 11
     f24:	0f b6       	in	r0, 0x3f	; 63
     f26:	f8 94       	cli
     f28:	de bf       	out	0x3e, r29	; 62
     f2a:	0f be       	out	0x3f, r0	; 63
     f2c:	cd bf       	out	0x3d, r28	; 61
     f2e:	6c 01       	movw	r12, r24
     f30:	7b 01       	movw	r14, r22
     f32:	8a 01       	movw	r16, r20
     f34:	fc 01       	movw	r30, r24
     f36:	17 82       	std	Z+7, r1	; 0x07
     f38:	16 82       	std	Z+6, r1	; 0x06
     f3a:	83 81       	ldd	r24, Z+3	; 0x03
     f3c:	81 ff       	sbrs	r24, 1
     f3e:	bf c1       	rjmp	.+894    	; 0x12be <vfprintf+0x3c4>
     f40:	ce 01       	movw	r24, r28
     f42:	01 96       	adiw	r24, 0x01	; 1
     f44:	3c 01       	movw	r6, r24
     f46:	f6 01       	movw	r30, r12
     f48:	93 81       	ldd	r25, Z+3	; 0x03
     f4a:	f7 01       	movw	r30, r14
     f4c:	93 fd       	sbrc	r25, 3
     f4e:	85 91       	lpm	r24, Z+
     f50:	93 ff       	sbrs	r25, 3
     f52:	81 91       	ld	r24, Z+
     f54:	7f 01       	movw	r14, r30
     f56:	88 23       	and	r24, r24
     f58:	09 f4       	brne	.+2      	; 0xf5c <vfprintf+0x62>
     f5a:	ad c1       	rjmp	.+858    	; 0x12b6 <vfprintf+0x3bc>
     f5c:	85 32       	cpi	r24, 0x25	; 37
     f5e:	39 f4       	brne	.+14     	; 0xf6e <vfprintf+0x74>
     f60:	93 fd       	sbrc	r25, 3
     f62:	85 91       	lpm	r24, Z+
     f64:	93 ff       	sbrs	r25, 3
     f66:	81 91       	ld	r24, Z+
     f68:	7f 01       	movw	r14, r30
     f6a:	85 32       	cpi	r24, 0x25	; 37
     f6c:	21 f4       	brne	.+8      	; 0xf76 <vfprintf+0x7c>
     f6e:	b6 01       	movw	r22, r12
     f70:	90 e0       	ldi	r25, 0x00	; 0
     f72:	18 d3       	rcall	.+1584   	; 0x15a4 <fputc>
     f74:	e8 cf       	rjmp	.-48     	; 0xf46 <vfprintf+0x4c>
     f76:	91 2c       	mov	r9, r1
     f78:	21 2c       	mov	r2, r1
     f7a:	31 2c       	mov	r3, r1
     f7c:	ff e1       	ldi	r31, 0x1F	; 31
     f7e:	f3 15       	cp	r31, r3
     f80:	d8 f0       	brcs	.+54     	; 0xfb8 <vfprintf+0xbe>
     f82:	8b 32       	cpi	r24, 0x2B	; 43
     f84:	79 f0       	breq	.+30     	; 0xfa4 <vfprintf+0xaa>
     f86:	38 f4       	brcc	.+14     	; 0xf96 <vfprintf+0x9c>
     f88:	80 32       	cpi	r24, 0x20	; 32
     f8a:	79 f0       	breq	.+30     	; 0xfaa <vfprintf+0xb0>
     f8c:	83 32       	cpi	r24, 0x23	; 35
     f8e:	a1 f4       	brne	.+40     	; 0xfb8 <vfprintf+0xbe>
     f90:	23 2d       	mov	r18, r3
     f92:	20 61       	ori	r18, 0x10	; 16
     f94:	1d c0       	rjmp	.+58     	; 0xfd0 <vfprintf+0xd6>
     f96:	8d 32       	cpi	r24, 0x2D	; 45
     f98:	61 f0       	breq	.+24     	; 0xfb2 <vfprintf+0xb8>
     f9a:	80 33       	cpi	r24, 0x30	; 48
     f9c:	69 f4       	brne	.+26     	; 0xfb8 <vfprintf+0xbe>
     f9e:	23 2d       	mov	r18, r3
     fa0:	21 60       	ori	r18, 0x01	; 1
     fa2:	16 c0       	rjmp	.+44     	; 0xfd0 <vfprintf+0xd6>
     fa4:	83 2d       	mov	r24, r3
     fa6:	82 60       	ori	r24, 0x02	; 2
     fa8:	38 2e       	mov	r3, r24
     faa:	e3 2d       	mov	r30, r3
     fac:	e4 60       	ori	r30, 0x04	; 4
     fae:	3e 2e       	mov	r3, r30
     fb0:	2a c0       	rjmp	.+84     	; 0x1006 <vfprintf+0x10c>
     fb2:	f3 2d       	mov	r31, r3
     fb4:	f8 60       	ori	r31, 0x08	; 8
     fb6:	1d c0       	rjmp	.+58     	; 0xff2 <vfprintf+0xf8>
     fb8:	37 fc       	sbrc	r3, 7
     fba:	2d c0       	rjmp	.+90     	; 0x1016 <vfprintf+0x11c>
     fbc:	20 ed       	ldi	r18, 0xD0	; 208
     fbe:	28 0f       	add	r18, r24
     fc0:	2a 30       	cpi	r18, 0x0A	; 10
     fc2:	40 f0       	brcs	.+16     	; 0xfd4 <vfprintf+0xda>
     fc4:	8e 32       	cpi	r24, 0x2E	; 46
     fc6:	b9 f4       	brne	.+46     	; 0xff6 <vfprintf+0xfc>
     fc8:	36 fc       	sbrc	r3, 6
     fca:	75 c1       	rjmp	.+746    	; 0x12b6 <vfprintf+0x3bc>
     fcc:	23 2d       	mov	r18, r3
     fce:	20 64       	ori	r18, 0x40	; 64
     fd0:	32 2e       	mov	r3, r18
     fd2:	19 c0       	rjmp	.+50     	; 0x1006 <vfprintf+0x10c>
     fd4:	36 fe       	sbrs	r3, 6
     fd6:	06 c0       	rjmp	.+12     	; 0xfe4 <vfprintf+0xea>
     fd8:	8a e0       	ldi	r24, 0x0A	; 10
     fda:	98 9e       	mul	r9, r24
     fdc:	20 0d       	add	r18, r0
     fde:	11 24       	eor	r1, r1
     fe0:	92 2e       	mov	r9, r18
     fe2:	11 c0       	rjmp	.+34     	; 0x1006 <vfprintf+0x10c>
     fe4:	ea e0       	ldi	r30, 0x0A	; 10
     fe6:	2e 9e       	mul	r2, r30
     fe8:	20 0d       	add	r18, r0
     fea:	11 24       	eor	r1, r1
     fec:	22 2e       	mov	r2, r18
     fee:	f3 2d       	mov	r31, r3
     ff0:	f0 62       	ori	r31, 0x20	; 32
     ff2:	3f 2e       	mov	r3, r31
     ff4:	08 c0       	rjmp	.+16     	; 0x1006 <vfprintf+0x10c>
     ff6:	8c 36       	cpi	r24, 0x6C	; 108
     ff8:	21 f4       	brne	.+8      	; 0x1002 <vfprintf+0x108>
     ffa:	83 2d       	mov	r24, r3
     ffc:	80 68       	ori	r24, 0x80	; 128
     ffe:	38 2e       	mov	r3, r24
    1000:	02 c0       	rjmp	.+4      	; 0x1006 <vfprintf+0x10c>
    1002:	88 36       	cpi	r24, 0x68	; 104
    1004:	41 f4       	brne	.+16     	; 0x1016 <vfprintf+0x11c>
    1006:	f7 01       	movw	r30, r14
    1008:	93 fd       	sbrc	r25, 3
    100a:	85 91       	lpm	r24, Z+
    100c:	93 ff       	sbrs	r25, 3
    100e:	81 91       	ld	r24, Z+
    1010:	7f 01       	movw	r14, r30
    1012:	81 11       	cpse	r24, r1
    1014:	b3 cf       	rjmp	.-154    	; 0xf7c <vfprintf+0x82>
    1016:	98 2f       	mov	r25, r24
    1018:	9f 7d       	andi	r25, 0xDF	; 223
    101a:	95 54       	subi	r25, 0x45	; 69
    101c:	93 30       	cpi	r25, 0x03	; 3
    101e:	28 f4       	brcc	.+10     	; 0x102a <vfprintf+0x130>
    1020:	0c 5f       	subi	r16, 0xFC	; 252
    1022:	1f 4f       	sbci	r17, 0xFF	; 255
    1024:	9f e3       	ldi	r25, 0x3F	; 63
    1026:	99 83       	std	Y+1, r25	; 0x01
    1028:	0d c0       	rjmp	.+26     	; 0x1044 <vfprintf+0x14a>
    102a:	83 36       	cpi	r24, 0x63	; 99
    102c:	31 f0       	breq	.+12     	; 0x103a <vfprintf+0x140>
    102e:	83 37       	cpi	r24, 0x73	; 115
    1030:	71 f0       	breq	.+28     	; 0x104e <vfprintf+0x154>
    1032:	83 35       	cpi	r24, 0x53	; 83
    1034:	09 f0       	breq	.+2      	; 0x1038 <vfprintf+0x13e>
    1036:	55 c0       	rjmp	.+170    	; 0x10e2 <vfprintf+0x1e8>
    1038:	20 c0       	rjmp	.+64     	; 0x107a <vfprintf+0x180>
    103a:	f8 01       	movw	r30, r16
    103c:	80 81       	ld	r24, Z
    103e:	89 83       	std	Y+1, r24	; 0x01
    1040:	0e 5f       	subi	r16, 0xFE	; 254
    1042:	1f 4f       	sbci	r17, 0xFF	; 255
    1044:	88 24       	eor	r8, r8
    1046:	83 94       	inc	r8
    1048:	91 2c       	mov	r9, r1
    104a:	53 01       	movw	r10, r6
    104c:	12 c0       	rjmp	.+36     	; 0x1072 <vfprintf+0x178>
    104e:	28 01       	movw	r4, r16
    1050:	f2 e0       	ldi	r31, 0x02	; 2
    1052:	4f 0e       	add	r4, r31
    1054:	51 1c       	adc	r5, r1
    1056:	f8 01       	movw	r30, r16
    1058:	a0 80       	ld	r10, Z
    105a:	b1 80       	ldd	r11, Z+1	; 0x01
    105c:	36 fe       	sbrs	r3, 6
    105e:	03 c0       	rjmp	.+6      	; 0x1066 <vfprintf+0x16c>
    1060:	69 2d       	mov	r22, r9
    1062:	70 e0       	ldi	r23, 0x00	; 0
    1064:	02 c0       	rjmp	.+4      	; 0x106a <vfprintf+0x170>
    1066:	6f ef       	ldi	r22, 0xFF	; 255
    1068:	7f ef       	ldi	r23, 0xFF	; 255
    106a:	c5 01       	movw	r24, r10
    106c:	90 d2       	rcall	.+1312   	; 0x158e <strnlen>
    106e:	4c 01       	movw	r8, r24
    1070:	82 01       	movw	r16, r4
    1072:	f3 2d       	mov	r31, r3
    1074:	ff 77       	andi	r31, 0x7F	; 127
    1076:	3f 2e       	mov	r3, r31
    1078:	15 c0       	rjmp	.+42     	; 0x10a4 <vfprintf+0x1aa>
    107a:	28 01       	movw	r4, r16
    107c:	22 e0       	ldi	r18, 0x02	; 2
    107e:	42 0e       	add	r4, r18
    1080:	51 1c       	adc	r5, r1
    1082:	f8 01       	movw	r30, r16
    1084:	a0 80       	ld	r10, Z
    1086:	b1 80       	ldd	r11, Z+1	; 0x01
    1088:	36 fe       	sbrs	r3, 6
    108a:	03 c0       	rjmp	.+6      	; 0x1092 <vfprintf+0x198>
    108c:	69 2d       	mov	r22, r9
    108e:	70 e0       	ldi	r23, 0x00	; 0
    1090:	02 c0       	rjmp	.+4      	; 0x1096 <vfprintf+0x19c>
    1092:	6f ef       	ldi	r22, 0xFF	; 255
    1094:	7f ef       	ldi	r23, 0xFF	; 255
    1096:	c5 01       	movw	r24, r10
    1098:	68 d2       	rcall	.+1232   	; 0x156a <strnlen_P>
    109a:	4c 01       	movw	r8, r24
    109c:	f3 2d       	mov	r31, r3
    109e:	f0 68       	ori	r31, 0x80	; 128
    10a0:	3f 2e       	mov	r3, r31
    10a2:	82 01       	movw	r16, r4
    10a4:	33 fc       	sbrc	r3, 3
    10a6:	19 c0       	rjmp	.+50     	; 0x10da <vfprintf+0x1e0>
    10a8:	82 2d       	mov	r24, r2
    10aa:	90 e0       	ldi	r25, 0x00	; 0
    10ac:	88 16       	cp	r8, r24
    10ae:	99 06       	cpc	r9, r25
    10b0:	a0 f4       	brcc	.+40     	; 0x10da <vfprintf+0x1e0>
    10b2:	b6 01       	movw	r22, r12
    10b4:	80 e2       	ldi	r24, 0x20	; 32
    10b6:	90 e0       	ldi	r25, 0x00	; 0
    10b8:	75 d2       	rcall	.+1258   	; 0x15a4 <fputc>
    10ba:	2a 94       	dec	r2
    10bc:	f5 cf       	rjmp	.-22     	; 0x10a8 <vfprintf+0x1ae>
    10be:	f5 01       	movw	r30, r10
    10c0:	37 fc       	sbrc	r3, 7
    10c2:	85 91       	lpm	r24, Z+
    10c4:	37 fe       	sbrs	r3, 7
    10c6:	81 91       	ld	r24, Z+
    10c8:	5f 01       	movw	r10, r30
    10ca:	b6 01       	movw	r22, r12
    10cc:	90 e0       	ldi	r25, 0x00	; 0
    10ce:	6a d2       	rcall	.+1236   	; 0x15a4 <fputc>
    10d0:	21 10       	cpse	r2, r1
    10d2:	2a 94       	dec	r2
    10d4:	21 e0       	ldi	r18, 0x01	; 1
    10d6:	82 1a       	sub	r8, r18
    10d8:	91 08       	sbc	r9, r1
    10da:	81 14       	cp	r8, r1
    10dc:	91 04       	cpc	r9, r1
    10de:	79 f7       	brne	.-34     	; 0x10be <vfprintf+0x1c4>
    10e0:	e1 c0       	rjmp	.+450    	; 0x12a4 <vfprintf+0x3aa>
    10e2:	84 36       	cpi	r24, 0x64	; 100
    10e4:	11 f0       	breq	.+4      	; 0x10ea <vfprintf+0x1f0>
    10e6:	89 36       	cpi	r24, 0x69	; 105
    10e8:	39 f5       	brne	.+78     	; 0x1138 <vfprintf+0x23e>
    10ea:	f8 01       	movw	r30, r16
    10ec:	37 fe       	sbrs	r3, 7
    10ee:	07 c0       	rjmp	.+14     	; 0x10fe <vfprintf+0x204>
    10f0:	60 81       	ld	r22, Z
    10f2:	71 81       	ldd	r23, Z+1	; 0x01
    10f4:	82 81       	ldd	r24, Z+2	; 0x02
    10f6:	93 81       	ldd	r25, Z+3	; 0x03
    10f8:	0c 5f       	subi	r16, 0xFC	; 252
    10fa:	1f 4f       	sbci	r17, 0xFF	; 255
    10fc:	08 c0       	rjmp	.+16     	; 0x110e <vfprintf+0x214>
    10fe:	60 81       	ld	r22, Z
    1100:	71 81       	ldd	r23, Z+1	; 0x01
    1102:	07 2e       	mov	r0, r23
    1104:	00 0c       	add	r0, r0
    1106:	88 0b       	sbc	r24, r24
    1108:	99 0b       	sbc	r25, r25
    110a:	0e 5f       	subi	r16, 0xFE	; 254
    110c:	1f 4f       	sbci	r17, 0xFF	; 255
    110e:	f3 2d       	mov	r31, r3
    1110:	ff 76       	andi	r31, 0x6F	; 111
    1112:	3f 2e       	mov	r3, r31
    1114:	97 ff       	sbrs	r25, 7
    1116:	09 c0       	rjmp	.+18     	; 0x112a <vfprintf+0x230>
    1118:	90 95       	com	r25
    111a:	80 95       	com	r24
    111c:	70 95       	com	r23
    111e:	61 95       	neg	r22
    1120:	7f 4f       	sbci	r23, 0xFF	; 255
    1122:	8f 4f       	sbci	r24, 0xFF	; 255
    1124:	9f 4f       	sbci	r25, 0xFF	; 255
    1126:	f0 68       	ori	r31, 0x80	; 128
    1128:	3f 2e       	mov	r3, r31
    112a:	2a e0       	ldi	r18, 0x0A	; 10
    112c:	30 e0       	ldi	r19, 0x00	; 0
    112e:	a3 01       	movw	r20, r6
    1130:	75 d2       	rcall	.+1258   	; 0x161c <__ultoa_invert>
    1132:	88 2e       	mov	r8, r24
    1134:	86 18       	sub	r8, r6
    1136:	44 c0       	rjmp	.+136    	; 0x11c0 <vfprintf+0x2c6>
    1138:	85 37       	cpi	r24, 0x75	; 117
    113a:	31 f4       	brne	.+12     	; 0x1148 <vfprintf+0x24e>
    113c:	23 2d       	mov	r18, r3
    113e:	2f 7e       	andi	r18, 0xEF	; 239
    1140:	b2 2e       	mov	r11, r18
    1142:	2a e0       	ldi	r18, 0x0A	; 10
    1144:	30 e0       	ldi	r19, 0x00	; 0
    1146:	25 c0       	rjmp	.+74     	; 0x1192 <vfprintf+0x298>
    1148:	93 2d       	mov	r25, r3
    114a:	99 7f       	andi	r25, 0xF9	; 249
    114c:	b9 2e       	mov	r11, r25
    114e:	8f 36       	cpi	r24, 0x6F	; 111
    1150:	c1 f0       	breq	.+48     	; 0x1182 <vfprintf+0x288>
    1152:	18 f4       	brcc	.+6      	; 0x115a <vfprintf+0x260>
    1154:	88 35       	cpi	r24, 0x58	; 88
    1156:	79 f0       	breq	.+30     	; 0x1176 <vfprintf+0x27c>
    1158:	ae c0       	rjmp	.+348    	; 0x12b6 <vfprintf+0x3bc>
    115a:	80 37       	cpi	r24, 0x70	; 112
    115c:	19 f0       	breq	.+6      	; 0x1164 <vfprintf+0x26a>
    115e:	88 37       	cpi	r24, 0x78	; 120
    1160:	21 f0       	breq	.+8      	; 0x116a <vfprintf+0x270>
    1162:	a9 c0       	rjmp	.+338    	; 0x12b6 <vfprintf+0x3bc>
    1164:	e9 2f       	mov	r30, r25
    1166:	e0 61       	ori	r30, 0x10	; 16
    1168:	be 2e       	mov	r11, r30
    116a:	b4 fe       	sbrs	r11, 4
    116c:	0d c0       	rjmp	.+26     	; 0x1188 <vfprintf+0x28e>
    116e:	fb 2d       	mov	r31, r11
    1170:	f4 60       	ori	r31, 0x04	; 4
    1172:	bf 2e       	mov	r11, r31
    1174:	09 c0       	rjmp	.+18     	; 0x1188 <vfprintf+0x28e>
    1176:	34 fe       	sbrs	r3, 4
    1178:	0a c0       	rjmp	.+20     	; 0x118e <vfprintf+0x294>
    117a:	29 2f       	mov	r18, r25
    117c:	26 60       	ori	r18, 0x06	; 6
    117e:	b2 2e       	mov	r11, r18
    1180:	06 c0       	rjmp	.+12     	; 0x118e <vfprintf+0x294>
    1182:	28 e0       	ldi	r18, 0x08	; 8
    1184:	30 e0       	ldi	r19, 0x00	; 0
    1186:	05 c0       	rjmp	.+10     	; 0x1192 <vfprintf+0x298>
    1188:	20 e1       	ldi	r18, 0x10	; 16
    118a:	30 e0       	ldi	r19, 0x00	; 0
    118c:	02 c0       	rjmp	.+4      	; 0x1192 <vfprintf+0x298>
    118e:	20 e1       	ldi	r18, 0x10	; 16
    1190:	32 e0       	ldi	r19, 0x02	; 2
    1192:	f8 01       	movw	r30, r16
    1194:	b7 fe       	sbrs	r11, 7
    1196:	07 c0       	rjmp	.+14     	; 0x11a6 <vfprintf+0x2ac>
    1198:	60 81       	ld	r22, Z
    119a:	71 81       	ldd	r23, Z+1	; 0x01
    119c:	82 81       	ldd	r24, Z+2	; 0x02
    119e:	93 81       	ldd	r25, Z+3	; 0x03
    11a0:	0c 5f       	subi	r16, 0xFC	; 252
    11a2:	1f 4f       	sbci	r17, 0xFF	; 255
    11a4:	06 c0       	rjmp	.+12     	; 0x11b2 <vfprintf+0x2b8>
    11a6:	60 81       	ld	r22, Z
    11a8:	71 81       	ldd	r23, Z+1	; 0x01
    11aa:	80 e0       	ldi	r24, 0x00	; 0
    11ac:	90 e0       	ldi	r25, 0x00	; 0
    11ae:	0e 5f       	subi	r16, 0xFE	; 254
    11b0:	1f 4f       	sbci	r17, 0xFF	; 255
    11b2:	a3 01       	movw	r20, r6
    11b4:	33 d2       	rcall	.+1126   	; 0x161c <__ultoa_invert>
    11b6:	88 2e       	mov	r8, r24
    11b8:	86 18       	sub	r8, r6
    11ba:	fb 2d       	mov	r31, r11
    11bc:	ff 77       	andi	r31, 0x7F	; 127
    11be:	3f 2e       	mov	r3, r31
    11c0:	36 fe       	sbrs	r3, 6
    11c2:	0d c0       	rjmp	.+26     	; 0x11de <vfprintf+0x2e4>
    11c4:	23 2d       	mov	r18, r3
    11c6:	2e 7f       	andi	r18, 0xFE	; 254
    11c8:	a2 2e       	mov	r10, r18
    11ca:	89 14       	cp	r8, r9
    11cc:	58 f4       	brcc	.+22     	; 0x11e4 <vfprintf+0x2ea>
    11ce:	34 fe       	sbrs	r3, 4
    11d0:	0b c0       	rjmp	.+22     	; 0x11e8 <vfprintf+0x2ee>
    11d2:	32 fc       	sbrc	r3, 2
    11d4:	09 c0       	rjmp	.+18     	; 0x11e8 <vfprintf+0x2ee>
    11d6:	83 2d       	mov	r24, r3
    11d8:	8e 7e       	andi	r24, 0xEE	; 238
    11da:	a8 2e       	mov	r10, r24
    11dc:	05 c0       	rjmp	.+10     	; 0x11e8 <vfprintf+0x2ee>
    11de:	b8 2c       	mov	r11, r8
    11e0:	a3 2c       	mov	r10, r3
    11e2:	03 c0       	rjmp	.+6      	; 0x11ea <vfprintf+0x2f0>
    11e4:	b8 2c       	mov	r11, r8
    11e6:	01 c0       	rjmp	.+2      	; 0x11ea <vfprintf+0x2f0>
    11e8:	b9 2c       	mov	r11, r9
    11ea:	a4 fe       	sbrs	r10, 4
    11ec:	0f c0       	rjmp	.+30     	; 0x120c <vfprintf+0x312>
    11ee:	fe 01       	movw	r30, r28
    11f0:	e8 0d       	add	r30, r8
    11f2:	f1 1d       	adc	r31, r1
    11f4:	80 81       	ld	r24, Z
    11f6:	80 33       	cpi	r24, 0x30	; 48
    11f8:	21 f4       	brne	.+8      	; 0x1202 <vfprintf+0x308>
    11fa:	9a 2d       	mov	r25, r10
    11fc:	99 7e       	andi	r25, 0xE9	; 233
    11fe:	a9 2e       	mov	r10, r25
    1200:	09 c0       	rjmp	.+18     	; 0x1214 <vfprintf+0x31a>
    1202:	a2 fe       	sbrs	r10, 2
    1204:	06 c0       	rjmp	.+12     	; 0x1212 <vfprintf+0x318>
    1206:	b3 94       	inc	r11
    1208:	b3 94       	inc	r11
    120a:	04 c0       	rjmp	.+8      	; 0x1214 <vfprintf+0x31a>
    120c:	8a 2d       	mov	r24, r10
    120e:	86 78       	andi	r24, 0x86	; 134
    1210:	09 f0       	breq	.+2      	; 0x1214 <vfprintf+0x31a>
    1212:	b3 94       	inc	r11
    1214:	a3 fc       	sbrc	r10, 3
    1216:	10 c0       	rjmp	.+32     	; 0x1238 <vfprintf+0x33e>
    1218:	a0 fe       	sbrs	r10, 0
    121a:	06 c0       	rjmp	.+12     	; 0x1228 <vfprintf+0x32e>
    121c:	b2 14       	cp	r11, r2
    121e:	80 f4       	brcc	.+32     	; 0x1240 <vfprintf+0x346>
    1220:	28 0c       	add	r2, r8
    1222:	92 2c       	mov	r9, r2
    1224:	9b 18       	sub	r9, r11
    1226:	0d c0       	rjmp	.+26     	; 0x1242 <vfprintf+0x348>
    1228:	b2 14       	cp	r11, r2
    122a:	58 f4       	brcc	.+22     	; 0x1242 <vfprintf+0x348>
    122c:	b6 01       	movw	r22, r12
    122e:	80 e2       	ldi	r24, 0x20	; 32
    1230:	90 e0       	ldi	r25, 0x00	; 0
    1232:	b8 d1       	rcall	.+880    	; 0x15a4 <fputc>
    1234:	b3 94       	inc	r11
    1236:	f8 cf       	rjmp	.-16     	; 0x1228 <vfprintf+0x32e>
    1238:	b2 14       	cp	r11, r2
    123a:	18 f4       	brcc	.+6      	; 0x1242 <vfprintf+0x348>
    123c:	2b 18       	sub	r2, r11
    123e:	02 c0       	rjmp	.+4      	; 0x1244 <vfprintf+0x34a>
    1240:	98 2c       	mov	r9, r8
    1242:	21 2c       	mov	r2, r1
    1244:	a4 fe       	sbrs	r10, 4
    1246:	0f c0       	rjmp	.+30     	; 0x1266 <vfprintf+0x36c>
    1248:	b6 01       	movw	r22, r12
    124a:	80 e3       	ldi	r24, 0x30	; 48
    124c:	90 e0       	ldi	r25, 0x00	; 0
    124e:	aa d1       	rcall	.+852    	; 0x15a4 <fputc>
    1250:	a2 fe       	sbrs	r10, 2
    1252:	16 c0       	rjmp	.+44     	; 0x1280 <vfprintf+0x386>
    1254:	a1 fc       	sbrc	r10, 1
    1256:	03 c0       	rjmp	.+6      	; 0x125e <vfprintf+0x364>
    1258:	88 e7       	ldi	r24, 0x78	; 120
    125a:	90 e0       	ldi	r25, 0x00	; 0
    125c:	02 c0       	rjmp	.+4      	; 0x1262 <vfprintf+0x368>
    125e:	88 e5       	ldi	r24, 0x58	; 88
    1260:	90 e0       	ldi	r25, 0x00	; 0
    1262:	b6 01       	movw	r22, r12
    1264:	0c c0       	rjmp	.+24     	; 0x127e <vfprintf+0x384>
    1266:	8a 2d       	mov	r24, r10
    1268:	86 78       	andi	r24, 0x86	; 134
    126a:	51 f0       	breq	.+20     	; 0x1280 <vfprintf+0x386>
    126c:	a1 fe       	sbrs	r10, 1
    126e:	02 c0       	rjmp	.+4      	; 0x1274 <vfprintf+0x37a>
    1270:	8b e2       	ldi	r24, 0x2B	; 43
    1272:	01 c0       	rjmp	.+2      	; 0x1276 <vfprintf+0x37c>
    1274:	80 e2       	ldi	r24, 0x20	; 32
    1276:	a7 fc       	sbrc	r10, 7
    1278:	8d e2       	ldi	r24, 0x2D	; 45
    127a:	b6 01       	movw	r22, r12
    127c:	90 e0       	ldi	r25, 0x00	; 0
    127e:	92 d1       	rcall	.+804    	; 0x15a4 <fputc>
    1280:	89 14       	cp	r8, r9
    1282:	30 f4       	brcc	.+12     	; 0x1290 <vfprintf+0x396>
    1284:	b6 01       	movw	r22, r12
    1286:	80 e3       	ldi	r24, 0x30	; 48
    1288:	90 e0       	ldi	r25, 0x00	; 0
    128a:	8c d1       	rcall	.+792    	; 0x15a4 <fputc>
    128c:	9a 94       	dec	r9
    128e:	f8 cf       	rjmp	.-16     	; 0x1280 <vfprintf+0x386>
    1290:	8a 94       	dec	r8
    1292:	f3 01       	movw	r30, r6
    1294:	e8 0d       	add	r30, r8
    1296:	f1 1d       	adc	r31, r1
    1298:	80 81       	ld	r24, Z
    129a:	b6 01       	movw	r22, r12
    129c:	90 e0       	ldi	r25, 0x00	; 0
    129e:	82 d1       	rcall	.+772    	; 0x15a4 <fputc>
    12a0:	81 10       	cpse	r8, r1
    12a2:	f6 cf       	rjmp	.-20     	; 0x1290 <vfprintf+0x396>
    12a4:	22 20       	and	r2, r2
    12a6:	09 f4       	brne	.+2      	; 0x12aa <vfprintf+0x3b0>
    12a8:	4e ce       	rjmp	.-868    	; 0xf46 <vfprintf+0x4c>
    12aa:	b6 01       	movw	r22, r12
    12ac:	80 e2       	ldi	r24, 0x20	; 32
    12ae:	90 e0       	ldi	r25, 0x00	; 0
    12b0:	79 d1       	rcall	.+754    	; 0x15a4 <fputc>
    12b2:	2a 94       	dec	r2
    12b4:	f7 cf       	rjmp	.-18     	; 0x12a4 <vfprintf+0x3aa>
    12b6:	f6 01       	movw	r30, r12
    12b8:	86 81       	ldd	r24, Z+6	; 0x06
    12ba:	97 81       	ldd	r25, Z+7	; 0x07
    12bc:	02 c0       	rjmp	.+4      	; 0x12c2 <vfprintf+0x3c8>
    12be:	8f ef       	ldi	r24, 0xFF	; 255
    12c0:	9f ef       	ldi	r25, 0xFF	; 255
    12c2:	2b 96       	adiw	r28, 0x0b	; 11
    12c4:	0f b6       	in	r0, 0x3f	; 63
    12c6:	f8 94       	cli
    12c8:	de bf       	out	0x3e, r29	; 62
    12ca:	0f be       	out	0x3f, r0	; 63
    12cc:	cd bf       	out	0x3d, r28	; 61
    12ce:	df 91       	pop	r29
    12d0:	cf 91       	pop	r28
    12d2:	1f 91       	pop	r17
    12d4:	0f 91       	pop	r16
    12d6:	ff 90       	pop	r15
    12d8:	ef 90       	pop	r14
    12da:	df 90       	pop	r13
    12dc:	cf 90       	pop	r12
    12de:	bf 90       	pop	r11
    12e0:	af 90       	pop	r10
    12e2:	9f 90       	pop	r9
    12e4:	8f 90       	pop	r8
    12e6:	7f 90       	pop	r7
    12e8:	6f 90       	pop	r6
    12ea:	5f 90       	pop	r5
    12ec:	4f 90       	pop	r4
    12ee:	3f 90       	pop	r3
    12f0:	2f 90       	pop	r2
    12f2:	08 95       	ret

000012f4 <calloc>:
    12f4:	0f 93       	push	r16
    12f6:	1f 93       	push	r17
    12f8:	cf 93       	push	r28
    12fa:	df 93       	push	r29
    12fc:	86 9f       	mul	r24, r22
    12fe:	80 01       	movw	r16, r0
    1300:	87 9f       	mul	r24, r23
    1302:	10 0d       	add	r17, r0
    1304:	96 9f       	mul	r25, r22
    1306:	10 0d       	add	r17, r0
    1308:	11 24       	eor	r1, r1
    130a:	c8 01       	movw	r24, r16
    130c:	0d d0       	rcall	.+26     	; 0x1328 <malloc>
    130e:	ec 01       	movw	r28, r24
    1310:	00 97       	sbiw	r24, 0x00	; 0
    1312:	21 f0       	breq	.+8      	; 0x131c <calloc+0x28>
    1314:	a8 01       	movw	r20, r16
    1316:	60 e0       	ldi	r22, 0x00	; 0
    1318:	70 e0       	ldi	r23, 0x00	; 0
    131a:	32 d1       	rcall	.+612    	; 0x1580 <memset>
    131c:	ce 01       	movw	r24, r28
    131e:	df 91       	pop	r29
    1320:	cf 91       	pop	r28
    1322:	1f 91       	pop	r17
    1324:	0f 91       	pop	r16
    1326:	08 95       	ret

00001328 <malloc>:
    1328:	0f 93       	push	r16
    132a:	1f 93       	push	r17
    132c:	cf 93       	push	r28
    132e:	df 93       	push	r29
    1330:	82 30       	cpi	r24, 0x02	; 2
    1332:	91 05       	cpc	r25, r1
    1334:	10 f4       	brcc	.+4      	; 0x133a <malloc+0x12>
    1336:	82 e0       	ldi	r24, 0x02	; 2
    1338:	90 e0       	ldi	r25, 0x00	; 0
    133a:	e0 91 28 03 	lds	r30, 0x0328	; 0x800328 <__flp>
    133e:	f0 91 29 03 	lds	r31, 0x0329	; 0x800329 <__flp+0x1>
    1342:	20 e0       	ldi	r18, 0x00	; 0
    1344:	30 e0       	ldi	r19, 0x00	; 0
    1346:	a0 e0       	ldi	r26, 0x00	; 0
    1348:	b0 e0       	ldi	r27, 0x00	; 0
    134a:	30 97       	sbiw	r30, 0x00	; 0
    134c:	19 f1       	breq	.+70     	; 0x1394 <malloc+0x6c>
    134e:	40 81       	ld	r20, Z
    1350:	51 81       	ldd	r21, Z+1	; 0x01
    1352:	02 81       	ldd	r16, Z+2	; 0x02
    1354:	13 81       	ldd	r17, Z+3	; 0x03
    1356:	48 17       	cp	r20, r24
    1358:	59 07       	cpc	r21, r25
    135a:	c8 f0       	brcs	.+50     	; 0x138e <malloc+0x66>
    135c:	84 17       	cp	r24, r20
    135e:	95 07       	cpc	r25, r21
    1360:	69 f4       	brne	.+26     	; 0x137c <malloc+0x54>
    1362:	10 97       	sbiw	r26, 0x00	; 0
    1364:	31 f0       	breq	.+12     	; 0x1372 <malloc+0x4a>
    1366:	12 96       	adiw	r26, 0x02	; 2
    1368:	0c 93       	st	X, r16
    136a:	12 97       	sbiw	r26, 0x02	; 2
    136c:	13 96       	adiw	r26, 0x03	; 3
    136e:	1c 93       	st	X, r17
    1370:	27 c0       	rjmp	.+78     	; 0x13c0 <malloc+0x98>
    1372:	00 93 28 03 	sts	0x0328, r16	; 0x800328 <__flp>
    1376:	10 93 29 03 	sts	0x0329, r17	; 0x800329 <__flp+0x1>
    137a:	22 c0       	rjmp	.+68     	; 0x13c0 <malloc+0x98>
    137c:	21 15       	cp	r18, r1
    137e:	31 05       	cpc	r19, r1
    1380:	19 f0       	breq	.+6      	; 0x1388 <malloc+0x60>
    1382:	42 17       	cp	r20, r18
    1384:	53 07       	cpc	r21, r19
    1386:	18 f4       	brcc	.+6      	; 0x138e <malloc+0x66>
    1388:	9a 01       	movw	r18, r20
    138a:	bd 01       	movw	r22, r26
    138c:	ef 01       	movw	r28, r30
    138e:	df 01       	movw	r26, r30
    1390:	f8 01       	movw	r30, r16
    1392:	db cf       	rjmp	.-74     	; 0x134a <malloc+0x22>
    1394:	21 15       	cp	r18, r1
    1396:	31 05       	cpc	r19, r1
    1398:	f9 f0       	breq	.+62     	; 0x13d8 <malloc+0xb0>
    139a:	28 1b       	sub	r18, r24
    139c:	39 0b       	sbc	r19, r25
    139e:	24 30       	cpi	r18, 0x04	; 4
    13a0:	31 05       	cpc	r19, r1
    13a2:	80 f4       	brcc	.+32     	; 0x13c4 <malloc+0x9c>
    13a4:	8a 81       	ldd	r24, Y+2	; 0x02
    13a6:	9b 81       	ldd	r25, Y+3	; 0x03
    13a8:	61 15       	cp	r22, r1
    13aa:	71 05       	cpc	r23, r1
    13ac:	21 f0       	breq	.+8      	; 0x13b6 <malloc+0x8e>
    13ae:	fb 01       	movw	r30, r22
    13b0:	93 83       	std	Z+3, r25	; 0x03
    13b2:	82 83       	std	Z+2, r24	; 0x02
    13b4:	04 c0       	rjmp	.+8      	; 0x13be <malloc+0x96>
    13b6:	90 93 29 03 	sts	0x0329, r25	; 0x800329 <__flp+0x1>
    13ba:	80 93 28 03 	sts	0x0328, r24	; 0x800328 <__flp>
    13be:	fe 01       	movw	r30, r28
    13c0:	32 96       	adiw	r30, 0x02	; 2
    13c2:	44 c0       	rjmp	.+136    	; 0x144c <malloc+0x124>
    13c4:	fe 01       	movw	r30, r28
    13c6:	e2 0f       	add	r30, r18
    13c8:	f3 1f       	adc	r31, r19
    13ca:	81 93       	st	Z+, r24
    13cc:	91 93       	st	Z+, r25
    13ce:	22 50       	subi	r18, 0x02	; 2
    13d0:	31 09       	sbc	r19, r1
    13d2:	39 83       	std	Y+1, r19	; 0x01
    13d4:	28 83       	st	Y, r18
    13d6:	3a c0       	rjmp	.+116    	; 0x144c <malloc+0x124>
    13d8:	20 91 26 03 	lds	r18, 0x0326	; 0x800326 <__brkval>
    13dc:	30 91 27 03 	lds	r19, 0x0327	; 0x800327 <__brkval+0x1>
    13e0:	23 2b       	or	r18, r19
    13e2:	41 f4       	brne	.+16     	; 0x13f4 <malloc+0xcc>
    13e4:	20 91 02 02 	lds	r18, 0x0202	; 0x800202 <__malloc_heap_start>
    13e8:	30 91 03 02 	lds	r19, 0x0203	; 0x800203 <__malloc_heap_start+0x1>
    13ec:	30 93 27 03 	sts	0x0327, r19	; 0x800327 <__brkval+0x1>
    13f0:	20 93 26 03 	sts	0x0326, r18	; 0x800326 <__brkval>
    13f4:	20 91 00 02 	lds	r18, 0x0200	; 0x800200 <__data_start>
    13f8:	30 91 01 02 	lds	r19, 0x0201	; 0x800201 <__data_start+0x1>
    13fc:	21 15       	cp	r18, r1
    13fe:	31 05       	cpc	r19, r1
    1400:	41 f4       	brne	.+16     	; 0x1412 <malloc+0xea>
    1402:	2d b7       	in	r18, 0x3d	; 61
    1404:	3e b7       	in	r19, 0x3e	; 62
    1406:	40 91 04 02 	lds	r20, 0x0204	; 0x800204 <__malloc_margin>
    140a:	50 91 05 02 	lds	r21, 0x0205	; 0x800205 <__malloc_margin+0x1>
    140e:	24 1b       	sub	r18, r20
    1410:	35 0b       	sbc	r19, r21
    1412:	e0 91 26 03 	lds	r30, 0x0326	; 0x800326 <__brkval>
    1416:	f0 91 27 03 	lds	r31, 0x0327	; 0x800327 <__brkval+0x1>
    141a:	e2 17       	cp	r30, r18
    141c:	f3 07       	cpc	r31, r19
    141e:	a0 f4       	brcc	.+40     	; 0x1448 <malloc+0x120>
    1420:	2e 1b       	sub	r18, r30
    1422:	3f 0b       	sbc	r19, r31
    1424:	28 17       	cp	r18, r24
    1426:	39 07       	cpc	r19, r25
    1428:	78 f0       	brcs	.+30     	; 0x1448 <malloc+0x120>
    142a:	ac 01       	movw	r20, r24
    142c:	4e 5f       	subi	r20, 0xFE	; 254
    142e:	5f 4f       	sbci	r21, 0xFF	; 255
    1430:	24 17       	cp	r18, r20
    1432:	35 07       	cpc	r19, r21
    1434:	48 f0       	brcs	.+18     	; 0x1448 <malloc+0x120>
    1436:	4e 0f       	add	r20, r30
    1438:	5f 1f       	adc	r21, r31
    143a:	50 93 27 03 	sts	0x0327, r21	; 0x800327 <__brkval+0x1>
    143e:	40 93 26 03 	sts	0x0326, r20	; 0x800326 <__brkval>
    1442:	81 93       	st	Z+, r24
    1444:	91 93       	st	Z+, r25
    1446:	02 c0       	rjmp	.+4      	; 0x144c <malloc+0x124>
    1448:	e0 e0       	ldi	r30, 0x00	; 0
    144a:	f0 e0       	ldi	r31, 0x00	; 0
    144c:	cf 01       	movw	r24, r30
    144e:	df 91       	pop	r29
    1450:	cf 91       	pop	r28
    1452:	1f 91       	pop	r17
    1454:	0f 91       	pop	r16
    1456:	08 95       	ret

00001458 <free>:
    1458:	cf 93       	push	r28
    145a:	df 93       	push	r29
    145c:	00 97       	sbiw	r24, 0x00	; 0
    145e:	09 f4       	brne	.+2      	; 0x1462 <free+0xa>
    1460:	81 c0       	rjmp	.+258    	; 0x1564 <free+0x10c>
    1462:	fc 01       	movw	r30, r24
    1464:	32 97       	sbiw	r30, 0x02	; 2
    1466:	13 82       	std	Z+3, r1	; 0x03
    1468:	12 82       	std	Z+2, r1	; 0x02
    146a:	a0 91 28 03 	lds	r26, 0x0328	; 0x800328 <__flp>
    146e:	b0 91 29 03 	lds	r27, 0x0329	; 0x800329 <__flp+0x1>
    1472:	10 97       	sbiw	r26, 0x00	; 0
    1474:	81 f4       	brne	.+32     	; 0x1496 <free+0x3e>
    1476:	20 81       	ld	r18, Z
    1478:	31 81       	ldd	r19, Z+1	; 0x01
    147a:	82 0f       	add	r24, r18
    147c:	93 1f       	adc	r25, r19
    147e:	20 91 26 03 	lds	r18, 0x0326	; 0x800326 <__brkval>
    1482:	30 91 27 03 	lds	r19, 0x0327	; 0x800327 <__brkval+0x1>
    1486:	28 17       	cp	r18, r24
    1488:	39 07       	cpc	r19, r25
    148a:	51 f5       	brne	.+84     	; 0x14e0 <free+0x88>
    148c:	f0 93 27 03 	sts	0x0327, r31	; 0x800327 <__brkval+0x1>
    1490:	e0 93 26 03 	sts	0x0326, r30	; 0x800326 <__brkval>
    1494:	67 c0       	rjmp	.+206    	; 0x1564 <free+0x10c>
    1496:	ed 01       	movw	r28, r26
    1498:	20 e0       	ldi	r18, 0x00	; 0
    149a:	30 e0       	ldi	r19, 0x00	; 0
    149c:	ce 17       	cp	r28, r30
    149e:	df 07       	cpc	r29, r31
    14a0:	40 f4       	brcc	.+16     	; 0x14b2 <free+0x5a>
    14a2:	4a 81       	ldd	r20, Y+2	; 0x02
    14a4:	5b 81       	ldd	r21, Y+3	; 0x03
    14a6:	9e 01       	movw	r18, r28
    14a8:	41 15       	cp	r20, r1
    14aa:	51 05       	cpc	r21, r1
    14ac:	f1 f0       	breq	.+60     	; 0x14ea <free+0x92>
    14ae:	ea 01       	movw	r28, r20
    14b0:	f5 cf       	rjmp	.-22     	; 0x149c <free+0x44>
    14b2:	d3 83       	std	Z+3, r29	; 0x03
    14b4:	c2 83       	std	Z+2, r28	; 0x02
    14b6:	40 81       	ld	r20, Z
    14b8:	51 81       	ldd	r21, Z+1	; 0x01
    14ba:	84 0f       	add	r24, r20
    14bc:	95 1f       	adc	r25, r21
    14be:	c8 17       	cp	r28, r24
    14c0:	d9 07       	cpc	r29, r25
    14c2:	59 f4       	brne	.+22     	; 0x14da <free+0x82>
    14c4:	88 81       	ld	r24, Y
    14c6:	99 81       	ldd	r25, Y+1	; 0x01
    14c8:	84 0f       	add	r24, r20
    14ca:	95 1f       	adc	r25, r21
    14cc:	02 96       	adiw	r24, 0x02	; 2
    14ce:	91 83       	std	Z+1, r25	; 0x01
    14d0:	80 83       	st	Z, r24
    14d2:	8a 81       	ldd	r24, Y+2	; 0x02
    14d4:	9b 81       	ldd	r25, Y+3	; 0x03
    14d6:	93 83       	std	Z+3, r25	; 0x03
    14d8:	82 83       	std	Z+2, r24	; 0x02
    14da:	21 15       	cp	r18, r1
    14dc:	31 05       	cpc	r19, r1
    14de:	29 f4       	brne	.+10     	; 0x14ea <free+0x92>
    14e0:	f0 93 29 03 	sts	0x0329, r31	; 0x800329 <__flp+0x1>
    14e4:	e0 93 28 03 	sts	0x0328, r30	; 0x800328 <__flp>
    14e8:	3d c0       	rjmp	.+122    	; 0x1564 <free+0x10c>
    14ea:	e9 01       	movw	r28, r18
    14ec:	fb 83       	std	Y+3, r31	; 0x03
    14ee:	ea 83       	std	Y+2, r30	; 0x02
    14f0:	49 91       	ld	r20, Y+
    14f2:	59 91       	ld	r21, Y+
    14f4:	c4 0f       	add	r28, r20
    14f6:	d5 1f       	adc	r29, r21
    14f8:	ec 17       	cp	r30, r28
    14fa:	fd 07       	cpc	r31, r29
    14fc:	61 f4       	brne	.+24     	; 0x1516 <free+0xbe>
    14fe:	80 81       	ld	r24, Z
    1500:	91 81       	ldd	r25, Z+1	; 0x01
    1502:	84 0f       	add	r24, r20
    1504:	95 1f       	adc	r25, r21
    1506:	02 96       	adiw	r24, 0x02	; 2
    1508:	e9 01       	movw	r28, r18
    150a:	99 83       	std	Y+1, r25	; 0x01
    150c:	88 83       	st	Y, r24
    150e:	82 81       	ldd	r24, Z+2	; 0x02
    1510:	93 81       	ldd	r25, Z+3	; 0x03
    1512:	9b 83       	std	Y+3, r25	; 0x03
    1514:	8a 83       	std	Y+2, r24	; 0x02
    1516:	e0 e0       	ldi	r30, 0x00	; 0
    1518:	f0 e0       	ldi	r31, 0x00	; 0
    151a:	12 96       	adiw	r26, 0x02	; 2
    151c:	8d 91       	ld	r24, X+
    151e:	9c 91       	ld	r25, X
    1520:	13 97       	sbiw	r26, 0x03	; 3
    1522:	00 97       	sbiw	r24, 0x00	; 0
    1524:	19 f0       	breq	.+6      	; 0x152c <free+0xd4>
    1526:	fd 01       	movw	r30, r26
    1528:	dc 01       	movw	r26, r24
    152a:	f7 cf       	rjmp	.-18     	; 0x151a <free+0xc2>
    152c:	8d 91       	ld	r24, X+
    152e:	9c 91       	ld	r25, X
    1530:	11 97       	sbiw	r26, 0x01	; 1
    1532:	9d 01       	movw	r18, r26
    1534:	2e 5f       	subi	r18, 0xFE	; 254
    1536:	3f 4f       	sbci	r19, 0xFF	; 255
    1538:	82 0f       	add	r24, r18
    153a:	93 1f       	adc	r25, r19
    153c:	20 91 26 03 	lds	r18, 0x0326	; 0x800326 <__brkval>
    1540:	30 91 27 03 	lds	r19, 0x0327	; 0x800327 <__brkval+0x1>
    1544:	28 17       	cp	r18, r24
    1546:	39 07       	cpc	r19, r25
    1548:	69 f4       	brne	.+26     	; 0x1564 <free+0x10c>
    154a:	30 97       	sbiw	r30, 0x00	; 0
    154c:	29 f4       	brne	.+10     	; 0x1558 <free+0x100>
    154e:	10 92 29 03 	sts	0x0329, r1	; 0x800329 <__flp+0x1>
    1552:	10 92 28 03 	sts	0x0328, r1	; 0x800328 <__flp>
    1556:	02 c0       	rjmp	.+4      	; 0x155c <free+0x104>
    1558:	13 82       	std	Z+3, r1	; 0x03
    155a:	12 82       	std	Z+2, r1	; 0x02
    155c:	b0 93 27 03 	sts	0x0327, r27	; 0x800327 <__brkval+0x1>
    1560:	a0 93 26 03 	sts	0x0326, r26	; 0x800326 <__brkval>
    1564:	df 91       	pop	r29
    1566:	cf 91       	pop	r28
    1568:	08 95       	ret

0000156a <strnlen_P>:
    156a:	fc 01       	movw	r30, r24
    156c:	05 90       	lpm	r0, Z+
    156e:	61 50       	subi	r22, 0x01	; 1
    1570:	70 40       	sbci	r23, 0x00	; 0
    1572:	01 10       	cpse	r0, r1
    1574:	d8 f7       	brcc	.-10     	; 0x156c <strnlen_P+0x2>
    1576:	80 95       	com	r24
    1578:	90 95       	com	r25
    157a:	8e 0f       	add	r24, r30
    157c:	9f 1f       	adc	r25, r31
    157e:	08 95       	ret

00001580 <memset>:
    1580:	dc 01       	movw	r26, r24
    1582:	01 c0       	rjmp	.+2      	; 0x1586 <memset+0x6>
    1584:	6d 93       	st	X+, r22
    1586:	41 50       	subi	r20, 0x01	; 1
    1588:	50 40       	sbci	r21, 0x00	; 0
    158a:	e0 f7       	brcc	.-8      	; 0x1584 <memset+0x4>
    158c:	08 95       	ret

0000158e <strnlen>:
    158e:	fc 01       	movw	r30, r24
    1590:	61 50       	subi	r22, 0x01	; 1
    1592:	70 40       	sbci	r23, 0x00	; 0
    1594:	01 90       	ld	r0, Z+
    1596:	01 10       	cpse	r0, r1
    1598:	d8 f7       	brcc	.-10     	; 0x1590 <strnlen+0x2>
    159a:	80 95       	com	r24
    159c:	90 95       	com	r25
    159e:	8e 0f       	add	r24, r30
    15a0:	9f 1f       	adc	r25, r31
    15a2:	08 95       	ret

000015a4 <fputc>:
    15a4:	0f 93       	push	r16
    15a6:	1f 93       	push	r17
    15a8:	cf 93       	push	r28
    15aa:	df 93       	push	r29
    15ac:	fb 01       	movw	r30, r22
    15ae:	23 81       	ldd	r18, Z+3	; 0x03
    15b0:	21 fd       	sbrc	r18, 1
    15b2:	03 c0       	rjmp	.+6      	; 0x15ba <fputc+0x16>
    15b4:	8f ef       	ldi	r24, 0xFF	; 255
    15b6:	9f ef       	ldi	r25, 0xFF	; 255
    15b8:	2c c0       	rjmp	.+88     	; 0x1612 <fputc+0x6e>
    15ba:	22 ff       	sbrs	r18, 2
    15bc:	16 c0       	rjmp	.+44     	; 0x15ea <fputc+0x46>
    15be:	46 81       	ldd	r20, Z+6	; 0x06
    15c0:	57 81       	ldd	r21, Z+7	; 0x07
    15c2:	24 81       	ldd	r18, Z+4	; 0x04
    15c4:	35 81       	ldd	r19, Z+5	; 0x05
    15c6:	42 17       	cp	r20, r18
    15c8:	53 07       	cpc	r21, r19
    15ca:	44 f4       	brge	.+16     	; 0x15dc <fputc+0x38>
    15cc:	a0 81       	ld	r26, Z
    15ce:	b1 81       	ldd	r27, Z+1	; 0x01
    15d0:	9d 01       	movw	r18, r26
    15d2:	2f 5f       	subi	r18, 0xFF	; 255
    15d4:	3f 4f       	sbci	r19, 0xFF	; 255
    15d6:	31 83       	std	Z+1, r19	; 0x01
    15d8:	20 83       	st	Z, r18
    15da:	8c 93       	st	X, r24
    15dc:	26 81       	ldd	r18, Z+6	; 0x06
    15de:	37 81       	ldd	r19, Z+7	; 0x07
    15e0:	2f 5f       	subi	r18, 0xFF	; 255
    15e2:	3f 4f       	sbci	r19, 0xFF	; 255
    15e4:	37 83       	std	Z+7, r19	; 0x07
    15e6:	26 83       	std	Z+6, r18	; 0x06
    15e8:	14 c0       	rjmp	.+40     	; 0x1612 <fputc+0x6e>
    15ea:	8b 01       	movw	r16, r22
    15ec:	ec 01       	movw	r28, r24
    15ee:	fb 01       	movw	r30, r22
    15f0:	00 84       	ldd	r0, Z+8	; 0x08
    15f2:	f1 85       	ldd	r31, Z+9	; 0x09
    15f4:	e0 2d       	mov	r30, r0
    15f6:	19 95       	eicall
    15f8:	89 2b       	or	r24, r25
    15fa:	e1 f6       	brne	.-72     	; 0x15b4 <fputc+0x10>
    15fc:	d8 01       	movw	r26, r16
    15fe:	16 96       	adiw	r26, 0x06	; 6
    1600:	8d 91       	ld	r24, X+
    1602:	9c 91       	ld	r25, X
    1604:	17 97       	sbiw	r26, 0x07	; 7
    1606:	01 96       	adiw	r24, 0x01	; 1
    1608:	17 96       	adiw	r26, 0x07	; 7
    160a:	9c 93       	st	X, r25
    160c:	8e 93       	st	-X, r24
    160e:	16 97       	sbiw	r26, 0x06	; 6
    1610:	ce 01       	movw	r24, r28
    1612:	df 91       	pop	r29
    1614:	cf 91       	pop	r28
    1616:	1f 91       	pop	r17
    1618:	0f 91       	pop	r16
    161a:	08 95       	ret

0000161c <__ultoa_invert>:
    161c:	fa 01       	movw	r30, r20
    161e:	aa 27       	eor	r26, r26
    1620:	28 30       	cpi	r18, 0x08	; 8
    1622:	51 f1       	breq	.+84     	; 0x1678 <__ultoa_invert+0x5c>
    1624:	20 31       	cpi	r18, 0x10	; 16
    1626:	81 f1       	breq	.+96     	; 0x1688 <__ultoa_invert+0x6c>
    1628:	e8 94       	clt
    162a:	6f 93       	push	r22
    162c:	6e 7f       	andi	r22, 0xFE	; 254
    162e:	6e 5f       	subi	r22, 0xFE	; 254
    1630:	7f 4f       	sbci	r23, 0xFF	; 255
    1632:	8f 4f       	sbci	r24, 0xFF	; 255
    1634:	9f 4f       	sbci	r25, 0xFF	; 255
    1636:	af 4f       	sbci	r26, 0xFF	; 255
    1638:	b1 e0       	ldi	r27, 0x01	; 1
    163a:	3e d0       	rcall	.+124    	; 0x16b8 <__ultoa_invert+0x9c>
    163c:	b4 e0       	ldi	r27, 0x04	; 4
    163e:	3c d0       	rcall	.+120    	; 0x16b8 <__ultoa_invert+0x9c>
    1640:	67 0f       	add	r22, r23
    1642:	78 1f       	adc	r23, r24
    1644:	89 1f       	adc	r24, r25
    1646:	9a 1f       	adc	r25, r26
    1648:	a1 1d       	adc	r26, r1
    164a:	68 0f       	add	r22, r24
    164c:	79 1f       	adc	r23, r25
    164e:	8a 1f       	adc	r24, r26
    1650:	91 1d       	adc	r25, r1
    1652:	a1 1d       	adc	r26, r1
    1654:	6a 0f       	add	r22, r26
    1656:	71 1d       	adc	r23, r1
    1658:	81 1d       	adc	r24, r1
    165a:	91 1d       	adc	r25, r1
    165c:	a1 1d       	adc	r26, r1
    165e:	20 d0       	rcall	.+64     	; 0x16a0 <__ultoa_invert+0x84>
    1660:	09 f4       	brne	.+2      	; 0x1664 <__ultoa_invert+0x48>
    1662:	68 94       	set
    1664:	3f 91       	pop	r19
    1666:	2a e0       	ldi	r18, 0x0A	; 10
    1668:	26 9f       	mul	r18, r22
    166a:	11 24       	eor	r1, r1
    166c:	30 19       	sub	r19, r0
    166e:	30 5d       	subi	r19, 0xD0	; 208
    1670:	31 93       	st	Z+, r19
    1672:	de f6       	brtc	.-74     	; 0x162a <__ultoa_invert+0xe>
    1674:	cf 01       	movw	r24, r30
    1676:	08 95       	ret
    1678:	46 2f       	mov	r20, r22
    167a:	47 70       	andi	r20, 0x07	; 7
    167c:	40 5d       	subi	r20, 0xD0	; 208
    167e:	41 93       	st	Z+, r20
    1680:	b3 e0       	ldi	r27, 0x03	; 3
    1682:	0f d0       	rcall	.+30     	; 0x16a2 <__ultoa_invert+0x86>
    1684:	c9 f7       	brne	.-14     	; 0x1678 <__ultoa_invert+0x5c>
    1686:	f6 cf       	rjmp	.-20     	; 0x1674 <__ultoa_invert+0x58>
    1688:	46 2f       	mov	r20, r22
    168a:	4f 70       	andi	r20, 0x0F	; 15
    168c:	40 5d       	subi	r20, 0xD0	; 208
    168e:	4a 33       	cpi	r20, 0x3A	; 58
    1690:	18 f0       	brcs	.+6      	; 0x1698 <__ultoa_invert+0x7c>
    1692:	49 5d       	subi	r20, 0xD9	; 217
    1694:	31 fd       	sbrc	r19, 1
    1696:	40 52       	subi	r20, 0x20	; 32
    1698:	41 93       	st	Z+, r20
    169a:	02 d0       	rcall	.+4      	; 0x16a0 <__ultoa_invert+0x84>
    169c:	a9 f7       	brne	.-22     	; 0x1688 <__ultoa_invert+0x6c>
    169e:	ea cf       	rjmp	.-44     	; 0x1674 <__ultoa_invert+0x58>
    16a0:	b4 e0       	ldi	r27, 0x04	; 4
    16a2:	a6 95       	lsr	r26
    16a4:	97 95       	ror	r25
    16a6:	87 95       	ror	r24
    16a8:	77 95       	ror	r23
    16aa:	67 95       	ror	r22
    16ac:	ba 95       	dec	r27
    16ae:	c9 f7       	brne	.-14     	; 0x16a2 <__ultoa_invert+0x86>
    16b0:	00 97       	sbiw	r24, 0x00	; 0
    16b2:	61 05       	cpc	r22, r1
    16b4:	71 05       	cpc	r23, r1
    16b6:	08 95       	ret
    16b8:	9b 01       	movw	r18, r22
    16ba:	ac 01       	movw	r20, r24
    16bc:	0a 2e       	mov	r0, r26
    16be:	06 94       	lsr	r0
    16c0:	57 95       	ror	r21
    16c2:	47 95       	ror	r20
    16c4:	37 95       	ror	r19
    16c6:	27 95       	ror	r18
    16c8:	ba 95       	dec	r27
    16ca:	c9 f7       	brne	.-14     	; 0x16be <__ultoa_invert+0xa2>
    16cc:	62 0f       	add	r22, r18
    16ce:	73 1f       	adc	r23, r19
    16d0:	84 1f       	adc	r24, r20
    16d2:	95 1f       	adc	r25, r21
    16d4:	a0 1d       	adc	r26, r0
    16d6:	08 95       	ret

000016d8 <_exit>:
    16d8:	f8 94       	cli

000016da <__stop_program>:
    16da:	ff cf       	rjmp	.-2      	; 0x16da <__stop_program>
