{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.0 Build 215 05/29/2008 SJ Full Version " "Info: Version 8.0 Build 215 05/29/2008 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 15 15:15:05 2020 " "Info: Processing started: Tue Dec 15 15:15:05 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off homework -c homework " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off homework -c homework" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "Block1 " "Warning: Ignored assignments for entity \"Block1\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_ROOT_REGION ON -section_id \"Root Region\" " "Warning: Assignment of entity set_global_assignment -name LL_ROOT_REGION ON -section_id \"Root Region\" is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0 0} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_MEMBER_STATE LOCKED -section_id \"Root Region\" " "Warning: Assignment of entity set_global_assignment -name LL_MEMBER_STATE LOCKED -section_id \"Root Region\" is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0 0} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -section_id Top " "Warning: Assignment of entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -section_id Top is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0 0} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top " "Warning: Assignment of entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0 0} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 14622752 -section_id Top " "Warning: Assignment of entity set_global_assignment -name PARTITION_COLOR 14622752 -section_id Top is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0 0} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -section_id Top " "Warning: Assignment of entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -section_id Top is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0 0} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -section_id Top " "Warning: Assignment of entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -section_id Top is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0 0} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS REPLACE_CONFLICTING -section_id Top " "Warning: Assignment of entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS REPLACE_CONFLICTING -section_id Top is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0 0} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -section_id Top " "Warning: Assignment of entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -section_id Top is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0 0} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -section_id Top " "Warning: Assignment of entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -section_id Top is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0 0} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -section_id Top " "Warning: Assignment of entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -section_id Top is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0 0}  } {  } 0 0 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "" 0 0}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "homework.v(22) " "Warning (10268): Verilog HDL information at homework.v(22): always construct contains both blocking and non-blocking assignments" {  } { { "homework.v" "" { Text "F:/EDA/home/bigHomework/bigHomework/homework.v" 22 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "homework.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file homework.v" { { "Info" "ISGN_ENTITY_NAME" "1 homework " "Info: Found entity 1: homework" {  } { { "homework.v" "" { Text "F:/EDA/home/bigHomework/bigHomework/homework.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "calculator.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file calculator.v" { { "Info" "ISGN_ENTITY_NAME" "1 calculator " "Info: Found entity 1: calculator" {  } { { "calculator.v" "" { Text "F:/EDA/home/bigHomework/bigHomework/calculator.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "yima.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file yima.v" { { "Info" "ISGN_ENTITY_NAME" "1 yima " "Info: Found entity 1: yima" {  } { { "yima.v" "" { Text "F:/EDA/home/bigHomework/bigHomework/yima.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Warning" "WSGN_FILE_IS_MISSING" "F:/EDA/home/bigHomework/bigHomework/homework.bdf " "Warning: Can't analyze file -- file F:/EDA/home/bigHomework/bigHomework/homework.bdf is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Block1.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file Block1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Block1 " "Info: Found entity 1: Block1" {  } { { "Block1.bdf" "" { Schematic "F:/EDA/home/bigHomework/bigHomework/Block1.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flag.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file flag.v" { { "Info" "ISGN_ENTITY_NAME" "1 flag " "Info: Found entity 1: flag" {  } { { "flag.v" "" { Text "F:/EDA/home/bigHomework/bigHomework/flag.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file led.v" { { "Info" "ISGN_ENTITY_NAME" "1 led " "Info: Found entity 1: led" {  } { { "led.v" "" { Text "F:/EDA/home/bigHomework/bigHomework/led.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fenpin2.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file fenpin2.v" { { "Info" "ISGN_ENTITY_NAME" "1 fenpin2 " "Info: Found entity 1: fenpin2" {  } { { "fenpin2.v" "" { Text "F:/EDA/home/bigHomework/bigHomework/fenpin2.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "Block1 " "Info: Elaborating entity \"Block1\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 0}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "yima inst10 " "Warning: Block or symbol \"yima\" of instance \"inst10\" overlaps another block or symbol" {  } { { "Block1.bdf" "" { Schematic "F:/EDA/home/bigHomework/bigHomework/Block1.bdf" { { 176 944 1088 272 "inst10" "" } } } }  } 0 0 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led led:inst21 " "Info: Elaborating entity \"led\" for hierarchy \"led:inst21\"" {  } { { "Block1.bdf" "inst21" { Schematic "F:/EDA/home/bigHomework/bigHomework/Block1.bdf" { { 584 960 1096 680 "inst21" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "fenpin100.v 1 1 " "Warning: Using design file fenpin100.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 fenpin100 " "Info: Found entity 1: fenpin100" {  } { { "fenpin100.v" "" { Text "F:/EDA/home/bigHomework/bigHomework/fenpin100.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fenpin100 fenpin100:inst2 " "Info: Elaborating entity \"fenpin100\" for hierarchy \"fenpin100:inst2\"" {  } { { "Block1.bdf" "inst2" { Schematic "F:/EDA/home/bigHomework/bigHomework/Block1.bdf" { { -216 648 744 -120 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 fenpin100.v(15) " "Warning (10230): Verilog HDL assignment warning at fenpin100.v(15): truncated value with size 32 to match size of target (8)" {  } { { "fenpin100.v" "" { Text "F:/EDA/home/bigHomework/bigHomework/fenpin100.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "fenpin10.v 1 1 " "Warning: Using design file fenpin10.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 fenpin10 " "Info: Found entity 1: fenpin10" {  } { { "fenpin10.v" "" { Text "F:/EDA/home/bigHomework/bigHomework/fenpin10.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fenpin10 fenpin10:inst4 " "Info: Elaborating entity \"fenpin10\" for hierarchy \"fenpin10:inst4\"" {  } { { "Block1.bdf" "inst4" { Schematic "F:/EDA/home/bigHomework/bigHomework/Block1.bdf" { { -216 464 560 -120 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 fenpin10.v(15) " "Warning (10230): Verilog HDL assignment warning at fenpin10.v(15): truncated value with size 32 to match size of target (3)" {  } { { "fenpin10.v" "" { Text "F:/EDA/home/bigHomework/bigHomework/fenpin10.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "fenpin50.v 1 1 " "Warning: Using design file fenpin50.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 fenpin50 " "Info: Found entity 1: fenpin50" {  } { { "fenpin50.v" "" { Text "F:/EDA/home/bigHomework/bigHomework/fenpin50.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fenpin50 fenpin50:inst3 " "Info: Elaborating entity \"fenpin50\" for hierarchy \"fenpin50:inst3\"" {  } { { "Block1.bdf" "inst3" { Schematic "F:/EDA/home/bigHomework/bigHomework/Block1.bdf" { { -216 296 392 -120 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 fenpin50.v(15) " "Warning (10230): Verilog HDL assignment warning at fenpin50.v(15): truncated value with size 32 to match size of target (6)" {  } { { "fenpin50.v" "" { Text "F:/EDA/home/bigHomework/bigHomework/fenpin50.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "homework homework:inst " "Info: Elaborating entity \"homework\" for hierarchy \"homework:inst\"" {  } { { "Block1.bdf" "inst" { Schematic "F:/EDA/home/bigHomework/bigHomework/Block1.bdf" { { 224 464 632 384 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "qudou.v 1 1 " "Warning: Using design file qudou.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 qudou " "Info: Found entity 1: qudou" {  } { { "qudou.v" "" { Text "F:/EDA/home/bigHomework/bigHomework/qudou.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qudou qudou:inst6 " "Info: Elaborating entity \"qudou\" for hierarchy \"qudou:inst6\"" {  } { { "Block1.bdf" "inst6" { Schematic "F:/EDA/home/bigHomework/bigHomework/Block1.bdf" { { 136 144 240 232 "inst6" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "calculator calculator:inst11 " "Info: Elaborating entity \"calculator\" for hierarchy \"calculator:inst11\"" {  } { { "Block1.bdf" "inst11" { Schematic "F:/EDA/home/bigHomework/bigHomework/Block1.bdf" { { -48 152 272 48 "inst11" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "yima yima:inst7 " "Info: Elaborating entity \"yima\" for hierarchy \"yima:inst7\"" {  } { { "Block1.bdf" "inst7" { Schematic "F:/EDA/home/bigHomework/bigHomework/Block1.bdf" { { -16 944 1088 80 "inst7" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flag flag:inst9 " "Info: Elaborating entity \"flag\" for hierarchy \"flag:inst9\"" {  } { { "Block1.bdf" "inst9" { Schematic "F:/EDA/home/bigHomework/bigHomework/Block1.bdf" { { 360 944 1088 456 "inst9" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sum flag.v(10) " "Warning (10235): Verilog HDL Always Construct warning at flag.v(10): variable \"sum\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "flag.v" "" { Text "F:/EDA/home/bigHomework/bigHomework/flag.v" 10 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sum flag.v(13) " "Warning (10235): Verilog HDL Always Construct warning at flag.v(13): variable \"sum\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "flag.v" "" { Text "F:/EDA/home/bigHomework/bigHomework/flag.v" 13 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 flag.v(13) " "Warning (10230): Verilog HDL assignment warning at flag.v(13): truncated value with size 32 to match size of target (4)" {  } { { "flag.v" "" { Text "F:/EDA/home/bigHomework/bigHomework/flag.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sum flag.v(18) " "Warning (10235): Verilog HDL Always Construct warning at flag.v(18): variable \"sum\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "flag.v" "" { Text "F:/EDA/home/bigHomework/bigHomework/flag.v" 18 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 flag.v(18) " "Warning (10230): Verilog HDL assignment warning at flag.v(18): truncated value with size 5 to match size of target (4)" {  } { { "flag.v" "" { Text "F:/EDA/home/bigHomework/bigHomework/flag.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "yima:inst14\|out\[4\] data_in GND " "Warning (14130): Reduced register \"yima:inst14\|out\[4\]\" with stuck data_in port to stuck value GND" {  } { { "yima.v" "" { Text "F:/EDA/home/bigHomework/bigHomework/yima.v" 6 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "yima:inst18\|out\[4\] data_in GND " "Warning (14130): Reduced register \"yima:inst18\|out\[4\]\" with stuck data_in port to stuck value GND" {  } { { "yima.v" "" { Text "F:/EDA/home/bigHomework/bigHomework/yima.v" 6 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "yima:inst14\|out\[5\] data_in GND " "Warning (14130): Reduced register \"yima:inst14\|out\[5\]\" with stuck data_in port to stuck value GND" {  } { { "yima.v" "" { Text "F:/EDA/home/bigHomework/bigHomework/yima.v" 6 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG_PWRUP_DC" "yima:inst14\|out\[0\] data_in VCC " "Warning (14131): Reduced register \"yima:inst14\|out\[0\]\" with stuck data_in port to stuck value VCC -- power-up level has changed" {  } { { "yima.v" "" { Text "F:/EDA/home/bigHomework/bigHomework/yima.v" 6 -1 0 } }  } 0 14131 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s! -- power-up level has changed" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "yima:inst18\|out\[5\] data_in GND " "Warning (14130): Reduced register \"yima:inst18\|out\[5\]\" with stuck data_in port to stuck value GND" {  } { { "yima.v" "" { Text "F:/EDA/home/bigHomework/bigHomework/yima.v" 6 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG_PWRUP_DC" "yima:inst18\|out\[0\] data_in VCC " "Warning (14131): Reduced register \"yima:inst18\|out\[0\]\" with stuck data_in port to stuck value VCC -- power-up level has changed" {  } { { "yima.v" "" { Text "F:/EDA/home/bigHomework/bigHomework/yima.v" 6 -1 0 } }  } 0 14131 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s! -- power-up level has changed" 0 0 "" 0 0}
{ "Info" "IOPT_MLS_DUP_REG_INFO_HDR" "" "Info: Duplicate registers merged to single register" { { "Info" "IOPT_MLS_DUP_REG_INFO" "yima:inst14\|out\[3\] yima:inst14\|out\[6\] " "Info (13350): Duplicate register \"yima:inst14\|out\[3\]\" merged to single register \"yima:inst14\|out\[6\]\"" {  } { { "yima.v" "" { Text "F:/EDA/home/bigHomework/bigHomework/yima.v" 6 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "yima:inst14\|out\[2\] yima:inst14\|out\[6\] " "Info (13350): Duplicate register \"yima:inst14\|out\[2\]\" merged to single register \"yima:inst14\|out\[6\]\"" {  } { { "yima.v" "" { Text "F:/EDA/home/bigHomework/bigHomework/yima.v" 6 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "yima:inst14\|out\[1\] yima:inst14\|out\[6\] " "Info (13350): Duplicate register \"yima:inst14\|out\[1\]\" merged to single register \"yima:inst14\|out\[6\]\"" {  } { { "yima.v" "" { Text "F:/EDA/home/bigHomework/bigHomework/yima.v" 6 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "yima:inst18\|out\[3\] yima:inst18\|out\[6\] " "Info (13350): Duplicate register \"yima:inst18\|out\[3\]\" merged to single register \"yima:inst18\|out\[6\]\"" {  } { { "yima.v" "" { Text "F:/EDA/home/bigHomework/bigHomework/yima.v" 6 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "yima:inst18\|out\[2\] yima:inst18\|out\[6\] " "Info (13350): Duplicate register \"yima:inst18\|out\[2\]\" merged to single register \"yima:inst18\|out\[6\]\"" {  } { { "yima.v" "" { Text "F:/EDA/home/bigHomework/bigHomework/yima.v" 6 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "yima:inst18\|out\[1\] yima:inst18\|out\[6\] " "Info (13350): Duplicate register \"yima:inst18\|out\[1\]\" merged to single register \"yima:inst18\|out\[6\]\"" {  } { { "yima.v" "" { Text "F:/EDA/home/bigHomework/bigHomework/yima.v" 6 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0 0}  } {  } 0 0 "Duplicate registers merged to single register" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "homework:inst\|win\[2\] data_in GND " "Warning (14130): Reduced register \"homework:inst\|win\[2\]\" with stuck data_in port to stuck value GND" {  } { { "homework.v" "" { Text "F:/EDA/home/bigHomework/bigHomework/homework.v" 22 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0 0}
{ "Info" "IOPT_SMP_MACHINE_PREPROCESS_STAT_NO_BITS" "\|Block1\|homework:inst\|state 7 " "Info: State machine \"\|Block1\|homework:inst\|state\" contains 7 states" {  } { { "homework.v" "" { Text "F:/EDA/home/bigHomework/bigHomework/homework.v" 9 -1 0 } }  } 0 0 "State machine \"%1!s!\" contains %2!d! states" 0 0 "" 0 0}
{ "Info" "IOPT_SMP_MACHINE_REPORT_PROCESSOR" "Auto \|Block1\|homework:inst\|state " "Info: Selected Auto state machine encoding method for state machine \"\|Block1\|homework:inst\|state\"" {  } { { "homework.v" "" { Text "F:/EDA/home/bigHomework/bigHomework/homework.v" 9 -1 0 } }  } 0 0 "Selected %1!s! state machine encoding method for state machine \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_HEADER" "\|Block1\|homework:inst\|state " "Info: Encoding result for state machine \"\|Block1\|homework:inst\|state\"" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS_HEADER" "7 " "Info: Completed encoding using 7 state bits" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "homework:inst\|state.s6 " "Info: Encoded state bit \"homework:inst\|state.s6\"" {  } { { "homework.v" "" { Text "F:/EDA/home/bigHomework/bigHomework/homework.v" 9 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "homework:inst\|state.s5 " "Info: Encoded state bit \"homework:inst\|state.s5\"" {  } { { "homework.v" "" { Text "F:/EDA/home/bigHomework/bigHomework/homework.v" 9 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "homework:inst\|state.s4 " "Info: Encoded state bit \"homework:inst\|state.s4\"" {  } { { "homework.v" "" { Text "F:/EDA/home/bigHomework/bigHomework/homework.v" 9 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "homework:inst\|state.s3 " "Info: Encoded state bit \"homework:inst\|state.s3\"" {  } { { "homework.v" "" { Text "F:/EDA/home/bigHomework/bigHomework/homework.v" 9 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "homework:inst\|state.s2 " "Info: Encoded state bit \"homework:inst\|state.s2\"" {  } { { "homework.v" "" { Text "F:/EDA/home/bigHomework/bigHomework/homework.v" 9 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "homework:inst\|state.s1 " "Info: Encoded state bit \"homework:inst\|state.s1\"" {  } { { "homework.v" "" { Text "F:/EDA/home/bigHomework/bigHomework/homework.v" 9 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "homework:inst\|state.s0 " "Info: Encoded state bit \"homework:inst\|state.s0\"" {  } { { "homework.v" "" { Text "F:/EDA/home/bigHomework/bigHomework/homework.v" 9 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0 0}  } {  } 0 0 "Completed encoding using %1!d! state bits" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|Block1\|homework:inst\|state.s0 0000000 " "Info: State \"\|Block1\|homework:inst\|state.s0\" uses code string \"0000000\"" {  } { { "homework.v" "" { Text "F:/EDA/home/bigHomework/bigHomework/homework.v" 9 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|Block1\|homework:inst\|state.s1 0000011 " "Info: State \"\|Block1\|homework:inst\|state.s1\" uses code string \"0000011\"" {  } { { "homework.v" "" { Text "F:/EDA/home/bigHomework/bigHomework/homework.v" 9 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|Block1\|homework:inst\|state.s2 0000101 " "Info: State \"\|Block1\|homework:inst\|state.s2\" uses code string \"0000101\"" {  } { { "homework.v" "" { Text "F:/EDA/home/bigHomework/bigHomework/homework.v" 9 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|Block1\|homework:inst\|state.s3 0001001 " "Info: State \"\|Block1\|homework:inst\|state.s3\" uses code string \"0001001\"" {  } { { "homework.v" "" { Text "F:/EDA/home/bigHomework/bigHomework/homework.v" 9 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|Block1\|homework:inst\|state.s4 0010001 " "Info: State \"\|Block1\|homework:inst\|state.s4\" uses code string \"0010001\"" {  } { { "homework.v" "" { Text "F:/EDA/home/bigHomework/bigHomework/homework.v" 9 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|Block1\|homework:inst\|state.s5 0100001 " "Info: State \"\|Block1\|homework:inst\|state.s5\" uses code string \"0100001\"" {  } { { "homework.v" "" { Text "F:/EDA/home/bigHomework/bigHomework/homework.v" 9 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|Block1\|homework:inst\|state.s6 1000001 " "Info: State \"\|Block1\|homework:inst\|state.s6\" uses code string \"1000001\"" {  } { { "homework.v" "" { Text "F:/EDA/home/bigHomework/bigHomework/homework.v" 9 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0 0}  } { { "homework.v" "" { Text "F:/EDA/home/bigHomework/bigHomework/homework.v" 9 -1 0 } }  } 0 0 "Encoding result for state machine \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Info: Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "flag:inst9\|Mod0 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"flag:inst9\|Mod0\"" {  } { { "flag.v" "Mod0" { Text "F:/EDA/home/bigHomework/bigHomework/flag.v" 13 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 0} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "flag:inst19\|Mod0 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"flag:inst19\|Mod0\"" {  } { { "flag.v" "Mod0" { Text "F:/EDA/home/bigHomework/bigHomework/flag.v" 13 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 0}  } {  } 0 0 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "flag:inst9\|lpm_divide:Mod0 " "Info: Elaborated megafunction instantiation \"flag:inst9\|lpm_divide:Mod0\"" {  } { { "flag.v" "" { Text "F:/EDA/home/bigHomework/bigHomework/flag.v" 13 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "flag:inst9\|lpm_divide:Mod0 " "Info: Instantiated megafunction \"flag:inst9\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 5 " "Info: Parameter \"LPM_WIDTHN\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Info: Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0}  } { { "flag.v" "" { Text "F:/EDA/home/bigHomework/bigHomework/flag.v" 13 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_15m.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_15m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_15m " "Info: Found entity 1: lpm_divide_15m" {  } { { "db/lpm_divide_15m.tdf" "" { Text "F:/EDA/home/bigHomework/bigHomework/db/lpm_divide_15m.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_8kh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_8kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_8kh " "Info: Found entity 1: sign_div_unsign_8kh" {  } { { "db/sign_div_unsign_8kh.tdf" "" { Text "F:/EDA/home/bigHomework/bigHomework/db/sign_div_unsign_8kh.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_ive.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_ive.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_ive " "Info: Found entity 1: alt_u_div_ive" {  } { { "db/alt_u_div_ive.tdf" "" { Text "F:/EDA/home/bigHomework/bigHomework/db/alt_u_div_ive.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lkc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lkc " "Info: Found entity 1: add_sub_lkc" {  } { { "db/add_sub_lkc.tdf" "" { Text "F:/EDA/home/bigHomework/bigHomework/db/add_sub_lkc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mkc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mkc " "Info: Found entity 1: add_sub_mkc" {  } { { "db/add_sub_mkc.tdf" "" { Text "F:/EDA/home/bigHomework/bigHomework/db/add_sub_mkc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "IOPT_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "calculator.v" "" { Text "F:/EDA/home/bigHomework/bigHomework/calculator.v" 21 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 0}
{ "Info" "IOPT_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "led:inst21\|ledstate\[4\] data_in GND " "Warning (14130): Reduced register \"led:inst21\|ledstate\[4\]\" with stuck data_in port to stuck value GND" {  } { { "led.v" "" { Text "F:/EDA/home/bigHomework/bigHomework/led.v" 9 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "out5\[5\] GND " "Warning (13410): Pin \"out5\[5\]\" is stuck at GND" {  } { { "Block1.bdf" "" { Schematic "F:/EDA/home/bigHomework/bigHomework/Block1.bdf" { { 224 1576 1752 240 "out5\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "out5\[4\] GND " "Warning (13410): Pin \"out5\[4\]\" is stuck at GND" {  } { { "Block1.bdf" "" { Schematic "F:/EDA/home/bigHomework/bigHomework/Block1.bdf" { { 224 1576 1752 240 "out5\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "out5\[0\] VCC " "Warning (13410): Pin \"out5\[0\]\" is stuck at VCC" {  } { { "Block1.bdf" "" { Schematic "F:/EDA/home/bigHomework/bigHomework/Block1.bdf" { { 224 1576 1752 240 "out5\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "out7\[5\] GND " "Warning (13410): Pin \"out7\[5\]\" is stuck at GND" {  } { { "Block1.bdf" "" { Schematic "F:/EDA/home/bigHomework/bigHomework/Block1.bdf" { { 416 1576 1752 432 "out7\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "out7\[4\] GND " "Warning (13410): Pin \"out7\[4\]\" is stuck at GND" {  } { { "Block1.bdf" "" { Schematic "F:/EDA/home/bigHomework/bigHomework/Block1.bdf" { { 416 1576 1752 432 "out7\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "out7\[0\] VCC " "Warning (13410): Pin \"out7\[0\]\" is stuck at VCC" {  } { { "Block1.bdf" "" { Schematic "F:/EDA/home/bigHomework/bigHomework/Block1.bdf" { { 416 1576 1752 432 "out7\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 0}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "7 7 " "Info: 7 registers lost all their fanouts during netlist optimizations. The first 7 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "homework:inst\|state~379 " "Info: Register \"homework:inst\|state~379\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "homework:inst\|state~380 " "Info: Register \"homework:inst\|state~380\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "homework:inst\|state~381 " "Info: Register \"homework:inst\|state~381\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "homework:inst\|state~382 " "Info: Register \"homework:inst\|state~382\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "homework:inst\|state~383 " "Info: Register \"homework:inst\|state~383\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "homework:inst\|state~384 " "Info: Register \"homework:inst\|state~384\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "homework:inst\|state~385 " "Info: Register \"homework:inst\|state~385\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 0}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/EDA/home/bigHomework/bigHomework/homework.map.smsg " "Info: Generated suppressed messages file F:/EDA/home/bigHomework/bigHomework/homework.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "334 " "Info: Implemented 334 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Info: Implemented 4 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_OPINS" "64 " "Info: Implemented 64 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_LCELLS" "266 " "Info: Implemented 266 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 41 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 41 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "222 " "Info: Peak virtual memory: 222 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 15 15:15:08 2020 " "Info: Processing ended: Tue Dec 15 15:15:08 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
