/home/luca/languages/rust/stm32-rs/stm32g4/target/debug/deps/vcell-3a31ef4eae53ca65.rmeta: /home/luca/.cargo/registry/src/github.com-1ecc6299db9ec823/vcell-0.1.3/src/lib.rs

/home/luca/languages/rust/stm32-rs/stm32g4/target/debug/deps/libvcell-3a31ef4eae53ca65.rlib: /home/luca/.cargo/registry/src/github.com-1ecc6299db9ec823/vcell-0.1.3/src/lib.rs

/home/luca/languages/rust/stm32-rs/stm32g4/target/debug/deps/vcell-3a31ef4eae53ca65.d: /home/luca/.cargo/registry/src/github.com-1ecc6299db9ec823/vcell-0.1.3/src/lib.rs

/home/luca/.cargo/registry/src/github.com-1ecc6299db9ec823/vcell-0.1.3/src/lib.rs:
