
BlackBox_Final.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000dc10  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001ddc  0800dde0  0800dde0  0000ede0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800fbbc  0800fbbc  000111ec  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800fbbc  0800fbbc  00010bbc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800fbc4  0800fbc4  000111ec  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800fbc4  0800fbc4  00010bc4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800fbc8  0800fbc8  00010bc8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001ec  20000000  0800fbcc  00011000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000ca8  200001ec  0800fdb8  000111ec  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000e94  0800fdb8  00011e94  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000111ec  2**0
                  CONTENTS, READONLY
 12 .debug_info   00017718  00000000  00000000  0001121c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003c03  00000000  00000000  00028934  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001370  00000000  00000000  0002c538  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000ee4  00000000  00000000  0002d8a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00029f6c  00000000  00000000  0002e78c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001d392  00000000  00000000  000586f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000d9e2b  00000000  00000000  00075a8a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0014f8b5  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006524  00000000  00000000  0014f8f8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000064  00000000  00000000  00155e1c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200001ec 	.word	0x200001ec
 80001ec:	00000000 	.word	0x00000000
 80001f0:	0800ddc8 	.word	0x0800ddc8

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200001f0 	.word	0x200001f0
 800020c:	0800ddc8 	.word	0x0800ddc8

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <strlen>:
 80002b0:	4603      	mov	r3, r0
 80002b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002b6:	2a00      	cmp	r2, #0
 80002b8:	d1fb      	bne.n	80002b2 <strlen+0x2>
 80002ba:	1a18      	subs	r0, r3, r0
 80002bc:	3801      	subs	r0, #1
 80002be:	4770      	bx	lr

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	@ 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_d2uiz>:
 8000be8:	004a      	lsls	r2, r1, #1
 8000bea:	d211      	bcs.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bec:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bf0:	d211      	bcs.n	8000c16 <__aeabi_d2uiz+0x2e>
 8000bf2:	d50d      	bpl.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bf4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bf8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bfc:	d40e      	bmi.n	8000c1c <__aeabi_d2uiz+0x34>
 8000bfe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c02:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000c06:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c0a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c0e:	4770      	bx	lr
 8000c10:	f04f 0000 	mov.w	r0, #0
 8000c14:	4770      	bx	lr
 8000c16:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c1a:	d102      	bne.n	8000c22 <__aeabi_d2uiz+0x3a>
 8000c1c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c20:	4770      	bx	lr
 8000c22:	f04f 0000 	mov.w	r0, #0
 8000c26:	4770      	bx	lr

08000c28 <__aeabi_d2f>:
 8000c28:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c2c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c30:	bf24      	itt	cs
 8000c32:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c36:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c3a:	d90d      	bls.n	8000c58 <__aeabi_d2f+0x30>
 8000c3c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c40:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c44:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c48:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c4c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c50:	bf08      	it	eq
 8000c52:	f020 0001 	biceq.w	r0, r0, #1
 8000c56:	4770      	bx	lr
 8000c58:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c5c:	d121      	bne.n	8000ca2 <__aeabi_d2f+0x7a>
 8000c5e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c62:	bfbc      	itt	lt
 8000c64:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c68:	4770      	bxlt	lr
 8000c6a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c6e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c72:	f1c2 0218 	rsb	r2, r2, #24
 8000c76:	f1c2 0c20 	rsb	ip, r2, #32
 8000c7a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c7e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c82:	bf18      	it	ne
 8000c84:	f040 0001 	orrne.w	r0, r0, #1
 8000c88:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c8c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c90:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c94:	ea40 000c 	orr.w	r0, r0, ip
 8000c98:	fa23 f302 	lsr.w	r3, r3, r2
 8000c9c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000ca0:	e7cc      	b.n	8000c3c <__aeabi_d2f+0x14>
 8000ca2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000ca6:	d107      	bne.n	8000cb8 <__aeabi_d2f+0x90>
 8000ca8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000cac:	bf1e      	ittt	ne
 8000cae:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000cb2:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000cb6:	4770      	bxne	lr
 8000cb8:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000cbc:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000cc0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000cc4:	4770      	bx	lr
 8000cc6:	bf00      	nop

08000cc8 <__aeabi_uldivmod>:
 8000cc8:	b953      	cbnz	r3, 8000ce0 <__aeabi_uldivmod+0x18>
 8000cca:	b94a      	cbnz	r2, 8000ce0 <__aeabi_uldivmod+0x18>
 8000ccc:	2900      	cmp	r1, #0
 8000cce:	bf08      	it	eq
 8000cd0:	2800      	cmpeq	r0, #0
 8000cd2:	bf1c      	itt	ne
 8000cd4:	f04f 31ff 	movne.w	r1, #4294967295
 8000cd8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cdc:	f000 b9be 	b.w	800105c <__aeabi_idiv0>
 8000ce0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ce4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ce8:	f000 f83c 	bl	8000d64 <__udivmoddi4>
 8000cec:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cf0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cf4:	b004      	add	sp, #16
 8000cf6:	4770      	bx	lr

08000cf8 <__aeabi_d2lz>:
 8000cf8:	b538      	push	{r3, r4, r5, lr}
 8000cfa:	2200      	movs	r2, #0
 8000cfc:	2300      	movs	r3, #0
 8000cfe:	4604      	mov	r4, r0
 8000d00:	460d      	mov	r5, r1
 8000d02:	f7ff ff0b 	bl	8000b1c <__aeabi_dcmplt>
 8000d06:	b928      	cbnz	r0, 8000d14 <__aeabi_d2lz+0x1c>
 8000d08:	4620      	mov	r0, r4
 8000d0a:	4629      	mov	r1, r5
 8000d0c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000d10:	f000 b80a 	b.w	8000d28 <__aeabi_d2ulz>
 8000d14:	4620      	mov	r0, r4
 8000d16:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000d1a:	f000 f805 	bl	8000d28 <__aeabi_d2ulz>
 8000d1e:	4240      	negs	r0, r0
 8000d20:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d24:	bd38      	pop	{r3, r4, r5, pc}
 8000d26:	bf00      	nop

08000d28 <__aeabi_d2ulz>:
 8000d28:	b5d0      	push	{r4, r6, r7, lr}
 8000d2a:	4b0c      	ldr	r3, [pc, #48]	@ (8000d5c <__aeabi_d2ulz+0x34>)
 8000d2c:	2200      	movs	r2, #0
 8000d2e:	4606      	mov	r6, r0
 8000d30:	460f      	mov	r7, r1
 8000d32:	f7ff fc81 	bl	8000638 <__aeabi_dmul>
 8000d36:	f7ff ff57 	bl	8000be8 <__aeabi_d2uiz>
 8000d3a:	4604      	mov	r4, r0
 8000d3c:	f7ff fc02 	bl	8000544 <__aeabi_ui2d>
 8000d40:	4b07      	ldr	r3, [pc, #28]	@ (8000d60 <__aeabi_d2ulz+0x38>)
 8000d42:	2200      	movs	r2, #0
 8000d44:	f7ff fc78 	bl	8000638 <__aeabi_dmul>
 8000d48:	4602      	mov	r2, r0
 8000d4a:	460b      	mov	r3, r1
 8000d4c:	4630      	mov	r0, r6
 8000d4e:	4639      	mov	r1, r7
 8000d50:	f7ff faba 	bl	80002c8 <__aeabi_dsub>
 8000d54:	f7ff ff48 	bl	8000be8 <__aeabi_d2uiz>
 8000d58:	4621      	mov	r1, r4
 8000d5a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d5c:	3df00000 	.word	0x3df00000
 8000d60:	41f00000 	.word	0x41f00000

08000d64 <__udivmoddi4>:
 8000d64:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d68:	9d08      	ldr	r5, [sp, #32]
 8000d6a:	468e      	mov	lr, r1
 8000d6c:	4604      	mov	r4, r0
 8000d6e:	4688      	mov	r8, r1
 8000d70:	2b00      	cmp	r3, #0
 8000d72:	d14a      	bne.n	8000e0a <__udivmoddi4+0xa6>
 8000d74:	428a      	cmp	r2, r1
 8000d76:	4617      	mov	r7, r2
 8000d78:	d962      	bls.n	8000e40 <__udivmoddi4+0xdc>
 8000d7a:	fab2 f682 	clz	r6, r2
 8000d7e:	b14e      	cbz	r6, 8000d94 <__udivmoddi4+0x30>
 8000d80:	f1c6 0320 	rsb	r3, r6, #32
 8000d84:	fa01 f806 	lsl.w	r8, r1, r6
 8000d88:	fa20 f303 	lsr.w	r3, r0, r3
 8000d8c:	40b7      	lsls	r7, r6
 8000d8e:	ea43 0808 	orr.w	r8, r3, r8
 8000d92:	40b4      	lsls	r4, r6
 8000d94:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d98:	fa1f fc87 	uxth.w	ip, r7
 8000d9c:	fbb8 f1fe 	udiv	r1, r8, lr
 8000da0:	0c23      	lsrs	r3, r4, #16
 8000da2:	fb0e 8811 	mls	r8, lr, r1, r8
 8000da6:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000daa:	fb01 f20c 	mul.w	r2, r1, ip
 8000dae:	429a      	cmp	r2, r3
 8000db0:	d909      	bls.n	8000dc6 <__udivmoddi4+0x62>
 8000db2:	18fb      	adds	r3, r7, r3
 8000db4:	f101 30ff 	add.w	r0, r1, #4294967295
 8000db8:	f080 80ea 	bcs.w	8000f90 <__udivmoddi4+0x22c>
 8000dbc:	429a      	cmp	r2, r3
 8000dbe:	f240 80e7 	bls.w	8000f90 <__udivmoddi4+0x22c>
 8000dc2:	3902      	subs	r1, #2
 8000dc4:	443b      	add	r3, r7
 8000dc6:	1a9a      	subs	r2, r3, r2
 8000dc8:	b2a3      	uxth	r3, r4
 8000dca:	fbb2 f0fe 	udiv	r0, r2, lr
 8000dce:	fb0e 2210 	mls	r2, lr, r0, r2
 8000dd2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000dd6:	fb00 fc0c 	mul.w	ip, r0, ip
 8000dda:	459c      	cmp	ip, r3
 8000ddc:	d909      	bls.n	8000df2 <__udivmoddi4+0x8e>
 8000dde:	18fb      	adds	r3, r7, r3
 8000de0:	f100 32ff 	add.w	r2, r0, #4294967295
 8000de4:	f080 80d6 	bcs.w	8000f94 <__udivmoddi4+0x230>
 8000de8:	459c      	cmp	ip, r3
 8000dea:	f240 80d3 	bls.w	8000f94 <__udivmoddi4+0x230>
 8000dee:	443b      	add	r3, r7
 8000df0:	3802      	subs	r0, #2
 8000df2:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000df6:	eba3 030c 	sub.w	r3, r3, ip
 8000dfa:	2100      	movs	r1, #0
 8000dfc:	b11d      	cbz	r5, 8000e06 <__udivmoddi4+0xa2>
 8000dfe:	40f3      	lsrs	r3, r6
 8000e00:	2200      	movs	r2, #0
 8000e02:	e9c5 3200 	strd	r3, r2, [r5]
 8000e06:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e0a:	428b      	cmp	r3, r1
 8000e0c:	d905      	bls.n	8000e1a <__udivmoddi4+0xb6>
 8000e0e:	b10d      	cbz	r5, 8000e14 <__udivmoddi4+0xb0>
 8000e10:	e9c5 0100 	strd	r0, r1, [r5]
 8000e14:	2100      	movs	r1, #0
 8000e16:	4608      	mov	r0, r1
 8000e18:	e7f5      	b.n	8000e06 <__udivmoddi4+0xa2>
 8000e1a:	fab3 f183 	clz	r1, r3
 8000e1e:	2900      	cmp	r1, #0
 8000e20:	d146      	bne.n	8000eb0 <__udivmoddi4+0x14c>
 8000e22:	4573      	cmp	r3, lr
 8000e24:	d302      	bcc.n	8000e2c <__udivmoddi4+0xc8>
 8000e26:	4282      	cmp	r2, r0
 8000e28:	f200 8105 	bhi.w	8001036 <__udivmoddi4+0x2d2>
 8000e2c:	1a84      	subs	r4, r0, r2
 8000e2e:	eb6e 0203 	sbc.w	r2, lr, r3
 8000e32:	2001      	movs	r0, #1
 8000e34:	4690      	mov	r8, r2
 8000e36:	2d00      	cmp	r5, #0
 8000e38:	d0e5      	beq.n	8000e06 <__udivmoddi4+0xa2>
 8000e3a:	e9c5 4800 	strd	r4, r8, [r5]
 8000e3e:	e7e2      	b.n	8000e06 <__udivmoddi4+0xa2>
 8000e40:	2a00      	cmp	r2, #0
 8000e42:	f000 8090 	beq.w	8000f66 <__udivmoddi4+0x202>
 8000e46:	fab2 f682 	clz	r6, r2
 8000e4a:	2e00      	cmp	r6, #0
 8000e4c:	f040 80a4 	bne.w	8000f98 <__udivmoddi4+0x234>
 8000e50:	1a8a      	subs	r2, r1, r2
 8000e52:	0c03      	lsrs	r3, r0, #16
 8000e54:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e58:	b280      	uxth	r0, r0
 8000e5a:	b2bc      	uxth	r4, r7
 8000e5c:	2101      	movs	r1, #1
 8000e5e:	fbb2 fcfe 	udiv	ip, r2, lr
 8000e62:	fb0e 221c 	mls	r2, lr, ip, r2
 8000e66:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000e6a:	fb04 f20c 	mul.w	r2, r4, ip
 8000e6e:	429a      	cmp	r2, r3
 8000e70:	d907      	bls.n	8000e82 <__udivmoddi4+0x11e>
 8000e72:	18fb      	adds	r3, r7, r3
 8000e74:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000e78:	d202      	bcs.n	8000e80 <__udivmoddi4+0x11c>
 8000e7a:	429a      	cmp	r2, r3
 8000e7c:	f200 80e0 	bhi.w	8001040 <__udivmoddi4+0x2dc>
 8000e80:	46c4      	mov	ip, r8
 8000e82:	1a9b      	subs	r3, r3, r2
 8000e84:	fbb3 f2fe 	udiv	r2, r3, lr
 8000e88:	fb0e 3312 	mls	r3, lr, r2, r3
 8000e8c:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000e90:	fb02 f404 	mul.w	r4, r2, r4
 8000e94:	429c      	cmp	r4, r3
 8000e96:	d907      	bls.n	8000ea8 <__udivmoddi4+0x144>
 8000e98:	18fb      	adds	r3, r7, r3
 8000e9a:	f102 30ff 	add.w	r0, r2, #4294967295
 8000e9e:	d202      	bcs.n	8000ea6 <__udivmoddi4+0x142>
 8000ea0:	429c      	cmp	r4, r3
 8000ea2:	f200 80ca 	bhi.w	800103a <__udivmoddi4+0x2d6>
 8000ea6:	4602      	mov	r2, r0
 8000ea8:	1b1b      	subs	r3, r3, r4
 8000eaa:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000eae:	e7a5      	b.n	8000dfc <__udivmoddi4+0x98>
 8000eb0:	f1c1 0620 	rsb	r6, r1, #32
 8000eb4:	408b      	lsls	r3, r1
 8000eb6:	fa22 f706 	lsr.w	r7, r2, r6
 8000eba:	431f      	orrs	r7, r3
 8000ebc:	fa0e f401 	lsl.w	r4, lr, r1
 8000ec0:	fa20 f306 	lsr.w	r3, r0, r6
 8000ec4:	fa2e fe06 	lsr.w	lr, lr, r6
 8000ec8:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000ecc:	4323      	orrs	r3, r4
 8000ece:	fa00 f801 	lsl.w	r8, r0, r1
 8000ed2:	fa1f fc87 	uxth.w	ip, r7
 8000ed6:	fbbe f0f9 	udiv	r0, lr, r9
 8000eda:	0c1c      	lsrs	r4, r3, #16
 8000edc:	fb09 ee10 	mls	lr, r9, r0, lr
 8000ee0:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000ee4:	fb00 fe0c 	mul.w	lr, r0, ip
 8000ee8:	45a6      	cmp	lr, r4
 8000eea:	fa02 f201 	lsl.w	r2, r2, r1
 8000eee:	d909      	bls.n	8000f04 <__udivmoddi4+0x1a0>
 8000ef0:	193c      	adds	r4, r7, r4
 8000ef2:	f100 3aff 	add.w	sl, r0, #4294967295
 8000ef6:	f080 809c 	bcs.w	8001032 <__udivmoddi4+0x2ce>
 8000efa:	45a6      	cmp	lr, r4
 8000efc:	f240 8099 	bls.w	8001032 <__udivmoddi4+0x2ce>
 8000f00:	3802      	subs	r0, #2
 8000f02:	443c      	add	r4, r7
 8000f04:	eba4 040e 	sub.w	r4, r4, lr
 8000f08:	fa1f fe83 	uxth.w	lr, r3
 8000f0c:	fbb4 f3f9 	udiv	r3, r4, r9
 8000f10:	fb09 4413 	mls	r4, r9, r3, r4
 8000f14:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000f18:	fb03 fc0c 	mul.w	ip, r3, ip
 8000f1c:	45a4      	cmp	ip, r4
 8000f1e:	d908      	bls.n	8000f32 <__udivmoddi4+0x1ce>
 8000f20:	193c      	adds	r4, r7, r4
 8000f22:	f103 3eff 	add.w	lr, r3, #4294967295
 8000f26:	f080 8082 	bcs.w	800102e <__udivmoddi4+0x2ca>
 8000f2a:	45a4      	cmp	ip, r4
 8000f2c:	d97f      	bls.n	800102e <__udivmoddi4+0x2ca>
 8000f2e:	3b02      	subs	r3, #2
 8000f30:	443c      	add	r4, r7
 8000f32:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000f36:	eba4 040c 	sub.w	r4, r4, ip
 8000f3a:	fba0 ec02 	umull	lr, ip, r0, r2
 8000f3e:	4564      	cmp	r4, ip
 8000f40:	4673      	mov	r3, lr
 8000f42:	46e1      	mov	r9, ip
 8000f44:	d362      	bcc.n	800100c <__udivmoddi4+0x2a8>
 8000f46:	d05f      	beq.n	8001008 <__udivmoddi4+0x2a4>
 8000f48:	b15d      	cbz	r5, 8000f62 <__udivmoddi4+0x1fe>
 8000f4a:	ebb8 0203 	subs.w	r2, r8, r3
 8000f4e:	eb64 0409 	sbc.w	r4, r4, r9
 8000f52:	fa04 f606 	lsl.w	r6, r4, r6
 8000f56:	fa22 f301 	lsr.w	r3, r2, r1
 8000f5a:	431e      	orrs	r6, r3
 8000f5c:	40cc      	lsrs	r4, r1
 8000f5e:	e9c5 6400 	strd	r6, r4, [r5]
 8000f62:	2100      	movs	r1, #0
 8000f64:	e74f      	b.n	8000e06 <__udivmoddi4+0xa2>
 8000f66:	fbb1 fcf2 	udiv	ip, r1, r2
 8000f6a:	0c01      	lsrs	r1, r0, #16
 8000f6c:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000f70:	b280      	uxth	r0, r0
 8000f72:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000f76:	463b      	mov	r3, r7
 8000f78:	4638      	mov	r0, r7
 8000f7a:	463c      	mov	r4, r7
 8000f7c:	46b8      	mov	r8, r7
 8000f7e:	46be      	mov	lr, r7
 8000f80:	2620      	movs	r6, #32
 8000f82:	fbb1 f1f7 	udiv	r1, r1, r7
 8000f86:	eba2 0208 	sub.w	r2, r2, r8
 8000f8a:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000f8e:	e766      	b.n	8000e5e <__udivmoddi4+0xfa>
 8000f90:	4601      	mov	r1, r0
 8000f92:	e718      	b.n	8000dc6 <__udivmoddi4+0x62>
 8000f94:	4610      	mov	r0, r2
 8000f96:	e72c      	b.n	8000df2 <__udivmoddi4+0x8e>
 8000f98:	f1c6 0220 	rsb	r2, r6, #32
 8000f9c:	fa2e f302 	lsr.w	r3, lr, r2
 8000fa0:	40b7      	lsls	r7, r6
 8000fa2:	40b1      	lsls	r1, r6
 8000fa4:	fa20 f202 	lsr.w	r2, r0, r2
 8000fa8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000fac:	430a      	orrs	r2, r1
 8000fae:	fbb3 f8fe 	udiv	r8, r3, lr
 8000fb2:	b2bc      	uxth	r4, r7
 8000fb4:	fb0e 3318 	mls	r3, lr, r8, r3
 8000fb8:	0c11      	lsrs	r1, r2, #16
 8000fba:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000fbe:	fb08 f904 	mul.w	r9, r8, r4
 8000fc2:	40b0      	lsls	r0, r6
 8000fc4:	4589      	cmp	r9, r1
 8000fc6:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000fca:	b280      	uxth	r0, r0
 8000fcc:	d93e      	bls.n	800104c <__udivmoddi4+0x2e8>
 8000fce:	1879      	adds	r1, r7, r1
 8000fd0:	f108 3cff 	add.w	ip, r8, #4294967295
 8000fd4:	d201      	bcs.n	8000fda <__udivmoddi4+0x276>
 8000fd6:	4589      	cmp	r9, r1
 8000fd8:	d81f      	bhi.n	800101a <__udivmoddi4+0x2b6>
 8000fda:	eba1 0109 	sub.w	r1, r1, r9
 8000fde:	fbb1 f9fe 	udiv	r9, r1, lr
 8000fe2:	fb09 f804 	mul.w	r8, r9, r4
 8000fe6:	fb0e 1119 	mls	r1, lr, r9, r1
 8000fea:	b292      	uxth	r2, r2
 8000fec:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000ff0:	4542      	cmp	r2, r8
 8000ff2:	d229      	bcs.n	8001048 <__udivmoddi4+0x2e4>
 8000ff4:	18ba      	adds	r2, r7, r2
 8000ff6:	f109 31ff 	add.w	r1, r9, #4294967295
 8000ffa:	d2c4      	bcs.n	8000f86 <__udivmoddi4+0x222>
 8000ffc:	4542      	cmp	r2, r8
 8000ffe:	d2c2      	bcs.n	8000f86 <__udivmoddi4+0x222>
 8001000:	f1a9 0102 	sub.w	r1, r9, #2
 8001004:	443a      	add	r2, r7
 8001006:	e7be      	b.n	8000f86 <__udivmoddi4+0x222>
 8001008:	45f0      	cmp	r8, lr
 800100a:	d29d      	bcs.n	8000f48 <__udivmoddi4+0x1e4>
 800100c:	ebbe 0302 	subs.w	r3, lr, r2
 8001010:	eb6c 0c07 	sbc.w	ip, ip, r7
 8001014:	3801      	subs	r0, #1
 8001016:	46e1      	mov	r9, ip
 8001018:	e796      	b.n	8000f48 <__udivmoddi4+0x1e4>
 800101a:	eba7 0909 	sub.w	r9, r7, r9
 800101e:	4449      	add	r1, r9
 8001020:	f1a8 0c02 	sub.w	ip, r8, #2
 8001024:	fbb1 f9fe 	udiv	r9, r1, lr
 8001028:	fb09 f804 	mul.w	r8, r9, r4
 800102c:	e7db      	b.n	8000fe6 <__udivmoddi4+0x282>
 800102e:	4673      	mov	r3, lr
 8001030:	e77f      	b.n	8000f32 <__udivmoddi4+0x1ce>
 8001032:	4650      	mov	r0, sl
 8001034:	e766      	b.n	8000f04 <__udivmoddi4+0x1a0>
 8001036:	4608      	mov	r0, r1
 8001038:	e6fd      	b.n	8000e36 <__udivmoddi4+0xd2>
 800103a:	443b      	add	r3, r7
 800103c:	3a02      	subs	r2, #2
 800103e:	e733      	b.n	8000ea8 <__udivmoddi4+0x144>
 8001040:	f1ac 0c02 	sub.w	ip, ip, #2
 8001044:	443b      	add	r3, r7
 8001046:	e71c      	b.n	8000e82 <__udivmoddi4+0x11e>
 8001048:	4649      	mov	r1, r9
 800104a:	e79c      	b.n	8000f86 <__udivmoddi4+0x222>
 800104c:	eba1 0109 	sub.w	r1, r1, r9
 8001050:	46c4      	mov	ip, r8
 8001052:	fbb1 f9fe 	udiv	r9, r1, lr
 8001056:	fb09 f804 	mul.w	r8, r9, r4
 800105a:	e7c4      	b.n	8000fe6 <__udivmoddi4+0x282>

0800105c <__aeabi_idiv0>:
 800105c:	4770      	bx	lr
 800105e:	bf00      	nop

08001060 <MX_CAN1_Init>:

CAN_HandleTypeDef hcan1;

/* CAN1 init function */
void MX_CAN1_Init(void)
{
 8001060:	b580      	push	{r7, lr}
 8001062:	af00      	add	r7, sp, #0
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 8001064:	4b17      	ldr	r3, [pc, #92]	@ (80010c4 <MX_CAN1_Init+0x64>)
 8001066:	4a18      	ldr	r2, [pc, #96]	@ (80010c8 <MX_CAN1_Init+0x68>)
 8001068:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 5;
 800106a:	4b16      	ldr	r3, [pc, #88]	@ (80010c4 <MX_CAN1_Init+0x64>)
 800106c:	2205      	movs	r2, #5
 800106e:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 8001070:	4b14      	ldr	r3, [pc, #80]	@ (80010c4 <MX_CAN1_Init+0x64>)
 8001072:	2200      	movs	r2, #0
 8001074:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8001076:	4b13      	ldr	r3, [pc, #76]	@ (80010c4 <MX_CAN1_Init+0x64>)
 8001078:	2200      	movs	r2, #0
 800107a:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_13TQ;
 800107c:	4b11      	ldr	r3, [pc, #68]	@ (80010c4 <MX_CAN1_Init+0x64>)
 800107e:	f44f 2240 	mov.w	r2, #786432	@ 0xc0000
 8001082:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_4TQ;
 8001084:	4b0f      	ldr	r3, [pc, #60]	@ (80010c4 <MX_CAN1_Init+0x64>)
 8001086:	f44f 1240 	mov.w	r2, #3145728	@ 0x300000
 800108a:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 800108c:	4b0d      	ldr	r3, [pc, #52]	@ (80010c4 <MX_CAN1_Init+0x64>)
 800108e:	2200      	movs	r2, #0
 8001090:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 8001092:	4b0c      	ldr	r3, [pc, #48]	@ (80010c4 <MX_CAN1_Init+0x64>)
 8001094:	2200      	movs	r2, #0
 8001096:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 8001098:	4b0a      	ldr	r3, [pc, #40]	@ (80010c4 <MX_CAN1_Init+0x64>)
 800109a:	2200      	movs	r2, #0
 800109c:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 800109e:	4b09      	ldr	r3, [pc, #36]	@ (80010c4 <MX_CAN1_Init+0x64>)
 80010a0:	2200      	movs	r2, #0
 80010a2:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 80010a4:	4b07      	ldr	r3, [pc, #28]	@ (80010c4 <MX_CAN1_Init+0x64>)
 80010a6:	2200      	movs	r2, #0
 80010a8:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 80010aa:	4b06      	ldr	r3, [pc, #24]	@ (80010c4 <MX_CAN1_Init+0x64>)
 80010ac:	2200      	movs	r2, #0
 80010ae:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 80010b0:	4804      	ldr	r0, [pc, #16]	@ (80010c4 <MX_CAN1_Init+0x64>)
 80010b2:	f001 fd43 	bl	8002b3c <HAL_CAN_Init>
 80010b6:	4603      	mov	r3, r0
 80010b8:	2b00      	cmp	r3, #0
 80010ba:	d001      	beq.n	80010c0 <MX_CAN1_Init+0x60>
  {
    Error_Handler();
 80010bc:	f000 feb6 	bl	8001e2c <Error_Handler>
  }
  /* USER CODE BEGIN CAN1_Init 2 */

  /* USER CODE END CAN1_Init 2 */

}
 80010c0:	bf00      	nop
 80010c2:	bd80      	pop	{r7, pc}
 80010c4:	20000208 	.word	0x20000208
 80010c8:	40006400 	.word	0x40006400

080010cc <HAL_CAN_MspInit>:

void HAL_CAN_MspInit(CAN_HandleTypeDef* canHandle)
{
 80010cc:	b580      	push	{r7, lr}
 80010ce:	b08a      	sub	sp, #40	@ 0x28
 80010d0:	af00      	add	r7, sp, #0
 80010d2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010d4:	f107 0314 	add.w	r3, r7, #20
 80010d8:	2200      	movs	r2, #0
 80010da:	601a      	str	r2, [r3, #0]
 80010dc:	605a      	str	r2, [r3, #4]
 80010de:	609a      	str	r2, [r3, #8]
 80010e0:	60da      	str	r2, [r3, #12]
 80010e2:	611a      	str	r2, [r3, #16]
  if(canHandle->Instance==CAN1)
 80010e4:	687b      	ldr	r3, [r7, #4]
 80010e6:	681b      	ldr	r3, [r3, #0]
 80010e8:	4a19      	ldr	r2, [pc, #100]	@ (8001150 <HAL_CAN_MspInit+0x84>)
 80010ea:	4293      	cmp	r3, r2
 80010ec:	d12c      	bne.n	8001148 <HAL_CAN_MspInit+0x7c>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* CAN1 clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 80010ee:	2300      	movs	r3, #0
 80010f0:	613b      	str	r3, [r7, #16]
 80010f2:	4b18      	ldr	r3, [pc, #96]	@ (8001154 <HAL_CAN_MspInit+0x88>)
 80010f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80010f6:	4a17      	ldr	r2, [pc, #92]	@ (8001154 <HAL_CAN_MspInit+0x88>)
 80010f8:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80010fc:	6413      	str	r3, [r2, #64]	@ 0x40
 80010fe:	4b15      	ldr	r3, [pc, #84]	@ (8001154 <HAL_CAN_MspInit+0x88>)
 8001100:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001102:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001106:	613b      	str	r3, [r7, #16]
 8001108:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800110a:	2300      	movs	r3, #0
 800110c:	60fb      	str	r3, [r7, #12]
 800110e:	4b11      	ldr	r3, [pc, #68]	@ (8001154 <HAL_CAN_MspInit+0x88>)
 8001110:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001112:	4a10      	ldr	r2, [pc, #64]	@ (8001154 <HAL_CAN_MspInit+0x88>)
 8001114:	f043 0301 	orr.w	r3, r3, #1
 8001118:	6313      	str	r3, [r2, #48]	@ 0x30
 800111a:	4b0e      	ldr	r3, [pc, #56]	@ (8001154 <HAL_CAN_MspInit+0x88>)
 800111c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800111e:	f003 0301 	and.w	r3, r3, #1
 8001122:	60fb      	str	r3, [r7, #12]
 8001124:	68fb      	ldr	r3, [r7, #12]
    /**CAN1 GPIO Configuration
    PA11     ------> CAN1_RX
    PA12     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8001126:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 800112a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800112c:	2302      	movs	r3, #2
 800112e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001130:	2300      	movs	r3, #0
 8001132:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001134:	2303      	movs	r3, #3
 8001136:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8001138:	2309      	movs	r3, #9
 800113a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800113c:	f107 0314 	add.w	r3, r7, #20
 8001140:	4619      	mov	r1, r3
 8001142:	4805      	ldr	r0, [pc, #20]	@ (8001158 <HAL_CAN_MspInit+0x8c>)
 8001144:	f002 f974 	bl	8003430 <HAL_GPIO_Init>

  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }
}
 8001148:	bf00      	nop
 800114a:	3728      	adds	r7, #40	@ 0x28
 800114c:	46bd      	mov	sp, r7
 800114e:	bd80      	pop	{r7, pc}
 8001150:	40006400 	.word	0x40006400
 8001154:	40023800 	.word	0x40023800
 8001158:	40020000 	.word	0x40020000

0800115c <MX_GPIO_Init>:
/* USER CODE END 1 */

/** Configure pins
*/
void MX_GPIO_Init(void)
{
 800115c:	b580      	push	{r7, lr}
 800115e:	b088      	sub	sp, #32
 8001160:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001162:	f107 030c 	add.w	r3, r7, #12
 8001166:	2200      	movs	r2, #0
 8001168:	601a      	str	r2, [r3, #0]
 800116a:	605a      	str	r2, [r3, #4]
 800116c:	609a      	str	r2, [r3, #8]
 800116e:	60da      	str	r2, [r3, #12]
 8001170:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001172:	2300      	movs	r3, #0
 8001174:	60bb      	str	r3, [r7, #8]
 8001176:	4b2a      	ldr	r3, [pc, #168]	@ (8001220 <MX_GPIO_Init+0xc4>)
 8001178:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800117a:	4a29      	ldr	r2, [pc, #164]	@ (8001220 <MX_GPIO_Init+0xc4>)
 800117c:	f043 0304 	orr.w	r3, r3, #4
 8001180:	6313      	str	r3, [r2, #48]	@ 0x30
 8001182:	4b27      	ldr	r3, [pc, #156]	@ (8001220 <MX_GPIO_Init+0xc4>)
 8001184:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001186:	f003 0304 	and.w	r3, r3, #4
 800118a:	60bb      	str	r3, [r7, #8]
 800118c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800118e:	2300      	movs	r3, #0
 8001190:	607b      	str	r3, [r7, #4]
 8001192:	4b23      	ldr	r3, [pc, #140]	@ (8001220 <MX_GPIO_Init+0xc4>)
 8001194:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001196:	4a22      	ldr	r2, [pc, #136]	@ (8001220 <MX_GPIO_Init+0xc4>)
 8001198:	f043 0301 	orr.w	r3, r3, #1
 800119c:	6313      	str	r3, [r2, #48]	@ 0x30
 800119e:	4b20      	ldr	r3, [pc, #128]	@ (8001220 <MX_GPIO_Init+0xc4>)
 80011a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011a2:	f003 0301 	and.w	r3, r3, #1
 80011a6:	607b      	str	r3, [r7, #4]
 80011a8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80011aa:	2300      	movs	r3, #0
 80011ac:	603b      	str	r3, [r7, #0]
 80011ae:	4b1c      	ldr	r3, [pc, #112]	@ (8001220 <MX_GPIO_Init+0xc4>)
 80011b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011b2:	4a1b      	ldr	r2, [pc, #108]	@ (8001220 <MX_GPIO_Init+0xc4>)
 80011b4:	f043 0302 	orr.w	r3, r3, #2
 80011b8:	6313      	str	r3, [r2, #48]	@ 0x30
 80011ba:	4b19      	ldr	r3, [pc, #100]	@ (8001220 <MX_GPIO_Init+0xc4>)
 80011bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011be:	f003 0302 	and.w	r3, r3, #2
 80011c2:	603b      	str	r3, [r7, #0]
 80011c4:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SD_CS_GPIO_Port, SD_CS_Pin, GPIO_PIN_RESET);
 80011c6:	2200      	movs	r2, #0
 80011c8:	2110      	movs	r1, #16
 80011ca:	4816      	ldr	r0, [pc, #88]	@ (8001224 <MX_GPIO_Init+0xc8>)
 80011cc:	f002 fac4 	bl	8003758 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 80011d0:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80011d4:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80011d6:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 80011da:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80011dc:	2301      	movs	r3, #1
 80011de:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80011e0:	f107 030c 	add.w	r3, r7, #12
 80011e4:	4619      	mov	r1, r3
 80011e6:	4810      	ldr	r0, [pc, #64]	@ (8001228 <MX_GPIO_Init+0xcc>)
 80011e8:	f002 f922 	bl	8003430 <HAL_GPIO_Init>

  /*Configure GPIO pin : SD_CS_Pin */
  GPIO_InitStruct.Pin = SD_CS_Pin;
 80011ec:	2310      	movs	r3, #16
 80011ee:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80011f0:	2301      	movs	r3, #1
 80011f2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011f4:	2300      	movs	r3, #0
 80011f6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011f8:	2300      	movs	r3, #0
 80011fa:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(SD_CS_GPIO_Port, &GPIO_InitStruct);
 80011fc:	f107 030c 	add.w	r3, r7, #12
 8001200:	4619      	mov	r1, r3
 8001202:	4808      	ldr	r0, [pc, #32]	@ (8001224 <MX_GPIO_Init+0xc8>)
 8001204:	f002 f914 	bl	8003430 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8001208:	2200      	movs	r2, #0
 800120a:	2100      	movs	r1, #0
 800120c:	2028      	movs	r0, #40	@ 0x28
 800120e:	f002 f8d8 	bl	80033c2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001212:	2028      	movs	r0, #40	@ 0x28
 8001214:	f002 f8f1 	bl	80033fa <HAL_NVIC_EnableIRQ>

}
 8001218:	bf00      	nop
 800121a:	3720      	adds	r7, #32
 800121c:	46bd      	mov	sp, r7
 800121e:	bd80      	pop	{r7, pc}
 8001220:	40023800 	.word	0x40023800
 8001224:	40020000 	.word	0x40020000
 8001228:	40020800 	.word	0x40020800

0800122c <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 800122c:	b580      	push	{r7, lr}
 800122e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001230:	4b12      	ldr	r3, [pc, #72]	@ (800127c <MX_I2C1_Init+0x50>)
 8001232:	4a13      	ldr	r2, [pc, #76]	@ (8001280 <MX_I2C1_Init+0x54>)
 8001234:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 8001236:	4b11      	ldr	r3, [pc, #68]	@ (800127c <MX_I2C1_Init+0x50>)
 8001238:	4a12      	ldr	r2, [pc, #72]	@ (8001284 <MX_I2C1_Init+0x58>)
 800123a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800123c:	4b0f      	ldr	r3, [pc, #60]	@ (800127c <MX_I2C1_Init+0x50>)
 800123e:	2200      	movs	r2, #0
 8001240:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001242:	4b0e      	ldr	r3, [pc, #56]	@ (800127c <MX_I2C1_Init+0x50>)
 8001244:	2200      	movs	r2, #0
 8001246:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001248:	4b0c      	ldr	r3, [pc, #48]	@ (800127c <MX_I2C1_Init+0x50>)
 800124a:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800124e:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001250:	4b0a      	ldr	r3, [pc, #40]	@ (800127c <MX_I2C1_Init+0x50>)
 8001252:	2200      	movs	r2, #0
 8001254:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001256:	4b09      	ldr	r3, [pc, #36]	@ (800127c <MX_I2C1_Init+0x50>)
 8001258:	2200      	movs	r2, #0
 800125a:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800125c:	4b07      	ldr	r3, [pc, #28]	@ (800127c <MX_I2C1_Init+0x50>)
 800125e:	2200      	movs	r2, #0
 8001260:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001262:	4b06      	ldr	r3, [pc, #24]	@ (800127c <MX_I2C1_Init+0x50>)
 8001264:	2200      	movs	r2, #0
 8001266:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001268:	4804      	ldr	r0, [pc, #16]	@ (800127c <MX_I2C1_Init+0x50>)
 800126a:	f002 fac1 	bl	80037f0 <HAL_I2C_Init>
 800126e:	4603      	mov	r3, r0
 8001270:	2b00      	cmp	r3, #0
 8001272:	d001      	beq.n	8001278 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001274:	f000 fdda 	bl	8001e2c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001278:	bf00      	nop
 800127a:	bd80      	pop	{r7, pc}
 800127c:	20000230 	.word	0x20000230
 8001280:	40005400 	.word	0x40005400
 8001284:	00061a80 	.word	0x00061a80

08001288 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8001288:	b580      	push	{r7, lr}
 800128a:	b08a      	sub	sp, #40	@ 0x28
 800128c:	af00      	add	r7, sp, #0
 800128e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001290:	f107 0314 	add.w	r3, r7, #20
 8001294:	2200      	movs	r2, #0
 8001296:	601a      	str	r2, [r3, #0]
 8001298:	605a      	str	r2, [r3, #4]
 800129a:	609a      	str	r2, [r3, #8]
 800129c:	60da      	str	r2, [r3, #12]
 800129e:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 80012a0:	687b      	ldr	r3, [r7, #4]
 80012a2:	681b      	ldr	r3, [r3, #0]
 80012a4:	4a19      	ldr	r2, [pc, #100]	@ (800130c <HAL_I2C_MspInit+0x84>)
 80012a6:	4293      	cmp	r3, r2
 80012a8:	d12c      	bne.n	8001304 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80012aa:	2300      	movs	r3, #0
 80012ac:	613b      	str	r3, [r7, #16]
 80012ae:	4b18      	ldr	r3, [pc, #96]	@ (8001310 <HAL_I2C_MspInit+0x88>)
 80012b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012b2:	4a17      	ldr	r2, [pc, #92]	@ (8001310 <HAL_I2C_MspInit+0x88>)
 80012b4:	f043 0302 	orr.w	r3, r3, #2
 80012b8:	6313      	str	r3, [r2, #48]	@ 0x30
 80012ba:	4b15      	ldr	r3, [pc, #84]	@ (8001310 <HAL_I2C_MspInit+0x88>)
 80012bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012be:	f003 0302 	and.w	r3, r3, #2
 80012c2:	613b      	str	r3, [r7, #16]
 80012c4:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80012c6:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80012ca:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80012cc:	2312      	movs	r3, #18
 80012ce:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012d0:	2300      	movs	r3, #0
 80012d2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80012d4:	2303      	movs	r3, #3
 80012d6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80012d8:	2304      	movs	r3, #4
 80012da:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80012dc:	f107 0314 	add.w	r3, r7, #20
 80012e0:	4619      	mov	r1, r3
 80012e2:	480c      	ldr	r0, [pc, #48]	@ (8001314 <HAL_I2C_MspInit+0x8c>)
 80012e4:	f002 f8a4 	bl	8003430 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80012e8:	2300      	movs	r3, #0
 80012ea:	60fb      	str	r3, [r7, #12]
 80012ec:	4b08      	ldr	r3, [pc, #32]	@ (8001310 <HAL_I2C_MspInit+0x88>)
 80012ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80012f0:	4a07      	ldr	r2, [pc, #28]	@ (8001310 <HAL_I2C_MspInit+0x88>)
 80012f2:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80012f6:	6413      	str	r3, [r2, #64]	@ 0x40
 80012f8:	4b05      	ldr	r3, [pc, #20]	@ (8001310 <HAL_I2C_MspInit+0x88>)
 80012fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80012fc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001300:	60fb      	str	r3, [r7, #12]
 8001302:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8001304:	bf00      	nop
 8001306:	3728      	adds	r7, #40	@ 0x28
 8001308:	46bd      	mov	sp, r7
 800130a:	bd80      	pop	{r7, pc}
 800130c:	40005400 	.word	0x40005400
 8001310:	40023800 	.word	0x40023800
 8001314:	40020400 	.word	0x40020400

08001318 <__io_putchar>:
#else
  #define PUTCHAR_PROTOTYPE int fputc(int ch, FILE *f)
#endif

PUTCHAR_PROTOTYPE
{
 8001318:	b580      	push	{r7, lr}
 800131a:	b082      	sub	sp, #8
 800131c:	af00      	add	r7, sp, #0
 800131e:	6078      	str	r0, [r7, #4]
  HAL_UART_Transmit(&huart2, (uint8_t *)&ch, 1, 0xFFFF);
 8001320:	1d39      	adds	r1, r7, #4
 8001322:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001326:	2201      	movs	r2, #1
 8001328:	4803      	ldr	r0, [pc, #12]	@ (8001338 <__io_putchar+0x20>)
 800132a:	f005 fabd 	bl	80068a8 <HAL_UART_Transmit>
  return ch;
 800132e:	687b      	ldr	r3, [r7, #4]
}
 8001330:	4618      	mov	r0, r3
 8001332:	3708      	adds	r7, #8
 8001334:	46bd      	mov	sp, r7
 8001336:	bd80      	pop	{r7, pc}
 8001338:	20000cc0 	.word	0x20000cc0

0800133c <nmea_to_dec>:
float nmea_to_dec(float nmea) {
 800133c:	b480      	push	{r7}
 800133e:	b085      	sub	sp, #20
 8001340:	af00      	add	r7, sp, #0
 8001342:	ed87 0a01 	vstr	s0, [r7, #4]
    int deg = (int)(nmea / 100);
 8001346:	ed97 7a01 	vldr	s14, [r7, #4]
 800134a:	eddf 6a15 	vldr	s13, [pc, #84]	@ 80013a0 <nmea_to_dec+0x64>
 800134e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001352:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001356:	ee17 3a90 	vmov	r3, s15
 800135a:	60fb      	str	r3, [r7, #12]
    float min = nmea - (deg * 100);
 800135c:	68fb      	ldr	r3, [r7, #12]
 800135e:	2264      	movs	r2, #100	@ 0x64
 8001360:	fb02 f303 	mul.w	r3, r2, r3
 8001364:	ee07 3a90 	vmov	s15, r3
 8001368:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800136c:	ed97 7a01 	vldr	s14, [r7, #4]
 8001370:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001374:	edc7 7a02 	vstr	s15, [r7, #8]
    return (float)deg + (min / 60.0f);
 8001378:	68fb      	ldr	r3, [r7, #12]
 800137a:	ee07 3a90 	vmov	s15, r3
 800137e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001382:	edd7 6a02 	vldr	s13, [r7, #8]
 8001386:	ed9f 6a07 	vldr	s12, [pc, #28]	@ 80013a4 <nmea_to_dec+0x68>
 800138a:	eec6 7a86 	vdiv.f32	s15, s13, s12
 800138e:	ee77 7a27 	vadd.f32	s15, s14, s15
}
 8001392:	eeb0 0a67 	vmov.f32	s0, s15
 8001396:	3714      	adds	r7, #20
 8001398:	46bd      	mov	sp, r7
 800139a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800139e:	4770      	bx	lr
 80013a0:	42c80000 	.word	0x42c80000
 80013a4:	42700000 	.word	0x42700000

080013a8 <process_gps_line>:

void process_gps_line(char *line) {
 80013a8:	b580      	push	{r7, lr}
 80013aa:	b086      	sub	sp, #24
 80013ac:	af00      	add	r7, sp, #0
 80013ae:	6078      	str	r0, [r7, #4]
    if (strstr(line, "$GPRMC")) {
 80013b0:	4949      	ldr	r1, [pc, #292]	@ (80014d8 <process_gps_line+0x130>)
 80013b2:	6878      	ldr	r0, [r7, #4]
 80013b4:	f00a f866 	bl	800b484 <strstr>
 80013b8:	4603      	mov	r3, r0
 80013ba:	2b00      	cmp	r3, #0
 80013bc:	f000 8083 	beq.w	80014c6 <process_gps_line+0x11e>
        char *ptr = line;
 80013c0:	687b      	ldr	r3, [r7, #4]
 80013c2:	60fb      	str	r3, [r7, #12]
        int field = 0;
 80013c4:	2300      	movs	r3, #0
 80013c6:	617b      	str	r3, [r7, #20]
        char *token = strtok(ptr, ",");
 80013c8:	4944      	ldr	r1, [pc, #272]	@ (80014dc <process_gps_line+0x134>)
 80013ca:	68f8      	ldr	r0, [r7, #12]
 80013cc:	f009 fffe 	bl	800b3cc <strtok>
 80013d0:	6138      	str	r0, [r7, #16]
        while (token != NULL) {
 80013d2:	e075      	b.n	80014c0 <process_gps_line+0x118>
            field++;
 80013d4:	697b      	ldr	r3, [r7, #20]
 80013d6:	3301      	adds	r3, #1
 80013d8:	617b      	str	r3, [r7, #20]
            if (field == 3) currentGPS.has_fix = (*token == 'A');
 80013da:	697b      	ldr	r3, [r7, #20]
 80013dc:	2b03      	cmp	r3, #3
 80013de:	d109      	bne.n	80013f4 <process_gps_line+0x4c>
 80013e0:	693b      	ldr	r3, [r7, #16]
 80013e2:	781b      	ldrb	r3, [r3, #0]
 80013e4:	2b41      	cmp	r3, #65	@ 0x41
 80013e6:	bf0c      	ite	eq
 80013e8:	2301      	moveq	r3, #1
 80013ea:	2300      	movne	r3, #0
 80013ec:	b2db      	uxtb	r3, r3
 80013ee:	461a      	mov	r2, r3
 80013f0:	4b3b      	ldr	r3, [pc, #236]	@ (80014e0 <process_gps_line+0x138>)
 80013f2:	731a      	strb	r2, [r3, #12]
            if (field == 4 && currentGPS.has_fix) currentGPS.lat = nmea_to_dec(atof(token));
 80013f4:	697b      	ldr	r3, [r7, #20]
 80013f6:	2b04      	cmp	r3, #4
 80013f8:	d116      	bne.n	8001428 <process_gps_line+0x80>
 80013fa:	4b39      	ldr	r3, [pc, #228]	@ (80014e0 <process_gps_line+0x138>)
 80013fc:	7b1b      	ldrb	r3, [r3, #12]
 80013fe:	2b00      	cmp	r3, #0
 8001400:	d012      	beq.n	8001428 <process_gps_line+0x80>
 8001402:	6938      	ldr	r0, [r7, #16]
 8001404:	f008 fb19 	bl	8009a3a <atof>
 8001408:	ec53 2b10 	vmov	r2, r3, d0
 800140c:	4610      	mov	r0, r2
 800140e:	4619      	mov	r1, r3
 8001410:	f7ff fc0a 	bl	8000c28 <__aeabi_d2f>
 8001414:	4603      	mov	r3, r0
 8001416:	ee00 3a10 	vmov	s0, r3
 800141a:	f7ff ff8f 	bl	800133c <nmea_to_dec>
 800141e:	eef0 7a40 	vmov.f32	s15, s0
 8001422:	4b2f      	ldr	r3, [pc, #188]	@ (80014e0 <process_gps_line+0x138>)
 8001424:	edc3 7a00 	vstr	s15, [r3]
            if (field == 6 && currentGPS.has_fix) currentGPS.lon = nmea_to_dec(atof(token));
 8001428:	697b      	ldr	r3, [r7, #20]
 800142a:	2b06      	cmp	r3, #6
 800142c:	d116      	bne.n	800145c <process_gps_line+0xb4>
 800142e:	4b2c      	ldr	r3, [pc, #176]	@ (80014e0 <process_gps_line+0x138>)
 8001430:	7b1b      	ldrb	r3, [r3, #12]
 8001432:	2b00      	cmp	r3, #0
 8001434:	d012      	beq.n	800145c <process_gps_line+0xb4>
 8001436:	6938      	ldr	r0, [r7, #16]
 8001438:	f008 faff 	bl	8009a3a <atof>
 800143c:	ec53 2b10 	vmov	r2, r3, d0
 8001440:	4610      	mov	r0, r2
 8001442:	4619      	mov	r1, r3
 8001444:	f7ff fbf0 	bl	8000c28 <__aeabi_d2f>
 8001448:	4603      	mov	r3, r0
 800144a:	ee00 3a10 	vmov	s0, r3
 800144e:	f7ff ff75 	bl	800133c <nmea_to_dec>
 8001452:	eef0 7a40 	vmov.f32	s15, s0
 8001456:	4b22      	ldr	r3, [pc, #136]	@ (80014e0 <process_gps_line+0x138>)
 8001458:	edc3 7a01 	vstr	s15, [r3, #4]
            if (field == 7 && currentGPS.has_fix && *token == 'W') currentGPS.lon *= -1.0f; // London, ON Fix
 800145c:	697b      	ldr	r3, [r7, #20]
 800145e:	2b07      	cmp	r3, #7
 8001460:	d10f      	bne.n	8001482 <process_gps_line+0xda>
 8001462:	4b1f      	ldr	r3, [pc, #124]	@ (80014e0 <process_gps_line+0x138>)
 8001464:	7b1b      	ldrb	r3, [r3, #12]
 8001466:	2b00      	cmp	r3, #0
 8001468:	d00b      	beq.n	8001482 <process_gps_line+0xda>
 800146a:	693b      	ldr	r3, [r7, #16]
 800146c:	781b      	ldrb	r3, [r3, #0]
 800146e:	2b57      	cmp	r3, #87	@ 0x57
 8001470:	d107      	bne.n	8001482 <process_gps_line+0xda>
 8001472:	4b1b      	ldr	r3, [pc, #108]	@ (80014e0 <process_gps_line+0x138>)
 8001474:	edd3 7a01 	vldr	s15, [r3, #4]
 8001478:	eef1 7a67 	vneg.f32	s15, s15
 800147c:	4b18      	ldr	r3, [pc, #96]	@ (80014e0 <process_gps_line+0x138>)
 800147e:	edc3 7a01 	vstr	s15, [r3, #4]
            if (field == 8 && currentGPS.has_fix) currentGPS.speed_kph = atof(token) * 1.852f;
 8001482:	697b      	ldr	r3, [r7, #20]
 8001484:	2b08      	cmp	r3, #8
 8001486:	d116      	bne.n	80014b6 <process_gps_line+0x10e>
 8001488:	4b15      	ldr	r3, [pc, #84]	@ (80014e0 <process_gps_line+0x138>)
 800148a:	7b1b      	ldrb	r3, [r3, #12]
 800148c:	2b00      	cmp	r3, #0
 800148e:	d012      	beq.n	80014b6 <process_gps_line+0x10e>
 8001490:	6938      	ldr	r0, [r7, #16]
 8001492:	f008 fad2 	bl	8009a3a <atof>
 8001496:	ec51 0b10 	vmov	r0, r1, d0
 800149a:	a30d      	add	r3, pc, #52	@ (adr r3, 80014d0 <process_gps_line+0x128>)
 800149c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80014a0:	f7ff f8ca 	bl	8000638 <__aeabi_dmul>
 80014a4:	4602      	mov	r2, r0
 80014a6:	460b      	mov	r3, r1
 80014a8:	4610      	mov	r0, r2
 80014aa:	4619      	mov	r1, r3
 80014ac:	f7ff fbbc 	bl	8000c28 <__aeabi_d2f>
 80014b0:	4603      	mov	r3, r0
 80014b2:	4a0b      	ldr	r2, [pc, #44]	@ (80014e0 <process_gps_line+0x138>)
 80014b4:	6093      	str	r3, [r2, #8]
            token = strtok(NULL, ",");
 80014b6:	4909      	ldr	r1, [pc, #36]	@ (80014dc <process_gps_line+0x134>)
 80014b8:	2000      	movs	r0, #0
 80014ba:	f009 ff87 	bl	800b3cc <strtok>
 80014be:	6138      	str	r0, [r7, #16]
        while (token != NULL) {
 80014c0:	693b      	ldr	r3, [r7, #16]
 80014c2:	2b00      	cmp	r3, #0
 80014c4:	d186      	bne.n	80013d4 <process_gps_line+0x2c>
        }
    }
}
 80014c6:	bf00      	nop
 80014c8:	3718      	adds	r7, #24
 80014ca:	46bd      	mov	sp, r7
 80014cc:	bd80      	pop	{r7, pc}
 80014ce:	bf00      	nop
 80014d0:	c0000000 	.word	0xc0000000
 80014d4:	3ffda1ca 	.word	0x3ffda1ca
 80014d8:	0800dde0 	.word	0x0800dde0
 80014dc:	0800dde8 	.word	0x0800dde8
 80014e0:	2000074c 	.word	0x2000074c

080014e4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80014e4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80014e8:	b0dd      	sub	sp, #372	@ 0x174
 80014ea:	af12      	add	r7, sp, #72	@ 0x48
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80014ec:	f001 fa90 	bl	8002a10 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80014f0:	f000 fc18 	bl	8001d24 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80014f4:	f7ff fe32 	bl	800115c <MX_GPIO_Init>
  MX_I2C1_Init();
 80014f8:	f7ff fe98 	bl	800122c <MX_I2C1_Init>
  MX_FATFS_Init();
 80014fc:	f005 fe26 	bl	800714c <MX_FATFS_Init>
  MX_CAN1_Init();
 8001500:	f7ff fdae 	bl	8001060 <MX_CAN1_Init>
  MX_USART2_UART_Init();
 8001504:	f001 f9b4 	bl	8002870 <MX_USART2_UART_Init>
  MX_SPI1_Init();
 8001508:	f000 fd96 	bl	8002038 <MX_SPI1_Init>
  MX_UART4_Init();
 800150c:	f001 f986 	bl	800281c <MX_UART4_Init>
  MX_RTC_Init();
 8001510:	f000 fd0e 	bl	8001f30 <MX_RTC_Init>
  /* USER CODE BEGIN 2 */
  printf("\r\n=== Automotive Black Box V1.0 ===\r\n");
 8001514:	48c4      	ldr	r0, [pc, #784]	@ (8001828 <main+0x344>)
 8001516:	f009 fe23 	bl	800b160 <puts>
  printf("Initializing...\r\n\r\n");
 800151a:	48c4      	ldr	r0, [pc, #784]	@ (800182c <main+0x348>)
 800151c:	f009 fe20 	bl	800b160 <puts>

  // ============================================================================
  // CAN INITIALIZATION
  // ============================================================================
  printf("CAN Setup:\r\n");
 8001520:	48c3      	ldr	r0, [pc, #780]	@ (8001830 <main+0x34c>)
 8001522:	f009 fe1d 	bl	800b160 <puts>
  printf("  APB1 Clock: %lu Hz\r\n", HAL_RCC_GetPCLK1Freq());
 8001526:	f003 fa79 	bl	8004a1c <HAL_RCC_GetPCLK1Freq>
 800152a:	4603      	mov	r3, r0
 800152c:	4619      	mov	r1, r3
 800152e:	48c1      	ldr	r0, [pc, #772]	@ (8001834 <main+0x350>)
 8001530:	f009 fdae 	bl	800b090 <iprintf>

  // Configure CAN filter to accept all messages
  CAN_FilterTypeDef sFilterConfig;
  sFilterConfig.FilterBank = 0;
 8001534:	2300      	movs	r3, #0
 8001536:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
  sFilterConfig.FilterMode = CAN_FILTERMODE_IDMASK;
 800153a:	2300      	movs	r3, #0
 800153c:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  sFilterConfig.FilterScale = CAN_FILTERSCALE_32BIT;
 8001540:	2301      	movs	r3, #1
 8001542:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
  sFilterConfig.FilterIdHigh = 0x0000;
 8001546:	2300      	movs	r3, #0
 8001548:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  sFilterConfig.FilterIdLow = 0x0000;
 800154c:	2300      	movs	r3, #0
 800154e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  sFilterConfig.FilterMaskIdHigh = 0x0000;
 8001552:	2300      	movs	r3, #0
 8001554:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
  sFilterConfig.FilterMaskIdLow = 0x0000;
 8001558:	2300      	movs	r3, #0
 800155a:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
  sFilterConfig.FilterFIFOAssignment = CAN_RX_FIFO0;
 800155e:	2300      	movs	r3, #0
 8001560:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
  sFilterConfig.FilterActivation = ENABLE;
 8001564:	2301      	movs	r3, #1
 8001566:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
  sFilterConfig.SlaveStartFilterBank = 14;
 800156a:	230e      	movs	r3, #14
 800156c:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104

  if (HAL_CAN_ConfigFilter(&hcan1, &sFilterConfig) != HAL_OK) {
 8001570:	f107 03e0 	add.w	r3, r7, #224	@ 0xe0
 8001574:	4619      	mov	r1, r3
 8001576:	48b0      	ldr	r0, [pc, #704]	@ (8001838 <main+0x354>)
 8001578:	f001 fbdc 	bl	8002d34 <HAL_CAN_ConfigFilter>
 800157c:	4603      	mov	r3, r0
 800157e:	2b00      	cmp	r3, #0
 8001580:	d004      	beq.n	800158c <main+0xa8>
      printf("  ERROR: CAN filter failed\r\n");
 8001582:	48ae      	ldr	r0, [pc, #696]	@ (800183c <main+0x358>)
 8001584:	f009 fdec 	bl	800b160 <puts>
      Error_Handler();
 8001588:	f000 fc50 	bl	8001e2c <Error_Handler>
  }

  // Start CAN peripheral
  if (HAL_CAN_Start(&hcan1) != HAL_OK) {
 800158c:	48aa      	ldr	r0, [pc, #680]	@ (8001838 <main+0x354>)
 800158e:	f001 fcaf 	bl	8002ef0 <HAL_CAN_Start>
 8001592:	4603      	mov	r3, r0
 8001594:	2b00      	cmp	r3, #0
 8001596:	d006      	beq.n	80015a6 <main+0xc2>
      printf("  WARNING: CAN start failed\r\n");
 8001598:	48a9      	ldr	r0, [pc, #676]	@ (8001840 <main+0x35c>)
 800159a:	f009 fde1 	bl	800b160 <puts>
      printf("  This is OK - will retry when car is connected\r\n");
 800159e:	48a9      	ldr	r0, [pc, #676]	@ (8001844 <main+0x360>)
 80015a0:	f009 fdde 	bl	800b160 <puts>
 80015a4:	e002      	b.n	80015ac <main+0xc8>
  } else {
      printf("  CAN ready for car connection\r\n");
 80015a6:	48a8      	ldr	r0, [pc, #672]	@ (8001848 <main+0x364>)
 80015a8:	f009 fdda 	bl	800b160 <puts>
  }
  printf("\r\n");
 80015ac:	48a7      	ldr	r0, [pc, #668]	@ (800184c <main+0x368>)
 80015ae:	f009 fdd7 	bl	800b160 <puts>

  // ============================================================================
  // MPU6050 & OLED INITIALIZATION
  // ============================================================================
  printf("Sensors:\r\n");
 80015b2:	48a7      	ldr	r0, [pc, #668]	@ (8001850 <main+0x36c>)
 80015b4:	f009 fdd4 	bl	800b160 <puts>
  MPU6050_Init(&hi2c1);
 80015b8:	48a6      	ldr	r0, [pc, #664]	@ (8001854 <main+0x370>)
 80015ba:	f000 fc3d 	bl	8001e38 <MPU6050_Init>
  printf("  MPU6050: OK\r\n");
 80015be:	48a6      	ldr	r0, [pc, #664]	@ (8001858 <main+0x374>)
 80015c0:	f009 fdce 	bl	800b160 <puts>

  ssd1306_Init();
 80015c4:	f000 fdf0 	bl	80021a8 <ssd1306_Init>
  ssd1306_Fill(Black);
 80015c8:	2000      	movs	r0, #0
 80015ca:	f000 fe57 	bl	800227c <ssd1306_Fill>
  ssd1306_SetCursor(2, 0);
 80015ce:	2100      	movs	r1, #0
 80015d0:	2002      	movs	r0, #2
 80015d2:	f000 ff9f 	bl	8002514 <ssd1306_SetCursor>
  ssd1306_WriteString("BLACK BOX V1.0", Font_7x10, White);
 80015d6:	4ba1      	ldr	r3, [pc, #644]	@ (800185c <main+0x378>)
 80015d8:	2201      	movs	r2, #1
 80015da:	9200      	str	r2, [sp, #0]
 80015dc:	cb0e      	ldmia	r3, {r1, r2, r3}
 80015de:	48a0      	ldr	r0, [pc, #640]	@ (8001860 <main+0x37c>)
 80015e0:	f000 ff72 	bl	80024c8 <ssd1306_WriteString>
  ssd1306_SetCursor(2, 12);
 80015e4:	210c      	movs	r1, #12
 80015e6:	2002      	movs	r0, #2
 80015e8:	f000 ff94 	bl	8002514 <ssd1306_SetCursor>
  ssd1306_WriteString("CALIBRATING...", Font_7x10, White);
 80015ec:	4b9b      	ldr	r3, [pc, #620]	@ (800185c <main+0x378>)
 80015ee:	2201      	movs	r2, #1
 80015f0:	9200      	str	r2, [sp, #0]
 80015f2:	cb0e      	ldmia	r3, {r1, r2, r3}
 80015f4:	489b      	ldr	r0, [pc, #620]	@ (8001864 <main+0x380>)
 80015f6:	f000 ff67 	bl	80024c8 <ssd1306_WriteString>
  ssd1306_UpdateScreen();
 80015fa:	f000 fe57 	bl	80022ac <ssd1306_UpdateScreen>

  // ============================================================================
  // ACCELEROMETER CALIBRATION
  // ============================================================================
  printf("  Calibrating accelerometer...\r\n");
 80015fe:	489a      	ldr	r0, [pc, #616]	@ (8001868 <main+0x384>)
 8001600:	f009 fdae 	bl	800b160 <puts>
  float sumX = 0, sumY = 0, sumZ = 0;
 8001604:	f04f 0300 	mov.w	r3, #0
 8001608:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
 800160c:	f04f 0300 	mov.w	r3, #0
 8001610:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
 8001614:	f04f 0300 	mov.w	r3, #0
 8001618:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  int samples = 100;
 800161c:	2364      	movs	r3, #100	@ 0x64
 800161e:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110

  for (int i = 0; i < samples; i++) {
 8001622:	2300      	movs	r3, #0
 8001624:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
 8001628:	e02a      	b.n	8001680 <main+0x19c>
      MPU6050_Read_Accel(&hi2c1, &myMPU);
 800162a:	4990      	ldr	r1, [pc, #576]	@ (800186c <main+0x388>)
 800162c:	4889      	ldr	r0, [pc, #548]	@ (8001854 <main+0x370>)
 800162e:	f000 fc1b 	bl	8001e68 <MPU6050_Read_Accel>
      sumX += myMPU.Ax;
 8001632:	4b8e      	ldr	r3, [pc, #568]	@ (800186c <main+0x388>)
 8001634:	edd3 7a00 	vldr	s15, [r3]
 8001638:	ed97 7a49 	vldr	s14, [r7, #292]	@ 0x124
 800163c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001640:	edc7 7a49 	vstr	s15, [r7, #292]	@ 0x124
      sumY += myMPU.Ay;
 8001644:	4b89      	ldr	r3, [pc, #548]	@ (800186c <main+0x388>)
 8001646:	edd3 7a01 	vldr	s15, [r3, #4]
 800164a:	ed97 7a48 	vldr	s14, [r7, #288]	@ 0x120
 800164e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001652:	edc7 7a48 	vstr	s15, [r7, #288]	@ 0x120
      sumZ += (myMPU.Az - 1.0f);
 8001656:	4b85      	ldr	r3, [pc, #532]	@ (800186c <main+0x388>)
 8001658:	edd3 7a02 	vldr	s15, [r3, #8]
 800165c:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8001660:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001664:	ed97 7a47 	vldr	s14, [r7, #284]	@ 0x11c
 8001668:	ee77 7a27 	vadd.f32	s15, s14, s15
 800166c:	edc7 7a47 	vstr	s15, [r7, #284]	@ 0x11c
      HAL_Delay(10);
 8001670:	200a      	movs	r0, #10
 8001672:	f001 fa3f 	bl	8002af4 <HAL_Delay>
  for (int i = 0; i < samples; i++) {
 8001676:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 800167a:	3301      	adds	r3, #1
 800167c:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
 8001680:	f8d7 2118 	ldr.w	r2, [r7, #280]	@ 0x118
 8001684:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8001688:	429a      	cmp	r2, r3
 800168a:	dbce      	blt.n	800162a <main+0x146>
  }

  Ax_offset = sumX / samples;
 800168c:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8001690:	ee07 3a90 	vmov	s15, r3
 8001694:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001698:	edd7 6a49 	vldr	s13, [r7, #292]	@ 0x124
 800169c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80016a0:	4b73      	ldr	r3, [pc, #460]	@ (8001870 <main+0x38c>)
 80016a2:	edc3 7a00 	vstr	s15, [r3]
  Ay_offset = sumY / samples;
 80016a6:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 80016aa:	ee07 3a90 	vmov	s15, r3
 80016ae:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80016b2:	edd7 6a48 	vldr	s13, [r7, #288]	@ 0x120
 80016b6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80016ba:	4b6e      	ldr	r3, [pc, #440]	@ (8001874 <main+0x390>)
 80016bc:	edc3 7a00 	vstr	s15, [r3]
  Az_offset = sumZ / samples;
 80016c0:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 80016c4:	ee07 3a90 	vmov	s15, r3
 80016c8:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80016cc:	edd7 6a47 	vldr	s13, [r7, #284]	@ 0x11c
 80016d0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80016d4:	4b68      	ldr	r3, [pc, #416]	@ (8001878 <main+0x394>)
 80016d6:	edc3 7a00 	vstr	s15, [r3]
  printf("  Calibration complete (offsets: %.2f, %.2f, %.2f)\r\n\r\n",
 80016da:	4b65      	ldr	r3, [pc, #404]	@ (8001870 <main+0x38c>)
 80016dc:	681b      	ldr	r3, [r3, #0]
 80016de:	4618      	mov	r0, r3
 80016e0:	f7fe ff52 	bl	8000588 <__aeabi_f2d>
 80016e4:	4680      	mov	r8, r0
 80016e6:	4689      	mov	r9, r1
 80016e8:	4b62      	ldr	r3, [pc, #392]	@ (8001874 <main+0x390>)
 80016ea:	681b      	ldr	r3, [r3, #0]
 80016ec:	4618      	mov	r0, r3
 80016ee:	f7fe ff4b 	bl	8000588 <__aeabi_f2d>
 80016f2:	4604      	mov	r4, r0
 80016f4:	460d      	mov	r5, r1
 80016f6:	4b60      	ldr	r3, [pc, #384]	@ (8001878 <main+0x394>)
 80016f8:	681b      	ldr	r3, [r3, #0]
 80016fa:	4618      	mov	r0, r3
 80016fc:	f7fe ff44 	bl	8000588 <__aeabi_f2d>
 8001700:	4602      	mov	r2, r0
 8001702:	460b      	mov	r3, r1
 8001704:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8001708:	e9cd 4500 	strd	r4, r5, [sp]
 800170c:	4642      	mov	r2, r8
 800170e:	464b      	mov	r3, r9
 8001710:	485a      	ldr	r0, [pc, #360]	@ (800187c <main+0x398>)
 8001712:	f009 fcbd 	bl	800b090 <iprintf>
         Ax_offset, Ay_offset, Az_offset);

  ssd1306_Fill(Black);
 8001716:	2000      	movs	r0, #0
 8001718:	f000 fdb0 	bl	800227c <ssd1306_Fill>
  ssd1306_SetCursor(2, 0);
 800171c:	2100      	movs	r1, #0
 800171e:	2002      	movs	r0, #2
 8001720:	f000 fef8 	bl	8002514 <ssd1306_SetCursor>
  ssd1306_WriteString("BLACK BOX", Font_7x10, White);
 8001724:	4b4d      	ldr	r3, [pc, #308]	@ (800185c <main+0x378>)
 8001726:	2201      	movs	r2, #1
 8001728:	9200      	str	r2, [sp, #0]
 800172a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800172c:	4854      	ldr	r0, [pc, #336]	@ (8001880 <main+0x39c>)
 800172e:	f000 fecb 	bl	80024c8 <ssd1306_WriteString>
  ssd1306_SetCursor(2, 12);
 8001732:	210c      	movs	r1, #12
 8001734:	2002      	movs	r0, #2
 8001736:	f000 feed 	bl	8002514 <ssd1306_SetCursor>
  ssd1306_WriteString("READY", Font_11x18, White);
 800173a:	4b52      	ldr	r3, [pc, #328]	@ (8001884 <main+0x3a0>)
 800173c:	2201      	movs	r2, #1
 800173e:	9200      	str	r2, [sp, #0]
 8001740:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001742:	4851      	ldr	r0, [pc, #324]	@ (8001888 <main+0x3a4>)
 8001744:	f000 fec0 	bl	80024c8 <ssd1306_WriteString>
  ssd1306_UpdateScreen();
 8001748:	f000 fdb0 	bl	80022ac <ssd1306_UpdateScreen>
  HAL_Delay(1000);
 800174c:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001750:	f001 f9d0 	bl	8002af4 <HAL_Delay>

  // ============================================================================
  // GPS INITIALIZATION
  // ============================================================================
  memset(&currentGPS, 0, sizeof(currentGPS));
 8001754:	2210      	movs	r2, #16
 8001756:	2100      	movs	r1, #0
 8001758:	484c      	ldr	r0, [pc, #304]	@ (800188c <main+0x3a8>)
 800175a:	f009 fe1d 	bl	800b398 <memset>
  printf("GPS: Waiting for fix...\r\n\r\n");
 800175e:	484c      	ldr	r0, [pc, #304]	@ (8001890 <main+0x3ac>)
 8001760:	f009 fcfe 	bl	800b160 <puts>

  // ============================================================================
  // RTC & FILENAME SETUP
  // ============================================================================
  HAL_RTC_GetTime(&hrtc, &sTime, RTC_FORMAT_BIN);
 8001764:	2200      	movs	r2, #0
 8001766:	494b      	ldr	r1, [pc, #300]	@ (8001894 <main+0x3b0>)
 8001768:	484b      	ldr	r0, [pc, #300]	@ (8001898 <main+0x3b4>)
 800176a:	f004 fa0c 	bl	8005b86 <HAL_RTC_GetTime>
  HAL_RTC_GetDate(&hrtc, &sDate, RTC_FORMAT_BIN);
 800176e:	2200      	movs	r2, #0
 8001770:	494a      	ldr	r1, [pc, #296]	@ (800189c <main+0x3b8>)
 8001772:	4849      	ldr	r0, [pc, #292]	@ (8001898 <main+0x3b4>)
 8001774:	f004 fae9 	bl	8005d4a <HAL_RTC_GetDate>

  sprintf(filename, "%02d%02d%02d%02d.csv",
          sDate.Month, sDate.Date, sTime.Hours, sTime.Minutes);
 8001778:	4b48      	ldr	r3, [pc, #288]	@ (800189c <main+0x3b8>)
 800177a:	785b      	ldrb	r3, [r3, #1]
  sprintf(filename, "%02d%02d%02d%02d.csv",
 800177c:	4619      	mov	r1, r3
          sDate.Month, sDate.Date, sTime.Hours, sTime.Minutes);
 800177e:	4b47      	ldr	r3, [pc, #284]	@ (800189c <main+0x3b8>)
 8001780:	789b      	ldrb	r3, [r3, #2]
  sprintf(filename, "%02d%02d%02d%02d.csv",
 8001782:	4618      	mov	r0, r3
          sDate.Month, sDate.Date, sTime.Hours, sTime.Minutes);
 8001784:	4b43      	ldr	r3, [pc, #268]	@ (8001894 <main+0x3b0>)
 8001786:	781b      	ldrb	r3, [r3, #0]
  sprintf(filename, "%02d%02d%02d%02d.csv",
 8001788:	461a      	mov	r2, r3
          sDate.Month, sDate.Date, sTime.Hours, sTime.Minutes);
 800178a:	4b42      	ldr	r3, [pc, #264]	@ (8001894 <main+0x3b0>)
 800178c:	785b      	ldrb	r3, [r3, #1]
  sprintf(filename, "%02d%02d%02d%02d.csv",
 800178e:	9301      	str	r3, [sp, #4]
 8001790:	9200      	str	r2, [sp, #0]
 8001792:	4603      	mov	r3, r0
 8001794:	460a      	mov	r2, r1
 8001796:	4942      	ldr	r1, [pc, #264]	@ (80018a0 <main+0x3bc>)
 8001798:	4842      	ldr	r0, [pc, #264]	@ (80018a4 <main+0x3c0>)
 800179a:	f009 fce9 	bl	800b170 <siprintf>

  // ============================================================================
  // SD CARD INITIALIZATION
  // ============================================================================
  printf("Storage:\r\n");
 800179e:	4842      	ldr	r0, [pc, #264]	@ (80018a8 <main+0x3c4>)
 80017a0:	f009 fcde 	bl	800b160 <puts>
  printf("  Filename: %s\r\n", filename);
 80017a4:	493f      	ldr	r1, [pc, #252]	@ (80018a4 <main+0x3c0>)
 80017a6:	4841      	ldr	r0, [pc, #260]	@ (80018ac <main+0x3c8>)
 80017a8:	f009 fc72 	bl	800b090 <iprintf>

  HAL_Delay(500);
 80017ac:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80017b0:	f001 f9a0 	bl	8002af4 <HAL_Delay>
  res = f_mount(&fs, "", 1);
 80017b4:	2201      	movs	r2, #1
 80017b6:	493e      	ldr	r1, [pc, #248]	@ (80018b0 <main+0x3cc>)
 80017b8:	483e      	ldr	r0, [pc, #248]	@ (80018b4 <main+0x3d0>)
 80017ba:	f007 fc2b 	bl	8009014 <f_mount>
 80017be:	4603      	mov	r3, r0
 80017c0:	461a      	mov	r2, r3
 80017c2:	4b3d      	ldr	r3, [pc, #244]	@ (80018b8 <main+0x3d4>)
 80017c4:	701a      	strb	r2, [r3, #0]

  if (res == FR_OK) {
 80017c6:	4b3c      	ldr	r3, [pc, #240]	@ (80018b8 <main+0x3d4>)
 80017c8:	781b      	ldrb	r3, [r3, #0]
 80017ca:	2b00      	cmp	r3, #0
 80017cc:	d116      	bne.n	80017fc <main+0x318>
      if (f_open(&fil, filename, FA_CREATE_ALWAYS | FA_WRITE) == FR_OK) {
 80017ce:	220a      	movs	r2, #10
 80017d0:	4934      	ldr	r1, [pc, #208]	@ (80018a4 <main+0x3c0>)
 80017d2:	483a      	ldr	r0, [pc, #232]	@ (80018bc <main+0x3d8>)
 80017d4:	f007 fc64 	bl	80090a0 <f_open>
 80017d8:	4603      	mov	r3, r0
 80017da:	2b00      	cmp	r3, #0
 80017dc:	d10a      	bne.n	80017f4 <main+0x310>
          f_puts("Time,Ax,Ay,Az,Lat,Lon,Spd,RPM,Throttle,VTEC\n", &fil);
 80017de:	4937      	ldr	r1, [pc, #220]	@ (80018bc <main+0x3d8>)
 80017e0:	4837      	ldr	r0, [pc, #220]	@ (80018c0 <main+0x3dc>)
 80017e2:	f008 f8ab 	bl	800993c <f_puts>
          f_close(&fil);
 80017e6:	4835      	ldr	r0, [pc, #212]	@ (80018bc <main+0x3d8>)
 80017e8:	f008 f807 	bl	80097fa <f_close>
          printf("  SD Card: Ready\r\n");
 80017ec:	4835      	ldr	r0, [pc, #212]	@ (80018c4 <main+0x3e0>)
 80017ee:	f009 fcb7 	bl	800b160 <puts>
 80017f2:	e009      	b.n	8001808 <main+0x324>
      } else {
          printf("  SD Card: File creation failed\r\n");
 80017f4:	4834      	ldr	r0, [pc, #208]	@ (80018c8 <main+0x3e4>)
 80017f6:	f009 fcb3 	bl	800b160 <puts>
 80017fa:	e005      	b.n	8001808 <main+0x324>
      }
  } else {
      printf("  SD Card: Mount failed (error %d)\r\n", res);
 80017fc:	4b2e      	ldr	r3, [pc, #184]	@ (80018b8 <main+0x3d4>)
 80017fe:	781b      	ldrb	r3, [r3, #0]
 8001800:	4619      	mov	r1, r3
 8001802:	4832      	ldr	r0, [pc, #200]	@ (80018cc <main+0x3e8>)
 8001804:	f009 fc44 	bl	800b090 <iprintf>
  }

  printf("\r\n=== System Ready ===\r\n");
 8001808:	4831      	ldr	r0, [pc, #196]	@ (80018d0 <main+0x3ec>)
 800180a:	f009 fca9 	bl	800b160 <puts>
  printf("Connect to car OBD port and start engine\r\n");
 800180e:	4831      	ldr	r0, [pc, #196]	@ (80018d4 <main+0x3f0>)
 8001810:	f009 fca6 	bl	800b160 <puts>
  printf("Monitoring CAN bus for messages...\r\n\r\n");
 8001814:	4830      	ldr	r0, [pc, #192]	@ (80018d8 <main+0x3f4>)
 8001816:	f009 fca3 	bl	800b160 <puts>

  // Clear OLED for runtime display
  ssd1306_Fill(Black);
 800181a:	2000      	movs	r0, #0
 800181c:	f000 fd2e 	bl	800227c <ssd1306_Fill>
  ssd1306_UpdateScreen();
 8001820:	f000 fd44 	bl	80022ac <ssd1306_UpdateScreen>
  /* USER CODE END 2 */


  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (system_running) {
 8001824:	e245      	b.n	8001cb2 <main+0x7ce>
 8001826:	bf00      	nop
 8001828:	0800ddec 	.word	0x0800ddec
 800182c:	0800de14 	.word	0x0800de14
 8001830:	0800de28 	.word	0x0800de28
 8001834:	0800de34 	.word	0x0800de34
 8001838:	20000208 	.word	0x20000208
 800183c:	0800de4c 	.word	0x0800de4c
 8001840:	0800de68 	.word	0x0800de68
 8001844:	0800de88 	.word	0x0800de88
 8001848:	0800debc 	.word	0x0800debc
 800184c:	0800dedc 	.word	0x0800dedc
 8001850:	0800dee0 	.word	0x0800dee0
 8001854:	20000230 	.word	0x20000230
 8001858:	0800deec 	.word	0x0800deec
 800185c:	0800f688 	.word	0x0800f688
 8001860:	0800defc 	.word	0x0800defc
 8001864:	0800df0c 	.word	0x0800df0c
 8001868:	0800df1c 	.word	0x0800df1c
 800186c:	200006ec 	.word	0x200006ec
 8001870:	20000734 	.word	0x20000734
 8001874:	20000738 	.word	0x20000738
 8001878:	2000073c 	.word	0x2000073c
 800187c:	0800df3c 	.word	0x0800df3c
 8001880:	0800df74 	.word	0x0800df74
 8001884:	0800f694 	.word	0x0800f694
 8001888:	0800df80 	.word	0x0800df80
 800188c:	2000074c 	.word	0x2000074c
 8001890:	0800df88 	.word	0x0800df88
 8001894:	2000071c 	.word	0x2000071c
 8001898:	200007f4 	.word	0x200007f4
 800189c:	20000730 	.word	0x20000730
 80018a0:	0800dfa4 	.word	0x0800dfa4
 80018a4:	20000708 	.word	0x20000708
 80018a8:	0800dfbc 	.word	0x0800dfbc
 80018ac:	0800dfc8 	.word	0x0800dfc8
 80018b0:	0800dfdc 	.word	0x0800dfdc
 80018b4:	20000284 	.word	0x20000284
 80018b8:	200006e4 	.word	0x200006e4
 80018bc:	200004b4 	.word	0x200004b4
 80018c0:	0800dfe0 	.word	0x0800dfe0
 80018c4:	0800e010 	.word	0x0800e010
 80018c8:	0800e024 	.word	0x0800e024
 80018cc:	0800e048 	.word	0x0800e048
 80018d0:	0800e070 	.word	0x0800e070
 80018d4:	0800e088 	.word	0x0800e088
 80018d8:	0800e0b4 	.word	0x0800e0b4

      // 1. HEARTBEAT LED
      static uint32_t last_blink = 0;
      if (HAL_GetTick() - last_blink >= 250) {
 80018dc:	f001 f8fe 	bl	8002adc <HAL_GetTick>
 80018e0:	4602      	mov	r2, r0
 80018e2:	4b61      	ldr	r3, [pc, #388]	@ (8001a68 <main+0x584>)
 80018e4:	681b      	ldr	r3, [r3, #0]
 80018e6:	1ad3      	subs	r3, r2, r3
 80018e8:	2bf9      	cmp	r3, #249	@ 0xf9
 80018ea:	d908      	bls.n	80018fe <main+0x41a>
          last_blink = HAL_GetTick();
 80018ec:	f001 f8f6 	bl	8002adc <HAL_GetTick>
 80018f0:	4603      	mov	r3, r0
 80018f2:	4a5d      	ldr	r2, [pc, #372]	@ (8001a68 <main+0x584>)
 80018f4:	6013      	str	r3, [r2, #0]
          HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5);
 80018f6:	2120      	movs	r1, #32
 80018f8:	485c      	ldr	r0, [pc, #368]	@ (8001a6c <main+0x588>)
 80018fa:	f001 ff46 	bl	800378a <HAL_GPIO_TogglePin>
      }

      // 2. CAN RECEIVE - Check for messages from car
      if (HAL_CAN_GetRxFifoFillLevel(&hcan1, CAN_RX_FIFO0) > 0) {
 80018fe:	2100      	movs	r1, #0
 8001900:	485b      	ldr	r0, [pc, #364]	@ (8001a70 <main+0x58c>)
 8001902:	f001 fc5b 	bl	80031bc <HAL_CAN_GetRxFifoFillLevel>
 8001906:	4603      	mov	r3, r0
 8001908:	2b00      	cmp	r3, #0
 800190a:	d060      	beq.n	80019ce <main+0x4ea>
          CAN_RxHeaderTypeDef rxHeader;
          uint8_t rxData[8];

          if (HAL_CAN_GetRxMessage(&hcan1, CAN_RX_FIFO0, &rxHeader, rxData) == HAL_OK) {
 800190c:	f107 03b8 	add.w	r3, r7, #184	@ 0xb8
 8001910:	f107 02c0 	add.w	r2, r7, #192	@ 0xc0
 8001914:	2100      	movs	r1, #0
 8001916:	4856      	ldr	r0, [pc, #344]	@ (8001a70 <main+0x58c>)
 8001918:	f001 fb2e 	bl	8002f78 <HAL_CAN_GetRxMessage>
 800191c:	4603      	mov	r3, r0
 800191e:	2b00      	cmp	r3, #0
 8001920:	d155      	bne.n	80019ce <main+0x4ea>
              // Print all received messages for debugging
              printf("CAN RX: ID=0x%03lX Data=", rxHeader.StdId);
 8001922:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8001926:	4619      	mov	r1, r3
 8001928:	4852      	ldr	r0, [pc, #328]	@ (8001a74 <main+0x590>)
 800192a:	f009 fbb1 	bl	800b090 <iprintf>
              for (int i = 0; i < rxHeader.DLC; i++) {
 800192e:	2300      	movs	r3, #0
 8001930:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
 8001934:	e00e      	b.n	8001954 <main+0x470>
                  printf("%02X ", rxData[i]);
 8001936:	f107 02b8 	add.w	r2, r7, #184	@ 0xb8
 800193a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800193e:	4413      	add	r3, r2
 8001940:	781b      	ldrb	r3, [r3, #0]
 8001942:	4619      	mov	r1, r3
 8001944:	484c      	ldr	r0, [pc, #304]	@ (8001a78 <main+0x594>)
 8001946:	f009 fba3 	bl	800b090 <iprintf>
              for (int i = 0; i < rxHeader.DLC; i++) {
 800194a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800194e:	3301      	adds	r3, #1
 8001950:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
 8001954:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8001958:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800195c:	429a      	cmp	r2, r3
 800195e:	d8ea      	bhi.n	8001936 <main+0x452>
              }
              printf("\r\n");
 8001960:	4846      	ldr	r0, [pc, #280]	@ (8001a7c <main+0x598>)
 8001962:	f009 fbfd 	bl	800b160 <puts>

              // Parse Honda RPM (ID 0x158, bytes 2-3)
              if (rxHeader.StdId == 0x158) {
 8001966:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800196a:	f5b3 7fac 	cmp.w	r3, #344	@ 0x158
 800196e:	d10e      	bne.n	800198e <main+0x4aa>
                  rpm = (rxData[2] << 8) | rxData[3];
 8001970:	f897 30ba 	ldrb.w	r3, [r7, #186]	@ 0xba
 8001974:	021b      	lsls	r3, r3, #8
 8001976:	f897 20bb 	ldrb.w	r2, [r7, #187]	@ 0xbb
 800197a:	4313      	orrs	r3, r2
 800197c:	461a      	mov	r2, r3
 800197e:	4b40      	ldr	r3, [pc, #256]	@ (8001a80 <main+0x59c>)
 8001980:	601a      	str	r2, [r3, #0]
                  printf("  -> RPM: %lu\r\n", rpm);
 8001982:	4b3f      	ldr	r3, [pc, #252]	@ (8001a80 <main+0x59c>)
 8001984:	681b      	ldr	r3, [r3, #0]
 8001986:	4619      	mov	r1, r3
 8001988:	483e      	ldr	r0, [pc, #248]	@ (8001a84 <main+0x5a0>)
 800198a:	f009 fb81 	bl	800b090 <iprintf>
              }

              // Parse standard OBD-II RPM response (ID 0x7E8)
              if (rxHeader.StdId == 0x7E8 && rxData[1] == 0x41 && rxData[2] == 0x0C) {
 800198e:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8001992:	f5b3 6ffd 	cmp.w	r3, #2024	@ 0x7e8
 8001996:	d11a      	bne.n	80019ce <main+0x4ea>
 8001998:	f897 30b9 	ldrb.w	r3, [r7, #185]	@ 0xb9
 800199c:	2b41      	cmp	r3, #65	@ 0x41
 800199e:	d116      	bne.n	80019ce <main+0x4ea>
 80019a0:	f897 30ba 	ldrb.w	r3, [r7, #186]	@ 0xba
 80019a4:	2b0c      	cmp	r3, #12
 80019a6:	d112      	bne.n	80019ce <main+0x4ea>
                  rpm = ((rxData[3] << 8) | rxData[4]) / 4;
 80019a8:	f897 30bb 	ldrb.w	r3, [r7, #187]	@ 0xbb
 80019ac:	021b      	lsls	r3, r3, #8
 80019ae:	f897 20bc 	ldrb.w	r2, [r7, #188]	@ 0xbc
 80019b2:	4313      	orrs	r3, r2
 80019b4:	2b00      	cmp	r3, #0
 80019b6:	da00      	bge.n	80019ba <main+0x4d6>
 80019b8:	3303      	adds	r3, #3
 80019ba:	109b      	asrs	r3, r3, #2
 80019bc:	461a      	mov	r2, r3
 80019be:	4b30      	ldr	r3, [pc, #192]	@ (8001a80 <main+0x59c>)
 80019c0:	601a      	str	r2, [r3, #0]
                  printf("  -> RPM (OBD): %lu\r\n", rpm);
 80019c2:	4b2f      	ldr	r3, [pc, #188]	@ (8001a80 <main+0x59c>)
 80019c4:	681b      	ldr	r3, [r3, #0]
 80019c6:	4619      	mov	r1, r3
 80019c8:	482f      	ldr	r0, [pc, #188]	@ (8001a88 <main+0x5a4>)
 80019ca:	f009 fb61 	bl	800b090 <iprintf>
          }
      }

      // 3. ACCELEROMETER - Read G-forces
      static uint32_t last_accel = 0;
      if (HAL_GetTick() - last_accel >= 20) {
 80019ce:	f001 f885 	bl	8002adc <HAL_GetTick>
 80019d2:	4602      	mov	r2, r0
 80019d4:	4b2d      	ldr	r3, [pc, #180]	@ (8001a8c <main+0x5a8>)
 80019d6:	681b      	ldr	r3, [r3, #0]
 80019d8:	1ad3      	subs	r3, r2, r3
 80019da:	2b13      	cmp	r3, #19
 80019dc:	d929      	bls.n	8001a32 <main+0x54e>
          last_accel = HAL_GetTick();
 80019de:	f001 f87d 	bl	8002adc <HAL_GetTick>
 80019e2:	4603      	mov	r3, r0
 80019e4:	4a29      	ldr	r2, [pc, #164]	@ (8001a8c <main+0x5a8>)
 80019e6:	6013      	str	r3, [r2, #0]

          MPU6050_Read_Accel(&hi2c1, &myMPU);
 80019e8:	4929      	ldr	r1, [pc, #164]	@ (8001a90 <main+0x5ac>)
 80019ea:	482a      	ldr	r0, [pc, #168]	@ (8001a94 <main+0x5b0>)
 80019ec:	f000 fa3c 	bl	8001e68 <MPU6050_Read_Accel>
          Ax = myMPU.Ax - Ax_offset;
 80019f0:	4b27      	ldr	r3, [pc, #156]	@ (8001a90 <main+0x5ac>)
 80019f2:	ed93 7a00 	vldr	s14, [r3]
 80019f6:	4b28      	ldr	r3, [pc, #160]	@ (8001a98 <main+0x5b4>)
 80019f8:	edd3 7a00 	vldr	s15, [r3]
 80019fc:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001a00:	4b26      	ldr	r3, [pc, #152]	@ (8001a9c <main+0x5b8>)
 8001a02:	edc3 7a00 	vstr	s15, [r3]
          Ay = myMPU.Ay - Ay_offset;
 8001a06:	4b22      	ldr	r3, [pc, #136]	@ (8001a90 <main+0x5ac>)
 8001a08:	ed93 7a01 	vldr	s14, [r3, #4]
 8001a0c:	4b24      	ldr	r3, [pc, #144]	@ (8001aa0 <main+0x5bc>)
 8001a0e:	edd3 7a00 	vldr	s15, [r3]
 8001a12:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001a16:	4b23      	ldr	r3, [pc, #140]	@ (8001aa4 <main+0x5c0>)
 8001a18:	edc3 7a00 	vstr	s15, [r3]
          Az_filt = myMPU.Az - Az_offset;
 8001a1c:	4b1c      	ldr	r3, [pc, #112]	@ (8001a90 <main+0x5ac>)
 8001a1e:	ed93 7a02 	vldr	s14, [r3, #8]
 8001a22:	4b21      	ldr	r3, [pc, #132]	@ (8001aa8 <main+0x5c4>)
 8001a24:	edd3 7a00 	vldr	s15, [r3]
 8001a28:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001a2c:	4b1f      	ldr	r3, [pc, #124]	@ (8001aac <main+0x5c8>)
 8001a2e:	edc3 7a00 	vstr	s15, [r3]
      }

      // 4. GPS - Read location data
      uint8_t gps_byte;
      if (HAL_UART_Receive(&huart4, &gps_byte, 1, 0) == HAL_OK) {
 8001a32:	f107 01df 	add.w	r1, r7, #223	@ 0xdf
 8001a36:	2300      	movs	r3, #0
 8001a38:	2201      	movs	r2, #1
 8001a3a:	481d      	ldr	r0, [pc, #116]	@ (8001ab0 <main+0x5cc>)
 8001a3c:	f004 ffbf 	bl	80069be <HAL_UART_Receive>
 8001a40:	4603      	mov	r3, r0
 8001a42:	2b00      	cmp	r3, #0
 8001a44:	d147      	bne.n	8001ad6 <main+0x5f2>
          if (gps_byte == '\n') {
 8001a46:	f897 30df 	ldrb.w	r3, [r7, #223]	@ 0xdf
 8001a4a:	2b0a      	cmp	r3, #10
 8001a4c:	d136      	bne.n	8001abc <main+0x5d8>
              gps_raw_buffer[buffer_idx] = '\0';
 8001a4e:	4b19      	ldr	r3, [pc, #100]	@ (8001ab4 <main+0x5d0>)
 8001a50:	681b      	ldr	r3, [r3, #0]
 8001a52:	4a19      	ldr	r2, [pc, #100]	@ (8001ab8 <main+0x5d4>)
 8001a54:	2100      	movs	r1, #0
 8001a56:	54d1      	strb	r1, [r2, r3]
              process_gps_line(gps_raw_buffer);
 8001a58:	4817      	ldr	r0, [pc, #92]	@ (8001ab8 <main+0x5d4>)
 8001a5a:	f7ff fca5 	bl	80013a8 <process_gps_line>
              buffer_idx = 0;
 8001a5e:	4b15      	ldr	r3, [pc, #84]	@ (8001ab4 <main+0x5d0>)
 8001a60:	2200      	movs	r2, #0
 8001a62:	601a      	str	r2, [r3, #0]
 8001a64:	e037      	b.n	8001ad6 <main+0x5f2>
 8001a66:	bf00      	nop
 8001a68:	200007e4 	.word	0x200007e4
 8001a6c:	40020000 	.word	0x40020000
 8001a70:	20000208 	.word	0x20000208
 8001a74:	0800e0dc 	.word	0x0800e0dc
 8001a78:	0800e0f8 	.word	0x0800e0f8
 8001a7c:	0800dedc 	.word	0x0800dedc
 8001a80:	200007d8 	.word	0x200007d8
 8001a84:	0800e100 	.word	0x0800e100
 8001a88:	0800e110 	.word	0x0800e110
 8001a8c:	200007e8 	.word	0x200007e8
 8001a90:	200006ec 	.word	0x200006ec
 8001a94:	20000230 	.word	0x20000230
 8001a98:	20000734 	.word	0x20000734
 8001a9c:	20000740 	.word	0x20000740
 8001aa0:	20000738 	.word	0x20000738
 8001aa4:	20000744 	.word	0x20000744
 8001aa8:	2000073c 	.word	0x2000073c
 8001aac:	20000748 	.word	0x20000748
 8001ab0:	20000c78 	.word	0x20000c78
 8001ab4:	200007d4 	.word	0x200007d4
 8001ab8:	2000075c 	.word	0x2000075c
          } else if (buffer_idx < sizeof(gps_raw_buffer) - 1) {
 8001abc:	4b83      	ldr	r3, [pc, #524]	@ (8001ccc <main+0x7e8>)
 8001abe:	681b      	ldr	r3, [r3, #0]
 8001ac0:	2b76      	cmp	r3, #118	@ 0x76
 8001ac2:	d808      	bhi.n	8001ad6 <main+0x5f2>
              gps_raw_buffer[buffer_idx++] = gps_byte;
 8001ac4:	4b81      	ldr	r3, [pc, #516]	@ (8001ccc <main+0x7e8>)
 8001ac6:	681b      	ldr	r3, [r3, #0]
 8001ac8:	1c5a      	adds	r2, r3, #1
 8001aca:	4980      	ldr	r1, [pc, #512]	@ (8001ccc <main+0x7e8>)
 8001acc:	600a      	str	r2, [r1, #0]
 8001ace:	f897 10df 	ldrb.w	r1, [r7, #223]	@ 0xdf
 8001ad2:	4a7f      	ldr	r2, [pc, #508]	@ (8001cd0 <main+0x7ec>)
 8001ad4:	54d1      	strb	r1, [r2, r3]
          }
      }

      // 5. SD CARD LOGGING - Save data every 500ms
      static uint32_t last_log = 0;
      if (HAL_GetTick() - last_log >= 500) {
 8001ad6:	f001 f801 	bl	8002adc <HAL_GetTick>
 8001ada:	4602      	mov	r2, r0
 8001adc:	4b7d      	ldr	r3, [pc, #500]	@ (8001cd4 <main+0x7f0>)
 8001ade:	681b      	ldr	r3, [r3, #0]
 8001ae0:	1ad3      	subs	r3, r2, r3
 8001ae2:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8001ae6:	d36e      	bcc.n	8001bc6 <main+0x6e2>
          last_log = HAL_GetTick();
 8001ae8:	f000 fff8 	bl	8002adc <HAL_GetTick>
 8001aec:	4603      	mov	r3, r0
 8001aee:	4a79      	ldr	r2, [pc, #484]	@ (8001cd4 <main+0x7f0>)
 8001af0:	6013      	str	r3, [r2, #0]

          if (f_open(&fil, filename, FA_OPEN_APPEND | FA_WRITE) == FR_OK) {
 8001af2:	2232      	movs	r2, #50	@ 0x32
 8001af4:	4978      	ldr	r1, [pc, #480]	@ (8001cd8 <main+0x7f4>)
 8001af6:	4879      	ldr	r0, [pc, #484]	@ (8001cdc <main+0x7f8>)
 8001af8:	f007 fad2 	bl	80090a0 <f_open>
 8001afc:	4603      	mov	r3, r0
 8001afe:	2b00      	cmp	r3, #0
 8001b00:	d161      	bne.n	8001bc6 <main+0x6e2>
              char buf[128];
              int len = sprintf(buf, "%lu,%.2f,%.2f,%.2f,%.6f,%.6f,%.1f,%lu,%.1f,%d\n",
 8001b02:	f000 ffeb 	bl	8002adc <HAL_GetTick>
 8001b06:	61f8      	str	r0, [r7, #28]
 8001b08:	4b75      	ldr	r3, [pc, #468]	@ (8001ce0 <main+0x7fc>)
 8001b0a:	681b      	ldr	r3, [r3, #0]
 8001b0c:	4618      	mov	r0, r3
 8001b0e:	f7fe fd3b 	bl	8000588 <__aeabi_f2d>
 8001b12:	4682      	mov	sl, r0
 8001b14:	468b      	mov	fp, r1
 8001b16:	4b73      	ldr	r3, [pc, #460]	@ (8001ce4 <main+0x800>)
 8001b18:	681b      	ldr	r3, [r3, #0]
 8001b1a:	4618      	mov	r0, r3
 8001b1c:	f7fe fd34 	bl	8000588 <__aeabi_f2d>
 8001b20:	4605      	mov	r5, r0
 8001b22:	460e      	mov	r6, r1
 8001b24:	4b70      	ldr	r3, [pc, #448]	@ (8001ce8 <main+0x804>)
 8001b26:	681b      	ldr	r3, [r3, #0]
 8001b28:	4618      	mov	r0, r3
 8001b2a:	f7fe fd2d 	bl	8000588 <__aeabi_f2d>
 8001b2e:	e9c7 0104 	strd	r0, r1, [r7, #16]
                              HAL_GetTick(), Ax, Ay, Az_filt,
                              currentGPS.lat, currentGPS.lon, currentGPS.speed_kph,
 8001b32:	4b6e      	ldr	r3, [pc, #440]	@ (8001cec <main+0x808>)
 8001b34:	681b      	ldr	r3, [r3, #0]
              int len = sprintf(buf, "%lu,%.2f,%.2f,%.2f,%.6f,%.6f,%.1f,%lu,%.1f,%d\n",
 8001b36:	4618      	mov	r0, r3
 8001b38:	f7fe fd26 	bl	8000588 <__aeabi_f2d>
 8001b3c:	e9c7 0102 	strd	r0, r1, [r7, #8]
                              currentGPS.lat, currentGPS.lon, currentGPS.speed_kph,
 8001b40:	4b6a      	ldr	r3, [pc, #424]	@ (8001cec <main+0x808>)
 8001b42:	685b      	ldr	r3, [r3, #4]
              int len = sprintf(buf, "%lu,%.2f,%.2f,%.2f,%.6f,%.6f,%.1f,%lu,%.1f,%d\n",
 8001b44:	4618      	mov	r0, r3
 8001b46:	f7fe fd1f 	bl	8000588 <__aeabi_f2d>
 8001b4a:	e9c7 0100 	strd	r0, r1, [r7]
                              currentGPS.lat, currentGPS.lon, currentGPS.speed_kph,
 8001b4e:	4b67      	ldr	r3, [pc, #412]	@ (8001cec <main+0x808>)
 8001b50:	689b      	ldr	r3, [r3, #8]
              int len = sprintf(buf, "%lu,%.2f,%.2f,%.2f,%.6f,%.6f,%.1f,%lu,%.1f,%d\n",
 8001b52:	4618      	mov	r0, r3
 8001b54:	f7fe fd18 	bl	8000588 <__aeabi_f2d>
 8001b58:	4680      	mov	r8, r0
 8001b5a:	4689      	mov	r9, r1
 8001b5c:	4b64      	ldr	r3, [pc, #400]	@ (8001cf0 <main+0x80c>)
 8001b5e:	681b      	ldr	r3, [r3, #0]
 8001b60:	61bb      	str	r3, [r7, #24]
 8001b62:	4b64      	ldr	r3, [pc, #400]	@ (8001cf4 <main+0x810>)
 8001b64:	681b      	ldr	r3, [r3, #0]
 8001b66:	4618      	mov	r0, r3
 8001b68:	f7fe fd0e 	bl	8000588 <__aeabi_f2d>
 8001b6c:	4b62      	ldr	r3, [pc, #392]	@ (8001cf8 <main+0x814>)
 8001b6e:	781b      	ldrb	r3, [r3, #0]
 8001b70:	f107 0424 	add.w	r4, r7, #36	@ 0x24
 8001b74:	9310      	str	r3, [sp, #64]	@ 0x40
 8001b76:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8001b7a:	69bb      	ldr	r3, [r7, #24]
 8001b7c:	930c      	str	r3, [sp, #48]	@ 0x30
 8001b7e:	e9cd 890a 	strd	r8, r9, [sp, #40]	@ 0x28
 8001b82:	ed97 7b00 	vldr	d7, [r7]
 8001b86:	ed8d 7b08 	vstr	d7, [sp, #32]
 8001b8a:	ed97 7b02 	vldr	d7, [r7, #8]
 8001b8e:	ed8d 7b06 	vstr	d7, [sp, #24]
 8001b92:	ed97 7b04 	vldr	d7, [r7, #16]
 8001b96:	ed8d 7b04 	vstr	d7, [sp, #16]
 8001b9a:	e9cd 5602 	strd	r5, r6, [sp, #8]
 8001b9e:	e9cd ab00 	strd	sl, fp, [sp]
 8001ba2:	69fa      	ldr	r2, [r7, #28]
 8001ba4:	4955      	ldr	r1, [pc, #340]	@ (8001cfc <main+0x818>)
 8001ba6:	4620      	mov	r0, r4
 8001ba8:	f009 fae2 	bl	800b170 <siprintf>
 8001bac:	f8c7 010c 	str.w	r0, [r7, #268]	@ 0x10c
                              rpm, throttle, vtec_on);
              f_write(&fil, buf, len, &bw);
 8001bb0:	f8d7 210c 	ldr.w	r2, [r7, #268]	@ 0x10c
 8001bb4:	f107 0124 	add.w	r1, r7, #36	@ 0x24
 8001bb8:	4b51      	ldr	r3, [pc, #324]	@ (8001d00 <main+0x81c>)
 8001bba:	4848      	ldr	r0, [pc, #288]	@ (8001cdc <main+0x7f8>)
 8001bbc:	f007 fc2a 	bl	8009414 <f_write>
              f_close(&fil);
 8001bc0:	4846      	ldr	r0, [pc, #280]	@ (8001cdc <main+0x7f8>)
 8001bc2:	f007 fe1a 	bl	80097fa <f_close>
          }
      }

      // 6. OLED DISPLAY - Update screen every 200ms
      static uint32_t last_oled = 0;
      if (HAL_GetTick() - last_oled >= 200) {
 8001bc6:	f000 ff89 	bl	8002adc <HAL_GetTick>
 8001bca:	4602      	mov	r2, r0
 8001bcc:	4b4d      	ldr	r3, [pc, #308]	@ (8001d04 <main+0x820>)
 8001bce:	681b      	ldr	r3, [r3, #0]
 8001bd0:	1ad3      	subs	r3, r2, r3
 8001bd2:	2bc7      	cmp	r3, #199	@ 0xc7
 8001bd4:	d96d      	bls.n	8001cb2 <main+0x7ce>
          last_oled = HAL_GetTick();
 8001bd6:	f000 ff81 	bl	8002adc <HAL_GetTick>
 8001bda:	4603      	mov	r3, r0
 8001bdc:	4a49      	ldr	r2, [pc, #292]	@ (8001d04 <main+0x820>)
 8001bde:	6013      	str	r3, [r2, #0]

          ssd1306_Fill(Black);
 8001be0:	2000      	movs	r0, #0
 8001be2:	f000 fb4b 	bl	800227c <ssd1306_Fill>
          char display_buf[20];

          // Show RPM
          sprintf(display_buf, "RPM:%lu", rpm);
 8001be6:	4b42      	ldr	r3, [pc, #264]	@ (8001cf0 <main+0x80c>)
 8001be8:	681a      	ldr	r2, [r3, #0]
 8001bea:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8001bee:	4946      	ldr	r1, [pc, #280]	@ (8001d08 <main+0x824>)
 8001bf0:	4618      	mov	r0, r3
 8001bf2:	f009 fabd 	bl	800b170 <siprintf>
          ssd1306_SetCursor(2, 2);
 8001bf6:	2102      	movs	r1, #2
 8001bf8:	2002      	movs	r0, #2
 8001bfa:	f000 fc8b 	bl	8002514 <ssd1306_SetCursor>
          ssd1306_WriteString(display_buf, Font_7x10, White);
 8001bfe:	4b43      	ldr	r3, [pc, #268]	@ (8001d0c <main+0x828>)
 8001c00:	f107 00a4 	add.w	r0, r7, #164	@ 0xa4
 8001c04:	2201      	movs	r2, #1
 8001c06:	9200      	str	r2, [sp, #0]
 8001c08:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001c0a:	f000 fc5d 	bl	80024c8 <ssd1306_WriteString>

          // Show max G-force
          float max_g = (fabs(Ax) > fabs(Ay)) ? Ax : Ay;
 8001c0e:	4b34      	ldr	r3, [pc, #208]	@ (8001ce0 <main+0x7fc>)
 8001c10:	edd3 7a00 	vldr	s15, [r3]
 8001c14:	eeb0 7ae7 	vabs.f32	s14, s15
 8001c18:	4b32      	ldr	r3, [pc, #200]	@ (8001ce4 <main+0x800>)
 8001c1a:	edd3 7a00 	vldr	s15, [r3]
 8001c1e:	eef0 7ae7 	vabs.f32	s15, s15
 8001c22:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001c26:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001c2a:	dd02      	ble.n	8001c32 <main+0x74e>
 8001c2c:	4b2c      	ldr	r3, [pc, #176]	@ (8001ce0 <main+0x7fc>)
 8001c2e:	681b      	ldr	r3, [r3, #0]
 8001c30:	e001      	b.n	8001c36 <main+0x752>
 8001c32:	4b2c      	ldr	r3, [pc, #176]	@ (8001ce4 <main+0x800>)
 8001c34:	681b      	ldr	r3, [r3, #0]
 8001c36:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
          sprintf(display_buf, "G: %.2f", max_g);
 8001c3a:	f8d7 0108 	ldr.w	r0, [r7, #264]	@ 0x108
 8001c3e:	f7fe fca3 	bl	8000588 <__aeabi_f2d>
 8001c42:	4602      	mov	r2, r0
 8001c44:	460b      	mov	r3, r1
 8001c46:	f107 00a4 	add.w	r0, r7, #164	@ 0xa4
 8001c4a:	4931      	ldr	r1, [pc, #196]	@ (8001d10 <main+0x82c>)
 8001c4c:	f009 fa90 	bl	800b170 <siprintf>
          ssd1306_SetCursor(2, 15);
 8001c50:	210f      	movs	r1, #15
 8001c52:	2002      	movs	r0, #2
 8001c54:	f000 fc5e 	bl	8002514 <ssd1306_SetCursor>
          ssd1306_WriteString(display_buf, Font_11x18, White);
 8001c58:	4b2e      	ldr	r3, [pc, #184]	@ (8001d14 <main+0x830>)
 8001c5a:	f107 00a4 	add.w	r0, r7, #164	@ 0xa4
 8001c5e:	2201      	movs	r2, #1
 8001c60:	9200      	str	r2, [sp, #0]
 8001c62:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001c64:	f000 fc30 	bl	80024c8 <ssd1306_WriteString>

          // Show GPS status
          if (currentGPS.has_fix) {
 8001c68:	4b20      	ldr	r3, [pc, #128]	@ (8001cec <main+0x808>)
 8001c6a:	7b1b      	ldrb	r3, [r3, #12]
 8001c6c:	2b00      	cmp	r3, #0
 8001c6e:	d00c      	beq.n	8001c8a <main+0x7a6>
              sprintf(display_buf, "GPS:OK %.0f", currentGPS.speed_kph);
 8001c70:	4b1e      	ldr	r3, [pc, #120]	@ (8001cec <main+0x808>)
 8001c72:	689b      	ldr	r3, [r3, #8]
 8001c74:	4618      	mov	r0, r3
 8001c76:	f7fe fc87 	bl	8000588 <__aeabi_f2d>
 8001c7a:	4602      	mov	r2, r0
 8001c7c:	460b      	mov	r3, r1
 8001c7e:	f107 00a4 	add.w	r0, r7, #164	@ 0xa4
 8001c82:	4925      	ldr	r1, [pc, #148]	@ (8001d18 <main+0x834>)
 8001c84:	f009 fa74 	bl	800b170 <siprintf>
 8001c88:	e005      	b.n	8001c96 <main+0x7b2>
          } else {
              sprintf(display_buf, "GPS:--");
 8001c8a:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8001c8e:	4923      	ldr	r1, [pc, #140]	@ (8001d1c <main+0x838>)
 8001c90:	4618      	mov	r0, r3
 8001c92:	f009 fa6d 	bl	800b170 <siprintf>
          }
          ssd1306_SetCursor(2, 40);
 8001c96:	2128      	movs	r1, #40	@ 0x28
 8001c98:	2002      	movs	r0, #2
 8001c9a:	f000 fc3b 	bl	8002514 <ssd1306_SetCursor>
          ssd1306_WriteString(display_buf, Font_7x10, White);
 8001c9e:	4b1b      	ldr	r3, [pc, #108]	@ (8001d0c <main+0x828>)
 8001ca0:	f107 00a4 	add.w	r0, r7, #164	@ 0xa4
 8001ca4:	2201      	movs	r2, #1
 8001ca6:	9200      	str	r2, [sp, #0]
 8001ca8:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001caa:	f000 fc0d 	bl	80024c8 <ssd1306_WriteString>

          ssd1306_UpdateScreen();
 8001cae:	f000 fafd 	bl	80022ac <ssd1306_UpdateScreen>
  while (system_running) {
 8001cb2:	4b1b      	ldr	r3, [pc, #108]	@ (8001d20 <main+0x83c>)
 8001cb4:	781b      	ldrb	r3, [r3, #0]
 8001cb6:	b2db      	uxtb	r3, r3
 8001cb8:	2b00      	cmp	r3, #0
 8001cba:	f47f ae0f 	bne.w	80018dc <main+0x3f8>
 8001cbe:	2300      	movs	r3, #0
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
}
 8001cc0:	4618      	mov	r0, r3
 8001cc2:	f507 7796 	add.w	r7, r7, #300	@ 0x12c
 8001cc6:	46bd      	mov	sp, r7
 8001cc8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8001ccc:	200007d4 	.word	0x200007d4
 8001cd0:	2000075c 	.word	0x2000075c
 8001cd4:	200007ec 	.word	0x200007ec
 8001cd8:	20000708 	.word	0x20000708
 8001cdc:	200004b4 	.word	0x200004b4
 8001ce0:	20000740 	.word	0x20000740
 8001ce4:	20000744 	.word	0x20000744
 8001ce8:	20000748 	.word	0x20000748
 8001cec:	2000074c 	.word	0x2000074c
 8001cf0:	200007d8 	.word	0x200007d8
 8001cf4:	200007dc 	.word	0x200007dc
 8001cf8:	200007e0 	.word	0x200007e0
 8001cfc:	0800e128 	.word	0x0800e128
 8001d00:	200006e8 	.word	0x200006e8
 8001d04:	200007f0 	.word	0x200007f0
 8001d08:	0800e158 	.word	0x0800e158
 8001d0c:	0800f688 	.word	0x0800f688
 8001d10:	0800e160 	.word	0x0800e160
 8001d14:	0800f694 	.word	0x0800f694
 8001d18:	0800e168 	.word	0x0800e168
 8001d1c:	0800e174 	.word	0x0800e174
 8001d20:	20000000 	.word	0x20000000

08001d24 <SystemClock_Config>:

/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void){
 8001d24:	b580      	push	{r7, lr}
 8001d26:	b094      	sub	sp, #80	@ 0x50
 8001d28:	af00      	add	r7, sp, #0


  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001d2a:	f107 031c 	add.w	r3, r7, #28
 8001d2e:	2234      	movs	r2, #52	@ 0x34
 8001d30:	2100      	movs	r1, #0
 8001d32:	4618      	mov	r0, r3
 8001d34:	f009 fb30 	bl	800b398 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001d38:	f107 0308 	add.w	r3, r7, #8
 8001d3c:	2200      	movs	r2, #0
 8001d3e:	601a      	str	r2, [r3, #0]
 8001d40:	605a      	str	r2, [r3, #4]
 8001d42:	609a      	str	r2, [r3, #8]
 8001d44:	60da      	str	r2, [r3, #12]
 8001d46:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001d48:	2300      	movs	r3, #0
 8001d4a:	607b      	str	r3, [r7, #4]
 8001d4c:	4b2b      	ldr	r3, [pc, #172]	@ (8001dfc <SystemClock_Config+0xd8>)
 8001d4e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d50:	4a2a      	ldr	r2, [pc, #168]	@ (8001dfc <SystemClock_Config+0xd8>)
 8001d52:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001d56:	6413      	str	r3, [r2, #64]	@ 0x40
 8001d58:	4b28      	ldr	r3, [pc, #160]	@ (8001dfc <SystemClock_Config+0xd8>)
 8001d5a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d5c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001d60:	607b      	str	r3, [r7, #4]
 8001d62:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8001d64:	2300      	movs	r3, #0
 8001d66:	603b      	str	r3, [r7, #0]
 8001d68:	4b25      	ldr	r3, [pc, #148]	@ (8001e00 <SystemClock_Config+0xdc>)
 8001d6a:	681b      	ldr	r3, [r3, #0]
 8001d6c:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8001d70:	4a23      	ldr	r2, [pc, #140]	@ (8001e00 <SystemClock_Config+0xdc>)
 8001d72:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001d76:	6013      	str	r3, [r2, #0]
 8001d78:	4b21      	ldr	r3, [pc, #132]	@ (8001e00 <SystemClock_Config+0xdc>)
 8001d7a:	681b      	ldr	r3, [r3, #0]
 8001d7c:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001d80:	603b      	str	r3, [r7, #0]
 8001d82:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI;
 8001d84:	230a      	movs	r3, #10
 8001d86:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.LSEState = RCC_LSE_OFF;
 8001d88:	2300      	movs	r3, #0
 8001d8a:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001d8c:	2301      	movs	r3, #1
 8001d8e:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001d90:	2310      	movs	r3, #16
 8001d92:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8001d94:	2301      	movs	r3, #1
 8001d96:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001d98:	2302      	movs	r3, #2
 8001d9a:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001d9c:	2300      	movs	r3, #0
 8001d9e:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001da0:	2308      	movs	r3, #8
 8001da2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 180;
 8001da4:	23b4      	movs	r3, #180	@ 0xb4
 8001da6:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8001da8:	2304      	movs	r3, #4
 8001daa:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8001dac:	2302      	movs	r3, #2
 8001dae:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8001db0:	2302      	movs	r3, #2
 8001db2:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001db4:	f107 031c 	add.w	r3, r7, #28
 8001db8:	4618      	mov	r0, r3
 8001dba:	f003 fb2b 	bl	8005414 <HAL_RCC_OscConfig>
 8001dbe:	4603      	mov	r3, r0
 8001dc0:	2b00      	cmp	r3, #0
 8001dc2:	d001      	beq.n	8001dc8 <SystemClock_Config+0xa4>
  {
    Error_Handler();
 8001dc4:	f000 f832 	bl	8001e2c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001dc8:	230f      	movs	r3, #15
 8001dca:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001dcc:	2302      	movs	r3, #2
 8001dce:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001dd0:	2300      	movs	r3, #0
 8001dd2:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001dd4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001dd8:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001dda:	2300      	movs	r3, #0
 8001ddc:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001dde:	f107 0308 	add.w	r3, r7, #8
 8001de2:	2102      	movs	r1, #2
 8001de4:	4618      	mov	r0, r3
 8001de6:	f002 fd27 	bl	8004838 <HAL_RCC_ClockConfig>
 8001dea:	4603      	mov	r3, r0
 8001dec:	2b00      	cmp	r3, #0
 8001dee:	d001      	beq.n	8001df4 <SystemClock_Config+0xd0>
  {
    Error_Handler();
 8001df0:	f000 f81c 	bl	8001e2c <Error_Handler>
  }
}
 8001df4:	bf00      	nop
 8001df6:	3750      	adds	r7, #80	@ 0x50
 8001df8:	46bd      	mov	sp, r7
 8001dfa:	bd80      	pop	{r7, pc}
 8001dfc:	40023800 	.word	0x40023800
 8001e00:	40007000 	.word	0x40007000

08001e04 <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 4 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001e04:	b480      	push	{r7}
 8001e06:	b083      	sub	sp, #12
 8001e08:	af00      	add	r7, sp, #0
 8001e0a:	4603      	mov	r3, r0
 8001e0c:	80fb      	strh	r3, [r7, #6]
  if(GPIO_Pin == GPIO_PIN_13) // Check if the interrupt came from the Blue Button
 8001e0e:	88fb      	ldrh	r3, [r7, #6]
 8001e10:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8001e14:	d102      	bne.n	8001e1c <HAL_GPIO_EXTI_Callback+0x18>
  {
    system_running = 0; // This flips the flag to break your main while() loop
 8001e16:	4b04      	ldr	r3, [pc, #16]	@ (8001e28 <HAL_GPIO_EXTI_Callback+0x24>)
 8001e18:	2200      	movs	r2, #0
 8001e1a:	701a      	strb	r2, [r3, #0]
  }
}
 8001e1c:	bf00      	nop
 8001e1e:	370c      	adds	r7, #12
 8001e20:	46bd      	mov	sp, r7
 8001e22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e26:	4770      	bx	lr
 8001e28:	20000000 	.word	0x20000000

08001e2c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001e2c:	b480      	push	{r7}
 8001e2e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001e30:	b672      	cpsid	i
}
 8001e32:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001e34:	bf00      	nop
 8001e36:	e7fd      	b.n	8001e34 <Error_Handler+0x8>

08001e38 <MPU6050_Init>:

#define MPU6050_ADDR 0x68 << 1
#define PWR_MGMT_1   0x6B
#define ACCEL_XOUT_H 0x3B

void MPU6050_Init(I2C_HandleTypeDef *hi2c) {
 8001e38:	b580      	push	{r7, lr}
 8001e3a:	b088      	sub	sp, #32
 8001e3c:	af04      	add	r7, sp, #16
 8001e3e:	6078      	str	r0, [r7, #4]
    uint8_t check;
    uint8_t data = 0;
 8001e40:	2300      	movs	r3, #0
 8001e42:	73fb      	strb	r3, [r7, #15]
    // Wake up the sensor (Power Management 1)
    HAL_I2C_Mem_Write(hi2c, MPU6050_ADDR, PWR_MGMT_1, 1, &data, 1, 100);
 8001e44:	2364      	movs	r3, #100	@ 0x64
 8001e46:	9302      	str	r3, [sp, #8]
 8001e48:	2301      	movs	r3, #1
 8001e4a:	9301      	str	r3, [sp, #4]
 8001e4c:	f107 030f 	add.w	r3, r7, #15
 8001e50:	9300      	str	r3, [sp, #0]
 8001e52:	2301      	movs	r3, #1
 8001e54:	226b      	movs	r2, #107	@ 0x6b
 8001e56:	21d0      	movs	r1, #208	@ 0xd0
 8001e58:	6878      	ldr	r0, [r7, #4]
 8001e5a:	f001 fe0d 	bl	8003a78 <HAL_I2C_Mem_Write>
}
 8001e5e:	bf00      	nop
 8001e60:	3710      	adds	r7, #16
 8001e62:	46bd      	mov	sp, r7
 8001e64:	bd80      	pop	{r7, pc}
	...

08001e68 <MPU6050_Read_Accel>:

void MPU6050_Read_Accel(I2C_HandleTypeDef *hi2c, MPU6050_t *DataStruct) {
 8001e68:	b580      	push	{r7, lr}
 8001e6a:	b088      	sub	sp, #32
 8001e6c:	af04      	add	r7, sp, #16
 8001e6e:	6078      	str	r0, [r7, #4]
 8001e70:	6039      	str	r1, [r7, #0]
    uint8_t Rec_Data[6];
    // Read 6 bytes of data starting from ACCEL_XOUT_H
    HAL_I2C_Mem_Read(hi2c, MPU6050_ADDR, ACCEL_XOUT_H, 1, Rec_Data, 6, 100);
 8001e72:	2364      	movs	r3, #100	@ 0x64
 8001e74:	9302      	str	r3, [sp, #8]
 8001e76:	2306      	movs	r3, #6
 8001e78:	9301      	str	r3, [sp, #4]
 8001e7a:	f107 0308 	add.w	r3, r7, #8
 8001e7e:	9300      	str	r3, [sp, #0]
 8001e80:	2301      	movs	r3, #1
 8001e82:	223b      	movs	r2, #59	@ 0x3b
 8001e84:	21d0      	movs	r1, #208	@ 0xd0
 8001e86:	6878      	ldr	r0, [r7, #4]
 8001e88:	f001 fef0 	bl	8003c6c <HAL_I2C_Mem_Read>

    // Convert raw bits to G-force (Assuming +/- 2g range)
    DataStruct->Ax = (int16_t)(Rec_Data[0] << 8 | Rec_Data[1]) / 16384.0;
 8001e8c:	7a3b      	ldrb	r3, [r7, #8]
 8001e8e:	b21b      	sxth	r3, r3
 8001e90:	021b      	lsls	r3, r3, #8
 8001e92:	b21a      	sxth	r2, r3
 8001e94:	7a7b      	ldrb	r3, [r7, #9]
 8001e96:	b21b      	sxth	r3, r3
 8001e98:	4313      	orrs	r3, r2
 8001e9a:	b21b      	sxth	r3, r3
 8001e9c:	4618      	mov	r0, r3
 8001e9e:	f7fe fb61 	bl	8000564 <__aeabi_i2d>
 8001ea2:	f04f 0200 	mov.w	r2, #0
 8001ea6:	4b21      	ldr	r3, [pc, #132]	@ (8001f2c <MPU6050_Read_Accel+0xc4>)
 8001ea8:	f7fe fcf0 	bl	800088c <__aeabi_ddiv>
 8001eac:	4602      	mov	r2, r0
 8001eae:	460b      	mov	r3, r1
 8001eb0:	4610      	mov	r0, r2
 8001eb2:	4619      	mov	r1, r3
 8001eb4:	f7fe feb8 	bl	8000c28 <__aeabi_d2f>
 8001eb8:	4602      	mov	r2, r0
 8001eba:	683b      	ldr	r3, [r7, #0]
 8001ebc:	601a      	str	r2, [r3, #0]
    DataStruct->Ay = (int16_t)(Rec_Data[2] << 8 | Rec_Data[3]) / 16384.0;
 8001ebe:	7abb      	ldrb	r3, [r7, #10]
 8001ec0:	b21b      	sxth	r3, r3
 8001ec2:	021b      	lsls	r3, r3, #8
 8001ec4:	b21a      	sxth	r2, r3
 8001ec6:	7afb      	ldrb	r3, [r7, #11]
 8001ec8:	b21b      	sxth	r3, r3
 8001eca:	4313      	orrs	r3, r2
 8001ecc:	b21b      	sxth	r3, r3
 8001ece:	4618      	mov	r0, r3
 8001ed0:	f7fe fb48 	bl	8000564 <__aeabi_i2d>
 8001ed4:	f04f 0200 	mov.w	r2, #0
 8001ed8:	4b14      	ldr	r3, [pc, #80]	@ (8001f2c <MPU6050_Read_Accel+0xc4>)
 8001eda:	f7fe fcd7 	bl	800088c <__aeabi_ddiv>
 8001ede:	4602      	mov	r2, r0
 8001ee0:	460b      	mov	r3, r1
 8001ee2:	4610      	mov	r0, r2
 8001ee4:	4619      	mov	r1, r3
 8001ee6:	f7fe fe9f 	bl	8000c28 <__aeabi_d2f>
 8001eea:	4602      	mov	r2, r0
 8001eec:	683b      	ldr	r3, [r7, #0]
 8001eee:	605a      	str	r2, [r3, #4]
    DataStruct->Az = (int16_t)(Rec_Data[4] << 8 | Rec_Data[5]) / 16384.0;
 8001ef0:	7b3b      	ldrb	r3, [r7, #12]
 8001ef2:	b21b      	sxth	r3, r3
 8001ef4:	021b      	lsls	r3, r3, #8
 8001ef6:	b21a      	sxth	r2, r3
 8001ef8:	7b7b      	ldrb	r3, [r7, #13]
 8001efa:	b21b      	sxth	r3, r3
 8001efc:	4313      	orrs	r3, r2
 8001efe:	b21b      	sxth	r3, r3
 8001f00:	4618      	mov	r0, r3
 8001f02:	f7fe fb2f 	bl	8000564 <__aeabi_i2d>
 8001f06:	f04f 0200 	mov.w	r2, #0
 8001f0a:	4b08      	ldr	r3, [pc, #32]	@ (8001f2c <MPU6050_Read_Accel+0xc4>)
 8001f0c:	f7fe fcbe 	bl	800088c <__aeabi_ddiv>
 8001f10:	4602      	mov	r2, r0
 8001f12:	460b      	mov	r3, r1
 8001f14:	4610      	mov	r0, r2
 8001f16:	4619      	mov	r1, r3
 8001f18:	f7fe fe86 	bl	8000c28 <__aeabi_d2f>
 8001f1c:	4602      	mov	r2, r0
 8001f1e:	683b      	ldr	r3, [r7, #0]
 8001f20:	609a      	str	r2, [r3, #8]
}
 8001f22:	bf00      	nop
 8001f24:	3710      	adds	r7, #16
 8001f26:	46bd      	mov	sp, r7
 8001f28:	bd80      	pop	{r7, pc}
 8001f2a:	bf00      	nop
 8001f2c:	40d00000 	.word	0x40d00000

08001f30 <MX_RTC_Init>:

RTC_HandleTypeDef hrtc;

/* RTC init function */
void MX_RTC_Init(void)
{
 8001f30:	b580      	push	{r7, lr}
 8001f32:	b086      	sub	sp, #24
 8001f34:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 8001f36:	1d3b      	adds	r3, r7, #4
 8001f38:	2200      	movs	r2, #0
 8001f3a:	601a      	str	r2, [r3, #0]
 8001f3c:	605a      	str	r2, [r3, #4]
 8001f3e:	609a      	str	r2, [r3, #8]
 8001f40:	60da      	str	r2, [r3, #12]
 8001f42:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 8001f44:	2300      	movs	r3, #0
 8001f46:	603b      	str	r3, [r7, #0]

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8001f48:	4b24      	ldr	r3, [pc, #144]	@ (8001fdc <MX_RTC_Init+0xac>)
 8001f4a:	4a25      	ldr	r2, [pc, #148]	@ (8001fe0 <MX_RTC_Init+0xb0>)
 8001f4c:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8001f4e:	4b23      	ldr	r3, [pc, #140]	@ (8001fdc <MX_RTC_Init+0xac>)
 8001f50:	2200      	movs	r2, #0
 8001f52:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 8001f54:	4b21      	ldr	r3, [pc, #132]	@ (8001fdc <MX_RTC_Init+0xac>)
 8001f56:	227f      	movs	r2, #127	@ 0x7f
 8001f58:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 8001f5a:	4b20      	ldr	r3, [pc, #128]	@ (8001fdc <MX_RTC_Init+0xac>)
 8001f5c:	22ff      	movs	r2, #255	@ 0xff
 8001f5e:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8001f60:	4b1e      	ldr	r3, [pc, #120]	@ (8001fdc <MX_RTC_Init+0xac>)
 8001f62:	2200      	movs	r2, #0
 8001f64:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8001f66:	4b1d      	ldr	r3, [pc, #116]	@ (8001fdc <MX_RTC_Init+0xac>)
 8001f68:	2200      	movs	r2, #0
 8001f6a:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8001f6c:	4b1b      	ldr	r3, [pc, #108]	@ (8001fdc <MX_RTC_Init+0xac>)
 8001f6e:	2200      	movs	r2, #0
 8001f70:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8001f72:	481a      	ldr	r0, [pc, #104]	@ (8001fdc <MX_RTC_Init+0xac>)
 8001f74:	f003 fcec 	bl	8005950 <HAL_RTC_Init>
 8001f78:	4603      	mov	r3, r0
 8001f7a:	2b00      	cmp	r3, #0
 8001f7c:	d001      	beq.n	8001f82 <MX_RTC_Init+0x52>
  {
    Error_Handler();
 8001f7e:	f7ff ff55 	bl	8001e2c <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x0;
 8001f82:	2300      	movs	r3, #0
 8001f84:	713b      	strb	r3, [r7, #4]
  sTime.Minutes = 0x0;
 8001f86:	2300      	movs	r3, #0
 8001f88:	717b      	strb	r3, [r7, #5]
  sTime.Seconds = 0x0;
 8001f8a:	2300      	movs	r3, #0
 8001f8c:	71bb      	strb	r3, [r7, #6]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8001f8e:	2300      	movs	r3, #0
 8001f90:	613b      	str	r3, [r7, #16]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8001f92:	2300      	movs	r3, #0
 8001f94:	617b      	str	r3, [r7, #20]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 8001f96:	1d3b      	adds	r3, r7, #4
 8001f98:	2201      	movs	r2, #1
 8001f9a:	4619      	mov	r1, r3
 8001f9c:	480f      	ldr	r0, [pc, #60]	@ (8001fdc <MX_RTC_Init+0xac>)
 8001f9e:	f003 fd58 	bl	8005a52 <HAL_RTC_SetTime>
 8001fa2:	4603      	mov	r3, r0
 8001fa4:	2b00      	cmp	r3, #0
 8001fa6:	d001      	beq.n	8001fac <MX_RTC_Init+0x7c>
  {
    Error_Handler();
 8001fa8:	f7ff ff40 	bl	8001e2c <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 8001fac:	2301      	movs	r3, #1
 8001fae:	703b      	strb	r3, [r7, #0]
  sDate.Month = RTC_MONTH_JANUARY;
 8001fb0:	2301      	movs	r3, #1
 8001fb2:	707b      	strb	r3, [r7, #1]
  sDate.Date = 0x1;
 8001fb4:	2301      	movs	r3, #1
 8001fb6:	70bb      	strb	r3, [r7, #2]
  sDate.Year = 0x0;
 8001fb8:	2300      	movs	r3, #0
 8001fba:	70fb      	strb	r3, [r7, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 8001fbc:	463b      	mov	r3, r7
 8001fbe:	2201      	movs	r2, #1
 8001fc0:	4619      	mov	r1, r3
 8001fc2:	4806      	ldr	r0, [pc, #24]	@ (8001fdc <MX_RTC_Init+0xac>)
 8001fc4:	f003 fe3d 	bl	8005c42 <HAL_RTC_SetDate>
 8001fc8:	4603      	mov	r3, r0
 8001fca:	2b00      	cmp	r3, #0
 8001fcc:	d001      	beq.n	8001fd2 <MX_RTC_Init+0xa2>
  {
    Error_Handler();
 8001fce:	f7ff ff2d 	bl	8001e2c <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8001fd2:	bf00      	nop
 8001fd4:	3718      	adds	r7, #24
 8001fd6:	46bd      	mov	sp, r7
 8001fd8:	bd80      	pop	{r7, pc}
 8001fda:	bf00      	nop
 8001fdc:	200007f4 	.word	0x200007f4
 8001fe0:	40002800 	.word	0x40002800

08001fe4 <HAL_RTC_MspInit>:

void HAL_RTC_MspInit(RTC_HandleTypeDef* rtcHandle)
{
 8001fe4:	b580      	push	{r7, lr}
 8001fe6:	b09a      	sub	sp, #104	@ 0x68
 8001fe8:	af00      	add	r7, sp, #0
 8001fea:	6078      	str	r0, [r7, #4]

  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001fec:	f107 030c 	add.w	r3, r7, #12
 8001ff0:	225c      	movs	r2, #92	@ 0x5c
 8001ff2:	2100      	movs	r1, #0
 8001ff4:	4618      	mov	r0, r3
 8001ff6:	f009 f9cf 	bl	800b398 <memset>
  if(rtcHandle->Instance==RTC)
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	681b      	ldr	r3, [r3, #0]
 8001ffe:	4a0c      	ldr	r2, [pc, #48]	@ (8002030 <HAL_RTC_MspInit+0x4c>)
 8002000:	4293      	cmp	r3, r2
 8002002:	d111      	bne.n	8002028 <HAL_RTC_MspInit+0x44>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8002004:	2320      	movs	r3, #32
 8002006:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8002008:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800200c:	64fb      	str	r3, [r7, #76]	@ 0x4c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800200e:	f107 030c 	add.w	r3, r7, #12
 8002012:	4618      	mov	r0, r3
 8002014:	f002 fd2a 	bl	8004a6c <HAL_RCCEx_PeriphCLKConfig>
 8002018:	4603      	mov	r3, r0
 800201a:	2b00      	cmp	r3, #0
 800201c:	d001      	beq.n	8002022 <HAL_RTC_MspInit+0x3e>
    {
      Error_Handler();
 800201e:	f7ff ff05 	bl	8001e2c <Error_Handler>
    }

    /* RTC clock enable */
    __HAL_RCC_RTC_ENABLE();
 8002022:	4b04      	ldr	r3, [pc, #16]	@ (8002034 <HAL_RTC_MspInit+0x50>)
 8002024:	2201      	movs	r2, #1
 8002026:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }
}
 8002028:	bf00      	nop
 800202a:	3768      	adds	r7, #104	@ 0x68
 800202c:	46bd      	mov	sp, r7
 800202e:	bd80      	pop	{r7, pc}
 8002030:	40002800 	.word	0x40002800
 8002034:	42470e3c 	.word	0x42470e3c

08002038 <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8002038:	b580      	push	{r7, lr}
 800203a:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 800203c:	4b17      	ldr	r3, [pc, #92]	@ (800209c <MX_SPI1_Init+0x64>)
 800203e:	4a18      	ldr	r2, [pc, #96]	@ (80020a0 <MX_SPI1_Init+0x68>)
 8002040:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8002042:	4b16      	ldr	r3, [pc, #88]	@ (800209c <MX_SPI1_Init+0x64>)
 8002044:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8002048:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800204a:	4b14      	ldr	r3, [pc, #80]	@ (800209c <MX_SPI1_Init+0x64>)
 800204c:	2200      	movs	r2, #0
 800204e:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8002050:	4b12      	ldr	r3, [pc, #72]	@ (800209c <MX_SPI1_Init+0x64>)
 8002052:	2200      	movs	r2, #0
 8002054:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002056:	4b11      	ldr	r3, [pc, #68]	@ (800209c <MX_SPI1_Init+0x64>)
 8002058:	2200      	movs	r2, #0
 800205a:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 800205c:	4b0f      	ldr	r3, [pc, #60]	@ (800209c <MX_SPI1_Init+0x64>)
 800205e:	2200      	movs	r2, #0
 8002060:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8002062:	4b0e      	ldr	r3, [pc, #56]	@ (800209c <MX_SPI1_Init+0x64>)
 8002064:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002068:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 800206a:	4b0c      	ldr	r3, [pc, #48]	@ (800209c <MX_SPI1_Init+0x64>)
 800206c:	2210      	movs	r2, #16
 800206e:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002070:	4b0a      	ldr	r3, [pc, #40]	@ (800209c <MX_SPI1_Init+0x64>)
 8002072:	2200      	movs	r2, #0
 8002074:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8002076:	4b09      	ldr	r3, [pc, #36]	@ (800209c <MX_SPI1_Init+0x64>)
 8002078:	2200      	movs	r2, #0
 800207a:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800207c:	4b07      	ldr	r3, [pc, #28]	@ (800209c <MX_SPI1_Init+0x64>)
 800207e:	2200      	movs	r2, #0
 8002080:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 8002082:	4b06      	ldr	r3, [pc, #24]	@ (800209c <MX_SPI1_Init+0x64>)
 8002084:	220a      	movs	r2, #10
 8002086:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8002088:	4804      	ldr	r0, [pc, #16]	@ (800209c <MX_SPI1_Init+0x64>)
 800208a:	f003 ff6b 	bl	8005f64 <HAL_SPI_Init>
 800208e:	4603      	mov	r3, r0
 8002090:	2b00      	cmp	r3, #0
 8002092:	d001      	beq.n	8002098 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8002094:	f7ff feca 	bl	8001e2c <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8002098:	bf00      	nop
 800209a:	bd80      	pop	{r7, pc}
 800209c:	20000814 	.word	0x20000814
 80020a0:	40013000 	.word	0x40013000

080020a4 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 80020a4:	b580      	push	{r7, lr}
 80020a6:	b08a      	sub	sp, #40	@ 0x28
 80020a8:	af00      	add	r7, sp, #0
 80020aa:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80020ac:	f107 0314 	add.w	r3, r7, #20
 80020b0:	2200      	movs	r2, #0
 80020b2:	601a      	str	r2, [r3, #0]
 80020b4:	605a      	str	r2, [r3, #4]
 80020b6:	609a      	str	r2, [r3, #8]
 80020b8:	60da      	str	r2, [r3, #12]
 80020ba:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	681b      	ldr	r3, [r3, #0]
 80020c0:	4a19      	ldr	r2, [pc, #100]	@ (8002128 <HAL_SPI_MspInit+0x84>)
 80020c2:	4293      	cmp	r3, r2
 80020c4:	d12b      	bne.n	800211e <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80020c6:	2300      	movs	r3, #0
 80020c8:	613b      	str	r3, [r7, #16]
 80020ca:	4b18      	ldr	r3, [pc, #96]	@ (800212c <HAL_SPI_MspInit+0x88>)
 80020cc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80020ce:	4a17      	ldr	r2, [pc, #92]	@ (800212c <HAL_SPI_MspInit+0x88>)
 80020d0:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80020d4:	6453      	str	r3, [r2, #68]	@ 0x44
 80020d6:	4b15      	ldr	r3, [pc, #84]	@ (800212c <HAL_SPI_MspInit+0x88>)
 80020d8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80020da:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80020de:	613b      	str	r3, [r7, #16]
 80020e0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80020e2:	2300      	movs	r3, #0
 80020e4:	60fb      	str	r3, [r7, #12]
 80020e6:	4b11      	ldr	r3, [pc, #68]	@ (800212c <HAL_SPI_MspInit+0x88>)
 80020e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020ea:	4a10      	ldr	r2, [pc, #64]	@ (800212c <HAL_SPI_MspInit+0x88>)
 80020ec:	f043 0301 	orr.w	r3, r3, #1
 80020f0:	6313      	str	r3, [r2, #48]	@ 0x30
 80020f2:	4b0e      	ldr	r3, [pc, #56]	@ (800212c <HAL_SPI_MspInit+0x88>)
 80020f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020f6:	f003 0301 	and.w	r3, r3, #1
 80020fa:	60fb      	str	r3, [r7, #12]
 80020fc:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 80020fe:	23e0      	movs	r3, #224	@ 0xe0
 8002100:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002102:	2302      	movs	r3, #2
 8002104:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002106:	2300      	movs	r3, #0
 8002108:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800210a:	2303      	movs	r3, #3
 800210c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800210e:	2305      	movs	r3, #5
 8002110:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002112:	f107 0314 	add.w	r3, r7, #20
 8002116:	4619      	mov	r1, r3
 8002118:	4805      	ldr	r0, [pc, #20]	@ (8002130 <HAL_SPI_MspInit+0x8c>)
 800211a:	f001 f989 	bl	8003430 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 800211e:	bf00      	nop
 8002120:	3728      	adds	r7, #40	@ 0x28
 8002122:	46bd      	mov	sp, r7
 8002124:	bd80      	pop	{r7, pc}
 8002126:	bf00      	nop
 8002128:	40013000 	.word	0x40013000
 800212c:	40023800 	.word	0x40023800
 8002130:	40020000 	.word	0x40020000

08002134 <ssd1306_Reset>:
#include <stdlib.h>
#include <string.h>  // For memcpy

#if defined(SSD1306_USE_I2C)

void ssd1306_Reset(void) {
 8002134:	b480      	push	{r7}
 8002136:	af00      	add	r7, sp, #0
    /* for I2C - do nothing */
}
 8002138:	bf00      	nop
 800213a:	46bd      	mov	sp, r7
 800213c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002140:	4770      	bx	lr
	...

08002144 <ssd1306_WriteCommand>:

// Send a byte to the command register
void ssd1306_WriteCommand(uint8_t byte) {
 8002144:	b580      	push	{r7, lr}
 8002146:	b086      	sub	sp, #24
 8002148:	af04      	add	r7, sp, #16
 800214a:	4603      	mov	r3, r0
 800214c:	71fb      	strb	r3, [r7, #7]
    HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x00, 1, &byte, 1, HAL_MAX_DELAY);
 800214e:	f04f 33ff 	mov.w	r3, #4294967295
 8002152:	9302      	str	r3, [sp, #8]
 8002154:	2301      	movs	r3, #1
 8002156:	9301      	str	r3, [sp, #4]
 8002158:	1dfb      	adds	r3, r7, #7
 800215a:	9300      	str	r3, [sp, #0]
 800215c:	2301      	movs	r3, #1
 800215e:	2200      	movs	r2, #0
 8002160:	2178      	movs	r1, #120	@ 0x78
 8002162:	4803      	ldr	r0, [pc, #12]	@ (8002170 <ssd1306_WriteCommand+0x2c>)
 8002164:	f001 fc88 	bl	8003a78 <HAL_I2C_Mem_Write>
}
 8002168:	bf00      	nop
 800216a:	3708      	adds	r7, #8
 800216c:	46bd      	mov	sp, r7
 800216e:	bd80      	pop	{r7, pc}
 8002170:	20000230 	.word	0x20000230

08002174 <ssd1306_WriteData>:

// Send data
void ssd1306_WriteData(uint8_t* buffer, size_t buff_size) {
 8002174:	b580      	push	{r7, lr}
 8002176:	b086      	sub	sp, #24
 8002178:	af04      	add	r7, sp, #16
 800217a:	6078      	str	r0, [r7, #4]
 800217c:	6039      	str	r1, [r7, #0]
    HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x40, 1, buffer, buff_size, HAL_MAX_DELAY);
 800217e:	683b      	ldr	r3, [r7, #0]
 8002180:	b29b      	uxth	r3, r3
 8002182:	f04f 32ff 	mov.w	r2, #4294967295
 8002186:	9202      	str	r2, [sp, #8]
 8002188:	9301      	str	r3, [sp, #4]
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	9300      	str	r3, [sp, #0]
 800218e:	2301      	movs	r3, #1
 8002190:	2240      	movs	r2, #64	@ 0x40
 8002192:	2178      	movs	r1, #120	@ 0x78
 8002194:	4803      	ldr	r0, [pc, #12]	@ (80021a4 <ssd1306_WriteData+0x30>)
 8002196:	f001 fc6f 	bl	8003a78 <HAL_I2C_Mem_Write>
}
 800219a:	bf00      	nop
 800219c:	3708      	adds	r7, #8
 800219e:	46bd      	mov	sp, r7
 80021a0:	bd80      	pop	{r7, pc}
 80021a2:	bf00      	nop
 80021a4:	20000230 	.word	0x20000230

080021a8 <ssd1306_Init>:
    }
    return ret;
}

/* Initialize the oled screen */
void ssd1306_Init(void) {
 80021a8:	b580      	push	{r7, lr}
 80021aa:	af00      	add	r7, sp, #0
    // Reset OLED
    ssd1306_Reset();
 80021ac:	f7ff ffc2 	bl	8002134 <ssd1306_Reset>

    // Wait for the screen to boot
    HAL_Delay(100);
 80021b0:	2064      	movs	r0, #100	@ 0x64
 80021b2:	f000 fc9f 	bl	8002af4 <HAL_Delay>

    // Init OLED
    ssd1306_SetDisplayOn(0); //display off
 80021b6:	2000      	movs	r0, #0
 80021b8:	f000 f9d8 	bl	800256c <ssd1306_SetDisplayOn>

    ssd1306_WriteCommand(0x20); //Set Memory Addressing Mode
 80021bc:	2020      	movs	r0, #32
 80021be:	f7ff ffc1 	bl	8002144 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); // 00b,Horizontal Addressing Mode; 01b,Vertical Addressing Mode;
 80021c2:	2000      	movs	r0, #0
 80021c4:	f7ff ffbe 	bl	8002144 <ssd1306_WriteCommand>
                                // 10b,Page Addressing Mode (RESET); 11b,Invalid

    ssd1306_WriteCommand(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 80021c8:	20b0      	movs	r0, #176	@ 0xb0
 80021ca:	f7ff ffbb 	bl	8002144 <ssd1306_WriteCommand>

#ifdef SSD1306_MIRROR_VERT
    ssd1306_WriteCommand(0xC0); // Mirror vertically
#else
    ssd1306_WriteCommand(0xC8); //Set COM Output Scan Direction
 80021ce:	20c8      	movs	r0, #200	@ 0xc8
 80021d0:	f7ff ffb8 	bl	8002144 <ssd1306_WriteCommand>
#endif

    ssd1306_WriteCommand(0x00); //---set low column address
 80021d4:	2000      	movs	r0, #0
 80021d6:	f7ff ffb5 	bl	8002144 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x10); //---set high column address
 80021da:	2010      	movs	r0, #16
 80021dc:	f7ff ffb2 	bl	8002144 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x40); //--set start line address - CHECK
 80021e0:	2040      	movs	r0, #64	@ 0x40
 80021e2:	f7ff ffaf 	bl	8002144 <ssd1306_WriteCommand>

    ssd1306_SetContrast(0xFF);
 80021e6:	20ff      	movs	r0, #255	@ 0xff
 80021e8:	f000 f9ac 	bl	8002544 <ssd1306_SetContrast>

#ifdef SSD1306_MIRROR_HORIZ
    ssd1306_WriteCommand(0xA0); // Mirror horizontally
#else
    ssd1306_WriteCommand(0xA1); //--set segment re-map 0 to 127 - CHECK
 80021ec:	20a1      	movs	r0, #161	@ 0xa1
 80021ee:	f7ff ffa9 	bl	8002144 <ssd1306_WriteCommand>
#endif

#ifdef SSD1306_INVERSE_COLOR
    ssd1306_WriteCommand(0xA7); //--set inverse color
#else
    ssd1306_WriteCommand(0xA6); //--set normal color
 80021f2:	20a6      	movs	r0, #166	@ 0xa6
 80021f4:	f7ff ffa6 	bl	8002144 <ssd1306_WriteCommand>
// Set multiplex ratio.
#if (SSD1306_HEIGHT == 128)
    // Found in the Luma Python lib for SH1106.
    ssd1306_WriteCommand(0xFF);
#else
    ssd1306_WriteCommand(0xA8); //--set multiplex ratio(1 to 64) - CHECK
 80021f8:	20a8      	movs	r0, #168	@ 0xa8
 80021fa:	f7ff ffa3 	bl	8002144 <ssd1306_WriteCommand>
#endif

#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x1F); //
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x3F); //
 80021fe:	203f      	movs	r0, #63	@ 0x3f
 8002200:	f7ff ffa0 	bl	8002144 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x3F); // Seems to work for 128px high displays too.
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 8002204:	20a4      	movs	r0, #164	@ 0xa4
 8002206:	f7ff ff9d 	bl	8002144 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD3); //-set display offset - CHECK
 800220a:	20d3      	movs	r0, #211	@ 0xd3
 800220c:	f7ff ff9a 	bl	8002144 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); //-not offset
 8002210:	2000      	movs	r0, #0
 8002212:	f7ff ff97 	bl	8002144 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD5); //--set display clock divide ratio/oscillator frequency
 8002216:	20d5      	movs	r0, #213	@ 0xd5
 8002218:	f7ff ff94 	bl	8002144 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xF0); //--set divide ratio
 800221c:	20f0      	movs	r0, #240	@ 0xf0
 800221e:	f7ff ff91 	bl	8002144 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD9); //--set pre-charge period
 8002222:	20d9      	movs	r0, #217	@ 0xd9
 8002224:	f7ff ff8e 	bl	8002144 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x22); //
 8002228:	2022      	movs	r0, #34	@ 0x22
 800222a:	f7ff ff8b 	bl	8002144 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xDA); //--set com pins hardware configuration - CHECK
 800222e:	20da      	movs	r0, #218	@ 0xda
 8002230:	f7ff ff88 	bl	8002144 <ssd1306_WriteCommand>
#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x02);
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x12);
 8002234:	2012      	movs	r0, #18
 8002236:	f7ff ff85 	bl	8002144 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x12);
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xDB); //--set vcomh
 800223a:	20db      	movs	r0, #219	@ 0xdb
 800223c:	f7ff ff82 	bl	8002144 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x20); //0x20,0.77xVcc
 8002240:	2020      	movs	r0, #32
 8002242:	f7ff ff7f 	bl	8002144 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x8D); //--set DC-DC enable
 8002246:	208d      	movs	r0, #141	@ 0x8d
 8002248:	f7ff ff7c 	bl	8002144 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x14); //
 800224c:	2014      	movs	r0, #20
 800224e:	f7ff ff79 	bl	8002144 <ssd1306_WriteCommand>
    ssd1306_SetDisplayOn(1); //--turn on SSD1306 panel
 8002252:	2001      	movs	r0, #1
 8002254:	f000 f98a 	bl	800256c <ssd1306_SetDisplayOn>

    // Clear screen
    ssd1306_Fill(Black);
 8002258:	2000      	movs	r0, #0
 800225a:	f000 f80f 	bl	800227c <ssd1306_Fill>
    
    // Flush buffer to screen
    ssd1306_UpdateScreen();
 800225e:	f000 f825 	bl	80022ac <ssd1306_UpdateScreen>
    
    // Set default values for screen object
    SSD1306.CurrentX = 0;
 8002262:	4b05      	ldr	r3, [pc, #20]	@ (8002278 <ssd1306_Init+0xd0>)
 8002264:	2200      	movs	r2, #0
 8002266:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = 0;
 8002268:	4b03      	ldr	r3, [pc, #12]	@ (8002278 <ssd1306_Init+0xd0>)
 800226a:	2200      	movs	r2, #0
 800226c:	805a      	strh	r2, [r3, #2]
    
    SSD1306.Initialized = 1;
 800226e:	4b02      	ldr	r3, [pc, #8]	@ (8002278 <ssd1306_Init+0xd0>)
 8002270:	2201      	movs	r2, #1
 8002272:	711a      	strb	r2, [r3, #4]
}
 8002274:	bf00      	nop
 8002276:	bd80      	pop	{r7, pc}
 8002278:	20000c6c 	.word	0x20000c6c

0800227c <ssd1306_Fill>:

/* Fill the whole screen with the given color */
void ssd1306_Fill(SSD1306_COLOR color) {
 800227c:	b580      	push	{r7, lr}
 800227e:	b082      	sub	sp, #8
 8002280:	af00      	add	r7, sp, #0
 8002282:	4603      	mov	r3, r0
 8002284:	71fb      	strb	r3, [r7, #7]
    memset(SSD1306_Buffer, (color == Black) ? 0x00 : 0xFF, sizeof(SSD1306_Buffer));
 8002286:	79fb      	ldrb	r3, [r7, #7]
 8002288:	2b00      	cmp	r3, #0
 800228a:	d101      	bne.n	8002290 <ssd1306_Fill+0x14>
 800228c:	2300      	movs	r3, #0
 800228e:	e000      	b.n	8002292 <ssd1306_Fill+0x16>
 8002290:	23ff      	movs	r3, #255	@ 0xff
 8002292:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002296:	4619      	mov	r1, r3
 8002298:	4803      	ldr	r0, [pc, #12]	@ (80022a8 <ssd1306_Fill+0x2c>)
 800229a:	f009 f87d 	bl	800b398 <memset>
}
 800229e:	bf00      	nop
 80022a0:	3708      	adds	r7, #8
 80022a2:	46bd      	mov	sp, r7
 80022a4:	bd80      	pop	{r7, pc}
 80022a6:	bf00      	nop
 80022a8:	2000086c 	.word	0x2000086c

080022ac <ssd1306_UpdateScreen>:

/* Write the screenbuffer with changed to the screen */
void ssd1306_UpdateScreen(void) {
 80022ac:	b580      	push	{r7, lr}
 80022ae:	b082      	sub	sp, #8
 80022b0:	af00      	add	r7, sp, #0
    // depends on the screen height:
    //
    //  * 32px   ==  4 pages
    //  * 64px   ==  8 pages
    //  * 128px  ==  16 pages
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 80022b2:	2300      	movs	r3, #0
 80022b4:	71fb      	strb	r3, [r7, #7]
 80022b6:	e016      	b.n	80022e6 <ssd1306_UpdateScreen+0x3a>
        ssd1306_WriteCommand(0xB0 + i); // Set the current RAM page address.
 80022b8:	79fb      	ldrb	r3, [r7, #7]
 80022ba:	3b50      	subs	r3, #80	@ 0x50
 80022bc:	b2db      	uxtb	r3, r3
 80022be:	4618      	mov	r0, r3
 80022c0:	f7ff ff40 	bl	8002144 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x00 + SSD1306_X_OFFSET_LOWER);
 80022c4:	2000      	movs	r0, #0
 80022c6:	f7ff ff3d 	bl	8002144 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x10 + SSD1306_X_OFFSET_UPPER);
 80022ca:	2010      	movs	r0, #16
 80022cc:	f7ff ff3a 	bl	8002144 <ssd1306_WriteCommand>
        ssd1306_WriteData(&SSD1306_Buffer[SSD1306_WIDTH*i],SSD1306_WIDTH);
 80022d0:	79fb      	ldrb	r3, [r7, #7]
 80022d2:	01db      	lsls	r3, r3, #7
 80022d4:	4a08      	ldr	r2, [pc, #32]	@ (80022f8 <ssd1306_UpdateScreen+0x4c>)
 80022d6:	4413      	add	r3, r2
 80022d8:	2180      	movs	r1, #128	@ 0x80
 80022da:	4618      	mov	r0, r3
 80022dc:	f7ff ff4a 	bl	8002174 <ssd1306_WriteData>
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 80022e0:	79fb      	ldrb	r3, [r7, #7]
 80022e2:	3301      	adds	r3, #1
 80022e4:	71fb      	strb	r3, [r7, #7]
 80022e6:	79fb      	ldrb	r3, [r7, #7]
 80022e8:	2b07      	cmp	r3, #7
 80022ea:	d9e5      	bls.n	80022b8 <ssd1306_UpdateScreen+0xc>
    }
}
 80022ec:	bf00      	nop
 80022ee:	bf00      	nop
 80022f0:	3708      	adds	r7, #8
 80022f2:	46bd      	mov	sp, r7
 80022f4:	bd80      	pop	{r7, pc}
 80022f6:	bf00      	nop
 80022f8:	2000086c 	.word	0x2000086c

080022fc <ssd1306_DrawPixel>:
 * Draw one pixel in the screenbuffer
 * X => X Coordinate
 * Y => Y Coordinate
 * color => Pixel color
 */
void ssd1306_DrawPixel(uint8_t x, uint8_t y, SSD1306_COLOR color) {
 80022fc:	b480      	push	{r7}
 80022fe:	b083      	sub	sp, #12
 8002300:	af00      	add	r7, sp, #0
 8002302:	4603      	mov	r3, r0
 8002304:	71fb      	strb	r3, [r7, #7]
 8002306:	460b      	mov	r3, r1
 8002308:	71bb      	strb	r3, [r7, #6]
 800230a:	4613      	mov	r3, r2
 800230c:	717b      	strb	r3, [r7, #5]
    if(x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT) {
 800230e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002312:	2b00      	cmp	r3, #0
 8002314:	db3d      	blt.n	8002392 <ssd1306_DrawPixel+0x96>
 8002316:	79bb      	ldrb	r3, [r7, #6]
 8002318:	2b3f      	cmp	r3, #63	@ 0x3f
 800231a:	d83a      	bhi.n	8002392 <ssd1306_DrawPixel+0x96>
        // Don't write outside the buffer
        return;
    }
   
    // Draw in the right color
    if(color == White) {
 800231c:	797b      	ldrb	r3, [r7, #5]
 800231e:	2b01      	cmp	r3, #1
 8002320:	d11a      	bne.n	8002358 <ssd1306_DrawPixel+0x5c>
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 8002322:	79fa      	ldrb	r2, [r7, #7]
 8002324:	79bb      	ldrb	r3, [r7, #6]
 8002326:	08db      	lsrs	r3, r3, #3
 8002328:	b2d8      	uxtb	r0, r3
 800232a:	4603      	mov	r3, r0
 800232c:	01db      	lsls	r3, r3, #7
 800232e:	4413      	add	r3, r2
 8002330:	4a1b      	ldr	r2, [pc, #108]	@ (80023a0 <ssd1306_DrawPixel+0xa4>)
 8002332:	5cd3      	ldrb	r3, [r2, r3]
 8002334:	b25a      	sxtb	r2, r3
 8002336:	79bb      	ldrb	r3, [r7, #6]
 8002338:	f003 0307 	and.w	r3, r3, #7
 800233c:	2101      	movs	r1, #1
 800233e:	fa01 f303 	lsl.w	r3, r1, r3
 8002342:	b25b      	sxtb	r3, r3
 8002344:	4313      	orrs	r3, r2
 8002346:	b259      	sxtb	r1, r3
 8002348:	79fa      	ldrb	r2, [r7, #7]
 800234a:	4603      	mov	r3, r0
 800234c:	01db      	lsls	r3, r3, #7
 800234e:	4413      	add	r3, r2
 8002350:	b2c9      	uxtb	r1, r1
 8002352:	4a13      	ldr	r2, [pc, #76]	@ (80023a0 <ssd1306_DrawPixel+0xa4>)
 8002354:	54d1      	strb	r1, [r2, r3]
 8002356:	e01d      	b.n	8002394 <ssd1306_DrawPixel+0x98>
    } else { 
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 8002358:	79fa      	ldrb	r2, [r7, #7]
 800235a:	79bb      	ldrb	r3, [r7, #6]
 800235c:	08db      	lsrs	r3, r3, #3
 800235e:	b2d8      	uxtb	r0, r3
 8002360:	4603      	mov	r3, r0
 8002362:	01db      	lsls	r3, r3, #7
 8002364:	4413      	add	r3, r2
 8002366:	4a0e      	ldr	r2, [pc, #56]	@ (80023a0 <ssd1306_DrawPixel+0xa4>)
 8002368:	5cd3      	ldrb	r3, [r2, r3]
 800236a:	b25a      	sxtb	r2, r3
 800236c:	79bb      	ldrb	r3, [r7, #6]
 800236e:	f003 0307 	and.w	r3, r3, #7
 8002372:	2101      	movs	r1, #1
 8002374:	fa01 f303 	lsl.w	r3, r1, r3
 8002378:	b25b      	sxtb	r3, r3
 800237a:	43db      	mvns	r3, r3
 800237c:	b25b      	sxtb	r3, r3
 800237e:	4013      	ands	r3, r2
 8002380:	b259      	sxtb	r1, r3
 8002382:	79fa      	ldrb	r2, [r7, #7]
 8002384:	4603      	mov	r3, r0
 8002386:	01db      	lsls	r3, r3, #7
 8002388:	4413      	add	r3, r2
 800238a:	b2c9      	uxtb	r1, r1
 800238c:	4a04      	ldr	r2, [pc, #16]	@ (80023a0 <ssd1306_DrawPixel+0xa4>)
 800238e:	54d1      	strb	r1, [r2, r3]
 8002390:	e000      	b.n	8002394 <ssd1306_DrawPixel+0x98>
        return;
 8002392:	bf00      	nop
    }
}
 8002394:	370c      	adds	r7, #12
 8002396:	46bd      	mov	sp, r7
 8002398:	f85d 7b04 	ldr.w	r7, [sp], #4
 800239c:	4770      	bx	lr
 800239e:	bf00      	nop
 80023a0:	2000086c 	.word	0x2000086c

080023a4 <ssd1306_WriteChar>:
 * Draw 1 char to the screen buffer
 * ch       => char om weg te schrijven
 * Font     => Font waarmee we gaan schrijven
 * color    => Black or White
 */
char ssd1306_WriteChar(char ch, SSD1306_Font_t Font, SSD1306_COLOR color) {
 80023a4:	b590      	push	{r4, r7, lr}
 80023a6:	b089      	sub	sp, #36	@ 0x24
 80023a8:	af00      	add	r7, sp, #0
 80023aa:	4604      	mov	r4, r0
 80023ac:	4638      	mov	r0, r7
 80023ae:	e880 000e 	stmia.w	r0, {r1, r2, r3}
 80023b2:	4623      	mov	r3, r4
 80023b4:	73fb      	strb	r3, [r7, #15]
    uint32_t i, b, j;
    
    // Check if character is valid
    if (ch < 32 || ch > 126)
 80023b6:	7bfb      	ldrb	r3, [r7, #15]
 80023b8:	2b1f      	cmp	r3, #31
 80023ba:	d902      	bls.n	80023c2 <ssd1306_WriteChar+0x1e>
 80023bc:	7bfb      	ldrb	r3, [r7, #15]
 80023be:	2b7e      	cmp	r3, #126	@ 0x7e
 80023c0:	d901      	bls.n	80023c6 <ssd1306_WriteChar+0x22>
        return 0;
 80023c2:	2300      	movs	r3, #0
 80023c4:	e079      	b.n	80024ba <ssd1306_WriteChar+0x116>
    
    // Char width is not equal to font width for proportional font
    const uint8_t char_width = Font.char_width ? Font.char_width[ch-32] : Font.width;
 80023c6:	68bb      	ldr	r3, [r7, #8]
 80023c8:	2b00      	cmp	r3, #0
 80023ca:	d005      	beq.n	80023d8 <ssd1306_WriteChar+0x34>
 80023cc:	68ba      	ldr	r2, [r7, #8]
 80023ce:	7bfb      	ldrb	r3, [r7, #15]
 80023d0:	3b20      	subs	r3, #32
 80023d2:	4413      	add	r3, r2
 80023d4:	781b      	ldrb	r3, [r3, #0]
 80023d6:	e000      	b.n	80023da <ssd1306_WriteChar+0x36>
 80023d8:	783b      	ldrb	r3, [r7, #0]
 80023da:	75fb      	strb	r3, [r7, #23]
    // Check remaining space on current line
    if (SSD1306_WIDTH < (SSD1306.CurrentX + char_width) ||
 80023dc:	4b39      	ldr	r3, [pc, #228]	@ (80024c4 <ssd1306_WriteChar+0x120>)
 80023de:	881b      	ldrh	r3, [r3, #0]
 80023e0:	461a      	mov	r2, r3
 80023e2:	7dfb      	ldrb	r3, [r7, #23]
 80023e4:	4413      	add	r3, r2
 80023e6:	2b80      	cmp	r3, #128	@ 0x80
 80023e8:	dc06      	bgt.n	80023f8 <ssd1306_WriteChar+0x54>
        SSD1306_HEIGHT < (SSD1306.CurrentY + Font.height))
 80023ea:	4b36      	ldr	r3, [pc, #216]	@ (80024c4 <ssd1306_WriteChar+0x120>)
 80023ec:	885b      	ldrh	r3, [r3, #2]
 80023ee:	461a      	mov	r2, r3
 80023f0:	787b      	ldrb	r3, [r7, #1]
 80023f2:	4413      	add	r3, r2
    if (SSD1306_WIDTH < (SSD1306.CurrentX + char_width) ||
 80023f4:	2b40      	cmp	r3, #64	@ 0x40
 80023f6:	dd01      	ble.n	80023fc <ssd1306_WriteChar+0x58>
    {
        // Not enough space on current line
        return 0;
 80023f8:	2300      	movs	r3, #0
 80023fa:	e05e      	b.n	80024ba <ssd1306_WriteChar+0x116>
    }
    
    // Use the font to write
    for(i = 0; i < Font.height; i++) {
 80023fc:	2300      	movs	r3, #0
 80023fe:	61fb      	str	r3, [r7, #28]
 8002400:	e04d      	b.n	800249e <ssd1306_WriteChar+0xfa>
        b = Font.data[(ch - 32) * Font.height + i];
 8002402:	687a      	ldr	r2, [r7, #4]
 8002404:	7bfb      	ldrb	r3, [r7, #15]
 8002406:	3b20      	subs	r3, #32
 8002408:	7879      	ldrb	r1, [r7, #1]
 800240a:	fb01 f303 	mul.w	r3, r1, r3
 800240e:	4619      	mov	r1, r3
 8002410:	69fb      	ldr	r3, [r7, #28]
 8002412:	440b      	add	r3, r1
 8002414:	005b      	lsls	r3, r3, #1
 8002416:	4413      	add	r3, r2
 8002418:	881b      	ldrh	r3, [r3, #0]
 800241a:	613b      	str	r3, [r7, #16]
        for(j = 0; j < char_width; j++) {
 800241c:	2300      	movs	r3, #0
 800241e:	61bb      	str	r3, [r7, #24]
 8002420:	e036      	b.n	8002490 <ssd1306_WriteChar+0xec>
            if((b << j) & 0x8000)  {
 8002422:	693a      	ldr	r2, [r7, #16]
 8002424:	69bb      	ldr	r3, [r7, #24]
 8002426:	fa02 f303 	lsl.w	r3, r2, r3
 800242a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800242e:	2b00      	cmp	r3, #0
 8002430:	d013      	beq.n	800245a <ssd1306_WriteChar+0xb6>
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR) color);
 8002432:	4b24      	ldr	r3, [pc, #144]	@ (80024c4 <ssd1306_WriteChar+0x120>)
 8002434:	881b      	ldrh	r3, [r3, #0]
 8002436:	b2da      	uxtb	r2, r3
 8002438:	69bb      	ldr	r3, [r7, #24]
 800243a:	b2db      	uxtb	r3, r3
 800243c:	4413      	add	r3, r2
 800243e:	b2d8      	uxtb	r0, r3
 8002440:	4b20      	ldr	r3, [pc, #128]	@ (80024c4 <ssd1306_WriteChar+0x120>)
 8002442:	885b      	ldrh	r3, [r3, #2]
 8002444:	b2da      	uxtb	r2, r3
 8002446:	69fb      	ldr	r3, [r7, #28]
 8002448:	b2db      	uxtb	r3, r3
 800244a:	4413      	add	r3, r2
 800244c:	b2db      	uxtb	r3, r3
 800244e:	f897 2030 	ldrb.w	r2, [r7, #48]	@ 0x30
 8002452:	4619      	mov	r1, r3
 8002454:	f7ff ff52 	bl	80022fc <ssd1306_DrawPixel>
 8002458:	e017      	b.n	800248a <ssd1306_WriteChar+0xe6>
            } else {
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR)!color);
 800245a:	4b1a      	ldr	r3, [pc, #104]	@ (80024c4 <ssd1306_WriteChar+0x120>)
 800245c:	881b      	ldrh	r3, [r3, #0]
 800245e:	b2da      	uxtb	r2, r3
 8002460:	69bb      	ldr	r3, [r7, #24]
 8002462:	b2db      	uxtb	r3, r3
 8002464:	4413      	add	r3, r2
 8002466:	b2d8      	uxtb	r0, r3
 8002468:	4b16      	ldr	r3, [pc, #88]	@ (80024c4 <ssd1306_WriteChar+0x120>)
 800246a:	885b      	ldrh	r3, [r3, #2]
 800246c:	b2da      	uxtb	r2, r3
 800246e:	69fb      	ldr	r3, [r7, #28]
 8002470:	b2db      	uxtb	r3, r3
 8002472:	4413      	add	r3, r2
 8002474:	b2d9      	uxtb	r1, r3
 8002476:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 800247a:	2b00      	cmp	r3, #0
 800247c:	bf0c      	ite	eq
 800247e:	2301      	moveq	r3, #1
 8002480:	2300      	movne	r3, #0
 8002482:	b2db      	uxtb	r3, r3
 8002484:	461a      	mov	r2, r3
 8002486:	f7ff ff39 	bl	80022fc <ssd1306_DrawPixel>
        for(j = 0; j < char_width; j++) {
 800248a:	69bb      	ldr	r3, [r7, #24]
 800248c:	3301      	adds	r3, #1
 800248e:	61bb      	str	r3, [r7, #24]
 8002490:	7dfb      	ldrb	r3, [r7, #23]
 8002492:	69ba      	ldr	r2, [r7, #24]
 8002494:	429a      	cmp	r2, r3
 8002496:	d3c4      	bcc.n	8002422 <ssd1306_WriteChar+0x7e>
    for(i = 0; i < Font.height; i++) {
 8002498:	69fb      	ldr	r3, [r7, #28]
 800249a:	3301      	adds	r3, #1
 800249c:	61fb      	str	r3, [r7, #28]
 800249e:	787b      	ldrb	r3, [r7, #1]
 80024a0:	461a      	mov	r2, r3
 80024a2:	69fb      	ldr	r3, [r7, #28]
 80024a4:	4293      	cmp	r3, r2
 80024a6:	d3ac      	bcc.n	8002402 <ssd1306_WriteChar+0x5e>
            }
        }
    }
    
    // The current space is now taken
    SSD1306.CurrentX += char_width;
 80024a8:	4b06      	ldr	r3, [pc, #24]	@ (80024c4 <ssd1306_WriteChar+0x120>)
 80024aa:	881a      	ldrh	r2, [r3, #0]
 80024ac:	7dfb      	ldrb	r3, [r7, #23]
 80024ae:	b29b      	uxth	r3, r3
 80024b0:	4413      	add	r3, r2
 80024b2:	b29a      	uxth	r2, r3
 80024b4:	4b03      	ldr	r3, [pc, #12]	@ (80024c4 <ssd1306_WriteChar+0x120>)
 80024b6:	801a      	strh	r2, [r3, #0]
    
    // Return written char for validation
    return ch;
 80024b8:	7bfb      	ldrb	r3, [r7, #15]
}
 80024ba:	4618      	mov	r0, r3
 80024bc:	3724      	adds	r7, #36	@ 0x24
 80024be:	46bd      	mov	sp, r7
 80024c0:	bd90      	pop	{r4, r7, pc}
 80024c2:	bf00      	nop
 80024c4:	20000c6c 	.word	0x20000c6c

080024c8 <ssd1306_WriteString>:

/* Write full string to screenbuffer */
char ssd1306_WriteString(char* str, SSD1306_Font_t Font, SSD1306_COLOR color) {
 80024c8:	b580      	push	{r7, lr}
 80024ca:	b086      	sub	sp, #24
 80024cc:	af02      	add	r7, sp, #8
 80024ce:	60f8      	str	r0, [r7, #12]
 80024d0:	4638      	mov	r0, r7
 80024d2:	e880 000e 	stmia.w	r0, {r1, r2, r3}
    while (*str) {
 80024d6:	e013      	b.n	8002500 <ssd1306_WriteString+0x38>
        if (ssd1306_WriteChar(*str, Font, color) != *str) {
 80024d8:	68fb      	ldr	r3, [r7, #12]
 80024da:	7818      	ldrb	r0, [r3, #0]
 80024dc:	7e3b      	ldrb	r3, [r7, #24]
 80024de:	9300      	str	r3, [sp, #0]
 80024e0:	463b      	mov	r3, r7
 80024e2:	cb0e      	ldmia	r3, {r1, r2, r3}
 80024e4:	f7ff ff5e 	bl	80023a4 <ssd1306_WriteChar>
 80024e8:	4603      	mov	r3, r0
 80024ea:	461a      	mov	r2, r3
 80024ec:	68fb      	ldr	r3, [r7, #12]
 80024ee:	781b      	ldrb	r3, [r3, #0]
 80024f0:	429a      	cmp	r2, r3
 80024f2:	d002      	beq.n	80024fa <ssd1306_WriteString+0x32>
            // Char could not be written
            return *str;
 80024f4:	68fb      	ldr	r3, [r7, #12]
 80024f6:	781b      	ldrb	r3, [r3, #0]
 80024f8:	e008      	b.n	800250c <ssd1306_WriteString+0x44>
        }
        str++;
 80024fa:	68fb      	ldr	r3, [r7, #12]
 80024fc:	3301      	adds	r3, #1
 80024fe:	60fb      	str	r3, [r7, #12]
    while (*str) {
 8002500:	68fb      	ldr	r3, [r7, #12]
 8002502:	781b      	ldrb	r3, [r3, #0]
 8002504:	2b00      	cmp	r3, #0
 8002506:	d1e7      	bne.n	80024d8 <ssd1306_WriteString+0x10>
    }
    
    // Everything ok
    return *str;
 8002508:	68fb      	ldr	r3, [r7, #12]
 800250a:	781b      	ldrb	r3, [r3, #0]
}
 800250c:	4618      	mov	r0, r3
 800250e:	3710      	adds	r7, #16
 8002510:	46bd      	mov	sp, r7
 8002512:	bd80      	pop	{r7, pc}

08002514 <ssd1306_SetCursor>:

/* Position the cursor */
void ssd1306_SetCursor(uint8_t x, uint8_t y) {
 8002514:	b480      	push	{r7}
 8002516:	b083      	sub	sp, #12
 8002518:	af00      	add	r7, sp, #0
 800251a:	4603      	mov	r3, r0
 800251c:	460a      	mov	r2, r1
 800251e:	71fb      	strb	r3, [r7, #7]
 8002520:	4613      	mov	r3, r2
 8002522:	71bb      	strb	r3, [r7, #6]
    SSD1306.CurrentX = x;
 8002524:	79fb      	ldrb	r3, [r7, #7]
 8002526:	b29a      	uxth	r2, r3
 8002528:	4b05      	ldr	r3, [pc, #20]	@ (8002540 <ssd1306_SetCursor+0x2c>)
 800252a:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = y;
 800252c:	79bb      	ldrb	r3, [r7, #6]
 800252e:	b29a      	uxth	r2, r3
 8002530:	4b03      	ldr	r3, [pc, #12]	@ (8002540 <ssd1306_SetCursor+0x2c>)
 8002532:	805a      	strh	r2, [r3, #2]
}
 8002534:	bf00      	nop
 8002536:	370c      	adds	r7, #12
 8002538:	46bd      	mov	sp, r7
 800253a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800253e:	4770      	bx	lr
 8002540:	20000c6c 	.word	0x20000c6c

08002544 <ssd1306_SetContrast>:
        }
    }
    return;
}

void ssd1306_SetContrast(const uint8_t value) {
 8002544:	b580      	push	{r7, lr}
 8002546:	b084      	sub	sp, #16
 8002548:	af00      	add	r7, sp, #0
 800254a:	4603      	mov	r3, r0
 800254c:	71fb      	strb	r3, [r7, #7]
    const uint8_t kSetContrastControlRegister = 0x81;
 800254e:	2381      	movs	r3, #129	@ 0x81
 8002550:	73fb      	strb	r3, [r7, #15]
    ssd1306_WriteCommand(kSetContrastControlRegister);
 8002552:	7bfb      	ldrb	r3, [r7, #15]
 8002554:	4618      	mov	r0, r3
 8002556:	f7ff fdf5 	bl	8002144 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(value);
 800255a:	79fb      	ldrb	r3, [r7, #7]
 800255c:	4618      	mov	r0, r3
 800255e:	f7ff fdf1 	bl	8002144 <ssd1306_WriteCommand>
}
 8002562:	bf00      	nop
 8002564:	3710      	adds	r7, #16
 8002566:	46bd      	mov	sp, r7
 8002568:	bd80      	pop	{r7, pc}
	...

0800256c <ssd1306_SetDisplayOn>:

void ssd1306_SetDisplayOn(const uint8_t on) {
 800256c:	b580      	push	{r7, lr}
 800256e:	b084      	sub	sp, #16
 8002570:	af00      	add	r7, sp, #0
 8002572:	4603      	mov	r3, r0
 8002574:	71fb      	strb	r3, [r7, #7]
    uint8_t value;
    if (on) {
 8002576:	79fb      	ldrb	r3, [r7, #7]
 8002578:	2b00      	cmp	r3, #0
 800257a:	d005      	beq.n	8002588 <ssd1306_SetDisplayOn+0x1c>
        value = 0xAF;   // Display on
 800257c:	23af      	movs	r3, #175	@ 0xaf
 800257e:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 1;
 8002580:	4b08      	ldr	r3, [pc, #32]	@ (80025a4 <ssd1306_SetDisplayOn+0x38>)
 8002582:	2201      	movs	r2, #1
 8002584:	715a      	strb	r2, [r3, #5]
 8002586:	e004      	b.n	8002592 <ssd1306_SetDisplayOn+0x26>
    } else {
        value = 0xAE;   // Display off
 8002588:	23ae      	movs	r3, #174	@ 0xae
 800258a:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 0;
 800258c:	4b05      	ldr	r3, [pc, #20]	@ (80025a4 <ssd1306_SetDisplayOn+0x38>)
 800258e:	2200      	movs	r2, #0
 8002590:	715a      	strb	r2, [r3, #5]
    }
    ssd1306_WriteCommand(value);
 8002592:	7bfb      	ldrb	r3, [r7, #15]
 8002594:	4618      	mov	r0, r3
 8002596:	f7ff fdd5 	bl	8002144 <ssd1306_WriteCommand>
}
 800259a:	bf00      	nop
 800259c:	3710      	adds	r7, #16
 800259e:	46bd      	mov	sp, r7
 80025a0:	bd80      	pop	{r7, pc}
 80025a2:	bf00      	nop
 80025a4:	20000c6c 	.word	0x20000c6c

080025a8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80025a8:	b480      	push	{r7}
 80025aa:	b085      	sub	sp, #20
 80025ac:	af00      	add	r7, sp, #0
void HAL_MspInit(void)
 80025ae:	f107 0318 	add.w	r3, r7, #24
 80025b2:	60fb      	str	r3, [r7, #12]

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80025b4:	2300      	movs	r3, #0
 80025b6:	60bb      	str	r3, [r7, #8]
 80025b8:	4b0f      	ldr	r3, [pc, #60]	@ (80025f8 <HAL_MspInit+0x50>)
 80025ba:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80025bc:	4a0e      	ldr	r2, [pc, #56]	@ (80025f8 <HAL_MspInit+0x50>)
 80025be:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80025c2:	6453      	str	r3, [r2, #68]	@ 0x44
 80025c4:	4b0c      	ldr	r3, [pc, #48]	@ (80025f8 <HAL_MspInit+0x50>)
 80025c6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80025c8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80025cc:	60bb      	str	r3, [r7, #8]
 80025ce:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80025d0:	2300      	movs	r3, #0
 80025d2:	607b      	str	r3, [r7, #4]
 80025d4:	4b08      	ldr	r3, [pc, #32]	@ (80025f8 <HAL_MspInit+0x50>)
 80025d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025d8:	4a07      	ldr	r2, [pc, #28]	@ (80025f8 <HAL_MspInit+0x50>)
 80025da:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80025de:	6413      	str	r3, [r2, #64]	@ 0x40
 80025e0:	4b05      	ldr	r3, [pc, #20]	@ (80025f8 <HAL_MspInit+0x50>)
 80025e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025e4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80025e8:	607b      	str	r3, [r7, #4]
 80025ea:	687b      	ldr	r3, [r7, #4]
      /* Peripheral clock enable */
      __HAL_RCC_I2C1_CLK_ENABLE();
    }
  }
  /* USER CODE END MspInit 1 */
}
 80025ec:	bf00      	nop
 80025ee:	3714      	adds	r7, #20
 80025f0:	46bd      	mov	sp, r7
 80025f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025f6:	4770      	bx	lr
 80025f8:	40023800 	.word	0x40023800

080025fc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80025fc:	b480      	push	{r7}
 80025fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002600:	bf00      	nop
 8002602:	e7fd      	b.n	8002600 <NMI_Handler+0x4>

08002604 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002604:	b480      	push	{r7}
 8002606:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002608:	bf00      	nop
 800260a:	e7fd      	b.n	8002608 <HardFault_Handler+0x4>

0800260c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800260c:	b480      	push	{r7}
 800260e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002610:	bf00      	nop
 8002612:	e7fd      	b.n	8002610 <MemManage_Handler+0x4>

08002614 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002614:	b480      	push	{r7}
 8002616:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002618:	bf00      	nop
 800261a:	e7fd      	b.n	8002618 <BusFault_Handler+0x4>

0800261c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800261c:	b480      	push	{r7}
 800261e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002620:	bf00      	nop
 8002622:	e7fd      	b.n	8002620 <UsageFault_Handler+0x4>

08002624 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002624:	b480      	push	{r7}
 8002626:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002628:	bf00      	nop
 800262a:	46bd      	mov	sp, r7
 800262c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002630:	4770      	bx	lr

08002632 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002632:	b480      	push	{r7}
 8002634:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002636:	bf00      	nop
 8002638:	46bd      	mov	sp, r7
 800263a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800263e:	4770      	bx	lr

08002640 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002640:	b480      	push	{r7}
 8002642:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002644:	bf00      	nop
 8002646:	46bd      	mov	sp, r7
 8002648:	f85d 7b04 	ldr.w	r7, [sp], #4
 800264c:	4770      	bx	lr

0800264e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800264e:	b580      	push	{r7, lr}
 8002650:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002652:	f000 fa2f 	bl	8002ab4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002656:	bf00      	nop
 8002658:	bd80      	pop	{r7, pc}

0800265a <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 800265a:	b580      	push	{r7, lr}
 800265c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 800265e:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8002662:	f001 f8ad 	bl	80037c0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8002666:	bf00      	nop
 8002668:	bd80      	pop	{r7, pc}

0800266a <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800266a:	b480      	push	{r7}
 800266c:	af00      	add	r7, sp, #0
  return 1;
 800266e:	2301      	movs	r3, #1
}
 8002670:	4618      	mov	r0, r3
 8002672:	46bd      	mov	sp, r7
 8002674:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002678:	4770      	bx	lr

0800267a <_kill>:

int _kill(int pid, int sig)
{
 800267a:	b580      	push	{r7, lr}
 800267c:	b082      	sub	sp, #8
 800267e:	af00      	add	r7, sp, #0
 8002680:	6078      	str	r0, [r7, #4]
 8002682:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002684:	f008 ff5e 	bl	800b544 <__errno>
 8002688:	4603      	mov	r3, r0
 800268a:	2216      	movs	r2, #22
 800268c:	601a      	str	r2, [r3, #0]
  return -1;
 800268e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002692:	4618      	mov	r0, r3
 8002694:	3708      	adds	r7, #8
 8002696:	46bd      	mov	sp, r7
 8002698:	bd80      	pop	{r7, pc}

0800269a <_exit>:

void _exit (int status)
{
 800269a:	b580      	push	{r7, lr}
 800269c:	b082      	sub	sp, #8
 800269e:	af00      	add	r7, sp, #0
 80026a0:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80026a2:	f04f 31ff 	mov.w	r1, #4294967295
 80026a6:	6878      	ldr	r0, [r7, #4]
 80026a8:	f7ff ffe7 	bl	800267a <_kill>
  while (1) {}    /* Make sure we hang here */
 80026ac:	bf00      	nop
 80026ae:	e7fd      	b.n	80026ac <_exit+0x12>

080026b0 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80026b0:	b580      	push	{r7, lr}
 80026b2:	b086      	sub	sp, #24
 80026b4:	af00      	add	r7, sp, #0
 80026b6:	60f8      	str	r0, [r7, #12]
 80026b8:	60b9      	str	r1, [r7, #8]
 80026ba:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80026bc:	2300      	movs	r3, #0
 80026be:	617b      	str	r3, [r7, #20]
 80026c0:	e00a      	b.n	80026d8 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80026c2:	f3af 8000 	nop.w
 80026c6:	4601      	mov	r1, r0
 80026c8:	68bb      	ldr	r3, [r7, #8]
 80026ca:	1c5a      	adds	r2, r3, #1
 80026cc:	60ba      	str	r2, [r7, #8]
 80026ce:	b2ca      	uxtb	r2, r1
 80026d0:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80026d2:	697b      	ldr	r3, [r7, #20]
 80026d4:	3301      	adds	r3, #1
 80026d6:	617b      	str	r3, [r7, #20]
 80026d8:	697a      	ldr	r2, [r7, #20]
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	429a      	cmp	r2, r3
 80026de:	dbf0      	blt.n	80026c2 <_read+0x12>
  }

  return len;
 80026e0:	687b      	ldr	r3, [r7, #4]
}
 80026e2:	4618      	mov	r0, r3
 80026e4:	3718      	adds	r7, #24
 80026e6:	46bd      	mov	sp, r7
 80026e8:	bd80      	pop	{r7, pc}

080026ea <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80026ea:	b580      	push	{r7, lr}
 80026ec:	b086      	sub	sp, #24
 80026ee:	af00      	add	r7, sp, #0
 80026f0:	60f8      	str	r0, [r7, #12]
 80026f2:	60b9      	str	r1, [r7, #8]
 80026f4:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80026f6:	2300      	movs	r3, #0
 80026f8:	617b      	str	r3, [r7, #20]
 80026fa:	e009      	b.n	8002710 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80026fc:	68bb      	ldr	r3, [r7, #8]
 80026fe:	1c5a      	adds	r2, r3, #1
 8002700:	60ba      	str	r2, [r7, #8]
 8002702:	781b      	ldrb	r3, [r3, #0]
 8002704:	4618      	mov	r0, r3
 8002706:	f7fe fe07 	bl	8001318 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800270a:	697b      	ldr	r3, [r7, #20]
 800270c:	3301      	adds	r3, #1
 800270e:	617b      	str	r3, [r7, #20]
 8002710:	697a      	ldr	r2, [r7, #20]
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	429a      	cmp	r2, r3
 8002716:	dbf1      	blt.n	80026fc <_write+0x12>
  }
  return len;
 8002718:	687b      	ldr	r3, [r7, #4]
}
 800271a:	4618      	mov	r0, r3
 800271c:	3718      	adds	r7, #24
 800271e:	46bd      	mov	sp, r7
 8002720:	bd80      	pop	{r7, pc}

08002722 <_close>:

int _close(int file)
{
 8002722:	b480      	push	{r7}
 8002724:	b083      	sub	sp, #12
 8002726:	af00      	add	r7, sp, #0
 8002728:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800272a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800272e:	4618      	mov	r0, r3
 8002730:	370c      	adds	r7, #12
 8002732:	46bd      	mov	sp, r7
 8002734:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002738:	4770      	bx	lr

0800273a <_fstat>:


int _fstat(int file, struct stat *st)
{
 800273a:	b480      	push	{r7}
 800273c:	b083      	sub	sp, #12
 800273e:	af00      	add	r7, sp, #0
 8002740:	6078      	str	r0, [r7, #4]
 8002742:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002744:	683b      	ldr	r3, [r7, #0]
 8002746:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800274a:	605a      	str	r2, [r3, #4]
  return 0;
 800274c:	2300      	movs	r3, #0
}
 800274e:	4618      	mov	r0, r3
 8002750:	370c      	adds	r7, #12
 8002752:	46bd      	mov	sp, r7
 8002754:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002758:	4770      	bx	lr

0800275a <_isatty>:

int _isatty(int file)
{
 800275a:	b480      	push	{r7}
 800275c:	b083      	sub	sp, #12
 800275e:	af00      	add	r7, sp, #0
 8002760:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002762:	2301      	movs	r3, #1
}
 8002764:	4618      	mov	r0, r3
 8002766:	370c      	adds	r7, #12
 8002768:	46bd      	mov	sp, r7
 800276a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800276e:	4770      	bx	lr

08002770 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002770:	b480      	push	{r7}
 8002772:	b085      	sub	sp, #20
 8002774:	af00      	add	r7, sp, #0
 8002776:	60f8      	str	r0, [r7, #12]
 8002778:	60b9      	str	r1, [r7, #8]
 800277a:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800277c:	2300      	movs	r3, #0
}
 800277e:	4618      	mov	r0, r3
 8002780:	3714      	adds	r7, #20
 8002782:	46bd      	mov	sp, r7
 8002784:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002788:	4770      	bx	lr
	...

0800278c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800278c:	b580      	push	{r7, lr}
 800278e:	b086      	sub	sp, #24
 8002790:	af00      	add	r7, sp, #0
 8002792:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002794:	4a14      	ldr	r2, [pc, #80]	@ (80027e8 <_sbrk+0x5c>)
 8002796:	4b15      	ldr	r3, [pc, #84]	@ (80027ec <_sbrk+0x60>)
 8002798:	1ad3      	subs	r3, r2, r3
 800279a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800279c:	697b      	ldr	r3, [r7, #20]
 800279e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80027a0:	4b13      	ldr	r3, [pc, #76]	@ (80027f0 <_sbrk+0x64>)
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	2b00      	cmp	r3, #0
 80027a6:	d102      	bne.n	80027ae <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80027a8:	4b11      	ldr	r3, [pc, #68]	@ (80027f0 <_sbrk+0x64>)
 80027aa:	4a12      	ldr	r2, [pc, #72]	@ (80027f4 <_sbrk+0x68>)
 80027ac:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80027ae:	4b10      	ldr	r3, [pc, #64]	@ (80027f0 <_sbrk+0x64>)
 80027b0:	681a      	ldr	r2, [r3, #0]
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	4413      	add	r3, r2
 80027b6:	693a      	ldr	r2, [r7, #16]
 80027b8:	429a      	cmp	r2, r3
 80027ba:	d207      	bcs.n	80027cc <_sbrk+0x40>
  {
    errno = ENOMEM;
 80027bc:	f008 fec2 	bl	800b544 <__errno>
 80027c0:	4603      	mov	r3, r0
 80027c2:	220c      	movs	r2, #12
 80027c4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80027c6:	f04f 33ff 	mov.w	r3, #4294967295
 80027ca:	e009      	b.n	80027e0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80027cc:	4b08      	ldr	r3, [pc, #32]	@ (80027f0 <_sbrk+0x64>)
 80027ce:	681b      	ldr	r3, [r3, #0]
 80027d0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80027d2:	4b07      	ldr	r3, [pc, #28]	@ (80027f0 <_sbrk+0x64>)
 80027d4:	681a      	ldr	r2, [r3, #0]
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	4413      	add	r3, r2
 80027da:	4a05      	ldr	r2, [pc, #20]	@ (80027f0 <_sbrk+0x64>)
 80027dc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80027de:	68fb      	ldr	r3, [r7, #12]
}
 80027e0:	4618      	mov	r0, r3
 80027e2:	3718      	adds	r7, #24
 80027e4:	46bd      	mov	sp, r7
 80027e6:	bd80      	pop	{r7, pc}
 80027e8:	20020000 	.word	0x20020000
 80027ec:	00000400 	.word	0x00000400
 80027f0:	20000c74 	.word	0x20000c74
 80027f4:	20000e98 	.word	0x20000e98

080027f8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80027f8:	b480      	push	{r7}
 80027fa:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80027fc:	4b06      	ldr	r3, [pc, #24]	@ (8002818 <SystemInit+0x20>)
 80027fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002802:	4a05      	ldr	r2, [pc, #20]	@ (8002818 <SystemInit+0x20>)
 8002804:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002808:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800280c:	bf00      	nop
 800280e:	46bd      	mov	sp, r7
 8002810:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002814:	4770      	bx	lr
 8002816:	bf00      	nop
 8002818:	e000ed00 	.word	0xe000ed00

0800281c <MX_UART4_Init>:
UART_HandleTypeDef huart4;
UART_HandleTypeDef huart2;

/* UART4 init function */
void MX_UART4_Init(void)
{
 800281c:	b580      	push	{r7, lr}
 800281e:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 8002820:	4b11      	ldr	r3, [pc, #68]	@ (8002868 <MX_UART4_Init+0x4c>)
 8002822:	4a12      	ldr	r2, [pc, #72]	@ (800286c <MX_UART4_Init+0x50>)
 8002824:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 9600;
 8002826:	4b10      	ldr	r3, [pc, #64]	@ (8002868 <MX_UART4_Init+0x4c>)
 8002828:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 800282c:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 800282e:	4b0e      	ldr	r3, [pc, #56]	@ (8002868 <MX_UART4_Init+0x4c>)
 8002830:	2200      	movs	r2, #0
 8002832:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 8002834:	4b0c      	ldr	r3, [pc, #48]	@ (8002868 <MX_UART4_Init+0x4c>)
 8002836:	2200      	movs	r2, #0
 8002838:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 800283a:	4b0b      	ldr	r3, [pc, #44]	@ (8002868 <MX_UART4_Init+0x4c>)
 800283c:	2200      	movs	r2, #0
 800283e:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 8002840:	4b09      	ldr	r3, [pc, #36]	@ (8002868 <MX_UART4_Init+0x4c>)
 8002842:	220c      	movs	r2, #12
 8002844:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002846:	4b08      	ldr	r3, [pc, #32]	@ (8002868 <MX_UART4_Init+0x4c>)
 8002848:	2200      	movs	r2, #0
 800284a:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 800284c:	4b06      	ldr	r3, [pc, #24]	@ (8002868 <MX_UART4_Init+0x4c>)
 800284e:	2200      	movs	r2, #0
 8002850:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart4) != HAL_OK)
 8002852:	4805      	ldr	r0, [pc, #20]	@ (8002868 <MX_UART4_Init+0x4c>)
 8002854:	f003 ffd8 	bl	8006808 <HAL_UART_Init>
 8002858:	4603      	mov	r3, r0
 800285a:	2b00      	cmp	r3, #0
 800285c:	d001      	beq.n	8002862 <MX_UART4_Init+0x46>
  {
    Error_Handler();
 800285e:	f7ff fae5 	bl	8001e2c <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 8002862:	bf00      	nop
 8002864:	bd80      	pop	{r7, pc}
 8002866:	bf00      	nop
 8002868:	20000c78 	.word	0x20000c78
 800286c:	40004c00 	.word	0x40004c00

08002870 <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8002870:	b580      	push	{r7, lr}
 8002872:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002874:	4b11      	ldr	r3, [pc, #68]	@ (80028bc <MX_USART2_UART_Init+0x4c>)
 8002876:	4a12      	ldr	r2, [pc, #72]	@ (80028c0 <MX_USART2_UART_Init+0x50>)
 8002878:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800287a:	4b10      	ldr	r3, [pc, #64]	@ (80028bc <MX_USART2_UART_Init+0x4c>)
 800287c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002880:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002882:	4b0e      	ldr	r3, [pc, #56]	@ (80028bc <MX_USART2_UART_Init+0x4c>)
 8002884:	2200      	movs	r2, #0
 8002886:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002888:	4b0c      	ldr	r3, [pc, #48]	@ (80028bc <MX_USART2_UART_Init+0x4c>)
 800288a:	2200      	movs	r2, #0
 800288c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800288e:	4b0b      	ldr	r3, [pc, #44]	@ (80028bc <MX_USART2_UART_Init+0x4c>)
 8002890:	2200      	movs	r2, #0
 8002892:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002894:	4b09      	ldr	r3, [pc, #36]	@ (80028bc <MX_USART2_UART_Init+0x4c>)
 8002896:	220c      	movs	r2, #12
 8002898:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800289a:	4b08      	ldr	r3, [pc, #32]	@ (80028bc <MX_USART2_UART_Init+0x4c>)
 800289c:	2200      	movs	r2, #0
 800289e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80028a0:	4b06      	ldr	r3, [pc, #24]	@ (80028bc <MX_USART2_UART_Init+0x4c>)
 80028a2:	2200      	movs	r2, #0
 80028a4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80028a6:	4805      	ldr	r0, [pc, #20]	@ (80028bc <MX_USART2_UART_Init+0x4c>)
 80028a8:	f003 ffae 	bl	8006808 <HAL_UART_Init>
 80028ac:	4603      	mov	r3, r0
 80028ae:	2b00      	cmp	r3, #0
 80028b0:	d001      	beq.n	80028b6 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80028b2:	f7ff fabb 	bl	8001e2c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80028b6:	bf00      	nop
 80028b8:	bd80      	pop	{r7, pc}
 80028ba:	bf00      	nop
 80028bc:	20000cc0 	.word	0x20000cc0
 80028c0:	40004400 	.word	0x40004400

080028c4 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80028c4:	b580      	push	{r7, lr}
 80028c6:	b08c      	sub	sp, #48	@ 0x30
 80028c8:	af00      	add	r7, sp, #0
 80028ca:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80028cc:	f107 031c 	add.w	r3, r7, #28
 80028d0:	2200      	movs	r2, #0
 80028d2:	601a      	str	r2, [r3, #0]
 80028d4:	605a      	str	r2, [r3, #4]
 80028d6:	609a      	str	r2, [r3, #8]
 80028d8:	60da      	str	r2, [r3, #12]
 80028da:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==UART4)
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	681b      	ldr	r3, [r3, #0]
 80028e0:	4a32      	ldr	r2, [pc, #200]	@ (80029ac <HAL_UART_MspInit+0xe8>)
 80028e2:	4293      	cmp	r3, r2
 80028e4:	d12c      	bne.n	8002940 <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN UART4_MspInit 0 */

  /* USER CODE END UART4_MspInit 0 */
    /* UART4 clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 80028e6:	2300      	movs	r3, #0
 80028e8:	61bb      	str	r3, [r7, #24]
 80028ea:	4b31      	ldr	r3, [pc, #196]	@ (80029b0 <HAL_UART_MspInit+0xec>)
 80028ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80028ee:	4a30      	ldr	r2, [pc, #192]	@ (80029b0 <HAL_UART_MspInit+0xec>)
 80028f0:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80028f4:	6413      	str	r3, [r2, #64]	@ 0x40
 80028f6:	4b2e      	ldr	r3, [pc, #184]	@ (80029b0 <HAL_UART_MspInit+0xec>)
 80028f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80028fa:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80028fe:	61bb      	str	r3, [r7, #24]
 8002900:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002902:	2300      	movs	r3, #0
 8002904:	617b      	str	r3, [r7, #20]
 8002906:	4b2a      	ldr	r3, [pc, #168]	@ (80029b0 <HAL_UART_MspInit+0xec>)
 8002908:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800290a:	4a29      	ldr	r2, [pc, #164]	@ (80029b0 <HAL_UART_MspInit+0xec>)
 800290c:	f043 0301 	orr.w	r3, r3, #1
 8002910:	6313      	str	r3, [r2, #48]	@ 0x30
 8002912:	4b27      	ldr	r3, [pc, #156]	@ (80029b0 <HAL_UART_MspInit+0xec>)
 8002914:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002916:	f003 0301 	and.w	r3, r3, #1
 800291a:	617b      	str	r3, [r7, #20]
 800291c:	697b      	ldr	r3, [r7, #20]
    /**UART4 GPIO Configuration
    PA0-WKUP     ------> UART4_TX
    PA1     ------> UART4_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 800291e:	2303      	movs	r3, #3
 8002920:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002922:	2302      	movs	r3, #2
 8002924:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002926:	2300      	movs	r3, #0
 8002928:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800292a:	2303      	movs	r3, #3
 800292c:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 800292e:	2308      	movs	r3, #8
 8002930:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002932:	f107 031c 	add.w	r3, r7, #28
 8002936:	4619      	mov	r1, r3
 8002938:	481e      	ldr	r0, [pc, #120]	@ (80029b4 <HAL_UART_MspInit+0xf0>)
 800293a:	f000 fd79 	bl	8003430 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 800293e:	e030      	b.n	80029a2 <HAL_UART_MspInit+0xde>
  else if(uartHandle->Instance==USART2)
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	4a1c      	ldr	r2, [pc, #112]	@ (80029b8 <HAL_UART_MspInit+0xf4>)
 8002946:	4293      	cmp	r3, r2
 8002948:	d12b      	bne.n	80029a2 <HAL_UART_MspInit+0xde>
    __HAL_RCC_USART2_CLK_ENABLE();
 800294a:	2300      	movs	r3, #0
 800294c:	613b      	str	r3, [r7, #16]
 800294e:	4b18      	ldr	r3, [pc, #96]	@ (80029b0 <HAL_UART_MspInit+0xec>)
 8002950:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002952:	4a17      	ldr	r2, [pc, #92]	@ (80029b0 <HAL_UART_MspInit+0xec>)
 8002954:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002958:	6413      	str	r3, [r2, #64]	@ 0x40
 800295a:	4b15      	ldr	r3, [pc, #84]	@ (80029b0 <HAL_UART_MspInit+0xec>)
 800295c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800295e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002962:	613b      	str	r3, [r7, #16]
 8002964:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002966:	2300      	movs	r3, #0
 8002968:	60fb      	str	r3, [r7, #12]
 800296a:	4b11      	ldr	r3, [pc, #68]	@ (80029b0 <HAL_UART_MspInit+0xec>)
 800296c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800296e:	4a10      	ldr	r2, [pc, #64]	@ (80029b0 <HAL_UART_MspInit+0xec>)
 8002970:	f043 0301 	orr.w	r3, r3, #1
 8002974:	6313      	str	r3, [r2, #48]	@ 0x30
 8002976:	4b0e      	ldr	r3, [pc, #56]	@ (80029b0 <HAL_UART_MspInit+0xec>)
 8002978:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800297a:	f003 0301 	and.w	r3, r3, #1
 800297e:	60fb      	str	r3, [r7, #12]
 8002980:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8002982:	230c      	movs	r3, #12
 8002984:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002986:	2302      	movs	r3, #2
 8002988:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800298a:	2300      	movs	r3, #0
 800298c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800298e:	2303      	movs	r3, #3
 8002990:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002992:	2307      	movs	r3, #7
 8002994:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002996:	f107 031c 	add.w	r3, r7, #28
 800299a:	4619      	mov	r1, r3
 800299c:	4805      	ldr	r0, [pc, #20]	@ (80029b4 <HAL_UART_MspInit+0xf0>)
 800299e:	f000 fd47 	bl	8003430 <HAL_GPIO_Init>
}
 80029a2:	bf00      	nop
 80029a4:	3730      	adds	r7, #48	@ 0x30
 80029a6:	46bd      	mov	sp, r7
 80029a8:	bd80      	pop	{r7, pc}
 80029aa:	bf00      	nop
 80029ac:	40004c00 	.word	0x40004c00
 80029b0:	40023800 	.word	0x40023800
 80029b4:	40020000 	.word	0x40020000
 80029b8:	40004400 	.word	0x40004400

080029bc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80029bc:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80029f4 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 80029c0:	f7ff ff1a 	bl	80027f8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80029c4:	480c      	ldr	r0, [pc, #48]	@ (80029f8 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80029c6:	490d      	ldr	r1, [pc, #52]	@ (80029fc <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80029c8:	4a0d      	ldr	r2, [pc, #52]	@ (8002a00 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80029ca:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80029cc:	e002      	b.n	80029d4 <LoopCopyDataInit>

080029ce <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80029ce:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80029d0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80029d2:	3304      	adds	r3, #4

080029d4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80029d4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80029d6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80029d8:	d3f9      	bcc.n	80029ce <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80029da:	4a0a      	ldr	r2, [pc, #40]	@ (8002a04 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80029dc:	4c0a      	ldr	r4, [pc, #40]	@ (8002a08 <LoopFillZerobss+0x22>)
  movs r3, #0
 80029de:	2300      	movs	r3, #0
  b LoopFillZerobss
 80029e0:	e001      	b.n	80029e6 <LoopFillZerobss>

080029e2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80029e2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80029e4:	3204      	adds	r2, #4

080029e6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80029e6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80029e8:	d3fb      	bcc.n	80029e2 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 80029ea:	f008 fdb1 	bl	800b550 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80029ee:	f7fe fd79 	bl	80014e4 <main>
  bx  lr    
 80029f2:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80029f4:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80029f8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80029fc:	200001ec 	.word	0x200001ec
  ldr r2, =_sidata
 8002a00:	0800fbcc 	.word	0x0800fbcc
  ldr r2, =_sbss
 8002a04:	200001ec 	.word	0x200001ec
  ldr r4, =_ebss
 8002a08:	20000e94 	.word	0x20000e94

08002a0c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002a0c:	e7fe      	b.n	8002a0c <ADC_IRQHandler>
	...

08002a10 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002a10:	b580      	push	{r7, lr}
 8002a12:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002a14:	4b0e      	ldr	r3, [pc, #56]	@ (8002a50 <HAL_Init+0x40>)
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	4a0d      	ldr	r2, [pc, #52]	@ (8002a50 <HAL_Init+0x40>)
 8002a1a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002a1e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002a20:	4b0b      	ldr	r3, [pc, #44]	@ (8002a50 <HAL_Init+0x40>)
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	4a0a      	ldr	r2, [pc, #40]	@ (8002a50 <HAL_Init+0x40>)
 8002a26:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002a2a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002a2c:	4b08      	ldr	r3, [pc, #32]	@ (8002a50 <HAL_Init+0x40>)
 8002a2e:	681b      	ldr	r3, [r3, #0]
 8002a30:	4a07      	ldr	r2, [pc, #28]	@ (8002a50 <HAL_Init+0x40>)
 8002a32:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002a36:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002a38:	2003      	movs	r0, #3
 8002a3a:	f000 fcb7 	bl	80033ac <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002a3e:	200f      	movs	r0, #15
 8002a40:	f000 f808 	bl	8002a54 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002a44:	f7ff fdb0 	bl	80025a8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002a48:	2300      	movs	r3, #0
}
 8002a4a:	4618      	mov	r0, r3
 8002a4c:	bd80      	pop	{r7, pc}
 8002a4e:	bf00      	nop
 8002a50:	40023c00 	.word	0x40023c00

08002a54 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002a54:	b580      	push	{r7, lr}
 8002a56:	b082      	sub	sp, #8
 8002a58:	af00      	add	r7, sp, #0
 8002a5a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002a5c:	4b12      	ldr	r3, [pc, #72]	@ (8002aa8 <HAL_InitTick+0x54>)
 8002a5e:	681a      	ldr	r2, [r3, #0]
 8002a60:	4b12      	ldr	r3, [pc, #72]	@ (8002aac <HAL_InitTick+0x58>)
 8002a62:	781b      	ldrb	r3, [r3, #0]
 8002a64:	4619      	mov	r1, r3
 8002a66:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002a6a:	fbb3 f3f1 	udiv	r3, r3, r1
 8002a6e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002a72:	4618      	mov	r0, r3
 8002a74:	f000 fccf 	bl	8003416 <HAL_SYSTICK_Config>
 8002a78:	4603      	mov	r3, r0
 8002a7a:	2b00      	cmp	r3, #0
 8002a7c:	d001      	beq.n	8002a82 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002a7e:	2301      	movs	r3, #1
 8002a80:	e00e      	b.n	8002aa0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	2b0f      	cmp	r3, #15
 8002a86:	d80a      	bhi.n	8002a9e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002a88:	2200      	movs	r2, #0
 8002a8a:	6879      	ldr	r1, [r7, #4]
 8002a8c:	f04f 30ff 	mov.w	r0, #4294967295
 8002a90:	f000 fc97 	bl	80033c2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002a94:	4a06      	ldr	r2, [pc, #24]	@ (8002ab0 <HAL_InitTick+0x5c>)
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002a9a:	2300      	movs	r3, #0
 8002a9c:	e000      	b.n	8002aa0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002a9e:	2301      	movs	r3, #1
}
 8002aa0:	4618      	mov	r0, r3
 8002aa2:	3708      	adds	r7, #8
 8002aa4:	46bd      	mov	sp, r7
 8002aa6:	bd80      	pop	{r7, pc}
 8002aa8:	20000004 	.word	0x20000004
 8002aac:	2000000c 	.word	0x2000000c
 8002ab0:	20000008 	.word	0x20000008

08002ab4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002ab4:	b480      	push	{r7}
 8002ab6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002ab8:	4b06      	ldr	r3, [pc, #24]	@ (8002ad4 <HAL_IncTick+0x20>)
 8002aba:	781b      	ldrb	r3, [r3, #0]
 8002abc:	461a      	mov	r2, r3
 8002abe:	4b06      	ldr	r3, [pc, #24]	@ (8002ad8 <HAL_IncTick+0x24>)
 8002ac0:	681b      	ldr	r3, [r3, #0]
 8002ac2:	4413      	add	r3, r2
 8002ac4:	4a04      	ldr	r2, [pc, #16]	@ (8002ad8 <HAL_IncTick+0x24>)
 8002ac6:	6013      	str	r3, [r2, #0]
}
 8002ac8:	bf00      	nop
 8002aca:	46bd      	mov	sp, r7
 8002acc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ad0:	4770      	bx	lr
 8002ad2:	bf00      	nop
 8002ad4:	2000000c 	.word	0x2000000c
 8002ad8:	20000d08 	.word	0x20000d08

08002adc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002adc:	b480      	push	{r7}
 8002ade:	af00      	add	r7, sp, #0
  return uwTick;
 8002ae0:	4b03      	ldr	r3, [pc, #12]	@ (8002af0 <HAL_GetTick+0x14>)
 8002ae2:	681b      	ldr	r3, [r3, #0]
}
 8002ae4:	4618      	mov	r0, r3
 8002ae6:	46bd      	mov	sp, r7
 8002ae8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aec:	4770      	bx	lr
 8002aee:	bf00      	nop
 8002af0:	20000d08 	.word	0x20000d08

08002af4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002af4:	b580      	push	{r7, lr}
 8002af6:	b084      	sub	sp, #16
 8002af8:	af00      	add	r7, sp, #0
 8002afa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002afc:	f7ff ffee 	bl	8002adc <HAL_GetTick>
 8002b00:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002b06:	68fb      	ldr	r3, [r7, #12]
 8002b08:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002b0c:	d005      	beq.n	8002b1a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002b0e:	4b0a      	ldr	r3, [pc, #40]	@ (8002b38 <HAL_Delay+0x44>)
 8002b10:	781b      	ldrb	r3, [r3, #0]
 8002b12:	461a      	mov	r2, r3
 8002b14:	68fb      	ldr	r3, [r7, #12]
 8002b16:	4413      	add	r3, r2
 8002b18:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002b1a:	bf00      	nop
 8002b1c:	f7ff ffde 	bl	8002adc <HAL_GetTick>
 8002b20:	4602      	mov	r2, r0
 8002b22:	68bb      	ldr	r3, [r7, #8]
 8002b24:	1ad3      	subs	r3, r2, r3
 8002b26:	68fa      	ldr	r2, [r7, #12]
 8002b28:	429a      	cmp	r2, r3
 8002b2a:	d8f7      	bhi.n	8002b1c <HAL_Delay+0x28>
  {
  }
}
 8002b2c:	bf00      	nop
 8002b2e:	bf00      	nop
 8002b30:	3710      	adds	r7, #16
 8002b32:	46bd      	mov	sp, r7
 8002b34:	bd80      	pop	{r7, pc}
 8002b36:	bf00      	nop
 8002b38:	2000000c 	.word	0x2000000c

08002b3c <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8002b3c:	b580      	push	{r7, lr}
 8002b3e:	b084      	sub	sp, #16
 8002b40:	af00      	add	r7, sp, #0
 8002b42:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	2b00      	cmp	r3, #0
 8002b48:	d101      	bne.n	8002b4e <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8002b4a:	2301      	movs	r3, #1
 8002b4c:	e0ed      	b.n	8002d2a <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002b54:	b2db      	uxtb	r3, r3
 8002b56:	2b00      	cmp	r3, #0
 8002b58:	d102      	bne.n	8002b60 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8002b5a:	6878      	ldr	r0, [r7, #4]
 8002b5c:	f7fe fab6 	bl	80010cc <HAL_CAN_MspInit>
  }
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	681b      	ldr	r3, [r3, #0]
 8002b64:	681a      	ldr	r2, [r3, #0]
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	681b      	ldr	r3, [r3, #0]
 8002b6a:	f042 0201 	orr.w	r2, r2, #1
 8002b6e:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002b70:	f7ff ffb4 	bl	8002adc <HAL_GetTick>
 8002b74:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8002b76:	e012      	b.n	8002b9e <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8002b78:	f7ff ffb0 	bl	8002adc <HAL_GetTick>
 8002b7c:	4602      	mov	r2, r0
 8002b7e:	68fb      	ldr	r3, [r7, #12]
 8002b80:	1ad3      	subs	r3, r2, r3
 8002b82:	2b0a      	cmp	r3, #10
 8002b84:	d90b      	bls.n	8002b9e <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b8a:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	2205      	movs	r2, #5
 8002b96:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8002b9a:	2301      	movs	r3, #1
 8002b9c:	e0c5      	b.n	8002d2a <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	681b      	ldr	r3, [r3, #0]
 8002ba2:	685b      	ldr	r3, [r3, #4]
 8002ba4:	f003 0301 	and.w	r3, r3, #1
 8002ba8:	2b00      	cmp	r3, #0
 8002baa:	d0e5      	beq.n	8002b78 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	681b      	ldr	r3, [r3, #0]
 8002bb0:	681a      	ldr	r2, [r3, #0]
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	681b      	ldr	r3, [r3, #0]
 8002bb6:	f022 0202 	bic.w	r2, r2, #2
 8002bba:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002bbc:	f7ff ff8e 	bl	8002adc <HAL_GetTick>
 8002bc0:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8002bc2:	e012      	b.n	8002bea <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8002bc4:	f7ff ff8a 	bl	8002adc <HAL_GetTick>
 8002bc8:	4602      	mov	r2, r0
 8002bca:	68fb      	ldr	r3, [r7, #12]
 8002bcc:	1ad3      	subs	r3, r2, r3
 8002bce:	2b0a      	cmp	r3, #10
 8002bd0:	d90b      	bls.n	8002bea <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002bd6:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	2205      	movs	r2, #5
 8002be2:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8002be6:	2301      	movs	r3, #1
 8002be8:	e09f      	b.n	8002d2a <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	685b      	ldr	r3, [r3, #4]
 8002bf0:	f003 0302 	and.w	r3, r3, #2
 8002bf4:	2b00      	cmp	r3, #0
 8002bf6:	d1e5      	bne.n	8002bc4 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	7e1b      	ldrb	r3, [r3, #24]
 8002bfc:	2b01      	cmp	r3, #1
 8002bfe:	d108      	bne.n	8002c12 <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	681b      	ldr	r3, [r3, #0]
 8002c04:	681a      	ldr	r2, [r3, #0]
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	681b      	ldr	r3, [r3, #0]
 8002c0a:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8002c0e:	601a      	str	r2, [r3, #0]
 8002c10:	e007      	b.n	8002c22 <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	681b      	ldr	r3, [r3, #0]
 8002c16:	681a      	ldr	r2, [r3, #0]
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	681b      	ldr	r3, [r3, #0]
 8002c1c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002c20:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	7e5b      	ldrb	r3, [r3, #25]
 8002c26:	2b01      	cmp	r3, #1
 8002c28:	d108      	bne.n	8002c3c <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	681b      	ldr	r3, [r3, #0]
 8002c2e:	681a      	ldr	r2, [r3, #0]
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002c38:	601a      	str	r2, [r3, #0]
 8002c3a:	e007      	b.n	8002c4c <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	681a      	ldr	r2, [r3, #0]
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	681b      	ldr	r3, [r3, #0]
 8002c46:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002c4a:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	7e9b      	ldrb	r3, [r3, #26]
 8002c50:	2b01      	cmp	r3, #1
 8002c52:	d108      	bne.n	8002c66 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	681b      	ldr	r3, [r3, #0]
 8002c58:	681a      	ldr	r2, [r3, #0]
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	681b      	ldr	r3, [r3, #0]
 8002c5e:	f042 0220 	orr.w	r2, r2, #32
 8002c62:	601a      	str	r2, [r3, #0]
 8002c64:	e007      	b.n	8002c76 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	681b      	ldr	r3, [r3, #0]
 8002c6a:	681a      	ldr	r2, [r3, #0]
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	f022 0220 	bic.w	r2, r2, #32
 8002c74:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	7edb      	ldrb	r3, [r3, #27]
 8002c7a:	2b01      	cmp	r3, #1
 8002c7c:	d108      	bne.n	8002c90 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	681b      	ldr	r3, [r3, #0]
 8002c82:	681a      	ldr	r2, [r3, #0]
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	f022 0210 	bic.w	r2, r2, #16
 8002c8c:	601a      	str	r2, [r3, #0]
 8002c8e:	e007      	b.n	8002ca0 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	681b      	ldr	r3, [r3, #0]
 8002c94:	681a      	ldr	r2, [r3, #0]
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	681b      	ldr	r3, [r3, #0]
 8002c9a:	f042 0210 	orr.w	r2, r2, #16
 8002c9e:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	7f1b      	ldrb	r3, [r3, #28]
 8002ca4:	2b01      	cmp	r3, #1
 8002ca6:	d108      	bne.n	8002cba <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	681a      	ldr	r2, [r3, #0]
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	681b      	ldr	r3, [r3, #0]
 8002cb2:	f042 0208 	orr.w	r2, r2, #8
 8002cb6:	601a      	str	r2, [r3, #0]
 8002cb8:	e007      	b.n	8002cca <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	681b      	ldr	r3, [r3, #0]
 8002cbe:	681a      	ldr	r2, [r3, #0]
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	f022 0208 	bic.w	r2, r2, #8
 8002cc8:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	7f5b      	ldrb	r3, [r3, #29]
 8002cce:	2b01      	cmp	r3, #1
 8002cd0:	d108      	bne.n	8002ce4 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	681b      	ldr	r3, [r3, #0]
 8002cd6:	681a      	ldr	r2, [r3, #0]
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	681b      	ldr	r3, [r3, #0]
 8002cdc:	f042 0204 	orr.w	r2, r2, #4
 8002ce0:	601a      	str	r2, [r3, #0]
 8002ce2:	e007      	b.n	8002cf4 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	681b      	ldr	r3, [r3, #0]
 8002ce8:	681a      	ldr	r2, [r3, #0]
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	681b      	ldr	r3, [r3, #0]
 8002cee:	f022 0204 	bic.w	r2, r2, #4
 8002cf2:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	689a      	ldr	r2, [r3, #8]
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	68db      	ldr	r3, [r3, #12]
 8002cfc:	431a      	orrs	r2, r3
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	691b      	ldr	r3, [r3, #16]
 8002d02:	431a      	orrs	r2, r3
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	695b      	ldr	r3, [r3, #20]
 8002d08:	ea42 0103 	orr.w	r1, r2, r3
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	685b      	ldr	r3, [r3, #4]
 8002d10:	1e5a      	subs	r2, r3, #1
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	681b      	ldr	r3, [r3, #0]
 8002d16:	430a      	orrs	r2, r1
 8002d18:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	2200      	movs	r2, #0
 8002d1e:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	2201      	movs	r2, #1
 8002d24:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8002d28:	2300      	movs	r3, #0
}
 8002d2a:	4618      	mov	r0, r3
 8002d2c:	3710      	adds	r7, #16
 8002d2e:	46bd      	mov	sp, r7
 8002d30:	bd80      	pop	{r7, pc}
	...

08002d34 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, const CAN_FilterTypeDef *sFilterConfig)
{
 8002d34:	b480      	push	{r7}
 8002d36:	b087      	sub	sp, #28
 8002d38:	af00      	add	r7, sp, #0
 8002d3a:	6078      	str	r0, [r7, #4]
 8002d3c:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip;
  HAL_CAN_StateTypeDef state = hcan->State;
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002d44:	75fb      	strb	r3, [r7, #23]

  if ((state == HAL_CAN_STATE_READY) ||
 8002d46:	7dfb      	ldrb	r3, [r7, #23]
 8002d48:	2b01      	cmp	r3, #1
 8002d4a:	d003      	beq.n	8002d54 <HAL_CAN_ConfigFilter+0x20>
 8002d4c:	7dfb      	ldrb	r3, [r7, #23]
 8002d4e:	2b02      	cmp	r3, #2
 8002d50:	f040 80be 	bne.w	8002ed0 <HAL_CAN_ConfigFilter+0x19c>
      assert_param(IS_CAN_FILTER_BANK_DUAL(sFilterConfig->SlaveStartFilterBank));
    }
#elif defined(CAN2)
    /* CAN1 and CAN2 are dual instances with 28 common filters banks */
    /* Select master instance to access the filter banks */
    can_ip = CAN1;
 8002d54:	4b65      	ldr	r3, [pc, #404]	@ (8002eec <HAL_CAN_ConfigFilter+0x1b8>)
 8002d56:	613b      	str	r3, [r7, #16]
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif /* CAN3 */

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8002d58:	693b      	ldr	r3, [r7, #16]
 8002d5a:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8002d5e:	f043 0201 	orr.w	r2, r3, #1
 8002d62:	693b      	ldr	r3, [r7, #16]
 8002d64:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200
      SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
    }

#elif defined(CAN2)
    /* Select the start filter number of CAN2 slave instance */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
 8002d68:	693b      	ldr	r3, [r7, #16]
 8002d6a:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8002d6e:	f423 527c 	bic.w	r2, r3, #16128	@ 0x3f00
 8002d72:	693b      	ldr	r3, [r7, #16]
 8002d74:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
 8002d78:	693b      	ldr	r3, [r7, #16]
 8002d7a:	f8d3 2200 	ldr.w	r2, [r3, #512]	@ 0x200
 8002d7e:	683b      	ldr	r3, [r7, #0]
 8002d80:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d82:	021b      	lsls	r3, r3, #8
 8002d84:	431a      	orrs	r2, r3
 8002d86:	693b      	ldr	r3, [r7, #16]
 8002d88:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200

#endif /* CAN3 */
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8002d8c:	683b      	ldr	r3, [r7, #0]
 8002d8e:	695b      	ldr	r3, [r3, #20]
 8002d90:	f003 031f 	and.w	r3, r3, #31
 8002d94:	2201      	movs	r2, #1
 8002d96:	fa02 f303 	lsl.w	r3, r2, r3
 8002d9a:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8002d9c:	693b      	ldr	r3, [r7, #16]
 8002d9e:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 8002da2:	68fb      	ldr	r3, [r7, #12]
 8002da4:	43db      	mvns	r3, r3
 8002da6:	401a      	ands	r2, r3
 8002da8:	693b      	ldr	r3, [r7, #16]
 8002daa:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8002dae:	683b      	ldr	r3, [r7, #0]
 8002db0:	69db      	ldr	r3, [r3, #28]
 8002db2:	2b00      	cmp	r3, #0
 8002db4:	d123      	bne.n	8002dfe <HAL_CAN_ConfigFilter+0xca>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8002db6:	693b      	ldr	r3, [r7, #16]
 8002db8:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 8002dbc:	68fb      	ldr	r3, [r7, #12]
 8002dbe:	43db      	mvns	r3, r3
 8002dc0:	401a      	ands	r2, r3
 8002dc2:	693b      	ldr	r3, [r7, #16]
 8002dc4:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8002dc8:	683b      	ldr	r3, [r7, #0]
 8002dca:	68db      	ldr	r3, [r3, #12]
 8002dcc:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8002dce:	683b      	ldr	r3, [r7, #0]
 8002dd0:	685b      	ldr	r3, [r3, #4]
 8002dd2:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8002dd4:	683a      	ldr	r2, [r7, #0]
 8002dd6:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8002dd8:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8002dda:	693b      	ldr	r3, [r7, #16]
 8002ddc:	3248      	adds	r2, #72	@ 0x48
 8002dde:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8002de2:	683b      	ldr	r3, [r7, #0]
 8002de4:	689b      	ldr	r3, [r3, #8]
 8002de6:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 8002de8:	683b      	ldr	r3, [r7, #0]
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8002dee:	683b      	ldr	r3, [r7, #0]
 8002df0:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8002df2:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8002df4:	6939      	ldr	r1, [r7, #16]
 8002df6:	3348      	adds	r3, #72	@ 0x48
 8002df8:	00db      	lsls	r3, r3, #3
 8002dfa:	440b      	add	r3, r1
 8002dfc:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8002dfe:	683b      	ldr	r3, [r7, #0]
 8002e00:	69db      	ldr	r3, [r3, #28]
 8002e02:	2b01      	cmp	r3, #1
 8002e04:	d122      	bne.n	8002e4c <HAL_CAN_ConfigFilter+0x118>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8002e06:	693b      	ldr	r3, [r7, #16]
 8002e08:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 8002e0c:	68fb      	ldr	r3, [r7, #12]
 8002e0e:	431a      	orrs	r2, r3
 8002e10:	693b      	ldr	r3, [r7, #16]
 8002e12:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8002e16:	683b      	ldr	r3, [r7, #0]
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8002e1c:	683b      	ldr	r3, [r7, #0]
 8002e1e:	685b      	ldr	r3, [r3, #4]
 8002e20:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8002e22:	683a      	ldr	r2, [r7, #0]
 8002e24:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8002e26:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8002e28:	693b      	ldr	r3, [r7, #16]
 8002e2a:	3248      	adds	r2, #72	@ 0x48
 8002e2c:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8002e30:	683b      	ldr	r3, [r7, #0]
 8002e32:	689b      	ldr	r3, [r3, #8]
 8002e34:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8002e36:	683b      	ldr	r3, [r7, #0]
 8002e38:	68db      	ldr	r3, [r3, #12]
 8002e3a:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8002e3c:	683b      	ldr	r3, [r7, #0]
 8002e3e:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8002e40:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8002e42:	6939      	ldr	r1, [r7, #16]
 8002e44:	3348      	adds	r3, #72	@ 0x48
 8002e46:	00db      	lsls	r3, r3, #3
 8002e48:	440b      	add	r3, r1
 8002e4a:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8002e4c:	683b      	ldr	r3, [r7, #0]
 8002e4e:	699b      	ldr	r3, [r3, #24]
 8002e50:	2b00      	cmp	r3, #0
 8002e52:	d109      	bne.n	8002e68 <HAL_CAN_ConfigFilter+0x134>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 8002e54:	693b      	ldr	r3, [r7, #16]
 8002e56:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8002e5a:	68fb      	ldr	r3, [r7, #12]
 8002e5c:	43db      	mvns	r3, r3
 8002e5e:	401a      	ands	r2, r3
 8002e60:	693b      	ldr	r3, [r7, #16]
 8002e62:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
 8002e66:	e007      	b.n	8002e78 <HAL_CAN_ConfigFilter+0x144>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8002e68:	693b      	ldr	r3, [r7, #16]
 8002e6a:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8002e6e:	68fb      	ldr	r3, [r7, #12]
 8002e70:	431a      	orrs	r2, r3
 8002e72:	693b      	ldr	r3, [r7, #16]
 8002e74:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8002e78:	683b      	ldr	r3, [r7, #0]
 8002e7a:	691b      	ldr	r3, [r3, #16]
 8002e7c:	2b00      	cmp	r3, #0
 8002e7e:	d109      	bne.n	8002e94 <HAL_CAN_ConfigFilter+0x160>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 8002e80:	693b      	ldr	r3, [r7, #16]
 8002e82:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 8002e86:	68fb      	ldr	r3, [r7, #12]
 8002e88:	43db      	mvns	r3, r3
 8002e8a:	401a      	ands	r2, r3
 8002e8c:	693b      	ldr	r3, [r7, #16]
 8002e8e:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
 8002e92:	e007      	b.n	8002ea4 <HAL_CAN_ConfigFilter+0x170>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8002e94:	693b      	ldr	r3, [r7, #16]
 8002e96:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 8002e9a:	68fb      	ldr	r3, [r7, #12]
 8002e9c:	431a      	orrs	r2, r3
 8002e9e:	693b      	ldr	r3, [r7, #16]
 8002ea0:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8002ea4:	683b      	ldr	r3, [r7, #0]
 8002ea6:	6a1b      	ldr	r3, [r3, #32]
 8002ea8:	2b01      	cmp	r3, #1
 8002eaa:	d107      	bne.n	8002ebc <HAL_CAN_ConfigFilter+0x188>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8002eac:	693b      	ldr	r3, [r7, #16]
 8002eae:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 8002eb2:	68fb      	ldr	r3, [r7, #12]
 8002eb4:	431a      	orrs	r2, r3
 8002eb6:	693b      	ldr	r3, [r7, #16]
 8002eb8:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8002ebc:	693b      	ldr	r3, [r7, #16]
 8002ebe:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8002ec2:	f023 0201 	bic.w	r2, r3, #1
 8002ec6:	693b      	ldr	r3, [r7, #16]
 8002ec8:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200

    /* Return function status */
    return HAL_OK;
 8002ecc:	2300      	movs	r3, #0
 8002ece:	e006      	b.n	8002ede <HAL_CAN_ConfigFilter+0x1aa>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ed4:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8002edc:	2301      	movs	r3, #1
  }
}
 8002ede:	4618      	mov	r0, r3
 8002ee0:	371c      	adds	r7, #28
 8002ee2:	46bd      	mov	sp, r7
 8002ee4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ee8:	4770      	bx	lr
 8002eea:	bf00      	nop
 8002eec:	40006400 	.word	0x40006400

08002ef0 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8002ef0:	b580      	push	{r7, lr}
 8002ef2:	b084      	sub	sp, #16
 8002ef4:	af00      	add	r7, sp, #0
 8002ef6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002efe:	b2db      	uxtb	r3, r3
 8002f00:	2b01      	cmp	r3, #1
 8002f02:	d12e      	bne.n	8002f62 <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	2202      	movs	r2, #2
 8002f08:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	681a      	ldr	r2, [r3, #0]
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	681b      	ldr	r3, [r3, #0]
 8002f16:	f022 0201 	bic.w	r2, r2, #1
 8002f1a:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8002f1c:	f7ff fdde 	bl	8002adc <HAL_GetTick>
 8002f20:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8002f22:	e012      	b.n	8002f4a <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8002f24:	f7ff fdda 	bl	8002adc <HAL_GetTick>
 8002f28:	4602      	mov	r2, r0
 8002f2a:	68fb      	ldr	r3, [r7, #12]
 8002f2c:	1ad3      	subs	r3, r2, r3
 8002f2e:	2b0a      	cmp	r3, #10
 8002f30:	d90b      	bls.n	8002f4a <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f36:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	2205      	movs	r2, #5
 8002f42:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8002f46:	2301      	movs	r3, #1
 8002f48:	e012      	b.n	8002f70 <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	681b      	ldr	r3, [r3, #0]
 8002f4e:	685b      	ldr	r3, [r3, #4]
 8002f50:	f003 0301 	and.w	r3, r3, #1
 8002f54:	2b00      	cmp	r3, #0
 8002f56:	d1e5      	bne.n	8002f24 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	2200      	movs	r2, #0
 8002f5c:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Return function status */
    return HAL_OK;
 8002f5e:	2300      	movs	r3, #0
 8002f60:	e006      	b.n	8002f70 <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f66:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8002f6e:	2301      	movs	r3, #1
  }
}
 8002f70:	4618      	mov	r0, r3
 8002f72:	3710      	adds	r7, #16
 8002f74:	46bd      	mov	sp, r7
 8002f76:	bd80      	pop	{r7, pc}

08002f78 <HAL_CAN_GetRxMessage>:
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo,
                                       CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 8002f78:	b480      	push	{r7}
 8002f7a:	b087      	sub	sp, #28
 8002f7c:	af00      	add	r7, sp, #0
 8002f7e:	60f8      	str	r0, [r7, #12]
 8002f80:	60b9      	str	r1, [r7, #8]
 8002f82:	607a      	str	r2, [r7, #4]
 8002f84:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8002f86:	68fb      	ldr	r3, [r7, #12]
 8002f88:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002f8c:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8002f8e:	7dfb      	ldrb	r3, [r7, #23]
 8002f90:	2b01      	cmp	r3, #1
 8002f92:	d003      	beq.n	8002f9c <HAL_CAN_GetRxMessage+0x24>
 8002f94:	7dfb      	ldrb	r3, [r7, #23]
 8002f96:	2b02      	cmp	r3, #2
 8002f98:	f040 8103 	bne.w	80031a2 <HAL_CAN_GetRxMessage+0x22a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8002f9c:	68bb      	ldr	r3, [r7, #8]
 8002f9e:	2b00      	cmp	r3, #0
 8002fa0:	d10e      	bne.n	8002fc0 <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 8002fa2:	68fb      	ldr	r3, [r7, #12]
 8002fa4:	681b      	ldr	r3, [r3, #0]
 8002fa6:	68db      	ldr	r3, [r3, #12]
 8002fa8:	f003 0303 	and.w	r3, r3, #3
 8002fac:	2b00      	cmp	r3, #0
 8002fae:	d116      	bne.n	8002fde <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8002fb0:	68fb      	ldr	r3, [r7, #12]
 8002fb2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002fb4:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8002fb8:	68fb      	ldr	r3, [r7, #12]
 8002fba:	625a      	str	r2, [r3, #36]	@ 0x24

        return HAL_ERROR;
 8002fbc:	2301      	movs	r3, #1
 8002fbe:	e0f7      	b.n	80031b0 <HAL_CAN_GetRxMessage+0x238>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 8002fc0:	68fb      	ldr	r3, [r7, #12]
 8002fc2:	681b      	ldr	r3, [r3, #0]
 8002fc4:	691b      	ldr	r3, [r3, #16]
 8002fc6:	f003 0303 	and.w	r3, r3, #3
 8002fca:	2b00      	cmp	r3, #0
 8002fcc:	d107      	bne.n	8002fde <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8002fce:	68fb      	ldr	r3, [r7, #12]
 8002fd0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002fd2:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8002fd6:	68fb      	ldr	r3, [r7, #12]
 8002fd8:	625a      	str	r2, [r3, #36]	@ 0x24

        return HAL_ERROR;
 8002fda:	2301      	movs	r3, #1
 8002fdc:	e0e8      	b.n	80031b0 <HAL_CAN_GetRxMessage+0x238>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 8002fde:	68fb      	ldr	r3, [r7, #12]
 8002fe0:	681a      	ldr	r2, [r3, #0]
 8002fe2:	68bb      	ldr	r3, [r7, #8]
 8002fe4:	331b      	adds	r3, #27
 8002fe6:	011b      	lsls	r3, r3, #4
 8002fe8:	4413      	add	r3, r2
 8002fea:	681b      	ldr	r3, [r3, #0]
 8002fec:	f003 0204 	and.w	r2, r3, #4
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	689b      	ldr	r3, [r3, #8]
 8002ff8:	2b00      	cmp	r3, #0
 8002ffa:	d10c      	bne.n	8003016 <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 8002ffc:	68fb      	ldr	r3, [r7, #12]
 8002ffe:	681a      	ldr	r2, [r3, #0]
 8003000:	68bb      	ldr	r3, [r7, #8]
 8003002:	331b      	adds	r3, #27
 8003004:	011b      	lsls	r3, r3, #4
 8003006:	4413      	add	r3, r2
 8003008:	681b      	ldr	r3, [r3, #0]
 800300a:	0d5b      	lsrs	r3, r3, #21
 800300c:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	601a      	str	r2, [r3, #0]
 8003014:	e00b      	b.n	800302e <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
                        hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 8003016:	68fb      	ldr	r3, [r7, #12]
 8003018:	681a      	ldr	r2, [r3, #0]
 800301a:	68bb      	ldr	r3, [r7, #8]
 800301c:	331b      	adds	r3, #27
 800301e:	011b      	lsls	r3, r3, #4
 8003020:	4413      	add	r3, r2
 8003022:	681b      	ldr	r3, [r3, #0]
 8003024:	08db      	lsrs	r3, r3, #3
 8003026:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 800302e:	68fb      	ldr	r3, [r7, #12]
 8003030:	681a      	ldr	r2, [r3, #0]
 8003032:	68bb      	ldr	r3, [r7, #8]
 8003034:	331b      	adds	r3, #27
 8003036:	011b      	lsls	r3, r3, #4
 8003038:	4413      	add	r3, r2
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	f003 0202 	and.w	r2, r3, #2
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	60da      	str	r2, [r3, #12]
    if (((CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos) >= 8U)
 8003044:	68fb      	ldr	r3, [r7, #12]
 8003046:	681a      	ldr	r2, [r3, #0]
 8003048:	68bb      	ldr	r3, [r7, #8]
 800304a:	331b      	adds	r3, #27
 800304c:	011b      	lsls	r3, r3, #4
 800304e:	4413      	add	r3, r2
 8003050:	3304      	adds	r3, #4
 8003052:	681b      	ldr	r3, [r3, #0]
 8003054:	f003 0308 	and.w	r3, r3, #8
 8003058:	2b00      	cmp	r3, #0
 800305a:	d003      	beq.n	8003064 <HAL_CAN_GetRxMessage+0xec>
    {
      /* Truncate DLC to 8 if received field is over range */
      pHeader->DLC = 8U;
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	2208      	movs	r2, #8
 8003060:	611a      	str	r2, [r3, #16]
 8003062:	e00b      	b.n	800307c <HAL_CAN_GetRxMessage+0x104>
    }
    else
    {
      pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 8003064:	68fb      	ldr	r3, [r7, #12]
 8003066:	681a      	ldr	r2, [r3, #0]
 8003068:	68bb      	ldr	r3, [r7, #8]
 800306a:	331b      	adds	r3, #27
 800306c:	011b      	lsls	r3, r3, #4
 800306e:	4413      	add	r3, r2
 8003070:	3304      	adds	r3, #4
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	f003 020f 	and.w	r2, r3, #15
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	611a      	str	r2, [r3, #16]
    }
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 800307c:	68fb      	ldr	r3, [r7, #12]
 800307e:	681a      	ldr	r2, [r3, #0]
 8003080:	68bb      	ldr	r3, [r7, #8]
 8003082:	331b      	adds	r3, #27
 8003084:	011b      	lsls	r3, r3, #4
 8003086:	4413      	add	r3, r2
 8003088:	3304      	adds	r3, #4
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	0a1b      	lsrs	r3, r3, #8
 800308e:	b2da      	uxtb	r2, r3
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8003094:	68fb      	ldr	r3, [r7, #12]
 8003096:	681a      	ldr	r2, [r3, #0]
 8003098:	68bb      	ldr	r3, [r7, #8]
 800309a:	331b      	adds	r3, #27
 800309c:	011b      	lsls	r3, r3, #4
 800309e:	4413      	add	r3, r2
 80030a0:	3304      	adds	r3, #4
 80030a2:	681b      	ldr	r3, [r3, #0]
 80030a4:	0c1b      	lsrs	r3, r3, #16
 80030a6:	b29a      	uxth	r2, r3
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 80030ac:	68fb      	ldr	r3, [r7, #12]
 80030ae:	681a      	ldr	r2, [r3, #0]
 80030b0:	68bb      	ldr	r3, [r7, #8]
 80030b2:	011b      	lsls	r3, r3, #4
 80030b4:	4413      	add	r3, r2
 80030b6:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	b2da      	uxtb	r2, r3
 80030be:	683b      	ldr	r3, [r7, #0]
 80030c0:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 80030c2:	68fb      	ldr	r3, [r7, #12]
 80030c4:	681a      	ldr	r2, [r3, #0]
 80030c6:	68bb      	ldr	r3, [r7, #8]
 80030c8:	011b      	lsls	r3, r3, #4
 80030ca:	4413      	add	r3, r2
 80030cc:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 80030d0:	681b      	ldr	r3, [r3, #0]
 80030d2:	0a1a      	lsrs	r2, r3, #8
 80030d4:	683b      	ldr	r3, [r7, #0]
 80030d6:	3301      	adds	r3, #1
 80030d8:	b2d2      	uxtb	r2, r2
 80030da:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 80030dc:	68fb      	ldr	r3, [r7, #12]
 80030de:	681a      	ldr	r2, [r3, #0]
 80030e0:	68bb      	ldr	r3, [r7, #8]
 80030e2:	011b      	lsls	r3, r3, #4
 80030e4:	4413      	add	r3, r2
 80030e6:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 80030ea:	681b      	ldr	r3, [r3, #0]
 80030ec:	0c1a      	lsrs	r2, r3, #16
 80030ee:	683b      	ldr	r3, [r7, #0]
 80030f0:	3302      	adds	r3, #2
 80030f2:	b2d2      	uxtb	r2, r2
 80030f4:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 80030f6:	68fb      	ldr	r3, [r7, #12]
 80030f8:	681a      	ldr	r2, [r3, #0]
 80030fa:	68bb      	ldr	r3, [r7, #8]
 80030fc:	011b      	lsls	r3, r3, #4
 80030fe:	4413      	add	r3, r2
 8003100:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8003104:	681b      	ldr	r3, [r3, #0]
 8003106:	0e1a      	lsrs	r2, r3, #24
 8003108:	683b      	ldr	r3, [r7, #0]
 800310a:	3303      	adds	r3, #3
 800310c:	b2d2      	uxtb	r2, r2
 800310e:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 8003110:	68fb      	ldr	r3, [r7, #12]
 8003112:	681a      	ldr	r2, [r3, #0]
 8003114:	68bb      	ldr	r3, [r7, #8]
 8003116:	011b      	lsls	r3, r3, #4
 8003118:	4413      	add	r3, r2
 800311a:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 800311e:	681a      	ldr	r2, [r3, #0]
 8003120:	683b      	ldr	r3, [r7, #0]
 8003122:	3304      	adds	r3, #4
 8003124:	b2d2      	uxtb	r2, r2
 8003126:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 8003128:	68fb      	ldr	r3, [r7, #12]
 800312a:	681a      	ldr	r2, [r3, #0]
 800312c:	68bb      	ldr	r3, [r7, #8]
 800312e:	011b      	lsls	r3, r3, #4
 8003130:	4413      	add	r3, r2
 8003132:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8003136:	681b      	ldr	r3, [r3, #0]
 8003138:	0a1a      	lsrs	r2, r3, #8
 800313a:	683b      	ldr	r3, [r7, #0]
 800313c:	3305      	adds	r3, #5
 800313e:	b2d2      	uxtb	r2, r2
 8003140:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 8003142:	68fb      	ldr	r3, [r7, #12]
 8003144:	681a      	ldr	r2, [r3, #0]
 8003146:	68bb      	ldr	r3, [r7, #8]
 8003148:	011b      	lsls	r3, r3, #4
 800314a:	4413      	add	r3, r2
 800314c:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	0c1a      	lsrs	r2, r3, #16
 8003154:	683b      	ldr	r3, [r7, #0]
 8003156:	3306      	adds	r3, #6
 8003158:	b2d2      	uxtb	r2, r2
 800315a:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 800315c:	68fb      	ldr	r3, [r7, #12]
 800315e:	681a      	ldr	r2, [r3, #0]
 8003160:	68bb      	ldr	r3, [r7, #8]
 8003162:	011b      	lsls	r3, r3, #4
 8003164:	4413      	add	r3, r2
 8003166:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	0e1a      	lsrs	r2, r3, #24
 800316e:	683b      	ldr	r3, [r7, #0]
 8003170:	3307      	adds	r3, #7
 8003172:	b2d2      	uxtb	r2, r2
 8003174:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8003176:	68bb      	ldr	r3, [r7, #8]
 8003178:	2b00      	cmp	r3, #0
 800317a:	d108      	bne.n	800318e <HAL_CAN_GetRxMessage+0x216>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 800317c:	68fb      	ldr	r3, [r7, #12]
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	68da      	ldr	r2, [r3, #12]
 8003182:	68fb      	ldr	r3, [r7, #12]
 8003184:	681b      	ldr	r3, [r3, #0]
 8003186:	f042 0220 	orr.w	r2, r2, #32
 800318a:	60da      	str	r2, [r3, #12]
 800318c:	e007      	b.n	800319e <HAL_CAN_GetRxMessage+0x226>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 800318e:	68fb      	ldr	r3, [r7, #12]
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	691a      	ldr	r2, [r3, #16]
 8003194:	68fb      	ldr	r3, [r7, #12]
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	f042 0220 	orr.w	r2, r2, #32
 800319c:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 800319e:	2300      	movs	r3, #0
 80031a0:	e006      	b.n	80031b0 <HAL_CAN_GetRxMessage+0x238>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80031a2:	68fb      	ldr	r3, [r7, #12]
 80031a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80031a6:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 80031aa:	68fb      	ldr	r3, [r7, #12]
 80031ac:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 80031ae:	2301      	movs	r3, #1
  }
}
 80031b0:	4618      	mov	r0, r3
 80031b2:	371c      	adds	r7, #28
 80031b4:	46bd      	mov	sp, r7
 80031b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031ba:	4770      	bx	lr

080031bc <HAL_CAN_GetRxFifoFillLevel>:
  * @param  RxFifo Rx FIFO.
  *         This parameter can be a value of @arg CAN_receive_FIFO_number.
  * @retval Number of messages available in Rx FIFO.
  */
uint32_t HAL_CAN_GetRxFifoFillLevel(const CAN_HandleTypeDef *hcan, uint32_t RxFifo)
{
 80031bc:	b480      	push	{r7}
 80031be:	b085      	sub	sp, #20
 80031c0:	af00      	add	r7, sp, #0
 80031c2:	6078      	str	r0, [r7, #4]
 80031c4:	6039      	str	r1, [r7, #0]
  uint32_t filllevel = 0U;
 80031c6:	2300      	movs	r3, #0
 80031c8:	60fb      	str	r3, [r7, #12]
  HAL_CAN_StateTypeDef state = hcan->State;
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	f893 3020 	ldrb.w	r3, [r3, #32]
 80031d0:	72fb      	strb	r3, [r7, #11]

  /* Check function parameters */
  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 80031d2:	7afb      	ldrb	r3, [r7, #11]
 80031d4:	2b01      	cmp	r3, #1
 80031d6:	d002      	beq.n	80031de <HAL_CAN_GetRxFifoFillLevel+0x22>
 80031d8:	7afb      	ldrb	r3, [r7, #11]
 80031da:	2b02      	cmp	r3, #2
 80031dc:	d10f      	bne.n	80031fe <HAL_CAN_GetRxFifoFillLevel+0x42>
      (state == HAL_CAN_STATE_LISTENING))
  {
    if (RxFifo == CAN_RX_FIFO0)
 80031de:	683b      	ldr	r3, [r7, #0]
 80031e0:	2b00      	cmp	r3, #0
 80031e2:	d106      	bne.n	80031f2 <HAL_CAN_GetRxFifoFillLevel+0x36>
    {
      filllevel = hcan->Instance->RF0R & CAN_RF0R_FMP0;
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	68db      	ldr	r3, [r3, #12]
 80031ea:	f003 0303 	and.w	r3, r3, #3
 80031ee:	60fb      	str	r3, [r7, #12]
 80031f0:	e005      	b.n	80031fe <HAL_CAN_GetRxFifoFillLevel+0x42>
    }
    else /* RxFifo == CAN_RX_FIFO1 */
    {
      filllevel = hcan->Instance->RF1R & CAN_RF1R_FMP1;
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	681b      	ldr	r3, [r3, #0]
 80031f6:	691b      	ldr	r3, [r3, #16]
 80031f8:	f003 0303 	and.w	r3, r3, #3
 80031fc:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Return Rx FIFO fill level */
  return filllevel;
 80031fe:	68fb      	ldr	r3, [r7, #12]
}
 8003200:	4618      	mov	r0, r3
 8003202:	3714      	adds	r7, #20
 8003204:	46bd      	mov	sp, r7
 8003206:	f85d 7b04 	ldr.w	r7, [sp], #4
 800320a:	4770      	bx	lr

0800320c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800320c:	b480      	push	{r7}
 800320e:	b085      	sub	sp, #20
 8003210:	af00      	add	r7, sp, #0
 8003212:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	f003 0307 	and.w	r3, r3, #7
 800321a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800321c:	4b0c      	ldr	r3, [pc, #48]	@ (8003250 <__NVIC_SetPriorityGrouping+0x44>)
 800321e:	68db      	ldr	r3, [r3, #12]
 8003220:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003222:	68ba      	ldr	r2, [r7, #8]
 8003224:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003228:	4013      	ands	r3, r2
 800322a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800322c:	68fb      	ldr	r3, [r7, #12]
 800322e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003230:	68bb      	ldr	r3, [r7, #8]
 8003232:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003234:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003238:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800323c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800323e:	4a04      	ldr	r2, [pc, #16]	@ (8003250 <__NVIC_SetPriorityGrouping+0x44>)
 8003240:	68bb      	ldr	r3, [r7, #8]
 8003242:	60d3      	str	r3, [r2, #12]
}
 8003244:	bf00      	nop
 8003246:	3714      	adds	r7, #20
 8003248:	46bd      	mov	sp, r7
 800324a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800324e:	4770      	bx	lr
 8003250:	e000ed00 	.word	0xe000ed00

08003254 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003254:	b480      	push	{r7}
 8003256:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003258:	4b04      	ldr	r3, [pc, #16]	@ (800326c <__NVIC_GetPriorityGrouping+0x18>)
 800325a:	68db      	ldr	r3, [r3, #12]
 800325c:	0a1b      	lsrs	r3, r3, #8
 800325e:	f003 0307 	and.w	r3, r3, #7
}
 8003262:	4618      	mov	r0, r3
 8003264:	46bd      	mov	sp, r7
 8003266:	f85d 7b04 	ldr.w	r7, [sp], #4
 800326a:	4770      	bx	lr
 800326c:	e000ed00 	.word	0xe000ed00

08003270 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003270:	b480      	push	{r7}
 8003272:	b083      	sub	sp, #12
 8003274:	af00      	add	r7, sp, #0
 8003276:	4603      	mov	r3, r0
 8003278:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800327a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800327e:	2b00      	cmp	r3, #0
 8003280:	db0b      	blt.n	800329a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003282:	79fb      	ldrb	r3, [r7, #7]
 8003284:	f003 021f 	and.w	r2, r3, #31
 8003288:	4907      	ldr	r1, [pc, #28]	@ (80032a8 <__NVIC_EnableIRQ+0x38>)
 800328a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800328e:	095b      	lsrs	r3, r3, #5
 8003290:	2001      	movs	r0, #1
 8003292:	fa00 f202 	lsl.w	r2, r0, r2
 8003296:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800329a:	bf00      	nop
 800329c:	370c      	adds	r7, #12
 800329e:	46bd      	mov	sp, r7
 80032a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032a4:	4770      	bx	lr
 80032a6:	bf00      	nop
 80032a8:	e000e100 	.word	0xe000e100

080032ac <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80032ac:	b480      	push	{r7}
 80032ae:	b083      	sub	sp, #12
 80032b0:	af00      	add	r7, sp, #0
 80032b2:	4603      	mov	r3, r0
 80032b4:	6039      	str	r1, [r7, #0]
 80032b6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80032b8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80032bc:	2b00      	cmp	r3, #0
 80032be:	db0a      	blt.n	80032d6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80032c0:	683b      	ldr	r3, [r7, #0]
 80032c2:	b2da      	uxtb	r2, r3
 80032c4:	490c      	ldr	r1, [pc, #48]	@ (80032f8 <__NVIC_SetPriority+0x4c>)
 80032c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80032ca:	0112      	lsls	r2, r2, #4
 80032cc:	b2d2      	uxtb	r2, r2
 80032ce:	440b      	add	r3, r1
 80032d0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80032d4:	e00a      	b.n	80032ec <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80032d6:	683b      	ldr	r3, [r7, #0]
 80032d8:	b2da      	uxtb	r2, r3
 80032da:	4908      	ldr	r1, [pc, #32]	@ (80032fc <__NVIC_SetPriority+0x50>)
 80032dc:	79fb      	ldrb	r3, [r7, #7]
 80032de:	f003 030f 	and.w	r3, r3, #15
 80032e2:	3b04      	subs	r3, #4
 80032e4:	0112      	lsls	r2, r2, #4
 80032e6:	b2d2      	uxtb	r2, r2
 80032e8:	440b      	add	r3, r1
 80032ea:	761a      	strb	r2, [r3, #24]
}
 80032ec:	bf00      	nop
 80032ee:	370c      	adds	r7, #12
 80032f0:	46bd      	mov	sp, r7
 80032f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032f6:	4770      	bx	lr
 80032f8:	e000e100 	.word	0xe000e100
 80032fc:	e000ed00 	.word	0xe000ed00

08003300 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003300:	b480      	push	{r7}
 8003302:	b089      	sub	sp, #36	@ 0x24
 8003304:	af00      	add	r7, sp, #0
 8003306:	60f8      	str	r0, [r7, #12]
 8003308:	60b9      	str	r1, [r7, #8]
 800330a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800330c:	68fb      	ldr	r3, [r7, #12]
 800330e:	f003 0307 	and.w	r3, r3, #7
 8003312:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003314:	69fb      	ldr	r3, [r7, #28]
 8003316:	f1c3 0307 	rsb	r3, r3, #7
 800331a:	2b04      	cmp	r3, #4
 800331c:	bf28      	it	cs
 800331e:	2304      	movcs	r3, #4
 8003320:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003322:	69fb      	ldr	r3, [r7, #28]
 8003324:	3304      	adds	r3, #4
 8003326:	2b06      	cmp	r3, #6
 8003328:	d902      	bls.n	8003330 <NVIC_EncodePriority+0x30>
 800332a:	69fb      	ldr	r3, [r7, #28]
 800332c:	3b03      	subs	r3, #3
 800332e:	e000      	b.n	8003332 <NVIC_EncodePriority+0x32>
 8003330:	2300      	movs	r3, #0
 8003332:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003334:	f04f 32ff 	mov.w	r2, #4294967295
 8003338:	69bb      	ldr	r3, [r7, #24]
 800333a:	fa02 f303 	lsl.w	r3, r2, r3
 800333e:	43da      	mvns	r2, r3
 8003340:	68bb      	ldr	r3, [r7, #8]
 8003342:	401a      	ands	r2, r3
 8003344:	697b      	ldr	r3, [r7, #20]
 8003346:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003348:	f04f 31ff 	mov.w	r1, #4294967295
 800334c:	697b      	ldr	r3, [r7, #20]
 800334e:	fa01 f303 	lsl.w	r3, r1, r3
 8003352:	43d9      	mvns	r1, r3
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003358:	4313      	orrs	r3, r2
         );
}
 800335a:	4618      	mov	r0, r3
 800335c:	3724      	adds	r7, #36	@ 0x24
 800335e:	46bd      	mov	sp, r7
 8003360:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003364:	4770      	bx	lr
	...

08003368 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003368:	b580      	push	{r7, lr}
 800336a:	b082      	sub	sp, #8
 800336c:	af00      	add	r7, sp, #0
 800336e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	3b01      	subs	r3, #1
 8003374:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003378:	d301      	bcc.n	800337e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800337a:	2301      	movs	r3, #1
 800337c:	e00f      	b.n	800339e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800337e:	4a0a      	ldr	r2, [pc, #40]	@ (80033a8 <SysTick_Config+0x40>)
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	3b01      	subs	r3, #1
 8003384:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003386:	210f      	movs	r1, #15
 8003388:	f04f 30ff 	mov.w	r0, #4294967295
 800338c:	f7ff ff8e 	bl	80032ac <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003390:	4b05      	ldr	r3, [pc, #20]	@ (80033a8 <SysTick_Config+0x40>)
 8003392:	2200      	movs	r2, #0
 8003394:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003396:	4b04      	ldr	r3, [pc, #16]	@ (80033a8 <SysTick_Config+0x40>)
 8003398:	2207      	movs	r2, #7
 800339a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800339c:	2300      	movs	r3, #0
}
 800339e:	4618      	mov	r0, r3
 80033a0:	3708      	adds	r7, #8
 80033a2:	46bd      	mov	sp, r7
 80033a4:	bd80      	pop	{r7, pc}
 80033a6:	bf00      	nop
 80033a8:	e000e010 	.word	0xe000e010

080033ac <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80033ac:	b580      	push	{r7, lr}
 80033ae:	b082      	sub	sp, #8
 80033b0:	af00      	add	r7, sp, #0
 80033b2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80033b4:	6878      	ldr	r0, [r7, #4]
 80033b6:	f7ff ff29 	bl	800320c <__NVIC_SetPriorityGrouping>
}
 80033ba:	bf00      	nop
 80033bc:	3708      	adds	r7, #8
 80033be:	46bd      	mov	sp, r7
 80033c0:	bd80      	pop	{r7, pc}

080033c2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80033c2:	b580      	push	{r7, lr}
 80033c4:	b086      	sub	sp, #24
 80033c6:	af00      	add	r7, sp, #0
 80033c8:	4603      	mov	r3, r0
 80033ca:	60b9      	str	r1, [r7, #8]
 80033cc:	607a      	str	r2, [r7, #4]
 80033ce:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80033d0:	2300      	movs	r3, #0
 80033d2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80033d4:	f7ff ff3e 	bl	8003254 <__NVIC_GetPriorityGrouping>
 80033d8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80033da:	687a      	ldr	r2, [r7, #4]
 80033dc:	68b9      	ldr	r1, [r7, #8]
 80033de:	6978      	ldr	r0, [r7, #20]
 80033e0:	f7ff ff8e 	bl	8003300 <NVIC_EncodePriority>
 80033e4:	4602      	mov	r2, r0
 80033e6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80033ea:	4611      	mov	r1, r2
 80033ec:	4618      	mov	r0, r3
 80033ee:	f7ff ff5d 	bl	80032ac <__NVIC_SetPriority>
}
 80033f2:	bf00      	nop
 80033f4:	3718      	adds	r7, #24
 80033f6:	46bd      	mov	sp, r7
 80033f8:	bd80      	pop	{r7, pc}

080033fa <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80033fa:	b580      	push	{r7, lr}
 80033fc:	b082      	sub	sp, #8
 80033fe:	af00      	add	r7, sp, #0
 8003400:	4603      	mov	r3, r0
 8003402:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003404:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003408:	4618      	mov	r0, r3
 800340a:	f7ff ff31 	bl	8003270 <__NVIC_EnableIRQ>
}
 800340e:	bf00      	nop
 8003410:	3708      	adds	r7, #8
 8003412:	46bd      	mov	sp, r7
 8003414:	bd80      	pop	{r7, pc}

08003416 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003416:	b580      	push	{r7, lr}
 8003418:	b082      	sub	sp, #8
 800341a:	af00      	add	r7, sp, #0
 800341c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800341e:	6878      	ldr	r0, [r7, #4]
 8003420:	f7ff ffa2 	bl	8003368 <SysTick_Config>
 8003424:	4603      	mov	r3, r0
}
 8003426:	4618      	mov	r0, r3
 8003428:	3708      	adds	r7, #8
 800342a:	46bd      	mov	sp, r7
 800342c:	bd80      	pop	{r7, pc}
	...

08003430 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003430:	b480      	push	{r7}
 8003432:	b089      	sub	sp, #36	@ 0x24
 8003434:	af00      	add	r7, sp, #0
 8003436:	6078      	str	r0, [r7, #4]
 8003438:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800343a:	2300      	movs	r3, #0
 800343c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800343e:	2300      	movs	r3, #0
 8003440:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003442:	2300      	movs	r3, #0
 8003444:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003446:	2300      	movs	r3, #0
 8003448:	61fb      	str	r3, [r7, #28]
 800344a:	e165      	b.n	8003718 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800344c:	2201      	movs	r2, #1
 800344e:	69fb      	ldr	r3, [r7, #28]
 8003450:	fa02 f303 	lsl.w	r3, r2, r3
 8003454:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003456:	683b      	ldr	r3, [r7, #0]
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	697a      	ldr	r2, [r7, #20]
 800345c:	4013      	ands	r3, r2
 800345e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003460:	693a      	ldr	r2, [r7, #16]
 8003462:	697b      	ldr	r3, [r7, #20]
 8003464:	429a      	cmp	r2, r3
 8003466:	f040 8154 	bne.w	8003712 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800346a:	683b      	ldr	r3, [r7, #0]
 800346c:	685b      	ldr	r3, [r3, #4]
 800346e:	f003 0303 	and.w	r3, r3, #3
 8003472:	2b01      	cmp	r3, #1
 8003474:	d005      	beq.n	8003482 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003476:	683b      	ldr	r3, [r7, #0]
 8003478:	685b      	ldr	r3, [r3, #4]
 800347a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800347e:	2b02      	cmp	r3, #2
 8003480:	d130      	bne.n	80034e4 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	689b      	ldr	r3, [r3, #8]
 8003486:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003488:	69fb      	ldr	r3, [r7, #28]
 800348a:	005b      	lsls	r3, r3, #1
 800348c:	2203      	movs	r2, #3
 800348e:	fa02 f303 	lsl.w	r3, r2, r3
 8003492:	43db      	mvns	r3, r3
 8003494:	69ba      	ldr	r2, [r7, #24]
 8003496:	4013      	ands	r3, r2
 8003498:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800349a:	683b      	ldr	r3, [r7, #0]
 800349c:	68da      	ldr	r2, [r3, #12]
 800349e:	69fb      	ldr	r3, [r7, #28]
 80034a0:	005b      	lsls	r3, r3, #1
 80034a2:	fa02 f303 	lsl.w	r3, r2, r3
 80034a6:	69ba      	ldr	r2, [r7, #24]
 80034a8:	4313      	orrs	r3, r2
 80034aa:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	69ba      	ldr	r2, [r7, #24]
 80034b0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	685b      	ldr	r3, [r3, #4]
 80034b6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80034b8:	2201      	movs	r2, #1
 80034ba:	69fb      	ldr	r3, [r7, #28]
 80034bc:	fa02 f303 	lsl.w	r3, r2, r3
 80034c0:	43db      	mvns	r3, r3
 80034c2:	69ba      	ldr	r2, [r7, #24]
 80034c4:	4013      	ands	r3, r2
 80034c6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80034c8:	683b      	ldr	r3, [r7, #0]
 80034ca:	685b      	ldr	r3, [r3, #4]
 80034cc:	091b      	lsrs	r3, r3, #4
 80034ce:	f003 0201 	and.w	r2, r3, #1
 80034d2:	69fb      	ldr	r3, [r7, #28]
 80034d4:	fa02 f303 	lsl.w	r3, r2, r3
 80034d8:	69ba      	ldr	r2, [r7, #24]
 80034da:	4313      	orrs	r3, r2
 80034dc:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	69ba      	ldr	r2, [r7, #24]
 80034e2:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80034e4:	683b      	ldr	r3, [r7, #0]
 80034e6:	685b      	ldr	r3, [r3, #4]
 80034e8:	f003 0303 	and.w	r3, r3, #3
 80034ec:	2b03      	cmp	r3, #3
 80034ee:	d017      	beq.n	8003520 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	68db      	ldr	r3, [r3, #12]
 80034f4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80034f6:	69fb      	ldr	r3, [r7, #28]
 80034f8:	005b      	lsls	r3, r3, #1
 80034fa:	2203      	movs	r2, #3
 80034fc:	fa02 f303 	lsl.w	r3, r2, r3
 8003500:	43db      	mvns	r3, r3
 8003502:	69ba      	ldr	r2, [r7, #24]
 8003504:	4013      	ands	r3, r2
 8003506:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003508:	683b      	ldr	r3, [r7, #0]
 800350a:	689a      	ldr	r2, [r3, #8]
 800350c:	69fb      	ldr	r3, [r7, #28]
 800350e:	005b      	lsls	r3, r3, #1
 8003510:	fa02 f303 	lsl.w	r3, r2, r3
 8003514:	69ba      	ldr	r2, [r7, #24]
 8003516:	4313      	orrs	r3, r2
 8003518:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	69ba      	ldr	r2, [r7, #24]
 800351e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003520:	683b      	ldr	r3, [r7, #0]
 8003522:	685b      	ldr	r3, [r3, #4]
 8003524:	f003 0303 	and.w	r3, r3, #3
 8003528:	2b02      	cmp	r3, #2
 800352a:	d123      	bne.n	8003574 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800352c:	69fb      	ldr	r3, [r7, #28]
 800352e:	08da      	lsrs	r2, r3, #3
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	3208      	adds	r2, #8
 8003534:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003538:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800353a:	69fb      	ldr	r3, [r7, #28]
 800353c:	f003 0307 	and.w	r3, r3, #7
 8003540:	009b      	lsls	r3, r3, #2
 8003542:	220f      	movs	r2, #15
 8003544:	fa02 f303 	lsl.w	r3, r2, r3
 8003548:	43db      	mvns	r3, r3
 800354a:	69ba      	ldr	r2, [r7, #24]
 800354c:	4013      	ands	r3, r2
 800354e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003550:	683b      	ldr	r3, [r7, #0]
 8003552:	691a      	ldr	r2, [r3, #16]
 8003554:	69fb      	ldr	r3, [r7, #28]
 8003556:	f003 0307 	and.w	r3, r3, #7
 800355a:	009b      	lsls	r3, r3, #2
 800355c:	fa02 f303 	lsl.w	r3, r2, r3
 8003560:	69ba      	ldr	r2, [r7, #24]
 8003562:	4313      	orrs	r3, r2
 8003564:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003566:	69fb      	ldr	r3, [r7, #28]
 8003568:	08da      	lsrs	r2, r3, #3
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	3208      	adds	r2, #8
 800356e:	69b9      	ldr	r1, [r7, #24]
 8003570:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	681b      	ldr	r3, [r3, #0]
 8003578:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800357a:	69fb      	ldr	r3, [r7, #28]
 800357c:	005b      	lsls	r3, r3, #1
 800357e:	2203      	movs	r2, #3
 8003580:	fa02 f303 	lsl.w	r3, r2, r3
 8003584:	43db      	mvns	r3, r3
 8003586:	69ba      	ldr	r2, [r7, #24]
 8003588:	4013      	ands	r3, r2
 800358a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800358c:	683b      	ldr	r3, [r7, #0]
 800358e:	685b      	ldr	r3, [r3, #4]
 8003590:	f003 0203 	and.w	r2, r3, #3
 8003594:	69fb      	ldr	r3, [r7, #28]
 8003596:	005b      	lsls	r3, r3, #1
 8003598:	fa02 f303 	lsl.w	r3, r2, r3
 800359c:	69ba      	ldr	r2, [r7, #24]
 800359e:	4313      	orrs	r3, r2
 80035a0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	69ba      	ldr	r2, [r7, #24]
 80035a6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80035a8:	683b      	ldr	r3, [r7, #0]
 80035aa:	685b      	ldr	r3, [r3, #4]
 80035ac:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80035b0:	2b00      	cmp	r3, #0
 80035b2:	f000 80ae 	beq.w	8003712 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80035b6:	2300      	movs	r3, #0
 80035b8:	60fb      	str	r3, [r7, #12]
 80035ba:	4b5d      	ldr	r3, [pc, #372]	@ (8003730 <HAL_GPIO_Init+0x300>)
 80035bc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80035be:	4a5c      	ldr	r2, [pc, #368]	@ (8003730 <HAL_GPIO_Init+0x300>)
 80035c0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80035c4:	6453      	str	r3, [r2, #68]	@ 0x44
 80035c6:	4b5a      	ldr	r3, [pc, #360]	@ (8003730 <HAL_GPIO_Init+0x300>)
 80035c8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80035ca:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80035ce:	60fb      	str	r3, [r7, #12]
 80035d0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80035d2:	4a58      	ldr	r2, [pc, #352]	@ (8003734 <HAL_GPIO_Init+0x304>)
 80035d4:	69fb      	ldr	r3, [r7, #28]
 80035d6:	089b      	lsrs	r3, r3, #2
 80035d8:	3302      	adds	r3, #2
 80035da:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80035de:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80035e0:	69fb      	ldr	r3, [r7, #28]
 80035e2:	f003 0303 	and.w	r3, r3, #3
 80035e6:	009b      	lsls	r3, r3, #2
 80035e8:	220f      	movs	r2, #15
 80035ea:	fa02 f303 	lsl.w	r3, r2, r3
 80035ee:	43db      	mvns	r3, r3
 80035f0:	69ba      	ldr	r2, [r7, #24]
 80035f2:	4013      	ands	r3, r2
 80035f4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	4a4f      	ldr	r2, [pc, #316]	@ (8003738 <HAL_GPIO_Init+0x308>)
 80035fa:	4293      	cmp	r3, r2
 80035fc:	d025      	beq.n	800364a <HAL_GPIO_Init+0x21a>
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	4a4e      	ldr	r2, [pc, #312]	@ (800373c <HAL_GPIO_Init+0x30c>)
 8003602:	4293      	cmp	r3, r2
 8003604:	d01f      	beq.n	8003646 <HAL_GPIO_Init+0x216>
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	4a4d      	ldr	r2, [pc, #308]	@ (8003740 <HAL_GPIO_Init+0x310>)
 800360a:	4293      	cmp	r3, r2
 800360c:	d019      	beq.n	8003642 <HAL_GPIO_Init+0x212>
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	4a4c      	ldr	r2, [pc, #304]	@ (8003744 <HAL_GPIO_Init+0x314>)
 8003612:	4293      	cmp	r3, r2
 8003614:	d013      	beq.n	800363e <HAL_GPIO_Init+0x20e>
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	4a4b      	ldr	r2, [pc, #300]	@ (8003748 <HAL_GPIO_Init+0x318>)
 800361a:	4293      	cmp	r3, r2
 800361c:	d00d      	beq.n	800363a <HAL_GPIO_Init+0x20a>
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	4a4a      	ldr	r2, [pc, #296]	@ (800374c <HAL_GPIO_Init+0x31c>)
 8003622:	4293      	cmp	r3, r2
 8003624:	d007      	beq.n	8003636 <HAL_GPIO_Init+0x206>
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	4a49      	ldr	r2, [pc, #292]	@ (8003750 <HAL_GPIO_Init+0x320>)
 800362a:	4293      	cmp	r3, r2
 800362c:	d101      	bne.n	8003632 <HAL_GPIO_Init+0x202>
 800362e:	2306      	movs	r3, #6
 8003630:	e00c      	b.n	800364c <HAL_GPIO_Init+0x21c>
 8003632:	2307      	movs	r3, #7
 8003634:	e00a      	b.n	800364c <HAL_GPIO_Init+0x21c>
 8003636:	2305      	movs	r3, #5
 8003638:	e008      	b.n	800364c <HAL_GPIO_Init+0x21c>
 800363a:	2304      	movs	r3, #4
 800363c:	e006      	b.n	800364c <HAL_GPIO_Init+0x21c>
 800363e:	2303      	movs	r3, #3
 8003640:	e004      	b.n	800364c <HAL_GPIO_Init+0x21c>
 8003642:	2302      	movs	r3, #2
 8003644:	e002      	b.n	800364c <HAL_GPIO_Init+0x21c>
 8003646:	2301      	movs	r3, #1
 8003648:	e000      	b.n	800364c <HAL_GPIO_Init+0x21c>
 800364a:	2300      	movs	r3, #0
 800364c:	69fa      	ldr	r2, [r7, #28]
 800364e:	f002 0203 	and.w	r2, r2, #3
 8003652:	0092      	lsls	r2, r2, #2
 8003654:	4093      	lsls	r3, r2
 8003656:	69ba      	ldr	r2, [r7, #24]
 8003658:	4313      	orrs	r3, r2
 800365a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800365c:	4935      	ldr	r1, [pc, #212]	@ (8003734 <HAL_GPIO_Init+0x304>)
 800365e:	69fb      	ldr	r3, [r7, #28]
 8003660:	089b      	lsrs	r3, r3, #2
 8003662:	3302      	adds	r3, #2
 8003664:	69ba      	ldr	r2, [r7, #24]
 8003666:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800366a:	4b3a      	ldr	r3, [pc, #232]	@ (8003754 <HAL_GPIO_Init+0x324>)
 800366c:	689b      	ldr	r3, [r3, #8]
 800366e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003670:	693b      	ldr	r3, [r7, #16]
 8003672:	43db      	mvns	r3, r3
 8003674:	69ba      	ldr	r2, [r7, #24]
 8003676:	4013      	ands	r3, r2
 8003678:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800367a:	683b      	ldr	r3, [r7, #0]
 800367c:	685b      	ldr	r3, [r3, #4]
 800367e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003682:	2b00      	cmp	r3, #0
 8003684:	d003      	beq.n	800368e <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8003686:	69ba      	ldr	r2, [r7, #24]
 8003688:	693b      	ldr	r3, [r7, #16]
 800368a:	4313      	orrs	r3, r2
 800368c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800368e:	4a31      	ldr	r2, [pc, #196]	@ (8003754 <HAL_GPIO_Init+0x324>)
 8003690:	69bb      	ldr	r3, [r7, #24]
 8003692:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003694:	4b2f      	ldr	r3, [pc, #188]	@ (8003754 <HAL_GPIO_Init+0x324>)
 8003696:	68db      	ldr	r3, [r3, #12]
 8003698:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800369a:	693b      	ldr	r3, [r7, #16]
 800369c:	43db      	mvns	r3, r3
 800369e:	69ba      	ldr	r2, [r7, #24]
 80036a0:	4013      	ands	r3, r2
 80036a2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80036a4:	683b      	ldr	r3, [r7, #0]
 80036a6:	685b      	ldr	r3, [r3, #4]
 80036a8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80036ac:	2b00      	cmp	r3, #0
 80036ae:	d003      	beq.n	80036b8 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 80036b0:	69ba      	ldr	r2, [r7, #24]
 80036b2:	693b      	ldr	r3, [r7, #16]
 80036b4:	4313      	orrs	r3, r2
 80036b6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80036b8:	4a26      	ldr	r2, [pc, #152]	@ (8003754 <HAL_GPIO_Init+0x324>)
 80036ba:	69bb      	ldr	r3, [r7, #24]
 80036bc:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80036be:	4b25      	ldr	r3, [pc, #148]	@ (8003754 <HAL_GPIO_Init+0x324>)
 80036c0:	685b      	ldr	r3, [r3, #4]
 80036c2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80036c4:	693b      	ldr	r3, [r7, #16]
 80036c6:	43db      	mvns	r3, r3
 80036c8:	69ba      	ldr	r2, [r7, #24]
 80036ca:	4013      	ands	r3, r2
 80036cc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80036ce:	683b      	ldr	r3, [r7, #0]
 80036d0:	685b      	ldr	r3, [r3, #4]
 80036d2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80036d6:	2b00      	cmp	r3, #0
 80036d8:	d003      	beq.n	80036e2 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 80036da:	69ba      	ldr	r2, [r7, #24]
 80036dc:	693b      	ldr	r3, [r7, #16]
 80036de:	4313      	orrs	r3, r2
 80036e0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80036e2:	4a1c      	ldr	r2, [pc, #112]	@ (8003754 <HAL_GPIO_Init+0x324>)
 80036e4:	69bb      	ldr	r3, [r7, #24]
 80036e6:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80036e8:	4b1a      	ldr	r3, [pc, #104]	@ (8003754 <HAL_GPIO_Init+0x324>)
 80036ea:	681b      	ldr	r3, [r3, #0]
 80036ec:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80036ee:	693b      	ldr	r3, [r7, #16]
 80036f0:	43db      	mvns	r3, r3
 80036f2:	69ba      	ldr	r2, [r7, #24]
 80036f4:	4013      	ands	r3, r2
 80036f6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80036f8:	683b      	ldr	r3, [r7, #0]
 80036fa:	685b      	ldr	r3, [r3, #4]
 80036fc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003700:	2b00      	cmp	r3, #0
 8003702:	d003      	beq.n	800370c <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8003704:	69ba      	ldr	r2, [r7, #24]
 8003706:	693b      	ldr	r3, [r7, #16]
 8003708:	4313      	orrs	r3, r2
 800370a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800370c:	4a11      	ldr	r2, [pc, #68]	@ (8003754 <HAL_GPIO_Init+0x324>)
 800370e:	69bb      	ldr	r3, [r7, #24]
 8003710:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003712:	69fb      	ldr	r3, [r7, #28]
 8003714:	3301      	adds	r3, #1
 8003716:	61fb      	str	r3, [r7, #28]
 8003718:	69fb      	ldr	r3, [r7, #28]
 800371a:	2b0f      	cmp	r3, #15
 800371c:	f67f ae96 	bls.w	800344c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003720:	bf00      	nop
 8003722:	bf00      	nop
 8003724:	3724      	adds	r7, #36	@ 0x24
 8003726:	46bd      	mov	sp, r7
 8003728:	f85d 7b04 	ldr.w	r7, [sp], #4
 800372c:	4770      	bx	lr
 800372e:	bf00      	nop
 8003730:	40023800 	.word	0x40023800
 8003734:	40013800 	.word	0x40013800
 8003738:	40020000 	.word	0x40020000
 800373c:	40020400 	.word	0x40020400
 8003740:	40020800 	.word	0x40020800
 8003744:	40020c00 	.word	0x40020c00
 8003748:	40021000 	.word	0x40021000
 800374c:	40021400 	.word	0x40021400
 8003750:	40021800 	.word	0x40021800
 8003754:	40013c00 	.word	0x40013c00

08003758 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003758:	b480      	push	{r7}
 800375a:	b083      	sub	sp, #12
 800375c:	af00      	add	r7, sp, #0
 800375e:	6078      	str	r0, [r7, #4]
 8003760:	460b      	mov	r3, r1
 8003762:	807b      	strh	r3, [r7, #2]
 8003764:	4613      	mov	r3, r2
 8003766:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003768:	787b      	ldrb	r3, [r7, #1]
 800376a:	2b00      	cmp	r3, #0
 800376c:	d003      	beq.n	8003776 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800376e:	887a      	ldrh	r2, [r7, #2]
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003774:	e003      	b.n	800377e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003776:	887b      	ldrh	r3, [r7, #2]
 8003778:	041a      	lsls	r2, r3, #16
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	619a      	str	r2, [r3, #24]
}
 800377e:	bf00      	nop
 8003780:	370c      	adds	r7, #12
 8003782:	46bd      	mov	sp, r7
 8003784:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003788:	4770      	bx	lr

0800378a <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800378a:	b480      	push	{r7}
 800378c:	b085      	sub	sp, #20
 800378e:	af00      	add	r7, sp, #0
 8003790:	6078      	str	r0, [r7, #4]
 8003792:	460b      	mov	r3, r1
 8003794:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	695b      	ldr	r3, [r3, #20]
 800379a:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800379c:	887a      	ldrh	r2, [r7, #2]
 800379e:	68fb      	ldr	r3, [r7, #12]
 80037a0:	4013      	ands	r3, r2
 80037a2:	041a      	lsls	r2, r3, #16
 80037a4:	68fb      	ldr	r3, [r7, #12]
 80037a6:	43d9      	mvns	r1, r3
 80037a8:	887b      	ldrh	r3, [r7, #2]
 80037aa:	400b      	ands	r3, r1
 80037ac:	431a      	orrs	r2, r3
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	619a      	str	r2, [r3, #24]
}
 80037b2:	bf00      	nop
 80037b4:	3714      	adds	r7, #20
 80037b6:	46bd      	mov	sp, r7
 80037b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037bc:	4770      	bx	lr
	...

080037c0 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80037c0:	b580      	push	{r7, lr}
 80037c2:	b082      	sub	sp, #8
 80037c4:	af00      	add	r7, sp, #0
 80037c6:	4603      	mov	r3, r0
 80037c8:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 80037ca:	4b08      	ldr	r3, [pc, #32]	@ (80037ec <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80037cc:	695a      	ldr	r2, [r3, #20]
 80037ce:	88fb      	ldrh	r3, [r7, #6]
 80037d0:	4013      	ands	r3, r2
 80037d2:	2b00      	cmp	r3, #0
 80037d4:	d006      	beq.n	80037e4 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80037d6:	4a05      	ldr	r2, [pc, #20]	@ (80037ec <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80037d8:	88fb      	ldrh	r3, [r7, #6]
 80037da:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80037dc:	88fb      	ldrh	r3, [r7, #6]
 80037de:	4618      	mov	r0, r3
 80037e0:	f7fe fb10 	bl	8001e04 <HAL_GPIO_EXTI_Callback>
  }
}
 80037e4:	bf00      	nop
 80037e6:	3708      	adds	r7, #8
 80037e8:	46bd      	mov	sp, r7
 80037ea:	bd80      	pop	{r7, pc}
 80037ec:	40013c00 	.word	0x40013c00

080037f0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80037f0:	b580      	push	{r7, lr}
 80037f2:	b084      	sub	sp, #16
 80037f4:	af00      	add	r7, sp, #0
 80037f6:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	2b00      	cmp	r3, #0
 80037fc:	d101      	bne.n	8003802 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80037fe:	2301      	movs	r3, #1
 8003800:	e12b      	b.n	8003a5a <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003808:	b2db      	uxtb	r3, r3
 800380a:	2b00      	cmp	r3, #0
 800380c:	d106      	bne.n	800381c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	2200      	movs	r2, #0
 8003812:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8003816:	6878      	ldr	r0, [r7, #4]
 8003818:	f7fd fd36 	bl	8001288 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	2224      	movs	r2, #36	@ 0x24
 8003820:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	681b      	ldr	r3, [r3, #0]
 8003828:	681a      	ldr	r2, [r3, #0]
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	f022 0201 	bic.w	r2, r2, #1
 8003832:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	681a      	ldr	r2, [r3, #0]
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003842:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	681a      	ldr	r2, [r3, #0]
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	681b      	ldr	r3, [r3, #0]
 800384e:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003852:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003854:	f001 f8e2 	bl	8004a1c <HAL_RCC_GetPCLK1Freq>
 8003858:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	685b      	ldr	r3, [r3, #4]
 800385e:	4a81      	ldr	r2, [pc, #516]	@ (8003a64 <HAL_I2C_Init+0x274>)
 8003860:	4293      	cmp	r3, r2
 8003862:	d807      	bhi.n	8003874 <HAL_I2C_Init+0x84>
 8003864:	68fb      	ldr	r3, [r7, #12]
 8003866:	4a80      	ldr	r2, [pc, #512]	@ (8003a68 <HAL_I2C_Init+0x278>)
 8003868:	4293      	cmp	r3, r2
 800386a:	bf94      	ite	ls
 800386c:	2301      	movls	r3, #1
 800386e:	2300      	movhi	r3, #0
 8003870:	b2db      	uxtb	r3, r3
 8003872:	e006      	b.n	8003882 <HAL_I2C_Init+0x92>
 8003874:	68fb      	ldr	r3, [r7, #12]
 8003876:	4a7d      	ldr	r2, [pc, #500]	@ (8003a6c <HAL_I2C_Init+0x27c>)
 8003878:	4293      	cmp	r3, r2
 800387a:	bf94      	ite	ls
 800387c:	2301      	movls	r3, #1
 800387e:	2300      	movhi	r3, #0
 8003880:	b2db      	uxtb	r3, r3
 8003882:	2b00      	cmp	r3, #0
 8003884:	d001      	beq.n	800388a <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8003886:	2301      	movs	r3, #1
 8003888:	e0e7      	b.n	8003a5a <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800388a:	68fb      	ldr	r3, [r7, #12]
 800388c:	4a78      	ldr	r2, [pc, #480]	@ (8003a70 <HAL_I2C_Init+0x280>)
 800388e:	fba2 2303 	umull	r2, r3, r2, r3
 8003892:	0c9b      	lsrs	r3, r3, #18
 8003894:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	681b      	ldr	r3, [r3, #0]
 800389a:	685b      	ldr	r3, [r3, #4]
 800389c:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	681b      	ldr	r3, [r3, #0]
 80038a4:	68ba      	ldr	r2, [r7, #8]
 80038a6:	430a      	orrs	r2, r1
 80038a8:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	681b      	ldr	r3, [r3, #0]
 80038ae:	6a1b      	ldr	r3, [r3, #32]
 80038b0:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	685b      	ldr	r3, [r3, #4]
 80038b8:	4a6a      	ldr	r2, [pc, #424]	@ (8003a64 <HAL_I2C_Init+0x274>)
 80038ba:	4293      	cmp	r3, r2
 80038bc:	d802      	bhi.n	80038c4 <HAL_I2C_Init+0xd4>
 80038be:	68bb      	ldr	r3, [r7, #8]
 80038c0:	3301      	adds	r3, #1
 80038c2:	e009      	b.n	80038d8 <HAL_I2C_Init+0xe8>
 80038c4:	68bb      	ldr	r3, [r7, #8]
 80038c6:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 80038ca:	fb02 f303 	mul.w	r3, r2, r3
 80038ce:	4a69      	ldr	r2, [pc, #420]	@ (8003a74 <HAL_I2C_Init+0x284>)
 80038d0:	fba2 2303 	umull	r2, r3, r2, r3
 80038d4:	099b      	lsrs	r3, r3, #6
 80038d6:	3301      	adds	r3, #1
 80038d8:	687a      	ldr	r2, [r7, #4]
 80038da:	6812      	ldr	r2, [r2, #0]
 80038dc:	430b      	orrs	r3, r1
 80038de:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	681b      	ldr	r3, [r3, #0]
 80038e4:	69db      	ldr	r3, [r3, #28]
 80038e6:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 80038ea:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	685b      	ldr	r3, [r3, #4]
 80038f2:	495c      	ldr	r1, [pc, #368]	@ (8003a64 <HAL_I2C_Init+0x274>)
 80038f4:	428b      	cmp	r3, r1
 80038f6:	d819      	bhi.n	800392c <HAL_I2C_Init+0x13c>
 80038f8:	68fb      	ldr	r3, [r7, #12]
 80038fa:	1e59      	subs	r1, r3, #1
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	685b      	ldr	r3, [r3, #4]
 8003900:	005b      	lsls	r3, r3, #1
 8003902:	fbb1 f3f3 	udiv	r3, r1, r3
 8003906:	1c59      	adds	r1, r3, #1
 8003908:	f640 73fc 	movw	r3, #4092	@ 0xffc
 800390c:	400b      	ands	r3, r1
 800390e:	2b00      	cmp	r3, #0
 8003910:	d00a      	beq.n	8003928 <HAL_I2C_Init+0x138>
 8003912:	68fb      	ldr	r3, [r7, #12]
 8003914:	1e59      	subs	r1, r3, #1
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	685b      	ldr	r3, [r3, #4]
 800391a:	005b      	lsls	r3, r3, #1
 800391c:	fbb1 f3f3 	udiv	r3, r1, r3
 8003920:	3301      	adds	r3, #1
 8003922:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003926:	e051      	b.n	80039cc <HAL_I2C_Init+0x1dc>
 8003928:	2304      	movs	r3, #4
 800392a:	e04f      	b.n	80039cc <HAL_I2C_Init+0x1dc>
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	689b      	ldr	r3, [r3, #8]
 8003930:	2b00      	cmp	r3, #0
 8003932:	d111      	bne.n	8003958 <HAL_I2C_Init+0x168>
 8003934:	68fb      	ldr	r3, [r7, #12]
 8003936:	1e58      	subs	r0, r3, #1
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	6859      	ldr	r1, [r3, #4]
 800393c:	460b      	mov	r3, r1
 800393e:	005b      	lsls	r3, r3, #1
 8003940:	440b      	add	r3, r1
 8003942:	fbb0 f3f3 	udiv	r3, r0, r3
 8003946:	3301      	adds	r3, #1
 8003948:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800394c:	2b00      	cmp	r3, #0
 800394e:	bf0c      	ite	eq
 8003950:	2301      	moveq	r3, #1
 8003952:	2300      	movne	r3, #0
 8003954:	b2db      	uxtb	r3, r3
 8003956:	e012      	b.n	800397e <HAL_I2C_Init+0x18e>
 8003958:	68fb      	ldr	r3, [r7, #12]
 800395a:	1e58      	subs	r0, r3, #1
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	6859      	ldr	r1, [r3, #4]
 8003960:	460b      	mov	r3, r1
 8003962:	009b      	lsls	r3, r3, #2
 8003964:	440b      	add	r3, r1
 8003966:	0099      	lsls	r1, r3, #2
 8003968:	440b      	add	r3, r1
 800396a:	fbb0 f3f3 	udiv	r3, r0, r3
 800396e:	3301      	adds	r3, #1
 8003970:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003974:	2b00      	cmp	r3, #0
 8003976:	bf0c      	ite	eq
 8003978:	2301      	moveq	r3, #1
 800397a:	2300      	movne	r3, #0
 800397c:	b2db      	uxtb	r3, r3
 800397e:	2b00      	cmp	r3, #0
 8003980:	d001      	beq.n	8003986 <HAL_I2C_Init+0x196>
 8003982:	2301      	movs	r3, #1
 8003984:	e022      	b.n	80039cc <HAL_I2C_Init+0x1dc>
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	689b      	ldr	r3, [r3, #8]
 800398a:	2b00      	cmp	r3, #0
 800398c:	d10e      	bne.n	80039ac <HAL_I2C_Init+0x1bc>
 800398e:	68fb      	ldr	r3, [r7, #12]
 8003990:	1e58      	subs	r0, r3, #1
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	6859      	ldr	r1, [r3, #4]
 8003996:	460b      	mov	r3, r1
 8003998:	005b      	lsls	r3, r3, #1
 800399a:	440b      	add	r3, r1
 800399c:	fbb0 f3f3 	udiv	r3, r0, r3
 80039a0:	3301      	adds	r3, #1
 80039a2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80039a6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80039aa:	e00f      	b.n	80039cc <HAL_I2C_Init+0x1dc>
 80039ac:	68fb      	ldr	r3, [r7, #12]
 80039ae:	1e58      	subs	r0, r3, #1
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	6859      	ldr	r1, [r3, #4]
 80039b4:	460b      	mov	r3, r1
 80039b6:	009b      	lsls	r3, r3, #2
 80039b8:	440b      	add	r3, r1
 80039ba:	0099      	lsls	r1, r3, #2
 80039bc:	440b      	add	r3, r1
 80039be:	fbb0 f3f3 	udiv	r3, r0, r3
 80039c2:	3301      	adds	r3, #1
 80039c4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80039c8:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80039cc:	6879      	ldr	r1, [r7, #4]
 80039ce:	6809      	ldr	r1, [r1, #0]
 80039d0:	4313      	orrs	r3, r2
 80039d2:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	681b      	ldr	r3, [r3, #0]
 80039d8:	681b      	ldr	r3, [r3, #0]
 80039da:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	69da      	ldr	r2, [r3, #28]
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	6a1b      	ldr	r3, [r3, #32]
 80039e6:	431a      	orrs	r2, r3
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	430a      	orrs	r2, r1
 80039ee:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	681b      	ldr	r3, [r3, #0]
 80039f4:	689b      	ldr	r3, [r3, #8]
 80039f6:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 80039fa:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80039fe:	687a      	ldr	r2, [r7, #4]
 8003a00:	6911      	ldr	r1, [r2, #16]
 8003a02:	687a      	ldr	r2, [r7, #4]
 8003a04:	68d2      	ldr	r2, [r2, #12]
 8003a06:	4311      	orrs	r1, r2
 8003a08:	687a      	ldr	r2, [r7, #4]
 8003a0a:	6812      	ldr	r2, [r2, #0]
 8003a0c:	430b      	orrs	r3, r1
 8003a0e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	681b      	ldr	r3, [r3, #0]
 8003a14:	68db      	ldr	r3, [r3, #12]
 8003a16:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	695a      	ldr	r2, [r3, #20]
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	699b      	ldr	r3, [r3, #24]
 8003a22:	431a      	orrs	r2, r3
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	681b      	ldr	r3, [r3, #0]
 8003a28:	430a      	orrs	r2, r1
 8003a2a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	681b      	ldr	r3, [r3, #0]
 8003a30:	681a      	ldr	r2, [r3, #0]
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	681b      	ldr	r3, [r3, #0]
 8003a36:	f042 0201 	orr.w	r2, r2, #1
 8003a3a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	2200      	movs	r2, #0
 8003a40:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	2220      	movs	r2, #32
 8003a46:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	2200      	movs	r2, #0
 8003a4e:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	2200      	movs	r2, #0
 8003a54:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8003a58:	2300      	movs	r3, #0
}
 8003a5a:	4618      	mov	r0, r3
 8003a5c:	3710      	adds	r7, #16
 8003a5e:	46bd      	mov	sp, r7
 8003a60:	bd80      	pop	{r7, pc}
 8003a62:	bf00      	nop
 8003a64:	000186a0 	.word	0x000186a0
 8003a68:	001e847f 	.word	0x001e847f
 8003a6c:	003d08ff 	.word	0x003d08ff
 8003a70:	431bde83 	.word	0x431bde83
 8003a74:	10624dd3 	.word	0x10624dd3

08003a78 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003a78:	b580      	push	{r7, lr}
 8003a7a:	b088      	sub	sp, #32
 8003a7c:	af02      	add	r7, sp, #8
 8003a7e:	60f8      	str	r0, [r7, #12]
 8003a80:	4608      	mov	r0, r1
 8003a82:	4611      	mov	r1, r2
 8003a84:	461a      	mov	r2, r3
 8003a86:	4603      	mov	r3, r0
 8003a88:	817b      	strh	r3, [r7, #10]
 8003a8a:	460b      	mov	r3, r1
 8003a8c:	813b      	strh	r3, [r7, #8]
 8003a8e:	4613      	mov	r3, r2
 8003a90:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003a92:	f7ff f823 	bl	8002adc <HAL_GetTick>
 8003a96:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003a98:	68fb      	ldr	r3, [r7, #12]
 8003a9a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003a9e:	b2db      	uxtb	r3, r3
 8003aa0:	2b20      	cmp	r3, #32
 8003aa2:	f040 80d9 	bne.w	8003c58 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003aa6:	697b      	ldr	r3, [r7, #20]
 8003aa8:	9300      	str	r3, [sp, #0]
 8003aaa:	2319      	movs	r3, #25
 8003aac:	2201      	movs	r2, #1
 8003aae:	496d      	ldr	r1, [pc, #436]	@ (8003c64 <HAL_I2C_Mem_Write+0x1ec>)
 8003ab0:	68f8      	ldr	r0, [r7, #12]
 8003ab2:	f000 fc8b 	bl	80043cc <I2C_WaitOnFlagUntilTimeout>
 8003ab6:	4603      	mov	r3, r0
 8003ab8:	2b00      	cmp	r3, #0
 8003aba:	d001      	beq.n	8003ac0 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8003abc:	2302      	movs	r3, #2
 8003abe:	e0cc      	b.n	8003c5a <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003ac0:	68fb      	ldr	r3, [r7, #12]
 8003ac2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003ac6:	2b01      	cmp	r3, #1
 8003ac8:	d101      	bne.n	8003ace <HAL_I2C_Mem_Write+0x56>
 8003aca:	2302      	movs	r3, #2
 8003acc:	e0c5      	b.n	8003c5a <HAL_I2C_Mem_Write+0x1e2>
 8003ace:	68fb      	ldr	r3, [r7, #12]
 8003ad0:	2201      	movs	r2, #1
 8003ad2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003ad6:	68fb      	ldr	r3, [r7, #12]
 8003ad8:	681b      	ldr	r3, [r3, #0]
 8003ada:	681b      	ldr	r3, [r3, #0]
 8003adc:	f003 0301 	and.w	r3, r3, #1
 8003ae0:	2b01      	cmp	r3, #1
 8003ae2:	d007      	beq.n	8003af4 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003ae4:	68fb      	ldr	r3, [r7, #12]
 8003ae6:	681b      	ldr	r3, [r3, #0]
 8003ae8:	681a      	ldr	r2, [r3, #0]
 8003aea:	68fb      	ldr	r3, [r7, #12]
 8003aec:	681b      	ldr	r3, [r3, #0]
 8003aee:	f042 0201 	orr.w	r2, r2, #1
 8003af2:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003af4:	68fb      	ldr	r3, [r7, #12]
 8003af6:	681b      	ldr	r3, [r3, #0]
 8003af8:	681a      	ldr	r2, [r3, #0]
 8003afa:	68fb      	ldr	r3, [r7, #12]
 8003afc:	681b      	ldr	r3, [r3, #0]
 8003afe:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003b02:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8003b04:	68fb      	ldr	r3, [r7, #12]
 8003b06:	2221      	movs	r2, #33	@ 0x21
 8003b08:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003b0c:	68fb      	ldr	r3, [r7, #12]
 8003b0e:	2240      	movs	r2, #64	@ 0x40
 8003b10:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003b14:	68fb      	ldr	r3, [r7, #12]
 8003b16:	2200      	movs	r2, #0
 8003b18:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003b1a:	68fb      	ldr	r3, [r7, #12]
 8003b1c:	6a3a      	ldr	r2, [r7, #32]
 8003b1e:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8003b20:	68fb      	ldr	r3, [r7, #12]
 8003b22:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8003b24:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003b26:	68fb      	ldr	r3, [r7, #12]
 8003b28:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003b2a:	b29a      	uxth	r2, r3
 8003b2c:	68fb      	ldr	r3, [r7, #12]
 8003b2e:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003b30:	68fb      	ldr	r3, [r7, #12]
 8003b32:	4a4d      	ldr	r2, [pc, #308]	@ (8003c68 <HAL_I2C_Mem_Write+0x1f0>)
 8003b34:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003b36:	88f8      	ldrh	r0, [r7, #6]
 8003b38:	893a      	ldrh	r2, [r7, #8]
 8003b3a:	8979      	ldrh	r1, [r7, #10]
 8003b3c:	697b      	ldr	r3, [r7, #20]
 8003b3e:	9301      	str	r3, [sp, #4]
 8003b40:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003b42:	9300      	str	r3, [sp, #0]
 8003b44:	4603      	mov	r3, r0
 8003b46:	68f8      	ldr	r0, [r7, #12]
 8003b48:	f000 fac2 	bl	80040d0 <I2C_RequestMemoryWrite>
 8003b4c:	4603      	mov	r3, r0
 8003b4e:	2b00      	cmp	r3, #0
 8003b50:	d052      	beq.n	8003bf8 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8003b52:	2301      	movs	r3, #1
 8003b54:	e081      	b.n	8003c5a <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003b56:	697a      	ldr	r2, [r7, #20]
 8003b58:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003b5a:	68f8      	ldr	r0, [r7, #12]
 8003b5c:	f000 fd50 	bl	8004600 <I2C_WaitOnTXEFlagUntilTimeout>
 8003b60:	4603      	mov	r3, r0
 8003b62:	2b00      	cmp	r3, #0
 8003b64:	d00d      	beq.n	8003b82 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003b66:	68fb      	ldr	r3, [r7, #12]
 8003b68:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b6a:	2b04      	cmp	r3, #4
 8003b6c:	d107      	bne.n	8003b7e <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003b6e:	68fb      	ldr	r3, [r7, #12]
 8003b70:	681b      	ldr	r3, [r3, #0]
 8003b72:	681a      	ldr	r2, [r3, #0]
 8003b74:	68fb      	ldr	r3, [r7, #12]
 8003b76:	681b      	ldr	r3, [r3, #0]
 8003b78:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003b7c:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003b7e:	2301      	movs	r3, #1
 8003b80:	e06b      	b.n	8003c5a <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003b82:	68fb      	ldr	r3, [r7, #12]
 8003b84:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b86:	781a      	ldrb	r2, [r3, #0]
 8003b88:	68fb      	ldr	r3, [r7, #12]
 8003b8a:	681b      	ldr	r3, [r3, #0]
 8003b8c:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003b8e:	68fb      	ldr	r3, [r7, #12]
 8003b90:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b92:	1c5a      	adds	r2, r3, #1
 8003b94:	68fb      	ldr	r3, [r7, #12]
 8003b96:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 8003b98:	68fb      	ldr	r3, [r7, #12]
 8003b9a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003b9c:	3b01      	subs	r3, #1
 8003b9e:	b29a      	uxth	r2, r3
 8003ba0:	68fb      	ldr	r3, [r7, #12]
 8003ba2:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8003ba4:	68fb      	ldr	r3, [r7, #12]
 8003ba6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003ba8:	b29b      	uxth	r3, r3
 8003baa:	3b01      	subs	r3, #1
 8003bac:	b29a      	uxth	r2, r3
 8003bae:	68fb      	ldr	r3, [r7, #12]
 8003bb0:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8003bb2:	68fb      	ldr	r3, [r7, #12]
 8003bb4:	681b      	ldr	r3, [r3, #0]
 8003bb6:	695b      	ldr	r3, [r3, #20]
 8003bb8:	f003 0304 	and.w	r3, r3, #4
 8003bbc:	2b04      	cmp	r3, #4
 8003bbe:	d11b      	bne.n	8003bf8 <HAL_I2C_Mem_Write+0x180>
 8003bc0:	68fb      	ldr	r3, [r7, #12]
 8003bc2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003bc4:	2b00      	cmp	r3, #0
 8003bc6:	d017      	beq.n	8003bf8 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003bc8:	68fb      	ldr	r3, [r7, #12]
 8003bca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003bcc:	781a      	ldrb	r2, [r3, #0]
 8003bce:	68fb      	ldr	r3, [r7, #12]
 8003bd0:	681b      	ldr	r3, [r3, #0]
 8003bd2:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003bd4:	68fb      	ldr	r3, [r7, #12]
 8003bd6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003bd8:	1c5a      	adds	r2, r3, #1
 8003bda:	68fb      	ldr	r3, [r7, #12]
 8003bdc:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8003bde:	68fb      	ldr	r3, [r7, #12]
 8003be0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003be2:	3b01      	subs	r3, #1
 8003be4:	b29a      	uxth	r2, r3
 8003be6:	68fb      	ldr	r3, [r7, #12]
 8003be8:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8003bea:	68fb      	ldr	r3, [r7, #12]
 8003bec:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003bee:	b29b      	uxth	r3, r3
 8003bf0:	3b01      	subs	r3, #1
 8003bf2:	b29a      	uxth	r2, r3
 8003bf4:	68fb      	ldr	r3, [r7, #12]
 8003bf6:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8003bf8:	68fb      	ldr	r3, [r7, #12]
 8003bfa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003bfc:	2b00      	cmp	r3, #0
 8003bfe:	d1aa      	bne.n	8003b56 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003c00:	697a      	ldr	r2, [r7, #20]
 8003c02:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003c04:	68f8      	ldr	r0, [r7, #12]
 8003c06:	f000 fd43 	bl	8004690 <I2C_WaitOnBTFFlagUntilTimeout>
 8003c0a:	4603      	mov	r3, r0
 8003c0c:	2b00      	cmp	r3, #0
 8003c0e:	d00d      	beq.n	8003c2c <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003c10:	68fb      	ldr	r3, [r7, #12]
 8003c12:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c14:	2b04      	cmp	r3, #4
 8003c16:	d107      	bne.n	8003c28 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003c18:	68fb      	ldr	r3, [r7, #12]
 8003c1a:	681b      	ldr	r3, [r3, #0]
 8003c1c:	681a      	ldr	r2, [r3, #0]
 8003c1e:	68fb      	ldr	r3, [r7, #12]
 8003c20:	681b      	ldr	r3, [r3, #0]
 8003c22:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003c26:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003c28:	2301      	movs	r3, #1
 8003c2a:	e016      	b.n	8003c5a <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003c2c:	68fb      	ldr	r3, [r7, #12]
 8003c2e:	681b      	ldr	r3, [r3, #0]
 8003c30:	681a      	ldr	r2, [r3, #0]
 8003c32:	68fb      	ldr	r3, [r7, #12]
 8003c34:	681b      	ldr	r3, [r3, #0]
 8003c36:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003c3a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003c3c:	68fb      	ldr	r3, [r7, #12]
 8003c3e:	2220      	movs	r2, #32
 8003c40:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003c44:	68fb      	ldr	r3, [r7, #12]
 8003c46:	2200      	movs	r2, #0
 8003c48:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003c4c:	68fb      	ldr	r3, [r7, #12]
 8003c4e:	2200      	movs	r2, #0
 8003c50:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8003c54:	2300      	movs	r3, #0
 8003c56:	e000      	b.n	8003c5a <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8003c58:	2302      	movs	r3, #2
  }
}
 8003c5a:	4618      	mov	r0, r3
 8003c5c:	3718      	adds	r7, #24
 8003c5e:	46bd      	mov	sp, r7
 8003c60:	bd80      	pop	{r7, pc}
 8003c62:	bf00      	nop
 8003c64:	00100002 	.word	0x00100002
 8003c68:	ffff0000 	.word	0xffff0000

08003c6c <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003c6c:	b580      	push	{r7, lr}
 8003c6e:	b08c      	sub	sp, #48	@ 0x30
 8003c70:	af02      	add	r7, sp, #8
 8003c72:	60f8      	str	r0, [r7, #12]
 8003c74:	4608      	mov	r0, r1
 8003c76:	4611      	mov	r1, r2
 8003c78:	461a      	mov	r2, r3
 8003c7a:	4603      	mov	r3, r0
 8003c7c:	817b      	strh	r3, [r7, #10]
 8003c7e:	460b      	mov	r3, r1
 8003c80:	813b      	strh	r3, [r7, #8]
 8003c82:	4613      	mov	r3, r2
 8003c84:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003c86:	f7fe ff29 	bl	8002adc <HAL_GetTick>
 8003c8a:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003c8c:	68fb      	ldr	r3, [r7, #12]
 8003c8e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003c92:	b2db      	uxtb	r3, r3
 8003c94:	2b20      	cmp	r3, #32
 8003c96:	f040 8214 	bne.w	80040c2 <HAL_I2C_Mem_Read+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003c9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c9c:	9300      	str	r3, [sp, #0]
 8003c9e:	2319      	movs	r3, #25
 8003ca0:	2201      	movs	r2, #1
 8003ca2:	497b      	ldr	r1, [pc, #492]	@ (8003e90 <HAL_I2C_Mem_Read+0x224>)
 8003ca4:	68f8      	ldr	r0, [r7, #12]
 8003ca6:	f000 fb91 	bl	80043cc <I2C_WaitOnFlagUntilTimeout>
 8003caa:	4603      	mov	r3, r0
 8003cac:	2b00      	cmp	r3, #0
 8003cae:	d001      	beq.n	8003cb4 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8003cb0:	2302      	movs	r3, #2
 8003cb2:	e207      	b.n	80040c4 <HAL_I2C_Mem_Read+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003cb4:	68fb      	ldr	r3, [r7, #12]
 8003cb6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003cba:	2b01      	cmp	r3, #1
 8003cbc:	d101      	bne.n	8003cc2 <HAL_I2C_Mem_Read+0x56>
 8003cbe:	2302      	movs	r3, #2
 8003cc0:	e200      	b.n	80040c4 <HAL_I2C_Mem_Read+0x458>
 8003cc2:	68fb      	ldr	r3, [r7, #12]
 8003cc4:	2201      	movs	r2, #1
 8003cc6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003cca:	68fb      	ldr	r3, [r7, #12]
 8003ccc:	681b      	ldr	r3, [r3, #0]
 8003cce:	681b      	ldr	r3, [r3, #0]
 8003cd0:	f003 0301 	and.w	r3, r3, #1
 8003cd4:	2b01      	cmp	r3, #1
 8003cd6:	d007      	beq.n	8003ce8 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003cd8:	68fb      	ldr	r3, [r7, #12]
 8003cda:	681b      	ldr	r3, [r3, #0]
 8003cdc:	681a      	ldr	r2, [r3, #0]
 8003cde:	68fb      	ldr	r3, [r7, #12]
 8003ce0:	681b      	ldr	r3, [r3, #0]
 8003ce2:	f042 0201 	orr.w	r2, r2, #1
 8003ce6:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003ce8:	68fb      	ldr	r3, [r7, #12]
 8003cea:	681b      	ldr	r3, [r3, #0]
 8003cec:	681a      	ldr	r2, [r3, #0]
 8003cee:	68fb      	ldr	r3, [r7, #12]
 8003cf0:	681b      	ldr	r3, [r3, #0]
 8003cf2:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003cf6:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8003cf8:	68fb      	ldr	r3, [r7, #12]
 8003cfa:	2222      	movs	r2, #34	@ 0x22
 8003cfc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003d00:	68fb      	ldr	r3, [r7, #12]
 8003d02:	2240      	movs	r2, #64	@ 0x40
 8003d04:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003d08:	68fb      	ldr	r3, [r7, #12]
 8003d0a:	2200      	movs	r2, #0
 8003d0c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003d0e:	68fb      	ldr	r3, [r7, #12]
 8003d10:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003d12:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8003d14:	68fb      	ldr	r3, [r7, #12]
 8003d16:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8003d18:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003d1a:	68fb      	ldr	r3, [r7, #12]
 8003d1c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003d1e:	b29a      	uxth	r2, r3
 8003d20:	68fb      	ldr	r3, [r7, #12]
 8003d22:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003d24:	68fb      	ldr	r3, [r7, #12]
 8003d26:	4a5b      	ldr	r2, [pc, #364]	@ (8003e94 <HAL_I2C_Mem_Read+0x228>)
 8003d28:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003d2a:	88f8      	ldrh	r0, [r7, #6]
 8003d2c:	893a      	ldrh	r2, [r7, #8]
 8003d2e:	8979      	ldrh	r1, [r7, #10]
 8003d30:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d32:	9301      	str	r3, [sp, #4]
 8003d34:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003d36:	9300      	str	r3, [sp, #0]
 8003d38:	4603      	mov	r3, r0
 8003d3a:	68f8      	ldr	r0, [r7, #12]
 8003d3c:	f000 fa5e 	bl	80041fc <I2C_RequestMemoryRead>
 8003d40:	4603      	mov	r3, r0
 8003d42:	2b00      	cmp	r3, #0
 8003d44:	d001      	beq.n	8003d4a <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8003d46:	2301      	movs	r3, #1
 8003d48:	e1bc      	b.n	80040c4 <HAL_I2C_Mem_Read+0x458>
    }

    if (hi2c->XferSize == 0U)
 8003d4a:	68fb      	ldr	r3, [r7, #12]
 8003d4c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003d4e:	2b00      	cmp	r3, #0
 8003d50:	d113      	bne.n	8003d7a <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003d52:	2300      	movs	r3, #0
 8003d54:	623b      	str	r3, [r7, #32]
 8003d56:	68fb      	ldr	r3, [r7, #12]
 8003d58:	681b      	ldr	r3, [r3, #0]
 8003d5a:	695b      	ldr	r3, [r3, #20]
 8003d5c:	623b      	str	r3, [r7, #32]
 8003d5e:	68fb      	ldr	r3, [r7, #12]
 8003d60:	681b      	ldr	r3, [r3, #0]
 8003d62:	699b      	ldr	r3, [r3, #24]
 8003d64:	623b      	str	r3, [r7, #32]
 8003d66:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003d68:	68fb      	ldr	r3, [r7, #12]
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	681a      	ldr	r2, [r3, #0]
 8003d6e:	68fb      	ldr	r3, [r7, #12]
 8003d70:	681b      	ldr	r3, [r3, #0]
 8003d72:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003d76:	601a      	str	r2, [r3, #0]
 8003d78:	e190      	b.n	800409c <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 1U)
 8003d7a:	68fb      	ldr	r3, [r7, #12]
 8003d7c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003d7e:	2b01      	cmp	r3, #1
 8003d80:	d11b      	bne.n	8003dba <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003d82:	68fb      	ldr	r3, [r7, #12]
 8003d84:	681b      	ldr	r3, [r3, #0]
 8003d86:	681a      	ldr	r2, [r3, #0]
 8003d88:	68fb      	ldr	r3, [r7, #12]
 8003d8a:	681b      	ldr	r3, [r3, #0]
 8003d8c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003d90:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003d92:	2300      	movs	r3, #0
 8003d94:	61fb      	str	r3, [r7, #28]
 8003d96:	68fb      	ldr	r3, [r7, #12]
 8003d98:	681b      	ldr	r3, [r3, #0]
 8003d9a:	695b      	ldr	r3, [r3, #20]
 8003d9c:	61fb      	str	r3, [r7, #28]
 8003d9e:	68fb      	ldr	r3, [r7, #12]
 8003da0:	681b      	ldr	r3, [r3, #0]
 8003da2:	699b      	ldr	r3, [r3, #24]
 8003da4:	61fb      	str	r3, [r7, #28]
 8003da6:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003da8:	68fb      	ldr	r3, [r7, #12]
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	681a      	ldr	r2, [r3, #0]
 8003dae:	68fb      	ldr	r3, [r7, #12]
 8003db0:	681b      	ldr	r3, [r3, #0]
 8003db2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003db6:	601a      	str	r2, [r3, #0]
 8003db8:	e170      	b.n	800409c <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 2U)
 8003dba:	68fb      	ldr	r3, [r7, #12]
 8003dbc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003dbe:	2b02      	cmp	r3, #2
 8003dc0:	d11b      	bne.n	8003dfa <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003dc2:	68fb      	ldr	r3, [r7, #12]
 8003dc4:	681b      	ldr	r3, [r3, #0]
 8003dc6:	681a      	ldr	r2, [r3, #0]
 8003dc8:	68fb      	ldr	r3, [r7, #12]
 8003dca:	681b      	ldr	r3, [r3, #0]
 8003dcc:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003dd0:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003dd2:	68fb      	ldr	r3, [r7, #12]
 8003dd4:	681b      	ldr	r3, [r3, #0]
 8003dd6:	681a      	ldr	r2, [r3, #0]
 8003dd8:	68fb      	ldr	r3, [r7, #12]
 8003dda:	681b      	ldr	r3, [r3, #0]
 8003ddc:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003de0:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003de2:	2300      	movs	r3, #0
 8003de4:	61bb      	str	r3, [r7, #24]
 8003de6:	68fb      	ldr	r3, [r7, #12]
 8003de8:	681b      	ldr	r3, [r3, #0]
 8003dea:	695b      	ldr	r3, [r3, #20]
 8003dec:	61bb      	str	r3, [r7, #24]
 8003dee:	68fb      	ldr	r3, [r7, #12]
 8003df0:	681b      	ldr	r3, [r3, #0]
 8003df2:	699b      	ldr	r3, [r3, #24]
 8003df4:	61bb      	str	r3, [r7, #24]
 8003df6:	69bb      	ldr	r3, [r7, #24]
 8003df8:	e150      	b.n	800409c <HAL_I2C_Mem_Read+0x430>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003dfa:	2300      	movs	r3, #0
 8003dfc:	617b      	str	r3, [r7, #20]
 8003dfe:	68fb      	ldr	r3, [r7, #12]
 8003e00:	681b      	ldr	r3, [r3, #0]
 8003e02:	695b      	ldr	r3, [r3, #20]
 8003e04:	617b      	str	r3, [r7, #20]
 8003e06:	68fb      	ldr	r3, [r7, #12]
 8003e08:	681b      	ldr	r3, [r3, #0]
 8003e0a:	699b      	ldr	r3, [r3, #24]
 8003e0c:	617b      	str	r3, [r7, #20]
 8003e0e:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8003e10:	e144      	b.n	800409c <HAL_I2C_Mem_Read+0x430>
    {
      if (hi2c->XferSize <= 3U)
 8003e12:	68fb      	ldr	r3, [r7, #12]
 8003e14:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003e16:	2b03      	cmp	r3, #3
 8003e18:	f200 80f1 	bhi.w	8003ffe <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8003e1c:	68fb      	ldr	r3, [r7, #12]
 8003e1e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003e20:	2b01      	cmp	r3, #1
 8003e22:	d123      	bne.n	8003e6c <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003e24:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003e26:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8003e28:	68f8      	ldr	r0, [r7, #12]
 8003e2a:	f000 fc79 	bl	8004720 <I2C_WaitOnRXNEFlagUntilTimeout>
 8003e2e:	4603      	mov	r3, r0
 8003e30:	2b00      	cmp	r3, #0
 8003e32:	d001      	beq.n	8003e38 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8003e34:	2301      	movs	r3, #1
 8003e36:	e145      	b.n	80040c4 <HAL_I2C_Mem_Read+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003e38:	68fb      	ldr	r3, [r7, #12]
 8003e3a:	681b      	ldr	r3, [r3, #0]
 8003e3c:	691a      	ldr	r2, [r3, #16]
 8003e3e:	68fb      	ldr	r3, [r7, #12]
 8003e40:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e42:	b2d2      	uxtb	r2, r2
 8003e44:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003e46:	68fb      	ldr	r3, [r7, #12]
 8003e48:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e4a:	1c5a      	adds	r2, r3, #1
 8003e4c:	68fb      	ldr	r3, [r7, #12]
 8003e4e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003e50:	68fb      	ldr	r3, [r7, #12]
 8003e52:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003e54:	3b01      	subs	r3, #1
 8003e56:	b29a      	uxth	r2, r3
 8003e58:	68fb      	ldr	r3, [r7, #12]
 8003e5a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003e5c:	68fb      	ldr	r3, [r7, #12]
 8003e5e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003e60:	b29b      	uxth	r3, r3
 8003e62:	3b01      	subs	r3, #1
 8003e64:	b29a      	uxth	r2, r3
 8003e66:	68fb      	ldr	r3, [r7, #12]
 8003e68:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8003e6a:	e117      	b.n	800409c <HAL_I2C_Mem_Read+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8003e6c:	68fb      	ldr	r3, [r7, #12]
 8003e6e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003e70:	2b02      	cmp	r3, #2
 8003e72:	d14e      	bne.n	8003f12 <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003e74:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e76:	9300      	str	r3, [sp, #0]
 8003e78:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003e7a:	2200      	movs	r2, #0
 8003e7c:	4906      	ldr	r1, [pc, #24]	@ (8003e98 <HAL_I2C_Mem_Read+0x22c>)
 8003e7e:	68f8      	ldr	r0, [r7, #12]
 8003e80:	f000 faa4 	bl	80043cc <I2C_WaitOnFlagUntilTimeout>
 8003e84:	4603      	mov	r3, r0
 8003e86:	2b00      	cmp	r3, #0
 8003e88:	d008      	beq.n	8003e9c <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 8003e8a:	2301      	movs	r3, #1
 8003e8c:	e11a      	b.n	80040c4 <HAL_I2C_Mem_Read+0x458>
 8003e8e:	bf00      	nop
 8003e90:	00100002 	.word	0x00100002
 8003e94:	ffff0000 	.word	0xffff0000
 8003e98:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003e9c:	68fb      	ldr	r3, [r7, #12]
 8003e9e:	681b      	ldr	r3, [r3, #0]
 8003ea0:	681a      	ldr	r2, [r3, #0]
 8003ea2:	68fb      	ldr	r3, [r7, #12]
 8003ea4:	681b      	ldr	r3, [r3, #0]
 8003ea6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003eaa:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003eac:	68fb      	ldr	r3, [r7, #12]
 8003eae:	681b      	ldr	r3, [r3, #0]
 8003eb0:	691a      	ldr	r2, [r3, #16]
 8003eb2:	68fb      	ldr	r3, [r7, #12]
 8003eb4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003eb6:	b2d2      	uxtb	r2, r2
 8003eb8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003eba:	68fb      	ldr	r3, [r7, #12]
 8003ebc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ebe:	1c5a      	adds	r2, r3, #1
 8003ec0:	68fb      	ldr	r3, [r7, #12]
 8003ec2:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003ec4:	68fb      	ldr	r3, [r7, #12]
 8003ec6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003ec8:	3b01      	subs	r3, #1
 8003eca:	b29a      	uxth	r2, r3
 8003ecc:	68fb      	ldr	r3, [r7, #12]
 8003ece:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003ed0:	68fb      	ldr	r3, [r7, #12]
 8003ed2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003ed4:	b29b      	uxth	r3, r3
 8003ed6:	3b01      	subs	r3, #1
 8003ed8:	b29a      	uxth	r2, r3
 8003eda:	68fb      	ldr	r3, [r7, #12]
 8003edc:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003ede:	68fb      	ldr	r3, [r7, #12]
 8003ee0:	681b      	ldr	r3, [r3, #0]
 8003ee2:	691a      	ldr	r2, [r3, #16]
 8003ee4:	68fb      	ldr	r3, [r7, #12]
 8003ee6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ee8:	b2d2      	uxtb	r2, r2
 8003eea:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003eec:	68fb      	ldr	r3, [r7, #12]
 8003eee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ef0:	1c5a      	adds	r2, r3, #1
 8003ef2:	68fb      	ldr	r3, [r7, #12]
 8003ef4:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003ef6:	68fb      	ldr	r3, [r7, #12]
 8003ef8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003efa:	3b01      	subs	r3, #1
 8003efc:	b29a      	uxth	r2, r3
 8003efe:	68fb      	ldr	r3, [r7, #12]
 8003f00:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003f02:	68fb      	ldr	r3, [r7, #12]
 8003f04:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003f06:	b29b      	uxth	r3, r3
 8003f08:	3b01      	subs	r3, #1
 8003f0a:	b29a      	uxth	r2, r3
 8003f0c:	68fb      	ldr	r3, [r7, #12]
 8003f0e:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8003f10:	e0c4      	b.n	800409c <HAL_I2C_Mem_Read+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003f12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f14:	9300      	str	r3, [sp, #0]
 8003f16:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003f18:	2200      	movs	r2, #0
 8003f1a:	496c      	ldr	r1, [pc, #432]	@ (80040cc <HAL_I2C_Mem_Read+0x460>)
 8003f1c:	68f8      	ldr	r0, [r7, #12]
 8003f1e:	f000 fa55 	bl	80043cc <I2C_WaitOnFlagUntilTimeout>
 8003f22:	4603      	mov	r3, r0
 8003f24:	2b00      	cmp	r3, #0
 8003f26:	d001      	beq.n	8003f2c <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8003f28:	2301      	movs	r3, #1
 8003f2a:	e0cb      	b.n	80040c4 <HAL_I2C_Mem_Read+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003f2c:	68fb      	ldr	r3, [r7, #12]
 8003f2e:	681b      	ldr	r3, [r3, #0]
 8003f30:	681a      	ldr	r2, [r3, #0]
 8003f32:	68fb      	ldr	r3, [r7, #12]
 8003f34:	681b      	ldr	r3, [r3, #0]
 8003f36:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003f3a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003f3c:	68fb      	ldr	r3, [r7, #12]
 8003f3e:	681b      	ldr	r3, [r3, #0]
 8003f40:	691a      	ldr	r2, [r3, #16]
 8003f42:	68fb      	ldr	r3, [r7, #12]
 8003f44:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f46:	b2d2      	uxtb	r2, r2
 8003f48:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003f4a:	68fb      	ldr	r3, [r7, #12]
 8003f4c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f4e:	1c5a      	adds	r2, r3, #1
 8003f50:	68fb      	ldr	r3, [r7, #12]
 8003f52:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003f54:	68fb      	ldr	r3, [r7, #12]
 8003f56:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003f58:	3b01      	subs	r3, #1
 8003f5a:	b29a      	uxth	r2, r3
 8003f5c:	68fb      	ldr	r3, [r7, #12]
 8003f5e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003f60:	68fb      	ldr	r3, [r7, #12]
 8003f62:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003f64:	b29b      	uxth	r3, r3
 8003f66:	3b01      	subs	r3, #1
 8003f68:	b29a      	uxth	r2, r3
 8003f6a:	68fb      	ldr	r3, [r7, #12]
 8003f6c:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003f6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f70:	9300      	str	r3, [sp, #0]
 8003f72:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003f74:	2200      	movs	r2, #0
 8003f76:	4955      	ldr	r1, [pc, #340]	@ (80040cc <HAL_I2C_Mem_Read+0x460>)
 8003f78:	68f8      	ldr	r0, [r7, #12]
 8003f7a:	f000 fa27 	bl	80043cc <I2C_WaitOnFlagUntilTimeout>
 8003f7e:	4603      	mov	r3, r0
 8003f80:	2b00      	cmp	r3, #0
 8003f82:	d001      	beq.n	8003f88 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8003f84:	2301      	movs	r3, #1
 8003f86:	e09d      	b.n	80040c4 <HAL_I2C_Mem_Read+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003f88:	68fb      	ldr	r3, [r7, #12]
 8003f8a:	681b      	ldr	r3, [r3, #0]
 8003f8c:	681a      	ldr	r2, [r3, #0]
 8003f8e:	68fb      	ldr	r3, [r7, #12]
 8003f90:	681b      	ldr	r3, [r3, #0]
 8003f92:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003f96:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003f98:	68fb      	ldr	r3, [r7, #12]
 8003f9a:	681b      	ldr	r3, [r3, #0]
 8003f9c:	691a      	ldr	r2, [r3, #16]
 8003f9e:	68fb      	ldr	r3, [r7, #12]
 8003fa0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003fa2:	b2d2      	uxtb	r2, r2
 8003fa4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003fa6:	68fb      	ldr	r3, [r7, #12]
 8003fa8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003faa:	1c5a      	adds	r2, r3, #1
 8003fac:	68fb      	ldr	r3, [r7, #12]
 8003fae:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003fb0:	68fb      	ldr	r3, [r7, #12]
 8003fb2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003fb4:	3b01      	subs	r3, #1
 8003fb6:	b29a      	uxth	r2, r3
 8003fb8:	68fb      	ldr	r3, [r7, #12]
 8003fba:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003fbc:	68fb      	ldr	r3, [r7, #12]
 8003fbe:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003fc0:	b29b      	uxth	r3, r3
 8003fc2:	3b01      	subs	r3, #1
 8003fc4:	b29a      	uxth	r2, r3
 8003fc6:	68fb      	ldr	r3, [r7, #12]
 8003fc8:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003fca:	68fb      	ldr	r3, [r7, #12]
 8003fcc:	681b      	ldr	r3, [r3, #0]
 8003fce:	691a      	ldr	r2, [r3, #16]
 8003fd0:	68fb      	ldr	r3, [r7, #12]
 8003fd2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003fd4:	b2d2      	uxtb	r2, r2
 8003fd6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003fd8:	68fb      	ldr	r3, [r7, #12]
 8003fda:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003fdc:	1c5a      	adds	r2, r3, #1
 8003fde:	68fb      	ldr	r3, [r7, #12]
 8003fe0:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003fe2:	68fb      	ldr	r3, [r7, #12]
 8003fe4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003fe6:	3b01      	subs	r3, #1
 8003fe8:	b29a      	uxth	r2, r3
 8003fea:	68fb      	ldr	r3, [r7, #12]
 8003fec:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003fee:	68fb      	ldr	r3, [r7, #12]
 8003ff0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003ff2:	b29b      	uxth	r3, r3
 8003ff4:	3b01      	subs	r3, #1
 8003ff6:	b29a      	uxth	r2, r3
 8003ff8:	68fb      	ldr	r3, [r7, #12]
 8003ffa:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8003ffc:	e04e      	b.n	800409c <HAL_I2C_Mem_Read+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003ffe:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004000:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8004002:	68f8      	ldr	r0, [r7, #12]
 8004004:	f000 fb8c 	bl	8004720 <I2C_WaitOnRXNEFlagUntilTimeout>
 8004008:	4603      	mov	r3, r0
 800400a:	2b00      	cmp	r3, #0
 800400c:	d001      	beq.n	8004012 <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 800400e:	2301      	movs	r3, #1
 8004010:	e058      	b.n	80040c4 <HAL_I2C_Mem_Read+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004012:	68fb      	ldr	r3, [r7, #12]
 8004014:	681b      	ldr	r3, [r3, #0]
 8004016:	691a      	ldr	r2, [r3, #16]
 8004018:	68fb      	ldr	r3, [r7, #12]
 800401a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800401c:	b2d2      	uxtb	r2, r2
 800401e:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004020:	68fb      	ldr	r3, [r7, #12]
 8004022:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004024:	1c5a      	adds	r2, r3, #1
 8004026:	68fb      	ldr	r3, [r7, #12]
 8004028:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 800402a:	68fb      	ldr	r3, [r7, #12]
 800402c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800402e:	3b01      	subs	r3, #1
 8004030:	b29a      	uxth	r2, r3
 8004032:	68fb      	ldr	r3, [r7, #12]
 8004034:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8004036:	68fb      	ldr	r3, [r7, #12]
 8004038:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800403a:	b29b      	uxth	r3, r3
 800403c:	3b01      	subs	r3, #1
 800403e:	b29a      	uxth	r2, r3
 8004040:	68fb      	ldr	r3, [r7, #12]
 8004042:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8004044:	68fb      	ldr	r3, [r7, #12]
 8004046:	681b      	ldr	r3, [r3, #0]
 8004048:	695b      	ldr	r3, [r3, #20]
 800404a:	f003 0304 	and.w	r3, r3, #4
 800404e:	2b04      	cmp	r3, #4
 8004050:	d124      	bne.n	800409c <HAL_I2C_Mem_Read+0x430>
        {
          if (hi2c->XferSize == 3U)
 8004052:	68fb      	ldr	r3, [r7, #12]
 8004054:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004056:	2b03      	cmp	r3, #3
 8004058:	d107      	bne.n	800406a <HAL_I2C_Mem_Read+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800405a:	68fb      	ldr	r3, [r7, #12]
 800405c:	681b      	ldr	r3, [r3, #0]
 800405e:	681a      	ldr	r2, [r3, #0]
 8004060:	68fb      	ldr	r3, [r7, #12]
 8004062:	681b      	ldr	r3, [r3, #0]
 8004064:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004068:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800406a:	68fb      	ldr	r3, [r7, #12]
 800406c:	681b      	ldr	r3, [r3, #0]
 800406e:	691a      	ldr	r2, [r3, #16]
 8004070:	68fb      	ldr	r3, [r7, #12]
 8004072:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004074:	b2d2      	uxtb	r2, r2
 8004076:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004078:	68fb      	ldr	r3, [r7, #12]
 800407a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800407c:	1c5a      	adds	r2, r3, #1
 800407e:	68fb      	ldr	r3, [r7, #12]
 8004080:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004082:	68fb      	ldr	r3, [r7, #12]
 8004084:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004086:	3b01      	subs	r3, #1
 8004088:	b29a      	uxth	r2, r3
 800408a:	68fb      	ldr	r3, [r7, #12]
 800408c:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800408e:	68fb      	ldr	r3, [r7, #12]
 8004090:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004092:	b29b      	uxth	r3, r3
 8004094:	3b01      	subs	r3, #1
 8004096:	b29a      	uxth	r2, r3
 8004098:	68fb      	ldr	r3, [r7, #12]
 800409a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 800409c:	68fb      	ldr	r3, [r7, #12]
 800409e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80040a0:	2b00      	cmp	r3, #0
 80040a2:	f47f aeb6 	bne.w	8003e12 <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 80040a6:	68fb      	ldr	r3, [r7, #12]
 80040a8:	2220      	movs	r2, #32
 80040aa:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80040ae:	68fb      	ldr	r3, [r7, #12]
 80040b0:	2200      	movs	r2, #0
 80040b2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80040b6:	68fb      	ldr	r3, [r7, #12]
 80040b8:	2200      	movs	r2, #0
 80040ba:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 80040be:	2300      	movs	r3, #0
 80040c0:	e000      	b.n	80040c4 <HAL_I2C_Mem_Read+0x458>
  }
  else
  {
    return HAL_BUSY;
 80040c2:	2302      	movs	r3, #2
  }
}
 80040c4:	4618      	mov	r0, r3
 80040c6:	3728      	adds	r7, #40	@ 0x28
 80040c8:	46bd      	mov	sp, r7
 80040ca:	bd80      	pop	{r7, pc}
 80040cc:	00010004 	.word	0x00010004

080040d0 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80040d0:	b580      	push	{r7, lr}
 80040d2:	b088      	sub	sp, #32
 80040d4:	af02      	add	r7, sp, #8
 80040d6:	60f8      	str	r0, [r7, #12]
 80040d8:	4608      	mov	r0, r1
 80040da:	4611      	mov	r1, r2
 80040dc:	461a      	mov	r2, r3
 80040de:	4603      	mov	r3, r0
 80040e0:	817b      	strh	r3, [r7, #10]
 80040e2:	460b      	mov	r3, r1
 80040e4:	813b      	strh	r3, [r7, #8]
 80040e6:	4613      	mov	r3, r2
 80040e8:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80040ea:	68fb      	ldr	r3, [r7, #12]
 80040ec:	681b      	ldr	r3, [r3, #0]
 80040ee:	681a      	ldr	r2, [r3, #0]
 80040f0:	68fb      	ldr	r3, [r7, #12]
 80040f2:	681b      	ldr	r3, [r3, #0]
 80040f4:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80040f8:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80040fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80040fc:	9300      	str	r3, [sp, #0]
 80040fe:	6a3b      	ldr	r3, [r7, #32]
 8004100:	2200      	movs	r2, #0
 8004102:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8004106:	68f8      	ldr	r0, [r7, #12]
 8004108:	f000 f960 	bl	80043cc <I2C_WaitOnFlagUntilTimeout>
 800410c:	4603      	mov	r3, r0
 800410e:	2b00      	cmp	r3, #0
 8004110:	d00d      	beq.n	800412e <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004112:	68fb      	ldr	r3, [r7, #12]
 8004114:	681b      	ldr	r3, [r3, #0]
 8004116:	681b      	ldr	r3, [r3, #0]
 8004118:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800411c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004120:	d103      	bne.n	800412a <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004122:	68fb      	ldr	r3, [r7, #12]
 8004124:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004128:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 800412a:	2303      	movs	r3, #3
 800412c:	e05f      	b.n	80041ee <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800412e:	897b      	ldrh	r3, [r7, #10]
 8004130:	b2db      	uxtb	r3, r3
 8004132:	461a      	mov	r2, r3
 8004134:	68fb      	ldr	r3, [r7, #12]
 8004136:	681b      	ldr	r3, [r3, #0]
 8004138:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 800413c:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800413e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004140:	6a3a      	ldr	r2, [r7, #32]
 8004142:	492d      	ldr	r1, [pc, #180]	@ (80041f8 <I2C_RequestMemoryWrite+0x128>)
 8004144:	68f8      	ldr	r0, [r7, #12]
 8004146:	f000 f9bb 	bl	80044c0 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800414a:	4603      	mov	r3, r0
 800414c:	2b00      	cmp	r3, #0
 800414e:	d001      	beq.n	8004154 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8004150:	2301      	movs	r3, #1
 8004152:	e04c      	b.n	80041ee <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004154:	2300      	movs	r3, #0
 8004156:	617b      	str	r3, [r7, #20]
 8004158:	68fb      	ldr	r3, [r7, #12]
 800415a:	681b      	ldr	r3, [r3, #0]
 800415c:	695b      	ldr	r3, [r3, #20]
 800415e:	617b      	str	r3, [r7, #20]
 8004160:	68fb      	ldr	r3, [r7, #12]
 8004162:	681b      	ldr	r3, [r3, #0]
 8004164:	699b      	ldr	r3, [r3, #24]
 8004166:	617b      	str	r3, [r7, #20]
 8004168:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800416a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800416c:	6a39      	ldr	r1, [r7, #32]
 800416e:	68f8      	ldr	r0, [r7, #12]
 8004170:	f000 fa46 	bl	8004600 <I2C_WaitOnTXEFlagUntilTimeout>
 8004174:	4603      	mov	r3, r0
 8004176:	2b00      	cmp	r3, #0
 8004178:	d00d      	beq.n	8004196 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800417a:	68fb      	ldr	r3, [r7, #12]
 800417c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800417e:	2b04      	cmp	r3, #4
 8004180:	d107      	bne.n	8004192 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004182:	68fb      	ldr	r3, [r7, #12]
 8004184:	681b      	ldr	r3, [r3, #0]
 8004186:	681a      	ldr	r2, [r3, #0]
 8004188:	68fb      	ldr	r3, [r7, #12]
 800418a:	681b      	ldr	r3, [r3, #0]
 800418c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004190:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8004192:	2301      	movs	r3, #1
 8004194:	e02b      	b.n	80041ee <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8004196:	88fb      	ldrh	r3, [r7, #6]
 8004198:	2b01      	cmp	r3, #1
 800419a:	d105      	bne.n	80041a8 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800419c:	893b      	ldrh	r3, [r7, #8]
 800419e:	b2da      	uxtb	r2, r3
 80041a0:	68fb      	ldr	r3, [r7, #12]
 80041a2:	681b      	ldr	r3, [r3, #0]
 80041a4:	611a      	str	r2, [r3, #16]
 80041a6:	e021      	b.n	80041ec <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80041a8:	893b      	ldrh	r3, [r7, #8]
 80041aa:	0a1b      	lsrs	r3, r3, #8
 80041ac:	b29b      	uxth	r3, r3
 80041ae:	b2da      	uxtb	r2, r3
 80041b0:	68fb      	ldr	r3, [r7, #12]
 80041b2:	681b      	ldr	r3, [r3, #0]
 80041b4:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80041b6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80041b8:	6a39      	ldr	r1, [r7, #32]
 80041ba:	68f8      	ldr	r0, [r7, #12]
 80041bc:	f000 fa20 	bl	8004600 <I2C_WaitOnTXEFlagUntilTimeout>
 80041c0:	4603      	mov	r3, r0
 80041c2:	2b00      	cmp	r3, #0
 80041c4:	d00d      	beq.n	80041e2 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80041c6:	68fb      	ldr	r3, [r7, #12]
 80041c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80041ca:	2b04      	cmp	r3, #4
 80041cc:	d107      	bne.n	80041de <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80041ce:	68fb      	ldr	r3, [r7, #12]
 80041d0:	681b      	ldr	r3, [r3, #0]
 80041d2:	681a      	ldr	r2, [r3, #0]
 80041d4:	68fb      	ldr	r3, [r7, #12]
 80041d6:	681b      	ldr	r3, [r3, #0]
 80041d8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80041dc:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80041de:	2301      	movs	r3, #1
 80041e0:	e005      	b.n	80041ee <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80041e2:	893b      	ldrh	r3, [r7, #8]
 80041e4:	b2da      	uxtb	r2, r3
 80041e6:	68fb      	ldr	r3, [r7, #12]
 80041e8:	681b      	ldr	r3, [r3, #0]
 80041ea:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 80041ec:	2300      	movs	r3, #0
}
 80041ee:	4618      	mov	r0, r3
 80041f0:	3718      	adds	r7, #24
 80041f2:	46bd      	mov	sp, r7
 80041f4:	bd80      	pop	{r7, pc}
 80041f6:	bf00      	nop
 80041f8:	00010002 	.word	0x00010002

080041fc <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80041fc:	b580      	push	{r7, lr}
 80041fe:	b088      	sub	sp, #32
 8004200:	af02      	add	r7, sp, #8
 8004202:	60f8      	str	r0, [r7, #12]
 8004204:	4608      	mov	r0, r1
 8004206:	4611      	mov	r1, r2
 8004208:	461a      	mov	r2, r3
 800420a:	4603      	mov	r3, r0
 800420c:	817b      	strh	r3, [r7, #10]
 800420e:	460b      	mov	r3, r1
 8004210:	813b      	strh	r3, [r7, #8]
 8004212:	4613      	mov	r3, r2
 8004214:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004216:	68fb      	ldr	r3, [r7, #12]
 8004218:	681b      	ldr	r3, [r3, #0]
 800421a:	681a      	ldr	r2, [r3, #0]
 800421c:	68fb      	ldr	r3, [r7, #12]
 800421e:	681b      	ldr	r3, [r3, #0]
 8004220:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8004224:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004226:	68fb      	ldr	r3, [r7, #12]
 8004228:	681b      	ldr	r3, [r3, #0]
 800422a:	681a      	ldr	r2, [r3, #0]
 800422c:	68fb      	ldr	r3, [r7, #12]
 800422e:	681b      	ldr	r3, [r3, #0]
 8004230:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004234:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004236:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004238:	9300      	str	r3, [sp, #0]
 800423a:	6a3b      	ldr	r3, [r7, #32]
 800423c:	2200      	movs	r2, #0
 800423e:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8004242:	68f8      	ldr	r0, [r7, #12]
 8004244:	f000 f8c2 	bl	80043cc <I2C_WaitOnFlagUntilTimeout>
 8004248:	4603      	mov	r3, r0
 800424a:	2b00      	cmp	r3, #0
 800424c:	d00d      	beq.n	800426a <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800424e:	68fb      	ldr	r3, [r7, #12]
 8004250:	681b      	ldr	r3, [r3, #0]
 8004252:	681b      	ldr	r3, [r3, #0]
 8004254:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004258:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800425c:	d103      	bne.n	8004266 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800425e:	68fb      	ldr	r3, [r7, #12]
 8004260:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004264:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8004266:	2303      	movs	r3, #3
 8004268:	e0aa      	b.n	80043c0 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800426a:	897b      	ldrh	r3, [r7, #10]
 800426c:	b2db      	uxtb	r3, r3
 800426e:	461a      	mov	r2, r3
 8004270:	68fb      	ldr	r3, [r7, #12]
 8004272:	681b      	ldr	r3, [r3, #0]
 8004274:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8004278:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800427a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800427c:	6a3a      	ldr	r2, [r7, #32]
 800427e:	4952      	ldr	r1, [pc, #328]	@ (80043c8 <I2C_RequestMemoryRead+0x1cc>)
 8004280:	68f8      	ldr	r0, [r7, #12]
 8004282:	f000 f91d 	bl	80044c0 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004286:	4603      	mov	r3, r0
 8004288:	2b00      	cmp	r3, #0
 800428a:	d001      	beq.n	8004290 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 800428c:	2301      	movs	r3, #1
 800428e:	e097      	b.n	80043c0 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004290:	2300      	movs	r3, #0
 8004292:	617b      	str	r3, [r7, #20]
 8004294:	68fb      	ldr	r3, [r7, #12]
 8004296:	681b      	ldr	r3, [r3, #0]
 8004298:	695b      	ldr	r3, [r3, #20]
 800429a:	617b      	str	r3, [r7, #20]
 800429c:	68fb      	ldr	r3, [r7, #12]
 800429e:	681b      	ldr	r3, [r3, #0]
 80042a0:	699b      	ldr	r3, [r3, #24]
 80042a2:	617b      	str	r3, [r7, #20]
 80042a4:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80042a6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80042a8:	6a39      	ldr	r1, [r7, #32]
 80042aa:	68f8      	ldr	r0, [r7, #12]
 80042ac:	f000 f9a8 	bl	8004600 <I2C_WaitOnTXEFlagUntilTimeout>
 80042b0:	4603      	mov	r3, r0
 80042b2:	2b00      	cmp	r3, #0
 80042b4:	d00d      	beq.n	80042d2 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80042b6:	68fb      	ldr	r3, [r7, #12]
 80042b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80042ba:	2b04      	cmp	r3, #4
 80042bc:	d107      	bne.n	80042ce <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80042be:	68fb      	ldr	r3, [r7, #12]
 80042c0:	681b      	ldr	r3, [r3, #0]
 80042c2:	681a      	ldr	r2, [r3, #0]
 80042c4:	68fb      	ldr	r3, [r7, #12]
 80042c6:	681b      	ldr	r3, [r3, #0]
 80042c8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80042cc:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80042ce:	2301      	movs	r3, #1
 80042d0:	e076      	b.n	80043c0 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80042d2:	88fb      	ldrh	r3, [r7, #6]
 80042d4:	2b01      	cmp	r3, #1
 80042d6:	d105      	bne.n	80042e4 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80042d8:	893b      	ldrh	r3, [r7, #8]
 80042da:	b2da      	uxtb	r2, r3
 80042dc:	68fb      	ldr	r3, [r7, #12]
 80042de:	681b      	ldr	r3, [r3, #0]
 80042e0:	611a      	str	r2, [r3, #16]
 80042e2:	e021      	b.n	8004328 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80042e4:	893b      	ldrh	r3, [r7, #8]
 80042e6:	0a1b      	lsrs	r3, r3, #8
 80042e8:	b29b      	uxth	r3, r3
 80042ea:	b2da      	uxtb	r2, r3
 80042ec:	68fb      	ldr	r3, [r7, #12]
 80042ee:	681b      	ldr	r3, [r3, #0]
 80042f0:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80042f2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80042f4:	6a39      	ldr	r1, [r7, #32]
 80042f6:	68f8      	ldr	r0, [r7, #12]
 80042f8:	f000 f982 	bl	8004600 <I2C_WaitOnTXEFlagUntilTimeout>
 80042fc:	4603      	mov	r3, r0
 80042fe:	2b00      	cmp	r3, #0
 8004300:	d00d      	beq.n	800431e <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004302:	68fb      	ldr	r3, [r7, #12]
 8004304:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004306:	2b04      	cmp	r3, #4
 8004308:	d107      	bne.n	800431a <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800430a:	68fb      	ldr	r3, [r7, #12]
 800430c:	681b      	ldr	r3, [r3, #0]
 800430e:	681a      	ldr	r2, [r3, #0]
 8004310:	68fb      	ldr	r3, [r7, #12]
 8004312:	681b      	ldr	r3, [r3, #0]
 8004314:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004318:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800431a:	2301      	movs	r3, #1
 800431c:	e050      	b.n	80043c0 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800431e:	893b      	ldrh	r3, [r7, #8]
 8004320:	b2da      	uxtb	r2, r3
 8004322:	68fb      	ldr	r3, [r7, #12]
 8004324:	681b      	ldr	r3, [r3, #0]
 8004326:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004328:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800432a:	6a39      	ldr	r1, [r7, #32]
 800432c:	68f8      	ldr	r0, [r7, #12]
 800432e:	f000 f967 	bl	8004600 <I2C_WaitOnTXEFlagUntilTimeout>
 8004332:	4603      	mov	r3, r0
 8004334:	2b00      	cmp	r3, #0
 8004336:	d00d      	beq.n	8004354 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004338:	68fb      	ldr	r3, [r7, #12]
 800433a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800433c:	2b04      	cmp	r3, #4
 800433e:	d107      	bne.n	8004350 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004340:	68fb      	ldr	r3, [r7, #12]
 8004342:	681b      	ldr	r3, [r3, #0]
 8004344:	681a      	ldr	r2, [r3, #0]
 8004346:	68fb      	ldr	r3, [r7, #12]
 8004348:	681b      	ldr	r3, [r3, #0]
 800434a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800434e:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8004350:	2301      	movs	r3, #1
 8004352:	e035      	b.n	80043c0 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004354:	68fb      	ldr	r3, [r7, #12]
 8004356:	681b      	ldr	r3, [r3, #0]
 8004358:	681a      	ldr	r2, [r3, #0]
 800435a:	68fb      	ldr	r3, [r7, #12]
 800435c:	681b      	ldr	r3, [r3, #0]
 800435e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004362:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004364:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004366:	9300      	str	r3, [sp, #0]
 8004368:	6a3b      	ldr	r3, [r7, #32]
 800436a:	2200      	movs	r2, #0
 800436c:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8004370:	68f8      	ldr	r0, [r7, #12]
 8004372:	f000 f82b 	bl	80043cc <I2C_WaitOnFlagUntilTimeout>
 8004376:	4603      	mov	r3, r0
 8004378:	2b00      	cmp	r3, #0
 800437a:	d00d      	beq.n	8004398 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800437c:	68fb      	ldr	r3, [r7, #12]
 800437e:	681b      	ldr	r3, [r3, #0]
 8004380:	681b      	ldr	r3, [r3, #0]
 8004382:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004386:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800438a:	d103      	bne.n	8004394 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800438c:	68fb      	ldr	r3, [r7, #12]
 800438e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004392:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8004394:	2303      	movs	r3, #3
 8004396:	e013      	b.n	80043c0 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8004398:	897b      	ldrh	r3, [r7, #10]
 800439a:	b2db      	uxtb	r3, r3
 800439c:	f043 0301 	orr.w	r3, r3, #1
 80043a0:	b2da      	uxtb	r2, r3
 80043a2:	68fb      	ldr	r3, [r7, #12]
 80043a4:	681b      	ldr	r3, [r3, #0]
 80043a6:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80043a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80043aa:	6a3a      	ldr	r2, [r7, #32]
 80043ac:	4906      	ldr	r1, [pc, #24]	@ (80043c8 <I2C_RequestMemoryRead+0x1cc>)
 80043ae:	68f8      	ldr	r0, [r7, #12]
 80043b0:	f000 f886 	bl	80044c0 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80043b4:	4603      	mov	r3, r0
 80043b6:	2b00      	cmp	r3, #0
 80043b8:	d001      	beq.n	80043be <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 80043ba:	2301      	movs	r3, #1
 80043bc:	e000      	b.n	80043c0 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 80043be:	2300      	movs	r3, #0
}
 80043c0:	4618      	mov	r0, r3
 80043c2:	3718      	adds	r7, #24
 80043c4:	46bd      	mov	sp, r7
 80043c6:	bd80      	pop	{r7, pc}
 80043c8:	00010002 	.word	0x00010002

080043cc <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80043cc:	b580      	push	{r7, lr}
 80043ce:	b084      	sub	sp, #16
 80043d0:	af00      	add	r7, sp, #0
 80043d2:	60f8      	str	r0, [r7, #12]
 80043d4:	60b9      	str	r1, [r7, #8]
 80043d6:	603b      	str	r3, [r7, #0]
 80043d8:	4613      	mov	r3, r2
 80043da:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80043dc:	e048      	b.n	8004470 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80043de:	683b      	ldr	r3, [r7, #0]
 80043e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80043e4:	d044      	beq.n	8004470 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80043e6:	f7fe fb79 	bl	8002adc <HAL_GetTick>
 80043ea:	4602      	mov	r2, r0
 80043ec:	69bb      	ldr	r3, [r7, #24]
 80043ee:	1ad3      	subs	r3, r2, r3
 80043f0:	683a      	ldr	r2, [r7, #0]
 80043f2:	429a      	cmp	r2, r3
 80043f4:	d302      	bcc.n	80043fc <I2C_WaitOnFlagUntilTimeout+0x30>
 80043f6:	683b      	ldr	r3, [r7, #0]
 80043f8:	2b00      	cmp	r3, #0
 80043fa:	d139      	bne.n	8004470 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80043fc:	68bb      	ldr	r3, [r7, #8]
 80043fe:	0c1b      	lsrs	r3, r3, #16
 8004400:	b2db      	uxtb	r3, r3
 8004402:	2b01      	cmp	r3, #1
 8004404:	d10d      	bne.n	8004422 <I2C_WaitOnFlagUntilTimeout+0x56>
 8004406:	68fb      	ldr	r3, [r7, #12]
 8004408:	681b      	ldr	r3, [r3, #0]
 800440a:	695b      	ldr	r3, [r3, #20]
 800440c:	43da      	mvns	r2, r3
 800440e:	68bb      	ldr	r3, [r7, #8]
 8004410:	4013      	ands	r3, r2
 8004412:	b29b      	uxth	r3, r3
 8004414:	2b00      	cmp	r3, #0
 8004416:	bf0c      	ite	eq
 8004418:	2301      	moveq	r3, #1
 800441a:	2300      	movne	r3, #0
 800441c:	b2db      	uxtb	r3, r3
 800441e:	461a      	mov	r2, r3
 8004420:	e00c      	b.n	800443c <I2C_WaitOnFlagUntilTimeout+0x70>
 8004422:	68fb      	ldr	r3, [r7, #12]
 8004424:	681b      	ldr	r3, [r3, #0]
 8004426:	699b      	ldr	r3, [r3, #24]
 8004428:	43da      	mvns	r2, r3
 800442a:	68bb      	ldr	r3, [r7, #8]
 800442c:	4013      	ands	r3, r2
 800442e:	b29b      	uxth	r3, r3
 8004430:	2b00      	cmp	r3, #0
 8004432:	bf0c      	ite	eq
 8004434:	2301      	moveq	r3, #1
 8004436:	2300      	movne	r3, #0
 8004438:	b2db      	uxtb	r3, r3
 800443a:	461a      	mov	r2, r3
 800443c:	79fb      	ldrb	r3, [r7, #7]
 800443e:	429a      	cmp	r2, r3
 8004440:	d116      	bne.n	8004470 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8004442:	68fb      	ldr	r3, [r7, #12]
 8004444:	2200      	movs	r2, #0
 8004446:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8004448:	68fb      	ldr	r3, [r7, #12]
 800444a:	2220      	movs	r2, #32
 800444c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8004450:	68fb      	ldr	r3, [r7, #12]
 8004452:	2200      	movs	r2, #0
 8004454:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8004458:	68fb      	ldr	r3, [r7, #12]
 800445a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800445c:	f043 0220 	orr.w	r2, r3, #32
 8004460:	68fb      	ldr	r3, [r7, #12]
 8004462:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004464:	68fb      	ldr	r3, [r7, #12]
 8004466:	2200      	movs	r2, #0
 8004468:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800446c:	2301      	movs	r3, #1
 800446e:	e023      	b.n	80044b8 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004470:	68bb      	ldr	r3, [r7, #8]
 8004472:	0c1b      	lsrs	r3, r3, #16
 8004474:	b2db      	uxtb	r3, r3
 8004476:	2b01      	cmp	r3, #1
 8004478:	d10d      	bne.n	8004496 <I2C_WaitOnFlagUntilTimeout+0xca>
 800447a:	68fb      	ldr	r3, [r7, #12]
 800447c:	681b      	ldr	r3, [r3, #0]
 800447e:	695b      	ldr	r3, [r3, #20]
 8004480:	43da      	mvns	r2, r3
 8004482:	68bb      	ldr	r3, [r7, #8]
 8004484:	4013      	ands	r3, r2
 8004486:	b29b      	uxth	r3, r3
 8004488:	2b00      	cmp	r3, #0
 800448a:	bf0c      	ite	eq
 800448c:	2301      	moveq	r3, #1
 800448e:	2300      	movne	r3, #0
 8004490:	b2db      	uxtb	r3, r3
 8004492:	461a      	mov	r2, r3
 8004494:	e00c      	b.n	80044b0 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8004496:	68fb      	ldr	r3, [r7, #12]
 8004498:	681b      	ldr	r3, [r3, #0]
 800449a:	699b      	ldr	r3, [r3, #24]
 800449c:	43da      	mvns	r2, r3
 800449e:	68bb      	ldr	r3, [r7, #8]
 80044a0:	4013      	ands	r3, r2
 80044a2:	b29b      	uxth	r3, r3
 80044a4:	2b00      	cmp	r3, #0
 80044a6:	bf0c      	ite	eq
 80044a8:	2301      	moveq	r3, #1
 80044aa:	2300      	movne	r3, #0
 80044ac:	b2db      	uxtb	r3, r3
 80044ae:	461a      	mov	r2, r3
 80044b0:	79fb      	ldrb	r3, [r7, #7]
 80044b2:	429a      	cmp	r2, r3
 80044b4:	d093      	beq.n	80043de <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80044b6:	2300      	movs	r3, #0
}
 80044b8:	4618      	mov	r0, r3
 80044ba:	3710      	adds	r7, #16
 80044bc:	46bd      	mov	sp, r7
 80044be:	bd80      	pop	{r7, pc}

080044c0 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80044c0:	b580      	push	{r7, lr}
 80044c2:	b084      	sub	sp, #16
 80044c4:	af00      	add	r7, sp, #0
 80044c6:	60f8      	str	r0, [r7, #12]
 80044c8:	60b9      	str	r1, [r7, #8]
 80044ca:	607a      	str	r2, [r7, #4]
 80044cc:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80044ce:	e071      	b.n	80045b4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80044d0:	68fb      	ldr	r3, [r7, #12]
 80044d2:	681b      	ldr	r3, [r3, #0]
 80044d4:	695b      	ldr	r3, [r3, #20]
 80044d6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80044da:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80044de:	d123      	bne.n	8004528 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80044e0:	68fb      	ldr	r3, [r7, #12]
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	681a      	ldr	r2, [r3, #0]
 80044e6:	68fb      	ldr	r3, [r7, #12]
 80044e8:	681b      	ldr	r3, [r3, #0]
 80044ea:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80044ee:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80044f0:	68fb      	ldr	r3, [r7, #12]
 80044f2:	681b      	ldr	r3, [r3, #0]
 80044f4:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80044f8:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80044fa:	68fb      	ldr	r3, [r7, #12]
 80044fc:	2200      	movs	r2, #0
 80044fe:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004500:	68fb      	ldr	r3, [r7, #12]
 8004502:	2220      	movs	r2, #32
 8004504:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004508:	68fb      	ldr	r3, [r7, #12]
 800450a:	2200      	movs	r2, #0
 800450c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004510:	68fb      	ldr	r3, [r7, #12]
 8004512:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004514:	f043 0204 	orr.w	r2, r3, #4
 8004518:	68fb      	ldr	r3, [r7, #12]
 800451a:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800451c:	68fb      	ldr	r3, [r7, #12]
 800451e:	2200      	movs	r2, #0
 8004520:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8004524:	2301      	movs	r3, #1
 8004526:	e067      	b.n	80045f8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800452e:	d041      	beq.n	80045b4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004530:	f7fe fad4 	bl	8002adc <HAL_GetTick>
 8004534:	4602      	mov	r2, r0
 8004536:	683b      	ldr	r3, [r7, #0]
 8004538:	1ad3      	subs	r3, r2, r3
 800453a:	687a      	ldr	r2, [r7, #4]
 800453c:	429a      	cmp	r2, r3
 800453e:	d302      	bcc.n	8004546 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	2b00      	cmp	r3, #0
 8004544:	d136      	bne.n	80045b4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8004546:	68bb      	ldr	r3, [r7, #8]
 8004548:	0c1b      	lsrs	r3, r3, #16
 800454a:	b2db      	uxtb	r3, r3
 800454c:	2b01      	cmp	r3, #1
 800454e:	d10c      	bne.n	800456a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8004550:	68fb      	ldr	r3, [r7, #12]
 8004552:	681b      	ldr	r3, [r3, #0]
 8004554:	695b      	ldr	r3, [r3, #20]
 8004556:	43da      	mvns	r2, r3
 8004558:	68bb      	ldr	r3, [r7, #8]
 800455a:	4013      	ands	r3, r2
 800455c:	b29b      	uxth	r3, r3
 800455e:	2b00      	cmp	r3, #0
 8004560:	bf14      	ite	ne
 8004562:	2301      	movne	r3, #1
 8004564:	2300      	moveq	r3, #0
 8004566:	b2db      	uxtb	r3, r3
 8004568:	e00b      	b.n	8004582 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 800456a:	68fb      	ldr	r3, [r7, #12]
 800456c:	681b      	ldr	r3, [r3, #0]
 800456e:	699b      	ldr	r3, [r3, #24]
 8004570:	43da      	mvns	r2, r3
 8004572:	68bb      	ldr	r3, [r7, #8]
 8004574:	4013      	ands	r3, r2
 8004576:	b29b      	uxth	r3, r3
 8004578:	2b00      	cmp	r3, #0
 800457a:	bf14      	ite	ne
 800457c:	2301      	movne	r3, #1
 800457e:	2300      	moveq	r3, #0
 8004580:	b2db      	uxtb	r3, r3
 8004582:	2b00      	cmp	r3, #0
 8004584:	d016      	beq.n	80045b4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8004586:	68fb      	ldr	r3, [r7, #12]
 8004588:	2200      	movs	r2, #0
 800458a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 800458c:	68fb      	ldr	r3, [r7, #12]
 800458e:	2220      	movs	r2, #32
 8004590:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004594:	68fb      	ldr	r3, [r7, #12]
 8004596:	2200      	movs	r2, #0
 8004598:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800459c:	68fb      	ldr	r3, [r7, #12]
 800459e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80045a0:	f043 0220 	orr.w	r2, r3, #32
 80045a4:	68fb      	ldr	r3, [r7, #12]
 80045a6:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80045a8:	68fb      	ldr	r3, [r7, #12]
 80045aa:	2200      	movs	r2, #0
 80045ac:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80045b0:	2301      	movs	r3, #1
 80045b2:	e021      	b.n	80045f8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80045b4:	68bb      	ldr	r3, [r7, #8]
 80045b6:	0c1b      	lsrs	r3, r3, #16
 80045b8:	b2db      	uxtb	r3, r3
 80045ba:	2b01      	cmp	r3, #1
 80045bc:	d10c      	bne.n	80045d8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 80045be:	68fb      	ldr	r3, [r7, #12]
 80045c0:	681b      	ldr	r3, [r3, #0]
 80045c2:	695b      	ldr	r3, [r3, #20]
 80045c4:	43da      	mvns	r2, r3
 80045c6:	68bb      	ldr	r3, [r7, #8]
 80045c8:	4013      	ands	r3, r2
 80045ca:	b29b      	uxth	r3, r3
 80045cc:	2b00      	cmp	r3, #0
 80045ce:	bf14      	ite	ne
 80045d0:	2301      	movne	r3, #1
 80045d2:	2300      	moveq	r3, #0
 80045d4:	b2db      	uxtb	r3, r3
 80045d6:	e00b      	b.n	80045f0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 80045d8:	68fb      	ldr	r3, [r7, #12]
 80045da:	681b      	ldr	r3, [r3, #0]
 80045dc:	699b      	ldr	r3, [r3, #24]
 80045de:	43da      	mvns	r2, r3
 80045e0:	68bb      	ldr	r3, [r7, #8]
 80045e2:	4013      	ands	r3, r2
 80045e4:	b29b      	uxth	r3, r3
 80045e6:	2b00      	cmp	r3, #0
 80045e8:	bf14      	ite	ne
 80045ea:	2301      	movne	r3, #1
 80045ec:	2300      	moveq	r3, #0
 80045ee:	b2db      	uxtb	r3, r3
 80045f0:	2b00      	cmp	r3, #0
 80045f2:	f47f af6d 	bne.w	80044d0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 80045f6:	2300      	movs	r3, #0
}
 80045f8:	4618      	mov	r0, r3
 80045fa:	3710      	adds	r7, #16
 80045fc:	46bd      	mov	sp, r7
 80045fe:	bd80      	pop	{r7, pc}

08004600 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004600:	b580      	push	{r7, lr}
 8004602:	b084      	sub	sp, #16
 8004604:	af00      	add	r7, sp, #0
 8004606:	60f8      	str	r0, [r7, #12]
 8004608:	60b9      	str	r1, [r7, #8]
 800460a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800460c:	e034      	b.n	8004678 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800460e:	68f8      	ldr	r0, [r7, #12]
 8004610:	f000 f8e3 	bl	80047da <I2C_IsAcknowledgeFailed>
 8004614:	4603      	mov	r3, r0
 8004616:	2b00      	cmp	r3, #0
 8004618:	d001      	beq.n	800461e <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800461a:	2301      	movs	r3, #1
 800461c:	e034      	b.n	8004688 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800461e:	68bb      	ldr	r3, [r7, #8]
 8004620:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004624:	d028      	beq.n	8004678 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004626:	f7fe fa59 	bl	8002adc <HAL_GetTick>
 800462a:	4602      	mov	r2, r0
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	1ad3      	subs	r3, r2, r3
 8004630:	68ba      	ldr	r2, [r7, #8]
 8004632:	429a      	cmp	r2, r3
 8004634:	d302      	bcc.n	800463c <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8004636:	68bb      	ldr	r3, [r7, #8]
 8004638:	2b00      	cmp	r3, #0
 800463a:	d11d      	bne.n	8004678 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 800463c:	68fb      	ldr	r3, [r7, #12]
 800463e:	681b      	ldr	r3, [r3, #0]
 8004640:	695b      	ldr	r3, [r3, #20]
 8004642:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004646:	2b80      	cmp	r3, #128	@ 0x80
 8004648:	d016      	beq.n	8004678 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800464a:	68fb      	ldr	r3, [r7, #12]
 800464c:	2200      	movs	r2, #0
 800464e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004650:	68fb      	ldr	r3, [r7, #12]
 8004652:	2220      	movs	r2, #32
 8004654:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004658:	68fb      	ldr	r3, [r7, #12]
 800465a:	2200      	movs	r2, #0
 800465c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004660:	68fb      	ldr	r3, [r7, #12]
 8004662:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004664:	f043 0220 	orr.w	r2, r3, #32
 8004668:	68fb      	ldr	r3, [r7, #12]
 800466a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800466c:	68fb      	ldr	r3, [r7, #12]
 800466e:	2200      	movs	r2, #0
 8004670:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004674:	2301      	movs	r3, #1
 8004676:	e007      	b.n	8004688 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004678:	68fb      	ldr	r3, [r7, #12]
 800467a:	681b      	ldr	r3, [r3, #0]
 800467c:	695b      	ldr	r3, [r3, #20]
 800467e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004682:	2b80      	cmp	r3, #128	@ 0x80
 8004684:	d1c3      	bne.n	800460e <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8004686:	2300      	movs	r3, #0
}
 8004688:	4618      	mov	r0, r3
 800468a:	3710      	adds	r7, #16
 800468c:	46bd      	mov	sp, r7
 800468e:	bd80      	pop	{r7, pc}

08004690 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004690:	b580      	push	{r7, lr}
 8004692:	b084      	sub	sp, #16
 8004694:	af00      	add	r7, sp, #0
 8004696:	60f8      	str	r0, [r7, #12]
 8004698:	60b9      	str	r1, [r7, #8]
 800469a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800469c:	e034      	b.n	8004708 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800469e:	68f8      	ldr	r0, [r7, #12]
 80046a0:	f000 f89b 	bl	80047da <I2C_IsAcknowledgeFailed>
 80046a4:	4603      	mov	r3, r0
 80046a6:	2b00      	cmp	r3, #0
 80046a8:	d001      	beq.n	80046ae <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80046aa:	2301      	movs	r3, #1
 80046ac:	e034      	b.n	8004718 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80046ae:	68bb      	ldr	r3, [r7, #8]
 80046b0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80046b4:	d028      	beq.n	8004708 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80046b6:	f7fe fa11 	bl	8002adc <HAL_GetTick>
 80046ba:	4602      	mov	r2, r0
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	1ad3      	subs	r3, r2, r3
 80046c0:	68ba      	ldr	r2, [r7, #8]
 80046c2:	429a      	cmp	r2, r3
 80046c4:	d302      	bcc.n	80046cc <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80046c6:	68bb      	ldr	r3, [r7, #8]
 80046c8:	2b00      	cmp	r3, #0
 80046ca:	d11d      	bne.n	8004708 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 80046cc:	68fb      	ldr	r3, [r7, #12]
 80046ce:	681b      	ldr	r3, [r3, #0]
 80046d0:	695b      	ldr	r3, [r3, #20]
 80046d2:	f003 0304 	and.w	r3, r3, #4
 80046d6:	2b04      	cmp	r3, #4
 80046d8:	d016      	beq.n	8004708 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80046da:	68fb      	ldr	r3, [r7, #12]
 80046dc:	2200      	movs	r2, #0
 80046de:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80046e0:	68fb      	ldr	r3, [r7, #12]
 80046e2:	2220      	movs	r2, #32
 80046e4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80046e8:	68fb      	ldr	r3, [r7, #12]
 80046ea:	2200      	movs	r2, #0
 80046ec:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80046f0:	68fb      	ldr	r3, [r7, #12]
 80046f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80046f4:	f043 0220 	orr.w	r2, r3, #32
 80046f8:	68fb      	ldr	r3, [r7, #12]
 80046fa:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80046fc:	68fb      	ldr	r3, [r7, #12]
 80046fe:	2200      	movs	r2, #0
 8004700:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004704:	2301      	movs	r3, #1
 8004706:	e007      	b.n	8004718 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004708:	68fb      	ldr	r3, [r7, #12]
 800470a:	681b      	ldr	r3, [r3, #0]
 800470c:	695b      	ldr	r3, [r3, #20]
 800470e:	f003 0304 	and.w	r3, r3, #4
 8004712:	2b04      	cmp	r3, #4
 8004714:	d1c3      	bne.n	800469e <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8004716:	2300      	movs	r3, #0
}
 8004718:	4618      	mov	r0, r3
 800471a:	3710      	adds	r7, #16
 800471c:	46bd      	mov	sp, r7
 800471e:	bd80      	pop	{r7, pc}

08004720 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004720:	b580      	push	{r7, lr}
 8004722:	b084      	sub	sp, #16
 8004724:	af00      	add	r7, sp, #0
 8004726:	60f8      	str	r0, [r7, #12]
 8004728:	60b9      	str	r1, [r7, #8]
 800472a:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800472c:	e049      	b.n	80047c2 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800472e:	68fb      	ldr	r3, [r7, #12]
 8004730:	681b      	ldr	r3, [r3, #0]
 8004732:	695b      	ldr	r3, [r3, #20]
 8004734:	f003 0310 	and.w	r3, r3, #16
 8004738:	2b10      	cmp	r3, #16
 800473a:	d119      	bne.n	8004770 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800473c:	68fb      	ldr	r3, [r7, #12]
 800473e:	681b      	ldr	r3, [r3, #0]
 8004740:	f06f 0210 	mvn.w	r2, #16
 8004744:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8004746:	68fb      	ldr	r3, [r7, #12]
 8004748:	2200      	movs	r2, #0
 800474a:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800474c:	68fb      	ldr	r3, [r7, #12]
 800474e:	2220      	movs	r2, #32
 8004750:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004754:	68fb      	ldr	r3, [r7, #12]
 8004756:	2200      	movs	r2, #0
 8004758:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 800475c:	68fb      	ldr	r3, [r7, #12]
 800475e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004760:	68fb      	ldr	r3, [r7, #12]
 8004762:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004764:	68fb      	ldr	r3, [r7, #12]
 8004766:	2200      	movs	r2, #0
 8004768:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 800476c:	2301      	movs	r3, #1
 800476e:	e030      	b.n	80047d2 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004770:	f7fe f9b4 	bl	8002adc <HAL_GetTick>
 8004774:	4602      	mov	r2, r0
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	1ad3      	subs	r3, r2, r3
 800477a:	68ba      	ldr	r2, [r7, #8]
 800477c:	429a      	cmp	r2, r3
 800477e:	d302      	bcc.n	8004786 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8004780:	68bb      	ldr	r3, [r7, #8]
 8004782:	2b00      	cmp	r3, #0
 8004784:	d11d      	bne.n	80047c2 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8004786:	68fb      	ldr	r3, [r7, #12]
 8004788:	681b      	ldr	r3, [r3, #0]
 800478a:	695b      	ldr	r3, [r3, #20]
 800478c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004790:	2b40      	cmp	r3, #64	@ 0x40
 8004792:	d016      	beq.n	80047c2 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004794:	68fb      	ldr	r3, [r7, #12]
 8004796:	2200      	movs	r2, #0
 8004798:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800479a:	68fb      	ldr	r3, [r7, #12]
 800479c:	2220      	movs	r2, #32
 800479e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80047a2:	68fb      	ldr	r3, [r7, #12]
 80047a4:	2200      	movs	r2, #0
 80047a6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80047aa:	68fb      	ldr	r3, [r7, #12]
 80047ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80047ae:	f043 0220 	orr.w	r2, r3, #32
 80047b2:	68fb      	ldr	r3, [r7, #12]
 80047b4:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80047b6:	68fb      	ldr	r3, [r7, #12]
 80047b8:	2200      	movs	r2, #0
 80047ba:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 80047be:	2301      	movs	r3, #1
 80047c0:	e007      	b.n	80047d2 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80047c2:	68fb      	ldr	r3, [r7, #12]
 80047c4:	681b      	ldr	r3, [r3, #0]
 80047c6:	695b      	ldr	r3, [r3, #20]
 80047c8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80047cc:	2b40      	cmp	r3, #64	@ 0x40
 80047ce:	d1ae      	bne.n	800472e <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80047d0:	2300      	movs	r3, #0
}
 80047d2:	4618      	mov	r0, r3
 80047d4:	3710      	adds	r7, #16
 80047d6:	46bd      	mov	sp, r7
 80047d8:	bd80      	pop	{r7, pc}

080047da <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80047da:	b480      	push	{r7}
 80047dc:	b083      	sub	sp, #12
 80047de:	af00      	add	r7, sp, #0
 80047e0:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	681b      	ldr	r3, [r3, #0]
 80047e6:	695b      	ldr	r3, [r3, #20]
 80047e8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80047ec:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80047f0:	d11b      	bne.n	800482a <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	681b      	ldr	r3, [r3, #0]
 80047f6:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80047fa:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	2200      	movs	r2, #0
 8004800:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	2220      	movs	r2, #32
 8004806:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	2200      	movs	r2, #0
 800480e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004816:	f043 0204 	orr.w	r2, r3, #4
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	2200      	movs	r2, #0
 8004822:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8004826:	2301      	movs	r3, #1
 8004828:	e000      	b.n	800482c <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 800482a:	2300      	movs	r3, #0
}
 800482c:	4618      	mov	r0, r3
 800482e:	370c      	adds	r7, #12
 8004830:	46bd      	mov	sp, r7
 8004832:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004836:	4770      	bx	lr

08004838 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004838:	b580      	push	{r7, lr}
 800483a:	b084      	sub	sp, #16
 800483c:	af00      	add	r7, sp, #0
 800483e:	6078      	str	r0, [r7, #4]
 8004840:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	2b00      	cmp	r3, #0
 8004846:	d101      	bne.n	800484c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004848:	2301      	movs	r3, #1
 800484a:	e0cc      	b.n	80049e6 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800484c:	4b68      	ldr	r3, [pc, #416]	@ (80049f0 <HAL_RCC_ClockConfig+0x1b8>)
 800484e:	681b      	ldr	r3, [r3, #0]
 8004850:	f003 030f 	and.w	r3, r3, #15
 8004854:	683a      	ldr	r2, [r7, #0]
 8004856:	429a      	cmp	r2, r3
 8004858:	d90c      	bls.n	8004874 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800485a:	4b65      	ldr	r3, [pc, #404]	@ (80049f0 <HAL_RCC_ClockConfig+0x1b8>)
 800485c:	683a      	ldr	r2, [r7, #0]
 800485e:	b2d2      	uxtb	r2, r2
 8004860:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004862:	4b63      	ldr	r3, [pc, #396]	@ (80049f0 <HAL_RCC_ClockConfig+0x1b8>)
 8004864:	681b      	ldr	r3, [r3, #0]
 8004866:	f003 030f 	and.w	r3, r3, #15
 800486a:	683a      	ldr	r2, [r7, #0]
 800486c:	429a      	cmp	r2, r3
 800486e:	d001      	beq.n	8004874 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004870:	2301      	movs	r3, #1
 8004872:	e0b8      	b.n	80049e6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	681b      	ldr	r3, [r3, #0]
 8004878:	f003 0302 	and.w	r3, r3, #2
 800487c:	2b00      	cmp	r3, #0
 800487e:	d020      	beq.n	80048c2 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	681b      	ldr	r3, [r3, #0]
 8004884:	f003 0304 	and.w	r3, r3, #4
 8004888:	2b00      	cmp	r3, #0
 800488a:	d005      	beq.n	8004898 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800488c:	4b59      	ldr	r3, [pc, #356]	@ (80049f4 <HAL_RCC_ClockConfig+0x1bc>)
 800488e:	689b      	ldr	r3, [r3, #8]
 8004890:	4a58      	ldr	r2, [pc, #352]	@ (80049f4 <HAL_RCC_ClockConfig+0x1bc>)
 8004892:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8004896:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	681b      	ldr	r3, [r3, #0]
 800489c:	f003 0308 	and.w	r3, r3, #8
 80048a0:	2b00      	cmp	r3, #0
 80048a2:	d005      	beq.n	80048b0 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80048a4:	4b53      	ldr	r3, [pc, #332]	@ (80049f4 <HAL_RCC_ClockConfig+0x1bc>)
 80048a6:	689b      	ldr	r3, [r3, #8]
 80048a8:	4a52      	ldr	r2, [pc, #328]	@ (80049f4 <HAL_RCC_ClockConfig+0x1bc>)
 80048aa:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80048ae:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80048b0:	4b50      	ldr	r3, [pc, #320]	@ (80049f4 <HAL_RCC_ClockConfig+0x1bc>)
 80048b2:	689b      	ldr	r3, [r3, #8]
 80048b4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	689b      	ldr	r3, [r3, #8]
 80048bc:	494d      	ldr	r1, [pc, #308]	@ (80049f4 <HAL_RCC_ClockConfig+0x1bc>)
 80048be:	4313      	orrs	r3, r2
 80048c0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	681b      	ldr	r3, [r3, #0]
 80048c6:	f003 0301 	and.w	r3, r3, #1
 80048ca:	2b00      	cmp	r3, #0
 80048cc:	d044      	beq.n	8004958 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	685b      	ldr	r3, [r3, #4]
 80048d2:	2b01      	cmp	r3, #1
 80048d4:	d107      	bne.n	80048e6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80048d6:	4b47      	ldr	r3, [pc, #284]	@ (80049f4 <HAL_RCC_ClockConfig+0x1bc>)
 80048d8:	681b      	ldr	r3, [r3, #0]
 80048da:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80048de:	2b00      	cmp	r3, #0
 80048e0:	d119      	bne.n	8004916 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80048e2:	2301      	movs	r3, #1
 80048e4:	e07f      	b.n	80049e6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	685b      	ldr	r3, [r3, #4]
 80048ea:	2b02      	cmp	r3, #2
 80048ec:	d003      	beq.n	80048f6 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80048f2:	2b03      	cmp	r3, #3
 80048f4:	d107      	bne.n	8004906 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80048f6:	4b3f      	ldr	r3, [pc, #252]	@ (80049f4 <HAL_RCC_ClockConfig+0x1bc>)
 80048f8:	681b      	ldr	r3, [r3, #0]
 80048fa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80048fe:	2b00      	cmp	r3, #0
 8004900:	d109      	bne.n	8004916 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004902:	2301      	movs	r3, #1
 8004904:	e06f      	b.n	80049e6 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004906:	4b3b      	ldr	r3, [pc, #236]	@ (80049f4 <HAL_RCC_ClockConfig+0x1bc>)
 8004908:	681b      	ldr	r3, [r3, #0]
 800490a:	f003 0302 	and.w	r3, r3, #2
 800490e:	2b00      	cmp	r3, #0
 8004910:	d101      	bne.n	8004916 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004912:	2301      	movs	r3, #1
 8004914:	e067      	b.n	80049e6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004916:	4b37      	ldr	r3, [pc, #220]	@ (80049f4 <HAL_RCC_ClockConfig+0x1bc>)
 8004918:	689b      	ldr	r3, [r3, #8]
 800491a:	f023 0203 	bic.w	r2, r3, #3
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	685b      	ldr	r3, [r3, #4]
 8004922:	4934      	ldr	r1, [pc, #208]	@ (80049f4 <HAL_RCC_ClockConfig+0x1bc>)
 8004924:	4313      	orrs	r3, r2
 8004926:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004928:	f7fe f8d8 	bl	8002adc <HAL_GetTick>
 800492c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800492e:	e00a      	b.n	8004946 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004930:	f7fe f8d4 	bl	8002adc <HAL_GetTick>
 8004934:	4602      	mov	r2, r0
 8004936:	68fb      	ldr	r3, [r7, #12]
 8004938:	1ad3      	subs	r3, r2, r3
 800493a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800493e:	4293      	cmp	r3, r2
 8004940:	d901      	bls.n	8004946 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004942:	2303      	movs	r3, #3
 8004944:	e04f      	b.n	80049e6 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004946:	4b2b      	ldr	r3, [pc, #172]	@ (80049f4 <HAL_RCC_ClockConfig+0x1bc>)
 8004948:	689b      	ldr	r3, [r3, #8]
 800494a:	f003 020c 	and.w	r2, r3, #12
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	685b      	ldr	r3, [r3, #4]
 8004952:	009b      	lsls	r3, r3, #2
 8004954:	429a      	cmp	r2, r3
 8004956:	d1eb      	bne.n	8004930 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004958:	4b25      	ldr	r3, [pc, #148]	@ (80049f0 <HAL_RCC_ClockConfig+0x1b8>)
 800495a:	681b      	ldr	r3, [r3, #0]
 800495c:	f003 030f 	and.w	r3, r3, #15
 8004960:	683a      	ldr	r2, [r7, #0]
 8004962:	429a      	cmp	r2, r3
 8004964:	d20c      	bcs.n	8004980 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004966:	4b22      	ldr	r3, [pc, #136]	@ (80049f0 <HAL_RCC_ClockConfig+0x1b8>)
 8004968:	683a      	ldr	r2, [r7, #0]
 800496a:	b2d2      	uxtb	r2, r2
 800496c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800496e:	4b20      	ldr	r3, [pc, #128]	@ (80049f0 <HAL_RCC_ClockConfig+0x1b8>)
 8004970:	681b      	ldr	r3, [r3, #0]
 8004972:	f003 030f 	and.w	r3, r3, #15
 8004976:	683a      	ldr	r2, [r7, #0]
 8004978:	429a      	cmp	r2, r3
 800497a:	d001      	beq.n	8004980 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800497c:	2301      	movs	r3, #1
 800497e:	e032      	b.n	80049e6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	681b      	ldr	r3, [r3, #0]
 8004984:	f003 0304 	and.w	r3, r3, #4
 8004988:	2b00      	cmp	r3, #0
 800498a:	d008      	beq.n	800499e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800498c:	4b19      	ldr	r3, [pc, #100]	@ (80049f4 <HAL_RCC_ClockConfig+0x1bc>)
 800498e:	689b      	ldr	r3, [r3, #8]
 8004990:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	68db      	ldr	r3, [r3, #12]
 8004998:	4916      	ldr	r1, [pc, #88]	@ (80049f4 <HAL_RCC_ClockConfig+0x1bc>)
 800499a:	4313      	orrs	r3, r2
 800499c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	681b      	ldr	r3, [r3, #0]
 80049a2:	f003 0308 	and.w	r3, r3, #8
 80049a6:	2b00      	cmp	r3, #0
 80049a8:	d009      	beq.n	80049be <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80049aa:	4b12      	ldr	r3, [pc, #72]	@ (80049f4 <HAL_RCC_ClockConfig+0x1bc>)
 80049ac:	689b      	ldr	r3, [r3, #8]
 80049ae:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	691b      	ldr	r3, [r3, #16]
 80049b6:	00db      	lsls	r3, r3, #3
 80049b8:	490e      	ldr	r1, [pc, #56]	@ (80049f4 <HAL_RCC_ClockConfig+0x1bc>)
 80049ba:	4313      	orrs	r3, r2
 80049bc:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80049be:	f000 fb7f 	bl	80050c0 <HAL_RCC_GetSysClockFreq>
 80049c2:	4602      	mov	r2, r0
 80049c4:	4b0b      	ldr	r3, [pc, #44]	@ (80049f4 <HAL_RCC_ClockConfig+0x1bc>)
 80049c6:	689b      	ldr	r3, [r3, #8]
 80049c8:	091b      	lsrs	r3, r3, #4
 80049ca:	f003 030f 	and.w	r3, r3, #15
 80049ce:	490a      	ldr	r1, [pc, #40]	@ (80049f8 <HAL_RCC_ClockConfig+0x1c0>)
 80049d0:	5ccb      	ldrb	r3, [r1, r3]
 80049d2:	fa22 f303 	lsr.w	r3, r2, r3
 80049d6:	4a09      	ldr	r2, [pc, #36]	@ (80049fc <HAL_RCC_ClockConfig+0x1c4>)
 80049d8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 80049da:	4b09      	ldr	r3, [pc, #36]	@ (8004a00 <HAL_RCC_ClockConfig+0x1c8>)
 80049dc:	681b      	ldr	r3, [r3, #0]
 80049de:	4618      	mov	r0, r3
 80049e0:	f7fe f838 	bl	8002a54 <HAL_InitTick>

  return HAL_OK;
 80049e4:	2300      	movs	r3, #0
}
 80049e6:	4618      	mov	r0, r3
 80049e8:	3710      	adds	r7, #16
 80049ea:	46bd      	mov	sp, r7
 80049ec:	bd80      	pop	{r7, pc}
 80049ee:	bf00      	nop
 80049f0:	40023c00 	.word	0x40023c00
 80049f4:	40023800 	.word	0x40023800
 80049f8:	0800f6a0 	.word	0x0800f6a0
 80049fc:	20000004 	.word	0x20000004
 8004a00:	20000008 	.word	0x20000008

08004a04 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004a04:	b480      	push	{r7}
 8004a06:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004a08:	4b03      	ldr	r3, [pc, #12]	@ (8004a18 <HAL_RCC_GetHCLKFreq+0x14>)
 8004a0a:	681b      	ldr	r3, [r3, #0]
}
 8004a0c:	4618      	mov	r0, r3
 8004a0e:	46bd      	mov	sp, r7
 8004a10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a14:	4770      	bx	lr
 8004a16:	bf00      	nop
 8004a18:	20000004 	.word	0x20000004

08004a1c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004a1c:	b580      	push	{r7, lr}
 8004a1e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004a20:	f7ff fff0 	bl	8004a04 <HAL_RCC_GetHCLKFreq>
 8004a24:	4602      	mov	r2, r0
 8004a26:	4b05      	ldr	r3, [pc, #20]	@ (8004a3c <HAL_RCC_GetPCLK1Freq+0x20>)
 8004a28:	689b      	ldr	r3, [r3, #8]
 8004a2a:	0a9b      	lsrs	r3, r3, #10
 8004a2c:	f003 0307 	and.w	r3, r3, #7
 8004a30:	4903      	ldr	r1, [pc, #12]	@ (8004a40 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004a32:	5ccb      	ldrb	r3, [r1, r3]
 8004a34:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004a38:	4618      	mov	r0, r3
 8004a3a:	bd80      	pop	{r7, pc}
 8004a3c:	40023800 	.word	0x40023800
 8004a40:	0800f6b0 	.word	0x0800f6b0

08004a44 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004a44:	b580      	push	{r7, lr}
 8004a46:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004a48:	f7ff ffdc 	bl	8004a04 <HAL_RCC_GetHCLKFreq>
 8004a4c:	4602      	mov	r2, r0
 8004a4e:	4b05      	ldr	r3, [pc, #20]	@ (8004a64 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004a50:	689b      	ldr	r3, [r3, #8]
 8004a52:	0b5b      	lsrs	r3, r3, #13
 8004a54:	f003 0307 	and.w	r3, r3, #7
 8004a58:	4903      	ldr	r1, [pc, #12]	@ (8004a68 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004a5a:	5ccb      	ldrb	r3, [r1, r3]
 8004a5c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004a60:	4618      	mov	r0, r3
 8004a62:	bd80      	pop	{r7, pc}
 8004a64:	40023800 	.word	0x40023800
 8004a68:	0800f6b0 	.word	0x0800f6b0

08004a6c <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004a6c:	b580      	push	{r7, lr}
 8004a6e:	b08c      	sub	sp, #48	@ 0x30
 8004a70:	af00      	add	r7, sp, #0
 8004a72:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004a74:	2300      	movs	r3, #0
 8004a76:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t tmpreg1 = 0U;
 8004a78:	2300      	movs	r3, #0
 8004a7a:	623b      	str	r3, [r7, #32]
  uint32_t plli2sp = 0U;
 8004a7c:	2300      	movs	r3, #0
 8004a7e:	61fb      	str	r3, [r7, #28]
  uint32_t plli2sq = 0U;
 8004a80:	2300      	movs	r3, #0
 8004a82:	61bb      	str	r3, [r7, #24]
  uint32_t plli2sr = 0U;
 8004a84:	2300      	movs	r3, #0
 8004a86:	617b      	str	r3, [r7, #20]
  uint32_t pllsaip = 0U;
 8004a88:	2300      	movs	r3, #0
 8004a8a:	613b      	str	r3, [r7, #16]
  uint32_t pllsaiq = 0U;
 8004a8c:	2300      	movs	r3, #0
 8004a8e:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0U;
 8004a90:	2300      	movs	r3, #0
 8004a92:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint32_t pllsaiused = 0U;
 8004a94:	2300      	movs	r3, #0
 8004a96:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check the peripheral clock selection parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------ I2S APB1 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == (RCC_PERIPHCLK_I2S_APB1))
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	681b      	ldr	r3, [r3, #0]
 8004a9c:	f003 0301 	and.w	r3, r3, #1
 8004aa0:	2b00      	cmp	r3, #0
 8004aa2:	d010      	beq.n	8004ac6 <HAL_RCCEx_PeriphCLKConfig+0x5a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SAPB1CLKSOURCE(PeriphClkInit->I2sApb1ClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_APB1_CONFIG(PeriphClkInit->I2sApb1ClockSelection);
 8004aa4:	4b6f      	ldr	r3, [pc, #444]	@ (8004c64 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8004aa6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004aaa:	f023 62c0 	bic.w	r2, r3, #100663296	@ 0x6000000
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004ab2:	496c      	ldr	r1, [pc, #432]	@ (8004c64 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8004ab4:	4313      	orrs	r3, r2
 8004ab6:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for I2S */
    if (PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004abe:	2b00      	cmp	r3, #0
 8004ac0:	d101      	bne.n	8004ac6 <HAL_RCCEx_PeriphCLKConfig+0x5a>
    {
      plli2sused = 1U;
 8004ac2:	2301      	movs	r3, #1
 8004ac4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    }
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- I2S APB2 configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == (RCC_PERIPHCLK_I2S_APB2))
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	681b      	ldr	r3, [r3, #0]
 8004aca:	f003 0302 	and.w	r3, r3, #2
 8004ace:	2b00      	cmp	r3, #0
 8004ad0:	d010      	beq.n	8004af4 <HAL_RCCEx_PeriphCLKConfig+0x88>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SAPB2CLKSOURCE(PeriphClkInit->I2sApb2ClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_APB2_CONFIG(PeriphClkInit->I2sApb2ClockSelection);
 8004ad2:	4b64      	ldr	r3, [pc, #400]	@ (8004c64 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8004ad4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004ad8:	f023 52c0 	bic.w	r2, r3, #402653184	@ 0x18000000
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004ae0:	4960      	ldr	r1, [pc, #384]	@ (8004c64 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8004ae2:	4313      	orrs	r3, r2
 8004ae4:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for I2S */
    if (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004aec:	2b00      	cmp	r3, #0
 8004aee:	d101      	bne.n	8004af4 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      plli2sused = 1U;
 8004af0:	2301      	movs	r3, #1
 8004af2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    }
  }
  /*--------------------------------------------------------------------------*/

  /*--------------------------- SAI1 configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	681b      	ldr	r3, [r3, #0]
 8004af8:	f003 0304 	and.w	r3, r3, #4
 8004afc:	2b00      	cmp	r3, #0
 8004afe:	d017      	beq.n	8004b30 <HAL_RCCEx_PeriphCLKConfig+0xc4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004b00:	4b58      	ldr	r3, [pc, #352]	@ (8004c64 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8004b02:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004b06:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004b0e:	4955      	ldr	r1, [pc, #340]	@ (8004c64 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8004b10:	4313      	orrs	r3, r2
 8004b12:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004b1a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004b1e:	d101      	bne.n	8004b24 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      plli2sused = 1U;
 8004b20:	2301      	movs	r3, #1
 8004b22:	62fb      	str	r3, [r7, #44]	@ 0x2c
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004b28:	2b00      	cmp	r3, #0
 8004b2a:	d101      	bne.n	8004b30 <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      pllsaiused = 1U;
 8004b2c:	2301      	movs	r3, #1
 8004b2e:	62bb      	str	r3, [r7, #40]	@ 0x28
    }
  }
  /*--------------------------------------------------------------------------*/

  /*-------------------------- SAI2 configuration ----------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	681b      	ldr	r3, [r3, #0]
 8004b34:	f003 0308 	and.w	r3, r3, #8
 8004b38:	2b00      	cmp	r3, #0
 8004b3a:	d017      	beq.n	8004b6c <HAL_RCCEx_PeriphCLKConfig+0x100>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8004b3c:	4b49      	ldr	r3, [pc, #292]	@ (8004c64 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8004b3e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004b42:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004b4a:	4946      	ldr	r1, [pc, #280]	@ (8004c64 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8004b4c:	4313      	orrs	r3, r2
 8004b4e:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004b56:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004b5a:	d101      	bne.n	8004b60 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      plli2sused = 1U;
 8004b5c:	2301      	movs	r3, #1
 8004b5e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004b64:	2b00      	cmp	r3, #0
 8004b66:	d101      	bne.n	8004b6c <HAL_RCCEx_PeriphCLKConfig+0x100>
    {
      pllsaiused = 1U;
 8004b68:	2301      	movs	r3, #1
 8004b6a:	62bb      	str	r3, [r7, #40]	@ 0x28
    }
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- RTC configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	681b      	ldr	r3, [r3, #0]
 8004b70:	f003 0320 	and.w	r3, r3, #32
 8004b74:	2b00      	cmp	r3, #0
 8004b76:	f000 808a 	beq.w	8004c8e <HAL_RCCEx_PeriphCLKConfig+0x222>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8004b7a:	2300      	movs	r3, #0
 8004b7c:	60bb      	str	r3, [r7, #8]
 8004b7e:	4b39      	ldr	r3, [pc, #228]	@ (8004c64 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8004b80:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b82:	4a38      	ldr	r2, [pc, #224]	@ (8004c64 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8004b84:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004b88:	6413      	str	r3, [r2, #64]	@ 0x40
 8004b8a:	4b36      	ldr	r3, [pc, #216]	@ (8004c64 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8004b8c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b8e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004b92:	60bb      	str	r3, [r7, #8]
 8004b94:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8004b96:	4b34      	ldr	r3, [pc, #208]	@ (8004c68 <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 8004b98:	681b      	ldr	r3, [r3, #0]
 8004b9a:	4a33      	ldr	r2, [pc, #204]	@ (8004c68 <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 8004b9c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004ba0:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8004ba2:	f7fd ff9b 	bl	8002adc <HAL_GetTick>
 8004ba6:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8004ba8:	e008      	b.n	8004bbc <HAL_RCCEx_PeriphCLKConfig+0x150>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004baa:	f7fd ff97 	bl	8002adc <HAL_GetTick>
 8004bae:	4602      	mov	r2, r0
 8004bb0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004bb2:	1ad3      	subs	r3, r2, r3
 8004bb4:	2b02      	cmp	r3, #2
 8004bb6:	d901      	bls.n	8004bbc <HAL_RCCEx_PeriphCLKConfig+0x150>
      {
        return HAL_TIMEOUT;
 8004bb8:	2303      	movs	r3, #3
 8004bba:	e278      	b.n	80050ae <HAL_RCCEx_PeriphCLKConfig+0x642>
    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8004bbc:	4b2a      	ldr	r3, [pc, #168]	@ (8004c68 <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 8004bbe:	681b      	ldr	r3, [r3, #0]
 8004bc0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004bc4:	2b00      	cmp	r3, #0
 8004bc6:	d0f0      	beq.n	8004baa <HAL_RCCEx_PeriphCLKConfig+0x13e>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004bc8:	4b26      	ldr	r3, [pc, #152]	@ (8004c64 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8004bca:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004bcc:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004bd0:	623b      	str	r3, [r7, #32]
    if ((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004bd2:	6a3b      	ldr	r3, [r7, #32]
 8004bd4:	2b00      	cmp	r3, #0
 8004bd6:	d02f      	beq.n	8004c38 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004bdc:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004be0:	6a3a      	ldr	r2, [r7, #32]
 8004be2:	429a      	cmp	r2, r3
 8004be4:	d028      	beq.n	8004c38 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004be6:	4b1f      	ldr	r3, [pc, #124]	@ (8004c64 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8004be8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004bea:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004bee:	623b      	str	r3, [r7, #32]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004bf0:	4b1e      	ldr	r3, [pc, #120]	@ (8004c6c <HAL_RCCEx_PeriphCLKConfig+0x200>)
 8004bf2:	2201      	movs	r2, #1
 8004bf4:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004bf6:	4b1d      	ldr	r3, [pc, #116]	@ (8004c6c <HAL_RCCEx_PeriphCLKConfig+0x200>)
 8004bf8:	2200      	movs	r2, #0
 8004bfa:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8004bfc:	4a19      	ldr	r2, [pc, #100]	@ (8004c64 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8004bfe:	6a3b      	ldr	r3, [r7, #32]
 8004c00:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8004c02:	4b18      	ldr	r3, [pc, #96]	@ (8004c64 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8004c04:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004c06:	f003 0301 	and.w	r3, r3, #1
 8004c0a:	2b01      	cmp	r3, #1
 8004c0c:	d114      	bne.n	8004c38 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8004c0e:	f7fd ff65 	bl	8002adc <HAL_GetTick>
 8004c12:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004c14:	e00a      	b.n	8004c2c <HAL_RCCEx_PeriphCLKConfig+0x1c0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004c16:	f7fd ff61 	bl	8002adc <HAL_GetTick>
 8004c1a:	4602      	mov	r2, r0
 8004c1c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c1e:	1ad3      	subs	r3, r2, r3
 8004c20:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004c24:	4293      	cmp	r3, r2
 8004c26:	d901      	bls.n	8004c2c <HAL_RCCEx_PeriphCLKConfig+0x1c0>
          {
            return HAL_TIMEOUT;
 8004c28:	2303      	movs	r3, #3
 8004c2a:	e240      	b.n	80050ae <HAL_RCCEx_PeriphCLKConfig+0x642>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004c2c:	4b0d      	ldr	r3, [pc, #52]	@ (8004c64 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8004c2e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004c30:	f003 0302 	and.w	r3, r3, #2
 8004c34:	2b00      	cmp	r3, #0
 8004c36:	d0ee      	beq.n	8004c16 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c3c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004c40:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004c44:	d114      	bne.n	8004c70 <HAL_RCCEx_PeriphCLKConfig+0x204>
 8004c46:	4b07      	ldr	r3, [pc, #28]	@ (8004c64 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8004c48:	689b      	ldr	r3, [r3, #8]
 8004c4a:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c52:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 8004c56:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004c5a:	4902      	ldr	r1, [pc, #8]	@ (8004c64 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8004c5c:	4313      	orrs	r3, r2
 8004c5e:	608b      	str	r3, [r1, #8]
 8004c60:	e00c      	b.n	8004c7c <HAL_RCCEx_PeriphCLKConfig+0x210>
 8004c62:	bf00      	nop
 8004c64:	40023800 	.word	0x40023800
 8004c68:	40007000 	.word	0x40007000
 8004c6c:	42470e40 	.word	0x42470e40
 8004c70:	4b4a      	ldr	r3, [pc, #296]	@ (8004d9c <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8004c72:	689b      	ldr	r3, [r3, #8]
 8004c74:	4a49      	ldr	r2, [pc, #292]	@ (8004d9c <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8004c76:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8004c7a:	6093      	str	r3, [r2, #8]
 8004c7c:	4b47      	ldr	r3, [pc, #284]	@ (8004d9c <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8004c7e:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c84:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004c88:	4944      	ldr	r1, [pc, #272]	@ (8004d9c <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8004c8a:	4313      	orrs	r3, r2
 8004c8c:	670b      	str	r3, [r1, #112]	@ 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- TIM configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	681b      	ldr	r3, [r3, #0]
 8004c92:	f003 0310 	and.w	r3, r3, #16
 8004c96:	2b00      	cmp	r3, #0
 8004c98:	d004      	beq.n	8004ca4 <HAL_RCCEx_PeriphCLKConfig+0x238>
  {
    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	f893 2058 	ldrb.w	r2, [r3, #88]	@ 0x58
 8004ca0:	4b3f      	ldr	r3, [pc, #252]	@ (8004da0 <HAL_RCCEx_PeriphCLKConfig+0x334>)
 8004ca2:	601a      	str	r2, [r3, #0]
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- FMPI2C1 Configuration -----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMPI2C1) == RCC_PERIPHCLK_FMPI2C1)
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	681b      	ldr	r3, [r3, #0]
 8004ca8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004cac:	2b00      	cmp	r3, #0
 8004cae:	d00a      	beq.n	8004cc6 <HAL_RCCEx_PeriphCLKConfig+0x25a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FMPI2C1CLKSOURCE(PeriphClkInit->Fmpi2c1ClockSelection));

    /* Configure the FMPI2C1 clock source */
    __HAL_RCC_FMPI2C1_CONFIG(PeriphClkInit->Fmpi2c1ClockSelection);
 8004cb0:	4b3a      	ldr	r3, [pc, #232]	@ (8004d9c <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8004cb2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004cb6:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004cbe:	4937      	ldr	r1, [pc, #220]	@ (8004d9c <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8004cc0:	4313      	orrs	r3, r2
 8004cc2:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------ CEC Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	681b      	ldr	r3, [r3, #0]
 8004cca:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004cce:	2b00      	cmp	r3, #0
 8004cd0:	d00a      	beq.n	8004ce8 <HAL_RCCEx_PeriphCLKConfig+0x27c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8004cd2:	4b32      	ldr	r3, [pc, #200]	@ (8004d9c <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8004cd4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004cd8:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004ce0:	492e      	ldr	r1, [pc, #184]	@ (8004d9c <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8004ce2:	4313      	orrs	r3, r2
 8004ce4:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- CLK48 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	681b      	ldr	r3, [r3, #0]
 8004cec:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004cf0:	2b00      	cmp	r3, #0
 8004cf2:	d011      	beq.n	8004d18 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48CLKSOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 clock source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8004cf4:	4b29      	ldr	r3, [pc, #164]	@ (8004d9c <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8004cf6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004cfa:	f023 6200 	bic.w	r2, r3, #134217728	@ 0x8000000
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004d02:	4926      	ldr	r1, [pc, #152]	@ (8004d9c <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8004d04:	4313      	orrs	r3, r2
 8004d06:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94

    /* Enable the PLLSAI when it's used as clock source for CLK48 */
    if (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLSAIP)
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004d0e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004d12:	d101      	bne.n	8004d18 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
    {
      pllsaiused = 1U;
 8004d14:	2301      	movs	r3, #1
 8004d16:	62bb      	str	r3, [r7, #40]	@ 0x28
    }
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- SDIO Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDIO) == RCC_PERIPHCLK_SDIO)
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	681b      	ldr	r3, [r3, #0]
 8004d1c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004d20:	2b00      	cmp	r3, #0
 8004d22:	d00a      	beq.n	8004d3a <HAL_RCCEx_PeriphCLKConfig+0x2ce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDIOCLKSOURCE(PeriphClkInit->SdioClockSelection));

    /* Configure the SDIO clock source */
    __HAL_RCC_SDIO_CONFIG(PeriphClkInit->SdioClockSelection);
 8004d24:	4b1d      	ldr	r3, [pc, #116]	@ (8004d9c <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8004d26:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004d2a:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004d32:	491a      	ldr	r1, [pc, #104]	@ (8004d9c <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8004d34:	4313      	orrs	r3, r2
 8004d36:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------ SPDIFRX Configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	681b      	ldr	r3, [r3, #0]
 8004d3e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004d42:	2b00      	cmp	r3, #0
 8004d44:	d011      	beq.n	8004d6a <HAL_RCCEx_PeriphCLKConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPDIFRXCLKSOURCE(PeriphClkInit->SpdifClockSelection));

    /* Configure the SPDIFRX clock source */
    __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifClockSelection);
 8004d46:	4b15      	ldr	r3, [pc, #84]	@ (8004d9c <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8004d48:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004d4c:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004d54:	4911      	ldr	r1, [pc, #68]	@ (8004d9c <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8004d56:	4313      	orrs	r3, r2
 8004d58:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
    /* Enable the PLLI2S when it's used as clock source for SPDIFRX */
    if (PeriphClkInit->SpdifClockSelection == RCC_SPDIFRXCLKSOURCE_PLLI2SP)
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004d60:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004d64:	d101      	bne.n	8004d6a <HAL_RCCEx_PeriphCLKConfig+0x2fe>
    {
      plli2sused = 1U;
 8004d66:	2301      	movs	r3, #1
 8004d68:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /*--------------------------------------------------------------------------*/

  /*---------------------------- PLLI2S Configuration ------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S on APB1,
     I2S on APB2 or SPDIFRX */
  if ((plli2sused == 1U) || (PeriphClkInit->PeriphClockSelection == RCC_PERIPHCLK_PLLI2S))
 8004d6a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004d6c:	2b01      	cmp	r3, #1
 8004d6e:	d005      	beq.n	8004d7c <HAL_RCCEx_PeriphCLKConfig+0x310>
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	681b      	ldr	r3, [r3, #0]
 8004d74:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004d78:	f040 80ff 	bne.w	8004f7a <HAL_RCCEx_PeriphCLKConfig+0x50e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8004d7c:	4b09      	ldr	r3, [pc, #36]	@ (8004da4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004d7e:	2200      	movs	r2, #0
 8004d80:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8004d82:	f7fd feab 	bl	8002adc <HAL_GetTick>
 8004d86:	6278      	str	r0, [r7, #36]	@ 0x24
    /* Wait till PLLI2S is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004d88:	e00e      	b.n	8004da8 <HAL_RCCEx_PeriphCLKConfig+0x33c>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8004d8a:	f7fd fea7 	bl	8002adc <HAL_GetTick>
 8004d8e:	4602      	mov	r2, r0
 8004d90:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d92:	1ad3      	subs	r3, r2, r3
 8004d94:	2b02      	cmp	r3, #2
 8004d96:	d907      	bls.n	8004da8 <HAL_RCCEx_PeriphCLKConfig+0x33c>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004d98:	2303      	movs	r3, #3
 8004d9a:	e188      	b.n	80050ae <HAL_RCCEx_PeriphCLKConfig+0x642>
 8004d9c:	40023800 	.word	0x40023800
 8004da0:	424711e0 	.word	0x424711e0
 8004da4:	42470068 	.word	0x42470068
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004da8:	4b7e      	ldr	r3, [pc, #504]	@ (8004fa4 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8004daa:	681b      	ldr	r3, [r3, #0]
 8004dac:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004db0:	2b00      	cmp	r3, #0
 8004db2:	d1ea      	bne.n	8004d8a <HAL_RCCEx_PeriphCLKConfig+0x31e>
    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*------ In Case of PLLI2S is selected as source clock for I2S -----------*/
    if (((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == RCC_PERIPHCLK_I2S_APB1)
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	681b      	ldr	r3, [r3, #0]
 8004db8:	f003 0301 	and.w	r3, r3, #1
 8004dbc:	2b00      	cmp	r3, #0
 8004dbe:	d003      	beq.n	8004dc8 <HAL_RCCEx_PeriphCLKConfig+0x35c>
         && (PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)) ||
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004dc4:	2b00      	cmp	r3, #0
 8004dc6:	d009      	beq.n	8004ddc <HAL_RCCEx_PeriphCLKConfig+0x370>
        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == RCC_PERIPHCLK_I2S_APB2) && (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)))
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	681b      	ldr	r3, [r3, #0]
 8004dcc:	f003 0302 	and.w	r3, r3, #2
         && (PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)) ||
 8004dd0:	2b00      	cmp	r3, #0
 8004dd2:	d028      	beq.n	8004e26 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == RCC_PERIPHCLK_I2S_APB2) && (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)))
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004dd8:	2b00      	cmp	r3, #0
 8004dda:	d124      	bne.n	8004e26 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP/PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      plli2sp = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 8004ddc:	4b71      	ldr	r3, [pc, #452]	@ (8004fa4 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8004dde:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004de2:	0c1b      	lsrs	r3, r3, #16
 8004de4:	f003 0303 	and.w	r3, r3, #3
 8004de8:	3301      	adds	r3, #1
 8004dea:	005b      	lsls	r3, r3, #1
 8004dec:	61fb      	str	r3, [r7, #28]
      plli2sq = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8004dee:	4b6d      	ldr	r3, [pc, #436]	@ (8004fa4 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8004df0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004df4:	0e1b      	lsrs	r3, r3, #24
 8004df6:	f003 030f 	and.w	r3, r3, #15
 8004dfa:	61bb      	str	r3, [r7, #24]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, plli2sp, plli2sq,
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	685a      	ldr	r2, [r3, #4]
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	689b      	ldr	r3, [r3, #8]
 8004e04:	019b      	lsls	r3, r3, #6
 8004e06:	431a      	orrs	r2, r3
 8004e08:	69fb      	ldr	r3, [r7, #28]
 8004e0a:	085b      	lsrs	r3, r3, #1
 8004e0c:	3b01      	subs	r3, #1
 8004e0e:	041b      	lsls	r3, r3, #16
 8004e10:	431a      	orrs	r2, r3
 8004e12:	69bb      	ldr	r3, [r7, #24]
 8004e14:	061b      	lsls	r3, r3, #24
 8004e16:	431a      	orrs	r2, r3
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	695b      	ldr	r3, [r3, #20]
 8004e1c:	071b      	lsls	r3, r3, #28
 8004e1e:	4961      	ldr	r1, [pc, #388]	@ (8004fa4 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8004e20:	4313      	orrs	r3, r2
 8004e22:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
                              PeriphClkInit->PLLI2S.PLLI2SR);
    }

    /*------- In Case of PLLI2S is selected as source clock for SAI ----------*/
    if (((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	681b      	ldr	r3, [r3, #0]
 8004e2a:	f003 0304 	and.w	r3, r3, #4
 8004e2e:	2b00      	cmp	r3, #0
 8004e30:	d004      	beq.n	8004e3c <HAL_RCCEx_PeriphCLKConfig+0x3d0>
         && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004e36:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004e3a:	d00a      	beq.n	8004e52 <HAL_RCCEx_PeriphCLKConfig+0x3e6>
        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	681b      	ldr	r3, [r3, #0]
 8004e40:	f003 0308 	and.w	r3, r3, #8
         && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8004e44:	2b00      	cmp	r3, #0
 8004e46:	d035      	beq.n	8004eb4 <HAL_RCCEx_PeriphCLKConfig+0x448>
        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004e4c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004e50:	d130      	bne.n	8004eb4 <HAL_RCCEx_PeriphCLKConfig+0x448>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP/PLLI2SR value from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      plli2sp = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 8004e52:	4b54      	ldr	r3, [pc, #336]	@ (8004fa4 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8004e54:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004e58:	0c1b      	lsrs	r3, r3, #16
 8004e5a:	f003 0303 	and.w	r3, r3, #3
 8004e5e:	3301      	adds	r3, #1
 8004e60:	005b      	lsls	r3, r3, #1
 8004e62:	61fb      	str	r3, [r7, #28]
      plli2sr = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8004e64:	4b4f      	ldr	r3, [pc, #316]	@ (8004fa4 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8004e66:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004e6a:	0f1b      	lsrs	r3, r3, #28
 8004e6c:	f003 0307 	and.w	r3, r3, #7
 8004e70:	617b      	str	r3, [r7, #20]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLI2SM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, plli2sp,
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	685a      	ldr	r2, [r3, #4]
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	689b      	ldr	r3, [r3, #8]
 8004e7a:	019b      	lsls	r3, r3, #6
 8004e7c:	431a      	orrs	r2, r3
 8004e7e:	69fb      	ldr	r3, [r7, #28]
 8004e80:	085b      	lsrs	r3, r3, #1
 8004e82:	3b01      	subs	r3, #1
 8004e84:	041b      	lsls	r3, r3, #16
 8004e86:	431a      	orrs	r2, r3
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	691b      	ldr	r3, [r3, #16]
 8004e8c:	061b      	lsls	r3, r3, #24
 8004e8e:	431a      	orrs	r2, r3
 8004e90:	697b      	ldr	r3, [r7, #20]
 8004e92:	071b      	lsls	r3, r3, #28
 8004e94:	4943      	ldr	r1, [pc, #268]	@ (8004fa4 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8004e96:	4313      	orrs	r3, r2
 8004e98:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
                              PeriphClkInit->PLLI2S.PLLI2SQ, plli2sr);

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8004e9c:	4b41      	ldr	r3, [pc, #260]	@ (8004fa4 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8004e9e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004ea2:	f023 021f 	bic.w	r2, r3, #31
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004eaa:	3b01      	subs	r3, #1
 8004eac:	493d      	ldr	r1, [pc, #244]	@ (8004fa4 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8004eae:	4313      	orrs	r3, r2
 8004eb0:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*------ In Case of PLLI2S is selected as source clock for SPDIFRX -------*/
    if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	681b      	ldr	r3, [r3, #0]
 8004eb8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004ebc:	2b00      	cmp	r3, #0
 8004ebe:	d029      	beq.n	8004f14 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
        && (PeriphClkInit->SpdifClockSelection == RCC_SPDIFRXCLKSOURCE_PLLI2SP))
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004ec4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004ec8:	d124      	bne.n	8004f14 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));
      /* Read PLLI2SR value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      plli2sq = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 8004eca:	4b36      	ldr	r3, [pc, #216]	@ (8004fa4 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8004ecc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004ed0:	0c1b      	lsrs	r3, r3, #16
 8004ed2:	f003 0303 	and.w	r3, r3, #3
 8004ed6:	3301      	adds	r3, #1
 8004ed8:	005b      	lsls	r3, r3, #1
 8004eda:	61bb      	str	r3, [r7, #24]
      plli2sr = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8004edc:	4b31      	ldr	r3, [pc, #196]	@ (8004fa4 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8004ede:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004ee2:	0f1b      	lsrs	r3, r3, #28
 8004ee4:	f003 0307 	and.w	r3, r3, #7
 8004ee8:	617b      	str	r3, [r7, #20]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SP,
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	685a      	ldr	r2, [r3, #4]
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	689b      	ldr	r3, [r3, #8]
 8004ef2:	019b      	lsls	r3, r3, #6
 8004ef4:	431a      	orrs	r2, r3
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	68db      	ldr	r3, [r3, #12]
 8004efa:	085b      	lsrs	r3, r3, #1
 8004efc:	3b01      	subs	r3, #1
 8004efe:	041b      	lsls	r3, r3, #16
 8004f00:	431a      	orrs	r2, r3
 8004f02:	69bb      	ldr	r3, [r7, #24]
 8004f04:	061b      	lsls	r3, r3, #24
 8004f06:	431a      	orrs	r2, r3
 8004f08:	697b      	ldr	r3, [r7, #20]
 8004f0a:	071b      	lsls	r3, r3, #28
 8004f0c:	4925      	ldr	r1, [pc, #148]	@ (8004fa4 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8004f0e:	4313      	orrs	r3, r2
 8004f10:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
                              plli2sq, plli2sr);
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	681b      	ldr	r3, [r3, #0]
 8004f18:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004f1c:	2b00      	cmp	r3, #0
 8004f1e:	d016      	beq.n	8004f4e <HAL_RCCEx_PeriphCLKConfig+0x4e2>
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SP,
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	685a      	ldr	r2, [r3, #4]
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	689b      	ldr	r3, [r3, #8]
 8004f28:	019b      	lsls	r3, r3, #6
 8004f2a:	431a      	orrs	r2, r3
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	68db      	ldr	r3, [r3, #12]
 8004f30:	085b      	lsrs	r3, r3, #1
 8004f32:	3b01      	subs	r3, #1
 8004f34:	041b      	lsls	r3, r3, #16
 8004f36:	431a      	orrs	r2, r3
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	691b      	ldr	r3, [r3, #16]
 8004f3c:	061b      	lsls	r3, r3, #24
 8004f3e:	431a      	orrs	r2, r3
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	695b      	ldr	r3, [r3, #20]
 8004f44:	071b      	lsls	r3, r3, #28
 8004f46:	4917      	ldr	r1, [pc, #92]	@ (8004fa4 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8004f48:	4313      	orrs	r3, r2
 8004f4a:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
                              PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8004f4e:	4b16      	ldr	r3, [pc, #88]	@ (8004fa8 <HAL_RCCEx_PeriphCLKConfig+0x53c>)
 8004f50:	2201      	movs	r2, #1
 8004f52:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8004f54:	f7fd fdc2 	bl	8002adc <HAL_GetTick>
 8004f58:	6278      	str	r0, [r7, #36]	@ 0x24
    /* Wait till PLLI2S is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004f5a:	e008      	b.n	8004f6e <HAL_RCCEx_PeriphCLKConfig+0x502>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8004f5c:	f7fd fdbe 	bl	8002adc <HAL_GetTick>
 8004f60:	4602      	mov	r2, r0
 8004f62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f64:	1ad3      	subs	r3, r2, r3
 8004f66:	2b02      	cmp	r3, #2
 8004f68:	d901      	bls.n	8004f6e <HAL_RCCEx_PeriphCLKConfig+0x502>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004f6a:	2303      	movs	r3, #3
 8004f6c:	e09f      	b.n	80050ae <HAL_RCCEx_PeriphCLKConfig+0x642>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004f6e:	4b0d      	ldr	r3, [pc, #52]	@ (8004fa4 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8004f70:	681b      	ldr	r3, [r3, #0]
 8004f72:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004f76:	2b00      	cmp	r3, #0
 8004f78:	d0f0      	beq.n	8004f5c <HAL_RCCEx_PeriphCLKConfig+0x4f0>
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- PLLSAI Configuration -----------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, CLK48 or SDIO */
  if (pllsaiused == 1U)
 8004f7a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004f7c:	2b01      	cmp	r3, #1
 8004f7e:	f040 8095 	bne.w	80050ac <HAL_RCCEx_PeriphCLKConfig+0x640>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8004f82:	4b0a      	ldr	r3, [pc, #40]	@ (8004fac <HAL_RCCEx_PeriphCLKConfig+0x540>)
 8004f84:	2200      	movs	r2, #0
 8004f86:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8004f88:	f7fd fda8 	bl	8002adc <HAL_GetTick>
 8004f8c:	6278      	str	r0, [r7, #36]	@ 0x24
    /* Wait till PLLSAI is disabled */
    while (__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8004f8e:	e00f      	b.n	8004fb0 <HAL_RCCEx_PeriphCLKConfig+0x544>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8004f90:	f7fd fda4 	bl	8002adc <HAL_GetTick>
 8004f94:	4602      	mov	r2, r0
 8004f96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f98:	1ad3      	subs	r3, r2, r3
 8004f9a:	2b02      	cmp	r3, #2
 8004f9c:	d908      	bls.n	8004fb0 <HAL_RCCEx_PeriphCLKConfig+0x544>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004f9e:	2303      	movs	r3, #3
 8004fa0:	e085      	b.n	80050ae <HAL_RCCEx_PeriphCLKConfig+0x642>
 8004fa2:	bf00      	nop
 8004fa4:	40023800 	.word	0x40023800
 8004fa8:	42470068 	.word	0x42470068
 8004fac:	42470070 	.word	0x42470070
    while (__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8004fb0:	4b41      	ldr	r3, [pc, #260]	@ (80050b8 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8004fb2:	681b      	ldr	r3, [r3, #0]
 8004fb4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004fb8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004fbc:	d0e8      	beq.n	8004f90 <HAL_RCCEx_PeriphCLKConfig+0x524>
    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIM_VALUE(PeriphClkInit->PLLSAI.PLLSAIM));
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*------ In Case of PLLSAI is selected as source clock for SAI -----------*/
    if (((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	681b      	ldr	r3, [r3, #0]
 8004fc2:	f003 0304 	and.w	r3, r3, #4
 8004fc6:	2b00      	cmp	r3, #0
 8004fc8:	d003      	beq.n	8004fd2 <HAL_RCCEx_PeriphCLKConfig+0x566>
         && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004fce:	2b00      	cmp	r3, #0
 8004fd0:	d009      	beq.n	8004fe6 <HAL_RCCEx_PeriphCLKConfig+0x57a>
        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	681b      	ldr	r3, [r3, #0]
 8004fd6:	f003 0308 	and.w	r3, r3, #8
         && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||
 8004fda:	2b00      	cmp	r3, #0
 8004fdc:	d02b      	beq.n	8005036 <HAL_RCCEx_PeriphCLKConfig+0x5ca>
        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004fe2:	2b00      	cmp	r3, #0
 8004fe4:	d127      	bne.n	8005036 <HAL_RCCEx_PeriphCLKConfig+0x5ca>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      pllsaip = ((((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos) + 1U) << 1U);
 8004fe6:	4b34      	ldr	r3, [pc, #208]	@ (80050b8 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8004fe8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004fec:	0c1b      	lsrs	r3, r3, #16
 8004fee:	f003 0303 	and.w	r3, r3, #3
 8004ff2:	3301      	adds	r3, #1
 8004ff4:	005b      	lsls	r3, r3, #1
 8004ff6:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIM, PeriphClkInit->PLLSAI.PLLSAIN, pllsaip,
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	699a      	ldr	r2, [r3, #24]
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	69db      	ldr	r3, [r3, #28]
 8005000:	019b      	lsls	r3, r3, #6
 8005002:	431a      	orrs	r2, r3
 8005004:	693b      	ldr	r3, [r7, #16]
 8005006:	085b      	lsrs	r3, r3, #1
 8005008:	3b01      	subs	r3, #1
 800500a:	041b      	lsls	r3, r3, #16
 800500c:	431a      	orrs	r2, r3
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005012:	061b      	lsls	r3, r3, #24
 8005014:	4928      	ldr	r1, [pc, #160]	@ (80050b8 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8005016:	4313      	orrs	r3, r2
 8005018:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
                              PeriphClkInit->PLLSAI.PLLSAIQ, 0U);

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 800501c:	4b26      	ldr	r3, [pc, #152]	@ (80050b8 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 800501e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005022:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800502a:	3b01      	subs	r3, #1
 800502c:	021b      	lsls	r3, r3, #8
 800502e:	4922      	ldr	r1, [pc, #136]	@ (80050b8 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8005030:	4313      	orrs	r3, r2
 8005032:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*------ In Case of PLLSAI is selected as source clock for CLK48 ---------*/
    /* In Case of PLLI2S is selected as source clock for CLK48 */
    if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	681b      	ldr	r3, [r3, #0]
 800503a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800503e:	2b00      	cmp	r3, #0
 8005040:	d01d      	beq.n	800507e <HAL_RCCEx_PeriphCLKConfig+0x612>
        && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLSAIP))
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005046:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800504a:	d118      	bne.n	800507e <HAL_RCCEx_PeriphCLKConfig+0x612>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      pllsaiq = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800504c:	4b1a      	ldr	r3, [pc, #104]	@ (80050b8 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 800504e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005052:	0e1b      	lsrs	r3, r3, #24
 8005054:	f003 030f 	and.w	r3, r3, #15
 8005058:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) * (PLLI2SN/PLLSAIM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIM, PeriphClkInit->PLLSAI.PLLSAIN, PeriphClkInit->PLLSAI.PLLSAIP,
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	699a      	ldr	r2, [r3, #24]
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	69db      	ldr	r3, [r3, #28]
 8005062:	019b      	lsls	r3, r3, #6
 8005064:	431a      	orrs	r2, r3
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	6a1b      	ldr	r3, [r3, #32]
 800506a:	085b      	lsrs	r3, r3, #1
 800506c:	3b01      	subs	r3, #1
 800506e:	041b      	lsls	r3, r3, #16
 8005070:	431a      	orrs	r2, r3
 8005072:	68fb      	ldr	r3, [r7, #12]
 8005074:	061b      	lsls	r3, r3, #24
 8005076:	4910      	ldr	r1, [pc, #64]	@ (80050b8 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8005078:	4313      	orrs	r3, r2
 800507a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
                              pllsaiq, 0U);
    }

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 800507e:	4b0f      	ldr	r3, [pc, #60]	@ (80050bc <HAL_RCCEx_PeriphCLKConfig+0x650>)
 8005080:	2201      	movs	r2, #1
 8005082:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8005084:	f7fd fd2a 	bl	8002adc <HAL_GetTick>
 8005088:	6278      	str	r0, [r7, #36]	@ 0x24
    /* Wait till PLLSAI is ready */
    while (__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800508a:	e008      	b.n	800509e <HAL_RCCEx_PeriphCLKConfig+0x632>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 800508c:	f7fd fd26 	bl	8002adc <HAL_GetTick>
 8005090:	4602      	mov	r2, r0
 8005092:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005094:	1ad3      	subs	r3, r2, r3
 8005096:	2b02      	cmp	r3, #2
 8005098:	d901      	bls.n	800509e <HAL_RCCEx_PeriphCLKConfig+0x632>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800509a:	2303      	movs	r3, #3
 800509c:	e007      	b.n	80050ae <HAL_RCCEx_PeriphCLKConfig+0x642>
    while (__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800509e:	4b06      	ldr	r3, [pc, #24]	@ (80050b8 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 80050a0:	681b      	ldr	r3, [r3, #0]
 80050a2:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80050a6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80050aa:	d1ef      	bne.n	800508c <HAL_RCCEx_PeriphCLKConfig+0x620>
      }
    }
  }
  return HAL_OK;
 80050ac:	2300      	movs	r3, #0
}
 80050ae:	4618      	mov	r0, r3
 80050b0:	3730      	adds	r7, #48	@ 0x30
 80050b2:	46bd      	mov	sp, r7
 80050b4:	bd80      	pop	{r7, pc}
 80050b6:	bf00      	nop
 80050b8:	40023800 	.word	0x40023800
 80050bc:	42470070 	.word	0x42470070

080050c0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80050c0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80050c4:	b0a6      	sub	sp, #152	@ 0x98
 80050c6:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80050c8:	2300      	movs	r3, #0
 80050ca:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  uint32_t pllvco = 0U;
 80050ce:	2300      	movs	r3, #0
 80050d0:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  uint32_t pllp = 0U;
 80050d4:	2300      	movs	r3, #0
 80050d6:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  uint32_t pllr = 0U;
 80050da:	2300      	movs	r3, #0
 80050dc:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  uint32_t sysclockfreq = 0U;
 80050e0:	2300      	movs	r3, #0
 80050e2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80050e6:	4bc8      	ldr	r3, [pc, #800]	@ (8005408 <HAL_RCC_GetSysClockFreq+0x348>)
 80050e8:	689b      	ldr	r3, [r3, #8]
 80050ea:	f003 030c 	and.w	r3, r3, #12
 80050ee:	2b0c      	cmp	r3, #12
 80050f0:	f200 817e 	bhi.w	80053f0 <HAL_RCC_GetSysClockFreq+0x330>
 80050f4:	a201      	add	r2, pc, #4	@ (adr r2, 80050fc <HAL_RCC_GetSysClockFreq+0x3c>)
 80050f6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80050fa:	bf00      	nop
 80050fc:	08005131 	.word	0x08005131
 8005100:	080053f1 	.word	0x080053f1
 8005104:	080053f1 	.word	0x080053f1
 8005108:	080053f1 	.word	0x080053f1
 800510c:	08005139 	.word	0x08005139
 8005110:	080053f1 	.word	0x080053f1
 8005114:	080053f1 	.word	0x080053f1
 8005118:	080053f1 	.word	0x080053f1
 800511c:	08005141 	.word	0x08005141
 8005120:	080053f1 	.word	0x080053f1
 8005124:	080053f1 	.word	0x080053f1
 8005128:	080053f1 	.word	0x080053f1
 800512c:	080052ab 	.word	0x080052ab
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8005130:	4bb6      	ldr	r3, [pc, #728]	@ (800540c <HAL_RCC_GetSysClockFreq+0x34c>)
 8005132:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 8005136:	e15f      	b.n	80053f8 <HAL_RCC_GetSysClockFreq+0x338>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8005138:	4bb5      	ldr	r3, [pc, #724]	@ (8005410 <HAL_RCC_GetSysClockFreq+0x350>)
 800513a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 800513e:	e15b      	b.n	80053f8 <HAL_RCC_GetSysClockFreq+0x338>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005140:	4bb1      	ldr	r3, [pc, #708]	@ (8005408 <HAL_RCC_GetSysClockFreq+0x348>)
 8005142:	685b      	ldr	r3, [r3, #4]
 8005144:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005148:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800514c:	4bae      	ldr	r3, [pc, #696]	@ (8005408 <HAL_RCC_GetSysClockFreq+0x348>)
 800514e:	685b      	ldr	r3, [r3, #4]
 8005150:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005154:	2b00      	cmp	r3, #0
 8005156:	d031      	beq.n	80051bc <HAL_RCC_GetSysClockFreq+0xfc>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005158:	4bab      	ldr	r3, [pc, #684]	@ (8005408 <HAL_RCC_GetSysClockFreq+0x348>)
 800515a:	685b      	ldr	r3, [r3, #4]
 800515c:	099b      	lsrs	r3, r3, #6
 800515e:	2200      	movs	r2, #0
 8005160:	66bb      	str	r3, [r7, #104]	@ 0x68
 8005162:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8005164:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8005166:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800516a:	663b      	str	r3, [r7, #96]	@ 0x60
 800516c:	2300      	movs	r3, #0
 800516e:	667b      	str	r3, [r7, #100]	@ 0x64
 8005170:	4ba7      	ldr	r3, [pc, #668]	@ (8005410 <HAL_RCC_GetSysClockFreq+0x350>)
 8005172:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 8005176:	462a      	mov	r2, r5
 8005178:	fb03 f202 	mul.w	r2, r3, r2
 800517c:	2300      	movs	r3, #0
 800517e:	4621      	mov	r1, r4
 8005180:	fb01 f303 	mul.w	r3, r1, r3
 8005184:	4413      	add	r3, r2
 8005186:	4aa2      	ldr	r2, [pc, #648]	@ (8005410 <HAL_RCC_GetSysClockFreq+0x350>)
 8005188:	4621      	mov	r1, r4
 800518a:	fba1 1202 	umull	r1, r2, r1, r2
 800518e:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8005190:	460a      	mov	r2, r1
 8005192:	67ba      	str	r2, [r7, #120]	@ 0x78
 8005194:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8005196:	4413      	add	r3, r2
 8005198:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800519a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800519e:	2200      	movs	r2, #0
 80051a0:	65bb      	str	r3, [r7, #88]	@ 0x58
 80051a2:	65fa      	str	r2, [r7, #92]	@ 0x5c
 80051a4:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80051a8:	e9d7 011e 	ldrd	r0, r1, [r7, #120]	@ 0x78
 80051ac:	f7fb fd8c 	bl	8000cc8 <__aeabi_uldivmod>
 80051b0:	4602      	mov	r2, r0
 80051b2:	460b      	mov	r3, r1
 80051b4:	4613      	mov	r3, r2
 80051b6:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80051ba:	e064      	b.n	8005286 <HAL_RCC_GetSysClockFreq+0x1c6>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80051bc:	4b92      	ldr	r3, [pc, #584]	@ (8005408 <HAL_RCC_GetSysClockFreq+0x348>)
 80051be:	685b      	ldr	r3, [r3, #4]
 80051c0:	099b      	lsrs	r3, r3, #6
 80051c2:	2200      	movs	r2, #0
 80051c4:	653b      	str	r3, [r7, #80]	@ 0x50
 80051c6:	657a      	str	r2, [r7, #84]	@ 0x54
 80051c8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80051ca:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80051ce:	64bb      	str	r3, [r7, #72]	@ 0x48
 80051d0:	2300      	movs	r3, #0
 80051d2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80051d4:	e9d7 4512 	ldrd	r4, r5, [r7, #72]	@ 0x48
 80051d8:	4622      	mov	r2, r4
 80051da:	462b      	mov	r3, r5
 80051dc:	f04f 0000 	mov.w	r0, #0
 80051e0:	f04f 0100 	mov.w	r1, #0
 80051e4:	0159      	lsls	r1, r3, #5
 80051e6:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80051ea:	0150      	lsls	r0, r2, #5
 80051ec:	4602      	mov	r2, r0
 80051ee:	460b      	mov	r3, r1
 80051f0:	4621      	mov	r1, r4
 80051f2:	1a51      	subs	r1, r2, r1
 80051f4:	6139      	str	r1, [r7, #16]
 80051f6:	4629      	mov	r1, r5
 80051f8:	eb63 0301 	sbc.w	r3, r3, r1
 80051fc:	617b      	str	r3, [r7, #20]
 80051fe:	f04f 0200 	mov.w	r2, #0
 8005202:	f04f 0300 	mov.w	r3, #0
 8005206:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800520a:	4659      	mov	r1, fp
 800520c:	018b      	lsls	r3, r1, #6
 800520e:	4651      	mov	r1, sl
 8005210:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8005214:	4651      	mov	r1, sl
 8005216:	018a      	lsls	r2, r1, #6
 8005218:	4651      	mov	r1, sl
 800521a:	ebb2 0801 	subs.w	r8, r2, r1
 800521e:	4659      	mov	r1, fp
 8005220:	eb63 0901 	sbc.w	r9, r3, r1
 8005224:	f04f 0200 	mov.w	r2, #0
 8005228:	f04f 0300 	mov.w	r3, #0
 800522c:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8005230:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005234:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005238:	4690      	mov	r8, r2
 800523a:	4699      	mov	r9, r3
 800523c:	4623      	mov	r3, r4
 800523e:	eb18 0303 	adds.w	r3, r8, r3
 8005242:	60bb      	str	r3, [r7, #8]
 8005244:	462b      	mov	r3, r5
 8005246:	eb49 0303 	adc.w	r3, r9, r3
 800524a:	60fb      	str	r3, [r7, #12]
 800524c:	f04f 0200 	mov.w	r2, #0
 8005250:	f04f 0300 	mov.w	r3, #0
 8005254:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8005258:	4629      	mov	r1, r5
 800525a:	028b      	lsls	r3, r1, #10
 800525c:	4621      	mov	r1, r4
 800525e:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8005262:	4621      	mov	r1, r4
 8005264:	028a      	lsls	r2, r1, #10
 8005266:	4610      	mov	r0, r2
 8005268:	4619      	mov	r1, r3
 800526a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800526e:	2200      	movs	r2, #0
 8005270:	643b      	str	r3, [r7, #64]	@ 0x40
 8005272:	647a      	str	r2, [r7, #68]	@ 0x44
 8005274:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8005278:	f7fb fd26 	bl	8000cc8 <__aeabi_uldivmod>
 800527c:	4602      	mov	r2, r0
 800527e:	460b      	mov	r3, r1
 8005280:	4613      	mov	r3, r2
 8005282:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8005286:	4b60      	ldr	r3, [pc, #384]	@ (8005408 <HAL_RCC_GetSysClockFreq+0x348>)
 8005288:	685b      	ldr	r3, [r3, #4]
 800528a:	0c1b      	lsrs	r3, r3, #16
 800528c:	f003 0303 	and.w	r3, r3, #3
 8005290:	3301      	adds	r3, #1
 8005292:	005b      	lsls	r3, r3, #1
 8005294:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88

      sysclockfreq = pllvco / pllp;
 8005298:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800529c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80052a0:	fbb2 f3f3 	udiv	r3, r2, r3
 80052a4:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 80052a8:	e0a6      	b.n	80053f8 <HAL_RCC_GetSysClockFreq+0x338>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80052aa:	4b57      	ldr	r3, [pc, #348]	@ (8005408 <HAL_RCC_GetSysClockFreq+0x348>)
 80052ac:	685b      	ldr	r3, [r3, #4]
 80052ae:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80052b2:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80052b6:	4b54      	ldr	r3, [pc, #336]	@ (8005408 <HAL_RCC_GetSysClockFreq+0x348>)
 80052b8:	685b      	ldr	r3, [r3, #4]
 80052ba:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80052be:	2b00      	cmp	r3, #0
 80052c0:	d02a      	beq.n	8005318 <HAL_RCC_GetSysClockFreq+0x258>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80052c2:	4b51      	ldr	r3, [pc, #324]	@ (8005408 <HAL_RCC_GetSysClockFreq+0x348>)
 80052c4:	685b      	ldr	r3, [r3, #4]
 80052c6:	099b      	lsrs	r3, r3, #6
 80052c8:	2200      	movs	r2, #0
 80052ca:	63bb      	str	r3, [r7, #56]	@ 0x38
 80052cc:	63fa      	str	r2, [r7, #60]	@ 0x3c
 80052ce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80052d0:	f3c3 0008 	ubfx	r0, r3, #0, #9
 80052d4:	2100      	movs	r1, #0
 80052d6:	4b4e      	ldr	r3, [pc, #312]	@ (8005410 <HAL_RCC_GetSysClockFreq+0x350>)
 80052d8:	fb03 f201 	mul.w	r2, r3, r1
 80052dc:	2300      	movs	r3, #0
 80052de:	fb00 f303 	mul.w	r3, r0, r3
 80052e2:	4413      	add	r3, r2
 80052e4:	4a4a      	ldr	r2, [pc, #296]	@ (8005410 <HAL_RCC_GetSysClockFreq+0x350>)
 80052e6:	fba0 1202 	umull	r1, r2, r0, r2
 80052ea:	677a      	str	r2, [r7, #116]	@ 0x74
 80052ec:	460a      	mov	r2, r1
 80052ee:	673a      	str	r2, [r7, #112]	@ 0x70
 80052f0:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 80052f2:	4413      	add	r3, r2
 80052f4:	677b      	str	r3, [r7, #116]	@ 0x74
 80052f6:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80052fa:	2200      	movs	r2, #0
 80052fc:	633b      	str	r3, [r7, #48]	@ 0x30
 80052fe:	637a      	str	r2, [r7, #52]	@ 0x34
 8005300:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 8005304:	e9d7 011c 	ldrd	r0, r1, [r7, #112]	@ 0x70
 8005308:	f7fb fcde 	bl	8000cc8 <__aeabi_uldivmod>
 800530c:	4602      	mov	r2, r0
 800530e:	460b      	mov	r3, r1
 8005310:	4613      	mov	r3, r2
 8005312:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8005316:	e05b      	b.n	80053d0 <HAL_RCC_GetSysClockFreq+0x310>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005318:	4b3b      	ldr	r3, [pc, #236]	@ (8005408 <HAL_RCC_GetSysClockFreq+0x348>)
 800531a:	685b      	ldr	r3, [r3, #4]
 800531c:	099b      	lsrs	r3, r3, #6
 800531e:	2200      	movs	r2, #0
 8005320:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005322:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005324:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005326:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800532a:	623b      	str	r3, [r7, #32]
 800532c:	2300      	movs	r3, #0
 800532e:	627b      	str	r3, [r7, #36]	@ 0x24
 8005330:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8005334:	4642      	mov	r2, r8
 8005336:	464b      	mov	r3, r9
 8005338:	f04f 0000 	mov.w	r0, #0
 800533c:	f04f 0100 	mov.w	r1, #0
 8005340:	0159      	lsls	r1, r3, #5
 8005342:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005346:	0150      	lsls	r0, r2, #5
 8005348:	4602      	mov	r2, r0
 800534a:	460b      	mov	r3, r1
 800534c:	4641      	mov	r1, r8
 800534e:	ebb2 0a01 	subs.w	sl, r2, r1
 8005352:	4649      	mov	r1, r9
 8005354:	eb63 0b01 	sbc.w	fp, r3, r1
 8005358:	f04f 0200 	mov.w	r2, #0
 800535c:	f04f 0300 	mov.w	r3, #0
 8005360:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8005364:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8005368:	ea4f 128a 	mov.w	r2, sl, lsl #6
 800536c:	ebb2 040a 	subs.w	r4, r2, sl
 8005370:	eb63 050b 	sbc.w	r5, r3, fp
 8005374:	f04f 0200 	mov.w	r2, #0
 8005378:	f04f 0300 	mov.w	r3, #0
 800537c:	00eb      	lsls	r3, r5, #3
 800537e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005382:	00e2      	lsls	r2, r4, #3
 8005384:	4614      	mov	r4, r2
 8005386:	461d      	mov	r5, r3
 8005388:	4643      	mov	r3, r8
 800538a:	18e3      	adds	r3, r4, r3
 800538c:	603b      	str	r3, [r7, #0]
 800538e:	464b      	mov	r3, r9
 8005390:	eb45 0303 	adc.w	r3, r5, r3
 8005394:	607b      	str	r3, [r7, #4]
 8005396:	f04f 0200 	mov.w	r2, #0
 800539a:	f04f 0300 	mov.w	r3, #0
 800539e:	e9d7 4500 	ldrd	r4, r5, [r7]
 80053a2:	4629      	mov	r1, r5
 80053a4:	028b      	lsls	r3, r1, #10
 80053a6:	4621      	mov	r1, r4
 80053a8:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80053ac:	4621      	mov	r1, r4
 80053ae:	028a      	lsls	r2, r1, #10
 80053b0:	4610      	mov	r0, r2
 80053b2:	4619      	mov	r1, r3
 80053b4:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80053b8:	2200      	movs	r2, #0
 80053ba:	61bb      	str	r3, [r7, #24]
 80053bc:	61fa      	str	r2, [r7, #28]
 80053be:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80053c2:	f7fb fc81 	bl	8000cc8 <__aeabi_uldivmod>
 80053c6:	4602      	mov	r2, r0
 80053c8:	460b      	mov	r3, r1
 80053ca:	4613      	mov	r3, r2
 80053cc:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 80053d0:	4b0d      	ldr	r3, [pc, #52]	@ (8005408 <HAL_RCC_GetSysClockFreq+0x348>)
 80053d2:	685b      	ldr	r3, [r3, #4]
 80053d4:	0f1b      	lsrs	r3, r3, #28
 80053d6:	f003 0307 	and.w	r3, r3, #7
 80053da:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84

      sysclockfreq = pllvco / pllr;
 80053de:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80053e2:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80053e6:	fbb2 f3f3 	udiv	r3, r2, r3
 80053ea:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 80053ee:	e003      	b.n	80053f8 <HAL_RCC_GetSysClockFreq+0x338>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80053f0:	4b06      	ldr	r3, [pc, #24]	@ (800540c <HAL_RCC_GetSysClockFreq+0x34c>)
 80053f2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 80053f6:	bf00      	nop
    }
  }
  return sysclockfreq;
 80053f8:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
}
 80053fc:	4618      	mov	r0, r3
 80053fe:	3798      	adds	r7, #152	@ 0x98
 8005400:	46bd      	mov	sp, r7
 8005402:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005406:	bf00      	nop
 8005408:	40023800 	.word	0x40023800
 800540c:	00f42400 	.word	0x00f42400
 8005410:	017d7840 	.word	0x017d7840

08005414 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005414:	b580      	push	{r7, lr}
 8005416:	b086      	sub	sp, #24
 8005418:	af00      	add	r7, sp, #0
 800541a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	2b00      	cmp	r3, #0
 8005420:	d101      	bne.n	8005426 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005422:	2301      	movs	r3, #1
 8005424:	e28d      	b.n	8005942 <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	681b      	ldr	r3, [r3, #0]
 800542a:	f003 0301 	and.w	r3, r3, #1
 800542e:	2b00      	cmp	r3, #0
 8005430:	f000 8083 	beq.w	800553a <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8005434:	4b94      	ldr	r3, [pc, #592]	@ (8005688 <HAL_RCC_OscConfig+0x274>)
 8005436:	689b      	ldr	r3, [r3, #8]
 8005438:	f003 030c 	and.w	r3, r3, #12
 800543c:	2b04      	cmp	r3, #4
 800543e:	d019      	beq.n	8005474 <HAL_RCC_OscConfig+0x60>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8005440:	4b91      	ldr	r3, [pc, #580]	@ (8005688 <HAL_RCC_OscConfig+0x274>)
 8005442:	689b      	ldr	r3, [r3, #8]
 8005444:	f003 030c 	and.w	r3, r3, #12
        || \
 8005448:	2b08      	cmp	r3, #8
 800544a:	d106      	bne.n	800545a <HAL_RCC_OscConfig+0x46>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 800544c:	4b8e      	ldr	r3, [pc, #568]	@ (8005688 <HAL_RCC_OscConfig+0x274>)
 800544e:	685b      	ldr	r3, [r3, #4]
 8005450:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005454:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005458:	d00c      	beq.n	8005474 <HAL_RCC_OscConfig+0x60>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800545a:	4b8b      	ldr	r3, [pc, #556]	@ (8005688 <HAL_RCC_OscConfig+0x274>)
 800545c:	689b      	ldr	r3, [r3, #8]
 800545e:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8005462:	2b0c      	cmp	r3, #12
 8005464:	d112      	bne.n	800548c <HAL_RCC_OscConfig+0x78>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005466:	4b88      	ldr	r3, [pc, #544]	@ (8005688 <HAL_RCC_OscConfig+0x274>)
 8005468:	685b      	ldr	r3, [r3, #4]
 800546a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800546e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005472:	d10b      	bne.n	800548c <HAL_RCC_OscConfig+0x78>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005474:	4b84      	ldr	r3, [pc, #528]	@ (8005688 <HAL_RCC_OscConfig+0x274>)
 8005476:	681b      	ldr	r3, [r3, #0]
 8005478:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800547c:	2b00      	cmp	r3, #0
 800547e:	d05b      	beq.n	8005538 <HAL_RCC_OscConfig+0x124>
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	685b      	ldr	r3, [r3, #4]
 8005484:	2b00      	cmp	r3, #0
 8005486:	d157      	bne.n	8005538 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8005488:	2301      	movs	r3, #1
 800548a:	e25a      	b.n	8005942 <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	685b      	ldr	r3, [r3, #4]
 8005490:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005494:	d106      	bne.n	80054a4 <HAL_RCC_OscConfig+0x90>
 8005496:	4b7c      	ldr	r3, [pc, #496]	@ (8005688 <HAL_RCC_OscConfig+0x274>)
 8005498:	681b      	ldr	r3, [r3, #0]
 800549a:	4a7b      	ldr	r2, [pc, #492]	@ (8005688 <HAL_RCC_OscConfig+0x274>)
 800549c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80054a0:	6013      	str	r3, [r2, #0]
 80054a2:	e01d      	b.n	80054e0 <HAL_RCC_OscConfig+0xcc>
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	685b      	ldr	r3, [r3, #4]
 80054a8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80054ac:	d10c      	bne.n	80054c8 <HAL_RCC_OscConfig+0xb4>
 80054ae:	4b76      	ldr	r3, [pc, #472]	@ (8005688 <HAL_RCC_OscConfig+0x274>)
 80054b0:	681b      	ldr	r3, [r3, #0]
 80054b2:	4a75      	ldr	r2, [pc, #468]	@ (8005688 <HAL_RCC_OscConfig+0x274>)
 80054b4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80054b8:	6013      	str	r3, [r2, #0]
 80054ba:	4b73      	ldr	r3, [pc, #460]	@ (8005688 <HAL_RCC_OscConfig+0x274>)
 80054bc:	681b      	ldr	r3, [r3, #0]
 80054be:	4a72      	ldr	r2, [pc, #456]	@ (8005688 <HAL_RCC_OscConfig+0x274>)
 80054c0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80054c4:	6013      	str	r3, [r2, #0]
 80054c6:	e00b      	b.n	80054e0 <HAL_RCC_OscConfig+0xcc>
 80054c8:	4b6f      	ldr	r3, [pc, #444]	@ (8005688 <HAL_RCC_OscConfig+0x274>)
 80054ca:	681b      	ldr	r3, [r3, #0]
 80054cc:	4a6e      	ldr	r2, [pc, #440]	@ (8005688 <HAL_RCC_OscConfig+0x274>)
 80054ce:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80054d2:	6013      	str	r3, [r2, #0]
 80054d4:	4b6c      	ldr	r3, [pc, #432]	@ (8005688 <HAL_RCC_OscConfig+0x274>)
 80054d6:	681b      	ldr	r3, [r3, #0]
 80054d8:	4a6b      	ldr	r2, [pc, #428]	@ (8005688 <HAL_RCC_OscConfig+0x274>)
 80054da:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80054de:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	685b      	ldr	r3, [r3, #4]
 80054e4:	2b00      	cmp	r3, #0
 80054e6:	d013      	beq.n	8005510 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80054e8:	f7fd faf8 	bl	8002adc <HAL_GetTick>
 80054ec:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80054ee:	e008      	b.n	8005502 <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80054f0:	f7fd faf4 	bl	8002adc <HAL_GetTick>
 80054f4:	4602      	mov	r2, r0
 80054f6:	693b      	ldr	r3, [r7, #16]
 80054f8:	1ad3      	subs	r3, r2, r3
 80054fa:	2b64      	cmp	r3, #100	@ 0x64
 80054fc:	d901      	bls.n	8005502 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 80054fe:	2303      	movs	r3, #3
 8005500:	e21f      	b.n	8005942 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005502:	4b61      	ldr	r3, [pc, #388]	@ (8005688 <HAL_RCC_OscConfig+0x274>)
 8005504:	681b      	ldr	r3, [r3, #0]
 8005506:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800550a:	2b00      	cmp	r3, #0
 800550c:	d0f0      	beq.n	80054f0 <HAL_RCC_OscConfig+0xdc>
 800550e:	e014      	b.n	800553a <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005510:	f7fd fae4 	bl	8002adc <HAL_GetTick>
 8005514:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005516:	e008      	b.n	800552a <HAL_RCC_OscConfig+0x116>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005518:	f7fd fae0 	bl	8002adc <HAL_GetTick>
 800551c:	4602      	mov	r2, r0
 800551e:	693b      	ldr	r3, [r7, #16]
 8005520:	1ad3      	subs	r3, r2, r3
 8005522:	2b64      	cmp	r3, #100	@ 0x64
 8005524:	d901      	bls.n	800552a <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 8005526:	2303      	movs	r3, #3
 8005528:	e20b      	b.n	8005942 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800552a:	4b57      	ldr	r3, [pc, #348]	@ (8005688 <HAL_RCC_OscConfig+0x274>)
 800552c:	681b      	ldr	r3, [r3, #0]
 800552e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005532:	2b00      	cmp	r3, #0
 8005534:	d1f0      	bne.n	8005518 <HAL_RCC_OscConfig+0x104>
 8005536:	e000      	b.n	800553a <HAL_RCC_OscConfig+0x126>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005538:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	681b      	ldr	r3, [r3, #0]
 800553e:	f003 0302 	and.w	r3, r3, #2
 8005542:	2b00      	cmp	r3, #0
 8005544:	d06f      	beq.n	8005626 <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8005546:	4b50      	ldr	r3, [pc, #320]	@ (8005688 <HAL_RCC_OscConfig+0x274>)
 8005548:	689b      	ldr	r3, [r3, #8]
 800554a:	f003 030c 	and.w	r3, r3, #12
 800554e:	2b00      	cmp	r3, #0
 8005550:	d017      	beq.n	8005582 <HAL_RCC_OscConfig+0x16e>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8005552:	4b4d      	ldr	r3, [pc, #308]	@ (8005688 <HAL_RCC_OscConfig+0x274>)
 8005554:	689b      	ldr	r3, [r3, #8]
 8005556:	f003 030c 	and.w	r3, r3, #12
        || \
 800555a:	2b08      	cmp	r3, #8
 800555c:	d105      	bne.n	800556a <HAL_RCC_OscConfig+0x156>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 800555e:	4b4a      	ldr	r3, [pc, #296]	@ (8005688 <HAL_RCC_OscConfig+0x274>)
 8005560:	685b      	ldr	r3, [r3, #4]
 8005562:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005566:	2b00      	cmp	r3, #0
 8005568:	d00b      	beq.n	8005582 <HAL_RCC_OscConfig+0x16e>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800556a:	4b47      	ldr	r3, [pc, #284]	@ (8005688 <HAL_RCC_OscConfig+0x274>)
 800556c:	689b      	ldr	r3, [r3, #8]
 800556e:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8005572:	2b0c      	cmp	r3, #12
 8005574:	d11c      	bne.n	80055b0 <HAL_RCC_OscConfig+0x19c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005576:	4b44      	ldr	r3, [pc, #272]	@ (8005688 <HAL_RCC_OscConfig+0x274>)
 8005578:	685b      	ldr	r3, [r3, #4]
 800557a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800557e:	2b00      	cmp	r3, #0
 8005580:	d116      	bne.n	80055b0 <HAL_RCC_OscConfig+0x19c>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005582:	4b41      	ldr	r3, [pc, #260]	@ (8005688 <HAL_RCC_OscConfig+0x274>)
 8005584:	681b      	ldr	r3, [r3, #0]
 8005586:	f003 0302 	and.w	r3, r3, #2
 800558a:	2b00      	cmp	r3, #0
 800558c:	d005      	beq.n	800559a <HAL_RCC_OscConfig+0x186>
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	68db      	ldr	r3, [r3, #12]
 8005592:	2b01      	cmp	r3, #1
 8005594:	d001      	beq.n	800559a <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8005596:	2301      	movs	r3, #1
 8005598:	e1d3      	b.n	8005942 <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800559a:	4b3b      	ldr	r3, [pc, #236]	@ (8005688 <HAL_RCC_OscConfig+0x274>)
 800559c:	681b      	ldr	r3, [r3, #0]
 800559e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	691b      	ldr	r3, [r3, #16]
 80055a6:	00db      	lsls	r3, r3, #3
 80055a8:	4937      	ldr	r1, [pc, #220]	@ (8005688 <HAL_RCC_OscConfig+0x274>)
 80055aa:	4313      	orrs	r3, r2
 80055ac:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80055ae:	e03a      	b.n	8005626 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	68db      	ldr	r3, [r3, #12]
 80055b4:	2b00      	cmp	r3, #0
 80055b6:	d020      	beq.n	80055fa <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80055b8:	4b34      	ldr	r3, [pc, #208]	@ (800568c <HAL_RCC_OscConfig+0x278>)
 80055ba:	2201      	movs	r2, #1
 80055bc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80055be:	f7fd fa8d 	bl	8002adc <HAL_GetTick>
 80055c2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80055c4:	e008      	b.n	80055d8 <HAL_RCC_OscConfig+0x1c4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80055c6:	f7fd fa89 	bl	8002adc <HAL_GetTick>
 80055ca:	4602      	mov	r2, r0
 80055cc:	693b      	ldr	r3, [r7, #16]
 80055ce:	1ad3      	subs	r3, r2, r3
 80055d0:	2b02      	cmp	r3, #2
 80055d2:	d901      	bls.n	80055d8 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 80055d4:	2303      	movs	r3, #3
 80055d6:	e1b4      	b.n	8005942 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80055d8:	4b2b      	ldr	r3, [pc, #172]	@ (8005688 <HAL_RCC_OscConfig+0x274>)
 80055da:	681b      	ldr	r3, [r3, #0]
 80055dc:	f003 0302 	and.w	r3, r3, #2
 80055e0:	2b00      	cmp	r3, #0
 80055e2:	d0f0      	beq.n	80055c6 <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80055e4:	4b28      	ldr	r3, [pc, #160]	@ (8005688 <HAL_RCC_OscConfig+0x274>)
 80055e6:	681b      	ldr	r3, [r3, #0]
 80055e8:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	691b      	ldr	r3, [r3, #16]
 80055f0:	00db      	lsls	r3, r3, #3
 80055f2:	4925      	ldr	r1, [pc, #148]	@ (8005688 <HAL_RCC_OscConfig+0x274>)
 80055f4:	4313      	orrs	r3, r2
 80055f6:	600b      	str	r3, [r1, #0]
 80055f8:	e015      	b.n	8005626 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80055fa:	4b24      	ldr	r3, [pc, #144]	@ (800568c <HAL_RCC_OscConfig+0x278>)
 80055fc:	2200      	movs	r2, #0
 80055fe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005600:	f7fd fa6c 	bl	8002adc <HAL_GetTick>
 8005604:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005606:	e008      	b.n	800561a <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005608:	f7fd fa68 	bl	8002adc <HAL_GetTick>
 800560c:	4602      	mov	r2, r0
 800560e:	693b      	ldr	r3, [r7, #16]
 8005610:	1ad3      	subs	r3, r2, r3
 8005612:	2b02      	cmp	r3, #2
 8005614:	d901      	bls.n	800561a <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8005616:	2303      	movs	r3, #3
 8005618:	e193      	b.n	8005942 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800561a:	4b1b      	ldr	r3, [pc, #108]	@ (8005688 <HAL_RCC_OscConfig+0x274>)
 800561c:	681b      	ldr	r3, [r3, #0]
 800561e:	f003 0302 	and.w	r3, r3, #2
 8005622:	2b00      	cmp	r3, #0
 8005624:	d1f0      	bne.n	8005608 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	681b      	ldr	r3, [r3, #0]
 800562a:	f003 0308 	and.w	r3, r3, #8
 800562e:	2b00      	cmp	r3, #0
 8005630:	d036      	beq.n	80056a0 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	695b      	ldr	r3, [r3, #20]
 8005636:	2b00      	cmp	r3, #0
 8005638:	d016      	beq.n	8005668 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800563a:	4b15      	ldr	r3, [pc, #84]	@ (8005690 <HAL_RCC_OscConfig+0x27c>)
 800563c:	2201      	movs	r2, #1
 800563e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005640:	f7fd fa4c 	bl	8002adc <HAL_GetTick>
 8005644:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005646:	e008      	b.n	800565a <HAL_RCC_OscConfig+0x246>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005648:	f7fd fa48 	bl	8002adc <HAL_GetTick>
 800564c:	4602      	mov	r2, r0
 800564e:	693b      	ldr	r3, [r7, #16]
 8005650:	1ad3      	subs	r3, r2, r3
 8005652:	2b02      	cmp	r3, #2
 8005654:	d901      	bls.n	800565a <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 8005656:	2303      	movs	r3, #3
 8005658:	e173      	b.n	8005942 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800565a:	4b0b      	ldr	r3, [pc, #44]	@ (8005688 <HAL_RCC_OscConfig+0x274>)
 800565c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800565e:	f003 0302 	and.w	r3, r3, #2
 8005662:	2b00      	cmp	r3, #0
 8005664:	d0f0      	beq.n	8005648 <HAL_RCC_OscConfig+0x234>
 8005666:	e01b      	b.n	80056a0 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005668:	4b09      	ldr	r3, [pc, #36]	@ (8005690 <HAL_RCC_OscConfig+0x27c>)
 800566a:	2200      	movs	r2, #0
 800566c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800566e:	f7fd fa35 	bl	8002adc <HAL_GetTick>
 8005672:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005674:	e00e      	b.n	8005694 <HAL_RCC_OscConfig+0x280>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005676:	f7fd fa31 	bl	8002adc <HAL_GetTick>
 800567a:	4602      	mov	r2, r0
 800567c:	693b      	ldr	r3, [r7, #16]
 800567e:	1ad3      	subs	r3, r2, r3
 8005680:	2b02      	cmp	r3, #2
 8005682:	d907      	bls.n	8005694 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8005684:	2303      	movs	r3, #3
 8005686:	e15c      	b.n	8005942 <HAL_RCC_OscConfig+0x52e>
 8005688:	40023800 	.word	0x40023800
 800568c:	42470000 	.word	0x42470000
 8005690:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005694:	4b8a      	ldr	r3, [pc, #552]	@ (80058c0 <HAL_RCC_OscConfig+0x4ac>)
 8005696:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005698:	f003 0302 	and.w	r3, r3, #2
 800569c:	2b00      	cmp	r3, #0
 800569e:	d1ea      	bne.n	8005676 <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	681b      	ldr	r3, [r3, #0]
 80056a4:	f003 0304 	and.w	r3, r3, #4
 80056a8:	2b00      	cmp	r3, #0
 80056aa:	f000 8097 	beq.w	80057dc <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 80056ae:	2300      	movs	r3, #0
 80056b0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80056b2:	4b83      	ldr	r3, [pc, #524]	@ (80058c0 <HAL_RCC_OscConfig+0x4ac>)
 80056b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80056b6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80056ba:	2b00      	cmp	r3, #0
 80056bc:	d10f      	bne.n	80056de <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80056be:	2300      	movs	r3, #0
 80056c0:	60bb      	str	r3, [r7, #8]
 80056c2:	4b7f      	ldr	r3, [pc, #508]	@ (80058c0 <HAL_RCC_OscConfig+0x4ac>)
 80056c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80056c6:	4a7e      	ldr	r2, [pc, #504]	@ (80058c0 <HAL_RCC_OscConfig+0x4ac>)
 80056c8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80056cc:	6413      	str	r3, [r2, #64]	@ 0x40
 80056ce:	4b7c      	ldr	r3, [pc, #496]	@ (80058c0 <HAL_RCC_OscConfig+0x4ac>)
 80056d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80056d2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80056d6:	60bb      	str	r3, [r7, #8]
 80056d8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80056da:	2301      	movs	r3, #1
 80056dc:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80056de:	4b79      	ldr	r3, [pc, #484]	@ (80058c4 <HAL_RCC_OscConfig+0x4b0>)
 80056e0:	681b      	ldr	r3, [r3, #0]
 80056e2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80056e6:	2b00      	cmp	r3, #0
 80056e8:	d118      	bne.n	800571c <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80056ea:	4b76      	ldr	r3, [pc, #472]	@ (80058c4 <HAL_RCC_OscConfig+0x4b0>)
 80056ec:	681b      	ldr	r3, [r3, #0]
 80056ee:	4a75      	ldr	r2, [pc, #468]	@ (80058c4 <HAL_RCC_OscConfig+0x4b0>)
 80056f0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80056f4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80056f6:	f7fd f9f1 	bl	8002adc <HAL_GetTick>
 80056fa:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80056fc:	e008      	b.n	8005710 <HAL_RCC_OscConfig+0x2fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80056fe:	f7fd f9ed 	bl	8002adc <HAL_GetTick>
 8005702:	4602      	mov	r2, r0
 8005704:	693b      	ldr	r3, [r7, #16]
 8005706:	1ad3      	subs	r3, r2, r3
 8005708:	2b02      	cmp	r3, #2
 800570a:	d901      	bls.n	8005710 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 800570c:	2303      	movs	r3, #3
 800570e:	e118      	b.n	8005942 <HAL_RCC_OscConfig+0x52e>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005710:	4b6c      	ldr	r3, [pc, #432]	@ (80058c4 <HAL_RCC_OscConfig+0x4b0>)
 8005712:	681b      	ldr	r3, [r3, #0]
 8005714:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005718:	2b00      	cmp	r3, #0
 800571a:	d0f0      	beq.n	80056fe <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	689b      	ldr	r3, [r3, #8]
 8005720:	2b01      	cmp	r3, #1
 8005722:	d106      	bne.n	8005732 <HAL_RCC_OscConfig+0x31e>
 8005724:	4b66      	ldr	r3, [pc, #408]	@ (80058c0 <HAL_RCC_OscConfig+0x4ac>)
 8005726:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005728:	4a65      	ldr	r2, [pc, #404]	@ (80058c0 <HAL_RCC_OscConfig+0x4ac>)
 800572a:	f043 0301 	orr.w	r3, r3, #1
 800572e:	6713      	str	r3, [r2, #112]	@ 0x70
 8005730:	e01c      	b.n	800576c <HAL_RCC_OscConfig+0x358>
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	689b      	ldr	r3, [r3, #8]
 8005736:	2b05      	cmp	r3, #5
 8005738:	d10c      	bne.n	8005754 <HAL_RCC_OscConfig+0x340>
 800573a:	4b61      	ldr	r3, [pc, #388]	@ (80058c0 <HAL_RCC_OscConfig+0x4ac>)
 800573c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800573e:	4a60      	ldr	r2, [pc, #384]	@ (80058c0 <HAL_RCC_OscConfig+0x4ac>)
 8005740:	f043 0304 	orr.w	r3, r3, #4
 8005744:	6713      	str	r3, [r2, #112]	@ 0x70
 8005746:	4b5e      	ldr	r3, [pc, #376]	@ (80058c0 <HAL_RCC_OscConfig+0x4ac>)
 8005748:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800574a:	4a5d      	ldr	r2, [pc, #372]	@ (80058c0 <HAL_RCC_OscConfig+0x4ac>)
 800574c:	f043 0301 	orr.w	r3, r3, #1
 8005750:	6713      	str	r3, [r2, #112]	@ 0x70
 8005752:	e00b      	b.n	800576c <HAL_RCC_OscConfig+0x358>
 8005754:	4b5a      	ldr	r3, [pc, #360]	@ (80058c0 <HAL_RCC_OscConfig+0x4ac>)
 8005756:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005758:	4a59      	ldr	r2, [pc, #356]	@ (80058c0 <HAL_RCC_OscConfig+0x4ac>)
 800575a:	f023 0301 	bic.w	r3, r3, #1
 800575e:	6713      	str	r3, [r2, #112]	@ 0x70
 8005760:	4b57      	ldr	r3, [pc, #348]	@ (80058c0 <HAL_RCC_OscConfig+0x4ac>)
 8005762:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005764:	4a56      	ldr	r2, [pc, #344]	@ (80058c0 <HAL_RCC_OscConfig+0x4ac>)
 8005766:	f023 0304 	bic.w	r3, r3, #4
 800576a:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	689b      	ldr	r3, [r3, #8]
 8005770:	2b00      	cmp	r3, #0
 8005772:	d015      	beq.n	80057a0 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005774:	f7fd f9b2 	bl	8002adc <HAL_GetTick>
 8005778:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800577a:	e00a      	b.n	8005792 <HAL_RCC_OscConfig+0x37e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800577c:	f7fd f9ae 	bl	8002adc <HAL_GetTick>
 8005780:	4602      	mov	r2, r0
 8005782:	693b      	ldr	r3, [r7, #16]
 8005784:	1ad3      	subs	r3, r2, r3
 8005786:	f241 3288 	movw	r2, #5000	@ 0x1388
 800578a:	4293      	cmp	r3, r2
 800578c:	d901      	bls.n	8005792 <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 800578e:	2303      	movs	r3, #3
 8005790:	e0d7      	b.n	8005942 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005792:	4b4b      	ldr	r3, [pc, #300]	@ (80058c0 <HAL_RCC_OscConfig+0x4ac>)
 8005794:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005796:	f003 0302 	and.w	r3, r3, #2
 800579a:	2b00      	cmp	r3, #0
 800579c:	d0ee      	beq.n	800577c <HAL_RCC_OscConfig+0x368>
 800579e:	e014      	b.n	80057ca <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80057a0:	f7fd f99c 	bl	8002adc <HAL_GetTick>
 80057a4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80057a6:	e00a      	b.n	80057be <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80057a8:	f7fd f998 	bl	8002adc <HAL_GetTick>
 80057ac:	4602      	mov	r2, r0
 80057ae:	693b      	ldr	r3, [r7, #16]
 80057b0:	1ad3      	subs	r3, r2, r3
 80057b2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80057b6:	4293      	cmp	r3, r2
 80057b8:	d901      	bls.n	80057be <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 80057ba:	2303      	movs	r3, #3
 80057bc:	e0c1      	b.n	8005942 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80057be:	4b40      	ldr	r3, [pc, #256]	@ (80058c0 <HAL_RCC_OscConfig+0x4ac>)
 80057c0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80057c2:	f003 0302 	and.w	r3, r3, #2
 80057c6:	2b00      	cmp	r3, #0
 80057c8:	d1ee      	bne.n	80057a8 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80057ca:	7dfb      	ldrb	r3, [r7, #23]
 80057cc:	2b01      	cmp	r3, #1
 80057ce:	d105      	bne.n	80057dc <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80057d0:	4b3b      	ldr	r3, [pc, #236]	@ (80058c0 <HAL_RCC_OscConfig+0x4ac>)
 80057d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80057d4:	4a3a      	ldr	r2, [pc, #232]	@ (80058c0 <HAL_RCC_OscConfig+0x4ac>)
 80057d6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80057da:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	699b      	ldr	r3, [r3, #24]
 80057e0:	2b00      	cmp	r3, #0
 80057e2:	f000 80ad 	beq.w	8005940 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80057e6:	4b36      	ldr	r3, [pc, #216]	@ (80058c0 <HAL_RCC_OscConfig+0x4ac>)
 80057e8:	689b      	ldr	r3, [r3, #8]
 80057ea:	f003 030c 	and.w	r3, r3, #12
 80057ee:	2b08      	cmp	r3, #8
 80057f0:	d060      	beq.n	80058b4 <HAL_RCC_OscConfig+0x4a0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	699b      	ldr	r3, [r3, #24]
 80057f6:	2b02      	cmp	r3, #2
 80057f8:	d145      	bne.n	8005886 <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80057fa:	4b33      	ldr	r3, [pc, #204]	@ (80058c8 <HAL_RCC_OscConfig+0x4b4>)
 80057fc:	2200      	movs	r2, #0
 80057fe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005800:	f7fd f96c 	bl	8002adc <HAL_GetTick>
 8005804:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005806:	e008      	b.n	800581a <HAL_RCC_OscConfig+0x406>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005808:	f7fd f968 	bl	8002adc <HAL_GetTick>
 800580c:	4602      	mov	r2, r0
 800580e:	693b      	ldr	r3, [r7, #16]
 8005810:	1ad3      	subs	r3, r2, r3
 8005812:	2b02      	cmp	r3, #2
 8005814:	d901      	bls.n	800581a <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 8005816:	2303      	movs	r3, #3
 8005818:	e093      	b.n	8005942 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800581a:	4b29      	ldr	r3, [pc, #164]	@ (80058c0 <HAL_RCC_OscConfig+0x4ac>)
 800581c:	681b      	ldr	r3, [r3, #0]
 800581e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005822:	2b00      	cmp	r3, #0
 8005824:	d1f0      	bne.n	8005808 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	69da      	ldr	r2, [r3, #28]
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	6a1b      	ldr	r3, [r3, #32]
 800582e:	431a      	orrs	r2, r3
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005834:	019b      	lsls	r3, r3, #6
 8005836:	431a      	orrs	r2, r3
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800583c:	085b      	lsrs	r3, r3, #1
 800583e:	3b01      	subs	r3, #1
 8005840:	041b      	lsls	r3, r3, #16
 8005842:	431a      	orrs	r2, r3
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005848:	061b      	lsls	r3, r3, #24
 800584a:	431a      	orrs	r2, r3
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005850:	071b      	lsls	r3, r3, #28
 8005852:	491b      	ldr	r1, [pc, #108]	@ (80058c0 <HAL_RCC_OscConfig+0x4ac>)
 8005854:	4313      	orrs	r3, r2
 8005856:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005858:	4b1b      	ldr	r3, [pc, #108]	@ (80058c8 <HAL_RCC_OscConfig+0x4b4>)
 800585a:	2201      	movs	r2, #1
 800585c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800585e:	f7fd f93d 	bl	8002adc <HAL_GetTick>
 8005862:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005864:	e008      	b.n	8005878 <HAL_RCC_OscConfig+0x464>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005866:	f7fd f939 	bl	8002adc <HAL_GetTick>
 800586a:	4602      	mov	r2, r0
 800586c:	693b      	ldr	r3, [r7, #16]
 800586e:	1ad3      	subs	r3, r2, r3
 8005870:	2b02      	cmp	r3, #2
 8005872:	d901      	bls.n	8005878 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8005874:	2303      	movs	r3, #3
 8005876:	e064      	b.n	8005942 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005878:	4b11      	ldr	r3, [pc, #68]	@ (80058c0 <HAL_RCC_OscConfig+0x4ac>)
 800587a:	681b      	ldr	r3, [r3, #0]
 800587c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005880:	2b00      	cmp	r3, #0
 8005882:	d0f0      	beq.n	8005866 <HAL_RCC_OscConfig+0x452>
 8005884:	e05c      	b.n	8005940 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005886:	4b10      	ldr	r3, [pc, #64]	@ (80058c8 <HAL_RCC_OscConfig+0x4b4>)
 8005888:	2200      	movs	r2, #0
 800588a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800588c:	f7fd f926 	bl	8002adc <HAL_GetTick>
 8005890:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005892:	e008      	b.n	80058a6 <HAL_RCC_OscConfig+0x492>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005894:	f7fd f922 	bl	8002adc <HAL_GetTick>
 8005898:	4602      	mov	r2, r0
 800589a:	693b      	ldr	r3, [r7, #16]
 800589c:	1ad3      	subs	r3, r2, r3
 800589e:	2b02      	cmp	r3, #2
 80058a0:	d901      	bls.n	80058a6 <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 80058a2:	2303      	movs	r3, #3
 80058a4:	e04d      	b.n	8005942 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80058a6:	4b06      	ldr	r3, [pc, #24]	@ (80058c0 <HAL_RCC_OscConfig+0x4ac>)
 80058a8:	681b      	ldr	r3, [r3, #0]
 80058aa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80058ae:	2b00      	cmp	r3, #0
 80058b0:	d1f0      	bne.n	8005894 <HAL_RCC_OscConfig+0x480>
 80058b2:	e045      	b.n	8005940 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	699b      	ldr	r3, [r3, #24]
 80058b8:	2b01      	cmp	r3, #1
 80058ba:	d107      	bne.n	80058cc <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 80058bc:	2301      	movs	r3, #1
 80058be:	e040      	b.n	8005942 <HAL_RCC_OscConfig+0x52e>
 80058c0:	40023800 	.word	0x40023800
 80058c4:	40007000 	.word	0x40007000
 80058c8:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80058cc:	4b1f      	ldr	r3, [pc, #124]	@ (800594c <HAL_RCC_OscConfig+0x538>)
 80058ce:	685b      	ldr	r3, [r3, #4]
 80058d0:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80058d2:	687b      	ldr	r3, [r7, #4]
 80058d4:	699b      	ldr	r3, [r3, #24]
 80058d6:	2b01      	cmp	r3, #1
 80058d8:	d030      	beq.n	800593c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80058da:	68fb      	ldr	r3, [r7, #12]
 80058dc:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80058e0:	687b      	ldr	r3, [r7, #4]
 80058e2:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80058e4:	429a      	cmp	r2, r3
 80058e6:	d129      	bne.n	800593c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80058e8:	68fb      	ldr	r3, [r7, #12]
 80058ea:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80058ee:	687b      	ldr	r3, [r7, #4]
 80058f0:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80058f2:	429a      	cmp	r2, r3
 80058f4:	d122      	bne.n	800593c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80058f6:	68fa      	ldr	r2, [r7, #12]
 80058f8:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80058fc:	4013      	ands	r3, r2
 80058fe:	687a      	ldr	r2, [r7, #4]
 8005900:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8005902:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005904:	4293      	cmp	r3, r2
 8005906:	d119      	bne.n	800593c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005908:	68fb      	ldr	r3, [r7, #12]
 800590a:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005912:	085b      	lsrs	r3, r3, #1
 8005914:	3b01      	subs	r3, #1
 8005916:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005918:	429a      	cmp	r2, r3
 800591a:	d10f      	bne.n	800593c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 800591c:	68fb      	ldr	r3, [r7, #12]
 800591e:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8005922:	687b      	ldr	r3, [r7, #4]
 8005924:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005926:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005928:	429a      	cmp	r2, r3
 800592a:	d107      	bne.n	800593c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 800592c:	68fb      	ldr	r3, [r7, #12]
 800592e:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005936:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005938:	429a      	cmp	r2, r3
 800593a:	d001      	beq.n	8005940 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 800593c:	2301      	movs	r3, #1
 800593e:	e000      	b.n	8005942 <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8005940:	2300      	movs	r3, #0
}
 8005942:	4618      	mov	r0, r3
 8005944:	3718      	adds	r7, #24
 8005946:	46bd      	mov	sp, r7
 8005948:	bd80      	pop	{r7, pc}
 800594a:	bf00      	nop
 800594c:	40023800 	.word	0x40023800

08005950 <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8005950:	b580      	push	{r7, lr}
 8005952:	b084      	sub	sp, #16
 8005954:	af00      	add	r7, sp, #0
 8005956:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;

  /* Check RTC handler validity */
  if (hrtc == NULL)
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	2b00      	cmp	r3, #0
 800595c:	d101      	bne.n	8005962 <HAL_RTC_Init+0x12>
  {
    return HAL_ERROR;
 800595e:	2301      	movs	r3, #1
 8005960:	e073      	b.n	8005a4a <HAL_RTC_Init+0xfa>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else /* USE_HAL_RTC_REGISTER_CALLBACKS */
  if (hrtc->State == HAL_RTC_STATE_RESET)
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	7f5b      	ldrb	r3, [r3, #29]
 8005966:	b2db      	uxtb	r3, r3
 8005968:	2b00      	cmp	r3, #0
 800596a:	d105      	bne.n	8005978 <HAL_RTC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	2200      	movs	r2, #0
 8005970:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 8005972:	6878      	ldr	r0, [r7, #4]
 8005974:	f7fc fb36 	bl	8001fe4 <HAL_RTC_MspInit>
  }
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	2202      	movs	r2, #2
 800597c:	775a      	strb	r2, [r3, #29]

  /* Check whether the calendar needs to be initialized */
  if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	681b      	ldr	r3, [r3, #0]
 8005982:	68db      	ldr	r3, [r3, #12]
 8005984:	f003 0310 	and.w	r3, r3, #16
 8005988:	2b10      	cmp	r3, #16
 800598a:	d055      	beq.n	8005a38 <HAL_RTC_Init+0xe8>
  {
    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	681b      	ldr	r3, [r3, #0]
 8005990:	22ca      	movs	r2, #202	@ 0xca
 8005992:	625a      	str	r2, [r3, #36]	@ 0x24
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	681b      	ldr	r3, [r3, #0]
 8005998:	2253      	movs	r2, #83	@ 0x53
 800599a:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Enter Initialization mode */
    status = RTC_EnterInitMode(hrtc);
 800599c:	6878      	ldr	r0, [r7, #4]
 800599e:	f000 fa49 	bl	8005e34 <RTC_EnterInitMode>
 80059a2:	4603      	mov	r3, r0
 80059a4:	73fb      	strb	r3, [r7, #15]

    if (status == HAL_OK)
 80059a6:	7bfb      	ldrb	r3, [r7, #15]
 80059a8:	2b00      	cmp	r3, #0
 80059aa:	d12c      	bne.n	8005a06 <HAL_RTC_Init+0xb6>
    {
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	681b      	ldr	r3, [r3, #0]
 80059b0:	689b      	ldr	r3, [r3, #8]
 80059b2:	687a      	ldr	r2, [r7, #4]
 80059b4:	6812      	ldr	r2, [r2, #0]
 80059b6:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 80059ba:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80059be:	6093      	str	r3, [r2, #8]
      /* Set RTC_CR register */
      hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	681b      	ldr	r3, [r3, #0]
 80059c4:	6899      	ldr	r1, [r3, #8]
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	685a      	ldr	r2, [r3, #4]
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	691b      	ldr	r3, [r3, #16]
 80059ce:	431a      	orrs	r2, r3
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	695b      	ldr	r3, [r3, #20]
 80059d4:	431a      	orrs	r2, r3
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	681b      	ldr	r3, [r3, #0]
 80059da:	430a      	orrs	r2, r1
 80059dc:	609a      	str	r2, [r3, #8]

      /* Configure the RTC PRER */
      hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	681b      	ldr	r3, [r3, #0]
 80059e2:	687a      	ldr	r2, [r7, #4]
 80059e4:	68d2      	ldr	r2, [r2, #12]
 80059e6:	611a      	str	r2, [r3, #16]
      hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	681b      	ldr	r3, [r3, #0]
 80059ec:	6919      	ldr	r1, [r3, #16]
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	689b      	ldr	r3, [r3, #8]
 80059f2:	041a      	lsls	r2, r3, #16
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	681b      	ldr	r3, [r3, #0]
 80059f8:	430a      	orrs	r2, r1
 80059fa:	611a      	str	r2, [r3, #16]

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 80059fc:	6878      	ldr	r0, [r7, #4]
 80059fe:	f000 fa50 	bl	8005ea2 <RTC_ExitInitMode>
 8005a02:	4603      	mov	r3, r0
 8005a04:	73fb      	strb	r3, [r7, #15]
    }

    if (status == HAL_OK)
 8005a06:	7bfb      	ldrb	r3, [r7, #15]
 8005a08:	2b00      	cmp	r3, #0
 8005a0a:	d110      	bne.n	8005a2e <HAL_RTC_Init+0xde>
    {
      hrtc->Instance->TAFCR &= (uint32_t)~RTC_OUTPUT_TYPE_PUSHPULL;
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	681b      	ldr	r3, [r3, #0]
 8005a10:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	681b      	ldr	r3, [r3, #0]
 8005a16:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8005a1a:	641a      	str	r2, [r3, #64]	@ 0x40
      hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	681b      	ldr	r3, [r3, #0]
 8005a20:	6c19      	ldr	r1, [r3, #64]	@ 0x40
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	699a      	ldr	r2, [r3, #24]
 8005a26:	687b      	ldr	r3, [r7, #4]
 8005a28:	681b      	ldr	r3, [r3, #0]
 8005a2a:	430a      	orrs	r2, r1
 8005a2c:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	681b      	ldr	r3, [r3, #0]
 8005a32:	22ff      	movs	r2, #255	@ 0xff
 8005a34:	625a      	str	r2, [r3, #36]	@ 0x24
 8005a36:	e001      	b.n	8005a3c <HAL_RTC_Init+0xec>
  }
  else
  {
    /* The calendar is already initialized */
    status = HAL_OK;
 8005a38:	2300      	movs	r3, #0
 8005a3a:	73fb      	strb	r3, [r7, #15]
  }

  if (status == HAL_OK)
 8005a3c:	7bfb      	ldrb	r3, [r7, #15]
 8005a3e:	2b00      	cmp	r3, #0
 8005a40:	d102      	bne.n	8005a48 <HAL_RTC_Init+0xf8>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	2201      	movs	r2, #1
 8005a46:	775a      	strb	r2, [r3, #29]
  }

  return status;
 8005a48:	7bfb      	ldrb	r3, [r7, #15]
}
 8005a4a:	4618      	mov	r0, r3
 8005a4c:	3710      	adds	r7, #16
 8005a4e:	46bd      	mov	sp, r7
 8005a50:	bd80      	pop	{r7, pc}

08005a52 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8005a52:	b590      	push	{r4, r7, lr}
 8005a54:	b087      	sub	sp, #28
 8005a56:	af00      	add	r7, sp, #0
 8005a58:	60f8      	str	r0, [r7, #12]
 8005a5a:	60b9      	str	r1, [r7, #8]
 8005a5c:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8005a5e:	2300      	movs	r3, #0
 8005a60:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8005a62:	68fb      	ldr	r3, [r7, #12]
 8005a64:	7f1b      	ldrb	r3, [r3, #28]
 8005a66:	2b01      	cmp	r3, #1
 8005a68:	d101      	bne.n	8005a6e <HAL_RTC_SetTime+0x1c>
 8005a6a:	2302      	movs	r3, #2
 8005a6c:	e087      	b.n	8005b7e <HAL_RTC_SetTime+0x12c>
 8005a6e:	68fb      	ldr	r3, [r7, #12]
 8005a70:	2201      	movs	r2, #1
 8005a72:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8005a74:	68fb      	ldr	r3, [r7, #12]
 8005a76:	2202      	movs	r2, #2
 8005a78:	775a      	strb	r2, [r3, #29]

  if (Format == RTC_FORMAT_BIN)
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	2b00      	cmp	r3, #0
 8005a7e:	d126      	bne.n	8005ace <HAL_RTC_SetTime+0x7c>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8005a80:	68fb      	ldr	r3, [r7, #12]
 8005a82:	681b      	ldr	r3, [r3, #0]
 8005a84:	689b      	ldr	r3, [r3, #8]
 8005a86:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005a8a:	2b00      	cmp	r3, #0
 8005a8c:	d102      	bne.n	8005a94 <HAL_RTC_SetTime+0x42>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8005a8e:	68bb      	ldr	r3, [r7, #8]
 8005a90:	2200      	movs	r2, #0
 8005a92:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8005a94:	68bb      	ldr	r3, [r7, #8]
 8005a96:	781b      	ldrb	r3, [r3, #0]
 8005a98:	4618      	mov	r0, r3
 8005a9a:	f000 fa27 	bl	8005eec <RTC_ByteToBcd2>
 8005a9e:	4603      	mov	r3, r0
 8005aa0:	041c      	lsls	r4, r3, #16
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8005aa2:	68bb      	ldr	r3, [r7, #8]
 8005aa4:	785b      	ldrb	r3, [r3, #1]
 8005aa6:	4618      	mov	r0, r3
 8005aa8:	f000 fa20 	bl	8005eec <RTC_ByteToBcd2>
 8005aac:	4603      	mov	r3, r0
 8005aae:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8005ab0:	431c      	orrs	r4, r3
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Seconds))                   | \
 8005ab2:	68bb      	ldr	r3, [r7, #8]
 8005ab4:	789b      	ldrb	r3, [r3, #2]
 8005ab6:	4618      	mov	r0, r3
 8005ab8:	f000 fa18 	bl	8005eec <RTC_ByteToBcd2>
 8005abc:	4603      	mov	r3, r0
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8005abe:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat)             << RTC_TR_PM_Pos));
 8005ac2:	68bb      	ldr	r3, [r7, #8]
 8005ac4:	78db      	ldrb	r3, [r3, #3]
 8005ac6:	059b      	lsls	r3, r3, #22
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8005ac8:	4313      	orrs	r3, r2
 8005aca:	617b      	str	r3, [r7, #20]
 8005acc:	e018      	b.n	8005b00 <HAL_RTC_SetTime+0xae>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8005ace:	68fb      	ldr	r3, [r7, #12]
 8005ad0:	681b      	ldr	r3, [r3, #0]
 8005ad2:	689b      	ldr	r3, [r3, #8]
 8005ad4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005ad8:	2b00      	cmp	r3, #0
 8005ada:	d102      	bne.n	8005ae2 <HAL_RTC_SetTime+0x90>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8005adc:	68bb      	ldr	r3, [r7, #8]
 8005ade:	2200      	movs	r2, #0
 8005ae0:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8005ae2:	68bb      	ldr	r3, [r7, #8]
 8005ae4:	781b      	ldrb	r3, [r3, #0]
 8005ae6:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 8005ae8:	68bb      	ldr	r3, [r7, #8]
 8005aea:	785b      	ldrb	r3, [r3, #1]
 8005aec:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8005aee:	4313      	orrs	r3, r2
              ((uint32_t) sTime->Seconds)                       | \
 8005af0:	68ba      	ldr	r2, [r7, #8]
 8005af2:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 8005af4:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 8005af6:	68bb      	ldr	r3, [r7, #8]
 8005af8:	78db      	ldrb	r3, [r3, #3]
 8005afa:	059b      	lsls	r3, r3, #22
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8005afc:	4313      	orrs	r3, r2
 8005afe:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8005b00:	68fb      	ldr	r3, [r7, #12]
 8005b02:	681b      	ldr	r3, [r3, #0]
 8005b04:	22ca      	movs	r2, #202	@ 0xca
 8005b06:	625a      	str	r2, [r3, #36]	@ 0x24
 8005b08:	68fb      	ldr	r3, [r7, #12]
 8005b0a:	681b      	ldr	r3, [r3, #0]
 8005b0c:	2253      	movs	r2, #83	@ 0x53
 8005b0e:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8005b10:	68f8      	ldr	r0, [r7, #12]
 8005b12:	f000 f98f 	bl	8005e34 <RTC_EnterInitMode>
 8005b16:	4603      	mov	r3, r0
 8005b18:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 8005b1a:	7cfb      	ldrb	r3, [r7, #19]
 8005b1c:	2b00      	cmp	r3, #0
 8005b1e:	d120      	bne.n	8005b62 <HAL_RTC_SetTime+0x110>
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8005b20:	68fb      	ldr	r3, [r7, #12]
 8005b22:	681a      	ldr	r2, [r3, #0]
 8005b24:	697b      	ldr	r3, [r7, #20]
 8005b26:	f003 337f 	and.w	r3, r3, #2139062143	@ 0x7f7f7f7f
 8005b2a:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 8005b2e:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BKP;
 8005b30:	68fb      	ldr	r3, [r7, #12]
 8005b32:	681b      	ldr	r3, [r3, #0]
 8005b34:	689a      	ldr	r2, [r3, #8]
 8005b36:	68fb      	ldr	r3, [r7, #12]
 8005b38:	681b      	ldr	r3, [r3, #0]
 8005b3a:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8005b3e:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8005b40:	68fb      	ldr	r3, [r7, #12]
 8005b42:	681b      	ldr	r3, [r3, #0]
 8005b44:	6899      	ldr	r1, [r3, #8]
 8005b46:	68bb      	ldr	r3, [r7, #8]
 8005b48:	68da      	ldr	r2, [r3, #12]
 8005b4a:	68bb      	ldr	r3, [r7, #8]
 8005b4c:	691b      	ldr	r3, [r3, #16]
 8005b4e:	431a      	orrs	r2, r3
 8005b50:	68fb      	ldr	r3, [r7, #12]
 8005b52:	681b      	ldr	r3, [r3, #0]
 8005b54:	430a      	orrs	r2, r1
 8005b56:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8005b58:	68f8      	ldr	r0, [r7, #12]
 8005b5a:	f000 f9a2 	bl	8005ea2 <RTC_ExitInitMode>
 8005b5e:	4603      	mov	r3, r0
 8005b60:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 8005b62:	7cfb      	ldrb	r3, [r7, #19]
 8005b64:	2b00      	cmp	r3, #0
 8005b66:	d102      	bne.n	8005b6e <HAL_RTC_SetTime+0x11c>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8005b68:	68fb      	ldr	r3, [r7, #12]
 8005b6a:	2201      	movs	r2, #1
 8005b6c:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005b6e:	68fb      	ldr	r3, [r7, #12]
 8005b70:	681b      	ldr	r3, [r3, #0]
 8005b72:	22ff      	movs	r2, #255	@ 0xff
 8005b74:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8005b76:	68fb      	ldr	r3, [r7, #12]
 8005b78:	2200      	movs	r2, #0
 8005b7a:	771a      	strb	r2, [r3, #28]

  return status;
 8005b7c:	7cfb      	ldrb	r3, [r7, #19]
}
 8005b7e:	4618      	mov	r0, r3
 8005b80:	371c      	adds	r7, #28
 8005b82:	46bd      	mov	sp, r7
 8005b84:	bd90      	pop	{r4, r7, pc}

08005b86 <HAL_RTC_GetTime>:
  *        until current date is read to ensure consistency between the time and
  *        date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8005b86:	b580      	push	{r7, lr}
 8005b88:	b086      	sub	sp, #24
 8005b8a:	af00      	add	r7, sp, #0
 8005b8c:	60f8      	str	r0, [r7, #12]
 8005b8e:	60b9      	str	r1, [r7, #8]
 8005b90:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8005b92:	2300      	movs	r3, #0
 8005b94:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds value from the corresponding register */
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 8005b96:	68fb      	ldr	r3, [r7, #12]
 8005b98:	681b      	ldr	r3, [r3, #0]
 8005b9a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8005b9c:	68bb      	ldr	r3, [r7, #8]
 8005b9e:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 8005ba0:	68fb      	ldr	r3, [r7, #12]
 8005ba2:	681b      	ldr	r3, [r3, #0]
 8005ba4:	691b      	ldr	r3, [r3, #16]
 8005ba6:	f3c3 020e 	ubfx	r2, r3, #0, #15
 8005baa:	68bb      	ldr	r3, [r7, #8]
 8005bac:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 8005bae:	68fb      	ldr	r3, [r7, #12]
 8005bb0:	681b      	ldr	r3, [r3, #0]
 8005bb2:	681b      	ldr	r3, [r3, #0]
 8005bb4:	f003 337f 	and.w	r3, r3, #2139062143	@ 0x7f7f7f7f
 8005bb8:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 8005bbc:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours      = (uint8_t)((tmpreg & (RTC_TR_HT  | RTC_TR_HU))  >> RTC_TR_HU_Pos);
 8005bbe:	697b      	ldr	r3, [r7, #20]
 8005bc0:	0c1b      	lsrs	r3, r3, #16
 8005bc2:	b2db      	uxtb	r3, r3
 8005bc4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005bc8:	b2da      	uxtb	r2, r3
 8005bca:	68bb      	ldr	r3, [r7, #8]
 8005bcc:	701a      	strb	r2, [r3, #0]
  sTime->Minutes    = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> RTC_TR_MNU_Pos);
 8005bce:	697b      	ldr	r3, [r7, #20]
 8005bd0:	0a1b      	lsrs	r3, r3, #8
 8005bd2:	b2db      	uxtb	r3, r3
 8005bd4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005bd8:	b2da      	uxtb	r2, r3
 8005bda:	68bb      	ldr	r3, [r7, #8]
 8005bdc:	705a      	strb	r2, [r3, #1]
  sTime->Seconds    = (uint8_t)( tmpreg & (RTC_TR_ST  | RTC_TR_SU));
 8005bde:	697b      	ldr	r3, [r7, #20]
 8005be0:	b2db      	uxtb	r3, r3
 8005be2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005be6:	b2da      	uxtb	r2, r3
 8005be8:	68bb      	ldr	r3, [r7, #8]
 8005bea:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM))               >> RTC_TR_PM_Pos);
 8005bec:	697b      	ldr	r3, [r7, #20]
 8005bee:	0d9b      	lsrs	r3, r3, #22
 8005bf0:	b2db      	uxtb	r3, r3
 8005bf2:	f003 0301 	and.w	r3, r3, #1
 8005bf6:	b2da      	uxtb	r2, r3
 8005bf8:	68bb      	ldr	r3, [r7, #8]
 8005bfa:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	2b00      	cmp	r3, #0
 8005c00:	d11a      	bne.n	8005c38 <HAL_RTC_GetTime+0xb2>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 8005c02:	68bb      	ldr	r3, [r7, #8]
 8005c04:	781b      	ldrb	r3, [r3, #0]
 8005c06:	4618      	mov	r0, r3
 8005c08:	f000 f98e 	bl	8005f28 <RTC_Bcd2ToByte>
 8005c0c:	4603      	mov	r3, r0
 8005c0e:	461a      	mov	r2, r3
 8005c10:	68bb      	ldr	r3, [r7, #8]
 8005c12:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 8005c14:	68bb      	ldr	r3, [r7, #8]
 8005c16:	785b      	ldrb	r3, [r3, #1]
 8005c18:	4618      	mov	r0, r3
 8005c1a:	f000 f985 	bl	8005f28 <RTC_Bcd2ToByte>
 8005c1e:	4603      	mov	r3, r0
 8005c20:	461a      	mov	r2, r3
 8005c22:	68bb      	ldr	r3, [r7, #8]
 8005c24:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 8005c26:	68bb      	ldr	r3, [r7, #8]
 8005c28:	789b      	ldrb	r3, [r3, #2]
 8005c2a:	4618      	mov	r0, r3
 8005c2c:	f000 f97c 	bl	8005f28 <RTC_Bcd2ToByte>
 8005c30:	4603      	mov	r3, r0
 8005c32:	461a      	mov	r2, r3
 8005c34:	68bb      	ldr	r3, [r7, #8]
 8005c36:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 8005c38:	2300      	movs	r3, #0
}
 8005c3a:	4618      	mov	r0, r3
 8005c3c:	3718      	adds	r7, #24
 8005c3e:	46bd      	mov	sp, r7
 8005c40:	bd80      	pop	{r7, pc}

08005c42 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8005c42:	b590      	push	{r4, r7, lr}
 8005c44:	b087      	sub	sp, #28
 8005c46:	af00      	add	r7, sp, #0
 8005c48:	60f8      	str	r0, [r7, #12]
 8005c4a:	60b9      	str	r1, [r7, #8]
 8005c4c:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 8005c4e:	2300      	movs	r3, #0
 8005c50:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8005c52:	68fb      	ldr	r3, [r7, #12]
 8005c54:	7f1b      	ldrb	r3, [r3, #28]
 8005c56:	2b01      	cmp	r3, #1
 8005c58:	d101      	bne.n	8005c5e <HAL_RTC_SetDate+0x1c>
 8005c5a:	2302      	movs	r3, #2
 8005c5c:	e071      	b.n	8005d42 <HAL_RTC_SetDate+0x100>
 8005c5e:	68fb      	ldr	r3, [r7, #12]
 8005c60:	2201      	movs	r2, #1
 8005c62:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8005c64:	68fb      	ldr	r3, [r7, #12]
 8005c66:	2202      	movs	r2, #2
 8005c68:	775a      	strb	r2, [r3, #29]

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8005c6a:	687b      	ldr	r3, [r7, #4]
 8005c6c:	2b00      	cmp	r3, #0
 8005c6e:	d10e      	bne.n	8005c8e <HAL_RTC_SetDate+0x4c>
 8005c70:	68bb      	ldr	r3, [r7, #8]
 8005c72:	785b      	ldrb	r3, [r3, #1]
 8005c74:	f003 0310 	and.w	r3, r3, #16
 8005c78:	2b00      	cmp	r3, #0
 8005c7a:	d008      	beq.n	8005c8e <HAL_RTC_SetDate+0x4c>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 8005c7c:	68bb      	ldr	r3, [r7, #8]
 8005c7e:	785b      	ldrb	r3, [r3, #1]
 8005c80:	f023 0310 	bic.w	r3, r3, #16
 8005c84:	b2db      	uxtb	r3, r3
 8005c86:	330a      	adds	r3, #10
 8005c88:	b2da      	uxtb	r2, r3
 8005c8a:	68bb      	ldr	r3, [r7, #8]
 8005c8c:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	2b00      	cmp	r3, #0
 8005c92:	d11c      	bne.n	8005cce <HAL_RTC_SetDate+0x8c>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8005c94:	68bb      	ldr	r3, [r7, #8]
 8005c96:	78db      	ldrb	r3, [r3, #3]
 8005c98:	4618      	mov	r0, r3
 8005c9a:	f000 f927 	bl	8005eec <RTC_ByteToBcd2>
 8005c9e:	4603      	mov	r3, r0
 8005ca0:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8005ca2:	68bb      	ldr	r3, [r7, #8]
 8005ca4:	785b      	ldrb	r3, [r3, #1]
 8005ca6:	4618      	mov	r0, r3
 8005ca8:	f000 f920 	bl	8005eec <RTC_ByteToBcd2>
 8005cac:	4603      	mov	r3, r0
 8005cae:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8005cb0:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date))                   | \
 8005cb2:	68bb      	ldr	r3, [r7, #8]
 8005cb4:	789b      	ldrb	r3, [r3, #2]
 8005cb6:	4618      	mov	r0, r3
 8005cb8:	f000 f918 	bl	8005eec <RTC_ByteToBcd2>
 8005cbc:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8005cbe:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay               << RTC_DR_WDU_Pos));
 8005cc2:	68bb      	ldr	r3, [r7, #8]
 8005cc4:	781b      	ldrb	r3, [r3, #0]
 8005cc6:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8005cc8:	4313      	orrs	r3, r2
 8005cca:	617b      	str	r3, [r7, #20]
 8005ccc:	e00e      	b.n	8005cec <HAL_RTC_SetDate+0xaa>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8005cce:	68bb      	ldr	r3, [r7, #8]
 8005cd0:	78db      	ldrb	r3, [r3, #3]
 8005cd2:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 8005cd4:	68bb      	ldr	r3, [r7, #8]
 8005cd6:	785b      	ldrb	r3, [r3, #1]
 8005cd8:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8005cda:	4313      	orrs	r3, r2
                  ((uint32_t) sDate->Date)                      | \
 8005cdc:	68ba      	ldr	r2, [r7, #8]
 8005cde:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 8005ce0:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 8005ce2:	68bb      	ldr	r3, [r7, #8]
 8005ce4:	781b      	ldrb	r3, [r3, #0]
 8005ce6:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8005ce8:	4313      	orrs	r3, r2
 8005cea:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8005cec:	68fb      	ldr	r3, [r7, #12]
 8005cee:	681b      	ldr	r3, [r3, #0]
 8005cf0:	22ca      	movs	r2, #202	@ 0xca
 8005cf2:	625a      	str	r2, [r3, #36]	@ 0x24
 8005cf4:	68fb      	ldr	r3, [r7, #12]
 8005cf6:	681b      	ldr	r3, [r3, #0]
 8005cf8:	2253      	movs	r2, #83	@ 0x53
 8005cfa:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8005cfc:	68f8      	ldr	r0, [r7, #12]
 8005cfe:	f000 f899 	bl	8005e34 <RTC_EnterInitMode>
 8005d02:	4603      	mov	r3, r0
 8005d04:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 8005d06:	7cfb      	ldrb	r3, [r7, #19]
 8005d08:	2b00      	cmp	r3, #0
 8005d0a:	d10c      	bne.n	8005d26 <HAL_RTC_SetDate+0xe4>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 8005d0c:	68fb      	ldr	r3, [r7, #12]
 8005d0e:	681a      	ldr	r2, [r3, #0]
 8005d10:	697b      	ldr	r3, [r7, #20]
 8005d12:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8005d16:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8005d1a:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8005d1c:	68f8      	ldr	r0, [r7, #12]
 8005d1e:	f000 f8c0 	bl	8005ea2 <RTC_ExitInitMode>
 8005d22:	4603      	mov	r3, r0
 8005d24:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 8005d26:	7cfb      	ldrb	r3, [r7, #19]
 8005d28:	2b00      	cmp	r3, #0
 8005d2a:	d102      	bne.n	8005d32 <HAL_RTC_SetDate+0xf0>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8005d2c:	68fb      	ldr	r3, [r7, #12]
 8005d2e:	2201      	movs	r2, #1
 8005d30:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005d32:	68fb      	ldr	r3, [r7, #12]
 8005d34:	681b      	ldr	r3, [r3, #0]
 8005d36:	22ff      	movs	r2, #255	@ 0xff
 8005d38:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8005d3a:	68fb      	ldr	r3, [r7, #12]
 8005d3c:	2200      	movs	r2, #0
 8005d3e:	771a      	strb	r2, [r3, #28]

  return status;
 8005d40:	7cfb      	ldrb	r3, [r7, #19]
}
 8005d42:	4618      	mov	r0, r3
 8005d44:	371c      	adds	r7, #28
 8005d46:	46bd      	mov	sp, r7
 8005d48:	bd90      	pop	{r4, r7, pc}

08005d4a <HAL_RTC_GetDate>:
  *        until current date is read to ensure consistency between the time and
  *        date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8005d4a:	b580      	push	{r7, lr}
 8005d4c:	b086      	sub	sp, #24
 8005d4e:	af00      	add	r7, sp, #0
 8005d50:	60f8      	str	r0, [r7, #12]
 8005d52:	60b9      	str	r1, [r7, #8]
 8005d54:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 8005d56:	2300      	movs	r3, #0
 8005d58:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 8005d5a:	68fb      	ldr	r3, [r7, #12]
 8005d5c:	681b      	ldr	r3, [r3, #0]
 8005d5e:	685b      	ldr	r3, [r3, #4]
 8005d60:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8005d64:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8005d68:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year    = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> RTC_DR_YU_Pos);
 8005d6a:	697b      	ldr	r3, [r7, #20]
 8005d6c:	0c1b      	lsrs	r3, r3, #16
 8005d6e:	b2da      	uxtb	r2, r3
 8005d70:	68bb      	ldr	r3, [r7, #8]
 8005d72:	70da      	strb	r2, [r3, #3]
  sDate->Month   = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> RTC_DR_MU_Pos);
 8005d74:	697b      	ldr	r3, [r7, #20]
 8005d76:	0a1b      	lsrs	r3, r3, #8
 8005d78:	b2db      	uxtb	r3, r3
 8005d7a:	f003 031f 	and.w	r3, r3, #31
 8005d7e:	b2da      	uxtb	r2, r3
 8005d80:	68bb      	ldr	r3, [r7, #8]
 8005d82:	705a      	strb	r2, [r3, #1]
  sDate->Date    = (uint8_t) (datetmpreg & (RTC_DR_DT | RTC_DR_DU));
 8005d84:	697b      	ldr	r3, [r7, #20]
 8005d86:	b2db      	uxtb	r3, r3
 8005d88:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005d8c:	b2da      	uxtb	r2, r3
 8005d8e:	68bb      	ldr	r3, [r7, #8]
 8005d90:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU))            >> RTC_DR_WDU_Pos);
 8005d92:	697b      	ldr	r3, [r7, #20]
 8005d94:	0b5b      	lsrs	r3, r3, #13
 8005d96:	b2db      	uxtb	r3, r3
 8005d98:	f003 0307 	and.w	r3, r3, #7
 8005d9c:	b2da      	uxtb	r2, r3
 8005d9e:	68bb      	ldr	r3, [r7, #8]
 8005da0:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	2b00      	cmp	r3, #0
 8005da6:	d11a      	bne.n	8005dde <HAL_RTC_GetDate+0x94>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year  = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 8005da8:	68bb      	ldr	r3, [r7, #8]
 8005daa:	78db      	ldrb	r3, [r3, #3]
 8005dac:	4618      	mov	r0, r3
 8005dae:	f000 f8bb 	bl	8005f28 <RTC_Bcd2ToByte>
 8005db2:	4603      	mov	r3, r0
 8005db4:	461a      	mov	r2, r3
 8005db6:	68bb      	ldr	r3, [r7, #8]
 8005db8:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 8005dba:	68bb      	ldr	r3, [r7, #8]
 8005dbc:	785b      	ldrb	r3, [r3, #1]
 8005dbe:	4618      	mov	r0, r3
 8005dc0:	f000 f8b2 	bl	8005f28 <RTC_Bcd2ToByte>
 8005dc4:	4603      	mov	r3, r0
 8005dc6:	461a      	mov	r2, r3
 8005dc8:	68bb      	ldr	r3, [r7, #8]
 8005dca:	705a      	strb	r2, [r3, #1]
    sDate->Date  = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 8005dcc:	68bb      	ldr	r3, [r7, #8]
 8005dce:	789b      	ldrb	r3, [r3, #2]
 8005dd0:	4618      	mov	r0, r3
 8005dd2:	f000 f8a9 	bl	8005f28 <RTC_Bcd2ToByte>
 8005dd6:	4603      	mov	r3, r0
 8005dd8:	461a      	mov	r2, r3
 8005dda:	68bb      	ldr	r3, [r7, #8]
 8005ddc:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 8005dde:	2300      	movs	r3, #0
}
 8005de0:	4618      	mov	r0, r3
 8005de2:	3718      	adds	r7, #24
 8005de4:	46bd      	mov	sp, r7
 8005de6:	bd80      	pop	{r7, pc}

08005de8 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8005de8:	b580      	push	{r7, lr}
 8005dea:	b084      	sub	sp, #16
 8005dec:	af00      	add	r7, sp, #0
 8005dee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8005df0:	2300      	movs	r3, #0
 8005df2:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
  hrtc->Instance->ISR = ((uint32_t)(RTC_RSF_MASK & RTC_ISR_RESERVED_MASK));
 8005df4:	687b      	ldr	r3, [r7, #4]
 8005df6:	681b      	ldr	r3, [r3, #0]
 8005df8:	4a0d      	ldr	r2, [pc, #52]	@ (8005e30 <HAL_RTC_WaitForSynchro+0x48>)
 8005dfa:	60da      	str	r2, [r3, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 8005dfc:	f7fc fe6e 	bl	8002adc <HAL_GetTick>
 8005e00:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8005e02:	e009      	b.n	8005e18 <HAL_RTC_WaitForSynchro+0x30>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8005e04:	f7fc fe6a 	bl	8002adc <HAL_GetTick>
 8005e08:	4602      	mov	r2, r0
 8005e0a:	68fb      	ldr	r3, [r7, #12]
 8005e0c:	1ad3      	subs	r3, r2, r3
 8005e0e:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8005e12:	d901      	bls.n	8005e18 <HAL_RTC_WaitForSynchro+0x30>
    {
      return HAL_TIMEOUT;
 8005e14:	2303      	movs	r3, #3
 8005e16:	e007      	b.n	8005e28 <HAL_RTC_WaitForSynchro+0x40>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	681b      	ldr	r3, [r3, #0]
 8005e1c:	68db      	ldr	r3, [r3, #12]
 8005e1e:	f003 0320 	and.w	r3, r3, #32
 8005e22:	2b00      	cmp	r3, #0
 8005e24:	d0ee      	beq.n	8005e04 <HAL_RTC_WaitForSynchro+0x1c>
    }
  }

  return HAL_OK;
 8005e26:	2300      	movs	r3, #0
}
 8005e28:	4618      	mov	r0, r3
 8005e2a:	3710      	adds	r7, #16
 8005e2c:	46bd      	mov	sp, r7
 8005e2e:	bd80      	pop	{r7, pc}
 8005e30:	00017f5f 	.word	0x00017f5f

08005e34 <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8005e34:	b580      	push	{r7, lr}
 8005e36:	b084      	sub	sp, #16
 8005e38:	af00      	add	r7, sp, #0
 8005e3a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8005e3c:	2300      	movs	r3, #0
 8005e3e:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8005e40:	2300      	movs	r3, #0
 8005e42:	73fb      	strb	r3, [r7, #15]

  /* Check that Initialization mode is not already set */
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	681b      	ldr	r3, [r3, #0]
 8005e48:	68db      	ldr	r3, [r3, #12]
 8005e4a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005e4e:	2b00      	cmp	r3, #0
 8005e50:	d122      	bne.n	8005e98 <RTC_EnterInitMode+0x64>
  {
    /* Set INIT bit to enter Initialization mode */
    SET_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	681b      	ldr	r3, [r3, #0]
 8005e56:	68da      	ldr	r2, [r3, #12]
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	681b      	ldr	r3, [r3, #0]
 8005e5c:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8005e60:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 8005e62:	f7fc fe3b 	bl	8002adc <HAL_GetTick>
 8005e66:	60b8      	str	r0, [r7, #8]

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 8005e68:	e00c      	b.n	8005e84 <RTC_EnterInitMode+0x50>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8005e6a:	f7fc fe37 	bl	8002adc <HAL_GetTick>
 8005e6e:	4602      	mov	r2, r0
 8005e70:	68bb      	ldr	r3, [r7, #8]
 8005e72:	1ad3      	subs	r3, r2, r3
 8005e74:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8005e78:	d904      	bls.n	8005e84 <RTC_EnterInitMode+0x50>
      {
        /* Set RTC state */
        hrtc->State = HAL_RTC_STATE_ERROR;
 8005e7a:	687b      	ldr	r3, [r7, #4]
 8005e7c:	2204      	movs	r2, #4
 8005e7e:	775a      	strb	r2, [r3, #29]
        status = HAL_ERROR;
 8005e80:	2301      	movs	r3, #1
 8005e82:	73fb      	strb	r3, [r7, #15]
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 8005e84:	687b      	ldr	r3, [r7, #4]
 8005e86:	681b      	ldr	r3, [r3, #0]
 8005e88:	68db      	ldr	r3, [r3, #12]
 8005e8a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005e8e:	2b00      	cmp	r3, #0
 8005e90:	d102      	bne.n	8005e98 <RTC_EnterInitMode+0x64>
 8005e92:	7bfb      	ldrb	r3, [r7, #15]
 8005e94:	2b01      	cmp	r3, #1
 8005e96:	d1e8      	bne.n	8005e6a <RTC_EnterInitMode+0x36>
      }
    }
  }

  return status;
 8005e98:	7bfb      	ldrb	r3, [r7, #15]
}
 8005e9a:	4618      	mov	r0, r3
 8005e9c:	3710      	adds	r7, #16
 8005e9e:	46bd      	mov	sp, r7
 8005ea0:	bd80      	pop	{r7, pc}

08005ea2 <RTC_ExitInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8005ea2:	b580      	push	{r7, lr}
 8005ea4:	b084      	sub	sp, #16
 8005ea6:	af00      	add	r7, sp, #0
 8005ea8:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005eaa:	2300      	movs	r3, #0
 8005eac:	73fb      	strb	r3, [r7, #15]

  /* Clear INIT bit to exit Initialization mode */
  CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8005eae:	687b      	ldr	r3, [r7, #4]
 8005eb0:	681b      	ldr	r3, [r3, #0]
 8005eb2:	68da      	ldr	r2, [r3, #12]
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	681b      	ldr	r3, [r3, #0]
 8005eb8:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8005ebc:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD) == 0U)
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	681b      	ldr	r3, [r3, #0]
 8005ec2:	689b      	ldr	r3, [r3, #8]
 8005ec4:	f003 0320 	and.w	r3, r3, #32
 8005ec8:	2b00      	cmp	r3, #0
 8005eca:	d10a      	bne.n	8005ee2 <RTC_ExitInitMode+0x40>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8005ecc:	6878      	ldr	r0, [r7, #4]
 8005ece:	f7ff ff8b 	bl	8005de8 <HAL_RTC_WaitForSynchro>
 8005ed2:	4603      	mov	r3, r0
 8005ed4:	2b00      	cmp	r3, #0
 8005ed6:	d004      	beq.n	8005ee2 <RTC_ExitInitMode+0x40>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	2204      	movs	r2, #4
 8005edc:	775a      	strb	r2, [r3, #29]
      status = HAL_ERROR;
 8005ede:	2301      	movs	r3, #1
 8005ee0:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 8005ee2:	7bfb      	ldrb	r3, [r7, #15]
}
 8005ee4:	4618      	mov	r0, r3
 8005ee6:	3710      	adds	r7, #16
 8005ee8:	46bd      	mov	sp, r7
 8005eea:	bd80      	pop	{r7, pc}

08005eec <RTC_ByteToBcd2>:
  * @brief  Converts a 2-digit number from decimal to BCD format.
  * @param  number decimal-formatted number (from 0 to 99) to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t number)
{
 8005eec:	b480      	push	{r7}
 8005eee:	b085      	sub	sp, #20
 8005ef0:	af00      	add	r7, sp, #0
 8005ef2:	4603      	mov	r3, r0
 8005ef4:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 8005ef6:	2300      	movs	r3, #0
 8005ef8:	60fb      	str	r3, [r7, #12]

  while (number >= 10U)
 8005efa:	e005      	b.n	8005f08 <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 8005efc:	68fb      	ldr	r3, [r7, #12]
 8005efe:	3301      	adds	r3, #1
 8005f00:	60fb      	str	r3, [r7, #12]
    number -= 10U;
 8005f02:	79fb      	ldrb	r3, [r7, #7]
 8005f04:	3b0a      	subs	r3, #10
 8005f06:	71fb      	strb	r3, [r7, #7]
  while (number >= 10U)
 8005f08:	79fb      	ldrb	r3, [r7, #7]
 8005f0a:	2b09      	cmp	r3, #9
 8005f0c:	d8f6      	bhi.n	8005efc <RTC_ByteToBcd2+0x10>
  }

  return ((uint8_t)(bcdhigh << 4U) | number);
 8005f0e:	68fb      	ldr	r3, [r7, #12]
 8005f10:	b2db      	uxtb	r3, r3
 8005f12:	011b      	lsls	r3, r3, #4
 8005f14:	b2da      	uxtb	r2, r3
 8005f16:	79fb      	ldrb	r3, [r7, #7]
 8005f18:	4313      	orrs	r3, r2
 8005f1a:	b2db      	uxtb	r3, r3
}
 8005f1c:	4618      	mov	r0, r3
 8005f1e:	3714      	adds	r7, #20
 8005f20:	46bd      	mov	sp, r7
 8005f22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f26:	4770      	bx	lr

08005f28 <RTC_Bcd2ToByte>:
  * @brief  Converts a 2-digit number from BCD to decimal format.
  * @param  number BCD-formatted number (from 00 to 99) to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t number)
{
 8005f28:	b480      	push	{r7}
 8005f2a:	b085      	sub	sp, #20
 8005f2c:	af00      	add	r7, sp, #0
 8005f2e:	4603      	mov	r3, r0
 8005f30:	71fb      	strb	r3, [r7, #7]
  uint32_t tens = 0U;
 8005f32:	2300      	movs	r3, #0
 8005f34:	60fb      	str	r3, [r7, #12]
  tens = (((uint32_t)number & 0xF0U) >> 4U) * 10U;
 8005f36:	79fb      	ldrb	r3, [r7, #7]
 8005f38:	091b      	lsrs	r3, r3, #4
 8005f3a:	b2db      	uxtb	r3, r3
 8005f3c:	461a      	mov	r2, r3
 8005f3e:	4613      	mov	r3, r2
 8005f40:	009b      	lsls	r3, r3, #2
 8005f42:	4413      	add	r3, r2
 8005f44:	005b      	lsls	r3, r3, #1
 8005f46:	60fb      	str	r3, [r7, #12]
  return (uint8_t)(tens + ((uint32_t)number & 0x0FU));
 8005f48:	68fb      	ldr	r3, [r7, #12]
 8005f4a:	b2da      	uxtb	r2, r3
 8005f4c:	79fb      	ldrb	r3, [r7, #7]
 8005f4e:	f003 030f 	and.w	r3, r3, #15
 8005f52:	b2db      	uxtb	r3, r3
 8005f54:	4413      	add	r3, r2
 8005f56:	b2db      	uxtb	r3, r3
}
 8005f58:	4618      	mov	r0, r3
 8005f5a:	3714      	adds	r7, #20
 8005f5c:	46bd      	mov	sp, r7
 8005f5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f62:	4770      	bx	lr

08005f64 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005f64:	b580      	push	{r7, lr}
 8005f66:	b082      	sub	sp, #8
 8005f68:	af00      	add	r7, sp, #0
 8005f6a:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	2b00      	cmp	r3, #0
 8005f70:	d101      	bne.n	8005f76 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8005f72:	2301      	movs	r3, #1
 8005f74:	e07b      	b.n	800606e <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8005f76:	687b      	ldr	r3, [r7, #4]
 8005f78:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005f7a:	2b00      	cmp	r3, #0
 8005f7c:	d108      	bne.n	8005f90 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005f7e:	687b      	ldr	r3, [r7, #4]
 8005f80:	685b      	ldr	r3, [r3, #4]
 8005f82:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005f86:	d009      	beq.n	8005f9c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	2200      	movs	r2, #0
 8005f8c:	61da      	str	r2, [r3, #28]
 8005f8e:	e005      	b.n	8005f9c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8005f90:	687b      	ldr	r3, [r7, #4]
 8005f92:	2200      	movs	r2, #0
 8005f94:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8005f96:	687b      	ldr	r3, [r7, #4]
 8005f98:	2200      	movs	r2, #0
 8005f9a:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	2200      	movs	r2, #0
 8005fa0:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8005fa8:	b2db      	uxtb	r3, r3
 8005faa:	2b00      	cmp	r3, #0
 8005fac:	d106      	bne.n	8005fbc <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8005fae:	687b      	ldr	r3, [r7, #4]
 8005fb0:	2200      	movs	r2, #0
 8005fb2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8005fb6:	6878      	ldr	r0, [r7, #4]
 8005fb8:	f7fc f874 	bl	80020a4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	2202      	movs	r2, #2
 8005fc0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	681b      	ldr	r3, [r3, #0]
 8005fc8:	681a      	ldr	r2, [r3, #0]
 8005fca:	687b      	ldr	r3, [r7, #4]
 8005fcc:	681b      	ldr	r3, [r3, #0]
 8005fce:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005fd2:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	685b      	ldr	r3, [r3, #4]
 8005fd8:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	689b      	ldr	r3, [r3, #8]
 8005fe0:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8005fe4:	431a      	orrs	r2, r3
 8005fe6:	687b      	ldr	r3, [r7, #4]
 8005fe8:	68db      	ldr	r3, [r3, #12]
 8005fea:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005fee:	431a      	orrs	r2, r3
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	691b      	ldr	r3, [r3, #16]
 8005ff4:	f003 0302 	and.w	r3, r3, #2
 8005ff8:	431a      	orrs	r2, r3
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	695b      	ldr	r3, [r3, #20]
 8005ffe:	f003 0301 	and.w	r3, r3, #1
 8006002:	431a      	orrs	r2, r3
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	699b      	ldr	r3, [r3, #24]
 8006008:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800600c:	431a      	orrs	r2, r3
 800600e:	687b      	ldr	r3, [r7, #4]
 8006010:	69db      	ldr	r3, [r3, #28]
 8006012:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8006016:	431a      	orrs	r2, r3
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	6a1b      	ldr	r3, [r3, #32]
 800601c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006020:	ea42 0103 	orr.w	r1, r2, r3
 8006024:	687b      	ldr	r3, [r7, #4]
 8006026:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006028:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	681b      	ldr	r3, [r3, #0]
 8006030:	430a      	orrs	r2, r1
 8006032:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8006034:	687b      	ldr	r3, [r7, #4]
 8006036:	699b      	ldr	r3, [r3, #24]
 8006038:	0c1b      	lsrs	r3, r3, #16
 800603a:	f003 0104 	and.w	r1, r3, #4
 800603e:	687b      	ldr	r3, [r7, #4]
 8006040:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006042:	f003 0210 	and.w	r2, r3, #16
 8006046:	687b      	ldr	r3, [r7, #4]
 8006048:	681b      	ldr	r3, [r3, #0]
 800604a:	430a      	orrs	r2, r1
 800604c:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800604e:	687b      	ldr	r3, [r7, #4]
 8006050:	681b      	ldr	r3, [r3, #0]
 8006052:	69da      	ldr	r2, [r3, #28]
 8006054:	687b      	ldr	r3, [r7, #4]
 8006056:	681b      	ldr	r3, [r3, #0]
 8006058:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800605c:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800605e:	687b      	ldr	r3, [r7, #4]
 8006060:	2200      	movs	r2, #0
 8006062:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	2201      	movs	r2, #1
 8006068:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 800606c:	2300      	movs	r3, #0
}
 800606e:	4618      	mov	r0, r3
 8006070:	3708      	adds	r7, #8
 8006072:	46bd      	mov	sp, r7
 8006074:	bd80      	pop	{r7, pc}

08006076 <HAL_SPI_Transmit>:
  * @param  Size amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006076:	b580      	push	{r7, lr}
 8006078:	b088      	sub	sp, #32
 800607a:	af00      	add	r7, sp, #0
 800607c:	60f8      	str	r0, [r7, #12]
 800607e:	60b9      	str	r1, [r7, #8]
 8006080:	603b      	str	r3, [r7, #0]
 8006082:	4613      	mov	r3, r2
 8006084:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006086:	f7fc fd29 	bl	8002adc <HAL_GetTick>
 800608a:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 800608c:	88fb      	ldrh	r3, [r7, #6]
 800608e:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8006090:	68fb      	ldr	r3, [r7, #12]
 8006092:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8006096:	b2db      	uxtb	r3, r3
 8006098:	2b01      	cmp	r3, #1
 800609a:	d001      	beq.n	80060a0 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 800609c:	2302      	movs	r3, #2
 800609e:	e12a      	b.n	80062f6 <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 80060a0:	68bb      	ldr	r3, [r7, #8]
 80060a2:	2b00      	cmp	r3, #0
 80060a4:	d002      	beq.n	80060ac <HAL_SPI_Transmit+0x36>
 80060a6:	88fb      	ldrh	r3, [r7, #6]
 80060a8:	2b00      	cmp	r3, #0
 80060aa:	d101      	bne.n	80060b0 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 80060ac:	2301      	movs	r3, #1
 80060ae:	e122      	b.n	80062f6 <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80060b0:	68fb      	ldr	r3, [r7, #12]
 80060b2:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80060b6:	2b01      	cmp	r3, #1
 80060b8:	d101      	bne.n	80060be <HAL_SPI_Transmit+0x48>
 80060ba:	2302      	movs	r3, #2
 80060bc:	e11b      	b.n	80062f6 <HAL_SPI_Transmit+0x280>
 80060be:	68fb      	ldr	r3, [r7, #12]
 80060c0:	2201      	movs	r2, #1
 80060c2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80060c6:	68fb      	ldr	r3, [r7, #12]
 80060c8:	2203      	movs	r2, #3
 80060ca:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80060ce:	68fb      	ldr	r3, [r7, #12]
 80060d0:	2200      	movs	r2, #0
 80060d2:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 80060d4:	68fb      	ldr	r3, [r7, #12]
 80060d6:	68ba      	ldr	r2, [r7, #8]
 80060d8:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 80060da:	68fb      	ldr	r3, [r7, #12]
 80060dc:	88fa      	ldrh	r2, [r7, #6]
 80060de:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 80060e0:	68fb      	ldr	r3, [r7, #12]
 80060e2:	88fa      	ldrh	r2, [r7, #6]
 80060e4:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80060e6:	68fb      	ldr	r3, [r7, #12]
 80060e8:	2200      	movs	r2, #0
 80060ea:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 80060ec:	68fb      	ldr	r3, [r7, #12]
 80060ee:	2200      	movs	r2, #0
 80060f0:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 80060f2:	68fb      	ldr	r3, [r7, #12]
 80060f4:	2200      	movs	r2, #0
 80060f6:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 80060f8:	68fb      	ldr	r3, [r7, #12]
 80060fa:	2200      	movs	r2, #0
 80060fc:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 80060fe:	68fb      	ldr	r3, [r7, #12]
 8006100:	2200      	movs	r2, #0
 8006102:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006104:	68fb      	ldr	r3, [r7, #12]
 8006106:	689b      	ldr	r3, [r3, #8]
 8006108:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800610c:	d10f      	bne.n	800612e <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800610e:	68fb      	ldr	r3, [r7, #12]
 8006110:	681b      	ldr	r3, [r3, #0]
 8006112:	681a      	ldr	r2, [r3, #0]
 8006114:	68fb      	ldr	r3, [r7, #12]
 8006116:	681b      	ldr	r3, [r3, #0]
 8006118:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800611c:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800611e:	68fb      	ldr	r3, [r7, #12]
 8006120:	681b      	ldr	r3, [r3, #0]
 8006122:	681a      	ldr	r2, [r3, #0]
 8006124:	68fb      	ldr	r3, [r7, #12]
 8006126:	681b      	ldr	r3, [r3, #0]
 8006128:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800612c:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800612e:	68fb      	ldr	r3, [r7, #12]
 8006130:	681b      	ldr	r3, [r3, #0]
 8006132:	681b      	ldr	r3, [r3, #0]
 8006134:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006138:	2b40      	cmp	r3, #64	@ 0x40
 800613a:	d007      	beq.n	800614c <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800613c:	68fb      	ldr	r3, [r7, #12]
 800613e:	681b      	ldr	r3, [r3, #0]
 8006140:	681a      	ldr	r2, [r3, #0]
 8006142:	68fb      	ldr	r3, [r7, #12]
 8006144:	681b      	ldr	r3, [r3, #0]
 8006146:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800614a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800614c:	68fb      	ldr	r3, [r7, #12]
 800614e:	68db      	ldr	r3, [r3, #12]
 8006150:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006154:	d152      	bne.n	80061fc <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006156:	68fb      	ldr	r3, [r7, #12]
 8006158:	685b      	ldr	r3, [r3, #4]
 800615a:	2b00      	cmp	r3, #0
 800615c:	d002      	beq.n	8006164 <HAL_SPI_Transmit+0xee>
 800615e:	8b7b      	ldrh	r3, [r7, #26]
 8006160:	2b01      	cmp	r3, #1
 8006162:	d145      	bne.n	80061f0 <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8006164:	68fb      	ldr	r3, [r7, #12]
 8006166:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006168:	881a      	ldrh	r2, [r3, #0]
 800616a:	68fb      	ldr	r3, [r7, #12]
 800616c:	681b      	ldr	r3, [r3, #0]
 800616e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8006170:	68fb      	ldr	r3, [r7, #12]
 8006172:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006174:	1c9a      	adds	r2, r3, #2
 8006176:	68fb      	ldr	r3, [r7, #12]
 8006178:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800617a:	68fb      	ldr	r3, [r7, #12]
 800617c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800617e:	b29b      	uxth	r3, r3
 8006180:	3b01      	subs	r3, #1
 8006182:	b29a      	uxth	r2, r3
 8006184:	68fb      	ldr	r3, [r7, #12]
 8006186:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8006188:	e032      	b.n	80061f0 <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800618a:	68fb      	ldr	r3, [r7, #12]
 800618c:	681b      	ldr	r3, [r3, #0]
 800618e:	689b      	ldr	r3, [r3, #8]
 8006190:	f003 0302 	and.w	r3, r3, #2
 8006194:	2b02      	cmp	r3, #2
 8006196:	d112      	bne.n	80061be <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8006198:	68fb      	ldr	r3, [r7, #12]
 800619a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800619c:	881a      	ldrh	r2, [r3, #0]
 800619e:	68fb      	ldr	r3, [r7, #12]
 80061a0:	681b      	ldr	r3, [r3, #0]
 80061a2:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80061a4:	68fb      	ldr	r3, [r7, #12]
 80061a6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80061a8:	1c9a      	adds	r2, r3, #2
 80061aa:	68fb      	ldr	r3, [r7, #12]
 80061ac:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80061ae:	68fb      	ldr	r3, [r7, #12]
 80061b0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80061b2:	b29b      	uxth	r3, r3
 80061b4:	3b01      	subs	r3, #1
 80061b6:	b29a      	uxth	r2, r3
 80061b8:	68fb      	ldr	r3, [r7, #12]
 80061ba:	86da      	strh	r2, [r3, #54]	@ 0x36
 80061bc:	e018      	b.n	80061f0 <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80061be:	f7fc fc8d 	bl	8002adc <HAL_GetTick>
 80061c2:	4602      	mov	r2, r0
 80061c4:	69fb      	ldr	r3, [r7, #28]
 80061c6:	1ad3      	subs	r3, r2, r3
 80061c8:	683a      	ldr	r2, [r7, #0]
 80061ca:	429a      	cmp	r2, r3
 80061cc:	d803      	bhi.n	80061d6 <HAL_SPI_Transmit+0x160>
 80061ce:	683b      	ldr	r3, [r7, #0]
 80061d0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80061d4:	d102      	bne.n	80061dc <HAL_SPI_Transmit+0x166>
 80061d6:	683b      	ldr	r3, [r7, #0]
 80061d8:	2b00      	cmp	r3, #0
 80061da:	d109      	bne.n	80061f0 <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80061dc:	68fb      	ldr	r3, [r7, #12]
 80061de:	2201      	movs	r2, #1
 80061e0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 80061e4:	68fb      	ldr	r3, [r7, #12]
 80061e6:	2200      	movs	r2, #0
 80061e8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 80061ec:	2303      	movs	r3, #3
 80061ee:	e082      	b.n	80062f6 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 80061f0:	68fb      	ldr	r3, [r7, #12]
 80061f2:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80061f4:	b29b      	uxth	r3, r3
 80061f6:	2b00      	cmp	r3, #0
 80061f8:	d1c7      	bne.n	800618a <HAL_SPI_Transmit+0x114>
 80061fa:	e053      	b.n	80062a4 <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80061fc:	68fb      	ldr	r3, [r7, #12]
 80061fe:	685b      	ldr	r3, [r3, #4]
 8006200:	2b00      	cmp	r3, #0
 8006202:	d002      	beq.n	800620a <HAL_SPI_Transmit+0x194>
 8006204:	8b7b      	ldrh	r3, [r7, #26]
 8006206:	2b01      	cmp	r3, #1
 8006208:	d147      	bne.n	800629a <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800620a:	68fb      	ldr	r3, [r7, #12]
 800620c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800620e:	68fb      	ldr	r3, [r7, #12]
 8006210:	681b      	ldr	r3, [r3, #0]
 8006212:	330c      	adds	r3, #12
 8006214:	7812      	ldrb	r2, [r2, #0]
 8006216:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8006218:	68fb      	ldr	r3, [r7, #12]
 800621a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800621c:	1c5a      	adds	r2, r3, #1
 800621e:	68fb      	ldr	r3, [r7, #12]
 8006220:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8006222:	68fb      	ldr	r3, [r7, #12]
 8006224:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006226:	b29b      	uxth	r3, r3
 8006228:	3b01      	subs	r3, #1
 800622a:	b29a      	uxth	r2, r3
 800622c:	68fb      	ldr	r3, [r7, #12]
 800622e:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 8006230:	e033      	b.n	800629a <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8006232:	68fb      	ldr	r3, [r7, #12]
 8006234:	681b      	ldr	r3, [r3, #0]
 8006236:	689b      	ldr	r3, [r3, #8]
 8006238:	f003 0302 	and.w	r3, r3, #2
 800623c:	2b02      	cmp	r3, #2
 800623e:	d113      	bne.n	8006268 <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8006240:	68fb      	ldr	r3, [r7, #12]
 8006242:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006244:	68fb      	ldr	r3, [r7, #12]
 8006246:	681b      	ldr	r3, [r3, #0]
 8006248:	330c      	adds	r3, #12
 800624a:	7812      	ldrb	r2, [r2, #0]
 800624c:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 800624e:	68fb      	ldr	r3, [r7, #12]
 8006250:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006252:	1c5a      	adds	r2, r3, #1
 8006254:	68fb      	ldr	r3, [r7, #12]
 8006256:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8006258:	68fb      	ldr	r3, [r7, #12]
 800625a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800625c:	b29b      	uxth	r3, r3
 800625e:	3b01      	subs	r3, #1
 8006260:	b29a      	uxth	r2, r3
 8006262:	68fb      	ldr	r3, [r7, #12]
 8006264:	86da      	strh	r2, [r3, #54]	@ 0x36
 8006266:	e018      	b.n	800629a <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006268:	f7fc fc38 	bl	8002adc <HAL_GetTick>
 800626c:	4602      	mov	r2, r0
 800626e:	69fb      	ldr	r3, [r7, #28]
 8006270:	1ad3      	subs	r3, r2, r3
 8006272:	683a      	ldr	r2, [r7, #0]
 8006274:	429a      	cmp	r2, r3
 8006276:	d803      	bhi.n	8006280 <HAL_SPI_Transmit+0x20a>
 8006278:	683b      	ldr	r3, [r7, #0]
 800627a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800627e:	d102      	bne.n	8006286 <HAL_SPI_Transmit+0x210>
 8006280:	683b      	ldr	r3, [r7, #0]
 8006282:	2b00      	cmp	r3, #0
 8006284:	d109      	bne.n	800629a <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8006286:	68fb      	ldr	r3, [r7, #12]
 8006288:	2201      	movs	r2, #1
 800628a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 800628e:	68fb      	ldr	r3, [r7, #12]
 8006290:	2200      	movs	r2, #0
 8006292:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8006296:	2303      	movs	r3, #3
 8006298:	e02d      	b.n	80062f6 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 800629a:	68fb      	ldr	r3, [r7, #12]
 800629c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800629e:	b29b      	uxth	r3, r3
 80062a0:	2b00      	cmp	r3, #0
 80062a2:	d1c6      	bne.n	8006232 <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80062a4:	69fa      	ldr	r2, [r7, #28]
 80062a6:	6839      	ldr	r1, [r7, #0]
 80062a8:	68f8      	ldr	r0, [r7, #12]
 80062aa:	f000 fa59 	bl	8006760 <SPI_EndRxTxTransaction>
 80062ae:	4603      	mov	r3, r0
 80062b0:	2b00      	cmp	r3, #0
 80062b2:	d002      	beq.n	80062ba <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80062b4:	68fb      	ldr	r3, [r7, #12]
 80062b6:	2220      	movs	r2, #32
 80062b8:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80062ba:	68fb      	ldr	r3, [r7, #12]
 80062bc:	689b      	ldr	r3, [r3, #8]
 80062be:	2b00      	cmp	r3, #0
 80062c0:	d10a      	bne.n	80062d8 <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80062c2:	2300      	movs	r3, #0
 80062c4:	617b      	str	r3, [r7, #20]
 80062c6:	68fb      	ldr	r3, [r7, #12]
 80062c8:	681b      	ldr	r3, [r3, #0]
 80062ca:	68db      	ldr	r3, [r3, #12]
 80062cc:	617b      	str	r3, [r7, #20]
 80062ce:	68fb      	ldr	r3, [r7, #12]
 80062d0:	681b      	ldr	r3, [r3, #0]
 80062d2:	689b      	ldr	r3, [r3, #8]
 80062d4:	617b      	str	r3, [r7, #20]
 80062d6:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 80062d8:	68fb      	ldr	r3, [r7, #12]
 80062da:	2201      	movs	r2, #1
 80062dc:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80062e0:	68fb      	ldr	r3, [r7, #12]
 80062e2:	2200      	movs	r2, #0
 80062e4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80062e8:	68fb      	ldr	r3, [r7, #12]
 80062ea:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80062ec:	2b00      	cmp	r3, #0
 80062ee:	d001      	beq.n	80062f4 <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 80062f0:	2301      	movs	r3, #1
 80062f2:	e000      	b.n	80062f6 <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 80062f4:	2300      	movs	r3, #0
  }
}
 80062f6:	4618      	mov	r0, r3
 80062f8:	3720      	adds	r7, #32
 80062fa:	46bd      	mov	sp, r7
 80062fc:	bd80      	pop	{r7, pc}

080062fe <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 80062fe:	b580      	push	{r7, lr}
 8006300:	b08a      	sub	sp, #40	@ 0x28
 8006302:	af00      	add	r7, sp, #0
 8006304:	60f8      	str	r0, [r7, #12]
 8006306:	60b9      	str	r1, [r7, #8]
 8006308:	607a      	str	r2, [r7, #4]
 800630a:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800630c:	2301      	movs	r3, #1
 800630e:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006310:	f7fc fbe4 	bl	8002adc <HAL_GetTick>
 8006314:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8006316:	68fb      	ldr	r3, [r7, #12]
 8006318:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800631c:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 800631e:	68fb      	ldr	r3, [r7, #12]
 8006320:	685b      	ldr	r3, [r3, #4]
 8006322:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8006324:	887b      	ldrh	r3, [r7, #2]
 8006326:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8006328:	7ffb      	ldrb	r3, [r7, #31]
 800632a:	2b01      	cmp	r3, #1
 800632c:	d00c      	beq.n	8006348 <HAL_SPI_TransmitReceive+0x4a>
 800632e:	69bb      	ldr	r3, [r7, #24]
 8006330:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006334:	d106      	bne.n	8006344 <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8006336:	68fb      	ldr	r3, [r7, #12]
 8006338:	689b      	ldr	r3, [r3, #8]
 800633a:	2b00      	cmp	r3, #0
 800633c:	d102      	bne.n	8006344 <HAL_SPI_TransmitReceive+0x46>
 800633e:	7ffb      	ldrb	r3, [r7, #31]
 8006340:	2b04      	cmp	r3, #4
 8006342:	d001      	beq.n	8006348 <HAL_SPI_TransmitReceive+0x4a>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8006344:	2302      	movs	r3, #2
 8006346:	e17f      	b.n	8006648 <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8006348:	68bb      	ldr	r3, [r7, #8]
 800634a:	2b00      	cmp	r3, #0
 800634c:	d005      	beq.n	800635a <HAL_SPI_TransmitReceive+0x5c>
 800634e:	687b      	ldr	r3, [r7, #4]
 8006350:	2b00      	cmp	r3, #0
 8006352:	d002      	beq.n	800635a <HAL_SPI_TransmitReceive+0x5c>
 8006354:	887b      	ldrh	r3, [r7, #2]
 8006356:	2b00      	cmp	r3, #0
 8006358:	d101      	bne.n	800635e <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 800635a:	2301      	movs	r3, #1
 800635c:	e174      	b.n	8006648 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800635e:	68fb      	ldr	r3, [r7, #12]
 8006360:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8006364:	2b01      	cmp	r3, #1
 8006366:	d101      	bne.n	800636c <HAL_SPI_TransmitReceive+0x6e>
 8006368:	2302      	movs	r3, #2
 800636a:	e16d      	b.n	8006648 <HAL_SPI_TransmitReceive+0x34a>
 800636c:	68fb      	ldr	r3, [r7, #12]
 800636e:	2201      	movs	r2, #1
 8006370:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8006374:	68fb      	ldr	r3, [r7, #12]
 8006376:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800637a:	b2db      	uxtb	r3, r3
 800637c:	2b04      	cmp	r3, #4
 800637e:	d003      	beq.n	8006388 <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8006380:	68fb      	ldr	r3, [r7, #12]
 8006382:	2205      	movs	r2, #5
 8006384:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006388:	68fb      	ldr	r3, [r7, #12]
 800638a:	2200      	movs	r2, #0
 800638c:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800638e:	68fb      	ldr	r3, [r7, #12]
 8006390:	687a      	ldr	r2, [r7, #4]
 8006392:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 8006394:	68fb      	ldr	r3, [r7, #12]
 8006396:	887a      	ldrh	r2, [r7, #2]
 8006398:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 800639a:	68fb      	ldr	r3, [r7, #12]
 800639c:	887a      	ldrh	r2, [r7, #2]
 800639e:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 80063a0:	68fb      	ldr	r3, [r7, #12]
 80063a2:	68ba      	ldr	r2, [r7, #8]
 80063a4:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 80063a6:	68fb      	ldr	r3, [r7, #12]
 80063a8:	887a      	ldrh	r2, [r7, #2]
 80063aa:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 80063ac:	68fb      	ldr	r3, [r7, #12]
 80063ae:	887a      	ldrh	r2, [r7, #2]
 80063b0:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80063b2:	68fb      	ldr	r3, [r7, #12]
 80063b4:	2200      	movs	r2, #0
 80063b6:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 80063b8:	68fb      	ldr	r3, [r7, #12]
 80063ba:	2200      	movs	r2, #0
 80063bc:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80063be:	68fb      	ldr	r3, [r7, #12]
 80063c0:	681b      	ldr	r3, [r3, #0]
 80063c2:	681b      	ldr	r3, [r3, #0]
 80063c4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80063c8:	2b40      	cmp	r3, #64	@ 0x40
 80063ca:	d007      	beq.n	80063dc <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80063cc:	68fb      	ldr	r3, [r7, #12]
 80063ce:	681b      	ldr	r3, [r3, #0]
 80063d0:	681a      	ldr	r2, [r3, #0]
 80063d2:	68fb      	ldr	r3, [r7, #12]
 80063d4:	681b      	ldr	r3, [r3, #0]
 80063d6:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80063da:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80063dc:	68fb      	ldr	r3, [r7, #12]
 80063de:	68db      	ldr	r3, [r3, #12]
 80063e0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80063e4:	d17e      	bne.n	80064e4 <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80063e6:	68fb      	ldr	r3, [r7, #12]
 80063e8:	685b      	ldr	r3, [r3, #4]
 80063ea:	2b00      	cmp	r3, #0
 80063ec:	d002      	beq.n	80063f4 <HAL_SPI_TransmitReceive+0xf6>
 80063ee:	8afb      	ldrh	r3, [r7, #22]
 80063f0:	2b01      	cmp	r3, #1
 80063f2:	d16c      	bne.n	80064ce <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80063f4:	68fb      	ldr	r3, [r7, #12]
 80063f6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80063f8:	881a      	ldrh	r2, [r3, #0]
 80063fa:	68fb      	ldr	r3, [r7, #12]
 80063fc:	681b      	ldr	r3, [r3, #0]
 80063fe:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8006400:	68fb      	ldr	r3, [r7, #12]
 8006402:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006404:	1c9a      	adds	r2, r3, #2
 8006406:	68fb      	ldr	r3, [r7, #12]
 8006408:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800640a:	68fb      	ldr	r3, [r7, #12]
 800640c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800640e:	b29b      	uxth	r3, r3
 8006410:	3b01      	subs	r3, #1
 8006412:	b29a      	uxth	r2, r3
 8006414:	68fb      	ldr	r3, [r7, #12]
 8006416:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006418:	e059      	b.n	80064ce <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800641a:	68fb      	ldr	r3, [r7, #12]
 800641c:	681b      	ldr	r3, [r3, #0]
 800641e:	689b      	ldr	r3, [r3, #8]
 8006420:	f003 0302 	and.w	r3, r3, #2
 8006424:	2b02      	cmp	r3, #2
 8006426:	d11b      	bne.n	8006460 <HAL_SPI_TransmitReceive+0x162>
 8006428:	68fb      	ldr	r3, [r7, #12]
 800642a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800642c:	b29b      	uxth	r3, r3
 800642e:	2b00      	cmp	r3, #0
 8006430:	d016      	beq.n	8006460 <HAL_SPI_TransmitReceive+0x162>
 8006432:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006434:	2b01      	cmp	r3, #1
 8006436:	d113      	bne.n	8006460 <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8006438:	68fb      	ldr	r3, [r7, #12]
 800643a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800643c:	881a      	ldrh	r2, [r3, #0]
 800643e:	68fb      	ldr	r3, [r7, #12]
 8006440:	681b      	ldr	r3, [r3, #0]
 8006442:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006444:	68fb      	ldr	r3, [r7, #12]
 8006446:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006448:	1c9a      	adds	r2, r3, #2
 800644a:	68fb      	ldr	r3, [r7, #12]
 800644c:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800644e:	68fb      	ldr	r3, [r7, #12]
 8006450:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006452:	b29b      	uxth	r3, r3
 8006454:	3b01      	subs	r3, #1
 8006456:	b29a      	uxth	r2, r3
 8006458:	68fb      	ldr	r3, [r7, #12]
 800645a:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800645c:	2300      	movs	r3, #0
 800645e:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8006460:	68fb      	ldr	r3, [r7, #12]
 8006462:	681b      	ldr	r3, [r3, #0]
 8006464:	689b      	ldr	r3, [r3, #8]
 8006466:	f003 0301 	and.w	r3, r3, #1
 800646a:	2b01      	cmp	r3, #1
 800646c:	d119      	bne.n	80064a2 <HAL_SPI_TransmitReceive+0x1a4>
 800646e:	68fb      	ldr	r3, [r7, #12]
 8006470:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006472:	b29b      	uxth	r3, r3
 8006474:	2b00      	cmp	r3, #0
 8006476:	d014      	beq.n	80064a2 <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8006478:	68fb      	ldr	r3, [r7, #12]
 800647a:	681b      	ldr	r3, [r3, #0]
 800647c:	68da      	ldr	r2, [r3, #12]
 800647e:	68fb      	ldr	r3, [r7, #12]
 8006480:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006482:	b292      	uxth	r2, r2
 8006484:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8006486:	68fb      	ldr	r3, [r7, #12]
 8006488:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800648a:	1c9a      	adds	r2, r3, #2
 800648c:	68fb      	ldr	r3, [r7, #12]
 800648e:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8006490:	68fb      	ldr	r3, [r7, #12]
 8006492:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006494:	b29b      	uxth	r3, r3
 8006496:	3b01      	subs	r3, #1
 8006498:	b29a      	uxth	r2, r3
 800649a:	68fb      	ldr	r3, [r7, #12]
 800649c:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800649e:	2301      	movs	r3, #1
 80064a0:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80064a2:	f7fc fb1b 	bl	8002adc <HAL_GetTick>
 80064a6:	4602      	mov	r2, r0
 80064a8:	6a3b      	ldr	r3, [r7, #32]
 80064aa:	1ad3      	subs	r3, r2, r3
 80064ac:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80064ae:	429a      	cmp	r2, r3
 80064b0:	d80d      	bhi.n	80064ce <HAL_SPI_TransmitReceive+0x1d0>
 80064b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80064b4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80064b8:	d009      	beq.n	80064ce <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 80064ba:	68fb      	ldr	r3, [r7, #12]
 80064bc:	2201      	movs	r2, #1
 80064be:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 80064c2:	68fb      	ldr	r3, [r7, #12]
 80064c4:	2200      	movs	r2, #0
 80064c6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 80064ca:	2303      	movs	r3, #3
 80064cc:	e0bc      	b.n	8006648 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80064ce:	68fb      	ldr	r3, [r7, #12]
 80064d0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80064d2:	b29b      	uxth	r3, r3
 80064d4:	2b00      	cmp	r3, #0
 80064d6:	d1a0      	bne.n	800641a <HAL_SPI_TransmitReceive+0x11c>
 80064d8:	68fb      	ldr	r3, [r7, #12]
 80064da:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80064dc:	b29b      	uxth	r3, r3
 80064de:	2b00      	cmp	r3, #0
 80064e0:	d19b      	bne.n	800641a <HAL_SPI_TransmitReceive+0x11c>
 80064e2:	e082      	b.n	80065ea <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80064e4:	68fb      	ldr	r3, [r7, #12]
 80064e6:	685b      	ldr	r3, [r3, #4]
 80064e8:	2b00      	cmp	r3, #0
 80064ea:	d002      	beq.n	80064f2 <HAL_SPI_TransmitReceive+0x1f4>
 80064ec:	8afb      	ldrh	r3, [r7, #22]
 80064ee:	2b01      	cmp	r3, #1
 80064f0:	d171      	bne.n	80065d6 <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80064f2:	68fb      	ldr	r3, [r7, #12]
 80064f4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80064f6:	68fb      	ldr	r3, [r7, #12]
 80064f8:	681b      	ldr	r3, [r3, #0]
 80064fa:	330c      	adds	r3, #12
 80064fc:	7812      	ldrb	r2, [r2, #0]
 80064fe:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8006500:	68fb      	ldr	r3, [r7, #12]
 8006502:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006504:	1c5a      	adds	r2, r3, #1
 8006506:	68fb      	ldr	r3, [r7, #12]
 8006508:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800650a:	68fb      	ldr	r3, [r7, #12]
 800650c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800650e:	b29b      	uxth	r3, r3
 8006510:	3b01      	subs	r3, #1
 8006512:	b29a      	uxth	r2, r3
 8006514:	68fb      	ldr	r3, [r7, #12]
 8006516:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006518:	e05d      	b.n	80065d6 <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800651a:	68fb      	ldr	r3, [r7, #12]
 800651c:	681b      	ldr	r3, [r3, #0]
 800651e:	689b      	ldr	r3, [r3, #8]
 8006520:	f003 0302 	and.w	r3, r3, #2
 8006524:	2b02      	cmp	r3, #2
 8006526:	d11c      	bne.n	8006562 <HAL_SPI_TransmitReceive+0x264>
 8006528:	68fb      	ldr	r3, [r7, #12]
 800652a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800652c:	b29b      	uxth	r3, r3
 800652e:	2b00      	cmp	r3, #0
 8006530:	d017      	beq.n	8006562 <HAL_SPI_TransmitReceive+0x264>
 8006532:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006534:	2b01      	cmp	r3, #1
 8006536:	d114      	bne.n	8006562 <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8006538:	68fb      	ldr	r3, [r7, #12]
 800653a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800653c:	68fb      	ldr	r3, [r7, #12]
 800653e:	681b      	ldr	r3, [r3, #0]
 8006540:	330c      	adds	r3, #12
 8006542:	7812      	ldrb	r2, [r2, #0]
 8006544:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8006546:	68fb      	ldr	r3, [r7, #12]
 8006548:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800654a:	1c5a      	adds	r2, r3, #1
 800654c:	68fb      	ldr	r3, [r7, #12]
 800654e:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8006550:	68fb      	ldr	r3, [r7, #12]
 8006552:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006554:	b29b      	uxth	r3, r3
 8006556:	3b01      	subs	r3, #1
 8006558:	b29a      	uxth	r2, r3
 800655a:	68fb      	ldr	r3, [r7, #12]
 800655c:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800655e:	2300      	movs	r3, #0
 8006560:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8006562:	68fb      	ldr	r3, [r7, #12]
 8006564:	681b      	ldr	r3, [r3, #0]
 8006566:	689b      	ldr	r3, [r3, #8]
 8006568:	f003 0301 	and.w	r3, r3, #1
 800656c:	2b01      	cmp	r3, #1
 800656e:	d119      	bne.n	80065a4 <HAL_SPI_TransmitReceive+0x2a6>
 8006570:	68fb      	ldr	r3, [r7, #12]
 8006572:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006574:	b29b      	uxth	r3, r3
 8006576:	2b00      	cmp	r3, #0
 8006578:	d014      	beq.n	80065a4 <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 800657a:	68fb      	ldr	r3, [r7, #12]
 800657c:	681b      	ldr	r3, [r3, #0]
 800657e:	68da      	ldr	r2, [r3, #12]
 8006580:	68fb      	ldr	r3, [r7, #12]
 8006582:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006584:	b2d2      	uxtb	r2, r2
 8006586:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8006588:	68fb      	ldr	r3, [r7, #12]
 800658a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800658c:	1c5a      	adds	r2, r3, #1
 800658e:	68fb      	ldr	r3, [r7, #12]
 8006590:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8006592:	68fb      	ldr	r3, [r7, #12]
 8006594:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006596:	b29b      	uxth	r3, r3
 8006598:	3b01      	subs	r3, #1
 800659a:	b29a      	uxth	r2, r3
 800659c:	68fb      	ldr	r3, [r7, #12]
 800659e:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80065a0:	2301      	movs	r3, #1
 80065a2:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80065a4:	f7fc fa9a 	bl	8002adc <HAL_GetTick>
 80065a8:	4602      	mov	r2, r0
 80065aa:	6a3b      	ldr	r3, [r7, #32]
 80065ac:	1ad3      	subs	r3, r2, r3
 80065ae:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80065b0:	429a      	cmp	r2, r3
 80065b2:	d803      	bhi.n	80065bc <HAL_SPI_TransmitReceive+0x2be>
 80065b4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80065b6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80065ba:	d102      	bne.n	80065c2 <HAL_SPI_TransmitReceive+0x2c4>
 80065bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80065be:	2b00      	cmp	r3, #0
 80065c0:	d109      	bne.n	80065d6 <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 80065c2:	68fb      	ldr	r3, [r7, #12]
 80065c4:	2201      	movs	r2, #1
 80065c6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 80065ca:	68fb      	ldr	r3, [r7, #12]
 80065cc:	2200      	movs	r2, #0
 80065ce:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 80065d2:	2303      	movs	r3, #3
 80065d4:	e038      	b.n	8006648 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80065d6:	68fb      	ldr	r3, [r7, #12]
 80065d8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80065da:	b29b      	uxth	r3, r3
 80065dc:	2b00      	cmp	r3, #0
 80065de:	d19c      	bne.n	800651a <HAL_SPI_TransmitReceive+0x21c>
 80065e0:	68fb      	ldr	r3, [r7, #12]
 80065e2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80065e4:	b29b      	uxth	r3, r3
 80065e6:	2b00      	cmp	r3, #0
 80065e8:	d197      	bne.n	800651a <HAL_SPI_TransmitReceive+0x21c>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80065ea:	6a3a      	ldr	r2, [r7, #32]
 80065ec:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80065ee:	68f8      	ldr	r0, [r7, #12]
 80065f0:	f000 f8b6 	bl	8006760 <SPI_EndRxTxTransaction>
 80065f4:	4603      	mov	r3, r0
 80065f6:	2b00      	cmp	r3, #0
 80065f8:	d008      	beq.n	800660c <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80065fa:	68fb      	ldr	r3, [r7, #12]
 80065fc:	2220      	movs	r2, #32
 80065fe:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 8006600:	68fb      	ldr	r3, [r7, #12]
 8006602:	2200      	movs	r2, #0
 8006604:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 8006608:	2301      	movs	r3, #1
 800660a:	e01d      	b.n	8006648 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800660c:	68fb      	ldr	r3, [r7, #12]
 800660e:	689b      	ldr	r3, [r3, #8]
 8006610:	2b00      	cmp	r3, #0
 8006612:	d10a      	bne.n	800662a <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006614:	2300      	movs	r3, #0
 8006616:	613b      	str	r3, [r7, #16]
 8006618:	68fb      	ldr	r3, [r7, #12]
 800661a:	681b      	ldr	r3, [r3, #0]
 800661c:	68db      	ldr	r3, [r3, #12]
 800661e:	613b      	str	r3, [r7, #16]
 8006620:	68fb      	ldr	r3, [r7, #12]
 8006622:	681b      	ldr	r3, [r3, #0]
 8006624:	689b      	ldr	r3, [r3, #8]
 8006626:	613b      	str	r3, [r7, #16]
 8006628:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 800662a:	68fb      	ldr	r3, [r7, #12]
 800662c:	2201      	movs	r2, #1
 800662e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8006632:	68fb      	ldr	r3, [r7, #12]
 8006634:	2200      	movs	r2, #0
 8006636:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800663a:	68fb      	ldr	r3, [r7, #12]
 800663c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800663e:	2b00      	cmp	r3, #0
 8006640:	d001      	beq.n	8006646 <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 8006642:	2301      	movs	r3, #1
 8006644:	e000      	b.n	8006648 <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 8006646:	2300      	movs	r3, #0
  }
}
 8006648:	4618      	mov	r0, r3
 800664a:	3728      	adds	r7, #40	@ 0x28
 800664c:	46bd      	mov	sp, r7
 800664e:	bd80      	pop	{r7, pc}

08006650 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8006650:	b580      	push	{r7, lr}
 8006652:	b088      	sub	sp, #32
 8006654:	af00      	add	r7, sp, #0
 8006656:	60f8      	str	r0, [r7, #12]
 8006658:	60b9      	str	r1, [r7, #8]
 800665a:	603b      	str	r3, [r7, #0]
 800665c:	4613      	mov	r3, r2
 800665e:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8006660:	f7fc fa3c 	bl	8002adc <HAL_GetTick>
 8006664:	4602      	mov	r2, r0
 8006666:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006668:	1a9b      	subs	r3, r3, r2
 800666a:	683a      	ldr	r2, [r7, #0]
 800666c:	4413      	add	r3, r2
 800666e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8006670:	f7fc fa34 	bl	8002adc <HAL_GetTick>
 8006674:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8006676:	4b39      	ldr	r3, [pc, #228]	@ (800675c <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8006678:	681b      	ldr	r3, [r3, #0]
 800667a:	015b      	lsls	r3, r3, #5
 800667c:	0d1b      	lsrs	r3, r3, #20
 800667e:	69fa      	ldr	r2, [r7, #28]
 8006680:	fb02 f303 	mul.w	r3, r2, r3
 8006684:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006686:	e055      	b.n	8006734 <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 8006688:	683b      	ldr	r3, [r7, #0]
 800668a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800668e:	d051      	beq.n	8006734 <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8006690:	f7fc fa24 	bl	8002adc <HAL_GetTick>
 8006694:	4602      	mov	r2, r0
 8006696:	69bb      	ldr	r3, [r7, #24]
 8006698:	1ad3      	subs	r3, r2, r3
 800669a:	69fa      	ldr	r2, [r7, #28]
 800669c:	429a      	cmp	r2, r3
 800669e:	d902      	bls.n	80066a6 <SPI_WaitFlagStateUntilTimeout+0x56>
 80066a0:	69fb      	ldr	r3, [r7, #28]
 80066a2:	2b00      	cmp	r3, #0
 80066a4:	d13d      	bne.n	8006722 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80066a6:	68fb      	ldr	r3, [r7, #12]
 80066a8:	681b      	ldr	r3, [r3, #0]
 80066aa:	685a      	ldr	r2, [r3, #4]
 80066ac:	68fb      	ldr	r3, [r7, #12]
 80066ae:	681b      	ldr	r3, [r3, #0]
 80066b0:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80066b4:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80066b6:	68fb      	ldr	r3, [r7, #12]
 80066b8:	685b      	ldr	r3, [r3, #4]
 80066ba:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80066be:	d111      	bne.n	80066e4 <SPI_WaitFlagStateUntilTimeout+0x94>
 80066c0:	68fb      	ldr	r3, [r7, #12]
 80066c2:	689b      	ldr	r3, [r3, #8]
 80066c4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80066c8:	d004      	beq.n	80066d4 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80066ca:	68fb      	ldr	r3, [r7, #12]
 80066cc:	689b      	ldr	r3, [r3, #8]
 80066ce:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80066d2:	d107      	bne.n	80066e4 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80066d4:	68fb      	ldr	r3, [r7, #12]
 80066d6:	681b      	ldr	r3, [r3, #0]
 80066d8:	681a      	ldr	r2, [r3, #0]
 80066da:	68fb      	ldr	r3, [r7, #12]
 80066dc:	681b      	ldr	r3, [r3, #0]
 80066de:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80066e2:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80066e4:	68fb      	ldr	r3, [r7, #12]
 80066e6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80066e8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80066ec:	d10f      	bne.n	800670e <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80066ee:	68fb      	ldr	r3, [r7, #12]
 80066f0:	681b      	ldr	r3, [r3, #0]
 80066f2:	681a      	ldr	r2, [r3, #0]
 80066f4:	68fb      	ldr	r3, [r7, #12]
 80066f6:	681b      	ldr	r3, [r3, #0]
 80066f8:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80066fc:	601a      	str	r2, [r3, #0]
 80066fe:	68fb      	ldr	r3, [r7, #12]
 8006700:	681b      	ldr	r3, [r3, #0]
 8006702:	681a      	ldr	r2, [r3, #0]
 8006704:	68fb      	ldr	r3, [r7, #12]
 8006706:	681b      	ldr	r3, [r3, #0]
 8006708:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800670c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800670e:	68fb      	ldr	r3, [r7, #12]
 8006710:	2201      	movs	r2, #1
 8006712:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8006716:	68fb      	ldr	r3, [r7, #12]
 8006718:	2200      	movs	r2, #0
 800671a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 800671e:	2303      	movs	r3, #3
 8006720:	e018      	b.n	8006754 <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8006722:	697b      	ldr	r3, [r7, #20]
 8006724:	2b00      	cmp	r3, #0
 8006726:	d102      	bne.n	800672e <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 8006728:	2300      	movs	r3, #0
 800672a:	61fb      	str	r3, [r7, #28]
 800672c:	e002      	b.n	8006734 <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 800672e:	697b      	ldr	r3, [r7, #20]
 8006730:	3b01      	subs	r3, #1
 8006732:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006734:	68fb      	ldr	r3, [r7, #12]
 8006736:	681b      	ldr	r3, [r3, #0]
 8006738:	689a      	ldr	r2, [r3, #8]
 800673a:	68bb      	ldr	r3, [r7, #8]
 800673c:	4013      	ands	r3, r2
 800673e:	68ba      	ldr	r2, [r7, #8]
 8006740:	429a      	cmp	r2, r3
 8006742:	bf0c      	ite	eq
 8006744:	2301      	moveq	r3, #1
 8006746:	2300      	movne	r3, #0
 8006748:	b2db      	uxtb	r3, r3
 800674a:	461a      	mov	r2, r3
 800674c:	79fb      	ldrb	r3, [r7, #7]
 800674e:	429a      	cmp	r2, r3
 8006750:	d19a      	bne.n	8006688 <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 8006752:	2300      	movs	r3, #0
}
 8006754:	4618      	mov	r0, r3
 8006756:	3720      	adds	r7, #32
 8006758:	46bd      	mov	sp, r7
 800675a:	bd80      	pop	{r7, pc}
 800675c:	20000004 	.word	0x20000004

08006760 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8006760:	b580      	push	{r7, lr}
 8006762:	b088      	sub	sp, #32
 8006764:	af02      	add	r7, sp, #8
 8006766:	60f8      	str	r0, [r7, #12]
 8006768:	60b9      	str	r1, [r7, #8]
 800676a:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 800676c:	687b      	ldr	r3, [r7, #4]
 800676e:	9300      	str	r3, [sp, #0]
 8006770:	68bb      	ldr	r3, [r7, #8]
 8006772:	2201      	movs	r2, #1
 8006774:	2102      	movs	r1, #2
 8006776:	68f8      	ldr	r0, [r7, #12]
 8006778:	f7ff ff6a 	bl	8006650 <SPI_WaitFlagStateUntilTimeout>
 800677c:	4603      	mov	r3, r0
 800677e:	2b00      	cmp	r3, #0
 8006780:	d007      	beq.n	8006792 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006782:	68fb      	ldr	r3, [r7, #12]
 8006784:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006786:	f043 0220 	orr.w	r2, r3, #32
 800678a:	68fb      	ldr	r3, [r7, #12]
 800678c:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 800678e:	2303      	movs	r3, #3
 8006790:	e032      	b.n	80067f8 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8006792:	4b1b      	ldr	r3, [pc, #108]	@ (8006800 <SPI_EndRxTxTransaction+0xa0>)
 8006794:	681b      	ldr	r3, [r3, #0]
 8006796:	4a1b      	ldr	r2, [pc, #108]	@ (8006804 <SPI_EndRxTxTransaction+0xa4>)
 8006798:	fba2 2303 	umull	r2, r3, r2, r3
 800679c:	0d5b      	lsrs	r3, r3, #21
 800679e:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80067a2:	fb02 f303 	mul.w	r3, r2, r3
 80067a6:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80067a8:	68fb      	ldr	r3, [r7, #12]
 80067aa:	685b      	ldr	r3, [r3, #4]
 80067ac:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80067b0:	d112      	bne.n	80067d8 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80067b2:	687b      	ldr	r3, [r7, #4]
 80067b4:	9300      	str	r3, [sp, #0]
 80067b6:	68bb      	ldr	r3, [r7, #8]
 80067b8:	2200      	movs	r2, #0
 80067ba:	2180      	movs	r1, #128	@ 0x80
 80067bc:	68f8      	ldr	r0, [r7, #12]
 80067be:	f7ff ff47 	bl	8006650 <SPI_WaitFlagStateUntilTimeout>
 80067c2:	4603      	mov	r3, r0
 80067c4:	2b00      	cmp	r3, #0
 80067c6:	d016      	beq.n	80067f6 <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80067c8:	68fb      	ldr	r3, [r7, #12]
 80067ca:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80067cc:	f043 0220 	orr.w	r2, r3, #32
 80067d0:	68fb      	ldr	r3, [r7, #12]
 80067d2:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 80067d4:	2303      	movs	r3, #3
 80067d6:	e00f      	b.n	80067f8 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 80067d8:	697b      	ldr	r3, [r7, #20]
 80067da:	2b00      	cmp	r3, #0
 80067dc:	d00a      	beq.n	80067f4 <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 80067de:	697b      	ldr	r3, [r7, #20]
 80067e0:	3b01      	subs	r3, #1
 80067e2:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 80067e4:	68fb      	ldr	r3, [r7, #12]
 80067e6:	681b      	ldr	r3, [r3, #0]
 80067e8:	689b      	ldr	r3, [r3, #8]
 80067ea:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80067ee:	2b80      	cmp	r3, #128	@ 0x80
 80067f0:	d0f2      	beq.n	80067d8 <SPI_EndRxTxTransaction+0x78>
 80067f2:	e000      	b.n	80067f6 <SPI_EndRxTxTransaction+0x96>
        break;
 80067f4:	bf00      	nop
  }

  return HAL_OK;
 80067f6:	2300      	movs	r3, #0
}
 80067f8:	4618      	mov	r0, r3
 80067fa:	3718      	adds	r7, #24
 80067fc:	46bd      	mov	sp, r7
 80067fe:	bd80      	pop	{r7, pc}
 8006800:	20000004 	.word	0x20000004
 8006804:	165e9f81 	.word	0x165e9f81

08006808 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006808:	b580      	push	{r7, lr}
 800680a:	b082      	sub	sp, #8
 800680c:	af00      	add	r7, sp, #0
 800680e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006810:	687b      	ldr	r3, [r7, #4]
 8006812:	2b00      	cmp	r3, #0
 8006814:	d101      	bne.n	800681a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006816:	2301      	movs	r3, #1
 8006818:	e042      	b.n	80068a0 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800681a:	687b      	ldr	r3, [r7, #4]
 800681c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006820:	b2db      	uxtb	r3, r3
 8006822:	2b00      	cmp	r3, #0
 8006824:	d106      	bne.n	8006834 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006826:	687b      	ldr	r3, [r7, #4]
 8006828:	2200      	movs	r2, #0
 800682a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800682e:	6878      	ldr	r0, [r7, #4]
 8006830:	f7fc f848 	bl	80028c4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006834:	687b      	ldr	r3, [r7, #4]
 8006836:	2224      	movs	r2, #36	@ 0x24
 8006838:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800683c:	687b      	ldr	r3, [r7, #4]
 800683e:	681b      	ldr	r3, [r3, #0]
 8006840:	68da      	ldr	r2, [r3, #12]
 8006842:	687b      	ldr	r3, [r7, #4]
 8006844:	681b      	ldr	r3, [r3, #0]
 8006846:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800684a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800684c:	6878      	ldr	r0, [r7, #4]
 800684e:	f000 fa09 	bl	8006c64 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006852:	687b      	ldr	r3, [r7, #4]
 8006854:	681b      	ldr	r3, [r3, #0]
 8006856:	691a      	ldr	r2, [r3, #16]
 8006858:	687b      	ldr	r3, [r7, #4]
 800685a:	681b      	ldr	r3, [r3, #0]
 800685c:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8006860:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006862:	687b      	ldr	r3, [r7, #4]
 8006864:	681b      	ldr	r3, [r3, #0]
 8006866:	695a      	ldr	r2, [r3, #20]
 8006868:	687b      	ldr	r3, [r7, #4]
 800686a:	681b      	ldr	r3, [r3, #0]
 800686c:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8006870:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8006872:	687b      	ldr	r3, [r7, #4]
 8006874:	681b      	ldr	r3, [r3, #0]
 8006876:	68da      	ldr	r2, [r3, #12]
 8006878:	687b      	ldr	r3, [r7, #4]
 800687a:	681b      	ldr	r3, [r3, #0]
 800687c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8006880:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006882:	687b      	ldr	r3, [r7, #4]
 8006884:	2200      	movs	r2, #0
 8006886:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8006888:	687b      	ldr	r3, [r7, #4]
 800688a:	2220      	movs	r2, #32
 800688c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8006890:	687b      	ldr	r3, [r7, #4]
 8006892:	2220      	movs	r2, #32
 8006894:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006898:	687b      	ldr	r3, [r7, #4]
 800689a:	2200      	movs	r2, #0
 800689c:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800689e:	2300      	movs	r3, #0
}
 80068a0:	4618      	mov	r0, r3
 80068a2:	3708      	adds	r7, #8
 80068a4:	46bd      	mov	sp, r7
 80068a6:	bd80      	pop	{r7, pc}

080068a8 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80068a8:	b580      	push	{r7, lr}
 80068aa:	b08a      	sub	sp, #40	@ 0x28
 80068ac:	af02      	add	r7, sp, #8
 80068ae:	60f8      	str	r0, [r7, #12]
 80068b0:	60b9      	str	r1, [r7, #8]
 80068b2:	603b      	str	r3, [r7, #0]
 80068b4:	4613      	mov	r3, r2
 80068b6:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80068b8:	2300      	movs	r3, #0
 80068ba:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80068bc:	68fb      	ldr	r3, [r7, #12]
 80068be:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80068c2:	b2db      	uxtb	r3, r3
 80068c4:	2b20      	cmp	r3, #32
 80068c6:	d175      	bne.n	80069b4 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 80068c8:	68bb      	ldr	r3, [r7, #8]
 80068ca:	2b00      	cmp	r3, #0
 80068cc:	d002      	beq.n	80068d4 <HAL_UART_Transmit+0x2c>
 80068ce:	88fb      	ldrh	r3, [r7, #6]
 80068d0:	2b00      	cmp	r3, #0
 80068d2:	d101      	bne.n	80068d8 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80068d4:	2301      	movs	r3, #1
 80068d6:	e06e      	b.n	80069b6 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80068d8:	68fb      	ldr	r3, [r7, #12]
 80068da:	2200      	movs	r2, #0
 80068dc:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80068de:	68fb      	ldr	r3, [r7, #12]
 80068e0:	2221      	movs	r2, #33	@ 0x21
 80068e2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80068e6:	f7fc f8f9 	bl	8002adc <HAL_GetTick>
 80068ea:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80068ec:	68fb      	ldr	r3, [r7, #12]
 80068ee:	88fa      	ldrh	r2, [r7, #6]
 80068f0:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 80068f2:	68fb      	ldr	r3, [r7, #12]
 80068f4:	88fa      	ldrh	r2, [r7, #6]
 80068f6:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80068f8:	68fb      	ldr	r3, [r7, #12]
 80068fa:	689b      	ldr	r3, [r3, #8]
 80068fc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006900:	d108      	bne.n	8006914 <HAL_UART_Transmit+0x6c>
 8006902:	68fb      	ldr	r3, [r7, #12]
 8006904:	691b      	ldr	r3, [r3, #16]
 8006906:	2b00      	cmp	r3, #0
 8006908:	d104      	bne.n	8006914 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800690a:	2300      	movs	r3, #0
 800690c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800690e:	68bb      	ldr	r3, [r7, #8]
 8006910:	61bb      	str	r3, [r7, #24]
 8006912:	e003      	b.n	800691c <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8006914:	68bb      	ldr	r3, [r7, #8]
 8006916:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006918:	2300      	movs	r3, #0
 800691a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800691c:	e02e      	b.n	800697c <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800691e:	683b      	ldr	r3, [r7, #0]
 8006920:	9300      	str	r3, [sp, #0]
 8006922:	697b      	ldr	r3, [r7, #20]
 8006924:	2200      	movs	r2, #0
 8006926:	2180      	movs	r1, #128	@ 0x80
 8006928:	68f8      	ldr	r0, [r7, #12]
 800692a:	f000 f8df 	bl	8006aec <UART_WaitOnFlagUntilTimeout>
 800692e:	4603      	mov	r3, r0
 8006930:	2b00      	cmp	r3, #0
 8006932:	d005      	beq.n	8006940 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8006934:	68fb      	ldr	r3, [r7, #12]
 8006936:	2220      	movs	r2, #32
 8006938:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 800693c:	2303      	movs	r3, #3
 800693e:	e03a      	b.n	80069b6 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8006940:	69fb      	ldr	r3, [r7, #28]
 8006942:	2b00      	cmp	r3, #0
 8006944:	d10b      	bne.n	800695e <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8006946:	69bb      	ldr	r3, [r7, #24]
 8006948:	881b      	ldrh	r3, [r3, #0]
 800694a:	461a      	mov	r2, r3
 800694c:	68fb      	ldr	r3, [r7, #12]
 800694e:	681b      	ldr	r3, [r3, #0]
 8006950:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006954:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8006956:	69bb      	ldr	r3, [r7, #24]
 8006958:	3302      	adds	r3, #2
 800695a:	61bb      	str	r3, [r7, #24]
 800695c:	e007      	b.n	800696e <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800695e:	69fb      	ldr	r3, [r7, #28]
 8006960:	781a      	ldrb	r2, [r3, #0]
 8006962:	68fb      	ldr	r3, [r7, #12]
 8006964:	681b      	ldr	r3, [r3, #0]
 8006966:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8006968:	69fb      	ldr	r3, [r7, #28]
 800696a:	3301      	adds	r3, #1
 800696c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800696e:	68fb      	ldr	r3, [r7, #12]
 8006970:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8006972:	b29b      	uxth	r3, r3
 8006974:	3b01      	subs	r3, #1
 8006976:	b29a      	uxth	r2, r3
 8006978:	68fb      	ldr	r3, [r7, #12]
 800697a:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 800697c:	68fb      	ldr	r3, [r7, #12]
 800697e:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8006980:	b29b      	uxth	r3, r3
 8006982:	2b00      	cmp	r3, #0
 8006984:	d1cb      	bne.n	800691e <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006986:	683b      	ldr	r3, [r7, #0]
 8006988:	9300      	str	r3, [sp, #0]
 800698a:	697b      	ldr	r3, [r7, #20]
 800698c:	2200      	movs	r2, #0
 800698e:	2140      	movs	r1, #64	@ 0x40
 8006990:	68f8      	ldr	r0, [r7, #12]
 8006992:	f000 f8ab 	bl	8006aec <UART_WaitOnFlagUntilTimeout>
 8006996:	4603      	mov	r3, r0
 8006998:	2b00      	cmp	r3, #0
 800699a:	d005      	beq.n	80069a8 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 800699c:	68fb      	ldr	r3, [r7, #12]
 800699e:	2220      	movs	r2, #32
 80069a0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 80069a4:	2303      	movs	r3, #3
 80069a6:	e006      	b.n	80069b6 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80069a8:	68fb      	ldr	r3, [r7, #12]
 80069aa:	2220      	movs	r2, #32
 80069ac:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 80069b0:	2300      	movs	r3, #0
 80069b2:	e000      	b.n	80069b6 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 80069b4:	2302      	movs	r3, #2
  }
}
 80069b6:	4618      	mov	r0, r3
 80069b8:	3720      	adds	r7, #32
 80069ba:	46bd      	mov	sp, r7
 80069bc:	bd80      	pop	{r7, pc}

080069be <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80069be:	b580      	push	{r7, lr}
 80069c0:	b08a      	sub	sp, #40	@ 0x28
 80069c2:	af02      	add	r7, sp, #8
 80069c4:	60f8      	str	r0, [r7, #12]
 80069c6:	60b9      	str	r1, [r7, #8]
 80069c8:	603b      	str	r3, [r7, #0]
 80069ca:	4613      	mov	r3, r2
 80069cc:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80069ce:	2300      	movs	r3, #0
 80069d0:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80069d2:	68fb      	ldr	r3, [r7, #12]
 80069d4:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80069d8:	b2db      	uxtb	r3, r3
 80069da:	2b20      	cmp	r3, #32
 80069dc:	f040 8081 	bne.w	8006ae2 <HAL_UART_Receive+0x124>
  {
    if ((pData == NULL) || (Size == 0U))
 80069e0:	68bb      	ldr	r3, [r7, #8]
 80069e2:	2b00      	cmp	r3, #0
 80069e4:	d002      	beq.n	80069ec <HAL_UART_Receive+0x2e>
 80069e6:	88fb      	ldrh	r3, [r7, #6]
 80069e8:	2b00      	cmp	r3, #0
 80069ea:	d101      	bne.n	80069f0 <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 80069ec:	2301      	movs	r3, #1
 80069ee:	e079      	b.n	8006ae4 <HAL_UART_Receive+0x126>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80069f0:	68fb      	ldr	r3, [r7, #12]
 80069f2:	2200      	movs	r2, #0
 80069f4:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80069f6:	68fb      	ldr	r3, [r7, #12]
 80069f8:	2222      	movs	r2, #34	@ 0x22
 80069fa:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80069fe:	68fb      	ldr	r3, [r7, #12]
 8006a00:	2200      	movs	r2, #0
 8006a02:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006a04:	f7fc f86a 	bl	8002adc <HAL_GetTick>
 8006a08:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 8006a0a:	68fb      	ldr	r3, [r7, #12]
 8006a0c:	88fa      	ldrh	r2, [r7, #6]
 8006a0e:	859a      	strh	r2, [r3, #44]	@ 0x2c
    huart->RxXferCount = Size;
 8006a10:	68fb      	ldr	r3, [r7, #12]
 8006a12:	88fa      	ldrh	r2, [r7, #6]
 8006a14:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006a16:	68fb      	ldr	r3, [r7, #12]
 8006a18:	689b      	ldr	r3, [r3, #8]
 8006a1a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006a1e:	d108      	bne.n	8006a32 <HAL_UART_Receive+0x74>
 8006a20:	68fb      	ldr	r3, [r7, #12]
 8006a22:	691b      	ldr	r3, [r3, #16]
 8006a24:	2b00      	cmp	r3, #0
 8006a26:	d104      	bne.n	8006a32 <HAL_UART_Receive+0x74>
    {
      pdata8bits  = NULL;
 8006a28:	2300      	movs	r3, #0
 8006a2a:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8006a2c:	68bb      	ldr	r3, [r7, #8]
 8006a2e:	61bb      	str	r3, [r7, #24]
 8006a30:	e003      	b.n	8006a3a <HAL_UART_Receive+0x7c>
    }
    else
    {
      pdata8bits  = pData;
 8006a32:	68bb      	ldr	r3, [r7, #8]
 8006a34:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006a36:	2300      	movs	r3, #0
 8006a38:	61bb      	str	r3, [r7, #24]
    }

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 8006a3a:	e047      	b.n	8006acc <HAL_UART_Receive+0x10e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8006a3c:	683b      	ldr	r3, [r7, #0]
 8006a3e:	9300      	str	r3, [sp, #0]
 8006a40:	697b      	ldr	r3, [r7, #20]
 8006a42:	2200      	movs	r2, #0
 8006a44:	2120      	movs	r1, #32
 8006a46:	68f8      	ldr	r0, [r7, #12]
 8006a48:	f000 f850 	bl	8006aec <UART_WaitOnFlagUntilTimeout>
 8006a4c:	4603      	mov	r3, r0
 8006a4e:	2b00      	cmp	r3, #0
 8006a50:	d005      	beq.n	8006a5e <HAL_UART_Receive+0xa0>
      {
        huart->RxState = HAL_UART_STATE_READY;
 8006a52:	68fb      	ldr	r3, [r7, #12]
 8006a54:	2220      	movs	r2, #32
 8006a56:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        return HAL_TIMEOUT;
 8006a5a:	2303      	movs	r3, #3
 8006a5c:	e042      	b.n	8006ae4 <HAL_UART_Receive+0x126>
      }
      if (pdata8bits == NULL)
 8006a5e:	69fb      	ldr	r3, [r7, #28]
 8006a60:	2b00      	cmp	r3, #0
 8006a62:	d10c      	bne.n	8006a7e <HAL_UART_Receive+0xc0>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 8006a64:	68fb      	ldr	r3, [r7, #12]
 8006a66:	681b      	ldr	r3, [r3, #0]
 8006a68:	685b      	ldr	r3, [r3, #4]
 8006a6a:	b29b      	uxth	r3, r3
 8006a6c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006a70:	b29a      	uxth	r2, r3
 8006a72:	69bb      	ldr	r3, [r7, #24]
 8006a74:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8006a76:	69bb      	ldr	r3, [r7, #24]
 8006a78:	3302      	adds	r3, #2
 8006a7a:	61bb      	str	r3, [r7, #24]
 8006a7c:	e01f      	b.n	8006abe <HAL_UART_Receive+0x100>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8006a7e:	68fb      	ldr	r3, [r7, #12]
 8006a80:	689b      	ldr	r3, [r3, #8]
 8006a82:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006a86:	d007      	beq.n	8006a98 <HAL_UART_Receive+0xda>
 8006a88:	68fb      	ldr	r3, [r7, #12]
 8006a8a:	689b      	ldr	r3, [r3, #8]
 8006a8c:	2b00      	cmp	r3, #0
 8006a8e:	d10a      	bne.n	8006aa6 <HAL_UART_Receive+0xe8>
 8006a90:	68fb      	ldr	r3, [r7, #12]
 8006a92:	691b      	ldr	r3, [r3, #16]
 8006a94:	2b00      	cmp	r3, #0
 8006a96:	d106      	bne.n	8006aa6 <HAL_UART_Receive+0xe8>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8006a98:	68fb      	ldr	r3, [r7, #12]
 8006a9a:	681b      	ldr	r3, [r3, #0]
 8006a9c:	685b      	ldr	r3, [r3, #4]
 8006a9e:	b2da      	uxtb	r2, r3
 8006aa0:	69fb      	ldr	r3, [r7, #28]
 8006aa2:	701a      	strb	r2, [r3, #0]
 8006aa4:	e008      	b.n	8006ab8 <HAL_UART_Receive+0xfa>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8006aa6:	68fb      	ldr	r3, [r7, #12]
 8006aa8:	681b      	ldr	r3, [r3, #0]
 8006aaa:	685b      	ldr	r3, [r3, #4]
 8006aac:	b2db      	uxtb	r3, r3
 8006aae:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006ab2:	b2da      	uxtb	r2, r3
 8006ab4:	69fb      	ldr	r3, [r7, #28]
 8006ab6:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 8006ab8:	69fb      	ldr	r3, [r7, #28]
 8006aba:	3301      	adds	r3, #1
 8006abc:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8006abe:	68fb      	ldr	r3, [r7, #12]
 8006ac0:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8006ac2:	b29b      	uxth	r3, r3
 8006ac4:	3b01      	subs	r3, #1
 8006ac6:	b29a      	uxth	r2, r3
 8006ac8:	68fb      	ldr	r3, [r7, #12]
 8006aca:	85da      	strh	r2, [r3, #46]	@ 0x2e
    while (huart->RxXferCount > 0U)
 8006acc:	68fb      	ldr	r3, [r7, #12]
 8006ace:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8006ad0:	b29b      	uxth	r3, r3
 8006ad2:	2b00      	cmp	r3, #0
 8006ad4:	d1b2      	bne.n	8006a3c <HAL_UART_Receive+0x7e>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8006ad6:	68fb      	ldr	r3, [r7, #12]
 8006ad8:	2220      	movs	r2, #32
 8006ada:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    return HAL_OK;
 8006ade:	2300      	movs	r3, #0
 8006ae0:	e000      	b.n	8006ae4 <HAL_UART_Receive+0x126>
  }
  else
  {
    return HAL_BUSY;
 8006ae2:	2302      	movs	r3, #2
  }
}
 8006ae4:	4618      	mov	r0, r3
 8006ae6:	3720      	adds	r7, #32
 8006ae8:	46bd      	mov	sp, r7
 8006aea:	bd80      	pop	{r7, pc}

08006aec <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8006aec:	b580      	push	{r7, lr}
 8006aee:	b086      	sub	sp, #24
 8006af0:	af00      	add	r7, sp, #0
 8006af2:	60f8      	str	r0, [r7, #12]
 8006af4:	60b9      	str	r1, [r7, #8]
 8006af6:	603b      	str	r3, [r7, #0]
 8006af8:	4613      	mov	r3, r2
 8006afa:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006afc:	e03b      	b.n	8006b76 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006afe:	6a3b      	ldr	r3, [r7, #32]
 8006b00:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006b04:	d037      	beq.n	8006b76 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006b06:	f7fb ffe9 	bl	8002adc <HAL_GetTick>
 8006b0a:	4602      	mov	r2, r0
 8006b0c:	683b      	ldr	r3, [r7, #0]
 8006b0e:	1ad3      	subs	r3, r2, r3
 8006b10:	6a3a      	ldr	r2, [r7, #32]
 8006b12:	429a      	cmp	r2, r3
 8006b14:	d302      	bcc.n	8006b1c <UART_WaitOnFlagUntilTimeout+0x30>
 8006b16:	6a3b      	ldr	r3, [r7, #32]
 8006b18:	2b00      	cmp	r3, #0
 8006b1a:	d101      	bne.n	8006b20 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8006b1c:	2303      	movs	r3, #3
 8006b1e:	e03a      	b.n	8006b96 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8006b20:	68fb      	ldr	r3, [r7, #12]
 8006b22:	681b      	ldr	r3, [r3, #0]
 8006b24:	68db      	ldr	r3, [r3, #12]
 8006b26:	f003 0304 	and.w	r3, r3, #4
 8006b2a:	2b00      	cmp	r3, #0
 8006b2c:	d023      	beq.n	8006b76 <UART_WaitOnFlagUntilTimeout+0x8a>
 8006b2e:	68bb      	ldr	r3, [r7, #8]
 8006b30:	2b80      	cmp	r3, #128	@ 0x80
 8006b32:	d020      	beq.n	8006b76 <UART_WaitOnFlagUntilTimeout+0x8a>
 8006b34:	68bb      	ldr	r3, [r7, #8]
 8006b36:	2b40      	cmp	r3, #64	@ 0x40
 8006b38:	d01d      	beq.n	8006b76 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8006b3a:	68fb      	ldr	r3, [r7, #12]
 8006b3c:	681b      	ldr	r3, [r3, #0]
 8006b3e:	681b      	ldr	r3, [r3, #0]
 8006b40:	f003 0308 	and.w	r3, r3, #8
 8006b44:	2b08      	cmp	r3, #8
 8006b46:	d116      	bne.n	8006b76 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8006b48:	2300      	movs	r3, #0
 8006b4a:	617b      	str	r3, [r7, #20]
 8006b4c:	68fb      	ldr	r3, [r7, #12]
 8006b4e:	681b      	ldr	r3, [r3, #0]
 8006b50:	681b      	ldr	r3, [r3, #0]
 8006b52:	617b      	str	r3, [r7, #20]
 8006b54:	68fb      	ldr	r3, [r7, #12]
 8006b56:	681b      	ldr	r3, [r3, #0]
 8006b58:	685b      	ldr	r3, [r3, #4]
 8006b5a:	617b      	str	r3, [r7, #20]
 8006b5c:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006b5e:	68f8      	ldr	r0, [r7, #12]
 8006b60:	f000 f81d 	bl	8006b9e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8006b64:	68fb      	ldr	r3, [r7, #12]
 8006b66:	2208      	movs	r2, #8
 8006b68:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006b6a:	68fb      	ldr	r3, [r7, #12]
 8006b6c:	2200      	movs	r2, #0
 8006b6e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8006b72:	2301      	movs	r3, #1
 8006b74:	e00f      	b.n	8006b96 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006b76:	68fb      	ldr	r3, [r7, #12]
 8006b78:	681b      	ldr	r3, [r3, #0]
 8006b7a:	681a      	ldr	r2, [r3, #0]
 8006b7c:	68bb      	ldr	r3, [r7, #8]
 8006b7e:	4013      	ands	r3, r2
 8006b80:	68ba      	ldr	r2, [r7, #8]
 8006b82:	429a      	cmp	r2, r3
 8006b84:	bf0c      	ite	eq
 8006b86:	2301      	moveq	r3, #1
 8006b88:	2300      	movne	r3, #0
 8006b8a:	b2db      	uxtb	r3, r3
 8006b8c:	461a      	mov	r2, r3
 8006b8e:	79fb      	ldrb	r3, [r7, #7]
 8006b90:	429a      	cmp	r2, r3
 8006b92:	d0b4      	beq.n	8006afe <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006b94:	2300      	movs	r3, #0
}
 8006b96:	4618      	mov	r0, r3
 8006b98:	3718      	adds	r7, #24
 8006b9a:	46bd      	mov	sp, r7
 8006b9c:	bd80      	pop	{r7, pc}

08006b9e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006b9e:	b480      	push	{r7}
 8006ba0:	b095      	sub	sp, #84	@ 0x54
 8006ba2:	af00      	add	r7, sp, #0
 8006ba4:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006ba6:	687b      	ldr	r3, [r7, #4]
 8006ba8:	681b      	ldr	r3, [r3, #0]
 8006baa:	330c      	adds	r3, #12
 8006bac:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006bae:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006bb0:	e853 3f00 	ldrex	r3, [r3]
 8006bb4:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8006bb6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006bb8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006bbc:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006bbe:	687b      	ldr	r3, [r7, #4]
 8006bc0:	681b      	ldr	r3, [r3, #0]
 8006bc2:	330c      	adds	r3, #12
 8006bc4:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8006bc6:	643a      	str	r2, [r7, #64]	@ 0x40
 8006bc8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006bca:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8006bcc:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006bce:	e841 2300 	strex	r3, r2, [r1]
 8006bd2:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8006bd4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006bd6:	2b00      	cmp	r3, #0
 8006bd8:	d1e5      	bne.n	8006ba6 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006bda:	687b      	ldr	r3, [r7, #4]
 8006bdc:	681b      	ldr	r3, [r3, #0]
 8006bde:	3314      	adds	r3, #20
 8006be0:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006be2:	6a3b      	ldr	r3, [r7, #32]
 8006be4:	e853 3f00 	ldrex	r3, [r3]
 8006be8:	61fb      	str	r3, [r7, #28]
   return(result);
 8006bea:	69fb      	ldr	r3, [r7, #28]
 8006bec:	f023 0301 	bic.w	r3, r3, #1
 8006bf0:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006bf2:	687b      	ldr	r3, [r7, #4]
 8006bf4:	681b      	ldr	r3, [r3, #0]
 8006bf6:	3314      	adds	r3, #20
 8006bf8:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006bfa:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006bfc:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006bfe:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006c00:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006c02:	e841 2300 	strex	r3, r2, [r1]
 8006c06:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8006c08:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c0a:	2b00      	cmp	r3, #0
 8006c0c:	d1e5      	bne.n	8006bda <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006c0e:	687b      	ldr	r3, [r7, #4]
 8006c10:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006c12:	2b01      	cmp	r3, #1
 8006c14:	d119      	bne.n	8006c4a <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006c16:	687b      	ldr	r3, [r7, #4]
 8006c18:	681b      	ldr	r3, [r3, #0]
 8006c1a:	330c      	adds	r3, #12
 8006c1c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c1e:	68fb      	ldr	r3, [r7, #12]
 8006c20:	e853 3f00 	ldrex	r3, [r3]
 8006c24:	60bb      	str	r3, [r7, #8]
   return(result);
 8006c26:	68bb      	ldr	r3, [r7, #8]
 8006c28:	f023 0310 	bic.w	r3, r3, #16
 8006c2c:	647b      	str	r3, [r7, #68]	@ 0x44
 8006c2e:	687b      	ldr	r3, [r7, #4]
 8006c30:	681b      	ldr	r3, [r3, #0]
 8006c32:	330c      	adds	r3, #12
 8006c34:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006c36:	61ba      	str	r2, [r7, #24]
 8006c38:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c3a:	6979      	ldr	r1, [r7, #20]
 8006c3c:	69ba      	ldr	r2, [r7, #24]
 8006c3e:	e841 2300 	strex	r3, r2, [r1]
 8006c42:	613b      	str	r3, [r7, #16]
   return(result);
 8006c44:	693b      	ldr	r3, [r7, #16]
 8006c46:	2b00      	cmp	r3, #0
 8006c48:	d1e5      	bne.n	8006c16 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006c4a:	687b      	ldr	r3, [r7, #4]
 8006c4c:	2220      	movs	r2, #32
 8006c4e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006c52:	687b      	ldr	r3, [r7, #4]
 8006c54:	2200      	movs	r2, #0
 8006c56:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8006c58:	bf00      	nop
 8006c5a:	3754      	adds	r7, #84	@ 0x54
 8006c5c:	46bd      	mov	sp, r7
 8006c5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c62:	4770      	bx	lr

08006c64 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006c64:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006c68:	b0c0      	sub	sp, #256	@ 0x100
 8006c6a:	af00      	add	r7, sp, #0
 8006c6c:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006c70:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006c74:	681b      	ldr	r3, [r3, #0]
 8006c76:	691b      	ldr	r3, [r3, #16]
 8006c78:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8006c7c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006c80:	68d9      	ldr	r1, [r3, #12]
 8006c82:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006c86:	681a      	ldr	r2, [r3, #0]
 8006c88:	ea40 0301 	orr.w	r3, r0, r1
 8006c8c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8006c8e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006c92:	689a      	ldr	r2, [r3, #8]
 8006c94:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006c98:	691b      	ldr	r3, [r3, #16]
 8006c9a:	431a      	orrs	r2, r3
 8006c9c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006ca0:	695b      	ldr	r3, [r3, #20]
 8006ca2:	431a      	orrs	r2, r3
 8006ca4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006ca8:	69db      	ldr	r3, [r3, #28]
 8006caa:	4313      	orrs	r3, r2
 8006cac:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8006cb0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006cb4:	681b      	ldr	r3, [r3, #0]
 8006cb6:	68db      	ldr	r3, [r3, #12]
 8006cb8:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8006cbc:	f021 010c 	bic.w	r1, r1, #12
 8006cc0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006cc4:	681a      	ldr	r2, [r3, #0]
 8006cc6:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8006cca:	430b      	orrs	r3, r1
 8006ccc:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8006cce:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006cd2:	681b      	ldr	r3, [r3, #0]
 8006cd4:	695b      	ldr	r3, [r3, #20]
 8006cd6:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8006cda:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006cde:	6999      	ldr	r1, [r3, #24]
 8006ce0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006ce4:	681a      	ldr	r2, [r3, #0]
 8006ce6:	ea40 0301 	orr.w	r3, r0, r1
 8006cea:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8006cec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006cf0:	681a      	ldr	r2, [r3, #0]
 8006cf2:	4b8f      	ldr	r3, [pc, #572]	@ (8006f30 <UART_SetConfig+0x2cc>)
 8006cf4:	429a      	cmp	r2, r3
 8006cf6:	d005      	beq.n	8006d04 <UART_SetConfig+0xa0>
 8006cf8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006cfc:	681a      	ldr	r2, [r3, #0]
 8006cfe:	4b8d      	ldr	r3, [pc, #564]	@ (8006f34 <UART_SetConfig+0x2d0>)
 8006d00:	429a      	cmp	r2, r3
 8006d02:	d104      	bne.n	8006d0e <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8006d04:	f7fd fe9e 	bl	8004a44 <HAL_RCC_GetPCLK2Freq>
 8006d08:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8006d0c:	e003      	b.n	8006d16 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8006d0e:	f7fd fe85 	bl	8004a1c <HAL_RCC_GetPCLK1Freq>
 8006d12:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006d16:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006d1a:	69db      	ldr	r3, [r3, #28]
 8006d1c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006d20:	f040 810c 	bne.w	8006f3c <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8006d24:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006d28:	2200      	movs	r2, #0
 8006d2a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8006d2e:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8006d32:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8006d36:	4622      	mov	r2, r4
 8006d38:	462b      	mov	r3, r5
 8006d3a:	1891      	adds	r1, r2, r2
 8006d3c:	65b9      	str	r1, [r7, #88]	@ 0x58
 8006d3e:	415b      	adcs	r3, r3
 8006d40:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8006d42:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8006d46:	4621      	mov	r1, r4
 8006d48:	eb12 0801 	adds.w	r8, r2, r1
 8006d4c:	4629      	mov	r1, r5
 8006d4e:	eb43 0901 	adc.w	r9, r3, r1
 8006d52:	f04f 0200 	mov.w	r2, #0
 8006d56:	f04f 0300 	mov.w	r3, #0
 8006d5a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8006d5e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8006d62:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8006d66:	4690      	mov	r8, r2
 8006d68:	4699      	mov	r9, r3
 8006d6a:	4623      	mov	r3, r4
 8006d6c:	eb18 0303 	adds.w	r3, r8, r3
 8006d70:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8006d74:	462b      	mov	r3, r5
 8006d76:	eb49 0303 	adc.w	r3, r9, r3
 8006d7a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8006d7e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006d82:	685b      	ldr	r3, [r3, #4]
 8006d84:	2200      	movs	r2, #0
 8006d86:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8006d8a:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8006d8e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8006d92:	460b      	mov	r3, r1
 8006d94:	18db      	adds	r3, r3, r3
 8006d96:	653b      	str	r3, [r7, #80]	@ 0x50
 8006d98:	4613      	mov	r3, r2
 8006d9a:	eb42 0303 	adc.w	r3, r2, r3
 8006d9e:	657b      	str	r3, [r7, #84]	@ 0x54
 8006da0:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8006da4:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8006da8:	f7f9 ff8e 	bl	8000cc8 <__aeabi_uldivmod>
 8006dac:	4602      	mov	r2, r0
 8006dae:	460b      	mov	r3, r1
 8006db0:	4b61      	ldr	r3, [pc, #388]	@ (8006f38 <UART_SetConfig+0x2d4>)
 8006db2:	fba3 2302 	umull	r2, r3, r3, r2
 8006db6:	095b      	lsrs	r3, r3, #5
 8006db8:	011c      	lsls	r4, r3, #4
 8006dba:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006dbe:	2200      	movs	r2, #0
 8006dc0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8006dc4:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8006dc8:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8006dcc:	4642      	mov	r2, r8
 8006dce:	464b      	mov	r3, r9
 8006dd0:	1891      	adds	r1, r2, r2
 8006dd2:	64b9      	str	r1, [r7, #72]	@ 0x48
 8006dd4:	415b      	adcs	r3, r3
 8006dd6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006dd8:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8006ddc:	4641      	mov	r1, r8
 8006dde:	eb12 0a01 	adds.w	sl, r2, r1
 8006de2:	4649      	mov	r1, r9
 8006de4:	eb43 0b01 	adc.w	fp, r3, r1
 8006de8:	f04f 0200 	mov.w	r2, #0
 8006dec:	f04f 0300 	mov.w	r3, #0
 8006df0:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8006df4:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8006df8:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8006dfc:	4692      	mov	sl, r2
 8006dfe:	469b      	mov	fp, r3
 8006e00:	4643      	mov	r3, r8
 8006e02:	eb1a 0303 	adds.w	r3, sl, r3
 8006e06:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8006e0a:	464b      	mov	r3, r9
 8006e0c:	eb4b 0303 	adc.w	r3, fp, r3
 8006e10:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8006e14:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006e18:	685b      	ldr	r3, [r3, #4]
 8006e1a:	2200      	movs	r2, #0
 8006e1c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8006e20:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8006e24:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8006e28:	460b      	mov	r3, r1
 8006e2a:	18db      	adds	r3, r3, r3
 8006e2c:	643b      	str	r3, [r7, #64]	@ 0x40
 8006e2e:	4613      	mov	r3, r2
 8006e30:	eb42 0303 	adc.w	r3, r2, r3
 8006e34:	647b      	str	r3, [r7, #68]	@ 0x44
 8006e36:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8006e3a:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8006e3e:	f7f9 ff43 	bl	8000cc8 <__aeabi_uldivmod>
 8006e42:	4602      	mov	r2, r0
 8006e44:	460b      	mov	r3, r1
 8006e46:	4611      	mov	r1, r2
 8006e48:	4b3b      	ldr	r3, [pc, #236]	@ (8006f38 <UART_SetConfig+0x2d4>)
 8006e4a:	fba3 2301 	umull	r2, r3, r3, r1
 8006e4e:	095b      	lsrs	r3, r3, #5
 8006e50:	2264      	movs	r2, #100	@ 0x64
 8006e52:	fb02 f303 	mul.w	r3, r2, r3
 8006e56:	1acb      	subs	r3, r1, r3
 8006e58:	00db      	lsls	r3, r3, #3
 8006e5a:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8006e5e:	4b36      	ldr	r3, [pc, #216]	@ (8006f38 <UART_SetConfig+0x2d4>)
 8006e60:	fba3 2302 	umull	r2, r3, r3, r2
 8006e64:	095b      	lsrs	r3, r3, #5
 8006e66:	005b      	lsls	r3, r3, #1
 8006e68:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8006e6c:	441c      	add	r4, r3
 8006e6e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006e72:	2200      	movs	r2, #0
 8006e74:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8006e78:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8006e7c:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8006e80:	4642      	mov	r2, r8
 8006e82:	464b      	mov	r3, r9
 8006e84:	1891      	adds	r1, r2, r2
 8006e86:	63b9      	str	r1, [r7, #56]	@ 0x38
 8006e88:	415b      	adcs	r3, r3
 8006e8a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006e8c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8006e90:	4641      	mov	r1, r8
 8006e92:	1851      	adds	r1, r2, r1
 8006e94:	6339      	str	r1, [r7, #48]	@ 0x30
 8006e96:	4649      	mov	r1, r9
 8006e98:	414b      	adcs	r3, r1
 8006e9a:	637b      	str	r3, [r7, #52]	@ 0x34
 8006e9c:	f04f 0200 	mov.w	r2, #0
 8006ea0:	f04f 0300 	mov.w	r3, #0
 8006ea4:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8006ea8:	4659      	mov	r1, fp
 8006eaa:	00cb      	lsls	r3, r1, #3
 8006eac:	4651      	mov	r1, sl
 8006eae:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006eb2:	4651      	mov	r1, sl
 8006eb4:	00ca      	lsls	r2, r1, #3
 8006eb6:	4610      	mov	r0, r2
 8006eb8:	4619      	mov	r1, r3
 8006eba:	4603      	mov	r3, r0
 8006ebc:	4642      	mov	r2, r8
 8006ebe:	189b      	adds	r3, r3, r2
 8006ec0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8006ec4:	464b      	mov	r3, r9
 8006ec6:	460a      	mov	r2, r1
 8006ec8:	eb42 0303 	adc.w	r3, r2, r3
 8006ecc:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8006ed0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006ed4:	685b      	ldr	r3, [r3, #4]
 8006ed6:	2200      	movs	r2, #0
 8006ed8:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8006edc:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8006ee0:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8006ee4:	460b      	mov	r3, r1
 8006ee6:	18db      	adds	r3, r3, r3
 8006ee8:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006eea:	4613      	mov	r3, r2
 8006eec:	eb42 0303 	adc.w	r3, r2, r3
 8006ef0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006ef2:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8006ef6:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8006efa:	f7f9 fee5 	bl	8000cc8 <__aeabi_uldivmod>
 8006efe:	4602      	mov	r2, r0
 8006f00:	460b      	mov	r3, r1
 8006f02:	4b0d      	ldr	r3, [pc, #52]	@ (8006f38 <UART_SetConfig+0x2d4>)
 8006f04:	fba3 1302 	umull	r1, r3, r3, r2
 8006f08:	095b      	lsrs	r3, r3, #5
 8006f0a:	2164      	movs	r1, #100	@ 0x64
 8006f0c:	fb01 f303 	mul.w	r3, r1, r3
 8006f10:	1ad3      	subs	r3, r2, r3
 8006f12:	00db      	lsls	r3, r3, #3
 8006f14:	3332      	adds	r3, #50	@ 0x32
 8006f16:	4a08      	ldr	r2, [pc, #32]	@ (8006f38 <UART_SetConfig+0x2d4>)
 8006f18:	fba2 2303 	umull	r2, r3, r2, r3
 8006f1c:	095b      	lsrs	r3, r3, #5
 8006f1e:	f003 0207 	and.w	r2, r3, #7
 8006f22:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006f26:	681b      	ldr	r3, [r3, #0]
 8006f28:	4422      	add	r2, r4
 8006f2a:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8006f2c:	e106      	b.n	800713c <UART_SetConfig+0x4d8>
 8006f2e:	bf00      	nop
 8006f30:	40011000 	.word	0x40011000
 8006f34:	40011400 	.word	0x40011400
 8006f38:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8006f3c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006f40:	2200      	movs	r2, #0
 8006f42:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8006f46:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8006f4a:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8006f4e:	4642      	mov	r2, r8
 8006f50:	464b      	mov	r3, r9
 8006f52:	1891      	adds	r1, r2, r2
 8006f54:	6239      	str	r1, [r7, #32]
 8006f56:	415b      	adcs	r3, r3
 8006f58:	627b      	str	r3, [r7, #36]	@ 0x24
 8006f5a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8006f5e:	4641      	mov	r1, r8
 8006f60:	1854      	adds	r4, r2, r1
 8006f62:	4649      	mov	r1, r9
 8006f64:	eb43 0501 	adc.w	r5, r3, r1
 8006f68:	f04f 0200 	mov.w	r2, #0
 8006f6c:	f04f 0300 	mov.w	r3, #0
 8006f70:	00eb      	lsls	r3, r5, #3
 8006f72:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8006f76:	00e2      	lsls	r2, r4, #3
 8006f78:	4614      	mov	r4, r2
 8006f7a:	461d      	mov	r5, r3
 8006f7c:	4643      	mov	r3, r8
 8006f7e:	18e3      	adds	r3, r4, r3
 8006f80:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8006f84:	464b      	mov	r3, r9
 8006f86:	eb45 0303 	adc.w	r3, r5, r3
 8006f8a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8006f8e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006f92:	685b      	ldr	r3, [r3, #4]
 8006f94:	2200      	movs	r2, #0
 8006f96:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8006f9a:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8006f9e:	f04f 0200 	mov.w	r2, #0
 8006fa2:	f04f 0300 	mov.w	r3, #0
 8006fa6:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8006faa:	4629      	mov	r1, r5
 8006fac:	008b      	lsls	r3, r1, #2
 8006fae:	4621      	mov	r1, r4
 8006fb0:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006fb4:	4621      	mov	r1, r4
 8006fb6:	008a      	lsls	r2, r1, #2
 8006fb8:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8006fbc:	f7f9 fe84 	bl	8000cc8 <__aeabi_uldivmod>
 8006fc0:	4602      	mov	r2, r0
 8006fc2:	460b      	mov	r3, r1
 8006fc4:	4b60      	ldr	r3, [pc, #384]	@ (8007148 <UART_SetConfig+0x4e4>)
 8006fc6:	fba3 2302 	umull	r2, r3, r3, r2
 8006fca:	095b      	lsrs	r3, r3, #5
 8006fcc:	011c      	lsls	r4, r3, #4
 8006fce:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006fd2:	2200      	movs	r2, #0
 8006fd4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8006fd8:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8006fdc:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8006fe0:	4642      	mov	r2, r8
 8006fe2:	464b      	mov	r3, r9
 8006fe4:	1891      	adds	r1, r2, r2
 8006fe6:	61b9      	str	r1, [r7, #24]
 8006fe8:	415b      	adcs	r3, r3
 8006fea:	61fb      	str	r3, [r7, #28]
 8006fec:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006ff0:	4641      	mov	r1, r8
 8006ff2:	1851      	adds	r1, r2, r1
 8006ff4:	6139      	str	r1, [r7, #16]
 8006ff6:	4649      	mov	r1, r9
 8006ff8:	414b      	adcs	r3, r1
 8006ffa:	617b      	str	r3, [r7, #20]
 8006ffc:	f04f 0200 	mov.w	r2, #0
 8007000:	f04f 0300 	mov.w	r3, #0
 8007004:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8007008:	4659      	mov	r1, fp
 800700a:	00cb      	lsls	r3, r1, #3
 800700c:	4651      	mov	r1, sl
 800700e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007012:	4651      	mov	r1, sl
 8007014:	00ca      	lsls	r2, r1, #3
 8007016:	4610      	mov	r0, r2
 8007018:	4619      	mov	r1, r3
 800701a:	4603      	mov	r3, r0
 800701c:	4642      	mov	r2, r8
 800701e:	189b      	adds	r3, r3, r2
 8007020:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8007024:	464b      	mov	r3, r9
 8007026:	460a      	mov	r2, r1
 8007028:	eb42 0303 	adc.w	r3, r2, r3
 800702c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8007030:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007034:	685b      	ldr	r3, [r3, #4]
 8007036:	2200      	movs	r2, #0
 8007038:	67bb      	str	r3, [r7, #120]	@ 0x78
 800703a:	67fa      	str	r2, [r7, #124]	@ 0x7c
 800703c:	f04f 0200 	mov.w	r2, #0
 8007040:	f04f 0300 	mov.w	r3, #0
 8007044:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8007048:	4649      	mov	r1, r9
 800704a:	008b      	lsls	r3, r1, #2
 800704c:	4641      	mov	r1, r8
 800704e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007052:	4641      	mov	r1, r8
 8007054:	008a      	lsls	r2, r1, #2
 8007056:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800705a:	f7f9 fe35 	bl	8000cc8 <__aeabi_uldivmod>
 800705e:	4602      	mov	r2, r0
 8007060:	460b      	mov	r3, r1
 8007062:	4611      	mov	r1, r2
 8007064:	4b38      	ldr	r3, [pc, #224]	@ (8007148 <UART_SetConfig+0x4e4>)
 8007066:	fba3 2301 	umull	r2, r3, r3, r1
 800706a:	095b      	lsrs	r3, r3, #5
 800706c:	2264      	movs	r2, #100	@ 0x64
 800706e:	fb02 f303 	mul.w	r3, r2, r3
 8007072:	1acb      	subs	r3, r1, r3
 8007074:	011b      	lsls	r3, r3, #4
 8007076:	3332      	adds	r3, #50	@ 0x32
 8007078:	4a33      	ldr	r2, [pc, #204]	@ (8007148 <UART_SetConfig+0x4e4>)
 800707a:	fba2 2303 	umull	r2, r3, r2, r3
 800707e:	095b      	lsrs	r3, r3, #5
 8007080:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8007084:	441c      	add	r4, r3
 8007086:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800708a:	2200      	movs	r2, #0
 800708c:	673b      	str	r3, [r7, #112]	@ 0x70
 800708e:	677a      	str	r2, [r7, #116]	@ 0x74
 8007090:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8007094:	4642      	mov	r2, r8
 8007096:	464b      	mov	r3, r9
 8007098:	1891      	adds	r1, r2, r2
 800709a:	60b9      	str	r1, [r7, #8]
 800709c:	415b      	adcs	r3, r3
 800709e:	60fb      	str	r3, [r7, #12]
 80070a0:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80070a4:	4641      	mov	r1, r8
 80070a6:	1851      	adds	r1, r2, r1
 80070a8:	6039      	str	r1, [r7, #0]
 80070aa:	4649      	mov	r1, r9
 80070ac:	414b      	adcs	r3, r1
 80070ae:	607b      	str	r3, [r7, #4]
 80070b0:	f04f 0200 	mov.w	r2, #0
 80070b4:	f04f 0300 	mov.w	r3, #0
 80070b8:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80070bc:	4659      	mov	r1, fp
 80070be:	00cb      	lsls	r3, r1, #3
 80070c0:	4651      	mov	r1, sl
 80070c2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80070c6:	4651      	mov	r1, sl
 80070c8:	00ca      	lsls	r2, r1, #3
 80070ca:	4610      	mov	r0, r2
 80070cc:	4619      	mov	r1, r3
 80070ce:	4603      	mov	r3, r0
 80070d0:	4642      	mov	r2, r8
 80070d2:	189b      	adds	r3, r3, r2
 80070d4:	66bb      	str	r3, [r7, #104]	@ 0x68
 80070d6:	464b      	mov	r3, r9
 80070d8:	460a      	mov	r2, r1
 80070da:	eb42 0303 	adc.w	r3, r2, r3
 80070de:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80070e0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80070e4:	685b      	ldr	r3, [r3, #4]
 80070e6:	2200      	movs	r2, #0
 80070e8:	663b      	str	r3, [r7, #96]	@ 0x60
 80070ea:	667a      	str	r2, [r7, #100]	@ 0x64
 80070ec:	f04f 0200 	mov.w	r2, #0
 80070f0:	f04f 0300 	mov.w	r3, #0
 80070f4:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 80070f8:	4649      	mov	r1, r9
 80070fa:	008b      	lsls	r3, r1, #2
 80070fc:	4641      	mov	r1, r8
 80070fe:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007102:	4641      	mov	r1, r8
 8007104:	008a      	lsls	r2, r1, #2
 8007106:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800710a:	f7f9 fddd 	bl	8000cc8 <__aeabi_uldivmod>
 800710e:	4602      	mov	r2, r0
 8007110:	460b      	mov	r3, r1
 8007112:	4b0d      	ldr	r3, [pc, #52]	@ (8007148 <UART_SetConfig+0x4e4>)
 8007114:	fba3 1302 	umull	r1, r3, r3, r2
 8007118:	095b      	lsrs	r3, r3, #5
 800711a:	2164      	movs	r1, #100	@ 0x64
 800711c:	fb01 f303 	mul.w	r3, r1, r3
 8007120:	1ad3      	subs	r3, r2, r3
 8007122:	011b      	lsls	r3, r3, #4
 8007124:	3332      	adds	r3, #50	@ 0x32
 8007126:	4a08      	ldr	r2, [pc, #32]	@ (8007148 <UART_SetConfig+0x4e4>)
 8007128:	fba2 2303 	umull	r2, r3, r2, r3
 800712c:	095b      	lsrs	r3, r3, #5
 800712e:	f003 020f 	and.w	r2, r3, #15
 8007132:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007136:	681b      	ldr	r3, [r3, #0]
 8007138:	4422      	add	r2, r4
 800713a:	609a      	str	r2, [r3, #8]
}
 800713c:	bf00      	nop
 800713e:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8007142:	46bd      	mov	sp, r7
 8007144:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007148:	51eb851f 	.word	0x51eb851f

0800714c <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 800714c:	b580      	push	{r7, lr}
 800714e:	af00      	add	r7, sp, #0
  /*## FatFS: Link the USER driver ###########################*/
  retUSER = FATFS_LinkDriver(&USER_Driver, USERPath);
 8007150:	4904      	ldr	r1, [pc, #16]	@ (8007164 <MX_FATFS_Init+0x18>)
 8007152:	4805      	ldr	r0, [pc, #20]	@ (8007168 <MX_FATFS_Init+0x1c>)
 8007154:	f002 fc62 	bl	8009a1c <FATFS_LinkDriver>
 8007158:	4603      	mov	r3, r0
 800715a:	461a      	mov	r2, r3
 800715c:	4b03      	ldr	r3, [pc, #12]	@ (800716c <MX_FATFS_Init+0x20>)
 800715e:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 8007160:	bf00      	nop
 8007162:	bd80      	pop	{r7, pc}
 8007164:	20000d10 	.word	0x20000d10
 8007168:	20000010 	.word	0x20000010
 800716c:	20000d0c 	.word	0x20000d0c

08007170 <get_fattime>:
  * @brief  Gets Time from RTC
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 8007170:	b480      	push	{r7}
 8007172:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 8007174:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */
}
 8007176:	4618      	mov	r0, r3
 8007178:	46bd      	mov	sp, r7
 800717a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800717e:	4770      	bx	lr

08007180 <SPI_RxByte>:
volatile DSTATUS Stat = STA_NOINIT;
uint8_t CardType; /* Card type flags */

// --- SPI Helper Functions ---

static uint8_t SPI_RxByte(void) {
 8007180:	b580      	push	{r7, lr}
 8007182:	b084      	sub	sp, #16
 8007184:	af02      	add	r7, sp, #8
    uint8_t dummy = 0xFF;
 8007186:	23ff      	movs	r3, #255	@ 0xff
 8007188:	71fb      	strb	r3, [r7, #7]
    uint8_t data;
    HAL_SPI_TransmitReceive(&hspi1, &dummy, &data, 1, 100);
 800718a:	1dba      	adds	r2, r7, #6
 800718c:	1df9      	adds	r1, r7, #7
 800718e:	2364      	movs	r3, #100	@ 0x64
 8007190:	9300      	str	r3, [sp, #0]
 8007192:	2301      	movs	r3, #1
 8007194:	4803      	ldr	r0, [pc, #12]	@ (80071a4 <SPI_RxByte+0x24>)
 8007196:	f7ff f8b2 	bl	80062fe <HAL_SPI_TransmitReceive>
    return data;
 800719a:	79bb      	ldrb	r3, [r7, #6]
}
 800719c:	4618      	mov	r0, r3
 800719e:	3708      	adds	r7, #8
 80071a0:	46bd      	mov	sp, r7
 80071a2:	bd80      	pop	{r7, pc}
 80071a4:	20000814 	.word	0x20000814

080071a8 <SPI_TxByte>:

static void SPI_TxByte(uint8_t data) {
 80071a8:	b580      	push	{r7, lr}
 80071aa:	b082      	sub	sp, #8
 80071ac:	af00      	add	r7, sp, #0
 80071ae:	4603      	mov	r3, r0
 80071b0:	71fb      	strb	r3, [r7, #7]
    HAL_SPI_Transmit(&hspi1, &data, 1, 100);
 80071b2:	1df9      	adds	r1, r7, #7
 80071b4:	2364      	movs	r3, #100	@ 0x64
 80071b6:	2201      	movs	r2, #1
 80071b8:	4803      	ldr	r0, [pc, #12]	@ (80071c8 <SPI_TxByte+0x20>)
 80071ba:	f7fe ff5c 	bl	8006076 <HAL_SPI_Transmit>
}
 80071be:	bf00      	nop
 80071c0:	3708      	adds	r7, #8
 80071c2:	46bd      	mov	sp, r7
 80071c4:	bd80      	pop	{r7, pc}
 80071c6:	bf00      	nop
 80071c8:	20000814 	.word	0x20000814

080071cc <SELECT>:

static void SELECT(void) {
 80071cc:	b580      	push	{r7, lr}
 80071ce:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(SD_CS_PORT, SD_CS_PIN, GPIO_PIN_RESET);
 80071d0:	2200      	movs	r2, #0
 80071d2:	2110      	movs	r1, #16
 80071d4:	4802      	ldr	r0, [pc, #8]	@ (80071e0 <SELECT+0x14>)
 80071d6:	f7fc fabf 	bl	8003758 <HAL_GPIO_WritePin>
}
 80071da:	bf00      	nop
 80071dc:	bd80      	pop	{r7, pc}
 80071de:	bf00      	nop
 80071e0:	40020000 	.word	0x40020000

080071e4 <DESELECT>:

static void DESELECT(void) {
 80071e4:	b580      	push	{r7, lr}
 80071e6:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(SD_CS_PORT, SD_CS_PIN, GPIO_PIN_SET);
 80071e8:	2201      	movs	r2, #1
 80071ea:	2110      	movs	r1, #16
 80071ec:	4803      	ldr	r0, [pc, #12]	@ (80071fc <DESELECT+0x18>)
 80071ee:	f7fc fab3 	bl	8003758 <HAL_GPIO_WritePin>
    SPI_RxByte(); // Dummy clock
 80071f2:	f7ff ffc5 	bl	8007180 <SPI_RxByte>
}
 80071f6:	bf00      	nop
 80071f8:	bd80      	pop	{r7, pc}
 80071fa:	bf00      	nop
 80071fc:	40020000 	.word	0x40020000

08007200 <wait_ready>:

static uint8_t wait_ready(void) {
 8007200:	b580      	push	{r7, lr}
 8007202:	b082      	sub	sp, #8
 8007204:	af00      	add	r7, sp, #0
    uint8_t res;
    uint32_t timer = HAL_GetTick();
 8007206:	f7fb fc69 	bl	8002adc <HAL_GetTick>
 800720a:	6078      	str	r0, [r7, #4]
    SPI_RxByte();
 800720c:	f7ff ffb8 	bl	8007180 <SPI_RxByte>
    do {
        res = SPI_RxByte();
 8007210:	f7ff ffb6 	bl	8007180 <SPI_RxByte>
 8007214:	4603      	mov	r3, r0
 8007216:	70fb      	strb	r3, [r7, #3]
        if (res == 0xFF) return 1;
 8007218:	78fb      	ldrb	r3, [r7, #3]
 800721a:	2bff      	cmp	r3, #255	@ 0xff
 800721c:	d101      	bne.n	8007222 <wait_ready+0x22>
 800721e:	2301      	movs	r3, #1
 8007220:	e008      	b.n	8007234 <wait_ready+0x34>
    } while ((HAL_GetTick() - timer) < 500);
 8007222:	f7fb fc5b 	bl	8002adc <HAL_GetTick>
 8007226:	4602      	mov	r2, r0
 8007228:	687b      	ldr	r3, [r7, #4]
 800722a:	1ad3      	subs	r3, r2, r3
 800722c:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8007230:	d3ee      	bcc.n	8007210 <wait_ready+0x10>
    return 0;
 8007232:	2300      	movs	r3, #0
}
 8007234:	4618      	mov	r0, r3
 8007236:	3708      	adds	r7, #8
 8007238:	46bd      	mov	sp, r7
 800723a:	bd80      	pop	{r7, pc}

0800723c <send_cmd>:

static uint8_t send_cmd(uint8_t cmd, uint32_t arg) {
 800723c:	b580      	push	{r7, lr}
 800723e:	b084      	sub	sp, #16
 8007240:	af00      	add	r7, sp, #0
 8007242:	4603      	mov	r3, r0
 8007244:	6039      	str	r1, [r7, #0]
 8007246:	71fb      	strb	r3, [r7, #7]
    uint8_t n, res;
    if (cmd & 0x80) {
 8007248:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800724c:	2b00      	cmp	r3, #0
 800724e:	da0e      	bge.n	800726e <send_cmd+0x32>
        cmd &= 0x7F;
 8007250:	79fb      	ldrb	r3, [r7, #7]
 8007252:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007256:	71fb      	strb	r3, [r7, #7]
        res = send_cmd(CMD55, 0);
 8007258:	2100      	movs	r1, #0
 800725a:	2077      	movs	r0, #119	@ 0x77
 800725c:	f7ff ffee 	bl	800723c <send_cmd>
 8007260:	4603      	mov	r3, r0
 8007262:	737b      	strb	r3, [r7, #13]
        if (res > 1) return res;
 8007264:	7b7b      	ldrb	r3, [r7, #13]
 8007266:	2b01      	cmp	r3, #1
 8007268:	d901      	bls.n	800726e <send_cmd+0x32>
 800726a:	7b7b      	ldrb	r3, [r7, #13]
 800726c:	e04e      	b.n	800730c <send_cmd+0xd0>
    }
    DESELECT();
 800726e:	f7ff ffb9 	bl	80071e4 <DESELECT>
    SELECT();
 8007272:	f7ff ffab 	bl	80071cc <SELECT>

    // AGGRESSIVE FIX: Do not wait for ready if sending CMD0 (Reset)
    // The card might not be in SPI mode yet, so waiting checks the wrong pin state.
    if (cmd != CMD0) {
 8007276:	79fb      	ldrb	r3, [r7, #7]
 8007278:	2b40      	cmp	r3, #64	@ 0x40
 800727a:	d006      	beq.n	800728a <send_cmd+0x4e>
        if (wait_ready() == 0) return 0xFF;
 800727c:	f7ff ffc0 	bl	8007200 <wait_ready>
 8007280:	4603      	mov	r3, r0
 8007282:	2b00      	cmp	r3, #0
 8007284:	d101      	bne.n	800728a <send_cmd+0x4e>
 8007286:	23ff      	movs	r3, #255	@ 0xff
 8007288:	e040      	b.n	800730c <send_cmd+0xd0>
    }

    SPI_TxByte(cmd);
 800728a:	79fb      	ldrb	r3, [r7, #7]
 800728c:	4618      	mov	r0, r3
 800728e:	f7ff ff8b 	bl	80071a8 <SPI_TxByte>
    SPI_TxByte((uint8_t)(arg >> 24));
 8007292:	683b      	ldr	r3, [r7, #0]
 8007294:	0e1b      	lsrs	r3, r3, #24
 8007296:	b2db      	uxtb	r3, r3
 8007298:	4618      	mov	r0, r3
 800729a:	f7ff ff85 	bl	80071a8 <SPI_TxByte>
    SPI_TxByte((uint8_t)(arg >> 16));
 800729e:	683b      	ldr	r3, [r7, #0]
 80072a0:	0c1b      	lsrs	r3, r3, #16
 80072a2:	b2db      	uxtb	r3, r3
 80072a4:	4618      	mov	r0, r3
 80072a6:	f7ff ff7f 	bl	80071a8 <SPI_TxByte>
    SPI_TxByte((uint8_t)(arg >> 8));
 80072aa:	683b      	ldr	r3, [r7, #0]
 80072ac:	0a1b      	lsrs	r3, r3, #8
 80072ae:	b2db      	uxtb	r3, r3
 80072b0:	4618      	mov	r0, r3
 80072b2:	f7ff ff79 	bl	80071a8 <SPI_TxByte>
    SPI_TxByte((uint8_t)arg);
 80072b6:	683b      	ldr	r3, [r7, #0]
 80072b8:	b2db      	uxtb	r3, r3
 80072ba:	4618      	mov	r0, r3
 80072bc:	f7ff ff74 	bl	80071a8 <SPI_TxByte>

    uint8_t crc = 0x01;
 80072c0:	2301      	movs	r3, #1
 80072c2:	73bb      	strb	r3, [r7, #14]
    if (cmd == CMD0) crc = 0x95;
 80072c4:	79fb      	ldrb	r3, [r7, #7]
 80072c6:	2b40      	cmp	r3, #64	@ 0x40
 80072c8:	d101      	bne.n	80072ce <send_cmd+0x92>
 80072ca:	2395      	movs	r3, #149	@ 0x95
 80072cc:	73bb      	strb	r3, [r7, #14]
    if (cmd == CMD8) crc = 0x87;
 80072ce:	79fb      	ldrb	r3, [r7, #7]
 80072d0:	2b48      	cmp	r3, #72	@ 0x48
 80072d2:	d101      	bne.n	80072d8 <send_cmd+0x9c>
 80072d4:	2387      	movs	r3, #135	@ 0x87
 80072d6:	73bb      	strb	r3, [r7, #14]
    SPI_TxByte(crc);
 80072d8:	7bbb      	ldrb	r3, [r7, #14]
 80072da:	4618      	mov	r0, r3
 80072dc:	f7ff ff64 	bl	80071a8 <SPI_TxByte>

    if (cmd == CMD12) SPI_RxByte();
 80072e0:	79fb      	ldrb	r3, [r7, #7]
 80072e2:	2b4c      	cmp	r3, #76	@ 0x4c
 80072e4:	d101      	bne.n	80072ea <send_cmd+0xae>
 80072e6:	f7ff ff4b 	bl	8007180 <SPI_RxByte>

    // TIMEOUT FIX: Increased to 200 checks
    n = 200;
 80072ea:	23c8      	movs	r3, #200	@ 0xc8
 80072ec:	73fb      	strb	r3, [r7, #15]
    do res = SPI_RxByte(); while ((res & 0x80) && --n);
 80072ee:	f7ff ff47 	bl	8007180 <SPI_RxByte>
 80072f2:	4603      	mov	r3, r0
 80072f4:	737b      	strb	r3, [r7, #13]
 80072f6:	f997 300d 	ldrsb.w	r3, [r7, #13]
 80072fa:	2b00      	cmp	r3, #0
 80072fc:	da05      	bge.n	800730a <send_cmd+0xce>
 80072fe:	7bfb      	ldrb	r3, [r7, #15]
 8007300:	3b01      	subs	r3, #1
 8007302:	73fb      	strb	r3, [r7, #15]
 8007304:	7bfb      	ldrb	r3, [r7, #15]
 8007306:	2b00      	cmp	r3, #0
 8007308:	d1f1      	bne.n	80072ee <send_cmd+0xb2>
    return res;
 800730a:	7b7b      	ldrb	r3, [r7, #13]
}
 800730c:	4618      	mov	r0, r3
 800730e:	3710      	adds	r7, #16
 8007310:	46bd      	mov	sp, r7
 8007312:	bd80      	pop	{r7, pc}

08007314 <USER_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_initialize (
	BYTE pdrv           /* Physical drive nmuber to identify the drive */
)
{
 8007314:	b580      	push	{r7, lr}
 8007316:	b084      	sub	sp, #16
 8007318:	af00      	add	r7, sp, #0
 800731a:	4603      	mov	r3, r0
 800731c:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN INIT */
	Stat = STA_NOINIT;
 800731e:	4b25      	ldr	r3, [pc, #148]	@ (80073b4 <USER_initialize+0xa0>)
 8007320:	2201      	movs	r2, #1
 8007322:	701a      	strb	r2, [r3, #0]

	  // 1. Power up sequence: Send 10 dummy clocks with CS HIGH
	  DESELECT();
 8007324:	f7ff ff5e 	bl	80071e4 <DESELECT>
	  for (uint8_t i = 0; i < 10; i++) SPI_TxByte(0xFF);
 8007328:	2300      	movs	r3, #0
 800732a:	73fb      	strb	r3, [r7, #15]
 800732c:	e005      	b.n	800733a <USER_initialize+0x26>
 800732e:	20ff      	movs	r0, #255	@ 0xff
 8007330:	f7ff ff3a 	bl	80071a8 <SPI_TxByte>
 8007334:	7bfb      	ldrb	r3, [r7, #15]
 8007336:	3301      	adds	r3, #1
 8007338:	73fb      	strb	r3, [r7, #15]
 800733a:	7bfb      	ldrb	r3, [r7, #15]
 800733c:	2b09      	cmp	r3, #9
 800733e:	d9f6      	bls.n	800732e <USER_initialize+0x1a>

	  // 2. Put card in SPI Mode (CMD0)
	  if (send_cmd(CMD0, 0) == 1) {
 8007340:	2100      	movs	r1, #0
 8007342:	2040      	movs	r0, #64	@ 0x40
 8007344:	f7ff ff7a 	bl	800723c <send_cmd>
 8007348:	4603      	mov	r3, r0
 800734a:	2b01      	cmp	r3, #1
 800734c:	d12a      	bne.n	80073a4 <USER_initialize+0x90>
	      // 3. Check interface condition (CMD8)
	      if (send_cmd(CMD8, 0x1AA) == 1) {
 800734e:	f44f 71d5 	mov.w	r1, #426	@ 0x1aa
 8007352:	2048      	movs	r0, #72	@ 0x48
 8007354:	f7ff ff72 	bl	800723c <send_cmd>
 8007358:	4603      	mov	r3, r0
 800735a:	2b01      	cmp	r3, #1
 800735c:	d122      	bne.n	80073a4 <USER_initialize+0x90>
	          // 4. Initialize card (ACMD41)
	          uint32_t timeout = HAL_GetTick() + 1000;
 800735e:	f7fb fbbd 	bl	8002adc <HAL_GetTick>
 8007362:	4603      	mov	r3, r0
 8007364:	f503 737a 	add.w	r3, r3, #1000	@ 0x3e8
 8007368:	60bb      	str	r3, [r7, #8]
	          while (send_cmd(CMD41 | 0x80, 0x40000000) && (HAL_GetTick() < timeout));
 800736a:	bf00      	nop
 800736c:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 8007370:	20e9      	movs	r0, #233	@ 0xe9
 8007372:	f7ff ff63 	bl	800723c <send_cmd>
 8007376:	4603      	mov	r3, r0
 8007378:	2b00      	cmp	r3, #0
 800737a:	d005      	beq.n	8007388 <USER_initialize+0x74>
 800737c:	f7fb fbae 	bl	8002adc <HAL_GetTick>
 8007380:	4602      	mov	r2, r0
 8007382:	68bb      	ldr	r3, [r7, #8]
 8007384:	4293      	cmp	r3, r2
 8007386:	d8f1      	bhi.n	800736c <USER_initialize+0x58>

	          if (HAL_GetTick() < timeout) Stat &= ~STA_NOINIT; // SUCCESS!
 8007388:	f7fb fba8 	bl	8002adc <HAL_GetTick>
 800738c:	4602      	mov	r2, r0
 800738e:	68bb      	ldr	r3, [r7, #8]
 8007390:	4293      	cmp	r3, r2
 8007392:	d907      	bls.n	80073a4 <USER_initialize+0x90>
 8007394:	4b07      	ldr	r3, [pc, #28]	@ (80073b4 <USER_initialize+0xa0>)
 8007396:	781b      	ldrb	r3, [r3, #0]
 8007398:	b2db      	uxtb	r3, r3
 800739a:	f023 0301 	bic.w	r3, r3, #1
 800739e:	b2da      	uxtb	r2, r3
 80073a0:	4b04      	ldr	r3, [pc, #16]	@ (80073b4 <USER_initialize+0xa0>)
 80073a2:	701a      	strb	r2, [r3, #0]
	      }
	  }
	  return Stat;
 80073a4:	4b03      	ldr	r3, [pc, #12]	@ (80073b4 <USER_initialize+0xa0>)
 80073a6:	781b      	ldrb	r3, [r3, #0]
 80073a8:	b2db      	uxtb	r3, r3
  /* USER CODE END INIT */
}
 80073aa:	4618      	mov	r0, r3
 80073ac:	3710      	adds	r7, #16
 80073ae:	46bd      	mov	sp, r7
 80073b0:	bd80      	pop	{r7, pc}
 80073b2:	bf00      	nop
 80073b4:	2000000d 	.word	0x2000000d

080073b8 <USER_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_status (
	BYTE pdrv       /* Physical drive number to identify the drive */
)
{
 80073b8:	b480      	push	{r7}
 80073ba:	b083      	sub	sp, #12
 80073bc:	af00      	add	r7, sp, #0
 80073be:	4603      	mov	r3, r0
 80073c0:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN STATUS */
	return Stat; // Returns 0 (Ready) if initialization succeeded
 80073c2:	4b04      	ldr	r3, [pc, #16]	@ (80073d4 <USER_status+0x1c>)
 80073c4:	781b      	ldrb	r3, [r3, #0]
 80073c6:	b2db      	uxtb	r3, r3
  /* USER CODE END STATUS */
}
 80073c8:	4618      	mov	r0, r3
 80073ca:	370c      	adds	r7, #12
 80073cc:	46bd      	mov	sp, r7
 80073ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073d2:	4770      	bx	lr
 80073d4:	2000000d 	.word	0x2000000d

080073d8 <USER_read>:
	BYTE pdrv,      /* Physical drive nmuber to identify the drive */
	BYTE *buff,     /* Data buffer to store read data */
	DWORD sector,   /* Sector address in LBA */
	UINT count      /* Number of sectors to read */
)
{
 80073d8:	b590      	push	{r4, r7, lr}
 80073da:	b087      	sub	sp, #28
 80073dc:	af00      	add	r7, sp, #0
 80073de:	60b9      	str	r1, [r7, #8]
 80073e0:	607a      	str	r2, [r7, #4]
 80073e2:	603b      	str	r3, [r7, #0]
 80073e4:	4603      	mov	r3, r0
 80073e6:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN READ */
	if (Stat & STA_NOINIT) return RES_NOTRDY;
 80073e8:	4b1e      	ldr	r3, [pc, #120]	@ (8007464 <USER_read+0x8c>)
 80073ea:	781b      	ldrb	r3, [r3, #0]
 80073ec:	b2db      	uxtb	r3, r3
 80073ee:	f003 0301 	and.w	r3, r3, #1
 80073f2:	2b00      	cmp	r3, #0
 80073f4:	d001      	beq.n	80073fa <USER_read+0x22>
 80073f6:	2303      	movs	r3, #3
 80073f8:	e02f      	b.n	800745a <USER_read+0x82>

	  if (send_cmd(CMD17, sector) == 0) { // Read single block
 80073fa:	6879      	ldr	r1, [r7, #4]
 80073fc:	2051      	movs	r0, #81	@ 0x51
 80073fe:	f7ff ff1d 	bl	800723c <send_cmd>
 8007402:	4603      	mov	r3, r0
 8007404:	2b00      	cmp	r3, #0
 8007406:	d127      	bne.n	8007458 <USER_read+0x80>
	      // Wait for data token 0xFE
	      uint16_t timeout = 1000;
 8007408:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800740c:	82fb      	strh	r3, [r7, #22]
	      while (SPI_RxByte() != 0xFE && --timeout);
 800740e:	bf00      	nop
 8007410:	f7ff feb6 	bl	8007180 <SPI_RxByte>
 8007414:	4603      	mov	r3, r0
 8007416:	2bfe      	cmp	r3, #254	@ 0xfe
 8007418:	d005      	beq.n	8007426 <USER_read+0x4e>
 800741a:	8afb      	ldrh	r3, [r7, #22]
 800741c:	3b01      	subs	r3, #1
 800741e:	82fb      	strh	r3, [r7, #22]
 8007420:	8afb      	ldrh	r3, [r7, #22]
 8007422:	2b00      	cmp	r3, #0
 8007424:	d1f4      	bne.n	8007410 <USER_read+0x38>

	      for (uint16_t i = 0; i < 512; i++) *buff++ = SPI_RxByte();
 8007426:	2300      	movs	r3, #0
 8007428:	82bb      	strh	r3, [r7, #20]
 800742a:	e009      	b.n	8007440 <USER_read+0x68>
 800742c:	68bc      	ldr	r4, [r7, #8]
 800742e:	1c63      	adds	r3, r4, #1
 8007430:	60bb      	str	r3, [r7, #8]
 8007432:	f7ff fea5 	bl	8007180 <SPI_RxByte>
 8007436:	4603      	mov	r3, r0
 8007438:	7023      	strb	r3, [r4, #0]
 800743a:	8abb      	ldrh	r3, [r7, #20]
 800743c:	3301      	adds	r3, #1
 800743e:	82bb      	strh	r3, [r7, #20]
 8007440:	8abb      	ldrh	r3, [r7, #20]
 8007442:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007446:	d3f1      	bcc.n	800742c <USER_read+0x54>

	      SPI_RxByte(); SPI_RxByte(); // Discard CRC
 8007448:	f7ff fe9a 	bl	8007180 <SPI_RxByte>
 800744c:	f7ff fe98 	bl	8007180 <SPI_RxByte>
	      DESELECT();
 8007450:	f7ff fec8 	bl	80071e4 <DESELECT>
	      return RES_OK;
 8007454:	2300      	movs	r3, #0
 8007456:	e000      	b.n	800745a <USER_read+0x82>
	  }
	  return RES_ERROR;
 8007458:	2301      	movs	r3, #1
  /* USER CODE END READ */
}
 800745a:	4618      	mov	r0, r3
 800745c:	371c      	adds	r7, #28
 800745e:	46bd      	mov	sp, r7
 8007460:	bd90      	pop	{r4, r7, pc}
 8007462:	bf00      	nop
 8007464:	2000000d 	.word	0x2000000d

08007468 <USER_write>:
	BYTE pdrv,          /* Physical drive nmuber to identify the drive */
	const BYTE *buff,   /* Data to be written */
	DWORD sector,       /* Sector address in LBA */
	UINT count          /* Number of sectors to write */
)
{
 8007468:	b580      	push	{r7, lr}
 800746a:	b086      	sub	sp, #24
 800746c:	af00      	add	r7, sp, #0
 800746e:	60b9      	str	r1, [r7, #8]
 8007470:	607a      	str	r2, [r7, #4]
 8007472:	603b      	str	r3, [r7, #0]
 8007474:	4603      	mov	r3, r0
 8007476:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN WRITE */
  if (Stat & STA_NOINIT) return RES_NOTRDY;
 8007478:	4b22      	ldr	r3, [pc, #136]	@ (8007504 <USER_write+0x9c>)
 800747a:	781b      	ldrb	r3, [r3, #0]
 800747c:	b2db      	uxtb	r3, r3
 800747e:	f003 0301 	and.w	r3, r3, #1
 8007482:	2b00      	cmp	r3, #0
 8007484:	d001      	beq.n	800748a <USER_write+0x22>
 8007486:	2303      	movs	r3, #3
 8007488:	e037      	b.n	80074fa <USER_write+0x92>

  // CMD24 = Write Single Block
  if (send_cmd(CMD24, sector) == 0) {
 800748a:	6879      	ldr	r1, [r7, #4]
 800748c:	2058      	movs	r0, #88	@ 0x58
 800748e:	f7ff fed5 	bl	800723c <send_cmd>
 8007492:	4603      	mov	r3, r0
 8007494:	2b00      	cmp	r3, #0
 8007496:	d12d      	bne.n	80074f4 <USER_write+0x8c>
      SPI_TxByte(0xFF); // Dummy clock
 8007498:	20ff      	movs	r0, #255	@ 0xff
 800749a:	f7ff fe85 	bl	80071a8 <SPI_TxByte>
      SPI_TxByte(0xFE); // Data Token (tells SD card "here comes data")
 800749e:	20fe      	movs	r0, #254	@ 0xfe
 80074a0:	f7ff fe82 	bl	80071a8 <SPI_TxByte>

      for (uint16_t i = 0; i < 512; i++) SPI_TxByte(*buff++); // Send 512 byte sector
 80074a4:	2300      	movs	r3, #0
 80074a6:	82fb      	strh	r3, [r7, #22]
 80074a8:	e009      	b.n	80074be <USER_write+0x56>
 80074aa:	68bb      	ldr	r3, [r7, #8]
 80074ac:	1c5a      	adds	r2, r3, #1
 80074ae:	60ba      	str	r2, [r7, #8]
 80074b0:	781b      	ldrb	r3, [r3, #0]
 80074b2:	4618      	mov	r0, r3
 80074b4:	f7ff fe78 	bl	80071a8 <SPI_TxByte>
 80074b8:	8afb      	ldrh	r3, [r7, #22]
 80074ba:	3301      	adds	r3, #1
 80074bc:	82fb      	strh	r3, [r7, #22]
 80074be:	8afb      	ldrh	r3, [r7, #22]
 80074c0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80074c4:	d3f1      	bcc.n	80074aa <USER_write+0x42>

      SPI_TxByte(0xFF); SPI_TxByte(0xFF); // Dummy CRC
 80074c6:	20ff      	movs	r0, #255	@ 0xff
 80074c8:	f7ff fe6e 	bl	80071a8 <SPI_TxByte>
 80074cc:	20ff      	movs	r0, #255	@ 0xff
 80074ce:	f7ff fe6b 	bl	80071a8 <SPI_TxByte>

      // Check if card accepted the data (0x05 = Data Accepted)
      if ((SPI_RxByte() & 0x1F) == 0x05) {
 80074d2:	f7ff fe55 	bl	8007180 <SPI_RxByte>
 80074d6:	4603      	mov	r3, r0
 80074d8:	f003 031f 	and.w	r3, r3, #31
 80074dc:	2b05      	cmp	r3, #5
 80074de:	d109      	bne.n	80074f4 <USER_write+0x8c>
          while (SPI_RxByte() == 0x00); // Wait while card is "Busy" writing to flash
 80074e0:	bf00      	nop
 80074e2:	f7ff fe4d 	bl	8007180 <SPI_RxByte>
 80074e6:	4603      	mov	r3, r0
 80074e8:	2b00      	cmp	r3, #0
 80074ea:	d0fa      	beq.n	80074e2 <USER_write+0x7a>
          DESELECT();
 80074ec:	f7ff fe7a 	bl	80071e4 <DESELECT>
          return RES_OK;
 80074f0:	2300      	movs	r3, #0
 80074f2:	e002      	b.n	80074fa <USER_write+0x92>
      }
  }
  DESELECT();
 80074f4:	f7ff fe76 	bl	80071e4 <DESELECT>
  return RES_ERROR;
 80074f8:	2301      	movs	r3, #1
  /* USER CODE END WRITE */
}
 80074fa:	4618      	mov	r0, r3
 80074fc:	3718      	adds	r7, #24
 80074fe:	46bd      	mov	sp, r7
 8007500:	bd80      	pop	{r7, pc}
 8007502:	bf00      	nop
 8007504:	2000000d 	.word	0x2000000d

08007508 <USER_ioctl>:
DRESULT USER_ioctl (
	BYTE pdrv,      /* Physical drive nmuber (0..) */
	BYTE cmd,       /* Control code */
	void *buff      /* Buffer to send/receive control data */
)
{
 8007508:	b580      	push	{r7, lr}
 800750a:	b082      	sub	sp, #8
 800750c:	af00      	add	r7, sp, #0
 800750e:	4603      	mov	r3, r0
 8007510:	603a      	str	r2, [r7, #0]
 8007512:	71fb      	strb	r3, [r7, #7]
 8007514:	460b      	mov	r3, r1
 8007516:	71bb      	strb	r3, [r7, #6]
  /* USER CODE BEGIN IOCTL */
	if (Stat & STA_NOINIT) return RES_NOTRDY;
 8007518:	4b1d      	ldr	r3, [pc, #116]	@ (8007590 <USER_ioctl+0x88>)
 800751a:	781b      	ldrb	r3, [r3, #0]
 800751c:	b2db      	uxtb	r3, r3
 800751e:	f003 0301 	and.w	r3, r3, #1
 8007522:	2b00      	cmp	r3, #0
 8007524:	d001      	beq.n	800752a <USER_ioctl+0x22>
 8007526:	2303      	movs	r3, #3
 8007528:	e02e      	b.n	8007588 <USER_ioctl+0x80>

	    switch (cmd) {
 800752a:	79bb      	ldrb	r3, [r7, #6]
 800752c:	2b03      	cmp	r3, #3
 800752e:	d82a      	bhi.n	8007586 <USER_ioctl+0x7e>
 8007530:	a201      	add	r2, pc, #4	@ (adr r2, 8007538 <USER_ioctl+0x30>)
 8007532:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007536:	bf00      	nop
 8007538:	08007549 	.word	0x08007549
 800753c:	08007567 	.word	0x08007567
 8007540:	08007571 	.word	0x08007571
 8007544:	0800757d 	.word	0x0800757d
	        case CTRL_SYNC:
	            SELECT();
 8007548:	f7ff fe40 	bl	80071cc <SELECT>
	            if (wait_ready() == 1) { // Wait for the card to finish internal programming
 800754c:	f7ff fe58 	bl	8007200 <wait_ready>
 8007550:	4603      	mov	r3, r0
 8007552:	2b01      	cmp	r3, #1
 8007554:	d103      	bne.n	800755e <USER_ioctl+0x56>
	                DESELECT();
 8007556:	f7ff fe45 	bl	80071e4 <DESELECT>
	                return RES_OK;
 800755a:	2300      	movs	r3, #0
 800755c:	e014      	b.n	8007588 <USER_ioctl+0x80>
	            }
	            DESELECT();
 800755e:	f7ff fe41 	bl	80071e4 <DESELECT>
	            return RES_ERROR;
 8007562:	2301      	movs	r3, #1
 8007564:	e010      	b.n	8007588 <USER_ioctl+0x80>

	        case GET_SECTOR_COUNT:
	            // Most libraries need this to calculate total space
	            *(DWORD*)buff = 1000000; // Placeholder for ~512MB
 8007566:	683b      	ldr	r3, [r7, #0]
 8007568:	4a0a      	ldr	r2, [pc, #40]	@ (8007594 <USER_ioctl+0x8c>)
 800756a:	601a      	str	r2, [r3, #0]
	            return RES_OK;
 800756c:	2300      	movs	r3, #0
 800756e:	e00b      	b.n	8007588 <USER_ioctl+0x80>

	        case GET_SECTOR_SIZE:
	            *(WORD*)buff = 512;
 8007570:	683b      	ldr	r3, [r7, #0]
 8007572:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8007576:	801a      	strh	r2, [r3, #0]
	            return RES_OK;
 8007578:	2300      	movs	r3, #0
 800757a:	e005      	b.n	8007588 <USER_ioctl+0x80>

	        case GET_BLOCK_SIZE:
	            *(DWORD*)buff = 1;
 800757c:	683b      	ldr	r3, [r7, #0]
 800757e:	2201      	movs	r2, #1
 8007580:	601a      	str	r2, [r3, #0]
	            return RES_OK;
 8007582:	2300      	movs	r3, #0
 8007584:	e000      	b.n	8007588 <USER_ioctl+0x80>
	    }
	    return RES_ERROR;
 8007586:	2301      	movs	r3, #1
  /* USER CODE END IOCTL */
}
 8007588:	4618      	mov	r0, r3
 800758a:	3708      	adds	r7, #8
 800758c:	46bd      	mov	sp, r7
 800758e:	bd80      	pop	{r7, pc}
 8007590:	2000000d 	.word	0x2000000d
 8007594:	000f4240 	.word	0x000f4240

08007598 <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 8007598:	b580      	push	{r7, lr}
 800759a:	b084      	sub	sp, #16
 800759c:	af00      	add	r7, sp, #0
 800759e:	4603      	mov	r3, r0
 80075a0:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 80075a2:	79fb      	ldrb	r3, [r7, #7]
 80075a4:	4a08      	ldr	r2, [pc, #32]	@ (80075c8 <disk_status+0x30>)
 80075a6:	009b      	lsls	r3, r3, #2
 80075a8:	4413      	add	r3, r2
 80075aa:	685b      	ldr	r3, [r3, #4]
 80075ac:	685b      	ldr	r3, [r3, #4]
 80075ae:	79fa      	ldrb	r2, [r7, #7]
 80075b0:	4905      	ldr	r1, [pc, #20]	@ (80075c8 <disk_status+0x30>)
 80075b2:	440a      	add	r2, r1
 80075b4:	7a12      	ldrb	r2, [r2, #8]
 80075b6:	4610      	mov	r0, r2
 80075b8:	4798      	blx	r3
 80075ba:	4603      	mov	r3, r0
 80075bc:	73fb      	strb	r3, [r7, #15]
  return stat;
 80075be:	7bfb      	ldrb	r3, [r7, #15]
}
 80075c0:	4618      	mov	r0, r3
 80075c2:	3710      	adds	r7, #16
 80075c4:	46bd      	mov	sp, r7
 80075c6:	bd80      	pop	{r7, pc}
 80075c8:	20000d3c 	.word	0x20000d3c

080075cc <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 80075cc:	b580      	push	{r7, lr}
 80075ce:	b084      	sub	sp, #16
 80075d0:	af00      	add	r7, sp, #0
 80075d2:	4603      	mov	r3, r0
 80075d4:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 80075d6:	2300      	movs	r3, #0
 80075d8:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 80075da:	79fb      	ldrb	r3, [r7, #7]
 80075dc:	4a0e      	ldr	r2, [pc, #56]	@ (8007618 <disk_initialize+0x4c>)
 80075de:	5cd3      	ldrb	r3, [r2, r3]
 80075e0:	2b00      	cmp	r3, #0
 80075e2:	d114      	bne.n	800760e <disk_initialize+0x42>
  {
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 80075e4:	79fb      	ldrb	r3, [r7, #7]
 80075e6:	4a0c      	ldr	r2, [pc, #48]	@ (8007618 <disk_initialize+0x4c>)
 80075e8:	009b      	lsls	r3, r3, #2
 80075ea:	4413      	add	r3, r2
 80075ec:	685b      	ldr	r3, [r3, #4]
 80075ee:	681b      	ldr	r3, [r3, #0]
 80075f0:	79fa      	ldrb	r2, [r7, #7]
 80075f2:	4909      	ldr	r1, [pc, #36]	@ (8007618 <disk_initialize+0x4c>)
 80075f4:	440a      	add	r2, r1
 80075f6:	7a12      	ldrb	r2, [r2, #8]
 80075f8:	4610      	mov	r0, r2
 80075fa:	4798      	blx	r3
 80075fc:	4603      	mov	r3, r0
 80075fe:	73fb      	strb	r3, [r7, #15]
    if(stat == RES_OK)
 8007600:	7bfb      	ldrb	r3, [r7, #15]
 8007602:	2b00      	cmp	r3, #0
 8007604:	d103      	bne.n	800760e <disk_initialize+0x42>
    {
      disk.is_initialized[pdrv] = 1;
 8007606:	79fb      	ldrb	r3, [r7, #7]
 8007608:	4a03      	ldr	r2, [pc, #12]	@ (8007618 <disk_initialize+0x4c>)
 800760a:	2101      	movs	r1, #1
 800760c:	54d1      	strb	r1, [r2, r3]
    }
  }
  return stat;
 800760e:	7bfb      	ldrb	r3, [r7, #15]
}
 8007610:	4618      	mov	r0, r3
 8007612:	3710      	adds	r7, #16
 8007614:	46bd      	mov	sp, r7
 8007616:	bd80      	pop	{r7, pc}
 8007618:	20000d3c 	.word	0x20000d3c

0800761c <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 800761c:	b590      	push	{r4, r7, lr}
 800761e:	b087      	sub	sp, #28
 8007620:	af00      	add	r7, sp, #0
 8007622:	60b9      	str	r1, [r7, #8]
 8007624:	607a      	str	r2, [r7, #4]
 8007626:	603b      	str	r3, [r7, #0]
 8007628:	4603      	mov	r3, r0
 800762a:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 800762c:	7bfb      	ldrb	r3, [r7, #15]
 800762e:	4a0a      	ldr	r2, [pc, #40]	@ (8007658 <disk_read+0x3c>)
 8007630:	009b      	lsls	r3, r3, #2
 8007632:	4413      	add	r3, r2
 8007634:	685b      	ldr	r3, [r3, #4]
 8007636:	689c      	ldr	r4, [r3, #8]
 8007638:	7bfb      	ldrb	r3, [r7, #15]
 800763a:	4a07      	ldr	r2, [pc, #28]	@ (8007658 <disk_read+0x3c>)
 800763c:	4413      	add	r3, r2
 800763e:	7a18      	ldrb	r0, [r3, #8]
 8007640:	683b      	ldr	r3, [r7, #0]
 8007642:	687a      	ldr	r2, [r7, #4]
 8007644:	68b9      	ldr	r1, [r7, #8]
 8007646:	47a0      	blx	r4
 8007648:	4603      	mov	r3, r0
 800764a:	75fb      	strb	r3, [r7, #23]
  return res;
 800764c:	7dfb      	ldrb	r3, [r7, #23]
}
 800764e:	4618      	mov	r0, r3
 8007650:	371c      	adds	r7, #28
 8007652:	46bd      	mov	sp, r7
 8007654:	bd90      	pop	{r4, r7, pc}
 8007656:	bf00      	nop
 8007658:	20000d3c 	.word	0x20000d3c

0800765c <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 800765c:	b590      	push	{r4, r7, lr}
 800765e:	b087      	sub	sp, #28
 8007660:	af00      	add	r7, sp, #0
 8007662:	60b9      	str	r1, [r7, #8]
 8007664:	607a      	str	r2, [r7, #4]
 8007666:	603b      	str	r3, [r7, #0]
 8007668:	4603      	mov	r3, r0
 800766a:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 800766c:	7bfb      	ldrb	r3, [r7, #15]
 800766e:	4a0a      	ldr	r2, [pc, #40]	@ (8007698 <disk_write+0x3c>)
 8007670:	009b      	lsls	r3, r3, #2
 8007672:	4413      	add	r3, r2
 8007674:	685b      	ldr	r3, [r3, #4]
 8007676:	68dc      	ldr	r4, [r3, #12]
 8007678:	7bfb      	ldrb	r3, [r7, #15]
 800767a:	4a07      	ldr	r2, [pc, #28]	@ (8007698 <disk_write+0x3c>)
 800767c:	4413      	add	r3, r2
 800767e:	7a18      	ldrb	r0, [r3, #8]
 8007680:	683b      	ldr	r3, [r7, #0]
 8007682:	687a      	ldr	r2, [r7, #4]
 8007684:	68b9      	ldr	r1, [r7, #8]
 8007686:	47a0      	blx	r4
 8007688:	4603      	mov	r3, r0
 800768a:	75fb      	strb	r3, [r7, #23]
  return res;
 800768c:	7dfb      	ldrb	r3, [r7, #23]
}
 800768e:	4618      	mov	r0, r3
 8007690:	371c      	adds	r7, #28
 8007692:	46bd      	mov	sp, r7
 8007694:	bd90      	pop	{r4, r7, pc}
 8007696:	bf00      	nop
 8007698:	20000d3c 	.word	0x20000d3c

0800769c <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 800769c:	b580      	push	{r7, lr}
 800769e:	b084      	sub	sp, #16
 80076a0:	af00      	add	r7, sp, #0
 80076a2:	4603      	mov	r3, r0
 80076a4:	603a      	str	r2, [r7, #0]
 80076a6:	71fb      	strb	r3, [r7, #7]
 80076a8:	460b      	mov	r3, r1
 80076aa:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 80076ac:	79fb      	ldrb	r3, [r7, #7]
 80076ae:	4a09      	ldr	r2, [pc, #36]	@ (80076d4 <disk_ioctl+0x38>)
 80076b0:	009b      	lsls	r3, r3, #2
 80076b2:	4413      	add	r3, r2
 80076b4:	685b      	ldr	r3, [r3, #4]
 80076b6:	691b      	ldr	r3, [r3, #16]
 80076b8:	79fa      	ldrb	r2, [r7, #7]
 80076ba:	4906      	ldr	r1, [pc, #24]	@ (80076d4 <disk_ioctl+0x38>)
 80076bc:	440a      	add	r2, r1
 80076be:	7a10      	ldrb	r0, [r2, #8]
 80076c0:	79b9      	ldrb	r1, [r7, #6]
 80076c2:	683a      	ldr	r2, [r7, #0]
 80076c4:	4798      	blx	r3
 80076c6:	4603      	mov	r3, r0
 80076c8:	73fb      	strb	r3, [r7, #15]
  return res;
 80076ca:	7bfb      	ldrb	r3, [r7, #15]
}
 80076cc:	4618      	mov	r0, r3
 80076ce:	3710      	adds	r7, #16
 80076d0:	46bd      	mov	sp, r7
 80076d2:	bd80      	pop	{r7, pc}
 80076d4:	20000d3c 	.word	0x20000d3c

080076d8 <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 80076d8:	b480      	push	{r7}
 80076da:	b085      	sub	sp, #20
 80076dc:	af00      	add	r7, sp, #0
 80076de:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 80076e0:	687b      	ldr	r3, [r7, #4]
 80076e2:	3301      	adds	r3, #1
 80076e4:	781b      	ldrb	r3, [r3, #0]
 80076e6:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 80076e8:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80076ec:	021b      	lsls	r3, r3, #8
 80076ee:	b21a      	sxth	r2, r3
 80076f0:	687b      	ldr	r3, [r7, #4]
 80076f2:	781b      	ldrb	r3, [r3, #0]
 80076f4:	b21b      	sxth	r3, r3
 80076f6:	4313      	orrs	r3, r2
 80076f8:	b21b      	sxth	r3, r3
 80076fa:	81fb      	strh	r3, [r7, #14]
	return rv;
 80076fc:	89fb      	ldrh	r3, [r7, #14]
}
 80076fe:	4618      	mov	r0, r3
 8007700:	3714      	adds	r7, #20
 8007702:	46bd      	mov	sp, r7
 8007704:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007708:	4770      	bx	lr

0800770a <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 800770a:	b480      	push	{r7}
 800770c:	b085      	sub	sp, #20
 800770e:	af00      	add	r7, sp, #0
 8007710:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 8007712:	687b      	ldr	r3, [r7, #4]
 8007714:	3303      	adds	r3, #3
 8007716:	781b      	ldrb	r3, [r3, #0]
 8007718:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 800771a:	68fb      	ldr	r3, [r7, #12]
 800771c:	021b      	lsls	r3, r3, #8
 800771e:	687a      	ldr	r2, [r7, #4]
 8007720:	3202      	adds	r2, #2
 8007722:	7812      	ldrb	r2, [r2, #0]
 8007724:	4313      	orrs	r3, r2
 8007726:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 8007728:	68fb      	ldr	r3, [r7, #12]
 800772a:	021b      	lsls	r3, r3, #8
 800772c:	687a      	ldr	r2, [r7, #4]
 800772e:	3201      	adds	r2, #1
 8007730:	7812      	ldrb	r2, [r2, #0]
 8007732:	4313      	orrs	r3, r2
 8007734:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 8007736:	68fb      	ldr	r3, [r7, #12]
 8007738:	021b      	lsls	r3, r3, #8
 800773a:	687a      	ldr	r2, [r7, #4]
 800773c:	7812      	ldrb	r2, [r2, #0]
 800773e:	4313      	orrs	r3, r2
 8007740:	60fb      	str	r3, [r7, #12]
	return rv;
 8007742:	68fb      	ldr	r3, [r7, #12]
}
 8007744:	4618      	mov	r0, r3
 8007746:	3714      	adds	r7, #20
 8007748:	46bd      	mov	sp, r7
 800774a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800774e:	4770      	bx	lr

08007750 <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 8007750:	b480      	push	{r7}
 8007752:	b083      	sub	sp, #12
 8007754:	af00      	add	r7, sp, #0
 8007756:	6078      	str	r0, [r7, #4]
 8007758:	460b      	mov	r3, r1
 800775a:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 800775c:	687b      	ldr	r3, [r7, #4]
 800775e:	1c5a      	adds	r2, r3, #1
 8007760:	607a      	str	r2, [r7, #4]
 8007762:	887a      	ldrh	r2, [r7, #2]
 8007764:	b2d2      	uxtb	r2, r2
 8007766:	701a      	strb	r2, [r3, #0]
 8007768:	887b      	ldrh	r3, [r7, #2]
 800776a:	0a1b      	lsrs	r3, r3, #8
 800776c:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 800776e:	687b      	ldr	r3, [r7, #4]
 8007770:	1c5a      	adds	r2, r3, #1
 8007772:	607a      	str	r2, [r7, #4]
 8007774:	887a      	ldrh	r2, [r7, #2]
 8007776:	b2d2      	uxtb	r2, r2
 8007778:	701a      	strb	r2, [r3, #0]
}
 800777a:	bf00      	nop
 800777c:	370c      	adds	r7, #12
 800777e:	46bd      	mov	sp, r7
 8007780:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007784:	4770      	bx	lr

08007786 <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 8007786:	b480      	push	{r7}
 8007788:	b083      	sub	sp, #12
 800778a:	af00      	add	r7, sp, #0
 800778c:	6078      	str	r0, [r7, #4]
 800778e:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8007790:	687b      	ldr	r3, [r7, #4]
 8007792:	1c5a      	adds	r2, r3, #1
 8007794:	607a      	str	r2, [r7, #4]
 8007796:	683a      	ldr	r2, [r7, #0]
 8007798:	b2d2      	uxtb	r2, r2
 800779a:	701a      	strb	r2, [r3, #0]
 800779c:	683b      	ldr	r3, [r7, #0]
 800779e:	0a1b      	lsrs	r3, r3, #8
 80077a0:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 80077a2:	687b      	ldr	r3, [r7, #4]
 80077a4:	1c5a      	adds	r2, r3, #1
 80077a6:	607a      	str	r2, [r7, #4]
 80077a8:	683a      	ldr	r2, [r7, #0]
 80077aa:	b2d2      	uxtb	r2, r2
 80077ac:	701a      	strb	r2, [r3, #0]
 80077ae:	683b      	ldr	r3, [r7, #0]
 80077b0:	0a1b      	lsrs	r3, r3, #8
 80077b2:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 80077b4:	687b      	ldr	r3, [r7, #4]
 80077b6:	1c5a      	adds	r2, r3, #1
 80077b8:	607a      	str	r2, [r7, #4]
 80077ba:	683a      	ldr	r2, [r7, #0]
 80077bc:	b2d2      	uxtb	r2, r2
 80077be:	701a      	strb	r2, [r3, #0]
 80077c0:	683b      	ldr	r3, [r7, #0]
 80077c2:	0a1b      	lsrs	r3, r3, #8
 80077c4:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 80077c6:	687b      	ldr	r3, [r7, #4]
 80077c8:	1c5a      	adds	r2, r3, #1
 80077ca:	607a      	str	r2, [r7, #4]
 80077cc:	683a      	ldr	r2, [r7, #0]
 80077ce:	b2d2      	uxtb	r2, r2
 80077d0:	701a      	strb	r2, [r3, #0]
}
 80077d2:	bf00      	nop
 80077d4:	370c      	adds	r7, #12
 80077d6:	46bd      	mov	sp, r7
 80077d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077dc:	4770      	bx	lr

080077de <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 80077de:	b480      	push	{r7}
 80077e0:	b087      	sub	sp, #28
 80077e2:	af00      	add	r7, sp, #0
 80077e4:	60f8      	str	r0, [r7, #12]
 80077e6:	60b9      	str	r1, [r7, #8]
 80077e8:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 80077ea:	68fb      	ldr	r3, [r7, #12]
 80077ec:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 80077ee:	68bb      	ldr	r3, [r7, #8]
 80077f0:	613b      	str	r3, [r7, #16]

	if (cnt) {
 80077f2:	687b      	ldr	r3, [r7, #4]
 80077f4:	2b00      	cmp	r3, #0
 80077f6:	d00d      	beq.n	8007814 <mem_cpy+0x36>
		do {
			*d++ = *s++;
 80077f8:	693a      	ldr	r2, [r7, #16]
 80077fa:	1c53      	adds	r3, r2, #1
 80077fc:	613b      	str	r3, [r7, #16]
 80077fe:	697b      	ldr	r3, [r7, #20]
 8007800:	1c59      	adds	r1, r3, #1
 8007802:	6179      	str	r1, [r7, #20]
 8007804:	7812      	ldrb	r2, [r2, #0]
 8007806:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 8007808:	687b      	ldr	r3, [r7, #4]
 800780a:	3b01      	subs	r3, #1
 800780c:	607b      	str	r3, [r7, #4]
 800780e:	687b      	ldr	r3, [r7, #4]
 8007810:	2b00      	cmp	r3, #0
 8007812:	d1f1      	bne.n	80077f8 <mem_cpy+0x1a>
	}
}
 8007814:	bf00      	nop
 8007816:	371c      	adds	r7, #28
 8007818:	46bd      	mov	sp, r7
 800781a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800781e:	4770      	bx	lr

08007820 <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 8007820:	b480      	push	{r7}
 8007822:	b087      	sub	sp, #28
 8007824:	af00      	add	r7, sp, #0
 8007826:	60f8      	str	r0, [r7, #12]
 8007828:	60b9      	str	r1, [r7, #8]
 800782a:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800782c:	68fb      	ldr	r3, [r7, #12]
 800782e:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 8007830:	697b      	ldr	r3, [r7, #20]
 8007832:	1c5a      	adds	r2, r3, #1
 8007834:	617a      	str	r2, [r7, #20]
 8007836:	68ba      	ldr	r2, [r7, #8]
 8007838:	b2d2      	uxtb	r2, r2
 800783a:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 800783c:	687b      	ldr	r3, [r7, #4]
 800783e:	3b01      	subs	r3, #1
 8007840:	607b      	str	r3, [r7, #4]
 8007842:	687b      	ldr	r3, [r7, #4]
 8007844:	2b00      	cmp	r3, #0
 8007846:	d1f3      	bne.n	8007830 <mem_set+0x10>
}
 8007848:	bf00      	nop
 800784a:	bf00      	nop
 800784c:	371c      	adds	r7, #28
 800784e:	46bd      	mov	sp, r7
 8007850:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007854:	4770      	bx	lr

08007856 <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 8007856:	b480      	push	{r7}
 8007858:	b089      	sub	sp, #36	@ 0x24
 800785a:	af00      	add	r7, sp, #0
 800785c:	60f8      	str	r0, [r7, #12]
 800785e:	60b9      	str	r1, [r7, #8]
 8007860:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 8007862:	68fb      	ldr	r3, [r7, #12]
 8007864:	61fb      	str	r3, [r7, #28]
 8007866:	68bb      	ldr	r3, [r7, #8]
 8007868:	61bb      	str	r3, [r7, #24]
	int r = 0;
 800786a:	2300      	movs	r3, #0
 800786c:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 800786e:	69fb      	ldr	r3, [r7, #28]
 8007870:	1c5a      	adds	r2, r3, #1
 8007872:	61fa      	str	r2, [r7, #28]
 8007874:	781b      	ldrb	r3, [r3, #0]
 8007876:	4619      	mov	r1, r3
 8007878:	69bb      	ldr	r3, [r7, #24]
 800787a:	1c5a      	adds	r2, r3, #1
 800787c:	61ba      	str	r2, [r7, #24]
 800787e:	781b      	ldrb	r3, [r3, #0]
 8007880:	1acb      	subs	r3, r1, r3
 8007882:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 8007884:	687b      	ldr	r3, [r7, #4]
 8007886:	3b01      	subs	r3, #1
 8007888:	607b      	str	r3, [r7, #4]
 800788a:	687b      	ldr	r3, [r7, #4]
 800788c:	2b00      	cmp	r3, #0
 800788e:	d002      	beq.n	8007896 <mem_cmp+0x40>
 8007890:	697b      	ldr	r3, [r7, #20]
 8007892:	2b00      	cmp	r3, #0
 8007894:	d0eb      	beq.n	800786e <mem_cmp+0x18>

	return r;
 8007896:	697b      	ldr	r3, [r7, #20]
}
 8007898:	4618      	mov	r0, r3
 800789a:	3724      	adds	r7, #36	@ 0x24
 800789c:	46bd      	mov	sp, r7
 800789e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078a2:	4770      	bx	lr

080078a4 <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 80078a4:	b480      	push	{r7}
 80078a6:	b083      	sub	sp, #12
 80078a8:	af00      	add	r7, sp, #0
 80078aa:	6078      	str	r0, [r7, #4]
 80078ac:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 80078ae:	e002      	b.n	80078b6 <chk_chr+0x12>
 80078b0:	687b      	ldr	r3, [r7, #4]
 80078b2:	3301      	adds	r3, #1
 80078b4:	607b      	str	r3, [r7, #4]
 80078b6:	687b      	ldr	r3, [r7, #4]
 80078b8:	781b      	ldrb	r3, [r3, #0]
 80078ba:	2b00      	cmp	r3, #0
 80078bc:	d005      	beq.n	80078ca <chk_chr+0x26>
 80078be:	687b      	ldr	r3, [r7, #4]
 80078c0:	781b      	ldrb	r3, [r3, #0]
 80078c2:	461a      	mov	r2, r3
 80078c4:	683b      	ldr	r3, [r7, #0]
 80078c6:	4293      	cmp	r3, r2
 80078c8:	d1f2      	bne.n	80078b0 <chk_chr+0xc>
	return *str;
 80078ca:	687b      	ldr	r3, [r7, #4]
 80078cc:	781b      	ldrb	r3, [r3, #0]
}
 80078ce:	4618      	mov	r0, r3
 80078d0:	370c      	adds	r7, #12
 80078d2:	46bd      	mov	sp, r7
 80078d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078d8:	4770      	bx	lr
	...

080078dc <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 80078dc:	b480      	push	{r7}
 80078de:	b085      	sub	sp, #20
 80078e0:	af00      	add	r7, sp, #0
 80078e2:	6078      	str	r0, [r7, #4]
 80078e4:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 80078e6:	2300      	movs	r3, #0
 80078e8:	60bb      	str	r3, [r7, #8]
 80078ea:	68bb      	ldr	r3, [r7, #8]
 80078ec:	60fb      	str	r3, [r7, #12]
 80078ee:	e029      	b.n	8007944 <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 80078f0:	4a27      	ldr	r2, [pc, #156]	@ (8007990 <chk_lock+0xb4>)
 80078f2:	68fb      	ldr	r3, [r7, #12]
 80078f4:	011b      	lsls	r3, r3, #4
 80078f6:	4413      	add	r3, r2
 80078f8:	681b      	ldr	r3, [r3, #0]
 80078fa:	2b00      	cmp	r3, #0
 80078fc:	d01d      	beq.n	800793a <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 80078fe:	4a24      	ldr	r2, [pc, #144]	@ (8007990 <chk_lock+0xb4>)
 8007900:	68fb      	ldr	r3, [r7, #12]
 8007902:	011b      	lsls	r3, r3, #4
 8007904:	4413      	add	r3, r2
 8007906:	681a      	ldr	r2, [r3, #0]
 8007908:	687b      	ldr	r3, [r7, #4]
 800790a:	681b      	ldr	r3, [r3, #0]
 800790c:	429a      	cmp	r2, r3
 800790e:	d116      	bne.n	800793e <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 8007910:	4a1f      	ldr	r2, [pc, #124]	@ (8007990 <chk_lock+0xb4>)
 8007912:	68fb      	ldr	r3, [r7, #12]
 8007914:	011b      	lsls	r3, r3, #4
 8007916:	4413      	add	r3, r2
 8007918:	3304      	adds	r3, #4
 800791a:	681a      	ldr	r2, [r3, #0]
 800791c:	687b      	ldr	r3, [r7, #4]
 800791e:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 8007920:	429a      	cmp	r2, r3
 8007922:	d10c      	bne.n	800793e <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 8007924:	4a1a      	ldr	r2, [pc, #104]	@ (8007990 <chk_lock+0xb4>)
 8007926:	68fb      	ldr	r3, [r7, #12]
 8007928:	011b      	lsls	r3, r3, #4
 800792a:	4413      	add	r3, r2
 800792c:	3308      	adds	r3, #8
 800792e:	681a      	ldr	r2, [r3, #0]
 8007930:	687b      	ldr	r3, [r7, #4]
 8007932:	695b      	ldr	r3, [r3, #20]
				Files[i].clu == dp->obj.sclust &&
 8007934:	429a      	cmp	r2, r3
 8007936:	d102      	bne.n	800793e <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 8007938:	e007      	b.n	800794a <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 800793a:	2301      	movs	r3, #1
 800793c:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 800793e:	68fb      	ldr	r3, [r7, #12]
 8007940:	3301      	adds	r3, #1
 8007942:	60fb      	str	r3, [r7, #12]
 8007944:	68fb      	ldr	r3, [r7, #12]
 8007946:	2b01      	cmp	r3, #1
 8007948:	d9d2      	bls.n	80078f0 <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 800794a:	68fb      	ldr	r3, [r7, #12]
 800794c:	2b02      	cmp	r3, #2
 800794e:	d109      	bne.n	8007964 <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 8007950:	68bb      	ldr	r3, [r7, #8]
 8007952:	2b00      	cmp	r3, #0
 8007954:	d102      	bne.n	800795c <chk_lock+0x80>
 8007956:	683b      	ldr	r3, [r7, #0]
 8007958:	2b02      	cmp	r3, #2
 800795a:	d101      	bne.n	8007960 <chk_lock+0x84>
 800795c:	2300      	movs	r3, #0
 800795e:	e010      	b.n	8007982 <chk_lock+0xa6>
 8007960:	2312      	movs	r3, #18
 8007962:	e00e      	b.n	8007982 <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 8007964:	683b      	ldr	r3, [r7, #0]
 8007966:	2b00      	cmp	r3, #0
 8007968:	d108      	bne.n	800797c <chk_lock+0xa0>
 800796a:	4a09      	ldr	r2, [pc, #36]	@ (8007990 <chk_lock+0xb4>)
 800796c:	68fb      	ldr	r3, [r7, #12]
 800796e:	011b      	lsls	r3, r3, #4
 8007970:	4413      	add	r3, r2
 8007972:	330c      	adds	r3, #12
 8007974:	881b      	ldrh	r3, [r3, #0]
 8007976:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800797a:	d101      	bne.n	8007980 <chk_lock+0xa4>
 800797c:	2310      	movs	r3, #16
 800797e:	e000      	b.n	8007982 <chk_lock+0xa6>
 8007980:	2300      	movs	r3, #0
}
 8007982:	4618      	mov	r0, r3
 8007984:	3714      	adds	r7, #20
 8007986:	46bd      	mov	sp, r7
 8007988:	f85d 7b04 	ldr.w	r7, [sp], #4
 800798c:	4770      	bx	lr
 800798e:	bf00      	nop
 8007990:	20000d1c 	.word	0x20000d1c

08007994 <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 8007994:	b480      	push	{r7}
 8007996:	b083      	sub	sp, #12
 8007998:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800799a:	2300      	movs	r3, #0
 800799c:	607b      	str	r3, [r7, #4]
 800799e:	e002      	b.n	80079a6 <enq_lock+0x12>
 80079a0:	687b      	ldr	r3, [r7, #4]
 80079a2:	3301      	adds	r3, #1
 80079a4:	607b      	str	r3, [r7, #4]
 80079a6:	687b      	ldr	r3, [r7, #4]
 80079a8:	2b01      	cmp	r3, #1
 80079aa:	d806      	bhi.n	80079ba <enq_lock+0x26>
 80079ac:	4a09      	ldr	r2, [pc, #36]	@ (80079d4 <enq_lock+0x40>)
 80079ae:	687b      	ldr	r3, [r7, #4]
 80079b0:	011b      	lsls	r3, r3, #4
 80079b2:	4413      	add	r3, r2
 80079b4:	681b      	ldr	r3, [r3, #0]
 80079b6:	2b00      	cmp	r3, #0
 80079b8:	d1f2      	bne.n	80079a0 <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 80079ba:	687b      	ldr	r3, [r7, #4]
 80079bc:	2b02      	cmp	r3, #2
 80079be:	bf14      	ite	ne
 80079c0:	2301      	movne	r3, #1
 80079c2:	2300      	moveq	r3, #0
 80079c4:	b2db      	uxtb	r3, r3
}
 80079c6:	4618      	mov	r0, r3
 80079c8:	370c      	adds	r7, #12
 80079ca:	46bd      	mov	sp, r7
 80079cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079d0:	4770      	bx	lr
 80079d2:	bf00      	nop
 80079d4:	20000d1c 	.word	0x20000d1c

080079d8 <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 80079d8:	b480      	push	{r7}
 80079da:	b085      	sub	sp, #20
 80079dc:	af00      	add	r7, sp, #0
 80079de:	6078      	str	r0, [r7, #4]
 80079e0:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 80079e2:	2300      	movs	r3, #0
 80079e4:	60fb      	str	r3, [r7, #12]
 80079e6:	e01f      	b.n	8007a28 <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 80079e8:	4a41      	ldr	r2, [pc, #260]	@ (8007af0 <inc_lock+0x118>)
 80079ea:	68fb      	ldr	r3, [r7, #12]
 80079ec:	011b      	lsls	r3, r3, #4
 80079ee:	4413      	add	r3, r2
 80079f0:	681a      	ldr	r2, [r3, #0]
 80079f2:	687b      	ldr	r3, [r7, #4]
 80079f4:	681b      	ldr	r3, [r3, #0]
 80079f6:	429a      	cmp	r2, r3
 80079f8:	d113      	bne.n	8007a22 <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 80079fa:	4a3d      	ldr	r2, [pc, #244]	@ (8007af0 <inc_lock+0x118>)
 80079fc:	68fb      	ldr	r3, [r7, #12]
 80079fe:	011b      	lsls	r3, r3, #4
 8007a00:	4413      	add	r3, r2
 8007a02:	3304      	adds	r3, #4
 8007a04:	681a      	ldr	r2, [r3, #0]
 8007a06:	687b      	ldr	r3, [r7, #4]
 8007a08:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 8007a0a:	429a      	cmp	r2, r3
 8007a0c:	d109      	bne.n	8007a22 <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 8007a0e:	4a38      	ldr	r2, [pc, #224]	@ (8007af0 <inc_lock+0x118>)
 8007a10:	68fb      	ldr	r3, [r7, #12]
 8007a12:	011b      	lsls	r3, r3, #4
 8007a14:	4413      	add	r3, r2
 8007a16:	3308      	adds	r3, #8
 8007a18:	681a      	ldr	r2, [r3, #0]
 8007a1a:	687b      	ldr	r3, [r7, #4]
 8007a1c:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 8007a1e:	429a      	cmp	r2, r3
 8007a20:	d006      	beq.n	8007a30 <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 8007a22:	68fb      	ldr	r3, [r7, #12]
 8007a24:	3301      	adds	r3, #1
 8007a26:	60fb      	str	r3, [r7, #12]
 8007a28:	68fb      	ldr	r3, [r7, #12]
 8007a2a:	2b01      	cmp	r3, #1
 8007a2c:	d9dc      	bls.n	80079e8 <inc_lock+0x10>
 8007a2e:	e000      	b.n	8007a32 <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 8007a30:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 8007a32:	68fb      	ldr	r3, [r7, #12]
 8007a34:	2b02      	cmp	r3, #2
 8007a36:	d132      	bne.n	8007a9e <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 8007a38:	2300      	movs	r3, #0
 8007a3a:	60fb      	str	r3, [r7, #12]
 8007a3c:	e002      	b.n	8007a44 <inc_lock+0x6c>
 8007a3e:	68fb      	ldr	r3, [r7, #12]
 8007a40:	3301      	adds	r3, #1
 8007a42:	60fb      	str	r3, [r7, #12]
 8007a44:	68fb      	ldr	r3, [r7, #12]
 8007a46:	2b01      	cmp	r3, #1
 8007a48:	d806      	bhi.n	8007a58 <inc_lock+0x80>
 8007a4a:	4a29      	ldr	r2, [pc, #164]	@ (8007af0 <inc_lock+0x118>)
 8007a4c:	68fb      	ldr	r3, [r7, #12]
 8007a4e:	011b      	lsls	r3, r3, #4
 8007a50:	4413      	add	r3, r2
 8007a52:	681b      	ldr	r3, [r3, #0]
 8007a54:	2b00      	cmp	r3, #0
 8007a56:	d1f2      	bne.n	8007a3e <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 8007a58:	68fb      	ldr	r3, [r7, #12]
 8007a5a:	2b02      	cmp	r3, #2
 8007a5c:	d101      	bne.n	8007a62 <inc_lock+0x8a>
 8007a5e:	2300      	movs	r3, #0
 8007a60:	e040      	b.n	8007ae4 <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 8007a62:	687b      	ldr	r3, [r7, #4]
 8007a64:	681a      	ldr	r2, [r3, #0]
 8007a66:	4922      	ldr	r1, [pc, #136]	@ (8007af0 <inc_lock+0x118>)
 8007a68:	68fb      	ldr	r3, [r7, #12]
 8007a6a:	011b      	lsls	r3, r3, #4
 8007a6c:	440b      	add	r3, r1
 8007a6e:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 8007a70:	687b      	ldr	r3, [r7, #4]
 8007a72:	689a      	ldr	r2, [r3, #8]
 8007a74:	491e      	ldr	r1, [pc, #120]	@ (8007af0 <inc_lock+0x118>)
 8007a76:	68fb      	ldr	r3, [r7, #12]
 8007a78:	011b      	lsls	r3, r3, #4
 8007a7a:	440b      	add	r3, r1
 8007a7c:	3304      	adds	r3, #4
 8007a7e:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 8007a80:	687b      	ldr	r3, [r7, #4]
 8007a82:	695a      	ldr	r2, [r3, #20]
 8007a84:	491a      	ldr	r1, [pc, #104]	@ (8007af0 <inc_lock+0x118>)
 8007a86:	68fb      	ldr	r3, [r7, #12]
 8007a88:	011b      	lsls	r3, r3, #4
 8007a8a:	440b      	add	r3, r1
 8007a8c:	3308      	adds	r3, #8
 8007a8e:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 8007a90:	4a17      	ldr	r2, [pc, #92]	@ (8007af0 <inc_lock+0x118>)
 8007a92:	68fb      	ldr	r3, [r7, #12]
 8007a94:	011b      	lsls	r3, r3, #4
 8007a96:	4413      	add	r3, r2
 8007a98:	330c      	adds	r3, #12
 8007a9a:	2200      	movs	r2, #0
 8007a9c:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 8007a9e:	683b      	ldr	r3, [r7, #0]
 8007aa0:	2b00      	cmp	r3, #0
 8007aa2:	d009      	beq.n	8007ab8 <inc_lock+0xe0>
 8007aa4:	4a12      	ldr	r2, [pc, #72]	@ (8007af0 <inc_lock+0x118>)
 8007aa6:	68fb      	ldr	r3, [r7, #12]
 8007aa8:	011b      	lsls	r3, r3, #4
 8007aaa:	4413      	add	r3, r2
 8007aac:	330c      	adds	r3, #12
 8007aae:	881b      	ldrh	r3, [r3, #0]
 8007ab0:	2b00      	cmp	r3, #0
 8007ab2:	d001      	beq.n	8007ab8 <inc_lock+0xe0>
 8007ab4:	2300      	movs	r3, #0
 8007ab6:	e015      	b.n	8007ae4 <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 8007ab8:	683b      	ldr	r3, [r7, #0]
 8007aba:	2b00      	cmp	r3, #0
 8007abc:	d108      	bne.n	8007ad0 <inc_lock+0xf8>
 8007abe:	4a0c      	ldr	r2, [pc, #48]	@ (8007af0 <inc_lock+0x118>)
 8007ac0:	68fb      	ldr	r3, [r7, #12]
 8007ac2:	011b      	lsls	r3, r3, #4
 8007ac4:	4413      	add	r3, r2
 8007ac6:	330c      	adds	r3, #12
 8007ac8:	881b      	ldrh	r3, [r3, #0]
 8007aca:	3301      	adds	r3, #1
 8007acc:	b29a      	uxth	r2, r3
 8007ace:	e001      	b.n	8007ad4 <inc_lock+0xfc>
 8007ad0:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8007ad4:	4906      	ldr	r1, [pc, #24]	@ (8007af0 <inc_lock+0x118>)
 8007ad6:	68fb      	ldr	r3, [r7, #12]
 8007ad8:	011b      	lsls	r3, r3, #4
 8007ada:	440b      	add	r3, r1
 8007adc:	330c      	adds	r3, #12
 8007ade:	801a      	strh	r2, [r3, #0]

	return i + 1;
 8007ae0:	68fb      	ldr	r3, [r7, #12]
 8007ae2:	3301      	adds	r3, #1
}
 8007ae4:	4618      	mov	r0, r3
 8007ae6:	3714      	adds	r7, #20
 8007ae8:	46bd      	mov	sp, r7
 8007aea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007aee:	4770      	bx	lr
 8007af0:	20000d1c 	.word	0x20000d1c

08007af4 <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 8007af4:	b480      	push	{r7}
 8007af6:	b085      	sub	sp, #20
 8007af8:	af00      	add	r7, sp, #0
 8007afa:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 8007afc:	687b      	ldr	r3, [r7, #4]
 8007afe:	3b01      	subs	r3, #1
 8007b00:	607b      	str	r3, [r7, #4]
 8007b02:	687b      	ldr	r3, [r7, #4]
 8007b04:	2b01      	cmp	r3, #1
 8007b06:	d825      	bhi.n	8007b54 <dec_lock+0x60>
		n = Files[i].ctr;
 8007b08:	4a17      	ldr	r2, [pc, #92]	@ (8007b68 <dec_lock+0x74>)
 8007b0a:	687b      	ldr	r3, [r7, #4]
 8007b0c:	011b      	lsls	r3, r3, #4
 8007b0e:	4413      	add	r3, r2
 8007b10:	330c      	adds	r3, #12
 8007b12:	881b      	ldrh	r3, [r3, #0]
 8007b14:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 8007b16:	89fb      	ldrh	r3, [r7, #14]
 8007b18:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007b1c:	d101      	bne.n	8007b22 <dec_lock+0x2e>
 8007b1e:	2300      	movs	r3, #0
 8007b20:	81fb      	strh	r3, [r7, #14]
		if (n > 0) n--;				/* Decrement read mode open count */
 8007b22:	89fb      	ldrh	r3, [r7, #14]
 8007b24:	2b00      	cmp	r3, #0
 8007b26:	d002      	beq.n	8007b2e <dec_lock+0x3a>
 8007b28:	89fb      	ldrh	r3, [r7, #14]
 8007b2a:	3b01      	subs	r3, #1
 8007b2c:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 8007b2e:	4a0e      	ldr	r2, [pc, #56]	@ (8007b68 <dec_lock+0x74>)
 8007b30:	687b      	ldr	r3, [r7, #4]
 8007b32:	011b      	lsls	r3, r3, #4
 8007b34:	4413      	add	r3, r2
 8007b36:	330c      	adds	r3, #12
 8007b38:	89fa      	ldrh	r2, [r7, #14]
 8007b3a:	801a      	strh	r2, [r3, #0]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 8007b3c:	89fb      	ldrh	r3, [r7, #14]
 8007b3e:	2b00      	cmp	r3, #0
 8007b40:	d105      	bne.n	8007b4e <dec_lock+0x5a>
 8007b42:	4a09      	ldr	r2, [pc, #36]	@ (8007b68 <dec_lock+0x74>)
 8007b44:	687b      	ldr	r3, [r7, #4]
 8007b46:	011b      	lsls	r3, r3, #4
 8007b48:	4413      	add	r3, r2
 8007b4a:	2200      	movs	r2, #0
 8007b4c:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 8007b4e:	2300      	movs	r3, #0
 8007b50:	737b      	strb	r3, [r7, #13]
 8007b52:	e001      	b.n	8007b58 <dec_lock+0x64>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 8007b54:	2302      	movs	r3, #2
 8007b56:	737b      	strb	r3, [r7, #13]
	}
	return res;
 8007b58:	7b7b      	ldrb	r3, [r7, #13]
}
 8007b5a:	4618      	mov	r0, r3
 8007b5c:	3714      	adds	r7, #20
 8007b5e:	46bd      	mov	sp, r7
 8007b60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b64:	4770      	bx	lr
 8007b66:	bf00      	nop
 8007b68:	20000d1c 	.word	0x20000d1c

08007b6c <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 8007b6c:	b480      	push	{r7}
 8007b6e:	b085      	sub	sp, #20
 8007b70:	af00      	add	r7, sp, #0
 8007b72:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 8007b74:	2300      	movs	r3, #0
 8007b76:	60fb      	str	r3, [r7, #12]
 8007b78:	e010      	b.n	8007b9c <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 8007b7a:	4a0d      	ldr	r2, [pc, #52]	@ (8007bb0 <clear_lock+0x44>)
 8007b7c:	68fb      	ldr	r3, [r7, #12]
 8007b7e:	011b      	lsls	r3, r3, #4
 8007b80:	4413      	add	r3, r2
 8007b82:	681b      	ldr	r3, [r3, #0]
 8007b84:	687a      	ldr	r2, [r7, #4]
 8007b86:	429a      	cmp	r2, r3
 8007b88:	d105      	bne.n	8007b96 <clear_lock+0x2a>
 8007b8a:	4a09      	ldr	r2, [pc, #36]	@ (8007bb0 <clear_lock+0x44>)
 8007b8c:	68fb      	ldr	r3, [r7, #12]
 8007b8e:	011b      	lsls	r3, r3, #4
 8007b90:	4413      	add	r3, r2
 8007b92:	2200      	movs	r2, #0
 8007b94:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 8007b96:	68fb      	ldr	r3, [r7, #12]
 8007b98:	3301      	adds	r3, #1
 8007b9a:	60fb      	str	r3, [r7, #12]
 8007b9c:	68fb      	ldr	r3, [r7, #12]
 8007b9e:	2b01      	cmp	r3, #1
 8007ba0:	d9eb      	bls.n	8007b7a <clear_lock+0xe>
	}
}
 8007ba2:	bf00      	nop
 8007ba4:	bf00      	nop
 8007ba6:	3714      	adds	r7, #20
 8007ba8:	46bd      	mov	sp, r7
 8007baa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bae:	4770      	bx	lr
 8007bb0:	20000d1c 	.word	0x20000d1c

08007bb4 <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 8007bb4:	b580      	push	{r7, lr}
 8007bb6:	b086      	sub	sp, #24
 8007bb8:	af00      	add	r7, sp, #0
 8007bba:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 8007bbc:	2300      	movs	r3, #0
 8007bbe:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 8007bc0:	687b      	ldr	r3, [r7, #4]
 8007bc2:	78db      	ldrb	r3, [r3, #3]
 8007bc4:	2b00      	cmp	r3, #0
 8007bc6:	d034      	beq.n	8007c32 <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 8007bc8:	687b      	ldr	r3, [r7, #4]
 8007bca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007bcc:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 8007bce:	687b      	ldr	r3, [r7, #4]
 8007bd0:	7858      	ldrb	r0, [r3, #1]
 8007bd2:	687b      	ldr	r3, [r7, #4]
 8007bd4:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8007bd8:	2301      	movs	r3, #1
 8007bda:	697a      	ldr	r2, [r7, #20]
 8007bdc:	f7ff fd3e 	bl	800765c <disk_write>
 8007be0:	4603      	mov	r3, r0
 8007be2:	2b00      	cmp	r3, #0
 8007be4:	d002      	beq.n	8007bec <sync_window+0x38>
			res = FR_DISK_ERR;
 8007be6:	2301      	movs	r3, #1
 8007be8:	73fb      	strb	r3, [r7, #15]
 8007bea:	e022      	b.n	8007c32 <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 8007bec:	687b      	ldr	r3, [r7, #4]
 8007bee:	2200      	movs	r2, #0
 8007bf0:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 8007bf2:	687b      	ldr	r3, [r7, #4]
 8007bf4:	6a1b      	ldr	r3, [r3, #32]
 8007bf6:	697a      	ldr	r2, [r7, #20]
 8007bf8:	1ad2      	subs	r2, r2, r3
 8007bfa:	687b      	ldr	r3, [r7, #4]
 8007bfc:	699b      	ldr	r3, [r3, #24]
 8007bfe:	429a      	cmp	r2, r3
 8007c00:	d217      	bcs.n	8007c32 <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8007c02:	687b      	ldr	r3, [r7, #4]
 8007c04:	789b      	ldrb	r3, [r3, #2]
 8007c06:	613b      	str	r3, [r7, #16]
 8007c08:	e010      	b.n	8007c2c <sync_window+0x78>
					wsect += fs->fsize;
 8007c0a:	687b      	ldr	r3, [r7, #4]
 8007c0c:	699b      	ldr	r3, [r3, #24]
 8007c0e:	697a      	ldr	r2, [r7, #20]
 8007c10:	4413      	add	r3, r2
 8007c12:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 8007c14:	687b      	ldr	r3, [r7, #4]
 8007c16:	7858      	ldrb	r0, [r3, #1]
 8007c18:	687b      	ldr	r3, [r7, #4]
 8007c1a:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8007c1e:	2301      	movs	r3, #1
 8007c20:	697a      	ldr	r2, [r7, #20]
 8007c22:	f7ff fd1b 	bl	800765c <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8007c26:	693b      	ldr	r3, [r7, #16]
 8007c28:	3b01      	subs	r3, #1
 8007c2a:	613b      	str	r3, [r7, #16]
 8007c2c:	693b      	ldr	r3, [r7, #16]
 8007c2e:	2b01      	cmp	r3, #1
 8007c30:	d8eb      	bhi.n	8007c0a <sync_window+0x56>
				}
			}
		}
	}
	return res;
 8007c32:	7bfb      	ldrb	r3, [r7, #15]
}
 8007c34:	4618      	mov	r0, r3
 8007c36:	3718      	adds	r7, #24
 8007c38:	46bd      	mov	sp, r7
 8007c3a:	bd80      	pop	{r7, pc}

08007c3c <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 8007c3c:	b580      	push	{r7, lr}
 8007c3e:	b084      	sub	sp, #16
 8007c40:	af00      	add	r7, sp, #0
 8007c42:	6078      	str	r0, [r7, #4]
 8007c44:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 8007c46:	2300      	movs	r3, #0
 8007c48:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 8007c4a:	687b      	ldr	r3, [r7, #4]
 8007c4c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007c4e:	683a      	ldr	r2, [r7, #0]
 8007c50:	429a      	cmp	r2, r3
 8007c52:	d01b      	beq.n	8007c8c <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 8007c54:	6878      	ldr	r0, [r7, #4]
 8007c56:	f7ff ffad 	bl	8007bb4 <sync_window>
 8007c5a:	4603      	mov	r3, r0
 8007c5c:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 8007c5e:	7bfb      	ldrb	r3, [r7, #15]
 8007c60:	2b00      	cmp	r3, #0
 8007c62:	d113      	bne.n	8007c8c <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 8007c64:	687b      	ldr	r3, [r7, #4]
 8007c66:	7858      	ldrb	r0, [r3, #1]
 8007c68:	687b      	ldr	r3, [r7, #4]
 8007c6a:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8007c6e:	2301      	movs	r3, #1
 8007c70:	683a      	ldr	r2, [r7, #0]
 8007c72:	f7ff fcd3 	bl	800761c <disk_read>
 8007c76:	4603      	mov	r3, r0
 8007c78:	2b00      	cmp	r3, #0
 8007c7a:	d004      	beq.n	8007c86 <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 8007c7c:	f04f 33ff 	mov.w	r3, #4294967295
 8007c80:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 8007c82:	2301      	movs	r3, #1
 8007c84:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 8007c86:	687b      	ldr	r3, [r7, #4]
 8007c88:	683a      	ldr	r2, [r7, #0]
 8007c8a:	62da      	str	r2, [r3, #44]	@ 0x2c
		}
	}
	return res;
 8007c8c:	7bfb      	ldrb	r3, [r7, #15]
}
 8007c8e:	4618      	mov	r0, r3
 8007c90:	3710      	adds	r7, #16
 8007c92:	46bd      	mov	sp, r7
 8007c94:	bd80      	pop	{r7, pc}
	...

08007c98 <sync_fs>:

static
FRESULT sync_fs (	/* FR_OK:succeeded, !=0:error */
	FATFS* fs		/* File system object */
)
{
 8007c98:	b580      	push	{r7, lr}
 8007c9a:	b084      	sub	sp, #16
 8007c9c:	af00      	add	r7, sp, #0
 8007c9e:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 8007ca0:	6878      	ldr	r0, [r7, #4]
 8007ca2:	f7ff ff87 	bl	8007bb4 <sync_window>
 8007ca6:	4603      	mov	r3, r0
 8007ca8:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 8007caa:	7bfb      	ldrb	r3, [r7, #15]
 8007cac:	2b00      	cmp	r3, #0
 8007cae:	d158      	bne.n	8007d62 <sync_fs+0xca>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 8007cb0:	687b      	ldr	r3, [r7, #4]
 8007cb2:	781b      	ldrb	r3, [r3, #0]
 8007cb4:	2b03      	cmp	r3, #3
 8007cb6:	d148      	bne.n	8007d4a <sync_fs+0xb2>
 8007cb8:	687b      	ldr	r3, [r7, #4]
 8007cba:	791b      	ldrb	r3, [r3, #4]
 8007cbc:	2b01      	cmp	r3, #1
 8007cbe:	d144      	bne.n	8007d4a <sync_fs+0xb2>
			/* Create FSInfo structure */
			mem_set(fs->win, 0, SS(fs));
 8007cc0:	687b      	ldr	r3, [r7, #4]
 8007cc2:	3330      	adds	r3, #48	@ 0x30
 8007cc4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8007cc8:	2100      	movs	r1, #0
 8007cca:	4618      	mov	r0, r3
 8007ccc:	f7ff fda8 	bl	8007820 <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 8007cd0:	687b      	ldr	r3, [r7, #4]
 8007cd2:	3330      	adds	r3, #48	@ 0x30
 8007cd4:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 8007cd8:	f64a 2155 	movw	r1, #43605	@ 0xaa55
 8007cdc:	4618      	mov	r0, r3
 8007cde:	f7ff fd37 	bl	8007750 <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 8007ce2:	687b      	ldr	r3, [r7, #4]
 8007ce4:	3330      	adds	r3, #48	@ 0x30
 8007ce6:	4921      	ldr	r1, [pc, #132]	@ (8007d6c <sync_fs+0xd4>)
 8007ce8:	4618      	mov	r0, r3
 8007cea:	f7ff fd4c 	bl	8007786 <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 8007cee:	687b      	ldr	r3, [r7, #4]
 8007cf0:	3330      	adds	r3, #48	@ 0x30
 8007cf2:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 8007cf6:	491e      	ldr	r1, [pc, #120]	@ (8007d70 <sync_fs+0xd8>)
 8007cf8:	4618      	mov	r0, r3
 8007cfa:	f7ff fd44 	bl	8007786 <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 8007cfe:	687b      	ldr	r3, [r7, #4]
 8007d00:	3330      	adds	r3, #48	@ 0x30
 8007d02:	f503 72f4 	add.w	r2, r3, #488	@ 0x1e8
 8007d06:	687b      	ldr	r3, [r7, #4]
 8007d08:	691b      	ldr	r3, [r3, #16]
 8007d0a:	4619      	mov	r1, r3
 8007d0c:	4610      	mov	r0, r2
 8007d0e:	f7ff fd3a 	bl	8007786 <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 8007d12:	687b      	ldr	r3, [r7, #4]
 8007d14:	3330      	adds	r3, #48	@ 0x30
 8007d16:	f503 72f6 	add.w	r2, r3, #492	@ 0x1ec
 8007d1a:	687b      	ldr	r3, [r7, #4]
 8007d1c:	68db      	ldr	r3, [r3, #12]
 8007d1e:	4619      	mov	r1, r3
 8007d20:	4610      	mov	r0, r2
 8007d22:	f7ff fd30 	bl	8007786 <st_dword>
			/* Write it into the FSInfo sector */
			fs->winsect = fs->volbase + 1;
 8007d26:	687b      	ldr	r3, [r7, #4]
 8007d28:	69db      	ldr	r3, [r3, #28]
 8007d2a:	1c5a      	adds	r2, r3, #1
 8007d2c:	687b      	ldr	r3, [r7, #4]
 8007d2e:	62da      	str	r2, [r3, #44]	@ 0x2c
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 8007d30:	687b      	ldr	r3, [r7, #4]
 8007d32:	7858      	ldrb	r0, [r3, #1]
 8007d34:	687b      	ldr	r3, [r7, #4]
 8007d36:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8007d3a:	687b      	ldr	r3, [r7, #4]
 8007d3c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007d3e:	2301      	movs	r3, #1
 8007d40:	f7ff fc8c 	bl	800765c <disk_write>
			fs->fsi_flag = 0;
 8007d44:	687b      	ldr	r3, [r7, #4]
 8007d46:	2200      	movs	r2, #0
 8007d48:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 8007d4a:	687b      	ldr	r3, [r7, #4]
 8007d4c:	785b      	ldrb	r3, [r3, #1]
 8007d4e:	2200      	movs	r2, #0
 8007d50:	2100      	movs	r1, #0
 8007d52:	4618      	mov	r0, r3
 8007d54:	f7ff fca2 	bl	800769c <disk_ioctl>
 8007d58:	4603      	mov	r3, r0
 8007d5a:	2b00      	cmp	r3, #0
 8007d5c:	d001      	beq.n	8007d62 <sync_fs+0xca>
 8007d5e:	2301      	movs	r3, #1
 8007d60:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 8007d62:	7bfb      	ldrb	r3, [r7, #15]
}
 8007d64:	4618      	mov	r0, r3
 8007d66:	3710      	adds	r7, #16
 8007d68:	46bd      	mov	sp, r7
 8007d6a:	bd80      	pop	{r7, pc}
 8007d6c:	41615252 	.word	0x41615252
 8007d70:	61417272 	.word	0x61417272

08007d74 <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 8007d74:	b480      	push	{r7}
 8007d76:	b083      	sub	sp, #12
 8007d78:	af00      	add	r7, sp, #0
 8007d7a:	6078      	str	r0, [r7, #4]
 8007d7c:	6039      	str	r1, [r7, #0]
	clst -= 2;
 8007d7e:	683b      	ldr	r3, [r7, #0]
 8007d80:	3b02      	subs	r3, #2
 8007d82:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 8007d84:	687b      	ldr	r3, [r7, #4]
 8007d86:	695b      	ldr	r3, [r3, #20]
 8007d88:	3b02      	subs	r3, #2
 8007d8a:	683a      	ldr	r2, [r7, #0]
 8007d8c:	429a      	cmp	r2, r3
 8007d8e:	d301      	bcc.n	8007d94 <clust2sect+0x20>
 8007d90:	2300      	movs	r3, #0
 8007d92:	e008      	b.n	8007da6 <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 8007d94:	687b      	ldr	r3, [r7, #4]
 8007d96:	895b      	ldrh	r3, [r3, #10]
 8007d98:	461a      	mov	r2, r3
 8007d9a:	683b      	ldr	r3, [r7, #0]
 8007d9c:	fb03 f202 	mul.w	r2, r3, r2
 8007da0:	687b      	ldr	r3, [r7, #4]
 8007da2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007da4:	4413      	add	r3, r2
}
 8007da6:	4618      	mov	r0, r3
 8007da8:	370c      	adds	r7, #12
 8007daa:	46bd      	mov	sp, r7
 8007dac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007db0:	4770      	bx	lr

08007db2 <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 8007db2:	b580      	push	{r7, lr}
 8007db4:	b086      	sub	sp, #24
 8007db6:	af00      	add	r7, sp, #0
 8007db8:	6078      	str	r0, [r7, #4]
 8007dba:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 8007dbc:	687b      	ldr	r3, [r7, #4]
 8007dbe:	681b      	ldr	r3, [r3, #0]
 8007dc0:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 8007dc2:	683b      	ldr	r3, [r7, #0]
 8007dc4:	2b01      	cmp	r3, #1
 8007dc6:	d904      	bls.n	8007dd2 <get_fat+0x20>
 8007dc8:	693b      	ldr	r3, [r7, #16]
 8007dca:	695b      	ldr	r3, [r3, #20]
 8007dcc:	683a      	ldr	r2, [r7, #0]
 8007dce:	429a      	cmp	r2, r3
 8007dd0:	d302      	bcc.n	8007dd8 <get_fat+0x26>
		val = 1;	/* Internal error */
 8007dd2:	2301      	movs	r3, #1
 8007dd4:	617b      	str	r3, [r7, #20]
 8007dd6:	e08e      	b.n	8007ef6 <get_fat+0x144>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 8007dd8:	f04f 33ff 	mov.w	r3, #4294967295
 8007ddc:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 8007dde:	693b      	ldr	r3, [r7, #16]
 8007de0:	781b      	ldrb	r3, [r3, #0]
 8007de2:	2b03      	cmp	r3, #3
 8007de4:	d061      	beq.n	8007eaa <get_fat+0xf8>
 8007de6:	2b03      	cmp	r3, #3
 8007de8:	dc7b      	bgt.n	8007ee2 <get_fat+0x130>
 8007dea:	2b01      	cmp	r3, #1
 8007dec:	d002      	beq.n	8007df4 <get_fat+0x42>
 8007dee:	2b02      	cmp	r3, #2
 8007df0:	d041      	beq.n	8007e76 <get_fat+0xc4>
 8007df2:	e076      	b.n	8007ee2 <get_fat+0x130>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 8007df4:	683b      	ldr	r3, [r7, #0]
 8007df6:	60fb      	str	r3, [r7, #12]
 8007df8:	68fb      	ldr	r3, [r7, #12]
 8007dfa:	085b      	lsrs	r3, r3, #1
 8007dfc:	68fa      	ldr	r2, [r7, #12]
 8007dfe:	4413      	add	r3, r2
 8007e00:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8007e02:	693b      	ldr	r3, [r7, #16]
 8007e04:	6a1a      	ldr	r2, [r3, #32]
 8007e06:	68fb      	ldr	r3, [r7, #12]
 8007e08:	0a5b      	lsrs	r3, r3, #9
 8007e0a:	4413      	add	r3, r2
 8007e0c:	4619      	mov	r1, r3
 8007e0e:	6938      	ldr	r0, [r7, #16]
 8007e10:	f7ff ff14 	bl	8007c3c <move_window>
 8007e14:	4603      	mov	r3, r0
 8007e16:	2b00      	cmp	r3, #0
 8007e18:	d166      	bne.n	8007ee8 <get_fat+0x136>
			wc = fs->win[bc++ % SS(fs)];
 8007e1a:	68fb      	ldr	r3, [r7, #12]
 8007e1c:	1c5a      	adds	r2, r3, #1
 8007e1e:	60fa      	str	r2, [r7, #12]
 8007e20:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007e24:	693a      	ldr	r2, [r7, #16]
 8007e26:	4413      	add	r3, r2
 8007e28:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8007e2c:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8007e2e:	693b      	ldr	r3, [r7, #16]
 8007e30:	6a1a      	ldr	r2, [r3, #32]
 8007e32:	68fb      	ldr	r3, [r7, #12]
 8007e34:	0a5b      	lsrs	r3, r3, #9
 8007e36:	4413      	add	r3, r2
 8007e38:	4619      	mov	r1, r3
 8007e3a:	6938      	ldr	r0, [r7, #16]
 8007e3c:	f7ff fefe 	bl	8007c3c <move_window>
 8007e40:	4603      	mov	r3, r0
 8007e42:	2b00      	cmp	r3, #0
 8007e44:	d152      	bne.n	8007eec <get_fat+0x13a>
			wc |= fs->win[bc % SS(fs)] << 8;
 8007e46:	68fb      	ldr	r3, [r7, #12]
 8007e48:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007e4c:	693a      	ldr	r2, [r7, #16]
 8007e4e:	4413      	add	r3, r2
 8007e50:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8007e54:	021b      	lsls	r3, r3, #8
 8007e56:	68ba      	ldr	r2, [r7, #8]
 8007e58:	4313      	orrs	r3, r2
 8007e5a:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 8007e5c:	683b      	ldr	r3, [r7, #0]
 8007e5e:	f003 0301 	and.w	r3, r3, #1
 8007e62:	2b00      	cmp	r3, #0
 8007e64:	d002      	beq.n	8007e6c <get_fat+0xba>
 8007e66:	68bb      	ldr	r3, [r7, #8]
 8007e68:	091b      	lsrs	r3, r3, #4
 8007e6a:	e002      	b.n	8007e72 <get_fat+0xc0>
 8007e6c:	68bb      	ldr	r3, [r7, #8]
 8007e6e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007e72:	617b      	str	r3, [r7, #20]
			break;
 8007e74:	e03f      	b.n	8007ef6 <get_fat+0x144>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8007e76:	693b      	ldr	r3, [r7, #16]
 8007e78:	6a1a      	ldr	r2, [r3, #32]
 8007e7a:	683b      	ldr	r3, [r7, #0]
 8007e7c:	0a1b      	lsrs	r3, r3, #8
 8007e7e:	4413      	add	r3, r2
 8007e80:	4619      	mov	r1, r3
 8007e82:	6938      	ldr	r0, [r7, #16]
 8007e84:	f7ff feda 	bl	8007c3c <move_window>
 8007e88:	4603      	mov	r3, r0
 8007e8a:	2b00      	cmp	r3, #0
 8007e8c:	d130      	bne.n	8007ef0 <get_fat+0x13e>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 8007e8e:	693b      	ldr	r3, [r7, #16]
 8007e90:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8007e94:	683b      	ldr	r3, [r7, #0]
 8007e96:	005b      	lsls	r3, r3, #1
 8007e98:	f403 73ff 	and.w	r3, r3, #510	@ 0x1fe
 8007e9c:	4413      	add	r3, r2
 8007e9e:	4618      	mov	r0, r3
 8007ea0:	f7ff fc1a 	bl	80076d8 <ld_word>
 8007ea4:	4603      	mov	r3, r0
 8007ea6:	617b      	str	r3, [r7, #20]
			break;
 8007ea8:	e025      	b.n	8007ef6 <get_fat+0x144>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8007eaa:	693b      	ldr	r3, [r7, #16]
 8007eac:	6a1a      	ldr	r2, [r3, #32]
 8007eae:	683b      	ldr	r3, [r7, #0]
 8007eb0:	09db      	lsrs	r3, r3, #7
 8007eb2:	4413      	add	r3, r2
 8007eb4:	4619      	mov	r1, r3
 8007eb6:	6938      	ldr	r0, [r7, #16]
 8007eb8:	f7ff fec0 	bl	8007c3c <move_window>
 8007ebc:	4603      	mov	r3, r0
 8007ebe:	2b00      	cmp	r3, #0
 8007ec0:	d118      	bne.n	8007ef4 <get_fat+0x142>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 8007ec2:	693b      	ldr	r3, [r7, #16]
 8007ec4:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8007ec8:	683b      	ldr	r3, [r7, #0]
 8007eca:	009b      	lsls	r3, r3, #2
 8007ecc:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 8007ed0:	4413      	add	r3, r2
 8007ed2:	4618      	mov	r0, r3
 8007ed4:	f7ff fc19 	bl	800770a <ld_dword>
 8007ed8:	4603      	mov	r3, r0
 8007eda:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 8007ede:	617b      	str	r3, [r7, #20]
			break;
 8007ee0:	e009      	b.n	8007ef6 <get_fat+0x144>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 8007ee2:	2301      	movs	r3, #1
 8007ee4:	617b      	str	r3, [r7, #20]
 8007ee6:	e006      	b.n	8007ef6 <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8007ee8:	bf00      	nop
 8007eea:	e004      	b.n	8007ef6 <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8007eec:	bf00      	nop
 8007eee:	e002      	b.n	8007ef6 <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8007ef0:	bf00      	nop
 8007ef2:	e000      	b.n	8007ef6 <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8007ef4:	bf00      	nop
		}
	}

	return val;
 8007ef6:	697b      	ldr	r3, [r7, #20]
}
 8007ef8:	4618      	mov	r0, r3
 8007efa:	3718      	adds	r7, #24
 8007efc:	46bd      	mov	sp, r7
 8007efe:	bd80      	pop	{r7, pc}

08007f00 <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 8007f00:	b590      	push	{r4, r7, lr}
 8007f02:	b089      	sub	sp, #36	@ 0x24
 8007f04:	af00      	add	r7, sp, #0
 8007f06:	60f8      	str	r0, [r7, #12]
 8007f08:	60b9      	str	r1, [r7, #8]
 8007f0a:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 8007f0c:	2302      	movs	r3, #2
 8007f0e:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 8007f10:	68bb      	ldr	r3, [r7, #8]
 8007f12:	2b01      	cmp	r3, #1
 8007f14:	f240 80d9 	bls.w	80080ca <put_fat+0x1ca>
 8007f18:	68fb      	ldr	r3, [r7, #12]
 8007f1a:	695b      	ldr	r3, [r3, #20]
 8007f1c:	68ba      	ldr	r2, [r7, #8]
 8007f1e:	429a      	cmp	r2, r3
 8007f20:	f080 80d3 	bcs.w	80080ca <put_fat+0x1ca>
		switch (fs->fs_type) {
 8007f24:	68fb      	ldr	r3, [r7, #12]
 8007f26:	781b      	ldrb	r3, [r3, #0]
 8007f28:	2b03      	cmp	r3, #3
 8007f2a:	f000 8096 	beq.w	800805a <put_fat+0x15a>
 8007f2e:	2b03      	cmp	r3, #3
 8007f30:	f300 80cb 	bgt.w	80080ca <put_fat+0x1ca>
 8007f34:	2b01      	cmp	r3, #1
 8007f36:	d002      	beq.n	8007f3e <put_fat+0x3e>
 8007f38:	2b02      	cmp	r3, #2
 8007f3a:	d06e      	beq.n	800801a <put_fat+0x11a>
 8007f3c:	e0c5      	b.n	80080ca <put_fat+0x1ca>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 8007f3e:	68bb      	ldr	r3, [r7, #8]
 8007f40:	61bb      	str	r3, [r7, #24]
 8007f42:	69bb      	ldr	r3, [r7, #24]
 8007f44:	085b      	lsrs	r3, r3, #1
 8007f46:	69ba      	ldr	r2, [r7, #24]
 8007f48:	4413      	add	r3, r2
 8007f4a:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8007f4c:	68fb      	ldr	r3, [r7, #12]
 8007f4e:	6a1a      	ldr	r2, [r3, #32]
 8007f50:	69bb      	ldr	r3, [r7, #24]
 8007f52:	0a5b      	lsrs	r3, r3, #9
 8007f54:	4413      	add	r3, r2
 8007f56:	4619      	mov	r1, r3
 8007f58:	68f8      	ldr	r0, [r7, #12]
 8007f5a:	f7ff fe6f 	bl	8007c3c <move_window>
 8007f5e:	4603      	mov	r3, r0
 8007f60:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8007f62:	7ffb      	ldrb	r3, [r7, #31]
 8007f64:	2b00      	cmp	r3, #0
 8007f66:	f040 80a9 	bne.w	80080bc <put_fat+0x1bc>
			p = fs->win + bc++ % SS(fs);
 8007f6a:	68fb      	ldr	r3, [r7, #12]
 8007f6c:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8007f70:	69bb      	ldr	r3, [r7, #24]
 8007f72:	1c59      	adds	r1, r3, #1
 8007f74:	61b9      	str	r1, [r7, #24]
 8007f76:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007f7a:	4413      	add	r3, r2
 8007f7c:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 8007f7e:	68bb      	ldr	r3, [r7, #8]
 8007f80:	f003 0301 	and.w	r3, r3, #1
 8007f84:	2b00      	cmp	r3, #0
 8007f86:	d00d      	beq.n	8007fa4 <put_fat+0xa4>
 8007f88:	697b      	ldr	r3, [r7, #20]
 8007f8a:	781b      	ldrb	r3, [r3, #0]
 8007f8c:	b25b      	sxtb	r3, r3
 8007f8e:	f003 030f 	and.w	r3, r3, #15
 8007f92:	b25a      	sxtb	r2, r3
 8007f94:	687b      	ldr	r3, [r7, #4]
 8007f96:	b25b      	sxtb	r3, r3
 8007f98:	011b      	lsls	r3, r3, #4
 8007f9a:	b25b      	sxtb	r3, r3
 8007f9c:	4313      	orrs	r3, r2
 8007f9e:	b25b      	sxtb	r3, r3
 8007fa0:	b2db      	uxtb	r3, r3
 8007fa2:	e001      	b.n	8007fa8 <put_fat+0xa8>
 8007fa4:	687b      	ldr	r3, [r7, #4]
 8007fa6:	b2db      	uxtb	r3, r3
 8007fa8:	697a      	ldr	r2, [r7, #20]
 8007faa:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 8007fac:	68fb      	ldr	r3, [r7, #12]
 8007fae:	2201      	movs	r2, #1
 8007fb0:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8007fb2:	68fb      	ldr	r3, [r7, #12]
 8007fb4:	6a1a      	ldr	r2, [r3, #32]
 8007fb6:	69bb      	ldr	r3, [r7, #24]
 8007fb8:	0a5b      	lsrs	r3, r3, #9
 8007fba:	4413      	add	r3, r2
 8007fbc:	4619      	mov	r1, r3
 8007fbe:	68f8      	ldr	r0, [r7, #12]
 8007fc0:	f7ff fe3c 	bl	8007c3c <move_window>
 8007fc4:	4603      	mov	r3, r0
 8007fc6:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8007fc8:	7ffb      	ldrb	r3, [r7, #31]
 8007fca:	2b00      	cmp	r3, #0
 8007fcc:	d178      	bne.n	80080c0 <put_fat+0x1c0>
			p = fs->win + bc % SS(fs);
 8007fce:	68fb      	ldr	r3, [r7, #12]
 8007fd0:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8007fd4:	69bb      	ldr	r3, [r7, #24]
 8007fd6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007fda:	4413      	add	r3, r2
 8007fdc:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 8007fde:	68bb      	ldr	r3, [r7, #8]
 8007fe0:	f003 0301 	and.w	r3, r3, #1
 8007fe4:	2b00      	cmp	r3, #0
 8007fe6:	d003      	beq.n	8007ff0 <put_fat+0xf0>
 8007fe8:	687b      	ldr	r3, [r7, #4]
 8007fea:	091b      	lsrs	r3, r3, #4
 8007fec:	b2db      	uxtb	r3, r3
 8007fee:	e00e      	b.n	800800e <put_fat+0x10e>
 8007ff0:	697b      	ldr	r3, [r7, #20]
 8007ff2:	781b      	ldrb	r3, [r3, #0]
 8007ff4:	b25b      	sxtb	r3, r3
 8007ff6:	f023 030f 	bic.w	r3, r3, #15
 8007ffa:	b25a      	sxtb	r2, r3
 8007ffc:	687b      	ldr	r3, [r7, #4]
 8007ffe:	0a1b      	lsrs	r3, r3, #8
 8008000:	b25b      	sxtb	r3, r3
 8008002:	f003 030f 	and.w	r3, r3, #15
 8008006:	b25b      	sxtb	r3, r3
 8008008:	4313      	orrs	r3, r2
 800800a:	b25b      	sxtb	r3, r3
 800800c:	b2db      	uxtb	r3, r3
 800800e:	697a      	ldr	r2, [r7, #20]
 8008010:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 8008012:	68fb      	ldr	r3, [r7, #12]
 8008014:	2201      	movs	r2, #1
 8008016:	70da      	strb	r2, [r3, #3]
			break;
 8008018:	e057      	b.n	80080ca <put_fat+0x1ca>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 800801a:	68fb      	ldr	r3, [r7, #12]
 800801c:	6a1a      	ldr	r2, [r3, #32]
 800801e:	68bb      	ldr	r3, [r7, #8]
 8008020:	0a1b      	lsrs	r3, r3, #8
 8008022:	4413      	add	r3, r2
 8008024:	4619      	mov	r1, r3
 8008026:	68f8      	ldr	r0, [r7, #12]
 8008028:	f7ff fe08 	bl	8007c3c <move_window>
 800802c:	4603      	mov	r3, r0
 800802e:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8008030:	7ffb      	ldrb	r3, [r7, #31]
 8008032:	2b00      	cmp	r3, #0
 8008034:	d146      	bne.n	80080c4 <put_fat+0x1c4>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 8008036:	68fb      	ldr	r3, [r7, #12]
 8008038:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800803c:	68bb      	ldr	r3, [r7, #8]
 800803e:	005b      	lsls	r3, r3, #1
 8008040:	f403 73ff 	and.w	r3, r3, #510	@ 0x1fe
 8008044:	4413      	add	r3, r2
 8008046:	687a      	ldr	r2, [r7, #4]
 8008048:	b292      	uxth	r2, r2
 800804a:	4611      	mov	r1, r2
 800804c:	4618      	mov	r0, r3
 800804e:	f7ff fb7f 	bl	8007750 <st_word>
			fs->wflag = 1;
 8008052:	68fb      	ldr	r3, [r7, #12]
 8008054:	2201      	movs	r2, #1
 8008056:	70da      	strb	r2, [r3, #3]
			break;
 8008058:	e037      	b.n	80080ca <put_fat+0x1ca>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 800805a:	68fb      	ldr	r3, [r7, #12]
 800805c:	6a1a      	ldr	r2, [r3, #32]
 800805e:	68bb      	ldr	r3, [r7, #8]
 8008060:	09db      	lsrs	r3, r3, #7
 8008062:	4413      	add	r3, r2
 8008064:	4619      	mov	r1, r3
 8008066:	68f8      	ldr	r0, [r7, #12]
 8008068:	f7ff fde8 	bl	8007c3c <move_window>
 800806c:	4603      	mov	r3, r0
 800806e:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8008070:	7ffb      	ldrb	r3, [r7, #31]
 8008072:	2b00      	cmp	r3, #0
 8008074:	d128      	bne.n	80080c8 <put_fat+0x1c8>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 8008076:	687b      	ldr	r3, [r7, #4]
 8008078:	f023 4470 	bic.w	r4, r3, #4026531840	@ 0xf0000000
 800807c:	68fb      	ldr	r3, [r7, #12]
 800807e:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8008082:	68bb      	ldr	r3, [r7, #8]
 8008084:	009b      	lsls	r3, r3, #2
 8008086:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 800808a:	4413      	add	r3, r2
 800808c:	4618      	mov	r0, r3
 800808e:	f7ff fb3c 	bl	800770a <ld_dword>
 8008092:	4603      	mov	r3, r0
 8008094:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 8008098:	4323      	orrs	r3, r4
 800809a:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 800809c:	68fb      	ldr	r3, [r7, #12]
 800809e:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 80080a2:	68bb      	ldr	r3, [r7, #8]
 80080a4:	009b      	lsls	r3, r3, #2
 80080a6:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 80080aa:	4413      	add	r3, r2
 80080ac:	6879      	ldr	r1, [r7, #4]
 80080ae:	4618      	mov	r0, r3
 80080b0:	f7ff fb69 	bl	8007786 <st_dword>
			fs->wflag = 1;
 80080b4:	68fb      	ldr	r3, [r7, #12]
 80080b6:	2201      	movs	r2, #1
 80080b8:	70da      	strb	r2, [r3, #3]
			break;
 80080ba:	e006      	b.n	80080ca <put_fat+0x1ca>
			if (res != FR_OK) break;
 80080bc:	bf00      	nop
 80080be:	e004      	b.n	80080ca <put_fat+0x1ca>
			if (res != FR_OK) break;
 80080c0:	bf00      	nop
 80080c2:	e002      	b.n	80080ca <put_fat+0x1ca>
			if (res != FR_OK) break;
 80080c4:	bf00      	nop
 80080c6:	e000      	b.n	80080ca <put_fat+0x1ca>
			if (res != FR_OK) break;
 80080c8:	bf00      	nop
		}
	}
	return res;
 80080ca:	7ffb      	ldrb	r3, [r7, #31]
}
 80080cc:	4618      	mov	r0, r3
 80080ce:	3724      	adds	r7, #36	@ 0x24
 80080d0:	46bd      	mov	sp, r7
 80080d2:	bd90      	pop	{r4, r7, pc}

080080d4 <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 80080d4:	b580      	push	{r7, lr}
 80080d6:	b088      	sub	sp, #32
 80080d8:	af00      	add	r7, sp, #0
 80080da:	60f8      	str	r0, [r7, #12]
 80080dc:	60b9      	str	r1, [r7, #8]
 80080de:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 80080e0:	2300      	movs	r3, #0
 80080e2:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 80080e4:	68fb      	ldr	r3, [r7, #12]
 80080e6:	681b      	ldr	r3, [r3, #0]
 80080e8:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 80080ea:	68bb      	ldr	r3, [r7, #8]
 80080ec:	2b01      	cmp	r3, #1
 80080ee:	d904      	bls.n	80080fa <remove_chain+0x26>
 80080f0:	69bb      	ldr	r3, [r7, #24]
 80080f2:	695b      	ldr	r3, [r3, #20]
 80080f4:	68ba      	ldr	r2, [r7, #8]
 80080f6:	429a      	cmp	r2, r3
 80080f8:	d301      	bcc.n	80080fe <remove_chain+0x2a>
 80080fa:	2302      	movs	r3, #2
 80080fc:	e04b      	b.n	8008196 <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 80080fe:	687b      	ldr	r3, [r7, #4]
 8008100:	2b00      	cmp	r3, #0
 8008102:	d00c      	beq.n	800811e <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 8008104:	f04f 32ff 	mov.w	r2, #4294967295
 8008108:	6879      	ldr	r1, [r7, #4]
 800810a:	69b8      	ldr	r0, [r7, #24]
 800810c:	f7ff fef8 	bl	8007f00 <put_fat>
 8008110:	4603      	mov	r3, r0
 8008112:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 8008114:	7ffb      	ldrb	r3, [r7, #31]
 8008116:	2b00      	cmp	r3, #0
 8008118:	d001      	beq.n	800811e <remove_chain+0x4a>
 800811a:	7ffb      	ldrb	r3, [r7, #31]
 800811c:	e03b      	b.n	8008196 <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 800811e:	68b9      	ldr	r1, [r7, #8]
 8008120:	68f8      	ldr	r0, [r7, #12]
 8008122:	f7ff fe46 	bl	8007db2 <get_fat>
 8008126:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 8008128:	697b      	ldr	r3, [r7, #20]
 800812a:	2b00      	cmp	r3, #0
 800812c:	d031      	beq.n	8008192 <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 800812e:	697b      	ldr	r3, [r7, #20]
 8008130:	2b01      	cmp	r3, #1
 8008132:	d101      	bne.n	8008138 <remove_chain+0x64>
 8008134:	2302      	movs	r3, #2
 8008136:	e02e      	b.n	8008196 <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 8008138:	697b      	ldr	r3, [r7, #20]
 800813a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800813e:	d101      	bne.n	8008144 <remove_chain+0x70>
 8008140:	2301      	movs	r3, #1
 8008142:	e028      	b.n	8008196 <remove_chain+0xc2>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 8008144:	2200      	movs	r2, #0
 8008146:	68b9      	ldr	r1, [r7, #8]
 8008148:	69b8      	ldr	r0, [r7, #24]
 800814a:	f7ff fed9 	bl	8007f00 <put_fat>
 800814e:	4603      	mov	r3, r0
 8008150:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 8008152:	7ffb      	ldrb	r3, [r7, #31]
 8008154:	2b00      	cmp	r3, #0
 8008156:	d001      	beq.n	800815c <remove_chain+0x88>
 8008158:	7ffb      	ldrb	r3, [r7, #31]
 800815a:	e01c      	b.n	8008196 <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 800815c:	69bb      	ldr	r3, [r7, #24]
 800815e:	691a      	ldr	r2, [r3, #16]
 8008160:	69bb      	ldr	r3, [r7, #24]
 8008162:	695b      	ldr	r3, [r3, #20]
 8008164:	3b02      	subs	r3, #2
 8008166:	429a      	cmp	r2, r3
 8008168:	d20b      	bcs.n	8008182 <remove_chain+0xae>
			fs->free_clst++;
 800816a:	69bb      	ldr	r3, [r7, #24]
 800816c:	691b      	ldr	r3, [r3, #16]
 800816e:	1c5a      	adds	r2, r3, #1
 8008170:	69bb      	ldr	r3, [r7, #24]
 8008172:	611a      	str	r2, [r3, #16]
			fs->fsi_flag |= 1;
 8008174:	69bb      	ldr	r3, [r7, #24]
 8008176:	791b      	ldrb	r3, [r3, #4]
 8008178:	f043 0301 	orr.w	r3, r3, #1
 800817c:	b2da      	uxtb	r2, r3
 800817e:	69bb      	ldr	r3, [r7, #24]
 8008180:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 8008182:	697b      	ldr	r3, [r7, #20]
 8008184:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 8008186:	69bb      	ldr	r3, [r7, #24]
 8008188:	695b      	ldr	r3, [r3, #20]
 800818a:	68ba      	ldr	r2, [r7, #8]
 800818c:	429a      	cmp	r2, r3
 800818e:	d3c6      	bcc.n	800811e <remove_chain+0x4a>
 8008190:	e000      	b.n	8008194 <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 8008192:	bf00      	nop
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 8008194:	2300      	movs	r3, #0
}
 8008196:	4618      	mov	r0, r3
 8008198:	3720      	adds	r7, #32
 800819a:	46bd      	mov	sp, r7
 800819c:	bd80      	pop	{r7, pc}

0800819e <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 800819e:	b580      	push	{r7, lr}
 80081a0:	b088      	sub	sp, #32
 80081a2:	af00      	add	r7, sp, #0
 80081a4:	6078      	str	r0, [r7, #4]
 80081a6:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 80081a8:	687b      	ldr	r3, [r7, #4]
 80081aa:	681b      	ldr	r3, [r3, #0]
 80081ac:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 80081ae:	683b      	ldr	r3, [r7, #0]
 80081b0:	2b00      	cmp	r3, #0
 80081b2:	d10d      	bne.n	80081d0 <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 80081b4:	693b      	ldr	r3, [r7, #16]
 80081b6:	68db      	ldr	r3, [r3, #12]
 80081b8:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 80081ba:	69bb      	ldr	r3, [r7, #24]
 80081bc:	2b00      	cmp	r3, #0
 80081be:	d004      	beq.n	80081ca <create_chain+0x2c>
 80081c0:	693b      	ldr	r3, [r7, #16]
 80081c2:	695b      	ldr	r3, [r3, #20]
 80081c4:	69ba      	ldr	r2, [r7, #24]
 80081c6:	429a      	cmp	r2, r3
 80081c8:	d31b      	bcc.n	8008202 <create_chain+0x64>
 80081ca:	2301      	movs	r3, #1
 80081cc:	61bb      	str	r3, [r7, #24]
 80081ce:	e018      	b.n	8008202 <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 80081d0:	6839      	ldr	r1, [r7, #0]
 80081d2:	6878      	ldr	r0, [r7, #4]
 80081d4:	f7ff fded 	bl	8007db2 <get_fat>
 80081d8:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 80081da:	68fb      	ldr	r3, [r7, #12]
 80081dc:	2b01      	cmp	r3, #1
 80081de:	d801      	bhi.n	80081e4 <create_chain+0x46>
 80081e0:	2301      	movs	r3, #1
 80081e2:	e070      	b.n	80082c6 <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 80081e4:	68fb      	ldr	r3, [r7, #12]
 80081e6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80081ea:	d101      	bne.n	80081f0 <create_chain+0x52>
 80081ec:	68fb      	ldr	r3, [r7, #12]
 80081ee:	e06a      	b.n	80082c6 <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 80081f0:	693b      	ldr	r3, [r7, #16]
 80081f2:	695b      	ldr	r3, [r3, #20]
 80081f4:	68fa      	ldr	r2, [r7, #12]
 80081f6:	429a      	cmp	r2, r3
 80081f8:	d201      	bcs.n	80081fe <create_chain+0x60>
 80081fa:	68fb      	ldr	r3, [r7, #12]
 80081fc:	e063      	b.n	80082c6 <create_chain+0x128>
		scl = clst;
 80081fe:	683b      	ldr	r3, [r7, #0]
 8008200:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 8008202:	69bb      	ldr	r3, [r7, #24]
 8008204:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 8008206:	69fb      	ldr	r3, [r7, #28]
 8008208:	3301      	adds	r3, #1
 800820a:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 800820c:	693b      	ldr	r3, [r7, #16]
 800820e:	695b      	ldr	r3, [r3, #20]
 8008210:	69fa      	ldr	r2, [r7, #28]
 8008212:	429a      	cmp	r2, r3
 8008214:	d307      	bcc.n	8008226 <create_chain+0x88>
				ncl = 2;
 8008216:	2302      	movs	r3, #2
 8008218:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 800821a:	69fa      	ldr	r2, [r7, #28]
 800821c:	69bb      	ldr	r3, [r7, #24]
 800821e:	429a      	cmp	r2, r3
 8008220:	d901      	bls.n	8008226 <create_chain+0x88>
 8008222:	2300      	movs	r3, #0
 8008224:	e04f      	b.n	80082c6 <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 8008226:	69f9      	ldr	r1, [r7, #28]
 8008228:	6878      	ldr	r0, [r7, #4]
 800822a:	f7ff fdc2 	bl	8007db2 <get_fat>
 800822e:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 8008230:	68fb      	ldr	r3, [r7, #12]
 8008232:	2b00      	cmp	r3, #0
 8008234:	d00e      	beq.n	8008254 <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 8008236:	68fb      	ldr	r3, [r7, #12]
 8008238:	2b01      	cmp	r3, #1
 800823a:	d003      	beq.n	8008244 <create_chain+0xa6>
 800823c:	68fb      	ldr	r3, [r7, #12]
 800823e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008242:	d101      	bne.n	8008248 <create_chain+0xaa>
 8008244:	68fb      	ldr	r3, [r7, #12]
 8008246:	e03e      	b.n	80082c6 <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 8008248:	69fa      	ldr	r2, [r7, #28]
 800824a:	69bb      	ldr	r3, [r7, #24]
 800824c:	429a      	cmp	r2, r3
 800824e:	d1da      	bne.n	8008206 <create_chain+0x68>
 8008250:	2300      	movs	r3, #0
 8008252:	e038      	b.n	80082c6 <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 8008254:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 8008256:	f04f 32ff 	mov.w	r2, #4294967295
 800825a:	69f9      	ldr	r1, [r7, #28]
 800825c:	6938      	ldr	r0, [r7, #16]
 800825e:	f7ff fe4f 	bl	8007f00 <put_fat>
 8008262:	4603      	mov	r3, r0
 8008264:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 8008266:	7dfb      	ldrb	r3, [r7, #23]
 8008268:	2b00      	cmp	r3, #0
 800826a:	d109      	bne.n	8008280 <create_chain+0xe2>
 800826c:	683b      	ldr	r3, [r7, #0]
 800826e:	2b00      	cmp	r3, #0
 8008270:	d006      	beq.n	8008280 <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 8008272:	69fa      	ldr	r2, [r7, #28]
 8008274:	6839      	ldr	r1, [r7, #0]
 8008276:	6938      	ldr	r0, [r7, #16]
 8008278:	f7ff fe42 	bl	8007f00 <put_fat>
 800827c:	4603      	mov	r3, r0
 800827e:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 8008280:	7dfb      	ldrb	r3, [r7, #23]
 8008282:	2b00      	cmp	r3, #0
 8008284:	d116      	bne.n	80082b4 <create_chain+0x116>
		fs->last_clst = ncl;
 8008286:	693b      	ldr	r3, [r7, #16]
 8008288:	69fa      	ldr	r2, [r7, #28]
 800828a:	60da      	str	r2, [r3, #12]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 800828c:	693b      	ldr	r3, [r7, #16]
 800828e:	691a      	ldr	r2, [r3, #16]
 8008290:	693b      	ldr	r3, [r7, #16]
 8008292:	695b      	ldr	r3, [r3, #20]
 8008294:	3b02      	subs	r3, #2
 8008296:	429a      	cmp	r2, r3
 8008298:	d804      	bhi.n	80082a4 <create_chain+0x106>
 800829a:	693b      	ldr	r3, [r7, #16]
 800829c:	691b      	ldr	r3, [r3, #16]
 800829e:	1e5a      	subs	r2, r3, #1
 80082a0:	693b      	ldr	r3, [r7, #16]
 80082a2:	611a      	str	r2, [r3, #16]
		fs->fsi_flag |= 1;
 80082a4:	693b      	ldr	r3, [r7, #16]
 80082a6:	791b      	ldrb	r3, [r3, #4]
 80082a8:	f043 0301 	orr.w	r3, r3, #1
 80082ac:	b2da      	uxtb	r2, r3
 80082ae:	693b      	ldr	r3, [r7, #16]
 80082b0:	711a      	strb	r2, [r3, #4]
 80082b2:	e007      	b.n	80082c4 <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 80082b4:	7dfb      	ldrb	r3, [r7, #23]
 80082b6:	2b01      	cmp	r3, #1
 80082b8:	d102      	bne.n	80082c0 <create_chain+0x122>
 80082ba:	f04f 33ff 	mov.w	r3, #4294967295
 80082be:	e000      	b.n	80082c2 <create_chain+0x124>
 80082c0:	2301      	movs	r3, #1
 80082c2:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 80082c4:	69fb      	ldr	r3, [r7, #28]
}
 80082c6:	4618      	mov	r0, r3
 80082c8:	3720      	adds	r7, #32
 80082ca:	46bd      	mov	sp, r7
 80082cc:	bd80      	pop	{r7, pc}

080082ce <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 80082ce:	b480      	push	{r7}
 80082d0:	b087      	sub	sp, #28
 80082d2:	af00      	add	r7, sp, #0
 80082d4:	6078      	str	r0, [r7, #4]
 80082d6:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 80082d8:	687b      	ldr	r3, [r7, #4]
 80082da:	681b      	ldr	r3, [r3, #0]
 80082dc:	60fb      	str	r3, [r7, #12]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 80082de:	687b      	ldr	r3, [r7, #4]
 80082e0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80082e2:	3304      	adds	r3, #4
 80082e4:	613b      	str	r3, [r7, #16]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 80082e6:	683b      	ldr	r3, [r7, #0]
 80082e8:	0a5b      	lsrs	r3, r3, #9
 80082ea:	68fa      	ldr	r2, [r7, #12]
 80082ec:	8952      	ldrh	r2, [r2, #10]
 80082ee:	fbb3 f3f2 	udiv	r3, r3, r2
 80082f2:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 80082f4:	693b      	ldr	r3, [r7, #16]
 80082f6:	1d1a      	adds	r2, r3, #4
 80082f8:	613a      	str	r2, [r7, #16]
 80082fa:	681b      	ldr	r3, [r3, #0]
 80082fc:	60bb      	str	r3, [r7, #8]
		if (ncl == 0) return 0;	/* End of table? (error) */
 80082fe:	68bb      	ldr	r3, [r7, #8]
 8008300:	2b00      	cmp	r3, #0
 8008302:	d101      	bne.n	8008308 <clmt_clust+0x3a>
 8008304:	2300      	movs	r3, #0
 8008306:	e010      	b.n	800832a <clmt_clust+0x5c>
		if (cl < ncl) break;	/* In this fragment? */
 8008308:	697a      	ldr	r2, [r7, #20]
 800830a:	68bb      	ldr	r3, [r7, #8]
 800830c:	429a      	cmp	r2, r3
 800830e:	d307      	bcc.n	8008320 <clmt_clust+0x52>
		cl -= ncl; tbl++;		/* Next fragment */
 8008310:	697a      	ldr	r2, [r7, #20]
 8008312:	68bb      	ldr	r3, [r7, #8]
 8008314:	1ad3      	subs	r3, r2, r3
 8008316:	617b      	str	r3, [r7, #20]
 8008318:	693b      	ldr	r3, [r7, #16]
 800831a:	3304      	adds	r3, #4
 800831c:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800831e:	e7e9      	b.n	80082f4 <clmt_clust+0x26>
		if (cl < ncl) break;	/* In this fragment? */
 8008320:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 8008322:	693b      	ldr	r3, [r7, #16]
 8008324:	681a      	ldr	r2, [r3, #0]
 8008326:	697b      	ldr	r3, [r7, #20]
 8008328:	4413      	add	r3, r2
}
 800832a:	4618      	mov	r0, r3
 800832c:	371c      	adds	r7, #28
 800832e:	46bd      	mov	sp, r7
 8008330:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008334:	4770      	bx	lr

08008336 <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 8008336:	b580      	push	{r7, lr}
 8008338:	b086      	sub	sp, #24
 800833a:	af00      	add	r7, sp, #0
 800833c:	6078      	str	r0, [r7, #4]
 800833e:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 8008340:	687b      	ldr	r3, [r7, #4]
 8008342:	681b      	ldr	r3, [r3, #0]
 8008344:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 8008346:	683b      	ldr	r3, [r7, #0]
 8008348:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800834c:	d204      	bcs.n	8008358 <dir_sdi+0x22>
 800834e:	683b      	ldr	r3, [r7, #0]
 8008350:	f003 031f 	and.w	r3, r3, #31
 8008354:	2b00      	cmp	r3, #0
 8008356:	d001      	beq.n	800835c <dir_sdi+0x26>
		return FR_INT_ERR;
 8008358:	2302      	movs	r3, #2
 800835a:	e063      	b.n	8008424 <dir_sdi+0xee>
	}
	dp->dptr = ofs;				/* Set current offset */
 800835c:	687b      	ldr	r3, [r7, #4]
 800835e:	683a      	ldr	r2, [r7, #0]
 8008360:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 8008362:	687b      	ldr	r3, [r7, #4]
 8008364:	689b      	ldr	r3, [r3, #8]
 8008366:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 8008368:	697b      	ldr	r3, [r7, #20]
 800836a:	2b00      	cmp	r3, #0
 800836c:	d106      	bne.n	800837c <dir_sdi+0x46>
 800836e:	693b      	ldr	r3, [r7, #16]
 8008370:	781b      	ldrb	r3, [r3, #0]
 8008372:	2b02      	cmp	r3, #2
 8008374:	d902      	bls.n	800837c <dir_sdi+0x46>
		clst = fs->dirbase;
 8008376:	693b      	ldr	r3, [r7, #16]
 8008378:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800837a:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 800837c:	697b      	ldr	r3, [r7, #20]
 800837e:	2b00      	cmp	r3, #0
 8008380:	d10c      	bne.n	800839c <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 8008382:	683b      	ldr	r3, [r7, #0]
 8008384:	095b      	lsrs	r3, r3, #5
 8008386:	693a      	ldr	r2, [r7, #16]
 8008388:	8912      	ldrh	r2, [r2, #8]
 800838a:	4293      	cmp	r3, r2
 800838c:	d301      	bcc.n	8008392 <dir_sdi+0x5c>
 800838e:	2302      	movs	r3, #2
 8008390:	e048      	b.n	8008424 <dir_sdi+0xee>
		dp->sect = fs->dirbase;
 8008392:	693b      	ldr	r3, [r7, #16]
 8008394:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8008396:	687b      	ldr	r3, [r7, #4]
 8008398:	61da      	str	r2, [r3, #28]
 800839a:	e029      	b.n	80083f0 <dir_sdi+0xba>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 800839c:	693b      	ldr	r3, [r7, #16]
 800839e:	895b      	ldrh	r3, [r3, #10]
 80083a0:	025b      	lsls	r3, r3, #9
 80083a2:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 80083a4:	e019      	b.n	80083da <dir_sdi+0xa4>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 80083a6:	687b      	ldr	r3, [r7, #4]
 80083a8:	6979      	ldr	r1, [r7, #20]
 80083aa:	4618      	mov	r0, r3
 80083ac:	f7ff fd01 	bl	8007db2 <get_fat>
 80083b0:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 80083b2:	697b      	ldr	r3, [r7, #20]
 80083b4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80083b8:	d101      	bne.n	80083be <dir_sdi+0x88>
 80083ba:	2301      	movs	r3, #1
 80083bc:	e032      	b.n	8008424 <dir_sdi+0xee>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 80083be:	697b      	ldr	r3, [r7, #20]
 80083c0:	2b01      	cmp	r3, #1
 80083c2:	d904      	bls.n	80083ce <dir_sdi+0x98>
 80083c4:	693b      	ldr	r3, [r7, #16]
 80083c6:	695b      	ldr	r3, [r3, #20]
 80083c8:	697a      	ldr	r2, [r7, #20]
 80083ca:	429a      	cmp	r2, r3
 80083cc:	d301      	bcc.n	80083d2 <dir_sdi+0x9c>
 80083ce:	2302      	movs	r3, #2
 80083d0:	e028      	b.n	8008424 <dir_sdi+0xee>
			ofs -= csz;
 80083d2:	683a      	ldr	r2, [r7, #0]
 80083d4:	68fb      	ldr	r3, [r7, #12]
 80083d6:	1ad3      	subs	r3, r2, r3
 80083d8:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 80083da:	683a      	ldr	r2, [r7, #0]
 80083dc:	68fb      	ldr	r3, [r7, #12]
 80083de:	429a      	cmp	r2, r3
 80083e0:	d2e1      	bcs.n	80083a6 <dir_sdi+0x70>
		}
		dp->sect = clust2sect(fs, clst);
 80083e2:	6979      	ldr	r1, [r7, #20]
 80083e4:	6938      	ldr	r0, [r7, #16]
 80083e6:	f7ff fcc5 	bl	8007d74 <clust2sect>
 80083ea:	4602      	mov	r2, r0
 80083ec:	687b      	ldr	r3, [r7, #4]
 80083ee:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 80083f0:	687b      	ldr	r3, [r7, #4]
 80083f2:	697a      	ldr	r2, [r7, #20]
 80083f4:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 80083f6:	687b      	ldr	r3, [r7, #4]
 80083f8:	69db      	ldr	r3, [r3, #28]
 80083fa:	2b00      	cmp	r3, #0
 80083fc:	d101      	bne.n	8008402 <dir_sdi+0xcc>
 80083fe:	2302      	movs	r3, #2
 8008400:	e010      	b.n	8008424 <dir_sdi+0xee>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 8008402:	687b      	ldr	r3, [r7, #4]
 8008404:	69da      	ldr	r2, [r3, #28]
 8008406:	683b      	ldr	r3, [r7, #0]
 8008408:	0a5b      	lsrs	r3, r3, #9
 800840a:	441a      	add	r2, r3
 800840c:	687b      	ldr	r3, [r7, #4]
 800840e:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 8008410:	693b      	ldr	r3, [r7, #16]
 8008412:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8008416:	683b      	ldr	r3, [r7, #0]
 8008418:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800841c:	441a      	add	r2, r3
 800841e:	687b      	ldr	r3, [r7, #4]
 8008420:	621a      	str	r2, [r3, #32]

	return FR_OK;
 8008422:	2300      	movs	r3, #0
}
 8008424:	4618      	mov	r0, r3
 8008426:	3718      	adds	r7, #24
 8008428:	46bd      	mov	sp, r7
 800842a:	bd80      	pop	{r7, pc}

0800842c <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 800842c:	b580      	push	{r7, lr}
 800842e:	b086      	sub	sp, #24
 8008430:	af00      	add	r7, sp, #0
 8008432:	6078      	str	r0, [r7, #4]
 8008434:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 8008436:	687b      	ldr	r3, [r7, #4]
 8008438:	681b      	ldr	r3, [r3, #0]
 800843a:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 800843c:	687b      	ldr	r3, [r7, #4]
 800843e:	695b      	ldr	r3, [r3, #20]
 8008440:	3320      	adds	r3, #32
 8008442:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 8008444:	687b      	ldr	r3, [r7, #4]
 8008446:	69db      	ldr	r3, [r3, #28]
 8008448:	2b00      	cmp	r3, #0
 800844a:	d003      	beq.n	8008454 <dir_next+0x28>
 800844c:	68bb      	ldr	r3, [r7, #8]
 800844e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8008452:	d301      	bcc.n	8008458 <dir_next+0x2c>
 8008454:	2304      	movs	r3, #4
 8008456:	e0aa      	b.n	80085ae <dir_next+0x182>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 8008458:	68bb      	ldr	r3, [r7, #8]
 800845a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800845e:	2b00      	cmp	r3, #0
 8008460:	f040 8098 	bne.w	8008594 <dir_next+0x168>
		dp->sect++;				/* Next sector */
 8008464:	687b      	ldr	r3, [r7, #4]
 8008466:	69db      	ldr	r3, [r3, #28]
 8008468:	1c5a      	adds	r2, r3, #1
 800846a:	687b      	ldr	r3, [r7, #4]
 800846c:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 800846e:	687b      	ldr	r3, [r7, #4]
 8008470:	699b      	ldr	r3, [r3, #24]
 8008472:	2b00      	cmp	r3, #0
 8008474:	d10b      	bne.n	800848e <dir_next+0x62>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 8008476:	68bb      	ldr	r3, [r7, #8]
 8008478:	095b      	lsrs	r3, r3, #5
 800847a:	68fa      	ldr	r2, [r7, #12]
 800847c:	8912      	ldrh	r2, [r2, #8]
 800847e:	4293      	cmp	r3, r2
 8008480:	f0c0 8088 	bcc.w	8008594 <dir_next+0x168>
				dp->sect = 0; return FR_NO_FILE;
 8008484:	687b      	ldr	r3, [r7, #4]
 8008486:	2200      	movs	r2, #0
 8008488:	61da      	str	r2, [r3, #28]
 800848a:	2304      	movs	r3, #4
 800848c:	e08f      	b.n	80085ae <dir_next+0x182>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 800848e:	68bb      	ldr	r3, [r7, #8]
 8008490:	0a5b      	lsrs	r3, r3, #9
 8008492:	68fa      	ldr	r2, [r7, #12]
 8008494:	8952      	ldrh	r2, [r2, #10]
 8008496:	3a01      	subs	r2, #1
 8008498:	4013      	ands	r3, r2
 800849a:	2b00      	cmp	r3, #0
 800849c:	d17a      	bne.n	8008594 <dir_next+0x168>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 800849e:	687a      	ldr	r2, [r7, #4]
 80084a0:	687b      	ldr	r3, [r7, #4]
 80084a2:	699b      	ldr	r3, [r3, #24]
 80084a4:	4619      	mov	r1, r3
 80084a6:	4610      	mov	r0, r2
 80084a8:	f7ff fc83 	bl	8007db2 <get_fat>
 80084ac:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 80084ae:	697b      	ldr	r3, [r7, #20]
 80084b0:	2b01      	cmp	r3, #1
 80084b2:	d801      	bhi.n	80084b8 <dir_next+0x8c>
 80084b4:	2302      	movs	r3, #2
 80084b6:	e07a      	b.n	80085ae <dir_next+0x182>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 80084b8:	697b      	ldr	r3, [r7, #20]
 80084ba:	f1b3 3fff 	cmp.w	r3, #4294967295
 80084be:	d101      	bne.n	80084c4 <dir_next+0x98>
 80084c0:	2301      	movs	r3, #1
 80084c2:	e074      	b.n	80085ae <dir_next+0x182>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 80084c4:	68fb      	ldr	r3, [r7, #12]
 80084c6:	695b      	ldr	r3, [r3, #20]
 80084c8:	697a      	ldr	r2, [r7, #20]
 80084ca:	429a      	cmp	r2, r3
 80084cc:	d358      	bcc.n	8008580 <dir_next+0x154>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 80084ce:	683b      	ldr	r3, [r7, #0]
 80084d0:	2b00      	cmp	r3, #0
 80084d2:	d104      	bne.n	80084de <dir_next+0xb2>
						dp->sect = 0; return FR_NO_FILE;
 80084d4:	687b      	ldr	r3, [r7, #4]
 80084d6:	2200      	movs	r2, #0
 80084d8:	61da      	str	r2, [r3, #28]
 80084da:	2304      	movs	r3, #4
 80084dc:	e067      	b.n	80085ae <dir_next+0x182>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 80084de:	687a      	ldr	r2, [r7, #4]
 80084e0:	687b      	ldr	r3, [r7, #4]
 80084e2:	699b      	ldr	r3, [r3, #24]
 80084e4:	4619      	mov	r1, r3
 80084e6:	4610      	mov	r0, r2
 80084e8:	f7ff fe59 	bl	800819e <create_chain>
 80084ec:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 80084ee:	697b      	ldr	r3, [r7, #20]
 80084f0:	2b00      	cmp	r3, #0
 80084f2:	d101      	bne.n	80084f8 <dir_next+0xcc>
 80084f4:	2307      	movs	r3, #7
 80084f6:	e05a      	b.n	80085ae <dir_next+0x182>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 80084f8:	697b      	ldr	r3, [r7, #20]
 80084fa:	2b01      	cmp	r3, #1
 80084fc:	d101      	bne.n	8008502 <dir_next+0xd6>
 80084fe:	2302      	movs	r3, #2
 8008500:	e055      	b.n	80085ae <dir_next+0x182>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8008502:	697b      	ldr	r3, [r7, #20]
 8008504:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008508:	d101      	bne.n	800850e <dir_next+0xe2>
 800850a:	2301      	movs	r3, #1
 800850c:	e04f      	b.n	80085ae <dir_next+0x182>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 800850e:	68f8      	ldr	r0, [r7, #12]
 8008510:	f7ff fb50 	bl	8007bb4 <sync_window>
 8008514:	4603      	mov	r3, r0
 8008516:	2b00      	cmp	r3, #0
 8008518:	d001      	beq.n	800851e <dir_next+0xf2>
 800851a:	2301      	movs	r3, #1
 800851c:	e047      	b.n	80085ae <dir_next+0x182>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 800851e:	68fb      	ldr	r3, [r7, #12]
 8008520:	3330      	adds	r3, #48	@ 0x30
 8008522:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8008526:	2100      	movs	r1, #0
 8008528:	4618      	mov	r0, r3
 800852a:	f7ff f979 	bl	8007820 <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 800852e:	2300      	movs	r3, #0
 8008530:	613b      	str	r3, [r7, #16]
 8008532:	6979      	ldr	r1, [r7, #20]
 8008534:	68f8      	ldr	r0, [r7, #12]
 8008536:	f7ff fc1d 	bl	8007d74 <clust2sect>
 800853a:	4602      	mov	r2, r0
 800853c:	68fb      	ldr	r3, [r7, #12]
 800853e:	62da      	str	r2, [r3, #44]	@ 0x2c
 8008540:	e012      	b.n	8008568 <dir_next+0x13c>
						fs->wflag = 1;
 8008542:	68fb      	ldr	r3, [r7, #12]
 8008544:	2201      	movs	r2, #1
 8008546:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 8008548:	68f8      	ldr	r0, [r7, #12]
 800854a:	f7ff fb33 	bl	8007bb4 <sync_window>
 800854e:	4603      	mov	r3, r0
 8008550:	2b00      	cmp	r3, #0
 8008552:	d001      	beq.n	8008558 <dir_next+0x12c>
 8008554:	2301      	movs	r3, #1
 8008556:	e02a      	b.n	80085ae <dir_next+0x182>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 8008558:	693b      	ldr	r3, [r7, #16]
 800855a:	3301      	adds	r3, #1
 800855c:	613b      	str	r3, [r7, #16]
 800855e:	68fb      	ldr	r3, [r7, #12]
 8008560:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008562:	1c5a      	adds	r2, r3, #1
 8008564:	68fb      	ldr	r3, [r7, #12]
 8008566:	62da      	str	r2, [r3, #44]	@ 0x2c
 8008568:	68fb      	ldr	r3, [r7, #12]
 800856a:	895b      	ldrh	r3, [r3, #10]
 800856c:	461a      	mov	r2, r3
 800856e:	693b      	ldr	r3, [r7, #16]
 8008570:	4293      	cmp	r3, r2
 8008572:	d3e6      	bcc.n	8008542 <dir_next+0x116>
					}
					fs->winsect -= n;							/* Restore window offset */
 8008574:	68fb      	ldr	r3, [r7, #12]
 8008576:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008578:	693b      	ldr	r3, [r7, #16]
 800857a:	1ad2      	subs	r2, r2, r3
 800857c:	68fb      	ldr	r3, [r7, #12]
 800857e:	62da      	str	r2, [r3, #44]	@ 0x2c
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 8008580:	687b      	ldr	r3, [r7, #4]
 8008582:	697a      	ldr	r2, [r7, #20]
 8008584:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 8008586:	6979      	ldr	r1, [r7, #20]
 8008588:	68f8      	ldr	r0, [r7, #12]
 800858a:	f7ff fbf3 	bl	8007d74 <clust2sect>
 800858e:	4602      	mov	r2, r0
 8008590:	687b      	ldr	r3, [r7, #4]
 8008592:	61da      	str	r2, [r3, #28]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 8008594:	687b      	ldr	r3, [r7, #4]
 8008596:	68ba      	ldr	r2, [r7, #8]
 8008598:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 800859a:	68fb      	ldr	r3, [r7, #12]
 800859c:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 80085a0:	68bb      	ldr	r3, [r7, #8]
 80085a2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80085a6:	441a      	add	r2, r3
 80085a8:	687b      	ldr	r3, [r7, #4]
 80085aa:	621a      	str	r2, [r3, #32]

	return FR_OK;
 80085ac:	2300      	movs	r3, #0
}
 80085ae:	4618      	mov	r0, r3
 80085b0:	3718      	adds	r7, #24
 80085b2:	46bd      	mov	sp, r7
 80085b4:	bd80      	pop	{r7, pc}

080085b6 <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 80085b6:	b580      	push	{r7, lr}
 80085b8:	b086      	sub	sp, #24
 80085ba:	af00      	add	r7, sp, #0
 80085bc:	6078      	str	r0, [r7, #4]
 80085be:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 80085c0:	687b      	ldr	r3, [r7, #4]
 80085c2:	681b      	ldr	r3, [r3, #0]
 80085c4:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 80085c6:	2100      	movs	r1, #0
 80085c8:	6878      	ldr	r0, [r7, #4]
 80085ca:	f7ff feb4 	bl	8008336 <dir_sdi>
 80085ce:	4603      	mov	r3, r0
 80085d0:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 80085d2:	7dfb      	ldrb	r3, [r7, #23]
 80085d4:	2b00      	cmp	r3, #0
 80085d6:	d12b      	bne.n	8008630 <dir_alloc+0x7a>
		n = 0;
 80085d8:	2300      	movs	r3, #0
 80085da:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 80085dc:	687b      	ldr	r3, [r7, #4]
 80085de:	69db      	ldr	r3, [r3, #28]
 80085e0:	4619      	mov	r1, r3
 80085e2:	68f8      	ldr	r0, [r7, #12]
 80085e4:	f7ff fb2a 	bl	8007c3c <move_window>
 80085e8:	4603      	mov	r3, r0
 80085ea:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 80085ec:	7dfb      	ldrb	r3, [r7, #23]
 80085ee:	2b00      	cmp	r3, #0
 80085f0:	d11d      	bne.n	800862e <dir_alloc+0x78>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 80085f2:	687b      	ldr	r3, [r7, #4]
 80085f4:	6a1b      	ldr	r3, [r3, #32]
 80085f6:	781b      	ldrb	r3, [r3, #0]
 80085f8:	2be5      	cmp	r3, #229	@ 0xe5
 80085fa:	d004      	beq.n	8008606 <dir_alloc+0x50>
 80085fc:	687b      	ldr	r3, [r7, #4]
 80085fe:	6a1b      	ldr	r3, [r3, #32]
 8008600:	781b      	ldrb	r3, [r3, #0]
 8008602:	2b00      	cmp	r3, #0
 8008604:	d107      	bne.n	8008616 <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 8008606:	693b      	ldr	r3, [r7, #16]
 8008608:	3301      	adds	r3, #1
 800860a:	613b      	str	r3, [r7, #16]
 800860c:	693a      	ldr	r2, [r7, #16]
 800860e:	683b      	ldr	r3, [r7, #0]
 8008610:	429a      	cmp	r2, r3
 8008612:	d102      	bne.n	800861a <dir_alloc+0x64>
 8008614:	e00c      	b.n	8008630 <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 8008616:	2300      	movs	r3, #0
 8008618:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 800861a:	2101      	movs	r1, #1
 800861c:	6878      	ldr	r0, [r7, #4]
 800861e:	f7ff ff05 	bl	800842c <dir_next>
 8008622:	4603      	mov	r3, r0
 8008624:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 8008626:	7dfb      	ldrb	r3, [r7, #23]
 8008628:	2b00      	cmp	r3, #0
 800862a:	d0d7      	beq.n	80085dc <dir_alloc+0x26>
 800862c:	e000      	b.n	8008630 <dir_alloc+0x7a>
			if (res != FR_OK) break;
 800862e:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 8008630:	7dfb      	ldrb	r3, [r7, #23]
 8008632:	2b04      	cmp	r3, #4
 8008634:	d101      	bne.n	800863a <dir_alloc+0x84>
 8008636:	2307      	movs	r3, #7
 8008638:	75fb      	strb	r3, [r7, #23]
	return res;
 800863a:	7dfb      	ldrb	r3, [r7, #23]
}
 800863c:	4618      	mov	r0, r3
 800863e:	3718      	adds	r7, #24
 8008640:	46bd      	mov	sp, r7
 8008642:	bd80      	pop	{r7, pc}

08008644 <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 8008644:	b580      	push	{r7, lr}
 8008646:	b084      	sub	sp, #16
 8008648:	af00      	add	r7, sp, #0
 800864a:	6078      	str	r0, [r7, #4]
 800864c:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 800864e:	683b      	ldr	r3, [r7, #0]
 8008650:	331a      	adds	r3, #26
 8008652:	4618      	mov	r0, r3
 8008654:	f7ff f840 	bl	80076d8 <ld_word>
 8008658:	4603      	mov	r3, r0
 800865a:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 800865c:	687b      	ldr	r3, [r7, #4]
 800865e:	781b      	ldrb	r3, [r3, #0]
 8008660:	2b03      	cmp	r3, #3
 8008662:	d109      	bne.n	8008678 <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 8008664:	683b      	ldr	r3, [r7, #0]
 8008666:	3314      	adds	r3, #20
 8008668:	4618      	mov	r0, r3
 800866a:	f7ff f835 	bl	80076d8 <ld_word>
 800866e:	4603      	mov	r3, r0
 8008670:	041b      	lsls	r3, r3, #16
 8008672:	68fa      	ldr	r2, [r7, #12]
 8008674:	4313      	orrs	r3, r2
 8008676:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 8008678:	68fb      	ldr	r3, [r7, #12]
}
 800867a:	4618      	mov	r0, r3
 800867c:	3710      	adds	r7, #16
 800867e:	46bd      	mov	sp, r7
 8008680:	bd80      	pop	{r7, pc}

08008682 <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 8008682:	b580      	push	{r7, lr}
 8008684:	b084      	sub	sp, #16
 8008686:	af00      	add	r7, sp, #0
 8008688:	60f8      	str	r0, [r7, #12]
 800868a:	60b9      	str	r1, [r7, #8]
 800868c:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 800868e:	68bb      	ldr	r3, [r7, #8]
 8008690:	331a      	adds	r3, #26
 8008692:	687a      	ldr	r2, [r7, #4]
 8008694:	b292      	uxth	r2, r2
 8008696:	4611      	mov	r1, r2
 8008698:	4618      	mov	r0, r3
 800869a:	f7ff f859 	bl	8007750 <st_word>
	if (fs->fs_type == FS_FAT32) {
 800869e:	68fb      	ldr	r3, [r7, #12]
 80086a0:	781b      	ldrb	r3, [r3, #0]
 80086a2:	2b03      	cmp	r3, #3
 80086a4:	d109      	bne.n	80086ba <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 80086a6:	68bb      	ldr	r3, [r7, #8]
 80086a8:	f103 0214 	add.w	r2, r3, #20
 80086ac:	687b      	ldr	r3, [r7, #4]
 80086ae:	0c1b      	lsrs	r3, r3, #16
 80086b0:	b29b      	uxth	r3, r3
 80086b2:	4619      	mov	r1, r3
 80086b4:	4610      	mov	r0, r2
 80086b6:	f7ff f84b 	bl	8007750 <st_word>
	}
}
 80086ba:	bf00      	nop
 80086bc:	3710      	adds	r7, #16
 80086be:	46bd      	mov	sp, r7
 80086c0:	bd80      	pop	{r7, pc}

080086c2 <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 80086c2:	b580      	push	{r7, lr}
 80086c4:	b086      	sub	sp, #24
 80086c6:	af00      	add	r7, sp, #0
 80086c8:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 80086ca:	687b      	ldr	r3, [r7, #4]
 80086cc:	681b      	ldr	r3, [r3, #0]
 80086ce:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 80086d0:	2100      	movs	r1, #0
 80086d2:	6878      	ldr	r0, [r7, #4]
 80086d4:	f7ff fe2f 	bl	8008336 <dir_sdi>
 80086d8:	4603      	mov	r3, r0
 80086da:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 80086dc:	7dfb      	ldrb	r3, [r7, #23]
 80086de:	2b00      	cmp	r3, #0
 80086e0:	d001      	beq.n	80086e6 <dir_find+0x24>
 80086e2:	7dfb      	ldrb	r3, [r7, #23]
 80086e4:	e03e      	b.n	8008764 <dir_find+0xa2>
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
#endif
	do {
		res = move_window(fs, dp->sect);
 80086e6:	687b      	ldr	r3, [r7, #4]
 80086e8:	69db      	ldr	r3, [r3, #28]
 80086ea:	4619      	mov	r1, r3
 80086ec:	6938      	ldr	r0, [r7, #16]
 80086ee:	f7ff faa5 	bl	8007c3c <move_window>
 80086f2:	4603      	mov	r3, r0
 80086f4:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 80086f6:	7dfb      	ldrb	r3, [r7, #23]
 80086f8:	2b00      	cmp	r3, #0
 80086fa:	d12f      	bne.n	800875c <dir_find+0x9a>
		c = dp->dir[DIR_Name];
 80086fc:	687b      	ldr	r3, [r7, #4]
 80086fe:	6a1b      	ldr	r3, [r3, #32]
 8008700:	781b      	ldrb	r3, [r3, #0]
 8008702:	73fb      	strb	r3, [r7, #15]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 8008704:	7bfb      	ldrb	r3, [r7, #15]
 8008706:	2b00      	cmp	r3, #0
 8008708:	d102      	bne.n	8008710 <dir_find+0x4e>
 800870a:	2304      	movs	r3, #4
 800870c:	75fb      	strb	r3, [r7, #23]
 800870e:	e028      	b.n	8008762 <dir_find+0xa0>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
			}
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
 8008710:	687b      	ldr	r3, [r7, #4]
 8008712:	6a1b      	ldr	r3, [r3, #32]
 8008714:	330b      	adds	r3, #11
 8008716:	781b      	ldrb	r3, [r3, #0]
 8008718:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800871c:	b2da      	uxtb	r2, r3
 800871e:	687b      	ldr	r3, [r7, #4]
 8008720:	719a      	strb	r2, [r3, #6]
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 8008722:	687b      	ldr	r3, [r7, #4]
 8008724:	6a1b      	ldr	r3, [r3, #32]
 8008726:	330b      	adds	r3, #11
 8008728:	781b      	ldrb	r3, [r3, #0]
 800872a:	f003 0308 	and.w	r3, r3, #8
 800872e:	2b00      	cmp	r3, #0
 8008730:	d10a      	bne.n	8008748 <dir_find+0x86>
 8008732:	687b      	ldr	r3, [r7, #4]
 8008734:	6a18      	ldr	r0, [r3, #32]
 8008736:	687b      	ldr	r3, [r7, #4]
 8008738:	3324      	adds	r3, #36	@ 0x24
 800873a:	220b      	movs	r2, #11
 800873c:	4619      	mov	r1, r3
 800873e:	f7ff f88a 	bl	8007856 <mem_cmp>
 8008742:	4603      	mov	r3, r0
 8008744:	2b00      	cmp	r3, #0
 8008746:	d00b      	beq.n	8008760 <dir_find+0x9e>
#endif
		res = dir_next(dp, 0);	/* Next entry */
 8008748:	2100      	movs	r1, #0
 800874a:	6878      	ldr	r0, [r7, #4]
 800874c:	f7ff fe6e 	bl	800842c <dir_next>
 8008750:	4603      	mov	r3, r0
 8008752:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 8008754:	7dfb      	ldrb	r3, [r7, #23]
 8008756:	2b00      	cmp	r3, #0
 8008758:	d0c5      	beq.n	80086e6 <dir_find+0x24>
 800875a:	e002      	b.n	8008762 <dir_find+0xa0>
		if (res != FR_OK) break;
 800875c:	bf00      	nop
 800875e:	e000      	b.n	8008762 <dir_find+0xa0>
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 8008760:	bf00      	nop

	return res;
 8008762:	7dfb      	ldrb	r3, [r7, #23]
}
 8008764:	4618      	mov	r0, r3
 8008766:	3718      	adds	r7, #24
 8008768:	46bd      	mov	sp, r7
 800876a:	bd80      	pop	{r7, pc}

0800876c <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 800876c:	b580      	push	{r7, lr}
 800876e:	b084      	sub	sp, #16
 8008770:	af00      	add	r7, sp, #0
 8008772:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 8008774:	687b      	ldr	r3, [r7, #4]
 8008776:	681b      	ldr	r3, [r3, #0]
 8008778:	60bb      	str	r3, [r7, #8]
			} while (res == FR_OK && --nent);
		}
	}

#else	/* Non LFN configuration */
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */
 800877a:	2101      	movs	r1, #1
 800877c:	6878      	ldr	r0, [r7, #4]
 800877e:	f7ff ff1a 	bl	80085b6 <dir_alloc>
 8008782:	4603      	mov	r3, r0
 8008784:	73fb      	strb	r3, [r7, #15]

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 8008786:	7bfb      	ldrb	r3, [r7, #15]
 8008788:	2b00      	cmp	r3, #0
 800878a:	d11c      	bne.n	80087c6 <dir_register+0x5a>
		res = move_window(fs, dp->sect);
 800878c:	687b      	ldr	r3, [r7, #4]
 800878e:	69db      	ldr	r3, [r3, #28]
 8008790:	4619      	mov	r1, r3
 8008792:	68b8      	ldr	r0, [r7, #8]
 8008794:	f7ff fa52 	bl	8007c3c <move_window>
 8008798:	4603      	mov	r3, r0
 800879a:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 800879c:	7bfb      	ldrb	r3, [r7, #15]
 800879e:	2b00      	cmp	r3, #0
 80087a0:	d111      	bne.n	80087c6 <dir_register+0x5a>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 80087a2:	687b      	ldr	r3, [r7, #4]
 80087a4:	6a1b      	ldr	r3, [r3, #32]
 80087a6:	2220      	movs	r2, #32
 80087a8:	2100      	movs	r1, #0
 80087aa:	4618      	mov	r0, r3
 80087ac:	f7ff f838 	bl	8007820 <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 80087b0:	687b      	ldr	r3, [r7, #4]
 80087b2:	6a18      	ldr	r0, [r3, #32]
 80087b4:	687b      	ldr	r3, [r7, #4]
 80087b6:	3324      	adds	r3, #36	@ 0x24
 80087b8:	220b      	movs	r2, #11
 80087ba:	4619      	mov	r1, r3
 80087bc:	f7ff f80f 	bl	80077de <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
#endif
			fs->wflag = 1;
 80087c0:	68bb      	ldr	r3, [r7, #8]
 80087c2:	2201      	movs	r2, #1
 80087c4:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 80087c6:	7bfb      	ldrb	r3, [r7, #15]
}
 80087c8:	4618      	mov	r0, r3
 80087ca:	3710      	adds	r7, #16
 80087cc:	46bd      	mov	sp, r7
 80087ce:	bd80      	pop	{r7, pc}

080087d0 <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 80087d0:	b580      	push	{r7, lr}
 80087d2:	b088      	sub	sp, #32
 80087d4:	af00      	add	r7, sp, #0
 80087d6:	6078      	str	r0, [r7, #4]
 80087d8:	6039      	str	r1, [r7, #0]
	BYTE c, d, *sfn;
	UINT ni, si, i;
	const char *p;

	/* Create file name in directory form */
	p = *path; sfn = dp->fn;
 80087da:	683b      	ldr	r3, [r7, #0]
 80087dc:	681b      	ldr	r3, [r3, #0]
 80087de:	60fb      	str	r3, [r7, #12]
 80087e0:	687b      	ldr	r3, [r7, #4]
 80087e2:	3324      	adds	r3, #36	@ 0x24
 80087e4:	60bb      	str	r3, [r7, #8]
	mem_set(sfn, ' ', 11);
 80087e6:	220b      	movs	r2, #11
 80087e8:	2120      	movs	r1, #32
 80087ea:	68b8      	ldr	r0, [r7, #8]
 80087ec:	f7ff f818 	bl	8007820 <mem_set>
	si = i = 0; ni = 8;
 80087f0:	2300      	movs	r3, #0
 80087f2:	613b      	str	r3, [r7, #16]
 80087f4:	693b      	ldr	r3, [r7, #16]
 80087f6:	61fb      	str	r3, [r7, #28]
 80087f8:	2308      	movs	r3, #8
 80087fa:	617b      	str	r3, [r7, #20]
		sfn[NSFLAG] = (c <= ' ') ? NS_LAST | NS_DOT : NS_DOT;	/* Set last segment flag if end of the path */
		return FR_OK;
	}
#endif
	for (;;) {
		c = (BYTE)p[si++];
 80087fc:	69fb      	ldr	r3, [r7, #28]
 80087fe:	1c5a      	adds	r2, r3, #1
 8008800:	61fa      	str	r2, [r7, #28]
 8008802:	68fa      	ldr	r2, [r7, #12]
 8008804:	4413      	add	r3, r2
 8008806:	781b      	ldrb	r3, [r3, #0]
 8008808:	76fb      	strb	r3, [r7, #27]
		if (c <= ' ') break; 			/* Break if end of the path name */
 800880a:	7efb      	ldrb	r3, [r7, #27]
 800880c:	2b20      	cmp	r3, #32
 800880e:	d94e      	bls.n	80088ae <create_name+0xde>
		if (c == '/' || c == '\\') {	/* Break if a separator is found */
 8008810:	7efb      	ldrb	r3, [r7, #27]
 8008812:	2b2f      	cmp	r3, #47	@ 0x2f
 8008814:	d006      	beq.n	8008824 <create_name+0x54>
 8008816:	7efb      	ldrb	r3, [r7, #27]
 8008818:	2b5c      	cmp	r3, #92	@ 0x5c
 800881a:	d110      	bne.n	800883e <create_name+0x6e>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 800881c:	e002      	b.n	8008824 <create_name+0x54>
 800881e:	69fb      	ldr	r3, [r7, #28]
 8008820:	3301      	adds	r3, #1
 8008822:	61fb      	str	r3, [r7, #28]
 8008824:	68fa      	ldr	r2, [r7, #12]
 8008826:	69fb      	ldr	r3, [r7, #28]
 8008828:	4413      	add	r3, r2
 800882a:	781b      	ldrb	r3, [r3, #0]
 800882c:	2b2f      	cmp	r3, #47	@ 0x2f
 800882e:	d0f6      	beq.n	800881e <create_name+0x4e>
 8008830:	68fa      	ldr	r2, [r7, #12]
 8008832:	69fb      	ldr	r3, [r7, #28]
 8008834:	4413      	add	r3, r2
 8008836:	781b      	ldrb	r3, [r3, #0]
 8008838:	2b5c      	cmp	r3, #92	@ 0x5c
 800883a:	d0f0      	beq.n	800881e <create_name+0x4e>
			break;
 800883c:	e038      	b.n	80088b0 <create_name+0xe0>
		}
		if (c == '.' || i >= ni) {		/* End of body or over size? */
 800883e:	7efb      	ldrb	r3, [r7, #27]
 8008840:	2b2e      	cmp	r3, #46	@ 0x2e
 8008842:	d003      	beq.n	800884c <create_name+0x7c>
 8008844:	693a      	ldr	r2, [r7, #16]
 8008846:	697b      	ldr	r3, [r7, #20]
 8008848:	429a      	cmp	r2, r3
 800884a:	d30c      	bcc.n	8008866 <create_name+0x96>
			if (ni == 11 || c != '.') return FR_INVALID_NAME;	/* Over size or invalid dot */
 800884c:	697b      	ldr	r3, [r7, #20]
 800884e:	2b0b      	cmp	r3, #11
 8008850:	d002      	beq.n	8008858 <create_name+0x88>
 8008852:	7efb      	ldrb	r3, [r7, #27]
 8008854:	2b2e      	cmp	r3, #46	@ 0x2e
 8008856:	d001      	beq.n	800885c <create_name+0x8c>
 8008858:	2306      	movs	r3, #6
 800885a:	e044      	b.n	80088e6 <create_name+0x116>
			i = 8; ni = 11;				/* Goto extension */
 800885c:	2308      	movs	r3, #8
 800885e:	613b      	str	r3, [r7, #16]
 8008860:	230b      	movs	r3, #11
 8008862:	617b      	str	r3, [r7, #20]
			continue;
 8008864:	e022      	b.n	80088ac <create_name+0xdc>
		}
		if (c >= 0x80) {				/* Extended character? */
 8008866:	f997 301b 	ldrsb.w	r3, [r7, #27]
 800886a:	2b00      	cmp	r3, #0
 800886c:	da04      	bge.n	8008878 <create_name+0xa8>
#ifdef _EXCVT
			c = ExCvt[c - 0x80];		/* To upper extended characters (SBCS cfg) */
 800886e:	7efb      	ldrb	r3, [r7, #27]
 8008870:	3b80      	subs	r3, #128	@ 0x80
 8008872:	4a1f      	ldr	r2, [pc, #124]	@ (80088f0 <create_name+0x120>)
 8008874:	5cd3      	ldrb	r3, [r2, r3]
 8008876:	76fb      	strb	r3, [r7, #27]
			d = (BYTE)p[si++];			/* Get 2nd byte */
			if (!IsDBCS2(d) || i >= ni - 1) return FR_INVALID_NAME;	/* Reject invalid DBC */
			sfn[i++] = c;
			sfn[i++] = d;
		} else {						/* SBC */
			if (chk_chr("\"*+,:;<=>\?[]|\x7F", c)) return FR_INVALID_NAME;	/* Reject illegal chrs for SFN */
 8008878:	7efb      	ldrb	r3, [r7, #27]
 800887a:	4619      	mov	r1, r3
 800887c:	481d      	ldr	r0, [pc, #116]	@ (80088f4 <create_name+0x124>)
 800887e:	f7ff f811 	bl	80078a4 <chk_chr>
 8008882:	4603      	mov	r3, r0
 8008884:	2b00      	cmp	r3, #0
 8008886:	d001      	beq.n	800888c <create_name+0xbc>
 8008888:	2306      	movs	r3, #6
 800888a:	e02c      	b.n	80088e6 <create_name+0x116>
			if (IsLower(c)) c -= 0x20;	/* To upper */
 800888c:	7efb      	ldrb	r3, [r7, #27]
 800888e:	2b60      	cmp	r3, #96	@ 0x60
 8008890:	d905      	bls.n	800889e <create_name+0xce>
 8008892:	7efb      	ldrb	r3, [r7, #27]
 8008894:	2b7a      	cmp	r3, #122	@ 0x7a
 8008896:	d802      	bhi.n	800889e <create_name+0xce>
 8008898:	7efb      	ldrb	r3, [r7, #27]
 800889a:	3b20      	subs	r3, #32
 800889c:	76fb      	strb	r3, [r7, #27]
			sfn[i++] = c;
 800889e:	693b      	ldr	r3, [r7, #16]
 80088a0:	1c5a      	adds	r2, r3, #1
 80088a2:	613a      	str	r2, [r7, #16]
 80088a4:	68ba      	ldr	r2, [r7, #8]
 80088a6:	4413      	add	r3, r2
 80088a8:	7efa      	ldrb	r2, [r7, #27]
 80088aa:	701a      	strb	r2, [r3, #0]
		c = (BYTE)p[si++];
 80088ac:	e7a6      	b.n	80087fc <create_name+0x2c>
		if (c <= ' ') break; 			/* Break if end of the path name */
 80088ae:	bf00      	nop
		}
	}
	*path = p + si;						/* Return pointer to the next segment */
 80088b0:	68fa      	ldr	r2, [r7, #12]
 80088b2:	69fb      	ldr	r3, [r7, #28]
 80088b4:	441a      	add	r2, r3
 80088b6:	683b      	ldr	r3, [r7, #0]
 80088b8:	601a      	str	r2, [r3, #0]
	if (i == 0) return FR_INVALID_NAME;	/* Reject nul string */
 80088ba:	693b      	ldr	r3, [r7, #16]
 80088bc:	2b00      	cmp	r3, #0
 80088be:	d101      	bne.n	80088c4 <create_name+0xf4>
 80088c0:	2306      	movs	r3, #6
 80088c2:	e010      	b.n	80088e6 <create_name+0x116>

	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 80088c4:	68bb      	ldr	r3, [r7, #8]
 80088c6:	781b      	ldrb	r3, [r3, #0]
 80088c8:	2be5      	cmp	r3, #229	@ 0xe5
 80088ca:	d102      	bne.n	80088d2 <create_name+0x102>
 80088cc:	68bb      	ldr	r3, [r7, #8]
 80088ce:	2205      	movs	r2, #5
 80088d0:	701a      	strb	r2, [r3, #0]
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 80088d2:	7efb      	ldrb	r3, [r7, #27]
 80088d4:	2b20      	cmp	r3, #32
 80088d6:	d801      	bhi.n	80088dc <create_name+0x10c>
 80088d8:	2204      	movs	r2, #4
 80088da:	e000      	b.n	80088de <create_name+0x10e>
 80088dc:	2200      	movs	r2, #0
 80088de:	68bb      	ldr	r3, [r7, #8]
 80088e0:	330b      	adds	r3, #11
 80088e2:	701a      	strb	r2, [r3, #0]

	return FR_OK;
 80088e4:	2300      	movs	r3, #0
#endif /* _USE_LFN != 0 */
}
 80088e6:	4618      	mov	r0, r3
 80088e8:	3720      	adds	r7, #32
 80088ea:	46bd      	mov	sp, r7
 80088ec:	bd80      	pop	{r7, pc}
 80088ee:	bf00      	nop
 80088f0:	0800f6b8 	.word	0x0800f6b8
 80088f4:	0800e17c 	.word	0x0800e17c

080088f8 <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 80088f8:	b580      	push	{r7, lr}
 80088fa:	b086      	sub	sp, #24
 80088fc:	af00      	add	r7, sp, #0
 80088fe:	6078      	str	r0, [r7, #4]
 8008900:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 8008902:	687b      	ldr	r3, [r7, #4]
 8008904:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 8008906:	693b      	ldr	r3, [r7, #16]
 8008908:	681b      	ldr	r3, [r3, #0]
 800890a:	60fb      	str	r3, [r7, #12]
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
		obj->sclust = fs->cdir;				/* Start from current directory */
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 800890c:	e002      	b.n	8008914 <follow_path+0x1c>
 800890e:	683b      	ldr	r3, [r7, #0]
 8008910:	3301      	adds	r3, #1
 8008912:	603b      	str	r3, [r7, #0]
 8008914:	683b      	ldr	r3, [r7, #0]
 8008916:	781b      	ldrb	r3, [r3, #0]
 8008918:	2b2f      	cmp	r3, #47	@ 0x2f
 800891a:	d0f8      	beq.n	800890e <follow_path+0x16>
 800891c:	683b      	ldr	r3, [r7, #0]
 800891e:	781b      	ldrb	r3, [r3, #0]
 8008920:	2b5c      	cmp	r3, #92	@ 0x5c
 8008922:	d0f4      	beq.n	800890e <follow_path+0x16>
		obj->sclust = 0;					/* Start from root directory */
 8008924:	693b      	ldr	r3, [r7, #16]
 8008926:	2200      	movs	r2, #0
 8008928:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 800892a:	683b      	ldr	r3, [r7, #0]
 800892c:	781b      	ldrb	r3, [r3, #0]
 800892e:	2b1f      	cmp	r3, #31
 8008930:	d80a      	bhi.n	8008948 <follow_path+0x50>
		dp->fn[NSFLAG] = NS_NONAME;
 8008932:	687b      	ldr	r3, [r7, #4]
 8008934:	2280      	movs	r2, #128	@ 0x80
 8008936:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
		res = dir_sdi(dp, 0);
 800893a:	2100      	movs	r1, #0
 800893c:	6878      	ldr	r0, [r7, #4]
 800893e:	f7ff fcfa 	bl	8008336 <dir_sdi>
 8008942:	4603      	mov	r3, r0
 8008944:	75fb      	strb	r3, [r7, #23]
 8008946:	e043      	b.n	80089d0 <follow_path+0xd8>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 8008948:	463b      	mov	r3, r7
 800894a:	4619      	mov	r1, r3
 800894c:	6878      	ldr	r0, [r7, #4]
 800894e:	f7ff ff3f 	bl	80087d0 <create_name>
 8008952:	4603      	mov	r3, r0
 8008954:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 8008956:	7dfb      	ldrb	r3, [r7, #23]
 8008958:	2b00      	cmp	r3, #0
 800895a:	d134      	bne.n	80089c6 <follow_path+0xce>
			res = dir_find(dp);				/* Find an object with the segment name */
 800895c:	6878      	ldr	r0, [r7, #4]
 800895e:	f7ff feb0 	bl	80086c2 <dir_find>
 8008962:	4603      	mov	r3, r0
 8008964:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 8008966:	687b      	ldr	r3, [r7, #4]
 8008968:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 800896c:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 800896e:	7dfb      	ldrb	r3, [r7, #23]
 8008970:	2b00      	cmp	r3, #0
 8008972:	d00a      	beq.n	800898a <follow_path+0x92>
				if (res == FR_NO_FILE) {	/* Object is not found */
 8008974:	7dfb      	ldrb	r3, [r7, #23]
 8008976:	2b04      	cmp	r3, #4
 8008978:	d127      	bne.n	80089ca <follow_path+0xd2>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						dp->fn[NSFLAG] = NS_NONAME;
						res = FR_OK;
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 800897a:	7afb      	ldrb	r3, [r7, #11]
 800897c:	f003 0304 	and.w	r3, r3, #4
 8008980:	2b00      	cmp	r3, #0
 8008982:	d122      	bne.n	80089ca <follow_path+0xd2>
 8008984:	2305      	movs	r3, #5
 8008986:	75fb      	strb	r3, [r7, #23]
					}
				}
				break;
 8008988:	e01f      	b.n	80089ca <follow_path+0xd2>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800898a:	7afb      	ldrb	r3, [r7, #11]
 800898c:	f003 0304 	and.w	r3, r3, #4
 8008990:	2b00      	cmp	r3, #0
 8008992:	d11c      	bne.n	80089ce <follow_path+0xd6>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 8008994:	693b      	ldr	r3, [r7, #16]
 8008996:	799b      	ldrb	r3, [r3, #6]
 8008998:	f003 0310 	and.w	r3, r3, #16
 800899c:	2b00      	cmp	r3, #0
 800899e:	d102      	bne.n	80089a6 <follow_path+0xae>
				res = FR_NO_PATH; break;
 80089a0:	2305      	movs	r3, #5
 80089a2:	75fb      	strb	r3, [r7, #23]
 80089a4:	e014      	b.n	80089d0 <follow_path+0xd8>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 80089a6:	68fb      	ldr	r3, [r7, #12]
 80089a8:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 80089ac:	687b      	ldr	r3, [r7, #4]
 80089ae:	695b      	ldr	r3, [r3, #20]
 80089b0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80089b4:	4413      	add	r3, r2
 80089b6:	4619      	mov	r1, r3
 80089b8:	68f8      	ldr	r0, [r7, #12]
 80089ba:	f7ff fe43 	bl	8008644 <ld_clust>
 80089be:	4602      	mov	r2, r0
 80089c0:	693b      	ldr	r3, [r7, #16]
 80089c2:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 80089c4:	e7c0      	b.n	8008948 <follow_path+0x50>
			if (res != FR_OK) break;
 80089c6:	bf00      	nop
 80089c8:	e002      	b.n	80089d0 <follow_path+0xd8>
				break;
 80089ca:	bf00      	nop
 80089cc:	e000      	b.n	80089d0 <follow_path+0xd8>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 80089ce:	bf00      	nop
			}
		}
	}

	return res;
 80089d0:	7dfb      	ldrb	r3, [r7, #23]
}
 80089d2:	4618      	mov	r0, r3
 80089d4:	3718      	adds	r7, #24
 80089d6:	46bd      	mov	sp, r7
 80089d8:	bd80      	pop	{r7, pc}

080089da <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 80089da:	b480      	push	{r7}
 80089dc:	b087      	sub	sp, #28
 80089de:	af00      	add	r7, sp, #0
 80089e0:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 80089e2:	f04f 33ff 	mov.w	r3, #4294967295
 80089e6:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 80089e8:	687b      	ldr	r3, [r7, #4]
 80089ea:	681b      	ldr	r3, [r3, #0]
 80089ec:	2b00      	cmp	r3, #0
 80089ee:	d031      	beq.n	8008a54 <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 80089f0:	687b      	ldr	r3, [r7, #4]
 80089f2:	681b      	ldr	r3, [r3, #0]
 80089f4:	617b      	str	r3, [r7, #20]
 80089f6:	e002      	b.n	80089fe <get_ldnumber+0x24>
 80089f8:	697b      	ldr	r3, [r7, #20]
 80089fa:	3301      	adds	r3, #1
 80089fc:	617b      	str	r3, [r7, #20]
 80089fe:	697b      	ldr	r3, [r7, #20]
 8008a00:	781b      	ldrb	r3, [r3, #0]
 8008a02:	2b20      	cmp	r3, #32
 8008a04:	d903      	bls.n	8008a0e <get_ldnumber+0x34>
 8008a06:	697b      	ldr	r3, [r7, #20]
 8008a08:	781b      	ldrb	r3, [r3, #0]
 8008a0a:	2b3a      	cmp	r3, #58	@ 0x3a
 8008a0c:	d1f4      	bne.n	80089f8 <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 8008a0e:	697b      	ldr	r3, [r7, #20]
 8008a10:	781b      	ldrb	r3, [r3, #0]
 8008a12:	2b3a      	cmp	r3, #58	@ 0x3a
 8008a14:	d11c      	bne.n	8008a50 <get_ldnumber+0x76>
			tp = *path;
 8008a16:	687b      	ldr	r3, [r7, #4]
 8008a18:	681b      	ldr	r3, [r3, #0]
 8008a1a:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 8008a1c:	68fb      	ldr	r3, [r7, #12]
 8008a1e:	1c5a      	adds	r2, r3, #1
 8008a20:	60fa      	str	r2, [r7, #12]
 8008a22:	781b      	ldrb	r3, [r3, #0]
 8008a24:	3b30      	subs	r3, #48	@ 0x30
 8008a26:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 8008a28:	68bb      	ldr	r3, [r7, #8]
 8008a2a:	2b09      	cmp	r3, #9
 8008a2c:	d80e      	bhi.n	8008a4c <get_ldnumber+0x72>
 8008a2e:	68fa      	ldr	r2, [r7, #12]
 8008a30:	697b      	ldr	r3, [r7, #20]
 8008a32:	429a      	cmp	r2, r3
 8008a34:	d10a      	bne.n	8008a4c <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 8008a36:	68bb      	ldr	r3, [r7, #8]
 8008a38:	2b00      	cmp	r3, #0
 8008a3a:	d107      	bne.n	8008a4c <get_ldnumber+0x72>
					vol = (int)i;
 8008a3c:	68bb      	ldr	r3, [r7, #8]
 8008a3e:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 8008a40:	697b      	ldr	r3, [r7, #20]
 8008a42:	3301      	adds	r3, #1
 8008a44:	617b      	str	r3, [r7, #20]
 8008a46:	687b      	ldr	r3, [r7, #4]
 8008a48:	697a      	ldr	r2, [r7, #20]
 8008a4a:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 8008a4c:	693b      	ldr	r3, [r7, #16]
 8008a4e:	e002      	b.n	8008a56 <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 8008a50:	2300      	movs	r3, #0
 8008a52:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 8008a54:	693b      	ldr	r3, [r7, #16]
}
 8008a56:	4618      	mov	r0, r3
 8008a58:	371c      	adds	r7, #28
 8008a5a:	46bd      	mov	sp, r7
 8008a5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a60:	4770      	bx	lr
	...

08008a64 <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 8008a64:	b580      	push	{r7, lr}
 8008a66:	b082      	sub	sp, #8
 8008a68:	af00      	add	r7, sp, #0
 8008a6a:	6078      	str	r0, [r7, #4]
 8008a6c:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 8008a6e:	687b      	ldr	r3, [r7, #4]
 8008a70:	2200      	movs	r2, #0
 8008a72:	70da      	strb	r2, [r3, #3]
 8008a74:	687b      	ldr	r3, [r7, #4]
 8008a76:	f04f 32ff 	mov.w	r2, #4294967295
 8008a7a:	62da      	str	r2, [r3, #44]	@ 0x2c
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 8008a7c:	6839      	ldr	r1, [r7, #0]
 8008a7e:	6878      	ldr	r0, [r7, #4]
 8008a80:	f7ff f8dc 	bl	8007c3c <move_window>
 8008a84:	4603      	mov	r3, r0
 8008a86:	2b00      	cmp	r3, #0
 8008a88:	d001      	beq.n	8008a8e <check_fs+0x2a>
 8008a8a:	2304      	movs	r3, #4
 8008a8c:	e038      	b.n	8008b00 <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 8008a8e:	687b      	ldr	r3, [r7, #4]
 8008a90:	3330      	adds	r3, #48	@ 0x30
 8008a92:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 8008a96:	4618      	mov	r0, r3
 8008a98:	f7fe fe1e 	bl	80076d8 <ld_word>
 8008a9c:	4603      	mov	r3, r0
 8008a9e:	461a      	mov	r2, r3
 8008aa0:	f64a 2355 	movw	r3, #43605	@ 0xaa55
 8008aa4:	429a      	cmp	r2, r3
 8008aa6:	d001      	beq.n	8008aac <check_fs+0x48>
 8008aa8:	2303      	movs	r3, #3
 8008aaa:	e029      	b.n	8008b00 <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 8008aac:	687b      	ldr	r3, [r7, #4]
 8008aae:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8008ab2:	2be9      	cmp	r3, #233	@ 0xe9
 8008ab4:	d009      	beq.n	8008aca <check_fs+0x66>
 8008ab6:	687b      	ldr	r3, [r7, #4]
 8008ab8:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8008abc:	2beb      	cmp	r3, #235	@ 0xeb
 8008abe:	d11e      	bne.n	8008afe <check_fs+0x9a>
 8008ac0:	687b      	ldr	r3, [r7, #4]
 8008ac2:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
 8008ac6:	2b90      	cmp	r3, #144	@ 0x90
 8008ac8:	d119      	bne.n	8008afe <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 8008aca:	687b      	ldr	r3, [r7, #4]
 8008acc:	3330      	adds	r3, #48	@ 0x30
 8008ace:	3336      	adds	r3, #54	@ 0x36
 8008ad0:	4618      	mov	r0, r3
 8008ad2:	f7fe fe1a 	bl	800770a <ld_dword>
 8008ad6:	4603      	mov	r3, r0
 8008ad8:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8008adc:	4a0a      	ldr	r2, [pc, #40]	@ (8008b08 <check_fs+0xa4>)
 8008ade:	4293      	cmp	r3, r2
 8008ae0:	d101      	bne.n	8008ae6 <check_fs+0x82>
 8008ae2:	2300      	movs	r3, #0
 8008ae4:	e00c      	b.n	8008b00 <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 8008ae6:	687b      	ldr	r3, [r7, #4]
 8008ae8:	3330      	adds	r3, #48	@ 0x30
 8008aea:	3352      	adds	r3, #82	@ 0x52
 8008aec:	4618      	mov	r0, r3
 8008aee:	f7fe fe0c 	bl	800770a <ld_dword>
 8008af2:	4603      	mov	r3, r0
 8008af4:	4a05      	ldr	r2, [pc, #20]	@ (8008b0c <check_fs+0xa8>)
 8008af6:	4293      	cmp	r3, r2
 8008af8:	d101      	bne.n	8008afe <check_fs+0x9a>
 8008afa:	2300      	movs	r3, #0
 8008afc:	e000      	b.n	8008b00 <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 8008afe:	2302      	movs	r3, #2
}
 8008b00:	4618      	mov	r0, r3
 8008b02:	3708      	adds	r7, #8
 8008b04:	46bd      	mov	sp, r7
 8008b06:	bd80      	pop	{r7, pc}
 8008b08:	00544146 	.word	0x00544146
 8008b0c:	33544146 	.word	0x33544146

08008b10 <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 8008b10:	b580      	push	{r7, lr}
 8008b12:	b096      	sub	sp, #88	@ 0x58
 8008b14:	af00      	add	r7, sp, #0
 8008b16:	60f8      	str	r0, [r7, #12]
 8008b18:	60b9      	str	r1, [r7, #8]
 8008b1a:	4613      	mov	r3, r2
 8008b1c:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 8008b1e:	68bb      	ldr	r3, [r7, #8]
 8008b20:	2200      	movs	r2, #0
 8008b22:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 8008b24:	68f8      	ldr	r0, [r7, #12]
 8008b26:	f7ff ff58 	bl	80089da <get_ldnumber>
 8008b2a:	63f8      	str	r0, [r7, #60]	@ 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 8008b2c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008b2e:	2b00      	cmp	r3, #0
 8008b30:	da01      	bge.n	8008b36 <find_volume+0x26>
 8008b32:	230b      	movs	r3, #11
 8008b34:	e22d      	b.n	8008f92 <find_volume+0x482>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 8008b36:	4aa1      	ldr	r2, [pc, #644]	@ (8008dbc <find_volume+0x2ac>)
 8008b38:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008b3a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008b3e:	63bb      	str	r3, [r7, #56]	@ 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 8008b40:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008b42:	2b00      	cmp	r3, #0
 8008b44:	d101      	bne.n	8008b4a <find_volume+0x3a>
 8008b46:	230c      	movs	r3, #12
 8008b48:	e223      	b.n	8008f92 <find_volume+0x482>

	ENTER_FF(fs);						/* Lock the volume */
	*rfs = fs;							/* Return pointer to the file system object */
 8008b4a:	68bb      	ldr	r3, [r7, #8]
 8008b4c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8008b4e:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 8008b50:	79fb      	ldrb	r3, [r7, #7]
 8008b52:	f023 0301 	bic.w	r3, r3, #1
 8008b56:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 8008b58:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008b5a:	781b      	ldrb	r3, [r3, #0]
 8008b5c:	2b00      	cmp	r3, #0
 8008b5e:	d01a      	beq.n	8008b96 <find_volume+0x86>
		stat = disk_status(fs->drv);
 8008b60:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008b62:	785b      	ldrb	r3, [r3, #1]
 8008b64:	4618      	mov	r0, r3
 8008b66:	f7fe fd17 	bl	8007598 <disk_status>
 8008b6a:	4603      	mov	r3, r0
 8008b6c:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 8008b70:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8008b74:	f003 0301 	and.w	r3, r3, #1
 8008b78:	2b00      	cmp	r3, #0
 8008b7a:	d10c      	bne.n	8008b96 <find_volume+0x86>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 8008b7c:	79fb      	ldrb	r3, [r7, #7]
 8008b7e:	2b00      	cmp	r3, #0
 8008b80:	d007      	beq.n	8008b92 <find_volume+0x82>
 8008b82:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8008b86:	f003 0304 	and.w	r3, r3, #4
 8008b8a:	2b00      	cmp	r3, #0
 8008b8c:	d001      	beq.n	8008b92 <find_volume+0x82>
				return FR_WRITE_PROTECTED;
 8008b8e:	230a      	movs	r3, #10
 8008b90:	e1ff      	b.n	8008f92 <find_volume+0x482>
			}
			return FR_OK;				/* The file system object is valid */
 8008b92:	2300      	movs	r3, #0
 8008b94:	e1fd      	b.n	8008f92 <find_volume+0x482>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 8008b96:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008b98:	2200      	movs	r2, #0
 8008b9a:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 8008b9c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008b9e:	b2da      	uxtb	r2, r3
 8008ba0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008ba2:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 8008ba4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008ba6:	785b      	ldrb	r3, [r3, #1]
 8008ba8:	4618      	mov	r0, r3
 8008baa:	f7fe fd0f 	bl	80075cc <disk_initialize>
 8008bae:	4603      	mov	r3, r0
 8008bb0:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 8008bb4:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8008bb8:	f003 0301 	and.w	r3, r3, #1
 8008bbc:	2b00      	cmp	r3, #0
 8008bbe:	d001      	beq.n	8008bc4 <find_volume+0xb4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 8008bc0:	2303      	movs	r3, #3
 8008bc2:	e1e6      	b.n	8008f92 <find_volume+0x482>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 8008bc4:	79fb      	ldrb	r3, [r7, #7]
 8008bc6:	2b00      	cmp	r3, #0
 8008bc8:	d007      	beq.n	8008bda <find_volume+0xca>
 8008bca:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8008bce:	f003 0304 	and.w	r3, r3, #4
 8008bd2:	2b00      	cmp	r3, #0
 8008bd4:	d001      	beq.n	8008bda <find_volume+0xca>
		return FR_WRITE_PROTECTED;
 8008bd6:	230a      	movs	r3, #10
 8008bd8:	e1db      	b.n	8008f92 <find_volume+0x482>
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 8008bda:	2300      	movs	r3, #0
 8008bdc:	653b      	str	r3, [r7, #80]	@ 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 8008bde:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8008be0:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8008be2:	f7ff ff3f 	bl	8008a64 <check_fs>
 8008be6:	4603      	mov	r3, r0
 8008be8:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 8008bec:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8008bf0:	2b02      	cmp	r3, #2
 8008bf2:	d149      	bne.n	8008c88 <find_volume+0x178>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 8008bf4:	2300      	movs	r3, #0
 8008bf6:	643b      	str	r3, [r7, #64]	@ 0x40
 8008bf8:	e01e      	b.n	8008c38 <find_volume+0x128>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 8008bfa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008bfc:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8008c00:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008c02:	011b      	lsls	r3, r3, #4
 8008c04:	f503 73df 	add.w	r3, r3, #446	@ 0x1be
 8008c08:	4413      	add	r3, r2
 8008c0a:	633b      	str	r3, [r7, #48]	@ 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 8008c0c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008c0e:	3304      	adds	r3, #4
 8008c10:	781b      	ldrb	r3, [r3, #0]
 8008c12:	2b00      	cmp	r3, #0
 8008c14:	d006      	beq.n	8008c24 <find_volume+0x114>
 8008c16:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008c18:	3308      	adds	r3, #8
 8008c1a:	4618      	mov	r0, r3
 8008c1c:	f7fe fd75 	bl	800770a <ld_dword>
 8008c20:	4602      	mov	r2, r0
 8008c22:	e000      	b.n	8008c26 <find_volume+0x116>
 8008c24:	2200      	movs	r2, #0
 8008c26:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008c28:	009b      	lsls	r3, r3, #2
 8008c2a:	3358      	adds	r3, #88	@ 0x58
 8008c2c:	443b      	add	r3, r7
 8008c2e:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 8008c32:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008c34:	3301      	adds	r3, #1
 8008c36:	643b      	str	r3, [r7, #64]	@ 0x40
 8008c38:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008c3a:	2b03      	cmp	r3, #3
 8008c3c:	d9dd      	bls.n	8008bfa <find_volume+0xea>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 8008c3e:	2300      	movs	r3, #0
 8008c40:	643b      	str	r3, [r7, #64]	@ 0x40
		if (i) i--;
 8008c42:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008c44:	2b00      	cmp	r3, #0
 8008c46:	d002      	beq.n	8008c4e <find_volume+0x13e>
 8008c48:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008c4a:	3b01      	subs	r3, #1
 8008c4c:	643b      	str	r3, [r7, #64]	@ 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 8008c4e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008c50:	009b      	lsls	r3, r3, #2
 8008c52:	3358      	adds	r3, #88	@ 0x58
 8008c54:	443b      	add	r3, r7
 8008c56:	f853 3c44 	ldr.w	r3, [r3, #-68]
 8008c5a:	653b      	str	r3, [r7, #80]	@ 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 8008c5c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008c5e:	2b00      	cmp	r3, #0
 8008c60:	d005      	beq.n	8008c6e <find_volume+0x15e>
 8008c62:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8008c64:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8008c66:	f7ff fefd 	bl	8008a64 <check_fs>
 8008c6a:	4603      	mov	r3, r0
 8008c6c:	e000      	b.n	8008c70 <find_volume+0x160>
 8008c6e:	2303      	movs	r3, #3
 8008c70:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 8008c74:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8008c78:	2b01      	cmp	r3, #1
 8008c7a:	d905      	bls.n	8008c88 <find_volume+0x178>
 8008c7c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008c7e:	3301      	adds	r3, #1
 8008c80:	643b      	str	r3, [r7, #64]	@ 0x40
 8008c82:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008c84:	2b03      	cmp	r3, #3
 8008c86:	d9e2      	bls.n	8008c4e <find_volume+0x13e>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 8008c88:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8008c8c:	2b04      	cmp	r3, #4
 8008c8e:	d101      	bne.n	8008c94 <find_volume+0x184>
 8008c90:	2301      	movs	r3, #1
 8008c92:	e17e      	b.n	8008f92 <find_volume+0x482>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 8008c94:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8008c98:	2b01      	cmp	r3, #1
 8008c9a:	d901      	bls.n	8008ca0 <find_volume+0x190>
 8008c9c:	230d      	movs	r3, #13
 8008c9e:	e178      	b.n	8008f92 <find_volume+0x482>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 8008ca0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008ca2:	3330      	adds	r3, #48	@ 0x30
 8008ca4:	330b      	adds	r3, #11
 8008ca6:	4618      	mov	r0, r3
 8008ca8:	f7fe fd16 	bl	80076d8 <ld_word>
 8008cac:	4603      	mov	r3, r0
 8008cae:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008cb2:	d001      	beq.n	8008cb8 <find_volume+0x1a8>
 8008cb4:	230d      	movs	r3, #13
 8008cb6:	e16c      	b.n	8008f92 <find_volume+0x482>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 8008cb8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008cba:	3330      	adds	r3, #48	@ 0x30
 8008cbc:	3316      	adds	r3, #22
 8008cbe:	4618      	mov	r0, r3
 8008cc0:	f7fe fd0a 	bl	80076d8 <ld_word>
 8008cc4:	4603      	mov	r3, r0
 8008cc6:	64fb      	str	r3, [r7, #76]	@ 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 8008cc8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008cca:	2b00      	cmp	r3, #0
 8008ccc:	d106      	bne.n	8008cdc <find_volume+0x1cc>
 8008cce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008cd0:	3330      	adds	r3, #48	@ 0x30
 8008cd2:	3324      	adds	r3, #36	@ 0x24
 8008cd4:	4618      	mov	r0, r3
 8008cd6:	f7fe fd18 	bl	800770a <ld_dword>
 8008cda:	64f8      	str	r0, [r7, #76]	@ 0x4c
		fs->fsize = fasize;
 8008cdc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008cde:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8008ce0:	619a      	str	r2, [r3, #24]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 8008ce2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008ce4:	f893 2040 	ldrb.w	r2, [r3, #64]	@ 0x40
 8008ce8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008cea:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 8008cec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008cee:	789b      	ldrb	r3, [r3, #2]
 8008cf0:	2b01      	cmp	r3, #1
 8008cf2:	d005      	beq.n	8008d00 <find_volume+0x1f0>
 8008cf4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008cf6:	789b      	ldrb	r3, [r3, #2]
 8008cf8:	2b02      	cmp	r3, #2
 8008cfa:	d001      	beq.n	8008d00 <find_volume+0x1f0>
 8008cfc:	230d      	movs	r3, #13
 8008cfe:	e148      	b.n	8008f92 <find_volume+0x482>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 8008d00:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008d02:	789b      	ldrb	r3, [r3, #2]
 8008d04:	461a      	mov	r2, r3
 8008d06:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008d08:	fb02 f303 	mul.w	r3, r2, r3
 8008d0c:	64fb      	str	r3, [r7, #76]	@ 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 8008d0e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008d10:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008d14:	461a      	mov	r2, r3
 8008d16:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008d18:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 8008d1a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008d1c:	895b      	ldrh	r3, [r3, #10]
 8008d1e:	2b00      	cmp	r3, #0
 8008d20:	d008      	beq.n	8008d34 <find_volume+0x224>
 8008d22:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008d24:	895b      	ldrh	r3, [r3, #10]
 8008d26:	461a      	mov	r2, r3
 8008d28:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008d2a:	895b      	ldrh	r3, [r3, #10]
 8008d2c:	3b01      	subs	r3, #1
 8008d2e:	4013      	ands	r3, r2
 8008d30:	2b00      	cmp	r3, #0
 8008d32:	d001      	beq.n	8008d38 <find_volume+0x228>
 8008d34:	230d      	movs	r3, #13
 8008d36:	e12c      	b.n	8008f92 <find_volume+0x482>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 8008d38:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008d3a:	3330      	adds	r3, #48	@ 0x30
 8008d3c:	3311      	adds	r3, #17
 8008d3e:	4618      	mov	r0, r3
 8008d40:	f7fe fcca 	bl	80076d8 <ld_word>
 8008d44:	4603      	mov	r3, r0
 8008d46:	461a      	mov	r2, r3
 8008d48:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008d4a:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 8008d4c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008d4e:	891b      	ldrh	r3, [r3, #8]
 8008d50:	f003 030f 	and.w	r3, r3, #15
 8008d54:	b29b      	uxth	r3, r3
 8008d56:	2b00      	cmp	r3, #0
 8008d58:	d001      	beq.n	8008d5e <find_volume+0x24e>
 8008d5a:	230d      	movs	r3, #13
 8008d5c:	e119      	b.n	8008f92 <find_volume+0x482>

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 8008d5e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008d60:	3330      	adds	r3, #48	@ 0x30
 8008d62:	3313      	adds	r3, #19
 8008d64:	4618      	mov	r0, r3
 8008d66:	f7fe fcb7 	bl	80076d8 <ld_word>
 8008d6a:	4603      	mov	r3, r0
 8008d6c:	64bb      	str	r3, [r7, #72]	@ 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 8008d6e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008d70:	2b00      	cmp	r3, #0
 8008d72:	d106      	bne.n	8008d82 <find_volume+0x272>
 8008d74:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008d76:	3330      	adds	r3, #48	@ 0x30
 8008d78:	3320      	adds	r3, #32
 8008d7a:	4618      	mov	r0, r3
 8008d7c:	f7fe fcc5 	bl	800770a <ld_dword>
 8008d80:	64b8      	str	r0, [r7, #72]	@ 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 8008d82:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008d84:	3330      	adds	r3, #48	@ 0x30
 8008d86:	330e      	adds	r3, #14
 8008d88:	4618      	mov	r0, r3
 8008d8a:	f7fe fca5 	bl	80076d8 <ld_word>
 8008d8e:	4603      	mov	r3, r0
 8008d90:	85fb      	strh	r3, [r7, #46]	@ 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 8008d92:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8008d94:	2b00      	cmp	r3, #0
 8008d96:	d101      	bne.n	8008d9c <find_volume+0x28c>
 8008d98:	230d      	movs	r3, #13
 8008d9a:	e0fa      	b.n	8008f92 <find_volume+0x482>

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 8008d9c:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 8008d9e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008da0:	4413      	add	r3, r2
 8008da2:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8008da4:	8912      	ldrh	r2, [r2, #8]
 8008da6:	0912      	lsrs	r2, r2, #4
 8008da8:	b292      	uxth	r2, r2
 8008daa:	4413      	add	r3, r2
 8008dac:	62bb      	str	r3, [r7, #40]	@ 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 8008dae:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008db0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008db2:	429a      	cmp	r2, r3
 8008db4:	d204      	bcs.n	8008dc0 <find_volume+0x2b0>
 8008db6:	230d      	movs	r3, #13
 8008db8:	e0eb      	b.n	8008f92 <find_volume+0x482>
 8008dba:	bf00      	nop
 8008dbc:	20000d14 	.word	0x20000d14
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 8008dc0:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008dc2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008dc4:	1ad3      	subs	r3, r2, r3
 8008dc6:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8008dc8:	8952      	ldrh	r2, [r2, #10]
 8008dca:	fbb3 f3f2 	udiv	r3, r3, r2
 8008dce:	627b      	str	r3, [r7, #36]	@ 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 8008dd0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008dd2:	2b00      	cmp	r3, #0
 8008dd4:	d101      	bne.n	8008dda <find_volume+0x2ca>
 8008dd6:	230d      	movs	r3, #13
 8008dd8:	e0db      	b.n	8008f92 <find_volume+0x482>
		fmt = FS_FAT32;
 8008dda:	2303      	movs	r3, #3
 8008ddc:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 8008de0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008de2:	f64f 72f5 	movw	r2, #65525	@ 0xfff5
 8008de6:	4293      	cmp	r3, r2
 8008de8:	d802      	bhi.n	8008df0 <find_volume+0x2e0>
 8008dea:	2302      	movs	r3, #2
 8008dec:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 8008df0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008df2:	f640 72f5 	movw	r2, #4085	@ 0xff5
 8008df6:	4293      	cmp	r3, r2
 8008df8:	d802      	bhi.n	8008e00 <find_volume+0x2f0>
 8008dfa:	2301      	movs	r3, #1
 8008dfc:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 8008e00:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008e02:	1c9a      	adds	r2, r3, #2
 8008e04:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008e06:	615a      	str	r2, [r3, #20]
		fs->volbase = bsect;							/* Volume start sector */
 8008e08:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008e0a:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8008e0c:	61da      	str	r2, [r3, #28]
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 8008e0e:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 8008e10:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008e12:	441a      	add	r2, r3
 8008e14:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008e16:	621a      	str	r2, [r3, #32]
		fs->database = bsect + sysect;					/* Data start sector */
 8008e18:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8008e1a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008e1c:	441a      	add	r2, r3
 8008e1e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008e20:	629a      	str	r2, [r3, #40]	@ 0x28
		if (fmt == FS_FAT32) {
 8008e22:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8008e26:	2b03      	cmp	r3, #3
 8008e28:	d11e      	bne.n	8008e68 <find_volume+0x358>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 8008e2a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008e2c:	3330      	adds	r3, #48	@ 0x30
 8008e2e:	332a      	adds	r3, #42	@ 0x2a
 8008e30:	4618      	mov	r0, r3
 8008e32:	f7fe fc51 	bl	80076d8 <ld_word>
 8008e36:	4603      	mov	r3, r0
 8008e38:	2b00      	cmp	r3, #0
 8008e3a:	d001      	beq.n	8008e40 <find_volume+0x330>
 8008e3c:	230d      	movs	r3, #13
 8008e3e:	e0a8      	b.n	8008f92 <find_volume+0x482>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 8008e40:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008e42:	891b      	ldrh	r3, [r3, #8]
 8008e44:	2b00      	cmp	r3, #0
 8008e46:	d001      	beq.n	8008e4c <find_volume+0x33c>
 8008e48:	230d      	movs	r3, #13
 8008e4a:	e0a2      	b.n	8008f92 <find_volume+0x482>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 8008e4c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008e4e:	3330      	adds	r3, #48	@ 0x30
 8008e50:	332c      	adds	r3, #44	@ 0x2c
 8008e52:	4618      	mov	r0, r3
 8008e54:	f7fe fc59 	bl	800770a <ld_dword>
 8008e58:	4602      	mov	r2, r0
 8008e5a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008e5c:	625a      	str	r2, [r3, #36]	@ 0x24
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 8008e5e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008e60:	695b      	ldr	r3, [r3, #20]
 8008e62:	009b      	lsls	r3, r3, #2
 8008e64:	647b      	str	r3, [r7, #68]	@ 0x44
 8008e66:	e01f      	b.n	8008ea8 <find_volume+0x398>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 8008e68:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008e6a:	891b      	ldrh	r3, [r3, #8]
 8008e6c:	2b00      	cmp	r3, #0
 8008e6e:	d101      	bne.n	8008e74 <find_volume+0x364>
 8008e70:	230d      	movs	r3, #13
 8008e72:	e08e      	b.n	8008f92 <find_volume+0x482>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 8008e74:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008e76:	6a1a      	ldr	r2, [r3, #32]
 8008e78:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008e7a:	441a      	add	r2, r3
 8008e7c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008e7e:	625a      	str	r2, [r3, #36]	@ 0x24
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 8008e80:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8008e84:	2b02      	cmp	r3, #2
 8008e86:	d103      	bne.n	8008e90 <find_volume+0x380>
 8008e88:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008e8a:	695b      	ldr	r3, [r3, #20]
 8008e8c:	005b      	lsls	r3, r3, #1
 8008e8e:	e00a      	b.n	8008ea6 <find_volume+0x396>
 8008e90:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008e92:	695a      	ldr	r2, [r3, #20]
 8008e94:	4613      	mov	r3, r2
 8008e96:	005b      	lsls	r3, r3, #1
 8008e98:	4413      	add	r3, r2
 8008e9a:	085a      	lsrs	r2, r3, #1
 8008e9c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008e9e:	695b      	ldr	r3, [r3, #20]
 8008ea0:	f003 0301 	and.w	r3, r3, #1
 8008ea4:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 8008ea6:	647b      	str	r3, [r7, #68]	@ 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 8008ea8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008eaa:	699a      	ldr	r2, [r3, #24]
 8008eac:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008eae:	f203 13ff 	addw	r3, r3, #511	@ 0x1ff
 8008eb2:	0a5b      	lsrs	r3, r3, #9
 8008eb4:	429a      	cmp	r2, r3
 8008eb6:	d201      	bcs.n	8008ebc <find_volume+0x3ac>
 8008eb8:	230d      	movs	r3, #13
 8008eba:	e06a      	b.n	8008f92 <find_volume+0x482>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 8008ebc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008ebe:	f04f 32ff 	mov.w	r2, #4294967295
 8008ec2:	611a      	str	r2, [r3, #16]
 8008ec4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008ec6:	691a      	ldr	r2, [r3, #16]
 8008ec8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008eca:	60da      	str	r2, [r3, #12]
		fs->fsi_flag = 0x80;
 8008ecc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008ece:	2280      	movs	r2, #128	@ 0x80
 8008ed0:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 8008ed2:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8008ed6:	2b03      	cmp	r3, #3
 8008ed8:	d149      	bne.n	8008f6e <find_volume+0x45e>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 8008eda:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008edc:	3330      	adds	r3, #48	@ 0x30
 8008ede:	3330      	adds	r3, #48	@ 0x30
 8008ee0:	4618      	mov	r0, r3
 8008ee2:	f7fe fbf9 	bl	80076d8 <ld_word>
 8008ee6:	4603      	mov	r3, r0
 8008ee8:	2b01      	cmp	r3, #1
 8008eea:	d140      	bne.n	8008f6e <find_volume+0x45e>
			&& move_window(fs, bsect + 1) == FR_OK)
 8008eec:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008eee:	3301      	adds	r3, #1
 8008ef0:	4619      	mov	r1, r3
 8008ef2:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8008ef4:	f7fe fea2 	bl	8007c3c <move_window>
 8008ef8:	4603      	mov	r3, r0
 8008efa:	2b00      	cmp	r3, #0
 8008efc:	d137      	bne.n	8008f6e <find_volume+0x45e>
		{
			fs->fsi_flag = 0;
 8008efe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008f00:	2200      	movs	r2, #0
 8008f02:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 8008f04:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008f06:	3330      	adds	r3, #48	@ 0x30
 8008f08:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 8008f0c:	4618      	mov	r0, r3
 8008f0e:	f7fe fbe3 	bl	80076d8 <ld_word>
 8008f12:	4603      	mov	r3, r0
 8008f14:	461a      	mov	r2, r3
 8008f16:	f64a 2355 	movw	r3, #43605	@ 0xaa55
 8008f1a:	429a      	cmp	r2, r3
 8008f1c:	d127      	bne.n	8008f6e <find_volume+0x45e>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 8008f1e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008f20:	3330      	adds	r3, #48	@ 0x30
 8008f22:	4618      	mov	r0, r3
 8008f24:	f7fe fbf1 	bl	800770a <ld_dword>
 8008f28:	4603      	mov	r3, r0
 8008f2a:	4a1c      	ldr	r2, [pc, #112]	@ (8008f9c <find_volume+0x48c>)
 8008f2c:	4293      	cmp	r3, r2
 8008f2e:	d11e      	bne.n	8008f6e <find_volume+0x45e>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 8008f30:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008f32:	3330      	adds	r3, #48	@ 0x30
 8008f34:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 8008f38:	4618      	mov	r0, r3
 8008f3a:	f7fe fbe6 	bl	800770a <ld_dword>
 8008f3e:	4603      	mov	r3, r0
 8008f40:	4a17      	ldr	r2, [pc, #92]	@ (8008fa0 <find_volume+0x490>)
 8008f42:	4293      	cmp	r3, r2
 8008f44:	d113      	bne.n	8008f6e <find_volume+0x45e>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 8008f46:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008f48:	3330      	adds	r3, #48	@ 0x30
 8008f4a:	f503 73f4 	add.w	r3, r3, #488	@ 0x1e8
 8008f4e:	4618      	mov	r0, r3
 8008f50:	f7fe fbdb 	bl	800770a <ld_dword>
 8008f54:	4602      	mov	r2, r0
 8008f56:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008f58:	611a      	str	r2, [r3, #16]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 8008f5a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008f5c:	3330      	adds	r3, #48	@ 0x30
 8008f5e:	f503 73f6 	add.w	r3, r3, #492	@ 0x1ec
 8008f62:	4618      	mov	r0, r3
 8008f64:	f7fe fbd1 	bl	800770a <ld_dword>
 8008f68:	4602      	mov	r2, r0
 8008f6a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008f6c:	60da      	str	r2, [r3, #12]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 8008f6e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008f70:	f897 2057 	ldrb.w	r2, [r7, #87]	@ 0x57
 8008f74:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 8008f76:	4b0b      	ldr	r3, [pc, #44]	@ (8008fa4 <find_volume+0x494>)
 8008f78:	881b      	ldrh	r3, [r3, #0]
 8008f7a:	3301      	adds	r3, #1
 8008f7c:	b29a      	uxth	r2, r3
 8008f7e:	4b09      	ldr	r3, [pc, #36]	@ (8008fa4 <find_volume+0x494>)
 8008f80:	801a      	strh	r2, [r3, #0]
 8008f82:	4b08      	ldr	r3, [pc, #32]	@ (8008fa4 <find_volume+0x494>)
 8008f84:	881a      	ldrh	r2, [r3, #0]
 8008f86:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008f88:	80da      	strh	r2, [r3, #6]
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 8008f8a:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8008f8c:	f7fe fdee 	bl	8007b6c <clear_lock>
#endif
	return FR_OK;
 8008f90:	2300      	movs	r3, #0
}
 8008f92:	4618      	mov	r0, r3
 8008f94:	3758      	adds	r7, #88	@ 0x58
 8008f96:	46bd      	mov	sp, r7
 8008f98:	bd80      	pop	{r7, pc}
 8008f9a:	bf00      	nop
 8008f9c:	41615252 	.word	0x41615252
 8008fa0:	61417272 	.word	0x61417272
 8008fa4:	20000d18 	.word	0x20000d18

08008fa8 <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 8008fa8:	b580      	push	{r7, lr}
 8008faa:	b084      	sub	sp, #16
 8008fac:	af00      	add	r7, sp, #0
 8008fae:	6078      	str	r0, [r7, #4]
 8008fb0:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 8008fb2:	2309      	movs	r3, #9
 8008fb4:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 8008fb6:	687b      	ldr	r3, [r7, #4]
 8008fb8:	2b00      	cmp	r3, #0
 8008fba:	d01c      	beq.n	8008ff6 <validate+0x4e>
 8008fbc:	687b      	ldr	r3, [r7, #4]
 8008fbe:	681b      	ldr	r3, [r3, #0]
 8008fc0:	2b00      	cmp	r3, #0
 8008fc2:	d018      	beq.n	8008ff6 <validate+0x4e>
 8008fc4:	687b      	ldr	r3, [r7, #4]
 8008fc6:	681b      	ldr	r3, [r3, #0]
 8008fc8:	781b      	ldrb	r3, [r3, #0]
 8008fca:	2b00      	cmp	r3, #0
 8008fcc:	d013      	beq.n	8008ff6 <validate+0x4e>
 8008fce:	687b      	ldr	r3, [r7, #4]
 8008fd0:	889a      	ldrh	r2, [r3, #4]
 8008fd2:	687b      	ldr	r3, [r7, #4]
 8008fd4:	681b      	ldr	r3, [r3, #0]
 8008fd6:	88db      	ldrh	r3, [r3, #6]
 8008fd8:	429a      	cmp	r2, r3
 8008fda:	d10c      	bne.n	8008ff6 <validate+0x4e>
			}
		} else {
			res = FR_TIMEOUT;
		}
#else
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 8008fdc:	687b      	ldr	r3, [r7, #4]
 8008fde:	681b      	ldr	r3, [r3, #0]
 8008fe0:	785b      	ldrb	r3, [r3, #1]
 8008fe2:	4618      	mov	r0, r3
 8008fe4:	f7fe fad8 	bl	8007598 <disk_status>
 8008fe8:	4603      	mov	r3, r0
 8008fea:	f003 0301 	and.w	r3, r3, #1
 8008fee:	2b00      	cmp	r3, #0
 8008ff0:	d101      	bne.n	8008ff6 <validate+0x4e>
			res = FR_OK;
 8008ff2:	2300      	movs	r3, #0
 8008ff4:	73fb      	strb	r3, [r7, #15]
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 8008ff6:	7bfb      	ldrb	r3, [r7, #15]
 8008ff8:	2b00      	cmp	r3, #0
 8008ffa:	d102      	bne.n	8009002 <validate+0x5a>
 8008ffc:	687b      	ldr	r3, [r7, #4]
 8008ffe:	681b      	ldr	r3, [r3, #0]
 8009000:	e000      	b.n	8009004 <validate+0x5c>
 8009002:	2300      	movs	r3, #0
 8009004:	683a      	ldr	r2, [r7, #0]
 8009006:	6013      	str	r3, [r2, #0]
	return res;
 8009008:	7bfb      	ldrb	r3, [r7, #15]
}
 800900a:	4618      	mov	r0, r3
 800900c:	3710      	adds	r7, #16
 800900e:	46bd      	mov	sp, r7
 8009010:	bd80      	pop	{r7, pc}
	...

08009014 <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 8009014:	b580      	push	{r7, lr}
 8009016:	b088      	sub	sp, #32
 8009018:	af00      	add	r7, sp, #0
 800901a:	60f8      	str	r0, [r7, #12]
 800901c:	60b9      	str	r1, [r7, #8]
 800901e:	4613      	mov	r3, r2
 8009020:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 8009022:	68bb      	ldr	r3, [r7, #8]
 8009024:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 8009026:	f107 0310 	add.w	r3, r7, #16
 800902a:	4618      	mov	r0, r3
 800902c:	f7ff fcd5 	bl	80089da <get_ldnumber>
 8009030:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 8009032:	69fb      	ldr	r3, [r7, #28]
 8009034:	2b00      	cmp	r3, #0
 8009036:	da01      	bge.n	800903c <f_mount+0x28>
 8009038:	230b      	movs	r3, #11
 800903a:	e02b      	b.n	8009094 <f_mount+0x80>
	cfs = FatFs[vol];					/* Pointer to fs object */
 800903c:	4a17      	ldr	r2, [pc, #92]	@ (800909c <f_mount+0x88>)
 800903e:	69fb      	ldr	r3, [r7, #28]
 8009040:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8009044:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 8009046:	69bb      	ldr	r3, [r7, #24]
 8009048:	2b00      	cmp	r3, #0
 800904a:	d005      	beq.n	8009058 <f_mount+0x44>
#if _FS_LOCK != 0
		clear_lock(cfs);
 800904c:	69b8      	ldr	r0, [r7, #24]
 800904e:	f7fe fd8d 	bl	8007b6c <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 8009052:	69bb      	ldr	r3, [r7, #24]
 8009054:	2200      	movs	r2, #0
 8009056:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 8009058:	68fb      	ldr	r3, [r7, #12]
 800905a:	2b00      	cmp	r3, #0
 800905c:	d002      	beq.n	8009064 <f_mount+0x50>
		fs->fs_type = 0;				/* Clear new fs object */
 800905e:	68fb      	ldr	r3, [r7, #12]
 8009060:	2200      	movs	r2, #0
 8009062:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 8009064:	68fa      	ldr	r2, [r7, #12]
 8009066:	490d      	ldr	r1, [pc, #52]	@ (800909c <f_mount+0x88>)
 8009068:	69fb      	ldr	r3, [r7, #28]
 800906a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 800906e:	68fb      	ldr	r3, [r7, #12]
 8009070:	2b00      	cmp	r3, #0
 8009072:	d002      	beq.n	800907a <f_mount+0x66>
 8009074:	79fb      	ldrb	r3, [r7, #7]
 8009076:	2b01      	cmp	r3, #1
 8009078:	d001      	beq.n	800907e <f_mount+0x6a>
 800907a:	2300      	movs	r3, #0
 800907c:	e00a      	b.n	8009094 <f_mount+0x80>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 800907e:	f107 010c 	add.w	r1, r7, #12
 8009082:	f107 0308 	add.w	r3, r7, #8
 8009086:	2200      	movs	r2, #0
 8009088:	4618      	mov	r0, r3
 800908a:	f7ff fd41 	bl	8008b10 <find_volume>
 800908e:	4603      	mov	r3, r0
 8009090:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 8009092:	7dfb      	ldrb	r3, [r7, #23]
}
 8009094:	4618      	mov	r0, r3
 8009096:	3720      	adds	r7, #32
 8009098:	46bd      	mov	sp, r7
 800909a:	bd80      	pop	{r7, pc}
 800909c:	20000d14 	.word	0x20000d14

080090a0 <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 80090a0:	b580      	push	{r7, lr}
 80090a2:	b098      	sub	sp, #96	@ 0x60
 80090a4:	af00      	add	r7, sp, #0
 80090a6:	60f8      	str	r0, [r7, #12]
 80090a8:	60b9      	str	r1, [r7, #8]
 80090aa:	4613      	mov	r3, r2
 80090ac:	71fb      	strb	r3, [r7, #7]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 80090ae:	68fb      	ldr	r3, [r7, #12]
 80090b0:	2b00      	cmp	r3, #0
 80090b2:	d101      	bne.n	80090b8 <f_open+0x18>
 80090b4:	2309      	movs	r3, #9
 80090b6:	e1a9      	b.n	800940c <f_open+0x36c>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 80090b8:	79fb      	ldrb	r3, [r7, #7]
 80090ba:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80090be:	71fb      	strb	r3, [r7, #7]
	res = find_volume(&path, &fs, mode);
 80090c0:	79fa      	ldrb	r2, [r7, #7]
 80090c2:	f107 0110 	add.w	r1, r7, #16
 80090c6:	f107 0308 	add.w	r3, r7, #8
 80090ca:	4618      	mov	r0, r3
 80090cc:	f7ff fd20 	bl	8008b10 <find_volume>
 80090d0:	4603      	mov	r3, r0
 80090d2:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
	if (res == FR_OK) {
 80090d6:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80090da:	2b00      	cmp	r3, #0
 80090dc:	f040 818d 	bne.w	80093fa <f_open+0x35a>
		dj.obj.fs = fs;
 80090e0:	693b      	ldr	r3, [r7, #16]
 80090e2:	617b      	str	r3, [r7, #20]
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);	/* Follow the file path */
 80090e4:	68ba      	ldr	r2, [r7, #8]
 80090e6:	f107 0314 	add.w	r3, r7, #20
 80090ea:	4611      	mov	r1, r2
 80090ec:	4618      	mov	r0, r3
 80090ee:	f7ff fc03 	bl	80088f8 <follow_path>
 80090f2:	4603      	mov	r3, r0
 80090f4:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 80090f8:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80090fc:	2b00      	cmp	r3, #0
 80090fe:	d118      	bne.n	8009132 <f_open+0x92>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 8009100:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8009104:	b25b      	sxtb	r3, r3
 8009106:	2b00      	cmp	r3, #0
 8009108:	da03      	bge.n	8009112 <f_open+0x72>
				res = FR_INVALID_NAME;
 800910a:	2306      	movs	r3, #6
 800910c:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 8009110:	e00f      	b.n	8009132 <f_open+0x92>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 8009112:	79fb      	ldrb	r3, [r7, #7]
 8009114:	2b01      	cmp	r3, #1
 8009116:	bf8c      	ite	hi
 8009118:	2301      	movhi	r3, #1
 800911a:	2300      	movls	r3, #0
 800911c:	b2db      	uxtb	r3, r3
 800911e:	461a      	mov	r2, r3
 8009120:	f107 0314 	add.w	r3, r7, #20
 8009124:	4611      	mov	r1, r2
 8009126:	4618      	mov	r0, r3
 8009128:	f7fe fbd8 	bl	80078dc <chk_lock>
 800912c:	4603      	mov	r3, r0
 800912e:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 8009132:	79fb      	ldrb	r3, [r7, #7]
 8009134:	f003 031c 	and.w	r3, r3, #28
 8009138:	2b00      	cmp	r3, #0
 800913a:	d07f      	beq.n	800923c <f_open+0x19c>
			if (res != FR_OK) {					/* No file, create new */
 800913c:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8009140:	2b00      	cmp	r3, #0
 8009142:	d017      	beq.n	8009174 <f_open+0xd4>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 8009144:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8009148:	2b04      	cmp	r3, #4
 800914a:	d10e      	bne.n	800916a <f_open+0xca>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 800914c:	f7fe fc22 	bl	8007994 <enq_lock>
 8009150:	4603      	mov	r3, r0
 8009152:	2b00      	cmp	r3, #0
 8009154:	d006      	beq.n	8009164 <f_open+0xc4>
 8009156:	f107 0314 	add.w	r3, r7, #20
 800915a:	4618      	mov	r0, r3
 800915c:	f7ff fb06 	bl	800876c <dir_register>
 8009160:	4603      	mov	r3, r0
 8009162:	e000      	b.n	8009166 <f_open+0xc6>
 8009164:	2312      	movs	r3, #18
 8009166:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 800916a:	79fb      	ldrb	r3, [r7, #7]
 800916c:	f043 0308 	orr.w	r3, r3, #8
 8009170:	71fb      	strb	r3, [r7, #7]
 8009172:	e010      	b.n	8009196 <f_open+0xf6>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 8009174:	7ebb      	ldrb	r3, [r7, #26]
 8009176:	f003 0311 	and.w	r3, r3, #17
 800917a:	2b00      	cmp	r3, #0
 800917c:	d003      	beq.n	8009186 <f_open+0xe6>
					res = FR_DENIED;
 800917e:	2307      	movs	r3, #7
 8009180:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 8009184:	e007      	b.n	8009196 <f_open+0xf6>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 8009186:	79fb      	ldrb	r3, [r7, #7]
 8009188:	f003 0304 	and.w	r3, r3, #4
 800918c:	2b00      	cmp	r3, #0
 800918e:	d002      	beq.n	8009196 <f_open+0xf6>
 8009190:	2308      	movs	r3, #8
 8009192:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 8009196:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800919a:	2b00      	cmp	r3, #0
 800919c:	d168      	bne.n	8009270 <f_open+0x1d0>
 800919e:	79fb      	ldrb	r3, [r7, #7]
 80091a0:	f003 0308 	and.w	r3, r3, #8
 80091a4:	2b00      	cmp	r3, #0
 80091a6:	d063      	beq.n	8009270 <f_open+0x1d0>
				dw = GET_FATTIME();
 80091a8:	f7fd ffe2 	bl	8007170 <get_fattime>
 80091ac:	6538      	str	r0, [r7, #80]	@ 0x50
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 80091ae:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80091b0:	330e      	adds	r3, #14
 80091b2:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 80091b4:	4618      	mov	r0, r3
 80091b6:	f7fe fae6 	bl	8007786 <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 80091ba:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80091bc:	3316      	adds	r3, #22
 80091be:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 80091c0:	4618      	mov	r0, r3
 80091c2:	f7fe fae0 	bl	8007786 <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 80091c6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80091c8:	330b      	adds	r3, #11
 80091ca:	2220      	movs	r2, #32
 80091cc:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 80091ce:	693b      	ldr	r3, [r7, #16]
 80091d0:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80091d2:	4611      	mov	r1, r2
 80091d4:	4618      	mov	r0, r3
 80091d6:	f7ff fa35 	bl	8008644 <ld_clust>
 80091da:	64f8      	str	r0, [r7, #76]	@ 0x4c
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 80091dc:	693b      	ldr	r3, [r7, #16]
 80091de:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 80091e0:	2200      	movs	r2, #0
 80091e2:	4618      	mov	r0, r3
 80091e4:	f7ff fa4d 	bl	8008682 <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 80091e8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80091ea:	331c      	adds	r3, #28
 80091ec:	2100      	movs	r1, #0
 80091ee:	4618      	mov	r0, r3
 80091f0:	f7fe fac9 	bl	8007786 <st_dword>
					fs->wflag = 1;
 80091f4:	693b      	ldr	r3, [r7, #16]
 80091f6:	2201      	movs	r2, #1
 80091f8:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 80091fa:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80091fc:	2b00      	cmp	r3, #0
 80091fe:	d037      	beq.n	8009270 <f_open+0x1d0>
						dw = fs->winsect;
 8009200:	693b      	ldr	r3, [r7, #16]
 8009202:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009204:	653b      	str	r3, [r7, #80]	@ 0x50
						res = remove_chain(&dj.obj, cl, 0);
 8009206:	f107 0314 	add.w	r3, r7, #20
 800920a:	2200      	movs	r2, #0
 800920c:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 800920e:	4618      	mov	r0, r3
 8009210:	f7fe ff60 	bl	80080d4 <remove_chain>
 8009214:	4603      	mov	r3, r0
 8009216:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
						if (res == FR_OK) {
 800921a:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800921e:	2b00      	cmp	r3, #0
 8009220:	d126      	bne.n	8009270 <f_open+0x1d0>
							res = move_window(fs, dw);
 8009222:	693b      	ldr	r3, [r7, #16]
 8009224:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8009226:	4618      	mov	r0, r3
 8009228:	f7fe fd08 	bl	8007c3c <move_window>
 800922c:	4603      	mov	r3, r0
 800922e:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 8009232:	693b      	ldr	r3, [r7, #16]
 8009234:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8009236:	3a01      	subs	r2, #1
 8009238:	60da      	str	r2, [r3, #12]
 800923a:	e019      	b.n	8009270 <f_open+0x1d0>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 800923c:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8009240:	2b00      	cmp	r3, #0
 8009242:	d115      	bne.n	8009270 <f_open+0x1d0>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 8009244:	7ebb      	ldrb	r3, [r7, #26]
 8009246:	f003 0310 	and.w	r3, r3, #16
 800924a:	2b00      	cmp	r3, #0
 800924c:	d003      	beq.n	8009256 <f_open+0x1b6>
					res = FR_NO_FILE;
 800924e:	2304      	movs	r3, #4
 8009250:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 8009254:	e00c      	b.n	8009270 <f_open+0x1d0>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 8009256:	79fb      	ldrb	r3, [r7, #7]
 8009258:	f003 0302 	and.w	r3, r3, #2
 800925c:	2b00      	cmp	r3, #0
 800925e:	d007      	beq.n	8009270 <f_open+0x1d0>
 8009260:	7ebb      	ldrb	r3, [r7, #26]
 8009262:	f003 0301 	and.w	r3, r3, #1
 8009266:	2b00      	cmp	r3, #0
 8009268:	d002      	beq.n	8009270 <f_open+0x1d0>
						res = FR_DENIED;
 800926a:	2307      	movs	r3, #7
 800926c:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
					}
				}
			}
		}
		if (res == FR_OK) {
 8009270:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8009274:	2b00      	cmp	r3, #0
 8009276:	d126      	bne.n	80092c6 <f_open+0x226>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 8009278:	79fb      	ldrb	r3, [r7, #7]
 800927a:	f003 0308 	and.w	r3, r3, #8
 800927e:	2b00      	cmp	r3, #0
 8009280:	d003      	beq.n	800928a <f_open+0x1ea>
				mode |= FA_MODIFIED;
 8009282:	79fb      	ldrb	r3, [r7, #7]
 8009284:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009288:	71fb      	strb	r3, [r7, #7]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 800928a:	693b      	ldr	r3, [r7, #16]
 800928c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800928e:	68fb      	ldr	r3, [r7, #12]
 8009290:	625a      	str	r2, [r3, #36]	@ 0x24
			fp->dir_ptr = dj.dir;
 8009292:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8009294:	68fb      	ldr	r3, [r7, #12]
 8009296:	629a      	str	r2, [r3, #40]	@ 0x28
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 8009298:	79fb      	ldrb	r3, [r7, #7]
 800929a:	2b01      	cmp	r3, #1
 800929c:	bf8c      	ite	hi
 800929e:	2301      	movhi	r3, #1
 80092a0:	2300      	movls	r3, #0
 80092a2:	b2db      	uxtb	r3, r3
 80092a4:	461a      	mov	r2, r3
 80092a6:	f107 0314 	add.w	r3, r7, #20
 80092aa:	4611      	mov	r1, r2
 80092ac:	4618      	mov	r0, r3
 80092ae:	f7fe fb93 	bl	80079d8 <inc_lock>
 80092b2:	4602      	mov	r2, r0
 80092b4:	68fb      	ldr	r3, [r7, #12]
 80092b6:	611a      	str	r2, [r3, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 80092b8:	68fb      	ldr	r3, [r7, #12]
 80092ba:	691b      	ldr	r3, [r3, #16]
 80092bc:	2b00      	cmp	r3, #0
 80092be:	d102      	bne.n	80092c6 <f_open+0x226>
 80092c0:	2302      	movs	r3, #2
 80092c2:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
				}
			}
		}
#endif

		if (res == FR_OK) {
 80092c6:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80092ca:	2b00      	cmp	r3, #0
 80092cc:	f040 8095 	bne.w	80093fa <f_open+0x35a>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 80092d0:	693b      	ldr	r3, [r7, #16]
 80092d2:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80092d4:	4611      	mov	r1, r2
 80092d6:	4618      	mov	r0, r3
 80092d8:	f7ff f9b4 	bl	8008644 <ld_clust>
 80092dc:	4602      	mov	r2, r0
 80092de:	68fb      	ldr	r3, [r7, #12]
 80092e0:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 80092e2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80092e4:	331c      	adds	r3, #28
 80092e6:	4618      	mov	r0, r3
 80092e8:	f7fe fa0f 	bl	800770a <ld_dword>
 80092ec:	4602      	mov	r2, r0
 80092ee:	68fb      	ldr	r3, [r7, #12]
 80092f0:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 80092f2:	68fb      	ldr	r3, [r7, #12]
 80092f4:	2200      	movs	r2, #0
 80092f6:	62da      	str	r2, [r3, #44]	@ 0x2c
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 80092f8:	693a      	ldr	r2, [r7, #16]
 80092fa:	68fb      	ldr	r3, [r7, #12]
 80092fc:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 80092fe:	693b      	ldr	r3, [r7, #16]
 8009300:	88da      	ldrh	r2, [r3, #6]
 8009302:	68fb      	ldr	r3, [r7, #12]
 8009304:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 8009306:	68fb      	ldr	r3, [r7, #12]
 8009308:	79fa      	ldrb	r2, [r7, #7]
 800930a:	751a      	strb	r2, [r3, #20]
			fp->err = 0;			/* Clear error flag */
 800930c:	68fb      	ldr	r3, [r7, #12]
 800930e:	2200      	movs	r2, #0
 8009310:	755a      	strb	r2, [r3, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 8009312:	68fb      	ldr	r3, [r7, #12]
 8009314:	2200      	movs	r2, #0
 8009316:	621a      	str	r2, [r3, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 8009318:	68fb      	ldr	r3, [r7, #12]
 800931a:	2200      	movs	r2, #0
 800931c:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 800931e:	68fb      	ldr	r3, [r7, #12]
 8009320:	3330      	adds	r3, #48	@ 0x30
 8009322:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8009326:	2100      	movs	r1, #0
 8009328:	4618      	mov	r0, r3
 800932a:	f7fe fa79 	bl	8007820 <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 800932e:	79fb      	ldrb	r3, [r7, #7]
 8009330:	f003 0320 	and.w	r3, r3, #32
 8009334:	2b00      	cmp	r3, #0
 8009336:	d060      	beq.n	80093fa <f_open+0x35a>
 8009338:	68fb      	ldr	r3, [r7, #12]
 800933a:	68db      	ldr	r3, [r3, #12]
 800933c:	2b00      	cmp	r3, #0
 800933e:	d05c      	beq.n	80093fa <f_open+0x35a>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 8009340:	68fb      	ldr	r3, [r7, #12]
 8009342:	68da      	ldr	r2, [r3, #12]
 8009344:	68fb      	ldr	r3, [r7, #12]
 8009346:	619a      	str	r2, [r3, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 8009348:	693b      	ldr	r3, [r7, #16]
 800934a:	895b      	ldrh	r3, [r3, #10]
 800934c:	025b      	lsls	r3, r3, #9
 800934e:	64bb      	str	r3, [r7, #72]	@ 0x48
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 8009350:	68fb      	ldr	r3, [r7, #12]
 8009352:	689b      	ldr	r3, [r3, #8]
 8009354:	65bb      	str	r3, [r7, #88]	@ 0x58
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 8009356:	68fb      	ldr	r3, [r7, #12]
 8009358:	68db      	ldr	r3, [r3, #12]
 800935a:	657b      	str	r3, [r7, #84]	@ 0x54
 800935c:	e016      	b.n	800938c <f_open+0x2ec>
					clst = get_fat(&fp->obj, clst);
 800935e:	68fb      	ldr	r3, [r7, #12]
 8009360:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8009362:	4618      	mov	r0, r3
 8009364:	f7fe fd25 	bl	8007db2 <get_fat>
 8009368:	65b8      	str	r0, [r7, #88]	@ 0x58
					if (clst <= 1) res = FR_INT_ERR;
 800936a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800936c:	2b01      	cmp	r3, #1
 800936e:	d802      	bhi.n	8009376 <f_open+0x2d6>
 8009370:	2302      	movs	r3, #2
 8009372:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 8009376:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8009378:	f1b3 3fff 	cmp.w	r3, #4294967295
 800937c:	d102      	bne.n	8009384 <f_open+0x2e4>
 800937e:	2301      	movs	r3, #1
 8009380:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 8009384:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8009386:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009388:	1ad3      	subs	r3, r2, r3
 800938a:	657b      	str	r3, [r7, #84]	@ 0x54
 800938c:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8009390:	2b00      	cmp	r3, #0
 8009392:	d103      	bne.n	800939c <f_open+0x2fc>
 8009394:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8009396:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009398:	429a      	cmp	r2, r3
 800939a:	d8e0      	bhi.n	800935e <f_open+0x2be>
				}
				fp->clust = clst;
 800939c:	68fb      	ldr	r3, [r7, #12]
 800939e:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80093a0:	61da      	str	r2, [r3, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 80093a2:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80093a6:	2b00      	cmp	r3, #0
 80093a8:	d127      	bne.n	80093fa <f_open+0x35a>
 80093aa:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80093ac:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80093b0:	2b00      	cmp	r3, #0
 80093b2:	d022      	beq.n	80093fa <f_open+0x35a>
					if ((sc = clust2sect(fs, clst)) == 0) {
 80093b4:	693b      	ldr	r3, [r7, #16]
 80093b6:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 80093b8:	4618      	mov	r0, r3
 80093ba:	f7fe fcdb 	bl	8007d74 <clust2sect>
 80093be:	6478      	str	r0, [r7, #68]	@ 0x44
 80093c0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80093c2:	2b00      	cmp	r3, #0
 80093c4:	d103      	bne.n	80093ce <f_open+0x32e>
						res = FR_INT_ERR;
 80093c6:	2302      	movs	r3, #2
 80093c8:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 80093cc:	e015      	b.n	80093fa <f_open+0x35a>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 80093ce:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80093d0:	0a5a      	lsrs	r2, r3, #9
 80093d2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80093d4:	441a      	add	r2, r3
 80093d6:	68fb      	ldr	r3, [r7, #12]
 80093d8:	621a      	str	r2, [r3, #32]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 80093da:	693b      	ldr	r3, [r7, #16]
 80093dc:	7858      	ldrb	r0, [r3, #1]
 80093de:	68fb      	ldr	r3, [r7, #12]
 80093e0:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 80093e4:	68fb      	ldr	r3, [r7, #12]
 80093e6:	6a1a      	ldr	r2, [r3, #32]
 80093e8:	2301      	movs	r3, #1
 80093ea:	f7fe f917 	bl	800761c <disk_read>
 80093ee:	4603      	mov	r3, r0
 80093f0:	2b00      	cmp	r3, #0
 80093f2:	d002      	beq.n	80093fa <f_open+0x35a>
 80093f4:	2301      	movs	r3, #1
 80093f6:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 80093fa:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80093fe:	2b00      	cmp	r3, #0
 8009400:	d002      	beq.n	8009408 <f_open+0x368>
 8009402:	68fb      	ldr	r3, [r7, #12]
 8009404:	2200      	movs	r2, #0
 8009406:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 8009408:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
}
 800940c:	4618      	mov	r0, r3
 800940e:	3760      	adds	r7, #96	@ 0x60
 8009410:	46bd      	mov	sp, r7
 8009412:	bd80      	pop	{r7, pc}

08009414 <f_write>:
	FIL* fp,			/* Pointer to the file object */
	const void* buff,	/* Pointer to the data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT* bw			/* Pointer to number of bytes written */
)
{
 8009414:	b580      	push	{r7, lr}
 8009416:	b08c      	sub	sp, #48	@ 0x30
 8009418:	af00      	add	r7, sp, #0
 800941a:	60f8      	str	r0, [r7, #12]
 800941c:	60b9      	str	r1, [r7, #8]
 800941e:	607a      	str	r2, [r7, #4]
 8009420:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	UINT wcnt, cc, csect;
	const BYTE *wbuff = (const BYTE*)buff;
 8009422:	68bb      	ldr	r3, [r7, #8]
 8009424:	61fb      	str	r3, [r7, #28]


	*bw = 0;	/* Clear write byte counter */
 8009426:	683b      	ldr	r3, [r7, #0]
 8009428:	2200      	movs	r2, #0
 800942a:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);			/* Check validity of the file object */
 800942c:	68fb      	ldr	r3, [r7, #12]
 800942e:	f107 0210 	add.w	r2, r7, #16
 8009432:	4611      	mov	r1, r2
 8009434:	4618      	mov	r0, r3
 8009436:	f7ff fdb7 	bl	8008fa8 <validate>
 800943a:	4603      	mov	r3, r0
 800943c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 8009440:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8009444:	2b00      	cmp	r3, #0
 8009446:	d107      	bne.n	8009458 <f_write+0x44>
 8009448:	68fb      	ldr	r3, [r7, #12]
 800944a:	7d5b      	ldrb	r3, [r3, #21]
 800944c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8009450:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8009454:	2b00      	cmp	r3, #0
 8009456:	d002      	beq.n	800945e <f_write+0x4a>
 8009458:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800945c:	e14b      	b.n	80096f6 <f_write+0x2e2>
	if (!(fp->flag & FA_WRITE)) LEAVE_FF(fs, FR_DENIED);	/* Check access mode */
 800945e:	68fb      	ldr	r3, [r7, #12]
 8009460:	7d1b      	ldrb	r3, [r3, #20]
 8009462:	f003 0302 	and.w	r3, r3, #2
 8009466:	2b00      	cmp	r3, #0
 8009468:	d101      	bne.n	800946e <f_write+0x5a>
 800946a:	2307      	movs	r3, #7
 800946c:	e143      	b.n	80096f6 <f_write+0x2e2>

	/* Check fptr wrap-around (file size cannot reach 4GiB on FATxx) */
	if ((!_FS_EXFAT || fs->fs_type != FS_EXFAT) && (DWORD)(fp->fptr + btw) < (DWORD)fp->fptr) {
 800946e:	68fb      	ldr	r3, [r7, #12]
 8009470:	699a      	ldr	r2, [r3, #24]
 8009472:	687b      	ldr	r3, [r7, #4]
 8009474:	441a      	add	r2, r3
 8009476:	68fb      	ldr	r3, [r7, #12]
 8009478:	699b      	ldr	r3, [r3, #24]
 800947a:	429a      	cmp	r2, r3
 800947c:	f080 812d 	bcs.w	80096da <f_write+0x2c6>
		btw = (UINT)(0xFFFFFFFF - (DWORD)fp->fptr);
 8009480:	68fb      	ldr	r3, [r7, #12]
 8009482:	699b      	ldr	r3, [r3, #24]
 8009484:	43db      	mvns	r3, r3
 8009486:	607b      	str	r3, [r7, #4]
	}

	for ( ;  btw;							/* Repeat until all data written */
 8009488:	e127      	b.n	80096da <f_write+0x2c6>
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
		if (fp->fptr % SS(fs) == 0) {		/* On the sector boundary? */
 800948a:	68fb      	ldr	r3, [r7, #12]
 800948c:	699b      	ldr	r3, [r3, #24]
 800948e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009492:	2b00      	cmp	r3, #0
 8009494:	f040 80e3 	bne.w	800965e <f_write+0x24a>
			csect = (UINT)(fp->fptr / SS(fs)) & (fs->csize - 1);	/* Sector offset in the cluster */
 8009498:	68fb      	ldr	r3, [r7, #12]
 800949a:	699b      	ldr	r3, [r3, #24]
 800949c:	0a5b      	lsrs	r3, r3, #9
 800949e:	693a      	ldr	r2, [r7, #16]
 80094a0:	8952      	ldrh	r2, [r2, #10]
 80094a2:	3a01      	subs	r2, #1
 80094a4:	4013      	ands	r3, r2
 80094a6:	61bb      	str	r3, [r7, #24]
			if (csect == 0) {				/* On the cluster boundary? */
 80094a8:	69bb      	ldr	r3, [r7, #24]
 80094aa:	2b00      	cmp	r3, #0
 80094ac:	d143      	bne.n	8009536 <f_write+0x122>
				if (fp->fptr == 0) {		/* On the top of the file? */
 80094ae:	68fb      	ldr	r3, [r7, #12]
 80094b0:	699b      	ldr	r3, [r3, #24]
 80094b2:	2b00      	cmp	r3, #0
 80094b4:	d10c      	bne.n	80094d0 <f_write+0xbc>
					clst = fp->obj.sclust;	/* Follow from the origin */
 80094b6:	68fb      	ldr	r3, [r7, #12]
 80094b8:	689b      	ldr	r3, [r3, #8]
 80094ba:	62bb      	str	r3, [r7, #40]	@ 0x28
					if (clst == 0) {		/* If no cluster is allocated, */
 80094bc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80094be:	2b00      	cmp	r3, #0
 80094c0:	d11a      	bne.n	80094f8 <f_write+0xe4>
						clst = create_chain(&fp->obj, 0);	/* create a new cluster chain */
 80094c2:	68fb      	ldr	r3, [r7, #12]
 80094c4:	2100      	movs	r1, #0
 80094c6:	4618      	mov	r0, r3
 80094c8:	f7fe fe69 	bl	800819e <create_chain>
 80094cc:	62b8      	str	r0, [r7, #40]	@ 0x28
 80094ce:	e013      	b.n	80094f8 <f_write+0xe4>
					}
				} else {					/* On the middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 80094d0:	68fb      	ldr	r3, [r7, #12]
 80094d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80094d4:	2b00      	cmp	r3, #0
 80094d6:	d007      	beq.n	80094e8 <f_write+0xd4>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 80094d8:	68fb      	ldr	r3, [r7, #12]
 80094da:	699b      	ldr	r3, [r3, #24]
 80094dc:	4619      	mov	r1, r3
 80094de:	68f8      	ldr	r0, [r7, #12]
 80094e0:	f7fe fef5 	bl	80082ce <clmt_clust>
 80094e4:	62b8      	str	r0, [r7, #40]	@ 0x28
 80094e6:	e007      	b.n	80094f8 <f_write+0xe4>
					} else
#endif
					{
						clst = create_chain(&fp->obj, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 80094e8:	68fa      	ldr	r2, [r7, #12]
 80094ea:	68fb      	ldr	r3, [r7, #12]
 80094ec:	69db      	ldr	r3, [r3, #28]
 80094ee:	4619      	mov	r1, r3
 80094f0:	4610      	mov	r0, r2
 80094f2:	f7fe fe54 	bl	800819e <create_chain>
 80094f6:	62b8      	str	r0, [r7, #40]	@ 0x28
					}
				}
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 80094f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80094fa:	2b00      	cmp	r3, #0
 80094fc:	f000 80f2 	beq.w	80096e4 <f_write+0x2d0>
				if (clst == 1) ABORT(fs, FR_INT_ERR);
 8009500:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009502:	2b01      	cmp	r3, #1
 8009504:	d104      	bne.n	8009510 <f_write+0xfc>
 8009506:	68fb      	ldr	r3, [r7, #12]
 8009508:	2202      	movs	r2, #2
 800950a:	755a      	strb	r2, [r3, #21]
 800950c:	2302      	movs	r3, #2
 800950e:	e0f2      	b.n	80096f6 <f_write+0x2e2>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8009510:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009512:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009516:	d104      	bne.n	8009522 <f_write+0x10e>
 8009518:	68fb      	ldr	r3, [r7, #12]
 800951a:	2201      	movs	r2, #1
 800951c:	755a      	strb	r2, [r3, #21]
 800951e:	2301      	movs	r3, #1
 8009520:	e0e9      	b.n	80096f6 <f_write+0x2e2>
				fp->clust = clst;			/* Update current cluster */
 8009522:	68fb      	ldr	r3, [r7, #12]
 8009524:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8009526:	61da      	str	r2, [r3, #28]
				if (fp->obj.sclust == 0) fp->obj.sclust = clst;	/* Set start cluster if the first write */
 8009528:	68fb      	ldr	r3, [r7, #12]
 800952a:	689b      	ldr	r3, [r3, #8]
 800952c:	2b00      	cmp	r3, #0
 800952e:	d102      	bne.n	8009536 <f_write+0x122>
 8009530:	68fb      	ldr	r3, [r7, #12]
 8009532:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8009534:	609a      	str	r2, [r3, #8]
			}
#if _FS_TINY
			if (fs->winsect == fp->sect && sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Write-back sector cache */
#else
			if (fp->flag & FA_DIRTY) {		/* Write-back sector cache */
 8009536:	68fb      	ldr	r3, [r7, #12]
 8009538:	7d1b      	ldrb	r3, [r3, #20]
 800953a:	b25b      	sxtb	r3, r3
 800953c:	2b00      	cmp	r3, #0
 800953e:	da18      	bge.n	8009572 <f_write+0x15e>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8009540:	693b      	ldr	r3, [r7, #16]
 8009542:	7858      	ldrb	r0, [r3, #1]
 8009544:	68fb      	ldr	r3, [r7, #12]
 8009546:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800954a:	68fb      	ldr	r3, [r7, #12]
 800954c:	6a1a      	ldr	r2, [r3, #32]
 800954e:	2301      	movs	r3, #1
 8009550:	f7fe f884 	bl	800765c <disk_write>
 8009554:	4603      	mov	r3, r0
 8009556:	2b00      	cmp	r3, #0
 8009558:	d004      	beq.n	8009564 <f_write+0x150>
 800955a:	68fb      	ldr	r3, [r7, #12]
 800955c:	2201      	movs	r2, #1
 800955e:	755a      	strb	r2, [r3, #21]
 8009560:	2301      	movs	r3, #1
 8009562:	e0c8      	b.n	80096f6 <f_write+0x2e2>
				fp->flag &= (BYTE)~FA_DIRTY;
 8009564:	68fb      	ldr	r3, [r7, #12]
 8009566:	7d1b      	ldrb	r3, [r3, #20]
 8009568:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800956c:	b2da      	uxtb	r2, r3
 800956e:	68fb      	ldr	r3, [r7, #12]
 8009570:	751a      	strb	r2, [r3, #20]
			}
#endif
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 8009572:	693a      	ldr	r2, [r7, #16]
 8009574:	68fb      	ldr	r3, [r7, #12]
 8009576:	69db      	ldr	r3, [r3, #28]
 8009578:	4619      	mov	r1, r3
 800957a:	4610      	mov	r0, r2
 800957c:	f7fe fbfa 	bl	8007d74 <clust2sect>
 8009580:	6178      	str	r0, [r7, #20]
			if (!sect) ABORT(fs, FR_INT_ERR);
 8009582:	697b      	ldr	r3, [r7, #20]
 8009584:	2b00      	cmp	r3, #0
 8009586:	d104      	bne.n	8009592 <f_write+0x17e>
 8009588:	68fb      	ldr	r3, [r7, #12]
 800958a:	2202      	movs	r2, #2
 800958c:	755a      	strb	r2, [r3, #21]
 800958e:	2302      	movs	r3, #2
 8009590:	e0b1      	b.n	80096f6 <f_write+0x2e2>
			sect += csect;
 8009592:	697a      	ldr	r2, [r7, #20]
 8009594:	69bb      	ldr	r3, [r7, #24]
 8009596:	4413      	add	r3, r2
 8009598:	617b      	str	r3, [r7, #20]
			cc = btw / SS(fs);				/* When remaining bytes >= sector size, */
 800959a:	687b      	ldr	r3, [r7, #4]
 800959c:	0a5b      	lsrs	r3, r3, #9
 800959e:	623b      	str	r3, [r7, #32]
			if (cc) {						/* Write maximum contiguous sectors directly */
 80095a0:	6a3b      	ldr	r3, [r7, #32]
 80095a2:	2b00      	cmp	r3, #0
 80095a4:	d03c      	beq.n	8009620 <f_write+0x20c>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 80095a6:	69ba      	ldr	r2, [r7, #24]
 80095a8:	6a3b      	ldr	r3, [r7, #32]
 80095aa:	4413      	add	r3, r2
 80095ac:	693a      	ldr	r2, [r7, #16]
 80095ae:	8952      	ldrh	r2, [r2, #10]
 80095b0:	4293      	cmp	r3, r2
 80095b2:	d905      	bls.n	80095c0 <f_write+0x1ac>
					cc = fs->csize - csect;
 80095b4:	693b      	ldr	r3, [r7, #16]
 80095b6:	895b      	ldrh	r3, [r3, #10]
 80095b8:	461a      	mov	r2, r3
 80095ba:	69bb      	ldr	r3, [r7, #24]
 80095bc:	1ad3      	subs	r3, r2, r3
 80095be:	623b      	str	r3, [r7, #32]
				}
				if (disk_write(fs->drv, wbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 80095c0:	693b      	ldr	r3, [r7, #16]
 80095c2:	7858      	ldrb	r0, [r3, #1]
 80095c4:	6a3b      	ldr	r3, [r7, #32]
 80095c6:	697a      	ldr	r2, [r7, #20]
 80095c8:	69f9      	ldr	r1, [r7, #28]
 80095ca:	f7fe f847 	bl	800765c <disk_write>
 80095ce:	4603      	mov	r3, r0
 80095d0:	2b00      	cmp	r3, #0
 80095d2:	d004      	beq.n	80095de <f_write+0x1ca>
 80095d4:	68fb      	ldr	r3, [r7, #12]
 80095d6:	2201      	movs	r2, #1
 80095d8:	755a      	strb	r2, [r3, #21]
 80095da:	2301      	movs	r3, #1
 80095dc:	e08b      	b.n	80096f6 <f_write+0x2e2>
				if (fs->winsect - sect < cc) {	/* Refill sector cache if it gets invalidated by the direct write */
					mem_cpy(fs->win, wbuff + ((fs->winsect - sect) * SS(fs)), SS(fs));
					fs->wflag = 0;
				}
#else
				if (fp->sect - sect < cc) { /* Refill sector cache if it gets invalidated by the direct write */
 80095de:	68fb      	ldr	r3, [r7, #12]
 80095e0:	6a1a      	ldr	r2, [r3, #32]
 80095e2:	697b      	ldr	r3, [r7, #20]
 80095e4:	1ad3      	subs	r3, r2, r3
 80095e6:	6a3a      	ldr	r2, [r7, #32]
 80095e8:	429a      	cmp	r2, r3
 80095ea:	d915      	bls.n	8009618 <f_write+0x204>
					mem_cpy(fp->buf, wbuff + ((fp->sect - sect) * SS(fs)), SS(fs));
 80095ec:	68fb      	ldr	r3, [r7, #12]
 80095ee:	f103 0030 	add.w	r0, r3, #48	@ 0x30
 80095f2:	68fb      	ldr	r3, [r7, #12]
 80095f4:	6a1a      	ldr	r2, [r3, #32]
 80095f6:	697b      	ldr	r3, [r7, #20]
 80095f8:	1ad3      	subs	r3, r2, r3
 80095fa:	025b      	lsls	r3, r3, #9
 80095fc:	69fa      	ldr	r2, [r7, #28]
 80095fe:	4413      	add	r3, r2
 8009600:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8009604:	4619      	mov	r1, r3
 8009606:	f7fe f8ea 	bl	80077de <mem_cpy>
					fp->flag &= (BYTE)~FA_DIRTY;
 800960a:	68fb      	ldr	r3, [r7, #12]
 800960c:	7d1b      	ldrb	r3, [r3, #20]
 800960e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009612:	b2da      	uxtb	r2, r3
 8009614:	68fb      	ldr	r3, [r7, #12]
 8009616:	751a      	strb	r2, [r3, #20]
				}
#endif
#endif
				wcnt = SS(fs) * cc;		/* Number of bytes transferred */
 8009618:	6a3b      	ldr	r3, [r7, #32]
 800961a:	025b      	lsls	r3, r3, #9
 800961c:	627b      	str	r3, [r7, #36]	@ 0x24
				continue;
 800961e:	e03f      	b.n	80096a0 <f_write+0x28c>
			if (fp->fptr >= fp->obj.objsize) {	/* Avoid silly cache filling on the growing edge */
				if (sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);
				fs->winsect = sect;
			}
#else
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 8009620:	68fb      	ldr	r3, [r7, #12]
 8009622:	6a1b      	ldr	r3, [r3, #32]
 8009624:	697a      	ldr	r2, [r7, #20]
 8009626:	429a      	cmp	r2, r3
 8009628:	d016      	beq.n	8009658 <f_write+0x244>
				fp->fptr < fp->obj.objsize &&
 800962a:	68fb      	ldr	r3, [r7, #12]
 800962c:	699a      	ldr	r2, [r3, #24]
 800962e:	68fb      	ldr	r3, [r7, #12]
 8009630:	68db      	ldr	r3, [r3, #12]
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 8009632:	429a      	cmp	r2, r3
 8009634:	d210      	bcs.n	8009658 <f_write+0x244>
				disk_read(fs->drv, fp->buf, sect, 1) != RES_OK) {
 8009636:	693b      	ldr	r3, [r7, #16]
 8009638:	7858      	ldrb	r0, [r3, #1]
 800963a:	68fb      	ldr	r3, [r7, #12]
 800963c:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8009640:	2301      	movs	r3, #1
 8009642:	697a      	ldr	r2, [r7, #20]
 8009644:	f7fd ffea 	bl	800761c <disk_read>
 8009648:	4603      	mov	r3, r0
				fp->fptr < fp->obj.objsize &&
 800964a:	2b00      	cmp	r3, #0
 800964c:	d004      	beq.n	8009658 <f_write+0x244>
					ABORT(fs, FR_DISK_ERR);
 800964e:	68fb      	ldr	r3, [r7, #12]
 8009650:	2201      	movs	r2, #1
 8009652:	755a      	strb	r2, [r3, #21]
 8009654:	2301      	movs	r3, #1
 8009656:	e04e      	b.n	80096f6 <f_write+0x2e2>
			}
#endif
			fp->sect = sect;
 8009658:	68fb      	ldr	r3, [r7, #12]
 800965a:	697a      	ldr	r2, [r7, #20]
 800965c:	621a      	str	r2, [r3, #32]
		}
		wcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 800965e:	68fb      	ldr	r3, [r7, #12]
 8009660:	699b      	ldr	r3, [r3, #24]
 8009662:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009666:	f5c3 7300 	rsb	r3, r3, #512	@ 0x200
 800966a:	627b      	str	r3, [r7, #36]	@ 0x24
		if (wcnt > btw) wcnt = btw;					/* Clip it by btw if needed */
 800966c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800966e:	687b      	ldr	r3, [r7, #4]
 8009670:	429a      	cmp	r2, r3
 8009672:	d901      	bls.n	8009678 <f_write+0x264>
 8009674:	687b      	ldr	r3, [r7, #4]
 8009676:	627b      	str	r3, [r7, #36]	@ 0x24
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(fs->win + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
		fs->wflag = 1;
#else
		mem_cpy(fp->buf + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
 8009678:	68fb      	ldr	r3, [r7, #12]
 800967a:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800967e:	68fb      	ldr	r3, [r7, #12]
 8009680:	699b      	ldr	r3, [r3, #24]
 8009682:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009686:	4413      	add	r3, r2
 8009688:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800968a:	69f9      	ldr	r1, [r7, #28]
 800968c:	4618      	mov	r0, r3
 800968e:	f7fe f8a6 	bl	80077de <mem_cpy>
		fp->flag |= FA_DIRTY;
 8009692:	68fb      	ldr	r3, [r7, #12]
 8009694:	7d1b      	ldrb	r3, [r3, #20]
 8009696:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800969a:	b2da      	uxtb	r2, r3
 800969c:	68fb      	ldr	r3, [r7, #12]
 800969e:	751a      	strb	r2, [r3, #20]
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
 80096a0:	69fa      	ldr	r2, [r7, #28]
 80096a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80096a4:	4413      	add	r3, r2
 80096a6:	61fb      	str	r3, [r7, #28]
 80096a8:	68fb      	ldr	r3, [r7, #12]
 80096aa:	699a      	ldr	r2, [r3, #24]
 80096ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80096ae:	441a      	add	r2, r3
 80096b0:	68fb      	ldr	r3, [r7, #12]
 80096b2:	619a      	str	r2, [r3, #24]
 80096b4:	68fb      	ldr	r3, [r7, #12]
 80096b6:	68da      	ldr	r2, [r3, #12]
 80096b8:	68fb      	ldr	r3, [r7, #12]
 80096ba:	699b      	ldr	r3, [r3, #24]
 80096bc:	429a      	cmp	r2, r3
 80096be:	bf38      	it	cc
 80096c0:	461a      	movcc	r2, r3
 80096c2:	68fb      	ldr	r3, [r7, #12]
 80096c4:	60da      	str	r2, [r3, #12]
 80096c6:	683b      	ldr	r3, [r7, #0]
 80096c8:	681a      	ldr	r2, [r3, #0]
 80096ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80096cc:	441a      	add	r2, r3
 80096ce:	683b      	ldr	r3, [r7, #0]
 80096d0:	601a      	str	r2, [r3, #0]
 80096d2:	687a      	ldr	r2, [r7, #4]
 80096d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80096d6:	1ad3      	subs	r3, r2, r3
 80096d8:	607b      	str	r3, [r7, #4]
	for ( ;  btw;							/* Repeat until all data written */
 80096da:	687b      	ldr	r3, [r7, #4]
 80096dc:	2b00      	cmp	r3, #0
 80096de:	f47f aed4 	bne.w	800948a <f_write+0x76>
 80096e2:	e000      	b.n	80096e6 <f_write+0x2d2>
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 80096e4:	bf00      	nop
#endif
	}

	fp->flag |= FA_MODIFIED;				/* Set file change flag */
 80096e6:	68fb      	ldr	r3, [r7, #12]
 80096e8:	7d1b      	ldrb	r3, [r3, #20]
 80096ea:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80096ee:	b2da      	uxtb	r2, r3
 80096f0:	68fb      	ldr	r3, [r7, #12]
 80096f2:	751a      	strb	r2, [r3, #20]

	LEAVE_FF(fs, FR_OK);
 80096f4:	2300      	movs	r3, #0
}
 80096f6:	4618      	mov	r0, r3
 80096f8:	3730      	adds	r7, #48	@ 0x30
 80096fa:	46bd      	mov	sp, r7
 80096fc:	bd80      	pop	{r7, pc}

080096fe <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 80096fe:	b580      	push	{r7, lr}
 8009700:	b086      	sub	sp, #24
 8009702:	af00      	add	r7, sp, #0
 8009704:	6078      	str	r0, [r7, #4]
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 8009706:	687b      	ldr	r3, [r7, #4]
 8009708:	f107 0208 	add.w	r2, r7, #8
 800970c:	4611      	mov	r1, r2
 800970e:	4618      	mov	r0, r3
 8009710:	f7ff fc4a 	bl	8008fa8 <validate>
 8009714:	4603      	mov	r3, r0
 8009716:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 8009718:	7dfb      	ldrb	r3, [r7, #23]
 800971a:	2b00      	cmp	r3, #0
 800971c:	d168      	bne.n	80097f0 <f_sync+0xf2>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 800971e:	687b      	ldr	r3, [r7, #4]
 8009720:	7d1b      	ldrb	r3, [r3, #20]
 8009722:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009726:	2b00      	cmp	r3, #0
 8009728:	d062      	beq.n	80097f0 <f_sync+0xf2>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 800972a:	687b      	ldr	r3, [r7, #4]
 800972c:	7d1b      	ldrb	r3, [r3, #20]
 800972e:	b25b      	sxtb	r3, r3
 8009730:	2b00      	cmp	r3, #0
 8009732:	da15      	bge.n	8009760 <f_sync+0x62>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 8009734:	68bb      	ldr	r3, [r7, #8]
 8009736:	7858      	ldrb	r0, [r3, #1]
 8009738:	687b      	ldr	r3, [r7, #4]
 800973a:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800973e:	687b      	ldr	r3, [r7, #4]
 8009740:	6a1a      	ldr	r2, [r3, #32]
 8009742:	2301      	movs	r3, #1
 8009744:	f7fd ff8a 	bl	800765c <disk_write>
 8009748:	4603      	mov	r3, r0
 800974a:	2b00      	cmp	r3, #0
 800974c:	d001      	beq.n	8009752 <f_sync+0x54>
 800974e:	2301      	movs	r3, #1
 8009750:	e04f      	b.n	80097f2 <f_sync+0xf4>
				fp->flag &= (BYTE)~FA_DIRTY;
 8009752:	687b      	ldr	r3, [r7, #4]
 8009754:	7d1b      	ldrb	r3, [r3, #20]
 8009756:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800975a:	b2da      	uxtb	r2, r3
 800975c:	687b      	ldr	r3, [r7, #4]
 800975e:	751a      	strb	r2, [r3, #20]
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 8009760:	f7fd fd06 	bl	8007170 <get_fattime>
 8009764:	6138      	str	r0, [r7, #16]
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 8009766:	68ba      	ldr	r2, [r7, #8]
 8009768:	687b      	ldr	r3, [r7, #4]
 800976a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800976c:	4619      	mov	r1, r3
 800976e:	4610      	mov	r0, r2
 8009770:	f7fe fa64 	bl	8007c3c <move_window>
 8009774:	4603      	mov	r3, r0
 8009776:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) {
 8009778:	7dfb      	ldrb	r3, [r7, #23]
 800977a:	2b00      	cmp	r3, #0
 800977c:	d138      	bne.n	80097f0 <f_sync+0xf2>
					dir = fp->dir_ptr;
 800977e:	687b      	ldr	r3, [r7, #4]
 8009780:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009782:	60fb      	str	r3, [r7, #12]
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 8009784:	68fb      	ldr	r3, [r7, #12]
 8009786:	330b      	adds	r3, #11
 8009788:	781a      	ldrb	r2, [r3, #0]
 800978a:	68fb      	ldr	r3, [r7, #12]
 800978c:	330b      	adds	r3, #11
 800978e:	f042 0220 	orr.w	r2, r2, #32
 8009792:	b2d2      	uxtb	r2, r2
 8009794:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 8009796:	687b      	ldr	r3, [r7, #4]
 8009798:	6818      	ldr	r0, [r3, #0]
 800979a:	687b      	ldr	r3, [r7, #4]
 800979c:	689b      	ldr	r3, [r3, #8]
 800979e:	461a      	mov	r2, r3
 80097a0:	68f9      	ldr	r1, [r7, #12]
 80097a2:	f7fe ff6e 	bl	8008682 <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 80097a6:	68fb      	ldr	r3, [r7, #12]
 80097a8:	f103 021c 	add.w	r2, r3, #28
 80097ac:	687b      	ldr	r3, [r7, #4]
 80097ae:	68db      	ldr	r3, [r3, #12]
 80097b0:	4619      	mov	r1, r3
 80097b2:	4610      	mov	r0, r2
 80097b4:	f7fd ffe7 	bl	8007786 <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 80097b8:	68fb      	ldr	r3, [r7, #12]
 80097ba:	3316      	adds	r3, #22
 80097bc:	6939      	ldr	r1, [r7, #16]
 80097be:	4618      	mov	r0, r3
 80097c0:	f7fd ffe1 	bl	8007786 <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 80097c4:	68fb      	ldr	r3, [r7, #12]
 80097c6:	3312      	adds	r3, #18
 80097c8:	2100      	movs	r1, #0
 80097ca:	4618      	mov	r0, r3
 80097cc:	f7fd ffc0 	bl	8007750 <st_word>
					fs->wflag = 1;
 80097d0:	68bb      	ldr	r3, [r7, #8]
 80097d2:	2201      	movs	r2, #1
 80097d4:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 80097d6:	68bb      	ldr	r3, [r7, #8]
 80097d8:	4618      	mov	r0, r3
 80097da:	f7fe fa5d 	bl	8007c98 <sync_fs>
 80097de:	4603      	mov	r3, r0
 80097e0:	75fb      	strb	r3, [r7, #23]
					fp->flag &= (BYTE)~FA_MODIFIED;
 80097e2:	687b      	ldr	r3, [r7, #4]
 80097e4:	7d1b      	ldrb	r3, [r3, #20]
 80097e6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80097ea:	b2da      	uxtb	r2, r3
 80097ec:	687b      	ldr	r3, [r7, #4]
 80097ee:	751a      	strb	r2, [r3, #20]
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 80097f0:	7dfb      	ldrb	r3, [r7, #23]
}
 80097f2:	4618      	mov	r0, r3
 80097f4:	3718      	adds	r7, #24
 80097f6:	46bd      	mov	sp, r7
 80097f8:	bd80      	pop	{r7, pc}

080097fa <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 80097fa:	b580      	push	{r7, lr}
 80097fc:	b084      	sub	sp, #16
 80097fe:	af00      	add	r7, sp, #0
 8009800:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;

#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 8009802:	6878      	ldr	r0, [r7, #4]
 8009804:	f7ff ff7b 	bl	80096fe <f_sync>
 8009808:	4603      	mov	r3, r0
 800980a:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 800980c:	7bfb      	ldrb	r3, [r7, #15]
 800980e:	2b00      	cmp	r3, #0
 8009810:	d118      	bne.n	8009844 <f_close+0x4a>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 8009812:	687b      	ldr	r3, [r7, #4]
 8009814:	f107 0208 	add.w	r2, r7, #8
 8009818:	4611      	mov	r1, r2
 800981a:	4618      	mov	r0, r3
 800981c:	f7ff fbc4 	bl	8008fa8 <validate>
 8009820:	4603      	mov	r3, r0
 8009822:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 8009824:	7bfb      	ldrb	r3, [r7, #15]
 8009826:	2b00      	cmp	r3, #0
 8009828:	d10c      	bne.n	8009844 <f_close+0x4a>
#if _FS_LOCK != 0
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
 800982a:	687b      	ldr	r3, [r7, #4]
 800982c:	691b      	ldr	r3, [r3, #16]
 800982e:	4618      	mov	r0, r3
 8009830:	f7fe f960 	bl	8007af4 <dec_lock>
 8009834:	4603      	mov	r3, r0
 8009836:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 8009838:	7bfb      	ldrb	r3, [r7, #15]
 800983a:	2b00      	cmp	r3, #0
 800983c:	d102      	bne.n	8009844 <f_close+0x4a>
#endif
			{
				fp->obj.fs = 0;			/* Invalidate file object */
 800983e:	687b      	ldr	r3, [r7, #4]
 8009840:	2200      	movs	r2, #0
 8009842:	601a      	str	r2, [r3, #0]
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
		}
	}
	return res;
 8009844:	7bfb      	ldrb	r3, [r7, #15]
}
 8009846:	4618      	mov	r0, r3
 8009848:	3710      	adds	r7, #16
 800984a:	46bd      	mov	sp, r7
 800984c:	bd80      	pop	{r7, pc}

0800984e <putc_bfd>:
static
void putc_bfd (		/* Buffered write with code conversion */
	putbuff* pb,
	TCHAR c
)
{
 800984e:	b580      	push	{r7, lr}
 8009850:	b084      	sub	sp, #16
 8009852:	af00      	add	r7, sp, #0
 8009854:	6078      	str	r0, [r7, #4]
 8009856:	460b      	mov	r3, r1
 8009858:	70fb      	strb	r3, [r7, #3]
	UINT bw;
	int i;


	if (_USE_STRFUNC == 2 && c == '\n') {	 /* LF -> CRLF conversion */
 800985a:	78fb      	ldrb	r3, [r7, #3]
 800985c:	2b0a      	cmp	r3, #10
 800985e:	d103      	bne.n	8009868 <putc_bfd+0x1a>
		putc_bfd(pb, '\r');
 8009860:	210d      	movs	r1, #13
 8009862:	6878      	ldr	r0, [r7, #4]
 8009864:	f7ff fff3 	bl	800984e <putc_bfd>
	}

	i = pb->idx;		/* Write index of pb->buf[] */
 8009868:	687b      	ldr	r3, [r7, #4]
 800986a:	685b      	ldr	r3, [r3, #4]
 800986c:	60fb      	str	r3, [r7, #12]
	if (i < 0) return;
 800986e:	68fb      	ldr	r3, [r7, #12]
 8009870:	2b00      	cmp	r3, #0
 8009872:	db25      	blt.n	80098c0 <putc_bfd+0x72>
	if (c >= 0x100)
		pb->buf[i++] = (BYTE)(c >> 8);
	pb->buf[i++] = (BYTE)c;
#endif
#else							/* Write a character without conversion */
	pb->buf[i++] = (BYTE)c;
 8009874:	68fb      	ldr	r3, [r7, #12]
 8009876:	1c5a      	adds	r2, r3, #1
 8009878:	60fa      	str	r2, [r7, #12]
 800987a:	687a      	ldr	r2, [r7, #4]
 800987c:	4413      	add	r3, r2
 800987e:	78fa      	ldrb	r2, [r7, #3]
 8009880:	731a      	strb	r2, [r3, #12]
#endif

	if (i >= (int)(sizeof pb->buf) - 3) {	/* Write buffered characters to the file */
 8009882:	68fb      	ldr	r3, [r7, #12]
 8009884:	2b3c      	cmp	r3, #60	@ 0x3c
 8009886:	dd12      	ble.n	80098ae <putc_bfd+0x60>
		f_write(pb->fp, pb->buf, (UINT)i, &bw);
 8009888:	687b      	ldr	r3, [r7, #4]
 800988a:	6818      	ldr	r0, [r3, #0]
 800988c:	687b      	ldr	r3, [r7, #4]
 800988e:	f103 010c 	add.w	r1, r3, #12
 8009892:	68fa      	ldr	r2, [r7, #12]
 8009894:	f107 0308 	add.w	r3, r7, #8
 8009898:	f7ff fdbc 	bl	8009414 <f_write>
		i = (bw == (UINT)i) ? 0 : -1;
 800989c:	68ba      	ldr	r2, [r7, #8]
 800989e:	68fb      	ldr	r3, [r7, #12]
 80098a0:	429a      	cmp	r2, r3
 80098a2:	d101      	bne.n	80098a8 <putc_bfd+0x5a>
 80098a4:	2300      	movs	r3, #0
 80098a6:	e001      	b.n	80098ac <putc_bfd+0x5e>
 80098a8:	f04f 33ff 	mov.w	r3, #4294967295
 80098ac:	60fb      	str	r3, [r7, #12]
	}
	pb->idx = i;
 80098ae:	687b      	ldr	r3, [r7, #4]
 80098b0:	68fa      	ldr	r2, [r7, #12]
 80098b2:	605a      	str	r2, [r3, #4]
	pb->nchr++;
 80098b4:	687b      	ldr	r3, [r7, #4]
 80098b6:	689b      	ldr	r3, [r3, #8]
 80098b8:	1c5a      	adds	r2, r3, #1
 80098ba:	687b      	ldr	r3, [r7, #4]
 80098bc:	609a      	str	r2, [r3, #8]
 80098be:	e000      	b.n	80098c2 <putc_bfd+0x74>
	if (i < 0) return;
 80098c0:	bf00      	nop
}
 80098c2:	3710      	adds	r7, #16
 80098c4:	46bd      	mov	sp, r7
 80098c6:	bd80      	pop	{r7, pc}

080098c8 <putc_flush>:

static
int putc_flush (		/* Flush left characters in the buffer */
	putbuff* pb
)
{
 80098c8:	b580      	push	{r7, lr}
 80098ca:	b084      	sub	sp, #16
 80098cc:	af00      	add	r7, sp, #0
 80098ce:	6078      	str	r0, [r7, #4]
	UINT nw;

	if (   pb->idx >= 0	/* Flush buffered characters to the file */
 80098d0:	687b      	ldr	r3, [r7, #4]
 80098d2:	685b      	ldr	r3, [r3, #4]
 80098d4:	2b00      	cmp	r3, #0
 80098d6:	db16      	blt.n	8009906 <putc_flush+0x3e>
		&& f_write(pb->fp, pb->buf, (UINT)pb->idx, &nw) == FR_OK
 80098d8:	687b      	ldr	r3, [r7, #4]
 80098da:	6818      	ldr	r0, [r3, #0]
 80098dc:	687b      	ldr	r3, [r7, #4]
 80098de:	f103 010c 	add.w	r1, r3, #12
 80098e2:	687b      	ldr	r3, [r7, #4]
 80098e4:	685b      	ldr	r3, [r3, #4]
 80098e6:	461a      	mov	r2, r3
 80098e8:	f107 030c 	add.w	r3, r7, #12
 80098ec:	f7ff fd92 	bl	8009414 <f_write>
 80098f0:	4603      	mov	r3, r0
 80098f2:	2b00      	cmp	r3, #0
 80098f4:	d107      	bne.n	8009906 <putc_flush+0x3e>
		&& (UINT)pb->idx == nw) return pb->nchr;
 80098f6:	687b      	ldr	r3, [r7, #4]
 80098f8:	685b      	ldr	r3, [r3, #4]
 80098fa:	68fa      	ldr	r2, [r7, #12]
 80098fc:	4293      	cmp	r3, r2
 80098fe:	d102      	bne.n	8009906 <putc_flush+0x3e>
 8009900:	687b      	ldr	r3, [r7, #4]
 8009902:	689b      	ldr	r3, [r3, #8]
 8009904:	e001      	b.n	800990a <putc_flush+0x42>
	return EOF;
 8009906:	f04f 33ff 	mov.w	r3, #4294967295
}
 800990a:	4618      	mov	r0, r3
 800990c:	3710      	adds	r7, #16
 800990e:	46bd      	mov	sp, r7
 8009910:	bd80      	pop	{r7, pc}

08009912 <putc_init>:
static
void putc_init (		/* Initialize write buffer */
	putbuff* pb,
	FIL* fp
)
{
 8009912:	b480      	push	{r7}
 8009914:	b083      	sub	sp, #12
 8009916:	af00      	add	r7, sp, #0
 8009918:	6078      	str	r0, [r7, #4]
 800991a:	6039      	str	r1, [r7, #0]
	pb->fp = fp;
 800991c:	687b      	ldr	r3, [r7, #4]
 800991e:	683a      	ldr	r2, [r7, #0]
 8009920:	601a      	str	r2, [r3, #0]
	pb->nchr = pb->idx = 0;
 8009922:	687b      	ldr	r3, [r7, #4]
 8009924:	2200      	movs	r2, #0
 8009926:	605a      	str	r2, [r3, #4]
 8009928:	687b      	ldr	r3, [r7, #4]
 800992a:	685a      	ldr	r2, [r3, #4]
 800992c:	687b      	ldr	r3, [r7, #4]
 800992e:	609a      	str	r2, [r3, #8]
}
 8009930:	bf00      	nop
 8009932:	370c      	adds	r7, #12
 8009934:	46bd      	mov	sp, r7
 8009936:	f85d 7b04 	ldr.w	r7, [sp], #4
 800993a:	4770      	bx	lr

0800993c <f_puts>:

int f_puts (
	const TCHAR* str,	/* Pointer to the string to be output */
	FIL* fp				/* Pointer to the file object */
)
{
 800993c:	b580      	push	{r7, lr}
 800993e:	b096      	sub	sp, #88	@ 0x58
 8009940:	af00      	add	r7, sp, #0
 8009942:	6078      	str	r0, [r7, #4]
 8009944:	6039      	str	r1, [r7, #0]
	putbuff pb;


	putc_init(&pb, fp);
 8009946:	f107 030c 	add.w	r3, r7, #12
 800994a:	6839      	ldr	r1, [r7, #0]
 800994c:	4618      	mov	r0, r3
 800994e:	f7ff ffe0 	bl	8009912 <putc_init>
	while (*str) putc_bfd(&pb, *str++);		/* Put the string */
 8009952:	e009      	b.n	8009968 <f_puts+0x2c>
 8009954:	687b      	ldr	r3, [r7, #4]
 8009956:	1c5a      	adds	r2, r3, #1
 8009958:	607a      	str	r2, [r7, #4]
 800995a:	781a      	ldrb	r2, [r3, #0]
 800995c:	f107 030c 	add.w	r3, r7, #12
 8009960:	4611      	mov	r1, r2
 8009962:	4618      	mov	r0, r3
 8009964:	f7ff ff73 	bl	800984e <putc_bfd>
 8009968:	687b      	ldr	r3, [r7, #4]
 800996a:	781b      	ldrb	r3, [r3, #0]
 800996c:	2b00      	cmp	r3, #0
 800996e:	d1f1      	bne.n	8009954 <f_puts+0x18>
	return putc_flush(&pb);
 8009970:	f107 030c 	add.w	r3, r7, #12
 8009974:	4618      	mov	r0, r3
 8009976:	f7ff ffa7 	bl	80098c8 <putc_flush>
 800997a:	4603      	mov	r3, r0
}
 800997c:	4618      	mov	r0, r3
 800997e:	3758      	adds	r7, #88	@ 0x58
 8009980:	46bd      	mov	sp, r7
 8009982:	bd80      	pop	{r7, pc}

08009984 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 8009984:	b480      	push	{r7}
 8009986:	b087      	sub	sp, #28
 8009988:	af00      	add	r7, sp, #0
 800998a:	60f8      	str	r0, [r7, #12]
 800998c:	60b9      	str	r1, [r7, #8]
 800998e:	4613      	mov	r3, r2
 8009990:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 8009992:	2301      	movs	r3, #1
 8009994:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 8009996:	2300      	movs	r3, #0
 8009998:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 800999a:	4b1f      	ldr	r3, [pc, #124]	@ (8009a18 <FATFS_LinkDriverEx+0x94>)
 800999c:	7a5b      	ldrb	r3, [r3, #9]
 800999e:	b2db      	uxtb	r3, r3
 80099a0:	2b00      	cmp	r3, #0
 80099a2:	d131      	bne.n	8009a08 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 80099a4:	4b1c      	ldr	r3, [pc, #112]	@ (8009a18 <FATFS_LinkDriverEx+0x94>)
 80099a6:	7a5b      	ldrb	r3, [r3, #9]
 80099a8:	b2db      	uxtb	r3, r3
 80099aa:	461a      	mov	r2, r3
 80099ac:	4b1a      	ldr	r3, [pc, #104]	@ (8009a18 <FATFS_LinkDriverEx+0x94>)
 80099ae:	2100      	movs	r1, #0
 80099b0:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 80099b2:	4b19      	ldr	r3, [pc, #100]	@ (8009a18 <FATFS_LinkDriverEx+0x94>)
 80099b4:	7a5b      	ldrb	r3, [r3, #9]
 80099b6:	b2db      	uxtb	r3, r3
 80099b8:	4a17      	ldr	r2, [pc, #92]	@ (8009a18 <FATFS_LinkDriverEx+0x94>)
 80099ba:	009b      	lsls	r3, r3, #2
 80099bc:	4413      	add	r3, r2
 80099be:	68fa      	ldr	r2, [r7, #12]
 80099c0:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 80099c2:	4b15      	ldr	r3, [pc, #84]	@ (8009a18 <FATFS_LinkDriverEx+0x94>)
 80099c4:	7a5b      	ldrb	r3, [r3, #9]
 80099c6:	b2db      	uxtb	r3, r3
 80099c8:	461a      	mov	r2, r3
 80099ca:	4b13      	ldr	r3, [pc, #76]	@ (8009a18 <FATFS_LinkDriverEx+0x94>)
 80099cc:	4413      	add	r3, r2
 80099ce:	79fa      	ldrb	r2, [r7, #7]
 80099d0:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 80099d2:	4b11      	ldr	r3, [pc, #68]	@ (8009a18 <FATFS_LinkDriverEx+0x94>)
 80099d4:	7a5b      	ldrb	r3, [r3, #9]
 80099d6:	b2db      	uxtb	r3, r3
 80099d8:	1c5a      	adds	r2, r3, #1
 80099da:	b2d1      	uxtb	r1, r2
 80099dc:	4a0e      	ldr	r2, [pc, #56]	@ (8009a18 <FATFS_LinkDriverEx+0x94>)
 80099de:	7251      	strb	r1, [r2, #9]
 80099e0:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 80099e2:	7dbb      	ldrb	r3, [r7, #22]
 80099e4:	3330      	adds	r3, #48	@ 0x30
 80099e6:	b2da      	uxtb	r2, r3
 80099e8:	68bb      	ldr	r3, [r7, #8]
 80099ea:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 80099ec:	68bb      	ldr	r3, [r7, #8]
 80099ee:	3301      	adds	r3, #1
 80099f0:	223a      	movs	r2, #58	@ 0x3a
 80099f2:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 80099f4:	68bb      	ldr	r3, [r7, #8]
 80099f6:	3302      	adds	r3, #2
 80099f8:	222f      	movs	r2, #47	@ 0x2f
 80099fa:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 80099fc:	68bb      	ldr	r3, [r7, #8]
 80099fe:	3303      	adds	r3, #3
 8009a00:	2200      	movs	r2, #0
 8009a02:	701a      	strb	r2, [r3, #0]
    ret = 0;
 8009a04:	2300      	movs	r3, #0
 8009a06:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 8009a08:	7dfb      	ldrb	r3, [r7, #23]
}
 8009a0a:	4618      	mov	r0, r3
 8009a0c:	371c      	adds	r7, #28
 8009a0e:	46bd      	mov	sp, r7
 8009a10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a14:	4770      	bx	lr
 8009a16:	bf00      	nop
 8009a18:	20000d3c 	.word	0x20000d3c

08009a1c <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 8009a1c:	b580      	push	{r7, lr}
 8009a1e:	b082      	sub	sp, #8
 8009a20:	af00      	add	r7, sp, #0
 8009a22:	6078      	str	r0, [r7, #4]
 8009a24:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 8009a26:	2200      	movs	r2, #0
 8009a28:	6839      	ldr	r1, [r7, #0]
 8009a2a:	6878      	ldr	r0, [r7, #4]
 8009a2c:	f7ff ffaa 	bl	8009984 <FATFS_LinkDriverEx>
 8009a30:	4603      	mov	r3, r0
}
 8009a32:	4618      	mov	r0, r3
 8009a34:	3708      	adds	r7, #8
 8009a36:	46bd      	mov	sp, r7
 8009a38:	bd80      	pop	{r7, pc}

08009a3a <atof>:
 8009a3a:	2100      	movs	r1, #0
 8009a3c:	f000 be04 	b.w	800a648 <strtod>

08009a40 <sulp>:
 8009a40:	b570      	push	{r4, r5, r6, lr}
 8009a42:	4604      	mov	r4, r0
 8009a44:	460d      	mov	r5, r1
 8009a46:	ec45 4b10 	vmov	d0, r4, r5
 8009a4a:	4616      	mov	r6, r2
 8009a4c:	f003 fbf0 	bl	800d230 <__ulp>
 8009a50:	ec51 0b10 	vmov	r0, r1, d0
 8009a54:	b17e      	cbz	r6, 8009a76 <sulp+0x36>
 8009a56:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8009a5a:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8009a5e:	2b00      	cmp	r3, #0
 8009a60:	dd09      	ble.n	8009a76 <sulp+0x36>
 8009a62:	051b      	lsls	r3, r3, #20
 8009a64:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 8009a68:	2400      	movs	r4, #0
 8009a6a:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 8009a6e:	4622      	mov	r2, r4
 8009a70:	462b      	mov	r3, r5
 8009a72:	f7f6 fde1 	bl	8000638 <__aeabi_dmul>
 8009a76:	ec41 0b10 	vmov	d0, r0, r1
 8009a7a:	bd70      	pop	{r4, r5, r6, pc}
 8009a7c:	0000      	movs	r0, r0
	...

08009a80 <_strtod_l>:
 8009a80:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009a84:	b09f      	sub	sp, #124	@ 0x7c
 8009a86:	460c      	mov	r4, r1
 8009a88:	9217      	str	r2, [sp, #92]	@ 0x5c
 8009a8a:	2200      	movs	r2, #0
 8009a8c:	921a      	str	r2, [sp, #104]	@ 0x68
 8009a8e:	9005      	str	r0, [sp, #20]
 8009a90:	f04f 0a00 	mov.w	sl, #0
 8009a94:	f04f 0b00 	mov.w	fp, #0
 8009a98:	460a      	mov	r2, r1
 8009a9a:	9219      	str	r2, [sp, #100]	@ 0x64
 8009a9c:	7811      	ldrb	r1, [r2, #0]
 8009a9e:	292b      	cmp	r1, #43	@ 0x2b
 8009aa0:	d04a      	beq.n	8009b38 <_strtod_l+0xb8>
 8009aa2:	d838      	bhi.n	8009b16 <_strtod_l+0x96>
 8009aa4:	290d      	cmp	r1, #13
 8009aa6:	d832      	bhi.n	8009b0e <_strtod_l+0x8e>
 8009aa8:	2908      	cmp	r1, #8
 8009aaa:	d832      	bhi.n	8009b12 <_strtod_l+0x92>
 8009aac:	2900      	cmp	r1, #0
 8009aae:	d03b      	beq.n	8009b28 <_strtod_l+0xa8>
 8009ab0:	2200      	movs	r2, #0
 8009ab2:	920e      	str	r2, [sp, #56]	@ 0x38
 8009ab4:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 8009ab6:	782a      	ldrb	r2, [r5, #0]
 8009ab8:	2a30      	cmp	r2, #48	@ 0x30
 8009aba:	f040 80b2 	bne.w	8009c22 <_strtod_l+0x1a2>
 8009abe:	786a      	ldrb	r2, [r5, #1]
 8009ac0:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8009ac4:	2a58      	cmp	r2, #88	@ 0x58
 8009ac6:	d16e      	bne.n	8009ba6 <_strtod_l+0x126>
 8009ac8:	9302      	str	r3, [sp, #8]
 8009aca:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009acc:	9301      	str	r3, [sp, #4]
 8009ace:	ab1a      	add	r3, sp, #104	@ 0x68
 8009ad0:	9300      	str	r3, [sp, #0]
 8009ad2:	4a8f      	ldr	r2, [pc, #572]	@ (8009d10 <_strtod_l+0x290>)
 8009ad4:	9805      	ldr	r0, [sp, #20]
 8009ad6:	ab1b      	add	r3, sp, #108	@ 0x6c
 8009ad8:	a919      	add	r1, sp, #100	@ 0x64
 8009ada:	f002 fca3 	bl	800c424 <__gethex>
 8009ade:	f010 060f 	ands.w	r6, r0, #15
 8009ae2:	4604      	mov	r4, r0
 8009ae4:	d005      	beq.n	8009af2 <_strtod_l+0x72>
 8009ae6:	2e06      	cmp	r6, #6
 8009ae8:	d128      	bne.n	8009b3c <_strtod_l+0xbc>
 8009aea:	3501      	adds	r5, #1
 8009aec:	2300      	movs	r3, #0
 8009aee:	9519      	str	r5, [sp, #100]	@ 0x64
 8009af0:	930e      	str	r3, [sp, #56]	@ 0x38
 8009af2:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8009af4:	2b00      	cmp	r3, #0
 8009af6:	f040 858e 	bne.w	800a616 <_strtod_l+0xb96>
 8009afa:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009afc:	b1cb      	cbz	r3, 8009b32 <_strtod_l+0xb2>
 8009afe:	4652      	mov	r2, sl
 8009b00:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 8009b04:	ec43 2b10 	vmov	d0, r2, r3
 8009b08:	b01f      	add	sp, #124	@ 0x7c
 8009b0a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009b0e:	2920      	cmp	r1, #32
 8009b10:	d1ce      	bne.n	8009ab0 <_strtod_l+0x30>
 8009b12:	3201      	adds	r2, #1
 8009b14:	e7c1      	b.n	8009a9a <_strtod_l+0x1a>
 8009b16:	292d      	cmp	r1, #45	@ 0x2d
 8009b18:	d1ca      	bne.n	8009ab0 <_strtod_l+0x30>
 8009b1a:	2101      	movs	r1, #1
 8009b1c:	910e      	str	r1, [sp, #56]	@ 0x38
 8009b1e:	1c51      	adds	r1, r2, #1
 8009b20:	9119      	str	r1, [sp, #100]	@ 0x64
 8009b22:	7852      	ldrb	r2, [r2, #1]
 8009b24:	2a00      	cmp	r2, #0
 8009b26:	d1c5      	bne.n	8009ab4 <_strtod_l+0x34>
 8009b28:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8009b2a:	9419      	str	r4, [sp, #100]	@ 0x64
 8009b2c:	2b00      	cmp	r3, #0
 8009b2e:	f040 8570 	bne.w	800a612 <_strtod_l+0xb92>
 8009b32:	4652      	mov	r2, sl
 8009b34:	465b      	mov	r3, fp
 8009b36:	e7e5      	b.n	8009b04 <_strtod_l+0x84>
 8009b38:	2100      	movs	r1, #0
 8009b3a:	e7ef      	b.n	8009b1c <_strtod_l+0x9c>
 8009b3c:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8009b3e:	b13a      	cbz	r2, 8009b50 <_strtod_l+0xd0>
 8009b40:	2135      	movs	r1, #53	@ 0x35
 8009b42:	a81c      	add	r0, sp, #112	@ 0x70
 8009b44:	f003 fc6e 	bl	800d424 <__copybits>
 8009b48:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8009b4a:	9805      	ldr	r0, [sp, #20]
 8009b4c:	f003 f844 	bl	800cbd8 <_Bfree>
 8009b50:	3e01      	subs	r6, #1
 8009b52:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 8009b54:	2e04      	cmp	r6, #4
 8009b56:	d806      	bhi.n	8009b66 <_strtod_l+0xe6>
 8009b58:	e8df f006 	tbb	[pc, r6]
 8009b5c:	201d0314 	.word	0x201d0314
 8009b60:	14          	.byte	0x14
 8009b61:	00          	.byte	0x00
 8009b62:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 8009b66:	05e1      	lsls	r1, r4, #23
 8009b68:	bf48      	it	mi
 8009b6a:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 8009b6e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8009b72:	0d1b      	lsrs	r3, r3, #20
 8009b74:	051b      	lsls	r3, r3, #20
 8009b76:	2b00      	cmp	r3, #0
 8009b78:	d1bb      	bne.n	8009af2 <_strtod_l+0x72>
 8009b7a:	f001 fce3 	bl	800b544 <__errno>
 8009b7e:	2322      	movs	r3, #34	@ 0x22
 8009b80:	6003      	str	r3, [r0, #0]
 8009b82:	e7b6      	b.n	8009af2 <_strtod_l+0x72>
 8009b84:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 8009b88:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 8009b8c:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8009b90:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8009b94:	e7e7      	b.n	8009b66 <_strtod_l+0xe6>
 8009b96:	f8df b180 	ldr.w	fp, [pc, #384]	@ 8009d18 <_strtod_l+0x298>
 8009b9a:	e7e4      	b.n	8009b66 <_strtod_l+0xe6>
 8009b9c:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 8009ba0:	f04f 3aff 	mov.w	sl, #4294967295
 8009ba4:	e7df      	b.n	8009b66 <_strtod_l+0xe6>
 8009ba6:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009ba8:	1c5a      	adds	r2, r3, #1
 8009baa:	9219      	str	r2, [sp, #100]	@ 0x64
 8009bac:	785b      	ldrb	r3, [r3, #1]
 8009bae:	2b30      	cmp	r3, #48	@ 0x30
 8009bb0:	d0f9      	beq.n	8009ba6 <_strtod_l+0x126>
 8009bb2:	2b00      	cmp	r3, #0
 8009bb4:	d09d      	beq.n	8009af2 <_strtod_l+0x72>
 8009bb6:	2301      	movs	r3, #1
 8009bb8:	2700      	movs	r7, #0
 8009bba:	9308      	str	r3, [sp, #32]
 8009bbc:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009bbe:	930c      	str	r3, [sp, #48]	@ 0x30
 8009bc0:	970b      	str	r7, [sp, #44]	@ 0x2c
 8009bc2:	46b9      	mov	r9, r7
 8009bc4:	220a      	movs	r2, #10
 8009bc6:	9819      	ldr	r0, [sp, #100]	@ 0x64
 8009bc8:	7805      	ldrb	r5, [r0, #0]
 8009bca:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 8009bce:	b2d9      	uxtb	r1, r3
 8009bd0:	2909      	cmp	r1, #9
 8009bd2:	d928      	bls.n	8009c26 <_strtod_l+0x1a6>
 8009bd4:	494f      	ldr	r1, [pc, #316]	@ (8009d14 <_strtod_l+0x294>)
 8009bd6:	2201      	movs	r2, #1
 8009bd8:	f001 fbe6 	bl	800b3a8 <strncmp>
 8009bdc:	2800      	cmp	r0, #0
 8009bde:	d032      	beq.n	8009c46 <_strtod_l+0x1c6>
 8009be0:	2000      	movs	r0, #0
 8009be2:	462a      	mov	r2, r5
 8009be4:	900a      	str	r0, [sp, #40]	@ 0x28
 8009be6:	464d      	mov	r5, r9
 8009be8:	4603      	mov	r3, r0
 8009bea:	2a65      	cmp	r2, #101	@ 0x65
 8009bec:	d001      	beq.n	8009bf2 <_strtod_l+0x172>
 8009bee:	2a45      	cmp	r2, #69	@ 0x45
 8009bf0:	d114      	bne.n	8009c1c <_strtod_l+0x19c>
 8009bf2:	b91d      	cbnz	r5, 8009bfc <_strtod_l+0x17c>
 8009bf4:	9a08      	ldr	r2, [sp, #32]
 8009bf6:	4302      	orrs	r2, r0
 8009bf8:	d096      	beq.n	8009b28 <_strtod_l+0xa8>
 8009bfa:	2500      	movs	r5, #0
 8009bfc:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 8009bfe:	1c62      	adds	r2, r4, #1
 8009c00:	9219      	str	r2, [sp, #100]	@ 0x64
 8009c02:	7862      	ldrb	r2, [r4, #1]
 8009c04:	2a2b      	cmp	r2, #43	@ 0x2b
 8009c06:	d07a      	beq.n	8009cfe <_strtod_l+0x27e>
 8009c08:	2a2d      	cmp	r2, #45	@ 0x2d
 8009c0a:	d07e      	beq.n	8009d0a <_strtod_l+0x28a>
 8009c0c:	f04f 0c00 	mov.w	ip, #0
 8009c10:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 8009c14:	2909      	cmp	r1, #9
 8009c16:	f240 8085 	bls.w	8009d24 <_strtod_l+0x2a4>
 8009c1a:	9419      	str	r4, [sp, #100]	@ 0x64
 8009c1c:	f04f 0800 	mov.w	r8, #0
 8009c20:	e0a5      	b.n	8009d6e <_strtod_l+0x2ee>
 8009c22:	2300      	movs	r3, #0
 8009c24:	e7c8      	b.n	8009bb8 <_strtod_l+0x138>
 8009c26:	f1b9 0f08 	cmp.w	r9, #8
 8009c2a:	bfd8      	it	le
 8009c2c:	990b      	ldrle	r1, [sp, #44]	@ 0x2c
 8009c2e:	f100 0001 	add.w	r0, r0, #1
 8009c32:	bfda      	itte	le
 8009c34:	fb02 3301 	mlale	r3, r2, r1, r3
 8009c38:	930b      	strle	r3, [sp, #44]	@ 0x2c
 8009c3a:	fb02 3707 	mlagt	r7, r2, r7, r3
 8009c3e:	f109 0901 	add.w	r9, r9, #1
 8009c42:	9019      	str	r0, [sp, #100]	@ 0x64
 8009c44:	e7bf      	b.n	8009bc6 <_strtod_l+0x146>
 8009c46:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009c48:	1c5a      	adds	r2, r3, #1
 8009c4a:	9219      	str	r2, [sp, #100]	@ 0x64
 8009c4c:	785a      	ldrb	r2, [r3, #1]
 8009c4e:	f1b9 0f00 	cmp.w	r9, #0
 8009c52:	d03b      	beq.n	8009ccc <_strtod_l+0x24c>
 8009c54:	900a      	str	r0, [sp, #40]	@ 0x28
 8009c56:	464d      	mov	r5, r9
 8009c58:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 8009c5c:	2b09      	cmp	r3, #9
 8009c5e:	d912      	bls.n	8009c86 <_strtod_l+0x206>
 8009c60:	2301      	movs	r3, #1
 8009c62:	e7c2      	b.n	8009bea <_strtod_l+0x16a>
 8009c64:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009c66:	1c5a      	adds	r2, r3, #1
 8009c68:	9219      	str	r2, [sp, #100]	@ 0x64
 8009c6a:	785a      	ldrb	r2, [r3, #1]
 8009c6c:	3001      	adds	r0, #1
 8009c6e:	2a30      	cmp	r2, #48	@ 0x30
 8009c70:	d0f8      	beq.n	8009c64 <_strtod_l+0x1e4>
 8009c72:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 8009c76:	2b08      	cmp	r3, #8
 8009c78:	f200 84d2 	bhi.w	800a620 <_strtod_l+0xba0>
 8009c7c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009c7e:	900a      	str	r0, [sp, #40]	@ 0x28
 8009c80:	2000      	movs	r0, #0
 8009c82:	930c      	str	r3, [sp, #48]	@ 0x30
 8009c84:	4605      	mov	r5, r0
 8009c86:	3a30      	subs	r2, #48	@ 0x30
 8009c88:	f100 0301 	add.w	r3, r0, #1
 8009c8c:	d018      	beq.n	8009cc0 <_strtod_l+0x240>
 8009c8e:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8009c90:	4419      	add	r1, r3
 8009c92:	910a      	str	r1, [sp, #40]	@ 0x28
 8009c94:	462e      	mov	r6, r5
 8009c96:	f04f 0e0a 	mov.w	lr, #10
 8009c9a:	1c71      	adds	r1, r6, #1
 8009c9c:	eba1 0c05 	sub.w	ip, r1, r5
 8009ca0:	4563      	cmp	r3, ip
 8009ca2:	dc15      	bgt.n	8009cd0 <_strtod_l+0x250>
 8009ca4:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 8009ca8:	182b      	adds	r3, r5, r0
 8009caa:	2b08      	cmp	r3, #8
 8009cac:	f105 0501 	add.w	r5, r5, #1
 8009cb0:	4405      	add	r5, r0
 8009cb2:	dc1a      	bgt.n	8009cea <_strtod_l+0x26a>
 8009cb4:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8009cb6:	230a      	movs	r3, #10
 8009cb8:	fb03 2301 	mla	r3, r3, r1, r2
 8009cbc:	930b      	str	r3, [sp, #44]	@ 0x2c
 8009cbe:	2300      	movs	r3, #0
 8009cc0:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8009cc2:	1c51      	adds	r1, r2, #1
 8009cc4:	9119      	str	r1, [sp, #100]	@ 0x64
 8009cc6:	7852      	ldrb	r2, [r2, #1]
 8009cc8:	4618      	mov	r0, r3
 8009cca:	e7c5      	b.n	8009c58 <_strtod_l+0x1d8>
 8009ccc:	4648      	mov	r0, r9
 8009cce:	e7ce      	b.n	8009c6e <_strtod_l+0x1ee>
 8009cd0:	2e08      	cmp	r6, #8
 8009cd2:	dc05      	bgt.n	8009ce0 <_strtod_l+0x260>
 8009cd4:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 8009cd6:	fb0e f606 	mul.w	r6, lr, r6
 8009cda:	960b      	str	r6, [sp, #44]	@ 0x2c
 8009cdc:	460e      	mov	r6, r1
 8009cde:	e7dc      	b.n	8009c9a <_strtod_l+0x21a>
 8009ce0:	2910      	cmp	r1, #16
 8009ce2:	bfd8      	it	le
 8009ce4:	fb0e f707 	mulle.w	r7, lr, r7
 8009ce8:	e7f8      	b.n	8009cdc <_strtod_l+0x25c>
 8009cea:	2b0f      	cmp	r3, #15
 8009cec:	bfdc      	itt	le
 8009cee:	230a      	movle	r3, #10
 8009cf0:	fb03 2707 	mlale	r7, r3, r7, r2
 8009cf4:	e7e3      	b.n	8009cbe <_strtod_l+0x23e>
 8009cf6:	2300      	movs	r3, #0
 8009cf8:	930a      	str	r3, [sp, #40]	@ 0x28
 8009cfa:	2301      	movs	r3, #1
 8009cfc:	e77a      	b.n	8009bf4 <_strtod_l+0x174>
 8009cfe:	f04f 0c00 	mov.w	ip, #0
 8009d02:	1ca2      	adds	r2, r4, #2
 8009d04:	9219      	str	r2, [sp, #100]	@ 0x64
 8009d06:	78a2      	ldrb	r2, [r4, #2]
 8009d08:	e782      	b.n	8009c10 <_strtod_l+0x190>
 8009d0a:	f04f 0c01 	mov.w	ip, #1
 8009d0e:	e7f8      	b.n	8009d02 <_strtod_l+0x282>
 8009d10:	0800f978 	.word	0x0800f978
 8009d14:	0800f738 	.word	0x0800f738
 8009d18:	7ff00000 	.word	0x7ff00000
 8009d1c:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8009d1e:	1c51      	adds	r1, r2, #1
 8009d20:	9119      	str	r1, [sp, #100]	@ 0x64
 8009d22:	7852      	ldrb	r2, [r2, #1]
 8009d24:	2a30      	cmp	r2, #48	@ 0x30
 8009d26:	d0f9      	beq.n	8009d1c <_strtod_l+0x29c>
 8009d28:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 8009d2c:	2908      	cmp	r1, #8
 8009d2e:	f63f af75 	bhi.w	8009c1c <_strtod_l+0x19c>
 8009d32:	3a30      	subs	r2, #48	@ 0x30
 8009d34:	9209      	str	r2, [sp, #36]	@ 0x24
 8009d36:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8009d38:	920f      	str	r2, [sp, #60]	@ 0x3c
 8009d3a:	f04f 080a 	mov.w	r8, #10
 8009d3e:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8009d40:	1c56      	adds	r6, r2, #1
 8009d42:	9619      	str	r6, [sp, #100]	@ 0x64
 8009d44:	7852      	ldrb	r2, [r2, #1]
 8009d46:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 8009d4a:	f1be 0f09 	cmp.w	lr, #9
 8009d4e:	d939      	bls.n	8009dc4 <_strtod_l+0x344>
 8009d50:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8009d52:	1a76      	subs	r6, r6, r1
 8009d54:	2e08      	cmp	r6, #8
 8009d56:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 8009d5a:	dc03      	bgt.n	8009d64 <_strtod_l+0x2e4>
 8009d5c:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8009d5e:	4588      	cmp	r8, r1
 8009d60:	bfa8      	it	ge
 8009d62:	4688      	movge	r8, r1
 8009d64:	f1bc 0f00 	cmp.w	ip, #0
 8009d68:	d001      	beq.n	8009d6e <_strtod_l+0x2ee>
 8009d6a:	f1c8 0800 	rsb	r8, r8, #0
 8009d6e:	2d00      	cmp	r5, #0
 8009d70:	d14e      	bne.n	8009e10 <_strtod_l+0x390>
 8009d72:	9908      	ldr	r1, [sp, #32]
 8009d74:	4308      	orrs	r0, r1
 8009d76:	f47f aebc 	bne.w	8009af2 <_strtod_l+0x72>
 8009d7a:	2b00      	cmp	r3, #0
 8009d7c:	f47f aed4 	bne.w	8009b28 <_strtod_l+0xa8>
 8009d80:	2a69      	cmp	r2, #105	@ 0x69
 8009d82:	d028      	beq.n	8009dd6 <_strtod_l+0x356>
 8009d84:	dc25      	bgt.n	8009dd2 <_strtod_l+0x352>
 8009d86:	2a49      	cmp	r2, #73	@ 0x49
 8009d88:	d025      	beq.n	8009dd6 <_strtod_l+0x356>
 8009d8a:	2a4e      	cmp	r2, #78	@ 0x4e
 8009d8c:	f47f aecc 	bne.w	8009b28 <_strtod_l+0xa8>
 8009d90:	499a      	ldr	r1, [pc, #616]	@ (8009ffc <_strtod_l+0x57c>)
 8009d92:	a819      	add	r0, sp, #100	@ 0x64
 8009d94:	f002 fd68 	bl	800c868 <__match>
 8009d98:	2800      	cmp	r0, #0
 8009d9a:	f43f aec5 	beq.w	8009b28 <_strtod_l+0xa8>
 8009d9e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009da0:	781b      	ldrb	r3, [r3, #0]
 8009da2:	2b28      	cmp	r3, #40	@ 0x28
 8009da4:	d12e      	bne.n	8009e04 <_strtod_l+0x384>
 8009da6:	4996      	ldr	r1, [pc, #600]	@ (800a000 <_strtod_l+0x580>)
 8009da8:	aa1c      	add	r2, sp, #112	@ 0x70
 8009daa:	a819      	add	r0, sp, #100	@ 0x64
 8009dac:	f002 fd70 	bl	800c890 <__hexnan>
 8009db0:	2805      	cmp	r0, #5
 8009db2:	d127      	bne.n	8009e04 <_strtod_l+0x384>
 8009db4:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8009db6:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 8009dba:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 8009dbe:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 8009dc2:	e696      	b.n	8009af2 <_strtod_l+0x72>
 8009dc4:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8009dc6:	fb08 2101 	mla	r1, r8, r1, r2
 8009dca:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 8009dce:	9209      	str	r2, [sp, #36]	@ 0x24
 8009dd0:	e7b5      	b.n	8009d3e <_strtod_l+0x2be>
 8009dd2:	2a6e      	cmp	r2, #110	@ 0x6e
 8009dd4:	e7da      	b.n	8009d8c <_strtod_l+0x30c>
 8009dd6:	498b      	ldr	r1, [pc, #556]	@ (800a004 <_strtod_l+0x584>)
 8009dd8:	a819      	add	r0, sp, #100	@ 0x64
 8009dda:	f002 fd45 	bl	800c868 <__match>
 8009dde:	2800      	cmp	r0, #0
 8009de0:	f43f aea2 	beq.w	8009b28 <_strtod_l+0xa8>
 8009de4:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009de6:	4988      	ldr	r1, [pc, #544]	@ (800a008 <_strtod_l+0x588>)
 8009de8:	3b01      	subs	r3, #1
 8009dea:	a819      	add	r0, sp, #100	@ 0x64
 8009dec:	9319      	str	r3, [sp, #100]	@ 0x64
 8009dee:	f002 fd3b 	bl	800c868 <__match>
 8009df2:	b910      	cbnz	r0, 8009dfa <_strtod_l+0x37a>
 8009df4:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009df6:	3301      	adds	r3, #1
 8009df8:	9319      	str	r3, [sp, #100]	@ 0x64
 8009dfa:	f8df b21c 	ldr.w	fp, [pc, #540]	@ 800a018 <_strtod_l+0x598>
 8009dfe:	f04f 0a00 	mov.w	sl, #0
 8009e02:	e676      	b.n	8009af2 <_strtod_l+0x72>
 8009e04:	4881      	ldr	r0, [pc, #516]	@ (800a00c <_strtod_l+0x58c>)
 8009e06:	f001 fbdb 	bl	800b5c0 <nan>
 8009e0a:	ec5b ab10 	vmov	sl, fp, d0
 8009e0e:	e670      	b.n	8009af2 <_strtod_l+0x72>
 8009e10:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009e12:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 8009e14:	eba8 0303 	sub.w	r3, r8, r3
 8009e18:	f1b9 0f00 	cmp.w	r9, #0
 8009e1c:	bf08      	it	eq
 8009e1e:	46a9      	moveq	r9, r5
 8009e20:	2d10      	cmp	r5, #16
 8009e22:	9309      	str	r3, [sp, #36]	@ 0x24
 8009e24:	462c      	mov	r4, r5
 8009e26:	bfa8      	it	ge
 8009e28:	2410      	movge	r4, #16
 8009e2a:	f7f6 fb8b 	bl	8000544 <__aeabi_ui2d>
 8009e2e:	2d09      	cmp	r5, #9
 8009e30:	4682      	mov	sl, r0
 8009e32:	468b      	mov	fp, r1
 8009e34:	dc13      	bgt.n	8009e5e <_strtod_l+0x3de>
 8009e36:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009e38:	2b00      	cmp	r3, #0
 8009e3a:	f43f ae5a 	beq.w	8009af2 <_strtod_l+0x72>
 8009e3e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009e40:	dd78      	ble.n	8009f34 <_strtod_l+0x4b4>
 8009e42:	2b16      	cmp	r3, #22
 8009e44:	dc5f      	bgt.n	8009f06 <_strtod_l+0x486>
 8009e46:	4972      	ldr	r1, [pc, #456]	@ (800a010 <_strtod_l+0x590>)
 8009e48:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8009e4c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009e50:	4652      	mov	r2, sl
 8009e52:	465b      	mov	r3, fp
 8009e54:	f7f6 fbf0 	bl	8000638 <__aeabi_dmul>
 8009e58:	4682      	mov	sl, r0
 8009e5a:	468b      	mov	fp, r1
 8009e5c:	e649      	b.n	8009af2 <_strtod_l+0x72>
 8009e5e:	4b6c      	ldr	r3, [pc, #432]	@ (800a010 <_strtod_l+0x590>)
 8009e60:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8009e64:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 8009e68:	f7f6 fbe6 	bl	8000638 <__aeabi_dmul>
 8009e6c:	4682      	mov	sl, r0
 8009e6e:	4638      	mov	r0, r7
 8009e70:	468b      	mov	fp, r1
 8009e72:	f7f6 fb67 	bl	8000544 <__aeabi_ui2d>
 8009e76:	4602      	mov	r2, r0
 8009e78:	460b      	mov	r3, r1
 8009e7a:	4650      	mov	r0, sl
 8009e7c:	4659      	mov	r1, fp
 8009e7e:	f7f6 fa25 	bl	80002cc <__adddf3>
 8009e82:	2d0f      	cmp	r5, #15
 8009e84:	4682      	mov	sl, r0
 8009e86:	468b      	mov	fp, r1
 8009e88:	ddd5      	ble.n	8009e36 <_strtod_l+0x3b6>
 8009e8a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009e8c:	1b2c      	subs	r4, r5, r4
 8009e8e:	441c      	add	r4, r3
 8009e90:	2c00      	cmp	r4, #0
 8009e92:	f340 8093 	ble.w	8009fbc <_strtod_l+0x53c>
 8009e96:	f014 030f 	ands.w	r3, r4, #15
 8009e9a:	d00a      	beq.n	8009eb2 <_strtod_l+0x432>
 8009e9c:	495c      	ldr	r1, [pc, #368]	@ (800a010 <_strtod_l+0x590>)
 8009e9e:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8009ea2:	4652      	mov	r2, sl
 8009ea4:	465b      	mov	r3, fp
 8009ea6:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009eaa:	f7f6 fbc5 	bl	8000638 <__aeabi_dmul>
 8009eae:	4682      	mov	sl, r0
 8009eb0:	468b      	mov	fp, r1
 8009eb2:	f034 040f 	bics.w	r4, r4, #15
 8009eb6:	d073      	beq.n	8009fa0 <_strtod_l+0x520>
 8009eb8:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 8009ebc:	dd49      	ble.n	8009f52 <_strtod_l+0x4d2>
 8009ebe:	2400      	movs	r4, #0
 8009ec0:	46a0      	mov	r8, r4
 8009ec2:	940b      	str	r4, [sp, #44]	@ 0x2c
 8009ec4:	46a1      	mov	r9, r4
 8009ec6:	9a05      	ldr	r2, [sp, #20]
 8009ec8:	f8df b14c 	ldr.w	fp, [pc, #332]	@ 800a018 <_strtod_l+0x598>
 8009ecc:	2322      	movs	r3, #34	@ 0x22
 8009ece:	6013      	str	r3, [r2, #0]
 8009ed0:	f04f 0a00 	mov.w	sl, #0
 8009ed4:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009ed6:	2b00      	cmp	r3, #0
 8009ed8:	f43f ae0b 	beq.w	8009af2 <_strtod_l+0x72>
 8009edc:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8009ede:	9805      	ldr	r0, [sp, #20]
 8009ee0:	f002 fe7a 	bl	800cbd8 <_Bfree>
 8009ee4:	9805      	ldr	r0, [sp, #20]
 8009ee6:	4649      	mov	r1, r9
 8009ee8:	f002 fe76 	bl	800cbd8 <_Bfree>
 8009eec:	9805      	ldr	r0, [sp, #20]
 8009eee:	4641      	mov	r1, r8
 8009ef0:	f002 fe72 	bl	800cbd8 <_Bfree>
 8009ef4:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8009ef6:	9805      	ldr	r0, [sp, #20]
 8009ef8:	f002 fe6e 	bl	800cbd8 <_Bfree>
 8009efc:	9805      	ldr	r0, [sp, #20]
 8009efe:	4621      	mov	r1, r4
 8009f00:	f002 fe6a 	bl	800cbd8 <_Bfree>
 8009f04:	e5f5      	b.n	8009af2 <_strtod_l+0x72>
 8009f06:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009f08:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 8009f0c:	4293      	cmp	r3, r2
 8009f0e:	dbbc      	blt.n	8009e8a <_strtod_l+0x40a>
 8009f10:	4c3f      	ldr	r4, [pc, #252]	@ (800a010 <_strtod_l+0x590>)
 8009f12:	f1c5 050f 	rsb	r5, r5, #15
 8009f16:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 8009f1a:	4652      	mov	r2, sl
 8009f1c:	465b      	mov	r3, fp
 8009f1e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009f22:	f7f6 fb89 	bl	8000638 <__aeabi_dmul>
 8009f26:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009f28:	1b5d      	subs	r5, r3, r5
 8009f2a:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 8009f2e:	e9d4 2300 	ldrd	r2, r3, [r4]
 8009f32:	e78f      	b.n	8009e54 <_strtod_l+0x3d4>
 8009f34:	3316      	adds	r3, #22
 8009f36:	dba8      	blt.n	8009e8a <_strtod_l+0x40a>
 8009f38:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009f3a:	eba3 0808 	sub.w	r8, r3, r8
 8009f3e:	4b34      	ldr	r3, [pc, #208]	@ (800a010 <_strtod_l+0x590>)
 8009f40:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 8009f44:	e9d8 2300 	ldrd	r2, r3, [r8]
 8009f48:	4650      	mov	r0, sl
 8009f4a:	4659      	mov	r1, fp
 8009f4c:	f7f6 fc9e 	bl	800088c <__aeabi_ddiv>
 8009f50:	e782      	b.n	8009e58 <_strtod_l+0x3d8>
 8009f52:	2300      	movs	r3, #0
 8009f54:	4f2f      	ldr	r7, [pc, #188]	@ (800a014 <_strtod_l+0x594>)
 8009f56:	1124      	asrs	r4, r4, #4
 8009f58:	4650      	mov	r0, sl
 8009f5a:	4659      	mov	r1, fp
 8009f5c:	461e      	mov	r6, r3
 8009f5e:	2c01      	cmp	r4, #1
 8009f60:	dc21      	bgt.n	8009fa6 <_strtod_l+0x526>
 8009f62:	b10b      	cbz	r3, 8009f68 <_strtod_l+0x4e8>
 8009f64:	4682      	mov	sl, r0
 8009f66:	468b      	mov	fp, r1
 8009f68:	492a      	ldr	r1, [pc, #168]	@ (800a014 <_strtod_l+0x594>)
 8009f6a:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 8009f6e:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 8009f72:	4652      	mov	r2, sl
 8009f74:	465b      	mov	r3, fp
 8009f76:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009f7a:	f7f6 fb5d 	bl	8000638 <__aeabi_dmul>
 8009f7e:	4b26      	ldr	r3, [pc, #152]	@ (800a018 <_strtod_l+0x598>)
 8009f80:	460a      	mov	r2, r1
 8009f82:	400b      	ands	r3, r1
 8009f84:	4925      	ldr	r1, [pc, #148]	@ (800a01c <_strtod_l+0x59c>)
 8009f86:	428b      	cmp	r3, r1
 8009f88:	4682      	mov	sl, r0
 8009f8a:	d898      	bhi.n	8009ebe <_strtod_l+0x43e>
 8009f8c:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 8009f90:	428b      	cmp	r3, r1
 8009f92:	bf86      	itte	hi
 8009f94:	f8df b088 	ldrhi.w	fp, [pc, #136]	@ 800a020 <_strtod_l+0x5a0>
 8009f98:	f04f 3aff 	movhi.w	sl, #4294967295
 8009f9c:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 8009fa0:	2300      	movs	r3, #0
 8009fa2:	9308      	str	r3, [sp, #32]
 8009fa4:	e076      	b.n	800a094 <_strtod_l+0x614>
 8009fa6:	07e2      	lsls	r2, r4, #31
 8009fa8:	d504      	bpl.n	8009fb4 <_strtod_l+0x534>
 8009faa:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009fae:	f7f6 fb43 	bl	8000638 <__aeabi_dmul>
 8009fb2:	2301      	movs	r3, #1
 8009fb4:	3601      	adds	r6, #1
 8009fb6:	1064      	asrs	r4, r4, #1
 8009fb8:	3708      	adds	r7, #8
 8009fba:	e7d0      	b.n	8009f5e <_strtod_l+0x4de>
 8009fbc:	d0f0      	beq.n	8009fa0 <_strtod_l+0x520>
 8009fbe:	4264      	negs	r4, r4
 8009fc0:	f014 020f 	ands.w	r2, r4, #15
 8009fc4:	d00a      	beq.n	8009fdc <_strtod_l+0x55c>
 8009fc6:	4b12      	ldr	r3, [pc, #72]	@ (800a010 <_strtod_l+0x590>)
 8009fc8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009fcc:	4650      	mov	r0, sl
 8009fce:	4659      	mov	r1, fp
 8009fd0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009fd4:	f7f6 fc5a 	bl	800088c <__aeabi_ddiv>
 8009fd8:	4682      	mov	sl, r0
 8009fda:	468b      	mov	fp, r1
 8009fdc:	1124      	asrs	r4, r4, #4
 8009fde:	d0df      	beq.n	8009fa0 <_strtod_l+0x520>
 8009fe0:	2c1f      	cmp	r4, #31
 8009fe2:	dd1f      	ble.n	800a024 <_strtod_l+0x5a4>
 8009fe4:	2400      	movs	r4, #0
 8009fe6:	46a0      	mov	r8, r4
 8009fe8:	940b      	str	r4, [sp, #44]	@ 0x2c
 8009fea:	46a1      	mov	r9, r4
 8009fec:	9a05      	ldr	r2, [sp, #20]
 8009fee:	2322      	movs	r3, #34	@ 0x22
 8009ff0:	f04f 0a00 	mov.w	sl, #0
 8009ff4:	f04f 0b00 	mov.w	fp, #0
 8009ff8:	6013      	str	r3, [r2, #0]
 8009ffa:	e76b      	b.n	8009ed4 <_strtod_l+0x454>
 8009ffc:	0800f747 	.word	0x0800f747
 800a000:	0800f964 	.word	0x0800f964
 800a004:	0800f73f 	.word	0x0800f73f
 800a008:	0800f826 	.word	0x0800f826
 800a00c:	0800f822 	.word	0x0800f822
 800a010:	0800f9f0 	.word	0x0800f9f0
 800a014:	0800f9c8 	.word	0x0800f9c8
 800a018:	7ff00000 	.word	0x7ff00000
 800a01c:	7ca00000 	.word	0x7ca00000
 800a020:	7fefffff 	.word	0x7fefffff
 800a024:	f014 0310 	ands.w	r3, r4, #16
 800a028:	bf18      	it	ne
 800a02a:	236a      	movne	r3, #106	@ 0x6a
 800a02c:	4ea9      	ldr	r6, [pc, #676]	@ (800a2d4 <_strtod_l+0x854>)
 800a02e:	9308      	str	r3, [sp, #32]
 800a030:	4650      	mov	r0, sl
 800a032:	4659      	mov	r1, fp
 800a034:	2300      	movs	r3, #0
 800a036:	07e7      	lsls	r7, r4, #31
 800a038:	d504      	bpl.n	800a044 <_strtod_l+0x5c4>
 800a03a:	e9d6 2300 	ldrd	r2, r3, [r6]
 800a03e:	f7f6 fafb 	bl	8000638 <__aeabi_dmul>
 800a042:	2301      	movs	r3, #1
 800a044:	1064      	asrs	r4, r4, #1
 800a046:	f106 0608 	add.w	r6, r6, #8
 800a04a:	d1f4      	bne.n	800a036 <_strtod_l+0x5b6>
 800a04c:	b10b      	cbz	r3, 800a052 <_strtod_l+0x5d2>
 800a04e:	4682      	mov	sl, r0
 800a050:	468b      	mov	fp, r1
 800a052:	9b08      	ldr	r3, [sp, #32]
 800a054:	b1b3      	cbz	r3, 800a084 <_strtod_l+0x604>
 800a056:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800a05a:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 800a05e:	2b00      	cmp	r3, #0
 800a060:	4659      	mov	r1, fp
 800a062:	dd0f      	ble.n	800a084 <_strtod_l+0x604>
 800a064:	2b1f      	cmp	r3, #31
 800a066:	dd56      	ble.n	800a116 <_strtod_l+0x696>
 800a068:	2b34      	cmp	r3, #52	@ 0x34
 800a06a:	bfde      	ittt	le
 800a06c:	f04f 33ff 	movle.w	r3, #4294967295
 800a070:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 800a074:	4093      	lslle	r3, r2
 800a076:	f04f 0a00 	mov.w	sl, #0
 800a07a:	bfcc      	ite	gt
 800a07c:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 800a080:	ea03 0b01 	andle.w	fp, r3, r1
 800a084:	2200      	movs	r2, #0
 800a086:	2300      	movs	r3, #0
 800a088:	4650      	mov	r0, sl
 800a08a:	4659      	mov	r1, fp
 800a08c:	f7f6 fd3c 	bl	8000b08 <__aeabi_dcmpeq>
 800a090:	2800      	cmp	r0, #0
 800a092:	d1a7      	bne.n	8009fe4 <_strtod_l+0x564>
 800a094:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a096:	9300      	str	r3, [sp, #0]
 800a098:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800a09a:	9805      	ldr	r0, [sp, #20]
 800a09c:	462b      	mov	r3, r5
 800a09e:	464a      	mov	r2, r9
 800a0a0:	f002 fe02 	bl	800cca8 <__s2b>
 800a0a4:	900b      	str	r0, [sp, #44]	@ 0x2c
 800a0a6:	2800      	cmp	r0, #0
 800a0a8:	f43f af09 	beq.w	8009ebe <_strtod_l+0x43e>
 800a0ac:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a0ae:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a0b0:	2a00      	cmp	r2, #0
 800a0b2:	eba3 0308 	sub.w	r3, r3, r8
 800a0b6:	bfa8      	it	ge
 800a0b8:	2300      	movge	r3, #0
 800a0ba:	9312      	str	r3, [sp, #72]	@ 0x48
 800a0bc:	2400      	movs	r4, #0
 800a0be:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800a0c2:	9316      	str	r3, [sp, #88]	@ 0x58
 800a0c4:	46a0      	mov	r8, r4
 800a0c6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a0c8:	9805      	ldr	r0, [sp, #20]
 800a0ca:	6859      	ldr	r1, [r3, #4]
 800a0cc:	f002 fd44 	bl	800cb58 <_Balloc>
 800a0d0:	4681      	mov	r9, r0
 800a0d2:	2800      	cmp	r0, #0
 800a0d4:	f43f aef7 	beq.w	8009ec6 <_strtod_l+0x446>
 800a0d8:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a0da:	691a      	ldr	r2, [r3, #16]
 800a0dc:	3202      	adds	r2, #2
 800a0de:	f103 010c 	add.w	r1, r3, #12
 800a0e2:	0092      	lsls	r2, r2, #2
 800a0e4:	300c      	adds	r0, #12
 800a0e6:	f001 fa5a 	bl	800b59e <memcpy>
 800a0ea:	ec4b ab10 	vmov	d0, sl, fp
 800a0ee:	9805      	ldr	r0, [sp, #20]
 800a0f0:	aa1c      	add	r2, sp, #112	@ 0x70
 800a0f2:	a91b      	add	r1, sp, #108	@ 0x6c
 800a0f4:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 800a0f8:	f003 f90a 	bl	800d310 <__d2b>
 800a0fc:	901a      	str	r0, [sp, #104]	@ 0x68
 800a0fe:	2800      	cmp	r0, #0
 800a100:	f43f aee1 	beq.w	8009ec6 <_strtod_l+0x446>
 800a104:	9805      	ldr	r0, [sp, #20]
 800a106:	2101      	movs	r1, #1
 800a108:	f002 fe64 	bl	800cdd4 <__i2b>
 800a10c:	4680      	mov	r8, r0
 800a10e:	b948      	cbnz	r0, 800a124 <_strtod_l+0x6a4>
 800a110:	f04f 0800 	mov.w	r8, #0
 800a114:	e6d7      	b.n	8009ec6 <_strtod_l+0x446>
 800a116:	f04f 32ff 	mov.w	r2, #4294967295
 800a11a:	fa02 f303 	lsl.w	r3, r2, r3
 800a11e:	ea03 0a0a 	and.w	sl, r3, sl
 800a122:	e7af      	b.n	800a084 <_strtod_l+0x604>
 800a124:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 800a126:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 800a128:	2d00      	cmp	r5, #0
 800a12a:	bfab      	itete	ge
 800a12c:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 800a12e:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 800a130:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 800a132:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 800a134:	bfac      	ite	ge
 800a136:	18ef      	addge	r7, r5, r3
 800a138:	1b5e      	sublt	r6, r3, r5
 800a13a:	9b08      	ldr	r3, [sp, #32]
 800a13c:	1aed      	subs	r5, r5, r3
 800a13e:	4415      	add	r5, r2
 800a140:	4b65      	ldr	r3, [pc, #404]	@ (800a2d8 <_strtod_l+0x858>)
 800a142:	3d01      	subs	r5, #1
 800a144:	429d      	cmp	r5, r3
 800a146:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 800a14a:	da50      	bge.n	800a1ee <_strtod_l+0x76e>
 800a14c:	1b5b      	subs	r3, r3, r5
 800a14e:	2b1f      	cmp	r3, #31
 800a150:	eba2 0203 	sub.w	r2, r2, r3
 800a154:	f04f 0101 	mov.w	r1, #1
 800a158:	dc3d      	bgt.n	800a1d6 <_strtod_l+0x756>
 800a15a:	fa01 f303 	lsl.w	r3, r1, r3
 800a15e:	9313      	str	r3, [sp, #76]	@ 0x4c
 800a160:	2300      	movs	r3, #0
 800a162:	9310      	str	r3, [sp, #64]	@ 0x40
 800a164:	18bd      	adds	r5, r7, r2
 800a166:	9b08      	ldr	r3, [sp, #32]
 800a168:	42af      	cmp	r7, r5
 800a16a:	4416      	add	r6, r2
 800a16c:	441e      	add	r6, r3
 800a16e:	463b      	mov	r3, r7
 800a170:	bfa8      	it	ge
 800a172:	462b      	movge	r3, r5
 800a174:	42b3      	cmp	r3, r6
 800a176:	bfa8      	it	ge
 800a178:	4633      	movge	r3, r6
 800a17a:	2b00      	cmp	r3, #0
 800a17c:	bfc2      	ittt	gt
 800a17e:	1aed      	subgt	r5, r5, r3
 800a180:	1af6      	subgt	r6, r6, r3
 800a182:	1aff      	subgt	r7, r7, r3
 800a184:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800a186:	2b00      	cmp	r3, #0
 800a188:	dd16      	ble.n	800a1b8 <_strtod_l+0x738>
 800a18a:	4641      	mov	r1, r8
 800a18c:	9805      	ldr	r0, [sp, #20]
 800a18e:	461a      	mov	r2, r3
 800a190:	f002 fed8 	bl	800cf44 <__pow5mult>
 800a194:	4680      	mov	r8, r0
 800a196:	2800      	cmp	r0, #0
 800a198:	d0ba      	beq.n	800a110 <_strtod_l+0x690>
 800a19a:	4601      	mov	r1, r0
 800a19c:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800a19e:	9805      	ldr	r0, [sp, #20]
 800a1a0:	f002 fe2e 	bl	800ce00 <__multiply>
 800a1a4:	900a      	str	r0, [sp, #40]	@ 0x28
 800a1a6:	2800      	cmp	r0, #0
 800a1a8:	f43f ae8d 	beq.w	8009ec6 <_strtod_l+0x446>
 800a1ac:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800a1ae:	9805      	ldr	r0, [sp, #20]
 800a1b0:	f002 fd12 	bl	800cbd8 <_Bfree>
 800a1b4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a1b6:	931a      	str	r3, [sp, #104]	@ 0x68
 800a1b8:	2d00      	cmp	r5, #0
 800a1ba:	dc1d      	bgt.n	800a1f8 <_strtod_l+0x778>
 800a1bc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a1be:	2b00      	cmp	r3, #0
 800a1c0:	dd23      	ble.n	800a20a <_strtod_l+0x78a>
 800a1c2:	4649      	mov	r1, r9
 800a1c4:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 800a1c6:	9805      	ldr	r0, [sp, #20]
 800a1c8:	f002 febc 	bl	800cf44 <__pow5mult>
 800a1cc:	4681      	mov	r9, r0
 800a1ce:	b9e0      	cbnz	r0, 800a20a <_strtod_l+0x78a>
 800a1d0:	f04f 0900 	mov.w	r9, #0
 800a1d4:	e677      	b.n	8009ec6 <_strtod_l+0x446>
 800a1d6:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 800a1da:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 800a1de:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 800a1e2:	35e2      	adds	r5, #226	@ 0xe2
 800a1e4:	fa01 f305 	lsl.w	r3, r1, r5
 800a1e8:	9310      	str	r3, [sp, #64]	@ 0x40
 800a1ea:	9113      	str	r1, [sp, #76]	@ 0x4c
 800a1ec:	e7ba      	b.n	800a164 <_strtod_l+0x6e4>
 800a1ee:	2300      	movs	r3, #0
 800a1f0:	9310      	str	r3, [sp, #64]	@ 0x40
 800a1f2:	2301      	movs	r3, #1
 800a1f4:	9313      	str	r3, [sp, #76]	@ 0x4c
 800a1f6:	e7b5      	b.n	800a164 <_strtod_l+0x6e4>
 800a1f8:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800a1fa:	9805      	ldr	r0, [sp, #20]
 800a1fc:	462a      	mov	r2, r5
 800a1fe:	f002 fefb 	bl	800cff8 <__lshift>
 800a202:	901a      	str	r0, [sp, #104]	@ 0x68
 800a204:	2800      	cmp	r0, #0
 800a206:	d1d9      	bne.n	800a1bc <_strtod_l+0x73c>
 800a208:	e65d      	b.n	8009ec6 <_strtod_l+0x446>
 800a20a:	2e00      	cmp	r6, #0
 800a20c:	dd07      	ble.n	800a21e <_strtod_l+0x79e>
 800a20e:	4649      	mov	r1, r9
 800a210:	9805      	ldr	r0, [sp, #20]
 800a212:	4632      	mov	r2, r6
 800a214:	f002 fef0 	bl	800cff8 <__lshift>
 800a218:	4681      	mov	r9, r0
 800a21a:	2800      	cmp	r0, #0
 800a21c:	d0d8      	beq.n	800a1d0 <_strtod_l+0x750>
 800a21e:	2f00      	cmp	r7, #0
 800a220:	dd08      	ble.n	800a234 <_strtod_l+0x7b4>
 800a222:	4641      	mov	r1, r8
 800a224:	9805      	ldr	r0, [sp, #20]
 800a226:	463a      	mov	r2, r7
 800a228:	f002 fee6 	bl	800cff8 <__lshift>
 800a22c:	4680      	mov	r8, r0
 800a22e:	2800      	cmp	r0, #0
 800a230:	f43f ae49 	beq.w	8009ec6 <_strtod_l+0x446>
 800a234:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800a236:	9805      	ldr	r0, [sp, #20]
 800a238:	464a      	mov	r2, r9
 800a23a:	f002 ff65 	bl	800d108 <__mdiff>
 800a23e:	4604      	mov	r4, r0
 800a240:	2800      	cmp	r0, #0
 800a242:	f43f ae40 	beq.w	8009ec6 <_strtod_l+0x446>
 800a246:	68c3      	ldr	r3, [r0, #12]
 800a248:	930f      	str	r3, [sp, #60]	@ 0x3c
 800a24a:	2300      	movs	r3, #0
 800a24c:	60c3      	str	r3, [r0, #12]
 800a24e:	4641      	mov	r1, r8
 800a250:	f002 ff3e 	bl	800d0d0 <__mcmp>
 800a254:	2800      	cmp	r0, #0
 800a256:	da45      	bge.n	800a2e4 <_strtod_l+0x864>
 800a258:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a25a:	ea53 030a 	orrs.w	r3, r3, sl
 800a25e:	d16b      	bne.n	800a338 <_strtod_l+0x8b8>
 800a260:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800a264:	2b00      	cmp	r3, #0
 800a266:	d167      	bne.n	800a338 <_strtod_l+0x8b8>
 800a268:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800a26c:	0d1b      	lsrs	r3, r3, #20
 800a26e:	051b      	lsls	r3, r3, #20
 800a270:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800a274:	d960      	bls.n	800a338 <_strtod_l+0x8b8>
 800a276:	6963      	ldr	r3, [r4, #20]
 800a278:	b913      	cbnz	r3, 800a280 <_strtod_l+0x800>
 800a27a:	6923      	ldr	r3, [r4, #16]
 800a27c:	2b01      	cmp	r3, #1
 800a27e:	dd5b      	ble.n	800a338 <_strtod_l+0x8b8>
 800a280:	4621      	mov	r1, r4
 800a282:	2201      	movs	r2, #1
 800a284:	9805      	ldr	r0, [sp, #20]
 800a286:	f002 feb7 	bl	800cff8 <__lshift>
 800a28a:	4641      	mov	r1, r8
 800a28c:	4604      	mov	r4, r0
 800a28e:	f002 ff1f 	bl	800d0d0 <__mcmp>
 800a292:	2800      	cmp	r0, #0
 800a294:	dd50      	ble.n	800a338 <_strtod_l+0x8b8>
 800a296:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800a29a:	9a08      	ldr	r2, [sp, #32]
 800a29c:	0d1b      	lsrs	r3, r3, #20
 800a29e:	051b      	lsls	r3, r3, #20
 800a2a0:	2a00      	cmp	r2, #0
 800a2a2:	d06a      	beq.n	800a37a <_strtod_l+0x8fa>
 800a2a4:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800a2a8:	d867      	bhi.n	800a37a <_strtod_l+0x8fa>
 800a2aa:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 800a2ae:	f67f ae9d 	bls.w	8009fec <_strtod_l+0x56c>
 800a2b2:	4b0a      	ldr	r3, [pc, #40]	@ (800a2dc <_strtod_l+0x85c>)
 800a2b4:	4650      	mov	r0, sl
 800a2b6:	4659      	mov	r1, fp
 800a2b8:	2200      	movs	r2, #0
 800a2ba:	f7f6 f9bd 	bl	8000638 <__aeabi_dmul>
 800a2be:	4b08      	ldr	r3, [pc, #32]	@ (800a2e0 <_strtod_l+0x860>)
 800a2c0:	400b      	ands	r3, r1
 800a2c2:	4682      	mov	sl, r0
 800a2c4:	468b      	mov	fp, r1
 800a2c6:	2b00      	cmp	r3, #0
 800a2c8:	f47f ae08 	bne.w	8009edc <_strtod_l+0x45c>
 800a2cc:	9a05      	ldr	r2, [sp, #20]
 800a2ce:	2322      	movs	r3, #34	@ 0x22
 800a2d0:	6013      	str	r3, [r2, #0]
 800a2d2:	e603      	b.n	8009edc <_strtod_l+0x45c>
 800a2d4:	0800f990 	.word	0x0800f990
 800a2d8:	fffffc02 	.word	0xfffffc02
 800a2dc:	39500000 	.word	0x39500000
 800a2e0:	7ff00000 	.word	0x7ff00000
 800a2e4:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 800a2e8:	d165      	bne.n	800a3b6 <_strtod_l+0x936>
 800a2ea:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800a2ec:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800a2f0:	b35a      	cbz	r2, 800a34a <_strtod_l+0x8ca>
 800a2f2:	4a9f      	ldr	r2, [pc, #636]	@ (800a570 <_strtod_l+0xaf0>)
 800a2f4:	4293      	cmp	r3, r2
 800a2f6:	d12b      	bne.n	800a350 <_strtod_l+0x8d0>
 800a2f8:	9b08      	ldr	r3, [sp, #32]
 800a2fa:	4651      	mov	r1, sl
 800a2fc:	b303      	cbz	r3, 800a340 <_strtod_l+0x8c0>
 800a2fe:	4b9d      	ldr	r3, [pc, #628]	@ (800a574 <_strtod_l+0xaf4>)
 800a300:	465a      	mov	r2, fp
 800a302:	4013      	ands	r3, r2
 800a304:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 800a308:	f04f 32ff 	mov.w	r2, #4294967295
 800a30c:	d81b      	bhi.n	800a346 <_strtod_l+0x8c6>
 800a30e:	0d1b      	lsrs	r3, r3, #20
 800a310:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800a314:	fa02 f303 	lsl.w	r3, r2, r3
 800a318:	4299      	cmp	r1, r3
 800a31a:	d119      	bne.n	800a350 <_strtod_l+0x8d0>
 800a31c:	4b96      	ldr	r3, [pc, #600]	@ (800a578 <_strtod_l+0xaf8>)
 800a31e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800a320:	429a      	cmp	r2, r3
 800a322:	d102      	bne.n	800a32a <_strtod_l+0x8aa>
 800a324:	3101      	adds	r1, #1
 800a326:	f43f adce 	beq.w	8009ec6 <_strtod_l+0x446>
 800a32a:	4b92      	ldr	r3, [pc, #584]	@ (800a574 <_strtod_l+0xaf4>)
 800a32c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800a32e:	401a      	ands	r2, r3
 800a330:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 800a334:	f04f 0a00 	mov.w	sl, #0
 800a338:	9b08      	ldr	r3, [sp, #32]
 800a33a:	2b00      	cmp	r3, #0
 800a33c:	d1b9      	bne.n	800a2b2 <_strtod_l+0x832>
 800a33e:	e5cd      	b.n	8009edc <_strtod_l+0x45c>
 800a340:	f04f 33ff 	mov.w	r3, #4294967295
 800a344:	e7e8      	b.n	800a318 <_strtod_l+0x898>
 800a346:	4613      	mov	r3, r2
 800a348:	e7e6      	b.n	800a318 <_strtod_l+0x898>
 800a34a:	ea53 030a 	orrs.w	r3, r3, sl
 800a34e:	d0a2      	beq.n	800a296 <_strtod_l+0x816>
 800a350:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800a352:	b1db      	cbz	r3, 800a38c <_strtod_l+0x90c>
 800a354:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800a356:	4213      	tst	r3, r2
 800a358:	d0ee      	beq.n	800a338 <_strtod_l+0x8b8>
 800a35a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a35c:	9a08      	ldr	r2, [sp, #32]
 800a35e:	4650      	mov	r0, sl
 800a360:	4659      	mov	r1, fp
 800a362:	b1bb      	cbz	r3, 800a394 <_strtod_l+0x914>
 800a364:	f7ff fb6c 	bl	8009a40 <sulp>
 800a368:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800a36c:	ec53 2b10 	vmov	r2, r3, d0
 800a370:	f7f5 ffac 	bl	80002cc <__adddf3>
 800a374:	4682      	mov	sl, r0
 800a376:	468b      	mov	fp, r1
 800a378:	e7de      	b.n	800a338 <_strtod_l+0x8b8>
 800a37a:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 800a37e:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800a382:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800a386:	f04f 3aff 	mov.w	sl, #4294967295
 800a38a:	e7d5      	b.n	800a338 <_strtod_l+0x8b8>
 800a38c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800a38e:	ea13 0f0a 	tst.w	r3, sl
 800a392:	e7e1      	b.n	800a358 <_strtod_l+0x8d8>
 800a394:	f7ff fb54 	bl	8009a40 <sulp>
 800a398:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800a39c:	ec53 2b10 	vmov	r2, r3, d0
 800a3a0:	f7f5 ff92 	bl	80002c8 <__aeabi_dsub>
 800a3a4:	2200      	movs	r2, #0
 800a3a6:	2300      	movs	r3, #0
 800a3a8:	4682      	mov	sl, r0
 800a3aa:	468b      	mov	fp, r1
 800a3ac:	f7f6 fbac 	bl	8000b08 <__aeabi_dcmpeq>
 800a3b0:	2800      	cmp	r0, #0
 800a3b2:	d0c1      	beq.n	800a338 <_strtod_l+0x8b8>
 800a3b4:	e61a      	b.n	8009fec <_strtod_l+0x56c>
 800a3b6:	4641      	mov	r1, r8
 800a3b8:	4620      	mov	r0, r4
 800a3ba:	f003 f801 	bl	800d3c0 <__ratio>
 800a3be:	ec57 6b10 	vmov	r6, r7, d0
 800a3c2:	2200      	movs	r2, #0
 800a3c4:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800a3c8:	4630      	mov	r0, r6
 800a3ca:	4639      	mov	r1, r7
 800a3cc:	f7f6 fbb0 	bl	8000b30 <__aeabi_dcmple>
 800a3d0:	2800      	cmp	r0, #0
 800a3d2:	d06f      	beq.n	800a4b4 <_strtod_l+0xa34>
 800a3d4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a3d6:	2b00      	cmp	r3, #0
 800a3d8:	d17a      	bne.n	800a4d0 <_strtod_l+0xa50>
 800a3da:	f1ba 0f00 	cmp.w	sl, #0
 800a3de:	d158      	bne.n	800a492 <_strtod_l+0xa12>
 800a3e0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a3e2:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800a3e6:	2b00      	cmp	r3, #0
 800a3e8:	d15a      	bne.n	800a4a0 <_strtod_l+0xa20>
 800a3ea:	4b64      	ldr	r3, [pc, #400]	@ (800a57c <_strtod_l+0xafc>)
 800a3ec:	2200      	movs	r2, #0
 800a3ee:	4630      	mov	r0, r6
 800a3f0:	4639      	mov	r1, r7
 800a3f2:	f7f6 fb93 	bl	8000b1c <__aeabi_dcmplt>
 800a3f6:	2800      	cmp	r0, #0
 800a3f8:	d159      	bne.n	800a4ae <_strtod_l+0xa2e>
 800a3fa:	4630      	mov	r0, r6
 800a3fc:	4639      	mov	r1, r7
 800a3fe:	4b60      	ldr	r3, [pc, #384]	@ (800a580 <_strtod_l+0xb00>)
 800a400:	2200      	movs	r2, #0
 800a402:	f7f6 f919 	bl	8000638 <__aeabi_dmul>
 800a406:	4606      	mov	r6, r0
 800a408:	460f      	mov	r7, r1
 800a40a:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 800a40e:	9606      	str	r6, [sp, #24]
 800a410:	9307      	str	r3, [sp, #28]
 800a412:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800a416:	4d57      	ldr	r5, [pc, #348]	@ (800a574 <_strtod_l+0xaf4>)
 800a418:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800a41c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a41e:	401d      	ands	r5, r3
 800a420:	4b58      	ldr	r3, [pc, #352]	@ (800a584 <_strtod_l+0xb04>)
 800a422:	429d      	cmp	r5, r3
 800a424:	f040 80b2 	bne.w	800a58c <_strtod_l+0xb0c>
 800a428:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a42a:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 800a42e:	ec4b ab10 	vmov	d0, sl, fp
 800a432:	f002 fefd 	bl	800d230 <__ulp>
 800a436:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800a43a:	ec51 0b10 	vmov	r0, r1, d0
 800a43e:	f7f6 f8fb 	bl	8000638 <__aeabi_dmul>
 800a442:	4652      	mov	r2, sl
 800a444:	465b      	mov	r3, fp
 800a446:	f7f5 ff41 	bl	80002cc <__adddf3>
 800a44a:	460b      	mov	r3, r1
 800a44c:	4949      	ldr	r1, [pc, #292]	@ (800a574 <_strtod_l+0xaf4>)
 800a44e:	4a4e      	ldr	r2, [pc, #312]	@ (800a588 <_strtod_l+0xb08>)
 800a450:	4019      	ands	r1, r3
 800a452:	4291      	cmp	r1, r2
 800a454:	4682      	mov	sl, r0
 800a456:	d942      	bls.n	800a4de <_strtod_l+0xa5e>
 800a458:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800a45a:	4b47      	ldr	r3, [pc, #284]	@ (800a578 <_strtod_l+0xaf8>)
 800a45c:	429a      	cmp	r2, r3
 800a45e:	d103      	bne.n	800a468 <_strtod_l+0x9e8>
 800a460:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800a462:	3301      	adds	r3, #1
 800a464:	f43f ad2f 	beq.w	8009ec6 <_strtod_l+0x446>
 800a468:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 800a578 <_strtod_l+0xaf8>
 800a46c:	f04f 3aff 	mov.w	sl, #4294967295
 800a470:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800a472:	9805      	ldr	r0, [sp, #20]
 800a474:	f002 fbb0 	bl	800cbd8 <_Bfree>
 800a478:	9805      	ldr	r0, [sp, #20]
 800a47a:	4649      	mov	r1, r9
 800a47c:	f002 fbac 	bl	800cbd8 <_Bfree>
 800a480:	9805      	ldr	r0, [sp, #20]
 800a482:	4641      	mov	r1, r8
 800a484:	f002 fba8 	bl	800cbd8 <_Bfree>
 800a488:	9805      	ldr	r0, [sp, #20]
 800a48a:	4621      	mov	r1, r4
 800a48c:	f002 fba4 	bl	800cbd8 <_Bfree>
 800a490:	e619      	b.n	800a0c6 <_strtod_l+0x646>
 800a492:	f1ba 0f01 	cmp.w	sl, #1
 800a496:	d103      	bne.n	800a4a0 <_strtod_l+0xa20>
 800a498:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a49a:	2b00      	cmp	r3, #0
 800a49c:	f43f ada6 	beq.w	8009fec <_strtod_l+0x56c>
 800a4a0:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 800a550 <_strtod_l+0xad0>
 800a4a4:	4f35      	ldr	r7, [pc, #212]	@ (800a57c <_strtod_l+0xafc>)
 800a4a6:	ed8d 7b06 	vstr	d7, [sp, #24]
 800a4aa:	2600      	movs	r6, #0
 800a4ac:	e7b1      	b.n	800a412 <_strtod_l+0x992>
 800a4ae:	4f34      	ldr	r7, [pc, #208]	@ (800a580 <_strtod_l+0xb00>)
 800a4b0:	2600      	movs	r6, #0
 800a4b2:	e7aa      	b.n	800a40a <_strtod_l+0x98a>
 800a4b4:	4b32      	ldr	r3, [pc, #200]	@ (800a580 <_strtod_l+0xb00>)
 800a4b6:	4630      	mov	r0, r6
 800a4b8:	4639      	mov	r1, r7
 800a4ba:	2200      	movs	r2, #0
 800a4bc:	f7f6 f8bc 	bl	8000638 <__aeabi_dmul>
 800a4c0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a4c2:	4606      	mov	r6, r0
 800a4c4:	460f      	mov	r7, r1
 800a4c6:	2b00      	cmp	r3, #0
 800a4c8:	d09f      	beq.n	800a40a <_strtod_l+0x98a>
 800a4ca:	e9cd 6706 	strd	r6, r7, [sp, #24]
 800a4ce:	e7a0      	b.n	800a412 <_strtod_l+0x992>
 800a4d0:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 800a558 <_strtod_l+0xad8>
 800a4d4:	ed8d 7b06 	vstr	d7, [sp, #24]
 800a4d8:	ec57 6b17 	vmov	r6, r7, d7
 800a4dc:	e799      	b.n	800a412 <_strtod_l+0x992>
 800a4de:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 800a4e2:	9b08      	ldr	r3, [sp, #32]
 800a4e4:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 800a4e8:	2b00      	cmp	r3, #0
 800a4ea:	d1c1      	bne.n	800a470 <_strtod_l+0x9f0>
 800a4ec:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800a4f0:	0d1b      	lsrs	r3, r3, #20
 800a4f2:	051b      	lsls	r3, r3, #20
 800a4f4:	429d      	cmp	r5, r3
 800a4f6:	d1bb      	bne.n	800a470 <_strtod_l+0x9f0>
 800a4f8:	4630      	mov	r0, r6
 800a4fa:	4639      	mov	r1, r7
 800a4fc:	f7f6 fbfc 	bl	8000cf8 <__aeabi_d2lz>
 800a500:	f7f6 f86c 	bl	80005dc <__aeabi_l2d>
 800a504:	4602      	mov	r2, r0
 800a506:	460b      	mov	r3, r1
 800a508:	4630      	mov	r0, r6
 800a50a:	4639      	mov	r1, r7
 800a50c:	f7f5 fedc 	bl	80002c8 <__aeabi_dsub>
 800a510:	460b      	mov	r3, r1
 800a512:	4602      	mov	r2, r0
 800a514:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 800a518:	f3cb 0613 	ubfx	r6, fp, #0, #20
 800a51c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a51e:	ea46 060a 	orr.w	r6, r6, sl
 800a522:	431e      	orrs	r6, r3
 800a524:	d06f      	beq.n	800a606 <_strtod_l+0xb86>
 800a526:	a30e      	add	r3, pc, #56	@ (adr r3, 800a560 <_strtod_l+0xae0>)
 800a528:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a52c:	f7f6 faf6 	bl	8000b1c <__aeabi_dcmplt>
 800a530:	2800      	cmp	r0, #0
 800a532:	f47f acd3 	bne.w	8009edc <_strtod_l+0x45c>
 800a536:	a30c      	add	r3, pc, #48	@ (adr r3, 800a568 <_strtod_l+0xae8>)
 800a538:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a53c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800a540:	f7f6 fb0a 	bl	8000b58 <__aeabi_dcmpgt>
 800a544:	2800      	cmp	r0, #0
 800a546:	d093      	beq.n	800a470 <_strtod_l+0x9f0>
 800a548:	e4c8      	b.n	8009edc <_strtod_l+0x45c>
 800a54a:	bf00      	nop
 800a54c:	f3af 8000 	nop.w
 800a550:	00000000 	.word	0x00000000
 800a554:	bff00000 	.word	0xbff00000
 800a558:	00000000 	.word	0x00000000
 800a55c:	3ff00000 	.word	0x3ff00000
 800a560:	94a03595 	.word	0x94a03595
 800a564:	3fdfffff 	.word	0x3fdfffff
 800a568:	35afe535 	.word	0x35afe535
 800a56c:	3fe00000 	.word	0x3fe00000
 800a570:	000fffff 	.word	0x000fffff
 800a574:	7ff00000 	.word	0x7ff00000
 800a578:	7fefffff 	.word	0x7fefffff
 800a57c:	3ff00000 	.word	0x3ff00000
 800a580:	3fe00000 	.word	0x3fe00000
 800a584:	7fe00000 	.word	0x7fe00000
 800a588:	7c9fffff 	.word	0x7c9fffff
 800a58c:	9b08      	ldr	r3, [sp, #32]
 800a58e:	b323      	cbz	r3, 800a5da <_strtod_l+0xb5a>
 800a590:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 800a594:	d821      	bhi.n	800a5da <_strtod_l+0xb5a>
 800a596:	a328      	add	r3, pc, #160	@ (adr r3, 800a638 <_strtod_l+0xbb8>)
 800a598:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a59c:	4630      	mov	r0, r6
 800a59e:	4639      	mov	r1, r7
 800a5a0:	f7f6 fac6 	bl	8000b30 <__aeabi_dcmple>
 800a5a4:	b1a0      	cbz	r0, 800a5d0 <_strtod_l+0xb50>
 800a5a6:	4639      	mov	r1, r7
 800a5a8:	4630      	mov	r0, r6
 800a5aa:	f7f6 fb1d 	bl	8000be8 <__aeabi_d2uiz>
 800a5ae:	2801      	cmp	r0, #1
 800a5b0:	bf38      	it	cc
 800a5b2:	2001      	movcc	r0, #1
 800a5b4:	f7f5 ffc6 	bl	8000544 <__aeabi_ui2d>
 800a5b8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a5ba:	4606      	mov	r6, r0
 800a5bc:	460f      	mov	r7, r1
 800a5be:	b9fb      	cbnz	r3, 800a600 <_strtod_l+0xb80>
 800a5c0:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800a5c4:	9014      	str	r0, [sp, #80]	@ 0x50
 800a5c6:	9315      	str	r3, [sp, #84]	@ 0x54
 800a5c8:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 800a5cc:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800a5d0:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800a5d2:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 800a5d6:	1b5b      	subs	r3, r3, r5
 800a5d8:	9311      	str	r3, [sp, #68]	@ 0x44
 800a5da:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800a5de:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 800a5e2:	f002 fe25 	bl	800d230 <__ulp>
 800a5e6:	4650      	mov	r0, sl
 800a5e8:	ec53 2b10 	vmov	r2, r3, d0
 800a5ec:	4659      	mov	r1, fp
 800a5ee:	f7f6 f823 	bl	8000638 <__aeabi_dmul>
 800a5f2:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800a5f6:	f7f5 fe69 	bl	80002cc <__adddf3>
 800a5fa:	4682      	mov	sl, r0
 800a5fc:	468b      	mov	fp, r1
 800a5fe:	e770      	b.n	800a4e2 <_strtod_l+0xa62>
 800a600:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 800a604:	e7e0      	b.n	800a5c8 <_strtod_l+0xb48>
 800a606:	a30e      	add	r3, pc, #56	@ (adr r3, 800a640 <_strtod_l+0xbc0>)
 800a608:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a60c:	f7f6 fa86 	bl	8000b1c <__aeabi_dcmplt>
 800a610:	e798      	b.n	800a544 <_strtod_l+0xac4>
 800a612:	2300      	movs	r3, #0
 800a614:	930e      	str	r3, [sp, #56]	@ 0x38
 800a616:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 800a618:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800a61a:	6013      	str	r3, [r2, #0]
 800a61c:	f7ff ba6d 	b.w	8009afa <_strtod_l+0x7a>
 800a620:	2a65      	cmp	r2, #101	@ 0x65
 800a622:	f43f ab68 	beq.w	8009cf6 <_strtod_l+0x276>
 800a626:	2a45      	cmp	r2, #69	@ 0x45
 800a628:	f43f ab65 	beq.w	8009cf6 <_strtod_l+0x276>
 800a62c:	2301      	movs	r3, #1
 800a62e:	f7ff bba0 	b.w	8009d72 <_strtod_l+0x2f2>
 800a632:	bf00      	nop
 800a634:	f3af 8000 	nop.w
 800a638:	ffc00000 	.word	0xffc00000
 800a63c:	41dfffff 	.word	0x41dfffff
 800a640:	94a03595 	.word	0x94a03595
 800a644:	3fcfffff 	.word	0x3fcfffff

0800a648 <strtod>:
 800a648:	460a      	mov	r2, r1
 800a64a:	4601      	mov	r1, r0
 800a64c:	4802      	ldr	r0, [pc, #8]	@ (800a658 <strtod+0x10>)
 800a64e:	4b03      	ldr	r3, [pc, #12]	@ (800a65c <strtod+0x14>)
 800a650:	6800      	ldr	r0, [r0, #0]
 800a652:	f7ff ba15 	b.w	8009a80 <_strtod_l>
 800a656:	bf00      	nop
 800a658:	2000019c 	.word	0x2000019c
 800a65c:	20000030 	.word	0x20000030

0800a660 <__cvt>:
 800a660:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800a664:	ec57 6b10 	vmov	r6, r7, d0
 800a668:	2f00      	cmp	r7, #0
 800a66a:	460c      	mov	r4, r1
 800a66c:	4619      	mov	r1, r3
 800a66e:	463b      	mov	r3, r7
 800a670:	bfbb      	ittet	lt
 800a672:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800a676:	461f      	movlt	r7, r3
 800a678:	2300      	movge	r3, #0
 800a67a:	232d      	movlt	r3, #45	@ 0x2d
 800a67c:	700b      	strb	r3, [r1, #0]
 800a67e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800a680:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800a684:	4691      	mov	r9, r2
 800a686:	f023 0820 	bic.w	r8, r3, #32
 800a68a:	bfbc      	itt	lt
 800a68c:	4632      	movlt	r2, r6
 800a68e:	4616      	movlt	r6, r2
 800a690:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800a694:	d005      	beq.n	800a6a2 <__cvt+0x42>
 800a696:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800a69a:	d100      	bne.n	800a69e <__cvt+0x3e>
 800a69c:	3401      	adds	r4, #1
 800a69e:	2102      	movs	r1, #2
 800a6a0:	e000      	b.n	800a6a4 <__cvt+0x44>
 800a6a2:	2103      	movs	r1, #3
 800a6a4:	ab03      	add	r3, sp, #12
 800a6a6:	9301      	str	r3, [sp, #4]
 800a6a8:	ab02      	add	r3, sp, #8
 800a6aa:	9300      	str	r3, [sp, #0]
 800a6ac:	ec47 6b10 	vmov	d0, r6, r7
 800a6b0:	4653      	mov	r3, sl
 800a6b2:	4622      	mov	r2, r4
 800a6b4:	f001 f834 	bl	800b720 <_dtoa_r>
 800a6b8:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800a6bc:	4605      	mov	r5, r0
 800a6be:	d119      	bne.n	800a6f4 <__cvt+0x94>
 800a6c0:	f019 0f01 	tst.w	r9, #1
 800a6c4:	d00e      	beq.n	800a6e4 <__cvt+0x84>
 800a6c6:	eb00 0904 	add.w	r9, r0, r4
 800a6ca:	2200      	movs	r2, #0
 800a6cc:	2300      	movs	r3, #0
 800a6ce:	4630      	mov	r0, r6
 800a6d0:	4639      	mov	r1, r7
 800a6d2:	f7f6 fa19 	bl	8000b08 <__aeabi_dcmpeq>
 800a6d6:	b108      	cbz	r0, 800a6dc <__cvt+0x7c>
 800a6d8:	f8cd 900c 	str.w	r9, [sp, #12]
 800a6dc:	2230      	movs	r2, #48	@ 0x30
 800a6de:	9b03      	ldr	r3, [sp, #12]
 800a6e0:	454b      	cmp	r3, r9
 800a6e2:	d31e      	bcc.n	800a722 <__cvt+0xc2>
 800a6e4:	9b03      	ldr	r3, [sp, #12]
 800a6e6:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800a6e8:	1b5b      	subs	r3, r3, r5
 800a6ea:	4628      	mov	r0, r5
 800a6ec:	6013      	str	r3, [r2, #0]
 800a6ee:	b004      	add	sp, #16
 800a6f0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a6f4:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800a6f8:	eb00 0904 	add.w	r9, r0, r4
 800a6fc:	d1e5      	bne.n	800a6ca <__cvt+0x6a>
 800a6fe:	7803      	ldrb	r3, [r0, #0]
 800a700:	2b30      	cmp	r3, #48	@ 0x30
 800a702:	d10a      	bne.n	800a71a <__cvt+0xba>
 800a704:	2200      	movs	r2, #0
 800a706:	2300      	movs	r3, #0
 800a708:	4630      	mov	r0, r6
 800a70a:	4639      	mov	r1, r7
 800a70c:	f7f6 f9fc 	bl	8000b08 <__aeabi_dcmpeq>
 800a710:	b918      	cbnz	r0, 800a71a <__cvt+0xba>
 800a712:	f1c4 0401 	rsb	r4, r4, #1
 800a716:	f8ca 4000 	str.w	r4, [sl]
 800a71a:	f8da 3000 	ldr.w	r3, [sl]
 800a71e:	4499      	add	r9, r3
 800a720:	e7d3      	b.n	800a6ca <__cvt+0x6a>
 800a722:	1c59      	adds	r1, r3, #1
 800a724:	9103      	str	r1, [sp, #12]
 800a726:	701a      	strb	r2, [r3, #0]
 800a728:	e7d9      	b.n	800a6de <__cvt+0x7e>

0800a72a <__exponent>:
 800a72a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a72c:	2900      	cmp	r1, #0
 800a72e:	bfba      	itte	lt
 800a730:	4249      	neglt	r1, r1
 800a732:	232d      	movlt	r3, #45	@ 0x2d
 800a734:	232b      	movge	r3, #43	@ 0x2b
 800a736:	2909      	cmp	r1, #9
 800a738:	7002      	strb	r2, [r0, #0]
 800a73a:	7043      	strb	r3, [r0, #1]
 800a73c:	dd29      	ble.n	800a792 <__exponent+0x68>
 800a73e:	f10d 0307 	add.w	r3, sp, #7
 800a742:	461d      	mov	r5, r3
 800a744:	270a      	movs	r7, #10
 800a746:	461a      	mov	r2, r3
 800a748:	fbb1 f6f7 	udiv	r6, r1, r7
 800a74c:	fb07 1416 	mls	r4, r7, r6, r1
 800a750:	3430      	adds	r4, #48	@ 0x30
 800a752:	f802 4c01 	strb.w	r4, [r2, #-1]
 800a756:	460c      	mov	r4, r1
 800a758:	2c63      	cmp	r4, #99	@ 0x63
 800a75a:	f103 33ff 	add.w	r3, r3, #4294967295
 800a75e:	4631      	mov	r1, r6
 800a760:	dcf1      	bgt.n	800a746 <__exponent+0x1c>
 800a762:	3130      	adds	r1, #48	@ 0x30
 800a764:	1e94      	subs	r4, r2, #2
 800a766:	f803 1c01 	strb.w	r1, [r3, #-1]
 800a76a:	1c41      	adds	r1, r0, #1
 800a76c:	4623      	mov	r3, r4
 800a76e:	42ab      	cmp	r3, r5
 800a770:	d30a      	bcc.n	800a788 <__exponent+0x5e>
 800a772:	f10d 0309 	add.w	r3, sp, #9
 800a776:	1a9b      	subs	r3, r3, r2
 800a778:	42ac      	cmp	r4, r5
 800a77a:	bf88      	it	hi
 800a77c:	2300      	movhi	r3, #0
 800a77e:	3302      	adds	r3, #2
 800a780:	4403      	add	r3, r0
 800a782:	1a18      	subs	r0, r3, r0
 800a784:	b003      	add	sp, #12
 800a786:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a788:	f813 6b01 	ldrb.w	r6, [r3], #1
 800a78c:	f801 6f01 	strb.w	r6, [r1, #1]!
 800a790:	e7ed      	b.n	800a76e <__exponent+0x44>
 800a792:	2330      	movs	r3, #48	@ 0x30
 800a794:	3130      	adds	r1, #48	@ 0x30
 800a796:	7083      	strb	r3, [r0, #2]
 800a798:	70c1      	strb	r1, [r0, #3]
 800a79a:	1d03      	adds	r3, r0, #4
 800a79c:	e7f1      	b.n	800a782 <__exponent+0x58>
	...

0800a7a0 <_printf_float>:
 800a7a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a7a4:	b08d      	sub	sp, #52	@ 0x34
 800a7a6:	460c      	mov	r4, r1
 800a7a8:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800a7ac:	4616      	mov	r6, r2
 800a7ae:	461f      	mov	r7, r3
 800a7b0:	4605      	mov	r5, r0
 800a7b2:	f000 fe7d 	bl	800b4b0 <_localeconv_r>
 800a7b6:	6803      	ldr	r3, [r0, #0]
 800a7b8:	9304      	str	r3, [sp, #16]
 800a7ba:	4618      	mov	r0, r3
 800a7bc:	f7f5 fd78 	bl	80002b0 <strlen>
 800a7c0:	2300      	movs	r3, #0
 800a7c2:	930a      	str	r3, [sp, #40]	@ 0x28
 800a7c4:	f8d8 3000 	ldr.w	r3, [r8]
 800a7c8:	9005      	str	r0, [sp, #20]
 800a7ca:	3307      	adds	r3, #7
 800a7cc:	f023 0307 	bic.w	r3, r3, #7
 800a7d0:	f103 0208 	add.w	r2, r3, #8
 800a7d4:	f894 a018 	ldrb.w	sl, [r4, #24]
 800a7d8:	f8d4 b000 	ldr.w	fp, [r4]
 800a7dc:	f8c8 2000 	str.w	r2, [r8]
 800a7e0:	e9d3 8900 	ldrd	r8, r9, [r3]
 800a7e4:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800a7e8:	9307      	str	r3, [sp, #28]
 800a7ea:	f8cd 8018 	str.w	r8, [sp, #24]
 800a7ee:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800a7f2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800a7f6:	4b9c      	ldr	r3, [pc, #624]	@ (800aa68 <_printf_float+0x2c8>)
 800a7f8:	f04f 32ff 	mov.w	r2, #4294967295
 800a7fc:	f7f6 f9b6 	bl	8000b6c <__aeabi_dcmpun>
 800a800:	bb70      	cbnz	r0, 800a860 <_printf_float+0xc0>
 800a802:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800a806:	4b98      	ldr	r3, [pc, #608]	@ (800aa68 <_printf_float+0x2c8>)
 800a808:	f04f 32ff 	mov.w	r2, #4294967295
 800a80c:	f7f6 f990 	bl	8000b30 <__aeabi_dcmple>
 800a810:	bb30      	cbnz	r0, 800a860 <_printf_float+0xc0>
 800a812:	2200      	movs	r2, #0
 800a814:	2300      	movs	r3, #0
 800a816:	4640      	mov	r0, r8
 800a818:	4649      	mov	r1, r9
 800a81a:	f7f6 f97f 	bl	8000b1c <__aeabi_dcmplt>
 800a81e:	b110      	cbz	r0, 800a826 <_printf_float+0x86>
 800a820:	232d      	movs	r3, #45	@ 0x2d
 800a822:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a826:	4a91      	ldr	r2, [pc, #580]	@ (800aa6c <_printf_float+0x2cc>)
 800a828:	4b91      	ldr	r3, [pc, #580]	@ (800aa70 <_printf_float+0x2d0>)
 800a82a:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800a82e:	bf8c      	ite	hi
 800a830:	4690      	movhi	r8, r2
 800a832:	4698      	movls	r8, r3
 800a834:	2303      	movs	r3, #3
 800a836:	6123      	str	r3, [r4, #16]
 800a838:	f02b 0304 	bic.w	r3, fp, #4
 800a83c:	6023      	str	r3, [r4, #0]
 800a83e:	f04f 0900 	mov.w	r9, #0
 800a842:	9700      	str	r7, [sp, #0]
 800a844:	4633      	mov	r3, r6
 800a846:	aa0b      	add	r2, sp, #44	@ 0x2c
 800a848:	4621      	mov	r1, r4
 800a84a:	4628      	mov	r0, r5
 800a84c:	f000 f9d2 	bl	800abf4 <_printf_common>
 800a850:	3001      	adds	r0, #1
 800a852:	f040 808d 	bne.w	800a970 <_printf_float+0x1d0>
 800a856:	f04f 30ff 	mov.w	r0, #4294967295
 800a85a:	b00d      	add	sp, #52	@ 0x34
 800a85c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a860:	4642      	mov	r2, r8
 800a862:	464b      	mov	r3, r9
 800a864:	4640      	mov	r0, r8
 800a866:	4649      	mov	r1, r9
 800a868:	f7f6 f980 	bl	8000b6c <__aeabi_dcmpun>
 800a86c:	b140      	cbz	r0, 800a880 <_printf_float+0xe0>
 800a86e:	464b      	mov	r3, r9
 800a870:	2b00      	cmp	r3, #0
 800a872:	bfbc      	itt	lt
 800a874:	232d      	movlt	r3, #45	@ 0x2d
 800a876:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800a87a:	4a7e      	ldr	r2, [pc, #504]	@ (800aa74 <_printf_float+0x2d4>)
 800a87c:	4b7e      	ldr	r3, [pc, #504]	@ (800aa78 <_printf_float+0x2d8>)
 800a87e:	e7d4      	b.n	800a82a <_printf_float+0x8a>
 800a880:	6863      	ldr	r3, [r4, #4]
 800a882:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800a886:	9206      	str	r2, [sp, #24]
 800a888:	1c5a      	adds	r2, r3, #1
 800a88a:	d13b      	bne.n	800a904 <_printf_float+0x164>
 800a88c:	2306      	movs	r3, #6
 800a88e:	6063      	str	r3, [r4, #4]
 800a890:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800a894:	2300      	movs	r3, #0
 800a896:	6022      	str	r2, [r4, #0]
 800a898:	9303      	str	r3, [sp, #12]
 800a89a:	ab0a      	add	r3, sp, #40	@ 0x28
 800a89c:	e9cd a301 	strd	sl, r3, [sp, #4]
 800a8a0:	ab09      	add	r3, sp, #36	@ 0x24
 800a8a2:	9300      	str	r3, [sp, #0]
 800a8a4:	6861      	ldr	r1, [r4, #4]
 800a8a6:	ec49 8b10 	vmov	d0, r8, r9
 800a8aa:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800a8ae:	4628      	mov	r0, r5
 800a8b0:	f7ff fed6 	bl	800a660 <__cvt>
 800a8b4:	9b06      	ldr	r3, [sp, #24]
 800a8b6:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800a8b8:	2b47      	cmp	r3, #71	@ 0x47
 800a8ba:	4680      	mov	r8, r0
 800a8bc:	d129      	bne.n	800a912 <_printf_float+0x172>
 800a8be:	1cc8      	adds	r0, r1, #3
 800a8c0:	db02      	blt.n	800a8c8 <_printf_float+0x128>
 800a8c2:	6863      	ldr	r3, [r4, #4]
 800a8c4:	4299      	cmp	r1, r3
 800a8c6:	dd41      	ble.n	800a94c <_printf_float+0x1ac>
 800a8c8:	f1aa 0a02 	sub.w	sl, sl, #2
 800a8cc:	fa5f fa8a 	uxtb.w	sl, sl
 800a8d0:	3901      	subs	r1, #1
 800a8d2:	4652      	mov	r2, sl
 800a8d4:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800a8d8:	9109      	str	r1, [sp, #36]	@ 0x24
 800a8da:	f7ff ff26 	bl	800a72a <__exponent>
 800a8de:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800a8e0:	1813      	adds	r3, r2, r0
 800a8e2:	2a01      	cmp	r2, #1
 800a8e4:	4681      	mov	r9, r0
 800a8e6:	6123      	str	r3, [r4, #16]
 800a8e8:	dc02      	bgt.n	800a8f0 <_printf_float+0x150>
 800a8ea:	6822      	ldr	r2, [r4, #0]
 800a8ec:	07d2      	lsls	r2, r2, #31
 800a8ee:	d501      	bpl.n	800a8f4 <_printf_float+0x154>
 800a8f0:	3301      	adds	r3, #1
 800a8f2:	6123      	str	r3, [r4, #16]
 800a8f4:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800a8f8:	2b00      	cmp	r3, #0
 800a8fa:	d0a2      	beq.n	800a842 <_printf_float+0xa2>
 800a8fc:	232d      	movs	r3, #45	@ 0x2d
 800a8fe:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a902:	e79e      	b.n	800a842 <_printf_float+0xa2>
 800a904:	9a06      	ldr	r2, [sp, #24]
 800a906:	2a47      	cmp	r2, #71	@ 0x47
 800a908:	d1c2      	bne.n	800a890 <_printf_float+0xf0>
 800a90a:	2b00      	cmp	r3, #0
 800a90c:	d1c0      	bne.n	800a890 <_printf_float+0xf0>
 800a90e:	2301      	movs	r3, #1
 800a910:	e7bd      	b.n	800a88e <_printf_float+0xee>
 800a912:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800a916:	d9db      	bls.n	800a8d0 <_printf_float+0x130>
 800a918:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800a91c:	d118      	bne.n	800a950 <_printf_float+0x1b0>
 800a91e:	2900      	cmp	r1, #0
 800a920:	6863      	ldr	r3, [r4, #4]
 800a922:	dd0b      	ble.n	800a93c <_printf_float+0x19c>
 800a924:	6121      	str	r1, [r4, #16]
 800a926:	b913      	cbnz	r3, 800a92e <_printf_float+0x18e>
 800a928:	6822      	ldr	r2, [r4, #0]
 800a92a:	07d0      	lsls	r0, r2, #31
 800a92c:	d502      	bpl.n	800a934 <_printf_float+0x194>
 800a92e:	3301      	adds	r3, #1
 800a930:	440b      	add	r3, r1
 800a932:	6123      	str	r3, [r4, #16]
 800a934:	65a1      	str	r1, [r4, #88]	@ 0x58
 800a936:	f04f 0900 	mov.w	r9, #0
 800a93a:	e7db      	b.n	800a8f4 <_printf_float+0x154>
 800a93c:	b913      	cbnz	r3, 800a944 <_printf_float+0x1a4>
 800a93e:	6822      	ldr	r2, [r4, #0]
 800a940:	07d2      	lsls	r2, r2, #31
 800a942:	d501      	bpl.n	800a948 <_printf_float+0x1a8>
 800a944:	3302      	adds	r3, #2
 800a946:	e7f4      	b.n	800a932 <_printf_float+0x192>
 800a948:	2301      	movs	r3, #1
 800a94a:	e7f2      	b.n	800a932 <_printf_float+0x192>
 800a94c:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800a950:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a952:	4299      	cmp	r1, r3
 800a954:	db05      	blt.n	800a962 <_printf_float+0x1c2>
 800a956:	6823      	ldr	r3, [r4, #0]
 800a958:	6121      	str	r1, [r4, #16]
 800a95a:	07d8      	lsls	r0, r3, #31
 800a95c:	d5ea      	bpl.n	800a934 <_printf_float+0x194>
 800a95e:	1c4b      	adds	r3, r1, #1
 800a960:	e7e7      	b.n	800a932 <_printf_float+0x192>
 800a962:	2900      	cmp	r1, #0
 800a964:	bfd4      	ite	le
 800a966:	f1c1 0202 	rsble	r2, r1, #2
 800a96a:	2201      	movgt	r2, #1
 800a96c:	4413      	add	r3, r2
 800a96e:	e7e0      	b.n	800a932 <_printf_float+0x192>
 800a970:	6823      	ldr	r3, [r4, #0]
 800a972:	055a      	lsls	r2, r3, #21
 800a974:	d407      	bmi.n	800a986 <_printf_float+0x1e6>
 800a976:	6923      	ldr	r3, [r4, #16]
 800a978:	4642      	mov	r2, r8
 800a97a:	4631      	mov	r1, r6
 800a97c:	4628      	mov	r0, r5
 800a97e:	47b8      	blx	r7
 800a980:	3001      	adds	r0, #1
 800a982:	d12b      	bne.n	800a9dc <_printf_float+0x23c>
 800a984:	e767      	b.n	800a856 <_printf_float+0xb6>
 800a986:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800a98a:	f240 80dd 	bls.w	800ab48 <_printf_float+0x3a8>
 800a98e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800a992:	2200      	movs	r2, #0
 800a994:	2300      	movs	r3, #0
 800a996:	f7f6 f8b7 	bl	8000b08 <__aeabi_dcmpeq>
 800a99a:	2800      	cmp	r0, #0
 800a99c:	d033      	beq.n	800aa06 <_printf_float+0x266>
 800a99e:	4a37      	ldr	r2, [pc, #220]	@ (800aa7c <_printf_float+0x2dc>)
 800a9a0:	2301      	movs	r3, #1
 800a9a2:	4631      	mov	r1, r6
 800a9a4:	4628      	mov	r0, r5
 800a9a6:	47b8      	blx	r7
 800a9a8:	3001      	adds	r0, #1
 800a9aa:	f43f af54 	beq.w	800a856 <_printf_float+0xb6>
 800a9ae:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800a9b2:	4543      	cmp	r3, r8
 800a9b4:	db02      	blt.n	800a9bc <_printf_float+0x21c>
 800a9b6:	6823      	ldr	r3, [r4, #0]
 800a9b8:	07d8      	lsls	r0, r3, #31
 800a9ba:	d50f      	bpl.n	800a9dc <_printf_float+0x23c>
 800a9bc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a9c0:	4631      	mov	r1, r6
 800a9c2:	4628      	mov	r0, r5
 800a9c4:	47b8      	blx	r7
 800a9c6:	3001      	adds	r0, #1
 800a9c8:	f43f af45 	beq.w	800a856 <_printf_float+0xb6>
 800a9cc:	f04f 0900 	mov.w	r9, #0
 800a9d0:	f108 38ff 	add.w	r8, r8, #4294967295
 800a9d4:	f104 0a1a 	add.w	sl, r4, #26
 800a9d8:	45c8      	cmp	r8, r9
 800a9da:	dc09      	bgt.n	800a9f0 <_printf_float+0x250>
 800a9dc:	6823      	ldr	r3, [r4, #0]
 800a9de:	079b      	lsls	r3, r3, #30
 800a9e0:	f100 8103 	bmi.w	800abea <_printf_float+0x44a>
 800a9e4:	68e0      	ldr	r0, [r4, #12]
 800a9e6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a9e8:	4298      	cmp	r0, r3
 800a9ea:	bfb8      	it	lt
 800a9ec:	4618      	movlt	r0, r3
 800a9ee:	e734      	b.n	800a85a <_printf_float+0xba>
 800a9f0:	2301      	movs	r3, #1
 800a9f2:	4652      	mov	r2, sl
 800a9f4:	4631      	mov	r1, r6
 800a9f6:	4628      	mov	r0, r5
 800a9f8:	47b8      	blx	r7
 800a9fa:	3001      	adds	r0, #1
 800a9fc:	f43f af2b 	beq.w	800a856 <_printf_float+0xb6>
 800aa00:	f109 0901 	add.w	r9, r9, #1
 800aa04:	e7e8      	b.n	800a9d8 <_printf_float+0x238>
 800aa06:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800aa08:	2b00      	cmp	r3, #0
 800aa0a:	dc39      	bgt.n	800aa80 <_printf_float+0x2e0>
 800aa0c:	4a1b      	ldr	r2, [pc, #108]	@ (800aa7c <_printf_float+0x2dc>)
 800aa0e:	2301      	movs	r3, #1
 800aa10:	4631      	mov	r1, r6
 800aa12:	4628      	mov	r0, r5
 800aa14:	47b8      	blx	r7
 800aa16:	3001      	adds	r0, #1
 800aa18:	f43f af1d 	beq.w	800a856 <_printf_float+0xb6>
 800aa1c:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800aa20:	ea59 0303 	orrs.w	r3, r9, r3
 800aa24:	d102      	bne.n	800aa2c <_printf_float+0x28c>
 800aa26:	6823      	ldr	r3, [r4, #0]
 800aa28:	07d9      	lsls	r1, r3, #31
 800aa2a:	d5d7      	bpl.n	800a9dc <_printf_float+0x23c>
 800aa2c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800aa30:	4631      	mov	r1, r6
 800aa32:	4628      	mov	r0, r5
 800aa34:	47b8      	blx	r7
 800aa36:	3001      	adds	r0, #1
 800aa38:	f43f af0d 	beq.w	800a856 <_printf_float+0xb6>
 800aa3c:	f04f 0a00 	mov.w	sl, #0
 800aa40:	f104 0b1a 	add.w	fp, r4, #26
 800aa44:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800aa46:	425b      	negs	r3, r3
 800aa48:	4553      	cmp	r3, sl
 800aa4a:	dc01      	bgt.n	800aa50 <_printf_float+0x2b0>
 800aa4c:	464b      	mov	r3, r9
 800aa4e:	e793      	b.n	800a978 <_printf_float+0x1d8>
 800aa50:	2301      	movs	r3, #1
 800aa52:	465a      	mov	r2, fp
 800aa54:	4631      	mov	r1, r6
 800aa56:	4628      	mov	r0, r5
 800aa58:	47b8      	blx	r7
 800aa5a:	3001      	adds	r0, #1
 800aa5c:	f43f aefb 	beq.w	800a856 <_printf_float+0xb6>
 800aa60:	f10a 0a01 	add.w	sl, sl, #1
 800aa64:	e7ee      	b.n	800aa44 <_printf_float+0x2a4>
 800aa66:	bf00      	nop
 800aa68:	7fefffff 	.word	0x7fefffff
 800aa6c:	0800f73e 	.word	0x0800f73e
 800aa70:	0800f73a 	.word	0x0800f73a
 800aa74:	0800f746 	.word	0x0800f746
 800aa78:	0800f742 	.word	0x0800f742
 800aa7c:	0800f74a 	.word	0x0800f74a
 800aa80:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800aa82:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800aa86:	4553      	cmp	r3, sl
 800aa88:	bfa8      	it	ge
 800aa8a:	4653      	movge	r3, sl
 800aa8c:	2b00      	cmp	r3, #0
 800aa8e:	4699      	mov	r9, r3
 800aa90:	dc36      	bgt.n	800ab00 <_printf_float+0x360>
 800aa92:	f04f 0b00 	mov.w	fp, #0
 800aa96:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800aa9a:	f104 021a 	add.w	r2, r4, #26
 800aa9e:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800aaa0:	9306      	str	r3, [sp, #24]
 800aaa2:	eba3 0309 	sub.w	r3, r3, r9
 800aaa6:	455b      	cmp	r3, fp
 800aaa8:	dc31      	bgt.n	800ab0e <_printf_float+0x36e>
 800aaaa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800aaac:	459a      	cmp	sl, r3
 800aaae:	dc3a      	bgt.n	800ab26 <_printf_float+0x386>
 800aab0:	6823      	ldr	r3, [r4, #0]
 800aab2:	07da      	lsls	r2, r3, #31
 800aab4:	d437      	bmi.n	800ab26 <_printf_float+0x386>
 800aab6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800aab8:	ebaa 0903 	sub.w	r9, sl, r3
 800aabc:	9b06      	ldr	r3, [sp, #24]
 800aabe:	ebaa 0303 	sub.w	r3, sl, r3
 800aac2:	4599      	cmp	r9, r3
 800aac4:	bfa8      	it	ge
 800aac6:	4699      	movge	r9, r3
 800aac8:	f1b9 0f00 	cmp.w	r9, #0
 800aacc:	dc33      	bgt.n	800ab36 <_printf_float+0x396>
 800aace:	f04f 0800 	mov.w	r8, #0
 800aad2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800aad6:	f104 0b1a 	add.w	fp, r4, #26
 800aada:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800aadc:	ebaa 0303 	sub.w	r3, sl, r3
 800aae0:	eba3 0309 	sub.w	r3, r3, r9
 800aae4:	4543      	cmp	r3, r8
 800aae6:	f77f af79 	ble.w	800a9dc <_printf_float+0x23c>
 800aaea:	2301      	movs	r3, #1
 800aaec:	465a      	mov	r2, fp
 800aaee:	4631      	mov	r1, r6
 800aaf0:	4628      	mov	r0, r5
 800aaf2:	47b8      	blx	r7
 800aaf4:	3001      	adds	r0, #1
 800aaf6:	f43f aeae 	beq.w	800a856 <_printf_float+0xb6>
 800aafa:	f108 0801 	add.w	r8, r8, #1
 800aafe:	e7ec      	b.n	800aada <_printf_float+0x33a>
 800ab00:	4642      	mov	r2, r8
 800ab02:	4631      	mov	r1, r6
 800ab04:	4628      	mov	r0, r5
 800ab06:	47b8      	blx	r7
 800ab08:	3001      	adds	r0, #1
 800ab0a:	d1c2      	bne.n	800aa92 <_printf_float+0x2f2>
 800ab0c:	e6a3      	b.n	800a856 <_printf_float+0xb6>
 800ab0e:	2301      	movs	r3, #1
 800ab10:	4631      	mov	r1, r6
 800ab12:	4628      	mov	r0, r5
 800ab14:	9206      	str	r2, [sp, #24]
 800ab16:	47b8      	blx	r7
 800ab18:	3001      	adds	r0, #1
 800ab1a:	f43f ae9c 	beq.w	800a856 <_printf_float+0xb6>
 800ab1e:	9a06      	ldr	r2, [sp, #24]
 800ab20:	f10b 0b01 	add.w	fp, fp, #1
 800ab24:	e7bb      	b.n	800aa9e <_printf_float+0x2fe>
 800ab26:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ab2a:	4631      	mov	r1, r6
 800ab2c:	4628      	mov	r0, r5
 800ab2e:	47b8      	blx	r7
 800ab30:	3001      	adds	r0, #1
 800ab32:	d1c0      	bne.n	800aab6 <_printf_float+0x316>
 800ab34:	e68f      	b.n	800a856 <_printf_float+0xb6>
 800ab36:	9a06      	ldr	r2, [sp, #24]
 800ab38:	464b      	mov	r3, r9
 800ab3a:	4442      	add	r2, r8
 800ab3c:	4631      	mov	r1, r6
 800ab3e:	4628      	mov	r0, r5
 800ab40:	47b8      	blx	r7
 800ab42:	3001      	adds	r0, #1
 800ab44:	d1c3      	bne.n	800aace <_printf_float+0x32e>
 800ab46:	e686      	b.n	800a856 <_printf_float+0xb6>
 800ab48:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800ab4c:	f1ba 0f01 	cmp.w	sl, #1
 800ab50:	dc01      	bgt.n	800ab56 <_printf_float+0x3b6>
 800ab52:	07db      	lsls	r3, r3, #31
 800ab54:	d536      	bpl.n	800abc4 <_printf_float+0x424>
 800ab56:	2301      	movs	r3, #1
 800ab58:	4642      	mov	r2, r8
 800ab5a:	4631      	mov	r1, r6
 800ab5c:	4628      	mov	r0, r5
 800ab5e:	47b8      	blx	r7
 800ab60:	3001      	adds	r0, #1
 800ab62:	f43f ae78 	beq.w	800a856 <_printf_float+0xb6>
 800ab66:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ab6a:	4631      	mov	r1, r6
 800ab6c:	4628      	mov	r0, r5
 800ab6e:	47b8      	blx	r7
 800ab70:	3001      	adds	r0, #1
 800ab72:	f43f ae70 	beq.w	800a856 <_printf_float+0xb6>
 800ab76:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800ab7a:	2200      	movs	r2, #0
 800ab7c:	2300      	movs	r3, #0
 800ab7e:	f10a 3aff 	add.w	sl, sl, #4294967295
 800ab82:	f7f5 ffc1 	bl	8000b08 <__aeabi_dcmpeq>
 800ab86:	b9c0      	cbnz	r0, 800abba <_printf_float+0x41a>
 800ab88:	4653      	mov	r3, sl
 800ab8a:	f108 0201 	add.w	r2, r8, #1
 800ab8e:	4631      	mov	r1, r6
 800ab90:	4628      	mov	r0, r5
 800ab92:	47b8      	blx	r7
 800ab94:	3001      	adds	r0, #1
 800ab96:	d10c      	bne.n	800abb2 <_printf_float+0x412>
 800ab98:	e65d      	b.n	800a856 <_printf_float+0xb6>
 800ab9a:	2301      	movs	r3, #1
 800ab9c:	465a      	mov	r2, fp
 800ab9e:	4631      	mov	r1, r6
 800aba0:	4628      	mov	r0, r5
 800aba2:	47b8      	blx	r7
 800aba4:	3001      	adds	r0, #1
 800aba6:	f43f ae56 	beq.w	800a856 <_printf_float+0xb6>
 800abaa:	f108 0801 	add.w	r8, r8, #1
 800abae:	45d0      	cmp	r8, sl
 800abb0:	dbf3      	blt.n	800ab9a <_printf_float+0x3fa>
 800abb2:	464b      	mov	r3, r9
 800abb4:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800abb8:	e6df      	b.n	800a97a <_printf_float+0x1da>
 800abba:	f04f 0800 	mov.w	r8, #0
 800abbe:	f104 0b1a 	add.w	fp, r4, #26
 800abc2:	e7f4      	b.n	800abae <_printf_float+0x40e>
 800abc4:	2301      	movs	r3, #1
 800abc6:	4642      	mov	r2, r8
 800abc8:	e7e1      	b.n	800ab8e <_printf_float+0x3ee>
 800abca:	2301      	movs	r3, #1
 800abcc:	464a      	mov	r2, r9
 800abce:	4631      	mov	r1, r6
 800abd0:	4628      	mov	r0, r5
 800abd2:	47b8      	blx	r7
 800abd4:	3001      	adds	r0, #1
 800abd6:	f43f ae3e 	beq.w	800a856 <_printf_float+0xb6>
 800abda:	f108 0801 	add.w	r8, r8, #1
 800abde:	68e3      	ldr	r3, [r4, #12]
 800abe0:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800abe2:	1a5b      	subs	r3, r3, r1
 800abe4:	4543      	cmp	r3, r8
 800abe6:	dcf0      	bgt.n	800abca <_printf_float+0x42a>
 800abe8:	e6fc      	b.n	800a9e4 <_printf_float+0x244>
 800abea:	f04f 0800 	mov.w	r8, #0
 800abee:	f104 0919 	add.w	r9, r4, #25
 800abf2:	e7f4      	b.n	800abde <_printf_float+0x43e>

0800abf4 <_printf_common>:
 800abf4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800abf8:	4616      	mov	r6, r2
 800abfa:	4698      	mov	r8, r3
 800abfc:	688a      	ldr	r2, [r1, #8]
 800abfe:	690b      	ldr	r3, [r1, #16]
 800ac00:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800ac04:	4293      	cmp	r3, r2
 800ac06:	bfb8      	it	lt
 800ac08:	4613      	movlt	r3, r2
 800ac0a:	6033      	str	r3, [r6, #0]
 800ac0c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800ac10:	4607      	mov	r7, r0
 800ac12:	460c      	mov	r4, r1
 800ac14:	b10a      	cbz	r2, 800ac1a <_printf_common+0x26>
 800ac16:	3301      	adds	r3, #1
 800ac18:	6033      	str	r3, [r6, #0]
 800ac1a:	6823      	ldr	r3, [r4, #0]
 800ac1c:	0699      	lsls	r1, r3, #26
 800ac1e:	bf42      	ittt	mi
 800ac20:	6833      	ldrmi	r3, [r6, #0]
 800ac22:	3302      	addmi	r3, #2
 800ac24:	6033      	strmi	r3, [r6, #0]
 800ac26:	6825      	ldr	r5, [r4, #0]
 800ac28:	f015 0506 	ands.w	r5, r5, #6
 800ac2c:	d106      	bne.n	800ac3c <_printf_common+0x48>
 800ac2e:	f104 0a19 	add.w	sl, r4, #25
 800ac32:	68e3      	ldr	r3, [r4, #12]
 800ac34:	6832      	ldr	r2, [r6, #0]
 800ac36:	1a9b      	subs	r3, r3, r2
 800ac38:	42ab      	cmp	r3, r5
 800ac3a:	dc26      	bgt.n	800ac8a <_printf_common+0x96>
 800ac3c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800ac40:	6822      	ldr	r2, [r4, #0]
 800ac42:	3b00      	subs	r3, #0
 800ac44:	bf18      	it	ne
 800ac46:	2301      	movne	r3, #1
 800ac48:	0692      	lsls	r2, r2, #26
 800ac4a:	d42b      	bmi.n	800aca4 <_printf_common+0xb0>
 800ac4c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800ac50:	4641      	mov	r1, r8
 800ac52:	4638      	mov	r0, r7
 800ac54:	47c8      	blx	r9
 800ac56:	3001      	adds	r0, #1
 800ac58:	d01e      	beq.n	800ac98 <_printf_common+0xa4>
 800ac5a:	6823      	ldr	r3, [r4, #0]
 800ac5c:	6922      	ldr	r2, [r4, #16]
 800ac5e:	f003 0306 	and.w	r3, r3, #6
 800ac62:	2b04      	cmp	r3, #4
 800ac64:	bf02      	ittt	eq
 800ac66:	68e5      	ldreq	r5, [r4, #12]
 800ac68:	6833      	ldreq	r3, [r6, #0]
 800ac6a:	1aed      	subeq	r5, r5, r3
 800ac6c:	68a3      	ldr	r3, [r4, #8]
 800ac6e:	bf0c      	ite	eq
 800ac70:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800ac74:	2500      	movne	r5, #0
 800ac76:	4293      	cmp	r3, r2
 800ac78:	bfc4      	itt	gt
 800ac7a:	1a9b      	subgt	r3, r3, r2
 800ac7c:	18ed      	addgt	r5, r5, r3
 800ac7e:	2600      	movs	r6, #0
 800ac80:	341a      	adds	r4, #26
 800ac82:	42b5      	cmp	r5, r6
 800ac84:	d11a      	bne.n	800acbc <_printf_common+0xc8>
 800ac86:	2000      	movs	r0, #0
 800ac88:	e008      	b.n	800ac9c <_printf_common+0xa8>
 800ac8a:	2301      	movs	r3, #1
 800ac8c:	4652      	mov	r2, sl
 800ac8e:	4641      	mov	r1, r8
 800ac90:	4638      	mov	r0, r7
 800ac92:	47c8      	blx	r9
 800ac94:	3001      	adds	r0, #1
 800ac96:	d103      	bne.n	800aca0 <_printf_common+0xac>
 800ac98:	f04f 30ff 	mov.w	r0, #4294967295
 800ac9c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800aca0:	3501      	adds	r5, #1
 800aca2:	e7c6      	b.n	800ac32 <_printf_common+0x3e>
 800aca4:	18e1      	adds	r1, r4, r3
 800aca6:	1c5a      	adds	r2, r3, #1
 800aca8:	2030      	movs	r0, #48	@ 0x30
 800acaa:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800acae:	4422      	add	r2, r4
 800acb0:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800acb4:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800acb8:	3302      	adds	r3, #2
 800acba:	e7c7      	b.n	800ac4c <_printf_common+0x58>
 800acbc:	2301      	movs	r3, #1
 800acbe:	4622      	mov	r2, r4
 800acc0:	4641      	mov	r1, r8
 800acc2:	4638      	mov	r0, r7
 800acc4:	47c8      	blx	r9
 800acc6:	3001      	adds	r0, #1
 800acc8:	d0e6      	beq.n	800ac98 <_printf_common+0xa4>
 800acca:	3601      	adds	r6, #1
 800accc:	e7d9      	b.n	800ac82 <_printf_common+0x8e>
	...

0800acd0 <_printf_i>:
 800acd0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800acd4:	7e0f      	ldrb	r7, [r1, #24]
 800acd6:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800acd8:	2f78      	cmp	r7, #120	@ 0x78
 800acda:	4691      	mov	r9, r2
 800acdc:	4680      	mov	r8, r0
 800acde:	460c      	mov	r4, r1
 800ace0:	469a      	mov	sl, r3
 800ace2:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800ace6:	d807      	bhi.n	800acf8 <_printf_i+0x28>
 800ace8:	2f62      	cmp	r7, #98	@ 0x62
 800acea:	d80a      	bhi.n	800ad02 <_printf_i+0x32>
 800acec:	2f00      	cmp	r7, #0
 800acee:	f000 80d1 	beq.w	800ae94 <_printf_i+0x1c4>
 800acf2:	2f58      	cmp	r7, #88	@ 0x58
 800acf4:	f000 80b8 	beq.w	800ae68 <_printf_i+0x198>
 800acf8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800acfc:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800ad00:	e03a      	b.n	800ad78 <_printf_i+0xa8>
 800ad02:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800ad06:	2b15      	cmp	r3, #21
 800ad08:	d8f6      	bhi.n	800acf8 <_printf_i+0x28>
 800ad0a:	a101      	add	r1, pc, #4	@ (adr r1, 800ad10 <_printf_i+0x40>)
 800ad0c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800ad10:	0800ad69 	.word	0x0800ad69
 800ad14:	0800ad7d 	.word	0x0800ad7d
 800ad18:	0800acf9 	.word	0x0800acf9
 800ad1c:	0800acf9 	.word	0x0800acf9
 800ad20:	0800acf9 	.word	0x0800acf9
 800ad24:	0800acf9 	.word	0x0800acf9
 800ad28:	0800ad7d 	.word	0x0800ad7d
 800ad2c:	0800acf9 	.word	0x0800acf9
 800ad30:	0800acf9 	.word	0x0800acf9
 800ad34:	0800acf9 	.word	0x0800acf9
 800ad38:	0800acf9 	.word	0x0800acf9
 800ad3c:	0800ae7b 	.word	0x0800ae7b
 800ad40:	0800ada7 	.word	0x0800ada7
 800ad44:	0800ae35 	.word	0x0800ae35
 800ad48:	0800acf9 	.word	0x0800acf9
 800ad4c:	0800acf9 	.word	0x0800acf9
 800ad50:	0800ae9d 	.word	0x0800ae9d
 800ad54:	0800acf9 	.word	0x0800acf9
 800ad58:	0800ada7 	.word	0x0800ada7
 800ad5c:	0800acf9 	.word	0x0800acf9
 800ad60:	0800acf9 	.word	0x0800acf9
 800ad64:	0800ae3d 	.word	0x0800ae3d
 800ad68:	6833      	ldr	r3, [r6, #0]
 800ad6a:	1d1a      	adds	r2, r3, #4
 800ad6c:	681b      	ldr	r3, [r3, #0]
 800ad6e:	6032      	str	r2, [r6, #0]
 800ad70:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800ad74:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800ad78:	2301      	movs	r3, #1
 800ad7a:	e09c      	b.n	800aeb6 <_printf_i+0x1e6>
 800ad7c:	6833      	ldr	r3, [r6, #0]
 800ad7e:	6820      	ldr	r0, [r4, #0]
 800ad80:	1d19      	adds	r1, r3, #4
 800ad82:	6031      	str	r1, [r6, #0]
 800ad84:	0606      	lsls	r6, r0, #24
 800ad86:	d501      	bpl.n	800ad8c <_printf_i+0xbc>
 800ad88:	681d      	ldr	r5, [r3, #0]
 800ad8a:	e003      	b.n	800ad94 <_printf_i+0xc4>
 800ad8c:	0645      	lsls	r5, r0, #25
 800ad8e:	d5fb      	bpl.n	800ad88 <_printf_i+0xb8>
 800ad90:	f9b3 5000 	ldrsh.w	r5, [r3]
 800ad94:	2d00      	cmp	r5, #0
 800ad96:	da03      	bge.n	800ada0 <_printf_i+0xd0>
 800ad98:	232d      	movs	r3, #45	@ 0x2d
 800ad9a:	426d      	negs	r5, r5
 800ad9c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800ada0:	4858      	ldr	r0, [pc, #352]	@ (800af04 <_printf_i+0x234>)
 800ada2:	230a      	movs	r3, #10
 800ada4:	e011      	b.n	800adca <_printf_i+0xfa>
 800ada6:	6821      	ldr	r1, [r4, #0]
 800ada8:	6833      	ldr	r3, [r6, #0]
 800adaa:	0608      	lsls	r0, r1, #24
 800adac:	f853 5b04 	ldr.w	r5, [r3], #4
 800adb0:	d402      	bmi.n	800adb8 <_printf_i+0xe8>
 800adb2:	0649      	lsls	r1, r1, #25
 800adb4:	bf48      	it	mi
 800adb6:	b2ad      	uxthmi	r5, r5
 800adb8:	2f6f      	cmp	r7, #111	@ 0x6f
 800adba:	4852      	ldr	r0, [pc, #328]	@ (800af04 <_printf_i+0x234>)
 800adbc:	6033      	str	r3, [r6, #0]
 800adbe:	bf14      	ite	ne
 800adc0:	230a      	movne	r3, #10
 800adc2:	2308      	moveq	r3, #8
 800adc4:	2100      	movs	r1, #0
 800adc6:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800adca:	6866      	ldr	r6, [r4, #4]
 800adcc:	60a6      	str	r6, [r4, #8]
 800adce:	2e00      	cmp	r6, #0
 800add0:	db05      	blt.n	800adde <_printf_i+0x10e>
 800add2:	6821      	ldr	r1, [r4, #0]
 800add4:	432e      	orrs	r6, r5
 800add6:	f021 0104 	bic.w	r1, r1, #4
 800adda:	6021      	str	r1, [r4, #0]
 800addc:	d04b      	beq.n	800ae76 <_printf_i+0x1a6>
 800adde:	4616      	mov	r6, r2
 800ade0:	fbb5 f1f3 	udiv	r1, r5, r3
 800ade4:	fb03 5711 	mls	r7, r3, r1, r5
 800ade8:	5dc7      	ldrb	r7, [r0, r7]
 800adea:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800adee:	462f      	mov	r7, r5
 800adf0:	42bb      	cmp	r3, r7
 800adf2:	460d      	mov	r5, r1
 800adf4:	d9f4      	bls.n	800ade0 <_printf_i+0x110>
 800adf6:	2b08      	cmp	r3, #8
 800adf8:	d10b      	bne.n	800ae12 <_printf_i+0x142>
 800adfa:	6823      	ldr	r3, [r4, #0]
 800adfc:	07df      	lsls	r7, r3, #31
 800adfe:	d508      	bpl.n	800ae12 <_printf_i+0x142>
 800ae00:	6923      	ldr	r3, [r4, #16]
 800ae02:	6861      	ldr	r1, [r4, #4]
 800ae04:	4299      	cmp	r1, r3
 800ae06:	bfde      	ittt	le
 800ae08:	2330      	movle	r3, #48	@ 0x30
 800ae0a:	f806 3c01 	strble.w	r3, [r6, #-1]
 800ae0e:	f106 36ff 	addle.w	r6, r6, #4294967295
 800ae12:	1b92      	subs	r2, r2, r6
 800ae14:	6122      	str	r2, [r4, #16]
 800ae16:	f8cd a000 	str.w	sl, [sp]
 800ae1a:	464b      	mov	r3, r9
 800ae1c:	aa03      	add	r2, sp, #12
 800ae1e:	4621      	mov	r1, r4
 800ae20:	4640      	mov	r0, r8
 800ae22:	f7ff fee7 	bl	800abf4 <_printf_common>
 800ae26:	3001      	adds	r0, #1
 800ae28:	d14a      	bne.n	800aec0 <_printf_i+0x1f0>
 800ae2a:	f04f 30ff 	mov.w	r0, #4294967295
 800ae2e:	b004      	add	sp, #16
 800ae30:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ae34:	6823      	ldr	r3, [r4, #0]
 800ae36:	f043 0320 	orr.w	r3, r3, #32
 800ae3a:	6023      	str	r3, [r4, #0]
 800ae3c:	4832      	ldr	r0, [pc, #200]	@ (800af08 <_printf_i+0x238>)
 800ae3e:	2778      	movs	r7, #120	@ 0x78
 800ae40:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800ae44:	6823      	ldr	r3, [r4, #0]
 800ae46:	6831      	ldr	r1, [r6, #0]
 800ae48:	061f      	lsls	r7, r3, #24
 800ae4a:	f851 5b04 	ldr.w	r5, [r1], #4
 800ae4e:	d402      	bmi.n	800ae56 <_printf_i+0x186>
 800ae50:	065f      	lsls	r7, r3, #25
 800ae52:	bf48      	it	mi
 800ae54:	b2ad      	uxthmi	r5, r5
 800ae56:	6031      	str	r1, [r6, #0]
 800ae58:	07d9      	lsls	r1, r3, #31
 800ae5a:	bf44      	itt	mi
 800ae5c:	f043 0320 	orrmi.w	r3, r3, #32
 800ae60:	6023      	strmi	r3, [r4, #0]
 800ae62:	b11d      	cbz	r5, 800ae6c <_printf_i+0x19c>
 800ae64:	2310      	movs	r3, #16
 800ae66:	e7ad      	b.n	800adc4 <_printf_i+0xf4>
 800ae68:	4826      	ldr	r0, [pc, #152]	@ (800af04 <_printf_i+0x234>)
 800ae6a:	e7e9      	b.n	800ae40 <_printf_i+0x170>
 800ae6c:	6823      	ldr	r3, [r4, #0]
 800ae6e:	f023 0320 	bic.w	r3, r3, #32
 800ae72:	6023      	str	r3, [r4, #0]
 800ae74:	e7f6      	b.n	800ae64 <_printf_i+0x194>
 800ae76:	4616      	mov	r6, r2
 800ae78:	e7bd      	b.n	800adf6 <_printf_i+0x126>
 800ae7a:	6833      	ldr	r3, [r6, #0]
 800ae7c:	6825      	ldr	r5, [r4, #0]
 800ae7e:	6961      	ldr	r1, [r4, #20]
 800ae80:	1d18      	adds	r0, r3, #4
 800ae82:	6030      	str	r0, [r6, #0]
 800ae84:	062e      	lsls	r6, r5, #24
 800ae86:	681b      	ldr	r3, [r3, #0]
 800ae88:	d501      	bpl.n	800ae8e <_printf_i+0x1be>
 800ae8a:	6019      	str	r1, [r3, #0]
 800ae8c:	e002      	b.n	800ae94 <_printf_i+0x1c4>
 800ae8e:	0668      	lsls	r0, r5, #25
 800ae90:	d5fb      	bpl.n	800ae8a <_printf_i+0x1ba>
 800ae92:	8019      	strh	r1, [r3, #0]
 800ae94:	2300      	movs	r3, #0
 800ae96:	6123      	str	r3, [r4, #16]
 800ae98:	4616      	mov	r6, r2
 800ae9a:	e7bc      	b.n	800ae16 <_printf_i+0x146>
 800ae9c:	6833      	ldr	r3, [r6, #0]
 800ae9e:	1d1a      	adds	r2, r3, #4
 800aea0:	6032      	str	r2, [r6, #0]
 800aea2:	681e      	ldr	r6, [r3, #0]
 800aea4:	6862      	ldr	r2, [r4, #4]
 800aea6:	2100      	movs	r1, #0
 800aea8:	4630      	mov	r0, r6
 800aeaa:	f7f5 f9b1 	bl	8000210 <memchr>
 800aeae:	b108      	cbz	r0, 800aeb4 <_printf_i+0x1e4>
 800aeb0:	1b80      	subs	r0, r0, r6
 800aeb2:	6060      	str	r0, [r4, #4]
 800aeb4:	6863      	ldr	r3, [r4, #4]
 800aeb6:	6123      	str	r3, [r4, #16]
 800aeb8:	2300      	movs	r3, #0
 800aeba:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800aebe:	e7aa      	b.n	800ae16 <_printf_i+0x146>
 800aec0:	6923      	ldr	r3, [r4, #16]
 800aec2:	4632      	mov	r2, r6
 800aec4:	4649      	mov	r1, r9
 800aec6:	4640      	mov	r0, r8
 800aec8:	47d0      	blx	sl
 800aeca:	3001      	adds	r0, #1
 800aecc:	d0ad      	beq.n	800ae2a <_printf_i+0x15a>
 800aece:	6823      	ldr	r3, [r4, #0]
 800aed0:	079b      	lsls	r3, r3, #30
 800aed2:	d413      	bmi.n	800aefc <_printf_i+0x22c>
 800aed4:	68e0      	ldr	r0, [r4, #12]
 800aed6:	9b03      	ldr	r3, [sp, #12]
 800aed8:	4298      	cmp	r0, r3
 800aeda:	bfb8      	it	lt
 800aedc:	4618      	movlt	r0, r3
 800aede:	e7a6      	b.n	800ae2e <_printf_i+0x15e>
 800aee0:	2301      	movs	r3, #1
 800aee2:	4632      	mov	r2, r6
 800aee4:	4649      	mov	r1, r9
 800aee6:	4640      	mov	r0, r8
 800aee8:	47d0      	blx	sl
 800aeea:	3001      	adds	r0, #1
 800aeec:	d09d      	beq.n	800ae2a <_printf_i+0x15a>
 800aeee:	3501      	adds	r5, #1
 800aef0:	68e3      	ldr	r3, [r4, #12]
 800aef2:	9903      	ldr	r1, [sp, #12]
 800aef4:	1a5b      	subs	r3, r3, r1
 800aef6:	42ab      	cmp	r3, r5
 800aef8:	dcf2      	bgt.n	800aee0 <_printf_i+0x210>
 800aefa:	e7eb      	b.n	800aed4 <_printf_i+0x204>
 800aefc:	2500      	movs	r5, #0
 800aefe:	f104 0619 	add.w	r6, r4, #25
 800af02:	e7f5      	b.n	800aef0 <_printf_i+0x220>
 800af04:	0800f74c 	.word	0x0800f74c
 800af08:	0800f75d 	.word	0x0800f75d

0800af0c <std>:
 800af0c:	2300      	movs	r3, #0
 800af0e:	b510      	push	{r4, lr}
 800af10:	4604      	mov	r4, r0
 800af12:	e9c0 3300 	strd	r3, r3, [r0]
 800af16:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800af1a:	6083      	str	r3, [r0, #8]
 800af1c:	8181      	strh	r1, [r0, #12]
 800af1e:	6643      	str	r3, [r0, #100]	@ 0x64
 800af20:	81c2      	strh	r2, [r0, #14]
 800af22:	6183      	str	r3, [r0, #24]
 800af24:	4619      	mov	r1, r3
 800af26:	2208      	movs	r2, #8
 800af28:	305c      	adds	r0, #92	@ 0x5c
 800af2a:	f000 fa35 	bl	800b398 <memset>
 800af2e:	4b0d      	ldr	r3, [pc, #52]	@ (800af64 <std+0x58>)
 800af30:	6263      	str	r3, [r4, #36]	@ 0x24
 800af32:	4b0d      	ldr	r3, [pc, #52]	@ (800af68 <std+0x5c>)
 800af34:	62a3      	str	r3, [r4, #40]	@ 0x28
 800af36:	4b0d      	ldr	r3, [pc, #52]	@ (800af6c <std+0x60>)
 800af38:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800af3a:	4b0d      	ldr	r3, [pc, #52]	@ (800af70 <std+0x64>)
 800af3c:	6323      	str	r3, [r4, #48]	@ 0x30
 800af3e:	4b0d      	ldr	r3, [pc, #52]	@ (800af74 <std+0x68>)
 800af40:	6224      	str	r4, [r4, #32]
 800af42:	429c      	cmp	r4, r3
 800af44:	d006      	beq.n	800af54 <std+0x48>
 800af46:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800af4a:	4294      	cmp	r4, r2
 800af4c:	d002      	beq.n	800af54 <std+0x48>
 800af4e:	33d0      	adds	r3, #208	@ 0xd0
 800af50:	429c      	cmp	r4, r3
 800af52:	d105      	bne.n	800af60 <std+0x54>
 800af54:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800af58:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800af5c:	f000 bb1c 	b.w	800b598 <__retarget_lock_init_recursive>
 800af60:	bd10      	pop	{r4, pc}
 800af62:	bf00      	nop
 800af64:	0800b1b5 	.word	0x0800b1b5
 800af68:	0800b1d7 	.word	0x0800b1d7
 800af6c:	0800b20f 	.word	0x0800b20f
 800af70:	0800b233 	.word	0x0800b233
 800af74:	20000d48 	.word	0x20000d48

0800af78 <stdio_exit_handler>:
 800af78:	4a02      	ldr	r2, [pc, #8]	@ (800af84 <stdio_exit_handler+0xc>)
 800af7a:	4903      	ldr	r1, [pc, #12]	@ (800af88 <stdio_exit_handler+0x10>)
 800af7c:	4803      	ldr	r0, [pc, #12]	@ (800af8c <stdio_exit_handler+0x14>)
 800af7e:	f000 b869 	b.w	800b054 <_fwalk_sglue>
 800af82:	bf00      	nop
 800af84:	20000024 	.word	0x20000024
 800af88:	0800db01 	.word	0x0800db01
 800af8c:	200001a0 	.word	0x200001a0

0800af90 <cleanup_stdio>:
 800af90:	6841      	ldr	r1, [r0, #4]
 800af92:	4b0c      	ldr	r3, [pc, #48]	@ (800afc4 <cleanup_stdio+0x34>)
 800af94:	4299      	cmp	r1, r3
 800af96:	b510      	push	{r4, lr}
 800af98:	4604      	mov	r4, r0
 800af9a:	d001      	beq.n	800afa0 <cleanup_stdio+0x10>
 800af9c:	f002 fdb0 	bl	800db00 <_fflush_r>
 800afa0:	68a1      	ldr	r1, [r4, #8]
 800afa2:	4b09      	ldr	r3, [pc, #36]	@ (800afc8 <cleanup_stdio+0x38>)
 800afa4:	4299      	cmp	r1, r3
 800afa6:	d002      	beq.n	800afae <cleanup_stdio+0x1e>
 800afa8:	4620      	mov	r0, r4
 800afaa:	f002 fda9 	bl	800db00 <_fflush_r>
 800afae:	68e1      	ldr	r1, [r4, #12]
 800afb0:	4b06      	ldr	r3, [pc, #24]	@ (800afcc <cleanup_stdio+0x3c>)
 800afb2:	4299      	cmp	r1, r3
 800afb4:	d004      	beq.n	800afc0 <cleanup_stdio+0x30>
 800afb6:	4620      	mov	r0, r4
 800afb8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800afbc:	f002 bda0 	b.w	800db00 <_fflush_r>
 800afc0:	bd10      	pop	{r4, pc}
 800afc2:	bf00      	nop
 800afc4:	20000d48 	.word	0x20000d48
 800afc8:	20000db0 	.word	0x20000db0
 800afcc:	20000e18 	.word	0x20000e18

0800afd0 <global_stdio_init.part.0>:
 800afd0:	b510      	push	{r4, lr}
 800afd2:	4b0b      	ldr	r3, [pc, #44]	@ (800b000 <global_stdio_init.part.0+0x30>)
 800afd4:	4c0b      	ldr	r4, [pc, #44]	@ (800b004 <global_stdio_init.part.0+0x34>)
 800afd6:	4a0c      	ldr	r2, [pc, #48]	@ (800b008 <global_stdio_init.part.0+0x38>)
 800afd8:	601a      	str	r2, [r3, #0]
 800afda:	4620      	mov	r0, r4
 800afdc:	2200      	movs	r2, #0
 800afde:	2104      	movs	r1, #4
 800afe0:	f7ff ff94 	bl	800af0c <std>
 800afe4:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800afe8:	2201      	movs	r2, #1
 800afea:	2109      	movs	r1, #9
 800afec:	f7ff ff8e 	bl	800af0c <std>
 800aff0:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800aff4:	2202      	movs	r2, #2
 800aff6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800affa:	2112      	movs	r1, #18
 800affc:	f7ff bf86 	b.w	800af0c <std>
 800b000:	20000e80 	.word	0x20000e80
 800b004:	20000d48 	.word	0x20000d48
 800b008:	0800af79 	.word	0x0800af79

0800b00c <__sfp_lock_acquire>:
 800b00c:	4801      	ldr	r0, [pc, #4]	@ (800b014 <__sfp_lock_acquire+0x8>)
 800b00e:	f000 bac4 	b.w	800b59a <__retarget_lock_acquire_recursive>
 800b012:	bf00      	nop
 800b014:	20000e89 	.word	0x20000e89

0800b018 <__sfp_lock_release>:
 800b018:	4801      	ldr	r0, [pc, #4]	@ (800b020 <__sfp_lock_release+0x8>)
 800b01a:	f000 babf 	b.w	800b59c <__retarget_lock_release_recursive>
 800b01e:	bf00      	nop
 800b020:	20000e89 	.word	0x20000e89

0800b024 <__sinit>:
 800b024:	b510      	push	{r4, lr}
 800b026:	4604      	mov	r4, r0
 800b028:	f7ff fff0 	bl	800b00c <__sfp_lock_acquire>
 800b02c:	6a23      	ldr	r3, [r4, #32]
 800b02e:	b11b      	cbz	r3, 800b038 <__sinit+0x14>
 800b030:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b034:	f7ff bff0 	b.w	800b018 <__sfp_lock_release>
 800b038:	4b04      	ldr	r3, [pc, #16]	@ (800b04c <__sinit+0x28>)
 800b03a:	6223      	str	r3, [r4, #32]
 800b03c:	4b04      	ldr	r3, [pc, #16]	@ (800b050 <__sinit+0x2c>)
 800b03e:	681b      	ldr	r3, [r3, #0]
 800b040:	2b00      	cmp	r3, #0
 800b042:	d1f5      	bne.n	800b030 <__sinit+0xc>
 800b044:	f7ff ffc4 	bl	800afd0 <global_stdio_init.part.0>
 800b048:	e7f2      	b.n	800b030 <__sinit+0xc>
 800b04a:	bf00      	nop
 800b04c:	0800af91 	.word	0x0800af91
 800b050:	20000e80 	.word	0x20000e80

0800b054 <_fwalk_sglue>:
 800b054:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b058:	4607      	mov	r7, r0
 800b05a:	4688      	mov	r8, r1
 800b05c:	4614      	mov	r4, r2
 800b05e:	2600      	movs	r6, #0
 800b060:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800b064:	f1b9 0901 	subs.w	r9, r9, #1
 800b068:	d505      	bpl.n	800b076 <_fwalk_sglue+0x22>
 800b06a:	6824      	ldr	r4, [r4, #0]
 800b06c:	2c00      	cmp	r4, #0
 800b06e:	d1f7      	bne.n	800b060 <_fwalk_sglue+0xc>
 800b070:	4630      	mov	r0, r6
 800b072:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b076:	89ab      	ldrh	r3, [r5, #12]
 800b078:	2b01      	cmp	r3, #1
 800b07a:	d907      	bls.n	800b08c <_fwalk_sglue+0x38>
 800b07c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800b080:	3301      	adds	r3, #1
 800b082:	d003      	beq.n	800b08c <_fwalk_sglue+0x38>
 800b084:	4629      	mov	r1, r5
 800b086:	4638      	mov	r0, r7
 800b088:	47c0      	blx	r8
 800b08a:	4306      	orrs	r6, r0
 800b08c:	3568      	adds	r5, #104	@ 0x68
 800b08e:	e7e9      	b.n	800b064 <_fwalk_sglue+0x10>

0800b090 <iprintf>:
 800b090:	b40f      	push	{r0, r1, r2, r3}
 800b092:	b507      	push	{r0, r1, r2, lr}
 800b094:	4906      	ldr	r1, [pc, #24]	@ (800b0b0 <iprintf+0x20>)
 800b096:	ab04      	add	r3, sp, #16
 800b098:	6808      	ldr	r0, [r1, #0]
 800b09a:	f853 2b04 	ldr.w	r2, [r3], #4
 800b09e:	6881      	ldr	r1, [r0, #8]
 800b0a0:	9301      	str	r3, [sp, #4]
 800b0a2:	f002 fb91 	bl	800d7c8 <_vfiprintf_r>
 800b0a6:	b003      	add	sp, #12
 800b0a8:	f85d eb04 	ldr.w	lr, [sp], #4
 800b0ac:	b004      	add	sp, #16
 800b0ae:	4770      	bx	lr
 800b0b0:	2000019c 	.word	0x2000019c

0800b0b4 <_puts_r>:
 800b0b4:	6a03      	ldr	r3, [r0, #32]
 800b0b6:	b570      	push	{r4, r5, r6, lr}
 800b0b8:	6884      	ldr	r4, [r0, #8]
 800b0ba:	4605      	mov	r5, r0
 800b0bc:	460e      	mov	r6, r1
 800b0be:	b90b      	cbnz	r3, 800b0c4 <_puts_r+0x10>
 800b0c0:	f7ff ffb0 	bl	800b024 <__sinit>
 800b0c4:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800b0c6:	07db      	lsls	r3, r3, #31
 800b0c8:	d405      	bmi.n	800b0d6 <_puts_r+0x22>
 800b0ca:	89a3      	ldrh	r3, [r4, #12]
 800b0cc:	0598      	lsls	r0, r3, #22
 800b0ce:	d402      	bmi.n	800b0d6 <_puts_r+0x22>
 800b0d0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800b0d2:	f000 fa62 	bl	800b59a <__retarget_lock_acquire_recursive>
 800b0d6:	89a3      	ldrh	r3, [r4, #12]
 800b0d8:	0719      	lsls	r1, r3, #28
 800b0da:	d502      	bpl.n	800b0e2 <_puts_r+0x2e>
 800b0dc:	6923      	ldr	r3, [r4, #16]
 800b0de:	2b00      	cmp	r3, #0
 800b0e0:	d135      	bne.n	800b14e <_puts_r+0x9a>
 800b0e2:	4621      	mov	r1, r4
 800b0e4:	4628      	mov	r0, r5
 800b0e6:	f000 f8e7 	bl	800b2b8 <__swsetup_r>
 800b0ea:	b380      	cbz	r0, 800b14e <_puts_r+0x9a>
 800b0ec:	f04f 35ff 	mov.w	r5, #4294967295
 800b0f0:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800b0f2:	07da      	lsls	r2, r3, #31
 800b0f4:	d405      	bmi.n	800b102 <_puts_r+0x4e>
 800b0f6:	89a3      	ldrh	r3, [r4, #12]
 800b0f8:	059b      	lsls	r3, r3, #22
 800b0fa:	d402      	bmi.n	800b102 <_puts_r+0x4e>
 800b0fc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800b0fe:	f000 fa4d 	bl	800b59c <__retarget_lock_release_recursive>
 800b102:	4628      	mov	r0, r5
 800b104:	bd70      	pop	{r4, r5, r6, pc}
 800b106:	2b00      	cmp	r3, #0
 800b108:	da04      	bge.n	800b114 <_puts_r+0x60>
 800b10a:	69a2      	ldr	r2, [r4, #24]
 800b10c:	429a      	cmp	r2, r3
 800b10e:	dc17      	bgt.n	800b140 <_puts_r+0x8c>
 800b110:	290a      	cmp	r1, #10
 800b112:	d015      	beq.n	800b140 <_puts_r+0x8c>
 800b114:	6823      	ldr	r3, [r4, #0]
 800b116:	1c5a      	adds	r2, r3, #1
 800b118:	6022      	str	r2, [r4, #0]
 800b11a:	7019      	strb	r1, [r3, #0]
 800b11c:	68a3      	ldr	r3, [r4, #8]
 800b11e:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800b122:	3b01      	subs	r3, #1
 800b124:	60a3      	str	r3, [r4, #8]
 800b126:	2900      	cmp	r1, #0
 800b128:	d1ed      	bne.n	800b106 <_puts_r+0x52>
 800b12a:	2b00      	cmp	r3, #0
 800b12c:	da11      	bge.n	800b152 <_puts_r+0x9e>
 800b12e:	4622      	mov	r2, r4
 800b130:	210a      	movs	r1, #10
 800b132:	4628      	mov	r0, r5
 800b134:	f000 f881 	bl	800b23a <__swbuf_r>
 800b138:	3001      	adds	r0, #1
 800b13a:	d0d7      	beq.n	800b0ec <_puts_r+0x38>
 800b13c:	250a      	movs	r5, #10
 800b13e:	e7d7      	b.n	800b0f0 <_puts_r+0x3c>
 800b140:	4622      	mov	r2, r4
 800b142:	4628      	mov	r0, r5
 800b144:	f000 f879 	bl	800b23a <__swbuf_r>
 800b148:	3001      	adds	r0, #1
 800b14a:	d1e7      	bne.n	800b11c <_puts_r+0x68>
 800b14c:	e7ce      	b.n	800b0ec <_puts_r+0x38>
 800b14e:	3e01      	subs	r6, #1
 800b150:	e7e4      	b.n	800b11c <_puts_r+0x68>
 800b152:	6823      	ldr	r3, [r4, #0]
 800b154:	1c5a      	adds	r2, r3, #1
 800b156:	6022      	str	r2, [r4, #0]
 800b158:	220a      	movs	r2, #10
 800b15a:	701a      	strb	r2, [r3, #0]
 800b15c:	e7ee      	b.n	800b13c <_puts_r+0x88>
	...

0800b160 <puts>:
 800b160:	4b02      	ldr	r3, [pc, #8]	@ (800b16c <puts+0xc>)
 800b162:	4601      	mov	r1, r0
 800b164:	6818      	ldr	r0, [r3, #0]
 800b166:	f7ff bfa5 	b.w	800b0b4 <_puts_r>
 800b16a:	bf00      	nop
 800b16c:	2000019c 	.word	0x2000019c

0800b170 <siprintf>:
 800b170:	b40e      	push	{r1, r2, r3}
 800b172:	b510      	push	{r4, lr}
 800b174:	b09d      	sub	sp, #116	@ 0x74
 800b176:	ab1f      	add	r3, sp, #124	@ 0x7c
 800b178:	9002      	str	r0, [sp, #8]
 800b17a:	9006      	str	r0, [sp, #24]
 800b17c:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800b180:	480a      	ldr	r0, [pc, #40]	@ (800b1ac <siprintf+0x3c>)
 800b182:	9107      	str	r1, [sp, #28]
 800b184:	9104      	str	r1, [sp, #16]
 800b186:	490a      	ldr	r1, [pc, #40]	@ (800b1b0 <siprintf+0x40>)
 800b188:	f853 2b04 	ldr.w	r2, [r3], #4
 800b18c:	9105      	str	r1, [sp, #20]
 800b18e:	2400      	movs	r4, #0
 800b190:	a902      	add	r1, sp, #8
 800b192:	6800      	ldr	r0, [r0, #0]
 800b194:	9301      	str	r3, [sp, #4]
 800b196:	941b      	str	r4, [sp, #108]	@ 0x6c
 800b198:	f002 f9f0 	bl	800d57c <_svfiprintf_r>
 800b19c:	9b02      	ldr	r3, [sp, #8]
 800b19e:	701c      	strb	r4, [r3, #0]
 800b1a0:	b01d      	add	sp, #116	@ 0x74
 800b1a2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b1a6:	b003      	add	sp, #12
 800b1a8:	4770      	bx	lr
 800b1aa:	bf00      	nop
 800b1ac:	2000019c 	.word	0x2000019c
 800b1b0:	ffff0208 	.word	0xffff0208

0800b1b4 <__sread>:
 800b1b4:	b510      	push	{r4, lr}
 800b1b6:	460c      	mov	r4, r1
 800b1b8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b1bc:	f000 f99e 	bl	800b4fc <_read_r>
 800b1c0:	2800      	cmp	r0, #0
 800b1c2:	bfab      	itete	ge
 800b1c4:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800b1c6:	89a3      	ldrhlt	r3, [r4, #12]
 800b1c8:	181b      	addge	r3, r3, r0
 800b1ca:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800b1ce:	bfac      	ite	ge
 800b1d0:	6563      	strge	r3, [r4, #84]	@ 0x54
 800b1d2:	81a3      	strhlt	r3, [r4, #12]
 800b1d4:	bd10      	pop	{r4, pc}

0800b1d6 <__swrite>:
 800b1d6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b1da:	461f      	mov	r7, r3
 800b1dc:	898b      	ldrh	r3, [r1, #12]
 800b1de:	05db      	lsls	r3, r3, #23
 800b1e0:	4605      	mov	r5, r0
 800b1e2:	460c      	mov	r4, r1
 800b1e4:	4616      	mov	r6, r2
 800b1e6:	d505      	bpl.n	800b1f4 <__swrite+0x1e>
 800b1e8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b1ec:	2302      	movs	r3, #2
 800b1ee:	2200      	movs	r2, #0
 800b1f0:	f000 f972 	bl	800b4d8 <_lseek_r>
 800b1f4:	89a3      	ldrh	r3, [r4, #12]
 800b1f6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b1fa:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800b1fe:	81a3      	strh	r3, [r4, #12]
 800b200:	4632      	mov	r2, r6
 800b202:	463b      	mov	r3, r7
 800b204:	4628      	mov	r0, r5
 800b206:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b20a:	f000 b989 	b.w	800b520 <_write_r>

0800b20e <__sseek>:
 800b20e:	b510      	push	{r4, lr}
 800b210:	460c      	mov	r4, r1
 800b212:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b216:	f000 f95f 	bl	800b4d8 <_lseek_r>
 800b21a:	1c43      	adds	r3, r0, #1
 800b21c:	89a3      	ldrh	r3, [r4, #12]
 800b21e:	bf15      	itete	ne
 800b220:	6560      	strne	r0, [r4, #84]	@ 0x54
 800b222:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800b226:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800b22a:	81a3      	strheq	r3, [r4, #12]
 800b22c:	bf18      	it	ne
 800b22e:	81a3      	strhne	r3, [r4, #12]
 800b230:	bd10      	pop	{r4, pc}

0800b232 <__sclose>:
 800b232:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b236:	f000 b93f 	b.w	800b4b8 <_close_r>

0800b23a <__swbuf_r>:
 800b23a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b23c:	460e      	mov	r6, r1
 800b23e:	4614      	mov	r4, r2
 800b240:	4605      	mov	r5, r0
 800b242:	b118      	cbz	r0, 800b24c <__swbuf_r+0x12>
 800b244:	6a03      	ldr	r3, [r0, #32]
 800b246:	b90b      	cbnz	r3, 800b24c <__swbuf_r+0x12>
 800b248:	f7ff feec 	bl	800b024 <__sinit>
 800b24c:	69a3      	ldr	r3, [r4, #24]
 800b24e:	60a3      	str	r3, [r4, #8]
 800b250:	89a3      	ldrh	r3, [r4, #12]
 800b252:	071a      	lsls	r2, r3, #28
 800b254:	d501      	bpl.n	800b25a <__swbuf_r+0x20>
 800b256:	6923      	ldr	r3, [r4, #16]
 800b258:	b943      	cbnz	r3, 800b26c <__swbuf_r+0x32>
 800b25a:	4621      	mov	r1, r4
 800b25c:	4628      	mov	r0, r5
 800b25e:	f000 f82b 	bl	800b2b8 <__swsetup_r>
 800b262:	b118      	cbz	r0, 800b26c <__swbuf_r+0x32>
 800b264:	f04f 37ff 	mov.w	r7, #4294967295
 800b268:	4638      	mov	r0, r7
 800b26a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b26c:	6823      	ldr	r3, [r4, #0]
 800b26e:	6922      	ldr	r2, [r4, #16]
 800b270:	1a98      	subs	r0, r3, r2
 800b272:	6963      	ldr	r3, [r4, #20]
 800b274:	b2f6      	uxtb	r6, r6
 800b276:	4283      	cmp	r3, r0
 800b278:	4637      	mov	r7, r6
 800b27a:	dc05      	bgt.n	800b288 <__swbuf_r+0x4e>
 800b27c:	4621      	mov	r1, r4
 800b27e:	4628      	mov	r0, r5
 800b280:	f002 fc3e 	bl	800db00 <_fflush_r>
 800b284:	2800      	cmp	r0, #0
 800b286:	d1ed      	bne.n	800b264 <__swbuf_r+0x2a>
 800b288:	68a3      	ldr	r3, [r4, #8]
 800b28a:	3b01      	subs	r3, #1
 800b28c:	60a3      	str	r3, [r4, #8]
 800b28e:	6823      	ldr	r3, [r4, #0]
 800b290:	1c5a      	adds	r2, r3, #1
 800b292:	6022      	str	r2, [r4, #0]
 800b294:	701e      	strb	r6, [r3, #0]
 800b296:	6962      	ldr	r2, [r4, #20]
 800b298:	1c43      	adds	r3, r0, #1
 800b29a:	429a      	cmp	r2, r3
 800b29c:	d004      	beq.n	800b2a8 <__swbuf_r+0x6e>
 800b29e:	89a3      	ldrh	r3, [r4, #12]
 800b2a0:	07db      	lsls	r3, r3, #31
 800b2a2:	d5e1      	bpl.n	800b268 <__swbuf_r+0x2e>
 800b2a4:	2e0a      	cmp	r6, #10
 800b2a6:	d1df      	bne.n	800b268 <__swbuf_r+0x2e>
 800b2a8:	4621      	mov	r1, r4
 800b2aa:	4628      	mov	r0, r5
 800b2ac:	f002 fc28 	bl	800db00 <_fflush_r>
 800b2b0:	2800      	cmp	r0, #0
 800b2b2:	d0d9      	beq.n	800b268 <__swbuf_r+0x2e>
 800b2b4:	e7d6      	b.n	800b264 <__swbuf_r+0x2a>
	...

0800b2b8 <__swsetup_r>:
 800b2b8:	b538      	push	{r3, r4, r5, lr}
 800b2ba:	4b29      	ldr	r3, [pc, #164]	@ (800b360 <__swsetup_r+0xa8>)
 800b2bc:	4605      	mov	r5, r0
 800b2be:	6818      	ldr	r0, [r3, #0]
 800b2c0:	460c      	mov	r4, r1
 800b2c2:	b118      	cbz	r0, 800b2cc <__swsetup_r+0x14>
 800b2c4:	6a03      	ldr	r3, [r0, #32]
 800b2c6:	b90b      	cbnz	r3, 800b2cc <__swsetup_r+0x14>
 800b2c8:	f7ff feac 	bl	800b024 <__sinit>
 800b2cc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b2d0:	0719      	lsls	r1, r3, #28
 800b2d2:	d422      	bmi.n	800b31a <__swsetup_r+0x62>
 800b2d4:	06da      	lsls	r2, r3, #27
 800b2d6:	d407      	bmi.n	800b2e8 <__swsetup_r+0x30>
 800b2d8:	2209      	movs	r2, #9
 800b2da:	602a      	str	r2, [r5, #0]
 800b2dc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b2e0:	81a3      	strh	r3, [r4, #12]
 800b2e2:	f04f 30ff 	mov.w	r0, #4294967295
 800b2e6:	e033      	b.n	800b350 <__swsetup_r+0x98>
 800b2e8:	0758      	lsls	r0, r3, #29
 800b2ea:	d512      	bpl.n	800b312 <__swsetup_r+0x5a>
 800b2ec:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800b2ee:	b141      	cbz	r1, 800b302 <__swsetup_r+0x4a>
 800b2f0:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800b2f4:	4299      	cmp	r1, r3
 800b2f6:	d002      	beq.n	800b2fe <__swsetup_r+0x46>
 800b2f8:	4628      	mov	r0, r5
 800b2fa:	f000 ffe1 	bl	800c2c0 <_free_r>
 800b2fe:	2300      	movs	r3, #0
 800b300:	6363      	str	r3, [r4, #52]	@ 0x34
 800b302:	89a3      	ldrh	r3, [r4, #12]
 800b304:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800b308:	81a3      	strh	r3, [r4, #12]
 800b30a:	2300      	movs	r3, #0
 800b30c:	6063      	str	r3, [r4, #4]
 800b30e:	6923      	ldr	r3, [r4, #16]
 800b310:	6023      	str	r3, [r4, #0]
 800b312:	89a3      	ldrh	r3, [r4, #12]
 800b314:	f043 0308 	orr.w	r3, r3, #8
 800b318:	81a3      	strh	r3, [r4, #12]
 800b31a:	6923      	ldr	r3, [r4, #16]
 800b31c:	b94b      	cbnz	r3, 800b332 <__swsetup_r+0x7a>
 800b31e:	89a3      	ldrh	r3, [r4, #12]
 800b320:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800b324:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800b328:	d003      	beq.n	800b332 <__swsetup_r+0x7a>
 800b32a:	4621      	mov	r1, r4
 800b32c:	4628      	mov	r0, r5
 800b32e:	f002 fc47 	bl	800dbc0 <__smakebuf_r>
 800b332:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b336:	f013 0201 	ands.w	r2, r3, #1
 800b33a:	d00a      	beq.n	800b352 <__swsetup_r+0x9a>
 800b33c:	2200      	movs	r2, #0
 800b33e:	60a2      	str	r2, [r4, #8]
 800b340:	6962      	ldr	r2, [r4, #20]
 800b342:	4252      	negs	r2, r2
 800b344:	61a2      	str	r2, [r4, #24]
 800b346:	6922      	ldr	r2, [r4, #16]
 800b348:	b942      	cbnz	r2, 800b35c <__swsetup_r+0xa4>
 800b34a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800b34e:	d1c5      	bne.n	800b2dc <__swsetup_r+0x24>
 800b350:	bd38      	pop	{r3, r4, r5, pc}
 800b352:	0799      	lsls	r1, r3, #30
 800b354:	bf58      	it	pl
 800b356:	6962      	ldrpl	r2, [r4, #20]
 800b358:	60a2      	str	r2, [r4, #8]
 800b35a:	e7f4      	b.n	800b346 <__swsetup_r+0x8e>
 800b35c:	2000      	movs	r0, #0
 800b35e:	e7f7      	b.n	800b350 <__swsetup_r+0x98>
 800b360:	2000019c 	.word	0x2000019c

0800b364 <memmove>:
 800b364:	4288      	cmp	r0, r1
 800b366:	b510      	push	{r4, lr}
 800b368:	eb01 0402 	add.w	r4, r1, r2
 800b36c:	d902      	bls.n	800b374 <memmove+0x10>
 800b36e:	4284      	cmp	r4, r0
 800b370:	4623      	mov	r3, r4
 800b372:	d807      	bhi.n	800b384 <memmove+0x20>
 800b374:	1e43      	subs	r3, r0, #1
 800b376:	42a1      	cmp	r1, r4
 800b378:	d008      	beq.n	800b38c <memmove+0x28>
 800b37a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800b37e:	f803 2f01 	strb.w	r2, [r3, #1]!
 800b382:	e7f8      	b.n	800b376 <memmove+0x12>
 800b384:	4402      	add	r2, r0
 800b386:	4601      	mov	r1, r0
 800b388:	428a      	cmp	r2, r1
 800b38a:	d100      	bne.n	800b38e <memmove+0x2a>
 800b38c:	bd10      	pop	{r4, pc}
 800b38e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800b392:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800b396:	e7f7      	b.n	800b388 <memmove+0x24>

0800b398 <memset>:
 800b398:	4402      	add	r2, r0
 800b39a:	4603      	mov	r3, r0
 800b39c:	4293      	cmp	r3, r2
 800b39e:	d100      	bne.n	800b3a2 <memset+0xa>
 800b3a0:	4770      	bx	lr
 800b3a2:	f803 1b01 	strb.w	r1, [r3], #1
 800b3a6:	e7f9      	b.n	800b39c <memset+0x4>

0800b3a8 <strncmp>:
 800b3a8:	b510      	push	{r4, lr}
 800b3aa:	b16a      	cbz	r2, 800b3c8 <strncmp+0x20>
 800b3ac:	3901      	subs	r1, #1
 800b3ae:	1884      	adds	r4, r0, r2
 800b3b0:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b3b4:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800b3b8:	429a      	cmp	r2, r3
 800b3ba:	d103      	bne.n	800b3c4 <strncmp+0x1c>
 800b3bc:	42a0      	cmp	r0, r4
 800b3be:	d001      	beq.n	800b3c4 <strncmp+0x1c>
 800b3c0:	2a00      	cmp	r2, #0
 800b3c2:	d1f5      	bne.n	800b3b0 <strncmp+0x8>
 800b3c4:	1ad0      	subs	r0, r2, r3
 800b3c6:	bd10      	pop	{r4, pc}
 800b3c8:	4610      	mov	r0, r2
 800b3ca:	e7fc      	b.n	800b3c6 <strncmp+0x1e>

0800b3cc <strtok>:
 800b3cc:	4b16      	ldr	r3, [pc, #88]	@ (800b428 <strtok+0x5c>)
 800b3ce:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b3d2:	681f      	ldr	r7, [r3, #0]
 800b3d4:	6c7c      	ldr	r4, [r7, #68]	@ 0x44
 800b3d6:	4605      	mov	r5, r0
 800b3d8:	460e      	mov	r6, r1
 800b3da:	b9ec      	cbnz	r4, 800b418 <strtok+0x4c>
 800b3dc:	2050      	movs	r0, #80	@ 0x50
 800b3de:	f001 faf3 	bl	800c9c8 <malloc>
 800b3e2:	4602      	mov	r2, r0
 800b3e4:	6478      	str	r0, [r7, #68]	@ 0x44
 800b3e6:	b920      	cbnz	r0, 800b3f2 <strtok+0x26>
 800b3e8:	4b10      	ldr	r3, [pc, #64]	@ (800b42c <strtok+0x60>)
 800b3ea:	4811      	ldr	r0, [pc, #68]	@ (800b430 <strtok+0x64>)
 800b3ec:	215b      	movs	r1, #91	@ 0x5b
 800b3ee:	f000 f8ef 	bl	800b5d0 <__assert_func>
 800b3f2:	e9c0 4400 	strd	r4, r4, [r0]
 800b3f6:	e9c0 4402 	strd	r4, r4, [r0, #8]
 800b3fa:	e9c0 4404 	strd	r4, r4, [r0, #16]
 800b3fe:	e9c0 440a 	strd	r4, r4, [r0, #40]	@ 0x28
 800b402:	e9c0 440c 	strd	r4, r4, [r0, #48]	@ 0x30
 800b406:	e9c0 440e 	strd	r4, r4, [r0, #56]	@ 0x38
 800b40a:	e9c0 4410 	strd	r4, r4, [r0, #64]	@ 0x40
 800b40e:	e9c0 4412 	strd	r4, r4, [r0, #72]	@ 0x48
 800b412:	6184      	str	r4, [r0, #24]
 800b414:	7704      	strb	r4, [r0, #28]
 800b416:	6244      	str	r4, [r0, #36]	@ 0x24
 800b418:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800b41a:	4631      	mov	r1, r6
 800b41c:	4628      	mov	r0, r5
 800b41e:	2301      	movs	r3, #1
 800b420:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b424:	f000 b806 	b.w	800b434 <__strtok_r>
 800b428:	2000019c 	.word	0x2000019c
 800b42c:	0800f76e 	.word	0x0800f76e
 800b430:	0800f785 	.word	0x0800f785

0800b434 <__strtok_r>:
 800b434:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b436:	4604      	mov	r4, r0
 800b438:	b908      	cbnz	r0, 800b43e <__strtok_r+0xa>
 800b43a:	6814      	ldr	r4, [r2, #0]
 800b43c:	b144      	cbz	r4, 800b450 <__strtok_r+0x1c>
 800b43e:	4620      	mov	r0, r4
 800b440:	f814 5b01 	ldrb.w	r5, [r4], #1
 800b444:	460f      	mov	r7, r1
 800b446:	f817 6b01 	ldrb.w	r6, [r7], #1
 800b44a:	b91e      	cbnz	r6, 800b454 <__strtok_r+0x20>
 800b44c:	b965      	cbnz	r5, 800b468 <__strtok_r+0x34>
 800b44e:	6015      	str	r5, [r2, #0]
 800b450:	2000      	movs	r0, #0
 800b452:	e005      	b.n	800b460 <__strtok_r+0x2c>
 800b454:	42b5      	cmp	r5, r6
 800b456:	d1f6      	bne.n	800b446 <__strtok_r+0x12>
 800b458:	2b00      	cmp	r3, #0
 800b45a:	d1f0      	bne.n	800b43e <__strtok_r+0xa>
 800b45c:	6014      	str	r4, [r2, #0]
 800b45e:	7003      	strb	r3, [r0, #0]
 800b460:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b462:	461c      	mov	r4, r3
 800b464:	e00c      	b.n	800b480 <__strtok_r+0x4c>
 800b466:	b91d      	cbnz	r5, 800b470 <__strtok_r+0x3c>
 800b468:	4627      	mov	r7, r4
 800b46a:	f814 3b01 	ldrb.w	r3, [r4], #1
 800b46e:	460e      	mov	r6, r1
 800b470:	f816 5b01 	ldrb.w	r5, [r6], #1
 800b474:	42ab      	cmp	r3, r5
 800b476:	d1f6      	bne.n	800b466 <__strtok_r+0x32>
 800b478:	2b00      	cmp	r3, #0
 800b47a:	d0f2      	beq.n	800b462 <__strtok_r+0x2e>
 800b47c:	2300      	movs	r3, #0
 800b47e:	703b      	strb	r3, [r7, #0]
 800b480:	6014      	str	r4, [r2, #0]
 800b482:	e7ed      	b.n	800b460 <__strtok_r+0x2c>

0800b484 <strstr>:
 800b484:	780a      	ldrb	r2, [r1, #0]
 800b486:	b570      	push	{r4, r5, r6, lr}
 800b488:	b96a      	cbnz	r2, 800b4a6 <strstr+0x22>
 800b48a:	bd70      	pop	{r4, r5, r6, pc}
 800b48c:	429a      	cmp	r2, r3
 800b48e:	d109      	bne.n	800b4a4 <strstr+0x20>
 800b490:	460c      	mov	r4, r1
 800b492:	4605      	mov	r5, r0
 800b494:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 800b498:	2b00      	cmp	r3, #0
 800b49a:	d0f6      	beq.n	800b48a <strstr+0x6>
 800b49c:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 800b4a0:	429e      	cmp	r6, r3
 800b4a2:	d0f7      	beq.n	800b494 <strstr+0x10>
 800b4a4:	3001      	adds	r0, #1
 800b4a6:	7803      	ldrb	r3, [r0, #0]
 800b4a8:	2b00      	cmp	r3, #0
 800b4aa:	d1ef      	bne.n	800b48c <strstr+0x8>
 800b4ac:	4618      	mov	r0, r3
 800b4ae:	e7ec      	b.n	800b48a <strstr+0x6>

0800b4b0 <_localeconv_r>:
 800b4b0:	4800      	ldr	r0, [pc, #0]	@ (800b4b4 <_localeconv_r+0x4>)
 800b4b2:	4770      	bx	lr
 800b4b4:	20000120 	.word	0x20000120

0800b4b8 <_close_r>:
 800b4b8:	b538      	push	{r3, r4, r5, lr}
 800b4ba:	4d06      	ldr	r5, [pc, #24]	@ (800b4d4 <_close_r+0x1c>)
 800b4bc:	2300      	movs	r3, #0
 800b4be:	4604      	mov	r4, r0
 800b4c0:	4608      	mov	r0, r1
 800b4c2:	602b      	str	r3, [r5, #0]
 800b4c4:	f7f7 f92d 	bl	8002722 <_close>
 800b4c8:	1c43      	adds	r3, r0, #1
 800b4ca:	d102      	bne.n	800b4d2 <_close_r+0x1a>
 800b4cc:	682b      	ldr	r3, [r5, #0]
 800b4ce:	b103      	cbz	r3, 800b4d2 <_close_r+0x1a>
 800b4d0:	6023      	str	r3, [r4, #0]
 800b4d2:	bd38      	pop	{r3, r4, r5, pc}
 800b4d4:	20000e84 	.word	0x20000e84

0800b4d8 <_lseek_r>:
 800b4d8:	b538      	push	{r3, r4, r5, lr}
 800b4da:	4d07      	ldr	r5, [pc, #28]	@ (800b4f8 <_lseek_r+0x20>)
 800b4dc:	4604      	mov	r4, r0
 800b4de:	4608      	mov	r0, r1
 800b4e0:	4611      	mov	r1, r2
 800b4e2:	2200      	movs	r2, #0
 800b4e4:	602a      	str	r2, [r5, #0]
 800b4e6:	461a      	mov	r2, r3
 800b4e8:	f7f7 f942 	bl	8002770 <_lseek>
 800b4ec:	1c43      	adds	r3, r0, #1
 800b4ee:	d102      	bne.n	800b4f6 <_lseek_r+0x1e>
 800b4f0:	682b      	ldr	r3, [r5, #0]
 800b4f2:	b103      	cbz	r3, 800b4f6 <_lseek_r+0x1e>
 800b4f4:	6023      	str	r3, [r4, #0]
 800b4f6:	bd38      	pop	{r3, r4, r5, pc}
 800b4f8:	20000e84 	.word	0x20000e84

0800b4fc <_read_r>:
 800b4fc:	b538      	push	{r3, r4, r5, lr}
 800b4fe:	4d07      	ldr	r5, [pc, #28]	@ (800b51c <_read_r+0x20>)
 800b500:	4604      	mov	r4, r0
 800b502:	4608      	mov	r0, r1
 800b504:	4611      	mov	r1, r2
 800b506:	2200      	movs	r2, #0
 800b508:	602a      	str	r2, [r5, #0]
 800b50a:	461a      	mov	r2, r3
 800b50c:	f7f7 f8d0 	bl	80026b0 <_read>
 800b510:	1c43      	adds	r3, r0, #1
 800b512:	d102      	bne.n	800b51a <_read_r+0x1e>
 800b514:	682b      	ldr	r3, [r5, #0]
 800b516:	b103      	cbz	r3, 800b51a <_read_r+0x1e>
 800b518:	6023      	str	r3, [r4, #0]
 800b51a:	bd38      	pop	{r3, r4, r5, pc}
 800b51c:	20000e84 	.word	0x20000e84

0800b520 <_write_r>:
 800b520:	b538      	push	{r3, r4, r5, lr}
 800b522:	4d07      	ldr	r5, [pc, #28]	@ (800b540 <_write_r+0x20>)
 800b524:	4604      	mov	r4, r0
 800b526:	4608      	mov	r0, r1
 800b528:	4611      	mov	r1, r2
 800b52a:	2200      	movs	r2, #0
 800b52c:	602a      	str	r2, [r5, #0]
 800b52e:	461a      	mov	r2, r3
 800b530:	f7f7 f8db 	bl	80026ea <_write>
 800b534:	1c43      	adds	r3, r0, #1
 800b536:	d102      	bne.n	800b53e <_write_r+0x1e>
 800b538:	682b      	ldr	r3, [r5, #0]
 800b53a:	b103      	cbz	r3, 800b53e <_write_r+0x1e>
 800b53c:	6023      	str	r3, [r4, #0]
 800b53e:	bd38      	pop	{r3, r4, r5, pc}
 800b540:	20000e84 	.word	0x20000e84

0800b544 <__errno>:
 800b544:	4b01      	ldr	r3, [pc, #4]	@ (800b54c <__errno+0x8>)
 800b546:	6818      	ldr	r0, [r3, #0]
 800b548:	4770      	bx	lr
 800b54a:	bf00      	nop
 800b54c:	2000019c 	.word	0x2000019c

0800b550 <__libc_init_array>:
 800b550:	b570      	push	{r4, r5, r6, lr}
 800b552:	4d0d      	ldr	r5, [pc, #52]	@ (800b588 <__libc_init_array+0x38>)
 800b554:	4c0d      	ldr	r4, [pc, #52]	@ (800b58c <__libc_init_array+0x3c>)
 800b556:	1b64      	subs	r4, r4, r5
 800b558:	10a4      	asrs	r4, r4, #2
 800b55a:	2600      	movs	r6, #0
 800b55c:	42a6      	cmp	r6, r4
 800b55e:	d109      	bne.n	800b574 <__libc_init_array+0x24>
 800b560:	4d0b      	ldr	r5, [pc, #44]	@ (800b590 <__libc_init_array+0x40>)
 800b562:	4c0c      	ldr	r4, [pc, #48]	@ (800b594 <__libc_init_array+0x44>)
 800b564:	f002 fc30 	bl	800ddc8 <_init>
 800b568:	1b64      	subs	r4, r4, r5
 800b56a:	10a4      	asrs	r4, r4, #2
 800b56c:	2600      	movs	r6, #0
 800b56e:	42a6      	cmp	r6, r4
 800b570:	d105      	bne.n	800b57e <__libc_init_array+0x2e>
 800b572:	bd70      	pop	{r4, r5, r6, pc}
 800b574:	f855 3b04 	ldr.w	r3, [r5], #4
 800b578:	4798      	blx	r3
 800b57a:	3601      	adds	r6, #1
 800b57c:	e7ee      	b.n	800b55c <__libc_init_array+0xc>
 800b57e:	f855 3b04 	ldr.w	r3, [r5], #4
 800b582:	4798      	blx	r3
 800b584:	3601      	adds	r6, #1
 800b586:	e7f2      	b.n	800b56e <__libc_init_array+0x1e>
 800b588:	0800fbc4 	.word	0x0800fbc4
 800b58c:	0800fbc4 	.word	0x0800fbc4
 800b590:	0800fbc4 	.word	0x0800fbc4
 800b594:	0800fbc8 	.word	0x0800fbc8

0800b598 <__retarget_lock_init_recursive>:
 800b598:	4770      	bx	lr

0800b59a <__retarget_lock_acquire_recursive>:
 800b59a:	4770      	bx	lr

0800b59c <__retarget_lock_release_recursive>:
 800b59c:	4770      	bx	lr

0800b59e <memcpy>:
 800b59e:	440a      	add	r2, r1
 800b5a0:	4291      	cmp	r1, r2
 800b5a2:	f100 33ff 	add.w	r3, r0, #4294967295
 800b5a6:	d100      	bne.n	800b5aa <memcpy+0xc>
 800b5a8:	4770      	bx	lr
 800b5aa:	b510      	push	{r4, lr}
 800b5ac:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b5b0:	f803 4f01 	strb.w	r4, [r3, #1]!
 800b5b4:	4291      	cmp	r1, r2
 800b5b6:	d1f9      	bne.n	800b5ac <memcpy+0xe>
 800b5b8:	bd10      	pop	{r4, pc}
 800b5ba:	0000      	movs	r0, r0
 800b5bc:	0000      	movs	r0, r0
	...

0800b5c0 <nan>:
 800b5c0:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800b5c8 <nan+0x8>
 800b5c4:	4770      	bx	lr
 800b5c6:	bf00      	nop
 800b5c8:	00000000 	.word	0x00000000
 800b5cc:	7ff80000 	.word	0x7ff80000

0800b5d0 <__assert_func>:
 800b5d0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800b5d2:	4614      	mov	r4, r2
 800b5d4:	461a      	mov	r2, r3
 800b5d6:	4b09      	ldr	r3, [pc, #36]	@ (800b5fc <__assert_func+0x2c>)
 800b5d8:	681b      	ldr	r3, [r3, #0]
 800b5da:	4605      	mov	r5, r0
 800b5dc:	68d8      	ldr	r0, [r3, #12]
 800b5de:	b14c      	cbz	r4, 800b5f4 <__assert_func+0x24>
 800b5e0:	4b07      	ldr	r3, [pc, #28]	@ (800b600 <__assert_func+0x30>)
 800b5e2:	9100      	str	r1, [sp, #0]
 800b5e4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800b5e8:	4906      	ldr	r1, [pc, #24]	@ (800b604 <__assert_func+0x34>)
 800b5ea:	462b      	mov	r3, r5
 800b5ec:	f002 fab0 	bl	800db50 <fiprintf>
 800b5f0:	f002 fb54 	bl	800dc9c <abort>
 800b5f4:	4b04      	ldr	r3, [pc, #16]	@ (800b608 <__assert_func+0x38>)
 800b5f6:	461c      	mov	r4, r3
 800b5f8:	e7f3      	b.n	800b5e2 <__assert_func+0x12>
 800b5fa:	bf00      	nop
 800b5fc:	2000019c 	.word	0x2000019c
 800b600:	0800f7e7 	.word	0x0800f7e7
 800b604:	0800f7f4 	.word	0x0800f7f4
 800b608:	0800f822 	.word	0x0800f822

0800b60c <quorem>:
 800b60c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b610:	6903      	ldr	r3, [r0, #16]
 800b612:	690c      	ldr	r4, [r1, #16]
 800b614:	42a3      	cmp	r3, r4
 800b616:	4607      	mov	r7, r0
 800b618:	db7e      	blt.n	800b718 <quorem+0x10c>
 800b61a:	3c01      	subs	r4, #1
 800b61c:	f101 0814 	add.w	r8, r1, #20
 800b620:	00a3      	lsls	r3, r4, #2
 800b622:	f100 0514 	add.w	r5, r0, #20
 800b626:	9300      	str	r3, [sp, #0]
 800b628:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800b62c:	9301      	str	r3, [sp, #4]
 800b62e:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800b632:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800b636:	3301      	adds	r3, #1
 800b638:	429a      	cmp	r2, r3
 800b63a:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800b63e:	fbb2 f6f3 	udiv	r6, r2, r3
 800b642:	d32e      	bcc.n	800b6a2 <quorem+0x96>
 800b644:	f04f 0a00 	mov.w	sl, #0
 800b648:	46c4      	mov	ip, r8
 800b64a:	46ae      	mov	lr, r5
 800b64c:	46d3      	mov	fp, sl
 800b64e:	f85c 3b04 	ldr.w	r3, [ip], #4
 800b652:	b298      	uxth	r0, r3
 800b654:	fb06 a000 	mla	r0, r6, r0, sl
 800b658:	0c02      	lsrs	r2, r0, #16
 800b65a:	0c1b      	lsrs	r3, r3, #16
 800b65c:	fb06 2303 	mla	r3, r6, r3, r2
 800b660:	f8de 2000 	ldr.w	r2, [lr]
 800b664:	b280      	uxth	r0, r0
 800b666:	b292      	uxth	r2, r2
 800b668:	1a12      	subs	r2, r2, r0
 800b66a:	445a      	add	r2, fp
 800b66c:	f8de 0000 	ldr.w	r0, [lr]
 800b670:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800b674:	b29b      	uxth	r3, r3
 800b676:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800b67a:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800b67e:	b292      	uxth	r2, r2
 800b680:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800b684:	45e1      	cmp	r9, ip
 800b686:	f84e 2b04 	str.w	r2, [lr], #4
 800b68a:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800b68e:	d2de      	bcs.n	800b64e <quorem+0x42>
 800b690:	9b00      	ldr	r3, [sp, #0]
 800b692:	58eb      	ldr	r3, [r5, r3]
 800b694:	b92b      	cbnz	r3, 800b6a2 <quorem+0x96>
 800b696:	9b01      	ldr	r3, [sp, #4]
 800b698:	3b04      	subs	r3, #4
 800b69a:	429d      	cmp	r5, r3
 800b69c:	461a      	mov	r2, r3
 800b69e:	d32f      	bcc.n	800b700 <quorem+0xf4>
 800b6a0:	613c      	str	r4, [r7, #16]
 800b6a2:	4638      	mov	r0, r7
 800b6a4:	f001 fd14 	bl	800d0d0 <__mcmp>
 800b6a8:	2800      	cmp	r0, #0
 800b6aa:	db25      	blt.n	800b6f8 <quorem+0xec>
 800b6ac:	4629      	mov	r1, r5
 800b6ae:	2000      	movs	r0, #0
 800b6b0:	f858 2b04 	ldr.w	r2, [r8], #4
 800b6b4:	f8d1 c000 	ldr.w	ip, [r1]
 800b6b8:	fa1f fe82 	uxth.w	lr, r2
 800b6bc:	fa1f f38c 	uxth.w	r3, ip
 800b6c0:	eba3 030e 	sub.w	r3, r3, lr
 800b6c4:	4403      	add	r3, r0
 800b6c6:	0c12      	lsrs	r2, r2, #16
 800b6c8:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800b6cc:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800b6d0:	b29b      	uxth	r3, r3
 800b6d2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800b6d6:	45c1      	cmp	r9, r8
 800b6d8:	f841 3b04 	str.w	r3, [r1], #4
 800b6dc:	ea4f 4022 	mov.w	r0, r2, asr #16
 800b6e0:	d2e6      	bcs.n	800b6b0 <quorem+0xa4>
 800b6e2:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800b6e6:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800b6ea:	b922      	cbnz	r2, 800b6f6 <quorem+0xea>
 800b6ec:	3b04      	subs	r3, #4
 800b6ee:	429d      	cmp	r5, r3
 800b6f0:	461a      	mov	r2, r3
 800b6f2:	d30b      	bcc.n	800b70c <quorem+0x100>
 800b6f4:	613c      	str	r4, [r7, #16]
 800b6f6:	3601      	adds	r6, #1
 800b6f8:	4630      	mov	r0, r6
 800b6fa:	b003      	add	sp, #12
 800b6fc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b700:	6812      	ldr	r2, [r2, #0]
 800b702:	3b04      	subs	r3, #4
 800b704:	2a00      	cmp	r2, #0
 800b706:	d1cb      	bne.n	800b6a0 <quorem+0x94>
 800b708:	3c01      	subs	r4, #1
 800b70a:	e7c6      	b.n	800b69a <quorem+0x8e>
 800b70c:	6812      	ldr	r2, [r2, #0]
 800b70e:	3b04      	subs	r3, #4
 800b710:	2a00      	cmp	r2, #0
 800b712:	d1ef      	bne.n	800b6f4 <quorem+0xe8>
 800b714:	3c01      	subs	r4, #1
 800b716:	e7ea      	b.n	800b6ee <quorem+0xe2>
 800b718:	2000      	movs	r0, #0
 800b71a:	e7ee      	b.n	800b6fa <quorem+0xee>
 800b71c:	0000      	movs	r0, r0
	...

0800b720 <_dtoa_r>:
 800b720:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b724:	69c7      	ldr	r7, [r0, #28]
 800b726:	b097      	sub	sp, #92	@ 0x5c
 800b728:	ed8d 0b04 	vstr	d0, [sp, #16]
 800b72c:	ec55 4b10 	vmov	r4, r5, d0
 800b730:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 800b732:	9107      	str	r1, [sp, #28]
 800b734:	4681      	mov	r9, r0
 800b736:	920c      	str	r2, [sp, #48]	@ 0x30
 800b738:	9311      	str	r3, [sp, #68]	@ 0x44
 800b73a:	b97f      	cbnz	r7, 800b75c <_dtoa_r+0x3c>
 800b73c:	2010      	movs	r0, #16
 800b73e:	f001 f943 	bl	800c9c8 <malloc>
 800b742:	4602      	mov	r2, r0
 800b744:	f8c9 001c 	str.w	r0, [r9, #28]
 800b748:	b920      	cbnz	r0, 800b754 <_dtoa_r+0x34>
 800b74a:	4ba9      	ldr	r3, [pc, #676]	@ (800b9f0 <_dtoa_r+0x2d0>)
 800b74c:	21ef      	movs	r1, #239	@ 0xef
 800b74e:	48a9      	ldr	r0, [pc, #676]	@ (800b9f4 <_dtoa_r+0x2d4>)
 800b750:	f7ff ff3e 	bl	800b5d0 <__assert_func>
 800b754:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800b758:	6007      	str	r7, [r0, #0]
 800b75a:	60c7      	str	r7, [r0, #12]
 800b75c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800b760:	6819      	ldr	r1, [r3, #0]
 800b762:	b159      	cbz	r1, 800b77c <_dtoa_r+0x5c>
 800b764:	685a      	ldr	r2, [r3, #4]
 800b766:	604a      	str	r2, [r1, #4]
 800b768:	2301      	movs	r3, #1
 800b76a:	4093      	lsls	r3, r2
 800b76c:	608b      	str	r3, [r1, #8]
 800b76e:	4648      	mov	r0, r9
 800b770:	f001 fa32 	bl	800cbd8 <_Bfree>
 800b774:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800b778:	2200      	movs	r2, #0
 800b77a:	601a      	str	r2, [r3, #0]
 800b77c:	1e2b      	subs	r3, r5, #0
 800b77e:	bfb9      	ittee	lt
 800b780:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800b784:	9305      	strlt	r3, [sp, #20]
 800b786:	2300      	movge	r3, #0
 800b788:	6033      	strge	r3, [r6, #0]
 800b78a:	9f05      	ldr	r7, [sp, #20]
 800b78c:	4b9a      	ldr	r3, [pc, #616]	@ (800b9f8 <_dtoa_r+0x2d8>)
 800b78e:	bfbc      	itt	lt
 800b790:	2201      	movlt	r2, #1
 800b792:	6032      	strlt	r2, [r6, #0]
 800b794:	43bb      	bics	r3, r7
 800b796:	d112      	bne.n	800b7be <_dtoa_r+0x9e>
 800b798:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800b79a:	f242 730f 	movw	r3, #9999	@ 0x270f
 800b79e:	6013      	str	r3, [r2, #0]
 800b7a0:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800b7a4:	4323      	orrs	r3, r4
 800b7a6:	f000 855a 	beq.w	800c25e <_dtoa_r+0xb3e>
 800b7aa:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800b7ac:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 800ba0c <_dtoa_r+0x2ec>
 800b7b0:	2b00      	cmp	r3, #0
 800b7b2:	f000 855c 	beq.w	800c26e <_dtoa_r+0xb4e>
 800b7b6:	f10a 0303 	add.w	r3, sl, #3
 800b7ba:	f000 bd56 	b.w	800c26a <_dtoa_r+0xb4a>
 800b7be:	ed9d 7b04 	vldr	d7, [sp, #16]
 800b7c2:	2200      	movs	r2, #0
 800b7c4:	ec51 0b17 	vmov	r0, r1, d7
 800b7c8:	2300      	movs	r3, #0
 800b7ca:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 800b7ce:	f7f5 f99b 	bl	8000b08 <__aeabi_dcmpeq>
 800b7d2:	4680      	mov	r8, r0
 800b7d4:	b158      	cbz	r0, 800b7ee <_dtoa_r+0xce>
 800b7d6:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800b7d8:	2301      	movs	r3, #1
 800b7da:	6013      	str	r3, [r2, #0]
 800b7dc:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800b7de:	b113      	cbz	r3, 800b7e6 <_dtoa_r+0xc6>
 800b7e0:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800b7e2:	4b86      	ldr	r3, [pc, #536]	@ (800b9fc <_dtoa_r+0x2dc>)
 800b7e4:	6013      	str	r3, [r2, #0]
 800b7e6:	f8df a228 	ldr.w	sl, [pc, #552]	@ 800ba10 <_dtoa_r+0x2f0>
 800b7ea:	f000 bd40 	b.w	800c26e <_dtoa_r+0xb4e>
 800b7ee:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 800b7f2:	aa14      	add	r2, sp, #80	@ 0x50
 800b7f4:	a915      	add	r1, sp, #84	@ 0x54
 800b7f6:	4648      	mov	r0, r9
 800b7f8:	f001 fd8a 	bl	800d310 <__d2b>
 800b7fc:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800b800:	9002      	str	r0, [sp, #8]
 800b802:	2e00      	cmp	r6, #0
 800b804:	d078      	beq.n	800b8f8 <_dtoa_r+0x1d8>
 800b806:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b808:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 800b80c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800b810:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800b814:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800b818:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800b81c:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800b820:	4619      	mov	r1, r3
 800b822:	2200      	movs	r2, #0
 800b824:	4b76      	ldr	r3, [pc, #472]	@ (800ba00 <_dtoa_r+0x2e0>)
 800b826:	f7f4 fd4f 	bl	80002c8 <__aeabi_dsub>
 800b82a:	a36b      	add	r3, pc, #428	@ (adr r3, 800b9d8 <_dtoa_r+0x2b8>)
 800b82c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b830:	f7f4 ff02 	bl	8000638 <__aeabi_dmul>
 800b834:	a36a      	add	r3, pc, #424	@ (adr r3, 800b9e0 <_dtoa_r+0x2c0>)
 800b836:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b83a:	f7f4 fd47 	bl	80002cc <__adddf3>
 800b83e:	4604      	mov	r4, r0
 800b840:	4630      	mov	r0, r6
 800b842:	460d      	mov	r5, r1
 800b844:	f7f4 fe8e 	bl	8000564 <__aeabi_i2d>
 800b848:	a367      	add	r3, pc, #412	@ (adr r3, 800b9e8 <_dtoa_r+0x2c8>)
 800b84a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b84e:	f7f4 fef3 	bl	8000638 <__aeabi_dmul>
 800b852:	4602      	mov	r2, r0
 800b854:	460b      	mov	r3, r1
 800b856:	4620      	mov	r0, r4
 800b858:	4629      	mov	r1, r5
 800b85a:	f7f4 fd37 	bl	80002cc <__adddf3>
 800b85e:	4604      	mov	r4, r0
 800b860:	460d      	mov	r5, r1
 800b862:	f7f5 f999 	bl	8000b98 <__aeabi_d2iz>
 800b866:	2200      	movs	r2, #0
 800b868:	4607      	mov	r7, r0
 800b86a:	2300      	movs	r3, #0
 800b86c:	4620      	mov	r0, r4
 800b86e:	4629      	mov	r1, r5
 800b870:	f7f5 f954 	bl	8000b1c <__aeabi_dcmplt>
 800b874:	b140      	cbz	r0, 800b888 <_dtoa_r+0x168>
 800b876:	4638      	mov	r0, r7
 800b878:	f7f4 fe74 	bl	8000564 <__aeabi_i2d>
 800b87c:	4622      	mov	r2, r4
 800b87e:	462b      	mov	r3, r5
 800b880:	f7f5 f942 	bl	8000b08 <__aeabi_dcmpeq>
 800b884:	b900      	cbnz	r0, 800b888 <_dtoa_r+0x168>
 800b886:	3f01      	subs	r7, #1
 800b888:	2f16      	cmp	r7, #22
 800b88a:	d852      	bhi.n	800b932 <_dtoa_r+0x212>
 800b88c:	4b5d      	ldr	r3, [pc, #372]	@ (800ba04 <_dtoa_r+0x2e4>)
 800b88e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800b892:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b896:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800b89a:	f7f5 f93f 	bl	8000b1c <__aeabi_dcmplt>
 800b89e:	2800      	cmp	r0, #0
 800b8a0:	d049      	beq.n	800b936 <_dtoa_r+0x216>
 800b8a2:	3f01      	subs	r7, #1
 800b8a4:	2300      	movs	r3, #0
 800b8a6:	9310      	str	r3, [sp, #64]	@ 0x40
 800b8a8:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800b8aa:	1b9b      	subs	r3, r3, r6
 800b8ac:	1e5a      	subs	r2, r3, #1
 800b8ae:	bf45      	ittet	mi
 800b8b0:	f1c3 0301 	rsbmi	r3, r3, #1
 800b8b4:	9300      	strmi	r3, [sp, #0]
 800b8b6:	2300      	movpl	r3, #0
 800b8b8:	2300      	movmi	r3, #0
 800b8ba:	9206      	str	r2, [sp, #24]
 800b8bc:	bf54      	ite	pl
 800b8be:	9300      	strpl	r3, [sp, #0]
 800b8c0:	9306      	strmi	r3, [sp, #24]
 800b8c2:	2f00      	cmp	r7, #0
 800b8c4:	db39      	blt.n	800b93a <_dtoa_r+0x21a>
 800b8c6:	9b06      	ldr	r3, [sp, #24]
 800b8c8:	970d      	str	r7, [sp, #52]	@ 0x34
 800b8ca:	443b      	add	r3, r7
 800b8cc:	9306      	str	r3, [sp, #24]
 800b8ce:	2300      	movs	r3, #0
 800b8d0:	9308      	str	r3, [sp, #32]
 800b8d2:	9b07      	ldr	r3, [sp, #28]
 800b8d4:	2b09      	cmp	r3, #9
 800b8d6:	d863      	bhi.n	800b9a0 <_dtoa_r+0x280>
 800b8d8:	2b05      	cmp	r3, #5
 800b8da:	bfc4      	itt	gt
 800b8dc:	3b04      	subgt	r3, #4
 800b8de:	9307      	strgt	r3, [sp, #28]
 800b8e0:	9b07      	ldr	r3, [sp, #28]
 800b8e2:	f1a3 0302 	sub.w	r3, r3, #2
 800b8e6:	bfcc      	ite	gt
 800b8e8:	2400      	movgt	r4, #0
 800b8ea:	2401      	movle	r4, #1
 800b8ec:	2b03      	cmp	r3, #3
 800b8ee:	d863      	bhi.n	800b9b8 <_dtoa_r+0x298>
 800b8f0:	e8df f003 	tbb	[pc, r3]
 800b8f4:	2b375452 	.word	0x2b375452
 800b8f8:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800b8fc:	441e      	add	r6, r3
 800b8fe:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800b902:	2b20      	cmp	r3, #32
 800b904:	bfc1      	itttt	gt
 800b906:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800b90a:	409f      	lslgt	r7, r3
 800b90c:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800b910:	fa24 f303 	lsrgt.w	r3, r4, r3
 800b914:	bfd6      	itet	le
 800b916:	f1c3 0320 	rsble	r3, r3, #32
 800b91a:	ea47 0003 	orrgt.w	r0, r7, r3
 800b91e:	fa04 f003 	lslle.w	r0, r4, r3
 800b922:	f7f4 fe0f 	bl	8000544 <__aeabi_ui2d>
 800b926:	2201      	movs	r2, #1
 800b928:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800b92c:	3e01      	subs	r6, #1
 800b92e:	9212      	str	r2, [sp, #72]	@ 0x48
 800b930:	e776      	b.n	800b820 <_dtoa_r+0x100>
 800b932:	2301      	movs	r3, #1
 800b934:	e7b7      	b.n	800b8a6 <_dtoa_r+0x186>
 800b936:	9010      	str	r0, [sp, #64]	@ 0x40
 800b938:	e7b6      	b.n	800b8a8 <_dtoa_r+0x188>
 800b93a:	9b00      	ldr	r3, [sp, #0]
 800b93c:	1bdb      	subs	r3, r3, r7
 800b93e:	9300      	str	r3, [sp, #0]
 800b940:	427b      	negs	r3, r7
 800b942:	9308      	str	r3, [sp, #32]
 800b944:	2300      	movs	r3, #0
 800b946:	930d      	str	r3, [sp, #52]	@ 0x34
 800b948:	e7c3      	b.n	800b8d2 <_dtoa_r+0x1b2>
 800b94a:	2301      	movs	r3, #1
 800b94c:	9309      	str	r3, [sp, #36]	@ 0x24
 800b94e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800b950:	eb07 0b03 	add.w	fp, r7, r3
 800b954:	f10b 0301 	add.w	r3, fp, #1
 800b958:	2b01      	cmp	r3, #1
 800b95a:	9303      	str	r3, [sp, #12]
 800b95c:	bfb8      	it	lt
 800b95e:	2301      	movlt	r3, #1
 800b960:	e006      	b.n	800b970 <_dtoa_r+0x250>
 800b962:	2301      	movs	r3, #1
 800b964:	9309      	str	r3, [sp, #36]	@ 0x24
 800b966:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800b968:	2b00      	cmp	r3, #0
 800b96a:	dd28      	ble.n	800b9be <_dtoa_r+0x29e>
 800b96c:	469b      	mov	fp, r3
 800b96e:	9303      	str	r3, [sp, #12]
 800b970:	f8d9 001c 	ldr.w	r0, [r9, #28]
 800b974:	2100      	movs	r1, #0
 800b976:	2204      	movs	r2, #4
 800b978:	f102 0514 	add.w	r5, r2, #20
 800b97c:	429d      	cmp	r5, r3
 800b97e:	d926      	bls.n	800b9ce <_dtoa_r+0x2ae>
 800b980:	6041      	str	r1, [r0, #4]
 800b982:	4648      	mov	r0, r9
 800b984:	f001 f8e8 	bl	800cb58 <_Balloc>
 800b988:	4682      	mov	sl, r0
 800b98a:	2800      	cmp	r0, #0
 800b98c:	d142      	bne.n	800ba14 <_dtoa_r+0x2f4>
 800b98e:	4b1e      	ldr	r3, [pc, #120]	@ (800ba08 <_dtoa_r+0x2e8>)
 800b990:	4602      	mov	r2, r0
 800b992:	f240 11af 	movw	r1, #431	@ 0x1af
 800b996:	e6da      	b.n	800b74e <_dtoa_r+0x2e>
 800b998:	2300      	movs	r3, #0
 800b99a:	e7e3      	b.n	800b964 <_dtoa_r+0x244>
 800b99c:	2300      	movs	r3, #0
 800b99e:	e7d5      	b.n	800b94c <_dtoa_r+0x22c>
 800b9a0:	2401      	movs	r4, #1
 800b9a2:	2300      	movs	r3, #0
 800b9a4:	9307      	str	r3, [sp, #28]
 800b9a6:	9409      	str	r4, [sp, #36]	@ 0x24
 800b9a8:	f04f 3bff 	mov.w	fp, #4294967295
 800b9ac:	2200      	movs	r2, #0
 800b9ae:	f8cd b00c 	str.w	fp, [sp, #12]
 800b9b2:	2312      	movs	r3, #18
 800b9b4:	920c      	str	r2, [sp, #48]	@ 0x30
 800b9b6:	e7db      	b.n	800b970 <_dtoa_r+0x250>
 800b9b8:	2301      	movs	r3, #1
 800b9ba:	9309      	str	r3, [sp, #36]	@ 0x24
 800b9bc:	e7f4      	b.n	800b9a8 <_dtoa_r+0x288>
 800b9be:	f04f 0b01 	mov.w	fp, #1
 800b9c2:	f8cd b00c 	str.w	fp, [sp, #12]
 800b9c6:	465b      	mov	r3, fp
 800b9c8:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 800b9cc:	e7d0      	b.n	800b970 <_dtoa_r+0x250>
 800b9ce:	3101      	adds	r1, #1
 800b9d0:	0052      	lsls	r2, r2, #1
 800b9d2:	e7d1      	b.n	800b978 <_dtoa_r+0x258>
 800b9d4:	f3af 8000 	nop.w
 800b9d8:	636f4361 	.word	0x636f4361
 800b9dc:	3fd287a7 	.word	0x3fd287a7
 800b9e0:	8b60c8b3 	.word	0x8b60c8b3
 800b9e4:	3fc68a28 	.word	0x3fc68a28
 800b9e8:	509f79fb 	.word	0x509f79fb
 800b9ec:	3fd34413 	.word	0x3fd34413
 800b9f0:	0800f76e 	.word	0x0800f76e
 800b9f4:	0800f830 	.word	0x0800f830
 800b9f8:	7ff00000 	.word	0x7ff00000
 800b9fc:	0800f74b 	.word	0x0800f74b
 800ba00:	3ff80000 	.word	0x3ff80000
 800ba04:	0800f9f0 	.word	0x0800f9f0
 800ba08:	0800f888 	.word	0x0800f888
 800ba0c:	0800f82c 	.word	0x0800f82c
 800ba10:	0800f74a 	.word	0x0800f74a
 800ba14:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800ba18:	6018      	str	r0, [r3, #0]
 800ba1a:	9b03      	ldr	r3, [sp, #12]
 800ba1c:	2b0e      	cmp	r3, #14
 800ba1e:	f200 80a1 	bhi.w	800bb64 <_dtoa_r+0x444>
 800ba22:	2c00      	cmp	r4, #0
 800ba24:	f000 809e 	beq.w	800bb64 <_dtoa_r+0x444>
 800ba28:	2f00      	cmp	r7, #0
 800ba2a:	dd33      	ble.n	800ba94 <_dtoa_r+0x374>
 800ba2c:	4b9c      	ldr	r3, [pc, #624]	@ (800bca0 <_dtoa_r+0x580>)
 800ba2e:	f007 020f 	and.w	r2, r7, #15
 800ba32:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800ba36:	ed93 7b00 	vldr	d7, [r3]
 800ba3a:	05f8      	lsls	r0, r7, #23
 800ba3c:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 800ba40:	ea4f 1427 	mov.w	r4, r7, asr #4
 800ba44:	d516      	bpl.n	800ba74 <_dtoa_r+0x354>
 800ba46:	4b97      	ldr	r3, [pc, #604]	@ (800bca4 <_dtoa_r+0x584>)
 800ba48:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800ba4c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800ba50:	f7f4 ff1c 	bl	800088c <__aeabi_ddiv>
 800ba54:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800ba58:	f004 040f 	and.w	r4, r4, #15
 800ba5c:	2603      	movs	r6, #3
 800ba5e:	4d91      	ldr	r5, [pc, #580]	@ (800bca4 <_dtoa_r+0x584>)
 800ba60:	b954      	cbnz	r4, 800ba78 <_dtoa_r+0x358>
 800ba62:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800ba66:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800ba6a:	f7f4 ff0f 	bl	800088c <__aeabi_ddiv>
 800ba6e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800ba72:	e028      	b.n	800bac6 <_dtoa_r+0x3a6>
 800ba74:	2602      	movs	r6, #2
 800ba76:	e7f2      	b.n	800ba5e <_dtoa_r+0x33e>
 800ba78:	07e1      	lsls	r1, r4, #31
 800ba7a:	d508      	bpl.n	800ba8e <_dtoa_r+0x36e>
 800ba7c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800ba80:	e9d5 2300 	ldrd	r2, r3, [r5]
 800ba84:	f7f4 fdd8 	bl	8000638 <__aeabi_dmul>
 800ba88:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800ba8c:	3601      	adds	r6, #1
 800ba8e:	1064      	asrs	r4, r4, #1
 800ba90:	3508      	adds	r5, #8
 800ba92:	e7e5      	b.n	800ba60 <_dtoa_r+0x340>
 800ba94:	f000 80af 	beq.w	800bbf6 <_dtoa_r+0x4d6>
 800ba98:	427c      	negs	r4, r7
 800ba9a:	4b81      	ldr	r3, [pc, #516]	@ (800bca0 <_dtoa_r+0x580>)
 800ba9c:	4d81      	ldr	r5, [pc, #516]	@ (800bca4 <_dtoa_r+0x584>)
 800ba9e:	f004 020f 	and.w	r2, r4, #15
 800baa2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800baa6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800baaa:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800baae:	f7f4 fdc3 	bl	8000638 <__aeabi_dmul>
 800bab2:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800bab6:	1124      	asrs	r4, r4, #4
 800bab8:	2300      	movs	r3, #0
 800baba:	2602      	movs	r6, #2
 800babc:	2c00      	cmp	r4, #0
 800babe:	f040 808f 	bne.w	800bbe0 <_dtoa_r+0x4c0>
 800bac2:	2b00      	cmp	r3, #0
 800bac4:	d1d3      	bne.n	800ba6e <_dtoa_r+0x34e>
 800bac6:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800bac8:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800bacc:	2b00      	cmp	r3, #0
 800bace:	f000 8094 	beq.w	800bbfa <_dtoa_r+0x4da>
 800bad2:	4b75      	ldr	r3, [pc, #468]	@ (800bca8 <_dtoa_r+0x588>)
 800bad4:	2200      	movs	r2, #0
 800bad6:	4620      	mov	r0, r4
 800bad8:	4629      	mov	r1, r5
 800bada:	f7f5 f81f 	bl	8000b1c <__aeabi_dcmplt>
 800bade:	2800      	cmp	r0, #0
 800bae0:	f000 808b 	beq.w	800bbfa <_dtoa_r+0x4da>
 800bae4:	9b03      	ldr	r3, [sp, #12]
 800bae6:	2b00      	cmp	r3, #0
 800bae8:	f000 8087 	beq.w	800bbfa <_dtoa_r+0x4da>
 800baec:	f1bb 0f00 	cmp.w	fp, #0
 800baf0:	dd34      	ble.n	800bb5c <_dtoa_r+0x43c>
 800baf2:	4620      	mov	r0, r4
 800baf4:	4b6d      	ldr	r3, [pc, #436]	@ (800bcac <_dtoa_r+0x58c>)
 800baf6:	2200      	movs	r2, #0
 800baf8:	4629      	mov	r1, r5
 800bafa:	f7f4 fd9d 	bl	8000638 <__aeabi_dmul>
 800bafe:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800bb02:	f107 38ff 	add.w	r8, r7, #4294967295
 800bb06:	3601      	adds	r6, #1
 800bb08:	465c      	mov	r4, fp
 800bb0a:	4630      	mov	r0, r6
 800bb0c:	f7f4 fd2a 	bl	8000564 <__aeabi_i2d>
 800bb10:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800bb14:	f7f4 fd90 	bl	8000638 <__aeabi_dmul>
 800bb18:	4b65      	ldr	r3, [pc, #404]	@ (800bcb0 <_dtoa_r+0x590>)
 800bb1a:	2200      	movs	r2, #0
 800bb1c:	f7f4 fbd6 	bl	80002cc <__adddf3>
 800bb20:	4605      	mov	r5, r0
 800bb22:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800bb26:	2c00      	cmp	r4, #0
 800bb28:	d16a      	bne.n	800bc00 <_dtoa_r+0x4e0>
 800bb2a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800bb2e:	4b61      	ldr	r3, [pc, #388]	@ (800bcb4 <_dtoa_r+0x594>)
 800bb30:	2200      	movs	r2, #0
 800bb32:	f7f4 fbc9 	bl	80002c8 <__aeabi_dsub>
 800bb36:	4602      	mov	r2, r0
 800bb38:	460b      	mov	r3, r1
 800bb3a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800bb3e:	462a      	mov	r2, r5
 800bb40:	4633      	mov	r3, r6
 800bb42:	f7f5 f809 	bl	8000b58 <__aeabi_dcmpgt>
 800bb46:	2800      	cmp	r0, #0
 800bb48:	f040 8298 	bne.w	800c07c <_dtoa_r+0x95c>
 800bb4c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800bb50:	462a      	mov	r2, r5
 800bb52:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800bb56:	f7f4 ffe1 	bl	8000b1c <__aeabi_dcmplt>
 800bb5a:	bb38      	cbnz	r0, 800bbac <_dtoa_r+0x48c>
 800bb5c:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 800bb60:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800bb64:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800bb66:	2b00      	cmp	r3, #0
 800bb68:	f2c0 8157 	blt.w	800be1a <_dtoa_r+0x6fa>
 800bb6c:	2f0e      	cmp	r7, #14
 800bb6e:	f300 8154 	bgt.w	800be1a <_dtoa_r+0x6fa>
 800bb72:	4b4b      	ldr	r3, [pc, #300]	@ (800bca0 <_dtoa_r+0x580>)
 800bb74:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800bb78:	ed93 7b00 	vldr	d7, [r3]
 800bb7c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800bb7e:	2b00      	cmp	r3, #0
 800bb80:	ed8d 7b00 	vstr	d7, [sp]
 800bb84:	f280 80e5 	bge.w	800bd52 <_dtoa_r+0x632>
 800bb88:	9b03      	ldr	r3, [sp, #12]
 800bb8a:	2b00      	cmp	r3, #0
 800bb8c:	f300 80e1 	bgt.w	800bd52 <_dtoa_r+0x632>
 800bb90:	d10c      	bne.n	800bbac <_dtoa_r+0x48c>
 800bb92:	4b48      	ldr	r3, [pc, #288]	@ (800bcb4 <_dtoa_r+0x594>)
 800bb94:	2200      	movs	r2, #0
 800bb96:	ec51 0b17 	vmov	r0, r1, d7
 800bb9a:	f7f4 fd4d 	bl	8000638 <__aeabi_dmul>
 800bb9e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800bba2:	f7f4 ffcf 	bl	8000b44 <__aeabi_dcmpge>
 800bba6:	2800      	cmp	r0, #0
 800bba8:	f000 8266 	beq.w	800c078 <_dtoa_r+0x958>
 800bbac:	2400      	movs	r4, #0
 800bbae:	4625      	mov	r5, r4
 800bbb0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800bbb2:	4656      	mov	r6, sl
 800bbb4:	ea6f 0803 	mvn.w	r8, r3
 800bbb8:	2700      	movs	r7, #0
 800bbba:	4621      	mov	r1, r4
 800bbbc:	4648      	mov	r0, r9
 800bbbe:	f001 f80b 	bl	800cbd8 <_Bfree>
 800bbc2:	2d00      	cmp	r5, #0
 800bbc4:	f000 80bd 	beq.w	800bd42 <_dtoa_r+0x622>
 800bbc8:	b12f      	cbz	r7, 800bbd6 <_dtoa_r+0x4b6>
 800bbca:	42af      	cmp	r7, r5
 800bbcc:	d003      	beq.n	800bbd6 <_dtoa_r+0x4b6>
 800bbce:	4639      	mov	r1, r7
 800bbd0:	4648      	mov	r0, r9
 800bbd2:	f001 f801 	bl	800cbd8 <_Bfree>
 800bbd6:	4629      	mov	r1, r5
 800bbd8:	4648      	mov	r0, r9
 800bbda:	f000 fffd 	bl	800cbd8 <_Bfree>
 800bbde:	e0b0      	b.n	800bd42 <_dtoa_r+0x622>
 800bbe0:	07e2      	lsls	r2, r4, #31
 800bbe2:	d505      	bpl.n	800bbf0 <_dtoa_r+0x4d0>
 800bbe4:	e9d5 2300 	ldrd	r2, r3, [r5]
 800bbe8:	f7f4 fd26 	bl	8000638 <__aeabi_dmul>
 800bbec:	3601      	adds	r6, #1
 800bbee:	2301      	movs	r3, #1
 800bbf0:	1064      	asrs	r4, r4, #1
 800bbf2:	3508      	adds	r5, #8
 800bbf4:	e762      	b.n	800babc <_dtoa_r+0x39c>
 800bbf6:	2602      	movs	r6, #2
 800bbf8:	e765      	b.n	800bac6 <_dtoa_r+0x3a6>
 800bbfa:	9c03      	ldr	r4, [sp, #12]
 800bbfc:	46b8      	mov	r8, r7
 800bbfe:	e784      	b.n	800bb0a <_dtoa_r+0x3ea>
 800bc00:	4b27      	ldr	r3, [pc, #156]	@ (800bca0 <_dtoa_r+0x580>)
 800bc02:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800bc04:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800bc08:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800bc0c:	4454      	add	r4, sl
 800bc0e:	2900      	cmp	r1, #0
 800bc10:	d054      	beq.n	800bcbc <_dtoa_r+0x59c>
 800bc12:	4929      	ldr	r1, [pc, #164]	@ (800bcb8 <_dtoa_r+0x598>)
 800bc14:	2000      	movs	r0, #0
 800bc16:	f7f4 fe39 	bl	800088c <__aeabi_ddiv>
 800bc1a:	4633      	mov	r3, r6
 800bc1c:	462a      	mov	r2, r5
 800bc1e:	f7f4 fb53 	bl	80002c8 <__aeabi_dsub>
 800bc22:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800bc26:	4656      	mov	r6, sl
 800bc28:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800bc2c:	f7f4 ffb4 	bl	8000b98 <__aeabi_d2iz>
 800bc30:	4605      	mov	r5, r0
 800bc32:	f7f4 fc97 	bl	8000564 <__aeabi_i2d>
 800bc36:	4602      	mov	r2, r0
 800bc38:	460b      	mov	r3, r1
 800bc3a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800bc3e:	f7f4 fb43 	bl	80002c8 <__aeabi_dsub>
 800bc42:	3530      	adds	r5, #48	@ 0x30
 800bc44:	4602      	mov	r2, r0
 800bc46:	460b      	mov	r3, r1
 800bc48:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800bc4c:	f806 5b01 	strb.w	r5, [r6], #1
 800bc50:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800bc54:	f7f4 ff62 	bl	8000b1c <__aeabi_dcmplt>
 800bc58:	2800      	cmp	r0, #0
 800bc5a:	d172      	bne.n	800bd42 <_dtoa_r+0x622>
 800bc5c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800bc60:	4911      	ldr	r1, [pc, #68]	@ (800bca8 <_dtoa_r+0x588>)
 800bc62:	2000      	movs	r0, #0
 800bc64:	f7f4 fb30 	bl	80002c8 <__aeabi_dsub>
 800bc68:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800bc6c:	f7f4 ff56 	bl	8000b1c <__aeabi_dcmplt>
 800bc70:	2800      	cmp	r0, #0
 800bc72:	f040 80b4 	bne.w	800bdde <_dtoa_r+0x6be>
 800bc76:	42a6      	cmp	r6, r4
 800bc78:	f43f af70 	beq.w	800bb5c <_dtoa_r+0x43c>
 800bc7c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800bc80:	4b0a      	ldr	r3, [pc, #40]	@ (800bcac <_dtoa_r+0x58c>)
 800bc82:	2200      	movs	r2, #0
 800bc84:	f7f4 fcd8 	bl	8000638 <__aeabi_dmul>
 800bc88:	4b08      	ldr	r3, [pc, #32]	@ (800bcac <_dtoa_r+0x58c>)
 800bc8a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800bc8e:	2200      	movs	r2, #0
 800bc90:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800bc94:	f7f4 fcd0 	bl	8000638 <__aeabi_dmul>
 800bc98:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800bc9c:	e7c4      	b.n	800bc28 <_dtoa_r+0x508>
 800bc9e:	bf00      	nop
 800bca0:	0800f9f0 	.word	0x0800f9f0
 800bca4:	0800f9c8 	.word	0x0800f9c8
 800bca8:	3ff00000 	.word	0x3ff00000
 800bcac:	40240000 	.word	0x40240000
 800bcb0:	401c0000 	.word	0x401c0000
 800bcb4:	40140000 	.word	0x40140000
 800bcb8:	3fe00000 	.word	0x3fe00000
 800bcbc:	4631      	mov	r1, r6
 800bcbe:	4628      	mov	r0, r5
 800bcc0:	f7f4 fcba 	bl	8000638 <__aeabi_dmul>
 800bcc4:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800bcc8:	9413      	str	r4, [sp, #76]	@ 0x4c
 800bcca:	4656      	mov	r6, sl
 800bccc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800bcd0:	f7f4 ff62 	bl	8000b98 <__aeabi_d2iz>
 800bcd4:	4605      	mov	r5, r0
 800bcd6:	f7f4 fc45 	bl	8000564 <__aeabi_i2d>
 800bcda:	4602      	mov	r2, r0
 800bcdc:	460b      	mov	r3, r1
 800bcde:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800bce2:	f7f4 faf1 	bl	80002c8 <__aeabi_dsub>
 800bce6:	3530      	adds	r5, #48	@ 0x30
 800bce8:	f806 5b01 	strb.w	r5, [r6], #1
 800bcec:	4602      	mov	r2, r0
 800bcee:	460b      	mov	r3, r1
 800bcf0:	42a6      	cmp	r6, r4
 800bcf2:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800bcf6:	f04f 0200 	mov.w	r2, #0
 800bcfa:	d124      	bne.n	800bd46 <_dtoa_r+0x626>
 800bcfc:	4baf      	ldr	r3, [pc, #700]	@ (800bfbc <_dtoa_r+0x89c>)
 800bcfe:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800bd02:	f7f4 fae3 	bl	80002cc <__adddf3>
 800bd06:	4602      	mov	r2, r0
 800bd08:	460b      	mov	r3, r1
 800bd0a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800bd0e:	f7f4 ff23 	bl	8000b58 <__aeabi_dcmpgt>
 800bd12:	2800      	cmp	r0, #0
 800bd14:	d163      	bne.n	800bdde <_dtoa_r+0x6be>
 800bd16:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800bd1a:	49a8      	ldr	r1, [pc, #672]	@ (800bfbc <_dtoa_r+0x89c>)
 800bd1c:	2000      	movs	r0, #0
 800bd1e:	f7f4 fad3 	bl	80002c8 <__aeabi_dsub>
 800bd22:	4602      	mov	r2, r0
 800bd24:	460b      	mov	r3, r1
 800bd26:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800bd2a:	f7f4 fef7 	bl	8000b1c <__aeabi_dcmplt>
 800bd2e:	2800      	cmp	r0, #0
 800bd30:	f43f af14 	beq.w	800bb5c <_dtoa_r+0x43c>
 800bd34:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800bd36:	1e73      	subs	r3, r6, #1
 800bd38:	9313      	str	r3, [sp, #76]	@ 0x4c
 800bd3a:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800bd3e:	2b30      	cmp	r3, #48	@ 0x30
 800bd40:	d0f8      	beq.n	800bd34 <_dtoa_r+0x614>
 800bd42:	4647      	mov	r7, r8
 800bd44:	e03b      	b.n	800bdbe <_dtoa_r+0x69e>
 800bd46:	4b9e      	ldr	r3, [pc, #632]	@ (800bfc0 <_dtoa_r+0x8a0>)
 800bd48:	f7f4 fc76 	bl	8000638 <__aeabi_dmul>
 800bd4c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800bd50:	e7bc      	b.n	800bccc <_dtoa_r+0x5ac>
 800bd52:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800bd56:	4656      	mov	r6, sl
 800bd58:	e9dd 2300 	ldrd	r2, r3, [sp]
 800bd5c:	4620      	mov	r0, r4
 800bd5e:	4629      	mov	r1, r5
 800bd60:	f7f4 fd94 	bl	800088c <__aeabi_ddiv>
 800bd64:	f7f4 ff18 	bl	8000b98 <__aeabi_d2iz>
 800bd68:	4680      	mov	r8, r0
 800bd6a:	f7f4 fbfb 	bl	8000564 <__aeabi_i2d>
 800bd6e:	e9dd 2300 	ldrd	r2, r3, [sp]
 800bd72:	f7f4 fc61 	bl	8000638 <__aeabi_dmul>
 800bd76:	4602      	mov	r2, r0
 800bd78:	460b      	mov	r3, r1
 800bd7a:	4620      	mov	r0, r4
 800bd7c:	4629      	mov	r1, r5
 800bd7e:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800bd82:	f7f4 faa1 	bl	80002c8 <__aeabi_dsub>
 800bd86:	f806 4b01 	strb.w	r4, [r6], #1
 800bd8a:	9d03      	ldr	r5, [sp, #12]
 800bd8c:	eba6 040a 	sub.w	r4, r6, sl
 800bd90:	42a5      	cmp	r5, r4
 800bd92:	4602      	mov	r2, r0
 800bd94:	460b      	mov	r3, r1
 800bd96:	d133      	bne.n	800be00 <_dtoa_r+0x6e0>
 800bd98:	f7f4 fa98 	bl	80002cc <__adddf3>
 800bd9c:	e9dd 2300 	ldrd	r2, r3, [sp]
 800bda0:	4604      	mov	r4, r0
 800bda2:	460d      	mov	r5, r1
 800bda4:	f7f4 fed8 	bl	8000b58 <__aeabi_dcmpgt>
 800bda8:	b9c0      	cbnz	r0, 800bddc <_dtoa_r+0x6bc>
 800bdaa:	e9dd 2300 	ldrd	r2, r3, [sp]
 800bdae:	4620      	mov	r0, r4
 800bdb0:	4629      	mov	r1, r5
 800bdb2:	f7f4 fea9 	bl	8000b08 <__aeabi_dcmpeq>
 800bdb6:	b110      	cbz	r0, 800bdbe <_dtoa_r+0x69e>
 800bdb8:	f018 0f01 	tst.w	r8, #1
 800bdbc:	d10e      	bne.n	800bddc <_dtoa_r+0x6bc>
 800bdbe:	9902      	ldr	r1, [sp, #8]
 800bdc0:	4648      	mov	r0, r9
 800bdc2:	f000 ff09 	bl	800cbd8 <_Bfree>
 800bdc6:	2300      	movs	r3, #0
 800bdc8:	7033      	strb	r3, [r6, #0]
 800bdca:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800bdcc:	3701      	adds	r7, #1
 800bdce:	601f      	str	r7, [r3, #0]
 800bdd0:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800bdd2:	2b00      	cmp	r3, #0
 800bdd4:	f000 824b 	beq.w	800c26e <_dtoa_r+0xb4e>
 800bdd8:	601e      	str	r6, [r3, #0]
 800bdda:	e248      	b.n	800c26e <_dtoa_r+0xb4e>
 800bddc:	46b8      	mov	r8, r7
 800bdde:	4633      	mov	r3, r6
 800bde0:	461e      	mov	r6, r3
 800bde2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800bde6:	2a39      	cmp	r2, #57	@ 0x39
 800bde8:	d106      	bne.n	800bdf8 <_dtoa_r+0x6d8>
 800bdea:	459a      	cmp	sl, r3
 800bdec:	d1f8      	bne.n	800bde0 <_dtoa_r+0x6c0>
 800bdee:	2230      	movs	r2, #48	@ 0x30
 800bdf0:	f108 0801 	add.w	r8, r8, #1
 800bdf4:	f88a 2000 	strb.w	r2, [sl]
 800bdf8:	781a      	ldrb	r2, [r3, #0]
 800bdfa:	3201      	adds	r2, #1
 800bdfc:	701a      	strb	r2, [r3, #0]
 800bdfe:	e7a0      	b.n	800bd42 <_dtoa_r+0x622>
 800be00:	4b6f      	ldr	r3, [pc, #444]	@ (800bfc0 <_dtoa_r+0x8a0>)
 800be02:	2200      	movs	r2, #0
 800be04:	f7f4 fc18 	bl	8000638 <__aeabi_dmul>
 800be08:	2200      	movs	r2, #0
 800be0a:	2300      	movs	r3, #0
 800be0c:	4604      	mov	r4, r0
 800be0e:	460d      	mov	r5, r1
 800be10:	f7f4 fe7a 	bl	8000b08 <__aeabi_dcmpeq>
 800be14:	2800      	cmp	r0, #0
 800be16:	d09f      	beq.n	800bd58 <_dtoa_r+0x638>
 800be18:	e7d1      	b.n	800bdbe <_dtoa_r+0x69e>
 800be1a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800be1c:	2a00      	cmp	r2, #0
 800be1e:	f000 80ea 	beq.w	800bff6 <_dtoa_r+0x8d6>
 800be22:	9a07      	ldr	r2, [sp, #28]
 800be24:	2a01      	cmp	r2, #1
 800be26:	f300 80cd 	bgt.w	800bfc4 <_dtoa_r+0x8a4>
 800be2a:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800be2c:	2a00      	cmp	r2, #0
 800be2e:	f000 80c1 	beq.w	800bfb4 <_dtoa_r+0x894>
 800be32:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800be36:	9c08      	ldr	r4, [sp, #32]
 800be38:	9e00      	ldr	r6, [sp, #0]
 800be3a:	9a00      	ldr	r2, [sp, #0]
 800be3c:	441a      	add	r2, r3
 800be3e:	9200      	str	r2, [sp, #0]
 800be40:	9a06      	ldr	r2, [sp, #24]
 800be42:	2101      	movs	r1, #1
 800be44:	441a      	add	r2, r3
 800be46:	4648      	mov	r0, r9
 800be48:	9206      	str	r2, [sp, #24]
 800be4a:	f000 ffc3 	bl	800cdd4 <__i2b>
 800be4e:	4605      	mov	r5, r0
 800be50:	b166      	cbz	r6, 800be6c <_dtoa_r+0x74c>
 800be52:	9b06      	ldr	r3, [sp, #24]
 800be54:	2b00      	cmp	r3, #0
 800be56:	dd09      	ble.n	800be6c <_dtoa_r+0x74c>
 800be58:	42b3      	cmp	r3, r6
 800be5a:	9a00      	ldr	r2, [sp, #0]
 800be5c:	bfa8      	it	ge
 800be5e:	4633      	movge	r3, r6
 800be60:	1ad2      	subs	r2, r2, r3
 800be62:	9200      	str	r2, [sp, #0]
 800be64:	9a06      	ldr	r2, [sp, #24]
 800be66:	1af6      	subs	r6, r6, r3
 800be68:	1ad3      	subs	r3, r2, r3
 800be6a:	9306      	str	r3, [sp, #24]
 800be6c:	9b08      	ldr	r3, [sp, #32]
 800be6e:	b30b      	cbz	r3, 800beb4 <_dtoa_r+0x794>
 800be70:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800be72:	2b00      	cmp	r3, #0
 800be74:	f000 80c6 	beq.w	800c004 <_dtoa_r+0x8e4>
 800be78:	2c00      	cmp	r4, #0
 800be7a:	f000 80c0 	beq.w	800bffe <_dtoa_r+0x8de>
 800be7e:	4629      	mov	r1, r5
 800be80:	4622      	mov	r2, r4
 800be82:	4648      	mov	r0, r9
 800be84:	f001 f85e 	bl	800cf44 <__pow5mult>
 800be88:	9a02      	ldr	r2, [sp, #8]
 800be8a:	4601      	mov	r1, r0
 800be8c:	4605      	mov	r5, r0
 800be8e:	4648      	mov	r0, r9
 800be90:	f000 ffb6 	bl	800ce00 <__multiply>
 800be94:	9902      	ldr	r1, [sp, #8]
 800be96:	4680      	mov	r8, r0
 800be98:	4648      	mov	r0, r9
 800be9a:	f000 fe9d 	bl	800cbd8 <_Bfree>
 800be9e:	9b08      	ldr	r3, [sp, #32]
 800bea0:	1b1b      	subs	r3, r3, r4
 800bea2:	9308      	str	r3, [sp, #32]
 800bea4:	f000 80b1 	beq.w	800c00a <_dtoa_r+0x8ea>
 800bea8:	9a08      	ldr	r2, [sp, #32]
 800beaa:	4641      	mov	r1, r8
 800beac:	4648      	mov	r0, r9
 800beae:	f001 f849 	bl	800cf44 <__pow5mult>
 800beb2:	9002      	str	r0, [sp, #8]
 800beb4:	2101      	movs	r1, #1
 800beb6:	4648      	mov	r0, r9
 800beb8:	f000 ff8c 	bl	800cdd4 <__i2b>
 800bebc:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800bebe:	4604      	mov	r4, r0
 800bec0:	2b00      	cmp	r3, #0
 800bec2:	f000 81d8 	beq.w	800c276 <_dtoa_r+0xb56>
 800bec6:	461a      	mov	r2, r3
 800bec8:	4601      	mov	r1, r0
 800beca:	4648      	mov	r0, r9
 800becc:	f001 f83a 	bl	800cf44 <__pow5mult>
 800bed0:	9b07      	ldr	r3, [sp, #28]
 800bed2:	2b01      	cmp	r3, #1
 800bed4:	4604      	mov	r4, r0
 800bed6:	f300 809f 	bgt.w	800c018 <_dtoa_r+0x8f8>
 800beda:	9b04      	ldr	r3, [sp, #16]
 800bedc:	2b00      	cmp	r3, #0
 800bede:	f040 8097 	bne.w	800c010 <_dtoa_r+0x8f0>
 800bee2:	9b05      	ldr	r3, [sp, #20]
 800bee4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800bee8:	2b00      	cmp	r3, #0
 800beea:	f040 8093 	bne.w	800c014 <_dtoa_r+0x8f4>
 800beee:	9b05      	ldr	r3, [sp, #20]
 800bef0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800bef4:	0d1b      	lsrs	r3, r3, #20
 800bef6:	051b      	lsls	r3, r3, #20
 800bef8:	b133      	cbz	r3, 800bf08 <_dtoa_r+0x7e8>
 800befa:	9b00      	ldr	r3, [sp, #0]
 800befc:	3301      	adds	r3, #1
 800befe:	9300      	str	r3, [sp, #0]
 800bf00:	9b06      	ldr	r3, [sp, #24]
 800bf02:	3301      	adds	r3, #1
 800bf04:	9306      	str	r3, [sp, #24]
 800bf06:	2301      	movs	r3, #1
 800bf08:	9308      	str	r3, [sp, #32]
 800bf0a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800bf0c:	2b00      	cmp	r3, #0
 800bf0e:	f000 81b8 	beq.w	800c282 <_dtoa_r+0xb62>
 800bf12:	6923      	ldr	r3, [r4, #16]
 800bf14:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800bf18:	6918      	ldr	r0, [r3, #16]
 800bf1a:	f000 ff0f 	bl	800cd3c <__hi0bits>
 800bf1e:	f1c0 0020 	rsb	r0, r0, #32
 800bf22:	9b06      	ldr	r3, [sp, #24]
 800bf24:	4418      	add	r0, r3
 800bf26:	f010 001f 	ands.w	r0, r0, #31
 800bf2a:	f000 8082 	beq.w	800c032 <_dtoa_r+0x912>
 800bf2e:	f1c0 0320 	rsb	r3, r0, #32
 800bf32:	2b04      	cmp	r3, #4
 800bf34:	dd73      	ble.n	800c01e <_dtoa_r+0x8fe>
 800bf36:	9b00      	ldr	r3, [sp, #0]
 800bf38:	f1c0 001c 	rsb	r0, r0, #28
 800bf3c:	4403      	add	r3, r0
 800bf3e:	9300      	str	r3, [sp, #0]
 800bf40:	9b06      	ldr	r3, [sp, #24]
 800bf42:	4403      	add	r3, r0
 800bf44:	4406      	add	r6, r0
 800bf46:	9306      	str	r3, [sp, #24]
 800bf48:	9b00      	ldr	r3, [sp, #0]
 800bf4a:	2b00      	cmp	r3, #0
 800bf4c:	dd05      	ble.n	800bf5a <_dtoa_r+0x83a>
 800bf4e:	9902      	ldr	r1, [sp, #8]
 800bf50:	461a      	mov	r2, r3
 800bf52:	4648      	mov	r0, r9
 800bf54:	f001 f850 	bl	800cff8 <__lshift>
 800bf58:	9002      	str	r0, [sp, #8]
 800bf5a:	9b06      	ldr	r3, [sp, #24]
 800bf5c:	2b00      	cmp	r3, #0
 800bf5e:	dd05      	ble.n	800bf6c <_dtoa_r+0x84c>
 800bf60:	4621      	mov	r1, r4
 800bf62:	461a      	mov	r2, r3
 800bf64:	4648      	mov	r0, r9
 800bf66:	f001 f847 	bl	800cff8 <__lshift>
 800bf6a:	4604      	mov	r4, r0
 800bf6c:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800bf6e:	2b00      	cmp	r3, #0
 800bf70:	d061      	beq.n	800c036 <_dtoa_r+0x916>
 800bf72:	9802      	ldr	r0, [sp, #8]
 800bf74:	4621      	mov	r1, r4
 800bf76:	f001 f8ab 	bl	800d0d0 <__mcmp>
 800bf7a:	2800      	cmp	r0, #0
 800bf7c:	da5b      	bge.n	800c036 <_dtoa_r+0x916>
 800bf7e:	2300      	movs	r3, #0
 800bf80:	9902      	ldr	r1, [sp, #8]
 800bf82:	220a      	movs	r2, #10
 800bf84:	4648      	mov	r0, r9
 800bf86:	f000 fe49 	bl	800cc1c <__multadd>
 800bf8a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bf8c:	9002      	str	r0, [sp, #8]
 800bf8e:	f107 38ff 	add.w	r8, r7, #4294967295
 800bf92:	2b00      	cmp	r3, #0
 800bf94:	f000 8177 	beq.w	800c286 <_dtoa_r+0xb66>
 800bf98:	4629      	mov	r1, r5
 800bf9a:	2300      	movs	r3, #0
 800bf9c:	220a      	movs	r2, #10
 800bf9e:	4648      	mov	r0, r9
 800bfa0:	f000 fe3c 	bl	800cc1c <__multadd>
 800bfa4:	f1bb 0f00 	cmp.w	fp, #0
 800bfa8:	4605      	mov	r5, r0
 800bfaa:	dc6f      	bgt.n	800c08c <_dtoa_r+0x96c>
 800bfac:	9b07      	ldr	r3, [sp, #28]
 800bfae:	2b02      	cmp	r3, #2
 800bfb0:	dc49      	bgt.n	800c046 <_dtoa_r+0x926>
 800bfb2:	e06b      	b.n	800c08c <_dtoa_r+0x96c>
 800bfb4:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800bfb6:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800bfba:	e73c      	b.n	800be36 <_dtoa_r+0x716>
 800bfbc:	3fe00000 	.word	0x3fe00000
 800bfc0:	40240000 	.word	0x40240000
 800bfc4:	9b03      	ldr	r3, [sp, #12]
 800bfc6:	1e5c      	subs	r4, r3, #1
 800bfc8:	9b08      	ldr	r3, [sp, #32]
 800bfca:	42a3      	cmp	r3, r4
 800bfcc:	db09      	blt.n	800bfe2 <_dtoa_r+0x8c2>
 800bfce:	1b1c      	subs	r4, r3, r4
 800bfd0:	9b03      	ldr	r3, [sp, #12]
 800bfd2:	2b00      	cmp	r3, #0
 800bfd4:	f6bf af30 	bge.w	800be38 <_dtoa_r+0x718>
 800bfd8:	9b00      	ldr	r3, [sp, #0]
 800bfda:	9a03      	ldr	r2, [sp, #12]
 800bfdc:	1a9e      	subs	r6, r3, r2
 800bfde:	2300      	movs	r3, #0
 800bfe0:	e72b      	b.n	800be3a <_dtoa_r+0x71a>
 800bfe2:	9b08      	ldr	r3, [sp, #32]
 800bfe4:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800bfe6:	9408      	str	r4, [sp, #32]
 800bfe8:	1ae3      	subs	r3, r4, r3
 800bfea:	441a      	add	r2, r3
 800bfec:	9e00      	ldr	r6, [sp, #0]
 800bfee:	9b03      	ldr	r3, [sp, #12]
 800bff0:	920d      	str	r2, [sp, #52]	@ 0x34
 800bff2:	2400      	movs	r4, #0
 800bff4:	e721      	b.n	800be3a <_dtoa_r+0x71a>
 800bff6:	9c08      	ldr	r4, [sp, #32]
 800bff8:	9e00      	ldr	r6, [sp, #0]
 800bffa:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 800bffc:	e728      	b.n	800be50 <_dtoa_r+0x730>
 800bffe:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800c002:	e751      	b.n	800bea8 <_dtoa_r+0x788>
 800c004:	9a08      	ldr	r2, [sp, #32]
 800c006:	9902      	ldr	r1, [sp, #8]
 800c008:	e750      	b.n	800beac <_dtoa_r+0x78c>
 800c00a:	f8cd 8008 	str.w	r8, [sp, #8]
 800c00e:	e751      	b.n	800beb4 <_dtoa_r+0x794>
 800c010:	2300      	movs	r3, #0
 800c012:	e779      	b.n	800bf08 <_dtoa_r+0x7e8>
 800c014:	9b04      	ldr	r3, [sp, #16]
 800c016:	e777      	b.n	800bf08 <_dtoa_r+0x7e8>
 800c018:	2300      	movs	r3, #0
 800c01a:	9308      	str	r3, [sp, #32]
 800c01c:	e779      	b.n	800bf12 <_dtoa_r+0x7f2>
 800c01e:	d093      	beq.n	800bf48 <_dtoa_r+0x828>
 800c020:	9a00      	ldr	r2, [sp, #0]
 800c022:	331c      	adds	r3, #28
 800c024:	441a      	add	r2, r3
 800c026:	9200      	str	r2, [sp, #0]
 800c028:	9a06      	ldr	r2, [sp, #24]
 800c02a:	441a      	add	r2, r3
 800c02c:	441e      	add	r6, r3
 800c02e:	9206      	str	r2, [sp, #24]
 800c030:	e78a      	b.n	800bf48 <_dtoa_r+0x828>
 800c032:	4603      	mov	r3, r0
 800c034:	e7f4      	b.n	800c020 <_dtoa_r+0x900>
 800c036:	9b03      	ldr	r3, [sp, #12]
 800c038:	2b00      	cmp	r3, #0
 800c03a:	46b8      	mov	r8, r7
 800c03c:	dc20      	bgt.n	800c080 <_dtoa_r+0x960>
 800c03e:	469b      	mov	fp, r3
 800c040:	9b07      	ldr	r3, [sp, #28]
 800c042:	2b02      	cmp	r3, #2
 800c044:	dd1e      	ble.n	800c084 <_dtoa_r+0x964>
 800c046:	f1bb 0f00 	cmp.w	fp, #0
 800c04a:	f47f adb1 	bne.w	800bbb0 <_dtoa_r+0x490>
 800c04e:	4621      	mov	r1, r4
 800c050:	465b      	mov	r3, fp
 800c052:	2205      	movs	r2, #5
 800c054:	4648      	mov	r0, r9
 800c056:	f000 fde1 	bl	800cc1c <__multadd>
 800c05a:	4601      	mov	r1, r0
 800c05c:	4604      	mov	r4, r0
 800c05e:	9802      	ldr	r0, [sp, #8]
 800c060:	f001 f836 	bl	800d0d0 <__mcmp>
 800c064:	2800      	cmp	r0, #0
 800c066:	f77f ada3 	ble.w	800bbb0 <_dtoa_r+0x490>
 800c06a:	4656      	mov	r6, sl
 800c06c:	2331      	movs	r3, #49	@ 0x31
 800c06e:	f806 3b01 	strb.w	r3, [r6], #1
 800c072:	f108 0801 	add.w	r8, r8, #1
 800c076:	e59f      	b.n	800bbb8 <_dtoa_r+0x498>
 800c078:	9c03      	ldr	r4, [sp, #12]
 800c07a:	46b8      	mov	r8, r7
 800c07c:	4625      	mov	r5, r4
 800c07e:	e7f4      	b.n	800c06a <_dtoa_r+0x94a>
 800c080:	f8dd b00c 	ldr.w	fp, [sp, #12]
 800c084:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c086:	2b00      	cmp	r3, #0
 800c088:	f000 8101 	beq.w	800c28e <_dtoa_r+0xb6e>
 800c08c:	2e00      	cmp	r6, #0
 800c08e:	dd05      	ble.n	800c09c <_dtoa_r+0x97c>
 800c090:	4629      	mov	r1, r5
 800c092:	4632      	mov	r2, r6
 800c094:	4648      	mov	r0, r9
 800c096:	f000 ffaf 	bl	800cff8 <__lshift>
 800c09a:	4605      	mov	r5, r0
 800c09c:	9b08      	ldr	r3, [sp, #32]
 800c09e:	2b00      	cmp	r3, #0
 800c0a0:	d05c      	beq.n	800c15c <_dtoa_r+0xa3c>
 800c0a2:	6869      	ldr	r1, [r5, #4]
 800c0a4:	4648      	mov	r0, r9
 800c0a6:	f000 fd57 	bl	800cb58 <_Balloc>
 800c0aa:	4606      	mov	r6, r0
 800c0ac:	b928      	cbnz	r0, 800c0ba <_dtoa_r+0x99a>
 800c0ae:	4b82      	ldr	r3, [pc, #520]	@ (800c2b8 <_dtoa_r+0xb98>)
 800c0b0:	4602      	mov	r2, r0
 800c0b2:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800c0b6:	f7ff bb4a 	b.w	800b74e <_dtoa_r+0x2e>
 800c0ba:	692a      	ldr	r2, [r5, #16]
 800c0bc:	3202      	adds	r2, #2
 800c0be:	0092      	lsls	r2, r2, #2
 800c0c0:	f105 010c 	add.w	r1, r5, #12
 800c0c4:	300c      	adds	r0, #12
 800c0c6:	f7ff fa6a 	bl	800b59e <memcpy>
 800c0ca:	2201      	movs	r2, #1
 800c0cc:	4631      	mov	r1, r6
 800c0ce:	4648      	mov	r0, r9
 800c0d0:	f000 ff92 	bl	800cff8 <__lshift>
 800c0d4:	f10a 0301 	add.w	r3, sl, #1
 800c0d8:	9300      	str	r3, [sp, #0]
 800c0da:	eb0a 030b 	add.w	r3, sl, fp
 800c0de:	9308      	str	r3, [sp, #32]
 800c0e0:	9b04      	ldr	r3, [sp, #16]
 800c0e2:	f003 0301 	and.w	r3, r3, #1
 800c0e6:	462f      	mov	r7, r5
 800c0e8:	9306      	str	r3, [sp, #24]
 800c0ea:	4605      	mov	r5, r0
 800c0ec:	9b00      	ldr	r3, [sp, #0]
 800c0ee:	9802      	ldr	r0, [sp, #8]
 800c0f0:	4621      	mov	r1, r4
 800c0f2:	f103 3bff 	add.w	fp, r3, #4294967295
 800c0f6:	f7ff fa89 	bl	800b60c <quorem>
 800c0fa:	4603      	mov	r3, r0
 800c0fc:	3330      	adds	r3, #48	@ 0x30
 800c0fe:	9003      	str	r0, [sp, #12]
 800c100:	4639      	mov	r1, r7
 800c102:	9802      	ldr	r0, [sp, #8]
 800c104:	9309      	str	r3, [sp, #36]	@ 0x24
 800c106:	f000 ffe3 	bl	800d0d0 <__mcmp>
 800c10a:	462a      	mov	r2, r5
 800c10c:	9004      	str	r0, [sp, #16]
 800c10e:	4621      	mov	r1, r4
 800c110:	4648      	mov	r0, r9
 800c112:	f000 fff9 	bl	800d108 <__mdiff>
 800c116:	68c2      	ldr	r2, [r0, #12]
 800c118:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c11a:	4606      	mov	r6, r0
 800c11c:	bb02      	cbnz	r2, 800c160 <_dtoa_r+0xa40>
 800c11e:	4601      	mov	r1, r0
 800c120:	9802      	ldr	r0, [sp, #8]
 800c122:	f000 ffd5 	bl	800d0d0 <__mcmp>
 800c126:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c128:	4602      	mov	r2, r0
 800c12a:	4631      	mov	r1, r6
 800c12c:	4648      	mov	r0, r9
 800c12e:	920c      	str	r2, [sp, #48]	@ 0x30
 800c130:	9309      	str	r3, [sp, #36]	@ 0x24
 800c132:	f000 fd51 	bl	800cbd8 <_Bfree>
 800c136:	9b07      	ldr	r3, [sp, #28]
 800c138:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800c13a:	9e00      	ldr	r6, [sp, #0]
 800c13c:	ea42 0103 	orr.w	r1, r2, r3
 800c140:	9b06      	ldr	r3, [sp, #24]
 800c142:	4319      	orrs	r1, r3
 800c144:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c146:	d10d      	bne.n	800c164 <_dtoa_r+0xa44>
 800c148:	2b39      	cmp	r3, #57	@ 0x39
 800c14a:	d027      	beq.n	800c19c <_dtoa_r+0xa7c>
 800c14c:	9a04      	ldr	r2, [sp, #16]
 800c14e:	2a00      	cmp	r2, #0
 800c150:	dd01      	ble.n	800c156 <_dtoa_r+0xa36>
 800c152:	9b03      	ldr	r3, [sp, #12]
 800c154:	3331      	adds	r3, #49	@ 0x31
 800c156:	f88b 3000 	strb.w	r3, [fp]
 800c15a:	e52e      	b.n	800bbba <_dtoa_r+0x49a>
 800c15c:	4628      	mov	r0, r5
 800c15e:	e7b9      	b.n	800c0d4 <_dtoa_r+0x9b4>
 800c160:	2201      	movs	r2, #1
 800c162:	e7e2      	b.n	800c12a <_dtoa_r+0xa0a>
 800c164:	9904      	ldr	r1, [sp, #16]
 800c166:	2900      	cmp	r1, #0
 800c168:	db04      	blt.n	800c174 <_dtoa_r+0xa54>
 800c16a:	9807      	ldr	r0, [sp, #28]
 800c16c:	4301      	orrs	r1, r0
 800c16e:	9806      	ldr	r0, [sp, #24]
 800c170:	4301      	orrs	r1, r0
 800c172:	d120      	bne.n	800c1b6 <_dtoa_r+0xa96>
 800c174:	2a00      	cmp	r2, #0
 800c176:	ddee      	ble.n	800c156 <_dtoa_r+0xa36>
 800c178:	9902      	ldr	r1, [sp, #8]
 800c17a:	9300      	str	r3, [sp, #0]
 800c17c:	2201      	movs	r2, #1
 800c17e:	4648      	mov	r0, r9
 800c180:	f000 ff3a 	bl	800cff8 <__lshift>
 800c184:	4621      	mov	r1, r4
 800c186:	9002      	str	r0, [sp, #8]
 800c188:	f000 ffa2 	bl	800d0d0 <__mcmp>
 800c18c:	2800      	cmp	r0, #0
 800c18e:	9b00      	ldr	r3, [sp, #0]
 800c190:	dc02      	bgt.n	800c198 <_dtoa_r+0xa78>
 800c192:	d1e0      	bne.n	800c156 <_dtoa_r+0xa36>
 800c194:	07da      	lsls	r2, r3, #31
 800c196:	d5de      	bpl.n	800c156 <_dtoa_r+0xa36>
 800c198:	2b39      	cmp	r3, #57	@ 0x39
 800c19a:	d1da      	bne.n	800c152 <_dtoa_r+0xa32>
 800c19c:	2339      	movs	r3, #57	@ 0x39
 800c19e:	f88b 3000 	strb.w	r3, [fp]
 800c1a2:	4633      	mov	r3, r6
 800c1a4:	461e      	mov	r6, r3
 800c1a6:	3b01      	subs	r3, #1
 800c1a8:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800c1ac:	2a39      	cmp	r2, #57	@ 0x39
 800c1ae:	d04e      	beq.n	800c24e <_dtoa_r+0xb2e>
 800c1b0:	3201      	adds	r2, #1
 800c1b2:	701a      	strb	r2, [r3, #0]
 800c1b4:	e501      	b.n	800bbba <_dtoa_r+0x49a>
 800c1b6:	2a00      	cmp	r2, #0
 800c1b8:	dd03      	ble.n	800c1c2 <_dtoa_r+0xaa2>
 800c1ba:	2b39      	cmp	r3, #57	@ 0x39
 800c1bc:	d0ee      	beq.n	800c19c <_dtoa_r+0xa7c>
 800c1be:	3301      	adds	r3, #1
 800c1c0:	e7c9      	b.n	800c156 <_dtoa_r+0xa36>
 800c1c2:	9a00      	ldr	r2, [sp, #0]
 800c1c4:	9908      	ldr	r1, [sp, #32]
 800c1c6:	f802 3c01 	strb.w	r3, [r2, #-1]
 800c1ca:	428a      	cmp	r2, r1
 800c1cc:	d028      	beq.n	800c220 <_dtoa_r+0xb00>
 800c1ce:	9902      	ldr	r1, [sp, #8]
 800c1d0:	2300      	movs	r3, #0
 800c1d2:	220a      	movs	r2, #10
 800c1d4:	4648      	mov	r0, r9
 800c1d6:	f000 fd21 	bl	800cc1c <__multadd>
 800c1da:	42af      	cmp	r7, r5
 800c1dc:	9002      	str	r0, [sp, #8]
 800c1de:	f04f 0300 	mov.w	r3, #0
 800c1e2:	f04f 020a 	mov.w	r2, #10
 800c1e6:	4639      	mov	r1, r7
 800c1e8:	4648      	mov	r0, r9
 800c1ea:	d107      	bne.n	800c1fc <_dtoa_r+0xadc>
 800c1ec:	f000 fd16 	bl	800cc1c <__multadd>
 800c1f0:	4607      	mov	r7, r0
 800c1f2:	4605      	mov	r5, r0
 800c1f4:	9b00      	ldr	r3, [sp, #0]
 800c1f6:	3301      	adds	r3, #1
 800c1f8:	9300      	str	r3, [sp, #0]
 800c1fa:	e777      	b.n	800c0ec <_dtoa_r+0x9cc>
 800c1fc:	f000 fd0e 	bl	800cc1c <__multadd>
 800c200:	4629      	mov	r1, r5
 800c202:	4607      	mov	r7, r0
 800c204:	2300      	movs	r3, #0
 800c206:	220a      	movs	r2, #10
 800c208:	4648      	mov	r0, r9
 800c20a:	f000 fd07 	bl	800cc1c <__multadd>
 800c20e:	4605      	mov	r5, r0
 800c210:	e7f0      	b.n	800c1f4 <_dtoa_r+0xad4>
 800c212:	f1bb 0f00 	cmp.w	fp, #0
 800c216:	bfcc      	ite	gt
 800c218:	465e      	movgt	r6, fp
 800c21a:	2601      	movle	r6, #1
 800c21c:	4456      	add	r6, sl
 800c21e:	2700      	movs	r7, #0
 800c220:	9902      	ldr	r1, [sp, #8]
 800c222:	9300      	str	r3, [sp, #0]
 800c224:	2201      	movs	r2, #1
 800c226:	4648      	mov	r0, r9
 800c228:	f000 fee6 	bl	800cff8 <__lshift>
 800c22c:	4621      	mov	r1, r4
 800c22e:	9002      	str	r0, [sp, #8]
 800c230:	f000 ff4e 	bl	800d0d0 <__mcmp>
 800c234:	2800      	cmp	r0, #0
 800c236:	dcb4      	bgt.n	800c1a2 <_dtoa_r+0xa82>
 800c238:	d102      	bne.n	800c240 <_dtoa_r+0xb20>
 800c23a:	9b00      	ldr	r3, [sp, #0]
 800c23c:	07db      	lsls	r3, r3, #31
 800c23e:	d4b0      	bmi.n	800c1a2 <_dtoa_r+0xa82>
 800c240:	4633      	mov	r3, r6
 800c242:	461e      	mov	r6, r3
 800c244:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800c248:	2a30      	cmp	r2, #48	@ 0x30
 800c24a:	d0fa      	beq.n	800c242 <_dtoa_r+0xb22>
 800c24c:	e4b5      	b.n	800bbba <_dtoa_r+0x49a>
 800c24e:	459a      	cmp	sl, r3
 800c250:	d1a8      	bne.n	800c1a4 <_dtoa_r+0xa84>
 800c252:	2331      	movs	r3, #49	@ 0x31
 800c254:	f108 0801 	add.w	r8, r8, #1
 800c258:	f88a 3000 	strb.w	r3, [sl]
 800c25c:	e4ad      	b.n	800bbba <_dtoa_r+0x49a>
 800c25e:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800c260:	f8df a058 	ldr.w	sl, [pc, #88]	@ 800c2bc <_dtoa_r+0xb9c>
 800c264:	b11b      	cbz	r3, 800c26e <_dtoa_r+0xb4e>
 800c266:	f10a 0308 	add.w	r3, sl, #8
 800c26a:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800c26c:	6013      	str	r3, [r2, #0]
 800c26e:	4650      	mov	r0, sl
 800c270:	b017      	add	sp, #92	@ 0x5c
 800c272:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c276:	9b07      	ldr	r3, [sp, #28]
 800c278:	2b01      	cmp	r3, #1
 800c27a:	f77f ae2e 	ble.w	800beda <_dtoa_r+0x7ba>
 800c27e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800c280:	9308      	str	r3, [sp, #32]
 800c282:	2001      	movs	r0, #1
 800c284:	e64d      	b.n	800bf22 <_dtoa_r+0x802>
 800c286:	f1bb 0f00 	cmp.w	fp, #0
 800c28a:	f77f aed9 	ble.w	800c040 <_dtoa_r+0x920>
 800c28e:	4656      	mov	r6, sl
 800c290:	9802      	ldr	r0, [sp, #8]
 800c292:	4621      	mov	r1, r4
 800c294:	f7ff f9ba 	bl	800b60c <quorem>
 800c298:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800c29c:	f806 3b01 	strb.w	r3, [r6], #1
 800c2a0:	eba6 020a 	sub.w	r2, r6, sl
 800c2a4:	4593      	cmp	fp, r2
 800c2a6:	ddb4      	ble.n	800c212 <_dtoa_r+0xaf2>
 800c2a8:	9902      	ldr	r1, [sp, #8]
 800c2aa:	2300      	movs	r3, #0
 800c2ac:	220a      	movs	r2, #10
 800c2ae:	4648      	mov	r0, r9
 800c2b0:	f000 fcb4 	bl	800cc1c <__multadd>
 800c2b4:	9002      	str	r0, [sp, #8]
 800c2b6:	e7eb      	b.n	800c290 <_dtoa_r+0xb70>
 800c2b8:	0800f888 	.word	0x0800f888
 800c2bc:	0800f823 	.word	0x0800f823

0800c2c0 <_free_r>:
 800c2c0:	b538      	push	{r3, r4, r5, lr}
 800c2c2:	4605      	mov	r5, r0
 800c2c4:	2900      	cmp	r1, #0
 800c2c6:	d041      	beq.n	800c34c <_free_r+0x8c>
 800c2c8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c2cc:	1f0c      	subs	r4, r1, #4
 800c2ce:	2b00      	cmp	r3, #0
 800c2d0:	bfb8      	it	lt
 800c2d2:	18e4      	addlt	r4, r4, r3
 800c2d4:	f000 fc34 	bl	800cb40 <__malloc_lock>
 800c2d8:	4a1d      	ldr	r2, [pc, #116]	@ (800c350 <_free_r+0x90>)
 800c2da:	6813      	ldr	r3, [r2, #0]
 800c2dc:	b933      	cbnz	r3, 800c2ec <_free_r+0x2c>
 800c2de:	6063      	str	r3, [r4, #4]
 800c2e0:	6014      	str	r4, [r2, #0]
 800c2e2:	4628      	mov	r0, r5
 800c2e4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c2e8:	f000 bc30 	b.w	800cb4c <__malloc_unlock>
 800c2ec:	42a3      	cmp	r3, r4
 800c2ee:	d908      	bls.n	800c302 <_free_r+0x42>
 800c2f0:	6820      	ldr	r0, [r4, #0]
 800c2f2:	1821      	adds	r1, r4, r0
 800c2f4:	428b      	cmp	r3, r1
 800c2f6:	bf01      	itttt	eq
 800c2f8:	6819      	ldreq	r1, [r3, #0]
 800c2fa:	685b      	ldreq	r3, [r3, #4]
 800c2fc:	1809      	addeq	r1, r1, r0
 800c2fe:	6021      	streq	r1, [r4, #0]
 800c300:	e7ed      	b.n	800c2de <_free_r+0x1e>
 800c302:	461a      	mov	r2, r3
 800c304:	685b      	ldr	r3, [r3, #4]
 800c306:	b10b      	cbz	r3, 800c30c <_free_r+0x4c>
 800c308:	42a3      	cmp	r3, r4
 800c30a:	d9fa      	bls.n	800c302 <_free_r+0x42>
 800c30c:	6811      	ldr	r1, [r2, #0]
 800c30e:	1850      	adds	r0, r2, r1
 800c310:	42a0      	cmp	r0, r4
 800c312:	d10b      	bne.n	800c32c <_free_r+0x6c>
 800c314:	6820      	ldr	r0, [r4, #0]
 800c316:	4401      	add	r1, r0
 800c318:	1850      	adds	r0, r2, r1
 800c31a:	4283      	cmp	r3, r0
 800c31c:	6011      	str	r1, [r2, #0]
 800c31e:	d1e0      	bne.n	800c2e2 <_free_r+0x22>
 800c320:	6818      	ldr	r0, [r3, #0]
 800c322:	685b      	ldr	r3, [r3, #4]
 800c324:	6053      	str	r3, [r2, #4]
 800c326:	4408      	add	r0, r1
 800c328:	6010      	str	r0, [r2, #0]
 800c32a:	e7da      	b.n	800c2e2 <_free_r+0x22>
 800c32c:	d902      	bls.n	800c334 <_free_r+0x74>
 800c32e:	230c      	movs	r3, #12
 800c330:	602b      	str	r3, [r5, #0]
 800c332:	e7d6      	b.n	800c2e2 <_free_r+0x22>
 800c334:	6820      	ldr	r0, [r4, #0]
 800c336:	1821      	adds	r1, r4, r0
 800c338:	428b      	cmp	r3, r1
 800c33a:	bf04      	itt	eq
 800c33c:	6819      	ldreq	r1, [r3, #0]
 800c33e:	685b      	ldreq	r3, [r3, #4]
 800c340:	6063      	str	r3, [r4, #4]
 800c342:	bf04      	itt	eq
 800c344:	1809      	addeq	r1, r1, r0
 800c346:	6021      	streq	r1, [r4, #0]
 800c348:	6054      	str	r4, [r2, #4]
 800c34a:	e7ca      	b.n	800c2e2 <_free_r+0x22>
 800c34c:	bd38      	pop	{r3, r4, r5, pc}
 800c34e:	bf00      	nop
 800c350:	20000e90 	.word	0x20000e90

0800c354 <rshift>:
 800c354:	6903      	ldr	r3, [r0, #16]
 800c356:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800c35a:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800c35e:	ea4f 1261 	mov.w	r2, r1, asr #5
 800c362:	f100 0414 	add.w	r4, r0, #20
 800c366:	dd45      	ble.n	800c3f4 <rshift+0xa0>
 800c368:	f011 011f 	ands.w	r1, r1, #31
 800c36c:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800c370:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800c374:	d10c      	bne.n	800c390 <rshift+0x3c>
 800c376:	f100 0710 	add.w	r7, r0, #16
 800c37a:	4629      	mov	r1, r5
 800c37c:	42b1      	cmp	r1, r6
 800c37e:	d334      	bcc.n	800c3ea <rshift+0x96>
 800c380:	1a9b      	subs	r3, r3, r2
 800c382:	009b      	lsls	r3, r3, #2
 800c384:	1eea      	subs	r2, r5, #3
 800c386:	4296      	cmp	r6, r2
 800c388:	bf38      	it	cc
 800c38a:	2300      	movcc	r3, #0
 800c38c:	4423      	add	r3, r4
 800c38e:	e015      	b.n	800c3bc <rshift+0x68>
 800c390:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800c394:	f1c1 0820 	rsb	r8, r1, #32
 800c398:	40cf      	lsrs	r7, r1
 800c39a:	f105 0e04 	add.w	lr, r5, #4
 800c39e:	46a1      	mov	r9, r4
 800c3a0:	4576      	cmp	r6, lr
 800c3a2:	46f4      	mov	ip, lr
 800c3a4:	d815      	bhi.n	800c3d2 <rshift+0x7e>
 800c3a6:	1a9a      	subs	r2, r3, r2
 800c3a8:	0092      	lsls	r2, r2, #2
 800c3aa:	3a04      	subs	r2, #4
 800c3ac:	3501      	adds	r5, #1
 800c3ae:	42ae      	cmp	r6, r5
 800c3b0:	bf38      	it	cc
 800c3b2:	2200      	movcc	r2, #0
 800c3b4:	18a3      	adds	r3, r4, r2
 800c3b6:	50a7      	str	r7, [r4, r2]
 800c3b8:	b107      	cbz	r7, 800c3bc <rshift+0x68>
 800c3ba:	3304      	adds	r3, #4
 800c3bc:	1b1a      	subs	r2, r3, r4
 800c3be:	42a3      	cmp	r3, r4
 800c3c0:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800c3c4:	bf08      	it	eq
 800c3c6:	2300      	moveq	r3, #0
 800c3c8:	6102      	str	r2, [r0, #16]
 800c3ca:	bf08      	it	eq
 800c3cc:	6143      	streq	r3, [r0, #20]
 800c3ce:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800c3d2:	f8dc c000 	ldr.w	ip, [ip]
 800c3d6:	fa0c fc08 	lsl.w	ip, ip, r8
 800c3da:	ea4c 0707 	orr.w	r7, ip, r7
 800c3de:	f849 7b04 	str.w	r7, [r9], #4
 800c3e2:	f85e 7b04 	ldr.w	r7, [lr], #4
 800c3e6:	40cf      	lsrs	r7, r1
 800c3e8:	e7da      	b.n	800c3a0 <rshift+0x4c>
 800c3ea:	f851 cb04 	ldr.w	ip, [r1], #4
 800c3ee:	f847 cf04 	str.w	ip, [r7, #4]!
 800c3f2:	e7c3      	b.n	800c37c <rshift+0x28>
 800c3f4:	4623      	mov	r3, r4
 800c3f6:	e7e1      	b.n	800c3bc <rshift+0x68>

0800c3f8 <__hexdig_fun>:
 800c3f8:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 800c3fc:	2b09      	cmp	r3, #9
 800c3fe:	d802      	bhi.n	800c406 <__hexdig_fun+0xe>
 800c400:	3820      	subs	r0, #32
 800c402:	b2c0      	uxtb	r0, r0
 800c404:	4770      	bx	lr
 800c406:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 800c40a:	2b05      	cmp	r3, #5
 800c40c:	d801      	bhi.n	800c412 <__hexdig_fun+0x1a>
 800c40e:	3847      	subs	r0, #71	@ 0x47
 800c410:	e7f7      	b.n	800c402 <__hexdig_fun+0xa>
 800c412:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 800c416:	2b05      	cmp	r3, #5
 800c418:	d801      	bhi.n	800c41e <__hexdig_fun+0x26>
 800c41a:	3827      	subs	r0, #39	@ 0x27
 800c41c:	e7f1      	b.n	800c402 <__hexdig_fun+0xa>
 800c41e:	2000      	movs	r0, #0
 800c420:	4770      	bx	lr
	...

0800c424 <__gethex>:
 800c424:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c428:	b085      	sub	sp, #20
 800c42a:	468a      	mov	sl, r1
 800c42c:	9302      	str	r3, [sp, #8]
 800c42e:	680b      	ldr	r3, [r1, #0]
 800c430:	9001      	str	r0, [sp, #4]
 800c432:	4690      	mov	r8, r2
 800c434:	1c9c      	adds	r4, r3, #2
 800c436:	46a1      	mov	r9, r4
 800c438:	f814 0b01 	ldrb.w	r0, [r4], #1
 800c43c:	2830      	cmp	r0, #48	@ 0x30
 800c43e:	d0fa      	beq.n	800c436 <__gethex+0x12>
 800c440:	eba9 0303 	sub.w	r3, r9, r3
 800c444:	f1a3 0b02 	sub.w	fp, r3, #2
 800c448:	f7ff ffd6 	bl	800c3f8 <__hexdig_fun>
 800c44c:	4605      	mov	r5, r0
 800c44e:	2800      	cmp	r0, #0
 800c450:	d168      	bne.n	800c524 <__gethex+0x100>
 800c452:	49a0      	ldr	r1, [pc, #640]	@ (800c6d4 <__gethex+0x2b0>)
 800c454:	2201      	movs	r2, #1
 800c456:	4648      	mov	r0, r9
 800c458:	f7fe ffa6 	bl	800b3a8 <strncmp>
 800c45c:	4607      	mov	r7, r0
 800c45e:	2800      	cmp	r0, #0
 800c460:	d167      	bne.n	800c532 <__gethex+0x10e>
 800c462:	f899 0001 	ldrb.w	r0, [r9, #1]
 800c466:	4626      	mov	r6, r4
 800c468:	f7ff ffc6 	bl	800c3f8 <__hexdig_fun>
 800c46c:	2800      	cmp	r0, #0
 800c46e:	d062      	beq.n	800c536 <__gethex+0x112>
 800c470:	4623      	mov	r3, r4
 800c472:	7818      	ldrb	r0, [r3, #0]
 800c474:	2830      	cmp	r0, #48	@ 0x30
 800c476:	4699      	mov	r9, r3
 800c478:	f103 0301 	add.w	r3, r3, #1
 800c47c:	d0f9      	beq.n	800c472 <__gethex+0x4e>
 800c47e:	f7ff ffbb 	bl	800c3f8 <__hexdig_fun>
 800c482:	fab0 f580 	clz	r5, r0
 800c486:	096d      	lsrs	r5, r5, #5
 800c488:	f04f 0b01 	mov.w	fp, #1
 800c48c:	464a      	mov	r2, r9
 800c48e:	4616      	mov	r6, r2
 800c490:	3201      	adds	r2, #1
 800c492:	7830      	ldrb	r0, [r6, #0]
 800c494:	f7ff ffb0 	bl	800c3f8 <__hexdig_fun>
 800c498:	2800      	cmp	r0, #0
 800c49a:	d1f8      	bne.n	800c48e <__gethex+0x6a>
 800c49c:	498d      	ldr	r1, [pc, #564]	@ (800c6d4 <__gethex+0x2b0>)
 800c49e:	2201      	movs	r2, #1
 800c4a0:	4630      	mov	r0, r6
 800c4a2:	f7fe ff81 	bl	800b3a8 <strncmp>
 800c4a6:	2800      	cmp	r0, #0
 800c4a8:	d13f      	bne.n	800c52a <__gethex+0x106>
 800c4aa:	b944      	cbnz	r4, 800c4be <__gethex+0x9a>
 800c4ac:	1c74      	adds	r4, r6, #1
 800c4ae:	4622      	mov	r2, r4
 800c4b0:	4616      	mov	r6, r2
 800c4b2:	3201      	adds	r2, #1
 800c4b4:	7830      	ldrb	r0, [r6, #0]
 800c4b6:	f7ff ff9f 	bl	800c3f8 <__hexdig_fun>
 800c4ba:	2800      	cmp	r0, #0
 800c4bc:	d1f8      	bne.n	800c4b0 <__gethex+0x8c>
 800c4be:	1ba4      	subs	r4, r4, r6
 800c4c0:	00a7      	lsls	r7, r4, #2
 800c4c2:	7833      	ldrb	r3, [r6, #0]
 800c4c4:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 800c4c8:	2b50      	cmp	r3, #80	@ 0x50
 800c4ca:	d13e      	bne.n	800c54a <__gethex+0x126>
 800c4cc:	7873      	ldrb	r3, [r6, #1]
 800c4ce:	2b2b      	cmp	r3, #43	@ 0x2b
 800c4d0:	d033      	beq.n	800c53a <__gethex+0x116>
 800c4d2:	2b2d      	cmp	r3, #45	@ 0x2d
 800c4d4:	d034      	beq.n	800c540 <__gethex+0x11c>
 800c4d6:	1c71      	adds	r1, r6, #1
 800c4d8:	2400      	movs	r4, #0
 800c4da:	7808      	ldrb	r0, [r1, #0]
 800c4dc:	f7ff ff8c 	bl	800c3f8 <__hexdig_fun>
 800c4e0:	1e43      	subs	r3, r0, #1
 800c4e2:	b2db      	uxtb	r3, r3
 800c4e4:	2b18      	cmp	r3, #24
 800c4e6:	d830      	bhi.n	800c54a <__gethex+0x126>
 800c4e8:	f1a0 0210 	sub.w	r2, r0, #16
 800c4ec:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800c4f0:	f7ff ff82 	bl	800c3f8 <__hexdig_fun>
 800c4f4:	f100 3cff 	add.w	ip, r0, #4294967295
 800c4f8:	fa5f fc8c 	uxtb.w	ip, ip
 800c4fc:	f1bc 0f18 	cmp.w	ip, #24
 800c500:	f04f 030a 	mov.w	r3, #10
 800c504:	d91e      	bls.n	800c544 <__gethex+0x120>
 800c506:	b104      	cbz	r4, 800c50a <__gethex+0xe6>
 800c508:	4252      	negs	r2, r2
 800c50a:	4417      	add	r7, r2
 800c50c:	f8ca 1000 	str.w	r1, [sl]
 800c510:	b1ed      	cbz	r5, 800c54e <__gethex+0x12a>
 800c512:	f1bb 0f00 	cmp.w	fp, #0
 800c516:	bf0c      	ite	eq
 800c518:	2506      	moveq	r5, #6
 800c51a:	2500      	movne	r5, #0
 800c51c:	4628      	mov	r0, r5
 800c51e:	b005      	add	sp, #20
 800c520:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c524:	2500      	movs	r5, #0
 800c526:	462c      	mov	r4, r5
 800c528:	e7b0      	b.n	800c48c <__gethex+0x68>
 800c52a:	2c00      	cmp	r4, #0
 800c52c:	d1c7      	bne.n	800c4be <__gethex+0x9a>
 800c52e:	4627      	mov	r7, r4
 800c530:	e7c7      	b.n	800c4c2 <__gethex+0x9e>
 800c532:	464e      	mov	r6, r9
 800c534:	462f      	mov	r7, r5
 800c536:	2501      	movs	r5, #1
 800c538:	e7c3      	b.n	800c4c2 <__gethex+0x9e>
 800c53a:	2400      	movs	r4, #0
 800c53c:	1cb1      	adds	r1, r6, #2
 800c53e:	e7cc      	b.n	800c4da <__gethex+0xb6>
 800c540:	2401      	movs	r4, #1
 800c542:	e7fb      	b.n	800c53c <__gethex+0x118>
 800c544:	fb03 0002 	mla	r0, r3, r2, r0
 800c548:	e7ce      	b.n	800c4e8 <__gethex+0xc4>
 800c54a:	4631      	mov	r1, r6
 800c54c:	e7de      	b.n	800c50c <__gethex+0xe8>
 800c54e:	eba6 0309 	sub.w	r3, r6, r9
 800c552:	3b01      	subs	r3, #1
 800c554:	4629      	mov	r1, r5
 800c556:	2b07      	cmp	r3, #7
 800c558:	dc0a      	bgt.n	800c570 <__gethex+0x14c>
 800c55a:	9801      	ldr	r0, [sp, #4]
 800c55c:	f000 fafc 	bl	800cb58 <_Balloc>
 800c560:	4604      	mov	r4, r0
 800c562:	b940      	cbnz	r0, 800c576 <__gethex+0x152>
 800c564:	4b5c      	ldr	r3, [pc, #368]	@ (800c6d8 <__gethex+0x2b4>)
 800c566:	4602      	mov	r2, r0
 800c568:	21e4      	movs	r1, #228	@ 0xe4
 800c56a:	485c      	ldr	r0, [pc, #368]	@ (800c6dc <__gethex+0x2b8>)
 800c56c:	f7ff f830 	bl	800b5d0 <__assert_func>
 800c570:	3101      	adds	r1, #1
 800c572:	105b      	asrs	r3, r3, #1
 800c574:	e7ef      	b.n	800c556 <__gethex+0x132>
 800c576:	f100 0a14 	add.w	sl, r0, #20
 800c57a:	2300      	movs	r3, #0
 800c57c:	4655      	mov	r5, sl
 800c57e:	469b      	mov	fp, r3
 800c580:	45b1      	cmp	r9, r6
 800c582:	d337      	bcc.n	800c5f4 <__gethex+0x1d0>
 800c584:	f845 bb04 	str.w	fp, [r5], #4
 800c588:	eba5 050a 	sub.w	r5, r5, sl
 800c58c:	10ad      	asrs	r5, r5, #2
 800c58e:	6125      	str	r5, [r4, #16]
 800c590:	4658      	mov	r0, fp
 800c592:	f000 fbd3 	bl	800cd3c <__hi0bits>
 800c596:	016d      	lsls	r5, r5, #5
 800c598:	f8d8 6000 	ldr.w	r6, [r8]
 800c59c:	1a2d      	subs	r5, r5, r0
 800c59e:	42b5      	cmp	r5, r6
 800c5a0:	dd54      	ble.n	800c64c <__gethex+0x228>
 800c5a2:	1bad      	subs	r5, r5, r6
 800c5a4:	4629      	mov	r1, r5
 800c5a6:	4620      	mov	r0, r4
 800c5a8:	f000 ff5f 	bl	800d46a <__any_on>
 800c5ac:	4681      	mov	r9, r0
 800c5ae:	b178      	cbz	r0, 800c5d0 <__gethex+0x1ac>
 800c5b0:	1e6b      	subs	r3, r5, #1
 800c5b2:	1159      	asrs	r1, r3, #5
 800c5b4:	f003 021f 	and.w	r2, r3, #31
 800c5b8:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800c5bc:	f04f 0901 	mov.w	r9, #1
 800c5c0:	fa09 f202 	lsl.w	r2, r9, r2
 800c5c4:	420a      	tst	r2, r1
 800c5c6:	d003      	beq.n	800c5d0 <__gethex+0x1ac>
 800c5c8:	454b      	cmp	r3, r9
 800c5ca:	dc36      	bgt.n	800c63a <__gethex+0x216>
 800c5cc:	f04f 0902 	mov.w	r9, #2
 800c5d0:	4629      	mov	r1, r5
 800c5d2:	4620      	mov	r0, r4
 800c5d4:	f7ff febe 	bl	800c354 <rshift>
 800c5d8:	442f      	add	r7, r5
 800c5da:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800c5de:	42bb      	cmp	r3, r7
 800c5e0:	da42      	bge.n	800c668 <__gethex+0x244>
 800c5e2:	9801      	ldr	r0, [sp, #4]
 800c5e4:	4621      	mov	r1, r4
 800c5e6:	f000 faf7 	bl	800cbd8 <_Bfree>
 800c5ea:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800c5ec:	2300      	movs	r3, #0
 800c5ee:	6013      	str	r3, [r2, #0]
 800c5f0:	25a3      	movs	r5, #163	@ 0xa3
 800c5f2:	e793      	b.n	800c51c <__gethex+0xf8>
 800c5f4:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 800c5f8:	2a2e      	cmp	r2, #46	@ 0x2e
 800c5fa:	d012      	beq.n	800c622 <__gethex+0x1fe>
 800c5fc:	2b20      	cmp	r3, #32
 800c5fe:	d104      	bne.n	800c60a <__gethex+0x1e6>
 800c600:	f845 bb04 	str.w	fp, [r5], #4
 800c604:	f04f 0b00 	mov.w	fp, #0
 800c608:	465b      	mov	r3, fp
 800c60a:	7830      	ldrb	r0, [r6, #0]
 800c60c:	9303      	str	r3, [sp, #12]
 800c60e:	f7ff fef3 	bl	800c3f8 <__hexdig_fun>
 800c612:	9b03      	ldr	r3, [sp, #12]
 800c614:	f000 000f 	and.w	r0, r0, #15
 800c618:	4098      	lsls	r0, r3
 800c61a:	ea4b 0b00 	orr.w	fp, fp, r0
 800c61e:	3304      	adds	r3, #4
 800c620:	e7ae      	b.n	800c580 <__gethex+0x15c>
 800c622:	45b1      	cmp	r9, r6
 800c624:	d8ea      	bhi.n	800c5fc <__gethex+0x1d8>
 800c626:	492b      	ldr	r1, [pc, #172]	@ (800c6d4 <__gethex+0x2b0>)
 800c628:	9303      	str	r3, [sp, #12]
 800c62a:	2201      	movs	r2, #1
 800c62c:	4630      	mov	r0, r6
 800c62e:	f7fe febb 	bl	800b3a8 <strncmp>
 800c632:	9b03      	ldr	r3, [sp, #12]
 800c634:	2800      	cmp	r0, #0
 800c636:	d1e1      	bne.n	800c5fc <__gethex+0x1d8>
 800c638:	e7a2      	b.n	800c580 <__gethex+0x15c>
 800c63a:	1ea9      	subs	r1, r5, #2
 800c63c:	4620      	mov	r0, r4
 800c63e:	f000 ff14 	bl	800d46a <__any_on>
 800c642:	2800      	cmp	r0, #0
 800c644:	d0c2      	beq.n	800c5cc <__gethex+0x1a8>
 800c646:	f04f 0903 	mov.w	r9, #3
 800c64a:	e7c1      	b.n	800c5d0 <__gethex+0x1ac>
 800c64c:	da09      	bge.n	800c662 <__gethex+0x23e>
 800c64e:	1b75      	subs	r5, r6, r5
 800c650:	4621      	mov	r1, r4
 800c652:	9801      	ldr	r0, [sp, #4]
 800c654:	462a      	mov	r2, r5
 800c656:	f000 fccf 	bl	800cff8 <__lshift>
 800c65a:	1b7f      	subs	r7, r7, r5
 800c65c:	4604      	mov	r4, r0
 800c65e:	f100 0a14 	add.w	sl, r0, #20
 800c662:	f04f 0900 	mov.w	r9, #0
 800c666:	e7b8      	b.n	800c5da <__gethex+0x1b6>
 800c668:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800c66c:	42bd      	cmp	r5, r7
 800c66e:	dd6f      	ble.n	800c750 <__gethex+0x32c>
 800c670:	1bed      	subs	r5, r5, r7
 800c672:	42ae      	cmp	r6, r5
 800c674:	dc34      	bgt.n	800c6e0 <__gethex+0x2bc>
 800c676:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800c67a:	2b02      	cmp	r3, #2
 800c67c:	d022      	beq.n	800c6c4 <__gethex+0x2a0>
 800c67e:	2b03      	cmp	r3, #3
 800c680:	d024      	beq.n	800c6cc <__gethex+0x2a8>
 800c682:	2b01      	cmp	r3, #1
 800c684:	d115      	bne.n	800c6b2 <__gethex+0x28e>
 800c686:	42ae      	cmp	r6, r5
 800c688:	d113      	bne.n	800c6b2 <__gethex+0x28e>
 800c68a:	2e01      	cmp	r6, #1
 800c68c:	d10b      	bne.n	800c6a6 <__gethex+0x282>
 800c68e:	9a02      	ldr	r2, [sp, #8]
 800c690:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800c694:	6013      	str	r3, [r2, #0]
 800c696:	2301      	movs	r3, #1
 800c698:	6123      	str	r3, [r4, #16]
 800c69a:	f8ca 3000 	str.w	r3, [sl]
 800c69e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800c6a0:	2562      	movs	r5, #98	@ 0x62
 800c6a2:	601c      	str	r4, [r3, #0]
 800c6a4:	e73a      	b.n	800c51c <__gethex+0xf8>
 800c6a6:	1e71      	subs	r1, r6, #1
 800c6a8:	4620      	mov	r0, r4
 800c6aa:	f000 fede 	bl	800d46a <__any_on>
 800c6ae:	2800      	cmp	r0, #0
 800c6b0:	d1ed      	bne.n	800c68e <__gethex+0x26a>
 800c6b2:	9801      	ldr	r0, [sp, #4]
 800c6b4:	4621      	mov	r1, r4
 800c6b6:	f000 fa8f 	bl	800cbd8 <_Bfree>
 800c6ba:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800c6bc:	2300      	movs	r3, #0
 800c6be:	6013      	str	r3, [r2, #0]
 800c6c0:	2550      	movs	r5, #80	@ 0x50
 800c6c2:	e72b      	b.n	800c51c <__gethex+0xf8>
 800c6c4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c6c6:	2b00      	cmp	r3, #0
 800c6c8:	d1f3      	bne.n	800c6b2 <__gethex+0x28e>
 800c6ca:	e7e0      	b.n	800c68e <__gethex+0x26a>
 800c6cc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c6ce:	2b00      	cmp	r3, #0
 800c6d0:	d1dd      	bne.n	800c68e <__gethex+0x26a>
 800c6d2:	e7ee      	b.n	800c6b2 <__gethex+0x28e>
 800c6d4:	0800f738 	.word	0x0800f738
 800c6d8:	0800f888 	.word	0x0800f888
 800c6dc:	0800f899 	.word	0x0800f899
 800c6e0:	1e6f      	subs	r7, r5, #1
 800c6e2:	f1b9 0f00 	cmp.w	r9, #0
 800c6e6:	d130      	bne.n	800c74a <__gethex+0x326>
 800c6e8:	b127      	cbz	r7, 800c6f4 <__gethex+0x2d0>
 800c6ea:	4639      	mov	r1, r7
 800c6ec:	4620      	mov	r0, r4
 800c6ee:	f000 febc 	bl	800d46a <__any_on>
 800c6f2:	4681      	mov	r9, r0
 800c6f4:	117a      	asrs	r2, r7, #5
 800c6f6:	2301      	movs	r3, #1
 800c6f8:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800c6fc:	f007 071f 	and.w	r7, r7, #31
 800c700:	40bb      	lsls	r3, r7
 800c702:	4213      	tst	r3, r2
 800c704:	4629      	mov	r1, r5
 800c706:	4620      	mov	r0, r4
 800c708:	bf18      	it	ne
 800c70a:	f049 0902 	orrne.w	r9, r9, #2
 800c70e:	f7ff fe21 	bl	800c354 <rshift>
 800c712:	f8d8 7004 	ldr.w	r7, [r8, #4]
 800c716:	1b76      	subs	r6, r6, r5
 800c718:	2502      	movs	r5, #2
 800c71a:	f1b9 0f00 	cmp.w	r9, #0
 800c71e:	d047      	beq.n	800c7b0 <__gethex+0x38c>
 800c720:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800c724:	2b02      	cmp	r3, #2
 800c726:	d015      	beq.n	800c754 <__gethex+0x330>
 800c728:	2b03      	cmp	r3, #3
 800c72a:	d017      	beq.n	800c75c <__gethex+0x338>
 800c72c:	2b01      	cmp	r3, #1
 800c72e:	d109      	bne.n	800c744 <__gethex+0x320>
 800c730:	f019 0f02 	tst.w	r9, #2
 800c734:	d006      	beq.n	800c744 <__gethex+0x320>
 800c736:	f8da 3000 	ldr.w	r3, [sl]
 800c73a:	ea49 0903 	orr.w	r9, r9, r3
 800c73e:	f019 0f01 	tst.w	r9, #1
 800c742:	d10e      	bne.n	800c762 <__gethex+0x33e>
 800c744:	f045 0510 	orr.w	r5, r5, #16
 800c748:	e032      	b.n	800c7b0 <__gethex+0x38c>
 800c74a:	f04f 0901 	mov.w	r9, #1
 800c74e:	e7d1      	b.n	800c6f4 <__gethex+0x2d0>
 800c750:	2501      	movs	r5, #1
 800c752:	e7e2      	b.n	800c71a <__gethex+0x2f6>
 800c754:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c756:	f1c3 0301 	rsb	r3, r3, #1
 800c75a:	930f      	str	r3, [sp, #60]	@ 0x3c
 800c75c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c75e:	2b00      	cmp	r3, #0
 800c760:	d0f0      	beq.n	800c744 <__gethex+0x320>
 800c762:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800c766:	f104 0314 	add.w	r3, r4, #20
 800c76a:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800c76e:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800c772:	f04f 0c00 	mov.w	ip, #0
 800c776:	4618      	mov	r0, r3
 800c778:	f853 2b04 	ldr.w	r2, [r3], #4
 800c77c:	f1b2 3fff 	cmp.w	r2, #4294967295
 800c780:	d01b      	beq.n	800c7ba <__gethex+0x396>
 800c782:	3201      	adds	r2, #1
 800c784:	6002      	str	r2, [r0, #0]
 800c786:	2d02      	cmp	r5, #2
 800c788:	f104 0314 	add.w	r3, r4, #20
 800c78c:	d13c      	bne.n	800c808 <__gethex+0x3e4>
 800c78e:	f8d8 2000 	ldr.w	r2, [r8]
 800c792:	3a01      	subs	r2, #1
 800c794:	42b2      	cmp	r2, r6
 800c796:	d109      	bne.n	800c7ac <__gethex+0x388>
 800c798:	1171      	asrs	r1, r6, #5
 800c79a:	2201      	movs	r2, #1
 800c79c:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800c7a0:	f006 061f 	and.w	r6, r6, #31
 800c7a4:	fa02 f606 	lsl.w	r6, r2, r6
 800c7a8:	421e      	tst	r6, r3
 800c7aa:	d13a      	bne.n	800c822 <__gethex+0x3fe>
 800c7ac:	f045 0520 	orr.w	r5, r5, #32
 800c7b0:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800c7b2:	601c      	str	r4, [r3, #0]
 800c7b4:	9b02      	ldr	r3, [sp, #8]
 800c7b6:	601f      	str	r7, [r3, #0]
 800c7b8:	e6b0      	b.n	800c51c <__gethex+0xf8>
 800c7ba:	4299      	cmp	r1, r3
 800c7bc:	f843 cc04 	str.w	ip, [r3, #-4]
 800c7c0:	d8d9      	bhi.n	800c776 <__gethex+0x352>
 800c7c2:	68a3      	ldr	r3, [r4, #8]
 800c7c4:	459b      	cmp	fp, r3
 800c7c6:	db17      	blt.n	800c7f8 <__gethex+0x3d4>
 800c7c8:	6861      	ldr	r1, [r4, #4]
 800c7ca:	9801      	ldr	r0, [sp, #4]
 800c7cc:	3101      	adds	r1, #1
 800c7ce:	f000 f9c3 	bl	800cb58 <_Balloc>
 800c7d2:	4681      	mov	r9, r0
 800c7d4:	b918      	cbnz	r0, 800c7de <__gethex+0x3ba>
 800c7d6:	4b1a      	ldr	r3, [pc, #104]	@ (800c840 <__gethex+0x41c>)
 800c7d8:	4602      	mov	r2, r0
 800c7da:	2184      	movs	r1, #132	@ 0x84
 800c7dc:	e6c5      	b.n	800c56a <__gethex+0x146>
 800c7de:	6922      	ldr	r2, [r4, #16]
 800c7e0:	3202      	adds	r2, #2
 800c7e2:	f104 010c 	add.w	r1, r4, #12
 800c7e6:	0092      	lsls	r2, r2, #2
 800c7e8:	300c      	adds	r0, #12
 800c7ea:	f7fe fed8 	bl	800b59e <memcpy>
 800c7ee:	4621      	mov	r1, r4
 800c7f0:	9801      	ldr	r0, [sp, #4]
 800c7f2:	f000 f9f1 	bl	800cbd8 <_Bfree>
 800c7f6:	464c      	mov	r4, r9
 800c7f8:	6923      	ldr	r3, [r4, #16]
 800c7fa:	1c5a      	adds	r2, r3, #1
 800c7fc:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800c800:	6122      	str	r2, [r4, #16]
 800c802:	2201      	movs	r2, #1
 800c804:	615a      	str	r2, [r3, #20]
 800c806:	e7be      	b.n	800c786 <__gethex+0x362>
 800c808:	6922      	ldr	r2, [r4, #16]
 800c80a:	455a      	cmp	r2, fp
 800c80c:	dd0b      	ble.n	800c826 <__gethex+0x402>
 800c80e:	2101      	movs	r1, #1
 800c810:	4620      	mov	r0, r4
 800c812:	f7ff fd9f 	bl	800c354 <rshift>
 800c816:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800c81a:	3701      	adds	r7, #1
 800c81c:	42bb      	cmp	r3, r7
 800c81e:	f6ff aee0 	blt.w	800c5e2 <__gethex+0x1be>
 800c822:	2501      	movs	r5, #1
 800c824:	e7c2      	b.n	800c7ac <__gethex+0x388>
 800c826:	f016 061f 	ands.w	r6, r6, #31
 800c82a:	d0fa      	beq.n	800c822 <__gethex+0x3fe>
 800c82c:	4453      	add	r3, sl
 800c82e:	f1c6 0620 	rsb	r6, r6, #32
 800c832:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800c836:	f000 fa81 	bl	800cd3c <__hi0bits>
 800c83a:	42b0      	cmp	r0, r6
 800c83c:	dbe7      	blt.n	800c80e <__gethex+0x3ea>
 800c83e:	e7f0      	b.n	800c822 <__gethex+0x3fe>
 800c840:	0800f888 	.word	0x0800f888

0800c844 <L_shift>:
 800c844:	f1c2 0208 	rsb	r2, r2, #8
 800c848:	0092      	lsls	r2, r2, #2
 800c84a:	b570      	push	{r4, r5, r6, lr}
 800c84c:	f1c2 0620 	rsb	r6, r2, #32
 800c850:	6843      	ldr	r3, [r0, #4]
 800c852:	6804      	ldr	r4, [r0, #0]
 800c854:	fa03 f506 	lsl.w	r5, r3, r6
 800c858:	432c      	orrs	r4, r5
 800c85a:	40d3      	lsrs	r3, r2
 800c85c:	6004      	str	r4, [r0, #0]
 800c85e:	f840 3f04 	str.w	r3, [r0, #4]!
 800c862:	4288      	cmp	r0, r1
 800c864:	d3f4      	bcc.n	800c850 <L_shift+0xc>
 800c866:	bd70      	pop	{r4, r5, r6, pc}

0800c868 <__match>:
 800c868:	b530      	push	{r4, r5, lr}
 800c86a:	6803      	ldr	r3, [r0, #0]
 800c86c:	3301      	adds	r3, #1
 800c86e:	f811 4b01 	ldrb.w	r4, [r1], #1
 800c872:	b914      	cbnz	r4, 800c87a <__match+0x12>
 800c874:	6003      	str	r3, [r0, #0]
 800c876:	2001      	movs	r0, #1
 800c878:	bd30      	pop	{r4, r5, pc}
 800c87a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c87e:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 800c882:	2d19      	cmp	r5, #25
 800c884:	bf98      	it	ls
 800c886:	3220      	addls	r2, #32
 800c888:	42a2      	cmp	r2, r4
 800c88a:	d0f0      	beq.n	800c86e <__match+0x6>
 800c88c:	2000      	movs	r0, #0
 800c88e:	e7f3      	b.n	800c878 <__match+0x10>

0800c890 <__hexnan>:
 800c890:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c894:	680b      	ldr	r3, [r1, #0]
 800c896:	6801      	ldr	r1, [r0, #0]
 800c898:	115e      	asrs	r6, r3, #5
 800c89a:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800c89e:	f013 031f 	ands.w	r3, r3, #31
 800c8a2:	b087      	sub	sp, #28
 800c8a4:	bf18      	it	ne
 800c8a6:	3604      	addne	r6, #4
 800c8a8:	2500      	movs	r5, #0
 800c8aa:	1f37      	subs	r7, r6, #4
 800c8ac:	4682      	mov	sl, r0
 800c8ae:	4690      	mov	r8, r2
 800c8b0:	9301      	str	r3, [sp, #4]
 800c8b2:	f846 5c04 	str.w	r5, [r6, #-4]
 800c8b6:	46b9      	mov	r9, r7
 800c8b8:	463c      	mov	r4, r7
 800c8ba:	9502      	str	r5, [sp, #8]
 800c8bc:	46ab      	mov	fp, r5
 800c8be:	784a      	ldrb	r2, [r1, #1]
 800c8c0:	1c4b      	adds	r3, r1, #1
 800c8c2:	9303      	str	r3, [sp, #12]
 800c8c4:	b342      	cbz	r2, 800c918 <__hexnan+0x88>
 800c8c6:	4610      	mov	r0, r2
 800c8c8:	9105      	str	r1, [sp, #20]
 800c8ca:	9204      	str	r2, [sp, #16]
 800c8cc:	f7ff fd94 	bl	800c3f8 <__hexdig_fun>
 800c8d0:	2800      	cmp	r0, #0
 800c8d2:	d151      	bne.n	800c978 <__hexnan+0xe8>
 800c8d4:	9a04      	ldr	r2, [sp, #16]
 800c8d6:	9905      	ldr	r1, [sp, #20]
 800c8d8:	2a20      	cmp	r2, #32
 800c8da:	d818      	bhi.n	800c90e <__hexnan+0x7e>
 800c8dc:	9b02      	ldr	r3, [sp, #8]
 800c8de:	459b      	cmp	fp, r3
 800c8e0:	dd13      	ble.n	800c90a <__hexnan+0x7a>
 800c8e2:	454c      	cmp	r4, r9
 800c8e4:	d206      	bcs.n	800c8f4 <__hexnan+0x64>
 800c8e6:	2d07      	cmp	r5, #7
 800c8e8:	dc04      	bgt.n	800c8f4 <__hexnan+0x64>
 800c8ea:	462a      	mov	r2, r5
 800c8ec:	4649      	mov	r1, r9
 800c8ee:	4620      	mov	r0, r4
 800c8f0:	f7ff ffa8 	bl	800c844 <L_shift>
 800c8f4:	4544      	cmp	r4, r8
 800c8f6:	d952      	bls.n	800c99e <__hexnan+0x10e>
 800c8f8:	2300      	movs	r3, #0
 800c8fa:	f1a4 0904 	sub.w	r9, r4, #4
 800c8fe:	f844 3c04 	str.w	r3, [r4, #-4]
 800c902:	f8cd b008 	str.w	fp, [sp, #8]
 800c906:	464c      	mov	r4, r9
 800c908:	461d      	mov	r5, r3
 800c90a:	9903      	ldr	r1, [sp, #12]
 800c90c:	e7d7      	b.n	800c8be <__hexnan+0x2e>
 800c90e:	2a29      	cmp	r2, #41	@ 0x29
 800c910:	d157      	bne.n	800c9c2 <__hexnan+0x132>
 800c912:	3102      	adds	r1, #2
 800c914:	f8ca 1000 	str.w	r1, [sl]
 800c918:	f1bb 0f00 	cmp.w	fp, #0
 800c91c:	d051      	beq.n	800c9c2 <__hexnan+0x132>
 800c91e:	454c      	cmp	r4, r9
 800c920:	d206      	bcs.n	800c930 <__hexnan+0xa0>
 800c922:	2d07      	cmp	r5, #7
 800c924:	dc04      	bgt.n	800c930 <__hexnan+0xa0>
 800c926:	462a      	mov	r2, r5
 800c928:	4649      	mov	r1, r9
 800c92a:	4620      	mov	r0, r4
 800c92c:	f7ff ff8a 	bl	800c844 <L_shift>
 800c930:	4544      	cmp	r4, r8
 800c932:	d936      	bls.n	800c9a2 <__hexnan+0x112>
 800c934:	f1a8 0204 	sub.w	r2, r8, #4
 800c938:	4623      	mov	r3, r4
 800c93a:	f853 1b04 	ldr.w	r1, [r3], #4
 800c93e:	f842 1f04 	str.w	r1, [r2, #4]!
 800c942:	429f      	cmp	r7, r3
 800c944:	d2f9      	bcs.n	800c93a <__hexnan+0xaa>
 800c946:	1b3b      	subs	r3, r7, r4
 800c948:	f023 0303 	bic.w	r3, r3, #3
 800c94c:	3304      	adds	r3, #4
 800c94e:	3401      	adds	r4, #1
 800c950:	3e03      	subs	r6, #3
 800c952:	42b4      	cmp	r4, r6
 800c954:	bf88      	it	hi
 800c956:	2304      	movhi	r3, #4
 800c958:	4443      	add	r3, r8
 800c95a:	2200      	movs	r2, #0
 800c95c:	f843 2b04 	str.w	r2, [r3], #4
 800c960:	429f      	cmp	r7, r3
 800c962:	d2fb      	bcs.n	800c95c <__hexnan+0xcc>
 800c964:	683b      	ldr	r3, [r7, #0]
 800c966:	b91b      	cbnz	r3, 800c970 <__hexnan+0xe0>
 800c968:	4547      	cmp	r7, r8
 800c96a:	d128      	bne.n	800c9be <__hexnan+0x12e>
 800c96c:	2301      	movs	r3, #1
 800c96e:	603b      	str	r3, [r7, #0]
 800c970:	2005      	movs	r0, #5
 800c972:	b007      	add	sp, #28
 800c974:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c978:	3501      	adds	r5, #1
 800c97a:	2d08      	cmp	r5, #8
 800c97c:	f10b 0b01 	add.w	fp, fp, #1
 800c980:	dd06      	ble.n	800c990 <__hexnan+0x100>
 800c982:	4544      	cmp	r4, r8
 800c984:	d9c1      	bls.n	800c90a <__hexnan+0x7a>
 800c986:	2300      	movs	r3, #0
 800c988:	f844 3c04 	str.w	r3, [r4, #-4]
 800c98c:	2501      	movs	r5, #1
 800c98e:	3c04      	subs	r4, #4
 800c990:	6822      	ldr	r2, [r4, #0]
 800c992:	f000 000f 	and.w	r0, r0, #15
 800c996:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800c99a:	6020      	str	r0, [r4, #0]
 800c99c:	e7b5      	b.n	800c90a <__hexnan+0x7a>
 800c99e:	2508      	movs	r5, #8
 800c9a0:	e7b3      	b.n	800c90a <__hexnan+0x7a>
 800c9a2:	9b01      	ldr	r3, [sp, #4]
 800c9a4:	2b00      	cmp	r3, #0
 800c9a6:	d0dd      	beq.n	800c964 <__hexnan+0xd4>
 800c9a8:	f1c3 0320 	rsb	r3, r3, #32
 800c9ac:	f04f 32ff 	mov.w	r2, #4294967295
 800c9b0:	40da      	lsrs	r2, r3
 800c9b2:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800c9b6:	4013      	ands	r3, r2
 800c9b8:	f846 3c04 	str.w	r3, [r6, #-4]
 800c9bc:	e7d2      	b.n	800c964 <__hexnan+0xd4>
 800c9be:	3f04      	subs	r7, #4
 800c9c0:	e7d0      	b.n	800c964 <__hexnan+0xd4>
 800c9c2:	2004      	movs	r0, #4
 800c9c4:	e7d5      	b.n	800c972 <__hexnan+0xe2>
	...

0800c9c8 <malloc>:
 800c9c8:	4b02      	ldr	r3, [pc, #8]	@ (800c9d4 <malloc+0xc>)
 800c9ca:	4601      	mov	r1, r0
 800c9cc:	6818      	ldr	r0, [r3, #0]
 800c9ce:	f000 b825 	b.w	800ca1c <_malloc_r>
 800c9d2:	bf00      	nop
 800c9d4:	2000019c 	.word	0x2000019c

0800c9d8 <sbrk_aligned>:
 800c9d8:	b570      	push	{r4, r5, r6, lr}
 800c9da:	4e0f      	ldr	r6, [pc, #60]	@ (800ca18 <sbrk_aligned+0x40>)
 800c9dc:	460c      	mov	r4, r1
 800c9de:	6831      	ldr	r1, [r6, #0]
 800c9e0:	4605      	mov	r5, r0
 800c9e2:	b911      	cbnz	r1, 800c9ea <sbrk_aligned+0x12>
 800c9e4:	f001 f94a 	bl	800dc7c <_sbrk_r>
 800c9e8:	6030      	str	r0, [r6, #0]
 800c9ea:	4621      	mov	r1, r4
 800c9ec:	4628      	mov	r0, r5
 800c9ee:	f001 f945 	bl	800dc7c <_sbrk_r>
 800c9f2:	1c43      	adds	r3, r0, #1
 800c9f4:	d103      	bne.n	800c9fe <sbrk_aligned+0x26>
 800c9f6:	f04f 34ff 	mov.w	r4, #4294967295
 800c9fa:	4620      	mov	r0, r4
 800c9fc:	bd70      	pop	{r4, r5, r6, pc}
 800c9fe:	1cc4      	adds	r4, r0, #3
 800ca00:	f024 0403 	bic.w	r4, r4, #3
 800ca04:	42a0      	cmp	r0, r4
 800ca06:	d0f8      	beq.n	800c9fa <sbrk_aligned+0x22>
 800ca08:	1a21      	subs	r1, r4, r0
 800ca0a:	4628      	mov	r0, r5
 800ca0c:	f001 f936 	bl	800dc7c <_sbrk_r>
 800ca10:	3001      	adds	r0, #1
 800ca12:	d1f2      	bne.n	800c9fa <sbrk_aligned+0x22>
 800ca14:	e7ef      	b.n	800c9f6 <sbrk_aligned+0x1e>
 800ca16:	bf00      	nop
 800ca18:	20000e8c 	.word	0x20000e8c

0800ca1c <_malloc_r>:
 800ca1c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ca20:	1ccd      	adds	r5, r1, #3
 800ca22:	f025 0503 	bic.w	r5, r5, #3
 800ca26:	3508      	adds	r5, #8
 800ca28:	2d0c      	cmp	r5, #12
 800ca2a:	bf38      	it	cc
 800ca2c:	250c      	movcc	r5, #12
 800ca2e:	2d00      	cmp	r5, #0
 800ca30:	4606      	mov	r6, r0
 800ca32:	db01      	blt.n	800ca38 <_malloc_r+0x1c>
 800ca34:	42a9      	cmp	r1, r5
 800ca36:	d904      	bls.n	800ca42 <_malloc_r+0x26>
 800ca38:	230c      	movs	r3, #12
 800ca3a:	6033      	str	r3, [r6, #0]
 800ca3c:	2000      	movs	r0, #0
 800ca3e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ca42:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800cb18 <_malloc_r+0xfc>
 800ca46:	f000 f87b 	bl	800cb40 <__malloc_lock>
 800ca4a:	f8d8 3000 	ldr.w	r3, [r8]
 800ca4e:	461c      	mov	r4, r3
 800ca50:	bb44      	cbnz	r4, 800caa4 <_malloc_r+0x88>
 800ca52:	4629      	mov	r1, r5
 800ca54:	4630      	mov	r0, r6
 800ca56:	f7ff ffbf 	bl	800c9d8 <sbrk_aligned>
 800ca5a:	1c43      	adds	r3, r0, #1
 800ca5c:	4604      	mov	r4, r0
 800ca5e:	d158      	bne.n	800cb12 <_malloc_r+0xf6>
 800ca60:	f8d8 4000 	ldr.w	r4, [r8]
 800ca64:	4627      	mov	r7, r4
 800ca66:	2f00      	cmp	r7, #0
 800ca68:	d143      	bne.n	800caf2 <_malloc_r+0xd6>
 800ca6a:	2c00      	cmp	r4, #0
 800ca6c:	d04b      	beq.n	800cb06 <_malloc_r+0xea>
 800ca6e:	6823      	ldr	r3, [r4, #0]
 800ca70:	4639      	mov	r1, r7
 800ca72:	4630      	mov	r0, r6
 800ca74:	eb04 0903 	add.w	r9, r4, r3
 800ca78:	f001 f900 	bl	800dc7c <_sbrk_r>
 800ca7c:	4581      	cmp	r9, r0
 800ca7e:	d142      	bne.n	800cb06 <_malloc_r+0xea>
 800ca80:	6821      	ldr	r1, [r4, #0]
 800ca82:	1a6d      	subs	r5, r5, r1
 800ca84:	4629      	mov	r1, r5
 800ca86:	4630      	mov	r0, r6
 800ca88:	f7ff ffa6 	bl	800c9d8 <sbrk_aligned>
 800ca8c:	3001      	adds	r0, #1
 800ca8e:	d03a      	beq.n	800cb06 <_malloc_r+0xea>
 800ca90:	6823      	ldr	r3, [r4, #0]
 800ca92:	442b      	add	r3, r5
 800ca94:	6023      	str	r3, [r4, #0]
 800ca96:	f8d8 3000 	ldr.w	r3, [r8]
 800ca9a:	685a      	ldr	r2, [r3, #4]
 800ca9c:	bb62      	cbnz	r2, 800caf8 <_malloc_r+0xdc>
 800ca9e:	f8c8 7000 	str.w	r7, [r8]
 800caa2:	e00f      	b.n	800cac4 <_malloc_r+0xa8>
 800caa4:	6822      	ldr	r2, [r4, #0]
 800caa6:	1b52      	subs	r2, r2, r5
 800caa8:	d420      	bmi.n	800caec <_malloc_r+0xd0>
 800caaa:	2a0b      	cmp	r2, #11
 800caac:	d917      	bls.n	800cade <_malloc_r+0xc2>
 800caae:	1961      	adds	r1, r4, r5
 800cab0:	42a3      	cmp	r3, r4
 800cab2:	6025      	str	r5, [r4, #0]
 800cab4:	bf18      	it	ne
 800cab6:	6059      	strne	r1, [r3, #4]
 800cab8:	6863      	ldr	r3, [r4, #4]
 800caba:	bf08      	it	eq
 800cabc:	f8c8 1000 	streq.w	r1, [r8]
 800cac0:	5162      	str	r2, [r4, r5]
 800cac2:	604b      	str	r3, [r1, #4]
 800cac4:	4630      	mov	r0, r6
 800cac6:	f000 f841 	bl	800cb4c <__malloc_unlock>
 800caca:	f104 000b 	add.w	r0, r4, #11
 800cace:	1d23      	adds	r3, r4, #4
 800cad0:	f020 0007 	bic.w	r0, r0, #7
 800cad4:	1ac2      	subs	r2, r0, r3
 800cad6:	bf1c      	itt	ne
 800cad8:	1a1b      	subne	r3, r3, r0
 800cada:	50a3      	strne	r3, [r4, r2]
 800cadc:	e7af      	b.n	800ca3e <_malloc_r+0x22>
 800cade:	6862      	ldr	r2, [r4, #4]
 800cae0:	42a3      	cmp	r3, r4
 800cae2:	bf0c      	ite	eq
 800cae4:	f8c8 2000 	streq.w	r2, [r8]
 800cae8:	605a      	strne	r2, [r3, #4]
 800caea:	e7eb      	b.n	800cac4 <_malloc_r+0xa8>
 800caec:	4623      	mov	r3, r4
 800caee:	6864      	ldr	r4, [r4, #4]
 800caf0:	e7ae      	b.n	800ca50 <_malloc_r+0x34>
 800caf2:	463c      	mov	r4, r7
 800caf4:	687f      	ldr	r7, [r7, #4]
 800caf6:	e7b6      	b.n	800ca66 <_malloc_r+0x4a>
 800caf8:	461a      	mov	r2, r3
 800cafa:	685b      	ldr	r3, [r3, #4]
 800cafc:	42a3      	cmp	r3, r4
 800cafe:	d1fb      	bne.n	800caf8 <_malloc_r+0xdc>
 800cb00:	2300      	movs	r3, #0
 800cb02:	6053      	str	r3, [r2, #4]
 800cb04:	e7de      	b.n	800cac4 <_malloc_r+0xa8>
 800cb06:	230c      	movs	r3, #12
 800cb08:	6033      	str	r3, [r6, #0]
 800cb0a:	4630      	mov	r0, r6
 800cb0c:	f000 f81e 	bl	800cb4c <__malloc_unlock>
 800cb10:	e794      	b.n	800ca3c <_malloc_r+0x20>
 800cb12:	6005      	str	r5, [r0, #0]
 800cb14:	e7d6      	b.n	800cac4 <_malloc_r+0xa8>
 800cb16:	bf00      	nop
 800cb18:	20000e90 	.word	0x20000e90

0800cb1c <__ascii_mbtowc>:
 800cb1c:	b082      	sub	sp, #8
 800cb1e:	b901      	cbnz	r1, 800cb22 <__ascii_mbtowc+0x6>
 800cb20:	a901      	add	r1, sp, #4
 800cb22:	b142      	cbz	r2, 800cb36 <__ascii_mbtowc+0x1a>
 800cb24:	b14b      	cbz	r3, 800cb3a <__ascii_mbtowc+0x1e>
 800cb26:	7813      	ldrb	r3, [r2, #0]
 800cb28:	600b      	str	r3, [r1, #0]
 800cb2a:	7812      	ldrb	r2, [r2, #0]
 800cb2c:	1e10      	subs	r0, r2, #0
 800cb2e:	bf18      	it	ne
 800cb30:	2001      	movne	r0, #1
 800cb32:	b002      	add	sp, #8
 800cb34:	4770      	bx	lr
 800cb36:	4610      	mov	r0, r2
 800cb38:	e7fb      	b.n	800cb32 <__ascii_mbtowc+0x16>
 800cb3a:	f06f 0001 	mvn.w	r0, #1
 800cb3e:	e7f8      	b.n	800cb32 <__ascii_mbtowc+0x16>

0800cb40 <__malloc_lock>:
 800cb40:	4801      	ldr	r0, [pc, #4]	@ (800cb48 <__malloc_lock+0x8>)
 800cb42:	f7fe bd2a 	b.w	800b59a <__retarget_lock_acquire_recursive>
 800cb46:	bf00      	nop
 800cb48:	20000e88 	.word	0x20000e88

0800cb4c <__malloc_unlock>:
 800cb4c:	4801      	ldr	r0, [pc, #4]	@ (800cb54 <__malloc_unlock+0x8>)
 800cb4e:	f7fe bd25 	b.w	800b59c <__retarget_lock_release_recursive>
 800cb52:	bf00      	nop
 800cb54:	20000e88 	.word	0x20000e88

0800cb58 <_Balloc>:
 800cb58:	b570      	push	{r4, r5, r6, lr}
 800cb5a:	69c6      	ldr	r6, [r0, #28]
 800cb5c:	4604      	mov	r4, r0
 800cb5e:	460d      	mov	r5, r1
 800cb60:	b976      	cbnz	r6, 800cb80 <_Balloc+0x28>
 800cb62:	2010      	movs	r0, #16
 800cb64:	f7ff ff30 	bl	800c9c8 <malloc>
 800cb68:	4602      	mov	r2, r0
 800cb6a:	61e0      	str	r0, [r4, #28]
 800cb6c:	b920      	cbnz	r0, 800cb78 <_Balloc+0x20>
 800cb6e:	4b18      	ldr	r3, [pc, #96]	@ (800cbd0 <_Balloc+0x78>)
 800cb70:	4818      	ldr	r0, [pc, #96]	@ (800cbd4 <_Balloc+0x7c>)
 800cb72:	216b      	movs	r1, #107	@ 0x6b
 800cb74:	f7fe fd2c 	bl	800b5d0 <__assert_func>
 800cb78:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800cb7c:	6006      	str	r6, [r0, #0]
 800cb7e:	60c6      	str	r6, [r0, #12]
 800cb80:	69e6      	ldr	r6, [r4, #28]
 800cb82:	68f3      	ldr	r3, [r6, #12]
 800cb84:	b183      	cbz	r3, 800cba8 <_Balloc+0x50>
 800cb86:	69e3      	ldr	r3, [r4, #28]
 800cb88:	68db      	ldr	r3, [r3, #12]
 800cb8a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800cb8e:	b9b8      	cbnz	r0, 800cbc0 <_Balloc+0x68>
 800cb90:	2101      	movs	r1, #1
 800cb92:	fa01 f605 	lsl.w	r6, r1, r5
 800cb96:	1d72      	adds	r2, r6, #5
 800cb98:	0092      	lsls	r2, r2, #2
 800cb9a:	4620      	mov	r0, r4
 800cb9c:	f001 f885 	bl	800dcaa <_calloc_r>
 800cba0:	b160      	cbz	r0, 800cbbc <_Balloc+0x64>
 800cba2:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800cba6:	e00e      	b.n	800cbc6 <_Balloc+0x6e>
 800cba8:	2221      	movs	r2, #33	@ 0x21
 800cbaa:	2104      	movs	r1, #4
 800cbac:	4620      	mov	r0, r4
 800cbae:	f001 f87c 	bl	800dcaa <_calloc_r>
 800cbb2:	69e3      	ldr	r3, [r4, #28]
 800cbb4:	60f0      	str	r0, [r6, #12]
 800cbb6:	68db      	ldr	r3, [r3, #12]
 800cbb8:	2b00      	cmp	r3, #0
 800cbba:	d1e4      	bne.n	800cb86 <_Balloc+0x2e>
 800cbbc:	2000      	movs	r0, #0
 800cbbe:	bd70      	pop	{r4, r5, r6, pc}
 800cbc0:	6802      	ldr	r2, [r0, #0]
 800cbc2:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800cbc6:	2300      	movs	r3, #0
 800cbc8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800cbcc:	e7f7      	b.n	800cbbe <_Balloc+0x66>
 800cbce:	bf00      	nop
 800cbd0:	0800f76e 	.word	0x0800f76e
 800cbd4:	0800f8f9 	.word	0x0800f8f9

0800cbd8 <_Bfree>:
 800cbd8:	b570      	push	{r4, r5, r6, lr}
 800cbda:	69c6      	ldr	r6, [r0, #28]
 800cbdc:	4605      	mov	r5, r0
 800cbde:	460c      	mov	r4, r1
 800cbe0:	b976      	cbnz	r6, 800cc00 <_Bfree+0x28>
 800cbe2:	2010      	movs	r0, #16
 800cbe4:	f7ff fef0 	bl	800c9c8 <malloc>
 800cbe8:	4602      	mov	r2, r0
 800cbea:	61e8      	str	r0, [r5, #28]
 800cbec:	b920      	cbnz	r0, 800cbf8 <_Bfree+0x20>
 800cbee:	4b09      	ldr	r3, [pc, #36]	@ (800cc14 <_Bfree+0x3c>)
 800cbf0:	4809      	ldr	r0, [pc, #36]	@ (800cc18 <_Bfree+0x40>)
 800cbf2:	218f      	movs	r1, #143	@ 0x8f
 800cbf4:	f7fe fcec 	bl	800b5d0 <__assert_func>
 800cbf8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800cbfc:	6006      	str	r6, [r0, #0]
 800cbfe:	60c6      	str	r6, [r0, #12]
 800cc00:	b13c      	cbz	r4, 800cc12 <_Bfree+0x3a>
 800cc02:	69eb      	ldr	r3, [r5, #28]
 800cc04:	6862      	ldr	r2, [r4, #4]
 800cc06:	68db      	ldr	r3, [r3, #12]
 800cc08:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800cc0c:	6021      	str	r1, [r4, #0]
 800cc0e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800cc12:	bd70      	pop	{r4, r5, r6, pc}
 800cc14:	0800f76e 	.word	0x0800f76e
 800cc18:	0800f8f9 	.word	0x0800f8f9

0800cc1c <__multadd>:
 800cc1c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800cc20:	690d      	ldr	r5, [r1, #16]
 800cc22:	4607      	mov	r7, r0
 800cc24:	460c      	mov	r4, r1
 800cc26:	461e      	mov	r6, r3
 800cc28:	f101 0c14 	add.w	ip, r1, #20
 800cc2c:	2000      	movs	r0, #0
 800cc2e:	f8dc 3000 	ldr.w	r3, [ip]
 800cc32:	b299      	uxth	r1, r3
 800cc34:	fb02 6101 	mla	r1, r2, r1, r6
 800cc38:	0c1e      	lsrs	r6, r3, #16
 800cc3a:	0c0b      	lsrs	r3, r1, #16
 800cc3c:	fb02 3306 	mla	r3, r2, r6, r3
 800cc40:	b289      	uxth	r1, r1
 800cc42:	3001      	adds	r0, #1
 800cc44:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800cc48:	4285      	cmp	r5, r0
 800cc4a:	f84c 1b04 	str.w	r1, [ip], #4
 800cc4e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800cc52:	dcec      	bgt.n	800cc2e <__multadd+0x12>
 800cc54:	b30e      	cbz	r6, 800cc9a <__multadd+0x7e>
 800cc56:	68a3      	ldr	r3, [r4, #8]
 800cc58:	42ab      	cmp	r3, r5
 800cc5a:	dc19      	bgt.n	800cc90 <__multadd+0x74>
 800cc5c:	6861      	ldr	r1, [r4, #4]
 800cc5e:	4638      	mov	r0, r7
 800cc60:	3101      	adds	r1, #1
 800cc62:	f7ff ff79 	bl	800cb58 <_Balloc>
 800cc66:	4680      	mov	r8, r0
 800cc68:	b928      	cbnz	r0, 800cc76 <__multadd+0x5a>
 800cc6a:	4602      	mov	r2, r0
 800cc6c:	4b0c      	ldr	r3, [pc, #48]	@ (800cca0 <__multadd+0x84>)
 800cc6e:	480d      	ldr	r0, [pc, #52]	@ (800cca4 <__multadd+0x88>)
 800cc70:	21ba      	movs	r1, #186	@ 0xba
 800cc72:	f7fe fcad 	bl	800b5d0 <__assert_func>
 800cc76:	6922      	ldr	r2, [r4, #16]
 800cc78:	3202      	adds	r2, #2
 800cc7a:	f104 010c 	add.w	r1, r4, #12
 800cc7e:	0092      	lsls	r2, r2, #2
 800cc80:	300c      	adds	r0, #12
 800cc82:	f7fe fc8c 	bl	800b59e <memcpy>
 800cc86:	4621      	mov	r1, r4
 800cc88:	4638      	mov	r0, r7
 800cc8a:	f7ff ffa5 	bl	800cbd8 <_Bfree>
 800cc8e:	4644      	mov	r4, r8
 800cc90:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800cc94:	3501      	adds	r5, #1
 800cc96:	615e      	str	r6, [r3, #20]
 800cc98:	6125      	str	r5, [r4, #16]
 800cc9a:	4620      	mov	r0, r4
 800cc9c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800cca0:	0800f888 	.word	0x0800f888
 800cca4:	0800f8f9 	.word	0x0800f8f9

0800cca8 <__s2b>:
 800cca8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ccac:	460c      	mov	r4, r1
 800ccae:	4615      	mov	r5, r2
 800ccb0:	461f      	mov	r7, r3
 800ccb2:	2209      	movs	r2, #9
 800ccb4:	3308      	adds	r3, #8
 800ccb6:	4606      	mov	r6, r0
 800ccb8:	fb93 f3f2 	sdiv	r3, r3, r2
 800ccbc:	2100      	movs	r1, #0
 800ccbe:	2201      	movs	r2, #1
 800ccc0:	429a      	cmp	r2, r3
 800ccc2:	db09      	blt.n	800ccd8 <__s2b+0x30>
 800ccc4:	4630      	mov	r0, r6
 800ccc6:	f7ff ff47 	bl	800cb58 <_Balloc>
 800ccca:	b940      	cbnz	r0, 800ccde <__s2b+0x36>
 800cccc:	4602      	mov	r2, r0
 800ccce:	4b19      	ldr	r3, [pc, #100]	@ (800cd34 <__s2b+0x8c>)
 800ccd0:	4819      	ldr	r0, [pc, #100]	@ (800cd38 <__s2b+0x90>)
 800ccd2:	21d3      	movs	r1, #211	@ 0xd3
 800ccd4:	f7fe fc7c 	bl	800b5d0 <__assert_func>
 800ccd8:	0052      	lsls	r2, r2, #1
 800ccda:	3101      	adds	r1, #1
 800ccdc:	e7f0      	b.n	800ccc0 <__s2b+0x18>
 800ccde:	9b08      	ldr	r3, [sp, #32]
 800cce0:	6143      	str	r3, [r0, #20]
 800cce2:	2d09      	cmp	r5, #9
 800cce4:	f04f 0301 	mov.w	r3, #1
 800cce8:	6103      	str	r3, [r0, #16]
 800ccea:	dd16      	ble.n	800cd1a <__s2b+0x72>
 800ccec:	f104 0909 	add.w	r9, r4, #9
 800ccf0:	46c8      	mov	r8, r9
 800ccf2:	442c      	add	r4, r5
 800ccf4:	f818 3b01 	ldrb.w	r3, [r8], #1
 800ccf8:	4601      	mov	r1, r0
 800ccfa:	3b30      	subs	r3, #48	@ 0x30
 800ccfc:	220a      	movs	r2, #10
 800ccfe:	4630      	mov	r0, r6
 800cd00:	f7ff ff8c 	bl	800cc1c <__multadd>
 800cd04:	45a0      	cmp	r8, r4
 800cd06:	d1f5      	bne.n	800ccf4 <__s2b+0x4c>
 800cd08:	f1a5 0408 	sub.w	r4, r5, #8
 800cd0c:	444c      	add	r4, r9
 800cd0e:	1b2d      	subs	r5, r5, r4
 800cd10:	1963      	adds	r3, r4, r5
 800cd12:	42bb      	cmp	r3, r7
 800cd14:	db04      	blt.n	800cd20 <__s2b+0x78>
 800cd16:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800cd1a:	340a      	adds	r4, #10
 800cd1c:	2509      	movs	r5, #9
 800cd1e:	e7f6      	b.n	800cd0e <__s2b+0x66>
 800cd20:	f814 3b01 	ldrb.w	r3, [r4], #1
 800cd24:	4601      	mov	r1, r0
 800cd26:	3b30      	subs	r3, #48	@ 0x30
 800cd28:	220a      	movs	r2, #10
 800cd2a:	4630      	mov	r0, r6
 800cd2c:	f7ff ff76 	bl	800cc1c <__multadd>
 800cd30:	e7ee      	b.n	800cd10 <__s2b+0x68>
 800cd32:	bf00      	nop
 800cd34:	0800f888 	.word	0x0800f888
 800cd38:	0800f8f9 	.word	0x0800f8f9

0800cd3c <__hi0bits>:
 800cd3c:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800cd40:	4603      	mov	r3, r0
 800cd42:	bf36      	itet	cc
 800cd44:	0403      	lslcc	r3, r0, #16
 800cd46:	2000      	movcs	r0, #0
 800cd48:	2010      	movcc	r0, #16
 800cd4a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800cd4e:	bf3c      	itt	cc
 800cd50:	021b      	lslcc	r3, r3, #8
 800cd52:	3008      	addcc	r0, #8
 800cd54:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800cd58:	bf3c      	itt	cc
 800cd5a:	011b      	lslcc	r3, r3, #4
 800cd5c:	3004      	addcc	r0, #4
 800cd5e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800cd62:	bf3c      	itt	cc
 800cd64:	009b      	lslcc	r3, r3, #2
 800cd66:	3002      	addcc	r0, #2
 800cd68:	2b00      	cmp	r3, #0
 800cd6a:	db05      	blt.n	800cd78 <__hi0bits+0x3c>
 800cd6c:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800cd70:	f100 0001 	add.w	r0, r0, #1
 800cd74:	bf08      	it	eq
 800cd76:	2020      	moveq	r0, #32
 800cd78:	4770      	bx	lr

0800cd7a <__lo0bits>:
 800cd7a:	6803      	ldr	r3, [r0, #0]
 800cd7c:	4602      	mov	r2, r0
 800cd7e:	f013 0007 	ands.w	r0, r3, #7
 800cd82:	d00b      	beq.n	800cd9c <__lo0bits+0x22>
 800cd84:	07d9      	lsls	r1, r3, #31
 800cd86:	d421      	bmi.n	800cdcc <__lo0bits+0x52>
 800cd88:	0798      	lsls	r0, r3, #30
 800cd8a:	bf49      	itett	mi
 800cd8c:	085b      	lsrmi	r3, r3, #1
 800cd8e:	089b      	lsrpl	r3, r3, #2
 800cd90:	2001      	movmi	r0, #1
 800cd92:	6013      	strmi	r3, [r2, #0]
 800cd94:	bf5c      	itt	pl
 800cd96:	6013      	strpl	r3, [r2, #0]
 800cd98:	2002      	movpl	r0, #2
 800cd9a:	4770      	bx	lr
 800cd9c:	b299      	uxth	r1, r3
 800cd9e:	b909      	cbnz	r1, 800cda4 <__lo0bits+0x2a>
 800cda0:	0c1b      	lsrs	r3, r3, #16
 800cda2:	2010      	movs	r0, #16
 800cda4:	b2d9      	uxtb	r1, r3
 800cda6:	b909      	cbnz	r1, 800cdac <__lo0bits+0x32>
 800cda8:	3008      	adds	r0, #8
 800cdaa:	0a1b      	lsrs	r3, r3, #8
 800cdac:	0719      	lsls	r1, r3, #28
 800cdae:	bf04      	itt	eq
 800cdb0:	091b      	lsreq	r3, r3, #4
 800cdb2:	3004      	addeq	r0, #4
 800cdb4:	0799      	lsls	r1, r3, #30
 800cdb6:	bf04      	itt	eq
 800cdb8:	089b      	lsreq	r3, r3, #2
 800cdba:	3002      	addeq	r0, #2
 800cdbc:	07d9      	lsls	r1, r3, #31
 800cdbe:	d403      	bmi.n	800cdc8 <__lo0bits+0x4e>
 800cdc0:	085b      	lsrs	r3, r3, #1
 800cdc2:	f100 0001 	add.w	r0, r0, #1
 800cdc6:	d003      	beq.n	800cdd0 <__lo0bits+0x56>
 800cdc8:	6013      	str	r3, [r2, #0]
 800cdca:	4770      	bx	lr
 800cdcc:	2000      	movs	r0, #0
 800cdce:	4770      	bx	lr
 800cdd0:	2020      	movs	r0, #32
 800cdd2:	4770      	bx	lr

0800cdd4 <__i2b>:
 800cdd4:	b510      	push	{r4, lr}
 800cdd6:	460c      	mov	r4, r1
 800cdd8:	2101      	movs	r1, #1
 800cdda:	f7ff febd 	bl	800cb58 <_Balloc>
 800cdde:	4602      	mov	r2, r0
 800cde0:	b928      	cbnz	r0, 800cdee <__i2b+0x1a>
 800cde2:	4b05      	ldr	r3, [pc, #20]	@ (800cdf8 <__i2b+0x24>)
 800cde4:	4805      	ldr	r0, [pc, #20]	@ (800cdfc <__i2b+0x28>)
 800cde6:	f240 1145 	movw	r1, #325	@ 0x145
 800cdea:	f7fe fbf1 	bl	800b5d0 <__assert_func>
 800cdee:	2301      	movs	r3, #1
 800cdf0:	6144      	str	r4, [r0, #20]
 800cdf2:	6103      	str	r3, [r0, #16]
 800cdf4:	bd10      	pop	{r4, pc}
 800cdf6:	bf00      	nop
 800cdf8:	0800f888 	.word	0x0800f888
 800cdfc:	0800f8f9 	.word	0x0800f8f9

0800ce00 <__multiply>:
 800ce00:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ce04:	4617      	mov	r7, r2
 800ce06:	690a      	ldr	r2, [r1, #16]
 800ce08:	693b      	ldr	r3, [r7, #16]
 800ce0a:	429a      	cmp	r2, r3
 800ce0c:	bfa8      	it	ge
 800ce0e:	463b      	movge	r3, r7
 800ce10:	4689      	mov	r9, r1
 800ce12:	bfa4      	itt	ge
 800ce14:	460f      	movge	r7, r1
 800ce16:	4699      	movge	r9, r3
 800ce18:	693d      	ldr	r5, [r7, #16]
 800ce1a:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800ce1e:	68bb      	ldr	r3, [r7, #8]
 800ce20:	6879      	ldr	r1, [r7, #4]
 800ce22:	eb05 060a 	add.w	r6, r5, sl
 800ce26:	42b3      	cmp	r3, r6
 800ce28:	b085      	sub	sp, #20
 800ce2a:	bfb8      	it	lt
 800ce2c:	3101      	addlt	r1, #1
 800ce2e:	f7ff fe93 	bl	800cb58 <_Balloc>
 800ce32:	b930      	cbnz	r0, 800ce42 <__multiply+0x42>
 800ce34:	4602      	mov	r2, r0
 800ce36:	4b41      	ldr	r3, [pc, #260]	@ (800cf3c <__multiply+0x13c>)
 800ce38:	4841      	ldr	r0, [pc, #260]	@ (800cf40 <__multiply+0x140>)
 800ce3a:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800ce3e:	f7fe fbc7 	bl	800b5d0 <__assert_func>
 800ce42:	f100 0414 	add.w	r4, r0, #20
 800ce46:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800ce4a:	4623      	mov	r3, r4
 800ce4c:	2200      	movs	r2, #0
 800ce4e:	4573      	cmp	r3, lr
 800ce50:	d320      	bcc.n	800ce94 <__multiply+0x94>
 800ce52:	f107 0814 	add.w	r8, r7, #20
 800ce56:	f109 0114 	add.w	r1, r9, #20
 800ce5a:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800ce5e:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800ce62:	9302      	str	r3, [sp, #8]
 800ce64:	1beb      	subs	r3, r5, r7
 800ce66:	3b15      	subs	r3, #21
 800ce68:	f023 0303 	bic.w	r3, r3, #3
 800ce6c:	3304      	adds	r3, #4
 800ce6e:	3715      	adds	r7, #21
 800ce70:	42bd      	cmp	r5, r7
 800ce72:	bf38      	it	cc
 800ce74:	2304      	movcc	r3, #4
 800ce76:	9301      	str	r3, [sp, #4]
 800ce78:	9b02      	ldr	r3, [sp, #8]
 800ce7a:	9103      	str	r1, [sp, #12]
 800ce7c:	428b      	cmp	r3, r1
 800ce7e:	d80c      	bhi.n	800ce9a <__multiply+0x9a>
 800ce80:	2e00      	cmp	r6, #0
 800ce82:	dd03      	ble.n	800ce8c <__multiply+0x8c>
 800ce84:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800ce88:	2b00      	cmp	r3, #0
 800ce8a:	d055      	beq.n	800cf38 <__multiply+0x138>
 800ce8c:	6106      	str	r6, [r0, #16]
 800ce8e:	b005      	add	sp, #20
 800ce90:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ce94:	f843 2b04 	str.w	r2, [r3], #4
 800ce98:	e7d9      	b.n	800ce4e <__multiply+0x4e>
 800ce9a:	f8b1 a000 	ldrh.w	sl, [r1]
 800ce9e:	f1ba 0f00 	cmp.w	sl, #0
 800cea2:	d01f      	beq.n	800cee4 <__multiply+0xe4>
 800cea4:	46c4      	mov	ip, r8
 800cea6:	46a1      	mov	r9, r4
 800cea8:	2700      	movs	r7, #0
 800ceaa:	f85c 2b04 	ldr.w	r2, [ip], #4
 800ceae:	f8d9 3000 	ldr.w	r3, [r9]
 800ceb2:	fa1f fb82 	uxth.w	fp, r2
 800ceb6:	b29b      	uxth	r3, r3
 800ceb8:	fb0a 330b 	mla	r3, sl, fp, r3
 800cebc:	443b      	add	r3, r7
 800cebe:	f8d9 7000 	ldr.w	r7, [r9]
 800cec2:	0c12      	lsrs	r2, r2, #16
 800cec4:	0c3f      	lsrs	r7, r7, #16
 800cec6:	fb0a 7202 	mla	r2, sl, r2, r7
 800ceca:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800cece:	b29b      	uxth	r3, r3
 800ced0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800ced4:	4565      	cmp	r5, ip
 800ced6:	f849 3b04 	str.w	r3, [r9], #4
 800ceda:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800cede:	d8e4      	bhi.n	800ceaa <__multiply+0xaa>
 800cee0:	9b01      	ldr	r3, [sp, #4]
 800cee2:	50e7      	str	r7, [r4, r3]
 800cee4:	9b03      	ldr	r3, [sp, #12]
 800cee6:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800ceea:	3104      	adds	r1, #4
 800ceec:	f1b9 0f00 	cmp.w	r9, #0
 800cef0:	d020      	beq.n	800cf34 <__multiply+0x134>
 800cef2:	6823      	ldr	r3, [r4, #0]
 800cef4:	4647      	mov	r7, r8
 800cef6:	46a4      	mov	ip, r4
 800cef8:	f04f 0a00 	mov.w	sl, #0
 800cefc:	f8b7 b000 	ldrh.w	fp, [r7]
 800cf00:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800cf04:	fb09 220b 	mla	r2, r9, fp, r2
 800cf08:	4452      	add	r2, sl
 800cf0a:	b29b      	uxth	r3, r3
 800cf0c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800cf10:	f84c 3b04 	str.w	r3, [ip], #4
 800cf14:	f857 3b04 	ldr.w	r3, [r7], #4
 800cf18:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800cf1c:	f8bc 3000 	ldrh.w	r3, [ip]
 800cf20:	fb09 330a 	mla	r3, r9, sl, r3
 800cf24:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800cf28:	42bd      	cmp	r5, r7
 800cf2a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800cf2e:	d8e5      	bhi.n	800cefc <__multiply+0xfc>
 800cf30:	9a01      	ldr	r2, [sp, #4]
 800cf32:	50a3      	str	r3, [r4, r2]
 800cf34:	3404      	adds	r4, #4
 800cf36:	e79f      	b.n	800ce78 <__multiply+0x78>
 800cf38:	3e01      	subs	r6, #1
 800cf3a:	e7a1      	b.n	800ce80 <__multiply+0x80>
 800cf3c:	0800f888 	.word	0x0800f888
 800cf40:	0800f8f9 	.word	0x0800f8f9

0800cf44 <__pow5mult>:
 800cf44:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800cf48:	4615      	mov	r5, r2
 800cf4a:	f012 0203 	ands.w	r2, r2, #3
 800cf4e:	4607      	mov	r7, r0
 800cf50:	460e      	mov	r6, r1
 800cf52:	d007      	beq.n	800cf64 <__pow5mult+0x20>
 800cf54:	4c25      	ldr	r4, [pc, #148]	@ (800cfec <__pow5mult+0xa8>)
 800cf56:	3a01      	subs	r2, #1
 800cf58:	2300      	movs	r3, #0
 800cf5a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800cf5e:	f7ff fe5d 	bl	800cc1c <__multadd>
 800cf62:	4606      	mov	r6, r0
 800cf64:	10ad      	asrs	r5, r5, #2
 800cf66:	d03d      	beq.n	800cfe4 <__pow5mult+0xa0>
 800cf68:	69fc      	ldr	r4, [r7, #28]
 800cf6a:	b97c      	cbnz	r4, 800cf8c <__pow5mult+0x48>
 800cf6c:	2010      	movs	r0, #16
 800cf6e:	f7ff fd2b 	bl	800c9c8 <malloc>
 800cf72:	4602      	mov	r2, r0
 800cf74:	61f8      	str	r0, [r7, #28]
 800cf76:	b928      	cbnz	r0, 800cf84 <__pow5mult+0x40>
 800cf78:	4b1d      	ldr	r3, [pc, #116]	@ (800cff0 <__pow5mult+0xac>)
 800cf7a:	481e      	ldr	r0, [pc, #120]	@ (800cff4 <__pow5mult+0xb0>)
 800cf7c:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800cf80:	f7fe fb26 	bl	800b5d0 <__assert_func>
 800cf84:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800cf88:	6004      	str	r4, [r0, #0]
 800cf8a:	60c4      	str	r4, [r0, #12]
 800cf8c:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800cf90:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800cf94:	b94c      	cbnz	r4, 800cfaa <__pow5mult+0x66>
 800cf96:	f240 2171 	movw	r1, #625	@ 0x271
 800cf9a:	4638      	mov	r0, r7
 800cf9c:	f7ff ff1a 	bl	800cdd4 <__i2b>
 800cfa0:	2300      	movs	r3, #0
 800cfa2:	f8c8 0008 	str.w	r0, [r8, #8]
 800cfa6:	4604      	mov	r4, r0
 800cfa8:	6003      	str	r3, [r0, #0]
 800cfaa:	f04f 0900 	mov.w	r9, #0
 800cfae:	07eb      	lsls	r3, r5, #31
 800cfb0:	d50a      	bpl.n	800cfc8 <__pow5mult+0x84>
 800cfb2:	4631      	mov	r1, r6
 800cfb4:	4622      	mov	r2, r4
 800cfb6:	4638      	mov	r0, r7
 800cfb8:	f7ff ff22 	bl	800ce00 <__multiply>
 800cfbc:	4631      	mov	r1, r6
 800cfbe:	4680      	mov	r8, r0
 800cfc0:	4638      	mov	r0, r7
 800cfc2:	f7ff fe09 	bl	800cbd8 <_Bfree>
 800cfc6:	4646      	mov	r6, r8
 800cfc8:	106d      	asrs	r5, r5, #1
 800cfca:	d00b      	beq.n	800cfe4 <__pow5mult+0xa0>
 800cfcc:	6820      	ldr	r0, [r4, #0]
 800cfce:	b938      	cbnz	r0, 800cfe0 <__pow5mult+0x9c>
 800cfd0:	4622      	mov	r2, r4
 800cfd2:	4621      	mov	r1, r4
 800cfd4:	4638      	mov	r0, r7
 800cfd6:	f7ff ff13 	bl	800ce00 <__multiply>
 800cfda:	6020      	str	r0, [r4, #0]
 800cfdc:	f8c0 9000 	str.w	r9, [r0]
 800cfe0:	4604      	mov	r4, r0
 800cfe2:	e7e4      	b.n	800cfae <__pow5mult+0x6a>
 800cfe4:	4630      	mov	r0, r6
 800cfe6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800cfea:	bf00      	nop
 800cfec:	0800f9b8 	.word	0x0800f9b8
 800cff0:	0800f76e 	.word	0x0800f76e
 800cff4:	0800f8f9 	.word	0x0800f8f9

0800cff8 <__lshift>:
 800cff8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800cffc:	460c      	mov	r4, r1
 800cffe:	6849      	ldr	r1, [r1, #4]
 800d000:	6923      	ldr	r3, [r4, #16]
 800d002:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800d006:	68a3      	ldr	r3, [r4, #8]
 800d008:	4607      	mov	r7, r0
 800d00a:	4691      	mov	r9, r2
 800d00c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800d010:	f108 0601 	add.w	r6, r8, #1
 800d014:	42b3      	cmp	r3, r6
 800d016:	db0b      	blt.n	800d030 <__lshift+0x38>
 800d018:	4638      	mov	r0, r7
 800d01a:	f7ff fd9d 	bl	800cb58 <_Balloc>
 800d01e:	4605      	mov	r5, r0
 800d020:	b948      	cbnz	r0, 800d036 <__lshift+0x3e>
 800d022:	4602      	mov	r2, r0
 800d024:	4b28      	ldr	r3, [pc, #160]	@ (800d0c8 <__lshift+0xd0>)
 800d026:	4829      	ldr	r0, [pc, #164]	@ (800d0cc <__lshift+0xd4>)
 800d028:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800d02c:	f7fe fad0 	bl	800b5d0 <__assert_func>
 800d030:	3101      	adds	r1, #1
 800d032:	005b      	lsls	r3, r3, #1
 800d034:	e7ee      	b.n	800d014 <__lshift+0x1c>
 800d036:	2300      	movs	r3, #0
 800d038:	f100 0114 	add.w	r1, r0, #20
 800d03c:	f100 0210 	add.w	r2, r0, #16
 800d040:	4618      	mov	r0, r3
 800d042:	4553      	cmp	r3, sl
 800d044:	db33      	blt.n	800d0ae <__lshift+0xb6>
 800d046:	6920      	ldr	r0, [r4, #16]
 800d048:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800d04c:	f104 0314 	add.w	r3, r4, #20
 800d050:	f019 091f 	ands.w	r9, r9, #31
 800d054:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800d058:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800d05c:	d02b      	beq.n	800d0b6 <__lshift+0xbe>
 800d05e:	f1c9 0e20 	rsb	lr, r9, #32
 800d062:	468a      	mov	sl, r1
 800d064:	2200      	movs	r2, #0
 800d066:	6818      	ldr	r0, [r3, #0]
 800d068:	fa00 f009 	lsl.w	r0, r0, r9
 800d06c:	4310      	orrs	r0, r2
 800d06e:	f84a 0b04 	str.w	r0, [sl], #4
 800d072:	f853 2b04 	ldr.w	r2, [r3], #4
 800d076:	459c      	cmp	ip, r3
 800d078:	fa22 f20e 	lsr.w	r2, r2, lr
 800d07c:	d8f3      	bhi.n	800d066 <__lshift+0x6e>
 800d07e:	ebac 0304 	sub.w	r3, ip, r4
 800d082:	3b15      	subs	r3, #21
 800d084:	f023 0303 	bic.w	r3, r3, #3
 800d088:	3304      	adds	r3, #4
 800d08a:	f104 0015 	add.w	r0, r4, #21
 800d08e:	4560      	cmp	r0, ip
 800d090:	bf88      	it	hi
 800d092:	2304      	movhi	r3, #4
 800d094:	50ca      	str	r2, [r1, r3]
 800d096:	b10a      	cbz	r2, 800d09c <__lshift+0xa4>
 800d098:	f108 0602 	add.w	r6, r8, #2
 800d09c:	3e01      	subs	r6, #1
 800d09e:	4638      	mov	r0, r7
 800d0a0:	612e      	str	r6, [r5, #16]
 800d0a2:	4621      	mov	r1, r4
 800d0a4:	f7ff fd98 	bl	800cbd8 <_Bfree>
 800d0a8:	4628      	mov	r0, r5
 800d0aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d0ae:	f842 0f04 	str.w	r0, [r2, #4]!
 800d0b2:	3301      	adds	r3, #1
 800d0b4:	e7c5      	b.n	800d042 <__lshift+0x4a>
 800d0b6:	3904      	subs	r1, #4
 800d0b8:	f853 2b04 	ldr.w	r2, [r3], #4
 800d0bc:	f841 2f04 	str.w	r2, [r1, #4]!
 800d0c0:	459c      	cmp	ip, r3
 800d0c2:	d8f9      	bhi.n	800d0b8 <__lshift+0xc0>
 800d0c4:	e7ea      	b.n	800d09c <__lshift+0xa4>
 800d0c6:	bf00      	nop
 800d0c8:	0800f888 	.word	0x0800f888
 800d0cc:	0800f8f9 	.word	0x0800f8f9

0800d0d0 <__mcmp>:
 800d0d0:	690a      	ldr	r2, [r1, #16]
 800d0d2:	4603      	mov	r3, r0
 800d0d4:	6900      	ldr	r0, [r0, #16]
 800d0d6:	1a80      	subs	r0, r0, r2
 800d0d8:	b530      	push	{r4, r5, lr}
 800d0da:	d10e      	bne.n	800d0fa <__mcmp+0x2a>
 800d0dc:	3314      	adds	r3, #20
 800d0de:	3114      	adds	r1, #20
 800d0e0:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800d0e4:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800d0e8:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800d0ec:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800d0f0:	4295      	cmp	r5, r2
 800d0f2:	d003      	beq.n	800d0fc <__mcmp+0x2c>
 800d0f4:	d205      	bcs.n	800d102 <__mcmp+0x32>
 800d0f6:	f04f 30ff 	mov.w	r0, #4294967295
 800d0fa:	bd30      	pop	{r4, r5, pc}
 800d0fc:	42a3      	cmp	r3, r4
 800d0fe:	d3f3      	bcc.n	800d0e8 <__mcmp+0x18>
 800d100:	e7fb      	b.n	800d0fa <__mcmp+0x2a>
 800d102:	2001      	movs	r0, #1
 800d104:	e7f9      	b.n	800d0fa <__mcmp+0x2a>
	...

0800d108 <__mdiff>:
 800d108:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d10c:	4689      	mov	r9, r1
 800d10e:	4606      	mov	r6, r0
 800d110:	4611      	mov	r1, r2
 800d112:	4648      	mov	r0, r9
 800d114:	4614      	mov	r4, r2
 800d116:	f7ff ffdb 	bl	800d0d0 <__mcmp>
 800d11a:	1e05      	subs	r5, r0, #0
 800d11c:	d112      	bne.n	800d144 <__mdiff+0x3c>
 800d11e:	4629      	mov	r1, r5
 800d120:	4630      	mov	r0, r6
 800d122:	f7ff fd19 	bl	800cb58 <_Balloc>
 800d126:	4602      	mov	r2, r0
 800d128:	b928      	cbnz	r0, 800d136 <__mdiff+0x2e>
 800d12a:	4b3f      	ldr	r3, [pc, #252]	@ (800d228 <__mdiff+0x120>)
 800d12c:	f240 2137 	movw	r1, #567	@ 0x237
 800d130:	483e      	ldr	r0, [pc, #248]	@ (800d22c <__mdiff+0x124>)
 800d132:	f7fe fa4d 	bl	800b5d0 <__assert_func>
 800d136:	2301      	movs	r3, #1
 800d138:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800d13c:	4610      	mov	r0, r2
 800d13e:	b003      	add	sp, #12
 800d140:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d144:	bfbc      	itt	lt
 800d146:	464b      	movlt	r3, r9
 800d148:	46a1      	movlt	r9, r4
 800d14a:	4630      	mov	r0, r6
 800d14c:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800d150:	bfba      	itte	lt
 800d152:	461c      	movlt	r4, r3
 800d154:	2501      	movlt	r5, #1
 800d156:	2500      	movge	r5, #0
 800d158:	f7ff fcfe 	bl	800cb58 <_Balloc>
 800d15c:	4602      	mov	r2, r0
 800d15e:	b918      	cbnz	r0, 800d168 <__mdiff+0x60>
 800d160:	4b31      	ldr	r3, [pc, #196]	@ (800d228 <__mdiff+0x120>)
 800d162:	f240 2145 	movw	r1, #581	@ 0x245
 800d166:	e7e3      	b.n	800d130 <__mdiff+0x28>
 800d168:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800d16c:	6926      	ldr	r6, [r4, #16]
 800d16e:	60c5      	str	r5, [r0, #12]
 800d170:	f109 0310 	add.w	r3, r9, #16
 800d174:	f109 0514 	add.w	r5, r9, #20
 800d178:	f104 0e14 	add.w	lr, r4, #20
 800d17c:	f100 0b14 	add.w	fp, r0, #20
 800d180:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800d184:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800d188:	9301      	str	r3, [sp, #4]
 800d18a:	46d9      	mov	r9, fp
 800d18c:	f04f 0c00 	mov.w	ip, #0
 800d190:	9b01      	ldr	r3, [sp, #4]
 800d192:	f85e 0b04 	ldr.w	r0, [lr], #4
 800d196:	f853 af04 	ldr.w	sl, [r3, #4]!
 800d19a:	9301      	str	r3, [sp, #4]
 800d19c:	fa1f f38a 	uxth.w	r3, sl
 800d1a0:	4619      	mov	r1, r3
 800d1a2:	b283      	uxth	r3, r0
 800d1a4:	1acb      	subs	r3, r1, r3
 800d1a6:	0c00      	lsrs	r0, r0, #16
 800d1a8:	4463      	add	r3, ip
 800d1aa:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800d1ae:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800d1b2:	b29b      	uxth	r3, r3
 800d1b4:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800d1b8:	4576      	cmp	r6, lr
 800d1ba:	f849 3b04 	str.w	r3, [r9], #4
 800d1be:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800d1c2:	d8e5      	bhi.n	800d190 <__mdiff+0x88>
 800d1c4:	1b33      	subs	r3, r6, r4
 800d1c6:	3b15      	subs	r3, #21
 800d1c8:	f023 0303 	bic.w	r3, r3, #3
 800d1cc:	3415      	adds	r4, #21
 800d1ce:	3304      	adds	r3, #4
 800d1d0:	42a6      	cmp	r6, r4
 800d1d2:	bf38      	it	cc
 800d1d4:	2304      	movcc	r3, #4
 800d1d6:	441d      	add	r5, r3
 800d1d8:	445b      	add	r3, fp
 800d1da:	461e      	mov	r6, r3
 800d1dc:	462c      	mov	r4, r5
 800d1de:	4544      	cmp	r4, r8
 800d1e0:	d30e      	bcc.n	800d200 <__mdiff+0xf8>
 800d1e2:	f108 0103 	add.w	r1, r8, #3
 800d1e6:	1b49      	subs	r1, r1, r5
 800d1e8:	f021 0103 	bic.w	r1, r1, #3
 800d1ec:	3d03      	subs	r5, #3
 800d1ee:	45a8      	cmp	r8, r5
 800d1f0:	bf38      	it	cc
 800d1f2:	2100      	movcc	r1, #0
 800d1f4:	440b      	add	r3, r1
 800d1f6:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800d1fa:	b191      	cbz	r1, 800d222 <__mdiff+0x11a>
 800d1fc:	6117      	str	r7, [r2, #16]
 800d1fe:	e79d      	b.n	800d13c <__mdiff+0x34>
 800d200:	f854 1b04 	ldr.w	r1, [r4], #4
 800d204:	46e6      	mov	lr, ip
 800d206:	0c08      	lsrs	r0, r1, #16
 800d208:	fa1c fc81 	uxtah	ip, ip, r1
 800d20c:	4471      	add	r1, lr
 800d20e:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800d212:	b289      	uxth	r1, r1
 800d214:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800d218:	f846 1b04 	str.w	r1, [r6], #4
 800d21c:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800d220:	e7dd      	b.n	800d1de <__mdiff+0xd6>
 800d222:	3f01      	subs	r7, #1
 800d224:	e7e7      	b.n	800d1f6 <__mdiff+0xee>
 800d226:	bf00      	nop
 800d228:	0800f888 	.word	0x0800f888
 800d22c:	0800f8f9 	.word	0x0800f8f9

0800d230 <__ulp>:
 800d230:	b082      	sub	sp, #8
 800d232:	ed8d 0b00 	vstr	d0, [sp]
 800d236:	9a01      	ldr	r2, [sp, #4]
 800d238:	4b0f      	ldr	r3, [pc, #60]	@ (800d278 <__ulp+0x48>)
 800d23a:	4013      	ands	r3, r2
 800d23c:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 800d240:	2b00      	cmp	r3, #0
 800d242:	dc08      	bgt.n	800d256 <__ulp+0x26>
 800d244:	425b      	negs	r3, r3
 800d246:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 800d24a:	ea4f 5223 	mov.w	r2, r3, asr #20
 800d24e:	da04      	bge.n	800d25a <__ulp+0x2a>
 800d250:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800d254:	4113      	asrs	r3, r2
 800d256:	2200      	movs	r2, #0
 800d258:	e008      	b.n	800d26c <__ulp+0x3c>
 800d25a:	f1a2 0314 	sub.w	r3, r2, #20
 800d25e:	2b1e      	cmp	r3, #30
 800d260:	bfda      	itte	le
 800d262:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 800d266:	40da      	lsrle	r2, r3
 800d268:	2201      	movgt	r2, #1
 800d26a:	2300      	movs	r3, #0
 800d26c:	4619      	mov	r1, r3
 800d26e:	4610      	mov	r0, r2
 800d270:	ec41 0b10 	vmov	d0, r0, r1
 800d274:	b002      	add	sp, #8
 800d276:	4770      	bx	lr
 800d278:	7ff00000 	.word	0x7ff00000

0800d27c <__b2d>:
 800d27c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d280:	6906      	ldr	r6, [r0, #16]
 800d282:	f100 0814 	add.w	r8, r0, #20
 800d286:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 800d28a:	1f37      	subs	r7, r6, #4
 800d28c:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800d290:	4610      	mov	r0, r2
 800d292:	f7ff fd53 	bl	800cd3c <__hi0bits>
 800d296:	f1c0 0320 	rsb	r3, r0, #32
 800d29a:	280a      	cmp	r0, #10
 800d29c:	600b      	str	r3, [r1, #0]
 800d29e:	491b      	ldr	r1, [pc, #108]	@ (800d30c <__b2d+0x90>)
 800d2a0:	dc15      	bgt.n	800d2ce <__b2d+0x52>
 800d2a2:	f1c0 0c0b 	rsb	ip, r0, #11
 800d2a6:	fa22 f30c 	lsr.w	r3, r2, ip
 800d2aa:	45b8      	cmp	r8, r7
 800d2ac:	ea43 0501 	orr.w	r5, r3, r1
 800d2b0:	bf34      	ite	cc
 800d2b2:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800d2b6:	2300      	movcs	r3, #0
 800d2b8:	3015      	adds	r0, #21
 800d2ba:	fa02 f000 	lsl.w	r0, r2, r0
 800d2be:	fa23 f30c 	lsr.w	r3, r3, ip
 800d2c2:	4303      	orrs	r3, r0
 800d2c4:	461c      	mov	r4, r3
 800d2c6:	ec45 4b10 	vmov	d0, r4, r5
 800d2ca:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d2ce:	45b8      	cmp	r8, r7
 800d2d0:	bf3a      	itte	cc
 800d2d2:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800d2d6:	f1a6 0708 	subcc.w	r7, r6, #8
 800d2da:	2300      	movcs	r3, #0
 800d2dc:	380b      	subs	r0, #11
 800d2de:	d012      	beq.n	800d306 <__b2d+0x8a>
 800d2e0:	f1c0 0120 	rsb	r1, r0, #32
 800d2e4:	fa23 f401 	lsr.w	r4, r3, r1
 800d2e8:	4082      	lsls	r2, r0
 800d2ea:	4322      	orrs	r2, r4
 800d2ec:	4547      	cmp	r7, r8
 800d2ee:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 800d2f2:	bf8c      	ite	hi
 800d2f4:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 800d2f8:	2200      	movls	r2, #0
 800d2fa:	4083      	lsls	r3, r0
 800d2fc:	40ca      	lsrs	r2, r1
 800d2fe:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 800d302:	4313      	orrs	r3, r2
 800d304:	e7de      	b.n	800d2c4 <__b2d+0x48>
 800d306:	ea42 0501 	orr.w	r5, r2, r1
 800d30a:	e7db      	b.n	800d2c4 <__b2d+0x48>
 800d30c:	3ff00000 	.word	0x3ff00000

0800d310 <__d2b>:
 800d310:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800d314:	460f      	mov	r7, r1
 800d316:	2101      	movs	r1, #1
 800d318:	ec59 8b10 	vmov	r8, r9, d0
 800d31c:	4616      	mov	r6, r2
 800d31e:	f7ff fc1b 	bl	800cb58 <_Balloc>
 800d322:	4604      	mov	r4, r0
 800d324:	b930      	cbnz	r0, 800d334 <__d2b+0x24>
 800d326:	4602      	mov	r2, r0
 800d328:	4b23      	ldr	r3, [pc, #140]	@ (800d3b8 <__d2b+0xa8>)
 800d32a:	4824      	ldr	r0, [pc, #144]	@ (800d3bc <__d2b+0xac>)
 800d32c:	f240 310f 	movw	r1, #783	@ 0x30f
 800d330:	f7fe f94e 	bl	800b5d0 <__assert_func>
 800d334:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800d338:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800d33c:	b10d      	cbz	r5, 800d342 <__d2b+0x32>
 800d33e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800d342:	9301      	str	r3, [sp, #4]
 800d344:	f1b8 0300 	subs.w	r3, r8, #0
 800d348:	d023      	beq.n	800d392 <__d2b+0x82>
 800d34a:	4668      	mov	r0, sp
 800d34c:	9300      	str	r3, [sp, #0]
 800d34e:	f7ff fd14 	bl	800cd7a <__lo0bits>
 800d352:	e9dd 1200 	ldrd	r1, r2, [sp]
 800d356:	b1d0      	cbz	r0, 800d38e <__d2b+0x7e>
 800d358:	f1c0 0320 	rsb	r3, r0, #32
 800d35c:	fa02 f303 	lsl.w	r3, r2, r3
 800d360:	430b      	orrs	r3, r1
 800d362:	40c2      	lsrs	r2, r0
 800d364:	6163      	str	r3, [r4, #20]
 800d366:	9201      	str	r2, [sp, #4]
 800d368:	9b01      	ldr	r3, [sp, #4]
 800d36a:	61a3      	str	r3, [r4, #24]
 800d36c:	2b00      	cmp	r3, #0
 800d36e:	bf0c      	ite	eq
 800d370:	2201      	moveq	r2, #1
 800d372:	2202      	movne	r2, #2
 800d374:	6122      	str	r2, [r4, #16]
 800d376:	b1a5      	cbz	r5, 800d3a2 <__d2b+0x92>
 800d378:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800d37c:	4405      	add	r5, r0
 800d37e:	603d      	str	r5, [r7, #0]
 800d380:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800d384:	6030      	str	r0, [r6, #0]
 800d386:	4620      	mov	r0, r4
 800d388:	b003      	add	sp, #12
 800d38a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800d38e:	6161      	str	r1, [r4, #20]
 800d390:	e7ea      	b.n	800d368 <__d2b+0x58>
 800d392:	a801      	add	r0, sp, #4
 800d394:	f7ff fcf1 	bl	800cd7a <__lo0bits>
 800d398:	9b01      	ldr	r3, [sp, #4]
 800d39a:	6163      	str	r3, [r4, #20]
 800d39c:	3020      	adds	r0, #32
 800d39e:	2201      	movs	r2, #1
 800d3a0:	e7e8      	b.n	800d374 <__d2b+0x64>
 800d3a2:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800d3a6:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800d3aa:	6038      	str	r0, [r7, #0]
 800d3ac:	6918      	ldr	r0, [r3, #16]
 800d3ae:	f7ff fcc5 	bl	800cd3c <__hi0bits>
 800d3b2:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800d3b6:	e7e5      	b.n	800d384 <__d2b+0x74>
 800d3b8:	0800f888 	.word	0x0800f888
 800d3bc:	0800f8f9 	.word	0x0800f8f9

0800d3c0 <__ratio>:
 800d3c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d3c4:	b085      	sub	sp, #20
 800d3c6:	e9cd 1000 	strd	r1, r0, [sp]
 800d3ca:	a902      	add	r1, sp, #8
 800d3cc:	f7ff ff56 	bl	800d27c <__b2d>
 800d3d0:	9800      	ldr	r0, [sp, #0]
 800d3d2:	a903      	add	r1, sp, #12
 800d3d4:	ec55 4b10 	vmov	r4, r5, d0
 800d3d8:	f7ff ff50 	bl	800d27c <__b2d>
 800d3dc:	9b01      	ldr	r3, [sp, #4]
 800d3de:	6919      	ldr	r1, [r3, #16]
 800d3e0:	9b00      	ldr	r3, [sp, #0]
 800d3e2:	691b      	ldr	r3, [r3, #16]
 800d3e4:	1ac9      	subs	r1, r1, r3
 800d3e6:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 800d3ea:	1a9b      	subs	r3, r3, r2
 800d3ec:	ec5b ab10 	vmov	sl, fp, d0
 800d3f0:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 800d3f4:	2b00      	cmp	r3, #0
 800d3f6:	bfce      	itee	gt
 800d3f8:	462a      	movgt	r2, r5
 800d3fa:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800d3fe:	465a      	movle	r2, fp
 800d400:	462f      	mov	r7, r5
 800d402:	46d9      	mov	r9, fp
 800d404:	bfcc      	ite	gt
 800d406:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800d40a:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 800d40e:	464b      	mov	r3, r9
 800d410:	4652      	mov	r2, sl
 800d412:	4620      	mov	r0, r4
 800d414:	4639      	mov	r1, r7
 800d416:	f7f3 fa39 	bl	800088c <__aeabi_ddiv>
 800d41a:	ec41 0b10 	vmov	d0, r0, r1
 800d41e:	b005      	add	sp, #20
 800d420:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800d424 <__copybits>:
 800d424:	3901      	subs	r1, #1
 800d426:	b570      	push	{r4, r5, r6, lr}
 800d428:	1149      	asrs	r1, r1, #5
 800d42a:	6914      	ldr	r4, [r2, #16]
 800d42c:	3101      	adds	r1, #1
 800d42e:	f102 0314 	add.w	r3, r2, #20
 800d432:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800d436:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800d43a:	1f05      	subs	r5, r0, #4
 800d43c:	42a3      	cmp	r3, r4
 800d43e:	d30c      	bcc.n	800d45a <__copybits+0x36>
 800d440:	1aa3      	subs	r3, r4, r2
 800d442:	3b11      	subs	r3, #17
 800d444:	f023 0303 	bic.w	r3, r3, #3
 800d448:	3211      	adds	r2, #17
 800d44a:	42a2      	cmp	r2, r4
 800d44c:	bf88      	it	hi
 800d44e:	2300      	movhi	r3, #0
 800d450:	4418      	add	r0, r3
 800d452:	2300      	movs	r3, #0
 800d454:	4288      	cmp	r0, r1
 800d456:	d305      	bcc.n	800d464 <__copybits+0x40>
 800d458:	bd70      	pop	{r4, r5, r6, pc}
 800d45a:	f853 6b04 	ldr.w	r6, [r3], #4
 800d45e:	f845 6f04 	str.w	r6, [r5, #4]!
 800d462:	e7eb      	b.n	800d43c <__copybits+0x18>
 800d464:	f840 3b04 	str.w	r3, [r0], #4
 800d468:	e7f4      	b.n	800d454 <__copybits+0x30>

0800d46a <__any_on>:
 800d46a:	f100 0214 	add.w	r2, r0, #20
 800d46e:	6900      	ldr	r0, [r0, #16]
 800d470:	114b      	asrs	r3, r1, #5
 800d472:	4298      	cmp	r0, r3
 800d474:	b510      	push	{r4, lr}
 800d476:	db11      	blt.n	800d49c <__any_on+0x32>
 800d478:	dd0a      	ble.n	800d490 <__any_on+0x26>
 800d47a:	f011 011f 	ands.w	r1, r1, #31
 800d47e:	d007      	beq.n	800d490 <__any_on+0x26>
 800d480:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800d484:	fa24 f001 	lsr.w	r0, r4, r1
 800d488:	fa00 f101 	lsl.w	r1, r0, r1
 800d48c:	428c      	cmp	r4, r1
 800d48e:	d10b      	bne.n	800d4a8 <__any_on+0x3e>
 800d490:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800d494:	4293      	cmp	r3, r2
 800d496:	d803      	bhi.n	800d4a0 <__any_on+0x36>
 800d498:	2000      	movs	r0, #0
 800d49a:	bd10      	pop	{r4, pc}
 800d49c:	4603      	mov	r3, r0
 800d49e:	e7f7      	b.n	800d490 <__any_on+0x26>
 800d4a0:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800d4a4:	2900      	cmp	r1, #0
 800d4a6:	d0f5      	beq.n	800d494 <__any_on+0x2a>
 800d4a8:	2001      	movs	r0, #1
 800d4aa:	e7f6      	b.n	800d49a <__any_on+0x30>

0800d4ac <__ascii_wctomb>:
 800d4ac:	4603      	mov	r3, r0
 800d4ae:	4608      	mov	r0, r1
 800d4b0:	b141      	cbz	r1, 800d4c4 <__ascii_wctomb+0x18>
 800d4b2:	2aff      	cmp	r2, #255	@ 0xff
 800d4b4:	d904      	bls.n	800d4c0 <__ascii_wctomb+0x14>
 800d4b6:	228a      	movs	r2, #138	@ 0x8a
 800d4b8:	601a      	str	r2, [r3, #0]
 800d4ba:	f04f 30ff 	mov.w	r0, #4294967295
 800d4be:	4770      	bx	lr
 800d4c0:	700a      	strb	r2, [r1, #0]
 800d4c2:	2001      	movs	r0, #1
 800d4c4:	4770      	bx	lr

0800d4c6 <__ssputs_r>:
 800d4c6:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d4ca:	688e      	ldr	r6, [r1, #8]
 800d4cc:	461f      	mov	r7, r3
 800d4ce:	42be      	cmp	r6, r7
 800d4d0:	680b      	ldr	r3, [r1, #0]
 800d4d2:	4682      	mov	sl, r0
 800d4d4:	460c      	mov	r4, r1
 800d4d6:	4690      	mov	r8, r2
 800d4d8:	d82d      	bhi.n	800d536 <__ssputs_r+0x70>
 800d4da:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800d4de:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800d4e2:	d026      	beq.n	800d532 <__ssputs_r+0x6c>
 800d4e4:	6965      	ldr	r5, [r4, #20]
 800d4e6:	6909      	ldr	r1, [r1, #16]
 800d4e8:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800d4ec:	eba3 0901 	sub.w	r9, r3, r1
 800d4f0:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800d4f4:	1c7b      	adds	r3, r7, #1
 800d4f6:	444b      	add	r3, r9
 800d4f8:	106d      	asrs	r5, r5, #1
 800d4fa:	429d      	cmp	r5, r3
 800d4fc:	bf38      	it	cc
 800d4fe:	461d      	movcc	r5, r3
 800d500:	0553      	lsls	r3, r2, #21
 800d502:	d527      	bpl.n	800d554 <__ssputs_r+0x8e>
 800d504:	4629      	mov	r1, r5
 800d506:	f7ff fa89 	bl	800ca1c <_malloc_r>
 800d50a:	4606      	mov	r6, r0
 800d50c:	b360      	cbz	r0, 800d568 <__ssputs_r+0xa2>
 800d50e:	6921      	ldr	r1, [r4, #16]
 800d510:	464a      	mov	r2, r9
 800d512:	f7fe f844 	bl	800b59e <memcpy>
 800d516:	89a3      	ldrh	r3, [r4, #12]
 800d518:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800d51c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d520:	81a3      	strh	r3, [r4, #12]
 800d522:	6126      	str	r6, [r4, #16]
 800d524:	6165      	str	r5, [r4, #20]
 800d526:	444e      	add	r6, r9
 800d528:	eba5 0509 	sub.w	r5, r5, r9
 800d52c:	6026      	str	r6, [r4, #0]
 800d52e:	60a5      	str	r5, [r4, #8]
 800d530:	463e      	mov	r6, r7
 800d532:	42be      	cmp	r6, r7
 800d534:	d900      	bls.n	800d538 <__ssputs_r+0x72>
 800d536:	463e      	mov	r6, r7
 800d538:	6820      	ldr	r0, [r4, #0]
 800d53a:	4632      	mov	r2, r6
 800d53c:	4641      	mov	r1, r8
 800d53e:	f7fd ff11 	bl	800b364 <memmove>
 800d542:	68a3      	ldr	r3, [r4, #8]
 800d544:	1b9b      	subs	r3, r3, r6
 800d546:	60a3      	str	r3, [r4, #8]
 800d548:	6823      	ldr	r3, [r4, #0]
 800d54a:	4433      	add	r3, r6
 800d54c:	6023      	str	r3, [r4, #0]
 800d54e:	2000      	movs	r0, #0
 800d550:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d554:	462a      	mov	r2, r5
 800d556:	f000 fbbc 	bl	800dcd2 <_realloc_r>
 800d55a:	4606      	mov	r6, r0
 800d55c:	2800      	cmp	r0, #0
 800d55e:	d1e0      	bne.n	800d522 <__ssputs_r+0x5c>
 800d560:	6921      	ldr	r1, [r4, #16]
 800d562:	4650      	mov	r0, sl
 800d564:	f7fe feac 	bl	800c2c0 <_free_r>
 800d568:	230c      	movs	r3, #12
 800d56a:	f8ca 3000 	str.w	r3, [sl]
 800d56e:	89a3      	ldrh	r3, [r4, #12]
 800d570:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d574:	81a3      	strh	r3, [r4, #12]
 800d576:	f04f 30ff 	mov.w	r0, #4294967295
 800d57a:	e7e9      	b.n	800d550 <__ssputs_r+0x8a>

0800d57c <_svfiprintf_r>:
 800d57c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d580:	4698      	mov	r8, r3
 800d582:	898b      	ldrh	r3, [r1, #12]
 800d584:	061b      	lsls	r3, r3, #24
 800d586:	b09d      	sub	sp, #116	@ 0x74
 800d588:	4607      	mov	r7, r0
 800d58a:	460d      	mov	r5, r1
 800d58c:	4614      	mov	r4, r2
 800d58e:	d510      	bpl.n	800d5b2 <_svfiprintf_r+0x36>
 800d590:	690b      	ldr	r3, [r1, #16]
 800d592:	b973      	cbnz	r3, 800d5b2 <_svfiprintf_r+0x36>
 800d594:	2140      	movs	r1, #64	@ 0x40
 800d596:	f7ff fa41 	bl	800ca1c <_malloc_r>
 800d59a:	6028      	str	r0, [r5, #0]
 800d59c:	6128      	str	r0, [r5, #16]
 800d59e:	b930      	cbnz	r0, 800d5ae <_svfiprintf_r+0x32>
 800d5a0:	230c      	movs	r3, #12
 800d5a2:	603b      	str	r3, [r7, #0]
 800d5a4:	f04f 30ff 	mov.w	r0, #4294967295
 800d5a8:	b01d      	add	sp, #116	@ 0x74
 800d5aa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d5ae:	2340      	movs	r3, #64	@ 0x40
 800d5b0:	616b      	str	r3, [r5, #20]
 800d5b2:	2300      	movs	r3, #0
 800d5b4:	9309      	str	r3, [sp, #36]	@ 0x24
 800d5b6:	2320      	movs	r3, #32
 800d5b8:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800d5bc:	f8cd 800c 	str.w	r8, [sp, #12]
 800d5c0:	2330      	movs	r3, #48	@ 0x30
 800d5c2:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800d760 <_svfiprintf_r+0x1e4>
 800d5c6:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800d5ca:	f04f 0901 	mov.w	r9, #1
 800d5ce:	4623      	mov	r3, r4
 800d5d0:	469a      	mov	sl, r3
 800d5d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d5d6:	b10a      	cbz	r2, 800d5dc <_svfiprintf_r+0x60>
 800d5d8:	2a25      	cmp	r2, #37	@ 0x25
 800d5da:	d1f9      	bne.n	800d5d0 <_svfiprintf_r+0x54>
 800d5dc:	ebba 0b04 	subs.w	fp, sl, r4
 800d5e0:	d00b      	beq.n	800d5fa <_svfiprintf_r+0x7e>
 800d5e2:	465b      	mov	r3, fp
 800d5e4:	4622      	mov	r2, r4
 800d5e6:	4629      	mov	r1, r5
 800d5e8:	4638      	mov	r0, r7
 800d5ea:	f7ff ff6c 	bl	800d4c6 <__ssputs_r>
 800d5ee:	3001      	adds	r0, #1
 800d5f0:	f000 80a7 	beq.w	800d742 <_svfiprintf_r+0x1c6>
 800d5f4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800d5f6:	445a      	add	r2, fp
 800d5f8:	9209      	str	r2, [sp, #36]	@ 0x24
 800d5fa:	f89a 3000 	ldrb.w	r3, [sl]
 800d5fe:	2b00      	cmp	r3, #0
 800d600:	f000 809f 	beq.w	800d742 <_svfiprintf_r+0x1c6>
 800d604:	2300      	movs	r3, #0
 800d606:	f04f 32ff 	mov.w	r2, #4294967295
 800d60a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800d60e:	f10a 0a01 	add.w	sl, sl, #1
 800d612:	9304      	str	r3, [sp, #16]
 800d614:	9307      	str	r3, [sp, #28]
 800d616:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800d61a:	931a      	str	r3, [sp, #104]	@ 0x68
 800d61c:	4654      	mov	r4, sl
 800d61e:	2205      	movs	r2, #5
 800d620:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d624:	484e      	ldr	r0, [pc, #312]	@ (800d760 <_svfiprintf_r+0x1e4>)
 800d626:	f7f2 fdf3 	bl	8000210 <memchr>
 800d62a:	9a04      	ldr	r2, [sp, #16]
 800d62c:	b9d8      	cbnz	r0, 800d666 <_svfiprintf_r+0xea>
 800d62e:	06d0      	lsls	r0, r2, #27
 800d630:	bf44      	itt	mi
 800d632:	2320      	movmi	r3, #32
 800d634:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800d638:	0711      	lsls	r1, r2, #28
 800d63a:	bf44      	itt	mi
 800d63c:	232b      	movmi	r3, #43	@ 0x2b
 800d63e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800d642:	f89a 3000 	ldrb.w	r3, [sl]
 800d646:	2b2a      	cmp	r3, #42	@ 0x2a
 800d648:	d015      	beq.n	800d676 <_svfiprintf_r+0xfa>
 800d64a:	9a07      	ldr	r2, [sp, #28]
 800d64c:	4654      	mov	r4, sl
 800d64e:	2000      	movs	r0, #0
 800d650:	f04f 0c0a 	mov.w	ip, #10
 800d654:	4621      	mov	r1, r4
 800d656:	f811 3b01 	ldrb.w	r3, [r1], #1
 800d65a:	3b30      	subs	r3, #48	@ 0x30
 800d65c:	2b09      	cmp	r3, #9
 800d65e:	d94b      	bls.n	800d6f8 <_svfiprintf_r+0x17c>
 800d660:	b1b0      	cbz	r0, 800d690 <_svfiprintf_r+0x114>
 800d662:	9207      	str	r2, [sp, #28]
 800d664:	e014      	b.n	800d690 <_svfiprintf_r+0x114>
 800d666:	eba0 0308 	sub.w	r3, r0, r8
 800d66a:	fa09 f303 	lsl.w	r3, r9, r3
 800d66e:	4313      	orrs	r3, r2
 800d670:	9304      	str	r3, [sp, #16]
 800d672:	46a2      	mov	sl, r4
 800d674:	e7d2      	b.n	800d61c <_svfiprintf_r+0xa0>
 800d676:	9b03      	ldr	r3, [sp, #12]
 800d678:	1d19      	adds	r1, r3, #4
 800d67a:	681b      	ldr	r3, [r3, #0]
 800d67c:	9103      	str	r1, [sp, #12]
 800d67e:	2b00      	cmp	r3, #0
 800d680:	bfbb      	ittet	lt
 800d682:	425b      	neglt	r3, r3
 800d684:	f042 0202 	orrlt.w	r2, r2, #2
 800d688:	9307      	strge	r3, [sp, #28]
 800d68a:	9307      	strlt	r3, [sp, #28]
 800d68c:	bfb8      	it	lt
 800d68e:	9204      	strlt	r2, [sp, #16]
 800d690:	7823      	ldrb	r3, [r4, #0]
 800d692:	2b2e      	cmp	r3, #46	@ 0x2e
 800d694:	d10a      	bne.n	800d6ac <_svfiprintf_r+0x130>
 800d696:	7863      	ldrb	r3, [r4, #1]
 800d698:	2b2a      	cmp	r3, #42	@ 0x2a
 800d69a:	d132      	bne.n	800d702 <_svfiprintf_r+0x186>
 800d69c:	9b03      	ldr	r3, [sp, #12]
 800d69e:	1d1a      	adds	r2, r3, #4
 800d6a0:	681b      	ldr	r3, [r3, #0]
 800d6a2:	9203      	str	r2, [sp, #12]
 800d6a4:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800d6a8:	3402      	adds	r4, #2
 800d6aa:	9305      	str	r3, [sp, #20]
 800d6ac:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800d770 <_svfiprintf_r+0x1f4>
 800d6b0:	7821      	ldrb	r1, [r4, #0]
 800d6b2:	2203      	movs	r2, #3
 800d6b4:	4650      	mov	r0, sl
 800d6b6:	f7f2 fdab 	bl	8000210 <memchr>
 800d6ba:	b138      	cbz	r0, 800d6cc <_svfiprintf_r+0x150>
 800d6bc:	9b04      	ldr	r3, [sp, #16]
 800d6be:	eba0 000a 	sub.w	r0, r0, sl
 800d6c2:	2240      	movs	r2, #64	@ 0x40
 800d6c4:	4082      	lsls	r2, r0
 800d6c6:	4313      	orrs	r3, r2
 800d6c8:	3401      	adds	r4, #1
 800d6ca:	9304      	str	r3, [sp, #16]
 800d6cc:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d6d0:	4824      	ldr	r0, [pc, #144]	@ (800d764 <_svfiprintf_r+0x1e8>)
 800d6d2:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800d6d6:	2206      	movs	r2, #6
 800d6d8:	f7f2 fd9a 	bl	8000210 <memchr>
 800d6dc:	2800      	cmp	r0, #0
 800d6de:	d036      	beq.n	800d74e <_svfiprintf_r+0x1d2>
 800d6e0:	4b21      	ldr	r3, [pc, #132]	@ (800d768 <_svfiprintf_r+0x1ec>)
 800d6e2:	bb1b      	cbnz	r3, 800d72c <_svfiprintf_r+0x1b0>
 800d6e4:	9b03      	ldr	r3, [sp, #12]
 800d6e6:	3307      	adds	r3, #7
 800d6e8:	f023 0307 	bic.w	r3, r3, #7
 800d6ec:	3308      	adds	r3, #8
 800d6ee:	9303      	str	r3, [sp, #12]
 800d6f0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d6f2:	4433      	add	r3, r6
 800d6f4:	9309      	str	r3, [sp, #36]	@ 0x24
 800d6f6:	e76a      	b.n	800d5ce <_svfiprintf_r+0x52>
 800d6f8:	fb0c 3202 	mla	r2, ip, r2, r3
 800d6fc:	460c      	mov	r4, r1
 800d6fe:	2001      	movs	r0, #1
 800d700:	e7a8      	b.n	800d654 <_svfiprintf_r+0xd8>
 800d702:	2300      	movs	r3, #0
 800d704:	3401      	adds	r4, #1
 800d706:	9305      	str	r3, [sp, #20]
 800d708:	4619      	mov	r1, r3
 800d70a:	f04f 0c0a 	mov.w	ip, #10
 800d70e:	4620      	mov	r0, r4
 800d710:	f810 2b01 	ldrb.w	r2, [r0], #1
 800d714:	3a30      	subs	r2, #48	@ 0x30
 800d716:	2a09      	cmp	r2, #9
 800d718:	d903      	bls.n	800d722 <_svfiprintf_r+0x1a6>
 800d71a:	2b00      	cmp	r3, #0
 800d71c:	d0c6      	beq.n	800d6ac <_svfiprintf_r+0x130>
 800d71e:	9105      	str	r1, [sp, #20]
 800d720:	e7c4      	b.n	800d6ac <_svfiprintf_r+0x130>
 800d722:	fb0c 2101 	mla	r1, ip, r1, r2
 800d726:	4604      	mov	r4, r0
 800d728:	2301      	movs	r3, #1
 800d72a:	e7f0      	b.n	800d70e <_svfiprintf_r+0x192>
 800d72c:	ab03      	add	r3, sp, #12
 800d72e:	9300      	str	r3, [sp, #0]
 800d730:	462a      	mov	r2, r5
 800d732:	4b0e      	ldr	r3, [pc, #56]	@ (800d76c <_svfiprintf_r+0x1f0>)
 800d734:	a904      	add	r1, sp, #16
 800d736:	4638      	mov	r0, r7
 800d738:	f7fd f832 	bl	800a7a0 <_printf_float>
 800d73c:	1c42      	adds	r2, r0, #1
 800d73e:	4606      	mov	r6, r0
 800d740:	d1d6      	bne.n	800d6f0 <_svfiprintf_r+0x174>
 800d742:	89ab      	ldrh	r3, [r5, #12]
 800d744:	065b      	lsls	r3, r3, #25
 800d746:	f53f af2d 	bmi.w	800d5a4 <_svfiprintf_r+0x28>
 800d74a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800d74c:	e72c      	b.n	800d5a8 <_svfiprintf_r+0x2c>
 800d74e:	ab03      	add	r3, sp, #12
 800d750:	9300      	str	r3, [sp, #0]
 800d752:	462a      	mov	r2, r5
 800d754:	4b05      	ldr	r3, [pc, #20]	@ (800d76c <_svfiprintf_r+0x1f0>)
 800d756:	a904      	add	r1, sp, #16
 800d758:	4638      	mov	r0, r7
 800d75a:	f7fd fab9 	bl	800acd0 <_printf_i>
 800d75e:	e7ed      	b.n	800d73c <_svfiprintf_r+0x1c0>
 800d760:	0800f952 	.word	0x0800f952
 800d764:	0800f95c 	.word	0x0800f95c
 800d768:	0800a7a1 	.word	0x0800a7a1
 800d76c:	0800d4c7 	.word	0x0800d4c7
 800d770:	0800f958 	.word	0x0800f958

0800d774 <__sfputc_r>:
 800d774:	6893      	ldr	r3, [r2, #8]
 800d776:	3b01      	subs	r3, #1
 800d778:	2b00      	cmp	r3, #0
 800d77a:	b410      	push	{r4}
 800d77c:	6093      	str	r3, [r2, #8]
 800d77e:	da08      	bge.n	800d792 <__sfputc_r+0x1e>
 800d780:	6994      	ldr	r4, [r2, #24]
 800d782:	42a3      	cmp	r3, r4
 800d784:	db01      	blt.n	800d78a <__sfputc_r+0x16>
 800d786:	290a      	cmp	r1, #10
 800d788:	d103      	bne.n	800d792 <__sfputc_r+0x1e>
 800d78a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800d78e:	f7fd bd54 	b.w	800b23a <__swbuf_r>
 800d792:	6813      	ldr	r3, [r2, #0]
 800d794:	1c58      	adds	r0, r3, #1
 800d796:	6010      	str	r0, [r2, #0]
 800d798:	7019      	strb	r1, [r3, #0]
 800d79a:	4608      	mov	r0, r1
 800d79c:	f85d 4b04 	ldr.w	r4, [sp], #4
 800d7a0:	4770      	bx	lr

0800d7a2 <__sfputs_r>:
 800d7a2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d7a4:	4606      	mov	r6, r0
 800d7a6:	460f      	mov	r7, r1
 800d7a8:	4614      	mov	r4, r2
 800d7aa:	18d5      	adds	r5, r2, r3
 800d7ac:	42ac      	cmp	r4, r5
 800d7ae:	d101      	bne.n	800d7b4 <__sfputs_r+0x12>
 800d7b0:	2000      	movs	r0, #0
 800d7b2:	e007      	b.n	800d7c4 <__sfputs_r+0x22>
 800d7b4:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d7b8:	463a      	mov	r2, r7
 800d7ba:	4630      	mov	r0, r6
 800d7bc:	f7ff ffda 	bl	800d774 <__sfputc_r>
 800d7c0:	1c43      	adds	r3, r0, #1
 800d7c2:	d1f3      	bne.n	800d7ac <__sfputs_r+0xa>
 800d7c4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800d7c8 <_vfiprintf_r>:
 800d7c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d7cc:	460d      	mov	r5, r1
 800d7ce:	b09d      	sub	sp, #116	@ 0x74
 800d7d0:	4614      	mov	r4, r2
 800d7d2:	4698      	mov	r8, r3
 800d7d4:	4606      	mov	r6, r0
 800d7d6:	b118      	cbz	r0, 800d7e0 <_vfiprintf_r+0x18>
 800d7d8:	6a03      	ldr	r3, [r0, #32]
 800d7da:	b90b      	cbnz	r3, 800d7e0 <_vfiprintf_r+0x18>
 800d7dc:	f7fd fc22 	bl	800b024 <__sinit>
 800d7e0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800d7e2:	07d9      	lsls	r1, r3, #31
 800d7e4:	d405      	bmi.n	800d7f2 <_vfiprintf_r+0x2a>
 800d7e6:	89ab      	ldrh	r3, [r5, #12]
 800d7e8:	059a      	lsls	r2, r3, #22
 800d7ea:	d402      	bmi.n	800d7f2 <_vfiprintf_r+0x2a>
 800d7ec:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800d7ee:	f7fd fed4 	bl	800b59a <__retarget_lock_acquire_recursive>
 800d7f2:	89ab      	ldrh	r3, [r5, #12]
 800d7f4:	071b      	lsls	r3, r3, #28
 800d7f6:	d501      	bpl.n	800d7fc <_vfiprintf_r+0x34>
 800d7f8:	692b      	ldr	r3, [r5, #16]
 800d7fa:	b99b      	cbnz	r3, 800d824 <_vfiprintf_r+0x5c>
 800d7fc:	4629      	mov	r1, r5
 800d7fe:	4630      	mov	r0, r6
 800d800:	f7fd fd5a 	bl	800b2b8 <__swsetup_r>
 800d804:	b170      	cbz	r0, 800d824 <_vfiprintf_r+0x5c>
 800d806:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800d808:	07dc      	lsls	r4, r3, #31
 800d80a:	d504      	bpl.n	800d816 <_vfiprintf_r+0x4e>
 800d80c:	f04f 30ff 	mov.w	r0, #4294967295
 800d810:	b01d      	add	sp, #116	@ 0x74
 800d812:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d816:	89ab      	ldrh	r3, [r5, #12]
 800d818:	0598      	lsls	r0, r3, #22
 800d81a:	d4f7      	bmi.n	800d80c <_vfiprintf_r+0x44>
 800d81c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800d81e:	f7fd febd 	bl	800b59c <__retarget_lock_release_recursive>
 800d822:	e7f3      	b.n	800d80c <_vfiprintf_r+0x44>
 800d824:	2300      	movs	r3, #0
 800d826:	9309      	str	r3, [sp, #36]	@ 0x24
 800d828:	2320      	movs	r3, #32
 800d82a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800d82e:	f8cd 800c 	str.w	r8, [sp, #12]
 800d832:	2330      	movs	r3, #48	@ 0x30
 800d834:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800d9e4 <_vfiprintf_r+0x21c>
 800d838:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800d83c:	f04f 0901 	mov.w	r9, #1
 800d840:	4623      	mov	r3, r4
 800d842:	469a      	mov	sl, r3
 800d844:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d848:	b10a      	cbz	r2, 800d84e <_vfiprintf_r+0x86>
 800d84a:	2a25      	cmp	r2, #37	@ 0x25
 800d84c:	d1f9      	bne.n	800d842 <_vfiprintf_r+0x7a>
 800d84e:	ebba 0b04 	subs.w	fp, sl, r4
 800d852:	d00b      	beq.n	800d86c <_vfiprintf_r+0xa4>
 800d854:	465b      	mov	r3, fp
 800d856:	4622      	mov	r2, r4
 800d858:	4629      	mov	r1, r5
 800d85a:	4630      	mov	r0, r6
 800d85c:	f7ff ffa1 	bl	800d7a2 <__sfputs_r>
 800d860:	3001      	adds	r0, #1
 800d862:	f000 80a7 	beq.w	800d9b4 <_vfiprintf_r+0x1ec>
 800d866:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800d868:	445a      	add	r2, fp
 800d86a:	9209      	str	r2, [sp, #36]	@ 0x24
 800d86c:	f89a 3000 	ldrb.w	r3, [sl]
 800d870:	2b00      	cmp	r3, #0
 800d872:	f000 809f 	beq.w	800d9b4 <_vfiprintf_r+0x1ec>
 800d876:	2300      	movs	r3, #0
 800d878:	f04f 32ff 	mov.w	r2, #4294967295
 800d87c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800d880:	f10a 0a01 	add.w	sl, sl, #1
 800d884:	9304      	str	r3, [sp, #16]
 800d886:	9307      	str	r3, [sp, #28]
 800d888:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800d88c:	931a      	str	r3, [sp, #104]	@ 0x68
 800d88e:	4654      	mov	r4, sl
 800d890:	2205      	movs	r2, #5
 800d892:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d896:	4853      	ldr	r0, [pc, #332]	@ (800d9e4 <_vfiprintf_r+0x21c>)
 800d898:	f7f2 fcba 	bl	8000210 <memchr>
 800d89c:	9a04      	ldr	r2, [sp, #16]
 800d89e:	b9d8      	cbnz	r0, 800d8d8 <_vfiprintf_r+0x110>
 800d8a0:	06d1      	lsls	r1, r2, #27
 800d8a2:	bf44      	itt	mi
 800d8a4:	2320      	movmi	r3, #32
 800d8a6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800d8aa:	0713      	lsls	r3, r2, #28
 800d8ac:	bf44      	itt	mi
 800d8ae:	232b      	movmi	r3, #43	@ 0x2b
 800d8b0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800d8b4:	f89a 3000 	ldrb.w	r3, [sl]
 800d8b8:	2b2a      	cmp	r3, #42	@ 0x2a
 800d8ba:	d015      	beq.n	800d8e8 <_vfiprintf_r+0x120>
 800d8bc:	9a07      	ldr	r2, [sp, #28]
 800d8be:	4654      	mov	r4, sl
 800d8c0:	2000      	movs	r0, #0
 800d8c2:	f04f 0c0a 	mov.w	ip, #10
 800d8c6:	4621      	mov	r1, r4
 800d8c8:	f811 3b01 	ldrb.w	r3, [r1], #1
 800d8cc:	3b30      	subs	r3, #48	@ 0x30
 800d8ce:	2b09      	cmp	r3, #9
 800d8d0:	d94b      	bls.n	800d96a <_vfiprintf_r+0x1a2>
 800d8d2:	b1b0      	cbz	r0, 800d902 <_vfiprintf_r+0x13a>
 800d8d4:	9207      	str	r2, [sp, #28]
 800d8d6:	e014      	b.n	800d902 <_vfiprintf_r+0x13a>
 800d8d8:	eba0 0308 	sub.w	r3, r0, r8
 800d8dc:	fa09 f303 	lsl.w	r3, r9, r3
 800d8e0:	4313      	orrs	r3, r2
 800d8e2:	9304      	str	r3, [sp, #16]
 800d8e4:	46a2      	mov	sl, r4
 800d8e6:	e7d2      	b.n	800d88e <_vfiprintf_r+0xc6>
 800d8e8:	9b03      	ldr	r3, [sp, #12]
 800d8ea:	1d19      	adds	r1, r3, #4
 800d8ec:	681b      	ldr	r3, [r3, #0]
 800d8ee:	9103      	str	r1, [sp, #12]
 800d8f0:	2b00      	cmp	r3, #0
 800d8f2:	bfbb      	ittet	lt
 800d8f4:	425b      	neglt	r3, r3
 800d8f6:	f042 0202 	orrlt.w	r2, r2, #2
 800d8fa:	9307      	strge	r3, [sp, #28]
 800d8fc:	9307      	strlt	r3, [sp, #28]
 800d8fe:	bfb8      	it	lt
 800d900:	9204      	strlt	r2, [sp, #16]
 800d902:	7823      	ldrb	r3, [r4, #0]
 800d904:	2b2e      	cmp	r3, #46	@ 0x2e
 800d906:	d10a      	bne.n	800d91e <_vfiprintf_r+0x156>
 800d908:	7863      	ldrb	r3, [r4, #1]
 800d90a:	2b2a      	cmp	r3, #42	@ 0x2a
 800d90c:	d132      	bne.n	800d974 <_vfiprintf_r+0x1ac>
 800d90e:	9b03      	ldr	r3, [sp, #12]
 800d910:	1d1a      	adds	r2, r3, #4
 800d912:	681b      	ldr	r3, [r3, #0]
 800d914:	9203      	str	r2, [sp, #12]
 800d916:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800d91a:	3402      	adds	r4, #2
 800d91c:	9305      	str	r3, [sp, #20]
 800d91e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800d9f4 <_vfiprintf_r+0x22c>
 800d922:	7821      	ldrb	r1, [r4, #0]
 800d924:	2203      	movs	r2, #3
 800d926:	4650      	mov	r0, sl
 800d928:	f7f2 fc72 	bl	8000210 <memchr>
 800d92c:	b138      	cbz	r0, 800d93e <_vfiprintf_r+0x176>
 800d92e:	9b04      	ldr	r3, [sp, #16]
 800d930:	eba0 000a 	sub.w	r0, r0, sl
 800d934:	2240      	movs	r2, #64	@ 0x40
 800d936:	4082      	lsls	r2, r0
 800d938:	4313      	orrs	r3, r2
 800d93a:	3401      	adds	r4, #1
 800d93c:	9304      	str	r3, [sp, #16]
 800d93e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d942:	4829      	ldr	r0, [pc, #164]	@ (800d9e8 <_vfiprintf_r+0x220>)
 800d944:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800d948:	2206      	movs	r2, #6
 800d94a:	f7f2 fc61 	bl	8000210 <memchr>
 800d94e:	2800      	cmp	r0, #0
 800d950:	d03f      	beq.n	800d9d2 <_vfiprintf_r+0x20a>
 800d952:	4b26      	ldr	r3, [pc, #152]	@ (800d9ec <_vfiprintf_r+0x224>)
 800d954:	bb1b      	cbnz	r3, 800d99e <_vfiprintf_r+0x1d6>
 800d956:	9b03      	ldr	r3, [sp, #12]
 800d958:	3307      	adds	r3, #7
 800d95a:	f023 0307 	bic.w	r3, r3, #7
 800d95e:	3308      	adds	r3, #8
 800d960:	9303      	str	r3, [sp, #12]
 800d962:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d964:	443b      	add	r3, r7
 800d966:	9309      	str	r3, [sp, #36]	@ 0x24
 800d968:	e76a      	b.n	800d840 <_vfiprintf_r+0x78>
 800d96a:	fb0c 3202 	mla	r2, ip, r2, r3
 800d96e:	460c      	mov	r4, r1
 800d970:	2001      	movs	r0, #1
 800d972:	e7a8      	b.n	800d8c6 <_vfiprintf_r+0xfe>
 800d974:	2300      	movs	r3, #0
 800d976:	3401      	adds	r4, #1
 800d978:	9305      	str	r3, [sp, #20]
 800d97a:	4619      	mov	r1, r3
 800d97c:	f04f 0c0a 	mov.w	ip, #10
 800d980:	4620      	mov	r0, r4
 800d982:	f810 2b01 	ldrb.w	r2, [r0], #1
 800d986:	3a30      	subs	r2, #48	@ 0x30
 800d988:	2a09      	cmp	r2, #9
 800d98a:	d903      	bls.n	800d994 <_vfiprintf_r+0x1cc>
 800d98c:	2b00      	cmp	r3, #0
 800d98e:	d0c6      	beq.n	800d91e <_vfiprintf_r+0x156>
 800d990:	9105      	str	r1, [sp, #20]
 800d992:	e7c4      	b.n	800d91e <_vfiprintf_r+0x156>
 800d994:	fb0c 2101 	mla	r1, ip, r1, r2
 800d998:	4604      	mov	r4, r0
 800d99a:	2301      	movs	r3, #1
 800d99c:	e7f0      	b.n	800d980 <_vfiprintf_r+0x1b8>
 800d99e:	ab03      	add	r3, sp, #12
 800d9a0:	9300      	str	r3, [sp, #0]
 800d9a2:	462a      	mov	r2, r5
 800d9a4:	4b12      	ldr	r3, [pc, #72]	@ (800d9f0 <_vfiprintf_r+0x228>)
 800d9a6:	a904      	add	r1, sp, #16
 800d9a8:	4630      	mov	r0, r6
 800d9aa:	f7fc fef9 	bl	800a7a0 <_printf_float>
 800d9ae:	4607      	mov	r7, r0
 800d9b0:	1c78      	adds	r0, r7, #1
 800d9b2:	d1d6      	bne.n	800d962 <_vfiprintf_r+0x19a>
 800d9b4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800d9b6:	07d9      	lsls	r1, r3, #31
 800d9b8:	d405      	bmi.n	800d9c6 <_vfiprintf_r+0x1fe>
 800d9ba:	89ab      	ldrh	r3, [r5, #12]
 800d9bc:	059a      	lsls	r2, r3, #22
 800d9be:	d402      	bmi.n	800d9c6 <_vfiprintf_r+0x1fe>
 800d9c0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800d9c2:	f7fd fdeb 	bl	800b59c <__retarget_lock_release_recursive>
 800d9c6:	89ab      	ldrh	r3, [r5, #12]
 800d9c8:	065b      	lsls	r3, r3, #25
 800d9ca:	f53f af1f 	bmi.w	800d80c <_vfiprintf_r+0x44>
 800d9ce:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800d9d0:	e71e      	b.n	800d810 <_vfiprintf_r+0x48>
 800d9d2:	ab03      	add	r3, sp, #12
 800d9d4:	9300      	str	r3, [sp, #0]
 800d9d6:	462a      	mov	r2, r5
 800d9d8:	4b05      	ldr	r3, [pc, #20]	@ (800d9f0 <_vfiprintf_r+0x228>)
 800d9da:	a904      	add	r1, sp, #16
 800d9dc:	4630      	mov	r0, r6
 800d9de:	f7fd f977 	bl	800acd0 <_printf_i>
 800d9e2:	e7e4      	b.n	800d9ae <_vfiprintf_r+0x1e6>
 800d9e4:	0800f952 	.word	0x0800f952
 800d9e8:	0800f95c 	.word	0x0800f95c
 800d9ec:	0800a7a1 	.word	0x0800a7a1
 800d9f0:	0800d7a3 	.word	0x0800d7a3
 800d9f4:	0800f958 	.word	0x0800f958

0800d9f8 <__sflush_r>:
 800d9f8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800d9fc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800da00:	0716      	lsls	r6, r2, #28
 800da02:	4605      	mov	r5, r0
 800da04:	460c      	mov	r4, r1
 800da06:	d454      	bmi.n	800dab2 <__sflush_r+0xba>
 800da08:	684b      	ldr	r3, [r1, #4]
 800da0a:	2b00      	cmp	r3, #0
 800da0c:	dc02      	bgt.n	800da14 <__sflush_r+0x1c>
 800da0e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800da10:	2b00      	cmp	r3, #0
 800da12:	dd48      	ble.n	800daa6 <__sflush_r+0xae>
 800da14:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800da16:	2e00      	cmp	r6, #0
 800da18:	d045      	beq.n	800daa6 <__sflush_r+0xae>
 800da1a:	2300      	movs	r3, #0
 800da1c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800da20:	682f      	ldr	r7, [r5, #0]
 800da22:	6a21      	ldr	r1, [r4, #32]
 800da24:	602b      	str	r3, [r5, #0]
 800da26:	d030      	beq.n	800da8a <__sflush_r+0x92>
 800da28:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800da2a:	89a3      	ldrh	r3, [r4, #12]
 800da2c:	0759      	lsls	r1, r3, #29
 800da2e:	d505      	bpl.n	800da3c <__sflush_r+0x44>
 800da30:	6863      	ldr	r3, [r4, #4]
 800da32:	1ad2      	subs	r2, r2, r3
 800da34:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800da36:	b10b      	cbz	r3, 800da3c <__sflush_r+0x44>
 800da38:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800da3a:	1ad2      	subs	r2, r2, r3
 800da3c:	2300      	movs	r3, #0
 800da3e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800da40:	6a21      	ldr	r1, [r4, #32]
 800da42:	4628      	mov	r0, r5
 800da44:	47b0      	blx	r6
 800da46:	1c43      	adds	r3, r0, #1
 800da48:	89a3      	ldrh	r3, [r4, #12]
 800da4a:	d106      	bne.n	800da5a <__sflush_r+0x62>
 800da4c:	6829      	ldr	r1, [r5, #0]
 800da4e:	291d      	cmp	r1, #29
 800da50:	d82b      	bhi.n	800daaa <__sflush_r+0xb2>
 800da52:	4a2a      	ldr	r2, [pc, #168]	@ (800dafc <__sflush_r+0x104>)
 800da54:	40ca      	lsrs	r2, r1
 800da56:	07d6      	lsls	r6, r2, #31
 800da58:	d527      	bpl.n	800daaa <__sflush_r+0xb2>
 800da5a:	2200      	movs	r2, #0
 800da5c:	6062      	str	r2, [r4, #4]
 800da5e:	04d9      	lsls	r1, r3, #19
 800da60:	6922      	ldr	r2, [r4, #16]
 800da62:	6022      	str	r2, [r4, #0]
 800da64:	d504      	bpl.n	800da70 <__sflush_r+0x78>
 800da66:	1c42      	adds	r2, r0, #1
 800da68:	d101      	bne.n	800da6e <__sflush_r+0x76>
 800da6a:	682b      	ldr	r3, [r5, #0]
 800da6c:	b903      	cbnz	r3, 800da70 <__sflush_r+0x78>
 800da6e:	6560      	str	r0, [r4, #84]	@ 0x54
 800da70:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800da72:	602f      	str	r7, [r5, #0]
 800da74:	b1b9      	cbz	r1, 800daa6 <__sflush_r+0xae>
 800da76:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800da7a:	4299      	cmp	r1, r3
 800da7c:	d002      	beq.n	800da84 <__sflush_r+0x8c>
 800da7e:	4628      	mov	r0, r5
 800da80:	f7fe fc1e 	bl	800c2c0 <_free_r>
 800da84:	2300      	movs	r3, #0
 800da86:	6363      	str	r3, [r4, #52]	@ 0x34
 800da88:	e00d      	b.n	800daa6 <__sflush_r+0xae>
 800da8a:	2301      	movs	r3, #1
 800da8c:	4628      	mov	r0, r5
 800da8e:	47b0      	blx	r6
 800da90:	4602      	mov	r2, r0
 800da92:	1c50      	adds	r0, r2, #1
 800da94:	d1c9      	bne.n	800da2a <__sflush_r+0x32>
 800da96:	682b      	ldr	r3, [r5, #0]
 800da98:	2b00      	cmp	r3, #0
 800da9a:	d0c6      	beq.n	800da2a <__sflush_r+0x32>
 800da9c:	2b1d      	cmp	r3, #29
 800da9e:	d001      	beq.n	800daa4 <__sflush_r+0xac>
 800daa0:	2b16      	cmp	r3, #22
 800daa2:	d11e      	bne.n	800dae2 <__sflush_r+0xea>
 800daa4:	602f      	str	r7, [r5, #0]
 800daa6:	2000      	movs	r0, #0
 800daa8:	e022      	b.n	800daf0 <__sflush_r+0xf8>
 800daaa:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800daae:	b21b      	sxth	r3, r3
 800dab0:	e01b      	b.n	800daea <__sflush_r+0xf2>
 800dab2:	690f      	ldr	r7, [r1, #16]
 800dab4:	2f00      	cmp	r7, #0
 800dab6:	d0f6      	beq.n	800daa6 <__sflush_r+0xae>
 800dab8:	0793      	lsls	r3, r2, #30
 800daba:	680e      	ldr	r6, [r1, #0]
 800dabc:	bf08      	it	eq
 800dabe:	694b      	ldreq	r3, [r1, #20]
 800dac0:	600f      	str	r7, [r1, #0]
 800dac2:	bf18      	it	ne
 800dac4:	2300      	movne	r3, #0
 800dac6:	eba6 0807 	sub.w	r8, r6, r7
 800daca:	608b      	str	r3, [r1, #8]
 800dacc:	f1b8 0f00 	cmp.w	r8, #0
 800dad0:	dde9      	ble.n	800daa6 <__sflush_r+0xae>
 800dad2:	6a21      	ldr	r1, [r4, #32]
 800dad4:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800dad6:	4643      	mov	r3, r8
 800dad8:	463a      	mov	r2, r7
 800dada:	4628      	mov	r0, r5
 800dadc:	47b0      	blx	r6
 800dade:	2800      	cmp	r0, #0
 800dae0:	dc08      	bgt.n	800daf4 <__sflush_r+0xfc>
 800dae2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800dae6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800daea:	81a3      	strh	r3, [r4, #12]
 800daec:	f04f 30ff 	mov.w	r0, #4294967295
 800daf0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800daf4:	4407      	add	r7, r0
 800daf6:	eba8 0800 	sub.w	r8, r8, r0
 800dafa:	e7e7      	b.n	800dacc <__sflush_r+0xd4>
 800dafc:	20400001 	.word	0x20400001

0800db00 <_fflush_r>:
 800db00:	b538      	push	{r3, r4, r5, lr}
 800db02:	690b      	ldr	r3, [r1, #16]
 800db04:	4605      	mov	r5, r0
 800db06:	460c      	mov	r4, r1
 800db08:	b913      	cbnz	r3, 800db10 <_fflush_r+0x10>
 800db0a:	2500      	movs	r5, #0
 800db0c:	4628      	mov	r0, r5
 800db0e:	bd38      	pop	{r3, r4, r5, pc}
 800db10:	b118      	cbz	r0, 800db1a <_fflush_r+0x1a>
 800db12:	6a03      	ldr	r3, [r0, #32]
 800db14:	b90b      	cbnz	r3, 800db1a <_fflush_r+0x1a>
 800db16:	f7fd fa85 	bl	800b024 <__sinit>
 800db1a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800db1e:	2b00      	cmp	r3, #0
 800db20:	d0f3      	beq.n	800db0a <_fflush_r+0xa>
 800db22:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800db24:	07d0      	lsls	r0, r2, #31
 800db26:	d404      	bmi.n	800db32 <_fflush_r+0x32>
 800db28:	0599      	lsls	r1, r3, #22
 800db2a:	d402      	bmi.n	800db32 <_fflush_r+0x32>
 800db2c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800db2e:	f7fd fd34 	bl	800b59a <__retarget_lock_acquire_recursive>
 800db32:	4628      	mov	r0, r5
 800db34:	4621      	mov	r1, r4
 800db36:	f7ff ff5f 	bl	800d9f8 <__sflush_r>
 800db3a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800db3c:	07da      	lsls	r2, r3, #31
 800db3e:	4605      	mov	r5, r0
 800db40:	d4e4      	bmi.n	800db0c <_fflush_r+0xc>
 800db42:	89a3      	ldrh	r3, [r4, #12]
 800db44:	059b      	lsls	r3, r3, #22
 800db46:	d4e1      	bmi.n	800db0c <_fflush_r+0xc>
 800db48:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800db4a:	f7fd fd27 	bl	800b59c <__retarget_lock_release_recursive>
 800db4e:	e7dd      	b.n	800db0c <_fflush_r+0xc>

0800db50 <fiprintf>:
 800db50:	b40e      	push	{r1, r2, r3}
 800db52:	b503      	push	{r0, r1, lr}
 800db54:	4601      	mov	r1, r0
 800db56:	ab03      	add	r3, sp, #12
 800db58:	4805      	ldr	r0, [pc, #20]	@ (800db70 <fiprintf+0x20>)
 800db5a:	f853 2b04 	ldr.w	r2, [r3], #4
 800db5e:	6800      	ldr	r0, [r0, #0]
 800db60:	9301      	str	r3, [sp, #4]
 800db62:	f7ff fe31 	bl	800d7c8 <_vfiprintf_r>
 800db66:	b002      	add	sp, #8
 800db68:	f85d eb04 	ldr.w	lr, [sp], #4
 800db6c:	b003      	add	sp, #12
 800db6e:	4770      	bx	lr
 800db70:	2000019c 	.word	0x2000019c

0800db74 <__swhatbuf_r>:
 800db74:	b570      	push	{r4, r5, r6, lr}
 800db76:	460c      	mov	r4, r1
 800db78:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800db7c:	2900      	cmp	r1, #0
 800db7e:	b096      	sub	sp, #88	@ 0x58
 800db80:	4615      	mov	r5, r2
 800db82:	461e      	mov	r6, r3
 800db84:	da0d      	bge.n	800dba2 <__swhatbuf_r+0x2e>
 800db86:	89a3      	ldrh	r3, [r4, #12]
 800db88:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800db8c:	f04f 0100 	mov.w	r1, #0
 800db90:	bf14      	ite	ne
 800db92:	2340      	movne	r3, #64	@ 0x40
 800db94:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800db98:	2000      	movs	r0, #0
 800db9a:	6031      	str	r1, [r6, #0]
 800db9c:	602b      	str	r3, [r5, #0]
 800db9e:	b016      	add	sp, #88	@ 0x58
 800dba0:	bd70      	pop	{r4, r5, r6, pc}
 800dba2:	466a      	mov	r2, sp
 800dba4:	f000 f848 	bl	800dc38 <_fstat_r>
 800dba8:	2800      	cmp	r0, #0
 800dbaa:	dbec      	blt.n	800db86 <__swhatbuf_r+0x12>
 800dbac:	9901      	ldr	r1, [sp, #4]
 800dbae:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800dbb2:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800dbb6:	4259      	negs	r1, r3
 800dbb8:	4159      	adcs	r1, r3
 800dbba:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800dbbe:	e7eb      	b.n	800db98 <__swhatbuf_r+0x24>

0800dbc0 <__smakebuf_r>:
 800dbc0:	898b      	ldrh	r3, [r1, #12]
 800dbc2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800dbc4:	079d      	lsls	r5, r3, #30
 800dbc6:	4606      	mov	r6, r0
 800dbc8:	460c      	mov	r4, r1
 800dbca:	d507      	bpl.n	800dbdc <__smakebuf_r+0x1c>
 800dbcc:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800dbd0:	6023      	str	r3, [r4, #0]
 800dbd2:	6123      	str	r3, [r4, #16]
 800dbd4:	2301      	movs	r3, #1
 800dbd6:	6163      	str	r3, [r4, #20]
 800dbd8:	b003      	add	sp, #12
 800dbda:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800dbdc:	ab01      	add	r3, sp, #4
 800dbde:	466a      	mov	r2, sp
 800dbe0:	f7ff ffc8 	bl	800db74 <__swhatbuf_r>
 800dbe4:	9f00      	ldr	r7, [sp, #0]
 800dbe6:	4605      	mov	r5, r0
 800dbe8:	4639      	mov	r1, r7
 800dbea:	4630      	mov	r0, r6
 800dbec:	f7fe ff16 	bl	800ca1c <_malloc_r>
 800dbf0:	b948      	cbnz	r0, 800dc06 <__smakebuf_r+0x46>
 800dbf2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800dbf6:	059a      	lsls	r2, r3, #22
 800dbf8:	d4ee      	bmi.n	800dbd8 <__smakebuf_r+0x18>
 800dbfa:	f023 0303 	bic.w	r3, r3, #3
 800dbfe:	f043 0302 	orr.w	r3, r3, #2
 800dc02:	81a3      	strh	r3, [r4, #12]
 800dc04:	e7e2      	b.n	800dbcc <__smakebuf_r+0xc>
 800dc06:	89a3      	ldrh	r3, [r4, #12]
 800dc08:	6020      	str	r0, [r4, #0]
 800dc0a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800dc0e:	81a3      	strh	r3, [r4, #12]
 800dc10:	9b01      	ldr	r3, [sp, #4]
 800dc12:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800dc16:	b15b      	cbz	r3, 800dc30 <__smakebuf_r+0x70>
 800dc18:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800dc1c:	4630      	mov	r0, r6
 800dc1e:	f000 f81d 	bl	800dc5c <_isatty_r>
 800dc22:	b128      	cbz	r0, 800dc30 <__smakebuf_r+0x70>
 800dc24:	89a3      	ldrh	r3, [r4, #12]
 800dc26:	f023 0303 	bic.w	r3, r3, #3
 800dc2a:	f043 0301 	orr.w	r3, r3, #1
 800dc2e:	81a3      	strh	r3, [r4, #12]
 800dc30:	89a3      	ldrh	r3, [r4, #12]
 800dc32:	431d      	orrs	r5, r3
 800dc34:	81a5      	strh	r5, [r4, #12]
 800dc36:	e7cf      	b.n	800dbd8 <__smakebuf_r+0x18>

0800dc38 <_fstat_r>:
 800dc38:	b538      	push	{r3, r4, r5, lr}
 800dc3a:	4d07      	ldr	r5, [pc, #28]	@ (800dc58 <_fstat_r+0x20>)
 800dc3c:	2300      	movs	r3, #0
 800dc3e:	4604      	mov	r4, r0
 800dc40:	4608      	mov	r0, r1
 800dc42:	4611      	mov	r1, r2
 800dc44:	602b      	str	r3, [r5, #0]
 800dc46:	f7f4 fd78 	bl	800273a <_fstat>
 800dc4a:	1c43      	adds	r3, r0, #1
 800dc4c:	d102      	bne.n	800dc54 <_fstat_r+0x1c>
 800dc4e:	682b      	ldr	r3, [r5, #0]
 800dc50:	b103      	cbz	r3, 800dc54 <_fstat_r+0x1c>
 800dc52:	6023      	str	r3, [r4, #0]
 800dc54:	bd38      	pop	{r3, r4, r5, pc}
 800dc56:	bf00      	nop
 800dc58:	20000e84 	.word	0x20000e84

0800dc5c <_isatty_r>:
 800dc5c:	b538      	push	{r3, r4, r5, lr}
 800dc5e:	4d06      	ldr	r5, [pc, #24]	@ (800dc78 <_isatty_r+0x1c>)
 800dc60:	2300      	movs	r3, #0
 800dc62:	4604      	mov	r4, r0
 800dc64:	4608      	mov	r0, r1
 800dc66:	602b      	str	r3, [r5, #0]
 800dc68:	f7f4 fd77 	bl	800275a <_isatty>
 800dc6c:	1c43      	adds	r3, r0, #1
 800dc6e:	d102      	bne.n	800dc76 <_isatty_r+0x1a>
 800dc70:	682b      	ldr	r3, [r5, #0]
 800dc72:	b103      	cbz	r3, 800dc76 <_isatty_r+0x1a>
 800dc74:	6023      	str	r3, [r4, #0]
 800dc76:	bd38      	pop	{r3, r4, r5, pc}
 800dc78:	20000e84 	.word	0x20000e84

0800dc7c <_sbrk_r>:
 800dc7c:	b538      	push	{r3, r4, r5, lr}
 800dc7e:	4d06      	ldr	r5, [pc, #24]	@ (800dc98 <_sbrk_r+0x1c>)
 800dc80:	2300      	movs	r3, #0
 800dc82:	4604      	mov	r4, r0
 800dc84:	4608      	mov	r0, r1
 800dc86:	602b      	str	r3, [r5, #0]
 800dc88:	f7f4 fd80 	bl	800278c <_sbrk>
 800dc8c:	1c43      	adds	r3, r0, #1
 800dc8e:	d102      	bne.n	800dc96 <_sbrk_r+0x1a>
 800dc90:	682b      	ldr	r3, [r5, #0]
 800dc92:	b103      	cbz	r3, 800dc96 <_sbrk_r+0x1a>
 800dc94:	6023      	str	r3, [r4, #0]
 800dc96:	bd38      	pop	{r3, r4, r5, pc}
 800dc98:	20000e84 	.word	0x20000e84

0800dc9c <abort>:
 800dc9c:	b508      	push	{r3, lr}
 800dc9e:	2006      	movs	r0, #6
 800dca0:	f000 f86e 	bl	800dd80 <raise>
 800dca4:	2001      	movs	r0, #1
 800dca6:	f7f4 fcf8 	bl	800269a <_exit>

0800dcaa <_calloc_r>:
 800dcaa:	b570      	push	{r4, r5, r6, lr}
 800dcac:	fba1 5402 	umull	r5, r4, r1, r2
 800dcb0:	b934      	cbnz	r4, 800dcc0 <_calloc_r+0x16>
 800dcb2:	4629      	mov	r1, r5
 800dcb4:	f7fe feb2 	bl	800ca1c <_malloc_r>
 800dcb8:	4606      	mov	r6, r0
 800dcba:	b928      	cbnz	r0, 800dcc8 <_calloc_r+0x1e>
 800dcbc:	4630      	mov	r0, r6
 800dcbe:	bd70      	pop	{r4, r5, r6, pc}
 800dcc0:	220c      	movs	r2, #12
 800dcc2:	6002      	str	r2, [r0, #0]
 800dcc4:	2600      	movs	r6, #0
 800dcc6:	e7f9      	b.n	800dcbc <_calloc_r+0x12>
 800dcc8:	462a      	mov	r2, r5
 800dcca:	4621      	mov	r1, r4
 800dccc:	f7fd fb64 	bl	800b398 <memset>
 800dcd0:	e7f4      	b.n	800dcbc <_calloc_r+0x12>

0800dcd2 <_realloc_r>:
 800dcd2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800dcd6:	4607      	mov	r7, r0
 800dcd8:	4614      	mov	r4, r2
 800dcda:	460d      	mov	r5, r1
 800dcdc:	b921      	cbnz	r1, 800dce8 <_realloc_r+0x16>
 800dcde:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800dce2:	4611      	mov	r1, r2
 800dce4:	f7fe be9a 	b.w	800ca1c <_malloc_r>
 800dce8:	b92a      	cbnz	r2, 800dcf6 <_realloc_r+0x24>
 800dcea:	f7fe fae9 	bl	800c2c0 <_free_r>
 800dcee:	4625      	mov	r5, r4
 800dcf0:	4628      	mov	r0, r5
 800dcf2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800dcf6:	f000 f85f 	bl	800ddb8 <_malloc_usable_size_r>
 800dcfa:	4284      	cmp	r4, r0
 800dcfc:	4606      	mov	r6, r0
 800dcfe:	d802      	bhi.n	800dd06 <_realloc_r+0x34>
 800dd00:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800dd04:	d8f4      	bhi.n	800dcf0 <_realloc_r+0x1e>
 800dd06:	4621      	mov	r1, r4
 800dd08:	4638      	mov	r0, r7
 800dd0a:	f7fe fe87 	bl	800ca1c <_malloc_r>
 800dd0e:	4680      	mov	r8, r0
 800dd10:	b908      	cbnz	r0, 800dd16 <_realloc_r+0x44>
 800dd12:	4645      	mov	r5, r8
 800dd14:	e7ec      	b.n	800dcf0 <_realloc_r+0x1e>
 800dd16:	42b4      	cmp	r4, r6
 800dd18:	4622      	mov	r2, r4
 800dd1a:	4629      	mov	r1, r5
 800dd1c:	bf28      	it	cs
 800dd1e:	4632      	movcs	r2, r6
 800dd20:	f7fd fc3d 	bl	800b59e <memcpy>
 800dd24:	4629      	mov	r1, r5
 800dd26:	4638      	mov	r0, r7
 800dd28:	f7fe faca 	bl	800c2c0 <_free_r>
 800dd2c:	e7f1      	b.n	800dd12 <_realloc_r+0x40>

0800dd2e <_raise_r>:
 800dd2e:	291f      	cmp	r1, #31
 800dd30:	b538      	push	{r3, r4, r5, lr}
 800dd32:	4605      	mov	r5, r0
 800dd34:	460c      	mov	r4, r1
 800dd36:	d904      	bls.n	800dd42 <_raise_r+0x14>
 800dd38:	2316      	movs	r3, #22
 800dd3a:	6003      	str	r3, [r0, #0]
 800dd3c:	f04f 30ff 	mov.w	r0, #4294967295
 800dd40:	bd38      	pop	{r3, r4, r5, pc}
 800dd42:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800dd44:	b112      	cbz	r2, 800dd4c <_raise_r+0x1e>
 800dd46:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800dd4a:	b94b      	cbnz	r3, 800dd60 <_raise_r+0x32>
 800dd4c:	4628      	mov	r0, r5
 800dd4e:	f000 f831 	bl	800ddb4 <_getpid_r>
 800dd52:	4622      	mov	r2, r4
 800dd54:	4601      	mov	r1, r0
 800dd56:	4628      	mov	r0, r5
 800dd58:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800dd5c:	f000 b818 	b.w	800dd90 <_kill_r>
 800dd60:	2b01      	cmp	r3, #1
 800dd62:	d00a      	beq.n	800dd7a <_raise_r+0x4c>
 800dd64:	1c59      	adds	r1, r3, #1
 800dd66:	d103      	bne.n	800dd70 <_raise_r+0x42>
 800dd68:	2316      	movs	r3, #22
 800dd6a:	6003      	str	r3, [r0, #0]
 800dd6c:	2001      	movs	r0, #1
 800dd6e:	e7e7      	b.n	800dd40 <_raise_r+0x12>
 800dd70:	2100      	movs	r1, #0
 800dd72:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800dd76:	4620      	mov	r0, r4
 800dd78:	4798      	blx	r3
 800dd7a:	2000      	movs	r0, #0
 800dd7c:	e7e0      	b.n	800dd40 <_raise_r+0x12>
	...

0800dd80 <raise>:
 800dd80:	4b02      	ldr	r3, [pc, #8]	@ (800dd8c <raise+0xc>)
 800dd82:	4601      	mov	r1, r0
 800dd84:	6818      	ldr	r0, [r3, #0]
 800dd86:	f7ff bfd2 	b.w	800dd2e <_raise_r>
 800dd8a:	bf00      	nop
 800dd8c:	2000019c 	.word	0x2000019c

0800dd90 <_kill_r>:
 800dd90:	b538      	push	{r3, r4, r5, lr}
 800dd92:	4d07      	ldr	r5, [pc, #28]	@ (800ddb0 <_kill_r+0x20>)
 800dd94:	2300      	movs	r3, #0
 800dd96:	4604      	mov	r4, r0
 800dd98:	4608      	mov	r0, r1
 800dd9a:	4611      	mov	r1, r2
 800dd9c:	602b      	str	r3, [r5, #0]
 800dd9e:	f7f4 fc6c 	bl	800267a <_kill>
 800dda2:	1c43      	adds	r3, r0, #1
 800dda4:	d102      	bne.n	800ddac <_kill_r+0x1c>
 800dda6:	682b      	ldr	r3, [r5, #0]
 800dda8:	b103      	cbz	r3, 800ddac <_kill_r+0x1c>
 800ddaa:	6023      	str	r3, [r4, #0]
 800ddac:	bd38      	pop	{r3, r4, r5, pc}
 800ddae:	bf00      	nop
 800ddb0:	20000e84 	.word	0x20000e84

0800ddb4 <_getpid_r>:
 800ddb4:	f7f4 bc59 	b.w	800266a <_getpid>

0800ddb8 <_malloc_usable_size_r>:
 800ddb8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ddbc:	1f18      	subs	r0, r3, #4
 800ddbe:	2b00      	cmp	r3, #0
 800ddc0:	bfbc      	itt	lt
 800ddc2:	580b      	ldrlt	r3, [r1, r0]
 800ddc4:	18c0      	addlt	r0, r0, r3
 800ddc6:	4770      	bx	lr

0800ddc8 <_init>:
 800ddc8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ddca:	bf00      	nop
 800ddcc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ddce:	bc08      	pop	{r3}
 800ddd0:	469e      	mov	lr, r3
 800ddd2:	4770      	bx	lr

0800ddd4 <_fini>:
 800ddd4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ddd6:	bf00      	nop
 800ddd8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ddda:	bc08      	pop	{r3}
 800dddc:	469e      	mov	lr, r3
 800ddde:	4770      	bx	lr
