-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2016.4
-- Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity tk2calo_sumtk is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    track_0_hwPt_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    track_1_hwPt_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    track_2_hwPt_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    track_3_hwPt_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    track_4_hwPt_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    track_5_hwPt_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    track_6_hwPt_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    isEle_0_read : IN STD_LOGIC;
    isEle_1_read : IN STD_LOGIC;
    isEle_2_read : IN STD_LOGIC;
    isEle_3_read : IN STD_LOGIC;
    isEle_4_read : IN STD_LOGIC;
    isEle_5_read : IN STD_LOGIC;
    isEle_6_read : IN STD_LOGIC;
    isMu_0_read : IN STD_LOGIC;
    isMu_1_read : IN STD_LOGIC;
    isMu_2_read : IN STD_LOGIC;
    isMu_3_read : IN STD_LOGIC;
    isMu_4_read : IN STD_LOGIC;
    isMu_5_read : IN STD_LOGIC;
    isMu_6_read : IN STD_LOGIC;
    tkerr2_0_read : IN STD_LOGIC_VECTOR (31 downto 0);
    tkerr2_1_read : IN STD_LOGIC_VECTOR (31 downto 0);
    tkerr2_2_read : IN STD_LOGIC_VECTOR (31 downto 0);
    tkerr2_3_read : IN STD_LOGIC_VECTOR (31 downto 0);
    tkerr2_4_read : IN STD_LOGIC_VECTOR (31 downto 0);
    tkerr2_5_read : IN STD_LOGIC_VECTOR (31 downto 0);
    tkerr2_6_read : IN STD_LOGIC_VECTOR (31 downto 0);
    calo_track_link_bit_s : IN STD_LOGIC_VECTOR (4 downto 0);
    calo_track_link_bit_50 : IN STD_LOGIC_VECTOR (4 downto 0);
    calo_track_link_bit_51 : IN STD_LOGIC_VECTOR (4 downto 0);
    calo_track_link_bit_52 : IN STD_LOGIC_VECTOR (4 downto 0);
    calo_track_link_bit_53 : IN STD_LOGIC_VECTOR (4 downto 0);
    calo_track_link_bit_54 : IN STD_LOGIC_VECTOR (4 downto 0);
    calo_track_link_bit_55 : IN STD_LOGIC_VECTOR (4 downto 0);
    ap_return_0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_2 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_3 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_4 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_5 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_6 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_7 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_8 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_9 : OUT STD_LOGIC_VECTOR (31 downto 0) );
end;


architecture behav of tk2calo_sumtk is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_ST_fsm_pp0_stage1 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (1 downto 0) := "01";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0);
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_CS_fsm_pp0_stage1 : STD_LOGIC_VECTOR (0 downto 0);
    attribute fsm_encoding of ap_CS_fsm_pp0_stage1 : signal is "none";
    signal p_0_1_fu_338_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_0_1_reg_2316 : STD_LOGIC_VECTOR (15 downto 0);
    signal sumerr_1_fu_346_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal sumerr_1_reg_2323 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_0_1_1_fu_368_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_0_1_1_reg_2330 : STD_LOGIC_VECTOR (15 downto 0);
    signal sumerr_1_1_fu_376_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal sumerr_1_1_reg_2337 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_0_1_2_fu_398_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_0_1_2_reg_2344 : STD_LOGIC_VECTOR (15 downto 0);
    signal sumerr_1_2_fu_406_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal sumerr_1_2_reg_2351 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_0_1_3_fu_428_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_0_1_3_reg_2358 : STD_LOGIC_VECTOR (15 downto 0);
    signal sumerr_1_3_fu_436_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal sumerr_1_3_reg_2365 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_0_1_4_fu_458_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_0_1_4_reg_2372 : STD_LOGIC_VECTOR (15 downto 0);
    signal sumerr_1_4_fu_466_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal sumerr_1_4_reg_2379 : STD_LOGIC_VECTOR (31 downto 0);
    signal tkerr2_6_read_1_reg_2386 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_pipeline_reg_pp0_iter1_tkerr2_6_read_1_reg_2386 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_pipeline_reg_pp0_iter2_tkerr2_6_read_1_reg_2386 : STD_LOGIC_VECTOR (31 downto 0);
    signal tkerr2_5_read_1_reg_2395 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_pipeline_reg_pp0_iter1_tkerr2_5_read_1_reg_2395 : STD_LOGIC_VECTOR (31 downto 0);
    signal tkerr2_4_read_1_reg_2404 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_pipeline_reg_pp0_iter1_tkerr2_4_read_1_reg_2404 : STD_LOGIC_VECTOR (31 downto 0);
    signal tkerr2_3_read_1_reg_2413 : STD_LOGIC_VECTOR (31 downto 0);
    signal tkerr2_2_read_1_reg_2422 : STD_LOGIC_VECTOR (31 downto 0);
    signal isEle_6_read_2_reg_2431 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter1_isEle_6_read_2_reg_2431 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter2_isEle_6_read_2_reg_2431 : STD_LOGIC_VECTOR (0 downto 0);
    signal isEle_5_read_2_reg_2445 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter1_isEle_5_read_2_reg_2445 : STD_LOGIC_VECTOR (0 downto 0);
    signal isEle_4_read_2_reg_2459 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter1_isEle_4_read_2_reg_2459 : STD_LOGIC_VECTOR (0 downto 0);
    signal isEle_3_read11_reg_2473 : STD_LOGIC_VECTOR (0 downto 0);
    signal isEle_2_read_2_reg_2487 : STD_LOGIC_VECTOR (0 downto 0);
    signal track_6_hwPt_V_read_3_reg_2501 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_pipeline_reg_pp0_iter1_track_6_hwPt_V_read_3_reg_2501 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_pipeline_reg_pp0_iter2_track_6_hwPt_V_read_3_reg_2501 : STD_LOGIC_VECTOR (15 downto 0);
    signal track_5_hwPt_V_read_3_reg_2510 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_pipeline_reg_pp0_iter1_track_5_hwPt_V_read_3_reg_2510 : STD_LOGIC_VECTOR (15 downto 0);
    signal track_4_hwPt_V_read_3_reg_2519 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_pipeline_reg_pp0_iter1_track_4_hwPt_V_read_3_reg_2519 : STD_LOGIC_VECTOR (15 downto 0);
    signal track_3_hwPt_V_read_3_reg_2528 : STD_LOGIC_VECTOR (15 downto 0);
    signal track_2_hwPt_V_read_3_reg_2537 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_0_1_0_1_fu_519_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_0_1_0_1_reg_2546 : STD_LOGIC_VECTOR (15 downto 0);
    signal sumerr_1_0_1_fu_533_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal sumerr_1_0_1_reg_2553 : STD_LOGIC_VECTOR (31 downto 0);
    signal sel_tmp18_fu_562_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp18_reg_2560 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp26_fu_590_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp26_reg_2566 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp34_fu_618_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp34_reg_2572 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter1_sel_tmp34_reg_2572 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp42_fu_646_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp42_reg_2578 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter1_sel_tmp42_reg_2578 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp50_fu_674_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp50_reg_2584 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter1_sel_tmp50_reg_2584 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter2_sel_tmp50_reg_2584 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_0_1_1_1_fu_723_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_0_1_1_1_reg_2590 : STD_LOGIC_VECTOR (15 downto 0);
    signal sumerr_1_1_1_fu_737_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal sumerr_1_1_1_reg_2597 : STD_LOGIC_VECTOR (31 downto 0);
    signal sel_tmp74_fu_764_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp74_reg_2604 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp77_fu_790_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp77_reg_2610 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp80_fu_816_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp80_reg_2616 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter1_sel_tmp80_reg_2616 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp83_fu_842_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp83_reg_2622 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter1_sel_tmp83_reg_2622 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp86_fu_868_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp86_reg_2628 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter1_sel_tmp86_reg_2628 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter2_sel_tmp86_reg_2628 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_0_1_2_1_fu_917_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_0_1_2_1_reg_2634 : STD_LOGIC_VECTOR (15 downto 0);
    signal sumerr_1_2_1_fu_931_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal sumerr_1_2_1_reg_2641 : STD_LOGIC_VECTOR (31 downto 0);
    signal sel_tmp93_fu_958_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp93_reg_2648 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp96_fu_984_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp96_reg_2654 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp99_fu_1010_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp99_reg_2660 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter1_sel_tmp99_reg_2660 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp102_fu_1036_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp102_reg_2666 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter1_sel_tmp102_reg_2666 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp105_fu_1062_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp105_reg_2672 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter1_sel_tmp105_reg_2672 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter2_sel_tmp105_reg_2672 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_0_1_3_1_fu_1111_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_0_1_3_1_reg_2678 : STD_LOGIC_VECTOR (15 downto 0);
    signal sumerr_1_3_1_fu_1125_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal sumerr_1_3_1_reg_2685 : STD_LOGIC_VECTOR (31 downto 0);
    signal sel_tmp112_fu_1152_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp112_reg_2692 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp115_fu_1178_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp115_reg_2698 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp118_fu_1204_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp118_reg_2704 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter1_sel_tmp118_reg_2704 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp121_fu_1230_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp121_reg_2710 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter1_sel_tmp121_reg_2710 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp124_fu_1256_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp124_reg_2716 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter1_sel_tmp124_reg_2716 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter2_sel_tmp124_reg_2716 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_0_1_4_1_fu_1305_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_0_1_4_1_reg_2722 : STD_LOGIC_VECTOR (15 downto 0);
    signal sumerr_1_4_1_fu_1319_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal sumerr_1_4_1_reg_2729 : STD_LOGIC_VECTOR (31 downto 0);
    signal sel_tmp131_fu_1346_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp131_reg_2736 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp134_fu_1372_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp134_reg_2742 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp137_fu_1398_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp137_reg_2748 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter1_sel_tmp137_reg_2748 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp140_fu_1424_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp140_reg_2754 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter1_sel_tmp140_reg_2754 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp143_fu_1450_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp143_reg_2760 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter1_sel_tmp143_reg_2760 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter2_sel_tmp143_reg_2760 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_0_1_0_2_fu_1470_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_0_1_0_2_reg_2766 : STD_LOGIC_VECTOR (15 downto 0);
    signal sumerr_1_0_2_fu_1482_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal sumerr_1_0_2_reg_2773 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_0_1_1_2_fu_1502_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_0_1_1_2_reg_2780 : STD_LOGIC_VECTOR (15 downto 0);
    signal sumerr_1_1_2_fu_1514_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal sumerr_1_1_2_reg_2787 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_0_1_2_2_fu_1534_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_0_1_2_2_reg_2794 : STD_LOGIC_VECTOR (15 downto 0);
    signal sumerr_1_2_2_fu_1546_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal sumerr_1_2_2_reg_2801 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_0_1_3_2_fu_1566_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_0_1_3_2_reg_2808 : STD_LOGIC_VECTOR (15 downto 0);
    signal sumerr_1_3_2_fu_1578_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal sumerr_1_3_2_reg_2815 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_0_1_4_2_fu_1598_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_0_1_4_2_reg_2822 : STD_LOGIC_VECTOR (15 downto 0);
    signal sumerr_1_4_2_fu_1610_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal sumerr_1_4_2_reg_2829 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_0_1_0_3_fu_1630_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_0_1_0_3_reg_2836 : STD_LOGIC_VECTOR (15 downto 0);
    signal sumerr_1_0_3_fu_1642_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal sumerr_1_0_3_reg_2843 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_0_1_1_3_fu_1662_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_0_1_1_3_reg_2850 : STD_LOGIC_VECTOR (15 downto 0);
    signal sumerr_1_1_3_fu_1674_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal sumerr_1_1_3_reg_2857 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_0_1_2_3_fu_1694_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_0_1_2_3_reg_2864 : STD_LOGIC_VECTOR (15 downto 0);
    signal sumerr_1_2_3_fu_1706_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal sumerr_1_2_3_reg_2871 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_0_1_3_3_fu_1726_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_0_1_3_3_reg_2878 : STD_LOGIC_VECTOR (15 downto 0);
    signal sumerr_1_3_3_fu_1738_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal sumerr_1_3_3_reg_2885 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_0_1_4_3_fu_1758_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_0_1_4_3_reg_2892 : STD_LOGIC_VECTOR (15 downto 0);
    signal sumerr_1_4_3_fu_1770_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal sumerr_1_4_3_reg_2899 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_0_1_0_4_fu_1790_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_0_1_0_4_reg_2906 : STD_LOGIC_VECTOR (15 downto 0);
    signal sumerr_1_0_4_fu_1802_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal sumerr_1_0_4_reg_2913 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_0_1_1_4_fu_1822_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_0_1_1_4_reg_2920 : STD_LOGIC_VECTOR (15 downto 0);
    signal sumerr_1_1_4_fu_1834_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal sumerr_1_1_4_reg_2927 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_0_1_2_4_fu_1854_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_0_1_2_4_reg_2934 : STD_LOGIC_VECTOR (15 downto 0);
    signal sumerr_1_2_4_fu_1866_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal sumerr_1_2_4_reg_2941 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_0_1_3_4_fu_1886_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_0_1_3_4_reg_2948 : STD_LOGIC_VECTOR (15 downto 0);
    signal sumerr_1_3_4_fu_1898_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal sumerr_1_3_4_reg_2955 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_0_1_4_4_fu_1918_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_0_1_4_4_reg_2962 : STD_LOGIC_VECTOR (15 downto 0);
    signal sumerr_1_4_4_fu_1930_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal sumerr_1_4_4_reg_2969 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_0_1_0_5_fu_1950_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_0_1_0_5_reg_2976 : STD_LOGIC_VECTOR (15 downto 0);
    signal sumerr_1_0_5_fu_1962_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal sumerr_1_0_5_reg_2983 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_0_1_1_5_fu_1982_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_0_1_1_5_reg_2990 : STD_LOGIC_VECTOR (15 downto 0);
    signal sumerr_1_1_5_fu_1994_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal sumerr_1_1_5_reg_2997 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_0_1_2_5_fu_2014_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_0_1_2_5_reg_3004 : STD_LOGIC_VECTOR (15 downto 0);
    signal sumerr_1_2_5_fu_2026_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal sumerr_1_2_5_reg_3011 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_0_1_3_5_fu_2046_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_0_1_3_5_reg_3018 : STD_LOGIC_VECTOR (15 downto 0);
    signal sumerr_1_3_5_fu_2058_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal sumerr_1_3_5_reg_3025 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_0_1_4_5_fu_2078_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_0_1_4_5_reg_3032 : STD_LOGIC_VECTOR (15 downto 0);
    signal sumerr_1_4_5_fu_2090_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal sumerr_1_4_5_reg_3039 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_enable_reg_pp0_iter0_preg : STD_LOGIC := '0';
    signal ap_port_reg_track_1_hwPt_V_read : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_port_reg_track_2_hwPt_V_read : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_port_reg_track_3_hwPt_V_read : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_port_reg_track_4_hwPt_V_read : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_port_reg_track_5_hwPt_V_read : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_port_reg_track_6_hwPt_V_read : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_port_reg_isEle_1_read : STD_LOGIC;
    signal ap_port_reg_isEle_2_read : STD_LOGIC;
    signal ap_port_reg_isEle_3_read : STD_LOGIC;
    signal ap_port_reg_isEle_4_read : STD_LOGIC;
    signal ap_port_reg_isEle_5_read : STD_LOGIC;
    signal ap_port_reg_isEle_6_read : STD_LOGIC;
    signal ap_port_reg_isMu_1_read : STD_LOGIC;
    signal ap_port_reg_isMu_2_read : STD_LOGIC;
    signal ap_port_reg_isMu_3_read : STD_LOGIC;
    signal ap_port_reg_isMu_4_read : STD_LOGIC;
    signal ap_port_reg_isMu_5_read : STD_LOGIC;
    signal ap_port_reg_isMu_6_read : STD_LOGIC;
    signal ap_port_reg_tkerr2_1_read : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_port_reg_tkerr2_2_read : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_port_reg_tkerr2_3_read : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_port_reg_tkerr2_4_read : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_port_reg_tkerr2_5_read : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_port_reg_tkerr2_6_read : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_port_reg_calo_track_link_bit_50 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_port_reg_calo_track_link_bit_51 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_port_reg_calo_track_link_bit_52 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_port_reg_calo_track_link_bit_53 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_port_reg_calo_track_link_bit_54 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_port_reg_calo_track_link_bit_55 : STD_LOGIC_VECTOR (4 downto 0);
    signal p_read_fu_310_p0 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_read1_fu_318_p0 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp1_fu_326_p0 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_fu_306_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp1_fu_326_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp2_fu_332_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_read_fu_310_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_read1_fu_318_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_76_fu_354_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp58_fu_362_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_83_fu_384_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp88_fu_392_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_90_fu_414_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp107_fu_422_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_97_fu_444_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp126_fu_452_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_70_fu_474_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_fu_484_p0 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_0_1_not_fu_478_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp8_fu_500_p0 : STD_LOGIC_VECTOR (0 downto 0);
    signal sum_V_0_1_fu_490_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sel_tmp9_fu_507_p0 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_fu_484_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp9_fu_507_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp10_fu_513_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp8_fu_500_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal sel_tmp12_fu_526_p0 : STD_LOGIC_VECTOR (0 downto 0);
    signal sumerr_2_0_1_fu_495_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sel_tmp12_fu_526_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_71_fu_540_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge1_fu_550_p0 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_0_2_not_fu_544_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp17_fu_556_p0 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge1_fu_550_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp17_fu_556_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_72_fu_568_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge2_fu_578_p0 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_0_3_not_fu_572_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp25_fu_584_p0 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge2_fu_578_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp25_fu_584_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_73_fu_596_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge3_fu_606_p0 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_0_4_not_fu_600_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp33_fu_612_p0 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge3_fu_606_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp33_fu_612_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_74_fu_624_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge4_fu_634_p0 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_0_5_not_fu_628_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp41_fu_640_p0 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge4_fu_634_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp41_fu_640_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_75_fu_652_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge5_fu_662_p0 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_0_6_not_fu_656_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp49_fu_668_p0 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge5_fu_662_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp49_fu_668_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_77_fu_680_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge8_fu_694_p0 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_1_1_not_fu_688_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp64_fu_710_p0 : STD_LOGIC_VECTOR (0 downto 0);
    signal sum_V_1_1_fu_700_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal brmerge8_fu_694_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp66_fu_717_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp64_fu_710_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal sel_tmp68_fu_730_p0 : STD_LOGIC_VECTOR (0 downto 0);
    signal sumerr_2_1_1_fu_705_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sel_tmp68_fu_730_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_78_fu_744_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge9_fu_758_p0 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_1_2_not_fu_752_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge9_fu_758_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_79_fu_770_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge6_fu_784_p0 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_1_3_not_fu_778_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge6_fu_784_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_80_fu_796_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge7_fu_810_p0 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_1_4_not_fu_804_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge7_fu_810_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_81_fu_822_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge10_fu_836_p0 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_1_5_not_fu_830_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge10_fu_836_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_82_fu_848_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge11_fu_862_p0 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_1_6_not_fu_856_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge11_fu_862_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_84_fu_874_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge12_fu_888_p0 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_2_1_not_fu_882_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp89_fu_904_p0 : STD_LOGIC_VECTOR (0 downto 0);
    signal sum_V_2_1_fu_894_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal brmerge12_fu_888_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp90_fu_911_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp89_fu_904_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal sel_tmp91_fu_924_p0 : STD_LOGIC_VECTOR (0 downto 0);
    signal sumerr_2_2_1_fu_899_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sel_tmp91_fu_924_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_85_fu_938_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge13_fu_952_p0 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_2_2_not_fu_946_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge13_fu_952_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_86_fu_964_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge14_fu_978_p0 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_2_3_not_fu_972_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge14_fu_978_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_87_fu_990_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge15_fu_1004_p0 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_2_4_not_fu_998_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge15_fu_1004_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_88_fu_1016_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge16_fu_1030_p0 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_2_5_not_fu_1024_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge16_fu_1030_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_89_fu_1042_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge17_fu_1056_p0 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_2_6_not_fu_1050_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge17_fu_1056_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_91_fu_1068_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge18_fu_1082_p0 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_3_1_not_fu_1076_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp108_fu_1098_p0 : STD_LOGIC_VECTOR (0 downto 0);
    signal sum_V_3_1_fu_1088_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal brmerge18_fu_1082_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp109_fu_1105_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp108_fu_1098_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal sel_tmp110_fu_1118_p0 : STD_LOGIC_VECTOR (0 downto 0);
    signal sumerr_2_3_1_fu_1093_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sel_tmp110_fu_1118_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_92_fu_1132_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge19_fu_1146_p0 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_3_2_not_fu_1140_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge19_fu_1146_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_93_fu_1158_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge20_fu_1172_p0 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_3_3_not_fu_1166_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge20_fu_1172_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_94_fu_1184_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge21_fu_1198_p0 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_3_4_not_fu_1192_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge21_fu_1198_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_95_fu_1210_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge22_fu_1224_p0 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_3_5_not_fu_1218_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge22_fu_1224_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_96_fu_1236_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge23_fu_1250_p0 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_3_6_not_fu_1244_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge23_fu_1250_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_98_fu_1262_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge24_fu_1276_p0 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_4_1_not_fu_1270_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp127_fu_1292_p0 : STD_LOGIC_VECTOR (0 downto 0);
    signal sum_V_4_1_fu_1282_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal brmerge24_fu_1276_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp128_fu_1299_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp127_fu_1292_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal sel_tmp129_fu_1312_p0 : STD_LOGIC_VECTOR (0 downto 0);
    signal sumerr_2_4_1_fu_1287_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sel_tmp129_fu_1312_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_99_fu_1326_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge25_fu_1340_p0 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_4_2_not_fu_1334_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge25_fu_1340_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_100_fu_1352_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge26_fu_1366_p0 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_4_3_not_fu_1360_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge26_fu_1366_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_101_fu_1378_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge27_fu_1392_p0 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_4_4_not_fu_1386_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge27_fu_1392_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_102_fu_1404_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge28_fu_1418_p0 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_4_5_not_fu_1412_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge28_fu_1418_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_103_fu_1430_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge29_fu_1444_p0 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_4_6_not_fu_1438_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge29_fu_1444_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sum_V_0_2_fu_1456_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sel_tmp16_fu_1464_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal sumerr_2_0_2_fu_1460_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sel_tmp20_fu_1476_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum_V_1_2_fu_1488_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sel_tmp72_fu_1496_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal sumerr_2_1_2_fu_1492_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sel_tmp76_fu_1508_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum_V_2_2_fu_1520_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sel_tmp92_fu_1528_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal sumerr_2_2_2_fu_1524_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sel_tmp94_fu_1540_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum_V_3_2_fu_1552_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sel_tmp111_fu_1560_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal sumerr_2_3_2_fu_1556_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sel_tmp113_fu_1572_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum_V_4_2_fu_1584_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sel_tmp130_fu_1592_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal sumerr_2_4_2_fu_1588_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sel_tmp132_fu_1604_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum_V_0_3_fu_1616_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sel_tmp24_fu_1624_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal sumerr_2_0_3_fu_1620_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sel_tmp28_fu_1636_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum_V_1_3_fu_1648_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sel_tmp_fu_1656_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal sumerr_2_1_3_fu_1652_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sel_tmp78_fu_1668_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum_V_2_3_fu_1680_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sel_tmp95_fu_1688_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal sumerr_2_2_3_fu_1684_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sel_tmp97_fu_1700_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum_V_3_3_fu_1712_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sel_tmp114_fu_1720_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal sumerr_2_3_3_fu_1716_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sel_tmp116_fu_1732_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum_V_4_3_fu_1744_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sel_tmp133_fu_1752_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal sumerr_2_4_3_fu_1748_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sel_tmp135_fu_1764_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum_V_0_4_fu_1776_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sel_tmp32_fu_1784_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal sumerr_2_0_4_fu_1780_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sel_tmp36_fu_1796_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum_V_1_4_fu_1808_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sel_tmp79_fu_1816_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal sumerr_2_1_4_fu_1812_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sel_tmp81_fu_1828_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum_V_2_4_fu_1840_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sel_tmp98_fu_1848_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal sumerr_2_2_4_fu_1844_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sel_tmp100_fu_1860_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum_V_3_4_fu_1872_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sel_tmp117_fu_1880_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal sumerr_2_3_4_fu_1876_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sel_tmp119_fu_1892_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum_V_4_4_fu_1904_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sel_tmp136_fu_1912_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal sumerr_2_4_4_fu_1908_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sel_tmp138_fu_1924_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum_V_0_5_fu_1936_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sel_tmp40_fu_1944_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal sumerr_2_0_5_fu_1940_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sel_tmp44_fu_1956_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum_V_1_5_fu_1968_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sel_tmp82_fu_1976_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal sumerr_2_1_5_fu_1972_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sel_tmp84_fu_1988_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum_V_2_5_fu_2000_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sel_tmp101_fu_2008_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal sumerr_2_2_5_fu_2004_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sel_tmp103_fu_2020_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum_V_3_5_fu_2032_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sel_tmp120_fu_2040_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal sumerr_2_3_5_fu_2036_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sel_tmp122_fu_2052_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum_V_4_5_fu_2064_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sel_tmp139_fu_2072_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal sumerr_2_4_5_fu_2068_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sel_tmp141_fu_2084_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum_V_0_6_fu_2096_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sel_tmp48_fu_2104_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal sumerr_2_0_6_fu_2100_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sel_tmp52_fu_2116_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum_V_1_6_fu_2128_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sel_tmp85_fu_2136_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal sumerr_2_1_6_fu_2132_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sel_tmp87_fu_2148_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum_V_2_6_fu_2160_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sel_tmp104_fu_2168_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal sumerr_2_2_6_fu_2164_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sel_tmp106_fu_2180_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum_V_3_6_fu_2192_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sel_tmp123_fu_2200_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal sumerr_2_3_6_fu_2196_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sel_tmp125_fu_2212_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum_V_4_6_fu_2224_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sel_tmp142_fu_2232_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal sumerr_2_4_6_fu_2228_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sel_tmp144_fu_2244_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal sumtk_0_V_write_ass_fu_2110_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal sumtk_1_V_write_ass_fu_2142_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal sumtk_2_V_write_ass_fu_2174_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal sumtk_3_V_write_ass_fu_2206_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal sumtk_4_V_write_ass_fu_2238_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal sumtkerr2_0_write_a_fu_2122_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal sumtkerr2_1_write_a_fu_2154_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal sumtkerr2_2_write_a_fu_2186_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal sumtkerr2_3_write_a_fu_2218_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal sumtkerr2_4_write_a_fu_2250_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_pipeline_idle_pp0 : STD_LOGIC;


begin




    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0_preg <= ap_const_logic_0;
            else
                if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))))) then 
                    ap_enable_reg_pp0_iter0_preg <= ap_start;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1)) then 
                    ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))) and not((ap_const_logic_1 = ap_enable_reg_pp0_iter2)))) then 
                    ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
                elsif ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;

    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1))) then
                ap_pipeline_reg_pp0_iter1_isEle_4_read_2_reg_2459 <= isEle_4_read_2_reg_2459;
                ap_pipeline_reg_pp0_iter1_isEle_5_read_2_reg_2445 <= isEle_5_read_2_reg_2445;
                ap_pipeline_reg_pp0_iter1_isEle_6_read_2_reg_2431 <= isEle_6_read_2_reg_2431;
                ap_pipeline_reg_pp0_iter1_sel_tmp102_reg_2666 <= sel_tmp102_reg_2666;
                ap_pipeline_reg_pp0_iter1_sel_tmp105_reg_2672 <= sel_tmp105_reg_2672;
                ap_pipeline_reg_pp0_iter1_sel_tmp118_reg_2704 <= sel_tmp118_reg_2704;
                ap_pipeline_reg_pp0_iter1_sel_tmp121_reg_2710 <= sel_tmp121_reg_2710;
                ap_pipeline_reg_pp0_iter1_sel_tmp124_reg_2716 <= sel_tmp124_reg_2716;
                ap_pipeline_reg_pp0_iter1_sel_tmp137_reg_2748 <= sel_tmp137_reg_2748;
                ap_pipeline_reg_pp0_iter1_sel_tmp140_reg_2754 <= sel_tmp140_reg_2754;
                ap_pipeline_reg_pp0_iter1_sel_tmp143_reg_2760 <= sel_tmp143_reg_2760;
                ap_pipeline_reg_pp0_iter1_sel_tmp34_reg_2572 <= sel_tmp34_reg_2572;
                ap_pipeline_reg_pp0_iter1_sel_tmp42_reg_2578 <= sel_tmp42_reg_2578;
                ap_pipeline_reg_pp0_iter1_sel_tmp50_reg_2584 <= sel_tmp50_reg_2584;
                ap_pipeline_reg_pp0_iter1_sel_tmp80_reg_2616 <= sel_tmp80_reg_2616;
                ap_pipeline_reg_pp0_iter1_sel_tmp83_reg_2622 <= sel_tmp83_reg_2622;
                ap_pipeline_reg_pp0_iter1_sel_tmp86_reg_2628 <= sel_tmp86_reg_2628;
                ap_pipeline_reg_pp0_iter1_sel_tmp99_reg_2660 <= sel_tmp99_reg_2660;
                ap_pipeline_reg_pp0_iter1_tkerr2_4_read_1_reg_2404 <= tkerr2_4_read_1_reg_2404;
                ap_pipeline_reg_pp0_iter1_tkerr2_5_read_1_reg_2395 <= tkerr2_5_read_1_reg_2395;
                ap_pipeline_reg_pp0_iter1_tkerr2_6_read_1_reg_2386 <= tkerr2_6_read_1_reg_2386;
                ap_pipeline_reg_pp0_iter1_track_4_hwPt_V_read_3_reg_2519 <= track_4_hwPt_V_read_3_reg_2519;
                ap_pipeline_reg_pp0_iter1_track_5_hwPt_V_read_3_reg_2510 <= track_5_hwPt_V_read_3_reg_2510;
                ap_pipeline_reg_pp0_iter1_track_6_hwPt_V_read_3_reg_2501 <= track_6_hwPt_V_read_3_reg_2501;
                ap_pipeline_reg_pp0_iter2_isEle_6_read_2_reg_2431 <= ap_pipeline_reg_pp0_iter1_isEle_6_read_2_reg_2431;
                ap_pipeline_reg_pp0_iter2_sel_tmp105_reg_2672 <= ap_pipeline_reg_pp0_iter1_sel_tmp105_reg_2672;
                ap_pipeline_reg_pp0_iter2_sel_tmp124_reg_2716 <= ap_pipeline_reg_pp0_iter1_sel_tmp124_reg_2716;
                ap_pipeline_reg_pp0_iter2_sel_tmp143_reg_2760 <= ap_pipeline_reg_pp0_iter1_sel_tmp143_reg_2760;
                ap_pipeline_reg_pp0_iter2_sel_tmp50_reg_2584 <= ap_pipeline_reg_pp0_iter1_sel_tmp50_reg_2584;
                ap_pipeline_reg_pp0_iter2_sel_tmp86_reg_2628 <= ap_pipeline_reg_pp0_iter1_sel_tmp86_reg_2628;
                ap_pipeline_reg_pp0_iter2_tkerr2_6_read_1_reg_2386 <= ap_pipeline_reg_pp0_iter1_tkerr2_6_read_1_reg_2386;
                ap_pipeline_reg_pp0_iter2_track_6_hwPt_V_read_3_reg_2501 <= ap_pipeline_reg_pp0_iter1_track_6_hwPt_V_read_3_reg_2501;
                isEle_2_read_2_reg_2487 <= (0=>ap_port_reg_isEle_2_read, others=>'-');
                isEle_3_read11_reg_2473 <= (0=>ap_port_reg_isEle_3_read, others=>'-');
                isEle_4_read_2_reg_2459 <= (0=>ap_port_reg_isEle_4_read, others=>'-');
                isEle_5_read_2_reg_2445 <= (0=>ap_port_reg_isEle_5_read, others=>'-');
                isEle_6_read_2_reg_2431 <= (0=>ap_port_reg_isEle_6_read, others=>'-');
                p_0_1_0_1_reg_2546 <= p_0_1_0_1_fu_519_p3;
                p_0_1_0_3_reg_2836 <= p_0_1_0_3_fu_1630_p3;
                p_0_1_0_5_reg_2976 <= p_0_1_0_5_fu_1950_p3;
                p_0_1_1_1_reg_2590 <= p_0_1_1_1_fu_723_p3;
                p_0_1_1_3_reg_2850 <= p_0_1_1_3_fu_1662_p3;
                p_0_1_1_5_reg_2990 <= p_0_1_1_5_fu_1982_p3;
                p_0_1_2_1_reg_2634 <= p_0_1_2_1_fu_917_p3;
                p_0_1_2_3_reg_2864 <= p_0_1_2_3_fu_1694_p3;
                p_0_1_2_5_reg_3004 <= p_0_1_2_5_fu_2014_p3;
                p_0_1_3_1_reg_2678 <= p_0_1_3_1_fu_1111_p3;
                p_0_1_3_3_reg_2878 <= p_0_1_3_3_fu_1726_p3;
                p_0_1_3_5_reg_3018 <= p_0_1_3_5_fu_2046_p3;
                p_0_1_4_1_reg_2722 <= p_0_1_4_1_fu_1305_p3;
                p_0_1_4_3_reg_2892 <= p_0_1_4_3_fu_1758_p3;
                p_0_1_4_5_reg_3032 <= p_0_1_4_5_fu_2078_p3;
                sel_tmp102_reg_2666 <= sel_tmp102_fu_1036_p2;
                sel_tmp105_reg_2672 <= sel_tmp105_fu_1062_p2;
                sel_tmp112_reg_2692 <= sel_tmp112_fu_1152_p2;
                sel_tmp115_reg_2698 <= sel_tmp115_fu_1178_p2;
                sel_tmp118_reg_2704 <= sel_tmp118_fu_1204_p2;
                sel_tmp121_reg_2710 <= sel_tmp121_fu_1230_p2;
                sel_tmp124_reg_2716 <= sel_tmp124_fu_1256_p2;
                sel_tmp131_reg_2736 <= sel_tmp131_fu_1346_p2;
                sel_tmp134_reg_2742 <= sel_tmp134_fu_1372_p2;
                sel_tmp137_reg_2748 <= sel_tmp137_fu_1398_p2;
                sel_tmp140_reg_2754 <= sel_tmp140_fu_1424_p2;
                sel_tmp143_reg_2760 <= sel_tmp143_fu_1450_p2;
                sel_tmp18_reg_2560 <= sel_tmp18_fu_562_p2;
                sel_tmp26_reg_2566 <= sel_tmp26_fu_590_p2;
                sel_tmp34_reg_2572 <= sel_tmp34_fu_618_p2;
                sel_tmp42_reg_2578 <= sel_tmp42_fu_646_p2;
                sel_tmp50_reg_2584 <= sel_tmp50_fu_674_p2;
                sel_tmp74_reg_2604 <= sel_tmp74_fu_764_p2;
                sel_tmp77_reg_2610 <= sel_tmp77_fu_790_p2;
                sel_tmp80_reg_2616 <= sel_tmp80_fu_816_p2;
                sel_tmp83_reg_2622 <= sel_tmp83_fu_842_p2;
                sel_tmp86_reg_2628 <= sel_tmp86_fu_868_p2;
                sel_tmp93_reg_2648 <= sel_tmp93_fu_958_p2;
                sel_tmp96_reg_2654 <= sel_tmp96_fu_984_p2;
                sel_tmp99_reg_2660 <= sel_tmp99_fu_1010_p2;
                sumerr_1_0_1_reg_2553 <= sumerr_1_0_1_fu_533_p3;
                sumerr_1_0_3_reg_2843 <= sumerr_1_0_3_fu_1642_p3;
                sumerr_1_0_5_reg_2983 <= sumerr_1_0_5_fu_1962_p3;
                sumerr_1_1_1_reg_2597 <= sumerr_1_1_1_fu_737_p3;
                sumerr_1_1_3_reg_2857 <= sumerr_1_1_3_fu_1674_p3;
                sumerr_1_1_5_reg_2997 <= sumerr_1_1_5_fu_1994_p3;
                sumerr_1_2_1_reg_2641 <= sumerr_1_2_1_fu_931_p3;
                sumerr_1_2_3_reg_2871 <= sumerr_1_2_3_fu_1706_p3;
                sumerr_1_2_5_reg_3011 <= sumerr_1_2_5_fu_2026_p3;
                sumerr_1_3_1_reg_2685 <= sumerr_1_3_1_fu_1125_p3;
                sumerr_1_3_3_reg_2885 <= sumerr_1_3_3_fu_1738_p3;
                sumerr_1_3_5_reg_3025 <= sumerr_1_3_5_fu_2058_p3;
                sumerr_1_4_1_reg_2729 <= sumerr_1_4_1_fu_1319_p3;
                sumerr_1_4_3_reg_2899 <= sumerr_1_4_3_fu_1770_p3;
                sumerr_1_4_5_reg_3039 <= sumerr_1_4_5_fu_2090_p3;
                tkerr2_2_read_1_reg_2422 <= ap_port_reg_tkerr2_2_read;
                tkerr2_3_read_1_reg_2413 <= ap_port_reg_tkerr2_3_read;
                tkerr2_4_read_1_reg_2404 <= ap_port_reg_tkerr2_4_read;
                tkerr2_5_read_1_reg_2395 <= ap_port_reg_tkerr2_5_read;
                tkerr2_6_read_1_reg_2386 <= ap_port_reg_tkerr2_6_read;
                track_2_hwPt_V_read_3_reg_2537 <= ap_port_reg_track_2_hwPt_V_read;
                track_3_hwPt_V_read_3_reg_2528 <= ap_port_reg_track_3_hwPt_V_read;
                track_4_hwPt_V_read_3_reg_2519 <= ap_port_reg_track_4_hwPt_V_read;
                track_5_hwPt_V_read_3_reg_2510 <= ap_port_reg_track_5_hwPt_V_read;
                track_6_hwPt_V_read_3_reg_2501 <= ap_port_reg_track_6_hwPt_V_read;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))))) then
                ap_port_reg_calo_track_link_bit_50 <= calo_track_link_bit_50;
                ap_port_reg_calo_track_link_bit_51 <= calo_track_link_bit_51;
                ap_port_reg_calo_track_link_bit_52 <= calo_track_link_bit_52;
                ap_port_reg_calo_track_link_bit_53 <= calo_track_link_bit_53;
                ap_port_reg_calo_track_link_bit_54 <= calo_track_link_bit_54;
                ap_port_reg_calo_track_link_bit_55 <= calo_track_link_bit_55;
                ap_port_reg_isEle_1_read <= isEle_1_read;
                ap_port_reg_isEle_2_read <= isEle_2_read;
                ap_port_reg_isEle_3_read <= isEle_3_read;
                ap_port_reg_isEle_4_read <= isEle_4_read;
                ap_port_reg_isEle_5_read <= isEle_5_read;
                ap_port_reg_isEle_6_read <= isEle_6_read;
                ap_port_reg_isMu_1_read <= isMu_1_read;
                ap_port_reg_isMu_2_read <= isMu_2_read;
                ap_port_reg_isMu_3_read <= isMu_3_read;
                ap_port_reg_isMu_4_read <= isMu_4_read;
                ap_port_reg_isMu_5_read <= isMu_5_read;
                ap_port_reg_isMu_6_read <= isMu_6_read;
                ap_port_reg_tkerr2_1_read <= tkerr2_1_read;
                ap_port_reg_tkerr2_2_read <= tkerr2_2_read;
                ap_port_reg_tkerr2_3_read <= tkerr2_3_read;
                ap_port_reg_tkerr2_4_read <= tkerr2_4_read;
                ap_port_reg_tkerr2_5_read <= tkerr2_5_read;
                ap_port_reg_tkerr2_6_read <= tkerr2_6_read;
                ap_port_reg_track_1_hwPt_V_read <= track_1_hwPt_V_read;
                ap_port_reg_track_2_hwPt_V_read <= track_2_hwPt_V_read;
                ap_port_reg_track_3_hwPt_V_read <= track_3_hwPt_V_read;
                ap_port_reg_track_4_hwPt_V_read <= track_4_hwPt_V_read;
                ap_port_reg_track_5_hwPt_V_read <= track_5_hwPt_V_read;
                ap_port_reg_track_6_hwPt_V_read <= track_6_hwPt_V_read;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))))) then
                p_0_1_0_2_reg_2766 <= p_0_1_0_2_fu_1470_p3;
                p_0_1_0_4_reg_2906 <= p_0_1_0_4_fu_1790_p3;
                p_0_1_1_2_reg_2780 <= p_0_1_1_2_fu_1502_p3;
                p_0_1_1_4_reg_2920 <= p_0_1_1_4_fu_1822_p3;
                p_0_1_1_reg_2330 <= p_0_1_1_fu_368_p3;
                p_0_1_2_2_reg_2794 <= p_0_1_2_2_fu_1534_p3;
                p_0_1_2_4_reg_2934 <= p_0_1_2_4_fu_1854_p3;
                p_0_1_2_reg_2344 <= p_0_1_2_fu_398_p3;
                p_0_1_3_2_reg_2808 <= p_0_1_3_2_fu_1566_p3;
                p_0_1_3_4_reg_2948 <= p_0_1_3_4_fu_1886_p3;
                p_0_1_3_reg_2358 <= p_0_1_3_fu_428_p3;
                p_0_1_4_2_reg_2822 <= p_0_1_4_2_fu_1598_p3;
                p_0_1_4_4_reg_2962 <= p_0_1_4_4_fu_1918_p3;
                p_0_1_4_reg_2372 <= p_0_1_4_fu_458_p3;
                p_0_1_reg_2316 <= p_0_1_fu_338_p3;
                sumerr_1_0_2_reg_2773 <= sumerr_1_0_2_fu_1482_p3;
                sumerr_1_0_4_reg_2913 <= sumerr_1_0_4_fu_1802_p3;
                sumerr_1_1_2_reg_2787 <= sumerr_1_1_2_fu_1514_p3;
                sumerr_1_1_4_reg_2927 <= sumerr_1_1_4_fu_1834_p3;
                sumerr_1_1_reg_2337 <= sumerr_1_1_fu_376_p3;
                sumerr_1_2_2_reg_2801 <= sumerr_1_2_2_fu_1546_p3;
                sumerr_1_2_4_reg_2941 <= sumerr_1_2_4_fu_1866_p3;
                sumerr_1_2_reg_2351 <= sumerr_1_2_fu_406_p3;
                sumerr_1_3_2_reg_2815 <= sumerr_1_3_2_fu_1578_p3;
                sumerr_1_3_4_reg_2955 <= sumerr_1_3_4_fu_1898_p3;
                sumerr_1_3_reg_2365 <= sumerr_1_3_fu_436_p3;
                sumerr_1_4_2_reg_2829 <= sumerr_1_4_2_fu_1610_p3;
                sumerr_1_4_4_reg_2969 <= sumerr_1_4_4_fu_1930_p3;
                sumerr_1_4_reg_2379 <= sumerr_1_4_fu_466_p3;
                sumerr_1_reg_2323 <= sumerr_1_fu_346_p3;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_pipeline_idle_pp0)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                if ((not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))) and not((ap_const_logic_1 = ap_pipeline_idle_pp0)) and not(((ap_const_logic_0 = ap_start) and (ap_const_logic_0 = ap_enable_reg_pp0_iter1) and (ap_const_logic_0 = ap_enable_reg_pp0_iter2) and (ap_const_logic_0 = ap_enable_reg_pp0_iter3))))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                elsif ((not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_pipeline_idle_pp0))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_pp0_stage1 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "XX";
        end case;
    end process;
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0 downto 0);
    ap_CS_fsm_pp0_stage1 <= ap_CS_fsm(1 downto 1);

    ap_done_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter3)
    begin
        if ((((ap_const_logic_0 = ap_start) and (ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0)) or ((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_enable_reg_pp0_iter3)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_enable_reg_pp0_iter0_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0_preg)
    begin
        if ((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1)) then 
            ap_enable_reg_pp0_iter0 <= ap_start;
        else 
            ap_enable_reg_pp0_iter0 <= ap_enable_reg_pp0_iter0_preg;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3)
    begin
        if (((ap_const_logic_0 = ap_start) and (ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (ap_const_logic_0 = ap_enable_reg_pp0_iter0) and (ap_const_logic_0 = ap_enable_reg_pp0_iter1) and (ap_const_logic_0 = ap_enable_reg_pp0_iter2) and (ap_const_logic_0 = ap_enable_reg_pp0_iter3))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_pipeline_idle_pp0_assign_proc : process(ap_start, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_const_logic_0 = ap_start) and (ap_const_logic_0 = ap_enable_reg_pp0_iter0) and (ap_const_logic_0 = ap_enable_reg_pp0_iter1) and (ap_const_logic_0 = ap_enable_reg_pp0_iter2))) then 
            ap_pipeline_idle_pp0 <= ap_const_logic_1;
        else 
            ap_pipeline_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage1))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    ap_return_0 <= sumtk_0_V_write_ass_fu_2110_p3;
    ap_return_1 <= sumtk_1_V_write_ass_fu_2142_p3;
    ap_return_2 <= sumtk_2_V_write_ass_fu_2174_p3;
    ap_return_3 <= sumtk_3_V_write_ass_fu_2206_p3;
    ap_return_4 <= sumtk_4_V_write_ass_fu_2238_p3;
    ap_return_5 <= sumtkerr2_0_write_a_fu_2122_p3;
    ap_return_6 <= sumtkerr2_1_write_a_fu_2154_p3;
    ap_return_7 <= sumtkerr2_2_write_a_fu_2186_p3;
    ap_return_8 <= sumtkerr2_3_write_a_fu_2218_p3;
    ap_return_9 <= sumtkerr2_4_write_a_fu_2250_p3;
    brmerge10_fu_836_p0 <= (0=>ap_port_reg_isMu_5_read, others=>'-');
    brmerge10_fu_836_p2 <= (brmerge10_fu_836_p0 or p_Result_1_5_not_fu_830_p2);
    brmerge11_fu_862_p0 <= (0=>ap_port_reg_isMu_6_read, others=>'-');
    brmerge11_fu_862_p2 <= (brmerge11_fu_862_p0 or p_Result_1_6_not_fu_856_p2);
    brmerge12_fu_888_p0 <= (0=>ap_port_reg_isMu_1_read, others=>'-');
    brmerge12_fu_888_p2 <= (brmerge12_fu_888_p0 or p_Result_2_1_not_fu_882_p2);
    brmerge13_fu_952_p0 <= (0=>ap_port_reg_isMu_2_read, others=>'-');
    brmerge13_fu_952_p2 <= (brmerge13_fu_952_p0 or p_Result_2_2_not_fu_946_p2);
    brmerge14_fu_978_p0 <= (0=>ap_port_reg_isMu_3_read, others=>'-');
    brmerge14_fu_978_p2 <= (brmerge14_fu_978_p0 or p_Result_2_3_not_fu_972_p2);
    brmerge15_fu_1004_p0 <= (0=>ap_port_reg_isMu_4_read, others=>'-');
    brmerge15_fu_1004_p2 <= (brmerge15_fu_1004_p0 or p_Result_2_4_not_fu_998_p2);
    brmerge16_fu_1030_p0 <= (0=>ap_port_reg_isMu_5_read, others=>'-');
    brmerge16_fu_1030_p2 <= (brmerge16_fu_1030_p0 or p_Result_2_5_not_fu_1024_p2);
    brmerge17_fu_1056_p0 <= (0=>ap_port_reg_isMu_6_read, others=>'-');
    brmerge17_fu_1056_p2 <= (brmerge17_fu_1056_p0 or p_Result_2_6_not_fu_1050_p2);
    brmerge18_fu_1082_p0 <= (0=>ap_port_reg_isMu_1_read, others=>'-');
    brmerge18_fu_1082_p2 <= (brmerge18_fu_1082_p0 or p_Result_3_1_not_fu_1076_p2);
    brmerge19_fu_1146_p0 <= (0=>ap_port_reg_isMu_2_read, others=>'-');
    brmerge19_fu_1146_p2 <= (brmerge19_fu_1146_p0 or p_Result_3_2_not_fu_1140_p2);
    brmerge1_fu_550_p0 <= (0=>ap_port_reg_isMu_2_read, others=>'-');
    brmerge1_fu_550_p2 <= (brmerge1_fu_550_p0 or p_Result_0_2_not_fu_544_p2);
    brmerge20_fu_1172_p0 <= (0=>ap_port_reg_isMu_3_read, others=>'-');
    brmerge20_fu_1172_p2 <= (brmerge20_fu_1172_p0 or p_Result_3_3_not_fu_1166_p2);
    brmerge21_fu_1198_p0 <= (0=>ap_port_reg_isMu_4_read, others=>'-');
    brmerge21_fu_1198_p2 <= (brmerge21_fu_1198_p0 or p_Result_3_4_not_fu_1192_p2);
    brmerge22_fu_1224_p0 <= (0=>ap_port_reg_isMu_5_read, others=>'-');
    brmerge22_fu_1224_p2 <= (brmerge22_fu_1224_p0 or p_Result_3_5_not_fu_1218_p2);
    brmerge23_fu_1250_p0 <= (0=>ap_port_reg_isMu_6_read, others=>'-');
    brmerge23_fu_1250_p2 <= (brmerge23_fu_1250_p0 or p_Result_3_6_not_fu_1244_p2);
    brmerge24_fu_1276_p0 <= (0=>ap_port_reg_isMu_1_read, others=>'-');
    brmerge24_fu_1276_p2 <= (brmerge24_fu_1276_p0 or p_Result_4_1_not_fu_1270_p2);
    brmerge25_fu_1340_p0 <= (0=>ap_port_reg_isMu_2_read, others=>'-');
    brmerge25_fu_1340_p2 <= (brmerge25_fu_1340_p0 or p_Result_4_2_not_fu_1334_p2);
    brmerge26_fu_1366_p0 <= (0=>ap_port_reg_isMu_3_read, others=>'-');
    brmerge26_fu_1366_p2 <= (brmerge26_fu_1366_p0 or p_Result_4_3_not_fu_1360_p2);
    brmerge27_fu_1392_p0 <= (0=>ap_port_reg_isMu_4_read, others=>'-');
    brmerge27_fu_1392_p2 <= (brmerge27_fu_1392_p0 or p_Result_4_4_not_fu_1386_p2);
    brmerge28_fu_1418_p0 <= (0=>ap_port_reg_isMu_5_read, others=>'-');
    brmerge28_fu_1418_p2 <= (brmerge28_fu_1418_p0 or p_Result_4_5_not_fu_1412_p2);
    brmerge29_fu_1444_p0 <= (0=>ap_port_reg_isMu_6_read, others=>'-');
    brmerge29_fu_1444_p2 <= (brmerge29_fu_1444_p0 or p_Result_4_6_not_fu_1438_p2);
    brmerge2_fu_578_p0 <= (0=>ap_port_reg_isMu_3_read, others=>'-');
    brmerge2_fu_578_p2 <= (brmerge2_fu_578_p0 or p_Result_0_3_not_fu_572_p2);
    brmerge3_fu_606_p0 <= (0=>ap_port_reg_isMu_4_read, others=>'-');
    brmerge3_fu_606_p2 <= (brmerge3_fu_606_p0 or p_Result_0_4_not_fu_600_p2);
    brmerge4_fu_634_p0 <= (0=>ap_port_reg_isMu_5_read, others=>'-');
    brmerge4_fu_634_p2 <= (brmerge4_fu_634_p0 or p_Result_0_5_not_fu_628_p2);
    brmerge5_fu_662_p0 <= (0=>ap_port_reg_isMu_6_read, others=>'-');
    brmerge5_fu_662_p2 <= (brmerge5_fu_662_p0 or p_Result_0_6_not_fu_656_p2);
    brmerge6_fu_784_p0 <= (0=>ap_port_reg_isMu_3_read, others=>'-');
    brmerge6_fu_784_p2 <= (brmerge6_fu_784_p0 or p_Result_1_3_not_fu_778_p2);
    brmerge7_fu_810_p0 <= (0=>ap_port_reg_isMu_4_read, others=>'-');
    brmerge7_fu_810_p2 <= (brmerge7_fu_810_p0 or p_Result_1_4_not_fu_804_p2);
    brmerge8_fu_694_p0 <= (0=>ap_port_reg_isMu_1_read, others=>'-');
    brmerge8_fu_694_p2 <= (brmerge8_fu_694_p0 or p_Result_1_1_not_fu_688_p2);
    brmerge9_fu_758_p0 <= (0=>ap_port_reg_isMu_2_read, others=>'-');
    brmerge9_fu_758_p2 <= (brmerge9_fu_758_p0 or p_Result_1_2_not_fu_752_p2);
    brmerge_fu_484_p0 <= (0=>ap_port_reg_isMu_1_read, others=>'-');
    brmerge_fu_484_p2 <= (brmerge_fu_484_p0 or p_Result_0_1_not_fu_478_p2);
    p_0_1_0_1_fu_519_p3 <= 
        p_0_1_reg_2316 when (sel_tmp10_fu_513_p2(0) = '1') else 
        sel_tmp8_fu_500_p3;
    p_0_1_0_2_fu_1470_p3 <= 
        p_0_1_0_1_reg_2546 when (sel_tmp18_reg_2560(0) = '1') else 
        sel_tmp16_fu_1464_p3;
    p_0_1_0_3_fu_1630_p3 <= 
        p_0_1_0_2_reg_2766 when (sel_tmp26_reg_2566(0) = '1') else 
        sel_tmp24_fu_1624_p3;
    p_0_1_0_4_fu_1790_p3 <= 
        p_0_1_0_3_reg_2836 when (ap_pipeline_reg_pp0_iter1_sel_tmp34_reg_2572(0) = '1') else 
        sel_tmp32_fu_1784_p3;
    p_0_1_0_5_fu_1950_p3 <= 
        p_0_1_0_4_reg_2906 when (ap_pipeline_reg_pp0_iter1_sel_tmp42_reg_2578(0) = '1') else 
        sel_tmp40_fu_1944_p3;
    p_0_1_1_1_fu_723_p3 <= 
        p_0_1_1_reg_2330 when (sel_tmp66_fu_717_p2(0) = '1') else 
        sel_tmp64_fu_710_p3;
    p_0_1_1_2_fu_1502_p3 <= 
        p_0_1_1_1_reg_2590 when (sel_tmp74_reg_2604(0) = '1') else 
        sel_tmp72_fu_1496_p3;
    p_0_1_1_3_fu_1662_p3 <= 
        p_0_1_1_2_reg_2780 when (sel_tmp77_reg_2610(0) = '1') else 
        sel_tmp_fu_1656_p3;
    p_0_1_1_4_fu_1822_p3 <= 
        p_0_1_1_3_reg_2850 when (ap_pipeline_reg_pp0_iter1_sel_tmp80_reg_2616(0) = '1') else 
        sel_tmp79_fu_1816_p3;
    p_0_1_1_5_fu_1982_p3 <= 
        p_0_1_1_4_reg_2920 when (ap_pipeline_reg_pp0_iter1_sel_tmp83_reg_2622(0) = '1') else 
        sel_tmp82_fu_1976_p3;
    p_0_1_1_fu_368_p3 <= 
        p_read_fu_310_p3 when (sel_tmp58_fu_362_p2(0) = '1') else 
        ap_const_lv16_0;
    p_0_1_2_1_fu_917_p3 <= 
        p_0_1_2_reg_2344 when (sel_tmp90_fu_911_p2(0) = '1') else 
        sel_tmp89_fu_904_p3;
    p_0_1_2_2_fu_1534_p3 <= 
        p_0_1_2_1_reg_2634 when (sel_tmp93_reg_2648(0) = '1') else 
        sel_tmp92_fu_1528_p3;
    p_0_1_2_3_fu_1694_p3 <= 
        p_0_1_2_2_reg_2794 when (sel_tmp96_reg_2654(0) = '1') else 
        sel_tmp95_fu_1688_p3;
    p_0_1_2_4_fu_1854_p3 <= 
        p_0_1_2_3_reg_2864 when (ap_pipeline_reg_pp0_iter1_sel_tmp99_reg_2660(0) = '1') else 
        sel_tmp98_fu_1848_p3;
    p_0_1_2_5_fu_2014_p3 <= 
        p_0_1_2_4_reg_2934 when (ap_pipeline_reg_pp0_iter1_sel_tmp102_reg_2666(0) = '1') else 
        sel_tmp101_fu_2008_p3;
    p_0_1_2_fu_398_p3 <= 
        p_read_fu_310_p3 when (sel_tmp88_fu_392_p2(0) = '1') else 
        ap_const_lv16_0;
    p_0_1_3_1_fu_1111_p3 <= 
        p_0_1_3_reg_2358 when (sel_tmp109_fu_1105_p2(0) = '1') else 
        sel_tmp108_fu_1098_p3;
    p_0_1_3_2_fu_1566_p3 <= 
        p_0_1_3_1_reg_2678 when (sel_tmp112_reg_2692(0) = '1') else 
        sel_tmp111_fu_1560_p3;
    p_0_1_3_3_fu_1726_p3 <= 
        p_0_1_3_2_reg_2808 when (sel_tmp115_reg_2698(0) = '1') else 
        sel_tmp114_fu_1720_p3;
    p_0_1_3_4_fu_1886_p3 <= 
        p_0_1_3_3_reg_2878 when (ap_pipeline_reg_pp0_iter1_sel_tmp118_reg_2704(0) = '1') else 
        sel_tmp117_fu_1880_p3;
    p_0_1_3_5_fu_2046_p3 <= 
        p_0_1_3_4_reg_2948 when (ap_pipeline_reg_pp0_iter1_sel_tmp121_reg_2710(0) = '1') else 
        sel_tmp120_fu_2040_p3;
    p_0_1_3_fu_428_p3 <= 
        p_read_fu_310_p3 when (sel_tmp107_fu_422_p2(0) = '1') else 
        ap_const_lv16_0;
    p_0_1_4_1_fu_1305_p3 <= 
        p_0_1_4_reg_2372 when (sel_tmp128_fu_1299_p2(0) = '1') else 
        sel_tmp127_fu_1292_p3;
    p_0_1_4_2_fu_1598_p3 <= 
        p_0_1_4_1_reg_2722 when (sel_tmp131_reg_2736(0) = '1') else 
        sel_tmp130_fu_1592_p3;
    p_0_1_4_3_fu_1758_p3 <= 
        p_0_1_4_2_reg_2822 when (sel_tmp134_reg_2742(0) = '1') else 
        sel_tmp133_fu_1752_p3;
    p_0_1_4_4_fu_1918_p3 <= 
        p_0_1_4_3_reg_2892 when (ap_pipeline_reg_pp0_iter1_sel_tmp137_reg_2748(0) = '1') else 
        sel_tmp136_fu_1912_p3;
    p_0_1_4_5_fu_2078_p3 <= 
        p_0_1_4_4_reg_2962 when (ap_pipeline_reg_pp0_iter1_sel_tmp140_reg_2754(0) = '1') else 
        sel_tmp139_fu_2072_p3;
    p_0_1_4_fu_458_p3 <= 
        p_read_fu_310_p3 when (sel_tmp126_fu_452_p2(0) = '1') else 
        ap_const_lv16_0;
    p_0_1_fu_338_p3 <= 
        p_read_fu_310_p3 when (sel_tmp2_fu_332_p2(0) = '1') else 
        ap_const_lv16_0;
    p_Result_0_1_not_fu_478_p2 <= (tmp_70_fu_474_p1 xor ap_const_lv1_1);
    p_Result_0_2_not_fu_544_p2 <= (tmp_71_fu_540_p1 xor ap_const_lv1_1);
    p_Result_0_3_not_fu_572_p2 <= (tmp_72_fu_568_p1 xor ap_const_lv1_1);
    p_Result_0_4_not_fu_600_p2 <= (tmp_73_fu_596_p1 xor ap_const_lv1_1);
    p_Result_0_5_not_fu_628_p2 <= (tmp_74_fu_624_p1 xor ap_const_lv1_1);
    p_Result_0_6_not_fu_656_p2 <= (tmp_75_fu_652_p1 xor ap_const_lv1_1);
    p_Result_1_1_not_fu_688_p2 <= (tmp_77_fu_680_p3 xor ap_const_lv1_1);
    p_Result_1_2_not_fu_752_p2 <= (tmp_78_fu_744_p3 xor ap_const_lv1_1);
    p_Result_1_3_not_fu_778_p2 <= (tmp_79_fu_770_p3 xor ap_const_lv1_1);
    p_Result_1_4_not_fu_804_p2 <= (tmp_80_fu_796_p3 xor ap_const_lv1_1);
    p_Result_1_5_not_fu_830_p2 <= (tmp_81_fu_822_p3 xor ap_const_lv1_1);
    p_Result_1_6_not_fu_856_p2 <= (tmp_82_fu_848_p3 xor ap_const_lv1_1);
    p_Result_2_1_not_fu_882_p2 <= (tmp_84_fu_874_p3 xor ap_const_lv1_1);
    p_Result_2_2_not_fu_946_p2 <= (tmp_85_fu_938_p3 xor ap_const_lv1_1);
    p_Result_2_3_not_fu_972_p2 <= (tmp_86_fu_964_p3 xor ap_const_lv1_1);
    p_Result_2_4_not_fu_998_p2 <= (tmp_87_fu_990_p3 xor ap_const_lv1_1);
    p_Result_2_5_not_fu_1024_p2 <= (tmp_88_fu_1016_p3 xor ap_const_lv1_1);
    p_Result_2_6_not_fu_1050_p2 <= (tmp_89_fu_1042_p3 xor ap_const_lv1_1);
    p_Result_3_1_not_fu_1076_p2 <= (tmp_91_fu_1068_p3 xor ap_const_lv1_1);
    p_Result_3_2_not_fu_1140_p2 <= (tmp_92_fu_1132_p3 xor ap_const_lv1_1);
    p_Result_3_3_not_fu_1166_p2 <= (tmp_93_fu_1158_p3 xor ap_const_lv1_1);
    p_Result_3_4_not_fu_1192_p2 <= (tmp_94_fu_1184_p3 xor ap_const_lv1_1);
    p_Result_3_5_not_fu_1218_p2 <= (tmp_95_fu_1210_p3 xor ap_const_lv1_1);
    p_Result_3_6_not_fu_1244_p2 <= (tmp_96_fu_1236_p3 xor ap_const_lv1_1);
    p_Result_4_1_not_fu_1270_p2 <= (tmp_98_fu_1262_p3 xor ap_const_lv1_1);
    p_Result_4_2_not_fu_1334_p2 <= (tmp_99_fu_1326_p3 xor ap_const_lv1_1);
    p_Result_4_3_not_fu_1360_p2 <= (tmp_100_fu_1352_p3 xor ap_const_lv1_1);
    p_Result_4_4_not_fu_1386_p2 <= (tmp_101_fu_1378_p3 xor ap_const_lv1_1);
    p_Result_4_5_not_fu_1412_p2 <= (tmp_102_fu_1404_p3 xor ap_const_lv1_1);
    p_Result_4_6_not_fu_1438_p2 <= (tmp_103_fu_1430_p3 xor ap_const_lv1_1);
    p_read1_fu_318_p0 <= (0=>isMu_0_read, others=>'-');
    p_read1_fu_318_p3 <= 
        ap_const_lv32_0 when (p_read1_fu_318_p0(0) = '1') else 
        tkerr2_0_read;
    p_read_fu_310_p0 <= (0=>isMu_0_read, others=>'-');
    p_read_fu_310_p3 <= 
        ap_const_lv16_0 when (p_read_fu_310_p0(0) = '1') else 
        track_0_hwPt_V_read;
    sel_tmp100_fu_1860_p3 <= 
        sumerr_1_2_3_reg_2871 when (ap_pipeline_reg_pp0_iter1_isEle_4_read_2_reg_2459(0) = '1') else 
        sumerr_2_2_4_fu_1844_p2;
    sel_tmp101_fu_2008_p3 <= 
        p_0_1_2_4_reg_2934 when (ap_pipeline_reg_pp0_iter1_isEle_5_read_2_reg_2445(0) = '1') else 
        sum_V_2_5_fu_2000_p2;
    sel_tmp102_fu_1036_p2 <= (brmerge16_fu_1030_p2 and sel_tmp41_fu_640_p2);
    sel_tmp103_fu_2020_p3 <= 
        sumerr_1_2_4_reg_2941 when (ap_pipeline_reg_pp0_iter1_isEle_5_read_2_reg_2445(0) = '1') else 
        sumerr_2_2_5_fu_2004_p2;
    sel_tmp104_fu_2168_p3 <= 
        p_0_1_2_5_reg_3004 when (ap_pipeline_reg_pp0_iter2_isEle_6_read_2_reg_2431(0) = '1') else 
        sum_V_2_6_fu_2160_p2;
    sel_tmp105_fu_1062_p2 <= (brmerge17_fu_1056_p2 and sel_tmp49_fu_668_p2);
    sel_tmp106_fu_2180_p3 <= 
        sumerr_1_2_5_reg_3011 when (ap_pipeline_reg_pp0_iter2_isEle_6_read_2_reg_2431(0) = '1') else 
        sumerr_2_2_6_fu_2164_p2;
    sel_tmp107_fu_422_p2 <= (tmp_90_fu_414_p3 and sel_tmp1_fu_326_p2);
    sel_tmp108_fu_1098_p0 <= (0=>ap_port_reg_isEle_1_read, others=>'-');
    sel_tmp108_fu_1098_p3 <= 
        p_0_1_3_reg_2358 when (sel_tmp108_fu_1098_p0(0) = '1') else 
        sum_V_3_1_fu_1088_p2;
    sel_tmp109_fu_1105_p2 <= (brmerge18_fu_1082_p2 and sel_tmp9_fu_507_p2);
    sel_tmp10_fu_513_p2 <= (brmerge_fu_484_p2 and sel_tmp9_fu_507_p2);
    sel_tmp110_fu_1118_p0 <= (0=>ap_port_reg_isEle_1_read, others=>'-');
    sel_tmp110_fu_1118_p3 <= 
        sumerr_1_3_reg_2365 when (sel_tmp110_fu_1118_p0(0) = '1') else 
        sumerr_2_3_1_fu_1093_p2;
    sel_tmp111_fu_1560_p3 <= 
        p_0_1_3_1_reg_2678 when (isEle_2_read_2_reg_2487(0) = '1') else 
        sum_V_3_2_fu_1552_p2;
    sel_tmp112_fu_1152_p2 <= (brmerge19_fu_1146_p2 and sel_tmp17_fu_556_p2);
    sel_tmp113_fu_1572_p3 <= 
        sumerr_1_3_1_reg_2685 when (isEle_2_read_2_reg_2487(0) = '1') else 
        sumerr_2_3_2_fu_1556_p2;
    sel_tmp114_fu_1720_p3 <= 
        p_0_1_3_2_reg_2808 when (isEle_3_read11_reg_2473(0) = '1') else 
        sum_V_3_3_fu_1712_p2;
    sel_tmp115_fu_1178_p2 <= (brmerge20_fu_1172_p2 and sel_tmp25_fu_584_p2);
    sel_tmp116_fu_1732_p3 <= 
        sumerr_1_3_2_reg_2815 when (isEle_3_read11_reg_2473(0) = '1') else 
        sumerr_2_3_3_fu_1716_p2;
    sel_tmp117_fu_1880_p3 <= 
        p_0_1_3_3_reg_2878 when (ap_pipeline_reg_pp0_iter1_isEle_4_read_2_reg_2459(0) = '1') else 
        sum_V_3_4_fu_1872_p2;
    sel_tmp118_fu_1204_p2 <= (brmerge21_fu_1198_p2 and sel_tmp33_fu_612_p2);
    sel_tmp119_fu_1892_p3 <= 
        sumerr_1_3_3_reg_2885 when (ap_pipeline_reg_pp0_iter1_isEle_4_read_2_reg_2459(0) = '1') else 
        sumerr_2_3_4_fu_1876_p2;
    sel_tmp120_fu_2040_p3 <= 
        p_0_1_3_4_reg_2948 when (ap_pipeline_reg_pp0_iter1_isEle_5_read_2_reg_2445(0) = '1') else 
        sum_V_3_5_fu_2032_p2;
    sel_tmp121_fu_1230_p2 <= (brmerge22_fu_1224_p2 and sel_tmp41_fu_640_p2);
    sel_tmp122_fu_2052_p3 <= 
        sumerr_1_3_4_reg_2955 when (ap_pipeline_reg_pp0_iter1_isEle_5_read_2_reg_2445(0) = '1') else 
        sumerr_2_3_5_fu_2036_p2;
    sel_tmp123_fu_2200_p3 <= 
        p_0_1_3_5_reg_3018 when (ap_pipeline_reg_pp0_iter2_isEle_6_read_2_reg_2431(0) = '1') else 
        sum_V_3_6_fu_2192_p2;
    sel_tmp124_fu_1256_p2 <= (brmerge23_fu_1250_p2 and sel_tmp49_fu_668_p2);
    sel_tmp125_fu_2212_p3 <= 
        sumerr_1_3_5_reg_3025 when (ap_pipeline_reg_pp0_iter2_isEle_6_read_2_reg_2431(0) = '1') else 
        sumerr_2_3_6_fu_2196_p2;
    sel_tmp126_fu_452_p2 <= (tmp_97_fu_444_p3 and sel_tmp1_fu_326_p2);
    sel_tmp127_fu_1292_p0 <= (0=>ap_port_reg_isEle_1_read, others=>'-');
    sel_tmp127_fu_1292_p3 <= 
        p_0_1_4_reg_2372 when (sel_tmp127_fu_1292_p0(0) = '1') else 
        sum_V_4_1_fu_1282_p2;
    sel_tmp128_fu_1299_p2 <= (brmerge24_fu_1276_p2 and sel_tmp9_fu_507_p2);
    sel_tmp129_fu_1312_p0 <= (0=>ap_port_reg_isEle_1_read, others=>'-');
    sel_tmp129_fu_1312_p3 <= 
        sumerr_1_4_reg_2379 when (sel_tmp129_fu_1312_p0(0) = '1') else 
        sumerr_2_4_1_fu_1287_p2;
    sel_tmp12_fu_526_p0 <= (0=>ap_port_reg_isEle_1_read, others=>'-');
    sel_tmp12_fu_526_p3 <= 
        sumerr_1_reg_2323 when (sel_tmp12_fu_526_p0(0) = '1') else 
        sumerr_2_0_1_fu_495_p2;
    sel_tmp130_fu_1592_p3 <= 
        p_0_1_4_1_reg_2722 when (isEle_2_read_2_reg_2487(0) = '1') else 
        sum_V_4_2_fu_1584_p2;
    sel_tmp131_fu_1346_p2 <= (brmerge25_fu_1340_p2 and sel_tmp17_fu_556_p2);
    sel_tmp132_fu_1604_p3 <= 
        sumerr_1_4_1_reg_2729 when (isEle_2_read_2_reg_2487(0) = '1') else 
        sumerr_2_4_2_fu_1588_p2;
    sel_tmp133_fu_1752_p3 <= 
        p_0_1_4_2_reg_2822 when (isEle_3_read11_reg_2473(0) = '1') else 
        sum_V_4_3_fu_1744_p2;
    sel_tmp134_fu_1372_p2 <= (brmerge26_fu_1366_p2 and sel_tmp25_fu_584_p2);
    sel_tmp135_fu_1764_p3 <= 
        sumerr_1_4_2_reg_2829 when (isEle_3_read11_reg_2473(0) = '1') else 
        sumerr_2_4_3_fu_1748_p2;
    sel_tmp136_fu_1912_p3 <= 
        p_0_1_4_3_reg_2892 when (ap_pipeline_reg_pp0_iter1_isEle_4_read_2_reg_2459(0) = '1') else 
        sum_V_4_4_fu_1904_p2;
    sel_tmp137_fu_1398_p2 <= (brmerge27_fu_1392_p2 and sel_tmp33_fu_612_p2);
    sel_tmp138_fu_1924_p3 <= 
        sumerr_1_4_3_reg_2899 when (ap_pipeline_reg_pp0_iter1_isEle_4_read_2_reg_2459(0) = '1') else 
        sumerr_2_4_4_fu_1908_p2;
    sel_tmp139_fu_2072_p3 <= 
        p_0_1_4_4_reg_2962 when (ap_pipeline_reg_pp0_iter1_isEle_5_read_2_reg_2445(0) = '1') else 
        sum_V_4_5_fu_2064_p2;
    sel_tmp140_fu_1424_p2 <= (brmerge28_fu_1418_p2 and sel_tmp41_fu_640_p2);
    sel_tmp141_fu_2084_p3 <= 
        sumerr_1_4_4_reg_2969 when (ap_pipeline_reg_pp0_iter1_isEle_5_read_2_reg_2445(0) = '1') else 
        sumerr_2_4_5_fu_2068_p2;
    sel_tmp142_fu_2232_p3 <= 
        p_0_1_4_5_reg_3032 when (ap_pipeline_reg_pp0_iter2_isEle_6_read_2_reg_2431(0) = '1') else 
        sum_V_4_6_fu_2224_p2;
    sel_tmp143_fu_1450_p2 <= (brmerge29_fu_1444_p2 and sel_tmp49_fu_668_p2);
    sel_tmp144_fu_2244_p3 <= 
        sumerr_1_4_5_reg_3039 when (ap_pipeline_reg_pp0_iter2_isEle_6_read_2_reg_2431(0) = '1') else 
        sumerr_2_4_6_fu_2228_p2;
    sel_tmp16_fu_1464_p3 <= 
        p_0_1_0_1_reg_2546 when (isEle_2_read_2_reg_2487(0) = '1') else 
        sum_V_0_2_fu_1456_p2;
    sel_tmp17_fu_556_p0 <= (0=>ap_port_reg_isEle_2_read, others=>'-');
    sel_tmp17_fu_556_p2 <= (sel_tmp17_fu_556_p0 xor ap_const_lv1_1);
    sel_tmp18_fu_562_p2 <= (brmerge1_fu_550_p2 and sel_tmp17_fu_556_p2);
    sel_tmp1_fu_326_p0 <= (0=>isEle_0_read, others=>'-');
    sel_tmp1_fu_326_p2 <= (sel_tmp1_fu_326_p0 xor ap_const_lv1_1);
    sel_tmp20_fu_1476_p3 <= 
        sumerr_1_0_1_reg_2553 when (isEle_2_read_2_reg_2487(0) = '1') else 
        sumerr_2_0_2_fu_1460_p2;
    sel_tmp24_fu_1624_p3 <= 
        p_0_1_0_2_reg_2766 when (isEle_3_read11_reg_2473(0) = '1') else 
        sum_V_0_3_fu_1616_p2;
    sel_tmp25_fu_584_p0 <= (0=>ap_port_reg_isEle_3_read, others=>'-');
    sel_tmp25_fu_584_p2 <= (sel_tmp25_fu_584_p0 xor ap_const_lv1_1);
    sel_tmp26_fu_590_p2 <= (brmerge2_fu_578_p2 and sel_tmp25_fu_584_p2);
    sel_tmp28_fu_1636_p3 <= 
        sumerr_1_0_2_reg_2773 when (isEle_3_read11_reg_2473(0) = '1') else 
        sumerr_2_0_3_fu_1620_p2;
    sel_tmp2_fu_332_p2 <= (tmp_fu_306_p1 and sel_tmp1_fu_326_p2);
    sel_tmp32_fu_1784_p3 <= 
        p_0_1_0_3_reg_2836 when (ap_pipeline_reg_pp0_iter1_isEle_4_read_2_reg_2459(0) = '1') else 
        sum_V_0_4_fu_1776_p2;
    sel_tmp33_fu_612_p0 <= (0=>ap_port_reg_isEle_4_read, others=>'-');
    sel_tmp33_fu_612_p2 <= (sel_tmp33_fu_612_p0 xor ap_const_lv1_1);
    sel_tmp34_fu_618_p2 <= (brmerge3_fu_606_p2 and sel_tmp33_fu_612_p2);
    sel_tmp36_fu_1796_p3 <= 
        sumerr_1_0_3_reg_2843 when (ap_pipeline_reg_pp0_iter1_isEle_4_read_2_reg_2459(0) = '1') else 
        sumerr_2_0_4_fu_1780_p2;
    sel_tmp40_fu_1944_p3 <= 
        p_0_1_0_4_reg_2906 when (ap_pipeline_reg_pp0_iter1_isEle_5_read_2_reg_2445(0) = '1') else 
        sum_V_0_5_fu_1936_p2;
    sel_tmp41_fu_640_p0 <= (0=>ap_port_reg_isEle_5_read, others=>'-');
    sel_tmp41_fu_640_p2 <= (sel_tmp41_fu_640_p0 xor ap_const_lv1_1);
    sel_tmp42_fu_646_p2 <= (brmerge4_fu_634_p2 and sel_tmp41_fu_640_p2);
    sel_tmp44_fu_1956_p3 <= 
        sumerr_1_0_4_reg_2913 when (ap_pipeline_reg_pp0_iter1_isEle_5_read_2_reg_2445(0) = '1') else 
        sumerr_2_0_5_fu_1940_p2;
    sel_tmp48_fu_2104_p3 <= 
        p_0_1_0_5_reg_2976 when (ap_pipeline_reg_pp0_iter2_isEle_6_read_2_reg_2431(0) = '1') else 
        sum_V_0_6_fu_2096_p2;
    sel_tmp49_fu_668_p0 <= (0=>ap_port_reg_isEle_6_read, others=>'-');
    sel_tmp49_fu_668_p2 <= (sel_tmp49_fu_668_p0 xor ap_const_lv1_1);
    sel_tmp50_fu_674_p2 <= (brmerge5_fu_662_p2 and sel_tmp49_fu_668_p2);
    sel_tmp52_fu_2116_p3 <= 
        sumerr_1_0_5_reg_2983 when (ap_pipeline_reg_pp0_iter2_isEle_6_read_2_reg_2431(0) = '1') else 
        sumerr_2_0_6_fu_2100_p2;
    sel_tmp58_fu_362_p2 <= (tmp_76_fu_354_p3 and sel_tmp1_fu_326_p2);
    sel_tmp64_fu_710_p0 <= (0=>ap_port_reg_isEle_1_read, others=>'-');
    sel_tmp64_fu_710_p3 <= 
        p_0_1_1_reg_2330 when (sel_tmp64_fu_710_p0(0) = '1') else 
        sum_V_1_1_fu_700_p2;
    sel_tmp66_fu_717_p2 <= (brmerge8_fu_694_p2 and sel_tmp9_fu_507_p2);
    sel_tmp68_fu_730_p0 <= (0=>ap_port_reg_isEle_1_read, others=>'-');
    sel_tmp68_fu_730_p3 <= 
        sumerr_1_1_reg_2337 when (sel_tmp68_fu_730_p0(0) = '1') else 
        sumerr_2_1_1_fu_705_p2;
    sel_tmp72_fu_1496_p3 <= 
        p_0_1_1_1_reg_2590 when (isEle_2_read_2_reg_2487(0) = '1') else 
        sum_V_1_2_fu_1488_p2;
    sel_tmp74_fu_764_p2 <= (brmerge9_fu_758_p2 and sel_tmp17_fu_556_p2);
    sel_tmp76_fu_1508_p3 <= 
        sumerr_1_1_1_reg_2597 when (isEle_2_read_2_reg_2487(0) = '1') else 
        sumerr_2_1_2_fu_1492_p2;
    sel_tmp77_fu_790_p2 <= (brmerge6_fu_784_p2 and sel_tmp25_fu_584_p2);
    sel_tmp78_fu_1668_p3 <= 
        sumerr_1_1_2_reg_2787 when (isEle_3_read11_reg_2473(0) = '1') else 
        sumerr_2_1_3_fu_1652_p2;
    sel_tmp79_fu_1816_p3 <= 
        p_0_1_1_3_reg_2850 when (ap_pipeline_reg_pp0_iter1_isEle_4_read_2_reg_2459(0) = '1') else 
        sum_V_1_4_fu_1808_p2;
    sel_tmp80_fu_816_p2 <= (brmerge7_fu_810_p2 and sel_tmp33_fu_612_p2);
    sel_tmp81_fu_1828_p3 <= 
        sumerr_1_1_3_reg_2857 when (ap_pipeline_reg_pp0_iter1_isEle_4_read_2_reg_2459(0) = '1') else 
        sumerr_2_1_4_fu_1812_p2;
    sel_tmp82_fu_1976_p3 <= 
        p_0_1_1_4_reg_2920 when (ap_pipeline_reg_pp0_iter1_isEle_5_read_2_reg_2445(0) = '1') else 
        sum_V_1_5_fu_1968_p2;
    sel_tmp83_fu_842_p2 <= (brmerge10_fu_836_p2 and sel_tmp41_fu_640_p2);
    sel_tmp84_fu_1988_p3 <= 
        sumerr_1_1_4_reg_2927 when (ap_pipeline_reg_pp0_iter1_isEle_5_read_2_reg_2445(0) = '1') else 
        sumerr_2_1_5_fu_1972_p2;
    sel_tmp85_fu_2136_p3 <= 
        p_0_1_1_5_reg_2990 when (ap_pipeline_reg_pp0_iter2_isEle_6_read_2_reg_2431(0) = '1') else 
        sum_V_1_6_fu_2128_p2;
    sel_tmp86_fu_868_p2 <= (brmerge11_fu_862_p2 and sel_tmp49_fu_668_p2);
    sel_tmp87_fu_2148_p3 <= 
        sumerr_1_1_5_reg_2997 when (ap_pipeline_reg_pp0_iter2_isEle_6_read_2_reg_2431(0) = '1') else 
        sumerr_2_1_6_fu_2132_p2;
    sel_tmp88_fu_392_p2 <= (tmp_83_fu_384_p3 and sel_tmp1_fu_326_p2);
    sel_tmp89_fu_904_p0 <= (0=>ap_port_reg_isEle_1_read, others=>'-');
    sel_tmp89_fu_904_p3 <= 
        p_0_1_2_reg_2344 when (sel_tmp89_fu_904_p0(0) = '1') else 
        sum_V_2_1_fu_894_p2;
    sel_tmp8_fu_500_p0 <= (0=>ap_port_reg_isEle_1_read, others=>'-');
    sel_tmp8_fu_500_p3 <= 
        p_0_1_reg_2316 when (sel_tmp8_fu_500_p0(0) = '1') else 
        sum_V_0_1_fu_490_p2;
    sel_tmp90_fu_911_p2 <= (brmerge12_fu_888_p2 and sel_tmp9_fu_507_p2);
    sel_tmp91_fu_924_p0 <= (0=>ap_port_reg_isEle_1_read, others=>'-');
    sel_tmp91_fu_924_p3 <= 
        sumerr_1_2_reg_2351 when (sel_tmp91_fu_924_p0(0) = '1') else 
        sumerr_2_2_1_fu_899_p2;
    sel_tmp92_fu_1528_p3 <= 
        p_0_1_2_1_reg_2634 when (isEle_2_read_2_reg_2487(0) = '1') else 
        sum_V_2_2_fu_1520_p2;
    sel_tmp93_fu_958_p2 <= (brmerge13_fu_952_p2 and sel_tmp17_fu_556_p2);
    sel_tmp94_fu_1540_p3 <= 
        sumerr_1_2_1_reg_2641 when (isEle_2_read_2_reg_2487(0) = '1') else 
        sumerr_2_2_2_fu_1524_p2;
    sel_tmp95_fu_1688_p3 <= 
        p_0_1_2_2_reg_2794 when (isEle_3_read11_reg_2473(0) = '1') else 
        sum_V_2_3_fu_1680_p2;
    sel_tmp96_fu_984_p2 <= (brmerge14_fu_978_p2 and sel_tmp25_fu_584_p2);
    sel_tmp97_fu_1700_p3 <= 
        sumerr_1_2_2_reg_2801 when (isEle_3_read11_reg_2473(0) = '1') else 
        sumerr_2_2_3_fu_1684_p2;
    sel_tmp98_fu_1848_p3 <= 
        p_0_1_2_3_reg_2864 when (ap_pipeline_reg_pp0_iter1_isEle_4_read_2_reg_2459(0) = '1') else 
        sum_V_2_4_fu_1840_p2;
    sel_tmp99_fu_1010_p2 <= (brmerge15_fu_1004_p2 and sel_tmp33_fu_612_p2);
    sel_tmp9_fu_507_p0 <= (0=>ap_port_reg_isEle_1_read, others=>'-');
    sel_tmp9_fu_507_p2 <= (sel_tmp9_fu_507_p0 xor ap_const_lv1_1);
    sel_tmp_fu_1656_p3 <= 
        p_0_1_1_2_reg_2780 when (isEle_3_read11_reg_2473(0) = '1') else 
        sum_V_1_3_fu_1648_p2;
    sum_V_0_1_fu_490_p2 <= std_logic_vector(unsigned(ap_port_reg_track_1_hwPt_V_read) + unsigned(p_0_1_reg_2316));
    sum_V_0_2_fu_1456_p2 <= std_logic_vector(unsigned(track_2_hwPt_V_read_3_reg_2537) + unsigned(p_0_1_0_1_reg_2546));
    sum_V_0_3_fu_1616_p2 <= std_logic_vector(unsigned(track_3_hwPt_V_read_3_reg_2528) + unsigned(p_0_1_0_2_reg_2766));
    sum_V_0_4_fu_1776_p2 <= std_logic_vector(unsigned(ap_pipeline_reg_pp0_iter1_track_4_hwPt_V_read_3_reg_2519) + unsigned(p_0_1_0_3_reg_2836));
    sum_V_0_5_fu_1936_p2 <= std_logic_vector(unsigned(ap_pipeline_reg_pp0_iter1_track_5_hwPt_V_read_3_reg_2510) + unsigned(p_0_1_0_4_reg_2906));
    sum_V_0_6_fu_2096_p2 <= std_logic_vector(unsigned(ap_pipeline_reg_pp0_iter2_track_6_hwPt_V_read_3_reg_2501) + unsigned(p_0_1_0_5_reg_2976));
    sum_V_1_1_fu_700_p2 <= std_logic_vector(unsigned(ap_port_reg_track_1_hwPt_V_read) + unsigned(p_0_1_1_reg_2330));
    sum_V_1_2_fu_1488_p2 <= std_logic_vector(unsigned(track_2_hwPt_V_read_3_reg_2537) + unsigned(p_0_1_1_1_reg_2590));
    sum_V_1_3_fu_1648_p2 <= std_logic_vector(unsigned(track_3_hwPt_V_read_3_reg_2528) + unsigned(p_0_1_1_2_reg_2780));
    sum_V_1_4_fu_1808_p2 <= std_logic_vector(unsigned(ap_pipeline_reg_pp0_iter1_track_4_hwPt_V_read_3_reg_2519) + unsigned(p_0_1_1_3_reg_2850));
    sum_V_1_5_fu_1968_p2 <= std_logic_vector(unsigned(ap_pipeline_reg_pp0_iter1_track_5_hwPt_V_read_3_reg_2510) + unsigned(p_0_1_1_4_reg_2920));
    sum_V_1_6_fu_2128_p2 <= std_logic_vector(unsigned(ap_pipeline_reg_pp0_iter2_track_6_hwPt_V_read_3_reg_2501) + unsigned(p_0_1_1_5_reg_2990));
    sum_V_2_1_fu_894_p2 <= std_logic_vector(unsigned(ap_port_reg_track_1_hwPt_V_read) + unsigned(p_0_1_2_reg_2344));
    sum_V_2_2_fu_1520_p2 <= std_logic_vector(unsigned(track_2_hwPt_V_read_3_reg_2537) + unsigned(p_0_1_2_1_reg_2634));
    sum_V_2_3_fu_1680_p2 <= std_logic_vector(unsigned(track_3_hwPt_V_read_3_reg_2528) + unsigned(p_0_1_2_2_reg_2794));
    sum_V_2_4_fu_1840_p2 <= std_logic_vector(unsigned(ap_pipeline_reg_pp0_iter1_track_4_hwPt_V_read_3_reg_2519) + unsigned(p_0_1_2_3_reg_2864));
    sum_V_2_5_fu_2000_p2 <= std_logic_vector(unsigned(ap_pipeline_reg_pp0_iter1_track_5_hwPt_V_read_3_reg_2510) + unsigned(p_0_1_2_4_reg_2934));
    sum_V_2_6_fu_2160_p2 <= std_logic_vector(unsigned(ap_pipeline_reg_pp0_iter2_track_6_hwPt_V_read_3_reg_2501) + unsigned(p_0_1_2_5_reg_3004));
    sum_V_3_1_fu_1088_p2 <= std_logic_vector(unsigned(ap_port_reg_track_1_hwPt_V_read) + unsigned(p_0_1_3_reg_2358));
    sum_V_3_2_fu_1552_p2 <= std_logic_vector(unsigned(track_2_hwPt_V_read_3_reg_2537) + unsigned(p_0_1_3_1_reg_2678));
    sum_V_3_3_fu_1712_p2 <= std_logic_vector(unsigned(track_3_hwPt_V_read_3_reg_2528) + unsigned(p_0_1_3_2_reg_2808));
    sum_V_3_4_fu_1872_p2 <= std_logic_vector(unsigned(ap_pipeline_reg_pp0_iter1_track_4_hwPt_V_read_3_reg_2519) + unsigned(p_0_1_3_3_reg_2878));
    sum_V_3_5_fu_2032_p2 <= std_logic_vector(unsigned(ap_pipeline_reg_pp0_iter1_track_5_hwPt_V_read_3_reg_2510) + unsigned(p_0_1_3_4_reg_2948));
    sum_V_3_6_fu_2192_p2 <= std_logic_vector(unsigned(ap_pipeline_reg_pp0_iter2_track_6_hwPt_V_read_3_reg_2501) + unsigned(p_0_1_3_5_reg_3018));
    sum_V_4_1_fu_1282_p2 <= std_logic_vector(unsigned(ap_port_reg_track_1_hwPt_V_read) + unsigned(p_0_1_4_reg_2372));
    sum_V_4_2_fu_1584_p2 <= std_logic_vector(unsigned(track_2_hwPt_V_read_3_reg_2537) + unsigned(p_0_1_4_1_reg_2722));
    sum_V_4_3_fu_1744_p2 <= std_logic_vector(unsigned(track_3_hwPt_V_read_3_reg_2528) + unsigned(p_0_1_4_2_reg_2822));
    sum_V_4_4_fu_1904_p2 <= std_logic_vector(unsigned(ap_pipeline_reg_pp0_iter1_track_4_hwPt_V_read_3_reg_2519) + unsigned(p_0_1_4_3_reg_2892));
    sum_V_4_5_fu_2064_p2 <= std_logic_vector(unsigned(ap_pipeline_reg_pp0_iter1_track_5_hwPt_V_read_3_reg_2510) + unsigned(p_0_1_4_4_reg_2962));
    sum_V_4_6_fu_2224_p2 <= std_logic_vector(unsigned(ap_pipeline_reg_pp0_iter2_track_6_hwPt_V_read_3_reg_2501) + unsigned(p_0_1_4_5_reg_3032));
    sumerr_1_0_1_fu_533_p3 <= 
        sumerr_1_reg_2323 when (sel_tmp10_fu_513_p2(0) = '1') else 
        sel_tmp12_fu_526_p3;
    sumerr_1_0_2_fu_1482_p3 <= 
        sumerr_1_0_1_reg_2553 when (sel_tmp18_reg_2560(0) = '1') else 
        sel_tmp20_fu_1476_p3;
    sumerr_1_0_3_fu_1642_p3 <= 
        sumerr_1_0_2_reg_2773 when (sel_tmp26_reg_2566(0) = '1') else 
        sel_tmp28_fu_1636_p3;
    sumerr_1_0_4_fu_1802_p3 <= 
        sumerr_1_0_3_reg_2843 when (ap_pipeline_reg_pp0_iter1_sel_tmp34_reg_2572(0) = '1') else 
        sel_tmp36_fu_1796_p3;
    sumerr_1_0_5_fu_1962_p3 <= 
        sumerr_1_0_4_reg_2913 when (ap_pipeline_reg_pp0_iter1_sel_tmp42_reg_2578(0) = '1') else 
        sel_tmp44_fu_1956_p3;
    sumerr_1_1_1_fu_737_p3 <= 
        sumerr_1_1_reg_2337 when (sel_tmp66_fu_717_p2(0) = '1') else 
        sel_tmp68_fu_730_p3;
    sumerr_1_1_2_fu_1514_p3 <= 
        sumerr_1_1_1_reg_2597 when (sel_tmp74_reg_2604(0) = '1') else 
        sel_tmp76_fu_1508_p3;
    sumerr_1_1_3_fu_1674_p3 <= 
        sumerr_1_1_2_reg_2787 when (sel_tmp77_reg_2610(0) = '1') else 
        sel_tmp78_fu_1668_p3;
    sumerr_1_1_4_fu_1834_p3 <= 
        sumerr_1_1_3_reg_2857 when (ap_pipeline_reg_pp0_iter1_sel_tmp80_reg_2616(0) = '1') else 
        sel_tmp81_fu_1828_p3;
    sumerr_1_1_5_fu_1994_p3 <= 
        sumerr_1_1_4_reg_2927 when (ap_pipeline_reg_pp0_iter1_sel_tmp83_reg_2622(0) = '1') else 
        sel_tmp84_fu_1988_p3;
    sumerr_1_1_fu_376_p3 <= 
        p_read1_fu_318_p3 when (sel_tmp58_fu_362_p2(0) = '1') else 
        ap_const_lv32_0;
    sumerr_1_2_1_fu_931_p3 <= 
        sumerr_1_2_reg_2351 when (sel_tmp90_fu_911_p2(0) = '1') else 
        sel_tmp91_fu_924_p3;
    sumerr_1_2_2_fu_1546_p3 <= 
        sumerr_1_2_1_reg_2641 when (sel_tmp93_reg_2648(0) = '1') else 
        sel_tmp94_fu_1540_p3;
    sumerr_1_2_3_fu_1706_p3 <= 
        sumerr_1_2_2_reg_2801 when (sel_tmp96_reg_2654(0) = '1') else 
        sel_tmp97_fu_1700_p3;
    sumerr_1_2_4_fu_1866_p3 <= 
        sumerr_1_2_3_reg_2871 when (ap_pipeline_reg_pp0_iter1_sel_tmp99_reg_2660(0) = '1') else 
        sel_tmp100_fu_1860_p3;
    sumerr_1_2_5_fu_2026_p3 <= 
        sumerr_1_2_4_reg_2941 when (ap_pipeline_reg_pp0_iter1_sel_tmp102_reg_2666(0) = '1') else 
        sel_tmp103_fu_2020_p3;
    sumerr_1_2_fu_406_p3 <= 
        p_read1_fu_318_p3 when (sel_tmp88_fu_392_p2(0) = '1') else 
        ap_const_lv32_0;
    sumerr_1_3_1_fu_1125_p3 <= 
        sumerr_1_3_reg_2365 when (sel_tmp109_fu_1105_p2(0) = '1') else 
        sel_tmp110_fu_1118_p3;
    sumerr_1_3_2_fu_1578_p3 <= 
        sumerr_1_3_1_reg_2685 when (sel_tmp112_reg_2692(0) = '1') else 
        sel_tmp113_fu_1572_p3;
    sumerr_1_3_3_fu_1738_p3 <= 
        sumerr_1_3_2_reg_2815 when (sel_tmp115_reg_2698(0) = '1') else 
        sel_tmp116_fu_1732_p3;
    sumerr_1_3_4_fu_1898_p3 <= 
        sumerr_1_3_3_reg_2885 when (ap_pipeline_reg_pp0_iter1_sel_tmp118_reg_2704(0) = '1') else 
        sel_tmp119_fu_1892_p3;
    sumerr_1_3_5_fu_2058_p3 <= 
        sumerr_1_3_4_reg_2955 when (ap_pipeline_reg_pp0_iter1_sel_tmp121_reg_2710(0) = '1') else 
        sel_tmp122_fu_2052_p3;
    sumerr_1_3_fu_436_p3 <= 
        p_read1_fu_318_p3 when (sel_tmp107_fu_422_p2(0) = '1') else 
        ap_const_lv32_0;
    sumerr_1_4_1_fu_1319_p3 <= 
        sumerr_1_4_reg_2379 when (sel_tmp128_fu_1299_p2(0) = '1') else 
        sel_tmp129_fu_1312_p3;
    sumerr_1_4_2_fu_1610_p3 <= 
        sumerr_1_4_1_reg_2729 when (sel_tmp131_reg_2736(0) = '1') else 
        sel_tmp132_fu_1604_p3;
    sumerr_1_4_3_fu_1770_p3 <= 
        sumerr_1_4_2_reg_2829 when (sel_tmp134_reg_2742(0) = '1') else 
        sel_tmp135_fu_1764_p3;
    sumerr_1_4_4_fu_1930_p3 <= 
        sumerr_1_4_3_reg_2899 when (ap_pipeline_reg_pp0_iter1_sel_tmp137_reg_2748(0) = '1') else 
        sel_tmp138_fu_1924_p3;
    sumerr_1_4_5_fu_2090_p3 <= 
        sumerr_1_4_4_reg_2969 when (ap_pipeline_reg_pp0_iter1_sel_tmp140_reg_2754(0) = '1') else 
        sel_tmp141_fu_2084_p3;
    sumerr_1_4_fu_466_p3 <= 
        p_read1_fu_318_p3 when (sel_tmp126_fu_452_p2(0) = '1') else 
        ap_const_lv32_0;
    sumerr_1_fu_346_p3 <= 
        p_read1_fu_318_p3 when (sel_tmp2_fu_332_p2(0) = '1') else 
        ap_const_lv32_0;
    sumerr_2_0_1_fu_495_p2 <= std_logic_vector(unsigned(ap_port_reg_tkerr2_1_read) + unsigned(sumerr_1_reg_2323));
    sumerr_2_0_2_fu_1460_p2 <= std_logic_vector(unsigned(tkerr2_2_read_1_reg_2422) + unsigned(sumerr_1_0_1_reg_2553));
    sumerr_2_0_3_fu_1620_p2 <= std_logic_vector(unsigned(tkerr2_3_read_1_reg_2413) + unsigned(sumerr_1_0_2_reg_2773));
    sumerr_2_0_4_fu_1780_p2 <= std_logic_vector(unsigned(ap_pipeline_reg_pp0_iter1_tkerr2_4_read_1_reg_2404) + unsigned(sumerr_1_0_3_reg_2843));
    sumerr_2_0_5_fu_1940_p2 <= std_logic_vector(unsigned(ap_pipeline_reg_pp0_iter1_tkerr2_5_read_1_reg_2395) + unsigned(sumerr_1_0_4_reg_2913));
    sumerr_2_0_6_fu_2100_p2 <= std_logic_vector(unsigned(ap_pipeline_reg_pp0_iter2_tkerr2_6_read_1_reg_2386) + unsigned(sumerr_1_0_5_reg_2983));
    sumerr_2_1_1_fu_705_p2 <= std_logic_vector(unsigned(ap_port_reg_tkerr2_1_read) + unsigned(sumerr_1_1_reg_2337));
    sumerr_2_1_2_fu_1492_p2 <= std_logic_vector(unsigned(tkerr2_2_read_1_reg_2422) + unsigned(sumerr_1_1_1_reg_2597));
    sumerr_2_1_3_fu_1652_p2 <= std_logic_vector(unsigned(tkerr2_3_read_1_reg_2413) + unsigned(sumerr_1_1_2_reg_2787));
    sumerr_2_1_4_fu_1812_p2 <= std_logic_vector(unsigned(ap_pipeline_reg_pp0_iter1_tkerr2_4_read_1_reg_2404) + unsigned(sumerr_1_1_3_reg_2857));
    sumerr_2_1_5_fu_1972_p2 <= std_logic_vector(unsigned(ap_pipeline_reg_pp0_iter1_tkerr2_5_read_1_reg_2395) + unsigned(sumerr_1_1_4_reg_2927));
    sumerr_2_1_6_fu_2132_p2 <= std_logic_vector(unsigned(ap_pipeline_reg_pp0_iter2_tkerr2_6_read_1_reg_2386) + unsigned(sumerr_1_1_5_reg_2997));
    sumerr_2_2_1_fu_899_p2 <= std_logic_vector(unsigned(ap_port_reg_tkerr2_1_read) + unsigned(sumerr_1_2_reg_2351));
    sumerr_2_2_2_fu_1524_p2 <= std_logic_vector(unsigned(tkerr2_2_read_1_reg_2422) + unsigned(sumerr_1_2_1_reg_2641));
    sumerr_2_2_3_fu_1684_p2 <= std_logic_vector(unsigned(tkerr2_3_read_1_reg_2413) + unsigned(sumerr_1_2_2_reg_2801));
    sumerr_2_2_4_fu_1844_p2 <= std_logic_vector(unsigned(ap_pipeline_reg_pp0_iter1_tkerr2_4_read_1_reg_2404) + unsigned(sumerr_1_2_3_reg_2871));
    sumerr_2_2_5_fu_2004_p2 <= std_logic_vector(unsigned(ap_pipeline_reg_pp0_iter1_tkerr2_5_read_1_reg_2395) + unsigned(sumerr_1_2_4_reg_2941));
    sumerr_2_2_6_fu_2164_p2 <= std_logic_vector(unsigned(ap_pipeline_reg_pp0_iter2_tkerr2_6_read_1_reg_2386) + unsigned(sumerr_1_2_5_reg_3011));
    sumerr_2_3_1_fu_1093_p2 <= std_logic_vector(unsigned(ap_port_reg_tkerr2_1_read) + unsigned(sumerr_1_3_reg_2365));
    sumerr_2_3_2_fu_1556_p2 <= std_logic_vector(unsigned(tkerr2_2_read_1_reg_2422) + unsigned(sumerr_1_3_1_reg_2685));
    sumerr_2_3_3_fu_1716_p2 <= std_logic_vector(unsigned(tkerr2_3_read_1_reg_2413) + unsigned(sumerr_1_3_2_reg_2815));
    sumerr_2_3_4_fu_1876_p2 <= std_logic_vector(unsigned(ap_pipeline_reg_pp0_iter1_tkerr2_4_read_1_reg_2404) + unsigned(sumerr_1_3_3_reg_2885));
    sumerr_2_3_5_fu_2036_p2 <= std_logic_vector(unsigned(ap_pipeline_reg_pp0_iter1_tkerr2_5_read_1_reg_2395) + unsigned(sumerr_1_3_4_reg_2955));
    sumerr_2_3_6_fu_2196_p2 <= std_logic_vector(unsigned(ap_pipeline_reg_pp0_iter2_tkerr2_6_read_1_reg_2386) + unsigned(sumerr_1_3_5_reg_3025));
    sumerr_2_4_1_fu_1287_p2 <= std_logic_vector(unsigned(ap_port_reg_tkerr2_1_read) + unsigned(sumerr_1_4_reg_2379));
    sumerr_2_4_2_fu_1588_p2 <= std_logic_vector(unsigned(tkerr2_2_read_1_reg_2422) + unsigned(sumerr_1_4_1_reg_2729));
    sumerr_2_4_3_fu_1748_p2 <= std_logic_vector(unsigned(tkerr2_3_read_1_reg_2413) + unsigned(sumerr_1_4_2_reg_2829));
    sumerr_2_4_4_fu_1908_p2 <= std_logic_vector(unsigned(ap_pipeline_reg_pp0_iter1_tkerr2_4_read_1_reg_2404) + unsigned(sumerr_1_4_3_reg_2899));
    sumerr_2_4_5_fu_2068_p2 <= std_logic_vector(unsigned(ap_pipeline_reg_pp0_iter1_tkerr2_5_read_1_reg_2395) + unsigned(sumerr_1_4_4_reg_2969));
    sumerr_2_4_6_fu_2228_p2 <= std_logic_vector(unsigned(ap_pipeline_reg_pp0_iter2_tkerr2_6_read_1_reg_2386) + unsigned(sumerr_1_4_5_reg_3039));
    sumtk_0_V_write_ass_fu_2110_p3 <= 
        p_0_1_0_5_reg_2976 when (ap_pipeline_reg_pp0_iter2_sel_tmp50_reg_2584(0) = '1') else 
        sel_tmp48_fu_2104_p3;
    sumtk_1_V_write_ass_fu_2142_p3 <= 
        p_0_1_1_5_reg_2990 when (ap_pipeline_reg_pp0_iter2_sel_tmp86_reg_2628(0) = '1') else 
        sel_tmp85_fu_2136_p3;
    sumtk_2_V_write_ass_fu_2174_p3 <= 
        p_0_1_2_5_reg_3004 when (ap_pipeline_reg_pp0_iter2_sel_tmp105_reg_2672(0) = '1') else 
        sel_tmp104_fu_2168_p3;
    sumtk_3_V_write_ass_fu_2206_p3 <= 
        p_0_1_3_5_reg_3018 when (ap_pipeline_reg_pp0_iter2_sel_tmp124_reg_2716(0) = '1') else 
        sel_tmp123_fu_2200_p3;
    sumtk_4_V_write_ass_fu_2238_p3 <= 
        p_0_1_4_5_reg_3032 when (ap_pipeline_reg_pp0_iter2_sel_tmp143_reg_2760(0) = '1') else 
        sel_tmp142_fu_2232_p3;
    sumtkerr2_0_write_a_fu_2122_p3 <= 
        sumerr_1_0_5_reg_2983 when (ap_pipeline_reg_pp0_iter2_sel_tmp50_reg_2584(0) = '1') else 
        sel_tmp52_fu_2116_p3;
    sumtkerr2_1_write_a_fu_2154_p3 <= 
        sumerr_1_1_5_reg_2997 when (ap_pipeline_reg_pp0_iter2_sel_tmp86_reg_2628(0) = '1') else 
        sel_tmp87_fu_2148_p3;
    sumtkerr2_2_write_a_fu_2186_p3 <= 
        sumerr_1_2_5_reg_3011 when (ap_pipeline_reg_pp0_iter2_sel_tmp105_reg_2672(0) = '1') else 
        sel_tmp106_fu_2180_p3;
    sumtkerr2_3_write_a_fu_2218_p3 <= 
        sumerr_1_3_5_reg_3025 when (ap_pipeline_reg_pp0_iter2_sel_tmp124_reg_2716(0) = '1') else 
        sel_tmp125_fu_2212_p3;
    sumtkerr2_4_write_a_fu_2250_p3 <= 
        sumerr_1_4_5_reg_3039 when (ap_pipeline_reg_pp0_iter2_sel_tmp143_reg_2760(0) = '1') else 
        sel_tmp144_fu_2244_p3;
    tmp_100_fu_1352_p3 <= ap_port_reg_calo_track_link_bit_52(4 downto 4);
    tmp_101_fu_1378_p3 <= ap_port_reg_calo_track_link_bit_53(4 downto 4);
    tmp_102_fu_1404_p3 <= ap_port_reg_calo_track_link_bit_54(4 downto 4);
    tmp_103_fu_1430_p3 <= ap_port_reg_calo_track_link_bit_55(4 downto 4);
    tmp_70_fu_474_p1 <= ap_port_reg_calo_track_link_bit_50(1 - 1 downto 0);
    tmp_71_fu_540_p1 <= ap_port_reg_calo_track_link_bit_51(1 - 1 downto 0);
    tmp_72_fu_568_p1 <= ap_port_reg_calo_track_link_bit_52(1 - 1 downto 0);
    tmp_73_fu_596_p1 <= ap_port_reg_calo_track_link_bit_53(1 - 1 downto 0);
    tmp_74_fu_624_p1 <= ap_port_reg_calo_track_link_bit_54(1 - 1 downto 0);
    tmp_75_fu_652_p1 <= ap_port_reg_calo_track_link_bit_55(1 - 1 downto 0);
    tmp_76_fu_354_p3 <= calo_track_link_bit_s(1 downto 1);
    tmp_77_fu_680_p3 <= ap_port_reg_calo_track_link_bit_50(1 downto 1);
    tmp_78_fu_744_p3 <= ap_port_reg_calo_track_link_bit_51(1 downto 1);
    tmp_79_fu_770_p3 <= ap_port_reg_calo_track_link_bit_52(1 downto 1);
    tmp_80_fu_796_p3 <= ap_port_reg_calo_track_link_bit_53(1 downto 1);
    tmp_81_fu_822_p3 <= ap_port_reg_calo_track_link_bit_54(1 downto 1);
    tmp_82_fu_848_p3 <= ap_port_reg_calo_track_link_bit_55(1 downto 1);
    tmp_83_fu_384_p3 <= calo_track_link_bit_s(2 downto 2);
    tmp_84_fu_874_p3 <= ap_port_reg_calo_track_link_bit_50(2 downto 2);
    tmp_85_fu_938_p3 <= ap_port_reg_calo_track_link_bit_51(2 downto 2);
    tmp_86_fu_964_p3 <= ap_port_reg_calo_track_link_bit_52(2 downto 2);
    tmp_87_fu_990_p3 <= ap_port_reg_calo_track_link_bit_53(2 downto 2);
    tmp_88_fu_1016_p3 <= ap_port_reg_calo_track_link_bit_54(2 downto 2);
    tmp_89_fu_1042_p3 <= ap_port_reg_calo_track_link_bit_55(2 downto 2);
    tmp_90_fu_414_p3 <= calo_track_link_bit_s(3 downto 3);
    tmp_91_fu_1068_p3 <= ap_port_reg_calo_track_link_bit_50(3 downto 3);
    tmp_92_fu_1132_p3 <= ap_port_reg_calo_track_link_bit_51(3 downto 3);
    tmp_93_fu_1158_p3 <= ap_port_reg_calo_track_link_bit_52(3 downto 3);
    tmp_94_fu_1184_p3 <= ap_port_reg_calo_track_link_bit_53(3 downto 3);
    tmp_95_fu_1210_p3 <= ap_port_reg_calo_track_link_bit_54(3 downto 3);
    tmp_96_fu_1236_p3 <= ap_port_reg_calo_track_link_bit_55(3 downto 3);
    tmp_97_fu_444_p3 <= calo_track_link_bit_s(4 downto 4);
    tmp_98_fu_1262_p3 <= ap_port_reg_calo_track_link_bit_50(4 downto 4);
    tmp_99_fu_1326_p3 <= ap_port_reg_calo_track_link_bit_51(4 downto 4);
    tmp_fu_306_p1 <= calo_track_link_bit_s(1 - 1 downto 0);
end behav;
