#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Tue Oct 14 09:56:35 2025
# Process ID: 15140
# Current directory: D:/vivado/MultiCycle/ALU_Control
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15296 D:\vivado\MultiCycle\ALU_Control\ALU_Control.xpr
# Log file: D:/vivado/MultiCycle/ALU_Control/vivado.log
# Journal file: D:/vivado/MultiCycle/ALU_Control\vivado.jou
# Running On: LENOVO8305, OS: Windows, CPU Frequency: 3600 MHz, CPU Physical cores: 4, Host memory: 17010 MB
#-----------------------------------------------------------
start_gui
open_project D:/vivado/MultiCycle/ALU_Control/ALU_Control.xpr
update_compile_order -fileset sources_1
close_project
create_project Registers D:/vivado/MultiCycle/Registers -part xc7a35tcpg236-1
file mkdir D:/vivado/MultiCycle/Registers/Registers.srcs/sources_1/new
set_property target_language VHDL [current_project]
close [ open D:/vivado/MultiCycle/Registers/Registers.srcs/sources_1/new/Registers.vhd w ]
add_files D:/vivado/MultiCycle/Registers/Registers.srcs/sources_1/new/Registers.vhd
update_compile_order -fileset sources_1
close_project
create_project InstReg D:/vivado/MultiCycle/InstReg -part xc7a35tcpg236-1
file mkdir D:/vivado/MultiCycle/InstReg/InstReg.srcs/sources_1/new
set_property target_language VHDL [current_project]
close [ open D:/vivado/MultiCycle/InstReg/InstReg.srcs/sources_1/new/InstReg.vhd w ]
add_files D:/vivado/MultiCycle/InstReg/InstReg.srcs/sources_1/new/InstReg.vhd
update_compile_order -fileset sources_1
close_project
create_project MemDatReg D:/vivado/MultiCycle/MemDatReg -part xc7a35tcpg236-1
file mkdir D:/vivado/MultiCycle/MemDatReg/MemDatReg.srcs/sources_1/new
set_property target_language VHDL [current_project]
close [ open D:/vivado/MultiCycle/MemDatReg/MemDatReg.srcs/sources_1/new/MemDatReg.vhd w ]
add_files D:/vivado/MultiCycle/MemDatReg/MemDatReg.srcs/sources_1/new/MemDatReg.vhd
update_compile_order -fileset sources_1
close_project
create_project ALU D:/vivado/MultiCycle/ALU -part xc7a35tcpg236-1
file mkdir D:/vivado/MultiCycle/ALU/ALU.srcs/sources_1/new
set_property target_language VHDL [current_project]
close [ open D:/vivado/MultiCycle/ALU/ALU.srcs/sources_1/new/ALU.vhd w ]
add_files D:/vivado/MultiCycle/ALU/ALU.srcs/sources_1/new/ALU.vhd
update_compile_order -fileset sources_1
close_project
create_project Control D:/vivado/MultiCycle/Control -part xc7a35tcpg236-1
file mkdir D:/vivado/MultiCycle/Control/Control.srcs/sources_1/new
set_property target_language VHDL [current_project]
close [ open D:/vivado/MultiCycle/Control/Control.srcs/sources_1/new/Control.vhd w ]
add_files D:/vivado/MultiCycle/Control/Control.srcs/sources_1/new/Control.vhd
update_compile_order -fileset sources_1
close_project
create_project ALUOut D:/vivado/MultiCycle/ALUOut -part xc7a35tcpg236-1
file mkdir D:/vivado/MultiCycle/ALUOut/ALUOut.srcs/sources_1/new
set_property target_language VHDL [current_project]
close [ open D:/vivado/MultiCycle/ALUOut/ALUOut.srcs/sources_1/new/ALUOut.vhd w ]
add_files D:/vivado/MultiCycle/ALUOut/ALUOut.srcs/sources_1/new/ALUOut.vhd
update_compile_order -fileset sources_1
close_project
create_project PC D:/vivado/MultiCycle/PC -part xc7a35tcpg236-1
file mkdir D:/vivado/MultiCycle/PC/PC.srcs/sources_1/new
set_property target_language VHDL [current_project]
close [ open D:/vivado/MultiCycle/PC/PC.srcs/sources_1/new/PC.vhd w ]
add_files D:/vivado/MultiCycle/PC/PC.srcs/sources_1/new/PC.vhd
update_compile_order -fileset sources_1
close_project
create_project CLK D:/vivado/MultiCycle/CLK -part xc7a35tcpg236-1
file mkdir D:/vivado/MultiCycle/CLK/CLK.srcs/sources_1/new
set_property target_language VHDL [current_project]
close [ open D:/vivado/MultiCycle/CLK/CLK.srcs/sources_1/new/CLK.vhd w ]
add_files D:/vivado/MultiCycle/CLK/CLK.srcs/sources_1/new/CLK.vhd
update_compile_order -fileset sources_1
