# compile vhdl design source files
vhdl2008 xil_defaultlib  \
"../../../../final2.srcs/sources_1/new/neural.vhd" \
"../../../../final2.srcs/sources_1/new/Input.vhd" \

# Do not sort compile order
nosort
