module ANODE_DC(
input CLK,
input DIVIDED_CLK,
output reg [3:0]ANODE
);

reg [1:0]COUNTER = 0;

always@(posedge clk)
begin
	COUNTER = COUNTER + 1'b1;
	if(DIVIDED_CLK)
		case(COUNTER)
			2'b00: ANODE = 4'b1110;
			2'b01: ANODE = 4'b1101;
			2'b10: ANODE = 4'b1011;
			2'b11: ANODE = 4'b0111;
			default: ANODE = 4'b1111;
		endcase
end

endmodule