
ubuntu-preinstalled/ulockmgr_server:     file format elf32-littlearm


Disassembly of section .init:

00000978 <.init>:
 978:	push	{r3, lr}
 97c:	bl	1158 <__assert_fail@plt+0x5dc>
 980:	pop	{r3, pc}

Disassembly of section .plt:

00000984 <pthread_mutex_unlock@plt-0x14>:
 984:	push	{lr}		; (str lr, [sp, #-4]!)
 988:	ldr	lr, [pc, #4]	; 994 <pthread_mutex_unlock@plt-0x4>
 98c:	add	lr, pc, lr
 990:	ldr	pc, [lr, #8]!
 994:	muleq	r1, r8, r5

00000998 <pthread_mutex_unlock@plt>:
 998:	add	ip, pc, #0, 12
 99c:	add	ip, ip, #69632	; 0x11000
 9a0:	ldr	pc, [ip, #1432]!	; 0x598

000009a4 <__cxa_finalize@plt>:
 9a4:	add	ip, pc, #0, 12
 9a8:	add	ip, ip, #69632	; 0x11000
 9ac:	ldr	pc, [ip, #1424]!	; 0x590

000009b0 <strtol@plt>:
 9b0:	add	ip, pc, #0, 12
 9b4:	add	ip, ip, #69632	; 0x11000
 9b8:	ldr	pc, [ip, #1416]!	; 0x588

000009bc <sigprocmask@plt>:
 9bc:	add	ip, pc, #0, 12
 9c0:	add	ip, ip, #69632	; 0x11000
 9c4:	ldr	pc, [ip, #1408]!	; 0x580

000009c8 <free@plt>:
 9c8:	add	ip, pc, #0, 12
 9cc:	add	ip, ip, #69632	; 0x11000
 9d0:	ldr	pc, [ip, #1400]!	; 0x578

000009d4 <pthread_mutex_lock@plt>:
 9d4:	add	ip, pc, #0, 12
 9d8:	add	ip, ip, #69632	; 0x11000
 9dc:	ldr	pc, [ip, #1392]!	; 0x570

000009e0 <pthread_detach@plt>:
 9e0:	add	ip, pc, #0, 12
 9e4:	add	ip, ip, #69632	; 0x11000
 9e8:	ldr	pc, [ip, #1384]!	; 0x568

000009ec <_exit@plt>:
 9ec:	add	ip, pc, #0, 12
 9f0:	add	ip, ip, #69632	; 0x11000
 9f4:	ldr	pc, [ip, #1376]!	; 0x560

000009f8 <pthread_self@plt>:
 9f8:	add	ip, pc, #0, 12
 9fc:	add	ip, ip, #69632	; 0x11000
 a00:	ldr	pc, [ip, #1368]!	; 0x558

00000a04 <memcpy@plt>:
 a04:	add	ip, pc, #0, 12
 a08:	add	ip, ip, #69632	; 0x11000
 a0c:	ldr	pc, [ip, #1360]!	; 0x550

00000a10 <pthread_mutex_init@plt>:
 a10:	add	ip, pc, #0, 12
 a14:	add	ip, ip, #69632	; 0x11000
 a18:	ldr	pc, [ip, #1352]!	; 0x548

00000a1c <__stack_chk_fail@plt>:
 a1c:	add	ip, pc, #0, 12
 a20:	add	ip, ip, #69632	; 0x11000
 a24:	ldr	pc, [ip, #1344]!	; 0x540

00000a28 <dup2@plt>:
 a28:	add	ip, pc, #0, 12
 a2c:	add	ip, ip, #69632	; 0x11000
 a30:	ldr	pc, [ip, #1336]!	; 0x538

00000a34 <chdir@plt>:
 a34:	add	ip, pc, #0, 12
 a38:	add	ip, ip, #69632	; 0x11000
 a3c:	ldr	pc, [ip, #1328]!	; 0x530

00000a40 <perror@plt>:
 a40:			; <UNDEFINED> instruction: 0xe7fd4778
 a44:	add	ip, pc, #0, 12
 a48:	add	ip, ip, #69632	; 0x11000
 a4c:	ldr	pc, [ip, #1316]!	; 0x524

00000a50 <sigaction@plt>:
 a50:	add	ip, pc, #0, 12
 a54:	add	ip, ip, #69632	; 0x11000
 a58:	ldr	pc, [ip, #1308]!	; 0x51c

00000a5c <fwrite@plt>:
 a5c:	add	ip, pc, #0, 12
 a60:	add	ip, ip, #69632	; 0x11000
 a64:	ldr	pc, [ip, #1300]!	; 0x514

00000a68 <waitpid@plt>:
 a68:	add	ip, pc, #0, 12
 a6c:	add	ip, ip, #69632	; 0x11000
 a70:	ldr	pc, [ip, #1292]!	; 0x50c

00000a74 <pthread_create@plt>:
 a74:	add	ip, pc, #0, 12
 a78:	add	ip, ip, #69632	; 0x11000
 a7c:	ldr	pc, [ip, #1284]!	; 0x504

00000a80 <opendir@plt>:
 a80:	add	ip, pc, #0, 12
 a84:	add	ip, ip, #69632	; 0x11000
 a88:	ldr	pc, [ip, #1276]!	; 0x4fc

00000a8c <open64@plt>:
 a8c:	add	ip, pc, #0, 12
 a90:	add	ip, ip, #69632	; 0x11000
 a94:	ldr	pc, [ip, #1268]!	; 0x4f4

00000a98 <malloc@plt>:
 a98:	add	ip, pc, #0, 12
 a9c:	add	ip, ip, #69632	; 0x11000
 aa0:	ldr	pc, [ip, #1260]!	; 0x4ec

00000aa4 <__libc_start_main@plt>:
 aa4:	add	ip, pc, #0, 12
 aa8:	add	ip, ip, #69632	; 0x11000
 aac:	ldr	pc, [ip, #1252]!	; 0x4e4

00000ab0 <__gmon_start__@plt>:
 ab0:	add	ip, pc, #0, 12
 ab4:	add	ip, ip, #69632	; 0x11000
 ab8:	ldr	pc, [ip, #1244]!	; 0x4dc

00000abc <exit@plt>:
 abc:	add	ip, pc, #0, 12
 ac0:	add	ip, ip, #69632	; 0x11000
 ac4:	ldr	pc, [ip, #1236]!	; 0x4d4

00000ac8 <setsid@plt>:
 ac8:	add	ip, pc, #0, 12
 acc:	add	ip, ip, #69632	; 0x11000
 ad0:	ldr	pc, [ip, #1228]!	; 0x4cc

00000ad4 <__errno_location@plt>:
 ad4:	add	ip, pc, #0, 12
 ad8:	add	ip, ip, #69632	; 0x11000
 adc:	ldr	pc, [ip, #1220]!	; 0x4c4

00000ae0 <memset@plt>:
 ae0:	add	ip, pc, #0, 12
 ae4:	add	ip, ip, #69632	; 0x11000
 ae8:	ldr	pc, [ip, #1212]!	; 0x4bc

00000aec <__fprintf_chk@plt>:
 aec:	add	ip, pc, #0, 12
 af0:	add	ip, ip, #69632	; 0x11000
 af4:	ldr	pc, [ip, #1204]!	; 0x4b4

00000af8 <pthread_kill@plt>:
 af8:	add	ip, pc, #0, 12
 afc:	add	ip, ip, #69632	; 0x11000
 b00:	ldr	pc, [ip, #1196]!	; 0x4ac

00000b04 <fcntl64@plt>:
 b04:	add	ip, pc, #0, 12
 b08:	add	ip, ip, #69632	; 0x11000
 b0c:	ldr	pc, [ip, #1188]!	; 0x4a4

00000b10 <sigemptyset@plt>:
 b10:	add	ip, pc, #0, 12
 b14:	add	ip, ip, #69632	; 0x11000
 b18:	ldr	pc, [ip, #1180]!	; 0x49c

00000b1c <fork@plt>:
 b1c:	add	ip, pc, #0, 12
 b20:	add	ip, ip, #69632	; 0x11000
 b24:	ldr	pc, [ip, #1172]!	; 0x494

00000b28 <readdir64@plt>:
 b28:	add	ip, pc, #0, 12
 b2c:	add	ip, ip, #69632	; 0x11000
 b30:	ldr	pc, [ip, #1164]!	; 0x48c

00000b34 <dirfd@plt>:
 b34:	add	ip, pc, #0, 12
 b38:	add	ip, ip, #69632	; 0x11000
 b3c:	ldr	pc, [ip, #1156]!	; 0x484

00000b40 <recvmsg@plt>:
 b40:	add	ip, pc, #0, 12
 b44:	add	ip, ip, #69632	; 0x11000
 b48:	ldr	pc, [ip, #1148]!	; 0x47c

00000b4c <abort@plt>:
 b4c:	add	ip, pc, #0, 12
 b50:	add	ip, ip, #69632	; 0x11000
 b54:	ldr	pc, [ip, #1140]!	; 0x474

00000b58 <close@plt>:
 b58:	add	ip, pc, #0, 12
 b5c:	add	ip, ip, #69632	; 0x11000
 b60:	ldr	pc, [ip, #1132]!	; 0x46c

00000b64 <send@plt>:
 b64:	add	ip, pc, #0, 12
 b68:	add	ip, ip, #69632	; 0x11000
 b6c:	ldr	pc, [ip, #1124]!	; 0x464

00000b70 <closedir@plt>:
 b70:	add	ip, pc, #0, 12
 b74:	add	ip, ip, #69632	; 0x11000
 b78:	ldr	pc, [ip, #1116]!	; 0x45c

00000b7c <__assert_fail@plt>:
 b7c:	add	ip, pc, #0, 12
 b80:	add	ip, ip, #69632	; 0x11000
 b84:	ldr	pc, [ip, #1108]!	; 0x454

Disassembly of section .text:

00000b88 <.text>:
     b88:	svcmi	0x00f0e92d
     b8c:	stc	8, cr2, [sp, #-8]!
     b90:	strmi	r8, [sp], -r4, lsl #22
     b94:	ldrcs	pc, [ip, #-2271]	; 0xfffff721
     b98:	ldrcc	pc, [ip, #-2271]	; 0xfffff721
     b9c:			; <UNDEFINED> instruction: 0xf8df447a
     ba0:	rsclt	r4, sp, ip, lsl r5
     ba4:	ldrbtmi	r5, [ip], #-2259	; 0xfffff72d
     ba8:	cmnls	fp, #1769472	; 0x1b0000
     bac:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
     bb0:	strmi	sp, [r6], -r3, lsl #2
     bb4:	stmdavc	r3, {r3, r6, fp, sp, lr}
     bb8:			; <UNDEFINED> instruction: 0xf8dfb9db
     bbc:	tstcs	r1, r4, lsl #10
     bc0:	strcs	pc, [r0, #-2271]	; 0xfffff721
     bc4:	stmdapl	r0!, {r0, r1, r3, r5, fp, sp, lr}
     bc8:	stmdavs	r0, {r1, r3, r4, r5, r6, sl, lr}
     bcc:	svc	0x008ef7ff
     bd0:			; <UNDEFINED> instruction: 0xf8df2001
     bd4:			; <UNDEFINED> instruction: 0xf8df24f4
     bd8:	ldrbtmi	r3, [sl], #-1248	; 0xfffffb20
     bdc:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
     be0:	subsmi	r9, sl, fp, ror #22
     be4:	eorhi	pc, r3, #64	; 0x40
     be8:	ldc	0, cr11, [sp], #436	; 0x1b4
     bec:	pop	{r2, r8, r9, fp, pc}
     bf0:	svcge	0x000b8ff0
     bf4:	ldrtmi	r2, [r9], -sl, lsl #4
     bf8:	mrc	7, 6, APSR_nzcv, cr10, cr15, {7}
     bfc:			; <UNDEFINED> instruction: 0xf893683b
     c00:	strmi	r8, [r7], -r0
     c04:	svceq	0x0000f1b8
     c08:			; <UNDEFINED> instruction: 0xf7ffd1d7
     c0c:	mcrrne	15, 8, lr, r1, cr8
     c10:			; <UNDEFINED> instruction: 0xf0004605
     c14:	stmdacs	r0, {r1, r4, r9, pc}
     c18:	addhi	pc, fp, r0, asr #32
     c1c:	svc	0x0054f7ff
     c20:			; <UNDEFINED> instruction: 0xf0003001
     c24:			; <UNDEFINED> instruction: 0xf8df8218
     c28:	ldrbtmi	r0, [r8], #-1188	; 0xfffffb5c
     c2c:	svc	0x0002f7ff
     c30:	tstls	r2, r8, lsr #18
     c34:			; <UNDEFINED> instruction: 0xf7ff4608
     c38:	stmdbls	r2, {r2, r3, r5, r6, r8, r9, sl, fp, sp, lr, pc}
     c3c:	ldrtmi	r4, [r0], -sl, lsr #12
     c40:	mrc	7, 5, APSR_nzcv, cr12, cr15, {7}
     c44:	tstcs	r4, r8, lsr r6
     c48:	mcr	7, 7, pc, cr14, cr15, {7}	; <UNPREDICTABLE>
     c4c:			; <UNDEFINED> instruction: 0xf0003001
     c50:			; <UNDEFINED> instruction: 0xf8df81fb
     c54:			; <UNDEFINED> instruction: 0x4631047c
     c58:			; <UNDEFINED> instruction: 0xf7ff4478
     c5c:	mcrne	15, 0, lr, cr6, cr8, {0}
     c60:	andcs	sp, r3, sl, ror #20
     c64:	svc	0x0078f7ff
     c68:	strbteq	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
     c6c:			; <UNDEFINED> instruction: 0xf7ff4478
     c70:	strmi	lr, [r6], -r8, lsl #30
     c74:			; <UNDEFINED> instruction: 0xf7ffb1f8
     c78:	svcge	0x0010ef5e
     c7c:	ldrtmi	r4, [r0], -r0, lsl #13
     c80:	svc	0x0052f7ff
     c84:	orrslt	r4, r8, r5, lsl #12
     c88:			; <UNDEFINED> instruction: 0xf105220a
     c8c:			; <UNDEFINED> instruction: 0x46390013
     c90:	mcr	7, 4, pc, cr14, cr15, {7}	; <UNPREDICTABLE>
     c94:	bcs	20044 <__assert_fail@plt+0x1f4c8>
     c98:	ldmdavs	sl!, {r0, r4, r5, r6, r7, ip, lr, pc}
     c9c:	bcs	1ecec <__assert_fail@plt+0x1e170>
     ca0:	stmdacs	r4, {r0, r2, r3, r5, r6, r7, r8, ip, lr, pc}
     ca4:	strmi	sp, [r0, #3563]	; 0xdeb
     ca8:			; <UNDEFINED> instruction: 0xf7ffd0e9
     cac:	ubfx	lr, r6, #30, #7
     cb0:			; <UNDEFINED> instruction: 0xf7ff4630
     cb4:			; <UNDEFINED> instruction: 0xf8dfef5e
     cb8:	cfstrsge	mvf10, [sp, #-128]	; 0xffffff80
     cbc:			; <UNDEFINED> instruction: 0xf10dae0c
     cc0:	ldrbtmi	r0, [sl], #2347	; 0x92b
     cc4:	stmdaeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
     cc8:	stmdacs	r0, {r3, sp, lr, pc}
     ccc:	andcs	sp, r0, #60	; 0x3c
     cd0:			; <UNDEFINED> instruction: 0xf7ff4611
     cd4:	ldmdavs	r0!, {r1, r3, r6, r7, r9, sl, fp, sp, lr, pc}
     cd8:	svc	0x003ef7ff
     cdc:	ldrtmi	r9, [r3], -r0, lsl #10
     ce0:	strbmi	r2, [r9], -r1, lsl #4
     ce4:			; <UNDEFINED> instruction: 0xf8c52004
     ce8:			; <UNDEFINED> instruction: 0xf0008000
     cec:	stmdacs	r0, {r0, r1, r8, r9, fp, ip, sp, lr, pc}
     cf0:	svcge	0x006ff43f
     cf4:			; <UNDEFINED> instruction: 0xf0003001
     cf8:	stmdavs	pc!, {r0, r1, r2, r4, r7, r8, pc}	; <UNPREDICTABLE>
     cfc:			; <UNDEFINED> instruction: 0xf0402f01
     d00:			; <UNDEFINED> instruction: 0xf7ff8188
     d04:	mcrrne	15, 0, lr, r2, cr12
     d08:			; <UNDEFINED> instruction: 0x4650d1df
     d0c:	mrc	7, 4, APSR_nzcv, cr10, cr15, {7}
     d10:			; <UNDEFINED> instruction: 0xf7ff6830
     d14:	strb	lr, [r1, r2, lsr #30]!
     d18:	ldmdavs	fp, {r0, r1, r8, r9, fp, ip, pc}
     d1c:	blmi	ffa2d250 <__assert_fail@plt+0xffa2c6d4>
     d20:	stmiami	lr!, {r0, r1, r2, r3, r5, r9, sp}^
     d24:			; <UNDEFINED> instruction: 0xf8592101
     d28:	ldrbtmi	r3, [r8], #-3
     d2c:			; <UNDEFINED> instruction: 0xf7ff681b
     d30:	mulcs	r0, r6, lr
     d34:	mrc	7, 2, APSR_nzcv, cr10, cr15, {7}
     d38:			; <UNDEFINED> instruction: 0xf7ff4629
     d3c:			; <UNDEFINED> instruction: 0x4630ee76
     d40:			; <UNDEFINED> instruction: 0xf7ff2101
     d44:			; <UNDEFINED> instruction: 0xe78cee72
     d48:			; <UNDEFINED> instruction: 0xf7ff2004
     d4c:			; <UNDEFINED> instruction: 0xf7ffef06
     d50:	strmi	lr, [r5], -r6, ror #29
     d54:			; <UNDEFINED> instruction: 0xf0001c68
     d58:	stfcsd	f0, [r0, #-632]	; 0xfffffd88
     d5c:	blge	1275508 <__assert_fail@plt+0x127498c>
     d60:	addcs	r4, r8, #42991616	; 0x2900000
     d64:	ldrdlt	pc, [r0], -r6
     d68:			; <UNDEFINED> instruction: 0xf7ff4618
     d6c:	bmi	ff73c85c <__assert_fail@plt+0xff73bce0>
     d70:	subls	r4, r8, #2046820352	; 0x7a000000
     d74:	mcr	7, 6, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
     d78:	strtmi	sl, [sl], -r8, asr #18
     d7c:			; <UNDEFINED> instruction: 0xf7ff200a
     d80:	andcc	lr, r1, r8, ror #28
     d84:	orrhi	pc, lr, r0
     d88:	blge	8538e8 <__assert_fail@plt+0x852d6c>
     d8c:	strls	sl, [r1, #-3874]!	; 0xfffff0de
     d90:	subsvs	r4, sp, sl, ror r4
     d94:			; <UNDEFINED> instruction: 0x4629609d
     d98:			; <UNDEFINED> instruction: 0x463860dd
     d9c:	strpl	lr, [r4, #-2499]	; 0xfffff63d
     da0:	bcs	fe43c5c8 <__assert_fail@plt+0xfe43ba4c>
     da4:	cdpge	3, 1, cr9, cr0, cr3, {0}
     da8:			; <UNDEFINED> instruction: 0xf7ff9527
     dac:	blmi	ff3bc67c <__assert_fail@plt+0xff3bbb00>
     db0:	ldmdaeq	r8!, {r0, r2, r3, r8, ip, sp, lr, pc}
     db4:	beq	1f3d1f0 <__assert_fail@plt+0x1f3c674>
     db8:	bvc	43c5e4 <__assert_fail@plt+0x43ba68>
     dbc:	movwls	r4, #29819	; 0x747b
     dc0:	strtmi	r4, [r1], sl, asr #23
     dc4:	mcr	4, 0, r4, cr8, cr11, {3}
     dc8:	strcs	r3, [r2], #-2576	; 0xfffff5f0
     dcc:	andhi	pc, r0, sp, asr #17
     dd0:	eorscs	r4, r8, #87031808	; 0x5300000
     dd4:			; <UNDEFINED> instruction: 0x46584631
     dd8:	andmi	pc, r0, r8, asr #17
     ddc:	blx	fe2bcde4 <__assert_fail@plt+0xfe2bc268>
     de0:	addsle	r2, r9, r0, lsl #16
     de4:			; <UNDEFINED> instruction: 0xf0003001
     de8:	ldmdavc	r3!, {r0, r1, r2, r3, r4, r8, pc}
     dec:	ldrdcs	pc, [r0], -r8
     df0:	strle	r0, [r5, #-2009]	; 0xfffff827
     df4:	ldmdavs	r0!, {r1, r3, r4, r8, r9, fp, ip, sp, pc}^
     df8:			; <UNDEFINED> instruction: 0xf7ff210a
     dfc:			; <UNDEFINED> instruction: 0xe7e4ee7e
     e00:	mvnle	r2, r2, lsl #20
     e04:	beq	43c670 <__assert_fail@plt+0x43baf4>
     e08:	stcl	7, cr15, [r4, #1020]!	; 0x3fc
     e0c:			; <UNDEFINED> instruction: 0xf8da68b1
     e10:	stmdbcs	sp, {ip, sp}
     e14:	ldrdmi	pc, [r4], -sl
     e18:	andsle	r9, fp, r4, lsl #6
     e1c:			; <UNDEFINED> instruction: 0xf0137833
     e20:	subsle	r0, lr, r2, lsl #6
     e24:	bvc	43c690 <__assert_fail@plt+0x43bb14>
     e28:	ldmdavs	sp, {r0, r1, r8, r9, fp, ip, pc}
     e2c:	stccs	8, cr6, [r0, #-972]	; 0xfffffc34
     e30:	stmiavs	sl!, {r1, r2, r3, r4, r5, ip, lr, pc}
     e34:			; <UNDEFINED> instruction: 0xf000429a
     e38:	stmdavs	sp!, {r0, r2, r3, r4, r5, r7, pc}
     e3c:	blmi	fe83ae20 <__assert_fail@plt+0xfe83a2a4>
     e40:	cdp	2, 1, cr2, cr8, cr7, {1}
     e44:	tstcs	r1, r0, lsl sl
     e48:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
     e4c:			; <UNDEFINED> instruction: 0xf7ff681b
     e50:	ldrb	lr, [r0, r6, lsl #28]
     e54:			; <UNDEFINED> instruction: 0x3010f9b6
     e58:	bicsle	r2, pc, r2, lsl #22
     e5c:	andcc	lr, r7, #3506176	; 0x358000
     e60:	movwmi	r6, #10672	; 0x29b0
     e64:	bvs	1ca568c <__assert_fail@plt+0x1ca4b10>
     e68:	movwls	r4, #37651	; 0x9313
     e6c:	movwcs	lr, #35293	; 0x89dd
     e70:	bicsle	r4, r3, r3, lsl r3
     e74:	bvc	43c6e0 <__assert_fail@plt+0x43bb64>
     e78:	blls	d2784 <__assert_fail@plt+0xd1c08>
     e7c:	ldrmi	r4, [ip], -r0, lsr #13
     e80:	stccs	8, cr6, [r0, #-148]	; 0xffffff6c
     e84:	adcshi	pc, r3, r0
     e88:	ldmvs	r3!, {r1, r3, r5, r7, fp, sp, lr}^
     e8c:	mulle	r1, sl, r2
     e90:	ldrb	r4, [r5, ip, lsr #12]!
     e94:	blcs	1b248 <__assert_fail@plt+0x1a6cc>
     e98:	stmdavs	r8!, {r1, r3, r4, r5, r6, r7, r8, ip, lr, pc}^
     e9c:			; <UNDEFINED> instruction: 0xf7ff9102
     ea0:	stmdavs	fp!, {r2, r3, r4, r6, r9, sl, fp, sp, lr, pc}
     ea4:	eorvs	r4, r3, r8, lsr #12
     ea8:	stc	7, cr15, [lr, #1020]	; 0x3fc
     eac:	strb	r9, [r7, r2, lsl #18]!
     eb0:	smlabbcs	r1, r3, r8, r4
     eb4:	vmla.f32	s18, s18, s14
     eb8:			; <UNDEFINED> instruction: 0xf8597a10
     ebc:	stmdavs	r0, {}	; <UNPREDICTABLE>
     ec0:	mrc	7, 0, APSR_nzcv, cr4, cr15, {7}
     ec4:	ldrtmi	r9, [r1], -r4, lsl #24
     ec8:	teqvs	r3, #335544320	; 0x14000000
     ecc:			; <UNDEFINED> instruction: 0xf0004620
     ed0:	strtmi	pc, [r0], -r9, lsr #19
     ed4:	mcr	7, 2, pc, cr0, cr15, {7}	; <UNPREDICTABLE>
     ed8:	beq	43c744 <__assert_fail@plt+0x43bbc8>
     edc:	ldcl	7, cr15, [ip, #-1020]	; 0xfffffc04
     ee0:	andscs	lr, r0, r3, ror r7
     ee4:	tstls	r2, r5, lsl #6
     ee8:	ldcl	7, cr15, [r6, #1020]	; 0x3fc
     eec:	blls	1672fc <__assert_fail@plt+0x166780>
     ef0:	stmdacs	r0, {r0, r2, r9, sl, lr}
     ef4:	sbchi	pc, r4, r0
     ef8:	strdvs	r6, [r4], #-130	; 0xffffff7e
     efc:	stmib	r0, {r0, r2, ip, pc}^
     f00:			; <UNDEFINED> instruction: 0xf1a12302
     f04:	blcs	41b3c <__assert_fail@plt+0x40fc0>
     f08:			; <UNDEFINED> instruction: 0xf9b6d93c
     f0c:	blcs	8cf54 <__assert_fail@plt+0x8c3d8>
     f10:	subcs	sp, r8, r8, lsr r0
     f14:	stcl	7, cr15, [r0, #1020]	; 0x3fc
     f18:	stmdacs	r0, {r1, ip, pc}
     f1c:	adchi	pc, r2, r0
     f20:	ldrtmi	r6, [r6], ip, ror #17
     f24:	ldm	lr!, {r1, r8, r9, sl, fp, ip, pc}
     f28:	strcc	r0, [r1], #-15
     f2c:			; <UNDEFINED> instruction: 0xf10760ec
     f30:	stcls	12, cr0, [r3], {16}
     f34:	ldrhtvs	r6, [ip], -sp
     f38:	strls	sl, [r6], #-3087	; 0xfffff3f1
     f3c:	rsbsvs	r9, ip, r4, lsl #24
     f40:	andeq	lr, pc, ip, lsr #17
     f44:			; <UNDEFINED> instruction: 0x000fe8be
     f48:	andeq	lr, pc, ip, lsr #17
     f4c:			; <UNDEFINED> instruction: 0x000fe8be
     f50:	andeq	lr, pc, ip, lsr #17
     f54:	ldm	lr, {r0, r1, r3, r4, r5, r9, sl, lr}
     f58:	cdp	0, 1, cr0, cr8, cr3, {0}
     f5c:	stm	ip, {r4, r7, r9, fp, sp}
     f60:	tstcs	r0, r3
     f64:			; <UNDEFINED> instruction: 0xf7ff9806
     f68:	stmdacs	r0, {r1, r2, r7, r8, sl, fp, sp, lr, pc}
     f6c:	bls	175420 <__assert_fail@plt+0x1748a4>
     f70:	stmdbls	r3, {r1, r3, r4, r8, ip, sp, pc}
     f74:	andvs	r6, sl, fp, lsl #16
     f78:	blls	198fcc <__assert_fail@plt+0x198450>
     f7c:			; <UNDEFINED> instruction: 0xf7ff6818
     f80:			; <UNDEFINED> instruction: 0xe7a9ed30
     f84:	bge	51b12c <__assert_fail@plt+0x51a5b0>
     f88:	ldc	7, cr15, [ip, #1020]!	; 0x3fc
     f8c:	andsle	r3, r6, r1
     f90:	stcls	3, cr2, [r4], {-0}
     f94:	teqvs	r3, #51380224	; 0x3100000
     f98:			; <UNDEFINED> instruction: 0xf0004620
     f9c:	strtmi	pc, [r0], -r3, asr #18
     fa0:	ldcl	7, cr15, [sl, #1020]	; 0x3fc
     fa4:	bcs	277c0 <__assert_fail@plt+0x26c44>
     fa8:	stmdbls	r3, {r1, r2, r4, r7, ip, lr, pc}
     fac:	andvs	r6, sl, fp, lsl #16
     fb0:			; <UNDEFINED> instruction: 0xe7916013
     fb4:	cdp	3, 0, cr2, cr9, cr0, {0}
     fb8:	movwls	r7, #23056	; 0x5a10
     fbc:			; <UNDEFINED> instruction: 0xf7ffe7a1
     fc0:	stmdavs	r3, {r1, r3, r7, r8, sl, fp, sp, lr, pc}
     fc4:	stcls	7, cr14, [r4], {229}	; 0xe5
     fc8:			; <UNDEFINED> instruction: 0x23254631
     fcc:			; <UNDEFINED> instruction: 0x46206333
     fd0:			; <UNDEFINED> instruction: 0xf928f000
     fd4:			; <UNDEFINED> instruction: 0xf7ff4620
     fd8:	stmdals	r2, {r6, r7, r8, sl, fp, sp, lr, pc}
     fdc:	ldcl	7, cr15, [r4], #1020	; 0x3fc
     fe0:	stmdals	r5, {r0, r1, r3, r5, r6, r7, fp, sp, lr}
     fe4:	rscvs	r3, fp, r1, lsl #22
     fe8:	stcl	7, cr15, [lr], #1020	; 0x3fc
     fec:	ldmdavc	r3!, {r2, r4, r5, r6, r8, r9, sl, sp, lr, pc}
     ff0:	cfmadd32	mvax2, mvfx4, mvfx9, mvfx4
     ff4:	pkhbtmi	r7, r8, r0, lsl #20
     ff8:	ldrle	r0, [sl, #-1947]	; 0xfffff865
     ffc:	ldrtmi	r9, [r1], -r4, lsl #24
    1000:	teqvs	r3, #0, 6
    1004:			; <UNDEFINED> instruction: 0xf0004620
    1008:	strtmi	pc, [r0], -sp, lsl #18
    100c:	stc	7, cr15, [r4, #1020]!	; 0x3fc
    1010:	blmi	dfada0 <__assert_fail@plt+0xdfa224>
    1014:	sbcvc	pc, r7, #1325400064	; 0x4f000000
    1018:	ldmdami	r7!, {r1, r2, r4, r5, r8, fp, lr}
    101c:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    1020:	ldrbtmi	r3, [r8], #-800	; 0xfffffce0
    1024:	stc	7, cr15, [sl, #1020]!	; 0x3fc
    1028:			; <UNDEFINED> instruction: 0xf7ff2001
    102c:			; <UNDEFINED> instruction: 0xf7ffed48
    1030:			; <UNDEFINED> instruction: 0x4620ecf6
    1034:	ldc	7, cr15, [r0, #1020]	; 0x3fc
    1038:	ldmdami	r0!, {r5, r6, r7, r8, r9, sl, sp, lr, pc}
    103c:			; <UNDEFINED> instruction: 0xf7ff4478
    1040:	andcs	lr, r1, r2, lsl #26
    1044:	ldc	7, cr15, [sl, #-1020]!	; 0xfffffc04
    1048:	ldrbtmi	r4, [r8], #-2093	; 0xfffff7d3
    104c:	ldcl	7, cr15, [sl], #1020	; 0x3fc
    1050:			; <UNDEFINED> instruction: 0xf7ff2001
    1054:	stmdami	fp!, {r2, r4, r5, r8, sl, fp, sp, lr, pc}
    1058:			; <UNDEFINED> instruction: 0xf7ff4478
    105c:	strdcs	lr, [r1], -r4
    1060:	stc	7, cr15, [ip, #-1020]!	; 0xfffffc04
    1064:	ldrtmi	r9, [r1], -r4, lsl #24
    1068:	teqvs	r3, #-1811939328	; 0x94000000
    106c:			; <UNDEFINED> instruction: 0xf0004620
    1070:			; <UNDEFINED> instruction: 0x4620f8d9
    1074:	ldcl	7, cr15, [r0, #-1020]!	; 0xfffffc04
    1078:			; <UNDEFINED> instruction: 0xf7ff9805
    107c:	str	lr, [fp, -r6, lsr #25]!
    1080:	ldrtmi	r9, [r1], -r4, lsl #24
    1084:	teqvs	r3, #-1811939328	; 0x94000000
    1088:			; <UNDEFINED> instruction: 0xf0004620
    108c:	strtmi	pc, [r0], -fp, asr #17
    1090:	stcl	7, cr15, [r2, #-1020]!	; 0xfffffc04
    1094:	ldmdami	ip, {r5, r8, r9, sl, sp, lr, pc}
    1098:			; <UNDEFINED> instruction: 0xf7ff4478
    109c:			; <UNDEFINED> instruction: 0x4638ecd4
    10a0:	stc	7, cr15, [r4], #1020	; 0x3fc
    10a4:	ldrbtmi	r4, [r8], #-2073	; 0xfffff7e7
    10a8:	stcl	7, cr15, [ip], {255}	; 0xff
    10ac:			; <UNDEFINED> instruction: 0xf7ff4638
    10b0:	svclt	0x0000ed06
    10b4:	andeq	r1, r1, ip, lsl #7
    10b8:	strheq	r0, [r0], -ip
    10bc:	andeq	r1, r1, r2, lsl #7
    10c0:	andeq	r0, r0, r0, asr #1
    10c4:	andeq	r0, r0, r8, ror fp
    10c8:	andeq	r1, r1, lr, asr #6
    10cc:	andeq	r0, r0, r6, asr #20
    10d0:	andeq	r0, r0, r4, lsr sl
    10d4:	andeq	r0, r0, ip, lsr #20
    10d8:	andeq	r0, r0, lr, ror r9
    10dc:	andeq	r0, r0, r6, ror #19
    10e0:	andeq	r0, r0, sp, lsr #9
    10e4:			; <UNDEFINED> instruction: 0x000004b5
    10e8:	andeq	r0, r0, ip, lsr #19
    10ec:	andeq	r0, r0, r4, lsr #18
    10f0:	andeq	r0, r0, r0, ror r7
    10f4:	andeq	r0, r0, sl, lsl #10
    10f8:	andeq	r0, r0, r6, lsl #13
    10fc:	andeq	r0, r0, r4, lsl #12
    1100:	andeq	r0, r0, sl, lsr #12
    1104:	andeq	r0, r0, r0, lsl #12
    1108:	andeq	r0, r0, r8, lsr #11
    110c:	andeq	r0, r0, lr, lsl #12
    1110:	bleq	3d254 <__assert_fail@plt+0x3c6d8>
    1114:	cdpeq	0, 0, cr15, cr0, cr15, {2}
    1118:	strbtmi	fp, [sl], -r2, lsl #24
    111c:	strlt	fp, [r1], #-1028	; 0xfffffbfc
    1120:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
    1124:	ldrmi	sl, [sl], #776	; 0x308
    1128:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
    112c:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
    1130:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
    1134:			; <UNDEFINED> instruction: 0xf85a4b06
    1138:	stmdami	r6, {r0, r1, ip, sp}
    113c:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
    1140:	ldc	7, cr15, [r0], #1020	; 0x3fc
    1144:	stc	7, cr15, [r2, #-1020]	; 0xfffffc04
    1148:	andeq	r0, r1, r4, ror #27
    114c:	strheq	r0, [r0], -r0	; <UNPREDICTABLE>
    1150:	andeq	r0, r0, r8, asr #1
    1154:	andeq	r0, r0, ip, asr #1
    1158:	ldr	r3, [pc, #20]	; 1174 <__assert_fail@plt+0x5f8>
    115c:	ldr	r2, [pc, #20]	; 1178 <__assert_fail@plt+0x5fc>
    1160:	add	r3, pc, r3
    1164:	ldr	r2, [r3, r2]
    1168:	cmp	r2, #0
    116c:	bxeq	lr
    1170:	b	ab0 <__gmon_start__@plt>
    1174:	andeq	r0, r1, r4, asr #27
    1178:	andeq	r0, r0, r4, asr #1
    117c:	blmi	1d319c <__assert_fail@plt+0x1d2620>
    1180:	bmi	1d2368 <__assert_fail@plt+0x1d17ec>
    1184:	addmi	r4, r3, #2063597568	; 0x7b000000
    1188:	andle	r4, r3, sl, ror r4
    118c:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    1190:	ldrmi	fp, [r8, -r3, lsl #2]
    1194:	svclt	0x00004770
    1198:	andeq	r0, r1, r4, lsl #29
    119c:	andeq	r0, r1, r0, lsl #29
    11a0:	andeq	r0, r1, r0, lsr #27
    11a4:	strheq	r0, [r0], -r8
    11a8:	stmdbmi	r9, {r3, fp, lr}
    11ac:	bmi	252394 <__assert_fail@plt+0x251818>
    11b0:	bne	25239c <__assert_fail@plt+0x251820>
    11b4:	svceq	0x00cb447a
    11b8:			; <UNDEFINED> instruction: 0x01a1eb03
    11bc:	andle	r1, r3, r9, asr #32
    11c0:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    11c4:	ldrmi	fp, [r8, -r3, lsl #2]
    11c8:	svclt	0x00004770
    11cc:	andeq	r0, r1, r8, asr lr
    11d0:	andeq	r0, r1, r4, asr lr
    11d4:	andeq	r0, r1, r4, ror sp
    11d8:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    11dc:	blmi	2ae604 <__assert_fail@plt+0x2ada88>
    11e0:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
    11e4:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
    11e8:	blmi	26f79c <__assert_fail@plt+0x26ec20>
    11ec:	ldrdlt	r5, [r3, -r3]!
    11f0:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
    11f4:			; <UNDEFINED> instruction: 0xf7ff6818
    11f8:			; <UNDEFINED> instruction: 0xf7ffebd6
    11fc:	blmi	1c1100 <__assert_fail@plt+0x1c0584>
    1200:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    1204:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
    1208:	andeq	r0, r1, r2, lsr #28
    120c:	andeq	r0, r1, r4, asr #26
    1210:	strheq	r0, [r0], -r4
    1214:	andeq	r0, r1, lr, lsl #28
    1218:	andeq	r0, r1, r2, lsl #28
    121c:	svclt	0x0000e7c4
    1220:	svclt	0x00004770
    1224:	eorscs	fp, r8, #8, 10	; 0x2000000
    1228:	orrmi	pc, r0, #1325400064	; 0x4f000000
    122c:	ldc	7, cr15, [sl], {255}	; 0xff
    1230:	andle	r3, r0, r1
    1234:	stmdami	r3, {r3, r8, sl, fp, ip, sp, pc}
    1238:			; <UNDEFINED> instruction: 0x4008e8bd
    123c:			; <UNDEFINED> instruction: 0xf7ff4478
    1240:	svclt	0x0000bbff
    1244:	andeq	r0, r0, ip, asr #5
    1248:	mvnsmi	lr, sp, lsr #18
    124c:	vstrcs.16	s12, [lr, #-266]	; 0xfffffef6	; <UNPREDICTABLE>
    1250:	stmvs	r3, {r6, r8, ip, lr, pc}
    1254:	strteq	pc, [r0], -r0, lsl #2
    1258:	ldreq	pc, [r0, -r0, lsl #2]
    125c:	tstcs	sp, r4, lsl #12
    1260:	ldmdavs	r8, {r1, r4, r5, r9, sl, lr}^
    1264:	mcrr	7, 15, pc, lr, cr15	; <UNPREDICTABLE>
    1268:	andsle	r3, sl, r1
    126c:	stmdavs	r0!, {r8, r9, sp}
    1270:	andcc	r6, r4, r3, lsr #8
    1274:	bl	febbf278 <__assert_fail@plt+0xfebbe6fc>
    1278:	stmdavs	r0!, {r1, r5, r7, fp, sp, lr}
    127c:	ldrdcc	r6, [r4], -r3
    1280:	sbcsvs	r3, r3, r1, lsl #22
    1284:	bl	fe23f288 <__assert_fail@plt+0xfe23e70c>
    1288:	stmdavs	r0!, {r0, r3, r4, r5, r9, sl, lr}^
    128c:			; <UNDEFINED> instruction: 0xffcaf7ff
    1290:			; <UNDEFINED> instruction: 0xf7ff6860
    1294:	strtmi	lr, [r0], -r2, ror #24
    1298:	bl	fe5bf29c <__assert_fail@plt+0xfe5be720>
    129c:	ldmfd	sp!, {sp}
    12a0:			; <UNDEFINED> instruction: 0xf7ff81f0
    12a4:	stmdavs	r3, {r3, r4, sl, fp, sp, lr, pc}
    12a8:	blcs	2d2cb0 <__assert_fail@plt+0x2d2134>
    12ac:	strtvs	sp, [r3], #-479	; 0xfffffe21
    12b0:	bl	fe8bf2b4 <__assert_fail@plt+0xfe8be738>
    12b4:	cmnvs	r0, r9, lsr r6
    12b8:			; <UNDEFINED> instruction: 0xf7ff6860
    12bc:	stmiavs	r3!, {r0, r1, r4, r5, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    12c0:			; <UNDEFINED> instruction: 0x46294632
    12c4:			; <UNDEFINED> instruction: 0xf7ff6858
    12c8:	andcc	lr, r1, lr, lsl ip
    12cc:			; <UNDEFINED> instruction: 0xf8d8d1ce
    12d0:	strb	r3, [ip, r0]
    12d4:	adccs	r4, r0, #4, 22	; 0x1000
    12d8:	stmdami	r5, {r2, r8, fp, lr}
    12dc:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    12e0:			; <UNDEFINED> instruction: 0xf7ff4478
    12e4:	svclt	0x0000ec4c
    12e8:			; <UNDEFINED> instruction: 0x000004b0
    12ec:	andeq	r0, r0, sl, asr #4
    12f0:	andeq	r0, r0, ip, asr r2
    12f4:	svcmi	0x00f0e92d
    12f8:			; <UNDEFINED> instruction: 0x4690b091
    12fc:	svcls	0x001a4a62
    1300:	blmi	1892b80 <__assert_fail@plt+0x1892004>
    1304:			; <UNDEFINED> instruction: 0xf8df447a
    1308:	ldmdavs	ip!, {r3, r7, r8, sp, pc}
    130c:	ldrbtmi	r5, [sl], #2259	; 0x8d3
    1310:	ldmdavs	fp, {r1, sl, fp, sp}
    1314:			; <UNDEFINED> instruction: 0xf04f930f
    1318:	vcgt.u8	d0, d0, d0
    131c:			; <UNDEFINED> instruction: 0xf10d80aa
    1320:	tstls	r1, ip, lsl #22
    1324:	addvc	pc, r0, #1325400064	; 0x4f000000
    1328:	ldrbmi	r2, [r9], -r0, lsl #6
    132c:	ldrbcc	pc, [pc, #79]!	; 1383 <__assert_fail@plt+0x807>	; <UNPREDICTABLE>
    1330:	movwls	sl, #19466	; 0x4c0a
    1334:	strmi	r9, [r1], r7, lsl #8
    1338:	movwls	r2, #13313	; 0x3401
    133c:	blge	65f68 <__assert_fail@plt+0x653ec>
    1340:	movwls	r9, #21510	; 0x5406
    1344:			; <UNDEFINED> instruction: 0xf8cd2314
    1348:	stmib	sp, {r3, pc}^
    134c:	stmib	sp, {r1, r3, r8, sl, ip, lr}^
    1350:	strls	r5, [lr, #-1292]	; 0xfffffaf4
    1354:			; <UNDEFINED> instruction: 0xf7ff9308
    1358:			; <UNDEFINED> instruction: 0x4604ebf4
    135c:	subsle	r2, sp, r0, lsl #16
    1360:	rsbsle	r1, pc, r1, ror #24
    1364:	cmnle	r3, r0, lsr #11
    1368:	blcs	2e7f90 <__assert_fail@plt+0x2e7414>
    136c:	stmdbls	r7, {r0, r2, r4, r5, r8, fp, ip, lr, pc}
    1370:	eorsle	r2, r2, r0, lsl #18
    1374:	stccs	8, cr6, [r1, #-564]	; 0xfffffdcc
    1378:	ldmdavs	sl!, {r0, r1, r2, r5, r6, r8, ip, lr, pc}
    137c:	ldrtmi	r3, [r0], -ip, lsl #2
    1380:			; <UNDEFINED> instruction: 0xf7ff0092
    1384:	blls	27c08c <__assert_fail@plt+0x27b510>
    1388:	ldrle	r0, [sl, #-1818]	; 0xfffff8e6
    138c:	strtmi	r4, [r9], -r1, asr #22
    1390:	eorcs	r4, fp, #4259840	; 0x410000
    1394:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    1398:	ldmdavs	fp, {r3, r4, r5, r6, sl, lr}
    139c:	bl	17bf3a0 <__assert_fail@plt+0x17be824>
    13a0:	blcs	1b494 <__assert_fail@plt+0x1a918>
    13a4:	cdpcc	13, 0, cr13, cr4, cr11, {0}
    13a8:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    13ac:	svceq	0x0004f856
    13b0:	stmdaeq	r1, {r3, r8, ip, sp, lr, pc}
    13b4:	bl	ff43f3b8 <__assert_fail@plt+0xff43e83c>
    13b8:	strbmi	r6, [r3, #-2107]	; 0xfffff7c5
    13bc:	movwcs	sp, #3318	; 0xcf6
    13c0:	bmi	d994b4 <__assert_fail@plt+0xd98938>
    13c4:	ldrbtmi	r4, [sl], #-2865	; 0xfffff4cf
    13c8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    13cc:	subsmi	r9, sl, pc, lsl #22
    13d0:	strtmi	sp, [r0], -sp, asr #2
    13d4:	pop	{r0, r4, ip, sp, pc}
    13d8:	blls	2653a0 <__assert_fail@plt+0x264824>
    13dc:	strble	r0, [lr, #1819]!	; 0x71b
    13e0:	eorcs	r4, lr, #44, 22	; 0xb000
    13e4:	tstcs	r1, lr, lsr #16
    13e8:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    13ec:	ldmdavs	fp, {r3, r4, r5, r6, sl, lr}
    13f0:	bl	d3f3f4 <__assert_fail@plt+0xd3e878>
    13f4:	stmdbge	sp, {r1, r3, r4, r5, fp, sp, lr}
    13f8:	addseq	r4, r2, r0, lsr r6
    13fc:	bl	bf400 <__assert_fail@plt+0xbe884>
    1400:	blcs	1b4f4 <__assert_fail@plt+0x1a978>
    1404:	svcne	0x0035dddb
    1408:			; <UNDEFINED> instruction: 0xf8552600
    140c:	strcc	r0, [r1], -r4, lsl #30
    1410:	bl	fe8bf414 <__assert_fail@plt+0xfe8be898>
    1414:	adcsmi	r6, r3, #3866624	; 0x3b0000
    1418:			; <UNDEFINED> instruction: 0xe7d0dcf7
    141c:			; <UNDEFINED> instruction: 0x46484659
    1420:	addvc	pc, r0, #1325400064	; 0x4f000000
    1424:	bl	fe33f428 <__assert_fail@plt+0xfe33e8ac>
    1428:	stmdacs	r0, {r2, r9, sl, lr}
    142c:	bfi	sp, r8, #3, #6
    1430:	eorcs	r4, r8, #24, 22	; 0x6000
    1434:	tstcs	r1, fp, lsl r8
    1438:	ldrbtcc	pc, [pc], #79	; 1440 <__assert_fail@plt+0x8c4>	; <UNPREDICTABLE>
    143c:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    1440:	ldmdavs	fp, {r3, r4, r5, r6, sl, lr}
    1444:	bl	2bf448 <__assert_fail@plt+0x2be8cc>
    1448:	ldmdami	r2, {r0, r1, r3, r4, r5, r7, r8, r9, sl, sp, lr, pc}
    144c:	bmi	592d00 <__assert_fail@plt+0x592184>
    1450:			; <UNDEFINED> instruction: 0xf04f2101
    1454:			; <UNDEFINED> instruction: 0xf85a34ff
    1458:	ldrbtmi	r0, [sl], #-0
    145c:			; <UNDEFINED> instruction: 0xf7ff6800
    1460:	str	lr, [lr, r6, asr #22]!
    1464:	ldrbtmi	r4, [r8], #-2065	; 0xfffff7ef
    1468:	b	ffb3f46c <__assert_fail@plt+0xffb3e8f0>
    146c:			; <UNDEFINED> instruction: 0xf7ffe7a9
    1470:	blmi	3fbfd0 <__assert_fail@plt+0x3fb454>
    1474:	stmdbmi	pc, {r1, r6, r9, sp}	; <UNPREDICTABLE>
    1478:	ldrbtmi	r4, [fp], #-2063	; 0xfffff7f1
    147c:	tstcc	r0, #2030043136	; 0x79000000
    1480:			; <UNDEFINED> instruction: 0xf7ff4478
    1484:	svclt	0x0000eb7c
    1488:	andeq	r0, r1, r4, lsr #24
    148c:	strheq	r0, [r0], -ip
    1490:	andeq	r0, r1, sl, lsl ip
    1494:	andeq	r0, r0, r0, asr #1
    1498:	andeq	r0, r0, ip, asr #4
    149c:	andeq	r0, r1, r2, ror #22
    14a0:	andeq	r0, r0, r4, lsr #4
    14a4:	andeq	r0, r0, r8, asr #2
    14a8:	andeq	r0, r0, sl, asr r1
    14ac:	andeq	r0, r0, r6, lsl #2
    14b0:	andeq	r0, r0, r2, lsl r3
    14b4:	andeq	r0, r0, ip, lsr #1
    14b8:	ldrdeq	r0, [r0], -r4
    14bc:	mvnsmi	lr, #737280	; 0xb4000
    14c0:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
    14c4:	stcmi	6, cr4, [ip, #-544]	; 0xfffffde0
    14c8:	ldrbtmi	r4, [lr], #-1681	; 0xfffff96f
    14cc:	b	153f4d0 <__assert_fail@plt+0x153e954>
    14d0:	blne	1d926cc <__assert_fail@plt+0x1d91b50>
    14d4:	strhle	r1, [sl], -r6
    14d8:	strcs	r3, [r0], #-3332	; 0xfffff2fc
    14dc:	svccc	0x0004f855
    14e0:	strbmi	r3, [sl], -r1, lsl #8
    14e4:	ldrtmi	r4, [r8], -r1, asr #12
    14e8:	adcmi	r4, r6, #152, 14	; 0x2600000
    14ec:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    14f0:	svclt	0x000083f8
    14f4:	andeq	r0, r1, r2, asr r9
    14f8:	andeq	r0, r1, r8, asr #18
    14fc:	svclt	0x00004770

Disassembly of section .fini:

00001500 <.fini>:
    1500:	push	{r3, lr}
    1504:	pop	{r3, pc}
