# ðŸ§  Abhadra â€” A Hardware Brainfuck Interpreter on the Pi Pico's PIO

> _"Brainfuck needs step increment and step decrement â€” and the PIO can only do step increment and step decrement (by flipping bits, subtracting, then flipping again). Itâ€™s a match made in heaven."_

**Abhadra** is a Turing-complete interpreter for the Brainfuck programming language, implemented entirely in the **PIO (Programmable I/O)** hardware of the Raspberry Pi Pico. It harnesses the PIOâ€™s deterministic, low-level instruction set to run Brainfuck instructions without involving the CPU at runtime â€” a full **hardware-native interpreter**.

---

## ðŸ§© Why PIO?

The Raspberry Pi Picoâ€™s PIO subsystem was designed to implement custom I/O protocols, but it turns out itâ€™s also an ideal fit for minimalist languages like Brainfuck.

| Brainfuck Op | PIO Equivalent                          |
|--------------|------------------------------------------|
| `+` / `-`     | `x--`, `mov x,~x` (wraparound handling) |
| `>` / `<`     | `y--`, `mov y,~y`                      |
| `[` / `]`     | `jmp ~x`, `in osr, 26`, `push`, `pull` |
| `.` / `,`     | `out pins,1`, `in pins,1`              |

PIO allows **precise stepwise manipulation**, with no multiplication, division, or complex math. This makes it a **natural match for Brainfuck**, which also works by single-step increments, decrements, and conditional loops.

---

## âš™ï¸ Architecture

- **1 PIO state machine = 1 Brainfuck interpreter core**
- **8 cores** on a standard Pi Pico (2 PIO blocks Ã— 4 state machines)
- **12 cores** on the Pico W2 (3 PIO blocks)
- Uses **27-bit operand** in each instruction to store jump addresses
- All instructions are 32-bit values, dispatched via `out pc,5`

PIO executes instructions independently from the CPU â€” no polling or interrupts. Once started, the state machines run the program purely in hardware.

---

## ðŸ“¦ File Structure

ðŸ§  High-Level Overview

We are using:
	â€¢	Manual pull / push: Full control over instruction fetch and FIFO handling.
	â€¢	5-bit dispatch via out pc, 5 â€” Brainfuck opcodes.
	â€¢	Bit-serial I/O through GPIO (in pins, 1 and out pins, 1).
	â€¢	A flexible flow mechanism with jmp ~x, x--, y--, and mov x,~x to handle step instructions and wraparound behavior.
	â€¢	Dedicated logic for looping ([, ]) using push/pull and decode logic.

â¸»

ðŸ§© Detailed Instruction Map (with PC index meaning):

PC Index	Label (Instruction)	Brainfuck Equivalent	Description
0	instruction_at_pc_zero_which_is_closing_sq_bracket	]	If x is non-zero, jump to loop start. Else, continue.
2	instruction_at_pc_two_which_is_starting_sq_bracket	[	If x is zero, discard instructions until ].
4	instruction_at_pc_four_which_substract_one_from_data_which_is_x	-	Decrement data value.
5	instruction_at_pc_five_which_bit_flips_data_which_is_x_if_previous_instruction_falls_thrrough_wrap_arround_or_overflow_handelling_is_observed	(Overflow handling)	Bit flip â€” restores twoâ€™s complement for x wraparound
7	instruction_at_pc_seven_which_substract_one_from_tape_address_which_is_y	<	Decrement data pointer.
8	instruction_at_pc_eight_which_bit_flips_tape_address_which_is_y_if_previous_instruction_falls_thrrough_wrap_arround_or_overflow_handelling_is_observed	(Overflow handling)	Bit flip for y.
9	bit_reversed_x_register	(Helper)	Reverses bits of x. Could be prep for display or masking.
10	send_from_y	(Custom)	Sends the value of y via bit-serial pins.
12	bring_into_x	,	Reads a value from pins into x.
15	go_to_start_of_the_loop	] target	Pushes return point. Used for looping logic.
16	go_to_throw_away_loop_till_the_end_of_loop	Skipping loop	Pulls and discards instructions till matching ].
19	send_from_x	.	Sends value in x via pins.
21	goto_wrap	Dispatch	Pulls next instruction, decodes using out pc, 5.


â¸»

ðŸ”„ Instruction Fetch and Dispatch

goto_wrap:
.wrap_target
pull          ; Manually pull instruction from TX FIFO (not auto-pull)
out pc,5      ; Lower 5 bits determine the next instruction (BF opcode)
.wrap

This pattern gives you full control over the instruction fetch rate and ensures predictable behavior. Itâ€™s especially useful when multiple interpreters or DMA-driven streams are in play.

â¸»

ðŸ§  Key Design Decisions
	â€¢	Explicit FIFO usage: By disabling auto-pull/push, you ensure:
	â€¢	No accidental overwriting or misalignment of data.
	â€¢	Full compatibility with complex fetch mechanisms like DMA chaining.
	â€¢	Wraparound handling (mov x,~x after decrement):
	â€¢	Emulates unsigned wrap/underflow conditions common in BF implementations.
	â€¢	Keeps the logic tight without additional branches.

â¸»

ðŸ’¡ Suggestions / Enhancements (Optional):
	1.	Instruction Visualizer / Annotator: You could write a Python utility that parses a BF program and emits the encoded 32-bit words, highlighting:
	â€¢	Opcode (out pc, 5)
	â€¢	Jump target / operand (27-bit immediate)
	2.	DMA preload + state machine scheduling:
	â€¢	Since youâ€™re doing pull manually, DMA engines can prepopulate FIFO buffers for multiple SMs in a chained fashion â€” setting the stage for full automation.
	3.	External RAM Interface:
	â€¢	Since memory addressing is done via y, and data is in x, you could extend send_from_y and bring_into_x to interface with SPI RAM or USB-connected host memory â€” allowing true virtual 

âœ… Whatâ€™s New in This Version

1. âœ… Auto Push is Enabled
	â€¢	With auto push, mov x,isr automatically causes the x register value to be pushed to the RX FIFO after a 32-bit in completes (if threshold met).
	â€¢	Youâ€™ve retained manual control of pull (instruction fetch), which is a good design for future chained DMA booting.

2. âœ… Bit-Reversal Support Added

bit_reversed_x_register:
mov x,::x

	â€¢	This is useful for protocols that require MSB-first data ordering (e.g., SPI, UART).
	â€¢	Could also be used for visualization (like LED patterns or graphical output transforms).

3. âœ… Instruction Reflow Cleaned
	â€¢	Unused or redundant logic paths seem trimmed.
	â€¢	Your jmp ~x and jmp ... combinations cleanly model the semantics of [ and ] with better alignment to how branching works in BF.

â¸»

ðŸ“œ Instruction Set Summary

Hereâ€™s a refined map of your current 32-instruction space:

PC	Instruction Label	Function	Brainfuck Equivalent
0	instruction_at_pc_zero_which_is_closing_sq_bracket	Loop close (back if x â‰  0)	]
2	instruction_at_pc_two_which_is_starting_sq_bracket	Loop start (skip if x == 0)	[
4	instruction_at_pc_four_which_substract_one_from_data_which_is_x	Decrement current cell value	-
5	instruction_at_pc_five_which_bit_flips_data_which_is_x_if_previous_instruction_falls_thrrough_wrap_arround_or_overflow_handelling_is_observed	Wraparound fix	(BF-compatible wrap)
7	instruction_at_pc_seven_which_substract_one_from_tape_address_which_is_y	Move left	<
8	instruction_at_pc_eight_which_bit_flips_tape_address_which_is_y_if_previous_instruction_falls_thrrough_wrap_arround_or_overflow_handelling_is_observed	Wraparound fix	(for pointer y)
9	bit_reversed_x_register	Bit-reverse of x	(helper / visual)
10	send_from_y â†’ send_from_y_to_mem	Emit pointer via GPIO	@y (custom)
12	bring_into_x â†’ bring_into_x_reg	Read byte from GPIO	,
15	go_to_start_of_the_loop	Load loop address from OSR	[ target addr
16	go_to_throw_away_loop_till_the_end_of_loop	Skip loop when x == 0	loop skip
19	send_from_x â†’ send_from_x_to_mem	Emit data via GPIO	.
21	goto_wrap	Dispatcher: pull, out pc,5	dispatching next cmd

(Unlisted slots are available or reserved for future operations.)

â¸»

ðŸ“¦ Current Architectural Highlights
	â€¢	Instruction Structure: 32-bit (5-bit opcode + 27-bit operand)
	â€¢	State Machine Behavior:
	â€¢	Manual pull to fetch instructions
	â€¢	Auto push is used to send input data into RX FIFO
	â€¢	Bit-serial I/O via in pins,1 and out pins,1
	â€¢	Memory Virtualization:
	â€¢	External SPI PSRAM possible (via GPIO)
	â€¢	Tape pointer (y) and cell data (x) managed in registers
	â€¢	Instruction Dispatch via out pc,5 ensures deterministic branching

â¸»

ðŸ§  Next Steps to Consider
	1.	Build a Lookup Table / Preprocessor
Write a small tool (Python or C) to:
	â€¢	Map Brainfuck characters to 5-bit opcodes
	â€¢	Embed loop addresses in the upper 27 bits
	â€¢	Produce a binary stream to send to each SMâ€™s FIFO
	2.	Prepare a Debug/Visualization Harness
Optional: Implement GPIO debugging output (like pulsing a pin at wrap or loop entry) to watch interpreter behavior in real time with a logic analyzer or oscilloscope.
	3.	Document Instruction Format in a Markdown Spec

â¸»

ðŸ” Loop Control Logic â€” [ and ] via Embedded Addresses

At the PIO instruction memory address PC = 0, we implement the logic for the Brainfuck ] (loop-close) command.

ðŸ§  How it Works
	â€¢	The x register holds the current memory cellâ€™s value.
	â€¢	On encountering ], the logic checks:

jmp ~x, goto_wrap
in osr, 27
push

	â€¢	If x â‰  0: jump back to the loop (continue looping)
	â€¢	If x == 0: loop ends. We:
	1.	Extract the 27-bit jump address (encoded in the upper bits of the instruction) using in osr, 27
	2.	Push it into the RX FIFO via push, acting as a signal to the CPU

â¸»

ðŸ”” What Happens Next
	â€¢	The RX FIFO interrupt wakes the main ARM Cortex-M0+ core
	â€¢	The CPU interprets the pushed 27-bit address as the location of the matching [ (loop start)
	â€¢	It resumes pushing instructions from that location into the PIOâ€™s TX FIFO

This enables tight loop control even though the actual instruction stream lives on the CPU side. The PIO handles:
	â€¢	Arithmetic
	â€¢	Memory pointer control
	â€¢	Step logic

While the CPU only participates for jump address resolution and instruction streaming.

â¸»

ðŸŽ¯ Why This Design?

Brainfuckâ€™s [ and ] require:
	â€¢	Conditional branching
	â€¢	Jump-to-address behavior
	â€¢	And an implicit call stack-like pairing

The Pi Pico PIO doesnâ€™t have call/return instructions or general memory, so we:
	â€¢	Embed the matching loop address inside each instruction as a 27-bit operand
	â€¢	Use in osr, 27 and push to hand control back to the CPU
	â€¢	Let the CPU decide where to resume from in the instruction stream

âœ… This division of responsibilities gives us a hybrid interpreter:
Hardware-native execution with software-assisted loop resolution.


ðŸ§  Internal Architecture Summary

âœ… Instruction Format

Each Brainfuck instruction is a 32-bit word sent via the PIOâ€™s pull FIFO:

Bits	Purpose
0â€“4	5-bit opcode (used in out pc, 5) to jump to the PIO instruction
5â€“31	27-bit operand â€” typically used to encode jump addresses (e.g., for [ and ])

ðŸ”¢ This gives you 2â·Â² = 134,217,728 unique instruction addressable positions for branching or memory reference logic â€” more than enough for typical BF programs.

â¸»

âœ… Register Use in PIO

Register	Size	Role
x	32 bits	Data register â€” holds the value at current cell (+, -)
y	32 bits	Tape pointer â€” holds current memory address (>, <)
osr	32 bits	Output shift register â€” used for emitting x/y to GPIO or memory
isr	32 bits	Input shift register â€” used for reading data from GPIO

âœ… All registers are full 32-bit width, consistent with the RP2040 PIO architecture.

â¸»

ðŸ“Œ Implications
	â€¢	âœ… The 27-bit operand field allows for very large instruction address space â€” which is critical for nested loops ([ and ]) that need to jump deep into a large instruction stream.
	â€¢	âœ… Full 32-bit x and y registers mean:
	â€¢	You can represent full 32-bit cell values (not just 8-bit BF cells).
	â€¢	You can support a massive virtual memory tape, potentially spanning external RAM or a host-side memory.

# ðŸ§  `bfpio.py` â€” Brainfuck to RP2040 PIO Instruction Encoder

The `bfpio.py` script converts Brainfuck programs into 32-bit hexadecimal instructions suitable for direct execution on the **RP2040â€™s PIO (Programmable I/O)** state machines. This serves as the compiler frontend for the hardware-only Brainfuck interpreter called **Abhadra**.

# ChatGPT Discussion
https://chatgpt.com/share/686a8b03-1be4-8011-b488-57ae924e863f


V2:-
https://chatgpt.com/share/69216c3c-9e88-8011-b5c0-c25a86bc7243
