Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o C:/Users/lab/Desktop/Lab4/zad1/sch1_sch1_sch_tb_isim_beh.exe -prj C:/Users/lab/Desktop/Lab4/zad1/sch1_sch1_sch_tb_beh.prj work.sch1_sch1_sch_tb 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 12
Turning on mult-threading, number of parallel sub-compilation jobs: 24 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/lab/Desktop/Lab4/zad1/sch1.vhf" into library work
Parsing VHDL file "C:/Users/lab/Desktop/Lab4/zad1/test1.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling package vcomponents
Compiling architecture and4_v of entity AND4 [and4_default]
Compiling architecture xnor2_v of entity XNOR2 [xnor2_default]
Compiling architecture and2_v of entity AND2 [and2_default]
Compiling architecture behavioral of entity COMP8_MXILINX_sch1 [comp8_mxilinx_sch1_default]
Compiling architecture gnd_v of entity GND [gnd_default]
Compiling architecture fdcp_v of entity FDCP [\FDCP('0')\]
Compiling architecture behavioral of entity FDC_MXILINX_sch1 [\FDC_MXILINX_sch1('0')\]
Compiling architecture behavioral of entity sch1 [sch1_default]
Compiling architecture behavioral of entity sch1_sch1_sch_tb
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 21 VHDL Units
Built simulation executable C:/Users/lab/Desktop/Lab4/zad1/sch1_sch1_sch_tb_isim_beh.exe
Fuse Memory Usage: 51128 KB
Fuse CPU Usage: 421 ms
