<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="Source of the Rust file `src/sdhc0.rs`."><meta name="keywords" content="rust, rustlang, rust-lang"><title>sdhc0.rs - source</title><link rel="stylesheet" type="text/css" href="../../normalize.css"><link rel="stylesheet" type="text/css" href="../../rustdoc.css" id="mainThemeStyle"><link rel="stylesheet" type="text/css" href="../../light.css"  id="themeStyle"><link rel="stylesheet" type="text/css" href="../../dark.css" disabled ><link rel="stylesheet" type="text/css" href="../../ayu.css" disabled ><script id="default-settings"></script><script src="../../storage.js"></script><script src="../../crates.js"></script><noscript><link rel="stylesheet" href="../../noscript.css"></noscript><link rel="icon" type="image/svg+xml" href="../../favicon.svg">
<link rel="alternate icon" type="image/png" href="../../favicon-16x16.png">
<link rel="alternate icon" type="image/png" href="../../favicon-32x32.png"><style type="text/css">#crate-search{background-image:url("../../down-arrow.svg");}</style></head><body class="rustdoc source"><!--[if lte IE 11]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><nav class="sidebar"><div class="sidebar-menu" role="button">&#9776;</div><a href='../../psoc6_01_pac/index.html'><div class='logo-container rust-logo'><img src='../../rust-logo.png' alt='logo'></div></a></nav><div class="theme-picker"><button id="theme-picker" aria-label="Pick another theme!" aria-haspopup="menu" title="themes"><img src="../../brush.svg" width="18" height="18" alt="Pick another theme!"></button><div id="theme-choices" role="menu"></div></div><nav class="sub"><form class="search-form"><div class="search-container"><div><select id="crate-search"><option value="All crates">All crates</option></select><input class="search-input" name="search" disabled autocomplete="off" spellcheck="false" placeholder="Click or press ‘S’ to search, ‘?’ for more options…" type="search"></div><button type="button" id="help-button" title="help">?</button><a id="settings-menu" href="../../settings.html" title="settings"><img src="../../wheel.svg" width="18" height="18" alt="Change settings"></a></div></form></nav><section id="main" class="content"><div class="example-wrap"><pre class="line-numbers"><span id="1">  1</span>
<span id="2">  2</span>
<span id="3">  3</span>
<span id="4">  4</span>
<span id="5">  5</span>
<span id="6">  6</span>
<span id="7">  7</span>
<span id="8">  8</span>
<span id="9">  9</span>
<span id="10"> 10</span>
<span id="11"> 11</span>
<span id="12"> 12</span>
<span id="13"> 13</span>
<span id="14"> 14</span>
<span id="15"> 15</span>
<span id="16"> 16</span>
<span id="17"> 17</span>
<span id="18"> 18</span>
<span id="19"> 19</span>
<span id="20"> 20</span>
<span id="21"> 21</span>
<span id="22"> 22</span>
<span id="23"> 23</span>
<span id="24"> 24</span>
<span id="25"> 25</span>
<span id="26"> 26</span>
<span id="27"> 27</span>
<span id="28"> 28</span>
<span id="29"> 29</span>
<span id="30"> 30</span>
<span id="31"> 31</span>
<span id="32"> 32</span>
<span id="33"> 33</span>
<span id="34"> 34</span>
<span id="35"> 35</span>
<span id="36"> 36</span>
<span id="37"> 37</span>
<span id="38"> 38</span>
<span id="39"> 39</span>
<span id="40"> 40</span>
<span id="41"> 41</span>
<span id="42"> 42</span>
<span id="43"> 43</span>
<span id="44"> 44</span>
<span id="45"> 45</span>
<span id="46"> 46</span>
<span id="47"> 47</span>
<span id="48"> 48</span>
<span id="49"> 49</span>
<span id="50"> 50</span>
<span id="51"> 51</span>
<span id="52"> 52</span>
<span id="53"> 53</span>
<span id="54"> 54</span>
<span id="55"> 55</span>
<span id="56"> 56</span>
<span id="57"> 57</span>
<span id="58"> 58</span>
<span id="59"> 59</span>
<span id="60"> 60</span>
<span id="61"> 61</span>
<span id="62"> 62</span>
<span id="63"> 63</span>
<span id="64"> 64</span>
<span id="65"> 65</span>
<span id="66"> 66</span>
<span id="67"> 67</span>
<span id="68"> 68</span>
<span id="69"> 69</span>
<span id="70"> 70</span>
<span id="71"> 71</span>
<span id="72"> 72</span>
<span id="73"> 73</span>
<span id="74"> 74</span>
<span id="75"> 75</span>
<span id="76"> 76</span>
<span id="77"> 77</span>
<span id="78"> 78</span>
<span id="79"> 79</span>
<span id="80"> 80</span>
<span id="81"> 81</span>
<span id="82"> 82</span>
<span id="83"> 83</span>
<span id="84"> 84</span>
<span id="85"> 85</span>
<span id="86"> 86</span>
<span id="87"> 87</span>
<span id="88"> 88</span>
<span id="89"> 89</span>
<span id="90"> 90</span>
<span id="91"> 91</span>
<span id="92"> 92</span>
<span id="93"> 93</span>
<span id="94"> 94</span>
<span id="95"> 95</span>
<span id="96"> 96</span>
<span id="97"> 97</span>
<span id="98"> 98</span>
<span id="99"> 99</span>
<span id="100">100</span>
<span id="101">101</span>
<span id="102">102</span>
<span id="103">103</span>
<span id="104">104</span>
<span id="105">105</span>
<span id="106">106</span>
<span id="107">107</span>
<span id="108">108</span>
<span id="109">109</span>
<span id="110">110</span>
<span id="111">111</span>
<span id="112">112</span>
<span id="113">113</span>
<span id="114">114</span>
<span id="115">115</span>
<span id="116">116</span>
<span id="117">117</span>
<span id="118">118</span>
<span id="119">119</span>
<span id="120">120</span>
<span id="121">121</span>
<span id="122">122</span>
<span id="123">123</span>
<span id="124">124</span>
<span id="125">125</span>
<span id="126">126</span>
<span id="127">127</span>
<span id="128">128</span>
<span id="129">129</span>
<span id="130">130</span>
<span id="131">131</span>
<span id="132">132</span>
<span id="133">133</span>
<span id="134">134</span>
<span id="135">135</span>
<span id="136">136</span>
<span id="137">137</span>
<span id="138">138</span>
<span id="139">139</span>
<span id="140">140</span>
<span id="141">141</span>
<span id="142">142</span>
<span id="143">143</span>
<span id="144">144</span>
<span id="145">145</span>
<span id="146">146</span>
<span id="147">147</span>
<span id="148">148</span>
<span id="149">149</span>
<span id="150">150</span>
<span id="151">151</span>
<span id="152">152</span>
<span id="153">153</span>
<span id="154">154</span>
<span id="155">155</span>
<span id="156">156</span>
<span id="157">157</span>
<span id="158">158</span>
<span id="159">159</span>
<span id="160">160</span>
<span id="161">161</span>
<span id="162">162</span>
<span id="163">163</span>
<span id="164">164</span>
<span id="165">165</span>
<span id="166">166</span>
<span id="167">167</span>
<span id="168">168</span>
<span id="169">169</span>
<span id="170">170</span>
<span id="171">171</span>
<span id="172">172</span>
<span id="173">173</span>
<span id="174">174</span>
</pre><pre class="rust">
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">r&quot;Register block&quot;</span>]</span>
<span class="attribute">#[<span class="ident">repr</span>(<span class="ident">C</span>)]</span>
<span class="kw">pub</span> <span class="kw">struct</span> <span class="ident">RegisterBlock</span> {
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0x00 - MMIO at SDHC wrapper level&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">wrap</span>: <span class="ident">WRAP</span>,
    <span class="ident">_reserved1</span>: [<span class="ident">u8</span>; <span class="number">0x0ffc</span>],
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0x1000..0x1538 - MMIO for Synopsys Mobile Storage Host Controller IP&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">core</span>: <span class="ident">CORE</span>,
}
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">r&quot;Register block&quot;</span>]</span>
<span class="attribute">#[<span class="ident">repr</span>(<span class="ident">C</span>)]</span>
<span class="kw">pub</span> <span class="kw">struct</span> <span class="ident">WRAP</span> {
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0x00 - Top level wrapper control&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">ctl</span>: <span class="kw">crate</span><span class="ident">::Reg</span><span class="op">&lt;</span><span class="self">self</span><span class="ident">::wrap::ctl::CTL_SPEC</span><span class="op">&gt;</span>,
}
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">r&quot;Register block&quot;</span>]</span>
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;MMIO at SDHC wrapper level&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">wrap</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">r&quot;Register block&quot;</span>]</span>
<span class="attribute">#[<span class="ident">repr</span>(<span class="ident">C</span>)]</span>
<span class="kw">pub</span> <span class="kw">struct</span> <span class="ident">CORE</span> {
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0x00 - SDMA System Address register&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">sdmasa_r</span>: <span class="kw">crate</span><span class="ident">::Reg</span><span class="op">&lt;</span><span class="self">self</span><span class="ident">::core::sdmasa_r::SDMASA_R_SPEC</span><span class="op">&gt;</span>,
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0x04 - Block Size register&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">blocksize_r</span>: <span class="kw">crate</span><span class="ident">::Reg</span><span class="op">&lt;</span><span class="self">self</span><span class="ident">::core::blocksize_r::BLOCKSIZE_R_SPEC</span><span class="op">&gt;</span>,
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0x06 - 16-bit Block Count register&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">blockcount_r</span>: <span class="kw">crate</span><span class="ident">::Reg</span><span class="op">&lt;</span><span class="self">self</span><span class="ident">::core::blockcount_r::BLOCKCOUNT_R_SPEC</span><span class="op">&gt;</span>,
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0x08 - Argument register&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">argument_r</span>: <span class="kw">crate</span><span class="ident">::Reg</span><span class="op">&lt;</span><span class="self">self</span><span class="ident">::core::argument_r::ARGUMENT_R_SPEC</span><span class="op">&gt;</span>,
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0x0c - Transfer Mode register&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">xfer_mode_r</span>: <span class="kw">crate</span><span class="ident">::Reg</span><span class="op">&lt;</span><span class="self">self</span><span class="ident">::core::xfer_mode_r::XFER_MODE_R_SPEC</span><span class="op">&gt;</span>,
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0x0e - Command register&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">cmd_r</span>: <span class="kw">crate</span><span class="ident">::Reg</span><span class="op">&lt;</span><span class="self">self</span><span class="ident">::core::cmd_r::CMD_R_SPEC</span><span class="op">&gt;</span>,
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0x10 - Response Register 0/1&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">resp01_r</span>: <span class="kw">crate</span><span class="ident">::Reg</span><span class="op">&lt;</span><span class="self">self</span><span class="ident">::core::resp01_r::RESP01_R_SPEC</span><span class="op">&gt;</span>,
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0x14 - Response Register 2/3&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">resp23_r</span>: <span class="kw">crate</span><span class="ident">::Reg</span><span class="op">&lt;</span><span class="self">self</span><span class="ident">::core::resp23_r::RESP23_R_SPEC</span><span class="op">&gt;</span>,
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0x18 - Response Register 4/5&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">resp45_r</span>: <span class="kw">crate</span><span class="ident">::Reg</span><span class="op">&lt;</span><span class="self">self</span><span class="ident">::core::resp45_r::RESP45_R_SPEC</span><span class="op">&gt;</span>,
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0x1c - Response Register 6/7&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">resp67_r</span>: <span class="kw">crate</span><span class="ident">::Reg</span><span class="op">&lt;</span><span class="self">self</span><span class="ident">::core::resp67_r::RESP67_R_SPEC</span><span class="op">&gt;</span>,
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0x20 - Buffer Data Port Register&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">buf_data_r</span>: <span class="kw">crate</span><span class="ident">::Reg</span><span class="op">&lt;</span><span class="self">self</span><span class="ident">::core::buf_data_r::BUF_DATA_R_SPEC</span><span class="op">&gt;</span>,
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0x24 - Present State Register&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">pstate_reg</span>: <span class="kw">crate</span><span class="ident">::Reg</span><span class="op">&lt;</span><span class="self">self</span><span class="ident">::core::pstate_reg::PSTATE_REG_SPEC</span><span class="op">&gt;</span>,
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0x28 - Host Control 1 Register&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">host_ctrl1_r</span>: <span class="kw">crate</span><span class="ident">::Reg</span><span class="op">&lt;</span><span class="self">self</span><span class="ident">::core::host_ctrl1_r::HOST_CTRL1_R_SPEC</span><span class="op">&gt;</span>,
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0x29 - Power Control Register&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">pwr_ctrl_r</span>: <span class="kw">crate</span><span class="ident">::Reg</span><span class="op">&lt;</span><span class="self">self</span><span class="ident">::core::pwr_ctrl_r::PWR_CTRL_R_SPEC</span><span class="op">&gt;</span>,
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0x2a - Block Gap Control Register&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">bgap_ctrl_r</span>: <span class="kw">crate</span><span class="ident">::Reg</span><span class="op">&lt;</span><span class="self">self</span><span class="ident">::core::bgap_ctrl_r::BGAP_CTRL_R_SPEC</span><span class="op">&gt;</span>,
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0x2b - Wakeup Control Register&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">wup_ctrl_r</span>: <span class="kw">crate</span><span class="ident">::Reg</span><span class="op">&lt;</span><span class="self">self</span><span class="ident">::core::wup_ctrl_r::WUP_CTRL_R_SPEC</span><span class="op">&gt;</span>,
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0x2c - Clock Control Register&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">clk_ctrl_r</span>: <span class="kw">crate</span><span class="ident">::Reg</span><span class="op">&lt;</span><span class="self">self</span><span class="ident">::core::clk_ctrl_r::CLK_CTRL_R_SPEC</span><span class="op">&gt;</span>,
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0x2e - Timeout Control Register&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">tout_ctrl_r</span>: <span class="kw">crate</span><span class="ident">::Reg</span><span class="op">&lt;</span><span class="self">self</span><span class="ident">::core::tout_ctrl_r::TOUT_CTRL_R_SPEC</span><span class="op">&gt;</span>,
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0x2f - Software Reset Register&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">sw_rst_r</span>: <span class="kw">crate</span><span class="ident">::Reg</span><span class="op">&lt;</span><span class="self">self</span><span class="ident">::core::sw_rst_r::SW_RST_R_SPEC</span><span class="op">&gt;</span>,
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0x30 - Normal Interrupt Status Register&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">normal_int_stat_r</span>: <span class="kw">crate</span><span class="ident">::Reg</span><span class="op">&lt;</span><span class="self">self</span><span class="ident">::core::normal_int_stat_r::NORMAL_INT_STAT_R_SPEC</span><span class="op">&gt;</span>,
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0x32 - Error Interrupt Status Register&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">error_int_stat_r</span>: <span class="kw">crate</span><span class="ident">::Reg</span><span class="op">&lt;</span><span class="self">self</span><span class="ident">::core::error_int_stat_r::ERROR_INT_STAT_R_SPEC</span><span class="op">&gt;</span>,
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0x34 - Normal Interrupt Status Enable Register&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">normal_int_stat_en_r</span>:
        <span class="kw">crate</span><span class="ident">::Reg</span><span class="op">&lt;</span><span class="self">self</span><span class="ident">::core::normal_int_stat_en_r::NORMAL_INT_STAT_EN_R_SPEC</span><span class="op">&gt;</span>,
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0x36 - Error Interrupt Status Enable Register&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">error_int_stat_en_r</span>: <span class="kw">crate</span><span class="ident">::Reg</span><span class="op">&lt;</span><span class="self">self</span><span class="ident">::core::error_int_stat_en_r::ERROR_INT_STAT_EN_R_SPEC</span><span class="op">&gt;</span>,
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0x38 - Normal Interrupt Signal Enable Register&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">normal_int_signal_en_r</span>:
        <span class="kw">crate</span><span class="ident">::Reg</span><span class="op">&lt;</span><span class="self">self</span><span class="ident">::core::normal_int_signal_en_r::NORMAL_INT_SIGNAL_EN_R_SPEC</span><span class="op">&gt;</span>,
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0x3a - Error Interrupt Signal Enable Register&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">error_int_signal_en_r</span>:
        <span class="kw">crate</span><span class="ident">::Reg</span><span class="op">&lt;</span><span class="self">self</span><span class="ident">::core::error_int_signal_en_r::ERROR_INT_SIGNAL_EN_R_SPEC</span><span class="op">&gt;</span>,
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0x3c - Auto CMD Status Register&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">auto_cmd_stat_r</span>: <span class="kw">crate</span><span class="ident">::Reg</span><span class="op">&lt;</span><span class="self">self</span><span class="ident">::core::auto_cmd_stat_r::AUTO_CMD_STAT_R_SPEC</span><span class="op">&gt;</span>,
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0x3e - Host Control 2 Register&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">host_ctrl2_r</span>: <span class="kw">crate</span><span class="ident">::Reg</span><span class="op">&lt;</span><span class="self">self</span><span class="ident">::core::host_ctrl2_r::HOST_CTRL2_R_SPEC</span><span class="op">&gt;</span>,
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0x40 - Capabilities 1 Register - 0 to 31&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">capabilities1_r</span>: <span class="kw">crate</span><span class="ident">::Reg</span><span class="op">&lt;</span><span class="self">self</span><span class="ident">::core::capabilities1_r::CAPABILITIES1_R_SPEC</span><span class="op">&gt;</span>,
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0x44 - Capabilities Register - 32 to 63&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">capabilities2_r</span>: <span class="kw">crate</span><span class="ident">::Reg</span><span class="op">&lt;</span><span class="self">self</span><span class="ident">::core::capabilities2_r::CAPABILITIES2_R_SPEC</span><span class="op">&gt;</span>,
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0x48 - Current Capabilities Register - 0 to 31&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">curr_capabilities1_r</span>:
        <span class="kw">crate</span><span class="ident">::Reg</span><span class="op">&lt;</span><span class="self">self</span><span class="ident">::core::curr_capabilities1_r::CURR_CAPABILITIES1_R_SPEC</span><span class="op">&gt;</span>,
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0x4c - Maximum Current Capabilities Register - 32 to 63&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">curr_capabilities2_r</span>:
        <span class="kw">crate</span><span class="ident">::Reg</span><span class="op">&lt;</span><span class="self">self</span><span class="ident">::core::curr_capabilities2_r::CURR_CAPABILITIES2_R_SPEC</span><span class="op">&gt;</span>,
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0x50 - Force Event Register for Auto CMD Error Status register&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">force_auto_cmd_stat_r</span>:
        <span class="kw">crate</span><span class="ident">::Reg</span><span class="op">&lt;</span><span class="self">self</span><span class="ident">::core::force_auto_cmd_stat_r::FORCE_AUTO_CMD_STAT_R_SPEC</span><span class="op">&gt;</span>,
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0x52 - Force Event Register for Error Interrupt Status&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">force_error_int_stat_r</span>:
        <span class="kw">crate</span><span class="ident">::Reg</span><span class="op">&lt;</span><span class="self">self</span><span class="ident">::core::force_error_int_stat_r::FORCE_ERROR_INT_STAT_R_SPEC</span><span class="op">&gt;</span>,
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0x54 - ADMA Error Status Register&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">adma_err_stat_r</span>: <span class="kw">crate</span><span class="ident">::Reg</span><span class="op">&lt;</span><span class="self">self</span><span class="ident">::core::adma_err_stat_r::ADMA_ERR_STAT_R_SPEC</span><span class="op">&gt;</span>,
    <span class="ident">_reserved34</span>: [<span class="ident">u8</span>; <span class="number">0x03</span>],
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0x58 - ADMA System Address Register - Low&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">adma_sa_low_r</span>: <span class="kw">crate</span><span class="ident">::Reg</span><span class="op">&lt;</span><span class="self">self</span><span class="ident">::core::adma_sa_low_r::ADMA_SA_LOW_R_SPEC</span><span class="op">&gt;</span>,
    <span class="ident">_reserved35</span>: [<span class="ident">u8</span>; <span class="number">0x1c</span>],
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0x78 - ADMA3 Integrated Descriptor Address Register - Low&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">adma_id_low_r</span>: <span class="kw">crate</span><span class="ident">::Reg</span><span class="op">&lt;</span><span class="self">self</span><span class="ident">::core::adma_id_low_r::ADMA_ID_LOW_R_SPEC</span><span class="op">&gt;</span>,
    <span class="ident">_reserved36</span>: [<span class="ident">u8</span>; <span class="number">0x82</span>],
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0xfe - Host Controller Version&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">host_cntrl_vers_r</span>: <span class="kw">crate</span><span class="ident">::Reg</span><span class="op">&lt;</span><span class="self">self</span><span class="ident">::core::host_cntrl_vers_r::HOST_CNTRL_VERS_R_SPEC</span><span class="op">&gt;</span>,
    <span class="ident">_reserved37</span>: [<span class="ident">u8</span>; <span class="number">0x80</span>],
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0x180 - Command Queuing Version register&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">cqver</span>: <span class="kw">crate</span><span class="ident">::Reg</span><span class="op">&lt;</span><span class="self">self</span><span class="ident">::core::cqver::CQVER_SPEC</span><span class="op">&gt;</span>,
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0x184 - Command Queuing Capabilities register&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">cqcap</span>: <span class="kw">crate</span><span class="ident">::Reg</span><span class="op">&lt;</span><span class="self">self</span><span class="ident">::core::cqcap::CQCAP_SPEC</span><span class="op">&gt;</span>,
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0x188 - Command Queuing Configuration register&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">cqcfg</span>: <span class="kw">crate</span><span class="ident">::Reg</span><span class="op">&lt;</span><span class="self">self</span><span class="ident">::core::cqcfg::CQCFG_SPEC</span><span class="op">&gt;</span>,
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0x18c - Command Queuing Control register&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">cqctl</span>: <span class="kw">crate</span><span class="ident">::Reg</span><span class="op">&lt;</span><span class="self">self</span><span class="ident">::core::cqctl::CQCTL_SPEC</span><span class="op">&gt;</span>,
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0x190 - Command Queuing Interrupt Status register&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">cqis</span>: <span class="kw">crate</span><span class="ident">::Reg</span><span class="op">&lt;</span><span class="self">self</span><span class="ident">::core::cqis::CQIS_SPEC</span><span class="op">&gt;</span>,
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0x194 - Command Queuing Interrupt Status Enable register&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">cqise</span>: <span class="kw">crate</span><span class="ident">::Reg</span><span class="op">&lt;</span><span class="self">self</span><span class="ident">::core::cqise::CQISE_SPEC</span><span class="op">&gt;</span>,
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0x198 - Command Queuing Interrupt signal enable register&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">cqisge</span>: <span class="kw">crate</span><span class="ident">::Reg</span><span class="op">&lt;</span><span class="self">self</span><span class="ident">::core::cqisge::CQISGE_SPEC</span><span class="op">&gt;</span>,
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0x19c - Command Queuing Interrupt Coalescing register&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">cqic</span>: <span class="kw">crate</span><span class="ident">::Reg</span><span class="op">&lt;</span><span class="self">self</span><span class="ident">::core::cqic::CQIC_SPEC</span><span class="op">&gt;</span>,
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0x1a0 - Command Queuing Task Descriptor List Base Address register&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">cqtdlba</span>: <span class="kw">crate</span><span class="ident">::Reg</span><span class="op">&lt;</span><span class="self">self</span><span class="ident">::core::cqtdlba::CQTDLBA_SPEC</span><span class="op">&gt;</span>,
    <span class="ident">_reserved46</span>: [<span class="ident">u8</span>; <span class="number">0x04</span>],
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0x1a8 - Command Queuing DoorBell register&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">cqtdbr</span>: <span class="kw">crate</span><span class="ident">::Reg</span><span class="op">&lt;</span><span class="self">self</span><span class="ident">::core::cqtdbr::CQTDBR_SPEC</span><span class="op">&gt;</span>,
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0x1ac - Command Queuing TaskClear Notification register&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">cqtcn</span>: <span class="kw">crate</span><span class="ident">::Reg</span><span class="op">&lt;</span><span class="self">self</span><span class="ident">::core::cqtcn::CQTCN_SPEC</span><span class="op">&gt;</span>,
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0x1b0 - Device queue status register&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">cqdqs</span>: <span class="kw">crate</span><span class="ident">::Reg</span><span class="op">&lt;</span><span class="self">self</span><span class="ident">::core::cqdqs::CQDQS_SPEC</span><span class="op">&gt;</span>,
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0x1b4 - Device pending tasks register&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">cqdpt</span>: <span class="kw">crate</span><span class="ident">::Reg</span><span class="op">&lt;</span><span class="self">self</span><span class="ident">::core::cqdpt::CQDPT_SPEC</span><span class="op">&gt;</span>,
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0x1b8 - Command Queuing DoorBell register&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">cqtclr</span>: <span class="kw">crate</span><span class="ident">::Reg</span><span class="op">&lt;</span><span class="self">self</span><span class="ident">::core::cqtclr::CQTCLR_SPEC</span><span class="op">&gt;</span>,
    <span class="ident">_reserved51</span>: [<span class="ident">u8</span>; <span class="number">0x04</span>],
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0x1c0 - CQ Send Status Configuration 1 register&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">cqssc1</span>: <span class="kw">crate</span><span class="ident">::Reg</span><span class="op">&lt;</span><span class="self">self</span><span class="ident">::core::cqssc1::CQSSC1_SPEC</span><span class="op">&gt;</span>,
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0x1c4 - CQ Send Status Configuration 2 register&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">cqssc2</span>: <span class="kw">crate</span><span class="ident">::Reg</span><span class="op">&lt;</span><span class="self">self</span><span class="ident">::core::cqssc2::CQSSC2_SPEC</span><span class="op">&gt;</span>,
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0x1c8 - Command response for direct command register&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">cqcrdct</span>: <span class="kw">crate</span><span class="ident">::Reg</span><span class="op">&lt;</span><span class="self">self</span><span class="ident">::core::cqcrdct::CQCRDCT_SPEC</span><span class="op">&gt;</span>,
    <span class="ident">_reserved54</span>: [<span class="ident">u8</span>; <span class="number">0x04</span>],
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0x1d0 - Command response mode error mask register&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">cqrmem</span>: <span class="kw">crate</span><span class="ident">::Reg</span><span class="op">&lt;</span><span class="self">self</span><span class="ident">::core::cqrmem::CQRMEM_SPEC</span><span class="op">&gt;</span>,
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0x1d4 - CQ Task Error Information register&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">cqterri</span>: <span class="kw">crate</span><span class="ident">::Reg</span><span class="op">&lt;</span><span class="self">self</span><span class="ident">::core::cqterri::CQTERRI_SPEC</span><span class="op">&gt;</span>,
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0x1d8 - CQ Command response index&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">cqcri</span>: <span class="kw">crate</span><span class="ident">::Reg</span><span class="op">&lt;</span><span class="self">self</span><span class="ident">::core::cqcri::CQCRI_SPEC</span><span class="op">&gt;</span>,
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0x1dc - CQ Command response argument register&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">cqcra</span>: <span class="kw">crate</span><span class="ident">::Reg</span><span class="op">&lt;</span><span class="self">self</span><span class="ident">::core::cqcra::CQCRA_SPEC</span><span class="op">&gt;</span>,
    <span class="ident">_reserved58</span>: [<span class="ident">u8</span>; <span class="number">0x0320</span>],
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0x500 - MSHC version&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">mshc_ver_id_r</span>: <span class="kw">crate</span><span class="ident">::Reg</span><span class="op">&lt;</span><span class="self">self</span><span class="ident">::core::mshc_ver_id_r::MSHC_VER_ID_R_SPEC</span><span class="op">&gt;</span>,
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0x504 - MSHC version type&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">mshc_ver_type_r</span>: <span class="kw">crate</span><span class="ident">::Reg</span><span class="op">&lt;</span><span class="self">self</span><span class="ident">::core::mshc_ver_type_r::MSHC_VER_TYPE_R_SPEC</span><span class="op">&gt;</span>,
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0x508 - MSHC Control register&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">mshc_ctrl_r</span>: <span class="kw">crate</span><span class="ident">::Reg</span><span class="op">&lt;</span><span class="self">self</span><span class="ident">::core::mshc_ctrl_r::MSHC_CTRL_R_SPEC</span><span class="op">&gt;</span>,
    <span class="ident">_reserved61</span>: [<span class="ident">u8</span>; <span class="number">0x07</span>],
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0x510 - MBIU Control register&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">mbiu_ctrl_r</span>: <span class="kw">crate</span><span class="ident">::Reg</span><span class="op">&lt;</span><span class="self">self</span><span class="ident">::core::mbiu_ctrl_r::MBIU_CTRL_R_SPEC</span><span class="op">&gt;</span>,
    <span class="ident">_reserved62</span>: [<span class="ident">u8</span>; <span class="number">0x1b</span>],
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0x52c - eMMC Control register&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">emmc_ctrl_r</span>: <span class="kw">crate</span><span class="ident">::Reg</span><span class="op">&lt;</span><span class="self">self</span><span class="ident">::core::emmc_ctrl_r::EMMC_CTRL_R_SPEC</span><span class="op">&gt;</span>,
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0x52e - eMMC Boot Control register&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">boot_ctrl_r</span>: <span class="kw">crate</span><span class="ident">::Reg</span><span class="op">&lt;</span><span class="self">self</span><span class="ident">::core::boot_ctrl_r::BOOT_CTRL_R_SPEC</span><span class="op">&gt;</span>,
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0x530 - General Purpose Input register&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">gp_in_r</span>: <span class="kw">crate</span><span class="ident">::Reg</span><span class="op">&lt;</span><span class="self">self</span><span class="ident">::core::gp_in_r::GP_IN_R_SPEC</span><span class="op">&gt;</span>,
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0x534 - General Purpose Output register&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">gp_out_r</span>: <span class="kw">crate</span><span class="ident">::Reg</span><span class="op">&lt;</span><span class="self">self</span><span class="ident">::core::gp_out_r::GP_OUT_R_SPEC</span><span class="op">&gt;</span>,
}
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">r&quot;Register block&quot;</span>]</span>
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;MMIO for Synopsys Mobile Storage Host Controller IP&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">core</span>;
</pre></div>
</section><section id="search" class="content hidden"></section><div id="rustdoc-vars" data-root-path="../../" data-current-crate="psoc6_01_pac" data-search-index-js="../../search-index.js" data-search-js="../../search.js"></div><script src="../../main.js"></script><script src="../../source-script.js"></script><script src="../../source-files.js"></script></body></html>