{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1511989001352 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1511989001352 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 29 15:56:41 2017 " "Processing started: Wed Nov 29 15:56:41 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1511989001352 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1511989001352 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off g07_lab5 -c g07_lab5 " "Command: quartus_map --read_settings_files=on --write_settings_files=off g07_lab5 -c g07_lab5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1511989001352 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1511989001895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/github/dsd-labs/lab4/lpm_divide10.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documents/github/dsd-labs/lab4/lpm_divide10.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_divide10-SYN " "Found design unit 1: lpm_divide10-SYN" {  } { { "../Lab4/lpm_divide10.vhd" "" { Text "K:/Documents/GitHub/DSD-Labs/Lab4/lpm_divide10.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511989002751 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide10 " "Found entity 1: lpm_divide10" {  } { { "../Lab4/lpm_divide10.vhd" "" { Text "K:/Documents/GitHub/DSD-Labs/Lab4/lpm_divide10.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511989002751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511989002751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/github/dsd-labs/lab2/lut.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documents/github/dsd-labs/lab2/lut.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lut-SYN " "Found design unit 1: lut-SYN" {  } { { "../Lab2/LUT.vhd" "" { Text "K:/Documents/GitHub/DSD-Labs/Lab2/LUT.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511989002755 ""} { "Info" "ISGN_ENTITY_NAME" "1 LUT " "Found entity 1: LUT" {  } { { "../Lab2/LUT.vhd" "" { Text "K:/Documents/GitHub/DSD-Labs/Lab2/LUT.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511989002755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511989002755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/github/dsd-labs/lab3/g07_stack52.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /documents/github/dsd-labs/lab3/g07_stack52.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 g07_stack52 " "Found entity 1: g07_stack52" {  } { { "../Lab3/g07_stack52.bdf" "" { Schematic "K:/Documents/GitHub/DSD-Labs/Lab3/g07_stack52.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511989002758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511989002758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/github/dsd-labs/lab3/g07_debouncer.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /documents/github/dsd-labs/lab3/g07_debouncer.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 g07_debouncer " "Found entity 1: g07_debouncer" {  } { { "../Lab3/g07_debouncer.bdf" "" { Schematic "K:/Documents/GitHub/DSD-Labs/Lab3/g07_debouncer.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511989002761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511989002761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/github/dsd-labs/lab1/g07_modulo_13.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /documents/github/dsd-labs/lab1/g07_modulo_13.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 g07_Modulo_13 " "Found entity 1: g07_Modulo_13" {  } { { "../Lab1/g07_Modulo_13.bdf" "" { Schematic "K:/Documents/GitHub/DSD-Labs/Lab1/g07_Modulo_13.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511989002763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511989002763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/github/dsd-labs/lab1/g07_fulladder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /documents/github/dsd-labs/lab1/g07_fulladder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 g07_fullAdder " "Found entity 1: g07_fullAdder" {  } { { "../Lab1/g07_fullAdder.bdf" "" { Schematic "K:/Documents/GitHub/DSD-Labs/Lab1/g07_fullAdder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511989002765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511989002765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/github/dsd-labs/lab1/g07_comp7.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /documents/github/dsd-labs/lab1/g07_comp7.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 g07_comp7 " "Found entity 1: g07_comp7" {  } { { "../Lab1/g07_comp7.bdf" "" { Schematic "K:/Documents/GitHub/DSD-Labs/Lab1/g07_comp7.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511989002768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511989002768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/github/dsd-labs/lab1/g07_adder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /documents/github/dsd-labs/lab1/g07_adder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 g07_adder " "Found entity 1: g07_adder" {  } { { "../Lab1/g07_adder.bdf" "" { Schematic "K:/Documents/GitHub/DSD-Labs/Lab1/g07_adder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511989002770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511989002770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/github/dsd-labs/lab4/g07_rules.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documents/github/dsd-labs/lab4/g07_rules.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g07_rules-g07_rules_arch " "Found design unit 1: g07_rules-g07_rules_arch" {  } { { "../Lab4/g07_rules.vhd" "" { Text "K:/Documents/GitHub/DSD-Labs/Lab4/g07_rules.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511989002773 ""} { "Info" "ISGN_ENTITY_NAME" "1 g07_rules " "Found entity 1: g07_rules" {  } { { "../Lab4/g07_rules.vhd" "" { Text "K:/Documents/GitHub/DSD-Labs/Lab4/g07_rules.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511989002773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511989002773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/github/dsd-labs/lab4/g07_dealer_fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documents/github/dsd-labs/lab4/g07_dealer_fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g07_dealer_FSM-g07_dealer_FSM_arch " "Found design unit 1: g07_dealer_FSM-g07_dealer_FSM_arch" {  } { { "../Lab4/g07_dealer_FSM.vhd" "" { Text "K:/Documents/GitHub/DSD-Labs/Lab4/g07_dealer_FSM.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511989002776 ""} { "Info" "ISGN_ENTITY_NAME" "1 g07_dealer_FSM " "Found entity 1: g07_dealer_FSM" {  } { { "../Lab4/g07_dealer_FSM.vhd" "" { Text "K:/Documents/GitHub/DSD-Labs/Lab4/g07_dealer_FSM.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511989002776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511989002776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g07_controller_fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file g07_controller_fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g07_controller_FSM-g07_controller_FSM_arch " "Found design unit 1: g07_controller_FSM-g07_controller_FSM_arch" {  } { { "g07_controller_FSM.vhd" "" { Text "K:/Documents/GitHub/DSD-Labs/Lab5/g07_controller_FSM.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511989002779 ""} { "Info" "ISGN_ENTITY_NAME" "1 g07_controller_FSM " "Found entity 1: g07_controller_FSM" {  } { { "g07_controller_FSM.vhd" "" { Text "K:/Documents/GitHub/DSD-Labs/Lab5/g07_controller_FSM.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511989002779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511989002779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g07_blinker.vhd 2 1 " "Found 2 design units, including 1 entities, in source file g07_blinker.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g07_blinker-g07_blinker_arch " "Found design unit 1: g07_blinker-g07_blinker_arch" {  } { { "g07_blinker.vhd" "" { Text "K:/Documents/GitHub/DSD-Labs/Lab5/g07_blinker.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511989002781 ""} { "Info" "ISGN_ENTITY_NAME" "1 g07_blinker " "Found entity 1: g07_blinker" {  } { { "g07_blinker.vhd" "" { Text "K:/Documents/GitHub/DSD-Labs/Lab5/g07_blinker.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511989002781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511989002781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g07_lab5_testbed.bdf 1 1 " "Found 1 design units, including 1 entities, in source file g07_lab5_testbed.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 g07_lab5_testbed " "Found entity 1: g07_lab5_testbed" {  } { { "g07_lab5_testbed.bdf" "" { Schematic "K:/Documents/GitHub/DSD-Labs/Lab5/g07_lab5_testbed.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511989002784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511989002784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_constant_test.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_constant_test.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_constant_test-SYN " "Found design unit 1: lpm_constant_test-SYN" {  } { { "lpm_constant_test.vhd" "" { Text "K:/Documents/GitHub/DSD-Labs/Lab5/lpm_constant_test.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511989002802 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant_test " "Found entity 1: lpm_constant_test" {  } { { "lpm_constant_test.vhd" "" { Text "K:/Documents/GitHub/DSD-Labs/Lab5/lpm_constant_test.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511989002802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511989002802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/github/dsd-labs/lab3/lpm_constantinit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documents/github/dsd-labs/lab3/lpm_constantinit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_constantinit-SYN " "Found design unit 1: lpm_constantinit-SYN" {  } { { "../Lab3/lpm_constantINIT.vhd" "" { Text "K:/Documents/GitHub/DSD-Labs/Lab3/lpm_constantINIT.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511989002806 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_constantINIT " "Found entity 1: lpm_constantINIT" {  } { { "../Lab3/lpm_constantINIT.vhd" "" { Text "K:/Documents/GitHub/DSD-Labs/Lab3/lpm_constantINIT.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511989002806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511989002806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/github/dsd-labs/lab3/lpm_counter3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documents/github/dsd-labs/lab3/lpm_counter3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_counter3-SYN " "Found design unit 1: lpm_counter3-SYN" {  } { { "../Lab3/lpm_counter3.vhd" "" { Text "K:/Documents/GitHub/DSD-Labs/Lab3/lpm_counter3.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511989002819 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter3 " "Found entity 1: lpm_counter3" {  } { { "../Lab3/lpm_counter3.vhd" "" { Text "K:/Documents/GitHub/DSD-Labs/Lab3/lpm_counter3.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511989002819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511989002819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/github/dsd-labs/lab2/g07_randu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documents/github/dsd-labs/lab2/g07_randu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g07_RANDU-g07_RANDU_arch " "Found design unit 1: g07_RANDU-g07_RANDU_arch" {  } { { "../Lab2/g07_RANDU.vhd" "" { Text "K:/Documents/GitHub/DSD-Labs/Lab2/g07_RANDU.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511989002822 ""} { "Info" "ISGN_ENTITY_NAME" "1 g07_RANDU " "Found entity 1: g07_RANDU" {  } { { "../Lab2/g07_RANDU.vhd" "" { Text "K:/Documents/GitHub/DSD-Labs/Lab2/g07_RANDU.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511989002822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511989002822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/github/dsd-labs/lab2/g07_pop_enable.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documents/github/dsd-labs/lab2/g07_pop_enable.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g07_pop_enable-g07_pop_enable_arc " "Found design unit 1: g07_pop_enable-g07_pop_enable_arc" {  } { { "../Lab2/g07_pop_enable.vhd" "" { Text "K:/Documents/GitHub/DSD-Labs/Lab2/g07_pop_enable.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511989002825 ""} { "Info" "ISGN_ENTITY_NAME" "1 g07_pop_enable " "Found entity 1: g07_pop_enable" {  } { { "../Lab2/g07_pop_enable.vhd" "" { Text "K:/Documents/GitHub/DSD-Labs/Lab2/g07_pop_enable.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511989002825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511989002825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/github/dsd-labs/lab2/g07_7_segment_decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documents/github/dsd-labs/lab2/g07_7_segment_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g07_7_segment_decoder-g07_7_segment_decoder_arc " "Found design unit 1: g07_7_segment_decoder-g07_7_segment_decoder_arc" {  } { { "../Lab2/g07_7_segment_decoder.vhd" "" { Text "K:/Documents/GitHub/DSD-Labs/Lab2/g07_7_segment_decoder.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511989002827 ""} { "Info" "ISGN_ENTITY_NAME" "1 g07_7_segment_decoder " "Found entity 1: g07_7_segment_decoder" {  } { { "../Lab2/g07_7_segment_decoder.vhd" "" { Text "K:/Documents/GitHub/DSD-Labs/Lab2/g07_7_segment_decoder.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511989002827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511989002827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/github/dsd-labs/lab1/lpm_mux_mode.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documents/github/dsd-labs/lab1/lpm_mux_mode.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_mux_mode-SYN " "Found design unit 1: lpm_mux_mode-SYN" {  } { { "../Lab1/lpm_mux_MODE.vhd" "" { Text "K:/Documents/GitHub/DSD-Labs/Lab1/lpm_mux_MODE.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511989002831 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux_MODE " "Found entity 1: lpm_mux_MODE" {  } { { "../Lab1/lpm_mux_MODE.vhd" "" { Text "K:/Documents/GitHub/DSD-Labs/Lab1/lpm_mux_MODE.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511989002831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511989002831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/github/dsd-labs/lab2/add32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documents/github/dsd-labs/lab2/add32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 add32-SYN " "Found design unit 1: add32-SYN" {  } { { "../Lab2/add32.vhd" "" { Text "K:/Documents/GitHub/DSD-Labs/Lab2/add32.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511989002833 ""} { "Info" "ISGN_ENTITY_NAME" "1 add32 " "Found entity 1: add32" {  } { { "../Lab2/add32.vhd" "" { Text "K:/Documents/GitHub/DSD-Labs/Lab2/add32.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511989002833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511989002833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/github/dsd-labs/lab3/lpm_mux4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documents/github/dsd-labs/lab3/lpm_mux4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_mux4-SYN " "Found design unit 1: lpm_mux4-SYN" {  } { { "../Lab3/lpm_mux4.vhd" "" { Text "K:/Documents/GitHub/DSD-Labs/Lab3/lpm_mux4.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511989002837 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux4 " "Found entity 1: lpm_mux4" {  } { { "../Lab3/lpm_mux4.vhd" "" { Text "K:/Documents/GitHub/DSD-Labs/Lab3/lpm_mux4.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511989002837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511989002837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/github/dsd-labs/lab3/lpm_mux2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documents/github/dsd-labs/lab3/lpm_mux2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_mux2-SYN " "Found design unit 1: lpm_mux2-SYN" {  } { { "../Lab3/lpm_mux2.vhd" "" { Text "K:/Documents/GitHub/DSD-Labs/Lab3/lpm_mux2.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511989002840 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux2 " "Found entity 1: lpm_mux2" {  } { { "../Lab3/lpm_mux2.vhd" "" { Text "K:/Documents/GitHub/DSD-Labs/Lab3/lpm_mux2.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511989002840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511989002840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/github/dsd-labs/lab3/lpm_mux_valueselect.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documents/github/dsd-labs/lab3/lpm_mux_valueselect.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_mux_valueselect-SYN " "Found design unit 1: lpm_mux_valueselect-SYN" {  } { { "../Lab3/lpm_mux_valueSelect.vhd" "" { Text "K:/Documents/GitHub/DSD-Labs/Lab3/lpm_mux_valueSelect.vhd" 103 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511989002845 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux_valueSelect " "Found entity 1: lpm_mux_valueSelect" {  } { { "../Lab3/lpm_mux_valueSelect.vhd" "" { Text "K:/Documents/GitHub/DSD-Labs/Lab3/lpm_mux_valueSelect.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511989002845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511989002845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/github/dsd-labs/lab3/lpm_divide0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documents/github/dsd-labs/lab3/lpm_divide0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_divide0-SYN " "Found design unit 1: lpm_divide0-SYN" {  } { { "../Lab3/lpm_divide0.vhd" "" { Text "K:/Documents/GitHub/DSD-Labs/Lab3/lpm_divide0.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511989002848 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide0 " "Found entity 1: lpm_divide0" {  } { { "../Lab3/lpm_divide0.vhd" "" { Text "K:/Documents/GitHub/DSD-Labs/Lab3/lpm_divide0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511989002848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511989002848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/github/dsd-labs/lab3/lpm_counter_stack.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documents/github/dsd-labs/lab3/lpm_counter_stack.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_counter_stack-SYN " "Found design unit 1: lpm_counter_stack-SYN" {  } { { "../Lab3/lpm_counter_stack.vhd" "" { Text "K:/Documents/GitHub/DSD-Labs/Lab3/lpm_counter_stack.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511989002851 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter_stack " "Found entity 1: lpm_counter_stack" {  } { { "../Lab3/lpm_counter_stack.vhd" "" { Text "K:/Documents/GitHub/DSD-Labs/Lab3/lpm_counter_stack.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511989002851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511989002851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/github/dsd-labs/lab3/lpm_counter_bounce1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documents/github/dsd-labs/lab3/lpm_counter_bounce1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_counter_bounce1-SYN " "Found design unit 1: lpm_counter_bounce1-SYN" {  } { { "../Lab3/lpm_counter_bounce1.vhd" "" { Text "K:/Documents/GitHub/DSD-Labs/Lab3/lpm_counter_bounce1.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511989002854 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter_bounce1 " "Found entity 1: lpm_counter_bounce1" {  } { { "../Lab3/lpm_counter_bounce1.vhd" "" { Text "K:/Documents/GitHub/DSD-Labs/Lab3/lpm_counter_bounce1.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511989002854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511989002854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/github/dsd-labs/lab3/lpm_counter_bounce.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documents/github/dsd-labs/lab3/lpm_counter_bounce.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_counter_bounce-SYN " "Found design unit 1: lpm_counter_bounce-SYN" {  } { { "../Lab3/lpm_counter_bounce.vhd" "" { Text "K:/Documents/GitHub/DSD-Labs/Lab3/lpm_counter_bounce.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511989002857 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter_bounce " "Found entity 1: lpm_counter_bounce" {  } { { "../Lab3/lpm_counter_bounce.vhd" "" { Text "K:/Documents/GitHub/DSD-Labs/Lab3/lpm_counter_bounce.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511989002857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511989002857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/github/dsd-labs/lab3/lpm_constantpop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documents/github/dsd-labs/lab3/lpm_constantpop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_constantpop-SYN " "Found design unit 1: lpm_constantpop-SYN" {  } { { "../Lab3/lpm_constantPOP.vhd" "" { Text "K:/Documents/GitHub/DSD-Labs/Lab3/lpm_constantPOP.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511989002860 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_constantPOP " "Found entity 1: lpm_constantPOP" {  } { { "../Lab3/lpm_constantPOP.vhd" "" { Text "K:/Documents/GitHub/DSD-Labs/Lab3/lpm_constantPOP.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511989002860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511989002860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/github/dsd-labs/lab3/lpm_constant42_fix.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documents/github/dsd-labs/lab3/lpm_constant42_fix.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_constant42_fix-SYN " "Found design unit 1: lpm_constant42_fix-SYN" {  } { { "../Lab3/lpm_constant42_fix.vhd" "" { Text "K:/Documents/GitHub/DSD-Labs/Lab3/lpm_constant42_fix.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511989002863 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant42_fix " "Found entity 1: lpm_constant42_fix" {  } { { "../Lab3/lpm_constant42_fix.vhd" "" { Text "K:/Documents/GitHub/DSD-Labs/Lab3/lpm_constant42_fix.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511989002863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511989002863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/github/dsd-labs/lab3/lpm_constant0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documents/github/dsd-labs/lab3/lpm_constant0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_constant0-SYN " "Found design unit 1: lpm_constant0-SYN" {  } { { "../Lab3/lpm_constant0.vhd" "" { Text "K:/Documents/GitHub/DSD-Labs/Lab3/lpm_constant0.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511989002866 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant0 " "Found entity 1: lpm_constant0" {  } { { "../Lab3/lpm_constant0.vhd" "" { Text "K:/Documents/GitHub/DSD-Labs/Lab3/lpm_constant0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511989002866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511989002866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/github/dsd-labs/lab3/lpm_constant_push.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documents/github/dsd-labs/lab3/lpm_constant_push.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_constant_push-SYN " "Found design unit 1: lpm_constant_push-SYN" {  } { { "../Lab3/lpm_constant_PUSH.vhd" "" { Text "K:/Documents/GitHub/DSD-Labs/Lab3/lpm_constant_PUSH.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511989002870 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant_PUSH " "Found entity 1: lpm_constant_PUSH" {  } { { "../Lab3/lpm_constant_PUSH.vhd" "" { Text "K:/Documents/GitHub/DSD-Labs/Lab3/lpm_constant_PUSH.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511989002870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511989002870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/github/dsd-labs/lab3/lpm_constant_pop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documents/github/dsd-labs/lab3/lpm_constant_pop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_constant_pop-SYN " "Found design unit 1: lpm_constant_pop-SYN" {  } { { "../Lab3/lpm_constant_POP.vhd" "" { Text "K:/Documents/GitHub/DSD-Labs/Lab3/lpm_constant_POP.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511989002873 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant_POP " "Found entity 1: lpm_constant_POP" {  } { { "../Lab3/lpm_constant_POP.vhd" "" { Text "K:/Documents/GitHub/DSD-Labs/Lab3/lpm_constant_POP.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511989002873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511989002873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/github/dsd-labs/lab3/lpm_constant_noop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documents/github/dsd-labs/lab3/lpm_constant_noop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_constant_noop-SYN " "Found design unit 1: lpm_constant_noop-SYN" {  } { { "../Lab3/lpm_constant_NOOP.vhd" "" { Text "K:/Documents/GitHub/DSD-Labs/Lab3/lpm_constant_NOOP.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511989002876 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant_NOOP " "Found entity 1: lpm_constant_NOOP" {  } { { "../Lab3/lpm_constant_NOOP.vhd" "" { Text "K:/Documents/GitHub/DSD-Labs/Lab3/lpm_constant_NOOP.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511989002876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511989002876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/github/dsd-labs/lab3/lpm_constant_init.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documents/github/dsd-labs/lab3/lpm_constant_init.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_constant_init-SYN " "Found design unit 1: lpm_constant_init-SYN" {  } { { "../Lab3/lpm_constant_INIT.vhd" "" { Text "K:/Documents/GitHub/DSD-Labs/Lab3/lpm_constant_INIT.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511989002880 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant_INIT " "Found entity 1: lpm_constant_INIT" {  } { { "../Lab3/lpm_constant_INIT.vhd" "" { Text "K:/Documents/GitHub/DSD-Labs/Lab3/lpm_constant_INIT.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511989002880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511989002880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/github/dsd-labs/lab3/lpm_compare199999.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documents/github/dsd-labs/lab3/lpm_compare199999.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_compare199999-SYN " "Found design unit 1: lpm_compare199999-SYN" {  } { { "../Lab3/lpm_compare199999.vhd" "" { Text "K:/Documents/GitHub/DSD-Labs/Lab3/lpm_compare199999.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511989002883 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_compare199999 " "Found entity 1: lpm_compare199999" {  } { { "../Lab3/lpm_compare199999.vhd" "" { Text "K:/Documents/GitHub/DSD-Labs/Lab3/lpm_compare199999.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511989002883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511989002883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/github/dsd-labs/lab3/lpm_compare52.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documents/github/dsd-labs/lab3/lpm_compare52.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_compare52-SYN " "Found design unit 1: lpm_compare52-SYN" {  } { { "../Lab3/lpm_compare52.vhd" "" { Text "K:/Documents/GitHub/DSD-Labs/Lab3/lpm_compare52.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511989002887 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_compare52 " "Found entity 1: lpm_compare52" {  } { { "../Lab3/lpm_compare52.vhd" "" { Text "K:/Documents/GitHub/DSD-Labs/Lab3/lpm_compare52.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511989002887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511989002887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/github/dsd-labs/lab3/lpm_compare0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documents/github/dsd-labs/lab3/lpm_compare0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_compare0-SYN " "Found design unit 1: lpm_compare0-SYN" {  } { { "../Lab3/lpm_compare0.vhd" "" { Text "K:/Documents/GitHub/DSD-Labs/Lab3/lpm_compare0.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511989002890 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_compare0 " "Found entity 1: lpm_compare0" {  } { { "../Lab3/lpm_compare0.vhd" "" { Text "K:/Documents/GitHub/DSD-Labs/Lab3/lpm_compare0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511989002890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511989002890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/github/dsd-labs/lab3/lpm_compare_bounce0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documents/github/dsd-labs/lab3/lpm_compare_bounce0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_compare_bounce0-SYN " "Found design unit 1: lpm_compare_bounce0-SYN" {  } { { "../Lab3/lpm_compare_bounce0.vhd" "" { Text "K:/Documents/GitHub/DSD-Labs/Lab3/lpm_compare_bounce0.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511989002892 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_compare_bounce0 " "Found entity 1: lpm_compare_bounce0" {  } { { "../Lab3/lpm_compare_bounce0.vhd" "" { Text "K:/Documents/GitHub/DSD-Labs/Lab3/lpm_compare_bounce0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511989002892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511989002892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/github/dsd-labs/lab3/lpm_compare_bounce.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documents/github/dsd-labs/lab3/lpm_compare_bounce.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_compare_bounce-SYN " "Found design unit 1: lpm_compare_bounce-SYN" {  } { { "../Lab3/lpm_compare_bounce.vhd" "" { Text "K:/Documents/GitHub/DSD-Labs/Lab3/lpm_compare_bounce.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511989002895 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_compare_bounce " "Found entity 1: lpm_compare_bounce" {  } { { "../Lab3/lpm_compare_bounce.vhd" "" { Text "K:/Documents/GitHub/DSD-Labs/Lab3/lpm_compare_bounce.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511989002895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511989002895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g07_computer_fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file g07_computer_fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g07_computer_FSM-g07_computer_FSM_arc " "Found design unit 1: g07_computer_FSM-g07_computer_FSM_arc" {  } { { "g07_computer_FSM.vhd" "" { Text "K:/Documents/GitHub/DSD-Labs/Lab5/g07_computer_FSM.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511989002899 ""} { "Info" "ISGN_ENTITY_NAME" "1 g07_computer_FSM " "Found entity 1: g07_computer_FSM" {  } { { "g07_computer_FSM.vhd" "" { Text "K:/Documents/GitHub/DSD-Labs/Lab5/g07_computer_FSM.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511989002899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511989002899 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "g07_computer_FSM " "Elaborating entity \"g07_computer_FSM\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1511989003367 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "old_sum_int g07_computer_FSM.vhd(61) " "VHDL Process Statement warning at g07_computer_FSM.vhd(61): signal \"old_sum_int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g07_computer_FSM.vhd" "" { Text "K:/Documents/GitHub/DSD-Labs/Lab5/g07_computer_FSM.vhd" 61 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1511989003369 "|g07_computer_FSM"}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1511989004037 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1511989004494 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511989004494 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dealer_sum\[5\] " "No output dependent on input pin \"dealer_sum\[5\]\"" {  } { { "g07_computer_FSM.vhd" "" { Text "K:/Documents/GitHub/DSD-Labs/Lab5/g07_computer_FSM.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511989004587 "|g07_computer_FSM|dealer_sum[5]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1511989004587 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "16 " "Implemented 16 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1511989004588 ""} { "Info" "ICUT_CUT_TM_OPINS" "3 " "Implemented 3 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1511989004588 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4 " "Implemented 4 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1511989004588 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1511989004588 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "536 " "Peak virtual memory: 536 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1511989004631 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 29 15:56:44 2017 " "Processing ended: Wed Nov 29 15:56:44 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1511989004631 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1511989004631 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1511989004631 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1511989004631 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1511989006600 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1511989006601 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 29 15:56:45 2017 " "Processing started: Wed Nov 29 15:56:45 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1511989006601 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1511989006601 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off g07_lab5 -c g07_lab5 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off g07_lab5 -c g07_lab5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1511989006602 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1511989007009 ""}
{ "Info" "0" "" "Project  = g07_lab5" {  } {  } 0 0 "Project  = g07_lab5" 0 0 "Fitter" 0 0 1511989007010 ""}
{ "Info" "0" "" "Revision = g07_lab5" {  } {  } 0 0 "Revision = g07_lab5" 0 0 "Fitter" 0 0 1511989007010 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1511989007163 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "g07_lab5 EP2C20F484C7 " "Selected device EP2C20F484C7 for design \"g07_lab5\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1511989007178 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1511989007218 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1511989007218 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1511989007285 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1511989007296 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C15AF484C7 " "Device EP2C15AF484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1511989007656 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F484C7 " "Device EP2C35F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1511989007656 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F484C7 " "Device EP2C50F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1511989007656 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1511989007656 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ C4 " "Pin ~ASDO~ is reserved at location C4" {  } { { "k:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "k:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "k:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "k:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "K:/Documents/GitHub/DSD-Labs/Lab5/" { { 0 { 0 ""} 0 36 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1511989007679 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ C3 " "Pin ~nCSO~ is reserved at location C3" {  } { { "k:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "k:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "k:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "k:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "K:/Documents/GitHub/DSD-Labs/Lab5/" { { 0 { 0 ""} 0 37 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1511989007679 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS91p/nCEO~ W20 " "Pin ~LVDS91p/nCEO~ is reserved at location W20" {  } { { "k:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "k:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS91p/nCEO~ } } } { "k:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "k:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS91p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "K:/Documents/GitHub/DSD-Labs/Lab5/" { { 0 { 0 ""} 0 38 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1511989007679 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1511989007679 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "12 12 " "No exact pin location assignment(s) for 12 pins of 12 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dealer_sum\[5\] " "Pin dealer_sum\[5\] not assigned to an exact location on the device" {  } { { "k:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "k:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dealer_sum[5] } } } { "g07_computer_FSM.vhd" "" { Text "K:/Documents/GitHub/DSD-Labs/Lab5/g07_computer_FSM.vhd" 10 0 0 } } { "k:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "k:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dealer_sum[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "K:/Documents/GitHub/DSD-Labs/Lab5/" { { 0 { 0 ""} 0 9 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1511989007739 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dealer_done " "Pin dealer_done not assigned to an exact location on the device" {  } { { "k:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "k:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dealer_done } } } { "g07_computer_FSM.vhd" "" { Text "K:/Documents/GitHub/DSD-Labs/Lab5/g07_computer_FSM.vhd" 11 0 0 } } { "k:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "k:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dealer_done } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "K:/Documents/GitHub/DSD-Labs/Lab5/" { { 0 { 0 ""} 0 10 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1511989007739 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dealer_bust " "Pin dealer_bust not assigned to an exact location on the device" {  } { { "k:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "k:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dealer_bust } } } { "g07_computer_FSM.vhd" "" { Text "K:/Documents/GitHub/DSD-Labs/Lab5/g07_computer_FSM.vhd" 11 0 0 } } { "k:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "k:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dealer_bust } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "K:/Documents/GitHub/DSD-Labs/Lab5/" { { 0 { 0 ""} 0 12 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1511989007739 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "request_card " "Pin request_card not assigned to an exact location on the device" {  } { { "k:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "k:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { request_card } } } { "g07_computer_FSM.vhd" "" { Text "K:/Documents/GitHub/DSD-Labs/Lab5/g07_computer_FSM.vhd" 12 0 0 } } { "k:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "k:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { request_card } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "K:/Documents/GitHub/DSD-Labs/Lab5/" { { 0 { 0 ""} 0 11 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1511989007739 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dealer_sum\[0\] " "Pin dealer_sum\[0\] not assigned to an exact location on the device" {  } { { "k:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "k:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dealer_sum[0] } } } { "g07_computer_FSM.vhd" "" { Text "K:/Documents/GitHub/DSD-Labs/Lab5/g07_computer_FSM.vhd" 10 0 0 } } { "k:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "k:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dealer_sum[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "K:/Documents/GitHub/DSD-Labs/Lab5/" { { 0 { 0 ""} 0 4 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1511989007739 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dealer_sum\[1\] " "Pin dealer_sum\[1\] not assigned to an exact location on the device" {  } { { "k:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "k:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dealer_sum[1] } } } { "g07_computer_FSM.vhd" "" { Text "K:/Documents/GitHub/DSD-Labs/Lab5/g07_computer_FSM.vhd" 10 0 0 } } { "k:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "k:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dealer_sum[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "K:/Documents/GitHub/DSD-Labs/Lab5/" { { 0 { 0 ""} 0 5 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1511989007739 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dealer_sum\[2\] " "Pin dealer_sum\[2\] not assigned to an exact location on the device" {  } { { "k:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "k:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dealer_sum[2] } } } { "g07_computer_FSM.vhd" "" { Text "K:/Documents/GitHub/DSD-Labs/Lab5/g07_computer_FSM.vhd" 10 0 0 } } { "k:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "k:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dealer_sum[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "K:/Documents/GitHub/DSD-Labs/Lab5/" { { 0 { 0 ""} 0 6 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1511989007739 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dealer_sum\[3\] " "Pin dealer_sum\[3\] not assigned to an exact location on the device" {  } { { "k:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "k:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dealer_sum[3] } } } { "g07_computer_FSM.vhd" "" { Text "K:/Documents/GitHub/DSD-Labs/Lab5/g07_computer_FSM.vhd" 10 0 0 } } { "k:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "k:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dealer_sum[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "K:/Documents/GitHub/DSD-Labs/Lab5/" { { 0 { 0 ""} 0 7 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1511989007739 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dealer_sum\[4\] " "Pin dealer_sum\[4\] not assigned to an exact location on the device" {  } { { "k:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "k:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dealer_sum[4] } } } { "g07_computer_FSM.vhd" "" { Text "K:/Documents/GitHub/DSD-Labs/Lab5/g07_computer_FSM.vhd" 10 0 0 } } { "k:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "k:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dealer_sum[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "K:/Documents/GitHub/DSD-Labs/Lab5/" { { 0 { 0 ""} 0 8 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1511989007739 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Pin clk not assigned to an exact location on the device" {  } { { "k:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "k:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { clk } } } { "g07_computer_FSM.vhd" "" { Text "K:/Documents/GitHub/DSD-Labs/Lab5/g07_computer_FSM.vhd" 9 0 0 } } { "k:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "k:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "K:/Documents/GitHub/DSD-Labs/Lab5/" { { 0 { 0 ""} 0 14 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1511989007739 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reset_all " "Pin reset_all not assigned to an exact location on the device" {  } { { "k:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "k:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reset_all } } } { "g07_computer_FSM.vhd" "" { Text "K:/Documents/GitHub/DSD-Labs/Lab5/g07_computer_FSM.vhd" 9 0 0 } } { "k:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "k:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset_all } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "K:/Documents/GitHub/DSD-Labs/Lab5/" { { 0 { 0 ""} 0 15 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1511989007739 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dealer_turn " "Pin dealer_turn not assigned to an exact location on the device" {  } { { "k:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "k:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dealer_turn } } } { "g07_computer_FSM.vhd" "" { Text "K:/Documents/GitHub/DSD-Labs/Lab5/g07_computer_FSM.vhd" 9 0 0 } } { "k:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "k:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dealer_turn } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "K:/Documents/GitHub/DSD-Labs/Lab5/" { { 0 { 0 ""} 0 13 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1511989007739 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1511989007739 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "g07_lab5.sdc " "Synopsys Design Constraints File file not found: 'g07_lab5.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1511989007883 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1511989007884 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1511989007886 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN M1 (CLK2, LVDSCLK1p, Input)) " "Automatically promoted node clk (placed in PIN M1 (CLK2, LVDSCLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1511989007898 ""}  } { { "k:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "k:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { clk } } } { "g07_computer_FSM.vhd" "" { Text "K:/Documents/GitHub/DSD-Labs/Lab5/g07_computer_FSM.vhd" 9 0 0 } } { "k:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "k:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "K:/Documents/GitHub/DSD-Labs/Lab5/" { { 0 { 0 ""} 0 14 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1511989007898 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset_all (placed in PIN M2 (CLK3, LVDSCLK1n, Input)) " "Automatically promoted node reset_all (placed in PIN M2 (CLK3, LVDSCLK1n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1511989007898 ""}  } { { "k:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "k:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reset_all } } } { "g07_computer_FSM.vhd" "" { Text "K:/Documents/GitHub/DSD-Labs/Lab5/g07_computer_FSM.vhd" 9 0 0 } } { "k:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "k:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset_all } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "K:/Documents/GitHub/DSD-Labs/Lab5/" { { 0 { 0 ""} 0 15 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1511989007898 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1511989007978 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1511989007978 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1511989007979 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1511989007979 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1511989007980 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1511989007980 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1511989007980 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1511989007980 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1511989007988 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1511989007988 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1511989007988 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "10 unused 3.3V 7 3 0 " "Number of I/O pins in group: 10 (unused VREF, 3.3V VCCIO, 7 input, 3 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1511989007990 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1511989007990 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1511989007990 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 2 39 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  39 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1511989007991 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 31 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  31 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1511989007991 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 43 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1511989007991 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 40 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1511989007991 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 39 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  39 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1511989007991 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 35 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  35 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1511989007991 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 40 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1511989007991 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1511989007991 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1511989007991 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1511989007991 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1511989008000 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1511989009025 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1511989009097 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1511989009105 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1511989009428 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1511989009428 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1511989009494 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X38_Y0 X50_Y13 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X38_Y0 to location X50_Y13" {  } { { "loc" "" { Generic "K:/Documents/GitHub/DSD-Labs/Lab5/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X38_Y0 to location X50_Y13"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X38_Y0 to location X50_Y13"} 38 0 13 14 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1511989010184 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1511989010184 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1511989010474 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1511989010476 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1511989010476 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.09 " "Total time spent on timing analysis during the Fitter is 0.09 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1511989010482 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1511989010486 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "3 " "Found 3 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dealer_done 0 " "Pin \"dealer_done\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1511989010487 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dealer_bust 0 " "Pin \"dealer_bust\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1511989010487 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "request_card 0 " "Pin \"request_card\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1511989010487 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1511989010487 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1511989010578 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1511989010586 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1511989010657 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1511989010877 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1511989010952 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "K:/Documents/GitHub/DSD-Labs/Lab5/output_files/g07_lab5.fit.smsg " "Generated suppressed messages file K:/Documents/GitHub/DSD-Labs/Lab5/output_files/g07_lab5.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1511989011118 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "732 " "Peak virtual memory: 732 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1511989011339 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 29 15:56:51 2017 " "Processing ended: Wed Nov 29 15:56:51 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1511989011339 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1511989011339 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1511989011339 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1511989011339 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1511989012572 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1511989012573 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 29 15:56:52 2017 " "Processing started: Wed Nov 29 15:56:52 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1511989012573 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1511989012573 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off g07_lab5 -c g07_lab5 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off g07_lab5 -c g07_lab5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1511989012573 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1511989013764 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1511989013807 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "435 " "Peak virtual memory: 435 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1511989014357 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 29 15:56:54 2017 " "Processing ended: Wed Nov 29 15:56:54 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1511989014357 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1511989014357 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1511989014357 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1511989014357 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1511989014953 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1511989015801 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1511989015802 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 29 15:56:55 2017 " "Processing started: Wed Nov 29 15:56:55 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1511989015802 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1511989015802 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta g07_lab5 -c g07_lab5 " "Command: quartus_sta g07_lab5 -c g07_lab5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1511989015802 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1511989016341 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1511989016506 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1511989016560 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1511989016560 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "g07_lab5.sdc " "Synopsys Design Constraints File file not found: 'g07_lab5.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1511989016655 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1511989016656 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1511989016656 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1511989016656 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1511989016659 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1511989016681 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1511989016745 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.103 " "Worst-case setup slack is -0.103" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511989016752 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511989016752 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.103        -0.124 clk  " "   -0.103        -0.124 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511989016752 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1511989016752 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.445 " "Worst-case hold slack is 0.445" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511989016761 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511989016761 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.445         0.000 clk  " "    0.445         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511989016761 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1511989016761 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1511989016813 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1511989016820 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.631 " "Worst-case minimum pulse width slack is -1.631" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511989016875 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511989016875 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.631        -5.297 clk  " "   -1.631        -5.297 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511989016875 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1511989016875 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1511989016934 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1511989016936 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.557 " "Worst-case setup slack is 0.557" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511989016960 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511989016960 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.557         0.000 clk  " "    0.557         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511989016960 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1511989016960 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.215 " "Worst-case hold slack is 0.215" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511989016970 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511989016970 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 clk  " "    0.215         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511989016970 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1511989016970 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1511989017319 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1511989017328 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1511989017328 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511989017344 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511989017344 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380        -4.380 clk  " "   -1.380        -4.380 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511989017344 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1511989017344 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1511989017397 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1511989017433 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1511989017433 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "428 " "Peak virtual memory: 428 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1511989017512 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 29 15:56:57 2017 " "Processing ended: Wed Nov 29 15:56:57 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1511989017512 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1511989017512 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1511989017512 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1511989017512 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1511989018566 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1511989018567 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 29 15:56:58 2017 " "Processing started: Wed Nov 29 15:56:58 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1511989018567 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1511989018567 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off g07_lab5 -c g07_lab5 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off g07_lab5 -c g07_lab5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1511989018567 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "g07_lab5.vo K:/Documents/GitHub/DSD-Labs/Lab5/simulation/modelsim/ simulation " "Generated file g07_lab5.vo in folder \"K:/Documents/GitHub/DSD-Labs/Lab5/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1511989018896 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "412 " "Peak virtual memory: 412 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1511989018957 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 29 15:56:58 2017 " "Processing ended: Wed Nov 29 15:56:58 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1511989018957 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1511989018957 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1511989018957 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1511989018957 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 14 s " "Quartus II Full Compilation was successful. 0 errors, 14 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1511989019547 ""}
