// Seed: 2452973570
`timescale 1ps / 1 ps
module module_0 (
    input logic id_0,
    input logic id_1,
    output id_2,
    output id_3,
    input id_4,
    output id_5
);
  type_8(
      1, id_3, id_5
  );
endmodule
