 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 100
Design : id_ex_reg
Version: D-2010.03-SP5
Date   : Tue Mar 15 20:38:51 2016
****************************************

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG/out_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U623/Z (BUF_X4)                          0.06       0.12 r
  U612/Z (BUF_X4)                          0.07       0.19 r
  U554/ZN (AOI22_X1)                       0.03       0.22 f
  U553/ZN (INV_X1)                         0.04       0.26 r
  ID_EX_REG/out_reg[0]/D (DFFR_X1)         0.00       0.26 r
  data arrival time                                   0.26

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG/out_reg[0]/CK (DFFR_X1)        0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.26
  -----------------------------------------------------------
  slack (MET)                                         0.94


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG/out_reg[100]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U623/Z (BUF_X4)                          0.06       0.12 r
  U612/Z (BUF_X4)                          0.07       0.19 r
  U552/ZN (AOI22_X1)                       0.03       0.22 f
  U551/ZN (INV_X1)                         0.04       0.26 r
  ID_EX_REG/out_reg[100]/D (DFFR_X1)       0.00       0.26 r
  data arrival time                                   0.26

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG/out_reg[100]/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.26
  -----------------------------------------------------------
  slack (MET)                                         0.94


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG/out_reg[101]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U623/Z (BUF_X4)                          0.06       0.12 r
  U612/Z (BUF_X4)                          0.07       0.19 r
  U550/ZN (AOI22_X1)                       0.03       0.22 f
  U549/ZN (INV_X1)                         0.04       0.26 r
  ID_EX_REG/out_reg[101]/D (DFFR_X1)       0.00       0.26 r
  data arrival time                                   0.26

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG/out_reg[101]/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.26
  -----------------------------------------------------------
  slack (MET)                                         0.94


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG/out_reg[102]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U623/Z (BUF_X4)                          0.06       0.12 r
  U612/Z (BUF_X4)                          0.07       0.19 r
  U548/ZN (AOI22_X1)                       0.03       0.22 f
  U547/ZN (INV_X1)                         0.04       0.26 r
  ID_EX_REG/out_reg[102]/D (DFFR_X1)       0.00       0.26 r
  data arrival time                                   0.26

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG/out_reg[102]/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.26
  -----------------------------------------------------------
  slack (MET)                                         0.94


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG/out_reg[111]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U624/Z (BUF_X4)                          0.06       0.12 r
  U613/Z (BUF_X4)                          0.07       0.19 r
  U528/ZN (AOI22_X1)                       0.03       0.22 f
  U527/ZN (INV_X1)                         0.04       0.26 r
  ID_EX_REG/out_reg[111]/D (DFFR_X1)       0.00       0.26 r
  data arrival time                                   0.26

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG/out_reg[111]/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.26
  -----------------------------------------------------------
  slack (MET)                                         0.94


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG/out_reg[112]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U624/Z (BUF_X4)                          0.06       0.12 r
  U613/Z (BUF_X4)                          0.07       0.19 r
  U526/ZN (AOI22_X1)                       0.03       0.22 f
  U525/ZN (INV_X1)                         0.04       0.26 r
  ID_EX_REG/out_reg[112]/D (DFFR_X1)       0.00       0.26 r
  data arrival time                                   0.26

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG/out_reg[112]/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.26
  -----------------------------------------------------------
  slack (MET)                                         0.94


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG/out_reg[113]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U624/Z (BUF_X4)                          0.06       0.12 r
  U613/Z (BUF_X4)                          0.07       0.19 r
  U524/ZN (AOI22_X1)                       0.03       0.22 f
  U523/ZN (INV_X1)                         0.04       0.26 r
  ID_EX_REG/out_reg[113]/D (DFFR_X1)       0.00       0.26 r
  data arrival time                                   0.26

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG/out_reg[113]/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.26
  -----------------------------------------------------------
  slack (MET)                                         0.94


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG/out_reg[114]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U624/Z (BUF_X4)                          0.06       0.12 r
  U613/Z (BUF_X4)                          0.07       0.19 r
  U522/ZN (AOI22_X1)                       0.03       0.22 f
  U521/ZN (INV_X1)                         0.04       0.26 r
  ID_EX_REG/out_reg[114]/D (DFFR_X1)       0.00       0.26 r
  data arrival time                                   0.26

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG/out_reg[114]/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.26
  -----------------------------------------------------------
  slack (MET)                                         0.94


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG/out_reg[115]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U624/Z (BUF_X4)                          0.06       0.12 r
  U613/Z (BUF_X4)                          0.07       0.19 r
  U520/ZN (AOI22_X1)                       0.03       0.22 f
  U519/ZN (INV_X1)                         0.04       0.26 r
  ID_EX_REG/out_reg[115]/D (DFFR_X1)       0.00       0.26 r
  data arrival time                                   0.26

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG/out_reg[115]/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.26
  -----------------------------------------------------------
  slack (MET)                                         0.94


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG/out_reg[116]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U624/Z (BUF_X4)                          0.06       0.12 r
  U613/Z (BUF_X4)                          0.07       0.19 r
  U518/ZN (AOI22_X1)                       0.03       0.22 f
  U517/ZN (INV_X1)                         0.04       0.26 r
  ID_EX_REG/out_reg[116]/D (DFFR_X1)       0.00       0.26 r
  data arrival time                                   0.26

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG/out_reg[116]/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.26
  -----------------------------------------------------------
  slack (MET)                                         0.94


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG/out_reg[117]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U624/Z (BUF_X4)                          0.06       0.12 r
  U613/Z (BUF_X4)                          0.07       0.19 r
  U516/ZN (AOI22_X1)                       0.03       0.22 f
  U515/ZN (INV_X1)                         0.04       0.26 r
  ID_EX_REG/out_reg[117]/D (DFFR_X1)       0.00       0.26 r
  data arrival time                                   0.26

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG/out_reg[117]/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.26
  -----------------------------------------------------------
  slack (MET)                                         0.94


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG/out_reg[118]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U624/Z (BUF_X4)                          0.06       0.12 r
  U613/Z (BUF_X4)                          0.07       0.19 r
  U514/ZN (AOI22_X1)                       0.03       0.22 f
  U513/ZN (INV_X1)                         0.04       0.26 r
  ID_EX_REG/out_reg[118]/D (DFFR_X1)       0.00       0.26 r
  data arrival time                                   0.26

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG/out_reg[118]/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.26
  -----------------------------------------------------------
  slack (MET)                                         0.94


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG/out_reg[119]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U624/Z (BUF_X4)                          0.06       0.12 r
  U613/Z (BUF_X4)                          0.07       0.19 r
  U512/ZN (AOI22_X1)                       0.03       0.22 f
  U511/ZN (INV_X1)                         0.04       0.26 r
  ID_EX_REG/out_reg[119]/D (DFFR_X1)       0.00       0.26 r
  data arrival time                                   0.26

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG/out_reg[119]/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.26
  -----------------------------------------------------------
  slack (MET)                                         0.94


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG/out_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U611/Z (BUF_X4)                          0.06       0.12 r
  U563/Z (BUF_X4)                          0.07       0.19 r
  U90/ZN (AOI22_X1)                        0.03       0.22 f
  U89/ZN (INV_X1)                          0.04       0.26 r
  ID_EX_REG/out_reg[5]/D (DFFR_X1)         0.00       0.26 r
  data arrival time                                   0.26

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG/out_reg[5]/CK (DFFR_X1)        0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.26
  -----------------------------------------------------------
  slack (MET)                                         0.94


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG/out_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U611/Z (BUF_X4)                          0.06       0.12 r
  U564/Z (BUF_X4)                          0.07       0.19 r
  U68/ZN (AOI22_X1)                        0.03       0.22 f
  U67/ZN (INV_X1)                          0.04       0.26 r
  ID_EX_REG/out_reg[6]/D (DFFR_X1)         0.00       0.26 r
  data arrival time                                   0.26

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG/out_reg[6]/CK (DFFR_X1)        0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.26
  -----------------------------------------------------------
  slack (MET)                                         0.94


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG/out_reg[7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U611/Z (BUF_X4)                          0.06       0.12 r
  U565/Z (BUF_X4)                          0.07       0.19 r
  U46/ZN (AOI22_X1)                        0.03       0.22 f
  U45/ZN (INV_X1)                          0.04       0.26 r
  ID_EX_REG/out_reg[7]/D (DFFR_X1)         0.00       0.26 r
  data arrival time                                   0.26

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG/out_reg[7]/CK (DFFR_X1)        0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.26
  -----------------------------------------------------------
  slack (MET)                                         0.94


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG/out_reg[57]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U611/Z (BUF_X4)                          0.06       0.12 r
  U562/Z (BUF_X4)                          0.07       0.19 r
  U96/ZN (AOI22_X1)                        0.03       0.22 f
  U95/ZN (INV_X1)                          0.04       0.26 r
  ID_EX_REG/out_reg[57]/D (DFFR_X1)        0.00       0.26 r
  data arrival time                                   0.26

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG/out_reg[57]/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.26
  -----------------------------------------------------------
  slack (MET)                                         0.94


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG/out_reg[58]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U611/Z (BUF_X4)                          0.06       0.12 r
  U562/Z (BUF_X4)                          0.07       0.19 r
  U94/ZN (AOI22_X1)                        0.03       0.22 f
  U93/ZN (INV_X1)                          0.04       0.26 r
  ID_EX_REG/out_reg[58]/D (DFFR_X1)        0.00       0.26 r
  data arrival time                                   0.26

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG/out_reg[58]/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.26
  -----------------------------------------------------------
  slack (MET)                                         0.94


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG/out_reg[59]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U611/Z (BUF_X4)                          0.06       0.12 r
  U563/Z (BUF_X4)                          0.07       0.19 r
  U92/ZN (AOI22_X1)                        0.03       0.22 f
  U91/ZN (INV_X1)                          0.04       0.26 r
  ID_EX_REG/out_reg[59]/D (DFFR_X1)        0.00       0.26 r
  data arrival time                                   0.26

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG/out_reg[59]/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.26
  -----------------------------------------------------------
  slack (MET)                                         0.94


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG/out_reg[60]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U611/Z (BUF_X4)                          0.06       0.12 r
  U563/Z (BUF_X4)                          0.07       0.19 r
  U88/ZN (AOI22_X1)                        0.03       0.22 f
  U87/ZN (INV_X1)                          0.04       0.26 r
  ID_EX_REG/out_reg[60]/D (DFFR_X1)        0.00       0.26 r
  data arrival time                                   0.26

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG/out_reg[60]/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.26
  -----------------------------------------------------------
  slack (MET)                                         0.94


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG/out_reg[61]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U611/Z (BUF_X4)                          0.06       0.12 r
  U563/Z (BUF_X4)                          0.07       0.19 r
  U86/ZN (AOI22_X1)                        0.03       0.22 f
  U85/ZN (INV_X1)                          0.04       0.26 r
  ID_EX_REG/out_reg[61]/D (DFFR_X1)        0.00       0.26 r
  data arrival time                                   0.26

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG/out_reg[61]/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.26
  -----------------------------------------------------------
  slack (MET)                                         0.94


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG/out_reg[62]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U611/Z (BUF_X4)                          0.06       0.12 r
  U563/Z (BUF_X4)                          0.07       0.19 r
  U84/ZN (AOI22_X1)                        0.03       0.22 f
  U83/ZN (INV_X1)                          0.04       0.26 r
  ID_EX_REG/out_reg[62]/D (DFFR_X1)        0.00       0.26 r
  data arrival time                                   0.26

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG/out_reg[62]/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.26
  -----------------------------------------------------------
  slack (MET)                                         0.94


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG/out_reg[63]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U611/Z (BUF_X4)                          0.06       0.12 r
  U563/Z (BUF_X4)                          0.07       0.19 r
  U82/ZN (AOI22_X1)                        0.03       0.22 f
  U81/ZN (INV_X1)                          0.04       0.26 r
  ID_EX_REG/out_reg[63]/D (DFFR_X1)        0.00       0.26 r
  data arrival time                                   0.26

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG/out_reg[63]/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.26
  -----------------------------------------------------------
  slack (MET)                                         0.94


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG/out_reg[64]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U611/Z (BUF_X4)                          0.06       0.12 r
  U563/Z (BUF_X4)                          0.07       0.19 r
  U80/ZN (AOI22_X1)                        0.03       0.22 f
  U79/ZN (INV_X1)                          0.04       0.26 r
  ID_EX_REG/out_reg[64]/D (DFFR_X1)        0.00       0.26 r
  data arrival time                                   0.26

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG/out_reg[64]/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.26
  -----------------------------------------------------------
  slack (MET)                                         0.94


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG/out_reg[65]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U611/Z (BUF_X4)                          0.06       0.12 r
  U563/Z (BUF_X4)                          0.07       0.19 r
  U78/ZN (AOI22_X1)                        0.03       0.22 f
  U77/ZN (INV_X1)                          0.04       0.26 r
  ID_EX_REG/out_reg[65]/D (DFFR_X1)        0.00       0.26 r
  data arrival time                                   0.26

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG/out_reg[65]/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.26
  -----------------------------------------------------------
  slack (MET)                                         0.94


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG/out_reg[66]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U611/Z (BUF_X4)                          0.06       0.12 r
  U563/Z (BUF_X4)                          0.07       0.19 r
  U76/ZN (AOI22_X1)                        0.03       0.22 f
  U75/ZN (INV_X1)                          0.04       0.26 r
  ID_EX_REG/out_reg[66]/D (DFFR_X1)        0.00       0.26 r
  data arrival time                                   0.26

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG/out_reg[66]/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.26
  -----------------------------------------------------------
  slack (MET)                                         0.94


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG/out_reg[67]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U611/Z (BUF_X4)                          0.06       0.12 r
  U563/Z (BUF_X4)                          0.07       0.19 r
  U74/ZN (AOI22_X1)                        0.03       0.22 f
  U73/ZN (INV_X1)                          0.04       0.26 r
  ID_EX_REG/out_reg[67]/D (DFFR_X1)        0.00       0.26 r
  data arrival time                                   0.26

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG/out_reg[67]/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.26
  -----------------------------------------------------------
  slack (MET)                                         0.94


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG/out_reg[68]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U611/Z (BUF_X4)                          0.06       0.12 r
  U563/Z (BUF_X4)                          0.07       0.19 r
  U72/ZN (AOI22_X1)                        0.03       0.22 f
  U71/ZN (INV_X1)                          0.04       0.26 r
  ID_EX_REG/out_reg[68]/D (DFFR_X1)        0.00       0.26 r
  data arrival time                                   0.26

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG/out_reg[68]/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.26
  -----------------------------------------------------------
  slack (MET)                                         0.94


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG/out_reg[69]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U611/Z (BUF_X4)                          0.06       0.12 r
  U564/Z (BUF_X4)                          0.07       0.19 r
  U70/ZN (AOI22_X1)                        0.03       0.22 f
  U69/ZN (INV_X1)                          0.04       0.26 r
  ID_EX_REG/out_reg[69]/D (DFFR_X1)        0.00       0.26 r
  data arrival time                                   0.26

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG/out_reg[69]/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.26
  -----------------------------------------------------------
  slack (MET)                                         0.94


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG/out_reg[70]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U611/Z (BUF_X4)                          0.06       0.12 r
  U564/Z (BUF_X4)                          0.07       0.19 r
  U66/ZN (AOI22_X1)                        0.03       0.22 f
  U65/ZN (INV_X1)                          0.04       0.26 r
  ID_EX_REG/out_reg[70]/D (DFFR_X1)        0.00       0.26 r
  data arrival time                                   0.26

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG/out_reg[70]/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.26
  -----------------------------------------------------------
  slack (MET)                                         0.94


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG/out_reg[71]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U611/Z (BUF_X4)                          0.06       0.12 r
  U564/Z (BUF_X4)                          0.07       0.19 r
  U64/ZN (AOI22_X1)                        0.03       0.22 f
  U63/ZN (INV_X1)                          0.04       0.26 r
  ID_EX_REG/out_reg[71]/D (DFFR_X1)        0.00       0.26 r
  data arrival time                                   0.26

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG/out_reg[71]/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.26
  -----------------------------------------------------------
  slack (MET)                                         0.94


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG/out_reg[72]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U611/Z (BUF_X4)                          0.06       0.12 r
  U564/Z (BUF_X4)                          0.07       0.19 r
  U62/ZN (AOI22_X1)                        0.03       0.22 f
  U61/ZN (INV_X1)                          0.04       0.26 r
  ID_EX_REG/out_reg[72]/D (DFFR_X1)        0.00       0.26 r
  data arrival time                                   0.26

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG/out_reg[72]/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.26
  -----------------------------------------------------------
  slack (MET)                                         0.94


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG/out_reg[73]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U611/Z (BUF_X4)                          0.06       0.12 r
  U564/Z (BUF_X4)                          0.07       0.19 r
  U60/ZN (AOI22_X1)                        0.03       0.22 f
  U59/ZN (INV_X1)                          0.04       0.26 r
  ID_EX_REG/out_reg[73]/D (DFFR_X1)        0.00       0.26 r
  data arrival time                                   0.26

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG/out_reg[73]/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.26
  -----------------------------------------------------------
  slack (MET)                                         0.94


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG/out_reg[74]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U611/Z (BUF_X4)                          0.06       0.12 r
  U564/Z (BUF_X4)                          0.07       0.19 r
  U58/ZN (AOI22_X1)                        0.03       0.22 f
  U57/ZN (INV_X1)                          0.04       0.26 r
  ID_EX_REG/out_reg[74]/D (DFFR_X1)        0.00       0.26 r
  data arrival time                                   0.26

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG/out_reg[74]/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.26
  -----------------------------------------------------------
  slack (MET)                                         0.94


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG/out_reg[75]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U611/Z (BUF_X4)                          0.06       0.12 r
  U564/Z (BUF_X4)                          0.07       0.19 r
  U56/ZN (AOI22_X1)                        0.03       0.22 f
  U55/ZN (INV_X1)                          0.04       0.26 r
  ID_EX_REG/out_reg[75]/D (DFFR_X1)        0.00       0.26 r
  data arrival time                                   0.26

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG/out_reg[75]/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.26
  -----------------------------------------------------------
  slack (MET)                                         0.94


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG/out_reg[76]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U611/Z (BUF_X4)                          0.06       0.12 r
  U564/Z (BUF_X4)                          0.07       0.19 r
  U54/ZN (AOI22_X1)                        0.03       0.22 f
  U53/ZN (INV_X1)                          0.04       0.26 r
  ID_EX_REG/out_reg[76]/D (DFFR_X1)        0.00       0.26 r
  data arrival time                                   0.26

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG/out_reg[76]/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.26
  -----------------------------------------------------------
  slack (MET)                                         0.94


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG/out_reg[77]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U611/Z (BUF_X4)                          0.06       0.12 r
  U564/Z (BUF_X4)                          0.07       0.19 r
  U52/ZN (AOI22_X1)                        0.03       0.22 f
  U51/ZN (INV_X1)                          0.04       0.26 r
  ID_EX_REG/out_reg[77]/D (DFFR_X1)        0.00       0.26 r
  data arrival time                                   0.26

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG/out_reg[77]/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.26
  -----------------------------------------------------------
  slack (MET)                                         0.94


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG/out_reg[78]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U611/Z (BUF_X4)                          0.06       0.12 r
  U564/Z (BUF_X4)                          0.07       0.19 r
  U50/ZN (AOI22_X1)                        0.03       0.22 f
  U49/ZN (INV_X1)                          0.04       0.26 r
  ID_EX_REG/out_reg[78]/D (DFFR_X1)        0.00       0.26 r
  data arrival time                                   0.26

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG/out_reg[78]/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.26
  -----------------------------------------------------------
  slack (MET)                                         0.94


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG/out_reg[79]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U611/Z (BUF_X4)                          0.06       0.12 r
  U565/Z (BUF_X4)                          0.07       0.19 r
  U48/ZN (AOI22_X1)                        0.03       0.22 f
  U47/ZN (INV_X1)                          0.04       0.26 r
  ID_EX_REG/out_reg[79]/D (DFFR_X1)        0.00       0.26 r
  data arrival time                                   0.26

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG/out_reg[79]/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.26
  -----------------------------------------------------------
  slack (MET)                                         0.94


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG/out_reg[80]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U611/Z (BUF_X4)                          0.06       0.12 r
  U565/Z (BUF_X4)                          0.07       0.19 r
  U44/ZN (AOI22_X1)                        0.03       0.22 f
  U43/ZN (INV_X1)                          0.04       0.26 r
  ID_EX_REG/out_reg[80]/D (DFFR_X1)        0.00       0.26 r
  data arrival time                                   0.26

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG/out_reg[80]/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.26
  -----------------------------------------------------------
  slack (MET)                                         0.94


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG/out_reg[81]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U611/Z (BUF_X4)                          0.06       0.12 r
  U565/Z (BUF_X4)                          0.07       0.19 r
  U42/ZN (AOI22_X1)                        0.03       0.22 f
  U41/ZN (INV_X1)                          0.04       0.26 r
  ID_EX_REG/out_reg[81]/D (DFFR_X1)        0.00       0.26 r
  data arrival time                                   0.26

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG/out_reg[81]/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.26
  -----------------------------------------------------------
  slack (MET)                                         0.94


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG/out_reg[82]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U611/Z (BUF_X4)                          0.06       0.12 r
  U565/Z (BUF_X4)                          0.07       0.19 r
  U40/ZN (AOI22_X1)                        0.03       0.22 f
  U39/ZN (INV_X1)                          0.04       0.26 r
  ID_EX_REG/out_reg[82]/D (DFFR_X1)        0.00       0.26 r
  data arrival time                                   0.26

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG/out_reg[82]/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.26
  -----------------------------------------------------------
  slack (MET)                                         0.94


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG/out_reg[83]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U611/Z (BUF_X4)                          0.06       0.12 r
  U565/Z (BUF_X4)                          0.07       0.19 r
  U38/ZN (AOI22_X1)                        0.03       0.22 f
  U37/ZN (INV_X1)                          0.04       0.26 r
  ID_EX_REG/out_reg[83]/D (DFFR_X1)        0.00       0.26 r
  data arrival time                                   0.26

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG/out_reg[83]/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.26
  -----------------------------------------------------------
  slack (MET)                                         0.94


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG/out_reg[84]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U611/Z (BUF_X4)                          0.06       0.12 r
  U565/Z (BUF_X4)                          0.07       0.19 r
  U36/ZN (AOI22_X1)                        0.03       0.22 f
  U35/ZN (INV_X1)                          0.04       0.26 r
  ID_EX_REG/out_reg[84]/D (DFFR_X1)        0.00       0.26 r
  data arrival time                                   0.26

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG/out_reg[84]/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.26
  -----------------------------------------------------------
  slack (MET)                                         0.94


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG/out_reg[85]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U611/Z (BUF_X4)                          0.06       0.12 r
  U565/Z (BUF_X4)                          0.07       0.19 r
  U34/ZN (AOI22_X1)                        0.03       0.22 f
  U33/ZN (INV_X1)                          0.04       0.26 r
  ID_EX_REG/out_reg[85]/D (DFFR_X1)        0.00       0.26 r
  data arrival time                                   0.26

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG/out_reg[85]/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.26
  -----------------------------------------------------------
  slack (MET)                                         0.94


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG/out_reg[86]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U611/Z (BUF_X4)                          0.06       0.12 r
  U565/Z (BUF_X4)                          0.07       0.19 r
  U32/ZN (AOI22_X1)                        0.03       0.22 f
  U31/ZN (INV_X1)                          0.04       0.26 r
  ID_EX_REG/out_reg[86]/D (DFFR_X1)        0.00       0.26 r
  data arrival time                                   0.26

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG/out_reg[86]/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.26
  -----------------------------------------------------------
  slack (MET)                                         0.94


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG/out_reg[87]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U611/Z (BUF_X4)                          0.06       0.12 r
  U565/Z (BUF_X4)                          0.07       0.19 r
  U30/ZN (AOI22_X1)                        0.03       0.22 f
  U29/ZN (INV_X1)                          0.04       0.26 r
  ID_EX_REG/out_reg[87]/D (DFFR_X1)        0.00       0.26 r
  data arrival time                                   0.26

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG/out_reg[87]/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.26
  -----------------------------------------------------------
  slack (MET)                                         0.94


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG/out_reg[88]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U611/Z (BUF_X4)                          0.06       0.12 r
  U565/Z (BUF_X4)                          0.07       0.19 r
  U28/ZN (AOI22_X1)                        0.03       0.22 f
  U27/ZN (INV_X1)                          0.04       0.26 r
  ID_EX_REG/out_reg[88]/D (DFFR_X1)        0.00       0.26 r
  data arrival time                                   0.26

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG/out_reg[88]/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.26
  -----------------------------------------------------------
  slack (MET)                                         0.94


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG/out_reg[89]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U611/Z (BUF_X4)                          0.06       0.12 r
  U566/Z (BUF_X4)                          0.07       0.19 r
  U26/ZN (AOI22_X1)                        0.03       0.22 f
  U25/ZN (INV_X1)                          0.04       0.26 r
  ID_EX_REG/out_reg[89]/D (DFFR_X1)        0.00       0.26 r
  data arrival time                                   0.26

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG/out_reg[89]/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.26
  -----------------------------------------------------------
  slack (MET)                                         0.94


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG/out_reg[9]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U624/Z (BUF_X4)                          0.06       0.12 r
  U613/Z (BUF_X4)                          0.07       0.19 r
  U2/ZN (AOI22_X1)                         0.03       0.22 f
  U1/ZN (INV_X1)                           0.04       0.25 r
  ID_EX_REG/out_reg[9]/D (DFFR_X1)         0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG/out_reg[9]/CK (DFFR_X1)        0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.94


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG/out_reg[10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U624/Z (BUF_X4)                          0.06       0.12 r
  U613/Z (BUF_X4)                          0.07       0.19 r
  U532/ZN (AOI22_X1)                       0.03       0.22 f
  U531/ZN (INV_X1)                         0.04       0.25 r
  ID_EX_REG/out_reg[10]/D (DFFR_X1)        0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG/out_reg[10]/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.94


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG/out_reg[103]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U623/Z (BUF_X4)                          0.06       0.12 r
  U612/Z (BUF_X4)                          0.07       0.19 r
  U546/ZN (AOI22_X1)                       0.03       0.22 f
  U545/ZN (INV_X1)                         0.04       0.25 r
  ID_EX_REG/out_reg[103]/D (DFFR_X1)       0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG/out_reg[103]/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.94


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG/out_reg[104]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U623/Z (BUF_X4)                          0.06       0.12 r
  U612/Z (BUF_X4)                          0.07       0.19 r
  U544/ZN (AOI22_X1)                       0.03       0.22 f
  U543/ZN (INV_X1)                         0.04       0.25 r
  ID_EX_REG/out_reg[104]/D (DFFR_X1)       0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG/out_reg[104]/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.94


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG/out_reg[105]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U623/Z (BUF_X4)                          0.06       0.12 r
  U612/Z (BUF_X4)                          0.07       0.19 r
  U542/ZN (AOI22_X1)                       0.03       0.22 f
  U541/ZN (INV_X1)                         0.04       0.25 r
  ID_EX_REG/out_reg[105]/D (DFFR_X1)       0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG/out_reg[105]/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.94


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG/out_reg[106]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U623/Z (BUF_X4)                          0.06       0.12 r
  U612/Z (BUF_X4)                          0.07       0.19 r
  U540/ZN (AOI22_X1)                       0.03       0.22 f
  U539/ZN (INV_X1)                         0.04       0.25 r
  ID_EX_REG/out_reg[106]/D (DFFR_X1)       0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG/out_reg[106]/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.94


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG/out_reg[107]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U623/Z (BUF_X4)                          0.06       0.12 r
  U612/Z (BUF_X4)                          0.07       0.19 r
  U538/ZN (AOI22_X1)                       0.03       0.22 f
  U537/ZN (INV_X1)                         0.04       0.25 r
  ID_EX_REG/out_reg[107]/D (DFFR_X1)       0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG/out_reg[107]/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.94


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG/out_reg[108]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U623/Z (BUF_X4)                          0.06       0.12 r
  U612/Z (BUF_X4)                          0.07       0.19 r
  U536/ZN (AOI22_X1)                       0.03       0.22 f
  U535/ZN (INV_X1)                         0.04       0.25 r
  ID_EX_REG/out_reg[108]/D (DFFR_X1)       0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG/out_reg[108]/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.94


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG/out_reg[109]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U623/Z (BUF_X4)                          0.06       0.12 r
  U612/Z (BUF_X4)                          0.07       0.19 r
  U534/ZN (AOI22_X1)                       0.03       0.22 f
  U533/ZN (INV_X1)                         0.04       0.25 r
  ID_EX_REG/out_reg[109]/D (DFFR_X1)       0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG/out_reg[109]/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.94


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG/out_reg[110]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U624/Z (BUF_X4)                          0.06       0.12 r
  U613/Z (BUF_X4)                          0.07       0.19 r
  U530/ZN (AOI22_X1)                       0.03       0.22 f
  U529/ZN (INV_X1)                         0.04       0.25 r
  ID_EX_REG/out_reg[110]/D (DFFR_X1)       0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG/out_reg[110]/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.94


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG/out_reg[99]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U623/Z (BUF_X4)                          0.06       0.12 r
  U612/Z (BUF_X4)                          0.07       0.19 r
  U4/ZN (AOI22_X1)                         0.03       0.22 f
  U3/ZN (INV_X1)                           0.04       0.25 r
  ID_EX_REG/out_reg[99]/D (DFFR_X1)        0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG/out_reg[99]/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.94


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG/out_reg[8]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U611/Z (BUF_X4)                          0.06       0.12 r
  U566/Z (BUF_X4)                          0.07       0.19 r
  U24/ZN (AOI22_X1)                        0.03       0.22 f
  U23/ZN (INV_X1)                          0.04       0.25 r
  ID_EX_REG/out_reg[8]/D (DFFR_X1)         0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG/out_reg[8]/CK (DFFR_X1)        0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.94


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG/out_reg[90]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U611/Z (BUF_X4)                          0.06       0.12 r
  U566/Z (BUF_X4)                          0.07       0.19 r
  U22/ZN (AOI22_X1)                        0.03       0.22 f
  U21/ZN (INV_X1)                          0.04       0.25 r
  ID_EX_REG/out_reg[90]/D (DFFR_X1)        0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG/out_reg[90]/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.94


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG/out_reg[91]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U611/Z (BUF_X4)                          0.06       0.12 r
  U566/Z (BUF_X4)                          0.07       0.19 r
  U20/ZN (AOI22_X1)                        0.03       0.22 f
  U19/ZN (INV_X1)                          0.04       0.25 r
  ID_EX_REG/out_reg[91]/D (DFFR_X1)        0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG/out_reg[91]/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.94


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG/out_reg[92]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U611/Z (BUF_X4)                          0.06       0.12 r
  U566/Z (BUF_X4)                          0.07       0.19 r
  U18/ZN (AOI22_X1)                        0.03       0.22 f
  U17/ZN (INV_X1)                          0.04       0.25 r
  ID_EX_REG/out_reg[92]/D (DFFR_X1)        0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG/out_reg[92]/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.94


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG/out_reg[93]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U611/Z (BUF_X4)                          0.06       0.12 r
  U566/Z (BUF_X4)                          0.07       0.19 r
  U16/ZN (AOI22_X1)                        0.03       0.22 f
  U15/ZN (INV_X1)                          0.04       0.25 r
  ID_EX_REG/out_reg[93]/D (DFFR_X1)        0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG/out_reg[93]/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.94


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG/out_reg[94]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U611/Z (BUF_X4)                          0.06       0.12 r
  U566/Z (BUF_X4)                          0.07       0.19 r
  U14/ZN (AOI22_X1)                        0.03       0.22 f
  U13/ZN (INV_X1)                          0.04       0.25 r
  ID_EX_REG/out_reg[94]/D (DFFR_X1)        0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG/out_reg[94]/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.94


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG/out_reg[95]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U611/Z (BUF_X4)                          0.06       0.12 r
  U566/Z (BUF_X4)                          0.07       0.19 r
  U12/ZN (AOI22_X1)                        0.03       0.22 f
  U11/ZN (INV_X1)                          0.04       0.25 r
  ID_EX_REG/out_reg[95]/D (DFFR_X1)        0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG/out_reg[95]/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.94


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG/out_reg[96]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U611/Z (BUF_X4)                          0.06       0.12 r
  U566/Z (BUF_X4)                          0.07       0.19 r
  U10/ZN (AOI22_X1)                        0.03       0.22 f
  U9/ZN (INV_X1)                           0.04       0.25 r
  ID_EX_REG/out_reg[96]/D (DFFR_X1)        0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG/out_reg[96]/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.94


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG/out_reg[97]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U611/Z (BUF_X4)                          0.06       0.12 r
  U566/Z (BUF_X4)                          0.07       0.19 r
  U8/ZN (AOI22_X1)                         0.03       0.22 f
  U7/ZN (INV_X1)                           0.04       0.25 r
  ID_EX_REG/out_reg[97]/D (DFFR_X1)        0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG/out_reg[97]/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.94


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG/out_reg[98]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U611/Z (BUF_X4)                          0.06       0.12 r
  U566/Z (BUF_X4)                          0.07       0.19 r
  U6/ZN (AOI22_X1)                         0.03       0.22 f
  U5/ZN (INV_X1)                           0.04       0.25 r
  ID_EX_REG/out_reg[98]/D (DFFR_X1)        0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG/out_reg[98]/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.94


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG/out_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U611/Z (BUF_X4)                          0.06       0.12 r
  U560/Z (BUF_X4)                          0.07       0.19 r
  U134/ZN (AOI22_X1)                       0.03       0.22 f
  U133/ZN (INV_X1)                         0.04       0.25 r
  ID_EX_REG/out_reg[3]/D (DFFR_X1)         0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG/out_reg[3]/CK (DFFR_X1)        0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.94


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG/out_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U611/Z (BUF_X4)                          0.06       0.12 r
  U562/Z (BUF_X4)                          0.07       0.19 r
  U112/ZN (AOI22_X1)                       0.03       0.22 f
  U111/ZN (INV_X1)                         0.04       0.25 r
  ID_EX_REG/out_reg[4]/D (DFFR_X1)         0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG/out_reg[4]/CK (DFFR_X1)        0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.94


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG/out_reg[25]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U611/Z (BUF_X4)                          0.06       0.12 r
  U592/Z (BUF_X4)                          0.07       0.19 r
  U200/ZN (AOI22_X1)                       0.03       0.22 f
  U199/ZN (INV_X1)                         0.04       0.25 r
  ID_EX_REG/out_reg[25]/D (DFFR_X1)        0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG/out_reg[25]/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.94


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG/out_reg[39]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U611/Z (BUF_X4)                          0.06       0.12 r
  U560/Z (BUF_X4)                          0.07       0.19 r
  U136/ZN (AOI22_X1)                       0.03       0.22 f
  U135/ZN (INV_X1)                         0.04       0.25 r
  ID_EX_REG/out_reg[39]/D (DFFR_X1)        0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG/out_reg[39]/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.94


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG/out_reg[40]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U611/Z (BUF_X4)                          0.06       0.12 r
  U560/Z (BUF_X4)                          0.07       0.19 r
  U132/ZN (AOI22_X1)                       0.03       0.22 f
  U131/ZN (INV_X1)                         0.04       0.25 r
  ID_EX_REG/out_reg[40]/D (DFFR_X1)        0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG/out_reg[40]/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.94


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG/out_reg[41]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U611/Z (BUF_X4)                          0.06       0.12 r
  U560/Z (BUF_X4)                          0.07       0.19 r
  U130/ZN (AOI22_X1)                       0.03       0.22 f
  U129/ZN (INV_X1)                         0.04       0.25 r
  ID_EX_REG/out_reg[41]/D (DFFR_X1)        0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG/out_reg[41]/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.94


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG/out_reg[42]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U611/Z (BUF_X4)                          0.06       0.12 r
  U560/Z (BUF_X4)                          0.07       0.19 r
  U128/ZN (AOI22_X1)                       0.03       0.22 f
  U127/ZN (INV_X1)                         0.04       0.25 r
  ID_EX_REG/out_reg[42]/D (DFFR_X1)        0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG/out_reg[42]/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.94


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG/out_reg[43]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U611/Z (BUF_X4)                          0.06       0.12 r
  U560/Z (BUF_X4)                          0.07       0.19 r
  U126/ZN (AOI22_X1)                       0.03       0.22 f
  U125/ZN (INV_X1)                         0.04       0.25 r
  ID_EX_REG/out_reg[43]/D (DFFR_X1)        0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG/out_reg[43]/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.94


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG/out_reg[44]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U611/Z (BUF_X4)                          0.06       0.12 r
  U560/Z (BUF_X4)                          0.07       0.19 r
  U124/ZN (AOI22_X1)                       0.03       0.22 f
  U123/ZN (INV_X1)                         0.04       0.25 r
  ID_EX_REG/out_reg[44]/D (DFFR_X1)        0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG/out_reg[44]/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.94


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG/out_reg[45]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U611/Z (BUF_X4)                          0.06       0.12 r
  U560/Z (BUF_X4)                          0.07       0.19 r
  U122/ZN (AOI22_X1)                       0.03       0.22 f
  U121/ZN (INV_X1)                         0.04       0.25 r
  ID_EX_REG/out_reg[45]/D (DFFR_X1)        0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG/out_reg[45]/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.94


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG/out_reg[46]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U611/Z (BUF_X4)                          0.06       0.12 r
  U560/Z (BUF_X4)                          0.07       0.19 r
  U120/ZN (AOI22_X1)                       0.03       0.22 f
  U119/ZN (INV_X1)                         0.04       0.25 r
  ID_EX_REG/out_reg[46]/D (DFFR_X1)        0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG/out_reg[46]/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.94


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG/out_reg[47]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U611/Z (BUF_X4)                          0.06       0.12 r
  U560/Z (BUF_X4)                          0.07       0.19 r
  U118/ZN (AOI22_X1)                       0.03       0.22 f
  U117/ZN (INV_X1)                         0.04       0.25 r
  ID_EX_REG/out_reg[47]/D (DFFR_X1)        0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG/out_reg[47]/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.94


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG/out_reg[48]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U611/Z (BUF_X4)                          0.06       0.12 r
  U560/Z (BUF_X4)                          0.07       0.19 r
  U116/ZN (AOI22_X1)                       0.03       0.22 f
  U115/ZN (INV_X1)                         0.04       0.25 r
  ID_EX_REG/out_reg[48]/D (DFFR_X1)        0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG/out_reg[48]/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.94


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG/out_reg[49]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U611/Z (BUF_X4)                          0.06       0.12 r
  U562/Z (BUF_X4)                          0.07       0.19 r
  U114/ZN (AOI22_X1)                       0.03       0.22 f
  U113/ZN (INV_X1)                         0.04       0.25 r
  ID_EX_REG/out_reg[49]/D (DFFR_X1)        0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG/out_reg[49]/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.94


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG/out_reg[50]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U611/Z (BUF_X4)                          0.06       0.12 r
  U562/Z (BUF_X4)                          0.07       0.19 r
  U110/ZN (AOI22_X1)                       0.03       0.22 f
  U109/ZN (INV_X1)                         0.04       0.25 r
  ID_EX_REG/out_reg[50]/D (DFFR_X1)        0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG/out_reg[50]/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.94


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG/out_reg[51]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U611/Z (BUF_X4)                          0.06       0.12 r
  U562/Z (BUF_X4)                          0.07       0.19 r
  U108/ZN (AOI22_X1)                       0.03       0.22 f
  U107/ZN (INV_X1)                         0.04       0.25 r
  ID_EX_REG/out_reg[51]/D (DFFR_X1)        0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG/out_reg[51]/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.94


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG/out_reg[52]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U611/Z (BUF_X4)                          0.06       0.12 r
  U562/Z (BUF_X4)                          0.07       0.19 r
  U106/ZN (AOI22_X1)                       0.03       0.22 f
  U105/ZN (INV_X1)                         0.04       0.25 r
  ID_EX_REG/out_reg[52]/D (DFFR_X1)        0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG/out_reg[52]/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.94


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG/out_reg[53]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U611/Z (BUF_X4)                          0.06       0.12 r
  U562/Z (BUF_X4)                          0.07       0.19 r
  U104/ZN (AOI22_X1)                       0.03       0.22 f
  U103/ZN (INV_X1)                         0.04       0.25 r
  ID_EX_REG/out_reg[53]/D (DFFR_X1)        0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG/out_reg[53]/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.94


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG/out_reg[54]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U611/Z (BUF_X4)                          0.06       0.12 r
  U562/Z (BUF_X4)                          0.07       0.19 r
  U102/ZN (AOI22_X1)                       0.03       0.22 f
  U101/ZN (INV_X1)                         0.04       0.25 r
  ID_EX_REG/out_reg[54]/D (DFFR_X1)        0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG/out_reg[54]/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.94


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG/out_reg[55]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U611/Z (BUF_X4)                          0.06       0.12 r
  U562/Z (BUF_X4)                          0.07       0.19 r
  U100/ZN (AOI22_X1)                       0.03       0.22 f
  U99/ZN (INV_X1)                          0.04       0.25 r
  ID_EX_REG/out_reg[55]/D (DFFR_X1)        0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG/out_reg[55]/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.94


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG/out_reg[56]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U611/Z (BUF_X4)                          0.06       0.12 r
  U562/Z (BUF_X4)                          0.07       0.19 r
  U98/ZN (AOI22_X1)                        0.03       0.22 f
  U97/ZN (INV_X1)                          0.04       0.25 r
  ID_EX_REG/out_reg[56]/D (DFFR_X1)        0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG/out_reg[56]/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.94


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG/out_reg[259]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U611/Z (BUF_X4)                          0.06       0.12 r
  U592/Z (BUF_X4)                          0.07       0.19 r
  U202/ZN (AOI22_X1)                       0.03       0.22 f
  U201/ZN (INV_X1)                         0.04       0.25 r
  ID_EX_REG/out_reg[259]/D (DFFR_X1)       0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG/out_reg[259]/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.94


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG/out_reg[260]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U611/Z (BUF_X4)                          0.06       0.12 r
  U592/Z (BUF_X4)                          0.07       0.19 r
  U198/ZN (AOI22_X1)                       0.03       0.22 f
  U197/ZN (INV_X1)                         0.04       0.25 r
  ID_EX_REG/out_reg[260]/D (DFFR_X1)       0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG/out_reg[260]/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.94


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG/out_reg[261]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U611/Z (BUF_X4)                          0.06       0.12 r
  U592/Z (BUF_X4)                          0.07       0.19 r
  U196/ZN (AOI22_X1)                       0.03       0.22 f
  U195/ZN (INV_X1)                         0.04       0.25 r
  ID_EX_REG/out_reg[261]/D (DFFR_X1)       0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG/out_reg[261]/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.94


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG/out_reg[262]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U611/Z (BUF_X4)                          0.06       0.12 r
  U592/Z (BUF_X4)                          0.07       0.19 r
  U194/ZN (AOI22_X1)                       0.03       0.22 f
  U193/ZN (INV_X1)                         0.04       0.25 r
  ID_EX_REG/out_reg[262]/D (DFFR_X1)       0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG/out_reg[262]/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.94


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG/out_reg[263]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U611/Z (BUF_X4)                          0.06       0.12 r
  U592/Z (BUF_X4)                          0.07       0.19 r
  U192/ZN (AOI22_X1)                       0.03       0.22 f
  U191/ZN (INV_X1)                         0.04       0.25 r
  ID_EX_REG/out_reg[263]/D (DFFR_X1)       0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG/out_reg[263]/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.94


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG/out_reg[264]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U611/Z (BUF_X4)                          0.06       0.12 r
  U592/Z (BUF_X4)                          0.07       0.19 r
  U190/ZN (AOI22_X1)                       0.03       0.22 f
  U189/ZN (INV_X1)                         0.04       0.25 r
  ID_EX_REG/out_reg[264]/D (DFFR_X1)       0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG/out_reg[264]/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.94


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG/out_reg[265]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U611/Z (BUF_X4)                          0.06       0.12 r
  U592/Z (BUF_X4)                          0.07       0.19 r
  U188/ZN (AOI22_X1)                       0.03       0.22 f
  U187/ZN (INV_X1)                         0.04       0.25 r
  ID_EX_REG/out_reg[265]/D (DFFR_X1)       0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG/out_reg[265]/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.94


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG/out_reg[266]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U611/Z (BUF_X4)                          0.06       0.12 r
  U592/Z (BUF_X4)                          0.07       0.19 r
  U186/ZN (AOI22_X1)                       0.03       0.22 f
  U185/ZN (INV_X1)                         0.04       0.25 r
  ID_EX_REG/out_reg[266]/D (DFFR_X1)       0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG/out_reg[266]/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.94


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG/out_reg[267]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U611/Z (BUF_X4)                          0.06       0.12 r
  U592/Z (BUF_X4)                          0.07       0.19 r
  U184/ZN (AOI22_X1)                       0.03       0.22 f
  U183/ZN (INV_X1)                         0.04       0.25 r
  ID_EX_REG/out_reg[267]/D (DFFR_X1)       0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG/out_reg[267]/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.94


  Startpoint: ID_EX_REG/out_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[0] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG/out_reg[0]/CK (DFFR_X1)        0.00       0.00 r
  ID_EX_REG/out_reg[0]/Q (DFFR_X1)         0.18       0.18 f
  out[0] (out)                             0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG/out_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[1] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG/out_reg[1]/CK (DFFR_X1)        0.00       0.00 r
  ID_EX_REG/out_reg[1]/Q (DFFR_X1)         0.18       0.18 f
  out[1] (out)                             0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG/out_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[2] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG/out_reg[2]/CK (DFFR_X1)        0.00       0.00 r
  ID_EX_REG/out_reg[2]/Q (DFFR_X1)         0.18       0.18 f
  out[2] (out)                             0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG/out_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[3] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG/out_reg[3]/CK (DFFR_X1)        0.00       0.00 r
  ID_EX_REG/out_reg[3]/Q (DFFR_X1)         0.18       0.18 f
  out[3] (out)                             0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG/out_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[4] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG/out_reg[4]/CK (DFFR_X1)        0.00       0.00 r
  ID_EX_REG/out_reg[4]/Q (DFFR_X1)         0.18       0.18 f
  out[4] (out)                             0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG/out_reg[5]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[5] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG/out_reg[5]/CK (DFFR_X1)        0.00       0.00 r
  ID_EX_REG/out_reg[5]/Q (DFFR_X1)         0.18       0.18 f
  out[5] (out)                             0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG/out_reg[6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[6] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG/out_reg[6]/CK (DFFR_X1)        0.00       0.00 r
  ID_EX_REG/out_reg[6]/Q (DFFR_X1)         0.18       0.18 f
  out[6] (out)                             0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG/out_reg[7]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[7] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG/out_reg[7]/CK (DFFR_X1)        0.00       0.00 r
  ID_EX_REG/out_reg[7]/Q (DFFR_X1)         0.18       0.18 f
  out[7] (out)                             0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG/out_reg[8]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[8] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG/out_reg[8]/CK (DFFR_X1)        0.00       0.00 r
  ID_EX_REG/out_reg[8]/Q (DFFR_X1)         0.18       0.18 f
  out[8] (out)                             0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG/out_reg[10]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[10] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG/out_reg[10]/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG/out_reg[10]/Q (DFFR_X1)        0.18       0.18 f
  out[10] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG/out_reg[11]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[11] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG/out_reg[11]/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG/out_reg[11]/Q (DFFR_X1)        0.18       0.18 f
  out[11] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG/out_reg[12]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[12] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG/out_reg[12]/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG/out_reg[12]/Q (DFFR_X1)        0.18       0.18 f
  out[12] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG/out_reg[13]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[13] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG/out_reg[13]/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG/out_reg[13]/Q (DFFR_X1)        0.18       0.18 f
  out[13] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG/out_reg[14]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[14] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG/out_reg[14]/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG/out_reg[14]/Q (DFFR_X1)        0.18       0.18 f
  out[14] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG/out_reg[15]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[15] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG/out_reg[15]/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG/out_reg[15]/Q (DFFR_X1)        0.18       0.18 f
  out[15] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG/out_reg[16]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[16] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG/out_reg[16]/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG/out_reg[16]/Q (DFFR_X1)        0.18       0.18 f
  out[16] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG/out_reg[17]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[17] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG/out_reg[17]/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG/out_reg[17]/Q (DFFR_X1)        0.18       0.18 f
  out[17] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG/out_reg[18]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[18] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG/out_reg[18]/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG/out_reg[18]/Q (DFFR_X1)        0.18       0.18 f
  out[18] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG/out_reg[19]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[19] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG/out_reg[19]/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG/out_reg[19]/Q (DFFR_X1)        0.18       0.18 f
  out[19] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG/out_reg[20]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[20] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG/out_reg[20]/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG/out_reg[20]/Q (DFFR_X1)        0.18       0.18 f
  out[20] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG/out_reg[21]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[21] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG/out_reg[21]/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG/out_reg[21]/Q (DFFR_X1)        0.18       0.18 f
  out[21] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG/out_reg[22]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[22] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG/out_reg[22]/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG/out_reg[22]/Q (DFFR_X1)        0.18       0.18 f
  out[22] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG/out_reg[23]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[23] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG/out_reg[23]/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG/out_reg[23]/Q (DFFR_X1)        0.18       0.18 f
  out[23] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG/out_reg[24]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[24] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG/out_reg[24]/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG/out_reg[24]/Q (DFFR_X1)        0.18       0.18 f
  out[24] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG/out_reg[25]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[25] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG/out_reg[25]/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG/out_reg[25]/Q (DFFR_X1)        0.18       0.18 f
  out[25] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG/out_reg[26]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[26] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG/out_reg[26]/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG/out_reg[26]/Q (DFFR_X1)        0.18       0.18 f
  out[26] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG/out_reg[27]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[27] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG/out_reg[27]/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG/out_reg[27]/Q (DFFR_X1)        0.18       0.18 f
  out[27] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG/out_reg[28]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[28] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG/out_reg[28]/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG/out_reg[28]/Q (DFFR_X1)        0.18       0.18 f
  out[28] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG/out_reg[29]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[29] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG/out_reg[29]/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG/out_reg[29]/Q (DFFR_X1)        0.18       0.18 f
  out[29] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG/out_reg[30]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[30] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG/out_reg[30]/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG/out_reg[30]/Q (DFFR_X1)        0.18       0.18 f
  out[30] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG/out_reg[31]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[31] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG/out_reg[31]/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG/out_reg[31]/Q (DFFR_X1)        0.18       0.18 f
  out[31] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG/out_reg[32]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[32] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG/out_reg[32]/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG/out_reg[32]/Q (DFFR_X1)        0.18       0.18 f
  out[32] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG/out_reg[33]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[33] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG/out_reg[33]/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG/out_reg[33]/Q (DFFR_X1)        0.18       0.18 f
  out[33] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG/out_reg[34]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[34] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG/out_reg[34]/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG/out_reg[34]/Q (DFFR_X1)        0.18       0.18 f
  out[34] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG/out_reg[35]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[35] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG/out_reg[35]/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG/out_reg[35]/Q (DFFR_X1)        0.18       0.18 f
  out[35] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG/out_reg[36]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[36] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG/out_reg[36]/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG/out_reg[36]/Q (DFFR_X1)        0.18       0.18 f
  out[36] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG/out_reg[37]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[37] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG/out_reg[37]/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG/out_reg[37]/Q (DFFR_X1)        0.18       0.18 f
  out[37] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG/out_reg[38]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[38] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG/out_reg[38]/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG/out_reg[38]/Q (DFFR_X1)        0.18       0.18 f
  out[38] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG/out_reg[39]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[39] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG/out_reg[39]/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG/out_reg[39]/Q (DFFR_X1)        0.18       0.18 f
  out[39] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG/out_reg[40]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[40] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG/out_reg[40]/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG/out_reg[40]/Q (DFFR_X1)        0.18       0.18 f
  out[40] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG/out_reg[41]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[41] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG/out_reg[41]/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG/out_reg[41]/Q (DFFR_X1)        0.18       0.18 f
  out[41] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG/out_reg[42]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[42] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG/out_reg[42]/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG/out_reg[42]/Q (DFFR_X1)        0.18       0.18 f
  out[42] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG/out_reg[43]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[43] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG/out_reg[43]/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG/out_reg[43]/Q (DFFR_X1)        0.18       0.18 f
  out[43] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG/out_reg[44]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[44] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG/out_reg[44]/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG/out_reg[44]/Q (DFFR_X1)        0.18       0.18 f
  out[44] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG/out_reg[45]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[45] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG/out_reg[45]/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG/out_reg[45]/Q (DFFR_X1)        0.18       0.18 f
  out[45] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG/out_reg[46]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[46] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG/out_reg[46]/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG/out_reg[46]/Q (DFFR_X1)        0.18       0.18 f
  out[46] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG/out_reg[47]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[47] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG/out_reg[47]/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG/out_reg[47]/Q (DFFR_X1)        0.18       0.18 f
  out[47] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG/out_reg[48]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[48] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG/out_reg[48]/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG/out_reg[48]/Q (DFFR_X1)        0.18       0.18 f
  out[48] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG/out_reg[49]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[49] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG/out_reg[49]/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG/out_reg[49]/Q (DFFR_X1)        0.18       0.18 f
  out[49] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG/out_reg[50]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[50] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG/out_reg[50]/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG/out_reg[50]/Q (DFFR_X1)        0.18       0.18 f
  out[50] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG/out_reg[51]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[51] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG/out_reg[51]/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG/out_reg[51]/Q (DFFR_X1)        0.18       0.18 f
  out[51] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG/out_reg[52]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[52] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG/out_reg[52]/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG/out_reg[52]/Q (DFFR_X1)        0.18       0.18 f
  out[52] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG/out_reg[53]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[53] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG/out_reg[53]/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG/out_reg[53]/Q (DFFR_X1)        0.18       0.18 f
  out[53] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG/out_reg[54]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[54] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG/out_reg[54]/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG/out_reg[54]/Q (DFFR_X1)        0.18       0.18 f
  out[54] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG/out_reg[55]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[55] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG/out_reg[55]/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG/out_reg[55]/Q (DFFR_X1)        0.18       0.18 f
  out[55] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG/out_reg[56]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[56] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG/out_reg[56]/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG/out_reg[56]/Q (DFFR_X1)        0.18       0.18 f
  out[56] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG/out_reg[57]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[57] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG/out_reg[57]/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG/out_reg[57]/Q (DFFR_X1)        0.18       0.18 f
  out[57] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG/out_reg[58]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[58] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG/out_reg[58]/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG/out_reg[58]/Q (DFFR_X1)        0.18       0.18 f
  out[58] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG/out_reg[59]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[59] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG/out_reg[59]/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG/out_reg[59]/Q (DFFR_X1)        0.18       0.18 f
  out[59] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG/out_reg[60]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[60] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG/out_reg[60]/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG/out_reg[60]/Q (DFFR_X1)        0.18       0.18 f
  out[60] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG/out_reg[61]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[61] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG/out_reg[61]/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG/out_reg[61]/Q (DFFR_X1)        0.18       0.18 f
  out[61] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG/out_reg[62]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[62] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG/out_reg[62]/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG/out_reg[62]/Q (DFFR_X1)        0.18       0.18 f
  out[62] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG/out_reg[63]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[63] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG/out_reg[63]/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG/out_reg[63]/Q (DFFR_X1)        0.18       0.18 f
  out[63] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG/out_reg[64]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[64] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG/out_reg[64]/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG/out_reg[64]/Q (DFFR_X1)        0.18       0.18 f
  out[64] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG/out_reg[65]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[65] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG/out_reg[65]/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG/out_reg[65]/Q (DFFR_X1)        0.18       0.18 f
  out[65] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG/out_reg[66]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[66] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG/out_reg[66]/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG/out_reg[66]/Q (DFFR_X1)        0.18       0.18 f
  out[66] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG/out_reg[67]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[67] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG/out_reg[67]/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG/out_reg[67]/Q (DFFR_X1)        0.18       0.18 f
  out[67] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG/out_reg[68]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[68] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG/out_reg[68]/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG/out_reg[68]/Q (DFFR_X1)        0.18       0.18 f
  out[68] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG/out_reg[69]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[69] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG/out_reg[69]/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG/out_reg[69]/Q (DFFR_X1)        0.18       0.18 f
  out[69] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG/out_reg[70]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[70] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG/out_reg[70]/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG/out_reg[70]/Q (DFFR_X1)        0.18       0.18 f
  out[70] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG/out_reg[71]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[71] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG/out_reg[71]/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG/out_reg[71]/Q (DFFR_X1)        0.18       0.18 f
  out[71] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG/out_reg[72]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[72] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG/out_reg[72]/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG/out_reg[72]/Q (DFFR_X1)        0.18       0.18 f
  out[72] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG/out_reg[73]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[73] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG/out_reg[73]/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG/out_reg[73]/Q (DFFR_X1)        0.18       0.18 f
  out[73] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG/out_reg[74]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[74] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG/out_reg[74]/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG/out_reg[74]/Q (DFFR_X1)        0.18       0.18 f
  out[74] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG/out_reg[75]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[75] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG/out_reg[75]/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG/out_reg[75]/Q (DFFR_X1)        0.18       0.18 f
  out[75] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG/out_reg[76]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[76] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG/out_reg[76]/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG/out_reg[76]/Q (DFFR_X1)        0.18       0.18 f
  out[76] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG/out_reg[77]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[77] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG/out_reg[77]/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG/out_reg[77]/Q (DFFR_X1)        0.18       0.18 f
  out[77] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG/out_reg[78]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[78] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG/out_reg[78]/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG/out_reg[78]/Q (DFFR_X1)        0.18       0.18 f
  out[78] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG/out_reg[79]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[79] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG/out_reg[79]/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG/out_reg[79]/Q (DFFR_X1)        0.18       0.18 f
  out[79] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG/out_reg[80]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[80] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG/out_reg[80]/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG/out_reg[80]/Q (DFFR_X1)        0.18       0.18 f
  out[80] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG/out_reg[81]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[81] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG/out_reg[81]/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG/out_reg[81]/Q (DFFR_X1)        0.18       0.18 f
  out[81] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG/out_reg[82]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[82] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG/out_reg[82]/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG/out_reg[82]/Q (DFFR_X1)        0.18       0.18 f
  out[82] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG/out_reg[83]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[83] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG/out_reg[83]/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG/out_reg[83]/Q (DFFR_X1)        0.18       0.18 f
  out[83] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG/out_reg[84]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[84] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG/out_reg[84]/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG/out_reg[84]/Q (DFFR_X1)        0.18       0.18 f
  out[84] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG/out_reg[85]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[85] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG/out_reg[85]/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG/out_reg[85]/Q (DFFR_X1)        0.18       0.18 f
  out[85] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG/out_reg[86]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[86] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG/out_reg[86]/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG/out_reg[86]/Q (DFFR_X1)        0.18       0.18 f
  out[86] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG/out_reg[87]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[87] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG/out_reg[87]/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG/out_reg[87]/Q (DFFR_X1)        0.18       0.18 f
  out[87] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG/out_reg[88]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[88] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG/out_reg[88]/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG/out_reg[88]/Q (DFFR_X1)        0.18       0.18 f
  out[88] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG/out_reg[89]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[89] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG/out_reg[89]/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG/out_reg[89]/Q (DFFR_X1)        0.18       0.18 f
  out[89] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG/out_reg[90]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[90] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG/out_reg[90]/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG/out_reg[90]/Q (DFFR_X1)        0.18       0.18 f
  out[90] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG/out_reg[91]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[91] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG/out_reg[91]/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG/out_reg[91]/Q (DFFR_X1)        0.18       0.18 f
  out[91] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG/out_reg[92]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[92] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG/out_reg[92]/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG/out_reg[92]/Q (DFFR_X1)        0.18       0.18 f
  out[92] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG/out_reg[93]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[93] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG/out_reg[93]/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG/out_reg[93]/Q (DFFR_X1)        0.18       0.18 f
  out[93] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG/out_reg[94]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[94] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG/out_reg[94]/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG/out_reg[94]/Q (DFFR_X1)        0.18       0.18 f
  out[94] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG/out_reg[95]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[95] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG/out_reg[95]/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG/out_reg[95]/Q (DFFR_X1)        0.18       0.18 f
  out[95] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG/out_reg[96]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[96] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG/out_reg[96]/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG/out_reg[96]/Q (DFFR_X1)        0.18       0.18 f
  out[96] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG/out_reg[97]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[97] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG/out_reg[97]/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG/out_reg[97]/Q (DFFR_X1)        0.18       0.18 f
  out[97] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG/out_reg[98]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[98] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG/out_reg[98]/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG/out_reg[98]/Q (DFFR_X1)        0.18       0.18 f
  out[98] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG/out_reg[99]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[99] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG/out_reg[99]/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG/out_reg[99]/Q (DFFR_X1)        0.18       0.18 f
  out[99] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG/out_reg[100]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[100] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG/out_reg[100]/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG/out_reg[100]/Q (DFFR_X1)       0.18       0.18 f
  out[100] (out)                           0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG/out_reg[9]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG/out_reg[9]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG/out_reg[9]/CK (DFFR_X1)        0.00       0.00 r
  ID_EX_REG/out_reg[9]/Q (DFFR_X1)         0.17       0.17 f
  U2/ZN (AOI22_X1)                         0.09       0.26 r
  U1/ZN (INV_X1)                           0.03       0.29 f
  ID_EX_REG/out_reg[9]/D (DFFR_X1)         0.00       0.29 f
  data arrival time                                   0.29

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG/out_reg[9]/CK (DFFR_X1)        0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         0.90


  Startpoint: ID_EX_REG/out_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG/out_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG/out_reg[0]/CK (DFFR_X1)        0.00       0.00 r
  ID_EX_REG/out_reg[0]/Q (DFFR_X1)         0.18       0.18 f
  U554/ZN (AOI22_X1)                       0.08       0.25 r
  U553/ZN (INV_X1)                         0.03       0.28 f
  ID_EX_REG/out_reg[0]/D (DFFR_X1)         0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG/out_reg[0]/CK (DFFR_X1)        0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG/out_reg[5]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG/out_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG/out_reg[5]/CK (DFFR_X1)        0.00       0.00 r
  ID_EX_REG/out_reg[5]/Q (DFFR_X1)         0.18       0.18 f
  U90/ZN (AOI22_X1)                        0.08       0.25 r
  U89/ZN (INV_X1)                          0.03       0.28 f
  ID_EX_REG/out_reg[5]/D (DFFR_X1)         0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG/out_reg[5]/CK (DFFR_X1)        0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG/out_reg[6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG/out_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG/out_reg[6]/CK (DFFR_X1)        0.00       0.00 r
  ID_EX_REG/out_reg[6]/Q (DFFR_X1)         0.18       0.18 f
  U68/ZN (AOI22_X1)                        0.08       0.25 r
  U67/ZN (INV_X1)                          0.03       0.28 f
  ID_EX_REG/out_reg[6]/D (DFFR_X1)         0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG/out_reg[6]/CK (DFFR_X1)        0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG/out_reg[7]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG/out_reg[7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG/out_reg[7]/CK (DFFR_X1)        0.00       0.00 r
  ID_EX_REG/out_reg[7]/Q (DFFR_X1)         0.18       0.18 f
  U46/ZN (AOI22_X1)                        0.08       0.25 r
  U45/ZN (INV_X1)                          0.03       0.28 f
  ID_EX_REG/out_reg[7]/D (DFFR_X1)         0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG/out_reg[7]/CK (DFFR_X1)        0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG/out_reg[11]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG/out_reg[11]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG/out_reg[11]/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG/out_reg[11]/Q (DFFR_X1)        0.18       0.18 f
  U510/ZN (AOI22_X1)                       0.08       0.25 r
  U509/ZN (INV_X1)                         0.03       0.28 f
  ID_EX_REG/out_reg[11]/D (DFFR_X1)        0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG/out_reg[11]/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG/out_reg[12]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG/out_reg[12]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG/out_reg[12]/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG/out_reg[12]/Q (DFFR_X1)        0.18       0.18 f
  U488/ZN (AOI22_X1)                       0.08       0.25 r
  U487/ZN (INV_X1)                         0.03       0.28 f
  ID_EX_REG/out_reg[12]/D (DFFR_X1)        0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG/out_reg[12]/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG/out_reg[13]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG/out_reg[13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG/out_reg[13]/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG/out_reg[13]/Q (DFFR_X1)        0.18       0.18 f
  U466/ZN (AOI22_X1)                       0.08       0.25 r
  U465/ZN (INV_X1)                         0.03       0.28 f
  ID_EX_REG/out_reg[13]/D (DFFR_X1)        0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG/out_reg[13]/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG/out_reg[14]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG/out_reg[14]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG/out_reg[14]/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG/out_reg[14]/Q (DFFR_X1)        0.18       0.18 f
  U444/ZN (AOI22_X1)                       0.08       0.25 r
  U443/ZN (INV_X1)                         0.03       0.28 f
  ID_EX_REG/out_reg[14]/D (DFFR_X1)        0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG/out_reg[14]/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG/out_reg[57]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG/out_reg[57]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG/out_reg[57]/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG/out_reg[57]/Q (DFFR_X1)        0.18       0.18 f
  U96/ZN (AOI22_X1)                        0.08       0.25 r
  U95/ZN (INV_X1)                          0.03       0.28 f
  ID_EX_REG/out_reg[57]/D (DFFR_X1)        0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG/out_reg[57]/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG/out_reg[58]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG/out_reg[58]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG/out_reg[58]/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG/out_reg[58]/Q (DFFR_X1)        0.18       0.18 f
  U94/ZN (AOI22_X1)                        0.08       0.25 r
  U93/ZN (INV_X1)                          0.03       0.28 f
  ID_EX_REG/out_reg[58]/D (DFFR_X1)        0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG/out_reg[58]/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG/out_reg[59]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG/out_reg[59]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG/out_reg[59]/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG/out_reg[59]/Q (DFFR_X1)        0.18       0.18 f
  U92/ZN (AOI22_X1)                        0.08       0.25 r
  U91/ZN (INV_X1)                          0.03       0.28 f
  ID_EX_REG/out_reg[59]/D (DFFR_X1)        0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG/out_reg[59]/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG/out_reg[60]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG/out_reg[60]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG/out_reg[60]/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG/out_reg[60]/Q (DFFR_X1)        0.18       0.18 f
  U88/ZN (AOI22_X1)                        0.08       0.25 r
  U87/ZN (INV_X1)                          0.03       0.28 f
  ID_EX_REG/out_reg[60]/D (DFFR_X1)        0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG/out_reg[60]/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG/out_reg[61]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG/out_reg[61]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG/out_reg[61]/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG/out_reg[61]/Q (DFFR_X1)        0.18       0.18 f
  U86/ZN (AOI22_X1)                        0.08       0.25 r
  U85/ZN (INV_X1)                          0.03       0.28 f
  ID_EX_REG/out_reg[61]/D (DFFR_X1)        0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG/out_reg[61]/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG/out_reg[62]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG/out_reg[62]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG/out_reg[62]/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG/out_reg[62]/Q (DFFR_X1)        0.18       0.18 f
  U84/ZN (AOI22_X1)                        0.08       0.25 r
  U83/ZN (INV_X1)                          0.03       0.28 f
  ID_EX_REG/out_reg[62]/D (DFFR_X1)        0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG/out_reg[62]/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG/out_reg[63]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG/out_reg[63]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG/out_reg[63]/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG/out_reg[63]/Q (DFFR_X1)        0.18       0.18 f
  U82/ZN (AOI22_X1)                        0.08       0.25 r
  U81/ZN (INV_X1)                          0.03       0.28 f
  ID_EX_REG/out_reg[63]/D (DFFR_X1)        0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG/out_reg[63]/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG/out_reg[64]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG/out_reg[64]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG/out_reg[64]/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG/out_reg[64]/Q (DFFR_X1)        0.18       0.18 f
  U80/ZN (AOI22_X1)                        0.08       0.25 r
  U79/ZN (INV_X1)                          0.03       0.28 f
  ID_EX_REG/out_reg[64]/D (DFFR_X1)        0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG/out_reg[64]/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG/out_reg[65]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG/out_reg[65]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG/out_reg[65]/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG/out_reg[65]/Q (DFFR_X1)        0.18       0.18 f
  U78/ZN (AOI22_X1)                        0.08       0.25 r
  U77/ZN (INV_X1)                          0.03       0.28 f
  ID_EX_REG/out_reg[65]/D (DFFR_X1)        0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG/out_reg[65]/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG/out_reg[66]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG/out_reg[66]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG/out_reg[66]/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG/out_reg[66]/Q (DFFR_X1)        0.18       0.18 f
  U76/ZN (AOI22_X1)                        0.08       0.25 r
  U75/ZN (INV_X1)                          0.03       0.28 f
  ID_EX_REG/out_reg[66]/D (DFFR_X1)        0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG/out_reg[66]/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG/out_reg[67]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG/out_reg[67]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG/out_reg[67]/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG/out_reg[67]/Q (DFFR_X1)        0.18       0.18 f
  U74/ZN (AOI22_X1)                        0.08       0.25 r
  U73/ZN (INV_X1)                          0.03       0.28 f
  ID_EX_REG/out_reg[67]/D (DFFR_X1)        0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG/out_reg[67]/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG/out_reg[68]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG/out_reg[68]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG/out_reg[68]/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG/out_reg[68]/Q (DFFR_X1)        0.18       0.18 f
  U72/ZN (AOI22_X1)                        0.08       0.25 r
  U71/ZN (INV_X1)                          0.03       0.28 f
  ID_EX_REG/out_reg[68]/D (DFFR_X1)        0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG/out_reg[68]/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG/out_reg[69]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG/out_reg[69]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG/out_reg[69]/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG/out_reg[69]/Q (DFFR_X1)        0.18       0.18 f
  U70/ZN (AOI22_X1)                        0.08       0.25 r
  U69/ZN (INV_X1)                          0.03       0.28 f
  ID_EX_REG/out_reg[69]/D (DFFR_X1)        0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG/out_reg[69]/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG/out_reg[70]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG/out_reg[70]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG/out_reg[70]/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG/out_reg[70]/Q (DFFR_X1)        0.18       0.18 f
  U66/ZN (AOI22_X1)                        0.08       0.25 r
  U65/ZN (INV_X1)                          0.03       0.28 f
  ID_EX_REG/out_reg[70]/D (DFFR_X1)        0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG/out_reg[70]/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG/out_reg[71]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG/out_reg[71]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG/out_reg[71]/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG/out_reg[71]/Q (DFFR_X1)        0.18       0.18 f
  U64/ZN (AOI22_X1)                        0.08       0.25 r
  U63/ZN (INV_X1)                          0.03       0.28 f
  ID_EX_REG/out_reg[71]/D (DFFR_X1)        0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG/out_reg[71]/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG/out_reg[72]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG/out_reg[72]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG/out_reg[72]/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG/out_reg[72]/Q (DFFR_X1)        0.18       0.18 f
  U62/ZN (AOI22_X1)                        0.08       0.25 r
  U61/ZN (INV_X1)                          0.03       0.28 f
  ID_EX_REG/out_reg[72]/D (DFFR_X1)        0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG/out_reg[72]/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG/out_reg[73]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG/out_reg[73]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG/out_reg[73]/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG/out_reg[73]/Q (DFFR_X1)        0.18       0.18 f
  U60/ZN (AOI22_X1)                        0.08       0.25 r
  U59/ZN (INV_X1)                          0.03       0.28 f
  ID_EX_REG/out_reg[73]/D (DFFR_X1)        0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG/out_reg[73]/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG/out_reg[74]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG/out_reg[74]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG/out_reg[74]/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG/out_reg[74]/Q (DFFR_X1)        0.18       0.18 f
  U58/ZN (AOI22_X1)                        0.08       0.25 r
  U57/ZN (INV_X1)                          0.03       0.28 f
  ID_EX_REG/out_reg[74]/D (DFFR_X1)        0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG/out_reg[74]/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG/out_reg[75]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG/out_reg[75]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG/out_reg[75]/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG/out_reg[75]/Q (DFFR_X1)        0.18       0.18 f
  U56/ZN (AOI22_X1)                        0.08       0.25 r
  U55/ZN (INV_X1)                          0.03       0.28 f
  ID_EX_REG/out_reg[75]/D (DFFR_X1)        0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG/out_reg[75]/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG/out_reg[76]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG/out_reg[76]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG/out_reg[76]/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG/out_reg[76]/Q (DFFR_X1)        0.18       0.18 f
  U54/ZN (AOI22_X1)                        0.08       0.25 r
  U53/ZN (INV_X1)                          0.03       0.28 f
  ID_EX_REG/out_reg[76]/D (DFFR_X1)        0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG/out_reg[76]/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG/out_reg[77]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG/out_reg[77]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG/out_reg[77]/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG/out_reg[77]/Q (DFFR_X1)        0.18       0.18 f
  U52/ZN (AOI22_X1)                        0.08       0.25 r
  U51/ZN (INV_X1)                          0.03       0.28 f
  ID_EX_REG/out_reg[77]/D (DFFR_X1)        0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG/out_reg[77]/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG/out_reg[78]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG/out_reg[78]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG/out_reg[78]/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG/out_reg[78]/Q (DFFR_X1)        0.18       0.18 f
  U50/ZN (AOI22_X1)                        0.08       0.25 r
  U49/ZN (INV_X1)                          0.03       0.28 f
  ID_EX_REG/out_reg[78]/D (DFFR_X1)        0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG/out_reg[78]/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG/out_reg[79]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG/out_reg[79]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG/out_reg[79]/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG/out_reg[79]/Q (DFFR_X1)        0.18       0.18 f
  U48/ZN (AOI22_X1)                        0.08       0.25 r
  U47/ZN (INV_X1)                          0.03       0.28 f
  ID_EX_REG/out_reg[79]/D (DFFR_X1)        0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG/out_reg[79]/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG/out_reg[80]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG/out_reg[80]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG/out_reg[80]/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG/out_reg[80]/Q (DFFR_X1)        0.18       0.18 f
  U44/ZN (AOI22_X1)                        0.08       0.25 r
  U43/ZN (INV_X1)                          0.03       0.28 f
  ID_EX_REG/out_reg[80]/D (DFFR_X1)        0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG/out_reg[80]/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG/out_reg[81]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG/out_reg[81]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG/out_reg[81]/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG/out_reg[81]/Q (DFFR_X1)        0.18       0.18 f
  U42/ZN (AOI22_X1)                        0.08       0.25 r
  U41/ZN (INV_X1)                          0.03       0.28 f
  ID_EX_REG/out_reg[81]/D (DFFR_X1)        0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG/out_reg[81]/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG/out_reg[82]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG/out_reg[82]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG/out_reg[82]/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG/out_reg[82]/Q (DFFR_X1)        0.18       0.18 f
  U40/ZN (AOI22_X1)                        0.08       0.25 r
  U39/ZN (INV_X1)                          0.03       0.28 f
  ID_EX_REG/out_reg[82]/D (DFFR_X1)        0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG/out_reg[82]/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG/out_reg[83]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG/out_reg[83]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG/out_reg[83]/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG/out_reg[83]/Q (DFFR_X1)        0.18       0.18 f
  U38/ZN (AOI22_X1)                        0.08       0.25 r
  U37/ZN (INV_X1)                          0.03       0.28 f
  ID_EX_REG/out_reg[83]/D (DFFR_X1)        0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG/out_reg[83]/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG/out_reg[84]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG/out_reg[84]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG/out_reg[84]/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG/out_reg[84]/Q (DFFR_X1)        0.18       0.18 f
  U36/ZN (AOI22_X1)                        0.08       0.25 r
  U35/ZN (INV_X1)                          0.03       0.28 f
  ID_EX_REG/out_reg[84]/D (DFFR_X1)        0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG/out_reg[84]/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG/out_reg[85]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG/out_reg[85]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG/out_reg[85]/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG/out_reg[85]/Q (DFFR_X1)        0.18       0.18 f
  U34/ZN (AOI22_X1)                        0.08       0.25 r
  U33/ZN (INV_X1)                          0.03       0.28 f
  ID_EX_REG/out_reg[85]/D (DFFR_X1)        0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG/out_reg[85]/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG/out_reg[86]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG/out_reg[86]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG/out_reg[86]/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG/out_reg[86]/Q (DFFR_X1)        0.18       0.18 f
  U32/ZN (AOI22_X1)                        0.08       0.25 r
  U31/ZN (INV_X1)                          0.03       0.28 f
  ID_EX_REG/out_reg[86]/D (DFFR_X1)        0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG/out_reg[86]/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG/out_reg[87]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG/out_reg[87]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG/out_reg[87]/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG/out_reg[87]/Q (DFFR_X1)        0.18       0.18 f
  U30/ZN (AOI22_X1)                        0.08       0.25 r
  U29/ZN (INV_X1)                          0.03       0.28 f
  ID_EX_REG/out_reg[87]/D (DFFR_X1)        0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG/out_reg[87]/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG/out_reg[88]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG/out_reg[88]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG/out_reg[88]/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG/out_reg[88]/Q (DFFR_X1)        0.18       0.18 f
  U28/ZN (AOI22_X1)                        0.08       0.25 r
  U27/ZN (INV_X1)                          0.03       0.28 f
  ID_EX_REG/out_reg[88]/D (DFFR_X1)        0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG/out_reg[88]/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG/out_reg[89]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG/out_reg[89]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG/out_reg[89]/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG/out_reg[89]/Q (DFFR_X1)        0.18       0.18 f
  U26/ZN (AOI22_X1)                        0.08       0.25 r
  U25/ZN (INV_X1)                          0.03       0.28 f
  ID_EX_REG/out_reg[89]/D (DFFR_X1)        0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG/out_reg[89]/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG/out_reg[100]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG/out_reg[100]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG/out_reg[100]/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG/out_reg[100]/Q (DFFR_X1)       0.18       0.18 f
  U552/ZN (AOI22_X1)                       0.08       0.25 r
  U551/ZN (INV_X1)                         0.03       0.28 f
  ID_EX_REG/out_reg[100]/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG/out_reg[100]/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG/out_reg[101]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG/out_reg[101]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG/out_reg[101]/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG/out_reg[101]/Q (DFFR_X1)       0.18       0.18 f
  U550/ZN (AOI22_X1)                       0.08       0.25 r
  U549/ZN (INV_X1)                         0.03       0.28 f
  ID_EX_REG/out_reg[101]/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG/out_reg[101]/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG/out_reg[102]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG/out_reg[102]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG/out_reg[102]/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG/out_reg[102]/Q (DFFR_X1)       0.18       0.18 f
  U548/ZN (AOI22_X1)                       0.08       0.25 r
  U547/ZN (INV_X1)                         0.03       0.28 f
  ID_EX_REG/out_reg[102]/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG/out_reg[102]/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG/out_reg[111]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG/out_reg[111]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG/out_reg[111]/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG/out_reg[111]/Q (DFFR_X1)       0.18       0.18 f
  U528/ZN (AOI22_X1)                       0.08       0.25 r
  U527/ZN (INV_X1)                         0.03       0.28 f
  ID_EX_REG/out_reg[111]/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG/out_reg[111]/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG/out_reg[112]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG/out_reg[112]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG/out_reg[112]/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG/out_reg[112]/Q (DFFR_X1)       0.18       0.18 f
  U526/ZN (AOI22_X1)                       0.08       0.25 r
  U525/ZN (INV_X1)                         0.03       0.28 f
  ID_EX_REG/out_reg[112]/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG/out_reg[112]/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG/out_reg[113]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG/out_reg[113]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG/out_reg[113]/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG/out_reg[113]/Q (DFFR_X1)       0.18       0.18 f
  U524/ZN (AOI22_X1)                       0.08       0.25 r
  U523/ZN (INV_X1)                         0.03       0.28 f
  ID_EX_REG/out_reg[113]/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG/out_reg[113]/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG/out_reg[114]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG/out_reg[114]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG/out_reg[114]/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG/out_reg[114]/Q (DFFR_X1)       0.18       0.18 f
  U522/ZN (AOI22_X1)                       0.08       0.25 r
  U521/ZN (INV_X1)                         0.03       0.28 f
  ID_EX_REG/out_reg[114]/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG/out_reg[114]/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG/out_reg[115]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG/out_reg[115]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG/out_reg[115]/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG/out_reg[115]/Q (DFFR_X1)       0.18       0.18 f
  U520/ZN (AOI22_X1)                       0.08       0.25 r
  U519/ZN (INV_X1)                         0.03       0.28 f
  ID_EX_REG/out_reg[115]/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG/out_reg[115]/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG/out_reg[116]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG/out_reg[116]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG/out_reg[116]/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG/out_reg[116]/Q (DFFR_X1)       0.18       0.18 f
  U518/ZN (AOI22_X1)                       0.08       0.25 r
  U517/ZN (INV_X1)                         0.03       0.28 f
  ID_EX_REG/out_reg[116]/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG/out_reg[116]/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG/out_reg[117]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG/out_reg[117]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG/out_reg[117]/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG/out_reg[117]/Q (DFFR_X1)       0.18       0.18 f
  U516/ZN (AOI22_X1)                       0.08       0.25 r
  U515/ZN (INV_X1)                         0.03       0.28 f
  ID_EX_REG/out_reg[117]/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG/out_reg[117]/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG/out_reg[118]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG/out_reg[118]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG/out_reg[118]/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG/out_reg[118]/Q (DFFR_X1)       0.18       0.18 f
  U514/ZN (AOI22_X1)                       0.08       0.25 r
  U513/ZN (INV_X1)                         0.03       0.28 f
  ID_EX_REG/out_reg[118]/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG/out_reg[118]/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG/out_reg[119]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG/out_reg[119]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG/out_reg[119]/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG/out_reg[119]/Q (DFFR_X1)       0.18       0.18 f
  U512/ZN (AOI22_X1)                       0.08       0.25 r
  U511/ZN (INV_X1)                         0.03       0.28 f
  ID_EX_REG/out_reg[119]/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG/out_reg[119]/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG/out_reg[120]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG/out_reg[120]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG/out_reg[120]/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG/out_reg[120]/Q (DFFR_X1)       0.18       0.18 f
  U508/ZN (AOI22_X1)                       0.08       0.25 r
  U507/ZN (INV_X1)                         0.03       0.28 f
  ID_EX_REG/out_reg[120]/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG/out_reg[120]/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG/out_reg[121]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG/out_reg[121]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG/out_reg[121]/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG/out_reg[121]/Q (DFFR_X1)       0.18       0.18 f
  U506/ZN (AOI22_X1)                       0.08       0.25 r
  U505/ZN (INV_X1)                         0.03       0.28 f
  ID_EX_REG/out_reg[121]/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG/out_reg[121]/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG/out_reg[122]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG/out_reg[122]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG/out_reg[122]/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG/out_reg[122]/Q (DFFR_X1)       0.18       0.18 f
  U504/ZN (AOI22_X1)                       0.08       0.25 r
  U503/ZN (INV_X1)                         0.03       0.28 f
  ID_EX_REG/out_reg[122]/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG/out_reg[122]/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG/out_reg[123]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG/out_reg[123]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG/out_reg[123]/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG/out_reg[123]/Q (DFFR_X1)       0.18       0.18 f
  U502/ZN (AOI22_X1)                       0.08       0.25 r
  U501/ZN (INV_X1)                         0.03       0.28 f
  ID_EX_REG/out_reg[123]/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG/out_reg[123]/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG/out_reg[124]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG/out_reg[124]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG/out_reg[124]/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG/out_reg[124]/Q (DFFR_X1)       0.18       0.18 f
  U500/ZN (AOI22_X1)                       0.08       0.25 r
  U499/ZN (INV_X1)                         0.03       0.28 f
  ID_EX_REG/out_reg[124]/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG/out_reg[124]/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG/out_reg[125]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG/out_reg[125]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG/out_reg[125]/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG/out_reg[125]/Q (DFFR_X1)       0.18       0.18 f
  U498/ZN (AOI22_X1)                       0.08       0.25 r
  U497/ZN (INV_X1)                         0.03       0.28 f
  ID_EX_REG/out_reg[125]/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG/out_reg[125]/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG/out_reg[126]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG/out_reg[126]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG/out_reg[126]/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG/out_reg[126]/Q (DFFR_X1)       0.18       0.18 f
  U496/ZN (AOI22_X1)                       0.08       0.25 r
  U495/ZN (INV_X1)                         0.03       0.28 f
  ID_EX_REG/out_reg[126]/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG/out_reg[126]/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG/out_reg[127]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG/out_reg[127]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG/out_reg[127]/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG/out_reg[127]/Q (DFFR_X1)       0.18       0.18 f
  U494/ZN (AOI22_X1)                       0.08       0.25 r
  U493/ZN (INV_X1)                         0.03       0.28 f
  ID_EX_REG/out_reg[127]/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG/out_reg[127]/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG/out_reg[128]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG/out_reg[128]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG/out_reg[128]/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG/out_reg[128]/Q (DFFR_X1)       0.18       0.18 f
  U492/ZN (AOI22_X1)                       0.08       0.25 r
  U491/ZN (INV_X1)                         0.03       0.28 f
  ID_EX_REG/out_reg[128]/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG/out_reg[128]/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG/out_reg[129]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG/out_reg[129]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG/out_reg[129]/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG/out_reg[129]/Q (DFFR_X1)       0.18       0.18 f
  U490/ZN (AOI22_X1)                       0.08       0.25 r
  U489/ZN (INV_X1)                         0.03       0.28 f
  ID_EX_REG/out_reg[129]/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG/out_reg[129]/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG/out_reg[130]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG/out_reg[130]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG/out_reg[130]/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG/out_reg[130]/Q (DFFR_X1)       0.18       0.18 f
  U486/ZN (AOI22_X1)                       0.08       0.25 r
  U485/ZN (INV_X1)                         0.03       0.28 f
  ID_EX_REG/out_reg[130]/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG/out_reg[130]/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG/out_reg[131]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG/out_reg[131]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG/out_reg[131]/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG/out_reg[131]/Q (DFFR_X1)       0.18       0.18 f
  U484/ZN (AOI22_X1)                       0.08       0.25 r
  U483/ZN (INV_X1)                         0.03       0.28 f
  ID_EX_REG/out_reg[131]/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG/out_reg[131]/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG/out_reg[132]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG/out_reg[132]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG/out_reg[132]/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG/out_reg[132]/Q (DFFR_X1)       0.18       0.18 f
  U482/ZN (AOI22_X1)                       0.08       0.25 r
  U481/ZN (INV_X1)                         0.03       0.28 f
  ID_EX_REG/out_reg[132]/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG/out_reg[132]/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG/out_reg[133]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG/out_reg[133]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG/out_reg[133]/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG/out_reg[133]/Q (DFFR_X1)       0.18       0.18 f
  U480/ZN (AOI22_X1)                       0.08       0.25 r
  U479/ZN (INV_X1)                         0.03       0.28 f
  ID_EX_REG/out_reg[133]/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG/out_reg[133]/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG/out_reg[134]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG/out_reg[134]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG/out_reg[134]/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG/out_reg[134]/Q (DFFR_X1)       0.18       0.18 f
  U478/ZN (AOI22_X1)                       0.08       0.25 r
  U477/ZN (INV_X1)                         0.03       0.28 f
  ID_EX_REG/out_reg[134]/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG/out_reg[134]/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG/out_reg[135]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG/out_reg[135]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG/out_reg[135]/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG/out_reg[135]/Q (DFFR_X1)       0.18       0.18 f
  U476/ZN (AOI22_X1)                       0.08       0.25 r
  U475/ZN (INV_X1)                         0.03       0.28 f
  ID_EX_REG/out_reg[135]/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG/out_reg[135]/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG/out_reg[136]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG/out_reg[136]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG/out_reg[136]/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG/out_reg[136]/Q (DFFR_X1)       0.18       0.18 f
  U474/ZN (AOI22_X1)                       0.08       0.25 r
  U473/ZN (INV_X1)                         0.03       0.28 f
  ID_EX_REG/out_reg[136]/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG/out_reg[136]/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG/out_reg[137]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG/out_reg[137]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG/out_reg[137]/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG/out_reg[137]/Q (DFFR_X1)       0.18       0.18 f
  U472/ZN (AOI22_X1)                       0.08       0.25 r
  U471/ZN (INV_X1)                         0.03       0.28 f
  ID_EX_REG/out_reg[137]/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG/out_reg[137]/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG/out_reg[138]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG/out_reg[138]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG/out_reg[138]/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG/out_reg[138]/Q (DFFR_X1)       0.18       0.18 f
  U470/ZN (AOI22_X1)                       0.08       0.25 r
  U469/ZN (INV_X1)                         0.03       0.28 f
  ID_EX_REG/out_reg[138]/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG/out_reg[138]/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG/out_reg[139]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG/out_reg[139]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG/out_reg[139]/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG/out_reg[139]/Q (DFFR_X1)       0.18       0.18 f
  U468/ZN (AOI22_X1)                       0.08       0.25 r
  U467/ZN (INV_X1)                         0.03       0.28 f
  ID_EX_REG/out_reg[139]/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG/out_reg[139]/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG/out_reg[140]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG/out_reg[140]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG/out_reg[140]/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG/out_reg[140]/Q (DFFR_X1)       0.18       0.18 f
  U464/ZN (AOI22_X1)                       0.08       0.25 r
  U463/ZN (INV_X1)                         0.03       0.28 f
  ID_EX_REG/out_reg[140]/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG/out_reg[140]/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG/out_reg[141]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG/out_reg[141]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG/out_reg[141]/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG/out_reg[141]/Q (DFFR_X1)       0.18       0.18 f
  U462/ZN (AOI22_X1)                       0.08       0.25 r
  U461/ZN (INV_X1)                         0.03       0.28 f
  ID_EX_REG/out_reg[141]/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG/out_reg[141]/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG/out_reg[142]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG/out_reg[142]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG/out_reg[142]/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG/out_reg[142]/Q (DFFR_X1)       0.18       0.18 f
  U460/ZN (AOI22_X1)                       0.08       0.25 r
  U459/ZN (INV_X1)                         0.03       0.28 f
  ID_EX_REG/out_reg[142]/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG/out_reg[142]/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG/out_reg[143]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG/out_reg[143]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG/out_reg[143]/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG/out_reg[143]/Q (DFFR_X1)       0.18       0.18 f
  U458/ZN (AOI22_X1)                       0.08       0.25 r
  U457/ZN (INV_X1)                         0.03       0.28 f
  ID_EX_REG/out_reg[143]/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG/out_reg[143]/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG/out_reg[144]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG/out_reg[144]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG/out_reg[144]/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG/out_reg[144]/Q (DFFR_X1)       0.18       0.18 f
  U456/ZN (AOI22_X1)                       0.08       0.25 r
  U455/ZN (INV_X1)                         0.03       0.28 f
  ID_EX_REG/out_reg[144]/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG/out_reg[144]/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG/out_reg[145]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG/out_reg[145]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG/out_reg[145]/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG/out_reg[145]/Q (DFFR_X1)       0.18       0.18 f
  U454/ZN (AOI22_X1)                       0.08       0.25 r
  U453/ZN (INV_X1)                         0.03       0.28 f
  ID_EX_REG/out_reg[145]/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG/out_reg[145]/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG/out_reg[146]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG/out_reg[146]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG/out_reg[146]/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG/out_reg[146]/Q (DFFR_X1)       0.18       0.18 f
  U452/ZN (AOI22_X1)                       0.08       0.25 r
  U451/ZN (INV_X1)                         0.03       0.28 f
  ID_EX_REG/out_reg[146]/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG/out_reg[146]/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG/out_reg[147]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG/out_reg[147]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG/out_reg[147]/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG/out_reg[147]/Q (DFFR_X1)       0.18       0.18 f
  U450/ZN (AOI22_X1)                       0.08       0.25 r
  U449/ZN (INV_X1)                         0.03       0.28 f
  ID_EX_REG/out_reg[147]/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG/out_reg[147]/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG/out_reg[148]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG/out_reg[148]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG/out_reg[148]/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG/out_reg[148]/Q (DFFR_X1)       0.18       0.18 f
  U448/ZN (AOI22_X1)                       0.08       0.25 r
  U447/ZN (INV_X1)                         0.03       0.28 f
  ID_EX_REG/out_reg[148]/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG/out_reg[148]/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG/out_reg[149]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG/out_reg[149]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG/out_reg[149]/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG/out_reg[149]/Q (DFFR_X1)       0.18       0.18 f
  U446/ZN (AOI22_X1)                       0.08       0.25 r
  U445/ZN (INV_X1)                         0.03       0.28 f
  ID_EX_REG/out_reg[149]/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG/out_reg[149]/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG/out_reg[150]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG/out_reg[150]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG/out_reg[150]/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG/out_reg[150]/Q (DFFR_X1)       0.18       0.18 f
  U442/ZN (AOI22_X1)                       0.08       0.25 r
  U441/ZN (INV_X1)                         0.03       0.28 f
  ID_EX_REG/out_reg[150]/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG/out_reg[150]/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG/out_reg[151]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG/out_reg[151]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG/out_reg[151]/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG/out_reg[151]/Q (DFFR_X1)       0.18       0.18 f
  U440/ZN (AOI22_X1)                       0.08       0.25 r
  U439/ZN (INV_X1)                         0.03       0.28 f
  ID_EX_REG/out_reg[151]/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG/out_reg[151]/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG/out_reg[152]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG/out_reg[152]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG/out_reg[152]/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG/out_reg[152]/Q (DFFR_X1)       0.18       0.18 f
  U438/ZN (AOI22_X1)                       0.08       0.25 r
  U437/ZN (INV_X1)                         0.03       0.28 f
  ID_EX_REG/out_reg[152]/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG/out_reg[152]/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG/out_reg[153]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG/out_reg[153]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG/out_reg[153]/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG/out_reg[153]/Q (DFFR_X1)       0.18       0.18 f
  U436/ZN (AOI22_X1)                       0.08       0.25 r
  U435/ZN (INV_X1)                         0.03       0.28 f
  ID_EX_REG/out_reg[153]/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG/out_reg[153]/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG/out_reg[154]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG/out_reg[154]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG/out_reg[154]/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG/out_reg[154]/Q (DFFR_X1)       0.18       0.18 f
  U434/ZN (AOI22_X1)                       0.08       0.25 r
  U433/ZN (INV_X1)                         0.03       0.28 f
  ID_EX_REG/out_reg[154]/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG/out_reg[154]/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG/out_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG/out_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG/out_reg[1]/CK (DFFR_X1)        0.00       0.00 r
  ID_EX_REG/out_reg[1]/Q (DFFR_X1)         0.18       0.18 f
  U332/ZN (AOI22_X1)                       0.08       0.25 r
  U331/ZN (INV_X1)                         0.03       0.28 f
  ID_EX_REG/out_reg[1]/D (DFFR_X1)         0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG/out_reg[1]/CK (DFFR_X1)        0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG/out_reg[10]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG/out_reg[10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG/out_reg[10]/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG/out_reg[10]/Q (DFFR_X1)        0.18       0.18 f
  U532/ZN (AOI22_X1)                       0.08       0.25 r
  U531/ZN (INV_X1)                         0.03       0.28 f
  ID_EX_REG/out_reg[10]/D (DFFR_X1)        0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG/out_reg[10]/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG/out_reg[15]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG/out_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG/out_reg[15]/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG/out_reg[15]/Q (DFFR_X1)        0.18       0.18 f
  U422/ZN (AOI22_X1)                       0.08       0.25 r
  U421/ZN (INV_X1)                         0.03       0.28 f
  ID_EX_REG/out_reg[15]/D (DFFR_X1)        0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG/out_reg[15]/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG/out_reg[16]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG/out_reg[16]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG/out_reg[16]/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG/out_reg[16]/Q (DFFR_X1)        0.18       0.18 f
  U400/ZN (AOI22_X1)                       0.08       0.25 r
  U399/ZN (INV_X1)                         0.03       0.28 f
  ID_EX_REG/out_reg[16]/D (DFFR_X1)        0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG/out_reg[16]/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG/out_reg[17]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG/out_reg[17]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG/out_reg[17]/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG/out_reg[17]/Q (DFFR_X1)        0.18       0.18 f
  U378/ZN (AOI22_X1)                       0.08       0.25 r
  U377/ZN (INV_X1)                         0.03       0.28 f
  ID_EX_REG/out_reg[17]/D (DFFR_X1)        0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG/out_reg[17]/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG/out_reg[18]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG/out_reg[18]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG/out_reg[18]/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG/out_reg[18]/Q (DFFR_X1)        0.18       0.18 f
  U356/ZN (AOI22_X1)                       0.08       0.25 r
  U355/ZN (INV_X1)                         0.03       0.28 f
  ID_EX_REG/out_reg[18]/D (DFFR_X1)        0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG/out_reg[18]/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG/out_reg[19]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG/out_reg[19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG/out_reg[19]/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG/out_reg[19]/Q (DFFR_X1)        0.18       0.18 f
  U334/ZN (AOI22_X1)                       0.08       0.25 r
  U333/ZN (INV_X1)                         0.03       0.28 f
  ID_EX_REG/out_reg[19]/D (DFFR_X1)        0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG/out_reg[19]/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG/out_reg[20]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG/out_reg[20]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG/out_reg[20]/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG/out_reg[20]/Q (DFFR_X1)        0.18       0.18 f
  U310/ZN (AOI22_X1)                       0.08       0.25 r
  U309/ZN (INV_X1)                         0.03       0.28 f
  ID_EX_REG/out_reg[20]/D (DFFR_X1)        0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG/out_reg[20]/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG/out_reg[21]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG/out_reg[21]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG/out_reg[21]/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG/out_reg[21]/Q (DFFR_X1)        0.18       0.18 f
  U288/ZN (AOI22_X1)                       0.08       0.25 r
  U287/ZN (INV_X1)                         0.03       0.28 f
  ID_EX_REG/out_reg[21]/D (DFFR_X1)        0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG/out_reg[21]/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG/out_reg[22]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG/out_reg[22]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG/out_reg[22]/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG/out_reg[22]/Q (DFFR_X1)        0.18       0.18 f
  U266/ZN (AOI22_X1)                       0.08       0.25 r
  U265/ZN (INV_X1)                         0.03       0.28 f
  ID_EX_REG/out_reg[22]/D (DFFR_X1)        0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG/out_reg[22]/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG/out_reg[23]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG/out_reg[23]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG/out_reg[23]/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG/out_reg[23]/Q (DFFR_X1)        0.18       0.18 f
  U244/ZN (AOI22_X1)                       0.08       0.25 r
  U243/ZN (INV_X1)                         0.03       0.28 f
  ID_EX_REG/out_reg[23]/D (DFFR_X1)        0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG/out_reg[23]/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


1
