{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1619898894111 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1619898894112 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May  1 22:54:53 2021 " "Processing started: Sat May  1 22:54:53 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1619898894112 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619898894112 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off tku_ar -c tku_ar " "Command: quartus_map --read_settings_files=on --write_settings_files=off tku_ar -c tku_ar" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619898894112 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1619898894267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/vlad/Work/tku/FPGA-Verilog-MIPT-Course/tku_ar/src/top.v 2 2 " "Found 2 design units, including 2 entities, in source file /home/vlad/Work/tku/FPGA-Verilog-MIPT-Course/tku_ar/src/top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "../src/top.v" "" { Text "/home/vlad/Work/tku/FPGA-Verilog-MIPT-Course/tku_ar/src/top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619898902747 ""} { "Info" "ISGN_ENTITY_NAME" "2 AR_MUX " "Found entity 2: AR_MUX" {  } { { "../src/top.v" "" { Text "/home/vlad/Work/tku/FPGA-Verilog-MIPT-Course/tku_ar/src/top.v" 74 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619898902747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619898902747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/vlad/Work/tku/FPGA-Verilog-MIPT-Course/tku_ar/src/ar_txd.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/vlad/Work/tku/FPGA-Verilog-MIPT-Course/tku_ar/src/ar_txd.v" { { "Info" "ISGN_ENTITY_NAME" "1 AR_TXD " "Found entity 1: AR_TXD" {  } { { "../src/ar_txd.v" "" { Text "/home/vlad/Work/tku/FPGA-Verilog-MIPT-Course/tku_ar/src/ar_txd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619898902748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619898902748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/vlad/Work/tku/FPGA-Verilog-MIPT-Course/tku_ar/src/ar_rxd.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/vlad/Work/tku/FPGA-Verilog-MIPT-Course/tku_ar/src/ar_rxd.v" { { "Info" "ISGN_ENTITY_NAME" "1 AR_RXD " "Found entity 1: AR_RXD" {  } { { "../src/ar_rxd.v" "" { Text "/home/vlad/Work/tku/FPGA-Verilog-MIPT-Course/tku_ar/src/ar_rxd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619898902748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619898902748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/vlad/Work/tku/FPGA-Verilog-MIPT-Course/tku_ar/src/hex_to_seg.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/vlad/Work/tku/FPGA-Verilog-MIPT-Course/tku_ar/src/hex_to_seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 hex_to_seg " "Found entity 1: hex_to_seg" {  } { { "../src/hex_to_seg.v" "" { Text "/home/vlad/Work/tku/FPGA-Verilog-MIPT-Course/tku_ar/src/hex_to_seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619898902749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619898902749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/vlad/Work/tku/FPGA-Verilog-MIPT-Course/tku_ar/src/hex_display.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/vlad/Work/tku/FPGA-Verilog-MIPT-Course/tku_ar/src/hex_display.v" { { "Info" "ISGN_ENTITY_NAME" "1 hex_display " "Found entity 1: hex_display" {  } { { "../src/hex_display.v" "" { Text "/home/vlad/Work/tku/FPGA-Verilog-MIPT-Course/tku_ar/src/hex_display.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619898902749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619898902749 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "TXD0 top.v(31) " "Verilog HDL Implicit Net warning at top.v(31): created implicit net for \"TXD0\"" {  } { { "../src/top.v" "" { Text "/home/vlad/Work/tku/FPGA-Verilog-MIPT-Course/tku_ar/src/top.v" 31 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619898902749 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "TXD1 top.v(32) " "Verilog HDL Implicit Net warning at top.v(32): created implicit net for \"TXD1\"" {  } { { "../src/top.v" "" { Text "/home/vlad/Work/tku/FPGA-Verilog-MIPT-Course/tku_ar/src/top.v" 32 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619898902749 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "RX_OK top.v(43) " "Verilog HDL Implicit Net warning at top.v(43): created implicit net for \"RX_OK\"" {  } { { "../src/top.v" "" { Text "/home/vlad/Work/tku/FPGA-Verilog-MIPT-Course/tku_ar/src/top.v" 43 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619898902749 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "RX_OR top.v(52) " "Verilog HDL Implicit Net warning at top.v(52): created implicit net for \"RX_OR\"" {  } { { "../src/top.v" "" { Text "/home/vlad/Work/tku/FPGA-Verilog-MIPT-Course/tku_ar/src/top.v" 52 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619898902749 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "RXCLK ar_rxd.v(29) " "Verilog HDL Implicit Net warning at ar_rxd.v(29): created implicit net for \"RXCLK\"" {  } { { "../src/ar_rxd.v" "" { Text "/home/vlad/Work/tku/FPGA-Verilog-MIPT-Course/tku_ar/src/ar_rxd.v" 29 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619898902749 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T_cp ar_rxd.v(30) " "Verilog HDL Implicit Net warning at ar_rxd.v(30): created implicit net for \"T_cp\"" {  } { { "../src/ar_rxd.v" "" { Text "/home/vlad/Work/tku/FPGA-Verilog-MIPT-Course/tku_ar/src/ar_rxd.v" 30 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619898902749 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "res ar_rxd.v(31) " "Verilog HDL Implicit Net warning at ar_rxd.v(31): created implicit net for \"res\"" {  } { { "../src/ar_rxd.v" "" { Text "/home/vlad/Work/tku/FPGA-Verilog-MIPT-Course/tku_ar/src/ar_rxd.v" 31 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619898902750 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ce_bit_res ar_rxd.v(32) " "Verilog HDL Implicit Net warning at ar_rxd.v(32): created implicit net for \"ce_bit_res\"" {  } { { "../src/ar_rxd.v" "" { Text "/home/vlad/Work/tku/FPGA-Verilog-MIPT-Course/tku_ar/src/ar_rxd.v" 32 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619898902750 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "en_adr ar_rxd.v(33) " "Verilog HDL Implicit Net warning at ar_rxd.v(33): created implicit net for \"en_adr\"" {  } { { "../src/ar_rxd.v" "" { Text "/home/vlad/Work/tku/FPGA-Verilog-MIPT-Course/tku_ar/src/ar_rxd.v" 33 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619898902750 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "en_dat ar_rxd.v(34) " "Verilog HDL Implicit Net warning at ar_rxd.v(34): created implicit net for \"en_dat\"" {  } { { "../src/ar_rxd.v" "" { Text "/home/vlad/Work/tku/FPGA-Verilog-MIPT-Course/tku_ar/src/ar_rxd.v" 34 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619898902750 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "divided_clk hex_display.v(18) " "Verilog HDL Implicit Net warning at hex_display.v(18): created implicit net for \"divided_clk\"" {  } { { "../src/hex_display.v" "" { Text "/home/vlad/Work/tku/FPGA-Verilog-MIPT-Course/tku_ar/src/hex_display.v" 18 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619898902750 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1619898902792 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 top.v(59) " "Verilog HDL assignment warning at top.v(59): truncated value with size 32 to match size of target (8)" {  } { { "../src/top.v" "" { Text "/home/vlad/Work/tku/FPGA-Verilog-MIPT-Course/tku_ar/src/top.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1619898902793 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 23 top.v(60) " "Verilog HDL assignment warning at top.v(60): truncated value with size 32 to match size of target (23)" {  } { { "../src/top.v" "" { Text "/home/vlad/Work/tku/FPGA-Verilog-MIPT-Course/tku_ar/src/top.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1619898902794 "|top"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "RX_OR 0 top.v(52) " "Net \"RX_OR\" at top.v(52) has no driver or initial value, using a default initial value '0'" {  } { { "../src/top.v" "" { Text "/home/vlad/Work/tku/FPGA-Verilog-MIPT-Course/tku_ar/src/top.v" 52 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1619898902794 "|top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AR_TXD AR_TXD:txd " "Elaborating entity \"AR_TXD\" for hierarchy \"AR_TXD:txd\"" {  } { { "../src/top.v" "txd" { Text "/home/vlad/Work/tku/FPGA-Verilog-MIPT-Course/tku_ar/src/top.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619898902800 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 ar_txd.v(25) " "Verilog HDL assignment warning at ar_txd.v(25): truncated value with size 32 to match size of target (11)" {  } { { "../src/ar_txd.v" "" { Text "/home/vlad/Work/tku/FPGA-Verilog-MIPT-Course/tku_ar/src/ar_txd.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1619898902800 "|top|AR_TXD:txd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 ar_txd.v(46) " "Verilog HDL assignment warning at ar_txd.v(46): truncated value with size 32 to match size of target (11)" {  } { { "../src/ar_txd.v" "" { Text "/home/vlad/Work/tku/FPGA-Verilog-MIPT-Course/tku_ar/src/ar_txd.v" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1619898902800 "|top|AR_TXD:txd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ar_txd.v(47) " "Verilog HDL assignment warning at ar_txd.v(47): truncated value with size 32 to match size of target (1)" {  } { { "../src/ar_txd.v" "" { Text "/home/vlad/Work/tku/FPGA-Verilog-MIPT-Course/tku_ar/src/ar_txd.v" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1619898902800 "|top|AR_TXD:txd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 ar_txd.v(48) " "Verilog HDL assignment warning at ar_txd.v(48): truncated value with size 32 to match size of target (6)" {  } { { "../src/ar_txd.v" "" { Text "/home/vlad/Work/tku/FPGA-Verilog-MIPT-Course/tku_ar/src/ar_txd.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1619898902800 "|top|AR_TXD:txd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ar_txd.v(49) " "Verilog HDL assignment warning at ar_txd.v(49): truncated value with size 32 to match size of target (1)" {  } { { "../src/ar_txd.v" "" { Text "/home/vlad/Work/tku/FPGA-Verilog-MIPT-Course/tku_ar/src/ar_txd.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1619898902800 "|top|AR_TXD:txd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ar_txd.v(50) " "Verilog HDL assignment warning at ar_txd.v(50): truncated value with size 32 to match size of target (1)" {  } { { "../src/ar_txd.v" "" { Text "/home/vlad/Work/tku/FPGA-Verilog-MIPT-Course/tku_ar/src/ar_txd.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1619898902801 "|top|AR_TXD:txd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ar_txd.v(51) " "Verilog HDL assignment warning at ar_txd.v(51): truncated value with size 32 to match size of target (1)" {  } { { "../src/ar_txd.v" "" { Text "/home/vlad/Work/tku/FPGA-Verilog-MIPT-Course/tku_ar/src/ar_txd.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1619898902801 "|top|AR_TXD:txd"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AR_RXD AR_RXD:rxd " "Elaborating entity \"AR_RXD\" for hierarchy \"AR_RXD:rxd\"" {  } { { "../src/top.v" "rxd" { Text "/home/vlad/Work/tku/FPGA-Verilog-MIPT-Course/tku_ar/src/top.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619898902801 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 ar_rxd.v(17) " "Verilog HDL assignment warning at ar_rxd.v(17): truncated value with size 32 to match size of target (11)" {  } { { "../src/ar_rxd.v" "" { Text "/home/vlad/Work/tku/FPGA-Verilog-MIPT-Course/tku_ar/src/ar_rxd.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1619898902802 "|top|AR_RXD:rxd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ar_rxd.v(38) " "Verilog HDL assignment warning at ar_rxd.v(38): truncated value with size 32 to match size of target (1)" {  } { { "../src/ar_rxd.v" "" { Text "/home/vlad/Work/tku/FPGA-Verilog-MIPT-Course/tku_ar/src/ar_rxd.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1619898902802 "|top|AR_RXD:rxd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 ar_rxd.v(39) " "Verilog HDL assignment warning at ar_rxd.v(39): truncated value with size 32 to match size of target (11)" {  } { { "../src/ar_rxd.v" "" { Text "/home/vlad/Work/tku/FPGA-Verilog-MIPT-Course/tku_ar/src/ar_rxd.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1619898902802 "|top|AR_RXD:rxd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 ar_rxd.v(40) " "Verilog HDL assignment warning at ar_rxd.v(40): truncated value with size 32 to match size of target (3)" {  } { { "../src/ar_rxd.v" "" { Text "/home/vlad/Work/tku/FPGA-Verilog-MIPT-Course/tku_ar/src/ar_rxd.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1619898902802 "|top|AR_RXD:rxd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 ar_rxd.v(49) " "Verilog HDL assignment warning at ar_rxd.v(49): truncated value with size 32 to match size of target (7)" {  } { { "../src/ar_rxd.v" "" { Text "/home/vlad/Work/tku/FPGA-Verilog-MIPT-Course/tku_ar/src/ar_rxd.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1619898902802 "|top|AR_RXD:rxd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ar_rxd.v(50) " "Verilog HDL assignment warning at ar_rxd.v(50): truncated value with size 32 to match size of target (1)" {  } { { "../src/ar_rxd.v" "" { Text "/home/vlad/Work/tku/FPGA-Verilog-MIPT-Course/tku_ar/src/ar_rxd.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1619898902802 "|top|AR_RXD:rxd"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AR_MUX AR_MUX:mux " "Elaborating entity \"AR_MUX\" for hierarchy \"AR_MUX:mux\"" {  } { { "../src/top.v" "mux" { Text "/home/vlad/Work/tku/FPGA-Verilog-MIPT-Course/tku_ar/src/top.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619898902802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex_display hex_display:hex_display " "Elaborating entity \"hex_display\" for hierarchy \"hex_display:hex_display\"" {  } { { "../src/top.v" "hex_display" { Text "/home/vlad/Work/tku/FPGA-Verilog-MIPT-Course/tku_ar/src/top.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619898902805 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 hex_display.v(15) " "Verilog HDL assignment warning at hex_display.v(15): truncated value with size 32 to match size of target (13)" {  } { { "../src/hex_display.v" "" { Text "/home/vlad/Work/tku/FPGA-Verilog-MIPT-Course/tku_ar/src/hex_display.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1619898902805 "|top|hex_display:hex_display"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex_to_seg hex_display:hex_display\|hex_to_seg:hex_to_seg " "Elaborating entity \"hex_to_seg\" for hierarchy \"hex_display:hex_display\|hex_to_seg:hex_to_seg\"" {  } { { "../src/hex_display.v" "hex_to_seg" { Text "/home/vlad/Work/tku/FPGA-Verilog-MIPT-Course/tku_ar/src/hex_display.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619898902806 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1619898903212 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "DS_DP GND " "Pin \"DS_DP\" is stuck at GND" {  } { { "../src/top.v" "" { Text "/home/vlad/Work/tku/FPGA-Verilog-MIPT-Course/tku_ar/src/top.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1619898903261 "|top|DS_DP"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1619898903261 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1619898903337 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1619898904059 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619898904059 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "244 " "Implemented 244 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1619898904102 ""} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1619898904102 ""} { "Info" "ICUT_CUT_TM_LCELLS" "227 " "Implemented 227 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1619898904102 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1619898904102 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 31 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 31 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "981 " "Peak virtual memory: 981 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1619898904107 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May  1 22:55:04 2021 " "Processing ended: Sat May  1 22:55:04 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1619898904107 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1619898904107 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1619898904107 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1619898904107 ""}
