<profile>

<section name = "Vitis HLS Report for 'exec'" level="0">
<item name = "Date">Fri Nov  8 21:38:41 2024
</item>
<item name = "Version">2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)</item>
<item name = "Project">pass</item>
<item name = "Solution">solution (Vitis Kernel Flow Target)</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcu50-fsvh2104-2-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">3.33 ns, 2.433 ns, 0.90 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, ?, ?, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_exec_Pipeline_VITIS_LOOP_23_1_fu_60">exec_Pipeline_VITIS_LOOP_23_1, ?, ?, ?, ?, ?, ?, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 101, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, 1676, 675, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 74, -</column>
<column name="Register">-, -, 103, -, -</column>
<specialColumn name="Available SLR">1344, 2976, 871680, 435840, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">0, 0, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">2688, 5952, 1743360, 871680, 640</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="grp_exec_Pipeline_VITIS_LOOP_23_1_fu_60">exec_Pipeline_VITIS_LOOP_23_1, 0, 0, 1676, 675, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln23_fu_77_p2">+, 0, 0, 39, 32, 2</column>
<column name="add_ln25_fu_86_p2">+, 0, 0, 40, 33, 1</column>
<column name="cmp29_fu_71_p2">icmp, 0, 0, 20, 32, 1</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">20, 4, 1, 4</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="inStream2_read">9, 2, 1, 2</column>
<column name="numInputs_blk_n">9, 2, 1, 2</column>
<column name="numInputs_c_blk_n">9, 2, 1, 2</column>
<column name="outStream3_write">9, 2, 1, 2</column>
<column name="processDelay_blk_n">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln23_reg_103">32, 0, 32, 0</column>
<column name="add_ln25_reg_108">33, 0, 33, 0</column>
<column name="ap_CS_fsm">3, 0, 3, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="cmp29_reg_98">1, 0, 1, 0</column>
<column name="grp_exec_Pipeline_VITIS_LOOP_23_1_fu_60_ap_start_reg">1, 0, 1, 0</column>
<column name="numInputs_read_reg_93">32, 0, 32, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, exec, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, exec, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, exec, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, exec, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, exec, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, exec, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, exec, return value</column>
<column name="inStream2_dout">in, 512, ap_fifo, inStream2, pointer</column>
<column name="inStream2_num_data_valid">in, 2, ap_fifo, inStream2, pointer</column>
<column name="inStream2_fifo_cap">in, 2, ap_fifo, inStream2, pointer</column>
<column name="inStream2_empty_n">in, 1, ap_fifo, inStream2, pointer</column>
<column name="inStream2_read">out, 1, ap_fifo, inStream2, pointer</column>
<column name="outStream3_din">out, 512, ap_fifo, outStream3, pointer</column>
<column name="outStream3_num_data_valid">in, 2, ap_fifo, outStream3, pointer</column>
<column name="outStream3_fifo_cap">in, 2, ap_fifo, outStream3, pointer</column>
<column name="outStream3_full_n">in, 1, ap_fifo, outStream3, pointer</column>
<column name="outStream3_write">out, 1, ap_fifo, outStream3, pointer</column>
<column name="numInputs_dout">in, 32, ap_fifo, numInputs, pointer</column>
<column name="numInputs_num_data_valid">in, 2, ap_fifo, numInputs, pointer</column>
<column name="numInputs_fifo_cap">in, 2, ap_fifo, numInputs, pointer</column>
<column name="numInputs_empty_n">in, 1, ap_fifo, numInputs, pointer</column>
<column name="numInputs_read">out, 1, ap_fifo, numInputs, pointer</column>
<column name="processDelay_dout">in, 32, ap_fifo, processDelay, pointer</column>
<column name="processDelay_num_data_valid">in, 3, ap_fifo, processDelay, pointer</column>
<column name="processDelay_fifo_cap">in, 3, ap_fifo, processDelay, pointer</column>
<column name="processDelay_empty_n">in, 1, ap_fifo, processDelay, pointer</column>
<column name="processDelay_read">out, 1, ap_fifo, processDelay, pointer</column>
<column name="numInputs_c_din">out, 32, ap_fifo, numInputs_c, pointer</column>
<column name="numInputs_c_num_data_valid">in, 2, ap_fifo, numInputs_c, pointer</column>
<column name="numInputs_c_fifo_cap">in, 2, ap_fifo, numInputs_c, pointer</column>
<column name="numInputs_c_full_n">in, 1, ap_fifo, numInputs_c, pointer</column>
<column name="numInputs_c_write">out, 1, ap_fifo, numInputs_c, pointer</column>
</table>
</item>
</section>
</profile>
