{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1538682644772 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1538682644774 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct  4 16:50:44 2018 " "Processing started: Thu Oct  4 16:50:44 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1538682644774 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538682644774 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off relogio_descomp -c relogio_descomp " "Command: quartus_map --read_settings_files=on --write_settings_files=off relogio_descomp -c relogio_descomp" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538682644775 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1538682645207 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1538682645207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "relogio_descomp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file relogio_descomp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 relogio_descomp-comportamento " "Found design unit 1: relogio_descomp-comportamento" {  } { { "relogio_descomp.vhd" "" { Text "/home/isabella/Documentos/Insper/6oSemestre/Design Comp/relogio/relogio_descomp.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538682661287 ""} { "Info" "ISGN_ENTITY_NAME" "1 relogio_descomp " "Found entity 1: relogio_descomp" {  } { { "relogio_descomp.vhd" "" { Text "/home/isabella/Documentos/Insper/6oSemestre/Design Comp/relogio/relogio_descomp.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538682661287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538682661287 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux mux.vhd " "Entity \"mux\" obtained from \"mux.vhd\" instead of from Quartus Prime megafunction library" {  } { { "mux.vhd" "" { Text "/home/isabella/Documentos/Insper/6oSemestre/Design Comp/relogio/mux.vhd" 4 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1538682661288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux-mux_arch " "Found design unit 1: mux-mux_arch" {  } { { "mux.vhd" "" { Text "/home/isabella/Documentos/Insper/6oSemestre/Design Comp/relogio/mux.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538682661288 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux " "Found entity 1: mux" {  } { { "mux.vhd" "" { Text "/home/isabella/Documentos/Insper/6oSemestre/Design Comp/relogio/mux.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538682661288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538682661288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registrador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registrador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registrador-reg_arch " "Found design unit 1: registrador-reg_arch" {  } { { "registrador.vhd" "" { Text "/home/isabella/Documentos/Insper/6oSemestre/Design Comp/relogio/registrador.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538682661289 ""} { "Info" "ISGN_ENTITY_NAME" "1 registrador " "Found entity 1: registrador" {  } { { "registrador.vhd" "" { Text "/home/isabella/Documentos/Insper/6oSemestre/Design Comp/relogio/registrador.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538682661289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538682661289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ula-Behavioral " "Found design unit 1: ula-Behavioral" {  } { { "ula.vhd" "" { Text "/home/isabella/Documentos/Insper/6oSemestre/Design Comp/relogio/ula.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538682661290 ""} { "Info" "ISGN_ENTITY_NAME" "1 ula " "Found entity 1: ula" {  } { { "ula.vhd" "" { Text "/home/isabella/Documentos/Insper/6oSemestre/Design Comp/relogio/ula.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538682661290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538682661290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fluxodedados.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fluxodedados.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fluxodedados-fluxo_arch " "Found design unit 1: fluxodedados-fluxo_arch" {  } { { "fluxodedados.vhd" "" { Text "/home/isabella/Documentos/Insper/6oSemestre/Design Comp/relogio/fluxodedados.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538682661291 ""} { "Info" "ISGN_ENTITY_NAME" "1 fluxodedados " "Found entity 1: fluxodedados" {  } { { "fluxodedados.vhd" "" { Text "/home/isabella/Documentos/Insper/6oSemestre/Design Comp/relogio/fluxodedados.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538682661291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538682661291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SM1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file SM1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SM1-BEHAVIOR " "Found design unit 1: SM1-BEHAVIOR" {  } { { "SM1.vhd" "" { Text "/home/isabella/Documentos/Insper/6oSemestre/Design Comp/relogio/SM1.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538682661292 ""} { "Info" "ISGN_ENTITY_NAME" "1 SM1 " "Found entity 1: SM1" {  } { { "SM1.vhd" "" { Text "/home/isabella/Documentos/Insper/6oSemestre/Design Comp/relogio/SM1.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538682661292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538682661292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conversorHex7Seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file conversorHex7Seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 conversorHex7Seg-comportamento " "Found design unit 1: conversorHex7Seg-comportamento" {  } { { "conversorHex7Seg.vhd" "" { Text "/home/isabella/Documentos/Insper/6oSemestre/Design Comp/relogio/conversorHex7Seg.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538682661293 ""} { "Info" "ISGN_ENTITY_NAME" "1 conversorHex7Seg " "Found entity 1: conversorHex7Seg" {  } { { "conversorHex7Seg.vhd" "" { Text "/home/isabella/Documentos/Insper/6oSemestre/Design Comp/relogio/conversorHex7Seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538682661293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538682661293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ClockPrescaler.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ClockPrescaler.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ClockPrescaler-Behavioral " "Found design unit 1: ClockPrescaler-Behavioral" {  } { { "ClockPrescaler.vhd" "" { Text "/home/isabella/Documentos/Insper/6oSemestre/Design Comp/relogio/ClockPrescaler.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538682661293 ""} { "Info" "ISGN_ENTITY_NAME" "1 ClockPrescaler " "Found entity 1: ClockPrescaler" {  } { { "ClockPrescaler.vhd" "" { Text "/home/isabella/Documentos/Insper/6oSemestre/Design Comp/relogio/ClockPrescaler.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538682661293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538682661293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ClockPrescaler2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ClockPrescaler2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ClockPrescaler2-Behavioral " "Found design unit 1: ClockPrescaler2-Behavioral" {  } { { "ClockPrescaler2.vhd" "" { Text "/home/isabella/Documentos/Insper/6oSemestre/Design Comp/relogio/ClockPrescaler2.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538682661294 ""} { "Info" "ISGN_ENTITY_NAME" "1 ClockPrescaler2 " "Found entity 1: ClockPrescaler2" {  } { { "ClockPrescaler2.vhd" "" { Text "/home/isabella/Documentos/Insper/6oSemestre/Design Comp/relogio/ClockPrescaler2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538682661294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538682661294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2-mux2_arch " "Found design unit 1: mux2-mux2_arch" {  } { { "mux2.vhd" "" { Text "/home/isabella/Documentos/Insper/6oSemestre/Design Comp/relogio/mux2.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538682661295 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "mux2.vhd" "" { Text "/home/isabella/Documentos/Insper/6oSemestre/Design Comp/relogio/mux2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538682661295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538682661295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ClockPrescaler3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ClockPrescaler3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ClockPrescaler3-Behavioral " "Found design unit 1: ClockPrescaler3-Behavioral" {  } { { "ClockPrescaler3.vhd" "" { Text "/home/isabella/Documentos/Insper/6oSemestre/Design Comp/relogio/ClockPrescaler3.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538682661296 ""} { "Info" "ISGN_ENTITY_NAME" "1 ClockPrescaler3 " "Found entity 1: ClockPrescaler3" {  } { { "ClockPrescaler3.vhd" "" { Text "/home/isabella/Documentos/Insper/6oSemestre/Design Comp/relogio/ClockPrescaler3.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538682661296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538682661296 ""}
{ "Error" "EVRFX_VHDL_NO_UNIQUE_OPER_DEFN_MATCH" "0 \"&\" relogio_descomp.vhd(64) " "VHDL error at relogio_descomp.vhd(64): can't determine definition of operator \"\"&\"\" -- found 0 possible definitions" {  } { { "relogio_descomp.vhd" "" { Text "/home/isabella/Documentos/Insper/6oSemestre/Design Comp/relogio/relogio_descomp.vhd" 64 0 0 } }  } 0 10327 "VHDL error at %3!s!: can't determine definition of operator \"%2!s!\" -- found %1!d! possible definitions" 0 0 "Analysis & Synthesis" 0 -1 1538682661350 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "951 " "Peak virtual memory: 951 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1538682661541 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Oct  4 16:51:01 2018 " "Processing ended: Thu Oct  4 16:51:01 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1538682661541 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1538682661541 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:41 " "Total CPU time (on all processors): 00:00:41" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1538682661541 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1538682661541 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 2 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 2 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1538682661728 ""}
