--------------------------------------------------------------------------------
Release 12.4 Trace  (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

C:\Xilinx\12.4\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 4 -n
3 -fastpaths -xml MieruEMB.twx MieruEMB.ncd -o MieruEMB.twr MieruEMB.pcf

Design file:              MieruEMB.ncd
Physical constraint file: MieruEMB.pcf
Device,package,speed:     xc3s500e,vq100,-4 (PRODUCTION 1.27 2010-11-18)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: NET "clkgen/CLK_IBUF" PERIOD = 25 ns HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  10.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "clkgen/CLK_IBUF" PERIOD = 25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: clkgen/dcm/CLKIN
  Logical resource: clkgen/dcm/CLKIN
  Location pin: DCM_X0Y0.CLKIN
  Clock network: clkgen/CLK_IBUF
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 25.000ns
  High pulse: 12.500ns
  High pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: clkgen/dcm/CLKIN
  Logical resource: clkgen/dcm/CLKIN
  Location pin: DCM_X0Y0.CLKIN
  Clock network: clkgen/CLK_IBUF
--------------------------------------------------------------------------------
Slack: 20.834ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 4.166ns (240.038MHz) (Tdcmpc)
  Physical resource: clkgen/dcm/CLKIN
  Logical resource: clkgen/dcm/CLKIN
  Location pin: DCM_X0Y0.CLKIN
  Clock network: clkgen/CLK_IBUF
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net "clkgen/CLK_OBUF" derived from  NET 
"clkgen/CLK_IBUF" PERIOD = 25 ns HIGH 50%;  multiplied by 1.33 to 33.333 nS and 
duty cycle corrected to HIGH 16.666 nS  

 3270 paths analyzed, 283 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.622ns.
--------------------------------------------------------------------------------

Paths for end point lcdcon/cmdcnt_7 (SLICE_X54Y53.CE), 27 paths
--------------------------------------------------------------------------------
Slack (setup path):     24.711ns (requirement - (data path - clock path skew + uncertainty))
  Source:               lcdcon/waitcnt_17 (FF)
  Destination:          lcdcon/cmdcnt_7 (FF)
  Requirement:          33.333ns
  Data Path Delay:      8.613ns (Levels of Logic = 3)
  Clock Path Skew:      -0.009ns (0.102 - 0.111)
  Source Clock:         FCLK rising at 0.000ns
  Destination Clock:    FCLK rising at 33.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: lcdcon/waitcnt_17 to lcdcon/cmdcnt_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y20.XQ      Tcko                  0.592   lcdcon/waitcnt<17>
                                                       lcdcon/waitcnt_17
    SLICE_X53Y18.G2      net (fanout=2)        1.288   lcdcon/waitcnt<17>
    SLICE_X53Y18.COUT    Topcyg                1.001   lcdcon/waitcnt_cmp_eq0000_wg_cy<3>
                                                       lcdcon/waitcnt_cmp_eq0000_wg_lut<3>
                                                       lcdcon/waitcnt_cmp_eq0000_wg_cy<3>
    SLICE_X53Y19.CIN     net (fanout=1)        0.000   lcdcon/waitcnt_cmp_eq0000_wg_cy<3>
    SLICE_X53Y19.COUT    Tbyp                  0.118   lcdcon/waitcnt_cmp_eq0000
                                                       lcdcon/waitcnt_cmp_eq0000_wg_cy<4>
                                                       lcdcon/waitcnt_cmp_eq0000_wg_cy<5>
    SLICE_X55Y33.F3      net (fanout=28)       1.472   lcdcon/waitcnt_cmp_eq0000
    SLICE_X55Y33.X       Tilo                  0.704   lcdcon/writecnt<2>
                                                       lcdcon/LCD_CS0_or0000_inv1
    SLICE_X54Y53.CE      net (fanout=14)       2.883   lcdcon/LCD_CS0_or0000_inv
    SLICE_X54Y53.CLK     Tceck                 0.555   lcdcon/cmdcnt<7>
                                                       lcdcon/cmdcnt_7
    -------------------------------------------------  ---------------------------
    Total                                      8.613ns (2.970ns logic, 5.643ns route)
                                                       (34.5% logic, 65.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     24.791ns (requirement - (data path - clock path skew + uncertainty))
  Source:               lcdcon/waitcnt_0 (FF)
  Destination:          lcdcon/cmdcnt_7 (FF)
  Requirement:          33.333ns
  Data Path Delay:      8.535ns (Levels of Logic = 2)
  Clock Path Skew:      -0.007ns (0.102 - 0.109)
  Source Clock:         FCLK rising at 0.000ns
  Destination Clock:    FCLK rising at 33.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: lcdcon/waitcnt_0 to lcdcon/cmdcnt_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y12.YQ      Tcko                  0.652   lcdcon/waitcnt<1>
                                                       lcdcon/waitcnt_0
    SLICE_X53Y19.F1      net (fanout=2)        1.107   lcdcon/waitcnt<0>
    SLICE_X53Y19.COUT    Topcyf                1.162   lcdcon/waitcnt_cmp_eq0000
                                                       lcdcon/waitcnt_cmp_eq0000_wg_lut<4>
                                                       lcdcon/waitcnt_cmp_eq0000_wg_cy<4>
                                                       lcdcon/waitcnt_cmp_eq0000_wg_cy<5>
    SLICE_X55Y33.F3      net (fanout=28)       1.472   lcdcon/waitcnt_cmp_eq0000
    SLICE_X55Y33.X       Tilo                  0.704   lcdcon/writecnt<2>
                                                       lcdcon/LCD_CS0_or0000_inv1
    SLICE_X54Y53.CE      net (fanout=14)       2.883   lcdcon/LCD_CS0_or0000_inv
    SLICE_X54Y53.CLK     Tceck                 0.555   lcdcon/cmdcnt<7>
                                                       lcdcon/cmdcnt_7
    -------------------------------------------------  ---------------------------
    Total                                      8.535ns (3.073ns logic, 5.462ns route)
                                                       (36.0% logic, 64.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     24.883ns (requirement - (data path - clock path skew + uncertainty))
  Source:               lcdcon/waitcnt_1 (FF)
  Destination:          lcdcon/cmdcnt_7 (FF)
  Requirement:          33.333ns
  Data Path Delay:      8.443ns (Levels of Logic = 3)
  Clock Path Skew:      -0.007ns (0.102 - 0.109)
  Source Clock:         FCLK rising at 0.000ns
  Destination Clock:    FCLK rising at 33.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: lcdcon/waitcnt_1 to lcdcon/cmdcnt_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y12.XQ      Tcko                  0.592   lcdcon/waitcnt<1>
                                                       lcdcon/waitcnt_1
    SLICE_X53Y18.G1      net (fanout=2)        1.118   lcdcon/waitcnt<1>
    SLICE_X53Y18.COUT    Topcyg                1.001   lcdcon/waitcnt_cmp_eq0000_wg_cy<3>
                                                       lcdcon/waitcnt_cmp_eq0000_wg_lut<3>
                                                       lcdcon/waitcnt_cmp_eq0000_wg_cy<3>
    SLICE_X53Y19.CIN     net (fanout=1)        0.000   lcdcon/waitcnt_cmp_eq0000_wg_cy<3>
    SLICE_X53Y19.COUT    Tbyp                  0.118   lcdcon/waitcnt_cmp_eq0000
                                                       lcdcon/waitcnt_cmp_eq0000_wg_cy<4>
                                                       lcdcon/waitcnt_cmp_eq0000_wg_cy<5>
    SLICE_X55Y33.F3      net (fanout=28)       1.472   lcdcon/waitcnt_cmp_eq0000
    SLICE_X55Y33.X       Tilo                  0.704   lcdcon/writecnt<2>
                                                       lcdcon/LCD_CS0_or0000_inv1
    SLICE_X54Y53.CE      net (fanout=14)       2.883   lcdcon/LCD_CS0_or0000_inv
    SLICE_X54Y53.CLK     Tceck                 0.555   lcdcon/cmdcnt<7>
                                                       lcdcon/cmdcnt_7
    -------------------------------------------------  ---------------------------
    Total                                      8.443ns (2.970ns logic, 5.473ns route)
                                                       (35.2% logic, 64.8% route)

--------------------------------------------------------------------------------

Paths for end point lcdcon/cmdcnt_6 (SLICE_X54Y53.CE), 27 paths
--------------------------------------------------------------------------------
Slack (setup path):     24.711ns (requirement - (data path - clock path skew + uncertainty))
  Source:               lcdcon/waitcnt_17 (FF)
  Destination:          lcdcon/cmdcnt_6 (FF)
  Requirement:          33.333ns
  Data Path Delay:      8.613ns (Levels of Logic = 3)
  Clock Path Skew:      -0.009ns (0.102 - 0.111)
  Source Clock:         FCLK rising at 0.000ns
  Destination Clock:    FCLK rising at 33.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: lcdcon/waitcnt_17 to lcdcon/cmdcnt_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y20.XQ      Tcko                  0.592   lcdcon/waitcnt<17>
                                                       lcdcon/waitcnt_17
    SLICE_X53Y18.G2      net (fanout=2)        1.288   lcdcon/waitcnt<17>
    SLICE_X53Y18.COUT    Topcyg                1.001   lcdcon/waitcnt_cmp_eq0000_wg_cy<3>
                                                       lcdcon/waitcnt_cmp_eq0000_wg_lut<3>
                                                       lcdcon/waitcnt_cmp_eq0000_wg_cy<3>
    SLICE_X53Y19.CIN     net (fanout=1)        0.000   lcdcon/waitcnt_cmp_eq0000_wg_cy<3>
    SLICE_X53Y19.COUT    Tbyp                  0.118   lcdcon/waitcnt_cmp_eq0000
                                                       lcdcon/waitcnt_cmp_eq0000_wg_cy<4>
                                                       lcdcon/waitcnt_cmp_eq0000_wg_cy<5>
    SLICE_X55Y33.F3      net (fanout=28)       1.472   lcdcon/waitcnt_cmp_eq0000
    SLICE_X55Y33.X       Tilo                  0.704   lcdcon/writecnt<2>
                                                       lcdcon/LCD_CS0_or0000_inv1
    SLICE_X54Y53.CE      net (fanout=14)       2.883   lcdcon/LCD_CS0_or0000_inv
    SLICE_X54Y53.CLK     Tceck                 0.555   lcdcon/cmdcnt<7>
                                                       lcdcon/cmdcnt_6
    -------------------------------------------------  ---------------------------
    Total                                      8.613ns (2.970ns logic, 5.643ns route)
                                                       (34.5% logic, 65.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     24.791ns (requirement - (data path - clock path skew + uncertainty))
  Source:               lcdcon/waitcnt_0 (FF)
  Destination:          lcdcon/cmdcnt_6 (FF)
  Requirement:          33.333ns
  Data Path Delay:      8.535ns (Levels of Logic = 2)
  Clock Path Skew:      -0.007ns (0.102 - 0.109)
  Source Clock:         FCLK rising at 0.000ns
  Destination Clock:    FCLK rising at 33.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: lcdcon/waitcnt_0 to lcdcon/cmdcnt_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y12.YQ      Tcko                  0.652   lcdcon/waitcnt<1>
                                                       lcdcon/waitcnt_0
    SLICE_X53Y19.F1      net (fanout=2)        1.107   lcdcon/waitcnt<0>
    SLICE_X53Y19.COUT    Topcyf                1.162   lcdcon/waitcnt_cmp_eq0000
                                                       lcdcon/waitcnt_cmp_eq0000_wg_lut<4>
                                                       lcdcon/waitcnt_cmp_eq0000_wg_cy<4>
                                                       lcdcon/waitcnt_cmp_eq0000_wg_cy<5>
    SLICE_X55Y33.F3      net (fanout=28)       1.472   lcdcon/waitcnt_cmp_eq0000
    SLICE_X55Y33.X       Tilo                  0.704   lcdcon/writecnt<2>
                                                       lcdcon/LCD_CS0_or0000_inv1
    SLICE_X54Y53.CE      net (fanout=14)       2.883   lcdcon/LCD_CS0_or0000_inv
    SLICE_X54Y53.CLK     Tceck                 0.555   lcdcon/cmdcnt<7>
                                                       lcdcon/cmdcnt_6
    -------------------------------------------------  ---------------------------
    Total                                      8.535ns (3.073ns logic, 5.462ns route)
                                                       (36.0% logic, 64.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     24.883ns (requirement - (data path - clock path skew + uncertainty))
  Source:               lcdcon/waitcnt_1 (FF)
  Destination:          lcdcon/cmdcnt_6 (FF)
  Requirement:          33.333ns
  Data Path Delay:      8.443ns (Levels of Logic = 3)
  Clock Path Skew:      -0.007ns (0.102 - 0.109)
  Source Clock:         FCLK rising at 0.000ns
  Destination Clock:    FCLK rising at 33.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: lcdcon/waitcnt_1 to lcdcon/cmdcnt_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y12.XQ      Tcko                  0.592   lcdcon/waitcnt<1>
                                                       lcdcon/waitcnt_1
    SLICE_X53Y18.G1      net (fanout=2)        1.118   lcdcon/waitcnt<1>
    SLICE_X53Y18.COUT    Topcyg                1.001   lcdcon/waitcnt_cmp_eq0000_wg_cy<3>
                                                       lcdcon/waitcnt_cmp_eq0000_wg_lut<3>
                                                       lcdcon/waitcnt_cmp_eq0000_wg_cy<3>
    SLICE_X53Y19.CIN     net (fanout=1)        0.000   lcdcon/waitcnt_cmp_eq0000_wg_cy<3>
    SLICE_X53Y19.COUT    Tbyp                  0.118   lcdcon/waitcnt_cmp_eq0000
                                                       lcdcon/waitcnt_cmp_eq0000_wg_cy<4>
                                                       lcdcon/waitcnt_cmp_eq0000_wg_cy<5>
    SLICE_X55Y33.F3      net (fanout=28)       1.472   lcdcon/waitcnt_cmp_eq0000
    SLICE_X55Y33.X       Tilo                  0.704   lcdcon/writecnt<2>
                                                       lcdcon/LCD_CS0_or0000_inv1
    SLICE_X54Y53.CE      net (fanout=14)       2.883   lcdcon/LCD_CS0_or0000_inv
    SLICE_X54Y53.CLK     Tceck                 0.555   lcdcon/cmdcnt<7>
                                                       lcdcon/cmdcnt_6
    -------------------------------------------------  ---------------------------
    Total                                      8.443ns (2.970ns logic, 5.473ns route)
                                                       (35.2% logic, 64.8% route)

--------------------------------------------------------------------------------

Paths for end point lcdcon/cmdcnt_3 (SLICE_X54Y48.CE), 27 paths
--------------------------------------------------------------------------------
Slack (setup path):     25.246ns (requirement - (data path - clock path skew + uncertainty))
  Source:               lcdcon/waitcnt_17 (FF)
  Destination:          lcdcon/cmdcnt_3 (FF)
  Requirement:          33.333ns
  Data Path Delay:      8.081ns (Levels of Logic = 3)
  Clock Path Skew:      -0.006ns (0.105 - 0.111)
  Source Clock:         FCLK rising at 0.000ns
  Destination Clock:    FCLK rising at 33.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: lcdcon/waitcnt_17 to lcdcon/cmdcnt_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y20.XQ      Tcko                  0.592   lcdcon/waitcnt<17>
                                                       lcdcon/waitcnt_17
    SLICE_X53Y18.G2      net (fanout=2)        1.288   lcdcon/waitcnt<17>
    SLICE_X53Y18.COUT    Topcyg                1.001   lcdcon/waitcnt_cmp_eq0000_wg_cy<3>
                                                       lcdcon/waitcnt_cmp_eq0000_wg_lut<3>
                                                       lcdcon/waitcnt_cmp_eq0000_wg_cy<3>
    SLICE_X53Y19.CIN     net (fanout=1)        0.000   lcdcon/waitcnt_cmp_eq0000_wg_cy<3>
    SLICE_X53Y19.COUT    Tbyp                  0.118   lcdcon/waitcnt_cmp_eq0000
                                                       lcdcon/waitcnt_cmp_eq0000_wg_cy<4>
                                                       lcdcon/waitcnt_cmp_eq0000_wg_cy<5>
    SLICE_X55Y33.F3      net (fanout=28)       1.472   lcdcon/waitcnt_cmp_eq0000
    SLICE_X55Y33.X       Tilo                  0.704   lcdcon/writecnt<2>
                                                       lcdcon/LCD_CS0_or0000_inv1
    SLICE_X54Y48.CE      net (fanout=14)       2.351   lcdcon/LCD_CS0_or0000_inv
    SLICE_X54Y48.CLK     Tceck                 0.555   lcdcon/cmdcnt<3>
                                                       lcdcon/cmdcnt_3
    -------------------------------------------------  ---------------------------
    Total                                      8.081ns (2.970ns logic, 5.111ns route)
                                                       (36.8% logic, 63.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     25.326ns (requirement - (data path - clock path skew + uncertainty))
  Source:               lcdcon/waitcnt_0 (FF)
  Destination:          lcdcon/cmdcnt_3 (FF)
  Requirement:          33.333ns
  Data Path Delay:      8.003ns (Levels of Logic = 2)
  Clock Path Skew:      -0.004ns (0.105 - 0.109)
  Source Clock:         FCLK rising at 0.000ns
  Destination Clock:    FCLK rising at 33.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: lcdcon/waitcnt_0 to lcdcon/cmdcnt_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y12.YQ      Tcko                  0.652   lcdcon/waitcnt<1>
                                                       lcdcon/waitcnt_0
    SLICE_X53Y19.F1      net (fanout=2)        1.107   lcdcon/waitcnt<0>
    SLICE_X53Y19.COUT    Topcyf                1.162   lcdcon/waitcnt_cmp_eq0000
                                                       lcdcon/waitcnt_cmp_eq0000_wg_lut<4>
                                                       lcdcon/waitcnt_cmp_eq0000_wg_cy<4>
                                                       lcdcon/waitcnt_cmp_eq0000_wg_cy<5>
    SLICE_X55Y33.F3      net (fanout=28)       1.472   lcdcon/waitcnt_cmp_eq0000
    SLICE_X55Y33.X       Tilo                  0.704   lcdcon/writecnt<2>
                                                       lcdcon/LCD_CS0_or0000_inv1
    SLICE_X54Y48.CE      net (fanout=14)       2.351   lcdcon/LCD_CS0_or0000_inv
    SLICE_X54Y48.CLK     Tceck                 0.555   lcdcon/cmdcnt<3>
                                                       lcdcon/cmdcnt_3
    -------------------------------------------------  ---------------------------
    Total                                      8.003ns (3.073ns logic, 4.930ns route)
                                                       (38.4% logic, 61.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     25.418ns (requirement - (data path - clock path skew + uncertainty))
  Source:               lcdcon/waitcnt_1 (FF)
  Destination:          lcdcon/cmdcnt_3 (FF)
  Requirement:          33.333ns
  Data Path Delay:      7.911ns (Levels of Logic = 3)
  Clock Path Skew:      -0.004ns (0.105 - 0.109)
  Source Clock:         FCLK rising at 0.000ns
  Destination Clock:    FCLK rising at 33.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: lcdcon/waitcnt_1 to lcdcon/cmdcnt_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y12.XQ      Tcko                  0.592   lcdcon/waitcnt<1>
                                                       lcdcon/waitcnt_1
    SLICE_X53Y18.G1      net (fanout=2)        1.118   lcdcon/waitcnt<1>
    SLICE_X53Y18.COUT    Topcyg                1.001   lcdcon/waitcnt_cmp_eq0000_wg_cy<3>
                                                       lcdcon/waitcnt_cmp_eq0000_wg_lut<3>
                                                       lcdcon/waitcnt_cmp_eq0000_wg_cy<3>
    SLICE_X53Y19.CIN     net (fanout=1)        0.000   lcdcon/waitcnt_cmp_eq0000_wg_cy<3>
    SLICE_X53Y19.COUT    Tbyp                  0.118   lcdcon/waitcnt_cmp_eq0000
                                                       lcdcon/waitcnt_cmp_eq0000_wg_cy<4>
                                                       lcdcon/waitcnt_cmp_eq0000_wg_cy<5>
    SLICE_X55Y33.F3      net (fanout=28)       1.472   lcdcon/waitcnt_cmp_eq0000
    SLICE_X55Y33.X       Tilo                  0.704   lcdcon/writecnt<2>
                                                       lcdcon/LCD_CS0_or0000_inv1
    SLICE_X54Y48.CE      net (fanout=14)       2.351   lcdcon/LCD_CS0_or0000_inv
    SLICE_X54Y48.CLK     Tceck                 0.555   lcdcon/cmdcnt<3>
                                                       lcdcon/cmdcnt_3
    -------------------------------------------------  ---------------------------
    Total                                      7.911ns (2.970ns logic, 4.941ns route)
                                                       (37.5% logic, 62.5% route)

--------------------------------------------------------------------------------

Hold Paths: PERIOD analysis for net "clkgen/CLK_OBUF" derived from
 NET "clkgen/CLK_IBUF" PERIOD = 25 ns HIGH 50%;
 multiplied by 1.33 to 33.333 nS and duty cycle corrected to HIGH 16.666 nS 

--------------------------------------------------------------------------------

Paths for end point lcdcon/vram/Mram_mem4.B (RAMB16_X1Y6.ADDRB0), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.114ns (requirement - (clock path skew + uncertainty - data path))
  Source:               lcdcon/cmdcnt_1 (FF)
  Destination:          lcdcon/vram/Mram_mem4.B (RAM)
  Requirement:          0.000ns
  Data Path Delay:      1.118ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.040 - 0.036)
  Source Clock:         FCLK rising at 0.000ns
  Destination Clock:    FCLK rising at 33.333ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: lcdcon/cmdcnt_1 to lcdcon/vram/Mram_mem4.B
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y51.XQ      Tcko                  0.474   lcdcon/cmdcnt<1>
                                                       lcdcon/cmdcnt_1
    RAMB16_X1Y6.ADDRB0   net (fanout=5)        0.775   lcdcon/cmdcnt<1>
    RAMB16_X1Y6.CLKB     Tbcka       (-Th)     0.131   lcdcon/vram/Mram_mem4
                                                       lcdcon/vram/Mram_mem4.B
    -------------------------------------------------  ---------------------------
    Total                                      1.118ns (0.343ns logic, 0.775ns route)
                                                       (30.7% logic, 69.3% route)

--------------------------------------------------------------------------------

Paths for end point lcdcon/vram/Mram_mem4.B (RAMB16_X1Y6.ADDRB12), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.114ns (requirement - (clock path skew + uncertainty - data path))
  Source:               lcdcon/cmdcnt_13 (FF)
  Destination:          lcdcon/vram/Mram_mem4.B (RAM)
  Requirement:          0.000ns
  Data Path Delay:      1.125ns (Levels of Logic = 0)
  Clock Path Skew:      0.011ns (0.040 - 0.029)
  Source Clock:         FCLK rising at 0.000ns
  Destination Clock:    FCLK rising at 33.333ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: lcdcon/cmdcnt_13 to lcdcon/vram/Mram_mem4.B
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y57.XQ      Tcko                  0.474   lcdcon/cmdcnt<13>
                                                       lcdcon/cmdcnt_13
    RAMB16_X1Y6.ADDRB12  net (fanout=5)        0.782   lcdcon/cmdcnt<13>
    RAMB16_X1Y6.CLKB     Tbcka       (-Th)     0.131   lcdcon/vram/Mram_mem4
                                                       lcdcon/vram/Mram_mem4.B
    -------------------------------------------------  ---------------------------
    Total                                      1.125ns (0.343ns logic, 0.782ns route)
                                                       (30.5% logic, 69.5% route)

--------------------------------------------------------------------------------

Paths for end point lcdcon/vram/Mram_mem4.B (RAMB16_X1Y6.ADDRB8), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.115ns (requirement - (clock path skew + uncertainty - data path))
  Source:               lcdcon/cmdcnt_9 (FF)
  Destination:          lcdcon/vram/Mram_mem4.B (RAM)
  Requirement:          0.000ns
  Data Path Delay:      1.123ns (Levels of Logic = 0)
  Clock Path Skew:      0.008ns (0.040 - 0.032)
  Source Clock:         FCLK rising at 0.000ns
  Destination Clock:    FCLK rising at 33.333ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: lcdcon/cmdcnt_9 to lcdcon/vram/Mram_mem4.B
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y54.XQ      Tcko                  0.474   lcdcon/cmdcnt<9>
                                                       lcdcon/cmdcnt_9
    RAMB16_X1Y6.ADDRB8   net (fanout=5)        0.780   lcdcon/cmdcnt<9>
    RAMB16_X1Y6.CLKB     Tbcka       (-Th)     0.131   lcdcon/vram/Mram_mem4
                                                       lcdcon/vram/Mram_mem4.B
    -------------------------------------------------  ---------------------------
    Total                                      1.123ns (0.343ns logic, 0.780ns route)
                                                       (30.5% logic, 69.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "clkgen/CLK_OBUF" derived from
 NET "clkgen/CLK_IBUF" PERIOD = 25 ns HIGH 50%;
 multiplied by 1.33 to 33.333 nS and duty cycle corrected to HIGH 16.666 nS 

--------------------------------------------------------------------------------
Slack: 30.157ns (period - (min low pulse limit / (low pulse / period)))
  Period: 33.333ns
  Low pulse: 16.666ns
  Low pulse limit: 1.588ns (Tbpwl)
  Physical resource: lcdcon/mlcdmem/Mrom_DATA_mux0000/CLKA
  Logical resource: lcdcon/mlcdmem/Mrom_DATA_mux0000.A/CLKA
  Location pin: RAMB16_X1Y3.CLKA
  Clock network: FCLK
--------------------------------------------------------------------------------
Slack: 30.157ns (period - (min high pulse limit / (high pulse / period)))
  Period: 33.333ns
  High pulse: 16.666ns
  High pulse limit: 1.588ns (Tbpwh)
  Physical resource: lcdcon/mlcdmem/Mrom_DATA_mux0000/CLKA
  Logical resource: lcdcon/mlcdmem/Mrom_DATA_mux0000.A/CLKA
  Location pin: RAMB16_X1Y3.CLKA
  Clock network: FCLK
--------------------------------------------------------------------------------
Slack: 30.157ns (period - (min low pulse limit / (low pulse / period)))
  Period: 33.333ns
  Low pulse: 16.666ns
  Low pulse limit: 1.588ns (Tbpwl)
  Physical resource: lcdcon/vram/Mram_mem3/CLKA
  Logical resource: lcdcon/vram/Mram_mem3.A/CLKA
  Location pin: RAMB16_X1Y7.CLKA
  Clock network: FCLK
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for clkgen/CLK_IBUF
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|clkgen/CLK_IBUF                |     25.000ns|     10.000ns|      6.466ns|            0|            0|            0|         3270|
| clkgen/CLK_OBUF               |     33.333ns|      8.622ns|          N/A|            0|            0|         3270|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    8.622|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 3270 paths, 0 nets, and 417 connections

Design statistics:
   Minimum period:  10.000ns{1}   (Maximum frequency: 100.000MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed FRI 25 OCT 10:48:51 2013 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 116 MB



