# //  Questa Sim-64
# //  Version 2022.2 linux_x86_64 Apr 25 2022
# //
# //  Copyright 1991-2022 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
vcom -reportprogress 300 -work work /home/cbdeboef/CprE381_git/proj/fetchLogic/fetchLogic.vhd /home/cbdeboef/CprE381_git/proj/fetchLogic/tb_fetchLogic.vhd
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 14:05:34 on Nov 06,2022
# vcom -reportprogress 300 -work work /home/cbdeboef/CprE381_git/proj/fetchLogic/fetchLogic.vhd /home/cbdeboef/CprE381_git/proj/fetchLogic/tb_fetchLogic.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity fetchLogic
# -- Compiling architecture dataflow of fetchLogic
# -- Loading package std_logic_textio
# -- Loading package ENV
# -- Compiling entity tb_fetchLogic
# -- Compiling architecture mixed of tb_fetchLogic
# End time: 14:05:34 on Nov 06,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.tb_fetchlogic
# vsim work.tb_fetchlogic 
# Start time: 14:05:44 on Nov 06,2022
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_textio(body)
# Loading std.env(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_fetchlogic(mixed)#1
vsim work.tb_fetchlogic -voptargs=+acc
# End time: 14:05:56 on Nov 06,2022, Elapsed time: 0:00:12
# Errors: 0, Warnings: 0
# vsim work.tb_fetchlogic -voptargs="+acc" 
# Start time: 14:05:56 on Nov 06,2022
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_textio(body)
# Loading std.env(body)
# Loading work.tb_fetchlogic(mixed)#1
# Loading ieee.numeric_std(body)
# Loading work.fetchlogic(dataflow)#1
vcom -reportprogress 300 -work work /home/cbdeboef/CprE381_git/proj/fetchLogic/fetchLogic.vhd /home/cbdeboef/CprE381_git/proj/fetchLogic/tb_fetchLogic.vhd
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 14:07:24 on Nov 06,2022
# vcom -reportprogress 300 -work work /home/cbdeboef/CprE381_git/proj/fetchLogic/fetchLogic.vhd /home/cbdeboef/CprE381_git/proj/fetchLogic/tb_fetchLogic.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity fetchLogic
# -- Compiling architecture dataflow of fetchLogic
# -- Loading package std_logic_textio
# -- Loading package ENV
# -- Compiling entity tb_fetchLogic
# -- Compiling architecture mixed of tb_fetchLogic
# End time: 14:07:24 on Nov 06,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_textio(body)
# Loading std.env(body)
# Loading work.tb_fetchlogic(mixed)#1
# Loading ieee.numeric_std(body)
# Loading work.fetchlogic(dataflow)#1
add wave -position insertpoint  \
sim:/tb_fetchlogic/s_ALUZero \
sim:/tb_fetchlogic/s_branch \
sim:/tb_fetchlogic/s_branchImm \
sim:/tb_fetchlogic/s_jumpImm \
sim:/tb_fetchlogic/s_jumpSel \
sim:/tb_fetchlogic/s_pcIn \
sim:/tb_fetchlogic/s_pcOut
run
# Causality operation skipped due to absence of debug database file
vcom -reportprogress 300 -work work /home/cbdeboef/CprE381_git/proj/fetchLogic/fetchLogic.vhd /home/cbdeboef/CprE381_git/proj/fetchLogic/tb_fetchLogic.vhd
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 14:12:24 on Nov 06,2022
# vcom -reportprogress 300 -work work /home/cbdeboef/CprE381_git/proj/fetchLogic/fetchLogic.vhd /home/cbdeboef/CprE381_git/proj/fetchLogic/tb_fetchLogic.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity fetchLogic
# -- Compiling architecture dataflow of fetchLogic
# -- Loading package std_logic_textio
# -- Loading package ENV
# -- Compiling entity tb_fetchLogic
# -- Compiling architecture mixed of tb_fetchLogic
# End time: 14:12:24 on Nov 06,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_textio(body)
# Loading std.env(body)
# Loading work.tb_fetchlogic(mixed)#1
# Loading ieee.numeric_std(body)
# Loading work.fetchlogic(dataflow)#1
run
vcom -reportprogress 300 -work work /home/cbdeboef/CprE381_git/proj/fetchLogic/fetchLogic.vhd /home/cbdeboef/CprE381_git/proj/fetchLogic/tb_fetchLogic.vhd
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 14:16:11 on Nov 06,2022
# vcom -reportprogress 300 -work work /home/cbdeboef/CprE381_git/proj/fetchLogic/fetchLogic.vhd /home/cbdeboef/CprE381_git/proj/fetchLogic/tb_fetchLogic.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity fetchLogic
# -- Compiling architecture dataflow of fetchLogic
# -- Loading package std_logic_textio
# -- Loading package ENV
# -- Compiling entity tb_fetchLogic
# -- Compiling architecture mixed of tb_fetchLogic
# End time: 14:16:11 on Nov 06,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_textio(body)
# Loading std.env(body)
# Loading work.tb_fetchlogic(mixed)#1
# Loading ieee.numeric_std(body)
# Loading work.fetchlogic(dataflow)#1
run
quit -sim
# End time: 14:30:02 on Nov 06,2022, Elapsed time: 0:24:06
# Errors: 0, Warnings: 1
vcom -reportprogress 300 -work work /home/cbdeboef/CprE381_git/proj/ControlLogic/controlLogic.vhd
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 14:30:10 on Nov 06,2022
# vcom -reportprogress 300 -work work /home/cbdeboef/CprE381_git/proj/ControlLogic/controlLogic.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity controlLogic
# -- Compiling architecture dataflow of controlLogic
# ** Warning: /home/cbdeboef/CprE381_git/proj/ControlLogic/controlLogic.vhd(161): (vcom-1090) Possible infinite loop: Process contains no WAIT statement.
# End time: 14:30:10 on Nov 06,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Load canceled
vcom -reportprogress 300 -work work /home/cbdeboef/CprE381_git/proj/ControlLogic/controlLogic.vhd /home/cbdeboef/CprE381_git/proj/ControlLogic/tb_controlLogic.vhd
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 14:30:22 on Nov 06,2022
# vcom -reportprogress 300 -work work /home/cbdeboef/CprE381_git/proj/ControlLogic/controlLogic.vhd /home/cbdeboef/CprE381_git/proj/ControlLogic/tb_controlLogic.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity controlLogic
# -- Compiling architecture dataflow of controlLogic
# ** Warning: /home/cbdeboef/CprE381_git/proj/ControlLogic/controlLogic.vhd(161): (vcom-1090) Possible infinite loop: Process contains no WAIT statement.
# -- Loading package std_logic_textio
# -- Loading package ENV
# -- Compiling entity tb_controlLogic
# -- Compiling architecture mixed of tb_controlLogic
# ** Error (suppressible): /home/cbdeboef/CprE381_git/proj/ControlLogic/tb_controlLogic.vhd(52): (vcom-1272) Length of formal "i_D" is 28; length of actual is 32.
# ** Note: /home/cbdeboef/CprE381_git/proj/ControlLogic/tb_controlLogic.vhd(73): VHDL Compiler exiting
# End time: 14:30:22 on Nov 06,2022, Elapsed time: 0:00:00
# Errors: 1, Warnings: 1
vcom -reportprogress 300 -work work /home/cbdeboef/CprE381_git/proj/ControlLogic/controlLogic.vhd /home/cbdeboef/CprE381_git/proj/ControlLogic/tb_controlLogic.vhd
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 14:40:09 on Nov 06,2022
# vcom -reportprogress 300 -work work /home/cbdeboef/CprE381_git/proj/ControlLogic/controlLogic.vhd /home/cbdeboef/CprE381_git/proj/ControlLogic/tb_controlLogic.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity controlLogic
# -- Compiling architecture dataflow of controlLogic
# ** Warning: /home/cbdeboef/CprE381_git/proj/ControlLogic/controlLogic.vhd(161): (vcom-1090) Possible infinite loop: Process contains no WAIT statement.
# -- Loading package std_logic_textio
# -- Loading package ENV
# -- Compiling entity tb_controlLogic
# -- Compiling architecture mixed of tb_controlLogic
# End time: 14:40:09 on Nov 06,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
vsim -voptargs=+acc work.tb_controllogic
# vsim -voptargs="+acc" work.tb_controllogic 
# Start time: 14:40:41 on Nov 06,2022
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Error (suppressible): /home/cbdeboef/CprE381_git/proj/ControlLogic/tb_controlLogic.vhd(51): (vopt-1270) Bad default binding for component instance "DUT0: controlLogic".
#  (Component port "i_regDst" is not on the entity.)
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=1, Warnings=1.
# Error loading design
# End time: 14:40:41 on Nov 06,2022, Elapsed time: 0:00:00
# Errors: 1, Warnings: 1
vcom -reportprogress 300 -work work /home/cbdeboef/CprE381_git/proj/ControlLogic/controlLogic.vhd /home/cbdeboef/CprE381_git/proj/ControlLogic/tb_controlLogic.vhd
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 14:41:04 on Nov 06,2022
# vcom -reportprogress 300 -work work /home/cbdeboef/CprE381_git/proj/ControlLogic/controlLogic.vhd /home/cbdeboef/CprE381_git/proj/ControlLogic/tb_controlLogic.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity controlLogic
# -- Compiling architecture dataflow of controlLogic
# ** Error: /home/cbdeboef/CprE381_git/proj/ControlLogic/controlLogic.vhd(159): near "if": (vcom-1576) expecting CASE.
# ** Warning: /home/cbdeboef/CprE381_git/proj/ControlLogic/controlLogic.vhd(161): (vcom-1090) Possible infinite loop: Process contains no WAIT statement.
# ** Note: /home/cbdeboef/CprE381_git/proj/ControlLogic/controlLogic.vhd(170): VHDL Compiler exiting
# End time: 14:41:04 on Nov 06,2022, Elapsed time: 0:00:00
# Errors: 1, Warnings: 1
vcom -reportprogress 300 -work work /home/cbdeboef/CprE381_git/proj/ControlLogic/controlLogic.vhd /home/cbdeboef/CprE381_git/proj/ControlLogic/tb_controlLogic.vhd
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 14:41:28 on Nov 06,2022
# vcom -reportprogress 300 -work work /home/cbdeboef/CprE381_git/proj/ControlLogic/controlLogic.vhd /home/cbdeboef/CprE381_git/proj/ControlLogic/tb_controlLogic.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity controlLogic
# -- Compiling architecture dataflow of controlLogic
# ** Warning: /home/cbdeboef/CprE381_git/proj/ControlLogic/controlLogic.vhd(161): (vcom-1090) Possible infinite loop: Process contains no WAIT statement.
# -- Loading package std_logic_textio
# -- Loading package ENV
# -- Compiling entity tb_controlLogic
# -- Compiling architecture mixed of tb_controlLogic
# End time: 14:41:28 on Nov 06,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
vsim -voptargs=+acc work.tb_controllogic
# vsim -voptargs="+acc" work.tb_controllogic 
# Start time: 14:41:35 on Nov 06,2022
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Error (suppressible): /home/cbdeboef/CprE381_git/proj/ControlLogic/tb_controlLogic.vhd(51): (vopt-1270) Bad default binding for component instance "DUT0: controlLogic".
#  (Component port "i_regDst" is not on the entity.)
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=1, Warnings=1.
# Error loading design
# End time: 14:41:35 on Nov 06,2022, Elapsed time: 0:00:00
# Errors: 1, Warnings: 1
vcom -reportprogress 300 -work work /home/cbdeboef/CprE381_git/proj/ControlLogic/controlLogic.vhd /home/cbdeboef/CprE381_git/proj/ControlLogic/tb_controlLogic.vhd
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 14:43:30 on Nov 06,2022
# vcom -reportprogress 300 -work work /home/cbdeboef/CprE381_git/proj/ControlLogic/controlLogic.vhd /home/cbdeboef/CprE381_git/proj/ControlLogic/tb_controlLogic.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity controlLogic
# -- Compiling architecture dataflow of controlLogic
# ** Warning: /home/cbdeboef/CprE381_git/proj/ControlLogic/controlLogic.vhd(161): (vcom-1090) Possible infinite loop: Process contains no WAIT statement.
# -- Loading package std_logic_textio
# -- Loading package ENV
# -- Compiling entity tb_controlLogic
# -- Compiling architecture mixed of tb_controlLogic
# End time: 14:43:30 on Nov 06,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
vsim -voptargs=+acc work.tb_controllogic
# vsim -voptargs="+acc" work.tb_controllogic 
# Start time: 14:43:39 on Nov 06,2022
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Error (suppressible): /home/cbdeboef/CprE381_git/proj/ControlLogic/tb_controlLogic.vhd(51): (vopt-1270) Bad default binding for component instance "DUT0: controlLogic".
#  (Component port "i_regDst" is not on the entity.)
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=1, Warnings=1.
# Error loading design
# End time: 14:43:39 on Nov 06,2022, Elapsed time: 0:00:00
# Errors: 1, Warnings: 1
vcom -reportprogress 300 -work work /home/cbdeboef/CprE381_git/proj/ControlLogic/controlLogic.vhd /home/cbdeboef/CprE381_git/proj/ControlLogic/tb_controlLogic.vhd
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 14:44:15 on Nov 06,2022
# vcom -reportprogress 300 -work work /home/cbdeboef/CprE381_git/proj/ControlLogic/controlLogic.vhd /home/cbdeboef/CprE381_git/proj/ControlLogic/tb_controlLogic.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity controlLogic
# -- Compiling architecture dataflow of controlLogic
# ** Warning: /home/cbdeboef/CprE381_git/proj/ControlLogic/controlLogic.vhd(161): (vcom-1090) Possible infinite loop: Process contains no WAIT statement.
# -- Loading package std_logic_textio
# -- Loading package ENV
# -- Compiling entity tb_controlLogic
# -- Compiling architecture mixed of tb_controlLogic
# End time: 14:44:15 on Nov 06,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
vsim -voptargs=+acc work.tb_controllogic
# vsim -voptargs="+acc" work.tb_controllogic 
# Start time: 14:44:24 on Nov 06,2022
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Error (suppressible): /home/cbdeboef/CprE381_git/proj/ControlLogic/tb_controlLogic.vhd(51): (vopt-1272) Length of o_ALUControl is 5; length of component port is 4.
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=1, Warnings=1.
# Error loading design
# End time: 14:44:24 on Nov 06,2022, Elapsed time: 0:00:00
# Errors: 1, Warnings: 1
vcom -reportprogress 300 -work work /home/cbdeboef/CprE381_git/proj/ControlLogic/controlLogic.vhd /home/cbdeboef/CprE381_git/proj/ControlLogic/tb_controlLogic.vhd
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 14:45:00 on Nov 06,2022
# vcom -reportprogress 300 -work work /home/cbdeboef/CprE381_git/proj/ControlLogic/controlLogic.vhd /home/cbdeboef/CprE381_git/proj/ControlLogic/tb_controlLogic.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity controlLogic
# -- Compiling architecture dataflow of controlLogic
# ** Warning: /home/cbdeboef/CprE381_git/proj/ControlLogic/controlLogic.vhd(161): (vcom-1090) Possible infinite loop: Process contains no WAIT statement.
# -- Loading package std_logic_textio
# -- Loading package ENV
# -- Compiling entity tb_controlLogic
# -- Compiling architecture mixed of tb_controlLogic
# ** Error (suppressible): /home/cbdeboef/CprE381_git/proj/ControlLogic/tb_controlLogic.vhd(38): (vcom-1272) Length of expected is 5; length of actual is 4.
# ** Error (suppressible): /home/cbdeboef/CprE381_git/proj/ControlLogic/tb_controlLogic.vhd(54): (vcom-1272) Length of formal "o_ALUControl" is 4; length of actual is 5.
# ** Note: /home/cbdeboef/CprE381_git/proj/ControlLogic/tb_controlLogic.vhd(73): VHDL Compiler exiting
# End time: 14:45:00 on Nov 06,2022, Elapsed time: 0:00:00
# Errors: 2, Warnings: 1
vcom -reportprogress 300 -work work /home/cbdeboef/CprE381_git/proj/ControlLogic/controlLogic.vhd /home/cbdeboef/CprE381_git/proj/ControlLogic/tb_controlLogic.vhd
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 14:45:30 on Nov 06,2022
# vcom -reportprogress 300 -work work /home/cbdeboef/CprE381_git/proj/ControlLogic/controlLogic.vhd /home/cbdeboef/CprE381_git/proj/ControlLogic/tb_controlLogic.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity controlLogic
# -- Compiling architecture dataflow of controlLogic
# ** Warning: /home/cbdeboef/CprE381_git/proj/ControlLogic/controlLogic.vhd(161): (vcom-1090) Possible infinite loop: Process contains no WAIT statement.
# -- Loading package std_logic_textio
# -- Loading package ENV
# -- Compiling entity tb_controlLogic
# -- Compiling architecture mixed of tb_controlLogic
# ** Error (suppressible): /home/cbdeboef/CprE381_git/proj/ControlLogic/tb_controlLogic.vhd(54): (vcom-1272) Length of formal "o_ALUControl" is 4; length of actual is 5.
# ** Note: /home/cbdeboef/CprE381_git/proj/ControlLogic/tb_controlLogic.vhd(73): VHDL Compiler exiting
# End time: 14:45:30 on Nov 06,2022, Elapsed time: 0:00:00
# Errors: 1, Warnings: 1
vcom -reportprogress 300 -work work /home/cbdeboef/CprE381_git/proj/ControlLogic/controlLogic.vhd /home/cbdeboef/CprE381_git/proj/ControlLogic/tb_controlLogic.vhd
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 14:45:48 on Nov 06,2022
# vcom -reportprogress 300 -work work /home/cbdeboef/CprE381_git/proj/ControlLogic/controlLogic.vhd /home/cbdeboef/CprE381_git/proj/ControlLogic/tb_controlLogic.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity controlLogic
# -- Compiling architecture dataflow of controlLogic
# ** Warning: /home/cbdeboef/CprE381_git/proj/ControlLogic/controlLogic.vhd(161): (vcom-1090) Possible infinite loop: Process contains no WAIT statement.
# -- Loading package std_logic_textio
# -- Loading package ENV
# -- Compiling entity tb_controlLogic
# -- Compiling architecture mixed of tb_controlLogic
# End time: 14:45:48 on Nov 06,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
vsim -voptargs=+acc work.tb_controllogic
# vsim -voptargs="+acc" work.tb_controllogic 
# Start time: 14:46:00 on Nov 06,2022
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_textio(body)
# Loading std.env(body)
# Loading work.tb_controllogic(mixed)#1
# Loading ieee.numeric_std(body)
# Loading work.controllogic(dataflow)#1
run
# Break key hit
# Break in Process p_CASE at /home/cbdeboef/CprE381_git/proj/ControlLogic/controlLogic.vhd line 102
vcom -reportprogress 300 -work work /home/cbdeboef/CprE381_git/proj/ControlLogic/controlLogic.vhd /home/cbdeboef/CprE381_git/proj/ControlLogic/tb_controlLogic.vhd
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 14:49:54 on Nov 06,2022
# vcom -reportprogress 300 -work work /home/cbdeboef/CprE381_git/proj/ControlLogic/controlLogic.vhd /home/cbdeboef/CprE381_git/proj/ControlLogic/tb_controlLogic.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity controlLogic
# -- Compiling architecture dataflow of controlLogic
# ** Error: /home/cbdeboef/CprE381_git/proj/ControlLogic/controlLogic.vhd(34): Illegal target for signal assignment.
# ** Error: /home/cbdeboef/CprE381_git/proj/ControlLogic/controlLogic.vhd(34): (vcom-1136) Unknown identifier "opcode".
# ** Error: /home/cbdeboef/CprE381_git/proj/ControlLogic/controlLogic.vhd(35): Illegal target for signal assignment.
# ** Error: /home/cbdeboef/CprE381_git/proj/ControlLogic/controlLogic.vhd(35): (vcom-1136) Unknown identifier "funcCode".
# ** Error: /home/cbdeboef/CprE381_git/proj/ControlLogic/controlLogic.vhd(40): (vcom-1136) Unknown identifier "opcode".
# ** Error: /home/cbdeboef/CprE381_git/proj/ControlLogic/controlLogic.vhd(104): (vcom-1136) Unknown identifier "funcCode".
# ** Warning: /home/cbdeboef/CprE381_git/proj/ControlLogic/controlLogic.vhd(163): (vcom-1090) Possible infinite loop: Process contains no WAIT statement.
# ** Note: /home/cbdeboef/CprE381_git/proj/ControlLogic/controlLogic.vhd(172): VHDL Compiler exiting
# End time: 14:49:54 on Nov 06,2022, Elapsed time: 0:00:00
# Errors: 6, Warnings: 1
vcom -reportprogress 300 -work work /home/cbdeboef/CprE381_git/proj/ControlLogic/controlLogic.vhd /home/cbdeboef/CprE381_git/proj/ControlLogic/tb_controlLogic.vhd
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 14:50:59 on Nov 06,2022
# vcom -reportprogress 300 -work work /home/cbdeboef/CprE381_git/proj/ControlLogic/controlLogic.vhd /home/cbdeboef/CprE381_git/proj/ControlLogic/tb_controlLogic.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity controlLogic
# -- Compiling architecture dataflow of controlLogic
# ** Warning: /home/cbdeboef/CprE381_git/proj/ControlLogic/controlLogic.vhd(164): (vcom-1090) Possible infinite loop: Process contains no WAIT statement.
# -- Loading package std_logic_textio
# -- Loading package ENV
# -- Compiling entity tb_controlLogic
# -- Compiling architecture mixed of tb_controlLogic
# End time: 14:50:59 on Nov 06,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
vsim -voptargs=+acc work.tb_controllogic
# End time: 14:51:08 on Nov 06,2022, Elapsed time: 0:05:08
# Errors: 0, Warnings: 1
# vsim -voptargs="+acc" work.tb_controllogic 
# Start time: 14:51:08 on Nov 06,2022
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_textio(body)
# Loading std.env(body)
# Loading work.tb_controllogic(mixed)#1
# Loading ieee.numeric_std(body)
# Loading work.controllogic(dataflow)#1
run
vcom -reportprogress 300 -work work /home/cbdeboef/CprE381_git/proj/ControlLogic/controlLogic.vhd /home/cbdeboef/CprE381_git/proj/ControlLogic/tb_controlLogic.vhd
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 14:52:10 on Nov 06,2022
# vcom -reportprogress 300 -work work /home/cbdeboef/CprE381_git/proj/ControlLogic/controlLogic.vhd /home/cbdeboef/CprE381_git/proj/ControlLogic/tb_controlLogic.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity controlLogic
# -- Compiling architecture dataflow of controlLogic
# ** Warning: /home/cbdeboef/CprE381_git/proj/ControlLogic/controlLogic.vhd(102): (vcom-1090) Possible infinite loop: Process contains no WAIT statement.
# ** Warning: /home/cbdeboef/CprE381_git/proj/ControlLogic/controlLogic.vhd(168): (vcom-1090) Possible infinite loop: Process contains no WAIT statement.
# -- Loading package std_logic_textio
# -- Loading package ENV
# -- Compiling entity tb_controlLogic
# -- Compiling architecture mixed of tb_controlLogic
# End time: 14:52:10 on Nov 06,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# Break key hit
# Break in Process p_CASE at /home/cbdeboef/CprE381_git/proj/ControlLogic/controlLogic.vhd line 164
vsim -voptargs=+acc work.tb_controllogic
# End time: 14:52:41 on Nov 06,2022, Elapsed time: 0:01:33
# Errors: 0, Warnings: 1
# vsim -voptargs="+acc" work.tb_controllogic 
# Start time: 14:52:41 on Nov 06,2022
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_textio(body)
# Loading std.env(body)
# Loading work.tb_controllogic(mixed)#1
# Loading ieee.numeric_std(body)
# Loading work.controllogic(dataflow)#1
add wave -position insertpoint  \
sim:/tb_controllogic/cCLK_PER \
sim:/tb_controllogic/CLK \
sim:/tb_controllogic/gCLK_HPER \
sim:/tb_controllogic/reset \
sim:/tb_controllogic/s_ALUControl \
sim:/tb_controllogic/s_ALUSrc \
sim:/tb_controllogic/s_D \
sim:/tb_controllogic/s_memToReg \
sim:/tb_controllogic/s_memWrite \
sim:/tb_controllogic/s_regDst \
sim:/tb_controllogic/s_regWrite
run
# Break key hit
# Break in Process p_OPCODE at /home/cbdeboef/CprE381_git/proj/ControlLogic/controlLogic.vhd line 168
vcom -reportprogress 300 -work work /home/cbdeboef/CprE381_git/proj/ControlLogic/controlLogic.vhd /home/cbdeboef/CprE381_git/proj/ControlLogic/tb_controlLogic.vhd
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 14:59:10 on Nov 06,2022
# vcom -reportprogress 300 -work work /home/cbdeboef/CprE381_git/proj/ControlLogic/controlLogic.vhd /home/cbdeboef/CprE381_git/proj/ControlLogic/tb_controlLogic.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity controlLogic
# -- Compiling architecture dataflow of controlLogic
# ** Warning: /home/cbdeboef/CprE381_git/proj/ControlLogic/controlLogic.vhd(102): (vcom-1090) Possible infinite loop: Process contains no WAIT statement.
# ** Warning: /home/cbdeboef/CprE381_git/proj/ControlLogic/controlLogic.vhd(168): (vcom-1090) Possible infinite loop: Process contains no WAIT statement.
# -- Loading package std_logic_textio
# -- Loading package ENV
# -- Compiling entity tb_controlLogic
# -- Compiling architecture mixed of tb_controlLogic
# ** Error (suppressible): /home/cbdeboef/CprE381_git/proj/ControlLogic/tb_controlLogic.vhd(67): (vcom-1272) Length of expected is 32; length of actual is 31.
# ** Error (suppressible): /home/cbdeboef/CprE381_git/proj/ControlLogic/tb_controlLogic.vhd(71): (vcom-1272) Length of expected is 32; length of actual is 31.
# ** Note: /home/cbdeboef/CprE381_git/proj/ControlLogic/tb_controlLogic.vhd(79): VHDL Compiler exiting
# End time: 14:59:10 on Nov 06,2022, Elapsed time: 0:00:00
# Errors: 2, Warnings: 2
vcom -reportprogress 300 -work work /home/cbdeboef/CprE381_git/proj/ControlLogic/controlLogic.vhd /home/cbdeboef/CprE381_git/proj/ControlLogic/tb_controlLogic.vhd
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 14:59:35 on Nov 06,2022
# vcom -reportprogress 300 -work work /home/cbdeboef/CprE381_git/proj/ControlLogic/controlLogic.vhd /home/cbdeboef/CprE381_git/proj/ControlLogic/tb_controlLogic.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity controlLogic
# -- Compiling architecture dataflow of controlLogic
# ** Warning: /home/cbdeboef/CprE381_git/proj/ControlLogic/controlLogic.vhd(102): (vcom-1090) Possible infinite loop: Process contains no WAIT statement.
# ** Warning: /home/cbdeboef/CprE381_git/proj/ControlLogic/controlLogic.vhd(168): (vcom-1090) Possible infinite loop: Process contains no WAIT statement.
# -- Loading package std_logic_textio
# -- Loading package ENV
# -- Compiling entity tb_controlLogic
# -- Compiling architecture mixed of tb_controlLogic
# End time: 14:59:35 on Nov 06,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
vsim -voptargs=+acc work.tb_controllogic
# End time: 14:59:45 on Nov 06,2022, Elapsed time: 0:07:04
# Errors: 0, Warnings: 1
# vsim -voptargs="+acc" work.tb_controllogic 
# Start time: 14:59:45 on Nov 06,2022
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_textio(body)
# Loading std.env(body)
# Loading work.tb_controllogic(mixed)#1
# Loading ieee.numeric_std(body)
# Loading work.controllogic(dataflow)#1
run
# Break key hit
# Break in Process p_OPCODE at /home/cbdeboef/CprE381_git/proj/ControlLogic/controlLogic.vhd line 168
add wave -position insertpoint  \
sim:/tb_controllogic/DUT0/funcCode \
sim:/tb_controllogic/DUT0/i_D \
sim:/tb_controllogic/DUT0/o_ALUControl \
sim:/tb_controllogic/DUT0/o_ALUSrc \
sim:/tb_controllogic/DUT0/o_memToReg \
sim:/tb_controllogic/DUT0/o_memWrite \
sim:/tb_controllogic/DUT0/o_regDst \
sim:/tb_controllogic/DUT0/o_regWrite \
sim:/tb_controllogic/DUT0/opcode \
sim:/tb_controllogic/DUT0/outputData
vcom -reportprogress 300 -work work /home/cbdeboef/CprE381_git/proj/fetchLogic/fetchLogic.vhd /home/cbdeboef/CprE381_git/proj/fetchLogic/tb_fetchLogic.vhd
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 16:45:57 on Nov 06,2022
# vcom -reportprogress 300 -work work /home/cbdeboef/CprE381_git/proj/fetchLogic/fetchLogic.vhd /home/cbdeboef/CprE381_git/proj/fetchLogic/tb_fetchLogic.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity fetchLogic
# -- Compiling architecture dataflow of fetchLogic
# -- Loading package std_logic_textio
# -- Loading package ENV
# -- Compiling entity tb_fetchLogic
# -- Compiling architecture mixed of tb_fetchLogic
# End time: 16:45:57 on Nov 06,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -voptargs=+acc work.tb_fetchlogic
# End time: 16:46:04 on Nov 06,2022, Elapsed time: 1:46:19
# Errors: 0, Warnings: 1
# vsim -voptargs="+acc" work.tb_fetchlogic 
# Start time: 16:46:04 on Nov 06,2022
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_textio(body)
# Loading std.env(body)
# Loading work.tb_fetchlogic(mixed)#1
# Loading ieee.numeric_std(body)
# Loading work.fetchlogic(dataflow)#1
add wave -position insertpoint  \
sim:/tb_fetchlogic/s_pcOut
run
