---
title: å¿œç”¨ç·¨ã€€ç¬¬9ç« ã€€PLLã¨ã‚¯ãƒ­ãƒƒã‚¯è¨­è¨ˆ  
---

---

# â° å¿œç”¨ç·¨ ç¬¬9ç« ï¼šPLLã¨ã‚¯ãƒ­ãƒƒã‚¯è¨­è¨ˆã€€
**Applied Chapter 9: PLL and Clock Design**

---

## ğŸ”— å…¬å¼ãƒªãƒ³ã‚¯ / *Official Links*

| è¨€èª / Language | GitHub Pages ğŸŒ | GitHub ğŸ’» |
|-----------------|----------------|-----------|
| ğŸ‡¯ğŸ‡µ æ—¥æœ¬èª / *Japanese* | [![GitHub Pages JP](https://img.shields.io/badge/GitHub%20Pages-æ—¥æœ¬èªç‰ˆ-brightgreen?logo=github)](https://samizo-aitl.github.io/Edusemi-v4x/d_chapter9_pll_and_clock_design/) | [![GitHub Repo JP](https://img.shields.io/badge/GitHub-æ—¥æœ¬èªç‰ˆ-blue?logo=github)](https://github.com/Samizo-AITL/Edusemi-v4x/tree/main/d_chapter9_pll_and_clock_design) |

---

## ğŸ“˜ æ¦‚è¦ï½œOverview

ã‚¯ãƒ­ãƒƒã‚¯ã¯ã™ã¹ã¦ã®åŒæœŸå‹•ä½œã®åŸºæº–ã§ã‚ã‚Šã€LSIè¨­è¨ˆã«ãŠã„ã¦æœ€ã‚‚é‡è¦ãªä¿¡å·ã®ã²ã¨ã¤ã§ã™ã€‚  
Clock is the foundation of all synchronous operations and one of the most critical signals in LSI design.

ãã®ä¸­ã§ã‚‚ã€**PLLï¼ˆPhase-Locked Loopï¼‰** ã¯é«˜ç²¾åº¦ãªã‚¯ãƒ­ãƒƒã‚¯ã‚’ç”Ÿæˆãƒ»æ•´å½¢ã™ã‚‹ä¸­å¿ƒçš„ãªæ§‹æˆè¦ç´ ã§ã™ã€‚  
Among them, **PLL (Phase-Locked Loop)** plays a central role in generating and refining high-precision clocks.

æœ¬ç« ã§ã¯ã€PLLã®å‹•ä½œåŸç†ã‹ã‚‰ã‚¹ã‚­ãƒ¥ãƒ¼ãƒ»ã‚¸ãƒƒã‚¿å¯¾ç­–ã€ã‚¯ãƒ­ãƒƒã‚¯ãƒ„ãƒªãƒ¼è¨­è¨ˆã¾ã§ã‚’ç¶²ç¾…ã—ã¾ã™ã€‚  
This chapter covers everything from the basic principles of PLLs to skew/jitter handling and clock tree design.

---

## ğŸ“‚ ã‚»ã‚¯ã‚·ãƒ§ãƒ³æ§‹æˆï½œSection Structure

| ãƒ•ã‚¡ã‚¤ãƒ«åï½œFile | å†…å®¹ï½œDescription |
|------------------|--------------------------|
| [`pll_basics.md`](pll_basics.md) | **PLLã®åŸºæœ¬æ§‹é€ ã¨å‹•ä½œåŸç†**<br>Structure and operation of PLL, including VCO, PFD, loop filter |
| [`clock_tree_design.md`](clock_tree_design.md) | **ã‚¯ãƒ­ãƒƒã‚¯ãƒ„ãƒªãƒ¼è¨­è¨ˆã¨é…å»¶æœ€å°åŒ–**<br>CTS techniques to minimize skew and delay |
| [`jitter_and_skew.md`](jitter_and_skew.md) | **ã‚¸ãƒƒã‚¿ã¨ã‚¹ã‚­ãƒ¥ãƒ¼ã®ç†è§£ã¨å¯¾ç­–**<br>Definition, causes, and mitigation of jitter and skew |

---

## ğŸ¯ å¯¾è±¡èª­è€…ï½œTarget Audience

- åˆã‚ã¦ã‚¯ãƒ­ãƒƒã‚¯è¨­è¨ˆã‚„ã‚¿ã‚¤ãƒŸãƒ³ã‚°è¨­è¨ˆã‚’å­¦ã¶å­¦ç”Ÿãƒ»è‹¥æ‰‹æŠ€è¡“è€…  
  Students and junior engineers new to clock/timing design  
- PLLã‚„CTSã®åŸºç¤çŸ¥è­˜ã‚’æ•´ç†ã—ãŸã„è¨­è¨ˆè€…  
  Designers looking to review PLL and CTS basics  
- ã‚¸ãƒƒã‚¿ãƒ»ã‚¹ã‚­ãƒ¥ãƒ¼ã®ç‰©ç†çš„æ„å‘³ã‚’å­¦ã³ãŸã„æ•™è‚²è€…  
  Educators exploring physical implications of jitter and skew  

---

## ğŸ”— é–¢é€£ç« ï½œRelated Chapters

- [åŸºç¤ç·¨ ç¬¬5ç«  SoCè¨­è¨ˆãƒ•ãƒ­ãƒ¼ã¨EDA](../chapter5_soc_design_flow/README.md)  
  â†³ ã‚¯ãƒ­ãƒƒã‚¯ãƒ„ãƒªãƒ¼æ§‹ç¯‰ã¨STAã¨ã®æ¥ç¶š  
  â†³ Clock tree construction and STA integration  
- [åŸºç¤ç·¨ ç¬¬6ç«  ãƒ†ã‚¹ãƒˆã¨ãƒ‘ãƒƒã‚±ãƒ¼ã‚¸](../chapter6_test_and_package/README.md)  
  â†³ æ³¢å½¢å“è³ªã€ã‚¿ã‚¤ãƒŸãƒ³ã‚°æ¤œè¨¼ã¨ã®é–¢é€£  
  â†³ Signal integrity and timing test connections  

---

## ğŸ‘¤ **è‘—è€…ãƒ»ãƒ©ã‚¤ã‚»ãƒ³ã‚¹ | Author & License**

| ğŸ“Œ é …ç›® / Item | ğŸ“„ å†…å®¹ / Details |
|------|------|
| **è‘—è€… / Author** | **ä¸‰æº çœŸä¸€**ï¼ˆShinichi Samizoï¼‰ |
| **ğŸ’» GitHub** | [![GitHub](https://img.shields.io/badge/GitHub-Samizo--AITL-blue?style=for-the-badge&logo=github)](https://github.com/Samizo-AITL) |
| **ğŸ“œ ãƒ©ã‚¤ã‚»ãƒ³ã‚¹ / License** | [![Hybrid License](https://img.shields.io/badge/License-Hybrid-blueviolet?style=for-the-badge)](https://samizo-aitl.github.io/Edusemi-v4x/#-ãƒ©ã‚¤ã‚»ãƒ³ã‚¹--license)<br>ã‚³ãƒ¼ãƒ‰ / Code: [MIT](https://opensource.org/licenses/MIT)<br>æ•™æãƒ†ã‚­ã‚¹ãƒˆ / Text: [CC BY 4.0](https://creativecommons.org/licenses/by/4.0/)<br>å›³è¡¨ / Figures: [CC BY-NC 4.0](https://creativecommons.org/licenses/by-nc/4.0/) |

---

## ğŸ”™ æˆ»ã‚‹ï½œBack to Top

ğŸ  [![Site](https://img.shields.io/badge/Site-Edusemi--v4x-lightgrey?style=for-the-badge&logo=githubpages&labelColor=555&color=brightgreen)](../) [![Repo](https://img.shields.io/badge/Repo-Edusemi--v4x-lightgrey?style=for-the-badge&logo=github&labelColor=555&color=blue)](https://github.com/Samizo-AITL/Edusemi-v4x)
