#! /c/iverilog/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-965-g55e06db6)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_000000000125b470 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_000000000125cb90 .scope module, "uart_tx" "uart_tx" 3 32;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 8 "s_axis_tdata";
    .port_info 3 /INPUT 1 "s_axis_tvalid";
    .port_info 4 /OUTPUT 1 "s_axis_tready";
    .port_info 5 /OUTPUT 1 "txd";
    .port_info 6 /OUTPUT 1 "busy";
    .port_info 7 /INPUT 16 "prescale";
P_000000000125abe0 .param/l "DATA_WIDTH" 0 3 34, +C4<00000000000000000000000000001000>;
L_000000000125c720 .functor BUFZ 1, v0000000001142980_0, C4<0>, C4<0>, C4<0>;
L_000000000125c330 .functor BUFZ 1, v00000000011430b0_0, C4<0>, C4<0>, C4<0>;
L_000000000125c5d0 .functor BUFZ 1, v000000000125cd20_0, C4<0>, C4<0>, C4<0>;
v000000000125b600_0 .var "bit_cnt", 3 0;
v0000000001251e00_0 .net "busy", 0 0, L_000000000125c5d0;  1 drivers
v000000000125cd20_0 .var "busy_reg", 0 0;
o000000000114e068 .functor BUFZ 1, C4<z>; HiZ drive
v000000000125cdc0_0 .net "clk", 0 0, o000000000114e068;  0 drivers
v000000000125ce60_0 .var "data_reg", 8 0;
o000000000114e0c8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v000000000125cf00_0 .net "prescale", 15 0, o000000000114e0c8;  0 drivers
v0000000001142700_0 .var "prescale_reg", 18 0;
o000000000114e128 .functor BUFZ 1, C4<z>; HiZ drive
v00000000011427a0_0 .net "rst", 0 0, o000000000114e128;  0 drivers
o000000000114e158 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0000000001142840_0 .net "s_axis_tdata", 7 0, o000000000114e158;  0 drivers
v00000000011428e0_0 .net "s_axis_tready", 0 0, L_000000000125c720;  1 drivers
v0000000001142980_0 .var "s_axis_tready_reg", 0 0;
o000000000114e1e8 .functor BUFZ 1, C4<z>; HiZ drive
v0000000001142a20_0 .net "s_axis_tvalid", 0 0, o000000000114e1e8;  0 drivers
v0000000001143330_0 .net "txd", 0 0, L_000000000125c330;  1 drivers
v00000000011430b0_0 .var "txd_reg", 0 0;
E_000000000125a8e0 .event posedge, v000000000125cdc0_0;
    .scope S_000000000125cb90;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001142980_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000011430b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000125cd20_0, 0, 1;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v000000000125ce60_0, 0, 9;
    %pushi/vec4 0, 0, 19;
    %store/vec4 v0000000001142700_0, 0, 19;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000000000125b600_0, 0, 4;
    %end;
    .thread T_0, $init;
    .scope S_000000000125cb90;
T_1 ;
    %wait E_000000000125a8e0;
    %load/vec4 v00000000011427a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001142980_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000011430b0_0, 0;
    %pushi/vec4 0, 0, 19;
    %assign/vec4 v0000000001142700_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000000000125b600_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000125cd20_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000000001142700_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_1.2, 5;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001142980_0, 0;
    %load/vec4 v0000000001142700_0;
    %subi 1, 0, 19;
    %assign/vec4 v0000000001142700_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v000000000125b600_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_1.4, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000001142980_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000125cd20_0, 0;
    %load/vec4 v0000000001142a20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.6, 8;
    %load/vec4 v0000000001142980_0;
    %nor/r;
    %assign/vec4 v0000000001142980_0, 0;
    %load/vec4 v000000000125cf00_0;
    %pad/u 19;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %subi 1, 0, 19;
    %assign/vec4 v0000000001142700_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000000000125b600_0, 0;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0000000001142840_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000000000125ce60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000011430b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000000000125cd20_0, 0;
T_1.6 ;
    %jmp T_1.5;
T_1.4 ;
    %load/vec4 v000000000125b600_0;
    %pad/u 32;
    %cmpi/u 1, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_1.8, 5;
    %load/vec4 v000000000125b600_0;
    %subi 1, 0, 4;
    %assign/vec4 v000000000125b600_0, 0;
    %load/vec4 v000000000125cf00_0;
    %pad/u 19;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %subi 1, 0, 19;
    %assign/vec4 v0000000001142700_0, 0;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v000000000125ce60_0;
    %concat/vec4; draw_concat_vec4
    %split/vec4 1;
    %assign/vec4 v00000000011430b0_0, 0;
    %assign/vec4 v000000000125ce60_0, 0;
    %jmp T_1.9;
T_1.8 ;
    %load/vec4 v000000000125b600_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.10, 4;
    %load/vec4 v000000000125b600_0;
    %subi 1, 0, 4;
    %assign/vec4 v000000000125b600_0, 0;
    %load/vec4 v000000000125cf00_0;
    %pad/u 19;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0000000001142700_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000011430b0_0, 0;
T_1.10 ;
T_1.9 ;
T_1.5 ;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "-";
    "D:\UART AXI4\verilog-uart\rtl\uart_tx.v";
