onerror {resume}
quietly WaveActivateNextPane {} 0
add wave -noupdate /MIPSCPU_Pipelined_TB/DUT/clock
add wave -noupdate /MIPSCPU_Pipelined_TB/DUT/reset
add wave -noupdate /MIPSCPU_Pipelined_TB/DUT/pc_u/PCout
add wave -noupdate -radix hexadecimal /MIPSCPU_Pipelined_TB/DUT/instmem_u/inst
add wave -noupdate -radix hexadecimal /MIPSCPU_Pipelined_TB/DUT/if_id_u/instout
add wave -noupdate /MIPSCPU_Pipelined_TB/DUT/regfile_u/ReadData1
add wave -noupdate /MIPSCPU_Pipelined_TB/DUT/regfile_u/ReadData2
add wave -noupdate /MIPSCPU_Pipelined_TB/DUT/id_ex_u/DataOne_Ex
add wave -noupdate /MIPSCPU_Pipelined_TB/DUT/id_ex_u/DataTwo_Ex
add wave -noupdate /MIPSCPU_Pipelined_TB/DUT/id_ex_u/ALUSrc_Ex
add wave -noupdate -radix decimal /MIPSCPU_Pipelined_TB/DUT/mux2_u/ALU_B
add wave -noupdate -radix decimal /MIPSCPU_Pipelined_TB/DUT/alu_u/ALUOut
add wave -noupdate -radix decimal /MIPSCPU_Pipelined_TB/DUT/ex_mem_u/ALUOUT_Mem
add wave -noupdate -radix decimal /MIPSCPU_Pipelined_TB/DUT/datamemory_u/ReadData
add wave -noupdate -radix decimal /MIPSCPU_Pipelined_TB/DUT/ex_mem_u/StoreVal_Mem
add wave -noupdate -radix decimal /MIPSCPU_Pipelined_TB/DUT/mem_wb_u/ALUOUT_Wb
add wave -noupdate /MIPSCPU_Pipelined_TB/DUT/mem_wb_u/MemtoReg_Wb
add wave -noupdate -radix decimal -childformat {{{/MIPSCPU_Pipelined_TB/DUT/mux3_u/WriteData_Reg[31]} -radix decimal} {{/MIPSCPU_Pipelined_TB/DUT/mux3_u/WriteData_Reg[30]} -radix decimal} {{/MIPSCPU_Pipelined_TB/DUT/mux3_u/WriteData_Reg[29]} -radix decimal} {{/MIPSCPU_Pipelined_TB/DUT/mux3_u/WriteData_Reg[28]} -radix decimal} {{/MIPSCPU_Pipelined_TB/DUT/mux3_u/WriteData_Reg[27]} -radix decimal} {{/MIPSCPU_Pipelined_TB/DUT/mux3_u/WriteData_Reg[26]} -radix decimal} {{/MIPSCPU_Pipelined_TB/DUT/mux3_u/WriteData_Reg[25]} -radix decimal} {{/MIPSCPU_Pipelined_TB/DUT/mux3_u/WriteData_Reg[24]} -radix decimal} {{/MIPSCPU_Pipelined_TB/DUT/mux3_u/WriteData_Reg[23]} -radix decimal} {{/MIPSCPU_Pipelined_TB/DUT/mux3_u/WriteData_Reg[22]} -radix decimal} {{/MIPSCPU_Pipelined_TB/DUT/mux3_u/WriteData_Reg[21]} -radix decimal} {{/MIPSCPU_Pipelined_TB/DUT/mux3_u/WriteData_Reg[20]} -radix decimal} {{/MIPSCPU_Pipelined_TB/DUT/mux3_u/WriteData_Reg[19]} -radix decimal} {{/MIPSCPU_Pipelined_TB/DUT/mux3_u/WriteData_Reg[18]} -radix decimal} {{/MIPSCPU_Pipelined_TB/DUT/mux3_u/WriteData_Reg[17]} -radix decimal} {{/MIPSCPU_Pipelined_TB/DUT/mux3_u/WriteData_Reg[16]} -radix decimal} {{/MIPSCPU_Pipelined_TB/DUT/mux3_u/WriteData_Reg[15]} -radix decimal} {{/MIPSCPU_Pipelined_TB/DUT/mux3_u/WriteData_Reg[14]} -radix decimal} {{/MIPSCPU_Pipelined_TB/DUT/mux3_u/WriteData_Reg[13]} -radix decimal} {{/MIPSCPU_Pipelined_TB/DUT/mux3_u/WriteData_Reg[12]} -radix decimal} {{/MIPSCPU_Pipelined_TB/DUT/mux3_u/WriteData_Reg[11]} -radix decimal} {{/MIPSCPU_Pipelined_TB/DUT/mux3_u/WriteData_Reg[10]} -radix decimal} {{/MIPSCPU_Pipelined_TB/DUT/mux3_u/WriteData_Reg[9]} -radix decimal} {{/MIPSCPU_Pipelined_TB/DUT/mux3_u/WriteData_Reg[8]} -radix decimal} {{/MIPSCPU_Pipelined_TB/DUT/mux3_u/WriteData_Reg[7]} -radix decimal} {{/MIPSCPU_Pipelined_TB/DUT/mux3_u/WriteData_Reg[6]} -radix decimal} {{/MIPSCPU_Pipelined_TB/DUT/mux3_u/WriteData_Reg[5]} -radix decimal} {{/MIPSCPU_Pipelined_TB/DUT/mux3_u/WriteData_Reg[4]} -radix decimal} {{/MIPSCPU_Pipelined_TB/DUT/mux3_u/WriteData_Reg[3]} -radix decimal} {{/MIPSCPU_Pipelined_TB/DUT/mux3_u/WriteData_Reg[2]} -radix decimal} {{/MIPSCPU_Pipelined_TB/DUT/mux3_u/WriteData_Reg[1]} -radix decimal} {{/MIPSCPU_Pipelined_TB/DUT/mux3_u/WriteData_Reg[0]} -radix decimal}} -subitemconfig {{/MIPSCPU_Pipelined_TB/DUT/mux3_u/WriteData_Reg[31]} {-height 15 -radix decimal} {/MIPSCPU_Pipelined_TB/DUT/mux3_u/WriteData_Reg[30]} {-height 15 -radix decimal} {/MIPSCPU_Pipelined_TB/DUT/mux3_u/WriteData_Reg[29]} {-height 15 -radix decimal} {/MIPSCPU_Pipelined_TB/DUT/mux3_u/WriteData_Reg[28]} {-height 15 -radix decimal} {/MIPSCPU_Pipelined_TB/DUT/mux3_u/WriteData_Reg[27]} {-height 15 -radix decimal} {/MIPSCPU_Pipelined_TB/DUT/mux3_u/WriteData_Reg[26]} {-height 15 -radix decimal} {/MIPSCPU_Pipelined_TB/DUT/mux3_u/WriteData_Reg[25]} {-height 15 -radix decimal} {/MIPSCPU_Pipelined_TB/DUT/mux3_u/WriteData_Reg[24]} {-height 15 -radix decimal} {/MIPSCPU_Pipelined_TB/DUT/mux3_u/WriteData_Reg[23]} {-height 15 -radix decimal} {/MIPSCPU_Pipelined_TB/DUT/mux3_u/WriteData_Reg[22]} {-height 15 -radix decimal} {/MIPSCPU_Pipelined_TB/DUT/mux3_u/WriteData_Reg[21]} {-height 15 -radix decimal} {/MIPSCPU_Pipelined_TB/DUT/mux3_u/WriteData_Reg[20]} {-height 15 -radix decimal} {/MIPSCPU_Pipelined_TB/DUT/mux3_u/WriteData_Reg[19]} {-height 15 -radix decimal} {/MIPSCPU_Pipelined_TB/DUT/mux3_u/WriteData_Reg[18]} {-height 15 -radix decimal} {/MIPSCPU_Pipelined_TB/DUT/mux3_u/WriteData_Reg[17]} {-height 15 -radix decimal} {/MIPSCPU_Pipelined_TB/DUT/mux3_u/WriteData_Reg[16]} {-height 15 -radix decimal} {/MIPSCPU_Pipelined_TB/DUT/mux3_u/WriteData_Reg[15]} {-height 15 -radix decimal} {/MIPSCPU_Pipelined_TB/DUT/mux3_u/WriteData_Reg[14]} {-height 15 -radix decimal} {/MIPSCPU_Pipelined_TB/DUT/mux3_u/WriteData_Reg[13]} {-height 15 -radix decimal} {/MIPSCPU_Pipelined_TB/DUT/mux3_u/WriteData_Reg[12]} {-height 15 -radix decimal} {/MIPSCPU_Pipelined_TB/DUT/mux3_u/WriteData_Reg[11]} {-height 15 -radix decimal} {/MIPSCPU_Pipelined_TB/DUT/mux3_u/WriteData_Reg[10]} {-height 15 -radix decimal} {/MIPSCPU_Pipelined_TB/DUT/mux3_u/WriteData_Reg[9]} {-height 15 -radix decimal} {/MIPSCPU_Pipelined_TB/DUT/mux3_u/WriteData_Reg[8]} {-height 15 -radix decimal} {/MIPSCPU_Pipelined_TB/DUT/mux3_u/WriteData_Reg[7]} {-height 15 -radix decimal} {/MIPSCPU_Pipelined_TB/DUT/mux3_u/WriteData_Reg[6]} {-height 15 -radix decimal} {/MIPSCPU_Pipelined_TB/DUT/mux3_u/WriteData_Reg[5]} {-height 15 -radix decimal} {/MIPSCPU_Pipelined_TB/DUT/mux3_u/WriteData_Reg[4]} {-height 15 -radix decimal} {/MIPSCPU_Pipelined_TB/DUT/mux3_u/WriteData_Reg[3]} {-height 15 -radix decimal} {/MIPSCPU_Pipelined_TB/DUT/mux3_u/WriteData_Reg[2]} {-height 15 -radix decimal} {/MIPSCPU_Pipelined_TB/DUT/mux3_u/WriteData_Reg[1]} {-height 15 -radix decimal} {/MIPSCPU_Pipelined_TB/DUT/mux3_u/WriteData_Reg[0]} {-height 15 -radix decimal}} /MIPSCPU_Pipelined_TB/DUT/mux3_u/WriteData_Reg
add wave -noupdate -radix decimal -childformat {{{/MIPSCPU_Pipelined_TB/DUT/regfile_u/reg_mem[0]} -radix decimal} {{/MIPSCPU_Pipelined_TB/DUT/regfile_u/reg_mem[1]} -radix decimal} {{/MIPSCPU_Pipelined_TB/DUT/regfile_u/reg_mem[2]} -radix decimal} {{/MIPSCPU_Pipelined_TB/DUT/regfile_u/reg_mem[3]} -radix decimal} {{/MIPSCPU_Pipelined_TB/DUT/regfile_u/reg_mem[4]} -radix decimal} {{/MIPSCPU_Pipelined_TB/DUT/regfile_u/reg_mem[5]} -radix decimal} {{/MIPSCPU_Pipelined_TB/DUT/regfile_u/reg_mem[6]} -radix decimal} {{/MIPSCPU_Pipelined_TB/DUT/regfile_u/reg_mem[7]} -radix decimal} {{/MIPSCPU_Pipelined_TB/DUT/regfile_u/reg_mem[8]} -radix decimal} {{/MIPSCPU_Pipelined_TB/DUT/regfile_u/reg_mem[9]} -radix decimal} {{/MIPSCPU_Pipelined_TB/DUT/regfile_u/reg_mem[10]} -radix decimal} {{/MIPSCPU_Pipelined_TB/DUT/regfile_u/reg_mem[11]} -radix decimal} {{/MIPSCPU_Pipelined_TB/DUT/regfile_u/reg_mem[12]} -radix decimal} {{/MIPSCPU_Pipelined_TB/DUT/regfile_u/reg_mem[13]} -radix decimal} {{/MIPSCPU_Pipelined_TB/DUT/regfile_u/reg_mem[14]} -radix decimal} {{/MIPSCPU_Pipelined_TB/DUT/regfile_u/reg_mem[15]} -radix decimal} {{/MIPSCPU_Pipelined_TB/DUT/regfile_u/reg_mem[16]} -radix decimal} {{/MIPSCPU_Pipelined_TB/DUT/regfile_u/reg_mem[17]} -radix decimal} {{/MIPSCPU_Pipelined_TB/DUT/regfile_u/reg_mem[18]} -radix decimal} {{/MIPSCPU_Pipelined_TB/DUT/regfile_u/reg_mem[19]} -radix decimal} {{/MIPSCPU_Pipelined_TB/DUT/regfile_u/reg_mem[20]} -radix decimal} {{/MIPSCPU_Pipelined_TB/DUT/regfile_u/reg_mem[21]} -radix decimal} {{/MIPSCPU_Pipelined_TB/DUT/regfile_u/reg_mem[22]} -radix decimal} {{/MIPSCPU_Pipelined_TB/DUT/regfile_u/reg_mem[23]} -radix decimal} {{/MIPSCPU_Pipelined_TB/DUT/regfile_u/reg_mem[24]} -radix decimal} {{/MIPSCPU_Pipelined_TB/DUT/regfile_u/reg_mem[25]} -radix decimal} {{/MIPSCPU_Pipelined_TB/DUT/regfile_u/reg_mem[26]} -radix decimal} {{/MIPSCPU_Pipelined_TB/DUT/regfile_u/reg_mem[27]} -radix decimal} {{/MIPSCPU_Pipelined_TB/DUT/regfile_u/reg_mem[28]} -radix decimal} {{/MIPSCPU_Pipelined_TB/DUT/regfile_u/reg_mem[29]} -radix decimal} {{/MIPSCPU_Pipelined_TB/DUT/regfile_u/reg_mem[30]} -radix decimal} {{/MIPSCPU_Pipelined_TB/DUT/regfile_u/reg_mem[31]} -radix decimal}} -subitemconfig {{/MIPSCPU_Pipelined_TB/DUT/regfile_u/reg_mem[0]} {-height 15 -radix decimal} {/MIPSCPU_Pipelined_TB/DUT/regfile_u/reg_mem[1]} {-height 15 -radix decimal} {/MIPSCPU_Pipelined_TB/DUT/regfile_u/reg_mem[2]} {-height 15 -radix decimal} {/MIPSCPU_Pipelined_TB/DUT/regfile_u/reg_mem[3]} {-height 15 -radix decimal} {/MIPSCPU_Pipelined_TB/DUT/regfile_u/reg_mem[4]} {-height 15 -radix decimal} {/MIPSCPU_Pipelined_TB/DUT/regfile_u/reg_mem[5]} {-height 15 -radix decimal} {/MIPSCPU_Pipelined_TB/DUT/regfile_u/reg_mem[6]} {-height 15 -radix decimal} {/MIPSCPU_Pipelined_TB/DUT/regfile_u/reg_mem[7]} {-height 15 -radix decimal} {/MIPSCPU_Pipelined_TB/DUT/regfile_u/reg_mem[8]} {-height 15 -radix decimal} {/MIPSCPU_Pipelined_TB/DUT/regfile_u/reg_mem[9]} {-height 15 -radix decimal} {/MIPSCPU_Pipelined_TB/DUT/regfile_u/reg_mem[10]} {-height 15 -radix decimal} {/MIPSCPU_Pipelined_TB/DUT/regfile_u/reg_mem[11]} {-height 15 -radix decimal} {/MIPSCPU_Pipelined_TB/DUT/regfile_u/reg_mem[12]} {-height 15 -radix decimal} {/MIPSCPU_Pipelined_TB/DUT/regfile_u/reg_mem[13]} {-height 15 -radix decimal} {/MIPSCPU_Pipelined_TB/DUT/regfile_u/reg_mem[14]} {-height 15 -radix decimal} {/MIPSCPU_Pipelined_TB/DUT/regfile_u/reg_mem[15]} {-height 15 -radix decimal} {/MIPSCPU_Pipelined_TB/DUT/regfile_u/reg_mem[16]} {-height 15 -radix decimal} {/MIPSCPU_Pipelined_TB/DUT/regfile_u/reg_mem[17]} {-height 15 -radix decimal} {/MIPSCPU_Pipelined_TB/DUT/regfile_u/reg_mem[18]} {-height 15 -radix decimal} {/MIPSCPU_Pipelined_TB/DUT/regfile_u/reg_mem[19]} {-height 15 -radix decimal} {/MIPSCPU_Pipelined_TB/DUT/regfile_u/reg_mem[20]} {-height 15 -radix decimal} {/MIPSCPU_Pipelined_TB/DUT/regfile_u/reg_mem[21]} {-height 15 -radix decimal} {/MIPSCPU_Pipelined_TB/DUT/regfile_u/reg_mem[22]} {-height 15 -radix decimal} {/MIPSCPU_Pipelined_TB/DUT/regfile_u/reg_mem[23]} {-height 15 -radix decimal} {/MIPSCPU_Pipelined_TB/DUT/regfile_u/reg_mem[24]} {-height 15 -radix decimal} {/MIPSCPU_Pipelined_TB/DUT/regfile_u/reg_mem[25]} {-height 15 -radix decimal} {/MIPSCPU_Pipelined_TB/DUT/regfile_u/reg_mem[26]} {-height 15 -radix decimal} {/MIPSCPU_Pipelined_TB/DUT/regfile_u/reg_mem[27]} {-height 15 -radix decimal} {/MIPSCPU_Pipelined_TB/DUT/regfile_u/reg_mem[28]} {-height 15 -radix decimal} {/MIPSCPU_Pipelined_TB/DUT/regfile_u/reg_mem[29]} {-height 15 -radix decimal} {/MIPSCPU_Pipelined_TB/DUT/regfile_u/reg_mem[30]} {-height 15 -radix decimal} {/MIPSCPU_Pipelined_TB/DUT/regfile_u/reg_mem[31]} {-height 15 -radix decimal}} /MIPSCPU_Pipelined_TB/DUT/regfile_u/reg_mem
add wave -noupdate -radix decimal -childformat {{{/MIPSCPU_Pipelined_TB/DUT/datamemory_u/Mem[0]} -radix decimal} {{/MIPSCPU_Pipelined_TB/DUT/datamemory_u/Mem[1]} -radix decimal} {{/MIPSCPU_Pipelined_TB/DUT/datamemory_u/Mem[2]} -radix decimal} {{/MIPSCPU_Pipelined_TB/DUT/datamemory_u/Mem[3]} -radix decimal} {{/MIPSCPU_Pipelined_TB/DUT/datamemory_u/Mem[4]} -radix decimal} {{/MIPSCPU_Pipelined_TB/DUT/datamemory_u/Mem[5]} -radix decimal} {{/MIPSCPU_Pipelined_TB/DUT/datamemory_u/Mem[6]} -radix decimal} {{/MIPSCPU_Pipelined_TB/DUT/datamemory_u/Mem[7]} -radix decimal} {{/MIPSCPU_Pipelined_TB/DUT/datamemory_u/Mem[8]} -radix decimal} {{/MIPSCPU_Pipelined_TB/DUT/datamemory_u/Mem[9]} -radix decimal} {{/MIPSCPU_Pipelined_TB/DUT/datamemory_u/Mem[10]} -radix decimal} {{/MIPSCPU_Pipelined_TB/DUT/datamemory_u/Mem[11]} -radix decimal} {{/MIPSCPU_Pipelined_TB/DUT/datamemory_u/Mem[12]} -radix decimal} {{/MIPSCPU_Pipelined_TB/DUT/datamemory_u/Mem[13]} -radix decimal} {{/MIPSCPU_Pipelined_TB/DUT/datamemory_u/Mem[14]} -radix decimal} {{/MIPSCPU_Pipelined_TB/DUT/datamemory_u/Mem[15]} -radix decimal} {{/MIPSCPU_Pipelined_TB/DUT/datamemory_u/Mem[16]} -radix decimal} {{/MIPSCPU_Pipelined_TB/DUT/datamemory_u/Mem[17]} -radix decimal} {{/MIPSCPU_Pipelined_TB/DUT/datamemory_u/Mem[18]} -radix decimal} {{/MIPSCPU_Pipelined_TB/DUT/datamemory_u/Mem[19]} -radix decimal} {{/MIPSCPU_Pipelined_TB/DUT/datamemory_u/Mem[20]} -radix decimal} {{/MIPSCPU_Pipelined_TB/DUT/datamemory_u/Mem[21]} -radix decimal} {{/MIPSCPU_Pipelined_TB/DUT/datamemory_u/Mem[22]} -radix decimal} {{/MIPSCPU_Pipelined_TB/DUT/datamemory_u/Mem[23]} -radix decimal} {{/MIPSCPU_Pipelined_TB/DUT/datamemory_u/Mem[24]} -radix decimal} {{/MIPSCPU_Pipelined_TB/DUT/datamemory_u/Mem[25]} -radix decimal} {{/MIPSCPU_Pipelined_TB/DUT/datamemory_u/Mem[26]} -radix decimal} {{/MIPSCPU_Pipelined_TB/DUT/datamemory_u/Mem[27]} -radix decimal} {{/MIPSCPU_Pipelined_TB/DUT/datamemory_u/Mem[28]} -radix decimal} {{/MIPSCPU_Pipelined_TB/DUT/datamemory_u/Mem[29]} -radix decimal} {{/MIPSCPU_Pipelined_TB/DUT/datamemory_u/Mem[30]} -radix decimal} {{/MIPSCPU_Pipelined_TB/DUT/datamemory_u/Mem[31]} -radix decimal} {{/MIPSCPU_Pipelined_TB/DUT/datamemory_u/Mem[32]} -radix decimal} {{/MIPSCPU_Pipelined_TB/DUT/datamemory_u/Mem[33]} -radix decimal} {{/MIPSCPU_Pipelined_TB/DUT/datamemory_u/Mem[34]} -radix decimal} {{/MIPSCPU_Pipelined_TB/DUT/datamemory_u/Mem[35]} -radix decimal} {{/MIPSCPU_Pipelined_TB/DUT/datamemory_u/Mem[36]} -radix decimal} {{/MIPSCPU_Pipelined_TB/DUT/datamemory_u/Mem[37]} -radix decimal} {{/MIPSCPU_Pipelined_TB/DUT/datamemory_u/Mem[38]} -radix decimal} {{/MIPSCPU_Pipelined_TB/DUT/datamemory_u/Mem[39]} -radix decimal} {{/MIPSCPU_Pipelined_TB/DUT/datamemory_u/Mem[40]} -radix decimal} {{/MIPSCPU_Pipelined_TB/DUT/datamemory_u/Mem[41]} -radix decimal} {{/MIPSCPU_Pipelined_TB/DUT/datamemory_u/Mem[42]} -radix decimal} {{/MIPSCPU_Pipelined_TB/DUT/datamemory_u/Mem[43]} -radix decimal} {{/MIPSCPU_Pipelined_TB/DUT/datamemory_u/Mem[44]} -radix decimal} {{/MIPSCPU_Pipelined_TB/DUT/datamemory_u/Mem[45]} -radix decimal} {{/MIPSCPU_Pipelined_TB/DUT/datamemory_u/Mem[46]} -radix decimal} {{/MIPSCPU_Pipelined_TB/DUT/datamemory_u/Mem[47]} -radix decimal} {{/MIPSCPU_Pipelined_TB/DUT/datamemory_u/Mem[48]} -radix decimal} {{/MIPSCPU_Pipelined_TB/DUT/datamemory_u/Mem[49]} -radix decimal} {{/MIPSCPU_Pipelined_TB/DUT/datamemory_u/Mem[50]} -radix decimal} {{/MIPSCPU_Pipelined_TB/DUT/datamemory_u/Mem[51]} -radix decimal} {{/MIPSCPU_Pipelined_TB/DUT/datamemory_u/Mem[52]} -radix decimal} {{/MIPSCPU_Pipelined_TB/DUT/datamemory_u/Mem[53]} -radix decimal} {{/MIPSCPU_Pipelined_TB/DUT/datamemory_u/Mem[54]} -radix decimal} {{/MIPSCPU_Pipelined_TB/DUT/datamemory_u/Mem[55]} -radix decimal} {{/MIPSCPU_Pipelined_TB/DUT/datamemory_u/Mem[56]} -radix decimal} {{/MIPSCPU_Pipelined_TB/DUT/datamemory_u/Mem[57]} -radix decimal} {{/MIPSCPU_Pipelined_TB/DUT/datamemory_u/Mem[58]} -radix decimal} {{/MIPSCPU_Pipelined_TB/DUT/datamemory_u/Mem[59]} -radix decimal} {{/MIPSCPU_Pipelined_TB/DUT/datamemory_u/Mem[60]} -radix decimal} {{/MIPSCPU_Pipelined_TB/DUT/datamemory_u/Mem[61]} -radix decimal} {{/MIPSCPU_Pipelined_TB/DUT/datamemory_u/Mem[62]} -radix decimal} {{/MIPSCPU_Pipelined_TB/DUT/datamemory_u/Mem[63]} -radix decimal} {{/MIPSCPU_Pipelined_TB/DUT/datamemory_u/Mem[64]} -radix decimal} {{/MIPSCPU_Pipelined_TB/DUT/datamemory_u/Mem[65]} -radix decimal} {{/MIPSCPU_Pipelined_TB/DUT/datamemory_u/Mem[66]} -radix decimal} {{/MIPSCPU_Pipelined_TB/DUT/datamemory_u/Mem[67]} -radix decimal} {{/MIPSCPU_Pipelined_TB/DUT/datamemory_u/Mem[68]} -radix decimal} {{/MIPSCPU_Pipelined_TB/DUT/datamemory_u/Mem[69]} -radix decimal} {{/MIPSCPU_Pipelined_TB/DUT/datamemory_u/Mem[70]} -radix decimal} {{/MIPSCPU_Pipelined_TB/DUT/datamemory_u/Mem[71]} -radix decimal} {{/MIPSCPU_Pipelined_TB/DUT/datamemory_u/Mem[72]} -radix decimal} {{/MIPSCPU_Pipelined_TB/DUT/datamemory_u/Mem[73]} -radix decimal} {{/MIPSCPU_Pipelined_TB/DUT/datamemory_u/Mem[74]} -radix decimal} {{/MIPSCPU_Pipelined_TB/DUT/datamemory_u/Mem[75]} -radix decimal} {{/MIPSCPU_Pipelined_TB/DUT/datamemory_u/Mem[76]} -radix decimal} {{/MIPSCPU_Pipelined_TB/DUT/datamemory_u/Mem[77]} -radix decimal} {{/MIPSCPU_Pipelined_TB/DUT/datamemory_u/Mem[78]} -radix decimal} {{/MIPSCPU_Pipelined_TB/DUT/datamemory_u/Mem[79]} -radix decimal} {{/MIPSCPU_Pipelined_TB/DUT/datamemory_u/Mem[80]} -radix decimal} {{/MIPSCPU_Pipelined_TB/DUT/datamemory_u/Mem[81]} -radix decimal} {{/MIPSCPU_Pipelined_TB/DUT/datamemory_u/Mem[82]} -radix decimal} {{/MIPSCPU_Pipelined_TB/DUT/datamemory_u/Mem[83]} -radix decimal} {{/MIPSCPU_Pipelined_TB/DUT/datamemory_u/Mem[84]} -radix decimal} {{/MIPSCPU_Pipelined_TB/DUT/datamemory_u/Mem[85]} -radix decimal} {{/MIPSCPU_Pipelined_TB/DUT/datamemory_u/Mem[86]} -radix decimal} {{/MIPSCPU_Pipelined_TB/DUT/datamemory_u/Mem[87]} -radix decimal} {{/MIPSCPU_Pipelined_TB/DUT/datamemory_u/Mem[88]} -radix decimal} {{/MIPSCPU_Pipelined_TB/DUT/datamemory_u/Mem[89]} -radix decimal} {{/MIPSCPU_Pipelined_TB/DUT/datamemory_u/Mem[90]} -radix decimal} {{/MIPSCPU_Pipelined_TB/DUT/datamemory_u/Mem[91]} -radix decimal} {{/MIPSCPU_Pipelined_TB/DUT/datamemory_u/Mem[92]} -radix decimal} {{/MIPSCPU_Pipelined_TB/DUT/datamemory_u/Mem[93]} -radix decimal} {{/MIPSCPU_Pipelined_TB/DUT/datamemory_u/Mem[94]} -radix decimal} {{/MIPSCPU_Pipelined_TB/DUT/datamemory_u/Mem[95]} -radix decimal} {{/MIPSCPU_Pipelined_TB/DUT/datamemory_u/Mem[96]} -radix decimal} {{/MIPSCPU_Pipelined_TB/DUT/datamemory_u/Mem[97]} -radix decimal} {{/MIPSCPU_Pipelined_TB/DUT/datamemory_u/Mem[98]} -radix decimal} {{/MIPSCPU_Pipelined_TB/DUT/datamemory_u/Mem[99]} -radix decimal} {{/MIPSCPU_Pipelined_TB/DUT/datamemory_u/Mem[100]} -radix decimal} {{/MIPSCPU_Pipelined_TB/DUT/datamemory_u/Mem[101]} -radix decimal} {{/MIPSCPU_Pipelined_TB/DUT/datamemory_u/Mem[102]} -radix decimal} {{/MIPSCPU_Pipelined_TB/DUT/datamemory_u/Mem[103]} -radix decimal} {{/MIPSCPU_Pipelined_TB/DUT/datamemory_u/Mem[104]} -radix decimal} {{/MIPSCPU_Pipelined_TB/DUT/datamemory_u/Mem[105]} -radix decimal} {{/MIPSCPU_Pipelined_TB/DUT/datamemory_u/Mem[106]} -radix decimal} {{/MIPSCPU_Pipelined_TB/DUT/datamemory_u/Mem[107]} -radix decimal} {{/MIPSCPU_Pipelined_TB/DUT/datamemory_u/Mem[108]} -radix decimal} {{/MIPSCPU_Pipelined_TB/DUT/datamemory_u/Mem[109]} -radix decimal} {{/MIPSCPU_Pipelined_TB/DUT/datamemory_u/Mem[110]} -radix decimal} {{/MIPSCPU_Pipelined_TB/DUT/datamemory_u/Mem[111]} -radix decimal} {{/MIPSCPU_Pipelined_TB/DUT/datamemory_u/Mem[112]} -radix decimal} {{/MIPSCPU_Pipelined_TB/DUT/datamemory_u/Mem[113]} -radix decimal} {{/MIPSCPU_Pipelined_TB/DUT/datamemory_u/Mem[114]} -radix decimal} {{/MIPSCPU_Pipelined_TB/DUT/datamemory_u/Mem[115]} -radix decimal} {{/MIPSCPU_Pipelined_TB/DUT/datamemory_u/Mem[116]} -radix decimal} {{/MIPSCPU_Pipelined_TB/DUT/datamemory_u/Mem[117]} -radix decimal} {{/MIPSCPU_Pipelined_TB/DUT/datamemory_u/Mem[118]} -radix decimal} {{/MIPSCPU_Pipelined_TB/DUT/datamemory_u/Mem[119]} -radix decimal} {{/MIPSCPU_Pipelined_TB/DUT/datamemory_u/Mem[120]} -radix decimal} {{/MIPSCPU_Pipelined_TB/DUT/datamemory_u/Mem[121]} -radix decimal} {{/MIPSCPU_Pipelined_TB/DUT/datamemory_u/Mem[122]} -radix decimal} {{/MIPSCPU_Pipelined_TB/DUT/datamemory_u/Mem[123]} -radix decimal} {{/MIPSCPU_Pipelined_TB/DUT/datamemory_u/Mem[124]} -radix decimal} {{/MIPSCPU_Pipelined_TB/DUT/datamemory_u/Mem[125]} -radix decimal} {{/MIPSCPU_Pipelined_TB/DUT/datamemory_u/Mem[126]} -radix decimal} {{/MIPSCPU_Pipelined_TB/DUT/datamemory_u/Mem[127]} -radix decimal}} -subitemconfig {{/MIPSCPU_Pipelined_TB/DUT/datamemory_u/Mem[0]} {-height 15 -radix decimal} {/MIPSCPU_Pipelined_TB/DUT/datamemory_u/Mem[1]} {-height 15 -radix decimal} {/MIPSCPU_Pipelined_TB/DUT/datamemory_u/Mem[2]} {-height 15 -radix decimal} {/MIPSCPU_Pipelined_TB/DUT/datamemory_u/Mem[3]} {-height 15 -radix decimal} {/MIPSCPU_Pipelined_TB/DUT/datamemory_u/Mem[4]} {-height 15 -radix decimal} {/MIPSCPU_Pipelined_TB/DUT/datamemory_u/Mem[5]} {-height 15 -radix decimal} {/MIPSCPU_Pipelined_TB/DUT/datamemory_u/Mem[6]} {-height 15 -radix decimal} {/MIPSCPU_Pipelined_TB/DUT/datamemory_u/Mem[7]} {-height 15 -radix decimal} {/MIPSCPU_Pipelined_TB/DUT/datamemory_u/Mem[8]} {-height 15 -radix decimal} {/MIPSCPU_Pipelined_TB/DUT/datamemory_u/Mem[9]} {-height 15 -radix decimal} {/MIPSCPU_Pipelined_TB/DUT/datamemory_u/Mem[10]} {-height 15 -radix decimal} {/MIPSCPU_Pipelined_TB/DUT/datamemory_u/Mem[11]} {-height 15 -radix decimal} {/MIPSCPU_Pipelined_TB/DUT/datamemory_u/Mem[12]} {-height 15 -radix decimal} {/MIPSCPU_Pipelined_TB/DUT/datamemory_u/Mem[13]} {-height 15 -radix decimal} {/MIPSCPU_Pipelined_TB/DUT/datamemory_u/Mem[14]} {-height 15 -radix decimal} {/MIPSCPU_Pipelined_TB/DUT/datamemory_u/Mem[15]} {-height 15 -radix decimal} {/MIPSCPU_Pipelined_TB/DUT/datamemory_u/Mem[16]} {-height 15 -radix decimal} {/MIPSCPU_Pipelined_TB/DUT/datamemory_u/Mem[17]} {-height 15 -radix decimal} {/MIPSCPU_Pipelined_TB/DUT/datamemory_u/Mem[18]} {-height 15 -radix decimal} {/MIPSCPU_Pipelined_TB/DUT/datamemory_u/Mem[19]} {-height 15 -radix decimal} {/MIPSCPU_Pipelined_TB/DUT/datamemory_u/Mem[20]} {-height 15 -radix decimal} {/MIPSCPU_Pipelined_TB/DUT/datamemory_u/Mem[21]} {-height 15 -radix decimal} {/MIPSCPU_Pipelined_TB/DUT/datamemory_u/Mem[22]} {-height 15 -radix decimal} {/MIPSCPU_Pipelined_TB/DUT/datamemory_u/Mem[23]} {-height 15 -radix decimal} {/MIPSCPU_Pipelined_TB/DUT/datamemory_u/Mem[24]} {-height 15 -radix decimal} {/MIPSCPU_Pipelined_TB/DUT/datamemory_u/Mem[25]} {-height 15 -radix decimal} {/MIPSCPU_Pipelined_TB/DUT/datamemory_u/Mem[26]} {-height 15 -radix decimal} {/MIPSCPU_Pipelined_TB/DUT/datamemory_u/Mem[27]} {-height 15 -radix decimal} {/MIPSCPU_Pipelined_TB/DUT/datamemory_u/Mem[28]} {-height 15 -radix decimal} {/MIPSCPU_Pipelined_TB/DUT/datamemory_u/Mem[29]} {-height 15 -radix decimal} {/MIPSCPU_Pipelined_TB/DUT/datamemory_u/Mem[30]} {-height 15 -radix decimal} {/MIPSCPU_Pipelined_TB/DUT/datamemory_u/Mem[31]} {-height 15 -radix decimal} {/MIPSCPU_Pipelined_TB/DUT/datamemory_u/Mem[32]} {-height 15 -radix decimal} {/MIPSCPU_Pipelined_TB/DUT/datamemory_u/Mem[33]} {-height 15 -radix decimal} {/MIPSCPU_Pipelined_TB/DUT/datamemory_u/Mem[34]} {-height 15 -radix decimal} {/MIPSCPU_Pipelined_TB/DUT/datamemory_u/Mem[35]} {-height 15 -radix decimal} {/MIPSCPU_Pipelined_TB/DUT/datamemory_u/Mem[36]} {-height 15 -radix decimal} {/MIPSCPU_Pipelined_TB/DUT/datamemory_u/Mem[37]} {-height 15 -radix decimal} {/MIPSCPU_Pipelined_TB/DUT/datamemory_u/Mem[38]} {-height 15 -radix decimal} {/MIPSCPU_Pipelined_TB/DUT/datamemory_u/Mem[39]} {-height 15 -radix decimal} {/MIPSCPU_Pipelined_TB/DUT/datamemory_u/Mem[40]} {-height 15 -radix decimal} {/MIPSCPU_Pipelined_TB/DUT/datamemory_u/Mem[41]} {-height 15 -radix decimal} {/MIPSCPU_Pipelined_TB/DUT/datamemory_u/Mem[42]} {-height 15 -radix decimal} {/MIPSCPU_Pipelined_TB/DUT/datamemory_u/Mem[43]} {-height 15 -radix decimal} {/MIPSCPU_Pipelined_TB/DUT/datamemory_u/Mem[44]} {-height 15 -radix decimal} {/MIPSCPU_Pipelined_TB/DUT/datamemory_u/Mem[45]} {-height 15 -radix decimal} {/MIPSCPU_Pipelined_TB/DUT/datamemory_u/Mem[46]} {-height 15 -radix decimal} {/MIPSCPU_Pipelined_TB/DUT/datamemory_u/Mem[47]} {-height 15 -radix decimal} {/MIPSCPU_Pipelined_TB/DUT/datamemory_u/Mem[48]} {-height 15 -radix decimal} {/MIPSCPU_Pipelined_TB/DUT/datamemory_u/Mem[49]} {-height 15 -radix decimal} {/MIPSCPU_Pipelined_TB/DUT/datamemory_u/Mem[50]} {-height 15 -radix decimal} {/MIPSCPU_Pipelined_TB/DUT/datamemory_u/Mem[51]} {-height 15 -radix decimal} {/MIPSCPU_Pipelined_TB/DUT/datamemory_u/Mem[52]} {-height 15 -radix decimal} {/MIPSCPU_Pipelined_TB/DUT/datamemory_u/Mem[53]} {-height 15 -radix decimal} {/MIPSCPU_Pipelined_TB/DUT/datamemory_u/Mem[54]} {-height 15 -radix decimal} {/MIPSCPU_Pipelined_TB/DUT/datamemory_u/Mem[55]} {-height 15 -radix decimal} {/MIPSCPU_Pipelined_TB/DUT/datamemory_u/Mem[56]} {-height 15 -radix decimal} {/MIPSCPU_Pipelined_TB/DUT/datamemory_u/Mem[57]} {-height 15 -radix decimal} {/MIPSCPU_Pipelined_TB/DUT/datamemory_u/Mem[58]} {-height 15 -radix decimal} {/MIPSCPU_Pipelined_TB/DUT/datamemory_u/Mem[59]} {-height 15 -radix decimal} {/MIPSCPU_Pipelined_TB/DUT/datamemory_u/Mem[60]} {-height 15 -radix decimal} {/MIPSCPU_Pipelined_TB/DUT/datamemory_u/Mem[61]} {-height 15 -radix decimal} {/MIPSCPU_Pipelined_TB/DUT/datamemory_u/Mem[62]} {-height 15 -radix decimal} {/MIPSCPU_Pipelined_TB/DUT/datamemory_u/Mem[63]} {-height 15 -radix decimal} {/MIPSCPU_Pipelined_TB/DUT/datamemory_u/Mem[64]} {-height 15 -radix decimal} {/MIPSCPU_Pipelined_TB/DUT/datamemory_u/Mem[65]} {-height 15 -radix decimal} {/MIPSCPU_Pipelined_TB/DUT/datamemory_u/Mem[66]} {-height 15 -radix decimal} {/MIPSCPU_Pipelined_TB/DUT/datamemory_u/Mem[67]} {-height 15 -radix decimal} {/MIPSCPU_Pipelined_TB/DUT/datamemory_u/Mem[68]} {-height 15 -radix decimal} {/MIPSCPU_Pipelined_TB/DUT/datamemory_u/Mem[69]} {-height 15 -radix decimal} {/MIPSCPU_Pipelined_TB/DUT/datamemory_u/Mem[70]} {-height 15 -radix decimal} {/MIPSCPU_Pipelined_TB/DUT/datamemory_u/Mem[71]} {-height 15 -radix decimal} {/MIPSCPU_Pipelined_TB/DUT/datamemory_u/Mem[72]} {-height 15 -radix decimal} {/MIPSCPU_Pipelined_TB/DUT/datamemory_u/Mem[73]} {-height 15 -radix decimal} {/MIPSCPU_Pipelined_TB/DUT/datamemory_u/Mem[74]} {-height 15 -radix decimal} {/MIPSCPU_Pipelined_TB/DUT/datamemory_u/Mem[75]} {-height 15 -radix decimal} {/MIPSCPU_Pipelined_TB/DUT/datamemory_u/Mem[76]} {-height 15 -radix decimal} {/MIPSCPU_Pipelined_TB/DUT/datamemory_u/Mem[77]} {-height 15 -radix decimal} {/MIPSCPU_Pipelined_TB/DUT/datamemory_u/Mem[78]} {-height 15 -radix decimal} {/MIPSCPU_Pipelined_TB/DUT/datamemory_u/Mem[79]} {-height 15 -radix decimal} {/MIPSCPU_Pipelined_TB/DUT/datamemory_u/Mem[80]} {-height 15 -radix decimal} {/MIPSCPU_Pipelined_TB/DUT/datamemory_u/Mem[81]} {-height 15 -radix decimal} {/MIPSCPU_Pipelined_TB/DUT/datamemory_u/Mem[82]} {-height 15 -radix decimal} {/MIPSCPU_Pipelined_TB/DUT/datamemory_u/Mem[83]} {-height 15 -radix decimal} {/MIPSCPU_Pipelined_TB/DUT/datamemory_u/Mem[84]} {-height 15 -radix decimal} {/MIPSCPU_Pipelined_TB/DUT/datamemory_u/Mem[85]} {-height 15 -radix decimal} {/MIPSCPU_Pipelined_TB/DUT/datamemory_u/Mem[86]} {-height 15 -radix decimal} {/MIPSCPU_Pipelined_TB/DUT/datamemory_u/Mem[87]} {-height 15 -radix decimal} {/MIPSCPU_Pipelined_TB/DUT/datamemory_u/Mem[88]} {-height 15 -radix decimal} {/MIPSCPU_Pipelined_TB/DUT/datamemory_u/Mem[89]} {-height 15 -radix decimal} {/MIPSCPU_Pipelined_TB/DUT/datamemory_u/Mem[90]} {-height 15 -radix decimal} {/MIPSCPU_Pipelined_TB/DUT/datamemory_u/Mem[91]} {-height 15 -radix decimal} {/MIPSCPU_Pipelined_TB/DUT/datamemory_u/Mem[92]} {-height 15 -radix decimal} {/MIPSCPU_Pipelined_TB/DUT/datamemory_u/Mem[93]} {-height 15 -radix decimal} {/MIPSCPU_Pipelined_TB/DUT/datamemory_u/Mem[94]} {-height 15 -radix decimal} {/MIPSCPU_Pipelined_TB/DUT/datamemory_u/Mem[95]} {-height 15 -radix decimal} {/MIPSCPU_Pipelined_TB/DUT/datamemory_u/Mem[96]} {-height 15 -radix decimal} {/MIPSCPU_Pipelined_TB/DUT/datamemory_u/Mem[97]} {-height 15 -radix decimal} {/MIPSCPU_Pipelined_TB/DUT/datamemory_u/Mem[98]} {-height 15 -radix decimal} {/MIPSCPU_Pipelined_TB/DUT/datamemory_u/Mem[99]} {-height 15 -radix decimal} {/MIPSCPU_Pipelined_TB/DUT/datamemory_u/Mem[100]} {-height 15 -radix decimal} {/MIPSCPU_Pipelined_TB/DUT/datamemory_u/Mem[101]} {-height 15 -radix decimal} {/MIPSCPU_Pipelined_TB/DUT/datamemory_u/Mem[102]} {-height 15 -radix decimal} {/MIPSCPU_Pipelined_TB/DUT/datamemory_u/Mem[103]} {-height 15 -radix decimal} {/MIPSCPU_Pipelined_TB/DUT/datamemory_u/Mem[104]} {-height 15 -radix decimal} {/MIPSCPU_Pipelined_TB/DUT/datamemory_u/Mem[105]} {-height 15 -radix decimal} {/MIPSCPU_Pipelined_TB/DUT/datamemory_u/Mem[106]} {-height 15 -radix decimal} {/MIPSCPU_Pipelined_TB/DUT/datamemory_u/Mem[107]} {-height 15 -radix decimal} {/MIPSCPU_Pipelined_TB/DUT/datamemory_u/Mem[108]} {-height 15 -radix decimal} {/MIPSCPU_Pipelined_TB/DUT/datamemory_u/Mem[109]} {-height 15 -radix decimal} {/MIPSCPU_Pipelined_TB/DUT/datamemory_u/Mem[110]} {-height 15 -radix decimal} {/MIPSCPU_Pipelined_TB/DUT/datamemory_u/Mem[111]} {-height 15 -radix decimal} {/MIPSCPU_Pipelined_TB/DUT/datamemory_u/Mem[112]} {-height 15 -radix decimal} {/MIPSCPU_Pipelined_TB/DUT/datamemory_u/Mem[113]} {-height 15 -radix decimal} {/MIPSCPU_Pipelined_TB/DUT/datamemory_u/Mem[114]} {-height 15 -radix decimal} {/MIPSCPU_Pipelined_TB/DUT/datamemory_u/Mem[115]} {-height 15 -radix decimal} {/MIPSCPU_Pipelined_TB/DUT/datamemory_u/Mem[116]} {-height 15 -radix decimal} {/MIPSCPU_Pipelined_TB/DUT/datamemory_u/Mem[117]} {-height 15 -radix decimal} {/MIPSCPU_Pipelined_TB/DUT/datamemory_u/Mem[118]} {-height 15 -radix decimal} {/MIPSCPU_Pipelined_TB/DUT/datamemory_u/Mem[119]} {-height 15 -radix decimal} {/MIPSCPU_Pipelined_TB/DUT/datamemory_u/Mem[120]} {-height 15 -radix decimal} {/MIPSCPU_Pipelined_TB/DUT/datamemory_u/Mem[121]} {-height 15 -radix decimal} {/MIPSCPU_Pipelined_TB/DUT/datamemory_u/Mem[122]} {-height 15 -radix decimal} {/MIPSCPU_Pipelined_TB/DUT/datamemory_u/Mem[123]} {-height 15 -radix decimal} {/MIPSCPU_Pipelined_TB/DUT/datamemory_u/Mem[124]} {-height 15 -radix decimal} {/MIPSCPU_Pipelined_TB/DUT/datamemory_u/Mem[125]} {-height 15 -radix decimal} {/MIPSCPU_Pipelined_TB/DUT/datamemory_u/Mem[126]} {-height 15 -radix decimal} {/MIPSCPU_Pipelined_TB/DUT/datamemory_u/Mem[127]} {-height 15 -radix decimal}} /MIPSCPU_Pipelined_TB/DUT/datamemory_u/Mem
TreeUpdate [SetDefaultTree]
WaveRestoreCursors {{Cursor 1} {178 ps} 0}
quietly wave cursor active 1
configure wave -namecolwidth 341
configure wave -valuecolwidth 244
configure wave -justifyvalue left
configure wave -signalnamewidth 0
configure wave -snapdistance 10
configure wave -datasetprefix 0
configure wave -rowmargin 4
configure wave -childrowmargin 2
configure wave -gridoffset 0
configure wave -gridperiod 1
configure wave -griddelta 40
configure wave -timeline 0
configure wave -timelineunits ns
update
WaveRestoreZoom {100 ps} {256 ps}
