<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4756" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4756{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_4756{left:107px;bottom:68px;letter-spacing:0.09px;}
#t3_4756{left:69px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_4756{left:81px;bottom:998px;letter-spacing:-0.14px;}
#t5_4756{left:138px;bottom:998px;letter-spacing:-0.15px;}
#t6_4756{left:189px;bottom:998px;letter-spacing:-0.16px;}
#t7_4756{left:445px;bottom:998px;letter-spacing:-0.14px;}
#t8_4756{left:538px;bottom:998px;letter-spacing:-0.13px;}
#t9_4756{left:538px;bottom:976px;letter-spacing:-0.12px;}
#ta_4756{left:538px;bottom:959px;letter-spacing:-0.11px;}
#tb_4756{left:189px;bottom:935px;}
#tc_4756{left:538px;bottom:935px;letter-spacing:-0.13px;}
#td_4756{left:538px;bottom:914px;letter-spacing:-0.11px;}
#te_4756{left:538px;bottom:897px;letter-spacing:-0.11px;}
#tf_4756{left:189px;bottom:872px;}
#tg_4756{left:538px;bottom:872px;letter-spacing:-0.14px;}
#th_4756{left:189px;bottom:848px;}
#ti_4756{left:538px;bottom:848px;letter-spacing:-0.14px;}
#tj_4756{left:538px;bottom:826px;letter-spacing:-0.1px;}
#tk_4756{left:538px;bottom:810px;letter-spacing:-0.13px;}
#tl_4756{left:538px;bottom:793px;letter-spacing:-0.11px;}
#tm_4756{left:538px;bottom:776px;letter-spacing:-0.12px;}
#tn_4756{left:538px;bottom:759px;letter-spacing:-0.11px;}
#to_4756{left:538px;bottom:738px;letter-spacing:-0.11px;}
#tp_4756{left:538px;bottom:721px;letter-spacing:-0.12px;}
#tq_4756{left:538px;bottom:704px;letter-spacing:-0.11px;}
#tr_4756{left:538px;bottom:687px;letter-spacing:-0.12px;}
#ts_4756{left:189px;bottom:663px;letter-spacing:-0.14px;}
#tt_4756{left:538px;bottom:663px;letter-spacing:-0.14px;}
#tu_4756{left:81px;bottom:639px;letter-spacing:-0.16px;}
#tv_4756{left:138px;bottom:639px;letter-spacing:-0.16px;}
#tw_4756{left:189px;bottom:639px;letter-spacing:-0.16px;}
#tx_4756{left:445px;bottom:639px;letter-spacing:-0.12px;}
#ty_4756{left:538px;bottom:639px;letter-spacing:-0.14px;word-spacing:0.01px;}
#tz_4756{left:538px;bottom:617px;letter-spacing:-0.11px;}
#t10_4756{left:538px;bottom:600px;letter-spacing:-0.11px;}
#t11_4756{left:538px;bottom:584px;letter-spacing:-0.12px;}
#t12_4756{left:538px;bottom:567px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t13_4756{left:538px;bottom:550px;letter-spacing:-0.07px;}
#t14_4756{left:189px;bottom:525px;letter-spacing:-0.15px;}
#t15_4756{left:538px;bottom:525px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t16_4756{left:538px;bottom:504px;letter-spacing:-0.11px;}
#t17_4756{left:538px;bottom:487px;letter-spacing:-0.11px;}
#t18_4756{left:538px;bottom:470px;letter-spacing:-0.11px;}
#t19_4756{left:538px;bottom:454px;letter-spacing:-0.11px;}
#t1a_4756{left:538px;bottom:437px;letter-spacing:-0.12px;}
#t1b_4756{left:538px;bottom:415px;letter-spacing:-0.11px;}
#t1c_4756{left:538px;bottom:399px;letter-spacing:-0.11px;}
#t1d_4756{left:538px;bottom:377px;letter-spacing:-0.12px;}
#t1e_4756{left:538px;bottom:360px;letter-spacing:-0.12px;}
#t1f_4756{left:189px;bottom:336px;letter-spacing:-0.15px;}
#t1g_4756{left:538px;bottom:336px;letter-spacing:-0.14px;}
#t1h_4756{left:81px;bottom:312px;letter-spacing:-0.15px;}
#t1i_4756{left:138px;bottom:312px;letter-spacing:-0.15px;}
#t1j_4756{left:189px;bottom:312px;letter-spacing:-0.16px;}
#t1k_4756{left:445px;bottom:312px;letter-spacing:-0.15px;}
#t1l_4756{left:538px;bottom:312px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t1m_4756{left:538px;bottom:290px;letter-spacing:-0.11px;}
#t1n_4756{left:538px;bottom:273px;letter-spacing:-0.11px;}
#t1o_4756{left:189px;bottom:249px;letter-spacing:-0.15px;}
#t1p_4756{left:538px;bottom:249px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t1q_4756{left:538px;bottom:228px;letter-spacing:-0.11px;}
#t1r_4756{left:538px;bottom:211px;letter-spacing:-0.11px;word-spacing:-0.17px;}
#t1s_4756{left:538px;bottom:194px;letter-spacing:-0.1px;word-spacing:-0.01px;}
#t1t_4756{left:538px;bottom:177px;letter-spacing:-0.11px;}
#t1u_4756{left:538px;bottom:156px;letter-spacing:-0.11px;}
#t1v_4756{left:538px;bottom:134px;letter-spacing:-0.12px;}
#t1w_4756{left:538px;bottom:118px;letter-spacing:-0.12px;}
#t1x_4756{left:90px;bottom:1086px;letter-spacing:0.12px;word-spacing:0.02px;}
#t1y_4756{left:176px;bottom:1086px;letter-spacing:0.13px;word-spacing:-0.03px;}
#t1z_4756{left:100px;bottom:1063px;letter-spacing:-0.12px;}
#t20_4756{left:101px;bottom:1046px;letter-spacing:-0.14px;}
#t21_4756{left:230px;bottom:1046px;letter-spacing:-0.12px;word-spacing:0.03px;}
#t22_4756{left:467px;bottom:1046px;letter-spacing:-0.14px;}
#t23_4756{left:647px;bottom:1046px;letter-spacing:-0.13px;word-spacing:0.06px;}
#t24_4756{left:87px;bottom:1022px;letter-spacing:-0.18px;}
#t25_4756{left:143px;bottom:1022px;letter-spacing:-0.14px;}

.s1_4756{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4756{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4756{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s4_4756{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_4756{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4756" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4756Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4756" style="-webkit-user-select: none;"><object width="935" height="1210" data="4756/4756.svg" type="image/svg+xml" id="pdf4756" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4756" class="t s1_4756">2-234 </span><span id="t2_4756" class="t s1_4756">Vol. 4 </span>
<span id="t3_4756" class="t s2_4756">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_4756" class="t s3_4756">4E0H </span><span id="t5_4756" class="t s3_4756">1248 </span><span id="t6_4756" class="t s3_4756">MSR_SMM_FEATURE_CONTROL </span><span id="t7_4756" class="t s3_4756">Package </span><span id="t8_4756" class="t s3_4756">Enhanced SMM Feature Control (SMM-RW) </span>
<span id="t9_4756" class="t s3_4756">Reports SMM capability Enhancement. Accessible </span>
<span id="ta_4756" class="t s3_4756">only while in SMM. </span>
<span id="tb_4756" class="t s3_4756">0 </span><span id="tc_4756" class="t s3_4756">Lock (SMM-RWO) </span>
<span id="td_4756" class="t s3_4756">When set to ‘1’ locks this register from further </span>
<span id="te_4756" class="t s3_4756">changes. </span>
<span id="tf_4756" class="t s3_4756">1 </span><span id="tg_4756" class="t s3_4756">Reserved </span>
<span id="th_4756" class="t s3_4756">2 </span><span id="ti_4756" class="t s3_4756">SMM_Code_Chk_En (SMM-RW) </span>
<span id="tj_4756" class="t s3_4756">This control bit is available only if </span>
<span id="tk_4756" class="t s3_4756">MSR_SMM_MCA_CAP[58] == 1. When set to ‘0’ </span>
<span id="tl_4756" class="t s3_4756">(default) none of the logical processors are </span>
<span id="tm_4756" class="t s3_4756">prevented from executing SMM code outside the </span>
<span id="tn_4756" class="t s3_4756">ranges defined by the SMRR. </span>
<span id="to_4756" class="t s3_4756">When set to ‘1’ any logical processor in the package </span>
<span id="tp_4756" class="t s3_4756">that attempts to execute SMM code not within the </span>
<span id="tq_4756" class="t s3_4756">ranges defined by the SMRR will assert an </span>
<span id="tr_4756" class="t s3_4756">unrecoverable MCE. </span>
<span id="ts_4756" class="t s3_4756">63:3 </span><span id="tt_4756" class="t s3_4756">Reserved </span>
<span id="tu_4756" class="t s3_4756">4E2H </span><span id="tv_4756" class="t s3_4756">1250 </span><span id="tw_4756" class="t s3_4756">MSR_SMM_DELAYED </span><span id="tx_4756" class="t s3_4756">Package </span><span id="ty_4756" class="t s3_4756">SMM Delayed (SMM-RO) </span>
<span id="tz_4756" class="t s3_4756">Reports the interruptible state of all logical </span>
<span id="t10_4756" class="t s3_4756">processors in the package. Available only while in </span>
<span id="t11_4756" class="t s3_4756">SMM and </span>
<span id="t12_4756" class="t s3_4756">MSR_SMM_MCA_CAP[LONG_FLOW_INDICATION] == </span>
<span id="t13_4756" class="t s3_4756">1. </span>
<span id="t14_4756" class="t s3_4756">N-1:0 </span><span id="t15_4756" class="t s3_4756">LOG_PROC_STATE (SMM-RO) </span>
<span id="t16_4756" class="t s3_4756">Each bit represents a logical processor of its state in </span>
<span id="t17_4756" class="t s3_4756">a long flow of internal operation which delays </span>
<span id="t18_4756" class="t s3_4756">servicing an interrupt. The corresponding bit will be </span>
<span id="t19_4756" class="t s3_4756">set at the start of long events such as: Microcode </span>
<span id="t1a_4756" class="t s3_4756">Update Load, C6, WBINVD, Ratio Change, Throttle. </span>
<span id="t1b_4756" class="t s3_4756">The bit is automatically cleared at the end of each </span>
<span id="t1c_4756" class="t s3_4756">long event. The reset value of this field is 0. </span>
<span id="t1d_4756" class="t s3_4756">Only bit positions below N = CPUID.(EAX=0BH, </span>
<span id="t1e_4756" class="t s3_4756">ECX=PKG_LVL):EBX[15:0] can be updated. </span>
<span id="t1f_4756" class="t s3_4756">63:N </span><span id="t1g_4756" class="t s3_4756">Reserved </span>
<span id="t1h_4756" class="t s3_4756">4E3H </span><span id="t1i_4756" class="t s3_4756">1251 </span><span id="t1j_4756" class="t s3_4756">MSR_SMM_BLOCKED </span><span id="t1k_4756" class="t s3_4756">Package </span><span id="t1l_4756" class="t s3_4756">SMM Blocked (SMM-RO) </span>
<span id="t1m_4756" class="t s3_4756">Reports the blocked state of all logical processors in </span>
<span id="t1n_4756" class="t s3_4756">the package. Available only while in SMM. </span>
<span id="t1o_4756" class="t s3_4756">N-1:0 </span><span id="t1p_4756" class="t s3_4756">LOG_PROC_STATE (SMM-RO) </span>
<span id="t1q_4756" class="t s3_4756">Each bit represents a logical processor of its blocked </span>
<span id="t1r_4756" class="t s3_4756">state to service an SMI. The corresponding bit will be </span>
<span id="t1s_4756" class="t s3_4756">set if the logical processor is in one of the following </span>
<span id="t1t_4756" class="t s3_4756">states: Wait For SIPI or SENTER Sleep. </span>
<span id="t1u_4756" class="t s3_4756">The reset value of this field is 0FFFH. </span>
<span id="t1v_4756" class="t s3_4756">Only bit positions below N = CPUID.(EAX=0BH, </span>
<span id="t1w_4756" class="t s3_4756">ECX=PKG_LVL):EBX[15:0] can be updated. </span>
<span id="t1x_4756" class="t s4_4756">Table 2-30. </span><span id="t1y_4756" class="t s4_4756">MSRs Supported by 4th Generation Intel® Core™ Processors (Haswell Microarchitecture) (Contd.) </span>
<span id="t1z_4756" class="t s5_4756">Register </span>
<span id="t20_4756" class="t s5_4756">Address </span><span id="t21_4756" class="t s5_4756">Register Name / Bit Fields </span><span id="t22_4756" class="t s5_4756">Scope </span><span id="t23_4756" class="t s5_4756">Bit Description </span>
<span id="t24_4756" class="t s5_4756">Hex </span><span id="t25_4756" class="t s5_4756">Dec </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
