%toplevel script
function main()
  preamble();
  build_comp_library();
  build_circuit();
end
%
%
%circuit build script
function build_circuit()
  add_block('simulink/Ports & Subsystems/Subsystem','ckt_gentoggle_32_odeCirc/circuit');
  set_param('ckt_gentoggle_32_odeCirc/circuit','position',[878,45,928,65]);
  delete_line('ckt_gentoggle_32_odeCirc/circuit','In1/1','Out1/1');
  delete_block('ckt_gentoggle_32_odeCirc/circuit/In1');
  delete_block('ckt_gentoggle_32_odeCirc/circuit/Out1');
  add_block('ckt_gentoggle_32_odeCirc/library/vgain','ckt_gentoggle_32_odeCirc/circuit/vgain[2]');
  set_param('ckt_gentoggle_32_odeCirc/circuit/vgain[2]/sat_110','UpperLimit','5445000.');
  set_param('ckt_gentoggle_32_odeCirc/circuit/vgain[2]/sat_110','LowerLimit','1.51515151515e-12');
  add_block('ckt_gentoggle_32_odeCirc/library/switch','ckt_gentoggle_32_odeCirc/circuit/switch[7]');
  set_param('ckt_gentoggle_32_odeCirc/circuit/switch[7]/sat_164','UpperLimit','9.9999999');
  set_param('ckt_gentoggle_32_odeCirc/circuit/switch[7]/sat_164','LowerLimit','9.99934002508e-38');
  add_block('ckt_gentoggle_32_odeCirc/library/switch','ckt_gentoggle_32_odeCirc/circuit/switch[6]');
  set_param('ckt_gentoggle_32_odeCirc/circuit/switch[6]/sat_164','UpperLimit','9.9999999');
  set_param('ckt_gentoggle_32_odeCirc/circuit/switch[6]/sat_164','LowerLimit','9.99934002508e-38');
  add_block('ckt_gentoggle_32_odeCirc/library/input.I','ckt_gentoggle_32_odeCirc/circuit/input.I[2]');
  set_param('ckt_gentoggle_32_odeCirc/circuit/input.I[2]/sat_546','UpperLimit','10.');
  set_param('ckt_gentoggle_32_odeCirc/circuit/input.I[2]/sat_546','LowerLimit','0.');
  add_block('ckt_gentoggle_32_odeCirc/library/input.I','ckt_gentoggle_32_odeCirc/circuit/input.I[29]');
  set_param('ckt_gentoggle_32_odeCirc/circuit/input.I[29]/sat_546','UpperLimit','10.');
  set_param('ckt_gentoggle_32_odeCirc/circuit/input.I[29]/sat_546','LowerLimit','0.');
  add_block('ckt_gentoggle_32_odeCirc/library/input.I','ckt_gentoggle_32_odeCirc/circuit/input.I[8]');
  set_param('ckt_gentoggle_32_odeCirc/circuit/input.I[8]/sat_546','UpperLimit','10.');
  set_param('ckt_gentoggle_32_odeCirc/circuit/input.I[8]/sat_546','LowerLimit','0.');
  add_block('ckt_gentoggle_32_odeCirc/library/input.I','ckt_gentoggle_32_odeCirc/circuit/input.I[7]');
  set_param('ckt_gentoggle_32_odeCirc/circuit/input.I[7]/sat_546','UpperLimit','10.');
  set_param('ckt_gentoggle_32_odeCirc/circuit/input.I[7]/sat_546','LowerLimit','0.');
  add_block('ckt_gentoggle_32_odeCirc/library/input.I','ckt_gentoggle_32_odeCirc/circuit/input.I[13]');
  set_param('ckt_gentoggle_32_odeCirc/circuit/input.I[13]/sat_546','UpperLimit','10.');
  set_param('ckt_gentoggle_32_odeCirc/circuit/input.I[13]/sat_546','LowerLimit','0.');
  add_block('ckt_gentoggle_32_odeCirc/library/input.I','ckt_gentoggle_32_odeCirc/circuit/input.I[12]');
  set_param('ckt_gentoggle_32_odeCirc/circuit/input.I[12]/sat_546','UpperLimit','10.');
  set_param('ckt_gentoggle_32_odeCirc/circuit/input.I[12]/sat_546','LowerLimit','0.');
  add_block('ckt_gentoggle_32_odeCirc/library/input.I','ckt_gentoggle_32_odeCirc/circuit/input.I[31]');
  set_param('ckt_gentoggle_32_odeCirc/circuit/input.I[31]/sat_546','UpperLimit','10.');
  set_param('ckt_gentoggle_32_odeCirc/circuit/input.I[31]/sat_546','LowerLimit','0.');
  add_block('ckt_gentoggle_32_odeCirc/library/input.I','ckt_gentoggle_32_odeCirc/circuit/input.I[9]');
  set_param('ckt_gentoggle_32_odeCirc/circuit/input.I[9]/sat_546','UpperLimit','10.');
  set_param('ckt_gentoggle_32_odeCirc/circuit/input.I[9]/sat_546','LowerLimit','0.');
  add_block('ckt_gentoggle_32_odeCirc/library/input.I','ckt_gentoggle_32_odeCirc/circuit/input.I[0]');
  set_param('ckt_gentoggle_32_odeCirc/circuit/input.I[0]/sat_546','UpperLimit','10.');
  set_param('ckt_gentoggle_32_odeCirc/circuit/input.I[0]/sat_546','LowerLimit','0.');
  add_block('ckt_gentoggle_32_odeCirc/library/input.I','ckt_gentoggle_32_odeCirc/circuit/input.I[11]');
  set_param('ckt_gentoggle_32_odeCirc/circuit/input.I[11]/sat_546','UpperLimit','10.');
  set_param('ckt_gentoggle_32_odeCirc/circuit/input.I[11]/sat_546','LowerLimit','0.');
  add_block('ckt_gentoggle_32_odeCirc/library/input.I','ckt_gentoggle_32_odeCirc/circuit/input.I[10]');
  set_param('ckt_gentoggle_32_odeCirc/circuit/input.I[10]/sat_546','UpperLimit','10.');
  set_param('ckt_gentoggle_32_odeCirc/circuit/input.I[10]/sat_546','LowerLimit','0.');
  add_block('ckt_gentoggle_32_odeCirc/library/input.I','ckt_gentoggle_32_odeCirc/circuit/input.I[15]');
  set_param('ckt_gentoggle_32_odeCirc/circuit/input.I[15]/sat_546','UpperLimit','10.');
  set_param('ckt_gentoggle_32_odeCirc/circuit/input.I[15]/sat_546','LowerLimit','0.');
  add_block('ckt_gentoggle_32_odeCirc/library/input.I','ckt_gentoggle_32_odeCirc/circuit/input.I[6]');
  set_param('ckt_gentoggle_32_odeCirc/circuit/input.I[6]/sat_546','UpperLimit','10.');
  set_param('ckt_gentoggle_32_odeCirc/circuit/input.I[6]/sat_546','LowerLimit','0.');
  add_block('ckt_gentoggle_32_odeCirc/library/input.I','ckt_gentoggle_32_odeCirc/circuit/input.I[14]');
  set_param('ckt_gentoggle_32_odeCirc/circuit/input.I[14]/sat_546','UpperLimit','10.');
  set_param('ckt_gentoggle_32_odeCirc/circuit/input.I[14]/sat_546','LowerLimit','0.');
  add_block('ckt_gentoggle_32_odeCirc/library/input.I','ckt_gentoggle_32_odeCirc/circuit/input.I[16]');
  set_param('ckt_gentoggle_32_odeCirc/circuit/input.I[16]/sat_546','UpperLimit','10.');
  set_param('ckt_gentoggle_32_odeCirc/circuit/input.I[16]/sat_546','LowerLimit','0.');
  add_block('ckt_gentoggle_32_odeCirc/library/input.I','ckt_gentoggle_32_odeCirc/circuit/input.I[30]');
  set_param('ckt_gentoggle_32_odeCirc/circuit/input.I[30]/sat_546','UpperLimit','10.');
  set_param('ckt_gentoggle_32_odeCirc/circuit/input.I[30]/sat_546','LowerLimit','0.');
  add_block('ckt_gentoggle_32_odeCirc/library/input.I','ckt_gentoggle_32_odeCirc/circuit/input.I[3]');
  set_param('ckt_gentoggle_32_odeCirc/circuit/input.I[3]/sat_546','UpperLimit','10.');
  set_param('ckt_gentoggle_32_odeCirc/circuit/input.I[3]/sat_546','LowerLimit','0.');
  add_block('ckt_gentoggle_32_odeCirc/library/input.I','ckt_gentoggle_32_odeCirc/circuit/input.I[4]');
  set_param('ckt_gentoggle_32_odeCirc/circuit/input.I[4]/sat_546','UpperLimit','10.');
  set_param('ckt_gentoggle_32_odeCirc/circuit/input.I[4]/sat_546','LowerLimit','0.');
  add_block('ckt_gentoggle_32_odeCirc/library/input.I','ckt_gentoggle_32_odeCirc/circuit/input.I[5]');
  set_param('ckt_gentoggle_32_odeCirc/circuit/input.I[5]/sat_546','UpperLimit','10.');
  set_param('ckt_gentoggle_32_odeCirc/circuit/input.I[5]/sat_546','LowerLimit','0.');
  add_block('ckt_gentoggle_32_odeCirc/library/input.I','ckt_gentoggle_32_odeCirc/circuit/input.I[1]');
  set_param('ckt_gentoggle_32_odeCirc/circuit/input.I[1]/sat_546','UpperLimit','10.');
  set_param('ckt_gentoggle_32_odeCirc/circuit/input.I[1]/sat_546','LowerLimit','0.');
  add_block('ckt_gentoggle_32_odeCirc/library/input.I','ckt_gentoggle_32_odeCirc/circuit/input.I[17]');
  set_param('ckt_gentoggle_32_odeCirc/circuit/input.I[17]/sat_546','UpperLimit','10.');
  set_param('ckt_gentoggle_32_odeCirc/circuit/input.I[17]/sat_546','LowerLimit','0.');
  add_block('ckt_gentoggle_32_odeCirc/library/input.I','ckt_gentoggle_32_odeCirc/circuit/input.I[32]');
  set_param('ckt_gentoggle_32_odeCirc/circuit/input.I[32]/sat_546','UpperLimit','10.');
  set_param('ckt_gentoggle_32_odeCirc/circuit/input.I[32]/sat_546','LowerLimit','0.');
  add_block('ckt_gentoggle_32_odeCirc/library/input.I','ckt_gentoggle_32_odeCirc/circuit/input.I[18]');
  set_param('ckt_gentoggle_32_odeCirc/circuit/input.I[18]/sat_546','UpperLimit','10.');
  set_param('ckt_gentoggle_32_odeCirc/circuit/input.I[18]/sat_546','LowerLimit','0.');
  add_block('ckt_gentoggle_32_odeCirc/library/output.V','ckt_gentoggle_32_odeCirc/circuit/output.V[0]');
  add_block('ckt_gentoggle_32_odeCirc/library/output.V','ckt_gentoggle_32_odeCirc/circuit/output.V[1]');
  add_block('ckt_gentoggle_32_odeCirc/library/vadd','ckt_gentoggle_32_odeCirc/circuit/vadd[3]');
  set_param('ckt_gentoggle_32_odeCirc/circuit/vadd[3]/sat_448','UpperLimit','1650.');
  set_param('ckt_gentoggle_32_odeCirc/circuit/vadd[3]/sat_448','LowerLimit','-1650.');
  set_param('ckt_gentoggle_32_odeCirc/circuit/vadd[3]/sat_476','UpperLimit','3300.');
  set_param('ckt_gentoggle_32_odeCirc/circuit/vadd[3]/sat_476','LowerLimit','0.');
  set_param('ckt_gentoggle_32_odeCirc/circuit/vadd[3]/sat_474','UpperLimit','1650.');
  set_param('ckt_gentoggle_32_odeCirc/circuit/vadd[3]/sat_474','LowerLimit','-2723325.');
  add_block('simulink/Sources/Constant','ckt_gentoggle_32_odeCirc/circuit/const_593');
  set_param('ckt_gentoggle_32_odeCirc/circuit/const_593','Value','1.');
  set_param('ckt_gentoggle_32_odeCirc/circuit/const_593','position',[388,822,438,842]);
  add_line('ckt_gentoggle_32_odeCirc/circuit','const_593/1','vadd[3]/6');
  add_block('simulink/Sources/Constant','ckt_gentoggle_32_odeCirc/circuit/const_595');
  set_param('ckt_gentoggle_32_odeCirc/circuit/const_595','Value','1.');
  set_param('ckt_gentoggle_32_odeCirc/circuit/const_595','position',[784,131,834,151]);
  add_line('ckt_gentoggle_32_odeCirc/circuit','const_595/1','vadd[3]/7');
  add_block('simulink/Sources/Constant','ckt_gentoggle_32_odeCirc/circuit/const_597');
  set_param('ckt_gentoggle_32_odeCirc/circuit/const_597','Value','1.');
  set_param('ckt_gentoggle_32_odeCirc/circuit/const_597','position',[894,722,944,742]);
  add_line('ckt_gentoggle_32_odeCirc/circuit','const_597/1','vadd[3]/8');
  set_param('ckt_gentoggle_32_odeCirc/circuit/vadd[3]/int_472','InitialCondition','0.');
  add_block('ckt_gentoggle_32_odeCirc/library/vadd','ckt_gentoggle_32_odeCirc/circuit/vadd[5]');
  set_param('ckt_gentoggle_32_odeCirc/circuit/vadd[5]/sat_448','UpperLimit','1650.');
  set_param('ckt_gentoggle_32_odeCirc/circuit/vadd[5]/sat_448','LowerLimit','-1650.');
  set_param('ckt_gentoggle_32_odeCirc/circuit/vadd[5]/sat_476','UpperLimit','3300.');
  set_param('ckt_gentoggle_32_odeCirc/circuit/vadd[5]/sat_476','LowerLimit','0.');
  set_param('ckt_gentoggle_32_odeCirc/circuit/vadd[5]/sat_474','UpperLimit','1650.');
  set_param('ckt_gentoggle_32_odeCirc/circuit/vadd[5]/sat_474','LowerLimit','-2723325.');
  add_block('simulink/Sources/Constant','ckt_gentoggle_32_odeCirc/circuit/const_599');
  set_param('ckt_gentoggle_32_odeCirc/circuit/const_599','Value','1.');
  set_param('ckt_gentoggle_32_odeCirc/circuit/const_599','position',[208,120,258,140]);
  add_line('ckt_gentoggle_32_odeCirc/circuit','const_599/1','vadd[5]/6');
  add_block('simulink/Sources/Constant','ckt_gentoggle_32_odeCirc/circuit/const_601');
  set_param('ckt_gentoggle_32_odeCirc/circuit/const_601','Value','1.');
  set_param('ckt_gentoggle_32_odeCirc/circuit/const_601','position',[294,370,344,390]);
  add_line('ckt_gentoggle_32_odeCirc/circuit','const_601/1','vadd[5]/7');
  add_block('simulink/Sources/Constant','ckt_gentoggle_32_odeCirc/circuit/const_603');
  set_param('ckt_gentoggle_32_odeCirc/circuit/const_603','Value','1.');
  set_param('ckt_gentoggle_32_odeCirc/circuit/const_603','position',[671,179,721,199]);
  add_line('ckt_gentoggle_32_odeCirc/circuit','const_603/1','vadd[5]/8');
  set_param('ckt_gentoggle_32_odeCirc/circuit/vadd[5]/int_472','InitialCondition','0.');
  add_block('ckt_gentoggle_32_odeCirc/library/ihill','ckt_gentoggle_32_odeCirc/circuit/ihill[0]');
  set_param('ckt_gentoggle_32_odeCirc/circuit/ihill[0]/sat_231','UpperLimit','999990.0001');
  set_param('ckt_gentoggle_32_odeCirc/circuit/ihill[0]/sat_231','LowerLimit','9.999900001e-15');
  set_param('ckt_gentoggle_32_odeCirc/circuit/ihill[0]/sat_257','UpperLimit','5.');
  set_param('ckt_gentoggle_32_odeCirc/circuit/ihill[0]/sat_257','LowerLimit','9.999900001e-10');
  add_block('simulink/Sources/Constant','ckt_gentoggle_32_odeCirc/circuit/const_605');
  set_param('ckt_gentoggle_32_odeCirc/circuit/const_605','Value','0.');
  set_param('ckt_gentoggle_32_odeCirc/circuit/const_605','position',[738,407,788,427]);
  add_line('ckt_gentoggle_32_odeCirc/circuit','const_605/1','ihill[0]/5');
  add_block('ckt_gentoggle_32_odeCirc/library/vtoi','ckt_gentoggle_32_odeCirc/circuit/vtoi[0]');
  set_param('ckt_gentoggle_32_odeCirc/circuit/vtoi[0]/sat_366','UpperLimit','3300.');
  set_param('ckt_gentoggle_32_odeCirc/circuit/vtoi[0]/sat_366','LowerLimit','0.00030303030303');
  add_block('ckt_gentoggle_32_odeCirc/library/igenebind','ckt_gentoggle_32_odeCirc/circuit/igenebind[10]');
  set_param('ckt_gentoggle_32_odeCirc/circuit/igenebind[10]/sat_590','UpperLimit','9.9999999');
  set_param('ckt_gentoggle_32_odeCirc/circuit/igenebind[10]/sat_590','LowerLimit','9.90099009901e-07');
  add_block('ckt_gentoggle_32_odeCirc/library/igenebind','ckt_gentoggle_32_odeCirc/circuit/igenebind[1]');
  set_param('ckt_gentoggle_32_odeCirc/circuit/igenebind[1]/sat_590','UpperLimit','9.9999999');
  set_param('ckt_gentoggle_32_odeCirc/circuit/igenebind[1]/sat_590','LowerLimit','9.90099009901e-07');
  add_block('ckt_gentoggle_32_odeCirc/library/input.V','ckt_gentoggle_32_odeCirc/circuit/input.V[2]');
  set_param('ckt_gentoggle_32_odeCirc/circuit/input.V[2]/sat_323','UpperLimit','3300.');
  set_param('ckt_gentoggle_32_odeCirc/circuit/input.V[2]/sat_323','LowerLimit','0.');
  add_block('ckt_gentoggle_32_odeCirc/library/input.V','ckt_gentoggle_32_odeCirc/circuit/input.V[8]');
  set_param('ckt_gentoggle_32_odeCirc/circuit/input.V[8]/sat_323','UpperLimit','3300.');
  set_param('ckt_gentoggle_32_odeCirc/circuit/input.V[8]/sat_323','LowerLimit','0.');
  add_block('ckt_gentoggle_32_odeCirc/library/input.V','ckt_gentoggle_32_odeCirc/circuit/input.V[7]');
  set_param('ckt_gentoggle_32_odeCirc/circuit/input.V[7]/sat_323','UpperLimit','3300.');
  set_param('ckt_gentoggle_32_odeCirc/circuit/input.V[7]/sat_323','LowerLimit','0.');
  add_block('ckt_gentoggle_32_odeCirc/library/input.V','ckt_gentoggle_32_odeCirc/circuit/input.V[12]');
  set_param('ckt_gentoggle_32_odeCirc/circuit/input.V[12]/sat_323','UpperLimit','3300.');
  set_param('ckt_gentoggle_32_odeCirc/circuit/input.V[12]/sat_323','LowerLimit','0.');
  add_block('ckt_gentoggle_32_odeCirc/library/input.V','ckt_gentoggle_32_odeCirc/circuit/input.V[9]');
  set_param('ckt_gentoggle_32_odeCirc/circuit/input.V[9]/sat_323','UpperLimit','3300.');
  set_param('ckt_gentoggle_32_odeCirc/circuit/input.V[9]/sat_323','LowerLimit','0.');
  add_block('ckt_gentoggle_32_odeCirc/library/input.V','ckt_gentoggle_32_odeCirc/circuit/input.V[0]');
  set_param('ckt_gentoggle_32_odeCirc/circuit/input.V[0]/sat_323','UpperLimit','3300.');
  set_param('ckt_gentoggle_32_odeCirc/circuit/input.V[0]/sat_323','LowerLimit','0.');
  add_block('ckt_gentoggle_32_odeCirc/library/input.V','ckt_gentoggle_32_odeCirc/circuit/input.V[11]');
  set_param('ckt_gentoggle_32_odeCirc/circuit/input.V[11]/sat_323','UpperLimit','3300.');
  set_param('ckt_gentoggle_32_odeCirc/circuit/input.V[11]/sat_323','LowerLimit','0.');
  add_block('ckt_gentoggle_32_odeCirc/library/input.V','ckt_gentoggle_32_odeCirc/circuit/input.V[10]');
  set_param('ckt_gentoggle_32_odeCirc/circuit/input.V[10]/sat_323','UpperLimit','3300.');
  set_param('ckt_gentoggle_32_odeCirc/circuit/input.V[10]/sat_323','LowerLimit','0.');
  add_block('ckt_gentoggle_32_odeCirc/library/input.V','ckt_gentoggle_32_odeCirc/circuit/input.V[6]');
  set_param('ckt_gentoggle_32_odeCirc/circuit/input.V[6]/sat_323','UpperLimit','3300.');
  set_param('ckt_gentoggle_32_odeCirc/circuit/input.V[6]/sat_323','LowerLimit','0.');
  add_block('ckt_gentoggle_32_odeCirc/library/input.V','ckt_gentoggle_32_odeCirc/circuit/input.V[3]');
  set_param('ckt_gentoggle_32_odeCirc/circuit/input.V[3]/sat_323','UpperLimit','3300.');
  set_param('ckt_gentoggle_32_odeCirc/circuit/input.V[3]/sat_323','LowerLimit','0.');
  add_block('ckt_gentoggle_32_odeCirc/library/input.V','ckt_gentoggle_32_odeCirc/circuit/input.V[4]');
  set_param('ckt_gentoggle_32_odeCirc/circuit/input.V[4]/sat_323','UpperLimit','3300.');
  set_param('ckt_gentoggle_32_odeCirc/circuit/input.V[4]/sat_323','LowerLimit','0.');
  add_block('ckt_gentoggle_32_odeCirc/library/input.V','ckt_gentoggle_32_odeCirc/circuit/input.V[5]');
  set_param('ckt_gentoggle_32_odeCirc/circuit/input.V[5]/sat_323','UpperLimit','3300.');
  set_param('ckt_gentoggle_32_odeCirc/circuit/input.V[5]/sat_323','LowerLimit','0.');
  add_block('ckt_gentoggle_32_odeCirc/library/input.V','ckt_gentoggle_32_odeCirc/circuit/input.V[1]');
  set_param('ckt_gentoggle_32_odeCirc/circuit/input.V[1]/sat_323','UpperLimit','3300.');
  set_param('ckt_gentoggle_32_odeCirc/circuit/input.V[1]/sat_323','LowerLimit','0.');
  add_block('ckt_gentoggle_32_odeCirc/library/input.V','ckt_gentoggle_32_odeCirc/circuit/input.V[18]');
  set_param('ckt_gentoggle_32_odeCirc/circuit/input.V[18]/sat_323','UpperLimit','3300.');
  set_param('ckt_gentoggle_32_odeCirc/circuit/input.V[18]/sat_323','LowerLimit','0.');
  add_block('ckt_gentoggle_32_odeCirc/library/itov','ckt_gentoggle_32_odeCirc/circuit/itov[5]');
  set_param('ckt_gentoggle_32_odeCirc/circuit/itov[5]/sat_281','UpperLimit','3300.');
  set_param('ckt_gentoggle_32_odeCirc/circuit/itov[5]/sat_281','LowerLimit','0.0001');
  add_block('ckt_gentoggle_32_odeCirc/library/itov','ckt_gentoggle_32_odeCirc/circuit/itov[4]');
  set_param('ckt_gentoggle_32_odeCirc/circuit/itov[4]/sat_281','UpperLimit','3300.');
  set_param('ckt_gentoggle_32_odeCirc/circuit/itov[4]/sat_281','LowerLimit','0.0001');
  add_block('ckt_gentoggle_32_odeCirc/library/iadd','ckt_gentoggle_32_odeCirc/circuit/iadd[8]');
  set_param('ckt_gentoggle_32_odeCirc/circuit/iadd[8]/sat_532','UpperLimit','10.');
  set_param('ckt_gentoggle_32_odeCirc/circuit/iadd[8]/sat_532','LowerLimit','-10.');
  add_block('ckt_gentoggle_32_odeCirc/library/iadd','ckt_gentoggle_32_odeCirc/circuit/iadd[12]');
  set_param('ckt_gentoggle_32_odeCirc/circuit/iadd[12]/sat_532','UpperLimit','10.');
  set_param('ckt_gentoggle_32_odeCirc/circuit/iadd[12]/sat_532','LowerLimit','-10.');
  add_block('ckt_gentoggle_32_odeCirc/library/iadd','ckt_gentoggle_32_odeCirc/circuit/iadd[9]');
  set_param('ckt_gentoggle_32_odeCirc/circuit/iadd[9]/sat_532','UpperLimit','10.');
  set_param('ckt_gentoggle_32_odeCirc/circuit/iadd[9]/sat_532','LowerLimit','-10.');
  add_block('ckt_gentoggle_32_odeCirc/library/iadd','ckt_gentoggle_32_odeCirc/circuit/iadd[11]');
  set_param('ckt_gentoggle_32_odeCirc/circuit/iadd[11]/sat_532','UpperLimit','10.');
  set_param('ckt_gentoggle_32_odeCirc/circuit/iadd[11]/sat_532','LowerLimit','-10.');
  add_line('ckt_gentoggle_32_odeCirc/circuit','input.I[6]/1','iadd[9]/3');
  add_line('ckt_gentoggle_32_odeCirc/circuit','input.I[31]/1','iadd[12]/1');
  add_line('ckt_gentoggle_32_odeCirc/circuit','input.I[0]/1','switch[6]/4');
  add_line('ckt_gentoggle_32_odeCirc/circuit','switch[7]/1','iadd[12]/3');
  add_line('ckt_gentoggle_32_odeCirc/circuit','ihill[0]/2','itov[4]/2');
  add_line('ckt_gentoggle_32_odeCirc/circuit','input.V[9]/1','vadd[3]/2');
  add_line('ckt_gentoggle_32_odeCirc/circuit','input.I[32]/1','itov[5]/1');
  add_line('ckt_gentoggle_32_odeCirc/circuit','input.I[18]/1','igenebind[10]/2');
  add_line('ckt_gentoggle_32_odeCirc/circuit','input.I[9]/1','iadd[11]/3');
  add_line('ckt_gentoggle_32_odeCirc/circuit','input.I[4]/1','iadd[8]/2');
  add_line('ckt_gentoggle_32_odeCirc/circuit','input.I[3]/1','iadd[8]/3');
  add_line('ckt_gentoggle_32_odeCirc/circuit','input.I[16]/1','igenebind[10]/3');
  add_line('ckt_gentoggle_32_odeCirc/circuit','igenebind[10]/1','iadd[9]/4');
  add_line('ckt_gentoggle_32_odeCirc/circuit','input.I[5]/1','iadd[9]/1');
  add_line('ckt_gentoggle_32_odeCirc/circuit','vtoi[0]/1','ihill[0]/2');
  add_line('ckt_gentoggle_32_odeCirc/circuit','iadd[12]/1','igenebind[1]/1');
  add_line('ckt_gentoggle_32_odeCirc/circuit','input.I[30]/1','iadd[12]/4');
  add_line('ckt_gentoggle_32_odeCirc/circuit','itov[5]/1','vgain[2]/3');
  add_line('ckt_gentoggle_32_odeCirc/circuit','input.V[11]/1','switch[7]/1');
  add_line('ckt_gentoggle_32_odeCirc/circuit','input.I[14]/1','igenebind[1]/2');
  add_line('ckt_gentoggle_32_odeCirc/circuit','input.V[8]/1','switch[6]/1');
  add_line('ckt_gentoggle_32_odeCirc/circuit','input.V[12]/1','vgain[2]/1');
  add_line('ckt_gentoggle_32_odeCirc/circuit','input.I[2]/1','iadd[8]/1');
  add_line('ckt_gentoggle_32_odeCirc/circuit','input.I[29]/1','iadd[12]/2');
  add_line('ckt_gentoggle_32_odeCirc/circuit','input.V[3]/1','vadd[3]/3');
  add_line('ckt_gentoggle_32_odeCirc/circuit','vadd[5]/2','output.V[1]/1');
  add_line('ckt_gentoggle_32_odeCirc/circuit','vadd[5]/2','switch[7]/4');
  add_line('ckt_gentoggle_32_odeCirc/circuit','input.V[2]/1','vadd[3]/4');
  add_line('ckt_gentoggle_32_odeCirc/circuit','vadd[3]/2','output.V[0]/1');
  add_line('ckt_gentoggle_32_odeCirc/circuit','vadd[3]/2','vtoi[0]/1');
  add_line('ckt_gentoggle_32_odeCirc/circuit','switch[6]/1','iadd[11]/1');
  add_line('ckt_gentoggle_32_odeCirc/circuit','input.I[15]/1','switch[6]/3');
  add_line('ckt_gentoggle_32_odeCirc/circuit','input.I[1]/1','ihill[0]/4');
  add_line('ckt_gentoggle_32_odeCirc/circuit','input.I[12]/1','switch[6]/2');
  add_line('ckt_gentoggle_32_odeCirc/circuit','input.I[10]/1','switch[7]/2');
  add_line('ckt_gentoggle_32_odeCirc/circuit','iadd[11]/1','igenebind[10]/1');
  add_line('ckt_gentoggle_32_odeCirc/circuit','input.I[13]/1','itov[4]/1');
  add_line('ckt_gentoggle_32_odeCirc/circuit','input.I[7]/1','iadd[9]/2');
  add_line('ckt_gentoggle_32_odeCirc/circuit','input.V[1]/1','vgain[2]/2');
  add_line('ckt_gentoggle_32_odeCirc/circuit','input.V[7]/1','vadd[3]/1');
  add_line('ckt_gentoggle_32_odeCirc/circuit','input.I[17]/1','iadd[11]/2');
  add_line('ckt_gentoggle_32_odeCirc/circuit','igenebind[1]/1','itov[5]/2');
  add_line('ckt_gentoggle_32_odeCirc/circuit','input.I[8]/1','iadd[11]/4');
  add_line('ckt_gentoggle_32_odeCirc/circuit','iadd[9]/1','iadd[8]/4');
  add_line('ckt_gentoggle_32_odeCirc/circuit','input.V[10]/1','vadd[5]/2');
  add_line('ckt_gentoggle_32_odeCirc/circuit','input.V[0]/1','ihill[0]/1');
  add_line('ckt_gentoggle_32_odeCirc/circuit','input.V[18]/1','vtoi[0]/2');
  add_line('ckt_gentoggle_32_odeCirc/circuit','itov[4]/1','vadd[5]/5');
  add_line('ckt_gentoggle_32_odeCirc/circuit','iadd[8]/1','switch[7]/3');
  add_line('ckt_gentoggle_32_odeCirc/circuit','input.V[5]/1','vadd[5]/3');
  add_line('ckt_gentoggle_32_odeCirc/circuit','input.V[4]/1','vadd[5]/4');
  add_line('ckt_gentoggle_32_odeCirc/circuit','input.V[6]/1','vadd[5]/1');
  add_line('ckt_gentoggle_32_odeCirc/circuit','vgain[2]/1','vadd[3]/5');
  add_line('ckt_gentoggle_32_odeCirc/circuit','input.I[11]/1','igenebind[1]/3');
  add_block('simulink/Ports & Subsystems/In1','ckt_gentoggle_32_odeCirc/circuit/input.I[0]_in');
  add_block('simulink/Math Operations/Gain','ckt_gentoggle_32_odeCirc/circuit/_input.I[0]_in');
  set_param('ckt_gentoggle_32_odeCirc/circuit/input.I[0]_in','position',[759,516,809,536]);
  add_line('ckt_gentoggle_32_odeCirc/circuit','input.I[0]_in/1','_input.I[0]_in/1');
  add_line('ckt_gentoggle_32_odeCirc/circuit','_input.I[0]_in/1','input.I[0]/1');
  add_block('simulink/Sources/Constant','ckt_gentoggle_32_odeCirc/circuit/const_612');
  set_param('ckt_gentoggle_32_odeCirc/circuit/const_612','Value','156.25');
  set_param('ckt_gentoggle_32_odeCirc/circuit/const_612','position',[158,996,208,1016]);
  add_line('ckt_gentoggle_32_odeCirc/circuit','const_612/1','input.I[1]/1');
  add_block('simulink/Sources/Constant','ckt_gentoggle_32_odeCirc/circuit/const_614');
  set_param('ckt_gentoggle_32_odeCirc/circuit/const_614','Value','2.5');
  set_param('ckt_gentoggle_32_odeCirc/circuit/const_614','position',[277,827,327,847]);
  add_line('ckt_gentoggle_32_odeCirc/circuit','const_614/1','input.V[0]/1');
  add_block('simulink/Sources/Constant','ckt_gentoggle_32_odeCirc/circuit/const_616');
  set_param('ckt_gentoggle_32_odeCirc/circuit/const_616','Value','0.125');
  set_param('ckt_gentoggle_32_odeCirc/circuit/const_616','position',[492,504,542,524]);
  add_line('ckt_gentoggle_32_odeCirc/circuit','const_616/1','input.V[1]/1');
  add_block('simulink/Sources/Constant','ckt_gentoggle_32_odeCirc/circuit/const_618');
  set_param('ckt_gentoggle_32_odeCirc/circuit/const_618','Value','0.');
  set_param('ckt_gentoggle_32_odeCirc/circuit/const_618','position',[645,844,695,864]);
  add_line('ckt_gentoggle_32_odeCirc/circuit','const_618/1','input.I[29]/1');
  add_block('simulink/Sources/Constant','ckt_gentoggle_32_odeCirc/circuit/const_620');
  set_param('ckt_gentoggle_32_odeCirc/circuit/const_620','Value','0.');
  set_param('ckt_gentoggle_32_odeCirc/circuit/const_620','position',[927,905,977,925]);
  add_line('ckt_gentoggle_32_odeCirc/circuit','const_620/1','input.I[30]/1');
  add_block('simulink/Sources/Constant','ckt_gentoggle_32_odeCirc/circuit/const_622');
  set_param('ckt_gentoggle_32_odeCirc/circuit/const_622','Value','0.');
  set_param('ckt_gentoggle_32_odeCirc/circuit/const_622','position',[59,27,109,47]);
  add_line('ckt_gentoggle_32_odeCirc/circuit','const_622/1','input.I[31]/1');
  add_block('simulink/Sources/Constant','ckt_gentoggle_32_odeCirc/circuit/const_624');
  set_param('ckt_gentoggle_32_odeCirc/circuit/const_624','Value','0.');
  set_param('ckt_gentoggle_32_odeCirc/circuit/const_624','position',[661,668,711,688]);
  add_line('ckt_gentoggle_32_odeCirc/circuit','const_624/1','input.V[2]/1');
  add_block('simulink/Sources/Constant','ckt_gentoggle_32_odeCirc/circuit/const_626');
  set_param('ckt_gentoggle_32_odeCirc/circuit/const_626','Value','0.');
  set_param('ckt_gentoggle_32_odeCirc/circuit/const_626','position',[383,529,433,549]);
  add_line('ckt_gentoggle_32_odeCirc/circuit','const_626/1','input.V[3]/1');
  add_block('simulink/Sources/Constant','ckt_gentoggle_32_odeCirc/circuit/const_628');
  set_param('ckt_gentoggle_32_odeCirc/circuit/const_628','Value','0.');
  set_param('ckt_gentoggle_32_odeCirc/circuit/const_628','position',[21,575,71,595]);
  add_line('ckt_gentoggle_32_odeCirc/circuit','const_628/1','input.V[4]/1');
  add_block('simulink/Sources/Constant','ckt_gentoggle_32_odeCirc/circuit/const_630');
  set_param('ckt_gentoggle_32_odeCirc/circuit/const_630','Value','0.');
  set_param('ckt_gentoggle_32_odeCirc/circuit/const_630','position',[818,65,868,85]);
  add_line('ckt_gentoggle_32_odeCirc/circuit','const_630/1','input.V[5]/1');
  add_block('simulink/Sources/Constant','ckt_gentoggle_32_odeCirc/circuit/const_632');
  set_param('ckt_gentoggle_32_odeCirc/circuit/const_632','Value','0.');
  set_param('ckt_gentoggle_32_odeCirc/circuit/const_632','position',[543,437,593,457]);
  add_line('ckt_gentoggle_32_odeCirc/circuit','const_632/1','input.I[2]/1');
  add_block('simulink/Sources/Constant','ckt_gentoggle_32_odeCirc/circuit/const_634');
  set_param('ckt_gentoggle_32_odeCirc/circuit/const_634','Value','0.');
  set_param('ckt_gentoggle_32_odeCirc/circuit/const_634','position',[239,568,289,588]);
  add_line('ckt_gentoggle_32_odeCirc/circuit','const_634/1','input.I[3]/1');
  add_block('simulink/Sources/Constant','ckt_gentoggle_32_odeCirc/circuit/const_636');
  set_param('ckt_gentoggle_32_odeCirc/circuit/const_636','Value','0.');
  set_param('ckt_gentoggle_32_odeCirc/circuit/const_636','position',[833,357,883,377]);
  add_line('ckt_gentoggle_32_odeCirc/circuit','const_636/1','input.I[4]/1');
  add_block('simulink/Sources/Constant','ckt_gentoggle_32_odeCirc/circuit/const_638');
  set_param('ckt_gentoggle_32_odeCirc/circuit/const_638','Value','0.');
  set_param('ckt_gentoggle_32_odeCirc/circuit/const_638','position',[432,869,482,889]);
  add_line('ckt_gentoggle_32_odeCirc/circuit','const_638/1','input.I[5]/1');
  add_block('simulink/Sources/Constant','ckt_gentoggle_32_odeCirc/circuit/const_640');
  set_param('ckt_gentoggle_32_odeCirc/circuit/const_640','Value','0.');
  set_param('ckt_gentoggle_32_odeCirc/circuit/const_640','position',[849,72,899,92]);
  add_line('ckt_gentoggle_32_odeCirc/circuit','const_640/1','input.I[6]/1');
  add_block('simulink/Sources/Constant','ckt_gentoggle_32_odeCirc/circuit/const_642');
  set_param('ckt_gentoggle_32_odeCirc/circuit/const_642','Value','0.');
  set_param('ckt_gentoggle_32_odeCirc/circuit/const_642','position',[307,776,357,796]);
  add_line('ckt_gentoggle_32_odeCirc/circuit','const_642/1','input.I[7]/1');
  add_block('simulink/Sources/Constant','ckt_gentoggle_32_odeCirc/circuit/const_644');
  set_param('ckt_gentoggle_32_odeCirc/circuit/const_644','Value','0.');
  set_param('ckt_gentoggle_32_odeCirc/circuit/const_644','position',[406,416,456,436]);
  add_line('ckt_gentoggle_32_odeCirc/circuit','const_644/1','input.I[8]/1');
  add_block('simulink/Sources/Constant','ckt_gentoggle_32_odeCirc/circuit/const_646');
  set_param('ckt_gentoggle_32_odeCirc/circuit/const_646','Value','0.');
  set_param('ckt_gentoggle_32_odeCirc/circuit/const_646','position',[929,496,979,516]);
  add_line('ckt_gentoggle_32_odeCirc/circuit','const_646/1','input.I[9]/1');
  add_block('simulink/Sources/Constant','ckt_gentoggle_32_odeCirc/circuit/const_648');
  set_param('ckt_gentoggle_32_odeCirc/circuit/const_648','Value','0.');
  set_param('ckt_gentoggle_32_odeCirc/circuit/const_648','position',[53,674,103,694]);
  add_line('ckt_gentoggle_32_odeCirc/circuit','const_648/1','input.V[6]/1');
  add_block('simulink/Sources/Constant','ckt_gentoggle_32_odeCirc/circuit/const_650');
  set_param('ckt_gentoggle_32_odeCirc/circuit/const_650','Value','0.');
  set_param('ckt_gentoggle_32_odeCirc/circuit/const_650','position',[715,508,765,528]);
  add_line('ckt_gentoggle_32_odeCirc/circuit','const_650/1','input.V[7]/1');
  add_block('simulink/Sources/Constant','ckt_gentoggle_32_odeCirc/circuit/const_652');
  set_param('ckt_gentoggle_32_odeCirc/circuit/const_652','Value','-500.');
  set_param('ckt_gentoggle_32_odeCirc/circuit/const_652','position',[158,481,208,501]);
  add_line('ckt_gentoggle_32_odeCirc/circuit','const_652/1','input.V[8]/1');
  add_block('simulink/Sources/Constant','ckt_gentoggle_32_odeCirc/circuit/const_654');
  set_param('ckt_gentoggle_32_odeCirc/circuit/const_654','Value','337.632520764');
  set_param('ckt_gentoggle_32_odeCirc/circuit/const_654','position',[556,857,606,877]);
  add_line('ckt_gentoggle_32_odeCirc/circuit','const_654/1','input.I[10]/1');
  add_block('simulink/Sources/Constant','ckt_gentoggle_32_odeCirc/circuit/const_656');
  set_param('ckt_gentoggle_32_odeCirc/circuit/const_656','Value','15.6');
  set_param('ckt_gentoggle_32_odeCirc/circuit/const_656','position',[661,534,711,554]);
  add_line('ckt_gentoggle_32_odeCirc/circuit','const_656/1','input.I[11]/1');
  add_block('simulink/Sources/Constant','ckt_gentoggle_32_odeCirc/circuit/const_658');
  set_param('ckt_gentoggle_32_odeCirc/circuit/const_658','Value','-2.');
  set_param('ckt_gentoggle_32_odeCirc/circuit/const_658','position',[931,587,981,607]);
  add_line('ckt_gentoggle_32_odeCirc/circuit','const_658/1','input.I[12]/1');
  add_block('simulink/Sources/Constant','ckt_gentoggle_32_odeCirc/circuit/const_660');
  set_param('ckt_gentoggle_32_odeCirc/circuit/const_660','Value','4.');
  set_param('ckt_gentoggle_32_odeCirc/circuit/const_660','position',[410,506,460,526]);
  add_line('ckt_gentoggle_32_odeCirc/circuit','const_660/1','input.V[9]/1');
  add_block('simulink/Sources/Constant','ckt_gentoggle_32_odeCirc/circuit/const_662');
  set_param('ckt_gentoggle_32_odeCirc/circuit/const_662','Value','4.');
  set_param('ckt_gentoggle_32_odeCirc/circuit/const_662','position',[856,670,906,690]);
  add_line('ckt_gentoggle_32_odeCirc/circuit','const_662/1','input.V[10]/1');
  add_block('simulink/Sources/Constant','ckt_gentoggle_32_odeCirc/circuit/const_664');
  set_param('ckt_gentoggle_32_odeCirc/circuit/const_664','Value','4.');
  set_param('ckt_gentoggle_32_odeCirc/circuit/const_664','position',[82,286,132,306]);
  add_line('ckt_gentoggle_32_odeCirc/circuit','const_664/1','input.I[13]/1');
  add_block('simulink/Sources/Constant','ckt_gentoggle_32_odeCirc/circuit/const_666');
  set_param('ckt_gentoggle_32_odeCirc/circuit/const_666','Value','1000.75');
  set_param('ckt_gentoggle_32_odeCirc/circuit/const_666','position',[533,180,583,200]);
  add_line('ckt_gentoggle_32_odeCirc/circuit','const_666/1','input.V[11]/1');
  add_block('simulink/Sources/Constant','ckt_gentoggle_32_odeCirc/circuit/const_668');
  set_param('ckt_gentoggle_32_odeCirc/circuit/const_668','Value','1.');
  set_param('ckt_gentoggle_32_odeCirc/circuit/const_668','position',[863,155,913,175]);
  add_line('ckt_gentoggle_32_odeCirc/circuit','const_668/1','input.I[32]/1');
  add_block('simulink/Sources/Constant','ckt_gentoggle_32_odeCirc/circuit/const_670');
  set_param('ckt_gentoggle_32_odeCirc/circuit/const_670','Value','1.');
  set_param('ckt_gentoggle_32_odeCirc/circuit/const_670','position',[748,864,798,884]);
  add_line('ckt_gentoggle_32_odeCirc/circuit','const_670/1','input.V[18]/1');
  add_block('simulink/Sources/Constant','ckt_gentoggle_32_odeCirc/circuit/const_672');
  set_param('ckt_gentoggle_32_odeCirc/circuit/const_672','Value','1.');
  set_param('ckt_gentoggle_32_odeCirc/circuit/const_672','position',[779,524,829,544]);
  add_line('ckt_gentoggle_32_odeCirc/circuit','const_672/1','input.I[14]/1');
  add_block('simulink/Sources/Constant','ckt_gentoggle_32_odeCirc/circuit/const_674');
  set_param('ckt_gentoggle_32_odeCirc/circuit/const_674','Value','1.');
  set_param('ckt_gentoggle_32_odeCirc/circuit/const_674','position',[503,119,553,139]);
  add_line('ckt_gentoggle_32_odeCirc/circuit','const_674/1','input.V[12]/1');
  add_block('simulink/Sources/Constant','ckt_gentoggle_32_odeCirc/circuit/const_676');
  set_param('ckt_gentoggle_32_odeCirc/circuit/const_676','Value','1.');
  set_param('ckt_gentoggle_32_odeCirc/circuit/const_676','position',[525,513,575,533]);
  add_line('ckt_gentoggle_32_odeCirc/circuit','const_676/1','input.I[15]/1');
  add_block('simulink/Sources/Constant','ckt_gentoggle_32_odeCirc/circuit/const_678');
  set_param('ckt_gentoggle_32_odeCirc/circuit/const_678','Value','1.');
  set_param('ckt_gentoggle_32_odeCirc/circuit/const_678','position',[508,173,558,193]);
  add_line('ckt_gentoggle_32_odeCirc/circuit','const_678/1','input.I[16]/1');
  add_block('simulink/Sources/Constant','ckt_gentoggle_32_odeCirc/circuit/const_680');
  set_param('ckt_gentoggle_32_odeCirc/circuit/const_680','Value','1.');
  set_param('ckt_gentoggle_32_odeCirc/circuit/const_680','position',[210,713,260,733]);
  add_line('ckt_gentoggle_32_odeCirc/circuit','const_680/1','input.I[17]/1');
  add_block('simulink/Sources/Constant','ckt_gentoggle_32_odeCirc/circuit/const_682');
  set_param('ckt_gentoggle_32_odeCirc/circuit/const_682','Value','1.');
  set_param('ckt_gentoggle_32_odeCirc/circuit/const_682','position',[226,257,276,277]);
  add_line('ckt_gentoggle_32_odeCirc/circuit','const_682/1','input.I[18]/1');
  add_block('simulink/Ports & Subsystems/Out1','ckt_gentoggle_32_odeCirc/circuit/output.V[0]_out');
  add_block('simulink/Math Operations/Gain','ckt_gentoggle_32_odeCirc/circuit/_output.V[0]_out');
  add_line('ckt_gentoggle_32_odeCirc/circuit','_output.V[0]_out/1','output.V[0]_out/1');
  set_param('ckt_gentoggle_32_odeCirc/circuit/output.V[0]_out','position',[91,333,141,353]);
  add_line('ckt_gentoggle_32_odeCirc/circuit','output.V[0]/1','_output.V[0]_out/1');
  add_block('simulink/Ports & Subsystems/Out1','ckt_gentoggle_32_odeCirc/circuit/output.V[1]_out');
  add_block('simulink/Math Operations/Gain','ckt_gentoggle_32_odeCirc/circuit/_output.V[1]_out');
  add_line('ckt_gentoggle_32_odeCirc/circuit','_output.V[1]_out/1','output.V[1]_out/1');
  set_param('ckt_gentoggle_32_odeCirc/circuit/output.V[1]_out','position',[971,392,1021,412]);
  add_line('ckt_gentoggle_32_odeCirc/circuit','output.V[1]/1','_output.V[1]_out/1');
end
%
%
%preamble function
function preamble()
  %define model name
  model_name='ckt_gentoggle_32_odeCirc';
  %create and open the model
  open_system(new_system(model_name));
  %set solver method
  set_param(model_name,'Solver','ode3');
end
%
%
%library assembly function
function build_comp_library()
  add_block('simulink/Ports & Subsystems/Subsystem','ckt_gentoggle_32_odeCirc/library');
  set_param('ckt_gentoggle_32_odeCirc/library','position',[716,49,766,69]);
  delete_line('ckt_gentoggle_32_odeCirc/library','In1/1','Out1/1');
  delete_block('ckt_gentoggle_32_odeCirc/library/In1');
  delete_block('ckt_gentoggle_32_odeCirc/library/Out1');
  %
  %
  %
  add_block('simulink/Ports & Subsystems/Subsystem','ckt_gentoggle_32_odeCirc/library/mm');
  set_param('ckt_gentoggle_32_odeCirc/library/mm','position',[915,658,965,678]);
  delete_line('ckt_gentoggle_32_odeCirc/library/mm','In1/1','Out1/1');
  delete_block('ckt_gentoggle_32_odeCirc/library/mm/In1');
  delete_block('ckt_gentoggle_32_odeCirc/library/mm/Out1');
  add_block('simulink/Ports & Subsystems/In1','ckt_gentoggle_32_odeCirc/library/mm/kr');
  add_block('simulink/Math Operations/Gain','ckt_gentoggle_32_odeCirc/library/mm/_kr');
  set_param('ckt_gentoggle_32_odeCirc/library/mm/kr','position',[674,339,724,359]);
  add_block('simulink/Discontinuities/Saturation','ckt_gentoggle_32_odeCirc/library/mm/sat_7');
  set_param('ckt_gentoggle_32_odeCirc/library/mm/sat_7','UpperLimit','10.');
  set_param('ckt_gentoggle_32_odeCirc/library/mm/sat_7','LowerLimit','0.0001');
  set_param('ckt_gentoggle_32_odeCirc/library/mm/sat_7','position',[721,803,771,823]);
  add_line('ckt_gentoggle_32_odeCirc/library/mm','kr/1','sat_7/1');
  add_line('ckt_gentoggle_32_odeCirc/library/mm','sat_7/1','_kr/1');
  add_block('simulink/Ports & Subsystems/In1','ckt_gentoggle_32_odeCirc/library/mm/XY0');
  add_block('simulink/Math Operations/Gain','ckt_gentoggle_32_odeCirc/library/mm/_XY0');
  set_param('ckt_gentoggle_32_odeCirc/library/mm/XY0','position',[315,311,365,331]);
  add_block('simulink/Discontinuities/Saturation','ckt_gentoggle_32_odeCirc/library/mm/sat_14');
  set_param('ckt_gentoggle_32_odeCirc/library/mm/sat_14','UpperLimit','3300.');
  set_param('ckt_gentoggle_32_odeCirc/library/mm/sat_14','LowerLimit','0.');
  set_param('ckt_gentoggle_32_odeCirc/library/mm/sat_14','position',[46,6,96,26]);
  add_line('ckt_gentoggle_32_odeCirc/library/mm','XY0/1','sat_14/1');
  add_line('ckt_gentoggle_32_odeCirc/library/mm','sat_14/1','_XY0/1');
  add_block('simulink/Ports & Subsystems/In1','ckt_gentoggle_32_odeCirc/library/mm/Ytot');
  add_block('simulink/Math Operations/Gain','ckt_gentoggle_32_odeCirc/library/mm/_Ytot');
  set_param('ckt_gentoggle_32_odeCirc/library/mm/Ytot','position',[863,448,913,468]);
  add_block('simulink/Discontinuities/Saturation','ckt_gentoggle_32_odeCirc/library/mm/sat_21');
  set_param('ckt_gentoggle_32_odeCirc/library/mm/sat_21','UpperLimit','3300.');
  set_param('ckt_gentoggle_32_odeCirc/library/mm/sat_21','LowerLimit','0.0001');
  set_param('ckt_gentoggle_32_odeCirc/library/mm/sat_21','position',[414,914,464,934]);
  add_line('ckt_gentoggle_32_odeCirc/library/mm','Ytot/1','sat_21/1');
  add_line('ckt_gentoggle_32_odeCirc/library/mm','sat_21/1','_Ytot/1');
  add_block('simulink/Ports & Subsystems/In1','ckt_gentoggle_32_odeCirc/library/mm/kf');
  add_block('simulink/Math Operations/Gain','ckt_gentoggle_32_odeCirc/library/mm/_kf');
  set_param('ckt_gentoggle_32_odeCirc/library/mm/kf','position',[303,641,353,661]);
  add_block('simulink/Discontinuities/Saturation','ckt_gentoggle_32_odeCirc/library/mm/sat_28');
  set_param('ckt_gentoggle_32_odeCirc/library/mm/sat_28','UpperLimit','10.');
  set_param('ckt_gentoggle_32_odeCirc/library/mm/sat_28','LowerLimit','0.0001');
  set_param('ckt_gentoggle_32_odeCirc/library/mm/sat_28','position',[761,245,811,265]);
  add_line('ckt_gentoggle_32_odeCirc/library/mm','kf/1','sat_28/1');
  add_line('ckt_gentoggle_32_odeCirc/library/mm','sat_28/1','_kf/1');
  add_block('simulink/Ports & Subsystems/In1','ckt_gentoggle_32_odeCirc/library/mm/Xtot');
  add_block('simulink/Math Operations/Gain','ckt_gentoggle_32_odeCirc/library/mm/_Xtot');
  set_param('ckt_gentoggle_32_odeCirc/library/mm/Xtot','position',[988,424,1038,444]);
  add_block('simulink/Discontinuities/Saturation','ckt_gentoggle_32_odeCirc/library/mm/sat_35');
  set_param('ckt_gentoggle_32_odeCirc/library/mm/sat_35','UpperLimit','3300.');
  set_param('ckt_gentoggle_32_odeCirc/library/mm/sat_35','LowerLimit','0.0001');
  set_param('ckt_gentoggle_32_odeCirc/library/mm/sat_35','position',[330,183,380,203]);
  add_line('ckt_gentoggle_32_odeCirc/library/mm','Xtot/1','sat_35/1');
  add_line('ckt_gentoggle_32_odeCirc/library/mm','sat_35/1','_Xtot/1');
  add_block('simulink/Ports & Subsystems/Out1','ckt_gentoggle_32_odeCirc/library/mm/X');
  add_block('simulink/Math Operations/Gain','ckt_gentoggle_32_odeCirc/library/mm/_X');
  add_line('ckt_gentoggle_32_odeCirc/library/mm','_X/1','X/1');
  set_param('ckt_gentoggle_32_odeCirc/library/mm/X','position',[989,343,1039,363]);
  add_block('simulink/Ports & Subsystems/Out1','ckt_gentoggle_32_odeCirc/library/mm/XY');
  add_block('simulink/Math Operations/Gain','ckt_gentoggle_32_odeCirc/library/mm/_XY');
  add_line('ckt_gentoggle_32_odeCirc/library/mm','_XY/1','XY/1');
  set_param('ckt_gentoggle_32_odeCirc/library/mm/XY','position',[841,214,891,234]);
  add_block('simulink/Ports & Subsystems/Out1','ckt_gentoggle_32_odeCirc/library/mm/Y');
  add_block('simulink/Math Operations/Gain','ckt_gentoggle_32_odeCirc/library/mm/_Y');
  add_line('ckt_gentoggle_32_odeCirc/library/mm','_Y/1','Y/1');
  set_param('ckt_gentoggle_32_odeCirc/library/mm/Y','position',[867,418,917,438]);
  add_block('simulink/Math Operations/Sum','ckt_gentoggle_32_odeCirc/library/mm/sum_49');
  set_param('ckt_gentoggle_32_odeCirc/library/mm/sum_49','Inputs','+-');
  set_param('ckt_gentoggle_32_odeCirc/library/mm/sum_49','position',[257,382,307,402]);
  add_line('ckt_gentoggle_32_odeCirc/library/mm','_Xtot/1','sum_49/1');
  add_line('ckt_gentoggle_32_odeCirc/library/mm','_XY/1','sum_49/2');
  add_block('simulink/Discontinuities/Saturation','ckt_gentoggle_32_odeCirc/library/mm/sat_52');
  set_param('ckt_gentoggle_32_odeCirc/library/mm/sat_52','UpperLimit','1.');
  set_param('ckt_gentoggle_32_odeCirc/library/mm/sat_52','LowerLimit','0.');
  set_param('ckt_gentoggle_32_odeCirc/library/mm/sat_52','position',[723,825,773,845]);
  add_line('ckt_gentoggle_32_odeCirc/library/mm','sum_49/1','sat_52/1');
  add_line('ckt_gentoggle_32_odeCirc/library/mm','sat_52/1','_X/1');
  add_block('simulink/Math Operations/Product','ckt_gentoggle_32_odeCirc/library/mm/mul_54');
  set_param('ckt_gentoggle_32_odeCirc/library/mm/mul_54','Inputs','***');
  set_param('ckt_gentoggle_32_odeCirc/library/mm/mul_54','position',[177,0,227,20]);
  add_line('ckt_gentoggle_32_odeCirc/library/mm','_kf/1','mul_54/1');
  add_line('ckt_gentoggle_32_odeCirc/library/mm','_X/1','mul_54/2');
  add_line('ckt_gentoggle_32_odeCirc/library/mm','_Y/1','mul_54/3');
  add_block('simulink/Math Operations/Product','ckt_gentoggle_32_odeCirc/library/mm/mul_58');
  set_param('ckt_gentoggle_32_odeCirc/library/mm/mul_58','Inputs','**');
  set_param('ckt_gentoggle_32_odeCirc/library/mm/mul_58','position',[145,557,195,577]);
  add_line('ckt_gentoggle_32_odeCirc/library/mm','_kr/1','mul_58/1');
  add_line('ckt_gentoggle_32_odeCirc/library/mm','_XY/1','mul_58/2');
  add_block('simulink/Math Operations/Sum','ckt_gentoggle_32_odeCirc/library/mm/sum_61');
  set_param('ckt_gentoggle_32_odeCirc/library/mm/sum_61','Inputs','+-');
  set_param('ckt_gentoggle_32_odeCirc/library/mm/sum_61','position',[515,265,565,285]);
  add_line('ckt_gentoggle_32_odeCirc/library/mm','mul_54/1','sum_61/1');
  add_line('ckt_gentoggle_32_odeCirc/library/mm','mul_58/1','sum_61/2');
  add_block('simulink/Continuous/Integrator','ckt_gentoggle_32_odeCirc/library/mm/int_64');
  set_param('ckt_gentoggle_32_odeCirc/library/mm/int_64','position',[186,319,236,339]);
  add_block('simulink/Discontinuities/Saturation','ckt_gentoggle_32_odeCirc/library/mm/sat_66');
  set_param('ckt_gentoggle_32_odeCirc/library/mm/sat_66','UpperLimit','1.');
  set_param('ckt_gentoggle_32_odeCirc/library/mm/sat_66','LowerLimit','0.');
  set_param('ckt_gentoggle_32_odeCirc/library/mm/sat_66','position',[0,607,50,627]);
  add_block('simulink/Discontinuities/Saturation','ckt_gentoggle_32_odeCirc/library/mm/sat_68');
  set_param('ckt_gentoggle_32_odeCirc/library/mm/sat_68','UpperLimit','3300.');
  set_param('ckt_gentoggle_32_odeCirc/library/mm/sat_68','LowerLimit','0.');
  set_param('ckt_gentoggle_32_odeCirc/library/mm/sat_68','position',[575,180,625,200]);
  add_line('ckt_gentoggle_32_odeCirc/library/mm','sum_61/1','sat_66/1');
  add_line('ckt_gentoggle_32_odeCirc/library/mm','sat_66/1','int_64/1');
  add_line('ckt_gentoggle_32_odeCirc/library/mm','int_64/1','sat_68/1');
  add_line('ckt_gentoggle_32_odeCirc/library/mm','sat_68/1','_XY/1');
  add_block('simulink/Math Operations/Sum','ckt_gentoggle_32_odeCirc/library/mm/sum_70');
  set_param('ckt_gentoggle_32_odeCirc/library/mm/sum_70','Inputs','+-');
  set_param('ckt_gentoggle_32_odeCirc/library/mm/sum_70','position',[885,903,935,923]);
  add_line('ckt_gentoggle_32_odeCirc/library/mm','_Ytot/1','sum_70/1');
  add_line('ckt_gentoggle_32_odeCirc/library/mm','_XY/1','sum_70/2');
  add_block('simulink/Discontinuities/Saturation','ckt_gentoggle_32_odeCirc/library/mm/sat_73');
  set_param('ckt_gentoggle_32_odeCirc/library/mm/sat_73','UpperLimit','1.');
  set_param('ckt_gentoggle_32_odeCirc/library/mm/sat_73','LowerLimit','0.');
  set_param('ckt_gentoggle_32_odeCirc/library/mm/sat_73','position',[544,100,594,120]);
  add_line('ckt_gentoggle_32_odeCirc/library/mm','sum_70/1','sat_73/1');
  add_line('ckt_gentoggle_32_odeCirc/library/mm','sat_73/1','_Y/1');
  %
  add_block('simulink/Ports & Subsystems/Subsystem','ckt_gentoggle_32_odeCirc/library/vgain');
  set_param('ckt_gentoggle_32_odeCirc/library/vgain','position',[506,680,556,700]);
  delete_line('ckt_gentoggle_32_odeCirc/library/vgain','In1/1','Out1/1');
  delete_block('ckt_gentoggle_32_odeCirc/library/vgain/In1');
  delete_block('ckt_gentoggle_32_odeCirc/library/vgain/Out1');
  add_block('simulink/Ports & Subsystems/In1','ckt_gentoggle_32_odeCirc/library/vgain/X');
  add_block('simulink/Math Operations/Gain','ckt_gentoggle_32_odeCirc/library/vgain/_X');
  set_param('ckt_gentoggle_32_odeCirc/library/vgain/X','position',[542,771,592,791]);
  add_block('simulink/Discontinuities/Saturation','ckt_gentoggle_32_odeCirc/library/vgain/sat_81');
  set_param('ckt_gentoggle_32_odeCirc/library/vgain/sat_81','UpperLimit','3300.');
  set_param('ckt_gentoggle_32_odeCirc/library/vgain/sat_81','LowerLimit','0.0001');
  set_param('ckt_gentoggle_32_odeCirc/library/vgain/sat_81','position',[586,737,636,757]);
  add_line('ckt_gentoggle_32_odeCirc/library/vgain','X/1','sat_81/1');
  add_line('ckt_gentoggle_32_odeCirc/library/vgain','sat_81/1','_X/1');
  add_block('simulink/Ports & Subsystems/In1','ckt_gentoggle_32_odeCirc/library/vgain/Y');
  add_block('simulink/Math Operations/Gain','ckt_gentoggle_32_odeCirc/library/vgain/_Y');
  set_param('ckt_gentoggle_32_odeCirc/library/vgain/Y','position',[895,689,945,709]);
  add_block('simulink/Discontinuities/Saturation','ckt_gentoggle_32_odeCirc/library/vgain/sat_88');
  set_param('ckt_gentoggle_32_odeCirc/library/vgain/sat_88','UpperLimit','3300.');
  set_param('ckt_gentoggle_32_odeCirc/library/vgain/sat_88','LowerLimit','1.');
  set_param('ckt_gentoggle_32_odeCirc/library/vgain/sat_88','position',[908,911,958,931]);
  add_line('ckt_gentoggle_32_odeCirc/library/vgain','Y/1','sat_88/1');
  add_line('ckt_gentoggle_32_odeCirc/library/vgain','sat_88/1','_Y/1');
  add_block('simulink/Ports & Subsystems/In1','ckt_gentoggle_32_odeCirc/library/vgain/Z');
  add_block('simulink/Math Operations/Gain','ckt_gentoggle_32_odeCirc/library/vgain/_Z');
  set_param('ckt_gentoggle_32_odeCirc/library/vgain/Z','position',[336,557,386,577]);
  add_block('simulink/Discontinuities/Saturation','ckt_gentoggle_32_odeCirc/library/vgain/sat_95');
  set_param('ckt_gentoggle_32_odeCirc/library/vgain/sat_95','UpperLimit','3300.');
  set_param('ckt_gentoggle_32_odeCirc/library/vgain/sat_95','LowerLimit','0.0001');
  set_param('ckt_gentoggle_32_odeCirc/library/vgain/sat_95','position',[158,180,208,200]);
  add_line('ckt_gentoggle_32_odeCirc/library/vgain','Z/1','sat_95/1');
  add_line('ckt_gentoggle_32_odeCirc/library/vgain','sat_95/1','_Z/1');
  add_block('simulink/Ports & Subsystems/Out1','ckt_gentoggle_32_odeCirc/library/vgain/P');
  add_block('simulink/Math Operations/Gain','ckt_gentoggle_32_odeCirc/library/vgain/_P');
  add_line('ckt_gentoggle_32_odeCirc/library/vgain','_P/1','P/1');
  set_param('ckt_gentoggle_32_odeCirc/library/vgain/P','position',[4,54,54,74]);
  add_block('simulink/Math Operations/Product','ckt_gentoggle_32_odeCirc/library/vgain/div_101');
  set_param('ckt_gentoggle_32_odeCirc/library/vgain/div_101','Inputs','*/');
  set_param('ckt_gentoggle_32_odeCirc/library/vgain/div_101','position',[172,411,222,431]);
  add_line('ckt_gentoggle_32_odeCirc/library/vgain','_X/1','div_101/1');
  add_line('ckt_gentoggle_32_odeCirc/library/vgain','_Y/1','div_101/2');
  add_block('simulink/Sources/Constant','ckt_gentoggle_32_odeCirc/library/vgain/const_104');
  set_param('ckt_gentoggle_32_odeCirc/library/vgain/const_104','Value','0.5');
  set_param('ckt_gentoggle_32_odeCirc/library/vgain/const_104','position',[176,172,226,192]);
  add_block('simulink/Math Operations/Product','ckt_gentoggle_32_odeCirc/library/vgain/mul_106');
  set_param('ckt_gentoggle_32_odeCirc/library/vgain/mul_106','Inputs','***');
  set_param('ckt_gentoggle_32_odeCirc/library/vgain/mul_106','position',[964,924,1014,944]);
  add_line('ckt_gentoggle_32_odeCirc/library/vgain','div_101/1','mul_106/1');
  add_line('ckt_gentoggle_32_odeCirc/library/vgain','_Z/1','mul_106/2');
  add_line('ckt_gentoggle_32_odeCirc/library/vgain','const_104/1','mul_106/3');
  add_block('simulink/Discontinuities/Saturation','ckt_gentoggle_32_odeCirc/library/vgain/sat_110');
  set_param('ckt_gentoggle_32_odeCirc/library/vgain/sat_110','UpperLimit','1.');
  set_param('ckt_gentoggle_32_odeCirc/library/vgain/sat_110','LowerLimit','0.');
  set_param('ckt_gentoggle_32_odeCirc/library/vgain/sat_110','position',[858,482,908,502]);
  add_line('ckt_gentoggle_32_odeCirc/library/vgain','mul_106/1','sat_110/1');
  add_line('ckt_gentoggle_32_odeCirc/library/vgain','sat_110/1','_P/1');
  %
  add_block('simulink/Ports & Subsystems/Subsystem','ckt_gentoggle_32_odeCirc/library/switch');
  set_param('ckt_gentoggle_32_odeCirc/library/switch','position',[612,761,662,781]);
  delete_line('ckt_gentoggle_32_odeCirc/library/switch','In1/1','Out1/1');
  delete_block('ckt_gentoggle_32_odeCirc/library/switch/In1');
  delete_block('ckt_gentoggle_32_odeCirc/library/switch/Out1');
  add_block('simulink/Ports & Subsystems/In1','ckt_gentoggle_32_odeCirc/library/switch/n');
  add_block('simulink/Math Operations/Gain','ckt_gentoggle_32_odeCirc/library/switch/_n');
  set_param('ckt_gentoggle_32_odeCirc/library/switch/n','position',[92,567,142,587]);
  add_block('simulink/Discontinuities/Saturation','ckt_gentoggle_32_odeCirc/library/switch/sat_118');
  set_param('ckt_gentoggle_32_odeCirc/library/switch/sat_118','UpperLimit','3300.');
  set_param('ckt_gentoggle_32_odeCirc/library/switch/sat_118','LowerLimit','0.5');
  set_param('ckt_gentoggle_32_odeCirc/library/switch/sat_118','position',[609,396,659,416]);
  add_line('ckt_gentoggle_32_odeCirc/library/switch','n/1','sat_118/1');
  add_line('ckt_gentoggle_32_odeCirc/library/switch','sat_118/1','_n/1');
  add_block('simulink/Ports & Subsystems/In1','ckt_gentoggle_32_odeCirc/library/switch/SUB');
  add_block('simulink/Math Operations/Gain','ckt_gentoggle_32_odeCirc/library/switch/_SUB');
  set_param('ckt_gentoggle_32_odeCirc/library/switch/SUB','position',[890,541,940,561]);
  add_block('simulink/Discontinuities/Saturation','ckt_gentoggle_32_odeCirc/library/switch/sat_125');
  set_param('ckt_gentoggle_32_odeCirc/library/switch/sat_125','UpperLimit','10.');
  set_param('ckt_gentoggle_32_odeCirc/library/switch/sat_125','LowerLimit','0.0001');
  set_param('ckt_gentoggle_32_odeCirc/library/switch/sat_125','position',[377,374,427,394]);
  add_line('ckt_gentoggle_32_odeCirc/library/switch','SUB/1','sat_125/1');
  add_line('ckt_gentoggle_32_odeCirc/library/switch','sat_125/1','_SUB/1');
  add_block('simulink/Ports & Subsystems/In1','ckt_gentoggle_32_odeCirc/library/switch/Kmod');
  add_block('simulink/Math Operations/Gain','ckt_gentoggle_32_odeCirc/library/switch/_Kmod');
  set_param('ckt_gentoggle_32_odeCirc/library/switch/Kmod','position',[269,409,319,429]);
  add_block('simulink/Discontinuities/Saturation','ckt_gentoggle_32_odeCirc/library/switch/sat_132');
  set_param('ckt_gentoggle_32_odeCirc/library/switch/sat_132','UpperLimit','10.');
  set_param('ckt_gentoggle_32_odeCirc/library/switch/sat_132','LowerLimit','0.0001');
  set_param('ckt_gentoggle_32_odeCirc/library/switch/sat_132','position',[516,31,566,51]);
  add_line('ckt_gentoggle_32_odeCirc/library/switch','Kmod/1','sat_132/1');
  add_line('ckt_gentoggle_32_odeCirc/library/switch','sat_132/1','_Kmod/1');
  add_block('simulink/Ports & Subsystems/In1','ckt_gentoggle_32_odeCirc/library/switch/Vmax');
  add_block('simulink/Math Operations/Gain','ckt_gentoggle_32_odeCirc/library/switch/_Vmax');
  set_param('ckt_gentoggle_32_odeCirc/library/switch/Vmax','position',[93,794,143,814]);
  add_block('simulink/Discontinuities/Saturation','ckt_gentoggle_32_odeCirc/library/switch/sat_139');
  set_param('ckt_gentoggle_32_odeCirc/library/switch/sat_139','UpperLimit','10.');
  set_param('ckt_gentoggle_32_odeCirc/library/switch/sat_139','LowerLimit','0.0001');
  set_param('ckt_gentoggle_32_odeCirc/library/switch/sat_139','position',[293,246,343,266]);
  add_line('ckt_gentoggle_32_odeCirc/library/switch','Vmax/1','sat_139/1');
  add_line('ckt_gentoggle_32_odeCirc/library/switch','sat_139/1','_Vmax/1');
  add_block('simulink/Ports & Subsystems/Out1','ckt_gentoggle_32_odeCirc/library/switch/PROD');
  add_block('simulink/Math Operations/Gain','ckt_gentoggle_32_odeCirc/library/switch/_PROD');
  add_line('ckt_gentoggle_32_odeCirc/library/switch','_PROD/1','PROD/1');
  set_param('ckt_gentoggle_32_odeCirc/library/switch/PROD','position',[451,642,501,662]);
  add_block('simulink/Math Operations/Product','ckt_gentoggle_32_odeCirc/library/switch/div_145');
  set_param('ckt_gentoggle_32_odeCirc/library/switch/div_145','Inputs','*/');
  set_param('ckt_gentoggle_32_odeCirc/library/switch/div_145','position',[359,868,409,888]);
  add_line('ckt_gentoggle_32_odeCirc/library/switch','_SUB/1','div_145/1');
  add_line('ckt_gentoggle_32_odeCirc/library/switch','_Kmod/1','div_145/2');
  add_block('simulink/Sources/Constant','ckt_gentoggle_32_odeCirc/library/switch/const_148');
  set_param('ckt_gentoggle_32_odeCirc/library/switch/const_148','Value','1.');
  set_param('ckt_gentoggle_32_odeCirc/library/switch/const_148','position',[16,190,66,210]);
  add_block('simulink/Math Operations/Sum','ckt_gentoggle_32_odeCirc/library/switch/sub_150');
  set_param('ckt_gentoggle_32_odeCirc/library/switch/sub_150','Inputs','++');
  set_param('ckt_gentoggle_32_odeCirc/library/switch/sub_150','position',[334,366,384,386]);
  add_line('ckt_gentoggle_32_odeCirc/library/switch','div_145/1','sub_150/1');
  add_line('ckt_gentoggle_32_odeCirc/library/switch','const_148/1','sub_150/2');
  add_block('simulink/Sources/Constant','ckt_gentoggle_32_odeCirc/library/switch/const_153');
  set_param('ckt_gentoggle_32_odeCirc/library/switch/const_153','Value','500.');
  set_param('ckt_gentoggle_32_odeCirc/library/switch/const_153','position',[1,910,51,930]);
  add_block('simulink/Math Operations/Product','ckt_gentoggle_32_odeCirc/library/switch/div_155');
  set_param('ckt_gentoggle_32_odeCirc/library/switch/div_155','Inputs','*/');
  set_param('ckt_gentoggle_32_odeCirc/library/switch/div_155','position',[588,30,638,50]);
  add_line('ckt_gentoggle_32_odeCirc/library/switch','_n/1','div_155/1');
  add_line('ckt_gentoggle_32_odeCirc/library/switch','const_153/1','div_155/2');
  add_block('simulink/Math Operations/Math Function','ckt_gentoggle_32_odeCirc/library/switch/pow_158');
  set_param('ckt_gentoggle_32_odeCirc/library/switch/pow_158','Function','pow');
  set_param('ckt_gentoggle_32_odeCirc/library/switch/pow_158','position',[447,596,497,616]);
  add_line('ckt_gentoggle_32_odeCirc/library/switch','div_155/1','pow_158/2');
  add_line('ckt_gentoggle_32_odeCirc/library/switch','sub_150/1','pow_158/1');
  add_block('simulink/Math Operations/Product','ckt_gentoggle_32_odeCirc/library/switch/div_161');
  set_param('ckt_gentoggle_32_odeCirc/library/switch/div_161','Inputs','*/');
  set_param('ckt_gentoggle_32_odeCirc/library/switch/div_161','position',[499,118,549,138]);
  add_line('ckt_gentoggle_32_odeCirc/library/switch','_Vmax/1','div_161/1');
  add_line('ckt_gentoggle_32_odeCirc/library/switch','pow_158/1','div_161/2');
  add_block('simulink/Discontinuities/Saturation','ckt_gentoggle_32_odeCirc/library/switch/sat_164');
  set_param('ckt_gentoggle_32_odeCirc/library/switch/sat_164','UpperLimit','1.');
  set_param('ckt_gentoggle_32_odeCirc/library/switch/sat_164','LowerLimit','0.');
  set_param('ckt_gentoggle_32_odeCirc/library/switch/sat_164','position',[127,789,177,809]);
  add_line('ckt_gentoggle_32_odeCirc/library/switch','div_161/1','sat_164/1');
  add_line('ckt_gentoggle_32_odeCirc/library/switch','sat_164/1','_PROD/1');
  %
  add_block('simulink/Ports & Subsystems/Subsystem','ckt_gentoggle_32_odeCirc/library/ihill');
  set_param('ckt_gentoggle_32_odeCirc/library/ihill','position',[397,207,447,227]);
  delete_line('ckt_gentoggle_32_odeCirc/library/ihill','In1/1','Out1/1');
  delete_block('ckt_gentoggle_32_odeCirc/library/ihill/In1');
  delete_block('ckt_gentoggle_32_odeCirc/library/ihill/Out1');
  add_block('simulink/Ports & Subsystems/In1','ckt_gentoggle_32_odeCirc/library/ihill/n');
  add_block('simulink/Math Operations/Gain','ckt_gentoggle_32_odeCirc/library/ihill/_n');
  set_param('ckt_gentoggle_32_odeCirc/library/ihill/n','position',[482,962,532,982]);
  add_block('simulink/Discontinuities/Saturation','ckt_gentoggle_32_odeCirc/library/ihill/sat_172');
  set_param('ckt_gentoggle_32_odeCirc/library/ihill/sat_172','UpperLimit','5.');
  set_param('ckt_gentoggle_32_odeCirc/library/ihill/sat_172','LowerLimit','1.');
  set_param('ckt_gentoggle_32_odeCirc/library/ihill/sat_172','position',[157,475,207,495]);
  add_line('ckt_gentoggle_32_odeCirc/library/ihill','n/1','sat_172/1');
  add_line('ckt_gentoggle_32_odeCirc/library/ihill','sat_172/1','_n/1');
  add_block('simulink/Ports & Subsystems/In1','ckt_gentoggle_32_odeCirc/library/ihill/S');
  add_block('simulink/Math Operations/Gain','ckt_gentoggle_32_odeCirc/library/ihill/_S');
  set_param('ckt_gentoggle_32_odeCirc/library/ihill/S','position',[225,801,275,821]);
  add_block('simulink/Discontinuities/Saturation','ckt_gentoggle_32_odeCirc/library/ihill/sat_179');
  set_param('ckt_gentoggle_32_odeCirc/library/ihill/sat_179','UpperLimit','10.');
  set_param('ckt_gentoggle_32_odeCirc/library/ihill/sat_179','LowerLimit','1.');
  set_param('ckt_gentoggle_32_odeCirc/library/ihill/sat_179','position',[833,839,883,859]);
  add_line('ckt_gentoggle_32_odeCirc/library/ihill','S/1','sat_179/1');
  add_line('ckt_gentoggle_32_odeCirc/library/ihill','sat_179/1','_S/1');
  add_block('simulink/Ports & Subsystems/In1','ckt_gentoggle_32_odeCirc/library/ihill/Km');
  add_block('simulink/Math Operations/Gain','ckt_gentoggle_32_odeCirc/library/ihill/_Km');
  set_param('ckt_gentoggle_32_odeCirc/library/ihill/Km','position',[649,90,699,110]);
  add_block('simulink/Discontinuities/Saturation','ckt_gentoggle_32_odeCirc/library/ihill/sat_186');
  set_param('ckt_gentoggle_32_odeCirc/library/ihill/sat_186','UpperLimit','10.');
  set_param('ckt_gentoggle_32_odeCirc/library/ihill/sat_186','LowerLimit','1.');
  set_param('ckt_gentoggle_32_odeCirc/library/ihill/sat_186','position',[814,621,864,641]);
  add_line('ckt_gentoggle_32_odeCirc/library/ihill','Km/1','sat_186/1');
  add_line('ckt_gentoggle_32_odeCirc/library/ihill','sat_186/1','_Km/1');
  add_block('simulink/Ports & Subsystems/In1','ckt_gentoggle_32_odeCirc/library/ihill/Vmax');
  add_block('simulink/Math Operations/Gain','ckt_gentoggle_32_odeCirc/library/ihill/_Vmax');
  set_param('ckt_gentoggle_32_odeCirc/library/ihill/Vmax','position',[973,790,1023,810]);
  add_block('simulink/Discontinuities/Saturation','ckt_gentoggle_32_odeCirc/library/ihill/sat_193');
  set_param('ckt_gentoggle_32_odeCirc/library/ihill/sat_193','UpperLimit','10.');
  set_param('ckt_gentoggle_32_odeCirc/library/ihill/sat_193','LowerLimit','0.0001');
  set_param('ckt_gentoggle_32_odeCirc/library/ihill/sat_193','position',[664,517,714,537]);
  add_line('ckt_gentoggle_32_odeCirc/library/ihill','Vmax/1','sat_193/1');
  add_line('ckt_gentoggle_32_odeCirc/library/ihill','sat_193/1','_Vmax/1');
  add_block('simulink/Ports & Subsystems/Out1','ckt_gentoggle_32_odeCirc/library/ihill/STIM');
  add_block('simulink/Math Operations/Gain','ckt_gentoggle_32_odeCirc/library/ihill/_STIM');
  add_line('ckt_gentoggle_32_odeCirc/library/ihill','_STIM/1','STIM/1');
  set_param('ckt_gentoggle_32_odeCirc/library/ihill/STIM','position',[145,890,195,910]);
  add_block('simulink/Ports & Subsystems/Out1','ckt_gentoggle_32_odeCirc/library/ihill/REP');
  add_block('simulink/Math Operations/Gain','ckt_gentoggle_32_odeCirc/library/ihill/_REP');
  add_line('ckt_gentoggle_32_odeCirc/library/ihill','_REP/1','REP/1');
  set_param('ckt_gentoggle_32_odeCirc/library/ihill/REP','position',[640,144,690,164]);
  add_block('simulink/Ports & Subsystems/In1','ckt_gentoggle_32_odeCirc/library/ihill/SWK');
  add_block('simulink/Math Operations/Gain','ckt_gentoggle_32_odeCirc/library/ihill/_SWK');
  set_param('ckt_gentoggle_32_odeCirc/library/ihill/SWK','position',[422,81,472,101]);
  add_line('ckt_gentoggle_32_odeCirc/library/ihill','SWK/1','_SWK/1');
  add_block('simulink/Math Operations/Product','ckt_gentoggle_32_odeCirc/library/ihill/div_208');
  set_param('ckt_gentoggle_32_odeCirc/library/ihill/div_208','Inputs','*/');
  set_param('ckt_gentoggle_32_odeCirc/library/ihill/div_208','position',[146,205,196,225]);
  add_line('ckt_gentoggle_32_odeCirc/library/ihill','_S/1','div_208/1');
  add_line('ckt_gentoggle_32_odeCirc/library/ihill','_Km/1','div_208/2');
  add_block('simulink/Math Operations/Math Function','ckt_gentoggle_32_odeCirc/library/ihill/pow_211');
  set_param('ckt_gentoggle_32_odeCirc/library/ihill/pow_211','Function','pow');
  set_param('ckt_gentoggle_32_odeCirc/library/ihill/pow_211','position',[641,504,691,524]);
  add_line('ckt_gentoggle_32_odeCirc/library/ihill','_n/1','pow_211/2');
  add_line('ckt_gentoggle_32_odeCirc/library/ihill','div_208/1','pow_211/1');
  add_block('simulink/Math Operations/Product','ckt_gentoggle_32_odeCirc/library/ihill/div_214');
  set_param('ckt_gentoggle_32_odeCirc/library/ihill/div_214','Inputs','*/');
  set_param('ckt_gentoggle_32_odeCirc/library/ihill/div_214','position',[190,69,240,89]);
  add_line('ckt_gentoggle_32_odeCirc/library/ihill','_S/1','div_214/1');
  add_line('ckt_gentoggle_32_odeCirc/library/ihill','_Km/1','div_214/2');
  add_block('simulink/Math Operations/Math Function','ckt_gentoggle_32_odeCirc/library/ihill/pow_217');
  set_param('ckt_gentoggle_32_odeCirc/library/ihill/pow_217','Function','pow');
  set_param('ckt_gentoggle_32_odeCirc/library/ihill/pow_217','position',[245,551,295,571]);
  add_line('ckt_gentoggle_32_odeCirc/library/ihill','_n/1','pow_217/2');
  add_line('ckt_gentoggle_32_odeCirc/library/ihill','div_214/1','pow_217/1');
  add_block('simulink/Sources/Constant','ckt_gentoggle_32_odeCirc/library/ihill/const_220');
  set_param('ckt_gentoggle_32_odeCirc/library/ihill/const_220','Value','1.');
  set_param('ckt_gentoggle_32_odeCirc/library/ihill/const_220','position',[756,100,806,120]);
  add_block('simulink/Math Operations/Sum','ckt_gentoggle_32_odeCirc/library/ihill/sub_222');
  set_param('ckt_gentoggle_32_odeCirc/library/ihill/sub_222','Inputs','++');
  set_param('ckt_gentoggle_32_odeCirc/library/ihill/sub_222','position',[727,574,777,594]);
  add_line('ckt_gentoggle_32_odeCirc/library/ihill','pow_217/1','sub_222/1');
  add_line('ckt_gentoggle_32_odeCirc/library/ihill','const_220/1','sub_222/2');
  add_block('simulink/Math Operations/Product','ckt_gentoggle_32_odeCirc/library/ihill/div_225');
  set_param('ckt_gentoggle_32_odeCirc/library/ihill/div_225','Inputs','*/');
  set_param('ckt_gentoggle_32_odeCirc/library/ihill/div_225','position',[435,439,485,459]);
  add_line('ckt_gentoggle_32_odeCirc/library/ihill','pow_211/1','div_225/1');
  add_line('ckt_gentoggle_32_odeCirc/library/ihill','sub_222/1','div_225/2');
  add_block('simulink/Math Operations/Product','ckt_gentoggle_32_odeCirc/library/ihill/mul_228');
  set_param('ckt_gentoggle_32_odeCirc/library/ihill/mul_228','Inputs','**');
  set_param('ckt_gentoggle_32_odeCirc/library/ihill/mul_228','position',[870,848,920,868]);
  add_line('ckt_gentoggle_32_odeCirc/library/ihill','_Vmax/1','mul_228/1');
  add_line('ckt_gentoggle_32_odeCirc/library/ihill','div_225/1','mul_228/2');
  add_block('simulink/Discontinuities/Saturation','ckt_gentoggle_32_odeCirc/library/ihill/sat_231');
  set_param('ckt_gentoggle_32_odeCirc/library/ihill/sat_231','UpperLimit','1.');
  set_param('ckt_gentoggle_32_odeCirc/library/ihill/sat_231','LowerLimit','0.');
  set_param('ckt_gentoggle_32_odeCirc/library/ihill/sat_231','position',[286,385,336,405]);
  add_line('ckt_gentoggle_32_odeCirc/library/ihill','mul_228/1','sat_231/1');
  add_line('ckt_gentoggle_32_odeCirc/library/ihill','sat_231/1','_STIM/1');
  add_block('simulink/Math Operations/Product','ckt_gentoggle_32_odeCirc/library/ihill/mul_233');
  set_param('ckt_gentoggle_32_odeCirc/library/ihill/mul_233','Inputs','**');
  set_param('ckt_gentoggle_32_odeCirc/library/ihill/mul_233','position',[982,659,1032,679]);
  add_line('ckt_gentoggle_32_odeCirc/library/ihill','_n/1','mul_233/1');
  add_line('ckt_gentoggle_32_odeCirc/library/ihill','_SWK/1','mul_233/2');
  add_block('simulink/Math Operations/Math Function','ckt_gentoggle_32_odeCirc/library/ihill/pow_236');
  set_param('ckt_gentoggle_32_odeCirc/library/ihill/pow_236','Function','pow');
  set_param('ckt_gentoggle_32_odeCirc/library/ihill/pow_236','position',[696,158,746,178]);
  add_line('ckt_gentoggle_32_odeCirc/library/ihill','mul_233/1','pow_236/2');
  add_line('ckt_gentoggle_32_odeCirc/library/ihill','_Km/1','pow_236/1');
  add_block('simulink/Math Operations/Math Function','ckt_gentoggle_32_odeCirc/library/ihill/pow_239');
  set_param('ckt_gentoggle_32_odeCirc/library/ihill/pow_239','Function','pow');
  set_param('ckt_gentoggle_32_odeCirc/library/ihill/pow_239','position',[705,974,755,994]);
  add_line('ckt_gentoggle_32_odeCirc/library/ihill','_n/1','pow_239/2');
  add_line('ckt_gentoggle_32_odeCirc/library/ihill','_S/1','pow_239/1');
  add_block('simulink/Math Operations/Product','ckt_gentoggle_32_odeCirc/library/ihill/mul_242');
  set_param('ckt_gentoggle_32_odeCirc/library/ihill/mul_242','Inputs','**');
  set_param('ckt_gentoggle_32_odeCirc/library/ihill/mul_242','position',[488,443,538,463]);
  add_line('ckt_gentoggle_32_odeCirc/library/ihill','_n/1','mul_242/1');
  add_line('ckt_gentoggle_32_odeCirc/library/ihill','_SWK/1','mul_242/2');
  add_block('simulink/Math Operations/Math Function','ckt_gentoggle_32_odeCirc/library/ihill/pow_245');
  set_param('ckt_gentoggle_32_odeCirc/library/ihill/pow_245','Function','pow');
  set_param('ckt_gentoggle_32_odeCirc/library/ihill/pow_245','position',[456,759,506,779]);
  add_line('ckt_gentoggle_32_odeCirc/library/ihill','mul_242/1','pow_245/2');
  add_line('ckt_gentoggle_32_odeCirc/library/ihill','_Km/1','pow_245/1');
  add_block('simulink/Math Operations/Sum','ckt_gentoggle_32_odeCirc/library/ihill/sub_248');
  set_param('ckt_gentoggle_32_odeCirc/library/ihill/sub_248','Inputs','++');
  set_param('ckt_gentoggle_32_odeCirc/library/ihill/sub_248','position',[866,126,916,146]);
  add_line('ckt_gentoggle_32_odeCirc/library/ihill','pow_239/1','sub_248/1');
  add_line('ckt_gentoggle_32_odeCirc/library/ihill','pow_245/1','sub_248/2');
  add_block('simulink/Math Operations/Product','ckt_gentoggle_32_odeCirc/library/ihill/div_251');
  set_param('ckt_gentoggle_32_odeCirc/library/ihill/div_251','Inputs','*/');
  set_param('ckt_gentoggle_32_odeCirc/library/ihill/div_251','position',[567,742,617,762]);
  add_line('ckt_gentoggle_32_odeCirc/library/ihill','pow_236/1','div_251/1');
  add_line('ckt_gentoggle_32_odeCirc/library/ihill','sub_248/1','div_251/2');
  add_block('simulink/Math Operations/Product','ckt_gentoggle_32_odeCirc/library/ihill/mul_254');
  set_param('ckt_gentoggle_32_odeCirc/library/ihill/mul_254','Inputs','**');
  set_param('ckt_gentoggle_32_odeCirc/library/ihill/mul_254','position',[457,699,507,719]);
  add_line('ckt_gentoggle_32_odeCirc/library/ihill','_Vmax/1','mul_254/1');
  add_line('ckt_gentoggle_32_odeCirc/library/ihill','div_251/1','mul_254/2');
  add_block('simulink/Discontinuities/Saturation','ckt_gentoggle_32_odeCirc/library/ihill/sat_257');
  set_param('ckt_gentoggle_32_odeCirc/library/ihill/sat_257','UpperLimit','1.');
  set_param('ckt_gentoggle_32_odeCirc/library/ihill/sat_257','LowerLimit','0.');
  set_param('ckt_gentoggle_32_odeCirc/library/ihill/sat_257','position',[550,276,600,296]);
  add_line('ckt_gentoggle_32_odeCirc/library/ihill','mul_254/1','sat_257/1');
  add_line('ckt_gentoggle_32_odeCirc/library/ihill','sat_257/1','_REP/1');
  %
  add_block('simulink/Ports & Subsystems/Subsystem','ckt_gentoggle_32_odeCirc/library/itov');
  set_param('ckt_gentoggle_32_odeCirc/library/itov','position',[346,517,396,537]);
  delete_line('ckt_gentoggle_32_odeCirc/library/itov','In1/1','Out1/1');
  delete_block('ckt_gentoggle_32_odeCirc/library/itov/In1');
  delete_block('ckt_gentoggle_32_odeCirc/library/itov/Out1');
  add_block('simulink/Ports & Subsystems/In1','ckt_gentoggle_32_odeCirc/library/itov/X');
  add_block('simulink/Math Operations/Gain','ckt_gentoggle_32_odeCirc/library/itov/_X');
  set_param('ckt_gentoggle_32_odeCirc/library/itov/X','position',[107,627,157,647]);
  add_block('simulink/Discontinuities/Saturation','ckt_gentoggle_32_odeCirc/library/itov/sat_265');
  set_param('ckt_gentoggle_32_odeCirc/library/itov/sat_265','UpperLimit','10.');
  set_param('ckt_gentoggle_32_odeCirc/library/itov/sat_265','LowerLimit','0.0001');
  set_param('ckt_gentoggle_32_odeCirc/library/itov/sat_265','position',[831,572,881,592]);
  add_line('ckt_gentoggle_32_odeCirc/library/itov','X/1','sat_265/1');
  add_line('ckt_gentoggle_32_odeCirc/library/itov','sat_265/1','_X/1');
  add_block('simulink/Ports & Subsystems/In1','ckt_gentoggle_32_odeCirc/library/itov/K');
  add_block('simulink/Math Operations/Gain','ckt_gentoggle_32_odeCirc/library/itov/_K');
  set_param('ckt_gentoggle_32_odeCirc/library/itov/K','position',[56,538,106,558]);
  add_block('simulink/Discontinuities/Saturation','ckt_gentoggle_32_odeCirc/library/itov/sat_272');
  set_param('ckt_gentoggle_32_odeCirc/library/itov/sat_272','UpperLimit','330.');
  set_param('ckt_gentoggle_32_odeCirc/library/itov/sat_272','LowerLimit','1.');
  set_param('ckt_gentoggle_32_odeCirc/library/itov/sat_272','position',[798,257,848,277]);
  add_line('ckt_gentoggle_32_odeCirc/library/itov','K/1','sat_272/1');
  add_line('ckt_gentoggle_32_odeCirc/library/itov','sat_272/1','_K/1');
  add_block('simulink/Ports & Subsystems/Out1','ckt_gentoggle_32_odeCirc/library/itov/Y');
  add_block('simulink/Math Operations/Gain','ckt_gentoggle_32_odeCirc/library/itov/_Y');
  add_line('ckt_gentoggle_32_odeCirc/library/itov','_Y/1','Y/1');
  set_param('ckt_gentoggle_32_odeCirc/library/itov/Y','position',[93,859,143,879]);
  add_block('simulink/Math Operations/Product','ckt_gentoggle_32_odeCirc/library/itov/mul_278');
  set_param('ckt_gentoggle_32_odeCirc/library/itov/mul_278','Inputs','**');
  set_param('ckt_gentoggle_32_odeCirc/library/itov/mul_278','position',[747,144,797,164]);
  add_line('ckt_gentoggle_32_odeCirc/library/itov','_K/1','mul_278/1');
  add_line('ckt_gentoggle_32_odeCirc/library/itov','_X/1','mul_278/2');
  add_block('simulink/Discontinuities/Saturation','ckt_gentoggle_32_odeCirc/library/itov/sat_281');
  set_param('ckt_gentoggle_32_odeCirc/library/itov/sat_281','UpperLimit','1.');
  set_param('ckt_gentoggle_32_odeCirc/library/itov/sat_281','LowerLimit','0.');
  set_param('ckt_gentoggle_32_odeCirc/library/itov/sat_281','position',[499,294,549,314]);
  add_line('ckt_gentoggle_32_odeCirc/library/itov','mul_278/1','sat_281/1');
  add_line('ckt_gentoggle_32_odeCirc/library/itov','sat_281/1','_Y/1');
  %
  add_block('simulink/Ports & Subsystems/Subsystem','ckt_gentoggle_32_odeCirc/library/output.I');
  set_param('ckt_gentoggle_32_odeCirc/library/output.I','position',[51,338,101,358]);
  delete_line('ckt_gentoggle_32_odeCirc/library/output.I','In1/1','Out1/1');
  delete_block('ckt_gentoggle_32_odeCirc/library/output.I/In1');
  delete_block('ckt_gentoggle_32_odeCirc/library/output.I/Out1');
  add_block('simulink/Ports & Subsystems/In1','ckt_gentoggle_32_odeCirc/library/output.I/X');
  add_block('simulink/Math Operations/Gain','ckt_gentoggle_32_odeCirc/library/output.I/_X');
  set_param('ckt_gentoggle_32_odeCirc/library/output.I/X','position',[829,105,879,125]);
  add_block('simulink/Discontinuities/Saturation','ckt_gentoggle_32_odeCirc/library/output.I/sat_289');
  set_param('ckt_gentoggle_32_odeCirc/library/output.I/sat_289','UpperLimit','10.');
  set_param('ckt_gentoggle_32_odeCirc/library/output.I/sat_289','LowerLimit','0.');
  set_param('ckt_gentoggle_32_odeCirc/library/output.I/sat_289','position',[267,807,317,827]);
  add_line('ckt_gentoggle_32_odeCirc/library/output.I','X/1','sat_289/1');
  add_line('ckt_gentoggle_32_odeCirc/library/output.I','sat_289/1','_X/1');
  add_block('simulink/Ports & Subsystems/Out1','ckt_gentoggle_32_odeCirc/library/output.I/O');
  add_block('simulink/Math Operations/Gain','ckt_gentoggle_32_odeCirc/library/output.I/_O');
  add_line('ckt_gentoggle_32_odeCirc/library/output.I','_O/1','O/1');
  set_param('ckt_gentoggle_32_odeCirc/library/output.I/O','position',[378,285,428,305]);
  add_block('simulink/Discontinuities/Quantizer','ckt_gentoggle_32_odeCirc/library/output.I/smp_295');
  set_param('ckt_gentoggle_32_odeCirc/library/output.I/smp_295','QuantizationInterval','0.001');
  set_param('ckt_gentoggle_32_odeCirc/library/output.I/smp_295','position',[480,236,530,256]);
  add_line('ckt_gentoggle_32_odeCirc/library/output.I','_X/1','smp_295/1');
  add_line('ckt_gentoggle_32_odeCirc/library/output.I','smp_295/1','_O/1');
  %
  add_block('simulink/Ports & Subsystems/Subsystem','ckt_gentoggle_32_odeCirc/library/output.V');
  set_param('ckt_gentoggle_32_odeCirc/library/output.V','position',[991,994,1041,1014]);
  delete_line('ckt_gentoggle_32_odeCirc/library/output.V','In1/1','Out1/1');
  delete_block('ckt_gentoggle_32_odeCirc/library/output.V/In1');
  delete_block('ckt_gentoggle_32_odeCirc/library/output.V/Out1');
  add_block('simulink/Ports & Subsystems/In1','ckt_gentoggle_32_odeCirc/library/output.V/X');
  add_block('simulink/Math Operations/Gain','ckt_gentoggle_32_odeCirc/library/output.V/_X');
  set_param('ckt_gentoggle_32_odeCirc/library/output.V/X','position',[33,208,83,228]);
  add_block('simulink/Discontinuities/Saturation','ckt_gentoggle_32_odeCirc/library/output.V/sat_303');
  set_param('ckt_gentoggle_32_odeCirc/library/output.V/sat_303','UpperLimit','3300.');
  set_param('ckt_gentoggle_32_odeCirc/library/output.V/sat_303','LowerLimit','0.0001');
  set_param('ckt_gentoggle_32_odeCirc/library/output.V/sat_303','position',[931,433,981,453]);
  add_line('ckt_gentoggle_32_odeCirc/library/output.V','X/1','sat_303/1');
  add_line('ckt_gentoggle_32_odeCirc/library/output.V','sat_303/1','_X/1');
  add_block('simulink/Ports & Subsystems/Out1','ckt_gentoggle_32_odeCirc/library/output.V/O');
  add_block('simulink/Math Operations/Gain','ckt_gentoggle_32_odeCirc/library/output.V/_O');
  add_line('ckt_gentoggle_32_odeCirc/library/output.V','_O/1','O/1');
  set_param('ckt_gentoggle_32_odeCirc/library/output.V/O','position',[663,971,713,991]);
  add_block('simulink/Discontinuities/Quantizer','ckt_gentoggle_32_odeCirc/library/output.V/smp_309');
  set_param('ckt_gentoggle_32_odeCirc/library/output.V/smp_309','QuantizationInterval','0.001');
  set_param('ckt_gentoggle_32_odeCirc/library/output.V/smp_309','position',[117,968,167,988]);
  add_line('ckt_gentoggle_32_odeCirc/library/output.V','_X/1','smp_309/1');
  add_line('ckt_gentoggle_32_odeCirc/library/output.V','smp_309/1','_O/1');
  %
  add_block('simulink/Ports & Subsystems/Subsystem','ckt_gentoggle_32_odeCirc/library/input.V');
  set_param('ckt_gentoggle_32_odeCirc/library/input.V','position',[352,98,402,118]);
  delete_line('ckt_gentoggle_32_odeCirc/library/input.V','In1/1','Out1/1');
  delete_block('ckt_gentoggle_32_odeCirc/library/input.V/In1');
  delete_block('ckt_gentoggle_32_odeCirc/library/input.V/Out1');
  add_block('simulink/Ports & Subsystems/In1','ckt_gentoggle_32_odeCirc/library/input.V/X');
  add_block('simulink/Math Operations/Gain','ckt_gentoggle_32_odeCirc/library/input.V/_X');
  set_param('ckt_gentoggle_32_odeCirc/library/input.V/X','position',[578,221,628,241]);
  add_block('simulink/Discontinuities/Quantizer','ckt_gentoggle_32_odeCirc/library/input.V/smp_317');
  set_param('ckt_gentoggle_32_odeCirc/library/input.V/smp_317','QuantizationInterval','1e-05');
  set_param('ckt_gentoggle_32_odeCirc/library/input.V/smp_317','position',[25,658,75,678]);
  add_line('ckt_gentoggle_32_odeCirc/library/input.V','X/1','smp_317/1');
  add_line('ckt_gentoggle_32_odeCirc/library/input.V','smp_317/1','_X/1');
  add_block('simulink/Ports & Subsystems/Out1','ckt_gentoggle_32_odeCirc/library/input.V/O');
  add_block('simulink/Math Operations/Gain','ckt_gentoggle_32_odeCirc/library/input.V/_O');
  add_line('ckt_gentoggle_32_odeCirc/library/input.V','_O/1','O/1');
  set_param('ckt_gentoggle_32_odeCirc/library/input.V/O','position',[578,799,628,819]);
  add_block('simulink/Discontinuities/Saturation','ckt_gentoggle_32_odeCirc/library/input.V/sat_323');
  set_param('ckt_gentoggle_32_odeCirc/library/input.V/sat_323','UpperLimit','1.');
  set_param('ckt_gentoggle_32_odeCirc/library/input.V/sat_323','LowerLimit','0.');
  set_param('ckt_gentoggle_32_odeCirc/library/input.V/sat_323','position',[35,440,85,460]);
  add_line('ckt_gentoggle_32_odeCirc/library/input.V','_X/1','sat_323/1');
  add_line('ckt_gentoggle_32_odeCirc/library/input.V','sat_323/1','_O/1');
  %
  add_block('simulink/Ports & Subsystems/Subsystem','ckt_gentoggle_32_odeCirc/library/copy.V');
  set_param('ckt_gentoggle_32_odeCirc/library/copy.V','position',[619,118,669,138]);
  delete_line('ckt_gentoggle_32_odeCirc/library/copy.V','In1/1','Out1/1');
  delete_block('ckt_gentoggle_32_odeCirc/library/copy.V/In1');
  delete_block('ckt_gentoggle_32_odeCirc/library/copy.V/Out1');
  add_block('simulink/Ports & Subsystems/In1','ckt_gentoggle_32_odeCirc/library/copy.V/X');
  add_block('simulink/Math Operations/Gain','ckt_gentoggle_32_odeCirc/library/copy.V/_X');
  set_param('ckt_gentoggle_32_odeCirc/library/copy.V/X','position',[33,77,83,97]);
  add_block('simulink/Discontinuities/Saturation','ckt_gentoggle_32_odeCirc/library/copy.V/sat_331');
  set_param('ckt_gentoggle_32_odeCirc/library/copy.V/sat_331','UpperLimit','1.');
  set_param('ckt_gentoggle_32_odeCirc/library/copy.V/sat_331','LowerLimit','0.');
  set_param('ckt_gentoggle_32_odeCirc/library/copy.V/sat_331','position',[664,375,714,395]);
  add_line('ckt_gentoggle_32_odeCirc/library/copy.V','X/1','sat_331/1');
  add_line('ckt_gentoggle_32_odeCirc/library/copy.V','sat_331/1','_X/1');
  add_block('simulink/Ports & Subsystems/Out1','ckt_gentoggle_32_odeCirc/library/copy.V/Y');
  add_block('simulink/Math Operations/Gain','ckt_gentoggle_32_odeCirc/library/copy.V/_Y');
  add_line('ckt_gentoggle_32_odeCirc/library/copy.V','_Y/1','Y/1');
  set_param('ckt_gentoggle_32_odeCirc/library/copy.V/Y','position',[751,916,801,936]);
  add_block('simulink/Discontinuities/Saturation','ckt_gentoggle_32_odeCirc/library/copy.V/sat_337');
  set_param('ckt_gentoggle_32_odeCirc/library/copy.V/sat_337','UpperLimit','1.');
  set_param('ckt_gentoggle_32_odeCirc/library/copy.V/sat_337','LowerLimit','0.');
  set_param('ckt_gentoggle_32_odeCirc/library/copy.V/sat_337','position',[751,911,801,931]);
  add_line('ckt_gentoggle_32_odeCirc/library/copy.V','_X/1','sat_337/1');
  add_line('ckt_gentoggle_32_odeCirc/library/copy.V','sat_337/1','_Y/1');
  %
  add_block('simulink/Ports & Subsystems/Subsystem','ckt_gentoggle_32_odeCirc/library/vtoi');
  set_param('ckt_gentoggle_32_odeCirc/library/vtoi','position',[791,13,841,33]);
  delete_line('ckt_gentoggle_32_odeCirc/library/vtoi','In1/1','Out1/1');
  delete_block('ckt_gentoggle_32_odeCirc/library/vtoi/In1');
  delete_block('ckt_gentoggle_32_odeCirc/library/vtoi/Out1');
  add_block('simulink/Ports & Subsystems/In1','ckt_gentoggle_32_odeCirc/library/vtoi/X');
  add_block('simulink/Math Operations/Gain','ckt_gentoggle_32_odeCirc/library/vtoi/_X');
  set_param('ckt_gentoggle_32_odeCirc/library/vtoi/X','position',[976,90,1026,110]);
  add_block('simulink/Discontinuities/Saturation','ckt_gentoggle_32_odeCirc/library/vtoi/sat_345');
  set_param('ckt_gentoggle_32_odeCirc/library/vtoi/sat_345','UpperLimit','3300.');
  set_param('ckt_gentoggle_32_odeCirc/library/vtoi/sat_345','LowerLimit','1.');
  set_param('ckt_gentoggle_32_odeCirc/library/vtoi/sat_345','position',[974,858,1024,878]);
  add_line('ckt_gentoggle_32_odeCirc/library/vtoi','X/1','sat_345/1');
  add_line('ckt_gentoggle_32_odeCirc/library/vtoi','sat_345/1','_X/1');
  add_block('simulink/Ports & Subsystems/In1','ckt_gentoggle_32_odeCirc/library/vtoi/K');
  add_block('simulink/Math Operations/Gain','ckt_gentoggle_32_odeCirc/library/vtoi/_K');
  set_param('ckt_gentoggle_32_odeCirc/library/vtoi/K','position',[381,192,431,212]);
  add_block('simulink/Discontinuities/Saturation','ckt_gentoggle_32_odeCirc/library/vtoi/sat_352');
  set_param('ckt_gentoggle_32_odeCirc/library/vtoi/sat_352','UpperLimit','3300.');
  set_param('ckt_gentoggle_32_odeCirc/library/vtoi/sat_352','LowerLimit','1.');
  set_param('ckt_gentoggle_32_odeCirc/library/vtoi/sat_352','position',[999,625,1049,645]);
  add_line('ckt_gentoggle_32_odeCirc/library/vtoi','K/1','sat_352/1');
  add_line('ckt_gentoggle_32_odeCirc/library/vtoi','sat_352/1','_K/1');
  add_block('simulink/Ports & Subsystems/Out1','ckt_gentoggle_32_odeCirc/library/vtoi/Y');
  add_block('simulink/Math Operations/Gain','ckt_gentoggle_32_odeCirc/library/vtoi/_Y');
  add_line('ckt_gentoggle_32_odeCirc/library/vtoi','_Y/1','Y/1');
  set_param('ckt_gentoggle_32_odeCirc/library/vtoi/Y','position',[426,212,476,232]);
  add_block('simulink/Sources/Constant','ckt_gentoggle_32_odeCirc/library/vtoi/const_358');
  set_param('ckt_gentoggle_32_odeCirc/library/vtoi/const_358','Value','1.');
  set_param('ckt_gentoggle_32_odeCirc/library/vtoi/const_358','position',[511,91,561,111]);
  add_block('simulink/Math Operations/Product','ckt_gentoggle_32_odeCirc/library/vtoi/div_360');
  set_param('ckt_gentoggle_32_odeCirc/library/vtoi/div_360','Inputs','*/');
  set_param('ckt_gentoggle_32_odeCirc/library/vtoi/div_360','position',[983,273,1033,293]);
  add_line('ckt_gentoggle_32_odeCirc/library/vtoi','const_358/1','div_360/1');
  add_line('ckt_gentoggle_32_odeCirc/library/vtoi','_K/1','div_360/2');
  add_block('simulink/Math Operations/Product','ckt_gentoggle_32_odeCirc/library/vtoi/mul_363');
  set_param('ckt_gentoggle_32_odeCirc/library/vtoi/mul_363','Inputs','**');
  set_param('ckt_gentoggle_32_odeCirc/library/vtoi/mul_363','position',[74,279,124,299]);
  add_line('ckt_gentoggle_32_odeCirc/library/vtoi','div_360/1','mul_363/1');
  add_line('ckt_gentoggle_32_odeCirc/library/vtoi','_X/1','mul_363/2');
  add_block('simulink/Discontinuities/Saturation','ckt_gentoggle_32_odeCirc/library/vtoi/sat_366');
  set_param('ckt_gentoggle_32_odeCirc/library/vtoi/sat_366','UpperLimit','1.');
  set_param('ckt_gentoggle_32_odeCirc/library/vtoi/sat_366','LowerLimit','0.');
  set_param('ckt_gentoggle_32_odeCirc/library/vtoi/sat_366','position',[428,398,478,418]);
  add_line('ckt_gentoggle_32_odeCirc/library/vtoi','mul_363/1','sat_366/1');
  add_line('ckt_gentoggle_32_odeCirc/library/vtoi','sat_366/1','_Y/1');
  %
  add_block('simulink/Ports & Subsystems/Subsystem','ckt_gentoggle_32_odeCirc/library/vadd');
  set_param('ckt_gentoggle_32_odeCirc/library/vadd','position',[419,495,469,515]);
  delete_line('ckt_gentoggle_32_odeCirc/library/vadd','In1/1','Out1/1');
  delete_block('ckt_gentoggle_32_odeCirc/library/vadd/In1');
  delete_block('ckt_gentoggle_32_odeCirc/library/vadd/Out1');
  add_block('simulink/Ports & Subsystems/In1','ckt_gentoggle_32_odeCirc/library/vadd/OUT2_0');
  add_block('simulink/Math Operations/Gain','ckt_gentoggle_32_odeCirc/library/vadd/_OUT2_0');
  set_param('ckt_gentoggle_32_odeCirc/library/vadd/OUT2_0','position',[302,997,352,1017]);
  add_block('simulink/Discontinuities/Saturation','ckt_gentoggle_32_odeCirc/library/vadd/sat_374');
  set_param('ckt_gentoggle_32_odeCirc/library/vadd/sat_374','UpperLimit','3300.');
  set_param('ckt_gentoggle_32_odeCirc/library/vadd/sat_374','LowerLimit','0.');
  set_param('ckt_gentoggle_32_odeCirc/library/vadd/sat_374','position',[560,524,610,544]);
  add_line('ckt_gentoggle_32_odeCirc/library/vadd','OUT2_0/1','sat_374/1');
  add_line('ckt_gentoggle_32_odeCirc/library/vadd','sat_374/1','_OUT2_0/1');
  add_block('simulink/Ports & Subsystems/In1','ckt_gentoggle_32_odeCirc/library/vadd/D');
  add_block('simulink/Math Operations/Gain','ckt_gentoggle_32_odeCirc/library/vadd/_D');
  set_param('ckt_gentoggle_32_odeCirc/library/vadd/D','position',[327,653,377,673]);
  add_block('simulink/Discontinuities/Saturation','ckt_gentoggle_32_odeCirc/library/vadd/sat_381');
  set_param('ckt_gentoggle_32_odeCirc/library/vadd/sat_381','UpperLimit','3300.');
  set_param('ckt_gentoggle_32_odeCirc/library/vadd/sat_381','LowerLimit','0.');
  set_param('ckt_gentoggle_32_odeCirc/library/vadd/sat_381','position',[336,799,386,819]);
  add_line('ckt_gentoggle_32_odeCirc/library/vadd','D/1','sat_381/1');
  add_line('ckt_gentoggle_32_odeCirc/library/vadd','sat_381/1','_D/1');
  add_block('simulink/Ports & Subsystems/In1','ckt_gentoggle_32_odeCirc/library/vadd/C');
  add_block('simulink/Math Operations/Gain','ckt_gentoggle_32_odeCirc/library/vadd/_C');
  set_param('ckt_gentoggle_32_odeCirc/library/vadd/C','position',[999,835,1049,855]);
  add_block('simulink/Discontinuities/Saturation','ckt_gentoggle_32_odeCirc/library/vadd/sat_388');
  set_param('ckt_gentoggle_32_odeCirc/library/vadd/sat_388','UpperLimit','3300.');
  set_param('ckt_gentoggle_32_odeCirc/library/vadd/sat_388','LowerLimit','0.');
  set_param('ckt_gentoggle_32_odeCirc/library/vadd/sat_388','position',[222,652,272,672]);
  add_line('ckt_gentoggle_32_odeCirc/library/vadd','C/1','sat_388/1');
  add_line('ckt_gentoggle_32_odeCirc/library/vadd','sat_388/1','_C/1');
  add_block('simulink/Ports & Subsystems/In1','ckt_gentoggle_32_odeCirc/library/vadd/A');
  add_block('simulink/Math Operations/Gain','ckt_gentoggle_32_odeCirc/library/vadd/_A');
  set_param('ckt_gentoggle_32_odeCirc/library/vadd/A','position',[128,272,178,292]);
  add_block('simulink/Discontinuities/Saturation','ckt_gentoggle_32_odeCirc/library/vadd/sat_395');
  set_param('ckt_gentoggle_32_odeCirc/library/vadd/sat_395','UpperLimit','3300.');
  set_param('ckt_gentoggle_32_odeCirc/library/vadd/sat_395','LowerLimit','0.');
  set_param('ckt_gentoggle_32_odeCirc/library/vadd/sat_395','position',[580,330,630,350]);
  add_line('ckt_gentoggle_32_odeCirc/library/vadd','A/1','sat_395/1');
  add_line('ckt_gentoggle_32_odeCirc/library/vadd','sat_395/1','_A/1');
  add_block('simulink/Ports & Subsystems/In1','ckt_gentoggle_32_odeCirc/library/vadd/B');
  add_block('simulink/Math Operations/Gain','ckt_gentoggle_32_odeCirc/library/vadd/_B');
  set_param('ckt_gentoggle_32_odeCirc/library/vadd/B','position',[284,157,334,177]);
  add_block('simulink/Discontinuities/Saturation','ckt_gentoggle_32_odeCirc/library/vadd/sat_402');
  set_param('ckt_gentoggle_32_odeCirc/library/vadd/sat_402','UpperLimit','3300.');
  set_param('ckt_gentoggle_32_odeCirc/library/vadd/sat_402','LowerLimit','0.');
  set_param('ckt_gentoggle_32_odeCirc/library/vadd/sat_402','position',[5,35,55,55]);
  add_line('ckt_gentoggle_32_odeCirc/library/vadd','B/1','sat_402/1');
  add_line('ckt_gentoggle_32_odeCirc/library/vadd','sat_402/1','_B/1');
  add_block('simulink/Ports & Subsystems/Out1','ckt_gentoggle_32_odeCirc/library/vadd/OUT');
  add_block('simulink/Math Operations/Gain','ckt_gentoggle_32_odeCirc/library/vadd/_OUT');
  add_line('ckt_gentoggle_32_odeCirc/library/vadd','_OUT/1','OUT/1');
  set_param('ckt_gentoggle_32_odeCirc/library/vadd/OUT','position',[696,21,746,41]);
  add_block('simulink/Ports & Subsystems/Out1','ckt_gentoggle_32_odeCirc/library/vadd/OUT2');
  add_block('simulink/Math Operations/Gain','ckt_gentoggle_32_odeCirc/library/vadd/_OUT2');
  add_line('ckt_gentoggle_32_odeCirc/library/vadd','_OUT2/1','OUT2/1');
  set_param('ckt_gentoggle_32_odeCirc/library/vadd/OUT2','position',[386,739,436,759]);
  add_block('simulink/Ports & Subsystems/In1','ckt_gentoggle_32_odeCirc/library/vadd/BSW');
  add_block('simulink/Math Operations/Gain','ckt_gentoggle_32_odeCirc/library/vadd/_BSW');
  set_param('ckt_gentoggle_32_odeCirc/library/vadd/BSW','position',[346,771,396,791]);
  add_line('ckt_gentoggle_32_odeCirc/library/vadd','BSW/1','_BSW/1');
  add_block('simulink/Ports & Subsystems/In1','ckt_gentoggle_32_odeCirc/library/vadd/CSW');
  add_block('simulink/Math Operations/Gain','ckt_gentoggle_32_odeCirc/library/vadd/_CSW');
  set_param('ckt_gentoggle_32_odeCirc/library/vadd/CSW','position',[951,122,1001,142]);
  add_line('ckt_gentoggle_32_odeCirc/library/vadd','CSW/1','_CSW/1');
  add_block('simulink/Ports & Subsystems/In1','ckt_gentoggle_32_odeCirc/library/vadd/DSW');
  add_block('simulink/Math Operations/Gain','ckt_gentoggle_32_odeCirc/library/vadd/_DSW');
  set_param('ckt_gentoggle_32_odeCirc/library/vadd/DSW','position',[410,105,460,125]);
  add_line('ckt_gentoggle_32_odeCirc/library/vadd','DSW/1','_DSW/1');
  add_block('simulink/Math Operations/Product','ckt_gentoggle_32_odeCirc/library/vadd/mul_427');
  set_param('ckt_gentoggle_32_odeCirc/library/vadd/mul_427','Inputs','**');
  set_param('ckt_gentoggle_32_odeCirc/library/vadd/mul_427','position',[64,164,114,184]);
  add_line('ckt_gentoggle_32_odeCirc/library/vadd','_BSW/1','mul_427/1');
  add_line('ckt_gentoggle_32_odeCirc/library/vadd','_B/1','mul_427/2');
  add_block('simulink/Math Operations/Sum','ckt_gentoggle_32_odeCirc/library/vadd/sub_430');
  set_param('ckt_gentoggle_32_odeCirc/library/vadd/sub_430','Inputs','++');
  set_param('ckt_gentoggle_32_odeCirc/library/vadd/sub_430','position',[722,210,772,230]);
  add_line('ckt_gentoggle_32_odeCirc/library/vadd','_A/1','sub_430/1');
  add_line('ckt_gentoggle_32_odeCirc/library/vadd','mul_427/1','sub_430/2');
  add_block('simulink/Math Operations/Product','ckt_gentoggle_32_odeCirc/library/vadd/mul_433');
  set_param('ckt_gentoggle_32_odeCirc/library/vadd/mul_433','Inputs','**');
  set_param('ckt_gentoggle_32_odeCirc/library/vadd/mul_433','position',[750,509,800,529]);
  add_line('ckt_gentoggle_32_odeCirc/library/vadd','_CSW/1','mul_433/1');
  add_line('ckt_gentoggle_32_odeCirc/library/vadd','_C/1','mul_433/2');
  add_block('simulink/Math Operations/Product','ckt_gentoggle_32_odeCirc/library/vadd/mul_436');
  set_param('ckt_gentoggle_32_odeCirc/library/vadd/mul_436','Inputs','**');
  set_param('ckt_gentoggle_32_odeCirc/library/vadd/mul_436','position',[841,279,891,299]);
  add_line('ckt_gentoggle_32_odeCirc/library/vadd','_DSW/1','mul_436/1');
  add_line('ckt_gentoggle_32_odeCirc/library/vadd','_D/1','mul_436/2');
  add_block('simulink/Math Operations/Sum','ckt_gentoggle_32_odeCirc/library/vadd/sum_439');
  set_param('ckt_gentoggle_32_odeCirc/library/vadd/sum_439','Inputs','+--');
  set_param('ckt_gentoggle_32_odeCirc/library/vadd/sum_439','position',[184,489,234,509]);
  add_line('ckt_gentoggle_32_odeCirc/library/vadd','sub_430/1','sum_439/1');
  add_line('ckt_gentoggle_32_odeCirc/library/vadd','mul_433/1','sum_439/2');
  add_line('ckt_gentoggle_32_odeCirc/library/vadd','mul_436/1','sum_439/3');
  add_block('simulink/Sources/Constant','ckt_gentoggle_32_odeCirc/library/vadd/const_443');
  set_param('ckt_gentoggle_32_odeCirc/library/vadd/const_443','Value','0.25');
  set_param('ckt_gentoggle_32_odeCirc/library/vadd/const_443','position',[282,560,332,580]);
  add_block('simulink/Math Operations/Product','ckt_gentoggle_32_odeCirc/library/vadd/mul_445');
  set_param('ckt_gentoggle_32_odeCirc/library/vadd/mul_445','Inputs','**');
  set_param('ckt_gentoggle_32_odeCirc/library/vadd/mul_445','position',[500,204,550,224]);
  add_line('ckt_gentoggle_32_odeCirc/library/vadd','sum_439/1','mul_445/1');
  add_line('ckt_gentoggle_32_odeCirc/library/vadd','const_443/1','mul_445/2');
  add_block('simulink/Discontinuities/Saturation','ckt_gentoggle_32_odeCirc/library/vadd/sat_448');
  set_param('ckt_gentoggle_32_odeCirc/library/vadd/sat_448','UpperLimit','1.');
  set_param('ckt_gentoggle_32_odeCirc/library/vadd/sat_448','LowerLimit','0.');
  set_param('ckt_gentoggle_32_odeCirc/library/vadd/sat_448','position',[577,558,627,578]);
  add_line('ckt_gentoggle_32_odeCirc/library/vadd','mul_445/1','sat_448/1');
  add_line('ckt_gentoggle_32_odeCirc/library/vadd','sat_448/1','_OUT/1');
  add_block('simulink/Math Operations/Product','ckt_gentoggle_32_odeCirc/library/vadd/mul_450');
  set_param('ckt_gentoggle_32_odeCirc/library/vadd/mul_450','Inputs','**');
  set_param('ckt_gentoggle_32_odeCirc/library/vadd/mul_450','position',[444,93,494,113]);
  add_line('ckt_gentoggle_32_odeCirc/library/vadd','_BSW/1','mul_450/1');
  add_line('ckt_gentoggle_32_odeCirc/library/vadd','_B/1','mul_450/2');
  add_block('simulink/Math Operations/Sum','ckt_gentoggle_32_odeCirc/library/vadd/sub_453');
  set_param('ckt_gentoggle_32_odeCirc/library/vadd/sub_453','Inputs','++');
  set_param('ckt_gentoggle_32_odeCirc/library/vadd/sub_453','position',[479,418,529,438]);
  add_line('ckt_gentoggle_32_odeCirc/library/vadd','_A/1','sub_453/1');
  add_line('ckt_gentoggle_32_odeCirc/library/vadd','mul_450/1','sub_453/2');
  add_block('simulink/Math Operations/Product','ckt_gentoggle_32_odeCirc/library/vadd/mul_456');
  set_param('ckt_gentoggle_32_odeCirc/library/vadd/mul_456','Inputs','**');
  set_param('ckt_gentoggle_32_odeCirc/library/vadd/mul_456','position',[618,80,668,100]);
  add_line('ckt_gentoggle_32_odeCirc/library/vadd','_CSW/1','mul_456/1');
  add_line('ckt_gentoggle_32_odeCirc/library/vadd','_C/1','mul_456/2');
  add_block('simulink/Math Operations/Product','ckt_gentoggle_32_odeCirc/library/vadd/mul_459');
  set_param('ckt_gentoggle_32_odeCirc/library/vadd/mul_459','Inputs','***');
  set_param('ckt_gentoggle_32_odeCirc/library/vadd/mul_459','position',[235,317,285,337]);
  add_line('ckt_gentoggle_32_odeCirc/library/vadd','_DSW/1','mul_459/1');
  add_line('ckt_gentoggle_32_odeCirc/library/vadd','_D/1','mul_459/2');
  add_line('ckt_gentoggle_32_odeCirc/library/vadd','_OUT2/1','mul_459/3');
  add_block('simulink/Math Operations/Sum','ckt_gentoggle_32_odeCirc/library/vadd/sum_463');
  set_param('ckt_gentoggle_32_odeCirc/library/vadd/sum_463','Inputs','+--');
  set_param('ckt_gentoggle_32_odeCirc/library/vadd/sum_463','position',[784,973,834,993]);
  add_line('ckt_gentoggle_32_odeCirc/library/vadd','sub_453/1','sum_463/1');
  add_line('ckt_gentoggle_32_odeCirc/library/vadd','mul_456/1','sum_463/2');
  add_line('ckt_gentoggle_32_odeCirc/library/vadd','mul_459/1','sum_463/3');
  add_block('simulink/Sources/Constant','ckt_gentoggle_32_odeCirc/library/vadd/const_467');
  set_param('ckt_gentoggle_32_odeCirc/library/vadd/const_467','Value','0.25');
  set_param('ckt_gentoggle_32_odeCirc/library/vadd/const_467','position',[811,831,861,851]);
  add_block('simulink/Math Operations/Product','ckt_gentoggle_32_odeCirc/library/vadd/mul_469');
  set_param('ckt_gentoggle_32_odeCirc/library/vadd/mul_469','Inputs','**');
  set_param('ckt_gentoggle_32_odeCirc/library/vadd/mul_469','position',[918,705,968,725]);
  add_line('ckt_gentoggle_32_odeCirc/library/vadd','sum_463/1','mul_469/1');
  add_line('ckt_gentoggle_32_odeCirc/library/vadd','const_467/1','mul_469/2');
  add_block('simulink/Continuous/Integrator','ckt_gentoggle_32_odeCirc/library/vadd/int_472');
  set_param('ckt_gentoggle_32_odeCirc/library/vadd/int_472','position',[131,734,181,754]);
  add_block('simulink/Discontinuities/Saturation','ckt_gentoggle_32_odeCirc/library/vadd/sat_474');
  set_param('ckt_gentoggle_32_odeCirc/library/vadd/sat_474','UpperLimit','1.');
  set_param('ckt_gentoggle_32_odeCirc/library/vadd/sat_474','LowerLimit','0.');
  set_param('ckt_gentoggle_32_odeCirc/library/vadd/sat_474','position',[235,604,285,624]);
  add_block('simulink/Discontinuities/Saturation','ckt_gentoggle_32_odeCirc/library/vadd/sat_476');
  set_param('ckt_gentoggle_32_odeCirc/library/vadd/sat_476','UpperLimit','3300.');
  set_param('ckt_gentoggle_32_odeCirc/library/vadd/sat_476','LowerLimit','0.');
  set_param('ckt_gentoggle_32_odeCirc/library/vadd/sat_476','position',[166,916,216,936]);
  add_line('ckt_gentoggle_32_odeCirc/library/vadd','mul_469/1','sat_474/1');
  add_line('ckt_gentoggle_32_odeCirc/library/vadd','sat_474/1','int_472/1');
  add_line('ckt_gentoggle_32_odeCirc/library/vadd','int_472/1','sat_476/1');
  add_line('ckt_gentoggle_32_odeCirc/library/vadd','sat_476/1','_OUT2/1');
  %
  add_block('simulink/Ports & Subsystems/Subsystem','ckt_gentoggle_32_odeCirc/library/copy.I');
  set_param('ckt_gentoggle_32_odeCirc/library/copy.I','position',[733,972,783,992]);
  delete_line('ckt_gentoggle_32_odeCirc/library/copy.I','In1/1','Out1/1');
  delete_block('ckt_gentoggle_32_odeCirc/library/copy.I/In1');
  delete_block('ckt_gentoggle_32_odeCirc/library/copy.I/Out1');
  add_block('simulink/Ports & Subsystems/In1','ckt_gentoggle_32_odeCirc/library/copy.I/X');
  add_block('simulink/Math Operations/Gain','ckt_gentoggle_32_odeCirc/library/copy.I/_X');
  set_param('ckt_gentoggle_32_odeCirc/library/copy.I/X','position',[834,133,884,153]);
  add_block('simulink/Discontinuities/Saturation','ckt_gentoggle_32_odeCirc/library/copy.I/sat_484');
  set_param('ckt_gentoggle_32_odeCirc/library/copy.I/sat_484','UpperLimit','10.');
  set_param('ckt_gentoggle_32_odeCirc/library/copy.I/sat_484','LowerLimit','0.');
  set_param('ckt_gentoggle_32_odeCirc/library/copy.I/sat_484','position',[715,762,765,782]);
  add_line('ckt_gentoggle_32_odeCirc/library/copy.I','X/1','sat_484/1');
  add_line('ckt_gentoggle_32_odeCirc/library/copy.I','sat_484/1','_X/1');
  add_block('simulink/Ports & Subsystems/Out1','ckt_gentoggle_32_odeCirc/library/copy.I/Y');
  add_block('simulink/Math Operations/Gain','ckt_gentoggle_32_odeCirc/library/copy.I/_Y');
  add_line('ckt_gentoggle_32_odeCirc/library/copy.I','_Y/1','Y/1');
  set_param('ckt_gentoggle_32_odeCirc/library/copy.I/Y','position',[393,559,443,579]);
  add_block('simulink/Discontinuities/Saturation','ckt_gentoggle_32_odeCirc/library/copy.I/sat_490');
  set_param('ckt_gentoggle_32_odeCirc/library/copy.I/sat_490','UpperLimit','1.');
  set_param('ckt_gentoggle_32_odeCirc/library/copy.I/sat_490','LowerLimit','0.');
  set_param('ckt_gentoggle_32_odeCirc/library/copy.I/sat_490','position',[737,663,787,683]);
  add_line('ckt_gentoggle_32_odeCirc/library/copy.I','_X/1','sat_490/1');
  add_line('ckt_gentoggle_32_odeCirc/library/copy.I','sat_490/1','_Y/1');
  %
  add_block('simulink/Ports & Subsystems/Subsystem','ckt_gentoggle_32_odeCirc/library/iadd');
  set_param('ckt_gentoggle_32_odeCirc/library/iadd','position',[835,467,885,487]);
  delete_line('ckt_gentoggle_32_odeCirc/library/iadd','In1/1','Out1/1');
  delete_block('ckt_gentoggle_32_odeCirc/library/iadd/In1');
  delete_block('ckt_gentoggle_32_odeCirc/library/iadd/Out1');
  add_block('simulink/Ports & Subsystems/In1','ckt_gentoggle_32_odeCirc/library/iadd/D');
  add_block('simulink/Math Operations/Gain','ckt_gentoggle_32_odeCirc/library/iadd/_D');
  set_param('ckt_gentoggle_32_odeCirc/library/iadd/D','position',[197,992,247,1012]);
  add_block('simulink/Discontinuities/Saturation','ckt_gentoggle_32_odeCirc/library/iadd/sat_498');
  set_param('ckt_gentoggle_32_odeCirc/library/iadd/sat_498','UpperLimit','5.');
  set_param('ckt_gentoggle_32_odeCirc/library/iadd/sat_498','LowerLimit','0.');
  set_param('ckt_gentoggle_32_odeCirc/library/iadd/sat_498','position',[360,994,410,1014]);
  add_line('ckt_gentoggle_32_odeCirc/library/iadd','D/1','sat_498/1');
  add_line('ckt_gentoggle_32_odeCirc/library/iadd','sat_498/1','_D/1');
  add_block('simulink/Ports & Subsystems/In1','ckt_gentoggle_32_odeCirc/library/iadd/C');
  add_block('simulink/Math Operations/Gain','ckt_gentoggle_32_odeCirc/library/iadd/_C');
  set_param('ckt_gentoggle_32_odeCirc/library/iadd/C','position',[627,735,677,755]);
  add_block('simulink/Discontinuities/Saturation','ckt_gentoggle_32_odeCirc/library/iadd/sat_505');
  set_param('ckt_gentoggle_32_odeCirc/library/iadd/sat_505','UpperLimit','5.');
  set_param('ckt_gentoggle_32_odeCirc/library/iadd/sat_505','LowerLimit','0.');
  set_param('ckt_gentoggle_32_odeCirc/library/iadd/sat_505','position',[304,840,354,860]);
  add_line('ckt_gentoggle_32_odeCirc/library/iadd','C/1','sat_505/1');
  add_line('ckt_gentoggle_32_odeCirc/library/iadd','sat_505/1','_C/1');
  add_block('simulink/Ports & Subsystems/In1','ckt_gentoggle_32_odeCirc/library/iadd/A');
  add_block('simulink/Math Operations/Gain','ckt_gentoggle_32_odeCirc/library/iadd/_A');
  set_param('ckt_gentoggle_32_odeCirc/library/iadd/A','position',[211,852,261,872]);
  add_block('simulink/Discontinuities/Saturation','ckt_gentoggle_32_odeCirc/library/iadd/sat_512');
  set_param('ckt_gentoggle_32_odeCirc/library/iadd/sat_512','UpperLimit','5.');
  set_param('ckt_gentoggle_32_odeCirc/library/iadd/sat_512','LowerLimit','0.');
  set_param('ckt_gentoggle_32_odeCirc/library/iadd/sat_512','position',[209,541,259,561]);
  add_line('ckt_gentoggle_32_odeCirc/library/iadd','A/1','sat_512/1');
  add_line('ckt_gentoggle_32_odeCirc/library/iadd','sat_512/1','_A/1');
  add_block('simulink/Ports & Subsystems/In1','ckt_gentoggle_32_odeCirc/library/iadd/B');
  add_block('simulink/Math Operations/Gain','ckt_gentoggle_32_odeCirc/library/iadd/_B');
  set_param('ckt_gentoggle_32_odeCirc/library/iadd/B','position',[161,867,211,887]);
  add_block('simulink/Discontinuities/Saturation','ckt_gentoggle_32_odeCirc/library/iadd/sat_519');
  set_param('ckt_gentoggle_32_odeCirc/library/iadd/sat_519','UpperLimit','5.');
  set_param('ckt_gentoggle_32_odeCirc/library/iadd/sat_519','LowerLimit','0.');
  set_param('ckt_gentoggle_32_odeCirc/library/iadd/sat_519','position',[86,164,136,184]);
  add_line('ckt_gentoggle_32_odeCirc/library/iadd','B/1','sat_519/1');
  add_line('ckt_gentoggle_32_odeCirc/library/iadd','sat_519/1','_B/1');
  add_block('simulink/Ports & Subsystems/Out1','ckt_gentoggle_32_odeCirc/library/iadd/OUT');
  add_block('simulink/Math Operations/Gain','ckt_gentoggle_32_odeCirc/library/iadd/_OUT');
  add_line('ckt_gentoggle_32_odeCirc/library/iadd','_OUT/1','OUT/1');
  set_param('ckt_gentoggle_32_odeCirc/library/iadd/OUT','position',[485,435,535,455]);
  add_block('simulink/Math Operations/Sum','ckt_gentoggle_32_odeCirc/library/iadd/sub_525');
  set_param('ckt_gentoggle_32_odeCirc/library/iadd/sub_525','Inputs','++');
  set_param('ckt_gentoggle_32_odeCirc/library/iadd/sub_525','position',[337,644,387,664]);
  add_line('ckt_gentoggle_32_odeCirc/library/iadd','_A/1','sub_525/1');
  add_line('ckt_gentoggle_32_odeCirc/library/iadd','_B/1','sub_525/2');
  add_block('simulink/Math Operations/Sum','ckt_gentoggle_32_odeCirc/library/iadd/sum_528');
  set_param('ckt_gentoggle_32_odeCirc/library/iadd/sum_528','Inputs','+--');
  set_param('ckt_gentoggle_32_odeCirc/library/iadd/sum_528','position',[715,215,765,235]);
  add_line('ckt_gentoggle_32_odeCirc/library/iadd','sub_525/1','sum_528/1');
  add_line('ckt_gentoggle_32_odeCirc/library/iadd','_C/1','sum_528/2');
  add_line('ckt_gentoggle_32_odeCirc/library/iadd','_D/1','sum_528/3');
  add_block('simulink/Discontinuities/Saturation','ckt_gentoggle_32_odeCirc/library/iadd/sat_532');
  set_param('ckt_gentoggle_32_odeCirc/library/iadd/sat_532','UpperLimit','1.');
  set_param('ckt_gentoggle_32_odeCirc/library/iadd/sat_532','LowerLimit','0.');
  set_param('ckt_gentoggle_32_odeCirc/library/iadd/sat_532','position',[43,571,93,591]);
  add_line('ckt_gentoggle_32_odeCirc/library/iadd','sum_528/1','sat_532/1');
  add_line('ckt_gentoggle_32_odeCirc/library/iadd','sat_532/1','_OUT/1');
  %
  add_block('simulink/Ports & Subsystems/Subsystem','ckt_gentoggle_32_odeCirc/library/input.I');
  set_param('ckt_gentoggle_32_odeCirc/library/input.I','position',[151,348,201,368]);
  delete_line('ckt_gentoggle_32_odeCirc/library/input.I','In1/1','Out1/1');
  delete_block('ckt_gentoggle_32_odeCirc/library/input.I/In1');
  delete_block('ckt_gentoggle_32_odeCirc/library/input.I/Out1');
  add_block('simulink/Ports & Subsystems/In1','ckt_gentoggle_32_odeCirc/library/input.I/X');
  add_block('simulink/Math Operations/Gain','ckt_gentoggle_32_odeCirc/library/input.I/_X');
  set_param('ckt_gentoggle_32_odeCirc/library/input.I/X','position',[942,862,992,882]);
  add_block('simulink/Discontinuities/Quantizer','ckt_gentoggle_32_odeCirc/library/input.I/smp_540');
  set_param('ckt_gentoggle_32_odeCirc/library/input.I/smp_540','QuantizationInterval','1e-05');
  set_param('ckt_gentoggle_32_odeCirc/library/input.I/smp_540','position',[785,516,835,536]);
  add_line('ckt_gentoggle_32_odeCirc/library/input.I','X/1','smp_540/1');
  add_line('ckt_gentoggle_32_odeCirc/library/input.I','smp_540/1','_X/1');
  add_block('simulink/Ports & Subsystems/Out1','ckt_gentoggle_32_odeCirc/library/input.I/O');
  add_block('simulink/Math Operations/Gain','ckt_gentoggle_32_odeCirc/library/input.I/_O');
  add_line('ckt_gentoggle_32_odeCirc/library/input.I','_O/1','O/1');
  set_param('ckt_gentoggle_32_odeCirc/library/input.I/O','position',[955,233,1005,253]);
  add_block('simulink/Discontinuities/Saturation','ckt_gentoggle_32_odeCirc/library/input.I/sat_546');
  set_param('ckt_gentoggle_32_odeCirc/library/input.I/sat_546','UpperLimit','1.');
  set_param('ckt_gentoggle_32_odeCirc/library/input.I/sat_546','LowerLimit','0.');
  set_param('ckt_gentoggle_32_odeCirc/library/input.I/sat_546','position',[837,149,887,169]);
  add_line('ckt_gentoggle_32_odeCirc/library/input.I','_X/1','sat_546/1');
  add_line('ckt_gentoggle_32_odeCirc/library/input.I','sat_546/1','_O/1');
  %
  add_block('simulink/Ports & Subsystems/Subsystem','ckt_gentoggle_32_odeCirc/library/igenebind');
  set_param('ckt_gentoggle_32_odeCirc/library/igenebind','position',[451,180,501,200]);
  delete_line('ckt_gentoggle_32_odeCirc/library/igenebind','In1/1','Out1/1');
  delete_block('ckt_gentoggle_32_odeCirc/library/igenebind/In1');
  delete_block('ckt_gentoggle_32_odeCirc/library/igenebind/Out1');
  add_block('simulink/Ports & Subsystems/In1','ckt_gentoggle_32_odeCirc/library/igenebind/TF');
  add_block('simulink/Math Operations/Gain','ckt_gentoggle_32_odeCirc/library/igenebind/_TF');
  set_param('ckt_gentoggle_32_odeCirc/library/igenebind/TF','position',[773,532,823,552]);
  add_block('simulink/Discontinuities/Saturation','ckt_gentoggle_32_odeCirc/library/igenebind/sat_554');
  set_param('ckt_gentoggle_32_odeCirc/library/igenebind/sat_554','UpperLimit','10.');
  set_param('ckt_gentoggle_32_odeCirc/library/igenebind/sat_554','LowerLimit','0.0001');
  set_param('ckt_gentoggle_32_odeCirc/library/igenebind/sat_554','position',[456,628,506,648]);
  add_line('ckt_gentoggle_32_odeCirc/library/igenebind','TF/1','sat_554/1');
  add_line('ckt_gentoggle_32_odeCirc/library/igenebind','sat_554/1','_TF/1');
  add_block('simulink/Ports & Subsystems/In1','ckt_gentoggle_32_odeCirc/library/igenebind/K');
  add_block('simulink/Math Operations/Gain','ckt_gentoggle_32_odeCirc/library/igenebind/_K');
  set_param('ckt_gentoggle_32_odeCirc/library/igenebind/K','position',[454,445,504,465]);
  add_block('simulink/Discontinuities/Saturation','ckt_gentoggle_32_odeCirc/library/igenebind/sat_561');
  set_param('ckt_gentoggle_32_odeCirc/library/igenebind/sat_561','UpperLimit','10.');
  set_param('ckt_gentoggle_32_odeCirc/library/igenebind/sat_561','LowerLimit','0.0001');
  set_param('ckt_gentoggle_32_odeCirc/library/igenebind/sat_561','position',[19,565,69,585]);
  add_line('ckt_gentoggle_32_odeCirc/library/igenebind','K/1','sat_561/1');
  add_line('ckt_gentoggle_32_odeCirc/library/igenebind','sat_561/1','_K/1');
  add_block('simulink/Ports & Subsystems/In1','ckt_gentoggle_32_odeCirc/library/igenebind/Vmax');
  add_block('simulink/Math Operations/Gain','ckt_gentoggle_32_odeCirc/library/igenebind/_Vmax');
  set_param('ckt_gentoggle_32_odeCirc/library/igenebind/Vmax','position',[293,896,343,916]);
  add_block('simulink/Discontinuities/Saturation','ckt_gentoggle_32_odeCirc/library/igenebind/sat_568');
  set_param('ckt_gentoggle_32_odeCirc/library/igenebind/sat_568','UpperLimit','10.');
  set_param('ckt_gentoggle_32_odeCirc/library/igenebind/sat_568','LowerLimit','0.0001');
  set_param('ckt_gentoggle_32_odeCirc/library/igenebind/sat_568','position',[359,91,409,111]);
  add_line('ckt_gentoggle_32_odeCirc/library/igenebind','Vmax/1','sat_568/1');
  add_line('ckt_gentoggle_32_odeCirc/library/igenebind','sat_568/1','_Vmax/1');
  add_block('simulink/Ports & Subsystems/Out1','ckt_gentoggle_32_odeCirc/library/igenebind/GE');
  add_block('simulink/Math Operations/Gain','ckt_gentoggle_32_odeCirc/library/igenebind/_GE');
  add_line('ckt_gentoggle_32_odeCirc/library/igenebind','_GE/1','GE/1');
  set_param('ckt_gentoggle_32_odeCirc/library/igenebind/GE','position',[365,216,415,236]);
  add_block('simulink/Sources/Constant','ckt_gentoggle_32_odeCirc/library/igenebind/const_574');
  set_param('ckt_gentoggle_32_odeCirc/library/igenebind/const_574','Value','1.');
  set_param('ckt_gentoggle_32_odeCirc/library/igenebind/const_574','position',[57,714,107,734]);
  add_block('simulink/Sources/Constant','ckt_gentoggle_32_odeCirc/library/igenebind/const_576');
  set_param('ckt_gentoggle_32_odeCirc/library/igenebind/const_576','Value','1.');
  set_param('ckt_gentoggle_32_odeCirc/library/igenebind/const_576','position',[36,642,86,662]);
  add_block('simulink/Math Operations/Product','ckt_gentoggle_32_odeCirc/library/igenebind/mul_578');
  set_param('ckt_gentoggle_32_odeCirc/library/igenebind/mul_578','Inputs','**');
  set_param('ckt_gentoggle_32_odeCirc/library/igenebind/mul_578','position',[351,28,401,48]);
  add_line('ckt_gentoggle_32_odeCirc/library/igenebind','_K/1','mul_578/1');
  add_line('ckt_gentoggle_32_odeCirc/library/igenebind','_TF/1','mul_578/2');
  add_block('simulink/Math Operations/Sum','ckt_gentoggle_32_odeCirc/library/igenebind/sub_581');
  set_param('ckt_gentoggle_32_odeCirc/library/igenebind/sub_581','Inputs','++');
  set_param('ckt_gentoggle_32_odeCirc/library/igenebind/sub_581','position',[855,342,905,362]);
  add_line('ckt_gentoggle_32_odeCirc/library/igenebind','const_576/1','sub_581/1');
  add_line('ckt_gentoggle_32_odeCirc/library/igenebind','mul_578/1','sub_581/2');
  add_block('simulink/Math Operations/Product','ckt_gentoggle_32_odeCirc/library/igenebind/div_584');
  set_param('ckt_gentoggle_32_odeCirc/library/igenebind/div_584','Inputs','*/');
  set_param('ckt_gentoggle_32_odeCirc/library/igenebind/div_584','position',[255,296,305,316]);
  add_line('ckt_gentoggle_32_odeCirc/library/igenebind','const_574/1','div_584/1');
  add_line('ckt_gentoggle_32_odeCirc/library/igenebind','sub_581/1','div_584/2');
  add_block('simulink/Math Operations/Product','ckt_gentoggle_32_odeCirc/library/igenebind/mul_587');
  set_param('ckt_gentoggle_32_odeCirc/library/igenebind/mul_587','Inputs','**');
  set_param('ckt_gentoggle_32_odeCirc/library/igenebind/mul_587','position',[70,409,120,429]);
  add_line('ckt_gentoggle_32_odeCirc/library/igenebind','_Vmax/1','mul_587/1');
  add_line('ckt_gentoggle_32_odeCirc/library/igenebind','div_584/1','mul_587/2');
  add_block('simulink/Discontinuities/Saturation','ckt_gentoggle_32_odeCirc/library/igenebind/sat_590');
  set_param('ckt_gentoggle_32_odeCirc/library/igenebind/sat_590','UpperLimit','1.');
  set_param('ckt_gentoggle_32_odeCirc/library/igenebind/sat_590','LowerLimit','0.');
  set_param('ckt_gentoggle_32_odeCirc/library/igenebind/sat_590','position',[182,433,232,453]);
  add_line('ckt_gentoggle_32_odeCirc/library/igenebind','mul_587/1','sat_590/1');
  add_line('ckt_gentoggle_32_odeCirc/library/igenebind','sat_590/1','_GE/1');
end
%
%
%
