[
  {
    "ID": "c:stm32f10x.h@2412@macro@__STM32F10x_H",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__STM32F10x_H",
    "location": {
      "column": "9",
      "line": "51",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "__STM32F10x_H",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@6000@macro@HSE_VALUE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "HSE_VALUE",
    "location": {
      "column": "11",
      "line": "119",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "HSE_VALUE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@6266@macro@HSE_STARTUP_TIMEOUT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "HSE_STARTUP_TIMEOUT",
    "location": {
      "column": "9",
      "line": "128",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "HSE_STARTUP_TIMEOUT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@6352@macro@HSI_VALUE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "HSI_VALUE",
    "location": {
      "column": "9",
      "line": "130",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "HSI_VALUE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@6518@macro@__STM32F10X_STDPERIPH_VERSION_MAIN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__STM32F10X_STDPERIPH_VERSION_MAIN",
    "location": {
      "column": "9",
      "line": "135",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "__STM32F10X_STDPERIPH_VERSION_MAIN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@6634@macro@__STM32F10X_STDPERIPH_VERSION_SUB1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__STM32F10X_STDPERIPH_VERSION_SUB1",
    "location": {
      "column": "9",
      "line": "136",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "__STM32F10X_STDPERIPH_VERSION_SUB1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@6716@macro@__STM32F10X_STDPERIPH_VERSION_SUB2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__STM32F10X_STDPERIPH_VERSION_SUB2",
    "location": {
      "column": "9",
      "line": "137",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "__STM32F10X_STDPERIPH_VERSION_SUB2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@6798@macro@__STM32F10X_STDPERIPH_VERSION_RC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__STM32F10X_STDPERIPH_VERSION_RC",
    "location": {
      "column": "9",
      "line": "138",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "__STM32F10X_STDPERIPH_VERSION_RC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@6885@macro@__STM32F10X_STDPERIPH_VERSION",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__STM32F10X_STDPERIPH_VERSION",
    "location": {
      "column": "9",
      "line": "139",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "__STM32F10X_STDPERIPH_VERSION",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@7527@macro@__MPU_PRESENT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__MPU_PRESENT",
    "location": {
      "column": "10",
      "line": "158",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "__MPU_PRESENT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@7643@macro@__NVIC_PRIO_BITS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__NVIC_PRIO_BITS",
    "location": {
      "column": "9",
      "line": "160",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "__NVIC_PRIO_BITS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@7733@macro@__Vendor_SysTickConfig",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__Vendor_SysTickConfig",
    "location": {
      "column": "9",
      "line": "161",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "__Vendor_SysTickConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@E@IRQn",
    "What": "Enum",
    "defdec": "Def",
    "display": "IRQn",
    "fields": [
      {
        "ID": "c:@E@IRQn@NonMaskableInt_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "NonMaskableInt_IRQn",
        "location": {
          "column": "3",
          "line": "170",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
        },
        "name": "NonMaskableInt_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@E@IRQn@MemoryManagement_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "MemoryManagement_IRQn",
        "location": {
          "column": "3",
          "line": "171",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
        },
        "name": "MemoryManagement_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@E@IRQn@BusFault_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "BusFault_IRQn",
        "location": {
          "column": "3",
          "line": "172",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
        },
        "name": "BusFault_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@E@IRQn@UsageFault_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "UsageFault_IRQn",
        "location": {
          "column": "3",
          "line": "173",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
        },
        "name": "UsageFault_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@E@IRQn@SVCall_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "SVCall_IRQn",
        "location": {
          "column": "3",
          "line": "174",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
        },
        "name": "SVCall_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@E@IRQn@DebugMonitor_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "DebugMonitor_IRQn",
        "location": {
          "column": "3",
          "line": "175",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
        },
        "name": "DebugMonitor_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@E@IRQn@PendSV_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "PendSV_IRQn",
        "location": {
          "column": "3",
          "line": "176",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
        },
        "name": "PendSV_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@E@IRQn@SysTick_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "SysTick_IRQn",
        "location": {
          "column": "3",
          "line": "177",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
        },
        "name": "SysTick_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@E@IRQn@WWDG_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "WWDG_IRQn",
        "location": {
          "column": "3",
          "line": "180",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
        },
        "name": "WWDG_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@E@IRQn@PVD_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "PVD_IRQn",
        "location": {
          "column": "3",
          "line": "181",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
        },
        "name": "PVD_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@E@IRQn@TAMPER_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "TAMPER_IRQn",
        "location": {
          "column": "3",
          "line": "182",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
        },
        "name": "TAMPER_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@E@IRQn@RTC_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "RTC_IRQn",
        "location": {
          "column": "3",
          "line": "183",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
        },
        "name": "RTC_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@E@IRQn@FLASH_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "FLASH_IRQn",
        "location": {
          "column": "3",
          "line": "184",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
        },
        "name": "FLASH_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@E@IRQn@RCC_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "RCC_IRQn",
        "location": {
          "column": "3",
          "line": "185",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
        },
        "name": "RCC_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@E@IRQn@EXTI0_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "EXTI0_IRQn",
        "location": {
          "column": "3",
          "line": "186",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
        },
        "name": "EXTI0_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@E@IRQn@EXTI1_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "EXTI1_IRQn",
        "location": {
          "column": "3",
          "line": "187",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
        },
        "name": "EXTI1_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@E@IRQn@EXTI2_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "EXTI2_IRQn",
        "location": {
          "column": "3",
          "line": "188",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
        },
        "name": "EXTI2_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@E@IRQn@EXTI3_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "EXTI3_IRQn",
        "location": {
          "column": "3",
          "line": "189",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
        },
        "name": "EXTI3_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@E@IRQn@EXTI4_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "EXTI4_IRQn",
        "location": {
          "column": "3",
          "line": "190",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
        },
        "name": "EXTI4_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@E@IRQn@DMA1_Channel1_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "DMA1_Channel1_IRQn",
        "location": {
          "column": "3",
          "line": "191",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
        },
        "name": "DMA1_Channel1_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@E@IRQn@DMA1_Channel2_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "DMA1_Channel2_IRQn",
        "location": {
          "column": "3",
          "line": "192",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
        },
        "name": "DMA1_Channel2_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@E@IRQn@DMA1_Channel3_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "DMA1_Channel3_IRQn",
        "location": {
          "column": "3",
          "line": "193",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
        },
        "name": "DMA1_Channel3_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@E@IRQn@DMA1_Channel4_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "DMA1_Channel4_IRQn",
        "location": {
          "column": "3",
          "line": "194",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
        },
        "name": "DMA1_Channel4_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@E@IRQn@DMA1_Channel5_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "DMA1_Channel5_IRQn",
        "location": {
          "column": "3",
          "line": "195",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
        },
        "name": "DMA1_Channel5_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@E@IRQn@DMA1_Channel6_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "DMA1_Channel6_IRQn",
        "location": {
          "column": "3",
          "line": "196",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
        },
        "name": "DMA1_Channel6_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@E@IRQn@DMA1_Channel7_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "DMA1_Channel7_IRQn",
        "location": {
          "column": "3",
          "line": "197",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
        },
        "name": "DMA1_Channel7_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@E@IRQn@ADC1_2_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "ADC1_2_IRQn",
        "location": {
          "column": "3",
          "line": "244",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
        },
        "name": "ADC1_2_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@E@IRQn@USB_HP_CAN1_TX_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "USB_HP_CAN1_TX_IRQn",
        "location": {
          "column": "3",
          "line": "245",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
        },
        "name": "USB_HP_CAN1_TX_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@E@IRQn@USB_LP_CAN1_RX0_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "USB_LP_CAN1_RX0_IRQn",
        "location": {
          "column": "3",
          "line": "246",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
        },
        "name": "USB_LP_CAN1_RX0_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@E@IRQn@CAN1_RX1_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "CAN1_RX1_IRQn",
        "location": {
          "column": "3",
          "line": "247",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
        },
        "name": "CAN1_RX1_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@E@IRQn@CAN1_SCE_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "CAN1_SCE_IRQn",
        "location": {
          "column": "3",
          "line": "248",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
        },
        "name": "CAN1_SCE_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@E@IRQn@EXTI9_5_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "EXTI9_5_IRQn",
        "location": {
          "column": "3",
          "line": "249",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
        },
        "name": "EXTI9_5_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@E@IRQn@TIM1_BRK_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "TIM1_BRK_IRQn",
        "location": {
          "column": "3",
          "line": "250",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
        },
        "name": "TIM1_BRK_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@E@IRQn@TIM1_UP_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "TIM1_UP_IRQn",
        "location": {
          "column": "3",
          "line": "251",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
        },
        "name": "TIM1_UP_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@E@IRQn@TIM1_TRG_COM_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "TIM1_TRG_COM_IRQn",
        "location": {
          "column": "3",
          "line": "252",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
        },
        "name": "TIM1_TRG_COM_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@E@IRQn@TIM1_CC_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "TIM1_CC_IRQn",
        "location": {
          "column": "3",
          "line": "253",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
        },
        "name": "TIM1_CC_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@E@IRQn@TIM2_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "TIM2_IRQn",
        "location": {
          "column": "3",
          "line": "254",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
        },
        "name": "TIM2_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@E@IRQn@TIM3_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "TIM3_IRQn",
        "location": {
          "column": "3",
          "line": "255",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
        },
        "name": "TIM3_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@E@IRQn@TIM4_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "TIM4_IRQn",
        "location": {
          "column": "3",
          "line": "256",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
        },
        "name": "TIM4_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@E@IRQn@I2C1_EV_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "I2C1_EV_IRQn",
        "location": {
          "column": "3",
          "line": "257",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
        },
        "name": "I2C1_EV_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@E@IRQn@I2C1_ER_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "I2C1_ER_IRQn",
        "location": {
          "column": "3",
          "line": "258",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
        },
        "name": "I2C1_ER_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@E@IRQn@I2C2_EV_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "I2C2_EV_IRQn",
        "location": {
          "column": "3",
          "line": "259",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
        },
        "name": "I2C2_EV_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@E@IRQn@I2C2_ER_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "I2C2_ER_IRQn",
        "location": {
          "column": "3",
          "line": "260",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
        },
        "name": "I2C2_ER_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@E@IRQn@SPI1_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "SPI1_IRQn",
        "location": {
          "column": "3",
          "line": "261",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
        },
        "name": "SPI1_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@E@IRQn@SPI2_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "SPI2_IRQn",
        "location": {
          "column": "3",
          "line": "262",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
        },
        "name": "SPI2_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@E@IRQn@USART1_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "USART1_IRQn",
        "location": {
          "column": "3",
          "line": "263",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
        },
        "name": "USART1_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@E@IRQn@USART2_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "USART2_IRQn",
        "location": {
          "column": "3",
          "line": "264",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
        },
        "name": "USART2_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@E@IRQn@USART3_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "USART3_IRQn",
        "location": {
          "column": "3",
          "line": "265",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
        },
        "name": "USART3_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@E@IRQn@EXTI15_10_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "EXTI15_10_IRQn",
        "location": {
          "column": "3",
          "line": "266",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
        },
        "name": "EXTI15_10_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@E@IRQn@RTCAlarm_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "RTCAlarm_IRQn",
        "location": {
          "column": "3",
          "line": "267",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
        },
        "name": "RTCAlarm_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@E@IRQn@USBWakeUp_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "USBWakeUp_IRQn",
        "location": {
          "column": "3",
          "line": "268",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
        },
        "name": "USBWakeUp_IRQn",
        "origin": "user_include",
        "scope": null
      }
    ],
    "location": {
      "column": "14",
      "line": "167",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "IRQn",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@T@s32",
    "What": "Typedef",
    "defdec": "Def",
    "display": "int32_t",
    "location": {
      "column": "18",
      "line": "487",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "s32",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@T@s16",
    "What": "Typedef",
    "defdec": "Def",
    "display": "int16_t",
    "location": {
      "column": "17",
      "line": "488",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "s16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@T@s8",
    "What": "Typedef",
    "defdec": "Def",
    "display": "int8_t",
    "location": {
      "column": "17",
      "line": "489",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "s8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@T@sc32",
    "What": "Typedef",
    "defdec": "Def",
    "display": "const int32_t",
    "location": {
      "column": "23",
      "line": "491",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "sc32",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@T@sc16",
    "What": "Typedef",
    "defdec": "Def",
    "display": "const int16_t",
    "location": {
      "column": "23",
      "line": "492",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "sc16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@T@sc8",
    "What": "Typedef",
    "defdec": "Def",
    "display": "const int8_t",
    "location": {
      "column": "22",
      "line": "493",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "sc8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@T@u32",
    "What": "Typedef",
    "defdec": "Def",
    "display": "uint32_t",
    "location": {
      "column": "19",
      "line": "503",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "u32",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@T@u16",
    "What": "Typedef",
    "defdec": "Def",
    "display": "uint16_t",
    "location": {
      "column": "18",
      "line": "504",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "u16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@T@u8",
    "What": "Typedef",
    "defdec": "Def",
    "display": "uint8_t",
    "location": {
      "column": "18",
      "line": "505",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "u8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@T@uc32",
    "What": "Typedef",
    "defdec": "Def",
    "display": "const uint32_t",
    "location": {
      "column": "24",
      "line": "507",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "uc32",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@T@uc16",
    "What": "Typedef",
    "defdec": "Def",
    "display": "const uint16_t",
    "location": {
      "column": "24",
      "line": "508",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "uc16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@T@uc8",
    "What": "Typedef",
    "defdec": "Def",
    "display": "const uint8_t",
    "location": {
      "column": "23",
      "line": "509",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "uc8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@EA@FlagStatus",
    "What": "Enum",
    "defdec": "Def",
    "display": "",
    "fields": [
      {
        "ID": "c:@EA@FlagStatus@RESET",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "RESET",
        "location": {
          "column": "15",
          "line": "519",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
        },
        "name": "RESET",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@FlagStatus@SET",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "SET",
        "location": {
          "column": "26",
          "line": "519",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
        },
        "name": "SET",
        "origin": "user_include",
        "scope": null
      }
    ],
    "location": {
      "column": "9",
      "line": "519",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@EA@FunctionalState",
    "What": "Enum",
    "defdec": "Def",
    "display": "",
    "fields": [
      {
        "ID": "c:@EA@FunctionalState@DISABLE",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "DISABLE",
        "location": {
          "column": "15",
          "line": "521",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
        },
        "name": "DISABLE",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@FunctionalState@ENABLE",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "ENABLE",
        "location": {
          "column": "28",
          "line": "521",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
        },
        "name": "ENABLE",
        "origin": "user_include",
        "scope": null
      }
    ],
    "location": {
      "column": "9",
      "line": "521",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@38137@macro@IS_FUNCTIONAL_STATE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_FUNCTIONAL_STATE",
    "location": {
      "column": "9",
      "line": "522",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "IS_FUNCTIONAL_STATE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@EA@ErrorStatus",
    "What": "Enum",
    "defdec": "Def",
    "display": "",
    "fields": [
      {
        "ID": "c:@EA@ErrorStatus@ERROR",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "ERROR",
        "location": {
          "column": "15",
          "line": "524",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
        },
        "name": "ERROR",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@ErrorStatus@SUCCESS",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "SUCCESS",
        "location": {
          "column": "26",
          "line": "524",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
        },
        "name": "SUCCESS",
        "origin": "user_include",
        "scope": null
      }
    ],
    "location": {
      "column": "9",
      "line": "524",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@38375@macro@HSEStartUp_TimeOut",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "HSEStartUp_TimeOut",
    "location": {
      "column": "9",
      "line": "527",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "HSEStartUp_TimeOut",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@38425@macro@HSE_Value",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "HSE_Value",
    "location": {
      "column": "9",
      "line": "528",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "HSE_Value",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@38465@macro@HSI_Value",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "HSI_Value",
    "location": {
      "column": "9",
      "line": "529",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "HSI_Value",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@S@stm32f10x.h@38650",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "542",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "members": [
      {
        "ID": "c:stm32f10x.h@S@stm32f10x.h@38650@FI@uint32_t",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "uint32_t",
        "location": {
          "column": "8",
          "line": "544",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
        },
        "name": "uint32_t",
        "origin": "user_include",
        "scope": "_anonymous_stm32f10x_h_542_9"
      },
      {
        "ID": "c:stm32f10x.h@T@ADC_TypeDef",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct (anonymous struct at C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h:542:9)",
        "location": {
          "column": "3",
          "line": "564",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
        },
        "name": "ADC_TypeDef",
        "origin": "user_include",
        "scope": "_anonymous_stm32f10x_h_542_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@S@stm32f10x.h@39190",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "570",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "members": [
      {
        "ID": "c:stm32f10x.h@S@stm32f10x.h@39190@FI@RESERVED0",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED0",
        "location": {
          "column": "13",
          "line": "572",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
        },
        "name": "RESERVED0",
        "origin": "user_include",
        "scope": "_anonymous_stm32f10x_h_570_9"
      },
      {
        "ID": "c:stm32f10x.h@S@stm32f10x.h@39190@FI@uint16_t",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "uint16_t",
        "location": {
          "column": "8",
          "line": "573",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
        },
        "name": "uint16_t",
        "origin": "user_include",
        "scope": "_anonymous_stm32f10x_h_570_9"
      },
      {
        "ID": "c:stm32f10x.h@S@stm32f10x.h@39190@FI@RESERVED1",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED1",
        "location": {
          "column": "13",
          "line": "574",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
        },
        "name": "RESERVED1",
        "origin": "user_include",
        "scope": "_anonymous_stm32f10x_h_570_9"
      },
      {
        "ID": "c:stm32f10x.h@S@stm32f10x.h@39190@FI@RESERVED2",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED2",
        "location": {
          "column": "13",
          "line": "576",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
        },
        "name": "RESERVED2",
        "origin": "user_include",
        "scope": "_anonymous_stm32f10x_h_570_9"
      },
      {
        "ID": "c:stm32f10x.h@S@stm32f10x.h@39190@FI@RESERVED3",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED3",
        "location": {
          "column": "13",
          "line": "578",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
        },
        "name": "RESERVED3",
        "origin": "user_include",
        "scope": "_anonymous_stm32f10x_h_570_9"
      },
      {
        "ID": "c:stm32f10x.h@S@stm32f10x.h@39190@FI@RESERVED4",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED4",
        "location": {
          "column": "13",
          "line": "580",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
        },
        "name": "RESERVED4",
        "origin": "user_include",
        "scope": "_anonymous_stm32f10x_h_570_9"
      },
      {
        "ID": "c:stm32f10x.h@S@stm32f10x.h@39190@FI@RESERVED5",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED5",
        "location": {
          "column": "13",
          "line": "582",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
        },
        "name": "RESERVED5",
        "origin": "user_include",
        "scope": "_anonymous_stm32f10x_h_570_9"
      },
      {
        "ID": "c:stm32f10x.h@S@stm32f10x.h@39190@FI@RESERVED6",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED6",
        "location": {
          "column": "13",
          "line": "584",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
        },
        "name": "RESERVED6",
        "origin": "user_include",
        "scope": "_anonymous_stm32f10x_h_570_9"
      },
      {
        "ID": "c:stm32f10x.h@S@stm32f10x.h@39190@FI@RESERVED7",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED7",
        "location": {
          "column": "13",
          "line": "586",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
        },
        "name": "RESERVED7",
        "origin": "user_include",
        "scope": "_anonymous_stm32f10x_h_570_9"
      },
      {
        "ID": "c:stm32f10x.h@S@stm32f10x.h@39190@FI@RESERVED8",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED8",
        "location": {
          "column": "13",
          "line": "588",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
        },
        "name": "RESERVED8",
        "origin": "user_include",
        "scope": "_anonymous_stm32f10x_h_570_9"
      },
      {
        "ID": "c:stm32f10x.h@S@stm32f10x.h@39190@FI@RESERVED9",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED9",
        "location": {
          "column": "13",
          "line": "590",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
        },
        "name": "RESERVED9",
        "origin": "user_include",
        "scope": "_anonymous_stm32f10x_h_570_9"
      },
      {
        "ID": "c:stm32f10x.h@S@stm32f10x.h@39190@FI@RESERVED10",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED10",
        "location": {
          "column": "13",
          "line": "592",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
        },
        "name": "RESERVED10",
        "origin": "user_include",
        "scope": "_anonymous_stm32f10x_h_570_9"
      },
      {
        "ID": "c:stm32f10x.h@S@stm32f10x.h@39190@FI@RESERVED11",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED11",
        "location": {
          "column": "13",
          "line": "594",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
        },
        "name": "RESERVED11",
        "origin": "user_include",
        "scope": "_anonymous_stm32f10x_h_570_9"
      },
      {
        "ID": "c:stm32f10x.h@S@stm32f10x.h@39190@FI@RESERVED12",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED12",
        "location": {
          "column": "13",
          "line": "596",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
        },
        "name": "RESERVED12",
        "origin": "user_include",
        "scope": "_anonymous_stm32f10x_h_570_9"
      },
      {
        "ID": "c:stm32f10x.h@S@stm32f10x.h@39190@FI@RESERVED13",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED13",
        "location": {
          "column": "13",
          "line": "598",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
        },
        "name": "RESERVED13",
        "origin": "user_include",
        "scope": "_anonymous_stm32f10x_h_570_9"
      },
      {
        "ID": "c:stm32f10x.h@S@stm32f10x.h@39190@FI@RESERVED14",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED14",
        "location": {
          "column": "13",
          "line": "600",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
        },
        "name": "RESERVED14",
        "origin": "user_include",
        "scope": "_anonymous_stm32f10x_h_570_9"
      },
      {
        "ID": "c:stm32f10x.h@S@stm32f10x.h@39190@FI@RESERVED15",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED15",
        "location": {
          "column": "13",
          "line": "602",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
        },
        "name": "RESERVED15",
        "origin": "user_include",
        "scope": "_anonymous_stm32f10x_h_570_9"
      },
      {
        "ID": "c:stm32f10x.h@S@stm32f10x.h@39190@FI@RESERVED16",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED16",
        "location": {
          "column": "13",
          "line": "604",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
        },
        "name": "RESERVED16",
        "origin": "user_include",
        "scope": "_anonymous_stm32f10x_h_570_9"
      },
      {
        "ID": "c:stm32f10x.h@S@stm32f10x.h@39190@FI@RESERVED17",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED17",
        "location": {
          "column": "13",
          "line": "606",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
        },
        "name": "RESERVED17",
        "origin": "user_include",
        "scope": "_anonymous_stm32f10x_h_570_9"
      },
      {
        "ID": "c:stm32f10x.h@S@stm32f10x.h@39190@FI@RESERVED18",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED18",
        "location": {
          "column": "13",
          "line": "608",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
        },
        "name": "RESERVED18",
        "origin": "user_include",
        "scope": "_anonymous_stm32f10x_h_570_9"
      },
      {
        "ID": "c:stm32f10x.h@S@stm32f10x.h@39190@FI@RESERVED19",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED19",
        "location": {
          "column": "13",
          "line": "610",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
        },
        "name": "RESERVED19",
        "origin": "user_include",
        "scope": "_anonymous_stm32f10x_h_570_9"
      },
      {
        "ID": "c:stm32f10x.h@S@stm32f10x.h@39190@FI@RESERVED20",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED20",
        "location": {
          "column": "13",
          "line": "612",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
        },
        "name": "RESERVED20",
        "origin": "user_include",
        "scope": "_anonymous_stm32f10x_h_570_9"
      },
      {
        "ID": "c:stm32f10x.h@S@stm32f10x.h@39190@FI@RESERVED21",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED21",
        "location": {
          "column": "13",
          "line": "614",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
        },
        "name": "RESERVED21",
        "origin": "user_include",
        "scope": "_anonymous_stm32f10x_h_570_9"
      },
      {
        "ID": "c:stm32f10x.h@S@stm32f10x.h@39190@FI@RESERVED22",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED22",
        "location": {
          "column": "13",
          "line": "616",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
        },
        "name": "RESERVED22",
        "origin": "user_include",
        "scope": "_anonymous_stm32f10x_h_570_9"
      },
      {
        "ID": "c:stm32f10x.h@S@stm32f10x.h@39190@FI@RESERVED23",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED23",
        "location": {
          "column": "13",
          "line": "618",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
        },
        "name": "RESERVED23",
        "origin": "user_include",
        "scope": "_anonymous_stm32f10x_h_570_9"
      },
      {
        "ID": "c:stm32f10x.h@S@stm32f10x.h@39190@FI@RESERVED24",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED24",
        "location": {
          "column": "13",
          "line": "620",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
        },
        "name": "RESERVED24",
        "origin": "user_include",
        "scope": "_anonymous_stm32f10x_h_570_9"
      },
      {
        "ID": "c:stm32f10x.h@S@stm32f10x.h@39190@FI@RESERVED25",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED25",
        "location": {
          "column": "13",
          "line": "622",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
        },
        "name": "RESERVED25",
        "origin": "user_include",
        "scope": "_anonymous_stm32f10x_h_570_9"
      },
      {
        "ID": "c:stm32f10x.h@S@stm32f10x.h@39190@FI@RESERVED26",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED26",
        "location": {
          "column": "13",
          "line": "624",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
        },
        "name": "RESERVED26",
        "origin": "user_include",
        "scope": "_anonymous_stm32f10x_h_570_9"
      },
      {
        "ID": "c:stm32f10x.h@S@stm32f10x.h@39190@FI@RESERVED27",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED27",
        "location": {
          "column": "13",
          "line": "626",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
        },
        "name": "RESERVED27",
        "origin": "user_include",
        "scope": "_anonymous_stm32f10x_h_570_9"
      },
      {
        "ID": "c:stm32f10x.h@S@stm32f10x.h@39190@FI@RESERVED28",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED28",
        "location": {
          "column": "13",
          "line": "628",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
        },
        "name": "RESERVED28",
        "origin": "user_include",
        "scope": "_anonymous_stm32f10x_h_570_9"
      },
      {
        "ID": "c:stm32f10x.h@S@stm32f10x.h@39190@FI@RESERVED29",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED29",
        "location": {
          "column": "13",
          "line": "630",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
        },
        "name": "RESERVED29",
        "origin": "user_include",
        "scope": "_anonymous_stm32f10x_h_570_9"
      },
      {
        "ID": "c:stm32f10x.h@S@stm32f10x.h@39190@FI@RESERVED30",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED30",
        "location": {
          "column": "13",
          "line": "632",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
        },
        "name": "RESERVED30",
        "origin": "user_include",
        "scope": "_anonymous_stm32f10x_h_570_9"
      },
      {
        "ID": "c:stm32f10x.h@S@stm32f10x.h@39190@FI@RESERVED31",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED31",
        "location": {
          "column": "13",
          "line": "634",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
        },
        "name": "RESERVED31",
        "origin": "user_include",
        "scope": "_anonymous_stm32f10x_h_570_9"
      },
      {
        "ID": "c:stm32f10x.h@S@stm32f10x.h@39190@FI@RESERVED32",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED32",
        "location": {
          "column": "13",
          "line": "636",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
        },
        "name": "RESERVED32",
        "origin": "user_include",
        "scope": "_anonymous_stm32f10x_h_570_9"
      },
      {
        "ID": "c:stm32f10x.h@S@stm32f10x.h@39190@FI@RESERVED33",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED33",
        "location": {
          "column": "13",
          "line": "638",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
        },
        "name": "RESERVED33",
        "origin": "user_include",
        "scope": "_anonymous_stm32f10x_h_570_9"
      },
      {
        "ID": "c:stm32f10x.h@S@stm32f10x.h@39190@FI@RESERVED34",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED34",
        "location": {
          "column": "13",
          "line": "640",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
        },
        "name": "RESERVED34",
        "origin": "user_include",
        "scope": "_anonymous_stm32f10x_h_570_9"
      },
      {
        "ID": "c:stm32f10x.h@S@stm32f10x.h@39190@FI@RESERVED35",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED35",
        "location": {
          "column": "13",
          "line": "642",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
        },
        "name": "RESERVED35",
        "origin": "user_include",
        "scope": "_anonymous_stm32f10x_h_570_9"
      },
      {
        "ID": "c:stm32f10x.h@S@stm32f10x.h@39190@FI@RESERVED36",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED36",
        "location": {
          "column": "13",
          "line": "644",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
        },
        "name": "RESERVED36",
        "origin": "user_include",
        "scope": "_anonymous_stm32f10x_h_570_9"
      },
      {
        "ID": "c:stm32f10x.h@S@stm32f10x.h@39190@FI@RESERVED37",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED37",
        "location": {
          "column": "13",
          "line": "646",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
        },
        "name": "RESERVED37",
        "origin": "user_include",
        "scope": "_anonymous_stm32f10x_h_570_9"
      },
      {
        "ID": "c:stm32f10x.h@S@stm32f10x.h@39190@FI@RESERVED38",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED38",
        "location": {
          "column": "13",
          "line": "648",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
        },
        "name": "RESERVED38",
        "origin": "user_include",
        "scope": "_anonymous_stm32f10x_h_570_9"
      },
      {
        "ID": "c:stm32f10x.h@S@stm32f10x.h@39190@FI@RESERVED39",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED39",
        "location": {
          "column": "13",
          "line": "650",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
        },
        "name": "RESERVED39",
        "origin": "user_include",
        "scope": "_anonymous_stm32f10x_h_570_9"
      },
      {
        "ID": "c:stm32f10x.h@S@stm32f10x.h@39190@FI@RESERVED40",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED40",
        "location": {
          "column": "13",
          "line": "652",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
        },
        "name": "RESERVED40",
        "origin": "user_include",
        "scope": "_anonymous_stm32f10x_h_570_9"
      },
      {
        "ID": "c:stm32f10x.h@S@stm32f10x.h@39190@FI@RESERVED41",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED41",
        "location": {
          "column": "13",
          "line": "654",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
        },
        "name": "RESERVED41",
        "origin": "user_include",
        "scope": "_anonymous_stm32f10x_h_570_9"
      },
      {
        "ID": "c:stm32f10x.h@S@stm32f10x.h@39190@FI@RESERVED42",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED42",
        "location": {
          "column": "13",
          "line": "656",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
        },
        "name": "RESERVED42",
        "origin": "user_include",
        "scope": "_anonymous_stm32f10x_h_570_9"
      },
      {
        "ID": "c:stm32f10x.h@S@stm32f10x.h@39190@FI@RESERVED43",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED43",
        "location": {
          "column": "13",
          "line": "658",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
        },
        "name": "RESERVED43",
        "origin": "user_include",
        "scope": "_anonymous_stm32f10x_h_570_9"
      },
      {
        "ID": "c:stm32f10x.h@S@stm32f10x.h@39190@FI@RESERVED44",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED44",
        "location": {
          "column": "13",
          "line": "660",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
        },
        "name": "RESERVED44",
        "origin": "user_include",
        "scope": "_anonymous_stm32f10x_h_570_9"
      },
      {
        "ID": "c:stm32f10x.h@S@stm32f10x.h@39190@FI@RESERVED45",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED45",
        "location": {
          "column": "13",
          "line": "662",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
        },
        "name": "RESERVED45",
        "origin": "user_include",
        "scope": "_anonymous_stm32f10x_h_570_9"
      },
      {
        "ID": "c:stm32f10x.h@T@BKP_TypeDef",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct (anonymous struct at C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h:570:9)",
        "location": {
          "column": "3",
          "line": "663",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
        },
        "name": "BKP_TypeDef",
        "origin": "user_include",
        "scope": "_anonymous_stm32f10x_h_570_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@S@stm32f10x.h@41463",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "669",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "members": [
      {
        "ID": "c:stm32f10x.h@S@stm32f10x.h@41463@FI@uint32_t",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "uint32_t",
        "location": {
          "column": "8",
          "line": "671",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
        },
        "name": "uint32_t",
        "origin": "user_include",
        "scope": "_anonymous_stm32f10x_h_669_9"
      },
      {
        "ID": "c:stm32f10x.h@T@CAN_TxMailBox_TypeDef",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct (anonymous struct at C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h:669:9)",
        "location": {
          "column": "3",
          "line": "675",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
        },
        "name": "CAN_TxMailBox_TypeDef",
        "origin": "user_include",
        "scope": "_anonymous_stm32f10x_h_669_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@S@stm32f10x.h@41666",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "681",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "members": [
      {
        "ID": "c:stm32f10x.h@S@stm32f10x.h@41666@FI@uint32_t",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "uint32_t",
        "location": {
          "column": "8",
          "line": "683",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
        },
        "name": "uint32_t",
        "origin": "user_include",
        "scope": "_anonymous_stm32f10x_h_681_9"
      },
      {
        "ID": "c:stm32f10x.h@T@CAN_FIFOMailBox_TypeDef",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct (anonymous struct at C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h:681:9)",
        "location": {
          "column": "3",
          "line": "687",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
        },
        "name": "CAN_FIFOMailBox_TypeDef",
        "origin": "user_include",
        "scope": "_anonymous_stm32f10x_h_681_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@S@stm32f10x.h@41874",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "693",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "members": [
      {
        "ID": "c:stm32f10x.h@S@stm32f10x.h@41874@FI@uint32_t",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "uint32_t",
        "location": {
          "column": "8",
          "line": "695",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
        },
        "name": "uint32_t",
        "origin": "user_include",
        "scope": "_anonymous_stm32f10x_h_693_9"
      },
      {
        "ID": "c:stm32f10x.h@T@CAN_FilterRegister_TypeDef",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct (anonymous struct at C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h:693:9)",
        "location": {
          "column": "3",
          "line": "697",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
        },
        "name": "CAN_FilterRegister_TypeDef",
        "origin": "user_include",
        "scope": "_anonymous_stm32f10x_h_693_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@S@stm32f10x.h@42023",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "703",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "members": [
      {
        "ID": "c:stm32f10x.h@S@stm32f10x.h@42023@FI@uint32_t",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "uint32_t",
        "location": {
          "column": "8",
          "line": "705",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
        },
        "name": "uint32_t",
        "origin": "user_include",
        "scope": "_anonymous_stm32f10x_h_703_9"
      },
      {
        "ID": "c:stm32f10x.h@S@stm32f10x.h@42023@FI@RESERVED0",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED0",
        "location": {
          "column": "13",
          "line": "713",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
        },
        "name": "RESERVED0",
        "origin": "user_include",
        "scope": "_anonymous_stm32f10x_h_703_9"
      },
      {
        "ID": "c:stm32f10x.h@S@stm32f10x.h@42023@FI@sTxMailBox",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "sTxMailBox",
        "location": {
          "column": "25",
          "line": "714",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
        },
        "name": "sTxMailBox",
        "origin": "user_include",
        "scope": "_anonymous_stm32f10x_h_703_9"
      },
      {
        "ID": "c:stm32f10x.h@S@stm32f10x.h@42023@FI@sFIFOMailBox",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "sFIFOMailBox",
        "location": {
          "column": "27",
          "line": "715",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
        },
        "name": "sFIFOMailBox",
        "origin": "user_include",
        "scope": "_anonymous_stm32f10x_h_703_9"
      },
      {
        "ID": "c:stm32f10x.h@S@stm32f10x.h@42023@FI@RESERVED1",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED1",
        "location": {
          "column": "13",
          "line": "716",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
        },
        "name": "RESERVED1",
        "origin": "user_include",
        "scope": "_anonymous_stm32f10x_h_703_9"
      },
      {
        "ID": "c:stm32f10x.h@S@stm32f10x.h@42023@FI@RESERVED2",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED2",
        "location": {
          "column": "13",
          "line": "719",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
        },
        "name": "RESERVED2",
        "origin": "user_include",
        "scope": "_anonymous_stm32f10x_h_703_9"
      },
      {
        "ID": "c:stm32f10x.h@S@stm32f10x.h@42023@FI@RESERVED3",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED3",
        "location": {
          "column": "13",
          "line": "721",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
        },
        "name": "RESERVED3",
        "origin": "user_include",
        "scope": "_anonymous_stm32f10x_h_703_9"
      },
      {
        "ID": "c:stm32f10x.h@S@stm32f10x.h@42023@FI@RESERVED4",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED4",
        "location": {
          "column": "13",
          "line": "723",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
        },
        "name": "RESERVED4",
        "origin": "user_include",
        "scope": "_anonymous_stm32f10x_h_703_9"
      },
      {
        "ID": "c:stm32f10x.h@S@stm32f10x.h@42023@FI@RESERVED5",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED5",
        "location": {
          "column": "13",
          "line": "725",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
        },
        "name": "RESERVED5",
        "origin": "user_include",
        "scope": "_anonymous_stm32f10x_h_703_9"
      },
      {
        "ID": "c:stm32f10x.h@S@stm32f10x.h@42023@FI@sFilterRegister",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "sFilterRegister",
        "location": {
          "column": "30",
          "line": "727",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
        },
        "name": "sFilterRegister",
        "origin": "user_include",
        "scope": "_anonymous_stm32f10x_h_703_9"
      },
      {
        "ID": "c:stm32f10x.h@T@CAN_TypeDef",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct (anonymous struct at C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h:703:9)",
        "location": {
          "column": "3",
          "line": "731",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
        },
        "name": "CAN_TypeDef",
        "origin": "user_include",
        "scope": "_anonymous_stm32f10x_h_703_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@S@stm32f10x.h@42811",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "736",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "members": [
      {
        "ID": "c:stm32f10x.h@S@stm32f10x.h@42811@FI@uint32_t",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "uint32_t",
        "location": {
          "column": "8",
          "line": "738",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
        },
        "name": "uint32_t",
        "origin": "user_include",
        "scope": "_anonymous_stm32f10x_h_736_9"
      },
      {
        "ID": "c:stm32f10x.h@T@CEC_TypeDef",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct (anonymous struct at C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h:736:9)",
        "location": {
          "column": "3",
          "line": "745",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
        },
        "name": "CEC_TypeDef",
        "origin": "user_include",
        "scope": "_anonymous_stm32f10x_h_736_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@S@stm32f10x.h@43054",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "751",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "members": [
      {
        "ID": "c:stm32f10x.h@S@stm32f10x.h@43054@FI@uint32_t",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "uint32_t",
        "location": {
          "column": "8",
          "line": "753",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
        },
        "name": "uint32_t",
        "origin": "user_include",
        "scope": "_anonymous_stm32f10x_h_751_9"
      },
      {
        "ID": "c:stm32f10x.h@S@stm32f10x.h@43054@FI@uint8_t",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "uint8_t",
        "location": {
          "column": "8",
          "line": "754",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
        },
        "name": "uint8_t",
        "origin": "user_include",
        "scope": "_anonymous_stm32f10x_h_751_9"
      },
      {
        "ID": "c:stm32f10x.h@S@stm32f10x.h@43054@FI@RESERVED0",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED0",
        "location": {
          "column": "13",
          "line": "755",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
        },
        "name": "RESERVED0",
        "origin": "user_include",
        "scope": "_anonymous_stm32f10x_h_751_9"
      },
      {
        "ID": "c:stm32f10x.h@S@stm32f10x.h@43054@FI@RESERVED1",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED1",
        "location": {
          "column": "13",
          "line": "756",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
        },
        "name": "RESERVED1",
        "origin": "user_include",
        "scope": "_anonymous_stm32f10x_h_751_9"
      },
      {
        "ID": "c:stm32f10x.h@T@CRC_TypeDef",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct (anonymous struct at C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h:751:9)",
        "location": {
          "column": "3",
          "line": "758",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
        },
        "name": "CRC_TypeDef",
        "origin": "user_include",
        "scope": "_anonymous_stm32f10x_h_751_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@S@stm32f10x.h@43257",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "764",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "members": [
      {
        "ID": "c:stm32f10x.h@S@stm32f10x.h@43257@FI@uint32_t",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "uint32_t",
        "location": {
          "column": "8",
          "line": "766",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
        },
        "name": "uint32_t",
        "origin": "user_include",
        "scope": "_anonymous_stm32f10x_h_764_9"
      },
      {
        "ID": "c:stm32f10x.h@T@DAC_TypeDef",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct (anonymous struct at C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h:764:9)",
        "location": {
          "column": "3",
          "line": "782",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
        },
        "name": "DAC_TypeDef",
        "origin": "user_include",
        "scope": "_anonymous_stm32f10x_h_764_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@S@stm32f10x.h@43772",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "788",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "members": [
      {
        "ID": "c:stm32f10x.h@S@stm32f10x.h@43772@FI@uint32_t",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "uint32_t",
        "location": {
          "column": "8",
          "line": "790",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
        },
        "name": "uint32_t",
        "origin": "user_include",
        "scope": "_anonymous_stm32f10x_h_788_9"
      },
      {
        "ID": "c:stm32f10x.h@T@DBGMCU_TypeDef",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct (anonymous struct at C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h:788:9)",
        "location": {
          "column": "2",
          "line": "792",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
        },
        "name": "DBGMCU_TypeDef",
        "origin": "user_include",
        "scope": "_anonymous_stm32f10x_h_788_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@S@stm32f10x.h@43899",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "798",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "members": [
      {
        "ID": "c:stm32f10x.h@S@stm32f10x.h@43899@FI@uint32_t",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "uint32_t",
        "location": {
          "column": "8",
          "line": "800",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
        },
        "name": "uint32_t",
        "origin": "user_include",
        "scope": "_anonymous_stm32f10x_h_798_9"
      },
      {
        "ID": "c:stm32f10x.h@T@DMA_Channel_TypeDef",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct (anonymous struct at C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h:798:9)",
        "location": {
          "column": "3",
          "line": "804",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
        },
        "name": "DMA_Channel_TypeDef",
        "origin": "user_include",
        "scope": "_anonymous_stm32f10x_h_798_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@S@stm32f10x.h@44036",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "806",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "members": [
      {
        "ID": "c:stm32f10x.h@S@stm32f10x.h@44036@FI@uint32_t",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "uint32_t",
        "location": {
          "column": "8",
          "line": "808",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
        },
        "name": "uint32_t",
        "origin": "user_include",
        "scope": "_anonymous_stm32f10x_h_806_9"
      },
      {
        "ID": "c:stm32f10x.h@T@DMA_TypeDef",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct (anonymous struct at C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h:806:9)",
        "location": {
          "column": "3",
          "line": "810",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
        },
        "name": "DMA_TypeDef",
        "origin": "user_include",
        "scope": "_anonymous_stm32f10x_h_806_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@S@stm32f10x.h@44157",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "816",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "members": [
      {
        "ID": "c:stm32f10x.h@S@stm32f10x.h@44157@FI@uint32_t",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "uint32_t",
        "location": {
          "column": "8",
          "line": "818",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
        },
        "name": "uint32_t",
        "origin": "user_include",
        "scope": "_anonymous_stm32f10x_h_816_9"
      },
      {
        "ID": "c:stm32f10x.h@S@stm32f10x.h@44157@FI@RESERVED0",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED0",
        "location": {
          "column": "17",
          "line": "826",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
        },
        "name": "RESERVED0",
        "origin": "user_include",
        "scope": "_anonymous_stm32f10x_h_816_9"
      },
      {
        "ID": "c:stm32f10x.h@S@stm32f10x.h@44157@FI@RESERVED1",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED1",
        "location": {
          "column": "17",
          "line": "829",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
        },
        "name": "RESERVED1",
        "origin": "user_include",
        "scope": "_anonymous_stm32f10x_h_816_9"
      },
      {
        "ID": "c:stm32f10x.h@S@stm32f10x.h@44157@FI@RESERVED2",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED2",
        "location": {
          "column": "17",
          "line": "840",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
        },
        "name": "RESERVED2",
        "origin": "user_include",
        "scope": "_anonymous_stm32f10x_h_816_9"
      },
      {
        "ID": "c:stm32f10x.h@S@stm32f10x.h@44157@FI@RESERVED3",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED3",
        "location": {
          "column": "17",
          "line": "846",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
        },
        "name": "RESERVED3",
        "origin": "user_include",
        "scope": "_anonymous_stm32f10x_h_816_9"
      },
      {
        "ID": "c:stm32f10x.h@S@stm32f10x.h@44157@FI@RESERVED4",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED4",
        "location": {
          "column": "17",
          "line": "849",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
        },
        "name": "RESERVED4",
        "origin": "user_include",
        "scope": "_anonymous_stm32f10x_h_816_9"
      },
      {
        "ID": "c:stm32f10x.h@S@stm32f10x.h@44157@FI@RESERVED5",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED5",
        "location": {
          "column": "17",
          "line": "851",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
        },
        "name": "RESERVED5",
        "origin": "user_include",
        "scope": "_anonymous_stm32f10x_h_816_9"
      },
      {
        "ID": "c:stm32f10x.h@S@stm32f10x.h@44157@FI@RESERVED6",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED6",
        "location": {
          "column": "17",
          "line": "854",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
        },
        "name": "RESERVED6",
        "origin": "user_include",
        "scope": "_anonymous_stm32f10x_h_816_9"
      },
      {
        "ID": "c:stm32f10x.h@S@stm32f10x.h@44157@FI@RESERVED7",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED7",
        "location": {
          "column": "17",
          "line": "856",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
        },
        "name": "RESERVED7",
        "origin": "user_include",
        "scope": "_anonymous_stm32f10x_h_816_9"
      },
      {
        "ID": "c:stm32f10x.h@S@stm32f10x.h@44157@FI@RESERVED8",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED8",
        "location": {
          "column": "17",
          "line": "866",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
        },
        "name": "RESERVED8",
        "origin": "user_include",
        "scope": "_anonymous_stm32f10x_h_816_9"
      },
      {
        "ID": "c:stm32f10x.h@S@stm32f10x.h@44157@FI@RESERVED9",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED9",
        "location": {
          "column": "17",
          "line": "876",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
        },
        "name": "RESERVED9",
        "origin": "user_include",
        "scope": "_anonymous_stm32f10x_h_816_9"
      },
      {
        "ID": "c:stm32f10x.h@T@ETH_TypeDef",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct (anonymous struct at C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h:816:9)",
        "location": {
          "column": "3",
          "line": "881",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
        },
        "name": "ETH_TypeDef",
        "origin": "user_include",
        "scope": "_anonymous_stm32f10x_h_816_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@S@stm32f10x.h@46142",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "887",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "members": [
      {
        "ID": "c:stm32f10x.h@S@stm32f10x.h@46142@FI@uint32_t",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "uint32_t",
        "location": {
          "column": "8",
          "line": "889",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
        },
        "name": "uint32_t",
        "origin": "user_include",
        "scope": "_anonymous_stm32f10x_h_887_9"
      },
      {
        "ID": "c:stm32f10x.h@T@EXTI_TypeDef",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct (anonymous struct at C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h:887:9)",
        "location": {
          "column": "3",
          "line": "895",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
        },
        "name": "EXTI_TypeDef",
        "origin": "user_include",
        "scope": "_anonymous_stm32f10x_h_887_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@S@stm32f10x.h@46357",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "901",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "members": [
      {
        "ID": "c:stm32f10x.h@S@stm32f10x.h@46357@FI@uint32_t",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "uint32_t",
        "location": {
          "column": "8",
          "line": "903",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
        },
        "name": "uint32_t",
        "origin": "user_include",
        "scope": "_anonymous_stm32f10x_h_901_9"
      },
      {
        "ID": "c:stm32f10x.h@T@FLASH_TypeDef",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct (anonymous struct at C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h:901:9)",
        "location": {
          "column": "3",
          "line": "920",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
        },
        "name": "FLASH_TypeDef",
        "origin": "user_include",
        "scope": "_anonymous_stm32f10x_h_901_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@S@stm32f10x.h@46847",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "926",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "members": [
      {
        "ID": "c:stm32f10x.h@S@stm32f10x.h@46847@FI@uint16_t",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "uint16_t",
        "location": {
          "column": "8",
          "line": "928",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
        },
        "name": "uint16_t",
        "origin": "user_include",
        "scope": "_anonymous_stm32f10x_h_926_9"
      },
      {
        "ID": "c:stm32f10x.h@T@OB_TypeDef",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct (anonymous struct at C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h:926:9)",
        "location": {
          "column": "3",
          "line": "936",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
        },
        "name": "OB_TypeDef",
        "origin": "user_include",
        "scope": "_anonymous_stm32f10x_h_926_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@S@stm32f10x.h@47128",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "942",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "members": [
      {
        "ID": "c:stm32f10x.h@S@stm32f10x.h@47128@FI@uint32_t",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "uint32_t",
        "location": {
          "column": "8",
          "line": "944",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
        },
        "name": "uint32_t",
        "origin": "user_include",
        "scope": "_anonymous_stm32f10x_h_942_9"
      },
      {
        "ID": "c:stm32f10x.h@T@FSMC_Bank1_TypeDef",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct (anonymous struct at C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h:942:9)",
        "location": {
          "column": "3",
          "line": "945",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
        },
        "name": "FSMC_Bank1_TypeDef",
        "origin": "user_include",
        "scope": "_anonymous_stm32f10x_h_942_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@S@stm32f10x.h@47271",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "951",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "members": [
      {
        "ID": "c:stm32f10x.h@S@stm32f10x.h@47271@FI@uint32_t",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "uint32_t",
        "location": {
          "column": "8",
          "line": "953",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
        },
        "name": "uint32_t",
        "origin": "user_include",
        "scope": "_anonymous_stm32f10x_h_951_9"
      },
      {
        "ID": "c:stm32f10x.h@T@FSMC_Bank1E_TypeDef",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct (anonymous struct at C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h:951:9)",
        "location": {
          "column": "3",
          "line": "954",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
        },
        "name": "FSMC_Bank1E_TypeDef",
        "origin": "user_include",
        "scope": "_anonymous_stm32f10x_h_951_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@S@stm32f10x.h@47410",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "960",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "members": [
      {
        "ID": "c:stm32f10x.h@S@stm32f10x.h@47410@FI@uint32_t",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "uint32_t",
        "location": {
          "column": "8",
          "line": "962",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
        },
        "name": "uint32_t",
        "origin": "user_include",
        "scope": "_anonymous_stm32f10x_h_960_9"
      },
      {
        "ID": "c:stm32f10x.h@S@stm32f10x.h@47410@FI@RESERVED0",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED0",
        "location": {
          "column": "13",
          "line": "966",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
        },
        "name": "RESERVED0",
        "origin": "user_include",
        "scope": "_anonymous_stm32f10x_h_960_9"
      },
      {
        "ID": "c:stm32f10x.h@T@FSMC_Bank2_TypeDef",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct (anonymous struct at C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h:960:9)",
        "location": {
          "column": "3",
          "line": "968",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
        },
        "name": "FSMC_Bank2_TypeDef",
        "origin": "user_include",
        "scope": "_anonymous_stm32f10x_h_960_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@S@stm32f10x.h@47669",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "974",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "members": [
      {
        "ID": "c:stm32f10x.h@S@stm32f10x.h@47669@FI@uint32_t",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "uint32_t",
        "location": {
          "column": "8",
          "line": "976",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
        },
        "name": "uint32_t",
        "origin": "user_include",
        "scope": "_anonymous_stm32f10x_h_974_9"
      },
      {
        "ID": "c:stm32f10x.h@S@stm32f10x.h@47669@FI@RESERVED0",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED0",
        "location": {
          "column": "13",
          "line": "980",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
        },
        "name": "RESERVED0",
        "origin": "user_include",
        "scope": "_anonymous_stm32f10x_h_974_9"
      },
      {
        "ID": "c:stm32f10x.h@T@FSMC_Bank3_TypeDef",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct (anonymous struct at C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h:974:9)",
        "location": {
          "column": "3",
          "line": "982",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
        },
        "name": "FSMC_Bank3_TypeDef",
        "origin": "user_include",
        "scope": "_anonymous_stm32f10x_h_974_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@S@stm32f10x.h@47927",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "988",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "members": [
      {
        "ID": "c:stm32f10x.h@S@stm32f10x.h@47927@FI@uint32_t",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "uint32_t",
        "location": {
          "column": "8",
          "line": "990",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
        },
        "name": "uint32_t",
        "origin": "user_include",
        "scope": "_anonymous_stm32f10x_h_988_9"
      },
      {
        "ID": "c:stm32f10x.h@T@FSMC_Bank4_TypeDef",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct (anonymous struct at C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h:988:9)",
        "location": {
          "column": "3",
          "line": "995",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
        },
        "name": "FSMC_Bank4_TypeDef",
        "origin": "user_include",
        "scope": "_anonymous_stm32f10x_h_988_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@S@stm32f10x.h@48135",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "1001",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "members": [
      {
        "ID": "c:stm32f10x.h@S@stm32f10x.h@48135@FI@uint32_t",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "uint32_t",
        "location": {
          "column": "8",
          "line": "1003",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
        },
        "name": "uint32_t",
        "origin": "user_include",
        "scope": "_anonymous_stm32f10x_h_1001_9"
      },
      {
        "ID": "c:stm32f10x.h@T@GPIO_TypeDef",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct (anonymous struct at C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h:1001:9)",
        "location": {
          "column": "3",
          "line": "1010",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
        },
        "name": "GPIO_TypeDef",
        "origin": "user_include",
        "scope": "_anonymous_stm32f10x_h_1001_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@S@stm32f10x.h@48378",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "1016",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "members": [
      {
        "ID": "c:stm32f10x.h@S@stm32f10x.h@48378@FI@uint32_t",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "uint32_t",
        "location": {
          "column": "8",
          "line": "1018",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
        },
        "name": "uint32_t",
        "origin": "user_include",
        "scope": "_anonymous_stm32f10x_h_1016_9"
      },
      {
        "ID": "c:stm32f10x.h@S@stm32f10x.h@48378@FI@RESERVED0",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED0",
        "location": {
          "column": "12",
          "line": "1021",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
        },
        "name": "RESERVED0",
        "origin": "user_include",
        "scope": "_anonymous_stm32f10x_h_1016_9"
      },
      {
        "ID": "c:stm32f10x.h@T@AFIO_TypeDef",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct (anonymous struct at C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h:1016:9)",
        "location": {
          "column": "3",
          "line": "1023",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
        },
        "name": "AFIO_TypeDef",
        "origin": "user_include",
        "scope": "_anonymous_stm32f10x_h_1016_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@S@stm32f10x.h@48598",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "1028",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "members": [
      {
        "ID": "c:stm32f10x.h@S@stm32f10x.h@48598@FI@uint16_t",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "uint16_t",
        "location": {
          "column": "8",
          "line": "1030",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
        },
        "name": "uint16_t",
        "origin": "user_include",
        "scope": "_anonymous_stm32f10x_h_1028_9"
      },
      {
        "ID": "c:stm32f10x.h@S@stm32f10x.h@48598@FI@RESERVED0",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED0",
        "location": {
          "column": "13",
          "line": "1031",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
        },
        "name": "RESERVED0",
        "origin": "user_include",
        "scope": "_anonymous_stm32f10x_h_1028_9"
      },
      {
        "ID": "c:stm32f10x.h@S@stm32f10x.h@48598@FI@RESERVED1",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED1",
        "location": {
          "column": "13",
          "line": "1033",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
        },
        "name": "RESERVED1",
        "origin": "user_include",
        "scope": "_anonymous_stm32f10x_h_1028_9"
      },
      {
        "ID": "c:stm32f10x.h@S@stm32f10x.h@48598@FI@RESERVED2",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED2",
        "location": {
          "column": "13",
          "line": "1035",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
        },
        "name": "RESERVED2",
        "origin": "user_include",
        "scope": "_anonymous_stm32f10x_h_1028_9"
      },
      {
        "ID": "c:stm32f10x.h@S@stm32f10x.h@48598@FI@RESERVED3",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED3",
        "location": {
          "column": "13",
          "line": "1037",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
        },
        "name": "RESERVED3",
        "origin": "user_include",
        "scope": "_anonymous_stm32f10x_h_1028_9"
      },
      {
        "ID": "c:stm32f10x.h@S@stm32f10x.h@48598@FI@RESERVED4",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED4",
        "location": {
          "column": "13",
          "line": "1039",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
        },
        "name": "RESERVED4",
        "origin": "user_include",
        "scope": "_anonymous_stm32f10x_h_1028_9"
      },
      {
        "ID": "c:stm32f10x.h@S@stm32f10x.h@48598@FI@RESERVED5",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED5",
        "location": {
          "column": "13",
          "line": "1041",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
        },
        "name": "RESERVED5",
        "origin": "user_include",
        "scope": "_anonymous_stm32f10x_h_1028_9"
      },
      {
        "ID": "c:stm32f10x.h@S@stm32f10x.h@48598@FI@RESERVED6",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED6",
        "location": {
          "column": "13",
          "line": "1043",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
        },
        "name": "RESERVED6",
        "origin": "user_include",
        "scope": "_anonymous_stm32f10x_h_1028_9"
      },
      {
        "ID": "c:stm32f10x.h@S@stm32f10x.h@48598@FI@RESERVED7",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED7",
        "location": {
          "column": "13",
          "line": "1045",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
        },
        "name": "RESERVED7",
        "origin": "user_include",
        "scope": "_anonymous_stm32f10x_h_1028_9"
      },
      {
        "ID": "c:stm32f10x.h@S@stm32f10x.h@48598@FI@RESERVED8",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED8",
        "location": {
          "column": "13",
          "line": "1047",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
        },
        "name": "RESERVED8",
        "origin": "user_include",
        "scope": "_anonymous_stm32f10x_h_1028_9"
      },
      {
        "ID": "c:stm32f10x.h@T@I2C_TypeDef",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct (anonymous struct at C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h:1028:9)",
        "location": {
          "column": "3",
          "line": "1048",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
        },
        "name": "I2C_TypeDef",
        "origin": "user_include",
        "scope": "_anonymous_stm32f10x_h_1028_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@S@stm32f10x.h@49099",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "1054",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "members": [
      {
        "ID": "c:stm32f10x.h@S@stm32f10x.h@49099@FI@uint32_t",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "uint32_t",
        "location": {
          "column": "8",
          "line": "1056",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
        },
        "name": "uint32_t",
        "origin": "user_include",
        "scope": "_anonymous_stm32f10x_h_1054_9"
      },
      {
        "ID": "c:stm32f10x.h@T@IWDG_TypeDef",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct (anonymous struct at C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h:1054:9)",
        "location": {
          "column": "3",
          "line": "1060",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
        },
        "name": "IWDG_TypeDef",
        "origin": "user_include",
        "scope": "_anonymous_stm32f10x_h_1054_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@S@stm32f10x.h@49262",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "1066",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "members": [
      {
        "ID": "c:stm32f10x.h@S@stm32f10x.h@49262@FI@uint32_t",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "uint32_t",
        "location": {
          "column": "8",
          "line": "1068",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
        },
        "name": "uint32_t",
        "origin": "user_include",
        "scope": "_anonymous_stm32f10x_h_1066_9"
      },
      {
        "ID": "c:stm32f10x.h@T@PWR_TypeDef",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct (anonymous struct at C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h:1066:9)",
        "location": {
          "column": "3",
          "line": "1070",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
        },
        "name": "PWR_TypeDef",
        "origin": "user_include",
        "scope": "_anonymous_stm32f10x_h_1066_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@S@stm32f10x.h@49392",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "1076",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "members": [
      {
        "ID": "c:stm32f10x.h@S@stm32f10x.h@49392@FI@uint32_t",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "uint32_t",
        "location": {
          "column": "8",
          "line": "1078",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
        },
        "name": "uint32_t",
        "origin": "user_include",
        "scope": "_anonymous_stm32f10x_h_1076_9"
      },
      {
        "ID": "c:stm32f10x.h@T@RCC_TypeDef",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct (anonymous struct at C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h:1076:9)",
        "location": {
          "column": "3",
          "line": "1098",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
        },
        "name": "RCC_TypeDef",
        "origin": "user_include",
        "scope": "_anonymous_stm32f10x_h_1076_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@S@stm32f10x.h@50026",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "1104",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "members": [
      {
        "ID": "c:stm32f10x.h@S@stm32f10x.h@50026@FI@uint16_t",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "uint16_t",
        "location": {
          "column": "8",
          "line": "1106",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
        },
        "name": "uint16_t",
        "origin": "user_include",
        "scope": "_anonymous_stm32f10x_h_1104_9"
      },
      {
        "ID": "c:stm32f10x.h@S@stm32f10x.h@50026@FI@RESERVED0",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED0",
        "location": {
          "column": "13",
          "line": "1107",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
        },
        "name": "RESERVED0",
        "origin": "user_include",
        "scope": "_anonymous_stm32f10x_h_1104_9"
      },
      {
        "ID": "c:stm32f10x.h@S@stm32f10x.h@50026@FI@RESERVED1",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED1",
        "location": {
          "column": "13",
          "line": "1109",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
        },
        "name": "RESERVED1",
        "origin": "user_include",
        "scope": "_anonymous_stm32f10x_h_1104_9"
      },
      {
        "ID": "c:stm32f10x.h@S@stm32f10x.h@50026@FI@RESERVED2",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED2",
        "location": {
          "column": "13",
          "line": "1111",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
        },
        "name": "RESERVED2",
        "origin": "user_include",
        "scope": "_anonymous_stm32f10x_h_1104_9"
      },
      {
        "ID": "c:stm32f10x.h@S@stm32f10x.h@50026@FI@RESERVED3",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED3",
        "location": {
          "column": "13",
          "line": "1113",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
        },
        "name": "RESERVED3",
        "origin": "user_include",
        "scope": "_anonymous_stm32f10x_h_1104_9"
      },
      {
        "ID": "c:stm32f10x.h@S@stm32f10x.h@50026@FI@RESERVED4",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED4",
        "location": {
          "column": "13",
          "line": "1115",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
        },
        "name": "RESERVED4",
        "origin": "user_include",
        "scope": "_anonymous_stm32f10x_h_1104_9"
      },
      {
        "ID": "c:stm32f10x.h@S@stm32f10x.h@50026@FI@RESERVED5",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED5",
        "location": {
          "column": "13",
          "line": "1117",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
        },
        "name": "RESERVED5",
        "origin": "user_include",
        "scope": "_anonymous_stm32f10x_h_1104_9"
      },
      {
        "ID": "c:stm32f10x.h@S@stm32f10x.h@50026@FI@RESERVED6",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED6",
        "location": {
          "column": "13",
          "line": "1119",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
        },
        "name": "RESERVED6",
        "origin": "user_include",
        "scope": "_anonymous_stm32f10x_h_1104_9"
      },
      {
        "ID": "c:stm32f10x.h@S@stm32f10x.h@50026@FI@RESERVED7",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED7",
        "location": {
          "column": "13",
          "line": "1121",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
        },
        "name": "RESERVED7",
        "origin": "user_include",
        "scope": "_anonymous_stm32f10x_h_1104_9"
      },
      {
        "ID": "c:stm32f10x.h@S@stm32f10x.h@50026@FI@RESERVED8",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED8",
        "location": {
          "column": "13",
          "line": "1123",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
        },
        "name": "RESERVED8",
        "origin": "user_include",
        "scope": "_anonymous_stm32f10x_h_1104_9"
      },
      {
        "ID": "c:stm32f10x.h@S@stm32f10x.h@50026@FI@RESERVED9",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED9",
        "location": {
          "column": "13",
          "line": "1125",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
        },
        "name": "RESERVED9",
        "origin": "user_include",
        "scope": "_anonymous_stm32f10x_h_1104_9"
      },
      {
        "ID": "c:stm32f10x.h@T@RTC_TypeDef",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct (anonymous struct at C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h:1104:9)",
        "location": {
          "column": "3",
          "line": "1126",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
        },
        "name": "RTC_TypeDef",
        "origin": "user_include",
        "scope": "_anonymous_stm32f10x_h_1104_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@S@stm32f10x.h@50575",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "1132",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "members": [
      {
        "ID": "c:stm32f10x.h@S@stm32f10x.h@50575@FI@uint32_t",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "uint32_t",
        "location": {
          "column": "8",
          "line": "1134",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
        },
        "name": "uint32_t",
        "origin": "user_include",
        "scope": "_anonymous_stm32f10x_h_1132_9"
      },
      {
        "ID": "c:stm32f10x.h@S@stm32f10x.h@50575@FI@RESERVED0",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED0",
        "location": {
          "column": "13",
          "line": "1150",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
        },
        "name": "RESERVED0",
        "origin": "user_include",
        "scope": "_anonymous_stm32f10x_h_1132_9"
      },
      {
        "ID": "c:stm32f10x.h@S@stm32f10x.h@50575@FI@RESERVED1",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED1",
        "location": {
          "column": "13",
          "line": "1152",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
        },
        "name": "RESERVED1",
        "origin": "user_include",
        "scope": "_anonymous_stm32f10x_h_1132_9"
      },
      {
        "ID": "c:stm32f10x.h@T@SDIO_TypeDef",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct (anonymous struct at C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h:1132:9)",
        "location": {
          "column": "3",
          "line": "1154",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
        },
        "name": "SDIO_TypeDef",
        "origin": "user_include",
        "scope": "_anonymous_stm32f10x_h_1132_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@S@stm32f10x.h@51141",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "1160",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "members": [
      {
        "ID": "c:stm32f10x.h@S@stm32f10x.h@51141@FI@uint16_t",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "uint16_t",
        "location": {
          "column": "8",
          "line": "1162",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
        },
        "name": "uint16_t",
        "origin": "user_include",
        "scope": "_anonymous_stm32f10x_h_1160_9"
      },
      {
        "ID": "c:stm32f10x.h@S@stm32f10x.h@51141@FI@RESERVED0",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED0",
        "location": {
          "column": "13",
          "line": "1163",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
        },
        "name": "RESERVED0",
        "origin": "user_include",
        "scope": "_anonymous_stm32f10x_h_1160_9"
      },
      {
        "ID": "c:stm32f10x.h@S@stm32f10x.h@51141@FI@RESERVED1",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED1",
        "location": {
          "column": "13",
          "line": "1165",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
        },
        "name": "RESERVED1",
        "origin": "user_include",
        "scope": "_anonymous_stm32f10x_h_1160_9"
      },
      {
        "ID": "c:stm32f10x.h@S@stm32f10x.h@51141@FI@RESERVED2",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED2",
        "location": {
          "column": "13",
          "line": "1167",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
        },
        "name": "RESERVED2",
        "origin": "user_include",
        "scope": "_anonymous_stm32f10x_h_1160_9"
      },
      {
        "ID": "c:stm32f10x.h@S@stm32f10x.h@51141@FI@RESERVED3",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED3",
        "location": {
          "column": "13",
          "line": "1169",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
        },
        "name": "RESERVED3",
        "origin": "user_include",
        "scope": "_anonymous_stm32f10x_h_1160_9"
      },
      {
        "ID": "c:stm32f10x.h@S@stm32f10x.h@51141@FI@RESERVED4",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED4",
        "location": {
          "column": "13",
          "line": "1171",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
        },
        "name": "RESERVED4",
        "origin": "user_include",
        "scope": "_anonymous_stm32f10x_h_1160_9"
      },
      {
        "ID": "c:stm32f10x.h@S@stm32f10x.h@51141@FI@RESERVED5",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED5",
        "location": {
          "column": "13",
          "line": "1173",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
        },
        "name": "RESERVED5",
        "origin": "user_include",
        "scope": "_anonymous_stm32f10x_h_1160_9"
      },
      {
        "ID": "c:stm32f10x.h@S@stm32f10x.h@51141@FI@RESERVED6",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED6",
        "location": {
          "column": "13",
          "line": "1175",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
        },
        "name": "RESERVED6",
        "origin": "user_include",
        "scope": "_anonymous_stm32f10x_h_1160_9"
      },
      {
        "ID": "c:stm32f10x.h@S@stm32f10x.h@51141@FI@RESERVED7",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED7",
        "location": {
          "column": "13",
          "line": "1177",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
        },
        "name": "RESERVED7",
        "origin": "user_include",
        "scope": "_anonymous_stm32f10x_h_1160_9"
      },
      {
        "ID": "c:stm32f10x.h@S@stm32f10x.h@51141@FI@RESERVED8",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED8",
        "location": {
          "column": "13",
          "line": "1179",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
        },
        "name": "RESERVED8",
        "origin": "user_include",
        "scope": "_anonymous_stm32f10x_h_1160_9"
      },
      {
        "ID": "c:stm32f10x.h@T@SPI_TypeDef",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct (anonymous struct at C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h:1160:9)",
        "location": {
          "column": "3",
          "line": "1180",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
        },
        "name": "SPI_TypeDef",
        "origin": "user_include",
        "scope": "_anonymous_stm32f10x_h_1160_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@S@stm32f10x.h@51636",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "1186",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "members": [
      {
        "ID": "c:stm32f10x.h@S@stm32f10x.h@51636@FI@uint16_t",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "uint16_t",
        "location": {
          "column": "8",
          "line": "1188",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
        },
        "name": "uint16_t",
        "origin": "user_include",
        "scope": "_anonymous_stm32f10x_h_1186_9"
      },
      {
        "ID": "c:stm32f10x.h@S@stm32f10x.h@51636@FI@RESERVED0",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED0",
        "location": {
          "column": "13",
          "line": "1189",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
        },
        "name": "RESERVED0",
        "origin": "user_include",
        "scope": "_anonymous_stm32f10x_h_1186_9"
      },
      {
        "ID": "c:stm32f10x.h@S@stm32f10x.h@51636@FI@RESERVED1",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED1",
        "location": {
          "column": "13",
          "line": "1191",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
        },
        "name": "RESERVED1",
        "origin": "user_include",
        "scope": "_anonymous_stm32f10x_h_1186_9"
      },
      {
        "ID": "c:stm32f10x.h@S@stm32f10x.h@51636@FI@RESERVED2",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED2",
        "location": {
          "column": "13",
          "line": "1193",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
        },
        "name": "RESERVED2",
        "origin": "user_include",
        "scope": "_anonymous_stm32f10x_h_1186_9"
      },
      {
        "ID": "c:stm32f10x.h@S@stm32f10x.h@51636@FI@RESERVED3",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED3",
        "location": {
          "column": "13",
          "line": "1195",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
        },
        "name": "RESERVED3",
        "origin": "user_include",
        "scope": "_anonymous_stm32f10x_h_1186_9"
      },
      {
        "ID": "c:stm32f10x.h@S@stm32f10x.h@51636@FI@RESERVED4",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED4",
        "location": {
          "column": "13",
          "line": "1197",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
        },
        "name": "RESERVED4",
        "origin": "user_include",
        "scope": "_anonymous_stm32f10x_h_1186_9"
      },
      {
        "ID": "c:stm32f10x.h@S@stm32f10x.h@51636@FI@RESERVED5",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED5",
        "location": {
          "column": "13",
          "line": "1199",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
        },
        "name": "RESERVED5",
        "origin": "user_include",
        "scope": "_anonymous_stm32f10x_h_1186_9"
      },
      {
        "ID": "c:stm32f10x.h@S@stm32f10x.h@51636@FI@RESERVED6",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED6",
        "location": {
          "column": "13",
          "line": "1201",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
        },
        "name": "RESERVED6",
        "origin": "user_include",
        "scope": "_anonymous_stm32f10x_h_1186_9"
      },
      {
        "ID": "c:stm32f10x.h@S@stm32f10x.h@51636@FI@RESERVED7",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED7",
        "location": {
          "column": "13",
          "line": "1203",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
        },
        "name": "RESERVED7",
        "origin": "user_include",
        "scope": "_anonymous_stm32f10x_h_1186_9"
      },
      {
        "ID": "c:stm32f10x.h@S@stm32f10x.h@51636@FI@RESERVED8",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED8",
        "location": {
          "column": "13",
          "line": "1205",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
        },
        "name": "RESERVED8",
        "origin": "user_include",
        "scope": "_anonymous_stm32f10x_h_1186_9"
      },
      {
        "ID": "c:stm32f10x.h@S@stm32f10x.h@51636@FI@RESERVED9",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED9",
        "location": {
          "column": "13",
          "line": "1207",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
        },
        "name": "RESERVED9",
        "origin": "user_include",
        "scope": "_anonymous_stm32f10x_h_1186_9"
      },
      {
        "ID": "c:stm32f10x.h@S@stm32f10x.h@51636@FI@RESERVED10",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED10",
        "location": {
          "column": "13",
          "line": "1209",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
        },
        "name": "RESERVED10",
        "origin": "user_include",
        "scope": "_anonymous_stm32f10x_h_1186_9"
      },
      {
        "ID": "c:stm32f10x.h@S@stm32f10x.h@51636@FI@RESERVED11",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED11",
        "location": {
          "column": "13",
          "line": "1211",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
        },
        "name": "RESERVED11",
        "origin": "user_include",
        "scope": "_anonymous_stm32f10x_h_1186_9"
      },
      {
        "ID": "c:stm32f10x.h@S@stm32f10x.h@51636@FI@RESERVED12",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED12",
        "location": {
          "column": "13",
          "line": "1213",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
        },
        "name": "RESERVED12",
        "origin": "user_include",
        "scope": "_anonymous_stm32f10x_h_1186_9"
      },
      {
        "ID": "c:stm32f10x.h@S@stm32f10x.h@51636@FI@RESERVED13",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED13",
        "location": {
          "column": "13",
          "line": "1215",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
        },
        "name": "RESERVED13",
        "origin": "user_include",
        "scope": "_anonymous_stm32f10x_h_1186_9"
      },
      {
        "ID": "c:stm32f10x.h@S@stm32f10x.h@51636@FI@RESERVED14",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED14",
        "location": {
          "column": "13",
          "line": "1217",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
        },
        "name": "RESERVED14",
        "origin": "user_include",
        "scope": "_anonymous_stm32f10x_h_1186_9"
      },
      {
        "ID": "c:stm32f10x.h@S@stm32f10x.h@51636@FI@RESERVED15",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED15",
        "location": {
          "column": "13",
          "line": "1219",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
        },
        "name": "RESERVED15",
        "origin": "user_include",
        "scope": "_anonymous_stm32f10x_h_1186_9"
      },
      {
        "ID": "c:stm32f10x.h@S@stm32f10x.h@51636@FI@RESERVED16",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED16",
        "location": {
          "column": "13",
          "line": "1221",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
        },
        "name": "RESERVED16",
        "origin": "user_include",
        "scope": "_anonymous_stm32f10x_h_1186_9"
      },
      {
        "ID": "c:stm32f10x.h@S@stm32f10x.h@51636@FI@RESERVED17",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED17",
        "location": {
          "column": "13",
          "line": "1223",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
        },
        "name": "RESERVED17",
        "origin": "user_include",
        "scope": "_anonymous_stm32f10x_h_1186_9"
      },
      {
        "ID": "c:stm32f10x.h@S@stm32f10x.h@51636@FI@RESERVED18",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED18",
        "location": {
          "column": "13",
          "line": "1225",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
        },
        "name": "RESERVED18",
        "origin": "user_include",
        "scope": "_anonymous_stm32f10x_h_1186_9"
      },
      {
        "ID": "c:stm32f10x.h@S@stm32f10x.h@51636@FI@RESERVED19",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED19",
        "location": {
          "column": "13",
          "line": "1227",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
        },
        "name": "RESERVED19",
        "origin": "user_include",
        "scope": "_anonymous_stm32f10x_h_1186_9"
      },
      {
        "ID": "c:stm32f10x.h@T@TIM_TypeDef",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct (anonymous struct at C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h:1186:9)",
        "location": {
          "column": "3",
          "line": "1228",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
        },
        "name": "TIM_TypeDef",
        "origin": "user_include",
        "scope": "_anonymous_stm32f10x_h_1186_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@S@stm32f10x.h@52698",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "1234",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "members": [
      {
        "ID": "c:stm32f10x.h@S@stm32f10x.h@52698@FI@uint16_t",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "uint16_t",
        "location": {
          "column": "8",
          "line": "1236",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
        },
        "name": "uint16_t",
        "origin": "user_include",
        "scope": "_anonymous_stm32f10x_h_1234_9"
      },
      {
        "ID": "c:stm32f10x.h@S@stm32f10x.h@52698@FI@RESERVED0",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED0",
        "location": {
          "column": "13",
          "line": "1237",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
        },
        "name": "RESERVED0",
        "origin": "user_include",
        "scope": "_anonymous_stm32f10x_h_1234_9"
      },
      {
        "ID": "c:stm32f10x.h@S@stm32f10x.h@52698@FI@RESERVED1",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED1",
        "location": {
          "column": "13",
          "line": "1239",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
        },
        "name": "RESERVED1",
        "origin": "user_include",
        "scope": "_anonymous_stm32f10x_h_1234_9"
      },
      {
        "ID": "c:stm32f10x.h@S@stm32f10x.h@52698@FI@RESERVED2",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED2",
        "location": {
          "column": "13",
          "line": "1241",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
        },
        "name": "RESERVED2",
        "origin": "user_include",
        "scope": "_anonymous_stm32f10x_h_1234_9"
      },
      {
        "ID": "c:stm32f10x.h@S@stm32f10x.h@52698@FI@RESERVED3",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED3",
        "location": {
          "column": "13",
          "line": "1243",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
        },
        "name": "RESERVED3",
        "origin": "user_include",
        "scope": "_anonymous_stm32f10x_h_1234_9"
      },
      {
        "ID": "c:stm32f10x.h@S@stm32f10x.h@52698@FI@RESERVED4",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED4",
        "location": {
          "column": "13",
          "line": "1245",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
        },
        "name": "RESERVED4",
        "origin": "user_include",
        "scope": "_anonymous_stm32f10x_h_1234_9"
      },
      {
        "ID": "c:stm32f10x.h@S@stm32f10x.h@52698@FI@RESERVED5",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED5",
        "location": {
          "column": "13",
          "line": "1247",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
        },
        "name": "RESERVED5",
        "origin": "user_include",
        "scope": "_anonymous_stm32f10x_h_1234_9"
      },
      {
        "ID": "c:stm32f10x.h@S@stm32f10x.h@52698@FI@RESERVED6",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED6",
        "location": {
          "column": "13",
          "line": "1249",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
        },
        "name": "RESERVED6",
        "origin": "user_include",
        "scope": "_anonymous_stm32f10x_h_1234_9"
      },
      {
        "ID": "c:stm32f10x.h@T@USART_TypeDef",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct (anonymous struct at C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h:1234:9)",
        "location": {
          "column": "3",
          "line": "1250",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
        },
        "name": "USART_TypeDef",
        "origin": "user_include",
        "scope": "_anonymous_stm32f10x_h_1234_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@S@stm32f10x.h@53100",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "1256",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "members": [
      {
        "ID": "c:stm32f10x.h@S@stm32f10x.h@53100@FI@uint32_t",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "uint32_t",
        "location": {
          "column": "8",
          "line": "1258",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
        },
        "name": "uint32_t",
        "origin": "user_include",
        "scope": "_anonymous_stm32f10x_h_1256_9"
      },
      {
        "ID": "c:stm32f10x.h@T@WWDG_TypeDef",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct (anonymous struct at C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h:1256:9)",
        "location": {
          "column": "3",
          "line": "1261",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
        },
        "name": "WWDG_TypeDef",
        "origin": "user_include",
        "scope": "_anonymous_stm32f10x_h_1256_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@53282@macro@FLASH_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_BASE",
    "location": {
      "column": "9",
      "line": "1272",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FLASH_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@53383@macro@SRAM_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SRAM_BASE",
    "location": {
      "column": "9",
      "line": "1273",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "SRAM_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@53483@macro@PERIPH_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PERIPH_BASE",
    "location": {
      "column": "9",
      "line": "1274",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "PERIPH_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@53591@macro@SRAM_BB_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SRAM_BB_BASE",
    "location": {
      "column": "9",
      "line": "1276",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "SRAM_BB_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@53694@macro@PERIPH_BB_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PERIPH_BB_BASE",
    "location": {
      "column": "9",
      "line": "1277",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "PERIPH_BB_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@53805@macro@FSMC_R_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_R_BASE",
    "location": {
      "column": "9",
      "line": "1279",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_R_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@53928@macro@APB1PERIPH_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "APB1PERIPH_BASE",
    "location": {
      "column": "9",
      "line": "1282",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "APB1PERIPH_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@53971@macro@APB2PERIPH_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "APB2PERIPH_BASE",
    "location": {
      "column": "9",
      "line": "1283",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "APB2PERIPH_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@54026@macro@AHBPERIPH_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AHBPERIPH_BASE",
    "location": {
      "column": "9",
      "line": "1284",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "AHBPERIPH_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@54083@macro@TIM2_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM2_BASE",
    "location": {
      "column": "9",
      "line": "1286",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "TIM2_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@54141@macro@TIM3_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM3_BASE",
    "location": {
      "column": "9",
      "line": "1287",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "TIM3_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@54199@macro@TIM4_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM4_BASE",
    "location": {
      "column": "9",
      "line": "1288",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "TIM4_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@54257@macro@TIM5_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM5_BASE",
    "location": {
      "column": "9",
      "line": "1289",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "TIM5_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@54315@macro@TIM6_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM6_BASE",
    "location": {
      "column": "9",
      "line": "1290",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "TIM6_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@54373@macro@TIM7_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM7_BASE",
    "location": {
      "column": "9",
      "line": "1291",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "TIM7_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@54431@macro@TIM12_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM12_BASE",
    "location": {
      "column": "9",
      "line": "1292",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "TIM12_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@54489@macro@TIM13_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM13_BASE",
    "location": {
      "column": "9",
      "line": "1293",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "TIM13_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@54547@macro@TIM14_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM14_BASE",
    "location": {
      "column": "9",
      "line": "1294",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "TIM14_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@54605@macro@RTC_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_BASE",
    "location": {
      "column": "9",
      "line": "1295",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "RTC_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@54663@macro@WWDG_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WWDG_BASE",
    "location": {
      "column": "9",
      "line": "1296",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "WWDG_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@54721@macro@IWDG_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IWDG_BASE",
    "location": {
      "column": "9",
      "line": "1297",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "IWDG_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@54779@macro@SPI2_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI2_BASE",
    "location": {
      "column": "9",
      "line": "1298",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "SPI2_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@54837@macro@SPI3_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI3_BASE",
    "location": {
      "column": "9",
      "line": "1299",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "SPI3_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@54895@macro@USART2_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART2_BASE",
    "location": {
      "column": "9",
      "line": "1300",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USART2_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@54953@macro@USART3_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART3_BASE",
    "location": {
      "column": "9",
      "line": "1301",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USART3_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@55011@macro@UART4_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "UART4_BASE",
    "location": {
      "column": "9",
      "line": "1302",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "UART4_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@55069@macro@UART5_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "UART5_BASE",
    "location": {
      "column": "9",
      "line": "1303",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "UART5_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@55127@macro@I2C1_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C1_BASE",
    "location": {
      "column": "9",
      "line": "1304",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "I2C1_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@55185@macro@I2C2_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C2_BASE",
    "location": {
      "column": "9",
      "line": "1305",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "I2C2_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@55243@macro@CAN1_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN1_BASE",
    "location": {
      "column": "9",
      "line": "1306",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN1_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@55301@macro@CAN2_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN2_BASE",
    "location": {
      "column": "9",
      "line": "1307",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN2_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@55359@macro@BKP_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "BKP_BASE",
    "location": {
      "column": "9",
      "line": "1308",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "BKP_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@55417@macro@PWR_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_BASE",
    "location": {
      "column": "9",
      "line": "1309",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "PWR_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@55475@macro@DAC_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_BASE",
    "location": {
      "column": "9",
      "line": "1310",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "DAC_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@55533@macro@CEC_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CEC_BASE",
    "location": {
      "column": "9",
      "line": "1311",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CEC_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@55593@macro@AFIO_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_BASE",
    "location": {
      "column": "9",
      "line": "1313",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "AFIO_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@55651@macro@EXTI_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_BASE",
    "location": {
      "column": "9",
      "line": "1314",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "EXTI_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@55709@macro@GPIOA_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIOA_BASE",
    "location": {
      "column": "9",
      "line": "1315",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "GPIOA_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@55767@macro@GPIOB_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIOB_BASE",
    "location": {
      "column": "9",
      "line": "1316",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "GPIOB_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@55825@macro@GPIOC_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIOC_BASE",
    "location": {
      "column": "9",
      "line": "1317",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "GPIOC_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@55883@macro@GPIOD_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIOD_BASE",
    "location": {
      "column": "9",
      "line": "1318",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "GPIOD_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@55941@macro@GPIOE_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIOE_BASE",
    "location": {
      "column": "9",
      "line": "1319",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "GPIOE_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@55999@macro@GPIOF_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIOF_BASE",
    "location": {
      "column": "9",
      "line": "1320",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "GPIOF_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@56057@macro@GPIOG_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIOG_BASE",
    "location": {
      "column": "9",
      "line": "1321",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "GPIOG_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@56115@macro@ADC1_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC1_BASE",
    "location": {
      "column": "9",
      "line": "1322",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "ADC1_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@56173@macro@ADC2_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC2_BASE",
    "location": {
      "column": "9",
      "line": "1323",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "ADC2_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@56231@macro@TIM1_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM1_BASE",
    "location": {
      "column": "9",
      "line": "1324",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "TIM1_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@56289@macro@SPI1_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI1_BASE",
    "location": {
      "column": "9",
      "line": "1325",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "SPI1_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@56347@macro@TIM8_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM8_BASE",
    "location": {
      "column": "9",
      "line": "1326",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "TIM8_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@56405@macro@USART1_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART1_BASE",
    "location": {
      "column": "9",
      "line": "1327",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USART1_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@56463@macro@ADC3_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC3_BASE",
    "location": {
      "column": "9",
      "line": "1328",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "ADC3_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@56521@macro@TIM15_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM15_BASE",
    "location": {
      "column": "9",
      "line": "1329",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "TIM15_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@56579@macro@TIM16_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM16_BASE",
    "location": {
      "column": "9",
      "line": "1330",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "TIM16_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@56637@macro@TIM17_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM17_BASE",
    "location": {
      "column": "9",
      "line": "1331",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "TIM17_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@56695@macro@TIM9_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM9_BASE",
    "location": {
      "column": "9",
      "line": "1332",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "TIM9_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@56753@macro@TIM10_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM10_BASE",
    "location": {
      "column": "9",
      "line": "1333",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "TIM10_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@56811@macro@TIM11_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM11_BASE",
    "location": {
      "column": "9",
      "line": "1334",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "TIM11_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@56871@macro@SDIO_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_BASE",
    "location": {
      "column": "9",
      "line": "1336",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "SDIO_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@56928@macro@DMA1_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA1_BASE",
    "location": {
      "column": "9",
      "line": "1338",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "DMA1_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@56985@macro@DMA1_Channel1_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA1_Channel1_BASE",
    "location": {
      "column": "9",
      "line": "1339",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "DMA1_Channel1_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@57042@macro@DMA1_Channel2_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA1_Channel2_BASE",
    "location": {
      "column": "9",
      "line": "1340",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "DMA1_Channel2_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@57099@macro@DMA1_Channel3_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA1_Channel3_BASE",
    "location": {
      "column": "9",
      "line": "1341",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "DMA1_Channel3_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@57156@macro@DMA1_Channel4_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA1_Channel4_BASE",
    "location": {
      "column": "9",
      "line": "1342",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "DMA1_Channel4_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@57213@macro@DMA1_Channel5_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA1_Channel5_BASE",
    "location": {
      "column": "9",
      "line": "1343",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "DMA1_Channel5_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@57270@macro@DMA1_Channel6_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA1_Channel6_BASE",
    "location": {
      "column": "9",
      "line": "1344",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "DMA1_Channel6_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@57327@macro@DMA1_Channel7_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA1_Channel7_BASE",
    "location": {
      "column": "9",
      "line": "1345",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "DMA1_Channel7_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@57384@macro@DMA2_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2_BASE",
    "location": {
      "column": "9",
      "line": "1346",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "DMA2_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@57441@macro@DMA2_Channel1_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2_Channel1_BASE",
    "location": {
      "column": "9",
      "line": "1347",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "DMA2_Channel1_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@57498@macro@DMA2_Channel2_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2_Channel2_BASE",
    "location": {
      "column": "9",
      "line": "1348",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "DMA2_Channel2_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@57555@macro@DMA2_Channel3_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2_Channel3_BASE",
    "location": {
      "column": "9",
      "line": "1349",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "DMA2_Channel3_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@57612@macro@DMA2_Channel4_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2_Channel4_BASE",
    "location": {
      "column": "9",
      "line": "1350",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "DMA2_Channel4_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@57669@macro@DMA2_Channel5_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2_Channel5_BASE",
    "location": {
      "column": "9",
      "line": "1351",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "DMA2_Channel5_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@57726@macro@RCC_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_BASE",
    "location": {
      "column": "9",
      "line": "1352",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "RCC_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@57783@macro@CRC_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CRC_BASE",
    "location": {
      "column": "9",
      "line": "1353",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CRC_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@57842@macro@FLASH_R_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_R_BASE",
    "location": {
      "column": "9",
      "line": "1355",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FLASH_R_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@57936@macro@OB_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "OB_BASE",
    "location": {
      "column": "9",
      "line": "1356",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "OB_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@58035@macro@ETH_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_BASE",
    "location": {
      "column": "9",
      "line": "1358",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "ETH_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@58092@macro@ETH_MAC_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MAC_BASE",
    "location": {
      "column": "9",
      "line": "1359",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "ETH_MAC_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@58134@macro@ETH_MMC_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MMC_BASE",
    "location": {
      "column": "9",
      "line": "1360",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "ETH_MMC_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@58185@macro@ETH_PTP_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_PTP_BASE",
    "location": {
      "column": "9",
      "line": "1361",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "ETH_PTP_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@58236@macro@ETH_DMA_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMA_BASE",
    "location": {
      "column": "9",
      "line": "1362",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "ETH_DMA_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@58289@macro@FSMC_Bank1_R_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_Bank1_R_BASE",
    "location": {
      "column": "9",
      "line": "1364",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_Bank1_R_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@58385@macro@FSMC_Bank1E_R_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_Bank1E_R_BASE",
    "location": {
      "column": "9",
      "line": "1365",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_Bank1E_R_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@58482@macro@FSMC_Bank2_R_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_Bank2_R_BASE",
    "location": {
      "column": "9",
      "line": "1366",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_Bank2_R_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@58578@macro@FSMC_Bank3_R_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_Bank3_R_BASE",
    "location": {
      "column": "9",
      "line": "1367",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_Bank3_R_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@58674@macro@FSMC_Bank4_R_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_Bank4_R_BASE",
    "location": {
      "column": "9",
      "line": "1368",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_Bank4_R_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@58772@macro@DBGMCU_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_BASE",
    "location": {
      "column": "9",
      "line": "1370",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "DBGMCU_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@58949@macro@TIM2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM2",
    "location": {
      "column": "9",
      "line": "1380",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "TIM2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@59006@macro@TIM3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM3",
    "location": {
      "column": "9",
      "line": "1381",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "TIM3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@59063@macro@TIM4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM4",
    "location": {
      "column": "9",
      "line": "1382",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "TIM4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@59120@macro@TIM5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM5",
    "location": {
      "column": "9",
      "line": "1383",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "TIM5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@59177@macro@TIM6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM6",
    "location": {
      "column": "9",
      "line": "1384",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "TIM6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@59234@macro@TIM7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM7",
    "location": {
      "column": "9",
      "line": "1385",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "TIM7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@59291@macro@TIM12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM12",
    "location": {
      "column": "9",
      "line": "1386",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "TIM12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@59349@macro@TIM13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM13",
    "location": {
      "column": "9",
      "line": "1387",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "TIM13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@59407@macro@TIM14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM14",
    "location": {
      "column": "9",
      "line": "1388",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "TIM14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@59465@macro@RTC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC",
    "location": {
      "column": "9",
      "line": "1389",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "RTC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@59521@macro@WWDG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WWDG",
    "location": {
      "column": "9",
      "line": "1390",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "WWDG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@59579@macro@IWDG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IWDG",
    "location": {
      "column": "9",
      "line": "1391",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "IWDG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@59637@macro@SPI2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI2",
    "location": {
      "column": "9",
      "line": "1392",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "SPI2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@59694@macro@SPI3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI3",
    "location": {
      "column": "9",
      "line": "1393",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "SPI3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@59751@macro@USART2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART2",
    "location": {
      "column": "9",
      "line": "1394",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USART2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@59812@macro@USART3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART3",
    "location": {
      "column": "9",
      "line": "1395",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USART3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@59873@macro@UART4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "UART4",
    "location": {
      "column": "9",
      "line": "1396",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "UART4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@59933@macro@UART5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "UART5",
    "location": {
      "column": "9",
      "line": "1397",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "UART5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@59993@macro@I2C1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C1",
    "location": {
      "column": "9",
      "line": "1398",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "I2C1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@60050@macro@I2C2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C2",
    "location": {
      "column": "9",
      "line": "1399",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "I2C2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@60107@macro@CAN1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN1",
    "location": {
      "column": "9",
      "line": "1400",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@60164@macro@CAN2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN2",
    "location": {
      "column": "9",
      "line": "1401",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@60221@macro@BKP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "BKP",
    "location": {
      "column": "9",
      "line": "1402",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "BKP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@60277@macro@PWR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR",
    "location": {
      "column": "9",
      "line": "1403",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "PWR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@60333@macro@DAC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC",
    "location": {
      "column": "9",
      "line": "1404",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "DAC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@60389@macro@CEC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CEC",
    "location": {
      "column": "9",
      "line": "1405",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CEC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@60445@macro@AFIO",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO",
    "location": {
      "column": "9",
      "line": "1406",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "AFIO",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@60503@macro@EXTI",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI",
    "location": {
      "column": "9",
      "line": "1407",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "EXTI",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@60561@macro@GPIOA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIOA",
    "location": {
      "column": "9",
      "line": "1408",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "GPIOA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@60620@macro@GPIOB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIOB",
    "location": {
      "column": "9",
      "line": "1409",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "GPIOB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@60679@macro@GPIOC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIOC",
    "location": {
      "column": "9",
      "line": "1410",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "GPIOC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@60738@macro@GPIOD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIOD",
    "location": {
      "column": "9",
      "line": "1411",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "GPIOD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@60797@macro@GPIOE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIOE",
    "location": {
      "column": "9",
      "line": "1412",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "GPIOE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@60856@macro@GPIOF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIOF",
    "location": {
      "column": "9",
      "line": "1413",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "GPIOF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@60915@macro@GPIOG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIOG",
    "location": {
      "column": "9",
      "line": "1414",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "GPIOG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@60974@macro@ADC1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC1",
    "location": {
      "column": "9",
      "line": "1415",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "ADC1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@61031@macro@ADC2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC2",
    "location": {
      "column": "9",
      "line": "1416",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "ADC2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@61088@macro@TIM1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM1",
    "location": {
      "column": "9",
      "line": "1417",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "TIM1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@61145@macro@SPI1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI1",
    "location": {
      "column": "9",
      "line": "1418",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "SPI1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@61202@macro@TIM8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM8",
    "location": {
      "column": "9",
      "line": "1419",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "TIM8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@61259@macro@USART1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART1",
    "location": {
      "column": "9",
      "line": "1420",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USART1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@61320@macro@ADC3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC3",
    "location": {
      "column": "9",
      "line": "1421",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "ADC3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@61377@macro@TIM15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM15",
    "location": {
      "column": "9",
      "line": "1422",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "TIM15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@61435@macro@TIM16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM16",
    "location": {
      "column": "9",
      "line": "1423",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "TIM16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@61493@macro@TIM17",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM17",
    "location": {
      "column": "9",
      "line": "1424",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "TIM17",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@61551@macro@TIM9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM9",
    "location": {
      "column": "9",
      "line": "1425",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "TIM9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@61608@macro@TIM10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM10",
    "location": {
      "column": "9",
      "line": "1426",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "TIM10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@61666@macro@TIM11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM11",
    "location": {
      "column": "9",
      "line": "1427",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "TIM11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@61724@macro@SDIO",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO",
    "location": {
      "column": "9",
      "line": "1428",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "SDIO",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@61782@macro@DMA1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA1",
    "location": {
      "column": "9",
      "line": "1429",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "DMA1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@61839@macro@DMA2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2",
    "location": {
      "column": "9",
      "line": "1430",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "DMA2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@61896@macro@DMA1_Channel1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA1_Channel1",
    "location": {
      "column": "9",
      "line": "1431",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "DMA1_Channel1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@61970@macro@DMA1_Channel2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA1_Channel2",
    "location": {
      "column": "9",
      "line": "1432",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "DMA1_Channel2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@62044@macro@DMA1_Channel3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA1_Channel3",
    "location": {
      "column": "9",
      "line": "1433",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "DMA1_Channel3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@62118@macro@DMA1_Channel4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA1_Channel4",
    "location": {
      "column": "9",
      "line": "1434",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "DMA1_Channel4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@62192@macro@DMA1_Channel5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA1_Channel5",
    "location": {
      "column": "9",
      "line": "1435",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "DMA1_Channel5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@62266@macro@DMA1_Channel6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA1_Channel6",
    "location": {
      "column": "9",
      "line": "1436",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "DMA1_Channel6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@62340@macro@DMA1_Channel7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA1_Channel7",
    "location": {
      "column": "9",
      "line": "1437",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "DMA1_Channel7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@62414@macro@DMA2_Channel1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2_Channel1",
    "location": {
      "column": "9",
      "line": "1438",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "DMA2_Channel1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@62488@macro@DMA2_Channel2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2_Channel2",
    "location": {
      "column": "9",
      "line": "1439",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "DMA2_Channel2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@62562@macro@DMA2_Channel3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2_Channel3",
    "location": {
      "column": "9",
      "line": "1440",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "DMA2_Channel3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@62636@macro@DMA2_Channel4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2_Channel4",
    "location": {
      "column": "9",
      "line": "1441",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "DMA2_Channel4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@62710@macro@DMA2_Channel5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2_Channel5",
    "location": {
      "column": "9",
      "line": "1442",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "DMA2_Channel5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@62784@macro@RCC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC",
    "location": {
      "column": "9",
      "line": "1443",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "RCC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@62840@macro@CRC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CRC",
    "location": {
      "column": "9",
      "line": "1444",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CRC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@62896@macro@FLASH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH",
    "location": {
      "column": "9",
      "line": "1445",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FLASH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@62958@macro@OB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "OB",
    "location": {
      "column": "9",
      "line": "1446",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "OB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@63013@macro@ETH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH",
    "location": {
      "column": "9",
      "line": "1447",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "ETH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@63069@macro@FSMC_Bank1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_Bank1",
    "location": {
      "column": "9",
      "line": "1448",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_Bank1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@63141@macro@FSMC_Bank1E",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_Bank1E",
    "location": {
      "column": "9",
      "line": "1449",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_Bank1E",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@63215@macro@FSMC_Bank2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_Bank2",
    "location": {
      "column": "9",
      "line": "1450",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_Bank2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@63287@macro@FSMC_Bank3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_Bank3",
    "location": {
      "column": "9",
      "line": "1451",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_Bank3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@63359@macro@FSMC_Bank4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_Bank4",
    "location": {
      "column": "9",
      "line": "1452",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_Bank4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@63431@macro@DBGMCU",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU",
    "location": {
      "column": "9",
      "line": "1453",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "DBGMCU",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@64389@macro@CRC_DR_DR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CRC_DR_DR",
    "location": {
      "column": "10",
      "line": "1478",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CRC_DR_DR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@64571@macro@CRC_IDR_IDR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CRC_IDR_IDR",
    "location": {
      "column": "10",
      "line": "1482",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CRC_IDR_IDR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@64775@macro@CRC_CR_RESET",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CRC_CR_RESET",
    "location": {
      "column": "10",
      "line": "1486",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CRC_CR_RESET",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@65358@macro@PWR_CR_LPDS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CR_LPDS",
    "location": {
      "column": "10",
      "line": "1495",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "PWR_CR_LPDS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@65455@macro@PWR_CR_PDDS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CR_PDDS",
    "location": {
      "column": "10",
      "line": "1496",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "PWR_CR_PDDS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@65553@macro@PWR_CR_CWUF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CR_CWUF",
    "location": {
      "column": "10",
      "line": "1497",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "PWR_CR_CWUF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@65648@macro@PWR_CR_CSBF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CR_CSBF",
    "location": {
      "column": "10",
      "line": "1498",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "PWR_CR_CSBF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@65744@macro@PWR_CR_PVDE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CR_PVDE",
    "location": {
      "column": "10",
      "line": "1499",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "PWR_CR_PVDE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@65853@macro@PWR_CR_PLS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CR_PLS",
    "location": {
      "column": "10",
      "line": "1501",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "PWR_CR_PLS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@65966@macro@PWR_CR_PLS_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CR_PLS_0",
    "location": {
      "column": "10",
      "line": "1502",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "PWR_CR_PLS_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@66049@macro@PWR_CR_PLS_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CR_PLS_1",
    "location": {
      "column": "10",
      "line": "1503",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "PWR_CR_PLS_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@66132@macro@PWR_CR_PLS_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CR_PLS_2",
    "location": {
      "column": "10",
      "line": "1504",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "PWR_CR_PLS_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@66250@macro@PWR_CR_PLS_2V2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CR_PLS_2V2",
    "location": {
      "column": "10",
      "line": "1507",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "PWR_CR_PLS_2V2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@66342@macro@PWR_CR_PLS_2V3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CR_PLS_2V3",
    "location": {
      "column": "10",
      "line": "1508",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "PWR_CR_PLS_2V3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@66434@macro@PWR_CR_PLS_2V4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CR_PLS_2V4",
    "location": {
      "column": "10",
      "line": "1509",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "PWR_CR_PLS_2V4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@66526@macro@PWR_CR_PLS_2V5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CR_PLS_2V5",
    "location": {
      "column": "10",
      "line": "1510",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "PWR_CR_PLS_2V5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@66618@macro@PWR_CR_PLS_2V6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CR_PLS_2V6",
    "location": {
      "column": "10",
      "line": "1511",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "PWR_CR_PLS_2V6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@66710@macro@PWR_CR_PLS_2V7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CR_PLS_2V7",
    "location": {
      "column": "10",
      "line": "1512",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "PWR_CR_PLS_2V7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@66802@macro@PWR_CR_PLS_2V8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CR_PLS_2V8",
    "location": {
      "column": "10",
      "line": "1513",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "PWR_CR_PLS_2V8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@66894@macro@PWR_CR_PLS_2V9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CR_PLS_2V9",
    "location": {
      "column": "10",
      "line": "1514",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "PWR_CR_PLS_2V9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@66988@macro@PWR_CR_DBP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CR_DBP",
    "location": {
      "column": "10",
      "line": "1516",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "PWR_CR_DBP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@67190@macro@PWR_CSR_WUF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CSR_WUF",
    "location": {
      "column": "10",
      "line": "1520",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "PWR_CSR_WUF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@67279@macro@PWR_CSR_SBF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CSR_SBF",
    "location": {
      "column": "10",
      "line": "1521",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "PWR_CSR_SBF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@67369@macro@PWR_CSR_PVDO",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CSR_PVDO",
    "location": {
      "column": "10",
      "line": "1522",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "PWR_CSR_PVDO",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@67457@macro@PWR_CSR_EWUP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CSR_EWUP",
    "location": {
      "column": "10",
      "line": "1523",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "PWR_CSR_EWUP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@68046@macro@BKP_DR1_D",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "BKP_DR1_D",
    "location": {
      "column": "10",
      "line": "1532",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "BKP_DR1_D",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@68219@macro@BKP_DR2_D",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "BKP_DR2_D",
    "location": {
      "column": "10",
      "line": "1535",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "BKP_DR2_D",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@68392@macro@BKP_DR3_D",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "BKP_DR3_D",
    "location": {
      "column": "10",
      "line": "1538",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "BKP_DR3_D",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@68565@macro@BKP_DR4_D",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "BKP_DR4_D",
    "location": {
      "column": "10",
      "line": "1541",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "BKP_DR4_D",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@68738@macro@BKP_DR5_D",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "BKP_DR5_D",
    "location": {
      "column": "10",
      "line": "1544",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "BKP_DR5_D",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@68911@macro@BKP_DR6_D",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "BKP_DR6_D",
    "location": {
      "column": "10",
      "line": "1547",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "BKP_DR6_D",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@69084@macro@BKP_DR7_D",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "BKP_DR7_D",
    "location": {
      "column": "10",
      "line": "1550",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "BKP_DR7_D",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@69257@macro@BKP_DR8_D",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "BKP_DR8_D",
    "location": {
      "column": "10",
      "line": "1553",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "BKP_DR8_D",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@69430@macro@BKP_DR9_D",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "BKP_DR9_D",
    "location": {
      "column": "10",
      "line": "1556",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "BKP_DR9_D",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@69603@macro@BKP_DR10_D",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "BKP_DR10_D",
    "location": {
      "column": "10",
      "line": "1559",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "BKP_DR10_D",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@69776@macro@BKP_DR11_D",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "BKP_DR11_D",
    "location": {
      "column": "10",
      "line": "1562",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "BKP_DR11_D",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@69949@macro@BKP_DR12_D",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "BKP_DR12_D",
    "location": {
      "column": "10",
      "line": "1565",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "BKP_DR12_D",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@70122@macro@BKP_DR13_D",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "BKP_DR13_D",
    "location": {
      "column": "10",
      "line": "1568",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "BKP_DR13_D",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@70295@macro@BKP_DR14_D",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "BKP_DR14_D",
    "location": {
      "column": "10",
      "line": "1571",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "BKP_DR14_D",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@70468@macro@BKP_DR15_D",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "BKP_DR15_D",
    "location": {
      "column": "10",
      "line": "1574",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "BKP_DR15_D",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@70641@macro@BKP_DR16_D",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "BKP_DR16_D",
    "location": {
      "column": "10",
      "line": "1577",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "BKP_DR16_D",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@70814@macro@BKP_DR17_D",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "BKP_DR17_D",
    "location": {
      "column": "10",
      "line": "1580",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "BKP_DR17_D",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@70987@macro@BKP_DR18_D",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "BKP_DR18_D",
    "location": {
      "column": "10",
      "line": "1583",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "BKP_DR18_D",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@71160@macro@BKP_DR19_D",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "BKP_DR19_D",
    "location": {
      "column": "10",
      "line": "1586",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "BKP_DR19_D",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@71333@macro@BKP_DR20_D",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "BKP_DR20_D",
    "location": {
      "column": "10",
      "line": "1589",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "BKP_DR20_D",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@71506@macro@BKP_DR21_D",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "BKP_DR21_D",
    "location": {
      "column": "10",
      "line": "1592",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "BKP_DR21_D",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@71679@macro@BKP_DR22_D",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "BKP_DR22_D",
    "location": {
      "column": "10",
      "line": "1595",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "BKP_DR22_D",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@71852@macro@BKP_DR23_D",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "BKP_DR23_D",
    "location": {
      "column": "10",
      "line": "1598",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "BKP_DR23_D",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@72025@macro@BKP_DR24_D",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "BKP_DR24_D",
    "location": {
      "column": "10",
      "line": "1601",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "BKP_DR24_D",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@72198@macro@BKP_DR25_D",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "BKP_DR25_D",
    "location": {
      "column": "10",
      "line": "1604",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "BKP_DR25_D",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@72371@macro@BKP_DR26_D",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "BKP_DR26_D",
    "location": {
      "column": "10",
      "line": "1607",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "BKP_DR26_D",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@72544@macro@BKP_DR27_D",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "BKP_DR27_D",
    "location": {
      "column": "10",
      "line": "1610",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "BKP_DR27_D",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@72717@macro@BKP_DR28_D",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "BKP_DR28_D",
    "location": {
      "column": "10",
      "line": "1613",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "BKP_DR28_D",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@72890@macro@BKP_DR29_D",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "BKP_DR29_D",
    "location": {
      "column": "10",
      "line": "1616",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "BKP_DR29_D",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@73063@macro@BKP_DR30_D",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "BKP_DR30_D",
    "location": {
      "column": "10",
      "line": "1619",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "BKP_DR30_D",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@73236@macro@BKP_DR31_D",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "BKP_DR31_D",
    "location": {
      "column": "10",
      "line": "1622",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "BKP_DR31_D",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@73409@macro@BKP_DR32_D",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "BKP_DR32_D",
    "location": {
      "column": "10",
      "line": "1625",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "BKP_DR32_D",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@73582@macro@BKP_DR33_D",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "BKP_DR33_D",
    "location": {
      "column": "10",
      "line": "1628",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "BKP_DR33_D",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@73755@macro@BKP_DR34_D",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "BKP_DR34_D",
    "location": {
      "column": "10",
      "line": "1631",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "BKP_DR34_D",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@73928@macro@BKP_DR35_D",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "BKP_DR35_D",
    "location": {
      "column": "10",
      "line": "1634",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "BKP_DR35_D",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@74101@macro@BKP_DR36_D",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "BKP_DR36_D",
    "location": {
      "column": "10",
      "line": "1637",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "BKP_DR36_D",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@74274@macro@BKP_DR37_D",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "BKP_DR37_D",
    "location": {
      "column": "10",
      "line": "1640",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "BKP_DR37_D",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@74447@macro@BKP_DR38_D",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "BKP_DR38_D",
    "location": {
      "column": "10",
      "line": "1643",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "BKP_DR38_D",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@74620@macro@BKP_DR39_D",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "BKP_DR39_D",
    "location": {
      "column": "10",
      "line": "1646",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "BKP_DR39_D",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@74793@macro@BKP_DR40_D",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "BKP_DR40_D",
    "location": {
      "column": "10",
      "line": "1649",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "BKP_DR40_D",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@74966@macro@BKP_DR41_D",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "BKP_DR41_D",
    "location": {
      "column": "10",
      "line": "1652",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "BKP_DR41_D",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@75139@macro@BKP_DR42_D",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "BKP_DR42_D",
    "location": {
      "column": "10",
      "line": "1655",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "BKP_DR42_D",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@75312@macro@BKP_RTCCR_CAL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "BKP_RTCCR_CAL",
    "location": {
      "column": "10",
      "line": "1658",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "BKP_RTCCR_CAL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@75407@macro@BKP_RTCCR_CCO",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "BKP_RTCCR_CCO",
    "location": {
      "column": "10",
      "line": "1659",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "BKP_RTCCR_CCO",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@75509@macro@BKP_RTCCR_ASOE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "BKP_RTCCR_ASOE",
    "location": {
      "column": "10",
      "line": "1660",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "BKP_RTCCR_ASOE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@75616@macro@BKP_RTCCR_ASOS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "BKP_RTCCR_ASOS",
    "location": {
      "column": "10",
      "line": "1661",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "BKP_RTCCR_ASOS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@75810@macro@BKP_CR_TPE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "BKP_CR_TPE",
    "location": {
      "column": "10",
      "line": "1664",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "BKP_CR_TPE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@75905@macro@BKP_CR_TPAL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "BKP_CR_TPAL",
    "location": {
      "column": "10",
      "line": "1665",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "BKP_CR_TPAL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@76090@macro@BKP_CSR_CTE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "BKP_CSR_CTE",
    "location": {
      "column": "10",
      "line": "1668",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "BKP_CSR_CTE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@76186@macro@BKP_CSR_CTI",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "BKP_CSR_CTI",
    "location": {
      "column": "10",
      "line": "1669",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "BKP_CSR_CTI",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@76286@macro@BKP_CSR_TPIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "BKP_CSR_TPIE",
    "location": {
      "column": "10",
      "line": "1670",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "BKP_CSR_TPIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@76391@macro@BKP_CSR_TEF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "BKP_CSR_TEF",
    "location": {
      "column": "10",
      "line": "1671",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "BKP_CSR_TEF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@76486@macro@BKP_CSR_TIF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "BKP_CSR_TIF",
    "location": {
      "column": "10",
      "line": "1672",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "BKP_CSR_TIF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@77081@macro@RCC_CR_HSION",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CR_HSION",
    "location": {
      "column": "10",
      "line": "1681",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "RCC_CR_HSION",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@77198@macro@RCC_CR_HSIRDY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CR_HSIRDY",
    "location": {
      "column": "10",
      "line": "1682",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "RCC_CR_HSIRDY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@77319@macro@RCC_CR_HSITRIM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CR_HSITRIM",
    "location": {
      "column": "10",
      "line": "1683",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "RCC_CR_HSITRIM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@77438@macro@RCC_CR_HSICAL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CR_HSICAL",
    "location": {
      "column": "10",
      "line": "1684",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "RCC_CR_HSICAL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@77560@macro@RCC_CR_HSEON",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CR_HSEON",
    "location": {
      "column": "10",
      "line": "1685",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "RCC_CR_HSEON",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@77677@macro@RCC_CR_HSERDY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CR_HSERDY",
    "location": {
      "column": "10",
      "line": "1686",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "RCC_CR_HSERDY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@77798@macro@RCC_CR_HSEBYP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CR_HSEBYP",
    "location": {
      "column": "10",
      "line": "1687",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "RCC_CR_HSEBYP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@77915@macro@RCC_CR_CSSON",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CR_CSSON",
    "location": {
      "column": "10",
      "line": "1688",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "RCC_CR_CSSON",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@78028@macro@RCC_CR_PLLON",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CR_PLLON",
    "location": {
      "column": "10",
      "line": "1689",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "RCC_CR_PLLON",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@78123@macro@RCC_CR_PLLRDY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CR_PLLRDY",
    "location": {
      "column": "10",
      "line": "1690",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "RCC_CR_PLLRDY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@78796@macro@RCC_CFGR_SW",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_SW",
    "location": {
      "column": "10",
      "line": "1701",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "RCC_CFGR_SW",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@78915@macro@RCC_CFGR_SW_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_SW_0",
    "location": {
      "column": "10",
      "line": "1702",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "RCC_CFGR_SW_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@79005@macro@RCC_CFGR_SW_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_SW_1",
    "location": {
      "column": "10",
      "line": "1703",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "RCC_CFGR_SW_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@79097@macro@RCC_CFGR_SW_HSI",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_SW_HSI",
    "location": {
      "column": "10",
      "line": "1705",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "RCC_CFGR_SW_HSI",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@79210@macro@RCC_CFGR_SW_HSE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_SW_HSE",
    "location": {
      "column": "10",
      "line": "1706",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "RCC_CFGR_SW_HSE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@79323@macro@RCC_CFGR_SW_PLL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_SW_PLL",
    "location": {
      "column": "10",
      "line": "1707",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "RCC_CFGR_SW_PLL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@79465@macro@RCC_CFGR_SWS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_SWS",
    "location": {
      "column": "10",
      "line": "1710",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "RCC_CFGR_SWS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@79592@macro@RCC_CFGR_SWS_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_SWS_0",
    "location": {
      "column": "10",
      "line": "1711",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "RCC_CFGR_SWS_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@79682@macro@RCC_CFGR_SWS_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_SWS_1",
    "location": {
      "column": "10",
      "line": "1712",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "RCC_CFGR_SWS_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@79774@macro@RCC_CFGR_SWS_HSI",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_SWS_HSI",
    "location": {
      "column": "10",
      "line": "1714",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "RCC_CFGR_SWS_HSI",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@79894@macro@RCC_CFGR_SWS_HSE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_SWS_HSE",
    "location": {
      "column": "10",
      "line": "1715",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "RCC_CFGR_SWS_HSE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@80014@macro@RCC_CFGR_SWS_PLL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_SWS_PLL",
    "location": {
      "column": "10",
      "line": "1716",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "RCC_CFGR_SWS_PLL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@80153@macro@RCC_CFGR_HPRE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_HPRE",
    "location": {
      "column": "10",
      "line": "1719",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "RCC_CFGR_HPRE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@80268@macro@RCC_CFGR_HPRE_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_HPRE_0",
    "location": {
      "column": "10",
      "line": "1720",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "RCC_CFGR_HPRE_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@80358@macro@RCC_CFGR_HPRE_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_HPRE_1",
    "location": {
      "column": "10",
      "line": "1721",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "RCC_CFGR_HPRE_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@80448@macro@RCC_CFGR_HPRE_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_HPRE_2",
    "location": {
      "column": "10",
      "line": "1722",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "RCC_CFGR_HPRE_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@80538@macro@RCC_CFGR_HPRE_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_HPRE_3",
    "location": {
      "column": "10",
      "line": "1723",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "RCC_CFGR_HPRE_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@80630@macro@RCC_CFGR_HPRE_DIV1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_HPRE_DIV1",
    "location": {
      "column": "10",
      "line": "1725",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "RCC_CFGR_HPRE_DIV1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@80733@macro@RCC_CFGR_HPRE_DIV2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_HPRE_DIV2",
    "location": {
      "column": "10",
      "line": "1726",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "RCC_CFGR_HPRE_DIV2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@80837@macro@RCC_CFGR_HPRE_DIV4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_HPRE_DIV4",
    "location": {
      "column": "10",
      "line": "1727",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "RCC_CFGR_HPRE_DIV4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@80941@macro@RCC_CFGR_HPRE_DIV8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_HPRE_DIV8",
    "location": {
      "column": "10",
      "line": "1728",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "RCC_CFGR_HPRE_DIV8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@81045@macro@RCC_CFGR_HPRE_DIV16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_HPRE_DIV16",
    "location": {
      "column": "10",
      "line": "1729",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "RCC_CFGR_HPRE_DIV16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@81150@macro@RCC_CFGR_HPRE_DIV64",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_HPRE_DIV64",
    "location": {
      "column": "10",
      "line": "1730",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "RCC_CFGR_HPRE_DIV64",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@81255@macro@RCC_CFGR_HPRE_DIV128",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_HPRE_DIV128",
    "location": {
      "column": "10",
      "line": "1731",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "RCC_CFGR_HPRE_DIV128",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@81361@macro@RCC_CFGR_HPRE_DIV256",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_HPRE_DIV256",
    "location": {
      "column": "10",
      "line": "1732",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "RCC_CFGR_HPRE_DIV256",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@81467@macro@RCC_CFGR_HPRE_DIV512",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_HPRE_DIV512",
    "location": {
      "column": "10",
      "line": "1733",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "RCC_CFGR_HPRE_DIV512",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@81604@macro@RCC_CFGR_PPRE1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_PPRE1",
    "location": {
      "column": "10",
      "line": "1736",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "RCC_CFGR_PPRE1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@81720@macro@RCC_CFGR_PPRE1_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_PPRE1_0",
    "location": {
      "column": "10",
      "line": "1737",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "RCC_CFGR_PPRE1_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@81810@macro@RCC_CFGR_PPRE1_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_PPRE1_1",
    "location": {
      "column": "10",
      "line": "1738",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "RCC_CFGR_PPRE1_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@81900@macro@RCC_CFGR_PPRE1_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_PPRE1_2",
    "location": {
      "column": "10",
      "line": "1739",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "RCC_CFGR_PPRE1_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@81992@macro@RCC_CFGR_PPRE1_DIV1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_PPRE1_DIV1",
    "location": {
      "column": "10",
      "line": "1741",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "RCC_CFGR_PPRE1_DIV1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@82093@macro@RCC_CFGR_PPRE1_DIV2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_PPRE1_DIV2",
    "location": {
      "column": "10",
      "line": "1742",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "RCC_CFGR_PPRE1_DIV2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@82195@macro@RCC_CFGR_PPRE1_DIV4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_PPRE1_DIV4",
    "location": {
      "column": "10",
      "line": "1743",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "RCC_CFGR_PPRE1_DIV4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@82297@macro@RCC_CFGR_PPRE1_DIV8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_PPRE1_DIV8",
    "location": {
      "column": "10",
      "line": "1744",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "RCC_CFGR_PPRE1_DIV8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@82399@macro@RCC_CFGR_PPRE1_DIV16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_PPRE1_DIV16",
    "location": {
      "column": "10",
      "line": "1745",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "RCC_CFGR_PPRE1_DIV16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@82533@macro@RCC_CFGR_PPRE2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_PPRE2",
    "location": {
      "column": "10",
      "line": "1748",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "RCC_CFGR_PPRE2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@82649@macro@RCC_CFGR_PPRE2_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_PPRE2_0",
    "location": {
      "column": "10",
      "line": "1749",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "RCC_CFGR_PPRE2_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@82739@macro@RCC_CFGR_PPRE2_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_PPRE2_1",
    "location": {
      "column": "10",
      "line": "1750",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "RCC_CFGR_PPRE2_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@82829@macro@RCC_CFGR_PPRE2_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_PPRE2_2",
    "location": {
      "column": "10",
      "line": "1751",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "RCC_CFGR_PPRE2_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@82921@macro@RCC_CFGR_PPRE2_DIV1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_PPRE2_DIV1",
    "location": {
      "column": "10",
      "line": "1753",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "RCC_CFGR_PPRE2_DIV1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@83022@macro@RCC_CFGR_PPRE2_DIV2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_PPRE2_DIV2",
    "location": {
      "column": "10",
      "line": "1754",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "RCC_CFGR_PPRE2_DIV2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@83124@macro@RCC_CFGR_PPRE2_DIV4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_PPRE2_DIV4",
    "location": {
      "column": "10",
      "line": "1755",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "RCC_CFGR_PPRE2_DIV4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@83226@macro@RCC_CFGR_PPRE2_DIV8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_PPRE2_DIV8",
    "location": {
      "column": "10",
      "line": "1756",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "RCC_CFGR_PPRE2_DIV8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@83328@macro@RCC_CFGR_PPRE2_DIV16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_PPRE2_DIV16",
    "location": {
      "column": "10",
      "line": "1757",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "RCC_CFGR_PPRE2_DIV16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@83464@macro@RCC_CFGR_ADCPRE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_ADCPRE",
    "location": {
      "column": "10",
      "line": "1760",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "RCC_CFGR_ADCPRE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@83581@macro@RCC_CFGR_ADCPRE_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_ADCPRE_0",
    "location": {
      "column": "10",
      "line": "1761",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "RCC_CFGR_ADCPRE_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@83671@macro@RCC_CFGR_ADCPRE_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_ADCPRE_1",
    "location": {
      "column": "10",
      "line": "1762",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "RCC_CFGR_ADCPRE_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@83763@macro@RCC_CFGR_ADCPRE_DIV2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_ADCPRE_DIV2",
    "location": {
      "column": "10",
      "line": "1764",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "RCC_CFGR_ADCPRE_DIV2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@83866@macro@RCC_CFGR_ADCPRE_DIV4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_ADCPRE_DIV4",
    "location": {
      "column": "10",
      "line": "1765",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "RCC_CFGR_ADCPRE_DIV4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@83969@macro@RCC_CFGR_ADCPRE_DIV6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_ADCPRE_DIV6",
    "location": {
      "column": "10",
      "line": "1766",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "RCC_CFGR_ADCPRE_DIV6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@84072@macro@RCC_CFGR_ADCPRE_DIV8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_ADCPRE_DIV8",
    "location": {
      "column": "10",
      "line": "1767",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "RCC_CFGR_ADCPRE_DIV8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@84177@macro@RCC_CFGR_PLLSRC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_PLLSRC",
    "location": {
      "column": "10",
      "line": "1769",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "RCC_CFGR_PLLSRC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@84286@macro@RCC_CFGR_PLLXTPRE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_PLLXTPRE",
    "location": {
      "column": "10",
      "line": "1771",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "RCC_CFGR_PLLXTPRE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@84428@macro@RCC_CFGR_PLLMULL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_PLLMULL",
    "location": {
      "column": "10",
      "line": "1774",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "RCC_CFGR_PLLMULL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@84557@macro@RCC_CFGR_PLLMULL_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_PLLMULL_0",
    "location": {
      "column": "10",
      "line": "1775",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "RCC_CFGR_PLLMULL_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@84647@macro@RCC_CFGR_PLLMULL_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_PLLMULL_1",
    "location": {
      "column": "10",
      "line": "1776",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "RCC_CFGR_PLLMULL_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@84737@macro@RCC_CFGR_PLLMULL_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_PLLMULL_2",
    "location": {
      "column": "10",
      "line": "1777",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "RCC_CFGR_PLLMULL_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@84827@macro@RCC_CFGR_PLLMULL_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_PLLMULL_3",
    "location": {
      "column": "10",
      "line": "1778",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "RCC_CFGR_PLLMULL_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@91086@macro@RCC_CFGR_PLLSRC_HSI_Div2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_PLLSRC_HSI_Div2",
    "location": {
      "column": "11",
      "line": "1848",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "RCC_CFGR_PLLSRC_HSI_Div2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@91228@macro@RCC_CFGR_PLLSRC_HSE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_PLLSRC_HSE",
    "location": {
      "column": "11",
      "line": "1849",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "RCC_CFGR_PLLSRC_HSE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@91359@macro@RCC_CFGR_PLLXTPRE_HSE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_PLLXTPRE_HSE",
    "location": {
      "column": "11",
      "line": "1851",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "RCC_CFGR_PLLXTPRE_HSE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@91479@macro@RCC_CFGR_PLLXTPRE_HSE_Div2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_PLLXTPRE_HSE_Div2",
    "location": {
      "column": "11",
      "line": "1852",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "RCC_CFGR_PLLXTPRE_HSE_Div2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@91602@macro@RCC_CFGR_PLLMULL2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_PLLMULL2",
    "location": {
      "column": "11",
      "line": "1854",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "RCC_CFGR_PLLMULL2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@91704@macro@RCC_CFGR_PLLMULL3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_PLLMULL3",
    "location": {
      "column": "11",
      "line": "1855",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "RCC_CFGR_PLLMULL3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@91806@macro@RCC_CFGR_PLLMULL4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_PLLMULL4",
    "location": {
      "column": "11",
      "line": "1856",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "RCC_CFGR_PLLMULL4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@91908@macro@RCC_CFGR_PLLMULL5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_PLLMULL5",
    "location": {
      "column": "11",
      "line": "1857",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "RCC_CFGR_PLLMULL5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@92010@macro@RCC_CFGR_PLLMULL6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_PLLMULL6",
    "location": {
      "column": "11",
      "line": "1858",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "RCC_CFGR_PLLMULL6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@92112@macro@RCC_CFGR_PLLMULL7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_PLLMULL7",
    "location": {
      "column": "11",
      "line": "1859",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "RCC_CFGR_PLLMULL7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@92214@macro@RCC_CFGR_PLLMULL8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_PLLMULL8",
    "location": {
      "column": "11",
      "line": "1860",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "RCC_CFGR_PLLMULL8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@92316@macro@RCC_CFGR_PLLMULL9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_PLLMULL9",
    "location": {
      "column": "11",
      "line": "1861",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "RCC_CFGR_PLLMULL9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@92418@macro@RCC_CFGR_PLLMULL10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_PLLMULL10",
    "location": {
      "column": "11",
      "line": "1862",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "RCC_CFGR_PLLMULL10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@92520@macro@RCC_CFGR_PLLMULL11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_PLLMULL11",
    "location": {
      "column": "11",
      "line": "1863",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "RCC_CFGR_PLLMULL11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@92623@macro@RCC_CFGR_PLLMULL12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_PLLMULL12",
    "location": {
      "column": "11",
      "line": "1864",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "RCC_CFGR_PLLMULL12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@92726@macro@RCC_CFGR_PLLMULL13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_PLLMULL13",
    "location": {
      "column": "11",
      "line": "1865",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "RCC_CFGR_PLLMULL13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@92829@macro@RCC_CFGR_PLLMULL14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_PLLMULL14",
    "location": {
      "column": "11",
      "line": "1866",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "RCC_CFGR_PLLMULL14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@92932@macro@RCC_CFGR_PLLMULL15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_PLLMULL15",
    "location": {
      "column": "11",
      "line": "1867",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "RCC_CFGR_PLLMULL15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@93035@macro@RCC_CFGR_PLLMULL16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_PLLMULL16",
    "location": {
      "column": "11",
      "line": "1868",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "RCC_CFGR_PLLMULL16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@93138@macro@RCC_CFGR_USBPRE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_USBPRE",
    "location": {
      "column": "11",
      "line": "1869",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "RCC_CFGR_USBPRE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@93272@macro@RCC_CFGR_MCO",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_MCO",
    "location": {
      "column": "11",
      "line": "1872",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "RCC_CFGR_MCO",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@93401@macro@RCC_CFGR_MCO_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_MCO_0",
    "location": {
      "column": "11",
      "line": "1873",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "RCC_CFGR_MCO_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@93491@macro@RCC_CFGR_MCO_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_MCO_1",
    "location": {
      "column": "11",
      "line": "1874",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "RCC_CFGR_MCO_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@93581@macro@RCC_CFGR_MCO_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_MCO_2",
    "location": {
      "column": "11",
      "line": "1875",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "RCC_CFGR_MCO_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@93673@macro@RCC_CFGR_MCO_NOCLOCK",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_MCO_NOCLOCK",
    "location": {
      "column": "11",
      "line": "1877",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "RCC_CFGR_MCO_NOCLOCK",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@93766@macro@RCC_CFGR_MCO_SYSCLK",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_MCO_SYSCLK",
    "location": {
      "column": "11",
      "line": "1878",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "RCC_CFGR_MCO_SYSCLK",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@93886@macro@RCC_CFGR_MCO_HSI",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_MCO_HSI",
    "location": {
      "column": "11",
      "line": "1879",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "RCC_CFGR_MCO_HSI",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@94003@macro@RCC_CFGR_MCO_HSE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_MCO_HSE",
    "location": {
      "column": "11",
      "line": "1880",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "RCC_CFGR_MCO_HSE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@94121@macro@RCC_CFGR_MCO_PLL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_MCO_PLL",
    "location": {
      "column": "11",
      "line": "1881",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "RCC_CFGR_MCO_PLL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@94363@macro@RCC_CIR_LSIRDYF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CIR_LSIRDYF",
    "location": {
      "column": "10",
      "line": "1885",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "RCC_CIR_LSIRDYF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@94472@macro@RCC_CIR_LSERDYF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CIR_LSERDYF",
    "location": {
      "column": "10",
      "line": "1886",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "RCC_CIR_LSERDYF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@94581@macro@RCC_CIR_HSIRDYF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CIR_HSIRDYF",
    "location": {
      "column": "10",
      "line": "1887",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "RCC_CIR_HSIRDYF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@94690@macro@RCC_CIR_HSERDYF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CIR_HSERDYF",
    "location": {
      "column": "10",
      "line": "1888",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "RCC_CIR_HSERDYF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@94799@macro@RCC_CIR_PLLRDYF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CIR_PLLRDYF",
    "location": {
      "column": "10",
      "line": "1889",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "RCC_CIR_PLLRDYF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@94908@macro@RCC_CIR_CSSF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CIR_CSSF",
    "location": {
      "column": "10",
      "line": "1890",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "RCC_CIR_CSSF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@95029@macro@RCC_CIR_LSIRDYIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CIR_LSIRDYIE",
    "location": {
      "column": "10",
      "line": "1891",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "RCC_CIR_LSIRDYIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@95140@macro@RCC_CIR_LSERDYIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CIR_LSERDYIE",
    "location": {
      "column": "10",
      "line": "1892",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "RCC_CIR_LSERDYIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@95251@macro@RCC_CIR_HSIRDYIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CIR_HSIRDYIE",
    "location": {
      "column": "10",
      "line": "1893",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "RCC_CIR_HSIRDYIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@95362@macro@RCC_CIR_HSERDYIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CIR_HSERDYIE",
    "location": {
      "column": "10",
      "line": "1894",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "RCC_CIR_HSERDYIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@95473@macro@RCC_CIR_PLLRDYIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CIR_PLLRDYIE",
    "location": {
      "column": "10",
      "line": "1895",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "RCC_CIR_PLLRDYIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@95584@macro@RCC_CIR_LSIRDYC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CIR_LSIRDYC",
    "location": {
      "column": "10",
      "line": "1896",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "RCC_CIR_LSIRDYC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@95694@macro@RCC_CIR_LSERDYC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CIR_LSERDYC",
    "location": {
      "column": "10",
      "line": "1897",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "RCC_CIR_LSERDYC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@95804@macro@RCC_CIR_HSIRDYC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CIR_HSIRDYC",
    "location": {
      "column": "10",
      "line": "1898",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "RCC_CIR_HSIRDYC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@95914@macro@RCC_CIR_HSERDYC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CIR_HSERDYC",
    "location": {
      "column": "10",
      "line": "1899",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "RCC_CIR_HSERDYC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@96024@macro@RCC_CIR_PLLRDYC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CIR_PLLRDYC",
    "location": {
      "column": "10",
      "line": "1900",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "RCC_CIR_PLLRDYC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@96134@macro@RCC_CIR_CSSC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CIR_CSSC",
    "location": {
      "column": "10",
      "line": "1901",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "RCC_CIR_CSSC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@97062@macro@RCC_APB2RSTR_AFIORST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2RSTR_AFIORST",
    "location": {
      "column": "10",
      "line": "1913",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "RCC_APB2RSTR_AFIORST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@97175@macro@RCC_APB2RSTR_IOPARST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2RSTR_IOPARST",
    "location": {
      "column": "10",
      "line": "1914",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "RCC_APB2RSTR_IOPARST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@97276@macro@RCC_APB2RSTR_IOPBRST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2RSTR_IOPBRST",
    "location": {
      "column": "10",
      "line": "1915",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "RCC_APB2RSTR_IOPBRST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@97377@macro@RCC_APB2RSTR_IOPCRST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2RSTR_IOPCRST",
    "location": {
      "column": "10",
      "line": "1916",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "RCC_APB2RSTR_IOPCRST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@97478@macro@RCC_APB2RSTR_IOPDRST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2RSTR_IOPDRST",
    "location": {
      "column": "10",
      "line": "1917",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "RCC_APB2RSTR_IOPDRST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@97579@macro@RCC_APB2RSTR_ADC1RST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2RSTR_ADC1RST",
    "location": {
      "column": "10",
      "line": "1918",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "RCC_APB2RSTR_ADC1RST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@97779@macro@RCC_APB2RSTR_ADC2RST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2RSTR_ADC2RST",
    "location": {
      "column": "10",
      "line": "1921",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "RCC_APB2RSTR_ADC2RST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@97895@macro@RCC_APB2RSTR_TIM1RST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2RSTR_TIM1RST",
    "location": {
      "column": "10",
      "line": "1924",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "RCC_APB2RSTR_TIM1RST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@97996@macro@RCC_APB2RSTR_SPI1RST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2RSTR_SPI1RST",
    "location": {
      "column": "10",
      "line": "1925",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "RCC_APB2RSTR_SPI1RST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@98092@macro@RCC_APB2RSTR_USART1RST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2RSTR_USART1RST",
    "location": {
      "column": "10",
      "line": "1926",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "RCC_APB2RSTR_USART1RST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@98656@macro@RCC_APB2RSTR_IOPERST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2RSTR_IOPERST",
    "location": {
      "column": "11",
      "line": "1935",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "RCC_APB2RSTR_IOPERST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@99959@macro@RCC_APB1RSTR_TIM2RST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1RSTR_TIM2RST",
    "location": {
      "column": "10",
      "line": "1957",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "RCC_APB1RSTR_TIM2RST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@100057@macro@RCC_APB1RSTR_TIM3RST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1RSTR_TIM3RST",
    "location": {
      "column": "10",
      "line": "1958",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "RCC_APB1RSTR_TIM3RST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@100155@macro@RCC_APB1RSTR_WWDGRST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1RSTR_WWDGRST",
    "location": {
      "column": "10",
      "line": "1959",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "RCC_APB1RSTR_WWDGRST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@100261@macro@RCC_APB1RSTR_USART2RST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1RSTR_USART2RST",
    "location": {
      "column": "10",
      "line": "1960",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "RCC_APB1RSTR_USART2RST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@100359@macro@RCC_APB1RSTR_I2C1RST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1RSTR_I2C1RST",
    "location": {
      "column": "10",
      "line": "1961",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "RCC_APB1RSTR_I2C1RST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@100549@macro@RCC_APB1RSTR_CAN1RST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1RSTR_CAN1RST",
    "location": {
      "column": "10",
      "line": "1964",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "RCC_APB1RSTR_CAN1RST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@100654@macro@RCC_APB1RSTR_BKPRST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1RSTR_BKPRST",
    "location": {
      "column": "10",
      "line": "1967",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "RCC_APB1RSTR_BKPRST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@100761@macro@RCC_APB1RSTR_PWRRST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1RSTR_PWRRST",
    "location": {
      "column": "10",
      "line": "1968",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "RCC_APB1RSTR_PWRRST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@100929@macro@RCC_APB1RSTR_TIM4RST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1RSTR_TIM4RST",
    "location": {
      "column": "11",
      "line": "1971",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "RCC_APB1RSTR_TIM4RST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@101027@macro@RCC_APB1RSTR_SPI2RST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1RSTR_SPI2RST",
    "location": {
      "column": "11",
      "line": "1972",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "RCC_APB1RSTR_SPI2RST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@101123@macro@RCC_APB1RSTR_USART3RST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1RSTR_USART3RST",
    "location": {
      "column": "11",
      "line": "1973",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "RCC_APB1RSTR_USART3RST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@101221@macro@RCC_APB1RSTR_I2C2RST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1RSTR_I2C2RST",
    "location": {
      "column": "11",
      "line": "1974",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "RCC_APB1RSTR_I2C2RST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@101472@macro@RCC_APB1RSTR_USBRST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1RSTR_USBRST",
    "location": {
      "column": "11",
      "line": "1978",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "RCC_APB1RSTR_USBRST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@104214@macro@RCC_AHBENR_DMA1EN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHBENR_DMA1EN",
    "location": {
      "column": "10",
      "line": "2019",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "RCC_AHBENR_DMA1EN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@104316@macro@RCC_AHBENR_SRAMEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHBENR_SRAMEN",
    "location": {
      "column": "10",
      "line": "2020",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "RCC_AHBENR_SRAMEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@104428@macro@RCC_AHBENR_FLITFEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHBENR_FLITFEN",
    "location": {
      "column": "10",
      "line": "2021",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "RCC_AHBENR_FLITFEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@104531@macro@RCC_AHBENR_CRCEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHBENR_CRCEN",
    "location": {
      "column": "10",
      "line": "2022",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "RCC_AHBENR_CRCEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@105822@macro@RCC_APB2ENR_AFIOEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2ENR_AFIOEN",
    "location": {
      "column": "10",
      "line": "2045",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "RCC_APB2ENR_AFIOEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@105943@macro@RCC_APB2ENR_IOPAEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2ENR_IOPAEN",
    "location": {
      "column": "10",
      "line": "2046",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "RCC_APB2ENR_IOPAEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@106052@macro@RCC_APB2ENR_IOPBEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2ENR_IOPBEN",
    "location": {
      "column": "10",
      "line": "2047",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "RCC_APB2ENR_IOPBEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@106161@macro@RCC_APB2ENR_IOPCEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2ENR_IOPCEN",
    "location": {
      "column": "10",
      "line": "2048",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "RCC_APB2ENR_IOPCEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@106270@macro@RCC_APB2ENR_IOPDEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2ENR_IOPDEN",
    "location": {
      "column": "10",
      "line": "2049",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "RCC_APB2ENR_IOPDEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@106379@macro@RCC_APB2ENR_ADC1EN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2ENR_ADC1EN",
    "location": {
      "column": "10",
      "line": "2050",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "RCC_APB2ENR_ADC1EN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@106587@macro@RCC_APB2ENR_ADC2EN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2ENR_ADC2EN",
    "location": {
      "column": "10",
      "line": "2053",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "RCC_APB2ENR_ADC2EN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@106711@macro@RCC_APB2ENR_TIM1EN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2ENR_TIM1EN",
    "location": {
      "column": "10",
      "line": "2056",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "RCC_APB2ENR_TIM1EN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@106820@macro@RCC_APB2ENR_SPI1EN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2ENR_SPI1EN",
    "location": {
      "column": "10",
      "line": "2057",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "RCC_APB2ENR_SPI1EN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@106924@macro@RCC_APB2ENR_USART1EN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2ENR_USART1EN",
    "location": {
      "column": "10",
      "line": "2058",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "RCC_APB2ENR_USART1EN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@107520@macro@RCC_APB2ENR_IOPEEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2ENR_IOPEEN",
    "location": {
      "column": "11",
      "line": "2067",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "RCC_APB2ENR_IOPEEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@108873@macro@RCC_APB1ENR_TIM2EN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1ENR_TIM2EN",
    "location": {
      "column": "10",
      "line": "2089",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "RCC_APB1ENR_TIM2EN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@108978@macro@RCC_APB1ENR_TIM3EN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1ENR_TIM3EN",
    "location": {
      "column": "10",
      "line": "2090",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "RCC_APB1ENR_TIM3EN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@109083@macro@RCC_APB1ENR_WWDGEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1ENR_WWDGEN",
    "location": {
      "column": "10",
      "line": "2091",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "RCC_APB1ENR_WWDGEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@109196@macro@RCC_APB1ENR_USART2EN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1ENR_USART2EN",
    "location": {
      "column": "10",
      "line": "2092",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "RCC_APB1ENR_USART2EN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@109301@macro@RCC_APB1ENR_I2C1EN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1ENR_I2C1EN",
    "location": {
      "column": "10",
      "line": "2093",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "RCC_APB1ENR_I2C1EN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@109498@macro@RCC_APB1ENR_CAN1EN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1ENR_CAN1EN",
    "location": {
      "column": "10",
      "line": "2096",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "RCC_APB1ENR_CAN1EN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@109610@macro@RCC_APB1ENR_BKPEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1ENR_BKPEN",
    "location": {
      "column": "10",
      "line": "2099",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "RCC_APB1ENR_BKPEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@109724@macro@RCC_APB1ENR_PWREN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1ENR_PWREN",
    "location": {
      "column": "10",
      "line": "2100",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "RCC_APB1ENR_PWREN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@109899@macro@RCC_APB1ENR_TIM4EN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1ENR_TIM4EN",
    "location": {
      "column": "11",
      "line": "2103",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "RCC_APB1ENR_TIM4EN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@110004@macro@RCC_APB1ENR_SPI2EN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1ENR_SPI2EN",
    "location": {
      "column": "11",
      "line": "2104",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "RCC_APB1ENR_SPI2EN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@110107@macro@RCC_APB1ENR_USART3EN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1ENR_USART3EN",
    "location": {
      "column": "11",
      "line": "2105",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "RCC_APB1ENR_USART3EN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@110212@macro@RCC_APB1ENR_I2C2EN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1ENR_I2C2EN",
    "location": {
      "column": "11",
      "line": "2106",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "RCC_APB1ENR_I2C2EN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@110444@macro@RCC_APB1ENR_USBEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1ENR_USBEN",
    "location": {
      "column": "11",
      "line": "2110",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "RCC_APB1ENR_USBEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@113319@macro@RCC_BDCR_LSEON",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_BDCR_LSEON",
    "location": {
      "column": "10",
      "line": "2151",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "RCC_BDCR_LSEON",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@113440@macro@RCC_BDCR_LSERDY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_BDCR_LSERDY",
    "location": {
      "column": "10",
      "line": "2152",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "RCC_BDCR_LSERDY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@113560@macro@RCC_BDCR_LSEBYP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_BDCR_LSEBYP",
    "location": {
      "column": "10",
      "line": "2153",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "RCC_BDCR_LSEBYP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@113683@macro@RCC_BDCR_RTCSEL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_BDCR_RTCSEL",
    "location": {
      "column": "10",
      "line": "2155",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "RCC_BDCR_RTCSEL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@113813@macro@RCC_BDCR_RTCSEL_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_BDCR_RTCSEL_0",
    "location": {
      "column": "10",
      "line": "2156",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "RCC_BDCR_RTCSEL_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@113903@macro@RCC_BDCR_RTCSEL_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_BDCR_RTCSEL_1",
    "location": {
      "column": "10",
      "line": "2157",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "RCC_BDCR_RTCSEL_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@114022@macro@RCC_BDCR_RTCSEL_NOCLOCK",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_BDCR_RTCSEL_NOCLOCK",
    "location": {
      "column": "10",
      "line": "2160",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "RCC_BDCR_RTCSEL_NOCLOCK",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@114115@macro@RCC_BDCR_RTCSEL_LSE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_BDCR_RTCSEL_LSE",
    "location": {
      "column": "10",
      "line": "2161",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "RCC_BDCR_RTCSEL_LSE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@114238@macro@RCC_BDCR_RTCSEL_LSI",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_BDCR_RTCSEL_LSI",
    "location": {
      "column": "10",
      "line": "2162",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "RCC_BDCR_RTCSEL_LSI",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@114361@macro@RCC_BDCR_RTCSEL_HSE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_BDCR_RTCSEL_HSE",
    "location": {
      "column": "10",
      "line": "2163",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "RCC_BDCR_RTCSEL_HSE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@114501@macro@RCC_BDCR_RTCEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_BDCR_RTCEN",
    "location": {
      "column": "10",
      "line": "2165",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "RCC_BDCR_RTCEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@114602@macro@RCC_BDCR_BDRST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_BDCR_BDRST",
    "location": {
      "column": "10",
      "line": "2166",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "RCC_BDCR_BDRST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@114802@macro@RCC_CSR_LSION",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CSR_LSION",
    "location": {
      "column": "10",
      "line": "2169",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "RCC_CSR_LSION",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@114923@macro@RCC_CSR_LSIRDY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CSR_LSIRDY",
    "location": {
      "column": "10",
      "line": "2170",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "RCC_CSR_LSIRDY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@115043@macro@RCC_CSR_RMVF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CSR_RMVF",
    "location": {
      "column": "10",
      "line": "2171",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "RCC_CSR_RMVF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@115145@macro@RCC_CSR_PINRSTF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CSR_PINRSTF",
    "location": {
      "column": "10",
      "line": "2172",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "RCC_CSR_PINRSTF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@115244@macro@RCC_CSR_PORRSTF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CSR_PORRSTF",
    "location": {
      "column": "10",
      "line": "2173",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "RCC_CSR_PORRSTF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@115347@macro@RCC_CSR_SFTRSTF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CSR_SFTRSTF",
    "location": {
      "column": "10",
      "line": "2174",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "RCC_CSR_SFTRSTF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@115451@macro@RCC_CSR_IWDGRSTF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CSR_IWDGRSTF",
    "location": {
      "column": "10",
      "line": "2175",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "RCC_CSR_IWDGRSTF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@115567@macro@RCC_CSR_WWDGRSTF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CSR_WWDGRSTF",
    "location": {
      "column": "10",
      "line": "2176",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "RCC_CSR_WWDGRSTF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@115678@macro@RCC_CSR_LPWRRSTF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CSR_LPWRRSTF",
    "location": {
      "column": "10",
      "line": "2177",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "RCC_CSR_LPWRRSTF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@127480@macro@GPIO_CRL_MODE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRL_MODE",
    "location": {
      "column": "10",
      "line": "2308",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "GPIO_CRL_MODE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@127583@macro@GPIO_CRL_MODE0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRL_MODE0",
    "location": {
      "column": "10",
      "line": "2310",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "GPIO_CRL_MODE0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@127709@macro@GPIO_CRL_MODE0_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRL_MODE0_0",
    "location": {
      "column": "10",
      "line": "2311",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "GPIO_CRL_MODE0_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@127799@macro@GPIO_CRL_MODE0_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRL_MODE0_1",
    "location": {
      "column": "10",
      "line": "2312",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "GPIO_CRL_MODE0_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@127891@macro@GPIO_CRL_MODE1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRL_MODE1",
    "location": {
      "column": "10",
      "line": "2314",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "GPIO_CRL_MODE1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@128017@macro@GPIO_CRL_MODE1_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRL_MODE1_0",
    "location": {
      "column": "10",
      "line": "2315",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "GPIO_CRL_MODE1_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@128107@macro@GPIO_CRL_MODE1_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRL_MODE1_1",
    "location": {
      "column": "10",
      "line": "2316",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "GPIO_CRL_MODE1_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@128199@macro@GPIO_CRL_MODE2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRL_MODE2",
    "location": {
      "column": "10",
      "line": "2318",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "GPIO_CRL_MODE2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@128325@macro@GPIO_CRL_MODE2_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRL_MODE2_0",
    "location": {
      "column": "10",
      "line": "2319",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "GPIO_CRL_MODE2_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@128415@macro@GPIO_CRL_MODE2_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRL_MODE2_1",
    "location": {
      "column": "10",
      "line": "2320",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "GPIO_CRL_MODE2_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@128507@macro@GPIO_CRL_MODE3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRL_MODE3",
    "location": {
      "column": "10",
      "line": "2322",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "GPIO_CRL_MODE3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@128633@macro@GPIO_CRL_MODE3_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRL_MODE3_0",
    "location": {
      "column": "10",
      "line": "2323",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "GPIO_CRL_MODE3_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@128723@macro@GPIO_CRL_MODE3_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRL_MODE3_1",
    "location": {
      "column": "10",
      "line": "2324",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "GPIO_CRL_MODE3_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@128815@macro@GPIO_CRL_MODE4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRL_MODE4",
    "location": {
      "column": "10",
      "line": "2326",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "GPIO_CRL_MODE4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@128941@macro@GPIO_CRL_MODE4_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRL_MODE4_0",
    "location": {
      "column": "10",
      "line": "2327",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "GPIO_CRL_MODE4_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@129031@macro@GPIO_CRL_MODE4_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRL_MODE4_1",
    "location": {
      "column": "10",
      "line": "2328",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "GPIO_CRL_MODE4_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@129123@macro@GPIO_CRL_MODE5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRL_MODE5",
    "location": {
      "column": "10",
      "line": "2330",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "GPIO_CRL_MODE5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@129249@macro@GPIO_CRL_MODE5_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRL_MODE5_0",
    "location": {
      "column": "10",
      "line": "2331",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "GPIO_CRL_MODE5_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@129339@macro@GPIO_CRL_MODE5_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRL_MODE5_1",
    "location": {
      "column": "10",
      "line": "2332",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "GPIO_CRL_MODE5_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@129431@macro@GPIO_CRL_MODE6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRL_MODE6",
    "location": {
      "column": "10",
      "line": "2334",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "GPIO_CRL_MODE6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@129557@macro@GPIO_CRL_MODE6_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRL_MODE6_0",
    "location": {
      "column": "10",
      "line": "2335",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "GPIO_CRL_MODE6_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@129647@macro@GPIO_CRL_MODE6_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRL_MODE6_1",
    "location": {
      "column": "10",
      "line": "2336",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "GPIO_CRL_MODE6_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@129739@macro@GPIO_CRL_MODE7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRL_MODE7",
    "location": {
      "column": "10",
      "line": "2338",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "GPIO_CRL_MODE7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@129865@macro@GPIO_CRL_MODE7_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRL_MODE7_0",
    "location": {
      "column": "10",
      "line": "2339",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "GPIO_CRL_MODE7_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@129955@macro@GPIO_CRL_MODE7_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRL_MODE7_1",
    "location": {
      "column": "10",
      "line": "2340",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "GPIO_CRL_MODE7_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@130047@macro@GPIO_CRL_CNF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRL_CNF",
    "location": {
      "column": "10",
      "line": "2342",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "GPIO_CRL_CNF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@130159@macro@GPIO_CRL_CNF0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRL_CNF0",
    "location": {
      "column": "10",
      "line": "2344",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "GPIO_CRL_CNF0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@130293@macro@GPIO_CRL_CNF0_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRL_CNF0_0",
    "location": {
      "column": "10",
      "line": "2345",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "GPIO_CRL_CNF0_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@130383@macro@GPIO_CRL_CNF0_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRL_CNF0_1",
    "location": {
      "column": "10",
      "line": "2346",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "GPIO_CRL_CNF0_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@130475@macro@GPIO_CRL_CNF1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRL_CNF1",
    "location": {
      "column": "10",
      "line": "2348",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "GPIO_CRL_CNF1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@130609@macro@GPIO_CRL_CNF1_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRL_CNF1_0",
    "location": {
      "column": "10",
      "line": "2349",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "GPIO_CRL_CNF1_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@130699@macro@GPIO_CRL_CNF1_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRL_CNF1_1",
    "location": {
      "column": "10",
      "line": "2350",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "GPIO_CRL_CNF1_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@130791@macro@GPIO_CRL_CNF2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRL_CNF2",
    "location": {
      "column": "10",
      "line": "2352",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "GPIO_CRL_CNF2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@130925@macro@GPIO_CRL_CNF2_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRL_CNF2_0",
    "location": {
      "column": "10",
      "line": "2353",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "GPIO_CRL_CNF2_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@131015@macro@GPIO_CRL_CNF2_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRL_CNF2_1",
    "location": {
      "column": "10",
      "line": "2354",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "GPIO_CRL_CNF2_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@131107@macro@GPIO_CRL_CNF3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRL_CNF3",
    "location": {
      "column": "10",
      "line": "2356",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "GPIO_CRL_CNF3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@131241@macro@GPIO_CRL_CNF3_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRL_CNF3_0",
    "location": {
      "column": "10",
      "line": "2357",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "GPIO_CRL_CNF3_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@131331@macro@GPIO_CRL_CNF3_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRL_CNF3_1",
    "location": {
      "column": "10",
      "line": "2358",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "GPIO_CRL_CNF3_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@131423@macro@GPIO_CRL_CNF4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRL_CNF4",
    "location": {
      "column": "10",
      "line": "2360",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "GPIO_CRL_CNF4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@131557@macro@GPIO_CRL_CNF4_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRL_CNF4_0",
    "location": {
      "column": "10",
      "line": "2361",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "GPIO_CRL_CNF4_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@131647@macro@GPIO_CRL_CNF4_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRL_CNF4_1",
    "location": {
      "column": "10",
      "line": "2362",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "GPIO_CRL_CNF4_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@131739@macro@GPIO_CRL_CNF5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRL_CNF5",
    "location": {
      "column": "10",
      "line": "2364",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "GPIO_CRL_CNF5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@131873@macro@GPIO_CRL_CNF5_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRL_CNF5_0",
    "location": {
      "column": "10",
      "line": "2365",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "GPIO_CRL_CNF5_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@131963@macro@GPIO_CRL_CNF5_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRL_CNF5_1",
    "location": {
      "column": "10",
      "line": "2366",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "GPIO_CRL_CNF5_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@132055@macro@GPIO_CRL_CNF6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRL_CNF6",
    "location": {
      "column": "10",
      "line": "2368",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "GPIO_CRL_CNF6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@132189@macro@GPIO_CRL_CNF6_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRL_CNF6_0",
    "location": {
      "column": "10",
      "line": "2369",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "GPIO_CRL_CNF6_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@132279@macro@GPIO_CRL_CNF6_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRL_CNF6_1",
    "location": {
      "column": "10",
      "line": "2370",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "GPIO_CRL_CNF6_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@132371@macro@GPIO_CRL_CNF7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRL_CNF7",
    "location": {
      "column": "10",
      "line": "2372",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "GPIO_CRL_CNF7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@132505@macro@GPIO_CRL_CNF7_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRL_CNF7_0",
    "location": {
      "column": "10",
      "line": "2373",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "GPIO_CRL_CNF7_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@132595@macro@GPIO_CRL_CNF7_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRL_CNF7_1",
    "location": {
      "column": "10",
      "line": "2374",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "GPIO_CRL_CNF7_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@132769@macro@GPIO_CRH_MODE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRH_MODE",
    "location": {
      "column": "10",
      "line": "2377",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "GPIO_CRH_MODE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@132872@macro@GPIO_CRH_MODE8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRH_MODE8",
    "location": {
      "column": "10",
      "line": "2379",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "GPIO_CRH_MODE8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@132998@macro@GPIO_CRH_MODE8_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRH_MODE8_0",
    "location": {
      "column": "10",
      "line": "2380",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "GPIO_CRH_MODE8_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@133088@macro@GPIO_CRH_MODE8_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRH_MODE8_1",
    "location": {
      "column": "10",
      "line": "2381",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "GPIO_CRH_MODE8_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@133180@macro@GPIO_CRH_MODE9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRH_MODE9",
    "location": {
      "column": "10",
      "line": "2383",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "GPIO_CRH_MODE9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@133306@macro@GPIO_CRH_MODE9_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRH_MODE9_0",
    "location": {
      "column": "10",
      "line": "2384",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "GPIO_CRH_MODE9_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@133396@macro@GPIO_CRH_MODE9_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRH_MODE9_1",
    "location": {
      "column": "10",
      "line": "2385",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "GPIO_CRH_MODE9_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@133488@macro@GPIO_CRH_MODE10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRH_MODE10",
    "location": {
      "column": "10",
      "line": "2387",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "GPIO_CRH_MODE10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@133616@macro@GPIO_CRH_MODE10_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRH_MODE10_0",
    "location": {
      "column": "10",
      "line": "2388",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "GPIO_CRH_MODE10_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@133706@macro@GPIO_CRH_MODE10_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRH_MODE10_1",
    "location": {
      "column": "10",
      "line": "2389",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "GPIO_CRH_MODE10_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@133798@macro@GPIO_CRH_MODE11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRH_MODE11",
    "location": {
      "column": "10",
      "line": "2391",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "GPIO_CRH_MODE11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@133926@macro@GPIO_CRH_MODE11_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRH_MODE11_0",
    "location": {
      "column": "10",
      "line": "2392",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "GPIO_CRH_MODE11_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@134016@macro@GPIO_CRH_MODE11_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRH_MODE11_1",
    "location": {
      "column": "10",
      "line": "2393",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "GPIO_CRH_MODE11_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@134108@macro@GPIO_CRH_MODE12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRH_MODE12",
    "location": {
      "column": "10",
      "line": "2395",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "GPIO_CRH_MODE12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@134236@macro@GPIO_CRH_MODE12_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRH_MODE12_0",
    "location": {
      "column": "10",
      "line": "2396",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "GPIO_CRH_MODE12_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@134326@macro@GPIO_CRH_MODE12_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRH_MODE12_1",
    "location": {
      "column": "10",
      "line": "2397",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "GPIO_CRH_MODE12_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@134418@macro@GPIO_CRH_MODE13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRH_MODE13",
    "location": {
      "column": "10",
      "line": "2399",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "GPIO_CRH_MODE13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@134546@macro@GPIO_CRH_MODE13_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRH_MODE13_0",
    "location": {
      "column": "10",
      "line": "2400",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "GPIO_CRH_MODE13_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@134636@macro@GPIO_CRH_MODE13_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRH_MODE13_1",
    "location": {
      "column": "10",
      "line": "2401",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "GPIO_CRH_MODE13_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@134728@macro@GPIO_CRH_MODE14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRH_MODE14",
    "location": {
      "column": "10",
      "line": "2403",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "GPIO_CRH_MODE14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@134856@macro@GPIO_CRH_MODE14_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRH_MODE14_0",
    "location": {
      "column": "10",
      "line": "2404",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "GPIO_CRH_MODE14_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@134946@macro@GPIO_CRH_MODE14_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRH_MODE14_1",
    "location": {
      "column": "10",
      "line": "2405",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "GPIO_CRH_MODE14_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@135038@macro@GPIO_CRH_MODE15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRH_MODE15",
    "location": {
      "column": "10",
      "line": "2407",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "GPIO_CRH_MODE15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@135166@macro@GPIO_CRH_MODE15_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRH_MODE15_0",
    "location": {
      "column": "10",
      "line": "2408",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "GPIO_CRH_MODE15_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@135256@macro@GPIO_CRH_MODE15_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRH_MODE15_1",
    "location": {
      "column": "10",
      "line": "2409",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "GPIO_CRH_MODE15_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@135348@macro@GPIO_CRH_CNF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRH_CNF",
    "location": {
      "column": "10",
      "line": "2411",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "GPIO_CRH_CNF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@135460@macro@GPIO_CRH_CNF8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRH_CNF8",
    "location": {
      "column": "10",
      "line": "2413",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "GPIO_CRH_CNF8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@135594@macro@GPIO_CRH_CNF8_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRH_CNF8_0",
    "location": {
      "column": "10",
      "line": "2414",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "GPIO_CRH_CNF8_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@135684@macro@GPIO_CRH_CNF8_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRH_CNF8_1",
    "location": {
      "column": "10",
      "line": "2415",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "GPIO_CRH_CNF8_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@135776@macro@GPIO_CRH_CNF9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRH_CNF9",
    "location": {
      "column": "10",
      "line": "2417",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "GPIO_CRH_CNF9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@135910@macro@GPIO_CRH_CNF9_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRH_CNF9_0",
    "location": {
      "column": "10",
      "line": "2418",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "GPIO_CRH_CNF9_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@136000@macro@GPIO_CRH_CNF9_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRH_CNF9_1",
    "location": {
      "column": "10",
      "line": "2419",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "GPIO_CRH_CNF9_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@136092@macro@GPIO_CRH_CNF10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRH_CNF10",
    "location": {
      "column": "10",
      "line": "2421",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "GPIO_CRH_CNF10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@136228@macro@GPIO_CRH_CNF10_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRH_CNF10_0",
    "location": {
      "column": "10",
      "line": "2422",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "GPIO_CRH_CNF10_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@136318@macro@GPIO_CRH_CNF10_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRH_CNF10_1",
    "location": {
      "column": "10",
      "line": "2423",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "GPIO_CRH_CNF10_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@136410@macro@GPIO_CRH_CNF11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRH_CNF11",
    "location": {
      "column": "10",
      "line": "2425",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "GPIO_CRH_CNF11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@136546@macro@GPIO_CRH_CNF11_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRH_CNF11_0",
    "location": {
      "column": "10",
      "line": "2426",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "GPIO_CRH_CNF11_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@136636@macro@GPIO_CRH_CNF11_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRH_CNF11_1",
    "location": {
      "column": "10",
      "line": "2427",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "GPIO_CRH_CNF11_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@136728@macro@GPIO_CRH_CNF12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRH_CNF12",
    "location": {
      "column": "10",
      "line": "2429",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "GPIO_CRH_CNF12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@136864@macro@GPIO_CRH_CNF12_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRH_CNF12_0",
    "location": {
      "column": "10",
      "line": "2430",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "GPIO_CRH_CNF12_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@136954@macro@GPIO_CRH_CNF12_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRH_CNF12_1",
    "location": {
      "column": "10",
      "line": "2431",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "GPIO_CRH_CNF12_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@137046@macro@GPIO_CRH_CNF13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRH_CNF13",
    "location": {
      "column": "10",
      "line": "2433",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "GPIO_CRH_CNF13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@137182@macro@GPIO_CRH_CNF13_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRH_CNF13_0",
    "location": {
      "column": "10",
      "line": "2434",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "GPIO_CRH_CNF13_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@137272@macro@GPIO_CRH_CNF13_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRH_CNF13_1",
    "location": {
      "column": "10",
      "line": "2435",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "GPIO_CRH_CNF13_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@137364@macro@GPIO_CRH_CNF14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRH_CNF14",
    "location": {
      "column": "10",
      "line": "2437",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "GPIO_CRH_CNF14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@137500@macro@GPIO_CRH_CNF14_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRH_CNF14_0",
    "location": {
      "column": "10",
      "line": "2438",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "GPIO_CRH_CNF14_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@137590@macro@GPIO_CRH_CNF14_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRH_CNF14_1",
    "location": {
      "column": "10",
      "line": "2439",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "GPIO_CRH_CNF14_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@137682@macro@GPIO_CRH_CNF15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRH_CNF15",
    "location": {
      "column": "10",
      "line": "2441",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "GPIO_CRH_CNF15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@137818@macro@GPIO_CRH_CNF15_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRH_CNF15_0",
    "location": {
      "column": "10",
      "line": "2442",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "GPIO_CRH_CNF15_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@137908@macro@GPIO_CRH_CNF15_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRH_CNF15_1",
    "location": {
      "column": "10",
      "line": "2443",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "GPIO_CRH_CNF15_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@138083@macro@GPIO_IDR_IDR0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_IDR_IDR0",
    "location": {
      "column": "9",
      "line": "2446",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "GPIO_IDR_IDR0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@138190@macro@GPIO_IDR_IDR1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_IDR_IDR1",
    "location": {
      "column": "9",
      "line": "2447",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "GPIO_IDR_IDR1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@138297@macro@GPIO_IDR_IDR2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_IDR_IDR2",
    "location": {
      "column": "9",
      "line": "2448",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "GPIO_IDR_IDR2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@138404@macro@GPIO_IDR_IDR3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_IDR_IDR3",
    "location": {
      "column": "9",
      "line": "2449",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "GPIO_IDR_IDR3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@138511@macro@GPIO_IDR_IDR4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_IDR_IDR4",
    "location": {
      "column": "9",
      "line": "2450",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "GPIO_IDR_IDR4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@138618@macro@GPIO_IDR_IDR5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_IDR_IDR5",
    "location": {
      "column": "9",
      "line": "2451",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "GPIO_IDR_IDR5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@138725@macro@GPIO_IDR_IDR6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_IDR_IDR6",
    "location": {
      "column": "9",
      "line": "2452",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "GPIO_IDR_IDR6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@138832@macro@GPIO_IDR_IDR7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_IDR_IDR7",
    "location": {
      "column": "9",
      "line": "2453",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "GPIO_IDR_IDR7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@138939@macro@GPIO_IDR_IDR8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_IDR_IDR8",
    "location": {
      "column": "9",
      "line": "2454",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "GPIO_IDR_IDR8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@139046@macro@GPIO_IDR_IDR9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_IDR_IDR9",
    "location": {
      "column": "9",
      "line": "2455",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "GPIO_IDR_IDR9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@139153@macro@GPIO_IDR_IDR10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_IDR_IDR10",
    "location": {
      "column": "9",
      "line": "2456",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "GPIO_IDR_IDR10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@139261@macro@GPIO_IDR_IDR11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_IDR_IDR11",
    "location": {
      "column": "9",
      "line": "2457",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "GPIO_IDR_IDR11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@139369@macro@GPIO_IDR_IDR12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_IDR_IDR12",
    "location": {
      "column": "9",
      "line": "2458",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "GPIO_IDR_IDR12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@139477@macro@GPIO_IDR_IDR13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_IDR_IDR13",
    "location": {
      "column": "9",
      "line": "2459",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "GPIO_IDR_IDR13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@139585@macro@GPIO_IDR_IDR14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_IDR_IDR14",
    "location": {
      "column": "9",
      "line": "2460",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "GPIO_IDR_IDR14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@139693@macro@GPIO_IDR_IDR15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_IDR_IDR15",
    "location": {
      "column": "9",
      "line": "2461",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "GPIO_IDR_IDR15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@139885@macro@GPIO_ODR_ODR0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_ODR_ODR0",
    "location": {
      "column": "9",
      "line": "2464",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "GPIO_ODR_ODR0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@139993@macro@GPIO_ODR_ODR1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_ODR_ODR1",
    "location": {
      "column": "9",
      "line": "2465",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "GPIO_ODR_ODR1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@140101@macro@GPIO_ODR_ODR2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_ODR_ODR2",
    "location": {
      "column": "9",
      "line": "2466",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "GPIO_ODR_ODR2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@140209@macro@GPIO_ODR_ODR3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_ODR_ODR3",
    "location": {
      "column": "9",
      "line": "2467",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "GPIO_ODR_ODR3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@140317@macro@GPIO_ODR_ODR4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_ODR_ODR4",
    "location": {
      "column": "9",
      "line": "2468",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "GPIO_ODR_ODR4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@140425@macro@GPIO_ODR_ODR5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_ODR_ODR5",
    "location": {
      "column": "9",
      "line": "2469",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "GPIO_ODR_ODR5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@140533@macro@GPIO_ODR_ODR6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_ODR_ODR6",
    "location": {
      "column": "9",
      "line": "2470",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "GPIO_ODR_ODR6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@140641@macro@GPIO_ODR_ODR7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_ODR_ODR7",
    "location": {
      "column": "9",
      "line": "2471",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "GPIO_ODR_ODR7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@140749@macro@GPIO_ODR_ODR8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_ODR_ODR8",
    "location": {
      "column": "9",
      "line": "2472",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "GPIO_ODR_ODR8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@140857@macro@GPIO_ODR_ODR9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_ODR_ODR9",
    "location": {
      "column": "9",
      "line": "2473",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "GPIO_ODR_ODR9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@140965@macro@GPIO_ODR_ODR10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_ODR_ODR10",
    "location": {
      "column": "9",
      "line": "2474",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "GPIO_ODR_ODR10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@141074@macro@GPIO_ODR_ODR11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_ODR_ODR11",
    "location": {
      "column": "9",
      "line": "2475",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "GPIO_ODR_ODR11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@141183@macro@GPIO_ODR_ODR12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_ODR_ODR12",
    "location": {
      "column": "9",
      "line": "2476",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "GPIO_ODR_ODR12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@141292@macro@GPIO_ODR_ODR13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_ODR_ODR13",
    "location": {
      "column": "9",
      "line": "2477",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "GPIO_ODR_ODR13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@141401@macro@GPIO_ODR_ODR14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_ODR_ODR14",
    "location": {
      "column": "9",
      "line": "2478",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "GPIO_ODR_ODR14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@141510@macro@GPIO_ODR_ODR15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_ODR_ODR15",
    "location": {
      "column": "9",
      "line": "2479",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "GPIO_ODR_ODR15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@141703@macro@GPIO_BSRR_BS0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BS0",
    "location": {
      "column": "9",
      "line": "2482",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "GPIO_BSRR_BS0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@141804@macro@GPIO_BSRR_BS1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BS1",
    "location": {
      "column": "9",
      "line": "2483",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "GPIO_BSRR_BS1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@141905@macro@GPIO_BSRR_BS2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BS2",
    "location": {
      "column": "9",
      "line": "2484",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "GPIO_BSRR_BS2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@142006@macro@GPIO_BSRR_BS3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BS3",
    "location": {
      "column": "9",
      "line": "2485",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "GPIO_BSRR_BS3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@142107@macro@GPIO_BSRR_BS4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BS4",
    "location": {
      "column": "9",
      "line": "2486",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "GPIO_BSRR_BS4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@142208@macro@GPIO_BSRR_BS5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BS5",
    "location": {
      "column": "9",
      "line": "2487",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "GPIO_BSRR_BS5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@142309@macro@GPIO_BSRR_BS6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BS6",
    "location": {
      "column": "9",
      "line": "2488",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "GPIO_BSRR_BS6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@142410@macro@GPIO_BSRR_BS7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BS7",
    "location": {
      "column": "9",
      "line": "2489",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "GPIO_BSRR_BS7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@142511@macro@GPIO_BSRR_BS8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BS8",
    "location": {
      "column": "9",
      "line": "2490",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "GPIO_BSRR_BS8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@142612@macro@GPIO_BSRR_BS9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BS9",
    "location": {
      "column": "9",
      "line": "2491",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "GPIO_BSRR_BS9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@142713@macro@GPIO_BSRR_BS10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BS10",
    "location": {
      "column": "9",
      "line": "2492",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "GPIO_BSRR_BS10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@142815@macro@GPIO_BSRR_BS11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BS11",
    "location": {
      "column": "9",
      "line": "2493",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "GPIO_BSRR_BS11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@142917@macro@GPIO_BSRR_BS12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BS12",
    "location": {
      "column": "9",
      "line": "2494",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "GPIO_BSRR_BS12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@143019@macro@GPIO_BSRR_BS13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BS13",
    "location": {
      "column": "9",
      "line": "2495",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "GPIO_BSRR_BS13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@143121@macro@GPIO_BSRR_BS14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BS14",
    "location": {
      "column": "9",
      "line": "2496",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "GPIO_BSRR_BS14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@143223@macro@GPIO_BSRR_BS15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BS15",
    "location": {
      "column": "9",
      "line": "2497",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "GPIO_BSRR_BS15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@143327@macro@GPIO_BSRR_BR0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BR0",
    "location": {
      "column": "9",
      "line": "2499",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "GPIO_BSRR_BR0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@143430@macro@GPIO_BSRR_BR1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BR1",
    "location": {
      "column": "9",
      "line": "2500",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "GPIO_BSRR_BR1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@143533@macro@GPIO_BSRR_BR2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BR2",
    "location": {
      "column": "9",
      "line": "2501",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "GPIO_BSRR_BR2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@143636@macro@GPIO_BSRR_BR3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BR3",
    "location": {
      "column": "9",
      "line": "2502",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "GPIO_BSRR_BR3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@143739@macro@GPIO_BSRR_BR4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BR4",
    "location": {
      "column": "9",
      "line": "2503",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "GPIO_BSRR_BR4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@143842@macro@GPIO_BSRR_BR5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BR5",
    "location": {
      "column": "9",
      "line": "2504",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "GPIO_BSRR_BR5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@143945@macro@GPIO_BSRR_BR6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BR6",
    "location": {
      "column": "9",
      "line": "2505",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "GPIO_BSRR_BR6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@144048@macro@GPIO_BSRR_BR7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BR7",
    "location": {
      "column": "9",
      "line": "2506",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "GPIO_BSRR_BR7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@144151@macro@GPIO_BSRR_BR8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BR8",
    "location": {
      "column": "9",
      "line": "2507",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "GPIO_BSRR_BR8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@144254@macro@GPIO_BSRR_BR9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BR9",
    "location": {
      "column": "9",
      "line": "2508",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "GPIO_BSRR_BR9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@144357@macro@GPIO_BSRR_BR10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BR10",
    "location": {
      "column": "9",
      "line": "2509",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "GPIO_BSRR_BR10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@144461@macro@GPIO_BSRR_BR11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BR11",
    "location": {
      "column": "9",
      "line": "2510",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "GPIO_BSRR_BR11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@144565@macro@GPIO_BSRR_BR12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BR12",
    "location": {
      "column": "9",
      "line": "2511",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "GPIO_BSRR_BR12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@144669@macro@GPIO_BSRR_BR13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BR13",
    "location": {
      "column": "9",
      "line": "2512",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "GPIO_BSRR_BR13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@144773@macro@GPIO_BSRR_BR14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BR14",
    "location": {
      "column": "9",
      "line": "2513",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "GPIO_BSRR_BR14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@144877@macro@GPIO_BSRR_BR15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BR15",
    "location": {
      "column": "9",
      "line": "2514",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "GPIO_BSRR_BR15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@145065@macro@GPIO_BRR_BR0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BRR_BR0",
    "location": {
      "column": "9",
      "line": "2517",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "GPIO_BRR_BR0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@145168@macro@GPIO_BRR_BR1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BRR_BR1",
    "location": {
      "column": "9",
      "line": "2518",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "GPIO_BRR_BR1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@145271@macro@GPIO_BRR_BR2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BRR_BR2",
    "location": {
      "column": "9",
      "line": "2519",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "GPIO_BRR_BR2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@145374@macro@GPIO_BRR_BR3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BRR_BR3",
    "location": {
      "column": "9",
      "line": "2520",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "GPIO_BRR_BR3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@145477@macro@GPIO_BRR_BR4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BRR_BR4",
    "location": {
      "column": "9",
      "line": "2521",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "GPIO_BRR_BR4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@145580@macro@GPIO_BRR_BR5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BRR_BR5",
    "location": {
      "column": "9",
      "line": "2522",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "GPIO_BRR_BR5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@145683@macro@GPIO_BRR_BR6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BRR_BR6",
    "location": {
      "column": "9",
      "line": "2523",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "GPIO_BRR_BR6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@145786@macro@GPIO_BRR_BR7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BRR_BR7",
    "location": {
      "column": "9",
      "line": "2524",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "GPIO_BRR_BR7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@145889@macro@GPIO_BRR_BR8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BRR_BR8",
    "location": {
      "column": "9",
      "line": "2525",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "GPIO_BRR_BR8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@145992@macro@GPIO_BRR_BR9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BRR_BR9",
    "location": {
      "column": "9",
      "line": "2526",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "GPIO_BRR_BR9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@146095@macro@GPIO_BRR_BR10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BRR_BR10",
    "location": {
      "column": "9",
      "line": "2527",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "GPIO_BRR_BR10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@146199@macro@GPIO_BRR_BR11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BRR_BR11",
    "location": {
      "column": "9",
      "line": "2528",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "GPIO_BRR_BR11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@146303@macro@GPIO_BRR_BR12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BRR_BR12",
    "location": {
      "column": "9",
      "line": "2529",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "GPIO_BRR_BR12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@146407@macro@GPIO_BRR_BR13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BRR_BR13",
    "location": {
      "column": "9",
      "line": "2530",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "GPIO_BRR_BR13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@146511@macro@GPIO_BRR_BR14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BRR_BR14",
    "location": {
      "column": "9",
      "line": "2531",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "GPIO_BRR_BR14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@146615@macro@GPIO_BRR_BR15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BRR_BR15",
    "location": {
      "column": "9",
      "line": "2532",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "GPIO_BRR_BR15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@146803@macro@GPIO_LCKR_LCK0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_LCKR_LCK0",
    "location": {
      "column": "9",
      "line": "2535",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "GPIO_LCKR_LCK0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@146905@macro@GPIO_LCKR_LCK1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_LCKR_LCK1",
    "location": {
      "column": "9",
      "line": "2536",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "GPIO_LCKR_LCK1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@147007@macro@GPIO_LCKR_LCK2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_LCKR_LCK2",
    "location": {
      "column": "9",
      "line": "2537",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "GPIO_LCKR_LCK2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@147109@macro@GPIO_LCKR_LCK3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_LCKR_LCK3",
    "location": {
      "column": "9",
      "line": "2538",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "GPIO_LCKR_LCK3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@147211@macro@GPIO_LCKR_LCK4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_LCKR_LCK4",
    "location": {
      "column": "9",
      "line": "2539",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "GPIO_LCKR_LCK4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@147313@macro@GPIO_LCKR_LCK5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_LCKR_LCK5",
    "location": {
      "column": "9",
      "line": "2540",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "GPIO_LCKR_LCK5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@147415@macro@GPIO_LCKR_LCK6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_LCKR_LCK6",
    "location": {
      "column": "9",
      "line": "2541",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "GPIO_LCKR_LCK6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@147517@macro@GPIO_LCKR_LCK7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_LCKR_LCK7",
    "location": {
      "column": "9",
      "line": "2542",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "GPIO_LCKR_LCK7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@147619@macro@GPIO_LCKR_LCK8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_LCKR_LCK8",
    "location": {
      "column": "9",
      "line": "2543",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "GPIO_LCKR_LCK8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@147721@macro@GPIO_LCKR_LCK9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_LCKR_LCK9",
    "location": {
      "column": "9",
      "line": "2544",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "GPIO_LCKR_LCK9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@147823@macro@GPIO_LCKR_LCK10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_LCKR_LCK10",
    "location": {
      "column": "9",
      "line": "2545",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "GPIO_LCKR_LCK10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@147926@macro@GPIO_LCKR_LCK11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_LCKR_LCK11",
    "location": {
      "column": "9",
      "line": "2546",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "GPIO_LCKR_LCK11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@148029@macro@GPIO_LCKR_LCK12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_LCKR_LCK12",
    "location": {
      "column": "9",
      "line": "2547",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "GPIO_LCKR_LCK12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@148132@macro@GPIO_LCKR_LCK13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_LCKR_LCK13",
    "location": {
      "column": "9",
      "line": "2548",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "GPIO_LCKR_LCK13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@148235@macro@GPIO_LCKR_LCK14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_LCKR_LCK14",
    "location": {
      "column": "9",
      "line": "2549",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "GPIO_LCKR_LCK14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@148338@macro@GPIO_LCKR_LCK15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_LCKR_LCK15",
    "location": {
      "column": "9",
      "line": "2550",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "GPIO_LCKR_LCK15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@148441@macro@GPIO_LCKR_LCKK",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_LCKR_LCKK",
    "location": {
      "column": "9",
      "line": "2551",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "GPIO_LCKR_LCKK",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@148702@macro@AFIO_EVCR_PIN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EVCR_PIN",
    "location": {
      "column": "9",
      "line": "2556",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "AFIO_EVCR_PIN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@148816@macro@AFIO_EVCR_PIN_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EVCR_PIN_0",
    "location": {
      "column": "9",
      "line": "2557",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "AFIO_EVCR_PIN_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@148906@macro@AFIO_EVCR_PIN_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EVCR_PIN_1",
    "location": {
      "column": "9",
      "line": "2558",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "AFIO_EVCR_PIN_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@148996@macro@AFIO_EVCR_PIN_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EVCR_PIN_2",
    "location": {
      "column": "9",
      "line": "2559",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "AFIO_EVCR_PIN_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@149086@macro@AFIO_EVCR_PIN_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EVCR_PIN_3",
    "location": {
      "column": "9",
      "line": "2560",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "AFIO_EVCR_PIN_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@149205@macro@AFIO_EVCR_PIN_PX0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EVCR_PIN_PX0",
    "location": {
      "column": "9",
      "line": "2563",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "AFIO_EVCR_PIN_PX0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@149304@macro@AFIO_EVCR_PIN_PX1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EVCR_PIN_PX1",
    "location": {
      "column": "9",
      "line": "2564",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "AFIO_EVCR_PIN_PX1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@149403@macro@AFIO_EVCR_PIN_PX2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EVCR_PIN_PX2",
    "location": {
      "column": "9",
      "line": "2565",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "AFIO_EVCR_PIN_PX2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@149502@macro@AFIO_EVCR_PIN_PX3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EVCR_PIN_PX3",
    "location": {
      "column": "9",
      "line": "2566",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "AFIO_EVCR_PIN_PX3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@149601@macro@AFIO_EVCR_PIN_PX4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EVCR_PIN_PX4",
    "location": {
      "column": "9",
      "line": "2567",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "AFIO_EVCR_PIN_PX4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@149700@macro@AFIO_EVCR_PIN_PX5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EVCR_PIN_PX5",
    "location": {
      "column": "9",
      "line": "2568",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "AFIO_EVCR_PIN_PX5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@149799@macro@AFIO_EVCR_PIN_PX6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EVCR_PIN_PX6",
    "location": {
      "column": "9",
      "line": "2569",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "AFIO_EVCR_PIN_PX6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@149898@macro@AFIO_EVCR_PIN_PX7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EVCR_PIN_PX7",
    "location": {
      "column": "9",
      "line": "2570",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "AFIO_EVCR_PIN_PX7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@149997@macro@AFIO_EVCR_PIN_PX8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EVCR_PIN_PX8",
    "location": {
      "column": "9",
      "line": "2571",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "AFIO_EVCR_PIN_PX8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@150096@macro@AFIO_EVCR_PIN_PX9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EVCR_PIN_PX9",
    "location": {
      "column": "9",
      "line": "2572",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "AFIO_EVCR_PIN_PX9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@150195@macro@AFIO_EVCR_PIN_PX10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EVCR_PIN_PX10",
    "location": {
      "column": "9",
      "line": "2573",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "AFIO_EVCR_PIN_PX10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@150295@macro@AFIO_EVCR_PIN_PX11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EVCR_PIN_PX11",
    "location": {
      "column": "9",
      "line": "2574",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "AFIO_EVCR_PIN_PX11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@150395@macro@AFIO_EVCR_PIN_PX12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EVCR_PIN_PX12",
    "location": {
      "column": "9",
      "line": "2575",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "AFIO_EVCR_PIN_PX12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@150495@macro@AFIO_EVCR_PIN_PX13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EVCR_PIN_PX13",
    "location": {
      "column": "9",
      "line": "2576",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "AFIO_EVCR_PIN_PX13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@150595@macro@AFIO_EVCR_PIN_PX14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EVCR_PIN_PX14",
    "location": {
      "column": "9",
      "line": "2577",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "AFIO_EVCR_PIN_PX14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@150695@macro@AFIO_EVCR_PIN_PX15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EVCR_PIN_PX15",
    "location": {
      "column": "9",
      "line": "2578",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "AFIO_EVCR_PIN_PX15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@150797@macro@AFIO_EVCR_PORT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EVCR_PORT",
    "location": {
      "column": "9",
      "line": "2580",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "AFIO_EVCR_PORT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@150913@macro@AFIO_EVCR_PORT_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EVCR_PORT_0",
    "location": {
      "column": "9",
      "line": "2581",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "AFIO_EVCR_PORT_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@151003@macro@AFIO_EVCR_PORT_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EVCR_PORT_1",
    "location": {
      "column": "9",
      "line": "2582",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "AFIO_EVCR_PORT_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@151093@macro@AFIO_EVCR_PORT_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EVCR_PORT_2",
    "location": {
      "column": "9",
      "line": "2583",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "AFIO_EVCR_PORT_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@151213@macro@AFIO_EVCR_PORT_PA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EVCR_PORT_PA",
    "location": {
      "column": "9",
      "line": "2586",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "AFIO_EVCR_PORT_PA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@151313@macro@AFIO_EVCR_PORT_PB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EVCR_PORT_PB",
    "location": {
      "column": "9",
      "line": "2587",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "AFIO_EVCR_PORT_PB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@151413@macro@AFIO_EVCR_PORT_PC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EVCR_PORT_PC",
    "location": {
      "column": "9",
      "line": "2588",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "AFIO_EVCR_PORT_PC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@151513@macro@AFIO_EVCR_PORT_PD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EVCR_PORT_PD",
    "location": {
      "column": "9",
      "line": "2589",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "AFIO_EVCR_PORT_PD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@151613@macro@AFIO_EVCR_PORT_PE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EVCR_PORT_PE",
    "location": {
      "column": "9",
      "line": "2590",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "AFIO_EVCR_PORT_PE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@151715@macro@AFIO_EVCR_EVOE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EVCR_EVOE",
    "location": {
      "column": "9",
      "line": "2592",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "AFIO_EVCR_EVOE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@151903@macro@AFIO_MAPR_SPI1_REMAP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_MAPR_SPI1_REMAP",
    "location": {
      "column": "9",
      "line": "2595",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "AFIO_MAPR_SPI1_REMAP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@152002@macro@AFIO_MAPR_I2C1_REMAP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_MAPR_I2C1_REMAP",
    "location": {
      "column": "9",
      "line": "2596",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "AFIO_MAPR_I2C1_REMAP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@152101@macro@AFIO_MAPR_USART1_REMAP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_MAPR_USART1_REMAP",
    "location": {
      "column": "9",
      "line": "2597",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "AFIO_MAPR_USART1_REMAP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@152202@macro@AFIO_MAPR_USART2_REMAP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_MAPR_USART2_REMAP",
    "location": {
      "column": "9",
      "line": "2598",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "AFIO_MAPR_USART2_REMAP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@152305@macro@AFIO_MAPR_USART3_REMAP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_MAPR_USART3_REMAP",
    "location": {
      "column": "9",
      "line": "2600",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "AFIO_MAPR_USART3_REMAP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@152431@macro@AFIO_MAPR_USART3_REMAP_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_MAPR_USART3_REMAP_0",
    "location": {
      "column": "9",
      "line": "2601",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "AFIO_MAPR_USART3_REMAP_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@152521@macro@AFIO_MAPR_USART3_REMAP_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_MAPR_USART3_REMAP_1",
    "location": {
      "column": "9",
      "line": "2602",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "AFIO_MAPR_USART3_REMAP_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@152647@macro@AFIO_MAPR_USART3_REMAP_NOREMAP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_MAPR_USART3_REMAP_NOREMAP",
    "location": {
      "column": "9",
      "line": "2605",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "AFIO_MAPR_USART3_REMAP_NOREMAP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@152788@macro@AFIO_MAPR_USART3_REMAP_PARTIALREMAP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_MAPR_USART3_REMAP_PARTIALREMAP",
    "location": {
      "column": "9",
      "line": "2606",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "AFIO_MAPR_USART3_REMAP_PARTIALREMAP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@152934@macro@AFIO_MAPR_USART3_REMAP_FULLREMAP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_MAPR_USART3_REMAP_FULLREMAP",
    "location": {
      "column": "9",
      "line": "2607",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "AFIO_MAPR_USART3_REMAP_FULLREMAP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@153077@macro@AFIO_MAPR_TIM1_REMAP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_MAPR_TIM1_REMAP",
    "location": {
      "column": "9",
      "line": "2609",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "AFIO_MAPR_TIM1_REMAP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@153199@macro@AFIO_MAPR_TIM1_REMAP_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_MAPR_TIM1_REMAP_0",
    "location": {
      "column": "9",
      "line": "2610",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "AFIO_MAPR_TIM1_REMAP_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@153289@macro@AFIO_MAPR_TIM1_REMAP_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_MAPR_TIM1_REMAP_1",
    "location": {
      "column": "9",
      "line": "2611",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "AFIO_MAPR_TIM1_REMAP_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@153415@macro@AFIO_MAPR_TIM1_REMAP_NOREMAP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_MAPR_TIM1_REMAP_NOREMAP",
    "location": {
      "column": "9",
      "line": "2614",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "AFIO_MAPR_TIM1_REMAP_NOREMAP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@153601@macro@AFIO_MAPR_TIM1_REMAP_PARTIALREMAP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_MAPR_TIM1_REMAP_PARTIALREMAP",
    "location": {
      "column": "9",
      "line": "2615",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "AFIO_MAPR_TIM1_REMAP_PARTIALREMAP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@153788@macro@AFIO_MAPR_TIM1_REMAP_FULLREMAP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_MAPR_TIM1_REMAP_FULLREMAP",
    "location": {
      "column": "9",
      "line": "2616",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "AFIO_MAPR_TIM1_REMAP_FULLREMAP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@153977@macro@AFIO_MAPR_TIM2_REMAP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_MAPR_TIM2_REMAP",
    "location": {
      "column": "9",
      "line": "2618",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "AFIO_MAPR_TIM2_REMAP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@154099@macro@AFIO_MAPR_TIM2_REMAP_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_MAPR_TIM2_REMAP_0",
    "location": {
      "column": "9",
      "line": "2619",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "AFIO_MAPR_TIM2_REMAP_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@154189@macro@AFIO_MAPR_TIM2_REMAP_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_MAPR_TIM2_REMAP_1",
    "location": {
      "column": "9",
      "line": "2620",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "AFIO_MAPR_TIM2_REMAP_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@154315@macro@AFIO_MAPR_TIM2_REMAP_NOREMAP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_MAPR_TIM2_REMAP_NOREMAP",
    "location": {
      "column": "9",
      "line": "2623",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "AFIO_MAPR_TIM2_REMAP_NOREMAP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@154449@macro@AFIO_MAPR_TIM2_REMAP_PARTIALREMAP1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_MAPR_TIM2_REMAP_PARTIALREMAP1",
    "location": {
      "column": "9",
      "line": "2624",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "AFIO_MAPR_TIM2_REMAP_PARTIALREMAP1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@154589@macro@AFIO_MAPR_TIM2_REMAP_PARTIALREMAP2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_MAPR_TIM2_REMAP_PARTIALREMAP2",
    "location": {
      "column": "9",
      "line": "2625",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "AFIO_MAPR_TIM2_REMAP_PARTIALREMAP2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@154730@macro@AFIO_MAPR_TIM2_REMAP_FULLREMAP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_MAPR_TIM2_REMAP_FULLREMAP",
    "location": {
      "column": "9",
      "line": "2626",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "AFIO_MAPR_TIM2_REMAP_FULLREMAP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@154871@macro@AFIO_MAPR_TIM3_REMAP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_MAPR_TIM3_REMAP",
    "location": {
      "column": "9",
      "line": "2628",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "AFIO_MAPR_TIM3_REMAP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@154993@macro@AFIO_MAPR_TIM3_REMAP_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_MAPR_TIM3_REMAP_0",
    "location": {
      "column": "9",
      "line": "2629",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "AFIO_MAPR_TIM3_REMAP_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@155083@macro@AFIO_MAPR_TIM3_REMAP_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_MAPR_TIM3_REMAP_1",
    "location": {
      "column": "9",
      "line": "2630",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "AFIO_MAPR_TIM3_REMAP_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@155209@macro@AFIO_MAPR_TIM3_REMAP_NOREMAP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_MAPR_TIM3_REMAP_NOREMAP",
    "location": {
      "column": "9",
      "line": "2633",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "AFIO_MAPR_TIM3_REMAP_NOREMAP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@155339@macro@AFIO_MAPR_TIM3_REMAP_PARTIALREMAP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_MAPR_TIM3_REMAP_PARTIALREMAP",
    "location": {
      "column": "9",
      "line": "2634",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "AFIO_MAPR_TIM3_REMAP_PARTIALREMAP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@155474@macro@AFIO_MAPR_TIM3_REMAP_FULLREMAP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_MAPR_TIM3_REMAP_FULLREMAP",
    "location": {
      "column": "9",
      "line": "2635",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "AFIO_MAPR_TIM3_REMAP_FULLREMAP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@155608@macro@AFIO_MAPR_TIM4_REMAP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_MAPR_TIM4_REMAP",
    "location": {
      "column": "9",
      "line": "2637",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "AFIO_MAPR_TIM4_REMAP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@155726@macro@AFIO_MAPR_CAN_REMAP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_MAPR_CAN_REMAP",
    "location": {
      "column": "9",
      "line": "2639",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "AFIO_MAPR_CAN_REMAP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@155865@macro@AFIO_MAPR_CAN_REMAP_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_MAPR_CAN_REMAP_0",
    "location": {
      "column": "9",
      "line": "2640",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "AFIO_MAPR_CAN_REMAP_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@155955@macro@AFIO_MAPR_CAN_REMAP_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_MAPR_CAN_REMAP_1",
    "location": {
      "column": "9",
      "line": "2641",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "AFIO_MAPR_CAN_REMAP_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@156080@macro@AFIO_MAPR_CAN_REMAP_REMAP1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_MAPR_CAN_REMAP_REMAP1",
    "location": {
      "column": "9",
      "line": "2644",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "AFIO_MAPR_CAN_REMAP_REMAP1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@156207@macro@AFIO_MAPR_CAN_REMAP_REMAP2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_MAPR_CAN_REMAP_REMAP2",
    "location": {
      "column": "9",
      "line": "2645",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "AFIO_MAPR_CAN_REMAP_REMAP2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@156332@macro@AFIO_MAPR_CAN_REMAP_REMAP3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_MAPR_CAN_REMAP_REMAP3",
    "location": {
      "column": "9",
      "line": "2646",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "AFIO_MAPR_CAN_REMAP_REMAP3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@156459@macro@AFIO_MAPR_PD01_REMAP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_MAPR_PD01_REMAP",
    "location": {
      "column": "9",
      "line": "2648",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "AFIO_MAPR_PD01_REMAP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@156585@macro@AFIO_MAPR_TIM5CH4_IREMAP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_MAPR_TIM5CH4_IREMAP",
    "location": {
      "column": "9",
      "line": "2649",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "AFIO_MAPR_TIM5CH4_IREMAP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@156698@macro@AFIO_MAPR_ADC1_ETRGINJ_REMAP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_MAPR_ADC1_ETRGINJ_REMAP",
    "location": {
      "column": "9",
      "line": "2650",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "AFIO_MAPR_ADC1_ETRGINJ_REMAP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@156835@macro@AFIO_MAPR_ADC1_ETRGREG_REMAP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_MAPR_ADC1_ETRGREG_REMAP",
    "location": {
      "column": "9",
      "line": "2651",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "AFIO_MAPR_ADC1_ETRGREG_REMAP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@156971@macro@AFIO_MAPR_ADC2_ETRGINJ_REMAP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_MAPR_ADC2_ETRGINJ_REMAP",
    "location": {
      "column": "9",
      "line": "2652",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "AFIO_MAPR_ADC2_ETRGINJ_REMAP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@157108@macro@AFIO_MAPR_ADC2_ETRGREG_REMAP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_MAPR_ADC2_ETRGREG_REMAP",
    "location": {
      "column": "9",
      "line": "2653",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "AFIO_MAPR_ADC2_ETRGREG_REMAP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@157277@macro@AFIO_MAPR_SWJ_CFG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_MAPR_SWJ_CFG",
    "location": {
      "column": "9",
      "line": "2656",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "AFIO_MAPR_SWJ_CFG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@157412@macro@AFIO_MAPR_SWJ_CFG_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_MAPR_SWJ_CFG_0",
    "location": {
      "column": "9",
      "line": "2657",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "AFIO_MAPR_SWJ_CFG_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@157502@macro@AFIO_MAPR_SWJ_CFG_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_MAPR_SWJ_CFG_1",
    "location": {
      "column": "9",
      "line": "2658",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "AFIO_MAPR_SWJ_CFG_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@157592@macro@AFIO_MAPR_SWJ_CFG_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_MAPR_SWJ_CFG_2",
    "location": {
      "column": "9",
      "line": "2659",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "AFIO_MAPR_SWJ_CFG_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@157684@macro@AFIO_MAPR_SWJ_CFG_RESET",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_MAPR_SWJ_CFG_RESET",
    "location": {
      "column": "9",
      "line": "2661",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "AFIO_MAPR_SWJ_CFG_RESET",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@157809@macro@AFIO_MAPR_SWJ_CFG_NOJNTRST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_MAPR_SWJ_CFG_NOJNTRST",
    "location": {
      "column": "9",
      "line": "2662",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "AFIO_MAPR_SWJ_CFG_NOJNTRST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@157939@macro@AFIO_MAPR_SWJ_CFG_JTAGDISABLE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_MAPR_SWJ_CFG_JTAGDISABLE",
    "location": {
      "column": "9",
      "line": "2663",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "AFIO_MAPR_SWJ_CFG_JTAGDISABLE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@158058@macro@AFIO_MAPR_SWJ_CFG_DISABLE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_MAPR_SWJ_CFG_DISABLE",
    "location": {
      "column": "9",
      "line": "2664",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "AFIO_MAPR_SWJ_CFG_DISABLE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@159291@macro@AFIO_EXTICR1_EXTI0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR1_EXTI0",
    "location": {
      "column": "9",
      "line": "2687",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "AFIO_EXTICR1_EXTI0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@159396@macro@AFIO_EXTICR1_EXTI1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR1_EXTI1",
    "location": {
      "column": "9",
      "line": "2688",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "AFIO_EXTICR1_EXTI1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@159501@macro@AFIO_EXTICR1_EXTI2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR1_EXTI2",
    "location": {
      "column": "9",
      "line": "2689",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "AFIO_EXTICR1_EXTI2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@159606@macro@AFIO_EXTICR1_EXTI3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR1_EXTI3",
    "location": {
      "column": "9",
      "line": "2690",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "AFIO_EXTICR1_EXTI3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@159742@macro@AFIO_EXTICR1_EXTI0_PA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR1_EXTI0_PA",
    "location": {
      "column": "9",
      "line": "2693",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "AFIO_EXTICR1_EXTI0_PA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@159836@macro@AFIO_EXTICR1_EXTI0_PB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR1_EXTI0_PB",
    "location": {
      "column": "9",
      "line": "2694",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "AFIO_EXTICR1_EXTI0_PB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@159930@macro@AFIO_EXTICR1_EXTI0_PC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR1_EXTI0_PC",
    "location": {
      "column": "9",
      "line": "2695",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "AFIO_EXTICR1_EXTI0_PC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@160024@macro@AFIO_EXTICR1_EXTI0_PD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR1_EXTI0_PD",
    "location": {
      "column": "9",
      "line": "2696",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "AFIO_EXTICR1_EXTI0_PD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@160118@macro@AFIO_EXTICR1_EXTI0_PE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR1_EXTI0_PE",
    "location": {
      "column": "9",
      "line": "2697",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "AFIO_EXTICR1_EXTI0_PE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@160212@macro@AFIO_EXTICR1_EXTI0_PF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR1_EXTI0_PF",
    "location": {
      "column": "9",
      "line": "2698",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "AFIO_EXTICR1_EXTI0_PF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@160306@macro@AFIO_EXTICR1_EXTI0_PG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR1_EXTI0_PG",
    "location": {
      "column": "9",
      "line": "2699",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "AFIO_EXTICR1_EXTI0_PG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@160431@macro@AFIO_EXTICR1_EXTI1_PA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR1_EXTI1_PA",
    "location": {
      "column": "9",
      "line": "2702",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "AFIO_EXTICR1_EXTI1_PA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@160525@macro@AFIO_EXTICR1_EXTI1_PB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR1_EXTI1_PB",
    "location": {
      "column": "9",
      "line": "2703",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "AFIO_EXTICR1_EXTI1_PB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@160619@macro@AFIO_EXTICR1_EXTI1_PC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR1_EXTI1_PC",
    "location": {
      "column": "9",
      "line": "2704",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "AFIO_EXTICR1_EXTI1_PC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@160713@macro@AFIO_EXTICR1_EXTI1_PD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR1_EXTI1_PD",
    "location": {
      "column": "9",
      "line": "2705",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "AFIO_EXTICR1_EXTI1_PD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@160807@macro@AFIO_EXTICR1_EXTI1_PE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR1_EXTI1_PE",
    "location": {
      "column": "9",
      "line": "2706",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "AFIO_EXTICR1_EXTI1_PE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@160901@macro@AFIO_EXTICR1_EXTI1_PF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR1_EXTI1_PF",
    "location": {
      "column": "9",
      "line": "2707",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "AFIO_EXTICR1_EXTI1_PF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@160995@macro@AFIO_EXTICR1_EXTI1_PG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR1_EXTI1_PG",
    "location": {
      "column": "9",
      "line": "2708",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "AFIO_EXTICR1_EXTI1_PG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@161122@macro@AFIO_EXTICR1_EXTI2_PA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR1_EXTI2_PA",
    "location": {
      "column": "9",
      "line": "2711",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "AFIO_EXTICR1_EXTI2_PA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@161216@macro@AFIO_EXTICR1_EXTI2_PB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR1_EXTI2_PB",
    "location": {
      "column": "9",
      "line": "2712",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "AFIO_EXTICR1_EXTI2_PB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@161310@macro@AFIO_EXTICR1_EXTI2_PC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR1_EXTI2_PC",
    "location": {
      "column": "9",
      "line": "2713",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "AFIO_EXTICR1_EXTI2_PC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@161404@macro@AFIO_EXTICR1_EXTI2_PD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR1_EXTI2_PD",
    "location": {
      "column": "9",
      "line": "2714",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "AFIO_EXTICR1_EXTI2_PD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@161498@macro@AFIO_EXTICR1_EXTI2_PE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR1_EXTI2_PE",
    "location": {
      "column": "9",
      "line": "2715",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "AFIO_EXTICR1_EXTI2_PE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@161592@macro@AFIO_EXTICR1_EXTI2_PF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR1_EXTI2_PF",
    "location": {
      "column": "9",
      "line": "2716",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "AFIO_EXTICR1_EXTI2_PF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@161686@macro@AFIO_EXTICR1_EXTI2_PG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR1_EXTI2_PG",
    "location": {
      "column": "9",
      "line": "2717",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "AFIO_EXTICR1_EXTI2_PG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@161811@macro@AFIO_EXTICR1_EXTI3_PA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR1_EXTI3_PA",
    "location": {
      "column": "9",
      "line": "2720",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "AFIO_EXTICR1_EXTI3_PA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@161905@macro@AFIO_EXTICR1_EXTI3_PB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR1_EXTI3_PB",
    "location": {
      "column": "9",
      "line": "2721",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "AFIO_EXTICR1_EXTI3_PB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@161999@macro@AFIO_EXTICR1_EXTI3_PC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR1_EXTI3_PC",
    "location": {
      "column": "9",
      "line": "2722",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "AFIO_EXTICR1_EXTI3_PC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@162093@macro@AFIO_EXTICR1_EXTI3_PD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR1_EXTI3_PD",
    "location": {
      "column": "9",
      "line": "2723",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "AFIO_EXTICR1_EXTI3_PD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@162187@macro@AFIO_EXTICR1_EXTI3_PE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR1_EXTI3_PE",
    "location": {
      "column": "9",
      "line": "2724",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "AFIO_EXTICR1_EXTI3_PE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@162281@macro@AFIO_EXTICR1_EXTI3_PF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR1_EXTI3_PF",
    "location": {
      "column": "9",
      "line": "2725",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "AFIO_EXTICR1_EXTI3_PF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@162375@macro@AFIO_EXTICR1_EXTI3_PG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR1_EXTI3_PG",
    "location": {
      "column": "9",
      "line": "2726",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "AFIO_EXTICR1_EXTI3_PG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@162553@macro@AFIO_EXTICR2_EXTI4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR2_EXTI4",
    "location": {
      "column": "9",
      "line": "2729",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "AFIO_EXTICR2_EXTI4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@162658@macro@AFIO_EXTICR2_EXTI5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR2_EXTI5",
    "location": {
      "column": "9",
      "line": "2730",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "AFIO_EXTICR2_EXTI5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@162763@macro@AFIO_EXTICR2_EXTI6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR2_EXTI6",
    "location": {
      "column": "9",
      "line": "2731",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "AFIO_EXTICR2_EXTI6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@162868@macro@AFIO_EXTICR2_EXTI7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR2_EXTI7",
    "location": {
      "column": "9",
      "line": "2732",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "AFIO_EXTICR2_EXTI7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@163004@macro@AFIO_EXTICR2_EXTI4_PA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR2_EXTI4_PA",
    "location": {
      "column": "9",
      "line": "2735",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "AFIO_EXTICR2_EXTI4_PA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@163098@macro@AFIO_EXTICR2_EXTI4_PB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR2_EXTI4_PB",
    "location": {
      "column": "9",
      "line": "2736",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "AFIO_EXTICR2_EXTI4_PB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@163192@macro@AFIO_EXTICR2_EXTI4_PC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR2_EXTI4_PC",
    "location": {
      "column": "9",
      "line": "2737",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "AFIO_EXTICR2_EXTI4_PC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@163286@macro@AFIO_EXTICR2_EXTI4_PD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR2_EXTI4_PD",
    "location": {
      "column": "9",
      "line": "2738",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "AFIO_EXTICR2_EXTI4_PD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@163380@macro@AFIO_EXTICR2_EXTI4_PE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR2_EXTI4_PE",
    "location": {
      "column": "9",
      "line": "2739",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "AFIO_EXTICR2_EXTI4_PE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@163474@macro@AFIO_EXTICR2_EXTI4_PF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR2_EXTI4_PF",
    "location": {
      "column": "9",
      "line": "2740",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "AFIO_EXTICR2_EXTI4_PF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@163568@macro@AFIO_EXTICR2_EXTI4_PG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR2_EXTI4_PG",
    "location": {
      "column": "9",
      "line": "2741",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "AFIO_EXTICR2_EXTI4_PG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@163691@macro@AFIO_EXTICR2_EXTI5_PA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR2_EXTI5_PA",
    "location": {
      "column": "9",
      "line": "2744",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "AFIO_EXTICR2_EXTI5_PA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@163785@macro@AFIO_EXTICR2_EXTI5_PB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR2_EXTI5_PB",
    "location": {
      "column": "9",
      "line": "2745",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "AFIO_EXTICR2_EXTI5_PB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@163879@macro@AFIO_EXTICR2_EXTI5_PC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR2_EXTI5_PC",
    "location": {
      "column": "9",
      "line": "2746",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "AFIO_EXTICR2_EXTI5_PC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@163973@macro@AFIO_EXTICR2_EXTI5_PD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR2_EXTI5_PD",
    "location": {
      "column": "9",
      "line": "2747",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "AFIO_EXTICR2_EXTI5_PD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@164067@macro@AFIO_EXTICR2_EXTI5_PE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR2_EXTI5_PE",
    "location": {
      "column": "9",
      "line": "2748",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "AFIO_EXTICR2_EXTI5_PE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@164161@macro@AFIO_EXTICR2_EXTI5_PF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR2_EXTI5_PF",
    "location": {
      "column": "9",
      "line": "2749",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "AFIO_EXTICR2_EXTI5_PF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@164255@macro@AFIO_EXTICR2_EXTI5_PG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR2_EXTI5_PG",
    "location": {
      "column": "9",
      "line": "2750",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "AFIO_EXTICR2_EXTI5_PG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@164382@macro@AFIO_EXTICR2_EXTI6_PA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR2_EXTI6_PA",
    "location": {
      "column": "9",
      "line": "2753",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "AFIO_EXTICR2_EXTI6_PA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@164476@macro@AFIO_EXTICR2_EXTI6_PB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR2_EXTI6_PB",
    "location": {
      "column": "9",
      "line": "2754",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "AFIO_EXTICR2_EXTI6_PB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@164570@macro@AFIO_EXTICR2_EXTI6_PC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR2_EXTI6_PC",
    "location": {
      "column": "9",
      "line": "2755",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "AFIO_EXTICR2_EXTI6_PC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@164664@macro@AFIO_EXTICR2_EXTI6_PD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR2_EXTI6_PD",
    "location": {
      "column": "9",
      "line": "2756",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "AFIO_EXTICR2_EXTI6_PD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@164758@macro@AFIO_EXTICR2_EXTI6_PE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR2_EXTI6_PE",
    "location": {
      "column": "9",
      "line": "2757",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "AFIO_EXTICR2_EXTI6_PE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@164852@macro@AFIO_EXTICR2_EXTI6_PF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR2_EXTI6_PF",
    "location": {
      "column": "9",
      "line": "2758",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "AFIO_EXTICR2_EXTI6_PF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@164946@macro@AFIO_EXTICR2_EXTI6_PG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR2_EXTI6_PG",
    "location": {
      "column": "9",
      "line": "2759",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "AFIO_EXTICR2_EXTI6_PG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@165071@macro@AFIO_EXTICR2_EXTI7_PA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR2_EXTI7_PA",
    "location": {
      "column": "9",
      "line": "2762",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "AFIO_EXTICR2_EXTI7_PA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@165165@macro@AFIO_EXTICR2_EXTI7_PB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR2_EXTI7_PB",
    "location": {
      "column": "9",
      "line": "2763",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "AFIO_EXTICR2_EXTI7_PB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@165259@macro@AFIO_EXTICR2_EXTI7_PC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR2_EXTI7_PC",
    "location": {
      "column": "9",
      "line": "2764",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "AFIO_EXTICR2_EXTI7_PC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@165353@macro@AFIO_EXTICR2_EXTI7_PD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR2_EXTI7_PD",
    "location": {
      "column": "9",
      "line": "2765",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "AFIO_EXTICR2_EXTI7_PD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@165447@macro@AFIO_EXTICR2_EXTI7_PE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR2_EXTI7_PE",
    "location": {
      "column": "9",
      "line": "2766",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "AFIO_EXTICR2_EXTI7_PE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@165541@macro@AFIO_EXTICR2_EXTI7_PF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR2_EXTI7_PF",
    "location": {
      "column": "9",
      "line": "2767",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "AFIO_EXTICR2_EXTI7_PF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@165635@macro@AFIO_EXTICR2_EXTI7_PG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR2_EXTI7_PG",
    "location": {
      "column": "9",
      "line": "2768",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "AFIO_EXTICR2_EXTI7_PG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@165813@macro@AFIO_EXTICR3_EXTI8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR3_EXTI8",
    "location": {
      "column": "9",
      "line": "2771",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "AFIO_EXTICR3_EXTI8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@165918@macro@AFIO_EXTICR3_EXTI9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR3_EXTI9",
    "location": {
      "column": "9",
      "line": "2772",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "AFIO_EXTICR3_EXTI9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@166023@macro@AFIO_EXTICR3_EXTI10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR3_EXTI10",
    "location": {
      "column": "9",
      "line": "2773",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "AFIO_EXTICR3_EXTI10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@166129@macro@AFIO_EXTICR3_EXTI11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR3_EXTI11",
    "location": {
      "column": "9",
      "line": "2774",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "AFIO_EXTICR3_EXTI11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@166266@macro@AFIO_EXTICR3_EXTI8_PA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR3_EXTI8_PA",
    "location": {
      "column": "9",
      "line": "2777",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "AFIO_EXTICR3_EXTI8_PA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@166360@macro@AFIO_EXTICR3_EXTI8_PB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR3_EXTI8_PB",
    "location": {
      "column": "9",
      "line": "2778",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "AFIO_EXTICR3_EXTI8_PB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@166454@macro@AFIO_EXTICR3_EXTI8_PC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR3_EXTI8_PC",
    "location": {
      "column": "9",
      "line": "2779",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "AFIO_EXTICR3_EXTI8_PC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@166548@macro@AFIO_EXTICR3_EXTI8_PD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR3_EXTI8_PD",
    "location": {
      "column": "9",
      "line": "2780",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "AFIO_EXTICR3_EXTI8_PD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@166642@macro@AFIO_EXTICR3_EXTI8_PE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR3_EXTI8_PE",
    "location": {
      "column": "9",
      "line": "2781",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "AFIO_EXTICR3_EXTI8_PE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@166736@macro@AFIO_EXTICR3_EXTI8_PF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR3_EXTI8_PF",
    "location": {
      "column": "9",
      "line": "2782",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "AFIO_EXTICR3_EXTI8_PF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@166830@macro@AFIO_EXTICR3_EXTI8_PG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR3_EXTI8_PG",
    "location": {
      "column": "9",
      "line": "2783",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "AFIO_EXTICR3_EXTI8_PG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@166955@macro@AFIO_EXTICR3_EXTI9_PA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR3_EXTI9_PA",
    "location": {
      "column": "9",
      "line": "2786",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "AFIO_EXTICR3_EXTI9_PA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@167049@macro@AFIO_EXTICR3_EXTI9_PB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR3_EXTI9_PB",
    "location": {
      "column": "9",
      "line": "2787",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "AFIO_EXTICR3_EXTI9_PB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@167143@macro@AFIO_EXTICR3_EXTI9_PC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR3_EXTI9_PC",
    "location": {
      "column": "9",
      "line": "2788",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "AFIO_EXTICR3_EXTI9_PC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@167237@macro@AFIO_EXTICR3_EXTI9_PD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR3_EXTI9_PD",
    "location": {
      "column": "9",
      "line": "2789",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "AFIO_EXTICR3_EXTI9_PD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@167331@macro@AFIO_EXTICR3_EXTI9_PE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR3_EXTI9_PE",
    "location": {
      "column": "9",
      "line": "2790",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "AFIO_EXTICR3_EXTI9_PE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@167425@macro@AFIO_EXTICR3_EXTI9_PF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR3_EXTI9_PF",
    "location": {
      "column": "9",
      "line": "2791",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "AFIO_EXTICR3_EXTI9_PF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@167519@macro@AFIO_EXTICR3_EXTI9_PG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR3_EXTI9_PG",
    "location": {
      "column": "9",
      "line": "2792",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "AFIO_EXTICR3_EXTI9_PG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@167647@macro@AFIO_EXTICR3_EXTI10_PA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR3_EXTI10_PA",
    "location": {
      "column": "9",
      "line": "2795",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "AFIO_EXTICR3_EXTI10_PA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@167742@macro@AFIO_EXTICR3_EXTI10_PB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR3_EXTI10_PB",
    "location": {
      "column": "9",
      "line": "2796",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "AFIO_EXTICR3_EXTI10_PB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@167837@macro@AFIO_EXTICR3_EXTI10_PC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR3_EXTI10_PC",
    "location": {
      "column": "9",
      "line": "2797",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "AFIO_EXTICR3_EXTI10_PC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@167932@macro@AFIO_EXTICR3_EXTI10_PD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR3_EXTI10_PD",
    "location": {
      "column": "9",
      "line": "2798",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "AFIO_EXTICR3_EXTI10_PD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@168027@macro@AFIO_EXTICR3_EXTI10_PE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR3_EXTI10_PE",
    "location": {
      "column": "9",
      "line": "2799",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "AFIO_EXTICR3_EXTI10_PE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@168122@macro@AFIO_EXTICR3_EXTI10_PF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR3_EXTI10_PF",
    "location": {
      "column": "9",
      "line": "2800",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "AFIO_EXTICR3_EXTI10_PF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@168217@macro@AFIO_EXTICR3_EXTI10_PG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR3_EXTI10_PG",
    "location": {
      "column": "9",
      "line": "2801",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "AFIO_EXTICR3_EXTI10_PG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@168344@macro@AFIO_EXTICR3_EXTI11_PA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR3_EXTI11_PA",
    "location": {
      "column": "9",
      "line": "2804",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "AFIO_EXTICR3_EXTI11_PA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@168439@macro@AFIO_EXTICR3_EXTI11_PB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR3_EXTI11_PB",
    "location": {
      "column": "9",
      "line": "2805",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "AFIO_EXTICR3_EXTI11_PB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@168534@macro@AFIO_EXTICR3_EXTI11_PC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR3_EXTI11_PC",
    "location": {
      "column": "9",
      "line": "2806",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "AFIO_EXTICR3_EXTI11_PC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@168629@macro@AFIO_EXTICR3_EXTI11_PD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR3_EXTI11_PD",
    "location": {
      "column": "9",
      "line": "2807",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "AFIO_EXTICR3_EXTI11_PD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@168724@macro@AFIO_EXTICR3_EXTI11_PE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR3_EXTI11_PE",
    "location": {
      "column": "9",
      "line": "2808",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "AFIO_EXTICR3_EXTI11_PE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@168819@macro@AFIO_EXTICR3_EXTI11_PF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR3_EXTI11_PF",
    "location": {
      "column": "9",
      "line": "2809",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "AFIO_EXTICR3_EXTI11_PF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@168914@macro@AFIO_EXTICR3_EXTI11_PG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR3_EXTI11_PG",
    "location": {
      "column": "9",
      "line": "2810",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "AFIO_EXTICR3_EXTI11_PG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@169093@macro@AFIO_EXTICR4_EXTI12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR4_EXTI12",
    "location": {
      "column": "9",
      "line": "2813",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "AFIO_EXTICR4_EXTI12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@169199@macro@AFIO_EXTICR4_EXTI13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR4_EXTI13",
    "location": {
      "column": "9",
      "line": "2814",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "AFIO_EXTICR4_EXTI13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@169305@macro@AFIO_EXTICR4_EXTI14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR4_EXTI14",
    "location": {
      "column": "9",
      "line": "2815",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "AFIO_EXTICR4_EXTI14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@169411@macro@AFIO_EXTICR4_EXTI15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR4_EXTI15",
    "location": {
      "column": "9",
      "line": "2816",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "AFIO_EXTICR4_EXTI15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@169547@macro@AFIO_EXTICR4_EXTI12_PA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR4_EXTI12_PA",
    "location": {
      "column": "9",
      "line": "2819",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "AFIO_EXTICR4_EXTI12_PA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@169642@macro@AFIO_EXTICR4_EXTI12_PB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR4_EXTI12_PB",
    "location": {
      "column": "9",
      "line": "2820",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "AFIO_EXTICR4_EXTI12_PB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@169737@macro@AFIO_EXTICR4_EXTI12_PC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR4_EXTI12_PC",
    "location": {
      "column": "9",
      "line": "2821",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "AFIO_EXTICR4_EXTI12_PC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@169832@macro@AFIO_EXTICR4_EXTI12_PD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR4_EXTI12_PD",
    "location": {
      "column": "9",
      "line": "2822",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "AFIO_EXTICR4_EXTI12_PD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@169927@macro@AFIO_EXTICR4_EXTI12_PE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR4_EXTI12_PE",
    "location": {
      "column": "9",
      "line": "2823",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "AFIO_EXTICR4_EXTI12_PE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@170022@macro@AFIO_EXTICR4_EXTI12_PF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR4_EXTI12_PF",
    "location": {
      "column": "9",
      "line": "2824",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "AFIO_EXTICR4_EXTI12_PF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@170117@macro@AFIO_EXTICR4_EXTI12_PG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR4_EXTI12_PG",
    "location": {
      "column": "9",
      "line": "2825",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "AFIO_EXTICR4_EXTI12_PG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@170242@macro@AFIO_EXTICR4_EXTI13_PA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR4_EXTI13_PA",
    "location": {
      "column": "9",
      "line": "2828",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "AFIO_EXTICR4_EXTI13_PA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@170337@macro@AFIO_EXTICR4_EXTI13_PB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR4_EXTI13_PB",
    "location": {
      "column": "9",
      "line": "2829",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "AFIO_EXTICR4_EXTI13_PB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@170432@macro@AFIO_EXTICR4_EXTI13_PC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR4_EXTI13_PC",
    "location": {
      "column": "9",
      "line": "2830",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "AFIO_EXTICR4_EXTI13_PC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@170527@macro@AFIO_EXTICR4_EXTI13_PD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR4_EXTI13_PD",
    "location": {
      "column": "9",
      "line": "2831",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "AFIO_EXTICR4_EXTI13_PD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@170622@macro@AFIO_EXTICR4_EXTI13_PE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR4_EXTI13_PE",
    "location": {
      "column": "9",
      "line": "2832",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "AFIO_EXTICR4_EXTI13_PE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@170717@macro@AFIO_EXTICR4_EXTI13_PF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR4_EXTI13_PF",
    "location": {
      "column": "9",
      "line": "2833",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "AFIO_EXTICR4_EXTI13_PF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@170812@macro@AFIO_EXTICR4_EXTI13_PG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR4_EXTI13_PG",
    "location": {
      "column": "9",
      "line": "2834",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "AFIO_EXTICR4_EXTI13_PG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@170941@macro@AFIO_EXTICR4_EXTI14_PA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR4_EXTI14_PA",
    "location": {
      "column": "9",
      "line": "2837",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "AFIO_EXTICR4_EXTI14_PA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@171036@macro@AFIO_EXTICR4_EXTI14_PB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR4_EXTI14_PB",
    "location": {
      "column": "9",
      "line": "2838",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "AFIO_EXTICR4_EXTI14_PB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@171131@macro@AFIO_EXTICR4_EXTI14_PC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR4_EXTI14_PC",
    "location": {
      "column": "9",
      "line": "2839",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "AFIO_EXTICR4_EXTI14_PC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@171226@macro@AFIO_EXTICR4_EXTI14_PD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR4_EXTI14_PD",
    "location": {
      "column": "9",
      "line": "2840",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "AFIO_EXTICR4_EXTI14_PD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@171321@macro@AFIO_EXTICR4_EXTI14_PE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR4_EXTI14_PE",
    "location": {
      "column": "9",
      "line": "2841",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "AFIO_EXTICR4_EXTI14_PE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@171416@macro@AFIO_EXTICR4_EXTI14_PF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR4_EXTI14_PF",
    "location": {
      "column": "9",
      "line": "2842",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "AFIO_EXTICR4_EXTI14_PF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@171511@macro@AFIO_EXTICR4_EXTI14_PG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR4_EXTI14_PG",
    "location": {
      "column": "9",
      "line": "2843",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "AFIO_EXTICR4_EXTI14_PG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@171638@macro@AFIO_EXTICR4_EXTI15_PA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR4_EXTI15_PA",
    "location": {
      "column": "9",
      "line": "2846",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "AFIO_EXTICR4_EXTI15_PA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@171733@macro@AFIO_EXTICR4_EXTI15_PB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR4_EXTI15_PB",
    "location": {
      "column": "9",
      "line": "2847",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "AFIO_EXTICR4_EXTI15_PB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@171828@macro@AFIO_EXTICR4_EXTI15_PC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR4_EXTI15_PC",
    "location": {
      "column": "9",
      "line": "2848",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "AFIO_EXTICR4_EXTI15_PC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@171923@macro@AFIO_EXTICR4_EXTI15_PD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR4_EXTI15_PD",
    "location": {
      "column": "9",
      "line": "2849",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "AFIO_EXTICR4_EXTI15_PD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@172018@macro@AFIO_EXTICR4_EXTI15_PE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR4_EXTI15_PE",
    "location": {
      "column": "9",
      "line": "2850",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "AFIO_EXTICR4_EXTI15_PE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@172113@macro@AFIO_EXTICR4_EXTI15_PF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR4_EXTI15_PF",
    "location": {
      "column": "9",
      "line": "2851",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "AFIO_EXTICR4_EXTI15_PF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@172208@macro@AFIO_EXTICR4_EXTI15_PG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_EXTICR4_EXTI15_PG",
    "location": {
      "column": "9",
      "line": "2852",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "AFIO_EXTICR4_EXTI15_PG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@174861@macro@SysTick_CTRL_ENABLE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SysTick_CTRL_ENABLE",
    "location": {
      "column": "10",
      "line": "2889",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "SysTick_CTRL_ENABLE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@174960@macro@SysTick_CTRL_TICKINT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SysTick_CTRL_TICKINT",
    "location": {
      "column": "10",
      "line": "2890",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "SysTick_CTRL_TICKINT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@175089@macro@SysTick_CTRL_CLKSOURCE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SysTick_CTRL_CLKSOURCE",
    "location": {
      "column": "10",
      "line": "2891",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "SysTick_CTRL_CLKSOURCE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@175186@macro@SysTick_CTRL_COUNTFLAG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SysTick_CTRL_COUNTFLAG",
    "location": {
      "column": "10",
      "line": "2892",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "SysTick_CTRL_COUNTFLAG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@175365@macro@SysTick_LOAD_RELOAD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SysTick_LOAD_RELOAD",
    "location": {
      "column": "10",
      "line": "2895",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "SysTick_LOAD_RELOAD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@175614@macro@SysTick_VAL_CURRENT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SysTick_VAL_CURRENT",
    "location": {
      "column": "10",
      "line": "2898",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "SysTick_VAL_CURRENT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@175833@macro@SysTick_CALIB_TENMS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SysTick_CALIB_TENMS",
    "location": {
      "column": "10",
      "line": "2901",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "SysTick_CALIB_TENMS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@175953@macro@SysTick_CALIB_SKEW",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SysTick_CALIB_SKEW",
    "location": {
      "column": "10",
      "line": "2902",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "SysTick_CALIB_SKEW",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@176076@macro@SysTick_CALIB_NOREF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SysTick_CALIB_NOREF",
    "location": {
      "column": "10",
      "line": "2903",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "SysTick_CALIB_NOREF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@176692@macro@NVIC_ISER_SETENA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_ISER_SETENA",
    "location": {
      "column": "10",
      "line": "2912",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "NVIC_ISER_SETENA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@176802@macro@NVIC_ISER_SETENA_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_ISER_SETENA_0",
    "location": {
      "column": "10",
      "line": "2913",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "NVIC_ISER_SETENA_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@176892@macro@NVIC_ISER_SETENA_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_ISER_SETENA_1",
    "location": {
      "column": "10",
      "line": "2914",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "NVIC_ISER_SETENA_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@176982@macro@NVIC_ISER_SETENA_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_ISER_SETENA_2",
    "location": {
      "column": "10",
      "line": "2915",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "NVIC_ISER_SETENA_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@177072@macro@NVIC_ISER_SETENA_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_ISER_SETENA_3",
    "location": {
      "column": "10",
      "line": "2916",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "NVIC_ISER_SETENA_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@177162@macro@NVIC_ISER_SETENA_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_ISER_SETENA_4",
    "location": {
      "column": "10",
      "line": "2917",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "NVIC_ISER_SETENA_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@177252@macro@NVIC_ISER_SETENA_5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_ISER_SETENA_5",
    "location": {
      "column": "10",
      "line": "2918",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "NVIC_ISER_SETENA_5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@177342@macro@NVIC_ISER_SETENA_6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_ISER_SETENA_6",
    "location": {
      "column": "10",
      "line": "2919",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "NVIC_ISER_SETENA_6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@177432@macro@NVIC_ISER_SETENA_7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_ISER_SETENA_7",
    "location": {
      "column": "10",
      "line": "2920",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "NVIC_ISER_SETENA_7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@177522@macro@NVIC_ISER_SETENA_8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_ISER_SETENA_8",
    "location": {
      "column": "10",
      "line": "2921",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "NVIC_ISER_SETENA_8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@177612@macro@NVIC_ISER_SETENA_9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_ISER_SETENA_9",
    "location": {
      "column": "10",
      "line": "2922",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "NVIC_ISER_SETENA_9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@177702@macro@NVIC_ISER_SETENA_10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_ISER_SETENA_10",
    "location": {
      "column": "10",
      "line": "2923",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "NVIC_ISER_SETENA_10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@177793@macro@NVIC_ISER_SETENA_11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_ISER_SETENA_11",
    "location": {
      "column": "10",
      "line": "2924",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "NVIC_ISER_SETENA_11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@177884@macro@NVIC_ISER_SETENA_12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_ISER_SETENA_12",
    "location": {
      "column": "10",
      "line": "2925",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "NVIC_ISER_SETENA_12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@177975@macro@NVIC_ISER_SETENA_13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_ISER_SETENA_13",
    "location": {
      "column": "10",
      "line": "2926",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "NVIC_ISER_SETENA_13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@178066@macro@NVIC_ISER_SETENA_14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_ISER_SETENA_14",
    "location": {
      "column": "10",
      "line": "2927",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "NVIC_ISER_SETENA_14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@178157@macro@NVIC_ISER_SETENA_15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_ISER_SETENA_15",
    "location": {
      "column": "10",
      "line": "2928",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "NVIC_ISER_SETENA_15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@178248@macro@NVIC_ISER_SETENA_16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_ISER_SETENA_16",
    "location": {
      "column": "10",
      "line": "2929",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "NVIC_ISER_SETENA_16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@178339@macro@NVIC_ISER_SETENA_17",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_ISER_SETENA_17",
    "location": {
      "column": "10",
      "line": "2930",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "NVIC_ISER_SETENA_17",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@178430@macro@NVIC_ISER_SETENA_18",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_ISER_SETENA_18",
    "location": {
      "column": "10",
      "line": "2931",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "NVIC_ISER_SETENA_18",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@178521@macro@NVIC_ISER_SETENA_19",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_ISER_SETENA_19",
    "location": {
      "column": "10",
      "line": "2932",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "NVIC_ISER_SETENA_19",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@178612@macro@NVIC_ISER_SETENA_20",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_ISER_SETENA_20",
    "location": {
      "column": "10",
      "line": "2933",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "NVIC_ISER_SETENA_20",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@178703@macro@NVIC_ISER_SETENA_21",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_ISER_SETENA_21",
    "location": {
      "column": "10",
      "line": "2934",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "NVIC_ISER_SETENA_21",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@178794@macro@NVIC_ISER_SETENA_22",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_ISER_SETENA_22",
    "location": {
      "column": "10",
      "line": "2935",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "NVIC_ISER_SETENA_22",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@178885@macro@NVIC_ISER_SETENA_23",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_ISER_SETENA_23",
    "location": {
      "column": "10",
      "line": "2936",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "NVIC_ISER_SETENA_23",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@178976@macro@NVIC_ISER_SETENA_24",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_ISER_SETENA_24",
    "location": {
      "column": "10",
      "line": "2937",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "NVIC_ISER_SETENA_24",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@179067@macro@NVIC_ISER_SETENA_25",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_ISER_SETENA_25",
    "location": {
      "column": "10",
      "line": "2938",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "NVIC_ISER_SETENA_25",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@179158@macro@NVIC_ISER_SETENA_26",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_ISER_SETENA_26",
    "location": {
      "column": "10",
      "line": "2939",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "NVIC_ISER_SETENA_26",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@179249@macro@NVIC_ISER_SETENA_27",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_ISER_SETENA_27",
    "location": {
      "column": "10",
      "line": "2940",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "NVIC_ISER_SETENA_27",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@179340@macro@NVIC_ISER_SETENA_28",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_ISER_SETENA_28",
    "location": {
      "column": "10",
      "line": "2941",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "NVIC_ISER_SETENA_28",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@179431@macro@NVIC_ISER_SETENA_29",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_ISER_SETENA_29",
    "location": {
      "column": "10",
      "line": "2942",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "NVIC_ISER_SETENA_29",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@179522@macro@NVIC_ISER_SETENA_30",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_ISER_SETENA_30",
    "location": {
      "column": "10",
      "line": "2943",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "NVIC_ISER_SETENA_30",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@179613@macro@NVIC_ISER_SETENA_31",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_ISER_SETENA_31",
    "location": {
      "column": "10",
      "line": "2944",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "NVIC_ISER_SETENA_31",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@179788@macro@NVIC_ICER_CLRENA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_ICER_CLRENA",
    "location": {
      "column": "10",
      "line": "2947",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "NVIC_ICER_CLRENA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@179899@macro@NVIC_ICER_CLRENA_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_ICER_CLRENA_0",
    "location": {
      "column": "10",
      "line": "2948",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "NVIC_ICER_CLRENA_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@179989@macro@NVIC_ICER_CLRENA_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_ICER_CLRENA_1",
    "location": {
      "column": "10",
      "line": "2949",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "NVIC_ICER_CLRENA_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@180079@macro@NVIC_ICER_CLRENA_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_ICER_CLRENA_2",
    "location": {
      "column": "10",
      "line": "2950",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "NVIC_ICER_CLRENA_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@180169@macro@NVIC_ICER_CLRENA_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_ICER_CLRENA_3",
    "location": {
      "column": "10",
      "line": "2951",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "NVIC_ICER_CLRENA_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@180259@macro@NVIC_ICER_CLRENA_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_ICER_CLRENA_4",
    "location": {
      "column": "10",
      "line": "2952",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "NVIC_ICER_CLRENA_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@180349@macro@NVIC_ICER_CLRENA_5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_ICER_CLRENA_5",
    "location": {
      "column": "10",
      "line": "2953",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "NVIC_ICER_CLRENA_5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@180439@macro@NVIC_ICER_CLRENA_6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_ICER_CLRENA_6",
    "location": {
      "column": "10",
      "line": "2954",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "NVIC_ICER_CLRENA_6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@180529@macro@NVIC_ICER_CLRENA_7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_ICER_CLRENA_7",
    "location": {
      "column": "10",
      "line": "2955",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "NVIC_ICER_CLRENA_7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@180619@macro@NVIC_ICER_CLRENA_8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_ICER_CLRENA_8",
    "location": {
      "column": "10",
      "line": "2956",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "NVIC_ICER_CLRENA_8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@180709@macro@NVIC_ICER_CLRENA_9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_ICER_CLRENA_9",
    "location": {
      "column": "10",
      "line": "2957",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "NVIC_ICER_CLRENA_9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@180799@macro@NVIC_ICER_CLRENA_10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_ICER_CLRENA_10",
    "location": {
      "column": "10",
      "line": "2958",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "NVIC_ICER_CLRENA_10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@180890@macro@NVIC_ICER_CLRENA_11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_ICER_CLRENA_11",
    "location": {
      "column": "10",
      "line": "2959",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "NVIC_ICER_CLRENA_11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@180981@macro@NVIC_ICER_CLRENA_12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_ICER_CLRENA_12",
    "location": {
      "column": "10",
      "line": "2960",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "NVIC_ICER_CLRENA_12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@181072@macro@NVIC_ICER_CLRENA_13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_ICER_CLRENA_13",
    "location": {
      "column": "10",
      "line": "2961",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "NVIC_ICER_CLRENA_13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@181163@macro@NVIC_ICER_CLRENA_14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_ICER_CLRENA_14",
    "location": {
      "column": "10",
      "line": "2962",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "NVIC_ICER_CLRENA_14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@181254@macro@NVIC_ICER_CLRENA_15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_ICER_CLRENA_15",
    "location": {
      "column": "10",
      "line": "2963",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "NVIC_ICER_CLRENA_15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@181345@macro@NVIC_ICER_CLRENA_16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_ICER_CLRENA_16",
    "location": {
      "column": "10",
      "line": "2964",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "NVIC_ICER_CLRENA_16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@181436@macro@NVIC_ICER_CLRENA_17",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_ICER_CLRENA_17",
    "location": {
      "column": "10",
      "line": "2965",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "NVIC_ICER_CLRENA_17",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@181527@macro@NVIC_ICER_CLRENA_18",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_ICER_CLRENA_18",
    "location": {
      "column": "10",
      "line": "2966",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "NVIC_ICER_CLRENA_18",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@181618@macro@NVIC_ICER_CLRENA_19",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_ICER_CLRENA_19",
    "location": {
      "column": "10",
      "line": "2967",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "NVIC_ICER_CLRENA_19",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@181709@macro@NVIC_ICER_CLRENA_20",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_ICER_CLRENA_20",
    "location": {
      "column": "10",
      "line": "2968",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "NVIC_ICER_CLRENA_20",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@181800@macro@NVIC_ICER_CLRENA_21",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_ICER_CLRENA_21",
    "location": {
      "column": "10",
      "line": "2969",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "NVIC_ICER_CLRENA_21",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@181891@macro@NVIC_ICER_CLRENA_22",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_ICER_CLRENA_22",
    "location": {
      "column": "10",
      "line": "2970",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "NVIC_ICER_CLRENA_22",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@181982@macro@NVIC_ICER_CLRENA_23",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_ICER_CLRENA_23",
    "location": {
      "column": "10",
      "line": "2971",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "NVIC_ICER_CLRENA_23",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@182073@macro@NVIC_ICER_CLRENA_24",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_ICER_CLRENA_24",
    "location": {
      "column": "10",
      "line": "2972",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "NVIC_ICER_CLRENA_24",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@182164@macro@NVIC_ICER_CLRENA_25",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_ICER_CLRENA_25",
    "location": {
      "column": "10",
      "line": "2973",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "NVIC_ICER_CLRENA_25",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@182255@macro@NVIC_ICER_CLRENA_26",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_ICER_CLRENA_26",
    "location": {
      "column": "10",
      "line": "2974",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "NVIC_ICER_CLRENA_26",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@182346@macro@NVIC_ICER_CLRENA_27",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_ICER_CLRENA_27",
    "location": {
      "column": "10",
      "line": "2975",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "NVIC_ICER_CLRENA_27",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@182437@macro@NVIC_ICER_CLRENA_28",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_ICER_CLRENA_28",
    "location": {
      "column": "10",
      "line": "2976",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "NVIC_ICER_CLRENA_28",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@182528@macro@NVIC_ICER_CLRENA_29",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_ICER_CLRENA_29",
    "location": {
      "column": "10",
      "line": "2977",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "NVIC_ICER_CLRENA_29",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@182619@macro@NVIC_ICER_CLRENA_30",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_ICER_CLRENA_30",
    "location": {
      "column": "10",
      "line": "2978",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "NVIC_ICER_CLRENA_30",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@182710@macro@NVIC_ICER_CLRENA_31",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_ICER_CLRENA_31",
    "location": {
      "column": "10",
      "line": "2979",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "NVIC_ICER_CLRENA_31",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@182885@macro@NVIC_ISPR_SETPEND",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_ISPR_SETPEND",
    "location": {
      "column": "10",
      "line": "2982",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "NVIC_ISPR_SETPEND",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@182996@macro@NVIC_ISPR_SETPEND_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_ISPR_SETPEND_0",
    "location": {
      "column": "10",
      "line": "2983",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "NVIC_ISPR_SETPEND_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@183086@macro@NVIC_ISPR_SETPEND_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_ISPR_SETPEND_1",
    "location": {
      "column": "10",
      "line": "2984",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "NVIC_ISPR_SETPEND_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@183176@macro@NVIC_ISPR_SETPEND_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_ISPR_SETPEND_2",
    "location": {
      "column": "10",
      "line": "2985",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "NVIC_ISPR_SETPEND_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@183266@macro@NVIC_ISPR_SETPEND_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_ISPR_SETPEND_3",
    "location": {
      "column": "10",
      "line": "2986",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "NVIC_ISPR_SETPEND_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@183356@macro@NVIC_ISPR_SETPEND_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_ISPR_SETPEND_4",
    "location": {
      "column": "10",
      "line": "2987",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "NVIC_ISPR_SETPEND_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@183446@macro@NVIC_ISPR_SETPEND_5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_ISPR_SETPEND_5",
    "location": {
      "column": "10",
      "line": "2988",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "NVIC_ISPR_SETPEND_5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@183536@macro@NVIC_ISPR_SETPEND_6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_ISPR_SETPEND_6",
    "location": {
      "column": "10",
      "line": "2989",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "NVIC_ISPR_SETPEND_6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@183626@macro@NVIC_ISPR_SETPEND_7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_ISPR_SETPEND_7",
    "location": {
      "column": "10",
      "line": "2990",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "NVIC_ISPR_SETPEND_7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@183716@macro@NVIC_ISPR_SETPEND_8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_ISPR_SETPEND_8",
    "location": {
      "column": "10",
      "line": "2991",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "NVIC_ISPR_SETPEND_8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@183806@macro@NVIC_ISPR_SETPEND_9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_ISPR_SETPEND_9",
    "location": {
      "column": "10",
      "line": "2992",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "NVIC_ISPR_SETPEND_9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@183896@macro@NVIC_ISPR_SETPEND_10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_ISPR_SETPEND_10",
    "location": {
      "column": "10",
      "line": "2993",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "NVIC_ISPR_SETPEND_10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@183987@macro@NVIC_ISPR_SETPEND_11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_ISPR_SETPEND_11",
    "location": {
      "column": "10",
      "line": "2994",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "NVIC_ISPR_SETPEND_11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@184078@macro@NVIC_ISPR_SETPEND_12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_ISPR_SETPEND_12",
    "location": {
      "column": "10",
      "line": "2995",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "NVIC_ISPR_SETPEND_12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@184169@macro@NVIC_ISPR_SETPEND_13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_ISPR_SETPEND_13",
    "location": {
      "column": "10",
      "line": "2996",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "NVIC_ISPR_SETPEND_13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@184260@macro@NVIC_ISPR_SETPEND_14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_ISPR_SETPEND_14",
    "location": {
      "column": "10",
      "line": "2997",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "NVIC_ISPR_SETPEND_14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@184351@macro@NVIC_ISPR_SETPEND_15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_ISPR_SETPEND_15",
    "location": {
      "column": "10",
      "line": "2998",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "NVIC_ISPR_SETPEND_15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@184442@macro@NVIC_ISPR_SETPEND_16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_ISPR_SETPEND_16",
    "location": {
      "column": "10",
      "line": "2999",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "NVIC_ISPR_SETPEND_16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@184533@macro@NVIC_ISPR_SETPEND_17",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_ISPR_SETPEND_17",
    "location": {
      "column": "10",
      "line": "3000",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "NVIC_ISPR_SETPEND_17",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@184624@macro@NVIC_ISPR_SETPEND_18",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_ISPR_SETPEND_18",
    "location": {
      "column": "10",
      "line": "3001",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "NVIC_ISPR_SETPEND_18",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@184715@macro@NVIC_ISPR_SETPEND_19",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_ISPR_SETPEND_19",
    "location": {
      "column": "10",
      "line": "3002",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "NVIC_ISPR_SETPEND_19",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@184806@macro@NVIC_ISPR_SETPEND_20",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_ISPR_SETPEND_20",
    "location": {
      "column": "10",
      "line": "3003",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "NVIC_ISPR_SETPEND_20",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@184897@macro@NVIC_ISPR_SETPEND_21",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_ISPR_SETPEND_21",
    "location": {
      "column": "10",
      "line": "3004",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "NVIC_ISPR_SETPEND_21",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@184988@macro@NVIC_ISPR_SETPEND_22",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_ISPR_SETPEND_22",
    "location": {
      "column": "10",
      "line": "3005",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "NVIC_ISPR_SETPEND_22",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@185079@macro@NVIC_ISPR_SETPEND_23",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_ISPR_SETPEND_23",
    "location": {
      "column": "10",
      "line": "3006",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "NVIC_ISPR_SETPEND_23",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@185170@macro@NVIC_ISPR_SETPEND_24",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_ISPR_SETPEND_24",
    "location": {
      "column": "10",
      "line": "3007",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "NVIC_ISPR_SETPEND_24",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@185261@macro@NVIC_ISPR_SETPEND_25",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_ISPR_SETPEND_25",
    "location": {
      "column": "10",
      "line": "3008",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "NVIC_ISPR_SETPEND_25",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@185352@macro@NVIC_ISPR_SETPEND_26",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_ISPR_SETPEND_26",
    "location": {
      "column": "10",
      "line": "3009",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "NVIC_ISPR_SETPEND_26",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@185443@macro@NVIC_ISPR_SETPEND_27",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_ISPR_SETPEND_27",
    "location": {
      "column": "10",
      "line": "3010",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "NVIC_ISPR_SETPEND_27",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@185534@macro@NVIC_ISPR_SETPEND_28",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_ISPR_SETPEND_28",
    "location": {
      "column": "10",
      "line": "3011",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "NVIC_ISPR_SETPEND_28",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@185625@macro@NVIC_ISPR_SETPEND_29",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_ISPR_SETPEND_29",
    "location": {
      "column": "10",
      "line": "3012",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "NVIC_ISPR_SETPEND_29",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@185716@macro@NVIC_ISPR_SETPEND_30",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_ISPR_SETPEND_30",
    "location": {
      "column": "10",
      "line": "3013",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "NVIC_ISPR_SETPEND_30",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@185807@macro@NVIC_ISPR_SETPEND_31",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_ISPR_SETPEND_31",
    "location": {
      "column": "10",
      "line": "3014",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "NVIC_ISPR_SETPEND_31",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@185982@macro@NVIC_ICPR_CLRPEND",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_ICPR_CLRPEND",
    "location": {
      "column": "10",
      "line": "3017",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "NVIC_ICPR_CLRPEND",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@186095@macro@NVIC_ICPR_CLRPEND_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_ICPR_CLRPEND_0",
    "location": {
      "column": "10",
      "line": "3018",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "NVIC_ICPR_CLRPEND_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@186185@macro@NVIC_ICPR_CLRPEND_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_ICPR_CLRPEND_1",
    "location": {
      "column": "10",
      "line": "3019",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "NVIC_ICPR_CLRPEND_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@186275@macro@NVIC_ICPR_CLRPEND_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_ICPR_CLRPEND_2",
    "location": {
      "column": "10",
      "line": "3020",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "NVIC_ICPR_CLRPEND_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@186365@macro@NVIC_ICPR_CLRPEND_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_ICPR_CLRPEND_3",
    "location": {
      "column": "10",
      "line": "3021",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "NVIC_ICPR_CLRPEND_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@186455@macro@NVIC_ICPR_CLRPEND_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_ICPR_CLRPEND_4",
    "location": {
      "column": "10",
      "line": "3022",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "NVIC_ICPR_CLRPEND_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@186545@macro@NVIC_ICPR_CLRPEND_5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_ICPR_CLRPEND_5",
    "location": {
      "column": "10",
      "line": "3023",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "NVIC_ICPR_CLRPEND_5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@186635@macro@NVIC_ICPR_CLRPEND_6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_ICPR_CLRPEND_6",
    "location": {
      "column": "10",
      "line": "3024",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "NVIC_ICPR_CLRPEND_6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@186725@macro@NVIC_ICPR_CLRPEND_7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_ICPR_CLRPEND_7",
    "location": {
      "column": "10",
      "line": "3025",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "NVIC_ICPR_CLRPEND_7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@186815@macro@NVIC_ICPR_CLRPEND_8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_ICPR_CLRPEND_8",
    "location": {
      "column": "10",
      "line": "3026",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "NVIC_ICPR_CLRPEND_8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@186905@macro@NVIC_ICPR_CLRPEND_9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_ICPR_CLRPEND_9",
    "location": {
      "column": "10",
      "line": "3027",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "NVIC_ICPR_CLRPEND_9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@186995@macro@NVIC_ICPR_CLRPEND_10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_ICPR_CLRPEND_10",
    "location": {
      "column": "10",
      "line": "3028",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "NVIC_ICPR_CLRPEND_10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@187086@macro@NVIC_ICPR_CLRPEND_11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_ICPR_CLRPEND_11",
    "location": {
      "column": "10",
      "line": "3029",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "NVIC_ICPR_CLRPEND_11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@187177@macro@NVIC_ICPR_CLRPEND_12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_ICPR_CLRPEND_12",
    "location": {
      "column": "10",
      "line": "3030",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "NVIC_ICPR_CLRPEND_12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@187268@macro@NVIC_ICPR_CLRPEND_13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_ICPR_CLRPEND_13",
    "location": {
      "column": "10",
      "line": "3031",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "NVIC_ICPR_CLRPEND_13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@187359@macro@NVIC_ICPR_CLRPEND_14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_ICPR_CLRPEND_14",
    "location": {
      "column": "10",
      "line": "3032",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "NVIC_ICPR_CLRPEND_14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@187450@macro@NVIC_ICPR_CLRPEND_15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_ICPR_CLRPEND_15",
    "location": {
      "column": "10",
      "line": "3033",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "NVIC_ICPR_CLRPEND_15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@187541@macro@NVIC_ICPR_CLRPEND_16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_ICPR_CLRPEND_16",
    "location": {
      "column": "10",
      "line": "3034",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "NVIC_ICPR_CLRPEND_16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@187632@macro@NVIC_ICPR_CLRPEND_17",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_ICPR_CLRPEND_17",
    "location": {
      "column": "10",
      "line": "3035",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "NVIC_ICPR_CLRPEND_17",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@187723@macro@NVIC_ICPR_CLRPEND_18",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_ICPR_CLRPEND_18",
    "location": {
      "column": "10",
      "line": "3036",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "NVIC_ICPR_CLRPEND_18",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@187814@macro@NVIC_ICPR_CLRPEND_19",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_ICPR_CLRPEND_19",
    "location": {
      "column": "10",
      "line": "3037",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "NVIC_ICPR_CLRPEND_19",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@187905@macro@NVIC_ICPR_CLRPEND_20",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_ICPR_CLRPEND_20",
    "location": {
      "column": "10",
      "line": "3038",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "NVIC_ICPR_CLRPEND_20",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@187996@macro@NVIC_ICPR_CLRPEND_21",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_ICPR_CLRPEND_21",
    "location": {
      "column": "10",
      "line": "3039",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "NVIC_ICPR_CLRPEND_21",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@188087@macro@NVIC_ICPR_CLRPEND_22",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_ICPR_CLRPEND_22",
    "location": {
      "column": "10",
      "line": "3040",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "NVIC_ICPR_CLRPEND_22",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@188178@macro@NVIC_ICPR_CLRPEND_23",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_ICPR_CLRPEND_23",
    "location": {
      "column": "10",
      "line": "3041",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "NVIC_ICPR_CLRPEND_23",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@188269@macro@NVIC_ICPR_CLRPEND_24",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_ICPR_CLRPEND_24",
    "location": {
      "column": "10",
      "line": "3042",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "NVIC_ICPR_CLRPEND_24",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@188360@macro@NVIC_ICPR_CLRPEND_25",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_ICPR_CLRPEND_25",
    "location": {
      "column": "10",
      "line": "3043",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "NVIC_ICPR_CLRPEND_25",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@188451@macro@NVIC_ICPR_CLRPEND_26",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_ICPR_CLRPEND_26",
    "location": {
      "column": "10",
      "line": "3044",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "NVIC_ICPR_CLRPEND_26",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@188542@macro@NVIC_ICPR_CLRPEND_27",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_ICPR_CLRPEND_27",
    "location": {
      "column": "10",
      "line": "3045",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "NVIC_ICPR_CLRPEND_27",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@188633@macro@NVIC_ICPR_CLRPEND_28",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_ICPR_CLRPEND_28",
    "location": {
      "column": "10",
      "line": "3046",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "NVIC_ICPR_CLRPEND_28",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@188724@macro@NVIC_ICPR_CLRPEND_29",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_ICPR_CLRPEND_29",
    "location": {
      "column": "10",
      "line": "3047",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "NVIC_ICPR_CLRPEND_29",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@188815@macro@NVIC_ICPR_CLRPEND_30",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_ICPR_CLRPEND_30",
    "location": {
      "column": "10",
      "line": "3048",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "NVIC_ICPR_CLRPEND_30",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@188906@macro@NVIC_ICPR_CLRPEND_31",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_ICPR_CLRPEND_31",
    "location": {
      "column": "10",
      "line": "3049",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "NVIC_ICPR_CLRPEND_31",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@189081@macro@NVIC_IABR_ACTIVE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_IABR_ACTIVE",
    "location": {
      "column": "10",
      "line": "3052",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "NVIC_IABR_ACTIVE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@189188@macro@NVIC_IABR_ACTIVE_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_IABR_ACTIVE_0",
    "location": {
      "column": "10",
      "line": "3053",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "NVIC_IABR_ACTIVE_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@189278@macro@NVIC_IABR_ACTIVE_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_IABR_ACTIVE_1",
    "location": {
      "column": "10",
      "line": "3054",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "NVIC_IABR_ACTIVE_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@189368@macro@NVIC_IABR_ACTIVE_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_IABR_ACTIVE_2",
    "location": {
      "column": "10",
      "line": "3055",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "NVIC_IABR_ACTIVE_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@189458@macro@NVIC_IABR_ACTIVE_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_IABR_ACTIVE_3",
    "location": {
      "column": "10",
      "line": "3056",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "NVIC_IABR_ACTIVE_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@189548@macro@NVIC_IABR_ACTIVE_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_IABR_ACTIVE_4",
    "location": {
      "column": "10",
      "line": "3057",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "NVIC_IABR_ACTIVE_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@189638@macro@NVIC_IABR_ACTIVE_5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_IABR_ACTIVE_5",
    "location": {
      "column": "10",
      "line": "3058",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "NVIC_IABR_ACTIVE_5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@189728@macro@NVIC_IABR_ACTIVE_6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_IABR_ACTIVE_6",
    "location": {
      "column": "10",
      "line": "3059",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "NVIC_IABR_ACTIVE_6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@189818@macro@NVIC_IABR_ACTIVE_7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_IABR_ACTIVE_7",
    "location": {
      "column": "10",
      "line": "3060",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "NVIC_IABR_ACTIVE_7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@189908@macro@NVIC_IABR_ACTIVE_8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_IABR_ACTIVE_8",
    "location": {
      "column": "10",
      "line": "3061",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "NVIC_IABR_ACTIVE_8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@189998@macro@NVIC_IABR_ACTIVE_9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_IABR_ACTIVE_9",
    "location": {
      "column": "10",
      "line": "3062",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "NVIC_IABR_ACTIVE_9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@190088@macro@NVIC_IABR_ACTIVE_10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_IABR_ACTIVE_10",
    "location": {
      "column": "10",
      "line": "3063",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "NVIC_IABR_ACTIVE_10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@190179@macro@NVIC_IABR_ACTIVE_11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_IABR_ACTIVE_11",
    "location": {
      "column": "10",
      "line": "3064",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "NVIC_IABR_ACTIVE_11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@190270@macro@NVIC_IABR_ACTIVE_12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_IABR_ACTIVE_12",
    "location": {
      "column": "10",
      "line": "3065",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "NVIC_IABR_ACTIVE_12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@190361@macro@NVIC_IABR_ACTIVE_13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_IABR_ACTIVE_13",
    "location": {
      "column": "10",
      "line": "3066",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "NVIC_IABR_ACTIVE_13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@190452@macro@NVIC_IABR_ACTIVE_14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_IABR_ACTIVE_14",
    "location": {
      "column": "10",
      "line": "3067",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "NVIC_IABR_ACTIVE_14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@190543@macro@NVIC_IABR_ACTIVE_15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_IABR_ACTIVE_15",
    "location": {
      "column": "10",
      "line": "3068",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "NVIC_IABR_ACTIVE_15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@190634@macro@NVIC_IABR_ACTIVE_16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_IABR_ACTIVE_16",
    "location": {
      "column": "10",
      "line": "3069",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "NVIC_IABR_ACTIVE_16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@190725@macro@NVIC_IABR_ACTIVE_17",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_IABR_ACTIVE_17",
    "location": {
      "column": "10",
      "line": "3070",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "NVIC_IABR_ACTIVE_17",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@190816@macro@NVIC_IABR_ACTIVE_18",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_IABR_ACTIVE_18",
    "location": {
      "column": "10",
      "line": "3071",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "NVIC_IABR_ACTIVE_18",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@190907@macro@NVIC_IABR_ACTIVE_19",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_IABR_ACTIVE_19",
    "location": {
      "column": "10",
      "line": "3072",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "NVIC_IABR_ACTIVE_19",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@190998@macro@NVIC_IABR_ACTIVE_20",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_IABR_ACTIVE_20",
    "location": {
      "column": "10",
      "line": "3073",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "NVIC_IABR_ACTIVE_20",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@191089@macro@NVIC_IABR_ACTIVE_21",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_IABR_ACTIVE_21",
    "location": {
      "column": "10",
      "line": "3074",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "NVIC_IABR_ACTIVE_21",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@191180@macro@NVIC_IABR_ACTIVE_22",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_IABR_ACTIVE_22",
    "location": {
      "column": "10",
      "line": "3075",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "NVIC_IABR_ACTIVE_22",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@191271@macro@NVIC_IABR_ACTIVE_23",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_IABR_ACTIVE_23",
    "location": {
      "column": "10",
      "line": "3076",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "NVIC_IABR_ACTIVE_23",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@191362@macro@NVIC_IABR_ACTIVE_24",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_IABR_ACTIVE_24",
    "location": {
      "column": "10",
      "line": "3077",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "NVIC_IABR_ACTIVE_24",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@191453@macro@NVIC_IABR_ACTIVE_25",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_IABR_ACTIVE_25",
    "location": {
      "column": "10",
      "line": "3078",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "NVIC_IABR_ACTIVE_25",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@191544@macro@NVIC_IABR_ACTIVE_26",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_IABR_ACTIVE_26",
    "location": {
      "column": "10",
      "line": "3079",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "NVIC_IABR_ACTIVE_26",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@191635@macro@NVIC_IABR_ACTIVE_27",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_IABR_ACTIVE_27",
    "location": {
      "column": "10",
      "line": "3080",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "NVIC_IABR_ACTIVE_27",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@191726@macro@NVIC_IABR_ACTIVE_28",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_IABR_ACTIVE_28",
    "location": {
      "column": "10",
      "line": "3081",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "NVIC_IABR_ACTIVE_28",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@191817@macro@NVIC_IABR_ACTIVE_29",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_IABR_ACTIVE_29",
    "location": {
      "column": "10",
      "line": "3082",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "NVIC_IABR_ACTIVE_29",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@191908@macro@NVIC_IABR_ACTIVE_30",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_IABR_ACTIVE_30",
    "location": {
      "column": "10",
      "line": "3083",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "NVIC_IABR_ACTIVE_30",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@191999@macro@NVIC_IABR_ACTIVE_31",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_IABR_ACTIVE_31",
    "location": {
      "column": "10",
      "line": "3084",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "NVIC_IABR_ACTIVE_31",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@192174@macro@NVIC_IPR0_PRI_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_IPR0_PRI_0",
    "location": {
      "column": "10",
      "line": "3087",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "NVIC_IPR0_PRI_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@192282@macro@NVIC_IPR0_PRI_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_IPR0_PRI_1",
    "location": {
      "column": "10",
      "line": "3088",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "NVIC_IPR0_PRI_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@192390@macro@NVIC_IPR0_PRI_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_IPR0_PRI_2",
    "location": {
      "column": "10",
      "line": "3089",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "NVIC_IPR0_PRI_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@192498@macro@NVIC_IPR0_PRI_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_IPR0_PRI_3",
    "location": {
      "column": "10",
      "line": "3090",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "NVIC_IPR0_PRI_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@192690@macro@NVIC_IPR1_PRI_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_IPR1_PRI_4",
    "location": {
      "column": "10",
      "line": "3093",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "NVIC_IPR1_PRI_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@192798@macro@NVIC_IPR1_PRI_5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_IPR1_PRI_5",
    "location": {
      "column": "10",
      "line": "3094",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "NVIC_IPR1_PRI_5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@192906@macro@NVIC_IPR1_PRI_6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_IPR1_PRI_6",
    "location": {
      "column": "10",
      "line": "3095",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "NVIC_IPR1_PRI_6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@193014@macro@NVIC_IPR1_PRI_7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_IPR1_PRI_7",
    "location": {
      "column": "10",
      "line": "3096",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "NVIC_IPR1_PRI_7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@193206@macro@NVIC_IPR2_PRI_8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_IPR2_PRI_8",
    "location": {
      "column": "10",
      "line": "3099",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "NVIC_IPR2_PRI_8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@193314@macro@NVIC_IPR2_PRI_9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_IPR2_PRI_9",
    "location": {
      "column": "10",
      "line": "3100",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "NVIC_IPR2_PRI_9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@193422@macro@NVIC_IPR2_PRI_10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_IPR2_PRI_10",
    "location": {
      "column": "10",
      "line": "3101",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "NVIC_IPR2_PRI_10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@193531@macro@NVIC_IPR2_PRI_11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_IPR2_PRI_11",
    "location": {
      "column": "10",
      "line": "3102",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "NVIC_IPR2_PRI_11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@193724@macro@NVIC_IPR3_PRI_12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_IPR3_PRI_12",
    "location": {
      "column": "10",
      "line": "3105",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "NVIC_IPR3_PRI_12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@193833@macro@NVIC_IPR3_PRI_13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_IPR3_PRI_13",
    "location": {
      "column": "10",
      "line": "3106",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "NVIC_IPR3_PRI_13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@193942@macro@NVIC_IPR3_PRI_14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_IPR3_PRI_14",
    "location": {
      "column": "10",
      "line": "3107",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "NVIC_IPR3_PRI_14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@194051@macro@NVIC_IPR3_PRI_15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_IPR3_PRI_15",
    "location": {
      "column": "10",
      "line": "3108",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "NVIC_IPR3_PRI_15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@194244@macro@NVIC_IPR4_PRI_16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_IPR4_PRI_16",
    "location": {
      "column": "10",
      "line": "3111",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "NVIC_IPR4_PRI_16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@194353@macro@NVIC_IPR4_PRI_17",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_IPR4_PRI_17",
    "location": {
      "column": "10",
      "line": "3112",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "NVIC_IPR4_PRI_17",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@194462@macro@NVIC_IPR4_PRI_18",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_IPR4_PRI_18",
    "location": {
      "column": "10",
      "line": "3113",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "NVIC_IPR4_PRI_18",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@194571@macro@NVIC_IPR4_PRI_19",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_IPR4_PRI_19",
    "location": {
      "column": "10",
      "line": "3114",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "NVIC_IPR4_PRI_19",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@194764@macro@NVIC_IPR5_PRI_20",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_IPR5_PRI_20",
    "location": {
      "column": "10",
      "line": "3117",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "NVIC_IPR5_PRI_20",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@194873@macro@NVIC_IPR5_PRI_21",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_IPR5_PRI_21",
    "location": {
      "column": "10",
      "line": "3118",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "NVIC_IPR5_PRI_21",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@194982@macro@NVIC_IPR5_PRI_22",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_IPR5_PRI_22",
    "location": {
      "column": "10",
      "line": "3119",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "NVIC_IPR5_PRI_22",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@195091@macro@NVIC_IPR5_PRI_23",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_IPR5_PRI_23",
    "location": {
      "column": "10",
      "line": "3120",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "NVIC_IPR5_PRI_23",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@195284@macro@NVIC_IPR6_PRI_24",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_IPR6_PRI_24",
    "location": {
      "column": "10",
      "line": "3123",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "NVIC_IPR6_PRI_24",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@195393@macro@NVIC_IPR6_PRI_25",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_IPR6_PRI_25",
    "location": {
      "column": "10",
      "line": "3124",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "NVIC_IPR6_PRI_25",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@195502@macro@NVIC_IPR6_PRI_26",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_IPR6_PRI_26",
    "location": {
      "column": "10",
      "line": "3125",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "NVIC_IPR6_PRI_26",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@195611@macro@NVIC_IPR6_PRI_27",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_IPR6_PRI_27",
    "location": {
      "column": "10",
      "line": "3126",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "NVIC_IPR6_PRI_27",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@195804@macro@NVIC_IPR7_PRI_28",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_IPR7_PRI_28",
    "location": {
      "column": "10",
      "line": "3129",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "NVIC_IPR7_PRI_28",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@195913@macro@NVIC_IPR7_PRI_29",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_IPR7_PRI_29",
    "location": {
      "column": "10",
      "line": "3130",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "NVIC_IPR7_PRI_29",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@196022@macro@NVIC_IPR7_PRI_30",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_IPR7_PRI_30",
    "location": {
      "column": "10",
      "line": "3131",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "NVIC_IPR7_PRI_30",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@196131@macro@NVIC_IPR7_PRI_31",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_IPR7_PRI_31",
    "location": {
      "column": "10",
      "line": "3132",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "NVIC_IPR7_PRI_31",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@196324@macro@SCB_CPUID_REVISION",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CPUID_REVISION",
    "location": {
      "column": "10",
      "line": "3135",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "SCB_CPUID_REVISION",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@196447@macro@SCB_CPUID_PARTNO",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CPUID_PARTNO",
    "location": {
      "column": "10",
      "line": "3136",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "SCB_CPUID_PARTNO",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@196565@macro@SCB_CPUID_Constant",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CPUID_Constant",
    "location": {
      "column": "10",
      "line": "3137",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "SCB_CPUID_Constant",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@196663@macro@SCB_CPUID_VARIANT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CPUID_VARIANT",
    "location": {
      "column": "10",
      "line": "3138",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "SCB_CPUID_VARIANT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@196785@macro@SCB_CPUID_IMPLEMENTER",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CPUID_IMPLEMENTER",
    "location": {
      "column": "10",
      "line": "3139",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "SCB_CPUID_IMPLEMENTER",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@196983@macro@SCB_ICSR_VECTACTIVE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_ICSR_VECTACTIVE",
    "location": {
      "column": "10",
      "line": "3142",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "SCB_ICSR_VECTACTIVE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@197091@macro@SCB_ICSR_RETTOBASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_ICSR_RETTOBASE",
    "location": {
      "column": "10",
      "line": "3143",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "SCB_ICSR_RETTOBASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@197251@macro@SCB_ICSR_VECTPENDING",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_ICSR_VECTPENDING",
    "location": {
      "column": "10",
      "line": "3144",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "SCB_ICSR_VECTPENDING",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@197360@macro@SCB_ICSR_ISRPENDING",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_ICSR_ISRPENDING",
    "location": {
      "column": "10",
      "line": "3145",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "SCB_ICSR_ISRPENDING",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@197467@macro@SCB_ICSR_ISRPREEMPT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_ICSR_ISRPREEMPT",
    "location": {
      "column": "10",
      "line": "3146",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "SCB_ICSR_ISRPREEMPT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@197630@macro@SCB_ICSR_PENDSTCLR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_ICSR_PENDSTCLR",
    "location": {
      "column": "10",
      "line": "3147",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "SCB_ICSR_PENDSTCLR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@197740@macro@SCB_ICSR_PENDSTSET",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_ICSR_PENDSTSET",
    "location": {
      "column": "10",
      "line": "3148",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "SCB_ICSR_PENDSTSET",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@197848@macro@SCB_ICSR_PENDSVCLR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_ICSR_PENDSVCLR",
    "location": {
      "column": "10",
      "line": "3149",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "SCB_ICSR_PENDSVCLR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@197957@macro@SCB_ICSR_PENDSVSET",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_ICSR_PENDSVSET",
    "location": {
      "column": "10",
      "line": "3150",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "SCB_ICSR_PENDSVSET",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@198064@macro@SCB_ICSR_NMIPENDSET",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_ICSR_NMIPENDSET",
    "location": {
      "column": "10",
      "line": "3151",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "SCB_ICSR_NMIPENDSET",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@198252@macro@SCB_VTOR_TBLOFF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_VTOR_TBLOFF",
    "location": {
      "column": "10",
      "line": "3154",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "SCB_VTOR_TBLOFF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@198367@macro@SCB_VTOR_TBLBASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_VTOR_TBLBASE",
    "location": {
      "column": "10",
      "line": "3155",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "SCB_VTOR_TBLBASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@198569@macro@SCB_AIRCR_VECTRESET",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_AIRCR_VECTRESET",
    "location": {
      "column": "10",
      "line": "3158",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "SCB_AIRCR_VECTRESET",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@198670@macro@SCB_AIRCR_VECTCLRACTIVE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_AIRCR_VECTCLRACTIVE",
    "location": {
      "column": "10",
      "line": "3159",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "SCB_AIRCR_VECTCLRACTIVE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@198778@macro@SCB_AIRCR_SYSRESETREQ",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_AIRCR_SYSRESETREQ",
    "location": {
      "column": "10",
      "line": "3160",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "SCB_AIRCR_SYSRESETREQ",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@198912@macro@SCB_AIRCR_PRIGROUP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_AIRCR_PRIGROUP",
    "location": {
      "column": "10",
      "line": "3162",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "SCB_AIRCR_PRIGROUP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@199032@macro@SCB_AIRCR_PRIGROUP_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_AIRCR_PRIGROUP_0",
    "location": {
      "column": "10",
      "line": "3163",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "SCB_AIRCR_PRIGROUP_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@199122@macro@SCB_AIRCR_PRIGROUP_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_AIRCR_PRIGROUP_1",
    "location": {
      "column": "10",
      "line": "3164",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "SCB_AIRCR_PRIGROUP_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@199212@macro@SCB_AIRCR_PRIGROUP_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_AIRCR_PRIGROUP_2",
    "location": {
      "column": "10",
      "line": "3165",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "SCB_AIRCR_PRIGROUP_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@199340@macro@SCB_AIRCR_PRIGROUP0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_AIRCR_PRIGROUP0",
    "location": {
      "column": "10",
      "line": "3168",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "SCB_AIRCR_PRIGROUP0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@199496@macro@SCB_AIRCR_PRIGROUP1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_AIRCR_PRIGROUP1",
    "location": {
      "column": "10",
      "line": "3169",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "SCB_AIRCR_PRIGROUP1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@199653@macro@SCB_AIRCR_PRIGROUP2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_AIRCR_PRIGROUP2",
    "location": {
      "column": "10",
      "line": "3170",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "SCB_AIRCR_PRIGROUP2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@199810@macro@SCB_AIRCR_PRIGROUP3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_AIRCR_PRIGROUP3",
    "location": {
      "column": "10",
      "line": "3171",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "SCB_AIRCR_PRIGROUP3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@199967@macro@SCB_AIRCR_PRIGROUP4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_AIRCR_PRIGROUP4",
    "location": {
      "column": "10",
      "line": "3172",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "SCB_AIRCR_PRIGROUP4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@200124@macro@SCB_AIRCR_PRIGROUP5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_AIRCR_PRIGROUP5",
    "location": {
      "column": "10",
      "line": "3173",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "SCB_AIRCR_PRIGROUP5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@200281@macro@SCB_AIRCR_PRIGROUP6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_AIRCR_PRIGROUP6",
    "location": {
      "column": "10",
      "line": "3174",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "SCB_AIRCR_PRIGROUP6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@200437@macro@SCB_AIRCR_PRIGROUP7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_AIRCR_PRIGROUP7",
    "location": {
      "column": "10",
      "line": "3175",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "SCB_AIRCR_PRIGROUP7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@200589@macro@SCB_AIRCR_ENDIANESS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_AIRCR_ENDIANESS",
    "location": {
      "column": "10",
      "line": "3177",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "SCB_AIRCR_ENDIANESS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@200693@macro@SCB_AIRCR_VECTKEY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_AIRCR_VECTKEY",
    "location": {
      "column": "10",
      "line": "3178",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "SCB_AIRCR_VECTKEY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@200916@macro@SCB_SCR_SLEEPONEXIT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_SCR_SLEEPONEXIT",
    "location": {
      "column": "10",
      "line": "3181",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "SCB_SCR_SLEEPONEXIT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@201018@macro@SCB_SCR_SLEEPDEEP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_SCR_SLEEPDEEP",
    "location": {
      "column": "10",
      "line": "3182",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "SCB_SCR_SLEEPDEEP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@201117@macro@SCB_SCR_SEVONPEND",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_SCR_SEVONPEND",
    "location": {
      "column": "10",
      "line": "3183",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "SCB_SCR_SEVONPEND",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@201302@macro@SCB_CCR_NONBASETHRDENA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CCR_NONBASETHRDENA",
    "location": {
      "column": "10",
      "line": "3186",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "SCB_CCR_NONBASETHRDENA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@201471@macro@SCB_CCR_USERSETMPEND",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CCR_USERSETMPEND",
    "location": {
      "column": "10",
      "line": "3187",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "SCB_CCR_USERSETMPEND",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@201657@macro@SCB_CCR_UNALIGN_TRP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CCR_UNALIGN_TRP",
    "location": {
      "column": "10",
      "line": "3188",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "SCB_CCR_UNALIGN_TRP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@201767@macro@SCB_CCR_DIV_0_TRP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CCR_DIV_0_TRP",
    "location": {
      "column": "10",
      "line": "3189",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "SCB_CCR_DIV_0_TRP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@201871@macro@SCB_CCR_BFHFNMIGN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CCR_BFHFNMIGN",
    "location": {
      "column": "10",
      "line": "3190",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "SCB_CCR_BFHFNMIGN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@201994@macro@SCB_CCR_STKALIGN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CCR_STKALIGN",
    "location": {
      "column": "10",
      "line": "3191",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "SCB_CCR_STKALIGN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@202250@macro@SCB_SHPR_PRI_N",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_SHPR_PRI_N",
    "location": {
      "column": "10",
      "line": "3194",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "SCB_SHPR_PRI_N",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@202413@macro@SCB_SHPR_PRI_N1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_SHPR_PRI_N1",
    "location": {
      "column": "10",
      "line": "3195",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "SCB_SHPR_PRI_N1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@202570@macro@SCB_SHPR_PRI_N2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_SHPR_PRI_N2",
    "location": {
      "column": "10",
      "line": "3196",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "SCB_SHPR_PRI_N2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@202728@macro@SCB_SHPR_PRI_N3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_SHPR_PRI_N3",
    "location": {
      "column": "10",
      "line": "3197",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "SCB_SHPR_PRI_N3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@202966@macro@SCB_SHCSR_MEMFAULTACT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_SHCSR_MEMFAULTACT",
    "location": {
      "column": "10",
      "line": "3200",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "SCB_SHCSR_MEMFAULTACT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@203070@macro@SCB_SHCSR_BUSFAULTACT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_SHCSR_BUSFAULTACT",
    "location": {
      "column": "10",
      "line": "3201",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "SCB_SHCSR_BUSFAULTACT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@203173@macro@SCB_SHCSR_USGFAULTACT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_SHCSR_USGFAULTACT",
    "location": {
      "column": "10",
      "line": "3202",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "SCB_SHCSR_USGFAULTACT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@203278@macro@SCB_SHCSR_SVCALLACT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_SHCSR_SVCALLACT",
    "location": {
      "column": "10",
      "line": "3203",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "SCB_SHCSR_SVCALLACT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@203379@macro@SCB_SHCSR_MONITORACT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_SHCSR_MONITORACT",
    "location": {
      "column": "10",
      "line": "3204",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "SCB_SHCSR_MONITORACT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@203481@macro@SCB_SHCSR_PENDSVACT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_SHCSR_PENDSVACT",
    "location": {
      "column": "10",
      "line": "3205",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "SCB_SHCSR_PENDSVACT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@203582@macro@SCB_SHCSR_SYSTICKACT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_SHCSR_SYSTICKACT",
    "location": {
      "column": "10",
      "line": "3206",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "SCB_SHCSR_SYSTICKACT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@203684@macro@SCB_SHCSR_USGFAULTPENDED",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_SHCSR_USGFAULTPENDED",
    "location": {
      "column": "10",
      "line": "3207",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "SCB_SHCSR_USGFAULTPENDED",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@203790@macro@SCB_SHCSR_MEMFAULTPENDED",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_SHCSR_MEMFAULTPENDED",
    "location": {
      "column": "10",
      "line": "3208",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "SCB_SHCSR_MEMFAULTPENDED",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@203894@macro@SCB_SHCSR_BUSFAULTPENDED",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_SHCSR_BUSFAULTPENDED",
    "location": {
      "column": "10",
      "line": "3209",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "SCB_SHCSR_BUSFAULTPENDED",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@203998@macro@SCB_SHCSR_SVCALLPENDED",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_SHCSR_SVCALLPENDED",
    "location": {
      "column": "10",
      "line": "3210",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "SCB_SHCSR_SVCALLPENDED",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@204099@macro@SCB_SHCSR_MEMFAULTENA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_SHCSR_MEMFAULTENA",
    "location": {
      "column": "10",
      "line": "3211",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "SCB_SHCSR_MEMFAULTENA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@204200@macro@SCB_SHCSR_BUSFAULTENA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_SHCSR_BUSFAULTENA",
    "location": {
      "column": "10",
      "line": "3212",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "SCB_SHCSR_BUSFAULTENA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@204301@macro@SCB_SHCSR_USGFAULTENA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_SHCSR_USGFAULTENA",
    "location": {
      "column": "10",
      "line": "3213",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "SCB_SHCSR_USGFAULTENA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@204501@macro@SCB_CFSR_IACCVIOL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CFSR_IACCVIOL",
    "location": {
      "column": "10",
      "line": "3217",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "SCB_CFSR_IACCVIOL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@204614@macro@SCB_CFSR_DACCVIOL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CFSR_DACCVIOL",
    "location": {
      "column": "10",
      "line": "3218",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "SCB_CFSR_DACCVIOL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@204720@macro@SCB_CFSR_MUNSTKERR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CFSR_MUNSTKERR",
    "location": {
      "column": "10",
      "line": "3219",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "SCB_CFSR_MUNSTKERR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@204821@macro@SCB_CFSR_MSTKERR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CFSR_MSTKERR",
    "location": {
      "column": "10",
      "line": "3220",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "SCB_CFSR_MSTKERR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@204920@macro@SCB_CFSR_MMARVALID",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CFSR_MMARVALID",
    "location": {
      "column": "10",
      "line": "3221",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "SCB_CFSR_MMARVALID",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@205068@macro@SCB_CFSR_IBUSERR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CFSR_IBUSERR",
    "location": {
      "column": "10",
      "line": "3223",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "SCB_CFSR_IBUSERR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@205179@macro@SCB_CFSR_PRECISERR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CFSR_PRECISERR",
    "location": {
      "column": "10",
      "line": "3224",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "SCB_CFSR_PRECISERR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@205286@macro@SCB_CFSR_IMPRECISERR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CFSR_IMPRECISERR",
    "location": {
      "column": "10",
      "line": "3225",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "SCB_CFSR_IMPRECISERR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@205395@macro@SCB_CFSR_UNSTKERR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CFSR_UNSTKERR",
    "location": {
      "column": "10",
      "line": "3226",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "SCB_CFSR_UNSTKERR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@205496@macro@SCB_CFSR_STKERR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CFSR_STKERR",
    "location": {
      "column": "10",
      "line": "3227",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "SCB_CFSR_STKERR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@205595@macro@SCB_CFSR_BFARVALID",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CFSR_BFARVALID",
    "location": {
      "column": "10",
      "line": "3228",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "SCB_CFSR_BFARVALID",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@205739@macro@SCB_CFSR_UNDEFINSTR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CFSR_UNDEFINSTR",
    "location": {
      "column": "10",
      "line": "3230",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "SCB_CFSR_UNDEFINSTR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@205881@macro@SCB_CFSR_INVSTATE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CFSR_INVSTATE",
    "location": {
      "column": "10",
      "line": "3231",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "SCB_CFSR_INVSTATE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@206009@macro@SCB_CFSR_INVPC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CFSR_INVPC",
    "location": {
      "column": "10",
      "line": "3232",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "SCB_CFSR_INVPC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@206138@macro@SCB_CFSR_NOCP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CFSR_NOCP",
    "location": {
      "column": "10",
      "line": "3233",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "SCB_CFSR_NOCP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@206263@macro@SCB_CFSR_UNALIGNED",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CFSR_UNALIGNED",
    "location": {
      "column": "10",
      "line": "3234",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "SCB_CFSR_UNALIGNED",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@206420@macro@SCB_CFSR_DIVBYZERO",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CFSR_DIVBYZERO",
    "location": {
      "column": "10",
      "line": "3235",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "SCB_CFSR_DIVBYZERO",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@206658@macro@SCB_HFSR_VECTTBL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_HFSR_VECTTBL",
    "location": {
      "column": "10",
      "line": "3238",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "SCB_HFSR_VECTTBL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@206808@macro@SCB_HFSR_FORCED",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_HFSR_FORCED",
    "location": {
      "column": "10",
      "line": "3239",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "SCB_HFSR_FORCED",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@206972@macro@SCB_HFSR_DEBUGEVT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_HFSR_DEBUGEVT",
    "location": {
      "column": "10",
      "line": "3240",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "SCB_HFSR_DEBUGEVT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@207163@macro@SCB_DFSR_HALTED",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_DFSR_HALTED",
    "location": {
      "column": "10",
      "line": "3243",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "SCB_DFSR_HALTED",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@207265@macro@SCB_DFSR_BKPT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_DFSR_BKPT",
    "location": {
      "column": "10",
      "line": "3244",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "SCB_DFSR_BKPT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@207359@macro@SCB_DFSR_DWTTRAP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_DFSR_DWTTRAP",
    "location": {
      "column": "10",
      "line": "3245",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "SCB_DFSR_DWTTRAP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@207480@macro@SCB_DFSR_VCATCH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_DFSR_VCATCH",
    "location": {
      "column": "10",
      "line": "3246",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "SCB_DFSR_VCATCH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@207582@macro@SCB_DFSR_EXTERNAL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_DFSR_EXTERNAL",
    "location": {
      "column": "10",
      "line": "3247",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "SCB_DFSR_EXTERNAL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@207778@macro@SCB_MMFAR_ADDRESS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_MMFAR_ADDRESS",
    "location": {
      "column": "10",
      "line": "3250",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "SCB_MMFAR_ADDRESS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@207977@macro@SCB_BFAR_ADDRESS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_BFAR_ADDRESS",
    "location": {
      "column": "10",
      "line": "3253",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "SCB_BFAR_ADDRESS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@208169@macro@SCB_AFSR_IMPDEF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_AFSR_IMPDEF",
    "location": {
      "column": "10",
      "line": "3256",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "SCB_AFSR_IMPDEF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@208772@macro@EXTI_IMR_MR0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_MR0",
    "location": {
      "column": "10",
      "line": "3265",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "EXTI_IMR_MR0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@208881@macro@EXTI_IMR_MR1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_MR1",
    "location": {
      "column": "10",
      "line": "3266",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "EXTI_IMR_MR1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@208990@macro@EXTI_IMR_MR2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_MR2",
    "location": {
      "column": "10",
      "line": "3267",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "EXTI_IMR_MR2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@209099@macro@EXTI_IMR_MR3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_MR3",
    "location": {
      "column": "10",
      "line": "3268",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "EXTI_IMR_MR3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@209208@macro@EXTI_IMR_MR4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_MR4",
    "location": {
      "column": "10",
      "line": "3269",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "EXTI_IMR_MR4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@209317@macro@EXTI_IMR_MR5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_MR5",
    "location": {
      "column": "10",
      "line": "3270",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "EXTI_IMR_MR5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@209426@macro@EXTI_IMR_MR6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_MR6",
    "location": {
      "column": "10",
      "line": "3271",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "EXTI_IMR_MR6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@209535@macro@EXTI_IMR_MR7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_MR7",
    "location": {
      "column": "10",
      "line": "3272",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "EXTI_IMR_MR7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@209644@macro@EXTI_IMR_MR8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_MR8",
    "location": {
      "column": "10",
      "line": "3273",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "EXTI_IMR_MR8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@209753@macro@EXTI_IMR_MR9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_MR9",
    "location": {
      "column": "10",
      "line": "3274",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "EXTI_IMR_MR9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@209862@macro@EXTI_IMR_MR10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_MR10",
    "location": {
      "column": "10",
      "line": "3275",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "EXTI_IMR_MR10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@209972@macro@EXTI_IMR_MR11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_MR11",
    "location": {
      "column": "10",
      "line": "3276",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "EXTI_IMR_MR11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@210082@macro@EXTI_IMR_MR12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_MR12",
    "location": {
      "column": "10",
      "line": "3277",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "EXTI_IMR_MR12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@210192@macro@EXTI_IMR_MR13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_MR13",
    "location": {
      "column": "10",
      "line": "3278",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "EXTI_IMR_MR13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@210302@macro@EXTI_IMR_MR14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_MR14",
    "location": {
      "column": "10",
      "line": "3279",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "EXTI_IMR_MR14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@210412@macro@EXTI_IMR_MR15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_MR15",
    "location": {
      "column": "10",
      "line": "3280",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "EXTI_IMR_MR15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@210522@macro@EXTI_IMR_MR16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_MR16",
    "location": {
      "column": "10",
      "line": "3281",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "EXTI_IMR_MR16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@210632@macro@EXTI_IMR_MR17",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_MR17",
    "location": {
      "column": "10",
      "line": "3282",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "EXTI_IMR_MR17",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@210742@macro@EXTI_IMR_MR18",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_MR18",
    "location": {
      "column": "10",
      "line": "3283",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "EXTI_IMR_MR18",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@210852@macro@EXTI_IMR_MR19",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_MR19",
    "location": {
      "column": "10",
      "line": "3284",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "EXTI_IMR_MR19",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@211046@macro@EXTI_EMR_MR0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_MR0",
    "location": {
      "column": "10",
      "line": "3287",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "EXTI_EMR_MR0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@211151@macro@EXTI_EMR_MR1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_MR1",
    "location": {
      "column": "10",
      "line": "3288",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "EXTI_EMR_MR1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@211256@macro@EXTI_EMR_MR2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_MR2",
    "location": {
      "column": "10",
      "line": "3289",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "EXTI_EMR_MR2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@211361@macro@EXTI_EMR_MR3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_MR3",
    "location": {
      "column": "10",
      "line": "3290",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "EXTI_EMR_MR3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@211466@macro@EXTI_EMR_MR4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_MR4",
    "location": {
      "column": "10",
      "line": "3291",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "EXTI_EMR_MR4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@211571@macro@EXTI_EMR_MR5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_MR5",
    "location": {
      "column": "10",
      "line": "3292",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "EXTI_EMR_MR5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@211676@macro@EXTI_EMR_MR6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_MR6",
    "location": {
      "column": "10",
      "line": "3293",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "EXTI_EMR_MR6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@211781@macro@EXTI_EMR_MR7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_MR7",
    "location": {
      "column": "10",
      "line": "3294",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "EXTI_EMR_MR7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@211886@macro@EXTI_EMR_MR8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_MR8",
    "location": {
      "column": "10",
      "line": "3295",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "EXTI_EMR_MR8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@211991@macro@EXTI_EMR_MR9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_MR9",
    "location": {
      "column": "10",
      "line": "3296",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "EXTI_EMR_MR9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@212096@macro@EXTI_EMR_MR10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_MR10",
    "location": {
      "column": "10",
      "line": "3297",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "EXTI_EMR_MR10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@212202@macro@EXTI_EMR_MR11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_MR11",
    "location": {
      "column": "10",
      "line": "3298",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "EXTI_EMR_MR11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@212308@macro@EXTI_EMR_MR12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_MR12",
    "location": {
      "column": "10",
      "line": "3299",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "EXTI_EMR_MR12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@212414@macro@EXTI_EMR_MR13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_MR13",
    "location": {
      "column": "10",
      "line": "3300",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "EXTI_EMR_MR13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@212520@macro@EXTI_EMR_MR14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_MR14",
    "location": {
      "column": "10",
      "line": "3301",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "EXTI_EMR_MR14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@212626@macro@EXTI_EMR_MR15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_MR15",
    "location": {
      "column": "10",
      "line": "3302",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "EXTI_EMR_MR15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@212732@macro@EXTI_EMR_MR16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_MR16",
    "location": {
      "column": "10",
      "line": "3303",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "EXTI_EMR_MR16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@212838@macro@EXTI_EMR_MR17",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_MR17",
    "location": {
      "column": "10",
      "line": "3304",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "EXTI_EMR_MR17",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@212944@macro@EXTI_EMR_MR18",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_MR18",
    "location": {
      "column": "10",
      "line": "3305",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "EXTI_EMR_MR18",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@213050@macro@EXTI_EMR_MR19",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_MR19",
    "location": {
      "column": "10",
      "line": "3306",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "EXTI_EMR_MR19",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@213240@macro@EXTI_RTSR_TR0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_RTSR_TR0",
    "location": {
      "column": "10",
      "line": "3309",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "EXTI_RTSR_TR0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@213373@macro@EXTI_RTSR_TR1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_RTSR_TR1",
    "location": {
      "column": "10",
      "line": "3310",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "EXTI_RTSR_TR1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@213506@macro@EXTI_RTSR_TR2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_RTSR_TR2",
    "location": {
      "column": "10",
      "line": "3311",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "EXTI_RTSR_TR2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@213639@macro@EXTI_RTSR_TR3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_RTSR_TR3",
    "location": {
      "column": "10",
      "line": "3312",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "EXTI_RTSR_TR3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@213772@macro@EXTI_RTSR_TR4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_RTSR_TR4",
    "location": {
      "column": "10",
      "line": "3313",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "EXTI_RTSR_TR4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@213905@macro@EXTI_RTSR_TR5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_RTSR_TR5",
    "location": {
      "column": "10",
      "line": "3314",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "EXTI_RTSR_TR5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@214038@macro@EXTI_RTSR_TR6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_RTSR_TR6",
    "location": {
      "column": "10",
      "line": "3315",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "EXTI_RTSR_TR6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@214171@macro@EXTI_RTSR_TR7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_RTSR_TR7",
    "location": {
      "column": "10",
      "line": "3316",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "EXTI_RTSR_TR7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@214304@macro@EXTI_RTSR_TR8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_RTSR_TR8",
    "location": {
      "column": "10",
      "line": "3317",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "EXTI_RTSR_TR8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@214437@macro@EXTI_RTSR_TR9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_RTSR_TR9",
    "location": {
      "column": "10",
      "line": "3318",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "EXTI_RTSR_TR9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@214570@macro@EXTI_RTSR_TR10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_RTSR_TR10",
    "location": {
      "column": "10",
      "line": "3319",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "EXTI_RTSR_TR10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@214704@macro@EXTI_RTSR_TR11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_RTSR_TR11",
    "location": {
      "column": "10",
      "line": "3320",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "EXTI_RTSR_TR11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@214838@macro@EXTI_RTSR_TR12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_RTSR_TR12",
    "location": {
      "column": "10",
      "line": "3321",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "EXTI_RTSR_TR12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@214972@macro@EXTI_RTSR_TR13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_RTSR_TR13",
    "location": {
      "column": "10",
      "line": "3322",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "EXTI_RTSR_TR13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@215106@macro@EXTI_RTSR_TR14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_RTSR_TR14",
    "location": {
      "column": "10",
      "line": "3323",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "EXTI_RTSR_TR14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@215240@macro@EXTI_RTSR_TR15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_RTSR_TR15",
    "location": {
      "column": "10",
      "line": "3324",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "EXTI_RTSR_TR15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@215374@macro@EXTI_RTSR_TR16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_RTSR_TR16",
    "location": {
      "column": "10",
      "line": "3325",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "EXTI_RTSR_TR16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@215508@macro@EXTI_RTSR_TR17",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_RTSR_TR17",
    "location": {
      "column": "10",
      "line": "3326",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "EXTI_RTSR_TR17",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@215642@macro@EXTI_RTSR_TR18",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_RTSR_TR18",
    "location": {
      "column": "10",
      "line": "3327",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "EXTI_RTSR_TR18",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@215776@macro@EXTI_RTSR_TR19",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_RTSR_TR19",
    "location": {
      "column": "10",
      "line": "3328",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "EXTI_RTSR_TR19",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@215994@macro@EXTI_FTSR_TR0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_FTSR_TR0",
    "location": {
      "column": "10",
      "line": "3331",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "EXTI_FTSR_TR0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@216128@macro@EXTI_FTSR_TR1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_FTSR_TR1",
    "location": {
      "column": "10",
      "line": "3332",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "EXTI_FTSR_TR1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@216262@macro@EXTI_FTSR_TR2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_FTSR_TR2",
    "location": {
      "column": "10",
      "line": "3333",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "EXTI_FTSR_TR2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@216396@macro@EXTI_FTSR_TR3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_FTSR_TR3",
    "location": {
      "column": "10",
      "line": "3334",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "EXTI_FTSR_TR3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@216530@macro@EXTI_FTSR_TR4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_FTSR_TR4",
    "location": {
      "column": "10",
      "line": "3335",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "EXTI_FTSR_TR4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@216664@macro@EXTI_FTSR_TR5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_FTSR_TR5",
    "location": {
      "column": "10",
      "line": "3336",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "EXTI_FTSR_TR5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@216798@macro@EXTI_FTSR_TR6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_FTSR_TR6",
    "location": {
      "column": "10",
      "line": "3337",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "EXTI_FTSR_TR6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@216932@macro@EXTI_FTSR_TR7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_FTSR_TR7",
    "location": {
      "column": "10",
      "line": "3338",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "EXTI_FTSR_TR7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@217066@macro@EXTI_FTSR_TR8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_FTSR_TR8",
    "location": {
      "column": "10",
      "line": "3339",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "EXTI_FTSR_TR8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@217200@macro@EXTI_FTSR_TR9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_FTSR_TR9",
    "location": {
      "column": "10",
      "line": "3340",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "EXTI_FTSR_TR9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@217334@macro@EXTI_FTSR_TR10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_FTSR_TR10",
    "location": {
      "column": "10",
      "line": "3341",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "EXTI_FTSR_TR10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@217469@macro@EXTI_FTSR_TR11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_FTSR_TR11",
    "location": {
      "column": "10",
      "line": "3342",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "EXTI_FTSR_TR11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@217604@macro@EXTI_FTSR_TR12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_FTSR_TR12",
    "location": {
      "column": "10",
      "line": "3343",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "EXTI_FTSR_TR12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@217739@macro@EXTI_FTSR_TR13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_FTSR_TR13",
    "location": {
      "column": "10",
      "line": "3344",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "EXTI_FTSR_TR13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@217874@macro@EXTI_FTSR_TR14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_FTSR_TR14",
    "location": {
      "column": "10",
      "line": "3345",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "EXTI_FTSR_TR14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@218009@macro@EXTI_FTSR_TR15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_FTSR_TR15",
    "location": {
      "column": "10",
      "line": "3346",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "EXTI_FTSR_TR15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@218144@macro@EXTI_FTSR_TR16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_FTSR_TR16",
    "location": {
      "column": "10",
      "line": "3347",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "EXTI_FTSR_TR16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@218279@macro@EXTI_FTSR_TR17",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_FTSR_TR17",
    "location": {
      "column": "10",
      "line": "3348",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "EXTI_FTSR_TR17",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@218414@macro@EXTI_FTSR_TR18",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_FTSR_TR18",
    "location": {
      "column": "10",
      "line": "3349",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "EXTI_FTSR_TR18",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@218549@macro@EXTI_FTSR_TR19",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_FTSR_TR19",
    "location": {
      "column": "10",
      "line": "3350",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "EXTI_FTSR_TR19",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@218768@macro@EXTI_SWIER_SWIER0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_SWIER_SWIER0",
    "location": {
      "column": "10",
      "line": "3353",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "EXTI_SWIER_SWIER0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@218881@macro@EXTI_SWIER_SWIER1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_SWIER_SWIER1",
    "location": {
      "column": "10",
      "line": "3354",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "EXTI_SWIER_SWIER1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@218994@macro@EXTI_SWIER_SWIER2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_SWIER_SWIER2",
    "location": {
      "column": "10",
      "line": "3355",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "EXTI_SWIER_SWIER2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@219107@macro@EXTI_SWIER_SWIER3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_SWIER_SWIER3",
    "location": {
      "column": "10",
      "line": "3356",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "EXTI_SWIER_SWIER3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@219220@macro@EXTI_SWIER_SWIER4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_SWIER_SWIER4",
    "location": {
      "column": "10",
      "line": "3357",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "EXTI_SWIER_SWIER4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@219333@macro@EXTI_SWIER_SWIER5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_SWIER_SWIER5",
    "location": {
      "column": "10",
      "line": "3358",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "EXTI_SWIER_SWIER5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@219446@macro@EXTI_SWIER_SWIER6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_SWIER_SWIER6",
    "location": {
      "column": "10",
      "line": "3359",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "EXTI_SWIER_SWIER6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@219559@macro@EXTI_SWIER_SWIER7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_SWIER_SWIER7",
    "location": {
      "column": "10",
      "line": "3360",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "EXTI_SWIER_SWIER7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@219672@macro@EXTI_SWIER_SWIER8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_SWIER_SWIER8",
    "location": {
      "column": "10",
      "line": "3361",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "EXTI_SWIER_SWIER8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@219785@macro@EXTI_SWIER_SWIER9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_SWIER_SWIER9",
    "location": {
      "column": "10",
      "line": "3362",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "EXTI_SWIER_SWIER9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@219898@macro@EXTI_SWIER_SWIER10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_SWIER_SWIER10",
    "location": {
      "column": "10",
      "line": "3363",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "EXTI_SWIER_SWIER10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@220012@macro@EXTI_SWIER_SWIER11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_SWIER_SWIER11",
    "location": {
      "column": "10",
      "line": "3364",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "EXTI_SWIER_SWIER11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@220126@macro@EXTI_SWIER_SWIER12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_SWIER_SWIER12",
    "location": {
      "column": "10",
      "line": "3365",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "EXTI_SWIER_SWIER12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@220240@macro@EXTI_SWIER_SWIER13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_SWIER_SWIER13",
    "location": {
      "column": "10",
      "line": "3366",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "EXTI_SWIER_SWIER13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@220354@macro@EXTI_SWIER_SWIER14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_SWIER_SWIER14",
    "location": {
      "column": "10",
      "line": "3367",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "EXTI_SWIER_SWIER14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@220468@macro@EXTI_SWIER_SWIER15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_SWIER_SWIER15",
    "location": {
      "column": "10",
      "line": "3368",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "EXTI_SWIER_SWIER15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@220582@macro@EXTI_SWIER_SWIER16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_SWIER_SWIER16",
    "location": {
      "column": "10",
      "line": "3369",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "EXTI_SWIER_SWIER16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@220696@macro@EXTI_SWIER_SWIER17",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_SWIER_SWIER17",
    "location": {
      "column": "10",
      "line": "3370",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "EXTI_SWIER_SWIER17",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@220810@macro@EXTI_SWIER_SWIER18",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_SWIER_SWIER18",
    "location": {
      "column": "10",
      "line": "3371",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "EXTI_SWIER_SWIER18",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@220924@macro@EXTI_SWIER_SWIER19",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_SWIER_SWIER19",
    "location": {
      "column": "10",
      "line": "3372",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "EXTI_SWIER_SWIER19",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@221122@macro@EXTI_PR_PR0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PR_PR0",
    "location": {
      "column": "10",
      "line": "3375",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "EXTI_PR_PR0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@221229@macro@EXTI_PR_PR1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PR_PR1",
    "location": {
      "column": "10",
      "line": "3376",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "EXTI_PR_PR1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@221336@macro@EXTI_PR_PR2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PR_PR2",
    "location": {
      "column": "10",
      "line": "3377",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "EXTI_PR_PR2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@221443@macro@EXTI_PR_PR3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PR_PR3",
    "location": {
      "column": "10",
      "line": "3378",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "EXTI_PR_PR3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@221550@macro@EXTI_PR_PR4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PR_PR4",
    "location": {
      "column": "10",
      "line": "3379",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "EXTI_PR_PR4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@221657@macro@EXTI_PR_PR5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PR_PR5",
    "location": {
      "column": "10",
      "line": "3380",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "EXTI_PR_PR5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@221764@macro@EXTI_PR_PR6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PR_PR6",
    "location": {
      "column": "10",
      "line": "3381",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "EXTI_PR_PR6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@221871@macro@EXTI_PR_PR7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PR_PR7",
    "location": {
      "column": "10",
      "line": "3382",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "EXTI_PR_PR7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@221978@macro@EXTI_PR_PR8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PR_PR8",
    "location": {
      "column": "10",
      "line": "3383",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "EXTI_PR_PR8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@222085@macro@EXTI_PR_PR9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PR_PR9",
    "location": {
      "column": "10",
      "line": "3384",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "EXTI_PR_PR9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@222192@macro@EXTI_PR_PR10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PR_PR10",
    "location": {
      "column": "10",
      "line": "3385",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "EXTI_PR_PR10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@222300@macro@EXTI_PR_PR11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PR_PR11",
    "location": {
      "column": "10",
      "line": "3386",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "EXTI_PR_PR11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@222408@macro@EXTI_PR_PR12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PR_PR12",
    "location": {
      "column": "10",
      "line": "3387",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "EXTI_PR_PR12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@222516@macro@EXTI_PR_PR13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PR_PR13",
    "location": {
      "column": "10",
      "line": "3388",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "EXTI_PR_PR13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@222624@macro@EXTI_PR_PR14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PR_PR14",
    "location": {
      "column": "10",
      "line": "3389",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "EXTI_PR_PR14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@222732@macro@EXTI_PR_PR15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PR_PR15",
    "location": {
      "column": "10",
      "line": "3390",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "EXTI_PR_PR15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@222840@macro@EXTI_PR_PR16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PR_PR16",
    "location": {
      "column": "10",
      "line": "3391",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "EXTI_PR_PR16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@222948@macro@EXTI_PR_PR17",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PR_PR17",
    "location": {
      "column": "10",
      "line": "3392",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "EXTI_PR_PR17",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@223056@macro@EXTI_PR_PR18",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PR_PR18",
    "location": {
      "column": "10",
      "line": "3393",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "EXTI_PR_PR18",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@223164@macro@EXTI_PR_PR19",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PR_PR19",
    "location": {
      "column": "10",
      "line": "3394",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "EXTI_PR_PR19",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@223768@macro@DMA_ISR_GIF1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_ISR_GIF1",
    "location": {
      "column": "10",
      "line": "3403",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "DMA_ISR_GIF1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@223884@macro@DMA_ISR_TCIF1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_ISR_TCIF1",
    "location": {
      "column": "10",
      "line": "3404",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "DMA_ISR_TCIF1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@224001@macro@DMA_ISR_HTIF1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_ISR_HTIF1",
    "location": {
      "column": "10",
      "line": "3405",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "DMA_ISR_HTIF1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@224114@macro@DMA_ISR_TEIF1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_ISR_TEIF1",
    "location": {
      "column": "10",
      "line": "3406",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "DMA_ISR_TEIF1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@224228@macro@DMA_ISR_GIF2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_ISR_GIF2",
    "location": {
      "column": "10",
      "line": "3407",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "DMA_ISR_GIF2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@224344@macro@DMA_ISR_TCIF2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_ISR_TCIF2",
    "location": {
      "column": "10",
      "line": "3408",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "DMA_ISR_TCIF2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@224461@macro@DMA_ISR_HTIF2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_ISR_HTIF2",
    "location": {
      "column": "10",
      "line": "3409",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "DMA_ISR_HTIF2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@224574@macro@DMA_ISR_TEIF2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_ISR_TEIF2",
    "location": {
      "column": "10",
      "line": "3410",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "DMA_ISR_TEIF2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@224688@macro@DMA_ISR_GIF3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_ISR_GIF3",
    "location": {
      "column": "10",
      "line": "3411",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "DMA_ISR_GIF3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@224804@macro@DMA_ISR_TCIF3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_ISR_TCIF3",
    "location": {
      "column": "10",
      "line": "3412",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "DMA_ISR_TCIF3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@224921@macro@DMA_ISR_HTIF3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_ISR_HTIF3",
    "location": {
      "column": "10",
      "line": "3413",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "DMA_ISR_HTIF3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@225034@macro@DMA_ISR_TEIF3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_ISR_TEIF3",
    "location": {
      "column": "10",
      "line": "3414",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "DMA_ISR_TEIF3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@225148@macro@DMA_ISR_GIF4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_ISR_GIF4",
    "location": {
      "column": "10",
      "line": "3415",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "DMA_ISR_GIF4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@225264@macro@DMA_ISR_TCIF4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_ISR_TCIF4",
    "location": {
      "column": "10",
      "line": "3416",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "DMA_ISR_TCIF4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@225381@macro@DMA_ISR_HTIF4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_ISR_HTIF4",
    "location": {
      "column": "10",
      "line": "3417",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "DMA_ISR_HTIF4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@225494@macro@DMA_ISR_TEIF4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_ISR_TEIF4",
    "location": {
      "column": "10",
      "line": "3418",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "DMA_ISR_TEIF4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@225608@macro@DMA_ISR_GIF5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_ISR_GIF5",
    "location": {
      "column": "10",
      "line": "3419",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "DMA_ISR_GIF5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@225724@macro@DMA_ISR_TCIF5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_ISR_TCIF5",
    "location": {
      "column": "10",
      "line": "3420",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "DMA_ISR_TCIF5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@225841@macro@DMA_ISR_HTIF5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_ISR_HTIF5",
    "location": {
      "column": "10",
      "line": "3421",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "DMA_ISR_HTIF5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@225954@macro@DMA_ISR_TEIF5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_ISR_TEIF5",
    "location": {
      "column": "10",
      "line": "3422",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "DMA_ISR_TEIF5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@226068@macro@DMA_ISR_GIF6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_ISR_GIF6",
    "location": {
      "column": "10",
      "line": "3423",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "DMA_ISR_GIF6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@226184@macro@DMA_ISR_TCIF6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_ISR_TCIF6",
    "location": {
      "column": "10",
      "line": "3424",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "DMA_ISR_TCIF6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@226301@macro@DMA_ISR_HTIF6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_ISR_HTIF6",
    "location": {
      "column": "10",
      "line": "3425",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "DMA_ISR_HTIF6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@226414@macro@DMA_ISR_TEIF6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_ISR_TEIF6",
    "location": {
      "column": "10",
      "line": "3426",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "DMA_ISR_TEIF6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@226528@macro@DMA_ISR_GIF7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_ISR_GIF7",
    "location": {
      "column": "10",
      "line": "3427",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "DMA_ISR_GIF7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@226644@macro@DMA_ISR_TCIF7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_ISR_TCIF7",
    "location": {
      "column": "10",
      "line": "3428",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "DMA_ISR_TCIF7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@226761@macro@DMA_ISR_HTIF7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_ISR_HTIF7",
    "location": {
      "column": "10",
      "line": "3429",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "DMA_ISR_HTIF7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@226874@macro@DMA_ISR_TEIF7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_ISR_TEIF7",
    "location": {
      "column": "10",
      "line": "3430",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "DMA_ISR_TEIF7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@227072@macro@DMA_IFCR_CGIF1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_IFCR_CGIF1",
    "location": {
      "column": "10",
      "line": "3433",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "DMA_IFCR_CGIF1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@227189@macro@DMA_IFCR_CTCIF1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_IFCR_CTCIF1",
    "location": {
      "column": "10",
      "line": "3434",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "DMA_IFCR_CTCIF1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@227307@macro@DMA_IFCR_CHTIF1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_IFCR_CHTIF1",
    "location": {
      "column": "10",
      "line": "3435",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "DMA_IFCR_CHTIF1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@227421@macro@DMA_IFCR_CTEIF1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_IFCR_CTEIF1",
    "location": {
      "column": "10",
      "line": "3436",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "DMA_IFCR_CTEIF1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@227536@macro@DMA_IFCR_CGIF2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_IFCR_CGIF2",
    "location": {
      "column": "10",
      "line": "3437",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "DMA_IFCR_CGIF2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@227653@macro@DMA_IFCR_CTCIF2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_IFCR_CTCIF2",
    "location": {
      "column": "10",
      "line": "3438",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "DMA_IFCR_CTCIF2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@227771@macro@DMA_IFCR_CHTIF2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_IFCR_CHTIF2",
    "location": {
      "column": "10",
      "line": "3439",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "DMA_IFCR_CHTIF2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@227885@macro@DMA_IFCR_CTEIF2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_IFCR_CTEIF2",
    "location": {
      "column": "10",
      "line": "3440",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "DMA_IFCR_CTEIF2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@228000@macro@DMA_IFCR_CGIF3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_IFCR_CGIF3",
    "location": {
      "column": "10",
      "line": "3441",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "DMA_IFCR_CGIF3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@228117@macro@DMA_IFCR_CTCIF3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_IFCR_CTCIF3",
    "location": {
      "column": "10",
      "line": "3442",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "DMA_IFCR_CTCIF3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@228235@macro@DMA_IFCR_CHTIF3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_IFCR_CHTIF3",
    "location": {
      "column": "10",
      "line": "3443",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "DMA_IFCR_CHTIF3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@228349@macro@DMA_IFCR_CTEIF3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_IFCR_CTEIF3",
    "location": {
      "column": "10",
      "line": "3444",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "DMA_IFCR_CTEIF3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@228464@macro@DMA_IFCR_CGIF4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_IFCR_CGIF4",
    "location": {
      "column": "10",
      "line": "3445",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "DMA_IFCR_CGIF4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@228581@macro@DMA_IFCR_CTCIF4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_IFCR_CTCIF4",
    "location": {
      "column": "10",
      "line": "3446",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "DMA_IFCR_CTCIF4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@228699@macro@DMA_IFCR_CHTIF4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_IFCR_CHTIF4",
    "location": {
      "column": "10",
      "line": "3447",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "DMA_IFCR_CHTIF4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@228813@macro@DMA_IFCR_CTEIF4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_IFCR_CTEIF4",
    "location": {
      "column": "10",
      "line": "3448",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "DMA_IFCR_CTEIF4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@228928@macro@DMA_IFCR_CGIF5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_IFCR_CGIF5",
    "location": {
      "column": "10",
      "line": "3449",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "DMA_IFCR_CGIF5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@229045@macro@DMA_IFCR_CTCIF5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_IFCR_CTCIF5",
    "location": {
      "column": "10",
      "line": "3450",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "DMA_IFCR_CTCIF5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@229163@macro@DMA_IFCR_CHTIF5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_IFCR_CHTIF5",
    "location": {
      "column": "10",
      "line": "3451",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "DMA_IFCR_CHTIF5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@229277@macro@DMA_IFCR_CTEIF5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_IFCR_CTEIF5",
    "location": {
      "column": "10",
      "line": "3452",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "DMA_IFCR_CTEIF5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@229392@macro@DMA_IFCR_CGIF6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_IFCR_CGIF6",
    "location": {
      "column": "10",
      "line": "3453",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "DMA_IFCR_CGIF6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@229509@macro@DMA_IFCR_CTCIF6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_IFCR_CTCIF6",
    "location": {
      "column": "10",
      "line": "3454",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "DMA_IFCR_CTCIF6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@229627@macro@DMA_IFCR_CHTIF6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_IFCR_CHTIF6",
    "location": {
      "column": "10",
      "line": "3455",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "DMA_IFCR_CHTIF6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@229741@macro@DMA_IFCR_CTEIF6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_IFCR_CTEIF6",
    "location": {
      "column": "10",
      "line": "3456",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "DMA_IFCR_CTEIF6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@229856@macro@DMA_IFCR_CGIF7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_IFCR_CGIF7",
    "location": {
      "column": "10",
      "line": "3457",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "DMA_IFCR_CGIF7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@229973@macro@DMA_IFCR_CTCIF7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_IFCR_CTCIF7",
    "location": {
      "column": "10",
      "line": "3458",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "DMA_IFCR_CTCIF7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@230091@macro@DMA_IFCR_CHTIF7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_IFCR_CHTIF7",
    "location": {
      "column": "10",
      "line": "3459",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "DMA_IFCR_CHTIF7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@230205@macro@DMA_IFCR_CTEIF7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_IFCR_CTEIF7",
    "location": {
      "column": "10",
      "line": "3460",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "DMA_IFCR_CTEIF7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@230404@macro@DMA_CCR1_EN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CCR1_EN",
    "location": {
      "column": "10",
      "line": "3463",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "DMA_CCR1_EN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@230502@macro@DMA_CCR1_TCIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CCR1_TCIE",
    "location": {
      "column": "10",
      "line": "3464",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "DMA_CCR1_TCIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@230621@macro@DMA_CCR1_HTIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CCR1_HTIE",
    "location": {
      "column": "10",
      "line": "3465",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "DMA_CCR1_HTIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@230736@macro@DMA_CCR1_TEIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CCR1_TEIE",
    "location": {
      "column": "10",
      "line": "3466",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "DMA_CCR1_TEIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@230852@macro@DMA_CCR1_DIR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CCR1_DIR",
    "location": {
      "column": "10",
      "line": "3467",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "DMA_CCR1_DIR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@230960@macro@DMA_CCR1_CIRC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CCR1_CIRC",
    "location": {
      "column": "10",
      "line": "3468",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "DMA_CCR1_CIRC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@231058@macro@DMA_CCR1_PINC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CCR1_PINC",
    "location": {
      "column": "10",
      "line": "3469",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "DMA_CCR1_PINC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@231168@macro@DMA_CCR1_MINC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CCR1_MINC",
    "location": {
      "column": "10",
      "line": "3470",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "DMA_CCR1_MINC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@231276@macro@DMA_CCR1_PSIZE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CCR1_PSIZE",
    "location": {
      "column": "10",
      "line": "3472",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "DMA_CCR1_PSIZE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@231394@macro@DMA_CCR1_PSIZE_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CCR1_PSIZE_0",
    "location": {
      "column": "10",
      "line": "3473",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "DMA_CCR1_PSIZE_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@231484@macro@DMA_CCR1_PSIZE_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CCR1_PSIZE_1",
    "location": {
      "column": "10",
      "line": "3474",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "DMA_CCR1_PSIZE_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@231576@macro@DMA_CCR1_MSIZE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CCR1_MSIZE",
    "location": {
      "column": "10",
      "line": "3476",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "DMA_CCR1_MSIZE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@231690@macro@DMA_CCR1_MSIZE_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CCR1_MSIZE_0",
    "location": {
      "column": "10",
      "line": "3477",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "DMA_CCR1_MSIZE_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@231780@macro@DMA_CCR1_MSIZE_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CCR1_MSIZE_1",
    "location": {
      "column": "10",
      "line": "3478",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "DMA_CCR1_MSIZE_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@231872@macro@DMA_CCR1_PL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CCR1_PL",
    "location": {
      "column": "10",
      "line": "3480",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "DMA_CCR1_PL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@231993@macro@DMA_CCR1_PL_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CCR1_PL_0",
    "location": {
      "column": "10",
      "line": "3481",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "DMA_CCR1_PL_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@232083@macro@DMA_CCR1_PL_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CCR1_PL_1",
    "location": {
      "column": "10",
      "line": "3482",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "DMA_CCR1_PL_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@232175@macro@DMA_CCR1_MEM2MEM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CCR1_MEM2MEM",
    "location": {
      "column": "10",
      "line": "3484",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "DMA_CCR1_MEM2MEM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@232365@macro@DMA_CCR2_EN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CCR2_EN",
    "location": {
      "column": "10",
      "line": "3487",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "DMA_CCR2_EN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@232464@macro@DMA_CCR2_TCIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CCR2_TCIE",
    "location": {
      "column": "10",
      "line": "3488",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "DMA_CCR2_TCIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@232583@macro@DMA_CCR2_HTIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CCR2_HTIE",
    "location": {
      "column": "10",
      "line": "3489",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "DMA_CCR2_HTIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@232698@macro@DMA_CCR2_TEIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CCR2_TEIE",
    "location": {
      "column": "10",
      "line": "3490",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "DMA_CCR2_TEIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@232814@macro@DMA_CCR2_DIR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CCR2_DIR",
    "location": {
      "column": "10",
      "line": "3491",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "DMA_CCR2_DIR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@232922@macro@DMA_CCR2_CIRC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CCR2_CIRC",
    "location": {
      "column": "10",
      "line": "3492",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "DMA_CCR2_CIRC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@233020@macro@DMA_CCR2_PINC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CCR2_PINC",
    "location": {
      "column": "10",
      "line": "3493",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "DMA_CCR2_PINC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@233130@macro@DMA_CCR2_MINC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CCR2_MINC",
    "location": {
      "column": "10",
      "line": "3494",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "DMA_CCR2_MINC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@233238@macro@DMA_CCR2_PSIZE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CCR2_PSIZE",
    "location": {
      "column": "10",
      "line": "3496",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "DMA_CCR2_PSIZE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@233356@macro@DMA_CCR2_PSIZE_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CCR2_PSIZE_0",
    "location": {
      "column": "10",
      "line": "3497",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "DMA_CCR2_PSIZE_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@233446@macro@DMA_CCR2_PSIZE_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CCR2_PSIZE_1",
    "location": {
      "column": "10",
      "line": "3498",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "DMA_CCR2_PSIZE_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@233538@macro@DMA_CCR2_MSIZE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CCR2_MSIZE",
    "location": {
      "column": "10",
      "line": "3500",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "DMA_CCR2_MSIZE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@233652@macro@DMA_CCR2_MSIZE_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CCR2_MSIZE_0",
    "location": {
      "column": "10",
      "line": "3501",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "DMA_CCR2_MSIZE_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@233742@macro@DMA_CCR2_MSIZE_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CCR2_MSIZE_1",
    "location": {
      "column": "10",
      "line": "3502",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "DMA_CCR2_MSIZE_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@233834@macro@DMA_CCR2_PL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CCR2_PL",
    "location": {
      "column": "10",
      "line": "3504",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "DMA_CCR2_PL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@233956@macro@DMA_CCR2_PL_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CCR2_PL_0",
    "location": {
      "column": "10",
      "line": "3505",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "DMA_CCR2_PL_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@234046@macro@DMA_CCR2_PL_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CCR2_PL_1",
    "location": {
      "column": "10",
      "line": "3506",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "DMA_CCR2_PL_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@234138@macro@DMA_CCR2_MEM2MEM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CCR2_MEM2MEM",
    "location": {
      "column": "10",
      "line": "3508",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "DMA_CCR2_MEM2MEM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@234328@macro@DMA_CCR3_EN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CCR3_EN",
    "location": {
      "column": "10",
      "line": "3511",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "DMA_CCR3_EN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@234427@macro@DMA_CCR3_TCIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CCR3_TCIE",
    "location": {
      "column": "10",
      "line": "3512",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "DMA_CCR3_TCIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@234546@macro@DMA_CCR3_HTIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CCR3_HTIE",
    "location": {
      "column": "10",
      "line": "3513",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "DMA_CCR3_HTIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@234661@macro@DMA_CCR3_TEIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CCR3_TEIE",
    "location": {
      "column": "10",
      "line": "3514",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "DMA_CCR3_TEIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@234777@macro@DMA_CCR3_DIR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CCR3_DIR",
    "location": {
      "column": "10",
      "line": "3515",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "DMA_CCR3_DIR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@234885@macro@DMA_CCR3_CIRC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CCR3_CIRC",
    "location": {
      "column": "10",
      "line": "3516",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "DMA_CCR3_CIRC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@234983@macro@DMA_CCR3_PINC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CCR3_PINC",
    "location": {
      "column": "10",
      "line": "3517",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "DMA_CCR3_PINC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@235093@macro@DMA_CCR3_MINC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CCR3_MINC",
    "location": {
      "column": "10",
      "line": "3518",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "DMA_CCR3_MINC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@235201@macro@DMA_CCR3_PSIZE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CCR3_PSIZE",
    "location": {
      "column": "10",
      "line": "3520",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "DMA_CCR3_PSIZE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@235319@macro@DMA_CCR3_PSIZE_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CCR3_PSIZE_0",
    "location": {
      "column": "10",
      "line": "3521",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "DMA_CCR3_PSIZE_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@235409@macro@DMA_CCR3_PSIZE_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CCR3_PSIZE_1",
    "location": {
      "column": "10",
      "line": "3522",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "DMA_CCR3_PSIZE_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@235501@macro@DMA_CCR3_MSIZE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CCR3_MSIZE",
    "location": {
      "column": "10",
      "line": "3524",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "DMA_CCR3_MSIZE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@235615@macro@DMA_CCR3_MSIZE_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CCR3_MSIZE_0",
    "location": {
      "column": "10",
      "line": "3525",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "DMA_CCR3_MSIZE_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@235705@macro@DMA_CCR3_MSIZE_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CCR3_MSIZE_1",
    "location": {
      "column": "10",
      "line": "3526",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "DMA_CCR3_MSIZE_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@235797@macro@DMA_CCR3_PL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CCR3_PL",
    "location": {
      "column": "10",
      "line": "3528",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "DMA_CCR3_PL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@235919@macro@DMA_CCR3_PL_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CCR3_PL_0",
    "location": {
      "column": "10",
      "line": "3529",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "DMA_CCR3_PL_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@236009@macro@DMA_CCR3_PL_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CCR3_PL_1",
    "location": {
      "column": "10",
      "line": "3530",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "DMA_CCR3_PL_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@236101@macro@DMA_CCR3_MEM2MEM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CCR3_MEM2MEM",
    "location": {
      "column": "10",
      "line": "3532",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "DMA_CCR3_MEM2MEM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@236293@macro@DMA_CCR4_EN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CCR4_EN",
    "location": {
      "column": "10",
      "line": "3535",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "DMA_CCR4_EN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@236392@macro@DMA_CCR4_TCIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CCR4_TCIE",
    "location": {
      "column": "10",
      "line": "3536",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "DMA_CCR4_TCIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@236511@macro@DMA_CCR4_HTIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CCR4_HTIE",
    "location": {
      "column": "10",
      "line": "3537",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "DMA_CCR4_HTIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@236626@macro@DMA_CCR4_TEIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CCR4_TEIE",
    "location": {
      "column": "10",
      "line": "3538",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "DMA_CCR4_TEIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@236742@macro@DMA_CCR4_DIR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CCR4_DIR",
    "location": {
      "column": "10",
      "line": "3539",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "DMA_CCR4_DIR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@236850@macro@DMA_CCR4_CIRC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CCR4_CIRC",
    "location": {
      "column": "10",
      "line": "3540",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "DMA_CCR4_CIRC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@236948@macro@DMA_CCR4_PINC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CCR4_PINC",
    "location": {
      "column": "10",
      "line": "3541",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "DMA_CCR4_PINC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@237058@macro@DMA_CCR4_MINC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CCR4_MINC",
    "location": {
      "column": "10",
      "line": "3542",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "DMA_CCR4_MINC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@237166@macro@DMA_CCR4_PSIZE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CCR4_PSIZE",
    "location": {
      "column": "10",
      "line": "3544",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "DMA_CCR4_PSIZE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@237284@macro@DMA_CCR4_PSIZE_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CCR4_PSIZE_0",
    "location": {
      "column": "10",
      "line": "3545",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "DMA_CCR4_PSIZE_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@237374@macro@DMA_CCR4_PSIZE_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CCR4_PSIZE_1",
    "location": {
      "column": "10",
      "line": "3546",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "DMA_CCR4_PSIZE_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@237466@macro@DMA_CCR4_MSIZE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CCR4_MSIZE",
    "location": {
      "column": "10",
      "line": "3548",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "DMA_CCR4_MSIZE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@237580@macro@DMA_CCR4_MSIZE_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CCR4_MSIZE_0",
    "location": {
      "column": "10",
      "line": "3549",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "DMA_CCR4_MSIZE_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@237670@macro@DMA_CCR4_MSIZE_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CCR4_MSIZE_1",
    "location": {
      "column": "10",
      "line": "3550",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "DMA_CCR4_MSIZE_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@237762@macro@DMA_CCR4_PL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CCR4_PL",
    "location": {
      "column": "10",
      "line": "3552",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "DMA_CCR4_PL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@237884@macro@DMA_CCR4_PL_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CCR4_PL_0",
    "location": {
      "column": "10",
      "line": "3553",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "DMA_CCR4_PL_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@237974@macro@DMA_CCR4_PL_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CCR4_PL_1",
    "location": {
      "column": "10",
      "line": "3554",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "DMA_CCR4_PL_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@238066@macro@DMA_CCR4_MEM2MEM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CCR4_MEM2MEM",
    "location": {
      "column": "10",
      "line": "3556",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "DMA_CCR4_MEM2MEM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@238255@macro@DMA_CCR5_EN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CCR5_EN",
    "location": {
      "column": "10",
      "line": "3559",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "DMA_CCR5_EN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@238354@macro@DMA_CCR5_TCIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CCR5_TCIE",
    "location": {
      "column": "10",
      "line": "3560",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "DMA_CCR5_TCIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@238473@macro@DMA_CCR5_HTIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CCR5_HTIE",
    "location": {
      "column": "10",
      "line": "3561",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "DMA_CCR5_HTIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@238588@macro@DMA_CCR5_TEIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CCR5_TEIE",
    "location": {
      "column": "10",
      "line": "3562",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "DMA_CCR5_TEIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@238704@macro@DMA_CCR5_DIR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CCR5_DIR",
    "location": {
      "column": "10",
      "line": "3563",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "DMA_CCR5_DIR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@238812@macro@DMA_CCR5_CIRC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CCR5_CIRC",
    "location": {
      "column": "10",
      "line": "3564",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "DMA_CCR5_CIRC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@238910@macro@DMA_CCR5_PINC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CCR5_PINC",
    "location": {
      "column": "10",
      "line": "3565",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "DMA_CCR5_PINC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@239020@macro@DMA_CCR5_MINC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CCR5_MINC",
    "location": {
      "column": "10",
      "line": "3566",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "DMA_CCR5_MINC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@239128@macro@DMA_CCR5_PSIZE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CCR5_PSIZE",
    "location": {
      "column": "10",
      "line": "3568",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "DMA_CCR5_PSIZE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@239246@macro@DMA_CCR5_PSIZE_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CCR5_PSIZE_0",
    "location": {
      "column": "10",
      "line": "3569",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "DMA_CCR5_PSIZE_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@239336@macro@DMA_CCR5_PSIZE_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CCR5_PSIZE_1",
    "location": {
      "column": "10",
      "line": "3570",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "DMA_CCR5_PSIZE_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@239428@macro@DMA_CCR5_MSIZE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CCR5_MSIZE",
    "location": {
      "column": "10",
      "line": "3572",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "DMA_CCR5_MSIZE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@239542@macro@DMA_CCR5_MSIZE_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CCR5_MSIZE_0",
    "location": {
      "column": "10",
      "line": "3573",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "DMA_CCR5_MSIZE_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@239632@macro@DMA_CCR5_MSIZE_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CCR5_MSIZE_1",
    "location": {
      "column": "10",
      "line": "3574",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "DMA_CCR5_MSIZE_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@239724@macro@DMA_CCR5_PL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CCR5_PL",
    "location": {
      "column": "10",
      "line": "3576",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "DMA_CCR5_PL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@239846@macro@DMA_CCR5_PL_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CCR5_PL_0",
    "location": {
      "column": "10",
      "line": "3577",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "DMA_CCR5_PL_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@239936@macro@DMA_CCR5_PL_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CCR5_PL_1",
    "location": {
      "column": "10",
      "line": "3578",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "DMA_CCR5_PL_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@240028@macro@DMA_CCR5_MEM2MEM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CCR5_MEM2MEM",
    "location": {
      "column": "10",
      "line": "3580",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "DMA_CCR5_MEM2MEM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@240225@macro@DMA_CCR6_EN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CCR6_EN",
    "location": {
      "column": "10",
      "line": "3583",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "DMA_CCR6_EN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@240324@macro@DMA_CCR6_TCIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CCR6_TCIE",
    "location": {
      "column": "10",
      "line": "3584",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "DMA_CCR6_TCIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@240443@macro@DMA_CCR6_HTIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CCR6_HTIE",
    "location": {
      "column": "10",
      "line": "3585",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "DMA_CCR6_HTIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@240558@macro@DMA_CCR6_TEIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CCR6_TEIE",
    "location": {
      "column": "10",
      "line": "3586",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "DMA_CCR6_TEIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@240674@macro@DMA_CCR6_DIR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CCR6_DIR",
    "location": {
      "column": "10",
      "line": "3587",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "DMA_CCR6_DIR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@240782@macro@DMA_CCR6_CIRC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CCR6_CIRC",
    "location": {
      "column": "10",
      "line": "3588",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "DMA_CCR6_CIRC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@240880@macro@DMA_CCR6_PINC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CCR6_PINC",
    "location": {
      "column": "10",
      "line": "3589",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "DMA_CCR6_PINC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@240990@macro@DMA_CCR6_MINC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CCR6_MINC",
    "location": {
      "column": "10",
      "line": "3590",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "DMA_CCR6_MINC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@241098@macro@DMA_CCR6_PSIZE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CCR6_PSIZE",
    "location": {
      "column": "10",
      "line": "3592",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "DMA_CCR6_PSIZE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@241216@macro@DMA_CCR6_PSIZE_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CCR6_PSIZE_0",
    "location": {
      "column": "10",
      "line": "3593",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "DMA_CCR6_PSIZE_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@241306@macro@DMA_CCR6_PSIZE_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CCR6_PSIZE_1",
    "location": {
      "column": "10",
      "line": "3594",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "DMA_CCR6_PSIZE_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@241398@macro@DMA_CCR6_MSIZE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CCR6_MSIZE",
    "location": {
      "column": "10",
      "line": "3596",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "DMA_CCR6_MSIZE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@241512@macro@DMA_CCR6_MSIZE_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CCR6_MSIZE_0",
    "location": {
      "column": "10",
      "line": "3597",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "DMA_CCR6_MSIZE_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@241602@macro@DMA_CCR6_MSIZE_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CCR6_MSIZE_1",
    "location": {
      "column": "10",
      "line": "3598",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "DMA_CCR6_MSIZE_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@241694@macro@DMA_CCR6_PL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CCR6_PL",
    "location": {
      "column": "10",
      "line": "3600",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "DMA_CCR6_PL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@241816@macro@DMA_CCR6_PL_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CCR6_PL_0",
    "location": {
      "column": "10",
      "line": "3601",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "DMA_CCR6_PL_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@241906@macro@DMA_CCR6_PL_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CCR6_PL_1",
    "location": {
      "column": "10",
      "line": "3602",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "DMA_CCR6_PL_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@241998@macro@DMA_CCR6_MEM2MEM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CCR6_MEM2MEM",
    "location": {
      "column": "10",
      "line": "3604",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "DMA_CCR6_MEM2MEM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@242188@macro@DMA_CCR7_EN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CCR7_EN",
    "location": {
      "column": "10",
      "line": "3607",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "DMA_CCR7_EN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@242287@macro@DMA_CCR7_TCIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CCR7_TCIE",
    "location": {
      "column": "10",
      "line": "3608",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "DMA_CCR7_TCIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@242406@macro@DMA_CCR7_HTIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CCR7_HTIE",
    "location": {
      "column": "10",
      "line": "3609",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "DMA_CCR7_HTIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@242521@macro@DMA_CCR7_TEIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CCR7_TEIE",
    "location": {
      "column": "10",
      "line": "3610",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "DMA_CCR7_TEIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@242637@macro@DMA_CCR7_DIR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CCR7_DIR",
    "location": {
      "column": "10",
      "line": "3611",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "DMA_CCR7_DIR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@242745@macro@DMA_CCR7_CIRC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CCR7_CIRC",
    "location": {
      "column": "10",
      "line": "3612",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "DMA_CCR7_CIRC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@242843@macro@DMA_CCR7_PINC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CCR7_PINC",
    "location": {
      "column": "10",
      "line": "3613",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "DMA_CCR7_PINC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@242953@macro@DMA_CCR7_MINC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CCR7_MINC",
    "location": {
      "column": "10",
      "line": "3614",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "DMA_CCR7_MINC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@243061@macro@DMA_CCR7_PSIZE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CCR7_PSIZE",
    "location": {
      "column": "10",
      "line": "3616",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "DMA_CCR7_PSIZE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@243179@macro@DMA_CCR7_PSIZE_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CCR7_PSIZE_0",
    "location": {
      "column": "10",
      "line": "3617",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "DMA_CCR7_PSIZE_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@243269@macro@DMA_CCR7_PSIZE_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CCR7_PSIZE_1",
    "location": {
      "column": "10",
      "line": "3618",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "DMA_CCR7_PSIZE_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@243361@macro@DMA_CCR7_MSIZE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CCR7_MSIZE",
    "location": {
      "column": "10",
      "line": "3620",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "DMA_CCR7_MSIZE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@243475@macro@DMA_CCR7_MSIZE_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CCR7_MSIZE_0",
    "location": {
      "column": "10",
      "line": "3621",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "DMA_CCR7_MSIZE_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@243565@macro@DMA_CCR7_MSIZE_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CCR7_MSIZE_1",
    "location": {
      "column": "10",
      "line": "3622",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "DMA_CCR7_MSIZE_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@243657@macro@DMA_CCR7_PL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CCR7_PL",
    "location": {
      "column": "10",
      "line": "3624",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "DMA_CCR7_PL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@243779@macro@DMA_CCR7_PL_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CCR7_PL_0",
    "location": {
      "column": "10",
      "line": "3625",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "DMA_CCR7_PL_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@243869@macro@DMA_CCR7_PL_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CCR7_PL_1",
    "location": {
      "column": "10",
      "line": "3626",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "DMA_CCR7_PL_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@243961@macro@DMA_CCR7_MEM2MEM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CCR7_MEM2MEM",
    "location": {
      "column": "10",
      "line": "3628",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "DMA_CCR7_MEM2MEM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@244158@macro@DMA_CNDTR1_NDT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CNDTR1_NDT",
    "location": {
      "column": "10",
      "line": "3631",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "DMA_CNDTR1_NDT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@244353@macro@DMA_CNDTR2_NDT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CNDTR2_NDT",
    "location": {
      "column": "10",
      "line": "3634",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "DMA_CNDTR2_NDT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@244548@macro@DMA_CNDTR3_NDT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CNDTR3_NDT",
    "location": {
      "column": "10",
      "line": "3637",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "DMA_CNDTR3_NDT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@244743@macro@DMA_CNDTR4_NDT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CNDTR4_NDT",
    "location": {
      "column": "10",
      "line": "3640",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "DMA_CNDTR4_NDT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@244938@macro@DMA_CNDTR5_NDT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CNDTR5_NDT",
    "location": {
      "column": "10",
      "line": "3643",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "DMA_CNDTR5_NDT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@245133@macro@DMA_CNDTR6_NDT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CNDTR6_NDT",
    "location": {
      "column": "10",
      "line": "3646",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "DMA_CNDTR6_NDT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@245328@macro@DMA_CNDTR7_NDT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CNDTR7_NDT",
    "location": {
      "column": "10",
      "line": "3649",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "DMA_CNDTR7_NDT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@245523@macro@DMA_CPAR1_PA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CPAR1_PA",
    "location": {
      "column": "10",
      "line": "3652",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "DMA_CPAR1_PA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@245710@macro@DMA_CPAR2_PA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CPAR2_PA",
    "location": {
      "column": "10",
      "line": "3655",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "DMA_CPAR2_PA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@245897@macro@DMA_CPAR3_PA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CPAR3_PA",
    "location": {
      "column": "10",
      "line": "3658",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "DMA_CPAR3_PA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@246086@macro@DMA_CPAR4_PA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CPAR4_PA",
    "location": {
      "column": "10",
      "line": "3662",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "DMA_CPAR4_PA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@246273@macro@DMA_CPAR5_PA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CPAR5_PA",
    "location": {
      "column": "10",
      "line": "3665",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "DMA_CPAR5_PA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@246460@macro@DMA_CPAR6_PA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CPAR6_PA",
    "location": {
      "column": "10",
      "line": "3668",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "DMA_CPAR6_PA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@246649@macro@DMA_CPAR7_PA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CPAR7_PA",
    "location": {
      "column": "10",
      "line": "3672",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "DMA_CPAR7_PA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@246836@macro@DMA_CMAR1_MA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CMAR1_MA",
    "location": {
      "column": "10",
      "line": "3675",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "DMA_CMAR1_MA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@247019@macro@DMA_CMAR2_MA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CMAR2_MA",
    "location": {
      "column": "10",
      "line": "3678",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "DMA_CMAR2_MA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@247202@macro@DMA_CMAR3_MA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CMAR3_MA",
    "location": {
      "column": "10",
      "line": "3681",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "DMA_CMAR3_MA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@247387@macro@DMA_CMAR4_MA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CMAR4_MA",
    "location": {
      "column": "10",
      "line": "3685",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "DMA_CMAR4_MA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@247570@macro@DMA_CMAR5_MA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CMAR5_MA",
    "location": {
      "column": "10",
      "line": "3688",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "DMA_CMAR5_MA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@247753@macro@DMA_CMAR6_MA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CMAR6_MA",
    "location": {
      "column": "10",
      "line": "3691",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "DMA_CMAR6_MA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@247936@macro@DMA_CMAR7_MA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CMAR7_MA",
    "location": {
      "column": "10",
      "line": "3694",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "DMA_CMAR7_MA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@248531@macro@ADC_SR_AWD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SR_AWD",
    "location": {
      "column": "10",
      "line": "3703",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "ADC_SR_AWD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@248636@macro@ADC_SR_EOC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SR_EOC",
    "location": {
      "column": "10",
      "line": "3704",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "ADC_SR_EOC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@248738@macro@ADC_SR_JEOC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SR_JEOC",
    "location": {
      "column": "10",
      "line": "3705",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "ADC_SR_JEOC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@248857@macro@ADC_SR_JSTRT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SR_JSTRT",
    "location": {
      "column": "10",
      "line": "3706",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "ADC_SR_JSTRT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@248969@macro@ADC_SR_STRT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SR_STRT",
    "location": {
      "column": "10",
      "line": "3707",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "ADC_SR_STRT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@249164@macro@ADC_CR1_AWDCH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR1_AWDCH",
    "location": {
      "column": "10",
      "line": "3710",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "ADC_CR1_AWDCH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@249302@macro@ADC_CR1_AWDCH_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR1_AWDCH_0",
    "location": {
      "column": "10",
      "line": "3711",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "ADC_CR1_AWDCH_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@249392@macro@ADC_CR1_AWDCH_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR1_AWDCH_1",
    "location": {
      "column": "10",
      "line": "3712",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "ADC_CR1_AWDCH_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@249482@macro@ADC_CR1_AWDCH_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR1_AWDCH_2",
    "location": {
      "column": "10",
      "line": "3713",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "ADC_CR1_AWDCH_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@249572@macro@ADC_CR1_AWDCH_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR1_AWDCH_3",
    "location": {
      "column": "10",
      "line": "3714",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "ADC_CR1_AWDCH_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@249662@macro@ADC_CR1_AWDCH_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR1_AWDCH_4",
    "location": {
      "column": "10",
      "line": "3715",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "ADC_CR1_AWDCH_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@249754@macro@ADC_CR1_EOCIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR1_EOCIE",
    "location": {
      "column": "10",
      "line": "3717",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "ADC_CR1_EOCIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@249863@macro@ADC_CR1_AWDIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR1_AWDIE",
    "location": {
      "column": "10",
      "line": "3718",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "ADC_CR1_AWDIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@249980@macro@ADC_CR1_JEOCIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR1_JEOCIE",
    "location": {
      "column": "10",
      "line": "3719",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "ADC_CR1_JEOCIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@250103@macro@ADC_CR1_SCAN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR1_SCAN",
    "location": {
      "column": "10",
      "line": "3720",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "ADC_CR1_SCAN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@250197@macro@ADC_CR1_AWDSGL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR1_AWDSGL",
    "location": {
      "column": "10",
      "line": "3721",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "ADC_CR1_AWDSGL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@250334@macro@ADC_CR1_JAUTO",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR1_JAUTO",
    "location": {
      "column": "10",
      "line": "3722",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "ADC_CR1_JAUTO",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@250454@macro@ADC_CR1_DISCEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR1_DISCEN",
    "location": {
      "column": "10",
      "line": "3723",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "ADC_CR1_DISCEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@250577@macro@ADC_CR1_JDISCEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR1_JDISCEN",
    "location": {
      "column": "10",
      "line": "3724",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "ADC_CR1_JDISCEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@250703@macro@ADC_CR1_DISCNUM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR1_DISCNUM",
    "location": {
      "column": "10",
      "line": "3726",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "ADC_CR1_DISCNUM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@250840@macro@ADC_CR1_DISCNUM_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR1_DISCNUM_0",
    "location": {
      "column": "10",
      "line": "3727",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "ADC_CR1_DISCNUM_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@250930@macro@ADC_CR1_DISCNUM_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR1_DISCNUM_1",
    "location": {
      "column": "10",
      "line": "3728",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "ADC_CR1_DISCNUM_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@251020@macro@ADC_CR1_DISCNUM_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR1_DISCNUM_2",
    "location": {
      "column": "10",
      "line": "3729",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "ADC_CR1_DISCNUM_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@251112@macro@ADC_CR1_DUALMOD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR1_DUALMOD",
    "location": {
      "column": "10",
      "line": "3731",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "ADC_CR1_DUALMOD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@251236@macro@ADC_CR1_DUALMOD_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR1_DUALMOD_0",
    "location": {
      "column": "10",
      "line": "3732",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "ADC_CR1_DUALMOD_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@251326@macro@ADC_CR1_DUALMOD_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR1_DUALMOD_1",
    "location": {
      "column": "10",
      "line": "3733",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "ADC_CR1_DUALMOD_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@251416@macro@ADC_CR1_DUALMOD_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR1_DUALMOD_2",
    "location": {
      "column": "10",
      "line": "3734",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "ADC_CR1_DUALMOD_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@251506@macro@ADC_CR1_DUALMOD_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR1_DUALMOD_3",
    "location": {
      "column": "10",
      "line": "3735",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "ADC_CR1_DUALMOD_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@251598@macro@ADC_CR1_JAWDEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR1_JAWDEN",
    "location": {
      "column": "10",
      "line": "3737",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "ADC_CR1_JAWDEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@251726@macro@ADC_CR1_AWDEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR1_AWDEN",
    "location": {
      "column": "10",
      "line": "3738",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "ADC_CR1_AWDEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@251941@macro@ADC_CR2_ADON",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR2_ADON",
    "location": {
      "column": "10",
      "line": "3742",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "ADC_CR2_ADON",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@252048@macro@ADC_CR2_CONT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR2_CONT",
    "location": {
      "column": "10",
      "line": "3743",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "ADC_CR2_CONT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@252154@macro@ADC_CR2_CAL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR2_CAL",
    "location": {
      "column": "10",
      "line": "3744",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "ADC_CR2_CAL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@252254@macro@ADC_CR2_RSTCAL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR2_RSTCAL",
    "location": {
      "column": "10",
      "line": "3745",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "ADC_CR2_RSTCAL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@252356@macro@ADC_CR2_DMA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR2_DMA",
    "location": {
      "column": "10",
      "line": "3746",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "ADC_CR2_DMA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@252466@macro@ADC_CR2_ALIGN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR2_ALIGN",
    "location": {
      "column": "10",
      "line": "3747",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "ADC_CR2_ALIGN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@252567@macro@ADC_CR2_JEXTSEL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR2_JEXTSEL",
    "location": {
      "column": "10",
      "line": "3749",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "ADC_CR2_JEXTSEL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@252712@macro@ADC_CR2_JEXTSEL_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR2_JEXTSEL_0",
    "location": {
      "column": "10",
      "line": "3750",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "ADC_CR2_JEXTSEL_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@252802@macro@ADC_CR2_JEXTSEL_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR2_JEXTSEL_1",
    "location": {
      "column": "10",
      "line": "3751",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "ADC_CR2_JEXTSEL_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@252892@macro@ADC_CR2_JEXTSEL_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR2_JEXTSEL_2",
    "location": {
      "column": "10",
      "line": "3752",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "ADC_CR2_JEXTSEL_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@252984@macro@ADC_CR2_JEXTTRIG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR2_JEXTTRIG",
    "location": {
      "column": "10",
      "line": "3754",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "ADC_CR2_JEXTTRIG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@253125@macro@ADC_CR2_EXTSEL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR2_EXTSEL",
    "location": {
      "column": "10",
      "line": "3756",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "ADC_CR2_EXTSEL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@253268@macro@ADC_CR2_EXTSEL_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR2_EXTSEL_0",
    "location": {
      "column": "10",
      "line": "3757",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "ADC_CR2_EXTSEL_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@253358@macro@ADC_CR2_EXTSEL_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR2_EXTSEL_1",
    "location": {
      "column": "10",
      "line": "3758",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "ADC_CR2_EXTSEL_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@253448@macro@ADC_CR2_EXTSEL_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR2_EXTSEL_2",
    "location": {
      "column": "10",
      "line": "3759",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "ADC_CR2_EXTSEL_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@253540@macro@ADC_CR2_EXTTRIG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR2_EXTTRIG",
    "location": {
      "column": "10",
      "line": "3761",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "ADC_CR2_EXTTRIG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@253678@macro@ADC_CR2_JSWSTART",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR2_JSWSTART",
    "location": {
      "column": "10",
      "line": "3762",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "ADC_CR2_JSWSTART",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@253800@macro@ADC_CR2_SWSTART",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR2_SWSTART",
    "location": {
      "column": "10",
      "line": "3763",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "ADC_CR2_SWSTART",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@253921@macro@ADC_CR2_TSVREFE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR2_TSVREFE",
    "location": {
      "column": "10",
      "line": "3764",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "ADC_CR2_TSVREFE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@254127@macro@ADC_SMPR1_SMP10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR1_SMP10",
    "location": {
      "column": "10",
      "line": "3767",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "ADC_SMPR1_SMP10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@254262@macro@ADC_SMPR1_SMP10_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR1_SMP10_0",
    "location": {
      "column": "10",
      "line": "3768",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "ADC_SMPR1_SMP10_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@254352@macro@ADC_SMPR1_SMP10_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR1_SMP10_1",
    "location": {
      "column": "10",
      "line": "3769",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "ADC_SMPR1_SMP10_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@254442@macro@ADC_SMPR1_SMP10_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR1_SMP10_2",
    "location": {
      "column": "10",
      "line": "3770",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "ADC_SMPR1_SMP10_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@254534@macro@ADC_SMPR1_SMP11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR1_SMP11",
    "location": {
      "column": "10",
      "line": "3772",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "ADC_SMPR1_SMP11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@254669@macro@ADC_SMPR1_SMP11_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR1_SMP11_0",
    "location": {
      "column": "10",
      "line": "3773",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "ADC_SMPR1_SMP11_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@254759@macro@ADC_SMPR1_SMP11_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR1_SMP11_1",
    "location": {
      "column": "10",
      "line": "3774",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "ADC_SMPR1_SMP11_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@254849@macro@ADC_SMPR1_SMP11_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR1_SMP11_2",
    "location": {
      "column": "10",
      "line": "3775",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "ADC_SMPR1_SMP11_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@254941@macro@ADC_SMPR1_SMP12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR1_SMP12",
    "location": {
      "column": "10",
      "line": "3777",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "ADC_SMPR1_SMP12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@255076@macro@ADC_SMPR1_SMP12_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR1_SMP12_0",
    "location": {
      "column": "10",
      "line": "3778",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "ADC_SMPR1_SMP12_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@255166@macro@ADC_SMPR1_SMP12_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR1_SMP12_1",
    "location": {
      "column": "10",
      "line": "3779",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "ADC_SMPR1_SMP12_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@255256@macro@ADC_SMPR1_SMP12_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR1_SMP12_2",
    "location": {
      "column": "10",
      "line": "3780",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "ADC_SMPR1_SMP12_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@255348@macro@ADC_SMPR1_SMP13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR1_SMP13",
    "location": {
      "column": "10",
      "line": "3782",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "ADC_SMPR1_SMP13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@255483@macro@ADC_SMPR1_SMP13_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR1_SMP13_0",
    "location": {
      "column": "10",
      "line": "3783",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "ADC_SMPR1_SMP13_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@255573@macro@ADC_SMPR1_SMP13_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR1_SMP13_1",
    "location": {
      "column": "10",
      "line": "3784",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "ADC_SMPR1_SMP13_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@255663@macro@ADC_SMPR1_SMP13_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR1_SMP13_2",
    "location": {
      "column": "10",
      "line": "3785",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "ADC_SMPR1_SMP13_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@255755@macro@ADC_SMPR1_SMP14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR1_SMP14",
    "location": {
      "column": "10",
      "line": "3787",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "ADC_SMPR1_SMP14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@255890@macro@ADC_SMPR1_SMP14_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR1_SMP14_0",
    "location": {
      "column": "10",
      "line": "3788",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "ADC_SMPR1_SMP14_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@255980@macro@ADC_SMPR1_SMP14_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR1_SMP14_1",
    "location": {
      "column": "10",
      "line": "3789",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "ADC_SMPR1_SMP14_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@256070@macro@ADC_SMPR1_SMP14_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR1_SMP14_2",
    "location": {
      "column": "10",
      "line": "3790",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "ADC_SMPR1_SMP14_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@256162@macro@ADC_SMPR1_SMP15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR1_SMP15",
    "location": {
      "column": "10",
      "line": "3792",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "ADC_SMPR1_SMP15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@256297@macro@ADC_SMPR1_SMP15_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR1_SMP15_0",
    "location": {
      "column": "10",
      "line": "3793",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "ADC_SMPR1_SMP15_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@256387@macro@ADC_SMPR1_SMP15_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR1_SMP15_1",
    "location": {
      "column": "10",
      "line": "3794",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "ADC_SMPR1_SMP15_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@256477@macro@ADC_SMPR1_SMP15_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR1_SMP15_2",
    "location": {
      "column": "10",
      "line": "3795",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "ADC_SMPR1_SMP15_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@256569@macro@ADC_SMPR1_SMP16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR1_SMP16",
    "location": {
      "column": "10",
      "line": "3797",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "ADC_SMPR1_SMP16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@256704@macro@ADC_SMPR1_SMP16_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR1_SMP16_0",
    "location": {
      "column": "10",
      "line": "3798",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "ADC_SMPR1_SMP16_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@256794@macro@ADC_SMPR1_SMP16_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR1_SMP16_1",
    "location": {
      "column": "10",
      "line": "3799",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "ADC_SMPR1_SMP16_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@256884@macro@ADC_SMPR1_SMP16_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR1_SMP16_2",
    "location": {
      "column": "10",
      "line": "3800",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "ADC_SMPR1_SMP16_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@256976@macro@ADC_SMPR1_SMP17",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR1_SMP17",
    "location": {
      "column": "10",
      "line": "3802",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "ADC_SMPR1_SMP17",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@257111@macro@ADC_SMPR1_SMP17_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR1_SMP17_0",
    "location": {
      "column": "10",
      "line": "3803",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "ADC_SMPR1_SMP17_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@257201@macro@ADC_SMPR1_SMP17_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR1_SMP17_1",
    "location": {
      "column": "10",
      "line": "3804",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "ADC_SMPR1_SMP17_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@257291@macro@ADC_SMPR1_SMP17_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR1_SMP17_2",
    "location": {
      "column": "10",
      "line": "3805",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "ADC_SMPR1_SMP17_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@257465@macro@ADC_SMPR2_SMP0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP0",
    "location": {
      "column": "10",
      "line": "3808",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "ADC_SMPR2_SMP0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@257598@macro@ADC_SMPR2_SMP0_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP0_0",
    "location": {
      "column": "10",
      "line": "3809",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "ADC_SMPR2_SMP0_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@257688@macro@ADC_SMPR2_SMP0_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP0_1",
    "location": {
      "column": "10",
      "line": "3810",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "ADC_SMPR2_SMP0_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@257778@macro@ADC_SMPR2_SMP0_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP0_2",
    "location": {
      "column": "10",
      "line": "3811",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "ADC_SMPR2_SMP0_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@257870@macro@ADC_SMPR2_SMP1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP1",
    "location": {
      "column": "10",
      "line": "3813",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "ADC_SMPR2_SMP1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@258003@macro@ADC_SMPR2_SMP1_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP1_0",
    "location": {
      "column": "10",
      "line": "3814",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "ADC_SMPR2_SMP1_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@258093@macro@ADC_SMPR2_SMP1_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP1_1",
    "location": {
      "column": "10",
      "line": "3815",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "ADC_SMPR2_SMP1_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@258183@macro@ADC_SMPR2_SMP1_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP1_2",
    "location": {
      "column": "10",
      "line": "3816",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "ADC_SMPR2_SMP1_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@258275@macro@ADC_SMPR2_SMP2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP2",
    "location": {
      "column": "10",
      "line": "3818",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "ADC_SMPR2_SMP2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@258408@macro@ADC_SMPR2_SMP2_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP2_0",
    "location": {
      "column": "10",
      "line": "3819",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "ADC_SMPR2_SMP2_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@258498@macro@ADC_SMPR2_SMP2_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP2_1",
    "location": {
      "column": "10",
      "line": "3820",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "ADC_SMPR2_SMP2_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@258588@macro@ADC_SMPR2_SMP2_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP2_2",
    "location": {
      "column": "10",
      "line": "3821",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "ADC_SMPR2_SMP2_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@258680@macro@ADC_SMPR2_SMP3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP3",
    "location": {
      "column": "10",
      "line": "3823",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "ADC_SMPR2_SMP3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@258813@macro@ADC_SMPR2_SMP3_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP3_0",
    "location": {
      "column": "10",
      "line": "3824",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "ADC_SMPR2_SMP3_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@258903@macro@ADC_SMPR2_SMP3_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP3_1",
    "location": {
      "column": "10",
      "line": "3825",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "ADC_SMPR2_SMP3_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@258993@macro@ADC_SMPR2_SMP3_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP3_2",
    "location": {
      "column": "10",
      "line": "3826",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "ADC_SMPR2_SMP3_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@259085@macro@ADC_SMPR2_SMP4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP4",
    "location": {
      "column": "10",
      "line": "3828",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "ADC_SMPR2_SMP4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@259218@macro@ADC_SMPR2_SMP4_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP4_0",
    "location": {
      "column": "10",
      "line": "3829",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "ADC_SMPR2_SMP4_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@259308@macro@ADC_SMPR2_SMP4_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP4_1",
    "location": {
      "column": "10",
      "line": "3830",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "ADC_SMPR2_SMP4_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@259398@macro@ADC_SMPR2_SMP4_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP4_2",
    "location": {
      "column": "10",
      "line": "3831",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "ADC_SMPR2_SMP4_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@259490@macro@ADC_SMPR2_SMP5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP5",
    "location": {
      "column": "10",
      "line": "3833",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "ADC_SMPR2_SMP5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@259623@macro@ADC_SMPR2_SMP5_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP5_0",
    "location": {
      "column": "10",
      "line": "3834",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "ADC_SMPR2_SMP5_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@259713@macro@ADC_SMPR2_SMP5_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP5_1",
    "location": {
      "column": "10",
      "line": "3835",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "ADC_SMPR2_SMP5_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@259803@macro@ADC_SMPR2_SMP5_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP5_2",
    "location": {
      "column": "10",
      "line": "3836",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "ADC_SMPR2_SMP5_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@259895@macro@ADC_SMPR2_SMP6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP6",
    "location": {
      "column": "10",
      "line": "3838",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "ADC_SMPR2_SMP6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@260028@macro@ADC_SMPR2_SMP6_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP6_0",
    "location": {
      "column": "10",
      "line": "3839",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "ADC_SMPR2_SMP6_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@260118@macro@ADC_SMPR2_SMP6_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP6_1",
    "location": {
      "column": "10",
      "line": "3840",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "ADC_SMPR2_SMP6_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@260208@macro@ADC_SMPR2_SMP6_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP6_2",
    "location": {
      "column": "10",
      "line": "3841",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "ADC_SMPR2_SMP6_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@260300@macro@ADC_SMPR2_SMP7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP7",
    "location": {
      "column": "10",
      "line": "3843",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "ADC_SMPR2_SMP7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@260433@macro@ADC_SMPR2_SMP7_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP7_0",
    "location": {
      "column": "10",
      "line": "3844",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "ADC_SMPR2_SMP7_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@260523@macro@ADC_SMPR2_SMP7_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP7_1",
    "location": {
      "column": "10",
      "line": "3845",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "ADC_SMPR2_SMP7_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@260613@macro@ADC_SMPR2_SMP7_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP7_2",
    "location": {
      "column": "10",
      "line": "3846",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "ADC_SMPR2_SMP7_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@260705@macro@ADC_SMPR2_SMP8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP8",
    "location": {
      "column": "10",
      "line": "3848",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "ADC_SMPR2_SMP8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@260838@macro@ADC_SMPR2_SMP8_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP8_0",
    "location": {
      "column": "10",
      "line": "3849",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "ADC_SMPR2_SMP8_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@260928@macro@ADC_SMPR2_SMP8_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP8_1",
    "location": {
      "column": "10",
      "line": "3850",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "ADC_SMPR2_SMP8_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@261018@macro@ADC_SMPR2_SMP8_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP8_2",
    "location": {
      "column": "10",
      "line": "3851",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "ADC_SMPR2_SMP8_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@261110@macro@ADC_SMPR2_SMP9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP9",
    "location": {
      "column": "10",
      "line": "3853",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "ADC_SMPR2_SMP9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@261243@macro@ADC_SMPR2_SMP9_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP9_0",
    "location": {
      "column": "10",
      "line": "3854",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "ADC_SMPR2_SMP9_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@261333@macro@ADC_SMPR2_SMP9_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP9_1",
    "location": {
      "column": "10",
      "line": "3855",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "ADC_SMPR2_SMP9_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@261423@macro@ADC_SMPR2_SMP9_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP9_2",
    "location": {
      "column": "10",
      "line": "3856",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "ADC_SMPR2_SMP9_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@261597@macro@ADC_JOFR1_JOFFSET1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_JOFR1_JOFFSET1",
    "location": {
      "column": "10",
      "line": "3859",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "ADC_JOFR1_JOFFSET1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@261800@macro@ADC_JOFR2_JOFFSET2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_JOFR2_JOFFSET2",
    "location": {
      "column": "10",
      "line": "3862",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "ADC_JOFR2_JOFFSET2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@262003@macro@ADC_JOFR3_JOFFSET3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_JOFR3_JOFFSET3",
    "location": {
      "column": "10",
      "line": "3865",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "ADC_JOFR3_JOFFSET3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@262206@macro@ADC_JOFR4_JOFFSET4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_JOFR4_JOFFSET4",
    "location": {
      "column": "10",
      "line": "3868",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "ADC_JOFR4_JOFFSET4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@262409@macro@ADC_HTR_HT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_HTR_HT",
    "location": {
      "column": "10",
      "line": "3871",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "ADC_HTR_HT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@262608@macro@ADC_LTR_LT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_LTR_LT",
    "location": {
      "column": "10",
      "line": "3874",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "ADC_LTR_LT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@262806@macro@ADC_SQR1_SQ13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR1_SQ13",
    "location": {
      "column": "10",
      "line": "3877",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "ADC_SQR1_SQ13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@262943@macro@ADC_SQR1_SQ13_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR1_SQ13_0",
    "location": {
      "column": "10",
      "line": "3878",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "ADC_SQR1_SQ13_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@263033@macro@ADC_SQR1_SQ13_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR1_SQ13_1",
    "location": {
      "column": "10",
      "line": "3879",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "ADC_SQR1_SQ13_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@263123@macro@ADC_SQR1_SQ13_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR1_SQ13_2",
    "location": {
      "column": "10",
      "line": "3880",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "ADC_SQR1_SQ13_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@263213@macro@ADC_SQR1_SQ13_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR1_SQ13_3",
    "location": {
      "column": "10",
      "line": "3881",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "ADC_SQR1_SQ13_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@263303@macro@ADC_SQR1_SQ13_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR1_SQ13_4",
    "location": {
      "column": "10",
      "line": "3882",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "ADC_SQR1_SQ13_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@263395@macro@ADC_SQR1_SQ14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR1_SQ14",
    "location": {
      "column": "10",
      "line": "3884",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "ADC_SQR1_SQ14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@263532@macro@ADC_SQR1_SQ14_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR1_SQ14_0",
    "location": {
      "column": "10",
      "line": "3885",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "ADC_SQR1_SQ14_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@263622@macro@ADC_SQR1_SQ14_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR1_SQ14_1",
    "location": {
      "column": "10",
      "line": "3886",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "ADC_SQR1_SQ14_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@263712@macro@ADC_SQR1_SQ14_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR1_SQ14_2",
    "location": {
      "column": "10",
      "line": "3887",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "ADC_SQR1_SQ14_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@263802@macro@ADC_SQR1_SQ14_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR1_SQ14_3",
    "location": {
      "column": "10",
      "line": "3888",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "ADC_SQR1_SQ14_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@263892@macro@ADC_SQR1_SQ14_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR1_SQ14_4",
    "location": {
      "column": "10",
      "line": "3889",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "ADC_SQR1_SQ14_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@263984@macro@ADC_SQR1_SQ15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR1_SQ15",
    "location": {
      "column": "10",
      "line": "3891",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "ADC_SQR1_SQ15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@264121@macro@ADC_SQR1_SQ15_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR1_SQ15_0",
    "location": {
      "column": "10",
      "line": "3892",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "ADC_SQR1_SQ15_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@264211@macro@ADC_SQR1_SQ15_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR1_SQ15_1",
    "location": {
      "column": "10",
      "line": "3893",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "ADC_SQR1_SQ15_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@264301@macro@ADC_SQR1_SQ15_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR1_SQ15_2",
    "location": {
      "column": "10",
      "line": "3894",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "ADC_SQR1_SQ15_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@264391@macro@ADC_SQR1_SQ15_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR1_SQ15_3",
    "location": {
      "column": "10",
      "line": "3895",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "ADC_SQR1_SQ15_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@264481@macro@ADC_SQR1_SQ15_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR1_SQ15_4",
    "location": {
      "column": "10",
      "line": "3896",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "ADC_SQR1_SQ15_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@264573@macro@ADC_SQR1_SQ16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR1_SQ16",
    "location": {
      "column": "10",
      "line": "3898",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "ADC_SQR1_SQ16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@264710@macro@ADC_SQR1_SQ16_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR1_SQ16_0",
    "location": {
      "column": "10",
      "line": "3899",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "ADC_SQR1_SQ16_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@264800@macro@ADC_SQR1_SQ16_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR1_SQ16_1",
    "location": {
      "column": "10",
      "line": "3900",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "ADC_SQR1_SQ16_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@264890@macro@ADC_SQR1_SQ16_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR1_SQ16_2",
    "location": {
      "column": "10",
      "line": "3901",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "ADC_SQR1_SQ16_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@264980@macro@ADC_SQR1_SQ16_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR1_SQ16_3",
    "location": {
      "column": "10",
      "line": "3902",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "ADC_SQR1_SQ16_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@265070@macro@ADC_SQR1_SQ16_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR1_SQ16_4",
    "location": {
      "column": "10",
      "line": "3903",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "ADC_SQR1_SQ16_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@265162@macro@ADC_SQR1_L",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR1_L",
    "location": {
      "column": "10",
      "line": "3905",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "ADC_SQR1_L",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@265292@macro@ADC_SQR1_L_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR1_L_0",
    "location": {
      "column": "10",
      "line": "3906",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "ADC_SQR1_L_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@265382@macro@ADC_SQR1_L_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR1_L_1",
    "location": {
      "column": "10",
      "line": "3907",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "ADC_SQR1_L_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@265472@macro@ADC_SQR1_L_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR1_L_2",
    "location": {
      "column": "10",
      "line": "3908",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "ADC_SQR1_L_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@265562@macro@ADC_SQR1_L_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR1_L_3",
    "location": {
      "column": "10",
      "line": "3909",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "ADC_SQR1_L_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@265736@macro@ADC_SQR2_SQ7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR2_SQ7",
    "location": {
      "column": "10",
      "line": "3912",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "ADC_SQR2_SQ7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@265871@macro@ADC_SQR2_SQ7_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR2_SQ7_0",
    "location": {
      "column": "10",
      "line": "3913",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "ADC_SQR2_SQ7_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@265961@macro@ADC_SQR2_SQ7_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR2_SQ7_1",
    "location": {
      "column": "10",
      "line": "3914",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "ADC_SQR2_SQ7_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@266051@macro@ADC_SQR2_SQ7_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR2_SQ7_2",
    "location": {
      "column": "10",
      "line": "3915",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "ADC_SQR2_SQ7_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@266141@macro@ADC_SQR2_SQ7_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR2_SQ7_3",
    "location": {
      "column": "10",
      "line": "3916",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "ADC_SQR2_SQ7_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@266231@macro@ADC_SQR2_SQ7_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR2_SQ7_4",
    "location": {
      "column": "10",
      "line": "3917",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "ADC_SQR2_SQ7_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@266323@macro@ADC_SQR2_SQ8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR2_SQ8",
    "location": {
      "column": "10",
      "line": "3919",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "ADC_SQR2_SQ8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@266458@macro@ADC_SQR2_SQ8_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR2_SQ8_0",
    "location": {
      "column": "10",
      "line": "3920",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "ADC_SQR2_SQ8_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@266548@macro@ADC_SQR2_SQ8_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR2_SQ8_1",
    "location": {
      "column": "10",
      "line": "3921",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "ADC_SQR2_SQ8_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@266638@macro@ADC_SQR2_SQ8_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR2_SQ8_2",
    "location": {
      "column": "10",
      "line": "3922",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "ADC_SQR2_SQ8_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@266728@macro@ADC_SQR2_SQ8_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR2_SQ8_3",
    "location": {
      "column": "10",
      "line": "3923",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "ADC_SQR2_SQ8_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@266818@macro@ADC_SQR2_SQ8_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR2_SQ8_4",
    "location": {
      "column": "10",
      "line": "3924",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "ADC_SQR2_SQ8_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@266910@macro@ADC_SQR2_SQ9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR2_SQ9",
    "location": {
      "column": "10",
      "line": "3926",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "ADC_SQR2_SQ9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@267045@macro@ADC_SQR2_SQ9_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR2_SQ9_0",
    "location": {
      "column": "10",
      "line": "3927",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "ADC_SQR2_SQ9_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@267135@macro@ADC_SQR2_SQ9_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR2_SQ9_1",
    "location": {
      "column": "10",
      "line": "3928",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "ADC_SQR2_SQ9_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@267225@macro@ADC_SQR2_SQ9_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR2_SQ9_2",
    "location": {
      "column": "10",
      "line": "3929",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "ADC_SQR2_SQ9_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@267315@macro@ADC_SQR2_SQ9_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR2_SQ9_3",
    "location": {
      "column": "10",
      "line": "3930",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "ADC_SQR2_SQ9_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@267405@macro@ADC_SQR2_SQ9_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR2_SQ9_4",
    "location": {
      "column": "10",
      "line": "3931",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "ADC_SQR2_SQ9_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@267497@macro@ADC_SQR2_SQ10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR2_SQ10",
    "location": {
      "column": "10",
      "line": "3933",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "ADC_SQR2_SQ10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@267634@macro@ADC_SQR2_SQ10_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR2_SQ10_0",
    "location": {
      "column": "10",
      "line": "3934",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "ADC_SQR2_SQ10_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@267724@macro@ADC_SQR2_SQ10_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR2_SQ10_1",
    "location": {
      "column": "10",
      "line": "3935",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "ADC_SQR2_SQ10_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@267814@macro@ADC_SQR2_SQ10_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR2_SQ10_2",
    "location": {
      "column": "10",
      "line": "3936",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "ADC_SQR2_SQ10_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@267904@macro@ADC_SQR2_SQ10_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR2_SQ10_3",
    "location": {
      "column": "10",
      "line": "3937",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "ADC_SQR2_SQ10_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@267994@macro@ADC_SQR2_SQ10_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR2_SQ10_4",
    "location": {
      "column": "10",
      "line": "3938",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "ADC_SQR2_SQ10_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@268086@macro@ADC_SQR2_SQ11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR2_SQ11",
    "location": {
      "column": "10",
      "line": "3940",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "ADC_SQR2_SQ11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@268223@macro@ADC_SQR2_SQ11_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR2_SQ11_0",
    "location": {
      "column": "10",
      "line": "3941",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "ADC_SQR2_SQ11_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@268313@macro@ADC_SQR2_SQ11_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR2_SQ11_1",
    "location": {
      "column": "10",
      "line": "3942",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "ADC_SQR2_SQ11_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@268403@macro@ADC_SQR2_SQ11_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR2_SQ11_2",
    "location": {
      "column": "10",
      "line": "3943",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "ADC_SQR2_SQ11_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@268493@macro@ADC_SQR2_SQ11_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR2_SQ11_3",
    "location": {
      "column": "10",
      "line": "3944",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "ADC_SQR2_SQ11_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@268583@macro@ADC_SQR2_SQ11_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR2_SQ11_4",
    "location": {
      "column": "10",
      "line": "3945",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "ADC_SQR2_SQ11_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@268675@macro@ADC_SQR2_SQ12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR2_SQ12",
    "location": {
      "column": "10",
      "line": "3947",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "ADC_SQR2_SQ12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@268812@macro@ADC_SQR2_SQ12_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR2_SQ12_0",
    "location": {
      "column": "10",
      "line": "3948",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "ADC_SQR2_SQ12_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@268902@macro@ADC_SQR2_SQ12_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR2_SQ12_1",
    "location": {
      "column": "10",
      "line": "3949",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "ADC_SQR2_SQ12_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@268992@macro@ADC_SQR2_SQ12_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR2_SQ12_2",
    "location": {
      "column": "10",
      "line": "3950",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "ADC_SQR2_SQ12_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@269082@macro@ADC_SQR2_SQ12_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR2_SQ12_3",
    "location": {
      "column": "10",
      "line": "3951",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "ADC_SQR2_SQ12_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@269172@macro@ADC_SQR2_SQ12_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR2_SQ12_4",
    "location": {
      "column": "10",
      "line": "3952",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "ADC_SQR2_SQ12_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@269346@macro@ADC_SQR3_SQ1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR3_SQ1",
    "location": {
      "column": "10",
      "line": "3955",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "ADC_SQR3_SQ1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@269481@macro@ADC_SQR3_SQ1_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR3_SQ1_0",
    "location": {
      "column": "10",
      "line": "3956",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "ADC_SQR3_SQ1_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@269571@macro@ADC_SQR3_SQ1_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR3_SQ1_1",
    "location": {
      "column": "10",
      "line": "3957",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "ADC_SQR3_SQ1_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@269661@macro@ADC_SQR3_SQ1_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR3_SQ1_2",
    "location": {
      "column": "10",
      "line": "3958",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "ADC_SQR3_SQ1_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@269751@macro@ADC_SQR3_SQ1_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR3_SQ1_3",
    "location": {
      "column": "10",
      "line": "3959",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "ADC_SQR3_SQ1_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@269841@macro@ADC_SQR3_SQ1_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR3_SQ1_4",
    "location": {
      "column": "10",
      "line": "3960",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "ADC_SQR3_SQ1_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@269933@macro@ADC_SQR3_SQ2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR3_SQ2",
    "location": {
      "column": "10",
      "line": "3962",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "ADC_SQR3_SQ2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@270068@macro@ADC_SQR3_SQ2_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR3_SQ2_0",
    "location": {
      "column": "10",
      "line": "3963",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "ADC_SQR3_SQ2_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@270158@macro@ADC_SQR3_SQ2_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR3_SQ2_1",
    "location": {
      "column": "10",
      "line": "3964",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "ADC_SQR3_SQ2_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@270248@macro@ADC_SQR3_SQ2_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR3_SQ2_2",
    "location": {
      "column": "10",
      "line": "3965",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "ADC_SQR3_SQ2_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@270338@macro@ADC_SQR3_SQ2_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR3_SQ2_3",
    "location": {
      "column": "10",
      "line": "3966",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "ADC_SQR3_SQ2_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@270428@macro@ADC_SQR3_SQ2_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR3_SQ2_4",
    "location": {
      "column": "10",
      "line": "3967",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "ADC_SQR3_SQ2_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@270520@macro@ADC_SQR3_SQ3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR3_SQ3",
    "location": {
      "column": "10",
      "line": "3969",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "ADC_SQR3_SQ3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@270655@macro@ADC_SQR3_SQ3_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR3_SQ3_0",
    "location": {
      "column": "10",
      "line": "3970",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "ADC_SQR3_SQ3_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@270745@macro@ADC_SQR3_SQ3_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR3_SQ3_1",
    "location": {
      "column": "10",
      "line": "3971",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "ADC_SQR3_SQ3_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@270835@macro@ADC_SQR3_SQ3_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR3_SQ3_2",
    "location": {
      "column": "10",
      "line": "3972",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "ADC_SQR3_SQ3_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@270925@macro@ADC_SQR3_SQ3_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR3_SQ3_3",
    "location": {
      "column": "10",
      "line": "3973",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "ADC_SQR3_SQ3_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@271015@macro@ADC_SQR3_SQ3_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR3_SQ3_4",
    "location": {
      "column": "10",
      "line": "3974",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "ADC_SQR3_SQ3_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@271107@macro@ADC_SQR3_SQ4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR3_SQ4",
    "location": {
      "column": "10",
      "line": "3976",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "ADC_SQR3_SQ4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@271242@macro@ADC_SQR3_SQ4_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR3_SQ4_0",
    "location": {
      "column": "10",
      "line": "3977",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "ADC_SQR3_SQ4_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@271332@macro@ADC_SQR3_SQ4_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR3_SQ4_1",
    "location": {
      "column": "10",
      "line": "3978",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "ADC_SQR3_SQ4_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@271422@macro@ADC_SQR3_SQ4_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR3_SQ4_2",
    "location": {
      "column": "10",
      "line": "3979",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "ADC_SQR3_SQ4_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@271512@macro@ADC_SQR3_SQ4_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR3_SQ4_3",
    "location": {
      "column": "10",
      "line": "3980",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "ADC_SQR3_SQ4_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@271602@macro@ADC_SQR3_SQ4_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR3_SQ4_4",
    "location": {
      "column": "10",
      "line": "3981",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "ADC_SQR3_SQ4_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@271694@macro@ADC_SQR3_SQ5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR3_SQ5",
    "location": {
      "column": "10",
      "line": "3983",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "ADC_SQR3_SQ5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@271829@macro@ADC_SQR3_SQ5_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR3_SQ5_0",
    "location": {
      "column": "10",
      "line": "3984",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "ADC_SQR3_SQ5_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@271919@macro@ADC_SQR3_SQ5_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR3_SQ5_1",
    "location": {
      "column": "10",
      "line": "3985",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "ADC_SQR3_SQ5_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@272009@macro@ADC_SQR3_SQ5_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR3_SQ5_2",
    "location": {
      "column": "10",
      "line": "3986",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "ADC_SQR3_SQ5_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@272099@macro@ADC_SQR3_SQ5_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR3_SQ5_3",
    "location": {
      "column": "10",
      "line": "3987",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "ADC_SQR3_SQ5_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@272189@macro@ADC_SQR3_SQ5_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR3_SQ5_4",
    "location": {
      "column": "10",
      "line": "3988",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "ADC_SQR3_SQ5_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@272281@macro@ADC_SQR3_SQ6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR3_SQ6",
    "location": {
      "column": "10",
      "line": "3990",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "ADC_SQR3_SQ6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@272416@macro@ADC_SQR3_SQ6_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR3_SQ6_0",
    "location": {
      "column": "10",
      "line": "3991",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "ADC_SQR3_SQ6_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@272506@macro@ADC_SQR3_SQ6_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR3_SQ6_1",
    "location": {
      "column": "10",
      "line": "3992",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "ADC_SQR3_SQ6_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@272596@macro@ADC_SQR3_SQ6_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR3_SQ6_2",
    "location": {
      "column": "10",
      "line": "3993",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "ADC_SQR3_SQ6_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@272686@macro@ADC_SQR3_SQ6_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR3_SQ6_3",
    "location": {
      "column": "10",
      "line": "3994",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "ADC_SQR3_SQ6_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@272776@macro@ADC_SQR3_SQ6_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR3_SQ6_4",
    "location": {
      "column": "10",
      "line": "3995",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "ADC_SQR3_SQ6_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@272950@macro@ADC_JSQR_JSQ1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_JSQR_JSQ1",
    "location": {
      "column": "10",
      "line": "3998",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "ADC_JSQR_JSQ1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@273089@macro@ADC_JSQR_JSQ1_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_JSQR_JSQ1_0",
    "location": {
      "column": "10",
      "line": "3999",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "ADC_JSQR_JSQ1_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@273179@macro@ADC_JSQR_JSQ1_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_JSQR_JSQ1_1",
    "location": {
      "column": "10",
      "line": "4000",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "ADC_JSQR_JSQ1_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@273269@macro@ADC_JSQR_JSQ1_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_JSQR_JSQ1_2",
    "location": {
      "column": "10",
      "line": "4001",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "ADC_JSQR_JSQ1_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@273359@macro@ADC_JSQR_JSQ1_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_JSQR_JSQ1_3",
    "location": {
      "column": "10",
      "line": "4002",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "ADC_JSQR_JSQ1_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@273449@macro@ADC_JSQR_JSQ1_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_JSQR_JSQ1_4",
    "location": {
      "column": "10",
      "line": "4003",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "ADC_JSQR_JSQ1_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@273541@macro@ADC_JSQR_JSQ2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_JSQR_JSQ2",
    "location": {
      "column": "10",
      "line": "4005",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "ADC_JSQR_JSQ2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@273678@macro@ADC_JSQR_JSQ2_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_JSQR_JSQ2_0",
    "location": {
      "column": "10",
      "line": "4006",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "ADC_JSQR_JSQ2_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@273768@macro@ADC_JSQR_JSQ2_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_JSQR_JSQ2_1",
    "location": {
      "column": "10",
      "line": "4007",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "ADC_JSQR_JSQ2_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@273858@macro@ADC_JSQR_JSQ2_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_JSQR_JSQ2_2",
    "location": {
      "column": "10",
      "line": "4008",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "ADC_JSQR_JSQ2_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@273948@macro@ADC_JSQR_JSQ2_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_JSQR_JSQ2_3",
    "location": {
      "column": "10",
      "line": "4009",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "ADC_JSQR_JSQ2_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@274038@macro@ADC_JSQR_JSQ2_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_JSQR_JSQ2_4",
    "location": {
      "column": "10",
      "line": "4010",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "ADC_JSQR_JSQ2_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@274130@macro@ADC_JSQR_JSQ3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_JSQR_JSQ3",
    "location": {
      "column": "10",
      "line": "4012",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "ADC_JSQR_JSQ3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@274267@macro@ADC_JSQR_JSQ3_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_JSQR_JSQ3_0",
    "location": {
      "column": "10",
      "line": "4013",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "ADC_JSQR_JSQ3_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@274357@macro@ADC_JSQR_JSQ3_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_JSQR_JSQ3_1",
    "location": {
      "column": "10",
      "line": "4014",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "ADC_JSQR_JSQ3_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@274447@macro@ADC_JSQR_JSQ3_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_JSQR_JSQ3_2",
    "location": {
      "column": "10",
      "line": "4015",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "ADC_JSQR_JSQ3_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@274537@macro@ADC_JSQR_JSQ3_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_JSQR_JSQ3_3",
    "location": {
      "column": "10",
      "line": "4016",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "ADC_JSQR_JSQ3_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@274627@macro@ADC_JSQR_JSQ3_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_JSQR_JSQ3_4",
    "location": {
      "column": "10",
      "line": "4017",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "ADC_JSQR_JSQ3_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@274719@macro@ADC_JSQR_JSQ4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_JSQR_JSQ4",
    "location": {
      "column": "10",
      "line": "4019",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "ADC_JSQR_JSQ4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@274856@macro@ADC_JSQR_JSQ4_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_JSQR_JSQ4_0",
    "location": {
      "column": "10",
      "line": "4020",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "ADC_JSQR_JSQ4_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@274946@macro@ADC_JSQR_JSQ4_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_JSQR_JSQ4_1",
    "location": {
      "column": "10",
      "line": "4021",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "ADC_JSQR_JSQ4_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@275036@macro@ADC_JSQR_JSQ4_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_JSQR_JSQ4_2",
    "location": {
      "column": "10",
      "line": "4022",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "ADC_JSQR_JSQ4_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@275126@macro@ADC_JSQR_JSQ4_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_JSQR_JSQ4_3",
    "location": {
      "column": "10",
      "line": "4023",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "ADC_JSQR_JSQ4_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@275216@macro@ADC_JSQR_JSQ4_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_JSQR_JSQ4_4",
    "location": {
      "column": "10",
      "line": "4024",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "ADC_JSQR_JSQ4_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@275308@macro@ADC_JSQR_JL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_JSQR_JL",
    "location": {
      "column": "10",
      "line": "4026",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "ADC_JSQR_JL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@275432@macro@ADC_JSQR_JL_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_JSQR_JL_0",
    "location": {
      "column": "10",
      "line": "4027",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "ADC_JSQR_JL_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@275522@macro@ADC_JSQR_JL_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_JSQR_JL_1",
    "location": {
      "column": "10",
      "line": "4028",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "ADC_JSQR_JL_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@275696@macro@ADC_JDR1_JDATA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_JDR1_JDATA",
    "location": {
      "column": "10",
      "line": "4031",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "ADC_JDR1_JDATA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@275878@macro@ADC_JDR2_JDATA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_JDR2_JDATA",
    "location": {
      "column": "10",
      "line": "4034",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "ADC_JDR2_JDATA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@276060@macro@ADC_JDR3_JDATA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_JDR3_JDATA",
    "location": {
      "column": "10",
      "line": "4037",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "ADC_JDR3_JDATA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@276242@macro@ADC_JDR4_JDATA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_JDR4_JDATA",
    "location": {
      "column": "10",
      "line": "4040",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "ADC_JDR4_JDATA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@276424@macro@ADC_DR_DATA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_DR_DATA",
    "location": {
      "column": "10",
      "line": "4043",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "ADC_DR_DATA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@276521@macro@ADC_DR_ADC2DATA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_DR_ADC2DATA",
    "location": {
      "column": "10",
      "line": "4044",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "ADC_DR_ADC2DATA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@277111@macro@DAC_CR_EN1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_CR_EN1",
    "location": {
      "column": "10",
      "line": "4053",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "DAC_CR_EN1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@277215@macro@DAC_CR_BOFF1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_CR_BOFF1",
    "location": {
      "column": "10",
      "line": "4054",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "DAC_CR_BOFF1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@277334@macro@DAC_CR_TEN1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_CR_TEN1",
    "location": {
      "column": "10",
      "line": "4055",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "DAC_CR_TEN1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@277448@macro@DAC_CR_TSEL1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_CR_TSEL1",
    "location": {
      "column": "10",
      "line": "4057",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "DAC_CR_TSEL1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@277576@macro@DAC_CR_TSEL1_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_CR_TSEL1_0",
    "location": {
      "column": "10",
      "line": "4058",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "DAC_CR_TSEL1_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@277666@macro@DAC_CR_TSEL1_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_CR_TSEL1_1",
    "location": {
      "column": "10",
      "line": "4059",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "DAC_CR_TSEL1_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@277756@macro@DAC_CR_TSEL1_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_CR_TSEL1_2",
    "location": {
      "column": "10",
      "line": "4060",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "DAC_CR_TSEL1_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@277848@macro@DAC_CR_WAVE1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_CR_WAVE1",
    "location": {
      "column": "10",
      "line": "4062",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "DAC_CR_WAVE1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@277996@macro@DAC_CR_WAVE1_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_CR_WAVE1_0",
    "location": {
      "column": "10",
      "line": "4063",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "DAC_CR_WAVE1_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@278086@macro@DAC_CR_WAVE1_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_CR_WAVE1_1",
    "location": {
      "column": "10",
      "line": "4064",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "DAC_CR_WAVE1_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@278178@macro@DAC_CR_MAMP1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_CR_MAMP1",
    "location": {
      "column": "10",
      "line": "4066",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "DAC_CR_MAMP1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@278312@macro@DAC_CR_MAMP1_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_CR_MAMP1_0",
    "location": {
      "column": "10",
      "line": "4067",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "DAC_CR_MAMP1_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@278402@macro@DAC_CR_MAMP1_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_CR_MAMP1_1",
    "location": {
      "column": "10",
      "line": "4068",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "DAC_CR_MAMP1_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@278492@macro@DAC_CR_MAMP1_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_CR_MAMP1_2",
    "location": {
      "column": "10",
      "line": "4069",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "DAC_CR_MAMP1_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@278582@macro@DAC_CR_MAMP1_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_CR_MAMP1_3",
    "location": {
      "column": "10",
      "line": "4070",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "DAC_CR_MAMP1_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@278674@macro@DAC_CR_DMAEN1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_CR_DMAEN1",
    "location": {
      "column": "10",
      "line": "4072",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "DAC_CR_DMAEN1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@278782@macro@DAC_CR_EN2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_CR_EN2",
    "location": {
      "column": "10",
      "line": "4073",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "DAC_CR_EN2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@278886@macro@DAC_CR_BOFF2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_CR_BOFF2",
    "location": {
      "column": "10",
      "line": "4074",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "DAC_CR_BOFF2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@279005@macro@DAC_CR_TEN2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_CR_TEN2",
    "location": {
      "column": "10",
      "line": "4075",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "DAC_CR_TEN2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@279119@macro@DAC_CR_TSEL2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_CR_TSEL2",
    "location": {
      "column": "10",
      "line": "4077",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "DAC_CR_TSEL2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@279247@macro@DAC_CR_TSEL2_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_CR_TSEL2_0",
    "location": {
      "column": "10",
      "line": "4078",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "DAC_CR_TSEL2_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@279337@macro@DAC_CR_TSEL2_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_CR_TSEL2_1",
    "location": {
      "column": "10",
      "line": "4079",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "DAC_CR_TSEL2_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@279427@macro@DAC_CR_TSEL2_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_CR_TSEL2_2",
    "location": {
      "column": "10",
      "line": "4080",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "DAC_CR_TSEL2_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@279519@macro@DAC_CR_WAVE2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_CR_WAVE2",
    "location": {
      "column": "10",
      "line": "4082",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "DAC_CR_WAVE2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@279667@macro@DAC_CR_WAVE2_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_CR_WAVE2_0",
    "location": {
      "column": "10",
      "line": "4083",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "DAC_CR_WAVE2_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@279757@macro@DAC_CR_WAVE2_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_CR_WAVE2_1",
    "location": {
      "column": "10",
      "line": "4084",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "DAC_CR_WAVE2_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@279849@macro@DAC_CR_MAMP2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_CR_MAMP2",
    "location": {
      "column": "10",
      "line": "4086",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "DAC_CR_MAMP2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@279983@macro@DAC_CR_MAMP2_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_CR_MAMP2_0",
    "location": {
      "column": "10",
      "line": "4087",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "DAC_CR_MAMP2_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@280073@macro@DAC_CR_MAMP2_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_CR_MAMP2_1",
    "location": {
      "column": "10",
      "line": "4088",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "DAC_CR_MAMP2_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@280163@macro@DAC_CR_MAMP2_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_CR_MAMP2_2",
    "location": {
      "column": "10",
      "line": "4089",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "DAC_CR_MAMP2_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@280253@macro@DAC_CR_MAMP2_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_CR_MAMP2_3",
    "location": {
      "column": "10",
      "line": "4090",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "DAC_CR_MAMP2_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@280345@macro@DAC_CR_DMAEN2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_CR_DMAEN2",
    "location": {
      "column": "10",
      "line": "4092",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "DAC_CR_DMAEN2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@280538@macro@DAC_SWTRIGR_SWTRIG1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_SWTRIGR_SWTRIG1",
    "location": {
      "column": "10",
      "line": "4095",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "DAC_SWTRIGR_SWTRIG1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@280652@macro@DAC_SWTRIGR_SWTRIG2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_SWTRIGR_SWTRIG2",
    "location": {
      "column": "10",
      "line": "4096",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "DAC_SWTRIGR_SWTRIG2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@280850@macro@DAC_DHR12R1_DACC1DHR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_DHR12R1_DACC1DHR",
    "location": {
      "column": "10",
      "line": "4099",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "DAC_DHR12R1_DACC1DHR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@281057@macro@DAC_DHR12L1_DACC1DHR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_DHR12L1_DACC1DHR",
    "location": {
      "column": "10",
      "line": "4102",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "DAC_DHR12L1_DACC1DHR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@281263@macro@DAC_DHR8R1_DACC1DHR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_DHR8R1_DACC1DHR",
    "location": {
      "column": "10",
      "line": "4105",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "DAC_DHR8R1_DACC1DHR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@281469@macro@DAC_DHR12R2_DACC2DHR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_DHR12R2_DACC2DHR",
    "location": {
      "column": "10",
      "line": "4108",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "DAC_DHR12R2_DACC2DHR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@281676@macro@DAC_DHR12L2_DACC2DHR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_DHR12L2_DACC2DHR",
    "location": {
      "column": "10",
      "line": "4111",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "DAC_DHR12L2_DACC2DHR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@281882@macro@DAC_DHR8R2_DACC2DHR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_DHR8R2_DACC2DHR",
    "location": {
      "column": "10",
      "line": "4114",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "DAC_DHR8R2_DACC2DHR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@282088@macro@DAC_DHR12RD_DACC1DHR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_DHR12RD_DACC1DHR",
    "location": {
      "column": "10",
      "line": "4117",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "DAC_DHR12RD_DACC1DHR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@282211@macro@DAC_DHR12RD_DACC2DHR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_DHR12RD_DACC2DHR",
    "location": {
      "column": "10",
      "line": "4118",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "DAC_DHR12RD_DACC2DHR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@282418@macro@DAC_DHR12LD_DACC1DHR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_DHR12LD_DACC1DHR",
    "location": {
      "column": "10",
      "line": "4121",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "DAC_DHR12LD_DACC1DHR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@282540@macro@DAC_DHR12LD_DACC2DHR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_DHR12LD_DACC2DHR",
    "location": {
      "column": "10",
      "line": "4122",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "DAC_DHR12LD_DACC2DHR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@282746@macro@DAC_DHR8RD_DACC1DHR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_DHR8RD_DACC1DHR",
    "location": {
      "column": "10",
      "line": "4125",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "DAC_DHR8RD_DACC1DHR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@282868@macro@DAC_DHR8RD_DACC2DHR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_DHR8RD_DACC2DHR",
    "location": {
      "column": "10",
      "line": "4126",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "DAC_DHR8RD_DACC2DHR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@283074@macro@DAC_DOR1_DACC1DOR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_DOR1_DACC1DOR",
    "location": {
      "column": "10",
      "line": "4129",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "DAC_DOR1_DACC1DOR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@283267@macro@DAC_DOR2_DACC2DOR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_DOR2_DACC2DOR",
    "location": {
      "column": "10",
      "line": "4132",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "DAC_DOR2_DACC2DOR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@283460@macro@DAC_SR_DMAUDR1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_SR_DMAUDR1",
    "location": {
      "column": "10",
      "line": "4135",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "DAC_SR_DMAUDR1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@283575@macro@DAC_SR_DMAUDR2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_SR_DMAUDR2",
    "location": {
      "column": "10",
      "line": "4136",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "DAC_SR_DMAUDR2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@284184@macro@CEC_CFGR_PE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CEC_CFGR_PE",
    "location": {
      "column": "10",
      "line": "4144",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CEC_CFGR_PE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@284269@macro@CEC_CFGR_IE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CEC_CFGR_IE",
    "location": {
      "column": "10",
      "line": "4145",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CEC_CFGR_IE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@284353@macro@CEC_CFGR_BTEM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CEC_CFGR_BTEM",
    "location": {
      "column": "10",
      "line": "4146",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CEC_CFGR_BTEM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@284442@macro@CEC_CFGR_BPEM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CEC_CFGR_BPEM",
    "location": {
      "column": "10",
      "line": "4147",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CEC_CFGR_BPEM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@284614@macro@CEC_OAR_OA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CEC_OAR_OA",
    "location": {
      "column": "10",
      "line": "4150",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CEC_OAR_OA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@284702@macro@CEC_OAR_OA_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CEC_OAR_OA_0",
    "location": {
      "column": "10",
      "line": "4151",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CEC_OAR_OA_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@284775@macro@CEC_OAR_OA_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CEC_OAR_OA_1",
    "location": {
      "column": "10",
      "line": "4152",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CEC_OAR_OA_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@284848@macro@CEC_OAR_OA_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CEC_OAR_OA_2",
    "location": {
      "column": "10",
      "line": "4153",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CEC_OAR_OA_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@284921@macro@CEC_OAR_OA_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CEC_OAR_OA_3",
    "location": {
      "column": "10",
      "line": "4154",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CEC_OAR_OA_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@285078@macro@CEC_PRES_PRES",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CEC_PRES_PRES",
    "location": {
      "column": "10",
      "line": "4157",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CEC_PRES_PRES",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@285250@macro@CEC_ESR_BTE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CEC_ESR_BTE",
    "location": {
      "column": "10",
      "line": "4160",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CEC_ESR_BTE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@285334@macro@CEC_ESR_BPE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CEC_ESR_BPE",
    "location": {
      "column": "10",
      "line": "4161",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CEC_ESR_BPE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@285418@macro@CEC_ESR_RBTFE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CEC_ESR_RBTFE",
    "location": {
      "column": "10",
      "line": "4162",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CEC_ESR_RBTFE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@285518@macro@CEC_ESR_SBE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CEC_ESR_SBE",
    "location": {
      "column": "10",
      "line": "4163",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CEC_ESR_SBE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@285601@macro@CEC_ESR_ACKE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CEC_ESR_ACKE",
    "location": {
      "column": "10",
      "line": "4164",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CEC_ESR_ACKE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@285692@macro@CEC_ESR_LINE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CEC_ESR_LINE",
    "location": {
      "column": "10",
      "line": "4165",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CEC_ESR_LINE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@285770@macro@CEC_ESR_TBTFE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CEC_ESR_TBTFE",
    "location": {
      "column": "10",
      "line": "4166",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CEC_ESR_TBTFE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@285953@macro@CEC_CSR_TSOM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CEC_CSR_TSOM",
    "location": {
      "column": "10",
      "line": "4169",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CEC_CSR_TSOM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@286040@macro@CEC_CSR_TEOM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CEC_CSR_TEOM",
    "location": {
      "column": "10",
      "line": "4170",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CEC_CSR_TEOM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@286125@macro@CEC_CSR_TERR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CEC_CSR_TERR",
    "location": {
      "column": "10",
      "line": "4171",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CEC_CSR_TERR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@286201@macro@CEC_CSR_TBTRF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CEC_CSR_TBTRF",
    "location": {
      "column": "10",
      "line": "4172",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CEC_CSR_TBTRF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@286320@macro@CEC_CSR_RSOM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CEC_CSR_RSOM",
    "location": {
      "column": "10",
      "line": "4173",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CEC_CSR_RSOM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@286407@macro@CEC_CSR_REOM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CEC_CSR_REOM",
    "location": {
      "column": "10",
      "line": "4174",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CEC_CSR_REOM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@286492@macro@CEC_CSR_RERR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CEC_CSR_RERR",
    "location": {
      "column": "10",
      "line": "4175",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CEC_CSR_RERR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@286568@macro@CEC_CSR_RBTF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CEC_CSR_RBTF",
    "location": {
      "column": "10",
      "line": "4176",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CEC_CSR_RBTF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@286745@macro@CEC_TXD_TXD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CEC_TXD_TXD",
    "location": {
      "column": "10",
      "line": "4179",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CEC_TXD_TXD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@286912@macro@CEC_RXD_RXD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CEC_RXD_RXD",
    "location": {
      "column": "10",
      "line": "4182",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CEC_RXD_RXD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@287492@macro@TIM_CR1_CEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR1_CEN",
    "location": {
      "column": "10",
      "line": "4191",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "TIM_CR1_CEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@287591@macro@TIM_CR1_UDIS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR1_UDIS",
    "location": {
      "column": "10",
      "line": "4192",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "TIM_CR1_UDIS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@287690@macro@TIM_CR1_URS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR1_URS",
    "location": {
      "column": "10",
      "line": "4193",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "TIM_CR1_URS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@287796@macro@TIM_CR1_OPM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR1_OPM",
    "location": {
      "column": "10",
      "line": "4194",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "TIM_CR1_OPM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@287895@macro@TIM_CR1_DIR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR1_DIR",
    "location": {
      "column": "10",
      "line": "4195",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "TIM_CR1_DIR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@287991@macro@TIM_CR1_CMS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR1_CMS",
    "location": {
      "column": "10",
      "line": "4197",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "TIM_CR1_CMS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@288121@macro@TIM_CR1_CMS_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR1_CMS_0",
    "location": {
      "column": "10",
      "line": "4198",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "TIM_CR1_CMS_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@288211@macro@TIM_CR1_CMS_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR1_CMS_1",
    "location": {
      "column": "10",
      "line": "4199",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "TIM_CR1_CMS_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@288303@macro@TIM_CR1_ARPE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR1_ARPE",
    "location": {
      "column": "10",
      "line": "4201",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "TIM_CR1_ARPE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@288416@macro@TIM_CR1_CKD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR1_CKD",
    "location": {
      "column": "10",
      "line": "4203",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "TIM_CR1_CKD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@288531@macro@TIM_CR1_CKD_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR1_CKD_0",
    "location": {
      "column": "10",
      "line": "4204",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "TIM_CR1_CKD_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@288621@macro@TIM_CR1_CKD_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR1_CKD_1",
    "location": {
      "column": "10",
      "line": "4205",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "TIM_CR1_CKD_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@288795@macro@TIM_CR2_CCPC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR2_CCPC",
    "location": {
      "column": "10",
      "line": "4208",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "TIM_CR2_CCPC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@288913@macro@TIM_CR2_CCUS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR2_CCUS",
    "location": {
      "column": "10",
      "line": "4209",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "TIM_CR2_CCUS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@289038@macro@TIM_CR2_CCDS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR2_CCDS",
    "location": {
      "column": "10",
      "line": "4210",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "TIM_CR2_CCDS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@289154@macro@TIM_CR2_MMS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR2_MMS",
    "location": {
      "column": "10",
      "line": "4212",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "TIM_CR2_MMS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@289276@macro@TIM_CR2_MMS_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR2_MMS_0",
    "location": {
      "column": "10",
      "line": "4213",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "TIM_CR2_MMS_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@289366@macro@TIM_CR2_MMS_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR2_MMS_1",
    "location": {
      "column": "10",
      "line": "4214",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "TIM_CR2_MMS_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@289456@macro@TIM_CR2_MMS_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR2_MMS_2",
    "location": {
      "column": "10",
      "line": "4215",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "TIM_CR2_MMS_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@289548@macro@TIM_CR2_TI1S",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR2_TI1S",
    "location": {
      "column": "10",
      "line": "4217",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "TIM_CR2_TI1S",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@289646@macro@TIM_CR2_OIS1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR2_OIS1",
    "location": {
      "column": "10",
      "line": "4218",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "TIM_CR2_OIS1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@289763@macro@TIM_CR2_OIS1N",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR2_OIS1N",
    "location": {
      "column": "10",
      "line": "4219",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "TIM_CR2_OIS1N",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@289881@macro@TIM_CR2_OIS2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR2_OIS2",
    "location": {
      "column": "10",
      "line": "4220",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "TIM_CR2_OIS2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@289998@macro@TIM_CR2_OIS2N",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR2_OIS2N",
    "location": {
      "column": "10",
      "line": "4221",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "TIM_CR2_OIS2N",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@290116@macro@TIM_CR2_OIS3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR2_OIS3",
    "location": {
      "column": "10",
      "line": "4222",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "TIM_CR2_OIS3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@290233@macro@TIM_CR2_OIS3N",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR2_OIS3N",
    "location": {
      "column": "10",
      "line": "4223",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "TIM_CR2_OIS3N",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@290351@macro@TIM_CR2_OIS4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR2_OIS4",
    "location": {
      "column": "10",
      "line": "4224",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "TIM_CR2_OIS4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@290552@macro@TIM_SMCR_SMS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SMCR_SMS",
    "location": {
      "column": "10",
      "line": "4227",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "TIM_SMCR_SMS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@290673@macro@TIM_SMCR_SMS_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SMCR_SMS_0",
    "location": {
      "column": "10",
      "line": "4228",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "TIM_SMCR_SMS_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@290763@macro@TIM_SMCR_SMS_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SMCR_SMS_1",
    "location": {
      "column": "10",
      "line": "4229",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "TIM_SMCR_SMS_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@290853@macro@TIM_SMCR_SMS_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SMCR_SMS_2",
    "location": {
      "column": "10",
      "line": "4230",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "TIM_SMCR_SMS_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@290945@macro@TIM_SMCR_TS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SMCR_TS",
    "location": {
      "column": "10",
      "line": "4232",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "TIM_SMCR_TS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@291062@macro@TIM_SMCR_TS_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SMCR_TS_0",
    "location": {
      "column": "10",
      "line": "4233",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "TIM_SMCR_TS_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@291152@macro@TIM_SMCR_TS_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SMCR_TS_1",
    "location": {
      "column": "10",
      "line": "4234",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "TIM_SMCR_TS_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@291242@macro@TIM_SMCR_TS_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SMCR_TS_2",
    "location": {
      "column": "10",
      "line": "4235",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "TIM_SMCR_TS_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@291334@macro@TIM_SMCR_MSM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SMCR_MSM",
    "location": {
      "column": "10",
      "line": "4237",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "TIM_SMCR_MSM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@291438@macro@TIM_SMCR_ETF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SMCR_ETF",
    "location": {
      "column": "10",
      "line": "4239",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "TIM_SMCR_ETF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@291562@macro@TIM_SMCR_ETF_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SMCR_ETF_0",
    "location": {
      "column": "10",
      "line": "4240",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "TIM_SMCR_ETF_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@291652@macro@TIM_SMCR_ETF_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SMCR_ETF_1",
    "location": {
      "column": "10",
      "line": "4241",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "TIM_SMCR_ETF_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@291742@macro@TIM_SMCR_ETF_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SMCR_ETF_2",
    "location": {
      "column": "10",
      "line": "4242",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "TIM_SMCR_ETF_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@291832@macro@TIM_SMCR_ETF_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SMCR_ETF_3",
    "location": {
      "column": "10",
      "line": "4243",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "TIM_SMCR_ETF_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@291924@macro@TIM_SMCR_ETPS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SMCR_ETPS",
    "location": {
      "column": "10",
      "line": "4245",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "TIM_SMCR_ETPS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@292052@macro@TIM_SMCR_ETPS_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SMCR_ETPS_0",
    "location": {
      "column": "10",
      "line": "4246",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "TIM_SMCR_ETPS_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@292142@macro@TIM_SMCR_ETPS_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SMCR_ETPS_1",
    "location": {
      "column": "10",
      "line": "4247",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "TIM_SMCR_ETPS_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@292234@macro@TIM_SMCR_ECE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SMCR_ECE",
    "location": {
      "column": "10",
      "line": "4249",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "TIM_SMCR_ECE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@292340@macro@TIM_SMCR_ETP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SMCR_ETP",
    "location": {
      "column": "10",
      "line": "4250",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "TIM_SMCR_ETP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@292534@macro@TIM_DIER_UIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DIER_UIE",
    "location": {
      "column": "10",
      "line": "4253",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "TIM_DIER_UIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@292642@macro@TIM_DIER_CC1IE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DIER_CC1IE",
    "location": {
      "column": "10",
      "line": "4254",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "TIM_DIER_CC1IE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@292761@macro@TIM_DIER_CC2IE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DIER_CC2IE",
    "location": {
      "column": "10",
      "line": "4255",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "TIM_DIER_CC2IE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@292880@macro@TIM_DIER_CC3IE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DIER_CC3IE",
    "location": {
      "column": "10",
      "line": "4256",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "TIM_DIER_CC3IE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@292999@macro@TIM_DIER_CC4IE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DIER_CC4IE",
    "location": {
      "column": "10",
      "line": "4257",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "TIM_DIER_CC4IE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@293118@macro@TIM_DIER_COMIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DIER_COMIE",
    "location": {
      "column": "10",
      "line": "4258",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "TIM_DIER_COMIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@293223@macro@TIM_DIER_TIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DIER_TIE",
    "location": {
      "column": "10",
      "line": "4259",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "TIM_DIER_TIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@293332@macro@TIM_DIER_BIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DIER_BIE",
    "location": {
      "column": "10",
      "line": "4260",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "TIM_DIER_BIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@293439@macro@TIM_DIER_UDE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DIER_UDE",
    "location": {
      "column": "10",
      "line": "4261",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "TIM_DIER_UDE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@293549@macro@TIM_DIER_CC1DE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DIER_CC1DE",
    "location": {
      "column": "10",
      "line": "4262",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "TIM_DIER_CC1DE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@293670@macro@TIM_DIER_CC2DE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DIER_CC2DE",
    "location": {
      "column": "10",
      "line": "4263",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "TIM_DIER_CC2DE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@293791@macro@TIM_DIER_CC3DE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DIER_CC3DE",
    "location": {
      "column": "10",
      "line": "4264",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "TIM_DIER_CC3DE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@293912@macro@TIM_DIER_CC4DE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DIER_CC4DE",
    "location": {
      "column": "10",
      "line": "4265",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "TIM_DIER_CC4DE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@294033@macro@TIM_DIER_COMDE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DIER_COMDE",
    "location": {
      "column": "10",
      "line": "4266",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "TIM_DIER_COMDE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@294140@macro@TIM_DIER_TDE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DIER_TDE",
    "location": {
      "column": "10",
      "line": "4267",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "TIM_DIER_TDE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@294335@macro@TIM_SR_UIF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SR_UIF",
    "location": {
      "column": "10",
      "line": "4270",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "TIM_SR_UIF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@294441@macro@TIM_SR_CC1IF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SR_CC1IF",
    "location": {
      "column": "10",
      "line": "4271",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "TIM_SR_CC1IF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@294558@macro@TIM_SR_CC2IF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SR_CC2IF",
    "location": {
      "column": "10",
      "line": "4272",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "TIM_SR_CC2IF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@294675@macro@TIM_SR_CC3IF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SR_CC3IF",
    "location": {
      "column": "10",
      "line": "4273",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "TIM_SR_CC3IF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@294792@macro@TIM_SR_CC4IF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SR_CC4IF",
    "location": {
      "column": "10",
      "line": "4274",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "TIM_SR_CC4IF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@294909@macro@TIM_SR_COMIF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SR_COMIF",
    "location": {
      "column": "10",
      "line": "4275",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "TIM_SR_COMIF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@295012@macro@TIM_SR_TIF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SR_TIF",
    "location": {
      "column": "10",
      "line": "4276",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "TIM_SR_TIF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@295119@macro@TIM_SR_BIF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SR_BIF",
    "location": {
      "column": "10",
      "line": "4277",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "TIM_SR_BIF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@295224@macro@TIM_SR_CC1OF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SR_CC1OF",
    "location": {
      "column": "10",
      "line": "4278",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "TIM_SR_CC1OF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@295343@macro@TIM_SR_CC2OF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SR_CC2OF",
    "location": {
      "column": "10",
      "line": "4279",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "TIM_SR_CC2OF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@295462@macro@TIM_SR_CC3OF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SR_CC3OF",
    "location": {
      "column": "10",
      "line": "4280",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "TIM_SR_CC3OF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@295581@macro@TIM_SR_CC4OF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SR_CC4OF",
    "location": {
      "column": "10",
      "line": "4281",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "TIM_SR_CC4OF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@295784@macro@TIM_EGR_UG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_EGR_UG",
    "location": {
      "column": "10",
      "line": "4284",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "TIM_EGR_UG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@295886@macro@TIM_EGR_CC1G",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_EGR_CC1G",
    "location": {
      "column": "10",
      "line": "4285",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "TIM_EGR_CC1G",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@295999@macro@TIM_EGR_CC2G",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_EGR_CC2G",
    "location": {
      "column": "10",
      "line": "4286",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "TIM_EGR_CC2G",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@296112@macro@TIM_EGR_CC3G",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_EGR_CC3G",
    "location": {
      "column": "10",
      "line": "4287",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "TIM_EGR_CC3G",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@296225@macro@TIM_EGR_CC4G",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_EGR_CC4G",
    "location": {
      "column": "10",
      "line": "4288",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "TIM_EGR_CC4G",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@296338@macro@TIM_EGR_COMG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_EGR_COMG",
    "location": {
      "column": "10",
      "line": "4289",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "TIM_EGR_COMG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@296464@macro@TIM_EGR_TG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_EGR_TG",
    "location": {
      "column": "10",
      "line": "4290",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "TIM_EGR_TG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@296567@macro@TIM_EGR_BG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_EGR_BG",
    "location": {
      "column": "10",
      "line": "4291",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "TIM_EGR_BG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@296752@macro@TIM_CCMR1_CC1S",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_CC1S",
    "location": {
      "column": "10",
      "line": "4294",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "TIM_CCMR1_CC1S",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@296881@macro@TIM_CCMR1_CC1S_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_CC1S_0",
    "location": {
      "column": "10",
      "line": "4295",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "TIM_CCMR1_CC1S_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@296971@macro@TIM_CCMR1_CC1S_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_CC1S_1",
    "location": {
      "column": "10",
      "line": "4296",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "TIM_CCMR1_CC1S_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@297063@macro@TIM_CCMR1_OC1FE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_OC1FE",
    "location": {
      "column": "10",
      "line": "4298",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "TIM_CCMR1_OC1FE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@297176@macro@TIM_CCMR1_OC1PE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_OC1PE",
    "location": {
      "column": "10",
      "line": "4299",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "TIM_CCMR1_OC1PE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@297294@macro@TIM_CCMR1_OC1M",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_OC1M",
    "location": {
      "column": "10",
      "line": "4301",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "TIM_CCMR1_OC1M",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@297417@macro@TIM_CCMR1_OC1M_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_OC1M_0",
    "location": {
      "column": "10",
      "line": "4302",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "TIM_CCMR1_OC1M_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@297507@macro@TIM_CCMR1_OC1M_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_OC1M_1",
    "location": {
      "column": "10",
      "line": "4303",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "TIM_CCMR1_OC1M_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@297597@macro@TIM_CCMR1_OC1M_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_OC1M_2",
    "location": {
      "column": "10",
      "line": "4304",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "TIM_CCMR1_OC1M_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@297689@macro@TIM_CCMR1_OC1CE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_OC1CE",
    "location": {
      "column": "10",
      "line": "4306",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "TIM_CCMR1_OC1CE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@297804@macro@TIM_CCMR1_CC2S",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_CC2S",
    "location": {
      "column": "10",
      "line": "4308",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "TIM_CCMR1_CC2S",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@297933@macro@TIM_CCMR1_CC2S_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_CC2S_0",
    "location": {
      "column": "10",
      "line": "4309",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "TIM_CCMR1_CC2S_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@298023@macro@TIM_CCMR1_CC2S_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_CC2S_1",
    "location": {
      "column": "10",
      "line": "4310",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "TIM_CCMR1_CC2S_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@298115@macro@TIM_CCMR1_OC2FE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_OC2FE",
    "location": {
      "column": "10",
      "line": "4312",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "TIM_CCMR1_OC2FE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@298228@macro@TIM_CCMR1_OC2PE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_OC2PE",
    "location": {
      "column": "10",
      "line": "4313",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "TIM_CCMR1_OC2PE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@298346@macro@TIM_CCMR1_OC2M",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_OC2M",
    "location": {
      "column": "10",
      "line": "4315",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "TIM_CCMR1_OC2M",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@298469@macro@TIM_CCMR1_OC2M_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_OC2M_0",
    "location": {
      "column": "10",
      "line": "4316",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "TIM_CCMR1_OC2M_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@298559@macro@TIM_CCMR1_OC2M_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_OC2M_1",
    "location": {
      "column": "10",
      "line": "4317",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "TIM_CCMR1_OC2M_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@298649@macro@TIM_CCMR1_OC2M_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_OC2M_2",
    "location": {
      "column": "10",
      "line": "4318",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "TIM_CCMR1_OC2M_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@298741@macro@TIM_CCMR1_OC2CE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_OC2CE",
    "location": {
      "column": "10",
      "line": "4320",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "TIM_CCMR1_OC2CE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@298941@macro@TIM_CCMR1_IC1PSC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_IC1PSC",
    "location": {
      "column": "10",
      "line": "4324",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "TIM_CCMR1_IC1PSC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@299070@macro@TIM_CCMR1_IC1PSC_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_IC1PSC_0",
    "location": {
      "column": "10",
      "line": "4325",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "TIM_CCMR1_IC1PSC_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@299160@macro@TIM_CCMR1_IC1PSC_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_IC1PSC_1",
    "location": {
      "column": "10",
      "line": "4326",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "TIM_CCMR1_IC1PSC_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@299252@macro@TIM_CCMR1_IC1F",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_IC1F",
    "location": {
      "column": "10",
      "line": "4328",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "TIM_CCMR1_IC1F",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@299376@macro@TIM_CCMR1_IC1F_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_IC1F_0",
    "location": {
      "column": "10",
      "line": "4329",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "TIM_CCMR1_IC1F_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@299466@macro@TIM_CCMR1_IC1F_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_IC1F_1",
    "location": {
      "column": "10",
      "line": "4330",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "TIM_CCMR1_IC1F_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@299556@macro@TIM_CCMR1_IC1F_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_IC1F_2",
    "location": {
      "column": "10",
      "line": "4331",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "TIM_CCMR1_IC1F_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@299646@macro@TIM_CCMR1_IC1F_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_IC1F_3",
    "location": {
      "column": "10",
      "line": "4332",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "TIM_CCMR1_IC1F_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@299738@macro@TIM_CCMR1_IC2PSC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_IC2PSC",
    "location": {
      "column": "10",
      "line": "4334",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "TIM_CCMR1_IC2PSC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@299867@macro@TIM_CCMR1_IC2PSC_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_IC2PSC_0",
    "location": {
      "column": "10",
      "line": "4335",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "TIM_CCMR1_IC2PSC_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@299957@macro@TIM_CCMR1_IC2PSC_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_IC2PSC_1",
    "location": {
      "column": "10",
      "line": "4336",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "TIM_CCMR1_IC2PSC_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@300049@macro@TIM_CCMR1_IC2F",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_IC2F",
    "location": {
      "column": "10",
      "line": "4338",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "TIM_CCMR1_IC2F",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@300173@macro@TIM_CCMR1_IC2F_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_IC2F_0",
    "location": {
      "column": "10",
      "line": "4339",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "TIM_CCMR1_IC2F_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@300263@macro@TIM_CCMR1_IC2F_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_IC2F_1",
    "location": {
      "column": "10",
      "line": "4340",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "TIM_CCMR1_IC2F_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@300353@macro@TIM_CCMR1_IC2F_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_IC2F_2",
    "location": {
      "column": "10",
      "line": "4341",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "TIM_CCMR1_IC2F_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@300443@macro@TIM_CCMR1_IC2F_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_IC2F_3",
    "location": {
      "column": "10",
      "line": "4342",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "TIM_CCMR1_IC2F_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@300617@macro@TIM_CCMR2_CC3S",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_CC3S",
    "location": {
      "column": "10",
      "line": "4345",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "TIM_CCMR2_CC3S",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@300746@macro@TIM_CCMR2_CC3S_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_CC3S_0",
    "location": {
      "column": "10",
      "line": "4346",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "TIM_CCMR2_CC3S_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@300836@macro@TIM_CCMR2_CC3S_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_CC3S_1",
    "location": {
      "column": "10",
      "line": "4347",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "TIM_CCMR2_CC3S_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@300928@macro@TIM_CCMR2_OC3FE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_OC3FE",
    "location": {
      "column": "10",
      "line": "4349",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "TIM_CCMR2_OC3FE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@301041@macro@TIM_CCMR2_OC3PE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_OC3PE",
    "location": {
      "column": "10",
      "line": "4350",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "TIM_CCMR2_OC3PE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@301159@macro@TIM_CCMR2_OC3M",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_OC3M",
    "location": {
      "column": "10",
      "line": "4352",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "TIM_CCMR2_OC3M",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@301282@macro@TIM_CCMR2_OC3M_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_OC3M_0",
    "location": {
      "column": "10",
      "line": "4353",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "TIM_CCMR2_OC3M_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@301372@macro@TIM_CCMR2_OC3M_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_OC3M_1",
    "location": {
      "column": "10",
      "line": "4354",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "TIM_CCMR2_OC3M_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@301462@macro@TIM_CCMR2_OC3M_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_OC3M_2",
    "location": {
      "column": "10",
      "line": "4355",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "TIM_CCMR2_OC3M_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@301554@macro@TIM_CCMR2_OC3CE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_OC3CE",
    "location": {
      "column": "10",
      "line": "4357",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "TIM_CCMR2_OC3CE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@301670@macro@TIM_CCMR2_CC4S",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_CC4S",
    "location": {
      "column": "10",
      "line": "4359",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "TIM_CCMR2_CC4S",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@301799@macro@TIM_CCMR2_CC4S_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_CC4S_0",
    "location": {
      "column": "10",
      "line": "4360",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "TIM_CCMR2_CC4S_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@301889@macro@TIM_CCMR2_CC4S_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_CC4S_1",
    "location": {
      "column": "10",
      "line": "4361",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "TIM_CCMR2_CC4S_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@301981@macro@TIM_CCMR2_OC4FE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_OC4FE",
    "location": {
      "column": "10",
      "line": "4363",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "TIM_CCMR2_OC4FE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@302094@macro@TIM_CCMR2_OC4PE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_OC4PE",
    "location": {
      "column": "10",
      "line": "4364",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "TIM_CCMR2_OC4PE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@302212@macro@TIM_CCMR2_OC4M",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_OC4M",
    "location": {
      "column": "10",
      "line": "4366",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "TIM_CCMR2_OC4M",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@302335@macro@TIM_CCMR2_OC4M_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_OC4M_0",
    "location": {
      "column": "10",
      "line": "4367",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "TIM_CCMR2_OC4M_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@302425@macro@TIM_CCMR2_OC4M_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_OC4M_1",
    "location": {
      "column": "10",
      "line": "4368",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "TIM_CCMR2_OC4M_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@302515@macro@TIM_CCMR2_OC4M_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_OC4M_2",
    "location": {
      "column": "10",
      "line": "4369",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "TIM_CCMR2_OC4M_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@302607@macro@TIM_CCMR2_OC4CE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_OC4CE",
    "location": {
      "column": "10",
      "line": "4371",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "TIM_CCMR2_OC4CE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@302807@macro@TIM_CCMR2_IC3PSC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_IC3PSC",
    "location": {
      "column": "10",
      "line": "4375",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "TIM_CCMR2_IC3PSC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@302936@macro@TIM_CCMR2_IC3PSC_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_IC3PSC_0",
    "location": {
      "column": "10",
      "line": "4376",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "TIM_CCMR2_IC3PSC_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@303026@macro@TIM_CCMR2_IC3PSC_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_IC3PSC_1",
    "location": {
      "column": "10",
      "line": "4377",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "TIM_CCMR2_IC3PSC_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@303118@macro@TIM_CCMR2_IC3F",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_IC3F",
    "location": {
      "column": "10",
      "line": "4379",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "TIM_CCMR2_IC3F",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@303242@macro@TIM_CCMR2_IC3F_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_IC3F_0",
    "location": {
      "column": "10",
      "line": "4380",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "TIM_CCMR2_IC3F_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@303332@macro@TIM_CCMR2_IC3F_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_IC3F_1",
    "location": {
      "column": "10",
      "line": "4381",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "TIM_CCMR2_IC3F_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@303422@macro@TIM_CCMR2_IC3F_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_IC3F_2",
    "location": {
      "column": "10",
      "line": "4382",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "TIM_CCMR2_IC3F_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@303512@macro@TIM_CCMR2_IC3F_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_IC3F_3",
    "location": {
      "column": "10",
      "line": "4383",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "TIM_CCMR2_IC3F_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@303604@macro@TIM_CCMR2_IC4PSC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_IC4PSC",
    "location": {
      "column": "10",
      "line": "4385",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "TIM_CCMR2_IC4PSC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@303733@macro@TIM_CCMR2_IC4PSC_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_IC4PSC_0",
    "location": {
      "column": "10",
      "line": "4386",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "TIM_CCMR2_IC4PSC_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@303823@macro@TIM_CCMR2_IC4PSC_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_IC4PSC_1",
    "location": {
      "column": "10",
      "line": "4387",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "TIM_CCMR2_IC4PSC_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@303915@macro@TIM_CCMR2_IC4F",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_IC4F",
    "location": {
      "column": "10",
      "line": "4389",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "TIM_CCMR2_IC4F",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@304039@macro@TIM_CCMR2_IC4F_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_IC4F_0",
    "location": {
      "column": "10",
      "line": "4390",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "TIM_CCMR2_IC4F_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@304129@macro@TIM_CCMR2_IC4F_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_IC4F_1",
    "location": {
      "column": "10",
      "line": "4391",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "TIM_CCMR2_IC4F_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@304219@macro@TIM_CCMR2_IC4F_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_IC4F_2",
    "location": {
      "column": "10",
      "line": "4392",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "TIM_CCMR2_IC4F_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@304309@macro@TIM_CCMR2_IC4F_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_IC4F_3",
    "location": {
      "column": "10",
      "line": "4393",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "TIM_CCMR2_IC4F_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@304483@macro@TIM_CCER_CC1E",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCER_CC1E",
    "location": {
      "column": "10",
      "line": "4396",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "TIM_CCER_CC1E",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@304599@macro@TIM_CCER_CC1P",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCER_CC1P",
    "location": {
      "column": "10",
      "line": "4397",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "TIM_CCER_CC1P",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@304717@macro@TIM_CCER_CC1NE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCER_CC1NE",
    "location": {
      "column": "10",
      "line": "4398",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "TIM_CCER_CC1NE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@304847@macro@TIM_CCER_CC1NP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCER_CC1NP",
    "location": {
      "column": "10",
      "line": "4399",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "TIM_CCER_CC1NP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@304979@macro@TIM_CCER_CC2E",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCER_CC2E",
    "location": {
      "column": "10",
      "line": "4400",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "TIM_CCER_CC2E",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@305095@macro@TIM_CCER_CC2P",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCER_CC2P",
    "location": {
      "column": "10",
      "line": "4401",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "TIM_CCER_CC2P",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@305213@macro@TIM_CCER_CC2NE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCER_CC2NE",
    "location": {
      "column": "10",
      "line": "4402",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "TIM_CCER_CC2NE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@305343@macro@TIM_CCER_CC2NP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCER_CC2NP",
    "location": {
      "column": "10",
      "line": "4403",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "TIM_CCER_CC2NP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@305475@macro@TIM_CCER_CC3E",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCER_CC3E",
    "location": {
      "column": "10",
      "line": "4404",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "TIM_CCER_CC3E",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@305591@macro@TIM_CCER_CC3P",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCER_CC3P",
    "location": {
      "column": "10",
      "line": "4405",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "TIM_CCER_CC3P",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@305709@macro@TIM_CCER_CC3NE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCER_CC3NE",
    "location": {
      "column": "10",
      "line": "4406",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "TIM_CCER_CC3NE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@305839@macro@TIM_CCER_CC3NP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCER_CC3NP",
    "location": {
      "column": "10",
      "line": "4407",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "TIM_CCER_CC3NP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@305971@macro@TIM_CCER_CC4E",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCER_CC4E",
    "location": {
      "column": "10",
      "line": "4408",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "TIM_CCER_CC4E",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@306087@macro@TIM_CCER_CC4P",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCER_CC4P",
    "location": {
      "column": "10",
      "line": "4409",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "TIM_CCER_CC4P",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@306205@macro@TIM_CCER_CC4NP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCER_CC4NP",
    "location": {
      "column": "10",
      "line": "4410",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "TIM_CCER_CC4NP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@306421@macro@TIM_CNT_CNT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CNT_CNT",
    "location": {
      "column": "10",
      "line": "4413",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "TIM_CNT_CNT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@306603@macro@TIM_PSC_PSC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_PSC_PSC",
    "location": {
      "column": "10",
      "line": "4416",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "TIM_PSC_PSC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@306787@macro@TIM_ARR_ARR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_ARR_ARR",
    "location": {
      "column": "10",
      "line": "4419",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "TIM_ARR_ARR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@306980@macro@TIM_RCR_REP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_RCR_REP",
    "location": {
      "column": "10",
      "line": "4422",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "TIM_RCR_REP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@307173@macro@TIM_CCR1_CCR1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCR1_CCR1",
    "location": {
      "column": "10",
      "line": "4425",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "TIM_CCR1_CCR1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@307365@macro@TIM_CCR2_CCR2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCR2_CCR2",
    "location": {
      "column": "10",
      "line": "4428",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "TIM_CCR2_CCR2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@307557@macro@TIM_CCR3_CCR3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCR3_CCR3",
    "location": {
      "column": "10",
      "line": "4431",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "TIM_CCR3_CCR3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@307749@macro@TIM_CCR4_CCR4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCR4_CCR4",
    "location": {
      "column": "10",
      "line": "4434",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "TIM_CCR4_CCR4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@307941@macro@TIM_BDTR_DTG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_BDTR_DTG",
    "location": {
      "column": "10",
      "line": "4437",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "TIM_BDTR_DTG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@308068@macro@TIM_BDTR_DTG_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_BDTR_DTG_0",
    "location": {
      "column": "10",
      "line": "4438",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "TIM_BDTR_DTG_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@308158@macro@TIM_BDTR_DTG_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_BDTR_DTG_1",
    "location": {
      "column": "10",
      "line": "4439",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "TIM_BDTR_DTG_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@308248@macro@TIM_BDTR_DTG_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_BDTR_DTG_2",
    "location": {
      "column": "10",
      "line": "4440",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "TIM_BDTR_DTG_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@308338@macro@TIM_BDTR_DTG_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_BDTR_DTG_3",
    "location": {
      "column": "10",
      "line": "4441",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "TIM_BDTR_DTG_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@308428@macro@TIM_BDTR_DTG_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_BDTR_DTG_4",
    "location": {
      "column": "10",
      "line": "4442",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "TIM_BDTR_DTG_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@308518@macro@TIM_BDTR_DTG_5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_BDTR_DTG_5",
    "location": {
      "column": "10",
      "line": "4443",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "TIM_BDTR_DTG_5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@308608@macro@TIM_BDTR_DTG_6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_BDTR_DTG_6",
    "location": {
      "column": "10",
      "line": "4444",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "TIM_BDTR_DTG_6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@308698@macro@TIM_BDTR_DTG_7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_BDTR_DTG_7",
    "location": {
      "column": "10",
      "line": "4445",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "TIM_BDTR_DTG_7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@308790@macro@TIM_BDTR_LOCK",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_BDTR_LOCK",
    "location": {
      "column": "10",
      "line": "4447",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "TIM_BDTR_LOCK",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@308910@macro@TIM_BDTR_LOCK_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_BDTR_LOCK_0",
    "location": {
      "column": "10",
      "line": "4448",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "TIM_BDTR_LOCK_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@309000@macro@TIM_BDTR_LOCK_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_BDTR_LOCK_1",
    "location": {
      "column": "10",
      "line": "4449",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "TIM_BDTR_LOCK_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@309092@macro@TIM_BDTR_OSSI",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_BDTR_OSSI",
    "location": {
      "column": "10",
      "line": "4451",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "TIM_BDTR_OSSI",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@309210@macro@TIM_BDTR_OSSR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_BDTR_OSSR",
    "location": {
      "column": "10",
      "line": "4452",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "TIM_BDTR_OSSR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@309327@macro@TIM_BDTR_BKE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_BDTR_BKE",
    "location": {
      "column": "10",
      "line": "4453",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "TIM_BDTR_BKE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@309424@macro@TIM_BDTR_BKP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_BDTR_BKP",
    "location": {
      "column": "10",
      "line": "4454",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "TIM_BDTR_BKP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@309523@macro@TIM_BDTR_AOE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_BDTR_AOE",
    "location": {
      "column": "10",
      "line": "4455",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "TIM_BDTR_AOE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@309631@macro@TIM_BDTR_MOE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_BDTR_MOE",
    "location": {
      "column": "10",
      "line": "4456",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "TIM_BDTR_MOE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@309818@macro@TIM_DCR_DBA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DCR_DBA",
    "location": {
      "column": "10",
      "line": "4459",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "TIM_DCR_DBA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@309935@macro@TIM_DCR_DBA_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DCR_DBA_0",
    "location": {
      "column": "10",
      "line": "4460",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "TIM_DCR_DBA_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@310025@macro@TIM_DCR_DBA_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DCR_DBA_1",
    "location": {
      "column": "10",
      "line": "4461",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "TIM_DCR_DBA_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@310115@macro@TIM_DCR_DBA_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DCR_DBA_2",
    "location": {
      "column": "10",
      "line": "4462",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "TIM_DCR_DBA_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@310205@macro@TIM_DCR_DBA_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DCR_DBA_3",
    "location": {
      "column": "10",
      "line": "4463",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "TIM_DCR_DBA_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@310295@macro@TIM_DCR_DBA_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DCR_DBA_4",
    "location": {
      "column": "10",
      "line": "4464",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "TIM_DCR_DBA_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@310387@macro@TIM_DCR_DBL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DCR_DBL",
    "location": {
      "column": "10",
      "line": "4466",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "TIM_DCR_DBL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@310504@macro@TIM_DCR_DBL_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DCR_DBL_0",
    "location": {
      "column": "10",
      "line": "4467",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "TIM_DCR_DBL_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@310594@macro@TIM_DCR_DBL_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DCR_DBL_1",
    "location": {
      "column": "10",
      "line": "4468",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "TIM_DCR_DBL_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@310684@macro@TIM_DCR_DBL_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DCR_DBL_2",
    "location": {
      "column": "10",
      "line": "4469",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "TIM_DCR_DBL_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@310774@macro@TIM_DCR_DBL_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DCR_DBL_3",
    "location": {
      "column": "10",
      "line": "4470",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "TIM_DCR_DBL_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@310864@macro@TIM_DCR_DBL_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DCR_DBL_4",
    "location": {
      "column": "10",
      "line": "4471",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "TIM_DCR_DBL_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@311038@macro@TIM_DMAR_DMAB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DMAR_DMAB",
    "location": {
      "column": "10",
      "line": "4474",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "TIM_DMAR_DMAB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@311650@macro@RTC_CRH_SECIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CRH_SECIE",
    "location": {
      "column": "10",
      "line": "4483",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "RTC_CRH_SECIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@311758@macro@RTC_CRH_ALRIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CRH_ALRIE",
    "location": {
      "column": "10",
      "line": "4484",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "RTC_CRH_ALRIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@311865@macro@RTC_CRH_OWIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CRH_OWIE",
    "location": {
      "column": "10",
      "line": "4485",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "RTC_CRH_OWIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@312059@macro@RTC_CRL_SECF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CRL_SECF",
    "location": {
      "column": "10",
      "line": "4488",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "RTC_CRL_SECF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@312155@macro@RTC_CRL_ALRF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CRL_ALRF",
    "location": {
      "column": "10",
      "line": "4489",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "RTC_CRL_ALRF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@312250@macro@RTC_CRL_OWF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CRL_OWF",
    "location": {
      "column": "10",
      "line": "4490",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "RTC_CRL_OWF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@312348@macro@RTC_CRL_RSF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CRL_RSF",
    "location": {
      "column": "10",
      "line": "4491",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "RTC_CRL_RSF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@312460@macro@RTC_CRL_CNF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CRL_CNF",
    "location": {
      "column": "10",
      "line": "4492",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "RTC_CRL_CNF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@312563@macro@RTC_CRL_RTOFF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CRL_RTOFF",
    "location": {
      "column": "10",
      "line": "4493",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "RTC_CRL_RTOFF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@312749@macro@RTC_PRLH_PRL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_PRLH_PRL",
    "location": {
      "column": "10",
      "line": "4496",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "RTC_PRLH_PRL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@312949@macro@RTC_PRLL_PRL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_PRLL_PRL",
    "location": {
      "column": "10",
      "line": "4499",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "RTC_PRLL_PRL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@313148@macro@RTC_DIVH_RTC_DIV",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_DIVH_RTC_DIV",
    "location": {
      "column": "10",
      "line": "4502",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "RTC_DIVH_RTC_DIV",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@313339@macro@RTC_DIVL_RTC_DIV",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_DIVL_RTC_DIV",
    "location": {
      "column": "10",
      "line": "4505",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "RTC_DIVL_RTC_DIV",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@313529@macro@RTC_CNTH_RTC_CNT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CNTH_RTC_CNT",
    "location": {
      "column": "10",
      "line": "4508",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "RTC_CNTH_RTC_CNT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@313714@macro@RTC_CNTL_RTC_CNT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CNTL_RTC_CNT",
    "location": {
      "column": "10",
      "line": "4511",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "RTC_CNTL_RTC_CNT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@313898@macro@RTC_ALRH_RTC_ALR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRH_RTC_ALR",
    "location": {
      "column": "10",
      "line": "4514",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "RTC_ALRH_RTC_ALR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@314081@macro@RTC_ALRL_RTC_ALR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRL_RTC_ALR",
    "location": {
      "column": "10",
      "line": "4517",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "RTC_ALRL_RTC_ALR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@314675@macro@IWDG_KR_KEY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IWDG_KR_KEY",
    "location": {
      "column": "10",
      "line": "4526",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "IWDG_KR_KEY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@314878@macro@IWDG_PR_PR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IWDG_PR_PR",
    "location": {
      "column": "10",
      "line": "4529",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "IWDG_PR_PR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@314990@macro@IWDG_PR_PR_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IWDG_PR_PR_0",
    "location": {
      "column": "10",
      "line": "4530",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "IWDG_PR_PR_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@315080@macro@IWDG_PR_PR_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IWDG_PR_PR_1",
    "location": {
      "column": "10",
      "line": "4531",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "IWDG_PR_PR_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@315170@macro@IWDG_PR_PR_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IWDG_PR_PR_2",
    "location": {
      "column": "10",
      "line": "4532",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "IWDG_PR_PR_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@315344@macro@IWDG_RLR_RL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IWDG_RLR_RL",
    "location": {
      "column": "10",
      "line": "4535",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "IWDG_RLR_RL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@315542@macro@IWDG_SR_PVU",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IWDG_SR_PVU",
    "location": {
      "column": "10",
      "line": "4538",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "IWDG_SR_PVU",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@315658@macro@IWDG_SR_RVU",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IWDG_SR_RVU",
    "location": {
      "column": "10",
      "line": "4539",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "IWDG_SR_RVU",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@316275@macro@WWDG_CR_T",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WWDG_CR_T",
    "location": {
      "column": "10",
      "line": "4548",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "WWDG_CR_T",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@316400@macro@WWDG_CR_T0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WWDG_CR_T0",
    "location": {
      "column": "10",
      "line": "4549",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "WWDG_CR_T0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@316490@macro@WWDG_CR_T1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WWDG_CR_T1",
    "location": {
      "column": "10",
      "line": "4550",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "WWDG_CR_T1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@316580@macro@WWDG_CR_T2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WWDG_CR_T2",
    "location": {
      "column": "10",
      "line": "4551",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "WWDG_CR_T2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@316670@macro@WWDG_CR_T3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WWDG_CR_T3",
    "location": {
      "column": "10",
      "line": "4552",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "WWDG_CR_T3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@316760@macro@WWDG_CR_T4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WWDG_CR_T4",
    "location": {
      "column": "10",
      "line": "4553",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "WWDG_CR_T4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@316850@macro@WWDG_CR_T5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WWDG_CR_T5",
    "location": {
      "column": "10",
      "line": "4554",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "WWDG_CR_T5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@316940@macro@WWDG_CR_T6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WWDG_CR_T6",
    "location": {
      "column": "10",
      "line": "4555",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "WWDG_CR_T6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@317032@macro@WWDG_CR_WDGA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WWDG_CR_WDGA",
    "location": {
      "column": "10",
      "line": "4557",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "WWDG_CR_WDGA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@317215@macro@WWDG_CFR_W",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WWDG_CFR_W",
    "location": {
      "column": "10",
      "line": "4560",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "WWDG_CFR_W",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@317332@macro@WWDG_CFR_W0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WWDG_CFR_W0",
    "location": {
      "column": "10",
      "line": "4561",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "WWDG_CFR_W0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@317422@macro@WWDG_CFR_W1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WWDG_CFR_W1",
    "location": {
      "column": "10",
      "line": "4562",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "WWDG_CFR_W1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@317512@macro@WWDG_CFR_W2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WWDG_CFR_W2",
    "location": {
      "column": "10",
      "line": "4563",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "WWDG_CFR_W2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@317602@macro@WWDG_CFR_W3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WWDG_CFR_W3",
    "location": {
      "column": "10",
      "line": "4564",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "WWDG_CFR_W3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@317692@macro@WWDG_CFR_W4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WWDG_CFR_W4",
    "location": {
      "column": "10",
      "line": "4565",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "WWDG_CFR_W4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@317782@macro@WWDG_CFR_W5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WWDG_CFR_W5",
    "location": {
      "column": "10",
      "line": "4566",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "WWDG_CFR_W5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@317872@macro@WWDG_CFR_W6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WWDG_CFR_W6",
    "location": {
      "column": "10",
      "line": "4567",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "WWDG_CFR_W6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@317964@macro@WWDG_CFR_WDGTB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WWDG_CFR_WDGTB",
    "location": {
      "column": "10",
      "line": "4569",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "WWDG_CFR_WDGTB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@318077@macro@WWDG_CFR_WDGTB0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WWDG_CFR_WDGTB0",
    "location": {
      "column": "10",
      "line": "4570",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "WWDG_CFR_WDGTB0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@318167@macro@WWDG_CFR_WDGTB1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WWDG_CFR_WDGTB1",
    "location": {
      "column": "10",
      "line": "4571",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "WWDG_CFR_WDGTB1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@318259@macro@WWDG_CFR_EWI",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WWDG_CFR_EWI",
    "location": {
      "column": "10",
      "line": "4573",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "WWDG_CFR_EWI",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@318450@macro@WWDG_SR_EWIF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WWDG_SR_EWIF",
    "location": {
      "column": "10",
      "line": "4576",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "WWDG_SR_EWIF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@319058@macro@FSMC_BCR1_MBKEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BCR1_MBKEN",
    "location": {
      "column": "10",
      "line": "4585",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_BCR1_MBKEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@319165@macro@FSMC_BCR1_MUXEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BCR1_MUXEN",
    "location": {
      "column": "10",
      "line": "4586",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_BCR1_MUXEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@319288@macro@FSMC_BCR1_MTYP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BCR1_MTYP",
    "location": {
      "column": "10",
      "line": "4588",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_BCR1_MTYP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@319401@macro@FSMC_BCR1_MTYP_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BCR1_MTYP_0",
    "location": {
      "column": "10",
      "line": "4589",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_BCR1_MTYP_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@319491@macro@FSMC_BCR1_MTYP_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BCR1_MTYP_1",
    "location": {
      "column": "10",
      "line": "4590",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_BCR1_MTYP_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@319583@macro@FSMC_BCR1_MWID",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BCR1_MWID",
    "location": {
      "column": "10",
      "line": "4592",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_BCR1_MWID",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@319706@macro@FSMC_BCR1_MWID_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BCR1_MWID_0",
    "location": {
      "column": "10",
      "line": "4593",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_BCR1_MWID_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@319796@macro@FSMC_BCR1_MWID_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BCR1_MWID_1",
    "location": {
      "column": "10",
      "line": "4594",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_BCR1_MWID_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@319888@macro@FSMC_BCR1_FACCEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BCR1_FACCEN",
    "location": {
      "column": "10",
      "line": "4596",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_BCR1_FACCEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@319992@macro@FSMC_BCR1_BURSTEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BCR1_BURSTEN",
    "location": {
      "column": "10",
      "line": "4597",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_BCR1_BURSTEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@320093@macro@FSMC_BCR1_WAITPOL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BCR1_WAITPOL",
    "location": {
      "column": "10",
      "line": "4598",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_BCR1_WAITPOL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@320202@macro@FSMC_BCR1_WRAPMOD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BCR1_WRAPMOD",
    "location": {
      "column": "10",
      "line": "4599",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_BCR1_WRAPMOD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@320313@macro@FSMC_BCR1_WAITCFG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BCR1_WAITCFG",
    "location": {
      "column": "10",
      "line": "4600",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_BCR1_WAITCFG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@320423@macro@FSMC_BCR1_WREN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BCR1_WREN",
    "location": {
      "column": "10",
      "line": "4601",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_BCR1_WREN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@320524@macro@FSMC_BCR1_WAITEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BCR1_WAITEN",
    "location": {
      "column": "10",
      "line": "4602",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_BCR1_WAITEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@320624@macro@FSMC_BCR1_EXTMOD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BCR1_EXTMOD",
    "location": {
      "column": "10",
      "line": "4603",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_BCR1_EXTMOD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@320729@macro@FSMC_BCR1_ASYNCWAIT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BCR1_ASYNCWAIT",
    "location": {
      "column": "10",
      "line": "4604",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_BCR1_ASYNCWAIT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@320830@macro@FSMC_BCR1_CBURSTRW",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BCR1_CBURSTRW",
    "location": {
      "column": "10",
      "line": "4605",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_BCR1_CBURSTRW",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@321017@macro@FSMC_BCR2_MBKEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BCR2_MBKEN",
    "location": {
      "column": "10",
      "line": "4608",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_BCR2_MBKEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@321124@macro@FSMC_BCR2_MUXEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BCR2_MUXEN",
    "location": {
      "column": "10",
      "line": "4609",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_BCR2_MUXEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@321247@macro@FSMC_BCR2_MTYP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BCR2_MTYP",
    "location": {
      "column": "10",
      "line": "4611",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_BCR2_MTYP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@321360@macro@FSMC_BCR2_MTYP_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BCR2_MTYP_0",
    "location": {
      "column": "10",
      "line": "4612",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_BCR2_MTYP_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@321450@macro@FSMC_BCR2_MTYP_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BCR2_MTYP_1",
    "location": {
      "column": "10",
      "line": "4613",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_BCR2_MTYP_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@321542@macro@FSMC_BCR2_MWID",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BCR2_MWID",
    "location": {
      "column": "10",
      "line": "4615",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_BCR2_MWID",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@321665@macro@FSMC_BCR2_MWID_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BCR2_MWID_0",
    "location": {
      "column": "10",
      "line": "4616",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_BCR2_MWID_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@321755@macro@FSMC_BCR2_MWID_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BCR2_MWID_1",
    "location": {
      "column": "10",
      "line": "4617",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_BCR2_MWID_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@321847@macro@FSMC_BCR2_FACCEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BCR2_FACCEN",
    "location": {
      "column": "10",
      "line": "4619",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_BCR2_FACCEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@321951@macro@FSMC_BCR2_BURSTEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BCR2_BURSTEN",
    "location": {
      "column": "10",
      "line": "4620",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_BCR2_BURSTEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@322052@macro@FSMC_BCR2_WAITPOL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BCR2_WAITPOL",
    "location": {
      "column": "10",
      "line": "4621",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_BCR2_WAITPOL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@322161@macro@FSMC_BCR2_WRAPMOD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BCR2_WRAPMOD",
    "location": {
      "column": "10",
      "line": "4622",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_BCR2_WRAPMOD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@322272@macro@FSMC_BCR2_WAITCFG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BCR2_WAITCFG",
    "location": {
      "column": "10",
      "line": "4623",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_BCR2_WAITCFG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@322382@macro@FSMC_BCR2_WREN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BCR2_WREN",
    "location": {
      "column": "10",
      "line": "4624",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_BCR2_WREN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@322483@macro@FSMC_BCR2_WAITEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BCR2_WAITEN",
    "location": {
      "column": "10",
      "line": "4625",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_BCR2_WAITEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@322583@macro@FSMC_BCR2_EXTMOD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BCR2_EXTMOD",
    "location": {
      "column": "10",
      "line": "4626",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_BCR2_EXTMOD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@322688@macro@FSMC_BCR2_ASYNCWAIT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BCR2_ASYNCWAIT",
    "location": {
      "column": "10",
      "line": "4627",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_BCR2_ASYNCWAIT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@322789@macro@FSMC_BCR2_CBURSTRW",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BCR2_CBURSTRW",
    "location": {
      "column": "10",
      "line": "4628",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_BCR2_CBURSTRW",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@322976@macro@FSMC_BCR3_MBKEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BCR3_MBKEN",
    "location": {
      "column": "10",
      "line": "4631",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_BCR3_MBKEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@323083@macro@FSMC_BCR3_MUXEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BCR3_MUXEN",
    "location": {
      "column": "10",
      "line": "4632",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_BCR3_MUXEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@323206@macro@FSMC_BCR3_MTYP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BCR3_MTYP",
    "location": {
      "column": "10",
      "line": "4634",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_BCR3_MTYP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@323319@macro@FSMC_BCR3_MTYP_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BCR3_MTYP_0",
    "location": {
      "column": "10",
      "line": "4635",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_BCR3_MTYP_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@323409@macro@FSMC_BCR3_MTYP_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BCR3_MTYP_1",
    "location": {
      "column": "10",
      "line": "4636",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_BCR3_MTYP_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@323501@macro@FSMC_BCR3_MWID",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BCR3_MWID",
    "location": {
      "column": "10",
      "line": "4638",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_BCR3_MWID",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@323624@macro@FSMC_BCR3_MWID_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BCR3_MWID_0",
    "location": {
      "column": "10",
      "line": "4639",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_BCR3_MWID_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@323714@macro@FSMC_BCR3_MWID_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BCR3_MWID_1",
    "location": {
      "column": "10",
      "line": "4640",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_BCR3_MWID_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@323806@macro@FSMC_BCR3_FACCEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BCR3_FACCEN",
    "location": {
      "column": "10",
      "line": "4642",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_BCR3_FACCEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@323910@macro@FSMC_BCR3_BURSTEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BCR3_BURSTEN",
    "location": {
      "column": "10",
      "line": "4643",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_BCR3_BURSTEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@324011@macro@FSMC_BCR3_WAITPOL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BCR3_WAITPOL",
    "location": {
      "column": "10",
      "line": "4644",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_BCR3_WAITPOL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@324121@macro@FSMC_BCR3_WRAPMOD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BCR3_WRAPMOD",
    "location": {
      "column": "10",
      "line": "4645",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_BCR3_WRAPMOD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@324232@macro@FSMC_BCR3_WAITCFG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BCR3_WAITCFG",
    "location": {
      "column": "10",
      "line": "4646",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_BCR3_WAITCFG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@324342@macro@FSMC_BCR3_WREN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BCR3_WREN",
    "location": {
      "column": "10",
      "line": "4647",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_BCR3_WREN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@324443@macro@FSMC_BCR3_WAITEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BCR3_WAITEN",
    "location": {
      "column": "10",
      "line": "4648",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_BCR3_WAITEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@324543@macro@FSMC_BCR3_EXTMOD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BCR3_EXTMOD",
    "location": {
      "column": "10",
      "line": "4649",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_BCR3_EXTMOD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@324648@macro@FSMC_BCR3_ASYNCWAIT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BCR3_ASYNCWAIT",
    "location": {
      "column": "10",
      "line": "4650",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_BCR3_ASYNCWAIT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@324749@macro@FSMC_BCR3_CBURSTRW",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BCR3_CBURSTRW",
    "location": {
      "column": "10",
      "line": "4651",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_BCR3_CBURSTRW",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@324936@macro@FSMC_BCR4_MBKEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BCR4_MBKEN",
    "location": {
      "column": "10",
      "line": "4654",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_BCR4_MBKEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@325043@macro@FSMC_BCR4_MUXEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BCR4_MUXEN",
    "location": {
      "column": "10",
      "line": "4655",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_BCR4_MUXEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@325166@macro@FSMC_BCR4_MTYP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BCR4_MTYP",
    "location": {
      "column": "10",
      "line": "4657",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_BCR4_MTYP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@325279@macro@FSMC_BCR4_MTYP_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BCR4_MTYP_0",
    "location": {
      "column": "10",
      "line": "4658",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_BCR4_MTYP_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@325369@macro@FSMC_BCR4_MTYP_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BCR4_MTYP_1",
    "location": {
      "column": "10",
      "line": "4659",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_BCR4_MTYP_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@325461@macro@FSMC_BCR4_MWID",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BCR4_MWID",
    "location": {
      "column": "10",
      "line": "4661",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_BCR4_MWID",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@325584@macro@FSMC_BCR4_MWID_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BCR4_MWID_0",
    "location": {
      "column": "10",
      "line": "4662",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_BCR4_MWID_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@325674@macro@FSMC_BCR4_MWID_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BCR4_MWID_1",
    "location": {
      "column": "10",
      "line": "4663",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_BCR4_MWID_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@325766@macro@FSMC_BCR4_FACCEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BCR4_FACCEN",
    "location": {
      "column": "10",
      "line": "4665",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_BCR4_FACCEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@325870@macro@FSMC_BCR4_BURSTEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BCR4_BURSTEN",
    "location": {
      "column": "10",
      "line": "4666",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_BCR4_BURSTEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@325971@macro@FSMC_BCR4_WAITPOL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BCR4_WAITPOL",
    "location": {
      "column": "10",
      "line": "4667",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_BCR4_WAITPOL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@326080@macro@FSMC_BCR4_WRAPMOD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BCR4_WRAPMOD",
    "location": {
      "column": "10",
      "line": "4668",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_BCR4_WRAPMOD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@326191@macro@FSMC_BCR4_WAITCFG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BCR4_WAITCFG",
    "location": {
      "column": "10",
      "line": "4669",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_BCR4_WAITCFG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@326301@macro@FSMC_BCR4_WREN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BCR4_WREN",
    "location": {
      "column": "10",
      "line": "4670",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_BCR4_WREN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@326402@macro@FSMC_BCR4_WAITEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BCR4_WAITEN",
    "location": {
      "column": "10",
      "line": "4671",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_BCR4_WAITEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@326502@macro@FSMC_BCR4_EXTMOD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BCR4_EXTMOD",
    "location": {
      "column": "10",
      "line": "4672",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_BCR4_EXTMOD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@326607@macro@FSMC_BCR4_ASYNCWAIT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BCR4_ASYNCWAIT",
    "location": {
      "column": "10",
      "line": "4673",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_BCR4_ASYNCWAIT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@326708@macro@FSMC_BCR4_CBURSTRW",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BCR4_CBURSTRW",
    "location": {
      "column": "10",
      "line": "4674",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_BCR4_CBURSTRW",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@326894@macro@FSMC_BTR1_ADDSET",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR1_ADDSET",
    "location": {
      "column": "10",
      "line": "4677",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_BTR1_ADDSET",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@327026@macro@FSMC_BTR1_ADDSET_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR1_ADDSET_0",
    "location": {
      "column": "10",
      "line": "4678",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_BTR1_ADDSET_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@327116@macro@FSMC_BTR1_ADDSET_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR1_ADDSET_1",
    "location": {
      "column": "10",
      "line": "4679",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_BTR1_ADDSET_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@327206@macro@FSMC_BTR1_ADDSET_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR1_ADDSET_2",
    "location": {
      "column": "10",
      "line": "4680",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_BTR1_ADDSET_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@327296@macro@FSMC_BTR1_ADDSET_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR1_ADDSET_3",
    "location": {
      "column": "10",
      "line": "4681",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_BTR1_ADDSET_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@327388@macro@FSMC_BTR1_ADDHLD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR1_ADDHLD",
    "location": {
      "column": "10",
      "line": "4683",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_BTR1_ADDHLD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@327519@macro@FSMC_BTR1_ADDHLD_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR1_ADDHLD_0",
    "location": {
      "column": "10",
      "line": "4684",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_BTR1_ADDHLD_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@327609@macro@FSMC_BTR1_ADDHLD_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR1_ADDHLD_1",
    "location": {
      "column": "10",
      "line": "4685",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_BTR1_ADDHLD_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@327699@macro@FSMC_BTR1_ADDHLD_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR1_ADDHLD_2",
    "location": {
      "column": "10",
      "line": "4686",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_BTR1_ADDHLD_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@327789@macro@FSMC_BTR1_ADDHLD_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR1_ADDHLD_3",
    "location": {
      "column": "10",
      "line": "4687",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_BTR1_ADDHLD_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@327881@macro@FSMC_BTR1_DATAST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR1_DATAST",
    "location": {
      "column": "10",
      "line": "4689",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_BTR1_DATAST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@328005@macro@FSMC_BTR1_DATAST_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR1_DATAST_0",
    "location": {
      "column": "10",
      "line": "4690",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_BTR1_DATAST_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@328095@macro@FSMC_BTR1_DATAST_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR1_DATAST_1",
    "location": {
      "column": "10",
      "line": "4691",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_BTR1_DATAST_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@328185@macro@FSMC_BTR1_DATAST_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR1_DATAST_2",
    "location": {
      "column": "10",
      "line": "4692",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_BTR1_DATAST_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@328275@macro@FSMC_BTR1_DATAST_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR1_DATAST_3",
    "location": {
      "column": "10",
      "line": "4693",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_BTR1_DATAST_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@328367@macro@FSMC_BTR1_BUSTURN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR1_BUSTURN",
    "location": {
      "column": "10",
      "line": "4695",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_BTR1_BUSTURN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@328501@macro@FSMC_BTR1_BUSTURN_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR1_BUSTURN_0",
    "location": {
      "column": "10",
      "line": "4696",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_BTR1_BUSTURN_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@328591@macro@FSMC_BTR1_BUSTURN_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR1_BUSTURN_1",
    "location": {
      "column": "10",
      "line": "4697",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_BTR1_BUSTURN_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@328681@macro@FSMC_BTR1_BUSTURN_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR1_BUSTURN_2",
    "location": {
      "column": "10",
      "line": "4698",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_BTR1_BUSTURN_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@328771@macro@FSMC_BTR1_BUSTURN_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR1_BUSTURN_3",
    "location": {
      "column": "10",
      "line": "4699",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_BTR1_BUSTURN_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@328863@macro@FSMC_BTR1_CLKDIV",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR1_CLKDIV",
    "location": {
      "column": "10",
      "line": "4701",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_BTR1_CLKDIV",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@328985@macro@FSMC_BTR1_CLKDIV_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR1_CLKDIV_0",
    "location": {
      "column": "10",
      "line": "4702",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_BTR1_CLKDIV_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@329075@macro@FSMC_BTR1_CLKDIV_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR1_CLKDIV_1",
    "location": {
      "column": "10",
      "line": "4703",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_BTR1_CLKDIV_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@329165@macro@FSMC_BTR1_CLKDIV_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR1_CLKDIV_2",
    "location": {
      "column": "10",
      "line": "4704",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_BTR1_CLKDIV_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@329255@macro@FSMC_BTR1_CLKDIV_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR1_CLKDIV_3",
    "location": {
      "column": "10",
      "line": "4705",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_BTR1_CLKDIV_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@329347@macro@FSMC_BTR1_DATLAT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR1_DATLAT",
    "location": {
      "column": "10",
      "line": "4707",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_BTR1_DATLAT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@329462@macro@FSMC_BTR1_DATLAT_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR1_DATLAT_0",
    "location": {
      "column": "10",
      "line": "4708",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_BTR1_DATLAT_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@329552@macro@FSMC_BTR1_DATLAT_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR1_DATLAT_1",
    "location": {
      "column": "10",
      "line": "4709",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_BTR1_DATLAT_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@329642@macro@FSMC_BTR1_DATLAT_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR1_DATLAT_2",
    "location": {
      "column": "10",
      "line": "4710",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_BTR1_DATLAT_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@329732@macro@FSMC_BTR1_DATLAT_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR1_DATLAT_3",
    "location": {
      "column": "10",
      "line": "4711",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_BTR1_DATLAT_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@329824@macro@FSMC_BTR1_ACCMOD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR1_ACCMOD",
    "location": {
      "column": "10",
      "line": "4713",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_BTR1_ACCMOD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@329939@macro@FSMC_BTR1_ACCMOD_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR1_ACCMOD_0",
    "location": {
      "column": "10",
      "line": "4714",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_BTR1_ACCMOD_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@330029@macro@FSMC_BTR1_ACCMOD_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR1_ACCMOD_1",
    "location": {
      "column": "10",
      "line": "4715",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_BTR1_ACCMOD_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@330203@macro@FSMC_BTR2_ADDSET",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR2_ADDSET",
    "location": {
      "column": "10",
      "line": "4718",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_BTR2_ADDSET",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@330335@macro@FSMC_BTR2_ADDSET_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR2_ADDSET_0",
    "location": {
      "column": "10",
      "line": "4719",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_BTR2_ADDSET_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@330425@macro@FSMC_BTR2_ADDSET_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR2_ADDSET_1",
    "location": {
      "column": "10",
      "line": "4720",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_BTR2_ADDSET_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@330515@macro@FSMC_BTR2_ADDSET_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR2_ADDSET_2",
    "location": {
      "column": "10",
      "line": "4721",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_BTR2_ADDSET_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@330605@macro@FSMC_BTR2_ADDSET_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR2_ADDSET_3",
    "location": {
      "column": "10",
      "line": "4722",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_BTR2_ADDSET_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@330697@macro@FSMC_BTR2_ADDHLD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR2_ADDHLD",
    "location": {
      "column": "10",
      "line": "4724",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_BTR2_ADDHLD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@330828@macro@FSMC_BTR2_ADDHLD_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR2_ADDHLD_0",
    "location": {
      "column": "10",
      "line": "4725",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_BTR2_ADDHLD_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@330918@macro@FSMC_BTR2_ADDHLD_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR2_ADDHLD_1",
    "location": {
      "column": "10",
      "line": "4726",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_BTR2_ADDHLD_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@331008@macro@FSMC_BTR2_ADDHLD_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR2_ADDHLD_2",
    "location": {
      "column": "10",
      "line": "4727",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_BTR2_ADDHLD_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@331098@macro@FSMC_BTR2_ADDHLD_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR2_ADDHLD_3",
    "location": {
      "column": "10",
      "line": "4728",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_BTR2_ADDHLD_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@331190@macro@FSMC_BTR2_DATAST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR2_DATAST",
    "location": {
      "column": "10",
      "line": "4730",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_BTR2_DATAST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@331314@macro@FSMC_BTR2_DATAST_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR2_DATAST_0",
    "location": {
      "column": "10",
      "line": "4731",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_BTR2_DATAST_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@331404@macro@FSMC_BTR2_DATAST_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR2_DATAST_1",
    "location": {
      "column": "10",
      "line": "4732",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_BTR2_DATAST_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@331494@macro@FSMC_BTR2_DATAST_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR2_DATAST_2",
    "location": {
      "column": "10",
      "line": "4733",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_BTR2_DATAST_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@331584@macro@FSMC_BTR2_DATAST_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR2_DATAST_3",
    "location": {
      "column": "10",
      "line": "4734",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_BTR2_DATAST_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@331676@macro@FSMC_BTR2_BUSTURN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR2_BUSTURN",
    "location": {
      "column": "10",
      "line": "4736",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_BTR2_BUSTURN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@331810@macro@FSMC_BTR2_BUSTURN_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR2_BUSTURN_0",
    "location": {
      "column": "10",
      "line": "4737",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_BTR2_BUSTURN_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@331900@macro@FSMC_BTR2_BUSTURN_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR2_BUSTURN_1",
    "location": {
      "column": "10",
      "line": "4738",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_BTR2_BUSTURN_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@331990@macro@FSMC_BTR2_BUSTURN_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR2_BUSTURN_2",
    "location": {
      "column": "10",
      "line": "4739",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_BTR2_BUSTURN_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@332080@macro@FSMC_BTR2_BUSTURN_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR2_BUSTURN_3",
    "location": {
      "column": "10",
      "line": "4740",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_BTR2_BUSTURN_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@332172@macro@FSMC_BTR2_CLKDIV",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR2_CLKDIV",
    "location": {
      "column": "10",
      "line": "4742",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_BTR2_CLKDIV",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@332294@macro@FSMC_BTR2_CLKDIV_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR2_CLKDIV_0",
    "location": {
      "column": "10",
      "line": "4743",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_BTR2_CLKDIV_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@332384@macro@FSMC_BTR2_CLKDIV_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR2_CLKDIV_1",
    "location": {
      "column": "10",
      "line": "4744",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_BTR2_CLKDIV_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@332474@macro@FSMC_BTR2_CLKDIV_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR2_CLKDIV_2",
    "location": {
      "column": "10",
      "line": "4745",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_BTR2_CLKDIV_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@332564@macro@FSMC_BTR2_CLKDIV_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR2_CLKDIV_3",
    "location": {
      "column": "10",
      "line": "4746",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_BTR2_CLKDIV_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@332656@macro@FSMC_BTR2_DATLAT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR2_DATLAT",
    "location": {
      "column": "10",
      "line": "4748",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_BTR2_DATLAT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@332771@macro@FSMC_BTR2_DATLAT_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR2_DATLAT_0",
    "location": {
      "column": "10",
      "line": "4749",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_BTR2_DATLAT_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@332861@macro@FSMC_BTR2_DATLAT_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR2_DATLAT_1",
    "location": {
      "column": "10",
      "line": "4750",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_BTR2_DATLAT_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@332951@macro@FSMC_BTR2_DATLAT_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR2_DATLAT_2",
    "location": {
      "column": "10",
      "line": "4751",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_BTR2_DATLAT_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@333041@macro@FSMC_BTR2_DATLAT_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR2_DATLAT_3",
    "location": {
      "column": "10",
      "line": "4752",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_BTR2_DATLAT_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@333133@macro@FSMC_BTR2_ACCMOD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR2_ACCMOD",
    "location": {
      "column": "10",
      "line": "4754",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_BTR2_ACCMOD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@333248@macro@FSMC_BTR2_ACCMOD_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR2_ACCMOD_0",
    "location": {
      "column": "10",
      "line": "4755",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_BTR2_ACCMOD_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@333338@macro@FSMC_BTR2_ACCMOD_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR2_ACCMOD_1",
    "location": {
      "column": "10",
      "line": "4756",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_BTR2_ACCMOD_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@333513@macro@FSMC_BTR3_ADDSET",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR3_ADDSET",
    "location": {
      "column": "10",
      "line": "4759",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_BTR3_ADDSET",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@333645@macro@FSMC_BTR3_ADDSET_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR3_ADDSET_0",
    "location": {
      "column": "10",
      "line": "4760",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_BTR3_ADDSET_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@333735@macro@FSMC_BTR3_ADDSET_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR3_ADDSET_1",
    "location": {
      "column": "10",
      "line": "4761",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_BTR3_ADDSET_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@333825@macro@FSMC_BTR3_ADDSET_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR3_ADDSET_2",
    "location": {
      "column": "10",
      "line": "4762",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_BTR3_ADDSET_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@333915@macro@FSMC_BTR3_ADDSET_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR3_ADDSET_3",
    "location": {
      "column": "10",
      "line": "4763",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_BTR3_ADDSET_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@334007@macro@FSMC_BTR3_ADDHLD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR3_ADDHLD",
    "location": {
      "column": "10",
      "line": "4765",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_BTR3_ADDHLD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@334138@macro@FSMC_BTR3_ADDHLD_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR3_ADDHLD_0",
    "location": {
      "column": "10",
      "line": "4766",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_BTR3_ADDHLD_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@334228@macro@FSMC_BTR3_ADDHLD_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR3_ADDHLD_1",
    "location": {
      "column": "10",
      "line": "4767",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_BTR3_ADDHLD_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@334318@macro@FSMC_BTR3_ADDHLD_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR3_ADDHLD_2",
    "location": {
      "column": "10",
      "line": "4768",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_BTR3_ADDHLD_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@334408@macro@FSMC_BTR3_ADDHLD_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR3_ADDHLD_3",
    "location": {
      "column": "10",
      "line": "4769",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_BTR3_ADDHLD_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@334500@macro@FSMC_BTR3_DATAST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR3_DATAST",
    "location": {
      "column": "10",
      "line": "4771",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_BTR3_DATAST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@334624@macro@FSMC_BTR3_DATAST_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR3_DATAST_0",
    "location": {
      "column": "10",
      "line": "4772",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_BTR3_DATAST_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@334714@macro@FSMC_BTR3_DATAST_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR3_DATAST_1",
    "location": {
      "column": "10",
      "line": "4773",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_BTR3_DATAST_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@334804@macro@FSMC_BTR3_DATAST_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR3_DATAST_2",
    "location": {
      "column": "10",
      "line": "4774",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_BTR3_DATAST_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@334894@macro@FSMC_BTR3_DATAST_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR3_DATAST_3",
    "location": {
      "column": "10",
      "line": "4775",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_BTR3_DATAST_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@334986@macro@FSMC_BTR3_BUSTURN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR3_BUSTURN",
    "location": {
      "column": "10",
      "line": "4777",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_BTR3_BUSTURN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@335120@macro@FSMC_BTR3_BUSTURN_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR3_BUSTURN_0",
    "location": {
      "column": "10",
      "line": "4778",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_BTR3_BUSTURN_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@335210@macro@FSMC_BTR3_BUSTURN_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR3_BUSTURN_1",
    "location": {
      "column": "10",
      "line": "4779",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_BTR3_BUSTURN_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@335300@macro@FSMC_BTR3_BUSTURN_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR3_BUSTURN_2",
    "location": {
      "column": "10",
      "line": "4780",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_BTR3_BUSTURN_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@335390@macro@FSMC_BTR3_BUSTURN_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR3_BUSTURN_3",
    "location": {
      "column": "10",
      "line": "4781",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_BTR3_BUSTURN_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@335482@macro@FSMC_BTR3_CLKDIV",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR3_CLKDIV",
    "location": {
      "column": "10",
      "line": "4783",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_BTR3_CLKDIV",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@335604@macro@FSMC_BTR3_CLKDIV_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR3_CLKDIV_0",
    "location": {
      "column": "10",
      "line": "4784",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_BTR3_CLKDIV_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@335694@macro@FSMC_BTR3_CLKDIV_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR3_CLKDIV_1",
    "location": {
      "column": "10",
      "line": "4785",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_BTR3_CLKDIV_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@335784@macro@FSMC_BTR3_CLKDIV_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR3_CLKDIV_2",
    "location": {
      "column": "10",
      "line": "4786",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_BTR3_CLKDIV_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@335874@macro@FSMC_BTR3_CLKDIV_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR3_CLKDIV_3",
    "location": {
      "column": "10",
      "line": "4787",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_BTR3_CLKDIV_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@335966@macro@FSMC_BTR3_DATLAT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR3_DATLAT",
    "location": {
      "column": "10",
      "line": "4789",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_BTR3_DATLAT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@336081@macro@FSMC_BTR3_DATLAT_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR3_DATLAT_0",
    "location": {
      "column": "10",
      "line": "4790",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_BTR3_DATLAT_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@336171@macro@FSMC_BTR3_DATLAT_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR3_DATLAT_1",
    "location": {
      "column": "10",
      "line": "4791",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_BTR3_DATLAT_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@336261@macro@FSMC_BTR3_DATLAT_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR3_DATLAT_2",
    "location": {
      "column": "10",
      "line": "4792",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_BTR3_DATLAT_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@336351@macro@FSMC_BTR3_DATLAT_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR3_DATLAT_3",
    "location": {
      "column": "10",
      "line": "4793",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_BTR3_DATLAT_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@336443@macro@FSMC_BTR3_ACCMOD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR3_ACCMOD",
    "location": {
      "column": "10",
      "line": "4795",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_BTR3_ACCMOD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@336558@macro@FSMC_BTR3_ACCMOD_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR3_ACCMOD_0",
    "location": {
      "column": "10",
      "line": "4796",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_BTR3_ACCMOD_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@336648@macro@FSMC_BTR3_ACCMOD_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR3_ACCMOD_1",
    "location": {
      "column": "10",
      "line": "4797",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_BTR3_ACCMOD_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@336822@macro@FSMC_BTR4_ADDSET",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR4_ADDSET",
    "location": {
      "column": "10",
      "line": "4800",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_BTR4_ADDSET",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@336954@macro@FSMC_BTR4_ADDSET_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR4_ADDSET_0",
    "location": {
      "column": "10",
      "line": "4801",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_BTR4_ADDSET_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@337044@macro@FSMC_BTR4_ADDSET_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR4_ADDSET_1",
    "location": {
      "column": "10",
      "line": "4802",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_BTR4_ADDSET_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@337134@macro@FSMC_BTR4_ADDSET_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR4_ADDSET_2",
    "location": {
      "column": "10",
      "line": "4803",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_BTR4_ADDSET_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@337224@macro@FSMC_BTR4_ADDSET_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR4_ADDSET_3",
    "location": {
      "column": "10",
      "line": "4804",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_BTR4_ADDSET_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@337316@macro@FSMC_BTR4_ADDHLD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR4_ADDHLD",
    "location": {
      "column": "10",
      "line": "4806",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_BTR4_ADDHLD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@337447@macro@FSMC_BTR4_ADDHLD_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR4_ADDHLD_0",
    "location": {
      "column": "10",
      "line": "4807",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_BTR4_ADDHLD_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@337537@macro@FSMC_BTR4_ADDHLD_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR4_ADDHLD_1",
    "location": {
      "column": "10",
      "line": "4808",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_BTR4_ADDHLD_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@337627@macro@FSMC_BTR4_ADDHLD_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR4_ADDHLD_2",
    "location": {
      "column": "10",
      "line": "4809",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_BTR4_ADDHLD_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@337717@macro@FSMC_BTR4_ADDHLD_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR4_ADDHLD_3",
    "location": {
      "column": "10",
      "line": "4810",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_BTR4_ADDHLD_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@337809@macro@FSMC_BTR4_DATAST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR4_DATAST",
    "location": {
      "column": "10",
      "line": "4812",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_BTR4_DATAST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@337933@macro@FSMC_BTR4_DATAST_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR4_DATAST_0",
    "location": {
      "column": "10",
      "line": "4813",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_BTR4_DATAST_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@338023@macro@FSMC_BTR4_DATAST_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR4_DATAST_1",
    "location": {
      "column": "10",
      "line": "4814",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_BTR4_DATAST_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@338113@macro@FSMC_BTR4_DATAST_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR4_DATAST_2",
    "location": {
      "column": "10",
      "line": "4815",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_BTR4_DATAST_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@338203@macro@FSMC_BTR4_DATAST_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR4_DATAST_3",
    "location": {
      "column": "10",
      "line": "4816",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_BTR4_DATAST_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@338295@macro@FSMC_BTR4_BUSTURN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR4_BUSTURN",
    "location": {
      "column": "10",
      "line": "4818",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_BTR4_BUSTURN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@338429@macro@FSMC_BTR4_BUSTURN_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR4_BUSTURN_0",
    "location": {
      "column": "10",
      "line": "4819",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_BTR4_BUSTURN_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@338519@macro@FSMC_BTR4_BUSTURN_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR4_BUSTURN_1",
    "location": {
      "column": "10",
      "line": "4820",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_BTR4_BUSTURN_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@338609@macro@FSMC_BTR4_BUSTURN_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR4_BUSTURN_2",
    "location": {
      "column": "10",
      "line": "4821",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_BTR4_BUSTURN_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@338699@macro@FSMC_BTR4_BUSTURN_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR4_BUSTURN_3",
    "location": {
      "column": "10",
      "line": "4822",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_BTR4_BUSTURN_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@338791@macro@FSMC_BTR4_CLKDIV",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR4_CLKDIV",
    "location": {
      "column": "10",
      "line": "4824",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_BTR4_CLKDIV",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@338913@macro@FSMC_BTR4_CLKDIV_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR4_CLKDIV_0",
    "location": {
      "column": "10",
      "line": "4825",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_BTR4_CLKDIV_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@339003@macro@FSMC_BTR4_CLKDIV_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR4_CLKDIV_1",
    "location": {
      "column": "10",
      "line": "4826",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_BTR4_CLKDIV_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@339093@macro@FSMC_BTR4_CLKDIV_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR4_CLKDIV_2",
    "location": {
      "column": "10",
      "line": "4827",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_BTR4_CLKDIV_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@339183@macro@FSMC_BTR4_CLKDIV_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR4_CLKDIV_3",
    "location": {
      "column": "10",
      "line": "4828",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_BTR4_CLKDIV_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@339275@macro@FSMC_BTR4_DATLAT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR4_DATLAT",
    "location": {
      "column": "10",
      "line": "4830",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_BTR4_DATLAT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@339390@macro@FSMC_BTR4_DATLAT_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR4_DATLAT_0",
    "location": {
      "column": "10",
      "line": "4831",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_BTR4_DATLAT_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@339480@macro@FSMC_BTR4_DATLAT_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR4_DATLAT_1",
    "location": {
      "column": "10",
      "line": "4832",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_BTR4_DATLAT_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@339570@macro@FSMC_BTR4_DATLAT_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR4_DATLAT_2",
    "location": {
      "column": "10",
      "line": "4833",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_BTR4_DATLAT_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@339660@macro@FSMC_BTR4_DATLAT_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR4_DATLAT_3",
    "location": {
      "column": "10",
      "line": "4834",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_BTR4_DATLAT_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@339752@macro@FSMC_BTR4_ACCMOD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR4_ACCMOD",
    "location": {
      "column": "10",
      "line": "4836",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_BTR4_ACCMOD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@339867@macro@FSMC_BTR4_ACCMOD_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR4_ACCMOD_0",
    "location": {
      "column": "10",
      "line": "4837",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_BTR4_ACCMOD_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@339957@macro@FSMC_BTR4_ACCMOD_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR4_ACCMOD_1",
    "location": {
      "column": "10",
      "line": "4838",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_BTR4_ACCMOD_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@340131@macro@FSMC_BWTR1_ADDSET",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTR1_ADDSET",
    "location": {
      "column": "10",
      "line": "4841",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_BWTR1_ADDSET",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@340263@macro@FSMC_BWTR1_ADDSET_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTR1_ADDSET_0",
    "location": {
      "column": "10",
      "line": "4842",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_BWTR1_ADDSET_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@340353@macro@FSMC_BWTR1_ADDSET_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTR1_ADDSET_1",
    "location": {
      "column": "10",
      "line": "4843",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_BWTR1_ADDSET_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@340443@macro@FSMC_BWTR1_ADDSET_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTR1_ADDSET_2",
    "location": {
      "column": "10",
      "line": "4844",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_BWTR1_ADDSET_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@340533@macro@FSMC_BWTR1_ADDSET_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTR1_ADDSET_3",
    "location": {
      "column": "10",
      "line": "4845",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_BWTR1_ADDSET_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@340625@macro@FSMC_BWTR1_ADDHLD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTR1_ADDHLD",
    "location": {
      "column": "10",
      "line": "4847",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_BWTR1_ADDHLD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@340756@macro@FSMC_BWTR1_ADDHLD_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTR1_ADDHLD_0",
    "location": {
      "column": "10",
      "line": "4848",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_BWTR1_ADDHLD_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@340846@macro@FSMC_BWTR1_ADDHLD_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTR1_ADDHLD_1",
    "location": {
      "column": "10",
      "line": "4849",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_BWTR1_ADDHLD_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@340936@macro@FSMC_BWTR1_ADDHLD_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTR1_ADDHLD_2",
    "location": {
      "column": "10",
      "line": "4850",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_BWTR1_ADDHLD_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@341026@macro@FSMC_BWTR1_ADDHLD_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTR1_ADDHLD_3",
    "location": {
      "column": "10",
      "line": "4851",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_BWTR1_ADDHLD_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@341118@macro@FSMC_BWTR1_DATAST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTR1_DATAST",
    "location": {
      "column": "10",
      "line": "4853",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_BWTR1_DATAST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@341242@macro@FSMC_BWTR1_DATAST_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTR1_DATAST_0",
    "location": {
      "column": "10",
      "line": "4854",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_BWTR1_DATAST_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@341332@macro@FSMC_BWTR1_DATAST_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTR1_DATAST_1",
    "location": {
      "column": "10",
      "line": "4855",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_BWTR1_DATAST_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@341422@macro@FSMC_BWTR1_DATAST_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTR1_DATAST_2",
    "location": {
      "column": "10",
      "line": "4856",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_BWTR1_DATAST_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@341512@macro@FSMC_BWTR1_DATAST_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTR1_DATAST_3",
    "location": {
      "column": "10",
      "line": "4857",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_BWTR1_DATAST_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@341604@macro@FSMC_BWTR1_CLKDIV",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTR1_CLKDIV",
    "location": {
      "column": "10",
      "line": "4859",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_BWTR1_CLKDIV",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@341726@macro@FSMC_BWTR1_CLKDIV_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTR1_CLKDIV_0",
    "location": {
      "column": "10",
      "line": "4860",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_BWTR1_CLKDIV_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@341816@macro@FSMC_BWTR1_CLKDIV_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTR1_CLKDIV_1",
    "location": {
      "column": "10",
      "line": "4861",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_BWTR1_CLKDIV_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@341906@macro@FSMC_BWTR1_CLKDIV_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTR1_CLKDIV_2",
    "location": {
      "column": "10",
      "line": "4862",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_BWTR1_CLKDIV_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@341996@macro@FSMC_BWTR1_CLKDIV_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTR1_CLKDIV_3",
    "location": {
      "column": "10",
      "line": "4863",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_BWTR1_CLKDIV_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@342088@macro@FSMC_BWTR1_DATLAT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTR1_DATLAT",
    "location": {
      "column": "10",
      "line": "4865",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_BWTR1_DATLAT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@342203@macro@FSMC_BWTR1_DATLAT_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTR1_DATLAT_0",
    "location": {
      "column": "10",
      "line": "4866",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_BWTR1_DATLAT_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@342293@macro@FSMC_BWTR1_DATLAT_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTR1_DATLAT_1",
    "location": {
      "column": "10",
      "line": "4867",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_BWTR1_DATLAT_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@342383@macro@FSMC_BWTR1_DATLAT_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTR1_DATLAT_2",
    "location": {
      "column": "10",
      "line": "4868",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_BWTR1_DATLAT_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@342473@macro@FSMC_BWTR1_DATLAT_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTR1_DATLAT_3",
    "location": {
      "column": "10",
      "line": "4869",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_BWTR1_DATLAT_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@342565@macro@FSMC_BWTR1_ACCMOD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTR1_ACCMOD",
    "location": {
      "column": "10",
      "line": "4871",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_BWTR1_ACCMOD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@342680@macro@FSMC_BWTR1_ACCMOD_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTR1_ACCMOD_0",
    "location": {
      "column": "10",
      "line": "4872",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_BWTR1_ACCMOD_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@342770@macro@FSMC_BWTR1_ACCMOD_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTR1_ACCMOD_1",
    "location": {
      "column": "10",
      "line": "4873",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_BWTR1_ACCMOD_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@342944@macro@FSMC_BWTR2_ADDSET",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTR2_ADDSET",
    "location": {
      "column": "10",
      "line": "4876",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_BWTR2_ADDSET",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@343076@macro@FSMC_BWTR2_ADDSET_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTR2_ADDSET_0",
    "location": {
      "column": "10",
      "line": "4877",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_BWTR2_ADDSET_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@343166@macro@FSMC_BWTR2_ADDSET_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTR2_ADDSET_1",
    "location": {
      "column": "10",
      "line": "4878",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_BWTR2_ADDSET_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@343256@macro@FSMC_BWTR2_ADDSET_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTR2_ADDSET_2",
    "location": {
      "column": "10",
      "line": "4879",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_BWTR2_ADDSET_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@343346@macro@FSMC_BWTR2_ADDSET_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTR2_ADDSET_3",
    "location": {
      "column": "10",
      "line": "4880",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_BWTR2_ADDSET_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@343438@macro@FSMC_BWTR2_ADDHLD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTR2_ADDHLD",
    "location": {
      "column": "10",
      "line": "4882",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_BWTR2_ADDHLD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@343569@macro@FSMC_BWTR2_ADDHLD_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTR2_ADDHLD_0",
    "location": {
      "column": "10",
      "line": "4883",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_BWTR2_ADDHLD_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@343659@macro@FSMC_BWTR2_ADDHLD_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTR2_ADDHLD_1",
    "location": {
      "column": "10",
      "line": "4884",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_BWTR2_ADDHLD_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@343749@macro@FSMC_BWTR2_ADDHLD_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTR2_ADDHLD_2",
    "location": {
      "column": "10",
      "line": "4885",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_BWTR2_ADDHLD_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@343839@macro@FSMC_BWTR2_ADDHLD_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTR2_ADDHLD_3",
    "location": {
      "column": "10",
      "line": "4886",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_BWTR2_ADDHLD_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@343931@macro@FSMC_BWTR2_DATAST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTR2_DATAST",
    "location": {
      "column": "10",
      "line": "4888",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_BWTR2_DATAST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@344055@macro@FSMC_BWTR2_DATAST_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTR2_DATAST_0",
    "location": {
      "column": "10",
      "line": "4889",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_BWTR2_DATAST_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@344145@macro@FSMC_BWTR2_DATAST_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTR2_DATAST_1",
    "location": {
      "column": "10",
      "line": "4890",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_BWTR2_DATAST_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@344235@macro@FSMC_BWTR2_DATAST_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTR2_DATAST_2",
    "location": {
      "column": "10",
      "line": "4891",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_BWTR2_DATAST_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@344325@macro@FSMC_BWTR2_DATAST_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTR2_DATAST_3",
    "location": {
      "column": "10",
      "line": "4892",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_BWTR2_DATAST_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@344417@macro@FSMC_BWTR2_CLKDIV",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTR2_CLKDIV",
    "location": {
      "column": "10",
      "line": "4894",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_BWTR2_CLKDIV",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@344539@macro@FSMC_BWTR2_CLKDIV_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTR2_CLKDIV_0",
    "location": {
      "column": "10",
      "line": "4895",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_BWTR2_CLKDIV_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@344629@macro@FSMC_BWTR2_CLKDIV_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTR2_CLKDIV_1",
    "location": {
      "column": "10",
      "line": "4896",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_BWTR2_CLKDIV_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@344718@macro@FSMC_BWTR2_CLKDIV_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTR2_CLKDIV_2",
    "location": {
      "column": "10",
      "line": "4897",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_BWTR2_CLKDIV_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@344808@macro@FSMC_BWTR2_CLKDIV_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTR2_CLKDIV_3",
    "location": {
      "column": "10",
      "line": "4898",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_BWTR2_CLKDIV_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@344900@macro@FSMC_BWTR2_DATLAT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTR2_DATLAT",
    "location": {
      "column": "10",
      "line": "4900",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_BWTR2_DATLAT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@345015@macro@FSMC_BWTR2_DATLAT_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTR2_DATLAT_0",
    "location": {
      "column": "10",
      "line": "4901",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_BWTR2_DATLAT_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@345105@macro@FSMC_BWTR2_DATLAT_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTR2_DATLAT_1",
    "location": {
      "column": "10",
      "line": "4902",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_BWTR2_DATLAT_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@345195@macro@FSMC_BWTR2_DATLAT_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTR2_DATLAT_2",
    "location": {
      "column": "10",
      "line": "4903",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_BWTR2_DATLAT_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@345285@macro@FSMC_BWTR2_DATLAT_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTR2_DATLAT_3",
    "location": {
      "column": "10",
      "line": "4904",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_BWTR2_DATLAT_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@345377@macro@FSMC_BWTR2_ACCMOD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTR2_ACCMOD",
    "location": {
      "column": "10",
      "line": "4906",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_BWTR2_ACCMOD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@345492@macro@FSMC_BWTR2_ACCMOD_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTR2_ACCMOD_0",
    "location": {
      "column": "10",
      "line": "4907",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_BWTR2_ACCMOD_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@345582@macro@FSMC_BWTR2_ACCMOD_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTR2_ACCMOD_1",
    "location": {
      "column": "10",
      "line": "4908",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_BWTR2_ACCMOD_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@345756@macro@FSMC_BWTR3_ADDSET",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTR3_ADDSET",
    "location": {
      "column": "10",
      "line": "4911",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_BWTR3_ADDSET",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@345888@macro@FSMC_BWTR3_ADDSET_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTR3_ADDSET_0",
    "location": {
      "column": "10",
      "line": "4912",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_BWTR3_ADDSET_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@345978@macro@FSMC_BWTR3_ADDSET_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTR3_ADDSET_1",
    "location": {
      "column": "10",
      "line": "4913",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_BWTR3_ADDSET_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@346068@macro@FSMC_BWTR3_ADDSET_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTR3_ADDSET_2",
    "location": {
      "column": "10",
      "line": "4914",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_BWTR3_ADDSET_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@346158@macro@FSMC_BWTR3_ADDSET_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTR3_ADDSET_3",
    "location": {
      "column": "10",
      "line": "4915",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_BWTR3_ADDSET_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@346250@macro@FSMC_BWTR3_ADDHLD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTR3_ADDHLD",
    "location": {
      "column": "10",
      "line": "4917",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_BWTR3_ADDHLD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@346381@macro@FSMC_BWTR3_ADDHLD_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTR3_ADDHLD_0",
    "location": {
      "column": "10",
      "line": "4918",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_BWTR3_ADDHLD_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@346471@macro@FSMC_BWTR3_ADDHLD_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTR3_ADDHLD_1",
    "location": {
      "column": "10",
      "line": "4919",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_BWTR3_ADDHLD_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@346561@macro@FSMC_BWTR3_ADDHLD_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTR3_ADDHLD_2",
    "location": {
      "column": "10",
      "line": "4920",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_BWTR3_ADDHLD_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@346651@macro@FSMC_BWTR3_ADDHLD_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTR3_ADDHLD_3",
    "location": {
      "column": "10",
      "line": "4921",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_BWTR3_ADDHLD_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@346743@macro@FSMC_BWTR3_DATAST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTR3_DATAST",
    "location": {
      "column": "10",
      "line": "4923",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_BWTR3_DATAST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@346867@macro@FSMC_BWTR3_DATAST_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTR3_DATAST_0",
    "location": {
      "column": "10",
      "line": "4924",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_BWTR3_DATAST_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@346957@macro@FSMC_BWTR3_DATAST_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTR3_DATAST_1",
    "location": {
      "column": "10",
      "line": "4925",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_BWTR3_DATAST_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@347047@macro@FSMC_BWTR3_DATAST_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTR3_DATAST_2",
    "location": {
      "column": "10",
      "line": "4926",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_BWTR3_DATAST_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@347137@macro@FSMC_BWTR3_DATAST_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTR3_DATAST_3",
    "location": {
      "column": "10",
      "line": "4927",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_BWTR3_DATAST_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@347229@macro@FSMC_BWTR3_CLKDIV",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTR3_CLKDIV",
    "location": {
      "column": "10",
      "line": "4929",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_BWTR3_CLKDIV",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@347351@macro@FSMC_BWTR3_CLKDIV_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTR3_CLKDIV_0",
    "location": {
      "column": "10",
      "line": "4930",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_BWTR3_CLKDIV_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@347441@macro@FSMC_BWTR3_CLKDIV_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTR3_CLKDIV_1",
    "location": {
      "column": "10",
      "line": "4931",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_BWTR3_CLKDIV_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@347531@macro@FSMC_BWTR3_CLKDIV_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTR3_CLKDIV_2",
    "location": {
      "column": "10",
      "line": "4932",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_BWTR3_CLKDIV_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@347621@macro@FSMC_BWTR3_CLKDIV_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTR3_CLKDIV_3",
    "location": {
      "column": "10",
      "line": "4933",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_BWTR3_CLKDIV_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@347713@macro@FSMC_BWTR3_DATLAT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTR3_DATLAT",
    "location": {
      "column": "10",
      "line": "4935",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_BWTR3_DATLAT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@347828@macro@FSMC_BWTR3_DATLAT_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTR3_DATLAT_0",
    "location": {
      "column": "10",
      "line": "4936",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_BWTR3_DATLAT_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@347918@macro@FSMC_BWTR3_DATLAT_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTR3_DATLAT_1",
    "location": {
      "column": "10",
      "line": "4937",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_BWTR3_DATLAT_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@348008@macro@FSMC_BWTR3_DATLAT_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTR3_DATLAT_2",
    "location": {
      "column": "10",
      "line": "4938",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_BWTR3_DATLAT_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@348098@macro@FSMC_BWTR3_DATLAT_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTR3_DATLAT_3",
    "location": {
      "column": "10",
      "line": "4939",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_BWTR3_DATLAT_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@348190@macro@FSMC_BWTR3_ACCMOD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTR3_ACCMOD",
    "location": {
      "column": "10",
      "line": "4941",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_BWTR3_ACCMOD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@348305@macro@FSMC_BWTR3_ACCMOD_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTR3_ACCMOD_0",
    "location": {
      "column": "10",
      "line": "4942",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_BWTR3_ACCMOD_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@348395@macro@FSMC_BWTR3_ACCMOD_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTR3_ACCMOD_1",
    "location": {
      "column": "10",
      "line": "4943",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_BWTR3_ACCMOD_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@348569@macro@FSMC_BWTR4_ADDSET",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTR4_ADDSET",
    "location": {
      "column": "10",
      "line": "4946",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_BWTR4_ADDSET",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@348701@macro@FSMC_BWTR4_ADDSET_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTR4_ADDSET_0",
    "location": {
      "column": "10",
      "line": "4947",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_BWTR4_ADDSET_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@348791@macro@FSMC_BWTR4_ADDSET_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTR4_ADDSET_1",
    "location": {
      "column": "10",
      "line": "4948",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_BWTR4_ADDSET_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@348881@macro@FSMC_BWTR4_ADDSET_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTR4_ADDSET_2",
    "location": {
      "column": "10",
      "line": "4949",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_BWTR4_ADDSET_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@348971@macro@FSMC_BWTR4_ADDSET_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTR4_ADDSET_3",
    "location": {
      "column": "10",
      "line": "4950",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_BWTR4_ADDSET_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@349063@macro@FSMC_BWTR4_ADDHLD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTR4_ADDHLD",
    "location": {
      "column": "10",
      "line": "4952",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_BWTR4_ADDHLD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@349194@macro@FSMC_BWTR4_ADDHLD_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTR4_ADDHLD_0",
    "location": {
      "column": "10",
      "line": "4953",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_BWTR4_ADDHLD_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@349284@macro@FSMC_BWTR4_ADDHLD_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTR4_ADDHLD_1",
    "location": {
      "column": "10",
      "line": "4954",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_BWTR4_ADDHLD_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@349374@macro@FSMC_BWTR4_ADDHLD_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTR4_ADDHLD_2",
    "location": {
      "column": "10",
      "line": "4955",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_BWTR4_ADDHLD_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@349464@macro@FSMC_BWTR4_ADDHLD_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTR4_ADDHLD_3",
    "location": {
      "column": "10",
      "line": "4956",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_BWTR4_ADDHLD_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@349556@macro@FSMC_BWTR4_DATAST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTR4_DATAST",
    "location": {
      "column": "10",
      "line": "4958",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_BWTR4_DATAST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@349680@macro@FSMC_BWTR4_DATAST_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTR4_DATAST_0",
    "location": {
      "column": "10",
      "line": "4959",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_BWTR4_DATAST_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@349770@macro@FSMC_BWTR4_DATAST_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTR4_DATAST_1",
    "location": {
      "column": "10",
      "line": "4960",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_BWTR4_DATAST_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@349860@macro@FSMC_BWTR4_DATAST_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTR4_DATAST_2",
    "location": {
      "column": "10",
      "line": "4961",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_BWTR4_DATAST_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@349950@macro@FSMC_BWTR4_DATAST_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTR4_DATAST_3",
    "location": {
      "column": "10",
      "line": "4962",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_BWTR4_DATAST_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@350042@macro@FSMC_BWTR4_CLKDIV",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTR4_CLKDIV",
    "location": {
      "column": "10",
      "line": "4964",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_BWTR4_CLKDIV",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@350164@macro@FSMC_BWTR4_CLKDIV_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTR4_CLKDIV_0",
    "location": {
      "column": "10",
      "line": "4965",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_BWTR4_CLKDIV_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@350254@macro@FSMC_BWTR4_CLKDIV_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTR4_CLKDIV_1",
    "location": {
      "column": "10",
      "line": "4966",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_BWTR4_CLKDIV_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@350344@macro@FSMC_BWTR4_CLKDIV_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTR4_CLKDIV_2",
    "location": {
      "column": "10",
      "line": "4967",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_BWTR4_CLKDIV_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@350434@macro@FSMC_BWTR4_CLKDIV_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTR4_CLKDIV_3",
    "location": {
      "column": "10",
      "line": "4968",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_BWTR4_CLKDIV_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@350526@macro@FSMC_BWTR4_DATLAT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTR4_DATLAT",
    "location": {
      "column": "10",
      "line": "4970",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_BWTR4_DATLAT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@350641@macro@FSMC_BWTR4_DATLAT_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTR4_DATLAT_0",
    "location": {
      "column": "10",
      "line": "4971",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_BWTR4_DATLAT_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@350731@macro@FSMC_BWTR4_DATLAT_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTR4_DATLAT_1",
    "location": {
      "column": "10",
      "line": "4972",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_BWTR4_DATLAT_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@350821@macro@FSMC_BWTR4_DATLAT_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTR4_DATLAT_2",
    "location": {
      "column": "10",
      "line": "4973",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_BWTR4_DATLAT_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@350911@macro@FSMC_BWTR4_DATLAT_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTR4_DATLAT_3",
    "location": {
      "column": "10",
      "line": "4974",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_BWTR4_DATLAT_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@351003@macro@FSMC_BWTR4_ACCMOD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTR4_ACCMOD",
    "location": {
      "column": "10",
      "line": "4976",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_BWTR4_ACCMOD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@351118@macro@FSMC_BWTR4_ACCMOD_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTR4_ACCMOD_0",
    "location": {
      "column": "10",
      "line": "4977",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_BWTR4_ACCMOD_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@351208@macro@FSMC_BWTR4_ACCMOD_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTR4_ACCMOD_1",
    "location": {
      "column": "10",
      "line": "4978",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_BWTR4_ACCMOD_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@351382@macro@FSMC_PCR2_PWAITEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PCR2_PWAITEN",
    "location": {
      "column": "10",
      "line": "4981",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_PCR2_PWAITEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@351490@macro@FSMC_PCR2_PBKEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PCR2_PBKEN",
    "location": {
      "column": "10",
      "line": "4982",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_PCR2_PBKEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@351616@macro@FSMC_PCR2_PTYP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PCR2_PTYP",
    "location": {
      "column": "10",
      "line": "4983",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_PCR2_PTYP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@351714@macro@FSMC_PCR2_PWID",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PCR2_PWID",
    "location": {
      "column": "10",
      "line": "4985",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_PCR2_PWID",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@351840@macro@FSMC_PCR2_PWID_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PCR2_PWID_0",
    "location": {
      "column": "10",
      "line": "4986",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_PCR2_PWID_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@351930@macro@FSMC_PCR2_PWID_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PCR2_PWID_1",
    "location": {
      "column": "10",
      "line": "4987",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_PCR2_PWID_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@352022@macro@FSMC_PCR2_ECCEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PCR2_ECCEN",
    "location": {
      "column": "10",
      "line": "4989",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_PCR2_ECCEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@352141@macro@FSMC_PCR2_TCLR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PCR2_TCLR",
    "location": {
      "column": "10",
      "line": "4991",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_PCR2_TCLR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@352258@macro@FSMC_PCR2_TCLR_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PCR2_TCLR_0",
    "location": {
      "column": "10",
      "line": "4992",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_PCR2_TCLR_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@352348@macro@FSMC_PCR2_TCLR_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PCR2_TCLR_1",
    "location": {
      "column": "10",
      "line": "4993",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_PCR2_TCLR_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@352438@macro@FSMC_PCR2_TCLR_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PCR2_TCLR_2",
    "location": {
      "column": "10",
      "line": "4994",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_PCR2_TCLR_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@352528@macro@FSMC_PCR2_TCLR_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PCR2_TCLR_3",
    "location": {
      "column": "10",
      "line": "4995",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_PCR2_TCLR_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@352620@macro@FSMC_PCR2_TAR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PCR2_TAR",
    "location": {
      "column": "10",
      "line": "4997",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_PCR2_TAR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@352736@macro@FSMC_PCR2_TAR_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PCR2_TAR_0",
    "location": {
      "column": "10",
      "line": "4998",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_PCR2_TAR_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@352826@macro@FSMC_PCR2_TAR_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PCR2_TAR_1",
    "location": {
      "column": "10",
      "line": "4999",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_PCR2_TAR_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@352916@macro@FSMC_PCR2_TAR_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PCR2_TAR_2",
    "location": {
      "column": "10",
      "line": "5000",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_PCR2_TAR_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@353006@macro@FSMC_PCR2_TAR_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PCR2_TAR_3",
    "location": {
      "column": "10",
      "line": "5001",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_PCR2_TAR_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@353098@macro@FSMC_PCR2_ECCPS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PCR2_ECCPS",
    "location": {
      "column": "10",
      "line": "5003",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_PCR2_ECCPS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@353214@macro@FSMC_PCR2_ECCPS_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PCR2_ECCPS_0",
    "location": {
      "column": "10",
      "line": "5004",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_PCR2_ECCPS_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@353304@macro@FSMC_PCR2_ECCPS_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PCR2_ECCPS_1",
    "location": {
      "column": "10",
      "line": "5005",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_PCR2_ECCPS_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@353394@macro@FSMC_PCR2_ECCPS_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PCR2_ECCPS_2",
    "location": {
      "column": "10",
      "line": "5006",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_PCR2_ECCPS_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@353568@macro@FSMC_PCR3_PWAITEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PCR3_PWAITEN",
    "location": {
      "column": "10",
      "line": "5009",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_PCR3_PWAITEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@353676@macro@FSMC_PCR3_PBKEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PCR3_PBKEN",
    "location": {
      "column": "10",
      "line": "5010",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_PCR3_PBKEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@353802@macro@FSMC_PCR3_PTYP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PCR3_PTYP",
    "location": {
      "column": "10",
      "line": "5011",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_PCR3_PTYP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@353900@macro@FSMC_PCR3_PWID",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PCR3_PWID",
    "location": {
      "column": "10",
      "line": "5013",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_PCR3_PWID",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@354026@macro@FSMC_PCR3_PWID_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PCR3_PWID_0",
    "location": {
      "column": "10",
      "line": "5014",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_PCR3_PWID_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@354116@macro@FSMC_PCR3_PWID_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PCR3_PWID_1",
    "location": {
      "column": "10",
      "line": "5015",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_PCR3_PWID_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@354208@macro@FSMC_PCR3_ECCEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PCR3_ECCEN",
    "location": {
      "column": "10",
      "line": "5017",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_PCR3_ECCEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@354327@macro@FSMC_PCR3_TCLR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PCR3_TCLR",
    "location": {
      "column": "10",
      "line": "5019",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_PCR3_TCLR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@354444@macro@FSMC_PCR3_TCLR_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PCR3_TCLR_0",
    "location": {
      "column": "10",
      "line": "5020",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_PCR3_TCLR_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@354534@macro@FSMC_PCR3_TCLR_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PCR3_TCLR_1",
    "location": {
      "column": "10",
      "line": "5021",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_PCR3_TCLR_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@354624@macro@FSMC_PCR3_TCLR_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PCR3_TCLR_2",
    "location": {
      "column": "10",
      "line": "5022",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_PCR3_TCLR_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@354714@macro@FSMC_PCR3_TCLR_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PCR3_TCLR_3",
    "location": {
      "column": "10",
      "line": "5023",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_PCR3_TCLR_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@354806@macro@FSMC_PCR3_TAR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PCR3_TAR",
    "location": {
      "column": "10",
      "line": "5025",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_PCR3_TAR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@354922@macro@FSMC_PCR3_TAR_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PCR3_TAR_0",
    "location": {
      "column": "10",
      "line": "5026",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_PCR3_TAR_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@355012@macro@FSMC_PCR3_TAR_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PCR3_TAR_1",
    "location": {
      "column": "10",
      "line": "5027",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_PCR3_TAR_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@355102@macro@FSMC_PCR3_TAR_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PCR3_TAR_2",
    "location": {
      "column": "10",
      "line": "5028",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_PCR3_TAR_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@355192@macro@FSMC_PCR3_TAR_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PCR3_TAR_3",
    "location": {
      "column": "10",
      "line": "5029",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_PCR3_TAR_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@355284@macro@FSMC_PCR3_ECCPS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PCR3_ECCPS",
    "location": {
      "column": "10",
      "line": "5031",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_PCR3_ECCPS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@355400@macro@FSMC_PCR3_ECCPS_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PCR3_ECCPS_0",
    "location": {
      "column": "10",
      "line": "5032",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_PCR3_ECCPS_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@355490@macro@FSMC_PCR3_ECCPS_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PCR3_ECCPS_1",
    "location": {
      "column": "10",
      "line": "5033",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_PCR3_ECCPS_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@355580@macro@FSMC_PCR3_ECCPS_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PCR3_ECCPS_2",
    "location": {
      "column": "10",
      "line": "5034",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_PCR3_ECCPS_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@355754@macro@FSMC_PCR4_PWAITEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PCR4_PWAITEN",
    "location": {
      "column": "10",
      "line": "5037",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_PCR4_PWAITEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@355862@macro@FSMC_PCR4_PBKEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PCR4_PBKEN",
    "location": {
      "column": "10",
      "line": "5038",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_PCR4_PBKEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@355988@macro@FSMC_PCR4_PTYP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PCR4_PTYP",
    "location": {
      "column": "10",
      "line": "5039",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_PCR4_PTYP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@356086@macro@FSMC_PCR4_PWID",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PCR4_PWID",
    "location": {
      "column": "10",
      "line": "5041",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_PCR4_PWID",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@356212@macro@FSMC_PCR4_PWID_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PCR4_PWID_0",
    "location": {
      "column": "10",
      "line": "5042",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_PCR4_PWID_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@356302@macro@FSMC_PCR4_PWID_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PCR4_PWID_1",
    "location": {
      "column": "10",
      "line": "5043",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_PCR4_PWID_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@356394@macro@FSMC_PCR4_ECCEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PCR4_ECCEN",
    "location": {
      "column": "10",
      "line": "5045",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_PCR4_ECCEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@356513@macro@FSMC_PCR4_TCLR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PCR4_TCLR",
    "location": {
      "column": "10",
      "line": "5047",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_PCR4_TCLR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@356630@macro@FSMC_PCR4_TCLR_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PCR4_TCLR_0",
    "location": {
      "column": "10",
      "line": "5048",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_PCR4_TCLR_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@356720@macro@FSMC_PCR4_TCLR_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PCR4_TCLR_1",
    "location": {
      "column": "10",
      "line": "5049",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_PCR4_TCLR_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@356810@macro@FSMC_PCR4_TCLR_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PCR4_TCLR_2",
    "location": {
      "column": "10",
      "line": "5050",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_PCR4_TCLR_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@356900@macro@FSMC_PCR4_TCLR_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PCR4_TCLR_3",
    "location": {
      "column": "10",
      "line": "5051",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_PCR4_TCLR_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@356992@macro@FSMC_PCR4_TAR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PCR4_TAR",
    "location": {
      "column": "10",
      "line": "5053",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_PCR4_TAR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@357108@macro@FSMC_PCR4_TAR_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PCR4_TAR_0",
    "location": {
      "column": "10",
      "line": "5054",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_PCR4_TAR_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@357198@macro@FSMC_PCR4_TAR_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PCR4_TAR_1",
    "location": {
      "column": "10",
      "line": "5055",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_PCR4_TAR_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@357288@macro@FSMC_PCR4_TAR_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PCR4_TAR_2",
    "location": {
      "column": "10",
      "line": "5056",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_PCR4_TAR_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@357378@macro@FSMC_PCR4_TAR_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PCR4_TAR_3",
    "location": {
      "column": "10",
      "line": "5057",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_PCR4_TAR_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@357470@macro@FSMC_PCR4_ECCPS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PCR4_ECCPS",
    "location": {
      "column": "10",
      "line": "5059",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_PCR4_ECCPS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@357586@macro@FSMC_PCR4_ECCPS_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PCR4_ECCPS_0",
    "location": {
      "column": "10",
      "line": "5060",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_PCR4_ECCPS_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@357676@macro@FSMC_PCR4_ECCPS_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PCR4_ECCPS_1",
    "location": {
      "column": "10",
      "line": "5061",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_PCR4_ECCPS_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@357766@macro@FSMC_PCR4_ECCPS_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PCR4_ECCPS_2",
    "location": {
      "column": "10",
      "line": "5062",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_PCR4_ECCPS_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@357940@macro@FSMC_SR2_IRS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_SR2_IRS",
    "location": {
      "column": "10",
      "line": "5065",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_SR2_IRS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@358053@macro@FSMC_SR2_ILS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_SR2_ILS",
    "location": {
      "column": "10",
      "line": "5066",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_SR2_ILS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@358160@macro@FSMC_SR2_IFS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_SR2_IFS",
    "location": {
      "column": "10",
      "line": "5067",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_SR2_IFS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@358274@macro@FSMC_SR2_IREN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_SR2_IREN",
    "location": {
      "column": "10",
      "line": "5068",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_SR2_IREN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@358401@macro@FSMC_SR2_ILEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_SR2_ILEN",
    "location": {
      "column": "10",
      "line": "5069",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_SR2_ILEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@358522@macro@FSMC_SR2_IFEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_SR2_IFEN",
    "location": {
      "column": "10",
      "line": "5070",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_SR2_IFEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@358650@macro@FSMC_SR2_FEMPT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_SR2_FEMPT",
    "location": {
      "column": "10",
      "line": "5071",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_SR2_FEMPT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@358829@macro@FSMC_SR3_IRS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_SR3_IRS",
    "location": {
      "column": "10",
      "line": "5074",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_SR3_IRS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@358942@macro@FSMC_SR3_ILS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_SR3_ILS",
    "location": {
      "column": "10",
      "line": "5075",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_SR3_ILS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@359049@macro@FSMC_SR3_IFS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_SR3_IFS",
    "location": {
      "column": "10",
      "line": "5076",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_SR3_IFS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@359163@macro@FSMC_SR3_IREN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_SR3_IREN",
    "location": {
      "column": "10",
      "line": "5077",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_SR3_IREN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@359290@macro@FSMC_SR3_ILEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_SR3_ILEN",
    "location": {
      "column": "10",
      "line": "5078",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_SR3_ILEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@359411@macro@FSMC_SR3_IFEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_SR3_IFEN",
    "location": {
      "column": "10",
      "line": "5079",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_SR3_IFEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@359539@macro@FSMC_SR3_FEMPT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_SR3_FEMPT",
    "location": {
      "column": "10",
      "line": "5080",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_SR3_FEMPT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@359718@macro@FSMC_SR4_IRS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_SR4_IRS",
    "location": {
      "column": "10",
      "line": "5083",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_SR4_IRS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@359831@macro@FSMC_SR4_ILS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_SR4_ILS",
    "location": {
      "column": "10",
      "line": "5084",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_SR4_ILS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@359938@macro@FSMC_SR4_IFS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_SR4_IFS",
    "location": {
      "column": "10",
      "line": "5085",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_SR4_IFS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@360052@macro@FSMC_SR4_IREN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_SR4_IREN",
    "location": {
      "column": "10",
      "line": "5086",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_SR4_IREN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@360179@macro@FSMC_SR4_ILEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_SR4_ILEN",
    "location": {
      "column": "10",
      "line": "5087",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_SR4_ILEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@360300@macro@FSMC_SR4_IFEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_SR4_IFEN",
    "location": {
      "column": "10",
      "line": "5088",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_SR4_IFEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@360428@macro@FSMC_SR4_FEMPT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_SR4_FEMPT",
    "location": {
      "column": "10",
      "line": "5089",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_SR4_FEMPT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@360607@macro@FSMC_PMEM2_MEMSET2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PMEM2_MEMSET2",
    "location": {
      "column": "10",
      "line": "5092",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_PMEM2_MEMSET2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@360738@macro@FSMC_PMEM2_MEMSET2_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PMEM2_MEMSET2_0",
    "location": {
      "column": "10",
      "line": "5093",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_PMEM2_MEMSET2_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@360828@macro@FSMC_PMEM2_MEMSET2_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PMEM2_MEMSET2_1",
    "location": {
      "column": "10",
      "line": "5094",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_PMEM2_MEMSET2_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@360918@macro@FSMC_PMEM2_MEMSET2_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PMEM2_MEMSET2_2",
    "location": {
      "column": "10",
      "line": "5095",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_PMEM2_MEMSET2_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@361008@macro@FSMC_PMEM2_MEMSET2_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PMEM2_MEMSET2_3",
    "location": {
      "column": "10",
      "line": "5096",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_PMEM2_MEMSET2_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@361098@macro@FSMC_PMEM2_MEMSET2_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PMEM2_MEMSET2_4",
    "location": {
      "column": "10",
      "line": "5097",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_PMEM2_MEMSET2_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@361188@macro@FSMC_PMEM2_MEMSET2_5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PMEM2_MEMSET2_5",
    "location": {
      "column": "10",
      "line": "5098",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_PMEM2_MEMSET2_5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@361278@macro@FSMC_PMEM2_MEMSET2_6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PMEM2_MEMSET2_6",
    "location": {
      "column": "10",
      "line": "5099",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_PMEM2_MEMSET2_6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@361368@macro@FSMC_PMEM2_MEMSET2_7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PMEM2_MEMSET2_7",
    "location": {
      "column": "10",
      "line": "5100",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_PMEM2_MEMSET2_7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@361460@macro@FSMC_PMEM2_MEMWAIT2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PMEM2_MEMWAIT2",
    "location": {
      "column": "10",
      "line": "5102",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_PMEM2_MEMWAIT2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@361591@macro@FSMC_PMEM2_MEMWAIT2_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PMEM2_MEMWAIT2_0",
    "location": {
      "column": "10",
      "line": "5103",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_PMEM2_MEMWAIT2_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@361681@macro@FSMC_PMEM2_MEMWAIT2_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PMEM2_MEMWAIT2_1",
    "location": {
      "column": "10",
      "line": "5104",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_PMEM2_MEMWAIT2_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@361771@macro@FSMC_PMEM2_MEMWAIT2_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PMEM2_MEMWAIT2_2",
    "location": {
      "column": "10",
      "line": "5105",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_PMEM2_MEMWAIT2_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@361861@macro@FSMC_PMEM2_MEMWAIT2_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PMEM2_MEMWAIT2_3",
    "location": {
      "column": "10",
      "line": "5106",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_PMEM2_MEMWAIT2_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@361951@macro@FSMC_PMEM2_MEMWAIT2_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PMEM2_MEMWAIT2_4",
    "location": {
      "column": "10",
      "line": "5107",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_PMEM2_MEMWAIT2_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@362041@macro@FSMC_PMEM2_MEMWAIT2_5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PMEM2_MEMWAIT2_5",
    "location": {
      "column": "10",
      "line": "5108",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_PMEM2_MEMWAIT2_5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@362131@macro@FSMC_PMEM2_MEMWAIT2_6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PMEM2_MEMWAIT2_6",
    "location": {
      "column": "10",
      "line": "5109",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_PMEM2_MEMWAIT2_6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@362221@macro@FSMC_PMEM2_MEMWAIT2_7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PMEM2_MEMWAIT2_7",
    "location": {
      "column": "10",
      "line": "5110",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_PMEM2_MEMWAIT2_7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@362313@macro@FSMC_PMEM2_MEMHOLD2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PMEM2_MEMHOLD2",
    "location": {
      "column": "10",
      "line": "5112",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_PMEM2_MEMHOLD2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@362444@macro@FSMC_PMEM2_MEMHOLD2_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PMEM2_MEMHOLD2_0",
    "location": {
      "column": "10",
      "line": "5113",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_PMEM2_MEMHOLD2_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@362534@macro@FSMC_PMEM2_MEMHOLD2_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PMEM2_MEMHOLD2_1",
    "location": {
      "column": "10",
      "line": "5114",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_PMEM2_MEMHOLD2_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@362624@macro@FSMC_PMEM2_MEMHOLD2_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PMEM2_MEMHOLD2_2",
    "location": {
      "column": "10",
      "line": "5115",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_PMEM2_MEMHOLD2_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@362714@macro@FSMC_PMEM2_MEMHOLD2_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PMEM2_MEMHOLD2_3",
    "location": {
      "column": "10",
      "line": "5116",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_PMEM2_MEMHOLD2_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@362804@macro@FSMC_PMEM2_MEMHOLD2_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PMEM2_MEMHOLD2_4",
    "location": {
      "column": "10",
      "line": "5117",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_PMEM2_MEMHOLD2_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@362894@macro@FSMC_PMEM2_MEMHOLD2_5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PMEM2_MEMHOLD2_5",
    "location": {
      "column": "10",
      "line": "5118",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_PMEM2_MEMHOLD2_5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@362984@macro@FSMC_PMEM2_MEMHOLD2_6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PMEM2_MEMHOLD2_6",
    "location": {
      "column": "10",
      "line": "5119",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_PMEM2_MEMHOLD2_6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@363074@macro@FSMC_PMEM2_MEMHOLD2_7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PMEM2_MEMHOLD2_7",
    "location": {
      "column": "10",
      "line": "5120",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_PMEM2_MEMHOLD2_7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@363166@macro@FSMC_PMEM2_MEMHIZ2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PMEM2_MEMHIZ2",
    "location": {
      "column": "10",
      "line": "5122",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_PMEM2_MEMHIZ2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@363303@macro@FSMC_PMEM2_MEMHIZ2_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PMEM2_MEMHIZ2_0",
    "location": {
      "column": "10",
      "line": "5123",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_PMEM2_MEMHIZ2_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@363393@macro@FSMC_PMEM2_MEMHIZ2_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PMEM2_MEMHIZ2_1",
    "location": {
      "column": "10",
      "line": "5124",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_PMEM2_MEMHIZ2_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@363483@macro@FSMC_PMEM2_MEMHIZ2_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PMEM2_MEMHIZ2_2",
    "location": {
      "column": "10",
      "line": "5125",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_PMEM2_MEMHIZ2_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@363573@macro@FSMC_PMEM2_MEMHIZ2_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PMEM2_MEMHIZ2_3",
    "location": {
      "column": "10",
      "line": "5126",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_PMEM2_MEMHIZ2_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@363663@macro@FSMC_PMEM2_MEMHIZ2_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PMEM2_MEMHIZ2_4",
    "location": {
      "column": "10",
      "line": "5127",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_PMEM2_MEMHIZ2_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@363753@macro@FSMC_PMEM2_MEMHIZ2_5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PMEM2_MEMHIZ2_5",
    "location": {
      "column": "10",
      "line": "5128",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_PMEM2_MEMHIZ2_5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@363843@macro@FSMC_PMEM2_MEMHIZ2_6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PMEM2_MEMHIZ2_6",
    "location": {
      "column": "10",
      "line": "5129",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_PMEM2_MEMHIZ2_6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@363933@macro@FSMC_PMEM2_MEMHIZ2_7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PMEM2_MEMHIZ2_7",
    "location": {
      "column": "10",
      "line": "5130",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_PMEM2_MEMHIZ2_7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@364107@macro@FSMC_PMEM3_MEMSET3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PMEM3_MEMSET3",
    "location": {
      "column": "10",
      "line": "5133",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_PMEM3_MEMSET3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@364238@macro@FSMC_PMEM3_MEMSET3_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PMEM3_MEMSET3_0",
    "location": {
      "column": "10",
      "line": "5134",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_PMEM3_MEMSET3_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@364328@macro@FSMC_PMEM3_MEMSET3_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PMEM3_MEMSET3_1",
    "location": {
      "column": "10",
      "line": "5135",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_PMEM3_MEMSET3_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@364418@macro@FSMC_PMEM3_MEMSET3_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PMEM3_MEMSET3_2",
    "location": {
      "column": "10",
      "line": "5136",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_PMEM3_MEMSET3_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@364508@macro@FSMC_PMEM3_MEMSET3_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PMEM3_MEMSET3_3",
    "location": {
      "column": "10",
      "line": "5137",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_PMEM3_MEMSET3_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@364598@macro@FSMC_PMEM3_MEMSET3_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PMEM3_MEMSET3_4",
    "location": {
      "column": "10",
      "line": "5138",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_PMEM3_MEMSET3_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@364688@macro@FSMC_PMEM3_MEMSET3_5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PMEM3_MEMSET3_5",
    "location": {
      "column": "10",
      "line": "5139",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_PMEM3_MEMSET3_5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@364778@macro@FSMC_PMEM3_MEMSET3_6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PMEM3_MEMSET3_6",
    "location": {
      "column": "10",
      "line": "5140",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_PMEM3_MEMSET3_6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@364868@macro@FSMC_PMEM3_MEMSET3_7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PMEM3_MEMSET3_7",
    "location": {
      "column": "10",
      "line": "5141",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_PMEM3_MEMSET3_7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@364960@macro@FSMC_PMEM3_MEMWAIT3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PMEM3_MEMWAIT3",
    "location": {
      "column": "10",
      "line": "5143",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_PMEM3_MEMWAIT3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@365091@macro@FSMC_PMEM3_MEMWAIT3_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PMEM3_MEMWAIT3_0",
    "location": {
      "column": "10",
      "line": "5144",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_PMEM3_MEMWAIT3_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@365181@macro@FSMC_PMEM3_MEMWAIT3_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PMEM3_MEMWAIT3_1",
    "location": {
      "column": "10",
      "line": "5145",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_PMEM3_MEMWAIT3_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@365271@macro@FSMC_PMEM3_MEMWAIT3_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PMEM3_MEMWAIT3_2",
    "location": {
      "column": "10",
      "line": "5146",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_PMEM3_MEMWAIT3_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@365361@macro@FSMC_PMEM3_MEMWAIT3_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PMEM3_MEMWAIT3_3",
    "location": {
      "column": "10",
      "line": "5147",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_PMEM3_MEMWAIT3_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@365451@macro@FSMC_PMEM3_MEMWAIT3_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PMEM3_MEMWAIT3_4",
    "location": {
      "column": "10",
      "line": "5148",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_PMEM3_MEMWAIT3_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@365541@macro@FSMC_PMEM3_MEMWAIT3_5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PMEM3_MEMWAIT3_5",
    "location": {
      "column": "10",
      "line": "5149",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_PMEM3_MEMWAIT3_5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@365631@macro@FSMC_PMEM3_MEMWAIT3_6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PMEM3_MEMWAIT3_6",
    "location": {
      "column": "10",
      "line": "5150",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_PMEM3_MEMWAIT3_6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@365721@macro@FSMC_PMEM3_MEMWAIT3_7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PMEM3_MEMWAIT3_7",
    "location": {
      "column": "10",
      "line": "5151",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_PMEM3_MEMWAIT3_7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@365813@macro@FSMC_PMEM3_MEMHOLD3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PMEM3_MEMHOLD3",
    "location": {
      "column": "10",
      "line": "5153",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_PMEM3_MEMHOLD3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@365944@macro@FSMC_PMEM3_MEMHOLD3_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PMEM3_MEMHOLD3_0",
    "location": {
      "column": "10",
      "line": "5154",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_PMEM3_MEMHOLD3_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@366034@macro@FSMC_PMEM3_MEMHOLD3_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PMEM3_MEMHOLD3_1",
    "location": {
      "column": "10",
      "line": "5155",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_PMEM3_MEMHOLD3_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@366124@macro@FSMC_PMEM3_MEMHOLD3_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PMEM3_MEMHOLD3_2",
    "location": {
      "column": "10",
      "line": "5156",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_PMEM3_MEMHOLD3_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@366214@macro@FSMC_PMEM3_MEMHOLD3_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PMEM3_MEMHOLD3_3",
    "location": {
      "column": "10",
      "line": "5157",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_PMEM3_MEMHOLD3_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@366304@macro@FSMC_PMEM3_MEMHOLD3_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PMEM3_MEMHOLD3_4",
    "location": {
      "column": "10",
      "line": "5158",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_PMEM3_MEMHOLD3_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@366394@macro@FSMC_PMEM3_MEMHOLD3_5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PMEM3_MEMHOLD3_5",
    "location": {
      "column": "10",
      "line": "5159",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_PMEM3_MEMHOLD3_5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@366484@macro@FSMC_PMEM3_MEMHOLD3_6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PMEM3_MEMHOLD3_6",
    "location": {
      "column": "10",
      "line": "5160",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_PMEM3_MEMHOLD3_6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@366574@macro@FSMC_PMEM3_MEMHOLD3_7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PMEM3_MEMHOLD3_7",
    "location": {
      "column": "10",
      "line": "5161",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_PMEM3_MEMHOLD3_7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@366666@macro@FSMC_PMEM3_MEMHIZ3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PMEM3_MEMHIZ3",
    "location": {
      "column": "10",
      "line": "5163",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_PMEM3_MEMHIZ3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@366803@macro@FSMC_PMEM3_MEMHIZ3_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PMEM3_MEMHIZ3_0",
    "location": {
      "column": "10",
      "line": "5164",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_PMEM3_MEMHIZ3_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@366893@macro@FSMC_PMEM3_MEMHIZ3_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PMEM3_MEMHIZ3_1",
    "location": {
      "column": "10",
      "line": "5165",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_PMEM3_MEMHIZ3_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@366983@macro@FSMC_PMEM3_MEMHIZ3_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PMEM3_MEMHIZ3_2",
    "location": {
      "column": "10",
      "line": "5166",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_PMEM3_MEMHIZ3_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@367073@macro@FSMC_PMEM3_MEMHIZ3_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PMEM3_MEMHIZ3_3",
    "location": {
      "column": "10",
      "line": "5167",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_PMEM3_MEMHIZ3_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@367163@macro@FSMC_PMEM3_MEMHIZ3_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PMEM3_MEMHIZ3_4",
    "location": {
      "column": "10",
      "line": "5168",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_PMEM3_MEMHIZ3_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@367253@macro@FSMC_PMEM3_MEMHIZ3_5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PMEM3_MEMHIZ3_5",
    "location": {
      "column": "10",
      "line": "5169",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_PMEM3_MEMHIZ3_5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@367343@macro@FSMC_PMEM3_MEMHIZ3_6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PMEM3_MEMHIZ3_6",
    "location": {
      "column": "10",
      "line": "5170",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_PMEM3_MEMHIZ3_6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@367433@macro@FSMC_PMEM3_MEMHIZ3_7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PMEM3_MEMHIZ3_7",
    "location": {
      "column": "10",
      "line": "5171",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_PMEM3_MEMHIZ3_7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@367607@macro@FSMC_PMEM4_MEMSET4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PMEM4_MEMSET4",
    "location": {
      "column": "10",
      "line": "5174",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_PMEM4_MEMSET4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@367738@macro@FSMC_PMEM4_MEMSET4_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PMEM4_MEMSET4_0",
    "location": {
      "column": "10",
      "line": "5175",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_PMEM4_MEMSET4_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@367828@macro@FSMC_PMEM4_MEMSET4_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PMEM4_MEMSET4_1",
    "location": {
      "column": "10",
      "line": "5176",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_PMEM4_MEMSET4_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@367918@macro@FSMC_PMEM4_MEMSET4_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PMEM4_MEMSET4_2",
    "location": {
      "column": "10",
      "line": "5177",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_PMEM4_MEMSET4_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@368008@macro@FSMC_PMEM4_MEMSET4_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PMEM4_MEMSET4_3",
    "location": {
      "column": "10",
      "line": "5178",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_PMEM4_MEMSET4_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@368098@macro@FSMC_PMEM4_MEMSET4_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PMEM4_MEMSET4_4",
    "location": {
      "column": "10",
      "line": "5179",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_PMEM4_MEMSET4_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@368188@macro@FSMC_PMEM4_MEMSET4_5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PMEM4_MEMSET4_5",
    "location": {
      "column": "10",
      "line": "5180",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_PMEM4_MEMSET4_5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@368278@macro@FSMC_PMEM4_MEMSET4_6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PMEM4_MEMSET4_6",
    "location": {
      "column": "10",
      "line": "5181",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_PMEM4_MEMSET4_6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@368368@macro@FSMC_PMEM4_MEMSET4_7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PMEM4_MEMSET4_7",
    "location": {
      "column": "10",
      "line": "5182",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_PMEM4_MEMSET4_7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@368460@macro@FSMC_PMEM4_MEMWAIT4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PMEM4_MEMWAIT4",
    "location": {
      "column": "10",
      "line": "5184",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_PMEM4_MEMWAIT4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@368591@macro@FSMC_PMEM4_MEMWAIT4_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PMEM4_MEMWAIT4_0",
    "location": {
      "column": "10",
      "line": "5185",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_PMEM4_MEMWAIT4_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@368681@macro@FSMC_PMEM4_MEMWAIT4_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PMEM4_MEMWAIT4_1",
    "location": {
      "column": "10",
      "line": "5186",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_PMEM4_MEMWAIT4_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@368771@macro@FSMC_PMEM4_MEMWAIT4_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PMEM4_MEMWAIT4_2",
    "location": {
      "column": "10",
      "line": "5187",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_PMEM4_MEMWAIT4_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@368861@macro@FSMC_PMEM4_MEMWAIT4_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PMEM4_MEMWAIT4_3",
    "location": {
      "column": "10",
      "line": "5188",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_PMEM4_MEMWAIT4_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@368951@macro@FSMC_PMEM4_MEMWAIT4_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PMEM4_MEMWAIT4_4",
    "location": {
      "column": "10",
      "line": "5189",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_PMEM4_MEMWAIT4_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@369041@macro@FSMC_PMEM4_MEMWAIT4_5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PMEM4_MEMWAIT4_5",
    "location": {
      "column": "10",
      "line": "5190",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_PMEM4_MEMWAIT4_5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@369131@macro@FSMC_PMEM4_MEMWAIT4_6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PMEM4_MEMWAIT4_6",
    "location": {
      "column": "10",
      "line": "5191",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_PMEM4_MEMWAIT4_6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@369221@macro@FSMC_PMEM4_MEMWAIT4_7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PMEM4_MEMWAIT4_7",
    "location": {
      "column": "10",
      "line": "5192",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_PMEM4_MEMWAIT4_7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@369313@macro@FSMC_PMEM4_MEMHOLD4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PMEM4_MEMHOLD4",
    "location": {
      "column": "10",
      "line": "5194",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_PMEM4_MEMHOLD4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@369444@macro@FSMC_PMEM4_MEMHOLD4_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PMEM4_MEMHOLD4_0",
    "location": {
      "column": "10",
      "line": "5195",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_PMEM4_MEMHOLD4_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@369534@macro@FSMC_PMEM4_MEMHOLD4_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PMEM4_MEMHOLD4_1",
    "location": {
      "column": "10",
      "line": "5196",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_PMEM4_MEMHOLD4_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@369624@macro@FSMC_PMEM4_MEMHOLD4_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PMEM4_MEMHOLD4_2",
    "location": {
      "column": "10",
      "line": "5197",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_PMEM4_MEMHOLD4_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@369714@macro@FSMC_PMEM4_MEMHOLD4_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PMEM4_MEMHOLD4_3",
    "location": {
      "column": "10",
      "line": "5198",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_PMEM4_MEMHOLD4_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@369804@macro@FSMC_PMEM4_MEMHOLD4_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PMEM4_MEMHOLD4_4",
    "location": {
      "column": "10",
      "line": "5199",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_PMEM4_MEMHOLD4_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@369894@macro@FSMC_PMEM4_MEMHOLD4_5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PMEM4_MEMHOLD4_5",
    "location": {
      "column": "10",
      "line": "5200",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_PMEM4_MEMHOLD4_5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@369984@macro@FSMC_PMEM4_MEMHOLD4_6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PMEM4_MEMHOLD4_6",
    "location": {
      "column": "10",
      "line": "5201",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_PMEM4_MEMHOLD4_6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@370074@macro@FSMC_PMEM4_MEMHOLD4_7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PMEM4_MEMHOLD4_7",
    "location": {
      "column": "10",
      "line": "5202",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_PMEM4_MEMHOLD4_7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@370166@macro@FSMC_PMEM4_MEMHIZ4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PMEM4_MEMHIZ4",
    "location": {
      "column": "10",
      "line": "5204",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_PMEM4_MEMHIZ4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@370303@macro@FSMC_PMEM4_MEMHIZ4_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PMEM4_MEMHIZ4_0",
    "location": {
      "column": "10",
      "line": "5205",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_PMEM4_MEMHIZ4_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@370393@macro@FSMC_PMEM4_MEMHIZ4_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PMEM4_MEMHIZ4_1",
    "location": {
      "column": "10",
      "line": "5206",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_PMEM4_MEMHIZ4_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@370483@macro@FSMC_PMEM4_MEMHIZ4_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PMEM4_MEMHIZ4_2",
    "location": {
      "column": "10",
      "line": "5207",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_PMEM4_MEMHIZ4_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@370573@macro@FSMC_PMEM4_MEMHIZ4_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PMEM4_MEMHIZ4_3",
    "location": {
      "column": "10",
      "line": "5208",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_PMEM4_MEMHIZ4_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@370663@macro@FSMC_PMEM4_MEMHIZ4_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PMEM4_MEMHIZ4_4",
    "location": {
      "column": "10",
      "line": "5209",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_PMEM4_MEMHIZ4_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@370753@macro@FSMC_PMEM4_MEMHIZ4_5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PMEM4_MEMHIZ4_5",
    "location": {
      "column": "10",
      "line": "5210",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_PMEM4_MEMHIZ4_5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@370843@macro@FSMC_PMEM4_MEMHIZ4_6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PMEM4_MEMHIZ4_6",
    "location": {
      "column": "10",
      "line": "5211",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_PMEM4_MEMHIZ4_6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@370933@macro@FSMC_PMEM4_MEMHIZ4_7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PMEM4_MEMHIZ4_7",
    "location": {
      "column": "10",
      "line": "5212",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_PMEM4_MEMHIZ4_7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@371107@macro@FSMC_PATT2_ATTSET2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PATT2_ATTSET2",
    "location": {
      "column": "10",
      "line": "5215",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_PATT2_ATTSET2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@371241@macro@FSMC_PATT2_ATTSET2_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PATT2_ATTSET2_0",
    "location": {
      "column": "10",
      "line": "5216",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_PATT2_ATTSET2_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@371331@macro@FSMC_PATT2_ATTSET2_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PATT2_ATTSET2_1",
    "location": {
      "column": "10",
      "line": "5217",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_PATT2_ATTSET2_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@371421@macro@FSMC_PATT2_ATTSET2_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PATT2_ATTSET2_2",
    "location": {
      "column": "10",
      "line": "5218",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_PATT2_ATTSET2_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@371511@macro@FSMC_PATT2_ATTSET2_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PATT2_ATTSET2_3",
    "location": {
      "column": "10",
      "line": "5219",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_PATT2_ATTSET2_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@371601@macro@FSMC_PATT2_ATTSET2_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PATT2_ATTSET2_4",
    "location": {
      "column": "10",
      "line": "5220",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_PATT2_ATTSET2_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@371691@macro@FSMC_PATT2_ATTSET2_5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PATT2_ATTSET2_5",
    "location": {
      "column": "10",
      "line": "5221",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_PATT2_ATTSET2_5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@371781@macro@FSMC_PATT2_ATTSET2_6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PATT2_ATTSET2_6",
    "location": {
      "column": "10",
      "line": "5222",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_PATT2_ATTSET2_6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@371871@macro@FSMC_PATT2_ATTSET2_7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PATT2_ATTSET2_7",
    "location": {
      "column": "10",
      "line": "5223",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_PATT2_ATTSET2_7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@371963@macro@FSMC_PATT2_ATTWAIT2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PATT2_ATTWAIT2",
    "location": {
      "column": "10",
      "line": "5225",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_PATT2_ATTWAIT2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@372097@macro@FSMC_PATT2_ATTWAIT2_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PATT2_ATTWAIT2_0",
    "location": {
      "column": "10",
      "line": "5226",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_PATT2_ATTWAIT2_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@372187@macro@FSMC_PATT2_ATTWAIT2_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PATT2_ATTWAIT2_1",
    "location": {
      "column": "10",
      "line": "5227",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_PATT2_ATTWAIT2_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@372277@macro@FSMC_PATT2_ATTWAIT2_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PATT2_ATTWAIT2_2",
    "location": {
      "column": "10",
      "line": "5228",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_PATT2_ATTWAIT2_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@372367@macro@FSMC_PATT2_ATTWAIT2_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PATT2_ATTWAIT2_3",
    "location": {
      "column": "10",
      "line": "5229",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_PATT2_ATTWAIT2_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@372457@macro@FSMC_PATT2_ATTWAIT2_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PATT2_ATTWAIT2_4",
    "location": {
      "column": "10",
      "line": "5230",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_PATT2_ATTWAIT2_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@372547@macro@FSMC_PATT2_ATTWAIT2_5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PATT2_ATTWAIT2_5",
    "location": {
      "column": "10",
      "line": "5231",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_PATT2_ATTWAIT2_5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@372637@macro@FSMC_PATT2_ATTWAIT2_6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PATT2_ATTWAIT2_6",
    "location": {
      "column": "10",
      "line": "5232",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_PATT2_ATTWAIT2_6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@372727@macro@FSMC_PATT2_ATTWAIT2_7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PATT2_ATTWAIT2_7",
    "location": {
      "column": "10",
      "line": "5233",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_PATT2_ATTWAIT2_7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@372819@macro@FSMC_PATT2_ATTHOLD2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PATT2_ATTHOLD2",
    "location": {
      "column": "10",
      "line": "5235",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_PATT2_ATTHOLD2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@372953@macro@FSMC_PATT2_ATTHOLD2_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PATT2_ATTHOLD2_0",
    "location": {
      "column": "10",
      "line": "5236",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_PATT2_ATTHOLD2_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@373043@macro@FSMC_PATT2_ATTHOLD2_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PATT2_ATTHOLD2_1",
    "location": {
      "column": "10",
      "line": "5237",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_PATT2_ATTHOLD2_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@373133@macro@FSMC_PATT2_ATTHOLD2_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PATT2_ATTHOLD2_2",
    "location": {
      "column": "10",
      "line": "5238",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_PATT2_ATTHOLD2_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@373223@macro@FSMC_PATT2_ATTHOLD2_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PATT2_ATTHOLD2_3",
    "location": {
      "column": "10",
      "line": "5239",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_PATT2_ATTHOLD2_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@373313@macro@FSMC_PATT2_ATTHOLD2_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PATT2_ATTHOLD2_4",
    "location": {
      "column": "10",
      "line": "5240",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_PATT2_ATTHOLD2_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@373403@macro@FSMC_PATT2_ATTHOLD2_5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PATT2_ATTHOLD2_5",
    "location": {
      "column": "10",
      "line": "5241",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_PATT2_ATTHOLD2_5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@373493@macro@FSMC_PATT2_ATTHOLD2_6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PATT2_ATTHOLD2_6",
    "location": {
      "column": "10",
      "line": "5242",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_PATT2_ATTHOLD2_6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@373583@macro@FSMC_PATT2_ATTHOLD2_7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PATT2_ATTHOLD2_7",
    "location": {
      "column": "10",
      "line": "5243",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_PATT2_ATTHOLD2_7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@373675@macro@FSMC_PATT2_ATTHIZ2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PATT2_ATTHIZ2",
    "location": {
      "column": "10",
      "line": "5245",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_PATT2_ATTHIZ2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@373815@macro@FSMC_PATT2_ATTHIZ2_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PATT2_ATTHIZ2_0",
    "location": {
      "column": "10",
      "line": "5246",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_PATT2_ATTHIZ2_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@373905@macro@FSMC_PATT2_ATTHIZ2_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PATT2_ATTHIZ2_1",
    "location": {
      "column": "10",
      "line": "5247",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_PATT2_ATTHIZ2_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@373995@macro@FSMC_PATT2_ATTHIZ2_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PATT2_ATTHIZ2_2",
    "location": {
      "column": "10",
      "line": "5248",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_PATT2_ATTHIZ2_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@374085@macro@FSMC_PATT2_ATTHIZ2_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PATT2_ATTHIZ2_3",
    "location": {
      "column": "10",
      "line": "5249",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_PATT2_ATTHIZ2_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@374175@macro@FSMC_PATT2_ATTHIZ2_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PATT2_ATTHIZ2_4",
    "location": {
      "column": "10",
      "line": "5250",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_PATT2_ATTHIZ2_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@374265@macro@FSMC_PATT2_ATTHIZ2_5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PATT2_ATTHIZ2_5",
    "location": {
      "column": "10",
      "line": "5251",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_PATT2_ATTHIZ2_5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@374355@macro@FSMC_PATT2_ATTHIZ2_6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PATT2_ATTHIZ2_6",
    "location": {
      "column": "10",
      "line": "5252",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_PATT2_ATTHIZ2_6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@374445@macro@FSMC_PATT2_ATTHIZ2_7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PATT2_ATTHIZ2_7",
    "location": {
      "column": "10",
      "line": "5253",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_PATT2_ATTHIZ2_7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@374619@macro@FSMC_PATT3_ATTSET3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PATT3_ATTSET3",
    "location": {
      "column": "10",
      "line": "5256",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_PATT3_ATTSET3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@374753@macro@FSMC_PATT3_ATTSET3_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PATT3_ATTSET3_0",
    "location": {
      "column": "10",
      "line": "5257",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_PATT3_ATTSET3_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@374843@macro@FSMC_PATT3_ATTSET3_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PATT3_ATTSET3_1",
    "location": {
      "column": "10",
      "line": "5258",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_PATT3_ATTSET3_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@374933@macro@FSMC_PATT3_ATTSET3_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PATT3_ATTSET3_2",
    "location": {
      "column": "10",
      "line": "5259",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_PATT3_ATTSET3_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@375023@macro@FSMC_PATT3_ATTSET3_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PATT3_ATTSET3_3",
    "location": {
      "column": "10",
      "line": "5260",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_PATT3_ATTSET3_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@375113@macro@FSMC_PATT3_ATTSET3_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PATT3_ATTSET3_4",
    "location": {
      "column": "10",
      "line": "5261",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_PATT3_ATTSET3_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@375203@macro@FSMC_PATT3_ATTSET3_5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PATT3_ATTSET3_5",
    "location": {
      "column": "10",
      "line": "5262",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_PATT3_ATTSET3_5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@375293@macro@FSMC_PATT3_ATTSET3_6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PATT3_ATTSET3_6",
    "location": {
      "column": "10",
      "line": "5263",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_PATT3_ATTSET3_6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@375383@macro@FSMC_PATT3_ATTSET3_7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PATT3_ATTSET3_7",
    "location": {
      "column": "10",
      "line": "5264",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_PATT3_ATTSET3_7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@375475@macro@FSMC_PATT3_ATTWAIT3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PATT3_ATTWAIT3",
    "location": {
      "column": "10",
      "line": "5266",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_PATT3_ATTWAIT3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@375609@macro@FSMC_PATT3_ATTWAIT3_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PATT3_ATTWAIT3_0",
    "location": {
      "column": "10",
      "line": "5267",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_PATT3_ATTWAIT3_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@375699@macro@FSMC_PATT3_ATTWAIT3_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PATT3_ATTWAIT3_1",
    "location": {
      "column": "10",
      "line": "5268",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_PATT3_ATTWAIT3_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@375789@macro@FSMC_PATT3_ATTWAIT3_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PATT3_ATTWAIT3_2",
    "location": {
      "column": "10",
      "line": "5269",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_PATT3_ATTWAIT3_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@375879@macro@FSMC_PATT3_ATTWAIT3_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PATT3_ATTWAIT3_3",
    "location": {
      "column": "10",
      "line": "5270",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_PATT3_ATTWAIT3_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@375969@macro@FSMC_PATT3_ATTWAIT3_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PATT3_ATTWAIT3_4",
    "location": {
      "column": "10",
      "line": "5271",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_PATT3_ATTWAIT3_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@376059@macro@FSMC_PATT3_ATTWAIT3_5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PATT3_ATTWAIT3_5",
    "location": {
      "column": "10",
      "line": "5272",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_PATT3_ATTWAIT3_5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@376149@macro@FSMC_PATT3_ATTWAIT3_6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PATT3_ATTWAIT3_6",
    "location": {
      "column": "10",
      "line": "5273",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_PATT3_ATTWAIT3_6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@376239@macro@FSMC_PATT3_ATTWAIT3_7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PATT3_ATTWAIT3_7",
    "location": {
      "column": "10",
      "line": "5274",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_PATT3_ATTWAIT3_7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@376331@macro@FSMC_PATT3_ATTHOLD3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PATT3_ATTHOLD3",
    "location": {
      "column": "10",
      "line": "5276",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_PATT3_ATTHOLD3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@376465@macro@FSMC_PATT3_ATTHOLD3_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PATT3_ATTHOLD3_0",
    "location": {
      "column": "10",
      "line": "5277",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_PATT3_ATTHOLD3_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@376555@macro@FSMC_PATT3_ATTHOLD3_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PATT3_ATTHOLD3_1",
    "location": {
      "column": "10",
      "line": "5278",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_PATT3_ATTHOLD3_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@376645@macro@FSMC_PATT3_ATTHOLD3_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PATT3_ATTHOLD3_2",
    "location": {
      "column": "10",
      "line": "5279",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_PATT3_ATTHOLD3_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@376735@macro@FSMC_PATT3_ATTHOLD3_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PATT3_ATTHOLD3_3",
    "location": {
      "column": "10",
      "line": "5280",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_PATT3_ATTHOLD3_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@376825@macro@FSMC_PATT3_ATTHOLD3_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PATT3_ATTHOLD3_4",
    "location": {
      "column": "10",
      "line": "5281",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_PATT3_ATTHOLD3_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@376915@macro@FSMC_PATT3_ATTHOLD3_5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PATT3_ATTHOLD3_5",
    "location": {
      "column": "10",
      "line": "5282",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_PATT3_ATTHOLD3_5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@377005@macro@FSMC_PATT3_ATTHOLD3_6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PATT3_ATTHOLD3_6",
    "location": {
      "column": "10",
      "line": "5283",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_PATT3_ATTHOLD3_6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@377095@macro@FSMC_PATT3_ATTHOLD3_7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PATT3_ATTHOLD3_7",
    "location": {
      "column": "10",
      "line": "5284",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_PATT3_ATTHOLD3_7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@377187@macro@FSMC_PATT3_ATTHIZ3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PATT3_ATTHIZ3",
    "location": {
      "column": "10",
      "line": "5286",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_PATT3_ATTHIZ3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@377327@macro@FSMC_PATT3_ATTHIZ3_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PATT3_ATTHIZ3_0",
    "location": {
      "column": "10",
      "line": "5287",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_PATT3_ATTHIZ3_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@377417@macro@FSMC_PATT3_ATTHIZ3_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PATT3_ATTHIZ3_1",
    "location": {
      "column": "10",
      "line": "5288",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_PATT3_ATTHIZ3_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@377507@macro@FSMC_PATT3_ATTHIZ3_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PATT3_ATTHIZ3_2",
    "location": {
      "column": "10",
      "line": "5289",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_PATT3_ATTHIZ3_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@377597@macro@FSMC_PATT3_ATTHIZ3_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PATT3_ATTHIZ3_3",
    "location": {
      "column": "10",
      "line": "5290",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_PATT3_ATTHIZ3_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@377687@macro@FSMC_PATT3_ATTHIZ3_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PATT3_ATTHIZ3_4",
    "location": {
      "column": "10",
      "line": "5291",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_PATT3_ATTHIZ3_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@377777@macro@FSMC_PATT3_ATTHIZ3_5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PATT3_ATTHIZ3_5",
    "location": {
      "column": "10",
      "line": "5292",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_PATT3_ATTHIZ3_5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@377867@macro@FSMC_PATT3_ATTHIZ3_6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PATT3_ATTHIZ3_6",
    "location": {
      "column": "10",
      "line": "5293",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_PATT3_ATTHIZ3_6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@377957@macro@FSMC_PATT3_ATTHIZ3_7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PATT3_ATTHIZ3_7",
    "location": {
      "column": "10",
      "line": "5294",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_PATT3_ATTHIZ3_7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@378131@macro@FSMC_PATT4_ATTSET4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PATT4_ATTSET4",
    "location": {
      "column": "10",
      "line": "5297",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_PATT4_ATTSET4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@378265@macro@FSMC_PATT4_ATTSET4_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PATT4_ATTSET4_0",
    "location": {
      "column": "10",
      "line": "5298",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_PATT4_ATTSET4_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@378355@macro@FSMC_PATT4_ATTSET4_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PATT4_ATTSET4_1",
    "location": {
      "column": "10",
      "line": "5299",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_PATT4_ATTSET4_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@378445@macro@FSMC_PATT4_ATTSET4_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PATT4_ATTSET4_2",
    "location": {
      "column": "10",
      "line": "5300",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_PATT4_ATTSET4_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@378535@macro@FSMC_PATT4_ATTSET4_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PATT4_ATTSET4_3",
    "location": {
      "column": "10",
      "line": "5301",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_PATT4_ATTSET4_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@378625@macro@FSMC_PATT4_ATTSET4_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PATT4_ATTSET4_4",
    "location": {
      "column": "10",
      "line": "5302",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_PATT4_ATTSET4_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@378715@macro@FSMC_PATT4_ATTSET4_5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PATT4_ATTSET4_5",
    "location": {
      "column": "10",
      "line": "5303",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_PATT4_ATTSET4_5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@378805@macro@FSMC_PATT4_ATTSET4_6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PATT4_ATTSET4_6",
    "location": {
      "column": "10",
      "line": "5304",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_PATT4_ATTSET4_6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@378895@macro@FSMC_PATT4_ATTSET4_7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PATT4_ATTSET4_7",
    "location": {
      "column": "10",
      "line": "5305",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_PATT4_ATTSET4_7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@378987@macro@FSMC_PATT4_ATTWAIT4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PATT4_ATTWAIT4",
    "location": {
      "column": "10",
      "line": "5307",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_PATT4_ATTWAIT4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@379121@macro@FSMC_PATT4_ATTWAIT4_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PATT4_ATTWAIT4_0",
    "location": {
      "column": "10",
      "line": "5308",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_PATT4_ATTWAIT4_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@379211@macro@FSMC_PATT4_ATTWAIT4_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PATT4_ATTWAIT4_1",
    "location": {
      "column": "10",
      "line": "5309",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_PATT4_ATTWAIT4_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@379301@macro@FSMC_PATT4_ATTWAIT4_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PATT4_ATTWAIT4_2",
    "location": {
      "column": "10",
      "line": "5310",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_PATT4_ATTWAIT4_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@379391@macro@FSMC_PATT4_ATTWAIT4_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PATT4_ATTWAIT4_3",
    "location": {
      "column": "10",
      "line": "5311",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_PATT4_ATTWAIT4_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@379481@macro@FSMC_PATT4_ATTWAIT4_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PATT4_ATTWAIT4_4",
    "location": {
      "column": "10",
      "line": "5312",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_PATT4_ATTWAIT4_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@379571@macro@FSMC_PATT4_ATTWAIT4_5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PATT4_ATTWAIT4_5",
    "location": {
      "column": "10",
      "line": "5313",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_PATT4_ATTWAIT4_5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@379661@macro@FSMC_PATT4_ATTWAIT4_6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PATT4_ATTWAIT4_6",
    "location": {
      "column": "10",
      "line": "5314",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_PATT4_ATTWAIT4_6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@379751@macro@FSMC_PATT4_ATTWAIT4_7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PATT4_ATTWAIT4_7",
    "location": {
      "column": "10",
      "line": "5315",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_PATT4_ATTWAIT4_7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@379843@macro@FSMC_PATT4_ATTHOLD4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PATT4_ATTHOLD4",
    "location": {
      "column": "10",
      "line": "5317",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_PATT4_ATTHOLD4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@379977@macro@FSMC_PATT4_ATTHOLD4_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PATT4_ATTHOLD4_0",
    "location": {
      "column": "10",
      "line": "5318",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_PATT4_ATTHOLD4_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@380067@macro@FSMC_PATT4_ATTHOLD4_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PATT4_ATTHOLD4_1",
    "location": {
      "column": "10",
      "line": "5319",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_PATT4_ATTHOLD4_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@380157@macro@FSMC_PATT4_ATTHOLD4_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PATT4_ATTHOLD4_2",
    "location": {
      "column": "10",
      "line": "5320",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_PATT4_ATTHOLD4_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@380247@macro@FSMC_PATT4_ATTHOLD4_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PATT4_ATTHOLD4_3",
    "location": {
      "column": "10",
      "line": "5321",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_PATT4_ATTHOLD4_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@380337@macro@FSMC_PATT4_ATTHOLD4_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PATT4_ATTHOLD4_4",
    "location": {
      "column": "10",
      "line": "5322",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_PATT4_ATTHOLD4_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@380427@macro@FSMC_PATT4_ATTHOLD4_5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PATT4_ATTHOLD4_5",
    "location": {
      "column": "10",
      "line": "5323",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_PATT4_ATTHOLD4_5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@380517@macro@FSMC_PATT4_ATTHOLD4_6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PATT4_ATTHOLD4_6",
    "location": {
      "column": "10",
      "line": "5324",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_PATT4_ATTHOLD4_6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@380607@macro@FSMC_PATT4_ATTHOLD4_7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PATT4_ATTHOLD4_7",
    "location": {
      "column": "10",
      "line": "5325",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_PATT4_ATTHOLD4_7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@380699@macro@FSMC_PATT4_ATTHIZ4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PATT4_ATTHIZ4",
    "location": {
      "column": "10",
      "line": "5327",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_PATT4_ATTHIZ4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@380839@macro@FSMC_PATT4_ATTHIZ4_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PATT4_ATTHIZ4_0",
    "location": {
      "column": "10",
      "line": "5328",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_PATT4_ATTHIZ4_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@380929@macro@FSMC_PATT4_ATTHIZ4_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PATT4_ATTHIZ4_1",
    "location": {
      "column": "10",
      "line": "5329",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_PATT4_ATTHIZ4_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@381019@macro@FSMC_PATT4_ATTHIZ4_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PATT4_ATTHIZ4_2",
    "location": {
      "column": "10",
      "line": "5330",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_PATT4_ATTHIZ4_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@381109@macro@FSMC_PATT4_ATTHIZ4_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PATT4_ATTHIZ4_3",
    "location": {
      "column": "10",
      "line": "5331",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_PATT4_ATTHIZ4_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@381199@macro@FSMC_PATT4_ATTHIZ4_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PATT4_ATTHIZ4_4",
    "location": {
      "column": "10",
      "line": "5332",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_PATT4_ATTHIZ4_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@381289@macro@FSMC_PATT4_ATTHIZ4_5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PATT4_ATTHIZ4_5",
    "location": {
      "column": "10",
      "line": "5333",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_PATT4_ATTHIZ4_5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@381379@macro@FSMC_PATT4_ATTHIZ4_6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PATT4_ATTHIZ4_6",
    "location": {
      "column": "10",
      "line": "5334",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_PATT4_ATTHIZ4_6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@381469@macro@FSMC_PATT4_ATTHIZ4_7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PATT4_ATTHIZ4_7",
    "location": {
      "column": "10",
      "line": "5335",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_PATT4_ATTHIZ4_7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@381643@macro@FSMC_PIO4_IOSET4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PIO4_IOSET4",
    "location": {
      "column": "10",
      "line": "5338",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_PIO4_IOSET4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@381763@macro@FSMC_PIO4_IOSET4_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PIO4_IOSET4_0",
    "location": {
      "column": "10",
      "line": "5339",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_PIO4_IOSET4_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@381853@macro@FSMC_PIO4_IOSET4_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PIO4_IOSET4_1",
    "location": {
      "column": "10",
      "line": "5340",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_PIO4_IOSET4_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@381943@macro@FSMC_PIO4_IOSET4_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PIO4_IOSET4_2",
    "location": {
      "column": "10",
      "line": "5341",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_PIO4_IOSET4_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@382033@macro@FSMC_PIO4_IOSET4_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PIO4_IOSET4_3",
    "location": {
      "column": "10",
      "line": "5342",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_PIO4_IOSET4_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@382123@macro@FSMC_PIO4_IOSET4_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PIO4_IOSET4_4",
    "location": {
      "column": "10",
      "line": "5343",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_PIO4_IOSET4_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@382213@macro@FSMC_PIO4_IOSET4_5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PIO4_IOSET4_5",
    "location": {
      "column": "10",
      "line": "5344",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_PIO4_IOSET4_5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@382303@macro@FSMC_PIO4_IOSET4_6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PIO4_IOSET4_6",
    "location": {
      "column": "10",
      "line": "5345",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_PIO4_IOSET4_6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@382393@macro@FSMC_PIO4_IOSET4_7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PIO4_IOSET4_7",
    "location": {
      "column": "10",
      "line": "5346",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_PIO4_IOSET4_7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@382485@macro@FSMC_PIO4_IOWAIT4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PIO4_IOWAIT4",
    "location": {
      "column": "10",
      "line": "5348",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_PIO4_IOWAIT4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@382605@macro@FSMC_PIO4_IOWAIT4_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PIO4_IOWAIT4_0",
    "location": {
      "column": "10",
      "line": "5349",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_PIO4_IOWAIT4_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@382695@macro@FSMC_PIO4_IOWAIT4_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PIO4_IOWAIT4_1",
    "location": {
      "column": "10",
      "line": "5350",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_PIO4_IOWAIT4_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@382785@macro@FSMC_PIO4_IOWAIT4_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PIO4_IOWAIT4_2",
    "location": {
      "column": "10",
      "line": "5351",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_PIO4_IOWAIT4_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@382875@macro@FSMC_PIO4_IOWAIT4_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PIO4_IOWAIT4_3",
    "location": {
      "column": "10",
      "line": "5352",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_PIO4_IOWAIT4_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@382965@macro@FSMC_PIO4_IOWAIT4_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PIO4_IOWAIT4_4",
    "location": {
      "column": "10",
      "line": "5353",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_PIO4_IOWAIT4_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@383055@macro@FSMC_PIO4_IOWAIT4_5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PIO4_IOWAIT4_5",
    "location": {
      "column": "10",
      "line": "5354",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_PIO4_IOWAIT4_5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@383145@macro@FSMC_PIO4_IOWAIT4_6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PIO4_IOWAIT4_6",
    "location": {
      "column": "10",
      "line": "5355",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_PIO4_IOWAIT4_6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@383235@macro@FSMC_PIO4_IOWAIT4_7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PIO4_IOWAIT4_7",
    "location": {
      "column": "10",
      "line": "5356",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_PIO4_IOWAIT4_7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@383327@macro@FSMC_PIO4_IOHOLD4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PIO4_IOHOLD4",
    "location": {
      "column": "10",
      "line": "5358",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_PIO4_IOHOLD4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@383447@macro@FSMC_PIO4_IOHOLD4_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PIO4_IOHOLD4_0",
    "location": {
      "column": "10",
      "line": "5359",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_PIO4_IOHOLD4_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@383537@macro@FSMC_PIO4_IOHOLD4_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PIO4_IOHOLD4_1",
    "location": {
      "column": "10",
      "line": "5360",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_PIO4_IOHOLD4_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@383627@macro@FSMC_PIO4_IOHOLD4_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PIO4_IOHOLD4_2",
    "location": {
      "column": "10",
      "line": "5361",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_PIO4_IOHOLD4_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@383717@macro@FSMC_PIO4_IOHOLD4_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PIO4_IOHOLD4_3",
    "location": {
      "column": "10",
      "line": "5362",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_PIO4_IOHOLD4_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@383807@macro@FSMC_PIO4_IOHOLD4_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PIO4_IOHOLD4_4",
    "location": {
      "column": "10",
      "line": "5363",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_PIO4_IOHOLD4_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@383897@macro@FSMC_PIO4_IOHOLD4_5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PIO4_IOHOLD4_5",
    "location": {
      "column": "10",
      "line": "5364",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_PIO4_IOHOLD4_5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@383987@macro@FSMC_PIO4_IOHOLD4_6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PIO4_IOHOLD4_6",
    "location": {
      "column": "10",
      "line": "5365",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_PIO4_IOHOLD4_6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@384077@macro@FSMC_PIO4_IOHOLD4_7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PIO4_IOHOLD4_7",
    "location": {
      "column": "10",
      "line": "5366",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_PIO4_IOHOLD4_7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@384169@macro@FSMC_PIO4_IOHIZ4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PIO4_IOHIZ4",
    "location": {
      "column": "10",
      "line": "5368",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_PIO4_IOHIZ4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@384295@macro@FSMC_PIO4_IOHIZ4_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PIO4_IOHIZ4_0",
    "location": {
      "column": "10",
      "line": "5369",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_PIO4_IOHIZ4_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@384385@macro@FSMC_PIO4_IOHIZ4_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PIO4_IOHIZ4_1",
    "location": {
      "column": "10",
      "line": "5370",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_PIO4_IOHIZ4_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@384475@macro@FSMC_PIO4_IOHIZ4_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PIO4_IOHIZ4_2",
    "location": {
      "column": "10",
      "line": "5371",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_PIO4_IOHIZ4_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@384565@macro@FSMC_PIO4_IOHIZ4_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PIO4_IOHIZ4_3",
    "location": {
      "column": "10",
      "line": "5372",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_PIO4_IOHIZ4_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@384655@macro@FSMC_PIO4_IOHIZ4_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PIO4_IOHIZ4_4",
    "location": {
      "column": "10",
      "line": "5373",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_PIO4_IOHIZ4_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@384745@macro@FSMC_PIO4_IOHIZ4_5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PIO4_IOHIZ4_5",
    "location": {
      "column": "10",
      "line": "5374",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_PIO4_IOHIZ4_5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@384835@macro@FSMC_PIO4_IOHIZ4_6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PIO4_IOHIZ4_6",
    "location": {
      "column": "10",
      "line": "5375",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_PIO4_IOHIZ4_6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@384925@macro@FSMC_PIO4_IOHIZ4_7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PIO4_IOHIZ4_7",
    "location": {
      "column": "10",
      "line": "5376",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_PIO4_IOHIZ4_7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@385099@macro@FSMC_ECCR2_ECC2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_ECCR2_ECC2",
    "location": {
      "column": "10",
      "line": "5379",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_ECCR2_ECC2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@385278@macro@FSMC_ECCR3_ECC3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_ECCR3_ECC3",
    "location": {
      "column": "10",
      "line": "5382",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FSMC_ECCR3_ECC3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@385869@macro@SDIO_POWER_PWRCTRL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_POWER_PWRCTRL",
    "location": {
      "column": "10",
      "line": "5391",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "SDIO_POWER_PWRCTRL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@385999@macro@SDIO_POWER_PWRCTRL_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_POWER_PWRCTRL_0",
    "location": {
      "column": "10",
      "line": "5392",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "SDIO_POWER_PWRCTRL_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@386089@macro@SDIO_POWER_PWRCTRL_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_POWER_PWRCTRL_1",
    "location": {
      "column": "10",
      "line": "5393",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "SDIO_POWER_PWRCTRL_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@386263@macro@SDIO_CLKCR_CLKDIV",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_CLKCR_CLKDIV",
    "location": {
      "column": "10",
      "line": "5396",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "SDIO_CLKCR_CLKDIV",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@386367@macro@SDIO_CLKCR_CLKEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_CLKCR_CLKEN",
    "location": {
      "column": "10",
      "line": "5397",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "SDIO_CLKCR_CLKEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@386468@macro@SDIO_CLKCR_PWRSAV",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_CLKCR_PWRSAV",
    "location": {
      "column": "10",
      "line": "5398",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "SDIO_CLKCR_PWRSAV",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@386583@macro@SDIO_CLKCR_BYPASS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_CLKCR_BYPASS",
    "location": {
      "column": "10",
      "line": "5399",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "SDIO_CLKCR_BYPASS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@386701@macro@SDIO_CLKCR_WIDBUS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_CLKCR_WIDBUS",
    "location": {
      "column": "10",
      "line": "5401",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "SDIO_CLKCR_WIDBUS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@386829@macro@SDIO_CLKCR_WIDBUS_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_CLKCR_WIDBUS_0",
    "location": {
      "column": "10",
      "line": "5402",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "SDIO_CLKCR_WIDBUS_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@386919@macro@SDIO_CLKCR_WIDBUS_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_CLKCR_WIDBUS_1",
    "location": {
      "column": "10",
      "line": "5403",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "SDIO_CLKCR_WIDBUS_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@387011@macro@SDIO_CLKCR_NEGEDGE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_CLKCR_NEGEDGE",
    "location": {
      "column": "10",
      "line": "5405",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "SDIO_CLKCR_NEGEDGE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@387127@macro@SDIO_CLKCR_HWFC_EN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_CLKCR_HWFC_EN",
    "location": {
      "column": "10",
      "line": "5406",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "SDIO_CLKCR_HWFC_EN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@387318@macro@SDIO_ARG_CMDARG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_ARG_CMDARG",
    "location": {
      "column": "10",
      "line": "5409",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "SDIO_ARG_CMDARG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@387507@macro@SDIO_CMD_CMDINDEX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_CMD_CMDINDEX",
    "location": {
      "column": "10",
      "line": "5412",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "SDIO_CMD_CMDINDEX",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@387607@macro@SDIO_CMD_WAITRESP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_CMD_WAITRESP",
    "location": {
      "column": "10",
      "line": "5414",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "SDIO_CMD_WAITRESP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@387735@macro@SDIO_CMD_WAITRESP_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_CMD_WAITRESP_0",
    "location": {
      "column": "10",
      "line": "5415",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "SDIO_CMD_WAITRESP_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@387826@macro@SDIO_CMD_WAITRESP_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_CMD_WAITRESP_1",
    "location": {
      "column": "10",
      "line": "5416",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "SDIO_CMD_WAITRESP_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@387919@macro@SDIO_CMD_WAITINT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_CMD_WAITINT",
    "location": {
      "column": "10",
      "line": "5418",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "SDIO_CMD_WAITINT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@388036@macro@SDIO_CMD_WAITPEND",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_CMD_WAITPEND",
    "location": {
      "column": "10",
      "line": "5419",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "SDIO_CMD_WAITPEND",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@388183@macro@SDIO_CMD_CPSMEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_CMD_CPSMEN",
    "location": {
      "column": "10",
      "line": "5420",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "SDIO_CMD_CPSMEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@388312@macro@SDIO_CMD_SDIOSUSPEND",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_CMD_SDIOSUSPEND",
    "location": {
      "column": "10",
      "line": "5421",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "SDIO_CMD_SDIOSUSPEND",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@388419@macro@SDIO_CMD_ENCMDCOMPL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_CMD_ENCMDCOMPL",
    "location": {
      "column": "10",
      "line": "5422",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "SDIO_CMD_ENCMDCOMPL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@388525@macro@SDIO_CMD_NIEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_CMD_NIEN",
    "location": {
      "column": "10",
      "line": "5423",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "SDIO_CMD_NIEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@388630@macro@SDIO_CMD_CEATACMD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_CMD_CEATACMD",
    "location": {
      "column": "10",
      "line": "5424",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "SDIO_CMD_CEATACMD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@388813@macro@SDIO_RESPCMD_RESPCMD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_RESPCMD_RESPCMD",
    "location": {
      "column": "10",
      "line": "5427",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "SDIO_RESPCMD_RESPCMD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@389004@macro@SDIO_RESP0_CARDSTATUS0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_RESP0_CARDSTATUS0",
    "location": {
      "column": "10",
      "line": "5430",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "SDIO_RESP0_CARDSTATUS0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@389184@macro@SDIO_RESP1_CARDSTATUS1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_RESP1_CARDSTATUS1",
    "location": {
      "column": "10",
      "line": "5433",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "SDIO_RESP1_CARDSTATUS1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@389364@macro@SDIO_RESP2_CARDSTATUS2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_RESP2_CARDSTATUS2",
    "location": {
      "column": "10",
      "line": "5436",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "SDIO_RESP2_CARDSTATUS2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@389544@macro@SDIO_RESP3_CARDSTATUS3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_RESP3_CARDSTATUS3",
    "location": {
      "column": "10",
      "line": "5439",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "SDIO_RESP3_CARDSTATUS3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@389724@macro@SDIO_RESP4_CARDSTATUS4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_RESP4_CARDSTATUS4",
    "location": {
      "column": "10",
      "line": "5442",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "SDIO_RESP4_CARDSTATUS4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@389904@macro@SDIO_DTIMER_DATATIME",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_DTIMER_DATATIME",
    "location": {
      "column": "10",
      "line": "5445",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "SDIO_DTIMER_DATATIME",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@390093@macro@SDIO_DLEN_DATALENGTH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_DLEN_DATALENGTH",
    "location": {
      "column": "10",
      "line": "5448",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "SDIO_DLEN_DATALENGTH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@390279@macro@SDIO_DCTRL_DTEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_DCTRL_DTEN",
    "location": {
      "column": "10",
      "line": "5451",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "SDIO_DCTRL_DTEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@390389@macro@SDIO_DCTRL_DTDIR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_DCTRL_DTDIR",
    "location": {
      "column": "10",
      "line": "5452",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "SDIO_DCTRL_DTDIR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@390507@macro@SDIO_DCTRL_DTMODE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_DCTRL_DTMODE",
    "location": {
      "column": "10",
      "line": "5453",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "SDIO_DCTRL_DTMODE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@390620@macro@SDIO_DCTRL_DMAEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_DCTRL_DMAEN",
    "location": {
      "column": "10",
      "line": "5454",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "SDIO_DCTRL_DMAEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@390722@macro@SDIO_DCTRL_DBLOCKSIZE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_DCTRL_DBLOCKSIZE",
    "location": {
      "column": "10",
      "line": "5456",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "SDIO_DCTRL_DBLOCKSIZE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@390845@macro@SDIO_DCTRL_DBLOCKSIZE_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_DCTRL_DBLOCKSIZE_0",
    "location": {
      "column": "10",
      "line": "5457",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "SDIO_DCTRL_DBLOCKSIZE_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@390935@macro@SDIO_DCTRL_DBLOCKSIZE_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_DCTRL_DBLOCKSIZE_1",
    "location": {
      "column": "10",
      "line": "5458",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "SDIO_DCTRL_DBLOCKSIZE_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@391025@macro@SDIO_DCTRL_DBLOCKSIZE_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_DCTRL_DBLOCKSIZE_2",
    "location": {
      "column": "10",
      "line": "5459",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "SDIO_DCTRL_DBLOCKSIZE_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@391115@macro@SDIO_DCTRL_DBLOCKSIZE_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_DCTRL_DBLOCKSIZE_3",
    "location": {
      "column": "10",
      "line": "5460",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "SDIO_DCTRL_DBLOCKSIZE_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@391207@macro@SDIO_DCTRL_RWSTART",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_DCTRL_RWSTART",
    "location": {
      "column": "10",
      "line": "5462",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "SDIO_DCTRL_RWSTART",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@391307@macro@SDIO_DCTRL_RWSTOP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_DCTRL_RWSTOP",
    "location": {
      "column": "10",
      "line": "5463",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "SDIO_DCTRL_RWSTOP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@391406@macro@SDIO_DCTRL_RWMOD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_DCTRL_RWMOD",
    "location": {
      "column": "10",
      "line": "5464",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "SDIO_DCTRL_RWMOD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@391505@macro@SDIO_DCTRL_SDIOEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_DCTRL_SDIOEN",
    "location": {
      "column": "10",
      "line": "5465",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "SDIO_DCTRL_SDIOEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@391697@macro@SDIO_DCOUNT_DATACOUNT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_DCOUNT_DATACOUNT",
    "location": {
      "column": "10",
      "line": "5468",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "SDIO_DCOUNT_DATACOUNT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@391882@macro@SDIO_STA_CCRCFAIL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_STA_CCRCFAIL",
    "location": {
      "column": "10",
      "line": "5471",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "SDIO_STA_CCRCFAIL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@392011@macro@SDIO_STA_DCRCFAIL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_STA_DCRCFAIL",
    "location": {
      "column": "10",
      "line": "5472",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "SDIO_STA_DCRCFAIL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@392139@macro@SDIO_STA_CTIMEOUT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_STA_CTIMEOUT",
    "location": {
      "column": "10",
      "line": "5473",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "SDIO_STA_CTIMEOUT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@392248@macro@SDIO_STA_DTIMEOUT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_STA_DTIMEOUT",
    "location": {
      "column": "10",
      "line": "5474",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "SDIO_STA_DTIMEOUT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@392345@macro@SDIO_STA_TXUNDERR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_STA_TXUNDERR",
    "location": {
      "column": "10",
      "line": "5475",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "SDIO_STA_TXUNDERR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@392458@macro@SDIO_STA_RXOVERR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_STA_RXOVERR",
    "location": {
      "column": "10",
      "line": "5476",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "SDIO_STA_RXOVERR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@392570@macro@SDIO_STA_CMDREND",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_STA_CMDREND",
    "location": {
      "column": "10",
      "line": "5477",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "SDIO_STA_CMDREND",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@392699@macro@SDIO_STA_CMDSENT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_STA_CMDSENT",
    "location": {
      "column": "10",
      "line": "5478",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "SDIO_STA_CMDSENT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@392819@macro@SDIO_STA_DATAEND",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_STA_DATAEND",
    "location": {
      "column": "10",
      "line": "5479",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "SDIO_STA_DATAEND",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@392947@macro@SDIO_STA_STBITERR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_STA_STBITERR",
    "location": {
      "column": "10",
      "line": "5480",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "SDIO_STA_STBITERR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@393091@macro@SDIO_STA_DBCKEND",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_STA_DBCKEND",
    "location": {
      "column": "10",
      "line": "5481",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "SDIO_STA_DBCKEND",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@393219@macro@SDIO_STA_CMDACT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_STA_CMDACT",
    "location": {
      "column": "10",
      "line": "5482",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "SDIO_STA_CMDACT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@393332@macro@SDIO_STA_TXACT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_STA_TXACT",
    "location": {
      "column": "10",
      "line": "5483",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "SDIO_STA_TXACT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@393442@macro@SDIO_STA_RXACT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_STA_RXACT",
    "location": {
      "column": "10",
      "line": "5484",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "SDIO_STA_RXACT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@393551@macro@SDIO_STA_TXFIFOHE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_STA_TXFIFOHE",
    "location": {
      "column": "10",
      "line": "5485",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "SDIO_STA_TXFIFOHE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@393707@macro@SDIO_STA_RXFIFOHF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_STA_RXFIFOHF",
    "location": {
      "column": "10",
      "line": "5486",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "SDIO_STA_RXFIFOHF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@393854@macro@SDIO_STA_TXFIFOF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_STA_TXFIFOF",
    "location": {
      "column": "10",
      "line": "5487",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "SDIO_STA_TXFIFOF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@393957@macro@SDIO_STA_RXFIFOF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_STA_RXFIFOF",
    "location": {
      "column": "10",
      "line": "5488",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "SDIO_STA_RXFIFOF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@394059@macro@SDIO_STA_TXFIFOE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_STA_TXFIFOE",
    "location": {
      "column": "10",
      "line": "5489",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "SDIO_STA_TXFIFOE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@394163@macro@SDIO_STA_RXFIFOE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_STA_RXFIFOE",
    "location": {
      "column": "10",
      "line": "5490",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "SDIO_STA_RXFIFOE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@394266@macro@SDIO_STA_TXDAVL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_STA_TXDAVL",
    "location": {
      "column": "10",
      "line": "5491",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "SDIO_STA_TXDAVL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@394382@macro@SDIO_STA_RXDAVL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_STA_RXDAVL",
    "location": {
      "column": "10",
      "line": "5492",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "SDIO_STA_RXDAVL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@394497@macro@SDIO_STA_SDIOIT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_STA_SDIOIT",
    "location": {
      "column": "10",
      "line": "5493",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "SDIO_STA_SDIOIT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@394605@macro@SDIO_STA_CEATAEND",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_STA_CEATAEND",
    "location": {
      "column": "10",
      "line": "5494",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "SDIO_STA_CEATAEND",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@394825@macro@SDIO_ICR_CCRCFAILC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_ICR_CCRCFAILC",
    "location": {
      "column": "10",
      "line": "5497",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "SDIO_ICR_CCRCFAILC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@394933@macro@SDIO_ICR_DCRCFAILC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_ICR_DCRCFAILC",
    "location": {
      "column": "10",
      "line": "5498",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "SDIO_ICR_DCRCFAILC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@395041@macro@SDIO_ICR_CTIMEOUTC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_ICR_CTIMEOUTC",
    "location": {
      "column": "10",
      "line": "5499",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "SDIO_ICR_CTIMEOUTC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@395149@macro@SDIO_ICR_DTIMEOUTC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_ICR_DTIMEOUTC",
    "location": {
      "column": "10",
      "line": "5500",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "SDIO_ICR_DTIMEOUTC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@395257@macro@SDIO_ICR_TXUNDERRC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_ICR_TXUNDERRC",
    "location": {
      "column": "10",
      "line": "5501",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "SDIO_ICR_TXUNDERRC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@395365@macro@SDIO_ICR_RXOVERRC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_ICR_RXOVERRC",
    "location": {
      "column": "10",
      "line": "5502",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "SDIO_ICR_RXOVERRC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@395472@macro@SDIO_ICR_CMDRENDC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_ICR_CMDRENDC",
    "location": {
      "column": "10",
      "line": "5503",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "SDIO_ICR_CMDRENDC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@395579@macro@SDIO_ICR_CMDSENTC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_ICR_CMDSENTC",
    "location": {
      "column": "10",
      "line": "5504",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "SDIO_ICR_CMDSENTC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@395686@macro@SDIO_ICR_DATAENDC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_ICR_DATAENDC",
    "location": {
      "column": "10",
      "line": "5505",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "SDIO_ICR_DATAENDC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@395793@macro@SDIO_ICR_STBITERRC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_ICR_STBITERRC",
    "location": {
      "column": "10",
      "line": "5506",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "SDIO_ICR_STBITERRC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@395901@macro@SDIO_ICR_DBCKENDC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_ICR_DBCKENDC",
    "location": {
      "column": "10",
      "line": "5507",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "SDIO_ICR_DBCKENDC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@396008@macro@SDIO_ICR_SDIOITC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_ICR_SDIOITC",
    "location": {
      "column": "10",
      "line": "5508",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "SDIO_ICR_SDIOITC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@396114@macro@SDIO_ICR_CEATAENDC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_ICR_CEATAENDC",
    "location": {
      "column": "10",
      "line": "5509",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "SDIO_ICR_CEATAENDC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@396306@macro@SDIO_MASK_CCRCFAILIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_MASK_CCRCFAILIE",
    "location": {
      "column": "10",
      "line": "5512",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "SDIO_MASK_CCRCFAILIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@396424@macro@SDIO_MASK_DCRCFAILIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_MASK_DCRCFAILIE",
    "location": {
      "column": "10",
      "line": "5513",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "SDIO_MASK_DCRCFAILIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@396539@macro@SDIO_MASK_CTIMEOUTIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_MASK_CTIMEOUTIE",
    "location": {
      "column": "10",
      "line": "5514",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "SDIO_MASK_CTIMEOUTIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@396656@macro@SDIO_MASK_DTIMEOUTIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_MASK_DTIMEOUTIE",
    "location": {
      "column": "10",
      "line": "5515",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "SDIO_MASK_DTIMEOUTIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@396770@macro@SDIO_MASK_TXUNDERRIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_MASK_TXUNDERRIE",
    "location": {
      "column": "10",
      "line": "5516",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "SDIO_MASK_TXUNDERRIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@396894@macro@SDIO_MASK_RXOVERRIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_MASK_RXOVERRIE",
    "location": {
      "column": "10",
      "line": "5517",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "SDIO_MASK_RXOVERRIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@397017@macro@SDIO_MASK_CMDRENDIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_MASK_CMDRENDIE",
    "location": {
      "column": "10",
      "line": "5518",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "SDIO_MASK_CMDRENDIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@397144@macro@SDIO_MASK_CMDSENTIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_MASK_CMDSENTIE",
    "location": {
      "column": "10",
      "line": "5519",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "SDIO_MASK_CMDSENTIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@397258@macro@SDIO_MASK_DATAENDIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_MASK_DATAENDIE",
    "location": {
      "column": "10",
      "line": "5520",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "SDIO_MASK_DATAENDIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@397368@macro@SDIO_MASK_STBITERRIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_MASK_STBITERRIE",
    "location": {
      "column": "10",
      "line": "5521",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "SDIO_MASK_STBITERRIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@397485@macro@SDIO_MASK_DBCKENDIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_MASK_DBCKENDIE",
    "location": {
      "column": "10",
      "line": "5522",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "SDIO_MASK_DBCKENDIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@397601@macro@SDIO_MASK_CMDACTIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_MASK_CMDACTIE",
    "location": {
      "column": "10",
      "line": "5523",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "SDIO_MASK_CMDACTIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@397717@macro@SDIO_MASK_TXACTIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_MASK_TXACTIE",
    "location": {
      "column": "10",
      "line": "5524",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "SDIO_MASK_TXACTIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@397839@macro@SDIO_MASK_RXACTIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_MASK_RXACTIE",
    "location": {
      "column": "10",
      "line": "5525",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "SDIO_MASK_RXACTIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@397961@macro@SDIO_MASK_TXFIFOHEIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_MASK_TXFIFOHEIE",
    "location": {
      "column": "10",
      "line": "5526",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "SDIO_MASK_TXFIFOHEIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@398081@macro@SDIO_MASK_RXFIFOHFIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_MASK_RXFIFOHFIE",
    "location": {
      "column": "10",
      "line": "5527",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "SDIO_MASK_RXFIFOHFIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@398200@macro@SDIO_MASK_TXFIFOFIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_MASK_TXFIFOFIE",
    "location": {
      "column": "10",
      "line": "5528",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "SDIO_MASK_TXFIFOFIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@398314@macro@SDIO_MASK_RXFIFOFIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_MASK_RXFIFOFIE",
    "location": {
      "column": "10",
      "line": "5529",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "SDIO_MASK_RXFIFOFIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@398428@macro@SDIO_MASK_TXFIFOEIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_MASK_TXFIFOEIE",
    "location": {
      "column": "10",
      "line": "5530",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "SDIO_MASK_TXFIFOEIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@398543@macro@SDIO_MASK_RXFIFOEIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_MASK_RXFIFOEIE",
    "location": {
      "column": "10",
      "line": "5531",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "SDIO_MASK_RXFIFOEIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@398658@macro@SDIO_MASK_TXDAVLIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_MASK_TXDAVLIE",
    "location": {
      "column": "10",
      "line": "5532",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "SDIO_MASK_TXDAVLIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@398785@macro@SDIO_MASK_RXDAVLIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_MASK_RXDAVLIE",
    "location": {
      "column": "10",
      "line": "5533",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "SDIO_MASK_RXDAVLIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@398912@macro@SDIO_MASK_SDIOITIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_MASK_SDIOITIE",
    "location": {
      "column": "10",
      "line": "5534",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "SDIO_MASK_SDIOITIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@399042@macro@SDIO_MASK_CEATAENDIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_MASK_CEATAENDIE",
    "location": {
      "column": "10",
      "line": "5535",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "SDIO_MASK_CEATAENDIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@399269@macro@SDIO_FIFOCNT_FIFOCOUNT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_FIFOCNT_FIFOCOUNT",
    "location": {
      "column": "10",
      "line": "5538",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "SDIO_FIFOCNT_FIFOCOUNT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@399502@macro@SDIO_FIFO_FIFODATA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_FIFO_FIFODATA",
    "location": {
      "column": "10",
      "line": "5541",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "SDIO_FIFO_FIFODATA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@400150@macro@USB_EP0R_EA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_EP0R_EA",
    "location": {
      "column": "10",
      "line": "5551",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_EP0R_EA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@400253@macro@USB_EP0R_STAT_TX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_EP0R_STAT_TX",
    "location": {
      "column": "10",
      "line": "5553",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_EP0R_STAT_TX",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@400397@macro@USB_EP0R_STAT_TX_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_EP0R_STAT_TX_0",
    "location": {
      "column": "10",
      "line": "5554",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_EP0R_STAT_TX_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@400487@macro@USB_EP0R_STAT_TX_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_EP0R_STAT_TX_1",
    "location": {
      "column": "10",
      "line": "5555",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_EP0R_STAT_TX_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@400579@macro@USB_EP0R_DTOG_TX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_EP0R_DTOG_TX",
    "location": {
      "column": "10",
      "line": "5557",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_EP0R_DTOG_TX",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@400703@macro@USB_EP0R_CTR_TX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_EP0R_CTR_TX",
    "location": {
      "column": "10",
      "line": "5558",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_EP0R_CTR_TX",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@400821@macro@USB_EP0R_EP_KIND",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_EP0R_EP_KIND",
    "location": {
      "column": "10",
      "line": "5559",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_EP0R_EP_KIND",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@400921@macro@USB_EP0R_EP_TYPE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_EP0R_EP_TYPE",
    "location": {
      "column": "10",
      "line": "5561",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_EP0R_EP_TYPE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@401039@macro@USB_EP0R_EP_TYPE_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_EP0R_EP_TYPE_0",
    "location": {
      "column": "10",
      "line": "5562",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_EP0R_EP_TYPE_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@401129@macro@USB_EP0R_EP_TYPE_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_EP0R_EP_TYPE_1",
    "location": {
      "column": "10",
      "line": "5563",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_EP0R_EP_TYPE_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@401221@macro@USB_EP0R_SETUP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_EP0R_SETUP",
    "location": {
      "column": "10",
      "line": "5565",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_EP0R_SETUP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@401335@macro@USB_EP0R_STAT_RX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_EP0R_STAT_RX",
    "location": {
      "column": "10",
      "line": "5567",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_EP0R_STAT_RX",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@401476@macro@USB_EP0R_STAT_RX_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_EP0R_STAT_RX_0",
    "location": {
      "column": "10",
      "line": "5568",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_EP0R_STAT_RX_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@401566@macro@USB_EP0R_STAT_RX_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_EP0R_STAT_RX_1",
    "location": {
      "column": "10",
      "line": "5569",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_EP0R_STAT_RX_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@401658@macro@USB_EP0R_DTOG_RX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_EP0R_DTOG_RX",
    "location": {
      "column": "10",
      "line": "5571",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_EP0R_DTOG_RX",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@401779@macro@USB_EP0R_CTR_RX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_EP0R_CTR_RX",
    "location": {
      "column": "10",
      "line": "5572",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_EP0R_CTR_RX",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@401978@macro@USB_EP1R_EA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_EP1R_EA",
    "location": {
      "column": "10",
      "line": "5575",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_EP1R_EA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@402081@macro@USB_EP1R_STAT_TX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_EP1R_STAT_TX",
    "location": {
      "column": "10",
      "line": "5577",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_EP1R_STAT_TX",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@402225@macro@USB_EP1R_STAT_TX_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_EP1R_STAT_TX_0",
    "location": {
      "column": "10",
      "line": "5578",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_EP1R_STAT_TX_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@402315@macro@USB_EP1R_STAT_TX_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_EP1R_STAT_TX_1",
    "location": {
      "column": "10",
      "line": "5579",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_EP1R_STAT_TX_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@402407@macro@USB_EP1R_DTOG_TX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_EP1R_DTOG_TX",
    "location": {
      "column": "10",
      "line": "5581",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_EP1R_DTOG_TX",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@402531@macro@USB_EP1R_CTR_TX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_EP1R_CTR_TX",
    "location": {
      "column": "10",
      "line": "5582",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_EP1R_CTR_TX",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@402649@macro@USB_EP1R_EP_KIND",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_EP1R_EP_KIND",
    "location": {
      "column": "10",
      "line": "5583",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_EP1R_EP_KIND",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@402749@macro@USB_EP1R_EP_TYPE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_EP1R_EP_TYPE",
    "location": {
      "column": "10",
      "line": "5585",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_EP1R_EP_TYPE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@402867@macro@USB_EP1R_EP_TYPE_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_EP1R_EP_TYPE_0",
    "location": {
      "column": "10",
      "line": "5586",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_EP1R_EP_TYPE_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@402957@macro@USB_EP1R_EP_TYPE_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_EP1R_EP_TYPE_1",
    "location": {
      "column": "10",
      "line": "5587",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_EP1R_EP_TYPE_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@403049@macro@USB_EP1R_SETUP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_EP1R_SETUP",
    "location": {
      "column": "10",
      "line": "5589",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_EP1R_SETUP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@403163@macro@USB_EP1R_STAT_RX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_EP1R_STAT_RX",
    "location": {
      "column": "10",
      "line": "5591",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_EP1R_STAT_RX",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@403304@macro@USB_EP1R_STAT_RX_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_EP1R_STAT_RX_0",
    "location": {
      "column": "10",
      "line": "5592",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_EP1R_STAT_RX_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@403394@macro@USB_EP1R_STAT_RX_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_EP1R_STAT_RX_1",
    "location": {
      "column": "10",
      "line": "5593",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_EP1R_STAT_RX_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@403486@macro@USB_EP1R_DTOG_RX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_EP1R_DTOG_RX",
    "location": {
      "column": "10",
      "line": "5595",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_EP1R_DTOG_RX",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@403607@macro@USB_EP1R_CTR_RX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_EP1R_CTR_RX",
    "location": {
      "column": "10",
      "line": "5596",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_EP1R_CTR_RX",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@403806@macro@USB_EP2R_EA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_EP2R_EA",
    "location": {
      "column": "10",
      "line": "5599",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_EP2R_EA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@403909@macro@USB_EP2R_STAT_TX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_EP2R_STAT_TX",
    "location": {
      "column": "10",
      "line": "5601",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_EP2R_STAT_TX",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@404053@macro@USB_EP2R_STAT_TX_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_EP2R_STAT_TX_0",
    "location": {
      "column": "10",
      "line": "5602",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_EP2R_STAT_TX_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@404143@macro@USB_EP2R_STAT_TX_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_EP2R_STAT_TX_1",
    "location": {
      "column": "10",
      "line": "5603",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_EP2R_STAT_TX_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@404235@macro@USB_EP2R_DTOG_TX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_EP2R_DTOG_TX",
    "location": {
      "column": "10",
      "line": "5605",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_EP2R_DTOG_TX",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@404359@macro@USB_EP2R_CTR_TX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_EP2R_CTR_TX",
    "location": {
      "column": "10",
      "line": "5606",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_EP2R_CTR_TX",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@404477@macro@USB_EP2R_EP_KIND",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_EP2R_EP_KIND",
    "location": {
      "column": "10",
      "line": "5607",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_EP2R_EP_KIND",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@404577@macro@USB_EP2R_EP_TYPE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_EP2R_EP_TYPE",
    "location": {
      "column": "10",
      "line": "5609",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_EP2R_EP_TYPE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@404695@macro@USB_EP2R_EP_TYPE_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_EP2R_EP_TYPE_0",
    "location": {
      "column": "10",
      "line": "5610",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_EP2R_EP_TYPE_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@404785@macro@USB_EP2R_EP_TYPE_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_EP2R_EP_TYPE_1",
    "location": {
      "column": "10",
      "line": "5611",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_EP2R_EP_TYPE_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@404877@macro@USB_EP2R_SETUP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_EP2R_SETUP",
    "location": {
      "column": "10",
      "line": "5613",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_EP2R_SETUP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@404991@macro@USB_EP2R_STAT_RX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_EP2R_STAT_RX",
    "location": {
      "column": "10",
      "line": "5615",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_EP2R_STAT_RX",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@405132@macro@USB_EP2R_STAT_RX_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_EP2R_STAT_RX_0",
    "location": {
      "column": "10",
      "line": "5616",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_EP2R_STAT_RX_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@405222@macro@USB_EP2R_STAT_RX_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_EP2R_STAT_RX_1",
    "location": {
      "column": "10",
      "line": "5617",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_EP2R_STAT_RX_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@405314@macro@USB_EP2R_DTOG_RX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_EP2R_DTOG_RX",
    "location": {
      "column": "10",
      "line": "5619",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_EP2R_DTOG_RX",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@405435@macro@USB_EP2R_CTR_RX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_EP2R_CTR_RX",
    "location": {
      "column": "10",
      "line": "5620",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_EP2R_CTR_RX",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@405634@macro@USB_EP3R_EA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_EP3R_EA",
    "location": {
      "column": "10",
      "line": "5623",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_EP3R_EA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@405737@macro@USB_EP3R_STAT_TX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_EP3R_STAT_TX",
    "location": {
      "column": "10",
      "line": "5625",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_EP3R_STAT_TX",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@405881@macro@USB_EP3R_STAT_TX_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_EP3R_STAT_TX_0",
    "location": {
      "column": "10",
      "line": "5626",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_EP3R_STAT_TX_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@405971@macro@USB_EP3R_STAT_TX_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_EP3R_STAT_TX_1",
    "location": {
      "column": "10",
      "line": "5627",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_EP3R_STAT_TX_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@406063@macro@USB_EP3R_DTOG_TX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_EP3R_DTOG_TX",
    "location": {
      "column": "10",
      "line": "5629",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_EP3R_DTOG_TX",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@406187@macro@USB_EP3R_CTR_TX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_EP3R_CTR_TX",
    "location": {
      "column": "10",
      "line": "5630",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_EP3R_CTR_TX",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@406305@macro@USB_EP3R_EP_KIND",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_EP3R_EP_KIND",
    "location": {
      "column": "10",
      "line": "5631",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_EP3R_EP_KIND",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@406405@macro@USB_EP3R_EP_TYPE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_EP3R_EP_TYPE",
    "location": {
      "column": "10",
      "line": "5633",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_EP3R_EP_TYPE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@406523@macro@USB_EP3R_EP_TYPE_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_EP3R_EP_TYPE_0",
    "location": {
      "column": "10",
      "line": "5634",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_EP3R_EP_TYPE_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@406613@macro@USB_EP3R_EP_TYPE_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_EP3R_EP_TYPE_1",
    "location": {
      "column": "10",
      "line": "5635",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_EP3R_EP_TYPE_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@406705@macro@USB_EP3R_SETUP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_EP3R_SETUP",
    "location": {
      "column": "10",
      "line": "5637",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_EP3R_SETUP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@406819@macro@USB_EP3R_STAT_RX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_EP3R_STAT_RX",
    "location": {
      "column": "10",
      "line": "5639",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_EP3R_STAT_RX",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@406960@macro@USB_EP3R_STAT_RX_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_EP3R_STAT_RX_0",
    "location": {
      "column": "10",
      "line": "5640",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_EP3R_STAT_RX_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@407050@macro@USB_EP3R_STAT_RX_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_EP3R_STAT_RX_1",
    "location": {
      "column": "10",
      "line": "5641",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_EP3R_STAT_RX_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@407142@macro@USB_EP3R_DTOG_RX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_EP3R_DTOG_RX",
    "location": {
      "column": "10",
      "line": "5643",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_EP3R_DTOG_RX",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@407263@macro@USB_EP3R_CTR_RX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_EP3R_CTR_RX",
    "location": {
      "column": "10",
      "line": "5644",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_EP3R_CTR_RX",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@407462@macro@USB_EP4R_EA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_EP4R_EA",
    "location": {
      "column": "10",
      "line": "5647",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_EP4R_EA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@407565@macro@USB_EP4R_STAT_TX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_EP4R_STAT_TX",
    "location": {
      "column": "10",
      "line": "5649",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_EP4R_STAT_TX",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@407709@macro@USB_EP4R_STAT_TX_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_EP4R_STAT_TX_0",
    "location": {
      "column": "10",
      "line": "5650",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_EP4R_STAT_TX_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@407799@macro@USB_EP4R_STAT_TX_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_EP4R_STAT_TX_1",
    "location": {
      "column": "10",
      "line": "5651",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_EP4R_STAT_TX_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@407891@macro@USB_EP4R_DTOG_TX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_EP4R_DTOG_TX",
    "location": {
      "column": "10",
      "line": "5653",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_EP4R_DTOG_TX",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@408015@macro@USB_EP4R_CTR_TX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_EP4R_CTR_TX",
    "location": {
      "column": "10",
      "line": "5654",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_EP4R_CTR_TX",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@408133@macro@USB_EP4R_EP_KIND",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_EP4R_EP_KIND",
    "location": {
      "column": "10",
      "line": "5655",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_EP4R_EP_KIND",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@408233@macro@USB_EP4R_EP_TYPE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_EP4R_EP_TYPE",
    "location": {
      "column": "10",
      "line": "5657",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_EP4R_EP_TYPE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@408351@macro@USB_EP4R_EP_TYPE_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_EP4R_EP_TYPE_0",
    "location": {
      "column": "10",
      "line": "5658",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_EP4R_EP_TYPE_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@408441@macro@USB_EP4R_EP_TYPE_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_EP4R_EP_TYPE_1",
    "location": {
      "column": "10",
      "line": "5659",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_EP4R_EP_TYPE_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@408533@macro@USB_EP4R_SETUP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_EP4R_SETUP",
    "location": {
      "column": "10",
      "line": "5661",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_EP4R_SETUP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@408647@macro@USB_EP4R_STAT_RX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_EP4R_STAT_RX",
    "location": {
      "column": "10",
      "line": "5663",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_EP4R_STAT_RX",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@408788@macro@USB_EP4R_STAT_RX_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_EP4R_STAT_RX_0",
    "location": {
      "column": "10",
      "line": "5664",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_EP4R_STAT_RX_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@408878@macro@USB_EP4R_STAT_RX_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_EP4R_STAT_RX_1",
    "location": {
      "column": "10",
      "line": "5665",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_EP4R_STAT_RX_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@408970@macro@USB_EP4R_DTOG_RX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_EP4R_DTOG_RX",
    "location": {
      "column": "10",
      "line": "5667",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_EP4R_DTOG_RX",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@409091@macro@USB_EP4R_CTR_RX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_EP4R_CTR_RX",
    "location": {
      "column": "10",
      "line": "5668",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_EP4R_CTR_RX",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@409290@macro@USB_EP5R_EA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_EP5R_EA",
    "location": {
      "column": "10",
      "line": "5671",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_EP5R_EA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@409393@macro@USB_EP5R_STAT_TX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_EP5R_STAT_TX",
    "location": {
      "column": "10",
      "line": "5673",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_EP5R_STAT_TX",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@409537@macro@USB_EP5R_STAT_TX_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_EP5R_STAT_TX_0",
    "location": {
      "column": "10",
      "line": "5674",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_EP5R_STAT_TX_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@409627@macro@USB_EP5R_STAT_TX_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_EP5R_STAT_TX_1",
    "location": {
      "column": "10",
      "line": "5675",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_EP5R_STAT_TX_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@409719@macro@USB_EP5R_DTOG_TX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_EP5R_DTOG_TX",
    "location": {
      "column": "10",
      "line": "5677",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_EP5R_DTOG_TX",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@409843@macro@USB_EP5R_CTR_TX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_EP5R_CTR_TX",
    "location": {
      "column": "10",
      "line": "5678",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_EP5R_CTR_TX",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@409961@macro@USB_EP5R_EP_KIND",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_EP5R_EP_KIND",
    "location": {
      "column": "10",
      "line": "5679",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_EP5R_EP_KIND",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@410061@macro@USB_EP5R_EP_TYPE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_EP5R_EP_TYPE",
    "location": {
      "column": "10",
      "line": "5681",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_EP5R_EP_TYPE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@410179@macro@USB_EP5R_EP_TYPE_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_EP5R_EP_TYPE_0",
    "location": {
      "column": "10",
      "line": "5682",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_EP5R_EP_TYPE_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@410269@macro@USB_EP5R_EP_TYPE_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_EP5R_EP_TYPE_1",
    "location": {
      "column": "10",
      "line": "5683",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_EP5R_EP_TYPE_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@410361@macro@USB_EP5R_SETUP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_EP5R_SETUP",
    "location": {
      "column": "10",
      "line": "5685",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_EP5R_SETUP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@410475@macro@USB_EP5R_STAT_RX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_EP5R_STAT_RX",
    "location": {
      "column": "10",
      "line": "5687",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_EP5R_STAT_RX",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@410616@macro@USB_EP5R_STAT_RX_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_EP5R_STAT_RX_0",
    "location": {
      "column": "10",
      "line": "5688",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_EP5R_STAT_RX_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@410706@macro@USB_EP5R_STAT_RX_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_EP5R_STAT_RX_1",
    "location": {
      "column": "10",
      "line": "5689",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_EP5R_STAT_RX_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@410798@macro@USB_EP5R_DTOG_RX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_EP5R_DTOG_RX",
    "location": {
      "column": "10",
      "line": "5691",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_EP5R_DTOG_RX",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@410919@macro@USB_EP5R_CTR_RX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_EP5R_CTR_RX",
    "location": {
      "column": "10",
      "line": "5692",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_EP5R_CTR_RX",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@411118@macro@USB_EP6R_EA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_EP6R_EA",
    "location": {
      "column": "10",
      "line": "5695",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_EP6R_EA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@411221@macro@USB_EP6R_STAT_TX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_EP6R_STAT_TX",
    "location": {
      "column": "10",
      "line": "5697",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_EP6R_STAT_TX",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@411365@macro@USB_EP6R_STAT_TX_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_EP6R_STAT_TX_0",
    "location": {
      "column": "10",
      "line": "5698",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_EP6R_STAT_TX_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@411455@macro@USB_EP6R_STAT_TX_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_EP6R_STAT_TX_1",
    "location": {
      "column": "10",
      "line": "5699",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_EP6R_STAT_TX_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@411547@macro@USB_EP6R_DTOG_TX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_EP6R_DTOG_TX",
    "location": {
      "column": "10",
      "line": "5701",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_EP6R_DTOG_TX",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@411671@macro@USB_EP6R_CTR_TX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_EP6R_CTR_TX",
    "location": {
      "column": "10",
      "line": "5702",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_EP6R_CTR_TX",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@411789@macro@USB_EP6R_EP_KIND",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_EP6R_EP_KIND",
    "location": {
      "column": "10",
      "line": "5703",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_EP6R_EP_KIND",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@411889@macro@USB_EP6R_EP_TYPE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_EP6R_EP_TYPE",
    "location": {
      "column": "10",
      "line": "5705",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_EP6R_EP_TYPE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@412007@macro@USB_EP6R_EP_TYPE_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_EP6R_EP_TYPE_0",
    "location": {
      "column": "10",
      "line": "5706",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_EP6R_EP_TYPE_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@412097@macro@USB_EP6R_EP_TYPE_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_EP6R_EP_TYPE_1",
    "location": {
      "column": "10",
      "line": "5707",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_EP6R_EP_TYPE_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@412189@macro@USB_EP6R_SETUP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_EP6R_SETUP",
    "location": {
      "column": "10",
      "line": "5709",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_EP6R_SETUP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@412303@macro@USB_EP6R_STAT_RX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_EP6R_STAT_RX",
    "location": {
      "column": "10",
      "line": "5711",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_EP6R_STAT_RX",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@412444@macro@USB_EP6R_STAT_RX_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_EP6R_STAT_RX_0",
    "location": {
      "column": "10",
      "line": "5712",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_EP6R_STAT_RX_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@412534@macro@USB_EP6R_STAT_RX_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_EP6R_STAT_RX_1",
    "location": {
      "column": "10",
      "line": "5713",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_EP6R_STAT_RX_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@412626@macro@USB_EP6R_DTOG_RX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_EP6R_DTOG_RX",
    "location": {
      "column": "10",
      "line": "5715",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_EP6R_DTOG_RX",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@412747@macro@USB_EP6R_CTR_RX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_EP6R_CTR_RX",
    "location": {
      "column": "10",
      "line": "5716",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_EP6R_CTR_RX",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@412946@macro@USB_EP7R_EA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_EP7R_EA",
    "location": {
      "column": "10",
      "line": "5719",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_EP7R_EA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@413049@macro@USB_EP7R_STAT_TX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_EP7R_STAT_TX",
    "location": {
      "column": "10",
      "line": "5721",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_EP7R_STAT_TX",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@413193@macro@USB_EP7R_STAT_TX_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_EP7R_STAT_TX_0",
    "location": {
      "column": "10",
      "line": "5722",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_EP7R_STAT_TX_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@413283@macro@USB_EP7R_STAT_TX_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_EP7R_STAT_TX_1",
    "location": {
      "column": "10",
      "line": "5723",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_EP7R_STAT_TX_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@413375@macro@USB_EP7R_DTOG_TX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_EP7R_DTOG_TX",
    "location": {
      "column": "10",
      "line": "5725",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_EP7R_DTOG_TX",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@413499@macro@USB_EP7R_CTR_TX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_EP7R_CTR_TX",
    "location": {
      "column": "10",
      "line": "5726",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_EP7R_CTR_TX",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@413617@macro@USB_EP7R_EP_KIND",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_EP7R_EP_KIND",
    "location": {
      "column": "10",
      "line": "5727",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_EP7R_EP_KIND",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@413717@macro@USB_EP7R_EP_TYPE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_EP7R_EP_TYPE",
    "location": {
      "column": "10",
      "line": "5729",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_EP7R_EP_TYPE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@413835@macro@USB_EP7R_EP_TYPE_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_EP7R_EP_TYPE_0",
    "location": {
      "column": "10",
      "line": "5730",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_EP7R_EP_TYPE_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@413925@macro@USB_EP7R_EP_TYPE_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_EP7R_EP_TYPE_1",
    "location": {
      "column": "10",
      "line": "5731",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_EP7R_EP_TYPE_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@414017@macro@USB_EP7R_SETUP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_EP7R_SETUP",
    "location": {
      "column": "10",
      "line": "5733",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_EP7R_SETUP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@414131@macro@USB_EP7R_STAT_RX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_EP7R_STAT_RX",
    "location": {
      "column": "10",
      "line": "5735",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_EP7R_STAT_RX",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@414272@macro@USB_EP7R_STAT_RX_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_EP7R_STAT_RX_0",
    "location": {
      "column": "10",
      "line": "5736",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_EP7R_STAT_RX_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@414362@macro@USB_EP7R_STAT_RX_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_EP7R_STAT_RX_1",
    "location": {
      "column": "10",
      "line": "5737",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_EP7R_STAT_RX_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@414454@macro@USB_EP7R_DTOG_RX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_EP7R_DTOG_RX",
    "location": {
      "column": "10",
      "line": "5739",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_EP7R_DTOG_RX",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@414575@macro@USB_EP7R_CTR_RX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_EP7R_CTR_RX",
    "location": {
      "column": "10",
      "line": "5740",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_EP7R_CTR_RX",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@414800@macro@USB_CNTR_FRES",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_CNTR_FRES",
    "location": {
      "column": "10",
      "line": "5744",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_CNTR_FRES",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@414900@macro@USB_CNTR_PDWN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_CNTR_PDWN",
    "location": {
      "column": "10",
      "line": "5745",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_CNTR_PDWN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@414995@macro@USB_CNTR_LP_MODE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_CNTR_LP_MODE",
    "location": {
      "column": "10",
      "line": "5746",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_CNTR_LP_MODE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@415094@macro@USB_CNTR_FSUSP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_CNTR_FSUSP",
    "location": {
      "column": "10",
      "line": "5747",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_CNTR_FSUSP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@415192@macro@USB_CNTR_RESUME",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_CNTR_RESUME",
    "location": {
      "column": "10",
      "line": "5748",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_CNTR_RESUME",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@415291@macro@USB_CNTR_ESOFM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_CNTR_ESOFM",
    "location": {
      "column": "10",
      "line": "5749",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_CNTR_ESOFM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@415414@macro@USB_CNTR_SOFM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_CNTR_SOFM",
    "location": {
      "column": "10",
      "line": "5750",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_CNTR_SOFM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@415528@macro@USB_CNTR_RESETM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_CNTR_RESETM",
    "location": {
      "column": "10",
      "line": "5751",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_CNTR_RESETM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@415633@macro@USB_CNTR_SUSPM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_CNTR_SUSPM",
    "location": {
      "column": "10",
      "line": "5752",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_CNTR_SUSPM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@415745@macro@USB_CNTR_WKUPM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_CNTR_WKUPM",
    "location": {
      "column": "10",
      "line": "5753",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_CNTR_WKUPM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@415851@macro@USB_CNTR_ERRM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_CNTR_ERRM",
    "location": {
      "column": "10",
      "line": "5754",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_CNTR_ERRM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@415956@macro@USB_CNTR_PMAOVRM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_CNTR_PMAOVRM",
    "location": {
      "column": "10",
      "line": "5755",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_CNTR_PMAOVRM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@416090@macro@USB_CNTR_CTRM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_CNTR_CTRM",
    "location": {
      "column": "10",
      "line": "5756",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_CNTR_CTRM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@416290@macro@USB_ISTR_EP_ID",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_ISTR_EP_ID",
    "location": {
      "column": "10",
      "line": "5759",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_ISTR_EP_ID",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@416394@macro@USB_ISTR_DIR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_ISTR_DIR",
    "location": {
      "column": "10",
      "line": "5760",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_ISTR_DIR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@416503@macro@USB_ISTR_ESOF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_ISTR_ESOF",
    "location": {
      "column": "10",
      "line": "5761",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_ISTR_ESOF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@416611@macro@USB_ISTR_SOF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_ISTR_SOF",
    "location": {
      "column": "10",
      "line": "5762",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_ISTR_SOF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@416710@macro@USB_ISTR_RESET",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_ISTR_RESET",
    "location": {
      "column": "10",
      "line": "5763",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_ISTR_RESET",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@416812@macro@USB_ISTR_SUSP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_ISTR_SUSP",
    "location": {
      "column": "10",
      "line": "5764",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_ISTR_SUSP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@416917@macro@USB_ISTR_WKUP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_ISTR_WKUP",
    "location": {
      "column": "10",
      "line": "5765",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_ISTR_WKUP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@417009@macro@USB_ISTR_ERR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_ISTR_ERR",
    "location": {
      "column": "10",
      "line": "5766",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_ISTR_ERR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@417099@macro@USB_ISTR_PMAOVR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_ISTR_PMAOVR",
    "location": {
      "column": "10",
      "line": "5767",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_ISTR_PMAOVR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@417218@macro@USB_ISTR_CTR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_ISTR_CTR",
    "location": {
      "column": "10",
      "line": "5768",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_ISTR_CTR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@417403@macro@USB_FNR_FN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_FNR_FN",
    "location": {
      "column": "10",
      "line": "5771",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_FNR_FN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@417500@macro@USB_FNR_LSOF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_FNR_LSOF",
    "location": {
      "column": "10",
      "line": "5772",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_FNR_LSOF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@417593@macro@USB_FNR_LCK",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_FNR_LCK",
    "location": {
      "column": "10",
      "line": "5773",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_FNR_LCK",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@417684@macro@USB_FNR_RXDM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_FNR_RXDM",
    "location": {
      "column": "10",
      "line": "5774",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_FNR_RXDM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@417795@macro@USB_FNR_RXDP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_FNR_RXDP",
    "location": {
      "column": "10",
      "line": "5775",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_FNR_RXDP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@417990@macro@USB_DADDR_ADD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_DADDR_ADD",
    "location": {
      "column": "10",
      "line": "5778",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_DADDR_ADD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@418105@macro@USB_DADDR_ADD0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_DADDR_ADD0",
    "location": {
      "column": "10",
      "line": "5779",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_DADDR_ADD0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@418195@macro@USB_DADDR_ADD1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_DADDR_ADD1",
    "location": {
      "column": "10",
      "line": "5780",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_DADDR_ADD1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@418285@macro@USB_DADDR_ADD2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_DADDR_ADD2",
    "location": {
      "column": "10",
      "line": "5781",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_DADDR_ADD2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@418375@macro@USB_DADDR_ADD3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_DADDR_ADD3",
    "location": {
      "column": "10",
      "line": "5782",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_DADDR_ADD3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@418465@macro@USB_DADDR_ADD4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_DADDR_ADD4",
    "location": {
      "column": "10",
      "line": "5783",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_DADDR_ADD4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@418555@macro@USB_DADDR_ADD5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_DADDR_ADD5",
    "location": {
      "column": "10",
      "line": "5784",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_DADDR_ADD5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@418645@macro@USB_DADDR_ADD6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_DADDR_ADD6",
    "location": {
      "column": "10",
      "line": "5785",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_DADDR_ADD6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@418737@macro@USB_DADDR_EF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_DADDR_EF",
    "location": {
      "column": "10",
      "line": "5787",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_DADDR_EF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@418925@macro@USB_BTABLE_BTABLE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_BTABLE_BTABLE",
    "location": {
      "column": "10",
      "line": "5790",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_BTABLE_BTABLE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@419139@macro@USB_ADDR0_TX_ADDR0_TX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_ADDR0_TX_ADDR0_TX",
    "location": {
      "column": "10",
      "line": "5794",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_ADDR0_TX_ADDR0_TX",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@419337@macro@USB_ADDR1_TX_ADDR1_TX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_ADDR1_TX_ADDR1_TX",
    "location": {
      "column": "10",
      "line": "5797",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_ADDR1_TX_ADDR1_TX",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@419535@macro@USB_ADDR2_TX_ADDR2_TX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_ADDR2_TX_ADDR2_TX",
    "location": {
      "column": "10",
      "line": "5800",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_ADDR2_TX_ADDR2_TX",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@419733@macro@USB_ADDR3_TX_ADDR3_TX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_ADDR3_TX_ADDR3_TX",
    "location": {
      "column": "10",
      "line": "5803",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_ADDR3_TX_ADDR3_TX",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@419931@macro@USB_ADDR4_TX_ADDR4_TX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_ADDR4_TX_ADDR4_TX",
    "location": {
      "column": "10",
      "line": "5806",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_ADDR4_TX_ADDR4_TX",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@420129@macro@USB_ADDR5_TX_ADDR5_TX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_ADDR5_TX_ADDR5_TX",
    "location": {
      "column": "10",
      "line": "5809",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_ADDR5_TX_ADDR5_TX",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@420327@macro@USB_ADDR6_TX_ADDR6_TX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_ADDR6_TX_ADDR6_TX",
    "location": {
      "column": "10",
      "line": "5812",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_ADDR6_TX_ADDR6_TX",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@420525@macro@USB_ADDR7_TX_ADDR7_TX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_ADDR7_TX_ADDR7_TX",
    "location": {
      "column": "10",
      "line": "5815",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_ADDR7_TX_ADDR7_TX",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@420807@macro@USB_COUNT0_TX_COUNT0_TX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_COUNT0_TX_COUNT0_TX",
    "location": {
      "column": "10",
      "line": "5820",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_COUNT0_TX_COUNT0_TX",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@421001@macro@USB_COUNT1_TX_COUNT1_TX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_COUNT1_TX_COUNT1_TX",
    "location": {
      "column": "10",
      "line": "5823",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_COUNT1_TX_COUNT1_TX",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@421195@macro@USB_COUNT2_TX_COUNT2_TX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_COUNT2_TX_COUNT2_TX",
    "location": {
      "column": "10",
      "line": "5826",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_COUNT2_TX_COUNT2_TX",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@421389@macro@USB_COUNT3_TX_COUNT3_TX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_COUNT3_TX_COUNT3_TX",
    "location": {
      "column": "10",
      "line": "5829",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_COUNT3_TX_COUNT3_TX",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@421583@macro@USB_COUNT4_TX_COUNT4_TX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_COUNT4_TX_COUNT4_TX",
    "location": {
      "column": "10",
      "line": "5832",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_COUNT4_TX_COUNT4_TX",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@421777@macro@USB_COUNT5_TX_COUNT5_TX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_COUNT5_TX_COUNT5_TX",
    "location": {
      "column": "10",
      "line": "5835",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_COUNT5_TX_COUNT5_TX",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@421971@macro@USB_COUNT6_TX_COUNT6_TX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_COUNT6_TX_COUNT6_TX",
    "location": {
      "column": "10",
      "line": "5838",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_COUNT6_TX_COUNT6_TX",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@422165@macro@USB_COUNT7_TX_COUNT7_TX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_COUNT7_TX_COUNT7_TX",
    "location": {
      "column": "10",
      "line": "5841",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_COUNT7_TX_COUNT7_TX",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@422443@macro@USB_COUNT0_TX_0_COUNT0_TX_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_COUNT0_TX_0_COUNT0_TX_0",
    "location": {
      "column": "10",
      "line": "5846",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_COUNT0_TX_0_COUNT0_TX_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@422643@macro@USB_COUNT0_TX_1_COUNT0_TX_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_COUNT0_TX_1_COUNT0_TX_1",
    "location": {
      "column": "10",
      "line": "5849",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_COUNT0_TX_1_COUNT0_TX_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@422844@macro@USB_COUNT1_TX_0_COUNT1_TX_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_COUNT1_TX_0_COUNT1_TX_0",
    "location": {
      "column": "10",
      "line": "5852",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_COUNT1_TX_0_COUNT1_TX_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@423045@macro@USB_COUNT1_TX_1_COUNT1_TX_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_COUNT1_TX_1_COUNT1_TX_1",
    "location": {
      "column": "10",
      "line": "5855",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_COUNT1_TX_1_COUNT1_TX_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@423247@macro@USB_COUNT2_TX_0_COUNT2_TX_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_COUNT2_TX_0_COUNT2_TX_0",
    "location": {
      "column": "10",
      "line": "5858",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_COUNT2_TX_0_COUNT2_TX_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@423447@macro@USB_COUNT2_TX_1_COUNT2_TX_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_COUNT2_TX_1_COUNT2_TX_1",
    "location": {
      "column": "10",
      "line": "5861",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_COUNT2_TX_1_COUNT2_TX_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@423648@macro@USB_COUNT3_TX_0_COUNT3_TX_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_COUNT3_TX_0_COUNT3_TX_0",
    "location": {
      "column": "10",
      "line": "5864",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_COUNT3_TX_0_COUNT3_TX_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@423848@macro@USB_COUNT3_TX_1_COUNT3_TX_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_COUNT3_TX_1_COUNT3_TX_1",
    "location": {
      "column": "10",
      "line": "5867",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_COUNT3_TX_1_COUNT3_TX_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@424049@macro@USB_COUNT4_TX_0_COUNT4_TX_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_COUNT4_TX_0_COUNT4_TX_0",
    "location": {
      "column": "10",
      "line": "5870",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_COUNT4_TX_0_COUNT4_TX_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@424249@macro@USB_COUNT4_TX_1_COUNT4_TX_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_COUNT4_TX_1_COUNT4_TX_1",
    "location": {
      "column": "10",
      "line": "5873",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_COUNT4_TX_1_COUNT4_TX_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@424450@macro@USB_COUNT5_TX_0_COUNT5_TX_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_COUNT5_TX_0_COUNT5_TX_0",
    "location": {
      "column": "10",
      "line": "5876",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_COUNT5_TX_0_COUNT5_TX_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@424650@macro@USB_COUNT5_TX_1_COUNT5_TX_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_COUNT5_TX_1_COUNT5_TX_1",
    "location": {
      "column": "10",
      "line": "5879",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_COUNT5_TX_1_COUNT5_TX_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@424851@macro@USB_COUNT6_TX_0_COUNT6_TX_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_COUNT6_TX_0_COUNT6_TX_0",
    "location": {
      "column": "10",
      "line": "5882",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_COUNT6_TX_0_COUNT6_TX_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@425051@macro@USB_COUNT6_TX_1_COUNT6_TX_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_COUNT6_TX_1_COUNT6_TX_1",
    "location": {
      "column": "10",
      "line": "5885",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_COUNT6_TX_1_COUNT6_TX_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@425252@macro@USB_COUNT7_TX_0_COUNT7_TX_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_COUNT7_TX_0_COUNT7_TX_0",
    "location": {
      "column": "10",
      "line": "5888",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_COUNT7_TX_0_COUNT7_TX_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@425452@macro@USB_COUNT7_TX_1_COUNT7_TX_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_COUNT7_TX_1_COUNT7_TX_1",
    "location": {
      "column": "10",
      "line": "5891",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_COUNT7_TX_1_COUNT7_TX_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@425737@macro@USB_ADDR0_RX_ADDR0_RX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_ADDR0_RX_ADDR0_RX",
    "location": {
      "column": "10",
      "line": "5896",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_ADDR0_RX_ADDR0_RX",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@425932@macro@USB_ADDR1_RX_ADDR1_RX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_ADDR1_RX_ADDR1_RX",
    "location": {
      "column": "10",
      "line": "5899",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_ADDR1_RX_ADDR1_RX",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@426127@macro@USB_ADDR2_RX_ADDR2_RX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_ADDR2_RX_ADDR2_RX",
    "location": {
      "column": "10",
      "line": "5902",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_ADDR2_RX_ADDR2_RX",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@426322@macro@USB_ADDR3_RX_ADDR3_RX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_ADDR3_RX_ADDR3_RX",
    "location": {
      "column": "10",
      "line": "5905",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_ADDR3_RX_ADDR3_RX",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@426517@macro@USB_ADDR4_RX_ADDR4_RX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_ADDR4_RX_ADDR4_RX",
    "location": {
      "column": "10",
      "line": "5908",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_ADDR4_RX_ADDR4_RX",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@426712@macro@USB_ADDR5_RX_ADDR5_RX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_ADDR5_RX_ADDR5_RX",
    "location": {
      "column": "10",
      "line": "5911",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_ADDR5_RX_ADDR5_RX",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@426907@macro@USB_ADDR6_RX_ADDR6_RX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_ADDR6_RX_ADDR6_RX",
    "location": {
      "column": "10",
      "line": "5914",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_ADDR6_RX_ADDR6_RX",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@427102@macro@USB_ADDR7_RX_ADDR7_RX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_ADDR7_RX_ADDR7_RX",
    "location": {
      "column": "10",
      "line": "5917",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_ADDR7_RX_ADDR7_RX",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@427381@macro@USB_COUNT0_RX_COUNT0_RX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_COUNT0_RX_COUNT0_RX",
    "location": {
      "column": "10",
      "line": "5922",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_COUNT0_RX_COUNT0_RX",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@427488@macro@USB_COUNT0_RX_NUM_BLOCK",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_COUNT0_RX_NUM_BLOCK",
    "location": {
      "column": "10",
      "line": "5924",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_COUNT0_RX_NUM_BLOCK",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@427611@macro@USB_COUNT0_RX_NUM_BLOCK_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_COUNT0_RX_NUM_BLOCK_0",
    "location": {
      "column": "10",
      "line": "5925",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_COUNT0_RX_NUM_BLOCK_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@427701@macro@USB_COUNT0_RX_NUM_BLOCK_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_COUNT0_RX_NUM_BLOCK_1",
    "location": {
      "column": "10",
      "line": "5926",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_COUNT0_RX_NUM_BLOCK_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@427791@macro@USB_COUNT0_RX_NUM_BLOCK_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_COUNT0_RX_NUM_BLOCK_2",
    "location": {
      "column": "10",
      "line": "5927",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_COUNT0_RX_NUM_BLOCK_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@427881@macro@USB_COUNT0_RX_NUM_BLOCK_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_COUNT0_RX_NUM_BLOCK_3",
    "location": {
      "column": "10",
      "line": "5928",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_COUNT0_RX_NUM_BLOCK_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@427971@macro@USB_COUNT0_RX_NUM_BLOCK_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_COUNT0_RX_NUM_BLOCK_4",
    "location": {
      "column": "10",
      "line": "5929",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_COUNT0_RX_NUM_BLOCK_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@428063@macro@USB_COUNT0_RX_BLSIZE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_COUNT0_RX_BLSIZE",
    "location": {
      "column": "10",
      "line": "5931",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_COUNT0_RX_BLSIZE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@428242@macro@USB_COUNT1_RX_COUNT1_RX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_COUNT1_RX_COUNT1_RX",
    "location": {
      "column": "10",
      "line": "5934",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_COUNT1_RX_COUNT1_RX",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@428349@macro@USB_COUNT1_RX_NUM_BLOCK",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_COUNT1_RX_NUM_BLOCK",
    "location": {
      "column": "10",
      "line": "5936",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_COUNT1_RX_NUM_BLOCK",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@428472@macro@USB_COUNT1_RX_NUM_BLOCK_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_COUNT1_RX_NUM_BLOCK_0",
    "location": {
      "column": "10",
      "line": "5937",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_COUNT1_RX_NUM_BLOCK_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@428562@macro@USB_COUNT1_RX_NUM_BLOCK_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_COUNT1_RX_NUM_BLOCK_1",
    "location": {
      "column": "10",
      "line": "5938",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_COUNT1_RX_NUM_BLOCK_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@428652@macro@USB_COUNT1_RX_NUM_BLOCK_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_COUNT1_RX_NUM_BLOCK_2",
    "location": {
      "column": "10",
      "line": "5939",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_COUNT1_RX_NUM_BLOCK_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@428742@macro@USB_COUNT1_RX_NUM_BLOCK_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_COUNT1_RX_NUM_BLOCK_3",
    "location": {
      "column": "10",
      "line": "5940",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_COUNT1_RX_NUM_BLOCK_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@428832@macro@USB_COUNT1_RX_NUM_BLOCK_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_COUNT1_RX_NUM_BLOCK_4",
    "location": {
      "column": "10",
      "line": "5941",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_COUNT1_RX_NUM_BLOCK_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@428924@macro@USB_COUNT1_RX_BLSIZE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_COUNT1_RX_BLSIZE",
    "location": {
      "column": "10",
      "line": "5943",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_COUNT1_RX_BLSIZE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@429103@macro@USB_COUNT2_RX_COUNT2_RX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_COUNT2_RX_COUNT2_RX",
    "location": {
      "column": "10",
      "line": "5946",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_COUNT2_RX_COUNT2_RX",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@429210@macro@USB_COUNT2_RX_NUM_BLOCK",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_COUNT2_RX_NUM_BLOCK",
    "location": {
      "column": "10",
      "line": "5948",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_COUNT2_RX_NUM_BLOCK",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@429333@macro@USB_COUNT2_RX_NUM_BLOCK_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_COUNT2_RX_NUM_BLOCK_0",
    "location": {
      "column": "10",
      "line": "5949",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_COUNT2_RX_NUM_BLOCK_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@429423@macro@USB_COUNT2_RX_NUM_BLOCK_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_COUNT2_RX_NUM_BLOCK_1",
    "location": {
      "column": "10",
      "line": "5950",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_COUNT2_RX_NUM_BLOCK_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@429513@macro@USB_COUNT2_RX_NUM_BLOCK_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_COUNT2_RX_NUM_BLOCK_2",
    "location": {
      "column": "10",
      "line": "5951",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_COUNT2_RX_NUM_BLOCK_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@429603@macro@USB_COUNT2_RX_NUM_BLOCK_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_COUNT2_RX_NUM_BLOCK_3",
    "location": {
      "column": "10",
      "line": "5952",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_COUNT2_RX_NUM_BLOCK_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@429693@macro@USB_COUNT2_RX_NUM_BLOCK_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_COUNT2_RX_NUM_BLOCK_4",
    "location": {
      "column": "10",
      "line": "5953",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_COUNT2_RX_NUM_BLOCK_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@429785@macro@USB_COUNT2_RX_BLSIZE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_COUNT2_RX_BLSIZE",
    "location": {
      "column": "10",
      "line": "5955",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_COUNT2_RX_BLSIZE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@429964@macro@USB_COUNT3_RX_COUNT3_RX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_COUNT3_RX_COUNT3_RX",
    "location": {
      "column": "10",
      "line": "5958",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_COUNT3_RX_COUNT3_RX",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@430071@macro@USB_COUNT3_RX_NUM_BLOCK",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_COUNT3_RX_NUM_BLOCK",
    "location": {
      "column": "10",
      "line": "5960",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_COUNT3_RX_NUM_BLOCK",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@430194@macro@USB_COUNT3_RX_NUM_BLOCK_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_COUNT3_RX_NUM_BLOCK_0",
    "location": {
      "column": "10",
      "line": "5961",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_COUNT3_RX_NUM_BLOCK_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@430284@macro@USB_COUNT3_RX_NUM_BLOCK_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_COUNT3_RX_NUM_BLOCK_1",
    "location": {
      "column": "10",
      "line": "5962",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_COUNT3_RX_NUM_BLOCK_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@430374@macro@USB_COUNT3_RX_NUM_BLOCK_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_COUNT3_RX_NUM_BLOCK_2",
    "location": {
      "column": "10",
      "line": "5963",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_COUNT3_RX_NUM_BLOCK_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@430464@macro@USB_COUNT3_RX_NUM_BLOCK_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_COUNT3_RX_NUM_BLOCK_3",
    "location": {
      "column": "10",
      "line": "5964",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_COUNT3_RX_NUM_BLOCK_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@430554@macro@USB_COUNT3_RX_NUM_BLOCK_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_COUNT3_RX_NUM_BLOCK_4",
    "location": {
      "column": "10",
      "line": "5965",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_COUNT3_RX_NUM_BLOCK_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@430646@macro@USB_COUNT3_RX_BLSIZE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_COUNT3_RX_BLSIZE",
    "location": {
      "column": "10",
      "line": "5967",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_COUNT3_RX_BLSIZE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@430825@macro@USB_COUNT4_RX_COUNT4_RX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_COUNT4_RX_COUNT4_RX",
    "location": {
      "column": "10",
      "line": "5970",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_COUNT4_RX_COUNT4_RX",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@430932@macro@USB_COUNT4_RX_NUM_BLOCK",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_COUNT4_RX_NUM_BLOCK",
    "location": {
      "column": "10",
      "line": "5972",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_COUNT4_RX_NUM_BLOCK",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@431055@macro@USB_COUNT4_RX_NUM_BLOCK_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_COUNT4_RX_NUM_BLOCK_0",
    "location": {
      "column": "10",
      "line": "5973",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_COUNT4_RX_NUM_BLOCK_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@431145@macro@USB_COUNT4_RX_NUM_BLOCK_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_COUNT4_RX_NUM_BLOCK_1",
    "location": {
      "column": "10",
      "line": "5974",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_COUNT4_RX_NUM_BLOCK_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@431235@macro@USB_COUNT4_RX_NUM_BLOCK_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_COUNT4_RX_NUM_BLOCK_2",
    "location": {
      "column": "10",
      "line": "5975",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_COUNT4_RX_NUM_BLOCK_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@431325@macro@USB_COUNT4_RX_NUM_BLOCK_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_COUNT4_RX_NUM_BLOCK_3",
    "location": {
      "column": "10",
      "line": "5976",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_COUNT4_RX_NUM_BLOCK_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@431415@macro@USB_COUNT4_RX_NUM_BLOCK_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_COUNT4_RX_NUM_BLOCK_4",
    "location": {
      "column": "10",
      "line": "5977",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_COUNT4_RX_NUM_BLOCK_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@431507@macro@USB_COUNT4_RX_BLSIZE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_COUNT4_RX_BLSIZE",
    "location": {
      "column": "10",
      "line": "5979",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_COUNT4_RX_BLSIZE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@431686@macro@USB_COUNT5_RX_COUNT5_RX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_COUNT5_RX_COUNT5_RX",
    "location": {
      "column": "10",
      "line": "5982",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_COUNT5_RX_COUNT5_RX",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@431793@macro@USB_COUNT5_RX_NUM_BLOCK",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_COUNT5_RX_NUM_BLOCK",
    "location": {
      "column": "10",
      "line": "5984",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_COUNT5_RX_NUM_BLOCK",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@431916@macro@USB_COUNT5_RX_NUM_BLOCK_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_COUNT5_RX_NUM_BLOCK_0",
    "location": {
      "column": "10",
      "line": "5985",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_COUNT5_RX_NUM_BLOCK_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@432006@macro@USB_COUNT5_RX_NUM_BLOCK_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_COUNT5_RX_NUM_BLOCK_1",
    "location": {
      "column": "10",
      "line": "5986",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_COUNT5_RX_NUM_BLOCK_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@432096@macro@USB_COUNT5_RX_NUM_BLOCK_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_COUNT5_RX_NUM_BLOCK_2",
    "location": {
      "column": "10",
      "line": "5987",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_COUNT5_RX_NUM_BLOCK_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@432186@macro@USB_COUNT5_RX_NUM_BLOCK_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_COUNT5_RX_NUM_BLOCK_3",
    "location": {
      "column": "10",
      "line": "5988",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_COUNT5_RX_NUM_BLOCK_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@432276@macro@USB_COUNT5_RX_NUM_BLOCK_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_COUNT5_RX_NUM_BLOCK_4",
    "location": {
      "column": "10",
      "line": "5989",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_COUNT5_RX_NUM_BLOCK_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@432368@macro@USB_COUNT5_RX_BLSIZE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_COUNT5_RX_BLSIZE",
    "location": {
      "column": "10",
      "line": "5991",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_COUNT5_RX_BLSIZE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@432547@macro@USB_COUNT6_RX_COUNT6_RX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_COUNT6_RX_COUNT6_RX",
    "location": {
      "column": "10",
      "line": "5994",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_COUNT6_RX_COUNT6_RX",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@432654@macro@USB_COUNT6_RX_NUM_BLOCK",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_COUNT6_RX_NUM_BLOCK",
    "location": {
      "column": "10",
      "line": "5996",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_COUNT6_RX_NUM_BLOCK",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@432777@macro@USB_COUNT6_RX_NUM_BLOCK_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_COUNT6_RX_NUM_BLOCK_0",
    "location": {
      "column": "10",
      "line": "5997",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_COUNT6_RX_NUM_BLOCK_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@432867@macro@USB_COUNT6_RX_NUM_BLOCK_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_COUNT6_RX_NUM_BLOCK_1",
    "location": {
      "column": "10",
      "line": "5998",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_COUNT6_RX_NUM_BLOCK_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@432957@macro@USB_COUNT6_RX_NUM_BLOCK_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_COUNT6_RX_NUM_BLOCK_2",
    "location": {
      "column": "10",
      "line": "5999",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_COUNT6_RX_NUM_BLOCK_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@433047@macro@USB_COUNT6_RX_NUM_BLOCK_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_COUNT6_RX_NUM_BLOCK_3",
    "location": {
      "column": "10",
      "line": "6000",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_COUNT6_RX_NUM_BLOCK_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@433137@macro@USB_COUNT6_RX_NUM_BLOCK_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_COUNT6_RX_NUM_BLOCK_4",
    "location": {
      "column": "10",
      "line": "6001",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_COUNT6_RX_NUM_BLOCK_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@433229@macro@USB_COUNT6_RX_BLSIZE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_COUNT6_RX_BLSIZE",
    "location": {
      "column": "10",
      "line": "6003",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_COUNT6_RX_BLSIZE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@433408@macro@USB_COUNT7_RX_COUNT7_RX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_COUNT7_RX_COUNT7_RX",
    "location": {
      "column": "10",
      "line": "6006",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_COUNT7_RX_COUNT7_RX",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@433515@macro@USB_COUNT7_RX_NUM_BLOCK",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_COUNT7_RX_NUM_BLOCK",
    "location": {
      "column": "10",
      "line": "6008",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_COUNT7_RX_NUM_BLOCK",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@433638@macro@USB_COUNT7_RX_NUM_BLOCK_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_COUNT7_RX_NUM_BLOCK_0",
    "location": {
      "column": "10",
      "line": "6009",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_COUNT7_RX_NUM_BLOCK_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@433728@macro@USB_COUNT7_RX_NUM_BLOCK_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_COUNT7_RX_NUM_BLOCK_1",
    "location": {
      "column": "10",
      "line": "6010",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_COUNT7_RX_NUM_BLOCK_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@433818@macro@USB_COUNT7_RX_NUM_BLOCK_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_COUNT7_RX_NUM_BLOCK_2",
    "location": {
      "column": "10",
      "line": "6011",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_COUNT7_RX_NUM_BLOCK_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@433908@macro@USB_COUNT7_RX_NUM_BLOCK_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_COUNT7_RX_NUM_BLOCK_3",
    "location": {
      "column": "10",
      "line": "6012",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_COUNT7_RX_NUM_BLOCK_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@433998@macro@USB_COUNT7_RX_NUM_BLOCK_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_COUNT7_RX_NUM_BLOCK_4",
    "location": {
      "column": "10",
      "line": "6013",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_COUNT7_RX_NUM_BLOCK_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@434090@macro@USB_COUNT7_RX_BLSIZE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_COUNT7_RX_BLSIZE",
    "location": {
      "column": "10",
      "line": "6015",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_COUNT7_RX_BLSIZE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@434353@macro@USB_COUNT0_RX_0_COUNT0_RX_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_COUNT0_RX_0_COUNT0_RX_0",
    "location": {
      "column": "10",
      "line": "6020",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_COUNT0_RX_0_COUNT0_RX_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@434466@macro@USB_COUNT0_RX_0_NUM_BLOCK_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_COUNT0_RX_0_NUM_BLOCK_0",
    "location": {
      "column": "10",
      "line": "6022",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_COUNT0_RX_0_NUM_BLOCK_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@434597@macro@USB_COUNT0_RX_0_NUM_BLOCK_0_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_COUNT0_RX_0_NUM_BLOCK_0_0",
    "location": {
      "column": "10",
      "line": "6023",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_COUNT0_RX_0_NUM_BLOCK_0_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@434687@macro@USB_COUNT0_RX_0_NUM_BLOCK_0_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_COUNT0_RX_0_NUM_BLOCK_0_1",
    "location": {
      "column": "10",
      "line": "6024",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_COUNT0_RX_0_NUM_BLOCK_0_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@434777@macro@USB_COUNT0_RX_0_NUM_BLOCK_0_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_COUNT0_RX_0_NUM_BLOCK_0_2",
    "location": {
      "column": "10",
      "line": "6025",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_COUNT0_RX_0_NUM_BLOCK_0_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@434867@macro@USB_COUNT0_RX_0_NUM_BLOCK_0_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_COUNT0_RX_0_NUM_BLOCK_0_3",
    "location": {
      "column": "10",
      "line": "6026",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_COUNT0_RX_0_NUM_BLOCK_0_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@434957@macro@USB_COUNT0_RX_0_NUM_BLOCK_0_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_COUNT0_RX_0_NUM_BLOCK_0_4",
    "location": {
      "column": "10",
      "line": "6027",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_COUNT0_RX_0_NUM_BLOCK_0_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@435049@macro@USB_COUNT0_RX_0_BLSIZE_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_COUNT0_RX_0_BLSIZE_0",
    "location": {
      "column": "10",
      "line": "6029",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_COUNT0_RX_0_BLSIZE_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@435234@macro@USB_COUNT0_RX_1_COUNT0_RX_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_COUNT0_RX_1_COUNT0_RX_1",
    "location": {
      "column": "10",
      "line": "6032",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_COUNT0_RX_1_COUNT0_RX_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@435348@macro@USB_COUNT0_RX_1_NUM_BLOCK_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_COUNT0_RX_1_NUM_BLOCK_1",
    "location": {
      "column": "10",
      "line": "6034",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_COUNT0_RX_1_NUM_BLOCK_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@435480@macro@USB_COUNT0_RX_1_NUM_BLOCK_1_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_COUNT0_RX_1_NUM_BLOCK_1_0",
    "location": {
      "column": "10",
      "line": "6035",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_COUNT0_RX_1_NUM_BLOCK_1_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@435570@macro@USB_COUNT0_RX_1_NUM_BLOCK_1_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_COUNT0_RX_1_NUM_BLOCK_1_1",
    "location": {
      "column": "10",
      "line": "6036",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_COUNT0_RX_1_NUM_BLOCK_1_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@435660@macro@USB_COUNT0_RX_1_NUM_BLOCK_1_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_COUNT0_RX_1_NUM_BLOCK_1_2",
    "location": {
      "column": "10",
      "line": "6037",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_COUNT0_RX_1_NUM_BLOCK_1_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@435750@macro@USB_COUNT0_RX_1_NUM_BLOCK_1_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_COUNT0_RX_1_NUM_BLOCK_1_3",
    "location": {
      "column": "10",
      "line": "6038",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_COUNT0_RX_1_NUM_BLOCK_1_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@435840@macro@USB_COUNT0_RX_1_NUM_BLOCK_1_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_COUNT0_RX_1_NUM_BLOCK_1_4",
    "location": {
      "column": "10",
      "line": "6039",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_COUNT0_RX_1_NUM_BLOCK_1_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@435932@macro@USB_COUNT0_RX_1_BLSIZE_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_COUNT0_RX_1_BLSIZE_1",
    "location": {
      "column": "10",
      "line": "6041",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_COUNT0_RX_1_BLSIZE_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@436118@macro@USB_COUNT1_RX_0_COUNT1_RX_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_COUNT1_RX_0_COUNT1_RX_0",
    "location": {
      "column": "10",
      "line": "6044",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_COUNT1_RX_0_COUNT1_RX_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@436231@macro@USB_COUNT1_RX_0_NUM_BLOCK_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_COUNT1_RX_0_NUM_BLOCK_0",
    "location": {
      "column": "10",
      "line": "6046",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_COUNT1_RX_0_NUM_BLOCK_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@436362@macro@USB_COUNT1_RX_0_NUM_BLOCK_0_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_COUNT1_RX_0_NUM_BLOCK_0_0",
    "location": {
      "column": "10",
      "line": "6047",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_COUNT1_RX_0_NUM_BLOCK_0_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@436452@macro@USB_COUNT1_RX_0_NUM_BLOCK_0_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_COUNT1_RX_0_NUM_BLOCK_0_1",
    "location": {
      "column": "10",
      "line": "6048",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_COUNT1_RX_0_NUM_BLOCK_0_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@436542@macro@USB_COUNT1_RX_0_NUM_BLOCK_0_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_COUNT1_RX_0_NUM_BLOCK_0_2",
    "location": {
      "column": "10",
      "line": "6049",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_COUNT1_RX_0_NUM_BLOCK_0_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@436632@macro@USB_COUNT1_RX_0_NUM_BLOCK_0_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_COUNT1_RX_0_NUM_BLOCK_0_3",
    "location": {
      "column": "10",
      "line": "6050",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_COUNT1_RX_0_NUM_BLOCK_0_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@436722@macro@USB_COUNT1_RX_0_NUM_BLOCK_0_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_COUNT1_RX_0_NUM_BLOCK_0_4",
    "location": {
      "column": "10",
      "line": "6051",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_COUNT1_RX_0_NUM_BLOCK_0_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@436814@macro@USB_COUNT1_RX_0_BLSIZE_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_COUNT1_RX_0_BLSIZE_0",
    "location": {
      "column": "10",
      "line": "6053",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_COUNT1_RX_0_BLSIZE_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@436999@macro@USB_COUNT1_RX_1_COUNT1_RX_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_COUNT1_RX_1_COUNT1_RX_1",
    "location": {
      "column": "10",
      "line": "6056",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_COUNT1_RX_1_COUNT1_RX_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@437113@macro@USB_COUNT1_RX_1_NUM_BLOCK_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_COUNT1_RX_1_NUM_BLOCK_1",
    "location": {
      "column": "10",
      "line": "6058",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_COUNT1_RX_1_NUM_BLOCK_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@437245@macro@USB_COUNT1_RX_1_NUM_BLOCK_1_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_COUNT1_RX_1_NUM_BLOCK_1_0",
    "location": {
      "column": "10",
      "line": "6059",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_COUNT1_RX_1_NUM_BLOCK_1_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@437335@macro@USB_COUNT1_RX_1_NUM_BLOCK_1_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_COUNT1_RX_1_NUM_BLOCK_1_1",
    "location": {
      "column": "10",
      "line": "6060",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_COUNT1_RX_1_NUM_BLOCK_1_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@437425@macro@USB_COUNT1_RX_1_NUM_BLOCK_1_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_COUNT1_RX_1_NUM_BLOCK_1_2",
    "location": {
      "column": "10",
      "line": "6061",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_COUNT1_RX_1_NUM_BLOCK_1_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@437515@macro@USB_COUNT1_RX_1_NUM_BLOCK_1_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_COUNT1_RX_1_NUM_BLOCK_1_3",
    "location": {
      "column": "10",
      "line": "6062",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_COUNT1_RX_1_NUM_BLOCK_1_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@437605@macro@USB_COUNT1_RX_1_NUM_BLOCK_1_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_COUNT1_RX_1_NUM_BLOCK_1_4",
    "location": {
      "column": "10",
      "line": "6063",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_COUNT1_RX_1_NUM_BLOCK_1_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@437697@macro@USB_COUNT1_RX_1_BLSIZE_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_COUNT1_RX_1_BLSIZE_1",
    "location": {
      "column": "10",
      "line": "6065",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_COUNT1_RX_1_BLSIZE_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@437883@macro@USB_COUNT2_RX_0_COUNT2_RX_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_COUNT2_RX_0_COUNT2_RX_0",
    "location": {
      "column": "10",
      "line": "6068",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_COUNT2_RX_0_COUNT2_RX_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@437996@macro@USB_COUNT2_RX_0_NUM_BLOCK_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_COUNT2_RX_0_NUM_BLOCK_0",
    "location": {
      "column": "10",
      "line": "6070",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_COUNT2_RX_0_NUM_BLOCK_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@438127@macro@USB_COUNT2_RX_0_NUM_BLOCK_0_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_COUNT2_RX_0_NUM_BLOCK_0_0",
    "location": {
      "column": "10",
      "line": "6071",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_COUNT2_RX_0_NUM_BLOCK_0_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@438217@macro@USB_COUNT2_RX_0_NUM_BLOCK_0_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_COUNT2_RX_0_NUM_BLOCK_0_1",
    "location": {
      "column": "10",
      "line": "6072",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_COUNT2_RX_0_NUM_BLOCK_0_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@438307@macro@USB_COUNT2_RX_0_NUM_BLOCK_0_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_COUNT2_RX_0_NUM_BLOCK_0_2",
    "location": {
      "column": "10",
      "line": "6073",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_COUNT2_RX_0_NUM_BLOCK_0_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@438397@macro@USB_COUNT2_RX_0_NUM_BLOCK_0_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_COUNT2_RX_0_NUM_BLOCK_0_3",
    "location": {
      "column": "10",
      "line": "6074",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_COUNT2_RX_0_NUM_BLOCK_0_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@438487@macro@USB_COUNT2_RX_0_NUM_BLOCK_0_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_COUNT2_RX_0_NUM_BLOCK_0_4",
    "location": {
      "column": "10",
      "line": "6075",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_COUNT2_RX_0_NUM_BLOCK_0_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@438579@macro@USB_COUNT2_RX_0_BLSIZE_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_COUNT2_RX_0_BLSIZE_0",
    "location": {
      "column": "10",
      "line": "6077",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_COUNT2_RX_0_BLSIZE_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@438764@macro@USB_COUNT2_RX_1_COUNT2_RX_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_COUNT2_RX_1_COUNT2_RX_1",
    "location": {
      "column": "10",
      "line": "6080",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_COUNT2_RX_1_COUNT2_RX_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@438878@macro@USB_COUNT2_RX_1_NUM_BLOCK_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_COUNT2_RX_1_NUM_BLOCK_1",
    "location": {
      "column": "10",
      "line": "6082",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_COUNT2_RX_1_NUM_BLOCK_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@439010@macro@USB_COUNT2_RX_1_NUM_BLOCK_1_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_COUNT2_RX_1_NUM_BLOCK_1_0",
    "location": {
      "column": "10",
      "line": "6083",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_COUNT2_RX_1_NUM_BLOCK_1_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@439100@macro@USB_COUNT2_RX_1_NUM_BLOCK_1_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_COUNT2_RX_1_NUM_BLOCK_1_1",
    "location": {
      "column": "10",
      "line": "6084",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_COUNT2_RX_1_NUM_BLOCK_1_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@439190@macro@USB_COUNT2_RX_1_NUM_BLOCK_1_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_COUNT2_RX_1_NUM_BLOCK_1_2",
    "location": {
      "column": "10",
      "line": "6085",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_COUNT2_RX_1_NUM_BLOCK_1_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@439280@macro@USB_COUNT2_RX_1_NUM_BLOCK_1_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_COUNT2_RX_1_NUM_BLOCK_1_3",
    "location": {
      "column": "10",
      "line": "6086",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_COUNT2_RX_1_NUM_BLOCK_1_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@439370@macro@USB_COUNT2_RX_1_NUM_BLOCK_1_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_COUNT2_RX_1_NUM_BLOCK_1_4",
    "location": {
      "column": "10",
      "line": "6087",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_COUNT2_RX_1_NUM_BLOCK_1_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@439462@macro@USB_COUNT2_RX_1_BLSIZE_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_COUNT2_RX_1_BLSIZE_1",
    "location": {
      "column": "10",
      "line": "6089",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_COUNT2_RX_1_BLSIZE_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@439648@macro@USB_COUNT3_RX_0_COUNT3_RX_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_COUNT3_RX_0_COUNT3_RX_0",
    "location": {
      "column": "10",
      "line": "6092",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_COUNT3_RX_0_COUNT3_RX_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@439761@macro@USB_COUNT3_RX_0_NUM_BLOCK_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_COUNT3_RX_0_NUM_BLOCK_0",
    "location": {
      "column": "10",
      "line": "6094",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_COUNT3_RX_0_NUM_BLOCK_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@439892@macro@USB_COUNT3_RX_0_NUM_BLOCK_0_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_COUNT3_RX_0_NUM_BLOCK_0_0",
    "location": {
      "column": "10",
      "line": "6095",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_COUNT3_RX_0_NUM_BLOCK_0_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@439982@macro@USB_COUNT3_RX_0_NUM_BLOCK_0_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_COUNT3_RX_0_NUM_BLOCK_0_1",
    "location": {
      "column": "10",
      "line": "6096",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_COUNT3_RX_0_NUM_BLOCK_0_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@440072@macro@USB_COUNT3_RX_0_NUM_BLOCK_0_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_COUNT3_RX_0_NUM_BLOCK_0_2",
    "location": {
      "column": "10",
      "line": "6097",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_COUNT3_RX_0_NUM_BLOCK_0_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@440162@macro@USB_COUNT3_RX_0_NUM_BLOCK_0_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_COUNT3_RX_0_NUM_BLOCK_0_3",
    "location": {
      "column": "10",
      "line": "6098",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_COUNT3_RX_0_NUM_BLOCK_0_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@440252@macro@USB_COUNT3_RX_0_NUM_BLOCK_0_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_COUNT3_RX_0_NUM_BLOCK_0_4",
    "location": {
      "column": "10",
      "line": "6099",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_COUNT3_RX_0_NUM_BLOCK_0_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@440344@macro@USB_COUNT3_RX_0_BLSIZE_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_COUNT3_RX_0_BLSIZE_0",
    "location": {
      "column": "10",
      "line": "6101",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_COUNT3_RX_0_BLSIZE_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@440529@macro@USB_COUNT3_RX_1_COUNT3_RX_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_COUNT3_RX_1_COUNT3_RX_1",
    "location": {
      "column": "10",
      "line": "6104",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_COUNT3_RX_1_COUNT3_RX_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@440643@macro@USB_COUNT3_RX_1_NUM_BLOCK_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_COUNT3_RX_1_NUM_BLOCK_1",
    "location": {
      "column": "10",
      "line": "6106",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_COUNT3_RX_1_NUM_BLOCK_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@440775@macro@USB_COUNT3_RX_1_NUM_BLOCK_1_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_COUNT3_RX_1_NUM_BLOCK_1_0",
    "location": {
      "column": "10",
      "line": "6107",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_COUNT3_RX_1_NUM_BLOCK_1_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@440865@macro@USB_COUNT3_RX_1_NUM_BLOCK_1_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_COUNT3_RX_1_NUM_BLOCK_1_1",
    "location": {
      "column": "10",
      "line": "6108",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_COUNT3_RX_1_NUM_BLOCK_1_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@440955@macro@USB_COUNT3_RX_1_NUM_BLOCK_1_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_COUNT3_RX_1_NUM_BLOCK_1_2",
    "location": {
      "column": "10",
      "line": "6109",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_COUNT3_RX_1_NUM_BLOCK_1_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@441045@macro@USB_COUNT3_RX_1_NUM_BLOCK_1_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_COUNT3_RX_1_NUM_BLOCK_1_3",
    "location": {
      "column": "10",
      "line": "6110",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_COUNT3_RX_1_NUM_BLOCK_1_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@441135@macro@USB_COUNT3_RX_1_NUM_BLOCK_1_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_COUNT3_RX_1_NUM_BLOCK_1_4",
    "location": {
      "column": "10",
      "line": "6111",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_COUNT3_RX_1_NUM_BLOCK_1_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@441227@macro@USB_COUNT3_RX_1_BLSIZE_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_COUNT3_RX_1_BLSIZE_1",
    "location": {
      "column": "10",
      "line": "6113",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_COUNT3_RX_1_BLSIZE_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@441413@macro@USB_COUNT4_RX_0_COUNT4_RX_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_COUNT4_RX_0_COUNT4_RX_0",
    "location": {
      "column": "10",
      "line": "6116",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_COUNT4_RX_0_COUNT4_RX_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@441526@macro@USB_COUNT4_RX_0_NUM_BLOCK_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_COUNT4_RX_0_NUM_BLOCK_0",
    "location": {
      "column": "10",
      "line": "6118",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_COUNT4_RX_0_NUM_BLOCK_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@441657@macro@USB_COUNT4_RX_0_NUM_BLOCK_0_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_COUNT4_RX_0_NUM_BLOCK_0_0",
    "location": {
      "column": "10",
      "line": "6119",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_COUNT4_RX_0_NUM_BLOCK_0_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@441746@macro@USB_COUNT4_RX_0_NUM_BLOCK_0_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_COUNT4_RX_0_NUM_BLOCK_0_1",
    "location": {
      "column": "10",
      "line": "6120",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_COUNT4_RX_0_NUM_BLOCK_0_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@441835@macro@USB_COUNT4_RX_0_NUM_BLOCK_0_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_COUNT4_RX_0_NUM_BLOCK_0_2",
    "location": {
      "column": "10",
      "line": "6121",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_COUNT4_RX_0_NUM_BLOCK_0_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@441924@macro@USB_COUNT4_RX_0_NUM_BLOCK_0_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_COUNT4_RX_0_NUM_BLOCK_0_3",
    "location": {
      "column": "10",
      "line": "6122",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_COUNT4_RX_0_NUM_BLOCK_0_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@442013@macro@USB_COUNT4_RX_0_NUM_BLOCK_0_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_COUNT4_RX_0_NUM_BLOCK_0_4",
    "location": {
      "column": "10",
      "line": "6123",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_COUNT4_RX_0_NUM_BLOCK_0_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@442104@macro@USB_COUNT4_RX_0_BLSIZE_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_COUNT4_RX_0_BLSIZE_0",
    "location": {
      "column": "10",
      "line": "6125",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_COUNT4_RX_0_BLSIZE_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@442289@macro@USB_COUNT4_RX_1_COUNT4_RX_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_COUNT4_RX_1_COUNT4_RX_1",
    "location": {
      "column": "10",
      "line": "6128",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_COUNT4_RX_1_COUNT4_RX_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@442403@macro@USB_COUNT4_RX_1_NUM_BLOCK_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_COUNT4_RX_1_NUM_BLOCK_1",
    "location": {
      "column": "10",
      "line": "6130",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_COUNT4_RX_1_NUM_BLOCK_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@442535@macro@USB_COUNT4_RX_1_NUM_BLOCK_1_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_COUNT4_RX_1_NUM_BLOCK_1_0",
    "location": {
      "column": "10",
      "line": "6131",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_COUNT4_RX_1_NUM_BLOCK_1_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@442625@macro@USB_COUNT4_RX_1_NUM_BLOCK_1_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_COUNT4_RX_1_NUM_BLOCK_1_1",
    "location": {
      "column": "10",
      "line": "6132",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_COUNT4_RX_1_NUM_BLOCK_1_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@442715@macro@USB_COUNT4_RX_1_NUM_BLOCK_1_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_COUNT4_RX_1_NUM_BLOCK_1_2",
    "location": {
      "column": "10",
      "line": "6133",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_COUNT4_RX_1_NUM_BLOCK_1_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@442805@macro@USB_COUNT4_RX_1_NUM_BLOCK_1_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_COUNT4_RX_1_NUM_BLOCK_1_3",
    "location": {
      "column": "10",
      "line": "6134",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_COUNT4_RX_1_NUM_BLOCK_1_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@442895@macro@USB_COUNT4_RX_1_NUM_BLOCK_1_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_COUNT4_RX_1_NUM_BLOCK_1_4",
    "location": {
      "column": "10",
      "line": "6135",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_COUNT4_RX_1_NUM_BLOCK_1_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@442987@macro@USB_COUNT4_RX_1_BLSIZE_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_COUNT4_RX_1_BLSIZE_1",
    "location": {
      "column": "10",
      "line": "6137",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_COUNT4_RX_1_BLSIZE_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@443173@macro@USB_COUNT5_RX_0_COUNT5_RX_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_COUNT5_RX_0_COUNT5_RX_0",
    "location": {
      "column": "10",
      "line": "6140",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_COUNT5_RX_0_COUNT5_RX_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@443286@macro@USB_COUNT5_RX_0_NUM_BLOCK_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_COUNT5_RX_0_NUM_BLOCK_0",
    "location": {
      "column": "10",
      "line": "6142",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_COUNT5_RX_0_NUM_BLOCK_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@443417@macro@USB_COUNT5_RX_0_NUM_BLOCK_0_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_COUNT5_RX_0_NUM_BLOCK_0_0",
    "location": {
      "column": "10",
      "line": "6143",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_COUNT5_RX_0_NUM_BLOCK_0_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@443507@macro@USB_COUNT5_RX_0_NUM_BLOCK_0_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_COUNT5_RX_0_NUM_BLOCK_0_1",
    "location": {
      "column": "10",
      "line": "6144",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_COUNT5_RX_0_NUM_BLOCK_0_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@443597@macro@USB_COUNT5_RX_0_NUM_BLOCK_0_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_COUNT5_RX_0_NUM_BLOCK_0_2",
    "location": {
      "column": "10",
      "line": "6145",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_COUNT5_RX_0_NUM_BLOCK_0_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@443687@macro@USB_COUNT5_RX_0_NUM_BLOCK_0_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_COUNT5_RX_0_NUM_BLOCK_0_3",
    "location": {
      "column": "10",
      "line": "6146",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_COUNT5_RX_0_NUM_BLOCK_0_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@443777@macro@USB_COUNT5_RX_0_NUM_BLOCK_0_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_COUNT5_RX_0_NUM_BLOCK_0_4",
    "location": {
      "column": "10",
      "line": "6147",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_COUNT5_RX_0_NUM_BLOCK_0_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@443869@macro@USB_COUNT5_RX_0_BLSIZE_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_COUNT5_RX_0_BLSIZE_0",
    "location": {
      "column": "10",
      "line": "6149",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_COUNT5_RX_0_BLSIZE_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@444054@macro@USB_COUNT5_RX_1_COUNT5_RX_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_COUNT5_RX_1_COUNT5_RX_1",
    "location": {
      "column": "10",
      "line": "6152",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_COUNT5_RX_1_COUNT5_RX_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@444168@macro@USB_COUNT5_RX_1_NUM_BLOCK_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_COUNT5_RX_1_NUM_BLOCK_1",
    "location": {
      "column": "10",
      "line": "6154",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_COUNT5_RX_1_NUM_BLOCK_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@444300@macro@USB_COUNT5_RX_1_NUM_BLOCK_1_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_COUNT5_RX_1_NUM_BLOCK_1_0",
    "location": {
      "column": "10",
      "line": "6155",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_COUNT5_RX_1_NUM_BLOCK_1_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@444390@macro@USB_COUNT5_RX_1_NUM_BLOCK_1_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_COUNT5_RX_1_NUM_BLOCK_1_1",
    "location": {
      "column": "10",
      "line": "6156",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_COUNT5_RX_1_NUM_BLOCK_1_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@444480@macro@USB_COUNT5_RX_1_NUM_BLOCK_1_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_COUNT5_RX_1_NUM_BLOCK_1_2",
    "location": {
      "column": "10",
      "line": "6157",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_COUNT5_RX_1_NUM_BLOCK_1_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@444570@macro@USB_COUNT5_RX_1_NUM_BLOCK_1_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_COUNT5_RX_1_NUM_BLOCK_1_3",
    "location": {
      "column": "10",
      "line": "6158",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_COUNT5_RX_1_NUM_BLOCK_1_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@444660@macro@USB_COUNT5_RX_1_NUM_BLOCK_1_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_COUNT5_RX_1_NUM_BLOCK_1_4",
    "location": {
      "column": "10",
      "line": "6159",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_COUNT5_RX_1_NUM_BLOCK_1_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@444752@macro@USB_COUNT5_RX_1_BLSIZE_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_COUNT5_RX_1_BLSIZE_1",
    "location": {
      "column": "10",
      "line": "6161",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_COUNT5_RX_1_BLSIZE_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@444938@macro@USB_COUNT6_RX_0_COUNT6_RX_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_COUNT6_RX_0_COUNT6_RX_0",
    "location": {
      "column": "10",
      "line": "6164",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_COUNT6_RX_0_COUNT6_RX_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@445051@macro@USB_COUNT6_RX_0_NUM_BLOCK_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_COUNT6_RX_0_NUM_BLOCK_0",
    "location": {
      "column": "10",
      "line": "6166",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_COUNT6_RX_0_NUM_BLOCK_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@445182@macro@USB_COUNT6_RX_0_NUM_BLOCK_0_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_COUNT6_RX_0_NUM_BLOCK_0_0",
    "location": {
      "column": "10",
      "line": "6167",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_COUNT6_RX_0_NUM_BLOCK_0_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@445272@macro@USB_COUNT6_RX_0_NUM_BLOCK_0_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_COUNT6_RX_0_NUM_BLOCK_0_1",
    "location": {
      "column": "10",
      "line": "6168",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_COUNT6_RX_0_NUM_BLOCK_0_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@445362@macro@USB_COUNT6_RX_0_NUM_BLOCK_0_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_COUNT6_RX_0_NUM_BLOCK_0_2",
    "location": {
      "column": "10",
      "line": "6169",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_COUNT6_RX_0_NUM_BLOCK_0_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@445452@macro@USB_COUNT6_RX_0_NUM_BLOCK_0_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_COUNT6_RX_0_NUM_BLOCK_0_3",
    "location": {
      "column": "10",
      "line": "6170",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_COUNT6_RX_0_NUM_BLOCK_0_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@445542@macro@USB_COUNT6_RX_0_NUM_BLOCK_0_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_COUNT6_RX_0_NUM_BLOCK_0_4",
    "location": {
      "column": "10",
      "line": "6171",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_COUNT6_RX_0_NUM_BLOCK_0_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@445634@macro@USB_COUNT6_RX_0_BLSIZE_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_COUNT6_RX_0_BLSIZE_0",
    "location": {
      "column": "10",
      "line": "6173",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_COUNT6_RX_0_BLSIZE_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@445819@macro@USB_COUNT6_RX_1_COUNT6_RX_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_COUNT6_RX_1_COUNT6_RX_1",
    "location": {
      "column": "10",
      "line": "6176",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_COUNT6_RX_1_COUNT6_RX_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@445933@macro@USB_COUNT6_RX_1_NUM_BLOCK_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_COUNT6_RX_1_NUM_BLOCK_1",
    "location": {
      "column": "10",
      "line": "6178",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_COUNT6_RX_1_NUM_BLOCK_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@446065@macro@USB_COUNT6_RX_1_NUM_BLOCK_1_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_COUNT6_RX_1_NUM_BLOCK_1_0",
    "location": {
      "column": "10",
      "line": "6179",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_COUNT6_RX_1_NUM_BLOCK_1_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@446155@macro@USB_COUNT6_RX_1_NUM_BLOCK_1_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_COUNT6_RX_1_NUM_BLOCK_1_1",
    "location": {
      "column": "10",
      "line": "6180",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_COUNT6_RX_1_NUM_BLOCK_1_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@446245@macro@USB_COUNT6_RX_1_NUM_BLOCK_1_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_COUNT6_RX_1_NUM_BLOCK_1_2",
    "location": {
      "column": "10",
      "line": "6181",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_COUNT6_RX_1_NUM_BLOCK_1_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@446335@macro@USB_COUNT6_RX_1_NUM_BLOCK_1_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_COUNT6_RX_1_NUM_BLOCK_1_3",
    "location": {
      "column": "10",
      "line": "6182",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_COUNT6_RX_1_NUM_BLOCK_1_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@446425@macro@USB_COUNT6_RX_1_NUM_BLOCK_1_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_COUNT6_RX_1_NUM_BLOCK_1_4",
    "location": {
      "column": "10",
      "line": "6183",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_COUNT6_RX_1_NUM_BLOCK_1_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@446517@macro@USB_COUNT6_RX_1_BLSIZE_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_COUNT6_RX_1_BLSIZE_1",
    "location": {
      "column": "10",
      "line": "6185",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_COUNT6_RX_1_BLSIZE_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@446703@macro@USB_COUNT7_RX_0_COUNT7_RX_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_COUNT7_RX_0_COUNT7_RX_0",
    "location": {
      "column": "10",
      "line": "6188",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_COUNT7_RX_0_COUNT7_RX_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@446816@macro@USB_COUNT7_RX_0_NUM_BLOCK_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_COUNT7_RX_0_NUM_BLOCK_0",
    "location": {
      "column": "10",
      "line": "6190",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_COUNT7_RX_0_NUM_BLOCK_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@446947@macro@USB_COUNT7_RX_0_NUM_BLOCK_0_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_COUNT7_RX_0_NUM_BLOCK_0_0",
    "location": {
      "column": "10",
      "line": "6191",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_COUNT7_RX_0_NUM_BLOCK_0_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@447037@macro@USB_COUNT7_RX_0_NUM_BLOCK_0_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_COUNT7_RX_0_NUM_BLOCK_0_1",
    "location": {
      "column": "10",
      "line": "6192",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_COUNT7_RX_0_NUM_BLOCK_0_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@447127@macro@USB_COUNT7_RX_0_NUM_BLOCK_0_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_COUNT7_RX_0_NUM_BLOCK_0_2",
    "location": {
      "column": "10",
      "line": "6193",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_COUNT7_RX_0_NUM_BLOCK_0_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@447217@macro@USB_COUNT7_RX_0_NUM_BLOCK_0_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_COUNT7_RX_0_NUM_BLOCK_0_3",
    "location": {
      "column": "10",
      "line": "6194",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_COUNT7_RX_0_NUM_BLOCK_0_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@447307@macro@USB_COUNT7_RX_0_NUM_BLOCK_0_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_COUNT7_RX_0_NUM_BLOCK_0_4",
    "location": {
      "column": "10",
      "line": "6195",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_COUNT7_RX_0_NUM_BLOCK_0_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@447399@macro@USB_COUNT7_RX_0_BLSIZE_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_COUNT7_RX_0_BLSIZE_0",
    "location": {
      "column": "10",
      "line": "6197",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_COUNT7_RX_0_BLSIZE_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@447584@macro@USB_COUNT7_RX_1_COUNT7_RX_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_COUNT7_RX_1_COUNT7_RX_1",
    "location": {
      "column": "10",
      "line": "6200",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_COUNT7_RX_1_COUNT7_RX_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@447698@macro@USB_COUNT7_RX_1_NUM_BLOCK_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_COUNT7_RX_1_NUM_BLOCK_1",
    "location": {
      "column": "10",
      "line": "6202",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_COUNT7_RX_1_NUM_BLOCK_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@447830@macro@USB_COUNT7_RX_1_NUM_BLOCK_1_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_COUNT7_RX_1_NUM_BLOCK_1_0",
    "location": {
      "column": "10",
      "line": "6203",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_COUNT7_RX_1_NUM_BLOCK_1_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@447920@macro@USB_COUNT7_RX_1_NUM_BLOCK_1_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_COUNT7_RX_1_NUM_BLOCK_1_1",
    "location": {
      "column": "10",
      "line": "6204",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_COUNT7_RX_1_NUM_BLOCK_1_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@448010@macro@USB_COUNT7_RX_1_NUM_BLOCK_1_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_COUNT7_RX_1_NUM_BLOCK_1_2",
    "location": {
      "column": "10",
      "line": "6205",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_COUNT7_RX_1_NUM_BLOCK_1_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@448100@macro@USB_COUNT7_RX_1_NUM_BLOCK_1_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_COUNT7_RX_1_NUM_BLOCK_1_3",
    "location": {
      "column": "10",
      "line": "6206",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_COUNT7_RX_1_NUM_BLOCK_1_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@448190@macro@USB_COUNT7_RX_1_NUM_BLOCK_1_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_COUNT7_RX_1_NUM_BLOCK_1_4",
    "location": {
      "column": "10",
      "line": "6207",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_COUNT7_RX_1_NUM_BLOCK_1_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@448282@macro@USB_COUNT7_RX_1_BLSIZE_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_COUNT7_RX_1_BLSIZE_1",
    "location": {
      "column": "10",
      "line": "6209",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USB_COUNT7_RX_1_BLSIZE_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@448922@macro@CAN_MCR_INRQ",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_MCR_INRQ",
    "location": {
      "column": "10",
      "line": "6219",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_MCR_INRQ",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@449029@macro@CAN_MCR_SLEEP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_MCR_SLEEP",
    "location": {
      "column": "10",
      "line": "6220",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_MCR_SLEEP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@449132@macro@CAN_MCR_TXFP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_MCR_TXFP",
    "location": {
      "column": "10",
      "line": "6221",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_MCR_TXFP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@449239@macro@CAN_MCR_RFLM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_MCR_RFLM",
    "location": {
      "column": "10",
      "line": "6222",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_MCR_RFLM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@449348@macro@CAN_MCR_NART",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_MCR_NART",
    "location": {
      "column": "10",
      "line": "6223",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_MCR_NART",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@449460@macro@CAN_MCR_AWUM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_MCR_AWUM",
    "location": {
      "column": "10",
      "line": "6224",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_MCR_AWUM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@449566@macro@CAN_MCR_ABOM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_MCR_ABOM",
    "location": {
      "column": "10",
      "line": "6225",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_MCR_ABOM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@449679@macro@CAN_MCR_TTCM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_MCR_TTCM",
    "location": {
      "column": "10",
      "line": "6226",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_MCR_TTCM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@449797@macro@CAN_MCR_RESET",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_MCR_RESET",
    "location": {
      "column": "10",
      "line": "6227",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_MCR_RESET",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@449991@macro@CAN_MSR_INAK",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_MSR_INAK",
    "location": {
      "column": "10",
      "line": "6230",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_MSR_INAK",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@450102@macro@CAN_MSR_SLAK",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_MSR_SLAK",
    "location": {
      "column": "10",
      "line": "6231",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_MSR_SLAK",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@450204@macro@CAN_MSR_ERRI",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_MSR_ERRI",
    "location": {
      "column": "10",
      "line": "6232",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_MSR_ERRI",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@450304@macro@CAN_MSR_WKUI",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_MSR_WKUI",
    "location": {
      "column": "10",
      "line": "6233",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_MSR_WKUI",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@450405@macro@CAN_MSR_SLAKI",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_MSR_SLAKI",
    "location": {
      "column": "10",
      "line": "6234",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_MSR_SLAKI",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@450517@macro@CAN_MSR_TXM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_MSR_TXM",
    "location": {
      "column": "10",
      "line": "6235",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_MSR_TXM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@450615@macro@CAN_MSR_RXM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_MSR_RXM",
    "location": {
      "column": "10",
      "line": "6236",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_MSR_RXM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@450712@macro@CAN_MSR_SAMP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_MSR_SAMP",
    "location": {
      "column": "10",
      "line": "6237",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_MSR_SAMP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@450814@macro@CAN_MSR_RX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_MSR_RX",
    "location": {
      "column": "10",
      "line": "6238",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_MSR_RX",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@450996@macro@CAN_TSR_RQCP0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_TSR_RQCP0",
    "location": {
      "column": "10",
      "line": "6241",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_TSR_RQCP0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@451107@macro@CAN_TSR_TXOK0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_TSR_TXOK0",
    "location": {
      "column": "10",
      "line": "6242",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_TSR_TXOK0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@451219@macro@CAN_TSR_ALST0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_TSR_ALST0",
    "location": {
      "column": "10",
      "line": "6243",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_TSR_ALST0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@451333@macro@CAN_TSR_TERR0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_TSR_TERR0",
    "location": {
      "column": "10",
      "line": "6244",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_TSR_TERR0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@451448@macro@CAN_TSR_ABRQ0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_TSR_ABRQ0",
    "location": {
      "column": "10",
      "line": "6245",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_TSR_ABRQ0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@451559@macro@CAN_TSR_RQCP1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_TSR_RQCP1",
    "location": {
      "column": "10",
      "line": "6246",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_TSR_RQCP1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@451670@macro@CAN_TSR_TXOK1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_TSR_TXOK1",
    "location": {
      "column": "10",
      "line": "6247",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_TSR_TXOK1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@451782@macro@CAN_TSR_ALST1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_TSR_ALST1",
    "location": {
      "column": "10",
      "line": "6248",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_TSR_ALST1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@451896@macro@CAN_TSR_TERR1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_TSR_TERR1",
    "location": {
      "column": "10",
      "line": "6249",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_TSR_TERR1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@452011@macro@CAN_TSR_ABRQ1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_TSR_ABRQ1",
    "location": {
      "column": "10",
      "line": "6250",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_TSR_ABRQ1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@452123@macro@CAN_TSR_RQCP2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_TSR_RQCP2",
    "location": {
      "column": "10",
      "line": "6251",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_TSR_RQCP2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@452234@macro@CAN_TSR_TXOK2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_TSR_TXOK2",
    "location": {
      "column": "10",
      "line": "6252",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_TSR_TXOK2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@452347@macro@CAN_TSR_ALST2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_TSR_ALST2",
    "location": {
      "column": "10",
      "line": "6253",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_TSR_ALST2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@452462@macro@CAN_TSR_TERR2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_TSR_TERR2",
    "location": {
      "column": "10",
      "line": "6254",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_TSR_TERR2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@452578@macro@CAN_TSR_ABRQ2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_TSR_ABRQ2",
    "location": {
      "column": "10",
      "line": "6255",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_TSR_ABRQ2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@452690@macro@CAN_TSR_CODE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_TSR_CODE",
    "location": {
      "column": "10",
      "line": "6256",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_TSR_CODE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@452789@macro@CAN_TSR_TME",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_TSR_TME",
    "location": {
      "column": "10",
      "line": "6258",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_TSR_TME",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@452887@macro@CAN_TSR_TME0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_TSR_TME0",
    "location": {
      "column": "10",
      "line": "6259",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_TSR_TME0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@452996@macro@CAN_TSR_TME1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_TSR_TME1",
    "location": {
      "column": "10",
      "line": "6260",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_TSR_TME1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@453105@macro@CAN_TSR_TME2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_TSR_TME2",
    "location": {
      "column": "10",
      "line": "6261",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_TSR_TME2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@453216@macro@CAN_TSR_LOW",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_TSR_LOW",
    "location": {
      "column": "10",
      "line": "6263",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_TSR_LOW",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@453314@macro@CAN_TSR_LOW0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_TSR_LOW0",
    "location": {
      "column": "10",
      "line": "6264",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_TSR_LOW0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@453433@macro@CAN_TSR_LOW1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_TSR_LOW1",
    "location": {
      "column": "10",
      "line": "6265",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_TSR_LOW1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@453552@macro@CAN_TSR_LOW2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_TSR_LOW2",
    "location": {
      "column": "10",
      "line": "6266",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_TSR_LOW2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@453755@macro@CAN_RF0R_FMP0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_RF0R_FMP0",
    "location": {
      "column": "10",
      "line": "6269",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_RF0R_FMP0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@453862@macro@CAN_RF0R_FULL0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_RF0R_FULL0",
    "location": {
      "column": "10",
      "line": "6270",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_RF0R_FULL0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@453958@macro@CAN_RF0R_FOVR0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_RF0R_FOVR0",
    "location": {
      "column": "10",
      "line": "6271",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_RF0R_FOVR0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@454057@macro@CAN_RF0R_RFOM0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_RF0R_RFOM0",
    "location": {
      "column": "10",
      "line": "6272",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_RF0R_RFOM0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@454255@macro@CAN_RF1R_FMP1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_RF1R_FMP1",
    "location": {
      "column": "10",
      "line": "6275",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_RF1R_FMP1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@454362@macro@CAN_RF1R_FULL1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_RF1R_FULL1",
    "location": {
      "column": "10",
      "line": "6276",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_RF1R_FULL1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@454458@macro@CAN_RF1R_FOVR1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_RF1R_FOVR1",
    "location": {
      "column": "10",
      "line": "6277",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_RF1R_FOVR1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@454557@macro@CAN_RF1R_RFOM1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_RF1R_RFOM1",
    "location": {
      "column": "10",
      "line": "6278",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_RF1R_RFOM1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@454755@macro@CAN_IER_TMEIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_IER_TMEIE",
    "location": {
      "column": "10",
      "line": "6281",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_IER_TMEIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@454879@macro@CAN_IER_FMPIE0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_IER_FMPIE0",
    "location": {
      "column": "10",
      "line": "6282",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_IER_FMPIE0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@455001@macro@CAN_IER_FFIE0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_IER_FFIE0",
    "location": {
      "column": "10",
      "line": "6283",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_IER_FFIE0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@455112@macro@CAN_IER_FOVIE0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_IER_FOVIE0",
    "location": {
      "column": "10",
      "line": "6284",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_IER_FOVIE0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@455226@macro@CAN_IER_FMPIE1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_IER_FMPIE1",
    "location": {
      "column": "10",
      "line": "6285",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_IER_FMPIE1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@455348@macro@CAN_IER_FFIE1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_IER_FFIE1",
    "location": {
      "column": "10",
      "line": "6286",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_IER_FFIE1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@455459@macro@CAN_IER_FOVIE1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_IER_FOVIE1",
    "location": {
      "column": "10",
      "line": "6287",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_IER_FOVIE1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@455573@macro@CAN_IER_EWGIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_IER_EWGIE",
    "location": {
      "column": "10",
      "line": "6288",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_IER_EWGIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@455688@macro@CAN_IER_EPVIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_IER_EPVIE",
    "location": {
      "column": "10",
      "line": "6289",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_IER_EPVIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@455803@macro@CAN_IER_BOFIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_IER_BOFIE",
    "location": {
      "column": "10",
      "line": "6290",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_IER_BOFIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@455912@macro@CAN_IER_LECIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_IER_LECIE",
    "location": {
      "column": "10",
      "line": "6291",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_IER_LECIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@456029@macro@CAN_IER_ERRIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_IER_ERRIE",
    "location": {
      "column": "10",
      "line": "6292",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_IER_ERRIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@456136@macro@CAN_IER_WKUIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_IER_WKUIE",
    "location": {
      "column": "10",
      "line": "6293",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_IER_WKUIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@456244@macro@CAN_IER_SLKIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_IER_SLKIE",
    "location": {
      "column": "10",
      "line": "6294",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_IER_SLKIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@456435@macro@CAN_ESR_EWGF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_ESR_EWGF",
    "location": {
      "column": "10",
      "line": "6297",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_ESR_EWGF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@456538@macro@CAN_ESR_EPVF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_ESR_EPVF",
    "location": {
      "column": "10",
      "line": "6298",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_ESR_EPVF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@456641@macro@CAN_ESR_BOFF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_ESR_BOFF",
    "location": {
      "column": "10",
      "line": "6299",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_ESR_BOFF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@456740@macro@CAN_ESR_LEC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_ESR_LEC",
    "location": {
      "column": "10",
      "line": "6301",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_ESR_LEC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@456856@macro@CAN_ESR_LEC_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_ESR_LEC_0",
    "location": {
      "column": "10",
      "line": "6302",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_ESR_LEC_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@456946@macro@CAN_ESR_LEC_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_ESR_LEC_1",
    "location": {
      "column": "10",
      "line": "6303",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_ESR_LEC_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@457036@macro@CAN_ESR_LEC_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_ESR_LEC_2",
    "location": {
      "column": "10",
      "line": "6304",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_ESR_LEC_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@457128@macro@CAN_ESR_TEC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_ESR_TEC",
    "location": {
      "column": "10",
      "line": "6306",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_ESR_TEC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@457271@macro@CAN_ESR_REC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_ESR_REC",
    "location": {
      "column": "10",
      "line": "6307",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_ESR_REC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@457461@macro@CAN_BTR_BRP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_BTR_BRP",
    "location": {
      "column": "10",
      "line": "6310",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_BTR_BRP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@457565@macro@CAN_BTR_TS1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_BTR_TS1",
    "location": {
      "column": "10",
      "line": "6311",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_BTR_TS1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@457664@macro@CAN_BTR_TS2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_BTR_TS2",
    "location": {
      "column": "10",
      "line": "6312",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_BTR_TS2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@457763@macro@CAN_BTR_SJW",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_BTR_SJW",
    "location": {
      "column": "10",
      "line": "6313",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_BTR_SJW",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@457876@macro@CAN_BTR_LBKM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_BTR_LBKM",
    "location": {
      "column": "10",
      "line": "6314",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_BTR_LBKM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@457983@macro@CAN_BTR_SILM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_BTR_SILM",
    "location": {
      "column": "10",
      "line": "6315",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_BTR_SILM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@458190@macro@CAN_TI0R_TXRQ",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_TI0R_TXRQ",
    "location": {
      "column": "10",
      "line": "6319",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_TI0R_TXRQ",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@458299@macro@CAN_TI0R_RTR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_TI0R_RTR",
    "location": {
      "column": "10",
      "line": "6320",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_TI0R_RTR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@458411@macro@CAN_TI0R_IDE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_TI0R_IDE",
    "location": {
      "column": "10",
      "line": "6321",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_TI0R_IDE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@458516@macro@CAN_TI0R_EXID",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_TI0R_EXID",
    "location": {
      "column": "10",
      "line": "6322",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_TI0R_EXID",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@458620@macro@CAN_TI0R_STID",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_TI0R_STID",
    "location": {
      "column": "10",
      "line": "6323",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_TI0R_STID",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@458831@macro@CAN_TDT0R_DLC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_TDT0R_DLC",
    "location": {
      "column": "10",
      "line": "6326",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_TDT0R_DLC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@458932@macro@CAN_TDT0R_TGT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_TDT0R_TGT",
    "location": {
      "column": "10",
      "line": "6327",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_TDT0R_TGT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@459037@macro@CAN_TDT0R_TIME",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_TDT0R_TIME",
    "location": {
      "column": "10",
      "line": "6328",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_TDT0R_TIME",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@459224@macro@CAN_TDL0R_DATA0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_TDL0R_DATA0",
    "location": {
      "column": "10",
      "line": "6331",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_TDL0R_DATA0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@459320@macro@CAN_TDL0R_DATA1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_TDL0R_DATA1",
    "location": {
      "column": "10",
      "line": "6332",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_TDL0R_DATA1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@459416@macro@CAN_TDL0R_DATA2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_TDL0R_DATA2",
    "location": {
      "column": "10",
      "line": "6333",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_TDL0R_DATA2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@459512@macro@CAN_TDL0R_DATA3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_TDL0R_DATA3",
    "location": {
      "column": "10",
      "line": "6334",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_TDL0R_DATA3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@459692@macro@CAN_TDH0R_DATA4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_TDH0R_DATA4",
    "location": {
      "column": "10",
      "line": "6337",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_TDH0R_DATA4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@459788@macro@CAN_TDH0R_DATA5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_TDH0R_DATA5",
    "location": {
      "column": "10",
      "line": "6338",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_TDH0R_DATA5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@459884@macro@CAN_TDH0R_DATA6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_TDH0R_DATA6",
    "location": {
      "column": "10",
      "line": "6339",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_TDH0R_DATA6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@459980@macro@CAN_TDH0R_DATA7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_TDH0R_DATA7",
    "location": {
      "column": "10",
      "line": "6340",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_TDH0R_DATA7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@460160@macro@CAN_TI1R_TXRQ",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_TI1R_TXRQ",
    "location": {
      "column": "10",
      "line": "6343",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_TI1R_TXRQ",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@460269@macro@CAN_TI1R_RTR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_TI1R_RTR",
    "location": {
      "column": "10",
      "line": "6344",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_TI1R_RTR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@460381@macro@CAN_TI1R_IDE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_TI1R_IDE",
    "location": {
      "column": "10",
      "line": "6345",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_TI1R_IDE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@460486@macro@CAN_TI1R_EXID",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_TI1R_EXID",
    "location": {
      "column": "10",
      "line": "6346",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_TI1R_EXID",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@460590@macro@CAN_TI1R_STID",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_TI1R_STID",
    "location": {
      "column": "10",
      "line": "6347",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_TI1R_STID",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@460801@macro@CAN_TDT1R_DLC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_TDT1R_DLC",
    "location": {
      "column": "10",
      "line": "6350",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_TDT1R_DLC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@460902@macro@CAN_TDT1R_TGT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_TDT1R_TGT",
    "location": {
      "column": "10",
      "line": "6351",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_TDT1R_TGT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@461007@macro@CAN_TDT1R_TIME",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_TDT1R_TIME",
    "location": {
      "column": "10",
      "line": "6352",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_TDT1R_TIME",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@461194@macro@CAN_TDL1R_DATA0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_TDL1R_DATA0",
    "location": {
      "column": "10",
      "line": "6355",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_TDL1R_DATA0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@461290@macro@CAN_TDL1R_DATA1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_TDL1R_DATA1",
    "location": {
      "column": "10",
      "line": "6356",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_TDL1R_DATA1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@461386@macro@CAN_TDL1R_DATA2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_TDL1R_DATA2",
    "location": {
      "column": "10",
      "line": "6357",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_TDL1R_DATA2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@461482@macro@CAN_TDL1R_DATA3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_TDL1R_DATA3",
    "location": {
      "column": "10",
      "line": "6358",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_TDL1R_DATA3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@461662@macro@CAN_TDH1R_DATA4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_TDH1R_DATA4",
    "location": {
      "column": "10",
      "line": "6361",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_TDH1R_DATA4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@461758@macro@CAN_TDH1R_DATA5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_TDH1R_DATA5",
    "location": {
      "column": "10",
      "line": "6362",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_TDH1R_DATA5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@461854@macro@CAN_TDH1R_DATA6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_TDH1R_DATA6",
    "location": {
      "column": "10",
      "line": "6363",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_TDH1R_DATA6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@461950@macro@CAN_TDH1R_DATA7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_TDH1R_DATA7",
    "location": {
      "column": "10",
      "line": "6364",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_TDH1R_DATA7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@462130@macro@CAN_TI2R_TXRQ",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_TI2R_TXRQ",
    "location": {
      "column": "10",
      "line": "6367",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_TI2R_TXRQ",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@462239@macro@CAN_TI2R_RTR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_TI2R_RTR",
    "location": {
      "column": "10",
      "line": "6368",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_TI2R_RTR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@462351@macro@CAN_TI2R_IDE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_TI2R_IDE",
    "location": {
      "column": "10",
      "line": "6369",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_TI2R_IDE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@462456@macro@CAN_TI2R_EXID",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_TI2R_EXID",
    "location": {
      "column": "10",
      "line": "6370",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_TI2R_EXID",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@462560@macro@CAN_TI2R_STID",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_TI2R_STID",
    "location": {
      "column": "10",
      "line": "6371",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_TI2R_STID",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@462773@macro@CAN_TDT2R_DLC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_TDT2R_DLC",
    "location": {
      "column": "10",
      "line": "6374",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_TDT2R_DLC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@462874@macro@CAN_TDT2R_TGT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_TDT2R_TGT",
    "location": {
      "column": "10",
      "line": "6375",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_TDT2R_TGT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@462979@macro@CAN_TDT2R_TIME",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_TDT2R_TIME",
    "location": {
      "column": "10",
      "line": "6376",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_TDT2R_TIME",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@463166@macro@CAN_TDL2R_DATA0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_TDL2R_DATA0",
    "location": {
      "column": "10",
      "line": "6379",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_TDL2R_DATA0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@463262@macro@CAN_TDL2R_DATA1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_TDL2R_DATA1",
    "location": {
      "column": "10",
      "line": "6380",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_TDL2R_DATA1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@463358@macro@CAN_TDL2R_DATA2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_TDL2R_DATA2",
    "location": {
      "column": "10",
      "line": "6381",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_TDL2R_DATA2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@463454@macro@CAN_TDL2R_DATA3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_TDL2R_DATA3",
    "location": {
      "column": "10",
      "line": "6382",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_TDL2R_DATA3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@463634@macro@CAN_TDH2R_DATA4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_TDH2R_DATA4",
    "location": {
      "column": "10",
      "line": "6385",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_TDH2R_DATA4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@463730@macro@CAN_TDH2R_DATA5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_TDH2R_DATA5",
    "location": {
      "column": "10",
      "line": "6386",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_TDH2R_DATA5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@463826@macro@CAN_TDH2R_DATA6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_TDH2R_DATA6",
    "location": {
      "column": "10",
      "line": "6387",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_TDH2R_DATA6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@463922@macro@CAN_TDH2R_DATA7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_TDH2R_DATA7",
    "location": {
      "column": "10",
      "line": "6388",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_TDH2R_DATA7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@464102@macro@CAN_RI0R_RTR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_RI0R_RTR",
    "location": {
      "column": "10",
      "line": "6391",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_RI0R_RTR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@464214@macro@CAN_RI0R_IDE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_RI0R_IDE",
    "location": {
      "column": "10",
      "line": "6392",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_RI0R_IDE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@464319@macro@CAN_RI0R_EXID",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_RI0R_EXID",
    "location": {
      "column": "10",
      "line": "6393",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_RI0R_EXID",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@464423@macro@CAN_RI0R_STID",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_RI0R_STID",
    "location": {
      "column": "10",
      "line": "6394",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_RI0R_STID",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@464634@macro@CAN_RDT0R_DLC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_RDT0R_DLC",
    "location": {
      "column": "10",
      "line": "6397",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_RDT0R_DLC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@464735@macro@CAN_RDT0R_FMI",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_RDT0R_FMI",
    "location": {
      "column": "10",
      "line": "6398",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_RDT0R_FMI",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@464838@macro@CAN_RDT0R_TIME",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_RDT0R_TIME",
    "location": {
      "column": "10",
      "line": "6399",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_RDT0R_TIME",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@465025@macro@CAN_RDL0R_DATA0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_RDL0R_DATA0",
    "location": {
      "column": "10",
      "line": "6402",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_RDL0R_DATA0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@465121@macro@CAN_RDL0R_DATA1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_RDL0R_DATA1",
    "location": {
      "column": "10",
      "line": "6403",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_RDL0R_DATA1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@465217@macro@CAN_RDL0R_DATA2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_RDL0R_DATA2",
    "location": {
      "column": "10",
      "line": "6404",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_RDL0R_DATA2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@465313@macro@CAN_RDL0R_DATA3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_RDL0R_DATA3",
    "location": {
      "column": "10",
      "line": "6405",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_RDL0R_DATA3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@465493@macro@CAN_RDH0R_DATA4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_RDH0R_DATA4",
    "location": {
      "column": "10",
      "line": "6408",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_RDH0R_DATA4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@465589@macro@CAN_RDH0R_DATA5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_RDH0R_DATA5",
    "location": {
      "column": "10",
      "line": "6409",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_RDH0R_DATA5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@465685@macro@CAN_RDH0R_DATA6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_RDH0R_DATA6",
    "location": {
      "column": "10",
      "line": "6410",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_RDH0R_DATA6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@465781@macro@CAN_RDH0R_DATA7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_RDH0R_DATA7",
    "location": {
      "column": "10",
      "line": "6411",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_RDH0R_DATA7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@465961@macro@CAN_RI1R_RTR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_RI1R_RTR",
    "location": {
      "column": "10",
      "line": "6414",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_RI1R_RTR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@466073@macro@CAN_RI1R_IDE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_RI1R_IDE",
    "location": {
      "column": "10",
      "line": "6415",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_RI1R_IDE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@466178@macro@CAN_RI1R_EXID",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_RI1R_EXID",
    "location": {
      "column": "10",
      "line": "6416",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_RI1R_EXID",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@466282@macro@CAN_RI1R_STID",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_RI1R_STID",
    "location": {
      "column": "10",
      "line": "6417",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_RI1R_STID",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@466493@macro@CAN_RDT1R_DLC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_RDT1R_DLC",
    "location": {
      "column": "10",
      "line": "6420",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_RDT1R_DLC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@466594@macro@CAN_RDT1R_FMI",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_RDT1R_FMI",
    "location": {
      "column": "10",
      "line": "6421",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_RDT1R_FMI",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@466697@macro@CAN_RDT1R_TIME",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_RDT1R_TIME",
    "location": {
      "column": "10",
      "line": "6422",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_RDT1R_TIME",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@466884@macro@CAN_RDL1R_DATA0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_RDL1R_DATA0",
    "location": {
      "column": "10",
      "line": "6425",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_RDL1R_DATA0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@466980@macro@CAN_RDL1R_DATA1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_RDL1R_DATA1",
    "location": {
      "column": "10",
      "line": "6426",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_RDL1R_DATA1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@467076@macro@CAN_RDL1R_DATA2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_RDL1R_DATA2",
    "location": {
      "column": "10",
      "line": "6427",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_RDL1R_DATA2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@467172@macro@CAN_RDL1R_DATA3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_RDL1R_DATA3",
    "location": {
      "column": "10",
      "line": "6428",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_RDL1R_DATA3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@467352@macro@CAN_RDH1R_DATA4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_RDH1R_DATA4",
    "location": {
      "column": "10",
      "line": "6431",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_RDH1R_DATA4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@467448@macro@CAN_RDH1R_DATA5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_RDH1R_DATA5",
    "location": {
      "column": "10",
      "line": "6432",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_RDH1R_DATA5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@467544@macro@CAN_RDH1R_DATA6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_RDH1R_DATA6",
    "location": {
      "column": "10",
      "line": "6433",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_RDH1R_DATA6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@467640@macro@CAN_RDH1R_DATA7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_RDH1R_DATA7",
    "location": {
      "column": "10",
      "line": "6434",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_RDH1R_DATA7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@467850@macro@CAN_FMR_FINIT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_FMR_FINIT",
    "location": {
      "column": "10",
      "line": "6438",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_FMR_FINIT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@468035@macro@CAN_FM1R_FBM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_FM1R_FBM",
    "location": {
      "column": "10",
      "line": "6441",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_FM1R_FBM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@468131@macro@CAN_FM1R_FBM0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_FM1R_FBM0",
    "location": {
      "column": "10",
      "line": "6442",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_FM1R_FBM0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@468238@macro@CAN_FM1R_FBM1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_FM1R_FBM1",
    "location": {
      "column": "10",
      "line": "6443",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_FM1R_FBM1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@468345@macro@CAN_FM1R_FBM2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_FM1R_FBM2",
    "location": {
      "column": "10",
      "line": "6444",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_FM1R_FBM2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@468452@macro@CAN_FM1R_FBM3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_FM1R_FBM3",
    "location": {
      "column": "10",
      "line": "6445",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_FM1R_FBM3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@468559@macro@CAN_FM1R_FBM4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_FM1R_FBM4",
    "location": {
      "column": "10",
      "line": "6446",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_FM1R_FBM4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@468666@macro@CAN_FM1R_FBM5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_FM1R_FBM5",
    "location": {
      "column": "10",
      "line": "6447",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_FM1R_FBM5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@468773@macro@CAN_FM1R_FBM6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_FM1R_FBM6",
    "location": {
      "column": "10",
      "line": "6448",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_FM1R_FBM6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@468880@macro@CAN_FM1R_FBM7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_FM1R_FBM7",
    "location": {
      "column": "10",
      "line": "6449",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_FM1R_FBM7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@468987@macro@CAN_FM1R_FBM8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_FM1R_FBM8",
    "location": {
      "column": "10",
      "line": "6450",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_FM1R_FBM8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@469094@macro@CAN_FM1R_FBM9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_FM1R_FBM9",
    "location": {
      "column": "10",
      "line": "6451",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_FM1R_FBM9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@469201@macro@CAN_FM1R_FBM10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_FM1R_FBM10",
    "location": {
      "column": "10",
      "line": "6452",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_FM1R_FBM10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@469309@macro@CAN_FM1R_FBM11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_FM1R_FBM11",
    "location": {
      "column": "10",
      "line": "6453",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_FM1R_FBM11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@469417@macro@CAN_FM1R_FBM12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_FM1R_FBM12",
    "location": {
      "column": "10",
      "line": "6454",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_FM1R_FBM12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@469525@macro@CAN_FM1R_FBM13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_FM1R_FBM13",
    "location": {
      "column": "10",
      "line": "6455",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_FM1R_FBM13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@469717@macro@CAN_FS1R_FSC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_FS1R_FSC",
    "location": {
      "column": "10",
      "line": "6458",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_FS1R_FSC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@469828@macro@CAN_FS1R_FSC0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_FS1R_FSC0",
    "location": {
      "column": "10",
      "line": "6459",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_FS1R_FSC0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@469945@macro@CAN_FS1R_FSC1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_FS1R_FSC1",
    "location": {
      "column": "10",
      "line": "6460",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_FS1R_FSC1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@470062@macro@CAN_FS1R_FSC2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_FS1R_FSC2",
    "location": {
      "column": "10",
      "line": "6461",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_FS1R_FSC2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@470179@macro@CAN_FS1R_FSC3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_FS1R_FSC3",
    "location": {
      "column": "10",
      "line": "6462",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_FS1R_FSC3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@470296@macro@CAN_FS1R_FSC4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_FS1R_FSC4",
    "location": {
      "column": "10",
      "line": "6463",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_FS1R_FSC4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@470413@macro@CAN_FS1R_FSC5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_FS1R_FSC5",
    "location": {
      "column": "10",
      "line": "6464",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_FS1R_FSC5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@470530@macro@CAN_FS1R_FSC6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_FS1R_FSC6",
    "location": {
      "column": "10",
      "line": "6465",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_FS1R_FSC6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@470647@macro@CAN_FS1R_FSC7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_FS1R_FSC7",
    "location": {
      "column": "10",
      "line": "6466",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_FS1R_FSC7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@470764@macro@CAN_FS1R_FSC8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_FS1R_FSC8",
    "location": {
      "column": "10",
      "line": "6467",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_FS1R_FSC8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@470881@macro@CAN_FS1R_FSC9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_FS1R_FSC9",
    "location": {
      "column": "10",
      "line": "6468",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_FS1R_FSC9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@470998@macro@CAN_FS1R_FSC10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_FS1R_FSC10",
    "location": {
      "column": "10",
      "line": "6469",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_FS1R_FSC10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@471116@macro@CAN_FS1R_FSC11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_FS1R_FSC11",
    "location": {
      "column": "10",
      "line": "6470",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_FS1R_FSC11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@471234@macro@CAN_FS1R_FSC12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_FS1R_FSC12",
    "location": {
      "column": "10",
      "line": "6471",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_FS1R_FSC12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@471352@macro@CAN_FS1R_FSC13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_FS1R_FSC13",
    "location": {
      "column": "10",
      "line": "6472",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_FS1R_FSC13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@471554@macro@CAN_FFA1R_FFA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_FFA1R_FFA",
    "location": {
      "column": "10",
      "line": "6475",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_FFA1R_FFA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@471661@macro@CAN_FFA1R_FFA0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_FFA1R_FFA0",
    "location": {
      "column": "10",
      "line": "6476",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_FFA1R_FFA0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@471781@macro@CAN_FFA1R_FFA1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_FFA1R_FFA1",
    "location": {
      "column": "10",
      "line": "6477",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_FFA1R_FFA1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@471901@macro@CAN_FFA1R_FFA2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_FFA1R_FFA2",
    "location": {
      "column": "10",
      "line": "6478",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_FFA1R_FFA2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@472021@macro@CAN_FFA1R_FFA3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_FFA1R_FFA3",
    "location": {
      "column": "10",
      "line": "6479",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_FFA1R_FFA3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@472141@macro@CAN_FFA1R_FFA4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_FFA1R_FFA4",
    "location": {
      "column": "10",
      "line": "6480",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_FFA1R_FFA4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@472261@macro@CAN_FFA1R_FFA5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_FFA1R_FFA5",
    "location": {
      "column": "10",
      "line": "6481",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_FFA1R_FFA5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@472381@macro@CAN_FFA1R_FFA6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_FFA1R_FFA6",
    "location": {
      "column": "10",
      "line": "6482",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_FFA1R_FFA6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@472501@macro@CAN_FFA1R_FFA7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_FFA1R_FFA7",
    "location": {
      "column": "10",
      "line": "6483",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_FFA1R_FFA7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@472621@macro@CAN_FFA1R_FFA8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_FFA1R_FFA8",
    "location": {
      "column": "10",
      "line": "6484",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_FFA1R_FFA8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@472741@macro@CAN_FFA1R_FFA9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_FFA1R_FFA9",
    "location": {
      "column": "10",
      "line": "6485",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_FFA1R_FFA9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@472861@macro@CAN_FFA1R_FFA10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_FFA1R_FFA10",
    "location": {
      "column": "10",
      "line": "6486",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_FFA1R_FFA10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@472982@macro@CAN_FFA1R_FFA11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_FFA1R_FFA11",
    "location": {
      "column": "10",
      "line": "6487",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_FFA1R_FFA11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@473103@macro@CAN_FFA1R_FFA12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_FFA1R_FFA12",
    "location": {
      "column": "10",
      "line": "6488",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_FFA1R_FFA12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@473224@macro@CAN_FFA1R_FFA13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_FFA1R_FFA13",
    "location": {
      "column": "10",
      "line": "6489",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_FFA1R_FFA13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@473429@macro@CAN_FA1R_FACT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_FA1R_FACT",
    "location": {
      "column": "10",
      "line": "6492",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_FA1R_FACT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@473527@macro@CAN_FA1R_FACT0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_FA1R_FACT0",
    "location": {
      "column": "10",
      "line": "6493",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_FA1R_FACT0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@473627@macro@CAN_FA1R_FACT1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_FA1R_FACT1",
    "location": {
      "column": "10",
      "line": "6494",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_FA1R_FACT1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@473727@macro@CAN_FA1R_FACT2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_FA1R_FACT2",
    "location": {
      "column": "10",
      "line": "6495",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_FA1R_FACT2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@473827@macro@CAN_FA1R_FACT3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_FA1R_FACT3",
    "location": {
      "column": "10",
      "line": "6496",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_FA1R_FACT3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@473927@macro@CAN_FA1R_FACT4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_FA1R_FACT4",
    "location": {
      "column": "10",
      "line": "6497",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_FA1R_FACT4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@474027@macro@CAN_FA1R_FACT5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_FA1R_FACT5",
    "location": {
      "column": "10",
      "line": "6498",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_FA1R_FACT5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@474127@macro@CAN_FA1R_FACT6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_FA1R_FACT6",
    "location": {
      "column": "10",
      "line": "6499",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_FA1R_FACT6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@474227@macro@CAN_FA1R_FACT7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_FA1R_FACT7",
    "location": {
      "column": "10",
      "line": "6500",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_FA1R_FACT7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@474327@macro@CAN_FA1R_FACT8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_FA1R_FACT8",
    "location": {
      "column": "10",
      "line": "6501",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_FA1R_FACT8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@474427@macro@CAN_FA1R_FACT9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_FA1R_FACT9",
    "location": {
      "column": "10",
      "line": "6502",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_FA1R_FACT9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@474527@macro@CAN_FA1R_FACT10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_FA1R_FACT10",
    "location": {
      "column": "10",
      "line": "6503",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_FA1R_FACT10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@474628@macro@CAN_FA1R_FACT11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_FA1R_FACT11",
    "location": {
      "column": "10",
      "line": "6504",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_FA1R_FACT11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@474729@macro@CAN_FA1R_FACT12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_FA1R_FACT12",
    "location": {
      "column": "10",
      "line": "6505",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_FA1R_FACT12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@474830@macro@CAN_FA1R_FACT13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_FA1R_FACT13",
    "location": {
      "column": "10",
      "line": "6506",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_FA1R_FACT13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@475015@macro@CAN_F0R1_FB0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F0R1_FB0",
    "location": {
      "column": "10",
      "line": "6509",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F0R1_FB0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@475112@macro@CAN_F0R1_FB1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F0R1_FB1",
    "location": {
      "column": "10",
      "line": "6510",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F0R1_FB1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@475209@macro@CAN_F0R1_FB2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F0R1_FB2",
    "location": {
      "column": "10",
      "line": "6511",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F0R1_FB2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@475306@macro@CAN_F0R1_FB3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F0R1_FB3",
    "location": {
      "column": "10",
      "line": "6512",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F0R1_FB3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@475403@macro@CAN_F0R1_FB4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F0R1_FB4",
    "location": {
      "column": "10",
      "line": "6513",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F0R1_FB4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@475500@macro@CAN_F0R1_FB5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F0R1_FB5",
    "location": {
      "column": "10",
      "line": "6514",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F0R1_FB5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@475597@macro@CAN_F0R1_FB6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F0R1_FB6",
    "location": {
      "column": "10",
      "line": "6515",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F0R1_FB6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@475694@macro@CAN_F0R1_FB7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F0R1_FB7",
    "location": {
      "column": "10",
      "line": "6516",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F0R1_FB7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@475791@macro@CAN_F0R1_FB8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F0R1_FB8",
    "location": {
      "column": "10",
      "line": "6517",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F0R1_FB8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@475888@macro@CAN_F0R1_FB9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F0R1_FB9",
    "location": {
      "column": "10",
      "line": "6518",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F0R1_FB9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@475985@macro@CAN_F0R1_FB10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F0R1_FB10",
    "location": {
      "column": "10",
      "line": "6519",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F0R1_FB10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@476083@macro@CAN_F0R1_FB11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F0R1_FB11",
    "location": {
      "column": "10",
      "line": "6520",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F0R1_FB11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@476181@macro@CAN_F0R1_FB12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F0R1_FB12",
    "location": {
      "column": "10",
      "line": "6521",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F0R1_FB12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@476279@macro@CAN_F0R1_FB13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F0R1_FB13",
    "location": {
      "column": "10",
      "line": "6522",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F0R1_FB13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@476377@macro@CAN_F0R1_FB14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F0R1_FB14",
    "location": {
      "column": "10",
      "line": "6523",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F0R1_FB14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@476475@macro@CAN_F0R1_FB15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F0R1_FB15",
    "location": {
      "column": "10",
      "line": "6524",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F0R1_FB15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@476573@macro@CAN_F0R1_FB16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F0R1_FB16",
    "location": {
      "column": "10",
      "line": "6525",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F0R1_FB16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@476671@macro@CAN_F0R1_FB17",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F0R1_FB17",
    "location": {
      "column": "10",
      "line": "6526",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F0R1_FB17",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@476769@macro@CAN_F0R1_FB18",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F0R1_FB18",
    "location": {
      "column": "10",
      "line": "6527",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F0R1_FB18",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@476867@macro@CAN_F0R1_FB19",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F0R1_FB19",
    "location": {
      "column": "10",
      "line": "6528",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F0R1_FB19",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@476965@macro@CAN_F0R1_FB20",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F0R1_FB20",
    "location": {
      "column": "10",
      "line": "6529",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F0R1_FB20",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@477063@macro@CAN_F0R1_FB21",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F0R1_FB21",
    "location": {
      "column": "10",
      "line": "6530",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F0R1_FB21",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@477161@macro@CAN_F0R1_FB22",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F0R1_FB22",
    "location": {
      "column": "10",
      "line": "6531",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F0R1_FB22",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@477259@macro@CAN_F0R1_FB23",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F0R1_FB23",
    "location": {
      "column": "10",
      "line": "6532",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F0R1_FB23",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@477357@macro@CAN_F0R1_FB24",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F0R1_FB24",
    "location": {
      "column": "10",
      "line": "6533",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F0R1_FB24",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@477455@macro@CAN_F0R1_FB25",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F0R1_FB25",
    "location": {
      "column": "10",
      "line": "6534",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F0R1_FB25",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@477553@macro@CAN_F0R1_FB26",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F0R1_FB26",
    "location": {
      "column": "10",
      "line": "6535",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F0R1_FB26",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@477651@macro@CAN_F0R1_FB27",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F0R1_FB27",
    "location": {
      "column": "10",
      "line": "6536",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F0R1_FB27",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@477749@macro@CAN_F0R1_FB28",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F0R1_FB28",
    "location": {
      "column": "10",
      "line": "6537",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F0R1_FB28",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@477847@macro@CAN_F0R1_FB29",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F0R1_FB29",
    "location": {
      "column": "10",
      "line": "6538",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F0R1_FB29",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@477945@macro@CAN_F0R1_FB30",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F0R1_FB30",
    "location": {
      "column": "10",
      "line": "6539",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F0R1_FB30",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@478043@macro@CAN_F0R1_FB31",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F0R1_FB31",
    "location": {
      "column": "10",
      "line": "6540",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F0R1_FB31",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@478225@macro@CAN_F1R1_FB0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F1R1_FB0",
    "location": {
      "column": "10",
      "line": "6543",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F1R1_FB0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@478322@macro@CAN_F1R1_FB1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F1R1_FB1",
    "location": {
      "column": "10",
      "line": "6544",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F1R1_FB1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@478419@macro@CAN_F1R1_FB2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F1R1_FB2",
    "location": {
      "column": "10",
      "line": "6545",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F1R1_FB2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@478516@macro@CAN_F1R1_FB3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F1R1_FB3",
    "location": {
      "column": "10",
      "line": "6546",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F1R1_FB3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@478613@macro@CAN_F1R1_FB4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F1R1_FB4",
    "location": {
      "column": "10",
      "line": "6547",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F1R1_FB4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@478710@macro@CAN_F1R1_FB5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F1R1_FB5",
    "location": {
      "column": "10",
      "line": "6548",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F1R1_FB5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@478807@macro@CAN_F1R1_FB6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F1R1_FB6",
    "location": {
      "column": "10",
      "line": "6549",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F1R1_FB6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@478904@macro@CAN_F1R1_FB7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F1R1_FB7",
    "location": {
      "column": "10",
      "line": "6550",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F1R1_FB7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@479001@macro@CAN_F1R1_FB8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F1R1_FB8",
    "location": {
      "column": "10",
      "line": "6551",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F1R1_FB8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@479098@macro@CAN_F1R1_FB9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F1R1_FB9",
    "location": {
      "column": "10",
      "line": "6552",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F1R1_FB9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@479195@macro@CAN_F1R1_FB10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F1R1_FB10",
    "location": {
      "column": "10",
      "line": "6553",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F1R1_FB10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@479293@macro@CAN_F1R1_FB11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F1R1_FB11",
    "location": {
      "column": "10",
      "line": "6554",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F1R1_FB11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@479391@macro@CAN_F1R1_FB12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F1R1_FB12",
    "location": {
      "column": "10",
      "line": "6555",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F1R1_FB12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@479489@macro@CAN_F1R1_FB13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F1R1_FB13",
    "location": {
      "column": "10",
      "line": "6556",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F1R1_FB13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@479587@macro@CAN_F1R1_FB14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F1R1_FB14",
    "location": {
      "column": "10",
      "line": "6557",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F1R1_FB14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@479685@macro@CAN_F1R1_FB15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F1R1_FB15",
    "location": {
      "column": "10",
      "line": "6558",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F1R1_FB15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@479783@macro@CAN_F1R1_FB16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F1R1_FB16",
    "location": {
      "column": "10",
      "line": "6559",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F1R1_FB16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@479881@macro@CAN_F1R1_FB17",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F1R1_FB17",
    "location": {
      "column": "10",
      "line": "6560",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F1R1_FB17",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@479979@macro@CAN_F1R1_FB18",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F1R1_FB18",
    "location": {
      "column": "10",
      "line": "6561",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F1R1_FB18",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@480077@macro@CAN_F1R1_FB19",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F1R1_FB19",
    "location": {
      "column": "10",
      "line": "6562",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F1R1_FB19",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@480175@macro@CAN_F1R1_FB20",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F1R1_FB20",
    "location": {
      "column": "10",
      "line": "6563",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F1R1_FB20",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@480273@macro@CAN_F1R1_FB21",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F1R1_FB21",
    "location": {
      "column": "10",
      "line": "6564",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F1R1_FB21",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@480371@macro@CAN_F1R1_FB22",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F1R1_FB22",
    "location": {
      "column": "10",
      "line": "6565",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F1R1_FB22",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@480469@macro@CAN_F1R1_FB23",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F1R1_FB23",
    "location": {
      "column": "10",
      "line": "6566",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F1R1_FB23",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@480567@macro@CAN_F1R1_FB24",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F1R1_FB24",
    "location": {
      "column": "10",
      "line": "6567",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F1R1_FB24",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@480665@macro@CAN_F1R1_FB25",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F1R1_FB25",
    "location": {
      "column": "10",
      "line": "6568",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F1R1_FB25",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@480763@macro@CAN_F1R1_FB26",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F1R1_FB26",
    "location": {
      "column": "10",
      "line": "6569",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F1R1_FB26",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@480861@macro@CAN_F1R1_FB27",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F1R1_FB27",
    "location": {
      "column": "10",
      "line": "6570",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F1R1_FB27",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@480959@macro@CAN_F1R1_FB28",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F1R1_FB28",
    "location": {
      "column": "10",
      "line": "6571",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F1R1_FB28",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@481057@macro@CAN_F1R1_FB29",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F1R1_FB29",
    "location": {
      "column": "10",
      "line": "6572",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F1R1_FB29",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@481155@macro@CAN_F1R1_FB30",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F1R1_FB30",
    "location": {
      "column": "10",
      "line": "6573",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F1R1_FB30",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@481253@macro@CAN_F1R1_FB31",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F1R1_FB31",
    "location": {
      "column": "10",
      "line": "6574",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F1R1_FB31",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@481435@macro@CAN_F2R1_FB0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F2R1_FB0",
    "location": {
      "column": "10",
      "line": "6577",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F2R1_FB0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@481532@macro@CAN_F2R1_FB1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F2R1_FB1",
    "location": {
      "column": "10",
      "line": "6578",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F2R1_FB1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@481629@macro@CAN_F2R1_FB2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F2R1_FB2",
    "location": {
      "column": "10",
      "line": "6579",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F2R1_FB2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@481726@macro@CAN_F2R1_FB3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F2R1_FB3",
    "location": {
      "column": "10",
      "line": "6580",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F2R1_FB3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@481823@macro@CAN_F2R1_FB4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F2R1_FB4",
    "location": {
      "column": "10",
      "line": "6581",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F2R1_FB4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@481920@macro@CAN_F2R1_FB5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F2R1_FB5",
    "location": {
      "column": "10",
      "line": "6582",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F2R1_FB5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@482017@macro@CAN_F2R1_FB6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F2R1_FB6",
    "location": {
      "column": "10",
      "line": "6583",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F2R1_FB6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@482114@macro@CAN_F2R1_FB7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F2R1_FB7",
    "location": {
      "column": "10",
      "line": "6584",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F2R1_FB7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@482211@macro@CAN_F2R1_FB8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F2R1_FB8",
    "location": {
      "column": "10",
      "line": "6585",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F2R1_FB8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@482308@macro@CAN_F2R1_FB9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F2R1_FB9",
    "location": {
      "column": "10",
      "line": "6586",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F2R1_FB9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@482405@macro@CAN_F2R1_FB10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F2R1_FB10",
    "location": {
      "column": "10",
      "line": "6587",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F2R1_FB10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@482503@macro@CAN_F2R1_FB11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F2R1_FB11",
    "location": {
      "column": "10",
      "line": "6588",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F2R1_FB11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@482601@macro@CAN_F2R1_FB12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F2R1_FB12",
    "location": {
      "column": "10",
      "line": "6589",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F2R1_FB12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@482699@macro@CAN_F2R1_FB13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F2R1_FB13",
    "location": {
      "column": "10",
      "line": "6590",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F2R1_FB13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@482797@macro@CAN_F2R1_FB14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F2R1_FB14",
    "location": {
      "column": "10",
      "line": "6591",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F2R1_FB14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@482895@macro@CAN_F2R1_FB15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F2R1_FB15",
    "location": {
      "column": "10",
      "line": "6592",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F2R1_FB15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@482993@macro@CAN_F2R1_FB16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F2R1_FB16",
    "location": {
      "column": "10",
      "line": "6593",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F2R1_FB16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@483091@macro@CAN_F2R1_FB17",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F2R1_FB17",
    "location": {
      "column": "10",
      "line": "6594",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F2R1_FB17",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@483189@macro@CAN_F2R1_FB18",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F2R1_FB18",
    "location": {
      "column": "10",
      "line": "6595",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F2R1_FB18",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@483287@macro@CAN_F2R1_FB19",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F2R1_FB19",
    "location": {
      "column": "10",
      "line": "6596",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F2R1_FB19",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@483385@macro@CAN_F2R1_FB20",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F2R1_FB20",
    "location": {
      "column": "10",
      "line": "6597",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F2R1_FB20",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@483483@macro@CAN_F2R1_FB21",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F2R1_FB21",
    "location": {
      "column": "10",
      "line": "6598",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F2R1_FB21",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@483581@macro@CAN_F2R1_FB22",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F2R1_FB22",
    "location": {
      "column": "10",
      "line": "6599",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F2R1_FB22",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@483679@macro@CAN_F2R1_FB23",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F2R1_FB23",
    "location": {
      "column": "10",
      "line": "6600",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F2R1_FB23",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@483777@macro@CAN_F2R1_FB24",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F2R1_FB24",
    "location": {
      "column": "10",
      "line": "6601",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F2R1_FB24",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@483875@macro@CAN_F2R1_FB25",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F2R1_FB25",
    "location": {
      "column": "10",
      "line": "6602",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F2R1_FB25",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@483973@macro@CAN_F2R1_FB26",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F2R1_FB26",
    "location": {
      "column": "10",
      "line": "6603",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F2R1_FB26",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@484071@macro@CAN_F2R1_FB27",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F2R1_FB27",
    "location": {
      "column": "10",
      "line": "6604",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F2R1_FB27",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@484169@macro@CAN_F2R1_FB28",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F2R1_FB28",
    "location": {
      "column": "10",
      "line": "6605",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F2R1_FB28",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@484267@macro@CAN_F2R1_FB29",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F2R1_FB29",
    "location": {
      "column": "10",
      "line": "6606",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F2R1_FB29",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@484365@macro@CAN_F2R1_FB30",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F2R1_FB30",
    "location": {
      "column": "10",
      "line": "6607",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F2R1_FB30",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@484463@macro@CAN_F2R1_FB31",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F2R1_FB31",
    "location": {
      "column": "10",
      "line": "6608",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F2R1_FB31",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@484645@macro@CAN_F3R1_FB0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F3R1_FB0",
    "location": {
      "column": "10",
      "line": "6611",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F3R1_FB0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@484742@macro@CAN_F3R1_FB1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F3R1_FB1",
    "location": {
      "column": "10",
      "line": "6612",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F3R1_FB1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@484839@macro@CAN_F3R1_FB2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F3R1_FB2",
    "location": {
      "column": "10",
      "line": "6613",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F3R1_FB2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@484936@macro@CAN_F3R1_FB3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F3R1_FB3",
    "location": {
      "column": "10",
      "line": "6614",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F3R1_FB3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@485033@macro@CAN_F3R1_FB4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F3R1_FB4",
    "location": {
      "column": "10",
      "line": "6615",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F3R1_FB4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@485130@macro@CAN_F3R1_FB5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F3R1_FB5",
    "location": {
      "column": "10",
      "line": "6616",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F3R1_FB5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@485227@macro@CAN_F3R1_FB6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F3R1_FB6",
    "location": {
      "column": "10",
      "line": "6617",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F3R1_FB6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@485324@macro@CAN_F3R1_FB7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F3R1_FB7",
    "location": {
      "column": "10",
      "line": "6618",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F3R1_FB7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@485421@macro@CAN_F3R1_FB8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F3R1_FB8",
    "location": {
      "column": "10",
      "line": "6619",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F3R1_FB8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@485518@macro@CAN_F3R1_FB9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F3R1_FB9",
    "location": {
      "column": "10",
      "line": "6620",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F3R1_FB9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@485615@macro@CAN_F3R1_FB10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F3R1_FB10",
    "location": {
      "column": "10",
      "line": "6621",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F3R1_FB10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@485713@macro@CAN_F3R1_FB11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F3R1_FB11",
    "location": {
      "column": "10",
      "line": "6622",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F3R1_FB11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@485811@macro@CAN_F3R1_FB12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F3R1_FB12",
    "location": {
      "column": "10",
      "line": "6623",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F3R1_FB12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@485909@macro@CAN_F3R1_FB13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F3R1_FB13",
    "location": {
      "column": "10",
      "line": "6624",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F3R1_FB13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@486007@macro@CAN_F3R1_FB14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F3R1_FB14",
    "location": {
      "column": "10",
      "line": "6625",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F3R1_FB14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@486105@macro@CAN_F3R1_FB15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F3R1_FB15",
    "location": {
      "column": "10",
      "line": "6626",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F3R1_FB15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@486203@macro@CAN_F3R1_FB16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F3R1_FB16",
    "location": {
      "column": "10",
      "line": "6627",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F3R1_FB16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@486301@macro@CAN_F3R1_FB17",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F3R1_FB17",
    "location": {
      "column": "10",
      "line": "6628",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F3R1_FB17",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@486399@macro@CAN_F3R1_FB18",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F3R1_FB18",
    "location": {
      "column": "10",
      "line": "6629",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F3R1_FB18",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@486497@macro@CAN_F3R1_FB19",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F3R1_FB19",
    "location": {
      "column": "10",
      "line": "6630",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F3R1_FB19",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@486595@macro@CAN_F3R1_FB20",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F3R1_FB20",
    "location": {
      "column": "10",
      "line": "6631",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F3R1_FB20",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@486693@macro@CAN_F3R1_FB21",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F3R1_FB21",
    "location": {
      "column": "10",
      "line": "6632",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F3R1_FB21",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@486791@macro@CAN_F3R1_FB22",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F3R1_FB22",
    "location": {
      "column": "10",
      "line": "6633",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F3R1_FB22",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@486889@macro@CAN_F3R1_FB23",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F3R1_FB23",
    "location": {
      "column": "10",
      "line": "6634",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F3R1_FB23",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@486987@macro@CAN_F3R1_FB24",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F3R1_FB24",
    "location": {
      "column": "10",
      "line": "6635",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F3R1_FB24",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@487085@macro@CAN_F3R1_FB25",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F3R1_FB25",
    "location": {
      "column": "10",
      "line": "6636",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F3R1_FB25",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@487183@macro@CAN_F3R1_FB26",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F3R1_FB26",
    "location": {
      "column": "10",
      "line": "6637",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F3R1_FB26",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@487281@macro@CAN_F3R1_FB27",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F3R1_FB27",
    "location": {
      "column": "10",
      "line": "6638",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F3R1_FB27",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@487379@macro@CAN_F3R1_FB28",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F3R1_FB28",
    "location": {
      "column": "10",
      "line": "6639",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F3R1_FB28",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@487477@macro@CAN_F3R1_FB29",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F3R1_FB29",
    "location": {
      "column": "10",
      "line": "6640",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F3R1_FB29",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@487575@macro@CAN_F3R1_FB30",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F3R1_FB30",
    "location": {
      "column": "10",
      "line": "6641",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F3R1_FB30",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@487673@macro@CAN_F3R1_FB31",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F3R1_FB31",
    "location": {
      "column": "10",
      "line": "6642",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F3R1_FB31",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@487855@macro@CAN_F4R1_FB0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F4R1_FB0",
    "location": {
      "column": "10",
      "line": "6645",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F4R1_FB0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@487952@macro@CAN_F4R1_FB1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F4R1_FB1",
    "location": {
      "column": "10",
      "line": "6646",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F4R1_FB1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@488049@macro@CAN_F4R1_FB2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F4R1_FB2",
    "location": {
      "column": "10",
      "line": "6647",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F4R1_FB2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@488146@macro@CAN_F4R1_FB3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F4R1_FB3",
    "location": {
      "column": "10",
      "line": "6648",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F4R1_FB3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@488243@macro@CAN_F4R1_FB4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F4R1_FB4",
    "location": {
      "column": "10",
      "line": "6649",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F4R1_FB4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@488340@macro@CAN_F4R1_FB5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F4R1_FB5",
    "location": {
      "column": "10",
      "line": "6650",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F4R1_FB5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@488437@macro@CAN_F4R1_FB6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F4R1_FB6",
    "location": {
      "column": "10",
      "line": "6651",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F4R1_FB6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@488534@macro@CAN_F4R1_FB7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F4R1_FB7",
    "location": {
      "column": "10",
      "line": "6652",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F4R1_FB7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@488631@macro@CAN_F4R1_FB8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F4R1_FB8",
    "location": {
      "column": "10",
      "line": "6653",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F4R1_FB8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@488728@macro@CAN_F4R1_FB9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F4R1_FB9",
    "location": {
      "column": "10",
      "line": "6654",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F4R1_FB9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@488825@macro@CAN_F4R1_FB10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F4R1_FB10",
    "location": {
      "column": "10",
      "line": "6655",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F4R1_FB10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@488923@macro@CAN_F4R1_FB11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F4R1_FB11",
    "location": {
      "column": "10",
      "line": "6656",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F4R1_FB11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@489021@macro@CAN_F4R1_FB12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F4R1_FB12",
    "location": {
      "column": "10",
      "line": "6657",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F4R1_FB12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@489119@macro@CAN_F4R1_FB13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F4R1_FB13",
    "location": {
      "column": "10",
      "line": "6658",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F4R1_FB13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@489217@macro@CAN_F4R1_FB14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F4R1_FB14",
    "location": {
      "column": "10",
      "line": "6659",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F4R1_FB14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@489315@macro@CAN_F4R1_FB15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F4R1_FB15",
    "location": {
      "column": "10",
      "line": "6660",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F4R1_FB15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@489413@macro@CAN_F4R1_FB16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F4R1_FB16",
    "location": {
      "column": "10",
      "line": "6661",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F4R1_FB16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@489511@macro@CAN_F4R1_FB17",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F4R1_FB17",
    "location": {
      "column": "10",
      "line": "6662",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F4R1_FB17",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@489609@macro@CAN_F4R1_FB18",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F4R1_FB18",
    "location": {
      "column": "10",
      "line": "6663",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F4R1_FB18",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@489707@macro@CAN_F4R1_FB19",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F4R1_FB19",
    "location": {
      "column": "10",
      "line": "6664",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F4R1_FB19",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@489805@macro@CAN_F4R1_FB20",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F4R1_FB20",
    "location": {
      "column": "10",
      "line": "6665",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F4R1_FB20",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@489903@macro@CAN_F4R1_FB21",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F4R1_FB21",
    "location": {
      "column": "10",
      "line": "6666",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F4R1_FB21",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@490001@macro@CAN_F4R1_FB22",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F4R1_FB22",
    "location": {
      "column": "10",
      "line": "6667",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F4R1_FB22",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@490099@macro@CAN_F4R1_FB23",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F4R1_FB23",
    "location": {
      "column": "10",
      "line": "6668",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F4R1_FB23",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@490197@macro@CAN_F4R1_FB24",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F4R1_FB24",
    "location": {
      "column": "10",
      "line": "6669",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F4R1_FB24",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@490295@macro@CAN_F4R1_FB25",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F4R1_FB25",
    "location": {
      "column": "10",
      "line": "6670",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F4R1_FB25",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@490393@macro@CAN_F4R1_FB26",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F4R1_FB26",
    "location": {
      "column": "10",
      "line": "6671",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F4R1_FB26",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@490491@macro@CAN_F4R1_FB27",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F4R1_FB27",
    "location": {
      "column": "10",
      "line": "6672",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F4R1_FB27",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@490589@macro@CAN_F4R1_FB28",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F4R1_FB28",
    "location": {
      "column": "10",
      "line": "6673",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F4R1_FB28",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@490687@macro@CAN_F4R1_FB29",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F4R1_FB29",
    "location": {
      "column": "10",
      "line": "6674",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F4R1_FB29",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@490785@macro@CAN_F4R1_FB30",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F4R1_FB30",
    "location": {
      "column": "10",
      "line": "6675",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F4R1_FB30",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@490883@macro@CAN_F4R1_FB31",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F4R1_FB31",
    "location": {
      "column": "10",
      "line": "6676",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F4R1_FB31",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@491065@macro@CAN_F5R1_FB0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F5R1_FB0",
    "location": {
      "column": "10",
      "line": "6679",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F5R1_FB0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@491162@macro@CAN_F5R1_FB1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F5R1_FB1",
    "location": {
      "column": "10",
      "line": "6680",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F5R1_FB1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@491259@macro@CAN_F5R1_FB2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F5R1_FB2",
    "location": {
      "column": "10",
      "line": "6681",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F5R1_FB2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@491356@macro@CAN_F5R1_FB3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F5R1_FB3",
    "location": {
      "column": "10",
      "line": "6682",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F5R1_FB3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@491453@macro@CAN_F5R1_FB4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F5R1_FB4",
    "location": {
      "column": "10",
      "line": "6683",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F5R1_FB4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@491550@macro@CAN_F5R1_FB5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F5R1_FB5",
    "location": {
      "column": "10",
      "line": "6684",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F5R1_FB5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@491647@macro@CAN_F5R1_FB6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F5R1_FB6",
    "location": {
      "column": "10",
      "line": "6685",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F5R1_FB6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@491744@macro@CAN_F5R1_FB7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F5R1_FB7",
    "location": {
      "column": "10",
      "line": "6686",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F5R1_FB7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@491841@macro@CAN_F5R1_FB8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F5R1_FB8",
    "location": {
      "column": "10",
      "line": "6687",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F5R1_FB8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@491938@macro@CAN_F5R1_FB9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F5R1_FB9",
    "location": {
      "column": "10",
      "line": "6688",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F5R1_FB9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@492035@macro@CAN_F5R1_FB10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F5R1_FB10",
    "location": {
      "column": "10",
      "line": "6689",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F5R1_FB10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@492133@macro@CAN_F5R1_FB11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F5R1_FB11",
    "location": {
      "column": "10",
      "line": "6690",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F5R1_FB11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@492231@macro@CAN_F5R1_FB12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F5R1_FB12",
    "location": {
      "column": "10",
      "line": "6691",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F5R1_FB12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@492329@macro@CAN_F5R1_FB13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F5R1_FB13",
    "location": {
      "column": "10",
      "line": "6692",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F5R1_FB13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@492427@macro@CAN_F5R1_FB14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F5R1_FB14",
    "location": {
      "column": "10",
      "line": "6693",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F5R1_FB14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@492525@macro@CAN_F5R1_FB15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F5R1_FB15",
    "location": {
      "column": "10",
      "line": "6694",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F5R1_FB15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@492623@macro@CAN_F5R1_FB16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F5R1_FB16",
    "location": {
      "column": "10",
      "line": "6695",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F5R1_FB16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@492721@macro@CAN_F5R1_FB17",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F5R1_FB17",
    "location": {
      "column": "10",
      "line": "6696",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F5R1_FB17",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@492819@macro@CAN_F5R1_FB18",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F5R1_FB18",
    "location": {
      "column": "10",
      "line": "6697",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F5R1_FB18",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@492917@macro@CAN_F5R1_FB19",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F5R1_FB19",
    "location": {
      "column": "10",
      "line": "6698",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F5R1_FB19",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@493015@macro@CAN_F5R1_FB20",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F5R1_FB20",
    "location": {
      "column": "10",
      "line": "6699",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F5R1_FB20",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@493113@macro@CAN_F5R1_FB21",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F5R1_FB21",
    "location": {
      "column": "10",
      "line": "6700",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F5R1_FB21",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@493211@macro@CAN_F5R1_FB22",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F5R1_FB22",
    "location": {
      "column": "10",
      "line": "6701",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F5R1_FB22",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@493309@macro@CAN_F5R1_FB23",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F5R1_FB23",
    "location": {
      "column": "10",
      "line": "6702",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F5R1_FB23",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@493407@macro@CAN_F5R1_FB24",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F5R1_FB24",
    "location": {
      "column": "10",
      "line": "6703",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F5R1_FB24",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@493505@macro@CAN_F5R1_FB25",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F5R1_FB25",
    "location": {
      "column": "10",
      "line": "6704",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F5R1_FB25",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@493603@macro@CAN_F5R1_FB26",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F5R1_FB26",
    "location": {
      "column": "10",
      "line": "6705",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F5R1_FB26",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@493701@macro@CAN_F5R1_FB27",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F5R1_FB27",
    "location": {
      "column": "10",
      "line": "6706",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F5R1_FB27",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@493799@macro@CAN_F5R1_FB28",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F5R1_FB28",
    "location": {
      "column": "10",
      "line": "6707",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F5R1_FB28",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@493897@macro@CAN_F5R1_FB29",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F5R1_FB29",
    "location": {
      "column": "10",
      "line": "6708",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F5R1_FB29",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@493995@macro@CAN_F5R1_FB30",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F5R1_FB30",
    "location": {
      "column": "10",
      "line": "6709",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F5R1_FB30",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@494093@macro@CAN_F5R1_FB31",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F5R1_FB31",
    "location": {
      "column": "10",
      "line": "6710",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F5R1_FB31",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@494275@macro@CAN_F6R1_FB0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F6R1_FB0",
    "location": {
      "column": "10",
      "line": "6713",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F6R1_FB0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@494372@macro@CAN_F6R1_FB1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F6R1_FB1",
    "location": {
      "column": "10",
      "line": "6714",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F6R1_FB1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@494469@macro@CAN_F6R1_FB2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F6R1_FB2",
    "location": {
      "column": "10",
      "line": "6715",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F6R1_FB2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@494566@macro@CAN_F6R1_FB3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F6R1_FB3",
    "location": {
      "column": "10",
      "line": "6716",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F6R1_FB3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@494663@macro@CAN_F6R1_FB4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F6R1_FB4",
    "location": {
      "column": "10",
      "line": "6717",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F6R1_FB4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@494760@macro@CAN_F6R1_FB5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F6R1_FB5",
    "location": {
      "column": "10",
      "line": "6718",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F6R1_FB5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@494857@macro@CAN_F6R1_FB6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F6R1_FB6",
    "location": {
      "column": "10",
      "line": "6719",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F6R1_FB6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@494954@macro@CAN_F6R1_FB7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F6R1_FB7",
    "location": {
      "column": "10",
      "line": "6720",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F6R1_FB7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@495051@macro@CAN_F6R1_FB8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F6R1_FB8",
    "location": {
      "column": "10",
      "line": "6721",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F6R1_FB8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@495148@macro@CAN_F6R1_FB9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F6R1_FB9",
    "location": {
      "column": "10",
      "line": "6722",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F6R1_FB9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@495245@macro@CAN_F6R1_FB10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F6R1_FB10",
    "location": {
      "column": "10",
      "line": "6723",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F6R1_FB10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@495343@macro@CAN_F6R1_FB11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F6R1_FB11",
    "location": {
      "column": "10",
      "line": "6724",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F6R1_FB11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@495441@macro@CAN_F6R1_FB12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F6R1_FB12",
    "location": {
      "column": "10",
      "line": "6725",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F6R1_FB12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@495539@macro@CAN_F6R1_FB13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F6R1_FB13",
    "location": {
      "column": "10",
      "line": "6726",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F6R1_FB13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@495637@macro@CAN_F6R1_FB14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F6R1_FB14",
    "location": {
      "column": "10",
      "line": "6727",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F6R1_FB14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@495735@macro@CAN_F6R1_FB15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F6R1_FB15",
    "location": {
      "column": "10",
      "line": "6728",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F6R1_FB15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@495833@macro@CAN_F6R1_FB16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F6R1_FB16",
    "location": {
      "column": "10",
      "line": "6729",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F6R1_FB16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@495931@macro@CAN_F6R1_FB17",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F6R1_FB17",
    "location": {
      "column": "10",
      "line": "6730",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F6R1_FB17",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@496029@macro@CAN_F6R1_FB18",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F6R1_FB18",
    "location": {
      "column": "10",
      "line": "6731",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F6R1_FB18",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@496127@macro@CAN_F6R1_FB19",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F6R1_FB19",
    "location": {
      "column": "10",
      "line": "6732",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F6R1_FB19",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@496225@macro@CAN_F6R1_FB20",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F6R1_FB20",
    "location": {
      "column": "10",
      "line": "6733",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F6R1_FB20",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@496323@macro@CAN_F6R1_FB21",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F6R1_FB21",
    "location": {
      "column": "10",
      "line": "6734",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F6R1_FB21",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@496421@macro@CAN_F6R1_FB22",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F6R1_FB22",
    "location": {
      "column": "10",
      "line": "6735",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F6R1_FB22",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@496519@macro@CAN_F6R1_FB23",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F6R1_FB23",
    "location": {
      "column": "10",
      "line": "6736",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F6R1_FB23",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@496617@macro@CAN_F6R1_FB24",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F6R1_FB24",
    "location": {
      "column": "10",
      "line": "6737",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F6R1_FB24",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@496715@macro@CAN_F6R1_FB25",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F6R1_FB25",
    "location": {
      "column": "10",
      "line": "6738",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F6R1_FB25",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@496813@macro@CAN_F6R1_FB26",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F6R1_FB26",
    "location": {
      "column": "10",
      "line": "6739",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F6R1_FB26",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@496911@macro@CAN_F6R1_FB27",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F6R1_FB27",
    "location": {
      "column": "10",
      "line": "6740",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F6R1_FB27",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@497009@macro@CAN_F6R1_FB28",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F6R1_FB28",
    "location": {
      "column": "10",
      "line": "6741",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F6R1_FB28",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@497107@macro@CAN_F6R1_FB29",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F6R1_FB29",
    "location": {
      "column": "10",
      "line": "6742",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F6R1_FB29",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@497205@macro@CAN_F6R1_FB30",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F6R1_FB30",
    "location": {
      "column": "10",
      "line": "6743",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F6R1_FB30",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@497303@macro@CAN_F6R1_FB31",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F6R1_FB31",
    "location": {
      "column": "10",
      "line": "6744",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F6R1_FB31",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@497485@macro@CAN_F7R1_FB0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F7R1_FB0",
    "location": {
      "column": "10",
      "line": "6747",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F7R1_FB0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@497582@macro@CAN_F7R1_FB1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F7R1_FB1",
    "location": {
      "column": "10",
      "line": "6748",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F7R1_FB1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@497679@macro@CAN_F7R1_FB2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F7R1_FB2",
    "location": {
      "column": "10",
      "line": "6749",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F7R1_FB2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@497776@macro@CAN_F7R1_FB3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F7R1_FB3",
    "location": {
      "column": "10",
      "line": "6750",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F7R1_FB3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@497873@macro@CAN_F7R1_FB4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F7R1_FB4",
    "location": {
      "column": "10",
      "line": "6751",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F7R1_FB4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@497970@macro@CAN_F7R1_FB5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F7R1_FB5",
    "location": {
      "column": "10",
      "line": "6752",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F7R1_FB5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@498067@macro@CAN_F7R1_FB6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F7R1_FB6",
    "location": {
      "column": "10",
      "line": "6753",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F7R1_FB6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@498164@macro@CAN_F7R1_FB7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F7R1_FB7",
    "location": {
      "column": "10",
      "line": "6754",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F7R1_FB7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@498261@macro@CAN_F7R1_FB8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F7R1_FB8",
    "location": {
      "column": "10",
      "line": "6755",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F7R1_FB8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@498358@macro@CAN_F7R1_FB9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F7R1_FB9",
    "location": {
      "column": "10",
      "line": "6756",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F7R1_FB9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@498455@macro@CAN_F7R1_FB10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F7R1_FB10",
    "location": {
      "column": "10",
      "line": "6757",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F7R1_FB10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@498553@macro@CAN_F7R1_FB11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F7R1_FB11",
    "location": {
      "column": "10",
      "line": "6758",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F7R1_FB11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@498651@macro@CAN_F7R1_FB12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F7R1_FB12",
    "location": {
      "column": "10",
      "line": "6759",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F7R1_FB12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@498749@macro@CAN_F7R1_FB13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F7R1_FB13",
    "location": {
      "column": "10",
      "line": "6760",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F7R1_FB13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@498847@macro@CAN_F7R1_FB14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F7R1_FB14",
    "location": {
      "column": "10",
      "line": "6761",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F7R1_FB14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@498945@macro@CAN_F7R1_FB15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F7R1_FB15",
    "location": {
      "column": "10",
      "line": "6762",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F7R1_FB15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@499043@macro@CAN_F7R1_FB16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F7R1_FB16",
    "location": {
      "column": "10",
      "line": "6763",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F7R1_FB16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@499141@macro@CAN_F7R1_FB17",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F7R1_FB17",
    "location": {
      "column": "10",
      "line": "6764",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F7R1_FB17",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@499239@macro@CAN_F7R1_FB18",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F7R1_FB18",
    "location": {
      "column": "10",
      "line": "6765",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F7R1_FB18",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@499337@macro@CAN_F7R1_FB19",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F7R1_FB19",
    "location": {
      "column": "10",
      "line": "6766",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F7R1_FB19",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@499435@macro@CAN_F7R1_FB20",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F7R1_FB20",
    "location": {
      "column": "10",
      "line": "6767",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F7R1_FB20",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@499533@macro@CAN_F7R1_FB21",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F7R1_FB21",
    "location": {
      "column": "10",
      "line": "6768",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F7R1_FB21",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@499631@macro@CAN_F7R1_FB22",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F7R1_FB22",
    "location": {
      "column": "10",
      "line": "6769",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F7R1_FB22",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@499729@macro@CAN_F7R1_FB23",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F7R1_FB23",
    "location": {
      "column": "10",
      "line": "6770",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F7R1_FB23",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@499827@macro@CAN_F7R1_FB24",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F7R1_FB24",
    "location": {
      "column": "10",
      "line": "6771",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F7R1_FB24",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@499925@macro@CAN_F7R1_FB25",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F7R1_FB25",
    "location": {
      "column": "10",
      "line": "6772",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F7R1_FB25",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@500023@macro@CAN_F7R1_FB26",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F7R1_FB26",
    "location": {
      "column": "10",
      "line": "6773",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F7R1_FB26",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@500121@macro@CAN_F7R1_FB27",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F7R1_FB27",
    "location": {
      "column": "10",
      "line": "6774",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F7R1_FB27",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@500219@macro@CAN_F7R1_FB28",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F7R1_FB28",
    "location": {
      "column": "10",
      "line": "6775",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F7R1_FB28",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@500317@macro@CAN_F7R1_FB29",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F7R1_FB29",
    "location": {
      "column": "10",
      "line": "6776",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F7R1_FB29",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@500415@macro@CAN_F7R1_FB30",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F7R1_FB30",
    "location": {
      "column": "10",
      "line": "6777",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F7R1_FB30",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@500513@macro@CAN_F7R1_FB31",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F7R1_FB31",
    "location": {
      "column": "10",
      "line": "6778",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F7R1_FB31",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@500695@macro@CAN_F8R1_FB0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F8R1_FB0",
    "location": {
      "column": "10",
      "line": "6781",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F8R1_FB0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@500792@macro@CAN_F8R1_FB1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F8R1_FB1",
    "location": {
      "column": "10",
      "line": "6782",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F8R1_FB1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@500889@macro@CAN_F8R1_FB2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F8R1_FB2",
    "location": {
      "column": "10",
      "line": "6783",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F8R1_FB2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@500986@macro@CAN_F8R1_FB3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F8R1_FB3",
    "location": {
      "column": "10",
      "line": "6784",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F8R1_FB3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@501083@macro@CAN_F8R1_FB4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F8R1_FB4",
    "location": {
      "column": "10",
      "line": "6785",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F8R1_FB4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@501180@macro@CAN_F8R1_FB5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F8R1_FB5",
    "location": {
      "column": "10",
      "line": "6786",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F8R1_FB5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@501277@macro@CAN_F8R1_FB6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F8R1_FB6",
    "location": {
      "column": "10",
      "line": "6787",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F8R1_FB6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@501374@macro@CAN_F8R1_FB7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F8R1_FB7",
    "location": {
      "column": "10",
      "line": "6788",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F8R1_FB7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@501471@macro@CAN_F8R1_FB8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F8R1_FB8",
    "location": {
      "column": "10",
      "line": "6789",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F8R1_FB8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@501568@macro@CAN_F8R1_FB9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F8R1_FB9",
    "location": {
      "column": "10",
      "line": "6790",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F8R1_FB9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@501665@macro@CAN_F8R1_FB10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F8R1_FB10",
    "location": {
      "column": "10",
      "line": "6791",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F8R1_FB10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@501763@macro@CAN_F8R1_FB11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F8R1_FB11",
    "location": {
      "column": "10",
      "line": "6792",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F8R1_FB11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@501861@macro@CAN_F8R1_FB12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F8R1_FB12",
    "location": {
      "column": "10",
      "line": "6793",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F8R1_FB12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@501959@macro@CAN_F8R1_FB13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F8R1_FB13",
    "location": {
      "column": "10",
      "line": "6794",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F8R1_FB13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@502057@macro@CAN_F8R1_FB14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F8R1_FB14",
    "location": {
      "column": "10",
      "line": "6795",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F8R1_FB14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@502155@macro@CAN_F8R1_FB15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F8R1_FB15",
    "location": {
      "column": "10",
      "line": "6796",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F8R1_FB15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@502253@macro@CAN_F8R1_FB16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F8R1_FB16",
    "location": {
      "column": "10",
      "line": "6797",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F8R1_FB16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@502351@macro@CAN_F8R1_FB17",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F8R1_FB17",
    "location": {
      "column": "10",
      "line": "6798",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F8R1_FB17",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@502449@macro@CAN_F8R1_FB18",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F8R1_FB18",
    "location": {
      "column": "10",
      "line": "6799",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F8R1_FB18",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@502547@macro@CAN_F8R1_FB19",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F8R1_FB19",
    "location": {
      "column": "10",
      "line": "6800",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F8R1_FB19",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@502645@macro@CAN_F8R1_FB20",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F8R1_FB20",
    "location": {
      "column": "10",
      "line": "6801",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F8R1_FB20",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@502743@macro@CAN_F8R1_FB21",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F8R1_FB21",
    "location": {
      "column": "10",
      "line": "6802",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F8R1_FB21",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@502841@macro@CAN_F8R1_FB22",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F8R1_FB22",
    "location": {
      "column": "10",
      "line": "6803",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F8R1_FB22",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@502939@macro@CAN_F8R1_FB23",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F8R1_FB23",
    "location": {
      "column": "10",
      "line": "6804",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F8R1_FB23",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@503037@macro@CAN_F8R1_FB24",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F8R1_FB24",
    "location": {
      "column": "10",
      "line": "6805",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F8R1_FB24",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@503135@macro@CAN_F8R1_FB25",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F8R1_FB25",
    "location": {
      "column": "10",
      "line": "6806",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F8R1_FB25",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@503233@macro@CAN_F8R1_FB26",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F8R1_FB26",
    "location": {
      "column": "10",
      "line": "6807",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F8R1_FB26",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@503331@macro@CAN_F8R1_FB27",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F8R1_FB27",
    "location": {
      "column": "10",
      "line": "6808",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F8R1_FB27",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@503429@macro@CAN_F8R1_FB28",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F8R1_FB28",
    "location": {
      "column": "10",
      "line": "6809",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F8R1_FB28",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@503527@macro@CAN_F8R1_FB29",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F8R1_FB29",
    "location": {
      "column": "10",
      "line": "6810",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F8R1_FB29",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@503625@macro@CAN_F8R1_FB30",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F8R1_FB30",
    "location": {
      "column": "10",
      "line": "6811",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F8R1_FB30",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@503723@macro@CAN_F8R1_FB31",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F8R1_FB31",
    "location": {
      "column": "10",
      "line": "6812",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F8R1_FB31",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@503905@macro@CAN_F9R1_FB0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F9R1_FB0",
    "location": {
      "column": "10",
      "line": "6815",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F9R1_FB0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@504002@macro@CAN_F9R1_FB1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F9R1_FB1",
    "location": {
      "column": "10",
      "line": "6816",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F9R1_FB1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@504099@macro@CAN_F9R1_FB2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F9R1_FB2",
    "location": {
      "column": "10",
      "line": "6817",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F9R1_FB2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@504196@macro@CAN_F9R1_FB3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F9R1_FB3",
    "location": {
      "column": "10",
      "line": "6818",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F9R1_FB3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@504293@macro@CAN_F9R1_FB4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F9R1_FB4",
    "location": {
      "column": "10",
      "line": "6819",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F9R1_FB4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@504390@macro@CAN_F9R1_FB5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F9R1_FB5",
    "location": {
      "column": "10",
      "line": "6820",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F9R1_FB5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@504487@macro@CAN_F9R1_FB6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F9R1_FB6",
    "location": {
      "column": "10",
      "line": "6821",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F9R1_FB6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@504584@macro@CAN_F9R1_FB7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F9R1_FB7",
    "location": {
      "column": "10",
      "line": "6822",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F9R1_FB7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@504681@macro@CAN_F9R1_FB8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F9R1_FB8",
    "location": {
      "column": "10",
      "line": "6823",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F9R1_FB8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@504778@macro@CAN_F9R1_FB9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F9R1_FB9",
    "location": {
      "column": "10",
      "line": "6824",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F9R1_FB9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@504875@macro@CAN_F9R1_FB10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F9R1_FB10",
    "location": {
      "column": "10",
      "line": "6825",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F9R1_FB10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@504973@macro@CAN_F9R1_FB11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F9R1_FB11",
    "location": {
      "column": "10",
      "line": "6826",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F9R1_FB11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@505071@macro@CAN_F9R1_FB12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F9R1_FB12",
    "location": {
      "column": "10",
      "line": "6827",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F9R1_FB12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@505169@macro@CAN_F9R1_FB13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F9R1_FB13",
    "location": {
      "column": "10",
      "line": "6828",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F9R1_FB13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@505267@macro@CAN_F9R1_FB14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F9R1_FB14",
    "location": {
      "column": "10",
      "line": "6829",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F9R1_FB14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@505365@macro@CAN_F9R1_FB15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F9R1_FB15",
    "location": {
      "column": "10",
      "line": "6830",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F9R1_FB15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@505463@macro@CAN_F9R1_FB16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F9R1_FB16",
    "location": {
      "column": "10",
      "line": "6831",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F9R1_FB16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@505561@macro@CAN_F9R1_FB17",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F9R1_FB17",
    "location": {
      "column": "10",
      "line": "6832",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F9R1_FB17",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@505659@macro@CAN_F9R1_FB18",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F9R1_FB18",
    "location": {
      "column": "10",
      "line": "6833",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F9R1_FB18",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@505757@macro@CAN_F9R1_FB19",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F9R1_FB19",
    "location": {
      "column": "10",
      "line": "6834",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F9R1_FB19",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@505855@macro@CAN_F9R1_FB20",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F9R1_FB20",
    "location": {
      "column": "10",
      "line": "6835",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F9R1_FB20",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@505953@macro@CAN_F9R1_FB21",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F9R1_FB21",
    "location": {
      "column": "10",
      "line": "6836",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F9R1_FB21",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@506051@macro@CAN_F9R1_FB22",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F9R1_FB22",
    "location": {
      "column": "10",
      "line": "6837",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F9R1_FB22",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@506149@macro@CAN_F9R1_FB23",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F9R1_FB23",
    "location": {
      "column": "10",
      "line": "6838",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F9R1_FB23",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@506247@macro@CAN_F9R1_FB24",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F9R1_FB24",
    "location": {
      "column": "10",
      "line": "6839",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F9R1_FB24",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@506345@macro@CAN_F9R1_FB25",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F9R1_FB25",
    "location": {
      "column": "10",
      "line": "6840",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F9R1_FB25",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@506443@macro@CAN_F9R1_FB26",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F9R1_FB26",
    "location": {
      "column": "10",
      "line": "6841",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F9R1_FB26",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@506541@macro@CAN_F9R1_FB27",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F9R1_FB27",
    "location": {
      "column": "10",
      "line": "6842",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F9R1_FB27",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@506639@macro@CAN_F9R1_FB28",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F9R1_FB28",
    "location": {
      "column": "10",
      "line": "6843",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F9R1_FB28",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@506737@macro@CAN_F9R1_FB29",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F9R1_FB29",
    "location": {
      "column": "10",
      "line": "6844",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F9R1_FB29",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@506835@macro@CAN_F9R1_FB30",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F9R1_FB30",
    "location": {
      "column": "10",
      "line": "6845",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F9R1_FB30",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@506933@macro@CAN_F9R1_FB31",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F9R1_FB31",
    "location": {
      "column": "10",
      "line": "6846",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F9R1_FB31",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@507115@macro@CAN_F10R1_FB0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F10R1_FB0",
    "location": {
      "column": "10",
      "line": "6849",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F10R1_FB0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@507212@macro@CAN_F10R1_FB1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F10R1_FB1",
    "location": {
      "column": "10",
      "line": "6850",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F10R1_FB1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@507309@macro@CAN_F10R1_FB2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F10R1_FB2",
    "location": {
      "column": "10",
      "line": "6851",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F10R1_FB2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@507406@macro@CAN_F10R1_FB3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F10R1_FB3",
    "location": {
      "column": "10",
      "line": "6852",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F10R1_FB3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@507503@macro@CAN_F10R1_FB4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F10R1_FB4",
    "location": {
      "column": "10",
      "line": "6853",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F10R1_FB4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@507600@macro@CAN_F10R1_FB5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F10R1_FB5",
    "location": {
      "column": "10",
      "line": "6854",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F10R1_FB5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@507697@macro@CAN_F10R1_FB6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F10R1_FB6",
    "location": {
      "column": "10",
      "line": "6855",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F10R1_FB6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@507794@macro@CAN_F10R1_FB7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F10R1_FB7",
    "location": {
      "column": "10",
      "line": "6856",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F10R1_FB7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@507891@macro@CAN_F10R1_FB8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F10R1_FB8",
    "location": {
      "column": "10",
      "line": "6857",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F10R1_FB8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@507988@macro@CAN_F10R1_FB9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F10R1_FB9",
    "location": {
      "column": "10",
      "line": "6858",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F10R1_FB9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@508085@macro@CAN_F10R1_FB10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F10R1_FB10",
    "location": {
      "column": "10",
      "line": "6859",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F10R1_FB10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@508183@macro@CAN_F10R1_FB11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F10R1_FB11",
    "location": {
      "column": "10",
      "line": "6860",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F10R1_FB11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@508281@macro@CAN_F10R1_FB12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F10R1_FB12",
    "location": {
      "column": "10",
      "line": "6861",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F10R1_FB12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@508379@macro@CAN_F10R1_FB13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F10R1_FB13",
    "location": {
      "column": "10",
      "line": "6862",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F10R1_FB13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@508477@macro@CAN_F10R1_FB14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F10R1_FB14",
    "location": {
      "column": "10",
      "line": "6863",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F10R1_FB14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@508575@macro@CAN_F10R1_FB15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F10R1_FB15",
    "location": {
      "column": "10",
      "line": "6864",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F10R1_FB15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@508673@macro@CAN_F10R1_FB16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F10R1_FB16",
    "location": {
      "column": "10",
      "line": "6865",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F10R1_FB16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@508771@macro@CAN_F10R1_FB17",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F10R1_FB17",
    "location": {
      "column": "10",
      "line": "6866",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F10R1_FB17",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@508869@macro@CAN_F10R1_FB18",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F10R1_FB18",
    "location": {
      "column": "10",
      "line": "6867",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F10R1_FB18",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@508967@macro@CAN_F10R1_FB19",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F10R1_FB19",
    "location": {
      "column": "10",
      "line": "6868",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F10R1_FB19",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@509065@macro@CAN_F10R1_FB20",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F10R1_FB20",
    "location": {
      "column": "10",
      "line": "6869",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F10R1_FB20",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@509163@macro@CAN_F10R1_FB21",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F10R1_FB21",
    "location": {
      "column": "10",
      "line": "6870",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F10R1_FB21",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@509261@macro@CAN_F10R1_FB22",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F10R1_FB22",
    "location": {
      "column": "10",
      "line": "6871",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F10R1_FB22",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@509359@macro@CAN_F10R1_FB23",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F10R1_FB23",
    "location": {
      "column": "10",
      "line": "6872",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F10R1_FB23",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@509457@macro@CAN_F10R1_FB24",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F10R1_FB24",
    "location": {
      "column": "10",
      "line": "6873",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F10R1_FB24",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@509555@macro@CAN_F10R1_FB25",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F10R1_FB25",
    "location": {
      "column": "10",
      "line": "6874",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F10R1_FB25",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@509653@macro@CAN_F10R1_FB26",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F10R1_FB26",
    "location": {
      "column": "10",
      "line": "6875",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F10R1_FB26",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@509751@macro@CAN_F10R1_FB27",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F10R1_FB27",
    "location": {
      "column": "10",
      "line": "6876",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F10R1_FB27",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@509849@macro@CAN_F10R1_FB28",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F10R1_FB28",
    "location": {
      "column": "10",
      "line": "6877",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F10R1_FB28",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@509947@macro@CAN_F10R1_FB29",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F10R1_FB29",
    "location": {
      "column": "10",
      "line": "6878",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F10R1_FB29",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@510045@macro@CAN_F10R1_FB30",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F10R1_FB30",
    "location": {
      "column": "10",
      "line": "6879",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F10R1_FB30",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@510143@macro@CAN_F10R1_FB31",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F10R1_FB31",
    "location": {
      "column": "10",
      "line": "6880",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F10R1_FB31",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@510325@macro@CAN_F11R1_FB0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F11R1_FB0",
    "location": {
      "column": "10",
      "line": "6883",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F11R1_FB0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@510422@macro@CAN_F11R1_FB1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F11R1_FB1",
    "location": {
      "column": "10",
      "line": "6884",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F11R1_FB1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@510519@macro@CAN_F11R1_FB2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F11R1_FB2",
    "location": {
      "column": "10",
      "line": "6885",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F11R1_FB2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@510616@macro@CAN_F11R1_FB3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F11R1_FB3",
    "location": {
      "column": "10",
      "line": "6886",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F11R1_FB3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@510713@macro@CAN_F11R1_FB4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F11R1_FB4",
    "location": {
      "column": "10",
      "line": "6887",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F11R1_FB4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@510810@macro@CAN_F11R1_FB5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F11R1_FB5",
    "location": {
      "column": "10",
      "line": "6888",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F11R1_FB5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@510907@macro@CAN_F11R1_FB6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F11R1_FB6",
    "location": {
      "column": "10",
      "line": "6889",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F11R1_FB6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@511004@macro@CAN_F11R1_FB7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F11R1_FB7",
    "location": {
      "column": "10",
      "line": "6890",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F11R1_FB7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@511101@macro@CAN_F11R1_FB8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F11R1_FB8",
    "location": {
      "column": "10",
      "line": "6891",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F11R1_FB8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@511198@macro@CAN_F11R1_FB9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F11R1_FB9",
    "location": {
      "column": "10",
      "line": "6892",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F11R1_FB9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@511295@macro@CAN_F11R1_FB10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F11R1_FB10",
    "location": {
      "column": "10",
      "line": "6893",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F11R1_FB10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@511393@macro@CAN_F11R1_FB11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F11R1_FB11",
    "location": {
      "column": "10",
      "line": "6894",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F11R1_FB11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@511491@macro@CAN_F11R1_FB12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F11R1_FB12",
    "location": {
      "column": "10",
      "line": "6895",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F11R1_FB12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@511589@macro@CAN_F11R1_FB13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F11R1_FB13",
    "location": {
      "column": "10",
      "line": "6896",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F11R1_FB13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@511687@macro@CAN_F11R1_FB14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F11R1_FB14",
    "location": {
      "column": "10",
      "line": "6897",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F11R1_FB14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@511785@macro@CAN_F11R1_FB15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F11R1_FB15",
    "location": {
      "column": "10",
      "line": "6898",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F11R1_FB15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@511883@macro@CAN_F11R1_FB16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F11R1_FB16",
    "location": {
      "column": "10",
      "line": "6899",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F11R1_FB16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@511981@macro@CAN_F11R1_FB17",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F11R1_FB17",
    "location": {
      "column": "10",
      "line": "6900",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F11R1_FB17",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@512079@macro@CAN_F11R1_FB18",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F11R1_FB18",
    "location": {
      "column": "10",
      "line": "6901",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F11R1_FB18",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@512177@macro@CAN_F11R1_FB19",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F11R1_FB19",
    "location": {
      "column": "10",
      "line": "6902",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F11R1_FB19",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@512275@macro@CAN_F11R1_FB20",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F11R1_FB20",
    "location": {
      "column": "10",
      "line": "6903",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F11R1_FB20",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@512373@macro@CAN_F11R1_FB21",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F11R1_FB21",
    "location": {
      "column": "10",
      "line": "6904",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F11R1_FB21",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@512471@macro@CAN_F11R1_FB22",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F11R1_FB22",
    "location": {
      "column": "10",
      "line": "6905",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F11R1_FB22",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@512569@macro@CAN_F11R1_FB23",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F11R1_FB23",
    "location": {
      "column": "10",
      "line": "6906",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F11R1_FB23",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@512667@macro@CAN_F11R1_FB24",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F11R1_FB24",
    "location": {
      "column": "10",
      "line": "6907",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F11R1_FB24",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@512765@macro@CAN_F11R1_FB25",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F11R1_FB25",
    "location": {
      "column": "10",
      "line": "6908",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F11R1_FB25",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@512863@macro@CAN_F11R1_FB26",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F11R1_FB26",
    "location": {
      "column": "10",
      "line": "6909",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F11R1_FB26",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@512961@macro@CAN_F11R1_FB27",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F11R1_FB27",
    "location": {
      "column": "10",
      "line": "6910",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F11R1_FB27",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@513059@macro@CAN_F11R1_FB28",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F11R1_FB28",
    "location": {
      "column": "10",
      "line": "6911",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F11R1_FB28",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@513157@macro@CAN_F11R1_FB29",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F11R1_FB29",
    "location": {
      "column": "10",
      "line": "6912",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F11R1_FB29",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@513255@macro@CAN_F11R1_FB30",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F11R1_FB30",
    "location": {
      "column": "10",
      "line": "6913",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F11R1_FB30",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@513353@macro@CAN_F11R1_FB31",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F11R1_FB31",
    "location": {
      "column": "10",
      "line": "6914",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F11R1_FB31",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@513535@macro@CAN_F12R1_FB0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F12R1_FB0",
    "location": {
      "column": "10",
      "line": "6917",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F12R1_FB0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@513632@macro@CAN_F12R1_FB1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F12R1_FB1",
    "location": {
      "column": "10",
      "line": "6918",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F12R1_FB1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@513729@macro@CAN_F12R1_FB2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F12R1_FB2",
    "location": {
      "column": "10",
      "line": "6919",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F12R1_FB2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@513826@macro@CAN_F12R1_FB3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F12R1_FB3",
    "location": {
      "column": "10",
      "line": "6920",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F12R1_FB3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@513923@macro@CAN_F12R1_FB4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F12R1_FB4",
    "location": {
      "column": "10",
      "line": "6921",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F12R1_FB4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@514020@macro@CAN_F12R1_FB5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F12R1_FB5",
    "location": {
      "column": "10",
      "line": "6922",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F12R1_FB5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@514117@macro@CAN_F12R1_FB6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F12R1_FB6",
    "location": {
      "column": "10",
      "line": "6923",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F12R1_FB6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@514214@macro@CAN_F12R1_FB7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F12R1_FB7",
    "location": {
      "column": "10",
      "line": "6924",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F12R1_FB7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@514311@macro@CAN_F12R1_FB8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F12R1_FB8",
    "location": {
      "column": "10",
      "line": "6925",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F12R1_FB8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@514408@macro@CAN_F12R1_FB9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F12R1_FB9",
    "location": {
      "column": "10",
      "line": "6926",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F12R1_FB9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@514505@macro@CAN_F12R1_FB10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F12R1_FB10",
    "location": {
      "column": "10",
      "line": "6927",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F12R1_FB10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@514603@macro@CAN_F12R1_FB11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F12R1_FB11",
    "location": {
      "column": "10",
      "line": "6928",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F12R1_FB11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@514701@macro@CAN_F12R1_FB12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F12R1_FB12",
    "location": {
      "column": "10",
      "line": "6929",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F12R1_FB12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@514799@macro@CAN_F12R1_FB13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F12R1_FB13",
    "location": {
      "column": "10",
      "line": "6930",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F12R1_FB13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@514897@macro@CAN_F12R1_FB14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F12R1_FB14",
    "location": {
      "column": "10",
      "line": "6931",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F12R1_FB14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@514995@macro@CAN_F12R1_FB15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F12R1_FB15",
    "location": {
      "column": "10",
      "line": "6932",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F12R1_FB15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@515093@macro@CAN_F12R1_FB16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F12R1_FB16",
    "location": {
      "column": "10",
      "line": "6933",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F12R1_FB16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@515191@macro@CAN_F12R1_FB17",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F12R1_FB17",
    "location": {
      "column": "10",
      "line": "6934",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F12R1_FB17",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@515289@macro@CAN_F12R1_FB18",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F12R1_FB18",
    "location": {
      "column": "10",
      "line": "6935",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F12R1_FB18",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@515387@macro@CAN_F12R1_FB19",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F12R1_FB19",
    "location": {
      "column": "10",
      "line": "6936",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F12R1_FB19",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@515485@macro@CAN_F12R1_FB20",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F12R1_FB20",
    "location": {
      "column": "10",
      "line": "6937",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F12R1_FB20",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@515583@macro@CAN_F12R1_FB21",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F12R1_FB21",
    "location": {
      "column": "10",
      "line": "6938",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F12R1_FB21",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@515681@macro@CAN_F12R1_FB22",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F12R1_FB22",
    "location": {
      "column": "10",
      "line": "6939",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F12R1_FB22",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@515779@macro@CAN_F12R1_FB23",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F12R1_FB23",
    "location": {
      "column": "10",
      "line": "6940",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F12R1_FB23",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@515877@macro@CAN_F12R1_FB24",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F12R1_FB24",
    "location": {
      "column": "10",
      "line": "6941",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F12R1_FB24",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@515975@macro@CAN_F12R1_FB25",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F12R1_FB25",
    "location": {
      "column": "10",
      "line": "6942",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F12R1_FB25",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@516073@macro@CAN_F12R1_FB26",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F12R1_FB26",
    "location": {
      "column": "10",
      "line": "6943",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F12R1_FB26",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@516171@macro@CAN_F12R1_FB27",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F12R1_FB27",
    "location": {
      "column": "10",
      "line": "6944",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F12R1_FB27",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@516269@macro@CAN_F12R1_FB28",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F12R1_FB28",
    "location": {
      "column": "10",
      "line": "6945",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F12R1_FB28",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@516367@macro@CAN_F12R1_FB29",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F12R1_FB29",
    "location": {
      "column": "10",
      "line": "6946",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F12R1_FB29",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@516465@macro@CAN_F12R1_FB30",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F12R1_FB30",
    "location": {
      "column": "10",
      "line": "6947",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F12R1_FB30",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@516563@macro@CAN_F12R1_FB31",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F12R1_FB31",
    "location": {
      "column": "10",
      "line": "6948",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F12R1_FB31",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@516745@macro@CAN_F13R1_FB0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F13R1_FB0",
    "location": {
      "column": "10",
      "line": "6951",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F13R1_FB0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@516842@macro@CAN_F13R1_FB1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F13R1_FB1",
    "location": {
      "column": "10",
      "line": "6952",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F13R1_FB1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@516939@macro@CAN_F13R1_FB2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F13R1_FB2",
    "location": {
      "column": "10",
      "line": "6953",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F13R1_FB2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@517036@macro@CAN_F13R1_FB3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F13R1_FB3",
    "location": {
      "column": "10",
      "line": "6954",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F13R1_FB3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@517133@macro@CAN_F13R1_FB4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F13R1_FB4",
    "location": {
      "column": "10",
      "line": "6955",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F13R1_FB4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@517230@macro@CAN_F13R1_FB5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F13R1_FB5",
    "location": {
      "column": "10",
      "line": "6956",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F13R1_FB5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@517327@macro@CAN_F13R1_FB6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F13R1_FB6",
    "location": {
      "column": "10",
      "line": "6957",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F13R1_FB6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@517424@macro@CAN_F13R1_FB7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F13R1_FB7",
    "location": {
      "column": "10",
      "line": "6958",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F13R1_FB7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@517521@macro@CAN_F13R1_FB8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F13R1_FB8",
    "location": {
      "column": "10",
      "line": "6959",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F13R1_FB8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@517618@macro@CAN_F13R1_FB9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F13R1_FB9",
    "location": {
      "column": "10",
      "line": "6960",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F13R1_FB9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@517715@macro@CAN_F13R1_FB10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F13R1_FB10",
    "location": {
      "column": "10",
      "line": "6961",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F13R1_FB10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@517813@macro@CAN_F13R1_FB11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F13R1_FB11",
    "location": {
      "column": "10",
      "line": "6962",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F13R1_FB11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@517911@macro@CAN_F13R1_FB12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F13R1_FB12",
    "location": {
      "column": "10",
      "line": "6963",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F13R1_FB12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@518009@macro@CAN_F13R1_FB13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F13R1_FB13",
    "location": {
      "column": "10",
      "line": "6964",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F13R1_FB13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@518107@macro@CAN_F13R1_FB14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F13R1_FB14",
    "location": {
      "column": "10",
      "line": "6965",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F13R1_FB14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@518205@macro@CAN_F13R1_FB15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F13R1_FB15",
    "location": {
      "column": "10",
      "line": "6966",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F13R1_FB15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@518303@macro@CAN_F13R1_FB16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F13R1_FB16",
    "location": {
      "column": "10",
      "line": "6967",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F13R1_FB16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@518401@macro@CAN_F13R1_FB17",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F13R1_FB17",
    "location": {
      "column": "10",
      "line": "6968",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F13R1_FB17",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@518499@macro@CAN_F13R1_FB18",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F13R1_FB18",
    "location": {
      "column": "10",
      "line": "6969",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F13R1_FB18",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@518597@macro@CAN_F13R1_FB19",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F13R1_FB19",
    "location": {
      "column": "10",
      "line": "6970",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F13R1_FB19",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@518695@macro@CAN_F13R1_FB20",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F13R1_FB20",
    "location": {
      "column": "10",
      "line": "6971",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F13R1_FB20",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@518793@macro@CAN_F13R1_FB21",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F13R1_FB21",
    "location": {
      "column": "10",
      "line": "6972",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F13R1_FB21",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@518891@macro@CAN_F13R1_FB22",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F13R1_FB22",
    "location": {
      "column": "10",
      "line": "6973",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F13R1_FB22",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@518989@macro@CAN_F13R1_FB23",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F13R1_FB23",
    "location": {
      "column": "10",
      "line": "6974",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F13R1_FB23",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@519087@macro@CAN_F13R1_FB24",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F13R1_FB24",
    "location": {
      "column": "10",
      "line": "6975",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F13R1_FB24",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@519185@macro@CAN_F13R1_FB25",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F13R1_FB25",
    "location": {
      "column": "10",
      "line": "6976",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F13R1_FB25",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@519283@macro@CAN_F13R1_FB26",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F13R1_FB26",
    "location": {
      "column": "10",
      "line": "6977",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F13R1_FB26",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@519381@macro@CAN_F13R1_FB27",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F13R1_FB27",
    "location": {
      "column": "10",
      "line": "6978",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F13R1_FB27",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@519479@macro@CAN_F13R1_FB28",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F13R1_FB28",
    "location": {
      "column": "10",
      "line": "6979",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F13R1_FB28",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@519577@macro@CAN_F13R1_FB29",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F13R1_FB29",
    "location": {
      "column": "10",
      "line": "6980",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F13R1_FB29",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@519675@macro@CAN_F13R1_FB30",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F13R1_FB30",
    "location": {
      "column": "10",
      "line": "6981",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F13R1_FB30",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@519773@macro@CAN_F13R1_FB31",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F13R1_FB31",
    "location": {
      "column": "10",
      "line": "6982",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F13R1_FB31",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@519955@macro@CAN_F0R2_FB0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F0R2_FB0",
    "location": {
      "column": "10",
      "line": "6985",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F0R2_FB0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@520052@macro@CAN_F0R2_FB1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F0R2_FB1",
    "location": {
      "column": "10",
      "line": "6986",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F0R2_FB1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@520149@macro@CAN_F0R2_FB2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F0R2_FB2",
    "location": {
      "column": "10",
      "line": "6987",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F0R2_FB2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@520246@macro@CAN_F0R2_FB3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F0R2_FB3",
    "location": {
      "column": "10",
      "line": "6988",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F0R2_FB3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@520343@macro@CAN_F0R2_FB4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F0R2_FB4",
    "location": {
      "column": "10",
      "line": "6989",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F0R2_FB4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@520440@macro@CAN_F0R2_FB5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F0R2_FB5",
    "location": {
      "column": "10",
      "line": "6990",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F0R2_FB5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@520537@macro@CAN_F0R2_FB6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F0R2_FB6",
    "location": {
      "column": "10",
      "line": "6991",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F0R2_FB6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@520634@macro@CAN_F0R2_FB7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F0R2_FB7",
    "location": {
      "column": "10",
      "line": "6992",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F0R2_FB7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@520731@macro@CAN_F0R2_FB8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F0R2_FB8",
    "location": {
      "column": "10",
      "line": "6993",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F0R2_FB8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@520828@macro@CAN_F0R2_FB9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F0R2_FB9",
    "location": {
      "column": "10",
      "line": "6994",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F0R2_FB9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@520925@macro@CAN_F0R2_FB10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F0R2_FB10",
    "location": {
      "column": "10",
      "line": "6995",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F0R2_FB10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@521023@macro@CAN_F0R2_FB11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F0R2_FB11",
    "location": {
      "column": "10",
      "line": "6996",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F0R2_FB11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@521121@macro@CAN_F0R2_FB12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F0R2_FB12",
    "location": {
      "column": "10",
      "line": "6997",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F0R2_FB12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@521219@macro@CAN_F0R2_FB13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F0R2_FB13",
    "location": {
      "column": "10",
      "line": "6998",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F0R2_FB13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@521317@macro@CAN_F0R2_FB14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F0R2_FB14",
    "location": {
      "column": "10",
      "line": "6999",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F0R2_FB14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@521415@macro@CAN_F0R2_FB15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F0R2_FB15",
    "location": {
      "column": "10",
      "line": "7000",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F0R2_FB15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@521513@macro@CAN_F0R2_FB16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F0R2_FB16",
    "location": {
      "column": "10",
      "line": "7001",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F0R2_FB16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@521611@macro@CAN_F0R2_FB17",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F0R2_FB17",
    "location": {
      "column": "10",
      "line": "7002",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F0R2_FB17",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@521709@macro@CAN_F0R2_FB18",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F0R2_FB18",
    "location": {
      "column": "10",
      "line": "7003",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F0R2_FB18",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@521807@macro@CAN_F0R2_FB19",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F0R2_FB19",
    "location": {
      "column": "10",
      "line": "7004",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F0R2_FB19",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@521905@macro@CAN_F0R2_FB20",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F0R2_FB20",
    "location": {
      "column": "10",
      "line": "7005",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F0R2_FB20",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@522003@macro@CAN_F0R2_FB21",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F0R2_FB21",
    "location": {
      "column": "10",
      "line": "7006",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F0R2_FB21",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@522101@macro@CAN_F0R2_FB22",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F0R2_FB22",
    "location": {
      "column": "10",
      "line": "7007",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F0R2_FB22",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@522199@macro@CAN_F0R2_FB23",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F0R2_FB23",
    "location": {
      "column": "10",
      "line": "7008",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F0R2_FB23",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@522297@macro@CAN_F0R2_FB24",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F0R2_FB24",
    "location": {
      "column": "10",
      "line": "7009",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F0R2_FB24",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@522395@macro@CAN_F0R2_FB25",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F0R2_FB25",
    "location": {
      "column": "10",
      "line": "7010",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F0R2_FB25",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@522493@macro@CAN_F0R2_FB26",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F0R2_FB26",
    "location": {
      "column": "10",
      "line": "7011",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F0R2_FB26",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@522591@macro@CAN_F0R2_FB27",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F0R2_FB27",
    "location": {
      "column": "10",
      "line": "7012",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F0R2_FB27",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@522689@macro@CAN_F0R2_FB28",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F0R2_FB28",
    "location": {
      "column": "10",
      "line": "7013",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F0R2_FB28",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@522787@macro@CAN_F0R2_FB29",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F0R2_FB29",
    "location": {
      "column": "10",
      "line": "7014",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F0R2_FB29",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@522885@macro@CAN_F0R2_FB30",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F0R2_FB30",
    "location": {
      "column": "10",
      "line": "7015",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F0R2_FB30",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@522983@macro@CAN_F0R2_FB31",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F0R2_FB31",
    "location": {
      "column": "10",
      "line": "7016",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F0R2_FB31",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@523165@macro@CAN_F1R2_FB0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F1R2_FB0",
    "location": {
      "column": "10",
      "line": "7019",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F1R2_FB0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@523262@macro@CAN_F1R2_FB1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F1R2_FB1",
    "location": {
      "column": "10",
      "line": "7020",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F1R2_FB1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@523359@macro@CAN_F1R2_FB2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F1R2_FB2",
    "location": {
      "column": "10",
      "line": "7021",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F1R2_FB2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@523456@macro@CAN_F1R2_FB3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F1R2_FB3",
    "location": {
      "column": "10",
      "line": "7022",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F1R2_FB3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@523553@macro@CAN_F1R2_FB4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F1R2_FB4",
    "location": {
      "column": "10",
      "line": "7023",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F1R2_FB4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@523650@macro@CAN_F1R2_FB5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F1R2_FB5",
    "location": {
      "column": "10",
      "line": "7024",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F1R2_FB5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@523747@macro@CAN_F1R2_FB6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F1R2_FB6",
    "location": {
      "column": "10",
      "line": "7025",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F1R2_FB6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@523844@macro@CAN_F1R2_FB7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F1R2_FB7",
    "location": {
      "column": "10",
      "line": "7026",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F1R2_FB7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@523941@macro@CAN_F1R2_FB8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F1R2_FB8",
    "location": {
      "column": "10",
      "line": "7027",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F1R2_FB8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@524038@macro@CAN_F1R2_FB9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F1R2_FB9",
    "location": {
      "column": "10",
      "line": "7028",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F1R2_FB9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@524135@macro@CAN_F1R2_FB10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F1R2_FB10",
    "location": {
      "column": "10",
      "line": "7029",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F1R2_FB10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@524233@macro@CAN_F1R2_FB11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F1R2_FB11",
    "location": {
      "column": "10",
      "line": "7030",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F1R2_FB11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@524331@macro@CAN_F1R2_FB12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F1R2_FB12",
    "location": {
      "column": "10",
      "line": "7031",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F1R2_FB12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@524429@macro@CAN_F1R2_FB13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F1R2_FB13",
    "location": {
      "column": "10",
      "line": "7032",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F1R2_FB13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@524527@macro@CAN_F1R2_FB14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F1R2_FB14",
    "location": {
      "column": "10",
      "line": "7033",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F1R2_FB14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@524625@macro@CAN_F1R2_FB15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F1R2_FB15",
    "location": {
      "column": "10",
      "line": "7034",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F1R2_FB15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@524723@macro@CAN_F1R2_FB16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F1R2_FB16",
    "location": {
      "column": "10",
      "line": "7035",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F1R2_FB16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@524821@macro@CAN_F1R2_FB17",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F1R2_FB17",
    "location": {
      "column": "10",
      "line": "7036",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F1R2_FB17",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@524919@macro@CAN_F1R2_FB18",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F1R2_FB18",
    "location": {
      "column": "10",
      "line": "7037",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F1R2_FB18",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@525017@macro@CAN_F1R2_FB19",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F1R2_FB19",
    "location": {
      "column": "10",
      "line": "7038",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F1R2_FB19",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@525115@macro@CAN_F1R2_FB20",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F1R2_FB20",
    "location": {
      "column": "10",
      "line": "7039",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F1R2_FB20",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@525213@macro@CAN_F1R2_FB21",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F1R2_FB21",
    "location": {
      "column": "10",
      "line": "7040",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F1R2_FB21",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@525311@macro@CAN_F1R2_FB22",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F1R2_FB22",
    "location": {
      "column": "10",
      "line": "7041",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F1R2_FB22",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@525409@macro@CAN_F1R2_FB23",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F1R2_FB23",
    "location": {
      "column": "10",
      "line": "7042",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F1R2_FB23",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@525507@macro@CAN_F1R2_FB24",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F1R2_FB24",
    "location": {
      "column": "10",
      "line": "7043",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F1R2_FB24",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@525605@macro@CAN_F1R2_FB25",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F1R2_FB25",
    "location": {
      "column": "10",
      "line": "7044",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F1R2_FB25",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@525703@macro@CAN_F1R2_FB26",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F1R2_FB26",
    "location": {
      "column": "10",
      "line": "7045",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F1R2_FB26",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@525801@macro@CAN_F1R2_FB27",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F1R2_FB27",
    "location": {
      "column": "10",
      "line": "7046",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F1R2_FB27",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@525899@macro@CAN_F1R2_FB28",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F1R2_FB28",
    "location": {
      "column": "10",
      "line": "7047",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F1R2_FB28",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@525997@macro@CAN_F1R2_FB29",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F1R2_FB29",
    "location": {
      "column": "10",
      "line": "7048",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F1R2_FB29",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@526095@macro@CAN_F1R2_FB30",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F1R2_FB30",
    "location": {
      "column": "10",
      "line": "7049",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F1R2_FB30",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@526193@macro@CAN_F1R2_FB31",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F1R2_FB31",
    "location": {
      "column": "10",
      "line": "7050",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F1R2_FB31",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@526375@macro@CAN_F2R2_FB0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F2R2_FB0",
    "location": {
      "column": "10",
      "line": "7053",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F2R2_FB0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@526472@macro@CAN_F2R2_FB1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F2R2_FB1",
    "location": {
      "column": "10",
      "line": "7054",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F2R2_FB1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@526569@macro@CAN_F2R2_FB2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F2R2_FB2",
    "location": {
      "column": "10",
      "line": "7055",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F2R2_FB2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@526666@macro@CAN_F2R2_FB3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F2R2_FB3",
    "location": {
      "column": "10",
      "line": "7056",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F2R2_FB3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@526763@macro@CAN_F2R2_FB4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F2R2_FB4",
    "location": {
      "column": "10",
      "line": "7057",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F2R2_FB4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@526860@macro@CAN_F2R2_FB5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F2R2_FB5",
    "location": {
      "column": "10",
      "line": "7058",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F2R2_FB5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@526957@macro@CAN_F2R2_FB6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F2R2_FB6",
    "location": {
      "column": "10",
      "line": "7059",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F2R2_FB6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@527054@macro@CAN_F2R2_FB7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F2R2_FB7",
    "location": {
      "column": "10",
      "line": "7060",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F2R2_FB7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@527151@macro@CAN_F2R2_FB8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F2R2_FB8",
    "location": {
      "column": "10",
      "line": "7061",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F2R2_FB8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@527248@macro@CAN_F2R2_FB9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F2R2_FB9",
    "location": {
      "column": "10",
      "line": "7062",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F2R2_FB9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@527345@macro@CAN_F2R2_FB10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F2R2_FB10",
    "location": {
      "column": "10",
      "line": "7063",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F2R2_FB10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@527443@macro@CAN_F2R2_FB11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F2R2_FB11",
    "location": {
      "column": "10",
      "line": "7064",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F2R2_FB11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@527541@macro@CAN_F2R2_FB12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F2R2_FB12",
    "location": {
      "column": "10",
      "line": "7065",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F2R2_FB12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@527639@macro@CAN_F2R2_FB13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F2R2_FB13",
    "location": {
      "column": "10",
      "line": "7066",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F2R2_FB13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@527737@macro@CAN_F2R2_FB14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F2R2_FB14",
    "location": {
      "column": "10",
      "line": "7067",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F2R2_FB14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@527835@macro@CAN_F2R2_FB15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F2R2_FB15",
    "location": {
      "column": "10",
      "line": "7068",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F2R2_FB15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@527933@macro@CAN_F2R2_FB16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F2R2_FB16",
    "location": {
      "column": "10",
      "line": "7069",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F2R2_FB16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@528031@macro@CAN_F2R2_FB17",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F2R2_FB17",
    "location": {
      "column": "10",
      "line": "7070",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F2R2_FB17",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@528129@macro@CAN_F2R2_FB18",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F2R2_FB18",
    "location": {
      "column": "10",
      "line": "7071",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F2R2_FB18",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@528227@macro@CAN_F2R2_FB19",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F2R2_FB19",
    "location": {
      "column": "10",
      "line": "7072",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F2R2_FB19",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@528325@macro@CAN_F2R2_FB20",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F2R2_FB20",
    "location": {
      "column": "10",
      "line": "7073",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F2R2_FB20",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@528423@macro@CAN_F2R2_FB21",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F2R2_FB21",
    "location": {
      "column": "10",
      "line": "7074",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F2R2_FB21",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@528521@macro@CAN_F2R2_FB22",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F2R2_FB22",
    "location": {
      "column": "10",
      "line": "7075",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F2R2_FB22",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@528619@macro@CAN_F2R2_FB23",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F2R2_FB23",
    "location": {
      "column": "10",
      "line": "7076",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F2R2_FB23",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@528717@macro@CAN_F2R2_FB24",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F2R2_FB24",
    "location": {
      "column": "10",
      "line": "7077",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F2R2_FB24",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@528815@macro@CAN_F2R2_FB25",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F2R2_FB25",
    "location": {
      "column": "10",
      "line": "7078",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F2R2_FB25",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@528913@macro@CAN_F2R2_FB26",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F2R2_FB26",
    "location": {
      "column": "10",
      "line": "7079",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F2R2_FB26",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@529011@macro@CAN_F2R2_FB27",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F2R2_FB27",
    "location": {
      "column": "10",
      "line": "7080",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F2R2_FB27",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@529109@macro@CAN_F2R2_FB28",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F2R2_FB28",
    "location": {
      "column": "10",
      "line": "7081",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F2R2_FB28",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@529207@macro@CAN_F2R2_FB29",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F2R2_FB29",
    "location": {
      "column": "10",
      "line": "7082",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F2R2_FB29",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@529305@macro@CAN_F2R2_FB30",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F2R2_FB30",
    "location": {
      "column": "10",
      "line": "7083",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F2R2_FB30",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@529403@macro@CAN_F2R2_FB31",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F2R2_FB31",
    "location": {
      "column": "10",
      "line": "7084",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F2R2_FB31",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@529585@macro@CAN_F3R2_FB0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F3R2_FB0",
    "location": {
      "column": "10",
      "line": "7087",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F3R2_FB0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@529682@macro@CAN_F3R2_FB1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F3R2_FB1",
    "location": {
      "column": "10",
      "line": "7088",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F3R2_FB1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@529779@macro@CAN_F3R2_FB2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F3R2_FB2",
    "location": {
      "column": "10",
      "line": "7089",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F3R2_FB2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@529876@macro@CAN_F3R2_FB3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F3R2_FB3",
    "location": {
      "column": "10",
      "line": "7090",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F3R2_FB3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@529973@macro@CAN_F3R2_FB4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F3R2_FB4",
    "location": {
      "column": "10",
      "line": "7091",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F3R2_FB4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@530070@macro@CAN_F3R2_FB5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F3R2_FB5",
    "location": {
      "column": "10",
      "line": "7092",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F3R2_FB5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@530167@macro@CAN_F3R2_FB6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F3R2_FB6",
    "location": {
      "column": "10",
      "line": "7093",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F3R2_FB6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@530264@macro@CAN_F3R2_FB7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F3R2_FB7",
    "location": {
      "column": "10",
      "line": "7094",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F3R2_FB7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@530361@macro@CAN_F3R2_FB8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F3R2_FB8",
    "location": {
      "column": "10",
      "line": "7095",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F3R2_FB8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@530458@macro@CAN_F3R2_FB9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F3R2_FB9",
    "location": {
      "column": "10",
      "line": "7096",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F3R2_FB9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@530555@macro@CAN_F3R2_FB10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F3R2_FB10",
    "location": {
      "column": "10",
      "line": "7097",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F3R2_FB10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@530653@macro@CAN_F3R2_FB11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F3R2_FB11",
    "location": {
      "column": "10",
      "line": "7098",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F3R2_FB11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@530751@macro@CAN_F3R2_FB12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F3R2_FB12",
    "location": {
      "column": "10",
      "line": "7099",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F3R2_FB12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@530849@macro@CAN_F3R2_FB13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F3R2_FB13",
    "location": {
      "column": "10",
      "line": "7100",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F3R2_FB13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@530947@macro@CAN_F3R2_FB14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F3R2_FB14",
    "location": {
      "column": "10",
      "line": "7101",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F3R2_FB14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@531045@macro@CAN_F3R2_FB15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F3R2_FB15",
    "location": {
      "column": "10",
      "line": "7102",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F3R2_FB15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@531143@macro@CAN_F3R2_FB16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F3R2_FB16",
    "location": {
      "column": "10",
      "line": "7103",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F3R2_FB16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@531241@macro@CAN_F3R2_FB17",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F3R2_FB17",
    "location": {
      "column": "10",
      "line": "7104",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F3R2_FB17",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@531339@macro@CAN_F3R2_FB18",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F3R2_FB18",
    "location": {
      "column": "10",
      "line": "7105",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F3R2_FB18",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@531437@macro@CAN_F3R2_FB19",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F3R2_FB19",
    "location": {
      "column": "10",
      "line": "7106",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F3R2_FB19",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@531535@macro@CAN_F3R2_FB20",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F3R2_FB20",
    "location": {
      "column": "10",
      "line": "7107",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F3R2_FB20",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@531633@macro@CAN_F3R2_FB21",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F3R2_FB21",
    "location": {
      "column": "10",
      "line": "7108",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F3R2_FB21",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@531731@macro@CAN_F3R2_FB22",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F3R2_FB22",
    "location": {
      "column": "10",
      "line": "7109",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F3R2_FB22",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@531829@macro@CAN_F3R2_FB23",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F3R2_FB23",
    "location": {
      "column": "10",
      "line": "7110",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F3R2_FB23",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@531927@macro@CAN_F3R2_FB24",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F3R2_FB24",
    "location": {
      "column": "10",
      "line": "7111",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F3R2_FB24",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@532025@macro@CAN_F3R2_FB25",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F3R2_FB25",
    "location": {
      "column": "10",
      "line": "7112",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F3R2_FB25",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@532123@macro@CAN_F3R2_FB26",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F3R2_FB26",
    "location": {
      "column": "10",
      "line": "7113",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F3R2_FB26",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@532221@macro@CAN_F3R2_FB27",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F3R2_FB27",
    "location": {
      "column": "10",
      "line": "7114",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F3R2_FB27",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@532319@macro@CAN_F3R2_FB28",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F3R2_FB28",
    "location": {
      "column": "10",
      "line": "7115",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F3R2_FB28",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@532417@macro@CAN_F3R2_FB29",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F3R2_FB29",
    "location": {
      "column": "10",
      "line": "7116",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F3R2_FB29",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@532515@macro@CAN_F3R2_FB30",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F3R2_FB30",
    "location": {
      "column": "10",
      "line": "7117",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F3R2_FB30",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@532613@macro@CAN_F3R2_FB31",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F3R2_FB31",
    "location": {
      "column": "10",
      "line": "7118",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F3R2_FB31",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@532795@macro@CAN_F4R2_FB0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F4R2_FB0",
    "location": {
      "column": "10",
      "line": "7121",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F4R2_FB0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@532892@macro@CAN_F4R2_FB1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F4R2_FB1",
    "location": {
      "column": "10",
      "line": "7122",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F4R2_FB1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@532989@macro@CAN_F4R2_FB2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F4R2_FB2",
    "location": {
      "column": "10",
      "line": "7123",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F4R2_FB2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@533086@macro@CAN_F4R2_FB3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F4R2_FB3",
    "location": {
      "column": "10",
      "line": "7124",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F4R2_FB3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@533183@macro@CAN_F4R2_FB4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F4R2_FB4",
    "location": {
      "column": "10",
      "line": "7125",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F4R2_FB4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@533280@macro@CAN_F4R2_FB5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F4R2_FB5",
    "location": {
      "column": "10",
      "line": "7126",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F4R2_FB5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@533377@macro@CAN_F4R2_FB6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F4R2_FB6",
    "location": {
      "column": "10",
      "line": "7127",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F4R2_FB6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@533474@macro@CAN_F4R2_FB7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F4R2_FB7",
    "location": {
      "column": "10",
      "line": "7128",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F4R2_FB7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@533571@macro@CAN_F4R2_FB8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F4R2_FB8",
    "location": {
      "column": "10",
      "line": "7129",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F4R2_FB8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@533668@macro@CAN_F4R2_FB9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F4R2_FB9",
    "location": {
      "column": "10",
      "line": "7130",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F4R2_FB9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@533765@macro@CAN_F4R2_FB10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F4R2_FB10",
    "location": {
      "column": "10",
      "line": "7131",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F4R2_FB10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@533863@macro@CAN_F4R2_FB11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F4R2_FB11",
    "location": {
      "column": "10",
      "line": "7132",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F4R2_FB11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@533961@macro@CAN_F4R2_FB12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F4R2_FB12",
    "location": {
      "column": "10",
      "line": "7133",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F4R2_FB12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@534059@macro@CAN_F4R2_FB13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F4R2_FB13",
    "location": {
      "column": "10",
      "line": "7134",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F4R2_FB13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@534157@macro@CAN_F4R2_FB14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F4R2_FB14",
    "location": {
      "column": "10",
      "line": "7135",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F4R2_FB14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@534255@macro@CAN_F4R2_FB15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F4R2_FB15",
    "location": {
      "column": "10",
      "line": "7136",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F4R2_FB15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@534353@macro@CAN_F4R2_FB16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F4R2_FB16",
    "location": {
      "column": "10",
      "line": "7137",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F4R2_FB16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@534451@macro@CAN_F4R2_FB17",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F4R2_FB17",
    "location": {
      "column": "10",
      "line": "7138",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F4R2_FB17",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@534549@macro@CAN_F4R2_FB18",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F4R2_FB18",
    "location": {
      "column": "10",
      "line": "7139",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F4R2_FB18",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@534647@macro@CAN_F4R2_FB19",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F4R2_FB19",
    "location": {
      "column": "10",
      "line": "7140",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F4R2_FB19",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@534745@macro@CAN_F4R2_FB20",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F4R2_FB20",
    "location": {
      "column": "10",
      "line": "7141",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F4R2_FB20",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@534843@macro@CAN_F4R2_FB21",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F4R2_FB21",
    "location": {
      "column": "10",
      "line": "7142",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F4R2_FB21",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@534941@macro@CAN_F4R2_FB22",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F4R2_FB22",
    "location": {
      "column": "10",
      "line": "7143",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F4R2_FB22",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@535039@macro@CAN_F4R2_FB23",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F4R2_FB23",
    "location": {
      "column": "10",
      "line": "7144",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F4R2_FB23",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@535137@macro@CAN_F4R2_FB24",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F4R2_FB24",
    "location": {
      "column": "10",
      "line": "7145",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F4R2_FB24",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@535235@macro@CAN_F4R2_FB25",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F4R2_FB25",
    "location": {
      "column": "10",
      "line": "7146",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F4R2_FB25",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@535333@macro@CAN_F4R2_FB26",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F4R2_FB26",
    "location": {
      "column": "10",
      "line": "7147",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F4R2_FB26",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@535431@macro@CAN_F4R2_FB27",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F4R2_FB27",
    "location": {
      "column": "10",
      "line": "7148",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F4R2_FB27",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@535529@macro@CAN_F4R2_FB28",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F4R2_FB28",
    "location": {
      "column": "10",
      "line": "7149",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F4R2_FB28",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@535627@macro@CAN_F4R2_FB29",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F4R2_FB29",
    "location": {
      "column": "10",
      "line": "7150",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F4R2_FB29",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@535725@macro@CAN_F4R2_FB30",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F4R2_FB30",
    "location": {
      "column": "10",
      "line": "7151",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F4R2_FB30",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@535823@macro@CAN_F4R2_FB31",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F4R2_FB31",
    "location": {
      "column": "10",
      "line": "7152",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F4R2_FB31",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@536005@macro@CAN_F5R2_FB0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F5R2_FB0",
    "location": {
      "column": "10",
      "line": "7155",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F5R2_FB0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@536102@macro@CAN_F5R2_FB1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F5R2_FB1",
    "location": {
      "column": "10",
      "line": "7156",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F5R2_FB1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@536199@macro@CAN_F5R2_FB2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F5R2_FB2",
    "location": {
      "column": "10",
      "line": "7157",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F5R2_FB2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@536296@macro@CAN_F5R2_FB3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F5R2_FB3",
    "location": {
      "column": "10",
      "line": "7158",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F5R2_FB3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@536393@macro@CAN_F5R2_FB4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F5R2_FB4",
    "location": {
      "column": "10",
      "line": "7159",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F5R2_FB4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@536490@macro@CAN_F5R2_FB5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F5R2_FB5",
    "location": {
      "column": "10",
      "line": "7160",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F5R2_FB5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@536587@macro@CAN_F5R2_FB6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F5R2_FB6",
    "location": {
      "column": "10",
      "line": "7161",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F5R2_FB6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@536684@macro@CAN_F5R2_FB7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F5R2_FB7",
    "location": {
      "column": "10",
      "line": "7162",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F5R2_FB7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@536781@macro@CAN_F5R2_FB8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F5R2_FB8",
    "location": {
      "column": "10",
      "line": "7163",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F5R2_FB8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@536878@macro@CAN_F5R2_FB9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F5R2_FB9",
    "location": {
      "column": "10",
      "line": "7164",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F5R2_FB9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@536975@macro@CAN_F5R2_FB10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F5R2_FB10",
    "location": {
      "column": "10",
      "line": "7165",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F5R2_FB10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@537073@macro@CAN_F5R2_FB11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F5R2_FB11",
    "location": {
      "column": "10",
      "line": "7166",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F5R2_FB11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@537171@macro@CAN_F5R2_FB12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F5R2_FB12",
    "location": {
      "column": "10",
      "line": "7167",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F5R2_FB12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@537269@macro@CAN_F5R2_FB13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F5R2_FB13",
    "location": {
      "column": "10",
      "line": "7168",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F5R2_FB13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@537367@macro@CAN_F5R2_FB14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F5R2_FB14",
    "location": {
      "column": "10",
      "line": "7169",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F5R2_FB14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@537465@macro@CAN_F5R2_FB15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F5R2_FB15",
    "location": {
      "column": "10",
      "line": "7170",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F5R2_FB15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@537563@macro@CAN_F5R2_FB16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F5R2_FB16",
    "location": {
      "column": "10",
      "line": "7171",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F5R2_FB16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@537661@macro@CAN_F5R2_FB17",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F5R2_FB17",
    "location": {
      "column": "10",
      "line": "7172",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F5R2_FB17",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@537759@macro@CAN_F5R2_FB18",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F5R2_FB18",
    "location": {
      "column": "10",
      "line": "7173",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F5R2_FB18",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@537857@macro@CAN_F5R2_FB19",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F5R2_FB19",
    "location": {
      "column": "10",
      "line": "7174",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F5R2_FB19",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@537955@macro@CAN_F5R2_FB20",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F5R2_FB20",
    "location": {
      "column": "10",
      "line": "7175",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F5R2_FB20",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@538053@macro@CAN_F5R2_FB21",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F5R2_FB21",
    "location": {
      "column": "10",
      "line": "7176",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F5R2_FB21",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@538151@macro@CAN_F5R2_FB22",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F5R2_FB22",
    "location": {
      "column": "10",
      "line": "7177",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F5R2_FB22",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@538249@macro@CAN_F5R2_FB23",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F5R2_FB23",
    "location": {
      "column": "10",
      "line": "7178",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F5R2_FB23",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@538347@macro@CAN_F5R2_FB24",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F5R2_FB24",
    "location": {
      "column": "10",
      "line": "7179",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F5R2_FB24",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@538445@macro@CAN_F5R2_FB25",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F5R2_FB25",
    "location": {
      "column": "10",
      "line": "7180",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F5R2_FB25",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@538543@macro@CAN_F5R2_FB26",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F5R2_FB26",
    "location": {
      "column": "10",
      "line": "7181",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F5R2_FB26",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@538641@macro@CAN_F5R2_FB27",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F5R2_FB27",
    "location": {
      "column": "10",
      "line": "7182",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F5R2_FB27",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@538739@macro@CAN_F5R2_FB28",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F5R2_FB28",
    "location": {
      "column": "10",
      "line": "7183",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F5R2_FB28",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@538837@macro@CAN_F5R2_FB29",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F5R2_FB29",
    "location": {
      "column": "10",
      "line": "7184",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F5R2_FB29",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@538935@macro@CAN_F5R2_FB30",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F5R2_FB30",
    "location": {
      "column": "10",
      "line": "7185",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F5R2_FB30",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@539033@macro@CAN_F5R2_FB31",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F5R2_FB31",
    "location": {
      "column": "10",
      "line": "7186",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F5R2_FB31",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@539215@macro@CAN_F6R2_FB0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F6R2_FB0",
    "location": {
      "column": "10",
      "line": "7189",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F6R2_FB0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@539312@macro@CAN_F6R2_FB1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F6R2_FB1",
    "location": {
      "column": "10",
      "line": "7190",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F6R2_FB1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@539409@macro@CAN_F6R2_FB2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F6R2_FB2",
    "location": {
      "column": "10",
      "line": "7191",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F6R2_FB2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@539506@macro@CAN_F6R2_FB3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F6R2_FB3",
    "location": {
      "column": "10",
      "line": "7192",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F6R2_FB3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@539603@macro@CAN_F6R2_FB4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F6R2_FB4",
    "location": {
      "column": "10",
      "line": "7193",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F6R2_FB4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@539700@macro@CAN_F6R2_FB5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F6R2_FB5",
    "location": {
      "column": "10",
      "line": "7194",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F6R2_FB5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@539797@macro@CAN_F6R2_FB6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F6R2_FB6",
    "location": {
      "column": "10",
      "line": "7195",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F6R2_FB6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@539894@macro@CAN_F6R2_FB7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F6R2_FB7",
    "location": {
      "column": "10",
      "line": "7196",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F6R2_FB7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@539991@macro@CAN_F6R2_FB8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F6R2_FB8",
    "location": {
      "column": "10",
      "line": "7197",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F6R2_FB8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@540088@macro@CAN_F6R2_FB9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F6R2_FB9",
    "location": {
      "column": "10",
      "line": "7198",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F6R2_FB9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@540185@macro@CAN_F6R2_FB10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F6R2_FB10",
    "location": {
      "column": "10",
      "line": "7199",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F6R2_FB10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@540283@macro@CAN_F6R2_FB11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F6R2_FB11",
    "location": {
      "column": "10",
      "line": "7200",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F6R2_FB11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@540381@macro@CAN_F6R2_FB12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F6R2_FB12",
    "location": {
      "column": "10",
      "line": "7201",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F6R2_FB12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@540479@macro@CAN_F6R2_FB13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F6R2_FB13",
    "location": {
      "column": "10",
      "line": "7202",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F6R2_FB13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@540577@macro@CAN_F6R2_FB14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F6R2_FB14",
    "location": {
      "column": "10",
      "line": "7203",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F6R2_FB14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@540675@macro@CAN_F6R2_FB15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F6R2_FB15",
    "location": {
      "column": "10",
      "line": "7204",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F6R2_FB15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@540773@macro@CAN_F6R2_FB16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F6R2_FB16",
    "location": {
      "column": "10",
      "line": "7205",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F6R2_FB16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@540871@macro@CAN_F6R2_FB17",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F6R2_FB17",
    "location": {
      "column": "10",
      "line": "7206",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F6R2_FB17",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@540969@macro@CAN_F6R2_FB18",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F6R2_FB18",
    "location": {
      "column": "10",
      "line": "7207",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F6R2_FB18",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@541067@macro@CAN_F6R2_FB19",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F6R2_FB19",
    "location": {
      "column": "10",
      "line": "7208",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F6R2_FB19",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@541165@macro@CAN_F6R2_FB20",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F6R2_FB20",
    "location": {
      "column": "10",
      "line": "7209",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F6R2_FB20",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@541263@macro@CAN_F6R2_FB21",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F6R2_FB21",
    "location": {
      "column": "10",
      "line": "7210",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F6R2_FB21",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@541361@macro@CAN_F6R2_FB22",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F6R2_FB22",
    "location": {
      "column": "10",
      "line": "7211",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F6R2_FB22",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@541459@macro@CAN_F6R2_FB23",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F6R2_FB23",
    "location": {
      "column": "10",
      "line": "7212",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F6R2_FB23",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@541557@macro@CAN_F6R2_FB24",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F6R2_FB24",
    "location": {
      "column": "10",
      "line": "7213",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F6R2_FB24",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@541655@macro@CAN_F6R2_FB25",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F6R2_FB25",
    "location": {
      "column": "10",
      "line": "7214",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F6R2_FB25",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@541753@macro@CAN_F6R2_FB26",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F6R2_FB26",
    "location": {
      "column": "10",
      "line": "7215",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F6R2_FB26",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@541851@macro@CAN_F6R2_FB27",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F6R2_FB27",
    "location": {
      "column": "10",
      "line": "7216",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F6R2_FB27",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@541949@macro@CAN_F6R2_FB28",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F6R2_FB28",
    "location": {
      "column": "10",
      "line": "7217",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F6R2_FB28",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@542047@macro@CAN_F6R2_FB29",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F6R2_FB29",
    "location": {
      "column": "10",
      "line": "7218",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F6R2_FB29",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@542145@macro@CAN_F6R2_FB30",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F6R2_FB30",
    "location": {
      "column": "10",
      "line": "7219",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F6R2_FB30",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@542243@macro@CAN_F6R2_FB31",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F6R2_FB31",
    "location": {
      "column": "10",
      "line": "7220",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F6R2_FB31",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@542425@macro@CAN_F7R2_FB0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F7R2_FB0",
    "location": {
      "column": "10",
      "line": "7223",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F7R2_FB0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@542522@macro@CAN_F7R2_FB1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F7R2_FB1",
    "location": {
      "column": "10",
      "line": "7224",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F7R2_FB1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@542619@macro@CAN_F7R2_FB2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F7R2_FB2",
    "location": {
      "column": "10",
      "line": "7225",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F7R2_FB2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@542716@macro@CAN_F7R2_FB3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F7R2_FB3",
    "location": {
      "column": "10",
      "line": "7226",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F7R2_FB3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@542813@macro@CAN_F7R2_FB4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F7R2_FB4",
    "location": {
      "column": "10",
      "line": "7227",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F7R2_FB4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@542910@macro@CAN_F7R2_FB5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F7R2_FB5",
    "location": {
      "column": "10",
      "line": "7228",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F7R2_FB5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@543007@macro@CAN_F7R2_FB6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F7R2_FB6",
    "location": {
      "column": "10",
      "line": "7229",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F7R2_FB6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@543104@macro@CAN_F7R2_FB7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F7R2_FB7",
    "location": {
      "column": "10",
      "line": "7230",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F7R2_FB7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@543201@macro@CAN_F7R2_FB8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F7R2_FB8",
    "location": {
      "column": "10",
      "line": "7231",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F7R2_FB8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@543298@macro@CAN_F7R2_FB9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F7R2_FB9",
    "location": {
      "column": "10",
      "line": "7232",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F7R2_FB9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@543395@macro@CAN_F7R2_FB10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F7R2_FB10",
    "location": {
      "column": "10",
      "line": "7233",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F7R2_FB10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@543493@macro@CAN_F7R2_FB11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F7R2_FB11",
    "location": {
      "column": "10",
      "line": "7234",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F7R2_FB11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@543591@macro@CAN_F7R2_FB12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F7R2_FB12",
    "location": {
      "column": "10",
      "line": "7235",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F7R2_FB12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@543689@macro@CAN_F7R2_FB13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F7R2_FB13",
    "location": {
      "column": "10",
      "line": "7236",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F7R2_FB13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@543787@macro@CAN_F7R2_FB14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F7R2_FB14",
    "location": {
      "column": "10",
      "line": "7237",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F7R2_FB14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@543885@macro@CAN_F7R2_FB15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F7R2_FB15",
    "location": {
      "column": "10",
      "line": "7238",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F7R2_FB15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@543983@macro@CAN_F7R2_FB16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F7R2_FB16",
    "location": {
      "column": "10",
      "line": "7239",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F7R2_FB16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@544081@macro@CAN_F7R2_FB17",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F7R2_FB17",
    "location": {
      "column": "10",
      "line": "7240",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F7R2_FB17",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@544179@macro@CAN_F7R2_FB18",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F7R2_FB18",
    "location": {
      "column": "10",
      "line": "7241",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F7R2_FB18",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@544277@macro@CAN_F7R2_FB19",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F7R2_FB19",
    "location": {
      "column": "10",
      "line": "7242",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F7R2_FB19",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@544375@macro@CAN_F7R2_FB20",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F7R2_FB20",
    "location": {
      "column": "10",
      "line": "7243",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F7R2_FB20",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@544473@macro@CAN_F7R2_FB21",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F7R2_FB21",
    "location": {
      "column": "10",
      "line": "7244",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F7R2_FB21",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@544571@macro@CAN_F7R2_FB22",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F7R2_FB22",
    "location": {
      "column": "10",
      "line": "7245",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F7R2_FB22",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@544669@macro@CAN_F7R2_FB23",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F7R2_FB23",
    "location": {
      "column": "10",
      "line": "7246",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F7R2_FB23",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@544767@macro@CAN_F7R2_FB24",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F7R2_FB24",
    "location": {
      "column": "10",
      "line": "7247",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F7R2_FB24",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@544865@macro@CAN_F7R2_FB25",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F7R2_FB25",
    "location": {
      "column": "10",
      "line": "7248",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F7R2_FB25",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@544963@macro@CAN_F7R2_FB26",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F7R2_FB26",
    "location": {
      "column": "10",
      "line": "7249",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F7R2_FB26",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@545061@macro@CAN_F7R2_FB27",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F7R2_FB27",
    "location": {
      "column": "10",
      "line": "7250",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F7R2_FB27",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@545159@macro@CAN_F7R2_FB28",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F7R2_FB28",
    "location": {
      "column": "10",
      "line": "7251",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F7R2_FB28",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@545257@macro@CAN_F7R2_FB29",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F7R2_FB29",
    "location": {
      "column": "10",
      "line": "7252",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F7R2_FB29",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@545355@macro@CAN_F7R2_FB30",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F7R2_FB30",
    "location": {
      "column": "10",
      "line": "7253",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F7R2_FB30",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@545453@macro@CAN_F7R2_FB31",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F7R2_FB31",
    "location": {
      "column": "10",
      "line": "7254",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F7R2_FB31",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@545635@macro@CAN_F8R2_FB0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F8R2_FB0",
    "location": {
      "column": "10",
      "line": "7257",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F8R2_FB0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@545732@macro@CAN_F8R2_FB1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F8R2_FB1",
    "location": {
      "column": "10",
      "line": "7258",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F8R2_FB1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@545829@macro@CAN_F8R2_FB2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F8R2_FB2",
    "location": {
      "column": "10",
      "line": "7259",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F8R2_FB2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@545926@macro@CAN_F8R2_FB3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F8R2_FB3",
    "location": {
      "column": "10",
      "line": "7260",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F8R2_FB3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@546023@macro@CAN_F8R2_FB4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F8R2_FB4",
    "location": {
      "column": "10",
      "line": "7261",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F8R2_FB4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@546120@macro@CAN_F8R2_FB5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F8R2_FB5",
    "location": {
      "column": "10",
      "line": "7262",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F8R2_FB5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@546217@macro@CAN_F8R2_FB6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F8R2_FB6",
    "location": {
      "column": "10",
      "line": "7263",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F8R2_FB6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@546314@macro@CAN_F8R2_FB7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F8R2_FB7",
    "location": {
      "column": "10",
      "line": "7264",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F8R2_FB7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@546411@macro@CAN_F8R2_FB8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F8R2_FB8",
    "location": {
      "column": "10",
      "line": "7265",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F8R2_FB8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@546508@macro@CAN_F8R2_FB9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F8R2_FB9",
    "location": {
      "column": "10",
      "line": "7266",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F8R2_FB9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@546605@macro@CAN_F8R2_FB10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F8R2_FB10",
    "location": {
      "column": "10",
      "line": "7267",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F8R2_FB10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@546703@macro@CAN_F8R2_FB11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F8R2_FB11",
    "location": {
      "column": "10",
      "line": "7268",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F8R2_FB11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@546801@macro@CAN_F8R2_FB12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F8R2_FB12",
    "location": {
      "column": "10",
      "line": "7269",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F8R2_FB12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@546899@macro@CAN_F8R2_FB13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F8R2_FB13",
    "location": {
      "column": "10",
      "line": "7270",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F8R2_FB13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@546997@macro@CAN_F8R2_FB14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F8R2_FB14",
    "location": {
      "column": "10",
      "line": "7271",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F8R2_FB14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@547095@macro@CAN_F8R2_FB15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F8R2_FB15",
    "location": {
      "column": "10",
      "line": "7272",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F8R2_FB15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@547193@macro@CAN_F8R2_FB16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F8R2_FB16",
    "location": {
      "column": "10",
      "line": "7273",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F8R2_FB16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@547291@macro@CAN_F8R2_FB17",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F8R2_FB17",
    "location": {
      "column": "10",
      "line": "7274",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F8R2_FB17",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@547389@macro@CAN_F8R2_FB18",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F8R2_FB18",
    "location": {
      "column": "10",
      "line": "7275",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F8R2_FB18",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@547487@macro@CAN_F8R2_FB19",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F8R2_FB19",
    "location": {
      "column": "10",
      "line": "7276",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F8R2_FB19",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@547585@macro@CAN_F8R2_FB20",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F8R2_FB20",
    "location": {
      "column": "10",
      "line": "7277",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F8R2_FB20",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@547683@macro@CAN_F8R2_FB21",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F8R2_FB21",
    "location": {
      "column": "10",
      "line": "7278",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F8R2_FB21",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@547781@macro@CAN_F8R2_FB22",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F8R2_FB22",
    "location": {
      "column": "10",
      "line": "7279",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F8R2_FB22",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@547879@macro@CAN_F8R2_FB23",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F8R2_FB23",
    "location": {
      "column": "10",
      "line": "7280",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F8R2_FB23",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@547977@macro@CAN_F8R2_FB24",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F8R2_FB24",
    "location": {
      "column": "10",
      "line": "7281",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F8R2_FB24",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@548075@macro@CAN_F8R2_FB25",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F8R2_FB25",
    "location": {
      "column": "10",
      "line": "7282",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F8R2_FB25",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@548173@macro@CAN_F8R2_FB26",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F8R2_FB26",
    "location": {
      "column": "10",
      "line": "7283",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F8R2_FB26",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@548271@macro@CAN_F8R2_FB27",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F8R2_FB27",
    "location": {
      "column": "10",
      "line": "7284",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F8R2_FB27",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@548369@macro@CAN_F8R2_FB28",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F8R2_FB28",
    "location": {
      "column": "10",
      "line": "7285",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F8R2_FB28",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@548467@macro@CAN_F8R2_FB29",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F8R2_FB29",
    "location": {
      "column": "10",
      "line": "7286",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F8R2_FB29",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@548565@macro@CAN_F8R2_FB30",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F8R2_FB30",
    "location": {
      "column": "10",
      "line": "7287",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F8R2_FB30",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@548663@macro@CAN_F8R2_FB31",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F8R2_FB31",
    "location": {
      "column": "10",
      "line": "7288",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F8R2_FB31",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@548845@macro@CAN_F9R2_FB0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F9R2_FB0",
    "location": {
      "column": "10",
      "line": "7291",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F9R2_FB0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@548942@macro@CAN_F9R2_FB1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F9R2_FB1",
    "location": {
      "column": "10",
      "line": "7292",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F9R2_FB1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@549039@macro@CAN_F9R2_FB2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F9R2_FB2",
    "location": {
      "column": "10",
      "line": "7293",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F9R2_FB2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@549136@macro@CAN_F9R2_FB3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F9R2_FB3",
    "location": {
      "column": "10",
      "line": "7294",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F9R2_FB3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@549233@macro@CAN_F9R2_FB4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F9R2_FB4",
    "location": {
      "column": "10",
      "line": "7295",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F9R2_FB4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@549330@macro@CAN_F9R2_FB5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F9R2_FB5",
    "location": {
      "column": "10",
      "line": "7296",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F9R2_FB5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@549427@macro@CAN_F9R2_FB6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F9R2_FB6",
    "location": {
      "column": "10",
      "line": "7297",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F9R2_FB6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@549524@macro@CAN_F9R2_FB7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F9R2_FB7",
    "location": {
      "column": "10",
      "line": "7298",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F9R2_FB7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@549621@macro@CAN_F9R2_FB8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F9R2_FB8",
    "location": {
      "column": "10",
      "line": "7299",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F9R2_FB8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@549718@macro@CAN_F9R2_FB9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F9R2_FB9",
    "location": {
      "column": "10",
      "line": "7300",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F9R2_FB9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@549815@macro@CAN_F9R2_FB10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F9R2_FB10",
    "location": {
      "column": "10",
      "line": "7301",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F9R2_FB10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@549913@macro@CAN_F9R2_FB11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F9R2_FB11",
    "location": {
      "column": "10",
      "line": "7302",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F9R2_FB11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@550011@macro@CAN_F9R2_FB12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F9R2_FB12",
    "location": {
      "column": "10",
      "line": "7303",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F9R2_FB12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@550109@macro@CAN_F9R2_FB13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F9R2_FB13",
    "location": {
      "column": "10",
      "line": "7304",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F9R2_FB13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@550207@macro@CAN_F9R2_FB14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F9R2_FB14",
    "location": {
      "column": "10",
      "line": "7305",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F9R2_FB14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@550305@macro@CAN_F9R2_FB15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F9R2_FB15",
    "location": {
      "column": "10",
      "line": "7306",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F9R2_FB15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@550403@macro@CAN_F9R2_FB16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F9R2_FB16",
    "location": {
      "column": "10",
      "line": "7307",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F9R2_FB16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@550501@macro@CAN_F9R2_FB17",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F9R2_FB17",
    "location": {
      "column": "10",
      "line": "7308",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F9R2_FB17",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@550599@macro@CAN_F9R2_FB18",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F9R2_FB18",
    "location": {
      "column": "10",
      "line": "7309",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F9R2_FB18",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@550697@macro@CAN_F9R2_FB19",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F9R2_FB19",
    "location": {
      "column": "10",
      "line": "7310",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F9R2_FB19",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@550795@macro@CAN_F9R2_FB20",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F9R2_FB20",
    "location": {
      "column": "10",
      "line": "7311",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F9R2_FB20",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@550893@macro@CAN_F9R2_FB21",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F9R2_FB21",
    "location": {
      "column": "10",
      "line": "7312",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F9R2_FB21",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@550991@macro@CAN_F9R2_FB22",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F9R2_FB22",
    "location": {
      "column": "10",
      "line": "7313",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F9R2_FB22",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@551089@macro@CAN_F9R2_FB23",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F9R2_FB23",
    "location": {
      "column": "10",
      "line": "7314",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F9R2_FB23",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@551187@macro@CAN_F9R2_FB24",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F9R2_FB24",
    "location": {
      "column": "10",
      "line": "7315",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F9R2_FB24",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@551285@macro@CAN_F9R2_FB25",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F9R2_FB25",
    "location": {
      "column": "10",
      "line": "7316",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F9R2_FB25",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@551383@macro@CAN_F9R2_FB26",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F9R2_FB26",
    "location": {
      "column": "10",
      "line": "7317",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F9R2_FB26",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@551481@macro@CAN_F9R2_FB27",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F9R2_FB27",
    "location": {
      "column": "10",
      "line": "7318",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F9R2_FB27",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@551579@macro@CAN_F9R2_FB28",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F9R2_FB28",
    "location": {
      "column": "10",
      "line": "7319",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F9R2_FB28",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@551677@macro@CAN_F9R2_FB29",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F9R2_FB29",
    "location": {
      "column": "10",
      "line": "7320",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F9R2_FB29",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@551775@macro@CAN_F9R2_FB30",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F9R2_FB30",
    "location": {
      "column": "10",
      "line": "7321",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F9R2_FB30",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@551873@macro@CAN_F9R2_FB31",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F9R2_FB31",
    "location": {
      "column": "10",
      "line": "7322",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F9R2_FB31",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@552055@macro@CAN_F10R2_FB0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F10R2_FB0",
    "location": {
      "column": "10",
      "line": "7325",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F10R2_FB0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@552152@macro@CAN_F10R2_FB1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F10R2_FB1",
    "location": {
      "column": "10",
      "line": "7326",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F10R2_FB1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@552249@macro@CAN_F10R2_FB2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F10R2_FB2",
    "location": {
      "column": "10",
      "line": "7327",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F10R2_FB2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@552346@macro@CAN_F10R2_FB3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F10R2_FB3",
    "location": {
      "column": "10",
      "line": "7328",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F10R2_FB3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@552443@macro@CAN_F10R2_FB4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F10R2_FB4",
    "location": {
      "column": "10",
      "line": "7329",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F10R2_FB4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@552540@macro@CAN_F10R2_FB5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F10R2_FB5",
    "location": {
      "column": "10",
      "line": "7330",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F10R2_FB5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@552637@macro@CAN_F10R2_FB6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F10R2_FB6",
    "location": {
      "column": "10",
      "line": "7331",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F10R2_FB6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@552734@macro@CAN_F10R2_FB7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F10R2_FB7",
    "location": {
      "column": "10",
      "line": "7332",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F10R2_FB7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@552831@macro@CAN_F10R2_FB8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F10R2_FB8",
    "location": {
      "column": "10",
      "line": "7333",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F10R2_FB8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@552928@macro@CAN_F10R2_FB9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F10R2_FB9",
    "location": {
      "column": "10",
      "line": "7334",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F10R2_FB9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@553025@macro@CAN_F10R2_FB10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F10R2_FB10",
    "location": {
      "column": "10",
      "line": "7335",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F10R2_FB10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@553123@macro@CAN_F10R2_FB11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F10R2_FB11",
    "location": {
      "column": "10",
      "line": "7336",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F10R2_FB11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@553221@macro@CAN_F10R2_FB12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F10R2_FB12",
    "location": {
      "column": "10",
      "line": "7337",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F10R2_FB12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@553319@macro@CAN_F10R2_FB13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F10R2_FB13",
    "location": {
      "column": "10",
      "line": "7338",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F10R2_FB13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@553417@macro@CAN_F10R2_FB14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F10R2_FB14",
    "location": {
      "column": "10",
      "line": "7339",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F10R2_FB14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@553515@macro@CAN_F10R2_FB15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F10R2_FB15",
    "location": {
      "column": "10",
      "line": "7340",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F10R2_FB15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@553613@macro@CAN_F10R2_FB16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F10R2_FB16",
    "location": {
      "column": "10",
      "line": "7341",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F10R2_FB16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@553711@macro@CAN_F10R2_FB17",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F10R2_FB17",
    "location": {
      "column": "10",
      "line": "7342",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F10R2_FB17",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@553809@macro@CAN_F10R2_FB18",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F10R2_FB18",
    "location": {
      "column": "10",
      "line": "7343",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F10R2_FB18",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@553907@macro@CAN_F10R2_FB19",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F10R2_FB19",
    "location": {
      "column": "10",
      "line": "7344",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F10R2_FB19",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@554005@macro@CAN_F10R2_FB20",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F10R2_FB20",
    "location": {
      "column": "10",
      "line": "7345",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F10R2_FB20",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@554103@macro@CAN_F10R2_FB21",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F10R2_FB21",
    "location": {
      "column": "10",
      "line": "7346",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F10R2_FB21",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@554201@macro@CAN_F10R2_FB22",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F10R2_FB22",
    "location": {
      "column": "10",
      "line": "7347",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F10R2_FB22",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@554299@macro@CAN_F10R2_FB23",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F10R2_FB23",
    "location": {
      "column": "10",
      "line": "7348",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F10R2_FB23",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@554397@macro@CAN_F10R2_FB24",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F10R2_FB24",
    "location": {
      "column": "10",
      "line": "7349",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F10R2_FB24",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@554495@macro@CAN_F10R2_FB25",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F10R2_FB25",
    "location": {
      "column": "10",
      "line": "7350",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F10R2_FB25",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@554593@macro@CAN_F10R2_FB26",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F10R2_FB26",
    "location": {
      "column": "10",
      "line": "7351",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F10R2_FB26",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@554691@macro@CAN_F10R2_FB27",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F10R2_FB27",
    "location": {
      "column": "10",
      "line": "7352",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F10R2_FB27",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@554789@macro@CAN_F10R2_FB28",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F10R2_FB28",
    "location": {
      "column": "10",
      "line": "7353",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F10R2_FB28",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@554887@macro@CAN_F10R2_FB29",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F10R2_FB29",
    "location": {
      "column": "10",
      "line": "7354",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F10R2_FB29",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@554985@macro@CAN_F10R2_FB30",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F10R2_FB30",
    "location": {
      "column": "10",
      "line": "7355",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F10R2_FB30",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@555083@macro@CAN_F10R2_FB31",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F10R2_FB31",
    "location": {
      "column": "10",
      "line": "7356",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F10R2_FB31",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@555265@macro@CAN_F11R2_FB0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F11R2_FB0",
    "location": {
      "column": "10",
      "line": "7359",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F11R2_FB0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@555362@macro@CAN_F11R2_FB1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F11R2_FB1",
    "location": {
      "column": "10",
      "line": "7360",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F11R2_FB1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@555459@macro@CAN_F11R2_FB2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F11R2_FB2",
    "location": {
      "column": "10",
      "line": "7361",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F11R2_FB2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@555556@macro@CAN_F11R2_FB3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F11R2_FB3",
    "location": {
      "column": "10",
      "line": "7362",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F11R2_FB3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@555653@macro@CAN_F11R2_FB4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F11R2_FB4",
    "location": {
      "column": "10",
      "line": "7363",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F11R2_FB4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@555750@macro@CAN_F11R2_FB5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F11R2_FB5",
    "location": {
      "column": "10",
      "line": "7364",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F11R2_FB5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@555847@macro@CAN_F11R2_FB6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F11R2_FB6",
    "location": {
      "column": "10",
      "line": "7365",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F11R2_FB6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@555944@macro@CAN_F11R2_FB7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F11R2_FB7",
    "location": {
      "column": "10",
      "line": "7366",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F11R2_FB7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@556041@macro@CAN_F11R2_FB8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F11R2_FB8",
    "location": {
      "column": "10",
      "line": "7367",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F11R2_FB8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@556138@macro@CAN_F11R2_FB9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F11R2_FB9",
    "location": {
      "column": "10",
      "line": "7368",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F11R2_FB9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@556235@macro@CAN_F11R2_FB10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F11R2_FB10",
    "location": {
      "column": "10",
      "line": "7369",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F11R2_FB10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@556333@macro@CAN_F11R2_FB11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F11R2_FB11",
    "location": {
      "column": "10",
      "line": "7370",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F11R2_FB11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@556431@macro@CAN_F11R2_FB12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F11R2_FB12",
    "location": {
      "column": "10",
      "line": "7371",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F11R2_FB12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@556529@macro@CAN_F11R2_FB13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F11R2_FB13",
    "location": {
      "column": "10",
      "line": "7372",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F11R2_FB13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@556627@macro@CAN_F11R2_FB14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F11R2_FB14",
    "location": {
      "column": "10",
      "line": "7373",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F11R2_FB14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@556725@macro@CAN_F11R2_FB15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F11R2_FB15",
    "location": {
      "column": "10",
      "line": "7374",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F11R2_FB15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@556823@macro@CAN_F11R2_FB16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F11R2_FB16",
    "location": {
      "column": "10",
      "line": "7375",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F11R2_FB16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@556921@macro@CAN_F11R2_FB17",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F11R2_FB17",
    "location": {
      "column": "10",
      "line": "7376",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F11R2_FB17",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@557019@macro@CAN_F11R2_FB18",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F11R2_FB18",
    "location": {
      "column": "10",
      "line": "7377",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F11R2_FB18",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@557117@macro@CAN_F11R2_FB19",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F11R2_FB19",
    "location": {
      "column": "10",
      "line": "7378",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F11R2_FB19",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@557215@macro@CAN_F11R2_FB20",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F11R2_FB20",
    "location": {
      "column": "10",
      "line": "7379",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F11R2_FB20",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@557313@macro@CAN_F11R2_FB21",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F11R2_FB21",
    "location": {
      "column": "10",
      "line": "7380",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F11R2_FB21",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@557411@macro@CAN_F11R2_FB22",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F11R2_FB22",
    "location": {
      "column": "10",
      "line": "7381",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F11R2_FB22",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@557509@macro@CAN_F11R2_FB23",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F11R2_FB23",
    "location": {
      "column": "10",
      "line": "7382",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F11R2_FB23",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@557607@macro@CAN_F11R2_FB24",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F11R2_FB24",
    "location": {
      "column": "10",
      "line": "7383",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F11R2_FB24",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@557705@macro@CAN_F11R2_FB25",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F11R2_FB25",
    "location": {
      "column": "10",
      "line": "7384",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F11R2_FB25",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@557803@macro@CAN_F11R2_FB26",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F11R2_FB26",
    "location": {
      "column": "10",
      "line": "7385",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F11R2_FB26",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@557901@macro@CAN_F11R2_FB27",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F11R2_FB27",
    "location": {
      "column": "10",
      "line": "7386",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F11R2_FB27",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@557999@macro@CAN_F11R2_FB28",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F11R2_FB28",
    "location": {
      "column": "10",
      "line": "7387",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F11R2_FB28",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@558097@macro@CAN_F11R2_FB29",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F11R2_FB29",
    "location": {
      "column": "10",
      "line": "7388",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F11R2_FB29",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@558195@macro@CAN_F11R2_FB30",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F11R2_FB30",
    "location": {
      "column": "10",
      "line": "7389",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F11R2_FB30",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@558293@macro@CAN_F11R2_FB31",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F11R2_FB31",
    "location": {
      "column": "10",
      "line": "7390",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F11R2_FB31",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@558475@macro@CAN_F12R2_FB0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F12R2_FB0",
    "location": {
      "column": "10",
      "line": "7393",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F12R2_FB0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@558572@macro@CAN_F12R2_FB1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F12R2_FB1",
    "location": {
      "column": "10",
      "line": "7394",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F12R2_FB1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@558669@macro@CAN_F12R2_FB2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F12R2_FB2",
    "location": {
      "column": "10",
      "line": "7395",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F12R2_FB2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@558766@macro@CAN_F12R2_FB3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F12R2_FB3",
    "location": {
      "column": "10",
      "line": "7396",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F12R2_FB3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@558863@macro@CAN_F12R2_FB4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F12R2_FB4",
    "location": {
      "column": "10",
      "line": "7397",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F12R2_FB4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@558960@macro@CAN_F12R2_FB5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F12R2_FB5",
    "location": {
      "column": "10",
      "line": "7398",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F12R2_FB5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@559057@macro@CAN_F12R2_FB6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F12R2_FB6",
    "location": {
      "column": "10",
      "line": "7399",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F12R2_FB6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@559154@macro@CAN_F12R2_FB7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F12R2_FB7",
    "location": {
      "column": "10",
      "line": "7400",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F12R2_FB7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@559251@macro@CAN_F12R2_FB8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F12R2_FB8",
    "location": {
      "column": "10",
      "line": "7401",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F12R2_FB8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@559348@macro@CAN_F12R2_FB9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F12R2_FB9",
    "location": {
      "column": "10",
      "line": "7402",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F12R2_FB9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@559445@macro@CAN_F12R2_FB10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F12R2_FB10",
    "location": {
      "column": "10",
      "line": "7403",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F12R2_FB10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@559543@macro@CAN_F12R2_FB11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F12R2_FB11",
    "location": {
      "column": "10",
      "line": "7404",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F12R2_FB11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@559641@macro@CAN_F12R2_FB12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F12R2_FB12",
    "location": {
      "column": "10",
      "line": "7405",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F12R2_FB12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@559739@macro@CAN_F12R2_FB13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F12R2_FB13",
    "location": {
      "column": "10",
      "line": "7406",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F12R2_FB13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@559837@macro@CAN_F12R2_FB14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F12R2_FB14",
    "location": {
      "column": "10",
      "line": "7407",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F12R2_FB14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@559935@macro@CAN_F12R2_FB15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F12R2_FB15",
    "location": {
      "column": "10",
      "line": "7408",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F12R2_FB15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@560033@macro@CAN_F12R2_FB16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F12R2_FB16",
    "location": {
      "column": "10",
      "line": "7409",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F12R2_FB16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@560131@macro@CAN_F12R2_FB17",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F12R2_FB17",
    "location": {
      "column": "10",
      "line": "7410",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F12R2_FB17",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@560229@macro@CAN_F12R2_FB18",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F12R2_FB18",
    "location": {
      "column": "10",
      "line": "7411",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F12R2_FB18",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@560327@macro@CAN_F12R2_FB19",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F12R2_FB19",
    "location": {
      "column": "10",
      "line": "7412",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F12R2_FB19",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@560425@macro@CAN_F12R2_FB20",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F12R2_FB20",
    "location": {
      "column": "10",
      "line": "7413",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F12R2_FB20",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@560523@macro@CAN_F12R2_FB21",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F12R2_FB21",
    "location": {
      "column": "10",
      "line": "7414",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F12R2_FB21",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@560621@macro@CAN_F12R2_FB22",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F12R2_FB22",
    "location": {
      "column": "10",
      "line": "7415",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F12R2_FB22",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@560719@macro@CAN_F12R2_FB23",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F12R2_FB23",
    "location": {
      "column": "10",
      "line": "7416",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F12R2_FB23",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@560817@macro@CAN_F12R2_FB24",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F12R2_FB24",
    "location": {
      "column": "10",
      "line": "7417",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F12R2_FB24",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@560915@macro@CAN_F12R2_FB25",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F12R2_FB25",
    "location": {
      "column": "10",
      "line": "7418",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F12R2_FB25",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@561013@macro@CAN_F12R2_FB26",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F12R2_FB26",
    "location": {
      "column": "10",
      "line": "7419",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F12R2_FB26",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@561111@macro@CAN_F12R2_FB27",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F12R2_FB27",
    "location": {
      "column": "10",
      "line": "7420",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F12R2_FB27",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@561209@macro@CAN_F12R2_FB28",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F12R2_FB28",
    "location": {
      "column": "10",
      "line": "7421",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F12R2_FB28",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@561307@macro@CAN_F12R2_FB29",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F12R2_FB29",
    "location": {
      "column": "10",
      "line": "7422",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F12R2_FB29",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@561405@macro@CAN_F12R2_FB30",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F12R2_FB30",
    "location": {
      "column": "10",
      "line": "7423",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F12R2_FB30",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@561503@macro@CAN_F12R2_FB31",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F12R2_FB31",
    "location": {
      "column": "10",
      "line": "7424",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F12R2_FB31",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@561685@macro@CAN_F13R2_FB0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F13R2_FB0",
    "location": {
      "column": "10",
      "line": "7427",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F13R2_FB0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@561782@macro@CAN_F13R2_FB1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F13R2_FB1",
    "location": {
      "column": "10",
      "line": "7428",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F13R2_FB1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@561879@macro@CAN_F13R2_FB2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F13R2_FB2",
    "location": {
      "column": "10",
      "line": "7429",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F13R2_FB2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@561976@macro@CAN_F13R2_FB3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F13R2_FB3",
    "location": {
      "column": "10",
      "line": "7430",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F13R2_FB3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@562073@macro@CAN_F13R2_FB4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F13R2_FB4",
    "location": {
      "column": "10",
      "line": "7431",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F13R2_FB4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@562170@macro@CAN_F13R2_FB5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F13R2_FB5",
    "location": {
      "column": "10",
      "line": "7432",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F13R2_FB5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@562267@macro@CAN_F13R2_FB6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F13R2_FB6",
    "location": {
      "column": "10",
      "line": "7433",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F13R2_FB6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@562364@macro@CAN_F13R2_FB7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F13R2_FB7",
    "location": {
      "column": "10",
      "line": "7434",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F13R2_FB7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@562461@macro@CAN_F13R2_FB8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F13R2_FB8",
    "location": {
      "column": "10",
      "line": "7435",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F13R2_FB8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@562558@macro@CAN_F13R2_FB9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F13R2_FB9",
    "location": {
      "column": "10",
      "line": "7436",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F13R2_FB9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@562655@macro@CAN_F13R2_FB10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F13R2_FB10",
    "location": {
      "column": "10",
      "line": "7437",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F13R2_FB10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@562753@macro@CAN_F13R2_FB11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F13R2_FB11",
    "location": {
      "column": "10",
      "line": "7438",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F13R2_FB11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@562851@macro@CAN_F13R2_FB12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F13R2_FB12",
    "location": {
      "column": "10",
      "line": "7439",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F13R2_FB12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@562949@macro@CAN_F13R2_FB13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F13R2_FB13",
    "location": {
      "column": "10",
      "line": "7440",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F13R2_FB13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@563047@macro@CAN_F13R2_FB14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F13R2_FB14",
    "location": {
      "column": "10",
      "line": "7441",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F13R2_FB14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@563145@macro@CAN_F13R2_FB15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F13R2_FB15",
    "location": {
      "column": "10",
      "line": "7442",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F13R2_FB15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@563243@macro@CAN_F13R2_FB16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F13R2_FB16",
    "location": {
      "column": "10",
      "line": "7443",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F13R2_FB16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@563341@macro@CAN_F13R2_FB17",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F13R2_FB17",
    "location": {
      "column": "10",
      "line": "7444",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F13R2_FB17",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@563439@macro@CAN_F13R2_FB18",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F13R2_FB18",
    "location": {
      "column": "10",
      "line": "7445",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F13R2_FB18",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@563537@macro@CAN_F13R2_FB19",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F13R2_FB19",
    "location": {
      "column": "10",
      "line": "7446",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F13R2_FB19",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@563635@macro@CAN_F13R2_FB20",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F13R2_FB20",
    "location": {
      "column": "10",
      "line": "7447",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F13R2_FB20",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@563733@macro@CAN_F13R2_FB21",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F13R2_FB21",
    "location": {
      "column": "10",
      "line": "7448",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F13R2_FB21",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@563831@macro@CAN_F13R2_FB22",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F13R2_FB22",
    "location": {
      "column": "10",
      "line": "7449",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F13R2_FB22",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@563929@macro@CAN_F13R2_FB23",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F13R2_FB23",
    "location": {
      "column": "10",
      "line": "7450",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F13R2_FB23",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@564027@macro@CAN_F13R2_FB24",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F13R2_FB24",
    "location": {
      "column": "10",
      "line": "7451",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F13R2_FB24",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@564125@macro@CAN_F13R2_FB25",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F13R2_FB25",
    "location": {
      "column": "10",
      "line": "7452",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F13R2_FB25",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@564223@macro@CAN_F13R2_FB26",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F13R2_FB26",
    "location": {
      "column": "10",
      "line": "7453",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F13R2_FB26",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@564321@macro@CAN_F13R2_FB27",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F13R2_FB27",
    "location": {
      "column": "10",
      "line": "7454",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F13R2_FB27",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@564419@macro@CAN_F13R2_FB28",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F13R2_FB28",
    "location": {
      "column": "10",
      "line": "7455",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F13R2_FB28",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@564517@macro@CAN_F13R2_FB29",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F13R2_FB29",
    "location": {
      "column": "10",
      "line": "7456",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F13R2_FB29",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@564615@macro@CAN_F13R2_FB30",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F13R2_FB30",
    "location": {
      "column": "10",
      "line": "7457",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F13R2_FB30",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@564713@macro@CAN_F13R2_FB31",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F13R2_FB31",
    "location": {
      "column": "10",
      "line": "7458",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CAN_F13R2_FB31",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@565307@macro@SPI_CR1_CPHA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CR1_CPHA",
    "location": {
      "column": "10",
      "line": "7467",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "SPI_CR1_CPHA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@565403@macro@SPI_CR1_CPOL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CR1_CPOL",
    "location": {
      "column": "10",
      "line": "7468",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "SPI_CR1_CPOL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@565502@macro@SPI_CR1_MSTR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CR1_MSTR",
    "location": {
      "column": "10",
      "line": "7469",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "SPI_CR1_MSTR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@565605@macro@SPI_CR1_BR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CR1_BR",
    "location": {
      "column": "10",
      "line": "7471",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "SPI_CR1_BR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@565722@macro@SPI_CR1_BR_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CR1_BR_0",
    "location": {
      "column": "10",
      "line": "7472",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "SPI_CR1_BR_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@565812@macro@SPI_CR1_BR_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CR1_BR_1",
    "location": {
      "column": "10",
      "line": "7473",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "SPI_CR1_BR_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@565902@macro@SPI_CR1_BR_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CR1_BR_2",
    "location": {
      "column": "10",
      "line": "7474",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "SPI_CR1_BR_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@565994@macro@SPI_CR1_SPE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CR1_SPE",
    "location": {
      "column": "10",
      "line": "7476",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "SPI_CR1_SPE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@566089@macro@SPI_CR1_LSBFIRST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CR1_LSBFIRST",
    "location": {
      "column": "10",
      "line": "7477",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "SPI_CR1_LSBFIRST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@566186@macro@SPI_CR1_SSI",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CR1_SSI",
    "location": {
      "column": "10",
      "line": "7478",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "SPI_CR1_SSI",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@566292@macro@SPI_CR1_SSM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CR1_SSM",
    "location": {
      "column": "10",
      "line": "7479",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "SPI_CR1_SSM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@566402@macro@SPI_CR1_RXONLY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CR1_RXONLY",
    "location": {
      "column": "10",
      "line": "7480",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "SPI_CR1_RXONLY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@566499@macro@SPI_CR1_DFF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CR1_DFF",
    "location": {
      "column": "10",
      "line": "7481",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "SPI_CR1_DFF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@566601@macro@SPI_CR1_CRCNEXT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CR1_CRCNEXT",
    "location": {
      "column": "10",
      "line": "7482",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "SPI_CR1_CRCNEXT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@566703@macro@SPI_CR1_CRCEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CR1_CRCEN",
    "location": {
      "column": "10",
      "line": "7483",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "SPI_CR1_CRCEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@566819@macro@SPI_CR1_BIDIOE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CR1_BIDIOE",
    "location": {
      "column": "10",
      "line": "7484",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "SPI_CR1_BIDIOE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@566939@macro@SPI_CR1_BIDIMODE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CR1_BIDIMODE",
    "location": {
      "column": "10",
      "line": "7485",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "SPI_CR1_BIDIMODE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@567138@macro@SPI_CR2_RXDMAEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CR2_RXDMAEN",
    "location": {
      "column": "10",
      "line": "7488",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "SPI_CR2_RXDMAEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@567243@macro@SPI_CR2_TXDMAEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CR2_TXDMAEN",
    "location": {
      "column": "10",
      "line": "7489",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "SPI_CR2_TXDMAEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@567348@macro@SPI_CR2_SSOE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CR2_SSOE",
    "location": {
      "column": "10",
      "line": "7490",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "SPI_CR2_SSOE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@567449@macro@SPI_CR2_ERRIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CR2_ERRIE",
    "location": {
      "column": "10",
      "line": "7491",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "SPI_CR2_ERRIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@567556@macro@SPI_CR2_RXNEIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CR2_RXNEIE",
    "location": {
      "column": "10",
      "line": "7492",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "SPI_CR2_RXNEIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@567677@macro@SPI_CR2_TXEIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CR2_TXEIE",
    "location": {
      "column": "10",
      "line": "7493",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "SPI_CR2_TXEIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@567878@macro@SPI_SR_RXNE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_SR_RXNE",
    "location": {
      "column": "10",
      "line": "7496",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "SPI_SR_RXNE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@567987@macro@SPI_SR_TXE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_SR_TXE",
    "location": {
      "column": "10",
      "line": "7497",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "SPI_SR_TXE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@568093@macro@SPI_SR_CHSIDE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_SR_CHSIDE",
    "location": {
      "column": "10",
      "line": "7498",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "SPI_SR_CHSIDE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@568190@macro@SPI_SR_UDR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_SR_UDR",
    "location": {
      "column": "10",
      "line": "7499",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "SPI_SR_UDR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@568288@macro@SPI_SR_CRCERR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_SR_CRCERR",
    "location": {
      "column": "10",
      "line": "7500",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "SPI_SR_CRCERR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@568387@macro@SPI_SR_MODF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_SR_MODF",
    "location": {
      "column": "10",
      "line": "7501",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "SPI_SR_MODF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@568482@macro@SPI_SR_OVR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_SR_OVR",
    "location": {
      "column": "10",
      "line": "7502",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "SPI_SR_OVR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@568579@macro@SPI_SR_BSY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_SR_BSY",
    "location": {
      "column": "10",
      "line": "7503",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "SPI_SR_BSY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@568757@macro@SPI_DR_DR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_DR_DR",
    "location": {
      "column": "10",
      "line": "7506",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "SPI_DR_DR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@568939@macro@SPI_CRCPR_CRCPOLY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CRCPR_CRCPOLY",
    "location": {
      "column": "10",
      "line": "7509",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "SPI_CRCPR_CRCPOLY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@569131@macro@SPI_RXCRCR_RXCRC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_RXCRCR_RXCRC",
    "location": {
      "column": "10",
      "line": "7512",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "SPI_RXCRCR_RXCRC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@569315@macro@SPI_TXCRCR_TXCRC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_TXCRCR_TXCRC",
    "location": {
      "column": "10",
      "line": "7515",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "SPI_TXCRCR_TXCRC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@569499@macro@SPI_I2SCFGR_CHLEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_I2SCFGR_CHLEN",
    "location": {
      "column": "10",
      "line": "7518",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "SPI_I2SCFGR_CHLEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@569635@macro@SPI_I2SCFGR_DATLEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_I2SCFGR_DATLEN",
    "location": {
      "column": "10",
      "line": "7520",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "SPI_I2SCFGR_DATLEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@569768@macro@SPI_I2SCFGR_DATLEN_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_I2SCFGR_DATLEN_0",
    "location": {
      "column": "10",
      "line": "7521",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "SPI_I2SCFGR_DATLEN_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@569858@macro@SPI_I2SCFGR_DATLEN_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_I2SCFGR_DATLEN_1",
    "location": {
      "column": "10",
      "line": "7522",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "SPI_I2SCFGR_DATLEN_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@569950@macro@SPI_I2SCFGR_CKPOL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_I2SCFGR_CKPOL",
    "location": {
      "column": "10",
      "line": "7524",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "SPI_I2SCFGR_CKPOL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@570064@macro@SPI_I2SCFGR_I2SSTD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_I2SCFGR_I2SSTD",
    "location": {
      "column": "10",
      "line": "7526",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "SPI_I2SCFGR_I2SSTD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@570190@macro@SPI_I2SCFGR_I2SSTD_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_I2SCFGR_I2SSTD_0",
    "location": {
      "column": "10",
      "line": "7527",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "SPI_I2SCFGR_I2SSTD_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@570280@macro@SPI_I2SCFGR_I2SSTD_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_I2SCFGR_I2SSTD_1",
    "location": {
      "column": "10",
      "line": "7528",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "SPI_I2SCFGR_I2SSTD_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@570372@macro@SPI_I2SCFGR_PCMSYNC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_I2SCFGR_PCMSYNC",
    "location": {
      "column": "10",
      "line": "7530",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "SPI_I2SCFGR_PCMSYNC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@570484@macro@SPI_I2SCFGR_I2SCFG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_I2SCFGR_I2SCFG",
    "location": {
      "column": "10",
      "line": "7532",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "SPI_I2SCFGR_I2SCFG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@570610@macro@SPI_I2SCFGR_I2SCFG_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_I2SCFGR_I2SCFG_0",
    "location": {
      "column": "10",
      "line": "7533",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "SPI_I2SCFGR_I2SCFG_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@570700@macro@SPI_I2SCFGR_I2SCFG_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_I2SCFGR_I2SCFG_1",
    "location": {
      "column": "10",
      "line": "7534",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "SPI_I2SCFGR_I2SCFG_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@570792@macro@SPI_I2SCFGR_I2SE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_I2SCFGR_I2SE",
    "location": {
      "column": "10",
      "line": "7536",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "SPI_I2SCFGR_I2SE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@570887@macro@SPI_I2SCFGR_I2SMOD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_I2SCFGR_I2SMOD",
    "location": {
      "column": "10",
      "line": "7537",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "SPI_I2SCFGR_I2SMOD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@571074@macro@SPI_I2SPR_I2SDIV",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_I2SPR_I2SDIV",
    "location": {
      "column": "10",
      "line": "7540",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "SPI_I2SPR_I2SDIV",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@571179@macro@SPI_I2SPR_ODD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_I2SPR_ODD",
    "location": {
      "column": "10",
      "line": "7541",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "SPI_I2SPR_ODD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@571292@macro@SPI_I2SPR_MCKOE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_I2SPR_MCKOE",
    "location": {
      "column": "10",
      "line": "7542",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "SPI_I2SPR_MCKOE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@571899@macro@I2C_CR1_PE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CR1_PE",
    "location": {
      "column": "10",
      "line": "7551",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "I2C_CR1_PE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@572001@macro@I2C_CR1_SMBUS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CR1_SMBUS",
    "location": {
      "column": "10",
      "line": "7552",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "I2C_CR1_SMBUS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@572096@macro@I2C_CR1_SMBTYPE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CR1_SMBTYPE",
    "location": {
      "column": "10",
      "line": "7553",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "I2C_CR1_SMBTYPE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@572191@macro@I2C_CR1_ENARP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CR1_ENARP",
    "location": {
      "column": "10",
      "line": "7554",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "I2C_CR1_ENARP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@572286@macro@I2C_CR1_ENPEC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CR1_ENPEC",
    "location": {
      "column": "10",
      "line": "7555",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "I2C_CR1_ENPEC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@572381@macro@I2C_CR1_ENGC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CR1_ENGC",
    "location": {
      "column": "10",
      "line": "7556",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "I2C_CR1_ENGC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@572485@macro@I2C_CR1_NOSTRETCH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CR1_NOSTRETCH",
    "location": {
      "column": "10",
      "line": "7557",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "I2C_CR1_NOSTRETCH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@572607@macro@I2C_CR1_START",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CR1_START",
    "location": {
      "column": "10",
      "line": "7558",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "I2C_CR1_START",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@572708@macro@I2C_CR1_STOP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CR1_STOP",
    "location": {
      "column": "10",
      "line": "7559",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "I2C_CR1_STOP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@572808@macro@I2C_CR1_ACK",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CR1_ACK",
    "location": {
      "column": "10",
      "line": "7560",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "I2C_CR1_ACK",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@572911@macro@I2C_CR1_POS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CR1_POS",
    "location": {
      "column": "10",
      "line": "7561",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "I2C_CR1_POS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@573041@macro@I2C_CR1_PEC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CR1_PEC",
    "location": {
      "column": "10",
      "line": "7562",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "I2C_CR1_PEC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@573147@macro@I2C_CR1_ALERT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CR1_ALERT",
    "location": {
      "column": "10",
      "line": "7563",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "I2C_CR1_ALERT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@573243@macro@I2C_CR1_SWRST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CR1_SWRST",
    "location": {
      "column": "10",
      "line": "7564",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "I2C_CR1_SWRST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@573426@macro@I2C_CR2_FREQ",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CR2_FREQ",
    "location": {
      "column": "10",
      "line": "7567",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "I2C_CR2_FREQ",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@573554@macro@I2C_CR2_FREQ_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CR2_FREQ_0",
    "location": {
      "column": "10",
      "line": "7568",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "I2C_CR2_FREQ_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@573644@macro@I2C_CR2_FREQ_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CR2_FREQ_1",
    "location": {
      "column": "10",
      "line": "7569",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "I2C_CR2_FREQ_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@573734@macro@I2C_CR2_FREQ_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CR2_FREQ_2",
    "location": {
      "column": "10",
      "line": "7570",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "I2C_CR2_FREQ_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@573824@macro@I2C_CR2_FREQ_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CR2_FREQ_3",
    "location": {
      "column": "10",
      "line": "7571",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "I2C_CR2_FREQ_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@573914@macro@I2C_CR2_FREQ_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CR2_FREQ_4",
    "location": {
      "column": "10",
      "line": "7572",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "I2C_CR2_FREQ_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@574004@macro@I2C_CR2_FREQ_5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CR2_FREQ_5",
    "location": {
      "column": "10",
      "line": "7573",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "I2C_CR2_FREQ_5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@574096@macro@I2C_CR2_ITERREN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CR2_ITERREN",
    "location": {
      "column": "10",
      "line": "7575",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "I2C_CR2_ITERREN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@574203@macro@I2C_CR2_ITEVTEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CR2_ITEVTEN",
    "location": {
      "column": "10",
      "line": "7576",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "I2C_CR2_ITEVTEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@574310@macro@I2C_CR2_ITBUFEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CR2_ITBUFEN",
    "location": {
      "column": "10",
      "line": "7577",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "I2C_CR2_ITBUFEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@574418@macro@I2C_CR2_DMAEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CR2_DMAEN",
    "location": {
      "column": "10",
      "line": "7578",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "I2C_CR2_DMAEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@574522@macro@I2C_CR2_LAST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CR2_LAST",
    "location": {
      "column": "10",
      "line": "7579",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "I2C_CR2_LAST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@574708@macro@I2C_OAR1_ADD1_7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_OAR1_ADD1_7",
    "location": {
      "column": "10",
      "line": "7582",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "I2C_OAR1_ADD1_7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@574810@macro@I2C_OAR1_ADD8_9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_OAR1_ADD8_9",
    "location": {
      "column": "10",
      "line": "7583",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "I2C_OAR1_ADD8_9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@574914@macro@I2C_OAR1_ADD0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_OAR1_ADD0",
    "location": {
      "column": "10",
      "line": "7585",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "I2C_OAR1_ADD0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@575004@macro@I2C_OAR1_ADD1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_OAR1_ADD1",
    "location": {
      "column": "10",
      "line": "7586",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "I2C_OAR1_ADD1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@575094@macro@I2C_OAR1_ADD2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_OAR1_ADD2",
    "location": {
      "column": "10",
      "line": "7587",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "I2C_OAR1_ADD2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@575184@macro@I2C_OAR1_ADD3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_OAR1_ADD3",
    "location": {
      "column": "10",
      "line": "7588",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "I2C_OAR1_ADD3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@575274@macro@I2C_OAR1_ADD4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_OAR1_ADD4",
    "location": {
      "column": "10",
      "line": "7589",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "I2C_OAR1_ADD4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@575364@macro@I2C_OAR1_ADD5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_OAR1_ADD5",
    "location": {
      "column": "10",
      "line": "7590",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "I2C_OAR1_ADD5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@575454@macro@I2C_OAR1_ADD6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_OAR1_ADD6",
    "location": {
      "column": "10",
      "line": "7591",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "I2C_OAR1_ADD6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@575544@macro@I2C_OAR1_ADD7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_OAR1_ADD7",
    "location": {
      "column": "10",
      "line": "7592",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "I2C_OAR1_ADD7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@575634@macro@I2C_OAR1_ADD8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_OAR1_ADD8",
    "location": {
      "column": "10",
      "line": "7593",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "I2C_OAR1_ADD8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@575724@macro@I2C_OAR1_ADD9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_OAR1_ADD9",
    "location": {
      "column": "10",
      "line": "7594",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "I2C_OAR1_ADD9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@575816@macro@I2C_OAR1_ADDMODE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_OAR1_ADDMODE",
    "location": {
      "column": "10",
      "line": "7596",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "I2C_OAR1_ADDMODE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@576013@macro@I2C_OAR2_ENDUAL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_OAR2_ENDUAL",
    "location": {
      "column": "10",
      "line": "7599",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "I2C_OAR2_ENDUAL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@576125@macro@I2C_OAR2_ADD2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_OAR2_ADD2",
    "location": {
      "column": "10",
      "line": "7600",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "I2C_OAR2_ADD2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@576311@macro@I2C_DR_DR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_DR_DR",
    "location": {
      "column": "10",
      "line": "7603",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "I2C_DR_DR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@576499@macro@I2C_SR1_SB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_SR1_SB",
    "location": {
      "column": "10",
      "line": "7606",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "I2C_SR1_SB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@576607@macro@I2C_SR1_ADDR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_SR1_ADDR",
    "location": {
      "column": "10",
      "line": "7607",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "I2C_SR1_ADDR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@576739@macro@I2C_SR1_BTF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_SR1_BTF",
    "location": {
      "column": "10",
      "line": "7608",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "I2C_SR1_BTF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@576846@macro@I2C_SR1_ADD10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_SR1_ADD10",
    "location": {
      "column": "10",
      "line": "7609",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "I2C_SR1_ADD10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@576963@macro@I2C_SR1_STOPF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_SR1_STOPF",
    "location": {
      "column": "10",
      "line": "7610",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "I2C_SR1_STOPF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@577075@macro@I2C_SR1_RXNE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_SR1_RXNE",
    "location": {
      "column": "10",
      "line": "7611",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "I2C_SR1_RXNE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@577195@macro@I2C_SR1_TXE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_SR1_TXE",
    "location": {
      "column": "10",
      "line": "7612",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "I2C_SR1_TXE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@577314@macro@I2C_SR1_BERR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_SR1_BERR",
    "location": {
      "column": "10",
      "line": "7613",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "I2C_SR1_BERR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@577408@macro@I2C_SR1_ARLO",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_SR1_ARLO",
    "location": {
      "column": "10",
      "line": "7614",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "I2C_SR1_ARLO",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@577523@macro@I2C_SR1_AF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_SR1_AF",
    "location": {
      "column": "10",
      "line": "7615",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "I2C_SR1_AF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@577627@macro@I2C_SR1_OVR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_SR1_OVR",
    "location": {
      "column": "10",
      "line": "7616",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "I2C_SR1_OVR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@577728@macro@I2C_SR1_PECERR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_SR1_PECERR",
    "location": {
      "column": "10",
      "line": "7617",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "I2C_SR1_PECERR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@577835@macro@I2C_SR1_TIMEOUT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_SR1_TIMEOUT",
    "location": {
      "column": "10",
      "line": "7618",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "I2C_SR1_TIMEOUT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@577941@macro@I2C_SR1_SMBALERT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_SR1_SMBALERT",
    "location": {
      "column": "10",
      "line": "7619",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "I2C_SR1_SMBALERT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@578121@macro@I2C_SR2_MSL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_SR2_MSL",
    "location": {
      "column": "10",
      "line": "7622",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "I2C_SR2_MSL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@578218@macro@I2C_SR2_BUSY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_SR2_BUSY",
    "location": {
      "column": "10",
      "line": "7623",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "I2C_SR2_BUSY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@578311@macro@I2C_SR2_TRA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_SR2_TRA",
    "location": {
      "column": "10",
      "line": "7624",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "I2C_SR2_TRA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@578416@macro@I2C_SR2_GENCALL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_SR2_GENCALL",
    "location": {
      "column": "10",
      "line": "7625",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "I2C_SR2_GENCALL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@578534@macro@I2C_SR2_SMBDEFAULT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_SR2_SMBDEFAULT",
    "location": {
      "column": "10",
      "line": "7626",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "I2C_SR2_SMBDEFAULT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@578660@macro@I2C_SR2_SMBHOST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_SR2_SMBHOST",
    "location": {
      "column": "10",
      "line": "7627",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "I2C_SR2_SMBHOST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@578775@macro@I2C_SR2_DUALF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_SR2_DUALF",
    "location": {
      "column": "10",
      "line": "7628",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "I2C_SR2_DUALF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@578882@macro@I2C_SR2_PEC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_SR2_PEC",
    "location": {
      "column": "10",
      "line": "7629",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "I2C_SR2_PEC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@579081@macro@I2C_CCR_CCR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CCR_CCR",
    "location": {
      "column": "10",
      "line": "7632",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "I2C_CCR_CCR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@579224@macro@I2C_CCR_DUTY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CCR_DUTY",
    "location": {
      "column": "10",
      "line": "7633",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "I2C_CCR_DUTY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@579329@macro@I2C_CCR_FS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CCR_FS",
    "location": {
      "column": "10",
      "line": "7634",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "I2C_CCR_FS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@579523@macro@I2C_TRISE_TRISE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_TRISE_TRISE",
    "location": {
      "column": "10",
      "line": "7637",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "I2C_TRISE_TRISE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@580157@macro@USART_SR_PE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_SR_PE",
    "location": {
      "column": "10",
      "line": "7646",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USART_SR_PE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@580254@macro@USART_SR_FE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_SR_FE",
    "location": {
      "column": "10",
      "line": "7647",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USART_SR_FE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@580352@macro@USART_SR_NE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_SR_NE",
    "location": {
      "column": "10",
      "line": "7648",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USART_SR_NE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@580453@macro@USART_SR_ORE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_SR_ORE",
    "location": {
      "column": "10",
      "line": "7649",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USART_SR_ORE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@580551@macro@USART_SR_IDLE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_SR_IDLE",
    "location": {
      "column": "10",
      "line": "7650",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USART_SR_IDLE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@580654@macro@USART_SR_RXNE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_SR_RXNE",
    "location": {
      "column": "10",
      "line": "7651",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USART_SR_RXNE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@580767@macro@USART_SR_TC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_SR_TC",
    "location": {
      "column": "10",
      "line": "7652",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USART_SR_TC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@580873@macro@USART_SR_TXE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_SR_TXE",
    "location": {
      "column": "10",
      "line": "7653",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USART_SR_TXE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@580986@macro@USART_SR_LBD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_SR_LBD",
    "location": {
      "column": "10",
      "line": "7654",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USART_SR_LBD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@581095@macro@USART_SR_CTS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_SR_CTS",
    "location": {
      "column": "10",
      "line": "7655",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USART_SR_CTS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@581272@macro@USART_DR_DR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_DR_DR",
    "location": {
      "column": "10",
      "line": "7658",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USART_DR_DR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@581451@macro@USART_BRR_DIV_Fraction",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_BRR_DIV_Fraction",
    "location": {
      "column": "10",
      "line": "7661",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USART_BRR_DIV_Fraction",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@581556@macro@USART_BRR_DIV_Mantissa",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_BRR_DIV_Mantissa",
    "location": {
      "column": "10",
      "line": "7662",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USART_BRR_DIV_Mantissa",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@581745@macro@USART_CR1_SBK",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR1_SBK",
    "location": {
      "column": "10",
      "line": "7665",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USART_CR1_SBK",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@581840@macro@USART_CR1_RWU",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR1_RWU",
    "location": {
      "column": "10",
      "line": "7666",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USART_CR1_RWU",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@581940@macro@USART_CR1_RE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR1_RE",
    "location": {
      "column": "10",
      "line": "7667",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USART_CR1_RE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@582040@macro@USART_CR1_TE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR1_TE",
    "location": {
      "column": "10",
      "line": "7668",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USART_CR1_TE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@582143@macro@USART_CR1_IDLEIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR1_IDLEIE",
    "location": {
      "column": "10",
      "line": "7669",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USART_CR1_IDLEIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@582249@macro@USART_CR1_RXNEIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR1_RXNEIE",
    "location": {
      "column": "10",
      "line": "7670",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USART_CR1_RXNEIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@582355@macro@USART_CR1_TCIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR1_TCIE",
    "location": {
      "column": "10",
      "line": "7671",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USART_CR1_TCIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@582478@macro@USART_CR1_TXEIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR1_TXEIE",
    "location": {
      "column": "10",
      "line": "7672",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USART_CR1_TXEIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@582582@macro@USART_CR1_PEIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR1_PEIE",
    "location": {
      "column": "10",
      "line": "7673",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USART_CR1_PEIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@582686@macro@USART_CR1_PS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR1_PS",
    "location": {
      "column": "10",
      "line": "7674",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USART_CR1_PS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@582787@macro@USART_CR1_PCE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR1_PCE",
    "location": {
      "column": "10",
      "line": "7675",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USART_CR1_PCE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@582893@macro@USART_CR1_WAKE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR1_WAKE",
    "location": {
      "column": "10",
      "line": "7676",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USART_CR1_WAKE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@582991@macro@USART_CR1_M",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR1_M",
    "location": {
      "column": "10",
      "line": "7677",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USART_CR1_M",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@583087@macro@USART_CR1_UE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR1_UE",
    "location": {
      "column": "10",
      "line": "7678",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USART_CR1_UE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@583184@macro@USART_CR1_OVER8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR1_OVER8",
    "location": {
      "column": "10",
      "line": "7679",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USART_CR1_OVER8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@583378@macro@USART_CR2_ADD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR2_ADD",
    "location": {
      "column": "10",
      "line": "7682",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USART_CR2_ADD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@583488@macro@USART_CR2_LBDL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR2_LBDL",
    "location": {
      "column": "10",
      "line": "7683",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USART_CR2_LBDL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@583599@macro@USART_CR2_LBDIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR2_LBDIE",
    "location": {
      "column": "10",
      "line": "7684",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USART_CR2_LBDIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@583720@macro@USART_CR2_LBCL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR2_LBCL",
    "location": {
      "column": "10",
      "line": "7685",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USART_CR2_LBCL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@583825@macro@USART_CR2_CPHA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR2_CPHA",
    "location": {
      "column": "10",
      "line": "7686",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USART_CR2_CPHA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@583921@macro@USART_CR2_CPOL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR2_CPOL",
    "location": {
      "column": "10",
      "line": "7687",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USART_CR2_CPOL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@584020@macro@USART_CR2_CLKEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR2_CLKEN",
    "location": {
      "column": "10",
      "line": "7688",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USART_CR2_CLKEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@584119@macro@USART_CR2_STOP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR2_STOP",
    "location": {
      "column": "10",
      "line": "7690",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USART_CR2_STOP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@584230@macro@USART_CR2_STOP_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR2_STOP_0",
    "location": {
      "column": "10",
      "line": "7691",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USART_CR2_STOP_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@584320@macro@USART_CR2_STOP_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR2_STOP_1",
    "location": {
      "column": "10",
      "line": "7692",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USART_CR2_STOP_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@584412@macro@USART_CR2_LINEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR2_LINEN",
    "location": {
      "column": "10",
      "line": "7694",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USART_CR2_LINEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@584596@macro@USART_CR3_EIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR3_EIE",
    "location": {
      "column": "10",
      "line": "7697",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USART_CR3_EIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@584703@macro@USART_CR3_IREN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR3_IREN",
    "location": {
      "column": "10",
      "line": "7698",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USART_CR3_IREN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@584804@macro@USART_CR3_IRLP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR3_IRLP",
    "location": {
      "column": "10",
      "line": "7699",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USART_CR3_IRLP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@584903@macro@USART_CR3_HDSEL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR3_HDSEL",
    "location": {
      "column": "10",
      "line": "7700",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USART_CR3_HDSEL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@585009@macro@USART_CR3_NACK",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR3_NACK",
    "location": {
      "column": "10",
      "line": "7701",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USART_CR3_NACK",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@585115@macro@USART_CR3_SCEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR3_SCEN",
    "location": {
      "column": "10",
      "line": "7702",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USART_CR3_SCEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@585221@macro@USART_CR3_DMAR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR3_DMAR",
    "location": {
      "column": "10",
      "line": "7703",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USART_CR3_DMAR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@585325@macro@USART_CR3_DMAT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR3_DMAT",
    "location": {
      "column": "10",
      "line": "7704",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USART_CR3_DMAT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@585432@macro@USART_CR3_RTSE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR3_RTSE",
    "location": {
      "column": "10",
      "line": "7705",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USART_CR3_RTSE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@585527@macro@USART_CR3_CTSE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR3_CTSE",
    "location": {
      "column": "10",
      "line": "7706",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USART_CR3_CTSE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@585622@macro@USART_CR3_CTSIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR3_CTSIE",
    "location": {
      "column": "10",
      "line": "7707",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USART_CR3_CTSIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@585727@macro@USART_CR3_ONEBIT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR3_ONEBIT",
    "location": {
      "column": "10",
      "line": "7708",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USART_CR3_ONEBIT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@585910@macro@USART_GTPR_PSC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_GTPR_PSC",
    "location": {
      "column": "10",
      "line": "7711",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USART_GTPR_PSC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@586026@macro@USART_GTPR_PSC_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_GTPR_PSC_0",
    "location": {
      "column": "10",
      "line": "7712",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USART_GTPR_PSC_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@586116@macro@USART_GTPR_PSC_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_GTPR_PSC_1",
    "location": {
      "column": "10",
      "line": "7713",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USART_GTPR_PSC_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@586206@macro@USART_GTPR_PSC_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_GTPR_PSC_2",
    "location": {
      "column": "10",
      "line": "7714",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USART_GTPR_PSC_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@586296@macro@USART_GTPR_PSC_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_GTPR_PSC_3",
    "location": {
      "column": "10",
      "line": "7715",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USART_GTPR_PSC_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@586386@macro@USART_GTPR_PSC_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_GTPR_PSC_4",
    "location": {
      "column": "10",
      "line": "7716",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USART_GTPR_PSC_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@586476@macro@USART_GTPR_PSC_5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_GTPR_PSC_5",
    "location": {
      "column": "10",
      "line": "7717",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USART_GTPR_PSC_5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@586566@macro@USART_GTPR_PSC_6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_GTPR_PSC_6",
    "location": {
      "column": "10",
      "line": "7718",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USART_GTPR_PSC_6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@586656@macro@USART_GTPR_PSC_7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_GTPR_PSC_7",
    "location": {
      "column": "10",
      "line": "7719",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USART_GTPR_PSC_7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@586748@macro@USART_GTPR_GT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_GTPR_GT",
    "location": {
      "column": "10",
      "line": "7721",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "USART_GTPR_GT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@587345@macro@DBGMCU_IDCODE_DEV_ID",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_IDCODE_DEV_ID",
    "location": {
      "column": "10",
      "line": "7730",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "DBGMCU_IDCODE_DEV_ID",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@587449@macro@DBGMCU_IDCODE_REV_ID",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_IDCODE_REV_ID",
    "location": {
      "column": "10",
      "line": "7732",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "DBGMCU_IDCODE_REV_ID",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@587573@macro@DBGMCU_IDCODE_REV_ID_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_IDCODE_REV_ID_0",
    "location": {
      "column": "10",
      "line": "7733",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "DBGMCU_IDCODE_REV_ID_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@587663@macro@DBGMCU_IDCODE_REV_ID_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_IDCODE_REV_ID_1",
    "location": {
      "column": "10",
      "line": "7734",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "DBGMCU_IDCODE_REV_ID_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@587753@macro@DBGMCU_IDCODE_REV_ID_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_IDCODE_REV_ID_2",
    "location": {
      "column": "10",
      "line": "7735",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "DBGMCU_IDCODE_REV_ID_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@587843@macro@DBGMCU_IDCODE_REV_ID_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_IDCODE_REV_ID_3",
    "location": {
      "column": "10",
      "line": "7736",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "DBGMCU_IDCODE_REV_ID_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@587933@macro@DBGMCU_IDCODE_REV_ID_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_IDCODE_REV_ID_4",
    "location": {
      "column": "10",
      "line": "7737",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "DBGMCU_IDCODE_REV_ID_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@588023@macro@DBGMCU_IDCODE_REV_ID_5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_IDCODE_REV_ID_5",
    "location": {
      "column": "10",
      "line": "7738",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "DBGMCU_IDCODE_REV_ID_5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@588113@macro@DBGMCU_IDCODE_REV_ID_6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_IDCODE_REV_ID_6",
    "location": {
      "column": "10",
      "line": "7739",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "DBGMCU_IDCODE_REV_ID_6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@588203@macro@DBGMCU_IDCODE_REV_ID_7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_IDCODE_REV_ID_7",
    "location": {
      "column": "10",
      "line": "7740",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "DBGMCU_IDCODE_REV_ID_7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@588293@macro@DBGMCU_IDCODE_REV_ID_8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_IDCODE_REV_ID_8",
    "location": {
      "column": "10",
      "line": "7741",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "DBGMCU_IDCODE_REV_ID_8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@588383@macro@DBGMCU_IDCODE_REV_ID_9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_IDCODE_REV_ID_9",
    "location": {
      "column": "10",
      "line": "7742",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "DBGMCU_IDCODE_REV_ID_9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@588473@macro@DBGMCU_IDCODE_REV_ID_10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_IDCODE_REV_ID_10",
    "location": {
      "column": "10",
      "line": "7743",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "DBGMCU_IDCODE_REV_ID_10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@588564@macro@DBGMCU_IDCODE_REV_ID_11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_IDCODE_REV_ID_11",
    "location": {
      "column": "10",
      "line": "7744",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "DBGMCU_IDCODE_REV_ID_11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@588655@macro@DBGMCU_IDCODE_REV_ID_12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_IDCODE_REV_ID_12",
    "location": {
      "column": "10",
      "line": "7745",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "DBGMCU_IDCODE_REV_ID_12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@588746@macro@DBGMCU_IDCODE_REV_ID_13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_IDCODE_REV_ID_13",
    "location": {
      "column": "10",
      "line": "7746",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "DBGMCU_IDCODE_REV_ID_13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@588837@macro@DBGMCU_IDCODE_REV_ID_14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_IDCODE_REV_ID_14",
    "location": {
      "column": "10",
      "line": "7747",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "DBGMCU_IDCODE_REV_ID_14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@588928@macro@DBGMCU_IDCODE_REV_ID_15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_IDCODE_REV_ID_15",
    "location": {
      "column": "10",
      "line": "7748",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "DBGMCU_IDCODE_REV_ID_15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@589103@macro@DBGMCU_CR_DBG_SLEEP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_CR_DBG_SLEEP",
    "location": {
      "column": "10",
      "line": "7751",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "DBGMCU_CR_DBG_SLEEP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@589204@macro@DBGMCU_CR_DBG_STOP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_CR_DBG_STOP",
    "location": {
      "column": "10",
      "line": "7752",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "DBGMCU_CR_DBG_STOP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@589304@macro@DBGMCU_CR_DBG_STANDBY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_CR_DBG_STANDBY",
    "location": {
      "column": "10",
      "line": "7753",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "DBGMCU_CR_DBG_STANDBY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@589407@macro@DBGMCU_CR_TRACE_IOEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_CR_TRACE_IOEN",
    "location": {
      "column": "10",
      "line": "7754",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "DBGMCU_CR_TRACE_IOEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@589522@macro@DBGMCU_CR_TRACE_MODE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_CR_TRACE_MODE",
    "location": {
      "column": "10",
      "line": "7756",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "DBGMCU_CR_TRACE_MODE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@589658@macro@DBGMCU_CR_TRACE_MODE_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_CR_TRACE_MODE_0",
    "location": {
      "column": "10",
      "line": "7757",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "DBGMCU_CR_TRACE_MODE_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@589748@macro@DBGMCU_CR_TRACE_MODE_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_CR_TRACE_MODE_1",
    "location": {
      "column": "10",
      "line": "7758",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "DBGMCU_CR_TRACE_MODE_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@589840@macro@DBGMCU_CR_DBG_IWDG_STOP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_CR_DBG_IWDG_STOP",
    "location": {
      "column": "10",
      "line": "7760",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "DBGMCU_CR_DBG_IWDG_STOP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@589979@macro@DBGMCU_CR_DBG_WWDG_STOP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_CR_DBG_WWDG_STOP",
    "location": {
      "column": "10",
      "line": "7761",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "DBGMCU_CR_DBG_WWDG_STOP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@590113@macro@DBGMCU_CR_DBG_TIM1_STOP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_CR_DBG_TIM1_STOP",
    "location": {
      "column": "10",
      "line": "7762",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "DBGMCU_CR_DBG_TIM1_STOP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@590238@macro@DBGMCU_CR_DBG_TIM2_STOP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_CR_DBG_TIM2_STOP",
    "location": {
      "column": "10",
      "line": "7763",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "DBGMCU_CR_DBG_TIM2_STOP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@590363@macro@DBGMCU_CR_DBG_TIM3_STOP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_CR_DBG_TIM3_STOP",
    "location": {
      "column": "10",
      "line": "7764",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "DBGMCU_CR_DBG_TIM3_STOP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@590488@macro@DBGMCU_CR_DBG_TIM4_STOP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_CR_DBG_TIM4_STOP",
    "location": {
      "column": "10",
      "line": "7765",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "DBGMCU_CR_DBG_TIM4_STOP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@590613@macro@DBGMCU_CR_DBG_CAN1_STOP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_CR_DBG_CAN1_STOP",
    "location": {
      "column": "10",
      "line": "7766",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "DBGMCU_CR_DBG_CAN1_STOP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@590736@macro@DBGMCU_CR_DBG_I2C1_SMBUS_TIMEOUT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_CR_DBG_I2C1_SMBUS_TIMEOUT",
    "location": {
      "column": "10",
      "line": "7767",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "DBGMCU_CR_DBG_I2C1_SMBUS_TIMEOUT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@590867@macro@DBGMCU_CR_DBG_I2C2_SMBUS_TIMEOUT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_CR_DBG_I2C2_SMBUS_TIMEOUT",
    "location": {
      "column": "10",
      "line": "7768",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "DBGMCU_CR_DBG_I2C2_SMBUS_TIMEOUT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@590998@macro@DBGMCU_CR_DBG_TIM8_STOP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_CR_DBG_TIM8_STOP",
    "location": {
      "column": "10",
      "line": "7769",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "DBGMCU_CR_DBG_TIM8_STOP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@591123@macro@DBGMCU_CR_DBG_TIM5_STOP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_CR_DBG_TIM5_STOP",
    "location": {
      "column": "10",
      "line": "7770",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "DBGMCU_CR_DBG_TIM5_STOP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@591248@macro@DBGMCU_CR_DBG_TIM6_STOP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_CR_DBG_TIM6_STOP",
    "location": {
      "column": "10",
      "line": "7771",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "DBGMCU_CR_DBG_TIM6_STOP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@591373@macro@DBGMCU_CR_DBG_TIM7_STOP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_CR_DBG_TIM7_STOP",
    "location": {
      "column": "10",
      "line": "7772",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "DBGMCU_CR_DBG_TIM7_STOP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@591498@macro@DBGMCU_CR_DBG_CAN2_STOP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_CR_DBG_CAN2_STOP",
    "location": {
      "column": "10",
      "line": "7773",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "DBGMCU_CR_DBG_CAN2_STOP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@591621@macro@DBGMCU_CR_DBG_TIM15_STOP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_CR_DBG_TIM15_STOP",
    "location": {
      "column": "10",
      "line": "7774",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "DBGMCU_CR_DBG_TIM15_STOP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@591745@macro@DBGMCU_CR_DBG_TIM16_STOP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_CR_DBG_TIM16_STOP",
    "location": {
      "column": "10",
      "line": "7775",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "DBGMCU_CR_DBG_TIM16_STOP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@591869@macro@DBGMCU_CR_DBG_TIM17_STOP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_CR_DBG_TIM17_STOP",
    "location": {
      "column": "10",
      "line": "7776",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "DBGMCU_CR_DBG_TIM17_STOP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@591993@macro@DBGMCU_CR_DBG_TIM12_STOP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_CR_DBG_TIM12_STOP",
    "location": {
      "column": "10",
      "line": "7777",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "DBGMCU_CR_DBG_TIM12_STOP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@592117@macro@DBGMCU_CR_DBG_TIM13_STOP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_CR_DBG_TIM13_STOP",
    "location": {
      "column": "10",
      "line": "7778",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "DBGMCU_CR_DBG_TIM13_STOP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@592241@macro@DBGMCU_CR_DBG_TIM14_STOP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_CR_DBG_TIM14_STOP",
    "location": {
      "column": "10",
      "line": "7779",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "DBGMCU_CR_DBG_TIM14_STOP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@592365@macro@DBGMCU_CR_DBG_TIM9_STOP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_CR_DBG_TIM9_STOP",
    "location": {
      "column": "10",
      "line": "7780",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "DBGMCU_CR_DBG_TIM9_STOP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@592488@macro@DBGMCU_CR_DBG_TIM10_STOP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_CR_DBG_TIM10_STOP",
    "location": {
      "column": "10",
      "line": "7781",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "DBGMCU_CR_DBG_TIM10_STOP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@592612@macro@DBGMCU_CR_DBG_TIM11_STOP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_CR_DBG_TIM11_STOP",
    "location": {
      "column": "10",
      "line": "7782",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "DBGMCU_CR_DBG_TIM11_STOP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@593232@macro@FLASH_ACR_LATENCY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_ACR_LATENCY",
    "location": {
      "column": "10",
      "line": "7791",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FLASH_ACR_LATENCY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@593344@macro@FLASH_ACR_LATENCY_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_ACR_LATENCY_0",
    "location": {
      "column": "10",
      "line": "7792",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FLASH_ACR_LATENCY_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@593434@macro@FLASH_ACR_LATENCY_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_ACR_LATENCY_1",
    "location": {
      "column": "10",
      "line": "7793",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FLASH_ACR_LATENCY_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@593524@macro@FLASH_ACR_LATENCY_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_ACR_LATENCY_2",
    "location": {
      "column": "10",
      "line": "7794",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FLASH_ACR_LATENCY_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@593616@macro@FLASH_ACR_HLFCYA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_ACR_HLFCYA",
    "location": {
      "column": "10",
      "line": "7796",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FLASH_ACR_HLFCYA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@593731@macro@FLASH_ACR_PRFTBE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_ACR_PRFTBE",
    "location": {
      "column": "10",
      "line": "7797",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FLASH_ACR_PRFTBE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@593838@macro@FLASH_ACR_PRFTBS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_ACR_PRFTBS",
    "location": {
      "column": "10",
      "line": "7798",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FLASH_ACR_PRFTBS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@594029@macro@FLASH_KEYR_FKEYR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_KEYR_FKEYR",
    "location": {
      "column": "10",
      "line": "7801",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FLASH_KEYR_FKEYR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@594206@macro@FLASH_OPTKEYR_OPTKEYR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_OPTKEYR_OPTKEYR",
    "location": {
      "column": "10",
      "line": "7804",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FLASH_OPTKEYR_OPTKEYR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@594389@macro@FLASH_SR_BSY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_SR_BSY",
    "location": {
      "column": "10",
      "line": "7807",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FLASH_SR_BSY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@594478@macro@FLASH_SR_PGERR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_SR_PGERR",
    "location": {
      "column": "10",
      "line": "7808",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FLASH_SR_PGERR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@594580@macro@FLASH_SR_WRPRTERR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_SR_WRPRTERR",
    "location": {
      "column": "10",
      "line": "7809",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FLASH_SR_WRPRTERR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@594687@macro@FLASH_SR_EOP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_SR_EOP",
    "location": {
      "column": "10",
      "line": "7810",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FLASH_SR_EOP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@594872@macro@FLASH_CR_PG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_CR_PG",
    "location": {
      "column": "10",
      "line": "7813",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FLASH_CR_PG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@594968@macro@FLASH_CR_PER",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_CR_PER",
    "location": {
      "column": "10",
      "line": "7814",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FLASH_CR_PER",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@595063@macro@FLASH_CR_MER",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_CR_MER",
    "location": {
      "column": "10",
      "line": "7815",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FLASH_CR_MER",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@595158@macro@FLASH_CR_OPTPG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_CR_OPTPG",
    "location": {
      "column": "10",
      "line": "7816",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FLASH_CR_OPTPG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@595266@macro@FLASH_CR_OPTER",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_CR_OPTER",
    "location": {
      "column": "10",
      "line": "7817",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FLASH_CR_OPTER",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@595368@macro@FLASH_CR_STRT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_CR_STRT",
    "location": {
      "column": "10",
      "line": "7818",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FLASH_CR_STRT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@595458@macro@FLASH_CR_LOCK",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_CR_LOCK",
    "location": {
      "column": "10",
      "line": "7819",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FLASH_CR_LOCK",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@595547@macro@FLASH_CR_OPTWRE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_CR_OPTWRE",
    "location": {
      "column": "10",
      "line": "7820",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FLASH_CR_OPTWRE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@595657@macro@FLASH_CR_ERRIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_CR_ERRIE",
    "location": {
      "column": "10",
      "line": "7821",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FLASH_CR_ERRIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@595764@macro@FLASH_CR_EOPIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_CR_EOPIE",
    "location": {
      "column": "10",
      "line": "7822",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FLASH_CR_EOPIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@595966@macro@FLASH_AR_FAR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_AR_FAR",
    "location": {
      "column": "10",
      "line": "7825",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FLASH_AR_FAR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@596148@macro@FLASH_OBR_OPTERR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_OBR_OPTERR",
    "location": {
      "column": "10",
      "line": "7828",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FLASH_OBR_OPTERR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@596250@macro@FLASH_OBR_RDPRT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_OBR_RDPRT",
    "location": {
      "column": "10",
      "line": "7829",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FLASH_OBR_RDPRT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@596352@macro@FLASH_OBR_USER",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_OBR_USER",
    "location": {
      "column": "10",
      "line": "7831",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FLASH_OBR_USER",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@596454@macro@FLASH_OBR_WDG_SW",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_OBR_WDG_SW",
    "location": {
      "column": "10",
      "line": "7832",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FLASH_OBR_WDG_SW",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@596545@macro@FLASH_OBR_nRST_STOP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_OBR_nRST_STOP",
    "location": {
      "column": "10",
      "line": "7833",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FLASH_OBR_nRST_STOP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@596639@macro@FLASH_OBR_nRST_STDBY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_OBR_nRST_STDBY",
    "location": {
      "column": "10",
      "line": "7834",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FLASH_OBR_nRST_STDBY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@596734@macro@FLASH_OBR_BFB2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_OBR_BFB2",
    "location": {
      "column": "10",
      "line": "7835",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FLASH_OBR_BFB2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@596907@macro@FLASH_WRPR_WRP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_WRPR_WRP",
    "location": {
      "column": "10",
      "line": "7838",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FLASH_WRPR_WRP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@597175@macro@FLASH_RDP_RDP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_RDP_RDP",
    "location": {
      "column": "10",
      "line": "7843",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FLASH_RDP_RDP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@597287@macro@FLASH_RDP_nRDP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_RDP_nRDP",
    "location": {
      "column": "10",
      "line": "7844",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FLASH_RDP_nRDP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@597496@macro@FLASH_USER_USER",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_USER_USER",
    "location": {
      "column": "10",
      "line": "7847",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FLASH_USER_USER",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@597597@macro@FLASH_USER_nUSER",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_USER_nUSER",
    "location": {
      "column": "10",
      "line": "7848",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FLASH_USER_nUSER",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@597795@macro@FLASH_Data0_Data0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_Data0_Data0",
    "location": {
      "column": "10",
      "line": "7851",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FLASH_Data0_Data0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@597909@macro@FLASH_Data0_nData0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_Data0_nData0",
    "location": {
      "column": "10",
      "line": "7852",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FLASH_Data0_nData0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@598120@macro@FLASH_Data1_Data1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_Data1_Data1",
    "location": {
      "column": "10",
      "line": "7855",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FLASH_Data1_Data1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@598234@macro@FLASH_Data1_nData1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_Data1_nData1",
    "location": {
      "column": "10",
      "line": "7856",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FLASH_Data1_nData1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@598445@macro@FLASH_WRP0_WRP0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_WRP0_WRP0",
    "location": {
      "column": "10",
      "line": "7859",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FLASH_WRP0_WRP0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@598572@macro@FLASH_WRP0_nWRP0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_WRP0_nWRP0",
    "location": {
      "column": "10",
      "line": "7860",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FLASH_WRP0_nWRP0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@598796@macro@FLASH_WRP1_WRP1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_WRP1_WRP1",
    "location": {
      "column": "10",
      "line": "7863",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FLASH_WRP1_WRP1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@598923@macro@FLASH_WRP1_nWRP1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_WRP1_nWRP1",
    "location": {
      "column": "10",
      "line": "7864",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FLASH_WRP1_nWRP1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@599147@macro@FLASH_WRP2_WRP2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_WRP2_WRP2",
    "location": {
      "column": "10",
      "line": "7867",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FLASH_WRP2_WRP2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@599274@macro@FLASH_WRP2_nWRP2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_WRP2_nWRP2",
    "location": {
      "column": "10",
      "line": "7868",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FLASH_WRP2_nWRP2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@599498@macro@FLASH_WRP3_WRP3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_WRP3_WRP3",
    "location": {
      "column": "10",
      "line": "7871",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FLASH_WRP3_WRP3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@599625@macro@FLASH_WRP3_nWRP3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_WRP3_nWRP3",
    "location": {
      "column": "10",
      "line": "7872",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "FLASH_WRP3_nWRP3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@633335@macro@SET_BIT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SET_BIT",
    "location": {
      "column": "9",
      "line": "8304",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "SET_BIT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@633385@macro@CLEAR_BIT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CLEAR_BIT",
    "location": {
      "column": "9",
      "line": "8306",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CLEAR_BIT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@633436@macro@READ_BIT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "READ_BIT",
    "location": {
      "column": "9",
      "line": "8308",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "READ_BIT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@633485@macro@CLEAR_REG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CLEAR_REG",
    "location": {
      "column": "9",
      "line": "8310",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "CLEAR_REG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@633534@macro@WRITE_REG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WRITE_REG",
    "location": {
      "column": "9",
      "line": "8312",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "WRITE_REG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@633583@macro@READ_REG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "READ_REG",
    "location": {
      "column": "9",
      "line": "8314",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "READ_REG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x.h@633624@macro@MODIFY_REG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "MODIFY_REG",
    "location": {
      "column": "9",
      "line": "8316",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x.h"
    },
    "name": "MODIFY_REG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_fsmc.h@1172@macro@__STM32F10x_FSMC_H",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__STM32F10x_FSMC_H",
    "location": {
      "column": "9",
      "line": "25",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_fsmc.h"
    },
    "name": "__STM32F10x_FSMC_H",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@FSMC_NORSRAMTimingInitTypeDef",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "50",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_fsmc.h"
    },
    "members": [
      {
        "ID": "c:@SA@FSMC_NORSRAMTimingInitTypeDef@FI@FSMC_AddressSetupTime",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "FSMC_AddressSetupTime",
        "location": {
          "column": "12",
          "line": "52",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_fsmc.h"
        },
        "name": "FSMC_AddressSetupTime",
        "origin": "user_include",
        "scope": "_anonymous_stm32f10x_fsmc_h_50_9"
      },
      {
        "ID": "c:@SA@FSMC_NORSRAMTimingInitTypeDef@FI@FSMC_AddressHoldTime",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "FSMC_AddressHoldTime",
        "location": {
          "column": "12",
          "line": "57",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_fsmc.h"
        },
        "name": "FSMC_AddressHoldTime",
        "origin": "user_include",
        "scope": "_anonymous_stm32f10x_fsmc_h_50_9"
      },
      {
        "ID": "c:@SA@FSMC_NORSRAMTimingInitTypeDef@FI@FSMC_DataSetupTime",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "FSMC_DataSetupTime",
        "location": {
          "column": "12",
          "line": "62",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_fsmc.h"
        },
        "name": "FSMC_DataSetupTime",
        "origin": "user_include",
        "scope": "_anonymous_stm32f10x_fsmc_h_50_9"
      },
      {
        "ID": "c:@SA@FSMC_NORSRAMTimingInitTypeDef@FI@FSMC_BusTurnAroundDuration",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "FSMC_BusTurnAroundDuration",
        "location": {
          "column": "12",
          "line": "67",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_fsmc.h"
        },
        "name": "FSMC_BusTurnAroundDuration",
        "origin": "user_include",
        "scope": "_anonymous_stm32f10x_fsmc_h_50_9"
      },
      {
        "ID": "c:@SA@FSMC_NORSRAMTimingInitTypeDef@FI@FSMC_CLKDivision",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "FSMC_CLKDivision",
        "location": {
          "column": "12",
          "line": "72",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_fsmc.h"
        },
        "name": "FSMC_CLKDivision",
        "origin": "user_include",
        "scope": "_anonymous_stm32f10x_fsmc_h_50_9"
      },
      {
        "ID": "c:@SA@FSMC_NORSRAMTimingInitTypeDef@FI@FSMC_DataLatency",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "FSMC_DataLatency",
        "location": {
          "column": "12",
          "line": "76",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_fsmc.h"
        },
        "name": "FSMC_DataLatency",
        "origin": "user_include",
        "scope": "_anonymous_stm32f10x_fsmc_h_50_9"
      },
      {
        "ID": "c:@SA@FSMC_NORSRAMTimingInitTypeDef@FI@FSMC_AccessMode",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "FSMC_AccessMode",
        "location": {
          "column": "12",
          "line": "84",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_fsmc.h"
        },
        "name": "FSMC_AccessMode",
        "origin": "user_include",
        "scope": "_anonymous_stm32f10x_fsmc_h_50_9"
      },
      {
        "ID": "c:@T@FSMC_NORSRAMTimingInitTypeDef",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct FSMC_NORSRAMTimingInitTypeDef",
        "location": {
          "column": "2",
          "line": "86",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_fsmc.h"
        },
        "name": "FSMC_NORSRAMTimingInitTypeDef",
        "origin": "user_include",
        "scope": "_anonymous_stm32f10x_fsmc_h_50_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@FSMC_NORSRAMInitTypeDef",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "92",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_fsmc.h"
    },
    "members": [
      {
        "ID": "c:@SA@FSMC_NORSRAMInitTypeDef@FI@FSMC_Bank",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "FSMC_Bank",
        "location": {
          "column": "12",
          "line": "94",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_fsmc.h"
        },
        "name": "FSMC_Bank",
        "origin": "user_include",
        "scope": "_anonymous_stm32f10x_fsmc_h_92_9"
      },
      {
        "ID": "c:@SA@FSMC_NORSRAMInitTypeDef@FI@FSMC_DataAddressMux",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "FSMC_DataAddressMux",
        "location": {
          "column": "12",
          "line": "97",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_fsmc.h"
        },
        "name": "FSMC_DataAddressMux",
        "origin": "user_include",
        "scope": "_anonymous_stm32f10x_fsmc_h_92_9"
      },
      {
        "ID": "c:@SA@FSMC_NORSRAMInitTypeDef@FI@FSMC_MemoryType",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "FSMC_MemoryType",
        "location": {
          "column": "12",
          "line": "101",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_fsmc.h"
        },
        "name": "FSMC_MemoryType",
        "origin": "user_include",
        "scope": "_anonymous_stm32f10x_fsmc_h_92_9"
      },
      {
        "ID": "c:@SA@FSMC_NORSRAMInitTypeDef@FI@FSMC_MemoryDataWidth",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "FSMC_MemoryDataWidth",
        "location": {
          "column": "12",
          "line": "105",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_fsmc.h"
        },
        "name": "FSMC_MemoryDataWidth",
        "origin": "user_include",
        "scope": "_anonymous_stm32f10x_fsmc_h_92_9"
      },
      {
        "ID": "c:@SA@FSMC_NORSRAMInitTypeDef@FI@FSMC_BurstAccessMode",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "FSMC_BurstAccessMode",
        "location": {
          "column": "12",
          "line": "108",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_fsmc.h"
        },
        "name": "FSMC_BurstAccessMode",
        "origin": "user_include",
        "scope": "_anonymous_stm32f10x_fsmc_h_92_9"
      },
      {
        "ID": "c:@SA@FSMC_NORSRAMInitTypeDef@FI@FSMC_AsynchronousWait",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "FSMC_AsynchronousWait",
        "location": {
          "column": "12",
          "line": "112",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_fsmc.h"
        },
        "name": "FSMC_AsynchronousWait",
        "origin": "user_include",
        "scope": "_anonymous_stm32f10x_fsmc_h_92_9"
      },
      {
        "ID": "c:@SA@FSMC_NORSRAMInitTypeDef@FI@FSMC_WaitSignalPolarity",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "FSMC_WaitSignalPolarity",
        "location": {
          "column": "12",
          "line": "116",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_fsmc.h"
        },
        "name": "FSMC_WaitSignalPolarity",
        "origin": "user_include",
        "scope": "_anonymous_stm32f10x_fsmc_h_92_9"
      },
      {
        "ID": "c:@SA@FSMC_NORSRAMInitTypeDef@FI@FSMC_WrapMode",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "FSMC_WrapMode",
        "location": {
          "column": "12",
          "line": "120",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_fsmc.h"
        },
        "name": "FSMC_WrapMode",
        "origin": "user_include",
        "scope": "_anonymous_stm32f10x_fsmc_h_92_9"
      },
      {
        "ID": "c:@SA@FSMC_NORSRAMInitTypeDef@FI@FSMC_WaitSignalActive",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "FSMC_WaitSignalActive",
        "location": {
          "column": "12",
          "line": "124",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_fsmc.h"
        },
        "name": "FSMC_WaitSignalActive",
        "origin": "user_include",
        "scope": "_anonymous_stm32f10x_fsmc_h_92_9"
      },
      {
        "ID": "c:@SA@FSMC_NORSRAMInitTypeDef@FI@FSMC_WriteOperation",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "FSMC_WriteOperation",
        "location": {
          "column": "12",
          "line": "129",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_fsmc.h"
        },
        "name": "FSMC_WriteOperation",
        "origin": "user_include",
        "scope": "_anonymous_stm32f10x_fsmc_h_92_9"
      },
      {
        "ID": "c:@SA@FSMC_NORSRAMInitTypeDef@FI@FSMC_WaitSignal",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "FSMC_WaitSignal",
        "location": {
          "column": "12",
          "line": "132",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_fsmc.h"
        },
        "name": "FSMC_WaitSignal",
        "origin": "user_include",
        "scope": "_anonymous_stm32f10x_fsmc_h_92_9"
      },
      {
        "ID": "c:@SA@FSMC_NORSRAMInitTypeDef@FI@FSMC_ExtendedMode",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "FSMC_ExtendedMode",
        "location": {
          "column": "12",
          "line": "136",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_fsmc.h"
        },
        "name": "FSMC_ExtendedMode",
        "origin": "user_include",
        "scope": "_anonymous_stm32f10x_fsmc_h_92_9"
      },
      {
        "ID": "c:@SA@FSMC_NORSRAMInitTypeDef@FI@FSMC_WriteBurst",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "FSMC_WriteBurst",
        "location": {
          "column": "12",
          "line": "139",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_fsmc.h"
        },
        "name": "FSMC_WriteBurst",
        "origin": "user_include",
        "scope": "_anonymous_stm32f10x_fsmc_h_92_9"
      },
      {
        "ID": "c:@SA@FSMC_NORSRAMInitTypeDef@FI@FSMC_ReadWriteTimingStruct",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "FSMC_ReadWriteTimingStruct",
        "location": {
          "column": "34",
          "line": "142",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_fsmc.h"
        },
        "name": "FSMC_ReadWriteTimingStruct",
        "origin": "user_include",
        "scope": "_anonymous_stm32f10x_fsmc_h_92_9"
      },
      {
        "ID": "c:@SA@FSMC_NORSRAMInitTypeDef@FI@FSMC_WriteTimingStruct",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "FSMC_WriteTimingStruct",
        "location": {
          "column": "34",
          "line": "144",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_fsmc.h"
        },
        "name": "FSMC_WriteTimingStruct",
        "origin": "user_include",
        "scope": "_anonymous_stm32f10x_fsmc_h_92_9"
      },
      {
        "ID": "c:@T@FSMC_NORSRAMInitTypeDef",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct FSMC_NORSRAMInitTypeDef",
        "location": {
          "column": "2",
          "line": "145",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_fsmc.h"
        },
        "name": "FSMC_NORSRAMInitTypeDef",
        "origin": "user_include",
        "scope": "_anonymous_stm32f10x_fsmc_h_92_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@FSMC_NAND_PCCARDTimingInitTypeDef",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "151",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_fsmc.h"
    },
    "members": [
      {
        "ID": "c:@SA@FSMC_NAND_PCCARDTimingInitTypeDef@FI@FSMC_SetupTime",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "FSMC_SetupTime",
        "location": {
          "column": "12",
          "line": "153",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_fsmc.h"
        },
        "name": "FSMC_SetupTime",
        "origin": "user_include",
        "scope": "_anonymous_stm32f10x_fsmc_h_151_9"
      },
      {
        "ID": "c:@SA@FSMC_NAND_PCCARDTimingInitTypeDef@FI@FSMC_WaitSetupTime",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "FSMC_WaitSetupTime",
        "location": {
          "column": "12",
          "line": "159",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_fsmc.h"
        },
        "name": "FSMC_WaitSetupTime",
        "origin": "user_include",
        "scope": "_anonymous_stm32f10x_fsmc_h_151_9"
      },
      {
        "ID": "c:@SA@FSMC_NAND_PCCARDTimingInitTypeDef@FI@FSMC_HoldSetupTime",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "FSMC_HoldSetupTime",
        "location": {
          "column": "12",
          "line": "165",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_fsmc.h"
        },
        "name": "FSMC_HoldSetupTime",
        "origin": "user_include",
        "scope": "_anonymous_stm32f10x_fsmc_h_151_9"
      },
      {
        "ID": "c:@SA@FSMC_NAND_PCCARDTimingInitTypeDef@FI@FSMC_HiZSetupTime",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "FSMC_HiZSetupTime",
        "location": {
          "column": "12",
          "line": "172",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_fsmc.h"
        },
        "name": "FSMC_HiZSetupTime",
        "origin": "user_include",
        "scope": "_anonymous_stm32f10x_fsmc_h_151_9"
      },
      {
        "ID": "c:@T@FSMC_NAND_PCCARDTimingInitTypeDef",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct FSMC_NAND_PCCARDTimingInitTypeDef",
        "location": {
          "column": "2",
          "line": "177",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_fsmc.h"
        },
        "name": "FSMC_NAND_PCCARDTimingInitTypeDef",
        "origin": "user_include",
        "scope": "_anonymous_stm32f10x_fsmc_h_151_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@FSMC_NANDInitTypeDef",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "183",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_fsmc.h"
    },
    "members": [
      {
        "ID": "c:@SA@FSMC_NANDInitTypeDef@FI@FSMC_Bank",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "FSMC_Bank",
        "location": {
          "column": "12",
          "line": "185",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_fsmc.h"
        },
        "name": "FSMC_Bank",
        "origin": "user_include",
        "scope": "_anonymous_stm32f10x_fsmc_h_183_9"
      },
      {
        "ID": "c:@SA@FSMC_NANDInitTypeDef@FI@FSMC_Waitfeature",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "FSMC_Waitfeature",
        "location": {
          "column": "12",
          "line": "188",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_fsmc.h"
        },
        "name": "FSMC_Waitfeature",
        "origin": "user_include",
        "scope": "_anonymous_stm32f10x_fsmc_h_183_9"
      },
      {
        "ID": "c:@SA@FSMC_NANDInitTypeDef@FI@FSMC_MemoryDataWidth",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "FSMC_MemoryDataWidth",
        "location": {
          "column": "12",
          "line": "191",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_fsmc.h"
        },
        "name": "FSMC_MemoryDataWidth",
        "origin": "user_include",
        "scope": "_anonymous_stm32f10x_fsmc_h_183_9"
      },
      {
        "ID": "c:@SA@FSMC_NANDInitTypeDef@FI@FSMC_ECC",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "FSMC_ECC",
        "location": {
          "column": "12",
          "line": "194",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_fsmc.h"
        },
        "name": "FSMC_ECC",
        "origin": "user_include",
        "scope": "_anonymous_stm32f10x_fsmc_h_183_9"
      },
      {
        "ID": "c:@SA@FSMC_NANDInitTypeDef@FI@FSMC_ECCPageSize",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "FSMC_ECCPageSize",
        "location": {
          "column": "12",
          "line": "197",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_fsmc.h"
        },
        "name": "FSMC_ECCPageSize",
        "origin": "user_include",
        "scope": "_anonymous_stm32f10x_fsmc_h_183_9"
      },
      {
        "ID": "c:@SA@FSMC_NANDInitTypeDef@FI@FSMC_TCLRSetupTime",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "FSMC_TCLRSetupTime",
        "location": {
          "column": "12",
          "line": "200",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_fsmc.h"
        },
        "name": "FSMC_TCLRSetupTime",
        "origin": "user_include",
        "scope": "_anonymous_stm32f10x_fsmc_h_183_9"
      },
      {
        "ID": "c:@SA@FSMC_NANDInitTypeDef@FI@FSMC_TARSetupTime",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "FSMC_TARSetupTime",
        "location": {
          "column": "12",
          "line": "204",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_fsmc.h"
        },
        "name": "FSMC_TARSetupTime",
        "origin": "user_include",
        "scope": "_anonymous_stm32f10x_fsmc_h_183_9"
      },
      {
        "ID": "c:@SA@FSMC_NANDInitTypeDef@FI@FSMC_CommonSpaceTimingStruct",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "FSMC_CommonSpaceTimingStruct",
        "location": {
          "column": "39",
          "line": "208",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_fsmc.h"
        },
        "name": "FSMC_CommonSpaceTimingStruct",
        "origin": "user_include",
        "scope": "_anonymous_stm32f10x_fsmc_h_183_9"
      },
      {
        "ID": "c:@SA@FSMC_NANDInitTypeDef@FI@FSMC_AttributeSpaceTimingStruct",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "FSMC_AttributeSpaceTimingStruct",
        "location": {
          "column": "39",
          "line": "210",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_fsmc.h"
        },
        "name": "FSMC_AttributeSpaceTimingStruct",
        "origin": "user_include",
        "scope": "_anonymous_stm32f10x_fsmc_h_183_9"
      },
      {
        "ID": "c:@T@FSMC_NANDInitTypeDef",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct FSMC_NANDInitTypeDef",
        "location": {
          "column": "2",
          "line": "211",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_fsmc.h"
        },
        "name": "FSMC_NANDInitTypeDef",
        "origin": "user_include",
        "scope": "_anonymous_stm32f10x_fsmc_h_183_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@FSMC_PCCARDInitTypeDef",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "217",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_fsmc.h"
    },
    "members": [
      {
        "ID": "c:@SA@FSMC_PCCARDInitTypeDef@FI@FSMC_Waitfeature",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "FSMC_Waitfeature",
        "location": {
          "column": "12",
          "line": "219",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_fsmc.h"
        },
        "name": "FSMC_Waitfeature",
        "origin": "user_include",
        "scope": "_anonymous_stm32f10x_fsmc_h_217_9"
      },
      {
        "ID": "c:@SA@FSMC_PCCARDInitTypeDef@FI@FSMC_TCLRSetupTime",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "FSMC_TCLRSetupTime",
        "location": {
          "column": "12",
          "line": "222",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_fsmc.h"
        },
        "name": "FSMC_TCLRSetupTime",
        "origin": "user_include",
        "scope": "_anonymous_stm32f10x_fsmc_h_217_9"
      },
      {
        "ID": "c:@SA@FSMC_PCCARDInitTypeDef@FI@FSMC_TARSetupTime",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "FSMC_TARSetupTime",
        "location": {
          "column": "12",
          "line": "226",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_fsmc.h"
        },
        "name": "FSMC_TARSetupTime",
        "origin": "user_include",
        "scope": "_anonymous_stm32f10x_fsmc_h_217_9"
      },
      {
        "ID": "c:@SA@FSMC_PCCARDInitTypeDef@FI@FSMC_CommonSpaceTimingStruct",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "FSMC_CommonSpaceTimingStruct",
        "location": {
          "column": "39",
          "line": "231",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_fsmc.h"
        },
        "name": "FSMC_CommonSpaceTimingStruct",
        "origin": "user_include",
        "scope": "_anonymous_stm32f10x_fsmc_h_217_9"
      },
      {
        "ID": "c:@SA@FSMC_PCCARDInitTypeDef@FI@FSMC_AttributeSpaceTimingStruct",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "FSMC_AttributeSpaceTimingStruct",
        "location": {
          "column": "39",
          "line": "233",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_fsmc.h"
        },
        "name": "FSMC_AttributeSpaceTimingStruct",
        "origin": "user_include",
        "scope": "_anonymous_stm32f10x_fsmc_h_217_9"
      },
      {
        "ID": "c:@SA@FSMC_PCCARDInitTypeDef@FI@FSMC_IOSpaceTimingStruct",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "FSMC_IOSpaceTimingStruct",
        "location": {
          "column": "39",
          "line": "235",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_fsmc.h"
        },
        "name": "FSMC_IOSpaceTimingStruct",
        "origin": "user_include",
        "scope": "_anonymous_stm32f10x_fsmc_h_217_9"
      },
      {
        "ID": "c:@T@FSMC_PCCARDInitTypeDef",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct FSMC_PCCARDInitTypeDef",
        "location": {
          "column": "2",
          "line": "236",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_fsmc.h"
        },
        "name": "FSMC_PCCARDInitTypeDef",
        "origin": "user_include",
        "scope": "_anonymous_stm32f10x_fsmc_h_217_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_fsmc.h@13427@macro@FSMC_Bank1_NORSRAM1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_Bank1_NORSRAM1",
    "location": {
      "column": "9",
      "line": "249",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_fsmc.h"
    },
    "name": "FSMC_Bank1_NORSRAM1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_fsmc.h@13507@macro@FSMC_Bank1_NORSRAM2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_Bank1_NORSRAM2",
    "location": {
      "column": "9",
      "line": "250",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_fsmc.h"
    },
    "name": "FSMC_Bank1_NORSRAM2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_fsmc.h@13587@macro@FSMC_Bank1_NORSRAM3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_Bank1_NORSRAM3",
    "location": {
      "column": "9",
      "line": "251",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_fsmc.h"
    },
    "name": "FSMC_Bank1_NORSRAM3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_fsmc.h@13667@macro@FSMC_Bank1_NORSRAM4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_Bank1_NORSRAM4",
    "location": {
      "column": "9",
      "line": "252",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_fsmc.h"
    },
    "name": "FSMC_Bank1_NORSRAM4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_fsmc.h@13815@macro@FSMC_Bank2_NAND",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_Bank2_NAND",
    "location": {
      "column": "9",
      "line": "260",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_fsmc.h"
    },
    "name": "FSMC_Bank2_NAND",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_fsmc.h@13895@macro@FSMC_Bank3_NAND",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_Bank3_NAND",
    "location": {
      "column": "9",
      "line": "261",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_fsmc.h"
    },
    "name": "FSMC_Bank3_NAND",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_fsmc.h@14047@macro@FSMC_Bank4_PCCARD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_Bank4_PCCARD",
    "location": {
      "column": "9",
      "line": "269",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_fsmc.h"
    },
    "name": "FSMC_Bank4_PCCARD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_fsmc.h@14148@macro@IS_FSMC_NORSRAM_BANK",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_FSMC_NORSRAM_BANK",
    "location": {
      "column": "9",
      "line": "274",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_fsmc.h"
    },
    "name": "IS_FSMC_NORSRAM_BANK",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_fsmc.h@14442@macro@IS_FSMC_NAND_BANK",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_FSMC_NAND_BANK",
    "location": {
      "column": "9",
      "line": "279",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_fsmc.h"
    },
    "name": "IS_FSMC_NAND_BANK",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_fsmc.h@14574@macro@IS_FSMC_GETFLAG_BANK",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_FSMC_GETFLAG_BANK",
    "location": {
      "column": "9",
      "line": "282",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_fsmc.h"
    },
    "name": "IS_FSMC_GETFLAG_BANK",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_fsmc.h@14784@macro@IS_FSMC_IT_BANK",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_FSMC_IT_BANK",
    "location": {
      "column": "9",
      "line": "286",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_fsmc.h"
    },
    "name": "IS_FSMC_IT_BANK",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_fsmc.h@15098@macro@FSMC_DataAddressMux_Disable",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_DataAddressMux_Disable",
    "location": {
      "column": "9",
      "line": "298",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_fsmc.h"
    },
    "name": "FSMC_DataAddressMux_Disable",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_fsmc.h@15180@macro@FSMC_DataAddressMux_Enable",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_DataAddressMux_Enable",
    "location": {
      "column": "9",
      "line": "299",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_fsmc.h"
    },
    "name": "FSMC_DataAddressMux_Enable",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_fsmc.h@15262@macro@IS_FSMC_MUX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_FSMC_MUX",
    "location": {
      "column": "9",
      "line": "300",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_fsmc.h"
    },
    "name": "IS_FSMC_MUX",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_fsmc.h@15471@macro@FSMC_MemoryType_SRAM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_MemoryType_SRAM",
    "location": {
      "column": "9",
      "line": "311",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_fsmc.h"
    },
    "name": "FSMC_MemoryType_SRAM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_fsmc.h@15551@macro@FSMC_MemoryType_PSRAM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_MemoryType_PSRAM",
    "location": {
      "column": "9",
      "line": "312",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_fsmc.h"
    },
    "name": "FSMC_MemoryType_PSRAM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_fsmc.h@15631@macro@FSMC_MemoryType_NOR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_MemoryType_NOR",
    "location": {
      "column": "9",
      "line": "313",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_fsmc.h"
    },
    "name": "FSMC_MemoryType_NOR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_fsmc.h@15711@macro@IS_FSMC_MEMORY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_FSMC_MEMORY",
    "location": {
      "column": "9",
      "line": "314",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_fsmc.h"
    },
    "name": "IS_FSMC_MEMORY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_fsmc.h@15996@macro@FSMC_MemoryDataWidth_8b",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_MemoryDataWidth_8b",
    "location": {
      "column": "9",
      "line": "326",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_fsmc.h"
    },
    "name": "FSMC_MemoryDataWidth_8b",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_fsmc.h@16076@macro@FSMC_MemoryDataWidth_16b",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_MemoryDataWidth_16b",
    "location": {
      "column": "9",
      "line": "327",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_fsmc.h"
    },
    "name": "FSMC_MemoryDataWidth_16b",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_fsmc.h@16156@macro@IS_FSMC_MEMORY_WIDTH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_FSMC_MEMORY_WIDTH",
    "location": {
      "column": "9",
      "line": "328",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_fsmc.h"
    },
    "name": "IS_FSMC_MEMORY_WIDTH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_fsmc.h@16391@macro@FSMC_BurstAccessMode_Disable",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BurstAccessMode_Disable",
    "location": {
      "column": "9",
      "line": "339",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_fsmc.h"
    },
    "name": "FSMC_BurstAccessMode_Disable",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_fsmc.h@16472@macro@FSMC_BurstAccessMode_Enable",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BurstAccessMode_Enable",
    "location": {
      "column": "9",
      "line": "340",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_fsmc.h"
    },
    "name": "FSMC_BurstAccessMode_Enable",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_fsmc.h@16552@macro@IS_FSMC_BURSTMODE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_FSMC_BURSTMODE",
    "location": {
      "column": "9",
      "line": "341",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_fsmc.h"
    },
    "name": "IS_FSMC_BURSTMODE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_fsmc.h@16786@macro@FSMC_AsynchronousWait_Disable",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_AsynchronousWait_Disable",
    "location": {
      "column": "9",
      "line": "350",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_fsmc.h"
    },
    "name": "FSMC_AsynchronousWait_Disable",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_fsmc.h@16866@macro@FSMC_AsynchronousWait_Enable",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_AsynchronousWait_Enable",
    "location": {
      "column": "9",
      "line": "351",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_fsmc.h"
    },
    "name": "FSMC_AsynchronousWait_Enable",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_fsmc.h@16946@macro@IS_FSMC_ASYNWAIT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_FSMC_ASYNWAIT",
    "location": {
      "column": "9",
      "line": "352",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_fsmc.h"
    },
    "name": "IS_FSMC_ASYNWAIT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_fsmc.h@17188@macro@FSMC_WaitSignalPolarity_Low",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_WaitSignalPolarity_Low",
    "location": {
      "column": "9",
      "line": "363",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_fsmc.h"
    },
    "name": "FSMC_WaitSignalPolarity_Low",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_fsmc.h@17268@macro@FSMC_WaitSignalPolarity_High",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_WaitSignalPolarity_High",
    "location": {
      "column": "9",
      "line": "364",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_fsmc.h"
    },
    "name": "FSMC_WaitSignalPolarity_High",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_fsmc.h@17348@macro@IS_FSMC_WAIT_POLARITY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_FSMC_WAIT_POLARITY",
    "location": {
      "column": "9",
      "line": "365",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_fsmc.h"
    },
    "name": "IS_FSMC_WAIT_POLARITY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_fsmc.h@17598@macro@FSMC_WrapMode_Disable",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_WrapMode_Disable",
    "location": {
      "column": "9",
      "line": "376",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_fsmc.h"
    },
    "name": "FSMC_WrapMode_Disable",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_fsmc.h@17678@macro@FSMC_WrapMode_Enable",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_WrapMode_Enable",
    "location": {
      "column": "9",
      "line": "377",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_fsmc.h"
    },
    "name": "FSMC_WrapMode_Enable",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_fsmc.h@17759@macro@IS_FSMC_WRAP_MODE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_FSMC_WRAP_MODE",
    "location": {
      "column": "9",
      "line": "378",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_fsmc.h"
    },
    "name": "IS_FSMC_WRAP_MODE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_fsmc.h@17972@macro@FSMC_WaitSignalActive_BeforeWaitState",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_WaitSignalActive_BeforeWaitState",
    "location": {
      "column": "9",
      "line": "389",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_fsmc.h"
    },
    "name": "FSMC_WaitSignalActive_BeforeWaitState",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_fsmc.h@18052@macro@FSMC_WaitSignalActive_DuringWaitState",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_WaitSignalActive_DuringWaitState",
    "location": {
      "column": "9",
      "line": "390",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_fsmc.h"
    },
    "name": "FSMC_WaitSignalActive_DuringWaitState",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_fsmc.h@18133@macro@IS_FSMC_WAIT_SIGNAL_ACTIVE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_FSMC_WAIT_SIGNAL_ACTIVE",
    "location": {
      "column": "9",
      "line": "391",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_fsmc.h"
    },
    "name": "IS_FSMC_WAIT_SIGNAL_ACTIVE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_fsmc.h@18409@macro@FSMC_WriteOperation_Disable",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_WriteOperation_Disable",
    "location": {
      "column": "9",
      "line": "402",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_fsmc.h"
    },
    "name": "FSMC_WriteOperation_Disable",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_fsmc.h@18489@macro@FSMC_WriteOperation_Enable",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_WriteOperation_Enable",
    "location": {
      "column": "9",
      "line": "403",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_fsmc.h"
    },
    "name": "FSMC_WriteOperation_Enable",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_fsmc.h@18569@macro@IS_FSMC_WRITE_OPERATION",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_FSMC_WRITE_OPERATION",
    "location": {
      "column": "9",
      "line": "404",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_fsmc.h"
    },
    "name": "IS_FSMC_WRITE_OPERATION",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_fsmc.h@18856@macro@FSMC_WaitSignal_Disable",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_WaitSignal_Disable",
    "location": {
      "column": "9",
      "line": "415",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_fsmc.h"
    },
    "name": "FSMC_WaitSignal_Disable",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_fsmc.h@18936@macro@FSMC_WaitSignal_Enable",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_WaitSignal_Enable",
    "location": {
      "column": "9",
      "line": "416",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_fsmc.h"
    },
    "name": "FSMC_WaitSignal_Enable",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_fsmc.h@19017@macro@IS_FSMC_WAITE_SIGNAL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_FSMC_WAITE_SIGNAL",
    "location": {
      "column": "9",
      "line": "417",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_fsmc.h"
    },
    "name": "IS_FSMC_WAITE_SIGNAL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_fsmc.h@19248@macro@FSMC_ExtendedMode_Disable",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_ExtendedMode_Disable",
    "location": {
      "column": "9",
      "line": "427",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_fsmc.h"
    },
    "name": "FSMC_ExtendedMode_Disable",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_fsmc.h@19328@macro@FSMC_ExtendedMode_Enable",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_ExtendedMode_Enable",
    "location": {
      "column": "9",
      "line": "428",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_fsmc.h"
    },
    "name": "FSMC_ExtendedMode_Enable",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_fsmc.h@19410@macro@IS_FSMC_EXTENDED_MODE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_FSMC_EXTENDED_MODE",
    "location": {
      "column": "9",
      "line": "430",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_fsmc.h"
    },
    "name": "IS_FSMC_EXTENDED_MODE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_fsmc.h@19640@macro@FSMC_WriteBurst_Disable",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_WriteBurst_Disable",
    "location": {
      "column": "9",
      "line": "441",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_fsmc.h"
    },
    "name": "FSMC_WriteBurst_Disable",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_fsmc.h@19720@macro@FSMC_WriteBurst_Enable",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_WriteBurst_Enable",
    "location": {
      "column": "9",
      "line": "442",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_fsmc.h"
    },
    "name": "FSMC_WriteBurst_Enable",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_fsmc.h@19801@macro@IS_FSMC_WRITE_BURST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_FSMC_WRITE_BURST",
    "location": {
      "column": "9",
      "line": "443",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_fsmc.h"
    },
    "name": "IS_FSMC_WRITE_BURST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_fsmc.h@20031@macro@IS_FSMC_ADDRESS_SETUP_TIME",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_FSMC_ADDRESS_SETUP_TIME",
    "location": {
      "column": "9",
      "line": "453",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_fsmc.h"
    },
    "name": "IS_FSMC_ADDRESS_SETUP_TIME",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_fsmc.h@20167@macro@IS_FSMC_ADDRESS_HOLD_TIME",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_FSMC_ADDRESS_HOLD_TIME",
    "location": {
      "column": "9",
      "line": "463",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_fsmc.h"
    },
    "name": "IS_FSMC_ADDRESS_HOLD_TIME",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_fsmc.h@20300@macro@IS_FSMC_DATASETUP_TIME",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_FSMC_DATASETUP_TIME",
    "location": {
      "column": "9",
      "line": "473",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_fsmc.h"
    },
    "name": "IS_FSMC_DATASETUP_TIME",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_fsmc.h@20458@macro@IS_FSMC_TURNAROUND_TIME",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_FSMC_TURNAROUND_TIME",
    "location": {
      "column": "9",
      "line": "483",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_fsmc.h"
    },
    "name": "IS_FSMC_TURNAROUND_TIME",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_fsmc.h@20586@macro@IS_FSMC_CLK_DIV",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_FSMC_CLK_DIV",
    "location": {
      "column": "9",
      "line": "493",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_fsmc.h"
    },
    "name": "IS_FSMC_CLK_DIV",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_fsmc.h@20704@macro@IS_FSMC_DATA_LATENCY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_FSMC_DATA_LATENCY",
    "location": {
      "column": "9",
      "line": "503",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_fsmc.h"
    },
    "name": "IS_FSMC_DATA_LATENCY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_fsmc.h@20834@macro@FSMC_AccessMode_A",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_AccessMode_A",
    "location": {
      "column": "9",
      "line": "513",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_fsmc.h"
    },
    "name": "FSMC_AccessMode_A",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_fsmc.h@20914@macro@FSMC_AccessMode_B",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_AccessMode_B",
    "location": {
      "column": "9",
      "line": "514",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_fsmc.h"
    },
    "name": "FSMC_AccessMode_B",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_fsmc.h@20995@macro@FSMC_AccessMode_C",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_AccessMode_C",
    "location": {
      "column": "9",
      "line": "515",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_fsmc.h"
    },
    "name": "FSMC_AccessMode_C",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_fsmc.h@21075@macro@FSMC_AccessMode_D",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_AccessMode_D",
    "location": {
      "column": "9",
      "line": "516",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_fsmc.h"
    },
    "name": "FSMC_AccessMode_D",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_fsmc.h@21155@macro@IS_FSMC_ACCESS_MODE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_FSMC_ACCESS_MODE",
    "location": {
      "column": "9",
      "line": "517",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_fsmc.h"
    },
    "name": "IS_FSMC_ACCESS_MODE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_fsmc.h@21587@macro@FSMC_Waitfeature_Disable",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_Waitfeature_Disable",
    "location": {
      "column": "9",
      "line": "538",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_fsmc.h"
    },
    "name": "FSMC_Waitfeature_Disable",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_fsmc.h@21667@macro@FSMC_Waitfeature_Enable",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_Waitfeature_Enable",
    "location": {
      "column": "9",
      "line": "539",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_fsmc.h"
    },
    "name": "FSMC_Waitfeature_Enable",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_fsmc.h@21747@macro@IS_FSMC_WAIT_FEATURE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_FSMC_WAIT_FEATURE",
    "location": {
      "column": "9",
      "line": "540",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_fsmc.h"
    },
    "name": "IS_FSMC_WAIT_FEATURE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_fsmc.h@21978@macro@FSMC_ECC_Disable",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_ECC_Disable",
    "location": {
      "column": "9",
      "line": "552",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_fsmc.h"
    },
    "name": "FSMC_ECC_Disable",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_fsmc.h@22058@macro@FSMC_ECC_Enable",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_ECC_Enable",
    "location": {
      "column": "9",
      "line": "553",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_fsmc.h"
    },
    "name": "FSMC_ECC_Enable",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_fsmc.h@22138@macro@IS_FSMC_ECC_STATE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_FSMC_ECC_STATE",
    "location": {
      "column": "9",
      "line": "554",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_fsmc.h"
    },
    "name": "IS_FSMC_ECC_STATE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_fsmc.h@22347@macro@FSMC_ECCPageSize_256Bytes",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_ECCPageSize_256Bytes",
    "location": {
      "column": "9",
      "line": "565",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_fsmc.h"
    },
    "name": "FSMC_ECCPageSize_256Bytes",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_fsmc.h@22427@macro@FSMC_ECCPageSize_512Bytes",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_ECCPageSize_512Bytes",
    "location": {
      "column": "9",
      "line": "566",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_fsmc.h"
    },
    "name": "FSMC_ECCPageSize_512Bytes",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_fsmc.h@22507@macro@FSMC_ECCPageSize_1024Bytes",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_ECCPageSize_1024Bytes",
    "location": {
      "column": "9",
      "line": "567",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_fsmc.h"
    },
    "name": "FSMC_ECCPageSize_1024Bytes",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_fsmc.h@22587@macro@FSMC_ECCPageSize_2048Bytes",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_ECCPageSize_2048Bytes",
    "location": {
      "column": "9",
      "line": "568",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_fsmc.h"
    },
    "name": "FSMC_ECCPageSize_2048Bytes",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_fsmc.h@22667@macro@FSMC_ECCPageSize_4096Bytes",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_ECCPageSize_4096Bytes",
    "location": {
      "column": "9",
      "line": "569",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_fsmc.h"
    },
    "name": "FSMC_ECCPageSize_4096Bytes",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_fsmc.h@22747@macro@FSMC_ECCPageSize_8192Bytes",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_ECCPageSize_8192Bytes",
    "location": {
      "column": "9",
      "line": "570",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_fsmc.h"
    },
    "name": "FSMC_ECCPageSize_8192Bytes",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_fsmc.h@22827@macro@IS_FSMC_ECCPAGE_SIZE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_FSMC_ECCPAGE_SIZE",
    "location": {
      "column": "9",
      "line": "571",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_fsmc.h"
    },
    "name": "IS_FSMC_ECCPAGE_SIZE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_fsmc.h@23383@macro@IS_FSMC_TCLR_TIME",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_FSMC_TCLR_TIME",
    "location": {
      "column": "9",
      "line": "586",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_fsmc.h"
    },
    "name": "IS_FSMC_TCLR_TIME",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_fsmc.h@23508@macro@IS_FSMC_TAR_TIME",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_FSMC_TAR_TIME",
    "location": {
      "column": "9",
      "line": "596",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_fsmc.h"
    },
    "name": "IS_FSMC_TAR_TIME",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_fsmc.h@23628@macro@IS_FSMC_SETUP_TIME",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_FSMC_SETUP_TIME",
    "location": {
      "column": "9",
      "line": "606",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_fsmc.h"
    },
    "name": "IS_FSMC_SETUP_TIME",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_fsmc.h@23755@macro@IS_FSMC_WAIT_TIME",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_FSMC_WAIT_TIME",
    "location": {
      "column": "9",
      "line": "616",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_fsmc.h"
    },
    "name": "IS_FSMC_WAIT_TIME",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_fsmc.h@23881@macro@IS_FSMC_HOLD_TIME",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_FSMC_HOLD_TIME",
    "location": {
      "column": "9",
      "line": "626",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_fsmc.h"
    },
    "name": "IS_FSMC_HOLD_TIME",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_fsmc.h@24006@macro@IS_FSMC_HIZ_TIME",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_FSMC_HIZ_TIME",
    "location": {
      "column": "9",
      "line": "636",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_fsmc.h"
    },
    "name": "IS_FSMC_HIZ_TIME",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_fsmc.h@24133@macro@FSMC_IT_RisingEdge",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_IT_RisingEdge",
    "location": {
      "column": "9",
      "line": "646",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_fsmc.h"
    },
    "name": "FSMC_IT_RisingEdge",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_fsmc.h@24213@macro@FSMC_IT_Level",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_IT_Level",
    "location": {
      "column": "9",
      "line": "647",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_fsmc.h"
    },
    "name": "FSMC_IT_Level",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_fsmc.h@24293@macro@FSMC_IT_FallingEdge",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_IT_FallingEdge",
    "location": {
      "column": "9",
      "line": "648",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_fsmc.h"
    },
    "name": "FSMC_IT_FallingEdge",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_fsmc.h@24373@macro@IS_FSMC_IT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_FSMC_IT",
    "location": {
      "column": "9",
      "line": "649",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_fsmc.h"
    },
    "name": "IS_FSMC_IT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_fsmc.h@24469@macro@IS_FSMC_GET_IT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_FSMC_GET_IT",
    "location": {
      "column": "9",
      "line": "650",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_fsmc.h"
    },
    "name": "IS_FSMC_GET_IT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_fsmc.h@24715@macro@FSMC_FLAG_RisingEdge",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_FLAG_RisingEdge",
    "location": {
      "column": "9",
      "line": "661",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_fsmc.h"
    },
    "name": "FSMC_FLAG_RisingEdge",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_fsmc.h@24795@macro@FSMC_FLAG_Level",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_FLAG_Level",
    "location": {
      "column": "9",
      "line": "662",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_fsmc.h"
    },
    "name": "FSMC_FLAG_Level",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_fsmc.h@24875@macro@FSMC_FLAG_FallingEdge",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_FLAG_FallingEdge",
    "location": {
      "column": "9",
      "line": "663",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_fsmc.h"
    },
    "name": "FSMC_FLAG_FallingEdge",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_fsmc.h@24955@macro@FSMC_FLAG_FEMPT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_FLAG_FEMPT",
    "location": {
      "column": "9",
      "line": "664",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_fsmc.h"
    },
    "name": "FSMC_FLAG_FEMPT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_fsmc.h@25035@macro@IS_FSMC_GET_FLAG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_FSMC_GET_FLAG",
    "location": {
      "column": "9",
      "line": "665",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_fsmc.h"
    },
    "name": "IS_FSMC_GET_FLAG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_fsmc.h@25308@macro@IS_FSMC_CLEAR_FLAG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_FSMC_CLEAR_FLAG",
    "location": {
      "column": "9",
      "line": "670",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_fsmc.h"
    },
    "name": "IS_FSMC_CLEAR_FLAG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@FSMC_NORSRAMDeInit",
    "What": "Function",
    "defdec": "Dec",
    "display": "void FSMC_NORSRAMDeInit(uint32_t)",
    "location": {
      "column": "6",
      "line": "696",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_fsmc.h"
    },
    "name": "FSMC_NORSRAMDeInit",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@FSMC_NANDDeInit",
    "What": "Function",
    "defdec": "Dec",
    "display": "void FSMC_NANDDeInit(uint32_t)",
    "location": {
      "column": "6",
      "line": "697",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_fsmc.h"
    },
    "name": "FSMC_NANDDeInit",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@FSMC_PCCARDDeInit",
    "What": "Function",
    "defdec": "Dec",
    "display": "void FSMC_PCCARDDeInit(void)",
    "location": {
      "column": "6",
      "line": "698",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_fsmc.h"
    },
    "name": "FSMC_PCCARDDeInit",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@FSMC_NORSRAMInit",
    "What": "Function",
    "defdec": "Dec",
    "display": "void FSMC_NORSRAMInit(FSMC_NORSRAMInitTypeDef *)",
    "location": {
      "column": "6",
      "line": "699",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_fsmc.h"
    },
    "name": "FSMC_NORSRAMInit",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@FSMC_NANDInit",
    "What": "Function",
    "defdec": "Dec",
    "display": "void FSMC_NANDInit(FSMC_NANDInitTypeDef *)",
    "location": {
      "column": "6",
      "line": "700",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_fsmc.h"
    },
    "name": "FSMC_NANDInit",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@FSMC_PCCARDInit",
    "What": "Function",
    "defdec": "Dec",
    "display": "void FSMC_PCCARDInit(FSMC_PCCARDInitTypeDef *)",
    "location": {
      "column": "6",
      "line": "701",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_fsmc.h"
    },
    "name": "FSMC_PCCARDInit",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@FSMC_NORSRAMStructInit",
    "What": "Function",
    "defdec": "Dec",
    "display": "void FSMC_NORSRAMStructInit(FSMC_NORSRAMInitTypeDef *)",
    "location": {
      "column": "6",
      "line": "702",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_fsmc.h"
    },
    "name": "FSMC_NORSRAMStructInit",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@FSMC_NANDStructInit",
    "What": "Function",
    "defdec": "Dec",
    "display": "void FSMC_NANDStructInit(FSMC_NANDInitTypeDef *)",
    "location": {
      "column": "6",
      "line": "703",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_fsmc.h"
    },
    "name": "FSMC_NANDStructInit",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@FSMC_PCCARDStructInit",
    "What": "Function",
    "defdec": "Dec",
    "display": "void FSMC_PCCARDStructInit(FSMC_PCCARDInitTypeDef *)",
    "location": {
      "column": "6",
      "line": "704",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_fsmc.h"
    },
    "name": "FSMC_PCCARDStructInit",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@FSMC_NORSRAMCmd",
    "What": "Function",
    "defdec": "Dec",
    "display": "void FSMC_NORSRAMCmd(uint32_t, FunctionalState)",
    "location": {
      "column": "6",
      "line": "705",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_fsmc.h"
    },
    "name": "FSMC_NORSRAMCmd",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@FSMC_NANDCmd",
    "What": "Function",
    "defdec": "Dec",
    "display": "void FSMC_NANDCmd(uint32_t, FunctionalState)",
    "location": {
      "column": "6",
      "line": "706",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_fsmc.h"
    },
    "name": "FSMC_NANDCmd",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@FSMC_PCCARDCmd",
    "What": "Function",
    "defdec": "Dec",
    "display": "void FSMC_PCCARDCmd(FunctionalState)",
    "location": {
      "column": "6",
      "line": "707",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_fsmc.h"
    },
    "name": "FSMC_PCCARDCmd",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@FSMC_NANDECCCmd",
    "What": "Function",
    "defdec": "Dec",
    "display": "void FSMC_NANDECCCmd(uint32_t, FunctionalState)",
    "location": {
      "column": "6",
      "line": "708",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_fsmc.h"
    },
    "name": "FSMC_NANDECCCmd",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@FSMC_GetECC",
    "What": "Function",
    "defdec": "Dec",
    "display": "uint32_t FSMC_GetECC(uint32_t)",
    "location": {
      "column": "10",
      "line": "709",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_fsmc.h"
    },
    "name": "FSMC_GetECC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@FSMC_ITConfig",
    "What": "Function",
    "defdec": "Dec",
    "display": "void FSMC_ITConfig(uint32_t, uint32_t, FunctionalState)",
    "location": {
      "column": "6",
      "line": "710",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_fsmc.h"
    },
    "name": "FSMC_ITConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@FSMC_GetFlagStatus",
    "What": "Function",
    "defdec": "Dec",
    "display": "FlagStatus FSMC_GetFlagStatus(uint32_t, uint32_t)",
    "location": {
      "column": "12",
      "line": "711",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_fsmc.h"
    },
    "name": "FSMC_GetFlagStatus",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@FSMC_ClearFlag",
    "What": "Function",
    "defdec": "Dec",
    "display": "void FSMC_ClearFlag(uint32_t, uint32_t)",
    "location": {
      "column": "6",
      "line": "712",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_fsmc.h"
    },
    "name": "FSMC_ClearFlag",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@FSMC_GetITStatus",
    "What": "Function",
    "defdec": "Dec",
    "display": "ITStatus FSMC_GetITStatus(uint32_t, uint32_t)",
    "location": {
      "column": "10",
      "line": "713",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_fsmc.h"
    },
    "name": "FSMC_GetITStatus",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@FSMC_ClearITPendingBit",
    "What": "Function",
    "defdec": "Dec",
    "display": "void FSMC_ClearITPendingBit(uint32_t, uint32_t)",
    "location": {
      "column": "6",
      "line": "714",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_fsmc.h"
    },
    "name": "FSMC_ClearITPendingBit",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_tim.h@1169@macro@__STM32F10x_TIM_H",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__STM32F10x_TIM_H",
    "location": {
      "column": "9",
      "line": "25",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "__STM32F10x_TIM_H",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@TIM_TimeBaseInitTypeDef",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "51",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "members": [
      {
        "ID": "c:@SA@TIM_TimeBaseInitTypeDef@FI@TIM_Prescaler",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "TIM_Prescaler",
        "location": {
          "column": "12",
          "line": "53",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
        },
        "name": "TIM_Prescaler",
        "origin": "user_include",
        "scope": "_anonymous_stm32f10x_tim_h_51_9"
      },
      {
        "ID": "c:@SA@TIM_TimeBaseInitTypeDef@FI@TIM_CounterMode",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "TIM_CounterMode",
        "location": {
          "column": "12",
          "line": "56",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
        },
        "name": "TIM_CounterMode",
        "origin": "user_include",
        "scope": "_anonymous_stm32f10x_tim_h_51_9"
      },
      {
        "ID": "c:@SA@TIM_TimeBaseInitTypeDef@FI@TIM_Period",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "TIM_Period",
        "location": {
          "column": "12",
          "line": "59",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
        },
        "name": "TIM_Period",
        "origin": "user_include",
        "scope": "_anonymous_stm32f10x_tim_h_51_9"
      },
      {
        "ID": "c:@SA@TIM_TimeBaseInitTypeDef@FI@TIM_ClockDivision",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "TIM_ClockDivision",
        "location": {
          "column": "12",
          "line": "63",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
        },
        "name": "TIM_ClockDivision",
        "origin": "user_include",
        "scope": "_anonymous_stm32f10x_tim_h_51_9"
      },
      {
        "ID": "c:@SA@TIM_TimeBaseInitTypeDef@FI@TIM_RepetitionCounter",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "TIM_RepetitionCounter",
        "location": {
          "column": "11",
          "line": "66",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
        },
        "name": "TIM_RepetitionCounter",
        "origin": "user_include",
        "scope": "_anonymous_stm32f10x_tim_h_51_9"
      },
      {
        "ID": "c:@T@TIM_TimeBaseInitTypeDef",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct TIM_TimeBaseInitTypeDef",
        "location": {
          "column": "3",
          "line": "74",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
        },
        "name": "TIM_TimeBaseInitTypeDef",
        "origin": "user_include",
        "scope": "_anonymous_stm32f10x_tim_h_51_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@TIM_OCInitTypeDef",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "80",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "members": [
      {
        "ID": "c:@SA@TIM_OCInitTypeDef@FI@TIM_OCMode",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "TIM_OCMode",
        "location": {
          "column": "12",
          "line": "82",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
        },
        "name": "TIM_OCMode",
        "origin": "user_include",
        "scope": "_anonymous_stm32f10x_tim_h_80_9"
      },
      {
        "ID": "c:@SA@TIM_OCInitTypeDef@FI@TIM_OutputState",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "TIM_OutputState",
        "location": {
          "column": "12",
          "line": "85",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
        },
        "name": "TIM_OutputState",
        "origin": "user_include",
        "scope": "_anonymous_stm32f10x_tim_h_80_9"
      },
      {
        "ID": "c:@SA@TIM_OCInitTypeDef@FI@TIM_OutputNState",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "TIM_OutputNState",
        "location": {
          "column": "12",
          "line": "88",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
        },
        "name": "TIM_OutputNState",
        "origin": "user_include",
        "scope": "_anonymous_stm32f10x_tim_h_80_9"
      },
      {
        "ID": "c:@SA@TIM_OCInitTypeDef@FI@TIM_Pulse",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "TIM_Pulse",
        "location": {
          "column": "12",
          "line": "92",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
        },
        "name": "TIM_Pulse",
        "origin": "user_include",
        "scope": "_anonymous_stm32f10x_tim_h_80_9"
      },
      {
        "ID": "c:@SA@TIM_OCInitTypeDef@FI@TIM_OCPolarity",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "TIM_OCPolarity",
        "location": {
          "column": "12",
          "line": "95",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
        },
        "name": "TIM_OCPolarity",
        "origin": "user_include",
        "scope": "_anonymous_stm32f10x_tim_h_80_9"
      },
      {
        "ID": "c:@SA@TIM_OCInitTypeDef@FI@TIM_OCNPolarity",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "TIM_OCNPolarity",
        "location": {
          "column": "12",
          "line": "98",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
        },
        "name": "TIM_OCNPolarity",
        "origin": "user_include",
        "scope": "_anonymous_stm32f10x_tim_h_80_9"
      },
      {
        "ID": "c:@SA@TIM_OCInitTypeDef@FI@TIM_OCIdleState",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "TIM_OCIdleState",
        "location": {
          "column": "12",
          "line": "102",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
        },
        "name": "TIM_OCIdleState",
        "origin": "user_include",
        "scope": "_anonymous_stm32f10x_tim_h_80_9"
      },
      {
        "ID": "c:@SA@TIM_OCInitTypeDef@FI@TIM_OCNIdleState",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "TIM_OCNIdleState",
        "location": {
          "column": "12",
          "line": "106",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
        },
        "name": "TIM_OCNIdleState",
        "origin": "user_include",
        "scope": "_anonymous_stm32f10x_tim_h_80_9"
      },
      {
        "ID": "c:@T@TIM_OCInitTypeDef",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct TIM_OCInitTypeDef",
        "location": {
          "column": "3",
          "line": "109",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
        },
        "name": "TIM_OCInitTypeDef",
        "origin": "user_include",
        "scope": "_anonymous_stm32f10x_tim_h_80_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@TIM_ICInitTypeDef",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "115",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "members": [
      {
        "ID": "c:@SA@TIM_ICInitTypeDef@FI@TIM_Channel",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "TIM_Channel",
        "location": {
          "column": "12",
          "line": "118",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
        },
        "name": "TIM_Channel",
        "origin": "user_include",
        "scope": "_anonymous_stm32f10x_tim_h_115_9"
      },
      {
        "ID": "c:@SA@TIM_ICInitTypeDef@FI@TIM_ICPolarity",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "TIM_ICPolarity",
        "location": {
          "column": "12",
          "line": "121",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
        },
        "name": "TIM_ICPolarity",
        "origin": "user_include",
        "scope": "_anonymous_stm32f10x_tim_h_115_9"
      },
      {
        "ID": "c:@SA@TIM_ICInitTypeDef@FI@TIM_ICSelection",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "TIM_ICSelection",
        "location": {
          "column": "12",
          "line": "124",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
        },
        "name": "TIM_ICSelection",
        "origin": "user_include",
        "scope": "_anonymous_stm32f10x_tim_h_115_9"
      },
      {
        "ID": "c:@SA@TIM_ICInitTypeDef@FI@TIM_ICPrescaler",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "TIM_ICPrescaler",
        "location": {
          "column": "12",
          "line": "127",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
        },
        "name": "TIM_ICPrescaler",
        "origin": "user_include",
        "scope": "_anonymous_stm32f10x_tim_h_115_9"
      },
      {
        "ID": "c:@SA@TIM_ICInitTypeDef@FI@TIM_ICFilter",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "TIM_ICFilter",
        "location": {
          "column": "12",
          "line": "130",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
        },
        "name": "TIM_ICFilter",
        "origin": "user_include",
        "scope": "_anonymous_stm32f10x_tim_h_115_9"
      },
      {
        "ID": "c:@T@TIM_ICInitTypeDef",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct TIM_ICInitTypeDef",
        "location": {
          "column": "3",
          "line": "132",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
        },
        "name": "TIM_ICInitTypeDef",
        "origin": "user_include",
        "scope": "_anonymous_stm32f10x_tim_h_115_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@TIM_BDTRInitTypeDef",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "139",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "members": [
      {
        "ID": "c:@SA@TIM_BDTRInitTypeDef@FI@TIM_OSSRState",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "TIM_OSSRState",
        "location": {
          "column": "12",
          "line": "142",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
        },
        "name": "TIM_OSSRState",
        "origin": "user_include",
        "scope": "_anonymous_stm32f10x_tim_h_139_9"
      },
      {
        "ID": "c:@SA@TIM_BDTRInitTypeDef@FI@TIM_OSSIState",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "TIM_OSSIState",
        "location": {
          "column": "12",
          "line": "145",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
        },
        "name": "TIM_OSSIState",
        "origin": "user_include",
        "scope": "_anonymous_stm32f10x_tim_h_139_9"
      },
      {
        "ID": "c:@SA@TIM_BDTRInitTypeDef@FI@TIM_LOCKLevel",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "TIM_LOCKLevel",
        "location": {
          "column": "12",
          "line": "148",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
        },
        "name": "TIM_LOCKLevel",
        "origin": "user_include",
        "scope": "_anonymous_stm32f10x_tim_h_139_9"
      },
      {
        "ID": "c:@SA@TIM_BDTRInitTypeDef@FI@TIM_DeadTime",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "TIM_DeadTime",
        "location": {
          "column": "12",
          "line": "151",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
        },
        "name": "TIM_DeadTime",
        "origin": "user_include",
        "scope": "_anonymous_stm32f10x_tim_h_139_9"
      },
      {
        "ID": "c:@SA@TIM_BDTRInitTypeDef@FI@TIM_Break",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "TIM_Break",
        "location": {
          "column": "12",
          "line": "155",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
        },
        "name": "TIM_Break",
        "origin": "user_include",
        "scope": "_anonymous_stm32f10x_tim_h_139_9"
      },
      {
        "ID": "c:@SA@TIM_BDTRInitTypeDef@FI@TIM_BreakPolarity",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "TIM_BreakPolarity",
        "location": {
          "column": "12",
          "line": "158",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
        },
        "name": "TIM_BreakPolarity",
        "origin": "user_include",
        "scope": "_anonymous_stm32f10x_tim_h_139_9"
      },
      {
        "ID": "c:@SA@TIM_BDTRInitTypeDef@FI@TIM_AutomaticOutput",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "TIM_AutomaticOutput",
        "location": {
          "column": "12",
          "line": "161",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
        },
        "name": "TIM_AutomaticOutput",
        "origin": "user_include",
        "scope": "_anonymous_stm32f10x_tim_h_139_9"
      },
      {
        "ID": "c:@T@TIM_BDTRInitTypeDef",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct TIM_BDTRInitTypeDef",
        "location": {
          "column": "3",
          "line": "163",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
        },
        "name": "TIM_BDTRInitTypeDef",
        "origin": "user_include",
        "scope": "_anonymous_stm32f10x_tim_h_139_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_tim.h@7940@macro@IS_TIM_ALL_PERIPH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_TIM_ALL_PERIPH",
    "location": {
      "column": "9",
      "line": "169",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "IS_TIM_ALL_PERIPH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_tim.h@8985@macro@IS_TIM_LIST1_PERIPH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_TIM_LIST1_PERIPH",
    "location": {
      "column": "9",
      "line": "188",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "IS_TIM_LIST1_PERIPH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_tim.h@9146@macro@IS_TIM_LIST2_PERIPH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_TIM_LIST2_PERIPH",
    "location": {
      "column": "9",
      "line": "192",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "IS_TIM_LIST2_PERIPH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_tim.h@9494@macro@IS_TIM_LIST3_PERIPH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_TIM_LIST3_PERIPH",
    "location": {
      "column": "9",
      "line": "199",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "IS_TIM_LIST3_PERIPH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_tim.h@9957@macro@IS_TIM_LIST4_PERIPH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_TIM_LIST4_PERIPH",
    "location": {
      "column": "9",
      "line": "207",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "IS_TIM_LIST4_PERIPH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_tim.h@10600@macro@IS_TIM_LIST5_PERIPH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_TIM_LIST5_PERIPH",
    "location": {
      "column": "9",
      "line": "218",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "IS_TIM_LIST5_PERIPH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_tim.h@11083@macro@IS_TIM_LIST6_PERIPH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_TIM_LIST6_PERIPH",
    "location": {
      "column": "9",
      "line": "227",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "IS_TIM_LIST6_PERIPH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_tim.h@11677@macro@IS_TIM_LIST7_PERIPH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_TIM_LIST7_PERIPH",
    "location": {
      "column": "9",
      "line": "238",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "IS_TIM_LIST7_PERIPH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_tim.h@12518@macro@IS_TIM_LIST8_PERIPH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_TIM_LIST8_PERIPH",
    "location": {
      "column": "9",
      "line": "251",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "IS_TIM_LIST8_PERIPH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_tim.h@13519@macro@IS_TIM_LIST9_PERIPH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_TIM_LIST9_PERIPH",
    "location": {
      "column": "9",
      "line": "268",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "IS_TIM_LIST9_PERIPH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_tim.h@14518@macro@TIM_OCMode_Timing",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_OCMode_Timing",
    "location": {
      "column": "9",
      "line": "288",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "TIM_OCMode_Timing",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_tim.h@14581@macro@TIM_OCMode_Active",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_OCMode_Active",
    "location": {
      "column": "9",
      "line": "289",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "TIM_OCMode_Active",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_tim.h@14644@macro@TIM_OCMode_Inactive",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_OCMode_Inactive",
    "location": {
      "column": "9",
      "line": "290",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "TIM_OCMode_Inactive",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_tim.h@14707@macro@TIM_OCMode_Toggle",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_OCMode_Toggle",
    "location": {
      "column": "9",
      "line": "291",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "TIM_OCMode_Toggle",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_tim.h@14770@macro@TIM_OCMode_PWM1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_OCMode_PWM1",
    "location": {
      "column": "9",
      "line": "292",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "TIM_OCMode_PWM1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_tim.h@14833@macro@TIM_OCMode_PWM2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_OCMode_PWM2",
    "location": {
      "column": "9",
      "line": "293",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "TIM_OCMode_PWM2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_tim.h@14896@macro@IS_TIM_OC_MODE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_TIM_OC_MODE",
    "location": {
      "column": "9",
      "line": "294",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "IS_TIM_OC_MODE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_tim.h@15285@macro@IS_TIM_OCM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_TIM_OCM",
    "location": {
      "column": "9",
      "line": "300",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "IS_TIM_OCM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_tim.h@15860@macro@TIM_OPMode_Single",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_OPMode_Single",
    "location": {
      "column": "9",
      "line": "316",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "TIM_OPMode_Single",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_tim.h@15923@macro@TIM_OPMode_Repetitive",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_OPMode_Repetitive",
    "location": {
      "column": "9",
      "line": "317",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "TIM_OPMode_Repetitive",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_tim.h@15986@macro@IS_TIM_OPM_MODE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_TIM_OPM_MODE",
    "location": {
      "column": "9",
      "line": "318",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "IS_TIM_OPM_MODE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_tim.h@16186@macro@TIM_Channel_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_Channel_1",
    "location": {
      "column": "9",
      "line": "328",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "TIM_Channel_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_tim.h@16249@macro@TIM_Channel_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_Channel_2",
    "location": {
      "column": "9",
      "line": "329",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "TIM_Channel_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_tim.h@16312@macro@TIM_Channel_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_Channel_3",
    "location": {
      "column": "9",
      "line": "330",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "TIM_Channel_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_tim.h@16375@macro@TIM_Channel_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_Channel_4",
    "location": {
      "column": "9",
      "line": "331",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "TIM_Channel_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_tim.h@16438@macro@IS_TIM_CHANNEL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_TIM_CHANNEL",
    "location": {
      "column": "9",
      "line": "332",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "IS_TIM_CHANNEL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_tim.h@16706@macro@IS_TIM_PWMI_CHANNEL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_TIM_PWMI_CHANNEL",
    "location": {
      "column": "9",
      "line": "336",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "IS_TIM_PWMI_CHANNEL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_tim.h@16848@macro@IS_TIM_COMPLEMENTARY_CHANNEL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_TIM_COMPLEMENTARY_CHANNEL",
    "location": {
      "column": "9",
      "line": "338",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "IS_TIM_COMPLEMENTARY_CHANNEL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_tim.h@17167@macro@TIM_CKD_DIV1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CKD_DIV1",
    "location": {
      "column": "9",
      "line": "349",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "TIM_CKD_DIV1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_tim.h@17230@macro@TIM_CKD_DIV2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CKD_DIV2",
    "location": {
      "column": "9",
      "line": "350",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "TIM_CKD_DIV2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_tim.h@17293@macro@TIM_CKD_DIV4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CKD_DIV4",
    "location": {
      "column": "9",
      "line": "351",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "TIM_CKD_DIV4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_tim.h@17356@macro@IS_TIM_CKD_DIV",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_TIM_CKD_DIV",
    "location": {
      "column": "9",
      "line": "352",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "IS_TIM_CKD_DIV",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_tim.h@17599@macro@TIM_CounterMode_Up",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CounterMode_Up",
    "location": {
      "column": "9",
      "line": "363",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "TIM_CounterMode_Up",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_tim.h@17662@macro@TIM_CounterMode_Down",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CounterMode_Down",
    "location": {
      "column": "9",
      "line": "364",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "TIM_CounterMode_Down",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_tim.h@17725@macro@TIM_CounterMode_CenterAligned1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CounterMode_CenterAligned1",
    "location": {
      "column": "9",
      "line": "365",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "TIM_CounterMode_CenterAligned1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_tim.h@17788@macro@TIM_CounterMode_CenterAligned2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CounterMode_CenterAligned2",
    "location": {
      "column": "9",
      "line": "366",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "TIM_CounterMode_CenterAligned2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_tim.h@17851@macro@TIM_CounterMode_CenterAligned3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CounterMode_CenterAligned3",
    "location": {
      "column": "9",
      "line": "367",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "TIM_CounterMode_CenterAligned3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_tim.h@17914@macro@IS_TIM_COUNTER_MODE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_TIM_COUNTER_MODE",
    "location": {
      "column": "9",
      "line": "368",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "IS_TIM_COUNTER_MODE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_tim.h@18391@macro@TIM_OCPolarity_High",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_OCPolarity_High",
    "location": {
      "column": "9",
      "line": "381",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "TIM_OCPolarity_High",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_tim.h@18454@macro@TIM_OCPolarity_Low",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_OCPolarity_Low",
    "location": {
      "column": "9",
      "line": "382",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "TIM_OCPolarity_Low",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_tim.h@18517@macro@IS_TIM_OC_POLARITY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_TIM_OC_POLARITY",
    "location": {
      "column": "9",
      "line": "383",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "IS_TIM_OC_POLARITY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_tim.h@18757@macro@TIM_OCNPolarity_High",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_OCNPolarity_High",
    "location": {
      "column": "9",
      "line": "393",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "TIM_OCNPolarity_High",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_tim.h@18820@macro@TIM_OCNPolarity_Low",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_OCNPolarity_Low",
    "location": {
      "column": "9",
      "line": "394",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "TIM_OCNPolarity_Low",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_tim.h@18883@macro@IS_TIM_OCN_POLARITY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_TIM_OCN_POLARITY",
    "location": {
      "column": "9",
      "line": "395",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "IS_TIM_OCN_POLARITY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_tim.h@19120@macro@TIM_OutputState_Disable",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_OutputState_Disable",
    "location": {
      "column": "9",
      "line": "405",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "TIM_OutputState_Disable",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_tim.h@19183@macro@TIM_OutputState_Enable",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_OutputState_Enable",
    "location": {
      "column": "9",
      "line": "406",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "TIM_OutputState_Enable",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_tim.h@19246@macro@IS_TIM_OUTPUT_STATE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_TIM_OUTPUT_STATE",
    "location": {
      "column": "9",
      "line": "407",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "IS_TIM_OUTPUT_STATE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_tim.h@19480@macro@TIM_OutputNState_Disable",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_OutputNState_Disable",
    "location": {
      "column": "9",
      "line": "417",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "TIM_OutputNState_Disable",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_tim.h@19543@macro@TIM_OutputNState_Enable",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_OutputNState_Enable",
    "location": {
      "column": "9",
      "line": "418",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "TIM_OutputNState_Enable",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_tim.h@19606@macro@IS_TIM_OUTPUTN_STATE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_TIM_OUTPUTN_STATE",
    "location": {
      "column": "9",
      "line": "419",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "IS_TIM_OUTPUTN_STATE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_tim.h@19843@macro@TIM_CCx_Enable",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCx_Enable",
    "location": {
      "column": "9",
      "line": "429",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "TIM_CCx_Enable",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_tim.h@19907@macro@TIM_CCx_Disable",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCx_Disable",
    "location": {
      "column": "9",
      "line": "430",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "TIM_CCx_Disable",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_tim.h@19971@macro@IS_TIM_CCX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_TIM_CCX",
    "location": {
      "column": "9",
      "line": "431",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "IS_TIM_CCX",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_tim.h@20164@macro@TIM_CCxN_Enable",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCxN_Enable",
    "location": {
      "column": "9",
      "line": "441",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "TIM_CCxN_Enable",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_tim.h@20228@macro@TIM_CCxN_Disable",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCxN_Disable",
    "location": {
      "column": "9",
      "line": "442",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "TIM_CCxN_Disable",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_tim.h@20292@macro@IS_TIM_CCXN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_TIM_CCXN",
    "location": {
      "column": "9",
      "line": "443",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "IS_TIM_CCXN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_tim.h@20492@macro@TIM_Break_Enable",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_Break_Enable",
    "location": {
      "column": "9",
      "line": "453",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "TIM_Break_Enable",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_tim.h@20555@macro@TIM_Break_Disable",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_Break_Disable",
    "location": {
      "column": "9",
      "line": "454",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "TIM_Break_Disable",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_tim.h@20618@macro@IS_TIM_BREAK_STATE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_TIM_BREAK_STATE",
    "location": {
      "column": "9",
      "line": "455",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "IS_TIM_BREAK_STATE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_tim.h@20826@macro@TIM_BreakPolarity_Low",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_BreakPolarity_Low",
    "location": {
      "column": "9",
      "line": "465",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "TIM_BreakPolarity_Low",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_tim.h@20889@macro@TIM_BreakPolarity_High",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_BreakPolarity_High",
    "location": {
      "column": "9",
      "line": "466",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "TIM_BreakPolarity_High",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_tim.h@20952@macro@IS_TIM_BREAK_POLARITY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_TIM_BREAK_POLARITY",
    "location": {
      "column": "9",
      "line": "467",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "IS_TIM_BREAK_POLARITY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_tim.h@21195@macro@TIM_AutomaticOutput_Enable",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_AutomaticOutput_Enable",
    "location": {
      "column": "9",
      "line": "477",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "TIM_AutomaticOutput_Enable",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_tim.h@21258@macro@TIM_AutomaticOutput_Disable",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_AutomaticOutput_Disable",
    "location": {
      "column": "9",
      "line": "478",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "TIM_AutomaticOutput_Disable",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_tim.h@21321@macro@IS_TIM_AUTOMATIC_OUTPUT_STATE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_TIM_AUTOMATIC_OUTPUT_STATE",
    "location": {
      "column": "9",
      "line": "479",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "IS_TIM_AUTOMATIC_OUTPUT_STATE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_tim.h@21567@macro@TIM_LOCKLevel_OFF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_LOCKLevel_OFF",
    "location": {
      "column": "9",
      "line": "489",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "TIM_LOCKLevel_OFF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_tim.h@21630@macro@TIM_LOCKLevel_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_LOCKLevel_1",
    "location": {
      "column": "9",
      "line": "490",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "TIM_LOCKLevel_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_tim.h@21693@macro@TIM_LOCKLevel_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_LOCKLevel_2",
    "location": {
      "column": "9",
      "line": "491",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "TIM_LOCKLevel_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_tim.h@21756@macro@TIM_LOCKLevel_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_LOCKLevel_3",
    "location": {
      "column": "9",
      "line": "492",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "TIM_LOCKLevel_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_tim.h@21819@macro@IS_TIM_LOCK_LEVEL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_TIM_LOCK_LEVEL",
    "location": {
      "column": "9",
      "line": "493",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "IS_TIM_LOCK_LEVEL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_tim.h@22192@macro@TIM_OSSIState_Enable",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_OSSIState_Enable",
    "location": {
      "column": "9",
      "line": "505",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "TIM_OSSIState_Enable",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_tim.h@22255@macro@TIM_OSSIState_Disable",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_OSSIState_Disable",
    "location": {
      "column": "9",
      "line": "506",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "TIM_OSSIState_Disable",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_tim.h@22318@macro@IS_TIM_OSSI_STATE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_TIM_OSSI_STATE",
    "location": {
      "column": "9",
      "line": "507",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "IS_TIM_OSSI_STATE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_tim.h@22560@macro@TIM_OSSRState_Enable",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_OSSRState_Enable",
    "location": {
      "column": "9",
      "line": "517",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "TIM_OSSRState_Enable",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_tim.h@22623@macro@TIM_OSSRState_Disable",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_OSSRState_Disable",
    "location": {
      "column": "9",
      "line": "518",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "TIM_OSSRState_Disable",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_tim.h@22686@macro@IS_TIM_OSSR_STATE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_TIM_OSSR_STATE",
    "location": {
      "column": "9",
      "line": "519",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "IS_TIM_OSSR_STATE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_tim.h@22915@macro@TIM_OCIdleState_Set",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_OCIdleState_Set",
    "location": {
      "column": "9",
      "line": "529",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "TIM_OCIdleState_Set",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_tim.h@22978@macro@TIM_OCIdleState_Reset",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_OCIdleState_Reset",
    "location": {
      "column": "9",
      "line": "530",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "TIM_OCIdleState_Reset",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_tim.h@23041@macro@IS_TIM_OCIDLE_STATE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_TIM_OCIDLE_STATE",
    "location": {
      "column": "9",
      "line": "531",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "IS_TIM_OCIDLE_STATE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_tim.h@23275@macro@TIM_OCNIdleState_Set",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_OCNIdleState_Set",
    "location": {
      "column": "9",
      "line": "541",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "TIM_OCNIdleState_Set",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_tim.h@23338@macro@TIM_OCNIdleState_Reset",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_OCNIdleState_Reset",
    "location": {
      "column": "9",
      "line": "542",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "TIM_OCNIdleState_Reset",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_tim.h@23401@macro@IS_TIM_OCNIDLE_STATE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_TIM_OCNIDLE_STATE",
    "location": {
      "column": "9",
      "line": "543",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "IS_TIM_OCNIDLE_STATE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_tim.h@23635@macro@TIM_ICPolarity_Rising",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_ICPolarity_Rising",
    "location": {
      "column": "10",
      "line": "553",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "TIM_ICPolarity_Rising",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_tim.h@23698@macro@TIM_ICPolarity_Falling",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_ICPolarity_Falling",
    "location": {
      "column": "10",
      "line": "554",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "TIM_ICPolarity_Falling",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_tim.h@23761@macro@TIM_ICPolarity_BothEdge",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_ICPolarity_BothEdge",
    "location": {
      "column": "10",
      "line": "555",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "TIM_ICPolarity_BothEdge",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_tim.h@23823@macro@IS_TIM_IC_POLARITY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_TIM_IC_POLARITY",
    "location": {
      "column": "9",
      "line": "556",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "IS_TIM_IC_POLARITY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_tim.h@23984@macro@IS_TIM_IC_POLARITY_LITE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_TIM_IC_POLARITY_LITE",
    "location": {
      "column": "9",
      "line": "558",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "IS_TIM_IC_POLARITY_LITE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_tim.h@24363@macro@TIM_ICSelection_DirectTI",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_ICSelection_DirectTI",
    "location": {
      "column": "9",
      "line": "569",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "TIM_ICSelection_DirectTI",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_tim.h@24592@macro@TIM_ICSelection_IndirectTI",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_ICSelection_IndirectTI",
    "location": {
      "column": "9",
      "line": "571",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "TIM_ICSelection_IndirectTI",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_tim.h@24821@macro@TIM_ICSelection_TRC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_ICSelection_TRC",
    "location": {
      "column": "9",
      "line": "573",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "TIM_ICSelection_TRC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_tim.h@24951@macro@IS_TIM_IC_SELECTION",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_TIM_IC_SELECTION",
    "location": {
      "column": "9",
      "line": "574",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "IS_TIM_IC_SELECTION",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_tim.h@25290@macro@TIM_ICPSC_DIV1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_ICPSC_DIV1",
    "location": {
      "column": "9",
      "line": "585",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "TIM_ICPSC_DIV1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_tim.h@25431@macro@TIM_ICPSC_DIV2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_ICPSC_DIV2",
    "location": {
      "column": "9",
      "line": "586",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "TIM_ICPSC_DIV2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_tim.h@25541@macro@TIM_ICPSC_DIV4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_ICPSC_DIV4",
    "location": {
      "column": "9",
      "line": "587",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "TIM_ICPSC_DIV4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_tim.h@25651@macro@TIM_ICPSC_DIV8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_ICPSC_DIV8",
    "location": {
      "column": "9",
      "line": "588",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "TIM_ICPSC_DIV8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_tim.h@25761@macro@IS_TIM_IC_PRESCALER",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_TIM_IC_PRESCALER",
    "location": {
      "column": "9",
      "line": "589",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "IS_TIM_IC_PRESCALER",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_tim.h@26145@macro@TIM_IT_Update",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_IT_Update",
    "location": {
      "column": "9",
      "line": "601",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "TIM_IT_Update",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_tim.h@26208@macro@TIM_IT_CC1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_IT_CC1",
    "location": {
      "column": "9",
      "line": "602",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "TIM_IT_CC1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_tim.h@26271@macro@TIM_IT_CC2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_IT_CC2",
    "location": {
      "column": "9",
      "line": "603",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "TIM_IT_CC2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_tim.h@26334@macro@TIM_IT_CC3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_IT_CC3",
    "location": {
      "column": "9",
      "line": "604",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "TIM_IT_CC3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_tim.h@26397@macro@TIM_IT_CC4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_IT_CC4",
    "location": {
      "column": "9",
      "line": "605",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "TIM_IT_CC4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_tim.h@26460@macro@TIM_IT_COM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_IT_COM",
    "location": {
      "column": "9",
      "line": "606",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "TIM_IT_COM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_tim.h@26523@macro@TIM_IT_Trigger",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_IT_Trigger",
    "location": {
      "column": "9",
      "line": "607",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "TIM_IT_Trigger",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_tim.h@26586@macro@TIM_IT_Break",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_IT_Break",
    "location": {
      "column": "9",
      "line": "608",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "TIM_IT_Break",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_tim.h@26649@macro@IS_TIM_IT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_TIM_IT",
    "location": {
      "column": "9",
      "line": "609",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "IS_TIM_IT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_tim.h@26734@macro@IS_TIM_GET_IT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_TIM_GET_IT",
    "location": {
      "column": "9",
      "line": "611",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "IS_TIM_GET_IT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_tim.h@27246@macro@TIM_DMABase_CR1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DMABase_CR1",
    "location": {
      "column": "9",
      "line": "627",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "TIM_DMABase_CR1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_tim.h@27309@macro@TIM_DMABase_CR2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DMABase_CR2",
    "location": {
      "column": "9",
      "line": "628",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "TIM_DMABase_CR2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_tim.h@27372@macro@TIM_DMABase_SMCR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DMABase_SMCR",
    "location": {
      "column": "9",
      "line": "629",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "TIM_DMABase_SMCR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_tim.h@27435@macro@TIM_DMABase_DIER",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DMABase_DIER",
    "location": {
      "column": "9",
      "line": "630",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "TIM_DMABase_DIER",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_tim.h@27498@macro@TIM_DMABase_SR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DMABase_SR",
    "location": {
      "column": "9",
      "line": "631",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "TIM_DMABase_SR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_tim.h@27561@macro@TIM_DMABase_EGR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DMABase_EGR",
    "location": {
      "column": "9",
      "line": "632",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "TIM_DMABase_EGR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_tim.h@27624@macro@TIM_DMABase_CCMR1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DMABase_CCMR1",
    "location": {
      "column": "9",
      "line": "633",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "TIM_DMABase_CCMR1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_tim.h@27687@macro@TIM_DMABase_CCMR2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DMABase_CCMR2",
    "location": {
      "column": "9",
      "line": "634",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "TIM_DMABase_CCMR2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_tim.h@27750@macro@TIM_DMABase_CCER",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DMABase_CCER",
    "location": {
      "column": "9",
      "line": "635",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "TIM_DMABase_CCER",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_tim.h@27813@macro@TIM_DMABase_CNT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DMABase_CNT",
    "location": {
      "column": "9",
      "line": "636",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "TIM_DMABase_CNT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_tim.h@27876@macro@TIM_DMABase_PSC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DMABase_PSC",
    "location": {
      "column": "9",
      "line": "637",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "TIM_DMABase_PSC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_tim.h@27939@macro@TIM_DMABase_ARR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DMABase_ARR",
    "location": {
      "column": "9",
      "line": "638",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "TIM_DMABase_ARR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_tim.h@28002@macro@TIM_DMABase_RCR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DMABase_RCR",
    "location": {
      "column": "9",
      "line": "639",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "TIM_DMABase_RCR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_tim.h@28065@macro@TIM_DMABase_CCR1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DMABase_CCR1",
    "location": {
      "column": "9",
      "line": "640",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "TIM_DMABase_CCR1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_tim.h@28128@macro@TIM_DMABase_CCR2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DMABase_CCR2",
    "location": {
      "column": "9",
      "line": "641",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "TIM_DMABase_CCR2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_tim.h@28191@macro@TIM_DMABase_CCR3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DMABase_CCR3",
    "location": {
      "column": "9",
      "line": "642",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "TIM_DMABase_CCR3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_tim.h@28254@macro@TIM_DMABase_CCR4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DMABase_CCR4",
    "location": {
      "column": "9",
      "line": "643",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "TIM_DMABase_CCR4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_tim.h@28317@macro@TIM_DMABase_BDTR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DMABase_BDTR",
    "location": {
      "column": "9",
      "line": "644",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "TIM_DMABase_BDTR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_tim.h@28380@macro@TIM_DMABase_DCR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DMABase_DCR",
    "location": {
      "column": "9",
      "line": "645",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "TIM_DMABase_DCR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_tim.h@28443@macro@IS_TIM_DMA_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_TIM_DMA_BASE",
    "location": {
      "column": "9",
      "line": "646",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "IS_TIM_DMA_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_tim.h@29760@macro@TIM_DMABurstLength_1Transfer",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DMABurstLength_1Transfer",
    "location": {
      "column": "9",
      "line": "673",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "TIM_DMABurstLength_1Transfer",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_tim.h@29827@macro@TIM_DMABurstLength_2Transfers",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DMABurstLength_2Transfers",
    "location": {
      "column": "9",
      "line": "674",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "TIM_DMABurstLength_2Transfers",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_tim.h@29894@macro@TIM_DMABurstLength_3Transfers",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DMABurstLength_3Transfers",
    "location": {
      "column": "9",
      "line": "675",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "TIM_DMABurstLength_3Transfers",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_tim.h@29961@macro@TIM_DMABurstLength_4Transfers",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DMABurstLength_4Transfers",
    "location": {
      "column": "9",
      "line": "676",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "TIM_DMABurstLength_4Transfers",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_tim.h@30028@macro@TIM_DMABurstLength_5Transfers",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DMABurstLength_5Transfers",
    "location": {
      "column": "9",
      "line": "677",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "TIM_DMABurstLength_5Transfers",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_tim.h@30095@macro@TIM_DMABurstLength_6Transfers",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DMABurstLength_6Transfers",
    "location": {
      "column": "9",
      "line": "678",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "TIM_DMABurstLength_6Transfers",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_tim.h@30162@macro@TIM_DMABurstLength_7Transfers",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DMABurstLength_7Transfers",
    "location": {
      "column": "9",
      "line": "679",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "TIM_DMABurstLength_7Transfers",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_tim.h@30229@macro@TIM_DMABurstLength_8Transfers",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DMABurstLength_8Transfers",
    "location": {
      "column": "9",
      "line": "680",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "TIM_DMABurstLength_8Transfers",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_tim.h@30296@macro@TIM_DMABurstLength_9Transfers",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DMABurstLength_9Transfers",
    "location": {
      "column": "9",
      "line": "681",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "TIM_DMABurstLength_9Transfers",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_tim.h@30363@macro@TIM_DMABurstLength_10Transfers",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DMABurstLength_10Transfers",
    "location": {
      "column": "9",
      "line": "682",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "TIM_DMABurstLength_10Transfers",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_tim.h@30430@macro@TIM_DMABurstLength_11Transfers",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DMABurstLength_11Transfers",
    "location": {
      "column": "9",
      "line": "683",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "TIM_DMABurstLength_11Transfers",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_tim.h@30497@macro@TIM_DMABurstLength_12Transfers",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DMABurstLength_12Transfers",
    "location": {
      "column": "9",
      "line": "684",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "TIM_DMABurstLength_12Transfers",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_tim.h@30564@macro@TIM_DMABurstLength_13Transfers",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DMABurstLength_13Transfers",
    "location": {
      "column": "9",
      "line": "685",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "TIM_DMABurstLength_13Transfers",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_tim.h@30631@macro@TIM_DMABurstLength_14Transfers",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DMABurstLength_14Transfers",
    "location": {
      "column": "9",
      "line": "686",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "TIM_DMABurstLength_14Transfers",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_tim.h@30698@macro@TIM_DMABurstLength_15Transfers",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DMABurstLength_15Transfers",
    "location": {
      "column": "9",
      "line": "687",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "TIM_DMABurstLength_15Transfers",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_tim.h@30765@macro@TIM_DMABurstLength_16Transfers",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DMABurstLength_16Transfers",
    "location": {
      "column": "9",
      "line": "688",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "TIM_DMABurstLength_16Transfers",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_tim.h@30832@macro@TIM_DMABurstLength_17Transfers",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DMABurstLength_17Transfers",
    "location": {
      "column": "9",
      "line": "689",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "TIM_DMABurstLength_17Transfers",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_tim.h@30899@macro@TIM_DMABurstLength_18Transfers",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DMABurstLength_18Transfers",
    "location": {
      "column": "9",
      "line": "690",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "TIM_DMABurstLength_18Transfers",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_tim.h@30966@macro@IS_TIM_DMA_LENGTH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_TIM_DMA_LENGTH",
    "location": {
      "column": "9",
      "line": "691",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "IS_TIM_DMA_LENGTH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_tim.h@32570@macro@TIM_DMA_Update",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DMA_Update",
    "location": {
      "column": "9",
      "line": "717",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "TIM_DMA_Update",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_tim.h@32633@macro@TIM_DMA_CC1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DMA_CC1",
    "location": {
      "column": "9",
      "line": "718",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "TIM_DMA_CC1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_tim.h@32696@macro@TIM_DMA_CC2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DMA_CC2",
    "location": {
      "column": "9",
      "line": "719",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "TIM_DMA_CC2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_tim.h@32759@macro@TIM_DMA_CC3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DMA_CC3",
    "location": {
      "column": "9",
      "line": "720",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "TIM_DMA_CC3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_tim.h@32822@macro@TIM_DMA_CC4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DMA_CC4",
    "location": {
      "column": "9",
      "line": "721",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "TIM_DMA_CC4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_tim.h@32885@macro@TIM_DMA_COM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DMA_COM",
    "location": {
      "column": "9",
      "line": "722",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "TIM_DMA_COM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_tim.h@32948@macro@TIM_DMA_Trigger",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DMA_Trigger",
    "location": {
      "column": "9",
      "line": "723",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "TIM_DMA_Trigger",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_tim.h@33011@macro@IS_TIM_DMA_SOURCE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_TIM_DMA_SOURCE",
    "location": {
      "column": "9",
      "line": "724",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "IS_TIM_DMA_SOURCE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_tim.h@33201@macro@TIM_ExtTRGPSC_OFF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_ExtTRGPSC_OFF",
    "location": {
      "column": "9",
      "line": "734",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "TIM_ExtTRGPSC_OFF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_tim.h@33264@macro@TIM_ExtTRGPSC_DIV2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_ExtTRGPSC_DIV2",
    "location": {
      "column": "9",
      "line": "735",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "TIM_ExtTRGPSC_DIV2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_tim.h@33327@macro@TIM_ExtTRGPSC_DIV4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_ExtTRGPSC_DIV4",
    "location": {
      "column": "9",
      "line": "736",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "TIM_ExtTRGPSC_DIV4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_tim.h@33390@macro@TIM_ExtTRGPSC_DIV8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_ExtTRGPSC_DIV8",
    "location": {
      "column": "9",
      "line": "737",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "TIM_ExtTRGPSC_DIV8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_tim.h@33453@macro@IS_TIM_EXT_PRESCALER",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_TIM_EXT_PRESCALER",
    "location": {
      "column": "9",
      "line": "738",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "IS_TIM_EXT_PRESCALER",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_tim.h@33865@macro@TIM_TS_ITR0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_TS_ITR0",
    "location": {
      "column": "9",
      "line": "750",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "TIM_TS_ITR0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_tim.h@33928@macro@TIM_TS_ITR1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_TS_ITR1",
    "location": {
      "column": "9",
      "line": "751",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "TIM_TS_ITR1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_tim.h@33991@macro@TIM_TS_ITR2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_TS_ITR2",
    "location": {
      "column": "9",
      "line": "752",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "TIM_TS_ITR2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_tim.h@34054@macro@TIM_TS_ITR3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_TS_ITR3",
    "location": {
      "column": "9",
      "line": "753",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "TIM_TS_ITR3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_tim.h@34117@macro@TIM_TS_TI1F_ED",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_TS_TI1F_ED",
    "location": {
      "column": "9",
      "line": "754",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "TIM_TS_TI1F_ED",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_tim.h@34180@macro@TIM_TS_TI1FP1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_TS_TI1FP1",
    "location": {
      "column": "9",
      "line": "755",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "TIM_TS_TI1FP1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_tim.h@34243@macro@TIM_TS_TI2FP2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_TS_TI2FP2",
    "location": {
      "column": "9",
      "line": "756",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "TIM_TS_TI2FP2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_tim.h@34306@macro@TIM_TS_ETRF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_TS_ETRF",
    "location": {
      "column": "9",
      "line": "757",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "TIM_TS_ETRF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_tim.h@34369@macro@IS_TIM_TRIGGER_SELECTION",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_TIM_TRIGGER_SELECTION",
    "location": {
      "column": "9",
      "line": "758",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "IS_TIM_TRIGGER_SELECTION",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_tim.h@35012@macro@IS_TIM_INTERNAL_TRIGGER_SELECTION",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_TIM_INTERNAL_TRIGGER_SELECTION",
    "location": {
      "column": "9",
      "line": "766",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "IS_TIM_INTERNAL_TRIGGER_SELECTION",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_tim.h@35448@macro@TIM_TIxExternalCLK1Source_TI1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_TIxExternalCLK1Source_TI1",
    "location": {
      "column": "9",
      "line": "778",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "TIM_TIxExternalCLK1Source_TI1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_tim.h@35511@macro@TIM_TIxExternalCLK1Source_TI2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_TIxExternalCLK1Source_TI2",
    "location": {
      "column": "9",
      "line": "779",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "TIM_TIxExternalCLK1Source_TI2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_tim.h@35574@macro@TIM_TIxExternalCLK1Source_TI1ED",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_TIxExternalCLK1Source_TI1ED",
    "location": {
      "column": "9",
      "line": "780",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "TIM_TIxExternalCLK1Source_TI1ED",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_tim.h@35637@macro@IS_TIM_TIXCLK_SOURCE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_TIM_TIXCLK_SOURCE",
    "location": {
      "column": "9",
      "line": "781",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "IS_TIM_TIXCLK_SOURCE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_tim.h@35982@macro@TIM_ExtTRGPolarity_Inverted",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_ExtTRGPolarity_Inverted",
    "location": {
      "column": "9",
      "line": "791",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "TIM_ExtTRGPolarity_Inverted",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_tim.h@36045@macro@TIM_ExtTRGPolarity_NonInverted",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_ExtTRGPolarity_NonInverted",
    "location": {
      "column": "9",
      "line": "792",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "TIM_ExtTRGPolarity_NonInverted",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_tim.h@36108@macro@IS_TIM_EXT_POLARITY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_TIM_EXT_POLARITY",
    "location": {
      "column": "9",
      "line": "793",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "IS_TIM_EXT_POLARITY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_tim.h@36364@macro@TIM_PSCReloadMode_Update",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_PSCReloadMode_Update",
    "location": {
      "column": "9",
      "line": "803",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "TIM_PSCReloadMode_Update",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_tim.h@36427@macro@TIM_PSCReloadMode_Immediate",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_PSCReloadMode_Immediate",
    "location": {
      "column": "9",
      "line": "804",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "TIM_PSCReloadMode_Immediate",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_tim.h@36490@macro@IS_TIM_PRESCALER_RELOAD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_TIM_PRESCALER_RELOAD",
    "location": {
      "column": "9",
      "line": "805",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "IS_TIM_PRESCALER_RELOAD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_tim.h@36733@macro@TIM_ForcedAction_Active",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_ForcedAction_Active",
    "location": {
      "column": "9",
      "line": "815",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "TIM_ForcedAction_Active",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_tim.h@36796@macro@TIM_ForcedAction_InActive",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_ForcedAction_InActive",
    "location": {
      "column": "9",
      "line": "816",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "TIM_ForcedAction_InActive",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_tim.h@36859@macro@IS_TIM_FORCED_ACTION",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_TIM_FORCED_ACTION",
    "location": {
      "column": "9",
      "line": "817",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "IS_TIM_FORCED_ACTION",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_tim.h@37092@macro@TIM_EncoderMode_TI1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_EncoderMode_TI1",
    "location": {
      "column": "9",
      "line": "827",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "TIM_EncoderMode_TI1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_tim.h@37155@macro@TIM_EncoderMode_TI2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_EncoderMode_TI2",
    "location": {
      "column": "9",
      "line": "828",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "TIM_EncoderMode_TI2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_tim.h@37218@macro@TIM_EncoderMode_TI12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_EncoderMode_TI12",
    "location": {
      "column": "9",
      "line": "829",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "TIM_EncoderMode_TI12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_tim.h@37281@macro@IS_TIM_ENCODER_MODE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_TIM_ENCODER_MODE",
    "location": {
      "column": "9",
      "line": "830",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "IS_TIM_ENCODER_MODE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_tim.h@37570@macro@TIM_EventSource_Update",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_EventSource_Update",
    "location": {
      "column": "9",
      "line": "842",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "TIM_EventSource_Update",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_tim.h@37633@macro@TIM_EventSource_CC1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_EventSource_CC1",
    "location": {
      "column": "9",
      "line": "843",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "TIM_EventSource_CC1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_tim.h@37696@macro@TIM_EventSource_CC2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_EventSource_CC2",
    "location": {
      "column": "9",
      "line": "844",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "TIM_EventSource_CC2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_tim.h@37759@macro@TIM_EventSource_CC3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_EventSource_CC3",
    "location": {
      "column": "9",
      "line": "845",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "TIM_EventSource_CC3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_tim.h@37822@macro@TIM_EventSource_CC4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_EventSource_CC4",
    "location": {
      "column": "9",
      "line": "846",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "TIM_EventSource_CC4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_tim.h@37885@macro@TIM_EventSource_COM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_EventSource_COM",
    "location": {
      "column": "9",
      "line": "847",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "TIM_EventSource_COM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_tim.h@37948@macro@TIM_EventSource_Trigger",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_EventSource_Trigger",
    "location": {
      "column": "9",
      "line": "848",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "TIM_EventSource_Trigger",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_tim.h@38011@macro@TIM_EventSource_Break",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_EventSource_Break",
    "location": {
      "column": "9",
      "line": "849",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "TIM_EventSource_Break",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_tim.h@38074@macro@IS_TIM_EVENT_SOURCE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_TIM_EVENT_SOURCE",
    "location": {
      "column": "9",
      "line": "850",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "IS_TIM_EVENT_SOURCE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_tim.h@38253@macro@TIM_UpdateSource_Global",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_UpdateSource_Global",
    "location": {
      "column": "9",
      "line": "860",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "TIM_UpdateSource_Global",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_tim.h@38596@macro@TIM_UpdateSource_Regular",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_UpdateSource_Regular",
    "location": {
      "column": "9",
      "line": "863",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "TIM_UpdateSource_Regular",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_tim.h@38715@macro@IS_TIM_UPDATE_SOURCE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_TIM_UPDATE_SOURCE",
    "location": {
      "column": "9",
      "line": "864",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "IS_TIM_UPDATE_SOURCE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_tim.h@38963@macro@TIM_OCPreload_Enable",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_OCPreload_Enable",
    "location": {
      "column": "9",
      "line": "874",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "TIM_OCPreload_Enable",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_tim.h@39026@macro@TIM_OCPreload_Disable",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_OCPreload_Disable",
    "location": {
      "column": "9",
      "line": "875",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "TIM_OCPreload_Disable",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_tim.h@39089@macro@IS_TIM_OCPRELOAD_STATE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_TIM_OCPRELOAD_STATE",
    "location": {
      "column": "9",
      "line": "876",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "IS_TIM_OCPRELOAD_STATE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_tim.h@39328@macro@TIM_OCFast_Enable",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_OCFast_Enable",
    "location": {
      "column": "9",
      "line": "886",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "TIM_OCFast_Enable",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_tim.h@39391@macro@TIM_OCFast_Disable",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_OCFast_Disable",
    "location": {
      "column": "9",
      "line": "887",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "TIM_OCFast_Disable",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_tim.h@39454@macro@IS_TIM_OCFAST_STATE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_TIM_OCFAST_STATE",
    "location": {
      "column": "9",
      "line": "888",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "IS_TIM_OCFAST_STATE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_tim.h@39721@macro@TIM_OCClear_Enable",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_OCClear_Enable",
    "location": {
      "column": "9",
      "line": "899",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "TIM_OCClear_Enable",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_tim.h@39784@macro@TIM_OCClear_Disable",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_OCClear_Disable",
    "location": {
      "column": "9",
      "line": "900",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "TIM_OCClear_Disable",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_tim.h@39847@macro@IS_TIM_OCCLEAR_STATE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_TIM_OCCLEAR_STATE",
    "location": {
      "column": "9",
      "line": "901",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "IS_TIM_OCCLEAR_STATE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_tim.h@40074@macro@TIM_TRGOSource_Reset",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_TRGOSource_Reset",
    "location": {
      "column": "9",
      "line": "911",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "TIM_TRGOSource_Reset",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_tim.h@40137@macro@TIM_TRGOSource_Enable",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_TRGOSource_Enable",
    "location": {
      "column": "9",
      "line": "912",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "TIM_TRGOSource_Enable",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_tim.h@40200@macro@TIM_TRGOSource_Update",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_TRGOSource_Update",
    "location": {
      "column": "9",
      "line": "913",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "TIM_TRGOSource_Update",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_tim.h@40263@macro@TIM_TRGOSource_OC1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_TRGOSource_OC1",
    "location": {
      "column": "9",
      "line": "914",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "TIM_TRGOSource_OC1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_tim.h@40326@macro@TIM_TRGOSource_OC1Ref",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_TRGOSource_OC1Ref",
    "location": {
      "column": "9",
      "line": "915",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "TIM_TRGOSource_OC1Ref",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_tim.h@40389@macro@TIM_TRGOSource_OC2Ref",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_TRGOSource_OC2Ref",
    "location": {
      "column": "9",
      "line": "916",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "TIM_TRGOSource_OC2Ref",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_tim.h@40452@macro@TIM_TRGOSource_OC3Ref",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_TRGOSource_OC3Ref",
    "location": {
      "column": "9",
      "line": "917",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "TIM_TRGOSource_OC3Ref",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_tim.h@40515@macro@TIM_TRGOSource_OC4Ref",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_TRGOSource_OC4Ref",
    "location": {
      "column": "9",
      "line": "918",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "TIM_TRGOSource_OC4Ref",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_tim.h@40578@macro@IS_TIM_TRGO_SOURCE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_TIM_TRGO_SOURCE",
    "location": {
      "column": "9",
      "line": "919",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "IS_TIM_TRGO_SOURCE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_tim.h@41263@macro@TIM_SlaveMode_Reset",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SlaveMode_Reset",
    "location": {
      "column": "9",
      "line": "935",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "TIM_SlaveMode_Reset",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_tim.h@41326@macro@TIM_SlaveMode_Gated",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SlaveMode_Gated",
    "location": {
      "column": "9",
      "line": "936",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "TIM_SlaveMode_Gated",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_tim.h@41389@macro@TIM_SlaveMode_Trigger",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SlaveMode_Trigger",
    "location": {
      "column": "9",
      "line": "937",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "TIM_SlaveMode_Trigger",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_tim.h@41452@macro@TIM_SlaveMode_External1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SlaveMode_External1",
    "location": {
      "column": "9",
      "line": "938",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "TIM_SlaveMode_External1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_tim.h@41515@macro@IS_TIM_SLAVE_MODE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_TIM_SLAVE_MODE",
    "location": {
      "column": "9",
      "line": "939",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "IS_TIM_SLAVE_MODE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_tim.h@41877@macro@TIM_MasterSlaveMode_Enable",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_MasterSlaveMode_Enable",
    "location": {
      "column": "9",
      "line": "951",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "TIM_MasterSlaveMode_Enable",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_tim.h@41940@macro@TIM_MasterSlaveMode_Disable",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_MasterSlaveMode_Disable",
    "location": {
      "column": "9",
      "line": "952",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "TIM_MasterSlaveMode_Disable",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_tim.h@42003@macro@IS_TIM_MSM_STATE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_TIM_MSM_STATE",
    "location": {
      "column": "9",
      "line": "953",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "IS_TIM_MSM_STATE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_tim.h@42222@macro@TIM_FLAG_Update",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_FLAG_Update",
    "location": {
      "column": "9",
      "line": "963",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "TIM_FLAG_Update",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_tim.h@42285@macro@TIM_FLAG_CC1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_FLAG_CC1",
    "location": {
      "column": "9",
      "line": "964",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "TIM_FLAG_CC1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_tim.h@42348@macro@TIM_FLAG_CC2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_FLAG_CC2",
    "location": {
      "column": "9",
      "line": "965",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "TIM_FLAG_CC2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_tim.h@42411@macro@TIM_FLAG_CC3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_FLAG_CC3",
    "location": {
      "column": "9",
      "line": "966",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "TIM_FLAG_CC3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_tim.h@42474@macro@TIM_FLAG_CC4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_FLAG_CC4",
    "location": {
      "column": "9",
      "line": "967",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "TIM_FLAG_CC4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_tim.h@42537@macro@TIM_FLAG_COM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_FLAG_COM",
    "location": {
      "column": "9",
      "line": "968",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "TIM_FLAG_COM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_tim.h@42600@macro@TIM_FLAG_Trigger",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_FLAG_Trigger",
    "location": {
      "column": "9",
      "line": "969",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "TIM_FLAG_Trigger",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_tim.h@42663@macro@TIM_FLAG_Break",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_FLAG_Break",
    "location": {
      "column": "9",
      "line": "970",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "TIM_FLAG_Break",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_tim.h@42726@macro@TIM_FLAG_CC1OF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_FLAG_CC1OF",
    "location": {
      "column": "9",
      "line": "971",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "TIM_FLAG_CC1OF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_tim.h@42789@macro@TIM_FLAG_CC2OF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_FLAG_CC2OF",
    "location": {
      "column": "9",
      "line": "972",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "TIM_FLAG_CC2OF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_tim.h@42852@macro@TIM_FLAG_CC3OF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_FLAG_CC3OF",
    "location": {
      "column": "9",
      "line": "973",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "TIM_FLAG_CC3OF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_tim.h@42915@macro@TIM_FLAG_CC4OF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_FLAG_CC4OF",
    "location": {
      "column": "9",
      "line": "974",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "TIM_FLAG_CC4OF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_tim.h@42978@macro@IS_TIM_GET_FLAG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_TIM_GET_FLAG",
    "location": {
      "column": "9",
      "line": "975",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "IS_TIM_GET_FLAG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_tim.h@43801@macro@IS_TIM_CLEAR_FLAG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_TIM_CLEAR_FLAG",
    "location": {
      "column": "9",
      "line": "989",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "IS_TIM_CLEAR_FLAG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_tim.h@43994@macro@IS_TIM_IC_FILTER",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_TIM_IC_FILTER",
    "location": {
      "column": "9",
      "line": "998",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "IS_TIM_IC_FILTER",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_tim.h@44133@macro@IS_TIM_EXT_FILTER",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_TIM_EXT_FILTER",
    "location": {
      "column": "9",
      "line": "1007",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "IS_TIM_EXT_FILTER",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_tim.h@44257@macro@TIM_DMABurstLength_1Byte",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DMABurstLength_1Byte",
    "location": {
      "column": "9",
      "line": "1016",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "TIM_DMABurstLength_1Byte",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_tim.h@44330@macro@TIM_DMABurstLength_2Bytes",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DMABurstLength_2Bytes",
    "location": {
      "column": "9",
      "line": "1017",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "TIM_DMABurstLength_2Bytes",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_tim.h@44404@macro@TIM_DMABurstLength_3Bytes",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DMABurstLength_3Bytes",
    "location": {
      "column": "9",
      "line": "1018",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "TIM_DMABurstLength_3Bytes",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_tim.h@44478@macro@TIM_DMABurstLength_4Bytes",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DMABurstLength_4Bytes",
    "location": {
      "column": "9",
      "line": "1019",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "TIM_DMABurstLength_4Bytes",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_tim.h@44552@macro@TIM_DMABurstLength_5Bytes",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DMABurstLength_5Bytes",
    "location": {
      "column": "9",
      "line": "1020",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "TIM_DMABurstLength_5Bytes",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_tim.h@44626@macro@TIM_DMABurstLength_6Bytes",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DMABurstLength_6Bytes",
    "location": {
      "column": "9",
      "line": "1021",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "TIM_DMABurstLength_6Bytes",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_tim.h@44700@macro@TIM_DMABurstLength_7Bytes",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DMABurstLength_7Bytes",
    "location": {
      "column": "9",
      "line": "1022",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "TIM_DMABurstLength_7Bytes",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_tim.h@44774@macro@TIM_DMABurstLength_8Bytes",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DMABurstLength_8Bytes",
    "location": {
      "column": "9",
      "line": "1023",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "TIM_DMABurstLength_8Bytes",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_tim.h@44848@macro@TIM_DMABurstLength_9Bytes",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DMABurstLength_9Bytes",
    "location": {
      "column": "9",
      "line": "1024",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "TIM_DMABurstLength_9Bytes",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_tim.h@44922@macro@TIM_DMABurstLength_10Bytes",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DMABurstLength_10Bytes",
    "location": {
      "column": "9",
      "line": "1025",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "TIM_DMABurstLength_10Bytes",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_tim.h@44997@macro@TIM_DMABurstLength_11Bytes",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DMABurstLength_11Bytes",
    "location": {
      "column": "9",
      "line": "1026",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "TIM_DMABurstLength_11Bytes",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_tim.h@45072@macro@TIM_DMABurstLength_12Bytes",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DMABurstLength_12Bytes",
    "location": {
      "column": "9",
      "line": "1027",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "TIM_DMABurstLength_12Bytes",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_tim.h@45147@macro@TIM_DMABurstLength_13Bytes",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DMABurstLength_13Bytes",
    "location": {
      "column": "9",
      "line": "1028",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "TIM_DMABurstLength_13Bytes",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_tim.h@45222@macro@TIM_DMABurstLength_14Bytes",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DMABurstLength_14Bytes",
    "location": {
      "column": "9",
      "line": "1029",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "TIM_DMABurstLength_14Bytes",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_tim.h@45297@macro@TIM_DMABurstLength_15Bytes",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DMABurstLength_15Bytes",
    "location": {
      "column": "9",
      "line": "1030",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "TIM_DMABurstLength_15Bytes",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_tim.h@45372@macro@TIM_DMABurstLength_16Bytes",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DMABurstLength_16Bytes",
    "location": {
      "column": "9",
      "line": "1031",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "TIM_DMABurstLength_16Bytes",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_tim.h@45447@macro@TIM_DMABurstLength_17Bytes",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DMABurstLength_17Bytes",
    "location": {
      "column": "9",
      "line": "1032",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "TIM_DMABurstLength_17Bytes",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_tim.h@45522@macro@TIM_DMABurstLength_18Bytes",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DMABurstLength_18Bytes",
    "location": {
      "column": "9",
      "line": "1033",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "TIM_DMABurstLength_18Bytes",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_DeInit",
    "What": "Function",
    "defdec": "Dec",
    "display": "void TIM_DeInit(TIM_TypeDef *)",
    "location": {
      "column": "6",
      "line": "1054",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "TIM_DeInit",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_TimeBaseInit",
    "What": "Function",
    "defdec": "Dec",
    "display": "void TIM_TimeBaseInit(TIM_TypeDef *, TIM_TimeBaseInitTypeDef *)",
    "location": {
      "column": "6",
      "line": "1055",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "TIM_TimeBaseInit",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_OC1Init",
    "What": "Function",
    "defdec": "Dec",
    "display": "void TIM_OC1Init(TIM_TypeDef *, TIM_OCInitTypeDef *)",
    "location": {
      "column": "6",
      "line": "1056",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "TIM_OC1Init",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_OC2Init",
    "What": "Function",
    "defdec": "Dec",
    "display": "void TIM_OC2Init(TIM_TypeDef *, TIM_OCInitTypeDef *)",
    "location": {
      "column": "6",
      "line": "1057",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "TIM_OC2Init",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_OC3Init",
    "What": "Function",
    "defdec": "Dec",
    "display": "void TIM_OC3Init(TIM_TypeDef *, TIM_OCInitTypeDef *)",
    "location": {
      "column": "6",
      "line": "1058",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "TIM_OC3Init",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_OC4Init",
    "What": "Function",
    "defdec": "Dec",
    "display": "void TIM_OC4Init(TIM_TypeDef *, TIM_OCInitTypeDef *)",
    "location": {
      "column": "6",
      "line": "1059",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "TIM_OC4Init",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_ICInit",
    "What": "Function",
    "defdec": "Dec",
    "display": "void TIM_ICInit(TIM_TypeDef *, TIM_ICInitTypeDef *)",
    "location": {
      "column": "6",
      "line": "1060",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "TIM_ICInit",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_PWMIConfig",
    "What": "Function",
    "defdec": "Dec",
    "display": "void TIM_PWMIConfig(TIM_TypeDef *, TIM_ICInitTypeDef *)",
    "location": {
      "column": "6",
      "line": "1061",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "TIM_PWMIConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_BDTRConfig",
    "What": "Function",
    "defdec": "Dec",
    "display": "void TIM_BDTRConfig(TIM_TypeDef *, TIM_BDTRInitTypeDef *)",
    "location": {
      "column": "6",
      "line": "1062",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "TIM_BDTRConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_TimeBaseStructInit",
    "What": "Function",
    "defdec": "Dec",
    "display": "void TIM_TimeBaseStructInit(TIM_TimeBaseInitTypeDef *)",
    "location": {
      "column": "6",
      "line": "1063",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "TIM_TimeBaseStructInit",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_OCStructInit",
    "What": "Function",
    "defdec": "Dec",
    "display": "void TIM_OCStructInit(TIM_OCInitTypeDef *)",
    "location": {
      "column": "6",
      "line": "1064",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "TIM_OCStructInit",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_ICStructInit",
    "What": "Function",
    "defdec": "Dec",
    "display": "void TIM_ICStructInit(TIM_ICInitTypeDef *)",
    "location": {
      "column": "6",
      "line": "1065",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "TIM_ICStructInit",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_BDTRStructInit",
    "What": "Function",
    "defdec": "Dec",
    "display": "void TIM_BDTRStructInit(TIM_BDTRInitTypeDef *)",
    "location": {
      "column": "6",
      "line": "1066",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "TIM_BDTRStructInit",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_Cmd",
    "What": "Function",
    "defdec": "Dec",
    "display": "void TIM_Cmd(TIM_TypeDef *, FunctionalState)",
    "location": {
      "column": "6",
      "line": "1067",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "TIM_Cmd",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_CtrlPWMOutputs",
    "What": "Function",
    "defdec": "Dec",
    "display": "void TIM_CtrlPWMOutputs(TIM_TypeDef *, FunctionalState)",
    "location": {
      "column": "6",
      "line": "1068",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "TIM_CtrlPWMOutputs",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_ITConfig",
    "What": "Function",
    "defdec": "Dec",
    "display": "void TIM_ITConfig(TIM_TypeDef *, uint16_t, FunctionalState)",
    "location": {
      "column": "6",
      "line": "1069",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "TIM_ITConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_GenerateEvent",
    "What": "Function",
    "defdec": "Dec",
    "display": "void TIM_GenerateEvent(TIM_TypeDef *, uint16_t)",
    "location": {
      "column": "6",
      "line": "1070",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "TIM_GenerateEvent",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_DMAConfig",
    "What": "Function",
    "defdec": "Dec",
    "display": "void TIM_DMAConfig(TIM_TypeDef *, uint16_t, uint16_t)",
    "location": {
      "column": "6",
      "line": "1071",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "TIM_DMAConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_DMACmd",
    "What": "Function",
    "defdec": "Dec",
    "display": "void TIM_DMACmd(TIM_TypeDef *, uint16_t, FunctionalState)",
    "location": {
      "column": "6",
      "line": "1072",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "TIM_DMACmd",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_InternalClockConfig",
    "What": "Function",
    "defdec": "Dec",
    "display": "void TIM_InternalClockConfig(TIM_TypeDef *)",
    "location": {
      "column": "6",
      "line": "1073",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "TIM_InternalClockConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_ITRxExternalClockConfig",
    "What": "Function",
    "defdec": "Dec",
    "display": "void TIM_ITRxExternalClockConfig(TIM_TypeDef *, uint16_t)",
    "location": {
      "column": "6",
      "line": "1074",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "TIM_ITRxExternalClockConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_TIxExternalClockConfig",
    "What": "Function",
    "defdec": "Dec",
    "display": "void TIM_TIxExternalClockConfig(TIM_TypeDef *, uint16_t, uint16_t, uint16_t)",
    "location": {
      "column": "6",
      "line": "1075",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "TIM_TIxExternalClockConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_ETRClockMode1Config",
    "What": "Function",
    "defdec": "Dec",
    "display": "void TIM_ETRClockMode1Config(TIM_TypeDef *, uint16_t, uint16_t, uint16_t)",
    "location": {
      "column": "6",
      "line": "1077",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "TIM_ETRClockMode1Config",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_ETRClockMode2Config",
    "What": "Function",
    "defdec": "Dec",
    "display": "void TIM_ETRClockMode2Config(TIM_TypeDef *, uint16_t, uint16_t, uint16_t)",
    "location": {
      "column": "6",
      "line": "1079",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "TIM_ETRClockMode2Config",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_ETRConfig",
    "What": "Function",
    "defdec": "Dec",
    "display": "void TIM_ETRConfig(TIM_TypeDef *, uint16_t, uint16_t, uint16_t)",
    "location": {
      "column": "6",
      "line": "1081",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "TIM_ETRConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_PrescalerConfig",
    "What": "Function",
    "defdec": "Dec",
    "display": "void TIM_PrescalerConfig(TIM_TypeDef *, uint16_t, uint16_t)",
    "location": {
      "column": "6",
      "line": "1083",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "TIM_PrescalerConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_CounterModeConfig",
    "What": "Function",
    "defdec": "Dec",
    "display": "void TIM_CounterModeConfig(TIM_TypeDef *, uint16_t)",
    "location": {
      "column": "6",
      "line": "1084",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "TIM_CounterModeConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_SelectInputTrigger",
    "What": "Function",
    "defdec": "Dec",
    "display": "void TIM_SelectInputTrigger(TIM_TypeDef *, uint16_t)",
    "location": {
      "column": "6",
      "line": "1085",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "TIM_SelectInputTrigger",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_EncoderInterfaceConfig",
    "What": "Function",
    "defdec": "Dec",
    "display": "void TIM_EncoderInterfaceConfig(TIM_TypeDef *, uint16_t, uint16_t, uint16_t)",
    "location": {
      "column": "6",
      "line": "1086",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "TIM_EncoderInterfaceConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_ForcedOC1Config",
    "What": "Function",
    "defdec": "Dec",
    "display": "void TIM_ForcedOC1Config(TIM_TypeDef *, uint16_t)",
    "location": {
      "column": "6",
      "line": "1088",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "TIM_ForcedOC1Config",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_ForcedOC2Config",
    "What": "Function",
    "defdec": "Dec",
    "display": "void TIM_ForcedOC2Config(TIM_TypeDef *, uint16_t)",
    "location": {
      "column": "6",
      "line": "1089",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "TIM_ForcedOC2Config",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_ForcedOC3Config",
    "What": "Function",
    "defdec": "Dec",
    "display": "void TIM_ForcedOC3Config(TIM_TypeDef *, uint16_t)",
    "location": {
      "column": "6",
      "line": "1090",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "TIM_ForcedOC3Config",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_ForcedOC4Config",
    "What": "Function",
    "defdec": "Dec",
    "display": "void TIM_ForcedOC4Config(TIM_TypeDef *, uint16_t)",
    "location": {
      "column": "6",
      "line": "1091",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "TIM_ForcedOC4Config",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_ARRPreloadConfig",
    "What": "Function",
    "defdec": "Dec",
    "display": "void TIM_ARRPreloadConfig(TIM_TypeDef *, FunctionalState)",
    "location": {
      "column": "6",
      "line": "1092",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "TIM_ARRPreloadConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_SelectCOM",
    "What": "Function",
    "defdec": "Dec",
    "display": "void TIM_SelectCOM(TIM_TypeDef *, FunctionalState)",
    "location": {
      "column": "6",
      "line": "1093",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "TIM_SelectCOM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_SelectCCDMA",
    "What": "Function",
    "defdec": "Dec",
    "display": "void TIM_SelectCCDMA(TIM_TypeDef *, FunctionalState)",
    "location": {
      "column": "6",
      "line": "1094",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "TIM_SelectCCDMA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_CCPreloadControl",
    "What": "Function",
    "defdec": "Dec",
    "display": "void TIM_CCPreloadControl(TIM_TypeDef *, FunctionalState)",
    "location": {
      "column": "6",
      "line": "1095",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "TIM_CCPreloadControl",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_OC1PreloadConfig",
    "What": "Function",
    "defdec": "Dec",
    "display": "void TIM_OC1PreloadConfig(TIM_TypeDef *, uint16_t)",
    "location": {
      "column": "6",
      "line": "1096",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "TIM_OC1PreloadConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_OC2PreloadConfig",
    "What": "Function",
    "defdec": "Dec",
    "display": "void TIM_OC2PreloadConfig(TIM_TypeDef *, uint16_t)",
    "location": {
      "column": "6",
      "line": "1097",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "TIM_OC2PreloadConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_OC3PreloadConfig",
    "What": "Function",
    "defdec": "Dec",
    "display": "void TIM_OC3PreloadConfig(TIM_TypeDef *, uint16_t)",
    "location": {
      "column": "6",
      "line": "1098",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "TIM_OC3PreloadConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_OC4PreloadConfig",
    "What": "Function",
    "defdec": "Dec",
    "display": "void TIM_OC4PreloadConfig(TIM_TypeDef *, uint16_t)",
    "location": {
      "column": "6",
      "line": "1099",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "TIM_OC4PreloadConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_OC1FastConfig",
    "What": "Function",
    "defdec": "Dec",
    "display": "void TIM_OC1FastConfig(TIM_TypeDef *, uint16_t)",
    "location": {
      "column": "6",
      "line": "1100",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "TIM_OC1FastConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_OC2FastConfig",
    "What": "Function",
    "defdec": "Dec",
    "display": "void TIM_OC2FastConfig(TIM_TypeDef *, uint16_t)",
    "location": {
      "column": "6",
      "line": "1101",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "TIM_OC2FastConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_OC3FastConfig",
    "What": "Function",
    "defdec": "Dec",
    "display": "void TIM_OC3FastConfig(TIM_TypeDef *, uint16_t)",
    "location": {
      "column": "6",
      "line": "1102",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "TIM_OC3FastConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_OC4FastConfig",
    "What": "Function",
    "defdec": "Dec",
    "display": "void TIM_OC4FastConfig(TIM_TypeDef *, uint16_t)",
    "location": {
      "column": "6",
      "line": "1103",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "TIM_OC4FastConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_ClearOC1Ref",
    "What": "Function",
    "defdec": "Dec",
    "display": "void TIM_ClearOC1Ref(TIM_TypeDef *, uint16_t)",
    "location": {
      "column": "6",
      "line": "1104",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "TIM_ClearOC1Ref",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_ClearOC2Ref",
    "What": "Function",
    "defdec": "Dec",
    "display": "void TIM_ClearOC2Ref(TIM_TypeDef *, uint16_t)",
    "location": {
      "column": "6",
      "line": "1105",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "TIM_ClearOC2Ref",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_ClearOC3Ref",
    "What": "Function",
    "defdec": "Dec",
    "display": "void TIM_ClearOC3Ref(TIM_TypeDef *, uint16_t)",
    "location": {
      "column": "6",
      "line": "1106",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "TIM_ClearOC3Ref",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_ClearOC4Ref",
    "What": "Function",
    "defdec": "Dec",
    "display": "void TIM_ClearOC4Ref(TIM_TypeDef *, uint16_t)",
    "location": {
      "column": "6",
      "line": "1107",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "TIM_ClearOC4Ref",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_OC1PolarityConfig",
    "What": "Function",
    "defdec": "Dec",
    "display": "void TIM_OC1PolarityConfig(TIM_TypeDef *, uint16_t)",
    "location": {
      "column": "6",
      "line": "1108",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "TIM_OC1PolarityConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_OC1NPolarityConfig",
    "What": "Function",
    "defdec": "Dec",
    "display": "void TIM_OC1NPolarityConfig(TIM_TypeDef *, uint16_t)",
    "location": {
      "column": "6",
      "line": "1109",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "TIM_OC1NPolarityConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_OC2PolarityConfig",
    "What": "Function",
    "defdec": "Dec",
    "display": "void TIM_OC2PolarityConfig(TIM_TypeDef *, uint16_t)",
    "location": {
      "column": "6",
      "line": "1110",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "TIM_OC2PolarityConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_OC2NPolarityConfig",
    "What": "Function",
    "defdec": "Dec",
    "display": "void TIM_OC2NPolarityConfig(TIM_TypeDef *, uint16_t)",
    "location": {
      "column": "6",
      "line": "1111",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "TIM_OC2NPolarityConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_OC3PolarityConfig",
    "What": "Function",
    "defdec": "Dec",
    "display": "void TIM_OC3PolarityConfig(TIM_TypeDef *, uint16_t)",
    "location": {
      "column": "6",
      "line": "1112",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "TIM_OC3PolarityConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_OC3NPolarityConfig",
    "What": "Function",
    "defdec": "Dec",
    "display": "void TIM_OC3NPolarityConfig(TIM_TypeDef *, uint16_t)",
    "location": {
      "column": "6",
      "line": "1113",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "TIM_OC3NPolarityConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_OC4PolarityConfig",
    "What": "Function",
    "defdec": "Dec",
    "display": "void TIM_OC4PolarityConfig(TIM_TypeDef *, uint16_t)",
    "location": {
      "column": "6",
      "line": "1114",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "TIM_OC4PolarityConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_CCxCmd",
    "What": "Function",
    "defdec": "Dec",
    "display": "void TIM_CCxCmd(TIM_TypeDef *, uint16_t, uint16_t)",
    "location": {
      "column": "6",
      "line": "1115",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "TIM_CCxCmd",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_CCxNCmd",
    "What": "Function",
    "defdec": "Dec",
    "display": "void TIM_CCxNCmd(TIM_TypeDef *, uint16_t, uint16_t)",
    "location": {
      "column": "6",
      "line": "1116",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "TIM_CCxNCmd",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_SelectOCxM",
    "What": "Function",
    "defdec": "Dec",
    "display": "void TIM_SelectOCxM(TIM_TypeDef *, uint16_t, uint16_t)",
    "location": {
      "column": "6",
      "line": "1117",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "TIM_SelectOCxM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_UpdateDisableConfig",
    "What": "Function",
    "defdec": "Dec",
    "display": "void TIM_UpdateDisableConfig(TIM_TypeDef *, FunctionalState)",
    "location": {
      "column": "6",
      "line": "1118",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "TIM_UpdateDisableConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_UpdateRequestConfig",
    "What": "Function",
    "defdec": "Dec",
    "display": "void TIM_UpdateRequestConfig(TIM_TypeDef *, uint16_t)",
    "location": {
      "column": "6",
      "line": "1119",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "TIM_UpdateRequestConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_SelectHallSensor",
    "What": "Function",
    "defdec": "Dec",
    "display": "void TIM_SelectHallSensor(TIM_TypeDef *, FunctionalState)",
    "location": {
      "column": "6",
      "line": "1120",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "TIM_SelectHallSensor",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_SelectOnePulseMode",
    "What": "Function",
    "defdec": "Dec",
    "display": "void TIM_SelectOnePulseMode(TIM_TypeDef *, uint16_t)",
    "location": {
      "column": "6",
      "line": "1121",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "TIM_SelectOnePulseMode",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_SelectOutputTrigger",
    "What": "Function",
    "defdec": "Dec",
    "display": "void TIM_SelectOutputTrigger(TIM_TypeDef *, uint16_t)",
    "location": {
      "column": "6",
      "line": "1122",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "TIM_SelectOutputTrigger",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_SelectSlaveMode",
    "What": "Function",
    "defdec": "Dec",
    "display": "void TIM_SelectSlaveMode(TIM_TypeDef *, uint16_t)",
    "location": {
      "column": "6",
      "line": "1123",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "TIM_SelectSlaveMode",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_SelectMasterSlaveMode",
    "What": "Function",
    "defdec": "Dec",
    "display": "void TIM_SelectMasterSlaveMode(TIM_TypeDef *, uint16_t)",
    "location": {
      "column": "6",
      "line": "1124",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "TIM_SelectMasterSlaveMode",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_SetCounter",
    "What": "Function",
    "defdec": "Dec",
    "display": "void TIM_SetCounter(TIM_TypeDef *, uint16_t)",
    "location": {
      "column": "6",
      "line": "1125",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "TIM_SetCounter",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_SetAutoreload",
    "What": "Function",
    "defdec": "Dec",
    "display": "void TIM_SetAutoreload(TIM_TypeDef *, uint16_t)",
    "location": {
      "column": "6",
      "line": "1126",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "TIM_SetAutoreload",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_SetCompare1",
    "What": "Function",
    "defdec": "Dec",
    "display": "void TIM_SetCompare1(TIM_TypeDef *, uint16_t)",
    "location": {
      "column": "6",
      "line": "1127",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "TIM_SetCompare1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_SetCompare2",
    "What": "Function",
    "defdec": "Dec",
    "display": "void TIM_SetCompare2(TIM_TypeDef *, uint16_t)",
    "location": {
      "column": "6",
      "line": "1128",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "TIM_SetCompare2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_SetCompare3",
    "What": "Function",
    "defdec": "Dec",
    "display": "void TIM_SetCompare3(TIM_TypeDef *, uint16_t)",
    "location": {
      "column": "6",
      "line": "1129",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "TIM_SetCompare3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_SetCompare4",
    "What": "Function",
    "defdec": "Dec",
    "display": "void TIM_SetCompare4(TIM_TypeDef *, uint16_t)",
    "location": {
      "column": "6",
      "line": "1130",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "TIM_SetCompare4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_SetIC1Prescaler",
    "What": "Function",
    "defdec": "Dec",
    "display": "void TIM_SetIC1Prescaler(TIM_TypeDef *, uint16_t)",
    "location": {
      "column": "6",
      "line": "1131",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "TIM_SetIC1Prescaler",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_SetIC2Prescaler",
    "What": "Function",
    "defdec": "Dec",
    "display": "void TIM_SetIC2Prescaler(TIM_TypeDef *, uint16_t)",
    "location": {
      "column": "6",
      "line": "1132",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "TIM_SetIC2Prescaler",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_SetIC3Prescaler",
    "What": "Function",
    "defdec": "Dec",
    "display": "void TIM_SetIC3Prescaler(TIM_TypeDef *, uint16_t)",
    "location": {
      "column": "6",
      "line": "1133",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "TIM_SetIC3Prescaler",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_SetIC4Prescaler",
    "What": "Function",
    "defdec": "Dec",
    "display": "void TIM_SetIC4Prescaler(TIM_TypeDef *, uint16_t)",
    "location": {
      "column": "6",
      "line": "1134",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "TIM_SetIC4Prescaler",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_SetClockDivision",
    "What": "Function",
    "defdec": "Dec",
    "display": "void TIM_SetClockDivision(TIM_TypeDef *, uint16_t)",
    "location": {
      "column": "6",
      "line": "1135",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "TIM_SetClockDivision",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_GetCapture1",
    "What": "Function",
    "defdec": "Dec",
    "display": "uint16_t TIM_GetCapture1(TIM_TypeDef *)",
    "location": {
      "column": "10",
      "line": "1136",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "TIM_GetCapture1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_GetCapture2",
    "What": "Function",
    "defdec": "Dec",
    "display": "uint16_t TIM_GetCapture2(TIM_TypeDef *)",
    "location": {
      "column": "10",
      "line": "1137",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "TIM_GetCapture2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_GetCapture3",
    "What": "Function",
    "defdec": "Dec",
    "display": "uint16_t TIM_GetCapture3(TIM_TypeDef *)",
    "location": {
      "column": "10",
      "line": "1138",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "TIM_GetCapture3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_GetCapture4",
    "What": "Function",
    "defdec": "Dec",
    "display": "uint16_t TIM_GetCapture4(TIM_TypeDef *)",
    "location": {
      "column": "10",
      "line": "1139",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "TIM_GetCapture4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_GetCounter",
    "What": "Function",
    "defdec": "Dec",
    "display": "uint16_t TIM_GetCounter(TIM_TypeDef *)",
    "location": {
      "column": "10",
      "line": "1140",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "TIM_GetCounter",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_GetPrescaler",
    "What": "Function",
    "defdec": "Dec",
    "display": "uint16_t TIM_GetPrescaler(TIM_TypeDef *)",
    "location": {
      "column": "10",
      "line": "1141",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "TIM_GetPrescaler",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_GetFlagStatus",
    "What": "Function",
    "defdec": "Dec",
    "display": "FlagStatus TIM_GetFlagStatus(TIM_TypeDef *, uint16_t)",
    "location": {
      "column": "12",
      "line": "1142",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "TIM_GetFlagStatus",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_ClearFlag",
    "What": "Function",
    "defdec": "Dec",
    "display": "void TIM_ClearFlag(TIM_TypeDef *, uint16_t)",
    "location": {
      "column": "6",
      "line": "1143",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "TIM_ClearFlag",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_GetITStatus",
    "What": "Function",
    "defdec": "Dec",
    "display": "ITStatus TIM_GetITStatus(TIM_TypeDef *, uint16_t)",
    "location": {
      "column": "10",
      "line": "1144",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "TIM_GetITStatus",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_ClearITPendingBit",
    "What": "Function",
    "defdec": "Dec",
    "display": "void TIM_ClearITPendingBit(TIM_TypeDef *, uint16_t)",
    "location": {
      "column": "6",
      "line": "1145",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_tim.h"
    },
    "name": "TIM_ClearITPendingBit",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@116@macro@_YVALS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_YVALS",
    "location": {
      "column": "9",
      "line": "5",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\yvals.h"
    },
    "name": "_YVALS",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@212@macro@_GLUE_B",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_GLUE_B",
    "location": {
      "column": "9",
      "line": "12",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\yvals.h"
    },
    "name": "_GLUE_B",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@238@macro@_GLUE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_GLUE",
    "location": {
      "column": "9",
      "line": "13",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\yvals.h"
    },
    "name": "_GLUE",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@271@macro@_GLUE3_B",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_GLUE3_B",
    "location": {
      "column": "9",
      "line": "15",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\yvals.h"
    },
    "name": "_GLUE3_B",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@303@macro@_GLUE3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_GLUE3",
    "location": {
      "column": "9",
      "line": "16",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\yvals.h"
    },
    "name": "_GLUE3",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@342@macro@_STRINGIFY_B",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_STRINGIFY_B",
    "location": {
      "column": "9",
      "line": "18",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\yvals.h"
    },
    "name": "_STRINGIFY_B",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@369@macro@_STRINGIFY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_STRINGIFY",
    "location": {
      "column": "9",
      "line": "19",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\yvals.h"
    },
    "name": "_STRINGIFY",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@466@macro@_ABINAME",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_ABINAME",
    "location": {
      "column": "9",
      "line": "22",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\yvals.h"
    },
    "name": "_ABINAME",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@529@macro@_CPPLIB_VER",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_CPPLIB_VER",
    "location": {
      "column": "9",
      "line": "25",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\yvals.h"
    },
    "name": "_CPPLIB_VER",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@607@macro@__IAR_SYSTEMS_LIB__",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__IAR_SYSTEMS_LIB__",
    "location": {
      "column": "11",
      "line": "29",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\yvals.h"
    },
    "name": "__IAR_SYSTEMS_LIB__",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@1717@macro@__EFF_NS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__EFF_NS",
    "location": {
      "column": "9",
      "line": "64",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\yvals.h"
    },
    "name": "__EFF_NS",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@1808@macro@__EFF_NSNW1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__EFF_NSNW1",
    "location": {
      "column": "9",
      "line": "65",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\yvals.h"
    },
    "name": "__EFF_NSNW1",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@1912@macro@__EFF_NE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__EFF_NE",
    "location": {
      "column": "9",
      "line": "66",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\yvals.h"
    },
    "name": "__EFF_NE",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@1990@macro@__EFF_NENR1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__EFF_NENR1",
    "location": {
      "column": "9",
      "line": "67",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\yvals.h"
    },
    "name": "__EFF_NENR1",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@2080@macro@__EFF_NENR1R1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__EFF_NENR1R1",
    "location": {
      "column": "9",
      "line": "68",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\yvals.h"
    },
    "name": "__EFF_NENR1R1",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@2181@macro@__EFF_NENR2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__EFF_NENR2",
    "location": {
      "column": "9",
      "line": "69",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\yvals.h"
    },
    "name": "__EFF_NENR2",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@2271@macro@__EFF_NENR1NW2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__EFF_NENR1NW2",
    "location": {
      "column": "9",
      "line": "70",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\yvals.h"
    },
    "name": "__EFF_NENR1NW2",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@2374@macro@__EFF_NENR1NW2R1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__EFF_NENR1NW2R1",
    "location": {
      "column": "9",
      "line": "71",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\yvals.h"
    },
    "name": "__EFF_NENR1NW2R1",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@2490@macro@__EFF_NENW1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__EFF_NENW1",
    "location": {
      "column": "9",
      "line": "72",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\yvals.h"
    },
    "name": "__EFF_NENW1",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@2581@macro@__EFF_NENW2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__EFF_NENW2",
    "location": {
      "column": "9",
      "line": "73",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\yvals.h"
    },
    "name": "__EFF_NENW2",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@2672@macro@__EFF_NENW2R1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__EFF_NENW2R1",
    "location": {
      "column": "9",
      "line": "74",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\yvals.h"
    },
    "name": "__EFF_NENW2R1",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@2774@macro@__EFF_NENW1NW2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__EFF_NENW1NW2",
    "location": {
      "column": "9",
      "line": "75",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\yvals.h"
    },
    "name": "__EFF_NENW1NW2",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@2867@macro@__EFF_NR1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__EFF_NR1",
    "location": {
      "column": "9",
      "line": "76",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\yvals.h"
    },
    "name": "__EFF_NR1",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@2947@macro@__EFF_NR1NW2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__EFF_NR1NW2",
    "location": {
      "column": "9",
      "line": "77",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\yvals.h"
    },
    "name": "__EFF_NR1NW2",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@3040@macro@__EFF_NR1NW3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__EFF_NR1NW3",
    "location": {
      "column": "9",
      "line": "78",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\yvals.h"
    },
    "name": "__EFF_NR1NW3",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@3133@macro@__EFF_NW1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__EFF_NW1",
    "location": {
      "column": "9",
      "line": "79",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\yvals.h"
    },
    "name": "__EFF_NW1",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@3214@macro@__EFF_NW2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__EFF_NW2",
    "location": {
      "column": "9",
      "line": "80",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\yvals.h"
    },
    "name": "__EFF_NW2",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@3295@macro@__EFF_NW1NR2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__EFF_NW1NR2",
    "location": {
      "column": "9",
      "line": "81",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\yvals.h"
    },
    "name": "__EFF_NW1NR2",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@3388@macro@__EFF_NW1NW2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__EFF_NW1NW2",
    "location": {
      "column": "9",
      "line": "82",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\yvals.h"
    },
    "name": "__EFF_NW1NW2",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@3511@macro@__ATTRIBUTES",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__ATTRIBUTES",
    "location": {
      "column": "9",
      "line": "85",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\yvals.h"
    },
    "name": "__ATTRIBUTES",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@3567@macro@__ATTRIBUTES_CAN_THROW",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__ATTRIBUTES_CAN_THROW",
    "location": {
      "column": "9",
      "line": "86",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\yvals.h"
    },
    "name": "__ATTRIBUTES_CAN_THROW",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@3613@macro@__ATTRIBUTES_NORETURN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__ATTRIBUTES_NORETURN",
    "location": {
      "column": "9",
      "line": "87",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\yvals.h"
    },
    "name": "__ATTRIBUTES_NORETURN",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@3680@macro@__ATTRIBUTES_NORETURN_CAN_THROW",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__ATTRIBUTES_NORETURN_CAN_THROW",
    "location": {
      "column": "9",
      "line": "88",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\yvals.h"
    },
    "name": "__ATTRIBUTES_NORETURN_CAN_THROW",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@3807@macro@_EXTERN_C",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_EXTERN_C",
    "location": {
      "column": "11",
      "line": "94",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\yvals.h"
    },
    "name": "_EXTERN_C",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@3850@macro@_EXTERN_C_END",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_EXTERN_C_END",
    "location": {
      "column": "11",
      "line": "95",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\yvals.h"
    },
    "name": "_EXTERN_C_END",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@3882@macro@_GLB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_GLB",
    "location": {
      "column": "11",
      "line": "96",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\yvals.h"
    },
    "name": "_GLB",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@4473@macro@_DLIB_ONLY_C89",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_ONLY_C89",
    "location": {
      "column": "13",
      "line": "121",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\yvals.h"
    },
    "name": "_DLIB_ONLY_C89",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@4701@macro@_DLIB_ADD_EXTRA_SYMBOLS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_ADD_EXTRA_SYMBOLS",
    "location": {
      "column": "11",
      "line": "130",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\yvals.h"
    },
    "name": "_DLIB_ADD_EXTRA_SYMBOLS",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@4792@macro@__STDC_WANT_LIB_EXT1__",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__STDC_WANT_LIB_EXT1__",
    "location": {
      "column": "11",
      "line": "135",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\yvals.h"
    },
    "name": "__STDC_WANT_LIB_EXT1__",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@5073@macro@__DEPREC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__DEPREC",
    "location": {
      "column": "11",
      "line": "145",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\yvals.h"
    },
    "name": "__DEPREC",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@5098@macro@__DEPREC_ATTRS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__DEPREC_ATTRS",
    "location": {
      "column": "9",
      "line": "148",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\yvals.h"
    },
    "name": "__DEPREC_ATTRS",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@5153@macro@__DEPREC_ATTRS_CAN_THROW",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__DEPREC_ATTRS_CAN_THROW",
    "location": {
      "column": "9",
      "line": "149",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\yvals.h"
    },
    "name": "__DEPREC_ATTRS_CAN_THROW",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@5412@macro@_HAS_ITERATOR_DEBUGGING",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_HAS_ITERATOR_DEBUGGING",
    "location": {
      "column": "13",
      "line": "156",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\yvals.h"
    },
    "name": "_HAS_ITERATOR_DEBUGGING",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@5601@macro@_HAS_EXCEPTIONS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_HAS_EXCEPTIONS",
    "location": {
      "column": "11",
      "line": "162",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\yvals.h"
    },
    "name": "_HAS_EXCEPTIONS",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@5654@macro@_HAS_NOEXCEPT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_HAS_NOEXCEPT",
    "location": {
      "column": "11",
      "line": "163",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\yvals.h"
    },
    "name": "_HAS_NOEXCEPT",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@5815@macro@_NOEXCEPT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_NOEXCEPT",
    "location": {
      "column": "13",
      "line": "168",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\yvals.h"
    },
    "name": "_NOEXCEPT",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@5837@macro@_NOEXCEPT_OP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_NOEXCEPT_OP",
    "location": {
      "column": "13",
      "line": "169",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\yvals.h"
    },
    "name": "_NOEXCEPT_OP",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@5873@macro@_STATIC_ASSERT2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_STATIC_ASSERT2",
    "location": {
      "column": "11",
      "line": "172",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\yvals.h"
    },
    "name": "_STATIC_ASSERT2",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@6018@macro@_POINTER_TO",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_POINTER_TO",
    "location": {
      "column": "11",
      "line": "175",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\yvals.h"
    },
    "name": "_POINTER_TO",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@6097@macro@_NOINLINE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_NOINLINE",
    "location": {
      "column": "11",
      "line": "177",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\yvals.h"
    },
    "name": "_NOINLINE",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@6144@macro@_HAS_CPP17",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_HAS_CPP17",
    "location": {
      "column": "11",
      "line": "179",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\yvals.h"
    },
    "name": "_HAS_CPP17",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@N@std",
    "What": "Namespace",
    "defdec": "Def",
    "display": "std",
    "location": {
      "column": "13",
      "line": "185",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\yvals.h"
    },
    "members": [
      {
        "ID": "c:yvals.h@N@std@T@_Bool",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "bool",
        "location": {
          "column": "18",
          "line": "186",
          "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\yvals.h"
        },
        "name": "_Bool",
        "origin": "system_include",
        "scope": "std"
      }
    ],
    "name": "std",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@6338@macro@_THREAD_LOCAL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_THREAD_LOCAL",
    "location": {
      "column": "13",
      "line": "190",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\yvals.h"
    },
    "name": "_THREAD_LOCAL",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@6385@macro@_Restrict",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_Restrict",
    "location": {
      "column": "11",
      "line": "193",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\yvals.h"
    },
    "name": "_Restrict",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@6831@macro@_MBMAX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_MBMAX",
    "location": {
      "column": "9",
      "line": "213",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\yvals.h"
    },
    "name": "_MBMAX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@6885@macro@_MAX_EXP_DIG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_MAX_EXP_DIG",
    "location": {
      "column": "9",
      "line": "216",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\yvals.h"
    },
    "name": "_MAX_EXP_DIG",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@6911@macro@_MAX_INT_DIG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_MAX_INT_DIG",
    "location": {
      "column": "9",
      "line": "217",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\yvals.h"
    },
    "name": "_MAX_INT_DIG",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@6938@macro@_MAX_SIG_DIG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_MAX_SIG_DIG",
    "location": {
      "column": "9",
      "line": "218",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\yvals.h"
    },
    "name": "_MAX_SIG_DIG",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@7007@macro@_WCHART",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_WCHART",
    "location": {
      "column": "11",
      "line": "222",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\yvals.h"
    },
    "name": "_WCHART",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@T@_Wchart",
    "What": "Typedef",
    "defdec": "Def",
    "display": "wchar_t",
    "location": {
      "column": "19",
      "line": "223",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\yvals.h"
    },
    "name": "_Wchart",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@T@_Wintt",
    "What": "Typedef",
    "defdec": "Def",
    "display": "wchar_t",
    "location": {
      "column": "21",
      "line": "225",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\yvals.h"
    },
    "name": "_Wintt",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@7691@macro@_WCMIN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_WCMIN",
    "location": {
      "column": "11",
      "line": "250",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\yvals.h"
    },
    "name": "_WCMIN",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@7711@macro@_WIMIN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_WIMIN",
    "location": {
      "column": "11",
      "line": "251",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\yvals.h"
    },
    "name": "_WIMIN",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@7736@macro@_WCMAX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_WCMAX",
    "location": {
      "column": "9",
      "line": "253",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\yvals.h"
    },
    "name": "_WCMAX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@7768@macro@_WIMAX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_WIMAX",
    "location": {
      "column": "9",
      "line": "254",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\yvals.h"
    },
    "name": "_WIMAX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@7826@macro@_NULL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_NULL",
    "location": {
      "column": "9",
      "line": "257",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\yvals.h"
    },
    "name": "_NULL",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@T@_Sizet",
    "What": "Typedef",
    "defdec": "Def",
    "display": "unsigned int",
    "location": {
      "column": "29",
      "line": "260",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\yvals.h"
    },
    "name": "_Sizet",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@S@_Mbstatet",
    "What": "Struct",
    "defdec": "Def",
    "display": "_Mbstatet",
    "location": {
      "column": "16",
      "line": "263",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\yvals.h"
    },
    "members": [
      {
        "ID": "c:@S@_Mbstatet@FI@_Wchar",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "_Wchar",
        "location": {
          "column": "18",
          "line": "266",
          "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\yvals.h"
        },
        "name": "_Wchar",
        "origin": "system_include",
        "scope": "_Mbstatet"
      },
      {
        "ID": "c:@S@_Mbstatet@FI@_State",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "_State",
        "location": {
          "column": "18",
          "line": "267",
          "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\yvals.h"
        },
        "name": "_State",
        "origin": "system_include",
        "scope": "_Mbstatet"
      },
      {
        "ID": "c:@S@_Mbstatet@F@_Mbstatet#",
        "What": "CXXConstructor",
        "defdec": "Def",
        "display": "void _Mbstatet(void)",
        "location": {
          "column": "5",
          "line": "277",
          "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\yvals.h"
        },
        "name": "_Mbstatet",
        "origin": "system_include",
        "scope": "_Mbstatet"
      },
      {
        "ID": "c:@S@_Mbstatet@F@_Mbstatet#&1$@S@_Mbstatet#",
        "What": "CXXConstructor",
        "defdec": "Def",
        "display": "void _Mbstatet(const _Mbstatet &)",
        "location": {
          "column": "5",
          "line": "282",
          "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\yvals.h"
        },
        "name": "_Mbstatet",
        "origin": "system_include",
        "scope": "_Mbstatet"
      },
      {
        "ID": "c:@S@_Mbstatet@F@operator=#&1$@S@_Mbstatet#",
        "What": "CXXMethod",
        "defdec": "Def",
        "display": "_Mbstatet & operator=(const _Mbstatet &)",
        "location": {
          "column": "16",
          "line": "287",
          "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\yvals.h"
        },
        "name": "operator=",
        "origin": "system_include",
        "scope": "_Mbstatet"
      },
      {
        "ID": "c:@S@_Mbstatet@F@_Mbstatet#I#",
        "What": "CXXConstructor",
        "defdec": "Def",
        "display": "void _Mbstatet(int)",
        "location": {
          "column": "5",
          "line": "294",
          "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\yvals.h"
        },
        "name": "_Mbstatet",
        "origin": "system_include",
        "scope": "_Mbstatet"
      },
      {
        "ID": "c:yvals.h@T@_Mbstatet",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct _Mbstatet",
        "location": {
          "column": "3",
          "line": "299",
          "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\yvals.h"
        },
        "name": "_Mbstatet",
        "origin": "system_include",
        "scope": "_Mbstatet"
      }
    ],
    "name": "_Mbstatet",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@9041@macro@_Mbstinit",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_Mbstinit",
    "location": {
      "column": "11",
      "line": "301",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\yvals.h"
    },
    "name": "_Mbstinit",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@9153@macro@_HAS_PRAGMA_PRINTF_ARGS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_HAS_PRAGMA_PRINTF_ARGS",
    "location": {
      "column": "9",
      "line": "307",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\yvals.h"
    },
    "name": "_HAS_PRAGMA_PRINTF_ARGS",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@9276@macro@_VA_LIST_STACK_MEMORY_ATTRIBUTE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_VA_LIST_STACK_MEMORY_ATTRIBUTE",
    "location": {
      "column": "13",
      "line": "312",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\yvals.h"
    },
    "name": "_VA_LIST_STACK_MEMORY_ATTRIBUTE",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@S@__va_list",
    "What": "Struct",
    "defdec": "Def",
    "display": "__va_list",
    "location": {
      "column": "18",
      "line": "315",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\yvals.h"
    },
    "members": [
      {
        "ID": "c:@S@__va_list@FI@_Ap",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "_Ap",
        "location": {
          "column": "43",
          "line": "317",
          "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\yvals.h"
        },
        "name": "_Ap",
        "origin": "system_include",
        "scope": "__va_list"
      },
      {
        "ID": "c:yvals.h@T@__va_list",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct __va_list",
        "location": {
          "column": "5",
          "line": "318",
          "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\yvals.h"
        },
        "name": "__va_list",
        "origin": "system_include",
        "scope": "__va_list"
      }
    ],
    "name": "__va_list",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@T@__Va_list",
    "What": "Typedef",
    "defdec": "Def",
    "display": "__va_list",
    "location": {
      "column": "21",
      "line": "319",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\yvals.h"
    },
    "name": "__Va_list",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@N@std",
    "What": "Namespace",
    "defdec": "Def",
    "display": "std",
    "location": {
      "column": "13",
      "line": "325",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\yvals.h"
    },
    "members": [
      {
        "ID": "c:yvals.h@N@std@T@va_list",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "::__Va_list",
        "location": {
          "column": "25",
          "line": "326",
          "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\yvals.h"
        },
        "name": "va_list",
        "origin": "system_include",
        "scope": "std"
      }
    ],
    "name": "std",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@SA@_Fpost",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "337",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\yvals.h"
    },
    "members": [
      {
        "ID": "c:@SA@_Fpost@FI@_Off",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "_Off",
        "location": {
          "column": "15",
          "line": "340",
          "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\yvals.h"
        },
        "name": "_Off",
        "origin": "system_include",
        "scope": "_anonymous_yvals_h_337_9"
      },
      {
        "ID": "c:@SA@_Fpost@FI@_Wstate",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "_Wstate",
        "location": {
          "column": "13",
          "line": "344",
          "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\yvals.h"
        },
        "name": "_Wstate",
        "origin": "system_include",
        "scope": "_anonymous_yvals_h_337_9"
      },
      {
        "ID": "c:@T@_Fpost",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct _Fpost",
        "location": {
          "column": "3",
          "line": "345",
          "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\yvals.h"
        },
        "name": "_Fpost",
        "origin": "system_include",
        "scope": "_anonymous_yvals_h_337_9"
      }
    ],
    "name": "",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@9928@macro@_FPOSOFF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_FPOSOFF",
    "location": {
      "column": "11",
      "line": "348",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\yvals.h"
    },
    "name": "_FPOSOFF",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@10002@macro@_MULTI_THREAD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_MULTI_THREAD",
    "location": {
      "column": "9",
      "line": "352",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\yvals.h"
    },
    "name": "_MULTI_THREAD",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_Locksyslock_Malloc",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_Locksyslock_Malloc(void)",
    "location": {
      "column": "28",
      "line": "358",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\yvals.h"
    },
    "name": "__iar_Locksyslock_Malloc",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_Locksyslock_Stream",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_Locksyslock_Stream(void)",
    "location": {
      "column": "28",
      "line": "359",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\yvals.h"
    },
    "name": "__iar_Locksyslock_Stream",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_Locksyslock_Debug",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_Locksyslock_Debug(void)",
    "location": {
      "column": "28",
      "line": "360",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\yvals.h"
    },
    "name": "__iar_Locksyslock_Debug",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_Locksyslock_StaticGuard",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_Locksyslock_StaticGuard(void)",
    "location": {
      "column": "28",
      "line": "361",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\yvals.h"
    },
    "name": "__iar_Locksyslock_StaticGuard",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_Unlocksyslock_Malloc",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_Unlocksyslock_Malloc(void)",
    "location": {
      "column": "28",
      "line": "362",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\yvals.h"
    },
    "name": "__iar_Unlocksyslock_Malloc",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_Unlocksyslock_Stream",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_Unlocksyslock_Stream(void)",
    "location": {
      "column": "28",
      "line": "363",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\yvals.h"
    },
    "name": "__iar_Unlocksyslock_Stream",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_Unlocksyslock_Debug",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_Unlocksyslock_Debug(void)",
    "location": {
      "column": "28",
      "line": "364",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\yvals.h"
    },
    "name": "__iar_Unlocksyslock_Debug",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_Unlocksyslock_StaticGuard",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_Unlocksyslock_StaticGuard(void)",
    "location": {
      "column": "28",
      "line": "365",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\yvals.h"
    },
    "name": "__iar_Unlocksyslock_StaticGuard",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@T@__iar_Rmtx",
    "What": "Typedef",
    "defdec": "Def",
    "display": "void *",
    "location": {
      "column": "17",
      "line": "374",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\yvals.h"
    },
    "name": "__iar_Rmtx",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_Initdynamiclock",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_Initdynamiclock(__iar_Rmtx *)",
    "location": {
      "column": "28",
      "line": "376",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\yvals.h"
    },
    "name": "__iar_Initdynamiclock",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_Dstdynamiclock",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_Dstdynamiclock(__iar_Rmtx *)",
    "location": {
      "column": "28",
      "line": "377",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\yvals.h"
    },
    "name": "__iar_Dstdynamiclock",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_Lockdynamiclock",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_Lockdynamiclock(__iar_Rmtx *)",
    "location": {
      "column": "28",
      "line": "378",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\yvals.h"
    },
    "name": "__iar_Lockdynamiclock",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_Unlockdynamiclock",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_Unlockdynamiclock(__iar_Rmtx *)",
    "location": {
      "column": "28",
      "line": "379",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\yvals.h"
    },
    "name": "__iar_Unlockdynamiclock",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@N@std",
    "What": "Namespace",
    "defdec": "Def",
    "display": "std",
    "location": {
      "column": "13",
      "line": "408",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\yvals.h"
    },
    "members": [
      {
        "ID": "c:@N@std@S@__iar_Lockit_Malloc",
        "What": "Class",
        "defdec": "Def",
        "display": "__iar_Lockit_Malloc",
        "location": {
          "column": "11",
          "line": "409",
          "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\yvals.h"
        },
        "members": [
          {
            "ID": "c:@N@std@S@__iar_Lockit_Malloc@F@__iar_Lockit_Malloc#",
            "What": "CXXConstructor",
            "defdec": "Def",
            "display": "void __iar_Lockit_Malloc(void)",
            "location": {
              "column": "16",
              "line": "412",
              "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\yvals.h"
            },
            "name": "__iar_Lockit_Malloc",
            "origin": "system_include",
            "scope": "std::__iar_Lockit_Malloc"
          },
          {
            "ID": "c:@N@std@S@__iar_Lockit_Malloc@F@~__iar_Lockit_Malloc#",
            "What": "CXXDestructor",
            "defdec": "Def",
            "display": "void ~__iar_Lockit_Malloc(void)",
            "location": {
              "column": "7",
              "line": "416",
              "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\yvals.h"
            },
            "name": "~__iar_Lockit_Malloc",
            "origin": "system_include",
            "scope": "std::__iar_Lockit_Malloc"
          },
          {
            "ID": "c:@N@std@S@__iar_Lockit_Malloc@F@__iar_Lockit_Malloc#&1$@N@std@S@__iar_Lockit_Malloc#",
            "What": "CXXConstructor",
            "defdec": "Dec",
            "display": "void __iar_Lockit_Malloc(const std::__iar_Lockit_Malloc &)",
            "location": {
              "column": "7",
              "line": "421",
              "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\yvals.h"
            },
            "name": "__iar_Lockit_Malloc",
            "origin": "system_include",
            "scope": "std::__iar_Lockit_Malloc"
          },
          {
            "ID": "c:@N@std@S@__iar_Lockit_Malloc@F@operator=#&1$@N@std@S@__iar_Lockit_Malloc#",
            "What": "CXXMethod",
            "defdec": "Dec",
            "display": "std::__iar_Lockit_Malloc & operator=(const std::__iar_Lockit_Malloc &)",
            "location": {
              "column": "28",
              "line": "422",
              "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\yvals.h"
            },
            "name": "operator=",
            "origin": "system_include",
            "scope": "std::__iar_Lockit_Malloc"
          }
        ],
        "name": "__iar_Lockit_Malloc",
        "origin": "system_include",
        "scope": "std"
      },
      {
        "ID": "c:@N@std@S@__iar_Lockit_Debug",
        "What": "Class",
        "defdec": "Def",
        "display": "__iar_Lockit_Debug",
        "location": {
          "column": "11",
          "line": "424",
          "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\yvals.h"
        },
        "members": [
          {
            "ID": "c:@N@std@S@__iar_Lockit_Debug@F@__iar_Lockit_Debug#",
            "What": "CXXConstructor",
            "defdec": "Def",
            "display": "void __iar_Lockit_Debug(void)",
            "location": {
              "column": "16",
              "line": "427",
              "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\yvals.h"
            },
            "name": "__iar_Lockit_Debug",
            "origin": "system_include",
            "scope": "std::__iar_Lockit_Debug"
          },
          {
            "ID": "c:@N@std@S@__iar_Lockit_Debug@F@~__iar_Lockit_Debug#",
            "What": "CXXDestructor",
            "defdec": "Def",
            "display": "void ~__iar_Lockit_Debug(void)",
            "location": {
              "column": "7",
              "line": "431",
              "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\yvals.h"
            },
            "name": "~__iar_Lockit_Debug",
            "origin": "system_include",
            "scope": "std::__iar_Lockit_Debug"
          },
          {
            "ID": "c:@N@std@S@__iar_Lockit_Debug@F@__iar_Lockit_Debug#&1$@N@std@S@__iar_Lockit_Debug#",
            "What": "CXXConstructor",
            "defdec": "Dec",
            "display": "void __iar_Lockit_Debug(const std::__iar_Lockit_Debug &)",
            "location": {
              "column": "7",
              "line": "436",
              "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\yvals.h"
            },
            "name": "__iar_Lockit_Debug",
            "origin": "system_include",
            "scope": "std::__iar_Lockit_Debug"
          },
          {
            "ID": "c:@N@std@S@__iar_Lockit_Debug@F@operator=#&1$@N@std@S@__iar_Lockit_Debug#",
            "What": "CXXMethod",
            "defdec": "Dec",
            "display": "std::__iar_Lockit_Debug & operator=(const std::__iar_Lockit_Debug &)",
            "location": {
              "column": "27",
              "line": "437",
              "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\yvals.h"
            },
            "name": "operator=",
            "origin": "system_include",
            "scope": "std::__iar_Lockit_Debug"
          }
        ],
        "name": "__iar_Lockit_Debug",
        "origin": "system_include",
        "scope": "std"
      }
    ],
    "name": "std",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Defaults.h@1141@macro@_DLIB_DEFAULTS_H",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_DEFAULTS_H",
    "location": {
      "column": "9",
      "line": "31",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\DLib_Defaults.h"
    },
    "name": "_DLIB_DEFAULTS_H",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Defaults.h@2953@macro@_DLIB_FILE_DESCRIPTOR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_FILE_DESCRIPTOR",
    "location": {
      "column": "11",
      "line": "85",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\DLib_Defaults.h"
    },
    "name": "_DLIB_FILE_DESCRIPTOR",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Defaults.h@3351@macro@_DLIB_STDOUT_USES_STATIC_BUFFER",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_STDOUT_USES_STATIC_BUFFER",
    "location": {
      "column": "11",
      "line": "100",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\DLib_Defaults.h"
    },
    "name": "_DLIB_STDOUT_USES_STATIC_BUFFER",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Defaults.h@4347@macro@_DLIB_FULL_LOCALE_SUPPORT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_FULL_LOCALE_SUPPORT",
    "location": {
      "column": "11",
      "line": "127",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\DLib_Defaults.h"
    },
    "name": "_DLIB_FULL_LOCALE_SUPPORT",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Defaults.h@4517@macro@_DLIB_LOCALE_TABLE_MEMORY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_LOCALE_TABLE_MEMORY",
    "location": {
      "column": "11",
      "line": "135",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\DLib_Defaults.h"
    },
    "name": "_DLIB_LOCALE_TABLE_MEMORY",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Defaults.h@5331@macro@_DLIB_FORMATTED_MULTIBYTE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_FORMATTED_MULTIBYTE",
    "location": {
      "column": "11",
      "line": "165",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\DLib_Defaults.h"
    },
    "name": "_DLIB_FORMATTED_MULTIBYTE",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Defaults.h@6764@macro@_DLIB_PRINTF_MULTIBYTE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_PRINTF_MULTIBYTE",
    "location": {
      "column": "11",
      "line": "213",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\DLib_Defaults.h"
    },
    "name": "_DLIB_PRINTF_MULTIBYTE",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Defaults.h@7654@macro@_DLIB_PRINTF_INT_TYPE_IS_INT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_PRINTF_INT_TYPE_IS_INT",
    "location": {
      "column": "11",
      "line": "238",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\DLib_Defaults.h"
    },
    "name": "_DLIB_PRINTF_INT_TYPE_IS_INT",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Defaults.h@8240@macro@_DLIB_PRINTF_INT_TYPE_IS_LONG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_PRINTF_INT_TYPE_IS_LONG",
    "location": {
      "column": "11",
      "line": "255",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\DLib_Defaults.h"
    },
    "name": "_DLIB_PRINTF_INT_TYPE_IS_LONG",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Defaults.h@9064@macro@_DLIB_PRINTF_CHAR_BY_CHAR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_PRINTF_CHAR_BY_CHAR",
    "location": {
      "column": "11",
      "line": "277",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\DLib_Defaults.h"
    },
    "name": "_DLIB_PRINTF_CHAR_BY_CHAR",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Defaults.h@9727@macro@_DLIB_SCANF_MULTIBYTE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_SCANF_MULTIBYTE",
    "location": {
      "column": "11",
      "line": "301",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\DLib_Defaults.h"
    },
    "name": "_DLIB_SCANF_MULTIBYTE",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Defaults.h@10355@macro@_DLIB_STRFTIME_MULTIBYTE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_STRFTIME_MULTIBYTE",
    "location": {
      "column": "11",
      "line": "321",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\DLib_Defaults.h"
    },
    "name": "_DLIB_STRFTIME_MULTIBYTE",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Defaults.h@10920@macro@_DLIB_QSORT_USE_BUBBLE_SORT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_QSORT_USE_BUBBLE_SORT",
    "location": {
      "column": "11",
      "line": "340",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\DLib_Defaults.h"
    },
    "name": "_DLIB_QSORT_USE_BUBBLE_SORT",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Defaults.h@11459@macro@_DLIB_RAND_USE_SIMPLE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_RAND_USE_SIMPLE",
    "location": {
      "column": "11",
      "line": "365",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\DLib_Defaults.h"
    },
    "name": "_DLIB_RAND_USE_SIMPLE",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Defaults.h@11636@macro@_DLIB_DEBUG_BREAK_FUNCTION_ATTRIBUTE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_DEBUG_BREAK_FUNCTION_ATTRIBUTE",
    "location": {
      "column": "11",
      "line": "374",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\DLib_Defaults.h"
    },
    "name": "_DLIB_DEBUG_BREAK_FUNCTION_ATTRIBUTE",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Defaults.h@12339@macro@_DLIB_DATA_ATTR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_DATA_ATTR",
    "location": {
      "column": "11",
      "line": "390",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\DLib_Defaults.h"
    },
    "name": "_DLIB_DATA_ATTR",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Defaults.h@12425@macro@_DLIB_CONST_ATTR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_CONST_ATTR",
    "location": {
      "column": "13",
      "line": "395",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\DLib_Defaults.h"
    },
    "name": "_DLIB_CONST_ATTR",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Defaults.h@13017@macro@_DLIB_MBSTATET_USES_UNSIGNED_LONG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_MBSTATET_USES_UNSIGNED_LONG",
    "location": {
      "column": "15",
      "line": "421",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\DLib_Defaults.h"
    },
    "name": "_DLIB_MBSTATET_USES_UNSIGNED_LONG",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Defaults.h@13192@macro@_DLIB_TIME_USES_LONG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_TIME_USES_LONG",
    "location": {
      "column": "15",
      "line": "429",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\DLib_Defaults.h"
    },
    "name": "_DLIB_TIME_USES_LONG",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Defaults.h@13725@macro@_DLIB_AEABI_DIFUNC_CONTAINS_OFFSETS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_AEABI_DIFUNC_CONTAINS_OFFSETS",
    "location": {
      "column": "13",
      "line": "443",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\DLib_Defaults.h"
    },
    "name": "_DLIB_AEABI_DIFUNC_CONTAINS_OFFSETS",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Defaults.h@14311@macro@_DLIB_FAST_FMA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_FAST_FMA",
    "location": {
      "column": "11",
      "line": "471",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\DLib_Defaults.h"
    },
    "name": "_DLIB_FAST_FMA",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Defaults.h@15181@macro@_DLIB_INCLUDE_DLMALLOC_ALTERNATIVE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_INCLUDE_DLMALLOC_ALTERNATIVE",
    "location": {
      "column": "13",
      "line": "501",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\DLib_Defaults.h"
    },
    "name": "_DLIB_INCLUDE_DLMALLOC_ALTERNATIVE",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Defaults.h@15546@macro@_DLIB_TIME_ALLOW_64",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_TIME_ALLOW_64",
    "location": {
      "column": "13",
      "line": "523",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\DLib_Defaults.h"
    },
    "name": "_DLIB_TIME_ALLOW_64",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Defaults.h@15735@macro@_DLIB_TIME_USES_64_DEFAULT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_TIME_USES_64_DEFAULT",
    "location": {
      "column": "11",
      "line": "537",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\DLib_Defaults.h"
    },
    "name": "_DLIB_TIME_USES_64_DEFAULT",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Defaults.h@15978@macro@_DLIB_ALLOW_LARGE_CONSTANT_TABLES_FOR_MATH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_ALLOW_LARGE_CONSTANT_TABLES_FOR_MATH",
    "location": {
      "column": "11",
      "line": "548",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\DLib_Defaults.h"
    },
    "name": "_DLIB_ALLOW_LARGE_CONSTANT_TABLES_FOR_MATH",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Defaults.h@16361@macro@__WEAK",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__WEAK",
    "location": {
      "column": "11",
      "line": "565",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\DLib_Defaults.h"
    },
    "name": "__WEAK",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Defaults.h@16415@macro@__WEAK_DEFS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__WEAK_DEFS",
    "location": {
      "column": "11",
      "line": "566",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\DLib_Defaults.h"
    },
    "name": "__WEAK_DEFS",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_rcc.h@1169@macro@__STM32F10x_RCC_H",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__STM32F10x_RCC_H",
    "location": {
      "column": "9",
      "line": "25",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_rcc.h"
    },
    "name": "__STM32F10x_RCC_H",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@RCC_ClocksTypeDef",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "46",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_rcc.h"
    },
    "members": [
      {
        "ID": "c:@SA@RCC_ClocksTypeDef@FI@SYSCLK_Frequency",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "SYSCLK_Frequency",
        "location": {
          "column": "12",
          "line": "48",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_rcc.h"
        },
        "name": "SYSCLK_Frequency",
        "origin": "user_include",
        "scope": "_anonymous_stm32f10x_rcc_h_46_9"
      },
      {
        "ID": "c:@SA@RCC_ClocksTypeDef@FI@HCLK_Frequency",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "HCLK_Frequency",
        "location": {
          "column": "12",
          "line": "49",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_rcc.h"
        },
        "name": "HCLK_Frequency",
        "origin": "user_include",
        "scope": "_anonymous_stm32f10x_rcc_h_46_9"
      },
      {
        "ID": "c:@SA@RCC_ClocksTypeDef@FI@PCLK1_Frequency",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "PCLK1_Frequency",
        "location": {
          "column": "12",
          "line": "50",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_rcc.h"
        },
        "name": "PCLK1_Frequency",
        "origin": "user_include",
        "scope": "_anonymous_stm32f10x_rcc_h_46_9"
      },
      {
        "ID": "c:@SA@RCC_ClocksTypeDef@FI@PCLK2_Frequency",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "PCLK2_Frequency",
        "location": {
          "column": "12",
          "line": "51",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_rcc.h"
        },
        "name": "PCLK2_Frequency",
        "origin": "user_include",
        "scope": "_anonymous_stm32f10x_rcc_h_46_9"
      },
      {
        "ID": "c:@SA@RCC_ClocksTypeDef@FI@ADCCLK_Frequency",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "ADCCLK_Frequency",
        "location": {
          "column": "12",
          "line": "52",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_rcc.h"
        },
        "name": "ADCCLK_Frequency",
        "origin": "user_include",
        "scope": "_anonymous_stm32f10x_rcc_h_46_9"
      },
      {
        "ID": "c:@T@RCC_ClocksTypeDef",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct RCC_ClocksTypeDef",
        "location": {
          "column": "2",
          "line": "53",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_rcc.h"
        },
        "name": "RCC_ClocksTypeDef",
        "origin": "user_include",
        "scope": "_anonymous_stm32f10x_rcc_h_46_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_rcc.h@2091@macro@RCC_HSE_OFF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_HSE_OFF",
    "location": {
      "column": "9",
      "line": "67",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_rcc.h"
    },
    "name": "RCC_HSE_OFF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_rcc.h@2156@macro@RCC_HSE_ON",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_HSE_ON",
    "location": {
      "column": "9",
      "line": "68",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_rcc.h"
    },
    "name": "RCC_HSE_ON",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_rcc.h@2221@macro@RCC_HSE_Bypass",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_HSE_Bypass",
    "location": {
      "column": "9",
      "line": "69",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_rcc.h"
    },
    "name": "RCC_HSE_Bypass",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_rcc.h@2286@macro@IS_RCC_HSE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_RCC_HSE",
    "location": {
      "column": "9",
      "line": "70",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_rcc.h"
    },
    "name": "IS_RCC_HSE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_rcc.h@2497@macro@RCC_PLLSource_HSI_Div2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLSource_HSI_Div2",
    "location": {
      "column": "9",
      "line": "81",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_rcc.h"
    },
    "name": "RCC_PLLSource_HSI_Div2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_rcc.h@2684@macro@RCC_PLLSource_HSE_Div1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLSource_HSE_Div1",
    "location": {
      "column": "10",
      "line": "84",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_rcc.h"
    },
    "name": "RCC_PLLSource_HSE_Div1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_rcc.h@2750@macro@RCC_PLLSource_HSE_Div2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLSource_HSE_Div2",
    "location": {
      "column": "10",
      "line": "85",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_rcc.h"
    },
    "name": "RCC_PLLSource_HSE_Div2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_rcc.h@2816@macro@IS_RCC_PLL_SOURCE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_RCC_PLL_SOURCE",
    "location": {
      "column": "10",
      "line": "86",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_rcc.h"
    },
    "name": "IS_RCC_PLL_SOURCE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_rcc.h@3402@macro@RCC_PLLMul_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLMul_2",
    "location": {
      "column": "10",
      "line": "103",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_rcc.h"
    },
    "name": "RCC_PLLMul_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_rcc.h@3467@macro@RCC_PLLMul_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLMul_3",
    "location": {
      "column": "10",
      "line": "104",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_rcc.h"
    },
    "name": "RCC_PLLMul_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_rcc.h@3532@macro@RCC_PLLMul_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLMul_4",
    "location": {
      "column": "10",
      "line": "105",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_rcc.h"
    },
    "name": "RCC_PLLMul_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_rcc.h@3597@macro@RCC_PLLMul_5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLMul_5",
    "location": {
      "column": "10",
      "line": "106",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_rcc.h"
    },
    "name": "RCC_PLLMul_5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_rcc.h@3662@macro@RCC_PLLMul_6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLMul_6",
    "location": {
      "column": "10",
      "line": "107",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_rcc.h"
    },
    "name": "RCC_PLLMul_6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_rcc.h@3727@macro@RCC_PLLMul_7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLMul_7",
    "location": {
      "column": "10",
      "line": "108",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_rcc.h"
    },
    "name": "RCC_PLLMul_7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_rcc.h@3792@macro@RCC_PLLMul_8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLMul_8",
    "location": {
      "column": "10",
      "line": "109",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_rcc.h"
    },
    "name": "RCC_PLLMul_8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_rcc.h@3857@macro@RCC_PLLMul_9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLMul_9",
    "location": {
      "column": "10",
      "line": "110",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_rcc.h"
    },
    "name": "RCC_PLLMul_9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_rcc.h@3922@macro@RCC_PLLMul_10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLMul_10",
    "location": {
      "column": "10",
      "line": "111",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_rcc.h"
    },
    "name": "RCC_PLLMul_10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_rcc.h@3987@macro@RCC_PLLMul_11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLMul_11",
    "location": {
      "column": "10",
      "line": "112",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_rcc.h"
    },
    "name": "RCC_PLLMul_11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_rcc.h@4052@macro@RCC_PLLMul_12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLMul_12",
    "location": {
      "column": "10",
      "line": "113",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_rcc.h"
    },
    "name": "RCC_PLLMul_12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_rcc.h@4117@macro@RCC_PLLMul_13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLMul_13",
    "location": {
      "column": "10",
      "line": "114",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_rcc.h"
    },
    "name": "RCC_PLLMul_13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_rcc.h@4182@macro@RCC_PLLMul_14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLMul_14",
    "location": {
      "column": "10",
      "line": "115",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_rcc.h"
    },
    "name": "RCC_PLLMul_14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_rcc.h@4247@macro@RCC_PLLMul_15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLMul_15",
    "location": {
      "column": "10",
      "line": "116",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_rcc.h"
    },
    "name": "RCC_PLLMul_15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_rcc.h@4312@macro@RCC_PLLMul_16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLMul_16",
    "location": {
      "column": "10",
      "line": "117",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_rcc.h"
    },
    "name": "RCC_PLLMul_16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_rcc.h@4377@macro@IS_RCC_PLL_MUL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_RCC_PLL_MUL",
    "location": {
      "column": "10",
      "line": "118",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_rcc.h"
    },
    "name": "IS_RCC_PLL_MUL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_rcc.h@13054@macro@RCC_SYSCLKSource_HSI",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_SYSCLKSource_HSI",
    "location": {
      "column": "9",
      "line": "289",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_rcc.h"
    },
    "name": "RCC_SYSCLKSource_HSI",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_rcc.h@13119@macro@RCC_SYSCLKSource_HSE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_SYSCLKSource_HSE",
    "location": {
      "column": "9",
      "line": "290",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_rcc.h"
    },
    "name": "RCC_SYSCLKSource_HSE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_rcc.h@13184@macro@RCC_SYSCLKSource_PLLCLK",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_SYSCLKSource_PLLCLK",
    "location": {
      "column": "9",
      "line": "291",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_rcc.h"
    },
    "name": "RCC_SYSCLKSource_PLLCLK",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_rcc.h@13249@macro@IS_RCC_SYSCLK_SOURCE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_RCC_SYSCLK_SOURCE",
    "location": {
      "column": "9",
      "line": "292",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_rcc.h"
    },
    "name": "IS_RCC_SYSCLK_SOURCE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_rcc.h@13555@macro@RCC_SYSCLK_Div1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_SYSCLK_Div1",
    "location": {
      "column": "9",
      "line": "303",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_rcc.h"
    },
    "name": "RCC_SYSCLK_Div1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_rcc.h@13620@macro@RCC_SYSCLK_Div2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_SYSCLK_Div2",
    "location": {
      "column": "9",
      "line": "304",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_rcc.h"
    },
    "name": "RCC_SYSCLK_Div2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_rcc.h@13685@macro@RCC_SYSCLK_Div4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_SYSCLK_Div4",
    "location": {
      "column": "9",
      "line": "305",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_rcc.h"
    },
    "name": "RCC_SYSCLK_Div4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_rcc.h@13750@macro@RCC_SYSCLK_Div8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_SYSCLK_Div8",
    "location": {
      "column": "9",
      "line": "306",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_rcc.h"
    },
    "name": "RCC_SYSCLK_Div8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_rcc.h@13815@macro@RCC_SYSCLK_Div16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_SYSCLK_Div16",
    "location": {
      "column": "9",
      "line": "307",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_rcc.h"
    },
    "name": "RCC_SYSCLK_Div16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_rcc.h@13880@macro@RCC_SYSCLK_Div64",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_SYSCLK_Div64",
    "location": {
      "column": "9",
      "line": "308",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_rcc.h"
    },
    "name": "RCC_SYSCLK_Div64",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_rcc.h@13945@macro@RCC_SYSCLK_Div128",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_SYSCLK_Div128",
    "location": {
      "column": "9",
      "line": "309",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_rcc.h"
    },
    "name": "RCC_SYSCLK_Div128",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_rcc.h@14010@macro@RCC_SYSCLK_Div256",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_SYSCLK_Div256",
    "location": {
      "column": "9",
      "line": "310",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_rcc.h"
    },
    "name": "RCC_SYSCLK_Div256",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_rcc.h@14075@macro@RCC_SYSCLK_Div512",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_SYSCLK_Div512",
    "location": {
      "column": "9",
      "line": "311",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_rcc.h"
    },
    "name": "RCC_SYSCLK_Div512",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_rcc.h@14140@macro@IS_RCC_HCLK",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_RCC_HCLK",
    "location": {
      "column": "9",
      "line": "312",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_rcc.h"
    },
    "name": "IS_RCC_HCLK",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_rcc.h@14650@macro@RCC_HCLK_Div1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_HCLK_Div1",
    "location": {
      "column": "9",
      "line": "325",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_rcc.h"
    },
    "name": "RCC_HCLK_Div1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_rcc.h@14715@macro@RCC_HCLK_Div2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_HCLK_Div2",
    "location": {
      "column": "9",
      "line": "326",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_rcc.h"
    },
    "name": "RCC_HCLK_Div2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_rcc.h@14780@macro@RCC_HCLK_Div4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_HCLK_Div4",
    "location": {
      "column": "9",
      "line": "327",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_rcc.h"
    },
    "name": "RCC_HCLK_Div4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_rcc.h@14845@macro@RCC_HCLK_Div8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_HCLK_Div8",
    "location": {
      "column": "9",
      "line": "328",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_rcc.h"
    },
    "name": "RCC_HCLK_Div8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_rcc.h@14910@macro@RCC_HCLK_Div16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_HCLK_Div16",
    "location": {
      "column": "9",
      "line": "329",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_rcc.h"
    },
    "name": "RCC_HCLK_Div16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_rcc.h@14975@macro@IS_RCC_PCLK",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_RCC_PCLK",
    "location": {
      "column": "9",
      "line": "330",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_rcc.h"
    },
    "name": "IS_RCC_PCLK",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_rcc.h@15281@macro@RCC_IT_LSIRDY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_IT_LSIRDY",
    "location": {
      "column": "9",
      "line": "341",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_rcc.h"
    },
    "name": "RCC_IT_LSIRDY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_rcc.h@15339@macro@RCC_IT_LSERDY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_IT_LSERDY",
    "location": {
      "column": "9",
      "line": "342",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_rcc.h"
    },
    "name": "RCC_IT_LSERDY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_rcc.h@15397@macro@RCC_IT_HSIRDY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_IT_HSIRDY",
    "location": {
      "column": "9",
      "line": "343",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_rcc.h"
    },
    "name": "RCC_IT_HSIRDY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_rcc.h@15455@macro@RCC_IT_HSERDY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_IT_HSERDY",
    "location": {
      "column": "9",
      "line": "344",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_rcc.h"
    },
    "name": "RCC_IT_HSERDY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_rcc.h@15513@macro@RCC_IT_PLLRDY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_IT_PLLRDY",
    "location": {
      "column": "9",
      "line": "345",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_rcc.h"
    },
    "name": "RCC_IT_PLLRDY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_rcc.h@15571@macro@RCC_IT_CSS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_IT_CSS",
    "location": {
      "column": "9",
      "line": "346",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_rcc.h"
    },
    "name": "RCC_IT_CSS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_rcc.h@15654@macro@IS_RCC_IT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_RCC_IT",
    "location": {
      "column": "10",
      "line": "349",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_rcc.h"
    },
    "name": "IS_RCC_IT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_rcc.h@15731@macro@IS_RCC_GET_IT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_RCC_GET_IT",
    "location": {
      "column": "10",
      "line": "350",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_rcc.h"
    },
    "name": "IS_RCC_GET_IT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_rcc.h@15979@macro@IS_RCC_CLEAR_IT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_RCC_CLEAR_IT",
    "location": {
      "column": "10",
      "line": "353",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_rcc.h"
    },
    "name": "IS_RCC_CLEAR_IT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_rcc.h@16773@macro@RCC_USBCLKSource_PLLCLK_1Div5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_USBCLKSource_PLLCLK_1Div5",
    "location": {
      "column": "10",
      "line": "375",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_rcc.h"
    },
    "name": "RCC_USBCLKSource_PLLCLK_1Div5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_rcc.h@16831@macro@RCC_USBCLKSource_PLLCLK_Div1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_USBCLKSource_PLLCLK_Div1",
    "location": {
      "column": "10",
      "line": "376",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_rcc.h"
    },
    "name": "RCC_USBCLKSource_PLLCLK_Div1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_rcc.h@16891@macro@IS_RCC_USBCLK_SOURCE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_RCC_USBCLK_SOURCE",
    "location": {
      "column": "10",
      "line": "378",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_rcc.h"
    },
    "name": "IS_RCC_USBCLK_SOURCE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_rcc.h@18312@macro@RCC_PCLK2_Div2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PCLK2_Div2",
    "location": {
      "column": "9",
      "line": "429",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_rcc.h"
    },
    "name": "RCC_PCLK2_Div2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_rcc.h@18377@macro@RCC_PCLK2_Div4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PCLK2_Div4",
    "location": {
      "column": "9",
      "line": "430",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_rcc.h"
    },
    "name": "RCC_PCLK2_Div4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_rcc.h@18442@macro@RCC_PCLK2_Div6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PCLK2_Div6",
    "location": {
      "column": "9",
      "line": "431",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_rcc.h"
    },
    "name": "RCC_PCLK2_Div6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_rcc.h@18507@macro@RCC_PCLK2_Div8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PCLK2_Div8",
    "location": {
      "column": "9",
      "line": "432",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_rcc.h"
    },
    "name": "RCC_PCLK2_Div8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_rcc.h@18572@macro@IS_RCC_ADCCLK",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_RCC_ADCCLK",
    "location": {
      "column": "9",
      "line": "433",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_rcc.h"
    },
    "name": "IS_RCC_ADCCLK",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_rcc.h@18835@macro@RCC_LSE_OFF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_LSE_OFF",
    "location": {
      "column": "9",
      "line": "443",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_rcc.h"
    },
    "name": "RCC_LSE_OFF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_rcc.h@18893@macro@RCC_LSE_ON",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_LSE_ON",
    "location": {
      "column": "9",
      "line": "444",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_rcc.h"
    },
    "name": "RCC_LSE_ON",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_rcc.h@18951@macro@RCC_LSE_Bypass",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_LSE_Bypass",
    "location": {
      "column": "9",
      "line": "445",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_rcc.h"
    },
    "name": "RCC_LSE_Bypass",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_rcc.h@19009@macro@IS_RCC_LSE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_RCC_LSE",
    "location": {
      "column": "9",
      "line": "446",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_rcc.h"
    },
    "name": "IS_RCC_LSE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_rcc.h@19211@macro@RCC_RTCCLKSource_LSE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_RTCCLKSource_LSE",
    "location": {
      "column": "9",
      "line": "456",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_rcc.h"
    },
    "name": "RCC_RTCCLKSource_LSE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_rcc.h@19276@macro@RCC_RTCCLKSource_LSI",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_RTCCLKSource_LSI",
    "location": {
      "column": "9",
      "line": "457",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_rcc.h"
    },
    "name": "RCC_RTCCLKSource_LSI",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_rcc.h@19341@macro@RCC_RTCCLKSource_HSE_Div128",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_RTCCLKSource_HSE_Div128",
    "location": {
      "column": "9",
      "line": "458",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_rcc.h"
    },
    "name": "RCC_RTCCLKSource_HSE_Div128",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_rcc.h@19406@macro@IS_RCC_RTCCLK_SOURCE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_RCC_RTCCLK_SOURCE",
    "location": {
      "column": "9",
      "line": "459",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_rcc.h"
    },
    "name": "IS_RCC_RTCCLK_SOURCE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_rcc.h@19714@macro@RCC_AHBPeriph_DMA1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHBPeriph_DMA1",
    "location": {
      "column": "9",
      "line": "470",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_rcc.h"
    },
    "name": "RCC_AHBPeriph_DMA1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_rcc.h@19779@macro@RCC_AHBPeriph_DMA2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHBPeriph_DMA2",
    "location": {
      "column": "9",
      "line": "471",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_rcc.h"
    },
    "name": "RCC_AHBPeriph_DMA2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_rcc.h@19844@macro@RCC_AHBPeriph_SRAM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHBPeriph_SRAM",
    "location": {
      "column": "9",
      "line": "472",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_rcc.h"
    },
    "name": "RCC_AHBPeriph_SRAM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_rcc.h@19909@macro@RCC_AHBPeriph_FLITF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHBPeriph_FLITF",
    "location": {
      "column": "9",
      "line": "473",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_rcc.h"
    },
    "name": "RCC_AHBPeriph_FLITF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_rcc.h@19974@macro@RCC_AHBPeriph_CRC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHBPeriph_CRC",
    "location": {
      "column": "9",
      "line": "474",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_rcc.h"
    },
    "name": "RCC_AHBPeriph_CRC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_rcc.h@20064@macro@RCC_AHBPeriph_FSMC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHBPeriph_FSMC",
    "location": {
      "column": "10",
      "line": "477",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_rcc.h"
    },
    "name": "RCC_AHBPeriph_FSMC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_rcc.h@20129@macro@RCC_AHBPeriph_SDIO",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHBPeriph_SDIO",
    "location": {
      "column": "10",
      "line": "478",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_rcc.h"
    },
    "name": "RCC_AHBPeriph_SDIO",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_rcc.h@20194@macro@IS_RCC_AHB_PERIPH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_RCC_AHB_PERIPH",
    "location": {
      "column": "10",
      "line": "479",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_rcc.h"
    },
    "name": "IS_RCC_AHB_PERIPH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_rcc.h@20846@macro@RCC_APB2Periph_AFIO",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2Periph_AFIO",
    "location": {
      "column": "9",
      "line": "497",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_rcc.h"
    },
    "name": "RCC_APB2Periph_AFIO",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_rcc.h@20911@macro@RCC_APB2Periph_GPIOA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2Periph_GPIOA",
    "location": {
      "column": "9",
      "line": "498",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_rcc.h"
    },
    "name": "RCC_APB2Periph_GPIOA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_rcc.h@20976@macro@RCC_APB2Periph_GPIOB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2Periph_GPIOB",
    "location": {
      "column": "9",
      "line": "499",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_rcc.h"
    },
    "name": "RCC_APB2Periph_GPIOB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_rcc.h@21041@macro@RCC_APB2Periph_GPIOC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2Periph_GPIOC",
    "location": {
      "column": "9",
      "line": "500",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_rcc.h"
    },
    "name": "RCC_APB2Periph_GPIOC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_rcc.h@21106@macro@RCC_APB2Periph_GPIOD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2Periph_GPIOD",
    "location": {
      "column": "9",
      "line": "501",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_rcc.h"
    },
    "name": "RCC_APB2Periph_GPIOD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_rcc.h@21171@macro@RCC_APB2Periph_GPIOE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2Periph_GPIOE",
    "location": {
      "column": "9",
      "line": "502",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_rcc.h"
    },
    "name": "RCC_APB2Periph_GPIOE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_rcc.h@21236@macro@RCC_APB2Periph_GPIOF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2Periph_GPIOF",
    "location": {
      "column": "9",
      "line": "503",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_rcc.h"
    },
    "name": "RCC_APB2Periph_GPIOF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_rcc.h@21301@macro@RCC_APB2Periph_GPIOG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2Periph_GPIOG",
    "location": {
      "column": "9",
      "line": "504",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_rcc.h"
    },
    "name": "RCC_APB2Periph_GPIOG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_rcc.h@21366@macro@RCC_APB2Periph_ADC1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2Periph_ADC1",
    "location": {
      "column": "9",
      "line": "505",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_rcc.h"
    },
    "name": "RCC_APB2Periph_ADC1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_rcc.h@21431@macro@RCC_APB2Periph_ADC2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2Periph_ADC2",
    "location": {
      "column": "9",
      "line": "506",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_rcc.h"
    },
    "name": "RCC_APB2Periph_ADC2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_rcc.h@21496@macro@RCC_APB2Periph_TIM1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2Periph_TIM1",
    "location": {
      "column": "9",
      "line": "507",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_rcc.h"
    },
    "name": "RCC_APB2Periph_TIM1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_rcc.h@21561@macro@RCC_APB2Periph_SPI1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2Periph_SPI1",
    "location": {
      "column": "9",
      "line": "508",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_rcc.h"
    },
    "name": "RCC_APB2Periph_SPI1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_rcc.h@21626@macro@RCC_APB2Periph_TIM8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2Periph_TIM8",
    "location": {
      "column": "9",
      "line": "509",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_rcc.h"
    },
    "name": "RCC_APB2Periph_TIM8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_rcc.h@21691@macro@RCC_APB2Periph_USART1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2Periph_USART1",
    "location": {
      "column": "9",
      "line": "510",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_rcc.h"
    },
    "name": "RCC_APB2Periph_USART1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_rcc.h@21756@macro@RCC_APB2Periph_ADC3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2Periph_ADC3",
    "location": {
      "column": "9",
      "line": "511",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_rcc.h"
    },
    "name": "RCC_APB2Periph_ADC3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_rcc.h@21821@macro@RCC_APB2Periph_TIM15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2Periph_TIM15",
    "location": {
      "column": "9",
      "line": "512",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_rcc.h"
    },
    "name": "RCC_APB2Periph_TIM15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_rcc.h@21886@macro@RCC_APB2Periph_TIM16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2Periph_TIM16",
    "location": {
      "column": "9",
      "line": "513",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_rcc.h"
    },
    "name": "RCC_APB2Periph_TIM16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_rcc.h@21951@macro@RCC_APB2Periph_TIM17",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2Periph_TIM17",
    "location": {
      "column": "9",
      "line": "514",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_rcc.h"
    },
    "name": "RCC_APB2Periph_TIM17",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_rcc.h@22016@macro@RCC_APB2Periph_TIM9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2Periph_TIM9",
    "location": {
      "column": "9",
      "line": "515",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_rcc.h"
    },
    "name": "RCC_APB2Periph_TIM9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_rcc.h@22081@macro@RCC_APB2Periph_TIM10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2Periph_TIM10",
    "location": {
      "column": "9",
      "line": "516",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_rcc.h"
    },
    "name": "RCC_APB2Periph_TIM10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_rcc.h@22146@macro@RCC_APB2Periph_TIM11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2Periph_TIM11",
    "location": {
      "column": "9",
      "line": "517",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_rcc.h"
    },
    "name": "RCC_APB2Periph_TIM11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_rcc.h@22213@macro@IS_RCC_APB2_PERIPH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_RCC_APB2_PERIPH",
    "location": {
      "column": "9",
      "line": "519",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_rcc.h"
    },
    "name": "IS_RCC_APB2_PERIPH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_rcc.h@22377@macro@RCC_APB1Periph_TIM2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1Periph_TIM2",
    "location": {
      "column": "9",
      "line": "528",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_rcc.h"
    },
    "name": "RCC_APB1Periph_TIM2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_rcc.h@22442@macro@RCC_APB1Periph_TIM3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1Periph_TIM3",
    "location": {
      "column": "9",
      "line": "529",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_rcc.h"
    },
    "name": "RCC_APB1Periph_TIM3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_rcc.h@22507@macro@RCC_APB1Periph_TIM4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1Periph_TIM4",
    "location": {
      "column": "9",
      "line": "530",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_rcc.h"
    },
    "name": "RCC_APB1Periph_TIM4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_rcc.h@22572@macro@RCC_APB1Periph_TIM5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1Periph_TIM5",
    "location": {
      "column": "9",
      "line": "531",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_rcc.h"
    },
    "name": "RCC_APB1Periph_TIM5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_rcc.h@22637@macro@RCC_APB1Periph_TIM6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1Periph_TIM6",
    "location": {
      "column": "9",
      "line": "532",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_rcc.h"
    },
    "name": "RCC_APB1Periph_TIM6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_rcc.h@22702@macro@RCC_APB1Periph_TIM7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1Periph_TIM7",
    "location": {
      "column": "9",
      "line": "533",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_rcc.h"
    },
    "name": "RCC_APB1Periph_TIM7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_rcc.h@22767@macro@RCC_APB1Periph_TIM12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1Periph_TIM12",
    "location": {
      "column": "9",
      "line": "534",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_rcc.h"
    },
    "name": "RCC_APB1Periph_TIM12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_rcc.h@22832@macro@RCC_APB1Periph_TIM13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1Periph_TIM13",
    "location": {
      "column": "9",
      "line": "535",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_rcc.h"
    },
    "name": "RCC_APB1Periph_TIM13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_rcc.h@22897@macro@RCC_APB1Periph_TIM14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1Periph_TIM14",
    "location": {
      "column": "9",
      "line": "536",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_rcc.h"
    },
    "name": "RCC_APB1Periph_TIM14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_rcc.h@22962@macro@RCC_APB1Periph_WWDG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1Periph_WWDG",
    "location": {
      "column": "9",
      "line": "537",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_rcc.h"
    },
    "name": "RCC_APB1Periph_WWDG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_rcc.h@23027@macro@RCC_APB1Periph_SPI2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1Periph_SPI2",
    "location": {
      "column": "9",
      "line": "538",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_rcc.h"
    },
    "name": "RCC_APB1Periph_SPI2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_rcc.h@23092@macro@RCC_APB1Periph_SPI3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1Periph_SPI3",
    "location": {
      "column": "9",
      "line": "539",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_rcc.h"
    },
    "name": "RCC_APB1Periph_SPI3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_rcc.h@23157@macro@RCC_APB1Periph_USART2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1Periph_USART2",
    "location": {
      "column": "9",
      "line": "540",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_rcc.h"
    },
    "name": "RCC_APB1Periph_USART2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_rcc.h@23222@macro@RCC_APB1Periph_USART3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1Periph_USART3",
    "location": {
      "column": "9",
      "line": "541",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_rcc.h"
    },
    "name": "RCC_APB1Periph_USART3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_rcc.h@23287@macro@RCC_APB1Periph_UART4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1Periph_UART4",
    "location": {
      "column": "9",
      "line": "542",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_rcc.h"
    },
    "name": "RCC_APB1Periph_UART4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_rcc.h@23352@macro@RCC_APB1Periph_UART5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1Periph_UART5",
    "location": {
      "column": "9",
      "line": "543",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_rcc.h"
    },
    "name": "RCC_APB1Periph_UART5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_rcc.h@23417@macro@RCC_APB1Periph_I2C1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1Periph_I2C1",
    "location": {
      "column": "9",
      "line": "544",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_rcc.h"
    },
    "name": "RCC_APB1Periph_I2C1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_rcc.h@23482@macro@RCC_APB1Periph_I2C2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1Periph_I2C2",
    "location": {
      "column": "9",
      "line": "545",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_rcc.h"
    },
    "name": "RCC_APB1Periph_I2C2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_rcc.h@23547@macro@RCC_APB1Periph_USB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1Periph_USB",
    "location": {
      "column": "9",
      "line": "546",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_rcc.h"
    },
    "name": "RCC_APB1Periph_USB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_rcc.h@23612@macro@RCC_APB1Periph_CAN1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1Periph_CAN1",
    "location": {
      "column": "9",
      "line": "547",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_rcc.h"
    },
    "name": "RCC_APB1Periph_CAN1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_rcc.h@23677@macro@RCC_APB1Periph_CAN2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1Periph_CAN2",
    "location": {
      "column": "9",
      "line": "548",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_rcc.h"
    },
    "name": "RCC_APB1Periph_CAN2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_rcc.h@23742@macro@RCC_APB1Periph_BKP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1Periph_BKP",
    "location": {
      "column": "9",
      "line": "549",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_rcc.h"
    },
    "name": "RCC_APB1Periph_BKP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_rcc.h@23807@macro@RCC_APB1Periph_PWR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1Periph_PWR",
    "location": {
      "column": "9",
      "line": "550",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_rcc.h"
    },
    "name": "RCC_APB1Periph_PWR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_rcc.h@23872@macro@RCC_APB1Periph_DAC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1Periph_DAC",
    "location": {
      "column": "9",
      "line": "551",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_rcc.h"
    },
    "name": "RCC_APB1Periph_DAC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_rcc.h@23937@macro@RCC_APB1Periph_CEC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1Periph_CEC",
    "location": {
      "column": "9",
      "line": "552",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_rcc.h"
    },
    "name": "RCC_APB1Periph_CEC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_rcc.h@24005@macro@IS_RCC_APB1_PERIPH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_RCC_APB1_PERIPH",
    "location": {
      "column": "9",
      "line": "554",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_rcc.h"
    },
    "name": "IS_RCC_APB1_PERIPH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_rcc.h@24188@macro@RCC_MCO_NoClock",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_MCO_NoClock",
    "location": {
      "column": "9",
      "line": "564",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_rcc.h"
    },
    "name": "RCC_MCO_NoClock",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_rcc.h@24246@macro@RCC_MCO_SYSCLK",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_MCO_SYSCLK",
    "location": {
      "column": "9",
      "line": "565",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_rcc.h"
    },
    "name": "RCC_MCO_SYSCLK",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_rcc.h@24304@macro@RCC_MCO_HSI",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_MCO_HSI",
    "location": {
      "column": "9",
      "line": "566",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_rcc.h"
    },
    "name": "RCC_MCO_HSI",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_rcc.h@24362@macro@RCC_MCO_HSE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_MCO_HSE",
    "location": {
      "column": "9",
      "line": "567",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_rcc.h"
    },
    "name": "RCC_MCO_HSE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_rcc.h@24420@macro@RCC_MCO_PLLCLK_Div2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_MCO_PLLCLK_Div2",
    "location": {
      "column": "9",
      "line": "568",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_rcc.h"
    },
    "name": "RCC_MCO_PLLCLK_Div2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_rcc.h@24503@macro@IS_RCC_MCO",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_RCC_MCO",
    "location": {
      "column": "10",
      "line": "571",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_rcc.h"
    },
    "name": "IS_RCC_MCO",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_rcc.h@25472@macro@RCC_FLAG_HSIRDY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_FLAG_HSIRDY",
    "location": {
      "column": "9",
      "line": "595",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_rcc.h"
    },
    "name": "RCC_FLAG_HSIRDY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_rcc.h@25530@macro@RCC_FLAG_HSERDY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_FLAG_HSERDY",
    "location": {
      "column": "9",
      "line": "596",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_rcc.h"
    },
    "name": "RCC_FLAG_HSERDY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_rcc.h@25588@macro@RCC_FLAG_PLLRDY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_FLAG_PLLRDY",
    "location": {
      "column": "9",
      "line": "597",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_rcc.h"
    },
    "name": "RCC_FLAG_PLLRDY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_rcc.h@25646@macro@RCC_FLAG_LSERDY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_FLAG_LSERDY",
    "location": {
      "column": "9",
      "line": "598",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_rcc.h"
    },
    "name": "RCC_FLAG_LSERDY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_rcc.h@25704@macro@RCC_FLAG_LSIRDY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_FLAG_LSIRDY",
    "location": {
      "column": "9",
      "line": "599",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_rcc.h"
    },
    "name": "RCC_FLAG_LSIRDY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_rcc.h@25762@macro@RCC_FLAG_PINRST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_FLAG_PINRST",
    "location": {
      "column": "9",
      "line": "600",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_rcc.h"
    },
    "name": "RCC_FLAG_PINRST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_rcc.h@25820@macro@RCC_FLAG_PORRST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_FLAG_PORRST",
    "location": {
      "column": "9",
      "line": "601",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_rcc.h"
    },
    "name": "RCC_FLAG_PORRST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_rcc.h@25878@macro@RCC_FLAG_SFTRST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_FLAG_SFTRST",
    "location": {
      "column": "9",
      "line": "602",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_rcc.h"
    },
    "name": "RCC_FLAG_SFTRST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_rcc.h@25936@macro@RCC_FLAG_IWDGRST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_FLAG_IWDGRST",
    "location": {
      "column": "9",
      "line": "603",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_rcc.h"
    },
    "name": "RCC_FLAG_IWDGRST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_rcc.h@25994@macro@RCC_FLAG_WWDGRST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_FLAG_WWDGRST",
    "location": {
      "column": "9",
      "line": "604",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_rcc.h"
    },
    "name": "RCC_FLAG_WWDGRST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_rcc.h@26052@macro@RCC_FLAG_LPWRRST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_FLAG_LPWRRST",
    "location": {
      "column": "9",
      "line": "605",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_rcc.h"
    },
    "name": "RCC_FLAG_LPWRRST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_rcc.h@26135@macro@IS_RCC_FLAG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_RCC_FLAG",
    "location": {
      "column": "10",
      "line": "608",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_rcc.h"
    },
    "name": "IS_RCC_FLAG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_rcc.h@27432@macro@IS_RCC_CALIBRATION_VALUE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_RCC_CALIBRATION_VALUE",
    "location": {
      "column": "9",
      "line": "626",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_rcc.h"
    },
    "name": "IS_RCC_CALIBRATION_VALUE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_DeInit",
    "What": "Function",
    "defdec": "Dec",
    "display": "void RCC_DeInit(void)",
    "location": {
      "column": "6",
      "line": "647",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_rcc.h"
    },
    "name": "RCC_DeInit",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_DeInit",
    "What": "Function",
    "defdec": "Dec",
    "display": "void RCC_DeInit(void)",
    "location": {
      "column": "6",
      "line": "647",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_rcc.h"
    },
    "name": "RCC_DeInit",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_HSEConfig",
    "What": "Function",
    "defdec": "Dec",
    "display": "void RCC_HSEConfig(uint32_t)",
    "location": {
      "column": "6",
      "line": "648",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_rcc.h"
    },
    "name": "RCC_HSEConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_HSEConfig",
    "What": "Function",
    "defdec": "Dec",
    "display": "void RCC_HSEConfig(uint32_t)",
    "location": {
      "column": "6",
      "line": "648",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_rcc.h"
    },
    "name": "RCC_HSEConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_WaitForHSEStartUp",
    "What": "Function",
    "defdec": "Dec",
    "display": "ErrorStatus RCC_WaitForHSEStartUp(void)",
    "location": {
      "column": "13",
      "line": "649",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_rcc.h"
    },
    "name": "RCC_WaitForHSEStartUp",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_WaitForHSEStartUp",
    "What": "Function",
    "defdec": "Dec",
    "display": "ErrorStatus RCC_WaitForHSEStartUp(void)",
    "location": {
      "column": "13",
      "line": "649",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_rcc.h"
    },
    "name": "RCC_WaitForHSEStartUp",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_AdjustHSICalibrationValue",
    "What": "Function",
    "defdec": "Dec",
    "display": "void RCC_AdjustHSICalibrationValue(uint8_t)",
    "location": {
      "column": "6",
      "line": "650",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_rcc.h"
    },
    "name": "RCC_AdjustHSICalibrationValue",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_AdjustHSICalibrationValue",
    "What": "Function",
    "defdec": "Dec",
    "display": "void RCC_AdjustHSICalibrationValue(uint8_t)",
    "location": {
      "column": "6",
      "line": "650",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_rcc.h"
    },
    "name": "RCC_AdjustHSICalibrationValue",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_HSICmd",
    "What": "Function",
    "defdec": "Dec",
    "display": "void RCC_HSICmd(FunctionalState)",
    "location": {
      "column": "6",
      "line": "651",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_rcc.h"
    },
    "name": "RCC_HSICmd",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_HSICmd",
    "What": "Function",
    "defdec": "Dec",
    "display": "void RCC_HSICmd(FunctionalState)",
    "location": {
      "column": "6",
      "line": "651",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_rcc.h"
    },
    "name": "RCC_HSICmd",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_PLLConfig",
    "What": "Function",
    "defdec": "Dec",
    "display": "void RCC_PLLConfig(uint32_t, uint32_t)",
    "location": {
      "column": "6",
      "line": "652",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_rcc.h"
    },
    "name": "RCC_PLLConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_PLLConfig",
    "What": "Function",
    "defdec": "Dec",
    "display": "void RCC_PLLConfig(uint32_t, uint32_t)",
    "location": {
      "column": "6",
      "line": "652",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_rcc.h"
    },
    "name": "RCC_PLLConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_PLLCmd",
    "What": "Function",
    "defdec": "Dec",
    "display": "void RCC_PLLCmd(FunctionalState)",
    "location": {
      "column": "6",
      "line": "653",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_rcc.h"
    },
    "name": "RCC_PLLCmd",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_PLLCmd",
    "What": "Function",
    "defdec": "Dec",
    "display": "void RCC_PLLCmd(FunctionalState)",
    "location": {
      "column": "6",
      "line": "653",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_rcc.h"
    },
    "name": "RCC_PLLCmd",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_SYSCLKConfig",
    "What": "Function",
    "defdec": "Dec",
    "display": "void RCC_SYSCLKConfig(uint32_t)",
    "location": {
      "column": "6",
      "line": "667",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_rcc.h"
    },
    "name": "RCC_SYSCLKConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_SYSCLKConfig",
    "What": "Function",
    "defdec": "Dec",
    "display": "void RCC_SYSCLKConfig(uint32_t)",
    "location": {
      "column": "6",
      "line": "667",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_rcc.h"
    },
    "name": "RCC_SYSCLKConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_GetSYSCLKSource",
    "What": "Function",
    "defdec": "Dec",
    "display": "uint8_t RCC_GetSYSCLKSource(void)",
    "location": {
      "column": "9",
      "line": "668",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_rcc.h"
    },
    "name": "RCC_GetSYSCLKSource",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_GetSYSCLKSource",
    "What": "Function",
    "defdec": "Dec",
    "display": "uint8_t RCC_GetSYSCLKSource(void)",
    "location": {
      "column": "9",
      "line": "668",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_rcc.h"
    },
    "name": "RCC_GetSYSCLKSource",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_HCLKConfig",
    "What": "Function",
    "defdec": "Dec",
    "display": "void RCC_HCLKConfig(uint32_t)",
    "location": {
      "column": "6",
      "line": "669",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_rcc.h"
    },
    "name": "RCC_HCLKConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_HCLKConfig",
    "What": "Function",
    "defdec": "Dec",
    "display": "void RCC_HCLKConfig(uint32_t)",
    "location": {
      "column": "6",
      "line": "669",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_rcc.h"
    },
    "name": "RCC_HCLKConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_PCLK1Config",
    "What": "Function",
    "defdec": "Dec",
    "display": "void RCC_PCLK1Config(uint32_t)",
    "location": {
      "column": "6",
      "line": "670",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_rcc.h"
    },
    "name": "RCC_PCLK1Config",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_PCLK1Config",
    "What": "Function",
    "defdec": "Dec",
    "display": "void RCC_PCLK1Config(uint32_t)",
    "location": {
      "column": "6",
      "line": "670",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_rcc.h"
    },
    "name": "RCC_PCLK1Config",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_PCLK2Config",
    "What": "Function",
    "defdec": "Dec",
    "display": "void RCC_PCLK2Config(uint32_t)",
    "location": {
      "column": "6",
      "line": "671",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_rcc.h"
    },
    "name": "RCC_PCLK2Config",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_PCLK2Config",
    "What": "Function",
    "defdec": "Dec",
    "display": "void RCC_PCLK2Config(uint32_t)",
    "location": {
      "column": "6",
      "line": "671",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_rcc.h"
    },
    "name": "RCC_PCLK2Config",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_ITConfig",
    "What": "Function",
    "defdec": "Dec",
    "display": "void RCC_ITConfig(uint8_t, FunctionalState)",
    "location": {
      "column": "6",
      "line": "672",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_rcc.h"
    },
    "name": "RCC_ITConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_ITConfig",
    "What": "Function",
    "defdec": "Dec",
    "display": "void RCC_ITConfig(uint8_t, FunctionalState)",
    "location": {
      "column": "6",
      "line": "672",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_rcc.h"
    },
    "name": "RCC_ITConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_USBCLKConfig",
    "What": "Function",
    "defdec": "Dec",
    "display": "void RCC_USBCLKConfig(uint32_t)",
    "location": {
      "column": "7",
      "line": "675",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_rcc.h"
    },
    "name": "RCC_USBCLKConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_USBCLKConfig",
    "What": "Function",
    "defdec": "Dec",
    "display": "void RCC_USBCLKConfig(uint32_t)",
    "location": {
      "column": "7",
      "line": "675",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_rcc.h"
    },
    "name": "RCC_USBCLKConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_ADCCLKConfig",
    "What": "Function",
    "defdec": "Dec",
    "display": "void RCC_ADCCLKConfig(uint32_t)",
    "location": {
      "column": "6",
      "line": "680",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_rcc.h"
    },
    "name": "RCC_ADCCLKConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_ADCCLKConfig",
    "What": "Function",
    "defdec": "Dec",
    "display": "void RCC_ADCCLKConfig(uint32_t)",
    "location": {
      "column": "6",
      "line": "680",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_rcc.h"
    },
    "name": "RCC_ADCCLKConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_LSEConfig",
    "What": "Function",
    "defdec": "Dec",
    "display": "void RCC_LSEConfig(uint8_t)",
    "location": {
      "column": "6",
      "line": "687",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_rcc.h"
    },
    "name": "RCC_LSEConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_LSEConfig",
    "What": "Function",
    "defdec": "Dec",
    "display": "void RCC_LSEConfig(uint8_t)",
    "location": {
      "column": "6",
      "line": "687",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_rcc.h"
    },
    "name": "RCC_LSEConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_LSICmd",
    "What": "Function",
    "defdec": "Dec",
    "display": "void RCC_LSICmd(FunctionalState)",
    "location": {
      "column": "6",
      "line": "688",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_rcc.h"
    },
    "name": "RCC_LSICmd",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_LSICmd",
    "What": "Function",
    "defdec": "Dec",
    "display": "void RCC_LSICmd(FunctionalState)",
    "location": {
      "column": "6",
      "line": "688",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_rcc.h"
    },
    "name": "RCC_LSICmd",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_RTCCLKConfig",
    "What": "Function",
    "defdec": "Dec",
    "display": "void RCC_RTCCLKConfig(uint32_t)",
    "location": {
      "column": "6",
      "line": "689",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_rcc.h"
    },
    "name": "RCC_RTCCLKConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_RTCCLKConfig",
    "What": "Function",
    "defdec": "Dec",
    "display": "void RCC_RTCCLKConfig(uint32_t)",
    "location": {
      "column": "6",
      "line": "689",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_rcc.h"
    },
    "name": "RCC_RTCCLKConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_RTCCLKCmd",
    "What": "Function",
    "defdec": "Dec",
    "display": "void RCC_RTCCLKCmd(FunctionalState)",
    "location": {
      "column": "6",
      "line": "690",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_rcc.h"
    },
    "name": "RCC_RTCCLKCmd",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_RTCCLKCmd",
    "What": "Function",
    "defdec": "Dec",
    "display": "void RCC_RTCCLKCmd(FunctionalState)",
    "location": {
      "column": "6",
      "line": "690",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_rcc.h"
    },
    "name": "RCC_RTCCLKCmd",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_GetClocksFreq",
    "What": "Function",
    "defdec": "Dec",
    "display": "void RCC_GetClocksFreq(RCC_ClocksTypeDef *)",
    "location": {
      "column": "6",
      "line": "691",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_rcc.h"
    },
    "name": "RCC_GetClocksFreq",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_GetClocksFreq",
    "What": "Function",
    "defdec": "Dec",
    "display": "void RCC_GetClocksFreq(RCC_ClocksTypeDef *)",
    "location": {
      "column": "6",
      "line": "691",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_rcc.h"
    },
    "name": "RCC_GetClocksFreq",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_AHBPeriphClockCmd",
    "What": "Function",
    "defdec": "Dec",
    "display": "void RCC_AHBPeriphClockCmd(uint32_t, FunctionalState)",
    "location": {
      "column": "6",
      "line": "692",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_rcc.h"
    },
    "name": "RCC_AHBPeriphClockCmd",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_AHBPeriphClockCmd",
    "What": "Function",
    "defdec": "Dec",
    "display": "void RCC_AHBPeriphClockCmd(uint32_t, FunctionalState)",
    "location": {
      "column": "6",
      "line": "692",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_rcc.h"
    },
    "name": "RCC_AHBPeriphClockCmd",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_APB2PeriphClockCmd",
    "What": "Function",
    "defdec": "Dec",
    "display": "void RCC_APB2PeriphClockCmd(uint32_t, FunctionalState)",
    "location": {
      "column": "6",
      "line": "693",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_rcc.h"
    },
    "name": "RCC_APB2PeriphClockCmd",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_APB2PeriphClockCmd",
    "What": "Function",
    "defdec": "Dec",
    "display": "void RCC_APB2PeriphClockCmd(uint32_t, FunctionalState)",
    "location": {
      "column": "6",
      "line": "693",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_rcc.h"
    },
    "name": "RCC_APB2PeriphClockCmd",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_APB1PeriphClockCmd",
    "What": "Function",
    "defdec": "Dec",
    "display": "void RCC_APB1PeriphClockCmd(uint32_t, FunctionalState)",
    "location": {
      "column": "6",
      "line": "694",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_rcc.h"
    },
    "name": "RCC_APB1PeriphClockCmd",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_APB1PeriphClockCmd",
    "What": "Function",
    "defdec": "Dec",
    "display": "void RCC_APB1PeriphClockCmd(uint32_t, FunctionalState)",
    "location": {
      "column": "6",
      "line": "694",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_rcc.h"
    },
    "name": "RCC_APB1PeriphClockCmd",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_APB2PeriphResetCmd",
    "What": "Function",
    "defdec": "Dec",
    "display": "void RCC_APB2PeriphResetCmd(uint32_t, FunctionalState)",
    "location": {
      "column": "6",
      "line": "700",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_rcc.h"
    },
    "name": "RCC_APB2PeriphResetCmd",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_APB2PeriphResetCmd",
    "What": "Function",
    "defdec": "Dec",
    "display": "void RCC_APB2PeriphResetCmd(uint32_t, FunctionalState)",
    "location": {
      "column": "6",
      "line": "700",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_rcc.h"
    },
    "name": "RCC_APB2PeriphResetCmd",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_APB1PeriphResetCmd",
    "What": "Function",
    "defdec": "Dec",
    "display": "void RCC_APB1PeriphResetCmd(uint32_t, FunctionalState)",
    "location": {
      "column": "6",
      "line": "701",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_rcc.h"
    },
    "name": "RCC_APB1PeriphResetCmd",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_APB1PeriphResetCmd",
    "What": "Function",
    "defdec": "Dec",
    "display": "void RCC_APB1PeriphResetCmd(uint32_t, FunctionalState)",
    "location": {
      "column": "6",
      "line": "701",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_rcc.h"
    },
    "name": "RCC_APB1PeriphResetCmd",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_BackupResetCmd",
    "What": "Function",
    "defdec": "Dec",
    "display": "void RCC_BackupResetCmd(FunctionalState)",
    "location": {
      "column": "6",
      "line": "702",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_rcc.h"
    },
    "name": "RCC_BackupResetCmd",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_BackupResetCmd",
    "What": "Function",
    "defdec": "Dec",
    "display": "void RCC_BackupResetCmd(FunctionalState)",
    "location": {
      "column": "6",
      "line": "702",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_rcc.h"
    },
    "name": "RCC_BackupResetCmd",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_ClockSecuritySystemCmd",
    "What": "Function",
    "defdec": "Dec",
    "display": "void RCC_ClockSecuritySystemCmd(FunctionalState)",
    "location": {
      "column": "6",
      "line": "703",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_rcc.h"
    },
    "name": "RCC_ClockSecuritySystemCmd",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_ClockSecuritySystemCmd",
    "What": "Function",
    "defdec": "Dec",
    "display": "void RCC_ClockSecuritySystemCmd(FunctionalState)",
    "location": {
      "column": "6",
      "line": "703",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_rcc.h"
    },
    "name": "RCC_ClockSecuritySystemCmd",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_MCOConfig",
    "What": "Function",
    "defdec": "Dec",
    "display": "void RCC_MCOConfig(uint8_t)",
    "location": {
      "column": "6",
      "line": "704",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_rcc.h"
    },
    "name": "RCC_MCOConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_MCOConfig",
    "What": "Function",
    "defdec": "Dec",
    "display": "void RCC_MCOConfig(uint8_t)",
    "location": {
      "column": "6",
      "line": "704",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_rcc.h"
    },
    "name": "RCC_MCOConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_GetFlagStatus",
    "What": "Function",
    "defdec": "Dec",
    "display": "FlagStatus RCC_GetFlagStatus(uint8_t)",
    "location": {
      "column": "12",
      "line": "705",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_rcc.h"
    },
    "name": "RCC_GetFlagStatus",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_GetFlagStatus",
    "What": "Function",
    "defdec": "Dec",
    "display": "FlagStatus RCC_GetFlagStatus(uint8_t)",
    "location": {
      "column": "12",
      "line": "705",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_rcc.h"
    },
    "name": "RCC_GetFlagStatus",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_ClearFlag",
    "What": "Function",
    "defdec": "Dec",
    "display": "void RCC_ClearFlag(void)",
    "location": {
      "column": "6",
      "line": "706",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_rcc.h"
    },
    "name": "RCC_ClearFlag",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_ClearFlag",
    "What": "Function",
    "defdec": "Dec",
    "display": "void RCC_ClearFlag(void)",
    "location": {
      "column": "6",
      "line": "706",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_rcc.h"
    },
    "name": "RCC_ClearFlag",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_GetITStatus",
    "What": "Function",
    "defdec": "Dec",
    "display": "ITStatus RCC_GetITStatus(uint8_t)",
    "location": {
      "column": "10",
      "line": "707",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_rcc.h"
    },
    "name": "RCC_GetITStatus",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_GetITStatus",
    "What": "Function",
    "defdec": "Dec",
    "display": "ITStatus RCC_GetITStatus(uint8_t)",
    "location": {
      "column": "10",
      "line": "707",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_rcc.h"
    },
    "name": "RCC_GetITStatus",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_ClearITPendingBit",
    "What": "Function",
    "defdec": "Dec",
    "display": "void RCC_ClearITPendingBit(uint8_t)",
    "location": {
      "column": "6",
      "line": "708",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_rcc.h"
    },
    "name": "RCC_ClearITPendingBit",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_ClearITPendingBit",
    "What": "Function",
    "defdec": "Dec",
    "display": "void RCC_ClearITPendingBit(uint8_t)",
    "location": {
      "column": "6",
      "line": "708",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_rcc.h"
    },
    "name": "RCC_ClearITPendingBit",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@98@macro@_STDINT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_STDINT",
    "location": {
      "column": "9",
      "line": "4",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\stdint.h"
    },
    "name": "_STDINT",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@T@int8_t",
    "What": "Typedef",
    "defdec": "Def",
    "display": "signed char",
    "location": {
      "column": "36",
      "line": "19",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\stdint.h"
    },
    "name": "int8_t",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@T@uint8_t",
    "What": "Typedef",
    "defdec": "Def",
    "display": "unsigned char",
    "location": {
      "column": "35",
      "line": "20",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\stdint.h"
    },
    "name": "uint8_t",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@T@int16_t",
    "What": "Typedef",
    "defdec": "Def",
    "display": "short",
    "location": {
      "column": "36",
      "line": "24",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\stdint.h"
    },
    "name": "int16_t",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@T@uint16_t",
    "What": "Typedef",
    "defdec": "Def",
    "display": "unsigned short",
    "location": {
      "column": "35",
      "line": "25",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\stdint.h"
    },
    "name": "uint16_t",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@T@int32_t",
    "What": "Typedef",
    "defdec": "Def",
    "display": "int",
    "location": {
      "column": "36",
      "line": "29",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\stdint.h"
    },
    "name": "int32_t",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@T@uint32_t",
    "What": "Typedef",
    "defdec": "Def",
    "display": "unsigned int",
    "location": {
      "column": "35",
      "line": "30",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\stdint.h"
    },
    "name": "uint32_t",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@T@int64_t",
    "What": "Typedef",
    "defdec": "Def",
    "display": "long long",
    "location": {
      "column": "36",
      "line": "34",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\stdint.h"
    },
    "name": "int64_t",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@T@uint64_t",
    "What": "Typedef",
    "defdec": "Def",
    "display": "unsigned long long",
    "location": {
      "column": "35",
      "line": "35",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\stdint.h"
    },
    "name": "uint64_t",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@T@int_least8_t",
    "What": "Typedef",
    "defdec": "Def",
    "display": "signed char",
    "location": {
      "column": "36",
      "line": "40",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\stdint.h"
    },
    "name": "int_least8_t",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@T@uint_least8_t",
    "What": "Typedef",
    "defdec": "Def",
    "display": "unsigned char",
    "location": {
      "column": "35",
      "line": "41",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\stdint.h"
    },
    "name": "uint_least8_t",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@T@int_least16_t",
    "What": "Typedef",
    "defdec": "Def",
    "display": "short",
    "location": {
      "column": "36",
      "line": "43",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\stdint.h"
    },
    "name": "int_least16_t",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@T@uint_least16_t",
    "What": "Typedef",
    "defdec": "Def",
    "display": "unsigned short",
    "location": {
      "column": "35",
      "line": "44",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\stdint.h"
    },
    "name": "uint_least16_t",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@T@int_least32_t",
    "What": "Typedef",
    "defdec": "Def",
    "display": "int",
    "location": {
      "column": "36",
      "line": "46",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\stdint.h"
    },
    "name": "int_least32_t",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@T@uint_least32_t",
    "What": "Typedef",
    "defdec": "Def",
    "display": "unsigned int",
    "location": {
      "column": "35",
      "line": "47",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\stdint.h"
    },
    "name": "uint_least32_t",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@T@int_least64_t",
    "What": "Typedef",
    "defdec": "Def",
    "display": "long long",
    "location": {
      "column": "36",
      "line": "51",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\stdint.h"
    },
    "name": "int_least64_t",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@T@uint_least64_t",
    "What": "Typedef",
    "defdec": "Def",
    "display": "unsigned long long",
    "location": {
      "column": "35",
      "line": "54",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\stdint.h"
    },
    "name": "uint_least64_t",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@T@int_fast8_t",
    "What": "Typedef",
    "defdec": "Def",
    "display": "int",
    "location": {
      "column": "36",
      "line": "60",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\stdint.h"
    },
    "name": "int_fast8_t",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@T@uint_fast8_t",
    "What": "Typedef",
    "defdec": "Def",
    "display": "unsigned int",
    "location": {
      "column": "35",
      "line": "61",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\stdint.h"
    },
    "name": "uint_fast8_t",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@T@int_fast16_t",
    "What": "Typedef",
    "defdec": "Def",
    "display": "int",
    "location": {
      "column": "36",
      "line": "63",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\stdint.h"
    },
    "name": "int_fast16_t",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@T@uint_fast16_t",
    "What": "Typedef",
    "defdec": "Def",
    "display": "unsigned int",
    "location": {
      "column": "35",
      "line": "64",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\stdint.h"
    },
    "name": "uint_fast16_t",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@T@int_fast32_t",
    "What": "Typedef",
    "defdec": "Def",
    "display": "int",
    "location": {
      "column": "36",
      "line": "66",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\stdint.h"
    },
    "name": "int_fast32_t",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@T@uint_fast32_t",
    "What": "Typedef",
    "defdec": "Def",
    "display": "unsigned int",
    "location": {
      "column": "35",
      "line": "67",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\stdint.h"
    },
    "name": "uint_fast32_t",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@T@int_fast64_t",
    "What": "Typedef",
    "defdec": "Def",
    "display": "long long",
    "location": {
      "column": "36",
      "line": "70",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\stdint.h"
    },
    "name": "int_fast64_t",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@T@uint_fast64_t",
    "What": "Typedef",
    "defdec": "Def",
    "display": "unsigned long long",
    "location": {
      "column": "35",
      "line": "73",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\stdint.h"
    },
    "name": "uint_fast64_t",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@T@intmax_t",
    "What": "Typedef",
    "defdec": "Def",
    "display": "long long",
    "location": {
      "column": "36",
      "line": "77",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\stdint.h"
    },
    "name": "intmax_t",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@T@uintmax_t",
    "What": "Typedef",
    "defdec": "Def",
    "display": "unsigned long long",
    "location": {
      "column": "35",
      "line": "78",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\stdint.h"
    },
    "name": "uintmax_t",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@T@intptr_t",
    "What": "Typedef",
    "defdec": "Def",
    "display": "int",
    "location": {
      "column": "36",
      "line": "82",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\stdint.h"
    },
    "name": "intptr_t",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@T@uintptr_t",
    "What": "Typedef",
    "defdec": "Def",
    "display": "unsigned int",
    "location": {
      "column": "35",
      "line": "83",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\stdint.h"
    },
    "name": "uintptr_t",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@2573@macro@__DATA_PTR_MEM_HELPER1__",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__DATA_PTR_MEM_HELPER1__",
    "location": {
      "column": "9",
      "line": "86",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\stdint.h"
    },
    "name": "__DATA_PTR_MEM_HELPER1__",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@T@__data_uintptr_t",
    "What": "Typedef",
    "defdec": "Def",
    "display": "unsigned int",
    "location": {
      "column": "1",
      "line": "89",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\stdint.h"
    },
    "name": "__data_uintptr_t",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@T@__data_intptr_t",
    "What": "Typedef",
    "defdec": "Def",
    "display": "int",
    "location": {
      "column": "1",
      "line": "89",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\stdint.h"
    },
    "name": "__data_intptr_t",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@2869@macro@INT8_MAX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "INT8_MAX",
    "location": {
      "column": "11",
      "line": "94",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\stdint.h"
    },
    "name": "INT8_MAX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@2912@macro@INT8_MIN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "INT8_MIN",
    "location": {
      "column": "11",
      "line": "95",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\stdint.h"
    },
    "name": "INT8_MIN",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@2955@macro@UINT8_MAX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "UINT8_MAX",
    "location": {
      "column": "11",
      "line": "96",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\stdint.h"
    },
    "name": "UINT8_MAX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@3030@macro@INT16_MAX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "INT16_MAX",
    "location": {
      "column": "11",
      "line": "100",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\stdint.h"
    },
    "name": "INT16_MAX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@3074@macro@INT16_MIN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "INT16_MIN",
    "location": {
      "column": "11",
      "line": "101",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\stdint.h"
    },
    "name": "INT16_MIN",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@3118@macro@UINT16_MAX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "UINT16_MAX",
    "location": {
      "column": "11",
      "line": "102",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\stdint.h"
    },
    "name": "UINT16_MAX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@3194@macro@INT32_MAX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "INT32_MAX",
    "location": {
      "column": "11",
      "line": "106",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\stdint.h"
    },
    "name": "INT32_MAX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@3238@macro@INT32_MIN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "INT32_MIN",
    "location": {
      "column": "11",
      "line": "107",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\stdint.h"
    },
    "name": "INT32_MIN",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@3282@macro@UINT32_MAX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "UINT32_MAX",
    "location": {
      "column": "11",
      "line": "108",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\stdint.h"
    },
    "name": "UINT32_MAX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@3358@macro@INT64_MAX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "INT64_MAX",
    "location": {
      "column": "11",
      "line": "112",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\stdint.h"
    },
    "name": "INT64_MAX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@3402@macro@INT64_MIN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "INT64_MIN",
    "location": {
      "column": "11",
      "line": "113",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\stdint.h"
    },
    "name": "INT64_MIN",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@3446@macro@UINT64_MAX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "UINT64_MAX",
    "location": {
      "column": "11",
      "line": "114",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\stdint.h"
    },
    "name": "UINT64_MAX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@3496@macro@INT_LEAST8_MAX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "INT_LEAST8_MAX",
    "location": {
      "column": "9",
      "line": "117",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\stdint.h"
    },
    "name": "INT_LEAST8_MAX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@3545@macro@INT_LEAST8_MIN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "INT_LEAST8_MIN",
    "location": {
      "column": "9",
      "line": "118",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\stdint.h"
    },
    "name": "INT_LEAST8_MIN",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@3594@macro@UINT_LEAST8_MAX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "UINT_LEAST8_MAX",
    "location": {
      "column": "9",
      "line": "119",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\stdint.h"
    },
    "name": "UINT_LEAST8_MAX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@3644@macro@INT_LEAST16_MAX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "INT_LEAST16_MAX",
    "location": {
      "column": "9",
      "line": "121",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\stdint.h"
    },
    "name": "INT_LEAST16_MAX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@3694@macro@INT_LEAST16_MIN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "INT_LEAST16_MIN",
    "location": {
      "column": "9",
      "line": "122",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\stdint.h"
    },
    "name": "INT_LEAST16_MIN",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@3744@macro@UINT_LEAST16_MAX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "UINT_LEAST16_MAX",
    "location": {
      "column": "9",
      "line": "123",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\stdint.h"
    },
    "name": "UINT_LEAST16_MAX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@3795@macro@INT_LEAST32_MAX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "INT_LEAST32_MAX",
    "location": {
      "column": "9",
      "line": "125",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\stdint.h"
    },
    "name": "INT_LEAST32_MAX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@3845@macro@INT_LEAST32_MIN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "INT_LEAST32_MIN",
    "location": {
      "column": "9",
      "line": "126",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\stdint.h"
    },
    "name": "INT_LEAST32_MIN",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@3895@macro@UINT_LEAST32_MAX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "UINT_LEAST32_MAX",
    "location": {
      "column": "9",
      "line": "127",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\stdint.h"
    },
    "name": "UINT_LEAST32_MAX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@3978@macro@INT_LEAST64_MAX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "INT_LEAST64_MAX",
    "location": {
      "column": "11",
      "line": "130",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\stdint.h"
    },
    "name": "INT_LEAST64_MAX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@4028@macro@INT_LEAST64_MIN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "INT_LEAST64_MIN",
    "location": {
      "column": "11",
      "line": "131",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\stdint.h"
    },
    "name": "INT_LEAST64_MIN",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@4117@macro@UINT_LEAST64_MAX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "UINT_LEAST64_MAX",
    "location": {
      "column": "11",
      "line": "135",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\stdint.h"
    },
    "name": "UINT_LEAST64_MAX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@4173@macro@INT_FAST8_MAX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "INT_FAST8_MAX",
    "location": {
      "column": "9",
      "line": "138",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\stdint.h"
    },
    "name": "INT_FAST8_MAX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@4221@macro@INT_FAST8_MIN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "INT_FAST8_MIN",
    "location": {
      "column": "9",
      "line": "139",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\stdint.h"
    },
    "name": "INT_FAST8_MIN",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@4269@macro@UINT_FAST8_MAX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "UINT_FAST8_MAX",
    "location": {
      "column": "9",
      "line": "140",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\stdint.h"
    },
    "name": "UINT_FAST8_MAX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@4318@macro@INT_FAST16_MAX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "INT_FAST16_MAX",
    "location": {
      "column": "9",
      "line": "142",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\stdint.h"
    },
    "name": "INT_FAST16_MAX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@4367@macro@INT_FAST16_MIN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "INT_FAST16_MIN",
    "location": {
      "column": "9",
      "line": "143",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\stdint.h"
    },
    "name": "INT_FAST16_MIN",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@4416@macro@UINT_FAST16_MAX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "UINT_FAST16_MAX",
    "location": {
      "column": "9",
      "line": "144",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\stdint.h"
    },
    "name": "UINT_FAST16_MAX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@4466@macro@INT_FAST32_MAX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "INT_FAST32_MAX",
    "location": {
      "column": "9",
      "line": "146",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\stdint.h"
    },
    "name": "INT_FAST32_MAX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@4515@macro@INT_FAST32_MIN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "INT_FAST32_MIN",
    "location": {
      "column": "9",
      "line": "147",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\stdint.h"
    },
    "name": "INT_FAST32_MIN",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@4564@macro@UINT_FAST32_MAX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "UINT_FAST32_MAX",
    "location": {
      "column": "9",
      "line": "148",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\stdint.h"
    },
    "name": "UINT_FAST32_MAX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@4645@macro@INT_FAST64_MAX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "INT_FAST64_MAX",
    "location": {
      "column": "11",
      "line": "151",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\stdint.h"
    },
    "name": "INT_FAST64_MAX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@4694@macro@INT_FAST64_MIN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "INT_FAST64_MIN",
    "location": {
      "column": "11",
      "line": "152",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\stdint.h"
    },
    "name": "INT_FAST64_MIN",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@4781@macro@UINT_FAST64_MAX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "UINT_FAST64_MAX",
    "location": {
      "column": "11",
      "line": "156",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\stdint.h"
    },
    "name": "UINT_FAST64_MAX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@4836@macro@INTMAX_MAX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "INTMAX_MAX",
    "location": {
      "column": "9",
      "line": "159",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\stdint.h"
    },
    "name": "INTMAX_MAX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@4881@macro@INTMAX_MIN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "INTMAX_MIN",
    "location": {
      "column": "9",
      "line": "160",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\stdint.h"
    },
    "name": "INTMAX_MIN",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@4926@macro@UINTMAX_MAX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "UINTMAX_MAX",
    "location": {
      "column": "9",
      "line": "161",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\stdint.h"
    },
    "name": "UINTMAX_MAX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@4972@macro@SIZE_MAX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SIZE_MAX",
    "location": {
      "column": "9",
      "line": "163",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\stdint.h"
    },
    "name": "SIZE_MAX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@5015@macro@PTRDIFF_MAX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PTRDIFF_MAX",
    "location": {
      "column": "9",
      "line": "165",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\stdint.h"
    },
    "name": "PTRDIFF_MAX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@5060@macro@PTRDIFF_MIN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PTRDIFF_MIN",
    "location": {
      "column": "9",
      "line": "166",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\stdint.h"
    },
    "name": "PTRDIFF_MIN",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@5106@macro@INTPTR_MAX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "INTPTR_MAX",
    "location": {
      "column": "9",
      "line": "168",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\stdint.h"
    },
    "name": "INTPTR_MAX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@5151@macro@INTPTR_MIN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "INTPTR_MIN",
    "location": {
      "column": "9",
      "line": "169",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\stdint.h"
    },
    "name": "INTPTR_MIN",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@5196@macro@UINTPTR_MAX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "UINTPTR_MAX",
    "location": {
      "column": "9",
      "line": "170",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\stdint.h"
    },
    "name": "UINTPTR_MAX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@5242@macro@WCHAR_MIN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WCHAR_MIN",
    "location": {
      "column": "9",
      "line": "172",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\stdint.h"
    },
    "name": "WCHAR_MIN",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@5276@macro@WCHAR_MAX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WCHAR_MAX",
    "location": {
      "column": "9",
      "line": "173",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\stdint.h"
    },
    "name": "WCHAR_MAX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@5311@macro@WINT_MIN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WINT_MIN",
    "location": {
      "column": "9",
      "line": "175",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\stdint.h"
    },
    "name": "WINT_MIN",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@5345@macro@WINT_MAX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WINT_MAX",
    "location": {
      "column": "9",
      "line": "176",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\stdint.h"
    },
    "name": "WINT_MAX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@5380@macro@SIG_ATOMIC_MIN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SIG_ATOMIC_MIN",
    "location": {
      "column": "9",
      "line": "178",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\stdint.h"
    },
    "name": "SIG_ATOMIC_MIN",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@5427@macro@SIG_ATOMIC_MAX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SIG_ATOMIC_MAX",
    "location": {
      "column": "9",
      "line": "179",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\stdint.h"
    },
    "name": "SIG_ATOMIC_MAX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@5546@macro@INT8_C",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "INT8_C",
    "location": {
      "column": "11",
      "line": "184",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\stdint.h"
    },
    "name": "INT8_C",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@5595@macro@UINT8_C",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "UINT8_C",
    "location": {
      "column": "11",
      "line": "185",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\stdint.h"
    },
    "name": "UINT8_C",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@5677@macro@INT16_C",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "INT16_C",
    "location": {
      "column": "11",
      "line": "189",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\stdint.h"
    },
    "name": "INT16_C",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@5727@macro@UINT16_C",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "UINT16_C",
    "location": {
      "column": "11",
      "line": "190",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\stdint.h"
    },
    "name": "UINT16_C",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@5810@macro@INT32_C",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "INT32_C",
    "location": {
      "column": "11",
      "line": "194",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\stdint.h"
    },
    "name": "INT32_C",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@5860@macro@UINT32_C",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "UINT32_C",
    "location": {
      "column": "11",
      "line": "195",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\stdint.h"
    },
    "name": "UINT32_C",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@5949@macro@INT64_C",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "INT64_C",
    "location": {
      "column": "11",
      "line": "199",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\stdint.h"
    },
    "name": "INT64_C",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@6038@macro@UINT64_C",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "UINT64_C",
    "location": {
      "column": "11",
      "line": "203",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\stdint.h"
    },
    "name": "UINT64_C",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@6095@macro@INTMAX_C",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "INTMAX_C",
    "location": {
      "column": "9",
      "line": "206",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\stdint.h"
    },
    "name": "INTMAX_C",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@6146@macro@UINTMAX_C",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "UINTMAX_C",
    "location": {
      "column": "9",
      "line": "207",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\stdint.h"
    },
    "name": "UINTMAX_C",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_exti.h@1171@macro@__STM32F10x_EXTI_H",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__STM32F10x_EXTI_H",
    "location": {
      "column": "9",
      "line": "25",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_exti.h"
    },
    "name": "__STM32F10x_EXTI_H",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@EA@EXTIMode_TypeDef",
    "What": "Enum",
    "defdec": "Def",
    "display": "",
    "fields": [
      {
        "ID": "c:@EA@EXTIMode_TypeDef@EXTI_Mode_Interrupt",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "EXTI_Mode_Interrupt",
        "location": {
          "column": "3",
          "line": "52",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_exti.h"
        },
        "name": "EXTI_Mode_Interrupt",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@EXTIMode_TypeDef@EXTI_Mode_Event",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "EXTI_Mode_Event",
        "location": {
          "column": "3",
          "line": "53",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_exti.h"
        },
        "name": "EXTI_Mode_Event",
        "origin": "user_include",
        "scope": null
      }
    ],
    "location": {
      "column": "9",
      "line": "50",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_exti.h"
    },
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_exti.h@1650@macro@IS_EXTI_MODE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_EXTI_MODE",
    "location": {
      "column": "9",
      "line": "56",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_exti.h"
    },
    "name": "IS_EXTI_MODE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@EA@EXTITrigger_TypeDef",
    "What": "Enum",
    "defdec": "Def",
    "display": "",
    "fields": [
      {
        "ID": "c:@EA@EXTITrigger_TypeDef@EXTI_Trigger_Rising",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "EXTI_Trigger_Rising",
        "location": {
          "column": "3",
          "line": "64",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_exti.h"
        },
        "name": "EXTI_Trigger_Rising",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@EXTITrigger_TypeDef@EXTI_Trigger_Falling",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "EXTI_Trigger_Falling",
        "location": {
          "column": "3",
          "line": "65",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_exti.h"
        },
        "name": "EXTI_Trigger_Falling",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@EXTITrigger_TypeDef@EXTI_Trigger_Rising_Falling",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "EXTI_Trigger_Rising_Falling",
        "location": {
          "column": "3",
          "line": "66",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_exti.h"
        },
        "name": "EXTI_Trigger_Rising_Falling",
        "origin": "user_include",
        "scope": null
      }
    ],
    "location": {
      "column": "9",
      "line": "62",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_exti.h"
    },
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_exti.h@1944@macro@IS_EXTI_TRIGGER",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_EXTI_TRIGGER",
    "location": {
      "column": "9",
      "line": "69",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_exti.h"
    },
    "name": "IS_EXTI_TRIGGER",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@EXTI_InitTypeDef",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "76",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_exti.h"
    },
    "members": [
      {
        "ID": "c:@SA@EXTI_InitTypeDef@FI@EXTI_Line",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "EXTI_Line",
        "location": {
          "column": "12",
          "line": "78",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_exti.h"
        },
        "name": "EXTI_Line",
        "origin": "user_include",
        "scope": "_anonymous_stm32f10x_exti_h_76_9"
      },
      {
        "ID": "c:@SA@EXTI_InitTypeDef@FI@EXTI_Mode",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "EXTI_Mode",
        "location": {
          "column": "20",
          "line": "81",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_exti.h"
        },
        "name": "EXTI_Mode",
        "origin": "user_include",
        "scope": "_anonymous_stm32f10x_exti_h_76_9"
      },
      {
        "ID": "c:@SA@EXTI_InitTypeDef@FI@EXTI_Trigger",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "EXTI_Trigger",
        "location": {
          "column": "23",
          "line": "84",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_exti.h"
        },
        "name": "EXTI_Trigger",
        "origin": "user_include",
        "scope": "_anonymous_stm32f10x_exti_h_76_9"
      },
      {
        "ID": "c:@SA@EXTI_InitTypeDef@FI@EXTI_LineCmd",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "EXTI_LineCmd",
        "location": {
          "column": "19",
          "line": "87",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_exti.h"
        },
        "name": "EXTI_LineCmd",
        "origin": "user_include",
        "scope": "_anonymous_stm32f10x_exti_h_76_9"
      },
      {
        "ID": "c:@T@EXTI_InitTypeDef",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct EXTI_InitTypeDef",
        "location": {
          "column": "2",
          "line": "89",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_exti.h"
        },
        "name": "EXTI_InitTypeDef",
        "origin": "user_include",
        "scope": "_anonymous_stm32f10x_exti_h_76_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_exti.h@3177@macro@EXTI_Line0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_Line0",
    "location": {
      "column": "9",
      "line": "103",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_exti.h"
    },
    "name": "EXTI_Line0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_exti.h@3258@macro@EXTI_Line1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_Line1",
    "location": {
      "column": "9",
      "line": "104",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_exti.h"
    },
    "name": "EXTI_Line1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_exti.h@3339@macro@EXTI_Line2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_Line2",
    "location": {
      "column": "9",
      "line": "105",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_exti.h"
    },
    "name": "EXTI_Line2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_exti.h@3420@macro@EXTI_Line3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_Line3",
    "location": {
      "column": "9",
      "line": "106",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_exti.h"
    },
    "name": "EXTI_Line3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_exti.h@3501@macro@EXTI_Line4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_Line4",
    "location": {
      "column": "9",
      "line": "107",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_exti.h"
    },
    "name": "EXTI_Line4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_exti.h@3582@macro@EXTI_Line5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_Line5",
    "location": {
      "column": "9",
      "line": "108",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_exti.h"
    },
    "name": "EXTI_Line5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_exti.h@3663@macro@EXTI_Line6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_Line6",
    "location": {
      "column": "9",
      "line": "109",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_exti.h"
    },
    "name": "EXTI_Line6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_exti.h@3744@macro@EXTI_Line7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_Line7",
    "location": {
      "column": "9",
      "line": "110",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_exti.h"
    },
    "name": "EXTI_Line7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_exti.h@3825@macro@EXTI_Line8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_Line8",
    "location": {
      "column": "9",
      "line": "111",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_exti.h"
    },
    "name": "EXTI_Line8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_exti.h@3906@macro@EXTI_Line9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_Line9",
    "location": {
      "column": "9",
      "line": "112",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_exti.h"
    },
    "name": "EXTI_Line9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_exti.h@3987@macro@EXTI_Line10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_Line10",
    "location": {
      "column": "9",
      "line": "113",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_exti.h"
    },
    "name": "EXTI_Line10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_exti.h@4069@macro@EXTI_Line11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_Line11",
    "location": {
      "column": "9",
      "line": "114",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_exti.h"
    },
    "name": "EXTI_Line11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_exti.h@4151@macro@EXTI_Line12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_Line12",
    "location": {
      "column": "9",
      "line": "115",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_exti.h"
    },
    "name": "EXTI_Line12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_exti.h@4233@macro@EXTI_Line13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_Line13",
    "location": {
      "column": "9",
      "line": "116",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_exti.h"
    },
    "name": "EXTI_Line13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_exti.h@4315@macro@EXTI_Line14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_Line14",
    "location": {
      "column": "9",
      "line": "117",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_exti.h"
    },
    "name": "EXTI_Line14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_exti.h@4397@macro@EXTI_Line15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_Line15",
    "location": {
      "column": "9",
      "line": "118",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_exti.h"
    },
    "name": "EXTI_Line15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_exti.h@4479@macro@EXTI_Line16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_Line16",
    "location": {
      "column": "9",
      "line": "119",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_exti.h"
    },
    "name": "EXTI_Line16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_exti.h@4589@macro@EXTI_Line17",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_Line17",
    "location": {
      "column": "9",
      "line": "120",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_exti.h"
    },
    "name": "EXTI_Line17",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_exti.h@4704@macro@EXTI_Line18",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_Line18",
    "location": {
      "column": "9",
      "line": "121",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_exti.h"
    },
    "name": "EXTI_Line18",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_exti.h@4939@macro@EXTI_Line19",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_Line19",
    "location": {
      "column": "9",
      "line": "123",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_exti.h"
    },
    "name": "EXTI_Line19",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_exti.h@5104@macro@IS_EXTI_LINE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_EXTI_LINE",
    "location": {
      "column": "9",
      "line": "125",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_exti.h"
    },
    "name": "IS_EXTI_LINE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_exti.h@5206@macro@IS_GET_EXTI_LINE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_GET_EXTI_LINE",
    "location": {
      "column": "9",
      "line": "126",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_exti.h"
    },
    "name": "IS_GET_EXTI_LINE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@EXTI_DeInit",
    "What": "Function",
    "defdec": "Dec",
    "display": "void EXTI_DeInit(void)",
    "location": {
      "column": "6",
      "line": "158",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_exti.h"
    },
    "name": "EXTI_DeInit",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@EXTI_Init",
    "What": "Function",
    "defdec": "Dec",
    "display": "void EXTI_Init(EXTI_InitTypeDef *)",
    "location": {
      "column": "6",
      "line": "159",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_exti.h"
    },
    "name": "EXTI_Init",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@EXTI_StructInit",
    "What": "Function",
    "defdec": "Dec",
    "display": "void EXTI_StructInit(EXTI_InitTypeDef *)",
    "location": {
      "column": "6",
      "line": "160",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_exti.h"
    },
    "name": "EXTI_StructInit",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@EXTI_GenerateSWInterrupt",
    "What": "Function",
    "defdec": "Dec",
    "display": "void EXTI_GenerateSWInterrupt(uint32_t)",
    "location": {
      "column": "6",
      "line": "161",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_exti.h"
    },
    "name": "EXTI_GenerateSWInterrupt",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@EXTI_GetFlagStatus",
    "What": "Function",
    "defdec": "Dec",
    "display": "FlagStatus EXTI_GetFlagStatus(uint32_t)",
    "location": {
      "column": "12",
      "line": "162",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_exti.h"
    },
    "name": "EXTI_GetFlagStatus",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@EXTI_ClearFlag",
    "What": "Function",
    "defdec": "Dec",
    "display": "void EXTI_ClearFlag(uint32_t)",
    "location": {
      "column": "6",
      "line": "163",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_exti.h"
    },
    "name": "EXTI_ClearFlag",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@EXTI_GetITStatus",
    "What": "Function",
    "defdec": "Dec",
    "display": "ITStatus EXTI_GetITStatus(uint32_t)",
    "location": {
      "column": "10",
      "line": "164",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_exti.h"
    },
    "name": "EXTI_GetITStatus",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@EXTI_ClearITPendingBit",
    "What": "Function",
    "defdec": "Dec",
    "display": "void EXTI_ClearITPendingBit(uint32_t)",
    "location": {
      "column": "6",
      "line": "165",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_exti.h"
    },
    "name": "EXTI_ClearITPendingBit",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_i2c.h@1169@macro@__STM32F10x_I2C_H",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__STM32F10x_I2C_H",
    "location": {
      "column": "9",
      "line": "25",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_i2c.h"
    },
    "name": "__STM32F10x_I2C_H",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@I2C_InitTypeDef",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "50",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_i2c.h"
    },
    "members": [
      {
        "ID": "c:@SA@I2C_InitTypeDef@FI@I2C_ClockSpeed",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "I2C_ClockSpeed",
        "location": {
          "column": "12",
          "line": "52",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_i2c.h"
        },
        "name": "I2C_ClockSpeed",
        "origin": "user_include",
        "scope": "_anonymous_stm32f10x_i2c_h_50_9"
      },
      {
        "ID": "c:@SA@I2C_InitTypeDef@FI@I2C_Mode",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "I2C_Mode",
        "location": {
          "column": "12",
          "line": "55",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_i2c.h"
        },
        "name": "I2C_Mode",
        "origin": "user_include",
        "scope": "_anonymous_stm32f10x_i2c_h_50_9"
      },
      {
        "ID": "c:@SA@I2C_InitTypeDef@FI@I2C_DutyCycle",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "I2C_DutyCycle",
        "location": {
          "column": "12",
          "line": "58",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_i2c.h"
        },
        "name": "I2C_DutyCycle",
        "origin": "user_include",
        "scope": "_anonymous_stm32f10x_i2c_h_50_9"
      },
      {
        "ID": "c:@SA@I2C_InitTypeDef@FI@I2C_OwnAddress1",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "I2C_OwnAddress1",
        "location": {
          "column": "12",
          "line": "61",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_i2c.h"
        },
        "name": "I2C_OwnAddress1",
        "origin": "user_include",
        "scope": "_anonymous_stm32f10x_i2c_h_50_9"
      },
      {
        "ID": "c:@SA@I2C_InitTypeDef@FI@I2C_Ack",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "I2C_Ack",
        "location": {
          "column": "12",
          "line": "64",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_i2c.h"
        },
        "name": "I2C_Ack",
        "origin": "user_include",
        "scope": "_anonymous_stm32f10x_i2c_h_50_9"
      },
      {
        "ID": "c:@SA@I2C_InitTypeDef@FI@I2C_AcknowledgedAddress",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "I2C_AcknowledgedAddress",
        "location": {
          "column": "12",
          "line": "67",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_i2c.h"
        },
        "name": "I2C_AcknowledgedAddress",
        "origin": "user_include",
        "scope": "_anonymous_stm32f10x_i2c_h_50_9"
      },
      {
        "ID": "c:@T@I2C_InitTypeDef",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct I2C_InitTypeDef",
        "location": {
          "column": "2",
          "line": "69",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_i2c.h"
        },
        "name": "I2C_InitTypeDef",
        "origin": "user_include",
        "scope": "_anonymous_stm32f10x_i2c_h_50_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_i2c.h@2776@macro@IS_I2C_ALL_PERIPH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_I2C_ALL_PERIPH",
    "location": {
      "column": "9",
      "line": "80",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_i2c.h"
    },
    "name": "IS_I2C_ALL_PERIPH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_i2c.h@2933@macro@I2C_Mode_I2C",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_Mode_I2C",
    "location": {
      "column": "9",
      "line": "86",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_i2c.h"
    },
    "name": "I2C_Mode_I2C",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_i2c.h@2993@macro@I2C_Mode_SMBusDevice",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_Mode_SMBusDevice",
    "location": {
      "column": "9",
      "line": "87",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_i2c.h"
    },
    "name": "I2C_Mode_SMBusDevice",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_i2c.h@3055@macro@I2C_Mode_SMBusHost",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_Mode_SMBusHost",
    "location": {
      "column": "9",
      "line": "88",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_i2c.h"
    },
    "name": "I2C_Mode_SMBusHost",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_i2c.h@3115@macro@IS_I2C_MODE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_I2C_MODE",
    "location": {
      "column": "9",
      "line": "89",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_i2c.h"
    },
    "name": "IS_I2C_MODE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_i2c.h@3380@macro@I2C_DutyCycle_16_9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_DutyCycle_16_9",
    "location": {
      "column": "9",
      "line": "100",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_i2c.h"
    },
    "name": "I2C_DutyCycle_16_9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_i2c.h@3480@macro@I2C_DutyCycle_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_DutyCycle_2",
    "location": {
      "column": "9",
      "line": "101",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_i2c.h"
    },
    "name": "I2C_DutyCycle_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_i2c.h@3577@macro@IS_I2C_DUTY_CYCLE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_I2C_DUTY_CYCLE",
    "location": {
      "column": "9",
      "line": "102",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_i2c.h"
    },
    "name": "IS_I2C_DUTY_CYCLE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_i2c.h@3787@macro@I2C_Ack_Enable",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_Ack_Enable",
    "location": {
      "column": "9",
      "line": "112",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_i2c.h"
    },
    "name": "I2C_Ack_Enable",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_i2c.h@3847@macro@I2C_Ack_Disable",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_Ack_Disable",
    "location": {
      "column": "9",
      "line": "113",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_i2c.h"
    },
    "name": "I2C_Ack_Disable",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_i2c.h@3907@macro@IS_I2C_ACK_STATE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_I2C_ACK_STATE",
    "location": {
      "column": "9",
      "line": "114",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_i2c.h"
    },
    "name": "IS_I2C_ACK_STATE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_i2c.h@4115@macro@I2C_Direction_Transmitter",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_Direction_Transmitter",
    "location": {
      "column": "10",
      "line": "124",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_i2c.h"
    },
    "name": "I2C_Direction_Transmitter",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_i2c.h@4172@macro@I2C_Direction_Receiver",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_Direction_Receiver",
    "location": {
      "column": "10",
      "line": "125",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_i2c.h"
    },
    "name": "I2C_Direction_Receiver",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_i2c.h@4228@macro@IS_I2C_DIRECTION",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_I2C_DIRECTION",
    "location": {
      "column": "9",
      "line": "126",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_i2c.h"
    },
    "name": "IS_I2C_DIRECTION",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_i2c.h@4471@macro@I2C_AcknowledgedAddress_7bit",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_AcknowledgedAddress_7bit",
    "location": {
      "column": "9",
      "line": "136",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_i2c.h"
    },
    "name": "I2C_AcknowledgedAddress_7bit",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_i2c.h@4531@macro@I2C_AcknowledgedAddress_10bit",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_AcknowledgedAddress_10bit",
    "location": {
      "column": "9",
      "line": "137",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_i2c.h"
    },
    "name": "I2C_AcknowledgedAddress_10bit",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_i2c.h@4591@macro@IS_I2C_ACKNOWLEDGE_ADDRESS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_I2C_ACKNOWLEDGE_ADDRESS",
    "location": {
      "column": "9",
      "line": "138",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_i2c.h"
    },
    "name": "IS_I2C_ACKNOWLEDGE_ADDRESS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_i2c.h@4846@macro@I2C_Register_CR1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_Register_CR1",
    "location": {
      "column": "9",
      "line": "148",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_i2c.h"
    },
    "name": "I2C_Register_CR1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_i2c.h@4903@macro@I2C_Register_CR2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_Register_CR2",
    "location": {
      "column": "9",
      "line": "149",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_i2c.h"
    },
    "name": "I2C_Register_CR2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_i2c.h@4960@macro@I2C_Register_OAR1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_Register_OAR1",
    "location": {
      "column": "9",
      "line": "150",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_i2c.h"
    },
    "name": "I2C_Register_OAR1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_i2c.h@5017@macro@I2C_Register_OAR2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_Register_OAR2",
    "location": {
      "column": "9",
      "line": "151",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_i2c.h"
    },
    "name": "I2C_Register_OAR2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_i2c.h@5074@macro@I2C_Register_DR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_Register_DR",
    "location": {
      "column": "9",
      "line": "152",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_i2c.h"
    },
    "name": "I2C_Register_DR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_i2c.h@5131@macro@I2C_Register_SR1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_Register_SR1",
    "location": {
      "column": "9",
      "line": "153",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_i2c.h"
    },
    "name": "I2C_Register_SR1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_i2c.h@5188@macro@I2C_Register_SR2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_Register_SR2",
    "location": {
      "column": "9",
      "line": "154",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_i2c.h"
    },
    "name": "I2C_Register_SR2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_i2c.h@5245@macro@I2C_Register_CCR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_Register_CCR",
    "location": {
      "column": "9",
      "line": "155",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_i2c.h"
    },
    "name": "I2C_Register_CCR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_i2c.h@5302@macro@I2C_Register_TRISE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_Register_TRISE",
    "location": {
      "column": "9",
      "line": "156",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_i2c.h"
    },
    "name": "I2C_Register_TRISE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_i2c.h@5359@macro@IS_I2C_REGISTER",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_I2C_REGISTER",
    "location": {
      "column": "9",
      "line": "157",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_i2c.h"
    },
    "name": "IS_I2C_REGISTER",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_i2c.h@6103@macro@I2C_SMBusAlert_Low",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_SMBusAlert_Low",
    "location": {
      "column": "9",
      "line": "174",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_i2c.h"
    },
    "name": "I2C_SMBusAlert_Low",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_i2c.h@6163@macro@I2C_SMBusAlert_High",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_SMBusAlert_High",
    "location": {
      "column": "9",
      "line": "175",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_i2c.h"
    },
    "name": "I2C_SMBusAlert_High",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_i2c.h@6223@macro@IS_I2C_SMBUS_ALERT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_I2C_SMBUS_ALERT",
    "location": {
      "column": "9",
      "line": "176",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_i2c.h"
    },
    "name": "IS_I2C_SMBUS_ALERT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_i2c.h@6436@macro@I2C_PECPosition_Next",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_PECPosition_Next",
    "location": {
      "column": "9",
      "line": "186",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_i2c.h"
    },
    "name": "I2C_PECPosition_Next",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_i2c.h@6496@macro@I2C_PECPosition_Current",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_PECPosition_Current",
    "location": {
      "column": "9",
      "line": "187",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_i2c.h"
    },
    "name": "I2C_PECPosition_Current",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_i2c.h@6556@macro@IS_I2C_PEC_POSITION",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_I2C_PEC_POSITION",
    "location": {
      "column": "9",
      "line": "188",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_i2c.h"
    },
    "name": "IS_I2C_PEC_POSITION",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_i2c.h@6791@macro@I2C_NACKPosition_Next",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_NACKPosition_Next",
    "location": {
      "column": "9",
      "line": "198",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_i2c.h"
    },
    "name": "I2C_NACKPosition_Next",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_i2c.h@6851@macro@I2C_NACKPosition_Current",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_NACKPosition_Current",
    "location": {
      "column": "9",
      "line": "199",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_i2c.h"
    },
    "name": "I2C_NACKPosition_Current",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_i2c.h@6911@macro@IS_I2C_NACK_POSITION",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_I2C_NACK_POSITION",
    "location": {
      "column": "9",
      "line": "200",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_i2c.h"
    },
    "name": "IS_I2C_NACK_POSITION",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_i2c.h@7160@macro@I2C_IT_BUF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_IT_BUF",
    "location": {
      "column": "9",
      "line": "210",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_i2c.h"
    },
    "name": "I2C_IT_BUF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_i2c.h@7220@macro@I2C_IT_EVT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_IT_EVT",
    "location": {
      "column": "9",
      "line": "211",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_i2c.h"
    },
    "name": "I2C_IT_EVT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_i2c.h@7280@macro@I2C_IT_ERR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_IT_ERR",
    "location": {
      "column": "9",
      "line": "212",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_i2c.h"
    },
    "name": "I2C_IT_ERR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_i2c.h@7340@macro@IS_I2C_CONFIG_IT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_I2C_CONFIG_IT",
    "location": {
      "column": "9",
      "line": "213",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_i2c.h"
    },
    "name": "IS_I2C_CONFIG_IT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_i2c.h@7506@macro@I2C_IT_SMBALERT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_IT_SMBALERT",
    "location": {
      "column": "9",
      "line": "222",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_i2c.h"
    },
    "name": "I2C_IT_SMBALERT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_i2c.h@7570@macro@I2C_IT_TIMEOUT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_IT_TIMEOUT",
    "location": {
      "column": "9",
      "line": "223",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_i2c.h"
    },
    "name": "I2C_IT_TIMEOUT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_i2c.h@7634@macro@I2C_IT_PECERR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_IT_PECERR",
    "location": {
      "column": "9",
      "line": "224",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_i2c.h"
    },
    "name": "I2C_IT_PECERR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_i2c.h@7698@macro@I2C_IT_OVR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_IT_OVR",
    "location": {
      "column": "9",
      "line": "225",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_i2c.h"
    },
    "name": "I2C_IT_OVR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_i2c.h@7762@macro@I2C_IT_AF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_IT_AF",
    "location": {
      "column": "9",
      "line": "226",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_i2c.h"
    },
    "name": "I2C_IT_AF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_i2c.h@7826@macro@I2C_IT_ARLO",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_IT_ARLO",
    "location": {
      "column": "9",
      "line": "227",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_i2c.h"
    },
    "name": "I2C_IT_ARLO",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_i2c.h@7890@macro@I2C_IT_BERR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_IT_BERR",
    "location": {
      "column": "9",
      "line": "228",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_i2c.h"
    },
    "name": "I2C_IT_BERR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_i2c.h@7954@macro@I2C_IT_TXE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_IT_TXE",
    "location": {
      "column": "9",
      "line": "229",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_i2c.h"
    },
    "name": "I2C_IT_TXE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_i2c.h@8018@macro@I2C_IT_RXNE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_IT_RXNE",
    "location": {
      "column": "9",
      "line": "230",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_i2c.h"
    },
    "name": "I2C_IT_RXNE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_i2c.h@8082@macro@I2C_IT_STOPF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_IT_STOPF",
    "location": {
      "column": "9",
      "line": "231",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_i2c.h"
    },
    "name": "I2C_IT_STOPF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_i2c.h@8146@macro@I2C_IT_ADD10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_IT_ADD10",
    "location": {
      "column": "9",
      "line": "232",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_i2c.h"
    },
    "name": "I2C_IT_ADD10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_i2c.h@8210@macro@I2C_IT_BTF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_IT_BTF",
    "location": {
      "column": "9",
      "line": "233",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_i2c.h"
    },
    "name": "I2C_IT_BTF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_i2c.h@8274@macro@I2C_IT_ADDR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_IT_ADDR",
    "location": {
      "column": "9",
      "line": "234",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_i2c.h"
    },
    "name": "I2C_IT_ADDR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_i2c.h@8338@macro@I2C_IT_SB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_IT_SB",
    "location": {
      "column": "9",
      "line": "235",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_i2c.h"
    },
    "name": "I2C_IT_SB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_i2c.h@8404@macro@IS_I2C_CLEAR_IT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_I2C_CLEAR_IT",
    "location": {
      "column": "9",
      "line": "237",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_i2c.h"
    },
    "name": "IS_I2C_CLEAR_IT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_i2c.h@8501@macro@IS_I2C_GET_IT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_I2C_GET_IT",
    "location": {
      "column": "9",
      "line": "239",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_i2c.h"
    },
    "name": "IS_I2C_GET_IT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_i2c.h@9183@macro@I2C_FLAG_DUALF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_FLAG_DUALF",
    "location": {
      "column": "9",
      "line": "258",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_i2c.h"
    },
    "name": "I2C_FLAG_DUALF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_i2c.h@9247@macro@I2C_FLAG_SMBHOST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_FLAG_SMBHOST",
    "location": {
      "column": "9",
      "line": "259",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_i2c.h"
    },
    "name": "I2C_FLAG_SMBHOST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_i2c.h@9311@macro@I2C_FLAG_SMBDEFAULT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_FLAG_SMBDEFAULT",
    "location": {
      "column": "9",
      "line": "260",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_i2c.h"
    },
    "name": "I2C_FLAG_SMBDEFAULT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_i2c.h@9375@macro@I2C_FLAG_GENCALL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_FLAG_GENCALL",
    "location": {
      "column": "9",
      "line": "261",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_i2c.h"
    },
    "name": "I2C_FLAG_GENCALL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_i2c.h@9439@macro@I2C_FLAG_TRA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_FLAG_TRA",
    "location": {
      "column": "9",
      "line": "262",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_i2c.h"
    },
    "name": "I2C_FLAG_TRA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_i2c.h@9503@macro@I2C_FLAG_BUSY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_FLAG_BUSY",
    "location": {
      "column": "9",
      "line": "263",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_i2c.h"
    },
    "name": "I2C_FLAG_BUSY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_i2c.h@9567@macro@I2C_FLAG_MSL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_FLAG_MSL",
    "location": {
      "column": "9",
      "line": "264",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_i2c.h"
    },
    "name": "I2C_FLAG_MSL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_i2c.h@9681@macro@I2C_FLAG_SMBALERT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_FLAG_SMBALERT",
    "location": {
      "column": "9",
      "line": "270",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_i2c.h"
    },
    "name": "I2C_FLAG_SMBALERT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_i2c.h@9745@macro@I2C_FLAG_TIMEOUT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_FLAG_TIMEOUT",
    "location": {
      "column": "9",
      "line": "271",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_i2c.h"
    },
    "name": "I2C_FLAG_TIMEOUT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_i2c.h@9809@macro@I2C_FLAG_PECERR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_FLAG_PECERR",
    "location": {
      "column": "9",
      "line": "272",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_i2c.h"
    },
    "name": "I2C_FLAG_PECERR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_i2c.h@9873@macro@I2C_FLAG_OVR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_FLAG_OVR",
    "location": {
      "column": "9",
      "line": "273",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_i2c.h"
    },
    "name": "I2C_FLAG_OVR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_i2c.h@9937@macro@I2C_FLAG_AF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_FLAG_AF",
    "location": {
      "column": "9",
      "line": "274",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_i2c.h"
    },
    "name": "I2C_FLAG_AF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_i2c.h@10001@macro@I2C_FLAG_ARLO",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_FLAG_ARLO",
    "location": {
      "column": "9",
      "line": "275",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_i2c.h"
    },
    "name": "I2C_FLAG_ARLO",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_i2c.h@10065@macro@I2C_FLAG_BERR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_FLAG_BERR",
    "location": {
      "column": "9",
      "line": "276",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_i2c.h"
    },
    "name": "I2C_FLAG_BERR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_i2c.h@10129@macro@I2C_FLAG_TXE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_FLAG_TXE",
    "location": {
      "column": "9",
      "line": "277",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_i2c.h"
    },
    "name": "I2C_FLAG_TXE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_i2c.h@10193@macro@I2C_FLAG_RXNE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_FLAG_RXNE",
    "location": {
      "column": "9",
      "line": "278",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_i2c.h"
    },
    "name": "I2C_FLAG_RXNE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_i2c.h@10257@macro@I2C_FLAG_STOPF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_FLAG_STOPF",
    "location": {
      "column": "9",
      "line": "279",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_i2c.h"
    },
    "name": "I2C_FLAG_STOPF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_i2c.h@10321@macro@I2C_FLAG_ADD10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_FLAG_ADD10",
    "location": {
      "column": "9",
      "line": "280",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_i2c.h"
    },
    "name": "I2C_FLAG_ADD10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_i2c.h@10385@macro@I2C_FLAG_BTF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_FLAG_BTF",
    "location": {
      "column": "9",
      "line": "281",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_i2c.h"
    },
    "name": "I2C_FLAG_BTF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_i2c.h@10449@macro@I2C_FLAG_ADDR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_FLAG_ADDR",
    "location": {
      "column": "9",
      "line": "282",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_i2c.h"
    },
    "name": "I2C_FLAG_ADDR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_i2c.h@10513@macro@I2C_FLAG_SB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_FLAG_SB",
    "location": {
      "column": "9",
      "line": "283",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_i2c.h"
    },
    "name": "I2C_FLAG_SB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_i2c.h@10579@macro@IS_I2C_CLEAR_FLAG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_I2C_CLEAR_FLAG",
    "location": {
      "column": "9",
      "line": "285",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_i2c.h"
    },
    "name": "IS_I2C_CLEAR_FLAG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_i2c.h@10684@macro@IS_I2C_GET_FLAG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_I2C_GET_FLAG",
    "location": {
      "column": "9",
      "line": "287",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_i2c.h"
    },
    "name": "IS_I2C_GET_FLAG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_i2c.h@12301@macro@I2C_EVENT_MASTER_MODE_SELECT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_EVENT_MASTER_MODE_SELECT",
    "location": {
      "column": "10",
      "line": "319",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_i2c.h"
    },
    "name": "I2C_EVENT_MASTER_MODE_SELECT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_i2c.h@13688@macro@I2C_EVENT_MASTER_TRANSMITTER_MODE_SELECTED",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_EVENT_MASTER_TRANSMITTER_MODE_SELECTED",
    "location": {
      "column": "10",
      "line": "347",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_i2c.h"
    },
    "name": "I2C_EVENT_MASTER_TRANSMITTER_MODE_SELECTED",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_i2c.h@13813@macro@I2C_EVENT_MASTER_RECEIVER_MODE_SELECTED",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_EVENT_MASTER_RECEIVER_MODE_SELECTED",
    "location": {
      "column": "10",
      "line": "348",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_i2c.h"
    },
    "name": "I2C_EVENT_MASTER_RECEIVER_MODE_SELECTED",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_i2c.h@13941@macro@I2C_EVENT_MASTER_MODE_ADDRESS10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_EVENT_MASTER_MODE_ADDRESS10",
    "location": {
      "column": "10",
      "line": "350",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_i2c.h"
    },
    "name": "I2C_EVENT_MASTER_MODE_ADDRESS10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_i2c.h@15548@macro@I2C_EVENT_MASTER_BYTE_RECEIVED",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_EVENT_MASTER_BYTE_RECEIVED",
    "location": {
      "column": "10",
      "line": "383",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_i2c.h"
    },
    "name": "I2C_EVENT_MASTER_BYTE_RECEIVED",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_i2c.h@15734@macro@I2C_EVENT_MASTER_BYTE_TRANSMITTING",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_EVENT_MASTER_BYTE_TRANSMITTING",
    "location": {
      "column": "9",
      "line": "387",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_i2c.h"
    },
    "name": "I2C_EVENT_MASTER_BYTE_TRANSMITTING",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_i2c.h@15865@macro@I2C_EVENT_MASTER_BYTE_TRANSMITTED",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_EVENT_MASTER_BYTE_TRANSMITTED",
    "location": {
      "column": "10",
      "line": "389",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_i2c.h"
    },
    "name": "I2C_EVENT_MASTER_BYTE_TRANSMITTED",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_i2c.h@17726@macro@I2C_EVENT_SLAVE_RECEIVER_ADDRESS_MATCHED",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_EVENT_SLAVE_RECEIVER_ADDRESS_MATCHED",
    "location": {
      "column": "10",
      "line": "424",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_i2c.h"
    },
    "name": "I2C_EVENT_SLAVE_RECEIVER_ADDRESS_MATCHED",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_i2c.h@17835@macro@I2C_EVENT_SLAVE_TRANSMITTER_ADDRESS_MATCHED",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_EVENT_SLAVE_TRANSMITTER_ADDRESS_MATCHED",
    "location": {
      "column": "10",
      "line": "425",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_i2c.h"
    },
    "name": "I2C_EVENT_SLAVE_TRANSMITTER_ADDRESS_MATCHED",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_i2c.h@18008@macro@I2C_EVENT_SLAVE_RECEIVER_SECONDADDRESS_MATCHED",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_EVENT_SLAVE_RECEIVER_SECONDADDRESS_MATCHED",
    "location": {
      "column": "10",
      "line": "428",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_i2c.h"
    },
    "name": "I2C_EVENT_SLAVE_RECEIVER_SECONDADDRESS_MATCHED",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_i2c.h@18119@macro@I2C_EVENT_SLAVE_TRANSMITTER_SECONDADDRESS_MATCHED",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_EVENT_SLAVE_TRANSMITTER_SECONDADDRESS_MATCHED",
    "location": {
      "column": "10",
      "line": "429",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_i2c.h"
    },
    "name": "I2C_EVENT_SLAVE_TRANSMITTER_SECONDADDRESS_MATCHED",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_i2c.h@18295@macro@I2C_EVENT_SLAVE_GENERALCALLADDRESS_MATCHED",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_EVENT_SLAVE_GENERALCALLADDRESS_MATCHED",
    "location": {
      "column": "10",
      "line": "432",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_i2c.h"
    },
    "name": "I2C_EVENT_SLAVE_GENERALCALLADDRESS_MATCHED",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_i2c.h@19893@macro@I2C_EVENT_SLAVE_BYTE_RECEIVED",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_EVENT_SLAVE_BYTE_RECEIVED",
    "location": {
      "column": "10",
      "line": "463",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_i2c.h"
    },
    "name": "I2C_EVENT_SLAVE_BYTE_RECEIVED",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_i2c.h@20017@macro@I2C_EVENT_SLAVE_STOP_DETECTED",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_EVENT_SLAVE_STOP_DETECTED",
    "location": {
      "column": "10",
      "line": "465",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_i2c.h"
    },
    "name": "I2C_EVENT_SLAVE_STOP_DETECTED",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_i2c.h@20186@macro@I2C_EVENT_SLAVE_BYTE_TRANSMITTED",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_EVENT_SLAVE_BYTE_TRANSMITTED",
    "location": {
      "column": "10",
      "line": "469",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_i2c.h"
    },
    "name": "I2C_EVENT_SLAVE_BYTE_TRANSMITTED",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_i2c.h@20305@macro@I2C_EVENT_SLAVE_BYTE_TRANSMITTING",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_EVENT_SLAVE_BYTE_TRANSMITTING",
    "location": {
      "column": "10",
      "line": "470",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_i2c.h"
    },
    "name": "I2C_EVENT_SLAVE_BYTE_TRANSMITTING",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_i2c.h@20434@macro@I2C_EVENT_SLAVE_ACK_FAILURE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_EVENT_SLAVE_ACK_FAILURE",
    "location": {
      "column": "10",
      "line": "472",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_i2c.h"
    },
    "name": "I2C_EVENT_SLAVE_ACK_FAILURE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_i2c.h@20652@macro@IS_I2C_EVENT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_I2C_EVENT",
    "location": {
      "column": "9",
      "line": "476",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_i2c.h"
    },
    "name": "IS_I2C_EVENT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_i2c.h@22474@macro@IS_I2C_OWN_ADDRESS1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_I2C_OWN_ADDRESS1",
    "location": {
      "column": "9",
      "line": "504",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_i2c.h"
    },
    "name": "IS_I2C_OWN_ADDRESS1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_i2c.h@22604@macro@IS_I2C_CLOCK_SPEED",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_I2C_CLOCK_SPEED",
    "location": {
      "column": "9",
      "line": "513",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_i2c.h"
    },
    "name": "IS_I2C_CLOCK_SPEED",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@I2C_DeInit",
    "What": "Function",
    "defdec": "Dec",
    "display": "void I2C_DeInit(I2C_TypeDef *)",
    "location": {
      "column": "6",
      "line": "534",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_i2c.h"
    },
    "name": "I2C_DeInit",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@I2C_Init",
    "What": "Function",
    "defdec": "Dec",
    "display": "void I2C_Init(I2C_TypeDef *, I2C_InitTypeDef *)",
    "location": {
      "column": "6",
      "line": "535",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_i2c.h"
    },
    "name": "I2C_Init",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@I2C_StructInit",
    "What": "Function",
    "defdec": "Dec",
    "display": "void I2C_StructInit(I2C_InitTypeDef *)",
    "location": {
      "column": "6",
      "line": "536",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_i2c.h"
    },
    "name": "I2C_StructInit",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@I2C_Cmd",
    "What": "Function",
    "defdec": "Dec",
    "display": "void I2C_Cmd(I2C_TypeDef *, FunctionalState)",
    "location": {
      "column": "6",
      "line": "537",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_i2c.h"
    },
    "name": "I2C_Cmd",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@I2C_DMACmd",
    "What": "Function",
    "defdec": "Dec",
    "display": "void I2C_DMACmd(I2C_TypeDef *, FunctionalState)",
    "location": {
      "column": "6",
      "line": "538",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_i2c.h"
    },
    "name": "I2C_DMACmd",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@I2C_DMALastTransferCmd",
    "What": "Function",
    "defdec": "Dec",
    "display": "void I2C_DMALastTransferCmd(I2C_TypeDef *, FunctionalState)",
    "location": {
      "column": "6",
      "line": "539",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_i2c.h"
    },
    "name": "I2C_DMALastTransferCmd",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@I2C_GenerateSTART",
    "What": "Function",
    "defdec": "Dec",
    "display": "void I2C_GenerateSTART(I2C_TypeDef *, FunctionalState)",
    "location": {
      "column": "6",
      "line": "540",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_i2c.h"
    },
    "name": "I2C_GenerateSTART",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@I2C_GenerateSTOP",
    "What": "Function",
    "defdec": "Dec",
    "display": "void I2C_GenerateSTOP(I2C_TypeDef *, FunctionalState)",
    "location": {
      "column": "6",
      "line": "541",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_i2c.h"
    },
    "name": "I2C_GenerateSTOP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@I2C_AcknowledgeConfig",
    "What": "Function",
    "defdec": "Dec",
    "display": "void I2C_AcknowledgeConfig(I2C_TypeDef *, FunctionalState)",
    "location": {
      "column": "6",
      "line": "542",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_i2c.h"
    },
    "name": "I2C_AcknowledgeConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@I2C_OwnAddress2Config",
    "What": "Function",
    "defdec": "Dec",
    "display": "void I2C_OwnAddress2Config(I2C_TypeDef *, uint8_t)",
    "location": {
      "column": "6",
      "line": "543",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_i2c.h"
    },
    "name": "I2C_OwnAddress2Config",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@I2C_DualAddressCmd",
    "What": "Function",
    "defdec": "Dec",
    "display": "void I2C_DualAddressCmd(I2C_TypeDef *, FunctionalState)",
    "location": {
      "column": "6",
      "line": "544",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_i2c.h"
    },
    "name": "I2C_DualAddressCmd",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@I2C_GeneralCallCmd",
    "What": "Function",
    "defdec": "Dec",
    "display": "void I2C_GeneralCallCmd(I2C_TypeDef *, FunctionalState)",
    "location": {
      "column": "6",
      "line": "545",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_i2c.h"
    },
    "name": "I2C_GeneralCallCmd",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@I2C_ITConfig",
    "What": "Function",
    "defdec": "Dec",
    "display": "void I2C_ITConfig(I2C_TypeDef *, uint16_t, FunctionalState)",
    "location": {
      "column": "6",
      "line": "546",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_i2c.h"
    },
    "name": "I2C_ITConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@I2C_SendData",
    "What": "Function",
    "defdec": "Dec",
    "display": "void I2C_SendData(I2C_TypeDef *, uint8_t)",
    "location": {
      "column": "6",
      "line": "547",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_i2c.h"
    },
    "name": "I2C_SendData",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@I2C_ReceiveData",
    "What": "Function",
    "defdec": "Dec",
    "display": "uint8_t I2C_ReceiveData(I2C_TypeDef *)",
    "location": {
      "column": "9",
      "line": "548",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_i2c.h"
    },
    "name": "I2C_ReceiveData",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@I2C_Send7bitAddress",
    "What": "Function",
    "defdec": "Dec",
    "display": "void I2C_Send7bitAddress(I2C_TypeDef *, uint8_t, uint8_t)",
    "location": {
      "column": "6",
      "line": "549",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_i2c.h"
    },
    "name": "I2C_Send7bitAddress",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@I2C_ReadRegister",
    "What": "Function",
    "defdec": "Dec",
    "display": "uint16_t I2C_ReadRegister(I2C_TypeDef *, uint8_t)",
    "location": {
      "column": "10",
      "line": "550",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_i2c.h"
    },
    "name": "I2C_ReadRegister",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@I2C_SoftwareResetCmd",
    "What": "Function",
    "defdec": "Dec",
    "display": "void I2C_SoftwareResetCmd(I2C_TypeDef *, FunctionalState)",
    "location": {
      "column": "6",
      "line": "551",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_i2c.h"
    },
    "name": "I2C_SoftwareResetCmd",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@I2C_NACKPositionConfig",
    "What": "Function",
    "defdec": "Dec",
    "display": "void I2C_NACKPositionConfig(I2C_TypeDef *, uint16_t)",
    "location": {
      "column": "6",
      "line": "552",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_i2c.h"
    },
    "name": "I2C_NACKPositionConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@I2C_SMBusAlertConfig",
    "What": "Function",
    "defdec": "Dec",
    "display": "void I2C_SMBusAlertConfig(I2C_TypeDef *, uint16_t)",
    "location": {
      "column": "6",
      "line": "553",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_i2c.h"
    },
    "name": "I2C_SMBusAlertConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@I2C_TransmitPEC",
    "What": "Function",
    "defdec": "Dec",
    "display": "void I2C_TransmitPEC(I2C_TypeDef *, FunctionalState)",
    "location": {
      "column": "6",
      "line": "554",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_i2c.h"
    },
    "name": "I2C_TransmitPEC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@I2C_PECPositionConfig",
    "What": "Function",
    "defdec": "Dec",
    "display": "void I2C_PECPositionConfig(I2C_TypeDef *, uint16_t)",
    "location": {
      "column": "6",
      "line": "555",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_i2c.h"
    },
    "name": "I2C_PECPositionConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@I2C_CalculatePEC",
    "What": "Function",
    "defdec": "Dec",
    "display": "void I2C_CalculatePEC(I2C_TypeDef *, FunctionalState)",
    "location": {
      "column": "6",
      "line": "556",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_i2c.h"
    },
    "name": "I2C_CalculatePEC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@I2C_GetPEC",
    "What": "Function",
    "defdec": "Dec",
    "display": "uint8_t I2C_GetPEC(I2C_TypeDef *)",
    "location": {
      "column": "9",
      "line": "557",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_i2c.h"
    },
    "name": "I2C_GetPEC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@I2C_ARPCmd",
    "What": "Function",
    "defdec": "Dec",
    "display": "void I2C_ARPCmd(I2C_TypeDef *, FunctionalState)",
    "location": {
      "column": "6",
      "line": "558",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_i2c.h"
    },
    "name": "I2C_ARPCmd",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@I2C_StretchClockCmd",
    "What": "Function",
    "defdec": "Dec",
    "display": "void I2C_StretchClockCmd(I2C_TypeDef *, FunctionalState)",
    "location": {
      "column": "6",
      "line": "559",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_i2c.h"
    },
    "name": "I2C_StretchClockCmd",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@I2C_FastModeDutyCycleConfig",
    "What": "Function",
    "defdec": "Dec",
    "display": "void I2C_FastModeDutyCycleConfig(I2C_TypeDef *, uint16_t)",
    "location": {
      "column": "6",
      "line": "560",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_i2c.h"
    },
    "name": "I2C_FastModeDutyCycleConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@I2C_CheckEvent",
    "What": "Function",
    "defdec": "Dec",
    "display": "ErrorStatus I2C_CheckEvent(I2C_TypeDef *, uint32_t)",
    "location": {
      "column": "13",
      "line": "645",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_i2c.h"
    },
    "name": "I2C_CheckEvent",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@I2C_GetLastEvent",
    "What": "Function",
    "defdec": "Dec",
    "display": "uint32_t I2C_GetLastEvent(I2C_TypeDef *)",
    "location": {
      "column": "10",
      "line": "651",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_i2c.h"
    },
    "name": "I2C_GetLastEvent",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@I2C_GetFlagStatus",
    "What": "Function",
    "defdec": "Dec",
    "display": "FlagStatus I2C_GetFlagStatus(I2C_TypeDef *, uint32_t)",
    "location": {
      "column": "12",
      "line": "657",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_i2c.h"
    },
    "name": "I2C_GetFlagStatus",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@I2C_ClearFlag",
    "What": "Function",
    "defdec": "Dec",
    "display": "void I2C_ClearFlag(I2C_TypeDef *, uint32_t)",
    "location": {
      "column": "6",
      "line": "663",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_i2c.h"
    },
    "name": "I2C_ClearFlag",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@I2C_GetITStatus",
    "What": "Function",
    "defdec": "Dec",
    "display": "ITStatus I2C_GetITStatus(I2C_TypeDef *, uint32_t)",
    "location": {
      "column": "10",
      "line": "664",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_i2c.h"
    },
    "name": "I2C_GetITStatus",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@I2C_ClearITPendingBit",
    "What": "Function",
    "defdec": "Dec",
    "display": "void I2C_ClearITPendingBit(I2C_TypeDef *, uint32_t)",
    "location": {
      "column": "6",
      "line": "665",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_i2c.h"
    },
    "name": "I2C_ClearITPendingBit",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_spi.h@1169@macro@__STM32F10x_SPI_H",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__STM32F10x_SPI_H",
    "location": {
      "column": "9",
      "line": "25",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_spi.h"
    },
    "name": "__STM32F10x_SPI_H",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@SPI_InitTypeDef",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "50",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_spi.h"
    },
    "members": [
      {
        "ID": "c:@SA@SPI_InitTypeDef@FI@SPI_Direction",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "SPI_Direction",
        "location": {
          "column": "12",
          "line": "52",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_spi.h"
        },
        "name": "SPI_Direction",
        "origin": "user_include",
        "scope": "_anonymous_stm32f10x_spi_h_50_9"
      },
      {
        "ID": "c:@SA@SPI_InitTypeDef@FI@SPI_Mode",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "SPI_Mode",
        "location": {
          "column": "12",
          "line": "55",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_spi.h"
        },
        "name": "SPI_Mode",
        "origin": "user_include",
        "scope": "_anonymous_stm32f10x_spi_h_50_9"
      },
      {
        "ID": "c:@SA@SPI_InitTypeDef@FI@SPI_DataSize",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "SPI_DataSize",
        "location": {
          "column": "12",
          "line": "58",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_spi.h"
        },
        "name": "SPI_DataSize",
        "origin": "user_include",
        "scope": "_anonymous_stm32f10x_spi_h_50_9"
      },
      {
        "ID": "c:@SA@SPI_InitTypeDef@FI@SPI_CPOL",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "SPI_CPOL",
        "location": {
          "column": "12",
          "line": "61",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_spi.h"
        },
        "name": "SPI_CPOL",
        "origin": "user_include",
        "scope": "_anonymous_stm32f10x_spi_h_50_9"
      },
      {
        "ID": "c:@SA@SPI_InitTypeDef@FI@SPI_CPHA",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "SPI_CPHA",
        "location": {
          "column": "12",
          "line": "64",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_spi.h"
        },
        "name": "SPI_CPHA",
        "origin": "user_include",
        "scope": "_anonymous_stm32f10x_spi_h_50_9"
      },
      {
        "ID": "c:@SA@SPI_InitTypeDef@FI@SPI_NSS",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "SPI_NSS",
        "location": {
          "column": "12",
          "line": "67",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_spi.h"
        },
        "name": "SPI_NSS",
        "origin": "user_include",
        "scope": "_anonymous_stm32f10x_spi_h_50_9"
      },
      {
        "ID": "c:@SA@SPI_InitTypeDef@FI@SPI_BaudRatePrescaler",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "SPI_BaudRatePrescaler",
        "location": {
          "column": "12",
          "line": "71",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_spi.h"
        },
        "name": "SPI_BaudRatePrescaler",
        "origin": "user_include",
        "scope": "_anonymous_stm32f10x_spi_h_50_9"
      },
      {
        "ID": "c:@SA@SPI_InitTypeDef@FI@SPI_FirstBit",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "SPI_FirstBit",
        "location": {
          "column": "12",
          "line": "77",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_spi.h"
        },
        "name": "SPI_FirstBit",
        "origin": "user_include",
        "scope": "_anonymous_stm32f10x_spi_h_50_9"
      },
      {
        "ID": "c:@SA@SPI_InitTypeDef@FI@SPI_CRCPolynomial",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "SPI_CRCPolynomial",
        "location": {
          "column": "12",
          "line": "80",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_spi.h"
        },
        "name": "SPI_CRCPolynomial",
        "origin": "user_include",
        "scope": "_anonymous_stm32f10x_spi_h_50_9"
      },
      {
        "ID": "c:@T@SPI_InitTypeDef",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct SPI_InitTypeDef",
        "location": {
          "column": "2",
          "line": "81",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_spi.h"
        },
        "name": "SPI_InitTypeDef",
        "origin": "user_include",
        "scope": "_anonymous_stm32f10x_spi_h_50_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@I2S_InitTypeDef",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "87",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_spi.h"
    },
    "members": [
      {
        "ID": "c:@SA@I2S_InitTypeDef@FI@I2S_Mode",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "I2S_Mode",
        "location": {
          "column": "12",
          "line": "90",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_spi.h"
        },
        "name": "I2S_Mode",
        "origin": "user_include",
        "scope": "_anonymous_stm32f10x_spi_h_87_9"
      },
      {
        "ID": "c:@SA@I2S_InitTypeDef@FI@I2S_Standard",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "I2S_Standard",
        "location": {
          "column": "12",
          "line": "93",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_spi.h"
        },
        "name": "I2S_Standard",
        "origin": "user_include",
        "scope": "_anonymous_stm32f10x_spi_h_87_9"
      },
      {
        "ID": "c:@SA@I2S_InitTypeDef@FI@I2S_DataFormat",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "I2S_DataFormat",
        "location": {
          "column": "12",
          "line": "96",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_spi.h"
        },
        "name": "I2S_DataFormat",
        "origin": "user_include",
        "scope": "_anonymous_stm32f10x_spi_h_87_9"
      },
      {
        "ID": "c:@SA@I2S_InitTypeDef@FI@I2S_MCLKOutput",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "I2S_MCLKOutput",
        "location": {
          "column": "12",
          "line": "99",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_spi.h"
        },
        "name": "I2S_MCLKOutput",
        "origin": "user_include",
        "scope": "_anonymous_stm32f10x_spi_h_87_9"
      },
      {
        "ID": "c:@SA@I2S_InitTypeDef@FI@I2S_AudioFreq",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "I2S_AudioFreq",
        "location": {
          "column": "12",
          "line": "102",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_spi.h"
        },
        "name": "I2S_AudioFreq",
        "origin": "user_include",
        "scope": "_anonymous_stm32f10x_spi_h_87_9"
      },
      {
        "ID": "c:@SA@I2S_InitTypeDef@FI@I2S_CPOL",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "I2S_CPOL",
        "location": {
          "column": "12",
          "line": "105",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_spi.h"
        },
        "name": "I2S_CPOL",
        "origin": "user_include",
        "scope": "_anonymous_stm32f10x_spi_h_87_9"
      },
      {
        "ID": "c:@T@I2S_InitTypeDef",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct I2S_InitTypeDef",
        "location": {
          "column": "2",
          "line": "107",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_spi.h"
        },
        "name": "I2S_InitTypeDef",
        "origin": "user_include",
        "scope": "_anonymous_stm32f10x_spi_h_87_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_spi.h@4881@macro@IS_SPI_ALL_PERIPH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_SPI_ALL_PERIPH",
    "location": {
      "column": "9",
      "line": "117",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_spi.h"
    },
    "name": "IS_SPI_ALL_PERIPH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_spi.h@5059@macro@IS_SPI_23_PERIPH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_SPI_23_PERIPH",
    "location": {
      "column": "9",
      "line": "121",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_spi.h"
    },
    "name": "IS_SPI_23_PERIPH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_spi.h@5228@macro@SPI_Direction_2Lines_FullDuplex",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_Direction_2Lines_FullDuplex",
    "location": {
      "column": "9",
      "line": "128",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_spi.h"
    },
    "name": "SPI_Direction_2Lines_FullDuplex",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_spi.h@5288@macro@SPI_Direction_2Lines_RxOnly",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_Direction_2Lines_RxOnly",
    "location": {
      "column": "9",
      "line": "129",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_spi.h"
    },
    "name": "SPI_Direction_2Lines_RxOnly",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_spi.h@5348@macro@SPI_Direction_1Line_Rx",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_Direction_1Line_Rx",
    "location": {
      "column": "9",
      "line": "130",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_spi.h"
    },
    "name": "SPI_Direction_1Line_Rx",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_spi.h@5408@macro@SPI_Direction_1Line_Tx",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_Direction_1Line_Tx",
    "location": {
      "column": "9",
      "line": "131",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_spi.h"
    },
    "name": "SPI_Direction_1Line_Tx",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_spi.h@5468@macro@IS_SPI_DIRECTION_MODE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_SPI_DIRECTION_MODE",
    "location": {
      "column": "9",
      "line": "132",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_spi.h"
    },
    "name": "IS_SPI_DIRECTION_MODE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_spi.h@5852@macro@SPI_Mode_Master",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_Mode_Master",
    "location": {
      "column": "9",
      "line": "144",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_spi.h"
    },
    "name": "SPI_Mode_Master",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_spi.h@5912@macro@SPI_Mode_Slave",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_Mode_Slave",
    "location": {
      "column": "9",
      "line": "145",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_spi.h"
    },
    "name": "SPI_Mode_Slave",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_spi.h@5972@macro@IS_SPI_MODE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_SPI_MODE",
    "location": {
      "column": "9",
      "line": "146",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_spi.h"
    },
    "name": "IS_SPI_MODE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_spi.h@6156@macro@SPI_DataSize_16b",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_DataSize_16b",
    "location": {
      "column": "9",
      "line": "156",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_spi.h"
    },
    "name": "SPI_DataSize_16b",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_spi.h@6216@macro@SPI_DataSize_8b",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_DataSize_8b",
    "location": {
      "column": "9",
      "line": "157",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_spi.h"
    },
    "name": "SPI_DataSize_8b",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_spi.h@6276@macro@IS_SPI_DATASIZE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_SPI_DATASIZE",
    "location": {
      "column": "9",
      "line": "158",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_spi.h"
    },
    "name": "IS_SPI_DATASIZE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_spi.h@6492@macro@SPI_CPOL_Low",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CPOL_Low",
    "location": {
      "column": "9",
      "line": "168",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_spi.h"
    },
    "name": "SPI_CPOL_Low",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_spi.h@6552@macro@SPI_CPOL_High",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CPOL_High",
    "location": {
      "column": "9",
      "line": "169",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_spi.h"
    },
    "name": "SPI_CPOL_High",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_spi.h@6612@macro@IS_SPI_CPOL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_SPI_CPOL",
    "location": {
      "column": "9",
      "line": "170",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_spi.h"
    },
    "name": "IS_SPI_CPOL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_spi.h@6794@macro@SPI_CPHA_1Edge",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CPHA_1Edge",
    "location": {
      "column": "9",
      "line": "180",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_spi.h"
    },
    "name": "SPI_CPHA_1Edge",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_spi.h@6854@macro@SPI_CPHA_2Edge",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CPHA_2Edge",
    "location": {
      "column": "9",
      "line": "181",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_spi.h"
    },
    "name": "SPI_CPHA_2Edge",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_spi.h@6914@macro@IS_SPI_CPHA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_SPI_CPHA",
    "location": {
      "column": "9",
      "line": "182",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_spi.h"
    },
    "name": "IS_SPI_CPHA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_spi.h@7111@macro@SPI_NSS_Soft",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_NSS_Soft",
    "location": {
      "column": "9",
      "line": "192",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_spi.h"
    },
    "name": "SPI_NSS_Soft",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_spi.h@7171@macro@SPI_NSS_Hard",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_NSS_Hard",
    "location": {
      "column": "9",
      "line": "193",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_spi.h"
    },
    "name": "SPI_NSS_Hard",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_spi.h@7231@macro@IS_SPI_NSS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_SPI_NSS",
    "location": {
      "column": "9",
      "line": "194",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_spi.h"
    },
    "name": "IS_SPI_NSS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_spi.h@7414@macro@SPI_BaudRatePrescaler_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_BaudRatePrescaler_2",
    "location": {
      "column": "9",
      "line": "204",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_spi.h"
    },
    "name": "SPI_BaudRatePrescaler_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_spi.h@7474@macro@SPI_BaudRatePrescaler_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_BaudRatePrescaler_4",
    "location": {
      "column": "9",
      "line": "205",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_spi.h"
    },
    "name": "SPI_BaudRatePrescaler_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_spi.h@7534@macro@SPI_BaudRatePrescaler_8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_BaudRatePrescaler_8",
    "location": {
      "column": "9",
      "line": "206",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_spi.h"
    },
    "name": "SPI_BaudRatePrescaler_8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_spi.h@7594@macro@SPI_BaudRatePrescaler_16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_BaudRatePrescaler_16",
    "location": {
      "column": "9",
      "line": "207",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_spi.h"
    },
    "name": "SPI_BaudRatePrescaler_16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_spi.h@7654@macro@SPI_BaudRatePrescaler_32",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_BaudRatePrescaler_32",
    "location": {
      "column": "9",
      "line": "208",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_spi.h"
    },
    "name": "SPI_BaudRatePrescaler_32",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_spi.h@7714@macro@SPI_BaudRatePrescaler_64",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_BaudRatePrescaler_64",
    "location": {
      "column": "9",
      "line": "209",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_spi.h"
    },
    "name": "SPI_BaudRatePrescaler_64",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_spi.h@7774@macro@SPI_BaudRatePrescaler_128",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_BaudRatePrescaler_128",
    "location": {
      "column": "9",
      "line": "210",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_spi.h"
    },
    "name": "SPI_BaudRatePrescaler_128",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_spi.h@7834@macro@SPI_BaudRatePrescaler_256",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_BaudRatePrescaler_256",
    "location": {
      "column": "9",
      "line": "211",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_spi.h"
    },
    "name": "SPI_BaudRatePrescaler_256",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_spi.h@7894@macro@IS_SPI_BAUDRATE_PRESCALER",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_SPI_BAUDRATE_PRESCALER",
    "location": {
      "column": "9",
      "line": "212",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_spi.h"
    },
    "name": "IS_SPI_BAUDRATE_PRESCALER",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_spi.h@8720@macro@SPI_FirstBit_MSB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_FirstBit_MSB",
    "location": {
      "column": "9",
      "line": "228",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_spi.h"
    },
    "name": "SPI_FirstBit_MSB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_spi.h@8780@macro@SPI_FirstBit_LSB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_FirstBit_LSB",
    "location": {
      "column": "9",
      "line": "229",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_spi.h"
    },
    "name": "SPI_FirstBit_LSB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_spi.h@8840@macro@IS_SPI_FIRST_BIT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_SPI_FIRST_BIT",
    "location": {
      "column": "9",
      "line": "230",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_spi.h"
    },
    "name": "IS_SPI_FIRST_BIT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_spi.h@9028@macro@I2S_Mode_SlaveTx",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2S_Mode_SlaveTx",
    "location": {
      "column": "9",
      "line": "240",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_spi.h"
    },
    "name": "I2S_Mode_SlaveTx",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_spi.h@9088@macro@I2S_Mode_SlaveRx",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2S_Mode_SlaveRx",
    "location": {
      "column": "9",
      "line": "241",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_spi.h"
    },
    "name": "I2S_Mode_SlaveRx",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_spi.h@9148@macro@I2S_Mode_MasterTx",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2S_Mode_MasterTx",
    "location": {
      "column": "9",
      "line": "242",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_spi.h"
    },
    "name": "I2S_Mode_MasterTx",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_spi.h@9208@macro@I2S_Mode_MasterRx",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2S_Mode_MasterRx",
    "location": {
      "column": "9",
      "line": "243",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_spi.h"
    },
    "name": "I2S_Mode_MasterRx",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_spi.h@9268@macro@IS_I2S_MODE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_I2S_MODE",
    "location": {
      "column": "9",
      "line": "244",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_spi.h"
    },
    "name": "IS_I2S_MODE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_spi.h@9581@macro@I2S_Standard_Phillips",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2S_Standard_Phillips",
    "location": {
      "column": "9",
      "line": "256",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_spi.h"
    },
    "name": "I2S_Standard_Phillips",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_spi.h@9641@macro@I2S_Standard_MSB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2S_Standard_MSB",
    "location": {
      "column": "9",
      "line": "257",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_spi.h"
    },
    "name": "I2S_Standard_MSB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_spi.h@9701@macro@I2S_Standard_LSB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2S_Standard_LSB",
    "location": {
      "column": "9",
      "line": "258",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_spi.h"
    },
    "name": "I2S_Standard_LSB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_spi.h@9761@macro@I2S_Standard_PCMShort",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2S_Standard_PCMShort",
    "location": {
      "column": "9",
      "line": "259",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_spi.h"
    },
    "name": "I2S_Standard_PCMShort",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_spi.h@9821@macro@I2S_Standard_PCMLong",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2S_Standard_PCMLong",
    "location": {
      "column": "9",
      "line": "260",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_spi.h"
    },
    "name": "I2S_Standard_PCMLong",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_spi.h@9881@macro@IS_I2S_STANDARD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_I2S_STANDARD",
    "location": {
      "column": "9",
      "line": "261",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_spi.h"
    },
    "name": "IS_I2S_STANDARD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_spi.h@10330@macro@I2S_DataFormat_16b",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2S_DataFormat_16b",
    "location": {
      "column": "9",
      "line": "274",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_spi.h"
    },
    "name": "I2S_DataFormat_16b",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_spi.h@10390@macro@I2S_DataFormat_16bextended",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2S_DataFormat_16bextended",
    "location": {
      "column": "9",
      "line": "275",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_spi.h"
    },
    "name": "I2S_DataFormat_16bextended",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_spi.h@10450@macro@I2S_DataFormat_24b",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2S_DataFormat_24b",
    "location": {
      "column": "9",
      "line": "276",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_spi.h"
    },
    "name": "I2S_DataFormat_24b",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_spi.h@10510@macro@I2S_DataFormat_32b",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2S_DataFormat_32b",
    "location": {
      "column": "9",
      "line": "277",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_spi.h"
    },
    "name": "I2S_DataFormat_32b",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_spi.h@10570@macro@IS_I2S_DATA_FORMAT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_I2S_DATA_FORMAT",
    "location": {
      "column": "9",
      "line": "278",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_spi.h"
    },
    "name": "IS_I2S_DATA_FORMAT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_spi.h@10944@macro@I2S_MCLKOutput_Enable",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2S_MCLKOutput_Enable",
    "location": {
      "column": "9",
      "line": "290",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_spi.h"
    },
    "name": "I2S_MCLKOutput_Enable",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_spi.h@11004@macro@I2S_MCLKOutput_Disable",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2S_MCLKOutput_Disable",
    "location": {
      "column": "9",
      "line": "291",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_spi.h"
    },
    "name": "I2S_MCLKOutput_Disable",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_spi.h@11064@macro@IS_I2S_MCLK_OUTPUT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_I2S_MCLK_OUTPUT",
    "location": {
      "column": "9",
      "line": "292",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_spi.h"
    },
    "name": "IS_I2S_MCLK_OUTPUT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_spi.h@11290@macro@I2S_AudioFreq_192k",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2S_AudioFreq_192k",
    "location": {
      "column": "9",
      "line": "302",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_spi.h"
    },
    "name": "I2S_AudioFreq_192k",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_spi.h@11351@macro@I2S_AudioFreq_96k",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2S_AudioFreq_96k",
    "location": {
      "column": "9",
      "line": "303",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_spi.h"
    },
    "name": "I2S_AudioFreq_96k",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_spi.h@11411@macro@I2S_AudioFreq_48k",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2S_AudioFreq_48k",
    "location": {
      "column": "9",
      "line": "304",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_spi.h"
    },
    "name": "I2S_AudioFreq_48k",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_spi.h@11471@macro@I2S_AudioFreq_44k",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2S_AudioFreq_44k",
    "location": {
      "column": "9",
      "line": "305",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_spi.h"
    },
    "name": "I2S_AudioFreq_44k",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_spi.h@11531@macro@I2S_AudioFreq_32k",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2S_AudioFreq_32k",
    "location": {
      "column": "9",
      "line": "306",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_spi.h"
    },
    "name": "I2S_AudioFreq_32k",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_spi.h@11591@macro@I2S_AudioFreq_22k",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2S_AudioFreq_22k",
    "location": {
      "column": "9",
      "line": "307",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_spi.h"
    },
    "name": "I2S_AudioFreq_22k",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_spi.h@11651@macro@I2S_AudioFreq_16k",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2S_AudioFreq_16k",
    "location": {
      "column": "9",
      "line": "308",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_spi.h"
    },
    "name": "I2S_AudioFreq_16k",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_spi.h@11711@macro@I2S_AudioFreq_11k",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2S_AudioFreq_11k",
    "location": {
      "column": "9",
      "line": "309",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_spi.h"
    },
    "name": "I2S_AudioFreq_11k",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_spi.h@11771@macro@I2S_AudioFreq_8k",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2S_AudioFreq_8k",
    "location": {
      "column": "9",
      "line": "310",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_spi.h"
    },
    "name": "I2S_AudioFreq_8k",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_spi.h@11830@macro@I2S_AudioFreq_Default",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2S_AudioFreq_Default",
    "location": {
      "column": "9",
      "line": "311",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_spi.h"
    },
    "name": "I2S_AudioFreq_Default",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_spi.h@11888@macro@IS_I2S_AUDIO_FREQ",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_I2S_AUDIO_FREQ",
    "location": {
      "column": "9",
      "line": "313",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_spi.h"
    },
    "name": "IS_I2S_AUDIO_FREQ",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_spi.h@12171@macro@I2S_CPOL_Low",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2S_CPOL_Low",
    "location": {
      "column": "9",
      "line": "324",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_spi.h"
    },
    "name": "I2S_CPOL_Low",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_spi.h@12231@macro@I2S_CPOL_High",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2S_CPOL_High",
    "location": {
      "column": "9",
      "line": "325",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_spi.h"
    },
    "name": "I2S_CPOL_High",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_spi.h@12291@macro@IS_I2S_CPOL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_I2S_CPOL",
    "location": {
      "column": "9",
      "line": "326",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_spi.h"
    },
    "name": "IS_I2S_CPOL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_spi.h@12487@macro@SPI_I2S_DMAReq_Tx",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_I2S_DMAReq_Tx",
    "location": {
      "column": "9",
      "line": "336",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_spi.h"
    },
    "name": "SPI_I2S_DMAReq_Tx",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_spi.h@12547@macro@SPI_I2S_DMAReq_Rx",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_I2S_DMAReq_Rx",
    "location": {
      "column": "9",
      "line": "337",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_spi.h"
    },
    "name": "SPI_I2S_DMAReq_Rx",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_spi.h@12607@macro@IS_SPI_I2S_DMAREQ",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_SPI_I2S_DMAREQ",
    "location": {
      "column": "9",
      "line": "338",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_spi.h"
    },
    "name": "IS_SPI_I2S_DMAREQ",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_spi.h@12796@macro@SPI_NSSInternalSoft_Set",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_NSSInternalSoft_Set",
    "location": {
      "column": "9",
      "line": "347",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_spi.h"
    },
    "name": "SPI_NSSInternalSoft_Set",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_spi.h@12856@macro@SPI_NSSInternalSoft_Reset",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_NSSInternalSoft_Reset",
    "location": {
      "column": "9",
      "line": "348",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_spi.h"
    },
    "name": "SPI_NSSInternalSoft_Reset",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_spi.h@12916@macro@IS_SPI_NSS_INTERNAL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_SPI_NSS_INTERNAL",
    "location": {
      "column": "9",
      "line": "349",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_spi.h"
    },
    "name": "IS_SPI_NSS_INTERNAL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_spi.h@13162@macro@SPI_CRC_Tx",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CRC_Tx",
    "location": {
      "column": "9",
      "line": "359",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_spi.h"
    },
    "name": "SPI_CRC_Tx",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_spi.h@13219@macro@SPI_CRC_Rx",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CRC_Rx",
    "location": {
      "column": "9",
      "line": "360",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_spi.h"
    },
    "name": "SPI_CRC_Rx",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_spi.h@13276@macro@IS_SPI_CRC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_SPI_CRC",
    "location": {
      "column": "9",
      "line": "361",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_spi.h"
    },
    "name": "IS_SPI_CRC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_spi.h@13434@macro@SPI_Direction_Rx",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_Direction_Rx",
    "location": {
      "column": "9",
      "line": "370",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_spi.h"
    },
    "name": "SPI_Direction_Rx",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_spi.h@13494@macro@SPI_Direction_Tx",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_Direction_Tx",
    "location": {
      "column": "9",
      "line": "371",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_spi.h"
    },
    "name": "SPI_Direction_Tx",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_spi.h@13554@macro@IS_SPI_DIRECTION",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_SPI_DIRECTION",
    "location": {
      "column": "9",
      "line": "372",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_spi.h"
    },
    "name": "IS_SPI_DIRECTION",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_spi.h@13787@macro@SPI_I2S_IT_TXE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_I2S_IT_TXE",
    "location": {
      "column": "9",
      "line": "382",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_spi.h"
    },
    "name": "SPI_I2S_IT_TXE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_spi.h@13844@macro@SPI_I2S_IT_RXNE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_I2S_IT_RXNE",
    "location": {
      "column": "9",
      "line": "383",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_spi.h"
    },
    "name": "SPI_I2S_IT_RXNE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_spi.h@13901@macro@SPI_I2S_IT_ERR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_I2S_IT_ERR",
    "location": {
      "column": "9",
      "line": "384",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_spi.h"
    },
    "name": "SPI_I2S_IT_ERR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_spi.h@13958@macro@IS_SPI_I2S_CONFIG_IT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_SPI_I2S_CONFIG_IT",
    "location": {
      "column": "9",
      "line": "385",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_spi.h"
    },
    "name": "IS_SPI_I2S_CONFIG_IT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_spi.h@14148@macro@SPI_I2S_IT_OVR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_I2S_IT_OVR",
    "location": {
      "column": "9",
      "line": "388",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_spi.h"
    },
    "name": "SPI_I2S_IT_OVR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_spi.h@14205@macro@SPI_IT_MODF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_IT_MODF",
    "location": {
      "column": "9",
      "line": "389",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_spi.h"
    },
    "name": "SPI_IT_MODF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_spi.h@14262@macro@SPI_IT_CRCERR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_IT_CRCERR",
    "location": {
      "column": "9",
      "line": "390",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_spi.h"
    },
    "name": "SPI_IT_CRCERR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_spi.h@14319@macro@I2S_IT_UDR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2S_IT_UDR",
    "location": {
      "column": "9",
      "line": "391",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_spi.h"
    },
    "name": "I2S_IT_UDR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_spi.h@14376@macro@IS_SPI_I2S_CLEAR_IT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_SPI_I2S_CLEAR_IT",
    "location": {
      "column": "9",
      "line": "392",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_spi.h"
    },
    "name": "IS_SPI_I2S_CLEAR_IT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_spi.h@14435@macro@IS_SPI_I2S_GET_IT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_SPI_I2S_GET_IT",
    "location": {
      "column": "9",
      "line": "393",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_spi.h"
    },
    "name": "IS_SPI_I2S_GET_IT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_spi.h@14772@macro@SPI_I2S_FLAG_RXNE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_I2S_FLAG_RXNE",
    "location": {
      "column": "9",
      "line": "404",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_spi.h"
    },
    "name": "SPI_I2S_FLAG_RXNE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_spi.h@14832@macro@SPI_I2S_FLAG_TXE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_I2S_FLAG_TXE",
    "location": {
      "column": "9",
      "line": "405",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_spi.h"
    },
    "name": "SPI_I2S_FLAG_TXE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_spi.h@14892@macro@I2S_FLAG_CHSIDE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2S_FLAG_CHSIDE",
    "location": {
      "column": "9",
      "line": "406",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_spi.h"
    },
    "name": "I2S_FLAG_CHSIDE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_spi.h@14952@macro@I2S_FLAG_UDR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2S_FLAG_UDR",
    "location": {
      "column": "9",
      "line": "407",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_spi.h"
    },
    "name": "I2S_FLAG_UDR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_spi.h@15012@macro@SPI_FLAG_CRCERR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_FLAG_CRCERR",
    "location": {
      "column": "9",
      "line": "408",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_spi.h"
    },
    "name": "SPI_FLAG_CRCERR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_spi.h@15072@macro@SPI_FLAG_MODF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_FLAG_MODF",
    "location": {
      "column": "9",
      "line": "409",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_spi.h"
    },
    "name": "SPI_FLAG_MODF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_spi.h@15132@macro@SPI_I2S_FLAG_OVR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_I2S_FLAG_OVR",
    "location": {
      "column": "9",
      "line": "410",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_spi.h"
    },
    "name": "SPI_I2S_FLAG_OVR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_spi.h@15192@macro@SPI_I2S_FLAG_BSY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_I2S_FLAG_BSY",
    "location": {
      "column": "9",
      "line": "411",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_spi.h"
    },
    "name": "SPI_I2S_FLAG_BSY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_spi.h@15252@macro@IS_SPI_I2S_CLEAR_FLAG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_SPI_I2S_CLEAR_FLAG",
    "location": {
      "column": "9",
      "line": "412",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_spi.h"
    },
    "name": "IS_SPI_I2S_CLEAR_FLAG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_spi.h@15319@macro@IS_SPI_I2S_GET_FLAG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_SPI_I2S_GET_FLAG",
    "location": {
      "column": "9",
      "line": "413",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_spi.h"
    },
    "name": "IS_SPI_I2S_GET_FLAG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_spi.h@15787@macro@IS_SPI_CRC_POLYNOMIAL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_SPI_CRC_POLYNOMIAL",
    "location": {
      "column": "9",
      "line": "425",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_spi.h"
    },
    "name": "IS_SPI_CRC_POLYNOMIAL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@SPI_I2S_DeInit",
    "What": "Function",
    "defdec": "Dec",
    "display": "void SPI_I2S_DeInit(SPI_TypeDef *)",
    "location": {
      "column": "6",
      "line": "446",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_spi.h"
    },
    "name": "SPI_I2S_DeInit",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@SPI_Init",
    "What": "Function",
    "defdec": "Dec",
    "display": "void SPI_Init(SPI_TypeDef *, SPI_InitTypeDef *)",
    "location": {
      "column": "6",
      "line": "447",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_spi.h"
    },
    "name": "SPI_Init",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@I2S_Init",
    "What": "Function",
    "defdec": "Dec",
    "display": "void I2S_Init(SPI_TypeDef *, I2S_InitTypeDef *)",
    "location": {
      "column": "6",
      "line": "448",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_spi.h"
    },
    "name": "I2S_Init",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@SPI_StructInit",
    "What": "Function",
    "defdec": "Dec",
    "display": "void SPI_StructInit(SPI_InitTypeDef *)",
    "location": {
      "column": "6",
      "line": "449",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_spi.h"
    },
    "name": "SPI_StructInit",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@I2S_StructInit",
    "What": "Function",
    "defdec": "Dec",
    "display": "void I2S_StructInit(I2S_InitTypeDef *)",
    "location": {
      "column": "6",
      "line": "450",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_spi.h"
    },
    "name": "I2S_StructInit",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@SPI_Cmd",
    "What": "Function",
    "defdec": "Dec",
    "display": "void SPI_Cmd(SPI_TypeDef *, FunctionalState)",
    "location": {
      "column": "6",
      "line": "451",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_spi.h"
    },
    "name": "SPI_Cmd",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@I2S_Cmd",
    "What": "Function",
    "defdec": "Dec",
    "display": "void I2S_Cmd(SPI_TypeDef *, FunctionalState)",
    "location": {
      "column": "6",
      "line": "452",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_spi.h"
    },
    "name": "I2S_Cmd",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@SPI_I2S_ITConfig",
    "What": "Function",
    "defdec": "Dec",
    "display": "void SPI_I2S_ITConfig(SPI_TypeDef *, uint8_t, FunctionalState)",
    "location": {
      "column": "6",
      "line": "453",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_spi.h"
    },
    "name": "SPI_I2S_ITConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@SPI_I2S_DMACmd",
    "What": "Function",
    "defdec": "Dec",
    "display": "void SPI_I2S_DMACmd(SPI_TypeDef *, uint16_t, FunctionalState)",
    "location": {
      "column": "6",
      "line": "454",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_spi.h"
    },
    "name": "SPI_I2S_DMACmd",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@SPI_I2S_SendData",
    "What": "Function",
    "defdec": "Dec",
    "display": "void SPI_I2S_SendData(SPI_TypeDef *, uint16_t)",
    "location": {
      "column": "6",
      "line": "455",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_spi.h"
    },
    "name": "SPI_I2S_SendData",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@SPI_I2S_ReceiveData",
    "What": "Function",
    "defdec": "Dec",
    "display": "uint16_t SPI_I2S_ReceiveData(SPI_TypeDef *)",
    "location": {
      "column": "10",
      "line": "456",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_spi.h"
    },
    "name": "SPI_I2S_ReceiveData",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@SPI_NSSInternalSoftwareConfig",
    "What": "Function",
    "defdec": "Dec",
    "display": "void SPI_NSSInternalSoftwareConfig(SPI_TypeDef *, uint16_t)",
    "location": {
      "column": "6",
      "line": "457",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_spi.h"
    },
    "name": "SPI_NSSInternalSoftwareConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@SPI_SSOutputCmd",
    "What": "Function",
    "defdec": "Dec",
    "display": "void SPI_SSOutputCmd(SPI_TypeDef *, FunctionalState)",
    "location": {
      "column": "6",
      "line": "458",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_spi.h"
    },
    "name": "SPI_SSOutputCmd",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@SPI_DataSizeConfig",
    "What": "Function",
    "defdec": "Dec",
    "display": "void SPI_DataSizeConfig(SPI_TypeDef *, uint16_t)",
    "location": {
      "column": "6",
      "line": "459",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_spi.h"
    },
    "name": "SPI_DataSizeConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@SPI_TransmitCRC",
    "What": "Function",
    "defdec": "Dec",
    "display": "void SPI_TransmitCRC(SPI_TypeDef *)",
    "location": {
      "column": "6",
      "line": "460",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_spi.h"
    },
    "name": "SPI_TransmitCRC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@SPI_CalculateCRC",
    "What": "Function",
    "defdec": "Dec",
    "display": "void SPI_CalculateCRC(SPI_TypeDef *, FunctionalState)",
    "location": {
      "column": "6",
      "line": "461",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_spi.h"
    },
    "name": "SPI_CalculateCRC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@SPI_GetCRC",
    "What": "Function",
    "defdec": "Dec",
    "display": "uint16_t SPI_GetCRC(SPI_TypeDef *, uint8_t)",
    "location": {
      "column": "10",
      "line": "462",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_spi.h"
    },
    "name": "SPI_GetCRC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@SPI_GetCRCPolynomial",
    "What": "Function",
    "defdec": "Dec",
    "display": "uint16_t SPI_GetCRCPolynomial(SPI_TypeDef *)",
    "location": {
      "column": "10",
      "line": "463",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_spi.h"
    },
    "name": "SPI_GetCRCPolynomial",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@SPI_BiDirectionalLineConfig",
    "What": "Function",
    "defdec": "Dec",
    "display": "void SPI_BiDirectionalLineConfig(SPI_TypeDef *, uint16_t)",
    "location": {
      "column": "6",
      "line": "464",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_spi.h"
    },
    "name": "SPI_BiDirectionalLineConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@SPI_I2S_GetFlagStatus",
    "What": "Function",
    "defdec": "Dec",
    "display": "FlagStatus SPI_I2S_GetFlagStatus(SPI_TypeDef *, uint16_t)",
    "location": {
      "column": "12",
      "line": "465",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_spi.h"
    },
    "name": "SPI_I2S_GetFlagStatus",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@SPI_I2S_ClearFlag",
    "What": "Function",
    "defdec": "Dec",
    "display": "void SPI_I2S_ClearFlag(SPI_TypeDef *, uint16_t)",
    "location": {
      "column": "6",
      "line": "466",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_spi.h"
    },
    "name": "SPI_I2S_ClearFlag",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@SPI_I2S_GetITStatus",
    "What": "Function",
    "defdec": "Dec",
    "display": "ITStatus SPI_I2S_GetITStatus(SPI_TypeDef *, uint8_t)",
    "location": {
      "column": "10",
      "line": "467",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_spi.h"
    },
    "name": "SPI_I2S_GetITStatus",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@SPI_I2S_ClearITPendingBit",
    "What": "Function",
    "defdec": "Dec",
    "display": "void SPI_I2S_ClearITPendingBit(SPI_TypeDef *, uint8_t)",
    "location": {
      "column": "6",
      "line": "468",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_spi.h"
    },
    "name": "SPI_I2S_ClearITPendingBit",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_usart.h@1175@macro@__STM32F10x_USART_H",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__STM32F10x_USART_H",
    "location": {
      "column": "9",
      "line": "25",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_usart.h"
    },
    "name": "__STM32F10x_USART_H",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@USART_InitTypeDef",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "50",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_usart.h"
    },
    "members": [
      {
        "ID": "c:@SA@USART_InitTypeDef@FI@USART_BaudRate",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "USART_BaudRate",
        "location": {
          "column": "12",
          "line": "52",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_usart.h"
        },
        "name": "USART_BaudRate",
        "origin": "user_include",
        "scope": "_anonymous_stm32f10x_usart_h_50_9"
      },
      {
        "ID": "c:@SA@USART_InitTypeDef@FI@USART_WordLength",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "USART_WordLength",
        "location": {
          "column": "12",
          "line": "57",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_usart.h"
        },
        "name": "USART_WordLength",
        "origin": "user_include",
        "scope": "_anonymous_stm32f10x_usart_h_50_9"
      },
      {
        "ID": "c:@SA@USART_InitTypeDef@FI@USART_StopBits",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "USART_StopBits",
        "location": {
          "column": "12",
          "line": "60",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_usart.h"
        },
        "name": "USART_StopBits",
        "origin": "user_include",
        "scope": "_anonymous_stm32f10x_usart_h_50_9"
      },
      {
        "ID": "c:@SA@USART_InitTypeDef@FI@USART_Parity",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "USART_Parity",
        "location": {
          "column": "12",
          "line": "63",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_usart.h"
        },
        "name": "USART_Parity",
        "origin": "user_include",
        "scope": "_anonymous_stm32f10x_usart_h_50_9"
      },
      {
        "ID": "c:@SA@USART_InitTypeDef@FI@USART_Mode",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "USART_Mode",
        "location": {
          "column": "12",
          "line": "70",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_usart.h"
        },
        "name": "USART_Mode",
        "origin": "user_include",
        "scope": "_anonymous_stm32f10x_usart_h_50_9"
      },
      {
        "ID": "c:@SA@USART_InitTypeDef@FI@USART_HardwareFlowControl",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "USART_HardwareFlowControl",
        "location": {
          "column": "12",
          "line": "73",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_usart.h"
        },
        "name": "USART_HardwareFlowControl",
        "origin": "user_include",
        "scope": "_anonymous_stm32f10x_usart_h_50_9"
      },
      {
        "ID": "c:@T@USART_InitTypeDef",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct USART_InitTypeDef",
        "location": {
          "column": "3",
          "line": "76",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_usart.h"
        },
        "name": "USART_InitTypeDef",
        "origin": "user_include",
        "scope": "_anonymous_stm32f10x_usart_h_50_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@USART_ClockInitTypeDef",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "82",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_usart.h"
    },
    "members": [
      {
        "ID": "c:@SA@USART_ClockInitTypeDef@FI@USART_Clock",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "USART_Clock",
        "location": {
          "column": "12",
          "line": "85",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_usart.h"
        },
        "name": "USART_Clock",
        "origin": "user_include",
        "scope": "_anonymous_stm32f10x_usart_h_82_9"
      },
      {
        "ID": "c:@SA@USART_ClockInitTypeDef@FI@USART_CPOL",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "USART_CPOL",
        "location": {
          "column": "12",
          "line": "88",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_usart.h"
        },
        "name": "USART_CPOL",
        "origin": "user_include",
        "scope": "_anonymous_stm32f10x_usart_h_82_9"
      },
      {
        "ID": "c:@SA@USART_ClockInitTypeDef@FI@USART_CPHA",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "USART_CPHA",
        "location": {
          "column": "12",
          "line": "91",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_usart.h"
        },
        "name": "USART_CPHA",
        "origin": "user_include",
        "scope": "_anonymous_stm32f10x_usart_h_82_9"
      },
      {
        "ID": "c:@SA@USART_ClockInitTypeDef@FI@USART_LastBit",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "USART_LastBit",
        "location": {
          "column": "12",
          "line": "94",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_usart.h"
        },
        "name": "USART_LastBit",
        "origin": "user_include",
        "scope": "_anonymous_stm32f10x_usart_h_82_9"
      },
      {
        "ID": "c:@T@USART_ClockInitTypeDef",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct USART_ClockInitTypeDef",
        "location": {
          "column": "3",
          "line": "97",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_usart.h"
        },
        "name": "USART_ClockInitTypeDef",
        "origin": "user_include",
        "scope": "_anonymous_stm32f10x_usart_h_82_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_usart.h@4584@macro@IS_USART_ALL_PERIPH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_USART_ALL_PERIPH",
    "location": {
      "column": "9",
      "line": "107",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_usart.h"
    },
    "name": "IS_USART_ALL_PERIPH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_usart.h@4900@macro@IS_USART_123_PERIPH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_USART_123_PERIPH",
    "location": {
      "column": "9",
      "line": "113",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_usart.h"
    },
    "name": "IS_USART_123_PERIPH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_usart.h@5090@macro@IS_USART_1234_PERIPH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_USART_1234_PERIPH",
    "location": {
      "column": "9",
      "line": "117",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_usart.h"
    },
    "name": "IS_USART_1234_PERIPH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_usart.h@5398@macro@USART_WordLength_8b",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_WordLength_8b",
    "location": {
      "column": "9",
      "line": "125",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_usart.h"
    },
    "name": "USART_WordLength_8b",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_usart.h@5463@macro@USART_WordLength_9b",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_WordLength_9b",
    "location": {
      "column": "9",
      "line": "126",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_usart.h"
    },
    "name": "USART_WordLength_9b",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_usart.h@5566@macro@IS_USART_WORD_LENGTH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_USART_WORD_LENGTH",
    "location": {
      "column": "9",
      "line": "128",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_usart.h"
    },
    "name": "IS_USART_WORD_LENGTH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_usart.h@5791@macro@USART_StopBits_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_StopBits_1",
    "location": {
      "column": "9",
      "line": "138",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_usart.h"
    },
    "name": "USART_StopBits_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_usart.h@5856@macro@USART_StopBits_0_5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_StopBits_0_5",
    "location": {
      "column": "9",
      "line": "139",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_usart.h"
    },
    "name": "USART_StopBits_0_5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_usart.h@5921@macro@USART_StopBits_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_StopBits_2",
    "location": {
      "column": "9",
      "line": "140",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_usart.h"
    },
    "name": "USART_StopBits_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_usart.h@5986@macro@USART_StopBits_1_5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_StopBits_1_5",
    "location": {
      "column": "9",
      "line": "141",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_usart.h"
    },
    "name": "USART_StopBits_1_5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_usart.h@6051@macro@IS_USART_STOPBITS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_USART_STOPBITS",
    "location": {
      "column": "9",
      "line": "142",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_usart.h"
    },
    "name": "IS_USART_STOPBITS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_usart.h@6425@macro@USART_Parity_No",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_Parity_No",
    "location": {
      "column": "9",
      "line": "154",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_usart.h"
    },
    "name": "USART_Parity_No",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_usart.h@6490@macro@USART_Parity_Even",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_Parity_Even",
    "location": {
      "column": "9",
      "line": "155",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_usart.h"
    },
    "name": "USART_Parity_Even",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_usart.h@6555@macro@USART_Parity_Odd",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_Parity_Odd",
    "location": {
      "column": "9",
      "line": "156",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_usart.h"
    },
    "name": "USART_Parity_Odd",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_usart.h@6621@macro@IS_USART_PARITY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_USART_PARITY",
    "location": {
      "column": "9",
      "line": "157",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_usart.h"
    },
    "name": "IS_USART_PARITY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_usart.h@6895@macro@USART_Mode_Rx",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_Mode_Rx",
    "location": {
      "column": "9",
      "line": "168",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_usart.h"
    },
    "name": "USART_Mode_Rx",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_usart.h@6960@macro@USART_Mode_Tx",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_Mode_Tx",
    "location": {
      "column": "9",
      "line": "169",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_usart.h"
    },
    "name": "USART_Mode_Tx",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_usart.h@7025@macro@IS_USART_MODE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_USART_MODE",
    "location": {
      "column": "9",
      "line": "170",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_usart.h"
    },
    "name": "IS_USART_MODE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_usart.h@7205@macro@USART_HardwareFlowControl_None",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_HardwareFlowControl_None",
    "location": {
      "column": "9",
      "line": "178",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_usart.h"
    },
    "name": "USART_HardwareFlowControl_None",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_usart.h@7270@macro@USART_HardwareFlowControl_RTS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_HardwareFlowControl_RTS",
    "location": {
      "column": "9",
      "line": "179",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_usart.h"
    },
    "name": "USART_HardwareFlowControl_RTS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_usart.h@7335@macro@USART_HardwareFlowControl_CTS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_HardwareFlowControl_CTS",
    "location": {
      "column": "9",
      "line": "180",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_usart.h"
    },
    "name": "USART_HardwareFlowControl_CTS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_usart.h@7400@macro@USART_HardwareFlowControl_RTS_CTS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_HardwareFlowControl_RTS_CTS",
    "location": {
      "column": "9",
      "line": "181",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_usart.h"
    },
    "name": "USART_HardwareFlowControl_RTS_CTS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_usart.h@7465@macro@IS_USART_HARDWARE_FLOW_CONTROL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_USART_HARDWARE_FLOW_CONTROL",
    "location": {
      "column": "9",
      "line": "182",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_usart.h"
    },
    "name": "IS_USART_HARDWARE_FLOW_CONTROL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_usart.h@7909@macro@USART_Clock_Disable",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_Clock_Disable",
    "location": {
      "column": "9",
      "line": "194",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_usart.h"
    },
    "name": "USART_Clock_Disable",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_usart.h@7974@macro@USART_Clock_Enable",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_Clock_Enable",
    "location": {
      "column": "9",
      "line": "195",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_usart.h"
    },
    "name": "USART_Clock_Enable",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_usart.h@8039@macro@IS_USART_CLOCK",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_USART_CLOCK",
    "location": {
      "column": "9",
      "line": "196",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_usart.h"
    },
    "name": "IS_USART_CLOCK",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_usart.h@8251@macro@USART_CPOL_Low",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CPOL_Low",
    "location": {
      "column": "9",
      "line": "206",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_usart.h"
    },
    "name": "USART_CPOL_Low",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_usart.h@8316@macro@USART_CPOL_High",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CPOL_High",
    "location": {
      "column": "9",
      "line": "207",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_usart.h"
    },
    "name": "USART_CPOL_High",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_usart.h@8381@macro@IS_USART_CPOL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_USART_CPOL",
    "location": {
      "column": "9",
      "line": "208",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_usart.h"
    },
    "name": "IS_USART_CPOL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_usart.h@8543@macro@USART_CPHA_1Edge",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CPHA_1Edge",
    "location": {
      "column": "9",
      "line": "218",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_usart.h"
    },
    "name": "USART_CPHA_1Edge",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_usart.h@8608@macro@USART_CPHA_2Edge",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CPHA_2Edge",
    "location": {
      "column": "9",
      "line": "219",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_usart.h"
    },
    "name": "USART_CPHA_2Edge",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_usart.h@8673@macro@IS_USART_CPHA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_USART_CPHA",
    "location": {
      "column": "9",
      "line": "220",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_usart.h"
    },
    "name": "IS_USART_CPHA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_usart.h@8834@macro@USART_LastBit_Disable",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_LastBit_Disable",
    "location": {
      "column": "9",
      "line": "230",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_usart.h"
    },
    "name": "USART_LastBit_Disable",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_usart.h@8899@macro@USART_LastBit_Enable",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_LastBit_Enable",
    "location": {
      "column": "9",
      "line": "231",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_usart.h"
    },
    "name": "USART_LastBit_Enable",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_usart.h@8964@macro@IS_USART_LASTBIT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_USART_LASTBIT",
    "location": {
      "column": "9",
      "line": "232",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_usart.h"
    },
    "name": "IS_USART_LASTBIT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_usart.h@9198@macro@USART_IT_PE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_IT_PE",
    "location": {
      "column": "9",
      "line": "242",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_usart.h"
    },
    "name": "USART_IT_PE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_usart.h@9263@macro@USART_IT_TXE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_IT_TXE",
    "location": {
      "column": "9",
      "line": "243",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_usart.h"
    },
    "name": "USART_IT_TXE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_usart.h@9328@macro@USART_IT_TC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_IT_TC",
    "location": {
      "column": "9",
      "line": "244",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_usart.h"
    },
    "name": "USART_IT_TC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_usart.h@9393@macro@USART_IT_RXNE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_IT_RXNE",
    "location": {
      "column": "9",
      "line": "245",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_usart.h"
    },
    "name": "USART_IT_RXNE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_usart.h@9458@macro@USART_IT_IDLE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_IT_IDLE",
    "location": {
      "column": "9",
      "line": "246",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_usart.h"
    },
    "name": "USART_IT_IDLE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_usart.h@9523@macro@USART_IT_LBD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_IT_LBD",
    "location": {
      "column": "9",
      "line": "247",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_usart.h"
    },
    "name": "USART_IT_LBD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_usart.h@9588@macro@USART_IT_CTS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_IT_CTS",
    "location": {
      "column": "9",
      "line": "248",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_usart.h"
    },
    "name": "USART_IT_CTS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_usart.h@9653@macro@USART_IT_ERR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_IT_ERR",
    "location": {
      "column": "9",
      "line": "249",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_usart.h"
    },
    "name": "USART_IT_ERR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_usart.h@9718@macro@USART_IT_ORE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_IT_ORE",
    "location": {
      "column": "9",
      "line": "250",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_usart.h"
    },
    "name": "USART_IT_ORE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_usart.h@9783@macro@USART_IT_NE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_IT_NE",
    "location": {
      "column": "9",
      "line": "251",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_usart.h"
    },
    "name": "USART_IT_NE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_usart.h@9848@macro@USART_IT_FE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_IT_FE",
    "location": {
      "column": "9",
      "line": "252",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_usart.h"
    },
    "name": "USART_IT_FE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_usart.h@9913@macro@IS_USART_CONFIG_IT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_USART_CONFIG_IT",
    "location": {
      "column": "9",
      "line": "253",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_usart.h"
    },
    "name": "IS_USART_CONFIG_IT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_usart.h@10254@macro@IS_USART_GET_IT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_USART_GET_IT",
    "location": {
      "column": "9",
      "line": "257",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_usart.h"
    },
    "name": "IS_USART_GET_IT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_usart.h@10664@macro@IS_USART_CLEAR_IT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_USART_CLEAR_IT",
    "location": {
      "column": "9",
      "line": "262",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_usart.h"
    },
    "name": "IS_USART_CLEAR_IT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_usart.h@10904@macro@USART_DMAReq_Tx",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_DMAReq_Tx",
    "location": {
      "column": "9",
      "line": "272",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_usart.h"
    },
    "name": "USART_DMAReq_Tx",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_usart.h@10969@macro@USART_DMAReq_Rx",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_DMAReq_Rx",
    "location": {
      "column": "9",
      "line": "273",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_usart.h"
    },
    "name": "USART_DMAReq_Rx",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_usart.h@11034@macro@IS_USART_DMAREQ",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_USART_DMAREQ",
    "location": {
      "column": "9",
      "line": "274",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_usart.h"
    },
    "name": "IS_USART_DMAREQ",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_usart.h@11217@macro@USART_WakeUp_IdleLine",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_WakeUp_IdleLine",
    "location": {
      "column": "9",
      "line": "284",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_usart.h"
    },
    "name": "USART_WakeUp_IdleLine",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_usart.h@11282@macro@USART_WakeUp_AddressMark",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_WakeUp_AddressMark",
    "location": {
      "column": "9",
      "line": "285",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_usart.h"
    },
    "name": "USART_WakeUp_AddressMark",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_usart.h@11347@macro@IS_USART_WAKEUP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_USART_WAKEUP",
    "location": {
      "column": "9",
      "line": "286",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_usart.h"
    },
    "name": "IS_USART_WAKEUP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_usart.h@11584@macro@USART_LINBreakDetectLength_10b",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_LINBreakDetectLength_10b",
    "location": {
      "column": "9",
      "line": "296",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_usart.h"
    },
    "name": "USART_LINBreakDetectLength_10b",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_usart.h@11648@macro@USART_LINBreakDetectLength_11b",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_LINBreakDetectLength_11b",
    "location": {
      "column": "9",
      "line": "297",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_usart.h"
    },
    "name": "USART_LINBreakDetectLength_11b",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_usart.h@11712@macro@IS_USART_LIN_BREAK_DETECT_LENGTH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_USART_LIN_BREAK_DETECT_LENGTH",
    "location": {
      "column": "9",
      "line": "298",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_usart.h"
    },
    "name": "IS_USART_LIN_BREAK_DETECT_LENGTH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_usart.h@12000@macro@USART_IrDAMode_LowPower",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_IrDAMode_LowPower",
    "location": {
      "column": "9",
      "line": "309",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_usart.h"
    },
    "name": "USART_IrDAMode_LowPower",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_usart.h@12065@macro@USART_IrDAMode_Normal",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_IrDAMode_Normal",
    "location": {
      "column": "9",
      "line": "310",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_usart.h"
    },
    "name": "USART_IrDAMode_Normal",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_usart.h@12130@macro@IS_USART_IRDA_MODE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_USART_IRDA_MODE",
    "location": {
      "column": "9",
      "line": "311",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_usart.h"
    },
    "name": "IS_USART_IRDA_MODE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_usart.h@12342@macro@USART_FLAG_CTS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_FLAG_CTS",
    "location": {
      "column": "9",
      "line": "321",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_usart.h"
    },
    "name": "USART_FLAG_CTS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_usart.h@12407@macro@USART_FLAG_LBD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_FLAG_LBD",
    "location": {
      "column": "9",
      "line": "322",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_usart.h"
    },
    "name": "USART_FLAG_LBD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_usart.h@12472@macro@USART_FLAG_TXE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_FLAG_TXE",
    "location": {
      "column": "9",
      "line": "323",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_usart.h"
    },
    "name": "USART_FLAG_TXE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_usart.h@12537@macro@USART_FLAG_TC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_FLAG_TC",
    "location": {
      "column": "9",
      "line": "324",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_usart.h"
    },
    "name": "USART_FLAG_TC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_usart.h@12602@macro@USART_FLAG_RXNE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_FLAG_RXNE",
    "location": {
      "column": "9",
      "line": "325",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_usart.h"
    },
    "name": "USART_FLAG_RXNE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_usart.h@12667@macro@USART_FLAG_IDLE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_FLAG_IDLE",
    "location": {
      "column": "9",
      "line": "326",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_usart.h"
    },
    "name": "USART_FLAG_IDLE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_usart.h@12732@macro@USART_FLAG_ORE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_FLAG_ORE",
    "location": {
      "column": "9",
      "line": "327",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_usart.h"
    },
    "name": "USART_FLAG_ORE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_usart.h@12797@macro@USART_FLAG_NE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_FLAG_NE",
    "location": {
      "column": "9",
      "line": "328",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_usart.h"
    },
    "name": "USART_FLAG_NE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_usart.h@12862@macro@USART_FLAG_FE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_FLAG_FE",
    "location": {
      "column": "9",
      "line": "329",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_usart.h"
    },
    "name": "USART_FLAG_FE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_usart.h@12927@macro@USART_FLAG_PE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_FLAG_PE",
    "location": {
      "column": "9",
      "line": "330",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_usart.h"
    },
    "name": "USART_FLAG_PE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_usart.h@12992@macro@IS_USART_FLAG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_USART_FLAG",
    "location": {
      "column": "9",
      "line": "331",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_usart.h"
    },
    "name": "IS_USART_FLAG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_usart.h@13478@macro@IS_USART_CLEAR_FLAG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_USART_CLEAR_FLAG",
    "location": {
      "column": "9",
      "line": "337",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_usart.h"
    },
    "name": "IS_USART_CLEAR_FLAG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_usart.h@13583@macro@IS_USART_PERIPH_FLAG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_USART_PERIPH_FLAG",
    "location": {
      "column": "9",
      "line": "338",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_usart.h"
    },
    "name": "IS_USART_PERIPH_FLAG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_usart.h@13862@macro@IS_USART_BAUDRATE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_USART_BAUDRATE",
    "location": {
      "column": "9",
      "line": "341",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_usart.h"
    },
    "name": "IS_USART_BAUDRATE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_usart.h@13947@macro@IS_USART_ADDRESS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_USART_ADDRESS",
    "location": {
      "column": "9",
      "line": "342",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_usart.h"
    },
    "name": "IS_USART_ADDRESS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_usart.h@14001@macro@IS_USART_DATA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_USART_DATA",
    "location": {
      "column": "9",
      "line": "343",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_usart.h"
    },
    "name": "IS_USART_DATA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@USART_DeInit",
    "What": "Function",
    "defdec": "Dec",
    "display": "void USART_DeInit(USART_TypeDef *)",
    "location": {
      "column": "6",
      "line": "365",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_usart.h"
    },
    "name": "USART_DeInit",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@USART_Init",
    "What": "Function",
    "defdec": "Dec",
    "display": "void USART_Init(USART_TypeDef *, USART_InitTypeDef *)",
    "location": {
      "column": "6",
      "line": "366",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_usart.h"
    },
    "name": "USART_Init",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@USART_StructInit",
    "What": "Function",
    "defdec": "Dec",
    "display": "void USART_StructInit(USART_InitTypeDef *)",
    "location": {
      "column": "6",
      "line": "367",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_usart.h"
    },
    "name": "USART_StructInit",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@USART_ClockInit",
    "What": "Function",
    "defdec": "Dec",
    "display": "void USART_ClockInit(USART_TypeDef *, USART_ClockInitTypeDef *)",
    "location": {
      "column": "6",
      "line": "368",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_usart.h"
    },
    "name": "USART_ClockInit",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@USART_ClockStructInit",
    "What": "Function",
    "defdec": "Dec",
    "display": "void USART_ClockStructInit(USART_ClockInitTypeDef *)",
    "location": {
      "column": "6",
      "line": "369",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_usart.h"
    },
    "name": "USART_ClockStructInit",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@USART_Cmd",
    "What": "Function",
    "defdec": "Dec",
    "display": "void USART_Cmd(USART_TypeDef *, FunctionalState)",
    "location": {
      "column": "6",
      "line": "370",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_usart.h"
    },
    "name": "USART_Cmd",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@USART_ITConfig",
    "What": "Function",
    "defdec": "Dec",
    "display": "void USART_ITConfig(USART_TypeDef *, uint16_t, FunctionalState)",
    "location": {
      "column": "6",
      "line": "371",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_usart.h"
    },
    "name": "USART_ITConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@USART_DMACmd",
    "What": "Function",
    "defdec": "Dec",
    "display": "void USART_DMACmd(USART_TypeDef *, uint16_t, FunctionalState)",
    "location": {
      "column": "6",
      "line": "372",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_usart.h"
    },
    "name": "USART_DMACmd",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@USART_SetAddress",
    "What": "Function",
    "defdec": "Dec",
    "display": "void USART_SetAddress(USART_TypeDef *, uint8_t)",
    "location": {
      "column": "6",
      "line": "373",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_usart.h"
    },
    "name": "USART_SetAddress",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@USART_WakeUpConfig",
    "What": "Function",
    "defdec": "Dec",
    "display": "void USART_WakeUpConfig(USART_TypeDef *, uint16_t)",
    "location": {
      "column": "6",
      "line": "374",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_usart.h"
    },
    "name": "USART_WakeUpConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@USART_ReceiverWakeUpCmd",
    "What": "Function",
    "defdec": "Dec",
    "display": "void USART_ReceiverWakeUpCmd(USART_TypeDef *, FunctionalState)",
    "location": {
      "column": "6",
      "line": "375",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_usart.h"
    },
    "name": "USART_ReceiverWakeUpCmd",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@USART_LINBreakDetectLengthConfig",
    "What": "Function",
    "defdec": "Dec",
    "display": "void USART_LINBreakDetectLengthConfig(USART_TypeDef *, uint16_t)",
    "location": {
      "column": "6",
      "line": "376",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_usart.h"
    },
    "name": "USART_LINBreakDetectLengthConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@USART_LINCmd",
    "What": "Function",
    "defdec": "Dec",
    "display": "void USART_LINCmd(USART_TypeDef *, FunctionalState)",
    "location": {
      "column": "6",
      "line": "377",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_usart.h"
    },
    "name": "USART_LINCmd",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@USART_SendData",
    "What": "Function",
    "defdec": "Dec",
    "display": "void USART_SendData(USART_TypeDef *, uint16_t)",
    "location": {
      "column": "6",
      "line": "378",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_usart.h"
    },
    "name": "USART_SendData",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@USART_ReceiveData",
    "What": "Function",
    "defdec": "Dec",
    "display": "uint16_t USART_ReceiveData(USART_TypeDef *)",
    "location": {
      "column": "10",
      "line": "379",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_usart.h"
    },
    "name": "USART_ReceiveData",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@USART_SendBreak",
    "What": "Function",
    "defdec": "Dec",
    "display": "void USART_SendBreak(USART_TypeDef *)",
    "location": {
      "column": "6",
      "line": "380",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_usart.h"
    },
    "name": "USART_SendBreak",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@USART_SetGuardTime",
    "What": "Function",
    "defdec": "Dec",
    "display": "void USART_SetGuardTime(USART_TypeDef *, uint8_t)",
    "location": {
      "column": "6",
      "line": "381",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_usart.h"
    },
    "name": "USART_SetGuardTime",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@USART_SetPrescaler",
    "What": "Function",
    "defdec": "Dec",
    "display": "void USART_SetPrescaler(USART_TypeDef *, uint8_t)",
    "location": {
      "column": "6",
      "line": "382",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_usart.h"
    },
    "name": "USART_SetPrescaler",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@USART_SmartCardCmd",
    "What": "Function",
    "defdec": "Dec",
    "display": "void USART_SmartCardCmd(USART_TypeDef *, FunctionalState)",
    "location": {
      "column": "6",
      "line": "383",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_usart.h"
    },
    "name": "USART_SmartCardCmd",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@USART_SmartCardNACKCmd",
    "What": "Function",
    "defdec": "Dec",
    "display": "void USART_SmartCardNACKCmd(USART_TypeDef *, FunctionalState)",
    "location": {
      "column": "6",
      "line": "384",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_usart.h"
    },
    "name": "USART_SmartCardNACKCmd",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@USART_HalfDuplexCmd",
    "What": "Function",
    "defdec": "Dec",
    "display": "void USART_HalfDuplexCmd(USART_TypeDef *, FunctionalState)",
    "location": {
      "column": "6",
      "line": "385",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_usart.h"
    },
    "name": "USART_HalfDuplexCmd",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@USART_OverSampling8Cmd",
    "What": "Function",
    "defdec": "Dec",
    "display": "void USART_OverSampling8Cmd(USART_TypeDef *, FunctionalState)",
    "location": {
      "column": "6",
      "line": "386",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_usart.h"
    },
    "name": "USART_OverSampling8Cmd",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@USART_OneBitMethodCmd",
    "What": "Function",
    "defdec": "Dec",
    "display": "void USART_OneBitMethodCmd(USART_TypeDef *, FunctionalState)",
    "location": {
      "column": "6",
      "line": "387",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_usart.h"
    },
    "name": "USART_OneBitMethodCmd",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@USART_IrDAConfig",
    "What": "Function",
    "defdec": "Dec",
    "display": "void USART_IrDAConfig(USART_TypeDef *, uint16_t)",
    "location": {
      "column": "6",
      "line": "388",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_usart.h"
    },
    "name": "USART_IrDAConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@USART_IrDACmd",
    "What": "Function",
    "defdec": "Dec",
    "display": "void USART_IrDACmd(USART_TypeDef *, FunctionalState)",
    "location": {
      "column": "6",
      "line": "389",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_usart.h"
    },
    "name": "USART_IrDACmd",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@USART_GetFlagStatus",
    "What": "Function",
    "defdec": "Dec",
    "display": "FlagStatus USART_GetFlagStatus(USART_TypeDef *, uint16_t)",
    "location": {
      "column": "12",
      "line": "390",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_usart.h"
    },
    "name": "USART_GetFlagStatus",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@USART_ClearFlag",
    "What": "Function",
    "defdec": "Dec",
    "display": "void USART_ClearFlag(USART_TypeDef *, uint16_t)",
    "location": {
      "column": "6",
      "line": "391",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_usart.h"
    },
    "name": "USART_ClearFlag",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@USART_GetITStatus",
    "What": "Function",
    "defdec": "Dec",
    "display": "ITStatus USART_GetITStatus(USART_TypeDef *, uint16_t)",
    "location": {
      "column": "10",
      "line": "392",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_usart.h"
    },
    "name": "USART_GetITStatus",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@USART_ClearITPendingBit",
    "What": "Function",
    "defdec": "Dec",
    "display": "void USART_ClearITPendingBit(USART_TypeDef *, uint16_t)",
    "location": {
      "column": "6",
      "line": "393",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_usart.h"
    },
    "name": "USART_ClearITPendingBit",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_gpio.h@1172@macro@__STM32F10x_GPIO_H",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__STM32F10x_GPIO_H",
    "location": {
      "column": "9",
      "line": "25",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_gpio.h"
    },
    "name": "__STM32F10x_GPIO_H",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_gpio.h@1504@macro@IS_GPIO_ALL_PERIPH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_GPIO_ALL_PERIPH",
    "location": {
      "column": "9",
      "line": "46",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_gpio.h"
    },
    "name": "IS_GPIO_ALL_PERIPH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@EA@GPIOSpeed_TypeDef",
    "What": "Enum",
    "defdec": "Def",
    "display": "",
    "fields": [
      {
        "ID": "c:@EA@GPIOSpeed_TypeDef@GPIO_Speed_10MHz",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "GPIO_Speed_10MHz",
        "location": {
          "column": "3",
          "line": "60",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_gpio.h"
        },
        "name": "GPIO_Speed_10MHz",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@GPIOSpeed_TypeDef@GPIO_Speed_2MHz",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "GPIO_Speed_2MHz",
        "location": {
          "column": "3",
          "line": "61",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_gpio.h"
        },
        "name": "GPIO_Speed_2MHz",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@GPIOSpeed_TypeDef@GPIO_Speed_50MHz",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "GPIO_Speed_50MHz",
        "location": {
          "column": "3",
          "line": "62",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_gpio.h"
        },
        "name": "GPIO_Speed_50MHz",
        "origin": "user_include",
        "scope": null
      }
    ],
    "location": {
      "column": "9",
      "line": "58",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_gpio.h"
    },
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_gpio.h@2142@macro@IS_GPIO_SPEED",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_GPIO_SPEED",
    "location": {
      "column": "9",
      "line": "64",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_gpio.h"
    },
    "name": "IS_GPIO_SPEED",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@EA@GPIOMode_TypeDef",
    "What": "Enum",
    "defdec": "Def",
    "display": "",
    "fields": [
      {
        "ID": "c:@EA@GPIOMode_TypeDef@GPIO_Mode_AIN",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "GPIO_Mode_AIN",
        "location": {
          "column": "3",
          "line": "72",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_gpio.h"
        },
        "name": "GPIO_Mode_AIN",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@GPIOMode_TypeDef@GPIO_Mode_IN_FLOATING",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "GPIO_Mode_IN_FLOATING",
        "location": {
          "column": "3",
          "line": "73",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_gpio.h"
        },
        "name": "GPIO_Mode_IN_FLOATING",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@GPIOMode_TypeDef@GPIO_Mode_IPD",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "GPIO_Mode_IPD",
        "location": {
          "column": "3",
          "line": "74",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_gpio.h"
        },
        "name": "GPIO_Mode_IPD",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@GPIOMode_TypeDef@GPIO_Mode_IPU",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "GPIO_Mode_IPU",
        "location": {
          "column": "3",
          "line": "75",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_gpio.h"
        },
        "name": "GPIO_Mode_IPU",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@GPIOMode_TypeDef@GPIO_Mode_Out_OD",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "GPIO_Mode_Out_OD",
        "location": {
          "column": "3",
          "line": "76",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_gpio.h"
        },
        "name": "GPIO_Mode_Out_OD",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@GPIOMode_TypeDef@GPIO_Mode_Out_PP",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "GPIO_Mode_Out_PP",
        "location": {
          "column": "3",
          "line": "77",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_gpio.h"
        },
        "name": "GPIO_Mode_Out_PP",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@GPIOMode_TypeDef@GPIO_Mode_AF_OD",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "GPIO_Mode_AF_OD",
        "location": {
          "column": "3",
          "line": "78",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_gpio.h"
        },
        "name": "GPIO_Mode_AF_OD",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@GPIOMode_TypeDef@GPIO_Mode_AF_PP",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "GPIO_Mode_AF_PP",
        "location": {
          "column": "3",
          "line": "79",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_gpio.h"
        },
        "name": "GPIO_Mode_AF_PP",
        "origin": "user_include",
        "scope": null
      }
    ],
    "location": {
      "column": "9",
      "line": "71",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_gpio.h"
    },
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_gpio.h@2616@macro@IS_GPIO_MODE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_GPIO_MODE",
    "location": {
      "column": "9",
      "line": "82",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_gpio.h"
    },
    "name": "IS_GPIO_MODE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@GPIO_InitTypeDef",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "91",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_gpio.h"
    },
    "members": [
      {
        "ID": "c:@SA@GPIO_InitTypeDef@FI@GPIO_Pin",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "GPIO_Pin",
        "location": {
          "column": "12",
          "line": "93",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_gpio.h"
        },
        "name": "GPIO_Pin",
        "origin": "user_include",
        "scope": "_anonymous_stm32f10x_gpio_h_91_9"
      },
      {
        "ID": "c:@SA@GPIO_InitTypeDef@FI@GPIO_Speed",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "GPIO_Speed",
        "location": {
          "column": "21",
          "line": "96",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_gpio.h"
        },
        "name": "GPIO_Speed",
        "origin": "user_include",
        "scope": "_anonymous_stm32f10x_gpio_h_91_9"
      },
      {
        "ID": "c:@SA@GPIO_InitTypeDef@FI@GPIO_Mode",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "GPIO_Mode",
        "location": {
          "column": "20",
          "line": "99",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_gpio.h"
        },
        "name": "GPIO_Mode",
        "origin": "user_include",
        "scope": "_anonymous_stm32f10x_gpio_h_91_9"
      },
      {
        "ID": "c:@T@GPIO_InitTypeDef",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct GPIO_InitTypeDef",
        "location": {
          "column": "2",
          "line": "101",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_gpio.h"
        },
        "name": "GPIO_InitTypeDef",
        "origin": "user_include",
        "scope": "_anonymous_stm32f10x_gpio_h_91_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@EA@BitAction",
    "What": "Enum",
    "defdec": "Def",
    "display": "",
    "fields": [
      {
        "ID": "c:@EA@BitAction@Bit_RESET",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "Bit_RESET",
        "location": {
          "column": "3",
          "line": "109",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_gpio.h"
        },
        "name": "Bit_RESET",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@BitAction@Bit_SET",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "Bit_SET",
        "location": {
          "column": "3",
          "line": "110",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_gpio.h"
        },
        "name": "Bit_SET",
        "origin": "user_include",
        "scope": null
      }
    ],
    "location": {
      "column": "9",
      "line": "108",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_gpio.h"
    },
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_gpio.h@3764@macro@IS_GPIO_BIT_ACTION",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_GPIO_BIT_ACTION",
    "location": {
      "column": "9",
      "line": "113",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_gpio.h"
    },
    "name": "IS_GPIO_BIT_ACTION",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_gpio.h@3978@macro@GPIO_Pin_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_Pin_0",
    "location": {
      "column": "9",
      "line": "127",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_gpio.h"
    },
    "name": "GPIO_Pin_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_gpio.h@4057@macro@GPIO_Pin_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_Pin_1",
    "location": {
      "column": "9",
      "line": "128",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_gpio.h"
    },
    "name": "GPIO_Pin_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_gpio.h@4136@macro@GPIO_Pin_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_Pin_2",
    "location": {
      "column": "9",
      "line": "129",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_gpio.h"
    },
    "name": "GPIO_Pin_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_gpio.h@4215@macro@GPIO_Pin_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_Pin_3",
    "location": {
      "column": "9",
      "line": "130",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_gpio.h"
    },
    "name": "GPIO_Pin_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_gpio.h@4294@macro@GPIO_Pin_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_Pin_4",
    "location": {
      "column": "9",
      "line": "131",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_gpio.h"
    },
    "name": "GPIO_Pin_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_gpio.h@4373@macro@GPIO_Pin_5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_Pin_5",
    "location": {
      "column": "9",
      "line": "132",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_gpio.h"
    },
    "name": "GPIO_Pin_5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_gpio.h@4452@macro@GPIO_Pin_6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_Pin_6",
    "location": {
      "column": "9",
      "line": "133",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_gpio.h"
    },
    "name": "GPIO_Pin_6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_gpio.h@4531@macro@GPIO_Pin_7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_Pin_7",
    "location": {
      "column": "9",
      "line": "134",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_gpio.h"
    },
    "name": "GPIO_Pin_7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_gpio.h@4610@macro@GPIO_Pin_8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_Pin_8",
    "location": {
      "column": "9",
      "line": "135",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_gpio.h"
    },
    "name": "GPIO_Pin_8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_gpio.h@4689@macro@GPIO_Pin_9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_Pin_9",
    "location": {
      "column": "9",
      "line": "136",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_gpio.h"
    },
    "name": "GPIO_Pin_9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_gpio.h@4768@macro@GPIO_Pin_10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_Pin_10",
    "location": {
      "column": "9",
      "line": "137",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_gpio.h"
    },
    "name": "GPIO_Pin_10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_gpio.h@4848@macro@GPIO_Pin_11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_Pin_11",
    "location": {
      "column": "9",
      "line": "138",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_gpio.h"
    },
    "name": "GPIO_Pin_11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_gpio.h@4928@macro@GPIO_Pin_12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_Pin_12",
    "location": {
      "column": "9",
      "line": "139",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_gpio.h"
    },
    "name": "GPIO_Pin_12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_gpio.h@5008@macro@GPIO_Pin_13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_Pin_13",
    "location": {
      "column": "9",
      "line": "140",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_gpio.h"
    },
    "name": "GPIO_Pin_13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_gpio.h@5088@macro@GPIO_Pin_14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_Pin_14",
    "location": {
      "column": "9",
      "line": "141",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_gpio.h"
    },
    "name": "GPIO_Pin_14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_gpio.h@5168@macro@GPIO_Pin_15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_Pin_15",
    "location": {
      "column": "9",
      "line": "142",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_gpio.h"
    },
    "name": "GPIO_Pin_15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_gpio.h@5248@macro@GPIO_Pin_All",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_Pin_All",
    "location": {
      "column": "9",
      "line": "143",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_gpio.h"
    },
    "name": "GPIO_Pin_All",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_gpio.h@5332@macro@IS_GPIO_PIN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_GPIO_PIN",
    "location": {
      "column": "9",
      "line": "145",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_gpio.h"
    },
    "name": "IS_GPIO_PIN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_gpio.h@5426@macro@IS_GET_GPIO_PIN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_GET_GPIO_PIN",
    "location": {
      "column": "9",
      "line": "147",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_gpio.h"
    },
    "name": "IS_GET_GPIO_PIN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_gpio.h@6429@macro@GPIO_Remap_SPI1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_Remap_SPI1",
    "location": {
      "column": "9",
      "line": "172",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_gpio.h"
    },
    "name": "GPIO_Remap_SPI1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_gpio.h@6530@macro@GPIO_Remap_I2C1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_Remap_I2C1",
    "location": {
      "column": "9",
      "line": "173",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_gpio.h"
    },
    "name": "GPIO_Remap_I2C1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_gpio.h@6631@macro@GPIO_Remap_USART1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_Remap_USART1",
    "location": {
      "column": "9",
      "line": "174",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_gpio.h"
    },
    "name": "GPIO_Remap_USART1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_gpio.h@6734@macro@GPIO_Remap_USART2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_Remap_USART2",
    "location": {
      "column": "9",
      "line": "175",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_gpio.h"
    },
    "name": "GPIO_Remap_USART2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_gpio.h@6837@macro@GPIO_PartialRemap_USART3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PartialRemap_USART3",
    "location": {
      "column": "9",
      "line": "176",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_gpio.h"
    },
    "name": "GPIO_PartialRemap_USART3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_gpio.h@6948@macro@GPIO_FullRemap_USART3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_FullRemap_USART3",
    "location": {
      "column": "9",
      "line": "177",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_gpio.h"
    },
    "name": "GPIO_FullRemap_USART3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_gpio.h@7056@macro@GPIO_PartialRemap_TIM1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PartialRemap_TIM1",
    "location": {
      "column": "9",
      "line": "178",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_gpio.h"
    },
    "name": "GPIO_PartialRemap_TIM1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_gpio.h@7165@macro@GPIO_FullRemap_TIM1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_FullRemap_TIM1",
    "location": {
      "column": "9",
      "line": "179",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_gpio.h"
    },
    "name": "GPIO_FullRemap_TIM1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_gpio.h@7271@macro@GPIO_PartialRemap1_TIM2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PartialRemap1_TIM2",
    "location": {
      "column": "9",
      "line": "180",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_gpio.h"
    },
    "name": "GPIO_PartialRemap1_TIM2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_gpio.h@7381@macro@GPIO_PartialRemap2_TIM2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PartialRemap2_TIM2",
    "location": {
      "column": "9",
      "line": "181",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_gpio.h"
    },
    "name": "GPIO_PartialRemap2_TIM2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_gpio.h@7491@macro@GPIO_FullRemap_TIM2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_FullRemap_TIM2",
    "location": {
      "column": "9",
      "line": "182",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_gpio.h"
    },
    "name": "GPIO_FullRemap_TIM2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_gpio.h@7597@macro@GPIO_PartialRemap_TIM3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PartialRemap_TIM3",
    "location": {
      "column": "9",
      "line": "183",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_gpio.h"
    },
    "name": "GPIO_PartialRemap_TIM3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_gpio.h@7706@macro@GPIO_FullRemap_TIM3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_FullRemap_TIM3",
    "location": {
      "column": "9",
      "line": "184",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_gpio.h"
    },
    "name": "GPIO_FullRemap_TIM3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_gpio.h@7812@macro@GPIO_Remap_TIM4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_Remap_TIM4",
    "location": {
      "column": "9",
      "line": "185",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_gpio.h"
    },
    "name": "GPIO_Remap_TIM4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_gpio.h@7913@macro@GPIO_Remap1_CAN1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_Remap1_CAN1",
    "location": {
      "column": "9",
      "line": "186",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_gpio.h"
    },
    "name": "GPIO_Remap1_CAN1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_gpio.h@8014@macro@GPIO_Remap2_CAN1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_Remap2_CAN1",
    "location": {
      "column": "9",
      "line": "187",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_gpio.h"
    },
    "name": "GPIO_Remap2_CAN1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_gpio.h@8115@macro@GPIO_Remap_PD01",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_Remap_PD01",
    "location": {
      "column": "9",
      "line": "188",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_gpio.h"
    },
    "name": "GPIO_Remap_PD01",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_gpio.h@8216@macro@GPIO_Remap_TIM5CH4_LSI",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_Remap_TIM5CH4_LSI",
    "location": {
      "column": "9",
      "line": "189",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_gpio.h"
    },
    "name": "GPIO_Remap_TIM5CH4_LSI",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_gpio.h@8346@macro@GPIO_Remap_ADC1_ETRGINJ",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_Remap_ADC1_ETRGINJ",
    "location": {
      "column": "9",
      "line": "190",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_gpio.h"
    },
    "name": "GPIO_Remap_ADC1_ETRGINJ",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_gpio.h@8467@macro@GPIO_Remap_ADC1_ETRGREG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_Remap_ADC1_ETRGREG",
    "location": {
      "column": "9",
      "line": "191",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_gpio.h"
    },
    "name": "GPIO_Remap_ADC1_ETRGREG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_gpio.h@8587@macro@GPIO_Remap_ADC2_ETRGINJ",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_Remap_ADC2_ETRGINJ",
    "location": {
      "column": "9",
      "line": "192",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_gpio.h"
    },
    "name": "GPIO_Remap_ADC2_ETRGINJ",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_gpio.h@8708@macro@GPIO_Remap_ADC2_ETRGREG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_Remap_ADC2_ETRGREG",
    "location": {
      "column": "9",
      "line": "193",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_gpio.h"
    },
    "name": "GPIO_Remap_ADC2_ETRGREG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_gpio.h@8828@macro@GPIO_Remap_ETH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_Remap_ETH",
    "location": {
      "column": "9",
      "line": "194",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_gpio.h"
    },
    "name": "GPIO_Remap_ETH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_gpio.h@8953@macro@GPIO_Remap_CAN2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_Remap_CAN2",
    "location": {
      "column": "9",
      "line": "195",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_gpio.h"
    },
    "name": "GPIO_Remap_CAN2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_gpio.h@9074@macro@GPIO_Remap_SWJ_NoJTRST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_Remap_SWJ_NoJTRST",
    "location": {
      "column": "9",
      "line": "196",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_gpio.h"
    },
    "name": "GPIO_Remap_SWJ_NoJTRST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_gpio.h@9196@macro@GPIO_Remap_SWJ_JTAGDisable",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_Remap_SWJ_JTAGDisable",
    "location": {
      "column": "9",
      "line": "197",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_gpio.h"
    },
    "name": "GPIO_Remap_SWJ_JTAGDisable",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_gpio.h@9300@macro@GPIO_Remap_SWJ_Disable",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_Remap_SWJ_Disable",
    "location": {
      "column": "9",
      "line": "198",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_gpio.h"
    },
    "name": "GPIO_Remap_SWJ_Disable",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_gpio.h@9405@macro@GPIO_Remap_SPI3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_Remap_SPI3",
    "location": {
      "column": "9",
      "line": "199",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_gpio.h"
    },
    "name": "GPIO_Remap_SPI3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_gpio.h@9548@macro@GPIO_Remap_TIM2ITR1_PTP_SOF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_Remap_TIM2ITR1_PTP_SOF",
    "location": {
      "column": "9",
      "line": "200",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_gpio.h"
    },
    "name": "GPIO_Remap_TIM2ITR1_PTP_SOF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_gpio.h@9891@macro@GPIO_Remap_PTP_PPS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_Remap_PTP_PPS",
    "location": {
      "column": "9",
      "line": "203",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_gpio.h"
    },
    "name": "GPIO_Remap_PTP_PPS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_gpio.h@10035@macro@GPIO_Remap_TIM15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_Remap_TIM15",
    "location": {
      "column": "9",
      "line": "205",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_gpio.h"
    },
    "name": "GPIO_Remap_TIM15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_gpio.h@10167@macro@GPIO_Remap_TIM16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_Remap_TIM16",
    "location": {
      "column": "9",
      "line": "206",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_gpio.h"
    },
    "name": "GPIO_Remap_TIM16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_gpio.h@10299@macro@GPIO_Remap_TIM17",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_Remap_TIM17",
    "location": {
      "column": "9",
      "line": "207",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_gpio.h"
    },
    "name": "GPIO_Remap_TIM17",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_gpio.h@10431@macro@GPIO_Remap_CEC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_Remap_CEC",
    "location": {
      "column": "9",
      "line": "208",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_gpio.h"
    },
    "name": "GPIO_Remap_CEC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_gpio.h@10561@macro@GPIO_Remap_TIM1_DMA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_Remap_TIM1_DMA",
    "location": {
      "column": "9",
      "line": "209",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_gpio.h"
    },
    "name": "GPIO_Remap_TIM1_DMA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_gpio.h@10688@macro@GPIO_Remap_TIM9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_Remap_TIM9",
    "location": {
      "column": "9",
      "line": "211",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_gpio.h"
    },
    "name": "GPIO_Remap_TIM9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_gpio.h@10819@macro@GPIO_Remap_TIM10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_Remap_TIM10",
    "location": {
      "column": "9",
      "line": "212",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_gpio.h"
    },
    "name": "GPIO_Remap_TIM10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_gpio.h@10951@macro@GPIO_Remap_TIM11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_Remap_TIM11",
    "location": {
      "column": "9",
      "line": "213",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_gpio.h"
    },
    "name": "GPIO_Remap_TIM11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_gpio.h@11083@macro@GPIO_Remap_TIM13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_Remap_TIM13",
    "location": {
      "column": "9",
      "line": "214",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_gpio.h"
    },
    "name": "GPIO_Remap_TIM13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_gpio.h@11243@macro@GPIO_Remap_TIM14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_Remap_TIM14",
    "location": {
      "column": "9",
      "line": "215",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_gpio.h"
    },
    "name": "GPIO_Remap_TIM14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_gpio.h@11403@macro@GPIO_Remap_FSMC_NADV",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_Remap_FSMC_NADV",
    "location": {
      "column": "9",
      "line": "216",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_gpio.h"
    },
    "name": "GPIO_Remap_FSMC_NADV",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_gpio.h@11569@macro@GPIO_Remap_TIM67_DAC_DMA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_Remap_TIM67_DAC_DMA",
    "location": {
      "column": "9",
      "line": "218",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_gpio.h"
    },
    "name": "GPIO_Remap_TIM67_DAC_DMA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_gpio.h@11722@macro@GPIO_Remap_TIM12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_Remap_TIM12",
    "location": {
      "column": "9",
      "line": "219",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_gpio.h"
    },
    "name": "GPIO_Remap_TIM12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_gpio.h@11867@macro@GPIO_Remap_MISC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_Remap_MISC",
    "location": {
      "column": "9",
      "line": "220",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_gpio.h"
    },
    "name": "GPIO_Remap_MISC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_gpio.h@12173@macro@IS_GPIO_REMAP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_GPIO_REMAP",
    "location": {
      "column": "9",
      "line": "223",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_gpio.h"
    },
    "name": "IS_GPIO_REMAP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_gpio.h@14569@macro@GPIO_PortSourceGPIOA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PortSourceGPIOA",
    "location": {
      "column": "9",
      "line": "254",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_gpio.h"
    },
    "name": "GPIO_PortSourceGPIOA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_gpio.h@14621@macro@GPIO_PortSourceGPIOB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PortSourceGPIOB",
    "location": {
      "column": "9",
      "line": "255",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_gpio.h"
    },
    "name": "GPIO_PortSourceGPIOB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_gpio.h@14673@macro@GPIO_PortSourceGPIOC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PortSourceGPIOC",
    "location": {
      "column": "9",
      "line": "256",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_gpio.h"
    },
    "name": "GPIO_PortSourceGPIOC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_gpio.h@14725@macro@GPIO_PortSourceGPIOD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PortSourceGPIOD",
    "location": {
      "column": "9",
      "line": "257",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_gpio.h"
    },
    "name": "GPIO_PortSourceGPIOD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_gpio.h@14777@macro@GPIO_PortSourceGPIOE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PortSourceGPIOE",
    "location": {
      "column": "9",
      "line": "258",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_gpio.h"
    },
    "name": "GPIO_PortSourceGPIOE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_gpio.h@14829@macro@GPIO_PortSourceGPIOF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PortSourceGPIOF",
    "location": {
      "column": "9",
      "line": "259",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_gpio.h"
    },
    "name": "GPIO_PortSourceGPIOF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_gpio.h@14881@macro@GPIO_PortSourceGPIOG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PortSourceGPIOG",
    "location": {
      "column": "9",
      "line": "260",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_gpio.h"
    },
    "name": "GPIO_PortSourceGPIOG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_gpio.h@14933@macro@IS_GPIO_EVENTOUT_PORT_SOURCE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_GPIO_EVENTOUT_PORT_SOURCE",
    "location": {
      "column": "9",
      "line": "261",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_gpio.h"
    },
    "name": "IS_GPIO_EVENTOUT_PORT_SOURCE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_gpio.h@15406@macro@IS_GPIO_EXTI_PORT_SOURCE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_GPIO_EXTI_PORT_SOURCE",
    "location": {
      "column": "9",
      "line": "267",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_gpio.h"
    },
    "name": "IS_GPIO_EXTI_PORT_SOURCE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_gpio.h@16111@macro@GPIO_PinSource0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PinSource0",
    "location": {
      "column": "9",
      "line": "283",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_gpio.h"
    },
    "name": "GPIO_PinSource0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_gpio.h@16163@macro@GPIO_PinSource1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PinSource1",
    "location": {
      "column": "9",
      "line": "284",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_gpio.h"
    },
    "name": "GPIO_PinSource1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_gpio.h@16215@macro@GPIO_PinSource2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PinSource2",
    "location": {
      "column": "9",
      "line": "285",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_gpio.h"
    },
    "name": "GPIO_PinSource2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_gpio.h@16267@macro@GPIO_PinSource3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PinSource3",
    "location": {
      "column": "9",
      "line": "286",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_gpio.h"
    },
    "name": "GPIO_PinSource3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_gpio.h@16319@macro@GPIO_PinSource4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PinSource4",
    "location": {
      "column": "9",
      "line": "287",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_gpio.h"
    },
    "name": "GPIO_PinSource4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_gpio.h@16371@macro@GPIO_PinSource5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PinSource5",
    "location": {
      "column": "9",
      "line": "288",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_gpio.h"
    },
    "name": "GPIO_PinSource5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_gpio.h@16423@macro@GPIO_PinSource6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PinSource6",
    "location": {
      "column": "9",
      "line": "289",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_gpio.h"
    },
    "name": "GPIO_PinSource6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_gpio.h@16475@macro@GPIO_PinSource7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PinSource7",
    "location": {
      "column": "9",
      "line": "290",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_gpio.h"
    },
    "name": "GPIO_PinSource7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_gpio.h@16527@macro@GPIO_PinSource8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PinSource8",
    "location": {
      "column": "9",
      "line": "291",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_gpio.h"
    },
    "name": "GPIO_PinSource8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_gpio.h@16579@macro@GPIO_PinSource9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PinSource9",
    "location": {
      "column": "9",
      "line": "292",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_gpio.h"
    },
    "name": "GPIO_PinSource9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_gpio.h@16631@macro@GPIO_PinSource10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PinSource10",
    "location": {
      "column": "9",
      "line": "293",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_gpio.h"
    },
    "name": "GPIO_PinSource10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_gpio.h@16683@macro@GPIO_PinSource11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PinSource11",
    "location": {
      "column": "9",
      "line": "294",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_gpio.h"
    },
    "name": "GPIO_PinSource11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_gpio.h@16735@macro@GPIO_PinSource12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PinSource12",
    "location": {
      "column": "9",
      "line": "295",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_gpio.h"
    },
    "name": "GPIO_PinSource12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_gpio.h@16787@macro@GPIO_PinSource13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PinSource13",
    "location": {
      "column": "9",
      "line": "296",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_gpio.h"
    },
    "name": "GPIO_PinSource13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_gpio.h@16839@macro@GPIO_PinSource14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PinSource14",
    "location": {
      "column": "9",
      "line": "297",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_gpio.h"
    },
    "name": "GPIO_PinSource14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_gpio.h@16891@macro@GPIO_PinSource15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PinSource15",
    "location": {
      "column": "9",
      "line": "298",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_gpio.h"
    },
    "name": "GPIO_PinSource15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_gpio.h@16945@macro@IS_GPIO_PIN_SOURCE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_GPIO_PIN_SOURCE",
    "location": {
      "column": "9",
      "line": "300",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_gpio.h"
    },
    "name": "IS_GPIO_PIN_SOURCE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_gpio.h@18274@macro@GPIO_ETH_MediaInterface_MII",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_ETH_MediaInterface_MII",
    "location": {
      "column": "9",
      "line": "324",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_gpio.h"
    },
    "name": "GPIO_ETH_MediaInterface_MII",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_gpio.h@18333@macro@GPIO_ETH_MediaInterface_RMII",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_ETH_MediaInterface_RMII",
    "location": {
      "column": "9",
      "line": "325",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_gpio.h"
    },
    "name": "GPIO_ETH_MediaInterface_RMII",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_gpio.h@18432@macro@IS_GPIO_ETH_MEDIA_INTERFACE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_GPIO_ETH_MEDIA_INTERFACE",
    "location": {
      "column": "9",
      "line": "327",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_gpio.h"
    },
    "name": "IS_GPIO_ETH_MEDIA_INTERFACE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@GPIO_DeInit",
    "What": "Function",
    "defdec": "Dec",
    "display": "void GPIO_DeInit(GPIO_TypeDef *)",
    "location": {
      "column": "6",
      "line": "349",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_gpio.h"
    },
    "name": "GPIO_DeInit",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@GPIO_AFIODeInit",
    "What": "Function",
    "defdec": "Dec",
    "display": "void GPIO_AFIODeInit(void)",
    "location": {
      "column": "6",
      "line": "350",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_gpio.h"
    },
    "name": "GPIO_AFIODeInit",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@GPIO_Init",
    "What": "Function",
    "defdec": "Dec",
    "display": "void GPIO_Init(GPIO_TypeDef *, GPIO_InitTypeDef *)",
    "location": {
      "column": "6",
      "line": "351",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_gpio.h"
    },
    "name": "GPIO_Init",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@GPIO_StructInit",
    "What": "Function",
    "defdec": "Dec",
    "display": "void GPIO_StructInit(GPIO_InitTypeDef *)",
    "location": {
      "column": "6",
      "line": "352",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_gpio.h"
    },
    "name": "GPIO_StructInit",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@GPIO_ReadInputDataBit",
    "What": "Function",
    "defdec": "Dec",
    "display": "uint8_t GPIO_ReadInputDataBit(GPIO_TypeDef *, uint16_t)",
    "location": {
      "column": "9",
      "line": "353",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_gpio.h"
    },
    "name": "GPIO_ReadInputDataBit",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@GPIO_ReadInputData",
    "What": "Function",
    "defdec": "Dec",
    "display": "uint16_t GPIO_ReadInputData(GPIO_TypeDef *)",
    "location": {
      "column": "10",
      "line": "354",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_gpio.h"
    },
    "name": "GPIO_ReadInputData",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@GPIO_ReadOutputDataBit",
    "What": "Function",
    "defdec": "Dec",
    "display": "uint8_t GPIO_ReadOutputDataBit(GPIO_TypeDef *, uint16_t)",
    "location": {
      "column": "9",
      "line": "355",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_gpio.h"
    },
    "name": "GPIO_ReadOutputDataBit",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@GPIO_ReadOutputData",
    "What": "Function",
    "defdec": "Dec",
    "display": "uint16_t GPIO_ReadOutputData(GPIO_TypeDef *)",
    "location": {
      "column": "10",
      "line": "356",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_gpio.h"
    },
    "name": "GPIO_ReadOutputData",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@GPIO_SetBits",
    "What": "Function",
    "defdec": "Dec",
    "display": "void GPIO_SetBits(GPIO_TypeDef *, uint16_t)",
    "location": {
      "column": "6",
      "line": "357",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_gpio.h"
    },
    "name": "GPIO_SetBits",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@GPIO_ResetBits",
    "What": "Function",
    "defdec": "Dec",
    "display": "void GPIO_ResetBits(GPIO_TypeDef *, uint16_t)",
    "location": {
      "column": "6",
      "line": "358",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_gpio.h"
    },
    "name": "GPIO_ResetBits",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@GPIO_WriteBit",
    "What": "Function",
    "defdec": "Dec",
    "display": "void GPIO_WriteBit(GPIO_TypeDef *, uint16_t, BitAction)",
    "location": {
      "column": "6",
      "line": "359",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_gpio.h"
    },
    "name": "GPIO_WriteBit",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@GPIO_Write",
    "What": "Function",
    "defdec": "Dec",
    "display": "void GPIO_Write(GPIO_TypeDef *, uint16_t)",
    "location": {
      "column": "6",
      "line": "360",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_gpio.h"
    },
    "name": "GPIO_Write",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@GPIO_PinLockConfig",
    "What": "Function",
    "defdec": "Dec",
    "display": "void GPIO_PinLockConfig(GPIO_TypeDef *, uint16_t)",
    "location": {
      "column": "6",
      "line": "361",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_gpio.h"
    },
    "name": "GPIO_PinLockConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@GPIO_EventOutputConfig",
    "What": "Function",
    "defdec": "Dec",
    "display": "void GPIO_EventOutputConfig(uint8_t, uint8_t)",
    "location": {
      "column": "6",
      "line": "362",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_gpio.h"
    },
    "name": "GPIO_EventOutputConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@GPIO_EventOutputCmd",
    "What": "Function",
    "defdec": "Dec",
    "display": "void GPIO_EventOutputCmd(FunctionalState)",
    "location": {
      "column": "6",
      "line": "363",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_gpio.h"
    },
    "name": "GPIO_EventOutputCmd",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@GPIO_PinRemapConfig",
    "What": "Function",
    "defdec": "Dec",
    "display": "void GPIO_PinRemapConfig(uint32_t, FunctionalState)",
    "location": {
      "column": "6",
      "line": "364",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_gpio.h"
    },
    "name": "GPIO_PinRemapConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@GPIO_EXTILineConfig",
    "What": "Function",
    "defdec": "Dec",
    "display": "void GPIO_EXTILineConfig(uint8_t, uint8_t)",
    "location": {
      "column": "6",
      "line": "365",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_gpio.h"
    },
    "name": "GPIO_EXTILineConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@GPIO_ETH_MediaInterfaceConfig",
    "What": "Function",
    "defdec": "Dec",
    "display": "void GPIO_ETH_MediaInterfaceConfig(uint32_t)",
    "location": {
      "column": "6",
      "line": "366",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\stm32f10x_gpio.h"
    },
    "name": "GPIO_ETH_MediaInterfaceConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Product.h@72@macro@_DLIB_PRODUCTS_H_",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_PRODUCTS_H_",
    "location": {
      "column": "9",
      "line": "4",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\DLib_Product.h"
    },
    "name": "_DLIB_PRODUCTS_H_",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Product.h@504@macro@_DLIB_WIDE_CHARACTERS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_WIDE_CHARACTERS",
    "location": {
      "column": "9",
      "line": "21",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\DLib_Product.h"
    },
    "name": "_DLIB_WIDE_CHARACTERS",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Product.h@656@macro@_DLIB_PRODUCT_STRING",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_PRODUCT_STRING",
    "location": {
      "column": "9",
      "line": "25",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\DLib_Product.h"
    },
    "name": "_DLIB_PRODUCT_STRING",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Product.h@803@macro@_DLIB_PRODUCT_FENV",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_PRODUCT_FENV",
    "location": {
      "column": "9",
      "line": "29",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\DLib_Product.h"
    },
    "name": "_DLIB_PRODUCT_FENV",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Product.h@952@macro@_DLIB_PRODUCT_STDLIB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_PRODUCT_STDLIB",
    "location": {
      "column": "9",
      "line": "33",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\DLib_Product.h"
    },
    "name": "_DLIB_PRODUCT_STDLIB",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Product.h@1059@macro@_DLIB_QSORT_BUF_SIZE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_QSORT_BUF_SIZE",
    "location": {
      "column": "9",
      "line": "37",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\DLib_Product.h"
    },
    "name": "_DLIB_QSORT_BUF_SIZE",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Product.h@1225@macro@_DLIB_SUPPORT_FOR_AEABI",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_SUPPORT_FOR_AEABI",
    "location": {
      "column": "9",
      "line": "46",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\DLib_Product.h"
    },
    "name": "_DLIB_SUPPORT_FOR_AEABI",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Product.h@1305@macro@_DLIB_USE_RTMODEL_JMP_BUF_NUM_ELEMENTS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_USE_RTMODEL_JMP_BUF_NUM_ELEMENTS",
    "location": {
      "column": "9",
      "line": "49",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\DLib_Product.h"
    },
    "name": "_DLIB_USE_RTMODEL_JMP_BUF_NUM_ELEMENTS",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Product.h@1427@macro@_DLIB_STRTOD_HEX_FLOAT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_STRTOD_HEX_FLOAT",
    "location": {
      "column": "9",
      "line": "53",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\DLib_Product.h"
    },
    "name": "_DLIB_STRTOD_HEX_FLOAT",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Product.h@1769@macro@_USE_ATOMIC_OPS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_USE_ATOMIC_OPS",
    "location": {
      "column": "11",
      "line": "65",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\DLib_Product.h"
    },
    "name": "_USE_ATOMIC_OPS",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Product.h@1861@macro@__SOFTFP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__SOFTFP",
    "location": {
      "column": "9",
      "line": "69",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\DLib_Product.h"
    },
    "name": "__SOFTFP",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Product.h@1974@macro@__NO_SCRATCH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__NO_SCRATCH",
    "location": {
      "column": "9",
      "line": "72",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\DLib_Product.h"
    },
    "name": "__NO_SCRATCH",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Product.h@2095@macro@_DLIB_SPEEDY_FLOATS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_SPEEDY_FLOATS",
    "location": {
      "column": "9",
      "line": "75",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\DLib_Product.h"
    },
    "name": "_DLIB_SPEEDY_FLOATS",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Product.h@2169@macro@_DLIB_ELF_INIT_STATIC_BASE_DECLARATION",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_ELF_INIT_STATIC_BASE_DECLARATION",
    "location": {
      "column": "9",
      "line": "78",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\DLib_Product.h"
    },
    "name": "_DLIB_ELF_INIT_STATIC_BASE_DECLARATION",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Product.h@2249@macro@_DLIB_ELF_INIT_STATIC_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_ELF_INIT_STATIC_BASE",
    "location": {
      "column": "9",
      "line": "79",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\DLib_Product.h"
    },
    "name": "_DLIB_ELF_INIT_STATIC_BASE",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Product.h@2293@macro@_DLIB_ELF_INIT_FUNCTION_ATTRIBUTES",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_ELF_INIT_FUNCTION_ATTRIBUTES",
    "location": {
      "column": "9",
      "line": "80",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\DLib_Product.h"
    },
    "name": "_DLIB_ELF_INIT_FUNCTION_ATTRIBUTES",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Product.h@2386@macro@_DLIB_ELF_INIT_TABLE_MEMORY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_ELF_INIT_TABLE_MEMORY",
    "location": {
      "column": "9",
      "line": "82",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\DLib_Product.h"
    },
    "name": "_DLIB_ELF_INIT_TABLE_MEMORY",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Product.h@2435@macro@_DLIB_ELF_INIT_SOURCE_MEMORY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_ELF_INIT_SOURCE_MEMORY",
    "location": {
      "column": "9",
      "line": "83",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\DLib_Product.h"
    },
    "name": "_DLIB_ELF_INIT_SOURCE_MEMORY",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Product.h@2484@macro@_DLIB_ELF_INIT_DESTINATION_MEMORY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_ELF_INIT_DESTINATION_MEMORY",
    "location": {
      "column": "9",
      "line": "84",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\DLib_Product.h"
    },
    "name": "_DLIB_ELF_INIT_DESTINATION_MEMORY",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Product.h@2533@macro@_DLIB_ELF_INIT_USE_RELATIVE_ROM_ADDRESSES",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_ELF_INIT_USE_RELATIVE_ROM_ADDRESSES",
    "location": {
      "column": "9",
      "line": "85",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\DLib_Product.h"
    },
    "name": "_DLIB_ELF_INIT_USE_RELATIVE_ROM_ADDRESSES",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Product.h@2585@macro@_DLIB_ELF_INIT_REGION_COUNT_TYPE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_ELF_INIT_REGION_COUNT_TYPE",
    "location": {
      "column": "9",
      "line": "86",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\DLib_Product.h"
    },
    "name": "_DLIB_ELF_INIT_REGION_COUNT_TYPE",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Product.h@3003@macro@_DLIB_ELF_INIT_MODULE_ATTRIBUTES",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_ELF_INIT_MODULE_ATTRIBUTES",
    "location": {
      "column": "9",
      "line": "96",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\DLib_Product.h"
    },
    "name": "_DLIB_ELF_INIT_MODULE_ATTRIBUTES",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Product.h@3406@macro@_DLIB_ELF_INIT_INTERFACE_VERSION",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_ELF_INIT_INTERFACE_VERSION",
    "location": {
      "column": "9",
      "line": "105",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\DLib_Product.h"
    },
    "name": "_DLIB_ELF_INIT_INTERFACE_VERSION",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Product.h@3450@macro@_DLIB_USE_RTMODEL_JMP_BUF_NUM_ELEMENTS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_USE_RTMODEL_JMP_BUF_NUM_ELEMENTS",
    "location": {
      "column": "9",
      "line": "107",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\DLib_Product.h"
    },
    "name": "_DLIB_USE_RTMODEL_JMP_BUF_NUM_ELEMENTS",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Product.h@3500@macro@_XMATHWRAPPERS_DEF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_XMATHWRAPPERS_DEF",
    "location": {
      "column": "9",
      "line": "109",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\DLib_Product.h"
    },
    "name": "_XMATHWRAPPERS_DEF",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Product.h@3547@macro@_CPPINIT_ATTR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_CPPINIT_ATTR",
    "location": {
      "column": "9",
      "line": "111",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\DLib_Product.h"
    },
    "name": "_CPPINIT_ATTR",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:main.cpp@F@prvSetupHardware#",
    "What": "Function",
    "defdec": "Dec",
    "display": "void prvSetupHardware(void)",
    "location": {
      "column": "13",
      "line": "6",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\main.cpp"
    },
    "name": "prvSetupHardware",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@main#",
    "What": "Function",
    "defdec": "Def",
    "display": "int main(void)",
    "location": {
      "column": "5",
      "line": "7",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\main.cpp"
    },
    "name": "main",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:main.cpp@F@prvSetupHardware#",
    "What": "Function",
    "defdec": "Def",
    "display": "void prvSetupHardware(void)",
    "location": {
      "column": "13",
      "line": "13",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\main.cpp"
    },
    "name": "prvSetupHardware",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_conf.h@1033@macro@__STM32F10x_CONF_H",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__STM32F10x_CONF_H",
    "location": {
      "column": "9",
      "line": "23",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x_conf.h"
    },
    "name": "__STM32F10x_CONF_H",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_conf.h@1063@macro@SYSCLK_FREQ_72MHz",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCLK_FREQ_72MHz",
    "location": {
      "column": "9",
      "line": "25",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x_conf.h"
    },
    "name": "SYSCLK_FREQ_72MHz",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_conf.h@3035@macro@assert_param",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "assert_param",
    "location": {
      "column": "11",
      "line": "73",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x_conf.h"
    },
    "name": "assert_param",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:misc.h@1198@macro@__MISC_H",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__MISC_H",
    "location": {
      "column": "9",
      "line": "25",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\misc.h"
    },
    "name": "__MISC_H",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@NVIC_InitTypeDef",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "50",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\misc.h"
    },
    "members": [
      {
        "ID": "c:@SA@NVIC_InitTypeDef@FI@NVIC_IRQChannel",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "NVIC_IRQChannel",
        "location": {
          "column": "11",
          "line": "52",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\misc.h"
        },
        "name": "NVIC_IRQChannel",
        "origin": "user_include",
        "scope": "_anonymous_misc_h_50_9"
      },
      {
        "ID": "c:@SA@NVIC_InitTypeDef@FI@NVIC_IRQChannelPreemptionPriority",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "NVIC_IRQChannelPreemptionPriority",
        "location": {
          "column": "11",
          "line": "57",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\misc.h"
        },
        "name": "NVIC_IRQChannelPreemptionPriority",
        "origin": "user_include",
        "scope": "_anonymous_misc_h_50_9"
      },
      {
        "ID": "c:@SA@NVIC_InitTypeDef@FI@NVIC_IRQChannelSubPriority",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "NVIC_IRQChannelSubPriority",
        "location": {
          "column": "11",
          "line": "61",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\misc.h"
        },
        "name": "NVIC_IRQChannelSubPriority",
        "origin": "user_include",
        "scope": "_anonymous_misc_h_50_9"
      },
      {
        "ID": "c:@SA@NVIC_InitTypeDef@FI@NVIC_IRQChannelCmd",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "NVIC_IRQChannelCmd",
        "location": {
          "column": "19",
          "line": "65",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\misc.h"
        },
        "name": "NVIC_IRQChannelCmd",
        "origin": "user_include",
        "scope": "_anonymous_misc_h_50_9"
      },
      {
        "ID": "c:@T@NVIC_InitTypeDef",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct NVIC_InitTypeDef",
        "location": {
          "column": "3",
          "line": "68",
          "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\misc.h"
        },
        "name": "NVIC_InitTypeDef",
        "origin": "user_include",
        "scope": "_anonymous_misc_h_50_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:misc.h@5702@macro@NVIC_VectTab_RAM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_VectTab_RAM",
    "location": {
      "column": "9",
      "line": "115",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\misc.h"
    },
    "name": "NVIC_VectTab_RAM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:misc.h@5763@macro@NVIC_VectTab_FLASH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_VectTab_FLASH",
    "location": {
      "column": "9",
      "line": "116",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\misc.h"
    },
    "name": "NVIC_VectTab_FLASH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:misc.h@5824@macro@IS_NVIC_VECTTAB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_NVIC_VECTTAB",
    "location": {
      "column": "9",
      "line": "117",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\misc.h"
    },
    "name": "IS_NVIC_VECTTAB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:misc.h@6036@macro@NVIC_LP_SEVONPEND",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_LP_SEVONPEND",
    "location": {
      "column": "9",
      "line": "127",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\misc.h"
    },
    "name": "NVIC_LP_SEVONPEND",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:misc.h@6090@macro@NVIC_LP_SLEEPDEEP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_LP_SLEEPDEEP",
    "location": {
      "column": "9",
      "line": "128",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\misc.h"
    },
    "name": "NVIC_LP_SLEEPDEEP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:misc.h@6144@macro@NVIC_LP_SLEEPONEXIT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_LP_SLEEPONEXIT",
    "location": {
      "column": "9",
      "line": "129",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\misc.h"
    },
    "name": "NVIC_LP_SLEEPONEXIT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:misc.h@6198@macro@IS_NVIC_LP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_NVIC_LP",
    "location": {
      "column": "9",
      "line": "130",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\misc.h"
    },
    "name": "IS_NVIC_LP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:misc.h@6449@macro@NVIC_PriorityGroup_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_PriorityGroup_0",
    "location": {
      "column": "9",
      "line": "141",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\misc.h"
    },
    "name": "NVIC_PriorityGroup_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:misc.h@6629@macro@NVIC_PriorityGroup_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_PriorityGroup_1",
    "location": {
      "column": "9",
      "line": "143",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\misc.h"
    },
    "name": "NVIC_PriorityGroup_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:misc.h@6809@macro@NVIC_PriorityGroup_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_PriorityGroup_2",
    "location": {
      "column": "9",
      "line": "145",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\misc.h"
    },
    "name": "NVIC_PriorityGroup_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:misc.h@6989@macro@NVIC_PriorityGroup_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_PriorityGroup_3",
    "location": {
      "column": "9",
      "line": "147",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\misc.h"
    },
    "name": "NVIC_PriorityGroup_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:misc.h@7169@macro@NVIC_PriorityGroup_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_PriorityGroup_4",
    "location": {
      "column": "9",
      "line": "149",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\misc.h"
    },
    "name": "NVIC_PriorityGroup_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:misc.h@7351@macro@IS_NVIC_PRIORITY_GROUP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_NVIC_PRIORITY_GROUP",
    "location": {
      "column": "9",
      "line": "152",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\misc.h"
    },
    "name": "IS_NVIC_PRIORITY_GROUP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:misc.h@7744@macro@IS_NVIC_PREEMPTION_PRIORITY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_NVIC_PREEMPTION_PRIORITY",
    "location": {
      "column": "9",
      "line": "158",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\misc.h"
    },
    "name": "IS_NVIC_PREEMPTION_PRIORITY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:misc.h@7814@macro@IS_NVIC_SUB_PRIORITY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_NVIC_SUB_PRIORITY",
    "location": {
      "column": "9",
      "line": "160",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\misc.h"
    },
    "name": "IS_NVIC_SUB_PRIORITY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:misc.h@7877@macro@IS_NVIC_OFFSET",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_NVIC_OFFSET",
    "location": {
      "column": "9",
      "line": "162",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\misc.h"
    },
    "name": "IS_NVIC_OFFSET",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:misc.h@8010@macro@SysTick_CLKSource_HCLK_Div8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SysTick_CLKSource_HCLK_Div8",
    "location": {
      "column": "9",
      "line": "172",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\misc.h"
    },
    "name": "SysTick_CLKSource_HCLK_Div8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:misc.h@8073@macro@SysTick_CLKSource_HCLK",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SysTick_CLKSource_HCLK",
    "location": {
      "column": "9",
      "line": "173",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\misc.h"
    },
    "name": "SysTick_CLKSource_HCLK",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:misc.h@8136@macro@IS_SYSTICK_CLK_SOURCE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_SYSTICK_CLK_SOURCE",
    "location": {
      "column": "9",
      "line": "174",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\misc.h"
    },
    "name": "IS_SYSTICK_CLK_SOURCE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@NVIC_PriorityGroupConfig",
    "What": "Function",
    "defdec": "Dec",
    "display": "void NVIC_PriorityGroupConfig(uint32_t)",
    "location": {
      "column": "6",
      "line": "196",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\misc.h"
    },
    "name": "NVIC_PriorityGroupConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@NVIC_PriorityGroupConfig",
    "What": "Function",
    "defdec": "Dec",
    "display": "void NVIC_PriorityGroupConfig(uint32_t)",
    "location": {
      "column": "6",
      "line": "196",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\misc.h"
    },
    "name": "NVIC_PriorityGroupConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@NVIC_Init",
    "What": "Function",
    "defdec": "Dec",
    "display": "void NVIC_Init(NVIC_InitTypeDef *)",
    "location": {
      "column": "6",
      "line": "197",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\misc.h"
    },
    "name": "NVIC_Init",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@NVIC_Init",
    "What": "Function",
    "defdec": "Dec",
    "display": "void NVIC_Init(NVIC_InitTypeDef *)",
    "location": {
      "column": "6",
      "line": "197",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\misc.h"
    },
    "name": "NVIC_Init",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@NVIC_SetVectorTable",
    "What": "Function",
    "defdec": "Dec",
    "display": "void NVIC_SetVectorTable(uint32_t, uint32_t)",
    "location": {
      "column": "6",
      "line": "198",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\misc.h"
    },
    "name": "NVIC_SetVectorTable",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@NVIC_SetVectorTable",
    "What": "Function",
    "defdec": "Dec",
    "display": "void NVIC_SetVectorTable(uint32_t, uint32_t)",
    "location": {
      "column": "6",
      "line": "198",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\misc.h"
    },
    "name": "NVIC_SetVectorTable",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@NVIC_SystemLPConfig",
    "What": "Function",
    "defdec": "Dec",
    "display": "void NVIC_SystemLPConfig(uint8_t, FunctionalState)",
    "location": {
      "column": "6",
      "line": "199",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\misc.h"
    },
    "name": "NVIC_SystemLPConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@NVIC_SystemLPConfig",
    "What": "Function",
    "defdec": "Dec",
    "display": "void NVIC_SystemLPConfig(uint8_t, FunctionalState)",
    "location": {
      "column": "6",
      "line": "199",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\misc.h"
    },
    "name": "NVIC_SystemLPConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@SysTick_CLKSourceConfig",
    "What": "Function",
    "defdec": "Dec",
    "display": "void SysTick_CLKSourceConfig(uint32_t)",
    "location": {
      "column": "6",
      "line": "200",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\misc.h"
    },
    "name": "SysTick_CLKSourceConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@SysTick_CLKSourceConfig",
    "What": "Function",
    "defdec": "Dec",
    "display": "void SysTick_CLKSourceConfig(uint32_t)",
    "location": {
      "column": "6",
      "line": "200",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\inc\\misc.h"
    },
    "name": "SysTick_CLKSourceConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:system_stm32f10x.h@1221@macro@__SYSTEM_STM32F10X_H",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__SYSTEM_STM32F10X_H",
    "location": {
      "column": "9",
      "line": "34",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\system_stm32f10x.h"
    },
    "name": "__SYSTEM_STM32F10X_H",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SystemCoreClock",
    "What": "Variable",
    "defdec": "Dec",
    "display": "SystemCoreClock",
    "location": {
      "column": "17",
      "line": "53",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\system_stm32f10x.h"
    },
    "name": "SystemCoreClock",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SystemCoreClock",
    "What": "Variable",
    "defdec": "Dec",
    "display": "SystemCoreClock",
    "location": {
      "column": "17",
      "line": "53",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\system_stm32f10x.h"
    },
    "name": "SystemCoreClock",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@SystemInit",
    "What": "Function",
    "defdec": "Dec",
    "display": "void SystemInit(void)",
    "location": {
      "column": "13",
      "line": "79",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\system_stm32f10x.h"
    },
    "name": "SystemInit",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@SystemInit",
    "What": "Function",
    "defdec": "Dec",
    "display": "void SystemInit(void)",
    "location": {
      "column": "13",
      "line": "79",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\system_stm32f10x.h"
    },
    "name": "SystemInit",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@SystemCoreClockUpdate",
    "What": "Function",
    "defdec": "Dec",
    "display": "void SystemCoreClockUpdate(void)",
    "location": {
      "column": "13",
      "line": "80",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\system_stm32f10x.h"
    },
    "name": "SystemCoreClockUpdate",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@SystemCoreClockUpdate",
    "What": "Function",
    "defdec": "Dec",
    "display": "void SystemCoreClockUpdate(void)",
    "location": {
      "column": "13",
      "line": "80",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\system_stm32f10x.h"
    },
    "name": "SystemCoreClockUpdate",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:ycheck.h@1361@macro@__AEABI_PORTABILITY_INTERNAL_LEVEL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__AEABI_PORTABILITY_INTERNAL_LEVEL",
    "location": {
      "column": "11",
      "line": "42",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\ycheck.h"
    },
    "name": "__AEABI_PORTABILITY_INTERNAL_LEVEL",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Config_Normal.h@101@macro@_DLIB_CONFIG_H",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_CONFIG_H",
    "location": {
      "column": "9",
      "line": "5",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\DLib_Config_Normal.h"
    },
    "name": "_DLIB_CONFIG_H",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:iccarm_builtin.h@297@macro@__BUILTINS_INCLUDED",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__BUILTINS_INCLUDED",
    "location": {
      "column": "9",
      "line": "12",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__BUILTINS_INCLUDED",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:iccarm_builtin.h@614@macro@__IEFF_HS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__IEFF_HS",
    "location": {
      "column": "9",
      "line": "29",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__IEFF_HS",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:iccarm_builtin.h@692@macro@__IEFF_NE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__IEFF_NE",
    "location": {
      "column": "9",
      "line": "30",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__IEFF_NE",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:iccarm_builtin.h@766@macro@__IEFF_NENR2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__IEFF_NENR2",
    "location": {
      "column": "9",
      "line": "31",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__IEFF_NENR2",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:iccarm_builtin.h@855@macro@__IEFF_NENW1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__IEFF_NENW1",
    "location": {
      "column": "9",
      "line": "32",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__IEFF_NENW1",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_no_operation",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_no_operation(void)",
    "location": {
      "column": "22",
      "line": "41",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_no_operation",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_disable_interrupt",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_disable_interrupt(void)",
    "location": {
      "column": "22",
      "line": "43",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_disable_interrupt",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_enable_interrupt",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_enable_interrupt(void)",
    "location": {
      "column": "22",
      "line": "44",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_enable_interrupt",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:iccarm_builtin.h@T@__istate_t",
    "What": "Typedef",
    "defdec": "Def",
    "display": "unsigned int",
    "location": {
      "column": "22",
      "line": "46",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__istate_t",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_get_interrupt_state",
    "What": "Function",
    "defdec": "Dec",
    "display": "__istate_t __iar_builtin_get_interrupt_state(void)",
    "location": {
      "column": "25",
      "line": "48",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_get_interrupt_state",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_set_interrupt_state",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_set_interrupt_state(__istate_t)",
    "location": {
      "column": "19",
      "line": "49",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_set_interrupt_state",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_get_PSR",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_get_PSR(void)",
    "location": {
      "column": "27",
      "line": "52",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_get_PSR",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_get_IPSR",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_get_IPSR(void)",
    "location": {
      "column": "27",
      "line": "53",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_get_IPSR",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_get_MSP",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_get_MSP(void)",
    "location": {
      "column": "37",
      "line": "54",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_get_MSP",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_set_MSP",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_set_MSP(unsigned int)",
    "location": {
      "column": "27",
      "line": "55",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_set_MSP",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_get_PSP",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_get_PSP(void)",
    "location": {
      "column": "37",
      "line": "56",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_get_PSP",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_set_PSP",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_set_PSP(unsigned int)",
    "location": {
      "column": "27",
      "line": "57",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_set_PSP",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_get_PRIMASK",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_get_PRIMASK(void)",
    "location": {
      "column": "37",
      "line": "58",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_get_PRIMASK",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_set_PRIMASK",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_set_PRIMASK(unsigned int)",
    "location": {
      "column": "27",
      "line": "59",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_set_PRIMASK",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_get_CONTROL",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_get_CONTROL(void)",
    "location": {
      "column": "37",
      "line": "60",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_get_CONTROL",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_set_CONTROL",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_set_CONTROL(unsigned int)",
    "location": {
      "column": "27",
      "line": "61",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_set_CONTROL",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_get_FAULTMASK",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_get_FAULTMASK(void)",
    "location": {
      "column": "37",
      "line": "64",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_get_FAULTMASK",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_set_FAULTMASK",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_set_FAULTMASK(unsigned int)",
    "location": {
      "column": "27",
      "line": "65",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_set_FAULTMASK",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_get_BASEPRI",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_get_BASEPRI(void)",
    "location": {
      "column": "37",
      "line": "66",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_get_BASEPRI",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_set_BASEPRI",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_set_BASEPRI(unsigned int)",
    "location": {
      "column": "27",
      "line": "67",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_set_BASEPRI",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_disable_irq",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_disable_irq(void)",
    "location": {
      "column": "19",
      "line": "70",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_disable_irq",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_enable_irq",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_enable_irq(void)",
    "location": {
      "column": "19",
      "line": "71",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_enable_irq",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_disable_fiq",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_disable_fiq(void)",
    "location": {
      "column": "19",
      "line": "73",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_disable_fiq",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_enable_fiq",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_enable_fiq(void)",
    "location": {
      "column": "19",
      "line": "74",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_enable_fiq",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SWP",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_SWP(unsigned int, volatile unsigned int *)",
    "location": {
      "column": "37",
      "line": "79",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SWP",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SWPB",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned char __iar_builtin_SWPB(unsigned char, volatile unsigned char *)",
    "location": {
      "column": "38",
      "line": "80",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SWPB",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:iccarm_builtin.h@T@__ul",
    "What": "Typedef",
    "defdec": "Def",
    "display": "unsigned int",
    "location": {
      "column": "22",
      "line": "82",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__ul",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:iccarm_builtin.h@T@__iar_builtin_uint",
    "What": "Typedef",
    "defdec": "Def",
    "display": "unsigned int",
    "location": {
      "column": "22",
      "line": "83",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_uint",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:iccarm_builtin.h@3001@macro@__cpid",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__cpid",
    "location": {
      "column": "9",
      "line": "85",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__cpid",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:iccarm_builtin.h@3047@macro@__cpreg",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__cpreg",
    "location": {
      "column": "9",
      "line": "86",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__cpreg",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:iccarm_builtin.h@3093@macro@__cpopcw",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__cpopcw",
    "location": {
      "column": "9",
      "line": "87",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__cpopcw",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:iccarm_builtin.h@3139@macro@__cpopc",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__cpopc",
    "location": {
      "column": "9",
      "line": "88",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__cpopc",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_CDP",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_CDP(unsigned int, unsigned int, unsigned int, unsigned int, unsigned int, unsigned int)",
    "location": {
      "column": "29",
      "line": "92",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_CDP",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_CDP2",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_CDP2(unsigned int, unsigned int, unsigned int, unsigned int, unsigned int, unsigned int)",
    "location": {
      "column": "29",
      "line": "93",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_CDP2",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_MCR",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_MCR(unsigned int, unsigned int, __iar_builtin_uint, unsigned int, unsigned int, unsigned int)",
    "location": {
      "column": "28",
      "line": "96",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_MCR",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_MRC",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_MRC(unsigned int, unsigned int, unsigned int, unsigned int, unsigned int)",
    "location": {
      "column": "27",
      "line": "98",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_MRC",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_MCR2",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_MCR2(unsigned int, unsigned int, __iar_builtin_uint, unsigned int, unsigned int, unsigned int)",
    "location": {
      "column": "28",
      "line": "100",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_MCR2",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_MRC2",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_MRC2(unsigned int, unsigned int, unsigned int, unsigned int, unsigned int)",
    "location": {
      "column": "27",
      "line": "102",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_MRC2",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_MCRR",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_MCRR(unsigned int, unsigned int, unsigned long long, unsigned int)",
    "location": {
      "column": "19",
      "line": "105",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_MCRR",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_MCRR2",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_MCRR2(unsigned int, unsigned int, unsigned long long, unsigned int)",
    "location": {
      "column": "19",
      "line": "106",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_MCRR2",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_MRRC",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned long long __iar_builtin_MRRC(unsigned int, unsigned int, unsigned int)",
    "location": {
      "column": "33",
      "line": "108",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_MRRC",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_MRRC2",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned long long __iar_builtin_MRRC2(unsigned int, unsigned int, unsigned int)",
    "location": {
      "column": "33",
      "line": "109",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_MRRC2",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_LDC",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_LDC(unsigned int, unsigned int, const volatile __iar_builtin_uint *)",
    "location": {
      "column": "19",
      "line": "112",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_LDC",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_LDCL",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_LDCL(unsigned int, unsigned int, const volatile __iar_builtin_uint *)",
    "location": {
      "column": "19",
      "line": "113",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_LDCL",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_LDC2",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_LDC2(unsigned int, unsigned int, const volatile __iar_builtin_uint *)",
    "location": {
      "column": "19",
      "line": "114",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_LDC2",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_LDC2L",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_LDC2L(unsigned int, unsigned int, const volatile __iar_builtin_uint *)",
    "location": {
      "column": "19",
      "line": "115",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_LDC2L",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_STC",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_STC(unsigned int, unsigned int, volatile __iar_builtin_uint *)",
    "location": {
      "column": "19",
      "line": "118",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_STC",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_STCL",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_STCL(unsigned int, unsigned int, volatile __iar_builtin_uint *)",
    "location": {
      "column": "19",
      "line": "119",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_STCL",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_STC2",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_STC2(unsigned int, unsigned int, volatile __iar_builtin_uint *)",
    "location": {
      "column": "19",
      "line": "120",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_STC2",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_STC2L",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_STC2L(unsigned int, unsigned int, volatile __iar_builtin_uint *)",
    "location": {
      "column": "19",
      "line": "121",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_STC2L",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_LDC_noidx",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_LDC_noidx(unsigned int, unsigned int, const volatile __iar_builtin_uint *, unsigned int)",
    "location": {
      "column": "19",
      "line": "124",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_LDC_noidx",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_LDCL_noidx",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_LDCL_noidx(unsigned int, unsigned int, const volatile __iar_builtin_uint *, unsigned int)",
    "location": {
      "column": "19",
      "line": "127",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_LDCL_noidx",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_LDC2_noidx",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_LDC2_noidx(unsigned int, unsigned int, const volatile __iar_builtin_uint *, unsigned int)",
    "location": {
      "column": "19",
      "line": "130",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_LDC2_noidx",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_LDC2L_noidx",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_LDC2L_noidx(unsigned int, unsigned int, const volatile __iar_builtin_uint *, unsigned int)",
    "location": {
      "column": "19",
      "line": "133",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_LDC2L_noidx",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_STC_noidx",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_STC_noidx(unsigned int, unsigned int, volatile __iar_builtin_uint *, unsigned int)",
    "location": {
      "column": "19",
      "line": "137",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_STC_noidx",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_STCL_noidx",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_STCL_noidx(unsigned int, unsigned int, volatile __iar_builtin_uint *, unsigned int)",
    "location": {
      "column": "19",
      "line": "140",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_STCL_noidx",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_STC2_noidx",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_STC2_noidx(unsigned int, unsigned int, volatile __iar_builtin_uint *, unsigned int)",
    "location": {
      "column": "19",
      "line": "143",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_STC2_noidx",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_STC2L_noidx",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_STC2L_noidx(unsigned int, unsigned int, volatile __iar_builtin_uint *, unsigned int)",
    "location": {
      "column": "19",
      "line": "146",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_STC2L_noidx",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:iccarm_builtin.h@7154@macro@__sys_reg",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__sys_reg",
    "location": {
      "column": "9",
      "line": "149",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__sys_reg",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_rsr",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_rsr(const char *)",
    "location": {
      "column": "33",
      "line": "152",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_rsr",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_rsr64",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned long long __iar_builtin_rsr64(const char *)",
    "location": {
      "column": "33",
      "line": "153",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_rsr64",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_rsrp",
    "What": "Function",
    "defdec": "Dec",
    "display": "void * __iar_builtin_rsrp(const char *)",
    "location": {
      "column": "33",
      "line": "154",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_rsrp",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_wsr",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_wsr(const char *, unsigned int)",
    "location": {
      "column": "19",
      "line": "157",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_wsr",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_wsr64",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_wsr64(const char *, unsigned long long)",
    "location": {
      "column": "19",
      "line": "158",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_wsr64",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_wsrp",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_wsrp(const char *, const void *)",
    "location": {
      "column": "19",
      "line": "159",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_wsrp",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_get_APSR",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_get_APSR(void)",
    "location": {
      "column": "27",
      "line": "162",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_get_APSR",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_set_APSR",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_set_APSR(unsigned int)",
    "location": {
      "column": "27",
      "line": "163",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_set_APSR",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_get_CPSR",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_get_CPSR(void)",
    "location": {
      "column": "27",
      "line": "166",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_get_CPSR",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_set_CPSR",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_set_CPSR(unsigned int)",
    "location": {
      "column": "27",
      "line": "167",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_set_CPSR",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_get_FPSCR",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_get_FPSCR(void)",
    "location": {
      "column": "27",
      "line": "170",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_get_FPSCR",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_set_FPSCR",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_set_FPSCR(unsigned int)",
    "location": {
      "column": "19",
      "line": "171",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_set_FPSCR",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_CLZ",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_CLZ(unsigned int)",
    "location": {
      "column": "37",
      "line": "175",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_CLZ",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_ROR",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_ROR(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "176",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_ROR",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_RRX",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_RRX(unsigned int)",
    "location": {
      "column": "27",
      "line": "177",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_RRX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_QADD",
    "What": "Function",
    "defdec": "Dec",
    "display": "int __iar_builtin_QADD(int, int)",
    "location": {
      "column": "35",
      "line": "180",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_QADD",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_QDADD",
    "What": "Function",
    "defdec": "Dec",
    "display": "int __iar_builtin_QDADD(int, int)",
    "location": {
      "column": "35",
      "line": "181",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_QDADD",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_QSUB",
    "What": "Function",
    "defdec": "Dec",
    "display": "int __iar_builtin_QSUB(int, int)",
    "location": {
      "column": "35",
      "line": "182",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_QSUB",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_QDSUB",
    "What": "Function",
    "defdec": "Dec",
    "display": "int __iar_builtin_QDSUB(int, int)",
    "location": {
      "column": "35",
      "line": "183",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_QDSUB",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_QDOUBLE",
    "What": "Function",
    "defdec": "Dec",
    "display": "int __iar_builtin_QDOUBLE(int)",
    "location": {
      "column": "35",
      "line": "184",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_QDOUBLE",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_QFlag",
    "What": "Function",
    "defdec": "Dec",
    "display": "int __iar_builtin_QFlag(void)",
    "location": {
      "column": "35",
      "line": "185",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_QFlag",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_acle_QFlag",
    "What": "Function",
    "defdec": "Dec",
    "display": "int __iar_builtin_acle_QFlag(void)",
    "location": {
      "column": "30",
      "line": "186",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_acle_QFlag",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_set_QFlag",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_set_QFlag(int)",
    "location": {
      "column": "30",
      "line": "187",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_set_QFlag",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_ignore_QFlag",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_ignore_QFlag(void)",
    "location": {
      "column": "30",
      "line": "188",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_ignore_QFlag",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_QCFlag",
    "What": "Function",
    "defdec": "Dec",
    "display": "int __iar_builtin_QCFlag(void)",
    "location": {
      "column": "36",
      "line": "190",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_QCFlag",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_reset_QC_flag",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_reset_QC_flag(void)",
    "location": {
      "column": "29",
      "line": "191",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_reset_QC_flag",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SMUL",
    "What": "Function",
    "defdec": "Dec",
    "display": "int __iar_builtin_SMUL(short, short)",
    "location": {
      "column": "35",
      "line": "193",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SMUL",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_REV",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_REV(unsigned int)",
    "location": {
      "column": "37",
      "line": "196",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_REV",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_REVSH",
    "What": "Function",
    "defdec": "Dec",
    "display": "int __iar_builtin_REVSH(short)",
    "location": {
      "column": "35",
      "line": "197",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_REVSH",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_REV16",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_REV16(unsigned int)",
    "location": {
      "column": "37",
      "line": "199",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_REV16",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_RBIT",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_RBIT(unsigned int)",
    "location": {
      "column": "37",
      "line": "200",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_RBIT",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_LDREXB",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned char __iar_builtin_LDREXB(const volatile unsigned char *)",
    "location": {
      "column": "42",
      "line": "202",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_LDREXB",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_LDREXH",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned short __iar_builtin_LDREXH(const volatile unsigned short *)",
    "location": {
      "column": "42",
      "line": "203",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_LDREXH",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_LDREX",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_LDREX(const volatile unsigned int *)",
    "location": {
      "column": "41",
      "line": "204",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_LDREX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_LDREXD",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned long long __iar_builtin_LDREXD(const volatile unsigned long long *)",
    "location": {
      "column": "46",
      "line": "205",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_LDREXD",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_STREXB",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_STREXB(unsigned char, volatile unsigned char *)",
    "location": {
      "column": "41",
      "line": "207",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_STREXB",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_STREXH",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_STREXH(unsigned short, volatile unsigned short *)",
    "location": {
      "column": "41",
      "line": "208",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_STREXH",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_STREX",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_STREX(unsigned int, volatile unsigned int *)",
    "location": {
      "column": "41",
      "line": "209",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_STREX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_STREXD",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_STREXD(unsigned long long, volatile unsigned long long *)",
    "location": {
      "column": "41",
      "line": "210",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_STREXD",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_CLREX",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_CLREX(void)",
    "location": {
      "column": "19",
      "line": "212",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_CLREX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SEV",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_SEV(void)",
    "location": {
      "column": "19",
      "line": "214",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SEV",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_WFE",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_WFE(void)",
    "location": {
      "column": "19",
      "line": "215",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_WFE",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_WFI",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_WFI(void)",
    "location": {
      "column": "19",
      "line": "216",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_WFI",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_YIELD",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_YIELD(void)",
    "location": {
      "column": "19",
      "line": "217",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_YIELD",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_PLI",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_PLI(const volatile void *)",
    "location": {
      "column": "19",
      "line": "219",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_PLI",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_PLD",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_PLD(const volatile void *)",
    "location": {
      "column": "19",
      "line": "220",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_PLD",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_PLIx",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_PLIx(const volatile void *, unsigned int, unsigned int)",
    "location": {
      "column": "19",
      "line": "222",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_PLIx",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_PLDx",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_PLDx(const volatile void *, unsigned int, unsigned int, unsigned int)",
    "location": {
      "column": "19",
      "line": "223",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_PLDx",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_PLDW",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_PLDW(const volatile void *)",
    "location": {
      "column": "19",
      "line": "224",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_PLDW",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SSAT",
    "What": "Function",
    "defdec": "Dec",
    "display": "int __iar_builtin_SSAT(int, unsigned int)",
    "location": {
      "column": "37",
      "line": "226",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SSAT",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_USAT",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_USAT(int, unsigned int)",
    "location": {
      "column": "37",
      "line": "227",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_USAT",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SEL",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_SEL(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "230",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SEL",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SADD8",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_SADD8(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "232",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SADD8",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SADD16",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_SADD16(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "233",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SADD16",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SSUB8",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_SSUB8(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "234",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SSUB8",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SSUB16",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_SSUB16(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "235",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SSUB16",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SADDSUBX",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_SADDSUBX(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "236",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SADDSUBX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SSUBADDX",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_SSUBADDX(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "237",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SSUBADDX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SHADD8",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_SHADD8(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "239",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SHADD8",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SHADD16",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_SHADD16(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "240",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SHADD16",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SHSUB8",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_SHSUB8(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "241",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SHSUB8",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SHSUB16",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_SHSUB16(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "242",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SHSUB16",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SHADDSUBX",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_SHADDSUBX(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "243",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SHADDSUBX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SHSUBADDX",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_SHSUBADDX(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "244",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SHSUBADDX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_QADD8",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_QADD8(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "246",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_QADD8",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_QADD16",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_QADD16(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "247",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_QADD16",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_QSUB8",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_QSUB8(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "248",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_QSUB8",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_QSUB16",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_QSUB16(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "249",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_QSUB16",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_QADDSUBX",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_QADDSUBX(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "250",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_QADDSUBX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_QSUBADDX",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_QSUBADDX(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "251",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_QSUBADDX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_UADD8",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_UADD8(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "253",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_UADD8",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_UADD16",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_UADD16(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "254",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_UADD16",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_USUB8",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_USUB8(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "255",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_USUB8",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_USUB16",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_USUB16(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "256",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_USUB16",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_UADDSUBX",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_UADDSUBX(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "257",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_UADDSUBX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_USUBADDX",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_USUBADDX(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "258",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_USUBADDX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_UHADD8",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_UHADD8(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "260",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_UHADD8",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_UHADD16",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_UHADD16(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "261",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_UHADD16",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_UHSUB8",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_UHSUB8(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "262",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_UHSUB8",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_UHSUB16",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_UHSUB16(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "263",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_UHSUB16",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_UHADDSUBX",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_UHADDSUBX(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "264",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_UHADDSUBX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_UHSUBADDX",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_UHSUBADDX(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "265",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_UHSUBADDX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_UQADD8",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_UQADD8(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "267",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_UQADD8",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_UQADD16",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_UQADD16(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "268",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_UQADD16",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_UQSUB8",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_UQSUB8(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "269",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_UQSUB8",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_UQSUB16",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_UQSUB16(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "270",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_UQSUB16",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_UQADDSUBX",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_UQADDSUBX(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "271",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_UQADDSUBX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_UQSUBADDX",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_UQSUBADDX(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "272",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_UQSUBADDX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_USAD8",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_USAD8(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "274",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_USAD8",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_USADA8",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_USADA8(unsigned int, unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "275",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_USADA8",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SSAT16",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_SSAT16(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "278",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SSAT16",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_USAT16",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_USAT16(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "280",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_USAT16",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SMUAD",
    "What": "Function",
    "defdec": "Dec",
    "display": "int __iar_builtin_SMUAD(unsigned int, unsigned int)",
    "location": {
      "column": "28",
      "line": "283",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SMUAD",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SMUSD",
    "What": "Function",
    "defdec": "Dec",
    "display": "int __iar_builtin_SMUSD(unsigned int, unsigned int)",
    "location": {
      "column": "28",
      "line": "284",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SMUSD",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SMUADX",
    "What": "Function",
    "defdec": "Dec",
    "display": "int __iar_builtin_SMUADX(unsigned int, unsigned int)",
    "location": {
      "column": "28",
      "line": "285",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SMUADX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SMUSDX",
    "What": "Function",
    "defdec": "Dec",
    "display": "int __iar_builtin_SMUSDX(unsigned int, unsigned int)",
    "location": {
      "column": "28",
      "line": "286",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SMUSDX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SMLAD",
    "What": "Function",
    "defdec": "Dec",
    "display": "int __iar_builtin_SMLAD(unsigned int, unsigned int, int)",
    "location": {
      "column": "28",
      "line": "288",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SMLAD",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SMLSD",
    "What": "Function",
    "defdec": "Dec",
    "display": "int __iar_builtin_SMLSD(unsigned int, unsigned int, int)",
    "location": {
      "column": "28",
      "line": "289",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SMLSD",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SMLADX",
    "What": "Function",
    "defdec": "Dec",
    "display": "int __iar_builtin_SMLADX(unsigned int, unsigned int, int)",
    "location": {
      "column": "28",
      "line": "290",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SMLADX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SMLSDX",
    "What": "Function",
    "defdec": "Dec",
    "display": "int __iar_builtin_SMLSDX(unsigned int, unsigned int, int)",
    "location": {
      "column": "28",
      "line": "291",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SMLSDX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SMLALD",
    "What": "Function",
    "defdec": "Dec",
    "display": "long long __iar_builtin_SMLALD(unsigned int, unsigned int, long long)",
    "location": {
      "column": "34",
      "line": "293",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SMLALD",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SMLALDX",
    "What": "Function",
    "defdec": "Dec",
    "display": "long long __iar_builtin_SMLALDX(unsigned int, unsigned int, long long)",
    "location": {
      "column": "34",
      "line": "297",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SMLALDX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SMLSLD",
    "What": "Function",
    "defdec": "Dec",
    "display": "long long __iar_builtin_SMLSLD(unsigned int, unsigned int, long long)",
    "location": {
      "column": "34",
      "line": "301",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SMLSLD",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SMLSLDX",
    "What": "Function",
    "defdec": "Dec",
    "display": "long long __iar_builtin_SMLSLDX(unsigned int, unsigned int, long long)",
    "location": {
      "column": "34",
      "line": "305",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SMLSLDX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_PKHBT",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_PKHBT(unsigned int, unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "309",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_PKHBT",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_PKHTB",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_PKHTB(unsigned int, unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "312",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_PKHTB",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SMLABB",
    "What": "Function",
    "defdec": "Dec",
    "display": "int __iar_builtin_SMLABB(unsigned int, unsigned int, int)",
    "location": {
      "column": "28",
      "line": "316",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SMLABB",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SMLABT",
    "What": "Function",
    "defdec": "Dec",
    "display": "int __iar_builtin_SMLABT(unsigned int, unsigned int, int)",
    "location": {
      "column": "28",
      "line": "317",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SMLABT",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SMLATB",
    "What": "Function",
    "defdec": "Dec",
    "display": "int __iar_builtin_SMLATB(unsigned int, unsigned int, int)",
    "location": {
      "column": "28",
      "line": "318",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SMLATB",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SMLATT",
    "What": "Function",
    "defdec": "Dec",
    "display": "int __iar_builtin_SMLATT(unsigned int, unsigned int, int)",
    "location": {
      "column": "28",
      "line": "319",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SMLATT",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SMLAWB",
    "What": "Function",
    "defdec": "Dec",
    "display": "int __iar_builtin_SMLAWB(int, unsigned int, int)",
    "location": {
      "column": "28",
      "line": "321",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SMLAWB",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SMLAWT",
    "What": "Function",
    "defdec": "Dec",
    "display": "int __iar_builtin_SMLAWT(int, unsigned int, int)",
    "location": {
      "column": "28",
      "line": "322",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SMLAWT",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SMMLA",
    "What": "Function",
    "defdec": "Dec",
    "display": "int __iar_builtin_SMMLA(int, int, int)",
    "location": {
      "column": "28",
      "line": "324",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SMMLA",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SMMLAR",
    "What": "Function",
    "defdec": "Dec",
    "display": "int __iar_builtin_SMMLAR(int, int, int)",
    "location": {
      "column": "28",
      "line": "325",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SMMLAR",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SMMLS",
    "What": "Function",
    "defdec": "Dec",
    "display": "int __iar_builtin_SMMLS(int, int, int)",
    "location": {
      "column": "28",
      "line": "326",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SMMLS",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SMMLSR",
    "What": "Function",
    "defdec": "Dec",
    "display": "int __iar_builtin_SMMLSR(int, int, int)",
    "location": {
      "column": "28",
      "line": "327",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SMMLSR",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SMMUL",
    "What": "Function",
    "defdec": "Dec",
    "display": "int __iar_builtin_SMMUL(int, int)",
    "location": {
      "column": "28",
      "line": "329",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SMMUL",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SMMULR",
    "What": "Function",
    "defdec": "Dec",
    "display": "int __iar_builtin_SMMULR(int, int)",
    "location": {
      "column": "28",
      "line": "330",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SMMULR",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SMULBB",
    "What": "Function",
    "defdec": "Dec",
    "display": "int __iar_builtin_SMULBB(unsigned int, unsigned int)",
    "location": {
      "column": "28",
      "line": "332",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SMULBB",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SMULBT",
    "What": "Function",
    "defdec": "Dec",
    "display": "int __iar_builtin_SMULBT(unsigned int, unsigned int)",
    "location": {
      "column": "28",
      "line": "333",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SMULBT",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SMULTB",
    "What": "Function",
    "defdec": "Dec",
    "display": "int __iar_builtin_SMULTB(unsigned int, unsigned int)",
    "location": {
      "column": "28",
      "line": "334",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SMULTB",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SMULTT",
    "What": "Function",
    "defdec": "Dec",
    "display": "int __iar_builtin_SMULTT(unsigned int, unsigned int)",
    "location": {
      "column": "28",
      "line": "335",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SMULTT",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SMULWB",
    "What": "Function",
    "defdec": "Dec",
    "display": "int __iar_builtin_SMULWB(int, unsigned int)",
    "location": {
      "column": "28",
      "line": "337",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SMULWB",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SMULWT",
    "What": "Function",
    "defdec": "Dec",
    "display": "int __iar_builtin_SMULWT(int, unsigned int)",
    "location": {
      "column": "28",
      "line": "338",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SMULWT",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SXTAB",
    "What": "Function",
    "defdec": "Dec",
    "display": "int __iar_builtin_SXTAB(int, unsigned int)",
    "location": {
      "column": "28",
      "line": "340",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SXTAB",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SXTAH",
    "What": "Function",
    "defdec": "Dec",
    "display": "int __iar_builtin_SXTAH(int, unsigned int)",
    "location": {
      "column": "28",
      "line": "341",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SXTAH",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_UXTAB",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_UXTAB(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "342",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_UXTAB",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_UXTAH",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_UXTAH(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "343",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_UXTAH",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_UMAAL",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned long long __iar_builtin_UMAAL(unsigned int, unsigned int, unsigned int, unsigned int)",
    "location": {
      "column": "43",
      "line": "345",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_UMAAL",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SMLALBB",
    "What": "Function",
    "defdec": "Dec",
    "display": "long long __iar_builtin_SMLALBB(unsigned int, unsigned int, long long)",
    "location": {
      "column": "34",
      "line": "350",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SMLALBB",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SMLALBT",
    "What": "Function",
    "defdec": "Dec",
    "display": "long long __iar_builtin_SMLALBT(unsigned int, unsigned int, long long)",
    "location": {
      "column": "34",
      "line": "354",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SMLALBT",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SMLALTB",
    "What": "Function",
    "defdec": "Dec",
    "display": "long long __iar_builtin_SMLALTB(unsigned int, unsigned int, long long)",
    "location": {
      "column": "34",
      "line": "358",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SMLALTB",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SMLALTT",
    "What": "Function",
    "defdec": "Dec",
    "display": "long long __iar_builtin_SMLALTT(unsigned int, unsigned int, long long)",
    "location": {
      "column": "34",
      "line": "362",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SMLALTT",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_UXTB16",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_UXTB16(unsigned int)",
    "location": {
      "column": "37",
      "line": "366",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_UXTB16",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_UXTAB16",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_UXTAB16(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "367",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_UXTAB16",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SXTB16",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_SXTB16(unsigned int)",
    "location": {
      "column": "37",
      "line": "369",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SXTB16",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SXTAB16",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_SXTAB16(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "370",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SXTAB16",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SASX",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_SASX(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "372",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SASX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SSAX",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_SSAX(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "373",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SSAX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SHASX",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_SHASX(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "374",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SHASX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SHSAX",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_SHSAX(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "375",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SHSAX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_QASX",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_QASX(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "376",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_QASX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_QSAX",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_QSAX(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "377",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_QSAX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_UASX",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_UASX(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "379",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_UASX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_USAX",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_USAX(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "380",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_USAX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_UHASX",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_UHASX(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "381",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_UHASX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_UHSAX",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_UHSAX(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "382",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_UHSAX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_UQASX",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_UQASX(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "383",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_UQASX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_UQSAX",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_UQSAX(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "384",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_UQSAX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_DMB",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_DMB(void)",
    "location": {
      "column": "19",
      "line": "387",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_DMB",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_DSB",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_DSB(void)",
    "location": {
      "column": "19",
      "line": "388",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_DSB",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_ISB",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_ISB(void)",
    "location": {
      "column": "19",
      "line": "389",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_ISB",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_DMBx",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_DMBx(unsigned int)",
    "location": {
      "column": "19",
      "line": "390",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_DMBx",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_DSBx",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_DSBx(unsigned int)",
    "location": {
      "column": "19",
      "line": "391",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_DSBx",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_ISBx",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_ISBx(unsigned int)",
    "location": {
      "column": "19",
      "line": "392",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_ISBx",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_TT",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_TT(unsigned int)",
    "location": {
      "column": "27",
      "line": "395",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_TT",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_TTT",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_TTT(unsigned int)",
    "location": {
      "column": "27",
      "line": "396",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_TTT",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_TTA",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_TTA(unsigned int)",
    "location": {
      "column": "27",
      "line": "397",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_TTA",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_TTAT",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_TTAT(unsigned int)",
    "location": {
      "column": "27",
      "line": "398",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_TTAT",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__get_LR",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __get_LR(void)",
    "location": {
      "column": "27",
      "line": "400",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__get_LR",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__set_LR",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __set_LR(unsigned int)",
    "location": {
      "column": "19",
      "line": "401",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__set_LR",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__get_SP",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __get_SP(void)",
    "location": {
      "column": "27",
      "line": "403",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__get_SP",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__set_SP",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __set_SP(unsigned int)",
    "location": {
      "column": "19",
      "line": "404",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__set_SP",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_VSQRT_F32",
    "What": "Function",
    "defdec": "Dec",
    "display": "float __iar_builtin_VSQRT_F32(float)",
    "location": {
      "column": "30",
      "line": "407",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_VSQRT_F32",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_VSQRT_F64",
    "What": "Function",
    "defdec": "Dec",
    "display": "double __iar_builtin_VSQRT_F64(double)",
    "location": {
      "column": "31",
      "line": "408",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_VSQRT_F64",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_VFMA_F32",
    "What": "Function",
    "defdec": "Dec",
    "display": "float __iar_builtin_VFMA_F32(float, float, float)",
    "location": {
      "column": "30",
      "line": "411",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_VFMA_F32",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_VFMS_F32",
    "What": "Function",
    "defdec": "Dec",
    "display": "float __iar_builtin_VFMS_F32(float, float, float)",
    "location": {
      "column": "30",
      "line": "412",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_VFMS_F32",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_VFNMA_F32",
    "What": "Function",
    "defdec": "Dec",
    "display": "float __iar_builtin_VFNMA_F32(float, float, float)",
    "location": {
      "column": "30",
      "line": "413",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_VFNMA_F32",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_VFNMS_F32",
    "What": "Function",
    "defdec": "Dec",
    "display": "float __iar_builtin_VFNMS_F32(float, float, float)",
    "location": {
      "column": "30",
      "line": "414",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_VFNMS_F32",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_VFMA_F64",
    "What": "Function",
    "defdec": "Dec",
    "display": "double __iar_builtin_VFMA_F64(double, double, double)",
    "location": {
      "column": "31",
      "line": "415",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_VFMA_F64",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_VFMS_F64",
    "What": "Function",
    "defdec": "Dec",
    "display": "double __iar_builtin_VFMS_F64(double, double, double)",
    "location": {
      "column": "31",
      "line": "416",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_VFMS_F64",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_VFNMA_F64",
    "What": "Function",
    "defdec": "Dec",
    "display": "double __iar_builtin_VFNMA_F64(double, double, double)",
    "location": {
      "column": "31",
      "line": "417",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_VFNMA_F64",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_VFNMS_F64",
    "What": "Function",
    "defdec": "Dec",
    "display": "double __iar_builtin_VFNMS_F64(double, double, double)",
    "location": {
      "column": "31",
      "line": "418",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_VFNMS_F64",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_CRC32B",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_CRC32B(unsigned int, unsigned char)",
    "location": {
      "column": "37",
      "line": "421",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_CRC32B",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_CRC32H",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_CRC32H(unsigned int, unsigned short)",
    "location": {
      "column": "37",
      "line": "422",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_CRC32H",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_CRC32W",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_CRC32W(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "423",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_CRC32W",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_CRC32CB",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_CRC32CB(unsigned int, unsigned char)",
    "location": {
      "column": "37",
      "line": "424",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_CRC32CB",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_CRC32CH",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_CRC32CH(unsigned int, unsigned short)",
    "location": {
      "column": "37",
      "line": "425",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_CRC32CH",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_CRC32CW",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_CRC32CW(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "426",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_CRC32CW",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_VMAXNM_F32",
    "What": "Function",
    "defdec": "Dec",
    "display": "float __iar_builtin_VMAXNM_F32(float, float)",
    "location": {
      "column": "30",
      "line": "429",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_VMAXNM_F32",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_VMINNM_F32",
    "What": "Function",
    "defdec": "Dec",
    "display": "float __iar_builtin_VMINNM_F32(float, float)",
    "location": {
      "column": "30",
      "line": "430",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_VMINNM_F32",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_VMAXNM_F64",
    "What": "Function",
    "defdec": "Dec",
    "display": "double __iar_builtin_VMAXNM_F64(double, double)",
    "location": {
      "column": "31",
      "line": "431",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_VMAXNM_F64",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_VMINNM_F64",
    "What": "Function",
    "defdec": "Dec",
    "display": "double __iar_builtin_VMINNM_F64(double, double)",
    "location": {
      "column": "31",
      "line": "432",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_VMINNM_F64",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_VRINTA_F32",
    "What": "Function",
    "defdec": "Dec",
    "display": "float __iar_builtin_VRINTA_F32(float)",
    "location": {
      "column": "30",
      "line": "435",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_VRINTA_F32",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_VRINTM_F32",
    "What": "Function",
    "defdec": "Dec",
    "display": "float __iar_builtin_VRINTM_F32(float)",
    "location": {
      "column": "30",
      "line": "436",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_VRINTM_F32",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_VRINTN_F32",
    "What": "Function",
    "defdec": "Dec",
    "display": "float __iar_builtin_VRINTN_F32(float)",
    "location": {
      "column": "30",
      "line": "437",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_VRINTN_F32",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_VRINTP_F32",
    "What": "Function",
    "defdec": "Dec",
    "display": "float __iar_builtin_VRINTP_F32(float)",
    "location": {
      "column": "30",
      "line": "438",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_VRINTP_F32",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_VRINTX_F32",
    "What": "Function",
    "defdec": "Dec",
    "display": "float __iar_builtin_VRINTX_F32(float)",
    "location": {
      "column": "30",
      "line": "439",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_VRINTX_F32",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_VRINTR_F32",
    "What": "Function",
    "defdec": "Dec",
    "display": "float __iar_builtin_VRINTR_F32(float)",
    "location": {
      "column": "30",
      "line": "440",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_VRINTR_F32",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_VRINTZ_F32",
    "What": "Function",
    "defdec": "Dec",
    "display": "float __iar_builtin_VRINTZ_F32(float)",
    "location": {
      "column": "30",
      "line": "441",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_VRINTZ_F32",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_VRINTA_F64",
    "What": "Function",
    "defdec": "Dec",
    "display": "double __iar_builtin_VRINTA_F64(double)",
    "location": {
      "column": "31",
      "line": "442",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_VRINTA_F64",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_VRINTM_F64",
    "What": "Function",
    "defdec": "Dec",
    "display": "double __iar_builtin_VRINTM_F64(double)",
    "location": {
      "column": "31",
      "line": "443",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_VRINTM_F64",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_VRINTN_F64",
    "What": "Function",
    "defdec": "Dec",
    "display": "double __iar_builtin_VRINTN_F64(double)",
    "location": {
      "column": "31",
      "line": "444",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_VRINTN_F64",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_VRINTP_F64",
    "What": "Function",
    "defdec": "Dec",
    "display": "double __iar_builtin_VRINTP_F64(double)",
    "location": {
      "column": "31",
      "line": "445",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_VRINTP_F64",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_VRINTX_F64",
    "What": "Function",
    "defdec": "Dec",
    "display": "double __iar_builtin_VRINTX_F64(double)",
    "location": {
      "column": "31",
      "line": "446",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_VRINTX_F64",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_VRINTR_F64",
    "What": "Function",
    "defdec": "Dec",
    "display": "double __iar_builtin_VRINTR_F64(double)",
    "location": {
      "column": "31",
      "line": "447",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_VRINTR_F64",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_VRINTZ_F64",
    "What": "Function",
    "defdec": "Dec",
    "display": "double __iar_builtin_VRINTZ_F64(double)",
    "location": {
      "column": "31",
      "line": "448",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_VRINTZ_F64",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:intrinsics.h@294@macro@__INTRINSICS_INCLUDED",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__INTRINSICS_INCLUDED",
    "location": {
      "column": "9",
      "line": "12",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\intrinsics.h"
    },
    "name": "__INTRINSICS_INCLUDED",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:intrinsics.h@791@macro@__no_operation",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__no_operation",
    "location": {
      "column": "9",
      "line": "34",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\intrinsics.h"
    },
    "name": "__no_operation",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:intrinsics.h@841@macro@__disable_interrupt",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__disable_interrupt",
    "location": {
      "column": "9",
      "line": "35",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\intrinsics.h"
    },
    "name": "__disable_interrupt",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:intrinsics.h@901@macro@__enable_interrupt",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__enable_interrupt",
    "location": {
      "column": "9",
      "line": "36",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\intrinsics.h"
    },
    "name": "__enable_interrupt",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:intrinsics.h@959@macro@__get_interrupt_state",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__get_interrupt_state",
    "location": {
      "column": "9",
      "line": "37",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\intrinsics.h"
    },
    "name": "__get_interrupt_state",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:intrinsics.h@1023@macro@__set_interrupt_state",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__set_interrupt_state",
    "location": {
      "column": "9",
      "line": "38",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\intrinsics.h"
    },
    "name": "__set_interrupt_state",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:intrinsics.h@1186@macro@__get_PSR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__get_PSR",
    "location": {
      "column": "13",
      "line": "43",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\intrinsics.h"
    },
    "name": "__get_PSR",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:intrinsics.h@1266@macro@__get_IPSR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__get_IPSR",
    "location": {
      "column": "13",
      "line": "46",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\intrinsics.h"
    },
    "name": "__get_IPSR",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:intrinsics.h@1346@macro@__get_MSP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__get_MSP",
    "location": {
      "column": "13",
      "line": "49",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\intrinsics.h"
    },
    "name": "__get_MSP",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:intrinsics.h@1425@macro@__set_MSP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__set_MSP",
    "location": {
      "column": "13",
      "line": "52",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\intrinsics.h"
    },
    "name": "__set_MSP",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:intrinsics.h@1504@macro@__get_PSP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__get_PSP",
    "location": {
      "column": "13",
      "line": "55",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\intrinsics.h"
    },
    "name": "__get_PSP",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:intrinsics.h@1583@macro@__set_PSP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__set_PSP",
    "location": {
      "column": "13",
      "line": "58",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\intrinsics.h"
    },
    "name": "__set_PSP",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:intrinsics.h@1666@macro@__get_PRIMASK",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__get_PRIMASK",
    "location": {
      "column": "13",
      "line": "61",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\intrinsics.h"
    },
    "name": "__get_PRIMASK",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:intrinsics.h@1753@macro@__set_PRIMASK",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__set_PRIMASK",
    "location": {
      "column": "13",
      "line": "64",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\intrinsics.h"
    },
    "name": "__set_PRIMASK",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:intrinsics.h@1840@macro@__get_CONTROL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__get_CONTROL",
    "location": {
      "column": "13",
      "line": "67",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\intrinsics.h"
    },
    "name": "__get_CONTROL",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:intrinsics.h@1927@macro@__set_CONTROL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__set_CONTROL",
    "location": {
      "column": "13",
      "line": "70",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\intrinsics.h"
    },
    "name": "__set_CONTROL",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:intrinsics.h@2082@macro@__get_FAULTMASK",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__get_FAULTMASK",
    "location": {
      "column": "15",
      "line": "76",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\intrinsics.h"
    },
    "name": "__get_FAULTMASK",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:intrinsics.h@2179@macro@__set_FAULTMASK",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__set_FAULTMASK",
    "location": {
      "column": "15",
      "line": "79",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\intrinsics.h"
    },
    "name": "__set_FAULTMASK",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:intrinsics.h@2274@macro@__get_BASEPRI",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__get_BASEPRI",
    "location": {
      "column": "15",
      "line": "82",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\intrinsics.h"
    },
    "name": "__get_BASEPRI",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:intrinsics.h@2365@macro@__set_BASEPRI",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__set_BASEPRI",
    "location": {
      "column": "15",
      "line": "85",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\intrinsics.h"
    },
    "name": "__set_BASEPRI",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:intrinsics.h@2750@macro@__disable_fiq",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__disable_fiq",
    "location": {
      "column": "11",
      "line": "101",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\intrinsics.h"
    },
    "name": "__disable_fiq",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:intrinsics.h@2828@macro@__enable_fiq",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__enable_fiq",
    "location": {
      "column": "11",
      "line": "104",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\intrinsics.h"
    },
    "name": "__enable_fiq",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:intrinsics.h@2924@macro@__SWP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__SWP",
    "location": {
      "column": "11",
      "line": "109",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\intrinsics.h"
    },
    "name": "__SWP",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:intrinsics.h@2980@macro@__SWPB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__SWPB",
    "location": {
      "column": "11",
      "line": "112",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\intrinsics.h"
    },
    "name": "__SWPB",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:intrinsics.h@3069@macro@__CDP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__CDP",
    "location": {
      "column": "11",
      "line": "117",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\intrinsics.h"
    },
    "name": "__CDP",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:intrinsics.h@3125@macro@__CDP2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__CDP2",
    "location": {
      "column": "11",
      "line": "120",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\intrinsics.h"
    },
    "name": "__CDP2",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:intrinsics.h@3210@macro@__MCR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__MCR",
    "location": {
      "column": "11",
      "line": "125",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\intrinsics.h"
    },
    "name": "__MCR",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:intrinsics.h@3265@macro@__MRC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__MRC",
    "location": {
      "column": "11",
      "line": "128",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\intrinsics.h"
    },
    "name": "__MRC",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:intrinsics.h@3321@macro@__MCR2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__MCR2",
    "location": {
      "column": "11",
      "line": "131",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\intrinsics.h"
    },
    "name": "__MCR2",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:intrinsics.h@3379@macro@__MRC2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__MRC2",
    "location": {
      "column": "11",
      "line": "134",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\intrinsics.h"
    },
    "name": "__MRC2",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:intrinsics.h@3437@macro@__MCRR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__MCRR",
    "location": {
      "column": "11",
      "line": "137",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\intrinsics.h"
    },
    "name": "__MCRR",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:intrinsics.h@3496@macro@__MCRR2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__MCRR2",
    "location": {
      "column": "11",
      "line": "140",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\intrinsics.h"
    },
    "name": "__MCRR2",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:intrinsics.h@3556@macro@__MRRC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__MRRC",
    "location": {
      "column": "11",
      "line": "143",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\intrinsics.h"
    },
    "name": "__MRRC",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:intrinsics.h@3615@macro@__MRRC2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__MRRC2",
    "location": {
      "column": "11",
      "line": "146",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\intrinsics.h"
    },
    "name": "__MRRC2",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:intrinsics.h@3708@macro@__LDC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__LDC",
    "location": {
      "column": "11",
      "line": "151",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\intrinsics.h"
    },
    "name": "__LDC",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:intrinsics.h@3764@macro@__LDCL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__LDCL",
    "location": {
      "column": "11",
      "line": "154",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\intrinsics.h"
    },
    "name": "__LDCL",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:intrinsics.h@3822@macro@__LDC2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__LDC2",
    "location": {
      "column": "11",
      "line": "157",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\intrinsics.h"
    },
    "name": "__LDC2",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:intrinsics.h@3881@macro@__LDC2L",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__LDC2L",
    "location": {
      "column": "11",
      "line": "160",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\intrinsics.h"
    },
    "name": "__LDC2L",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:intrinsics.h@3975@macro@__STC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__STC",
    "location": {
      "column": "11",
      "line": "165",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\intrinsics.h"
    },
    "name": "__STC",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:intrinsics.h@4031@macro@__STCL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__STCL",
    "location": {
      "column": "11",
      "line": "168",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\intrinsics.h"
    },
    "name": "__STCL",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:intrinsics.h@4089@macro@__STC2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__STC2",
    "location": {
      "column": "11",
      "line": "171",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\intrinsics.h"
    },
    "name": "__STC2",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:intrinsics.h@4148@macro@__STC2L",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__STC2L",
    "location": {
      "column": "11",
      "line": "174",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\intrinsics.h"
    },
    "name": "__STC2L",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:intrinsics.h@4291@macro@__LDC_noidx",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__LDC_noidx",
    "location": {
      "column": "11",
      "line": "179",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\intrinsics.h"
    },
    "name": "__LDC_noidx",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:intrinsics.h@4365@macro@__LDCL_noidx",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__LDCL_noidx",
    "location": {
      "column": "11",
      "line": "182",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\intrinsics.h"
    },
    "name": "__LDCL_noidx",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:intrinsics.h@4441@macro@__LDC2_noidx",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__LDC2_noidx",
    "location": {
      "column": "11",
      "line": "185",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\intrinsics.h"
    },
    "name": "__LDC2_noidx",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:intrinsics.h@4518@macro@__LDC2L_noidx",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__LDC2L_noidx",
    "location": {
      "column": "11",
      "line": "188",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\intrinsics.h"
    },
    "name": "__LDC2L_noidx",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:intrinsics.h@4664@macro@__STC_noidx",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__STC_noidx",
    "location": {
      "column": "11",
      "line": "193",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\intrinsics.h"
    },
    "name": "__STC_noidx",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:intrinsics.h@4738@macro@__STCL_noidx",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__STCL_noidx",
    "location": {
      "column": "11",
      "line": "196",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\intrinsics.h"
    },
    "name": "__STCL_noidx",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:intrinsics.h@4814@macro@__STC2_noidx",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__STC2_noidx",
    "location": {
      "column": "11",
      "line": "199",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\intrinsics.h"
    },
    "name": "__STC2_noidx",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:intrinsics.h@4891@macro@__STC2L_noidx",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__STC2L_noidx",
    "location": {
      "column": "11",
      "line": "202",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\intrinsics.h"
    },
    "name": "__STC2L_noidx",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:intrinsics.h@4987@macro@__VSQRT_F64",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__VSQRT_F64",
    "location": {
      "column": "11",
      "line": "207",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\intrinsics.h"
    },
    "name": "__VSQRT_F64",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:intrinsics.h@5066@macro@__VSQRT_F32",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__VSQRT_F32",
    "location": {
      "column": "11",
      "line": "210",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\intrinsics.h"
    },
    "name": "__VSQRT_F32",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:intrinsics.h@5161@macro@__VFMA_F64",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__VFMA_F64",
    "location": {
      "column": "11",
      "line": "215",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\intrinsics.h"
    },
    "name": "__VFMA_F64",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:intrinsics.h@5254@macro@__VFMS_F64",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__VFMS_F64",
    "location": {
      "column": "11",
      "line": "218",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\intrinsics.h"
    },
    "name": "__VFMS_F64",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:intrinsics.h@5348@macro@__VFNMA_F64",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__VFNMA_F64",
    "location": {
      "column": "11",
      "line": "221",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\intrinsics.h"
    },
    "name": "__VFNMA_F64",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:intrinsics.h@5443@macro@__VFNMS_F64",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__VFNMS_F64",
    "location": {
      "column": "11",
      "line": "224",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\intrinsics.h"
    },
    "name": "__VFNMS_F64",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:intrinsics.h@5537@macro@__VFMA_F32",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__VFMA_F32",
    "location": {
      "column": "11",
      "line": "227",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\intrinsics.h"
    },
    "name": "__VFMA_F32",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:intrinsics.h@5630@macro@__VFMS_F32",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__VFMS_F32",
    "location": {
      "column": "11",
      "line": "230",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\intrinsics.h"
    },
    "name": "__VFMS_F32",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:intrinsics.h@5724@macro@__VFNMA_F32",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__VFNMA_F32",
    "location": {
      "column": "11",
      "line": "233",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\intrinsics.h"
    },
    "name": "__VFNMA_F32",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:intrinsics.h@5819@macro@__VFNMS_F32",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__VFNMS_F32",
    "location": {
      "column": "11",
      "line": "236",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\intrinsics.h"
    },
    "name": "__VFNMS_F32",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:intrinsics.h@6007@macro@__VRINTA_F64",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__VRINTA_F64",
    "location": {
      "column": "11",
      "line": "243",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\intrinsics.h"
    },
    "name": "__VRINTA_F64",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:intrinsics.h@6089@macro@__VRINTM_F64",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__VRINTM_F64",
    "location": {
      "column": "11",
      "line": "246",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\intrinsics.h"
    },
    "name": "__VRINTM_F64",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:intrinsics.h@6171@macro@__VRINTN_F64",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__VRINTN_F64",
    "location": {
      "column": "11",
      "line": "249",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\intrinsics.h"
    },
    "name": "__VRINTN_F64",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:intrinsics.h@6253@macro@__VRINTP_F64",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__VRINTP_F64",
    "location": {
      "column": "11",
      "line": "252",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\intrinsics.h"
    },
    "name": "__VRINTP_F64",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:intrinsics.h@6335@macro@__VRINTX_F64",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__VRINTX_F64",
    "location": {
      "column": "11",
      "line": "255",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\intrinsics.h"
    },
    "name": "__VRINTX_F64",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:intrinsics.h@6417@macro@__VRINTR_F64",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__VRINTR_F64",
    "location": {
      "column": "11",
      "line": "258",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\intrinsics.h"
    },
    "name": "__VRINTR_F64",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:intrinsics.h@6499@macro@__VRINTZ_F64",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__VRINTZ_F64",
    "location": {
      "column": "11",
      "line": "261",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\intrinsics.h"
    },
    "name": "__VRINTZ_F64",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:intrinsics.h@6581@macro@__VRINTA_F32",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__VRINTA_F32",
    "location": {
      "column": "11",
      "line": "264",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\intrinsics.h"
    },
    "name": "__VRINTA_F32",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:intrinsics.h@6663@macro@__VRINTM_F32",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__VRINTM_F32",
    "location": {
      "column": "11",
      "line": "267",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\intrinsics.h"
    },
    "name": "__VRINTM_F32",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:intrinsics.h@6745@macro@__VRINTN_F32",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__VRINTN_F32",
    "location": {
      "column": "11",
      "line": "270",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\intrinsics.h"
    },
    "name": "__VRINTN_F32",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:intrinsics.h@6827@macro@__VRINTP_F32",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__VRINTP_F32",
    "location": {
      "column": "11",
      "line": "273",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\intrinsics.h"
    },
    "name": "__VRINTP_F32",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:intrinsics.h@6909@macro@__VRINTX_F32",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__VRINTX_F32",
    "location": {
      "column": "11",
      "line": "276",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\intrinsics.h"
    },
    "name": "__VRINTX_F32",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:intrinsics.h@6991@macro@__VRINTR_F32",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__VRINTR_F32",
    "location": {
      "column": "11",
      "line": "279",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\intrinsics.h"
    },
    "name": "__VRINTR_F32",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:intrinsics.h@7073@macro@__VRINTZ_F32",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__VRINTZ_F32",
    "location": {
      "column": "11",
      "line": "282",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\intrinsics.h"
    },
    "name": "__VRINTZ_F32",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:intrinsics.h@7178@macro@__VMINNM_F64",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__VMINNM_F64",
    "location": {
      "column": "11",
      "line": "287",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\intrinsics.h"
    },
    "name": "__VMINNM_F64",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:intrinsics.h@7269@macro@__VMAXNM_F64",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__VMAXNM_F64",
    "location": {
      "column": "11",
      "line": "290",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\intrinsics.h"
    },
    "name": "__VMAXNM_F64",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:intrinsics.h@7360@macro@__VMINNM_F32",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__VMINNM_F32",
    "location": {
      "column": "11",
      "line": "293",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\intrinsics.h"
    },
    "name": "__VMINNM_F32",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:intrinsics.h@7451@macro@__VMAXNM_F32",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__VMAXNM_F32",
    "location": {
      "column": "11",
      "line": "296",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\intrinsics.h"
    },
    "name": "__VMAXNM_F32",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:intrinsics.h@7561@macro@__CRC32B",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__CRC32B",
    "location": {
      "column": "11",
      "line": "301",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\intrinsics.h"
    },
    "name": "__CRC32B",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:intrinsics.h@7642@macro@__CRC32H",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__CRC32H",
    "location": {
      "column": "11",
      "line": "304",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\intrinsics.h"
    },
    "name": "__CRC32H",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:intrinsics.h@7723@macro@__CRC32W",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__CRC32W",
    "location": {
      "column": "11",
      "line": "307",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\intrinsics.h"
    },
    "name": "__CRC32W",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:intrinsics.h@7805@macro@__CRC32CB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__CRC32CB",
    "location": {
      "column": "11",
      "line": "310",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\intrinsics.h"
    },
    "name": "__CRC32CB",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:intrinsics.h@7888@macro@__CRC32CH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__CRC32CH",
    "location": {
      "column": "11",
      "line": "313",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\intrinsics.h"
    },
    "name": "__CRC32CH",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:intrinsics.h@7971@macro@__CRC32CW",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__CRC32CW",
    "location": {
      "column": "11",
      "line": "316",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\intrinsics.h"
    },
    "name": "__CRC32CW",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:intrinsics.h@8122@macro@__get_APSR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__get_APSR",
    "location": {
      "column": "13",
      "line": "322",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\intrinsics.h"
    },
    "name": "__get_APSR",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:intrinsics.h@8205@macro@__set_APSR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__set_APSR",
    "location": {
      "column": "13",
      "line": "325",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\intrinsics.h"
    },
    "name": "__set_APSR",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:intrinsics.h@8592@macro@__get_FPSCR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__get_FPSCR",
    "location": {
      "column": "11",
      "line": "339",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\intrinsics.h"
    },
    "name": "__get_FPSCR",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:intrinsics.h@8669@macro@__set_FPSCR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__set_FPSCR",
    "location": {
      "column": "11",
      "line": "342",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\intrinsics.h"
    },
    "name": "__set_FPSCR",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:intrinsics.h@8818@macro@__CLZ",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__CLZ",
    "location": {
      "column": "11",
      "line": "347",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\intrinsics.h"
    },
    "name": "__CLZ",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:intrinsics.h@8873@macro@__ROR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__ROR",
    "location": {
      "column": "11",
      "line": "350",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\intrinsics.h"
    },
    "name": "__ROR",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:intrinsics.h@8938@macro@__RRX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__RRX",
    "location": {
      "column": "11",
      "line": "353",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\intrinsics.h"
    },
    "name": "__RRX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:intrinsics.h@9713@macro@__QCFlag",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__QCFlag",
    "location": {
      "column": "11",
      "line": "385",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\intrinsics.h"
    },
    "name": "__QCFlag",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:intrinsics.h@9791@macro@__reset_QC_flag",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__reset_QC_flag",
    "location": {
      "column": "11",
      "line": "388",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\intrinsics.h"
    },
    "name": "__reset_QC_flag",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:intrinsics.h@9868@macro@__SMUL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__SMUL",
    "location": {
      "column": "11",
      "line": "392",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\intrinsics.h"
    },
    "name": "__SMUL",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:intrinsics.h@10005@macro@__REV",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__REV",
    "location": {
      "column": "11",
      "line": "397",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\intrinsics.h"
    },
    "name": "__REV",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:intrinsics.h@10072@macro@__REVSH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__REVSH",
    "location": {
      "column": "11",
      "line": "400",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\intrinsics.h"
    },
    "name": "__REVSH",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:intrinsics.h@10142@macro@__REV16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__REV16",
    "location": {
      "column": "11",
      "line": "404",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\intrinsics.h"
    },
    "name": "__REV16",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:intrinsics.h@10210@macro@__RBIT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__RBIT",
    "location": {
      "column": "11",
      "line": "407",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\intrinsics.h"
    },
    "name": "__RBIT",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:intrinsics.h@10280@macro@__LDREXB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__LDREXB",
    "location": {
      "column": "11",
      "line": "411",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\intrinsics.h"
    },
    "name": "__LDREXB",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:intrinsics.h@10351@macro@__LDREXH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__LDREXH",
    "location": {
      "column": "11",
      "line": "414",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\intrinsics.h"
    },
    "name": "__LDREXH",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:intrinsics.h@10421@macro@__LDREX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__LDREX",
    "location": {
      "column": "11",
      "line": "417",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\intrinsics.h"
    },
    "name": "__LDREX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:intrinsics.h@10491@macro@__LDREXD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__LDREXD",
    "location": {
      "column": "11",
      "line": "420",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\intrinsics.h"
    },
    "name": "__LDREXD",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:intrinsics.h@10563@macro@__STREXB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__STREXB",
    "location": {
      "column": "11",
      "line": "424",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\intrinsics.h"
    },
    "name": "__STREXB",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:intrinsics.h@10634@macro@__STREXH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__STREXH",
    "location": {
      "column": "11",
      "line": "427",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\intrinsics.h"
    },
    "name": "__STREXH",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:intrinsics.h@10704@macro@__STREX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__STREX",
    "location": {
      "column": "11",
      "line": "430",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\intrinsics.h"
    },
    "name": "__STREX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:intrinsics.h@10774@macro@__STREXD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__STREXD",
    "location": {
      "column": "11",
      "line": "433",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\intrinsics.h"
    },
    "name": "__STREXD",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:intrinsics.h@10845@macro@__CLREX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__CLREX",
    "location": {
      "column": "11",
      "line": "437",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\intrinsics.h"
    },
    "name": "__CLREX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:intrinsics.h@10913@macro@__SEV",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__SEV",
    "location": {
      "column": "11",
      "line": "441",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\intrinsics.h"
    },
    "name": "__SEV",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:intrinsics.h@10978@macro@__WFE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__WFE",
    "location": {
      "column": "11",
      "line": "444",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\intrinsics.h"
    },
    "name": "__WFE",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:intrinsics.h@11043@macro@__WFI",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__WFI",
    "location": {
      "column": "11",
      "line": "447",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\intrinsics.h"
    },
    "name": "__WFI",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:intrinsics.h@11110@macro@__YIELD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__YIELD",
    "location": {
      "column": "11",
      "line": "450",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\intrinsics.h"
    },
    "name": "__YIELD",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:intrinsics.h@11178@macro@__PLI",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__PLI",
    "location": {
      "column": "11",
      "line": "454",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\intrinsics.h"
    },
    "name": "__PLI",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:intrinsics.h@11243@macro@__PLD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__PLD",
    "location": {
      "column": "11",
      "line": "457",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\intrinsics.h"
    },
    "name": "__PLD",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:intrinsics.h@11309@macro@__PLDW",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__PLDW",
    "location": {
      "column": "11",
      "line": "460",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\intrinsics.h"
    },
    "name": "__PLDW",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:intrinsics.h@11377@macro@__SSAT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__SSAT",
    "location": {
      "column": "11",
      "line": "464",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\intrinsics.h"
    },
    "name": "__SSAT",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:intrinsics.h@11442@macro@__USAT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__USAT",
    "location": {
      "column": "11",
      "line": "467",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\intrinsics.h"
    },
    "name": "__USAT",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:intrinsics.h@18985@macro@__DMB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__DMB",
    "location": {
      "column": "11",
      "line": "770",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\intrinsics.h"
    },
    "name": "__DMB",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:intrinsics.h@19047@macro@__DSB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__DSB",
    "location": {
      "column": "11",
      "line": "773",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\intrinsics.h"
    },
    "name": "__DSB",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:intrinsics.h@19109@macro@__ISB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__ISB",
    "location": {
      "column": "11",
      "line": "776",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\intrinsics.h"
    },
    "name": "__ISB",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:intrinsics.h@19208@macro@__TT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__TT",
    "location": {
      "column": "11",
      "line": "781",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\intrinsics.h"
    },
    "name": "__TT",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:intrinsics.h@19264@macro@__TTT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__TTT",
    "location": {
      "column": "11",
      "line": "784",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\intrinsics.h"
    },
    "name": "__TTT",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:intrinsics.h@19321@macro@__TTA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__TTA",
    "location": {
      "column": "11",
      "line": "787",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\intrinsics.h"
    },
    "name": "__TTA",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:intrinsics.h@19379@macro@__TTAT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__TTAT",
    "location": {
      "column": "11",
      "line": "790",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\intrinsics.h"
    },
    "name": "__TTAT",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:intrinsics.h@19439@macro@__fabs",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__fabs",
    "location": {
      "column": "11",
      "line": "794",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\intrinsics.h"
    },
    "name": "__fabs",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:intrinsics.h@19491@macro@__fabsf",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__fabsf",
    "location": {
      "column": "11",
      "line": "797",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\intrinsics.h"
    },
    "name": "__fabsf",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:arm_comm.h@403@macro@__ARM_COMM_DEF_H",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__ARM_COMM_DEF_H",
    "location": {
      "column": "9",
      "line": "15",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\arm_comm.h"
    },
    "name": "__ARM_COMM_DEF_H",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:arm_comm.h@431@macro@MHZ",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "MHZ",
    "location": {
      "column": "9",
      "line": "17",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\arm_comm.h"
    },
    "name": "MHZ",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:arm_comm.h@464@macro@KHZ",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "KHZ",
    "location": {
      "column": "9",
      "line": "18",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\arm_comm.h"
    },
    "name": "KHZ",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:arm_comm.h@494@macro@HZ",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "HZ",
    "location": {
      "column": "9",
      "line": "19",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\arm_comm.h"
    },
    "name": "HZ",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:arm_comm.h@538@macro@FALSE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FALSE",
    "location": {
      "column": "9",
      "line": "22",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\arm_comm.h"
    },
    "name": "FALSE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:arm_comm.h@586@macro@TRUE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TRUE",
    "location": {
      "column": "9",
      "line": "26",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\arm_comm.h"
    },
    "name": "TRUE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:arm_comm.h@634@macro@NULL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NULL",
    "location": {
      "column": "9",
      "line": "30",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\arm_comm.h"
    },
    "name": "NULL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:arm_comm.h@T@Flo64",
    "What": "Typedef",
    "defdec": "Def",
    "display": "double",
    "location": {
      "column": "31",
      "line": "33",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\arm_comm.h"
    },
    "name": "Flo64",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:arm_comm.h@T@pFlo64",
    "What": "Typedef",
    "defdec": "Def",
    "display": "double *",
    "location": {
      "column": "31",
      "line": "34",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\arm_comm.h"
    },
    "name": "pFlo64",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:arm_comm.h@T@Flo32",
    "What": "Typedef",
    "defdec": "Def",
    "display": "float",
    "location": {
      "column": "31",
      "line": "35",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\arm_comm.h"
    },
    "name": "Flo32",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:arm_comm.h@T@pFlo32",
    "What": "Typedef",
    "defdec": "Def",
    "display": "float *",
    "location": {
      "column": "31",
      "line": "36",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\arm_comm.h"
    },
    "name": "pFlo32",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:arm_comm.h@T@Int64S",
    "What": "Typedef",
    "defdec": "Def",
    "display": "long long",
    "location": {
      "column": "31",
      "line": "37",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\arm_comm.h"
    },
    "name": "Int64S",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:arm_comm.h@T@pInt64S",
    "What": "Typedef",
    "defdec": "Def",
    "display": "long long *",
    "location": {
      "column": "31",
      "line": "38",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\arm_comm.h"
    },
    "name": "pInt64S",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:arm_comm.h@T@Int64U",
    "What": "Typedef",
    "defdec": "Def",
    "display": "unsigned long long",
    "location": {
      "column": "31",
      "line": "39",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\arm_comm.h"
    },
    "name": "Int64U",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:arm_comm.h@T@pInt64U",
    "What": "Typedef",
    "defdec": "Def",
    "display": "unsigned long long *",
    "location": {
      "column": "31",
      "line": "40",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\arm_comm.h"
    },
    "name": "pInt64U",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:arm_comm.h@T@Int32S",
    "What": "Typedef",
    "defdec": "Def",
    "display": "int",
    "location": {
      "column": "31",
      "line": "41",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\arm_comm.h"
    },
    "name": "Int32S",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:arm_comm.h@T@pInt32S",
    "What": "Typedef",
    "defdec": "Def",
    "display": "int *",
    "location": {
      "column": "31",
      "line": "42",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\arm_comm.h"
    },
    "name": "pInt32S",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:arm_comm.h@T@Int32U",
    "What": "Typedef",
    "defdec": "Def",
    "display": "unsigned int",
    "location": {
      "column": "31",
      "line": "43",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\arm_comm.h"
    },
    "name": "Int32U",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:arm_comm.h@T@pInt32U",
    "What": "Typedef",
    "defdec": "Def",
    "display": "unsigned int *",
    "location": {
      "column": "31",
      "line": "44",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\arm_comm.h"
    },
    "name": "pInt32U",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:arm_comm.h@T@Int16S",
    "What": "Typedef",
    "defdec": "Def",
    "display": "short",
    "location": {
      "column": "31",
      "line": "45",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\arm_comm.h"
    },
    "name": "Int16S",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:arm_comm.h@T@pInt16S",
    "What": "Typedef",
    "defdec": "Def",
    "display": "short *",
    "location": {
      "column": "31",
      "line": "46",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\arm_comm.h"
    },
    "name": "pInt16S",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:arm_comm.h@T@Int16U",
    "What": "Typedef",
    "defdec": "Def",
    "display": "unsigned short",
    "location": {
      "column": "31",
      "line": "47",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\arm_comm.h"
    },
    "name": "Int16U",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:arm_comm.h@T@pInt16U",
    "What": "Typedef",
    "defdec": "Def",
    "display": "unsigned short *",
    "location": {
      "column": "31",
      "line": "48",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\arm_comm.h"
    },
    "name": "pInt16U",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:arm_comm.h@T@Int8S",
    "What": "Typedef",
    "defdec": "Def",
    "display": "signed char",
    "location": {
      "column": "31",
      "line": "49",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\arm_comm.h"
    },
    "name": "Int8S",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:arm_comm.h@T@pInt8S",
    "What": "Typedef",
    "defdec": "Def",
    "display": "signed char *",
    "location": {
      "column": "31",
      "line": "50",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\arm_comm.h"
    },
    "name": "pInt8S",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:arm_comm.h@T@Int8U",
    "What": "Typedef",
    "defdec": "Def",
    "display": "unsigned char",
    "location": {
      "column": "31",
      "line": "51",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\arm_comm.h"
    },
    "name": "Int8U",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:arm_comm.h@T@pInt8U",
    "What": "Typedef",
    "defdec": "Def",
    "display": "unsigned char *",
    "location": {
      "column": "31",
      "line": "52",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\arm_comm.h"
    },
    "name": "pInt8U",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:arm_comm.h@T@Boolean",
    "What": "Typedef",
    "defdec": "Def",
    "display": "unsigned int",
    "location": {
      "column": "31",
      "line": "53",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\arm_comm.h"
    },
    "name": "Boolean",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:arm_comm.h@T@pBoolean",
    "What": "Typedef",
    "defdec": "Def",
    "display": "unsigned int *",
    "location": {
      "column": "31",
      "line": "54",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\arm_comm.h"
    },
    "name": "pBoolean",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:arm_comm.h@1864@macro@MAX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "MAX",
    "location": {
      "column": "9",
      "line": "56",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\arm_comm.h"
    },
    "name": "MAX",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:arm_comm.h@1909@macro@MIN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "MIN",
    "location": {
      "column": "9",
      "line": "57",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\arm_comm.h"
    },
    "name": "MIN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:arm_comm.h@1954@macro@_2BL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_2BL",
    "location": {
      "column": "9",
      "line": "58",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\arm_comm.h"
    },
    "name": "_2BL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:arm_comm.h@1998@macro@_2BB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_2BB",
    "location": {
      "column": "9",
      "line": "59",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\arm_comm.h"
    },
    "name": "_2BB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:arm_comm.h@2043@macro@_3BL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_3BL",
    "location": {
      "column": "9",
      "line": "60",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\arm_comm.h"
    },
    "name": "_3BL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:arm_comm.h@2102@macro@_3BB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_3BB",
    "location": {
      "column": "9",
      "line": "61",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\arm_comm.h"
    },
    "name": "_3BB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:arm_comm.h@2161@macro@_4BL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_4BL",
    "location": {
      "column": "9",
      "line": "62",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\arm_comm.h"
    },
    "name": "_4BL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:arm_comm.h@2235@macro@_4BB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_4BB",
    "location": {
      "column": "9",
      "line": "63",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\arm_comm.h"
    },
    "name": "_4BB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:arm_comm.h@T@CommUserFpnt_t",
    "What": "Typedef",
    "defdec": "Def",
    "display": "void *(*)(void *)",
    "location": {
      "column": "18",
      "line": "65",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\arm_comm.h"
    },
    "name": "CommUserFpnt_t",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:arm_comm.h@T@VoidFpnt_t",
    "What": "Typedef",
    "defdec": "Def",
    "display": "void (*)()",
    "location": {
      "column": "18",
      "line": "66",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\arm_comm.h"
    },
    "name": "VoidFpnt_t",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@CriticalSecCntr",
    "What": "Variable",
    "defdec": "Dec",
    "display": "CriticalSecCntr",
    "location": {
      "column": "15",
      "line": "118",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\arm_comm.h"
    },
    "name": "CriticalSecCntr",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@EntrCritSection#",
    "What": "Function",
    "defdec": "Def",
    "display": "void EntrCritSection(void)",
    "location": {
      "column": "13",
      "line": "120",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\arm_comm.h"
    },
    "name": "EntrCritSection",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@ExtCritSection#",
    "What": "Function",
    "defdec": "Def",
    "display": "void ExtCritSection(void)",
    "location": {
      "column": "13",
      "line": "130",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\arm_comm.h"
    },
    "name": "ExtCritSection",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@AtomicExchange#i#*i#",
    "What": "Function",
    "defdec": "Def",
    "display": "Int32U AtomicExchange(Int32U, pInt32U)",
    "location": {
      "column": "15",
      "line": "138",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\arm_comm.h"
    },
    "name": "AtomicExchange",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:arm_comm.h@3940@F@AtomicExchange#i#*i#@Hold",
    "What": "Variable",
    "defdec": "Def",
    "display": "Hold",
    "location": {
      "column": "8",
      "line": "140",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\arm_comm.h"
    },
    "name": "Hold",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:arm_comm.h@4062@macro@ENTR_CRT_SECTION",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ENTR_CRT_SECTION",
    "location": {
      "column": "9",
      "line": "148",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\arm_comm.h"
    },
    "name": "ENTR_CRT_SECTION",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:arm_comm.h@4108@macro@EXT_CRT_SECTION",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXT_CRT_SECTION",
    "location": {
      "column": "9",
      "line": "149",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\arm_comm.h"
    },
    "name": "EXT_CRT_SECTION",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:arm_comm.h@4163@macro@LongToBin",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "LongToBin",
    "location": {
      "column": "9",
      "line": "152",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\arm_comm.h"
    },
    "name": "LongToBin",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:arm_comm.h@4530@macro@__BIN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__BIN",
    "location": {
      "column": "9",
      "line": "161",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\arm_comm.h"
    },
    "name": "__BIN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:arm_comm.h@4570@macro@BIN8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "BIN8",
    "location": {
      "column": "9",
      "line": "163",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\arm_comm.h"
    },
    "name": "BIN8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:arm_comm.h@4618@macro@BIN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "BIN",
    "location": {
      "column": "9",
      "line": "164",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\arm_comm.h"
    },
    "name": "BIN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:arm_comm.h@4666@macro@BIN16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "BIN16",
    "location": {
      "column": "9",
      "line": "165",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\arm_comm.h"
    },
    "name": "BIN16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:arm_comm.h@4779@macro@BIN32",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "BIN32",
    "location": {
      "column": "9",
      "line": "167",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\arm_comm.h"
    },
    "name": "BIN32",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:iar_intrinsics_common.h@337@macro@_IAR_COMMON_ACLE_INTRINSICS_H",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_IAR_COMMON_ACLE_INTRINSICS_H",
    "location": {
      "column": "9",
      "line": "12",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\iar_intrinsics_common.h"
    },
    "name": "_IAR_COMMON_ACLE_INTRINSICS_H",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:iar_intrinsics_common.h@467@macro@__arm_rsr",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__arm_rsr",
    "location": {
      "column": "9",
      "line": "19",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\iar_intrinsics_common.h"
    },
    "name": "__arm_rsr",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:iar_intrinsics_common.h@503@macro@__arm_rsr64",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__arm_rsr64",
    "location": {
      "column": "9",
      "line": "20",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\iar_intrinsics_common.h"
    },
    "name": "__arm_rsr64",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:iar_intrinsics_common.h@543@macro@__arm_rsrp",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__arm_rsrp",
    "location": {
      "column": "9",
      "line": "21",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\iar_intrinsics_common.h"
    },
    "name": "__arm_rsrp",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:iar_intrinsics_common.h@619@macro@__arm_wsr",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__arm_wsr",
    "location": {
      "column": "9",
      "line": "24",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\iar_intrinsics_common.h"
    },
    "name": "__arm_wsr",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:iar_intrinsics_common.h@655@macro@__arm_wsr64",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__arm_wsr64",
    "location": {
      "column": "9",
      "line": "25",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\iar_intrinsics_common.h"
    },
    "name": "__arm_wsr64",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:iar_intrinsics_common.h@695@macro@__arm_wsrp",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__arm_wsrp",
    "location": {
      "column": "9",
      "line": "26",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\iar_intrinsics_common.h"
    },
    "name": "__arm_wsrp",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:iar_intrinsics_common.h@835@macro@__arm_cdp",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__arm_cdp",
    "location": {
      "column": "13",
      "line": "31",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\iar_intrinsics_common.h"
    },
    "name": "__arm_cdp",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:iar_intrinsics_common.h@877@macro@__arm_ldc",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__arm_ldc",
    "location": {
      "column": "13",
      "line": "32",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\iar_intrinsics_common.h"
    },
    "name": "__arm_ldc",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:iar_intrinsics_common.h@919@macro@__arm_ldcl",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__arm_ldcl",
    "location": {
      "column": "13",
      "line": "33",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\iar_intrinsics_common.h"
    },
    "name": "__arm_ldcl",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:iar_intrinsics_common.h@962@macro@__arm_stc",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__arm_stc",
    "location": {
      "column": "13",
      "line": "34",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\iar_intrinsics_common.h"
    },
    "name": "__arm_stc",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:iar_intrinsics_common.h@1004@macro@__arm_stcl",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__arm_stcl",
    "location": {
      "column": "13",
      "line": "35",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\iar_intrinsics_common.h"
    },
    "name": "__arm_stcl",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:iar_intrinsics_common.h@1047@macro@__arm_mcr",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__arm_mcr",
    "location": {
      "column": "13",
      "line": "36",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\iar_intrinsics_common.h"
    },
    "name": "__arm_mcr",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:iar_intrinsics_common.h@1089@macro@__arm_mrc",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__arm_mrc",
    "location": {
      "column": "13",
      "line": "37",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\iar_intrinsics_common.h"
    },
    "name": "__arm_mrc",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:iar_intrinsics_common.h@1173@macro@__arm_cdp2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__arm_cdp2",
    "location": {
      "column": "13",
      "line": "40",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\iar_intrinsics_common.h"
    },
    "name": "__arm_cdp2",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:iar_intrinsics_common.h@1216@macro@__arm_ldc2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__arm_ldc2",
    "location": {
      "column": "13",
      "line": "41",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\iar_intrinsics_common.h"
    },
    "name": "__arm_ldc2",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:iar_intrinsics_common.h@1259@macro@__arm_ldc2l",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__arm_ldc2l",
    "location": {
      "column": "13",
      "line": "42",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\iar_intrinsics_common.h"
    },
    "name": "__arm_ldc2l",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:iar_intrinsics_common.h@1303@macro@__arm_stc2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__arm_stc2",
    "location": {
      "column": "13",
      "line": "43",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\iar_intrinsics_common.h"
    },
    "name": "__arm_stc2",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:iar_intrinsics_common.h@1346@macro@__arm_stc2l",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__arm_stc2l",
    "location": {
      "column": "13",
      "line": "44",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\iar_intrinsics_common.h"
    },
    "name": "__arm_stc2l",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:iar_intrinsics_common.h@1390@macro@__arm_mcr2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__arm_mcr2",
    "location": {
      "column": "13",
      "line": "45",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\iar_intrinsics_common.h"
    },
    "name": "__arm_mcr2",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:iar_intrinsics_common.h@1433@macro@__arm_mrc2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__arm_mrc2",
    "location": {
      "column": "13",
      "line": "46",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\iar_intrinsics_common.h"
    },
    "name": "__arm_mrc2",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:iar_intrinsics_common.h@1518@macro@__arm_mcrr",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__arm_mcrr",
    "location": {
      "column": "13",
      "line": "49",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\iar_intrinsics_common.h"
    },
    "name": "__arm_mcrr",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:iar_intrinsics_common.h@1560@macro@__arm_mrrc",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__arm_mrrc",
    "location": {
      "column": "13",
      "line": "50",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\iar_intrinsics_common.h"
    },
    "name": "__arm_mrrc",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:iar_intrinsics_common.h@1644@macro@__arm_mcrr2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__arm_mcrr2",
    "location": {
      "column": "13",
      "line": "53",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\iar_intrinsics_common.h"
    },
    "name": "__arm_mcrr2",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:iar_intrinsics_common.h@1688@macro@__arm_mrrc2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__arm_mrrc2",
    "location": {
      "column": "13",
      "line": "54",
      "path": "C:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1_2\\arm\\inc\\c\\iar_intrinsics_common.h"
    },
    "name": "__arm_mrrc2",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_it.h@1061@macro@__STM32F10x_IT_H",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__STM32F10x_IT_H",
    "location": {
      "column": "9",
      "line": "23",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x_it.h"
    },
    "name": "__STM32F10x_IT_H",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@NMI_Handler",
    "What": "Function",
    "defdec": "Dec",
    "display": "void NMI_Handler(void)",
    "location": {
      "column": "6",
      "line": "37",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x_it.h"
    },
    "name": "NMI_Handler",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@HardFault_Handler",
    "What": "Function",
    "defdec": "Dec",
    "display": "void HardFault_Handler(void)",
    "location": {
      "column": "6",
      "line": "38",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x_it.h"
    },
    "name": "HardFault_Handler",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@MemManage_Handler",
    "What": "Function",
    "defdec": "Dec",
    "display": "void MemManage_Handler(void)",
    "location": {
      "column": "6",
      "line": "39",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x_it.h"
    },
    "name": "MemManage_Handler",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@BusFault_Handler",
    "What": "Function",
    "defdec": "Dec",
    "display": "void BusFault_Handler(void)",
    "location": {
      "column": "6",
      "line": "40",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x_it.h"
    },
    "name": "BusFault_Handler",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@UsageFault_Handler",
    "What": "Function",
    "defdec": "Dec",
    "display": "void UsageFault_Handler(void)",
    "location": {
      "column": "6",
      "line": "41",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x_it.h"
    },
    "name": "UsageFault_Handler",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@SVC_Handler",
    "What": "Function",
    "defdec": "Dec",
    "display": "void SVC_Handler(void)",
    "location": {
      "column": "6",
      "line": "42",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x_it.h"
    },
    "name": "SVC_Handler",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@DebugMon_Handler",
    "What": "Function",
    "defdec": "Dec",
    "display": "void DebugMon_Handler(void)",
    "location": {
      "column": "6",
      "line": "43",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x_it.h"
    },
    "name": "DebugMon_Handler",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@PendSV_Handler",
    "What": "Function",
    "defdec": "Dec",
    "display": "void PendSV_Handler(void)",
    "location": {
      "column": "6",
      "line": "44",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x_it.h"
    },
    "name": "PendSV_Handler",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@SysTick_Handler",
    "What": "Function",
    "defdec": "Dec",
    "display": "void SysTick_Handler(void)",
    "location": {
      "column": "6",
      "line": "45",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x_it.h"
    },
    "name": "SysTick_Handler",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@NMI_Handler",
    "What": "Function",
    "defdec": "Def",
    "display": "void NMI_Handler(void)",
    "location": {
      "column": "6",
      "line": "47",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x_it.c"
    },
    "name": "NMI_Handler",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@HardFault_Handler",
    "What": "Function",
    "defdec": "Def",
    "display": "void HardFault_Handler(void)",
    "location": {
      "column": "6",
      "line": "56",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x_it.c"
    },
    "name": "HardFault_Handler",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@MemManage_Handler",
    "What": "Function",
    "defdec": "Def",
    "display": "void MemManage_Handler(void)",
    "location": {
      "column": "6",
      "line": "69",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x_it.c"
    },
    "name": "MemManage_Handler",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@BusFault_Handler",
    "What": "Function",
    "defdec": "Def",
    "display": "void BusFault_Handler(void)",
    "location": {
      "column": "6",
      "line": "82",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x_it.c"
    },
    "name": "BusFault_Handler",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@UsageFault_Handler",
    "What": "Function",
    "defdec": "Def",
    "display": "void UsageFault_Handler(void)",
    "location": {
      "column": "6",
      "line": "95",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x_it.c"
    },
    "name": "UsageFault_Handler",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@SVC_Handler",
    "What": "Function",
    "defdec": "Def",
    "display": "void SVC_Handler(void)",
    "location": {
      "column": "6",
      "line": "108",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x_it.c"
    },
    "name": "SVC_Handler",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@DebugMon_Handler",
    "What": "Function",
    "defdec": "Def",
    "display": "void DebugMon_Handler(void)",
    "location": {
      "column": "6",
      "line": "117",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x_it.c"
    },
    "name": "DebugMon_Handler",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@PendSV_Handler",
    "What": "Function",
    "defdec": "Def",
    "display": "void PendSV_Handler(void)",
    "location": {
      "column": "6",
      "line": "126",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\stm32f10x_it.c"
    },
    "name": "PendSV_Handler",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:system_stm32f10x.c@4715@macro@SYSCLK_FREQ_72MHz",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCLK_FREQ_72MHz",
    "location": {
      "column": "9",
      "line": "115",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\system_stm32f10x.c"
    },
    "name": "SYSCLK_FREQ_72MHz",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:system_stm32f10x.c@5262@macro@VECT_TAB_OFFSET",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "VECT_TAB_OFFSET",
    "location": {
      "column": "9",
      "line": "128",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\system_stm32f10x.c"
    },
    "name": "VECT_TAB_OFFSET",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@SystemCoreClock",
    "What": "Variable",
    "defdec": "Def",
    "display": "SystemCoreClock",
    "location": {
      "column": "12",
      "line": "162",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\system_stm32f10x.c"
    },
    "name": "SystemCoreClock",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@uint8_t",
    "What": "Variable",
    "defdec": "Def",
    "display": "uint8_t",
    "location": {
      "column": "5",
      "line": "167",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\system_stm32f10x.c"
    },
    "name": "uint8_t",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:system_stm32f10x.c@F@SetSysClock#",
    "What": "Function",
    "defdec": "Dec",
    "display": "void SetSysClock(void)",
    "location": {
      "column": "13",
      "line": "176",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\system_stm32f10x.c"
    },
    "name": "SetSysClock",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:system_stm32f10x.c@F@SetSysClockTo72#",
    "What": "Function",
    "defdec": "Dec",
    "display": "void SetSysClockTo72(void)",
    "location": {
      "column": "15",
      "line": "189",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\system_stm32f10x.c"
    },
    "name": "SetSysClockTo72",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@SystemInit",
    "What": "Function",
    "defdec": "Def",
    "display": "void SystemInit(void)",
    "location": {
      "column": "6",
      "line": "212",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\system_stm32f10x.c"
    },
    "name": "SystemInit",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@SystemCoreClockUpdate",
    "What": "Function",
    "defdec": "Def",
    "display": "void SystemCoreClockUpdate(void)",
    "location": {
      "column": "6",
      "line": "306",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\system_stm32f10x.c"
    },
    "name": "SystemCoreClockUpdate",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:system_stm32f10x.c@11640@F@SystemCoreClockUpdate@tmp",
    "What": "Variable",
    "defdec": "Def",
    "display": "tmp",
    "location": {
      "column": "12",
      "line": "308",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\system_stm32f10x.c"
    },
    "name": "tmp",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:system_stm32f10x.c@11640@F@SystemCoreClockUpdate@pllmull",
    "What": "Variable",
    "defdec": "Dec",
    "display": "pllmull",
    "location": {
      "column": "21",
      "line": "308",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\system_stm32f10x.c"
    },
    "name": "pllmull",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:system_stm32f10x.c@11640@F@SystemCoreClockUpdate@pllsource",
    "What": "Variable",
    "defdec": "Dec",
    "display": "pllsource",
    "location": {
      "column": "34",
      "line": "308",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\system_stm32f10x.c"
    },
    "name": "pllsource",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:system_stm32f10x.c@F@SetSysClock#",
    "What": "Function",
    "defdec": "Def",
    "display": "void SetSysClock(void)",
    "location": {
      "column": "13",
      "line": "419",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\system_stm32f10x.c"
    },
    "name": "SetSysClock",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:system_stm32f10x.c@F@SetSysClockTo72#",
    "What": "Function",
    "defdec": "Def",
    "display": "void SetSysClockTo72(void)",
    "location": {
      "column": "13",
      "line": "987",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\system_stm32f10x.c"
    },
    "name": "SetSysClockTo72",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:system_stm32f10x.c@33426@F@SetSysClockTo72#@uint32_t",
    "What": "Variable",
    "defdec": "Def",
    "display": "uint32_t",
    "location": {
      "column": "8",
      "line": "989",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\CMSIS_Startup\\system_stm32f10x.c"
    },
    "name": "uint32_t",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:misc.c@1428@macro@AIRCR_VECTKEY_MASK",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AIRCR_VECTKEY_MASK",
    "location": {
      "column": "9",
      "line": "47",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\src\\misc.c"
    },
    "name": "AIRCR_VECTKEY_MASK",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@NVIC_PriorityGroupConfig",
    "What": "Function",
    "defdec": "Def",
    "display": "void NVIC_PriorityGroupConfig(uint32_t)",
    "location": {
      "column": "6",
      "line": "96",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\src\\misc.c"
    },
    "name": "NVIC_PriorityGroupConfig",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@NVIC_Init",
    "What": "Function",
    "defdec": "Def",
    "display": "void NVIC_Init(NVIC_InitTypeDef *)",
    "location": {
      "column": "6",
      "line": "112",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\src\\misc.c"
    },
    "name": "NVIC_Init",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:misc.c@3328@F@NVIC_Init@tmppriority",
    "What": "Variable",
    "defdec": "Def",
    "display": "tmppriority",
    "location": {
      "column": "12",
      "line": "114",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\src\\misc.c"
    },
    "name": "tmppriority",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:misc.c@3328@F@NVIC_Init@tmppre",
    "What": "Variable",
    "defdec": "Dec",
    "display": "tmppre",
    "location": {
      "column": "32",
      "line": "114",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\src\\misc.c"
    },
    "name": "tmppre",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:misc.c@3328@F@NVIC_Init@tmpsub",
    "What": "Variable",
    "defdec": "Dec",
    "display": "tmpsub",
    "location": {
      "column": "47",
      "line": "114",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\src\\misc.c"
    },
    "name": "tmpsub",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@NVIC_SetVectorTable",
    "What": "Function",
    "defdec": "Def",
    "display": "void NVIC_SetVectorTable(uint32_t, uint32_t)",
    "location": {
      "column": "6",
      "line": "156",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\src\\misc.c"
    },
    "name": "NVIC_SetVectorTable",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@NVIC_SystemLPConfig",
    "What": "Function",
    "defdec": "Def",
    "display": "void NVIC_SystemLPConfig(uint8_t, FunctionalState)",
    "location": {
      "column": "6",
      "line": "175",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\src\\misc.c"
    },
    "name": "NVIC_SystemLPConfig",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@SysTick_CLKSourceConfig",
    "What": "Function",
    "defdec": "Def",
    "display": "void SysTick_CLKSourceConfig(uint32_t)",
    "location": {
      "column": "6",
      "line": "199",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\src\\misc.c"
    },
    "name": "SysTick_CLKSourceConfig",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_rcc.c@1468@macro@RCC_OFFSET",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_OFFSET",
    "location": {
      "column": "9",
      "line": "47",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\src\\stm32f10x_rcc.c"
    },
    "name": "RCC_OFFSET",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_rcc.c@1597@macro@CR_OFFSET",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CR_OFFSET",
    "location": {
      "column": "9",
      "line": "52",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\src\\stm32f10x_rcc.c"
    },
    "name": "CR_OFFSET",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_rcc.c@1652@macro@HSION_BitNumber",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "HSION_BitNumber",
    "location": {
      "column": "9",
      "line": "53",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\src\\stm32f10x_rcc.c"
    },
    "name": "HSION_BitNumber",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_rcc.c@1692@macro@CR_HSION_BB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CR_HSION_BB",
    "location": {
      "column": "9",
      "line": "54",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\src\\stm32f10x_rcc.c"
    },
    "name": "CR_HSION_BB",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_rcc.c@1828@macro@PLLON_BitNumber",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PLLON_BitNumber",
    "location": {
      "column": "9",
      "line": "57",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\src\\stm32f10x_rcc.c"
    },
    "name": "PLLON_BitNumber",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_rcc.c@1868@macro@CR_PLLON_BB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CR_PLLON_BB",
    "location": {
      "column": "9",
      "line": "58",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\src\\stm32f10x_rcc.c"
    },
    "name": "CR_PLLON_BB",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_rcc.c@2415@macro@CSSON_BitNumber",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CSSON_BitNumber",
    "location": {
      "column": "9",
      "line": "71",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\src\\stm32f10x_rcc.c"
    },
    "name": "CSSON_BitNumber",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_rcc.c@2455@macro@CR_CSSON_BB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CR_CSSON_BB",
    "location": {
      "column": "9",
      "line": "72",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\src\\stm32f10x_rcc.c"
    },
    "name": "CR_CSSON_BB",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_rcc.c@2622@macro@CFGR_OFFSET",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CFGR_OFFSET",
    "location": {
      "column": "9",
      "line": "77",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\src\\stm32f10x_rcc.c"
    },
    "name": "CFGR_OFFSET",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_rcc.c@2702@macro@USBPRE_BitNumber",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USBPRE_BitNumber",
    "location": {
      "column": "10",
      "line": "80",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\src\\stm32f10x_rcc.c"
    },
    "name": "USBPRE_BitNumber",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_rcc.c@2743@macro@CFGR_USBPRE_BB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CFGR_USBPRE_BB",
    "location": {
      "column": "10",
      "line": "81",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\src\\stm32f10x_rcc.c"
    },
    "name": "CFGR_USBPRE_BB",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_rcc.c@3089@macro@BDCR_OFFSET",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "BDCR_OFFSET",
    "location": {
      "column": "9",
      "line": "90",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\src\\stm32f10x_rcc.c"
    },
    "name": "BDCR_OFFSET",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_rcc.c@3144@macro@RTCEN_BitNumber",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTCEN_BitNumber",
    "location": {
      "column": "9",
      "line": "91",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\src\\stm32f10x_rcc.c"
    },
    "name": "RTCEN_BitNumber",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_rcc.c@3184@macro@BDCR_RTCEN_BB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "BDCR_RTCEN_BB",
    "location": {
      "column": "9",
      "line": "92",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\src\\stm32f10x_rcc.c"
    },
    "name": "BDCR_RTCEN_BB",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_rcc.c@3322@macro@BDRST_BitNumber",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "BDRST_BitNumber",
    "location": {
      "column": "9",
      "line": "95",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\src\\stm32f10x_rcc.c"
    },
    "name": "BDRST_BitNumber",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_rcc.c@3362@macro@BDCR_BDRST_BB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "BDCR_BDRST_BB",
    "location": {
      "column": "9",
      "line": "96",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\src\\stm32f10x_rcc.c"
    },
    "name": "BDCR_BDRST_BB",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_rcc.c@3529@macro@CSR_OFFSET",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CSR_OFFSET",
    "location": {
      "column": "9",
      "line": "101",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\src\\stm32f10x_rcc.c"
    },
    "name": "CSR_OFFSET",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_rcc.c@3584@macro@LSION_BitNumber",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "LSION_BitNumber",
    "location": {
      "column": "9",
      "line": "102",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\src\\stm32f10x_rcc.c"
    },
    "name": "LSION_BitNumber",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_rcc.c@3624@macro@CSR_LSION_BB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CSR_LSION_BB",
    "location": {
      "column": "9",
      "line": "103",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\src\\stm32f10x_rcc.c"
    },
    "name": "CSR_LSION_BB",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_rcc.c@4337@macro@CR_HSEBYP_Reset",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CR_HSEBYP_Reset",
    "location": {
      "column": "9",
      "line": "121",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\src\\stm32f10x_rcc.c"
    },
    "name": "CR_HSEBYP_Reset",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_rcc.c@4395@macro@CR_HSEBYP_Set",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CR_HSEBYP_Set",
    "location": {
      "column": "9",
      "line": "122",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\src\\stm32f10x_rcc.c"
    },
    "name": "CR_HSEBYP_Set",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_rcc.c@4453@macro@CR_HSEON_Reset",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CR_HSEON_Reset",
    "location": {
      "column": "9",
      "line": "123",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\src\\stm32f10x_rcc.c"
    },
    "name": "CR_HSEON_Reset",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_rcc.c@4511@macro@CR_HSEON_Set",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CR_HSEON_Set",
    "location": {
      "column": "9",
      "line": "124",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\src\\stm32f10x_rcc.c"
    },
    "name": "CR_HSEON_Set",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_rcc.c@4569@macro@CR_HSITRIM_Mask",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CR_HSITRIM_Mask",
    "location": {
      "column": "9",
      "line": "125",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\src\\stm32f10x_rcc.c"
    },
    "name": "CR_HSITRIM_Mask",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_rcc.c@4841@macro@CFGR_PLL_Mask",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CFGR_PLL_Mask",
    "location": {
      "column": "10",
      "line": "131",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\src\\stm32f10x_rcc.c"
    },
    "name": "CFGR_PLL_Mask",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_rcc.c@4928@macro@CFGR_PLLMull_Mask",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CFGR_PLLMull_Mask",
    "location": {
      "column": "9",
      "line": "134",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\src\\stm32f10x_rcc.c"
    },
    "name": "CFGR_PLLMull_Mask",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_rcc.c@4986@macro@CFGR_PLLSRC_Mask",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CFGR_PLLSRC_Mask",
    "location": {
      "column": "9",
      "line": "135",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\src\\stm32f10x_rcc.c"
    },
    "name": "CFGR_PLLSRC_Mask",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_rcc.c@5044@macro@CFGR_PLLXTPRE_Mask",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CFGR_PLLXTPRE_Mask",
    "location": {
      "column": "9",
      "line": "136",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\src\\stm32f10x_rcc.c"
    },
    "name": "CFGR_PLLXTPRE_Mask",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_rcc.c@5102@macro@CFGR_SWS_Mask",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CFGR_SWS_Mask",
    "location": {
      "column": "9",
      "line": "137",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\src\\stm32f10x_rcc.c"
    },
    "name": "CFGR_SWS_Mask",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_rcc.c@5160@macro@CFGR_SW_Mask",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CFGR_SW_Mask",
    "location": {
      "column": "9",
      "line": "138",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\src\\stm32f10x_rcc.c"
    },
    "name": "CFGR_SW_Mask",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_rcc.c@5218@macro@CFGR_HPRE_Reset_Mask",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CFGR_HPRE_Reset_Mask",
    "location": {
      "column": "9",
      "line": "139",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\src\\stm32f10x_rcc.c"
    },
    "name": "CFGR_HPRE_Reset_Mask",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_rcc.c@5276@macro@CFGR_HPRE_Set_Mask",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CFGR_HPRE_Set_Mask",
    "location": {
      "column": "9",
      "line": "140",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\src\\stm32f10x_rcc.c"
    },
    "name": "CFGR_HPRE_Set_Mask",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_rcc.c@5334@macro@CFGR_PPRE1_Reset_Mask",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CFGR_PPRE1_Reset_Mask",
    "location": {
      "column": "9",
      "line": "141",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\src\\stm32f10x_rcc.c"
    },
    "name": "CFGR_PPRE1_Reset_Mask",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_rcc.c@5392@macro@CFGR_PPRE1_Set_Mask",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CFGR_PPRE1_Set_Mask",
    "location": {
      "column": "9",
      "line": "142",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\src\\stm32f10x_rcc.c"
    },
    "name": "CFGR_PPRE1_Set_Mask",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_rcc.c@5450@macro@CFGR_PPRE2_Reset_Mask",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CFGR_PPRE2_Reset_Mask",
    "location": {
      "column": "9",
      "line": "143",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\src\\stm32f10x_rcc.c"
    },
    "name": "CFGR_PPRE2_Reset_Mask",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_rcc.c@5508@macro@CFGR_PPRE2_Set_Mask",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CFGR_PPRE2_Set_Mask",
    "location": {
      "column": "9",
      "line": "144",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\src\\stm32f10x_rcc.c"
    },
    "name": "CFGR_PPRE2_Set_Mask",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_rcc.c@5566@macro@CFGR_ADCPRE_Reset_Mask",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CFGR_ADCPRE_Reset_Mask",
    "location": {
      "column": "9",
      "line": "145",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\src\\stm32f10x_rcc.c"
    },
    "name": "CFGR_ADCPRE_Reset_Mask",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_rcc.c@5624@macro@CFGR_ADCPRE_Set_Mask",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CFGR_ADCPRE_Set_Mask",
    "location": {
      "column": "9",
      "line": "146",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\src\\stm32f10x_rcc.c"
    },
    "name": "CFGR_ADCPRE_Set_Mask",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_rcc.c@5713@macro@CSR_RMVF_Set",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CSR_RMVF_Set",
    "location": {
      "column": "9",
      "line": "149",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\src\\stm32f10x_rcc.c"
    },
    "name": "CSR_RMVF_Set",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_rcc.c@6290@macro@FLAG_Mask",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLAG_Mask",
    "location": {
      "column": "9",
      "line": "163",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\src\\stm32f10x_rcc.c"
    },
    "name": "FLAG_Mask",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_rcc.c@6396@macro@CIR_BYTE2_ADDRESS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CIR_BYTE2_ADDRESS",
    "location": {
      "column": "9",
      "line": "166",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\src\\stm32f10x_rcc.c"
    },
    "name": "CIR_BYTE2_ADDRESS",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_rcc.c@6510@macro@CIR_BYTE3_ADDRESS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CIR_BYTE3_ADDRESS",
    "location": {
      "column": "9",
      "line": "169",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\src\\stm32f10x_rcc.c"
    },
    "name": "CIR_BYTE3_ADDRESS",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_rcc.c@6625@macro@CFGR_BYTE4_ADDRESS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CFGR_BYTE4_ADDRESS",
    "location": {
      "column": "9",
      "line": "172",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\src\\stm32f10x_rcc.c"
    },
    "name": "CFGR_BYTE4_ADDRESS",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_rcc.c@6719@macro@BDCR_ADDRESS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "BDCR_ADDRESS",
    "location": {
      "column": "9",
      "line": "175",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\src\\stm32f10x_rcc.c"
    },
    "name": "BDCR_ADDRESS",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_rcc.c@uint8_t",
    "What": "Variable",
    "defdec": "Def",
    "display": "uint8_t",
    "location": {
      "column": "12",
      "line": "193",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\src\\stm32f10x_rcc.c"
    },
    "name": "uint8_t",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_rcc.c@uint8_t",
    "What": "Variable",
    "defdec": "Def",
    "display": "uint8_t",
    "location": {
      "column": "12",
      "line": "194",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\src\\stm32f10x_rcc.c"
    },
    "name": "uint8_t",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_DeInit",
    "What": "Function",
    "defdec": "Def",
    "display": "void RCC_DeInit(void)",
    "location": {
      "column": "6",
      "line": "217",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\src\\stm32f10x_rcc.c"
    },
    "name": "RCC_DeInit",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_HSEConfig",
    "What": "Function",
    "defdec": "Def",
    "display": "void RCC_HSEConfig(uint32_t)",
    "location": {
      "column": "6",
      "line": "270",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\src\\stm32f10x_rcc.c"
    },
    "name": "RCC_HSEConfig",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_WaitForHSEStartUp",
    "What": "Function",
    "defdec": "Def",
    "display": "ErrorStatus RCC_WaitForHSEStartUp(void)",
    "location": {
      "column": "13",
      "line": "304",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\src\\stm32f10x_rcc.c"
    },
    "name": "RCC_WaitForHSEStartUp",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_rcc.c@9904@F@RCC_WaitForHSEStartUp@uint32_t",
    "What": "Variable",
    "defdec": "Def",
    "display": "uint32_t",
    "location": {
      "column": "8",
      "line": "306",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\src\\stm32f10x_rcc.c"
    },
    "name": "uint32_t",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_rcc.c@9941@F@RCC_WaitForHSEStartUp@status",
    "What": "Variable",
    "defdec": "Def",
    "display": "status",
    "location": {
      "column": "15",
      "line": "307",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\src\\stm32f10x_rcc.c"
    },
    "name": "status",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_rcc.c@9972@F@RCC_WaitForHSEStartUp@HSEStatus",
    "What": "Variable",
    "defdec": "Def",
    "display": "HSEStatus",
    "location": {
      "column": "14",
      "line": "308",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\src\\stm32f10x_rcc.c"
    },
    "name": "HSEStatus",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_AdjustHSICalibrationValue",
    "What": "Function",
    "defdec": "Def",
    "display": "void RCC_AdjustHSICalibrationValue(uint8_t)",
    "location": {
      "column": "6",
      "line": "334",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\src\\stm32f10x_rcc.c"
    },
    "name": "RCC_AdjustHSICalibrationValue",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_rcc.c@10707@F@RCC_AdjustHSICalibrationValue@tmpreg",
    "What": "Variable",
    "defdec": "Def",
    "display": "tmpreg",
    "location": {
      "column": "12",
      "line": "336",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\src\\stm32f10x_rcc.c"
    },
    "name": "tmpreg",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_HSICmd",
    "What": "Function",
    "defdec": "Def",
    "display": "void RCC_HSICmd(FunctionalState)",
    "location": {
      "column": "6",
      "line": "354",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\src\\stm32f10x_rcc.c"
    },
    "name": "RCC_HSICmd",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_PLLConfig",
    "What": "Function",
    "defdec": "Def",
    "display": "void RCC_PLLConfig(uint32_t, uint32_t)",
    "location": {
      "column": "6",
      "line": "378",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\src\\stm32f10x_rcc.c"
    },
    "name": "RCC_PLLConfig",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_rcc.c@12810@F@RCC_PLLConfig@tmpreg",
    "What": "Variable",
    "defdec": "Def",
    "display": "tmpreg",
    "location": {
      "column": "12",
      "line": "380",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\src\\stm32f10x_rcc.c"
    },
    "name": "tmpreg",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_PLLCmd",
    "What": "Function",
    "defdec": "Def",
    "display": "void RCC_PLLCmd(FunctionalState)",
    "location": {
      "column": "6",
      "line": "401",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\src\\stm32f10x_rcc.c"
    },
    "name": "RCC_PLLCmd",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_SYSCLKConfig",
    "What": "Function",
    "defdec": "Def",
    "display": "void RCC_SYSCLKConfig(uint32_t)",
    "location": {
      "column": "6",
      "line": "564",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\src\\stm32f10x_rcc.c"
    },
    "name": "RCC_SYSCLKConfig",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_rcc.c@18810@F@RCC_SYSCLKConfig@tmpreg",
    "What": "Variable",
    "defdec": "Def",
    "display": "tmpreg",
    "location": {
      "column": "12",
      "line": "566",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\src\\stm32f10x_rcc.c"
    },
    "name": "tmpreg",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_GetSYSCLKSource",
    "What": "Function",
    "defdec": "Def",
    "display": "uint8_t RCC_GetSYSCLKSource(void)",
    "location": {
      "column": "9",
      "line": "587",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\src\\stm32f10x_rcc.c"
    },
    "name": "RCC_GetSYSCLKSource",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_HCLKConfig",
    "What": "Function",
    "defdec": "Def",
    "display": "void RCC_HCLKConfig(uint32_t)",
    "location": {
      "column": "6",
      "line": "608",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\src\\stm32f10x_rcc.c"
    },
    "name": "RCC_HCLKConfig",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_rcc.c@20342@F@RCC_HCLKConfig@tmpreg",
    "What": "Variable",
    "defdec": "Def",
    "display": "tmpreg",
    "location": {
      "column": "12",
      "line": "610",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\src\\stm32f10x_rcc.c"
    },
    "name": "tmpreg",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_PCLK1Config",
    "What": "Function",
    "defdec": "Def",
    "display": "void RCC_PCLK1Config(uint32_t)",
    "location": {
      "column": "6",
      "line": "634",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\src\\stm32f10x_rcc.c"
    },
    "name": "RCC_PCLK1Config",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_rcc.c@21211@F@RCC_PCLK1Config@tmpreg",
    "What": "Variable",
    "defdec": "Def",
    "display": "tmpreg",
    "location": {
      "column": "12",
      "line": "636",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\src\\stm32f10x_rcc.c"
    },
    "name": "tmpreg",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_PCLK2Config",
    "What": "Function",
    "defdec": "Def",
    "display": "void RCC_PCLK2Config(uint32_t)",
    "location": {
      "column": "6",
      "line": "660",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\src\\stm32f10x_rcc.c"
    },
    "name": "RCC_PCLK2Config",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_rcc.c@22078@F@RCC_PCLK2Config@tmpreg",
    "What": "Variable",
    "defdec": "Def",
    "display": "tmpreg",
    "location": {
      "column": "12",
      "line": "662",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\src\\stm32f10x_rcc.c"
    },
    "name": "tmpreg",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_ITConfig",
    "What": "Function",
    "defdec": "Def",
    "display": "void RCC_ITConfig(uint8_t, FunctionalState)",
    "location": {
      "column": "6",
      "line": "700",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\src\\stm32f10x_rcc.c"
    },
    "name": "RCC_ITConfig",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_USBCLKConfig",
    "What": "Function",
    "defdec": "Def",
    "display": "void RCC_USBCLKConfig(uint32_t)",
    "location": {
      "column": "6",
      "line": "728",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\src\\stm32f10x_rcc.c"
    },
    "name": "RCC_USBCLKConfig",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_ADCCLKConfig",
    "What": "Function",
    "defdec": "Def",
    "display": "void RCC_ADCCLKConfig(uint32_t)",
    "location": {
      "column": "6",
      "line": "766",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\src\\stm32f10x_rcc.c"
    },
    "name": "RCC_ADCCLKConfig",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_rcc.c@26063@F@RCC_ADCCLKConfig@tmpreg",
    "What": "Variable",
    "defdec": "Def",
    "display": "tmpreg",
    "location": {
      "column": "12",
      "line": "768",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\src\\stm32f10x_rcc.c"
    },
    "name": "tmpreg",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_LSEConfig",
    "What": "Function",
    "defdec": "Def",
    "display": "void RCC_LSEConfig(uint8_t)",
    "location": {
      "column": "6",
      "line": "829",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\src\\stm32f10x_rcc.c"
    },
    "name": "RCC_LSEConfig",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_LSICmd",
    "What": "Function",
    "defdec": "Def",
    "display": "void RCC_LSICmd(FunctionalState)",
    "location": {
      "column": "6",
      "line": "862",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\src\\stm32f10x_rcc.c"
    },
    "name": "RCC_LSICmd",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_RTCCLKConfig",
    "What": "Function",
    "defdec": "Def",
    "display": "void RCC_RTCCLKConfig(uint32_t)",
    "location": {
      "column": "6",
      "line": "879",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\src\\stm32f10x_rcc.c"
    },
    "name": "RCC_RTCCLKConfig",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_RTCCLKCmd",
    "What": "Function",
    "defdec": "Def",
    "display": "void RCC_RTCCLKCmd(FunctionalState)",
    "location": {
      "column": "6",
      "line": "893",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\src\\stm32f10x_rcc.c"
    },
    "name": "RCC_RTCCLKCmd",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_GetClocksFreq",
    "What": "Function",
    "defdec": "Def",
    "display": "void RCC_GetClocksFreq(RCC_ClocksTypeDef *)",
    "location": {
      "column": "6",
      "line": "908",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\src\\stm32f10x_rcc.c"
    },
    "name": "RCC_GetClocksFreq",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_rcc.c@31108@F@RCC_GetClocksFreq@tmp",
    "What": "Variable",
    "defdec": "Def",
    "display": "tmp",
    "location": {
      "column": "12",
      "line": "910",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\src\\stm32f10x_rcc.c"
    },
    "name": "tmp",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_rcc.c@31108@F@RCC_GetClocksFreq@pllmull",
    "What": "Variable",
    "defdec": "Dec",
    "display": "pllmull",
    "location": {
      "column": "21",
      "line": "910",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\src\\stm32f10x_rcc.c"
    },
    "name": "pllmull",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_rcc.c@31108@F@RCC_GetClocksFreq@pllsource",
    "What": "Variable",
    "defdec": "Dec",
    "display": "pllsource",
    "location": {
      "column": "34",
      "line": "910",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\src\\stm32f10x_rcc.c"
    },
    "name": "pllsource",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_rcc.c@31108@F@RCC_GetClocksFreq@presc",
    "What": "Variable",
    "defdec": "Dec",
    "display": "presc",
    "location": {
      "column": "49",
      "line": "910",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\src\\stm32f10x_rcc.c"
    },
    "name": "presc",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_AHBPeriphClockCmd",
    "What": "Function",
    "defdec": "Def",
    "display": "void RCC_AHBPeriphClockCmd(uint32_t, FunctionalState)",
    "location": {
      "column": "6",
      "line": "1064",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\src\\stm32f10x_rcc.c"
    },
    "name": "RCC_AHBPeriphClockCmd",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_APB2PeriphClockCmd",
    "What": "Function",
    "defdec": "Def",
    "display": "void RCC_APB2PeriphClockCmd(uint32_t, FunctionalState)",
    "location": {
      "column": "6",
      "line": "1095",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\src\\stm32f10x_rcc.c"
    },
    "name": "RCC_APB2PeriphClockCmd",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_APB1PeriphClockCmd",
    "What": "Function",
    "defdec": "Def",
    "display": "void RCC_APB1PeriphClockCmd(uint32_t, FunctionalState)",
    "location": {
      "column": "6",
      "line": "1126",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\src\\stm32f10x_rcc.c"
    },
    "name": "RCC_APB1PeriphClockCmd",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_APB2PeriphResetCmd",
    "What": "Function",
    "defdec": "Def",
    "display": "void RCC_APB2PeriphResetCmd(uint32_t, FunctionalState)",
    "location": {
      "column": "6",
      "line": "1185",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\src\\stm32f10x_rcc.c"
    },
    "name": "RCC_APB2PeriphResetCmd",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_APB1PeriphResetCmd",
    "What": "Function",
    "defdec": "Def",
    "display": "void RCC_APB1PeriphResetCmd(uint32_t, FunctionalState)",
    "location": {
      "column": "6",
      "line": "1216",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\src\\stm32f10x_rcc.c"
    },
    "name": "RCC_APB1PeriphResetCmd",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_BackupResetCmd",
    "What": "Function",
    "defdec": "Def",
    "display": "void RCC_BackupResetCmd(FunctionalState)",
    "location": {
      "column": "6",
      "line": "1237",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\src\\stm32f10x_rcc.c"
    },
    "name": "RCC_BackupResetCmd",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_ClockSecuritySystemCmd",
    "What": "Function",
    "defdec": "Def",
    "display": "void RCC_ClockSecuritySystemCmd(FunctionalState)",
    "location": {
      "column": "6",
      "line": "1250",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\src\\stm32f10x_rcc.c"
    },
    "name": "RCC_ClockSecuritySystemCmd",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_MCOConfig",
    "What": "Function",
    "defdec": "Def",
    "display": "void RCC_MCOConfig(uint8_t)",
    "location": {
      "column": "6",
      "line": "1282",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\src\\stm32f10x_rcc.c"
    },
    "name": "RCC_MCOConfig",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_GetFlagStatus",
    "What": "Function",
    "defdec": "Def",
    "display": "FlagStatus RCC_GetFlagStatus(uint8_t)",
    "location": {
      "column": "12",
      "line": "1326",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\src\\stm32f10x_rcc.c"
    },
    "name": "RCC_GetFlagStatus",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_rcc.c@47021@F@RCC_GetFlagStatus@tmp",
    "What": "Variable",
    "defdec": "Def",
    "display": "tmp",
    "location": {
      "column": "12",
      "line": "1328",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\src\\stm32f10x_rcc.c"
    },
    "name": "tmp",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_rcc.c@47042@F@RCC_GetFlagStatus@statusreg",
    "What": "Variable",
    "defdec": "Def",
    "display": "statusreg",
    "location": {
      "column": "12",
      "line": "1329",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\src\\stm32f10x_rcc.c"
    },
    "name": "statusreg",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_rcc.c@47069@F@RCC_GetFlagStatus@bitstatus",
    "What": "Variable",
    "defdec": "Def",
    "display": "bitstatus",
    "location": {
      "column": "14",
      "line": "1330",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\src\\stm32f10x_rcc.c"
    },
    "name": "bitstatus",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_ClearFlag",
    "What": "Function",
    "defdec": "Def",
    "display": "void RCC_ClearFlag(void)",
    "location": {
      "column": "6",
      "line": "1371",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\src\\stm32f10x_rcc.c"
    },
    "name": "RCC_ClearFlag",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_GetITStatus",
    "What": "Function",
    "defdec": "Def",
    "display": "ITStatus RCC_GetITStatus(uint8_t)",
    "location": {
      "column": "10",
      "line": "1402",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\src\\stm32f10x_rcc.c"
    },
    "name": "RCC_GetITStatus",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:stm32f10x_rcc.c@49373@F@RCC_GetITStatus@bitstatus",
    "What": "Variable",
    "defdec": "Def",
    "display": "bitstatus",
    "location": {
      "column": "12",
      "line": "1404",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\src\\stm32f10x_rcc.c"
    },
    "name": "bitstatus",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_ClearITPendingBit",
    "What": "Function",
    "defdec": "Def",
    "display": "void RCC_ClearITPendingBit(uint8_t)",
    "location": {
      "column": "6",
      "line": "1448",
      "path": "C:\\Amit_Chaudhary\\STM32\\Projects\\IAR\\IAR_Projects\\STM32F103C8T6_IAR_Base_Project\\STM32F10x_StdPeriph_Driver\\src\\stm32f10x_rcc.c"
    },
    "name": "RCC_ClearITPendingBit",
    "origin": "project_file",
    "scope": null
  }
]