Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Mon Apr  3 19:58:45 2023
| Host         : LAPTOP-NVLKKFTU running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7k325t-ffg900
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule  Severity  Description  Violations  
----  --------  -----------  ----------  

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     10.939        0.000                      0                 2939        0.058        0.000                      0                 2939        1.100        0.000                       0                  1566  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
clk_in1_p             {0.000 2.500}        5.000           200.000         
  clk_out1_clk_wiz_0  {0.000 10.000}       20.000          50.000          
  clkfbout_clk_wiz_0  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_in1_p                                                                                                                                                               1.100        0.000                       0                     1  
  clk_out1_clk_wiz_0       10.939        0.000                      0                 2939        0.058        0.000                      0                 2939        9.232        0.000                       0                  1562  
  clkfbout_clk_wiz_0                                                                                                                                                    3.592        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)              clk_out1_clk_wiz_0                      
(none)              clkfbout_clk_wiz_0                      
(none)                                  clk_out1_clk_wiz_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_in1_p
  To Clock:  clk_in1_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_in1_p
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk_in1_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y1  u_clk_wiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y1  u_clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y1  u_clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y1  u_clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y1  u_clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y1  u_clk_wiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       10.939ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.058ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.939ns  (required time - arrival time)
  Source:                 rvsingle/dp/rs11E/q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rvsingle/dp/pcreg/q_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.885ns  (logic 1.828ns (20.573%)  route 7.057ns (79.427%))
  Logic Levels:           20  (CARRY4=8 LUT3=2 LUT5=2 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.733ns = ( 18.267 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.276ns
    Clock Pessimism Removal (CPR):    -0.695ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.576 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=1560, routed)        1.300    -2.276    rvsingle/dp/rs11E/clk_out1
    SLICE_X10Y195        FDCE                                         r  rvsingle/dp/rs11E/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y195        FDCE (Prop_fdce_C_Q)         0.236    -2.040 r  rvsingle/dp/rs11E/q_reg[1]/Q
                         net (fo=5, routed)           0.466    -1.574    rvsingle/dp/rs11E/Q[1]
    SLICE_X9Y195         LUT3 (Prop_lut3_I2_O)        0.129    -1.445 f  rvsingle/dp/rs11E/sum_carry_i_22/O
                         net (fo=1, routed)           0.359    -1.086    rvsingle/dp/rdm/sum_carry_i_2_0
    SLICE_X10Y195        LUT6 (Prop_lut6_I5_O)        0.136    -0.950 r  rvsingle/dp/rdm/sum_carry_i_12/O
                         net (fo=65, routed)          0.803    -0.148    rvsingle/dp/rdm/q_reg[4]_20
    SLICE_X8Y202         LUT6 (Prop_lut6_I1_O)        0.043    -0.105 r  rvsingle/dp/rdm/sum_carry__6_i_19/O
                         net (fo=15, routed)          1.474     1.370    rvsingle/dp/rdm/q_reg[31]
    SLICE_X22Y207        LUT5 (Prop_lut5_I0_O)        0.043     1.413 r  rvsingle/dp/rdm/q[15]_i_13/O
                         net (fo=4, routed)           0.635     2.047    rvsingle/dp/rs22E/q[13]_i_6_0
    SLICE_X22Y204        LUT6 (Prop_lut6_I1_O)        0.043     2.090 r  rvsingle/dp/rs22E/q[10]_i_9/O
                         net (fo=2, routed)           0.555     2.646    rvsingle/dp/rs22E/q[10]_i_9_n_0
    SLICE_X17Y204        LUT6 (Prop_lut6_I1_O)        0.043     2.689 r  rvsingle/dp/rs22E/q[10]_i_6/O
                         net (fo=1, routed)           0.000     2.689    rvsingle/dp/rdm/q_reg[10]_0
    SLICE_X17Y204        MUXF7 (Prop_muxf7_I1_O)      0.108     2.797 r  rvsingle/dp/rdm/q_reg[10]_i_2/O
                         net (fo=1, routed)           0.627     3.424    rvsingle/c/regE/q_reg[10]
    SLICE_X15Y200        LUT6 (Prop_lut6_I3_O)        0.124     3.548 f  rvsingle/c/regE/q[10]_i_1__4/O
                         net (fo=3, routed)           0.481     4.029    rvsingle/c/regE/D[10]
    SLICE_X14Y202        LUT5 (Prop_lut5_I0_O)        0.043     4.072 f  rvsingle/c/regE/q[31]_i_12/O
                         net (fo=1, routed)           0.546     4.618    rvsingle/c/regE/q[31]_i_12_n_0
    SLICE_X13Y202        LUT6 (Prop_lut6_I5_O)        0.043     4.661 f  rvsingle/c/regE/q[31]_i_7/O
                         net (fo=1, routed)           0.439     5.100    rvsingle/c/regE/q[31]_i_7_n_0
    SLICE_X13Y201        LUT6 (Prop_lut6_I3_O)        0.043     5.143 r  rvsingle/c/regE/q[31]_i_3/O
                         net (fo=125, routed)         0.671     5.814    rvsingle/dp/pcreg/q_reg[20]_rep__1
    SLICE_X21Y197        LUT3 (Prop_lut3_I2_O)        0.043     5.857 r  rvsingle/dp/pcreg/q[1]_i_5__0/O
                         net (fo=1, routed)           0.000     5.857    rvsingle/dp/pcaddJAL/q_reg[4]_3[0]
    SLICE_X21Y197        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     6.124 r  rvsingle/dp/pcaddJAL/q_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.124    rvsingle/dp/pcaddJAL/q_reg[1]_i_1_n_0
    SLICE_X21Y198        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.177 r  rvsingle/dp/pcaddJAL/q_reg[5]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.177    rvsingle/dp/pcaddJAL/q_reg[5]_i_1__0_n_0
    SLICE_X21Y199        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.230 r  rvsingle/dp/pcaddJAL/q_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.001     6.231    rvsingle/dp/pcaddJAL/q_reg[9]_i_1_n_0
    SLICE_X21Y200        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.284 r  rvsingle/dp/pcaddJAL/q_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.284    rvsingle/dp/pcaddJAL/q_reg[13]_i_1_n_0
    SLICE_X21Y201        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.337 r  rvsingle/dp/pcaddJAL/q_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.337    rvsingle/dp/pcaddJAL/q_reg[17]_i_1_n_0
    SLICE_X21Y202        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.390 r  rvsingle/dp/pcaddJAL/q_reg[21]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.390    rvsingle/dp/pcaddJAL/q_reg[21]_i_1_n_0
    SLICE_X21Y203        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.443 r  rvsingle/dp/pcaddJAL/q_reg[25]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.443    rvsingle/dp/pcE/CO[0]
    SLICE_X21Y204        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     6.609 r  rvsingle/dp/pcE/q_reg[29]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.609    rvsingle/dp/pcreg/q_reg[31]_4[1]
    SLICE_X21Y204        FDCE                                         r  rvsingle/dp/pcreg/q_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    21.789    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    15.030 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    17.035    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    17.118 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=1560, routed)        1.149    18.267    rvsingle/dp/pcreg/clk_out1
    SLICE_X21Y204        FDCE                                         r  rvsingle/dp/pcreg/q_reg[30]/C
                         clock pessimism             -0.695    17.573    
                         clock uncertainty           -0.074    17.499    
    SLICE_X21Y204        FDCE (Setup_fdce_C_D)        0.049    17.548    rvsingle/dp/pcreg/q_reg[30]
  -------------------------------------------------------------------
                         required time                         17.548    
                         arrival time                          -6.609    
  -------------------------------------------------------------------
                         slack                                 10.939    

Slack (MET) :             10.980ns  (required time - arrival time)
  Source:                 rvsingle/dp/r2M/q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rvsingle/dp/pcd/q_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.618ns  (logic 1.841ns (21.362%)  route 6.777ns (78.638%))
  Logic Levels:           17  (CARRY4=7 LUT2=1 LUT3=2 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.718ns = ( 18.282 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.285ns
    Clock Pessimism Removal (CPR):    -0.695ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.576 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=1560, routed)        1.291    -2.285    rvsingle/dp/r2M/clk_out1
    SLICE_X12Y205        FDCE                                         r  rvsingle/dp/r2M/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y205        FDCE (Prop_fdce_C_Q)         0.236    -2.049 r  rvsingle/dp/r2M/q_reg[4]/Q
                         net (fo=36, routed)          1.704    -0.345    rvsingle/dp/rs22E/q_reg[31]_1[4]
    SLICE_X9Y196         LUT6 (Prop_lut6_I1_O)        0.123    -0.222 r  rvsingle/dp/rs22E/q[4]_i_1__8/O
                         net (fo=66, routed)          1.377     1.154    rvsingle/dp/immE/D[2]
    SLICE_X22Y209        LUT3 (Prop_lut3_I2_O)        0.047     1.201 r  rvsingle/dp/immE/sum_carry__0_i_19/O
                         net (fo=70, routed)          1.081     2.282    rvsingle/dp/rdm/q[29]_i_6
    SLICE_X11Y200        LUT3 (Prop_lut3_I1_O)        0.134     2.416 r  rvsingle/dp/rdm/sum_carry__0_i_8/O
                         net (fo=1, routed)           0.000     2.416    rvsingle/dp/alu/q_reg[7][0]
    SLICE_X11Y200        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     2.675 r  rvsingle/dp/alu/sum_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.675    rvsingle/dp/alu/sum_carry__0_n_0
    SLICE_X11Y201        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.728 r  rvsingle/dp/alu/sum_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.728    rvsingle/dp/alu/sum_carry__1_n_0
    SLICE_X11Y202        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.781 r  rvsingle/dp/alu/sum_carry__2/CO[3]
                         net (fo=1, routed)           0.000     2.781    rvsingle/dp/alu/sum_carry__2_n_0
    SLICE_X11Y203        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.834 r  rvsingle/dp/alu/sum_carry__3/CO[3]
                         net (fo=1, routed)           0.000     2.834    rvsingle/dp/alu/sum_carry__3_n_0
    SLICE_X11Y204        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.887 r  rvsingle/dp/alu/sum_carry__4/CO[3]
                         net (fo=1, routed)           0.000     2.887    rvsingle/dp/alu/sum_carry__4_n_0
    SLICE_X11Y205        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.940 r  rvsingle/dp/alu/sum_carry__5/CO[3]
                         net (fo=1, routed)           0.000     2.940    rvsingle/dp/alu/sum_carry__5_n_0
    SLICE_X11Y206        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149     3.089 r  rvsingle/dp/alu/sum_carry__6/O[3]
                         net (fo=3, routed)           0.451     3.540    rvsingle/c/regE/O[0]
    SLICE_X11Y207        LUT5 (Prop_lut5_I4_O)        0.131     3.671 r  rvsingle/c/regE/q[0]_i_13/O
                         net (fo=1, routed)           0.149     3.820    rvsingle/dp/pcplus4w/q[0]_i_2__0_0
    SLICE_X11Y207        LUT6 (Prop_lut6_I2_O)        0.137     3.957 r  rvsingle/dp/pcplus4w/q[0]_i_7/O
                         net (fo=1, routed)           0.279     4.235    rvsingle/dp/rdm/q_reg[0]_7
    SLICE_X13Y206        LUT6 (Prop_lut6_I5_O)        0.043     4.278 f  rvsingle/dp/rdm/q[0]_i_2__0/O
                         net (fo=1, routed)           0.000     4.278    rvsingle/c/regE/q_reg[0]_0
    SLICE_X13Y206        MUXF7 (Prop_muxf7_I0_O)      0.107     4.385 f  rvsingle/c/regE/q_reg[0]_i_1/O
                         net (fo=2, routed)           0.333     4.719    rvsingle/c/regE/D[0]
    SLICE_X13Y204        LUT6 (Prop_lut6_I1_O)        0.124     4.843 f  rvsingle/c/regE/q[31]_i_5/O
                         net (fo=2, routed)           0.277     5.120    rvsingle/c/regE/q[31]_i_5_n_0
    SLICE_X13Y201        LUT6 (Prop_lut6_I1_O)        0.043     5.163 r  rvsingle/c/regE/q[31]_i_3/O
                         net (fo=125, routed)         0.419     5.582    rvsingle/dp/rddE/q_reg[1]_0
    SLICE_X17Y198        LUT2 (Prop_lut2_I1_O)        0.043     5.625 r  rvsingle/dp/rddE/q[31]_i_1__5/O
                         net (fo=91, routed)          0.708     6.333    rvsingle/dp/pcd/E[0]
    SLICE_X23Y196        FDCE                                         r  rvsingle/dp/pcd/q_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    21.789    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    15.030 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    17.035    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    17.118 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=1560, routed)        1.164    18.282    rvsingle/dp/pcd/clk_out1
    SLICE_X23Y196        FDCE                                         r  rvsingle/dp/pcd/q_reg[2]/C
                         clock pessimism             -0.695    17.588    
                         clock uncertainty           -0.074    17.514    
    SLICE_X23Y196        FDCE (Setup_fdce_C_CE)      -0.201    17.313    rvsingle/dp/pcd/q_reg[2]
  -------------------------------------------------------------------
                         required time                         17.313    
                         arrival time                          -6.333    
  -------------------------------------------------------------------
                         slack                                 10.980    

Slack (MET) :             10.986ns  (required time - arrival time)
  Source:                 rvsingle/dp/r2M/q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rvsingle/dp/pcd/q_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.703ns  (logic 1.844ns (21.189%)  route 6.859ns (78.811%))
  Logic Levels:           17  (CARRY4=7 LUT2=1 LUT3=2 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.718ns = ( 18.282 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.285ns
    Clock Pessimism Removal (CPR):    -0.695ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.576 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=1560, routed)        1.291    -2.285    rvsingle/dp/r2M/clk_out1
    SLICE_X12Y205        FDCE                                         r  rvsingle/dp/r2M/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y205        FDCE (Prop_fdce_C_Q)         0.236    -2.049 r  rvsingle/dp/r2M/q_reg[4]/Q
                         net (fo=36, routed)          1.704    -0.345    rvsingle/dp/rs22E/q_reg[31]_1[4]
    SLICE_X9Y196         LUT6 (Prop_lut6_I1_O)        0.123    -0.222 r  rvsingle/dp/rs22E/q[4]_i_1__8/O
                         net (fo=66, routed)          1.377     1.154    rvsingle/dp/immE/D[2]
    SLICE_X22Y209        LUT3 (Prop_lut3_I2_O)        0.047     1.201 r  rvsingle/dp/immE/sum_carry__0_i_19/O
                         net (fo=70, routed)          1.081     2.282    rvsingle/dp/rdm/q[29]_i_6
    SLICE_X11Y200        LUT3 (Prop_lut3_I1_O)        0.134     2.416 r  rvsingle/dp/rdm/sum_carry__0_i_8/O
                         net (fo=1, routed)           0.000     2.416    rvsingle/dp/alu/q_reg[7][0]
    SLICE_X11Y200        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     2.675 r  rvsingle/dp/alu/sum_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.675    rvsingle/dp/alu/sum_carry__0_n_0
    SLICE_X11Y201        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.728 r  rvsingle/dp/alu/sum_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.728    rvsingle/dp/alu/sum_carry__1_n_0
    SLICE_X11Y202        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.781 r  rvsingle/dp/alu/sum_carry__2/CO[3]
                         net (fo=1, routed)           0.000     2.781    rvsingle/dp/alu/sum_carry__2_n_0
    SLICE_X11Y203        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.834 r  rvsingle/dp/alu/sum_carry__3/CO[3]
                         net (fo=1, routed)           0.000     2.834    rvsingle/dp/alu/sum_carry__3_n_0
    SLICE_X11Y204        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.887 r  rvsingle/dp/alu/sum_carry__4/CO[3]
                         net (fo=1, routed)           0.000     2.887    rvsingle/dp/alu/sum_carry__4_n_0
    SLICE_X11Y205        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.940 r  rvsingle/dp/alu/sum_carry__5/CO[3]
                         net (fo=1, routed)           0.000     2.940    rvsingle/dp/alu/sum_carry__5_n_0
    SLICE_X11Y206        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149     3.089 r  rvsingle/dp/alu/sum_carry__6/O[3]
                         net (fo=3, routed)           0.451     3.540    rvsingle/c/regE/O[0]
    SLICE_X11Y207        LUT5 (Prop_lut5_I4_O)        0.131     3.671 r  rvsingle/c/regE/q[0]_i_13/O
                         net (fo=1, routed)           0.149     3.820    rvsingle/dp/pcplus4w/q[0]_i_2__0_0
    SLICE_X11Y207        LUT6 (Prop_lut6_I2_O)        0.137     3.957 f  rvsingle/dp/pcplus4w/q[0]_i_7/O
                         net (fo=1, routed)           0.279     4.235    rvsingle/dp/rdm/q_reg[0]_7
    SLICE_X13Y206        LUT6 (Prop_lut6_I5_O)        0.043     4.278 r  rvsingle/dp/rdm/q[0]_i_2__0/O
                         net (fo=1, routed)           0.000     4.278    rvsingle/c/regE/q_reg[0]_0
    SLICE_X13Y206        MUXF7 (Prop_muxf7_I0_O)      0.107     4.385 r  rvsingle/c/regE/q_reg[0]_i_1/O
                         net (fo=2, routed)           0.333     4.719    rvsingle/c/regE/D[0]
    SLICE_X13Y204        LUT6 (Prop_lut6_I1_O)        0.124     4.843 r  rvsingle/c/regE/q[31]_i_5/O
                         net (fo=2, routed)           0.277     5.120    rvsingle/c/regE/q[31]_i_5_n_0
    SLICE_X13Y201        LUT6 (Prop_lut6_I1_O)        0.043     5.163 f  rvsingle/c/regE/q[31]_i_3/O
                         net (fo=125, routed)         0.922     6.084    rvsingle/dp/pcreg/q_reg[20]_rep__1
    SLICE_X20Y196        LUT2 (Prop_lut2_I1_O)        0.046     6.130 r  rvsingle/dp/pcreg/q[2]_i_1/O
                         net (fo=1, routed)           0.287     6.417    rvsingle/dp/pcd/q_reg[31]_1[1]
    SLICE_X23Y196        FDCE                                         r  rvsingle/dp/pcd/q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    21.789    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    15.030 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    17.035    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    17.118 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=1560, routed)        1.164    18.282    rvsingle/dp/pcd/clk_out1
    SLICE_X23Y196        FDCE                                         r  rvsingle/dp/pcd/q_reg[2]/C
                         clock pessimism             -0.695    17.588    
                         clock uncertainty           -0.074    17.514    
    SLICE_X23Y196        FDCE (Setup_fdce_C_D)       -0.111    17.403    rvsingle/dp/pcd/q_reg[2]
  -------------------------------------------------------------------
                         required time                         17.403    
                         arrival time                          -6.417    
  -------------------------------------------------------------------
                         slack                                 10.986    

Slack (MET) :             10.992ns  (required time - arrival time)
  Source:                 rvsingle/dp/rs11E/q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rvsingle/dp/pcreg/q_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.832ns  (logic 1.775ns (20.096%)  route 7.057ns (79.904%))
  Logic Levels:           19  (CARRY4=7 LUT3=2 LUT5=2 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.733ns = ( 18.267 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.276ns
    Clock Pessimism Removal (CPR):    -0.695ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.576 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=1560, routed)        1.300    -2.276    rvsingle/dp/rs11E/clk_out1
    SLICE_X10Y195        FDCE                                         r  rvsingle/dp/rs11E/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y195        FDCE (Prop_fdce_C_Q)         0.236    -2.040 r  rvsingle/dp/rs11E/q_reg[1]/Q
                         net (fo=5, routed)           0.466    -1.574    rvsingle/dp/rs11E/Q[1]
    SLICE_X9Y195         LUT3 (Prop_lut3_I2_O)        0.129    -1.445 f  rvsingle/dp/rs11E/sum_carry_i_22/O
                         net (fo=1, routed)           0.359    -1.086    rvsingle/dp/rdm/sum_carry_i_2_0
    SLICE_X10Y195        LUT6 (Prop_lut6_I5_O)        0.136    -0.950 r  rvsingle/dp/rdm/sum_carry_i_12/O
                         net (fo=65, routed)          0.803    -0.148    rvsingle/dp/rdm/q_reg[4]_20
    SLICE_X8Y202         LUT6 (Prop_lut6_I1_O)        0.043    -0.105 r  rvsingle/dp/rdm/sum_carry__6_i_19/O
                         net (fo=15, routed)          1.474     1.370    rvsingle/dp/rdm/q_reg[31]
    SLICE_X22Y207        LUT5 (Prop_lut5_I0_O)        0.043     1.413 r  rvsingle/dp/rdm/q[15]_i_13/O
                         net (fo=4, routed)           0.635     2.047    rvsingle/dp/rs22E/q[13]_i_6_0
    SLICE_X22Y204        LUT6 (Prop_lut6_I1_O)        0.043     2.090 r  rvsingle/dp/rs22E/q[10]_i_9/O
                         net (fo=2, routed)           0.555     2.646    rvsingle/dp/rs22E/q[10]_i_9_n_0
    SLICE_X17Y204        LUT6 (Prop_lut6_I1_O)        0.043     2.689 r  rvsingle/dp/rs22E/q[10]_i_6/O
                         net (fo=1, routed)           0.000     2.689    rvsingle/dp/rdm/q_reg[10]_0
    SLICE_X17Y204        MUXF7 (Prop_muxf7_I1_O)      0.108     2.797 r  rvsingle/dp/rdm/q_reg[10]_i_2/O
                         net (fo=1, routed)           0.627     3.424    rvsingle/c/regE/q_reg[10]
    SLICE_X15Y200        LUT6 (Prop_lut6_I3_O)        0.124     3.548 f  rvsingle/c/regE/q[10]_i_1__4/O
                         net (fo=3, routed)           0.481     4.029    rvsingle/c/regE/D[10]
    SLICE_X14Y202        LUT5 (Prop_lut5_I0_O)        0.043     4.072 f  rvsingle/c/regE/q[31]_i_12/O
                         net (fo=1, routed)           0.546     4.618    rvsingle/c/regE/q[31]_i_12_n_0
    SLICE_X13Y202        LUT6 (Prop_lut6_I5_O)        0.043     4.661 f  rvsingle/c/regE/q[31]_i_7/O
                         net (fo=1, routed)           0.439     5.100    rvsingle/c/regE/q[31]_i_7_n_0
    SLICE_X13Y201        LUT6 (Prop_lut6_I3_O)        0.043     5.143 r  rvsingle/c/regE/q[31]_i_3/O
                         net (fo=125, routed)         0.671     5.814    rvsingle/dp/pcreg/q_reg[20]_rep__1
    SLICE_X21Y197        LUT3 (Prop_lut3_I2_O)        0.043     5.857 r  rvsingle/dp/pcreg/q[1]_i_5__0/O
                         net (fo=1, routed)           0.000     5.857    rvsingle/dp/pcaddJAL/q_reg[4]_3[0]
    SLICE_X21Y197        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     6.124 r  rvsingle/dp/pcaddJAL/q_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.124    rvsingle/dp/pcaddJAL/q_reg[1]_i_1_n_0
    SLICE_X21Y198        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.177 r  rvsingle/dp/pcaddJAL/q_reg[5]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.177    rvsingle/dp/pcaddJAL/q_reg[5]_i_1__0_n_0
    SLICE_X21Y199        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.230 r  rvsingle/dp/pcaddJAL/q_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.001     6.231    rvsingle/dp/pcaddJAL/q_reg[9]_i_1_n_0
    SLICE_X21Y200        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.284 r  rvsingle/dp/pcaddJAL/q_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.284    rvsingle/dp/pcaddJAL/q_reg[13]_i_1_n_0
    SLICE_X21Y201        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.337 r  rvsingle/dp/pcaddJAL/q_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.337    rvsingle/dp/pcaddJAL/q_reg[17]_i_1_n_0
    SLICE_X21Y202        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.390 r  rvsingle/dp/pcaddJAL/q_reg[21]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.390    rvsingle/dp/pcaddJAL/q_reg[21]_i_1_n_0
    SLICE_X21Y203        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     6.556 r  rvsingle/dp/pcaddJAL/q_reg[25]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.556    rvsingle/dp/pcreg/q_reg[28]_1[1]
    SLICE_X21Y203        FDCE                                         r  rvsingle/dp/pcreg/q_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    21.789    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    15.030 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    17.035    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    17.118 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=1560, routed)        1.149    18.267    rvsingle/dp/pcreg/clk_out1
    SLICE_X21Y203        FDCE                                         r  rvsingle/dp/pcreg/q_reg[26]/C
                         clock pessimism             -0.695    17.573    
                         clock uncertainty           -0.074    17.499    
    SLICE_X21Y203        FDCE (Setup_fdce_C_D)        0.049    17.548    rvsingle/dp/pcreg/q_reg[26]
  -------------------------------------------------------------------
                         required time                         17.548    
                         arrival time                          -6.556    
  -------------------------------------------------------------------
                         slack                                 10.992    

Slack (MET) :             10.994ns  (required time - arrival time)
  Source:                 rvsingle/dp/rs11E/q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rvsingle/dp/pcreg/q_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.830ns  (logic 1.773ns (20.078%)  route 7.057ns (79.922%))
  Logic Levels:           20  (CARRY4=8 LUT3=2 LUT5=2 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.733ns = ( 18.267 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.276ns
    Clock Pessimism Removal (CPR):    -0.695ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.576 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=1560, routed)        1.300    -2.276    rvsingle/dp/rs11E/clk_out1
    SLICE_X10Y195        FDCE                                         r  rvsingle/dp/rs11E/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y195        FDCE (Prop_fdce_C_Q)         0.236    -2.040 r  rvsingle/dp/rs11E/q_reg[1]/Q
                         net (fo=5, routed)           0.466    -1.574    rvsingle/dp/rs11E/Q[1]
    SLICE_X9Y195         LUT3 (Prop_lut3_I2_O)        0.129    -1.445 f  rvsingle/dp/rs11E/sum_carry_i_22/O
                         net (fo=1, routed)           0.359    -1.086    rvsingle/dp/rdm/sum_carry_i_2_0
    SLICE_X10Y195        LUT6 (Prop_lut6_I5_O)        0.136    -0.950 r  rvsingle/dp/rdm/sum_carry_i_12/O
                         net (fo=65, routed)          0.803    -0.148    rvsingle/dp/rdm/q_reg[4]_20
    SLICE_X8Y202         LUT6 (Prop_lut6_I1_O)        0.043    -0.105 r  rvsingle/dp/rdm/sum_carry__6_i_19/O
                         net (fo=15, routed)          1.474     1.370    rvsingle/dp/rdm/q_reg[31]
    SLICE_X22Y207        LUT5 (Prop_lut5_I0_O)        0.043     1.413 r  rvsingle/dp/rdm/q[15]_i_13/O
                         net (fo=4, routed)           0.635     2.047    rvsingle/dp/rs22E/q[13]_i_6_0
    SLICE_X22Y204        LUT6 (Prop_lut6_I1_O)        0.043     2.090 r  rvsingle/dp/rs22E/q[10]_i_9/O
                         net (fo=2, routed)           0.555     2.646    rvsingle/dp/rs22E/q[10]_i_9_n_0
    SLICE_X17Y204        LUT6 (Prop_lut6_I1_O)        0.043     2.689 r  rvsingle/dp/rs22E/q[10]_i_6/O
                         net (fo=1, routed)           0.000     2.689    rvsingle/dp/rdm/q_reg[10]_0
    SLICE_X17Y204        MUXF7 (Prop_muxf7_I1_O)      0.108     2.797 r  rvsingle/dp/rdm/q_reg[10]_i_2/O
                         net (fo=1, routed)           0.627     3.424    rvsingle/c/regE/q_reg[10]
    SLICE_X15Y200        LUT6 (Prop_lut6_I3_O)        0.124     3.548 f  rvsingle/c/regE/q[10]_i_1__4/O
                         net (fo=3, routed)           0.481     4.029    rvsingle/c/regE/D[10]
    SLICE_X14Y202        LUT5 (Prop_lut5_I0_O)        0.043     4.072 f  rvsingle/c/regE/q[31]_i_12/O
                         net (fo=1, routed)           0.546     4.618    rvsingle/c/regE/q[31]_i_12_n_0
    SLICE_X13Y202        LUT6 (Prop_lut6_I5_O)        0.043     4.661 f  rvsingle/c/regE/q[31]_i_7/O
                         net (fo=1, routed)           0.439     5.100    rvsingle/c/regE/q[31]_i_7_n_0
    SLICE_X13Y201        LUT6 (Prop_lut6_I3_O)        0.043     5.143 r  rvsingle/c/regE/q[31]_i_3/O
                         net (fo=125, routed)         0.671     5.814    rvsingle/dp/pcreg/q_reg[20]_rep__1
    SLICE_X21Y197        LUT3 (Prop_lut3_I2_O)        0.043     5.857 r  rvsingle/dp/pcreg/q[1]_i_5__0/O
                         net (fo=1, routed)           0.000     5.857    rvsingle/dp/pcaddJAL/q_reg[4]_3[0]
    SLICE_X21Y197        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     6.124 r  rvsingle/dp/pcaddJAL/q_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.124    rvsingle/dp/pcaddJAL/q_reg[1]_i_1_n_0
    SLICE_X21Y198        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.177 r  rvsingle/dp/pcaddJAL/q_reg[5]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.177    rvsingle/dp/pcaddJAL/q_reg[5]_i_1__0_n_0
    SLICE_X21Y199        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.230 r  rvsingle/dp/pcaddJAL/q_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.001     6.231    rvsingle/dp/pcaddJAL/q_reg[9]_i_1_n_0
    SLICE_X21Y200        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.284 r  rvsingle/dp/pcaddJAL/q_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.284    rvsingle/dp/pcaddJAL/q_reg[13]_i_1_n_0
    SLICE_X21Y201        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.337 r  rvsingle/dp/pcaddJAL/q_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.337    rvsingle/dp/pcaddJAL/q_reg[17]_i_1_n_0
    SLICE_X21Y202        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.390 r  rvsingle/dp/pcaddJAL/q_reg[21]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.390    rvsingle/dp/pcaddJAL/q_reg[21]_i_1_n_0
    SLICE_X21Y203        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.443 r  rvsingle/dp/pcaddJAL/q_reg[25]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.443    rvsingle/dp/pcE/CO[0]
    SLICE_X21Y204        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     6.554 r  rvsingle/dp/pcE/q_reg[29]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.554    rvsingle/dp/pcreg/q_reg[31]_4[0]
    SLICE_X21Y204        FDCE                                         r  rvsingle/dp/pcreg/q_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    21.789    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    15.030 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    17.035    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    17.118 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=1560, routed)        1.149    18.267    rvsingle/dp/pcreg/clk_out1
    SLICE_X21Y204        FDCE                                         r  rvsingle/dp/pcreg/q_reg[29]/C
                         clock pessimism             -0.695    17.573    
                         clock uncertainty           -0.074    17.499    
    SLICE_X21Y204        FDCE (Setup_fdce_C_D)        0.049    17.548    rvsingle/dp/pcreg/q_reg[29]
  -------------------------------------------------------------------
                         required time                         17.548    
                         arrival time                          -6.554    
  -------------------------------------------------------------------
                         slack                                 10.994    

Slack (MET) :             10.994ns  (required time - arrival time)
  Source:                 rvsingle/dp/rs11E/q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rvsingle/dp/pcreg/q_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.830ns  (logic 1.773ns (20.078%)  route 7.057ns (79.922%))
  Logic Levels:           20  (CARRY4=8 LUT3=2 LUT5=2 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.733ns = ( 18.267 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.276ns
    Clock Pessimism Removal (CPR):    -0.695ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.576 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=1560, routed)        1.300    -2.276    rvsingle/dp/rs11E/clk_out1
    SLICE_X10Y195        FDCE                                         r  rvsingle/dp/rs11E/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y195        FDCE (Prop_fdce_C_Q)         0.236    -2.040 r  rvsingle/dp/rs11E/q_reg[1]/Q
                         net (fo=5, routed)           0.466    -1.574    rvsingle/dp/rs11E/Q[1]
    SLICE_X9Y195         LUT3 (Prop_lut3_I2_O)        0.129    -1.445 f  rvsingle/dp/rs11E/sum_carry_i_22/O
                         net (fo=1, routed)           0.359    -1.086    rvsingle/dp/rdm/sum_carry_i_2_0
    SLICE_X10Y195        LUT6 (Prop_lut6_I5_O)        0.136    -0.950 r  rvsingle/dp/rdm/sum_carry_i_12/O
                         net (fo=65, routed)          0.803    -0.148    rvsingle/dp/rdm/q_reg[4]_20
    SLICE_X8Y202         LUT6 (Prop_lut6_I1_O)        0.043    -0.105 r  rvsingle/dp/rdm/sum_carry__6_i_19/O
                         net (fo=15, routed)          1.474     1.370    rvsingle/dp/rdm/q_reg[31]
    SLICE_X22Y207        LUT5 (Prop_lut5_I0_O)        0.043     1.413 r  rvsingle/dp/rdm/q[15]_i_13/O
                         net (fo=4, routed)           0.635     2.047    rvsingle/dp/rs22E/q[13]_i_6_0
    SLICE_X22Y204        LUT6 (Prop_lut6_I1_O)        0.043     2.090 r  rvsingle/dp/rs22E/q[10]_i_9/O
                         net (fo=2, routed)           0.555     2.646    rvsingle/dp/rs22E/q[10]_i_9_n_0
    SLICE_X17Y204        LUT6 (Prop_lut6_I1_O)        0.043     2.689 r  rvsingle/dp/rs22E/q[10]_i_6/O
                         net (fo=1, routed)           0.000     2.689    rvsingle/dp/rdm/q_reg[10]_0
    SLICE_X17Y204        MUXF7 (Prop_muxf7_I1_O)      0.108     2.797 r  rvsingle/dp/rdm/q_reg[10]_i_2/O
                         net (fo=1, routed)           0.627     3.424    rvsingle/c/regE/q_reg[10]
    SLICE_X15Y200        LUT6 (Prop_lut6_I3_O)        0.124     3.548 f  rvsingle/c/regE/q[10]_i_1__4/O
                         net (fo=3, routed)           0.481     4.029    rvsingle/c/regE/D[10]
    SLICE_X14Y202        LUT5 (Prop_lut5_I0_O)        0.043     4.072 f  rvsingle/c/regE/q[31]_i_12/O
                         net (fo=1, routed)           0.546     4.618    rvsingle/c/regE/q[31]_i_12_n_0
    SLICE_X13Y202        LUT6 (Prop_lut6_I5_O)        0.043     4.661 f  rvsingle/c/regE/q[31]_i_7/O
                         net (fo=1, routed)           0.439     5.100    rvsingle/c/regE/q[31]_i_7_n_0
    SLICE_X13Y201        LUT6 (Prop_lut6_I3_O)        0.043     5.143 r  rvsingle/c/regE/q[31]_i_3/O
                         net (fo=125, routed)         0.671     5.814    rvsingle/dp/pcreg/q_reg[20]_rep__1
    SLICE_X21Y197        LUT3 (Prop_lut3_I2_O)        0.043     5.857 r  rvsingle/dp/pcreg/q[1]_i_5__0/O
                         net (fo=1, routed)           0.000     5.857    rvsingle/dp/pcaddJAL/q_reg[4]_3[0]
    SLICE_X21Y197        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     6.124 r  rvsingle/dp/pcaddJAL/q_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.124    rvsingle/dp/pcaddJAL/q_reg[1]_i_1_n_0
    SLICE_X21Y198        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.177 r  rvsingle/dp/pcaddJAL/q_reg[5]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.177    rvsingle/dp/pcaddJAL/q_reg[5]_i_1__0_n_0
    SLICE_X21Y199        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.230 r  rvsingle/dp/pcaddJAL/q_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.001     6.231    rvsingle/dp/pcaddJAL/q_reg[9]_i_1_n_0
    SLICE_X21Y200        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.284 r  rvsingle/dp/pcaddJAL/q_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.284    rvsingle/dp/pcaddJAL/q_reg[13]_i_1_n_0
    SLICE_X21Y201        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.337 r  rvsingle/dp/pcaddJAL/q_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.337    rvsingle/dp/pcaddJAL/q_reg[17]_i_1_n_0
    SLICE_X21Y202        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.390 r  rvsingle/dp/pcaddJAL/q_reg[21]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.390    rvsingle/dp/pcaddJAL/q_reg[21]_i_1_n_0
    SLICE_X21Y203        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.443 r  rvsingle/dp/pcaddJAL/q_reg[25]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.443    rvsingle/dp/pcE/CO[0]
    SLICE_X21Y204        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111     6.554 r  rvsingle/dp/pcE/q_reg[29]_i_1/O[2]
                         net (fo=1, routed)           0.000     6.554    rvsingle/dp/pcreg/q_reg[31]_4[2]
    SLICE_X21Y204        FDCE                                         r  rvsingle/dp/pcreg/q_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    21.789    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    15.030 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    17.035    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    17.118 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=1560, routed)        1.149    18.267    rvsingle/dp/pcreg/clk_out1
    SLICE_X21Y204        FDCE                                         r  rvsingle/dp/pcreg/q_reg[31]/C
                         clock pessimism             -0.695    17.573    
                         clock uncertainty           -0.074    17.499    
    SLICE_X21Y204        FDCE (Setup_fdce_C_D)        0.049    17.548    rvsingle/dp/pcreg/q_reg[31]
  -------------------------------------------------------------------
                         required time                         17.548    
                         arrival time                          -6.554    
  -------------------------------------------------------------------
                         slack                                 10.994    

Slack (MET) :             11.009ns  (required time - arrival time)
  Source:                 rvsingle/dp/rs11E/q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rvsingle/dp/pcreg/q_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.815ns  (logic 1.758ns (19.942%)  route 7.057ns (80.058%))
  Logic Levels:           19  (CARRY4=7 LUT3=2 LUT5=2 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.733ns = ( 18.267 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.276ns
    Clock Pessimism Removal (CPR):    -0.695ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.576 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=1560, routed)        1.300    -2.276    rvsingle/dp/rs11E/clk_out1
    SLICE_X10Y195        FDCE                                         r  rvsingle/dp/rs11E/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y195        FDCE (Prop_fdce_C_Q)         0.236    -2.040 r  rvsingle/dp/rs11E/q_reg[1]/Q
                         net (fo=5, routed)           0.466    -1.574    rvsingle/dp/rs11E/Q[1]
    SLICE_X9Y195         LUT3 (Prop_lut3_I2_O)        0.129    -1.445 f  rvsingle/dp/rs11E/sum_carry_i_22/O
                         net (fo=1, routed)           0.359    -1.086    rvsingle/dp/rdm/sum_carry_i_2_0
    SLICE_X10Y195        LUT6 (Prop_lut6_I5_O)        0.136    -0.950 r  rvsingle/dp/rdm/sum_carry_i_12/O
                         net (fo=65, routed)          0.803    -0.148    rvsingle/dp/rdm/q_reg[4]_20
    SLICE_X8Y202         LUT6 (Prop_lut6_I1_O)        0.043    -0.105 r  rvsingle/dp/rdm/sum_carry__6_i_19/O
                         net (fo=15, routed)          1.474     1.370    rvsingle/dp/rdm/q_reg[31]
    SLICE_X22Y207        LUT5 (Prop_lut5_I0_O)        0.043     1.413 r  rvsingle/dp/rdm/q[15]_i_13/O
                         net (fo=4, routed)           0.635     2.047    rvsingle/dp/rs22E/q[13]_i_6_0
    SLICE_X22Y204        LUT6 (Prop_lut6_I1_O)        0.043     2.090 r  rvsingle/dp/rs22E/q[10]_i_9/O
                         net (fo=2, routed)           0.555     2.646    rvsingle/dp/rs22E/q[10]_i_9_n_0
    SLICE_X17Y204        LUT6 (Prop_lut6_I1_O)        0.043     2.689 r  rvsingle/dp/rs22E/q[10]_i_6/O
                         net (fo=1, routed)           0.000     2.689    rvsingle/dp/rdm/q_reg[10]_0
    SLICE_X17Y204        MUXF7 (Prop_muxf7_I1_O)      0.108     2.797 r  rvsingle/dp/rdm/q_reg[10]_i_2/O
                         net (fo=1, routed)           0.627     3.424    rvsingle/c/regE/q_reg[10]
    SLICE_X15Y200        LUT6 (Prop_lut6_I3_O)        0.124     3.548 f  rvsingle/c/regE/q[10]_i_1__4/O
                         net (fo=3, routed)           0.481     4.029    rvsingle/c/regE/D[10]
    SLICE_X14Y202        LUT5 (Prop_lut5_I0_O)        0.043     4.072 f  rvsingle/c/regE/q[31]_i_12/O
                         net (fo=1, routed)           0.546     4.618    rvsingle/c/regE/q[31]_i_12_n_0
    SLICE_X13Y202        LUT6 (Prop_lut6_I5_O)        0.043     4.661 f  rvsingle/c/regE/q[31]_i_7/O
                         net (fo=1, routed)           0.439     5.100    rvsingle/c/regE/q[31]_i_7_n_0
    SLICE_X13Y201        LUT6 (Prop_lut6_I3_O)        0.043     5.143 r  rvsingle/c/regE/q[31]_i_3/O
                         net (fo=125, routed)         0.671     5.814    rvsingle/dp/pcreg/q_reg[20]_rep__1
    SLICE_X21Y197        LUT3 (Prop_lut3_I2_O)        0.043     5.857 r  rvsingle/dp/pcreg/q[1]_i_5__0/O
                         net (fo=1, routed)           0.000     5.857    rvsingle/dp/pcaddJAL/q_reg[4]_3[0]
    SLICE_X21Y197        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     6.124 r  rvsingle/dp/pcaddJAL/q_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.124    rvsingle/dp/pcaddJAL/q_reg[1]_i_1_n_0
    SLICE_X21Y198        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.177 r  rvsingle/dp/pcaddJAL/q_reg[5]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.177    rvsingle/dp/pcaddJAL/q_reg[5]_i_1__0_n_0
    SLICE_X21Y199        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.230 r  rvsingle/dp/pcaddJAL/q_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.001     6.231    rvsingle/dp/pcaddJAL/q_reg[9]_i_1_n_0
    SLICE_X21Y200        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.284 r  rvsingle/dp/pcaddJAL/q_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.284    rvsingle/dp/pcaddJAL/q_reg[13]_i_1_n_0
    SLICE_X21Y201        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.337 r  rvsingle/dp/pcaddJAL/q_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.337    rvsingle/dp/pcaddJAL/q_reg[17]_i_1_n_0
    SLICE_X21Y202        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.390 r  rvsingle/dp/pcaddJAL/q_reg[21]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.390    rvsingle/dp/pcaddJAL/q_reg[21]_i_1_n_0
    SLICE_X21Y203        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149     6.539 r  rvsingle/dp/pcaddJAL/q_reg[25]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.539    rvsingle/dp/pcreg/q_reg[28]_1[3]
    SLICE_X21Y203        FDCE                                         r  rvsingle/dp/pcreg/q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    21.789    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    15.030 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    17.035    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    17.118 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=1560, routed)        1.149    18.267    rvsingle/dp/pcreg/clk_out1
    SLICE_X21Y203        FDCE                                         r  rvsingle/dp/pcreg/q_reg[28]/C
                         clock pessimism             -0.695    17.573    
                         clock uncertainty           -0.074    17.499    
    SLICE_X21Y203        FDCE (Setup_fdce_C_D)        0.049    17.548    rvsingle/dp/pcreg/q_reg[28]
  -------------------------------------------------------------------
                         required time                         17.548    
                         arrival time                          -6.539    
  -------------------------------------------------------------------
                         slack                                 11.009    

Slack (MET) :             11.045ns  (required time - arrival time)
  Source:                 rvsingle/dp/rs11E/q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rvsingle/dp/pcreg/q_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.779ns  (logic 1.722ns (19.614%)  route 7.057ns (80.386%))
  Logic Levels:           18  (CARRY4=6 LUT3=2 LUT5=2 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.733ns = ( 18.267 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.276ns
    Clock Pessimism Removal (CPR):    -0.695ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.576 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=1560, routed)        1.300    -2.276    rvsingle/dp/rs11E/clk_out1
    SLICE_X10Y195        FDCE                                         r  rvsingle/dp/rs11E/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y195        FDCE (Prop_fdce_C_Q)         0.236    -2.040 r  rvsingle/dp/rs11E/q_reg[1]/Q
                         net (fo=5, routed)           0.466    -1.574    rvsingle/dp/rs11E/Q[1]
    SLICE_X9Y195         LUT3 (Prop_lut3_I2_O)        0.129    -1.445 f  rvsingle/dp/rs11E/sum_carry_i_22/O
                         net (fo=1, routed)           0.359    -1.086    rvsingle/dp/rdm/sum_carry_i_2_0
    SLICE_X10Y195        LUT6 (Prop_lut6_I5_O)        0.136    -0.950 r  rvsingle/dp/rdm/sum_carry_i_12/O
                         net (fo=65, routed)          0.803    -0.148    rvsingle/dp/rdm/q_reg[4]_20
    SLICE_X8Y202         LUT6 (Prop_lut6_I1_O)        0.043    -0.105 r  rvsingle/dp/rdm/sum_carry__6_i_19/O
                         net (fo=15, routed)          1.474     1.370    rvsingle/dp/rdm/q_reg[31]
    SLICE_X22Y207        LUT5 (Prop_lut5_I0_O)        0.043     1.413 r  rvsingle/dp/rdm/q[15]_i_13/O
                         net (fo=4, routed)           0.635     2.047    rvsingle/dp/rs22E/q[13]_i_6_0
    SLICE_X22Y204        LUT6 (Prop_lut6_I1_O)        0.043     2.090 r  rvsingle/dp/rs22E/q[10]_i_9/O
                         net (fo=2, routed)           0.555     2.646    rvsingle/dp/rs22E/q[10]_i_9_n_0
    SLICE_X17Y204        LUT6 (Prop_lut6_I1_O)        0.043     2.689 r  rvsingle/dp/rs22E/q[10]_i_6/O
                         net (fo=1, routed)           0.000     2.689    rvsingle/dp/rdm/q_reg[10]_0
    SLICE_X17Y204        MUXF7 (Prop_muxf7_I1_O)      0.108     2.797 r  rvsingle/dp/rdm/q_reg[10]_i_2/O
                         net (fo=1, routed)           0.627     3.424    rvsingle/c/regE/q_reg[10]
    SLICE_X15Y200        LUT6 (Prop_lut6_I3_O)        0.124     3.548 f  rvsingle/c/regE/q[10]_i_1__4/O
                         net (fo=3, routed)           0.481     4.029    rvsingle/c/regE/D[10]
    SLICE_X14Y202        LUT5 (Prop_lut5_I0_O)        0.043     4.072 f  rvsingle/c/regE/q[31]_i_12/O
                         net (fo=1, routed)           0.546     4.618    rvsingle/c/regE/q[31]_i_12_n_0
    SLICE_X13Y202        LUT6 (Prop_lut6_I5_O)        0.043     4.661 f  rvsingle/c/regE/q[31]_i_7/O
                         net (fo=1, routed)           0.439     5.100    rvsingle/c/regE/q[31]_i_7_n_0
    SLICE_X13Y201        LUT6 (Prop_lut6_I3_O)        0.043     5.143 r  rvsingle/c/regE/q[31]_i_3/O
                         net (fo=125, routed)         0.671     5.814    rvsingle/dp/pcreg/q_reg[20]_rep__1
    SLICE_X21Y197        LUT3 (Prop_lut3_I2_O)        0.043     5.857 r  rvsingle/dp/pcreg/q[1]_i_5__0/O
                         net (fo=1, routed)           0.000     5.857    rvsingle/dp/pcaddJAL/q_reg[4]_3[0]
    SLICE_X21Y197        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     6.124 r  rvsingle/dp/pcaddJAL/q_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.124    rvsingle/dp/pcaddJAL/q_reg[1]_i_1_n_0
    SLICE_X21Y198        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.177 r  rvsingle/dp/pcaddJAL/q_reg[5]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.177    rvsingle/dp/pcaddJAL/q_reg[5]_i_1__0_n_0
    SLICE_X21Y199        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.230 r  rvsingle/dp/pcaddJAL/q_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.001     6.231    rvsingle/dp/pcaddJAL/q_reg[9]_i_1_n_0
    SLICE_X21Y200        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.284 r  rvsingle/dp/pcaddJAL/q_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.284    rvsingle/dp/pcaddJAL/q_reg[13]_i_1_n_0
    SLICE_X21Y201        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.337 r  rvsingle/dp/pcaddJAL/q_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.337    rvsingle/dp/pcaddJAL/q_reg[17]_i_1_n_0
    SLICE_X21Y202        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     6.503 r  rvsingle/dp/pcaddJAL/q_reg[21]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.503    rvsingle/dp/pcreg/q_reg[24]_1[1]
    SLICE_X21Y202        FDCE                                         r  rvsingle/dp/pcreg/q_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    21.789    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    15.030 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    17.035    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    17.118 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=1560, routed)        1.149    18.267    rvsingle/dp/pcreg/clk_out1
    SLICE_X21Y202        FDCE                                         r  rvsingle/dp/pcreg/q_reg[22]/C
                         clock pessimism             -0.695    17.573    
                         clock uncertainty           -0.074    17.499    
    SLICE_X21Y202        FDCE (Setup_fdce_C_D)        0.049    17.548    rvsingle/dp/pcreg/q_reg[22]
  -------------------------------------------------------------------
                         required time                         17.548    
                         arrival time                          -6.503    
  -------------------------------------------------------------------
                         slack                                 11.045    

Slack (MET) :             11.047ns  (required time - arrival time)
  Source:                 rvsingle/dp/rs11E/q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rvsingle/dp/pcreg/q_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.777ns  (logic 1.720ns (19.596%)  route 7.057ns (80.404%))
  Logic Levels:           19  (CARRY4=7 LUT3=2 LUT5=2 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.733ns = ( 18.267 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.276ns
    Clock Pessimism Removal (CPR):    -0.695ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.576 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=1560, routed)        1.300    -2.276    rvsingle/dp/rs11E/clk_out1
    SLICE_X10Y195        FDCE                                         r  rvsingle/dp/rs11E/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y195        FDCE (Prop_fdce_C_Q)         0.236    -2.040 r  rvsingle/dp/rs11E/q_reg[1]/Q
                         net (fo=5, routed)           0.466    -1.574    rvsingle/dp/rs11E/Q[1]
    SLICE_X9Y195         LUT3 (Prop_lut3_I2_O)        0.129    -1.445 f  rvsingle/dp/rs11E/sum_carry_i_22/O
                         net (fo=1, routed)           0.359    -1.086    rvsingle/dp/rdm/sum_carry_i_2_0
    SLICE_X10Y195        LUT6 (Prop_lut6_I5_O)        0.136    -0.950 r  rvsingle/dp/rdm/sum_carry_i_12/O
                         net (fo=65, routed)          0.803    -0.148    rvsingle/dp/rdm/q_reg[4]_20
    SLICE_X8Y202         LUT6 (Prop_lut6_I1_O)        0.043    -0.105 r  rvsingle/dp/rdm/sum_carry__6_i_19/O
                         net (fo=15, routed)          1.474     1.370    rvsingle/dp/rdm/q_reg[31]
    SLICE_X22Y207        LUT5 (Prop_lut5_I0_O)        0.043     1.413 r  rvsingle/dp/rdm/q[15]_i_13/O
                         net (fo=4, routed)           0.635     2.047    rvsingle/dp/rs22E/q[13]_i_6_0
    SLICE_X22Y204        LUT6 (Prop_lut6_I1_O)        0.043     2.090 r  rvsingle/dp/rs22E/q[10]_i_9/O
                         net (fo=2, routed)           0.555     2.646    rvsingle/dp/rs22E/q[10]_i_9_n_0
    SLICE_X17Y204        LUT6 (Prop_lut6_I1_O)        0.043     2.689 r  rvsingle/dp/rs22E/q[10]_i_6/O
                         net (fo=1, routed)           0.000     2.689    rvsingle/dp/rdm/q_reg[10]_0
    SLICE_X17Y204        MUXF7 (Prop_muxf7_I1_O)      0.108     2.797 r  rvsingle/dp/rdm/q_reg[10]_i_2/O
                         net (fo=1, routed)           0.627     3.424    rvsingle/c/regE/q_reg[10]
    SLICE_X15Y200        LUT6 (Prop_lut6_I3_O)        0.124     3.548 f  rvsingle/c/regE/q[10]_i_1__4/O
                         net (fo=3, routed)           0.481     4.029    rvsingle/c/regE/D[10]
    SLICE_X14Y202        LUT5 (Prop_lut5_I0_O)        0.043     4.072 f  rvsingle/c/regE/q[31]_i_12/O
                         net (fo=1, routed)           0.546     4.618    rvsingle/c/regE/q[31]_i_12_n_0
    SLICE_X13Y202        LUT6 (Prop_lut6_I5_O)        0.043     4.661 f  rvsingle/c/regE/q[31]_i_7/O
                         net (fo=1, routed)           0.439     5.100    rvsingle/c/regE/q[31]_i_7_n_0
    SLICE_X13Y201        LUT6 (Prop_lut6_I3_O)        0.043     5.143 r  rvsingle/c/regE/q[31]_i_3/O
                         net (fo=125, routed)         0.671     5.814    rvsingle/dp/pcreg/q_reg[20]_rep__1
    SLICE_X21Y197        LUT3 (Prop_lut3_I2_O)        0.043     5.857 r  rvsingle/dp/pcreg/q[1]_i_5__0/O
                         net (fo=1, routed)           0.000     5.857    rvsingle/dp/pcaddJAL/q_reg[4]_3[0]
    SLICE_X21Y197        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     6.124 r  rvsingle/dp/pcaddJAL/q_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.124    rvsingle/dp/pcaddJAL/q_reg[1]_i_1_n_0
    SLICE_X21Y198        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.177 r  rvsingle/dp/pcaddJAL/q_reg[5]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.177    rvsingle/dp/pcaddJAL/q_reg[5]_i_1__0_n_0
    SLICE_X21Y199        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.230 r  rvsingle/dp/pcaddJAL/q_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.001     6.231    rvsingle/dp/pcaddJAL/q_reg[9]_i_1_n_0
    SLICE_X21Y200        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.284 r  rvsingle/dp/pcaddJAL/q_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.284    rvsingle/dp/pcaddJAL/q_reg[13]_i_1_n_0
    SLICE_X21Y201        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.337 r  rvsingle/dp/pcaddJAL/q_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.337    rvsingle/dp/pcaddJAL/q_reg[17]_i_1_n_0
    SLICE_X21Y202        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.390 r  rvsingle/dp/pcaddJAL/q_reg[21]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.390    rvsingle/dp/pcaddJAL/q_reg[21]_i_1_n_0
    SLICE_X21Y203        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     6.501 r  rvsingle/dp/pcaddJAL/q_reg[25]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.501    rvsingle/dp/pcreg/q_reg[28]_1[0]
    SLICE_X21Y203        FDCE                                         r  rvsingle/dp/pcreg/q_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    21.789    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    15.030 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    17.035    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    17.118 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=1560, routed)        1.149    18.267    rvsingle/dp/pcreg/clk_out1
    SLICE_X21Y203        FDCE                                         r  rvsingle/dp/pcreg/q_reg[25]/C
                         clock pessimism             -0.695    17.573    
                         clock uncertainty           -0.074    17.499    
    SLICE_X21Y203        FDCE (Setup_fdce_C_D)        0.049    17.548    rvsingle/dp/pcreg/q_reg[25]
  -------------------------------------------------------------------
                         required time                         17.548    
                         arrival time                          -6.501    
  -------------------------------------------------------------------
                         slack                                 11.047    

Slack (MET) :             11.047ns  (required time - arrival time)
  Source:                 rvsingle/dp/rs11E/q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rvsingle/dp/pcreg/q_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.777ns  (logic 1.720ns (19.596%)  route 7.057ns (80.404%))
  Logic Levels:           19  (CARRY4=7 LUT3=2 LUT5=2 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.733ns = ( 18.267 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.276ns
    Clock Pessimism Removal (CPR):    -0.695ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.576 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=1560, routed)        1.300    -2.276    rvsingle/dp/rs11E/clk_out1
    SLICE_X10Y195        FDCE                                         r  rvsingle/dp/rs11E/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y195        FDCE (Prop_fdce_C_Q)         0.236    -2.040 r  rvsingle/dp/rs11E/q_reg[1]/Q
                         net (fo=5, routed)           0.466    -1.574    rvsingle/dp/rs11E/Q[1]
    SLICE_X9Y195         LUT3 (Prop_lut3_I2_O)        0.129    -1.445 f  rvsingle/dp/rs11E/sum_carry_i_22/O
                         net (fo=1, routed)           0.359    -1.086    rvsingle/dp/rdm/sum_carry_i_2_0
    SLICE_X10Y195        LUT6 (Prop_lut6_I5_O)        0.136    -0.950 r  rvsingle/dp/rdm/sum_carry_i_12/O
                         net (fo=65, routed)          0.803    -0.148    rvsingle/dp/rdm/q_reg[4]_20
    SLICE_X8Y202         LUT6 (Prop_lut6_I1_O)        0.043    -0.105 r  rvsingle/dp/rdm/sum_carry__6_i_19/O
                         net (fo=15, routed)          1.474     1.370    rvsingle/dp/rdm/q_reg[31]
    SLICE_X22Y207        LUT5 (Prop_lut5_I0_O)        0.043     1.413 r  rvsingle/dp/rdm/q[15]_i_13/O
                         net (fo=4, routed)           0.635     2.047    rvsingle/dp/rs22E/q[13]_i_6_0
    SLICE_X22Y204        LUT6 (Prop_lut6_I1_O)        0.043     2.090 r  rvsingle/dp/rs22E/q[10]_i_9/O
                         net (fo=2, routed)           0.555     2.646    rvsingle/dp/rs22E/q[10]_i_9_n_0
    SLICE_X17Y204        LUT6 (Prop_lut6_I1_O)        0.043     2.689 r  rvsingle/dp/rs22E/q[10]_i_6/O
                         net (fo=1, routed)           0.000     2.689    rvsingle/dp/rdm/q_reg[10]_0
    SLICE_X17Y204        MUXF7 (Prop_muxf7_I1_O)      0.108     2.797 r  rvsingle/dp/rdm/q_reg[10]_i_2/O
                         net (fo=1, routed)           0.627     3.424    rvsingle/c/regE/q_reg[10]
    SLICE_X15Y200        LUT6 (Prop_lut6_I3_O)        0.124     3.548 f  rvsingle/c/regE/q[10]_i_1__4/O
                         net (fo=3, routed)           0.481     4.029    rvsingle/c/regE/D[10]
    SLICE_X14Y202        LUT5 (Prop_lut5_I0_O)        0.043     4.072 f  rvsingle/c/regE/q[31]_i_12/O
                         net (fo=1, routed)           0.546     4.618    rvsingle/c/regE/q[31]_i_12_n_0
    SLICE_X13Y202        LUT6 (Prop_lut6_I5_O)        0.043     4.661 f  rvsingle/c/regE/q[31]_i_7/O
                         net (fo=1, routed)           0.439     5.100    rvsingle/c/regE/q[31]_i_7_n_0
    SLICE_X13Y201        LUT6 (Prop_lut6_I3_O)        0.043     5.143 r  rvsingle/c/regE/q[31]_i_3/O
                         net (fo=125, routed)         0.671     5.814    rvsingle/dp/pcreg/q_reg[20]_rep__1
    SLICE_X21Y197        LUT3 (Prop_lut3_I2_O)        0.043     5.857 r  rvsingle/dp/pcreg/q[1]_i_5__0/O
                         net (fo=1, routed)           0.000     5.857    rvsingle/dp/pcaddJAL/q_reg[4]_3[0]
    SLICE_X21Y197        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     6.124 r  rvsingle/dp/pcaddJAL/q_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.124    rvsingle/dp/pcaddJAL/q_reg[1]_i_1_n_0
    SLICE_X21Y198        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.177 r  rvsingle/dp/pcaddJAL/q_reg[5]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.177    rvsingle/dp/pcaddJAL/q_reg[5]_i_1__0_n_0
    SLICE_X21Y199        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.230 r  rvsingle/dp/pcaddJAL/q_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.001     6.231    rvsingle/dp/pcaddJAL/q_reg[9]_i_1_n_0
    SLICE_X21Y200        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.284 r  rvsingle/dp/pcaddJAL/q_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.284    rvsingle/dp/pcaddJAL/q_reg[13]_i_1_n_0
    SLICE_X21Y201        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.337 r  rvsingle/dp/pcaddJAL/q_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.337    rvsingle/dp/pcaddJAL/q_reg[17]_i_1_n_0
    SLICE_X21Y202        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.390 r  rvsingle/dp/pcaddJAL/q_reg[21]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.390    rvsingle/dp/pcaddJAL/q_reg[21]_i_1_n_0
    SLICE_X21Y203        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111     6.501 r  rvsingle/dp/pcaddJAL/q_reg[25]_i_1/O[2]
                         net (fo=1, routed)           0.000     6.501    rvsingle/dp/pcreg/q_reg[28]_1[2]
    SLICE_X21Y203        FDCE                                         r  rvsingle/dp/pcreg/q_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    21.789    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    15.030 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    17.035    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    17.118 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=1560, routed)        1.149    18.267    rvsingle/dp/pcreg/clk_out1
    SLICE_X21Y203        FDCE                                         r  rvsingle/dp/pcreg/q_reg[27]/C
                         clock pessimism             -0.695    17.573    
                         clock uncertainty           -0.074    17.499    
    SLICE_X21Y203        FDCE (Setup_fdce_C_D)        0.049    17.548    rvsingle/dp/pcreg/q_reg[27]
  -------------------------------------------------------------------
                         required time                         17.548    
                         arrival time                          -6.501    
  -------------------------------------------------------------------
                         slack                                 11.047    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 rvsingle/dp/r1M/q_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dmem/RAM_reg_0_63_31_31/SP/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.100ns (49.633%)  route 0.101ns (50.367%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.640ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.064ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=1560, routed)        0.592    -0.591    rvsingle/dp/r1M/clk_out1
    SLICE_X11Y199        FDCE                                         r  rvsingle/dp/r1M/q_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y199        FDCE (Prop_fdce_C_Q)         0.100    -0.491 r  rvsingle/dp/r1M/q_reg[31]/Q
                         net (fo=1, routed)           0.101    -0.389    dmem/RAM_reg_0_63_31_31/D
    SLICE_X10Y197        RAMS64E                                      r  dmem/RAM_reg_0_63_31_31/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=1560, routed)        0.793    -0.640    dmem/RAM_reg_0_63_31_31/WCLK
    SLICE_X10Y197        RAMS64E                                      r  dmem/RAM_reg_0_63_31_31/SP/CLK
                         clock pessimism              0.064    -0.577    
    SLICE_X10Y197        RAMS64E (Hold_rams64e_CLK_I)
                                                      0.129    -0.448    dmem/RAM_reg_0_63_31_31/SP
  -------------------------------------------------------------------
                         required time                          0.448    
                         arrival time                          -0.389    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 rvsingle/dp/r1M/q_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dmem/RAM_reg_0_63_18_18/SP/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.100ns (48.254%)  route 0.107ns (51.746%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.649ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.057ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=1560, routed)        0.579    -0.604    rvsingle/dp/r1M/clk_out1
    SLICE_X11Y201        FDCE                                         r  rvsingle/dp/r1M/q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y201        FDCE (Prop_fdce_C_Q)         0.100    -0.504 r  rvsingle/dp/r1M/q_reg[18]/Q
                         net (fo=1, routed)           0.107    -0.396    dmem/RAM_reg_0_63_18_18/D
    SLICE_X10Y201        RAMS64E                                      r  dmem/RAM_reg_0_63_18_18/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=1560, routed)        0.784    -0.649    dmem/RAM_reg_0_63_18_18/WCLK
    SLICE_X10Y201        RAMS64E                                      r  dmem/RAM_reg_0_63_18_18/SP/CLK
                         clock pessimism              0.057    -0.593    
    SLICE_X10Y201        RAMS64E (Hold_rams64e_CLK_I)
                                                      0.131    -0.462    dmem/RAM_reg_0_63_18_18/SP
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.396    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 rvsingle/dp/r1M/q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dmem/RAM_reg_0_63_3_3/SP/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.100ns (48.254%)  route 0.107ns (51.746%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.640ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.061ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=1560, routed)        0.592    -0.591    rvsingle/dp/r1M/clk_out1
    SLICE_X11Y197        FDCE                                         r  rvsingle/dp/r1M/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y197        FDCE (Prop_fdce_C_Q)         0.100    -0.491 r  rvsingle/dp/r1M/q_reg[3]/Q
                         net (fo=1, routed)           0.107    -0.383    dmem/RAM_reg_0_63_3_3/D
    SLICE_X10Y197        RAMS64E                                      r  dmem/RAM_reg_0_63_3_3/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=1560, routed)        0.793    -0.640    dmem/RAM_reg_0_63_3_3/WCLK
    SLICE_X10Y197        RAMS64E                                      r  dmem/RAM_reg_0_63_3_3/SP/CLK
                         clock pessimism              0.061    -0.580    
    SLICE_X10Y197        RAMS64E (Hold_rams64e_CLK_I)
                                                      0.131    -0.449    dmem/RAM_reg_0_63_3_3/SP
  -------------------------------------------------------------------
                         required time                          0.449    
                         arrival time                          -0.383    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 rvsingle/dp/r1M/q_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dmem/RAM_reg_0_63_30_30/SP/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.213ns  (logic 0.118ns (55.433%)  route 0.095ns (44.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.650ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.060ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=1560, routed)        0.577    -0.606    rvsingle/dp/r1M/clk_out1
    SLICE_X10Y207        FDCE                                         r  rvsingle/dp/r1M/q_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y207        FDCE (Prop_fdce_C_Q)         0.118    -0.488 r  rvsingle/dp/r1M/q_reg[30]/Q
                         net (fo=1, routed)           0.095    -0.393    dmem/RAM_reg_0_63_30_30/D
    SLICE_X10Y206        RAMS64E                                      r  dmem/RAM_reg_0_63_30_30/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=1560, routed)        0.783    -0.650    dmem/RAM_reg_0_63_30_30/WCLK
    SLICE_X10Y206        RAMS64E                                      r  dmem/RAM_reg_0_63_30_30/SP/CLK
                         clock pessimism              0.060    -0.591    
    SLICE_X10Y206        RAMS64E (Hold_rams64e_CLK_I)
                                                      0.129    -0.462    dmem/RAM_reg_0_63_30_30/SP
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.393    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 rvsingle/dp/PC4D/q_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rvsingle/dp/pcplus4E/q_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.171ns (46.142%)  route 0.200ns (53.858%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.214ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.643ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=1560, routed)        0.576    -0.607    rvsingle/dp/PC4D/clk_out1
    SLICE_X22Y200        FDCE                                         r  rvsingle/dp/PC4D/q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y200        FDCE (Prop_fdce_C_Q)         0.107    -0.500 r  rvsingle/dp/PC4D/q_reg[14]/Q
                         net (fo=1, routed)           0.200    -0.300    rvsingle/dp/PC4D/q_reg_n_0_[14]
    SLICE_X22Y199        LUT2 (Prop_lut2_I0_O)        0.064    -0.236 r  rvsingle/dp/PC4D/q[14]_i_1__2/O
                         net (fo=1, routed)           0.000    -0.236    rvsingle/dp/pcplus4E/q_reg[31]_0[13]
    SLICE_X22Y199        FDCE                                         r  rvsingle/dp/pcplus4E/q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=1560, routed)        0.790    -0.643    rvsingle/dp/pcplus4E/clk_out1
    SLICE_X22Y199        FDCE                                         r  rvsingle/dp/pcplus4E/q_reg[14]/C
                         clock pessimism              0.251    -0.393    
    SLICE_X22Y199        FDCE (Hold_fdce_C_D)         0.087    -0.306    rvsingle/dp/pcplus4E/q_reg[14]
  -------------------------------------------------------------------
                         required time                          0.306    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 rvsingle/dp/r1M/q_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dmem/RAM_reg_0_63_28_28/SP/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.225ns  (logic 0.118ns (52.390%)  route 0.107ns (47.610%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.650ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.060ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=1560, routed)        0.577    -0.606    rvsingle/dp/r1M/clk_out1
    SLICE_X10Y207        FDCE                                         r  rvsingle/dp/r1M/q_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y207        FDCE (Prop_fdce_C_Q)         0.118    -0.488 r  rvsingle/dp/r1M/q_reg[28]/Q
                         net (fo=1, routed)           0.107    -0.380    dmem/RAM_reg_0_63_28_28/D
    SLICE_X10Y206        RAMS64E                                      r  dmem/RAM_reg_0_63_28_28/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=1560, routed)        0.783    -0.650    dmem/RAM_reg_0_63_28_28/WCLK
    SLICE_X10Y206        RAMS64E                                      r  dmem/RAM_reg_0_63_28_28/SP/CLK
                         clock pessimism              0.060    -0.591    
    SLICE_X10Y206        RAMS64E (Hold_rams64e_CLK_I)
                                                      0.129    -0.462    dmem/RAM_reg_0_63_28_28/SP
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.380    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 rvsingle/dp/r1M/q_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dmem/RAM_reg_0_63_12_12/SP/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.186ns  (logic 0.091ns (48.949%)  route 0.095ns (51.051%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.641ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.062ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=1560, routed)        0.592    -0.591    rvsingle/dp/r1M/clk_out1
    SLICE_X15Y197        FDCE                                         r  rvsingle/dp/r1M/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y197        FDCE (Prop_fdce_C_Q)         0.091    -0.500 r  rvsingle/dp/r1M/q_reg[12]/Q
                         net (fo=1, routed)           0.095    -0.405    dmem/RAM_reg_0_63_12_12/D
    SLICE_X14Y197        RAMS64E                                      r  dmem/RAM_reg_0_63_12_12/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=1560, routed)        0.792    -0.641    dmem/RAM_reg_0_63_12_12/WCLK
    SLICE_X14Y197        RAMS64E                                      r  dmem/RAM_reg_0_63_12_12/SP/CLK
                         clock pessimism              0.062    -0.580    
    SLICE_X14Y197        RAMS64E (Hold_rams64e_CLK_I)
                                                      0.093    -0.487    dmem/RAM_reg_0_63_12_12/SP
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                          -0.405    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 rvsingle/dp/r1M/q_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dmem/RAM_reg_0_63_9_9/SP/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.186ns  (logic 0.091ns (48.949%)  route 0.095ns (51.051%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.640ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.061ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=1560, routed)        0.592    -0.591    rvsingle/dp/r1M/clk_out1
    SLICE_X11Y198        FDCE                                         r  rvsingle/dp/r1M/q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y198        FDCE (Prop_fdce_C_Q)         0.091    -0.500 r  rvsingle/dp/r1M/q_reg[9]/Q
                         net (fo=1, routed)           0.095    -0.405    dmem/RAM_reg_0_63_9_9/D
    SLICE_X10Y198        RAMS64E                                      r  dmem/RAM_reg_0_63_9_9/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=1560, routed)        0.793    -0.640    dmem/RAM_reg_0_63_9_9/WCLK
    SLICE_X10Y198        RAMS64E                                      r  dmem/RAM_reg_0_63_9_9/SP/CLK
                         clock pessimism              0.061    -0.580    
    SLICE_X10Y198        RAMS64E (Hold_rams64e_CLK_I)
                                                      0.093    -0.487    dmem/RAM_reg_0_63_9_9/SP
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                          -0.405    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 rvsingle/dp/r2M/q_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dmem/RAM_reg_0_63_6_6/SP/ADR3
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.534ns  (logic 0.118ns (22.093%)  route 0.416ns (77.907%))
  Logic Levels:           0  
  Clock Path Skew:        0.215ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.640ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=1560, routed)        0.578    -0.605    rvsingle/dp/r2M/clk_out1
    SLICE_X12Y201        FDCE                                         r  rvsingle/dp/r2M/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y201        FDCE (Prop_fdce_C_Q)         0.118    -0.487 r  rvsingle/dp/r2M/q_reg[5]/Q
                         net (fo=36, routed)          0.416    -0.070    dmem/RAM_reg_0_63_6_6/A3
    SLICE_X10Y198        RAMS64E                                      r  dmem/RAM_reg_0_63_6_6/SP/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=1560, routed)        0.793    -0.640    dmem/RAM_reg_0_63_6_6/WCLK
    SLICE_X10Y198        RAMS64E                                      r  dmem/RAM_reg_0_63_6_6/SP/CLK
                         clock pessimism              0.251    -0.390    
    SLICE_X10Y198        RAMS64E (Hold_rams64e_CLK_ADR3)
                                                      0.225    -0.165    dmem/RAM_reg_0_63_6_6/SP
  -------------------------------------------------------------------
                         required time                          0.165    
                         arrival time                          -0.070    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 rvsingle/dp/r2M/q_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dmem/RAM_reg_0_63_7_7/SP/ADR3
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.534ns  (logic 0.118ns (22.093%)  route 0.416ns (77.907%))
  Logic Levels:           0  
  Clock Path Skew:        0.215ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.640ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=1560, routed)        0.578    -0.605    rvsingle/dp/r2M/clk_out1
    SLICE_X12Y201        FDCE                                         r  rvsingle/dp/r2M/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y201        FDCE (Prop_fdce_C_Q)         0.118    -0.487 r  rvsingle/dp/r2M/q_reg[5]/Q
                         net (fo=36, routed)          0.416    -0.070    dmem/RAM_reg_0_63_7_7/A3
    SLICE_X10Y198        RAMS64E                                      r  dmem/RAM_reg_0_63_7_7/SP/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=1560, routed)        0.793    -0.640    dmem/RAM_reg_0_63_7_7/WCLK
    SLICE_X10Y198        RAMS64E                                      r  dmem/RAM_reg_0_63_7_7/SP/CLK
                         clock pessimism              0.251    -0.390    
    SLICE_X10Y198        RAMS64E (Hold_rams64e_CLK_ADR3)
                                                      0.225    -0.165    dmem/RAM_reg_0_63_7_7/SP
  -------------------------------------------------------------------
                         required time                          0.165    
                         arrival time                          -0.070    
  -------------------------------------------------------------------
                         slack                                  0.094    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.408         20.000      18.591     BUFGCTRL_X0Y0    u_clk_wiz/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.071         20.000      18.929     MMCME2_ADV_X1Y1  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            0.750         20.000      19.250     SLICE_X14Y196    rvsingle/c/regE/q_reg[8]/C
Min Period        n/a     FDCE/C              n/a            0.750         20.000      19.250     SLICE_X18Y196    rvsingle/dp/INSTD/q_reg[15]/C
Min Period        n/a     FDCE/C              n/a            0.750         20.000      19.250     SLICE_X17Y196    rvsingle/dp/INSTD/q_reg[20]/C
Min Period        n/a     FDCE/C              n/a            0.750         20.000      19.250     SLICE_X19Y195    rvsingle/dp/INSTD/q_reg[24]/C
Min Period        n/a     FDCE/C              n/a            0.750         20.000      19.250     SLICE_X21Y196    rvsingle/dp/INSTD/q_reg[29]/C
Min Period        n/a     FDCE/C              n/a            0.750         20.000      19.250     SLICE_X20Y195    rvsingle/dp/INSTD/q_reg[2]/C
Min Period        n/a     FDCE/C              n/a            0.750         20.000      19.250     SLICE_X18Y196    rvsingle/dp/INSTD/q_reg[5]/C
Min Period        n/a     FDCE/C              n/a            0.750         20.000      19.250     SLICE_X19Y196    rvsingle/dp/INSTD/q_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y1  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMS64E/CLK         n/a            0.768         10.000      9.232      SLICE_X14Y197    dmem/RAM_reg_0_63_0_0/SP/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            0.768         10.000      9.232      SLICE_X14Y197    dmem/RAM_reg_0_63_0_0/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            0.768         10.000      9.232      SLICE_X14Y197    dmem/RAM_reg_0_63_10_10/SP/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            0.768         10.000      9.232      SLICE_X14Y197    dmem/RAM_reg_0_63_10_10/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            0.768         10.000      9.232      SLICE_X14Y197    dmem/RAM_reg_0_63_11_11/SP/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            0.768         10.000      9.232      SLICE_X14Y197    dmem/RAM_reg_0_63_11_11/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            0.768         10.000      9.232      SLICE_X14Y197    dmem/RAM_reg_0_63_12_12/SP/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            0.768         10.000      9.232      SLICE_X14Y197    dmem/RAM_reg_0_63_12_12/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            0.768         10.000      9.232      SLICE_X10Y200    dmem/RAM_reg_0_63_13_13/SP/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            0.768         10.000      9.232      SLICE_X10Y200    dmem/RAM_reg_0_63_13_13/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            0.768         10.000      9.232      SLICE_X14Y197    dmem/RAM_reg_0_63_0_0/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            0.768         10.000      9.232      SLICE_X14Y197    dmem/RAM_reg_0_63_0_0/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            0.768         10.000      9.232      SLICE_X14Y197    dmem/RAM_reg_0_63_10_10/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            0.768         10.000      9.232      SLICE_X14Y197    dmem/RAM_reg_0_63_10_10/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            0.768         10.000      9.232      SLICE_X14Y197    dmem/RAM_reg_0_63_11_11/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            0.768         10.000      9.232      SLICE_X14Y197    dmem/RAM_reg_0_63_11_11/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            0.768         10.000      9.232      SLICE_X14Y197    dmem/RAM_reg_0_63_12_12/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            0.768         10.000      9.232      SLICE_X14Y197    dmem/RAM_reg_0_63_12_12/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            0.768         10.000      9.232      SLICE_X10Y200    dmem/RAM_reg_0_63_13_13/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            0.768         10.000      9.232      SLICE_X10Y200    dmem/RAM_reg_0_63_13_13/SP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { u_clk_wiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.408         5.000       3.591      BUFGCTRL_X0Y1    u_clk_wiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y1  u_clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y1  u_clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y1  u_clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y1  u_clk_wiz/inst/mmcm_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rvsingle/dp/rf/rf_reg[29][6]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.826ns  (logic 3.467ns (50.785%)  route 3.359ns (49.215%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.576 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=1560, routed)        1.353    -2.223    rvsingle/dp/rf/clk_out1
    SLICE_X0Y189         FDRE                                         r  rvsingle/dp/rf/rf_reg[29][6]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y189         FDRE (Prop_fdre_C_Q)         0.223    -2.000 r  rvsingle/dp/rf/rf_reg[29][6]_lopt_replica/Q
                         net (fo=1, routed)           3.359     1.359    lopt_6
    W24                  OBUF (Prop_obuf_I_O)         3.244     4.603 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.603    led[6]
    W24                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rvsingle/dp/rf/rf_reg[29][4]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.436ns  (logic 3.443ns (53.505%)  route 2.992ns (46.495%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.576 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=1560, routed)        1.352    -2.224    rvsingle/dp/rf/clk_out1
    SLICE_X0Y187         FDRE                                         r  rvsingle/dp/rf/rf_reg[29][4]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y187         FDRE (Prop_fdre_C_Q)         0.223    -2.001 r  rvsingle/dp/rf/rf_reg[29][4]_lopt_replica/Q
                         net (fo=1, routed)           2.992     0.991    lopt_4
    V20                  OBUF (Prop_obuf_I_O)         3.220     4.211 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.211    led[4]
    V20                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rvsingle/dp/rf/rf_reg[29][7]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.341ns  (logic 3.465ns (54.639%)  route 2.876ns (45.361%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.576 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=1560, routed)        1.352    -2.224    rvsingle/dp/rf/clk_out1
    SLICE_X0Y187         FDRE                                         r  rvsingle/dp/rf/rf_reg[29][7]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y187         FDRE (Prop_fdre_C_Q)         0.223    -2.001 r  rvsingle/dp/rf/rf_reg[29][7]_lopt_replica/Q
                         net (fo=1, routed)           2.876     0.875    lopt_7
    W23                  OBUF (Prop_obuf_I_O)         3.242     4.117 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     4.117    led[7]
    W23                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rvsingle/dp/rf/rf_reg[29][5]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.216ns  (logic 3.489ns (56.126%)  route 2.727ns (43.874%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.576 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=1560, routed)        1.352    -2.224    rvsingle/dp/rf/clk_out1
    SLICE_X1Y187         FDRE                                         r  rvsingle/dp/rf/rf_reg[29][5]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y187         FDRE (Prop_fdre_C_Q)         0.223    -2.001 r  rvsingle/dp/rf/rf_reg[29][5]_lopt_replica/Q
                         net (fo=1, routed)           2.727     0.726    lopt_5
    V26                  OBUF (Prop_obuf_I_O)         3.266     3.991 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.991    led[5]
    V26                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rvsingle/dp/rf/rf_reg[29][2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.213ns  (logic 3.523ns (56.696%)  route 2.690ns (43.304%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.576 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=1560, routed)        1.352    -2.224    rvsingle/dp/rf/clk_out1
    SLICE_X1Y187         FDRE                                         r  rvsingle/dp/rf/rf_reg[29][2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y187         FDRE (Prop_fdre_C_Q)         0.223    -2.001 r  rvsingle/dp/rf/rf_reg[29][2]_lopt_replica/Q
                         net (fo=1, routed)           2.690     0.689    lopt_2
    U30                  OBUF (Prop_obuf_I_O)         3.300     3.989 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.989    led[2]
    U30                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rvsingle/dp/rf/rf_reg[29][0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.053ns  (logic 3.515ns (58.068%)  route 2.538ns (41.932%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.576 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=1560, routed)        1.351    -2.225    rvsingle/dp/rf/clk_out1
    SLICE_X0Y186         FDRE                                         r  rvsingle/dp/rf/rf_reg[29][0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y186         FDRE (Prop_fdre_C_Q)         0.223    -2.002 r  rvsingle/dp/rf/rf_reg[29][0]_lopt_replica/Q
                         net (fo=1, routed)           2.538     0.536    lopt
    T28                  OBUF (Prop_obuf_I_O)         3.292     3.828 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.828    led[0]
    T28                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rvsingle/dp/rf/rf_reg[29][1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.803ns  (logic 3.441ns (59.297%)  route 2.362ns (40.703%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.576 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=1560, routed)        1.353    -2.223    rvsingle/dp/rf/clk_out1
    SLICE_X0Y189         FDRE                                         r  rvsingle/dp/rf/rf_reg[29][1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y189         FDRE (Prop_fdre_C_Q)         0.223    -2.000 r  rvsingle/dp/rf/rf_reg[29][1]_lopt_replica/Q
                         net (fo=1, routed)           2.362     0.362    lopt_1
    V19                  OBUF (Prop_obuf_I_O)         3.218     3.579 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.579    led[1]
    V19                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rvsingle/dp/rf/rf_reg[29][3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.591ns  (logic 3.521ns (62.966%)  route 2.071ns (37.034%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.576 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=1560, routed)        1.352    -2.224    rvsingle/dp/rf/clk_out1
    SLICE_X0Y187         FDRE                                         r  rvsingle/dp/rf/rf_reg[29][3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y187         FDRE (Prop_fdre_C_Q)         0.223    -2.001 r  rvsingle/dp/rf/rf_reg[29][3]_lopt_replica/Q
                         net (fo=1, routed)           2.071     0.069    lopt_3
    U29                  OBUF (Prop_obuf_I_O)         3.298     3.367 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.367    led[3]
    U29                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rvsingle/dp/rf/rf_reg[29][3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.334ns  (logic 1.505ns (64.498%)  route 0.829ns (35.502%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=1560, routed)        0.621    -0.562    rvsingle/dp/rf/clk_out1
    SLICE_X0Y187         FDRE                                         r  rvsingle/dp/rf/rf_reg[29][3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y187         FDRE (Prop_fdre_C_Q)         0.100    -0.462 r  rvsingle/dp/rf/rf_reg[29][3]_lopt_replica/Q
                         net (fo=1, routed)           0.829     0.367    lopt_3
    U29                  OBUF (Prop_obuf_I_O)         1.405     1.772 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.772    led[3]
    U29                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rvsingle/dp/rf/rf_reg[29][1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.405ns  (logic 1.426ns (59.304%)  route 0.979ns (40.696%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=1560, routed)        0.622    -0.561    rvsingle/dp/rf/clk_out1
    SLICE_X0Y189         FDRE                                         r  rvsingle/dp/rf/rf_reg[29][1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y189         FDRE (Prop_fdre_C_Q)         0.100    -0.461 r  rvsingle/dp/rf/rf_reg[29][1]_lopt_replica/Q
                         net (fo=1, routed)           0.979     0.518    lopt_1
    V19                  OBUF (Prop_obuf_I_O)         1.326     1.845 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.845    led[1]
    V19                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rvsingle/dp/rf/rf_reg[29][0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.574ns  (logic 1.500ns (58.267%)  route 1.074ns (41.733%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=1560, routed)        0.620    -0.563    rvsingle/dp/rf/clk_out1
    SLICE_X0Y186         FDRE                                         r  rvsingle/dp/rf/rf_reg[29][0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y186         FDRE (Prop_fdre_C_Q)         0.100    -0.463 r  rvsingle/dp/rf/rf_reg[29][0]_lopt_replica/Q
                         net (fo=1, routed)           1.074     0.612    lopt
    T28                  OBUF (Prop_obuf_I_O)         1.400     2.012 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.012    led[0]
    T28                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rvsingle/dp/rf/rf_reg[29][2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.671ns  (logic 1.507ns (56.438%)  route 1.163ns (43.562%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=1560, routed)        0.621    -0.562    rvsingle/dp/rf/clk_out1
    SLICE_X1Y187         FDRE                                         r  rvsingle/dp/rf/rf_reg[29][2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y187         FDRE (Prop_fdre_C_Q)         0.100    -0.462 r  rvsingle/dp/rf/rf_reg[29][2]_lopt_replica/Q
                         net (fo=1, routed)           1.163     0.702    lopt_2
    U30                  OBUF (Prop_obuf_I_O)         1.407     2.109 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.109    led[2]
    U30                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rvsingle/dp/rf/rf_reg[29][5]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.673ns  (logic 1.474ns (55.138%)  route 1.199ns (44.862%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=1560, routed)        0.621    -0.562    rvsingle/dp/rf/clk_out1
    SLICE_X1Y187         FDRE                                         r  rvsingle/dp/rf/rf_reg[29][5]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y187         FDRE (Prop_fdre_C_Q)         0.100    -0.462 r  rvsingle/dp/rf/rf_reg[29][5]_lopt_replica/Q
                         net (fo=1, routed)           1.199     0.738    lopt_5
    V26                  OBUF (Prop_obuf_I_O)         1.374     2.111 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.111    led[5]
    V26                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rvsingle/dp/rf/rf_reg[29][7]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.697ns  (logic 1.450ns (53.757%)  route 1.247ns (46.243%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=1560, routed)        0.621    -0.562    rvsingle/dp/rf/clk_out1
    SLICE_X0Y187         FDRE                                         r  rvsingle/dp/rf/rf_reg[29][7]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y187         FDRE (Prop_fdre_C_Q)         0.100    -0.462 r  rvsingle/dp/rf/rf_reg[29][7]_lopt_replica/Q
                         net (fo=1, routed)           1.247     0.786    lopt_7
    W23                  OBUF (Prop_obuf_I_O)         1.350     2.136 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     2.136    led[7]
    W23                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rvsingle/dp/rf/rf_reg[29][4]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.775ns  (logic 1.429ns (51.492%)  route 1.346ns (48.508%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=1560, routed)        0.621    -0.562    rvsingle/dp/rf/clk_out1
    SLICE_X0Y187         FDRE                                         r  rvsingle/dp/rf/rf_reg[29][4]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y187         FDRE (Prop_fdre_C_Q)         0.100    -0.462 r  rvsingle/dp/rf/rf_reg[29][4]_lopt_replica/Q
                         net (fo=1, routed)           1.346     0.885    lopt_4
    V20                  OBUF (Prop_obuf_I_O)         1.329     2.214 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.214    led[4]
    V20                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rvsingle/dp/rf/rf_reg[29][6]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.062ns  (logic 1.452ns (47.412%)  route 1.610ns (52.588%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=1560, routed)        0.622    -0.561    rvsingle/dp/rf/clk_out1
    SLICE_X0Y189         FDRE                                         r  rvsingle/dp/rf/rf_reg[29][6]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y189         FDRE (Prop_fdre_C_Q)         0.100    -0.461 r  rvsingle/dp/rf/rf_reg[29][6]_lopt_replica/Q
                         net (fo=1, routed)           1.610     1.150    lopt_6
    W24                  OBUF (Prop_obuf_I_O)         1.352     2.502 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.502    led[6]
    W24                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.995ns  (logic 0.030ns (1.504%)  route 1.965ns (98.496%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                      2.500     2.500 f  
    AD12                                              0.000     2.500 f  clk_in1_p (IN)
                         net (fo=0)                   0.000     2.500    u_clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     2.970 f  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     3.523    u_clk_wiz/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.493     0.030 f  u_clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.007     1.037    u_clk_wiz/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.067 f  u_clk_wiz/inst/clkf_buf/O
                         net (fo=1, routed)           0.958     2.025    u_clk_wiz/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV                                   f  u_clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.694ns  (logic 0.083ns (2.247%)  route 3.611ns (97.753%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.789    u_clk_wiz/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -6.759    -4.970 r  u_clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.005    -2.965    u_clk_wiz/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -2.882 r  u_clk_wiz/inst/clkf_buf/O
                         net (fo=1, routed)           1.606    -1.276    u_clk_wiz/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV                                   r  u_clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay           496 Endpoints
Min Delay           496 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rvsingle/dp/rdata2E/q_reg[19]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.429ns  (logic 0.961ns (14.951%)  route 5.468ns (85.049%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.660ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.660ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G19                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    G19                  IBUF (Prop_ibuf_I_O)         0.961     0.961 f  reset_IBUF_inst/O
                         net (fo=496, routed)         5.468     6.429    rvsingle/dp/rdata2E/reset_IBUF
    SLICE_X2Y199         FDCE                                         f  rvsingle/dp/rdata2E/q_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.789    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.970 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.965    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -2.882 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=1560, routed)        1.222    -1.660    rvsingle/dp/rdata2E/clk_out1
    SLICE_X2Y199         FDCE                                         r  rvsingle/dp/rdata2E/q_reg[19]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rvsingle/dp/aluM/q_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.423ns  (logic 0.961ns (14.966%)  route 5.461ns (85.034%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.716ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.716ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G19                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    G19                  IBUF (Prop_ibuf_I_O)         0.961     0.961 f  reset_IBUF_inst/O
                         net (fo=496, routed)         5.461     6.423    rvsingle/dp/aluM/reset_IBUF
    SLICE_X8Y198         FDCE                                         f  rvsingle/dp/aluM/q_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.789    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.970 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.965    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -2.882 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=1560, routed)        1.166    -1.716    rvsingle/dp/aluM/clk_out1
    SLICE_X8Y198         FDCE                                         r  rvsingle/dp/aluM/q_reg[9]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rvsingle/dp/r2M/q_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.423ns  (logic 0.961ns (14.966%)  route 5.461ns (85.034%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.716ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.716ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G19                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    G19                  IBUF (Prop_ibuf_I_O)         0.961     0.961 f  reset_IBUF_inst/O
                         net (fo=496, routed)         5.461     6.423    rvsingle/dp/r2M/reset_IBUF
    SLICE_X8Y198         FDCE                                         f  rvsingle/dp/r2M/q_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.789    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.970 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.965    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -2.882 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=1560, routed)        1.166    -1.716    rvsingle/dp/r2M/clk_out1
    SLICE_X8Y198         FDCE                                         r  rvsingle/dp/r2M/q_reg[9]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rvsingle/dp/rdata1E/q_reg[19]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.418ns  (logic 0.961ns (14.975%)  route 5.457ns (85.025%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.661ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.661ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G19                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    G19                  IBUF (Prop_ibuf_I_O)         0.961     0.961 f  reset_IBUF_inst/O
                         net (fo=496, routed)         5.457     6.418    rvsingle/dp/rdata1E/reset_IBUF
    SLICE_X5Y199         FDCE                                         f  rvsingle/dp/rdata1E/q_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.789    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.970 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.965    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -2.882 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=1560, routed)        1.221    -1.661    rvsingle/dp/rdata1E/clk_out1
    SLICE_X5Y199         FDCE                                         r  rvsingle/dp/rdata1E/q_reg[19]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rvsingle/dp/rdata1E/q_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.410ns  (logic 0.961ns (14.994%)  route 5.449ns (85.006%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.661ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.661ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G19                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    G19                  IBUF (Prop_ibuf_I_O)         0.961     0.961 f  reset_IBUF_inst/O
                         net (fo=496, routed)         5.449     6.410    rvsingle/dp/rdata1E/reset_IBUF
    SLICE_X6Y195         FDCE                                         f  rvsingle/dp/rdata1E/q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.789    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.970 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.965    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -2.882 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=1560, routed)        1.221    -1.661    rvsingle/dp/rdata1E/clk_out1
    SLICE_X6Y195         FDCE                                         r  rvsingle/dp/rdata1E/q_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rvsingle/dp/rdata2E/q_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.410ns  (logic 0.961ns (14.994%)  route 5.449ns (85.006%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.661ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.661ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G19                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    G19                  IBUF (Prop_ibuf_I_O)         0.961     0.961 f  reset_IBUF_inst/O
                         net (fo=496, routed)         5.449     6.410    rvsingle/dp/rdata2E/reset_IBUF
    SLICE_X6Y195         FDCE                                         f  rvsingle/dp/rdata2E/q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.789    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.970 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.965    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -2.882 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=1560, routed)        1.221    -1.661    rvsingle/dp/rdata2E/clk_out1
    SLICE_X6Y195         FDCE                                         r  rvsingle/dp/rdata2E/q_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rvsingle/dp/rdata1E/q_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.372ns  (logic 0.961ns (15.085%)  route 5.410ns (84.915%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.661ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.661ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G19                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    G19                  IBUF (Prop_ibuf_I_O)         0.961     0.961 f  reset_IBUF_inst/O
                         net (fo=496, routed)         5.410     6.372    rvsingle/dp/rdata1E/reset_IBUF
    SLICE_X7Y197         FDCE                                         f  rvsingle/dp/rdata1E/q_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.789    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.970 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.965    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -2.882 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=1560, routed)        1.221    -1.661    rvsingle/dp/rdata1E/clk_out1
    SLICE_X7Y197         FDCE                                         r  rvsingle/dp/rdata1E/q_reg[9]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rvsingle/dp/rdata2E/q_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.372ns  (logic 0.961ns (15.085%)  route 5.410ns (84.915%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.661ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.661ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G19                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    G19                  IBUF (Prop_ibuf_I_O)         0.961     0.961 f  reset_IBUF_inst/O
                         net (fo=496, routed)         5.410     6.372    rvsingle/dp/rdata2E/reset_IBUF
    SLICE_X7Y197         FDCE                                         f  rvsingle/dp/rdata2E/q_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.789    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.970 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.965    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -2.882 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=1560, routed)        1.221    -1.661    rvsingle/dp/rdata2E/clk_out1
    SLICE_X7Y197         FDCE                                         r  rvsingle/dp/rdata2E/q_reg[9]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rvsingle/dp/rdata1E/q_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.367ns  (logic 0.961ns (15.096%)  route 5.406ns (84.904%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.662ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.662ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G19                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    G19                  IBUF (Prop_ibuf_I_O)         0.961     0.961 f  reset_IBUF_inst/O
                         net (fo=496, routed)         5.406     6.367    rvsingle/dp/rdata1E/reset_IBUF
    SLICE_X5Y193         FDCE                                         f  rvsingle/dp/rdata1E/q_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.789    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.970 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.965    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -2.882 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=1560, routed)        1.220    -1.662    rvsingle/dp/rdata1E/clk_out1
    SLICE_X5Y193         FDCE                                         r  rvsingle/dp/rdata1E/q_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rvsingle/dp/rdata2E/q_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.367ns  (logic 0.961ns (15.096%)  route 5.406ns (84.904%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.662ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.662ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G19                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    G19                  IBUF (Prop_ibuf_I_O)         0.961     0.961 f  reset_IBUF_inst/O
                         net (fo=496, routed)         5.406     6.367    rvsingle/dp/rdata2E/reset_IBUF
    SLICE_X5Y193         FDCE                                         f  rvsingle/dp/rdata2E/q_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.789    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.970 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.965    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -2.882 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=1560, routed)        1.220    -1.662    rvsingle/dp/rdata2E/clk_out1
    SLICE_X5Y193         FDCE                                         r  rvsingle/dp/rdata2E/q_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rvsingle/dp/rdata1E/q_reg[26]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.180ns  (logic 0.122ns (10.304%)  route 1.059ns (89.696%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.619ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.619ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G19                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    G19                  IBUF (Prop_ibuf_I_O)         0.122     0.122 f  reset_IBUF_inst/O
                         net (fo=496, routed)         1.059     1.180    rvsingle/dp/rdata1E/reset_IBUF
    SLICE_X2Y208         FDCE                                         f  rvsingle/dp/rdata1E/q_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=1560, routed)        0.814    -0.619    rvsingle/dp/rdata1E/clk_out1
    SLICE_X2Y208         FDCE                                         r  rvsingle/dp/rdata1E/q_reg[26]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rvsingle/dp/rdata2E/q_reg[26]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.180ns  (logic 0.122ns (10.304%)  route 1.059ns (89.696%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.619ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.619ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G19                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    G19                  IBUF (Prop_ibuf_I_O)         0.122     0.122 f  reset_IBUF_inst/O
                         net (fo=496, routed)         1.059     1.180    rvsingle/dp/rdata2E/reset_IBUF
    SLICE_X2Y208         FDCE                                         f  rvsingle/dp/rdata2E/q_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=1560, routed)        0.814    -0.619    rvsingle/dp/rdata2E/clk_out1
    SLICE_X2Y208         FDCE                                         r  rvsingle/dp/rdata2E/q_reg[26]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rvsingle/dp/rdata2E/q_reg[29]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.189ns  (logic 0.122ns (10.224%)  route 1.068ns (89.776%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.620ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.620ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G19                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    G19                  IBUF (Prop_ibuf_I_O)         0.122     0.122 f  reset_IBUF_inst/O
                         net (fo=496, routed)         1.068     1.189    rvsingle/dp/rdata2E/reset_IBUF
    SLICE_X4Y209         FDCE                                         f  rvsingle/dp/rdata2E/q_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=1560, routed)        0.813    -0.620    rvsingle/dp/rdata2E/clk_out1
    SLICE_X4Y209         FDCE                                         r  rvsingle/dp/rdata2E/q_reg[29]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rvsingle/dp/rdata1E/q_reg[24]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.224ns  (logic 0.122ns (9.932%)  route 1.103ns (90.068%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.618ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.618ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G19                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    G19                  IBUF (Prop_ibuf_I_O)         0.122     0.122 f  reset_IBUF_inst/O
                         net (fo=496, routed)         1.103     1.224    rvsingle/dp/rdata1E/reset_IBUF
    SLICE_X0Y206         FDCE                                         f  rvsingle/dp/rdata1E/q_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=1560, routed)        0.815    -0.618    rvsingle/dp/rdata1E/clk_out1
    SLICE_X0Y206         FDCE                                         r  rvsingle/dp/rdata1E/q_reg[24]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rvsingle/dp/rdata1E/q_reg[29]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.284ns  (logic 0.122ns (9.469%)  route 1.163ns (90.531%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.620ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.620ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G19                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    G19                  IBUF (Prop_ibuf_I_O)         0.122     0.122 f  reset_IBUF_inst/O
                         net (fo=496, routed)         1.163     1.284    rvsingle/dp/rdata1E/reset_IBUF
    SLICE_X6Y209         FDCE                                         f  rvsingle/dp/rdata1E/q_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=1560, routed)        0.813    -0.620    rvsingle/dp/rdata1E/clk_out1
    SLICE_X6Y209         FDCE                                         r  rvsingle/dp/rdata1E/q_reg[29]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rvsingle/dp/rdata1E/q_reg[30]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.284ns  (logic 0.122ns (9.469%)  route 1.163ns (90.531%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.620ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.620ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G19                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    G19                  IBUF (Prop_ibuf_I_O)         0.122     0.122 f  reset_IBUF_inst/O
                         net (fo=496, routed)         1.163     1.284    rvsingle/dp/rdata1E/reset_IBUF
    SLICE_X6Y209         FDCE                                         f  rvsingle/dp/rdata1E/q_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=1560, routed)        0.813    -0.620    rvsingle/dp/rdata1E/clk_out1
    SLICE_X6Y209         FDCE                                         r  rvsingle/dp/rdata1E/q_reg[30]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rvsingle/dp/rdata2E/q_reg[28]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.284ns  (logic 0.122ns (9.469%)  route 1.163ns (90.531%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.620ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.620ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G19                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    G19                  IBUF (Prop_ibuf_I_O)         0.122     0.122 f  reset_IBUF_inst/O
                         net (fo=496, routed)         1.163     1.284    rvsingle/dp/rdata2E/reset_IBUF
    SLICE_X6Y209         FDCE                                         f  rvsingle/dp/rdata2E/q_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=1560, routed)        0.813    -0.620    rvsingle/dp/rdata2E/clk_out1
    SLICE_X6Y209         FDCE                                         r  rvsingle/dp/rdata2E/q_reg[28]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rvsingle/dp/rdata2E/q_reg[30]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.284ns  (logic 0.122ns (9.469%)  route 1.163ns (90.531%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.620ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.620ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G19                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    G19                  IBUF (Prop_ibuf_I_O)         0.122     0.122 f  reset_IBUF_inst/O
                         net (fo=496, routed)         1.163     1.284    rvsingle/dp/rdata2E/reset_IBUF
    SLICE_X6Y209         FDCE                                         f  rvsingle/dp/rdata2E/q_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=1560, routed)        0.813    -0.620    rvsingle/dp/rdata2E/clk_out1
    SLICE_X6Y209         FDCE                                         r  rvsingle/dp/rdata2E/q_reg[30]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rvsingle/dp/rdata1E/q_reg[22]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.328ns  (logic 0.122ns (9.155%)  route 1.207ns (90.845%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.620ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.620ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G19                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    G19                  IBUF (Prop_ibuf_I_O)         0.122     0.122 f  reset_IBUF_inst/O
                         net (fo=496, routed)         1.207     1.328    rvsingle/dp/rdata1E/reset_IBUF
    SLICE_X6Y207         FDCE                                         f  rvsingle/dp/rdata1E/q_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=1560, routed)        0.813    -0.620    rvsingle/dp/rdata1E/clk_out1
    SLICE_X6Y207         FDCE                                         r  rvsingle/dp/rdata1E/q_reg[22]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rvsingle/dp/rdata1E/q_reg[28]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.328ns  (logic 0.122ns (9.155%)  route 1.207ns (90.845%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.620ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.620ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G19                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    G19                  IBUF (Prop_ibuf_I_O)         0.122     0.122 f  reset_IBUF_inst/O
                         net (fo=496, routed)         1.207     1.328    rvsingle/dp/rdata1E/reset_IBUF
    SLICE_X6Y207         FDCE                                         f  rvsingle/dp/rdata1E/q_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=1560, routed)        0.813    -0.620    rvsingle/dp/rdata1E/clk_out1
    SLICE_X6Y207         FDCE                                         r  rvsingle/dp/rdata1E/q_reg[28]/C





