{
  "design": {
    "design_info": {
      "boundary_crc": "0xD59B022492242100",
      "device": "xc7a35tcpg236-1",
      "name": "video_subsystem",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2019.2"
    },
    "design_tree": {
      "axi_vdma_0": "",
      "proc_sys_reset_0": "",
      "v_tc_0": "",
      "v_axi4s_vid_out_0": "",
      "xlconstant_0": "",
      "vga_trunc_0": ""
    },
    "interface_ports": {
      "S_AXI_LITE": {
        "mode": "Slave",
        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
        "parameters": {
          "DATA_WIDTH": {
            "value": "32"
          },
          "PROTOCOL": {
            "value": "AXI4LITE"
          },
          "ID_WIDTH": {
            "value": "0"
          },
          "ADDR_WIDTH": {
            "value": "32"
          },
          "AWUSER_WIDTH": {
            "value": "0"
          },
          "ARUSER_WIDTH": {
            "value": "0"
          },
          "WUSER_WIDTH": {
            "value": "0"
          },
          "RUSER_WIDTH": {
            "value": "0"
          },
          "BUSER_WIDTH": {
            "value": "0"
          },
          "READ_WRITE_MODE": {
            "value": "READ_WRITE"
          },
          "HAS_BURST": {
            "value": "0"
          },
          "HAS_LOCK": {
            "value": "0"
          },
          "HAS_PROT": {
            "value": "0"
          },
          "HAS_CACHE": {
            "value": "0"
          },
          "HAS_QOS": {
            "value": "0"
          },
          "HAS_REGION": {
            "value": "0"
          },
          "HAS_WSTRB": {
            "value": "0"
          },
          "HAS_BRESP": {
            "value": "1"
          },
          "HAS_RRESP": {
            "value": "1"
          },
          "SUPPORTS_NARROW_BURST": {
            "value": "0"
          },
          "NUM_READ_OUTSTANDING": {
            "value": "1"
          },
          "NUM_WRITE_OUTSTANDING": {
            "value": "1"
          },
          "MAX_BURST_LENGTH": {
            "value": "1"
          },
          "NUM_READ_THREADS": {
            "value": "1"
          },
          "NUM_WRITE_THREADS": {
            "value": "1"
          },
          "RUSER_BITS_PER_BYTE": {
            "value": "0"
          },
          "WUSER_BITS_PER_BYTE": {
            "value": "0"
          }
        }
      },
      "M_AXI_MM2S": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
        "parameters": {
          "DATA_WIDTH": {
            "value": "64"
          },
          "PROTOCOL": {
            "value": "AXI4"
          },
          "ADDR_WIDTH": {
            "value": "32"
          },
          "READ_WRITE_MODE": {
            "value": "READ_ONLY"
          },
          "HAS_BURST": {
            "value": "0"
          },
          "HAS_LOCK": {
            "value": "0"
          },
          "HAS_QOS": {
            "value": "0"
          },
          "HAS_REGION": {
            "value": "0"
          },
          "HAS_WSTRB": {
            "value": "0"
          },
          "HAS_BRESP": {
            "value": "0"
          },
          "NUM_READ_OUTSTANDING": {
            "value": "2"
          },
          "NUM_WRITE_OUTSTANDING": {
            "value": "2"
          }
        }
      }
    },
    "ports": {
      "clk": {
        "type": "clk",
        "direction": "I"
      },
      "reset": {
        "type": "rst",
        "direction": "I"
      },
      "dcm_locked": {
        "direction": "I"
      },
      "m_axi_mm2s_aclk": {
        "type": "clk",
        "direction": "I"
      },
      "axi_resetn": {
        "type": "rst",
        "direction": "I"
      },
      "mm2s_introut": {
        "type": "intr",
        "direction": "O"
      },
      "vid_active_video": {
        "direction": "O"
      },
      "vid_vsync": {
        "direction": "O"
      },
      "vid_hsync": {
        "direction": "O"
      },
      "peripheral_reset": {
        "type": "rst",
        "direction": "O",
        "left": "0",
        "right": "0"
      }
    },
    "components": {
      "axi_vdma_0": {
        "vlnv": "xilinx.com:ip:axi_vdma:6.3",
        "xci_name": "video_subsystem_axi_vdma_0_0",
        "parameters": {
          "c_addr_width": {
            "value": "32"
          },
          "c_include_mm2s": {
            "value": "1"
          },
          "c_include_s2mm": {
            "value": "0"
          },
          "c_m_axi_mm2s_data_width": {
            "value": "64"
          },
          "c_m_axis_mm2s_tdata_width": {
            "value": "48"
          },
          "c_mm2s_genlock_mode": {
            "value": "3"
          },
          "c_mm2s_linebuffer_depth": {
            "value": "1024"
          },
          "c_mm2s_max_burst_length": {
            "value": "32"
          },
          "c_num_fstores": {
            "value": "2"
          }
        }
      },
      "proc_sys_reset_0": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "video_subsystem_proc_sys_reset_0_0",
        "parameters": {
          "RESET_BOARD_INTERFACE": {
            "value": "reset"
          },
          "USE_BOARD_FLOW": {
            "value": "true"
          }
        }
      },
      "v_tc_0": {
        "vlnv": "xilinx.com:ip:v_tc:6.2",
        "xci_name": "video_subsystem_v_tc_0_0",
        "parameters": {
          "GEN_F0_VBLANK_HEND": {
            "value": "806"
          },
          "GEN_F0_VBLANK_HSTART": {
            "value": "768"
          },
          "GEN_F0_VFRAME_SIZE": {
            "value": "806"
          },
          "GEN_F0_VSYNC_HEND": {
            "value": "777"
          },
          "GEN_F0_VSYNC_HSTART": {
            "value": "771"
          },
          "GEN_F0_VSYNC_VEND": {
            "value": "777"
          },
          "GEN_F0_VSYNC_VSTART": {
            "value": "771"
          },
          "GEN_HACTIVE_SIZE": {
            "value": "1024"
          },
          "GEN_HFRAME_SIZE": {
            "value": "1344"
          },
          "GEN_HSYNC_END": {
            "value": "1184"
          },
          "GEN_HSYNC_POLARITY": {
            "value": "Low"
          },
          "GEN_HSYNC_START": {
            "value": "1048"
          },
          "GEN_VACTIVE_SIZE": {
            "value": "768"
          },
          "GEN_VSYNC_POLARITY": {
            "value": "Low"
          },
          "HAS_AXI4_LITE": {
            "value": "false"
          },
          "VIDEO_MODE": {
            "value": "Custom"
          },
          "enable_detection": {
            "value": "false"
          }
        }
      },
      "v_axi4s_vid_out_0": {
        "vlnv": "xilinx.com:ip:v_axi4s_vid_out:4.0",
        "xci_name": "video_subsystem_v_axi4s_vid_out_0_0",
        "parameters": {
          "C_ADDR_WIDTH": {
            "value": "10"
          },
          "C_HAS_ASYNC_CLK": {
            "value": "0"
          },
          "C_VTG_MASTER_SLAVE": {
            "value": "0"
          }
        }
      },
      "xlconstant_0": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "video_subsystem_xlconstant_0_0"
      },
      "vga_trunc_0": {
        "vlnv": "xilinx.com:module_ref:vga_trunc:1.0",
        "xci_name": "video_subsystem_vga_trunc_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "vga_trunc",
          "boundary_crc": "0x0"
        },
        "ports": {
          "vid_data": {
            "direction": "I",
            "left": "23",
            "right": "0"
          },
          "active": {
            "direction": "I"
          },
          "r": {
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "g": {
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "b": {
            "direction": "O",
            "left": "3",
            "right": "0"
          }
        }
      }
    },
    "interface_nets": {
      "v_tc_0_vtiming_out": {
        "interface_ports": [
          "v_tc_0/vtiming_out",
          "v_axi4s_vid_out_0/vtiming_in"
        ]
      },
      "axi_vdma_0_M_AXI_MM2S": {
        "interface_ports": [
          "M_AXI_MM2S",
          "axi_vdma_0/M_AXI_MM2S"
        ]
      },
      "axi_vdma_0_M_AXIS_MM2S": {
        "interface_ports": [
          "axi_vdma_0/M_AXIS_MM2S",
          "v_axi4s_vid_out_0/video_in"
        ]
      },
      "S_AXI_LITE_0_1": {
        "interface_ports": [
          "S_AXI_LITE",
          "axi_vdma_0/S_AXI_LITE"
        ]
      }
    },
    "nets": {
      "ext_reset_in_0_1": {
        "ports": [
          "reset",
          "proc_sys_reset_0/ext_reset_in"
        ]
      },
      "dcm_locked_0_1": {
        "ports": [
          "dcm_locked",
          "proc_sys_reset_0/dcm_locked"
        ]
      },
      "m_axis_mm2s_aclk_0_1": {
        "ports": [
          "clk",
          "axi_vdma_0/m_axis_mm2s_aclk",
          "proc_sys_reset_0/slowest_sync_clk",
          "v_tc_0/clk",
          "v_axi4s_vid_out_0/aclk"
        ]
      },
      "m_axi_mm2s_aclk_0_1": {
        "ports": [
          "m_axi_mm2s_aclk",
          "axi_vdma_0/m_axi_mm2s_aclk",
          "axi_vdma_0/s_axi_lite_aclk"
        ]
      },
      "axi_resetn_0_1": {
        "ports": [
          "axi_resetn",
          "axi_vdma_0/axi_resetn"
        ]
      },
      "xlconstant_0_dout": {
        "ports": [
          "xlconstant_0/dout",
          "v_axi4s_vid_out_0/aclken",
          "v_axi4s_vid_out_0/vid_io_out_ce"
        ]
      },
      "Net": {
        "ports": [
          "proc_sys_reset_0/peripheral_aresetn",
          "v_axi4s_vid_out_0/aresetn",
          "v_tc_0/resetn"
        ]
      },
      "v_axi4s_vid_out_0_vtg_ce": {
        "ports": [
          "v_axi4s_vid_out_0/vtg_ce",
          "v_tc_0/clken",
          "v_tc_0/gen_clken"
        ]
      },
      "axi_vdma_0_mm2s_introut": {
        "ports": [
          "axi_vdma_0/mm2s_introut",
          "mm2s_introut"
        ]
      },
      "v_axi4s_vid_out_0_vid_active_video": {
        "ports": [
          "v_axi4s_vid_out_0/vid_active_video",
          "vid_active_video"
        ]
      },
      "v_axi4s_vid_out_0_vid_vsync": {
        "ports": [
          "v_axi4s_vid_out_0/vid_vsync",
          "vid_vsync"
        ]
      },
      "v_axi4s_vid_out_0_vid_hsync": {
        "ports": [
          "v_axi4s_vid_out_0/vid_hsync",
          "vid_hsync"
        ]
      },
      "proc_sys_reset_0_peripheral_reset": {
        "ports": [
          "proc_sys_reset_0/peripheral_reset",
          "peripheral_reset"
        ]
      }
    },
    "addressing": {
      "/": {
        "address_spaces": {
          "S_AXI_LITE": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_axi_vdma_0_Reg": {
                "address_block": "/axi_vdma_0/S_AXI_LITE/Reg",
                "offset": "0x44A00000",
                "range": "64K"
              }
            }
          }
        },
        "memory_maps": {
          "M_AXI_MM2S": {
            "address_blocks": {
              "Reg": {
                "base_address": "0",
                "range": "64K",
                "width": "32",
                "usage": "register"
              }
            }
          }
        }
      },
      "/axi_vdma_0": {
        "address_spaces": {
          "Data_MM2S": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_M_AXI_MM2S_Reg": {
                "address_block": "/M_AXI_MM2S/Reg",
                "offset": "0x44A00000",
                "range": "64K"
              }
            }
          }
        }
      }
    }
  }
}