[Project]
Current Flow=Generic
VCS=0
version=4
Current Config=compile
[Configurations]
compile=calculadora
[Library]
calculadora=.\calculadora\calculadora.lib
[$LibMap$]
calculadora=.
Active_lib=
[Settings]
FLOW_TYPE=HDL
LANGUAGE=VERILOG
REFRESH_FLOW=1
FLOWTOOLS=NONE
FAMILY=
[Files]
/ALU.v=-1
[Files.Data]
.\src\ALU.v=Verilog Source Code
[HierarchyViewer]
HierarchyInformation=
ShowHide=ShowTopLevel
Selected=
