I 000045 55 3565          1748524667415 OA_I
(_unit VHDL(oa_i 0 5(oa_i 0 20))
	(_version vf5)
	(_time 1748524667416 2025.05.29 16:17:47)
	(_source(\../src/OA_I.vhd\))
	(_parameters tan)
	(_code b4e1e2e0b1e0b6a2bbb0f2eee4b1e2b2bdb2e2b2b5)
	(_ent
		(_time 1748524479331)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int cop -1 0 9(_ent(_in))))
		(_port(_int rst -1 0 10(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11(_array -1((_dto i 7 i 0)))))
		(_port(_int d1 0 0 11(_ent(_in))))
		(_port(_int d2 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{18~downto~1}~12 0 13(_array -1((_dto i 18 i 1)))))
		(_port(_int y 1 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 14(_array -1((_dto i 15 i 0)))))
		(_port(_int r 2 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~1}~12 0 15(_array -1((_dto i 5 i 1)))))
		(_port(_int x 3 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 4 0 21(_arch(_uni))))
		(_sig(_int Ain 4 0 21(_arch(_uni))))
		(_sig(_int B 4 0 22(_arch(_uni))))
		(_sig(_int Bin 4 0 22(_arch(_uni))))
		(_sig(_int C 4 0 23(_arch(_uni))))
		(_sig(_int Cin 4 0 23(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~8~13 0 24(_scalar (_to i 0 i 8))))
		(_sig(_int CnT 5 0 24(_arch(_uni))))
		(_sig(_int TgB -1 0 25(_arch(_uni))))
		(_sig(_int A1 4 0 26(_arch(_uni))))
		(_sig(_int A2 -1 0 27(_arch(_uni))))
		(_sig(_int A3 -1 0 28(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~1~13 0 29(_scalar (_to i 0 i 1))))
		(_sig(_int A4 6 0 29(_arch(_uni))))
		(_sig(_int CF -1 0 30(_arch(_uni))))
		(_sig(_int OF1 -1 0 31(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 32(_array -1((_dto i 8 i 0)))))
		(_sig(_int SUM 7 0 32(_arch(_uni))))
		(_prcs
			(line__34(_arch 0 0 34(_prcs(_trgt(8)(10)(12)(14)(15)(20)(21))(_sens(0)(2)(9)(10(0))(11)(12(7))(13)(14)(16(7))(22(7))(22(8))(5(18))(5(14))(5(11))(5(5))(5(6))(5(13))(5(8))(5(4)))(_dssslsensitivity 2))))
			(line__66(_arch 1 0 66(_assignment(_trgt(16))(_sens(8(d_7_4))(8(d_7_0))(10(d_7_0))(16)(5(18))(5(14))(5(11))(5(5))))))
			(line__71(_arch 2 0 71(_assignment(_trgt(17))(_sens(5(11))))))
			(line__73(_arch 3 0 73(_assignment(_trgt(18))(_sens(12(7))(18)(20)(5(10))(5(9))))))
			(line__77(_arch 4 0 77(_assignment(_trgt(22))(_sens(12(d_7_0))(16)(17)(22)(5(18))(5(14))(5(11))(5(5))))))
			(line__79(_arch 5 0 79(_assignment(_trgt(9))(_sens(8)(3)(5(16))(5(1))))))
			(line__83(_arch 6 0 83(_assignment(_trgt(11))(_sens(10)(12(d_7_0))(12(0))(4)(5(17))(5(7))(5(2))))))
			(line__88(_arch 7 0 88(_assignment(_trgt(13))(_sens(12)(18)(22(d_7_0))(5(15))(5(10))(5(9))(5(18))(5(14))(5(11))(5(5))(5(3))))))
			(line__94(_arch 8 0 94(_assignment(_alias((x(1))(cop)))(_trgt(7(1)))(_sens(1)))))
			(line__95(_arch 9 0 95(_assignment(_alias((x(2))(B(0))))(_trgt(7(2)))(_sens(10(0))))))
			(line__96(_arch 10 0 96(_assignment(_alias((x(3))(OF1)))(_trgt(7(3)))(_sens(21)))))
			(line__97(_arch 11 0 97(_assignment(_trgt(7(4)))(_sens(14)))))
			(line__98(_arch 12 0 98(_assignment(_alias((x(5))(TgB)))(_trgt(7(5)))(_sens(15)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_part (10(0))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018)
		(2)
		(33686018 33686018)
	)
	(_model . OA_I 13 -1)
)
I 000045 55 3565          1748524673849 OA_I
(_unit VHDL(oa_i 0 5(oa_i 0 20))
	(_version vf5)
	(_time 1748524673850 2025.05.29 16:17:53)
	(_source(\../src/OA_I.vhd\))
	(_parameters tan)
	(_code d98b868bd18ddbcfd6dd9f8389dc8fdfd0df8fdfd8)
	(_ent
		(_time 1748524479331)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int cop -1 0 9(_ent(_in))))
		(_port(_int rst -1 0 10(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11(_array -1((_dto i 7 i 0)))))
		(_port(_int d1 0 0 11(_ent(_in))))
		(_port(_int d2 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{18~downto~1}~12 0 13(_array -1((_dto i 18 i 1)))))
		(_port(_int y 1 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 14(_array -1((_dto i 15 i 0)))))
		(_port(_int r 2 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~1}~12 0 15(_array -1((_dto i 5 i 1)))))
		(_port(_int x 3 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 4 0 21(_arch(_uni))))
		(_sig(_int Ain 4 0 21(_arch(_uni))))
		(_sig(_int B 4 0 22(_arch(_uni))))
		(_sig(_int Bin 4 0 22(_arch(_uni))))
		(_sig(_int C 4 0 23(_arch(_uni))))
		(_sig(_int Cin 4 0 23(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~8~13 0 24(_scalar (_to i 0 i 8))))
		(_sig(_int CnT 5 0 24(_arch(_uni))))
		(_sig(_int TgB -1 0 25(_arch(_uni))))
		(_sig(_int A1 4 0 26(_arch(_uni))))
		(_sig(_int A2 -1 0 27(_arch(_uni))))
		(_sig(_int A3 -1 0 28(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~1~13 0 29(_scalar (_to i 0 i 1))))
		(_sig(_int A4 6 0 29(_arch(_uni))))
		(_sig(_int CF -1 0 30(_arch(_uni))))
		(_sig(_int OF1 -1 0 31(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 32(_array -1((_dto i 8 i 0)))))
		(_sig(_int SUM 7 0 32(_arch(_uni))))
		(_prcs
			(line__34(_arch 0 0 34(_prcs(_trgt(8)(10)(12)(14)(15)(20)(21))(_sens(0)(2)(9)(10(0))(11)(12(7))(13)(14)(16(7))(22(7))(22(8))(5(18))(5(14))(5(11))(5(5))(5(6))(5(13))(5(8))(5(4)))(_dssslsensitivity 2))))
			(line__66(_arch 1 0 66(_assignment(_trgt(16))(_sens(8(d_7_4))(8(d_7_0))(10(d_7_0))(16)(5(18))(5(14))(5(11))(5(5))))))
			(line__71(_arch 2 0 71(_assignment(_trgt(17))(_sens(5(11))))))
			(line__73(_arch 3 0 73(_assignment(_trgt(18))(_sens(12(7))(18)(20)(5(10))(5(9))))))
			(line__77(_arch 4 0 77(_assignment(_trgt(22))(_sens(12(d_7_0))(16)(17)(22)(5(18))(5(14))(5(11))(5(5))))))
			(line__79(_arch 5 0 79(_assignment(_trgt(9))(_sens(8)(3)(5(16))(5(1))))))
			(line__83(_arch 6 0 83(_assignment(_trgt(11))(_sens(10)(12(d_7_0))(12(0))(4)(5(17))(5(7))(5(2))))))
			(line__88(_arch 7 0 88(_assignment(_trgt(13))(_sens(12)(18)(22(d_7_0))(5(15))(5(10))(5(9))(5(18))(5(14))(5(11))(5(5))(5(3))))))
			(line__94(_arch 8 0 94(_assignment(_alias((x(1))(cop)))(_trgt(7(1)))(_sens(1)))))
			(line__95(_arch 9 0 95(_assignment(_alias((x(2))(B(0))))(_trgt(7(2)))(_sens(10(0))))))
			(line__96(_arch 10 0 96(_assignment(_alias((x(3))(OF1)))(_trgt(7(3)))(_sens(21)))))
			(line__97(_arch 11 0 97(_assignment(_trgt(7(4)))(_sens(14)))))
			(line__98(_arch 12 0 98(_assignment(_alias((x(5))(TgB)))(_trgt(7(5)))(_sens(15)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_part (10(0))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018)
		(2)
		(33686018 33686018)
	)
	(_model . OA_I 13 -1)
)
I 000045 55 3565          1748525042182 OA_I
(_unit VHDL(oa_i 0 5(oa_i 0 18))
	(_version vf5)
	(_time 1748525042183 2025.05.29 16:24:02)
	(_source(\../src/OA_I.vhd\))
	(_parameters tan)
	(_code a1a0fff6a1f5a3b7aea5e7fbf1a4f7a7a8a7f7a7a0)
	(_ent
		(_time 1748524479331)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int cop -1 0 9(_ent(_in))))
		(_port(_int rst -1 0 10(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11(_array -1((_dto i 7 i 0)))))
		(_port(_int d1 0 0 11(_ent(_in))))
		(_port(_int d2 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{18~downto~1}~12 0 13(_array -1((_dto i 18 i 1)))))
		(_port(_int y 1 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 14(_array -1((_dto i 15 i 0)))))
		(_port(_int r 2 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~1}~12 0 15(_array -1((_dto i 5 i 1)))))
		(_port(_int x 3 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 4 0 19(_arch(_uni))))
		(_sig(_int Ain 4 0 19(_arch(_uni))))
		(_sig(_int B 4 0 20(_arch(_uni))))
		(_sig(_int Bin 4 0 20(_arch(_uni))))
		(_sig(_int C 4 0 21(_arch(_uni))))
		(_sig(_int Cin 4 0 21(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~8~13 0 22(_scalar (_to i 0 i 8))))
		(_sig(_int CnT 5 0 22(_arch(_uni))))
		(_sig(_int TgB -1 0 23(_arch(_uni))))
		(_sig(_int A1 4 0 24(_arch(_uni))))
		(_sig(_int A2 -1 0 25(_arch(_uni))))
		(_sig(_int A3 -1 0 26(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~1~13 0 27(_scalar (_to i 0 i 1))))
		(_sig(_int A4 6 0 27(_arch(_uni))))
		(_sig(_int CF -1 0 28(_arch(_uni))))
		(_sig(_int OF1 -1 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 30(_array -1((_dto i 8 i 0)))))
		(_sig(_int SUM 7 0 30(_arch(_uni))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs(_trgt(8)(10)(12)(14)(15)(20)(21))(_sens(0)(2)(9)(10(0))(11)(12(7))(13)(14)(16(7))(22(7))(22(8))(5(18))(5(14))(5(11))(5(5))(5(6))(5(13))(5(8))(5(4)))(_dssslsensitivity 2))))
			(line__64(_arch 1 0 64(_assignment(_trgt(16))(_sens(8(d_7_4))(8(d_7_0))(10(d_7_0))(16)(5(18))(5(14))(5(11))(5(5))))))
			(line__69(_arch 2 0 69(_assignment(_trgt(17))(_sens(5(11))))))
			(line__71(_arch 3 0 71(_assignment(_trgt(18))(_sens(12(7))(18)(20)(5(10))(5(9))))))
			(line__75(_arch 4 0 75(_assignment(_trgt(22))(_sens(12(d_7_0))(16)(17)(22)(5(18))(5(14))(5(11))(5(5))))))
			(line__77(_arch 5 0 77(_assignment(_trgt(9))(_sens(8)(3)(5(16))(5(1))))))
			(line__81(_arch 6 0 81(_assignment(_trgt(11))(_sens(10)(12(d_7_0))(12(0))(4)(5(17))(5(7))(5(2))))))
			(line__86(_arch 7 0 86(_assignment(_trgt(13))(_sens(12)(18)(22(d_7_0))(5(15))(5(10))(5(9))(5(18))(5(14))(5(11))(5(5))(5(3))))))
			(line__92(_arch 8 0 92(_assignment(_alias((x(1))(cop)))(_trgt(7(1)))(_sens(1)))))
			(line__93(_arch 9 0 93(_assignment(_alias((x(2))(B(0))))(_trgt(7(2)))(_sens(10(0))))))
			(line__94(_arch 10 0 94(_assignment(_alias((x(3))(OF1)))(_trgt(7(3)))(_sens(21)))))
			(line__95(_arch 11 0 95(_assignment(_trgt(7(4)))(_sens(14)))))
			(line__96(_arch 12 0 96(_assignment(_alias((x(5))(TgB)))(_trgt(7(5)))(_sens(15)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_part (10(0))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018)
		(2)
		(33686018 33686018)
	)
	(_model . OA_I 13 -1)
)
I 000045 55 3565          1748525056562 OA_I
(_unit VHDL(oa_i 0 5(oa_i 0 18))
	(_version vf5)
	(_time 1748525056563 2025.05.29 16:24:16)
	(_source(\../src/OA_I.vhd\))
	(_parameters tan)
	(_code c89c9e9dc19ccadec7cc8e9298cd9ecec1ce9ecec9)
	(_ent
		(_time 1748524479331)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int cop -1 0 9(_ent(_in))))
		(_port(_int rst -1 0 10(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11(_array -1((_dto i 7 i 0)))))
		(_port(_int d1 0 0 11(_ent(_in))))
		(_port(_int d2 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{18~downto~1}~12 0 13(_array -1((_dto i 18 i 1)))))
		(_port(_int y 1 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 14(_array -1((_dto i 15 i 0)))))
		(_port(_int r 2 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~1}~12 0 15(_array -1((_dto i 5 i 1)))))
		(_port(_int x 3 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 4 0 19(_arch(_uni))))
		(_sig(_int Ain 4 0 19(_arch(_uni))))
		(_sig(_int B 4 0 20(_arch(_uni))))
		(_sig(_int Bin 4 0 20(_arch(_uni))))
		(_sig(_int C 4 0 21(_arch(_uni))))
		(_sig(_int Cin 4 0 21(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~8~13 0 22(_scalar (_to i 0 i 8))))
		(_sig(_int CnT 5 0 22(_arch(_uni))))
		(_sig(_int TgB -1 0 23(_arch(_uni))))
		(_sig(_int A1 4 0 24(_arch(_uni))))
		(_sig(_int A2 -1 0 25(_arch(_uni))))
		(_sig(_int A3 -1 0 26(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~1~13 0 27(_scalar (_to i 0 i 1))))
		(_sig(_int A4 6 0 27(_arch(_uni))))
		(_sig(_int CF -1 0 28(_arch(_uni))))
		(_sig(_int OF1 -1 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 30(_array -1((_dto i 8 i 0)))))
		(_sig(_int SUM 7 0 30(_arch(_uni))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs(_trgt(8)(10)(12)(14)(15)(20)(21))(_sens(0)(2)(9)(10(0))(11)(12(7))(13)(14)(16(7))(22(7))(22(8))(5(18))(5(14))(5(11))(5(5))(5(6))(5(13))(5(8))(5(4)))(_dssslsensitivity 2))))
			(line__64(_arch 1 0 64(_assignment(_trgt(16))(_sens(8(d_7_4))(8(d_7_0))(10(d_7_0))(16)(5(18))(5(14))(5(11))(5(5))))))
			(line__69(_arch 2 0 69(_assignment(_trgt(17))(_sens(5(11))))))
			(line__71(_arch 3 0 71(_assignment(_trgt(18))(_sens(12(7))(18)(20)(5(10))(5(9))))))
			(line__75(_arch 4 0 75(_assignment(_trgt(22))(_sens(12(d_7_0))(16)(17)(22)(5(18))(5(14))(5(11))(5(5))))))
			(line__77(_arch 5 0 77(_assignment(_trgt(9))(_sens(8)(3)(5(16))(5(1))))))
			(line__81(_arch 6 0 81(_assignment(_trgt(11))(_sens(10)(12(d_7_0))(12(0))(4)(5(17))(5(7))(5(2))))))
			(line__86(_arch 7 0 86(_assignment(_trgt(13))(_sens(12)(18)(22(d_7_0))(5(15))(5(10))(5(9))(5(18))(5(14))(5(11))(5(5))(5(3))))))
			(line__92(_arch 8 0 92(_assignment(_alias((x(1))(cop)))(_trgt(7(1)))(_sens(1)))))
			(line__93(_arch 9 0 93(_assignment(_alias((x(2))(B(0))))(_trgt(7(2)))(_sens(10(0))))))
			(line__94(_arch 10 0 94(_assignment(_alias((x(3))(OF1)))(_trgt(7(3)))(_sens(21)))))
			(line__95(_arch 11 0 95(_assignment(_trgt(7(4)))(_sens(14)))))
			(line__96(_arch 12 0 96(_assignment(_alias((x(5))(TgB)))(_trgt(7(5)))(_sens(15)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_part (10(0))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018)
		(2)
		(33686018 33686018)
	)
	(_model . OA_I 13 -1)
)
I 000045 55 3565          1748525071303 OA_I
(_unit VHDL(oa_i 0 5(oa_i 0 18))
	(_version vf5)
	(_time 1748525071304 2025.05.29 16:24:31)
	(_source(\../src/OA_I.vhd\))
	(_parameters tan)
	(_code 66356166613264706962203c366330606f60306067)
	(_ent
		(_time 1748524479331)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int cop -1 0 9(_ent(_in))))
		(_port(_int rst -1 0 10(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11(_array -1((_dto i 7 i 0)))))
		(_port(_int d1 0 0 11(_ent(_in))))
		(_port(_int d2 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{18~downto~1}~12 0 13(_array -1((_dto i 18 i 1)))))
		(_port(_int y 1 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 14(_array -1((_dto i 15 i 0)))))
		(_port(_int r 2 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~1}~12 0 15(_array -1((_dto i 5 i 1)))))
		(_port(_int x 3 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 4 0 19(_arch(_uni))))
		(_sig(_int Ain 4 0 19(_arch(_uni))))
		(_sig(_int B 4 0 20(_arch(_uni))))
		(_sig(_int Bin 4 0 20(_arch(_uni))))
		(_sig(_int C 4 0 21(_arch(_uni))))
		(_sig(_int Cin 4 0 21(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~8~13 0 22(_scalar (_to i 0 i 8))))
		(_sig(_int CnT 5 0 22(_arch(_uni))))
		(_sig(_int TgB -1 0 23(_arch(_uni))))
		(_sig(_int A1 4 0 24(_arch(_uni))))
		(_sig(_int A2 -1 0 25(_arch(_uni))))
		(_sig(_int A3 -1 0 26(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~1~13 0 27(_scalar (_to i 0 i 1))))
		(_sig(_int A4 6 0 27(_arch(_uni))))
		(_sig(_int CF -1 0 28(_arch(_uni))))
		(_sig(_int OF1 -1 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 30(_array -1((_dto i 8 i 0)))))
		(_sig(_int SUM 7 0 30(_arch(_uni))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs(_trgt(8)(10)(12)(14)(15)(20)(21))(_sens(0)(2)(9)(10(0))(11)(12(7))(13)(14)(16(7))(22(7))(22(8))(5(18))(5(14))(5(11))(5(5))(5(6))(5(13))(5(8))(5(4)))(_dssslsensitivity 2))))
			(line__64(_arch 1 0 64(_assignment(_trgt(16))(_sens(8(d_7_4))(8(d_7_0))(10(d_7_0))(16)(5(18))(5(14))(5(11))(5(5))))))
			(line__69(_arch 2 0 69(_assignment(_trgt(17))(_sens(5(11))))))
			(line__71(_arch 3 0 71(_assignment(_trgt(18))(_sens(12(7))(18)(20)(5(10))(5(9))))))
			(line__75(_arch 4 0 75(_assignment(_trgt(22))(_sens(12(d_7_0))(16)(17)(22)(5(18))(5(14))(5(11))(5(5))))))
			(line__77(_arch 5 0 77(_assignment(_trgt(9))(_sens(8)(3)(5(16))(5(1))))))
			(line__81(_arch 6 0 81(_assignment(_trgt(11))(_sens(10)(12(d_7_0))(12(0))(4)(5(17))(5(7))(5(2))))))
			(line__86(_arch 7 0 86(_assignment(_trgt(13))(_sens(12)(18)(22(d_7_0))(5(15))(5(10))(5(9))(5(18))(5(14))(5(11))(5(5))(5(3))))))
			(line__92(_arch 8 0 92(_assignment(_alias((x(1))(cop)))(_trgt(7(1)))(_sens(1)))))
			(line__93(_arch 9 0 93(_assignment(_alias((x(2))(B(0))))(_trgt(7(2)))(_sens(10(0))))))
			(line__94(_arch 10 0 94(_assignment(_alias((x(3))(OF1)))(_trgt(7(3)))(_sens(21)))))
			(line__95(_arch 11 0 95(_assignment(_trgt(7(4)))(_sens(14)))))
			(line__96(_arch 12 0 96(_assignment(_alias((x(5))(TgB)))(_trgt(7(5)))(_sens(15)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_part (10(0))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018)
		(2)
		(33686018 33686018)
	)
	(_model . OA_I 13 -1)
)
I 000048 55 2341          1748525071358 OA_I_tb
(_unit VHDL(oa_i_tb 0 5(oa_i_tb 0 10))
	(_version vf5)
	(_time 1748525071359 2025.05.29 16:24:31)
	(_source(\../src/OA_I_tb.vhd\))
	(_parameters tan)
	(_code 95c6929a91c197839893d3cec0939793c3939490c3)
	(_ent
		(_time 1748525056603)
	)
	(_comp
		(OA_I
			(_object
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int cop -1 0 15(_ent (_in))))
				(_port(_int rst -1 0 16(_ent (_in))))
				(_port(_int d1 0 0 17(_ent (_in))))
				(_port(_int d2 0 0 18(_ent (_in))))
				(_port(_int y 1 0 19(_ent (_in))))
				(_port(_int r 2 0 20(_ent (_out))))
				(_port(_int x 3 0 21(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 36(_comp OA_I)
		(_port
			((clk)(clk))
			((cop)(cop))
			((rst)(rst))
			((d1)(d1))
			((d2)(d2))
			((y)(y))
			((x)(x))
		)
		(_use(_ent . OA_I)
			(_port
				((clk)(clk))
				((cop)(cop))
				((rst)(rst))
				((d1)(d1))
				((d2)(d2))
				((y)(y))
				((r)(r))
				((x)(x))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{18~downto~1}~13 0 19(_array -1((_dto i 18 i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 20(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~1}~13 0 21(_array -1((_dto i 5 i 1)))))
		(_sig(_int clk -1 0 25(_arch(_uni))))
		(_sig(_int cop -1 0 26(_arch(_uni))))
		(_sig(_int rst -1 0 27(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 28(_array -1((_dto i 7 i 0)))))
		(_sig(_int d1 4 0 28(_arch(_uni))))
		(_sig(_int d2 4 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{18~downto~1}~134 0 30(_array -1((_dto i 18 i 1)))))
		(_sig(_int y 5 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~1}~136 0 31(_array -1((_dto i 5 i 1)))))
		(_sig(_int x 6 0 31(_arch(_uni))))
		(_sig(_int T -2 0 33(_arch(_uni((ns 4626322717216342016))))))
		(_prcs
			(clk_proc(_arch 0 0 46(_prcs(_wait_for)(_trgt(0))(_read(7)))))
			(stim_proc(_arch 1 0 54(_prcs(_wait_for)(_trgt(1)(2)(3)(4)(5))(_read(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33751554)
		(33686018 33686018 33686018 50528770 771)
	)
	(_model . OA_I_tb 2 -1)
)
I 000045 55 3565          1748525075231 OA_I
(_unit VHDL(oa_i 0 5(oa_i 0 18))
	(_version vf5)
	(_time 1748525075232 2025.05.29 16:24:35)
	(_source(\../src/OA_I.vhd\))
	(_parameters tan)
	(_code b8e8e7ecb1ecbaaeb7bcfee2e8bdeebeb1beeebeb9)
	(_ent
		(_time 1748524479331)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int cop -1 0 9(_ent(_in))))
		(_port(_int rst -1 0 10(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11(_array -1((_dto i 7 i 0)))))
		(_port(_int d1 0 0 11(_ent(_in))))
		(_port(_int d2 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{18~downto~1}~12 0 13(_array -1((_dto i 18 i 1)))))
		(_port(_int y 1 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 14(_array -1((_dto i 15 i 0)))))
		(_port(_int r 2 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~1}~12 0 15(_array -1((_dto i 5 i 1)))))
		(_port(_int x 3 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 4 0 19(_arch(_uni))))
		(_sig(_int Ain 4 0 19(_arch(_uni))))
		(_sig(_int B 4 0 20(_arch(_uni))))
		(_sig(_int Bin 4 0 20(_arch(_uni))))
		(_sig(_int C 4 0 21(_arch(_uni))))
		(_sig(_int Cin 4 0 21(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~8~13 0 22(_scalar (_to i 0 i 8))))
		(_sig(_int CnT 5 0 22(_arch(_uni))))
		(_sig(_int TgB -1 0 23(_arch(_uni))))
		(_sig(_int A1 4 0 24(_arch(_uni))))
		(_sig(_int A2 -1 0 25(_arch(_uni))))
		(_sig(_int A3 -1 0 26(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~1~13 0 27(_scalar (_to i 0 i 1))))
		(_sig(_int A4 6 0 27(_arch(_uni))))
		(_sig(_int CF -1 0 28(_arch(_uni))))
		(_sig(_int OF1 -1 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 30(_array -1((_dto i 8 i 0)))))
		(_sig(_int SUM 7 0 30(_arch(_uni))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs(_trgt(8)(10)(12)(14)(15)(20)(21))(_sens(0)(2)(9)(10(0))(11)(12(7))(13)(14)(16(7))(22(7))(22(8))(5(18))(5(14))(5(11))(5(5))(5(6))(5(13))(5(8))(5(4)))(_dssslsensitivity 2))))
			(line__64(_arch 1 0 64(_assignment(_trgt(16))(_sens(8(d_7_4))(8(d_7_0))(10(d_7_0))(16)(5(18))(5(14))(5(11))(5(5))))))
			(line__69(_arch 2 0 69(_assignment(_trgt(17))(_sens(5(11))))))
			(line__71(_arch 3 0 71(_assignment(_trgt(18))(_sens(12(7))(18)(20)(5(10))(5(9))))))
			(line__75(_arch 4 0 75(_assignment(_trgt(22))(_sens(12(d_7_0))(16)(17)(22)(5(18))(5(14))(5(11))(5(5))))))
			(line__77(_arch 5 0 77(_assignment(_trgt(9))(_sens(8)(3)(5(16))(5(1))))))
			(line__81(_arch 6 0 81(_assignment(_trgt(11))(_sens(10)(12(d_7_0))(12(0))(4)(5(17))(5(7))(5(2))))))
			(line__86(_arch 7 0 86(_assignment(_trgt(13))(_sens(12)(18)(22(d_7_0))(5(15))(5(10))(5(9))(5(18))(5(14))(5(11))(5(5))(5(3))))))
			(line__92(_arch 8 0 92(_assignment(_alias((x(1))(cop)))(_trgt(7(1)))(_sens(1)))))
			(line__93(_arch 9 0 93(_assignment(_alias((x(2))(B(0))))(_trgt(7(2)))(_sens(10(0))))))
			(line__94(_arch 10 0 94(_assignment(_alias((x(3))(OF1)))(_trgt(7(3)))(_sens(21)))))
			(line__95(_arch 11 0 95(_assignment(_trgt(7(4)))(_sens(14)))))
			(line__96(_arch 12 0 96(_assignment(_alias((x(5))(TgB)))(_trgt(7(5)))(_sens(15)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_part (10(0))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018)
		(2)
		(33686018 33686018)
	)
	(_model . OA_I 13 -1)
)
I 000048 55 2341          1748525075267 OA_I_tb
(_unit VHDL(oa_i_tb 0 5(oa_i_tb 0 10))
	(_version vf5)
	(_time 1748525075268 2025.05.29 16:24:35)
	(_source(\../src/OA_I_tb.vhd\))
	(_parameters tan)
	(_code d888878ad18cdaced5de9e838ddedade8eded9dd8e)
	(_ent
		(_time 1748525056603)
	)
	(_comp
		(OA_I
			(_object
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int cop -1 0 15(_ent (_in))))
				(_port(_int rst -1 0 16(_ent (_in))))
				(_port(_int d1 0 0 17(_ent (_in))))
				(_port(_int d2 0 0 18(_ent (_in))))
				(_port(_int y 1 0 19(_ent (_in))))
				(_port(_int r 2 0 20(_ent (_out))))
				(_port(_int x 3 0 21(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 36(_comp OA_I)
		(_port
			((clk)(clk))
			((cop)(cop))
			((rst)(rst))
			((d1)(d1))
			((d2)(d2))
			((y)(y))
			((x)(x))
		)
		(_use(_ent . OA_I)
			(_port
				((clk)(clk))
				((cop)(cop))
				((rst)(rst))
				((d1)(d1))
				((d2)(d2))
				((y)(y))
				((r)(r))
				((x)(x))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{18~downto~1}~13 0 19(_array -1((_dto i 18 i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 20(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~1}~13 0 21(_array -1((_dto i 5 i 1)))))
		(_sig(_int clk -1 0 25(_arch(_uni))))
		(_sig(_int cop -1 0 26(_arch(_uni))))
		(_sig(_int rst -1 0 27(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 28(_array -1((_dto i 7 i 0)))))
		(_sig(_int d1 4 0 28(_arch(_uni))))
		(_sig(_int d2 4 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{18~downto~1}~134 0 30(_array -1((_dto i 18 i 1)))))
		(_sig(_int y 5 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~1}~136 0 31(_array -1((_dto i 5 i 1)))))
		(_sig(_int x 6 0 31(_arch(_uni))))
		(_sig(_int T -2 0 33(_arch(_uni((ns 4626322717216342016))))))
		(_prcs
			(clk_proc(_arch 0 0 46(_prcs(_wait_for)(_trgt(0))(_read(7)))))
			(stim_proc(_arch 1 0 54(_prcs(_wait_for)(_trgt(1)(2)(3)(4)(5))(_read(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33751554)
		(33686018 33686018 33686018 50528770 771)
	)
	(_model . OA_I_tb 2 -1)
)
I 000045 55 3565          1748525161924 OA_I
(_unit VHDL(oa_i 0 5(oa_i 0 18))
	(_version vf5)
	(_time 1748525161925 2025.05.29 16:26:01)
	(_source(\../src/OA_I.vhd\))
	(_parameters tan)
	(_code 585a5d5b510c5a4e575c1e02085d0e5e515e0e5e59)
	(_ent
		(_time 1748524479331)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int cop -1 0 9(_ent(_in))))
		(_port(_int rst -1 0 10(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11(_array -1((_dto i 7 i 0)))))
		(_port(_int d1 0 0 11(_ent(_in))))
		(_port(_int d2 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{18~downto~1}~12 0 13(_array -1((_dto i 18 i 1)))))
		(_port(_int y 1 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 14(_array -1((_dto i 15 i 0)))))
		(_port(_int r 2 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~1}~12 0 15(_array -1((_dto i 5 i 1)))))
		(_port(_int x 3 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 4 0 19(_arch(_uni))))
		(_sig(_int Ain 4 0 19(_arch(_uni))))
		(_sig(_int B 4 0 20(_arch(_uni))))
		(_sig(_int Bin 4 0 20(_arch(_uni))))
		(_sig(_int C 4 0 21(_arch(_uni))))
		(_sig(_int Cin 4 0 21(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~8~13 0 22(_scalar (_to i 0 i 8))))
		(_sig(_int CnT 5 0 22(_arch(_uni))))
		(_sig(_int TgB -1 0 23(_arch(_uni))))
		(_sig(_int A1 4 0 24(_arch(_uni))))
		(_sig(_int A2 -1 0 25(_arch(_uni))))
		(_sig(_int A3 -1 0 26(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~1~13 0 27(_scalar (_to i 0 i 1))))
		(_sig(_int A4 6 0 27(_arch(_uni))))
		(_sig(_int CF -1 0 28(_arch(_uni))))
		(_sig(_int OF1 -1 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 30(_array -1((_dto i 8 i 0)))))
		(_sig(_int SUM 7 0 30(_arch(_uni))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs(_trgt(8)(10)(12)(14)(15)(20)(21))(_sens(0)(2)(9)(10(0))(11)(12(7))(13)(14)(16(7))(22(7))(22(8))(5(18))(5(14))(5(11))(5(5))(5(6))(5(13))(5(8))(5(4)))(_dssslsensitivity 2))))
			(line__64(_arch 1 0 64(_assignment(_trgt(16))(_sens(8(d_7_4))(8(d_7_0))(10(d_7_0))(16)(5(18))(5(14))(5(11))(5(5))))))
			(line__69(_arch 2 0 69(_assignment(_trgt(17))(_sens(5(11))))))
			(line__71(_arch 3 0 71(_assignment(_trgt(18))(_sens(12(7))(18)(20)(5(10))(5(9))))))
			(line__75(_arch 4 0 75(_assignment(_trgt(22))(_sens(12(d_7_0))(16)(17)(22)(5(18))(5(14))(5(11))(5(5))))))
			(line__77(_arch 5 0 77(_assignment(_trgt(9))(_sens(8)(3)(5(16))(5(1))))))
			(line__81(_arch 6 0 81(_assignment(_trgt(11))(_sens(10)(12(d_7_0))(12(0))(4)(5(17))(5(7))(5(2))))))
			(line__86(_arch 7 0 86(_assignment(_trgt(13))(_sens(12)(18)(22(d_7_0))(5(15))(5(10))(5(9))(5(18))(5(14))(5(11))(5(5))(5(3))))))
			(line__92(_arch 8 0 92(_assignment(_alias((x(1))(cop)))(_trgt(7(1)))(_sens(1)))))
			(line__93(_arch 9 0 93(_assignment(_alias((x(2))(B(0))))(_trgt(7(2)))(_sens(10(0))))))
			(line__94(_arch 10 0 94(_assignment(_alias((x(3))(OF1)))(_trgt(7(3)))(_sens(21)))))
			(line__95(_arch 11 0 95(_assignment(_trgt(7(4)))(_sens(14)))))
			(line__96(_arch 12 0 96(_assignment(_alias((x(5))(TgB)))(_trgt(7(5)))(_sens(15)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_part (10(0))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018)
		(2)
		(33686018 33686018)
	)
	(_model . OA_I 13 -1)
)
I 000048 55 2386          1748525161967 OA_I_tb
(_unit VHDL(oa_i_tb 0 5(oa_i_tb 0 10))
	(_version vf5)
	(_time 1748525161968 2025.05.29 16:26:01)
	(_source(\../src/OA_I_tb.vhd\))
	(_parameters tan)
	(_code 8785828981d385918a87c1dcd2818581d1818682d1)
	(_ent
		(_time 1748525056603)
	)
	(_comp
		(OA_I
			(_object
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int cop -1 0 15(_ent (_in))))
				(_port(_int rst -1 0 16(_ent (_in))))
				(_port(_int d1 0 0 17(_ent (_in))))
				(_port(_int d2 0 0 18(_ent (_in))))
				(_port(_int y 1 0 19(_ent (_in))))
				(_port(_int r 2 0 20(_ent (_out))))
				(_port(_int x 3 0 21(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 36(_comp OA_I)
		(_port
			((clk)(clk))
			((cop)(cop))
			((rst)(rst))
			((d1)(d1))
			((d2)(d2))
			((y)(y))
			((x)(x))
		)
		(_use(_ent . OA_I)
			(_port
				((clk)(clk))
				((cop)(cop))
				((rst)(rst))
				((d1)(d1))
				((d2)(d2))
				((y)(y))
				((r)(r))
				((x)(x))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{18~downto~1}~13 0 19(_array -1((_dto i 18 i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 20(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~1}~13 0 21(_array -1((_dto i 5 i 1)))))
		(_sig(_int clk -1 0 25(_arch(_uni))))
		(_sig(_int cop -1 0 26(_arch(_uni))))
		(_sig(_int rst -1 0 27(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 28(_array -1((_dto i 7 i 0)))))
		(_sig(_int d1 4 0 28(_arch(_uni))))
		(_sig(_int d2 4 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{18~downto~1}~134 0 30(_array -1((_dto i 18 i 1)))))
		(_sig(_int y 5 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~1}~136 0 31(_array -1((_dto i 5 i 1)))))
		(_sig(_int x 6 0 31(_arch(_uni))))
		(_sig(_int T -2 0 33(_arch(_uni((ns 4626322717216342016))))))
		(_prcs
			(clk_proc(_arch 0 0 46(_prcs(_wait_for)(_trgt(0))(_read(7)))))
			(stim_proc(_arch 1 0 54(_prcs(_wait_for)(_trgt(1)(2)(3)(4)(5))(_read(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33751554)
		(33686018 33686018 33686018 50528770 771)
		(33686018 33686018 50528770 33686019 514)
	)
	(_model . OA_I_tb 2 -1)
)
I 000045 55 3680          1748525295857 OA_I
(_unit VHDL(oa_i 0 5(oa_i 0 18))
	(_version vf5)
	(_time 1748525295858 2025.05.29 16:28:15)
	(_source(\../src/OA_I.vhd\))
	(_parameters tan)
	(_code 898ad88781dd8b9f868bcfd3d98cdf8f808fdf8f88)
	(_ent
		(_time 1748524479331)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int cop -1 0 9(_ent(_in))))
		(_port(_int rst -1 0 10(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11(_array -1((_dto i 7 i 0)))))
		(_port(_int d1 0 0 11(_ent(_in))))
		(_port(_int d2 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{18~downto~1}~12 0 13(_array -1((_dto i 18 i 1)))))
		(_port(_int y 1 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 14(_array -1((_dto i 15 i 0)))))
		(_port(_int r 2 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~1}~12 0 15(_array -1((_dto i 5 i 1)))))
		(_port(_int x 3 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 4 0 19(_arch(_uni))))
		(_sig(_int Ain 4 0 19(_arch(_uni))))
		(_sig(_int B 4 0 20(_arch(_uni))))
		(_sig(_int Bin 4 0 20(_arch(_uni))))
		(_sig(_int C 4 0 21(_arch(_uni))))
		(_sig(_int Cin 4 0 21(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~8~13 0 22(_scalar (_to i 0 i 8))))
		(_sig(_int CnT 5 0 22(_arch(_uni))))
		(_sig(_int TgB -1 0 23(_arch(_uni))))
		(_sig(_int A1 4 0 24(_arch(_uni))))
		(_sig(_int A2 -1 0 25(_arch(_uni))))
		(_sig(_int A3 -1 0 26(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~1~13 0 27(_scalar (_to i 0 i 1))))
		(_sig(_int A4 6 0 27(_arch(_uni))))
		(_sig(_int CF -1 0 28(_arch(_uni))))
		(_sig(_int OF1 -1 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 30(_array -1((_dto i 8 i 0)))))
		(_sig(_int SUM 7 0 30(_arch(_uni))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs(_trgt(8)(10)(12)(14)(15)(20)(21))(_sens(0)(2)(9)(10(0))(11)(12(7))(13)(14)(16(7))(22(7))(22(8))(5(18))(5(14))(5(11))(5(5))(5(6))(5(13))(5(8))(5(4)))(_dssslsensitivity 2))))
			(line__64(_arch 1 0 64(_assignment(_trgt(16))(_sens(8(d_7_4))(8(d_7_0))(10(d_7_0))(16)(5(18))(5(14))(5(11))(5(5))))))
			(line__69(_arch 2 0 69(_assignment(_trgt(17))(_sens(5(11))))))
			(line__71(_arch 3 0 71(_assignment(_trgt(18))(_sens(12(7))(18)(20)(5(10))(5(9))))))
			(line__75(_arch 4 0 75(_assignment(_trgt(22))(_sens(12(d_7_0))(16)(17)(22)(5(18))(5(14))(5(11))(5(5))))))
			(line__77(_arch 5 0 77(_assignment(_trgt(9))(_sens(8)(3)(5(16))(5(1))))))
			(line__81(_arch 6 0 81(_assignment(_trgt(11))(_sens(10)(12(d_7_0))(12(0))(4)(5(17))(5(7))(5(2))))))
			(line__86(_arch 7 0 86(_assignment(_trgt(13))(_sens(12)(18)(22(d_7_0))(5(15))(5(10))(5(9))(5(18))(5(14))(5(11))(5(5))(5(3))))))
			(line__92(_arch 8 0 92(_assignment(_alias((x(1))(cop)))(_trgt(7(1)))(_sens(1)))))
			(line__93(_arch 9 0 93(_assignment(_alias((x(2))(B(0))))(_trgt(7(2)))(_sens(10(0))))))
			(line__94(_arch 10 0 94(_assignment(_alias((x(3))(OF1)))(_trgt(7(3)))(_sens(21)))))
			(line__95(_arch 11 0 95(_assignment(_trgt(7(4)))(_sens(14)))))
			(line__96(_arch 12 0 96(_assignment(_alias((x(5))(TgB)))(_trgt(7(5)))(_sens(15)))))
			(line__98(_arch 13 0 98(_assignment(_alias((R)(C(d_7_0))(B(d_7_0))))(_trgt(6))(_sens(10(d_7_0))(12(d_7_0))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_part (10(0))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018)
		(2)
		(33686018 33686018)
	)
	(_model . OA_I 14 -1)
)
I 000048 55 2386          1748525295911 OA_I_tb
(_unit VHDL(oa_i_tb 0 5(oa_i_tb 0 10))
	(_version vf5)
	(_time 1748525295912 2025.05.29 16:28:15)
	(_source(\../src/OA_I_tb.vhd\))
	(_parameters tan)
	(_code b8bbe9ecb1ecbaaeb5b8fee3edbebabeeebeb9bdee)
	(_ent
		(_time 1748525056603)
	)
	(_comp
		(OA_I
			(_object
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int cop -1 0 15(_ent (_in))))
				(_port(_int rst -1 0 16(_ent (_in))))
				(_port(_int d1 0 0 17(_ent (_in))))
				(_port(_int d2 0 0 18(_ent (_in))))
				(_port(_int y 1 0 19(_ent (_in))))
				(_port(_int r 2 0 20(_ent (_out))))
				(_port(_int x 3 0 21(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 36(_comp OA_I)
		(_port
			((clk)(clk))
			((cop)(cop))
			((rst)(rst))
			((d1)(d1))
			((d2)(d2))
			((y)(y))
			((x)(x))
		)
		(_use(_ent . OA_I)
			(_port
				((clk)(clk))
				((cop)(cop))
				((rst)(rst))
				((d1)(d1))
				((d2)(d2))
				((y)(y))
				((r)(r))
				((x)(x))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{18~downto~1}~13 0 19(_array -1((_dto i 18 i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 20(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~1}~13 0 21(_array -1((_dto i 5 i 1)))))
		(_sig(_int clk -1 0 25(_arch(_uni))))
		(_sig(_int cop -1 0 26(_arch(_uni))))
		(_sig(_int rst -1 0 27(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 28(_array -1((_dto i 7 i 0)))))
		(_sig(_int d1 4 0 28(_arch(_uni))))
		(_sig(_int d2 4 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{18~downto~1}~134 0 30(_array -1((_dto i 18 i 1)))))
		(_sig(_int y 5 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~1}~136 0 31(_array -1((_dto i 5 i 1)))))
		(_sig(_int x 6 0 31(_arch(_uni))))
		(_sig(_int T -2 0 33(_arch(_uni((ns 4626322717216342016))))))
		(_prcs
			(clk_proc(_arch 0 0 46(_prcs(_wait_for)(_trgt(0))(_read(7)))))
			(stim_proc(_arch 1 0 54(_prcs(_wait_for)(_trgt(1)(2)(3)(4)(5))(_read(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33751554)
		(33686018 33686018 33686018 50528770 771)
		(33686018 33686018 50528770 33686019 514)
	)
	(_model . OA_I_tb 2 -1)
)
I 000045 55 3695          1748525674603 OA_I
(_unit VHDL(oa_i 0 5(oa_i 0 18))
	(_version vf5)
	(_time 1748525674604 2025.05.29 16:34:34)
	(_source(\../src/OA_I.vhd\))
	(_parameters tan)
	(_code 07000701015305110805415d570251010e01510106)
	(_ent
		(_time 1748524479331)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int cop -1 0 9(_ent(_in))))
		(_port(_int rst -1 0 10(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11(_array -1((_dto i 7 i 0)))))
		(_port(_int d1 0 0 11(_ent(_in))))
		(_port(_int d2 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{18~downto~1}~12 0 13(_array -1((_dto i 18 i 1)))))
		(_port(_int y 1 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 14(_array -1((_dto i 15 i 0)))))
		(_port(_int r 2 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~1}~12 0 15(_array -1((_dto i 5 i 1)))))
		(_port(_int x 3 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 4 0 19(_arch(_uni))))
		(_sig(_int Ain 4 0 19(_arch(_uni))))
		(_sig(_int B 4 0 20(_arch(_uni))))
		(_sig(_int Bin 4 0 20(_arch(_uni))))
		(_sig(_int C 4 0 21(_arch(_uni))))
		(_sig(_int Cin 4 0 21(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~8~13 0 22(_scalar (_to i 0 i 8))))
		(_sig(_int CnT 5 0 22(_arch(_uni))))
		(_sig(_int TgB -1 0 23(_arch(_uni))))
		(_sig(_int A1 4 0 24(_arch(_uni))))
		(_sig(_int A2 -1 0 25(_arch(_uni))))
		(_sig(_int A3 -1 0 26(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~1~13 0 27(_scalar (_to i 0 i 1))))
		(_sig(_int A4 6 0 27(_arch(_uni))))
		(_sig(_int CF -1 0 28(_arch(_uni))))
		(_sig(_int OF1 -1 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 30(_array -1((_dto i 8 i 0)))))
		(_sig(_int SUM 7 0 30(_arch(_uni))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs(_trgt(8)(10)(12)(14)(15)(20)(21))(_sens(0)(2)(9)(10(0))(11)(12(7))(13)(14)(16(7))(22(7))(22(8))(5(18))(5(14))(5(11))(5(5))(5(6))(5(13))(5(8))(5(4)))(_dssslsensitivity 2))))
			(line__64(_arch 1 0 64(_assignment(_trgt(16))(_sens(8(d_7_4))(8(d_7_0))(10(d_7_0))(16)(5(18))(5(14))(5(11))(5(5))))))
			(line__69(_arch 2 0 69(_assignment(_trgt(17))(_sens(5(11))))))
			(line__71(_arch 3 0 71(_assignment(_trgt(18))(_sens(12(7))(18)(20)(5(10))(5(9))))))
			(line__75(_arch 4 0 75(_assignment(_trgt(22))(_sens(12(d_7_0))(16)(17)(22)(5(18))(5(14))(5(11))(5(5))))))
			(line__77(_arch 5 0 77(_assignment(_trgt(9))(_sens(8)(3)(5(16))(5(1))))))
			(line__81(_arch 6 0 81(_assignment(_trgt(11))(_sens(10)(12(d_7_0))(12(0))(4)(5(17))(5(7))(5(2))))))
			(line__86(_arch 7 0 86(_assignment(_trgt(13))(_sens(12)(18)(22(d_7_0))(5(15))(5(10))(5(9))(5(18))(5(14))(5(11))(5(5))(5(3))))))
			(line__92(_arch 8 0 92(_assignment(_alias((x(1))(cop)))(_trgt(7(1)))(_sens(1)))))
			(line__93(_arch 9 0 93(_assignment(_alias((x(2))(B(0))))(_trgt(7(2)))(_sens(10(0))))))
			(line__94(_arch 10 0 94(_assignment(_alias((x(3))(OF1)))(_trgt(7(3)))(_sens(21)))))
			(line__95(_arch 11 0 95(_assignment(_trgt(7(4)))(_sens(14)))))
			(line__96(_arch 12 0 96(_assignment(_alias((x(5))(TgB)))(_trgt(7(5)))(_sens(15)))))
			(line__98(_arch 13 0 98(_assignment(_trgt(6))(_sens(10(d_7_0))(12(d_7_0))(5(12))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_part (10(0))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018)
		(2)
		(33686018 33686018)
		(67372036 67372036 67372036 67372036)
	)
	(_model . OA_I 14 -1)
)
I 000048 55 2386          1748525674651 OA_I_tb
(_unit VHDL(oa_i_tb 0 5(oa_i_tb 0 10))
	(_version vf5)
	(_time 1748525674652 2025.05.29 16:34:34)
	(_source(\../src/OA_I_tb.vhd\))
	(_parameters tan)
	(_code 36313633316234203b36706d633034306030373360)
	(_ent
		(_time 1748525056603)
	)
	(_comp
		(OA_I
			(_object
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int cop -1 0 15(_ent (_in))))
				(_port(_int rst -1 0 16(_ent (_in))))
				(_port(_int d1 0 0 17(_ent (_in))))
				(_port(_int d2 0 0 18(_ent (_in))))
				(_port(_int y 1 0 19(_ent (_in))))
				(_port(_int r 2 0 20(_ent (_out))))
				(_port(_int x 3 0 21(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 36(_comp OA_I)
		(_port
			((clk)(clk))
			((cop)(cop))
			((rst)(rst))
			((d1)(d1))
			((d2)(d2))
			((y)(y))
			((x)(x))
		)
		(_use(_ent . OA_I)
			(_port
				((clk)(clk))
				((cop)(cop))
				((rst)(rst))
				((d1)(d1))
				((d2)(d2))
				((y)(y))
				((r)(r))
				((x)(x))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{18~downto~1}~13 0 19(_array -1((_dto i 18 i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 20(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~1}~13 0 21(_array -1((_dto i 5 i 1)))))
		(_sig(_int clk -1 0 25(_arch(_uni))))
		(_sig(_int cop -1 0 26(_arch(_uni))))
		(_sig(_int rst -1 0 27(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 28(_array -1((_dto i 7 i 0)))))
		(_sig(_int d1 4 0 28(_arch(_uni))))
		(_sig(_int d2 4 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{18~downto~1}~134 0 30(_array -1((_dto i 18 i 1)))))
		(_sig(_int y 5 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~1}~136 0 31(_array -1((_dto i 5 i 1)))))
		(_sig(_int x 6 0 31(_arch(_uni))))
		(_sig(_int T -2 0 33(_arch(_uni((ns 4626322717216342016))))))
		(_prcs
			(clk_proc(_arch 0 0 46(_prcs(_wait_for)(_trgt(0))(_read(7)))))
			(stim_proc(_arch 1 0 54(_prcs(_wait_for)(_trgt(1)(2)(3)(4)(5))(_read(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33751554)
		(33686018 33686018 33686018 50528770 771)
		(33686018 33686018 50528770 33686019 514)
	)
	(_model . OA_I_tb 2 -1)
)
I 000045 55 3701          1748526110211 OA_I
(_unit VHDL(oa_i 0 5(oa_i 0 18))
	(_version vf5)
	(_time 1748526110212 2025.05.29 16:41:50)
	(_source(\../src/OA_I.vhd\))
	(_parameters tan)
	(_code a1f4f3f6a1f5a3b7aea4e7fbf1a4f7a7a8a7f7a7a0)
	(_ent
		(_time 1748526110209)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int cop -1 0 8(_ent(_in))))
		(_port(_int rst -1 0 9(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10(_array -1((_dto i 7 i 0)))))
		(_port(_int d1 0 0 10(_ent(_in))))
		(_port(_int d2 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~1}~12 0 12(_array -1((_dto i 19 i 1)))))
		(_port(_int y 1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 13(_array -1((_dto i 15 i 0)))))
		(_port(_int r 2 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~1}~12 0 14(_array -1((_dto i 5 i 1)))))
		(_port(_int x 3 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 4 0 19(_arch(_uni))))
		(_sig(_int Ain 4 0 19(_arch(_uni))))
		(_sig(_int B 4 0 20(_arch(_uni))))
		(_sig(_int Bin 4 0 20(_arch(_uni))))
		(_sig(_int C 4 0 21(_arch(_uni))))
		(_sig(_int Cin 4 0 21(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~8~13 0 22(_scalar (_to i 0 i 8))))
		(_sig(_int CnT 5 0 22(_arch(_uni))))
		(_sig(_int TgB -1 0 23(_arch(_uni))))
		(_sig(_int A1 4 0 24(_arch(_uni))))
		(_sig(_int A2 -1 0 25(_arch(_uni))))
		(_sig(_int A3 -1 0 26(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~1~13 0 27(_scalar (_to i 0 i 1))))
		(_sig(_int A4 6 0 27(_arch(_uni))))
		(_sig(_int CF -1 0 28(_arch(_uni))))
		(_sig(_int OF1 -1 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 30(_array -1((_dto i 8 i 0)))))
		(_sig(_int SUM 7 0 30(_arch(_uni))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs(_trgt(8)(10)(12)(14)(15)(20)(21))(_sens(0)(2)(9)(10(0))(11)(12(7))(13)(14)(16(7))(22(7))(22(8))(5(18))(5(14))(5(11))(5(5))(5(6))(5(13))(5(8))(5(4)))(_dssslsensitivity 2))))
			(line__64(_arch 1 0 64(_assignment(_trgt(16))(_sens(8(d_7_4))(8(d_7_0))(10(d_7_0))(16)(5(18))(5(14))(5(11))(5(5))))))
			(line__69(_arch 2 0 69(_assignment(_trgt(17))(_sens(5(11))))))
			(line__71(_arch 3 0 71(_assignment(_trgt(18))(_sens(12(7))(18)(20)(5(10))(5(9))))))
			(line__75(_arch 4 0 75(_assignment(_trgt(22))(_sens(12(d_7_0))(16)(17)(22)(5(18))(5(14))(5(11))(5(5))))))
			(line__77(_arch 5 0 77(_assignment(_trgt(9))(_sens(8)(3)(5(16))(5(1))))))
			(line__81(_arch 6 0 81(_assignment(_trgt(11))(_sens(10)(12(d_7_0))(12(0))(4)(5(17))(5(7))(5(2))))))
			(line__86(_arch 7 0 86(_assignment(_trgt(13))(_sens(12)(18)(22(d_7_0))(5(15))(5(10))(5(9))(5(18))(5(14))(5(11))(5(5))(5(3))))))
			(line__92(_arch 8 0 92(_assignment(_alias((x(1))(cop)))(_trgt(7(1)))(_sens(1)))))
			(line__93(_arch 9 0 93(_assignment(_alias((x(2))(B(0))))(_trgt(7(2)))(_sens(10(0))))))
			(line__94(_arch 10 0 94(_assignment(_alias((x(3))(OF1)))(_trgt(7(3)))(_sens(21)))))
			(line__95(_arch 11 0 95(_assignment(_trgt(7(4)))(_sens(14)))))
			(line__96(_arch 12 0 96(_assignment(_alias((x(5))(TgB)))(_trgt(7(5)))(_sens(15)))))
			(line__98(_arch 13 0 98(_assignment(_trgt(6))(_sens(10(d_7_0))(12(d_7_0))(5(19))(5(12))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_part (10(0))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018)
		(2)
		(33686018 33686018)
		(67372036 67372036 67372036 67372036)
	)
	(_model . OA_I 14 -1)
)
I 000045 55 3701          1748526117968 OA_I
(_unit VHDL(oa_i 0 5(oa_i 0 18))
	(_version vf5)
	(_time 1748526117969 2025.05.29 16:41:57)
	(_source(\../src/OA_I.vhd\))
	(_parameters tan)
	(_code e7b4b3b4e1b3e5f1e8e2a1bdb7e2b1e1eee1b1e1e6)
	(_ent
		(_time 1748526110208)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int cop -1 0 8(_ent(_in))))
		(_port(_int rst -1 0 9(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10(_array -1((_dto i 7 i 0)))))
		(_port(_int d1 0 0 10(_ent(_in))))
		(_port(_int d2 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~1}~12 0 12(_array -1((_dto i 19 i 1)))))
		(_port(_int y 1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 13(_array -1((_dto i 15 i 0)))))
		(_port(_int r 2 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~1}~12 0 14(_array -1((_dto i 5 i 1)))))
		(_port(_int x 3 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 4 0 19(_arch(_uni))))
		(_sig(_int Ain 4 0 19(_arch(_uni))))
		(_sig(_int B 4 0 20(_arch(_uni))))
		(_sig(_int Bin 4 0 20(_arch(_uni))))
		(_sig(_int C 4 0 21(_arch(_uni))))
		(_sig(_int Cin 4 0 21(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~8~13 0 22(_scalar (_to i 0 i 8))))
		(_sig(_int CnT 5 0 22(_arch(_uni))))
		(_sig(_int TgB -1 0 23(_arch(_uni))))
		(_sig(_int A1 4 0 24(_arch(_uni))))
		(_sig(_int A2 -1 0 25(_arch(_uni))))
		(_sig(_int A3 -1 0 26(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~1~13 0 27(_scalar (_to i 0 i 1))))
		(_sig(_int A4 6 0 27(_arch(_uni))))
		(_sig(_int CF -1 0 28(_arch(_uni))))
		(_sig(_int OF1 -1 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 30(_array -1((_dto i 8 i 0)))))
		(_sig(_int SUM 7 0 30(_arch(_uni))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs(_trgt(8)(10)(12)(14)(15)(20)(21))(_sens(0)(2)(9)(10(0))(11)(12(7))(13)(14)(16(7))(22(7))(22(8))(5(18))(5(14))(5(11))(5(5))(5(6))(5(13))(5(8))(5(4)))(_dssslsensitivity 2))))
			(line__64(_arch 1 0 64(_assignment(_trgt(16))(_sens(8(d_7_4))(8(d_7_0))(10(d_7_0))(16)(5(18))(5(14))(5(11))(5(5))))))
			(line__69(_arch 2 0 69(_assignment(_trgt(17))(_sens(5(11))))))
			(line__71(_arch 3 0 71(_assignment(_trgt(18))(_sens(12(7))(18)(20)(5(10))(5(9))))))
			(line__75(_arch 4 0 75(_assignment(_trgt(22))(_sens(12(d_7_0))(16)(17)(22)(5(18))(5(14))(5(11))(5(5))))))
			(line__77(_arch 5 0 77(_assignment(_trgt(9))(_sens(8)(3)(5(16))(5(1))))))
			(line__81(_arch 6 0 81(_assignment(_trgt(11))(_sens(10)(12(d_7_0))(12(0))(4)(5(17))(5(7))(5(2))))))
			(line__86(_arch 7 0 86(_assignment(_trgt(13))(_sens(12)(18)(22(d_7_0))(5(15))(5(10))(5(9))(5(18))(5(14))(5(11))(5(5))(5(3))))))
			(line__92(_arch 8 0 92(_assignment(_alias((x(1))(cop)))(_trgt(7(1)))(_sens(1)))))
			(line__93(_arch 9 0 93(_assignment(_alias((x(2))(B(0))))(_trgt(7(2)))(_sens(10(0))))))
			(line__94(_arch 10 0 94(_assignment(_alias((x(3))(OF1)))(_trgt(7(3)))(_sens(21)))))
			(line__95(_arch 11 0 95(_assignment(_trgt(7(4)))(_sens(14)))))
			(line__96(_arch 12 0 96(_assignment(_alias((x(5))(TgB)))(_trgt(7(5)))(_sens(15)))))
			(line__98(_arch 13 0 98(_assignment(_trgt(6))(_sens(10(d_7_0))(12(d_7_0))(5(19))(5(12))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_part (10(0))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018)
		(2)
		(33686018 33686018)
		(67372036 67372036 67372036 67372036)
	)
	(_model . OA_I 14 -1)
)
I 000048 55 2392          1748526118007 OA_I_tb
(_unit VHDL(oa_i_tb 0 5(oa_i_tb 0 10))
	(_version vf5)
	(_time 1748526118008 2025.05.29 16:41:58)
	(_source(\../src/OA_I_tb.vhd\))
	(_parameters tan)
	(_code 16454311114214001b16504d431014104010171340)
	(_ent
		(_time 1748525056603)
	)
	(_comp
		(OA_I
			(_object
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int cop -1 0 15(_ent (_in))))
				(_port(_int rst -1 0 16(_ent (_in))))
				(_port(_int d1 0 0 17(_ent (_in))))
				(_port(_int d2 0 0 18(_ent (_in))))
				(_port(_int y 1 0 19(_ent (_in))))
				(_port(_int r 2 0 20(_ent (_out))))
				(_port(_int x 3 0 21(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 36(_comp OA_I)
		(_port
			((clk)(clk))
			((cop)(cop))
			((rst)(rst))
			((d1)(d1))
			((d2)(d2))
			((y)(y))
			((x)(x))
		)
		(_use(_ent . OA_I)
			(_port
				((clk)(clk))
				((cop)(cop))
				((rst)(rst))
				((d1)(d1))
				((d2)(d2))
				((y)(y))
				((r)(r))
				((x)(x))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~1}~13 0 19(_array -1((_dto i 19 i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 20(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~1}~13 0 21(_array -1((_dto i 5 i 1)))))
		(_sig(_int clk -1 0 25(_arch(_uni))))
		(_sig(_int cop -1 0 26(_arch(_uni))))
		(_sig(_int rst -1 0 27(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 28(_array -1((_dto i 7 i 0)))))
		(_sig(_int d1 4 0 28(_arch(_uni))))
		(_sig(_int d2 4 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~1}~134 0 30(_array -1((_dto i 19 i 1)))))
		(_sig(_int y 5 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~1}~136 0 31(_array -1((_dto i 5 i 1)))))
		(_sig(_int x 6 0 31(_arch(_uni))))
		(_sig(_int T -2 0 33(_arch(_uni((ns 4626322717216342016))))))
		(_prcs
			(clk_proc(_arch 0 0 46(_prcs(_wait_for)(_trgt(0))(_read(7)))))
			(stim_proc(_arch 1 0 54(_prcs(_wait_for)(_trgt(1)(2)(3)(4)(5))(_read(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33751554)
		(33686018 33686018 33686018 50463234 197379)
		(33686018 33686018 50463234 33686275 131586)
	)
	(_model . OA_I_tb 2 -1)
)
I 000045 55 3701          1748528417249 OA_I
(_unit VHDL(oa_i 0 5(oa_i 0 18))
	(_version vf5)
	(_time 1748528417250 2025.05.29 17:20:17)
	(_source(\../src/OA_I.vhd\))
	(_parameters tan)
	(_code 78282679712c7a6e777d3e22287d2e7e717e2e7e79)
	(_ent
		(_time 1748526110208)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int cop -1 0 8(_ent(_in))))
		(_port(_int rst -1 0 9(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10(_array -1((_dto i 7 i 0)))))
		(_port(_int d1 0 0 10(_ent(_in))))
		(_port(_int d2 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~1}~12 0 12(_array -1((_dto i 19 i 1)))))
		(_port(_int y 1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 13(_array -1((_dto i 15 i 0)))))
		(_port(_int r 2 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~1}~12 0 14(_array -1((_dto i 5 i 1)))))
		(_port(_int x 3 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 4 0 19(_arch(_uni))))
		(_sig(_int Ain 4 0 19(_arch(_uni))))
		(_sig(_int B 4 0 20(_arch(_uni))))
		(_sig(_int Bin 4 0 20(_arch(_uni))))
		(_sig(_int C 4 0 21(_arch(_uni))))
		(_sig(_int Cin 4 0 21(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~8~13 0 22(_scalar (_to i 0 i 8))))
		(_sig(_int CnT 5 0 22(_arch(_uni))))
		(_sig(_int TgB -1 0 23(_arch(_uni))))
		(_sig(_int A1 4 0 24(_arch(_uni))))
		(_sig(_int A2 -1 0 25(_arch(_uni))))
		(_sig(_int A3 -1 0 26(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~1~13 0 27(_scalar (_to i 0 i 1))))
		(_sig(_int A4 6 0 27(_arch(_uni))))
		(_sig(_int CF -1 0 28(_arch(_uni))))
		(_sig(_int OF1 -1 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 30(_array -1((_dto i 8 i 0)))))
		(_sig(_int SUM 7 0 30(_arch(_uni))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs(_trgt(8)(10)(12)(14)(15)(20)(21))(_sens(0)(2)(9)(10(0))(11)(12(7))(13)(14)(16(7))(22(7))(22(8))(5(18))(5(14))(5(11))(5(5))(5(6))(5(13))(5(8))(5(4)))(_dssslsensitivity 2))))
			(line__64(_arch 1 0 64(_assignment(_trgt(16))(_sens(8(d_7_4))(8(d_7_0))(10(d_7_0))(16)(5(18))(5(14))(5(11))(5(5))))))
			(line__69(_arch 2 0 69(_assignment(_trgt(17))(_sens(5(11))))))
			(line__71(_arch 3 0 71(_assignment(_trgt(18))(_sens(12(7))(18)(20)(5(10))(5(9))))))
			(line__75(_arch 4 0 75(_assignment(_trgt(22))(_sens(12(d_7_0))(16)(17)(22)(5(18))(5(14))(5(11))(5(5))))))
			(line__77(_arch 5 0 77(_assignment(_trgt(9))(_sens(8)(3)(5(16))(5(1))))))
			(line__81(_arch 6 0 81(_assignment(_trgt(11))(_sens(10)(12(d_7_0))(12(0))(4)(5(17))(5(7))(5(2))))))
			(line__86(_arch 7 0 86(_assignment(_trgt(13))(_sens(12)(18)(22(d_7_0))(5(15))(5(10))(5(9))(5(18))(5(14))(5(11))(5(5))(5(3))))))
			(line__92(_arch 8 0 92(_assignment(_alias((x(1))(cop)))(_trgt(7(1)))(_sens(1)))))
			(line__93(_arch 9 0 93(_assignment(_alias((x(2))(B(0))))(_trgt(7(2)))(_sens(10(0))))))
			(line__94(_arch 10 0 94(_assignment(_alias((x(3))(OF1)))(_trgt(7(3)))(_sens(21)))))
			(line__95(_arch 11 0 95(_assignment(_trgt(7(4)))(_sens(14)))))
			(line__96(_arch 12 0 96(_assignment(_alias((x(5))(TgB)))(_trgt(7(5)))(_sens(15)))))
			(line__98(_arch 13 0 98(_assignment(_trgt(6))(_sens(10(d_7_0))(12(d_7_0))(5(19))(5(12))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_part (10(0))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018)
		(2)
		(33686018 33686018)
		(67372036 67372036 67372036 67372036)
	)
	(_model . OA_I 14 -1)
)
I 000048 55 2392          1748528417286 OA_I_tb
(_unit VHDL(oa_i_tb 0 5(oa_i_tb 0 10))
	(_version vf5)
	(_time 1748528417287 2025.05.29 17:20:17)
	(_source(\../src/OA_I_tb.vhd\))
	(_parameters tan)
	(_code 97c7c99891c395819a97d1ccc2919591c1919692c1)
	(_ent
		(_time 1748525056603)
	)
	(_comp
		(OA_I
			(_object
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int cop -1 0 15(_ent (_in))))
				(_port(_int rst -1 0 16(_ent (_in))))
				(_port(_int d1 0 0 17(_ent (_in))))
				(_port(_int d2 0 0 18(_ent (_in))))
				(_port(_int y 1 0 19(_ent (_in))))
				(_port(_int r 2 0 20(_ent (_out))))
				(_port(_int x 3 0 21(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 36(_comp OA_I)
		(_port
			((clk)(clk))
			((cop)(cop))
			((rst)(rst))
			((d1)(d1))
			((d2)(d2))
			((y)(y))
			((x)(x))
		)
		(_use(_ent . OA_I)
			(_port
				((clk)(clk))
				((cop)(cop))
				((rst)(rst))
				((d1)(d1))
				((d2)(d2))
				((y)(y))
				((r)(r))
				((x)(x))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~1}~13 0 19(_array -1((_dto i 19 i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 20(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~1}~13 0 21(_array -1((_dto i 5 i 1)))))
		(_sig(_int clk -1 0 25(_arch(_uni))))
		(_sig(_int cop -1 0 26(_arch(_uni))))
		(_sig(_int rst -1 0 27(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 28(_array -1((_dto i 7 i 0)))))
		(_sig(_int d1 4 0 28(_arch(_uni))))
		(_sig(_int d2 4 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~1}~134 0 30(_array -1((_dto i 19 i 1)))))
		(_sig(_int y 5 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~1}~136 0 31(_array -1((_dto i 5 i 1)))))
		(_sig(_int x 6 0 31(_arch(_uni))))
		(_sig(_int T -2 0 33(_arch(_uni((ns 4626322717216342016))))))
		(_prcs
			(clk_proc(_arch 0 0 46(_prcs(_wait_for)(_trgt(0))(_read(7)))))
			(stim_proc(_arch 1 0 54(_prcs(_wait_for)(_trgt(1)(2)(3)(4)(5))(_read(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33751554)
		(33686018 33686018 33686018 50463234 197379)
		(33686018 33686018 50463234 33686275 131586)
	)
	(_model . OA_I_tb 2 -1)
)
I 000045 55 3595          1748528488581 OA_I
(_unit VHDL(oa_i 0 5(oa_i 0 18))
	(_version vf5)
	(_time 1748528488582 2025.05.29 17:21:28)
	(_source(\../src/OA_I.vhd\))
	(_parameters tan)
	(_code 181e181f114c1a0e171d5e42481d4e1e111e4e1e19)
	(_ent
		(_time 1748526110208)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int cop -1 0 8(_ent(_in))))
		(_port(_int rst -1 0 9(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10(_array -1((_dto i 7 i 0)))))
		(_port(_int d1 0 0 10(_ent(_in))))
		(_port(_int d2 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~1}~12 0 12(_array -1((_dto i 19 i 1)))))
		(_port(_int y 1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 13(_array -1((_dto i 15 i 0)))))
		(_port(_int r 2 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~1}~12 0 14(_array -1((_dto i 5 i 1)))))
		(_port(_int x 3 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 4 0 19(_arch(_uni))))
		(_sig(_int Ain 4 0 19(_arch(_uni))))
		(_sig(_int B 4 0 20(_arch(_uni))))
		(_sig(_int Bin 4 0 20(_arch(_uni))))
		(_sig(_int C 4 0 21(_arch(_uni))))
		(_sig(_int Cin 4 0 21(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~8~13 0 22(_scalar (_to i 0 i 8))))
		(_sig(_int CnT 5 0 22(_arch(_uni))))
		(_sig(_int TgB -1 0 23(_arch(_uni))))
		(_sig(_int A1 4 0 24(_arch(_uni))))
		(_sig(_int A2 -1 0 25(_arch(_uni))))
		(_sig(_int A3 -1 0 26(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~1~13 0 27(_scalar (_to i 0 i 1))))
		(_sig(_int A4 6 0 27(_arch(_uni))))
		(_sig(_int CF -1 0 28(_arch(_uni))))
		(_sig(_int OF1 -1 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 30(_array -1((_dto i 8 i 0)))))
		(_sig(_int SUM 7 0 30(_arch(_uni))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs(_trgt(8)(10)(12)(14)(15)(20)(21))(_sens(0)(2)(9)(10(0))(11)(12(7))(13)(14)(16(7))(22(7))(22(8))(5(18))(5(14))(5(11))(5(5))(5(6))(5(13))(5(8))(5(4)))(_dssslsensitivity 2))))
			(line__64(_arch 1 0 64(_assignment(_trgt(16))(_sens(8(d_7_4))(8(d_7_0))(10(d_7_0))(16)(5(18))(5(14))(5(11))(5(5))))))
			(line__69(_arch 2 0 69(_assignment(_trgt(17))(_sens(5(11))))))
			(line__71(_arch 3 0 71(_assignment(_trgt(18))(_sens(12(7))(18)(20)(5(10))(5(9))))))
			(line__75(_arch 4 0 75(_assignment(_trgt(22))(_sens(12(d_7_0))(16)(17)(22)(5(18))(5(14))(5(11))(5(5))))))
			(line__77(_arch 5 0 77(_assignment(_trgt(9))(_sens(8)(3)(5(16))(5(1))))))
			(line__81(_arch 6 0 81(_assignment(_trgt(11))(_sens(10)(12(d_7_0))(12(0))(4)(5(17))(5(7))(5(2))))))
			(line__86(_arch 7 0 86(_assignment(_trgt(13))(_sens(12)(18)(22(d_7_0))(5(15))(5(10))(5(9))(5(18))(5(14))(5(11))(5(5))(5(3))))))
			(line__92(_arch 8 0 92(_assignment(_trgt(7(1)))(_sens(1)))))
			(line__93(_arch 9 0 93(_assignment(_trgt(7(2)))(_sens(10(0))))))
			(line__94(_arch 10 0 94(_assignment(_trgt(7(3)))(_sens(21)))))
			(line__95(_arch 11 0 95(_assignment(_trgt(7(4)))(_sens(14)))))
			(line__96(_arch 12 0 96(_assignment(_trgt(7(5)))(_sens(15)))))
			(line__98(_arch 13 0 98(_assignment(_trgt(6))(_sens(10(d_7_0))(12(d_7_0))(5(19))(5(12))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018)
		(2)
		(33686018 33686018)
		(67372036 67372036 67372036 67372036)
	)
	(_model . OA_I 14 -1)
)
I 000048 55 2392          1748528488626 OA_I_tb
(_unit VHDL(oa_i_tb 0 5(oa_i_tb 0 10))
	(_version vf5)
	(_time 1748528488627 2025.05.29 17:21:28)
	(_source(\../src/OA_I_tb.vhd\))
	(_parameters tan)
	(_code 47414745411345514a47011c124145411141464211)
	(_ent
		(_time 1748525056603)
	)
	(_comp
		(OA_I
			(_object
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int cop -1 0 15(_ent (_in))))
				(_port(_int rst -1 0 16(_ent (_in))))
				(_port(_int d1 0 0 17(_ent (_in))))
				(_port(_int d2 0 0 18(_ent (_in))))
				(_port(_int y 1 0 19(_ent (_in))))
				(_port(_int r 2 0 20(_ent (_out))))
				(_port(_int x 3 0 21(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 36(_comp OA_I)
		(_port
			((clk)(clk))
			((cop)(cop))
			((rst)(rst))
			((d1)(d1))
			((d2)(d2))
			((y)(y))
			((x)(x))
		)
		(_use(_ent . OA_I)
			(_port
				((clk)(clk))
				((cop)(cop))
				((rst)(rst))
				((d1)(d1))
				((d2)(d2))
				((y)(y))
				((r)(r))
				((x)(x))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~1}~13 0 19(_array -1((_dto i 19 i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 20(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~1}~13 0 21(_array -1((_dto i 5 i 1)))))
		(_sig(_int clk -1 0 25(_arch(_uni))))
		(_sig(_int cop -1 0 26(_arch(_uni))))
		(_sig(_int rst -1 0 27(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 28(_array -1((_dto i 7 i 0)))))
		(_sig(_int d1 4 0 28(_arch(_uni))))
		(_sig(_int d2 4 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~1}~134 0 30(_array -1((_dto i 19 i 1)))))
		(_sig(_int y 5 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~1}~136 0 31(_array -1((_dto i 5 i 1)))))
		(_sig(_int x 6 0 31(_arch(_uni))))
		(_sig(_int T -2 0 33(_arch(_uni((ns 4626322717216342016))))))
		(_prcs
			(clk_proc(_arch 0 0 46(_prcs(_wait_for)(_trgt(0))(_read(7)))))
			(stim_proc(_arch 1 0 54(_prcs(_wait_for)(_trgt(1)(2)(3)(4)(5))(_read(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33751554)
		(33686018 33686018 33686018 50463234 197379)
		(33686018 33686018 50463234 33686275 131586)
	)
	(_model . OA_I_tb 2 -1)
)
I 000045 55 3595          1748528506309 OA_I
(_unit VHDL(oa_i 0 5(oa_i 0 18))
	(_version vf5)
	(_time 1748528506310 2025.05.29 17:21:46)
	(_source(\../src/OA_I.vhd\))
	(_parameters tan)
	(_code 5e5d0c5d0a0a5c48515b18040e5b0858575808585f)
	(_ent
		(_time 1748526110208)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int cop -1 0 8(_ent(_in))))
		(_port(_int rst -1 0 9(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10(_array -1((_dto i 7 i 0)))))
		(_port(_int d1 0 0 10(_ent(_in))))
		(_port(_int d2 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~1}~12 0 12(_array -1((_dto i 19 i 1)))))
		(_port(_int y 1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 13(_array -1((_dto i 15 i 0)))))
		(_port(_int r 2 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~1}~12 0 14(_array -1((_dto i 5 i 1)))))
		(_port(_int x 3 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 4 0 19(_arch(_uni))))
		(_sig(_int Ain 4 0 19(_arch(_uni))))
		(_sig(_int B 4 0 20(_arch(_uni))))
		(_sig(_int Bin 4 0 20(_arch(_uni))))
		(_sig(_int C 4 0 21(_arch(_uni))))
		(_sig(_int Cin 4 0 21(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~8~13 0 22(_scalar (_to i 0 i 8))))
		(_sig(_int CnT 5 0 22(_arch(_uni))))
		(_sig(_int TgB -1 0 23(_arch(_uni))))
		(_sig(_int A1 4 0 24(_arch(_uni))))
		(_sig(_int A2 -1 0 25(_arch(_uni))))
		(_sig(_int A3 -1 0 26(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~1~13 0 27(_scalar (_to i 0 i 1))))
		(_sig(_int A4 6 0 27(_arch(_uni))))
		(_sig(_int CF -1 0 28(_arch(_uni))))
		(_sig(_int OF1 -1 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 30(_array -1((_dto i 8 i 0)))))
		(_sig(_int SUM 7 0 30(_arch(_uni))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs(_trgt(8)(10)(12)(14)(15)(20)(21))(_sens(0)(2)(9)(10(0))(11)(12(7))(13)(14)(16(7))(22(7))(22(8))(5(18))(5(14))(5(11))(5(5))(5(6))(5(13))(5(8))(5(4)))(_dssslsensitivity 2))))
			(line__64(_arch 1 0 64(_assignment(_trgt(16))(_sens(8(d_7_4))(8(d_7_0))(10(d_7_0))(16)(5(18))(5(14))(5(11))(5(5))))))
			(line__69(_arch 2 0 69(_assignment(_trgt(17))(_sens(5(11))))))
			(line__71(_arch 3 0 71(_assignment(_trgt(18))(_sens(12(7))(18)(20)(5(10))(5(9))))))
			(line__75(_arch 4 0 75(_assignment(_trgt(22))(_sens(12(d_7_0))(16)(17)(22)(5(18))(5(14))(5(11))(5(5))))))
			(line__77(_arch 5 0 77(_assignment(_trgt(9))(_sens(8)(3)(5(16))(5(1))))))
			(line__81(_arch 6 0 81(_assignment(_trgt(11))(_sens(10)(12(d_7_0))(12(0))(4)(5(17))(5(7))(5(2))))))
			(line__86(_arch 7 0 86(_assignment(_trgt(13))(_sens(12)(18)(22(d_7_0))(5(15))(5(10))(5(9))(5(18))(5(14))(5(11))(5(5))(5(3))))))
			(line__92(_arch 8 0 92(_assignment(_trgt(7(1)))(_sens(1)))))
			(line__93(_arch 9 0 93(_assignment(_trgt(7(2)))(_sens(10(0))))))
			(line__94(_arch 10 0 94(_assignment(_trgt(7(3)))(_sens(21)))))
			(line__95(_arch 11 0 95(_assignment(_trgt(7(4)))(_sens(14)))))
			(line__96(_arch 12 0 96(_assignment(_trgt(7(5)))(_sens(15)))))
			(line__98(_arch 13 0 98(_assignment(_trgt(6))(_sens(10(d_7_0))(12(d_7_0))(5(19))(5(12))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018)
		(2)
		(33686018 33686018)
		(67372036 67372036 67372036 67372036)
	)
	(_model . OA_I 14 -1)
)
I 000048 55 2392          1748528506349 OA_I_tb
(_unit VHDL(oa_i_tb 0 5(oa_i_tb 0 10))
	(_version vf5)
	(_time 1748528506350 2025.05.29 17:21:46)
	(_source(\../src/OA_I_tb.vhd\))
	(_parameters tan)
	(_code 8d8edf83d8d98f9b808dcbd6d88b8f8bdb8b8c88db)
	(_ent
		(_time 1748525056603)
	)
	(_comp
		(OA_I
			(_object
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int cop -1 0 15(_ent (_in))))
				(_port(_int rst -1 0 16(_ent (_in))))
				(_port(_int d1 0 0 17(_ent (_in))))
				(_port(_int d2 0 0 18(_ent (_in))))
				(_port(_int y 1 0 19(_ent (_in))))
				(_port(_int r 2 0 20(_ent (_out))))
				(_port(_int x 3 0 21(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 36(_comp OA_I)
		(_port
			((clk)(clk))
			((cop)(cop))
			((rst)(rst))
			((d1)(d1))
			((d2)(d2))
			((y)(y))
			((x)(x))
		)
		(_use(_ent . OA_I)
			(_port
				((clk)(clk))
				((cop)(cop))
				((rst)(rst))
				((d1)(d1))
				((d2)(d2))
				((y)(y))
				((r)(r))
				((x)(x))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~1}~13 0 19(_array -1((_dto i 19 i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 20(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~1}~13 0 21(_array -1((_dto i 5 i 1)))))
		(_sig(_int clk -1 0 25(_arch(_uni))))
		(_sig(_int cop -1 0 26(_arch(_uni))))
		(_sig(_int rst -1 0 27(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 28(_array -1((_dto i 7 i 0)))))
		(_sig(_int d1 4 0 28(_arch(_uni))))
		(_sig(_int d2 4 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~1}~134 0 30(_array -1((_dto i 19 i 1)))))
		(_sig(_int y 5 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~1}~136 0 31(_array -1((_dto i 5 i 1)))))
		(_sig(_int x 6 0 31(_arch(_uni))))
		(_sig(_int T -2 0 33(_arch(_uni((ns 4626322717216342016))))))
		(_prcs
			(clk_proc(_arch 0 0 46(_prcs(_wait_for)(_trgt(0))(_read(7)))))
			(stim_proc(_arch 1 0 54(_prcs(_wait_for)(_trgt(1)(2)(3)(4)(5))(_read(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33751554)
		(33686018 33686018 33686018 50463234 197379)
		(33686018 33686018 50463234 33686275 131586)
	)
	(_model . OA_I_tb 2 -1)
)
I 000045 55 3595          1748528519736 OA_I
(_unit VHDL(oa_i 0 5(oa_i 0 18))
	(_version vf5)
	(_time 1748528519737 2025.05.29 17:21:59)
	(_source(\../src/OA_I.vhd\))
	(_parameters tan)
	(_code ccc292999e98cedac3c98a969cc99acac5ca9acacd)
	(_ent
		(_time 1748526110208)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int cop -1 0 8(_ent(_in))))
		(_port(_int rst -1 0 9(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10(_array -1((_dto i 7 i 0)))))
		(_port(_int d1 0 0 10(_ent(_in))))
		(_port(_int d2 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~1}~12 0 12(_array -1((_dto i 19 i 1)))))
		(_port(_int y 1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 13(_array -1((_dto i 15 i 0)))))
		(_port(_int r 2 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~1}~12 0 14(_array -1((_dto i 5 i 1)))))
		(_port(_int x 3 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 4 0 19(_arch(_uni))))
		(_sig(_int Ain 4 0 19(_arch(_uni))))
		(_sig(_int B 4 0 20(_arch(_uni))))
		(_sig(_int Bin 4 0 20(_arch(_uni))))
		(_sig(_int C 4 0 21(_arch(_uni))))
		(_sig(_int Cin 4 0 21(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~8~13 0 22(_scalar (_to i 0 i 8))))
		(_sig(_int CnT 5 0 22(_arch(_uni))))
		(_sig(_int TgB -1 0 23(_arch(_uni))))
		(_sig(_int A1 4 0 24(_arch(_uni))))
		(_sig(_int A2 -1 0 25(_arch(_uni))))
		(_sig(_int A3 -1 0 26(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~1~13 0 27(_scalar (_to i 0 i 1))))
		(_sig(_int A4 6 0 27(_arch(_uni))))
		(_sig(_int CF -1 0 28(_arch(_uni))))
		(_sig(_int OF1 -1 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 30(_array -1((_dto i 8 i 0)))))
		(_sig(_int SUM 7 0 30(_arch(_uni))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs(_trgt(8)(10)(12)(14)(15)(20)(21))(_sens(0)(2)(9)(10(0))(11)(12(7))(13)(14)(16(7))(22(7))(22(8))(5(18))(5(14))(5(11))(5(5))(5(6))(5(13))(5(8))(5(4)))(_dssslsensitivity 2))))
			(line__64(_arch 1 0 64(_assignment(_trgt(16))(_sens(8(d_7_4))(8(d_7_0))(10(d_7_0))(16)(5(18))(5(14))(5(11))(5(5))))))
			(line__69(_arch 2 0 69(_assignment(_trgt(17))(_sens(5(11))))))
			(line__71(_arch 3 0 71(_assignment(_trgt(18))(_sens(12(7))(18)(20)(5(10))(5(9))))))
			(line__75(_arch 4 0 75(_assignment(_trgt(22))(_sens(12(d_7_0))(16)(17)(22)(5(18))(5(14))(5(11))(5(5))))))
			(line__77(_arch 5 0 77(_assignment(_trgt(9))(_sens(8)(3)(5(16))(5(1))))))
			(line__81(_arch 6 0 81(_assignment(_trgt(11))(_sens(10)(12(d_7_0))(12(0))(4)(5(17))(5(7))(5(2))))))
			(line__86(_arch 7 0 86(_assignment(_trgt(13))(_sens(12)(18)(22(d_7_0))(5(15))(5(10))(5(9))(5(18))(5(14))(5(11))(5(5))(5(3))))))
			(line__92(_arch 8 0 92(_assignment(_trgt(7(1)))(_sens(1)))))
			(line__93(_arch 9 0 93(_assignment(_trgt(7(2)))(_sens(10(0))))))
			(line__94(_arch 10 0 94(_assignment(_trgt(7(3)))(_sens(21)))))
			(line__95(_arch 11 0 95(_assignment(_trgt(7(4)))(_sens(14)))))
			(line__96(_arch 12 0 96(_assignment(_trgt(7(5)))(_sens(15)))))
			(line__98(_arch 13 0 98(_assignment(_trgt(6))(_sens(10(d_7_0))(12(d_7_0))(5(19))(5(12))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018)
		(2)
		(33686018 33686018)
		(67372036 67372036 67372036 67372036)
	)
	(_model . OA_I 14 -1)
)
I 000048 55 2392          1748528519785 OA_I_tb
(_unit VHDL(oa_i_tb 0 5(oa_i_tb 0 10))
	(_version vf5)
	(_time 1748528519786 2025.05.29 17:21:59)
	(_source(\../src/OA_I_tb.vhd\))
	(_parameters tan)
	(_code fbf5a5aba8aff9edf6fbbda0aefdf9fdadfdfafead)
	(_ent
		(_time 1748525056603)
	)
	(_comp
		(OA_I
			(_object
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int cop -1 0 15(_ent (_in))))
				(_port(_int rst -1 0 16(_ent (_in))))
				(_port(_int d1 0 0 17(_ent (_in))))
				(_port(_int d2 0 0 18(_ent (_in))))
				(_port(_int y 1 0 19(_ent (_in))))
				(_port(_int r 2 0 20(_ent (_out))))
				(_port(_int x 3 0 21(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 36(_comp OA_I)
		(_port
			((clk)(clk))
			((cop)(cop))
			((rst)(rst))
			((d1)(d1))
			((d2)(d2))
			((y)(y))
			((x)(x))
		)
		(_use(_ent . OA_I)
			(_port
				((clk)(clk))
				((cop)(cop))
				((rst)(rst))
				((d1)(d1))
				((d2)(d2))
				((y)(y))
				((r)(r))
				((x)(x))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~1}~13 0 19(_array -1((_dto i 19 i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 20(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~1}~13 0 21(_array -1((_dto i 5 i 1)))))
		(_sig(_int clk -1 0 25(_arch(_uni))))
		(_sig(_int cop -1 0 26(_arch(_uni))))
		(_sig(_int rst -1 0 27(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 28(_array -1((_dto i 7 i 0)))))
		(_sig(_int d1 4 0 28(_arch(_uni))))
		(_sig(_int d2 4 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~1}~134 0 30(_array -1((_dto i 19 i 1)))))
		(_sig(_int y 5 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~1}~136 0 31(_array -1((_dto i 5 i 1)))))
		(_sig(_int x 6 0 31(_arch(_uni))))
		(_sig(_int T -2 0 33(_arch(_uni((ns 4626322717216342016))))))
		(_prcs
			(clk_proc(_arch 0 0 46(_prcs(_wait_for)(_trgt(0))(_read(7)))))
			(stim_proc(_arch 1 0 54(_prcs(_wait_for)(_trgt(1)(2)(3)(4)(5))(_read(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33751554)
		(33686018 33686018 33686018 50463234 197379)
		(33686018 33686018 50463234 33686275 131586)
	)
	(_model . OA_I_tb 2 -1)
)
I 000045 55 3595          1748528715947 OA_I
(_unit VHDL(oa_i 0 5(oa_i 0 18))
	(_version vf5)
	(_time 1748528715948 2025.05.29 17:25:15)
	(_source(\../src/OA_I.vhd\))
	(_parameters tan)
	(_code 47491645411345514842011d174211414e41114146)
	(_ent
		(_time 1748526110208)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int cop -1 0 8(_ent(_in))))
		(_port(_int rst -1 0 9(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10(_array -1((_dto i 7 i 0)))))
		(_port(_int d1 0 0 10(_ent(_in))))
		(_port(_int d2 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~1}~12 0 12(_array -1((_dto i 19 i 1)))))
		(_port(_int y 1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 13(_array -1((_dto i 15 i 0)))))
		(_port(_int r 2 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~1}~12 0 14(_array -1((_dto i 5 i 1)))))
		(_port(_int x 3 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 4 0 19(_arch(_uni))))
		(_sig(_int Ain 4 0 19(_arch(_uni))))
		(_sig(_int B 4 0 20(_arch(_uni))))
		(_sig(_int Bin 4 0 20(_arch(_uni))))
		(_sig(_int C 4 0 21(_arch(_uni))))
		(_sig(_int Cin 4 0 21(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~8~13 0 22(_scalar (_to i 0 i 8))))
		(_sig(_int CnT 5 0 22(_arch(_uni))))
		(_sig(_int TgB -1 0 23(_arch(_uni))))
		(_sig(_int A1 4 0 24(_arch(_uni))))
		(_sig(_int A2 -1 0 25(_arch(_uni))))
		(_sig(_int A3 -1 0 26(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~1~13 0 27(_scalar (_to i 0 i 1))))
		(_sig(_int A4 6 0 27(_arch(_uni))))
		(_sig(_int CF -1 0 28(_arch(_uni))))
		(_sig(_int OF1 -1 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 30(_array -1((_dto i 8 i 0)))))
		(_sig(_int SUM 7 0 30(_arch(_uni))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs(_trgt(8)(10)(12)(14)(15)(20)(21))(_sens(0)(2)(9)(10(0))(11)(12(7))(13)(14)(16(7))(22(7))(22(8))(5(18))(5(14))(5(11))(5(5))(5(6))(5(13))(5(8))(5(4)))(_dssslsensitivity 2))))
			(line__64(_arch 1 0 64(_assignment(_trgt(16))(_sens(8(d_7_4))(8(d_7_0))(10(d_7_0))(16)(5(18))(5(14))(5(11))(5(5))))))
			(line__69(_arch 2 0 69(_assignment(_trgt(17))(_sens(5(11))))))
			(line__71(_arch 3 0 71(_assignment(_trgt(18))(_sens(12(7))(18)(20)(5(10))(5(9))))))
			(line__75(_arch 4 0 75(_assignment(_trgt(22))(_sens(12(d_7_0))(16)(17)(22)(5(18))(5(14))(5(11))(5(5))))))
			(line__77(_arch 5 0 77(_assignment(_trgt(9))(_sens(8)(3)(5(16))(5(1))))))
			(line__81(_arch 6 0 81(_assignment(_trgt(11))(_sens(10)(12(d_7_0))(12(0))(4)(5(17))(5(7))(5(2))))))
			(line__86(_arch 7 0 86(_assignment(_trgt(13))(_sens(12)(18)(22(d_7_0))(5(15))(5(10))(5(9))(5(18))(5(14))(5(11))(5(5))(5(3))))))
			(line__92(_arch 8 0 92(_assignment(_trgt(7(1)))(_sens(1)))))
			(line__93(_arch 9 0 93(_assignment(_trgt(7(2)))(_sens(10(0))))))
			(line__94(_arch 10 0 94(_assignment(_trgt(7(3)))(_sens(21)))))
			(line__95(_arch 11 0 95(_assignment(_trgt(7(4)))(_sens(14)))))
			(line__96(_arch 12 0 96(_assignment(_trgt(7(5)))(_sens(15)))))
			(line__98(_arch 13 0 98(_assignment(_trgt(6))(_sens(10(d_7_0))(12(d_7_0))(5(19))(5(12))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018)
		(2)
		(33686018 33686018)
		(67372036 67372036 67372036 67372036)
	)
	(_model . OA_I 14 -1)
)
I 000048 55 2536          1748528715986 OA_I_tb
(_unit VHDL(oa_i_tb 0 5(oa_i_tb 0 10))
	(_version vf5)
	(_time 1748528715987 2025.05.29 17:25:15)
	(_source(\../src/OA_I_tb.vhd\))
	(_parameters tan)
	(_code 66683766613264706b31203d336064603060676330)
	(_ent
		(_time 1748525056603)
	)
	(_comp
		(OA_I
			(_object
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int cop -1 0 15(_ent (_in))))
				(_port(_int rst -1 0 16(_ent (_in))))
				(_port(_int d1 0 0 17(_ent (_in))))
				(_port(_int d2 0 0 18(_ent (_in))))
				(_port(_int y 1 0 19(_ent (_in))))
				(_port(_int r 2 0 20(_ent (_out))))
				(_port(_int x 3 0 21(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 36(_comp OA_I)
		(_port
			((clk)(clk))
			((cop)(cop))
			((rst)(rst))
			((d1)(d1))
			((d2)(d2))
			((y)(y))
			((x)(x))
		)
		(_use(_ent . OA_I)
			(_port
				((clk)(clk))
				((cop)(cop))
				((rst)(rst))
				((d1)(d1))
				((d2)(d2))
				((y)(y))
				((r)(r))
				((x)(x))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~1}~13 0 19(_array -1((_dto i 19 i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 20(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~1}~13 0 21(_array -1((_dto i 5 i 1)))))
		(_sig(_int clk -1 0 25(_arch(_uni))))
		(_sig(_int cop -1 0 26(_arch(_uni))))
		(_sig(_int rst -1 0 27(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 28(_array -1((_dto i 7 i 0)))))
		(_sig(_int d1 4 0 28(_arch(_uni))))
		(_sig(_int d2 4 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~1}~134 0 30(_array -1((_dto i 19 i 1)))))
		(_sig(_int y 5 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~1}~136 0 31(_array -1((_dto i 5 i 1)))))
		(_sig(_int x 6 0 31(_arch(_uni))))
		(_sig(_int T -2 0 33(_arch(_uni((ns 4626322717216342016))))))
		(_prcs
			(clk_proc(_arch 0 0 46(_prcs(_wait_for)(_trgt(0))(_read(7)))))
			(stim_proc(_arch 1 0 54(_prcs(_wait_for)(_trgt(1)(2)(3)(4)(5))(_read(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33751554)
		(33686018 33686018 33686018 50463234 197379)
		(33686018 33686018 50463234 33686275 131586)
		(33686018 33686018 33686274 33686018 131586)
		(33686018 33686018 33686018 33751554 131586)
		(33686018 33686018 50463234 33686275 131586)
	)
	(_model . OA_I_tb 2 -1)
)
I 000045 55 3595          1748528800334 OA_I
(_unit VHDL(oa_i 0 5(oa_i 0 18))
	(_version vf5)
	(_time 1748528800335 2025.05.29 17:26:40)
	(_source(\../src/OA_I.vhd\))
	(_parameters tan)
	(_code eebcb8bdbabaecf8e1eba8b4beebb8e8e7e8b8e8ef)
	(_ent
		(_time 1748526110208)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int cop -1 0 8(_ent(_in))))
		(_port(_int rst -1 0 9(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10(_array -1((_dto i 7 i 0)))))
		(_port(_int d1 0 0 10(_ent(_in))))
		(_port(_int d2 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~1}~12 0 12(_array -1((_dto i 19 i 1)))))
		(_port(_int y 1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 13(_array -1((_dto i 15 i 0)))))
		(_port(_int r 2 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~1}~12 0 14(_array -1((_dto i 5 i 1)))))
		(_port(_int x 3 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 4 0 19(_arch(_uni))))
		(_sig(_int Ain 4 0 19(_arch(_uni))))
		(_sig(_int B 4 0 20(_arch(_uni))))
		(_sig(_int Bin 4 0 20(_arch(_uni))))
		(_sig(_int C 4 0 21(_arch(_uni))))
		(_sig(_int Cin 4 0 21(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~8~13 0 22(_scalar (_to i 0 i 8))))
		(_sig(_int CnT 5 0 22(_arch(_uni))))
		(_sig(_int TgB -1 0 23(_arch(_uni))))
		(_sig(_int A1 4 0 24(_arch(_uni))))
		(_sig(_int A2 -1 0 25(_arch(_uni))))
		(_sig(_int A3 -1 0 26(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~1~13 0 27(_scalar (_to i 0 i 1))))
		(_sig(_int A4 6 0 27(_arch(_uni))))
		(_sig(_int CF -1 0 28(_arch(_uni))))
		(_sig(_int OF1 -1 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 30(_array -1((_dto i 8 i 0)))))
		(_sig(_int SUM 7 0 30(_arch(_uni))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs(_trgt(8)(10)(12)(14)(15)(20)(21))(_sens(0)(2)(9)(10(0))(11)(12(7))(13)(14)(16(7))(22(7))(22(8))(5(18))(5(14))(5(11))(5(5))(5(6))(5(13))(5(8))(5(4)))(_dssslsensitivity 2))))
			(line__64(_arch 1 0 64(_assignment(_trgt(16))(_sens(8(d_7_4))(8(d_7_0))(10(d_7_0))(16)(5(18))(5(14))(5(11))(5(5))))))
			(line__69(_arch 2 0 69(_assignment(_trgt(17))(_sens(5(11))))))
			(line__71(_arch 3 0 71(_assignment(_trgt(18))(_sens(12(7))(18)(20)(5(10))(5(9))))))
			(line__75(_arch 4 0 75(_assignment(_trgt(22))(_sens(12(d_7_0))(16)(17)(22)(5(18))(5(14))(5(11))(5(5))))))
			(line__77(_arch 5 0 77(_assignment(_trgt(9))(_sens(8)(3)(5(16))(5(1))))))
			(line__81(_arch 6 0 81(_assignment(_trgt(11))(_sens(10)(12(d_7_0))(12(0))(4)(5(17))(5(7))(5(2))))))
			(line__86(_arch 7 0 86(_assignment(_trgt(13))(_sens(12)(18)(22(d_7_0))(5(15))(5(10))(5(9))(5(18))(5(14))(5(11))(5(5))(5(3))))))
			(line__92(_arch 8 0 92(_assignment(_trgt(7(1)))(_sens(1)))))
			(line__93(_arch 9 0 93(_assignment(_trgt(7(2)))(_sens(10(0))))))
			(line__94(_arch 10 0 94(_assignment(_trgt(7(3)))(_sens(21)))))
			(line__95(_arch 11 0 95(_assignment(_trgt(7(4)))(_sens(14)))))
			(line__96(_arch 12 0 96(_assignment(_trgt(7(5)))(_sens(15)))))
			(line__98(_arch 13 0 98(_assignment(_trgt(6))(_sens(10(d_7_0))(12(d_7_0))(5(19))(5(12))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018)
		(2)
		(33686018 33686018)
		(67372036 67372036 67372036 67372036)
	)
	(_model . OA_I 14 -1)
)
I 000048 55 2920          1748528800382 OA_I_tb
(_unit VHDL(oa_i_tb 0 5(oa_i_tb 0 10))
	(_version vf5)
	(_time 1748528800383 2025.05.29 17:26:40)
	(_source(\../src/OA_I_tb.vhd\))
	(_parameters tan)
	(_code 1d4f4a1a48491f0b11115b46481b1f1b4b1b1c184b)
	(_ent
		(_time 1748525056603)
	)
	(_comp
		(OA_I
			(_object
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int cop -1 0 15(_ent (_in))))
				(_port(_int rst -1 0 16(_ent (_in))))
				(_port(_int d1 0 0 17(_ent (_in))))
				(_port(_int d2 0 0 18(_ent (_in))))
				(_port(_int y 1 0 19(_ent (_in))))
				(_port(_int r 2 0 20(_ent (_out))))
				(_port(_int x 3 0 21(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 36(_comp OA_I)
		(_port
			((clk)(clk))
			((cop)(cop))
			((rst)(rst))
			((d1)(d1))
			((d2)(d2))
			((y)(y))
			((x)(x))
		)
		(_use(_ent . OA_I)
			(_port
				((clk)(clk))
				((cop)(cop))
				((rst)(rst))
				((d1)(d1))
				((d2)(d2))
				((y)(y))
				((r)(r))
				((x)(x))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~1}~13 0 19(_array -1((_dto i 19 i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 20(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~1}~13 0 21(_array -1((_dto i 5 i 1)))))
		(_sig(_int clk -1 0 25(_arch(_uni))))
		(_sig(_int cop -1 0 26(_arch(_uni))))
		(_sig(_int rst -1 0 27(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 28(_array -1((_dto i 7 i 0)))))
		(_sig(_int d1 4 0 28(_arch(_uni))))
		(_sig(_int d2 4 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~1}~134 0 30(_array -1((_dto i 19 i 1)))))
		(_sig(_int y 5 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~1}~136 0 31(_array -1((_dto i 5 i 1)))))
		(_sig(_int x 6 0 31(_arch(_uni))))
		(_sig(_int T -2 0 33(_arch(_uni((ns 4626322717216342016))))))
		(_prcs
			(clk_proc(_arch 0 0 46(_prcs(_wait_for)(_trgt(0))(_read(7)))))
			(stim_proc(_arch 1 0 54(_prcs(_wait_for)(_trgt(1)(2)(3)(4)(5))(_read(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33751554)
		(33686018 33686018 33686018 50463234 197379)
		(33686018 33686018 50463234 33686275 131586)
		(33686018 33686018 33686274 33686018 131586)
		(33686018 33686018 33686018 33751554 131586)
		(33686018 33686018 50463234 33686275 131586)
		(33686018 33686018 33686274 33686018 131586)
		(33686018 33686018 50463234 33686275 131586)
		(33686018 33686018 33686274 33686018 131586)
		(33686018 33686018 50463234 33686275 131586)
		(33686018 33686018 33686274 33686018 131586)
		(33686018 33686018 50463234 33686275 131586)
		(33686018 33686018 33686274 33686018 131586)
		(33686018 33686018 50463234 33686275 131586)
	)
	(_model . OA_I_tb 2 -1)
)
I 000045 55 3595          1748528984190 OA_I
(_unit VHDL(oa_i 0 5(oa_i 0 18))
	(_version vf5)
	(_time 1748528984191 2025.05.29 17:29:44)
	(_source(\../src/OA_I.vhd\))
	(_parameters tan)
	(_code 111e1116114513071e14574b411447171817471710)
	(_ent
		(_time 1748526110208)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int cop -1 0 8(_ent(_in))))
		(_port(_int rst -1 0 9(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10(_array -1((_dto i 7 i 0)))))
		(_port(_int d1 0 0 10(_ent(_in))))
		(_port(_int d2 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~1}~12 0 12(_array -1((_dto i 19 i 1)))))
		(_port(_int y 1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 13(_array -1((_dto i 15 i 0)))))
		(_port(_int r 2 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~1}~12 0 14(_array -1((_dto i 5 i 1)))))
		(_port(_int x 3 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 4 0 19(_arch(_uni))))
		(_sig(_int Ain 4 0 19(_arch(_uni))))
		(_sig(_int B 4 0 20(_arch(_uni))))
		(_sig(_int Bin 4 0 20(_arch(_uni))))
		(_sig(_int C 4 0 21(_arch(_uni))))
		(_sig(_int Cin 4 0 21(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~8~13 0 22(_scalar (_to i 0 i 8))))
		(_sig(_int CnT 5 0 22(_arch(_uni))))
		(_sig(_int TgB -1 0 23(_arch(_uni))))
		(_sig(_int A1 4 0 24(_arch(_uni))))
		(_sig(_int A2 -1 0 25(_arch(_uni))))
		(_sig(_int A3 -1 0 26(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~1~13 0 27(_scalar (_to i 0 i 1))))
		(_sig(_int A4 6 0 27(_arch(_uni))))
		(_sig(_int CF -1 0 28(_arch(_uni))))
		(_sig(_int OF1 -1 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 30(_array -1((_dto i 8 i 0)))))
		(_sig(_int SUM 7 0 30(_arch(_uni))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs(_trgt(8)(10)(12)(14)(15)(20)(21))(_sens(0)(2)(9)(10(0))(11)(12(7))(13)(14)(16(7))(22(7))(22(8))(5(18))(5(14))(5(11))(5(5))(5(6))(5(13))(5(8))(5(4)))(_dssslsensitivity 2))))
			(line__64(_arch 1 0 64(_assignment(_trgt(16))(_sens(8(d_7_4))(8(d_7_0))(10(d_7_0))(16)(5(18))(5(14))(5(11))(5(5))))))
			(line__69(_arch 2 0 69(_assignment(_trgt(17))(_sens(5(11))))))
			(line__71(_arch 3 0 71(_assignment(_trgt(18))(_sens(12(7))(18)(20)(5(10))(5(9))))))
			(line__75(_arch 4 0 75(_assignment(_trgt(22))(_sens(12(d_7_0))(16)(17)(22)(5(18))(5(14))(5(11))(5(5))))))
			(line__77(_arch 5 0 77(_assignment(_trgt(9))(_sens(8)(3)(5(16))(5(1))))))
			(line__81(_arch 6 0 81(_assignment(_trgt(11))(_sens(10)(12(d_7_0))(12(0))(4)(5(17))(5(7))(5(2))))))
			(line__86(_arch 7 0 86(_assignment(_trgt(13))(_sens(12)(18)(22(d_7_0))(5(15))(5(10))(5(9))(5(18))(5(14))(5(11))(5(5))(5(3))))))
			(line__92(_arch 8 0 92(_assignment(_trgt(7(1)))(_sens(1)))))
			(line__93(_arch 9 0 93(_assignment(_trgt(7(2)))(_sens(10(0))))))
			(line__94(_arch 10 0 94(_assignment(_trgt(7(3)))(_sens(21)))))
			(line__95(_arch 11 0 95(_assignment(_trgt(7(4)))(_sens(14)))))
			(line__96(_arch 12 0 96(_assignment(_trgt(7(5)))(_sens(15)))))
			(line__98(_arch 13 0 98(_assignment(_trgt(6))(_sens(10(d_7_0))(12(d_7_0))(5(19))(5(12))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018)
		(2)
		(33686018 33686018)
		(67372036 67372036 67372036 67372036)
	)
	(_model . OA_I 14 -1)
)
I 000048 55 3112          1748528984230 OA_I_tb
(_unit VHDL(oa_i_tb 0 5(oa_i_tb 0 10))
	(_version vf5)
	(_time 1748528984231 2025.05.29 17:29:44)
	(_source(\../src/OA_I_tb.vhd\))
	(_parameters tan)
	(_code 404f4042411442564f44061b154642461646414516)
	(_ent
		(_time 1748525056603)
	)
	(_comp
		(OA_I
			(_object
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int cop -1 0 15(_ent (_in))))
				(_port(_int rst -1 0 16(_ent (_in))))
				(_port(_int d1 0 0 17(_ent (_in))))
				(_port(_int d2 0 0 18(_ent (_in))))
				(_port(_int y 1 0 19(_ent (_in))))
				(_port(_int r 2 0 20(_ent (_out))))
				(_port(_int x 3 0 21(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 36(_comp OA_I)
		(_port
			((clk)(clk))
			((cop)(cop))
			((rst)(rst))
			((d1)(d1))
			((d2)(d2))
			((y)(y))
			((x)(x))
		)
		(_use(_ent . OA_I)
			(_port
				((clk)(clk))
				((cop)(cop))
				((rst)(rst))
				((d1)(d1))
				((d2)(d2))
				((y)(y))
				((r)(r))
				((x)(x))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~1}~13 0 19(_array -1((_dto i 19 i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 20(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~1}~13 0 21(_array -1((_dto i 5 i 1)))))
		(_sig(_int clk -1 0 25(_arch(_uni))))
		(_sig(_int cop -1 0 26(_arch(_uni))))
		(_sig(_int rst -1 0 27(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 28(_array -1((_dto i 7 i 0)))))
		(_sig(_int d1 4 0 28(_arch(_uni))))
		(_sig(_int d2 4 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~1}~134 0 30(_array -1((_dto i 19 i 1)))))
		(_sig(_int y 5 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~1}~136 0 31(_array -1((_dto i 5 i 1)))))
		(_sig(_int x 6 0 31(_arch(_uni))))
		(_sig(_int T -2 0 33(_arch(_uni((ns 4626322717216342016))))))
		(_prcs
			(clk_proc(_arch 0 0 46(_prcs(_wait_for)(_trgt(0))(_read(7)))))
			(stim_proc(_arch 1 0 54(_prcs(_wait_for)(_trgt(1)(2)(3)(4)(5))(_read(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33751554)
		(33686018 33686018 33686018 50463234 197379)
		(33686018 33686018 50463234 33686275 131586)
		(33686018 33686018 33686274 33686018 131586)
		(33686018 33686018 33686018 33751554 131586)
		(33686018 33686018 50463234 33686275 131586)
		(33686018 33686018 33686274 33686018 131586)
		(33686018 33686018 50463234 33686275 131586)
		(33686018 33686018 33686274 33686018 131586)
		(33686018 33686018 50463234 33686275 131586)
		(33686018 33686018 33686274 33686018 131586)
		(33686018 33686018 50463234 33686275 131586)
		(33686018 33686018 33686274 33686018 131586)
		(33686018 33686018 50463234 33686275 131586)
		(33686018 33686018 33686274 33686018 131586)
		(33686018 33686018 50463234 33686275 131586)
		(33686018 33686018 33686274 33686018 131586)
		(33686018 33686018 50463234 33686275 131586)
	)
	(_model . OA_I_tb 2 -1)
)
I 000045 55 3595          1748529130333 OA_I
(_unit VHDL(oa_i 0 5(oa_i 0 18))
	(_version vf5)
	(_time 1748529130334 2025.05.29 17:32:10)
	(_source(\../src/OA_I.vhd\))
	(_parameters tan)
	(_code eebcb1bdbabaecf8e1eba8b4beebb8e8e7e8b8e8ef)
	(_ent
		(_time 1748526110208)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int cop -1 0 8(_ent(_in))))
		(_port(_int rst -1 0 9(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10(_array -1((_dto i 7 i 0)))))
		(_port(_int d1 0 0 10(_ent(_in))))
		(_port(_int d2 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~1}~12 0 12(_array -1((_dto i 19 i 1)))))
		(_port(_int y 1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 13(_array -1((_dto i 15 i 0)))))
		(_port(_int r 2 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~1}~12 0 14(_array -1((_dto i 5 i 1)))))
		(_port(_int x 3 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 4 0 19(_arch(_uni))))
		(_sig(_int Ain 4 0 19(_arch(_uni))))
		(_sig(_int B 4 0 20(_arch(_uni))))
		(_sig(_int Bin 4 0 20(_arch(_uni))))
		(_sig(_int C 4 0 21(_arch(_uni))))
		(_sig(_int Cin 4 0 21(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~8~13 0 22(_scalar (_to i 0 i 8))))
		(_sig(_int CnT 5 0 22(_arch(_uni))))
		(_sig(_int TgB -1 0 23(_arch(_uni))))
		(_sig(_int A1 4 0 24(_arch(_uni))))
		(_sig(_int A2 -1 0 25(_arch(_uni))))
		(_sig(_int A3 -1 0 26(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~1~13 0 27(_scalar (_to i 0 i 1))))
		(_sig(_int A4 6 0 27(_arch(_uni))))
		(_sig(_int CF -1 0 28(_arch(_uni))))
		(_sig(_int OF1 -1 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 30(_array -1((_dto i 8 i 0)))))
		(_sig(_int SUM 7 0 30(_arch(_uni))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs(_trgt(8)(10)(12)(14)(15)(20)(21))(_sens(0)(2)(9)(10(0))(11)(12(7))(13)(14)(16(7))(22(7))(22(8))(5(18))(5(14))(5(11))(5(5))(5(6))(5(13))(5(8))(5(4)))(_dssslsensitivity 2))))
			(line__64(_arch 1 0 64(_assignment(_trgt(16))(_sens(8(d_7_4))(8(d_7_0))(10(d_7_0))(16)(5(18))(5(14))(5(11))(5(5))))))
			(line__69(_arch 2 0 69(_assignment(_trgt(17))(_sens(5(11))))))
			(line__71(_arch 3 0 71(_assignment(_trgt(18))(_sens(12(7))(18)(20)(5(10))(5(9))))))
			(line__75(_arch 4 0 75(_assignment(_trgt(22))(_sens(12(d_7_0))(16)(17)(22)(5(18))(5(14))(5(11))(5(5))))))
			(line__77(_arch 5 0 77(_assignment(_trgt(9))(_sens(8)(3)(5(16))(5(1))))))
			(line__81(_arch 6 0 81(_assignment(_trgt(11))(_sens(10)(12(d_7_0))(12(0))(4)(5(17))(5(7))(5(2))))))
			(line__86(_arch 7 0 86(_assignment(_trgt(13))(_sens(12)(18)(22(d_7_0))(5(15))(5(10))(5(9))(5(18))(5(14))(5(11))(5(5))(5(3))))))
			(line__92(_arch 8 0 92(_assignment(_trgt(7(1)))(_sens(1)))))
			(line__93(_arch 9 0 93(_assignment(_trgt(7(2)))(_sens(10(0))))))
			(line__94(_arch 10 0 94(_assignment(_trgt(7(3)))(_sens(21)))))
			(line__95(_arch 11 0 95(_assignment(_trgt(7(4)))(_sens(14)))))
			(line__96(_arch 12 0 96(_assignment(_trgt(7(5)))(_sens(15)))))
			(line__98(_arch 13 0 98(_assignment(_trgt(6))(_sens(10(d_7_0))(12(d_7_0))(5(19))(5(12))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018)
		(2)
		(33686018 33686018)
		(67372036 67372036 67372036 67372036)
	)
	(_model . OA_I 14 -1)
)
I 000048 55 3112          1748529130378 OA_I_tb
(_unit VHDL(oa_i_tb 0 5(oa_i_tb 0 10))
	(_version vf5)
	(_time 1748529130379 2025.05.29 17:32:10)
	(_source(\../src/OA_I_tb.vhd\))
	(_parameters tan)
	(_code 1d4f1a1a48491f0b12195b46481b1f1b4b1b1c184b)
	(_ent
		(_time 1748525056603)
	)
	(_comp
		(OA_I
			(_object
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int cop -1 0 15(_ent (_in))))
				(_port(_int rst -1 0 16(_ent (_in))))
				(_port(_int d1 0 0 17(_ent (_in))))
				(_port(_int d2 0 0 18(_ent (_in))))
				(_port(_int y 1 0 19(_ent (_in))))
				(_port(_int r 2 0 20(_ent (_out))))
				(_port(_int x 3 0 21(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 36(_comp OA_I)
		(_port
			((clk)(clk))
			((cop)(cop))
			((rst)(rst))
			((d1)(d1))
			((d2)(d2))
			((y)(y))
			((x)(x))
		)
		(_use(_ent . OA_I)
			(_port
				((clk)(clk))
				((cop)(cop))
				((rst)(rst))
				((d1)(d1))
				((d2)(d2))
				((y)(y))
				((r)(r))
				((x)(x))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~1}~13 0 19(_array -1((_dto i 19 i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 20(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~1}~13 0 21(_array -1((_dto i 5 i 1)))))
		(_sig(_int clk -1 0 25(_arch(_uni))))
		(_sig(_int cop -1 0 26(_arch(_uni))))
		(_sig(_int rst -1 0 27(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 28(_array -1((_dto i 7 i 0)))))
		(_sig(_int d1 4 0 28(_arch(_uni))))
		(_sig(_int d2 4 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~1}~134 0 30(_array -1((_dto i 19 i 1)))))
		(_sig(_int y 5 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~1}~136 0 31(_array -1((_dto i 5 i 1)))))
		(_sig(_int x 6 0 31(_arch(_uni))))
		(_sig(_int T -2 0 33(_arch(_uni((ns 4626322717216342016))))))
		(_prcs
			(clk_proc(_arch 0 0 46(_prcs(_wait_for)(_trgt(0))(_read(7)))))
			(stim_proc(_arch 1 0 54(_prcs(_wait_for)(_trgt(1)(2)(3)(4)(5))(_read(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33751554)
		(33686018 33686018 33686018 50463234 197379)
		(33686018 33686018 50463234 33686275 131586)
		(33686018 33686018 33686274 33686018 131586)
		(33686018 33686018 33686018 33751554 131586)
		(33686018 33686018 50463234 33686275 131586)
		(33686018 33686018 33686274 33686018 131586)
		(33686018 33686018 50463234 33686275 131586)
		(33686018 33686018 33686274 33686018 131586)
		(33686018 33686018 50463234 33686275 131586)
		(33686018 33686018 33686274 33686018 131586)
		(33686018 33686018 50463234 33686275 131586)
		(33686018 33686018 33686274 33686018 131586)
		(33686018 33686018 50463234 33686275 131586)
		(33686018 33686018 33686274 33686018 131586)
		(33686018 33686018 50463234 33686275 131586)
		(33686018 33686018 33686274 33686018 131586)
		(33686018 33686018 50463234 33686275 131586)
	)
	(_model . OA_I_tb 2 -1)
)
I 000045 55 3595          1748529204946 OA_I
(_unit VHDL(oa_i 0 5(oa_i 0 18))
	(_version vf5)
	(_time 1748529204947 2025.05.29 17:33:24)
	(_source(\../src/OA_I.vhd\))
	(_parameters tan)
	(_code 6f3f6d6f383b6d79606a29353f6a3969666939696e)
	(_ent
		(_time 1748526110208)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int cop -1 0 8(_ent(_in))))
		(_port(_int rst -1 0 9(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10(_array -1((_dto i 7 i 0)))))
		(_port(_int d1 0 0 10(_ent(_in))))
		(_port(_int d2 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~1}~12 0 12(_array -1((_dto i 19 i 1)))))
		(_port(_int y 1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 13(_array -1((_dto i 15 i 0)))))
		(_port(_int r 2 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~1}~12 0 14(_array -1((_dto i 5 i 1)))))
		(_port(_int x 3 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 4 0 19(_arch(_uni))))
		(_sig(_int Ain 4 0 19(_arch(_uni))))
		(_sig(_int B 4 0 20(_arch(_uni))))
		(_sig(_int Bin 4 0 20(_arch(_uni))))
		(_sig(_int C 4 0 21(_arch(_uni))))
		(_sig(_int Cin 4 0 21(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~8~13 0 22(_scalar (_to i 0 i 8))))
		(_sig(_int CnT 5 0 22(_arch(_uni))))
		(_sig(_int TgB -1 0 23(_arch(_uni))))
		(_sig(_int A1 4 0 24(_arch(_uni))))
		(_sig(_int A2 -1 0 25(_arch(_uni))))
		(_sig(_int A3 -1 0 26(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~1~13 0 27(_scalar (_to i 0 i 1))))
		(_sig(_int A4 6 0 27(_arch(_uni))))
		(_sig(_int CF -1 0 28(_arch(_uni))))
		(_sig(_int OF1 -1 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 30(_array -1((_dto i 8 i 0)))))
		(_sig(_int SUM 7 0 30(_arch(_uni))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs(_trgt(8)(10)(12)(14)(15)(20)(21))(_sens(0)(2)(9)(10(0))(11)(12(7))(13)(14)(16(7))(22(7))(22(8))(5(18))(5(14))(5(11))(5(5))(5(6))(5(13))(5(8))(5(4)))(_dssslsensitivity 2))))
			(line__64(_arch 1 0 64(_assignment(_trgt(16))(_sens(8(d_7_4))(8(d_7_0))(10(d_7_0))(16)(5(18))(5(14))(5(11))(5(5))))))
			(line__69(_arch 2 0 69(_assignment(_trgt(17))(_sens(5(11))))))
			(line__71(_arch 3 0 71(_assignment(_trgt(18))(_sens(12(7))(18)(20)(5(10))(5(9))))))
			(line__75(_arch 4 0 75(_assignment(_trgt(22))(_sens(12(d_7_0))(16)(17)(22)(5(18))(5(14))(5(11))(5(5))))))
			(line__77(_arch 5 0 77(_assignment(_trgt(9))(_sens(8)(3)(5(16))(5(1))))))
			(line__81(_arch 6 0 81(_assignment(_trgt(11))(_sens(10)(12(d_7_0))(12(0))(4)(5(17))(5(7))(5(2))))))
			(line__86(_arch 7 0 86(_assignment(_trgt(13))(_sens(12)(18)(22(d_7_0))(5(15))(5(10))(5(9))(5(18))(5(14))(5(11))(5(5))(5(3))))))
			(line__92(_arch 8 0 92(_assignment(_trgt(7(1)))(_sens(1)))))
			(line__93(_arch 9 0 93(_assignment(_trgt(7(2)))(_sens(10(0))))))
			(line__94(_arch 10 0 94(_assignment(_trgt(7(3)))(_sens(21)))))
			(line__95(_arch 11 0 95(_assignment(_trgt(7(4)))(_sens(14)))))
			(line__96(_arch 12 0 96(_assignment(_trgt(7(5)))(_sens(15)))))
			(line__98(_arch 13 0 98(_assignment(_trgt(6))(_sens(10(d_7_0))(12(d_7_0))(5(19))(5(12))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018)
		(2)
		(33686018 33686018)
		(67372036 67372036 67372036 67372036)
	)
	(_model . OA_I 14 -1)
)
I 000048 55 3160          1748529204982 OA_I_tb
(_unit VHDL(oa_i_tb 0 5(oa_i_tb 0 10))
	(_version vf5)
	(_time 1748529204983 2025.05.29 17:33:24)
	(_source(\../src/OA_I_tb.vhd\))
	(_parameters tan)
	(_code 8ede8c80dada8c988188c8d5db888c88d8888f8bd8)
	(_ent
		(_time 1748525056603)
	)
	(_comp
		(OA_I
			(_object
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int cop -1 0 15(_ent (_in))))
				(_port(_int rst -1 0 16(_ent (_in))))
				(_port(_int d1 0 0 17(_ent (_in))))
				(_port(_int d2 0 0 18(_ent (_in))))
				(_port(_int y 1 0 19(_ent (_in))))
				(_port(_int r 2 0 20(_ent (_out))))
				(_port(_int x 3 0 21(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 36(_comp OA_I)
		(_port
			((clk)(clk))
			((cop)(cop))
			((rst)(rst))
			((d1)(d1))
			((d2)(d2))
			((y)(y))
			((x)(x))
		)
		(_use(_ent . OA_I)
			(_port
				((clk)(clk))
				((cop)(cop))
				((rst)(rst))
				((d1)(d1))
				((d2)(d2))
				((y)(y))
				((r)(r))
				((x)(x))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~1}~13 0 19(_array -1((_dto i 19 i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 20(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~1}~13 0 21(_array -1((_dto i 5 i 1)))))
		(_sig(_int clk -1 0 25(_arch(_uni))))
		(_sig(_int cop -1 0 26(_arch(_uni))))
		(_sig(_int rst -1 0 27(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 28(_array -1((_dto i 7 i 0)))))
		(_sig(_int d1 4 0 28(_arch(_uni))))
		(_sig(_int d2 4 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~1}~134 0 30(_array -1((_dto i 19 i 1)))))
		(_sig(_int y 5 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~1}~136 0 31(_array -1((_dto i 5 i 1)))))
		(_sig(_int x 6 0 31(_arch(_uni))))
		(_sig(_int T -2 0 33(_arch(_uni((ns 4626322717216342016))))))
		(_prcs
			(clk_proc(_arch 0 0 46(_prcs(_wait_for)(_trgt(0))(_read(7)))))
			(stim_proc(_arch 1 0 54(_prcs(_wait_for)(_trgt(1)(2)(3)(4)(5))(_read(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33751554)
		(33686018 33686018 33686018 50463234 197379)
		(33686018 33686018 50463234 33686275 131586)
		(33686018 33686018 33686274 33686018 131586)
		(33686018 33686018 33686018 33751554 131586)
		(33686018 33686018 50463234 33686275 131586)
		(33686018 33686018 33686274 33686018 131586)
		(33686018 33686018 50463234 33686275 131586)
		(33686018 33686018 33686274 33686018 131586)
		(33686018 33686018 50463234 33686275 131586)
		(33686018 33686018 33686274 33686018 131586)
		(33686018 33686018 50463234 33686275 131586)
		(33686018 33686018 33686274 33686018 131586)
		(33686018 33686018 50463234 33686275 131586)
		(33686018 33686018 33686274 33686018 131586)
		(33686018 33686018 50463234 33686275 131586)
		(33686018 33686018 33686274 33686018 131586)
		(33686018 33686018 50463234 33686275 131586)
		(33686018 50463234 33686018 33686018 131586)
	)
	(_model . OA_I_tb 2 -1)
)
I 000045 55 3595          1748529631956 OA_I
(_unit VHDL(oa_i 0 5(oa_i 0 18))
	(_version vf5)
	(_time 1748529631957 2025.05.29 17:40:31)
	(_source(\../src/OA_I.vhd\))
	(_parameters tan)
	(_code 67693067613365716862213d376231616e61316166)
	(_ent
		(_time 1748526110208)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int cop -1 0 8(_ent(_in))))
		(_port(_int rst -1 0 9(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10(_array -1((_dto i 7 i 0)))))
		(_port(_int d1 0 0 10(_ent(_in))))
		(_port(_int d2 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~1}~12 0 12(_array -1((_dto i 19 i 1)))))
		(_port(_int y 1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 13(_array -1((_dto i 15 i 0)))))
		(_port(_int r 2 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~1}~12 0 14(_array -1((_dto i 5 i 1)))))
		(_port(_int x 3 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 4 0 19(_arch(_uni))))
		(_sig(_int Ain 4 0 19(_arch(_uni))))
		(_sig(_int B 4 0 20(_arch(_uni))))
		(_sig(_int Bin 4 0 20(_arch(_uni))))
		(_sig(_int C 4 0 21(_arch(_uni))))
		(_sig(_int Cin 4 0 21(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~8~13 0 22(_scalar (_to i 0 i 8))))
		(_sig(_int CnT 5 0 22(_arch(_uni))))
		(_sig(_int TgB -1 0 23(_arch(_uni))))
		(_sig(_int A1 4 0 24(_arch(_uni))))
		(_sig(_int A2 -1 0 25(_arch(_uni))))
		(_sig(_int A3 -1 0 26(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~1~13 0 27(_scalar (_to i 0 i 1))))
		(_sig(_int A4 6 0 27(_arch(_uni))))
		(_sig(_int CF -1 0 28(_arch(_uni))))
		(_sig(_int OF1 -1 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 30(_array -1((_dto i 8 i 0)))))
		(_sig(_int SUM 7 0 30(_arch(_uni))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs(_trgt(8)(10)(12)(14)(15)(20)(21))(_sens(0)(2)(9)(10(0))(11)(12(7))(13)(14)(16(7))(22(7))(22(8))(5(18))(5(14))(5(11))(5(5))(5(6))(5(13))(5(8))(5(4)))(_dssslsensitivity 2))))
			(line__64(_arch 1 0 64(_assignment(_trgt(16))(_sens(8(d_7_4))(8(d_7_0))(10(d_7_0))(16)(5(18))(5(14))(5(11))(5(5))))))
			(line__69(_arch 2 0 69(_assignment(_trgt(17))(_sens(5(11))))))
			(line__71(_arch 3 0 71(_assignment(_trgt(18))(_sens(12(7))(18)(20)(5(10))(5(9))))))
			(line__75(_arch 4 0 75(_assignment(_trgt(22))(_sens(12(d_7_0))(16)(17)(22)(5(18))(5(14))(5(11))(5(5))))))
			(line__77(_arch 5 0 77(_assignment(_trgt(9))(_sens(8)(3)(5(16))(5(1))))))
			(line__81(_arch 6 0 81(_assignment(_trgt(11))(_sens(10)(12(d_7_0))(12(0))(4)(5(17))(5(7))(5(2))))))
			(line__86(_arch 7 0 86(_assignment(_trgt(13))(_sens(12)(18)(22(d_7_0))(5(15))(5(10))(5(9))(5(18))(5(14))(5(11))(5(5))(5(3))))))
			(line__92(_arch 8 0 92(_assignment(_trgt(7(1)))(_sens(1)))))
			(line__93(_arch 9 0 93(_assignment(_trgt(7(2)))(_sens(10(0))))))
			(line__94(_arch 10 0 94(_assignment(_trgt(7(3)))(_sens(21)))))
			(line__95(_arch 11 0 95(_assignment(_trgt(7(4)))(_sens(14)))))
			(line__96(_arch 12 0 96(_assignment(_trgt(7(5)))(_sens(15)))))
			(line__98(_arch 13 0 98(_assignment(_trgt(6))(_sens(10(d_7_0))(12(d_7_0))(5(19))(5(12))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018)
		(2)
		(33686018 33686018)
		(67372036 67372036 67372036 67372036)
	)
	(_model . OA_I 14 -1)
)
I 000048 55 2728          1748529632020 OA_I_tb
(_unit VHDL(oa_i_tb 0 5(oa_i_tb 0 10))
	(_version vf5)
	(_time 1748529632021 2025.05.29 17:40:32)
	(_source(\../src/OA_I_tb.vhd\))
	(_parameters tan)
	(_code a6a8f1f1a1f2a4b0aaa6e0fdf3a0a4a0f0a0a7a3f0)
	(_ent
		(_time 1748525056603)
	)
	(_comp
		(OA_I
			(_object
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int cop -1 0 15(_ent (_in))))
				(_port(_int rst -1 0 16(_ent (_in))))
				(_port(_int d1 0 0 17(_ent (_in))))
				(_port(_int d2 0 0 18(_ent (_in))))
				(_port(_int y 1 0 19(_ent (_in))))
				(_port(_int r 2 0 20(_ent (_out))))
				(_port(_int x 3 0 21(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 36(_comp OA_I)
		(_port
			((clk)(clk))
			((cop)(cop))
			((rst)(rst))
			((d1)(d1))
			((d2)(d2))
			((y)(y))
			((x)(x))
		)
		(_use(_ent . OA_I)
			(_port
				((clk)(clk))
				((cop)(cop))
				((rst)(rst))
				((d1)(d1))
				((d2)(d2))
				((y)(y))
				((r)(r))
				((x)(x))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~1}~13 0 19(_array -1((_dto i 19 i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 20(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~1}~13 0 21(_array -1((_dto i 5 i 1)))))
		(_sig(_int clk -1 0 25(_arch(_uni))))
		(_sig(_int cop -1 0 26(_arch(_uni))))
		(_sig(_int rst -1 0 27(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 28(_array -1((_dto i 7 i 0)))))
		(_sig(_int d1 4 0 28(_arch(_uni))))
		(_sig(_int d2 4 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~1}~134 0 30(_array -1((_dto i 19 i 1)))))
		(_sig(_int y 5 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~1}~136 0 31(_array -1((_dto i 5 i 1)))))
		(_sig(_int x 6 0 31(_arch(_uni))))
		(_sig(_int T -2 0 33(_arch(_uni((ns 4626322717216342016))))))
		(_prcs
			(clk_proc(_arch 0 0 46(_prcs(_wait_for)(_trgt(0))(_read(7)))))
			(stim_proc(_arch 1 0 54(_prcs(_wait_for)(_trgt(1)(2)(3)(4)(5))(_read(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33751554)
		(33686018 33751554 33686018 33686018 197123)
		(33686018 33686274 33686018 33686018 131586)
		(50463234 33686019 33686018 33686018 131586)
		(50528770 33686018 33686018 33686018 131586)
		(50463234 33686019 33686018 33686018 131586)
		(50463234 33686019 33686018 33686018 131586)
		(33686274 33686018 50463234 33686018 131586)
		(33686018 33686274 33686018 33686018 131586)
		(33686019 33686018 33686018 33686018 131586)
	)
	(_model . OA_I_tb 2 -1)
)
V 000045 55 3595          1748529699008 OA_I
(_unit VHDL(oa_i 0 5(oa_i 0 18))
	(_version vf5)
	(_time 1748529699009 2025.05.29 17:41:39)
	(_source(\../src/OA_I.vhd\))
	(_parameters tan)
	(_code 5e500f5d0a0a5c48515b18040e5b0858575808585f)
	(_ent
		(_time 1748526110208)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int cop -1 0 8(_ent(_in))))
		(_port(_int rst -1 0 9(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10(_array -1((_dto i 7 i 0)))))
		(_port(_int d1 0 0 10(_ent(_in))))
		(_port(_int d2 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~1}~12 0 12(_array -1((_dto i 19 i 1)))))
		(_port(_int y 1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 13(_array -1((_dto i 15 i 0)))))
		(_port(_int r 2 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~1}~12 0 14(_array -1((_dto i 5 i 1)))))
		(_port(_int x 3 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 4 0 19(_arch(_uni))))
		(_sig(_int Ain 4 0 19(_arch(_uni))))
		(_sig(_int B 4 0 20(_arch(_uni))))
		(_sig(_int Bin 4 0 20(_arch(_uni))))
		(_sig(_int C 4 0 21(_arch(_uni))))
		(_sig(_int Cin 4 0 21(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~8~13 0 22(_scalar (_to i 0 i 8))))
		(_sig(_int CnT 5 0 22(_arch(_uni))))
		(_sig(_int TgB -1 0 23(_arch(_uni))))
		(_sig(_int A1 4 0 24(_arch(_uni))))
		(_sig(_int A2 -1 0 25(_arch(_uni))))
		(_sig(_int A3 -1 0 26(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~1~13 0 27(_scalar (_to i 0 i 1))))
		(_sig(_int A4 6 0 27(_arch(_uni))))
		(_sig(_int CF -1 0 28(_arch(_uni))))
		(_sig(_int OF1 -1 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 30(_array -1((_dto i 8 i 0)))))
		(_sig(_int SUM 7 0 30(_arch(_uni))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs(_trgt(8)(10)(12)(14)(15)(20)(21))(_sens(0)(2)(9)(10(0))(11)(12(7))(13)(14)(16(7))(22(7))(22(8))(5(18))(5(14))(5(11))(5(5))(5(6))(5(13))(5(8))(5(4)))(_dssslsensitivity 2))))
			(line__64(_arch 1 0 64(_assignment(_trgt(16))(_sens(8(d_7_4))(8(d_7_0))(10(d_7_0))(16)(5(18))(5(14))(5(11))(5(5))))))
			(line__69(_arch 2 0 69(_assignment(_trgt(17))(_sens(5(11))))))
			(line__71(_arch 3 0 71(_assignment(_trgt(18))(_sens(12(7))(18)(20)(5(10))(5(9))))))
			(line__75(_arch 4 0 75(_assignment(_trgt(22))(_sens(12(d_7_0))(16)(17)(22)(5(18))(5(14))(5(11))(5(5))))))
			(line__77(_arch 5 0 77(_assignment(_trgt(9))(_sens(8)(3)(5(16))(5(1))))))
			(line__81(_arch 6 0 81(_assignment(_trgt(11))(_sens(10)(12(d_7_0))(12(0))(4)(5(17))(5(7))(5(2))))))
			(line__86(_arch 7 0 86(_assignment(_trgt(13))(_sens(12)(18)(22(d_7_0))(5(15))(5(10))(5(9))(5(18))(5(14))(5(11))(5(5))(5(3))))))
			(line__92(_arch 8 0 92(_assignment(_trgt(7(1)))(_sens(1)))))
			(line__93(_arch 9 0 93(_assignment(_trgt(7(2)))(_sens(10(0))))))
			(line__94(_arch 10 0 94(_assignment(_trgt(7(3)))(_sens(21)))))
			(line__95(_arch 11 0 95(_assignment(_trgt(7(4)))(_sens(14)))))
			(line__96(_arch 12 0 96(_assignment(_trgt(7(5)))(_sens(15)))))
			(line__98(_arch 13 0 98(_assignment(_trgt(6))(_sens(10(d_7_0))(12(d_7_0))(5(19))(5(12))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018)
		(2)
		(33686018 33686018)
		(67372036 67372036 67372036 67372036)
	)
	(_model . OA_I 14 -1)
)
V 000048 55 2728          1748529699057 OA_I_tb
(_unit VHDL(oa_i_tb 0 5(oa_i_tb 0 10))
	(_version vf5)
	(_time 1748529699058 2025.05.29 17:41:39)
	(_source(\../src/OA_I_tb.vhd\))
	(_parameters tan)
	(_code 8c82dd82ded88e9a8089cad7d98a8e8ada8a8d89da)
	(_ent
		(_time 1748525056603)
	)
	(_comp
		(OA_I
			(_object
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int cop -1 0 15(_ent (_in))))
				(_port(_int rst -1 0 16(_ent (_in))))
				(_port(_int d1 0 0 17(_ent (_in))))
				(_port(_int d2 0 0 18(_ent (_in))))
				(_port(_int y 1 0 19(_ent (_in))))
				(_port(_int r 2 0 20(_ent (_out))))
				(_port(_int x 3 0 21(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 36(_comp OA_I)
		(_port
			((clk)(clk))
			((cop)(cop))
			((rst)(rst))
			((d1)(d1))
			((d2)(d2))
			((y)(y))
			((x)(x))
		)
		(_use(_ent . OA_I)
			(_port
				((clk)(clk))
				((cop)(cop))
				((rst)(rst))
				((d1)(d1))
				((d2)(d2))
				((y)(y))
				((r)(r))
				((x)(x))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~1}~13 0 19(_array -1((_dto i 19 i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 20(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~1}~13 0 21(_array -1((_dto i 5 i 1)))))
		(_sig(_int clk -1 0 25(_arch(_uni))))
		(_sig(_int cop -1 0 26(_arch(_uni))))
		(_sig(_int rst -1 0 27(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 28(_array -1((_dto i 7 i 0)))))
		(_sig(_int d1 4 0 28(_arch(_uni))))
		(_sig(_int d2 4 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~1}~134 0 30(_array -1((_dto i 19 i 1)))))
		(_sig(_int y 5 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~1}~136 0 31(_array -1((_dto i 5 i 1)))))
		(_sig(_int x 6 0 31(_arch(_uni))))
		(_sig(_int T -2 0 33(_arch(_uni((ns 4626322717216342016))))))
		(_prcs
			(clk_proc(_arch 0 0 46(_prcs(_wait_for)(_trgt(0))(_read(7)))))
			(stim_proc(_arch 1 0 54(_prcs(_wait_for)(_trgt(1)(2)(3)(4)(5))(_read(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33751554)
		(33686018 33751554 33686018 33686018 197123)
		(33686018 33686274 33686018 33686018 131586)
		(50463234 33686019 33686018 33686018 131586)
		(50528770 33686018 33686018 33686018 131586)
		(50463234 33686019 33686018 33686018 131586)
		(50463234 33686019 33686018 33686018 131586)
		(33686274 33686018 50463234 33686018 131586)
		(33686018 33686274 33686018 33686018 131586)
		(33686019 33686018 33686018 33686018 131586)
	)
	(_model . OA_I_tb 2 -1)
)
