

================================================================
== Synthesis Summary Report of 'forward'
================================================================
+ General Information: 
    * Date:           Mon Oct  7 15:43:12 2024
    * Version:        2023.2 (Build 4023990 on Oct 11 2023)
    * Project:        hls_gemm
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: virtexuplusHBM
    * Target device:  xcu280-fsvh2892-2L-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +------------------------+--------+-------+---------+-----------+----------+---------+--------+----------+---------+----------+-------------+-------------+-----+
    |         Modules        |  Issue |       | Latency |  Latency  | Iteration|         |  Trip  |          |         |          |             |             |     |
    |         & Loops        |  Type  | Slack | (cycles)|    (ns)   |  Latency | Interval|  Count | Pipelined|  BRAM   |    DSP   |      FF     |     LUT     | URAM|
    +------------------------+--------+-------+---------+-----------+----------+---------+--------+----------+---------+----------+-------------+-------------+-----+
    |+ forward*              |  Timing|  -0.18|   330053|  1.099e+06|         -|   330039|       -|  dataflow|  92 (2%)|  194 (2%)|  24058 (~0%)|  12580 (~0%)|    -|
    | + node2                |  Timing|  -0.18|   330038|  1.099e+06|         -|   330038|       -|        no|  84 (2%)|  160 (1%)|  19981 (~0%)|  10033 (~0%)|    -|
    |  o loop8_loop9_loop10  |       -|   2.43|   330036|  1.099e+06|        38|        1|  330000|       yes|        -|         -|            -|            -|    -|
    | + node1                |  Timing|  -0.06|    11017|  3.669e+04|         -|    11017|       -|        no|        -|  33 (~0%)|   3136 (~0%)|   1678 (~0%)|    -|
    |  o loop4_loop5         |       -|   2.43|    11015|  3.668e+04|        17|        1|   11000|       yes|        -|         -|            -|            -|    -|
    | + node0                |  Timing|  -0.06|    11004|  3.664e+04|         -|    11004|       -|        no|        -|   1 (~0%)|    179 (~0%)|    215 (~0%)|    -|
    |  o loop0_loop1         |       -|   2.43|    11002|  3.664e+04|         4|        1|   11000|       yes|        -|         -|            -|            -|    -|
    +------------------------+--------+-------+---------+-----------+----------+---------+--------+----------+---------+----------+-------------+-------------+-----+


================================================================
== HW Interfaces
================================================================
* AP_MEMORY
+------------------+-----------+----------+
| Port             | Direction | Bitwidth |
+------------------+-----------+----------+
| v39_0_0_address0 | out       | 11       |
| v39_0_0_address1 | out       | 11       |
| v39_0_0_d0       | out       | 32       |
| v39_0_0_d1       | out       | 32       |
| v39_0_0_q0       | in        | 32       |
| v39_0_0_q1       | in        | 32       |
| v39_0_1_address0 | out       | 11       |
| v39_0_1_address1 | out       | 11       |
| v39_0_1_d0       | out       | 32       |
| v39_0_1_d1       | out       | 32       |
| v39_0_1_q0       | in        | 32       |
| v39_0_1_q1       | in        | 32       |
| v39_0_2_address0 | out       | 11       |
| v39_0_2_address1 | out       | 11       |
| v39_0_2_d0       | out       | 32       |
| v39_0_2_d1       | out       | 32       |
| v39_0_2_q0       | in        | 32       |
| v39_0_2_q1       | in        | 32       |
| v39_0_3_address0 | out       | 11       |
| v39_0_3_address1 | out       | 11       |
| v39_0_3_d0       | out       | 32       |
| v39_0_3_d1       | out       | 32       |
| v39_0_3_q0       | in        | 32       |
| v39_0_3_q1       | in        | 32       |
| v39_0_4_address0 | out       | 11       |
| v39_0_4_address1 | out       | 11       |
| v39_0_4_d0       | out       | 32       |
| v39_0_4_d1       | out       | 32       |
| v39_0_4_q0       | in        | 32       |
| v39_0_4_q1       | in        | 32       |
| v39_0_5_address0 | out       | 11       |
| v39_0_5_address1 | out       | 11       |
| v39_0_5_d0       | out       | 32       |
| v39_0_5_d1       | out       | 32       |
| v39_0_5_q0       | in        | 32       |
| v39_0_5_q1       | in        | 32       |
| v39_0_6_address0 | out       | 11       |
| v39_0_6_address1 | out       | 11       |
| v39_0_6_d0       | out       | 32       |
| v39_0_6_d1       | out       | 32       |
| v39_0_6_q0       | in        | 32       |
| v39_0_6_q1       | in        | 32       |
| v39_0_7_address0 | out       | 11       |
| v39_0_7_address1 | out       | 11       |
| v39_0_7_d0       | out       | 32       |
| v39_0_7_d1       | out       | 32       |
| v39_0_7_q0       | in        | 32       |
| v39_0_7_q1       | in        | 32       |
| v39_1_0_address0 | out       | 11       |
| v39_1_0_address1 | out       | 11       |
| v39_1_0_d0       | out       | 32       |
| v39_1_0_d1       | out       | 32       |
| v39_1_0_q0       | in        | 32       |
| v39_1_0_q1       | in        | 32       |
| v39_1_1_address0 | out       | 11       |
| v39_1_1_address1 | out       | 11       |
| v39_1_1_d0       | out       | 32       |
| v39_1_1_d1       | out       | 32       |
| v39_1_1_q0       | in        | 32       |
| v39_1_1_q1       | in        | 32       |
| v39_1_2_address0 | out       | 11       |
| v39_1_2_address1 | out       | 11       |
| v39_1_2_d0       | out       | 32       |
| v39_1_2_d1       | out       | 32       |
| v39_1_2_q0       | in        | 32       |
| v39_1_2_q1       | in        | 32       |
| v39_1_3_address0 | out       | 11       |
| v39_1_3_address1 | out       | 11       |
| v39_1_3_d0       | out       | 32       |
| v39_1_3_d1       | out       | 32       |
| v39_1_3_q0       | in        | 32       |
| v39_1_3_q1       | in        | 32       |
| v39_1_4_address0 | out       | 11       |
| v39_1_4_address1 | out       | 11       |
| v39_1_4_d0       | out       | 32       |
| v39_1_4_d1       | out       | 32       |
| v39_1_4_q0       | in        | 32       |
| v39_1_4_q1       | in        | 32       |
| v39_1_5_address0 | out       | 11       |
| v39_1_5_address1 | out       | 11       |
| v39_1_5_d0       | out       | 32       |
| v39_1_5_d1       | out       | 32       |
| v39_1_5_q0       | in        | 32       |
| v39_1_5_q1       | in        | 32       |
| v39_1_6_address0 | out       | 11       |
| v39_1_6_address1 | out       | 11       |
| v39_1_6_d0       | out       | 32       |
| v39_1_6_d1       | out       | 32       |
| v39_1_6_q0       | in        | 32       |
| v39_1_6_q1       | in        | 32       |
| v39_1_7_address0 | out       | 11       |
| v39_1_7_address1 | out       | 11       |
| v39_1_7_d0       | out       | 32       |
| v39_1_7_d1       | out       | 32       |
| v39_1_7_q0       | in        | 32       |
| v39_1_7_q1       | in        | 32       |
| v39_2_0_address0 | out       | 11       |
| v39_2_0_address1 | out       | 11       |
| v39_2_0_d0       | out       | 32       |
| v39_2_0_d1       | out       | 32       |
| v39_2_0_q0       | in        | 32       |
| v39_2_0_q1       | in        | 32       |
| v39_2_1_address0 | out       | 11       |
| v39_2_1_address1 | out       | 11       |
| v39_2_1_d0       | out       | 32       |
| v39_2_1_d1       | out       | 32       |
| v39_2_1_q0       | in        | 32       |
| v39_2_1_q1       | in        | 32       |
| v39_2_2_address0 | out       | 11       |
| v39_2_2_address1 | out       | 11       |
| v39_2_2_d0       | out       | 32       |
| v39_2_2_d1       | out       | 32       |
| v39_2_2_q0       | in        | 32       |
| v39_2_2_q1       | in        | 32       |
| v39_2_3_address0 | out       | 11       |
| v39_2_3_address1 | out       | 11       |
| v39_2_3_d0       | out       | 32       |
| v39_2_3_d1       | out       | 32       |
| v39_2_3_q0       | in        | 32       |
| v39_2_3_q1       | in        | 32       |
| v39_2_4_address0 | out       | 11       |
| v39_2_4_address1 | out       | 11       |
| v39_2_4_d0       | out       | 32       |
| v39_2_4_d1       | out       | 32       |
| v39_2_4_q0       | in        | 32       |
| v39_2_4_q1       | in        | 32       |
| v39_2_5_address0 | out       | 11       |
| v39_2_5_address1 | out       | 11       |
| v39_2_5_d0       | out       | 32       |
| v39_2_5_d1       | out       | 32       |
| v39_2_5_q0       | in        | 32       |
| v39_2_5_q1       | in        | 32       |
| v39_2_6_address0 | out       | 11       |
| v39_2_6_address1 | out       | 11       |
| v39_2_6_d0       | out       | 32       |
| v39_2_6_d1       | out       | 32       |
| v39_2_6_q0       | in        | 32       |
| v39_2_6_q1       | in        | 32       |
| v39_2_7_address0 | out       | 11       |
| v39_2_7_address1 | out       | 11       |
| v39_2_7_d0       | out       | 32       |
| v39_2_7_d1       | out       | 32       |
| v39_2_7_q0       | in        | 32       |
| v39_2_7_q1       | in        | 32       |
| v39_3_0_address0 | out       | 11       |
| v39_3_0_address1 | out       | 11       |
| v39_3_0_d0       | out       | 32       |
| v39_3_0_d1       | out       | 32       |
| v39_3_0_q0       | in        | 32       |
| v39_3_0_q1       | in        | 32       |
| v39_3_1_address0 | out       | 11       |
| v39_3_1_address1 | out       | 11       |
| v39_3_1_d0       | out       | 32       |
| v39_3_1_d1       | out       | 32       |
| v39_3_1_q0       | in        | 32       |
| v39_3_1_q1       | in        | 32       |
| v39_3_2_address0 | out       | 11       |
| v39_3_2_address1 | out       | 11       |
| v39_3_2_d0       | out       | 32       |
| v39_3_2_d1       | out       | 32       |
| v39_3_2_q0       | in        | 32       |
| v39_3_2_q1       | in        | 32       |
| v39_3_3_address0 | out       | 11       |
| v39_3_3_address1 | out       | 11       |
| v39_3_3_d0       | out       | 32       |
| v39_3_3_d1       | out       | 32       |
| v39_3_3_q0       | in        | 32       |
| v39_3_3_q1       | in        | 32       |
| v39_3_4_address0 | out       | 11       |
| v39_3_4_address1 | out       | 11       |
| v39_3_4_d0       | out       | 32       |
| v39_3_4_d1       | out       | 32       |
| v39_3_4_q0       | in        | 32       |
| v39_3_4_q1       | in        | 32       |
| v39_3_5_address0 | out       | 11       |
| v39_3_5_address1 | out       | 11       |
| v39_3_5_d0       | out       | 32       |
| v39_3_5_d1       | out       | 32       |
| v39_3_5_q0       | in        | 32       |
| v39_3_5_q1       | in        | 32       |
| v39_3_6_address0 | out       | 11       |
| v39_3_6_address1 | out       | 11       |
| v39_3_6_d0       | out       | 32       |
| v39_3_6_d1       | out       | 32       |
| v39_3_6_q0       | in        | 32       |
| v39_3_6_q1       | in        | 32       |
| v39_3_7_address0 | out       | 11       |
| v39_3_7_address1 | out       | 11       |
| v39_3_7_d0       | out       | 32       |
| v39_3_7_d1       | out       | 32       |
| v39_3_7_q0       | in        | 32       |
| v39_3_7_q1       | in        | 32       |
| v40_0_address0   | out       | 13       |
| v40_0_address1   | out       | 13       |
| v40_0_d0         | out       | 32       |
| v40_0_d1         | out       | 32       |
| v40_0_q0         | in        | 32       |
| v40_0_q1         | in        | 32       |
| v40_1_address0   | out       | 13       |
| v40_1_address1   | out       | 13       |
| v40_1_d0         | out       | 32       |
| v40_1_d1         | out       | 32       |
| v40_1_q0         | in        | 32       |
| v40_1_q1         | in        | 32       |
| v40_2_address0   | out       | 13       |
| v40_2_address1   | out       | 13       |
| v40_2_d0         | out       | 32       |
| v40_2_d1         | out       | 32       |
| v40_2_q0         | in        | 32       |
| v40_2_q1         | in        | 32       |
| v40_3_address0   | out       | 13       |
| v40_3_address1   | out       | 13       |
| v40_3_d0         | out       | 32       |
| v40_3_d1         | out       | 32       |
| v40_3_q0         | in        | 32       |
| v40_3_q1         | in        | 32       |
| v40_4_address0   | out       | 13       |
| v40_4_address1   | out       | 13       |
| v40_4_d0         | out       | 32       |
| v40_4_d1         | out       | 32       |
| v40_4_q0         | in        | 32       |
| v40_4_q1         | in        | 32       |
| v40_5_address0   | out       | 13       |
| v40_5_address1   | out       | 13       |
| v40_5_d0         | out       | 32       |
| v40_5_d1         | out       | 32       |
| v40_5_q0         | in        | 32       |
| v40_5_q1         | in        | 32       |
| v40_6_address0   | out       | 13       |
| v40_6_address1   | out       | 13       |
| v40_6_d0         | out       | 32       |
| v40_6_d1         | out       | 32       |
| v40_6_q0         | in        | 32       |
| v40_6_q1         | in        | 32       |
| v40_7_address0   | out       | 13       |
| v40_7_address1   | out       | 13       |
| v40_7_d0         | out       | 32       |
| v40_7_d1         | out       | 32       |
| v40_7_q0         | in        | 32       |
| v40_7_q1         | in        | 32       |
| v41_0_address0   | out       | 14       |
| v41_0_address1   | out       | 14       |
| v41_0_d0         | out       | 32       |
| v41_0_d1         | out       | 32       |
| v41_0_q0         | in        | 32       |
| v41_0_q1         | in        | 32       |
| v41_1_address0   | out       | 14       |
| v41_1_address1   | out       | 14       |
| v41_1_d0         | out       | 32       |
| v41_1_d1         | out       | 32       |
| v41_1_q0         | in        | 32       |
| v41_1_q1         | in        | 32       |
| v41_2_address0   | out       | 14       |
| v41_2_address1   | out       | 14       |
| v41_2_d0         | out       | 32       |
| v41_2_d1         | out       | 32       |
| v41_2_q0         | in        | 32       |
| v41_2_q1         | in        | 32       |
| v41_3_address0   | out       | 14       |
| v41_3_address1   | out       | 14       |
| v41_3_d0         | out       | 32       |
| v41_3_d1         | out       | 32       |
| v41_3_q0         | in        | 32       |
| v41_3_q1         | in        | 32       |
| v42_0_address0   | out       | 14       |
| v42_0_address1   | out       | 14       |
| v42_0_d0         | out       | 32       |
| v42_0_d1         | out       | 32       |
| v42_0_q0         | in        | 32       |
| v42_0_q1         | in        | 32       |
| v42_1_address0   | out       | 14       |
| v42_1_address1   | out       | 14       |
| v42_1_d0         | out       | 32       |
| v42_1_d1         | out       | 32       |
| v42_1_q0         | in        | 32       |
| v42_1_q1         | in        | 32       |
| v42_2_address0   | out       | 14       |
| v42_2_address1   | out       | 14       |
| v42_2_d0         | out       | 32       |
| v42_2_d1         | out       | 32       |
| v42_2_q0         | in        | 32       |
| v42_2_q1         | in        | 32       |
| v42_3_address0   | out       | 14       |
| v42_3_address1   | out       | 14       |
| v42_3_d0         | out       | 32       |
| v42_3_d1         | out       | 32       |
| v42_3_q0         | in        | 32       |
| v42_3_q1         | in        | 32       |
+------------------+-----------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| v39      | in        | float*   |
| v40      | in        | float*   |
| v41      | in        | float*   |
| v42      | out       | float*   |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+------------------+---------+----------+
| Argument | HW Interface     | HW Type | HW Usage |
+----------+------------------+---------+----------+
| v39      | v39_0_0_address0 | port    | offset   |
| v39      | v39_0_0_ce0      | port    |          |
| v39      | v39_0_0_d0       | port    |          |
| v39      | v39_0_0_q0       | port    |          |
| v39      | v39_0_0_we0      | port    |          |
| v39      | v39_0_0_address1 | port    | offset   |
| v39      | v39_0_0_ce1      | port    |          |
| v39      | v39_0_0_d1       | port    |          |
| v39      | v39_0_0_q1       | port    |          |
| v39      | v39_0_0_we1      | port    |          |
| v39      | v39_0_1_address0 | port    | offset   |
| v39      | v39_0_1_ce0      | port    |          |
| v39      | v39_0_1_d0       | port    |          |
| v39      | v39_0_1_q0       | port    |          |
| v39      | v39_0_1_we0      | port    |          |
| v39      | v39_0_1_address1 | port    | offset   |
| v39      | v39_0_1_ce1      | port    |          |
| v39      | v39_0_1_d1       | port    |          |
| v39      | v39_0_1_q1       | port    |          |
| v39      | v39_0_1_we1      | port    |          |
| v39      | v39_0_2_address0 | port    | offset   |
| v39      | v39_0_2_ce0      | port    |          |
| v39      | v39_0_2_d0       | port    |          |
| v39      | v39_0_2_q0       | port    |          |
| v39      | v39_0_2_we0      | port    |          |
| v39      | v39_0_2_address1 | port    | offset   |
| v39      | v39_0_2_ce1      | port    |          |
| v39      | v39_0_2_d1       | port    |          |
| v39      | v39_0_2_q1       | port    |          |
| v39      | v39_0_2_we1      | port    |          |
| v39      | v39_0_3_address0 | port    | offset   |
| v39      | v39_0_3_ce0      | port    |          |
| v39      | v39_0_3_d0       | port    |          |
| v39      | v39_0_3_q0       | port    |          |
| v39      | v39_0_3_we0      | port    |          |
| v39      | v39_0_3_address1 | port    | offset   |
| v39      | v39_0_3_ce1      | port    |          |
| v39      | v39_0_3_d1       | port    |          |
| v39      | v39_0_3_q1       | port    |          |
| v39      | v39_0_3_we1      | port    |          |
| v39      | v39_0_4_address0 | port    | offset   |
| v39      | v39_0_4_ce0      | port    |          |
| v39      | v39_0_4_d0       | port    |          |
| v39      | v39_0_4_q0       | port    |          |
| v39      | v39_0_4_we0      | port    |          |
| v39      | v39_0_4_address1 | port    | offset   |
| v39      | v39_0_4_ce1      | port    |          |
| v39      | v39_0_4_d1       | port    |          |
| v39      | v39_0_4_q1       | port    |          |
| v39      | v39_0_4_we1      | port    |          |
| v39      | v39_0_5_address0 | port    | offset   |
| v39      | v39_0_5_ce0      | port    |          |
| v39      | v39_0_5_d0       | port    |          |
| v39      | v39_0_5_q0       | port    |          |
| v39      | v39_0_5_we0      | port    |          |
| v39      | v39_0_5_address1 | port    | offset   |
| v39      | v39_0_5_ce1      | port    |          |
| v39      | v39_0_5_d1       | port    |          |
| v39      | v39_0_5_q1       | port    |          |
| v39      | v39_0_5_we1      | port    |          |
| v39      | v39_0_6_address0 | port    | offset   |
| v39      | v39_0_6_ce0      | port    |          |
| v39      | v39_0_6_d0       | port    |          |
| v39      | v39_0_6_q0       | port    |          |
| v39      | v39_0_6_we0      | port    |          |
| v39      | v39_0_6_address1 | port    | offset   |
| v39      | v39_0_6_ce1      | port    |          |
| v39      | v39_0_6_d1       | port    |          |
| v39      | v39_0_6_q1       | port    |          |
| v39      | v39_0_6_we1      | port    |          |
| v39      | v39_0_7_address0 | port    | offset   |
| v39      | v39_0_7_ce0      | port    |          |
| v39      | v39_0_7_d0       | port    |          |
| v39      | v39_0_7_q0       | port    |          |
| v39      | v39_0_7_we0      | port    |          |
| v39      | v39_0_7_address1 | port    | offset   |
| v39      | v39_0_7_ce1      | port    |          |
| v39      | v39_0_7_d1       | port    |          |
| v39      | v39_0_7_q1       | port    |          |
| v39      | v39_0_7_we1      | port    |          |
| v39      | v39_1_0_address0 | port    | offset   |
| v39      | v39_1_0_ce0      | port    |          |
| v39      | v39_1_0_d0       | port    |          |
| v39      | v39_1_0_q0       | port    |          |
| v39      | v39_1_0_we0      | port    |          |
| v39      | v39_1_0_address1 | port    | offset   |
| v39      | v39_1_0_ce1      | port    |          |
| v39      | v39_1_0_d1       | port    |          |
| v39      | v39_1_0_q1       | port    |          |
| v39      | v39_1_0_we1      | port    |          |
| v39      | v39_1_1_address0 | port    | offset   |
| v39      | v39_1_1_ce0      | port    |          |
| v39      | v39_1_1_d0       | port    |          |
| v39      | v39_1_1_q0       | port    |          |
| v39      | v39_1_1_we0      | port    |          |
| v39      | v39_1_1_address1 | port    | offset   |
| v39      | v39_1_1_ce1      | port    |          |
| v39      | v39_1_1_d1       | port    |          |
| v39      | v39_1_1_q1       | port    |          |
| v39      | v39_1_1_we1      | port    |          |
| v39      | v39_1_2_address0 | port    | offset   |
| v39      | v39_1_2_ce0      | port    |          |
| v39      | v39_1_2_d0       | port    |          |
| v39      | v39_1_2_q0       | port    |          |
| v39      | v39_1_2_we0      | port    |          |
| v39      | v39_1_2_address1 | port    | offset   |
| v39      | v39_1_2_ce1      | port    |          |
| v39      | v39_1_2_d1       | port    |          |
| v39      | v39_1_2_q1       | port    |          |
| v39      | v39_1_2_we1      | port    |          |
| v39      | v39_1_3_address0 | port    | offset   |
| v39      | v39_1_3_ce0      | port    |          |
| v39      | v39_1_3_d0       | port    |          |
| v39      | v39_1_3_q0       | port    |          |
| v39      | v39_1_3_we0      | port    |          |
| v39      | v39_1_3_address1 | port    | offset   |
| v39      | v39_1_3_ce1      | port    |          |
| v39      | v39_1_3_d1       | port    |          |
| v39      | v39_1_3_q1       | port    |          |
| v39      | v39_1_3_we1      | port    |          |
| v39      | v39_1_4_address0 | port    | offset   |
| v39      | v39_1_4_ce0      | port    |          |
| v39      | v39_1_4_d0       | port    |          |
| v39      | v39_1_4_q0       | port    |          |
| v39      | v39_1_4_we0      | port    |          |
| v39      | v39_1_4_address1 | port    | offset   |
| v39      | v39_1_4_ce1      | port    |          |
| v39      | v39_1_4_d1       | port    |          |
| v39      | v39_1_4_q1       | port    |          |
| v39      | v39_1_4_we1      | port    |          |
| v39      | v39_1_5_address0 | port    | offset   |
| v39      | v39_1_5_ce0      | port    |          |
| v39      | v39_1_5_d0       | port    |          |
| v39      | v39_1_5_q0       | port    |          |
| v39      | v39_1_5_we0      | port    |          |
| v39      | v39_1_5_address1 | port    | offset   |
| v39      | v39_1_5_ce1      | port    |          |
| v39      | v39_1_5_d1       | port    |          |
| v39      | v39_1_5_q1       | port    |          |
| v39      | v39_1_5_we1      | port    |          |
| v39      | v39_1_6_address0 | port    | offset   |
| v39      | v39_1_6_ce0      | port    |          |
| v39      | v39_1_6_d0       | port    |          |
| v39      | v39_1_6_q0       | port    |          |
| v39      | v39_1_6_we0      | port    |          |
| v39      | v39_1_6_address1 | port    | offset   |
| v39      | v39_1_6_ce1      | port    |          |
| v39      | v39_1_6_d1       | port    |          |
| v39      | v39_1_6_q1       | port    |          |
| v39      | v39_1_6_we1      | port    |          |
| v39      | v39_1_7_address0 | port    | offset   |
| v39      | v39_1_7_ce0      | port    |          |
| v39      | v39_1_7_d0       | port    |          |
| v39      | v39_1_7_q0       | port    |          |
| v39      | v39_1_7_we0      | port    |          |
| v39      | v39_1_7_address1 | port    | offset   |
| v39      | v39_1_7_ce1      | port    |          |
| v39      | v39_1_7_d1       | port    |          |
| v39      | v39_1_7_q1       | port    |          |
| v39      | v39_1_7_we1      | port    |          |
| v39      | v39_2_0_address0 | port    | offset   |
| v39      | v39_2_0_ce0      | port    |          |
| v39      | v39_2_0_d0       | port    |          |
| v39      | v39_2_0_q0       | port    |          |
| v39      | v39_2_0_we0      | port    |          |
| v39      | v39_2_0_address1 | port    | offset   |
| v39      | v39_2_0_ce1      | port    |          |
| v39      | v39_2_0_d1       | port    |          |
| v39      | v39_2_0_q1       | port    |          |
| v39      | v39_2_0_we1      | port    |          |
| v39      | v39_2_1_address0 | port    | offset   |
| v39      | v39_2_1_ce0      | port    |          |
| v39      | v39_2_1_d0       | port    |          |
| v39      | v39_2_1_q0       | port    |          |
| v39      | v39_2_1_we0      | port    |          |
| v39      | v39_2_1_address1 | port    | offset   |
| v39      | v39_2_1_ce1      | port    |          |
| v39      | v39_2_1_d1       | port    |          |
| v39      | v39_2_1_q1       | port    |          |
| v39      | v39_2_1_we1      | port    |          |
| v39      | v39_2_2_address0 | port    | offset   |
| v39      | v39_2_2_ce0      | port    |          |
| v39      | v39_2_2_d0       | port    |          |
| v39      | v39_2_2_q0       | port    |          |
| v39      | v39_2_2_we0      | port    |          |
| v39      | v39_2_2_address1 | port    | offset   |
| v39      | v39_2_2_ce1      | port    |          |
| v39      | v39_2_2_d1       | port    |          |
| v39      | v39_2_2_q1       | port    |          |
| v39      | v39_2_2_we1      | port    |          |
| v39      | v39_2_3_address0 | port    | offset   |
| v39      | v39_2_3_ce0      | port    |          |
| v39      | v39_2_3_d0       | port    |          |
| v39      | v39_2_3_q0       | port    |          |
| v39      | v39_2_3_we0      | port    |          |
| v39      | v39_2_3_address1 | port    | offset   |
| v39      | v39_2_3_ce1      | port    |          |
| v39      | v39_2_3_d1       | port    |          |
| v39      | v39_2_3_q1       | port    |          |
| v39      | v39_2_3_we1      | port    |          |
| v39      | v39_2_4_address0 | port    | offset   |
| v39      | v39_2_4_ce0      | port    |          |
| v39      | v39_2_4_d0       | port    |          |
| v39      | v39_2_4_q0       | port    |          |
| v39      | v39_2_4_we0      | port    |          |
| v39      | v39_2_4_address1 | port    | offset   |
| v39      | v39_2_4_ce1      | port    |          |
| v39      | v39_2_4_d1       | port    |          |
| v39      | v39_2_4_q1       | port    |          |
| v39      | v39_2_4_we1      | port    |          |
| v39      | v39_2_5_address0 | port    | offset   |
| v39      | v39_2_5_ce0      | port    |          |
| v39      | v39_2_5_d0       | port    |          |
| v39      | v39_2_5_q0       | port    |          |
| v39      | v39_2_5_we0      | port    |          |
| v39      | v39_2_5_address1 | port    | offset   |
| v39      | v39_2_5_ce1      | port    |          |
| v39      | v39_2_5_d1       | port    |          |
| v39      | v39_2_5_q1       | port    |          |
| v39      | v39_2_5_we1      | port    |          |
| v39      | v39_2_6_address0 | port    | offset   |
| v39      | v39_2_6_ce0      | port    |          |
| v39      | v39_2_6_d0       | port    |          |
| v39      | v39_2_6_q0       | port    |          |
| v39      | v39_2_6_we0      | port    |          |
| v39      | v39_2_6_address1 | port    | offset   |
| v39      | v39_2_6_ce1      | port    |          |
| v39      | v39_2_6_d1       | port    |          |
| v39      | v39_2_6_q1       | port    |          |
| v39      | v39_2_6_we1      | port    |          |
| v39      | v39_2_7_address0 | port    | offset   |
| v39      | v39_2_7_ce0      | port    |          |
| v39      | v39_2_7_d0       | port    |          |
| v39      | v39_2_7_q0       | port    |          |
| v39      | v39_2_7_we0      | port    |          |
| v39      | v39_2_7_address1 | port    | offset   |
| v39      | v39_2_7_ce1      | port    |          |
| v39      | v39_2_7_d1       | port    |          |
| v39      | v39_2_7_q1       | port    |          |
| v39      | v39_2_7_we1      | port    |          |
| v39      | v39_3_0_address0 | port    | offset   |
| v39      | v39_3_0_ce0      | port    |          |
| v39      | v39_3_0_d0       | port    |          |
| v39      | v39_3_0_q0       | port    |          |
| v39      | v39_3_0_we0      | port    |          |
| v39      | v39_3_0_address1 | port    | offset   |
| v39      | v39_3_0_ce1      | port    |          |
| v39      | v39_3_0_d1       | port    |          |
| v39      | v39_3_0_q1       | port    |          |
| v39      | v39_3_0_we1      | port    |          |
| v39      | v39_3_1_address0 | port    | offset   |
| v39      | v39_3_1_ce0      | port    |          |
| v39      | v39_3_1_d0       | port    |          |
| v39      | v39_3_1_q0       | port    |          |
| v39      | v39_3_1_we0      | port    |          |
| v39      | v39_3_1_address1 | port    | offset   |
| v39      | v39_3_1_ce1      | port    |          |
| v39      | v39_3_1_d1       | port    |          |
| v39      | v39_3_1_q1       | port    |          |
| v39      | v39_3_1_we1      | port    |          |
| v39      | v39_3_2_address0 | port    | offset   |
| v39      | v39_3_2_ce0      | port    |          |
| v39      | v39_3_2_d0       | port    |          |
| v39      | v39_3_2_q0       | port    |          |
| v39      | v39_3_2_we0      | port    |          |
| v39      | v39_3_2_address1 | port    | offset   |
| v39      | v39_3_2_ce1      | port    |          |
| v39      | v39_3_2_d1       | port    |          |
| v39      | v39_3_2_q1       | port    |          |
| v39      | v39_3_2_we1      | port    |          |
| v39      | v39_3_3_address0 | port    | offset   |
| v39      | v39_3_3_ce0      | port    |          |
| v39      | v39_3_3_d0       | port    |          |
| v39      | v39_3_3_q0       | port    |          |
| v39      | v39_3_3_we0      | port    |          |
| v39      | v39_3_3_address1 | port    | offset   |
| v39      | v39_3_3_ce1      | port    |          |
| v39      | v39_3_3_d1       | port    |          |
| v39      | v39_3_3_q1       | port    |          |
| v39      | v39_3_3_we1      | port    |          |
| v39      | v39_3_4_address0 | port    | offset   |
| v39      | v39_3_4_ce0      | port    |          |
| v39      | v39_3_4_d0       | port    |          |
| v39      | v39_3_4_q0       | port    |          |
| v39      | v39_3_4_we0      | port    |          |
| v39      | v39_3_4_address1 | port    | offset   |
| v39      | v39_3_4_ce1      | port    |          |
| v39      | v39_3_4_d1       | port    |          |
| v39      | v39_3_4_q1       | port    |          |
| v39      | v39_3_4_we1      | port    |          |
| v39      | v39_3_5_address0 | port    | offset   |
| v39      | v39_3_5_ce0      | port    |          |
| v39      | v39_3_5_d0       | port    |          |
| v39      | v39_3_5_q0       | port    |          |
| v39      | v39_3_5_we0      | port    |          |
| v39      | v39_3_5_address1 | port    | offset   |
| v39      | v39_3_5_ce1      | port    |          |
| v39      | v39_3_5_d1       | port    |          |
| v39      | v39_3_5_q1       | port    |          |
| v39      | v39_3_5_we1      | port    |          |
| v39      | v39_3_6_address0 | port    | offset   |
| v39      | v39_3_6_ce0      | port    |          |
| v39      | v39_3_6_d0       | port    |          |
| v39      | v39_3_6_q0       | port    |          |
| v39      | v39_3_6_we0      | port    |          |
| v39      | v39_3_6_address1 | port    | offset   |
| v39      | v39_3_6_ce1      | port    |          |
| v39      | v39_3_6_d1       | port    |          |
| v39      | v39_3_6_q1       | port    |          |
| v39      | v39_3_6_we1      | port    |          |
| v39      | v39_3_7_address0 | port    | offset   |
| v39      | v39_3_7_ce0      | port    |          |
| v39      | v39_3_7_d0       | port    |          |
| v39      | v39_3_7_q0       | port    |          |
| v39      | v39_3_7_we0      | port    |          |
| v39      | v39_3_7_address1 | port    | offset   |
| v39      | v39_3_7_ce1      | port    |          |
| v39      | v39_3_7_d1       | port    |          |
| v39      | v39_3_7_q1       | port    |          |
| v39      | v39_3_7_we1      | port    |          |
| v40      | v40_0_address0   | port    | offset   |
| v40      | v40_0_ce0        | port    |          |
| v40      | v40_0_d0         | port    |          |
| v40      | v40_0_q0         | port    |          |
| v40      | v40_0_we0        | port    |          |
| v40      | v40_0_address1   | port    | offset   |
| v40      | v40_0_ce1        | port    |          |
| v40      | v40_0_d1         | port    |          |
| v40      | v40_0_q1         | port    |          |
| v40      | v40_0_we1        | port    |          |
| v40      | v40_1_address0   | port    | offset   |
| v40      | v40_1_ce0        | port    |          |
| v40      | v40_1_d0         | port    |          |
| v40      | v40_1_q0         | port    |          |
| v40      | v40_1_we0        | port    |          |
| v40      | v40_1_address1   | port    | offset   |
| v40      | v40_1_ce1        | port    |          |
| v40      | v40_1_d1         | port    |          |
| v40      | v40_1_q1         | port    |          |
| v40      | v40_1_we1        | port    |          |
| v40      | v40_2_address0   | port    | offset   |
| v40      | v40_2_ce0        | port    |          |
| v40      | v40_2_d0         | port    |          |
| v40      | v40_2_q0         | port    |          |
| v40      | v40_2_we0        | port    |          |
| v40      | v40_2_address1   | port    | offset   |
| v40      | v40_2_ce1        | port    |          |
| v40      | v40_2_d1         | port    |          |
| v40      | v40_2_q1         | port    |          |
| v40      | v40_2_we1        | port    |          |
| v40      | v40_3_address0   | port    | offset   |
| v40      | v40_3_ce0        | port    |          |
| v40      | v40_3_d0         | port    |          |
| v40      | v40_3_q0         | port    |          |
| v40      | v40_3_we0        | port    |          |
| v40      | v40_3_address1   | port    | offset   |
| v40      | v40_3_ce1        | port    |          |
| v40      | v40_3_d1         | port    |          |
| v40      | v40_3_q1         | port    |          |
| v40      | v40_3_we1        | port    |          |
| v40      | v40_4_address0   | port    | offset   |
| v40      | v40_4_ce0        | port    |          |
| v40      | v40_4_d0         | port    |          |
| v40      | v40_4_q0         | port    |          |
| v40      | v40_4_we0        | port    |          |
| v40      | v40_4_address1   | port    | offset   |
| v40      | v40_4_ce1        | port    |          |
| v40      | v40_4_d1         | port    |          |
| v40      | v40_4_q1         | port    |          |
| v40      | v40_4_we1        | port    |          |
| v40      | v40_5_address0   | port    | offset   |
| v40      | v40_5_ce0        | port    |          |
| v40      | v40_5_d0         | port    |          |
| v40      | v40_5_q0         | port    |          |
| v40      | v40_5_we0        | port    |          |
| v40      | v40_5_address1   | port    | offset   |
| v40      | v40_5_ce1        | port    |          |
| v40      | v40_5_d1         | port    |          |
| v40      | v40_5_q1         | port    |          |
| v40      | v40_5_we1        | port    |          |
| v40      | v40_6_address0   | port    | offset   |
| v40      | v40_6_ce0        | port    |          |
| v40      | v40_6_d0         | port    |          |
| v40      | v40_6_q0         | port    |          |
| v40      | v40_6_we0        | port    |          |
| v40      | v40_6_address1   | port    | offset   |
| v40      | v40_6_ce1        | port    |          |
| v40      | v40_6_d1         | port    |          |
| v40      | v40_6_q1         | port    |          |
| v40      | v40_6_we1        | port    |          |
| v40      | v40_7_address0   | port    | offset   |
| v40      | v40_7_ce0        | port    |          |
| v40      | v40_7_d0         | port    |          |
| v40      | v40_7_q0         | port    |          |
| v40      | v40_7_we0        | port    |          |
| v40      | v40_7_address1   | port    | offset   |
| v40      | v40_7_ce1        | port    |          |
| v40      | v40_7_d1         | port    |          |
| v40      | v40_7_q1         | port    |          |
| v40      | v40_7_we1        | port    |          |
| v41      | v41_0_address0   | port    | offset   |
| v41      | v41_0_ce0        | port    |          |
| v41      | v41_0_d0         | port    |          |
| v41      | v41_0_q0         | port    |          |
| v41      | v41_0_we0        | port    |          |
| v41      | v41_0_address1   | port    | offset   |
| v41      | v41_0_ce1        | port    |          |
| v41      | v41_0_d1         | port    |          |
| v41      | v41_0_q1         | port    |          |
| v41      | v41_0_we1        | port    |          |
| v41      | v41_1_address0   | port    | offset   |
| v41      | v41_1_ce0        | port    |          |
| v41      | v41_1_d0         | port    |          |
| v41      | v41_1_q0         | port    |          |
| v41      | v41_1_we0        | port    |          |
| v41      | v41_1_address1   | port    | offset   |
| v41      | v41_1_ce1        | port    |          |
| v41      | v41_1_d1         | port    |          |
| v41      | v41_1_q1         | port    |          |
| v41      | v41_1_we1        | port    |          |
| v41      | v41_2_address0   | port    | offset   |
| v41      | v41_2_ce0        | port    |          |
| v41      | v41_2_d0         | port    |          |
| v41      | v41_2_q0         | port    |          |
| v41      | v41_2_we0        | port    |          |
| v41      | v41_2_address1   | port    | offset   |
| v41      | v41_2_ce1        | port    |          |
| v41      | v41_2_d1         | port    |          |
| v41      | v41_2_q1         | port    |          |
| v41      | v41_2_we1        | port    |          |
| v41      | v41_3_address0   | port    | offset   |
| v41      | v41_3_ce0        | port    |          |
| v41      | v41_3_d0         | port    |          |
| v41      | v41_3_q0         | port    |          |
| v41      | v41_3_we0        | port    |          |
| v41      | v41_3_address1   | port    | offset   |
| v41      | v41_3_ce1        | port    |          |
| v41      | v41_3_d1         | port    |          |
| v41      | v41_3_q1         | port    |          |
| v41      | v41_3_we1        | port    |          |
| v42      | v42_0_address0   | port    | offset   |
| v42      | v42_0_ce0        | port    |          |
| v42      | v42_0_d0         | port    |          |
| v42      | v42_0_q0         | port    |          |
| v42      | v42_0_we0        | port    |          |
| v42      | v42_0_address1   | port    | offset   |
| v42      | v42_0_ce1        | port    |          |
| v42      | v42_0_d1         | port    |          |
| v42      | v42_0_q1         | port    |          |
| v42      | v42_0_we1        | port    |          |
| v42      | v42_1_address0   | port    | offset   |
| v42      | v42_1_ce0        | port    |          |
| v42      | v42_1_d0         | port    |          |
| v42      | v42_1_q0         | port    |          |
| v42      | v42_1_we0        | port    |          |
| v42      | v42_1_address1   | port    | offset   |
| v42      | v42_1_ce1        | port    |          |
| v42      | v42_1_d1         | port    |          |
| v42      | v42_1_q1         | port    |          |
| v42      | v42_1_we1        | port    |          |
| v42      | v42_2_address0   | port    | offset   |
| v42      | v42_2_ce0        | port    |          |
| v42      | v42_2_d0         | port    |          |
| v42      | v42_2_q0         | port    |          |
| v42      | v42_2_we0        | port    |          |
| v42      | v42_2_address1   | port    | offset   |
| v42      | v42_2_ce1        | port    |          |
| v42      | v42_2_d1         | port    |          |
| v42      | v42_2_q1         | port    |          |
| v42      | v42_2_we1        | port    |          |
| v42      | v42_3_address0   | port    | offset   |
| v42      | v42_3_ce0        | port    |          |
| v42      | v42_3_d0         | port    |          |
| v42      | v42_3_q0         | port    |          |
| v42      | v42_3_we0        | port    |          |
| v42      | v42_3_address1   | port    | offset   |
| v42      | v42_3_ce1        | port    |          |
| v42      | v42_3_d1         | port    |          |
| v42      | v42_3_q1         | port    |          |
| v42      | v42_3_we1        | port    |          |
+----------+------------------+---------+----------+


================================================================
== Bind Op Report
================================================================
+----------------------------------------+-----+--------+------------+------+-----------+---------+
| Name                                   | DSP | Pragma | Variable   | Op   | Impl      | Latency |
+----------------------------------------+-----+--------+------------+------+-----------+---------+
| + forward                              | 194 |        |            |      |           |         |
|  + node2                               | 160 |        |            |      |           |         |
|    add_ln81_1_fu_1241_p2               |     |        | add_ln81_1 | add  | fabric    | 0       |
|    add_ln81_fu_1250_p2                 |     |        | add_ln81   | add  | fabric    | 0       |
|    add_ln82_fu_1334_p2                 |     |        | add_ln82   | add  | fabric    | 0       |
|    mul_5ns_9ns_13_1_1_U65              |     |        | mul_ln90   | mul  | auto      | 0       |
|    mul_6ns_9ns_14_1_1_U66              |     |        | mul_ln94   | mul  | auto      | 0       |
|    add_ln90_fu_1447_p2                 |     |        | add_ln90   | add  | fabric    | 0       |
|    add_ln94_fu_1550_p2                 |     |        | add_ln94   | add  | fabric    | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U33   | 3   |        | v36        | fmul | maxdsp    | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U34   | 3   |        | v36_1      | fmul | maxdsp    | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U35   | 3   |        | v36_2      | fmul | maxdsp    | 3       |
|    fadd_32ns_32ns_32_7_full_dsp_1_U1   | 2   |        | v37        | fadd | fulldsp   | 6       |
|    fadd_32ns_32ns_32_7_full_dsp_1_U2   | 2   |        | v37_3      | fadd | fulldsp   | 6       |
|    fadd_32ns_32ns_32_7_full_dsp_1_U3   | 2   |        | v37_4      | fadd | fulldsp   | 6       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U38   | 3   |        | v36_3      | fmul | maxdsp    | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U44   | 3   |        | v36_4      | fmul | maxdsp    | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U45   | 3   |        | v36_5      | fmul | maxdsp    | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U46   | 3   |        | v36_6      | fmul | maxdsp    | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U36   | 3   |        | v36_7      | fmul | maxdsp    | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U47   | 3   |        | v36_8      | fmul | maxdsp    | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U48   | 3   |        | v36_9      | fmul | maxdsp    | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U49   | 3   |        | v36_10     | fmul | maxdsp    | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U39   | 3   |        | v36_11     | fmul | maxdsp    | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U50   | 3   |        | v36_12     | fmul | maxdsp    | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U51   | 3   |        | v36_13     | fmul | maxdsp    | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U52   | 3   |        | v36_14     | fmul | maxdsp    | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U40   | 3   |        | v36_15     | fmul | maxdsp    | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U53   | 3   |        | v36_16     | fmul | maxdsp    | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U54   | 3   |        | v36_17     | fmul | maxdsp    | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U55   | 3   |        | v36_18     | fmul | maxdsp    | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U41   | 3   |        | v36_19     | fmul | maxdsp    | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U56   | 3   |        | v36_20     | fmul | maxdsp    | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U57   | 3   |        | v36_21     | fmul | maxdsp    | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U58   | 3   |        | v36_22     | fmul | maxdsp    | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U42   | 3   |        | v36_23     | fmul | maxdsp    | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U59   | 3   |        | v36_24     | fmul | maxdsp    | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U60   | 3   |        | v36_25     | fmul | maxdsp    | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U61   | 3   |        | v36_26     | fmul | maxdsp    | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U43   | 3   |        | v36_27     | fmul | maxdsp    | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U62   | 3   |        | v36_28     | fmul | maxdsp    | 3       |
|    fadd_32ns_32ns_32_7_full_dsp_1_U9   | 2   |        | tmp        | fadd | fulldsp   | 6       |
|    fadd_32ns_32ns_32_7_full_dsp_1_U10  | 2   |        | tmp1       | fadd | fulldsp   | 6       |
|    fadd_32ns_32ns_32_7_full_dsp_1_U23  | 2   |        | tmp2       | fadd | fulldsp   | 6       |
|    fadd_32ns_32ns_32_7_full_dsp_1_U11  | 2   |        | tmp3       | fadd | fulldsp   | 6       |
|    fadd_32ns_32ns_32_7_full_dsp_1_U12  | 2   |        | tmp4       | fadd | fulldsp   | 6       |
|    fadd_32ns_32ns_32_7_full_dsp_1_U24  | 2   |        | tmp5       | fadd | fulldsp   | 6       |
|    fadd_32ns_32ns_32_7_full_dsp_1_U30  | 2   |        | v37_5      | fadd | fulldsp   | 6       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U63   | 3   |        | v36_31     | fmul | maxdsp    | 3       |
|    fadd_32ns_32ns_32_7_full_dsp_1_U13  | 2   |        | tmp6       | fadd | fulldsp   | 6       |
|    fadd_32ns_32ns_32_7_full_dsp_1_U14  | 2   |        | tmp7       | fadd | fulldsp   | 6       |
|    fadd_32ns_32ns_32_7_full_dsp_1_U25  | 2   |        | tmp8       | fadd | fulldsp   | 6       |
|    fadd_32ns_32ns_32_7_full_dsp_1_U15  | 2   |        | tmp9       | fadd | fulldsp   | 6       |
|    fadd_32ns_32ns_32_7_full_dsp_1_U16  | 2   |        | tmp10      | fadd | fulldsp   | 6       |
|    fadd_32ns_32ns_32_7_full_dsp_1_U26  | 2   |        | tmp11      | fadd | fulldsp   | 6       |
|    fadd_32ns_32ns_32_7_full_dsp_1_U31  | 2   |        | v37_6      | fadd | fulldsp   | 6       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U64   | 3   |        | v36_29     | fmul | maxdsp    | 3       |
|    fadd_32ns_32ns_32_7_full_dsp_1_U17  | 2   |        | tmp12      | fadd | fulldsp   | 6       |
|    fadd_32ns_32ns_32_7_full_dsp_1_U18  | 2   |        | tmp13      | fadd | fulldsp   | 6       |
|    fadd_32ns_32ns_32_7_full_dsp_1_U27  | 2   |        | tmp14      | fadd | fulldsp   | 6       |
|    fadd_32ns_32ns_32_7_full_dsp_1_U19  | 2   |        | tmp15      | fadd | fulldsp   | 6       |
|    fadd_32ns_32ns_32_7_full_dsp_1_U20  | 2   |        | tmp16      | fadd | fulldsp   | 6       |
|    fadd_32ns_32ns_32_7_full_dsp_1_U28  | 2   |        | tmp17      | fadd | fulldsp   | 6       |
|    fadd_32ns_32ns_32_7_full_dsp_1_U32  | 2   |        | v37_7      | fadd | fulldsp   | 6       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U37   | 3   |        | v36_30     | fmul | maxdsp    | 3       |
|    fadd_32ns_32ns_32_7_full_dsp_1_U5   | 2   |        | tmp18      | fadd | fulldsp   | 6       |
|    fadd_32ns_32ns_32_7_full_dsp_1_U6   | 2   |        | tmp19      | fadd | fulldsp   | 6       |
|    fadd_32ns_32ns_32_7_full_dsp_1_U21  | 2   |        | tmp20      | fadd | fulldsp   | 6       |
|    fadd_32ns_32ns_32_7_full_dsp_1_U7   | 2   |        | tmp21      | fadd | fulldsp   | 6       |
|    fadd_32ns_32ns_32_7_full_dsp_1_U4   | 2   |        | tmp22      | fadd | fulldsp   | 6       |
|    fadd_32ns_32ns_32_7_full_dsp_1_U8   | 2   |        | tmp23      | fadd | fulldsp   | 6       |
|    fadd_32ns_32ns_32_7_full_dsp_1_U22  | 2   |        | tmp24      | fadd | fulldsp   | 6       |
|    fadd_32ns_32ns_32_7_full_dsp_1_U29  | 2   |        | v37_8      | fadd | fulldsp   | 6       |
|    add_ln83_fu_1376_p2                 |     |        | add_ln83   | add  | fabric    | 0       |
|    add_ln82_1_fu_1270_p2               |     |        | add_ln82_1 | add  | fabric    | 0       |
|  + node1                               | 33  |        |            |      |           |         |
|    add_ln47_1_fu_272_p2                |     |        | add_ln47_1 | add  | fabric    | 0       |
|    add_ln47_fu_284_p2                  |     |        | add_ln47   | add  | fabric    | 0       |
|    mac_muladd_6ns_8ns_8ns_14_4_1_U129  | 1   |        | mul_ln54   | mul  | dsp_slice | 3       |
|    mac_muladd_6ns_8ns_8ns_14_4_1_U129  | 1   |        | add_ln54   | add  | dsp_slice | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U121  | 3   |        | v19        | fmul | maxdsp    | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U122  | 3   |        | v20        | fmul | maxdsp    | 3       |
|    fadd_32ns_32ns_32_7_full_dsp_1_U117 | 2   |        | v21        | fadd | fulldsp   | 6       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U123  | 3   |        | v19_1      | fmul | maxdsp    | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U124  | 3   |        | v20_1      | fmul | maxdsp    | 3       |
|    fadd_32ns_32ns_32_7_full_dsp_1_U118 | 2   |        | v21_1      | fadd | fulldsp   | 6       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U125  | 3   |        | v19_2      | fmul | maxdsp    | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U126  | 3   |        | v20_2      | fmul | maxdsp    | 3       |
|    fadd_32ns_32ns_32_7_full_dsp_1_U119 | 2   |        | v21_2      | fadd | fulldsp   | 6       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U127  | 3   |        | v19_3      | fmul | maxdsp    | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U128  | 3   |        | v20_3      | fmul | maxdsp    | 3       |
|    fadd_32ns_32ns_32_7_full_dsp_1_U120 | 2   |        | v21_3      | fadd | fulldsp   | 6       |
|    add_ln48_fu_316_p2                  |     |        | add_ln48   | add  | fabric    | 0       |
|  + node0                               | 1   |        |            |      |           |         |
|    add_ln23_1_fu_174_p2                |     |        | add_ln23_1 | add  | fabric    | 0       |
|    add_ln23_fu_186_p2                  |     |        | add_ln23   | add  | fabric    | 0       |
|    mac_muladd_6ns_8ns_8ns_14_4_1_U143  | 1   |        | mul_ln30   | mul  | dsp_slice | 3       |
|    mac_muladd_6ns_8ns_8ns_14_4_1_U143  | 1   |        | add_ln30   | add  | dsp_slice | 3       |
|    add_ln24_fu_218_p2                  |     |        | add_ln24   | add  | fabric    | 0       |
+----------------------------------------+-----+--------+------------+------+-----------+---------+


================================================================
== Storage Report
================================================================
+------------+---------------+--------+------+------+--------+----------+--------+---------+------------------+
| Name       | Usage         | Type   | BRAM | URAM | Pragma | Variable | Impl   | Latency | Bitwidth, Depth, |
|            |               |        |      |      |        |          |        |         | Banks            |
+------------+---------------+--------+------+------+--------+----------+--------+---------+------------------+
| + forward  |               |        | 92   | 0    |        |          |        |         |                  |
|   v44_U    | fifo channel  | stream | 1    |      |        | v44      | memory | 0       | 32, 11000, 1     |
|   v44_1_U  | fifo channel  | stream | 1    |      |        | v44_1    | memory | 0       | 32, 11000, 1     |
|   v44_2_U  | fifo channel  | stream | 1    |      |        | v44_2    | memory | 0       | 32, 11000, 1     |
|   v44_3_U  | fifo channel  | stream | 1    |      |        | v44_3    | memory | 0       | 32, 11000, 1     |
|   v43_U    | fifo channel  | stream | 1    |      |        | v43      | memory | 0       | 32, 11000, 1     |
|   v43_1_U  | fifo channel  | stream | 1    |      |        | v43_1    | memory | 0       | 32, 11000, 1     |
|   v43_2_U  | fifo channel  | stream | 1    |      |        | v43_2    | memory | 0       | 32, 11000, 1     |
|   v43_3_U  | fifo channel  | stream | 1    |      |        | v43_3    | memory | 0       | 32, 11000, 1     |
|  + node2   |               |        | 84   | 0    |        |          |        |         |                  |
|    v26_U   | ram_s2p array |        | 21   |      |        | v26      | auto   | 1       | 32, 11000, 1     |
|    v26_1_U | ram_s2p array |        | 21   |      |        | v26_1    | auto   | 1       | 32, 11000, 1     |
|    v26_2_U | ram_s2p array |        | 21   |      |        | v26_2    | auto   | 1       | 32, 11000, 1     |
|    v26_3_U | ram_s2p array |        | 21   |      |        | v26_3    | auto   | 1       | 32, 11000, 1     |
+------------+---------------+--------+------+------+--------+----------+--------+---------+------------------+


================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------------+------------------------------------+----------------------------------+
| Type            | Options                            | Location                         |
+-----------------+------------------------------------+----------------------------------+
| array_partition | variable=v1 cyclic dim=1 factor=4  | src/gemm.cpp:21 in node0, v1     |
| pipeline        | II=1                               | src/gemm.cpp:25 in node0         |
| loop_flatten    |                                    | src/gemm.cpp:26 in node0         |
| array_partition | variable=v8 cyclic dim=1 factor=4  | src/gemm.cpp:45 in node1, v8     |
| pipeline        | II=1                               | src/gemm.cpp:49 in node1         |
| loop_flatten    |                                    | src/gemm.cpp:50 in node1         |
| array_partition | variable=v22 cyclic dim=1 factor=8 | src/gemm.cpp:73 in node2, v22    |
| array_partition | variable=v23 cyclic dim=1 factor=4 | src/gemm.cpp:75 in node2, v23    |
| array_partition | variable=v23 cyclic dim=2 factor=8 | src/gemm.cpp:76 in node2, v23    |
| array_partition | variable=v26 cyclic dim=1 factor=4 | src/gemm.cpp:79 in node2, v26    |
| pipeline        | II=1                               | src/gemm.cpp:84 in node2         |
| loop_flatten    |                                    | src/gemm.cpp:85 in node2         |
| dataflow        |                                    | src/gemm.cpp:117 in forward      |
| array_partition | variable=v39 cyclic dim=1 factor=4 | src/gemm.cpp:118 in forward, v39 |
| array_partition | variable=v39 cyclic dim=2 factor=8 | src/gemm.cpp:119 in forward, v39 |
| array_partition | variable=v40 cyclic dim=1 factor=8 | src/gemm.cpp:121 in forward, v40 |
| array_partition | variable=v41 cyclic dim=1 factor=4 | src/gemm.cpp:123 in forward, v41 |
| array_partition | variable=v42 cyclic dim=1 factor=4 | src/gemm.cpp:125 in forward, v42 |
| stream          | variable=v43 depth=11000           | src/gemm.cpp:128 in forward, v43 |
| stream          | variable=v44 depth=11000           | src/gemm.cpp:130 in forward, v44 |
+-----------------+------------------------------------+----------------------------------+


