# Basys3 Multiâ€‘Mode Watch/Stopwatch + UART

**Vivado Â· Verilog Â· Basys3 (Artixâ€‘7, xc7a35tâ€‘1cpg236â€‘1)**  
Digital **Watch/Stopwatch** with debounced inputs, 7â€‘segment display, and **UART remote control**.  
(â€» ë³¸ í”„ë¡œì íŠ¸ëŠ” ì¹´ë©”ë¼/SCCB ê¸°ëŠ¥ì„ í¬í•¨í•˜ì§€ ì•ŠìŠµë‹ˆë‹¤.)

---

## âœ¨ Features
- **Stopwatch**: Run/Stop í† ê¸€, Clear, **0.01â€¯s** í•´ìƒë„ (msecÂ·sec / minÂ·hour ë·° ì „í™˜)
- **Watch**: Up/Down ì‹œê°„ ì¡°ì •, **ë‹¨ìœ„ ì»¤ì„œ ì´ë™**(ë²„íŠ¼Â·UART)
- **Display**: 4â€‘digit 7â€‘seg, ì•½ **1â€¯kHz** ìŠ¤ìº”, **0.5â€¯s** dot blink
- **Inputs**: ë²„íŠ¼ **ë””ë°”ìš´ìŠ¤ + ë¼ì´ì§•ì—£ì§€** ê²€ì¶œ
- **UART Control**: PC í„°ë¯¸ë„ì—ì„œ ëª¨ë“œ/ë‹¨ìœ„/UpÂ·Down ë“± ì›ê²© ì œì–´

---

## ğŸ“¦ Repository
```
- baudrate.v
- btn_debounce.v
- demux.v
- fnd_controller.v
- led_mode.v
- mux_watch_swatch.v
- stopwatch.v
- stopwatch_cu.v
- stopwatch_dp.v
- sw_selector.v
- switch_controller.v
- top_uart_watch_stopwatch.v
- top_watch.v
- uart_controller.v
- uart_cu.v
- uart_rx.v
- uart_tx.v
- watch.v
- watch_cu.v
- watch_dp.v
docs/
 â””â”€ rtl_watch_uart_top.png
```

---

## ğŸ§© Top Modules
- **top_uart_watch_stopwatch** â€” Watch/Stopwatch + UART í†µí•© íƒ‘  
  I/O: `clk, rst, sw[1:0], btnU/D/L/R, rx, tx, fnd_data[7:0], fnd_com[3:0], led[3:0], led_pos[2:0]`
- **top_watch** â€” Watch ì „ìš© íƒ‘  
  I/O: `clk, rst, btnL/R/U/D, time_unit, watch_mode, state_led[2:0], fnd_data[7:0], fnd_com[3:0], led[3:0], led_pos[2:0]`

### Internal Blocks (ì¼ë¶€)
- `stopwatch_cu.v` / `stopwatch_dp.v` â€” 3ìƒíƒœ FSM + 100â€¯Hz í‹±, **msecâ†’secâ†’minâ†’hour** ì—°ì‡„ ì¹´ìš´í„°
- `watch_cu.v` / `watch_dp.v` â€” Up/Down/ì»¤ì„œ ì´ë™ ì œì–´ + BCD íƒ€ì„ ì¹´ìš´í„°
- `fnd_controller.v` â€” 7â€‘seg ë©€í‹°í”Œë ‰ì‹±(â‰ˆ1â€¯kHz), BCD ë³€í™˜, dot blink
- `btn_debounce.v` â€” ì‰¬í”„íŠ¸ í•„í„° + ë¼ì´ì§•ì—£ì§€ í„ìŠ¤
- `demux.v` â€” ëª¨ë“œë³„ ë²„íŠ¼ ë¼ìš°íŒ…(Stopwatch/Watch)
- `led_mode.v` â€” `sw[1:0]` ìƒíƒœë¥¼ LEDë¡œ ì‹œê°í™”
- `sw_selector.v`, `switch_controller.v` â€” ë¬¼ë¦¬ ìŠ¤ìœ„ì¹˜ì™€ **UART í† ê¸€** ë³‘í•©(ë¬¼ë¦¬ ìš°ì„ )
- `uart_rx.v`, `uart_tx.v`, `baudrate.v`, `uart_controller.v`, `uart_cu.v` â€” UART ìŠ¤íƒ

---

## ğŸ§­ System Block Diagram â€” Watch/Stopwatch + UART
![UART + Watch Top RTL](docs/rtl_watch_uart_top.png)

**êµ¬ì„± ì„¤ëª…**
- **U_UART (uart_controller)**: UART RX/TX ë° ë³´ì˜¤ìœ¨ ë¶„ì£¼. ìˆ˜ì‹  ë°”ì´íŠ¸(`rx_data[7:0]`)ì™€ ì™„ë£Œ í„ìŠ¤(`rx_done`) ì œê³µ.
- **U_CU (uart_cu)**: ìˆ˜ì‹  ë¬¸ìë¥¼ í•´ì„í•´ **ê°€ìƒ ë²„íŠ¼ í„ìŠ¤** `btn_uart[3:0]` ìƒì„± (Up/Down/Run/Clear).
- **OR ê²°í•©(RTL_OR)**: ë¬¼ë¦¬ ë²„íŠ¼(btnU/D/L/R)ê³¼ **UART ë²„íŠ¼**ì„ OR ê²°í•©í•´ ë‹¨ì¼ í„ìŠ¤(â€¦_all_i) ìƒì„±.
- **U_SW_SEL (sw_selector)**: ë¬¼ë¦¬ ìŠ¤ìœ„ì¹˜ `sw[1:0]`ì™€ UART í† ê¸€ì„ ë³‘í•©í•´ ìµœì¢… `sw_final[1:0]` ìƒì„±(ë¬¼ë¦¬ ìš°ì„ ).
- **U_TOP_WATCH (top_watch)**: ìµœì¢… ë²„íŠ¼/ìŠ¤ìœ„ì¹˜ ì‹ í˜¸ë¡œ Watch/Stopwatch ë¡œì§ êµ¬ë™.  
  ì¶œë ¥: `fnd_com[3:0]`, `fnd_data[7:0]`, `led[3:0]`, `led_pos[2:0]`.

**ì‹ í˜¸ ëŒ€ì‘**
- `sw_final[0]` â†’ **time_unit** (msecÂ·sec â†” minÂ·hour)  
- `sw_final[1]` â†’ **watch_mode** (Stopwatch â†” Watch)

---

## ğŸ•¹ Controls
| ì…ë ¥ | ì˜ë¯¸ | ë¹„ê³  |
|---|---|---|
| `sw[1]` | ëª¨ë“œ | 0=Stopwatch / 1=Watch |
| `sw[0]` | ë·° ë‹¨ìœ„ | 0=msecÂ·sec / 1=minÂ·hour |
| `btnR` | ì‹¤í–‰/ì •ì§€(Stopwatch) | |
| `btnL` | ì´ˆê¸°í™”(Stopwatch) | |
| `btnU` | ì—…(Watch) | |
| `btnD` | ë‹¤ìš´(Watch) | |

### UART
- ë³´ì˜¤ìœ¨: `baudrate.v` íŒŒë¼ë¯¸í„° (ì˜ˆ: **115200 8N1**)
- ë‹¨ì¼ ë¬¸ì ëª…ë ¹(ì˜ˆì‹œ): `m`=ëª¨ë“œ í† ê¸€, `u`=ì—…, `d`=ë‹¤ìš´, `c`=ì»¤ì„œ ì´ë™, `v`=ë·° ë‹¨ìœ„ í† ê¸€  
  > ì‹¤ì œ ë§¤í•‘ì€ `uart_controller.v`/`uart_cu.v` êµ¬í˜„ì— ë§ì¶° READMEì— í™•ì •í•˜ì„¸ìš”.

---

## ğŸ”§ Build (Vivado)
1. Board: **Basys3 (xc7a35tâ€‘1cpg236â€‘1)** í”„ë¡œì íŠ¸ ìƒì„±  
2. Sources ì¶”ê°€: ìœ„ Verilog íŒŒì¼ ì¶”ê°€  
3. Constraints: Basys3 XDC + `create_clock -period 10.0 [get_ports clk]`  
4. Top ì„ íƒ: `top_uart_watch_stopwatch` ë˜ëŠ” `top_watch`  
5. **Run Synthesis â†’ Implementation â†’ Generate Bitstream â†’ Program Device**

---

## ğŸ§ª Quick Test
- **Stopwatch**: `btnR` í† ê¸€, `btnL` ì´ˆê¸°í™”, dot 0.5â€¯s ì ë©¸ í™•ì¸  
- **Watch**: `sw[1]=1`ì—ì„œ Up/Down ì¡°ì •, ë‹¨ìœ„ ì»¤ì„œ ì´ë™ í™•ì¸  
- **UART**: í„°ë¯¸ë„ ì—°ê²° â†’ ë‹¨ë¬¸ ëª…ë ¹ ì „ì†¡ â†’ ëª¨ë“œ/ë‹¨ìœ„/UpÂ·Down ë°˜ì‘ í™•ì¸

---

## ğŸ“‹ TODO
- [ ] UART ëª…ë ¹ í…Œì´ë¸” READMEì— í™•ì •/ê¸°ì¬  
- [ ] ìµœì¢… Basys3 **XDC í•€ë§µ** ê³µê°œ  
- [ ] (ì˜µì…˜) SR04, DHT11 ëª¨ë“ˆ í†µí•© ë° 7â€‘seg í‘œì‹œ í¬ë§· ì •ì˜

---

## ğŸ“œ License
MIT (ë˜ëŠ” ì„ í˜¸ ë¼ì´ì„ ìŠ¤)
