Timing Analyzer report for OV5640
Thu Apr 14 21:56:33 2022
Quartus Prime Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'cmos2_reg_config:cmos_config_2|clock_20k'
 13. Slow 1200mV 85C Model Setup: 'cmos2_reg_config:cmos_config_1|clock_20k'
 14. Slow 1200mV 85C Model Setup: 'CMOS2_PCLK'
 15. Slow 1200mV 85C Model Setup: 'CMOS1_PCLK'
 16. Slow 1200mV 85C Model Setup: 'u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]'
 17. Slow 1200mV 85C Model Setup: 'u_clok_pll|altpll_component|auto_generated|pll1|clk[1]'
 18. Slow 1200mV 85C Model Setup: 'CLOCK_50'
 19. Slow 1200mV 85C Model Setup: 'u_clok_pll|altpll_component|auto_generated|pll1|clk[0]'
 20. Slow 1200mV 85C Model Hold: 'u_clok_pll|altpll_component|auto_generated|pll1|clk[1]'
 21. Slow 1200mV 85C Model Hold: 'CMOS2_PCLK'
 22. Slow 1200mV 85C Model Hold: 'u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]'
 23. Slow 1200mV 85C Model Hold: 'u_clok_pll|altpll_component|auto_generated|pll1|clk[0]'
 24. Slow 1200mV 85C Model Hold: 'cmos2_reg_config:cmos_config_2|clock_20k'
 25. Slow 1200mV 85C Model Hold: 'CLOCK_50'
 26. Slow 1200mV 85C Model Hold: 'cmos2_reg_config:cmos_config_1|clock_20k'
 27. Slow 1200mV 85C Model Hold: 'CMOS1_PCLK'
 28. Slow 1200mV 85C Model Recovery: 'u_clok_pll|altpll_component|auto_generated|pll1|clk[0]'
 29. Slow 1200mV 85C Model Recovery: 'u_clok_pll|altpll_component|auto_generated|pll1|clk[1]'
 30. Slow 1200mV 85C Model Recovery: 'CMOS1_PCLK'
 31. Slow 1200mV 85C Model Recovery: 'CMOS2_PCLK'
 32. Slow 1200mV 85C Model Recovery: 'cmos2_reg_config:cmos_config_2|clock_20k'
 33. Slow 1200mV 85C Model Recovery: 'cmos2_reg_config:cmos_config_1|clock_20k'
 34. Slow 1200mV 85C Model Recovery: 'u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]'
 35. Slow 1200mV 85C Model Removal: 'cmos2_reg_config:cmos_config_1|clock_20k'
 36. Slow 1200mV 85C Model Removal: 'cmos2_reg_config:cmos_config_2|clock_20k'
 37. Slow 1200mV 85C Model Removal: 'CMOS1_PCLK'
 38. Slow 1200mV 85C Model Removal: 'CMOS2_PCLK'
 39. Slow 1200mV 85C Model Removal: 'u_clok_pll|altpll_component|auto_generated|pll1|clk[0]'
 40. Slow 1200mV 85C Model Removal: 'u_clok_pll|altpll_component|auto_generated|pll1|clk[1]'
 41. Slow 1200mV 85C Model Removal: 'u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]'
 42. Slow 1200mV 85C Model Metastability Summary
 43. Slow 1200mV 0C Model Fmax Summary
 44. Slow 1200mV 0C Model Setup Summary
 45. Slow 1200mV 0C Model Hold Summary
 46. Slow 1200mV 0C Model Recovery Summary
 47. Slow 1200mV 0C Model Removal Summary
 48. Slow 1200mV 0C Model Minimum Pulse Width Summary
 49. Slow 1200mV 0C Model Setup: 'cmos2_reg_config:cmos_config_2|clock_20k'
 50. Slow 1200mV 0C Model Setup: 'cmos2_reg_config:cmos_config_1|clock_20k'
 51. Slow 1200mV 0C Model Setup: 'CMOS2_PCLK'
 52. Slow 1200mV 0C Model Setup: 'CMOS1_PCLK'
 53. Slow 1200mV 0C Model Setup: 'u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]'
 54. Slow 1200mV 0C Model Setup: 'u_clok_pll|altpll_component|auto_generated|pll1|clk[1]'
 55. Slow 1200mV 0C Model Setup: 'CLOCK_50'
 56. Slow 1200mV 0C Model Setup: 'u_clok_pll|altpll_component|auto_generated|pll1|clk[0]'
 57. Slow 1200mV 0C Model Hold: 'u_clok_pll|altpll_component|auto_generated|pll1|clk[1]'
 58. Slow 1200mV 0C Model Hold: 'CMOS2_PCLK'
 59. Slow 1200mV 0C Model Hold: 'u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]'
 60. Slow 1200mV 0C Model Hold: 'u_clok_pll|altpll_component|auto_generated|pll1|clk[0]'
 61. Slow 1200mV 0C Model Hold: 'cmos2_reg_config:cmos_config_1|clock_20k'
 62. Slow 1200mV 0C Model Hold: 'cmos2_reg_config:cmos_config_2|clock_20k'
 63. Slow 1200mV 0C Model Hold: 'CLOCK_50'
 64. Slow 1200mV 0C Model Hold: 'CMOS1_PCLK'
 65. Slow 1200mV 0C Model Recovery: 'u_clok_pll|altpll_component|auto_generated|pll1|clk[0]'
 66. Slow 1200mV 0C Model Recovery: 'u_clok_pll|altpll_component|auto_generated|pll1|clk[1]'
 67. Slow 1200mV 0C Model Recovery: 'CMOS1_PCLK'
 68. Slow 1200mV 0C Model Recovery: 'CMOS2_PCLK'
 69. Slow 1200mV 0C Model Recovery: 'cmos2_reg_config:cmos_config_2|clock_20k'
 70. Slow 1200mV 0C Model Recovery: 'cmos2_reg_config:cmos_config_1|clock_20k'
 71. Slow 1200mV 0C Model Recovery: 'u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]'
 72. Slow 1200mV 0C Model Removal: 'cmos2_reg_config:cmos_config_1|clock_20k'
 73. Slow 1200mV 0C Model Removal: 'cmos2_reg_config:cmos_config_2|clock_20k'
 74. Slow 1200mV 0C Model Removal: 'CMOS1_PCLK'
 75. Slow 1200mV 0C Model Removal: 'CMOS2_PCLK'
 76. Slow 1200mV 0C Model Removal: 'u_clok_pll|altpll_component|auto_generated|pll1|clk[0]'
 77. Slow 1200mV 0C Model Removal: 'u_clok_pll|altpll_component|auto_generated|pll1|clk[1]'
 78. Slow 1200mV 0C Model Removal: 'u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]'
 79. Slow 1200mV 0C Model Metastability Summary
 80. Fast 1200mV 0C Model Setup Summary
 81. Fast 1200mV 0C Model Hold Summary
 82. Fast 1200mV 0C Model Recovery Summary
 83. Fast 1200mV 0C Model Removal Summary
 84. Fast 1200mV 0C Model Minimum Pulse Width Summary
 85. Fast 1200mV 0C Model Setup: 'cmos2_reg_config:cmos_config_2|clock_20k'
 86. Fast 1200mV 0C Model Setup: 'cmos2_reg_config:cmos_config_1|clock_20k'
 87. Fast 1200mV 0C Model Setup: 'u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]'
 88. Fast 1200mV 0C Model Setup: 'CMOS2_PCLK'
 89. Fast 1200mV 0C Model Setup: 'CMOS1_PCLK'
 90. Fast 1200mV 0C Model Setup: 'u_clok_pll|altpll_component|auto_generated|pll1|clk[1]'
 91. Fast 1200mV 0C Model Setup: 'CLOCK_50'
 92. Fast 1200mV 0C Model Setup: 'u_clok_pll|altpll_component|auto_generated|pll1|clk[0]'
 93. Fast 1200mV 0C Model Hold: 'u_clok_pll|altpll_component|auto_generated|pll1|clk[1]'
 94. Fast 1200mV 0C Model Hold: 'u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]'
 95. Fast 1200mV 0C Model Hold: 'CMOS2_PCLK'
 96. Fast 1200mV 0C Model Hold: 'u_clok_pll|altpll_component|auto_generated|pll1|clk[0]'
 97. Fast 1200mV 0C Model Hold: 'CMOS1_PCLK'
 98. Fast 1200mV 0C Model Hold: 'CLOCK_50'
 99. Fast 1200mV 0C Model Hold: 'cmos2_reg_config:cmos_config_2|clock_20k'
100. Fast 1200mV 0C Model Hold: 'cmos2_reg_config:cmos_config_1|clock_20k'
101. Fast 1200mV 0C Model Recovery: 'u_clok_pll|altpll_component|auto_generated|pll1|clk[0]'
102. Fast 1200mV 0C Model Recovery: 'u_clok_pll|altpll_component|auto_generated|pll1|clk[1]'
103. Fast 1200mV 0C Model Recovery: 'CMOS1_PCLK'
104. Fast 1200mV 0C Model Recovery: 'CMOS2_PCLK'
105. Fast 1200mV 0C Model Recovery: 'cmos2_reg_config:cmos_config_2|clock_20k'
106. Fast 1200mV 0C Model Recovery: 'cmos2_reg_config:cmos_config_1|clock_20k'
107. Fast 1200mV 0C Model Recovery: 'u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]'
108. Fast 1200mV 0C Model Removal: 'cmos2_reg_config:cmos_config_1|clock_20k'
109. Fast 1200mV 0C Model Removal: 'cmos2_reg_config:cmos_config_2|clock_20k'
110. Fast 1200mV 0C Model Removal: 'CMOS1_PCLK'
111. Fast 1200mV 0C Model Removal: 'CMOS2_PCLK'
112. Fast 1200mV 0C Model Removal: 'u_clok_pll|altpll_component|auto_generated|pll1|clk[0]'
113. Fast 1200mV 0C Model Removal: 'u_clok_pll|altpll_component|auto_generated|pll1|clk[1]'
114. Fast 1200mV 0C Model Removal: 'u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]'
115. Fast 1200mV 0C Model Metastability Summary
116. Multicorner Timing Analysis Summary
117. Board Trace Model Assignments
118. Input Transition Times
119. Signal Integrity Metrics (Slow 1200mv 0c Model)
120. Signal Integrity Metrics (Slow 1200mv 85c Model)
121. Signal Integrity Metrics (Fast 1200mv 0c Model)
122. Setup Transfers
123. Hold Transfers
124. Recovery Transfers
125. Removal Transfers
126. Report TCCS
127. Report RSKM
128. Unconstrained Paths Summary
129. Clock Status Summary
130. Unconstrained Input Ports
131. Unconstrained Output Ports
132. Unconstrained Input Ports
133. Unconstrained Output Ports
134. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+---------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                         ;
+-----------------------+---------------------------------------------------------+
; Quartus Prime Version ; Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                                  ;
; Revision Name         ; OV5640                                                  ;
; Device Family         ; Cyclone IV E                                            ;
; Device Name           ; EP4CE6F17C8                                             ;
; Timing Models         ; Final                                                   ;
; Delay Model           ; Combined                                                ;
; Rise/Fall Delays      ; Enabled                                                 ;
+-----------------------+---------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.23        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   9.7%      ;
;     Processor 3            ;   6.9%      ;
;     Processor 4            ;   6.4%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                                                                       ;
+------------------------------------------------------------------------------+-----------+--------+------------+--------+--------+------------+-----------+-------------+--------+--------+-----------+------------+----------+----------+--------------------------------------------------------------------------------+----------------------------------------------------------------------------------+
; Clock Name                                                                   ; Type      ; Period ; Frequency  ; Rise   ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase  ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                                                                         ; Targets                                                                          ;
+------------------------------------------------------------------------------+-----------+--------+------------+--------+--------+------------+-----------+-------------+--------+--------+-----------+------------+----------+----------+--------------------------------------------------------------------------------+----------------------------------------------------------------------------------+
; CLOCK_50                                                                     ; Base      ; 20.000 ; 50.0 MHz   ; 0.000  ; 10.000 ;            ;           ;             ;        ;        ;           ;            ;          ;          ;                                                                                ; { CLOCK_50 }                                                                     ;
; CMOS1_PCLK                                                                   ; Base      ; 1.000  ; 1000.0 MHz ; 0.000  ; 0.500  ;            ;           ;             ;        ;        ;           ;            ;          ;          ;                                                                                ; { CMOS1_PCLK }                                                                   ;
; CMOS2_PCLK                                                                   ; Base      ; 1.000  ; 1000.0 MHz ; 0.000  ; 0.500  ;            ;           ;             ;        ;        ;           ;            ;          ;          ;                                                                                ; { CMOS2_PCLK }                                                                   ;
; cmos2_reg_config:cmos_config_1|clock_20k                                     ; Base      ; 1.000  ; 1000.0 MHz ; 0.000  ; 0.500  ;            ;           ;             ;        ;        ;           ;            ;          ;          ;                                                                                ; { cmos2_reg_config:cmos_config_1|clock_20k }                                     ;
; cmos2_reg_config:cmos_config_2|clock_20k                                     ; Base      ; 1.000  ; 1000.0 MHz ; 0.000  ; 0.500  ;            ;           ;             ;        ;        ;           ;            ;          ;          ;                                                                                ; { cmos2_reg_config:cmos_config_2|clock_20k }                                     ;
; u_clok_pll|altpll_component|auto_generated|pll1|clk[0]                       ; Generated ; 39.716 ; 25.18 MHz  ; 0.000  ; 19.858 ; 50.00      ; 280       ; 141         ;        ;        ;           ;            ; false    ; CLOCK_50 ; u_clok_pll|altpll_component|auto_generated|pll1|inclk[0]                       ; { u_clok_pll|altpll_component|auto_generated|pll1|clk[0] }                       ;
; u_clok_pll|altpll_component|auto_generated|pll1|clk[1]                       ; Generated ; 41.702 ; 23.98 MHz  ; 0.000  ; 20.851 ; 50.00      ; 98        ; 47          ;        ;        ;           ;            ; false    ; CLOCK_50 ; u_clok_pll|altpll_component|auto_generated|pll1|inclk[0]                       ; { u_clok_pll|altpll_component|auto_generated|pll1|clk[1] }                       ;
; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 10.000 ; 100.0 MHz  ; 0.000  ; 5.000  ; 50.00      ; 1         ; 2           ;        ;        ;           ;            ; false    ; CLOCK_50 ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|inclk[0] ; { u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] } ;
; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 10.000 ; 100.0 MHz  ; -3.000 ; 2.000  ; 50.00      ; 1         ; 2           ; -108.0 ;        ;           ;            ; false    ; CLOCK_50 ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|inclk[0] ; { u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[1] } ;
+------------------------------------------------------------------------------+-----------+--------+------------+--------+--------+------------+-----------+-------------+--------+--------+-----------+------------+----------+----------+--------------------------------------------------------------------------------+----------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                 ;
+------------+-----------------+------------------------------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                                                   ; Note ;
+------------+-----------------+------------------------------------------------------------------------------+------+
; 110.68 MHz ; 110.68 MHz      ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 131.23 MHz ; 131.23 MHz      ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0]                       ;      ;
; 141.3 MHz  ; 141.3 MHz       ; CLOCK_50                                                                     ;      ;
; 178.35 MHz ; 178.35 MHz      ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1]                       ;      ;
; 193.16 MHz ; 193.16 MHz      ; cmos2_reg_config:cmos_config_2|clock_20k                                     ;      ;
; 200.76 MHz ; 200.76 MHz      ; cmos2_reg_config:cmos_config_1|clock_20k                                     ;      ;
; 214.5 MHz  ; 214.5 MHz       ; CMOS2_PCLK                                                                   ;      ;
; 237.25 MHz ; 237.25 MHz      ; CMOS1_PCLK                                                                   ;      ;
+------------+-----------------+------------------------------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                                   ;
+------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                        ; Slack  ; End Point TNS ;
+------------------------------------------------------------------------------+--------+---------------+
; cmos2_reg_config:cmos_config_2|clock_20k                                     ; -4.177 ; -139.809      ;
; cmos2_reg_config:cmos_config_1|clock_20k                                     ; -3.981 ; -143.171      ;
; CMOS2_PCLK                                                                   ; -3.662 ; -185.376      ;
; CMOS1_PCLK                                                                   ; -3.215 ; -172.520      ;
; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; -2.205 ; -2.205        ;
; u_clok_pll|altpll_component|auto_generated|pll1|clk[1]                       ; 0.265  ; 0.000         ;
; CLOCK_50                                                                     ; 12.923 ; 0.000         ;
; u_clok_pll|altpll_component|auto_generated|pll1|clk[0]                       ; 32.096 ; 0.000         ;
+------------------------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                                                    ;
+------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                        ; Slack  ; End Point TNS ;
+------------------------------------------------------------------------------+--------+---------------+
; u_clok_pll|altpll_component|auto_generated|pll1|clk[1]                       ; -1.064 ; -2.126        ;
; CMOS2_PCLK                                                                   ; 0.389  ; 0.000         ;
; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.420  ; 0.000         ;
; u_clok_pll|altpll_component|auto_generated|pll1|clk[0]                       ; 0.447  ; 0.000         ;
; cmos2_reg_config:cmos_config_2|clock_20k                                     ; 0.452  ; 0.000         ;
; CLOCK_50                                                                     ; 0.453  ; 0.000         ;
; cmos2_reg_config:cmos_config_1|clock_20k                                     ; 0.453  ; 0.000         ;
; CMOS1_PCLK                                                                   ; 0.480  ; 0.000         ;
+------------------------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                                                ;
+------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                        ; Slack  ; End Point TNS ;
+------------------------------------------------------------------------------+--------+---------------+
; u_clok_pll|altpll_component|auto_generated|pll1|clk[0]                       ; -4.851 ; -835.355      ;
; u_clok_pll|altpll_component|auto_generated|pll1|clk[1]                       ; -3.634 ; -59.939       ;
; CMOS1_PCLK                                                                   ; -3.011 ; -205.147      ;
; CMOS2_PCLK                                                                   ; -2.802 ; -212.994      ;
; cmos2_reg_config:cmos_config_2|clock_20k                                     ; -1.004 ; -17.554       ;
; cmos2_reg_config:cmos_config_1|clock_20k                                     ; -0.911 ; -14.442       ;
; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 4.167  ; 0.000         ;
+------------------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                                                ;
+------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                        ; Slack ; End Point TNS ;
+------------------------------------------------------------------------------+-------+---------------+
; cmos2_reg_config:cmos_config_1|clock_20k                                     ; 0.831 ; 0.000         ;
; cmos2_reg_config:cmos_config_2|clock_20k                                     ; 1.037 ; 0.000         ;
; CMOS1_PCLK                                                                   ; 1.481 ; 0.000         ;
; CMOS2_PCLK                                                                   ; 1.600 ; 0.000         ;
; u_clok_pll|altpll_component|auto_generated|pll1|clk[0]                       ; 1.949 ; 0.000         ;
; u_clok_pll|altpll_component|auto_generated|pll1|clk[1]                       ; 2.630 ; 0.000         ;
; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 2.863 ; 0.000         ;
+------------------------------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                                     ;
+------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                        ; Slack  ; End Point TNS ;
+------------------------------------------------------------------------------+--------+---------------+
; CMOS1_PCLK                                                                   ; -3.201 ; -184.164      ;
; CMOS2_PCLK                                                                   ; -3.201 ; -184.164      ;
; cmos2_reg_config:cmos_config_1|clock_20k                                     ; -1.487 ; -68.402       ;
; cmos2_reg_config:cmos_config_2|clock_20k                                     ; -1.487 ; -68.402       ;
; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 4.687  ; 0.000         ;
; CLOCK_50                                                                     ; 9.783  ; 0.000         ;
; u_clok_pll|altpll_component|auto_generated|pll1|clk[0]                       ; 19.554 ; 0.000         ;
; u_clok_pll|altpll_component|auto_generated|pll1|clk[1]                       ; 20.556 ; 0.000         ;
+------------------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'cmos2_reg_config:cmos_config_2|clock_20k'                                                                                                                                                           ;
+--------+---------------------------------------------+---------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                   ; To Node                                     ; Launch Clock                             ; Latch Clock                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------+---------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; -4.177 ; cmos2_reg_config:cmos_config_2|reg_index[1] ; cmos2_reg_config:cmos_config_2|i2c_data[10] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.080     ; 5.098      ;
; -4.177 ; cmos2_reg_config:cmos_config_2|reg_index[1] ; cmos2_reg_config:cmos_config_2|i2c_data[9]  ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.080     ; 5.098      ;
; -4.130 ; cmos2_reg_config:cmos_config_2|reg_index[1] ; cmos2_reg_config:cmos_config_2|i2c_data[5]  ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.082     ; 5.049      ;
; -4.100 ; cmos2_reg_config:cmos_config_2|reg_index[1] ; cmos2_reg_config:cmos_config_2|i2c_data[1]  ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.080     ; 5.021      ;
; -4.074 ; cmos2_reg_config:cmos_config_2|reg_index[2] ; cmos2_reg_config:cmos_config_2|i2c_data[10] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.080     ; 4.995      ;
; -4.074 ; cmos2_reg_config:cmos_config_2|reg_index[2] ; cmos2_reg_config:cmos_config_2|i2c_data[9]  ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.080     ; 4.995      ;
; -4.029 ; cmos2_reg_config:cmos_config_2|reg_index[1] ; cmos2_reg_config:cmos_config_2|i2c_data[6]  ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.085     ; 4.945      ;
; -4.027 ; cmos2_reg_config:cmos_config_2|reg_index[2] ; cmos2_reg_config:cmos_config_2|i2c_data[5]  ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.082     ; 4.946      ;
; -4.025 ; cmos2_reg_config:cmos_config_2|reg_index[1] ; cmos2_reg_config:cmos_config_2|i2c_data[22] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.083     ; 4.943      ;
; -4.025 ; cmos2_reg_config:cmos_config_2|reg_index[1] ; cmos2_reg_config:cmos_config_2|i2c_data[20] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.083     ; 4.943      ;
; -4.025 ; cmos2_reg_config:cmos_config_2|reg_index[1] ; cmos2_reg_config:cmos_config_2|i2c_data[21] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.083     ; 4.943      ;
; -3.997 ; cmos2_reg_config:cmos_config_2|reg_index[2] ; cmos2_reg_config:cmos_config_2|i2c_data[1]  ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.080     ; 4.918      ;
; -3.993 ; cmos2_reg_config:cmos_config_2|reg_index[1] ; cmos2_reg_config:cmos_config_2|i2c_data[4]  ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.085     ; 4.909      ;
; -3.968 ; cmos2_reg_config:cmos_config_2|reg_index[6] ; cmos2_reg_config:cmos_config_2|i2c_data[10] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.080     ; 4.889      ;
; -3.968 ; cmos2_reg_config:cmos_config_2|reg_index[6] ; cmos2_reg_config:cmos_config_2|i2c_data[9]  ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.080     ; 4.889      ;
; -3.926 ; cmos2_reg_config:cmos_config_2|reg_index[2] ; cmos2_reg_config:cmos_config_2|i2c_data[6]  ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.085     ; 4.842      ;
; -3.922 ; cmos2_reg_config:cmos_config_2|reg_index[2] ; cmos2_reg_config:cmos_config_2|i2c_data[22] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.083     ; 4.840      ;
; -3.922 ; cmos2_reg_config:cmos_config_2|reg_index[2] ; cmos2_reg_config:cmos_config_2|i2c_data[20] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.083     ; 4.840      ;
; -3.922 ; cmos2_reg_config:cmos_config_2|reg_index[2] ; cmos2_reg_config:cmos_config_2|i2c_data[21] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.083     ; 4.840      ;
; -3.921 ; cmos2_reg_config:cmos_config_2|reg_index[6] ; cmos2_reg_config:cmos_config_2|i2c_data[5]  ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.082     ; 4.840      ;
; -3.909 ; cmos2_reg_config:cmos_config_2|reg_index[7] ; cmos2_reg_config:cmos_config_2|i2c_data[10] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.080     ; 4.830      ;
; -3.909 ; cmos2_reg_config:cmos_config_2|reg_index[7] ; cmos2_reg_config:cmos_config_2|i2c_data[9]  ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.080     ; 4.830      ;
; -3.908 ; cmos2_reg_config:cmos_config_2|reg_index[0] ; cmos2_reg_config:cmos_config_2|i2c_data[10] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.080     ; 4.829      ;
; -3.908 ; cmos2_reg_config:cmos_config_2|reg_index[0] ; cmos2_reg_config:cmos_config_2|i2c_data[9]  ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.080     ; 4.829      ;
; -3.908 ; cmos2_reg_config:cmos_config_2|reg_index[3] ; cmos2_reg_config:cmos_config_2|i2c_data[10] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.080     ; 4.829      ;
; -3.908 ; cmos2_reg_config:cmos_config_2|reg_index[3] ; cmos2_reg_config:cmos_config_2|i2c_data[9]  ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.080     ; 4.829      ;
; -3.891 ; cmos2_reg_config:cmos_config_2|reg_index[6] ; cmos2_reg_config:cmos_config_2|i2c_data[1]  ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.080     ; 4.812      ;
; -3.890 ; cmos2_reg_config:cmos_config_2|reg_index[2] ; cmos2_reg_config:cmos_config_2|i2c_data[4]  ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.085     ; 4.806      ;
; -3.889 ; cmos2_reg_config:cmos_config_2|reg_index[1] ; cmos2_reg_config:cmos_config_2|i2c_data[16] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.083     ; 4.807      ;
; -3.889 ; cmos2_reg_config:cmos_config_2|reg_index[1] ; cmos2_reg_config:cmos_config_2|i2c_data[17] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.083     ; 4.807      ;
; -3.887 ; cmos2_reg_config:cmos_config_2|reg_index[8] ; cmos2_reg_config:cmos_config_2|i2c_data[10] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.080     ; 4.808      ;
; -3.887 ; cmos2_reg_config:cmos_config_2|reg_index[8] ; cmos2_reg_config:cmos_config_2|i2c_data[9]  ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.080     ; 4.808      ;
; -3.862 ; cmos2_reg_config:cmos_config_2|reg_index[7] ; cmos2_reg_config:cmos_config_2|i2c_data[5]  ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.082     ; 4.781      ;
; -3.861 ; cmos2_reg_config:cmos_config_2|reg_index[0] ; cmos2_reg_config:cmos_config_2|i2c_data[5]  ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.082     ; 4.780      ;
; -3.861 ; cmos2_reg_config:cmos_config_2|reg_index[3] ; cmos2_reg_config:cmos_config_2|i2c_data[5]  ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.082     ; 4.780      ;
; -3.856 ; cmos2_reg_config:cmos_config_2|reg_index[1] ; cmos2_reg_config:cmos_config_2|i2c_data[7]  ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.084     ; 4.773      ;
; -3.854 ; cmos2_reg_config:cmos_config_2|reg_index[5] ; cmos2_reg_config:cmos_config_2|i2c_data[10] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.080     ; 4.775      ;
; -3.854 ; cmos2_reg_config:cmos_config_2|reg_index[5] ; cmos2_reg_config:cmos_config_2|i2c_data[9]  ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.080     ; 4.775      ;
; -3.847 ; cmos2_reg_config:cmos_config_2|reg_index[2] ; cmos2_reg_config:cmos_config_2|i2c_data[12] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.086     ; 4.762      ;
; -3.840 ; cmos2_reg_config:cmos_config_2|reg_index[8] ; cmos2_reg_config:cmos_config_2|i2c_data[5]  ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.082     ; 4.759      ;
; -3.832 ; cmos2_reg_config:cmos_config_2|reg_index[7] ; cmos2_reg_config:cmos_config_2|i2c_data[1]  ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.080     ; 4.753      ;
; -3.831 ; cmos2_reg_config:cmos_config_2|reg_index[0] ; cmos2_reg_config:cmos_config_2|i2c_data[1]  ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.080     ; 4.752      ;
; -3.831 ; cmos2_reg_config:cmos_config_2|reg_index[3] ; cmos2_reg_config:cmos_config_2|i2c_data[1]  ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.080     ; 4.752      ;
; -3.820 ; cmos2_reg_config:cmos_config_2|reg_index[6] ; cmos2_reg_config:cmos_config_2|i2c_data[6]  ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.085     ; 4.736      ;
; -3.816 ; cmos2_reg_config:cmos_config_2|reg_index[6] ; cmos2_reg_config:cmos_config_2|i2c_data[22] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.083     ; 4.734      ;
; -3.816 ; cmos2_reg_config:cmos_config_2|reg_index[6] ; cmos2_reg_config:cmos_config_2|i2c_data[20] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.083     ; 4.734      ;
; -3.816 ; cmos2_reg_config:cmos_config_2|reg_index[6] ; cmos2_reg_config:cmos_config_2|i2c_data[21] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.083     ; 4.734      ;
; -3.810 ; cmos2_reg_config:cmos_config_2|reg_index[8] ; cmos2_reg_config:cmos_config_2|i2c_data[1]  ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.080     ; 4.731      ;
; -3.807 ; cmos2_reg_config:cmos_config_2|reg_index[5] ; cmos2_reg_config:cmos_config_2|i2c_data[5]  ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.082     ; 4.726      ;
; -3.807 ; cmos2_reg_config:cmos_config_2|reg_index[3] ; cmos2_reg_config:cmos_config_2|i2c_data[12] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.086     ; 4.722      ;
; -3.796 ; cmos2_reg_config:cmos_config_2|reg_index[1] ; cmos2_reg_config:cmos_config_2|i2c_data[8]  ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.087     ; 4.710      ;
; -3.796 ; cmos2_reg_config:cmos_config_2|reg_index[1] ; cmos2_reg_config:cmos_config_2|i2c_data[2]  ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.087     ; 4.710      ;
; -3.786 ; cmos2_reg_config:cmos_config_2|reg_index[2] ; cmos2_reg_config:cmos_config_2|i2c_data[16] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.083     ; 4.704      ;
; -3.786 ; cmos2_reg_config:cmos_config_2|reg_index[2] ; cmos2_reg_config:cmos_config_2|i2c_data[17] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.083     ; 4.704      ;
; -3.784 ; cmos2_reg_config:cmos_config_2|reg_index[6] ; cmos2_reg_config:cmos_config_2|i2c_data[4]  ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.085     ; 4.700      ;
; -3.777 ; cmos2_reg_config:cmos_config_2|reg_index[5] ; cmos2_reg_config:cmos_config_2|i2c_data[1]  ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.080     ; 4.698      ;
; -3.767 ; cmos2_reg_config:cmos_config_2|reg_index[1] ; cmos2_reg_config:cmos_config_2|i2c_data[18] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.085     ; 4.683      ;
; -3.763 ; cmos2_reg_config:cmos_config_2|reg_index[1] ; cmos2_reg_config:cmos_config_2|i2c_data[19] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.085     ; 4.679      ;
; -3.763 ; cmos2_reg_config:cmos_config_2|reg_index[1] ; cmos2_reg_config:cmos_config_2|i2c_data[11] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.085     ; 4.679      ;
; -3.763 ; cmos2_reg_config:cmos_config_2|reg_index[1] ; cmos2_reg_config:cmos_config_2|i2c_data[0]  ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.085     ; 4.679      ;
; -3.763 ; cmos2_reg_config:cmos_config_2|reg_index[1] ; cmos2_reg_config:cmos_config_2|i2c_data[15] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.085     ; 4.679      ;
; -3.761 ; cmos2_reg_config:cmos_config_2|reg_index[7] ; cmos2_reg_config:cmos_config_2|i2c_data[6]  ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.085     ; 4.677      ;
; -3.760 ; cmos2_reg_config:cmos_config_2|reg_index[0] ; cmos2_reg_config:cmos_config_2|i2c_data[6]  ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.085     ; 4.676      ;
; -3.760 ; cmos2_reg_config:cmos_config_2|reg_index[3] ; cmos2_reg_config:cmos_config_2|i2c_data[6]  ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.085     ; 4.676      ;
; -3.757 ; cmos2_reg_config:cmos_config_2|reg_index[7] ; cmos2_reg_config:cmos_config_2|i2c_data[22] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.083     ; 4.675      ;
; -3.757 ; cmos2_reg_config:cmos_config_2|reg_index[7] ; cmos2_reg_config:cmos_config_2|i2c_data[20] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.083     ; 4.675      ;
; -3.757 ; cmos2_reg_config:cmos_config_2|reg_index[7] ; cmos2_reg_config:cmos_config_2|i2c_data[21] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.083     ; 4.675      ;
; -3.756 ; cmos2_reg_config:cmos_config_2|reg_index[0] ; cmos2_reg_config:cmos_config_2|i2c_data[22] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.083     ; 4.674      ;
; -3.756 ; cmos2_reg_config:cmos_config_2|reg_index[0] ; cmos2_reg_config:cmos_config_2|i2c_data[20] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.083     ; 4.674      ;
; -3.756 ; cmos2_reg_config:cmos_config_2|reg_index[0] ; cmos2_reg_config:cmos_config_2|i2c_data[21] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.083     ; 4.674      ;
; -3.756 ; cmos2_reg_config:cmos_config_2|reg_index[3] ; cmos2_reg_config:cmos_config_2|i2c_data[22] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.083     ; 4.674      ;
; -3.756 ; cmos2_reg_config:cmos_config_2|reg_index[3] ; cmos2_reg_config:cmos_config_2|i2c_data[20] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.083     ; 4.674      ;
; -3.756 ; cmos2_reg_config:cmos_config_2|reg_index[3] ; cmos2_reg_config:cmos_config_2|i2c_data[21] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.083     ; 4.674      ;
; -3.753 ; cmos2_reg_config:cmos_config_2|reg_index[2] ; cmos2_reg_config:cmos_config_2|i2c_data[7]  ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.084     ; 4.670      ;
; -3.739 ; cmos2_reg_config:cmos_config_2|reg_index[8] ; cmos2_reg_config:cmos_config_2|i2c_data[6]  ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.085     ; 4.655      ;
; -3.735 ; cmos2_reg_config:cmos_config_2|reg_index[8] ; cmos2_reg_config:cmos_config_2|i2c_data[22] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.083     ; 4.653      ;
; -3.735 ; cmos2_reg_config:cmos_config_2|reg_index[8] ; cmos2_reg_config:cmos_config_2|i2c_data[20] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.083     ; 4.653      ;
; -3.735 ; cmos2_reg_config:cmos_config_2|reg_index[8] ; cmos2_reg_config:cmos_config_2|i2c_data[21] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.083     ; 4.653      ;
; -3.725 ; cmos2_reg_config:cmos_config_2|reg_index[7] ; cmos2_reg_config:cmos_config_2|i2c_data[4]  ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.085     ; 4.641      ;
; -3.724 ; cmos2_reg_config:cmos_config_2|reg_index[0] ; cmos2_reg_config:cmos_config_2|i2c_data[4]  ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.085     ; 4.640      ;
; -3.724 ; cmos2_reg_config:cmos_config_2|reg_index[3] ; cmos2_reg_config:cmos_config_2|i2c_data[4]  ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.085     ; 4.640      ;
; -3.720 ; cmos2_reg_config:cmos_config_2|reg_index[1] ; cmos2_reg_config:cmos_config_2|i2c_data[12] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.086     ; 4.635      ;
; -3.706 ; cmos2_reg_config:cmos_config_2|reg_index[5] ; cmos2_reg_config:cmos_config_2|i2c_data[6]  ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.085     ; 4.622      ;
; -3.703 ; cmos2_reg_config:cmos_config_2|reg_index[8] ; cmos2_reg_config:cmos_config_2|i2c_data[4]  ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.085     ; 4.619      ;
; -3.702 ; cmos2_reg_config:cmos_config_2|reg_index[5] ; cmos2_reg_config:cmos_config_2|i2c_data[22] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.083     ; 4.620      ;
; -3.702 ; cmos2_reg_config:cmos_config_2|reg_index[5] ; cmos2_reg_config:cmos_config_2|i2c_data[20] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.083     ; 4.620      ;
; -3.702 ; cmos2_reg_config:cmos_config_2|reg_index[5] ; cmos2_reg_config:cmos_config_2|i2c_data[21] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.083     ; 4.620      ;
; -3.693 ; cmos2_reg_config:cmos_config_2|reg_index[2] ; cmos2_reg_config:cmos_config_2|i2c_data[8]  ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.087     ; 4.607      ;
; -3.693 ; cmos2_reg_config:cmos_config_2|reg_index[2] ; cmos2_reg_config:cmos_config_2|i2c_data[2]  ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.087     ; 4.607      ;
; -3.680 ; cmos2_reg_config:cmos_config_2|reg_index[6] ; cmos2_reg_config:cmos_config_2|i2c_data[16] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.083     ; 4.598      ;
; -3.680 ; cmos2_reg_config:cmos_config_2|reg_index[6] ; cmos2_reg_config:cmos_config_2|i2c_data[17] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.083     ; 4.598      ;
; -3.670 ; cmos2_reg_config:cmos_config_2|reg_index[5] ; cmos2_reg_config:cmos_config_2|i2c_data[4]  ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.085     ; 4.586      ;
; -3.667 ; cmos2_reg_config:cmos_config_2|reg_index[0] ; cmos2_reg_config:cmos_config_2|i2c_data[3]  ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.087     ; 4.581      ;
; -3.664 ; cmos2_reg_config:cmos_config_2|reg_index[2] ; cmos2_reg_config:cmos_config_2|i2c_data[18] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.085     ; 4.580      ;
; -3.660 ; cmos2_reg_config:cmos_config_2|reg_index[2] ; cmos2_reg_config:cmos_config_2|i2c_data[19] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.085     ; 4.576      ;
; -3.660 ; cmos2_reg_config:cmos_config_2|reg_index[2] ; cmos2_reg_config:cmos_config_2|i2c_data[11] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.085     ; 4.576      ;
; -3.660 ; cmos2_reg_config:cmos_config_2|reg_index[2] ; cmos2_reg_config:cmos_config_2|i2c_data[0]  ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.085     ; 4.576      ;
; -3.660 ; cmos2_reg_config:cmos_config_2|reg_index[2] ; cmos2_reg_config:cmos_config_2|i2c_data[15] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.085     ; 4.576      ;
; -3.647 ; cmos2_reg_config:cmos_config_2|reg_index[6] ; cmos2_reg_config:cmos_config_2|i2c_data[7]  ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.084     ; 4.564      ;
; -3.630 ; cmos2_reg_config:cmos_config_2|reg_index[4] ; cmos2_reg_config:cmos_config_2|i2c_data[10] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.080     ; 4.551      ;
+--------+---------------------------------------------+---------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'cmos2_reg_config:cmos_config_1|clock_20k'                                                                                                                                                                             ;
+--------+--------------------------------------------------------+----------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                              ; To Node                                            ; Launch Clock                             ; Latch Clock                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------+----------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; -3.981 ; cmos2_reg_config:cmos_config_1|reg_index[5]            ; cmos2_reg_config:cmos_config_1|i2c_data[7]         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.080     ; 4.902      ;
; -3.938 ; cmos2_reg_config:cmos_config_1|reg_index[2]            ; cmos2_reg_config:cmos_config_1|i2c_data[7]         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.080     ; 4.859      ;
; -3.871 ; cmos2_reg_config:cmos_config_1|reg_index[1]            ; cmos2_reg_config:cmos_config_1|i2c_data[11]        ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.076     ; 4.796      ;
; -3.855 ; cmos2_reg_config:cmos_config_1|reg_index[0]            ; cmos2_reg_config:cmos_config_1|i2c_data[10]        ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.079     ; 4.777      ;
; -3.842 ; cmos2_reg_config:cmos_config_1|reg_index[1]            ; cmos2_reg_config:cmos_config_1|i2c_data[12]        ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.076     ; 4.767      ;
; -3.810 ; cmos2_reg_config:cmos_config_1|reg_index[6]            ; cmos2_reg_config:cmos_config_1|i2c_data[11]        ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.076     ; 4.735      ;
; -3.808 ; cmos2_reg_config:cmos_config_1|reg_index[5]            ; cmos2_reg_config:cmos_config_1|i2c_data[10]        ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.080     ; 4.729      ;
; -3.807 ; cmos2_reg_config:cmos_config_1|reg_index[1]            ; cmos2_reg_config:cmos_config_1|i2c_data[8]         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.085     ; 4.723      ;
; -3.804 ; cmos2_reg_config:cmos_config_1|reg_index[1]            ; cmos2_reg_config:cmos_config_1|i2c_data[2]         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.077     ; 4.728      ;
; -3.798 ; cmos2_reg_config:cmos_config_1|reg_index[6]            ; cmos2_reg_config:cmos_config_1|i2c_data[8]         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.085     ; 4.714      ;
; -3.767 ; cmos2_reg_config:cmos_config_1|reg_index[0]            ; cmos2_reg_config:cmos_config_1|i2c_data[11]        ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.075     ; 4.693      ;
; -3.765 ; cmos2_reg_config:cmos_config_1|reg_index[0]            ; cmos2_reg_config:cmos_config_1|i2c_data[7]         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.079     ; 4.687      ;
; -3.757 ; cmos2_reg_config:cmos_config_1|reg_index[7]            ; cmos2_reg_config:cmos_config_1|i2c_data[8]         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.085     ; 4.673      ;
; -3.742 ; cmos2_reg_config:cmos_config_1|reg_index[0]            ; cmos2_reg_config:cmos_config_1|i2c_data[8]         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.084     ; 4.659      ;
; -3.740 ; cmos2_reg_config:cmos_config_1|reg_index[2]            ; cmos2_reg_config:cmos_config_1|i2c_data[12]        ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.076     ; 4.665      ;
; -3.721 ; cmos2_reg_config:cmos_config_1|reg_index[5]            ; cmos2_reg_config:cmos_config_1|i2c_data[11]        ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.076     ; 4.646      ;
; -3.707 ; cmos2_reg_config:cmos_config_1|reg_index[1]            ; cmos2_reg_config:cmos_config_1|i2c_data[7]         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.080     ; 4.628      ;
; -3.694 ; cmos2_reg_config:cmos_config_1|reg_index[0]            ; cmos2_reg_config:cmos_config_1|i2c_data[5]         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.081     ; 4.614      ;
; -3.679 ; cmos2_reg_config:cmos_config_1|reg_index[0]            ; cmos2_reg_config:cmos_config_1|i2c_data[4]         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.076     ; 4.604      ;
; -3.667 ; cmos2_reg_config:cmos_config_1|reg_index[3]            ; cmos2_reg_config:cmos_config_1|i2c_data[5]         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.082     ; 4.586      ;
; -3.654 ; cmos2_reg_config:cmos_config_1|reg_index[4]            ; cmos2_reg_config:cmos_config_1|i2c_data[8]         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.085     ; 4.570      ;
; -3.650 ; cmos2_reg_config:cmos_config_1|reg_index[2]            ; cmos2_reg_config:cmos_config_1|i2c_data[11]        ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.076     ; 4.575      ;
; -3.602 ; cmos2_reg_config:cmos_config_1|reg_index[7]            ; cmos2_reg_config:cmos_config_1|i2c_data[10]        ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.080     ; 4.523      ;
; -3.602 ; cmos2_reg_config:cmos_config_1|reg_index[0]            ; cmos2_reg_config:cmos_config_1|i2c_data[2]         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.076     ; 4.527      ;
; -3.599 ; cmos2_reg_config:cmos_config_1|reg_index[7]            ; cmos2_reg_config:cmos_config_1|i2c_data[6]         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.080     ; 4.520      ;
; -3.595 ; cmos2_reg_config:cmos_config_1|reg_index[0]            ; cmos2_reg_config:cmos_config_1|i2c_data[12]        ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.075     ; 4.521      ;
; -3.588 ; cmos2_reg_config:cmos_config_1|reg_index[2]            ; cmos2_reg_config:cmos_config_1|i2c_data[1]         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.081     ; 4.508      ;
; -3.584 ; cmos2_reg_config:cmos_config_1|reg_index[5]            ; cmos2_reg_config:cmos_config_1|i2c_data[6]         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.080     ; 4.505      ;
; -3.581 ; cmos2_reg_config:cmos_config_1|reg_index[1]            ; cmos2_reg_config:cmos_config_1|i2c_data[9]         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.084     ; 4.498      ;
; -3.573 ; cmos2_reg_config:cmos_config_1|reg_index[3]            ; cmos2_reg_config:cmos_config_1|i2c_data[7]         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.080     ; 4.494      ;
; -3.572 ; cmos2_reg_config:cmos_config_1|reg_index[6]            ; cmos2_reg_config:cmos_config_1|i2c_data[9]         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.084     ; 4.489      ;
; -3.545 ; cmos2_reg_config:cmos_config_1|reg_index[1]            ; cmos2_reg_config:cmos_config_1|i2c_data[6]         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.080     ; 4.466      ;
; -3.545 ; cmos2_reg_config:cmos_config_1|reg_index[1]            ; cmos2_reg_config:cmos_config_1|i2c_data[1]         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.081     ; 4.465      ;
; -3.539 ; cmos2_reg_config:cmos_config_1|reg_index[2]            ; cmos2_reg_config:cmos_config_1|i2c_data[8]         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.085     ; 4.455      ;
; -3.533 ; cmos2_reg_config:cmos_config_1|reg_index[1]            ; cmos2_reg_config:cmos_config_1|i2c_data[16]        ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.077     ; 4.457      ;
; -3.533 ; cmos2_reg_config:cmos_config_1|reg_index[1]            ; cmos2_reg_config:cmos_config_1|i2c_data[17]        ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.077     ; 4.457      ;
; -3.532 ; cmos2_reg_config:cmos_config_1|reg_index[4]            ; cmos2_reg_config:cmos_config_1|i2c_data[7]         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.080     ; 4.453      ;
; -3.531 ; cmos2_reg_config:cmos_config_1|reg_index[7]            ; cmos2_reg_config:cmos_config_1|i2c_data[9]         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.084     ; 4.448      ;
; -3.524 ; cmos2_reg_config:cmos_config_1|reg_index[6]            ; cmos2_reg_config:cmos_config_1|i2c_data[16]        ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.077     ; 4.448      ;
; -3.524 ; cmos2_reg_config:cmos_config_1|reg_index[6]            ; cmos2_reg_config:cmos_config_1|i2c_data[17]        ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.077     ; 4.448      ;
; -3.516 ; cmos2_reg_config:cmos_config_1|config_step.00          ; cmos2_reg_config:cmos_config_1|i2c_data[8]         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.085     ; 4.432      ;
; -3.516 ; cmos2_reg_config:cmos_config_1|reg_index[0]            ; cmos2_reg_config:cmos_config_1|i2c_data[9]         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.083     ; 4.434      ;
; -3.500 ; cmos2_reg_config:cmos_config_1|reg_index[3]            ; cmos2_reg_config:cmos_config_1|i2c_data[8]         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.085     ; 4.416      ;
; -3.499 ; cmos2_reg_config:cmos_config_1|reg_index[5]            ; cmos2_reg_config:cmos_config_1|i2c_data[8]         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.085     ; 4.415      ;
; -3.497 ; cmos2_reg_config:cmos_config_1|reg_index[5]            ; cmos2_reg_config:cmos_config_1|i2c_data[4]         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.077     ; 4.421      ;
; -3.493 ; cmos2_reg_config:cmos_config_1|reg_index[1]            ; cmos2_reg_config:cmos_config_1|i2c_data[5]         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.082     ; 4.412      ;
; -3.492 ; cmos2_reg_config:cmos_config_1|reg_index[2]            ; cmos2_reg_config:cmos_config_1|i2c_data[9]         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.084     ; 4.409      ;
; -3.490 ; cmos2_reg_config:cmos_config_1|reg_index[0]            ; cmos2_reg_config:cmos_config_1|i2c_data[6]         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.079     ; 4.412      ;
; -3.483 ; cmos2_reg_config:cmos_config_1|reg_index[7]            ; cmos2_reg_config:cmos_config_1|i2c_data[16]        ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.077     ; 4.407      ;
; -3.483 ; cmos2_reg_config:cmos_config_1|reg_index[7]            ; cmos2_reg_config:cmos_config_1|i2c_data[17]        ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.077     ; 4.407      ;
; -3.481 ; cmos2_reg_config:cmos_config_1|reg_index[4]            ; cmos2_reg_config:cmos_config_1|i2c_data[9]         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.084     ; 4.398      ;
; -3.481 ; cmos2_reg_config:cmos_config_1|reg_index[2]            ; cmos2_reg_config:cmos_config_1|i2c_data[4]         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.077     ; 4.405      ;
; -3.471 ; cmos2_reg_config:cmos_config_1|reg_index[1]            ; cmos2_reg_config:cmos_config_1|i2c_data[3]         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.078     ; 4.394      ;
; -3.469 ; cmos2_reg_config:cmos_config_1|reg_index[1]            ; cmos2_reg_config:cmos_config_1|i2c_data[10]        ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.080     ; 4.390      ;
; -3.468 ; cmos2_reg_config:cmos_config_1|reg_index[5]            ; cmos2_reg_config:cmos_config_1|i2c_data[12]        ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.076     ; 4.393      ;
; -3.468 ; cmos2_reg_config:cmos_config_1|reg_index[0]            ; cmos2_reg_config:cmos_config_1|i2c_data[16]        ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.076     ; 4.393      ;
; -3.468 ; cmos2_reg_config:cmos_config_1|reg_index[0]            ; cmos2_reg_config:cmos_config_1|i2c_data[17]        ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.076     ; 4.393      ;
; -3.462 ; cmos2_reg_config:cmos_config_1|reg_index[6]            ; cmos2_reg_config:cmos_config_1|i2c_data[3]         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.078     ; 4.385      ;
; -3.451 ; cmos2_reg_config:cmos_config_1|reg_index[5]            ; cmos2_reg_config:cmos_config_1|i2c_data[2]         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.077     ; 4.375      ;
; -3.447 ; cmos2_reg_config:cmos_config_1|reg_index[1]            ; cmos2_reg_config:cmos_config_1|i2c_data[13]        ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.077     ; 4.371      ;
; -3.447 ; cmos2_reg_config:cmos_config_1|reg_index[0]            ; cmos2_reg_config:cmos_config_1|i2c_data[3]         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.077     ; 4.371      ;
; -3.446 ; cmos2_reg_config:cmos_config_1|reg_index[4]            ; cmos2_reg_config:cmos_config_1|i2c_data[1]         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.081     ; 4.366      ;
; -3.444 ; cmos2_reg_config:cmos_config_1|reg_index[4]            ; cmos2_reg_config:cmos_config_1|i2c_data[6]         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.080     ; 4.365      ;
; -3.443 ; cmos2_reg_config:cmos_config_1|reg_index[7]            ; cmos2_reg_config:cmos_config_1|i2c_data[5]         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.082     ; 4.362      ;
; -3.439 ; cmos2_reg_config:cmos_config_1|reg_index[7]            ; cmos2_reg_config:cmos_config_1|i2c_data[4]         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.077     ; 4.363      ;
; -3.438 ; cmos2_reg_config:cmos_config_1|reg_index[6]            ; cmos2_reg_config:cmos_config_1|i2c_data[13]        ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.077     ; 4.362      ;
; -3.425 ; cmos2_reg_config:cmos_config_1|reg_index[7]            ; cmos2_reg_config:cmos_config_1|i2c_data[0]         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.077     ; 4.349      ;
; -3.421 ; cmos2_reg_config:cmos_config_1|reg_index[7]            ; cmos2_reg_config:cmos_config_1|i2c_data[3]         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.078     ; 4.344      ;
; -3.417 ; cmos2_reg_config:cmos_config_1|reg_index[4]            ; cmos2_reg_config:cmos_config_1|i2c_data[10]        ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.080     ; 4.338      ;
; -3.414 ; cmos2_reg_config:cmos_config_1|reg_index[6]            ; cmos2_reg_config:cmos_config_1|i2c_data[1]         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.081     ; 4.334      ;
; -3.413 ; cmos2_reg_config:cmos_config_1|reg_index[2]            ; cmos2_reg_config:cmos_config_1|i2c_data[16]        ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.077     ; 4.337      ;
; -3.406 ; cmos2_reg_config:cmos_config_1|reg_index[2]            ; cmos2_reg_config:cmos_config_1|i2c_data[2]         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.077     ; 4.330      ;
; -3.398 ; cmos2_reg_config:cmos_config_1|i2c_data[4]             ; cmos2_reg_config:cmos_config_1|i2c_com:u1|reg_sdat ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.080     ; 4.319      ;
; -3.398 ; cmos2_reg_config:cmos_config_1|reg_index[2]            ; cmos2_reg_config:cmos_config_1|i2c_data[0]         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.077     ; 4.322      ;
; -3.397 ; cmos2_reg_config:cmos_config_1|reg_index[7]            ; cmos2_reg_config:cmos_config_1|i2c_data[13]        ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.077     ; 4.321      ;
; -3.394 ; cmos2_reg_config:cmos_config_1|reg_index[8]            ; cmos2_reg_config:cmos_config_1|i2c_data[8]         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.085     ; 4.310      ;
; -3.393 ; cmos2_reg_config:cmos_config_1|reg_index[3]            ; cmos2_reg_config:cmos_config_1|i2c_data[1]         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.081     ; 4.313      ;
; -3.382 ; cmos2_reg_config:cmos_config_1|reg_index[0]            ; cmos2_reg_config:cmos_config_1|i2c_data[13]        ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.076     ; 4.307      ;
; -3.380 ; cmos2_reg_config:cmos_config_1|reg_index[4]            ; cmos2_reg_config:cmos_config_1|i2c_data[16]        ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.077     ; 4.304      ;
; -3.380 ; cmos2_reg_config:cmos_config_1|reg_index[4]            ; cmos2_reg_config:cmos_config_1|i2c_data[17]        ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.077     ; 4.304      ;
; -3.379 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[3] ; cmos2_reg_config:cmos_config_1|i2c_com:u1|reg_sdat ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.077     ; 4.303      ;
; -3.368 ; cmos2_reg_config:cmos_config_1|reg_index[4]            ; cmos2_reg_config:cmos_config_1|i2c_data[19]        ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.080     ; 4.289      ;
; -3.368 ; cmos2_reg_config:cmos_config_1|reg_index[0]            ; cmos2_reg_config:cmos_config_1|i2c_data[0]         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.076     ; 4.293      ;
; -3.346 ; cmos2_reg_config:cmos_config_1|reg_index[3]            ; cmos2_reg_config:cmos_config_1|i2c_data[16]        ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.077     ; 4.270      ;
; -3.328 ; cmos2_reg_config:cmos_config_1|reg_index[3]            ; cmos2_reg_config:cmos_config_1|i2c_data[3]         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.078     ; 4.251      ;
; -3.324 ; cmos2_reg_config:cmos_config_1|reg_index[3]            ; cmos2_reg_config:cmos_config_1|i2c_data[4]         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.077     ; 4.248      ;
; -3.322 ; cmos2_reg_config:cmos_config_1|reg_index[3]            ; cmos2_reg_config:cmos_config_1|i2c_data[2]         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.077     ; 4.246      ;
; -3.318 ; cmos2_reg_config:cmos_config_1|reg_index[4]            ; cmos2_reg_config:cmos_config_1|i2c_data[3]         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.078     ; 4.241      ;
; -3.311 ; cmos2_reg_config:cmos_config_1|reg_index[2]            ; cmos2_reg_config:cmos_config_1|i2c_data[17]        ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.077     ; 4.235      ;
; -3.308 ; cmos2_reg_config:cmos_config_1|reg_conf_done_reg       ; cmos2_reg_config:cmos_config_1|i2c_data[8]         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.085     ; 4.224      ;
; -3.302 ; cmos2_reg_config:cmos_config_1|reg_index[3]            ; cmos2_reg_config:cmos_config_1|i2c_data[9]         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.084     ; 4.219      ;
; -3.297 ; cmos2_reg_config:cmos_config_1|i2c_data[18]            ; cmos2_reg_config:cmos_config_1|i2c_com:u1|reg_sdat ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.082     ; 4.216      ;
; -3.296 ; cmos2_reg_config:cmos_config_1|reg_index[6]            ; cmos2_reg_config:cmos_config_1|reg_index[5]        ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.081     ; 4.216      ;
; -3.296 ; cmos2_reg_config:cmos_config_1|reg_index[6]            ; cmos2_reg_config:cmos_config_1|reg_index[3]        ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.081     ; 4.216      ;
; -3.296 ; cmos2_reg_config:cmos_config_1|reg_index[6]            ; cmos2_reg_config:cmos_config_1|reg_index[1]        ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.081     ; 4.216      ;
; -3.296 ; cmos2_reg_config:cmos_config_1|reg_index[6]            ; cmos2_reg_config:cmos_config_1|reg_index[2]        ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.081     ; 4.216      ;
; -3.296 ; cmos2_reg_config:cmos_config_1|reg_index[6]            ; cmos2_reg_config:cmos_config_1|reg_index[4]        ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.081     ; 4.216      ;
; -3.296 ; cmos2_reg_config:cmos_config_1|reg_index[6]            ; cmos2_reg_config:cmos_config_1|reg_index[7]        ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.081     ; 4.216      ;
; -3.296 ; cmos2_reg_config:cmos_config_1|reg_index[6]            ; cmos2_reg_config:cmos_config_1|reg_index[6]        ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.081     ; 4.216      ;
; -3.296 ; cmos2_reg_config:cmos_config_1|reg_index[6]            ; cmos2_reg_config:cmos_config_1|reg_index[8]        ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.081     ; 4.216      ;
+--------+--------------------------------------------------------+----------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CMOS2_PCLK'                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                        ; To Node                                                                                                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.662 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[10]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                 ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.457     ; 4.226      ;
; -3.648 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                 ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.457     ; 4.212      ;
; -3.648 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[8]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                 ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.105     ; 4.564      ;
; -3.636 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[10]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                     ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.417     ; 4.240      ;
; -3.636 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[10]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                     ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.417     ; 4.240      ;
; -3.635 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[10]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                     ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.417     ; 4.239      ;
; -3.622 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[10]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                     ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.417     ; 4.226      ;
; -3.622 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                     ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.417     ; 4.226      ;
; -3.622 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                     ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.417     ; 4.226      ;
; -3.621 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                     ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.417     ; 4.225      ;
; -3.611 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[8]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                     ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.054     ; 4.578      ;
; -3.611 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[8]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                     ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.054     ; 4.578      ;
; -3.611 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[8]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                    ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.153     ; 4.479      ;
; -3.610 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[8]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                     ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.054     ; 4.577      ;
; -3.609 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[10]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                    ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.489     ; 4.141      ;
; -3.608 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                     ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.417     ; 4.212      ;
; -3.605 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[9]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                 ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.457     ; 4.169      ;
; -3.597 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[8]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                     ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.054     ; 4.564      ;
; -3.595 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                    ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.489     ; 4.127      ;
; -3.579 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[9]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                     ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.417     ; 4.183      ;
; -3.579 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[9]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                     ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.417     ; 4.183      ;
; -3.578 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[9]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                     ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.417     ; 4.182      ;
; -3.565 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[9]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                     ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.417     ; 4.169      ;
; -3.552 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[9]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                    ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.489     ; 4.084      ;
; -3.488 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[7]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                 ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.457     ; 4.052      ;
; -3.462 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[7]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                     ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.417     ; 4.066      ;
; -3.462 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[7]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                     ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.417     ; 4.066      ;
; -3.461 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[7]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                     ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.417     ; 4.065      ;
; -3.448 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[7]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                     ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.417     ; 4.052      ;
; -3.435 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[7]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                    ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.489     ; 3.967      ;
; -3.419 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[5]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                 ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.457     ; 3.983      ;
; -3.406 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[8]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a8~porta_we_reg        ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; 0.694      ; 5.168      ;
; -3.406 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[8]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a8~porta_address_reg0  ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; 0.694      ; 5.168      ;
; -3.405 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[8]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a8~porta_datain_reg0   ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; 0.701      ; 5.174      ;
; -3.404 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[10]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a8~porta_address_reg0  ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; 0.358      ; 4.830      ;
; -3.404 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[10]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a8~porta_we_reg        ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; 0.358      ; 4.830      ;
; -3.403 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[10]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a8~porta_datain_reg0   ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; 0.365      ; 4.836      ;
; -3.393 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[5]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                     ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.417     ; 3.997      ;
; -3.393 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[5]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                     ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.417     ; 3.997      ;
; -3.392 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[5]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                     ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.417     ; 3.996      ;
; -3.390 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a8~porta_address_reg0  ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; 0.358      ; 4.816      ;
; -3.390 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a8~porta_we_reg        ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; 0.358      ; 4.816      ;
; -3.389 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a8~porta_datain_reg0   ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; 0.365      ; 4.822      ;
; -3.379 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[5]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                     ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.417     ; 3.983      ;
; -3.366 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[5]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                    ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.489     ; 3.898      ;
; -3.347 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[9]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a8~porta_address_reg0  ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; 0.358      ; 4.773      ;
; -3.347 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[9]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a8~porta_we_reg        ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; 0.358      ; 4.773      ;
; -3.346 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[9]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a8~porta_datain_reg0   ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; 0.365      ; 4.779      ;
; -3.319 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[10]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                     ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.417     ; 3.923      ;
; -3.316 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[10]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                    ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.417     ; 3.920      ;
; -3.305 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                     ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.417     ; 3.909      ;
; -3.302 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                    ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.417     ; 3.906      ;
; -3.294 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[8]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                     ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.054     ; 4.261      ;
; -3.291 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[8]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                    ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.054     ; 4.258      ;
; -3.289 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[9]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                     ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.417     ; 3.893      ;
; -3.285 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[8]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a4~porta_we_reg        ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; 0.710      ; 5.063      ;
; -3.285 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[8]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a4~porta_address_reg0  ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; 0.710      ; 5.063      ;
; -3.284 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[9]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                    ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.417     ; 3.888      ;
; -3.284 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[8]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a4~porta_datain_reg0   ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; 0.717      ; 5.069      ;
; -3.283 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[10]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a4~porta_address_reg0  ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; 0.374      ; 4.725      ;
; -3.283 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[10]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a4~porta_we_reg        ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; 0.374      ; 4.725      ;
; -3.282 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[10]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a4~porta_datain_reg0   ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; 0.381      ; 4.731      ;
; -3.282 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[8]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a12~porta_we_reg       ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; 0.862      ; 5.212      ;
; -3.282 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[8]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a12~porta_address_reg0 ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; 0.862      ; 5.212      ;
; -3.281 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[8]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a12~porta_datain_reg0  ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; 0.869      ; 5.218      ;
; -3.280 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[10]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a12~porta_address_reg0 ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; 0.526      ; 4.874      ;
; -3.280 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[10]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a12~porta_we_reg       ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; 0.526      ; 4.874      ;
; -3.280 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[8]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                 ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.457     ; 3.844      ;
; -3.279 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[10]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a12~porta_datain_reg0  ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; 0.533      ; 4.880      ;
; -3.269 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a4~porta_address_reg0  ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; 0.374      ; 4.711      ;
; -3.269 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a4~porta_we_reg        ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; 0.374      ; 4.711      ;
; -3.268 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a4~porta_datain_reg0   ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; 0.381      ; 4.717      ;
; -3.266 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a12~porta_address_reg0 ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; 0.526      ; 4.860      ;
; -3.266 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a12~porta_we_reg       ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; 0.526      ; 4.860      ;
; -3.265 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a12~porta_datain_reg0  ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; 0.533      ; 4.866      ;
; -3.254 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[8]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                     ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.417     ; 3.858      ;
; -3.254 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[8]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                     ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.417     ; 3.858      ;
; -3.253 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[8]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                     ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.417     ; 3.857      ;
; -3.240 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[8]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                     ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.417     ; 3.844      ;
; -3.237 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                 ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.065     ; 4.193      ;
; -3.230 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[7]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a8~porta_address_reg0  ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; 0.358      ; 4.656      ;
; -3.230 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[7]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a8~porta_we_reg        ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; 0.358      ; 4.656      ;
; -3.229 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[7]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a8~porta_datain_reg0   ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; 0.365      ; 4.662      ;
; -3.227 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[8]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                    ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.489     ; 3.759      ;
; -3.226 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[9]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a4~porta_address_reg0  ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; 0.374      ; 4.668      ;
; -3.226 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[9]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a4~porta_we_reg        ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; 0.374      ; 4.668      ;
; -3.225 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[9]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a4~porta_datain_reg0   ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; 0.381      ; 4.674      ;
; -3.223 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[9]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a12~porta_address_reg0 ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; 0.526      ; 4.817      ;
; -3.223 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[9]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a12~porta_we_reg       ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; 0.526      ; 4.817      ;
; -3.222 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[9]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a12~porta_datain_reg0  ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; 0.533      ; 4.823      ;
; -3.211 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                     ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.025     ; 4.207      ;
; -3.211 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                     ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.025     ; 4.207      ;
; -3.210 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                     ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.025     ; 4.206      ;
; -3.201 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[11] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                 ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.405     ; 3.817      ;
; -3.200 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                    ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.113     ; 4.108      ;
; -3.197 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                     ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.025     ; 4.193      ;
; -3.175 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[11] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                     ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.365     ; 3.831      ;
; -3.175 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[11] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                     ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.365     ; 3.831      ;
; -3.174 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[11] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                     ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.365     ; 3.830      ;
; -3.174 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[6]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                 ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.405     ; 3.790      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CMOS1_PCLK'                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                        ; To Node                                                                                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.215 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[6]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a4~porta_address_reg0 ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.469      ; 4.752      ;
; -3.215 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[6]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a4~porta_we_reg       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.469      ; 4.752      ;
; -3.214 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[6]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a4~porta_datain_reg0  ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.476      ; 4.758      ;
; -3.177 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[5]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a4~porta_address_reg0 ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.499      ; 4.744      ;
; -3.177 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[5]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a4~porta_we_reg       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.499      ; 4.744      ;
; -3.176 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[5]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a4~porta_datain_reg0  ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.506      ; 4.750      ;
; -3.170 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[6]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                   ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.197      ; 4.388      ;
; -3.169 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[6]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                   ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.197      ; 4.387      ;
; -3.168 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[6]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                    ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.197      ; 4.386      ;
; -3.160 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a4~porta_address_reg0 ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.469      ; 4.697      ;
; -3.160 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a4~porta_we_reg       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.469      ; 4.697      ;
; -3.159 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a4~porta_datain_reg0  ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.476      ; 4.703      ;
; -3.115 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                   ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.197      ; 4.333      ;
; -3.114 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                   ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.197      ; 4.332      ;
; -3.113 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                    ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.197      ; 4.331      ;
; -3.111 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[6]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a4~porta_we_reg       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.543      ; 4.722      ;
; -3.111 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[6]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a4~porta_address_reg0 ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.543      ; 4.722      ;
; -3.110 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[6]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a4~porta_datain_reg0  ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.550      ; 4.728      ;
; -3.109 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[5]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                   ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.250      ; 4.380      ;
; -3.108 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[5]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                   ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.250      ; 4.379      ;
; -3.107 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[5]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                    ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.250      ; 4.378      ;
; -3.068 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[11] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a4~porta_we_reg       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.543      ; 4.679      ;
; -3.068 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[11] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a4~porta_address_reg0 ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.543      ; 4.679      ;
; -3.067 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[11] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a4~porta_datain_reg0  ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.550      ; 4.685      ;
; -3.047 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[6]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                   ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.290      ; 4.358      ;
; -3.046 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[6]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                   ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.290      ; 4.357      ;
; -3.045 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[6]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                    ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.290      ; 4.356      ;
; -3.015 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[8]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a4~porta_we_reg       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.470      ; 4.553      ;
; -3.015 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[8]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a4~porta_address_reg0 ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.470      ; 4.553      ;
; -3.014 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[8]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a4~porta_datain_reg0  ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.477      ; 4.559      ;
; -3.006 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[10]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a4~porta_address_reg0 ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.499      ; 4.573      ;
; -3.006 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[10]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a4~porta_we_reg       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.499      ; 4.573      ;
; -3.005 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[10]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a4~porta_datain_reg0  ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.506      ; 4.579      ;
; -3.004 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[11] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                   ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.290      ; 4.315      ;
; -3.003 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[11] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                   ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.290      ; 4.314      ;
; -3.002 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[11] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                    ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.290      ; 4.313      ;
; -2.979 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[7]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a4~porta_address_reg0 ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.499      ; 4.546      ;
; -2.979 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[7]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a4~porta_we_reg       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.499      ; 4.546      ;
; -2.978 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[7]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a4~porta_datain_reg0  ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.506      ; 4.552      ;
; -2.970 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[8]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                   ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.198      ; 4.189      ;
; -2.969 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[8]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                   ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.198      ; 4.188      ;
; -2.968 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[8]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                    ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.198      ; 4.187      ;
; -2.966 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a4~porta_address_reg0 ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.469      ; 4.503      ;
; -2.966 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a4~porta_we_reg       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.469      ; 4.503      ;
; -2.965 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a4~porta_datain_reg0  ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.476      ; 4.509      ;
; -2.938 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[10]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                   ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.250      ; 4.209      ;
; -2.937 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[10]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                   ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.250      ; 4.208      ;
; -2.936 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[10]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                    ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.250      ; 4.207      ;
; -2.930 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[6]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a8~porta_address_reg0 ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.667      ; 4.665      ;
; -2.930 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[6]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a8~porta_we_reg       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.667      ; 4.665      ;
; -2.929 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[6]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a8~porta_datain_reg0  ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.674      ; 4.671      ;
; -2.928 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[3]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a4~porta_address_reg0 ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.499      ; 4.495      ;
; -2.928 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[3]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a4~porta_we_reg       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.499      ; 4.495      ;
; -2.927 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[3]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a4~porta_datain_reg0  ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.506      ; 4.501      ;
; -2.921 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                   ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.197      ; 4.139      ;
; -2.920 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                   ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.197      ; 4.138      ;
; -2.919 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                    ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.197      ; 4.137      ;
; -2.911 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[7]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                   ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.250      ; 4.182      ;
; -2.910 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[7]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                   ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.250      ; 4.181      ;
; -2.909 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[7]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                    ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.250      ; 4.180      ;
; -2.892 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[5]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a8~porta_address_reg0 ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.697      ; 4.657      ;
; -2.892 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[5]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a8~porta_we_reg       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.697      ; 4.657      ;
; -2.891 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[5]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a8~porta_datain_reg0  ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.704      ; 4.663      ;
; -2.883 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[6]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~porta_address_reg0 ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.782      ; 4.733      ;
; -2.883 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[6]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~porta_we_reg       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.782      ; 4.733      ;
; -2.882 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[6]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~porta_datain_reg0  ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.789      ; 4.739      ;
; -2.882 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[2]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a4~porta_address_reg0 ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.469      ; 4.419      ;
; -2.882 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[2]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a4~porta_we_reg       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.469      ; 4.419      ;
; -2.881 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[2]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a4~porta_datain_reg0  ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.476      ; 4.425      ;
; -2.876 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[6]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                    ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.238      ; 4.135      ;
; -2.876 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[6]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity9                       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.238      ; 4.135      ;
; -2.875 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a8~porta_address_reg0 ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.667      ; 4.610      ;
; -2.875 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a8~porta_we_reg       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.667      ; 4.610      ;
; -2.874 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a8~porta_datain_reg0  ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.674      ; 4.616      ;
; -2.860 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[3]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                   ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.250      ; 4.131      ;
; -2.859 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[3]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                   ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.250      ; 4.130      ;
; -2.858 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[3]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                    ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.250      ; 4.129      ;
; -2.845 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[5]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~porta_address_reg0 ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.812      ; 4.725      ;
; -2.845 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[5]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~porta_we_reg       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.812      ; 4.725      ;
; -2.844 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[5]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~porta_datain_reg0  ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.819      ; 4.731      ;
; -2.837 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[2]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                   ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.197      ; 4.055      ;
; -2.836 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[2]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                   ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.197      ; 4.054      ;
; -2.835 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[2]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                    ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.197      ; 4.053      ;
; -2.828 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~porta_address_reg0 ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.782      ; 4.678      ;
; -2.828 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~porta_we_reg       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.782      ; 4.678      ;
; -2.827 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~porta_datain_reg0  ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.789      ; 4.684      ;
; -2.826 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[6]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a8~porta_we_reg       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.741      ; 4.635      ;
; -2.826 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[6]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a8~porta_address_reg0 ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.741      ; 4.635      ;
; -2.825 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[6]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a8~porta_datain_reg0  ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.748      ; 4.641      ;
; -2.825 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[6]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[3]                                                ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.131     ; 3.715      ;
; -2.825 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[6]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[2]              ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.131     ; 3.715      ;
; -2.825 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[6]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[1]                                                ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.131     ; 3.715      ;
; -2.825 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[6]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[0]                                                ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.131     ; 3.715      ;
; -2.825 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[6]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[0]              ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.131     ; 3.715      ;
; -2.825 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[6]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[1]              ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.131     ; 3.715      ;
; -2.825 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[6]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[5]                                                ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.131     ; 3.715      ;
; -2.825 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[6]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[10]                                               ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.131     ; 3.715      ;
; -2.825 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[6]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[7]                                                ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.131     ; 3.715      ;
; -2.824 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[9]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a4~porta_address_reg0 ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.469      ; 4.361      ;
; -2.824 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[9]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a4~porta_we_reg       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.469      ; 4.361      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                              ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                         ; To Node                                              ; Launch Clock                                                                 ; Latch Clock                                                                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+------------+------------+
; -2.205 ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|Y_vsync_r[3]                                                                              ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0]                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.104        ; -1.270     ; 0.910      ;
; 0.965  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[0] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[21]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.129     ; 8.907      ;
; 1.004  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[0] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[8]   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.128     ; 8.869      ;
; 1.004  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[0] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[9]   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.128     ; 8.869      ;
; 1.004  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[0] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[10]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.128     ; 8.869      ;
; 1.004  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[0] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[11]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.128     ; 8.869      ;
; 1.118  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[2] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[21]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.129     ; 8.754      ;
; 1.122  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[0] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[21]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.130     ; 8.749      ;
; 1.148  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[1] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[21]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.129     ; 8.724      ;
; 1.157  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[2] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[8]   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.128     ; 8.716      ;
; 1.157  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[2] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[9]   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.128     ; 8.716      ;
; 1.157  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[2] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[10]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.128     ; 8.716      ;
; 1.157  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[2] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[11]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.128     ; 8.716      ;
; 1.161  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[0] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[8]   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.129     ; 8.711      ;
; 1.161  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[0] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[9]   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.129     ; 8.711      ;
; 1.161  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[0] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[10]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.129     ; 8.711      ;
; 1.161  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[0] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[11]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.129     ; 8.711      ;
; 1.164  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[1] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[21]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.130     ; 8.707      ;
; 1.187  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[1] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[8]   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.128     ; 8.686      ;
; 1.187  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[1] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[9]   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.128     ; 8.686      ;
; 1.187  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[1] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[10]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.128     ; 8.686      ;
; 1.187  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[1] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[11]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.128     ; 8.686      ;
; 1.203  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[1] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[8]   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.129     ; 8.669      ;
; 1.203  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[1] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[9]   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.129     ; 8.669      ;
; 1.203  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[1] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[10]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.129     ; 8.669      ;
; 1.203  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[1] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[11]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.129     ; 8.669      ;
; 1.217  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[0] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mLENGTH[8] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.115     ; 8.669      ;
; 1.240  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[0] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[14]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.115     ; 8.646      ;
; 1.240  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[0] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[16]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.115     ; 8.646      ;
; 1.270  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[2] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[21]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.130     ; 8.601      ;
; 1.281  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[0] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mRD        ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.115     ; 8.605      ;
; 1.309  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[2] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[8]   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.129     ; 8.563      ;
; 1.309  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[2] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[9]   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.129     ; 8.563      ;
; 1.309  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[2] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[10]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.129     ; 8.563      ;
; 1.309  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[2] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[11]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.129     ; 8.563      ;
; 1.317  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[4] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[21]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.129     ; 8.555      ;
; 1.321  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[3] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[21]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.129     ; 8.551      ;
; 1.356  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[4] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[8]   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.128     ; 8.517      ;
; 1.356  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[4] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[9]   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.128     ; 8.517      ;
; 1.356  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[4] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[10]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.128     ; 8.517      ;
; 1.356  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[4] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[11]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.128     ; 8.517      ;
; 1.360  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[3] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[8]   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.128     ; 8.513      ;
; 1.360  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[3] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[9]   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.128     ; 8.513      ;
; 1.360  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[3] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[10]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.128     ; 8.513      ;
; 1.360  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[3] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[11]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.128     ; 8.513      ;
; 1.363  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[3] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[21]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.130     ; 8.508      ;
; 1.370  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[2] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mLENGTH[8] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.115     ; 8.516      ;
; 1.374  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[0] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mLENGTH[8] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.116     ; 8.511      ;
; 1.393  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[2] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[14]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.115     ; 8.493      ;
; 1.393  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[2] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[16]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.115     ; 8.493      ;
; 1.397  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[0] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[14]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.116     ; 8.488      ;
; 1.397  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[0] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[16]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.116     ; 8.488      ;
; 1.400  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[1] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mLENGTH[8] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.115     ; 8.486      ;
; 1.402  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[3] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[8]   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.129     ; 8.470      ;
; 1.402  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[3] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[9]   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.129     ; 8.470      ;
; 1.402  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[3] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[10]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.129     ; 8.470      ;
; 1.402  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[3] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[11]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.129     ; 8.470      ;
; 1.406  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[1] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[14]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.115     ; 8.480      ;
; 1.406  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[1] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[16]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.115     ; 8.480      ;
; 1.408  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[0] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[15]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.115     ; 8.478      ;
; 1.413  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[4] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[21]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.130     ; 8.458      ;
; 1.416  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[1] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mLENGTH[8] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.116     ; 8.469      ;
; 1.422  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[0] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[17]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.318      ; 8.897      ;
; 1.422  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[0] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[12]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.318      ; 8.897      ;
; 1.422  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[0] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[13]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.318      ; 8.897      ;
; 1.432  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[5] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[21]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.129     ; 8.440      ;
; 1.434  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[2] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mRD        ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.115     ; 8.452      ;
; 1.438  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[0] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mRD        ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.116     ; 8.447      ;
; 1.439  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[1] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[14]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.116     ; 8.446      ;
; 1.439  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[1] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[16]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.116     ; 8.446      ;
; 1.452  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[4] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[8]   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.129     ; 8.420      ;
; 1.452  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[4] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[9]   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.129     ; 8.420      ;
; 1.452  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[4] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[10]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.129     ; 8.420      ;
; 1.452  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[4] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[11]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.129     ; 8.420      ;
; 1.461  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[6] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[21]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.129     ; 8.411      ;
; 1.464  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[1] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mRD        ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.115     ; 8.422      ;
; 1.471  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[5] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[8]   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.128     ; 8.402      ;
; 1.471  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[5] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[9]   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.128     ; 8.402      ;
; 1.471  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[5] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[10]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.128     ; 8.402      ;
; 1.471  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[5] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[11]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.128     ; 8.402      ;
; 1.480  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[1] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mRD        ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.116     ; 8.405      ;
; 1.493  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[0] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[18]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.348      ; 8.856      ;
; 1.493  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[0] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[22]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.348      ; 8.856      ;
; 1.493  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[0] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[20]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.348      ; 8.856      ;
; 1.493  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[0] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[19]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.348      ; 8.856      ;
; 1.500  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[6] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[8]   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.128     ; 8.373      ;
; 1.500  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[6] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[9]   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.128     ; 8.373      ;
; 1.500  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[6] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[10]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.128     ; 8.373      ;
; 1.500  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[6] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[11]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.128     ; 8.373      ;
; 1.522  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[2] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mLENGTH[8] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.116     ; 8.363      ;
; 1.545  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[2] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[14]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.116     ; 8.340      ;
; 1.545  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[2] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[16]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.116     ; 8.340      ;
; 1.547  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[8] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[21]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.130     ; 8.324      ;
; 1.557  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[6] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[21]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.130     ; 8.314      ;
; 1.561  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[2] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[15]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.115     ; 8.325      ;
; 1.565  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[0] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[15]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.116     ; 8.320      ;
; 1.569  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[4] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mLENGTH[8] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.115     ; 8.317      ;
; 1.573  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[3] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mLENGTH[8] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.115     ; 8.313      ;
; 1.575  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[2] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[17]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.318      ; 8.744      ;
; 1.575  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[2] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[12]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.318      ; 8.744      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'u_clok_pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                   ;
+--------+--------------------------------------------------+--------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                        ; To Node                                          ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------+--------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; 0.265  ; cmos2_reg_config:cmos_config_1|clock_20k         ; cmos2_reg_config:cmos_config_1|clock_20k         ; cmos2_reg_config:cmos_config_1|clock_20k               ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 0.909      ; 0.858      ;
; 0.268  ; cmos2_reg_config:cmos_config_2|clock_20k         ; cmos2_reg_config:cmos_config_2|clock_20k         ; cmos2_reg_config:cmos_config_2|clock_20k               ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 0.912      ; 0.858      ;
; 0.308  ; cmos2_reg_config:cmos_config_1|clock_20k         ; cmos2_reg_config:cmos_config_1|clock_20k         ; cmos2_reg_config:cmos_config_1|clock_20k               ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 0.909      ; 0.815      ;
; 0.311  ; cmos2_reg_config:cmos_config_2|clock_20k         ; cmos2_reg_config:cmos_config_2|clock_20k         ; cmos2_reg_config:cmos_config_2|clock_20k               ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 0.912      ; 0.815      ;
; 36.095 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[0]  ; cmos2_reg_config:cmos_config_1|clock_20k         ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.582     ; 5.026      ;
; 36.157 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[2]  ; cmos2_reg_config:cmos_config_1|clock_20k         ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.582     ; 4.964      ;
; 36.358 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[0]  ; cmos2_reg_config:cmos_config_2|clock_20k         ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.585     ; 4.760      ;
; 36.373 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[3]  ; cmos2_reg_config:cmos_config_1|clock_20k         ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.582     ; 4.748      ;
; 36.420 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[2]  ; cmos2_reg_config:cmos_config_2|clock_20k         ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.585     ; 4.698      ;
; 36.498 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[1]  ; cmos2_reg_config:cmos_config_1|clock_20k         ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.582     ; 4.623      ;
; 36.636 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[3]  ; cmos2_reg_config:cmos_config_2|clock_20k         ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.585     ; 4.482      ;
; 36.761 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[1]  ; cmos2_reg_config:cmos_config_2|clock_20k         ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.585     ; 4.357      ;
; 36.809 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[5]  ; cmos2_reg_config:cmos_config_1|clock_20k         ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.582     ; 4.312      ;
; 36.814 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[0]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[15] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.578     ; 4.311      ;
; 36.814 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[0]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[11] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.578     ; 4.311      ;
; 36.814 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[0]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[9]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.578     ; 4.311      ;
; 36.814 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[0]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[10] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.578     ; 4.311      ;
; 36.814 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[0]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[13] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.578     ; 4.311      ;
; 36.814 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[0]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[12] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.578     ; 4.311      ;
; 36.814 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[0]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[14] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.578     ; 4.311      ;
; 36.876 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[2]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[15] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.578     ; 4.249      ;
; 36.876 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[2]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[11] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.578     ; 4.249      ;
; 36.876 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[2]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[9]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.578     ; 4.249      ;
; 36.876 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[2]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[10] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.578     ; 4.249      ;
; 36.876 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[2]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[13] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.578     ; 4.249      ;
; 36.876 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[2]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[12] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.578     ; 4.249      ;
; 36.876 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[2]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[14] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.578     ; 4.249      ;
; 36.904 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[6]  ; cmos2_reg_config:cmos_config_1|clock_20k         ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.582     ; 4.217      ;
; 37.072 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[5]  ; cmos2_reg_config:cmos_config_2|clock_20k         ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.585     ; 4.046      ;
; 37.092 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[3]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[15] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.578     ; 4.033      ;
; 37.092 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[3]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[11] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.578     ; 4.033      ;
; 37.092 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[3]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[9]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.578     ; 4.033      ;
; 37.092 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[3]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[10] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.578     ; 4.033      ;
; 37.092 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[3]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[13] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.578     ; 4.033      ;
; 37.092 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[3]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[12] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.578     ; 4.033      ;
; 37.092 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[3]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[14] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.578     ; 4.033      ;
; 37.167 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[6]  ; cmos2_reg_config:cmos_config_2|clock_20k         ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.585     ; 3.951      ;
; 37.217 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[1]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[15] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.578     ; 3.908      ;
; 37.217 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[1]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[11] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.578     ; 3.908      ;
; 37.217 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[1]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[9]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.578     ; 3.908      ;
; 37.217 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[1]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[10] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.578     ; 3.908      ;
; 37.217 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[1]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[13] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.578     ; 3.908      ;
; 37.217 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[1]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[12] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.578     ; 3.908      ;
; 37.217 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[1]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[14] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.578     ; 3.908      ;
; 37.285 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[4]  ; cmos2_reg_config:cmos_config_1|clock_20k         ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.582     ; 3.836      ;
; 37.291 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[0]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[0]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.101     ; 4.311      ;
; 37.291 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[0]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[1]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.101     ; 4.311      ;
; 37.291 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[0]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[2]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.101     ; 4.311      ;
; 37.291 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[0]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[3]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.101     ; 4.311      ;
; 37.291 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[0]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[4]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.101     ; 4.311      ;
; 37.291 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[0]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[5]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.101     ; 4.311      ;
; 37.291 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[0]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[6]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.101     ; 4.311      ;
; 37.291 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[0]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[7]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.101     ; 4.311      ;
; 37.291 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[0]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[8]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.101     ; 4.311      ;
; 37.353 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[2]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[0]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.101     ; 4.249      ;
; 37.353 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[2]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[1]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.101     ; 4.249      ;
; 37.353 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[2]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[2]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.101     ; 4.249      ;
; 37.353 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[2]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[3]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.101     ; 4.249      ;
; 37.353 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[2]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[4]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.101     ; 4.249      ;
; 37.353 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[2]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[5]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.101     ; 4.249      ;
; 37.353 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[2]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[6]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.101     ; 4.249      ;
; 37.353 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[2]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[7]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.101     ; 4.249      ;
; 37.353 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[2]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[8]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.101     ; 4.249      ;
; 37.415 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[7]  ; cmos2_reg_config:cmos_config_1|clock_20k         ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.582     ; 3.706      ;
; 37.528 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[5]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[15] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.578     ; 3.597      ;
; 37.528 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[5]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[11] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.578     ; 3.597      ;
; 37.528 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[5]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[9]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.578     ; 3.597      ;
; 37.528 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[5]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[10] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.578     ; 3.597      ;
; 37.528 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[5]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[13] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.578     ; 3.597      ;
; 37.528 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[5]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[12] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.578     ; 3.597      ;
; 37.528 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[5]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[14] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.578     ; 3.597      ;
; 37.532 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[8]  ; cmos2_reg_config:cmos_config_1|clock_20k         ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.582     ; 3.589      ;
; 37.548 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[4]  ; cmos2_reg_config:cmos_config_2|clock_20k         ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.585     ; 3.570      ;
; 37.569 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[3]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[0]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.101     ; 4.033      ;
; 37.569 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[3]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[1]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.101     ; 4.033      ;
; 37.569 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[3]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[2]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.101     ; 4.033      ;
; 37.569 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[3]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[3]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.101     ; 4.033      ;
; 37.569 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[3]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[4]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.101     ; 4.033      ;
; 37.569 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[3]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[5]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.101     ; 4.033      ;
; 37.569 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[3]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[6]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.101     ; 4.033      ;
; 37.569 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[3]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[7]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.101     ; 4.033      ;
; 37.569 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[3]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[8]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.101     ; 4.033      ;
; 37.623 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[6]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[15] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.578     ; 3.502      ;
; 37.623 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[6]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[11] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.578     ; 3.502      ;
; 37.623 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[6]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[9]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.578     ; 3.502      ;
; 37.623 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[6]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[10] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.578     ; 3.502      ;
; 37.623 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[6]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[13] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.578     ; 3.502      ;
; 37.623 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[6]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[12] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.578     ; 3.502      ;
; 37.623 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[6]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[14] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.578     ; 3.502      ;
; 37.672 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[12] ; cmos2_reg_config:cmos_config_1|clock_20k         ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.086     ; 3.945      ;
; 37.678 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[7]  ; cmos2_reg_config:cmos_config_2|clock_20k         ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.585     ; 3.440      ;
; 37.694 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[1]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[0]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.101     ; 3.908      ;
; 37.694 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[1]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[1]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.101     ; 3.908      ;
; 37.694 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[1]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[2]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.101     ; 3.908      ;
; 37.694 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[1]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[3]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.101     ; 3.908      ;
; 37.694 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[1]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[4]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.101     ; 3.908      ;
; 37.694 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[1]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[5]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.101     ; 3.908      ;
; 37.694 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[1]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[6]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.101     ; 3.908      ;
; 37.694 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[1]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[7]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.101     ; 3.908      ;
; 37.694 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[1]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[8]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.101     ; 3.908      ;
+--------+--------------------------------------------------+--------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOCK_50'                                                                                                              ;
+--------+------------------------------------+----------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                          ; To Node                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------+----------------------------------+--------------+-------------+--------------+------------+------------+
; 12.923 ; Reset_Delay:u_Reset_Delay|Cont[2]  ; Reset_Delay:u_Reset_Delay|oRST_1 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 7.024      ;
; 12.970 ; Reset_Delay:u_Reset_Delay|Cont[1]  ; Reset_Delay:u_Reset_Delay|oRST_1 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 6.977      ;
; 13.018 ; Reset_Delay:u_Reset_Delay|Cont[4]  ; Reset_Delay:u_Reset_Delay|oRST_1 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 6.929      ;
; 13.035 ; Reset_Delay:u_Reset_Delay|oRST_1   ; Reset_Delay:u_Reset_Delay|oRST_1 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 6.884      ;
; 13.122 ; Reset_Delay:u_Reset_Delay|Cont[3]  ; Reset_Delay:u_Reset_Delay|oRST_1 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 6.825      ;
; 13.187 ; key:u_key|timer[3]                 ; key:u_key|timer[19]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 6.734      ;
; 13.187 ; key:u_key|timer[3]                 ; key:u_key|timer[18]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 6.734      ;
; 13.187 ; key:u_key|timer[3]                 ; key:u_key|timer[10]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 6.734      ;
; 13.187 ; key:u_key|timer[3]                 ; key:u_key|timer[11]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 6.734      ;
; 13.187 ; key:u_key|timer[3]                 ; key:u_key|timer[12]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 6.734      ;
; 13.187 ; key:u_key|timer[3]                 ; key:u_key|timer[13]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 6.734      ;
; 13.187 ; key:u_key|timer[3]                 ; key:u_key|timer[14]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 6.734      ;
; 13.187 ; key:u_key|timer[3]                 ; key:u_key|timer[15]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 6.734      ;
; 13.187 ; key:u_key|timer[3]                 ; key:u_key|timer[16]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 6.734      ;
; 13.187 ; key:u_key|timer[3]                 ; key:u_key|timer[17]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 6.734      ;
; 13.200 ; key:u_key|timer[7]                 ; key:u_key|timer[19]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 6.721      ;
; 13.200 ; key:u_key|timer[7]                 ; key:u_key|timer[18]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 6.721      ;
; 13.200 ; key:u_key|timer[7]                 ; key:u_key|timer[10]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 6.721      ;
; 13.200 ; key:u_key|timer[7]                 ; key:u_key|timer[11]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 6.721      ;
; 13.200 ; key:u_key|timer[7]                 ; key:u_key|timer[12]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 6.721      ;
; 13.200 ; key:u_key|timer[7]                 ; key:u_key|timer[13]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 6.721      ;
; 13.200 ; key:u_key|timer[7]                 ; key:u_key|timer[14]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 6.721      ;
; 13.200 ; key:u_key|timer[7]                 ; key:u_key|timer[15]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 6.721      ;
; 13.200 ; key:u_key|timer[7]                 ; key:u_key|timer[16]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 6.721      ;
; 13.200 ; key:u_key|timer[7]                 ; key:u_key|timer[17]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 6.721      ;
; 13.208 ; key:u_key|timer[8]                 ; key:u_key|timer[19]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 6.713      ;
; 13.208 ; key:u_key|timer[8]                 ; key:u_key|timer[18]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 6.713      ;
; 13.208 ; key:u_key|timer[8]                 ; key:u_key|timer[10]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 6.713      ;
; 13.208 ; key:u_key|timer[8]                 ; key:u_key|timer[11]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 6.713      ;
; 13.208 ; key:u_key|timer[8]                 ; key:u_key|timer[12]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 6.713      ;
; 13.208 ; key:u_key|timer[8]                 ; key:u_key|timer[13]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 6.713      ;
; 13.208 ; key:u_key|timer[8]                 ; key:u_key|timer[14]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 6.713      ;
; 13.208 ; key:u_key|timer[8]                 ; key:u_key|timer[15]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 6.713      ;
; 13.208 ; key:u_key|timer[8]                 ; key:u_key|timer[16]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 6.713      ;
; 13.208 ; key:u_key|timer[8]                 ; key:u_key|timer[17]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 6.713      ;
; 13.239 ; Reset_Delay:u_Reset_Delay|Cont[7]  ; Reset_Delay:u_Reset_Delay|oRST_1 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 6.708      ;
; 13.253 ; key:u_key|timer[3]                 ; key:u_key|key_value[10]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 6.670      ;
; 13.253 ; key:u_key|timer[3]                 ; key:u_key|key_value[8]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 6.670      ;
; 13.253 ; key:u_key|timer[3]                 ; key:u_key|key_value[1]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 6.670      ;
; 13.253 ; key:u_key|timer[3]                 ; key:u_key|key_value[2]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 6.670      ;
; 13.253 ; key:u_key|timer[3]                 ; key:u_key|key_value[3]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 6.670      ;
; 13.253 ; key:u_key|timer[3]                 ; key:u_key|key_value[4]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 6.670      ;
; 13.253 ; key:u_key|timer[3]                 ; key:u_key|key_value[5]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 6.670      ;
; 13.253 ; key:u_key|timer[3]                 ; key:u_key|key_value[6]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 6.670      ;
; 13.253 ; key:u_key|timer[3]                 ; key:u_key|key_value[7]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 6.670      ;
; 13.253 ; key:u_key|timer[3]                 ; key:u_key|key_value[9]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 6.670      ;
; 13.266 ; key:u_key|timer[7]                 ; key:u_key|key_value[10]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 6.657      ;
; 13.266 ; key:u_key|timer[7]                 ; key:u_key|key_value[8]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 6.657      ;
; 13.266 ; key:u_key|timer[7]                 ; key:u_key|key_value[1]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 6.657      ;
; 13.266 ; key:u_key|timer[7]                 ; key:u_key|key_value[2]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 6.657      ;
; 13.266 ; key:u_key|timer[7]                 ; key:u_key|key_value[3]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 6.657      ;
; 13.266 ; key:u_key|timer[7]                 ; key:u_key|key_value[4]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 6.657      ;
; 13.266 ; key:u_key|timer[7]                 ; key:u_key|key_value[5]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 6.657      ;
; 13.266 ; key:u_key|timer[7]                 ; key:u_key|key_value[6]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 6.657      ;
; 13.266 ; key:u_key|timer[7]                 ; key:u_key|key_value[7]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 6.657      ;
; 13.266 ; key:u_key|timer[7]                 ; key:u_key|key_value[9]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 6.657      ;
; 13.274 ; key:u_key|timer[8]                 ; key:u_key|key_value[10]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 6.649      ;
; 13.274 ; key:u_key|timer[8]                 ; key:u_key|key_value[8]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 6.649      ;
; 13.274 ; key:u_key|timer[8]                 ; key:u_key|key_value[1]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 6.649      ;
; 13.274 ; key:u_key|timer[8]                 ; key:u_key|key_value[2]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 6.649      ;
; 13.274 ; key:u_key|timer[8]                 ; key:u_key|key_value[3]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 6.649      ;
; 13.274 ; key:u_key|timer[8]                 ; key:u_key|key_value[4]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 6.649      ;
; 13.274 ; key:u_key|timer[8]                 ; key:u_key|key_value[5]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 6.649      ;
; 13.274 ; key:u_key|timer[8]                 ; key:u_key|key_value[6]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 6.649      ;
; 13.274 ; key:u_key|timer[8]                 ; key:u_key|key_value[7]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 6.649      ;
; 13.274 ; key:u_key|timer[8]                 ; key:u_key|key_value[9]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 6.649      ;
; 13.345 ; Reset_Delay:u_Reset_Delay|Cont[6]  ; Reset_Delay:u_Reset_Delay|oRST_1 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 6.602      ;
; 13.361 ; key:u_key|timer[4]                 ; key:u_key|timer[19]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 6.560      ;
; 13.361 ; key:u_key|timer[4]                 ; key:u_key|timer[18]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 6.560      ;
; 13.361 ; key:u_key|timer[4]                 ; key:u_key|timer[10]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 6.560      ;
; 13.361 ; key:u_key|timer[4]                 ; key:u_key|timer[11]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 6.560      ;
; 13.361 ; key:u_key|timer[4]                 ; key:u_key|timer[12]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 6.560      ;
; 13.361 ; key:u_key|timer[4]                 ; key:u_key|timer[13]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 6.560      ;
; 13.361 ; key:u_key|timer[4]                 ; key:u_key|timer[14]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 6.560      ;
; 13.361 ; key:u_key|timer[4]                 ; key:u_key|timer[15]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 6.560      ;
; 13.361 ; key:u_key|timer[4]                 ; key:u_key|timer[16]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 6.560      ;
; 13.361 ; key:u_key|timer[4]                 ; key:u_key|timer[17]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 6.560      ;
; 13.410 ; key:u_key|timer[5]                 ; key:u_key|timer[19]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 6.511      ;
; 13.410 ; key:u_key|timer[5]                 ; key:u_key|timer[18]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 6.511      ;
; 13.410 ; key:u_key|timer[5]                 ; key:u_key|timer[10]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 6.511      ;
; 13.410 ; key:u_key|timer[5]                 ; key:u_key|timer[11]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 6.511      ;
; 13.410 ; key:u_key|timer[5]                 ; key:u_key|timer[12]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 6.511      ;
; 13.410 ; key:u_key|timer[5]                 ; key:u_key|timer[13]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 6.511      ;
; 13.410 ; key:u_key|timer[5]                 ; key:u_key|timer[14]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 6.511      ;
; 13.410 ; key:u_key|timer[5]                 ; key:u_key|timer[15]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 6.511      ;
; 13.410 ; key:u_key|timer[5]                 ; key:u_key|timer[16]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 6.511      ;
; 13.410 ; key:u_key|timer[5]                 ; key:u_key|timer[17]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 6.511      ;
; 13.427 ; key:u_key|timer[4]                 ; key:u_key|key_value[10]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 6.496      ;
; 13.427 ; key:u_key|timer[4]                 ; key:u_key|key_value[8]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 6.496      ;
; 13.427 ; key:u_key|timer[4]                 ; key:u_key|key_value[1]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 6.496      ;
; 13.427 ; key:u_key|timer[4]                 ; key:u_key|key_value[2]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 6.496      ;
; 13.427 ; key:u_key|timer[4]                 ; key:u_key|key_value[3]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 6.496      ;
; 13.427 ; key:u_key|timer[4]                 ; key:u_key|key_value[4]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 6.496      ;
; 13.427 ; key:u_key|timer[4]                 ; key:u_key|key_value[5]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 6.496      ;
; 13.427 ; key:u_key|timer[4]                 ; key:u_key|key_value[6]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 6.496      ;
; 13.427 ; key:u_key|timer[4]                 ; key:u_key|key_value[7]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 6.496      ;
; 13.427 ; key:u_key|timer[4]                 ; key:u_key|key_value[9]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 6.496      ;
; 13.444 ; Reset_Delay:u_Reset_Delay|Cont[15] ; Reset_Delay:u_Reset_Delay|oRST_1 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 6.490      ;
; 13.446 ; Reset_Delay:u_Reset_Delay|Cont[14] ; Reset_Delay:u_Reset_Delay|oRST_1 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 6.488      ;
; 13.476 ; key:u_key|timer[5]                 ; key:u_key|key_value[10]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 6.447      ;
+--------+------------------------------------+----------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'u_clok_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                          ;
+--------+-------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                     ; To Node                                                                                                                                                    ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; 32.096 ; color_bar:u_color_bar|v_active                                                                                                ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11 ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.568     ; 7.053      ;
; 32.096 ; color_bar:u_color_bar|v_active                                                                                                ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10 ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.568     ; 7.053      ;
; 32.105 ; color_bar:u_color_bar|v_active                                                                                                ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.568     ; 7.044      ;
; 32.313 ; color_bar:u_color_bar|active_x[7]                                                                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11 ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.067     ; 7.337      ;
; 32.314 ; color_bar:u_color_bar|active_x[7]                                                                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.067     ; 7.336      ;
; 32.314 ; color_bar:u_color_bar|active_x[7]                                                                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10 ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.067     ; 7.336      ;
; 32.334 ; color_bar:u_color_bar|active_x[7]                                                                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.067     ; 7.316      ;
; 32.441 ; color_bar:u_color_bar|active_x[8]                                                                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11 ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.067     ; 7.209      ;
; 32.442 ; color_bar:u_color_bar|active_x[8]                                                                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.067     ; 7.208      ;
; 32.442 ; color_bar:u_color_bar|active_x[8]                                                                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10 ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.067     ; 7.208      ;
; 32.462 ; color_bar:u_color_bar|active_x[8]                                                                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.067     ; 7.188      ;
; 32.520 ; color_bar:u_color_bar|v_active                                                                                                ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.568     ; 6.629      ;
; 32.520 ; color_bar:u_color_bar|v_active                                                                                                ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a7  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.568     ; 6.629      ;
; 32.545 ; color_bar:u_color_bar|v_active                                                                                                ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a6  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.568     ; 6.604      ;
; 32.562 ; color_bar:u_color_bar|active_x[4]                                                                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11 ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.067     ; 7.088      ;
; 32.563 ; color_bar:u_color_bar|active_x[4]                                                                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.067     ; 7.087      ;
; 32.563 ; color_bar:u_color_bar|active_x[4]                                                                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10 ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.067     ; 7.087      ;
; 32.563 ; color_bar:u_color_bar|active_x[2]                                                                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11 ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.067     ; 7.087      ;
; 32.564 ; color_bar:u_color_bar|active_x[2]                                                                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.067     ; 7.086      ;
; 32.564 ; color_bar:u_color_bar|active_x[2]                                                                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10 ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.067     ; 7.086      ;
; 32.575 ; color_bar:u_color_bar|v_active                                                                                                ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11 ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.561     ; 6.581      ;
; 32.576 ; color_bar:u_color_bar|active_x[7]                                                                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a6  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.071     ; 7.070      ;
; 32.576 ; color_bar:u_color_bar|v_active                                                                                                ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.561     ; 6.580      ;
; 32.576 ; color_bar:u_color_bar|v_active                                                                                                ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10 ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.561     ; 6.580      ;
; 32.591 ; color_bar:u_color_bar|active_x[4]                                                                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.067     ; 7.059      ;
; 32.592 ; color_bar:u_color_bar|active_x[2]                                                                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.067     ; 7.058      ;
; 32.596 ; color_bar:u_color_bar|v_active                                                                                                ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.561     ; 6.560      ;
; 32.608 ; color_bar:u_color_bar|active_x[7]                                                                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a7  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.067     ; 7.042      ;
; 32.639 ; color_bar:u_color_bar|h_active                                                                                                ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11 ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.069     ; 7.009      ;
; 32.639 ; color_bar:u_color_bar|h_active                                                                                                ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10 ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.069     ; 7.009      ;
; 32.648 ; color_bar:u_color_bar|h_active                                                                                                ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.069     ; 7.000      ;
; 32.659 ; color_bar:u_color_bar|h_cnt[9]                                                                                                ; color_bar:u_color_bar|active_y[10]                                                                                                                         ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.079     ; 6.979      ;
; 32.659 ; color_bar:u_color_bar|h_cnt[9]                                                                                                ; color_bar:u_color_bar|active_y[9]                                                                                                                          ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.079     ; 6.979      ;
; 32.659 ; color_bar:u_color_bar|h_cnt[9]                                                                                                ; color_bar:u_color_bar|active_y[8]                                                                                                                          ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.079     ; 6.979      ;
; 32.659 ; color_bar:u_color_bar|h_cnt[9]                                                                                                ; color_bar:u_color_bar|active_y[7]                                                                                                                          ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.079     ; 6.979      ;
; 32.659 ; color_bar:u_color_bar|h_cnt[9]                                                                                                ; color_bar:u_color_bar|active_y[6]                                                                                                                          ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.079     ; 6.979      ;
; 32.659 ; color_bar:u_color_bar|h_cnt[9]                                                                                                ; color_bar:u_color_bar|active_y[5]                                                                                                                          ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.079     ; 6.979      ;
; 32.659 ; color_bar:u_color_bar|h_cnt[9]                                                                                                ; color_bar:u_color_bar|active_y[4]                                                                                                                          ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.079     ; 6.979      ;
; 32.659 ; color_bar:u_color_bar|h_cnt[9]                                                                                                ; color_bar:u_color_bar|active_y[3]                                                                                                                          ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.079     ; 6.979      ;
; 32.659 ; color_bar:u_color_bar|h_cnt[9]                                                                                                ; color_bar:u_color_bar|active_y[2]                                                                                                                          ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.079     ; 6.979      ;
; 32.659 ; color_bar:u_color_bar|h_cnt[9]                                                                                                ; color_bar:u_color_bar|active_y[1]                                                                                                                          ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.079     ; 6.979      ;
; 32.659 ; color_bar:u_color_bar|h_cnt[9]                                                                                                ; color_bar:u_color_bar|active_y[0]                                                                                                                          ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.079     ; 6.979      ;
; 32.697 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[7] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11 ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.533     ; 6.487      ;
; 32.698 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[7] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.533     ; 6.486      ;
; 32.698 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[7] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10 ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.533     ; 6.486      ;
; 32.704 ; color_bar:u_color_bar|active_x[8]                                                                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a6  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.071     ; 6.942      ;
; 32.712 ; color_bar:u_color_bar|v_active                                                                                                ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a5  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.574     ; 6.431      ;
; 32.718 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[7] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.533     ; 6.466      ;
; 32.736 ; color_bar:u_color_bar|active_x[8]                                                                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a7  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.067     ; 6.914      ;
; 32.738 ; color_bar:u_color_bar|active_x[3]                                                                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11 ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.067     ; 6.912      ;
; 32.739 ; color_bar:u_color_bar|active_x[3]                                                                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.067     ; 6.911      ;
; 32.739 ; color_bar:u_color_bar|active_x[3]                                                                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10 ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.067     ; 6.911      ;
; 32.744 ; color_bar:u_color_bar|active_y[4]                                                                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11 ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.066     ; 6.907      ;
; 32.745 ; color_bar:u_color_bar|active_y[4]                                                                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.066     ; 6.906      ;
; 32.745 ; color_bar:u_color_bar|active_y[4]                                                                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10 ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.066     ; 6.906      ;
; 32.760 ; color_bar:u_color_bar|active_y[7]                                                                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11 ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.066     ; 6.891      ;
; 32.761 ; color_bar:u_color_bar|active_y[7]                                                                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.066     ; 6.890      ;
; 32.761 ; color_bar:u_color_bar|active_y[7]                                                                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10 ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.066     ; 6.890      ;
; 32.765 ; color_bar:u_color_bar|active_y[4]                                                                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.066     ; 6.886      ;
; 32.767 ; color_bar:u_color_bar|active_x[3]                                                                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.067     ; 6.883      ;
; 32.768 ; color_bar:u_color_bar|v_active                                                                                                ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a4  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.574     ; 6.375      ;
; 32.774 ; color_bar:u_color_bar|h_cnt[9]                                                                                                ; color_bar:u_color_bar|v_active                                                                                                                             ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; 0.395      ; 7.338      ;
; 32.781 ; color_bar:u_color_bar|active_y[7]                                                                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.066     ; 6.870      ;
; 32.834 ; color_bar:u_color_bar|h_cnt[11]                                                                                               ; color_bar:u_color_bar|active_y[10]                                                                                                                         ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.079     ; 6.804      ;
; 32.834 ; color_bar:u_color_bar|h_cnt[11]                                                                                               ; color_bar:u_color_bar|active_y[9]                                                                                                                          ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.079     ; 6.804      ;
; 32.834 ; color_bar:u_color_bar|h_cnt[11]                                                                                               ; color_bar:u_color_bar|active_y[8]                                                                                                                          ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.079     ; 6.804      ;
; 32.834 ; color_bar:u_color_bar|h_cnt[11]                                                                                               ; color_bar:u_color_bar|active_y[7]                                                                                                                          ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.079     ; 6.804      ;
; 32.834 ; color_bar:u_color_bar|h_cnt[11]                                                                                               ; color_bar:u_color_bar|active_y[6]                                                                                                                          ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.079     ; 6.804      ;
; 32.834 ; color_bar:u_color_bar|h_cnt[11]                                                                                               ; color_bar:u_color_bar|active_y[5]                                                                                                                          ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.079     ; 6.804      ;
; 32.834 ; color_bar:u_color_bar|h_cnt[11]                                                                                               ; color_bar:u_color_bar|active_y[4]                                                                                                                          ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.079     ; 6.804      ;
; 32.834 ; color_bar:u_color_bar|h_cnt[11]                                                                                               ; color_bar:u_color_bar|active_y[3]                                                                                                                          ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.079     ; 6.804      ;
; 32.834 ; color_bar:u_color_bar|h_cnt[11]                                                                                               ; color_bar:u_color_bar|active_y[2]                                                                                                                          ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.079     ; 6.804      ;
; 32.834 ; color_bar:u_color_bar|h_cnt[11]                                                                                               ; color_bar:u_color_bar|active_y[1]                                                                                                                          ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.079     ; 6.804      ;
; 32.834 ; color_bar:u_color_bar|h_cnt[11]                                                                                               ; color_bar:u_color_bar|active_y[0]                                                                                                                          ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.079     ; 6.804      ;
; 32.838 ; color_bar:u_color_bar|v_active                                                                                                ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a6  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.565     ; 6.314      ;
; 32.849 ; color_bar:u_color_bar|active_x[9]                                                                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11 ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.074     ; 6.794      ;
; 32.849 ; color_bar:u_color_bar|active_x[9]                                                                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10 ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.074     ; 6.794      ;
; 32.858 ; color_bar:u_color_bar|active_x[9]                                                                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.074     ; 6.785      ;
; 32.865 ; color_bar:u_color_bar|active_x[4]                                                                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a6  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.071     ; 6.781      ;
; 32.866 ; color_bar:u_color_bar|active_x[2]                                                                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a6  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.071     ; 6.780      ;
; 32.870 ; color_bar:u_color_bar|active_x[1]                                                                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11 ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.067     ; 6.780      ;
; 32.870 ; color_bar:u_color_bar|v_active                                                                                                ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a7  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.561     ; 6.286      ;
; 32.871 ; color_bar:u_color_bar|active_x[1]                                                                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.067     ; 6.779      ;
; 32.871 ; color_bar:u_color_bar|active_x[1]                                                                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10 ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.067     ; 6.779      ;
; 32.871 ; color_bar:u_color_bar|active_y[5]                                                                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11 ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.066     ; 6.780      ;
; 32.872 ; color_bar:u_color_bar|active_y[5]                                                                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.066     ; 6.779      ;
; 32.872 ; color_bar:u_color_bar|active_y[5]                                                                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10 ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.066     ; 6.779      ;
; 32.892 ; color_bar:u_color_bar|active_y[5]                                                                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.066     ; 6.759      ;
; 32.897 ; color_bar:u_color_bar|active_x[4]                                                                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a7  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.067     ; 6.753      ;
; 32.898 ; color_bar:u_color_bar|active_x[2]                                                                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a7  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.067     ; 6.752      ;
; 32.899 ; color_bar:u_color_bar|active_x[1]                                                                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.067     ; 6.751      ;
; 32.918 ; color_bar:u_color_bar|v_active                                                                                                ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[3]                              ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.574     ; 6.225      ;
; 32.925 ; color_bar:u_color_bar|active_x[8]                                                                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11 ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.074     ; 6.718      ;
; 32.925 ; color_bar:u_color_bar|active_x[8]                                                                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10 ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.074     ; 6.718      ;
; 32.934 ; color_bar:u_color_bar|active_x[8]                                                                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.074     ; 6.709      ;
; 32.949 ; color_bar:u_color_bar|h_cnt[11]                                                                                               ; color_bar:u_color_bar|v_active                                                                                                                             ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; 0.395      ; 7.163      ;
; 32.960 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[7] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a6  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.537     ; 6.220      ;
; 32.983 ; color_bar:u_color_bar|active_x[7]                                                                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a5  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.071     ; 6.663      ;
; 32.992 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[7] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a7  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.533     ; 6.192      ;
; 33.007 ; color_bar:u_color_bar|active_y[4]                                                                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a6  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.070     ; 6.640      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'u_clok_pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                    ;
+--------+--------------------------------------------------+--------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                        ; To Node                                          ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------+--------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; -1.064 ; cmos2_reg_config:cmos_config_2|clock_20k         ; cmos2_reg_config:cmos_config_2|clock_20k         ; cmos2_reg_config:cmos_config_2|clock_20k               ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.249      ; 0.758      ;
; -1.062 ; cmos2_reg_config:cmos_config_1|clock_20k         ; cmos2_reg_config:cmos_config_1|clock_20k         ; cmos2_reg_config:cmos_config_1|clock_20k               ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.247      ; 0.758      ;
; -1.037 ; cmos2_reg_config:cmos_config_2|clock_20k         ; cmos2_reg_config:cmos_config_2|clock_20k         ; cmos2_reg_config:cmos_config_2|clock_20k               ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.249      ; 0.785      ;
; -1.035 ; cmos2_reg_config:cmos_config_1|clock_20k         ; cmos2_reg_config:cmos_config_1|clock_20k         ; cmos2_reg_config:cmos_config_1|clock_20k               ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.247      ; 0.785      ;
; 0.741  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[3]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[3]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 1.054      ;
; 0.742  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[1]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[1]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 1.055      ;
; 0.742  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[5]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[5]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 1.055      ;
; 0.744  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[2]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[2]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 1.057      ;
; 0.744  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[6]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[6]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 1.057      ;
; 0.744  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[7]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[7]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 1.057      ;
; 0.745  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[4]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[4]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 1.058      ;
; 0.746  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[8]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[8]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 1.059      ;
; 0.761  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[11] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[11] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.055      ;
; 0.761  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[13] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[13] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.055      ;
; 0.762  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[15] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[15] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.056      ;
; 0.763  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[9]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[9]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.057      ;
; 0.764  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[14] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[14] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.058      ;
; 0.765  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[10] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[10] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.059      ;
; 0.765  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[12] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[12] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.059      ;
; 0.766  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[0]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[0]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 1.079      ;
; 1.096  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[1]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[2]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 1.409      ;
; 1.096  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[3]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[4]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 1.409      ;
; 1.097  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[5]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[6]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 1.410      ;
; 1.098  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[7]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[8]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 1.411      ;
; 1.104  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[0]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[1]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 1.417      ;
; 1.105  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[2]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[3]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 1.418      ;
; 1.105  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[6]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[7]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 1.418      ;
; 1.106  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[4]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[5]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 1.419      ;
; 1.113  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[0]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[2]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 1.426      ;
; 1.114  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[2]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[4]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 1.427      ;
; 1.114  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[6]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[8]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 1.427      ;
; 1.115  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[4]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[6]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 1.428      ;
; 1.116  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[13] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[14] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.410      ;
; 1.116  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[11] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[12] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.410      ;
; 1.117  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[9]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[10] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.411      ;
; 1.125  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[14] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[15] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.419      ;
; 1.126  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[10] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[11] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.420      ;
; 1.126  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[12] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[13] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.420      ;
; 1.135  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[12] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[14] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.429      ;
; 1.135  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[10] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[12] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.429      ;
; 1.227  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[1]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[3]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 1.540      ;
; 1.227  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[3]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[5]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 1.540      ;
; 1.228  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[5]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[7]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 1.541      ;
; 1.236  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[1]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[4]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 1.549      ;
; 1.236  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[3]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[6]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 1.549      ;
; 1.237  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[5]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[8]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 1.550      ;
; 1.244  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[0]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[3]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 1.557      ;
; 1.245  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[2]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[5]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 1.558      ;
; 1.246  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[4]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[7]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 1.559      ;
; 1.247  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[13] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[15] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.541      ;
; 1.247  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[11] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[13] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.541      ;
; 1.248  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[9]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[11] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.542      ;
; 1.253  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[0]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[4]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 1.566      ;
; 1.254  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[2]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[6]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 1.567      ;
; 1.255  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[4]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[8]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 1.568      ;
; 1.256  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[11] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[14] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.550      ;
; 1.257  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[9]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[12] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.551      ;
; 1.266  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[12] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[15] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.560      ;
; 1.266  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[10] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[13] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.560      ;
; 1.275  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[10] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[14] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.569      ;
; 1.367  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[1]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[5]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 1.680      ;
; 1.367  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[3]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[7]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 1.680      ;
; 1.376  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[1]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[6]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 1.689      ;
; 1.376  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[3]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[8]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 1.689      ;
; 1.384  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[0]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[5]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 1.697      ;
; 1.385  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[2]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[7]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 1.698      ;
; 1.387  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[11] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[15] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.681      ;
; 1.388  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[9]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[13] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.682      ;
; 1.393  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[0]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[6]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 1.706      ;
; 1.394  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[2]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[8]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 1.707      ;
; 1.397  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[9]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[14] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.691      ;
; 1.406  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[10] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[15] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.700      ;
; 1.507  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[1]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[7]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 1.820      ;
; 1.516  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[1]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[8]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 1.829      ;
; 1.524  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[0]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[7]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 1.837      ;
; 1.526  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[10] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[0]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.578      ; 2.316      ;
; 1.526  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[10] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[1]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.578      ; 2.316      ;
; 1.526  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[10] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[2]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.578      ; 2.316      ;
; 1.526  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[10] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[3]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.578      ; 2.316      ;
; 1.526  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[10] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[4]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.578      ; 2.316      ;
; 1.526  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[10] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[5]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.578      ; 2.316      ;
; 1.526  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[10] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[6]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.578      ; 2.316      ;
; 1.526  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[10] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[7]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.578      ; 2.316      ;
; 1.526  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[10] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[8]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.578      ; 2.316      ;
; 1.528  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[9]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[15] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.822      ;
; 1.533  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[0]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[8]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 1.846      ;
; 1.603  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[8]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[9]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.395     ; 1.420      ;
; 1.612  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[8]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[10] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.395     ; 1.429      ;
; 1.639  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[11] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[0]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.578      ; 2.429      ;
; 1.639  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[11] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[1]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.578      ; 2.429      ;
; 1.639  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[11] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[2]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.578      ; 2.429      ;
; 1.639  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[11] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[3]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.578      ; 2.429      ;
; 1.639  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[11] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[4]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.578      ; 2.429      ;
; 1.639  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[11] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[5]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.578      ; 2.429      ;
; 1.639  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[11] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[6]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.578      ; 2.429      ;
; 1.639  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[11] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[7]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.578      ; 2.429      ;
; 1.639  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[11] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[8]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.578      ; 2.429      ;
; 1.725  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[7]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[9]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.395     ; 1.542      ;
; 1.734  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[7]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[10] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.395     ; 1.551      ;
; 1.741  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[6]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[9]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.395     ; 1.558      ;
+--------+--------------------------------------------------+--------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CMOS2_PCLK'                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                        ; To Node                                                                                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.389 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[10]                                                  ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.417      ; 1.018      ;
; 0.396 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[0]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a4~porta_address_reg0    ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.685      ; 1.335      ;
; 0.397 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[6]                                                   ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.417      ; 1.026      ;
; 0.401 ; CMOS_Capture:u2_CMOS_Capture|Pre_CMOS_iDATA[1]                                                                                                                                   ; CMOS_Capture:u2_CMOS_Capture|CMOS_oDATA[9]                                                                                                                                       ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.180      ; 0.793      ;
; 0.402 ; CMOS_Capture:u2_CMOS_Capture|Pre_CMOS_iDATA[6]                                                                                                                                   ; CMOS_Capture:u2_CMOS_Capture|CMOS_oDATA[14]                                                                                                                                      ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.180      ; 0.794      ;
; 0.403 ; CMOS_Capture:u2_CMOS_Capture|Pre_CMOS_iDATA[4]                                                                                                                                   ; CMOS_Capture:u2_CMOS_Capture|CMOS_oDATA[12]                                                                                                                                      ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.180      ; 0.795      ;
; 0.422 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[7]                                                   ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.417      ; 1.051      ;
; 0.437 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[8]                                                   ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.417      ; 1.066      ;
; 0.485 ; CMOS_Capture:u2_CMOS_Capture|Frame_Cont[1]                                                                                                                                       ; CMOS_Capture:u2_CMOS_Capture|Frame_Cont[1]                                                                                                                                       ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; CMOS_Capture:u2_CMOS_Capture|Frame_Cont[3]                                                                                                                                       ; CMOS_Capture:u2_CMOS_Capture|Frame_Cont[3]                                                                                                                                       ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; CMOS_Capture:u2_CMOS_Capture|Frame_Cont[2]                                                                                                                                       ; CMOS_Capture:u2_CMOS_Capture|Frame_Cont[2]                                                                                                                                       ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; CMOS_Capture:u2_CMOS_Capture|Frame_Cont[0]                                                                                                                                       ; CMOS_Capture:u2_CMOS_Capture|Frame_Cont[0]                                                                                                                                       ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; CMOS_Capture:u2_CMOS_Capture|Frame_valid                                                                                                                                         ; CMOS_Capture:u2_CMOS_Capture|Frame_valid                                                                                                                                         ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                       ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                       ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3                       ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                       ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                       ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                       ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                      ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                      ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                       ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                       ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                       ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                       ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.049      ; 0.746      ;
; 0.493 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[2]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a12~porta_address_reg0   ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.843      ; 1.590      ;
; 0.497 ; CMOS_Capture:u2_CMOS_Capture|byte_state                                                                                                                                          ; CMOS_Capture:u2_CMOS_Capture|byte_state                                                                                                                                          ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.049      ; 0.758      ;
; 0.497 ; CMOS_Capture:u2_CMOS_Capture|CMOS_oCLK                                                                                                                                           ; CMOS_Capture:u2_CMOS_Capture|CMOS_oCLK                                                                                                                                           ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.049      ; 0.758      ;
; 0.506 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[2]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a4~porta_address_reg0    ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.685      ; 1.445      ;
; 0.533 ; CMOS_Capture:u2_CMOS_Capture|Pre_CMOS_iDATA[7]                                                                                                                                   ; CMOS_Capture:u2_CMOS_Capture|CMOS_oDATA[15]                                                                                                                                      ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.258      ; 1.003      ;
; 0.542 ; CMOS_Capture:u2_CMOS_Capture|Pre_CMOS_iDATA[3]                                                                                                                                   ; CMOS_Capture:u2_CMOS_Capture|CMOS_oDATA[11]                                                                                                                                      ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.180      ; 0.934      ;
; 0.543 ; CMOS_Capture:u2_CMOS_Capture|Pre_CMOS_iDATA[2]                                                                                                                                   ; CMOS_Capture:u2_CMOS_Capture|CMOS_oDATA[10]                                                                                                                                      ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.180      ; 0.935      ;
; 0.543 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[1]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a4~porta_address_reg0    ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.685      ; 1.482      ;
; 0.551 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[9]                                                   ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.417      ; 1.180      ;
; 0.571 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[0]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a8~porta_address_reg0    ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.668      ; 1.493      ;
; 0.571 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[11] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[11] ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.437      ; 1.220      ;
; 0.579 ; CMOS_Capture:u2_CMOS_Capture|Pre_CMOS_iDATA[0]                                                                                                                                   ; CMOS_Capture:u2_CMOS_Capture|CMOS_oDATA[8]                                                                                                                                       ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.213      ; 1.004      ;
; 0.583 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[9]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~porta_address_reg0    ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.622      ; 1.459      ;
; 0.586 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[0]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[0]  ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.447      ; 1.245      ;
; 0.624 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[2]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~porta_address_reg0    ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.702      ; 1.580      ;
; 0.636 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[4]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[4]  ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.153      ; 1.001      ;
; 0.638 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[5]                                                   ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.417      ; 1.267      ;
; 0.641 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[1]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a8~porta_address_reg0    ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.668      ; 1.563      ;
; 0.653 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[2]                 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity9                          ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.054      ; 0.919      ;
; 0.663 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[1]                                                   ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.405      ; 1.280      ;
; 0.664 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[0]                 ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.405      ; 1.281      ;
; 0.690 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[0]                                                   ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.054      ; 0.956      ;
; 0.704 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[1]                 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity9                          ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.054      ; 0.970      ;
; 0.712 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[3]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a12~porta_address_reg0   ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.843      ; 1.809      ;
; 0.728 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[0]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a12~porta_address_reg0   ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.843      ; 1.825      ;
; 0.748 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[8]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a12~porta_address_reg0   ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.763      ; 1.765      ;
; 0.757 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a12~porta_address_reg0   ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 1.124      ; 2.135      ;
; 0.760 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[3]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a4~porta_address_reg0    ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.685      ; 1.699      ;
; 0.764 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[2]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[2]  ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.447      ; 1.423      ;
; 0.766 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[0]                 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity9                          ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.054      ; 1.032      ;
; 0.770 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[1]                 ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.333      ; 1.315      ;
; 0.772 ; CMOS_Capture:u2_CMOS_Capture|Frame_Cont[1]                                                                                                                                       ; CMOS_Capture:u2_CMOS_Capture|Frame_Cont[3]                                                                                                                                       ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.056      ; 1.040      ;
; 0.772 ; CMOS_Capture:u2_CMOS_Capture|Frame_Cont[1]                                                                                                                                       ; CMOS_Capture:u2_CMOS_Capture|Frame_Cont[2]                                                                                                                                       ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.056      ; 1.040      ;
; 0.781 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[7]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a12~porta_address_reg0   ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.763      ; 1.798      ;
; 0.782 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[1]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a12~porta_address_reg0   ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.843      ; 1.879      ;
; 0.785 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[9]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a12~porta_address_reg0   ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.763      ; 1.802      ;
; 0.787 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                                  ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.489      ; 1.488      ;
; 0.790 ; CMOS_Capture:u2_CMOS_Capture|Frame_Cont[3]                                                                                                                                       ; CMOS_Capture:u2_CMOS_Capture|Frame_valid                                                                                                                                         ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.056      ; 1.058      ;
; 0.793 ; CMOS_Capture:u2_CMOS_Capture|Frame_Cont[3]                                                                                                                                       ; CMOS_Capture:u2_CMOS_Capture|Frame_Cont[0]                                                                                                                                       ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.056      ; 1.061      ;
; 0.796 ; CMOS_Capture:u2_CMOS_Capture|Frame_Cont[2]                                                                                                                                       ; CMOS_Capture:u2_CMOS_Capture|Frame_valid                                                                                                                                         ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.056      ; 1.064      ;
; 0.799 ; CMOS_Capture:u2_CMOS_Capture|Frame_Cont[2]                                                                                                                                       ; CMOS_Capture:u2_CMOS_Capture|Frame_Cont[0]                                                                                                                                       ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.056      ; 1.067      ;
; 0.801 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity9                          ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                       ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.054      ; 1.067      ;
; 0.803 ; CMOS_Capture:u2_CMOS_Capture|mCMOS_VSYNC                                                                                                                                         ; CMOS_Capture:u2_CMOS_Capture|Frame_Cont[0]                                                                                                                                       ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 1.145      ; 2.160      ;
; 0.804 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[9]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a4~porta_address_reg0    ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.605      ; 1.663      ;
; 0.806 ; CMOS_Capture:u2_CMOS_Capture|mCMOS_VSYNC                                                                                                                                         ; CMOS_Capture:u2_CMOS_Capture|Frame_Cont[3]                                                                                                                                       ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 1.145      ; 2.163      ;
; 0.806 ; CMOS_Capture:u2_CMOS_Capture|mCMOS_VSYNC                                                                                                                                         ; CMOS_Capture:u2_CMOS_Capture|Frame_Cont[2]                                                                                                                                       ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 1.145      ; 2.163      ;
; 0.807 ; CMOS_Capture:u2_CMOS_Capture|mCMOS_VSYNC                                                                                                                                         ; CMOS_Capture:u2_CMOS_Capture|Frame_valid                                                                                                                                         ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 1.145      ; 2.164      ;
; 0.808 ; CMOS_Capture:u2_CMOS_Capture|mCMOS_VSYNC                                                                                                                                         ; CMOS_Capture:u2_CMOS_Capture|Frame_Cont[1]                                                                                                                                       ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 1.145      ; 2.165      ;
; 0.812 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[0]                 ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.054      ; 1.078      ;
; 0.815 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                       ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.054      ; 1.081      ;
; 0.815 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                       ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.054      ; 1.081      ;
; 0.818 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3                       ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.054      ; 1.084      ;
; 0.819 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                       ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.054      ; 1.085      ;
; 0.820 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[6]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a4~porta_address_reg0    ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.605      ; 1.679      ;
; 0.823 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                       ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.054      ; 1.089      ;
; 0.827 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                      ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.054      ; 1.093      ;
; 0.830 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                       ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.054      ; 1.096      ;
; 0.840 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                      ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.054      ; 1.106      ;
; 0.844 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[6]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[6]  ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.340      ; 1.396      ;
; 0.846 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[1]                 ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.333      ; 1.391      ;
; 0.851 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[1]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~porta_address_reg0    ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.702      ; 1.807      ;
; 0.858 ; CMOS_Capture:u2_CMOS_Capture|Pre_CMOS_iDATA[5]                                                                                                                                   ; CMOS_Capture:u2_CMOS_Capture|CMOS_oDATA[13]                                                                                                                                      ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.158      ; 1.228      ;
; 0.862 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[2]                 ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.405      ; 1.479      ;
; 0.863 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a4~porta_address_reg0    ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.966      ; 2.083      ;
; 0.866 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[2]                 ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.333      ; 1.411      ;
; 0.870 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[3]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a8~porta_address_reg0    ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.668      ; 1.792      ;
; 0.871 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~porta_address_reg0    ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.983      ; 2.108      ;
; 0.888 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[3]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[3]  ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.350      ; 1.450      ;
; 0.899 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~porta_address_reg0    ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.622      ; 1.775      ;
; 0.904 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[7]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[7]  ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.340      ; 1.456      ;
; 0.939 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[8]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a8~porta_address_reg0    ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.588      ; 1.781      ;
; 0.959 ; CMOS_Capture:u2_CMOS_Capture|CMOS_oDATA[0]                                                                                                                                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~porta_datain_reg0     ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.074      ; 1.287      ;
; 0.964 ; CMOS_Capture:u2_CMOS_Capture|CMOS_oDATA[3]                                                                                                                                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~porta_datain_reg0     ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.074      ; 1.292      ;
; 0.965 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[2]                 ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.333      ; 1.510      ;
; 0.965 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[10]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~porta_address_reg0    ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.622      ; 1.841      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                        ; To Node                                                                                                                                                                          ; Launch Clock                                                                 ; Latch Clock                                                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+------------+------------+
; 0.420 ; Sdram_Control_4Port:u_Sdram_Control_4Port|mDATAOUT[0]                                                                                                                            ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~porta_datain_reg0      ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.480      ; 1.154      ;
; 0.432 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.102      ; 0.746      ;
; 0.437 ; Sdram_Control_4Port:u_Sdram_Control_4Port|mDATAOUT[15]                                                                                                                           ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~porta_datain_reg0      ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.480      ; 1.171      ;
; 0.446 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[3]                                                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a11~porta_address_reg0    ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.478      ; 1.178      ;
; 0.447 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[0]                                                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~porta_address_reg0     ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.477      ; 1.178      ;
; 0.449 ; Sdram_Control_4Port:u_Sdram_Control_4Port|mDATAOUT[1]                                                                                                                            ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~porta_datain_reg0      ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.480      ; 1.183      ;
; 0.450 ; Sdram_Control_4Port:u_Sdram_Control_4Port|mDATAOUT[6]                                                                                                                            ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a2~porta_datain_reg0      ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.480      ; 1.184      ;
; 0.452 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a0                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a0                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a4                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a4                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a3                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a3                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a5                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a5                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a1                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a1                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a2                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a2                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a6                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a6                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a7                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a7                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a5                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a5                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a4                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a4                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a2                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a2                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a0                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a0                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a1                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a1                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.453 ; Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|rw_flag                                                                                                               ; Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|rw_flag                                                                                                               ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|CM_ACK                                                                                                                ; Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|CM_ACK                                                                                                                ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|REF_ACK                                                                                                               ; Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|REF_ACK                                                                                                               ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|rp_shift[3]                                                                                                           ; Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|rp_shift[3]                                                                                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|ex_write                                                                                                              ; Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|ex_write                                                                                                              ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|ex_read                                                                                                               ; Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|ex_read                                                                                                               ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Sdram_Control_4Port:u_Sdram_Control_4Port|control_interface:control1|REF_REQ                                                                                                     ; Sdram_Control_4Port:u_Sdram_Control_4Port|control_interface:control1|REF_REQ                                                                                                     ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Sdram_Control_4Port:u_Sdram_Control_4Port|control_interface:control1|init_timer[0]                                                                                               ; Sdram_Control_4Port:u_Sdram_Control_4Port|control_interface:control1|init_timer[0]                                                                                               ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Sdram_Control_4Port:u_Sdram_Control_4Port|rWR2_ADDR[20]                                                                                                                          ; Sdram_Control_4Port:u_Sdram_Control_4Port|rWR2_ADDR[20]                                                                                                                          ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                        ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                        ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3                        ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3                        ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                        ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                        ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                        ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                        ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                        ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                        ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                        ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                        ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Sdram_Control_4Port:u_Sdram_Control_4Port|mRD                                                                                                                                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|mRD                                                                                                                                    ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Sdram_Control_4Port:u_Sdram_Control_4Port|mWR                                                                                                                                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|mWR                                                                                                                                    ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Sdram_Control_4Port:u_Sdram_Control_4Port|mLENGTH[8]                                                                                                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|mLENGTH[8]                                                                                                                             ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a7                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a7                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a6                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a6                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10                      ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11                      ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Sdram_Control_4Port:u_Sdram_Control_4Port|OUT_VALID                                                                                                                              ; Sdram_Control_4Port:u_Sdram_Control_4Port|OUT_VALID                                                                                                                              ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Sdram_Control_4Port:u_Sdram_Control_4Port|mRD_DONE                                                                                                                               ; Sdram_Control_4Port:u_Sdram_Control_4Port|mRD_DONE                                                                                                                               ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Sdram_Control_4Port:u_Sdram_Control_4Port|ST[0]                                                                                                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|ST[0]                                                                                                                                  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Sdram_Control_4Port:u_Sdram_Control_4Port|mWR_DONE                                                                                                                               ; Sdram_Control_4Port:u_Sdram_Control_4Port|mWR_DONE                                                                                                                               ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10                      ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11                      ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.454 ; Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|oe4                                                                                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|oe4                                                                                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|do_rw                                                                                                                 ; Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|do_rw                                                                                                                 ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                        ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                        ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                        ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                        ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                        ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                        ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                        ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                        ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                        ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                        ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                        ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                        ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                        ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                        ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                        ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                        ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                        ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                        ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                        ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                        ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                        ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                        ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                        ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                        ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                        ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                        ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.463 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[5]                                                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a11~porta_address_reg0    ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.478      ; 1.195      ;
; 0.465 ; Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|do_precharge                                                                                                          ; Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|do_precharge                                                                                                          ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.758      ;
; 0.465 ; Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|do_load_mode                                                                                                          ; Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|do_load_mode                                                                                                          ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.758      ;
; 0.465 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Read                                                                                                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Read                                                                                                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.758      ;
; 0.465 ; Sdram_Control_4Port:u_Sdram_Control_4Port|control_interface:control1|CMD_ACK                                                                                                     ; Sdram_Control_4Port:u_Sdram_Control_4Port|control_interface:control1|CMD_ACK                                                                                                     ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.758      ;
; 0.466 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[2]                                                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~porta_address_reg0     ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.477      ; 1.197      ;
; 0.482 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[1]                                                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a11~porta_address_reg0    ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.473      ; 1.209      ;
; 0.483 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[1]                                                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~porta_address_reg0     ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.477      ; 1.214      ;
; 0.483 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[3]   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[3]   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 0.794      ;
; 0.489 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[2]                                                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a11~porta_address_reg0    ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.481      ; 1.224      ;
; 0.494 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~porta_address_reg0     ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.477      ; 1.225      ;
; 0.499 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[2]                                                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a11~porta_address_reg0    ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.473      ; 1.226      ;
; 0.500 ; Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|BA[1]                                                                                                                 ; Sdram_Control_4Port:u_Sdram_Control_4Port|BA[1]                                                                                                                                  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.793      ;
; 0.500 ; Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|command_delay[4]                                                                                                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|command_delay[3]                                                                                                      ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.793      ;
; 0.501 ; Sdram_Control_4Port:u_Sdram_Control_4Port|control_interface:control1|SADDR[21]                                                                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|BA[1]                                                                                                                 ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; Sdram_Control_4Port:u_Sdram_Control_4Port|control_interface:control1|SADDR[20]                                                                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|BA[0]                                                                                                                 ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[8]                                                                                                                               ; Sdram_Control_4Port:u_Sdram_Control_4Port|control_interface:control1|SADDR[8]                                                                                                    ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.793      ;
; 0.501 ; Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|command_delay[5]                                                                                                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|command_delay[4]                                                                                                      ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[1]   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[1]   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.793      ;
; 0.501 ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[16]                                                                                                                              ; Sdram_Control_4Port:u_Sdram_Control_4Port|control_interface:control1|SADDR[16]                                                                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[9]                                                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~porta_address_reg0     ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.477      ; 1.232      ;
; 0.501 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[11] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[11] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.794      ;
; 0.502 ; Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|BA[0]                                                                                                                 ; Sdram_Control_4Port:u_Sdram_Control_4Port|BA[0]                                                                                                                                  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|command_delay[2]                                                                                                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|command_delay[1]                                                                                                      ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|command_delay[1]                                                                                                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|command_delay[0]                                                                                                      ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[7]   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[7]   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[10]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[10]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[3]   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[3]   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[9]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[9]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[8]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[8]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.795      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'u_clok_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                             ; To Node                                                                                                                                                                                                                         ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; 0.447 ; color_bar:u_color_bar|v_cnt[5]                                                                                                                                                                        ; color_bar:u_color_bar|v_cnt[5]                                                                                                                                                                                                  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 0.758      ;
; 0.453 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11                                            ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11                                                                      ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a6                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a6                                                                       ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10                                            ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10                                                                      ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9                                                                       ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8                                                                       ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a7                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a7                                                                       ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a3                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a3                                                                       ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a2                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a2                                                                       ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a1                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a1                                                                       ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a0                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a0                                                                       ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a3                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a3                                                                       ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11                                            ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11                                                                      ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9                                                                       ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10                                            ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10                                                                      ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a6                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a6                                                                       ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a7                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a7                                                                       ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8                                                                       ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a2                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a2                                                                       ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.454 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a5                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a5                                                                       ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a4                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a4                                                                       ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; color_bar:u_color_bar|hs_reg                                                                                                                                                                          ; color_bar:u_color_bar|hs_reg                                                                                                                                                                                                    ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a1                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a1                                                                       ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a5                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a5                                                                       ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a4                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a4                                                                       ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a0                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a0                                                                       ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; color_bar:u_color_bar|h_active                                                                                                                                                                        ; color_bar:u_color_bar|h_active                                                                                                                                                                                                  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.455 ; sobel_top:u_sobel_top|YCbCr:u_YCbCr|Y2[0]                                                                                                                                                             ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|shift_ip_3:shift_ip_3_m0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|altsyncram_pja1:altsyncram2|ram_block3a0~porta_datain_reg0  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.489      ; 1.198      ;
; 0.458 ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|shift_ip_3:shift_ip_3_m0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[1] ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|shift_ip_3:shift_ip_3_m0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|altsyncram_pja1:altsyncram2|ram_block3a3~porta_address_reg0 ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.480      ; 1.192      ;
; 0.461 ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|shift_ip_3:shift_ip_3_m0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[1] ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|shift_ip_3:shift_ip_3_m0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|altsyncram_pja1:altsyncram2|ram_block3a3~portb_address_reg0 ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.481      ; 1.196      ;
; 0.474 ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|shift_ip_3:shift_ip_3_m0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[6] ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|shift_ip_3:shift_ip_3_m0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|altsyncram_pja1:altsyncram2|ram_block3a3~porta_address_reg0 ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.480      ; 1.208      ;
; 0.474 ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|shift_ip_3:shift_ip_3_m0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[6] ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|shift_ip_3:shift_ip_3_m0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|altsyncram_pja1:altsyncram2|ram_block3a3~portb_address_reg0 ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.481      ; 1.209      ;
; 0.476 ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|shift_ip_3:shift_ip_3_m0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[8] ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|shift_ip_3:shift_ip_3_m0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|altsyncram_pja1:altsyncram2|ram_block3a3~porta_address_reg0 ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.480      ; 1.210      ;
; 0.476 ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|shift_ip_3:shift_ip_3_m0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[8] ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|shift_ip_3:shift_ip_3_m0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|altsyncram_pja1:altsyncram2|ram_block3a3~portb_address_reg0 ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.481      ; 1.211      ;
; 0.481 ; sobel_top:u_sobel_top|YCbCr:u_YCbCr|Y2[1]                                                                                                                                                             ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|shift_ip_3:shift_ip_3_m0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|altsyncram_pja1:altsyncram2|ram_block3a0~porta_datain_reg0  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.481      ; 1.216      ;
; 0.482 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[9]                        ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[9]                                                  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 0.795      ;
; 0.482 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[11]                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[11]                                                 ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 0.795      ;
; 0.485 ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|shift_ip_3:shift_ip_3_m0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[2] ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|shift_ip_3:shift_ip_3_m0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|altsyncram_pja1:altsyncram2|ram_block3a0~porta_address_reg0 ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.482      ; 1.221      ;
; 0.485 ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|shift_ip_3:shift_ip_3_m0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[2] ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|shift_ip_3:shift_ip_3_m0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|altsyncram_pja1:altsyncram2|ram_block3a0~portb_address_reg0 ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.483      ; 1.222      ;
; 0.489 ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|shift_ip_3:shift_ip_3_m0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[7] ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|shift_ip_3:shift_ip_3_m0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|altsyncram_pja1:altsyncram2|ram_block3a0~porta_address_reg0 ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.482      ; 1.225      ;
; 0.489 ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|shift_ip_3:shift_ip_3_m0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[7] ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|shift_ip_3:shift_ip_3_m0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|altsyncram_pja1:altsyncram2|ram_block3a0~portb_address_reg0 ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.483      ; 1.226      ;
; 0.501 ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|Y_hsync_r[2]                                                                                                                                  ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|Y_hsync_r[3]                                                                                                                                                            ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|Y_vsync_r[1]                                                                                                                                  ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|Y_vsync_r[2]                                                                                                                                                            ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[3]                        ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[3]                                                  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.794      ;
; 0.502 ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|Y_hsync_r[0]                                                                                                                                  ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|Y_hsync_r[1]                                                                                                                                                            ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; sobel_top:u_sobel_top|YCbCr:u_YCbCr|RGB_hsync_r[2]                                                                                                                                                    ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|Y_hsync_r[0]                                                                                                                                                            ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[9]                        ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[9]                                                  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[5]                        ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[5]                                                  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; sobel_top:u_sobel_top|YCbCr:u_YCbCr|RGB_vsync_r[2]                                                                                                                                                    ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|Y_vsync_r[0]                                                                                                                                                            ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; sobel_top:u_sobel_top|YCbCr:u_YCbCr|RGB_vsync_r[0]                                                                                                                                                    ; sobel_top:u_sobel_top|YCbCr:u_YCbCr|RGB_vsync_r[1]                                                                                                                                                                              ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.795      ;
; 0.503 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[7]                        ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[7]                                                  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.796      ;
; 0.503 ; color_bar:u_color_bar|hs_reg_d0                                                                                                                                                                       ; sobel_top:u_sobel_top|YCbCr:u_YCbCr|RGB_hsync_r[0]                                                                                                                                                                              ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.795      ;
; 0.503 ; color_bar:u_color_bar|hs_reg                                                                                                                                                                          ; color_bar:u_color_bar|hs_reg_d0                                                                                                                                                                                                 ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.795      ;
; 0.503 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[7]                        ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[7]                                                  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.796      ;
; 0.507 ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|matrix_32[7]                                                                                                                   ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|matrix_31[7]                                                                                                                                             ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.801      ;
; 0.508 ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|matrix_23[3]                                                                                                                   ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|matrix_22[3]                                                                                                                                             ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.802      ;
; 0.508 ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|matrix_32[5]                                                                                                                   ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|matrix_31[5]                                                                                                                                             ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.802      ;
; 0.508 ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|matrix_32[4]                                                                                                                   ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|matrix_31[4]                                                                                                                                             ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.802      ;
; 0.508 ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|matrix_32[3]                                                                                                                   ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|matrix_31[3]                                                                                                                                             ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.802      ;
; 0.509 ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|matrix_12[4]                                                                                                                   ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|matrix_11[4]                                                                                                                                             ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.803      ;
; 0.509 ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|matrix_12[3]                                                                                                                   ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|matrix_11[3]                                                                                                                                             ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.803      ;
; 0.509 ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|matrix_12[1]                                                                                                                   ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|matrix_11[1]                                                                                                                                             ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.803      ;
; 0.509 ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|matrix_32[1]                                                                                                                   ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|matrix_31[1]                                                                                                                                             ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.803      ;
; 0.510 ; sobel_top:u_sobel_top|YCbCr:u_YCbCr|Y2[5]                                                                                                                                                             ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|shift_ip_3:shift_ip_3_m0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|altsyncram_pja1:altsyncram2|ram_block3a3~porta_datain_reg0  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.479      ; 1.243      ;
; 0.511 ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|shift_ip_3:shift_ip_3_m0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[3] ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|shift_ip_3:shift_ip_3_m0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|altsyncram_pja1:altsyncram2|ram_block3a0~porta_address_reg0 ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.482      ; 1.247      ;
; 0.511 ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|shift_ip_3:shift_ip_3_m0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[3] ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|shift_ip_3:shift_ip_3_m0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|altsyncram_pja1:altsyncram2|ram_block3a0~portb_address_reg0 ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.483      ; 1.248      ;
; 0.519 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|parity6                                                ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a0                                                                       ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.811      ;
; 0.527 ; sobel_top:u_sobel_top|YCbCr:u_YCbCr|Y2[1]                                                                                                                                                             ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|matrix_33[1]                                                                                                                                             ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.820      ;
; 0.537 ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|shift_ip_3:shift_ip_3_m0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[5] ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|shift_ip_3:shift_ip_3_m0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|altsyncram_pja1:altsyncram2|ram_block3a0~porta_address_reg0 ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.482      ; 1.273      ;
; 0.537 ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|shift_ip_3:shift_ip_3_m0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[5] ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|shift_ip_3:shift_ip_3_m0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|altsyncram_pja1:altsyncram2|ram_block3a0~portb_address_reg0 ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.483      ; 1.274      ;
; 0.537 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a5                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[5]                                                                                                   ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.829      ;
; 0.550 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a3                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a2~portb_address_reg0                                                    ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.399      ; 1.203      ;
; 0.557 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a2~portb_address_reg0                                                    ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.396      ; 1.207      ;
; 0.569 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a2                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a2~portb_address_reg0                                                    ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.399      ; 1.222      ;
; 0.570 ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|shift_ip_3:shift_ip_3_m0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[8] ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|shift_ip_3:shift_ip_3_m0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|altsyncram_pja1:altsyncram2|ram_block3a0~porta_address_reg0 ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.482      ; 1.306      ;
; 0.570 ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|shift_ip_3:shift_ip_3_m0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[8] ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|shift_ip_3:shift_ip_3_m0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|altsyncram_pja1:altsyncram2|ram_block3a0~portb_address_reg0 ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.483      ; 1.307      ;
; 0.573 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a11~portb_address_reg0                                                   ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.395      ; 1.222      ;
; 0.574 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a2                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a11~portb_address_reg0                                                   ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.398      ; 1.226      ;
; 0.575 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~portb_address_reg0                                                    ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.397      ; 1.226      ;
; 0.578 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a6                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a2~portb_address_reg0                                                    ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.400      ; 1.232      ;
; 0.579 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a2                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a11~portb_address_reg0                                                   ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.395      ; 1.228      ;
; 0.581 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a11~portb_address_reg0                                                   ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.395      ; 1.230      ;
; 0.592 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a1                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a11~portb_address_reg0                                                   ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.395      ; 1.241      ;
; 0.594 ; sobel_top:u_sobel_top|YCbCr:u_YCbCr|Y2[2]                                                                                                                                                             ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|shift_ip_3:shift_ip_3_m0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|altsyncram_pja1:altsyncram2|ram_block3a0~porta_datain_reg0  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.513      ; 1.361      ;
; 0.595 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a6                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a11~portb_address_reg0                                                   ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.399      ; 1.248      ;
; 0.598 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a7~portb_address_reg0                                                    ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.383      ; 1.235      ;
; 0.607 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a4                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a2~portb_address_reg0                                                    ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.400      ; 1.261      ;
; 0.608 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a11~portb_address_reg0                                                   ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.395      ; 1.257      ;
; 0.615 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a7~portb_address_reg0                                                    ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.383      ; 1.252      ;
; 0.621 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a11~portb_address_reg0                                                   ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.395      ; 1.270      ;
; 0.626 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[1]                                        ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|parity6                                                                          ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.918      ;
; 0.627 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[1]                                        ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|parity6                                                                          ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.920      ;
; 0.661 ; color_bar:u_color_bar|v_cnt[5]                                                                                                                                                                        ; color_bar:u_color_bar|v_cnt[0]                                                                                                                                                                                                  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 0.972      ;
; 0.665 ; color_bar:u_color_bar|v_cnt[5]                                                                                                                                                                        ; color_bar:u_color_bar|v_cnt[1]                                                                                                                                                                                                  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 0.976      ;
; 0.675 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[2]                                                                  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.968      ;
; 0.689 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a3                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[0]                                                                  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.982      ;
; 0.697 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[6]                        ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[6]                                                  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.990      ;
; 0.698 ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|matrix_22[6]                                                                                                                   ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|matrix_21[6]                                                                                                                                             ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.992      ;
; 0.698 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[2]                        ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[2]                                                  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.991      ;
; 0.698 ; color_bar:u_color_bar|active_x[10]                                                                                                                                                                    ; color_bar:u_color_bar|active_x[10]                                                                                                                                                                                              ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.991      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'cmos2_reg_config:cmos_config_2|clock_20k'                                                                                                                                                                                 ;
+-------+--------------------------------------------------------+--------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                              ; To Node                                                ; Launch Clock                             ; Latch Clock                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------+--------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; 0.452 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|reg_sdat     ; cmos2_reg_config:cmos_config_2|i2c_com:u1|reg_sdat     ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.082      ; 0.746      ;
; 0.453 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|sclk         ; cmos2_reg_config:cmos_config_2|i2c_com:u1|sclk         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cmos2_reg_config:cmos_config_2|start                   ; cmos2_reg_config:cmos_config_2|start                   ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cmos2_reg_config:cmos_config_2|config_step.01          ; cmos2_reg_config:cmos_config_2|config_step.01          ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|tr_end       ; cmos2_reg_config:cmos_config_2|i2c_com:u1|tr_end       ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.081      ; 0.746      ;
; 0.464 ; cmos2_reg_config:cmos_config_2|reg_index[0]            ; cmos2_reg_config:cmos_config_2|reg_index[0]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.082      ; 0.758      ;
; 0.515 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[5] ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[5] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.081      ; 0.808      ;
; 0.540 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[1] ; cmos2_reg_config:cmos_config_2|i2c_com:u1|sclk         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.081      ; 0.833      ;
; 0.747 ; cmos2_reg_config:cmos_config_2|config_step.01          ; cmos2_reg_config:cmos_config_2|config_step.10          ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.081      ; 1.040      ;
; 0.767 ; cmos2_reg_config:cmos_config_2|config_step.01          ; cmos2_reg_config:cmos_config_2|start                   ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.081      ; 1.060      ;
; 0.793 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[3] ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[3] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.081      ; 1.086      ;
; 0.794 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[4] ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[4] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.081      ; 1.087      ;
; 0.795 ; cmos2_reg_config:cmos_config_2|reg_index[3]            ; cmos2_reg_config:cmos_config_2|reg_index[3]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.082      ; 1.089      ;
; 0.797 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[1] ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[1] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.081      ; 1.090      ;
; 0.803 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[2] ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[2] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.081      ; 1.096      ;
; 0.804 ; cmos2_reg_config:cmos_config_2|reg_index[6]            ; cmos2_reg_config:cmos_config_2|reg_index[6]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.082      ; 1.098      ;
; 0.804 ; cmos2_reg_config:cmos_config_2|reg_index[7]            ; cmos2_reg_config:cmos_config_2|reg_index[7]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.082      ; 1.098      ;
; 0.810 ; cmos2_reg_config:cmos_config_2|reg_index[4]            ; cmos2_reg_config:cmos_config_2|reg_index[4]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.082      ; 1.104      ;
; 0.810 ; cmos2_reg_config:cmos_config_2|reg_index[2]            ; cmos2_reg_config:cmos_config_2|reg_index[2]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.082      ; 1.104      ;
; 0.821 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[0] ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[0] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.081      ; 1.114      ;
; 0.852 ; cmos2_reg_config:cmos_config_2|config_step.10          ; cmos2_reg_config:cmos_config_2|config_step.00          ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.081      ; 1.145      ;
; 0.941 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[1] ; cmos2_reg_config:cmos_config_2|i2c_com:u1|tr_end       ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.081      ; 1.234      ;
; 0.978 ; cmos2_reg_config:cmos_config_2|reg_index[8]            ; cmos2_reg_config:cmos_config_2|reg_index[8]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.082      ; 1.272      ;
; 0.981 ; cmos2_reg_config:cmos_config_2|config_step.00          ; cmos2_reg_config:cmos_config_2|config_step.01          ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.081      ; 1.274      ;
; 0.999 ; cmos2_reg_config:cmos_config_2|config_step.10          ; cmos2_reg_config:cmos_config_2|start                   ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.081      ; 1.292      ;
; 1.023 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[4] ; cmos2_reg_config:cmos_config_2|i2c_com:u1|reg_sdat     ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.082      ; 1.317      ;
; 1.028 ; cmos2_reg_config:cmos_config_2|reg_index[5]            ; cmos2_reg_config:cmos_config_2|reg_index[5]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.082      ; 1.322      ;
; 1.033 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|tr_end       ; cmos2_reg_config:cmos_config_2|config_step.10          ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.085      ; 1.330      ;
; 1.047 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[5] ; cmos2_reg_config:cmos_config_2|i2c_com:u1|tr_end       ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.081      ; 1.340      ;
; 1.056 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|tr_end       ; cmos2_reg_config:cmos_config_2|start                   ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.085      ; 1.353      ;
; 1.058 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|tr_end       ; cmos2_reg_config:cmos_config_2|config_step.01          ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.085      ; 1.355      ;
; 1.133 ; cmos2_reg_config:cmos_config_2|reg_index[1]            ; cmos2_reg_config:cmos_config_2|reg_index[2]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.082      ; 1.427      ;
; 1.142 ; cmos2_reg_config:cmos_config_2|reg_index[1]            ; cmos2_reg_config:cmos_config_2|reg_index[3]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.082      ; 1.436      ;
; 1.147 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[4] ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[5] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.081      ; 1.440      ;
; 1.150 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[0] ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[1] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.081      ; 1.443      ;
; 1.156 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[2] ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[3] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.081      ; 1.449      ;
; 1.156 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[3] ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[4] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.081      ; 1.449      ;
; 1.156 ; cmos2_reg_config:cmos_config_2|reg_index[3]            ; cmos2_reg_config:cmos_config_2|reg_index[4]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.082      ; 1.450      ;
; 1.158 ; cmos2_reg_config:cmos_config_2|reg_index[6]            ; cmos2_reg_config:cmos_config_2|reg_index[7]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.082      ; 1.452      ;
; 1.160 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[1] ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[2] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.081      ; 1.453      ;
; 1.164 ; cmos2_reg_config:cmos_config_2|reg_index[2]            ; cmos2_reg_config:cmos_config_2|reg_index[3]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.082      ; 1.458      ;
; 1.165 ; cmos2_reg_config:cmos_config_2|reg_index[7]            ; cmos2_reg_config:cmos_config_2|reg_index[8]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.082      ; 1.459      ;
; 1.165 ; cmos2_reg_config:cmos_config_2|reg_index[4]            ; cmos2_reg_config:cmos_config_2|reg_index[5]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.082      ; 1.459      ;
; 1.165 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[3] ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[5] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.081      ; 1.458      ;
; 1.165 ; cmos2_reg_config:cmos_config_2|reg_index[3]            ; cmos2_reg_config:cmos_config_2|reg_index[5]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.082      ; 1.459      ;
; 1.169 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[1] ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[3] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.081      ; 1.462      ;
; 1.182 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[3] ; cmos2_reg_config:cmos_config_2|i2c_com:u1|tr_end       ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.081      ; 1.475      ;
; 1.244 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[0] ; cmos2_reg_config:cmos_config_2|i2c_com:u1|sclk         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.081      ; 1.537      ;
; 1.273 ; cmos2_reg_config:cmos_config_2|reg_index[1]            ; cmos2_reg_config:cmos_config_2|reg_index[4]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.082      ; 1.567      ;
; 1.281 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[0] ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[2] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.081      ; 1.574      ;
; 1.282 ; cmos2_reg_config:cmos_config_2|reg_index[1]            ; cmos2_reg_config:cmos_config_2|reg_index[5]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.082      ; 1.576      ;
; 1.287 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[2] ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[4] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.081      ; 1.580      ;
; 1.289 ; cmos2_reg_config:cmos_config_2|reg_index[6]            ; cmos2_reg_config:cmos_config_2|reg_index[8]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.082      ; 1.583      ;
; 1.290 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[0] ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[3] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.081      ; 1.583      ;
; 1.295 ; cmos2_reg_config:cmos_config_2|reg_index[2]            ; cmos2_reg_config:cmos_config_2|reg_index[4]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.082      ; 1.589      ;
; 1.296 ; cmos2_reg_config:cmos_config_2|reg_index[4]            ; cmos2_reg_config:cmos_config_2|reg_index[6]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.082      ; 1.590      ;
; 1.296 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[2] ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[5] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.081      ; 1.589      ;
; 1.296 ; cmos2_reg_config:cmos_config_2|reg_index[3]            ; cmos2_reg_config:cmos_config_2|reg_index[6]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.082      ; 1.590      ;
; 1.300 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[1] ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[4] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.081      ; 1.593      ;
; 1.304 ; cmos2_reg_config:cmos_config_2|reg_index[2]            ; cmos2_reg_config:cmos_config_2|reg_index[5]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.082      ; 1.598      ;
; 1.305 ; cmos2_reg_config:cmos_config_2|reg_index[4]            ; cmos2_reg_config:cmos_config_2|reg_index[7]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.082      ; 1.599      ;
; 1.305 ; cmos2_reg_config:cmos_config_2|reg_index[3]            ; cmos2_reg_config:cmos_config_2|reg_index[7]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.082      ; 1.599      ;
; 1.309 ; cmos2_reg_config:cmos_config_2|reg_index[0]            ; cmos2_reg_config:cmos_config_2|i2c_data[15]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.078      ; 1.599      ;
; 1.309 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[1] ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[5] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.081      ; 1.602      ;
; 1.339 ; cmos2_reg_config:cmos_config_2|reg_conf_done_reg       ; cmos2_reg_config:cmos_config_2|reg_conf_done_reg       ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.082      ; 1.633      ;
; 1.363 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[2] ; cmos2_reg_config:cmos_config_2|i2c_com:u1|tr_end       ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.081      ; 1.656      ;
; 1.367 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[5] ; cmos2_reg_config:cmos_config_2|i2c_com:u1|reg_sdat     ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.082      ; 1.661      ;
; 1.383 ; cmos2_reg_config:cmos_config_2|reg_index[5]            ; cmos2_reg_config:cmos_config_2|reg_index[6]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.082      ; 1.677      ;
; 1.391 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[2] ; cmos2_reg_config:cmos_config_2|i2c_com:u1|sclk         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.081      ; 1.684      ;
; 1.398 ; cmos2_reg_config:cmos_config_2|reg_index[5]            ; cmos2_reg_config:cmos_config_2|reg_index[7]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.082      ; 1.692      ;
; 1.403 ; cmos2_reg_config:cmos_config_2|reg_index[0]            ; cmos2_reg_config:cmos_config_2|reg_index[2]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.082      ; 1.697      ;
; 1.413 ; cmos2_reg_config:cmos_config_2|reg_index[1]            ; cmos2_reg_config:cmos_config_2|reg_index[6]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.082      ; 1.707      ;
; 1.421 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[0] ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[4] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.081      ; 1.714      ;
; 1.422 ; cmos2_reg_config:cmos_config_2|reg_index[1]            ; cmos2_reg_config:cmos_config_2|reg_index[7]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.082      ; 1.716      ;
; 1.423 ; cmos2_reg_config:cmos_config_2|reg_index[6]            ; cmos2_reg_config:cmos_config_2|i2c_data[17]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.081      ; 1.716      ;
; 1.430 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[0] ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[5] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.081      ; 1.723      ;
; 1.435 ; cmos2_reg_config:cmos_config_2|reg_index[2]            ; cmos2_reg_config:cmos_config_2|reg_index[6]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.082      ; 1.729      ;
; 1.436 ; cmos2_reg_config:cmos_config_2|reg_index[0]            ; cmos2_reg_config:cmos_config_2|reg_index[3]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.082      ; 1.730      ;
; 1.436 ; cmos2_reg_config:cmos_config_2|reg_index[4]            ; cmos2_reg_config:cmos_config_2|reg_index[8]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.082      ; 1.730      ;
; 1.436 ; cmos2_reg_config:cmos_config_2|reg_index[3]            ; cmos2_reg_config:cmos_config_2|reg_index[8]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.082      ; 1.730      ;
; 1.444 ; cmos2_reg_config:cmos_config_2|reg_index[2]            ; cmos2_reg_config:cmos_config_2|reg_index[7]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.082      ; 1.738      ;
; 1.456 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[4] ; cmos2_reg_config:cmos_config_2|i2c_com:u1|tr_end       ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.081      ; 1.749      ;
; 1.482 ; cmos2_reg_config:cmos_config_2|reg_index[7]            ; cmos2_reg_config:cmos_config_2|i2c_data[16]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.081      ; 1.775      ;
; 1.485 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[3] ; cmos2_reg_config:cmos_config_2|i2c_com:u1|sclk         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.081      ; 1.778      ;
; 1.487 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[4] ; cmos2_reg_config:cmos_config_2|i2c_com:u1|sclk         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.081      ; 1.780      ;
; 1.494 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[0] ; cmos2_reg_config:cmos_config_2|i2c_com:u1|tr_end       ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.081      ; 1.787      ;
; 1.499 ; cmos2_reg_config:cmos_config_2|reg_index[7]            ; cmos2_reg_config:cmos_config_2|i2c_data[13]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.075      ; 1.786      ;
; 1.523 ; cmos2_reg_config:cmos_config_2|reg_index[5]            ; cmos2_reg_config:cmos_config_2|reg_index[8]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.082      ; 1.817      ;
; 1.543 ; cmos2_reg_config:cmos_config_2|reg_index[0]            ; cmos2_reg_config:cmos_config_2|reg_index[4]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.082      ; 1.837      ;
; 1.553 ; cmos2_reg_config:cmos_config_2|reg_index[1]            ; cmos2_reg_config:cmos_config_2|reg_index[8]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.082      ; 1.847      ;
; 1.556 ; cmos2_reg_config:cmos_config_2|reg_index[5]            ; cmos2_reg_config:cmos_config_2|i2c_data[20]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.081      ; 1.849      ;
; 1.575 ; cmos2_reg_config:cmos_config_2|reg_index[2]            ; cmos2_reg_config:cmos_config_2|reg_index[8]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.082      ; 1.869      ;
; 1.576 ; cmos2_reg_config:cmos_config_2|reg_index[0]            ; cmos2_reg_config:cmos_config_2|reg_index[5]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.082      ; 1.870      ;
; 1.607 ; cmos2_reg_config:cmos_config_2|reg_index[6]            ; cmos2_reg_config:cmos_config_2|i2c_data[13]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.075      ; 1.894      ;
; 1.617 ; cmos2_reg_config:cmos_config_2|reg_index[1]            ; cmos2_reg_config:cmos_config_2|reg_index[1]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.082      ; 1.911      ;
; 1.644 ; cmos2_reg_config:cmos_config_2|reg_index[6]            ; cmos2_reg_config:cmos_config_2|i2c_data[3]             ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.077      ; 1.933      ;
; 1.651 ; cmos2_reg_config:cmos_config_2|reg_index[7]            ; cmos2_reg_config:cmos_config_2|i2c_data[1]             ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.083      ; 1.946      ;
; 1.665 ; cmos2_reg_config:cmos_config_2|reg_index[6]            ; cmos2_reg_config:cmos_config_2|i2c_data[7]             ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.080      ; 1.957      ;
; 1.673 ; cmos2_reg_config:cmos_config_2|reg_index[6]            ; cmos2_reg_config:cmos_config_2|i2c_data[4]             ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.079      ; 1.964      ;
; 1.680 ; cmos2_reg_config:cmos_config_2|reg_index[4]            ; cmos2_reg_config:cmos_config_2|i2c_data[0]             ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.078      ; 1.970      ;
+-------+--------------------------------------------------------+--------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOCK_50'                                                                                                                                                                                      ;
+-------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                             ; To Node                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.453 ; Reset_Delay:u_Reset_Delay|oRST_0                                      ; Reset_Delay:u_Reset_Delay|oRST_0                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; seg_dynamic:u_seg_dynamic|SEL_NUM[1]                                  ; seg_dynamic:u_seg_dynamic|SEL_NUM[1]                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; seg_dynamic:u_seg_dynamic|SEL_NUM[2]                                  ; seg_dynamic:u_seg_dynamic|SEL_NUM[2]                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[43] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[43] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[41] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[41] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[42] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[42] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[39] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[39] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[38] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[38] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[37] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[37] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[35] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[35] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[34] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[34] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[31] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[31] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[29] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[29] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[30] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[30] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.746      ;
; 0.454 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[33] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[33] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[27] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[27] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[25] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[25] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[26] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[26] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[23] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[23] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[22] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[22] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[21] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[21] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[1]  ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.746      ;
; 0.465 ; Reset_Delay:u_Reset_Delay|Cont[0]                                     ; Reset_Delay:u_Reset_Delay|Cont[0]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.758      ;
; 0.465 ; seg_dynamic:u_seg_dynamic|SEL_NUM[0]                                  ; seg_dynamic:u_seg_dynamic|SEL_NUM[0]                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.758      ;
; 0.465 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[40] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[40] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.758      ;
; 0.465 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[36] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[36] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.758      ;
; 0.465 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[28] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[28] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.758      ;
; 0.466 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[32] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[32] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.758      ;
; 0.466 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[24] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[24] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.758      ;
; 0.466 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[20] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[20] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.758      ;
; 0.484 ; seg_dynamic:u_seg_dynamic|dot_disp                                    ; seg_dynamic:u_seg_dynamic|seg_d0[7]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.777      ;
; 0.493 ; key:u_key|timer[19]                                                   ; key:u_key|timer[19]                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.785      ;
; 0.509 ; Reset_Delay:u_Reset_Delay|Cont[21]                                    ; Reset_Delay:u_Reset_Delay|Cont[21]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.802      ;
; 0.510 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[36] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[37] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.803      ;
; 0.511 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[40] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[41] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.804      ;
; 0.518 ; seg_dynamic:u_seg_dynamic|SEL_NUM[2]                                  ; seg_dynamic:u_seg_dynamic|SEL_NUM[1]                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.811      ;
; 0.523 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[28] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[29] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.816      ;
; 0.526 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[20] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[21] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.818      ;
; 0.535 ; seg_dynamic:u_seg_dynamic|SEL_NUM[2]                                  ; seg_dynamic:u_seg_dynamic|SEL_NUM_d1[2]                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.828      ;
; 0.539 ; seg_dynamic:u_seg_dynamic|SEL_NUM[0]                                  ; seg_dynamic:u_seg_dynamic|SEL_NUM_d1[0]                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.832      ;
; 0.540 ; seg_dynamic:u_seg_dynamic|DIG_NUM[3]                                  ; seg_dynamic:u_seg_dynamic|seg_d0[4]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.833      ;
; 0.540 ; seg_dynamic:u_seg_dynamic|DIG_NUM[3]                                  ; seg_dynamic:u_seg_dynamic|seg_d0[2]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.833      ;
; 0.540 ; seg_dynamic:u_seg_dynamic|DIG_NUM[3]                                  ; seg_dynamic:u_seg_dynamic|seg_d0[1]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.833      ;
; 0.541 ; seg_dynamic:u_seg_dynamic|DIG_NUM[3]                                  ; seg_dynamic:u_seg_dynamic|seg_d0[3]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.834      ;
; 0.542 ; seg_dynamic:u_seg_dynamic|DIG_NUM[3]                                  ; seg_dynamic:u_seg_dynamic|seg_d0[0]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.835      ;
; 0.543 ; seg_dynamic:u_seg_dynamic|DIG_NUM[3]                                  ; seg_dynamic:u_seg_dynamic|seg_d0[6]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.836      ;
; 0.559 ; seg_dynamic:u_seg_dynamic|DIG_NUM[3]                                  ; seg_dynamic:u_seg_dynamic|seg_d0[5]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.852      ;
; 0.644 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[18] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[19] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.936      ;
; 0.646 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[10] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.938      ;
; 0.646 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[9]  ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.938      ;
; 0.646 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[5]  ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.938      ;
; 0.647 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[4]  ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.939      ;
; 0.649 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[7]  ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.941      ;
; 0.664 ; seg_dynamic:u_seg_dynamic|SEL_NUM_d1[2]                               ; seg_dynamic:u_seg_dynamic|sel_d0[0]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.957      ;
; 0.666 ; seg_dynamic:u_seg_dynamic|SEL_NUM_d1[2]                               ; seg_dynamic:u_seg_dynamic|sel_d0[4]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.959      ;
; 0.667 ; seg_dynamic:u_seg_dynamic|SEL_NUM_d1[2]                               ; seg_dynamic:u_seg_dynamic|sel_d0[5]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.960      ;
; 0.680 ; seg_dynamic:u_seg_dynamic|SEL_NUM_d1[2]                               ; seg_dynamic:u_seg_dynamic|sel_d0[2]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.973      ;
; 0.680 ; seg_dynamic:u_seg_dynamic|SEL_NUM_d1[2]                               ; seg_dynamic:u_seg_dynamic|sel_d0[1]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.973      ;
; 0.683 ; seg_dynamic:u_seg_dynamic|SEL_NUM_d1[2]                               ; seg_dynamic:u_seg_dynamic|sel_d0[3]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.976      ;
; 0.721 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[39] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[40] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.014      ;
; 0.733 ; seg_dynamic:u_seg_dynamic|SEL_NUM[1]                                  ; seg_dynamic:u_seg_dynamic|SEL_NUM_d1[1]                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.026      ;
; 0.735 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[30] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|hun[2]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.028      ;
; 0.742 ; Reset_Delay:u_Reset_Delay|Cont[10]                                    ; Reset_Delay:u_Reset_Delay|Cont[10]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.035      ;
; 0.742 ; Reset_Delay:u_Reset_Delay|Cont[8]                                     ; Reset_Delay:u_Reset_Delay|Cont[8]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.035      ;
; 0.743 ; Reset_Delay:u_Reset_Delay|Cont[6]                                     ; Reset_Delay:u_Reset_Delay|Cont[6]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.036      ;
; 0.743 ; Reset_Delay:u_Reset_Delay|Cont[14]                                    ; Reset_Delay:u_Reset_Delay|Cont[14]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.036      ;
; 0.744 ; Reset_Delay:u_Reset_Delay|Cont[12]                                    ; Reset_Delay:u_Reset_Delay|Cont[12]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.037      ;
; 0.744 ; key:u_key|timer[8]                                                    ; key:u_key|timer[8]                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.036      ;
; 0.745 ; Reset_Delay:u_Reset_Delay|Cont[16]                                    ; Reset_Delay:u_Reset_Delay|Cont[16]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.038      ;
; 0.745 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[28] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|hun[0]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.038      ;
; 0.745 ; key:u_key|timer[7]                                                    ; key:u_key|timer[7]                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.037      ;
; 0.745 ; key:u_key|timer[10]                                                   ; key:u_key|timer[10]                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.037      ;
; 0.745 ; key:u_key|timer[12]                                                   ; key:u_key|timer[12]                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.037      ;
; 0.746 ; Reset_Delay:u_Reset_Delay|Cont[9]                                     ; Reset_Delay:u_Reset_Delay|Cont[9]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.039      ;
; 0.746 ; Reset_Delay:u_Reset_Delay|Cont[7]                                     ; Reset_Delay:u_Reset_Delay|Cont[7]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.039      ;
; 0.746 ; Reset_Delay:u_Reset_Delay|Cont[13]                                    ; Reset_Delay:u_Reset_Delay|Cont[13]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.039      ;
; 0.746 ; key:u_key|timer[4]                                                    ; key:u_key|timer[4]                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.038      ;
; 0.746 ; key:u_key|timer[5]                                                    ; key:u_key|timer[5]                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.038      ;
; 0.746 ; key:u_key|timer[6]                                                    ; key:u_key|timer[6]                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.038      ;
; 0.746 ; key:u_key|timer[14]                                                   ; key:u_key|timer[14]                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.038      ;
; 0.747 ; Reset_Delay:u_Reset_Delay|Cont[5]                                     ; Reset_Delay:u_Reset_Delay|Cont[5]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.040      ;
; 0.747 ; Reset_Delay:u_Reset_Delay|Cont[18]                                    ; Reset_Delay:u_Reset_Delay|Cont[18]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.040      ;
; 0.747 ; Reset_Delay:u_Reset_Delay|Cont[17]                                    ; Reset_Delay:u_Reset_Delay|Cont[17]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.040      ;
; 0.747 ; Reset_Delay:u_Reset_Delay|Cont[15]                                    ; Reset_Delay:u_Reset_Delay|Cont[15]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.040      ;
; 0.747 ; key:u_key|timer[2]                                                    ; key:u_key|timer[2]                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.039      ;
; 0.747 ; key:u_key|timer[11]                                                   ; key:u_key|timer[11]                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.039      ;
; 0.747 ; key:u_key|timer[13]                                                   ; key:u_key|timer[13]                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.039      ;
; 0.747 ; key:u_key|timer[15]                                                   ; key:u_key|timer[15]                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.039      ;
; 0.749 ; Reset_Delay:u_Reset_Delay|Cont[19]                                    ; Reset_Delay:u_Reset_Delay|Cont[19]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.042      ;
; 0.749 ; key:u_key|timer[18]                                                   ; key:u_key|timer[18]                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.041      ;
; 0.749 ; key:u_key|timer[1]                                                    ; key:u_key|timer[1]                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.041      ;
; 0.750 ; key:u_key|timer[17]                                                   ; key:u_key|timer[17]                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.042      ;
; 0.754 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|cnt_shift[3]   ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|cnt_shift[3]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.046      ;
; 0.762 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[1]  ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.054      ;
; 0.762 ; seg_dynamic:u_seg_dynamic|cnt_1ms[13]                                 ; seg_dynamic:u_seg_dynamic|cnt_1ms[13]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.054      ;
; 0.762 ; seg_dynamic:u_seg_dynamic|cnt_1ms[11]                                 ; seg_dynamic:u_seg_dynamic|cnt_1ms[11]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.054      ;
; 0.762 ; seg_dynamic:u_seg_dynamic|cnt_1ms[5]                                  ; seg_dynamic:u_seg_dynamic|cnt_1ms[5]                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.054      ;
; 0.762 ; seg_dynamic:u_seg_dynamic|cnt_1ms[3]                                  ; seg_dynamic:u_seg_dynamic|cnt_1ms[3]                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.054      ;
; 0.763 ; Reset_Delay:u_Reset_Delay|Cont[4]                                     ; Reset_Delay:u_Reset_Delay|Cont[4]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; Reset_Delay:u_Reset_Delay|Cont[2]                                     ; Reset_Delay:u_Reset_Delay|Cont[2]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.056      ;
+-------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'cmos2_reg_config:cmos_config_1|clock_20k'                                                                                                                                                                                 ;
+-------+--------------------------------------------------------+--------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                              ; To Node                                                ; Launch Clock                             ; Latch Clock                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------+--------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; 0.453 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|sclk         ; cmos2_reg_config:cmos_config_1|i2c_com:u1|sclk         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|reg_sdat     ; cmos2_reg_config:cmos_config_1|i2c_com:u1|reg_sdat     ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cmos2_reg_config:cmos_config_1|config_step.01          ; cmos2_reg_config:cmos_config_1|config_step.01          ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cmos2_reg_config:cmos_config_1|start                   ; cmos2_reg_config:cmos_config_1|start                   ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|tr_end       ; cmos2_reg_config:cmos_config_1|i2c_com:u1|tr_end       ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.081      ; 0.746      ;
; 0.465 ; cmos2_reg_config:cmos_config_1|reg_index[0]            ; cmos2_reg_config:cmos_config_1|reg_index[0]            ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.081      ; 0.758      ;
; 0.499 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|tr_end       ; cmos2_reg_config:cmos_config_1|start                   ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.081      ; 0.792      ;
; 0.501 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|tr_end       ; cmos2_reg_config:cmos_config_1|config_step.01          ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.081      ; 0.794      ;
; 0.533 ; cmos2_reg_config:cmos_config_1|reg_index[8]            ; cmos2_reg_config:cmos_config_1|reg_index[8]            ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.081      ; 0.826      ;
; 0.548 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[5] ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[5] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.081      ; 0.841      ;
; 0.648 ; cmos2_reg_config:cmos_config_1|config_step.01          ; cmos2_reg_config:cmos_config_1|config_step.10          ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.081      ; 0.941      ;
; 0.657 ; cmos2_reg_config:cmos_config_1|config_step.10          ; cmos2_reg_config:cmos_config_1|config_step.00          ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.081      ; 0.950      ;
; 0.761 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|tr_end       ; cmos2_reg_config:cmos_config_1|config_step.10          ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.081      ; 1.054      ;
; 0.766 ; cmos2_reg_config:cmos_config_1|config_step.00          ; cmos2_reg_config:cmos_config_1|config_step.01          ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.081      ; 1.059      ;
; 0.775 ; cmos2_reg_config:cmos_config_1|config_step.01          ; cmos2_reg_config:cmos_config_1|start                   ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.081      ; 1.068      ;
; 0.782 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[4] ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[4] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.081      ; 1.075      ;
; 0.788 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[3] ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[3] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.081      ; 1.081      ;
; 0.790 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[2] ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[2] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.081      ; 1.083      ;
; 0.798 ; cmos2_reg_config:cmos_config_1|reg_index[3]            ; cmos2_reg_config:cmos_config_1|reg_index[3]            ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.081      ; 1.091      ;
; 0.798 ; cmos2_reg_config:cmos_config_1|reg_index[1]            ; cmos2_reg_config:cmos_config_1|reg_index[1]            ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.081      ; 1.091      ;
; 0.810 ; cmos2_reg_config:cmos_config_1|reg_index[2]            ; cmos2_reg_config:cmos_config_1|reg_index[2]            ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.081      ; 1.103      ;
; 0.813 ; cmos2_reg_config:cmos_config_1|reg_index[6]            ; cmos2_reg_config:cmos_config_1|reg_index[6]            ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.081      ; 1.106      ;
; 0.819 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[1] ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[1] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.081      ; 1.112      ;
; 0.820 ; cmos2_reg_config:cmos_config_1|reg_index[7]            ; cmos2_reg_config:cmos_config_1|reg_index[7]            ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.081      ; 1.113      ;
; 0.822 ; cmos2_reg_config:cmos_config_1|reg_index[5]            ; cmos2_reg_config:cmos_config_1|reg_index[5]            ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.081      ; 1.115      ;
; 0.822 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[0] ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[0] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.081      ; 1.115      ;
; 0.851 ; cmos2_reg_config:cmos_config_1|reg_index[7]            ; cmos2_reg_config:cmos_config_1|i2c_data[1]             ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.081      ; 1.144      ;
; 0.992 ; cmos2_reg_config:cmos_config_1|config_step.10          ; cmos2_reg_config:cmos_config_1|start                   ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.081      ; 1.285      ;
; 0.998 ; cmos2_reg_config:cmos_config_1|reg_index[4]            ; cmos2_reg_config:cmos_config_1|reg_index[4]            ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.081      ; 1.291      ;
; 1.134 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[4] ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[5] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.081      ; 1.427      ;
; 1.138 ; cmos2_reg_config:cmos_config_1|reg_index[0]            ; cmos2_reg_config:cmos_config_1|reg_index[1]            ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.082      ; 1.432      ;
; 1.140 ; cmos2_reg_config:cmos_config_1|reg_index[1]            ; cmos2_reg_config:cmos_config_1|reg_index[2]            ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.081      ; 1.433      ;
; 1.142 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[2] ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[3] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.081      ; 1.435      ;
; 1.149 ; cmos2_reg_config:cmos_config_1|reg_index[1]            ; cmos2_reg_config:cmos_config_1|reg_index[3]            ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.081      ; 1.442      ;
; 1.151 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[3] ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[4] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.081      ; 1.444      ;
; 1.158 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[0] ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[1] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.081      ; 1.451      ;
; 1.159 ; cmos2_reg_config:cmos_config_1|reg_index[3]            ; cmos2_reg_config:cmos_config_1|reg_index[4]            ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.081      ; 1.452      ;
; 1.160 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[3] ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[5] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.081      ; 1.453      ;
; 1.165 ; cmos2_reg_config:cmos_config_1|reg_index[2]            ; cmos2_reg_config:cmos_config_1|reg_index[3]            ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.081      ; 1.458      ;
; 1.167 ; cmos2_reg_config:cmos_config_1|reg_index[6]            ; cmos2_reg_config:cmos_config_1|reg_index[7]            ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.081      ; 1.460      ;
; 1.168 ; cmos2_reg_config:cmos_config_1|reg_index[3]            ; cmos2_reg_config:cmos_config_1|reg_index[5]            ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.081      ; 1.461      ;
; 1.181 ; cmos2_reg_config:cmos_config_1|reg_index[7]            ; cmos2_reg_config:cmos_config_1|reg_index[8]            ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.081      ; 1.474      ;
; 1.182 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[1] ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[2] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.081      ; 1.475      ;
; 1.183 ; cmos2_reg_config:cmos_config_1|reg_index[5]            ; cmos2_reg_config:cmos_config_1|reg_index[6]            ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.081      ; 1.476      ;
; 1.191 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[1] ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[3] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.081      ; 1.484      ;
; 1.192 ; cmos2_reg_config:cmos_config_1|reg_index[5]            ; cmos2_reg_config:cmos_config_1|reg_index[7]            ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.081      ; 1.485      ;
; 1.232 ; cmos2_reg_config:cmos_config_1|reg_index[7]            ; cmos2_reg_config:cmos_config_1|i2c_data[16]            ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.085      ; 1.529      ;
; 1.273 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[2] ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[4] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.081      ; 1.566      ;
; 1.275 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[5] ; cmos2_reg_config:cmos_config_1|i2c_com:u1|tr_end       ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.080      ; 1.567      ;
; 1.280 ; cmos2_reg_config:cmos_config_1|reg_index[1]            ; cmos2_reg_config:cmos_config_1|reg_index[4]            ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.081      ; 1.573      ;
; 1.282 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[2] ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[5] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.081      ; 1.575      ;
; 1.289 ; cmos2_reg_config:cmos_config_1|reg_index[1]            ; cmos2_reg_config:cmos_config_1|reg_index[5]            ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.081      ; 1.582      ;
; 1.289 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[0] ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[2] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.081      ; 1.582      ;
; 1.296 ; cmos2_reg_config:cmos_config_1|reg_index[2]            ; cmos2_reg_config:cmos_config_1|reg_index[4]            ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.081      ; 1.589      ;
; 1.298 ; cmos2_reg_config:cmos_config_1|reg_index[6]            ; cmos2_reg_config:cmos_config_1|reg_index[8]            ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.081      ; 1.591      ;
; 1.298 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[0] ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[3] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.081      ; 1.591      ;
; 1.299 ; cmos2_reg_config:cmos_config_1|reg_index[3]            ; cmos2_reg_config:cmos_config_1|reg_index[6]            ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.081      ; 1.592      ;
; 1.305 ; cmos2_reg_config:cmos_config_1|reg_index[2]            ; cmos2_reg_config:cmos_config_1|reg_index[5]            ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.081      ; 1.598      ;
; 1.308 ; cmos2_reg_config:cmos_config_1|reg_index[3]            ; cmos2_reg_config:cmos_config_1|reg_index[7]            ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.081      ; 1.601      ;
; 1.315 ; cmos2_reg_config:cmos_config_1|reg_index[7]            ; cmos2_reg_config:cmos_config_1|i2c_data[19]            ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.082      ; 1.609      ;
; 1.319 ; cmos2_reg_config:cmos_config_1|reg_index[6]            ; cmos2_reg_config:cmos_config_1|i2c_data[19]            ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.082      ; 1.613      ;
; 1.322 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[1] ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[4] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.081      ; 1.615      ;
; 1.323 ; cmos2_reg_config:cmos_config_1|reg_index[5]            ; cmos2_reg_config:cmos_config_1|reg_index[8]            ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.081      ; 1.616      ;
; 1.331 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[2] ; cmos2_reg_config:cmos_config_1|i2c_com:u1|sclk         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.080      ; 1.623      ;
; 1.331 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[1] ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[5] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.081      ; 1.624      ;
; 1.335 ; cmos2_reg_config:cmos_config_1|reg_index[6]            ; cmos2_reg_config:cmos_config_1|i2c_data[6]             ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.082      ; 1.629      ;
; 1.344 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[1] ; cmos2_reg_config:cmos_config_1|i2c_com:u1|sclk         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.080      ; 1.636      ;
; 1.353 ; cmos2_reg_config:cmos_config_1|reg_index[4]            ; cmos2_reg_config:cmos_config_1|reg_index[5]            ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.081      ; 1.646      ;
; 1.374 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[3] ; cmos2_reg_config:cmos_config_1|i2c_com:u1|tr_end       ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.080      ; 1.666      ;
; 1.377 ; cmos2_reg_config:cmos_config_1|reg_index[6]            ; cmos2_reg_config:cmos_config_1|i2c_data[7]             ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.082      ; 1.671      ;
; 1.379 ; cmos2_reg_config:cmos_config_1|reg_index[0]            ; cmos2_reg_config:cmos_config_1|i2c_data[15]            ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.082      ; 1.673      ;
; 1.401 ; cmos2_reg_config:cmos_config_1|reg_conf_done_reg       ; cmos2_reg_config:cmos_config_1|reg_conf_done_reg       ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.081      ; 1.694      ;
; 1.420 ; cmos2_reg_config:cmos_config_1|reg_index[1]            ; cmos2_reg_config:cmos_config_1|reg_index[6]            ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.081      ; 1.713      ;
; 1.429 ; cmos2_reg_config:cmos_config_1|reg_index[1]            ; cmos2_reg_config:cmos_config_1|reg_index[7]            ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.081      ; 1.722      ;
; 1.429 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[0] ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[4] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.081      ; 1.722      ;
; 1.436 ; cmos2_reg_config:cmos_config_1|reg_index[2]            ; cmos2_reg_config:cmos_config_1|reg_index[6]            ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.081      ; 1.729      ;
; 1.438 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[0] ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[5] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.081      ; 1.731      ;
; 1.439 ; cmos2_reg_config:cmos_config_1|reg_index[3]            ; cmos2_reg_config:cmos_config_1|reg_index[8]            ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.081      ; 1.732      ;
; 1.444 ; cmos2_reg_config:cmos_config_1|reg_index[4]            ; cmos2_reg_config:cmos_config_1|reg_index[6]            ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.081      ; 1.737      ;
; 1.445 ; cmos2_reg_config:cmos_config_1|start                   ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[3] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.082      ; 1.739      ;
; 1.445 ; cmos2_reg_config:cmos_config_1|start                   ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[5] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.082      ; 1.739      ;
; 1.445 ; cmos2_reg_config:cmos_config_1|start                   ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[0] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.082      ; 1.739      ;
; 1.445 ; cmos2_reg_config:cmos_config_1|start                   ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[1] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.082      ; 1.739      ;
; 1.445 ; cmos2_reg_config:cmos_config_1|start                   ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[2] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.082      ; 1.739      ;
; 1.445 ; cmos2_reg_config:cmos_config_1|start                   ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[4] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.082      ; 1.739      ;
; 1.445 ; cmos2_reg_config:cmos_config_1|reg_index[2]            ; cmos2_reg_config:cmos_config_1|reg_index[7]            ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.081      ; 1.738      ;
; 1.458 ; cmos2_reg_config:cmos_config_1|reg_index[4]            ; cmos2_reg_config:cmos_config_1|i2c_data[12]            ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.086      ; 1.756      ;
; 1.466 ; cmos2_reg_config:cmos_config_1|reg_index[0]            ; cmos2_reg_config:cmos_config_1|reg_index[2]            ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.082      ; 1.760      ;
; 1.482 ; cmos2_reg_config:cmos_config_1|reg_index[8]            ; cmos2_reg_config:cmos_config_1|i2c_data[1]             ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.081      ; 1.775      ;
; 1.490 ; cmos2_reg_config:cmos_config_1|reg_index[8]            ; cmos2_reg_config:cmos_config_1|i2c_data[10]            ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.082      ; 1.784      ;
; 1.490 ; cmos2_reg_config:cmos_config_1|reg_index[8]            ; cmos2_reg_config:cmos_config_1|i2c_data[19]            ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.082      ; 1.784      ;
; 1.490 ; cmos2_reg_config:cmos_config_1|reg_index[8]            ; cmos2_reg_config:cmos_config_1|i2c_data[7]             ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.082      ; 1.784      ;
; 1.490 ; cmos2_reg_config:cmos_config_1|reg_index[8]            ; cmos2_reg_config:cmos_config_1|i2c_data[6]             ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.082      ; 1.784      ;
; 1.490 ; cmos2_reg_config:cmos_config_1|reg_index[0]            ; cmos2_reg_config:cmos_config_1|reg_index[3]            ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.082      ; 1.784      ;
; 1.493 ; cmos2_reg_config:cmos_config_1|reg_index[4]            ; cmos2_reg_config:cmos_config_1|reg_index[7]            ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.081      ; 1.786      ;
; 1.500 ; cmos2_reg_config:cmos_config_1|reg_index[0]            ; cmos2_reg_config:cmos_config_1|i2c_data[1]             ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.082      ; 1.794      ;
; 1.526 ; cmos2_reg_config:cmos_config_1|reg_index[8]            ; cmos2_reg_config:cmos_config_1|i2c_data[16]            ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.085      ; 1.823      ;
; 1.526 ; cmos2_reg_config:cmos_config_1|reg_index[8]            ; cmos2_reg_config:cmos_config_1|i2c_data[17]            ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.085      ; 1.823      ;
; 1.528 ; cmos2_reg_config:cmos_config_1|reg_index[8]            ; cmos2_reg_config:cmos_config_1|i2c_data[3]             ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.084      ; 1.824      ;
; 1.560 ; cmos2_reg_config:cmos_config_1|reg_index[1]            ; cmos2_reg_config:cmos_config_1|reg_index[8]            ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.081      ; 1.853      ;
+-------+--------------------------------------------------------+--------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CMOS1_PCLK'                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                        ; To Node                                                                                                                                                                          ; Launch Clock                             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+-------------+--------------+------------+------------+
; 0.480 ; CMOS_Capture:u1_CMOS_Capture|Pre_CMOS_iDATA[2]                                                                                                                                   ; CMOS_Capture:u1_CMOS_Capture|CMOS_oDATA[10]                                                                                                                                      ; CMOS1_PCLK                               ; CMOS1_PCLK  ; 0.000        ; 0.103      ; 0.795      ;
; 0.480 ; CMOS_Capture:u1_CMOS_Capture|Pre_CMOS_iDATA[3]                                                                                                                                   ; CMOS_Capture:u1_CMOS_Capture|CMOS_oDATA[11]                                                                                                                                      ; CMOS1_PCLK                               ; CMOS1_PCLK  ; 0.000        ; 0.103      ; 0.795      ;
; 0.481 ; CMOS_Capture:u1_CMOS_Capture|Pre_CMOS_iDATA[1]                                                                                                                                   ; CMOS_Capture:u1_CMOS_Capture|CMOS_oDATA[9]                                                                                                                                       ; CMOS1_PCLK                               ; CMOS1_PCLK  ; 0.000        ; 0.103      ; 0.796      ;
; 0.485 ; CMOS_Capture:u1_CMOS_Capture|Frame_Cont[1]                                                                                                                                       ; CMOS_Capture:u1_CMOS_Capture|Frame_Cont[1]                                                                                                                                       ; CMOS1_PCLK                               ; CMOS1_PCLK  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; CMOS_Capture:u1_CMOS_Capture|Frame_valid                                                                                                                                         ; CMOS_Capture:u1_CMOS_Capture|Frame_valid                                                                                                                                         ; CMOS1_PCLK                               ; CMOS1_PCLK  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; CMOS_Capture:u1_CMOS_Capture|Frame_Cont[3]                                                                                                                                       ; CMOS_Capture:u1_CMOS_Capture|Frame_Cont[3]                                                                                                                                       ; CMOS1_PCLK                               ; CMOS1_PCLK  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; CMOS_Capture:u1_CMOS_Capture|Frame_Cont[2]                                                                                                                                       ; CMOS_Capture:u1_CMOS_Capture|Frame_Cont[2]                                                                                                                                       ; CMOS1_PCLK                               ; CMOS1_PCLK  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3                       ; CMOS1_PCLK                               ; CMOS1_PCLK  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                       ; CMOS1_PCLK                               ; CMOS1_PCLK  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                       ; CMOS1_PCLK                               ; CMOS1_PCLK  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                       ; CMOS1_PCLK                               ; CMOS1_PCLK  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                      ; CMOS1_PCLK                               ; CMOS1_PCLK  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                      ; CMOS1_PCLK                               ; CMOS1_PCLK  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; CMOS_Capture:u1_CMOS_Capture|Frame_Cont[0]                                                                                                                                       ; CMOS_Capture:u1_CMOS_Capture|Frame_Cont[0]                                                                                                                                       ; CMOS1_PCLK                               ; CMOS1_PCLK  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                       ; CMOS1_PCLK                               ; CMOS1_PCLK  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                       ; CMOS1_PCLK                               ; CMOS1_PCLK  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                       ; CMOS1_PCLK                               ; CMOS1_PCLK  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                       ; CMOS1_PCLK                               ; CMOS1_PCLK  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                       ; CMOS1_PCLK                               ; CMOS1_PCLK  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                       ; CMOS1_PCLK                               ; CMOS1_PCLK  ; 0.000        ; 0.049      ; 0.746      ;
; 0.497 ; CMOS_Capture:u1_CMOS_Capture|byte_state                                                                                                                                          ; CMOS_Capture:u1_CMOS_Capture|byte_state                                                                                                                                          ; CMOS1_PCLK                               ; CMOS1_PCLK  ; 0.000        ; 0.049      ; 0.758      ;
; 0.497 ; CMOS_Capture:u1_CMOS_Capture|CMOS_oCLK                                                                                                                                           ; CMOS_Capture:u1_CMOS_Capture|CMOS_oCLK                                                                                                                                           ; CMOS1_PCLK                               ; CMOS1_PCLK  ; 0.000        ; 0.049      ; 0.758      ;
; 0.506 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a12~porta_address_reg0   ; CMOS1_PCLK                               ; CMOS1_PCLK  ; 0.000        ; 0.696      ; 1.456      ;
; 0.512 ; CMOS_Capture:u1_CMOS_Capture|Pre_CMOS_iDATA[0]                                                                                                                                   ; CMOS_Capture:u1_CMOS_Capture|CMOS_oDATA[8]                                                                                                                                       ; CMOS1_PCLK                               ; CMOS1_PCLK  ; 0.000        ; 0.069      ; 0.793      ;
; 0.513 ; CMOS_Capture:u1_CMOS_Capture|Pre_CMOS_iDATA[4]                                                                                                                                   ; CMOS_Capture:u1_CMOS_Capture|CMOS_oDATA[12]                                                                                                                                      ; CMOS1_PCLK                               ; CMOS1_PCLK  ; 0.000        ; 0.069      ; 0.794      ;
; 0.514 ; CMOS_Capture:u1_CMOS_Capture|Pre_CMOS_iDATA[5]                                                                                                                                   ; CMOS_Capture:u1_CMOS_Capture|CMOS_oDATA[13]                                                                                                                                      ; CMOS1_PCLK                               ; CMOS1_PCLK  ; 0.000        ; 0.069      ; 0.795      ;
; 0.516 ; CMOS_Capture:u1_CMOS_Capture|Pre_CMOS_iDATA[6]                                                                                                                                   ; CMOS_Capture:u1_CMOS_Capture|CMOS_oDATA[14]                                                                                                                                      ; CMOS1_PCLK                               ; CMOS1_PCLK  ; 0.000        ; 0.069      ; 0.797      ;
; 0.526 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[0]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[0]  ; CMOS1_PCLK                               ; CMOS1_PCLK  ; 0.000        ; 0.056      ; 0.794      ;
; 0.543 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity9                          ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                       ; CMOS1_PCLK                               ; CMOS1_PCLK  ; 0.000        ; 0.055      ; 0.810      ;
; 0.580 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[9]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~porta_address_reg0    ; CMOS1_PCLK                               ; CMOS1_PCLK  ; 0.000        ; 1.005      ; 1.839      ;
; 0.585 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[2]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a4~porta_address_reg0    ; CMOS1_PCLK                               ; CMOS1_PCLK  ; 0.000        ; 0.680      ; 1.519      ;
; 0.621 ; CMOS_Capture:u1_CMOS_Capture|Pre_CMOS_iDATA[7]                                                                                                                                   ; CMOS_Capture:u1_CMOS_Capture|CMOS_oDATA[15]                                                                                                                                      ; CMOS1_PCLK                               ; CMOS1_PCLK  ; 0.000        ; 0.103      ; 0.936      ;
; 0.623 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[3]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a8~porta_address_reg0    ; CMOS1_PCLK                               ; CMOS1_PCLK  ; 0.000        ; 0.914      ; 1.791      ;
; 0.634 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[2]                 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity9                          ; CMOS1_PCLK                               ; CMOS1_PCLK  ; 0.000        ; 0.466      ; 1.312      ;
; 0.648 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a8~porta_address_reg0    ; CMOS1_PCLK                               ; CMOS1_PCLK  ; 0.000        ; 0.886      ; 1.788      ;
; 0.649 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[7]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a8~porta_address_reg0    ; CMOS1_PCLK                               ; CMOS1_PCLK  ; 0.000        ; 0.914      ; 1.817      ;
; 0.651 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[8]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[8]  ; CMOS1_PCLK                               ; CMOS1_PCLK  ; 0.000        ; 0.152      ; 1.015      ;
; 0.651 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[1]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[1]                                           ; CMOS1_PCLK                               ; CMOS1_PCLK  ; 0.000        ; 0.097      ; 0.960      ;
; 0.653 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[9]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a4~porta_address_reg0    ; CMOS1_PCLK                               ; CMOS1_PCLK  ; 0.000        ; 0.680      ; 1.587      ;
; 0.656 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[1]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a4~porta_address_reg0    ; CMOS1_PCLK                               ; CMOS1_PCLK  ; 0.000        ; 0.708      ; 1.618      ;
; 0.672 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[2]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~porta_address_reg0    ; CMOS1_PCLK                               ; CMOS1_PCLK  ; 0.000        ; 1.005      ; 1.931      ;
; 0.681 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[8]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a4~porta_address_reg0    ; CMOS1_PCLK                               ; CMOS1_PCLK  ; 0.000        ; 0.680      ; 1.615      ;
; 0.697 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a8~porta_address_reg0    ; CMOS1_PCLK                               ; CMOS1_PCLK  ; 0.000        ; 0.886      ; 1.837      ;
; 0.702 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[9]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a8~porta_address_reg0    ; CMOS1_PCLK                               ; CMOS1_PCLK  ; 0.000        ; 0.886      ; 1.842      ;
; 0.708 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                       ; CMOS1_PCLK                               ; CMOS1_PCLK  ; 0.000        ; 0.108      ; 1.028      ;
; 0.752 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[7]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~porta_address_reg0    ; CMOS1_PCLK                               ; CMOS1_PCLK  ; 0.000        ; 1.033      ; 2.039      ;
; 0.756 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[10]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a12~porta_address_reg0   ; CMOS1_PCLK                               ; CMOS1_PCLK  ; 0.000        ; 0.724      ; 1.734      ;
; 0.763 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[1]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a8~porta_address_reg0    ; CMOS1_PCLK                               ; CMOS1_PCLK  ; 0.000        ; 0.914      ; 1.931      ;
; 0.775 ; CMOS_Capture:u1_CMOS_Capture|Frame_Cont[1]                                                                                                                                       ; CMOS_Capture:u1_CMOS_Capture|Frame_Cont[3]                                                                                                                                       ; CMOS1_PCLK                               ; CMOS1_PCLK  ; 0.000        ; 0.053      ; 1.040      ;
; 0.776 ; CMOS_Capture:u1_CMOS_Capture|Frame_Cont[1]                                                                                                                                       ; CMOS_Capture:u1_CMOS_Capture|Frame_Cont[2]                                                                                                                                       ; CMOS1_PCLK                               ; CMOS1_PCLK  ; 0.000        ; 0.053      ; 1.041      ;
; 0.777 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                       ; CMOS1_PCLK                               ; CMOS1_PCLK  ; 0.000        ; 0.057      ; 1.046      ;
; 0.782 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[3]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~porta_address_reg0    ; CMOS1_PCLK                               ; CMOS1_PCLK  ; 0.000        ; 1.033      ; 2.069      ;
; 0.790 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[5]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~porta_address_reg0    ; CMOS1_PCLK                               ; CMOS1_PCLK  ; 0.000        ; 1.033      ; 2.077      ;
; 0.795 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity9                          ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                       ; CMOS1_PCLK                               ; CMOS1_PCLK  ; 0.000        ; 0.108      ; 1.115      ;
; 0.800 ; CMOS_Capture:u1_CMOS_Capture|Frame_Cont[3]                                                                                                                                       ; CMOS_Capture:u1_CMOS_Capture|Frame_valid                                                                                                                                         ; CMOS1_PCLK                               ; CMOS1_PCLK  ; 0.000        ; 0.053      ; 1.065      ;
; 0.800 ; CMOS_Capture:u1_CMOS_Capture|Frame_Cont[2]                                                                                                                                       ; CMOS_Capture:u1_CMOS_Capture|Frame_valid                                                                                                                                         ; CMOS1_PCLK                               ; CMOS1_PCLK  ; 0.000        ; 0.053      ; 1.065      ;
; 0.804 ; CMOS_Capture:u1_CMOS_Capture|Frame_Cont[3]                                                                                                                                       ; CMOS_Capture:u1_CMOS_Capture|Frame_Cont[0]                                                                                                                                       ; CMOS1_PCLK                               ; CMOS1_PCLK  ; 0.000        ; 0.053      ; 1.069      ;
; 0.805 ; CMOS_Capture:u1_CMOS_Capture|Frame_Cont[2]                                                                                                                                       ; CMOS_Capture:u1_CMOS_Capture|Frame_Cont[0]                                                                                                                                       ; CMOS1_PCLK                               ; CMOS1_PCLK  ; 0.000        ; 0.053      ; 1.070      ;
; 0.807 ; CMOS_Capture:u1_CMOS_Capture|Frame_Cont[0]                                                                                                                                       ; CMOS_Capture:u1_CMOS_Capture|Frame_Cont[1]                                                                                                                                       ; CMOS1_PCLK                               ; CMOS1_PCLK  ; 0.000        ; 0.053      ; 1.072      ;
; 0.808 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                       ; CMOS1_PCLK                               ; CMOS1_PCLK  ; 0.000        ; 0.054      ; 1.074      ;
; 0.811 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                      ; CMOS1_PCLK                               ; CMOS1_PCLK  ; 0.000        ; 0.054      ; 1.077      ;
; 0.820 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[2]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a8~porta_address_reg0    ; CMOS1_PCLK                               ; CMOS1_PCLK  ; 0.000        ; 0.886      ; 1.960      ;
; 0.822 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                      ; CMOS1_PCLK                               ; CMOS1_PCLK  ; 0.000        ; 0.054      ; 1.088      ;
; 0.824 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                      ; CMOS1_PCLK                               ; CMOS1_PCLK  ; 0.000        ; 0.054      ; 1.090      ;
; 0.828 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                       ; CMOS1_PCLK                               ; CMOS1_PCLK  ; 0.000        ; 0.054      ; 1.094      ;
; 0.831 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                      ; CMOS1_PCLK                               ; CMOS1_PCLK  ; 0.000        ; 0.054      ; 1.097      ;
; 0.832 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[7]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a4~porta_address_reg0    ; CMOS1_PCLK                               ; CMOS1_PCLK  ; 0.000        ; 0.708      ; 1.794      ;
; 0.836 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[9]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a12~porta_address_reg0   ; CMOS1_PCLK                               ; CMOS1_PCLK  ; 0.000        ; 0.696      ; 1.786      ;
; 0.841 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~porta_address_reg0    ; CMOS1_PCLK                               ; CMOS1_PCLK  ; 0.000        ; 1.005      ; 2.100      ;
; 0.846 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[2]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[2]  ; CMOS1_PCLK                               ; CMOS1_PCLK  ; 0.000        ; 0.115      ; 1.173      ;
; 0.851 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[8]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a8~porta_address_reg0    ; CMOS1_PCLK                               ; CMOS1_PCLK  ; 0.000        ; 0.886      ; 1.991      ;
; 0.867 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[3]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a4~porta_address_reg0    ; CMOS1_PCLK                               ; CMOS1_PCLK  ; 0.000        ; 0.708      ; 1.829      ;
; 0.884 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                       ; CMOS1_PCLK                               ; CMOS1_PCLK  ; 0.000        ; 0.057      ; 1.153      ;
; 0.896 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a4~porta_address_reg0    ; CMOS1_PCLK                               ; CMOS1_PCLK  ; 0.000        ; 0.680      ; 1.830      ;
; 0.898 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[10]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a8~porta_address_reg0    ; CMOS1_PCLK                               ; CMOS1_PCLK  ; 0.000        ; 0.914      ; 2.066      ;
; 0.916 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a12~porta_address_reg0   ; CMOS1_PCLK                               ; CMOS1_PCLK  ; 0.000        ; 0.696      ; 1.866      ;
; 0.950 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[5]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a8~porta_address_reg0    ; CMOS1_PCLK                               ; CMOS1_PCLK  ; 0.000        ; 0.914      ; 2.118      ;
; 0.953 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[1]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~porta_address_reg0    ; CMOS1_PCLK                               ; CMOS1_PCLK  ; 0.000        ; 1.033      ; 2.240      ;
; 0.957 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[8]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~porta_address_reg0    ; CMOS1_PCLK                               ; CMOS1_PCLK  ; 0.000        ; 1.005      ; 2.216      ;
; 0.958 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[1]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a12~porta_address_reg0   ; CMOS1_PCLK                               ; CMOS1_PCLK  ; 0.000        ; 0.724      ; 1.936      ;
; 0.962 ; cmos2_reg_config:cmos_config_1|reg_conf_done_reg                                                                                                                                 ; CMOS_Capture:u1_CMOS_Capture|Frame_Cont[1]                                                                                                                                       ; cmos2_reg_config:cmos_config_1|clock_20k ; CMOS1_PCLK  ; 0.000        ; 0.595      ; 1.799      ;
; 0.963 ; cmos2_reg_config:cmos_config_1|reg_conf_done_reg                                                                                                                                 ; CMOS_Capture:u1_CMOS_Capture|Frame_valid                                                                                                                                         ; cmos2_reg_config:cmos_config_1|clock_20k ; CMOS1_PCLK  ; 0.000        ; 0.595      ; 1.800      ;
; 0.963 ; cmos2_reg_config:cmos_config_1|reg_conf_done_reg                                                                                                                                 ; CMOS_Capture:u1_CMOS_Capture|Frame_Cont[2]                                                                                                                                       ; cmos2_reg_config:cmos_config_1|clock_20k ; CMOS1_PCLK  ; 0.000        ; 0.595      ; 1.800      ;
; 0.963 ; cmos2_reg_config:cmos_config_1|reg_conf_done_reg                                                                                                                                 ; CMOS_Capture:u1_CMOS_Capture|Frame_Cont[3]                                                                                                                                       ; cmos2_reg_config:cmos_config_1|clock_20k ; CMOS1_PCLK  ; 0.000        ; 0.595      ; 1.800      ;
; 0.967 ; cmos2_reg_config:cmos_config_1|reg_conf_done_reg                                                                                                                                 ; CMOS_Capture:u1_CMOS_Capture|Frame_Cont[0]                                                                                                                                       ; cmos2_reg_config:cmos_config_1|clock_20k ; CMOS1_PCLK  ; 0.000        ; 0.595      ; 1.804      ;
; 0.985 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a4~porta_address_reg0    ; CMOS1_PCLK                               ; CMOS1_PCLK  ; 0.000        ; 0.680      ; 1.919      ;
; 0.989 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[2]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a12~porta_address_reg0   ; CMOS1_PCLK                               ; CMOS1_PCLK  ; 0.000        ; 0.696      ; 1.939      ;
; 0.991 ; CMOS_Capture:u1_CMOS_Capture|CMOS_oDATA[10]                                                                                                                                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a8~porta_datain_reg0     ; CMOS1_PCLK                               ; CMOS1_PCLK  ; 0.000        ; -0.110     ; 1.135      ;
; 0.991 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[10] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[10] ; CMOS1_PCLK                               ; CMOS1_PCLK  ; 0.000        ; 0.030      ; 1.233      ;
; 1.011 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[0]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~porta_address_reg0    ; CMOS1_PCLK                               ; CMOS1_PCLK  ; 0.000        ; 1.033      ; 2.298      ;
; 1.012 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[8]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a12~porta_address_reg0   ; CMOS1_PCLK                               ; CMOS1_PCLK  ; 0.000        ; 0.696      ; 1.962      ;
; 1.014 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[0]                 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity9                          ; CMOS1_PCLK                               ; CMOS1_PCLK  ; 0.000        ; 0.466      ; 1.692      ;
; 1.019 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[5]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a4~porta_address_reg0    ; CMOS1_PCLK                               ; CMOS1_PCLK  ; 0.000        ; 0.708      ; 1.981      ;
; 1.023 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[0]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[0]                                           ; CMOS1_PCLK                               ; CMOS1_PCLK  ; 0.000        ; 0.059      ; 1.294      ;
; 1.029 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3                       ; CMOS1_PCLK                               ; CMOS1_PCLK  ; 0.000        ; 0.057      ; 1.298      ;
; 1.033 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[0]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a4~porta_address_reg0    ; CMOS1_PCLK                               ; CMOS1_PCLK  ; 0.000        ; 0.708      ; 1.995      ;
; 1.038 ; CMOS_Capture:u1_CMOS_Capture|CMOS_oDATA[9]                                                                                                                                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a8~porta_datain_reg0     ; CMOS1_PCLK                               ; CMOS1_PCLK  ; 0.000        ; -0.110     ; 1.182      ;
; 1.046 ; CMOS_Capture:u1_CMOS_Capture|CMOS_oDATA[11]                                                                                                                                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a8~porta_datain_reg0     ; CMOS1_PCLK                               ; CMOS1_PCLK  ; 0.000        ; -0.110     ; 1.190      ;
; 1.055 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[1]                 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity9                          ; CMOS1_PCLK                               ; CMOS1_PCLK  ; 0.000        ; 0.466      ; 1.733      ;
; 1.068 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[3]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[3]                                           ; CMOS1_PCLK                               ; CMOS1_PCLK  ; 0.000        ; 0.059      ; 1.339      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'u_clok_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                        ;
+--------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                                                                                                                                                                         ; Launch Clock                                                                 ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; -4.851 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[7]                              ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.388     ; 3.459      ;
; -4.851 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[8]                              ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.388     ; 3.459      ;
; -4.851 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[9]                              ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.388     ; 3.459      ;
; -4.851 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[10]                             ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.388     ; 3.459      ;
; -4.838 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[0]                              ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.374     ; 3.460      ;
; -4.838 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[1]                              ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.374     ; 3.460      ;
; -4.838 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[3]                              ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.374     ; 3.460      ;
; -4.838 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[15]                             ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.374     ; 3.460      ;
; -4.838 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[2]                              ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.375     ; 3.459      ;
; -4.838 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[4]                              ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.375     ; 3.459      ;
; -4.838 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[5]                              ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.375     ; 3.459      ;
; -4.838 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[6]                              ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.375     ; 3.459      ;
; -4.837 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[11]                             ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.376     ; 3.457      ;
; -4.837 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[12]                             ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.376     ; 3.457      ;
; -4.837 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[13]                             ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.376     ; 3.457      ;
; -4.837 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[14]                             ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.376     ; 3.457      ;
; -4.773 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a7~portb_address_reg0    ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.381     ; 3.520      ;
; -4.759 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a11~portb_address_reg0   ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.369     ; 3.518      ;
; -4.759 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~portb_address_reg0    ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.367     ; 3.520      ;
; -4.759 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a2~portb_address_reg0    ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.368     ; 3.519      ;
; -4.575 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a7                       ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.688     ; 2.968      ;
; -4.575 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8                       ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.688     ; 2.968      ;
; -4.575 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9                       ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.688     ; 2.968      ;
; -4.575 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11                      ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.688     ; 2.968      ;
; -4.575 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10                      ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.688     ; 2.968      ;
; -4.575 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[2]                  ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.688     ; 2.968      ;
; -4.575 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[10]                                                  ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.688     ; 2.968      ;
; -4.575 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[11]                                                  ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.688     ; 2.968      ;
; -4.575 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[8]                                                   ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.688     ; 2.968      ;
; -4.575 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[6]                                                   ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.688     ; 2.968      ;
; -4.575 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[5]  ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.688     ; 2.968      ;
; -4.575 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[8]  ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.688     ; 2.968      ;
; -4.574 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a0                       ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.692     ; 2.963      ;
; -4.574 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a2                       ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.691     ; 2.964      ;
; -4.574 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a3                       ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.691     ; 2.964      ;
; -4.574 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a4                       ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.692     ; 2.963      ;
; -4.574 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a5                       ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.692     ; 2.963      ;
; -4.574 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a6                       ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.692     ; 2.963      ;
; -4.574 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[1]                  ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.692     ; 2.963      ;
; -4.574 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[0]                  ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.692     ; 2.963      ;
; -4.574 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|parity6                          ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.692     ; 2.963      ;
; -4.574 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a1                       ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.692     ; 2.963      ;
; -4.574 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[1]                                                   ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.691     ; 2.964      ;
; -4.574 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[3]                                                   ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.692     ; 2.963      ;
; -4.574 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[2]                                                   ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.691     ; 2.964      ;
; -4.574 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[5]                                                   ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.692     ; 2.963      ;
; -4.574 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[4]                                                   ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.691     ; 2.964      ;
; -4.574 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[9]                                                   ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.691     ; 2.964      ;
; -4.574 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[0]  ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.691     ; 2.964      ;
; -4.574 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[1]  ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.691     ; 2.964      ;
; -4.574 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[3]  ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.692     ; 2.963      ;
; -4.574 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[3]  ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.692     ; 2.963      ;
; -4.574 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[2]  ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.692     ; 2.963      ;
; -4.574 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[2]  ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.692     ; 2.963      ;
; -4.574 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[5]  ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.691     ; 2.964      ;
; -4.574 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[4]  ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.692     ; 2.963      ;
; -4.574 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[4]  ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.691     ; 2.964      ;
; -4.574 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[10] ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.691     ; 2.964      ;
; -4.574 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[10] ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.691     ; 2.964      ;
; -4.574 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[8]  ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.691     ; 2.964      ;
; -4.574 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[7]  ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.692     ; 2.963      ;
; -4.574 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[7]  ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.692     ; 2.963      ;
; -4.574 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[6]  ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.692     ; 2.963      ;
; -4.574 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[6]  ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.692     ; 2.963      ;
; -4.574 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[0]                                                   ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.692     ; 2.963      ;
; -4.135 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[7]                                                   ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.254     ; 2.962      ;
; -4.114 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[0]  ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.230     ; 2.965      ;
; -4.114 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[1]  ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.230     ; 2.965      ;
; -4.101 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[11] ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.214     ; 2.968      ;
; -4.101 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[11] ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.214     ; 2.968      ;
; -4.101 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[9]  ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.214     ; 2.968      ;
; -4.101 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[9]  ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.214     ; 2.968      ;
; -3.941 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[2]                              ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.060        ; 0.826      ; 4.613      ;
; -3.941 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[4]                              ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.060        ; 0.826      ; 4.613      ;
; -3.941 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[5]                              ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.060        ; 0.826      ; 4.613      ;
; -3.941 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[6]                              ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.060        ; 0.826      ; 4.613      ;
; -3.925 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[0]                              ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.060        ; 0.821      ; 4.592      ;
; -3.925 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[1]                              ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.060        ; 0.821      ; 4.592      ;
; -3.925 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[3]                              ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.060        ; 0.821      ; 4.592      ;
; -3.925 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[15]                             ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.060        ; 0.821      ; 4.592      ;
; -3.866 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a2~portb_address_reg0    ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.060        ; 0.833      ; 4.677      ;
; -3.856 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[2]                              ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.060        ; 0.826      ; 4.528      ;
; -3.856 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[4]                              ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.060        ; 0.826      ; 4.528      ;
; -3.856 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[5]                              ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.060        ; 0.826      ; 4.528      ;
; -3.856 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[6]                              ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.060        ; 0.826      ; 4.528      ;
; -3.850 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~portb_address_reg0    ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.060        ; 0.828      ; 4.656      ;
; -3.840 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[0]                              ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.060        ; 0.821      ; 4.507      ;
; -3.840 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[1]                              ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.060        ; 0.821      ; 4.507      ;
; -3.840 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[3]                              ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.060        ; 0.821      ; 4.507      ;
; -3.840 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[15]                             ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.060        ; 0.821      ; 4.507      ;
; -3.838 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[11]                             ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.060        ; 0.825      ; 4.509      ;
; -3.838 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[12]                             ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.060        ; 0.825      ; 4.509      ;
; -3.838 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[13]                             ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.060        ; 0.825      ; 4.509      ;
; -3.838 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[14]                             ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.060        ; 0.825      ; 4.509      ;
; -3.815 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[7]                              ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.060        ; 0.826      ; 4.487      ;
; -3.815 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[8]                              ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.060        ; 0.826      ; 4.487      ;
; -3.815 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[9]                              ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.060        ; 0.826      ; 4.487      ;
; -3.815 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[10]                             ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.060        ; 0.826      ; 4.487      ;
; -3.807 ; Reset_Delay:u_Reset_Delay|oRST_3                    ; color_bar:u_color_bar|rgb_g_reg[5]                                                                                                                                              ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.683     ; 2.205      ;
; -3.807 ; Reset_Delay:u_Reset_Delay|oRST_3                    ; color_bar:u_color_bar|v_cnt[11]                                                                                                                                                 ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.683     ; 2.205      ;
+--------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'u_clok_pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                      ;
+--------+----------------------------------+--------------------------------------------------+--------------+--------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                        ; To Node                                          ; Launch Clock ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------+--------------------------------------------------+--------------+--------------------------------------------------------+--------------+------------+------------+
; -3.634 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|clock_20k         ; CLOCK_50     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.424        ; -1.698     ; 2.321      ;
; -3.590 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[15] ; CLOCK_50     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.424        ; -1.697     ; 2.278      ;
; -3.590 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[14] ; CLOCK_50     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.424        ; -1.697     ; 2.278      ;
; -3.590 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[13] ; CLOCK_50     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.424        ; -1.697     ; 2.278      ;
; -3.590 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[12] ; CLOCK_50     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.424        ; -1.697     ; 2.278      ;
; -3.590 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[11] ; CLOCK_50     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.424        ; -1.697     ; 2.278      ;
; -3.590 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[10] ; CLOCK_50     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.424        ; -1.697     ; 2.278      ;
; -3.590 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[9]  ; CLOCK_50     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.424        ; -1.697     ; 2.278      ;
; -3.158 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|clock_20k         ; CLOCK_50     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.424        ; -1.701     ; 1.842      ;
; -3.113 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[8]  ; CLOCK_50     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.424        ; -1.220     ; 2.278      ;
; -3.113 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[7]  ; CLOCK_50     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.424        ; -1.220     ; 2.278      ;
; -3.113 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[6]  ; CLOCK_50     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.424        ; -1.220     ; 2.278      ;
; -3.113 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[5]  ; CLOCK_50     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.424        ; -1.220     ; 2.278      ;
; -3.113 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[4]  ; CLOCK_50     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.424        ; -1.220     ; 2.278      ;
; -3.113 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[3]  ; CLOCK_50     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.424        ; -1.220     ; 2.278      ;
; -3.113 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[2]  ; CLOCK_50     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.424        ; -1.220     ; 2.278      ;
; -3.113 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[1]  ; CLOCK_50     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.424        ; -1.220     ; 2.278      ;
; -3.113 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[0]  ; CLOCK_50     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.424        ; -1.220     ; 2.278      ;
+--------+----------------------------------+--------------------------------------------------+--------------+--------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'CMOS1_PCLK'                                                                                                                                                                                                                                                                                                                                          ;
+--------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                                                                                                                                                                          ; Launch Clock                                                                 ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -3.011 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[1]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.002      ; 5.924      ;
; -3.011 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[0]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.002      ; 5.924      ;
; -3.011 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[2]                 ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.002      ; 5.924      ;
; -3.011 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[0]                 ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.002      ; 5.924      ;
; -3.011 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[1]                 ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.002      ; 5.924      ;
; -3.011 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[5]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.002      ; 5.924      ;
; -3.011 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[10]                                                  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.002      ; 5.924      ;
; -3.011 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[7]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.002      ; 5.924      ;
; -3.011 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[3]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.002      ; 5.924      ;
; -2.997 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[2]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.016      ; 5.924      ;
; -2.997 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[0]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.016      ; 5.924      ;
; -2.997 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[0]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.016      ; 5.924      ;
; -2.997 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[4]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.016      ; 5.924      ;
; -2.997 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[9]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.016      ; 5.924      ;
; -2.997 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[1]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.016      ; 5.924      ;
; -2.834 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[1]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.002      ; 5.747      ;
; -2.834 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[0]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.002      ; 5.747      ;
; -2.834 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[2]                 ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.002      ; 5.747      ;
; -2.834 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[0]                 ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.002      ; 5.747      ;
; -2.834 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[1]                 ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.002      ; 5.747      ;
; -2.834 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[5]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.002      ; 5.747      ;
; -2.834 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[10]                                                  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.002      ; 5.747      ;
; -2.834 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[7]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.002      ; 5.747      ;
; -2.834 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[3]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.002      ; 5.747      ;
; -2.820 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[2]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.016      ; 5.747      ;
; -2.820 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[0]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.016      ; 5.747      ;
; -2.820 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[0]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.016      ; 5.747      ;
; -2.820 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[4]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.016      ; 5.747      ;
; -2.820 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[9]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.016      ; 5.747      ;
; -2.820 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[1]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.016      ; 5.747      ;
; -2.598 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[9]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.959      ; 5.468      ;
; -2.598 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[3]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.959      ; 5.468      ;
; -2.598 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[1]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.959      ; 5.468      ;
; -2.598 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[5]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.959      ; 5.468      ;
; -2.598 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[10] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.959      ; 5.468      ;
; -2.598 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[11] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.959      ; 5.468      ;
; -2.598 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[7]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.959      ; 5.468      ;
; -2.598 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[6]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.959      ; 5.468      ;
; -2.576 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[8]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.980      ; 5.467      ;
; -2.576 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[9]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.980      ; 5.467      ;
; -2.576 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[2]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.980      ; 5.467      ;
; -2.576 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[3]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.980      ; 5.467      ;
; -2.576 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[4]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.980      ; 5.467      ;
; -2.576 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[11] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.980      ; 5.467      ;
; -2.576 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[7]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.980      ; 5.467      ;
; -2.576 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[6]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.980      ; 5.467      ;
; -2.576 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[3]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.980      ; 5.467      ;
; -2.576 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[2]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.980      ; 5.467      ;
; -2.576 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[8]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.980      ; 5.467      ;
; -2.576 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[5]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.980      ; 5.467      ;
; -2.576 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[7]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.980      ; 5.467      ;
; -2.576 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[6]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.980      ; 5.467      ;
; -2.576 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[0]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.980      ; 5.467      ;
; -2.530 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[1]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.014      ; 5.455      ;
; -2.530 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[11]                                          ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.014      ; 5.455      ;
; -2.530 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[10]                                          ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.014      ; 5.455      ;
; -2.528 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[8]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.029      ; 5.468      ;
; -2.528 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[5]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.029      ; 5.468      ;
; -2.528 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[10] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.029      ; 5.468      ;
; -2.528 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[4]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.029      ; 5.468      ;
; -2.527 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[2]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.030      ; 5.468      ;
; -2.527 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[9]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.030      ; 5.468      ;
; -2.527 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[8]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.030      ; 5.468      ;
; -2.527 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.030      ; 5.468      ;
; -2.527 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                                  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.030      ; 5.468      ;
; -2.527 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[6]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.030      ; 5.468      ;
; -2.425 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[9]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.959      ; 5.295      ;
; -2.425 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[3]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.959      ; 5.295      ;
; -2.425 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[1]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.959      ; 5.295      ;
; -2.425 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[5]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.959      ; 5.295      ;
; -2.425 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[10] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.959      ; 5.295      ;
; -2.425 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[11] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.959      ; 5.295      ;
; -2.425 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[7]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.959      ; 5.295      ;
; -2.425 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[6]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.959      ; 5.295      ;
; -2.404 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[8]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.980      ; 5.295      ;
; -2.404 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[9]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.980      ; 5.295      ;
; -2.404 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[2]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.980      ; 5.295      ;
; -2.404 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[3]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.980      ; 5.295      ;
; -2.404 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[4]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.980      ; 5.295      ;
; -2.404 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[11] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.980      ; 5.295      ;
; -2.404 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[7]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.980      ; 5.295      ;
; -2.404 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[6]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.980      ; 5.295      ;
; -2.404 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[3]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.980      ; 5.295      ;
; -2.404 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[2]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.980      ; 5.295      ;
; -2.404 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[8]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.980      ; 5.295      ;
; -2.404 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[5]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.980      ; 5.295      ;
; -2.404 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[7]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.980      ; 5.295      ;
; -2.404 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[6]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.980      ; 5.295      ;
; -2.404 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[0]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.980      ; 5.295      ;
; -2.356 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[8]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.029      ; 5.296      ;
; -2.356 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[5]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.029      ; 5.296      ;
; -2.356 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[10] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.029      ; 5.296      ;
; -2.356 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[4]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.029      ; 5.296      ;
; -2.354 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[2]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.030      ; 5.295      ;
; -2.354 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[1]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.014      ; 5.279      ;
; -2.354 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[9]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.030      ; 5.295      ;
; -2.354 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[8]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.030      ; 5.295      ;
; -2.354 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.030      ; 5.295      ;
; -2.354 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                                  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.030      ; 5.295      ;
; -2.354 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[6]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 2.030      ; 5.295      ;
+--------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'CMOS2_PCLK'                                                                                                                                                                                                                                                                                                                                          ;
+--------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                                                                                                                                                                          ; Launch Clock                                                                 ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -2.802 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[0]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.236      ; 5.949      ;
; -2.802 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[3]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.236      ; 5.949      ;
; -2.802 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[2]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.236      ; 5.949      ;
; -2.802 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[1]                 ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.236      ; 5.949      ;
; -2.802 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[2]                 ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.236      ; 5.949      ;
; -2.802 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[0]                 ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.236      ; 5.949      ;
; -2.802 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity9                          ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.236      ; 5.949      ;
; -2.802 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.236      ; 5.949      ;
; -2.802 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[1]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.236      ; 5.949      ;
; -2.772 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u2_CMOS_Capture|mCMOS_VSYNC                                                                                                                                         ; CLOCK_50                                                                     ; CMOS2_PCLK  ; 1.000        ; -0.287     ; 3.476      ;
; -2.762 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[0]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.276      ; 5.949      ;
; -2.762 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[1]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.276      ; 5.949      ;
; -2.762 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[2]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.276      ; 5.949      ;
; -2.762 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[3]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.276      ; 5.949      ;
; -2.706 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[0]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.236      ; 5.853      ;
; -2.706 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[3]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.236      ; 5.853      ;
; -2.706 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[2]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.236      ; 5.853      ;
; -2.706 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[1]                 ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.236      ; 5.853      ;
; -2.706 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[2]                 ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.236      ; 5.853      ;
; -2.706 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[0]                 ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.236      ; 5.853      ;
; -2.706 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity9                          ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.236      ; 5.853      ;
; -2.706 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.236      ; 5.853      ;
; -2.706 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[1]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.236      ; 5.853      ;
; -2.666 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[0]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.276      ; 5.853      ;
; -2.666 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[1]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.276      ; 5.853      ;
; -2.666 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[2]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.276      ; 5.853      ;
; -2.666 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[3]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.276      ; 5.853      ;
; -2.628 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[0]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.923      ; 5.462      ;
; -2.628 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[1]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.923      ; 5.462      ;
; -2.628 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[2]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.923      ; 5.462      ;
; -2.628 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                      ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.923      ; 5.462      ;
; -2.628 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.923      ; 5.462      ;
; -2.628 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[4]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.923      ; 5.462      ;
; -2.628 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[11] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.923      ; 5.462      ;
; -2.628 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[10] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.923      ; 5.462      ;
; -2.628 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[9]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.923      ; 5.462      ;
; -2.596 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.955      ; 5.462      ;
; -2.594 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[8]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.958      ; 5.463      ;
; -2.594 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[1]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.958      ; 5.463      ;
; -2.594 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[0]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.958      ; 5.463      ;
; -2.594 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[10]                                          ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.958      ; 5.463      ;
; -2.594 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[8]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.958      ; 5.463      ;
; -2.594 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[9]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.958      ; 5.463      ;
; -2.594 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[7]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.958      ; 5.463      ;
; -2.594 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[6]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.958      ; 5.463      ;
; -2.594 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[4]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.958      ; 5.463      ;
; -2.594 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[3]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.958      ; 5.463      ;
; -2.594 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[2]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.958      ; 5.463      ;
; -2.556 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.995      ; 5.462      ;
; -2.556 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.995      ; 5.462      ;
; -2.556 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.995      ; 5.462      ;
; -2.556 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.995      ; 5.462      ;
; -2.556 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.995      ; 5.462      ;
; -2.556 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.995      ; 5.462      ;
; -2.556 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.995      ; 5.462      ;
; -2.556 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                      ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.995      ; 5.462      ;
; -2.556 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.995      ; 5.462      ;
; -2.556 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[4]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.995      ; 5.462      ;
; -2.556 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[8]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.995      ; 5.462      ;
; -2.532 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[3]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.020      ; 5.463      ;
; -2.532 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[7]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.020      ; 5.463      ;
; -2.532 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[6]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.020      ; 5.463      ;
; -2.532 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[0]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.923      ; 5.366      ;
; -2.532 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[1]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.923      ; 5.366      ;
; -2.532 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[2]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.923      ; 5.366      ;
; -2.532 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                      ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.923      ; 5.366      ;
; -2.532 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.923      ; 5.366      ;
; -2.532 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[4]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.923      ; 5.366      ;
; -2.532 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[11] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.923      ; 5.366      ;
; -2.532 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[10] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.923      ; 5.366      ;
; -2.532 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[9]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.923      ; 5.366      ;
; -2.500 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.955      ; 5.366      ;
; -2.499 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[5]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.053      ; 5.463      ;
; -2.499 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[11]                                          ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.053      ; 5.463      ;
; -2.499 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[5]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.053      ; 5.463      ;
; -2.498 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[8]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.958      ; 5.367      ;
; -2.498 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[1]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.958      ; 5.367      ;
; -2.498 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[0]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.958      ; 5.367      ;
; -2.498 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[10]                                          ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.958      ; 5.367      ;
; -2.498 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[8]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.958      ; 5.367      ;
; -2.498 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[9]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.958      ; 5.367      ;
; -2.498 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[7]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.958      ; 5.367      ;
; -2.498 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[6]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.958      ; 5.367      ;
; -2.498 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[4]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.958      ; 5.367      ;
; -2.498 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[3]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.958      ; 5.367      ;
; -2.498 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[2]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.958      ; 5.367      ;
; -2.460 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.995      ; 5.366      ;
; -2.460 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.995      ; 5.366      ;
; -2.460 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.995      ; 5.366      ;
; -2.460 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.995      ; 5.366      ;
; -2.460 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.995      ; 5.366      ;
; -2.460 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.995      ; 5.366      ;
; -2.460 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.995      ; 5.366      ;
; -2.460 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                      ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.995      ; 5.366      ;
; -2.460 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.995      ; 5.366      ;
; -2.460 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[4]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.995      ; 5.366      ;
; -2.460 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[8]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.995      ; 5.366      ;
; -2.436 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[3]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.020      ; 5.367      ;
; -2.436 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[7]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.020      ; 5.367      ;
; -2.436 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[6]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.020      ; 5.367      ;
+--------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'cmos2_reg_config:cmos_config_2|clock_20k'                                                                                                                            ;
+--------+----------------------------------+--------------------------------------------------------+--------------+------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                        ; To Node                                                ; Launch Clock ; Latch Clock                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------+--------------------------------------------------------+--------------+------------------------------------------+--------------+------------+------------+
; -1.004 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|reg_sdat     ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; 0.521      ; 2.516      ;
; -0.960 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|reg_index[0]            ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; 0.525      ; 2.476      ;
; -0.799 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|sclk         ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; 0.521      ; 2.311      ;
; -0.799 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|tr_end       ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; 0.521      ; 2.311      ;
; -0.799 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[1] ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; 0.521      ; 2.311      ;
; -0.799 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[5] ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; 0.521      ; 2.311      ;
; -0.799 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[4] ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; 0.521      ; 2.311      ;
; -0.799 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[3] ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; 0.521      ; 2.311      ;
; -0.799 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[2] ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; 0.521      ; 2.311      ;
; -0.799 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[0] ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; 0.521      ; 2.311      ;
; -0.738 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|reg_conf_done_reg       ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; 0.524      ; 2.253      ;
; -0.714 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|reg_index[4]            ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; 0.525      ; 2.230      ;
; -0.714 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|reg_index[8]            ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; 0.525      ; 2.230      ;
; -0.714 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|reg_index[7]            ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; 0.525      ; 2.230      ;
; -0.714 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|reg_index[6]            ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; 0.525      ; 2.230      ;
; -0.714 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|reg_index[5]            ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; 0.525      ; 2.230      ;
; -0.714 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|reg_index[3]            ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; 0.525      ; 2.230      ;
; -0.714 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|reg_index[2]            ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; 0.525      ; 2.230      ;
; -0.714 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|reg_index[1]            ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; 0.525      ; 2.230      ;
; -0.687 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|config_step.10          ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; 0.525      ; 2.203      ;
; -0.687 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|start                   ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; 0.525      ; 2.203      ;
; -0.687 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|config_step.01          ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; 0.525      ; 2.203      ;
; -0.687 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|config_step.00          ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; 0.525      ; 2.203      ;
+--------+----------------------------------+--------------------------------------------------------+--------------+------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'cmos2_reg_config:cmos_config_1|clock_20k'                                                                                                                            ;
+--------+----------------------------------+--------------------------------------------------------+--------------+------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                        ; To Node                                                ; Launch Clock ; Latch Clock                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------+--------------------------------------------------------+--------------+------------------------------------------+--------------+------------+------------+
; -0.911 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|reg_sdat     ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; 0.354      ; 2.256      ;
; -0.819 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|reg_index[0]            ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; 0.348      ; 2.158      ;
; -0.816 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|reg_index[5]            ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; 0.349      ; 2.156      ;
; -0.816 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|reg_index[8]            ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; 0.349      ; 2.156      ;
; -0.816 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|reg_index[7]            ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; 0.349      ; 2.156      ;
; -0.816 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|reg_index[6]            ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; 0.349      ; 2.156      ;
; -0.816 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|reg_index[4]            ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; 0.349      ; 2.156      ;
; -0.816 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|reg_index[3]            ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; 0.349      ; 2.156      ;
; -0.816 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|reg_index[2]            ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; 0.349      ; 2.156      ;
; -0.816 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|reg_index[1]            ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; 0.349      ; 2.156      ;
; -0.501 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[3] ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; 0.350      ; 1.842      ;
; -0.501 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[5] ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; 0.350      ; 1.842      ;
; -0.501 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[4] ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; 0.350      ; 1.842      ;
; -0.501 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[2] ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; 0.350      ; 1.842      ;
; -0.501 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[1] ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; 0.350      ; 1.842      ;
; -0.501 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[0] ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; 0.350      ; 1.842      ;
; -0.454 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|sclk         ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; 0.349      ; 1.794      ;
; -0.454 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|reg_conf_done_reg       ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; 0.349      ; 1.794      ;
; -0.454 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|config_step.10          ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; 0.349      ; 1.794      ;
; -0.454 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|config_step.01          ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; 0.349      ; 1.794      ;
; -0.454 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|config_step.00          ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; 0.349      ; 1.794      ;
; -0.454 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|tr_end       ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; 0.349      ; 1.794      ;
; -0.454 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|start                   ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; 0.349      ; 1.794      ;
+--------+----------------------------------+--------------------------------------------------------+--------------+------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                       ;
+-------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                                                                                                                                                                         ; Launch Clock                                                                 ; Latch Clock                                                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+------------+------------+
; 4.167 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[12]                            ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.262      ; 6.011      ;
; 4.167 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[13]                            ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.262      ; 6.011      ;
; 4.167 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[14]                            ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.262      ; 6.011      ;
; 4.167 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[15]                            ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.262      ; 6.011      ;
; 4.168 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[4]                             ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.250      ; 5.998      ;
; 4.168 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[5]                             ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.250      ; 5.998      ;
; 4.168 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[6]                             ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.250      ; 5.998      ;
; 4.168 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[7]                             ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.250      ; 5.998      ;
; 4.168 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[8]                             ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.258      ; 6.006      ;
; 4.168 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[9]                             ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.258      ; 6.006      ;
; 4.168 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[10]                            ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.258      ; 6.006      ;
; 4.168 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[11]                            ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.258      ; 6.006      ;
; 4.173 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[4]                             ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.250      ; 5.993      ;
; 4.173 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[5]                             ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.250      ; 5.993      ;
; 4.173 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[6]                             ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.250      ; 5.993      ;
; 4.173 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[7]                             ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.250      ; 5.993      ;
; 4.181 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[0]                             ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.256      ; 5.991      ;
; 4.181 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[1]                             ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.256      ; 5.991      ;
; 4.181 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[2]                             ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.256      ; 5.991      ;
; 4.181 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[3]                             ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.256      ; 5.991      ;
; 4.184 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[12]                            ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.261      ; 5.993      ;
; 4.184 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[13]                            ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.261      ; 5.993      ;
; 4.184 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[14]                            ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.261      ; 5.993      ;
; 4.184 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[15]                            ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.261      ; 5.993      ;
; 4.186 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[8]                             ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.262      ; 5.992      ;
; 4.186 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[9]                             ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.262      ; 5.992      ;
; 4.186 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[10]                            ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.262      ; 5.992      ;
; 4.186 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[11]                            ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.262      ; 5.992      ;
; 4.187 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[0]                             ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.263      ; 5.992      ;
; 4.187 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[1]                             ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.263      ; 5.992      ;
; 4.187 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[2]                             ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.263      ; 5.992      ;
; 4.187 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[3]                             ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.263      ; 5.992      ;
; 4.242 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a12~portb_address_reg0  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.269      ; 6.075      ;
; 4.243 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a4~portb_address_reg0   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.257      ; 6.062      ;
; 4.243 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a8~portb_address_reg0   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.265      ; 6.070      ;
; 4.248 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a4~portb_address_reg0   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.257      ; 6.057      ;
; 4.256 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~portb_address_reg0   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.263      ; 6.055      ;
; 4.259 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a12~portb_address_reg0  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.268      ; 6.057      ;
; 4.261 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a8~portb_address_reg0   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.269      ; 6.056      ;
; 4.262 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~portb_address_reg0   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.270      ; 6.056      ;
; 4.269 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[4]                             ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.250      ; 5.897      ;
; 4.269 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[5]                             ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.250      ; 5.897      ;
; 4.269 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[6]                             ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.250      ; 5.897      ;
; 4.269 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[7]                             ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.250      ; 5.897      ;
; 4.280 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[12]                            ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.261      ; 5.897      ;
; 4.280 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[13]                            ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.261      ; 5.897      ;
; 4.280 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[14]                            ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.261      ; 5.897      ;
; 4.280 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[15]                            ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.261      ; 5.897      ;
; 4.282 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[8]                             ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.262      ; 5.896      ;
; 4.282 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[9]                             ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.262      ; 5.896      ;
; 4.282 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[10]                            ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.262      ; 5.896      ;
; 4.282 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[11]                            ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.262      ; 5.896      ;
; 4.283 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[0]                             ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.263      ; 5.896      ;
; 4.283 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[1]                             ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.263      ; 5.896      ;
; 4.283 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[2]                             ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.263      ; 5.896      ;
; 4.283 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[3]                             ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.263      ; 5.896      ;
; 4.316 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[8]                             ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.258      ; 5.858      ;
; 4.316 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[9]                             ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.258      ; 5.858      ;
; 4.316 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[10]                            ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.258      ; 5.858      ;
; 4.316 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[11]                            ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.258      ; 5.858      ;
; 4.317 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[4]                             ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.250      ; 5.849      ;
; 4.317 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[5]                             ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.250      ; 5.849      ;
; 4.317 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[6]                             ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.250      ; 5.849      ;
; 4.317 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[7]                             ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.250      ; 5.849      ;
; 4.317 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[12]                            ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.262      ; 5.861      ;
; 4.317 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[13]                            ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.262      ; 5.861      ;
; 4.317 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[14]                            ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.262      ; 5.861      ;
; 4.317 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[15]                            ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.262      ; 5.861      ;
; 4.333 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[2]                 ; CLOCK_50                                                                     ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.650     ; 2.968      ;
; 4.333 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[10] ; CLOCK_50                                                                     ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.650     ; 2.968      ;
; 4.333 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[10] ; CLOCK_50                                                                     ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.650     ; 2.968      ;
; 4.333 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                                  ; CLOCK_50                                                                     ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.650     ; 2.968      ;
; 4.333 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[10]                                                  ; CLOCK_50                                                                     ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.650     ; 2.968      ;
; 4.333 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[11] ; CLOCK_50                                                                     ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.650     ; 2.968      ;
; 4.333 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[11] ; CLOCK_50                                                                     ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.650     ; 2.968      ;
; 4.333 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[9]                                                   ; CLOCK_50                                                                     ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.650     ; 2.968      ;
; 4.333 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[8]                                                   ; CLOCK_50                                                                     ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.650     ; 2.968      ;
; 4.333 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[11]                                          ; CLOCK_50                                                                     ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.650     ; 2.968      ;
; 4.333 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[10]                                          ; CLOCK_50                                                                     ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.650     ; 2.968      ;
; 4.333 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:ws_brp|dffe12a[9]                                ; CLOCK_50                                                                     ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.650     ; 2.968      ;
; 4.333 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:ws_bwp|dffe12a[9]                                ; CLOCK_50                                                                     ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.650     ; 2.968      ;
; 4.333 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:ws_brp|dffe12a[10]                               ; CLOCK_50                                                                     ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.650     ; 2.968      ;
; 4.333 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:ws_bwp|dffe12a[10]                               ; CLOCK_50                                                                     ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.650     ; 2.968      ;
; 4.334 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                       ; CLOCK_50                                                                     ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.650     ; 2.967      ;
; 4.334 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3                       ; CLOCK_50                                                                     ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.654     ; 2.963      ;
; 4.334 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                       ; CLOCK_50                                                                     ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.655     ; 2.962      ;
; 4.334 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                       ; CLOCK_50                                                                     ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.655     ; 2.962      ;
; 4.334 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                       ; CLOCK_50                                                                     ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.655     ; 2.962      ;
; 4.334 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                       ; CLOCK_50                                                                     ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.655     ; 2.962      ;
; 4.334 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                       ; CLOCK_50                                                                     ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.655     ; 2.962      ;
; 4.334 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                       ; CLOCK_50                                                                     ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.654     ; 2.963      ;
; 4.334 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                      ; CLOCK_50                                                                     ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.654     ; 2.963      ;
; 4.334 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                      ; CLOCK_50                                                                     ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.654     ; 2.963      ;
; 4.334 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[1]                 ; CLOCK_50                                                                     ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.655     ; 2.962      ;
; 4.334 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[0]                 ; CLOCK_50                                                                     ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.650     ; 2.967      ;
; 4.334 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity9                          ; CLOCK_50                                                                     ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.650     ; 2.967      ;
; 4.334 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                       ; CLOCK_50                                                                     ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.650     ; 2.967      ;
; 4.334 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                       ; CLOCK_50                                                                     ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.650     ; 2.967      ;
; 4.334 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[1]                                                   ; CLOCK_50                                                                     ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.650     ; 2.967      ;
; 4.334 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[2]  ; CLOCK_50                                                                     ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.654     ; 2.963      ;
+-------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'cmos2_reg_config:cmos_config_1|clock_20k'                                                                                                                            ;
+-------+----------------------------------+--------------------------------------------------------+--------------+------------------------------------------+--------------+------------+------------+
; Slack ; From Node                        ; To Node                                                ; Launch Clock ; Latch Clock                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------+--------------------------------------------------------+--------------+------------------------------------------+--------------+------------+------------+
; 0.831 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|sclk         ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.593      ; 1.666      ;
; 0.831 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|reg_conf_done_reg       ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.593      ; 1.666      ;
; 0.831 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|config_step.10          ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.593      ; 1.666      ;
; 0.831 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|config_step.01          ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.593      ; 1.666      ;
; 0.831 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|config_step.00          ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.593      ; 1.666      ;
; 0.831 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|tr_end       ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.593      ; 1.666      ;
; 0.831 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|start                   ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.593      ; 1.666      ;
; 0.889 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[3] ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.594      ; 1.725      ;
; 0.889 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[5] ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.594      ; 1.725      ;
; 0.889 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[4] ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.594      ; 1.725      ;
; 0.889 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[2] ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.594      ; 1.725      ;
; 0.889 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[1] ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.594      ; 1.725      ;
; 0.889 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[0] ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.594      ; 1.725      ;
; 1.156 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|reg_index[5]            ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.593      ; 1.991      ;
; 1.156 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|reg_index[8]            ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.593      ; 1.991      ;
; 1.156 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|reg_index[7]            ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.593      ; 1.991      ;
; 1.156 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|reg_index[6]            ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.593      ; 1.991      ;
; 1.156 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|reg_index[4]            ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.593      ; 1.991      ;
; 1.156 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|reg_index[3]            ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.593      ; 1.991      ;
; 1.156 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|reg_index[2]            ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.593      ; 1.991      ;
; 1.156 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|reg_index[1]            ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.593      ; 1.991      ;
; 1.159 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|reg_index[0]            ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.592      ; 1.993      ;
; 1.267 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|reg_sdat     ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.598      ; 2.107      ;
+-------+----------------------------------+--------------------------------------------------------+--------------+------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'cmos2_reg_config:cmos_config_2|clock_20k'                                                                                                                            ;
+-------+----------------------------------+--------------------------------------------------------+--------------+------------------------------------------+--------------+------------+------------+
; Slack ; From Node                        ; To Node                                                ; Launch Clock ; Latch Clock                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------+--------------------------------------------------------+--------------+------------------------------------------+--------------+------------+------------+
; 1.037 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|config_step.10          ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.776      ; 2.055      ;
; 1.037 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|start                   ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.776      ; 2.055      ;
; 1.037 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|config_step.01          ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.776      ; 2.055      ;
; 1.037 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|config_step.00          ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.776      ; 2.055      ;
; 1.064 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|reg_index[4]            ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.777      ; 2.083      ;
; 1.064 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|reg_index[8]            ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.777      ; 2.083      ;
; 1.064 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|reg_index[7]            ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.777      ; 2.083      ;
; 1.064 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|reg_index[6]            ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.777      ; 2.083      ;
; 1.064 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|reg_index[5]            ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.777      ; 2.083      ;
; 1.064 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|reg_index[3]            ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.777      ; 2.083      ;
; 1.064 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|reg_index[2]            ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.777      ; 2.083      ;
; 1.064 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|reg_index[1]            ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.777      ; 2.083      ;
; 1.075 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|reg_conf_done_reg       ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.776      ; 2.093      ;
; 1.146 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|sclk         ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.772      ; 2.160      ;
; 1.146 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|tr_end       ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.772      ; 2.160      ;
; 1.146 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[1] ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.772      ; 2.160      ;
; 1.146 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[5] ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.772      ; 2.160      ;
; 1.146 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[4] ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.772      ; 2.160      ;
; 1.146 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[3] ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.772      ; 2.160      ;
; 1.146 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[2] ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.772      ; 2.160      ;
; 1.146 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[0] ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.772      ; 2.160      ;
; 1.256 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|reg_index[0]            ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.777      ; 2.275      ;
; 1.294 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|reg_sdat     ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.773      ; 2.309      ;
+-------+----------------------------------+--------------------------------------------------------+--------------+------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'CMOS1_PCLK'                                                                                                                                                                                                                                                                                                                                          ;
+-------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                                                                                                                                                                          ; Launch Clock                                                                 ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 1.481 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u1_CMOS_Capture|byte_state                                                                                                                                          ; CLOCK_50                                                                     ; CMOS1_PCLK  ; 0.000        ; 1.072      ; 2.795      ;
; 1.498 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u1_CMOS_Capture|mCMOS_VSYNC                                                                                                                                         ; CLOCK_50                                                                     ; CMOS1_PCLK  ; 0.000        ; 1.062      ; 2.802      ;
; 1.498 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u1_CMOS_Capture|Frame_Cont[1]                                                                                                                                       ; CLOCK_50                                                                     ; CMOS1_PCLK  ; 0.000        ; 1.062      ; 2.802      ;
; 1.498 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u1_CMOS_Capture|Frame_Cont[3]                                                                                                                                       ; CLOCK_50                                                                     ; CMOS1_PCLK  ; 0.000        ; 1.062      ; 2.802      ;
; 1.498 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u1_CMOS_Capture|Frame_Cont[0]                                                                                                                                       ; CLOCK_50                                                                     ; CMOS1_PCLK  ; 0.000        ; 1.062      ; 2.802      ;
; 1.498 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u1_CMOS_Capture|Frame_Cont[2]                                                                                                                                       ; CLOCK_50                                                                     ; CMOS1_PCLK  ; 0.000        ; 1.062      ; 2.802      ;
; 1.498 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u1_CMOS_Capture|Frame_valid                                                                                                                                         ; CLOCK_50                                                                     ; CMOS1_PCLK  ; 0.000        ; 1.062      ; 2.802      ;
; 1.498 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u1_CMOS_Capture|CMOS_oDATA[3]                                                                                                                                       ; CLOCK_50                                                                     ; CMOS1_PCLK  ; 0.000        ; 1.063      ; 2.803      ;
; 1.498 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u1_CMOS_Capture|CMOS_oDATA[2]                                                                                                                                       ; CLOCK_50                                                                     ; CMOS1_PCLK  ; 0.000        ; 1.063      ; 2.803      ;
; 1.498 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u1_CMOS_Capture|CMOS_oDATA[1]                                                                                                                                       ; CLOCK_50                                                                     ; CMOS1_PCLK  ; 0.000        ; 1.063      ; 2.803      ;
; 1.498 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u1_CMOS_Capture|CMOS_oDATA[7]                                                                                                                                       ; CLOCK_50                                                                     ; CMOS1_PCLK  ; 0.000        ; 1.063      ; 2.803      ;
; 1.498 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u1_CMOS_Capture|CMOS_oDATA[11]                                                                                                                                      ; CLOCK_50                                                                     ; CMOS1_PCLK  ; 0.000        ; 1.063      ; 2.803      ;
; 1.498 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u1_CMOS_Capture|CMOS_oDATA[10]                                                                                                                                      ; CLOCK_50                                                                     ; CMOS1_PCLK  ; 0.000        ; 1.063      ; 2.803      ;
; 1.498 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u1_CMOS_Capture|CMOS_oDATA[9]                                                                                                                                       ; CLOCK_50                                                                     ; CMOS1_PCLK  ; 0.000        ; 1.063      ; 2.803      ;
; 1.498 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u1_CMOS_Capture|CMOS_oDATA[15]                                                                                                                                      ; CLOCK_50                                                                     ; CMOS1_PCLK  ; 0.000        ; 1.063      ; 2.803      ;
; 1.525 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u1_CMOS_Capture|Pre_CMOS_iDATA[0]                                                                                                                                   ; CLOCK_50                                                                     ; CMOS1_PCLK  ; 0.000        ; 1.029      ; 2.796      ;
; 1.525 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u1_CMOS_Capture|Pre_CMOS_iDATA[6]                                                                                                                                   ; CLOCK_50                                                                     ; CMOS1_PCLK  ; 0.000        ; 1.029      ; 2.796      ;
; 1.525 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u1_CMOS_Capture|Pre_CMOS_iDATA[5]                                                                                                                                   ; CLOCK_50                                                                     ; CMOS1_PCLK  ; 0.000        ; 1.029      ; 2.796      ;
; 1.525 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u1_CMOS_Capture|Pre_CMOS_iDATA[4]                                                                                                                                   ; CLOCK_50                                                                     ; CMOS1_PCLK  ; 0.000        ; 1.029      ; 2.796      ;
; 1.536 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u1_CMOS_Capture|Pre_CMOS_iDATA[3]                                                                                                                                   ; CLOCK_50                                                                     ; CMOS1_PCLK  ; 0.000        ; 1.025      ; 2.803      ;
; 1.536 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u1_CMOS_Capture|Pre_CMOS_iDATA[2]                                                                                                                                   ; CLOCK_50                                                                     ; CMOS1_PCLK  ; 0.000        ; 1.025      ; 2.803      ;
; 1.536 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u1_CMOS_Capture|Pre_CMOS_iDATA[1]                                                                                                                                   ; CLOCK_50                                                                     ; CMOS1_PCLK  ; 0.000        ; 1.025      ; 2.803      ;
; 1.536 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u1_CMOS_Capture|Pre_CMOS_iDATA[7]                                                                                                                                   ; CLOCK_50                                                                     ; CMOS1_PCLK  ; 0.000        ; 1.025      ; 2.803      ;
; 1.580 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u1_CMOS_Capture|CMOS_oDATA[0]                                                                                                                                       ; CLOCK_50                                                                     ; CMOS1_PCLK  ; 0.000        ; 0.974      ; 2.796      ;
; 1.580 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u1_CMOS_Capture|CMOS_oDATA[6]                                                                                                                                       ; CLOCK_50                                                                     ; CMOS1_PCLK  ; 0.000        ; 0.974      ; 2.796      ;
; 1.580 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u1_CMOS_Capture|CMOS_oDATA[5]                                                                                                                                       ; CLOCK_50                                                                     ; CMOS1_PCLK  ; 0.000        ; 0.974      ; 2.796      ;
; 1.580 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u1_CMOS_Capture|CMOS_oDATA[4]                                                                                                                                       ; CLOCK_50                                                                     ; CMOS1_PCLK  ; 0.000        ; 0.974      ; 2.796      ;
; 1.580 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u1_CMOS_Capture|CMOS_oDATA[8]                                                                                                                                       ; CLOCK_50                                                                     ; CMOS1_PCLK  ; 0.000        ; 0.974      ; 2.796      ;
; 1.580 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u1_CMOS_Capture|CMOS_oDATA[14]                                                                                                                                      ; CLOCK_50                                                                     ; CMOS1_PCLK  ; 0.000        ; 0.974      ; 2.796      ;
; 1.580 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u1_CMOS_Capture|CMOS_oDATA[13]                                                                                                                                      ; CLOCK_50                                                                     ; CMOS1_PCLK  ; 0.000        ; 0.974      ; 2.796      ;
; 1.580 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u1_CMOS_Capture|CMOS_oDATA[12]                                                                                                                                      ; CLOCK_50                                                                     ; CMOS1_PCLK  ; 0.000        ; 0.974      ; 2.796      ;
; 1.798 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.956      ; 5.046      ;
; 1.798 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.956      ; 5.046      ;
; 1.798 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.956      ; 5.046      ;
; 1.798 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.956      ; 5.046      ;
; 1.798 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.956      ; 5.046      ;
; 1.841 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity9                          ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.913      ; 5.046      ;
; 1.841 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.913      ; 5.046      ;
; 1.848 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.956      ; 5.096      ;
; 1.848 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.956      ; 5.096      ;
; 1.848 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.956      ; 5.096      ;
; 1.848 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.956      ; 5.096      ;
; 1.848 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.956      ; 5.096      ;
; 1.859 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.870      ; 5.021      ;
; 1.859 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.870      ; 5.021      ;
; 1.859 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.870      ; 5.021      ;
; 1.859 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                      ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.870      ; 5.021      ;
; 1.859 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                      ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.870      ; 5.021      ;
; 1.859 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.870      ; 5.021      ;
; 1.891 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity9                          ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.913      ; 5.096      ;
; 1.891 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.913      ; 5.096      ;
; 1.909 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.870      ; 5.071      ;
; 1.909 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.870      ; 5.071      ;
; 1.909 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.870      ; 5.071      ;
; 1.909 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                      ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.870      ; 5.071      ;
; 1.909 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                      ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.870      ; 5.071      ;
; 1.909 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.870      ; 5.071      ;
; 2.188 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[2]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.559      ; 5.039      ;
; 2.188 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[9]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.559      ; 5.039      ;
; 2.188 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[8]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.559      ; 5.039      ;
; 2.188 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.559      ; 5.039      ;
; 2.188 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                                  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.559      ; 5.039      ;
; 2.188 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[6]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.559      ; 5.039      ;
; 2.189 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[8]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.558      ; 5.039      ;
; 2.189 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[5]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.558      ; 5.039      ;
; 2.189 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[10] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.558      ; 5.039      ;
; 2.189 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[4]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.558      ; 5.039      ;
; 2.193 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[1]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.541      ; 5.026      ;
; 2.193 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[11]                                          ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.541      ; 5.026      ;
; 2.193 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[10]                                          ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.541      ; 5.026      ;
; 2.236 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[2]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.559      ; 5.087      ;
; 2.236 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[9]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.559      ; 5.087      ;
; 2.236 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[8]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.559      ; 5.087      ;
; 2.236 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.559      ; 5.087      ;
; 2.236 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                                  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.559      ; 5.087      ;
; 2.236 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[6]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.559      ; 5.087      ;
; 2.238 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[8]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.558      ; 5.088      ;
; 2.238 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[5]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.558      ; 5.088      ;
; 2.238 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[10] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.558      ; 5.088      ;
; 2.238 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[4]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.558      ; 5.088      ;
; 2.239 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[1]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.541      ; 5.072      ;
; 2.239 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[11]                                          ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.541      ; 5.072      ;
; 2.239 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[10]                                          ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.541      ; 5.072      ;
; 2.240 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[8]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.506      ; 5.038      ;
; 2.240 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[9]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.506      ; 5.038      ;
; 2.240 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[2]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.506      ; 5.038      ;
; 2.240 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[3]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.506      ; 5.038      ;
; 2.240 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[4]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.506      ; 5.038      ;
; 2.240 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[11] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.506      ; 5.038      ;
; 2.240 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[7]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.506      ; 5.038      ;
; 2.240 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[6]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.506      ; 5.038      ;
; 2.240 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[3]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.506      ; 5.038      ;
; 2.240 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[2]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.506      ; 5.038      ;
; 2.240 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[8]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.506      ; 5.038      ;
; 2.240 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[5]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.506      ; 5.038      ;
; 2.240 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[7]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.506      ; 5.038      ;
; 2.240 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[6]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.506      ; 5.038      ;
; 2.240 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[0]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.506      ; 5.038      ;
; 2.262 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[9]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.485      ; 5.039      ;
; 2.262 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[3]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.485      ; 5.039      ;
+-------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'CMOS2_PCLK'                                                                                                                                                                                                                                                                                                                                          ;
+-------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                                                                                                                                                                          ; Launch Clock                                                                 ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 1.600 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u2_CMOS_Capture|Frame_Cont[1]                                                                                                                                       ; CLOCK_50                                                                     ; CMOS2_PCLK  ; 0.000        ; 0.973      ; 2.815      ;
; 1.600 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u2_CMOS_Capture|Frame_Cont[2]                                                                                                                                       ; CLOCK_50                                                                     ; CMOS2_PCLK  ; 0.000        ; 0.973      ; 2.815      ;
; 1.600 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u2_CMOS_Capture|Frame_Cont[0]                                                                                                                                       ; CLOCK_50                                                                     ; CMOS2_PCLK  ; 0.000        ; 0.973      ; 2.815      ;
; 1.600 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u2_CMOS_Capture|Frame_Cont[3]                                                                                                                                       ; CLOCK_50                                                                     ; CMOS2_PCLK  ; 0.000        ; 0.973      ; 2.815      ;
; 1.600 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u2_CMOS_Capture|Frame_valid                                                                                                                                         ; CLOCK_50                                                                     ; CMOS2_PCLK  ; 0.000        ; 0.973      ; 2.815      ;
; 1.604 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u2_CMOS_Capture|CMOS_oDATA[11]                                                                                                                                      ; CLOCK_50                                                                     ; CMOS2_PCLK  ; 0.000        ; 0.972      ; 2.818      ;
; 1.604 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u2_CMOS_Capture|CMOS_oDATA[10]                                                                                                                                      ; CLOCK_50                                                                     ; CMOS2_PCLK  ; 0.000        ; 0.972      ; 2.818      ;
; 1.604 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u2_CMOS_Capture|CMOS_oDATA[9]                                                                                                                                       ; CLOCK_50                                                                     ; CMOS2_PCLK  ; 0.000        ; 0.972      ; 2.818      ;
; 1.604 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u2_CMOS_Capture|CMOS_oDATA[8]                                                                                                                                       ; CLOCK_50                                                                     ; CMOS2_PCLK  ; 0.000        ; 0.972      ; 2.818      ;
; 1.604 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u2_CMOS_Capture|CMOS_oDATA[14]                                                                                                                                      ; CLOCK_50                                                                     ; CMOS2_PCLK  ; 0.000        ; 0.972      ; 2.818      ;
; 1.604 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u2_CMOS_Capture|CMOS_oDATA[12]                                                                                                                                      ; CLOCK_50                                                                     ; CMOS2_PCLK  ; 0.000        ; 0.972      ; 2.818      ;
; 1.639 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u2_CMOS_Capture|byte_state                                                                                                                                          ; CLOCK_50                                                                     ; CMOS2_PCLK  ; 0.000        ; 0.937      ; 2.818      ;
; 1.646 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u2_CMOS_Capture|Pre_CMOS_iDATA[3]                                                                                                                                   ; CLOCK_50                                                                     ; CMOS2_PCLK  ; 0.000        ; 0.930      ; 2.818      ;
; 1.646 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u2_CMOS_Capture|Pre_CMOS_iDATA[2]                                                                                                                                   ; CLOCK_50                                                                     ; CMOS2_PCLK  ; 0.000        ; 0.930      ; 2.818      ;
; 1.646 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u2_CMOS_Capture|Pre_CMOS_iDATA[1]                                                                                                                                   ; CLOCK_50                                                                     ; CMOS2_PCLK  ; 0.000        ; 0.930      ; 2.818      ;
; 1.646 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u2_CMOS_Capture|Pre_CMOS_iDATA[6]                                                                                                                                   ; CLOCK_50                                                                     ; CMOS2_PCLK  ; 0.000        ; 0.930      ; 2.818      ;
; 1.646 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u2_CMOS_Capture|Pre_CMOS_iDATA[4]                                                                                                                                   ; CLOCK_50                                                                     ; CMOS2_PCLK  ; 0.000        ; 0.930      ; 2.818      ;
; 1.680 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u2_CMOS_Capture|Pre_CMOS_iDATA[0]                                                                                                                                   ; CLOCK_50                                                                     ; CMOS2_PCLK  ; 0.000        ; 0.896      ; 2.818      ;
; 1.840 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[6]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 2.857      ; 4.989      ;
; 1.840 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[7]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 2.857      ; 4.989      ;
; 1.840 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[5]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 2.857      ; 4.989      ;
; 1.840 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[10]                                                  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 2.857      ; 4.989      ;
; 1.840 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                                  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 2.857      ; 4.989      ;
; 1.840 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[8]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 2.857      ; 4.989      ;
; 1.840 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[9]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 2.857      ; 4.989      ;
; 1.892 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[7]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 2.805      ; 4.989      ;
; 1.892 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[6]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 2.805      ; 4.989      ;
; 1.892 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[5]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 2.805      ; 4.989      ;
; 1.892 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[11] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 2.805      ; 4.989      ;
; 1.892 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[10] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 2.805      ; 4.989      ;
; 1.892 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[9]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 2.805      ; 4.989      ;
; 1.903 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[6]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 2.857      ; 5.052      ;
; 1.903 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[7]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 2.857      ; 5.052      ;
; 1.903 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[5]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 2.857      ; 5.052      ;
; 1.903 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[10]                                                  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 2.857      ; 5.052      ;
; 1.903 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                                  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 2.857      ; 5.052      ;
; 1.903 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[8]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 2.857      ; 5.052      ;
; 1.903 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[9]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 2.857      ; 5.052      ;
; 1.955 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[7]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 2.805      ; 5.052      ;
; 1.955 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[6]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 2.805      ; 5.052      ;
; 1.955 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[5]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 2.805      ; 5.052      ;
; 1.955 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[11] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 2.805      ; 5.052      ;
; 1.955 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[10] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 2.805      ; 5.052      ;
; 1.955 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[9]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 2.805      ; 5.052      ;
; 2.075 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u2_CMOS_Capture|CMOS_oDATA[7]                                                                                                                                       ; CLOCK_50                                                                     ; CMOS2_PCLK  ; 0.000        ; 1.013      ; 3.330      ;
; 2.075 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u2_CMOS_Capture|CMOS_oDATA[6]                                                                                                                                       ; CLOCK_50                                                                     ; CMOS2_PCLK  ; 0.000        ; 1.013      ; 3.330      ;
; 2.075 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u2_CMOS_Capture|CMOS_oDATA[5]                                                                                                                                       ; CLOCK_50                                                                     ; CMOS2_PCLK  ; 0.000        ; 1.013      ; 3.330      ;
; 2.075 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u2_CMOS_Capture|CMOS_oDATA[4]                                                                                                                                       ; CLOCK_50                                                                     ; CMOS2_PCLK  ; 0.000        ; 1.013      ; 3.330      ;
; 2.075 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u2_CMOS_Capture|CMOS_oDATA[15]                                                                                                                                      ; CLOCK_50                                                                     ; CMOS2_PCLK  ; 0.000        ; 1.013      ; 3.330      ;
; 2.117 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[5]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 2.582      ; 4.991      ;
; 2.117 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[11]                                          ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 2.582      ; 4.991      ;
; 2.117 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[5]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 2.582      ; 4.991      ;
; 2.145 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u2_CMOS_Capture|Pre_CMOS_iDATA[7]                                                                                                                                   ; CLOCK_50                                                                     ; CMOS2_PCLK  ; 0.000        ; 0.872      ; 3.259      ;
; 2.145 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u2_CMOS_Capture|Pre_CMOS_iDATA[5]                                                                                                                                   ; CLOCK_50                                                                     ; CMOS2_PCLK  ; 0.000        ; 0.872      ; 3.259      ;
; 2.150 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[3]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 2.548      ; 4.990      ;
; 2.150 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[7]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 2.548      ; 4.990      ;
; 2.150 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[6]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 2.548      ; 4.990      ;
; 2.157 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u2_CMOS_Capture|CMOS_oDATA[3]                                                                                                                                       ; CLOCK_50                                                                     ; CMOS2_PCLK  ; 0.000        ; 0.894      ; 3.293      ;
; 2.157 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u2_CMOS_Capture|CMOS_oDATA[2]                                                                                                                                       ; CLOCK_50                                                                     ; CMOS2_PCLK  ; 0.000        ; 0.894      ; 3.293      ;
; 2.157 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u2_CMOS_Capture|CMOS_oDATA[1]                                                                                                                                       ; CLOCK_50                                                                     ; CMOS2_PCLK  ; 0.000        ; 0.894      ; 3.293      ;
; 2.157 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u2_CMOS_Capture|CMOS_oDATA[0]                                                                                                                                       ; CLOCK_50                                                                     ; CMOS2_PCLK  ; 0.000        ; 0.894      ; 3.293      ;
; 2.157 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u2_CMOS_Capture|CMOS_oDATA[13]                                                                                                                                      ; CLOCK_50                                                                     ; CMOS2_PCLK  ; 0.000        ; 0.894      ; 3.293      ;
; 2.177 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 2.521      ; 4.990      ;
; 2.177 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 2.521      ; 4.990      ;
; 2.177 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 2.521      ; 4.990      ;
; 2.177 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 2.521      ; 4.990      ;
; 2.177 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 2.521      ; 4.990      ;
; 2.177 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 2.521      ; 4.990      ;
; 2.177 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 2.521      ; 4.990      ;
; 2.177 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                      ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 2.521      ; 4.990      ;
; 2.177 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 2.521      ; 4.990      ;
; 2.177 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[4]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 2.521      ; 4.990      ;
; 2.177 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[8]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 2.521      ; 4.990      ;
; 2.180 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[5]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 2.582      ; 5.054      ;
; 2.180 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[11]                                          ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 2.582      ; 5.054      ;
; 2.180 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[5]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 2.582      ; 5.054      ;
; 2.213 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[3]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 2.548      ; 5.053      ;
; 2.213 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[7]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 2.548      ; 5.053      ;
; 2.213 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[6]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 2.548      ; 5.053      ;
; 2.215 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[8]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 2.484      ; 4.991      ;
; 2.215 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[1]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 2.484      ; 4.991      ;
; 2.215 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[0]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 2.484      ; 4.991      ;
; 2.215 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[10]                                          ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 2.484      ; 4.991      ;
; 2.215 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[8]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 2.484      ; 4.991      ;
; 2.215 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[9]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 2.484      ; 4.991      ;
; 2.215 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[7]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 2.484      ; 4.991      ;
; 2.215 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[6]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 2.484      ; 4.991      ;
; 2.215 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[4]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 2.484      ; 4.991      ;
; 2.215 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[3]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 2.484      ; 4.991      ;
; 2.215 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[2]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 2.484      ; 4.991      ;
; 2.217 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 2.481      ; 4.990      ;
; 2.240 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 2.521      ; 5.053      ;
; 2.240 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 2.521      ; 5.053      ;
; 2.240 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 2.521      ; 5.053      ;
; 2.240 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 2.521      ; 5.053      ;
; 2.240 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 2.521      ; 5.053      ;
; 2.240 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 2.521      ; 5.053      ;
; 2.240 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 2.521      ; 5.053      ;
; 2.240 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                      ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 2.521      ; 5.053      ;
; 2.240 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 2.521      ; 5.053      ;
+-------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'u_clok_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                        ;
+-------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                                                                                                                                                                         ; Launch Clock                                                                 ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; 1.949 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a11~portb_address_reg0   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.590      ; 3.899      ;
; 1.963 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a7~portb_address_reg0    ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.590      ; 3.913      ;
; 1.995 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[11]                             ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.585      ; 3.897      ;
; 1.995 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[12]                             ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.585      ; 3.897      ;
; 1.995 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[13]                             ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.585      ; 3.897      ;
; 1.995 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[14]                             ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.585      ; 3.897      ;
; 1.998 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[0]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.271      ; 3.587      ;
; 1.998 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[11]                                                  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.271      ; 3.587      ;
; 1.998 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[1]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.271      ; 3.587      ;
; 2.009 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[7]                              ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.585      ; 3.911      ;
; 2.009 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[8]                              ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.585      ; 3.911      ;
; 2.009 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[9]                              ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.585      ; 3.911      ;
; 2.009 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[10]                             ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.585      ; 3.911      ;
; 2.032 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[1]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.269      ; 3.619      ;
; 2.032 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a4                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.269      ; 3.619      ;
; 2.032 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[4]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.269      ; 3.619      ;
; 2.032 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[3]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.269      ; 3.619      ;
; 2.032 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a5                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.269      ; 3.619      ;
; 2.035 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a6                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.276      ; 3.629      ;
; 2.035 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a7                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.276      ; 3.629      ;
; 2.035 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.276      ; 3.629      ;
; 2.035 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.276      ; 3.629      ;
; 2.035 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10                      ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.276      ; 3.629      ;
; 2.035 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[2]                  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.276      ; 3.629      ;
; 2.035 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[10]                                                  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.276      ; 3.629      ;
; 2.035 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11                      ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.276      ; 3.629      ;
; 2.045 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[3]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.270      ; 3.633      ;
; 2.060 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~portb_address_reg0    ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.586      ; 4.006      ;
; 2.063 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a2~portb_address_reg0    ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.590      ; 4.013      ;
; 2.068 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[0]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.276      ; 3.662      ;
; 2.068 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a1                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.276      ; 3.662      ;
; 2.068 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a2                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.276      ; 3.662      ;
; 2.068 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[1]                  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.276      ; 3.662      ;
; 2.068 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[0]                  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.276      ; 3.662      ;
; 2.068 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|parity6                          ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.276      ; 3.662      ;
; 2.068 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a0                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.276      ; 3.662      ;
; 2.068 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[7]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.276      ; 3.662      ;
; 2.068 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[7]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.276      ; 3.662      ;
; 2.068 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[6]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.276      ; 3.662      ;
; 2.068 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[6]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.276      ; 3.662      ;
; 2.068 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[6]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.276      ; 3.662      ;
; 2.068 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[7]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.276      ; 3.662      ;
; 2.068 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[10] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.276      ; 3.662      ;
; 2.068 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[4]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.276      ; 3.662      ;
; 2.068 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a3                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.276      ; 3.662      ;
; 2.082 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a11~portb_address_reg0   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.590      ; 4.032      ;
; 2.083 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[1]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.275      ; 3.676      ;
; 2.083 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[0]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.275      ; 3.676      ;
; 2.083 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[11] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.275      ; 3.676      ;
; 2.083 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[11] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.275      ; 3.676      ;
; 2.083 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[10] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.275      ; 3.676      ;
; 2.083 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[5]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.275      ; 3.676      ;
; 2.083 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[5]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.275      ; 3.676      ;
; 2.083 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[4]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.275      ; 3.676      ;
; 2.083 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[5]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.275      ; 3.676      ;
; 2.083 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[2]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.275      ; 3.676      ;
; 2.083 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[3]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.275      ; 3.676      ;
; 2.083 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[2]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.275      ; 3.676      ;
; 2.083 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[2]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.275      ; 3.676      ;
; 2.086 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[9]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.276      ; 3.680      ;
; 2.086 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[9]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.276      ; 3.680      ;
; 2.086 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[8]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.276      ; 3.680      ;
; 2.086 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[8]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.276      ; 3.680      ;
; 2.086 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[9]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.276      ; 3.680      ;
; 2.086 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[8]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.276      ; 3.680      ;
; 2.096 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a7~portb_address_reg0    ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.590      ; 4.046      ;
; 2.106 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[0]                              ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.581      ; 4.004      ;
; 2.106 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[1]                              ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.581      ; 4.004      ;
; 2.106 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[3]                              ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.581      ; 4.004      ;
; 2.106 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[15]                             ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.581      ; 4.004      ;
; 2.109 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[2]                              ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.585      ; 4.011      ;
; 2.109 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[4]                              ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.585      ; 4.011      ;
; 2.109 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[5]                              ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.585      ; 4.011      ;
; 2.109 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[6]                              ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.585      ; 4.011      ;
; 2.128 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[11]                             ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.585      ; 4.030      ;
; 2.128 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[12]                             ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.585      ; 4.030      ;
; 2.128 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[13]                             ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.585      ; 4.030      ;
; 2.128 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[14]                             ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.585      ; 4.030      ;
; 2.131 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[0]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.271      ; 3.720      ;
; 2.131 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[11]                                                  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.271      ; 3.720      ;
; 2.131 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[1]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.271      ; 3.720      ;
; 2.142 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[7]                              ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.585      ; 4.044      ;
; 2.142 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[8]                              ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.585      ; 4.044      ;
; 2.142 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[9]                              ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.585      ; 4.044      ;
; 2.142 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[10]                             ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.585      ; 4.044      ;
; 2.165 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[1]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.269      ; 3.752      ;
; 2.165 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a4                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.269      ; 3.752      ;
; 2.165 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[4]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.269      ; 3.752      ;
; 2.165 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[3]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.269      ; 3.752      ;
; 2.165 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a5                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.269      ; 3.752      ;
; 2.168 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a6                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.276      ; 3.762      ;
; 2.168 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a7                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.276      ; 3.762      ;
; 2.168 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.276      ; 3.762      ;
; 2.168 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.276      ; 3.762      ;
; 2.168 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10                      ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.276      ; 3.762      ;
; 2.168 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[2]                  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.276      ; 3.762      ;
; 2.168 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[10]                                                  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.276      ; 3.762      ;
; 2.168 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11                      ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.276      ; 3.762      ;
; 2.178 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[3]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.270      ; 3.766      ;
; 2.193 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~portb_address_reg0    ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.586      ; 4.139      ;
+-------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'u_clok_pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                      ;
+-------+----------------------------------+--------------------------------------------------+--------------+--------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                        ; To Node                                          ; Launch Clock ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------+--------------------------------------------------+--------------+--------------------------------------------------------+--------------+------------+------------+
; 2.630 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[8]  ; CLOCK_50     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.006       ; -0.796     ; 2.130      ;
; 2.630 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[7]  ; CLOCK_50     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.006       ; -0.796     ; 2.130      ;
; 2.630 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[6]  ; CLOCK_50     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.006       ; -0.796     ; 2.130      ;
; 2.630 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[5]  ; CLOCK_50     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.006       ; -0.796     ; 2.130      ;
; 2.630 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[4]  ; CLOCK_50     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.006       ; -0.796     ; 2.130      ;
; 2.630 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[3]  ; CLOCK_50     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.006       ; -0.796     ; 2.130      ;
; 2.630 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[2]  ; CLOCK_50     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.006       ; -0.796     ; 2.130      ;
; 2.630 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[1]  ; CLOCK_50     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.006       ; -0.796     ; 2.130      ;
; 2.630 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[0]  ; CLOCK_50     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.006       ; -0.796     ; 2.130      ;
; 2.725 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|clock_20k         ; CLOCK_50     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.006       ; -1.296     ; 1.725      ;
; 3.126 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[15] ; CLOCK_50     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.006       ; -1.292     ; 2.130      ;
; 3.126 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[14] ; CLOCK_50     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.006       ; -1.292     ; 2.130      ;
; 3.126 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[13] ; CLOCK_50     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.006       ; -1.292     ; 2.130      ;
; 3.126 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[12] ; CLOCK_50     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.006       ; -1.292     ; 2.130      ;
; 3.126 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[11] ; CLOCK_50     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.006       ; -1.292     ; 2.130      ;
; 3.126 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[10] ; CLOCK_50     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.006       ; -1.292     ; 2.130      ;
; 3.126 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[9]  ; CLOCK_50     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.006       ; -1.292     ; 2.130      ;
; 3.168 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|clock_20k         ; CLOCK_50     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.006       ; -1.294     ; 2.170      ;
+-------+----------------------------------+--------------------------------------------------+--------------+--------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                        ;
+-------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                                                                                                                                                                         ; Launch Clock                                                                 ; Latch Clock                                                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+------------+------------+
; 2.863 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[5]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.588      ; 3.663      ;
; 2.905 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[3]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.546      ; 3.663      ;
; 2.905 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[1]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.546      ; 3.663      ;
; 2.905 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[10] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.546      ; 3.663      ;
; 2.905 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[4]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.546      ; 3.663      ;
; 2.905 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[8]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.546      ; 3.663      ;
; 2.905 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[3]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.546      ; 3.663      ;
; 2.996 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[5]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.588      ; 3.796      ;
; 3.025 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 3.315      ;
; 3.025 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 3.315      ;
; 3.025 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                      ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 3.315      ;
; 3.025 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 3.315      ;
; 3.025 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                      ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 3.315      ;
; 3.025 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[1]                 ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 3.315      ;
; 3.025 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[7]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 3.315      ;
; 3.025 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                                  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 3.315      ;
; 3.025 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[10]                                                  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 3.315      ;
; 3.025 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[9]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 3.315      ;
; 3.025 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[8]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 3.315      ;
; 3.025 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:ws_bwp|dffe12a[7]                                ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 3.315      ;
; 3.038 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[3]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.546      ; 3.796      ;
; 3.038 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[1]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.546      ; 3.796      ;
; 3.038 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[10] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.546      ; 3.796      ;
; 3.038 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[4]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.546      ; 3.796      ;
; 3.038 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[8]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.546      ; 3.796      ;
; 3.038 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[3]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.546      ; 3.796      ;
; 3.064 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[1]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 3.355      ;
; 3.064 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 3.355      ;
; 3.064 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity9                          ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 3.355      ;
; 3.064 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[2]                 ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 3.355      ;
; 3.064 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 3.355      ;
; 3.064 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 3.355      ;
; 3.064 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 3.355      ;
; 3.064 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 3.355      ;
; 3.064 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 3.355      ;
; 3.064 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[0]                 ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 3.355      ;
; 3.064 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[0]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 3.355      ;
; 3.064 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 3.355      ;
; 3.064 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[2]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 3.355      ;
; 3.064 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[7]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 3.355      ;
; 3.111 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[11] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.581      ; 3.904      ;
; 3.158 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 3.448      ;
; 3.158 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 3.448      ;
; 3.158 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                      ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 3.448      ;
; 3.158 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 3.448      ;
; 3.158 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                      ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 3.448      ;
; 3.158 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[1]                 ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 3.448      ;
; 3.158 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[7]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 3.448      ;
; 3.158 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                                  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 3.448      ;
; 3.158 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[10]                                                  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 3.448      ;
; 3.158 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[9]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 3.448      ;
; 3.158 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[8]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 3.448      ;
; 3.158 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:ws_bwp|dffe12a[7]                                ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 3.448      ;
; 3.197 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[1]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 3.488      ;
; 3.197 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 3.488      ;
; 3.197 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity9                          ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 3.488      ;
; 3.197 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[2]                 ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 3.488      ;
; 3.197 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 3.488      ;
; 3.197 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 3.488      ;
; 3.197 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 3.488      ;
; 3.197 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 3.488      ;
; 3.197 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 3.488      ;
; 3.197 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[0]                 ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 3.488      ;
; 3.197 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[0]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 3.488      ;
; 3.197 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 3.488      ;
; 3.197 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[2]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 3.488      ;
; 3.197 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[7]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 3.488      ;
; 3.244 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[11] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.581      ; 4.037      ;
; 3.315 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[8]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 3.614      ;
; 3.315 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:ws_bwp|dffe12a[9]                                ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 3.614      ;
; 3.315 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[9]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 3.614      ;
; 3.315 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[5]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 3.614      ;
; 3.315 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:ws_bwp|dffe12a[10]                               ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 3.614      ;
; 3.315 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[11]                                          ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 3.614      ;
; 3.327 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[3]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 3.619      ;
; 3.327 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[2]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 3.619      ;
; 3.327 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[4]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 3.619      ;
; 3.327 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[10]                                          ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 3.619      ;
; 3.327 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[6]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 3.619      ;
; 3.327 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[0]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 3.619      ;
; 3.327 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[1]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 3.619      ;
; 3.403 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[5]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.588      ; 4.203      ;
; 3.403 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[7]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.588      ; 4.203      ;
; 3.403 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[9]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.588      ; 4.203      ;
; 3.448 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[8]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 3.747      ;
; 3.448 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:ws_bwp|dffe12a[9]                                ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 3.747      ;
; 3.448 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[9]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 3.747      ;
; 3.448 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[5]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 3.747      ;
; 3.448 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:ws_bwp|dffe12a[10]                               ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 3.747      ;
; 3.448 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[11]                                          ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 3.747      ;
; 3.460 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[3]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 3.752      ;
; 3.460 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[2]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 3.752      ;
; 3.460 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[4]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 3.752      ;
; 3.460 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[10]                                          ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 3.752      ;
; 3.460 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[6]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 3.752      ;
; 3.460 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[0]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 3.752      ;
; 3.460 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[1]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 3.752      ;
; 3.536 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[5]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.588      ; 4.336      ;
; 3.536 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[7]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.588      ; 4.336      ;
; 3.536 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[9]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.588      ; 4.336      ;
+-------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                                            ;
+------------+-----------------+------------------------------------------------------------------------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                                   ; Note                                           ;
+------------+-----------------+------------------------------------------------------------------------------+------------------------------------------------+
; 119.2 MHz  ; 119.2 MHz       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;                                                ;
; 137.44 MHz ; 137.44 MHz      ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0]                       ;                                                ;
; 147.89 MHz ; 147.89 MHz      ; CLOCK_50                                                                     ;                                                ;
; 188.89 MHz ; 188.89 MHz      ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1]                       ;                                                ;
; 205.38 MHz ; 205.38 MHz      ; cmos2_reg_config:cmos_config_2|clock_20k                                     ;                                                ;
; 214.78 MHz ; 214.78 MHz      ; cmos2_reg_config:cmos_config_1|clock_20k                                     ;                                                ;
; 226.24 MHz ; 226.24 MHz      ; CMOS2_PCLK                                                                   ;                                                ;
; 254.0 MHz  ; 238.04 MHz      ; CMOS1_PCLK                                                                   ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+------------------------------------------------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                                    ;
+------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                        ; Slack  ; End Point TNS ;
+------------------------------------------------------------------------------+--------+---------------+
; cmos2_reg_config:cmos_config_2|clock_20k                                     ; -3.869 ; -127.529      ;
; cmos2_reg_config:cmos_config_1|clock_20k                                     ; -3.656 ; -130.218      ;
; CMOS2_PCLK                                                                   ; -3.420 ; -170.084      ;
; CMOS1_PCLK                                                                   ; -2.937 ; -154.270      ;
; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; -1.927 ; -1.927        ;
; u_clok_pll|altpll_component|auto_generated|pll1|clk[1]                       ; 0.319  ; 0.000         ;
; CLOCK_50                                                                     ; 13.238 ; 0.000         ;
; u_clok_pll|altpll_component|auto_generated|pll1|clk[0]                       ; 32.440 ; 0.000         ;
+------------------------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                                     ;
+------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                        ; Slack  ; End Point TNS ;
+------------------------------------------------------------------------------+--------+---------------+
; u_clok_pll|altpll_component|auto_generated|pll1|clk[1]                       ; -1.044 ; -2.088        ;
; CMOS2_PCLK                                                                   ; 0.312  ; 0.000         ;
; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.381  ; 0.000         ;
; u_clok_pll|altpll_component|auto_generated|pll1|clk[0]                       ; 0.400  ; 0.000         ;
; cmos2_reg_config:cmos_config_1|clock_20k                                     ; 0.401  ; 0.000         ;
; cmos2_reg_config:cmos_config_2|clock_20k                                     ; 0.401  ; 0.000         ;
; CLOCK_50                                                                     ; 0.402  ; 0.000         ;
; CMOS1_PCLK                                                                   ; 0.430  ; 0.000         ;
+------------------------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                                                 ;
+------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                        ; Slack  ; End Point TNS ;
+------------------------------------------------------------------------------+--------+---------------+
; u_clok_pll|altpll_component|auto_generated|pll1|clk[0]                       ; -4.357 ; -768.322      ;
; u_clok_pll|altpll_component|auto_generated|pll1|clk[1]                       ; -3.296 ; -54.035       ;
; CMOS1_PCLK                                                                   ; -2.844 ; -184.717      ;
; CMOS2_PCLK                                                                   ; -2.622 ; -191.240      ;
; cmos2_reg_config:cmos_config_2|clock_20k                                     ; -0.849 ; -13.872       ;
; cmos2_reg_config:cmos_config_1|clock_20k                                     ; -0.770 ; -11.422       ;
; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 4.539  ; 0.000         ;
+------------------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                                                 ;
+------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                        ; Slack ; End Point TNS ;
+------------------------------------------------------------------------------+-------+---------------+
; cmos2_reg_config:cmos_config_1|clock_20k                                     ; 0.707 ; 0.000         ;
; cmos2_reg_config:cmos_config_2|clock_20k                                     ; 0.856 ; 0.000         ;
; CMOS1_PCLK                                                                   ; 1.210 ; 0.000         ;
; CMOS2_PCLK                                                                   ; 1.320 ; 0.000         ;
; u_clok_pll|altpll_component|auto_generated|pll1|clk[0]                       ; 1.871 ; 0.000         ;
; u_clok_pll|altpll_component|auto_generated|pll1|clk[1]                       ; 2.315 ; 0.000         ;
; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 2.603 ; 0.000         ;
+------------------------------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                                      ;
+------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                        ; Slack  ; End Point TNS ;
+------------------------------------------------------------------------------+--------+---------------+
; CMOS2_PCLK                                                                   ; -3.201 ; -185.739      ;
; CMOS1_PCLK                                                                   ; -3.201 ; -185.104      ;
; cmos2_reg_config:cmos_config_1|clock_20k                                     ; -1.487 ; -68.402       ;
; cmos2_reg_config:cmos_config_2|clock_20k                                     ; -1.487 ; -68.402       ;
; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 4.666  ; 0.000         ;
; CLOCK_50                                                                     ; 9.773  ; 0.000         ;
; u_clok_pll|altpll_component|auto_generated|pll1|clk[0]                       ; 19.533 ; 0.000         ;
; u_clok_pll|altpll_component|auto_generated|pll1|clk[1]                       ; 20.525 ; 0.000         ;
+------------------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'cmos2_reg_config:cmos_config_2|clock_20k'                                                                                                                                                            ;
+--------+---------------------------------------------+---------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                   ; To Node                                     ; Launch Clock                             ; Latch Clock                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------+---------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; -3.869 ; cmos2_reg_config:cmos_config_2|reg_index[1] ; cmos2_reg_config:cmos_config_2|i2c_data[10] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.072     ; 4.799      ;
; -3.869 ; cmos2_reg_config:cmos_config_2|reg_index[1] ; cmos2_reg_config:cmos_config_2|i2c_data[9]  ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.072     ; 4.799      ;
; -3.826 ; cmos2_reg_config:cmos_config_2|reg_index[1] ; cmos2_reg_config:cmos_config_2|i2c_data[5]  ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.073     ; 4.755      ;
; -3.805 ; cmos2_reg_config:cmos_config_2|reg_index[1] ; cmos2_reg_config:cmos_config_2|i2c_data[1]  ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.071     ; 4.736      ;
; -3.782 ; cmos2_reg_config:cmos_config_2|reg_index[2] ; cmos2_reg_config:cmos_config_2|i2c_data[10] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.072     ; 4.712      ;
; -3.782 ; cmos2_reg_config:cmos_config_2|reg_index[2] ; cmos2_reg_config:cmos_config_2|i2c_data[9]  ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.072     ; 4.712      ;
; -3.739 ; cmos2_reg_config:cmos_config_2|reg_index[2] ; cmos2_reg_config:cmos_config_2|i2c_data[5]  ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.073     ; 4.668      ;
; -3.735 ; cmos2_reg_config:cmos_config_2|reg_index[1] ; cmos2_reg_config:cmos_config_2|i2c_data[6]  ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.076     ; 4.661      ;
; -3.725 ; cmos2_reg_config:cmos_config_2|reg_index[1] ; cmos2_reg_config:cmos_config_2|i2c_data[22] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.073     ; 4.654      ;
; -3.725 ; cmos2_reg_config:cmos_config_2|reg_index[1] ; cmos2_reg_config:cmos_config_2|i2c_data[20] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.073     ; 4.654      ;
; -3.725 ; cmos2_reg_config:cmos_config_2|reg_index[1] ; cmos2_reg_config:cmos_config_2|i2c_data[21] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.073     ; 4.654      ;
; -3.718 ; cmos2_reg_config:cmos_config_2|reg_index[2] ; cmos2_reg_config:cmos_config_2|i2c_data[1]  ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.071     ; 4.649      ;
; -3.695 ; cmos2_reg_config:cmos_config_2|reg_index[1] ; cmos2_reg_config:cmos_config_2|i2c_data[4]  ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.077     ; 4.620      ;
; -3.648 ; cmos2_reg_config:cmos_config_2|reg_index[2] ; cmos2_reg_config:cmos_config_2|i2c_data[6]  ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.076     ; 4.574      ;
; -3.638 ; cmos2_reg_config:cmos_config_2|reg_index[2] ; cmos2_reg_config:cmos_config_2|i2c_data[22] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.073     ; 4.567      ;
; -3.638 ; cmos2_reg_config:cmos_config_2|reg_index[2] ; cmos2_reg_config:cmos_config_2|i2c_data[20] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.073     ; 4.567      ;
; -3.638 ; cmos2_reg_config:cmos_config_2|reg_index[2] ; cmos2_reg_config:cmos_config_2|i2c_data[21] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.073     ; 4.567      ;
; -3.632 ; cmos2_reg_config:cmos_config_2|reg_index[0] ; cmos2_reg_config:cmos_config_2|i2c_data[10] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.072     ; 4.562      ;
; -3.632 ; cmos2_reg_config:cmos_config_2|reg_index[0] ; cmos2_reg_config:cmos_config_2|i2c_data[9]  ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.072     ; 4.562      ;
; -3.610 ; cmos2_reg_config:cmos_config_2|reg_index[6] ; cmos2_reg_config:cmos_config_2|i2c_data[10] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.072     ; 4.540      ;
; -3.610 ; cmos2_reg_config:cmos_config_2|reg_index[6] ; cmos2_reg_config:cmos_config_2|i2c_data[9]  ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.072     ; 4.540      ;
; -3.608 ; cmos2_reg_config:cmos_config_2|reg_index[2] ; cmos2_reg_config:cmos_config_2|i2c_data[4]  ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.077     ; 4.533      ;
; -3.595 ; cmos2_reg_config:cmos_config_2|reg_index[5] ; cmos2_reg_config:cmos_config_2|i2c_data[10] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.072     ; 4.525      ;
; -3.595 ; cmos2_reg_config:cmos_config_2|reg_index[5] ; cmos2_reg_config:cmos_config_2|i2c_data[9]  ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.072     ; 4.525      ;
; -3.592 ; cmos2_reg_config:cmos_config_2|reg_index[8] ; cmos2_reg_config:cmos_config_2|i2c_data[10] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.072     ; 4.522      ;
; -3.592 ; cmos2_reg_config:cmos_config_2|reg_index[8] ; cmos2_reg_config:cmos_config_2|i2c_data[9]  ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.072     ; 4.522      ;
; -3.589 ; cmos2_reg_config:cmos_config_2|reg_index[0] ; cmos2_reg_config:cmos_config_2|i2c_data[5]  ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.073     ; 4.518      ;
; -3.579 ; cmos2_reg_config:cmos_config_2|reg_index[1] ; cmos2_reg_config:cmos_config_2|i2c_data[16] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.073     ; 4.508      ;
; -3.579 ; cmos2_reg_config:cmos_config_2|reg_index[1] ; cmos2_reg_config:cmos_config_2|i2c_data[17] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.073     ; 4.508      ;
; -3.568 ; cmos2_reg_config:cmos_config_2|reg_index[0] ; cmos2_reg_config:cmos_config_2|i2c_data[1]  ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.071     ; 4.499      ;
; -3.567 ; cmos2_reg_config:cmos_config_2|reg_index[6] ; cmos2_reg_config:cmos_config_2|i2c_data[5]  ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.073     ; 4.496      ;
; -3.553 ; cmos2_reg_config:cmos_config_2|reg_index[3] ; cmos2_reg_config:cmos_config_2|i2c_data[10] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.072     ; 4.483      ;
; -3.553 ; cmos2_reg_config:cmos_config_2|reg_index[3] ; cmos2_reg_config:cmos_config_2|i2c_data[9]  ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.072     ; 4.483      ;
; -3.552 ; cmos2_reg_config:cmos_config_2|reg_index[5] ; cmos2_reg_config:cmos_config_2|i2c_data[5]  ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.073     ; 4.481      ;
; -3.552 ; cmos2_reg_config:cmos_config_2|reg_index[7] ; cmos2_reg_config:cmos_config_2|i2c_data[10] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.072     ; 4.482      ;
; -3.552 ; cmos2_reg_config:cmos_config_2|reg_index[7] ; cmos2_reg_config:cmos_config_2|i2c_data[9]  ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.072     ; 4.482      ;
; -3.549 ; cmos2_reg_config:cmos_config_2|reg_index[8] ; cmos2_reg_config:cmos_config_2|i2c_data[5]  ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.073     ; 4.478      ;
; -3.546 ; cmos2_reg_config:cmos_config_2|reg_index[6] ; cmos2_reg_config:cmos_config_2|i2c_data[1]  ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.071     ; 4.477      ;
; -3.540 ; cmos2_reg_config:cmos_config_2|reg_index[1] ; cmos2_reg_config:cmos_config_2|i2c_data[7]  ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.074     ; 4.468      ;
; -3.531 ; cmos2_reg_config:cmos_config_2|reg_index[5] ; cmos2_reg_config:cmos_config_2|i2c_data[1]  ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.071     ; 4.462      ;
; -3.528 ; cmos2_reg_config:cmos_config_2|reg_index[8] ; cmos2_reg_config:cmos_config_2|i2c_data[1]  ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.071     ; 4.459      ;
; -3.510 ; cmos2_reg_config:cmos_config_2|reg_index[3] ; cmos2_reg_config:cmos_config_2|i2c_data[5]  ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.073     ; 4.439      ;
; -3.509 ; cmos2_reg_config:cmos_config_2|reg_index[7] ; cmos2_reg_config:cmos_config_2|i2c_data[5]  ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.073     ; 4.438      ;
; -3.505 ; cmos2_reg_config:cmos_config_2|reg_index[1] ; cmos2_reg_config:cmos_config_2|i2c_data[8]  ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.077     ; 4.430      ;
; -3.505 ; cmos2_reg_config:cmos_config_2|reg_index[1] ; cmos2_reg_config:cmos_config_2|i2c_data[2]  ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.077     ; 4.430      ;
; -3.498 ; cmos2_reg_config:cmos_config_2|reg_index[0] ; cmos2_reg_config:cmos_config_2|i2c_data[6]  ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.076     ; 4.424      ;
; -3.493 ; cmos2_reg_config:cmos_config_2|reg_index[2] ; cmos2_reg_config:cmos_config_2|i2c_data[12] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.077     ; 4.418      ;
; -3.492 ; cmos2_reg_config:cmos_config_2|reg_index[2] ; cmos2_reg_config:cmos_config_2|i2c_data[16] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.073     ; 4.421      ;
; -3.492 ; cmos2_reg_config:cmos_config_2|reg_index[2] ; cmos2_reg_config:cmos_config_2|i2c_data[17] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.073     ; 4.421      ;
; -3.489 ; cmos2_reg_config:cmos_config_2|reg_index[3] ; cmos2_reg_config:cmos_config_2|i2c_data[1]  ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.071     ; 4.420      ;
; -3.488 ; cmos2_reg_config:cmos_config_2|reg_index[0] ; cmos2_reg_config:cmos_config_2|i2c_data[22] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.073     ; 4.417      ;
; -3.488 ; cmos2_reg_config:cmos_config_2|reg_index[0] ; cmos2_reg_config:cmos_config_2|i2c_data[20] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.073     ; 4.417      ;
; -3.488 ; cmos2_reg_config:cmos_config_2|reg_index[0] ; cmos2_reg_config:cmos_config_2|i2c_data[21] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.073     ; 4.417      ;
; -3.488 ; cmos2_reg_config:cmos_config_2|reg_index[7] ; cmos2_reg_config:cmos_config_2|i2c_data[1]  ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.071     ; 4.419      ;
; -3.476 ; cmos2_reg_config:cmos_config_2|reg_index[6] ; cmos2_reg_config:cmos_config_2|i2c_data[6]  ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.076     ; 4.402      ;
; -3.472 ; cmos2_reg_config:cmos_config_2|reg_index[1] ; cmos2_reg_config:cmos_config_2|i2c_data[18] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.074     ; 4.400      ;
; -3.466 ; cmos2_reg_config:cmos_config_2|reg_index[6] ; cmos2_reg_config:cmos_config_2|i2c_data[22] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.073     ; 4.395      ;
; -3.466 ; cmos2_reg_config:cmos_config_2|reg_index[6] ; cmos2_reg_config:cmos_config_2|i2c_data[20] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.073     ; 4.395      ;
; -3.466 ; cmos2_reg_config:cmos_config_2|reg_index[6] ; cmos2_reg_config:cmos_config_2|i2c_data[21] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.073     ; 4.395      ;
; -3.464 ; cmos2_reg_config:cmos_config_2|reg_index[1] ; cmos2_reg_config:cmos_config_2|i2c_data[19] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.074     ; 4.392      ;
; -3.464 ; cmos2_reg_config:cmos_config_2|reg_index[1] ; cmos2_reg_config:cmos_config_2|i2c_data[11] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.074     ; 4.392      ;
; -3.464 ; cmos2_reg_config:cmos_config_2|reg_index[1] ; cmos2_reg_config:cmos_config_2|i2c_data[0]  ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.074     ; 4.392      ;
; -3.464 ; cmos2_reg_config:cmos_config_2|reg_index[1] ; cmos2_reg_config:cmos_config_2|i2c_data[15] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.074     ; 4.392      ;
; -3.461 ; cmos2_reg_config:cmos_config_2|reg_index[5] ; cmos2_reg_config:cmos_config_2|i2c_data[6]  ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.076     ; 4.387      ;
; -3.458 ; cmos2_reg_config:cmos_config_2|reg_index[8] ; cmos2_reg_config:cmos_config_2|i2c_data[6]  ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.076     ; 4.384      ;
; -3.458 ; cmos2_reg_config:cmos_config_2|reg_index[0] ; cmos2_reg_config:cmos_config_2|i2c_data[4]  ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.077     ; 4.383      ;
; -3.453 ; cmos2_reg_config:cmos_config_2|reg_index[2] ; cmos2_reg_config:cmos_config_2|i2c_data[7]  ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.074     ; 4.381      ;
; -3.451 ; cmos2_reg_config:cmos_config_2|reg_index[5] ; cmos2_reg_config:cmos_config_2|i2c_data[22] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.073     ; 4.380      ;
; -3.451 ; cmos2_reg_config:cmos_config_2|reg_index[5] ; cmos2_reg_config:cmos_config_2|i2c_data[20] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.073     ; 4.380      ;
; -3.451 ; cmos2_reg_config:cmos_config_2|reg_index[5] ; cmos2_reg_config:cmos_config_2|i2c_data[21] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.073     ; 4.380      ;
; -3.448 ; cmos2_reg_config:cmos_config_2|reg_index[8] ; cmos2_reg_config:cmos_config_2|i2c_data[22] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.073     ; 4.377      ;
; -3.448 ; cmos2_reg_config:cmos_config_2|reg_index[8] ; cmos2_reg_config:cmos_config_2|i2c_data[20] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.073     ; 4.377      ;
; -3.448 ; cmos2_reg_config:cmos_config_2|reg_index[8] ; cmos2_reg_config:cmos_config_2|i2c_data[21] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.073     ; 4.377      ;
; -3.446 ; cmos2_reg_config:cmos_config_2|reg_index[3] ; cmos2_reg_config:cmos_config_2|i2c_data[12] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.077     ; 4.371      ;
; -3.436 ; cmos2_reg_config:cmos_config_2|reg_index[6] ; cmos2_reg_config:cmos_config_2|i2c_data[4]  ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.077     ; 4.361      ;
; -3.423 ; cmos2_reg_config:cmos_config_2|reg_index[1] ; cmos2_reg_config:cmos_config_2|i2c_data[12] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.077     ; 4.348      ;
; -3.421 ; cmos2_reg_config:cmos_config_2|reg_index[5] ; cmos2_reg_config:cmos_config_2|i2c_data[4]  ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.077     ; 4.346      ;
; -3.419 ; cmos2_reg_config:cmos_config_2|reg_index[3] ; cmos2_reg_config:cmos_config_2|i2c_data[6]  ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.076     ; 4.345      ;
; -3.418 ; cmos2_reg_config:cmos_config_2|reg_index[8] ; cmos2_reg_config:cmos_config_2|i2c_data[4]  ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.077     ; 4.343      ;
; -3.418 ; cmos2_reg_config:cmos_config_2|reg_index[2] ; cmos2_reg_config:cmos_config_2|i2c_data[8]  ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.077     ; 4.343      ;
; -3.418 ; cmos2_reg_config:cmos_config_2|reg_index[2] ; cmos2_reg_config:cmos_config_2|i2c_data[2]  ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.077     ; 4.343      ;
; -3.418 ; cmos2_reg_config:cmos_config_2|reg_index[7] ; cmos2_reg_config:cmos_config_2|i2c_data[6]  ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.076     ; 4.344      ;
; -3.409 ; cmos2_reg_config:cmos_config_2|reg_index[3] ; cmos2_reg_config:cmos_config_2|i2c_data[22] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.073     ; 4.338      ;
; -3.409 ; cmos2_reg_config:cmos_config_2|reg_index[3] ; cmos2_reg_config:cmos_config_2|i2c_data[20] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.073     ; 4.338      ;
; -3.409 ; cmos2_reg_config:cmos_config_2|reg_index[3] ; cmos2_reg_config:cmos_config_2|i2c_data[21] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.073     ; 4.338      ;
; -3.408 ; cmos2_reg_config:cmos_config_2|reg_index[7] ; cmos2_reg_config:cmos_config_2|i2c_data[22] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.073     ; 4.337      ;
; -3.408 ; cmos2_reg_config:cmos_config_2|reg_index[7] ; cmos2_reg_config:cmos_config_2|i2c_data[20] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.073     ; 4.337      ;
; -3.408 ; cmos2_reg_config:cmos_config_2|reg_index[7] ; cmos2_reg_config:cmos_config_2|i2c_data[21] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.073     ; 4.337      ;
; -3.385 ; cmos2_reg_config:cmos_config_2|reg_index[2] ; cmos2_reg_config:cmos_config_2|i2c_data[18] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.074     ; 4.313      ;
; -3.379 ; cmos2_reg_config:cmos_config_2|reg_index[3] ; cmos2_reg_config:cmos_config_2|i2c_data[4]  ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.077     ; 4.304      ;
; -3.378 ; cmos2_reg_config:cmos_config_2|reg_index[5] ; cmos2_reg_config:cmos_config_2|i2c_data[17] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.073     ; 4.307      ;
; -3.378 ; cmos2_reg_config:cmos_config_2|reg_index[7] ; cmos2_reg_config:cmos_config_2|i2c_data[4]  ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.077     ; 4.303      ;
; -3.377 ; cmos2_reg_config:cmos_config_2|reg_index[2] ; cmos2_reg_config:cmos_config_2|i2c_data[19] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.074     ; 4.305      ;
; -3.377 ; cmos2_reg_config:cmos_config_2|reg_index[2] ; cmos2_reg_config:cmos_config_2|i2c_data[11] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.074     ; 4.305      ;
; -3.377 ; cmos2_reg_config:cmos_config_2|reg_index[2] ; cmos2_reg_config:cmos_config_2|i2c_data[0]  ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.074     ; 4.305      ;
; -3.377 ; cmos2_reg_config:cmos_config_2|reg_index[2] ; cmos2_reg_config:cmos_config_2|i2c_data[15] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.074     ; 4.305      ;
; -3.342 ; cmos2_reg_config:cmos_config_2|reg_index[0] ; cmos2_reg_config:cmos_config_2|i2c_data[16] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.073     ; 4.271      ;
; -3.342 ; cmos2_reg_config:cmos_config_2|reg_index[0] ; cmos2_reg_config:cmos_config_2|i2c_data[17] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.073     ; 4.271      ;
; -3.341 ; cmos2_reg_config:cmos_config_2|reg_index[0] ; cmos2_reg_config:cmos_config_2|i2c_data[3]  ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.076     ; 4.267      ;
; -3.320 ; cmos2_reg_config:cmos_config_2|reg_index[6] ; cmos2_reg_config:cmos_config_2|i2c_data[16] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.073     ; 4.249      ;
+--------+---------------------------------------------+---------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'cmos2_reg_config:cmos_config_1|clock_20k'                                                                                                                                                                              ;
+--------+--------------------------------------------------------+----------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                              ; To Node                                            ; Launch Clock                             ; Latch Clock                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------+----------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; -3.656 ; cmos2_reg_config:cmos_config_1|reg_index[5]            ; cmos2_reg_config:cmos_config_1|i2c_data[7]         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.072     ; 4.586      ;
; -3.626 ; cmos2_reg_config:cmos_config_1|reg_index[2]            ; cmos2_reg_config:cmos_config_1|i2c_data[7]         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.072     ; 4.556      ;
; -3.551 ; cmos2_reg_config:cmos_config_1|reg_index[0]            ; cmos2_reg_config:cmos_config_1|i2c_data[10]        ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.071     ; 4.482      ;
; -3.531 ; cmos2_reg_config:cmos_config_1|reg_index[1]            ; cmos2_reg_config:cmos_config_1|i2c_data[11]        ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.071     ; 4.462      ;
; -3.509 ; cmos2_reg_config:cmos_config_1|reg_index[6]            ; cmos2_reg_config:cmos_config_1|i2c_data[11]        ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.071     ; 4.440      ;
; -3.506 ; cmos2_reg_config:cmos_config_1|reg_index[5]            ; cmos2_reg_config:cmos_config_1|i2c_data[10]        ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.072     ; 4.436      ;
; -3.501 ; cmos2_reg_config:cmos_config_1|reg_index[0]            ; cmos2_reg_config:cmos_config_1|i2c_data[7]         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.071     ; 4.432      ;
; -3.499 ; cmos2_reg_config:cmos_config_1|reg_index[0]            ; cmos2_reg_config:cmos_config_1|i2c_data[11]        ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.070     ; 4.431      ;
; -3.490 ; cmos2_reg_config:cmos_config_1|reg_index[1]            ; cmos2_reg_config:cmos_config_1|i2c_data[12]        ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.071     ; 4.421      ;
; -3.487 ; cmos2_reg_config:cmos_config_1|reg_index[1]            ; cmos2_reg_config:cmos_config_1|i2c_data[2]         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.071     ; 4.418      ;
; -3.487 ; cmos2_reg_config:cmos_config_1|reg_index[2]            ; cmos2_reg_config:cmos_config_1|i2c_data[12]        ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.071     ; 4.418      ;
; -3.468 ; cmos2_reg_config:cmos_config_1|reg_index[5]            ; cmos2_reg_config:cmos_config_1|i2c_data[11]        ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.071     ; 4.399      ;
; -3.465 ; cmos2_reg_config:cmos_config_1|reg_index[1]            ; cmos2_reg_config:cmos_config_1|i2c_data[7]         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.072     ; 4.395      ;
; -3.461 ; cmos2_reg_config:cmos_config_1|reg_index[1]            ; cmos2_reg_config:cmos_config_1|i2c_data[8]         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.079     ; 4.384      ;
; -3.431 ; cmos2_reg_config:cmos_config_1|reg_index[6]            ; cmos2_reg_config:cmos_config_1|i2c_data[8]         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.079     ; 4.354      ;
; -3.411 ; cmos2_reg_config:cmos_config_1|reg_index[0]            ; cmos2_reg_config:cmos_config_1|i2c_data[8]         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.078     ; 4.335      ;
; -3.407 ; cmos2_reg_config:cmos_config_1|reg_index[0]            ; cmos2_reg_config:cmos_config_1|i2c_data[4]         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.070     ; 4.339      ;
; -3.393 ; cmos2_reg_config:cmos_config_1|reg_index[7]            ; cmos2_reg_config:cmos_config_1|i2c_data[8]         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.079     ; 4.316      ;
; -3.379 ; cmos2_reg_config:cmos_config_1|reg_index[7]            ; cmos2_reg_config:cmos_config_1|i2c_data[6]         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.072     ; 4.309      ;
; -3.377 ; cmos2_reg_config:cmos_config_1|reg_index[0]            ; cmos2_reg_config:cmos_config_1|i2c_data[12]        ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.070     ; 4.309      ;
; -3.367 ; cmos2_reg_config:cmos_config_1|reg_index[3]            ; cmos2_reg_config:cmos_config_1|i2c_data[5]         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.073     ; 4.296      ;
; -3.364 ; cmos2_reg_config:cmos_config_1|reg_index[0]            ; cmos2_reg_config:cmos_config_1|i2c_data[5]         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.072     ; 4.294      ;
; -3.353 ; cmos2_reg_config:cmos_config_1|reg_index[2]            ; cmos2_reg_config:cmos_config_1|i2c_data[11]        ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.071     ; 4.284      ;
; -3.351 ; cmos2_reg_config:cmos_config_1|reg_index[2]            ; cmos2_reg_config:cmos_config_1|i2c_data[1]         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.073     ; 4.280      ;
; -3.351 ; cmos2_reg_config:cmos_config_1|reg_index[5]            ; cmos2_reg_config:cmos_config_1|i2c_data[6]         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.072     ; 4.281      ;
; -3.349 ; cmos2_reg_config:cmos_config_1|reg_index[3]            ; cmos2_reg_config:cmos_config_1|i2c_data[7]         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.072     ; 4.279      ;
; -3.341 ; cmos2_reg_config:cmos_config_1|reg_index[7]            ; cmos2_reg_config:cmos_config_1|i2c_data[10]        ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.072     ; 4.271      ;
; -3.311 ; cmos2_reg_config:cmos_config_1|reg_index[4]            ; cmos2_reg_config:cmos_config_1|i2c_data[8]         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.079     ; 4.234      ;
; -3.284 ; cmos2_reg_config:cmos_config_1|reg_index[0]            ; cmos2_reg_config:cmos_config_1|i2c_data[2]         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.070     ; 4.216      ;
; -3.270 ; cmos2_reg_config:cmos_config_1|config_step.00          ; cmos2_reg_config:cmos_config_1|i2c_data[8]         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.080     ; 4.192      ;
; -3.266 ; cmos2_reg_config:cmos_config_1|reg_index[0]            ; cmos2_reg_config:cmos_config_1|i2c_data[6]         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.071     ; 4.197      ;
; -3.259 ; cmos2_reg_config:cmos_config_1|reg_index[1]            ; cmos2_reg_config:cmos_config_1|i2c_data[6]         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.072     ; 4.189      ;
; -3.255 ; cmos2_reg_config:cmos_config_1|reg_index[1]            ; cmos2_reg_config:cmos_config_1|i2c_data[1]         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.073     ; 4.184      ;
; -3.252 ; cmos2_reg_config:cmos_config_1|reg_index[5]            ; cmos2_reg_config:cmos_config_1|i2c_data[4]         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.071     ; 4.183      ;
; -3.246 ; cmos2_reg_config:cmos_config_1|reg_index[4]            ; cmos2_reg_config:cmos_config_1|i2c_data[7]         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.072     ; 4.176      ;
; -3.238 ; cmos2_reg_config:cmos_config_1|reg_index[2]            ; cmos2_reg_config:cmos_config_1|i2c_data[8]         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.079     ; 4.161      ;
; -3.238 ; cmos2_reg_config:cmos_config_1|reg_index[2]            ; cmos2_reg_config:cmos_config_1|i2c_data[4]         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.071     ; 4.169      ;
; -3.227 ; cmos2_reg_config:cmos_config_1|reg_index[1]            ; cmos2_reg_config:cmos_config_1|i2c_data[9]         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.078     ; 4.151      ;
; -3.227 ; cmos2_reg_config:cmos_config_1|reg_index[1]            ; cmos2_reg_config:cmos_config_1|i2c_data[5]         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.073     ; 4.156      ;
; -3.220 ; cmos2_reg_config:cmos_config_1|reg_index[1]            ; cmos2_reg_config:cmos_config_1|i2c_data[3]         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.073     ; 4.149      ;
; -3.216 ; cmos2_reg_config:cmos_config_1|reg_index[4]            ; cmos2_reg_config:cmos_config_1|i2c_data[9]         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.078     ; 4.140      ;
; -3.212 ; cmos2_reg_config:cmos_config_1|reg_index[2]            ; cmos2_reg_config:cmos_config_1|i2c_data[9]         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.078     ; 4.136      ;
; -3.199 ; cmos2_reg_config:cmos_config_1|reg_index[1]            ; cmos2_reg_config:cmos_config_1|i2c_data[10]        ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.072     ; 4.129      ;
; -3.198 ; cmos2_reg_config:cmos_config_1|i2c_data[4]             ; cmos2_reg_config:cmos_config_1|i2c_com:u1|reg_sdat ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.072     ; 4.128      ;
; -3.198 ; cmos2_reg_config:cmos_config_1|reg_index[0]            ; cmos2_reg_config:cmos_config_1|i2c_data[3]         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.072     ; 4.128      ;
; -3.197 ; cmos2_reg_config:cmos_config_1|reg_index[1]            ; cmos2_reg_config:cmos_config_1|i2c_data[17]        ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.072     ; 4.127      ;
; -3.197 ; cmos2_reg_config:cmos_config_1|reg_index[6]            ; cmos2_reg_config:cmos_config_1|i2c_data[9]         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.078     ; 4.121      ;
; -3.196 ; cmos2_reg_config:cmos_config_1|reg_index[5]            ; cmos2_reg_config:cmos_config_1|i2c_data[8]         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.079     ; 4.119      ;
; -3.190 ; cmos2_reg_config:cmos_config_1|reg_index[5]            ; cmos2_reg_config:cmos_config_1|i2c_data[2]         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.071     ; 4.121      ;
; -3.185 ; cmos2_reg_config:cmos_config_1|reg_index[7]            ; cmos2_reg_config:cmos_config_1|i2c_data[5]         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.073     ; 4.114      ;
; -3.183 ; cmos2_reg_config:cmos_config_1|reg_index[4]            ; cmos2_reg_config:cmos_config_1|i2c_data[6]         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.072     ; 4.113      ;
; -3.181 ; cmos2_reg_config:cmos_config_1|reg_index[1]            ; cmos2_reg_config:cmos_config_1|i2c_data[16]        ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.072     ; 4.111      ;
; -3.178 ; cmos2_reg_config:cmos_config_1|reg_index[2]            ; cmos2_reg_config:cmos_config_1|i2c_data[2]         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.071     ; 4.109      ;
; -3.177 ; cmos2_reg_config:cmos_config_1|reg_index[0]            ; cmos2_reg_config:cmos_config_1|i2c_data[9]         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.077     ; 4.102      ;
; -3.175 ; cmos2_reg_config:cmos_config_1|reg_index[4]            ; cmos2_reg_config:cmos_config_1|i2c_data[10]        ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.072     ; 4.105      ;
; -3.170 ; cmos2_reg_config:cmos_config_1|reg_index[4]            ; cmos2_reg_config:cmos_config_1|i2c_data[1]         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.073     ; 4.099      ;
; -3.168 ; cmos2_reg_config:cmos_config_1|reg_index[3]            ; cmos2_reg_config:cmos_config_1|i2c_data[8]         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.079     ; 4.091      ;
; -3.162 ; cmos2_reg_config:cmos_config_1|reg_index[8]            ; cmos2_reg_config:cmos_config_1|i2c_data[8]         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.079     ; 4.085      ;
; -3.159 ; cmos2_reg_config:cmos_config_1|reg_index[7]            ; cmos2_reg_config:cmos_config_1|i2c_data[9]         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.078     ; 4.083      ;
; -3.151 ; cmos2_reg_config:cmos_config_1|reg_index[6]            ; cmos2_reg_config:cmos_config_1|i2c_data[16]        ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.072     ; 4.081      ;
; -3.151 ; cmos2_reg_config:cmos_config_1|reg_index[6]            ; cmos2_reg_config:cmos_config_1|i2c_data[17]        ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.072     ; 4.081      ;
; -3.147 ; cmos2_reg_config:cmos_config_1|reg_index[6]            ; cmos2_reg_config:cmos_config_1|i2c_data[1]         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.073     ; 4.076      ;
; -3.147 ; cmos2_reg_config:cmos_config_1|reg_index[7]            ; cmos2_reg_config:cmos_config_1|i2c_data[3]         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.073     ; 4.076      ;
; -3.146 ; cmos2_reg_config:cmos_config_1|reg_index[5]            ; cmos2_reg_config:cmos_config_1|i2c_data[12]        ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.071     ; 4.077      ;
; -3.144 ; cmos2_reg_config:cmos_config_1|reg_index[7]            ; cmos2_reg_config:cmos_config_1|i2c_data[17]        ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.072     ; 4.074      ;
; -3.131 ; cmos2_reg_config:cmos_config_1|reg_index[0]            ; cmos2_reg_config:cmos_config_1|i2c_data[16]        ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.071     ; 4.062      ;
; -3.131 ; cmos2_reg_config:cmos_config_1|reg_index[0]            ; cmos2_reg_config:cmos_config_1|i2c_data[17]        ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.071     ; 4.062      ;
; -3.129 ; cmos2_reg_config:cmos_config_1|reg_index[3]            ; cmos2_reg_config:cmos_config_1|i2c_data[1]         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.073     ; 4.058      ;
; -3.126 ; cmos2_reg_config:cmos_config_1|reg_index[2]            ; cmos2_reg_config:cmos_config_1|i2c_data[0]         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.071     ; 4.057      ;
; -3.124 ; cmos2_reg_config:cmos_config_1|reg_index[7]            ; cmos2_reg_config:cmos_config_1|i2c_data[4]         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.071     ; 4.055      ;
; -3.113 ; cmos2_reg_config:cmos_config_1|reg_index[7]            ; cmos2_reg_config:cmos_config_1|i2c_data[16]        ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.072     ; 4.043      ;
; -3.107 ; cmos2_reg_config:cmos_config_1|reg_index[3]            ; cmos2_reg_config:cmos_config_1|i2c_data[16]        ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.072     ; 4.037      ;
; -3.102 ; cmos2_reg_config:cmos_config_1|reg_index[6]            ; cmos2_reg_config:cmos_config_1|i2c_data[3]         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.073     ; 4.031      ;
; -3.098 ; cmos2_reg_config:cmos_config_1|reg_index[0]            ; cmos2_reg_config:cmos_config_1|i2c_data[19]        ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.071     ; 4.029      ;
; -3.098 ; cmos2_reg_config:cmos_config_1|reg_index[1]            ; cmos2_reg_config:cmos_config_1|i2c_data[13]        ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.071     ; 4.029      ;
; -3.093 ; cmos2_reg_config:cmos_config_1|reg_conf_done_reg       ; cmos2_reg_config:cmos_config_1|i2c_data[8]         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.080     ; 4.015      ;
; -3.084 ; cmos2_reg_config:cmos_config_1|reg_index[7]            ; cmos2_reg_config:cmos_config_1|i2c_data[0]         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.071     ; 4.015      ;
; -3.083 ; cmos2_reg_config:cmos_config_1|i2c_data[18]            ; cmos2_reg_config:cmos_config_1|i2c_com:u1|reg_sdat ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.075     ; 4.010      ;
; -3.078 ; cmos2_reg_config:cmos_config_1|reg_index[0]            ; cmos2_reg_config:cmos_config_1|i2c_data[18]        ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.067     ; 4.013      ;
; -3.077 ; cmos2_reg_config:cmos_config_1|reg_index[2]            ; cmos2_reg_config:cmos_config_1|i2c_data[16]        ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.072     ; 4.007      ;
; -3.073 ; cmos2_reg_config:cmos_config_1|reg_index[4]            ; cmos2_reg_config:cmos_config_1|i2c_data[19]        ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.072     ; 4.003      ;
; -3.068 ; cmos2_reg_config:cmos_config_1|reg_index[6]            ; cmos2_reg_config:cmos_config_1|i2c_data[13]        ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.071     ; 3.999      ;
; -3.064 ; cmos2_reg_config:cmos_config_1|reg_index[0]            ; cmos2_reg_config:cmos_config_1|i2c_data[0]         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.070     ; 3.996      ;
; -3.061 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[3] ; cmos2_reg_config:cmos_config_1|i2c_com:u1|reg_sdat ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.072     ; 3.991      ;
; -3.060 ; cmos2_reg_config:cmos_config_1|i2c_data[19]            ; cmos2_reg_config:cmos_config_1|i2c_com:u1|reg_sdat ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.071     ; 3.991      ;
; -3.048 ; cmos2_reg_config:cmos_config_1|reg_index[0]            ; cmos2_reg_config:cmos_config_1|i2c_data[13]        ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.070     ; 3.980      ;
; -3.039 ; cmos2_reg_config:cmos_config_1|i2c_data[5]             ; cmos2_reg_config:cmos_config_1|i2c_com:u1|reg_sdat ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.069     ; 3.972      ;
; -3.036 ; cmos2_reg_config:cmos_config_1|config_step.00          ; cmos2_reg_config:cmos_config_1|i2c_data[9]         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.079     ; 3.959      ;
; -3.034 ; cmos2_reg_config:cmos_config_1|reg_index[7]            ; cmos2_reg_config:cmos_config_1|i2c_data[11]        ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.071     ; 3.965      ;
; -3.031 ; cmos2_reg_config:cmos_config_1|reg_index[4]            ; cmos2_reg_config:cmos_config_1|i2c_data[16]        ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.072     ; 3.961      ;
; -3.031 ; cmos2_reg_config:cmos_config_1|reg_index[4]            ; cmos2_reg_config:cmos_config_1|i2c_data[17]        ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.072     ; 3.961      ;
; -3.030 ; cmos2_reg_config:cmos_config_1|reg_index[7]            ; cmos2_reg_config:cmos_config_1|i2c_data[13]        ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.071     ; 3.961      ;
; -3.028 ; cmos2_reg_config:cmos_config_1|reg_index[2]            ; cmos2_reg_config:cmos_config_1|i2c_data[6]         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.072     ; 3.958      ;
; -3.025 ; cmos2_reg_config:cmos_config_1|reg_index[4]            ; cmos2_reg_config:cmos_config_1|i2c_data[5]         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.073     ; 3.954      ;
; -3.020 ; cmos2_reg_config:cmos_config_1|reg_index[3]            ; cmos2_reg_config:cmos_config_1|i2c_data[4]         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.071     ; 3.951      ;
; -3.005 ; cmos2_reg_config:cmos_config_1|i2c_data[13]            ; cmos2_reg_config:cmos_config_1|i2c_com:u1|reg_sdat ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.071     ; 3.936      ;
; -3.004 ; cmos2_reg_config:cmos_config_1|reg_index[3]            ; cmos2_reg_config:cmos_config_1|i2c_data[2]         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.071     ; 3.935      ;
; -3.002 ; cmos2_reg_config:cmos_config_1|reg_index[1]            ; cmos2_reg_config:cmos_config_1|i2c_data[0]         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.071     ; 3.933      ;
; -3.000 ; cmos2_reg_config:cmos_config_1|reg_index[3]            ; cmos2_reg_config:cmos_config_1|i2c_data[3]         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.073     ; 3.929      ;
; -2.995 ; cmos2_reg_config:cmos_config_1|reg_index[2]            ; cmos2_reg_config:cmos_config_1|i2c_data[17]        ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.072     ; 3.925      ;
+--------+--------------------------------------------------------+----------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CMOS2_PCLK'                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                        ; To Node                                                                                                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.420 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[8]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                 ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.102     ; 4.340      ;
; -3.383 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[10]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                 ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.443     ; 3.962      ;
; -3.382 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[8]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                     ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.049     ; 4.355      ;
; -3.382 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[8]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                     ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.049     ; 4.355      ;
; -3.381 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[8]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                     ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.049     ; 4.354      ;
; -3.374 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[8]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                    ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.149     ; 4.247      ;
; -3.371 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                 ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.443     ; 3.950      ;
; -3.371 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[8]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                     ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.049     ; 4.344      ;
; -3.356 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[10]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                     ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.401     ; 3.977      ;
; -3.356 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[10]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                     ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.401     ; 3.977      ;
; -3.355 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[10]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                     ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.401     ; 3.976      ;
; -3.345 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[10]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                     ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.401     ; 3.966      ;
; -3.344 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                     ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.401     ; 3.965      ;
; -3.344 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                     ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.401     ; 3.965      ;
; -3.343 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                     ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.401     ; 3.964      ;
; -3.335 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[9]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                 ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.443     ; 3.914      ;
; -3.333 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                     ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.401     ; 3.954      ;
; -3.322 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[10]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                    ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.475     ; 3.869      ;
; -3.310 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                    ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.475     ; 3.857      ;
; -3.308 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[9]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                     ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.401     ; 3.929      ;
; -3.308 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[9]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                     ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.401     ; 3.929      ;
; -3.307 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[9]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                     ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.401     ; 3.928      ;
; -3.297 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[9]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                     ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.401     ; 3.918      ;
; -3.282 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[7]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                 ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.443     ; 3.861      ;
; -3.274 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[9]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                    ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.475     ; 3.821      ;
; -3.255 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[7]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                     ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.401     ; 3.876      ;
; -3.255 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[7]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                     ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.401     ; 3.876      ;
; -3.254 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[7]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                     ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.401     ; 3.875      ;
; -3.244 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[7]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                     ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.401     ; 3.865      ;
; -3.221 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[7]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                    ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.475     ; 3.768      ;
; -3.160 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[5]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                 ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.443     ; 3.739      ;
; -3.160 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[8]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a8~porta_datain_reg0   ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; 0.642      ; 4.861      ;
; -3.159 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[8]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a8~porta_we_reg        ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; 0.637      ; 4.855      ;
; -3.159 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[8]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a8~porta_address_reg0  ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; 0.637      ; 4.855      ;
; -3.133 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[5]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                     ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.401     ; 3.754      ;
; -3.133 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[5]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                     ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.401     ; 3.754      ;
; -3.132 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[5]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                     ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.401     ; 3.753      ;
; -3.122 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[5]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                     ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.401     ; 3.743      ;
; -3.108 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[10]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a8~porta_datain_reg0   ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; 0.316      ; 4.483      ;
; -3.107 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[10]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a8~porta_address_reg0  ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; 0.311      ; 4.477      ;
; -3.107 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[10]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a8~porta_we_reg        ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; 0.311      ; 4.477      ;
; -3.099 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[5]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                    ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.475     ; 3.646      ;
; -3.096 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a8~porta_datain_reg0   ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; 0.316      ; 4.471      ;
; -3.095 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a8~porta_address_reg0  ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; 0.311      ; 4.465      ;
; -3.095 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a8~porta_we_reg        ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; 0.311      ; 4.465      ;
; -3.060 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[9]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a8~porta_datain_reg0   ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; 0.316      ; 4.435      ;
; -3.059 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[9]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a8~porta_address_reg0  ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; 0.311      ; 4.429      ;
; -3.059 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[9]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a8~porta_we_reg        ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; 0.311      ; 4.429      ;
; -3.056 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[8]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                     ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.049     ; 4.029      ;
; -3.052 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[8]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                    ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.049     ; 4.025      ;
; -3.049 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[8]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a12~porta_datain_reg0  ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; 0.801      ; 4.909      ;
; -3.048 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[8]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a12~porta_we_reg       ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; 0.796      ; 4.903      ;
; -3.048 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[8]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a12~porta_address_reg0 ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; 0.796      ; 4.903      ;
; -3.047 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[8]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                 ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.443     ; 3.626      ;
; -3.045 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[8]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a4~porta_datain_reg0   ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; 0.664      ; 4.768      ;
; -3.044 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[8]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a4~porta_we_reg        ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; 0.659      ; 4.762      ;
; -3.044 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[8]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a4~porta_address_reg0  ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; 0.659      ; 4.762      ;
; -3.030 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[10]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                     ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.401     ; 3.651      ;
; -3.026 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[10]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                    ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.401     ; 3.647      ;
; -3.025 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                 ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.059     ; 3.988      ;
; -3.020 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[8]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                     ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.401     ; 3.641      ;
; -3.020 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[8]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                     ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.401     ; 3.641      ;
; -3.019 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[8]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                     ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.401     ; 3.640      ;
; -3.018 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                     ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.401     ; 3.639      ;
; -3.014 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                    ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.401     ; 3.635      ;
; -3.009 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[8]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                     ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.401     ; 3.630      ;
; -3.007 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[7]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a8~porta_datain_reg0   ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; 0.316      ; 4.382      ;
; -3.006 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[7]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a8~porta_address_reg0  ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; 0.311      ; 4.376      ;
; -3.006 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[7]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a8~porta_we_reg        ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; 0.311      ; 4.376      ;
; -2.998 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                     ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.017     ; 4.003      ;
; -2.998 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                     ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.017     ; 4.003      ;
; -2.997 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[10]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a12~porta_datain_reg0  ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; 0.475      ; 4.531      ;
; -2.997 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                     ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.017     ; 4.002      ;
; -2.996 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[10]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a12~porta_address_reg0 ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; 0.470      ; 4.525      ;
; -2.996 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[10]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a12~porta_we_reg       ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; 0.470      ; 4.525      ;
; -2.993 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[10]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a4~porta_datain_reg0   ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; 0.338      ; 4.390      ;
; -2.992 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[10]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a4~porta_address_reg0  ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; 0.333      ; 4.384      ;
; -2.992 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[10]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a4~porta_we_reg        ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; 0.333      ; 4.384      ;
; -2.987 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                     ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.017     ; 3.992      ;
; -2.986 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[8]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                    ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.475     ; 3.533      ;
; -2.985 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a12~porta_datain_reg0  ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; 0.475      ; 4.519      ;
; -2.984 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a12~porta_address_reg0 ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; 0.470      ; 4.513      ;
; -2.984 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a12~porta_we_reg       ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; 0.470      ; 4.513      ;
; -2.982 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[9]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                     ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.401     ; 3.603      ;
; -2.981 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a4~porta_datain_reg0   ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; 0.338      ; 4.378      ;
; -2.980 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a4~porta_address_reg0  ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; 0.333      ; 4.372      ;
; -2.980 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a4~porta_we_reg        ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; 0.333      ; 4.372      ;
; -2.979 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                    ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.106     ; 3.895      ;
; -2.978 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[9]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                    ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.401     ; 3.599      ;
; -2.973 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[8]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                     ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.149     ; 3.846      ;
; -2.970 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[11] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                 ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.390     ; 3.602      ;
; -2.949 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[9]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a12~porta_datain_reg0  ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; 0.475      ; 4.483      ;
; -2.948 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[9]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a12~porta_address_reg0 ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; 0.470      ; 4.477      ;
; -2.948 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[9]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a12~porta_we_reg       ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; 0.470      ; 4.477      ;
; -2.945 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[9]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a4~porta_datain_reg0   ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; 0.338      ; 4.342      ;
; -2.944 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[9]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a4~porta_address_reg0  ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; 0.333      ; 4.336      ;
; -2.944 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[9]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a4~porta_we_reg        ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; 0.333      ; 4.336      ;
; -2.943 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[11] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                     ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.348     ; 3.617      ;
; -2.943 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[11] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                     ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.348     ; 3.617      ;
; -2.942 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[11] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                     ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.348     ; 3.616      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CMOS1_PCLK'                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                        ; To Node                                                                                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.937 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[5]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a4~porta_datain_reg0  ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.456      ; 4.452      ;
; -2.936 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[5]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a4~porta_address_reg0 ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.451      ; 4.446      ;
; -2.936 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[5]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a4~porta_we_reg       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.451      ; 4.446      ;
; -2.924 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[6]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a4~porta_datain_reg0  ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.421      ; 4.404      ;
; -2.923 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[6]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a4~porta_address_reg0 ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.416      ; 4.398      ;
; -2.923 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[6]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a4~porta_we_reg       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.416      ; 4.398      ;
; -2.888 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[6]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                   ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.188      ; 4.098      ;
; -2.887 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[6]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                   ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.188      ; 4.097      ;
; -2.886 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[6]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                    ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.188      ; 4.096      ;
; -2.881 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[5]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                   ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.243      ; 4.146      ;
; -2.880 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[5]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                   ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.243      ; 4.145      ;
; -2.879 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[5]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                    ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.243      ; 4.144      ;
; -2.879 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a4~porta_datain_reg0  ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.421      ; 4.359      ;
; -2.878 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a4~porta_address_reg0 ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.416      ; 4.353      ;
; -2.878 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a4~porta_we_reg       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.416      ; 4.353      ;
; -2.843 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                   ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.188      ; 4.053      ;
; -2.842 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                   ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.188      ; 4.052      ;
; -2.841 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                    ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.188      ; 4.051      ;
; -2.819 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[6]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a4~porta_datain_reg0  ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.501      ; 4.379      ;
; -2.818 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[6]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a4~porta_we_reg       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.496      ; 4.373      ;
; -2.818 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[6]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a4~porta_address_reg0 ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.496      ; 4.373      ;
; -2.809 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[8]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a4~porta_datain_reg0  ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.422      ; 4.290      ;
; -2.808 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[8]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a4~porta_we_reg       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.417      ; 4.284      ;
; -2.808 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[8]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a4~porta_address_reg0 ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.417      ; 4.284      ;
; -2.784 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[11] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a4~porta_datain_reg0  ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.501      ; 4.344      ;
; -2.783 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[11] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a4~porta_we_reg       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.496      ; 4.338      ;
; -2.783 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[11] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a4~porta_address_reg0 ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.496      ; 4.338      ;
; -2.773 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[8]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                   ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.189      ; 3.984      ;
; -2.772 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[8]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                   ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.189      ; 3.983      ;
; -2.771 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[8]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                    ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.189      ; 3.982      ;
; -2.766 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[6]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                   ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.285      ; 4.073      ;
; -2.765 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[6]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                   ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.285      ; 4.072      ;
; -2.764 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[6]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                    ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.285      ; 4.071      ;
; -2.762 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[10]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a4~porta_datain_reg0  ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.456      ; 4.277      ;
; -2.761 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[10]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a4~porta_address_reg0 ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.451      ; 4.271      ;
; -2.761 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[10]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a4~porta_we_reg       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.451      ; 4.271      ;
; -2.736 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[7]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a4~porta_datain_reg0  ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.456      ; 4.251      ;
; -2.735 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[7]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a4~porta_address_reg0 ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.451      ; 4.245      ;
; -2.735 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[7]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a4~porta_we_reg       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.451      ; 4.245      ;
; -2.731 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[11] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                   ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.285      ; 4.038      ;
; -2.730 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[11] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                   ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.285      ; 4.037      ;
; -2.729 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[11] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                    ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.285      ; 4.036      ;
; -2.706 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[10]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                   ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.243      ; 3.971      ;
; -2.705 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[10]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                   ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.243      ; 3.970      ;
; -2.704 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[10]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                    ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.243      ; 3.969      ;
; -2.696 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a4~porta_datain_reg0  ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.421      ; 4.176      ;
; -2.695 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a4~porta_address_reg0 ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.416      ; 4.170      ;
; -2.695 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a4~porta_we_reg       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.416      ; 4.170      ;
; -2.691 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[3]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a4~porta_datain_reg0  ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.456      ; 4.206      ;
; -2.690 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[3]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a4~porta_address_reg0 ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.451      ; 4.200      ;
; -2.690 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[3]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a4~porta_we_reg       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.451      ; 4.200      ;
; -2.680 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[7]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                   ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.243      ; 3.945      ;
; -2.679 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[7]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                   ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.243      ; 3.944      ;
; -2.678 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[7]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                    ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.243      ; 3.943      ;
; -2.660 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                   ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.188      ; 3.870      ;
; -2.659 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[5]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a8~porta_datain_reg0  ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.643      ; 4.361      ;
; -2.659 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                   ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.188      ; 3.869      ;
; -2.658 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[5]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a8~porta_address_reg0 ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.638      ; 4.355      ;
; -2.658 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[5]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a8~porta_we_reg       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.638      ; 4.355      ;
; -2.658 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                    ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.188      ; 3.868      ;
; -2.654 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[2]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a4~porta_datain_reg0  ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.421      ; 4.134      ;
; -2.653 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[2]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a4~porta_address_reg0 ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.416      ; 4.128      ;
; -2.653 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[2]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a4~porta_we_reg       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.416      ; 4.128      ;
; -2.646 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[6]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a8~porta_datain_reg0  ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.608      ; 4.313      ;
; -2.645 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[6]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a8~porta_address_reg0 ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.603      ; 4.307      ;
; -2.645 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[6]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a8~porta_we_reg       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.603      ; 4.307      ;
; -2.635 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[3]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                   ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.243      ; 3.900      ;
; -2.634 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[3]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                   ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.243      ; 3.899      ;
; -2.633 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[3]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                    ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.243      ; 3.898      ;
; -2.618 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[2]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                   ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.188      ; 3.828      ;
; -2.617 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[2]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                   ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.188      ; 3.827      ;
; -2.616 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[2]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                    ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.188      ; 3.826      ;
; -2.611 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[6]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                    ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.228      ; 3.861      ;
; -2.611 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[6]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity9                       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.228      ; 3.861      ;
; -2.607 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[5]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                    ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.280      ; 3.909      ;
; -2.607 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[5]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity9                       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.280      ; 3.909      ;
; -2.602 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[5]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~porta_datain_reg0  ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.762      ; 4.423      ;
; -2.601 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[5]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~porta_address_reg0 ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.757      ; 4.417      ;
; -2.601 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[5]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~porta_we_reg       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.757      ; 4.417      ;
; -2.601 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a8~porta_datain_reg0  ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.608      ; 4.268      ;
; -2.600 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a8~porta_address_reg0 ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.603      ; 4.262      ;
; -2.600 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a8~porta_we_reg       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.603      ; 4.262      ;
; -2.589 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[6]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~porta_datain_reg0  ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.727      ; 4.375      ;
; -2.588 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[6]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~porta_address_reg0 ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.722      ; 4.369      ;
; -2.588 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[6]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~porta_we_reg       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.722      ; 4.369      ;
; -2.567 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[9]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a4~porta_datain_reg0  ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.421      ; 4.047      ;
; -2.566 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[4]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a4~porta_datain_reg0  ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.434      ; 4.059      ;
; -2.566 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[9]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a4~porta_address_reg0 ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.416      ; 4.041      ;
; -2.566 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[9]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a4~porta_we_reg       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.416      ; 4.041      ;
; -2.566 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                    ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.228      ; 3.816      ;
; -2.566 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity9                       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.228      ; 3.816      ;
; -2.565 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[4]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a4~porta_we_reg       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.429      ; 4.053      ;
; -2.565 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[4]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a4~porta_address_reg0 ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.429      ; 4.053      ;
; -2.561 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[6]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[3]                                                ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.128     ; 3.455      ;
; -2.561 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[6]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[2]              ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.128     ; 3.455      ;
; -2.561 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[6]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[1]                                                ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.128     ; 3.455      ;
; -2.561 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[6]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[0]                                                ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.128     ; 3.455      ;
; -2.561 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[6]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[0]              ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.128     ; 3.455      ;
; -2.561 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[6]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[1]              ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.128     ; 3.455      ;
; -2.561 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[6]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[5]                                                ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; -0.128     ; 3.455      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                               ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                         ; To Node                                              ; Launch Clock                                                                 ; Latch Clock                                                                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+------------+------------+
; -1.927 ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|Y_vsync_r[3]                                                                              ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0]                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.104        ; -1.083     ; 0.820      ;
; 1.611  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[0] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[21]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.115     ; 8.276      ;
; 1.645  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[0] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[8]   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.115     ; 8.242      ;
; 1.645  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[0] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[9]   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.115     ; 8.242      ;
; 1.645  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[0] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[10]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.115     ; 8.242      ;
; 1.645  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[0] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[11]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.115     ; 8.242      ;
; 1.743  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[2] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[21]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.115     ; 8.144      ;
; 1.770  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[1] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[21]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.115     ; 8.117      ;
; 1.777  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[2] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[8]   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.115     ; 8.110      ;
; 1.777  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[2] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[9]   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.115     ; 8.110      ;
; 1.777  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[2] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[10]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.115     ; 8.110      ;
; 1.777  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[2] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[11]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.115     ; 8.110      ;
; 1.804  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[1] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[8]   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.115     ; 8.083      ;
; 1.804  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[1] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[9]   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.115     ; 8.083      ;
; 1.804  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[1] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[10]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.115     ; 8.083      ;
; 1.804  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[1] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[11]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.115     ; 8.083      ;
; 1.808  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[0] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[21]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.116     ; 8.078      ;
; 1.815  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[1] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[21]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.116     ; 8.071      ;
; 1.840  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[0] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mLENGTH[8] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.103     ; 8.059      ;
; 1.842  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[0] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[8]   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.116     ; 8.044      ;
; 1.842  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[0] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[9]   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.116     ; 8.044      ;
; 1.842  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[0] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[10]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.116     ; 8.044      ;
; 1.842  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[0] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[11]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.116     ; 8.044      ;
; 1.849  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[1] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[8]   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.116     ; 8.037      ;
; 1.849  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[1] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[9]   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.116     ; 8.037      ;
; 1.849  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[1] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[10]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.116     ; 8.037      ;
; 1.849  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[1] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[11]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.116     ; 8.037      ;
; 1.898  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[0] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mRD        ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.103     ; 8.001      ;
; 1.926  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[4] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[21]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.115     ; 7.961      ;
; 1.936  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[2] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[21]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.116     ; 7.950      ;
; 1.944  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[0] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[16]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.103     ; 7.955      ;
; 1.945  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[0] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[14]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.103     ; 7.954      ;
; 1.953  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[3] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[21]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.115     ; 7.934      ;
; 1.960  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[4] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[8]   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.115     ; 7.927      ;
; 1.960  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[4] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[9]   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.115     ; 7.927      ;
; 1.960  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[4] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[10]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.115     ; 7.927      ;
; 1.960  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[4] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[11]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.115     ; 7.927      ;
; 1.970  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[2] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[8]   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.116     ; 7.916      ;
; 1.970  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[2] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[9]   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.116     ; 7.916      ;
; 1.970  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[2] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[10]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.116     ; 7.916      ;
; 1.970  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[2] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[11]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.116     ; 7.916      ;
; 1.972  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[2] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mLENGTH[8] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.103     ; 7.927      ;
; 1.987  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[3] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[8]   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.115     ; 7.900      ;
; 1.987  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[3] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[9]   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.115     ; 7.900      ;
; 1.987  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[3] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[10]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.115     ; 7.900      ;
; 1.987  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[3] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[11]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.115     ; 7.900      ;
; 1.999  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[1] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mLENGTH[8] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.103     ; 7.900      ;
; 2.008  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[3] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[21]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.116     ; 7.878      ;
; 2.016  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[5] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[21]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.115     ; 7.871      ;
; 2.030  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[0] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[15]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.103     ; 7.869      ;
; 2.030  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[2] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mRD        ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.103     ; 7.869      ;
; 2.031  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[0] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[17]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.303      ; 8.274      ;
; 2.031  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[0] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[12]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.303      ; 8.274      ;
; 2.031  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[0] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[13]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.303      ; 8.274      ;
; 2.037  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[0] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mLENGTH[8] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.104     ; 7.861      ;
; 2.042  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[3] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[8]   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.116     ; 7.844      ;
; 2.042  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[3] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[9]   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.116     ; 7.844      ;
; 2.042  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[3] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[10]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.116     ; 7.844      ;
; 2.042  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[3] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[11]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.116     ; 7.844      ;
; 2.044  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[1] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mLENGTH[8] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.104     ; 7.854      ;
; 2.050  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[6] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[21]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.115     ; 7.837      ;
; 2.050  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[5] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[8]   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.115     ; 7.837      ;
; 2.050  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[5] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[9]   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.115     ; 7.837      ;
; 2.050  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[5] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[10]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.115     ; 7.837      ;
; 2.050  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[5] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[11]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.115     ; 7.837      ;
; 2.057  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[1] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mRD        ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.103     ; 7.842      ;
; 2.058  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[4] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[21]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.116     ; 7.828      ;
; 2.076  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[2] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[16]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.103     ; 7.823      ;
; 2.077  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[2] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[14]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.103     ; 7.822      ;
; 2.084  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[6] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[8]   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.115     ; 7.803      ;
; 2.084  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[6] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[9]   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.115     ; 7.803      ;
; 2.084  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[6] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[10]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.115     ; 7.803      ;
; 2.084  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[6] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[11]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.115     ; 7.803      ;
; 2.092  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[4] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[8]   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.116     ; 7.794      ;
; 2.092  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[4] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[9]   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.116     ; 7.794      ;
; 2.092  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[4] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[10]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.116     ; 7.794      ;
; 2.092  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[4] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[11]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.116     ; 7.794      ;
; 2.095  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[0] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mRD        ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.104     ; 7.803      ;
; 2.098  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[1] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[16]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.104     ; 7.800      ;
; 2.099  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[1] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[14]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.104     ; 7.799      ;
; 2.102  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[1] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mRD        ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.104     ; 7.796      ;
; 2.103  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[1] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[16]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.103     ; 7.796      ;
; 2.104  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[1] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[14]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.103     ; 7.795      ;
; 2.114  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[0] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[18]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.336      ; 8.224      ;
; 2.114  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[0] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[22]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.336      ; 8.224      ;
; 2.114  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[0] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[20]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.336      ; 8.224      ;
; 2.114  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[0] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[19]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.336      ; 8.224      ;
; 2.141  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[0] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[16]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.104     ; 7.757      ;
; 2.142  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[0] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[14]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.104     ; 7.756      ;
; 2.147  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[7] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[21]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.115     ; 7.740      ;
; 2.155  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[4] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mLENGTH[8] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.103     ; 7.744      ;
; 2.162  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[2] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[15]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.103     ; 7.737      ;
; 2.163  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[2] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[17]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.303      ; 8.142      ;
; 2.163  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[2] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[12]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.303      ; 8.142      ;
; 2.163  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[2] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[13]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.303      ; 8.142      ;
; 2.165  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[2] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mLENGTH[8] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.104     ; 7.733      ;
; 2.173  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[8] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[21]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.116     ; 7.713      ;
; 2.181  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[7] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[8]   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.115     ; 7.706      ;
; 2.181  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[7] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[9]   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.115     ; 7.706      ;
; 2.181  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[7] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[10]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.115     ; 7.706      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'u_clok_pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                    ;
+--------+--------------------------------------------------+--------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                        ; To Node                                          ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------+--------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; 0.319  ; cmos2_reg_config:cmos_config_2|clock_20k         ; cmos2_reg_config:cmos_config_2|clock_20k         ; cmos2_reg_config:cmos_config_2|clock_20k               ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 0.895      ; 0.770      ;
; 0.319  ; cmos2_reg_config:cmos_config_1|clock_20k         ; cmos2_reg_config:cmos_config_1|clock_20k         ; cmos2_reg_config:cmos_config_1|clock_20k               ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 0.895      ; 0.770      ;
; 0.353  ; cmos2_reg_config:cmos_config_2|clock_20k         ; cmos2_reg_config:cmos_config_2|clock_20k         ; cmos2_reg_config:cmos_config_2|clock_20k               ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 0.895      ; 0.736      ;
; 0.353  ; cmos2_reg_config:cmos_config_1|clock_20k         ; cmos2_reg_config:cmos_config_1|clock_20k         ; cmos2_reg_config:cmos_config_1|clock_20k               ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 0.895      ; 0.736      ;
; 36.408 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[0]  ; cmos2_reg_config:cmos_config_1|clock_20k         ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.544     ; 4.752      ;
; 36.472 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[2]  ; cmos2_reg_config:cmos_config_1|clock_20k         ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.544     ; 4.688      ;
; 36.680 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[3]  ; cmos2_reg_config:cmos_config_1|clock_20k         ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.544     ; 4.480      ;
; 36.681 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[0]  ; cmos2_reg_config:cmos_config_2|clock_20k         ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.549     ; 4.474      ;
; 36.745 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[2]  ; cmos2_reg_config:cmos_config_2|clock_20k         ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.549     ; 4.410      ;
; 36.789 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[1]  ; cmos2_reg_config:cmos_config_1|clock_20k         ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.544     ; 4.371      ;
; 36.953 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[3]  ; cmos2_reg_config:cmos_config_2|clock_20k         ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.549     ; 4.202      ;
; 37.041 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[5]  ; cmos2_reg_config:cmos_config_1|clock_20k         ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.544     ; 4.119      ;
; 37.062 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[1]  ; cmos2_reg_config:cmos_config_2|clock_20k         ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.549     ; 4.093      ;
; 37.107 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[0]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[15] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.543     ; 4.054      ;
; 37.107 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[0]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[11] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.543     ; 4.054      ;
; 37.107 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[0]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[9]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.543     ; 4.054      ;
; 37.107 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[0]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[10] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.543     ; 4.054      ;
; 37.107 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[0]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[13] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.543     ; 4.054      ;
; 37.107 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[0]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[12] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.543     ; 4.054      ;
; 37.107 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[0]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[14] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.543     ; 4.054      ;
; 37.137 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[6]  ; cmos2_reg_config:cmos_config_1|clock_20k         ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.544     ; 4.023      ;
; 37.171 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[2]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[15] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.543     ; 3.990      ;
; 37.171 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[2]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[11] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.543     ; 3.990      ;
; 37.171 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[2]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[9]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.543     ; 3.990      ;
; 37.171 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[2]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[10] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.543     ; 3.990      ;
; 37.171 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[2]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[13] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.543     ; 3.990      ;
; 37.171 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[2]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[12] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.543     ; 3.990      ;
; 37.171 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[2]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[14] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.543     ; 3.990      ;
; 37.314 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[5]  ; cmos2_reg_config:cmos_config_2|clock_20k         ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.549     ; 3.841      ;
; 37.379 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[3]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[15] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.543     ; 3.782      ;
; 37.379 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[3]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[11] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.543     ; 3.782      ;
; 37.379 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[3]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[9]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.543     ; 3.782      ;
; 37.379 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[3]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[10] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.543     ; 3.782      ;
; 37.379 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[3]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[13] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.543     ; 3.782      ;
; 37.379 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[3]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[12] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.543     ; 3.782      ;
; 37.379 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[3]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[14] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.543     ; 3.782      ;
; 37.410 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[6]  ; cmos2_reg_config:cmos_config_2|clock_20k         ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.549     ; 3.745      ;
; 37.488 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[1]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[15] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.543     ; 3.673      ;
; 37.488 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[1]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[11] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.543     ; 3.673      ;
; 37.488 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[1]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[9]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.543     ; 3.673      ;
; 37.488 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[1]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[10] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.543     ; 3.673      ;
; 37.488 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[1]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[13] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.543     ; 3.673      ;
; 37.488 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[1]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[12] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.543     ; 3.673      ;
; 37.488 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[1]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[14] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.543     ; 3.673      ;
; 37.498 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[4]  ; cmos2_reg_config:cmos_config_1|clock_20k         ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.544     ; 3.662      ;
; 37.558 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[0]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[0]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.092     ; 4.054      ;
; 37.558 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[0]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[1]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.092     ; 4.054      ;
; 37.558 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[0]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[2]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.092     ; 4.054      ;
; 37.558 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[0]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[3]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.092     ; 4.054      ;
; 37.558 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[0]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[4]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.092     ; 4.054      ;
; 37.558 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[0]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[5]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.092     ; 4.054      ;
; 37.558 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[0]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[6]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.092     ; 4.054      ;
; 37.558 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[0]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[7]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.092     ; 4.054      ;
; 37.558 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[0]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[8]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.092     ; 4.054      ;
; 37.622 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[2]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[0]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.092     ; 3.990      ;
; 37.622 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[2]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[1]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.092     ; 3.990      ;
; 37.622 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[2]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[2]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.092     ; 3.990      ;
; 37.622 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[2]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[3]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.092     ; 3.990      ;
; 37.622 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[2]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[4]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.092     ; 3.990      ;
; 37.622 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[2]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[5]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.092     ; 3.990      ;
; 37.622 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[2]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[6]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.092     ; 3.990      ;
; 37.622 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[2]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[7]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.092     ; 3.990      ;
; 37.622 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[2]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[8]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.092     ; 3.990      ;
; 37.630 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[7]  ; cmos2_reg_config:cmos_config_1|clock_20k         ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.544     ; 3.530      ;
; 37.740 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[5]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[15] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.543     ; 3.421      ;
; 37.740 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[5]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[11] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.543     ; 3.421      ;
; 37.740 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[5]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[9]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.543     ; 3.421      ;
; 37.740 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[5]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[10] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.543     ; 3.421      ;
; 37.740 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[5]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[13] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.543     ; 3.421      ;
; 37.740 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[5]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[12] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.543     ; 3.421      ;
; 37.740 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[5]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[14] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.543     ; 3.421      ;
; 37.743 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[8]  ; cmos2_reg_config:cmos_config_1|clock_20k         ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.544     ; 3.417      ;
; 37.771 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[4]  ; cmos2_reg_config:cmos_config_2|clock_20k         ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.549     ; 3.384      ;
; 37.830 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[3]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[0]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.092     ; 3.782      ;
; 37.830 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[3]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[1]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.092     ; 3.782      ;
; 37.830 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[3]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[2]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.092     ; 3.782      ;
; 37.830 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[3]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[3]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.092     ; 3.782      ;
; 37.830 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[3]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[4]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.092     ; 3.782      ;
; 37.830 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[3]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[5]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.092     ; 3.782      ;
; 37.830 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[3]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[6]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.092     ; 3.782      ;
; 37.830 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[3]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[7]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.092     ; 3.782      ;
; 37.830 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[3]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[8]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.092     ; 3.782      ;
; 37.836 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[6]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[15] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.543     ; 3.325      ;
; 37.836 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[6]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[11] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.543     ; 3.325      ;
; 37.836 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[6]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[9]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.543     ; 3.325      ;
; 37.836 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[6]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[10] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.543     ; 3.325      ;
; 37.836 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[6]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[13] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.543     ; 3.325      ;
; 37.836 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[6]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[12] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.543     ; 3.325      ;
; 37.836 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[6]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[14] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.543     ; 3.325      ;
; 37.870 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[12] ; cmos2_reg_config:cmos_config_1|clock_20k         ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.074     ; 3.760      ;
; 37.903 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[7]  ; cmos2_reg_config:cmos_config_2|clock_20k         ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.549     ; 3.252      ;
; 37.939 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[1]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[0]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.092     ; 3.673      ;
; 37.939 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[1]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[1]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.092     ; 3.673      ;
; 37.939 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[1]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[2]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.092     ; 3.673      ;
; 37.939 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[1]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[3]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.092     ; 3.673      ;
; 37.939 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[1]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[4]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.092     ; 3.673      ;
; 37.939 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[1]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[5]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.092     ; 3.673      ;
; 37.939 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[1]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[6]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.092     ; 3.673      ;
; 37.939 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[1]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[7]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.092     ; 3.673      ;
; 37.939 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[1]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[8]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.092     ; 3.673      ;
+--------+--------------------------------------------------+--------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                               ;
+--------+------------------------------------+----------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                          ; To Node                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------+----------------------------------+--------------+-------------+--------------+------------+------------+
; 13.238 ; Reset_Delay:u_Reset_Delay|Cont[2]  ; Reset_Delay:u_Reset_Delay|oRST_1 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 6.716      ;
; 13.275 ; Reset_Delay:u_Reset_Delay|Cont[1]  ; Reset_Delay:u_Reset_Delay|oRST_1 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 6.679      ;
; 13.317 ; Reset_Delay:u_Reset_Delay|Cont[4]  ; Reset_Delay:u_Reset_Delay|oRST_1 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 6.637      ;
; 13.319 ; Reset_Delay:u_Reset_Delay|oRST_1   ; Reset_Delay:u_Reset_Delay|oRST_1 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 6.609      ;
; 13.419 ; Reset_Delay:u_Reset_Delay|Cont[3]  ; Reset_Delay:u_Reset_Delay|oRST_1 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 6.535      ;
; 13.533 ; Reset_Delay:u_Reset_Delay|Cont[7]  ; Reset_Delay:u_Reset_Delay|oRST_1 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 6.421      ;
; 13.554 ; key:u_key|timer[3]                 ; key:u_key|timer[19]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 6.377      ;
; 13.554 ; key:u_key|timer[3]                 ; key:u_key|timer[18]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 6.377      ;
; 13.554 ; key:u_key|timer[3]                 ; key:u_key|timer[10]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 6.377      ;
; 13.554 ; key:u_key|timer[3]                 ; key:u_key|timer[11]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 6.377      ;
; 13.554 ; key:u_key|timer[3]                 ; key:u_key|timer[12]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 6.377      ;
; 13.554 ; key:u_key|timer[3]                 ; key:u_key|timer[13]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 6.377      ;
; 13.554 ; key:u_key|timer[3]                 ; key:u_key|timer[14]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 6.377      ;
; 13.554 ; key:u_key|timer[3]                 ; key:u_key|timer[15]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 6.377      ;
; 13.554 ; key:u_key|timer[3]                 ; key:u_key|timer[16]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 6.377      ;
; 13.554 ; key:u_key|timer[3]                 ; key:u_key|timer[17]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 6.377      ;
; 13.557 ; key:u_key|timer[7]                 ; key:u_key|timer[19]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 6.374      ;
; 13.557 ; key:u_key|timer[7]                 ; key:u_key|timer[18]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 6.374      ;
; 13.557 ; key:u_key|timer[7]                 ; key:u_key|timer[10]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 6.374      ;
; 13.557 ; key:u_key|timer[7]                 ; key:u_key|timer[11]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 6.374      ;
; 13.557 ; key:u_key|timer[7]                 ; key:u_key|timer[12]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 6.374      ;
; 13.557 ; key:u_key|timer[7]                 ; key:u_key|timer[13]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 6.374      ;
; 13.557 ; key:u_key|timer[7]                 ; key:u_key|timer[14]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 6.374      ;
; 13.557 ; key:u_key|timer[7]                 ; key:u_key|timer[15]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 6.374      ;
; 13.557 ; key:u_key|timer[7]                 ; key:u_key|timer[16]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 6.374      ;
; 13.557 ; key:u_key|timer[7]                 ; key:u_key|timer[17]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 6.374      ;
; 13.564 ; key:u_key|timer[8]                 ; key:u_key|timer[19]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 6.367      ;
; 13.564 ; key:u_key|timer[8]                 ; key:u_key|timer[18]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 6.367      ;
; 13.564 ; key:u_key|timer[8]                 ; key:u_key|timer[10]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 6.367      ;
; 13.564 ; key:u_key|timer[8]                 ; key:u_key|timer[11]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 6.367      ;
; 13.564 ; key:u_key|timer[8]                 ; key:u_key|timer[12]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 6.367      ;
; 13.564 ; key:u_key|timer[8]                 ; key:u_key|timer[13]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 6.367      ;
; 13.564 ; key:u_key|timer[8]                 ; key:u_key|timer[14]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 6.367      ;
; 13.564 ; key:u_key|timer[8]                 ; key:u_key|timer[15]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 6.367      ;
; 13.564 ; key:u_key|timer[8]                 ; key:u_key|timer[16]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 6.367      ;
; 13.564 ; key:u_key|timer[8]                 ; key:u_key|timer[17]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 6.367      ;
; 13.610 ; key:u_key|timer[3]                 ; key:u_key|key_value[10]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 6.323      ;
; 13.610 ; key:u_key|timer[3]                 ; key:u_key|key_value[8]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 6.323      ;
; 13.610 ; key:u_key|timer[3]                 ; key:u_key|key_value[1]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 6.323      ;
; 13.610 ; key:u_key|timer[3]                 ; key:u_key|key_value[2]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 6.323      ;
; 13.610 ; key:u_key|timer[3]                 ; key:u_key|key_value[3]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 6.323      ;
; 13.610 ; key:u_key|timer[3]                 ; key:u_key|key_value[4]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 6.323      ;
; 13.610 ; key:u_key|timer[3]                 ; key:u_key|key_value[5]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 6.323      ;
; 13.610 ; key:u_key|timer[3]                 ; key:u_key|key_value[6]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 6.323      ;
; 13.610 ; key:u_key|timer[3]                 ; key:u_key|key_value[7]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 6.323      ;
; 13.610 ; key:u_key|timer[3]                 ; key:u_key|key_value[9]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 6.323      ;
; 13.613 ; key:u_key|timer[7]                 ; key:u_key|key_value[10]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 6.320      ;
; 13.613 ; key:u_key|timer[7]                 ; key:u_key|key_value[8]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 6.320      ;
; 13.613 ; key:u_key|timer[7]                 ; key:u_key|key_value[1]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 6.320      ;
; 13.613 ; key:u_key|timer[7]                 ; key:u_key|key_value[2]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 6.320      ;
; 13.613 ; key:u_key|timer[7]                 ; key:u_key|key_value[3]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 6.320      ;
; 13.613 ; key:u_key|timer[7]                 ; key:u_key|key_value[4]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 6.320      ;
; 13.613 ; key:u_key|timer[7]                 ; key:u_key|key_value[5]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 6.320      ;
; 13.613 ; key:u_key|timer[7]                 ; key:u_key|key_value[6]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 6.320      ;
; 13.613 ; key:u_key|timer[7]                 ; key:u_key|key_value[7]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 6.320      ;
; 13.613 ; key:u_key|timer[7]                 ; key:u_key|key_value[9]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 6.320      ;
; 13.620 ; key:u_key|timer[8]                 ; key:u_key|key_value[10]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 6.313      ;
; 13.620 ; key:u_key|timer[8]                 ; key:u_key|key_value[8]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 6.313      ;
; 13.620 ; key:u_key|timer[8]                 ; key:u_key|key_value[1]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 6.313      ;
; 13.620 ; key:u_key|timer[8]                 ; key:u_key|key_value[2]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 6.313      ;
; 13.620 ; key:u_key|timer[8]                 ; key:u_key|key_value[3]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 6.313      ;
; 13.620 ; key:u_key|timer[8]                 ; key:u_key|key_value[4]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 6.313      ;
; 13.620 ; key:u_key|timer[8]                 ; key:u_key|key_value[5]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 6.313      ;
; 13.620 ; key:u_key|timer[8]                 ; key:u_key|key_value[6]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 6.313      ;
; 13.620 ; key:u_key|timer[8]                 ; key:u_key|key_value[7]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 6.313      ;
; 13.620 ; key:u_key|timer[8]                 ; key:u_key|key_value[9]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 6.313      ;
; 13.631 ; Reset_Delay:u_Reset_Delay|Cont[6]  ; Reset_Delay:u_Reset_Delay|oRST_1 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 6.323      ;
; 13.706 ; key:u_key|timer[4]                 ; key:u_key|timer[19]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 6.225      ;
; 13.706 ; key:u_key|timer[4]                 ; key:u_key|timer[18]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 6.225      ;
; 13.706 ; key:u_key|timer[4]                 ; key:u_key|timer[10]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 6.225      ;
; 13.706 ; key:u_key|timer[4]                 ; key:u_key|timer[11]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 6.225      ;
; 13.706 ; key:u_key|timer[4]                 ; key:u_key|timer[12]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 6.225      ;
; 13.706 ; key:u_key|timer[4]                 ; key:u_key|timer[13]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 6.225      ;
; 13.706 ; key:u_key|timer[4]                 ; key:u_key|timer[14]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 6.225      ;
; 13.706 ; key:u_key|timer[4]                 ; key:u_key|timer[15]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 6.225      ;
; 13.706 ; key:u_key|timer[4]                 ; key:u_key|timer[16]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 6.225      ;
; 13.706 ; key:u_key|timer[4]                 ; key:u_key|timer[17]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 6.225      ;
; 13.722 ; Reset_Delay:u_Reset_Delay|Cont[15] ; Reset_Delay:u_Reset_Delay|oRST_1 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 6.219      ;
; 13.724 ; Reset_Delay:u_Reset_Delay|Cont[14] ; Reset_Delay:u_Reset_Delay|oRST_1 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 6.217      ;
; 13.732 ; key:u_key|timer[5]                 ; key:u_key|timer[19]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 6.199      ;
; 13.732 ; key:u_key|timer[5]                 ; key:u_key|timer[18]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 6.199      ;
; 13.732 ; key:u_key|timer[5]                 ; key:u_key|timer[10]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 6.199      ;
; 13.732 ; key:u_key|timer[5]                 ; key:u_key|timer[11]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 6.199      ;
; 13.732 ; key:u_key|timer[5]                 ; key:u_key|timer[12]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 6.199      ;
; 13.732 ; key:u_key|timer[5]                 ; key:u_key|timer[13]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 6.199      ;
; 13.732 ; key:u_key|timer[5]                 ; key:u_key|timer[14]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 6.199      ;
; 13.732 ; key:u_key|timer[5]                 ; key:u_key|timer[15]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 6.199      ;
; 13.732 ; key:u_key|timer[5]                 ; key:u_key|timer[16]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 6.199      ;
; 13.732 ; key:u_key|timer[5]                 ; key:u_key|timer[17]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 6.199      ;
; 13.762 ; key:u_key|timer[4]                 ; key:u_key|key_value[10]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 6.171      ;
; 13.762 ; key:u_key|timer[4]                 ; key:u_key|key_value[8]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 6.171      ;
; 13.762 ; key:u_key|timer[4]                 ; key:u_key|key_value[1]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 6.171      ;
; 13.762 ; key:u_key|timer[4]                 ; key:u_key|key_value[2]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 6.171      ;
; 13.762 ; key:u_key|timer[4]                 ; key:u_key|key_value[3]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 6.171      ;
; 13.762 ; key:u_key|timer[4]                 ; key:u_key|key_value[4]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 6.171      ;
; 13.762 ; key:u_key|timer[4]                 ; key:u_key|key_value[5]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 6.171      ;
; 13.762 ; key:u_key|timer[4]                 ; key:u_key|key_value[6]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 6.171      ;
; 13.762 ; key:u_key|timer[4]                 ; key:u_key|key_value[7]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 6.171      ;
; 13.762 ; key:u_key|timer[4]                 ; key:u_key|key_value[9]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 6.171      ;
; 13.764 ; Reset_Delay:u_Reset_Delay|Cont[5]  ; Reset_Delay:u_Reset_Delay|oRST_1 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 6.190      ;
+--------+------------------------------------+----------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'u_clok_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                           ;
+--------+-------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                     ; To Node                                                                                                                                                    ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; 32.440 ; color_bar:u_color_bar|v_active                                                                                                ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11 ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.528     ; 6.750      ;
; 32.440 ; color_bar:u_color_bar|v_active                                                                                                ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10 ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.528     ; 6.750      ;
; 32.447 ; color_bar:u_color_bar|v_active                                                                                                ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.528     ; 6.743      ;
; 32.748 ; color_bar:u_color_bar|active_x[7]                                                                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11 ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.057     ; 6.913      ;
; 32.749 ; color_bar:u_color_bar|active_x[7]                                                                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.057     ; 6.912      ;
; 32.750 ; color_bar:u_color_bar|active_x[7]                                                                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10 ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.057     ; 6.911      ;
; 32.767 ; color_bar:u_color_bar|active_x[7]                                                                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.057     ; 6.894      ;
; 32.841 ; color_bar:u_color_bar|v_active                                                                                                ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.528     ; 6.349      ;
; 32.841 ; color_bar:u_color_bar|v_active                                                                                                ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a7  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.528     ; 6.349      ;
; 32.862 ; color_bar:u_color_bar|v_active                                                                                                ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a6  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.528     ; 6.328      ;
; 32.870 ; color_bar:u_color_bar|active_x[8]                                                                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11 ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.057     ; 6.791      ;
; 32.871 ; color_bar:u_color_bar|active_x[8]                                                                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.057     ; 6.790      ;
; 32.872 ; color_bar:u_color_bar|active_x[8]                                                                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10 ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.057     ; 6.789      ;
; 32.889 ; color_bar:u_color_bar|active_x[8]                                                                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.057     ; 6.772      ;
; 32.915 ; color_bar:u_color_bar|v_active                                                                                                ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11 ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.521     ; 6.282      ;
; 32.916 ; color_bar:u_color_bar|v_active                                                                                                ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.521     ; 6.281      ;
; 32.917 ; color_bar:u_color_bar|v_active                                                                                                ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10 ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.521     ; 6.280      ;
; 32.934 ; color_bar:u_color_bar|v_active                                                                                                ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.521     ; 6.263      ;
; 32.964 ; color_bar:u_color_bar|h_active                                                                                                ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11 ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.062     ; 6.692      ;
; 32.964 ; color_bar:u_color_bar|h_active                                                                                                ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10 ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.062     ; 6.692      ;
; 32.971 ; color_bar:u_color_bar|h_active                                                                                                ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.062     ; 6.685      ;
; 32.984 ; color_bar:u_color_bar|active_x[7]                                                                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a6  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.063     ; 6.671      ;
; 33.029 ; color_bar:u_color_bar|v_active                                                                                                ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a5  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.532     ; 6.157      ;
; 33.030 ; color_bar:u_color_bar|active_x[7]                                                                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a7  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.057     ; 6.631      ;
; 33.064 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[7] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11 ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.490     ; 6.164      ;
; 33.065 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[7] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.490     ; 6.163      ;
; 33.066 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[7] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10 ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.490     ; 6.162      ;
; 33.083 ; color_bar:u_color_bar|v_active                                                                                                ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a4  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.532     ; 6.103      ;
; 33.083 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[7] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.490     ; 6.145      ;
; 33.090 ; color_bar:u_color_bar|active_x[2]                                                                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11 ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.057     ; 6.571      ;
; 33.091 ; color_bar:u_color_bar|active_x[4]                                                                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11 ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.057     ; 6.570      ;
; 33.092 ; color_bar:u_color_bar|h_cnt[9]                                                                                                ; color_bar:u_color_bar|active_y[10]                                                                                                                         ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.073     ; 6.553      ;
; 33.092 ; color_bar:u_color_bar|h_cnt[9]                                                                                                ; color_bar:u_color_bar|active_y[9]                                                                                                                          ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.073     ; 6.553      ;
; 33.092 ; color_bar:u_color_bar|h_cnt[9]                                                                                                ; color_bar:u_color_bar|active_y[8]                                                                                                                          ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.073     ; 6.553      ;
; 33.092 ; color_bar:u_color_bar|h_cnt[9]                                                                                                ; color_bar:u_color_bar|active_y[7]                                                                                                                          ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.073     ; 6.553      ;
; 33.092 ; color_bar:u_color_bar|h_cnt[9]                                                                                                ; color_bar:u_color_bar|active_y[6]                                                                                                                          ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.073     ; 6.553      ;
; 33.092 ; color_bar:u_color_bar|h_cnt[9]                                                                                                ; color_bar:u_color_bar|active_y[5]                                                                                                                          ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.073     ; 6.553      ;
; 33.092 ; color_bar:u_color_bar|h_cnt[9]                                                                                                ; color_bar:u_color_bar|active_y[4]                                                                                                                          ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.073     ; 6.553      ;
; 33.092 ; color_bar:u_color_bar|h_cnt[9]                                                                                                ; color_bar:u_color_bar|active_y[3]                                                                                                                          ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.073     ; 6.553      ;
; 33.092 ; color_bar:u_color_bar|h_cnt[9]                                                                                                ; color_bar:u_color_bar|active_y[2]                                                                                                                          ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.073     ; 6.553      ;
; 33.092 ; color_bar:u_color_bar|h_cnt[9]                                                                                                ; color_bar:u_color_bar|active_y[1]                                                                                                                          ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.073     ; 6.553      ;
; 33.092 ; color_bar:u_color_bar|h_cnt[9]                                                                                                ; color_bar:u_color_bar|active_y[0]                                                                                                                          ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.073     ; 6.553      ;
; 33.092 ; color_bar:u_color_bar|active_x[2]                                                                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.057     ; 6.569      ;
; 33.092 ; color_bar:u_color_bar|active_x[2]                                                                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10 ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.057     ; 6.569      ;
; 33.093 ; color_bar:u_color_bar|active_x[4]                                                                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.057     ; 6.568      ;
; 33.093 ; color_bar:u_color_bar|active_x[4]                                                                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10 ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.057     ; 6.568      ;
; 33.106 ; color_bar:u_color_bar|active_x[8]                                                                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a6  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.063     ; 6.549      ;
; 33.116 ; color_bar:u_color_bar|active_x[2]                                                                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.057     ; 6.545      ;
; 33.117 ; color_bar:u_color_bar|active_x[4]                                                                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.057     ; 6.544      ;
; 33.151 ; color_bar:u_color_bar|v_active                                                                                                ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a6  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.527     ; 6.040      ;
; 33.152 ; color_bar:u_color_bar|active_x[8]                                                                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a7  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.057     ; 6.509      ;
; 33.193 ; color_bar:u_color_bar|h_cnt[9]                                                                                                ; color_bar:u_color_bar|v_active                                                                                                                             ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; 0.372      ; 6.897      ;
; 33.197 ; color_bar:u_color_bar|v_active                                                                                                ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a7  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.521     ; 6.000      ;
; 33.208 ; color_bar:u_color_bar|active_x[9]                                                                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11 ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.064     ; 6.446      ;
; 33.208 ; color_bar:u_color_bar|active_x[9]                                                                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10 ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.064     ; 6.446      ;
; 33.215 ; color_bar:u_color_bar|active_x[9]                                                                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.064     ; 6.439      ;
; 33.217 ; color_bar:u_color_bar|active_y[4]                                                                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11 ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.057     ; 6.444      ;
; 33.218 ; color_bar:u_color_bar|active_y[4]                                                                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.057     ; 6.443      ;
; 33.219 ; color_bar:u_color_bar|active_y[4]                                                                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10 ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.057     ; 6.442      ;
; 33.232 ; color_bar:u_color_bar|active_y[7]                                                                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11 ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.057     ; 6.429      ;
; 33.233 ; color_bar:u_color_bar|active_y[7]                                                                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.057     ; 6.428      ;
; 33.234 ; color_bar:u_color_bar|active_y[7]                                                                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10 ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.057     ; 6.427      ;
; 33.236 ; color_bar:u_color_bar|active_y[4]                                                                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.057     ; 6.425      ;
; 33.240 ; color_bar:u_color_bar|active_x[3]                                                                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11 ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.057     ; 6.421      ;
; 33.242 ; color_bar:u_color_bar|active_x[3]                                                                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.057     ; 6.419      ;
; 33.242 ; color_bar:u_color_bar|active_x[3]                                                                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10 ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.057     ; 6.419      ;
; 33.243 ; color_bar:u_color_bar|v_active                                                                                                ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[3]                              ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.532     ; 5.943      ;
; 33.244 ; color_bar:u_color_bar|h_cnt[11]                                                                                               ; color_bar:u_color_bar|active_y[10]                                                                                                                         ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.073     ; 6.401      ;
; 33.244 ; color_bar:u_color_bar|h_cnt[11]                                                                                               ; color_bar:u_color_bar|active_y[9]                                                                                                                          ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.073     ; 6.401      ;
; 33.244 ; color_bar:u_color_bar|h_cnt[11]                                                                                               ; color_bar:u_color_bar|active_y[8]                                                                                                                          ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.073     ; 6.401      ;
; 33.244 ; color_bar:u_color_bar|h_cnt[11]                                                                                               ; color_bar:u_color_bar|active_y[7]                                                                                                                          ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.073     ; 6.401      ;
; 33.244 ; color_bar:u_color_bar|h_cnt[11]                                                                                               ; color_bar:u_color_bar|active_y[6]                                                                                                                          ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.073     ; 6.401      ;
; 33.244 ; color_bar:u_color_bar|h_cnt[11]                                                                                               ; color_bar:u_color_bar|active_y[5]                                                                                                                          ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.073     ; 6.401      ;
; 33.244 ; color_bar:u_color_bar|h_cnt[11]                                                                                               ; color_bar:u_color_bar|active_y[4]                                                                                                                          ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.073     ; 6.401      ;
; 33.244 ; color_bar:u_color_bar|h_cnt[11]                                                                                               ; color_bar:u_color_bar|active_y[3]                                                                                                                          ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.073     ; 6.401      ;
; 33.244 ; color_bar:u_color_bar|h_cnt[11]                                                                                               ; color_bar:u_color_bar|active_y[2]                                                                                                                          ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.073     ; 6.401      ;
; 33.244 ; color_bar:u_color_bar|h_cnt[11]                                                                                               ; color_bar:u_color_bar|active_y[1]                                                                                                                          ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.073     ; 6.401      ;
; 33.244 ; color_bar:u_color_bar|h_cnt[11]                                                                                               ; color_bar:u_color_bar|active_y[0]                                                                                                                          ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.073     ; 6.401      ;
; 33.251 ; color_bar:u_color_bar|active_y[7]                                                                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.057     ; 6.410      ;
; 33.266 ; color_bar:u_color_bar|active_x[3]                                                                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.057     ; 6.395      ;
; 33.275 ; color_bar:u_color_bar|active_x[8]                                                                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11 ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.064     ; 6.379      ;
; 33.275 ; color_bar:u_color_bar|active_x[8]                                                                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10 ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.064     ; 6.379      ;
; 33.282 ; color_bar:u_color_bar|active_x[8]                                                                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.064     ; 6.372      ;
; 33.300 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[7] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a6  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.496     ; 5.922      ;
; 33.325 ; color_bar:u_color_bar|active_y[5]                                                                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11 ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.057     ; 6.336      ;
; 33.326 ; color_bar:u_color_bar|active_y[5]                                                                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.057     ; 6.335      ;
; 33.327 ; color_bar:u_color_bar|active_y[5]                                                                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10 ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.057     ; 6.334      ;
; 33.344 ; color_bar:u_color_bar|active_y[5]                                                                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.057     ; 6.317      ;
; 33.345 ; color_bar:u_color_bar|h_cnt[11]                                                                                               ; color_bar:u_color_bar|v_active                                                                                                                             ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; 0.372      ; 6.745      ;
; 33.346 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[7] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a7  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.490     ; 5.882      ;
; 33.360 ; color_bar:u_color_bar|active_x[1]                                                                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11 ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.057     ; 6.301      ;
; 33.362 ; color_bar:u_color_bar|active_x[1]                                                                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.057     ; 6.299      ;
; 33.362 ; color_bar:u_color_bar|active_x[1]                                                                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10 ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.057     ; 6.299      ;
; 33.365 ; color_bar:u_color_bar|h_active                                                                                                ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.062     ; 6.291      ;
; 33.365 ; color_bar:u_color_bar|h_active                                                                                                ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a7  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.062     ; 6.291      ;
; 33.369 ; color_bar:u_color_bar|active_x[7]                                                                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a5  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.063     ; 6.286      ;
; 33.374 ; color_bar:u_color_bar|active_x[2]                                                                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a6  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.063     ; 6.281      ;
; 33.375 ; color_bar:u_color_bar|active_x[4]                                                                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a6  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.063     ; 6.280      ;
; 33.386 ; color_bar:u_color_bar|h_active                                                                                                ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a6  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.062     ; 6.270      ;
; 33.386 ; color_bar:u_color_bar|active_x[1]                                                                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.057     ; 6.275      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'u_clok_pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                     ;
+--------+--------------------------------------------------+--------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                        ; To Node                                          ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------+--------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; -1.044 ; cmos2_reg_config:cmos_config_2|clock_20k         ; cmos2_reg_config:cmos_config_2|clock_20k         ; cmos2_reg_config:cmos_config_2|clock_20k               ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.193      ; 0.684      ;
; -1.044 ; cmos2_reg_config:cmos_config_1|clock_20k         ; cmos2_reg_config:cmos_config_1|clock_20k         ; cmos2_reg_config:cmos_config_1|clock_20k               ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.193      ; 0.684      ;
; -1.023 ; cmos2_reg_config:cmos_config_2|clock_20k         ; cmos2_reg_config:cmos_config_2|clock_20k         ; cmos2_reg_config:cmos_config_2|clock_20k               ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.193      ; 0.705      ;
; -1.023 ; cmos2_reg_config:cmos_config_1|clock_20k         ; cmos2_reg_config:cmos_config_1|clock_20k         ; cmos2_reg_config:cmos_config_1|clock_20k               ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.193      ; 0.705      ;
; 0.686  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[3]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[3]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 0.973      ;
; 0.686  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[5]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[5]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 0.973      ;
; 0.687  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[1]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[1]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 0.974      ;
; 0.688  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[6]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[6]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 0.975      ;
; 0.689  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[7]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[7]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 0.976      ;
; 0.691  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[2]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[2]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 0.978      ;
; 0.692  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[4]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[4]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 0.979      ;
; 0.693  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[8]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[8]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 0.980      ;
; 0.705  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[13] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[13] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.973      ;
; 0.706  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[11] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[11] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.974      ;
; 0.707  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[15] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[15] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.975      ;
; 0.708  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[9]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[9]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.976      ;
; 0.711  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[10] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[10] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.979      ;
; 0.711  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[12] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[12] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.979      ;
; 0.711  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[14] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[14] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.979      ;
; 0.714  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[0]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[0]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 1.001      ;
; 1.007  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[6]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[7]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 1.294      ;
; 1.008  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[0]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[1]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 1.295      ;
; 1.008  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[5]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[6]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 1.295      ;
; 1.008  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[3]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[4]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 1.295      ;
; 1.009  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[2]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[3]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 1.296      ;
; 1.009  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[4]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[5]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 1.296      ;
; 1.011  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[1]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[2]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 1.298      ;
; 1.013  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[7]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[8]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 1.300      ;
; 1.022  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[6]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[8]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 1.309      ;
; 1.024  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[0]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[2]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 1.311      ;
; 1.025  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[2]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[4]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 1.312      ;
; 1.026  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[4]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[6]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 1.313      ;
; 1.027  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[13] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[14] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.295      ;
; 1.028  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[11] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[12] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.296      ;
; 1.029  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[12] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[13] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.297      ;
; 1.029  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[10] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[11] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.297      ;
; 1.029  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[14] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[15] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.297      ;
; 1.032  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[9]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[10] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.300      ;
; 1.045  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[12] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[14] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.313      ;
; 1.045  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[10] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[12] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.313      ;
; 1.101  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[3]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[5]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 1.388      ;
; 1.102  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[5]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[7]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 1.389      ;
; 1.106  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[1]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[3]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 1.393      ;
; 1.121  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[11] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[13] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.389      ;
; 1.121  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[13] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[15] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.389      ;
; 1.127  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[9]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[11] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.395      ;
; 1.130  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[5]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[8]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 1.417      ;
; 1.130  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[3]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[6]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 1.417      ;
; 1.130  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[0]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[3]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 1.417      ;
; 1.131  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[2]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[5]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 1.418      ;
; 1.131  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[4]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[7]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 1.418      ;
; 1.133  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[1]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[4]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 1.420      ;
; 1.146  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[0]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[4]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 1.433      ;
; 1.147  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[2]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[6]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 1.434      ;
; 1.148  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[4]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[8]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 1.435      ;
; 1.150  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[11] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[14] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.418      ;
; 1.151  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[10] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[13] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.419      ;
; 1.151  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[12] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[15] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.419      ;
; 1.154  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[9]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[12] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.422      ;
; 1.167  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[10] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[14] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.435      ;
; 1.223  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[3]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[7]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 1.510      ;
; 1.228  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[1]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[5]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 1.515      ;
; 1.243  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[11] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[15] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.511      ;
; 1.249  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[9]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[13] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.517      ;
; 1.252  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[3]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[8]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 1.539      ;
; 1.252  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[0]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[5]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 1.539      ;
; 1.253  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[2]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[7]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 1.540      ;
; 1.255  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[1]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[6]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 1.542      ;
; 1.268  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[0]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[6]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 1.555      ;
; 1.269  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[2]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[8]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 1.556      ;
; 1.273  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[10] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[15] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.541      ;
; 1.276  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[9]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[14] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.544      ;
; 1.350  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[1]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[7]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 1.637      ;
; 1.361  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[10] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[0]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.543      ; 2.099      ;
; 1.361  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[10] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[1]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.543      ; 2.099      ;
; 1.361  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[10] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[2]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.543      ; 2.099      ;
; 1.361  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[10] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[3]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.543      ; 2.099      ;
; 1.361  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[10] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[4]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.543      ; 2.099      ;
; 1.361  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[10] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[5]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.543      ; 2.099      ;
; 1.361  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[10] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[6]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.543      ; 2.099      ;
; 1.361  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[10] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[7]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.543      ; 2.099      ;
; 1.361  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[10] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[8]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.543      ; 2.099      ;
; 1.371  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[9]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[15] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.639      ;
; 1.374  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[0]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[7]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 1.661      ;
; 1.377  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[1]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[8]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 1.664      ;
; 1.390  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[0]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[8]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 1.677      ;
; 1.481  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[8]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[9]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.378     ; 1.298      ;
; 1.486  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[11] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[0]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.543      ; 2.224      ;
; 1.486  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[11] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[1]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.543      ; 2.224      ;
; 1.486  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[11] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[2]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.543      ; 2.224      ;
; 1.486  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[11] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[3]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.543      ; 2.224      ;
; 1.486  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[11] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[4]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.543      ; 2.224      ;
; 1.486  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[11] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[5]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.543      ; 2.224      ;
; 1.486  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[11] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[6]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.543      ; 2.224      ;
; 1.486  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[11] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[7]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.543      ; 2.224      ;
; 1.486  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[11] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[8]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.543      ; 2.224      ;
; 1.497  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[8]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[10] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.378     ; 1.314      ;
; 1.579  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[7]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[9]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.378     ; 1.396      ;
; 1.591  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[15] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[0]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.543      ; 2.329      ;
; 1.591  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[15] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[1]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.543      ; 2.329      ;
+--------+--------------------------------------------------+--------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CMOS2_PCLK'                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                        ; To Node                                                                                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.312 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[10]                                                  ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.401      ; 0.908      ;
; 0.320 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[6]                                                   ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.401      ; 0.916      ;
; 0.341 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[7]                                                   ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.401      ; 0.937      ;
; 0.356 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[8]                                                   ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.401      ; 0.952      ;
; 0.360 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[0]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a4~porta_address_reg0    ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.622      ; 1.212      ;
; 0.371 ; CMOS_Capture:u2_CMOS_Capture|Pre_CMOS_iDATA[1]                                                                                                                                   ; CMOS_Capture:u2_CMOS_Capture|CMOS_oDATA[9]                                                                                                                                       ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.171      ; 0.737      ;
; 0.372 ; CMOS_Capture:u2_CMOS_Capture|Pre_CMOS_iDATA[4]                                                                                                                                   ; CMOS_Capture:u2_CMOS_Capture|CMOS_oDATA[12]                                                                                                                                      ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.171      ; 0.738      ;
; 0.372 ; CMOS_Capture:u2_CMOS_Capture|Pre_CMOS_iDATA[6]                                                                                                                                   ; CMOS_Capture:u2_CMOS_Capture|CMOS_oDATA[14]                                                                                                                                      ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.171      ; 0.738      ;
; 0.430 ; CMOS_Capture:u2_CMOS_Capture|Frame_Cont[1]                                                                                                                                       ; CMOS_Capture:u2_CMOS_Capture|Frame_Cont[1]                                                                                                                                       ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; CMOS_Capture:u2_CMOS_Capture|Frame_valid                                                                                                                                         ; CMOS_Capture:u2_CMOS_Capture|Frame_valid                                                                                                                                         ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; CMOS_Capture:u2_CMOS_Capture|Frame_Cont[0]                                                                                                                                       ; CMOS_Capture:u2_CMOS_Capture|Frame_Cont[0]                                                                                                                                       ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; CMOS_Capture:u2_CMOS_Capture|Frame_Cont[3]                                                                                                                                       ; CMOS_Capture:u2_CMOS_Capture|Frame_Cont[3]                                                                                                                                       ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                       ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3                       ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                       ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                       ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                       ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                       ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                       ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                      ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                      ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                       ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                       ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                       ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; CMOS_Capture:u2_CMOS_Capture|Frame_Cont[2]                                                                                                                                       ; CMOS_Capture:u2_CMOS_Capture|Frame_Cont[2]                                                                                                                                       ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.044      ; 0.669      ;
; 0.445 ; CMOS_Capture:u2_CMOS_Capture|CMOS_oCLK                                                                                                                                           ; CMOS_Capture:u2_CMOS_Capture|CMOS_oCLK                                                                                                                                           ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.044      ; 0.684      ;
; 0.445 ; CMOS_Capture:u2_CMOS_Capture|byte_state                                                                                                                                          ; CMOS_Capture:u2_CMOS_Capture|byte_state                                                                                                                                          ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.044      ; 0.684      ;
; 0.446 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[2]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a12~porta_address_reg0   ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.765      ; 1.441      ;
; 0.452 ; CMOS_Capture:u2_CMOS_Capture|Pre_CMOS_iDATA[7]                                                                                                                                   ; CMOS_Capture:u2_CMOS_Capture|CMOS_oDATA[15]                                                                                                                                      ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.248      ; 0.895      ;
; 0.455 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[2]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a4~porta_address_reg0    ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.622      ; 1.307      ;
; 0.472 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[11] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[11] ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.422      ; 1.089      ;
; 0.478 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[0]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[0]  ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.436      ; 1.109      ;
; 0.489 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[9]                                                   ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.401      ; 1.085      ;
; 0.491 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[1]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a4~porta_address_reg0    ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.622      ; 1.343      ;
; 0.500 ; CMOS_Capture:u2_CMOS_Capture|Pre_CMOS_iDATA[2]                                                                                                                                   ; CMOS_Capture:u2_CMOS_Capture|CMOS_oDATA[10]                                                                                                                                      ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.171      ; 0.866      ;
; 0.500 ; CMOS_Capture:u2_CMOS_Capture|Pre_CMOS_iDATA[3]                                                                                                                                   ; CMOS_Capture:u2_CMOS_Capture|CMOS_oDATA[11]                                                                                                                                      ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.171      ; 0.866      ;
; 0.509 ; CMOS_Capture:u2_CMOS_Capture|Pre_CMOS_iDATA[0]                                                                                                                                   ; CMOS_Capture:u2_CMOS_Capture|CMOS_oDATA[8]                                                                                                                                       ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.192      ; 0.896      ;
; 0.523 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[0]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a8~porta_address_reg0    ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.599      ; 1.352      ;
; 0.537 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[9]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~porta_address_reg0    ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.559      ; 1.326      ;
; 0.538 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[5]                                                   ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.401      ; 1.134      ;
; 0.548 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[4]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[4]  ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.149      ; 0.892      ;
; 0.553 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[1]                                                   ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.393      ; 1.141      ;
; 0.554 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[0]                 ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.393      ; 1.142      ;
; 0.563 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[2]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~porta_address_reg0    ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.637      ; 1.430      ;
; 0.587 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[1]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a8~porta_address_reg0    ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.599      ; 1.416      ;
; 0.604 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[2]                 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity9                          ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.048      ; 0.847      ;
; 0.635 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[1]                 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity9                          ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.048      ; 0.878      ;
; 0.638 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[0]                                                   ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.048      ; 0.881      ;
; 0.639 ; CMOS_Capture:u2_CMOS_Capture|mCMOS_VSYNC                                                                                                                                         ; CMOS_Capture:u2_CMOS_Capture|Frame_Cont[0]                                                                                                                                       ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 1.095      ; 1.929      ;
; 0.642 ; CMOS_Capture:u2_CMOS_Capture|mCMOS_VSYNC                                                                                                                                         ; CMOS_Capture:u2_CMOS_Capture|Frame_Cont[3]                                                                                                                                       ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 1.095      ; 1.932      ;
; 0.642 ; CMOS_Capture:u2_CMOS_Capture|mCMOS_VSYNC                                                                                                                                         ; CMOS_Capture:u2_CMOS_Capture|Frame_Cont[2]                                                                                                                                       ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 1.095      ; 1.932      ;
; 0.643 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[3]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a12~porta_address_reg0   ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.765      ; 1.638      ;
; 0.643 ; CMOS_Capture:u2_CMOS_Capture|mCMOS_VSYNC                                                                                                                                         ; CMOS_Capture:u2_CMOS_Capture|Frame_valid                                                                                                                                         ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 1.095      ; 1.933      ;
; 0.644 ; CMOS_Capture:u2_CMOS_Capture|mCMOS_VSYNC                                                                                                                                         ; CMOS_Capture:u2_CMOS_Capture|Frame_Cont[1]                                                                                                                                       ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 1.095      ; 1.934      ;
; 0.645 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[2]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[2]  ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.436      ; 1.276      ;
; 0.657 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[0]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a12~porta_address_reg0   ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.765      ; 1.652      ;
; 0.658 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[1]                 ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.319      ; 1.172      ;
; 0.659 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a12~porta_address_reg0   ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 1.041      ; 1.930      ;
; 0.681 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                                  ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.475      ; 1.351      ;
; 0.682 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[8]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a12~porta_address_reg0   ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.687      ; 1.599      ;
; 0.683 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[3]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a4~porta_address_reg0    ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.622      ; 1.535      ;
; 0.701 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[1]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a12~porta_address_reg0   ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.765      ; 1.696      ;
; 0.710 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[7]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a12~porta_address_reg0   ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.687      ; 1.627      ;
; 0.711 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[0]                 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity9                          ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.048      ; 0.954      ;
; 0.719 ; CMOS_Capture:u2_CMOS_Capture|Frame_Cont[1]                                                                                                                                       ; CMOS_Capture:u2_CMOS_Capture|Frame_Cont[2]                                                                                                                                       ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.049      ; 0.963      ;
; 0.720 ; CMOS_Capture:u2_CMOS_Capture|Frame_Cont[1]                                                                                                                                       ; CMOS_Capture:u2_CMOS_Capture|Frame_Cont[3]                                                                                                                                       ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.049      ; 0.964      ;
; 0.720 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[9]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a12~porta_address_reg0   ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.687      ; 1.637      ;
; 0.732 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[9]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a4~porta_address_reg0    ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.544      ; 1.506      ;
; 0.733 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[6]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[6]  ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.326      ; 1.254      ;
; 0.735 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[2]                 ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.393      ; 1.323      ;
; 0.736 ; CMOS_Capture:u2_CMOS_Capture|Frame_Cont[3]                                                                                                                                       ; CMOS_Capture:u2_CMOS_Capture|Frame_valid                                                                                                                                         ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.049      ; 0.980      ;
; 0.740 ; CMOS_Capture:u2_CMOS_Capture|Frame_Cont[3]                                                                                                                                       ; CMOS_Capture:u2_CMOS_Capture|Frame_Cont[0]                                                                                                                                       ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.049      ; 0.984      ;
; 0.741 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[6]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a4~porta_address_reg0    ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.544      ; 1.515      ;
; 0.743 ; CMOS_Capture:u2_CMOS_Capture|Frame_Cont[2]                                                                                                                                       ; CMOS_Capture:u2_CMOS_Capture|Frame_valid                                                                                                                                         ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.049      ; 0.987      ;
; 0.743 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity9                          ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                       ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.048      ; 0.986      ;
; 0.744 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[1]                 ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.319      ; 1.258      ;
; 0.747 ; CMOS_Capture:u2_CMOS_Capture|Frame_Cont[2]                                                                                                                                       ; CMOS_Capture:u2_CMOS_Capture|Frame_Cont[0]                                                                                                                                       ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.049      ; 0.991      ;
; 0.748 ; CMOS_Capture:u2_CMOS_Capture|Pre_CMOS_iDATA[5]                                                                                                                                   ; CMOS_Capture:u2_CMOS_Capture|CMOS_oDATA[13]                                                                                                                                      ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.155      ; 1.098      ;
; 0.754 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a4~porta_address_reg0    ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.898      ; 1.882      ;
; 0.756 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                       ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.049      ; 1.000      ;
; 0.756 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[0]                 ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.048      ; 0.999      ;
; 0.758 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                       ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.049      ; 1.002      ;
; 0.760 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[1]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~porta_address_reg0    ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.637      ; 1.627      ;
; 0.761 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3                       ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.049      ; 1.005      ;
; 0.761 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                       ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.049      ; 1.005      ;
; 0.762 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                       ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.049      ; 1.006      ;
; 0.762 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~porta_address_reg0    ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.913      ; 1.905      ;
; 0.765 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[2]                 ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.319      ; 1.279      ;
; 0.766 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                      ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.049      ; 1.010      ;
; 0.775 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                       ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.049      ; 1.019      ;
; 0.780 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[3]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[3]  ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.340      ; 1.315      ;
; 0.781 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                      ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.049      ; 1.025      ;
; 0.790 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[3]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a8~porta_address_reg0    ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.599      ; 1.619      ;
; 0.798 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[7]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[7]  ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.326      ; 1.319      ;
; 0.813 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~porta_address_reg0    ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.559      ; 1.602      ;
; 0.838 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[2]                 ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.319      ; 1.352      ;
; 0.856 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[1]                 ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.319      ; 1.370      ;
; 0.857 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[8]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a8~porta_address_reg0    ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.521      ; 1.608      ;
; 0.866 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[4]                                           ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.075      ; 1.136      ;
; 0.871 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[1]                 ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.319      ; 1.385      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                        ; To Node                                                                                                                                                                          ; Launch Clock                                                                 ; Latch Clock                                                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+------------+------------+
; 0.381 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 0.669      ;
; 0.400 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a0                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a0                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a4                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a4                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a3                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a3                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a5                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a5                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a7                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a7                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a6                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a6                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10                      ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11                      ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a1                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a1                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a2                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a2                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.401 ; Sdram_Control_4Port:u_Sdram_Control_4Port|mRD                                                                                                                                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|mRD                                                                                                                                    ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Sdram_Control_4Port:u_Sdram_Control_4Port|mWR                                                                                                                                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|mWR                                                                                                                                    ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Sdram_Control_4Port:u_Sdram_Control_4Port|mLENGTH[8]                                                                                                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|mLENGTH[8]                                                                                                                             ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Sdram_Control_4Port:u_Sdram_Control_4Port|OUT_VALID                                                                                                                              ; Sdram_Control_4Port:u_Sdram_Control_4Port|OUT_VALID                                                                                                                              ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Sdram_Control_4Port:u_Sdram_Control_4Port|mRD_DONE                                                                                                                               ; Sdram_Control_4Port:u_Sdram_Control_4Port|mRD_DONE                                                                                                                               ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Sdram_Control_4Port:u_Sdram_Control_4Port|ST[0]                                                                                                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|ST[0]                                                                                                                                  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10                      ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11                      ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a6                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a6                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a7                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a7                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a5                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a5                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a4                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a4                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a2                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a2                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a0                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a0                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a1                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a1                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|oe4                                                                                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|oe4                                                                                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|rw_flag                                                                                                               ; Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|rw_flag                                                                                                               ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|do_rw                                                                                                                 ; Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|do_rw                                                                                                                 ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|CM_ACK                                                                                                                ; Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|CM_ACK                                                                                                                ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|REF_ACK                                                                                                               ; Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|REF_ACK                                                                                                               ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|rp_shift[3]                                                                                                           ; Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|rp_shift[3]                                                                                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|ex_write                                                                                                              ; Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|ex_write                                                                                                              ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|ex_read                                                                                                               ; Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|ex_read                                                                                                               ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u_Sdram_Control_4Port|control_interface:control1|REF_REQ                                                                                                     ; Sdram_Control_4Port:u_Sdram_Control_4Port|control_interface:control1|REF_REQ                                                                                                     ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u_Sdram_Control_4Port|control_interface:control1|init_timer[0]                                                                                               ; Sdram_Control_4Port:u_Sdram_Control_4Port|control_interface:control1|init_timer[0]                                                                                               ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                        ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                        ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                        ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                        ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                        ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                        ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                        ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                        ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                        ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                        ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                        ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                        ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                        ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                        ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                        ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                        ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                        ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                        ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u_Sdram_Control_4Port|rWR2_ADDR[20]                                                                                                                          ; Sdram_Control_4Port:u_Sdram_Control_4Port|rWR2_ADDR[20]                                                                                                                          ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                        ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                        ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                        ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                        ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                        ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                        ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                        ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                        ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                        ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                        ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3                        ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3                        ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                        ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                        ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                        ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                        ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                        ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                        ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                        ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                        ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u_Sdram_Control_4Port|mWR_DONE                                                                                                                               ; Sdram_Control_4Port:u_Sdram_Control_4Port|mWR_DONE                                                                                                                               ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.407 ; Sdram_Control_4Port:u_Sdram_Control_4Port|mDATAOUT[0]                                                                                                                            ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~porta_datain_reg0      ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.424      ; 1.061      ;
; 0.416 ; Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|do_precharge                                                                                                          ; Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|do_precharge                                                                                                          ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.684      ;
; 0.416 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Read                                                                                                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Read                                                                                                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.684      ;
; 0.416 ; Sdram_Control_4Port:u_Sdram_Control_4Port|control_interface:control1|CMD_ACK                                                                                                     ; Sdram_Control_4Port:u_Sdram_Control_4Port|control_interface:control1|CMD_ACK                                                                                                     ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.684      ;
; 0.417 ; Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|do_load_mode                                                                                                          ; Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|do_load_mode                                                                                                          ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.684      ;
; 0.419 ; Sdram_Control_4Port:u_Sdram_Control_4Port|mDATAOUT[15]                                                                                                                           ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~porta_datain_reg0      ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.424      ; 1.073      ;
; 0.422 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[0]                                                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~porta_address_reg0     ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.422      ; 1.074      ;
; 0.423 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[3]                                                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a11~porta_address_reg0    ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.424      ; 1.077      ;
; 0.429 ; Sdram_Control_4Port:u_Sdram_Control_4Port|mDATAOUT[1]                                                                                                                            ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~porta_datain_reg0      ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.424      ; 1.083      ;
; 0.430 ; Sdram_Control_4Port:u_Sdram_Control_4Port|mDATAOUT[6]                                                                                                                            ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a2~porta_datain_reg0      ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.423      ; 1.083      ;
; 0.436 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[5]                                                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a11~porta_address_reg0    ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.424      ; 1.090      ;
; 0.437 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[2]                                                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~porta_address_reg0     ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.422      ; 1.089      ;
; 0.453 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[3]   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[3]   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.738      ;
; 0.454 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[1]                                                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~porta_address_reg0     ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.422      ; 1.106      ;
; 0.457 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[1]                                                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a11~porta_address_reg0    ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.418      ; 1.105      ;
; 0.457 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[2]                                                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a11~porta_address_reg0    ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.423      ; 1.110      ;
; 0.467 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~porta_address_reg0     ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.422      ; 1.119      ;
; 0.469 ; Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|BA[1]                                                                                                                 ; Sdram_Control_4Port:u_Sdram_Control_4Port|BA[1]                                                                                                                                  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.737      ;
; 0.469 ; Sdram_Control_4Port:u_Sdram_Control_4Port|control_interface:control1|SADDR[20]                                                                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|BA[0]                                                                                                                 ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.737      ;
; 0.469 ; Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|command_delay[4]                                                                                                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|command_delay[3]                                                                                                      ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.737      ;
; 0.469 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[9]                                                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~porta_address_reg0     ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.424      ; 1.123      ;
; 0.469 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a7                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[1]                  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.737      ;
; 0.470 ; Sdram_Control_4Port:u_Sdram_Control_4Port|control_interface:control1|SADDR[21]                                                                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|BA[1]                                                                                                                 ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[8]                                                                                                                               ; Sdram_Control_4Port:u_Sdram_Control_4Port|control_interface:control1|SADDR[8]                                                                                                    ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.737      ;
; 0.470 ; Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|command_delay[5]                                                                                                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|command_delay[4]                                                                                                      ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[1]   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[1]   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.737      ;
; 0.470 ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[16]                                                                                                                              ; Sdram_Control_4Port:u_Sdram_Control_4Port|control_interface:control1|SADDR[16]                                                                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.738      ;
; 0.471 ; Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|BA[0]                                                                                                                 ; Sdram_Control_4Port:u_Sdram_Control_4Port|BA[0]                                                                                                                                  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[10]                                                                                                                              ; Sdram_Control_4Port:u_Sdram_Control_4Port|control_interface:control1|SADDR[10]                                                                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|command_delay[2]                                                                                                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|command_delay[1]                                                                                                      ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|command_delay[1]                                                                                                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|command_delay[0]                                                                                                      ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[7]   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[7]   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[10]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[10]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[3]   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[3]   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity9                           ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                        ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[11] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[11] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.738      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'u_clok_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                             ; To Node                                                                                                                                                                                                                         ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; 0.400 ; color_bar:u_color_bar|v_cnt[5]                                                                                                                                                                        ; color_bar:u_color_bar|v_cnt[5]                                                                                                                                                                                                  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.684      ;
; 0.401 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a6                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a6                                                                       ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11                                            ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11                                                                      ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a5                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a5                                                                       ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a6                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a6                                                                       ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10                                            ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10                                                                      ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9                                                                       ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8                                                                       ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a7                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a7                                                                       ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a3                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a3                                                                       ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a4                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a4                                                                       ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a2                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a2                                                                       ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a1                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a1                                                                       ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a0                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a0                                                                       ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; color_bar:u_color_bar|hs_reg                                                                                                                                                                          ; color_bar:u_color_bar|hs_reg                                                                                                                                                                                                    ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a1                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a1                                                                       ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a5                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a5                                                                       ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a3                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a3                                                                       ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a4                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a4                                                                       ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11                                            ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11                                                                      ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9                                                                       ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10                                            ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10                                                                      ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a7                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a7                                                                       ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8                                                                       ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a0                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a0                                                                       ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a2                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a2                                                                       ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; color_bar:u_color_bar|h_active                                                                                                                                                                        ; color_bar:u_color_bar|h_active                                                                                                                                                                                                  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.437 ; sobel_top:u_sobel_top|YCbCr:u_YCbCr|Y2[0]                                                                                                                                                             ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|shift_ip_3:shift_ip_3_m0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|altsyncram_pja1:altsyncram2|ram_block3a0~porta_datain_reg0  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.432      ; 1.099      ;
; 0.437 ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|shift_ip_3:shift_ip_3_m0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[1] ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|shift_ip_3:shift_ip_3_m0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|altsyncram_pja1:altsyncram2|ram_block3a3~porta_address_reg0 ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.425      ; 1.092      ;
; 0.438 ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|shift_ip_3:shift_ip_3_m0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[1] ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|shift_ip_3:shift_ip_3_m0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|altsyncram_pja1:altsyncram2|ram_block3a3~portb_address_reg0 ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.425      ; 1.093      ;
; 0.447 ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|shift_ip_3:shift_ip_3_m0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[6] ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|shift_ip_3:shift_ip_3_m0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|altsyncram_pja1:altsyncram2|ram_block3a3~porta_address_reg0 ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.425      ; 1.102      ;
; 0.447 ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|shift_ip_3:shift_ip_3_m0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[6] ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|shift_ip_3:shift_ip_3_m0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|altsyncram_pja1:altsyncram2|ram_block3a3~portb_address_reg0 ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.425      ; 1.102      ;
; 0.452 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[11]                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[11]                                                 ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.738      ;
; 0.453 ; sobel_top:u_sobel_top|YCbCr:u_YCbCr|Y2[1]                                                                                                                                                             ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|shift_ip_3:shift_ip_3_m0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|altsyncram_pja1:altsyncram2|ram_block3a0~porta_datain_reg0  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.425      ; 1.108      ;
; 0.453 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[9]                        ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[9]                                                  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.739      ;
; 0.456 ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|shift_ip_3:shift_ip_3_m0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[2] ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|shift_ip_3:shift_ip_3_m0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|altsyncram_pja1:altsyncram2|ram_block3a0~porta_address_reg0 ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.427      ; 1.113      ;
; 0.456 ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|shift_ip_3:shift_ip_3_m0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[2] ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|shift_ip_3:shift_ip_3_m0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|altsyncram_pja1:altsyncram2|ram_block3a0~portb_address_reg0 ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.427      ; 1.113      ;
; 0.456 ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|shift_ip_3:shift_ip_3_m0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[8] ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|shift_ip_3:shift_ip_3_m0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|altsyncram_pja1:altsyncram2|ram_block3a3~porta_address_reg0 ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.425      ; 1.111      ;
; 0.456 ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|shift_ip_3:shift_ip_3_m0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[8] ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|shift_ip_3:shift_ip_3_m0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|altsyncram_pja1:altsyncram2|ram_block3a3~portb_address_reg0 ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.425      ; 1.111      ;
; 0.463 ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|shift_ip_3:shift_ip_3_m0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[7] ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|shift_ip_3:shift_ip_3_m0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|altsyncram_pja1:altsyncram2|ram_block3a0~porta_address_reg0 ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.427      ; 1.120      ;
; 0.463 ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|shift_ip_3:shift_ip_3_m0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[7] ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|shift_ip_3:shift_ip_3_m0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|altsyncram_pja1:altsyncram2|ram_block3a0~portb_address_reg0 ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.427      ; 1.120      ;
; 0.470 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[3]                        ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[3]                                                  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; sobel_top:u_sobel_top|YCbCr:u_YCbCr|RGB_vsync_r[0]                                                                                                                                                    ; sobel_top:u_sobel_top|YCbCr:u_YCbCr|RGB_vsync_r[1]                                                                                                                                                                              ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.738      ;
; 0.471 ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|Y_hsync_r[2]                                                                                                                                  ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|Y_hsync_r[3]                                                                                                                                                            ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|Y_hsync_r[0]                                                                                                                                  ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|Y_hsync_r[1]                                                                                                                                                            ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; sobel_top:u_sobel_top|YCbCr:u_YCbCr|RGB_hsync_r[2]                                                                                                                                                    ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|Y_hsync_r[0]                                                                                                                                                            ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[9]                        ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[9]                                                  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[5]                        ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[5]                                                  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|Y_vsync_r[1]                                                                                                                                  ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|Y_vsync_r[2]                                                                                                                                                            ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; color_bar:u_color_bar|hs_reg                                                                                                                                                                          ; color_bar:u_color_bar|hs_reg_d0                                                                                                                                                                                                 ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[7]                        ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[7]                                                  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; sobel_top:u_sobel_top|YCbCr:u_YCbCr|RGB_vsync_r[2]                                                                                                                                                    ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|Y_vsync_r[0]                                                                                                                                                            ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.739      ;
; 0.472 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[7]                        ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[7]                                                  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.739      ;
; 0.472 ; color_bar:u_color_bar|hs_reg_d0                                                                                                                                                                       ; sobel_top:u_sobel_top|YCbCr:u_YCbCr|RGB_hsync_r[0]                                                                                                                                                                              ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.739      ;
; 0.477 ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|matrix_32[7]                                                                                                                   ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|matrix_31[7]                                                                                                                                             ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.745      ;
; 0.478 ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|matrix_23[3]                                                                                                                   ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|matrix_22[3]                                                                                                                                             ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.746      ;
; 0.478 ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|matrix_32[5]                                                                                                                   ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|matrix_31[5]                                                                                                                                             ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.746      ;
; 0.478 ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|matrix_32[4]                                                                                                                   ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|matrix_31[4]                                                                                                                                             ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.746      ;
; 0.478 ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|matrix_32[3]                                                                                                                   ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|matrix_31[3]                                                                                                                                             ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.746      ;
; 0.479 ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|matrix_12[4]                                                                                                                   ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|matrix_11[4]                                                                                                                                             ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.747      ;
; 0.479 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|parity6                                                ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a0                                                                       ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.746      ;
; 0.480 ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|matrix_12[3]                                                                                                                   ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|matrix_11[3]                                                                                                                                             ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.748      ;
; 0.480 ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|matrix_12[1]                                                                                                                   ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|matrix_11[1]                                                                                                                                             ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.748      ;
; 0.480 ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|matrix_32[1]                                                                                                                   ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|matrix_31[1]                                                                                                                                             ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.748      ;
; 0.480 ; sobel_top:u_sobel_top|YCbCr:u_YCbCr|Y2[5]                                                                                                                                                             ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|shift_ip_3:shift_ip_3_m0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|altsyncram_pja1:altsyncram2|ram_block3a3~porta_datain_reg0  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.423      ; 1.133      ;
; 0.481 ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|shift_ip_3:shift_ip_3_m0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[3] ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|shift_ip_3:shift_ip_3_m0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|altsyncram_pja1:altsyncram2|ram_block3a0~porta_address_reg0 ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.427      ; 1.138      ;
; 0.481 ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|shift_ip_3:shift_ip_3_m0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[3] ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|shift_ip_3:shift_ip_3_m0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|altsyncram_pja1:altsyncram2|ram_block3a0~portb_address_reg0 ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.427      ; 1.138      ;
; 0.491 ; sobel_top:u_sobel_top|YCbCr:u_YCbCr|Y2[1]                                                                                                                                                             ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|matrix_33[1]                                                                                                                                             ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.760      ;
; 0.502 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a5                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[5]                                                                                                   ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.769      ;
; 0.504 ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|shift_ip_3:shift_ip_3_m0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[5] ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|shift_ip_3:shift_ip_3_m0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|altsyncram_pja1:altsyncram2|ram_block3a0~porta_address_reg0 ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.427      ; 1.161      ;
; 0.504 ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|shift_ip_3:shift_ip_3_m0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[5] ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|shift_ip_3:shift_ip_3_m0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|altsyncram_pja1:altsyncram2|ram_block3a0~portb_address_reg0 ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.427      ; 1.161      ;
; 0.517 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a3                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a2~portb_address_reg0                                                    ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.351      ; 1.098      ;
; 0.530 ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|shift_ip_3:shift_ip_3_m0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[8] ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|shift_ip_3:shift_ip_3_m0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|altsyncram_pja1:altsyncram2|ram_block3a0~porta_address_reg0 ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.427      ; 1.187      ;
; 0.530 ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|shift_ip_3:shift_ip_3_m0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[8] ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|shift_ip_3:shift_ip_3_m0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|altsyncram_pja1:altsyncram2|ram_block3a0~portb_address_reg0 ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.427      ; 1.187      ;
; 0.530 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a2                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a2~portb_address_reg0                                                    ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.351      ; 1.111      ;
; 0.533 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a2                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a11~portb_address_reg0                                                   ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.350      ; 1.113      ;
; 0.535 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a11~portb_address_reg0                                                   ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.347      ; 1.112      ;
; 0.539 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a2~portb_address_reg0                                                    ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.346      ; 1.115      ;
; 0.541 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a6                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a2~portb_address_reg0                                                    ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.352      ; 1.123      ;
; 0.542 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a11~portb_address_reg0                                                   ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.347      ; 1.119      ;
; 0.545 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a2                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a11~portb_address_reg0                                                   ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.347      ; 1.122      ;
; 0.546 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~portb_address_reg0                                                    ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.348      ; 1.124      ;
; 0.554 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a1                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a11~portb_address_reg0                                                   ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.347      ; 1.131      ;
; 0.557 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a6                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a11~portb_address_reg0                                                   ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.351      ; 1.138      ;
; 0.559 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a7~portb_address_reg0                                                    ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.335      ; 1.124      ;
; 0.568 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a11~portb_address_reg0                                                   ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.345      ; 1.143      ;
; 0.569 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a4                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a2~portb_address_reg0                                                    ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.352      ; 1.151      ;
; 0.579 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[1]                                        ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|parity6                                                                          ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.846      ;
; 0.582 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[1]                                        ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|parity6                                                                          ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.849      ;
; 0.584 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a7~portb_address_reg0                                                    ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.335      ; 1.149      ;
; 0.587 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a11~portb_address_reg0                                                   ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.345      ; 1.162      ;
; 0.595 ; sobel_top:u_sobel_top|YCbCr:u_YCbCr|Y2[2]                                                                                                                                                             ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|shift_ip_3:shift_ip_3_m0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|altsyncram_pja1:altsyncram2|ram_block3a0~porta_datain_reg0  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.454      ; 1.279      ;
; 0.612 ; color_bar:u_color_bar|v_cnt[5]                                                                                                                                                                        ; color_bar:u_color_bar|v_cnt[0]                                                                                                                                                                                                  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.896      ;
; 0.617 ; color_bar:u_color_bar|v_cnt[5]                                                                                                                                                                        ; color_bar:u_color_bar|v_cnt[1]                                                                                                                                                                                                  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.901      ;
; 0.625 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a3                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[0]                                                                  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.892      ;
; 0.627 ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|Y_hsync_r[1]                                                                                                                                  ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|Y_hsync_r[2]                                                                                                                                                            ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.895      ;
; 0.627 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[2]                                                                  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.894      ;
; 0.628 ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|Y_vsync_r[2]                                                                                                                                  ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|Y_vsync_r[3]                                                                                                                                                            ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.897      ;
; 0.630 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a1                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[0]                                                                  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.897      ;
; 0.633 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11                                            ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[2]                                                                  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.900      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'cmos2_reg_config:cmos_config_1|clock_20k'                                                                                                                                                                                  ;
+-------+--------------------------------------------------------+--------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                              ; To Node                                                ; Launch Clock                             ; Latch Clock                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------+--------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; 0.401 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|sclk         ; cmos2_reg_config:cmos_config_1|i2c_com:u1|sclk         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|reg_sdat     ; cmos2_reg_config:cmos_config_1|i2c_com:u1|reg_sdat     ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cmos2_reg_config:cmos_config_1|config_step.01          ; cmos2_reg_config:cmos_config_1|config_step.01          ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cmos2_reg_config:cmos_config_1|start                   ; cmos2_reg_config:cmos_config_1|start                   ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|tr_end       ; cmos2_reg_config:cmos_config_1|i2c_com:u1|tr_end       ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.073      ; 0.669      ;
; 0.416 ; cmos2_reg_config:cmos_config_1|reg_index[0]            ; cmos2_reg_config:cmos_config_1|reg_index[0]            ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.073      ; 0.684      ;
; 0.462 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|tr_end       ; cmos2_reg_config:cmos_config_1|start                   ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.073      ; 0.730      ;
; 0.463 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|tr_end       ; cmos2_reg_config:cmos_config_1|config_step.01          ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.073      ; 0.731      ;
; 0.491 ; cmos2_reg_config:cmos_config_1|reg_index[8]            ; cmos2_reg_config:cmos_config_1|reg_index[8]            ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.073      ; 0.759      ;
; 0.505 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[5] ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[5] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.073      ; 0.773      ;
; 0.605 ; cmos2_reg_config:cmos_config_1|config_step.01          ; cmos2_reg_config:cmos_config_1|config_step.10          ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.073      ; 0.873      ;
; 0.607 ; cmos2_reg_config:cmos_config_1|config_step.10          ; cmos2_reg_config:cmos_config_1|config_step.00          ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.073      ; 0.875      ;
; 0.708 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|tr_end       ; cmos2_reg_config:cmos_config_1|config_step.10          ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.073      ; 0.976      ;
; 0.718 ; cmos2_reg_config:cmos_config_1|config_step.00          ; cmos2_reg_config:cmos_config_1|config_step.01          ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.073      ; 0.986      ;
; 0.725 ; cmos2_reg_config:cmos_config_1|config_step.01          ; cmos2_reg_config:cmos_config_1|start                   ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.073      ; 0.993      ;
; 0.727 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[4] ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[4] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.073      ; 0.995      ;
; 0.734 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[3] ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[3] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.073      ; 1.002      ;
; 0.736 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[2] ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[2] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.073      ; 1.004      ;
; 0.742 ; cmos2_reg_config:cmos_config_1|reg_index[3]            ; cmos2_reg_config:cmos_config_1|reg_index[3]            ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.073      ; 1.010      ;
; 0.743 ; cmos2_reg_config:cmos_config_1|reg_index[1]            ; cmos2_reg_config:cmos_config_1|reg_index[1]            ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.073      ; 1.011      ;
; 0.754 ; cmos2_reg_config:cmos_config_1|reg_index[6]            ; cmos2_reg_config:cmos_config_1|reg_index[6]            ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.073      ; 1.022      ;
; 0.755 ; cmos2_reg_config:cmos_config_1|reg_index[2]            ; cmos2_reg_config:cmos_config_1|reg_index[2]            ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.073      ; 1.023      ;
; 0.762 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[1] ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[1] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.073      ; 1.030      ;
; 0.765 ; cmos2_reg_config:cmos_config_1|reg_index[7]            ; cmos2_reg_config:cmos_config_1|reg_index[7]            ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.073      ; 1.033      ;
; 0.768 ; cmos2_reg_config:cmos_config_1|reg_index[5]            ; cmos2_reg_config:cmos_config_1|reg_index[5]            ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.073      ; 1.036      ;
; 0.772 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[0] ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[0] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.073      ; 1.040      ;
; 0.798 ; cmos2_reg_config:cmos_config_1|reg_index[7]            ; cmos2_reg_config:cmos_config_1|i2c_data[1]             ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.073      ; 1.066      ;
; 0.899 ; cmos2_reg_config:cmos_config_1|config_step.10          ; cmos2_reg_config:cmos_config_1|start                   ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.073      ; 1.167      ;
; 0.914 ; cmos2_reg_config:cmos_config_1|reg_index[4]            ; cmos2_reg_config:cmos_config_1|reg_index[4]            ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.073      ; 1.182      ;
; 1.016 ; cmos2_reg_config:cmos_config_1|reg_index[0]            ; cmos2_reg_config:cmos_config_1|reg_index[1]            ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.074      ; 1.285      ;
; 1.039 ; cmos2_reg_config:cmos_config_1|reg_index[1]            ; cmos2_reg_config:cmos_config_1|reg_index[2]            ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.073      ; 1.307      ;
; 1.048 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[4] ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[5] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.073      ; 1.316      ;
; 1.054 ; cmos2_reg_config:cmos_config_1|reg_index[1]            ; cmos2_reg_config:cmos_config_1|reg_index[3]            ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.073      ; 1.322      ;
; 1.056 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[3] ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[4] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.073      ; 1.324      ;
; 1.057 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[2] ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[3] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.073      ; 1.325      ;
; 1.061 ; cmos2_reg_config:cmos_config_1|reg_index[3]            ; cmos2_reg_config:cmos_config_1|reg_index[4]            ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.073      ; 1.329      ;
; 1.071 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[0] ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[1] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.073      ; 1.339      ;
; 1.071 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[3] ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[5] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.073      ; 1.339      ;
; 1.076 ; cmos2_reg_config:cmos_config_1|reg_index[3]            ; cmos2_reg_config:cmos_config_1|reg_index[5]            ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.073      ; 1.344      ;
; 1.077 ; cmos2_reg_config:cmos_config_1|reg_index[2]            ; cmos2_reg_config:cmos_config_1|reg_index[3]            ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.073      ; 1.345      ;
; 1.078 ; cmos2_reg_config:cmos_config_1|reg_index[6]            ; cmos2_reg_config:cmos_config_1|reg_index[7]            ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.073      ; 1.346      ;
; 1.083 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[1] ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[2] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.073      ; 1.351      ;
; 1.084 ; cmos2_reg_config:cmos_config_1|reg_index[7]            ; cmos2_reg_config:cmos_config_1|reg_index[8]            ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.073      ; 1.352      ;
; 1.087 ; cmos2_reg_config:cmos_config_1|reg_index[5]            ; cmos2_reg_config:cmos_config_1|reg_index[6]            ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.073      ; 1.355      ;
; 1.094 ; cmos2_reg_config:cmos_config_1|reg_index[7]            ; cmos2_reg_config:cmos_config_1|i2c_data[16]            ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.074      ; 1.363      ;
; 1.098 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[1] ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[3] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.073      ; 1.366      ;
; 1.102 ; cmos2_reg_config:cmos_config_1|reg_index[5]            ; cmos2_reg_config:cmos_config_1|reg_index[7]            ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.073      ; 1.370      ;
; 1.137 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[5] ; cmos2_reg_config:cmos_config_1|i2c_com:u1|tr_end       ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.072      ; 1.404      ;
; 1.160 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[2] ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[4] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.073      ; 1.428      ;
; 1.161 ; cmos2_reg_config:cmos_config_1|reg_index[1]            ; cmos2_reg_config:cmos_config_1|reg_index[4]            ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.073      ; 1.429      ;
; 1.167 ; cmos2_reg_config:cmos_config_1|reg_index[7]            ; cmos2_reg_config:cmos_config_1|i2c_data[19]            ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.074      ; 1.436      ;
; 1.176 ; cmos2_reg_config:cmos_config_1|reg_index[1]            ; cmos2_reg_config:cmos_config_1|reg_index[5]            ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.073      ; 1.444      ;
; 1.178 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[0] ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[2] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.073      ; 1.446      ;
; 1.179 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[2] ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[5] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.073      ; 1.447      ;
; 1.180 ; cmos2_reg_config:cmos_config_1|reg_index[6]            ; cmos2_reg_config:cmos_config_1|reg_index[8]            ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.073      ; 1.448      ;
; 1.183 ; cmos2_reg_config:cmos_config_1|reg_index[2]            ; cmos2_reg_config:cmos_config_1|reg_index[4]            ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.073      ; 1.451      ;
; 1.183 ; cmos2_reg_config:cmos_config_1|reg_index[3]            ; cmos2_reg_config:cmos_config_1|reg_index[6]            ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.073      ; 1.451      ;
; 1.187 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[2] ; cmos2_reg_config:cmos_config_1|i2c_com:u1|sclk         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.072      ; 1.454      ;
; 1.193 ; cmos2_reg_config:cmos_config_1|reg_index[6]            ; cmos2_reg_config:cmos_config_1|i2c_data[6]             ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.074      ; 1.462      ;
; 1.193 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[0] ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[3] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.073      ; 1.461      ;
; 1.196 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[1] ; cmos2_reg_config:cmos_config_1|i2c_com:u1|sclk         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.072      ; 1.463      ;
; 1.198 ; cmos2_reg_config:cmos_config_1|reg_index[3]            ; cmos2_reg_config:cmos_config_1|reg_index[7]            ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.073      ; 1.466      ;
; 1.199 ; cmos2_reg_config:cmos_config_1|reg_index[2]            ; cmos2_reg_config:cmos_config_1|reg_index[5]            ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.073      ; 1.467      ;
; 1.200 ; cmos2_reg_config:cmos_config_1|reg_index[6]            ; cmos2_reg_config:cmos_config_1|i2c_data[19]            ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.074      ; 1.469      ;
; 1.205 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[1] ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[4] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.073      ; 1.473      ;
; 1.209 ; cmos2_reg_config:cmos_config_1|reg_index[5]            ; cmos2_reg_config:cmos_config_1|reg_index[8]            ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.073      ; 1.477      ;
; 1.220 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[1] ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[5] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.073      ; 1.488      ;
; 1.221 ; cmos2_reg_config:cmos_config_1|reg_index[6]            ; cmos2_reg_config:cmos_config_1|i2c_data[7]             ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.074      ; 1.490      ;
; 1.225 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[3] ; cmos2_reg_config:cmos_config_1|i2c_com:u1|tr_end       ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.072      ; 1.492      ;
; 1.232 ; cmos2_reg_config:cmos_config_1|reg_index[0]            ; cmos2_reg_config:cmos_config_1|i2c_data[15]            ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.074      ; 1.501      ;
; 1.262 ; cmos2_reg_config:cmos_config_1|reg_index[4]            ; cmos2_reg_config:cmos_config_1|reg_index[5]            ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.073      ; 1.530      ;
; 1.266 ; cmos2_reg_config:cmos_config_1|reg_conf_done_reg       ; cmos2_reg_config:cmos_config_1|reg_conf_done_reg       ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.073      ; 1.534      ;
; 1.283 ; cmos2_reg_config:cmos_config_1|reg_index[1]            ; cmos2_reg_config:cmos_config_1|reg_index[6]            ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.073      ; 1.551      ;
; 1.289 ; cmos2_reg_config:cmos_config_1|reg_index[4]            ; cmos2_reg_config:cmos_config_1|reg_index[6]            ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.073      ; 1.557      ;
; 1.298 ; cmos2_reg_config:cmos_config_1|reg_index[1]            ; cmos2_reg_config:cmos_config_1|reg_index[7]            ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.073      ; 1.566      ;
; 1.300 ; cmos2_reg_config:cmos_config_1|reg_index[4]            ; cmos2_reg_config:cmos_config_1|i2c_data[12]            ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.075      ; 1.570      ;
; 1.300 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[0] ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[4] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.073      ; 1.568      ;
; 1.305 ; cmos2_reg_config:cmos_config_1|reg_index[2]            ; cmos2_reg_config:cmos_config_1|reg_index[6]            ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.073      ; 1.573      ;
; 1.305 ; cmos2_reg_config:cmos_config_1|reg_index[3]            ; cmos2_reg_config:cmos_config_1|reg_index[8]            ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.073      ; 1.573      ;
; 1.312 ; cmos2_reg_config:cmos_config_1|reg_index[0]            ; cmos2_reg_config:cmos_config_1|reg_index[2]            ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.074      ; 1.581      ;
; 1.315 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[0] ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[5] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.073      ; 1.583      ;
; 1.318 ; cmos2_reg_config:cmos_config_1|start                   ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[3] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.074      ; 1.587      ;
; 1.318 ; cmos2_reg_config:cmos_config_1|start                   ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[5] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.074      ; 1.587      ;
; 1.318 ; cmos2_reg_config:cmos_config_1|start                   ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[0] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.074      ; 1.587      ;
; 1.318 ; cmos2_reg_config:cmos_config_1|start                   ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[1] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.074      ; 1.587      ;
; 1.318 ; cmos2_reg_config:cmos_config_1|start                   ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[2] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.074      ; 1.587      ;
; 1.318 ; cmos2_reg_config:cmos_config_1|start                   ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[4] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.074      ; 1.587      ;
; 1.321 ; cmos2_reg_config:cmos_config_1|reg_index[2]            ; cmos2_reg_config:cmos_config_1|reg_index[7]            ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.073      ; 1.589      ;
; 1.348 ; cmos2_reg_config:cmos_config_1|reg_index[8]            ; cmos2_reg_config:cmos_config_1|i2c_data[1]             ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.073      ; 1.616      ;
; 1.359 ; cmos2_reg_config:cmos_config_1|reg_index[8]            ; cmos2_reg_config:cmos_config_1|i2c_data[10]            ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.074      ; 1.628      ;
; 1.359 ; cmos2_reg_config:cmos_config_1|reg_index[8]            ; cmos2_reg_config:cmos_config_1|i2c_data[19]            ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.074      ; 1.628      ;
; 1.359 ; cmos2_reg_config:cmos_config_1|reg_index[8]            ; cmos2_reg_config:cmos_config_1|i2c_data[7]             ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.074      ; 1.628      ;
; 1.359 ; cmos2_reg_config:cmos_config_1|reg_index[8]            ; cmos2_reg_config:cmos_config_1|i2c_data[6]             ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.074      ; 1.628      ;
; 1.377 ; cmos2_reg_config:cmos_config_1|reg_index[0]            ; cmos2_reg_config:cmos_config_1|i2c_data[1]             ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.074      ; 1.646      ;
; 1.384 ; cmos2_reg_config:cmos_config_1|reg_index[4]            ; cmos2_reg_config:cmos_config_1|reg_index[7]            ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.073      ; 1.652      ;
; 1.389 ; cmos2_reg_config:cmos_config_1|reg_index[0]            ; cmos2_reg_config:cmos_config_1|reg_index[3]            ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.074      ; 1.658      ;
; 1.396 ; cmos2_reg_config:cmos_config_1|reg_index[8]            ; cmos2_reg_config:cmos_config_1|i2c_data[16]            ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.074      ; 1.665      ;
; 1.396 ; cmos2_reg_config:cmos_config_1|reg_index[8]            ; cmos2_reg_config:cmos_config_1|i2c_data[17]            ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.074      ; 1.665      ;
; 1.399 ; cmos2_reg_config:cmos_config_1|reg_index[8]            ; cmos2_reg_config:cmos_config_1|i2c_data[3]             ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.073      ; 1.667      ;
; 1.405 ; cmos2_reg_config:cmos_config_1|reg_index[1]            ; cmos2_reg_config:cmos_config_1|reg_index[8]            ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.073      ; 1.673      ;
+-------+--------------------------------------------------------+--------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'cmos2_reg_config:cmos_config_2|clock_20k'                                                                                                                                                                                  ;
+-------+--------------------------------------------------------+--------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                              ; To Node                                                ; Launch Clock                             ; Latch Clock                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------+--------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; 0.401 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|sclk         ; cmos2_reg_config:cmos_config_2|i2c_com:u1|sclk         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|reg_sdat     ; cmos2_reg_config:cmos_config_2|i2c_com:u1|reg_sdat     ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cmos2_reg_config:cmos_config_2|start                   ; cmos2_reg_config:cmos_config_2|start                   ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cmos2_reg_config:cmos_config_2|config_step.01          ; cmos2_reg_config:cmos_config_2|config_step.01          ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|tr_end       ; cmos2_reg_config:cmos_config_2|i2c_com:u1|tr_end       ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.073      ; 0.669      ;
; 0.416 ; cmos2_reg_config:cmos_config_2|reg_index[0]            ; cmos2_reg_config:cmos_config_2|reg_index[0]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.073      ; 0.684      ;
; 0.474 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[5] ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[5] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.073      ; 0.742      ;
; 0.498 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[1] ; cmos2_reg_config:cmos_config_2|i2c_com:u1|sclk         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.073      ; 0.766      ;
; 0.695 ; cmos2_reg_config:cmos_config_2|config_step.01          ; cmos2_reg_config:cmos_config_2|config_step.10          ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.073      ; 0.963      ;
; 0.720 ; cmos2_reg_config:cmos_config_2|config_step.01          ; cmos2_reg_config:cmos_config_2|start                   ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.073      ; 0.988      ;
; 0.738 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[1] ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[1] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.073      ; 1.006      ;
; 0.739 ; cmos2_reg_config:cmos_config_2|reg_index[3]            ; cmos2_reg_config:cmos_config_2|reg_index[3]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.073      ; 1.007      ;
; 0.740 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[3] ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[3] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.073      ; 1.008      ;
; 0.741 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[4] ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[4] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.073      ; 1.009      ;
; 0.745 ; cmos2_reg_config:cmos_config_2|reg_index[6]            ; cmos2_reg_config:cmos_config_2|reg_index[6]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.073      ; 1.013      ;
; 0.746 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[2] ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[2] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.073      ; 1.014      ;
; 0.750 ; cmos2_reg_config:cmos_config_2|reg_index[7]            ; cmos2_reg_config:cmos_config_2|reg_index[7]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.073      ; 1.018      ;
; 0.753 ; cmos2_reg_config:cmos_config_2|reg_index[4]            ; cmos2_reg_config:cmos_config_2|reg_index[4]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.073      ; 1.021      ;
; 0.755 ; cmos2_reg_config:cmos_config_2|reg_index[2]            ; cmos2_reg_config:cmos_config_2|reg_index[2]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.073      ; 1.023      ;
; 0.765 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[0] ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[0] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.073      ; 1.033      ;
; 0.782 ; cmos2_reg_config:cmos_config_2|config_step.10          ; cmos2_reg_config:cmos_config_2|config_step.00          ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.073      ; 1.050      ;
; 0.879 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[1] ; cmos2_reg_config:cmos_config_2|i2c_com:u1|tr_end       ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.073      ; 1.147      ;
; 0.889 ; cmos2_reg_config:cmos_config_2|reg_index[8]            ; cmos2_reg_config:cmos_config_2|reg_index[8]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.073      ; 1.157      ;
; 0.894 ; cmos2_reg_config:cmos_config_2|config_step.10          ; cmos2_reg_config:cmos_config_2|start                   ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.073      ; 1.162      ;
; 0.896 ; cmos2_reg_config:cmos_config_2|config_step.00          ; cmos2_reg_config:cmos_config_2|config_step.01          ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.073      ; 1.164      ;
; 0.912 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[4] ; cmos2_reg_config:cmos_config_2|i2c_com:u1|reg_sdat     ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.073      ; 1.180      ;
; 0.921 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|tr_end       ; cmos2_reg_config:cmos_config_2|config_step.10          ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.074      ; 1.190      ;
; 0.934 ; cmos2_reg_config:cmos_config_2|reg_index[5]            ; cmos2_reg_config:cmos_config_2|reg_index[5]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.073      ; 1.202      ;
; 0.946 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|tr_end       ; cmos2_reg_config:cmos_config_2|start                   ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.074      ; 1.215      ;
; 0.948 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|tr_end       ; cmos2_reg_config:cmos_config_2|config_step.01          ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.074      ; 1.217      ;
; 0.972 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[5] ; cmos2_reg_config:cmos_config_2|i2c_com:u1|tr_end       ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.073      ; 1.240      ;
; 1.039 ; cmos2_reg_config:cmos_config_2|reg_index[1]            ; cmos2_reg_config:cmos_config_2|reg_index[2]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.073      ; 1.307      ;
; 1.054 ; cmos2_reg_config:cmos_config_2|reg_index[1]            ; cmos2_reg_config:cmos_config_2|reg_index[3]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.073      ; 1.322      ;
; 1.058 ; cmos2_reg_config:cmos_config_2|reg_index[3]            ; cmos2_reg_config:cmos_config_2|reg_index[4]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.073      ; 1.326      ;
; 1.060 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[1] ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[2] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.073      ; 1.328      ;
; 1.061 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[4] ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[5] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.073      ; 1.329      ;
; 1.062 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[0] ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[1] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.073      ; 1.330      ;
; 1.062 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[3] ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[4] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.073      ; 1.330      ;
; 1.066 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[2] ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[3] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.073      ; 1.334      ;
; 1.069 ; cmos2_reg_config:cmos_config_2|reg_index[6]            ; cmos2_reg_config:cmos_config_2|reg_index[7]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.073      ; 1.337      ;
; 1.069 ; cmos2_reg_config:cmos_config_2|reg_index[7]            ; cmos2_reg_config:cmos_config_2|reg_index[8]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.073      ; 1.337      ;
; 1.073 ; cmos2_reg_config:cmos_config_2|reg_index[3]            ; cmos2_reg_config:cmos_config_2|reg_index[5]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.073      ; 1.341      ;
; 1.075 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[1] ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[3] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.073      ; 1.343      ;
; 1.075 ; cmos2_reg_config:cmos_config_2|reg_index[4]            ; cmos2_reg_config:cmos_config_2|reg_index[5]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.073      ; 1.343      ;
; 1.077 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[3] ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[5] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.073      ; 1.345      ;
; 1.079 ; cmos2_reg_config:cmos_config_2|reg_index[2]            ; cmos2_reg_config:cmos_config_2|reg_index[3]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.073      ; 1.347      ;
; 1.105 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[3] ; cmos2_reg_config:cmos_config_2|i2c_com:u1|tr_end       ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.073      ; 1.373      ;
; 1.133 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[0] ; cmos2_reg_config:cmos_config_2|i2c_com:u1|sclk         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.073      ; 1.401      ;
; 1.159 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[0] ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[2] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.073      ; 1.427      ;
; 1.161 ; cmos2_reg_config:cmos_config_2|reg_index[1]            ; cmos2_reg_config:cmos_config_2|reg_index[4]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.073      ; 1.429      ;
; 1.169 ; cmos2_reg_config:cmos_config_2|reg_index[6]            ; cmos2_reg_config:cmos_config_2|reg_index[8]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.073      ; 1.437      ;
; 1.173 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[2] ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[4] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.073      ; 1.441      ;
; 1.176 ; cmos2_reg_config:cmos_config_2|reg_index[1]            ; cmos2_reg_config:cmos_config_2|reg_index[5]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.073      ; 1.444      ;
; 1.179 ; cmos2_reg_config:cmos_config_2|reg_index[4]            ; cmos2_reg_config:cmos_config_2|reg_index[6]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.073      ; 1.447      ;
; 1.180 ; cmos2_reg_config:cmos_config_2|reg_index[3]            ; cmos2_reg_config:cmos_config_2|reg_index[6]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.073      ; 1.448      ;
; 1.182 ; cmos2_reg_config:cmos_config_2|reg_index[2]            ; cmos2_reg_config:cmos_config_2|reg_index[4]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.073      ; 1.450      ;
; 1.182 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[1] ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[4] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.073      ; 1.450      ;
; 1.184 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[0] ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[3] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.073      ; 1.452      ;
; 1.188 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[2] ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[5] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.073      ; 1.456      ;
; 1.195 ; cmos2_reg_config:cmos_config_2|reg_index[3]            ; cmos2_reg_config:cmos_config_2|reg_index[7]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.073      ; 1.463      ;
; 1.197 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[1] ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[5] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.073      ; 1.465      ;
; 1.197 ; cmos2_reg_config:cmos_config_2|reg_index[4]            ; cmos2_reg_config:cmos_config_2|reg_index[7]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.073      ; 1.465      ;
; 1.201 ; cmos2_reg_config:cmos_config_2|reg_index[2]            ; cmos2_reg_config:cmos_config_2|reg_index[5]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.073      ; 1.469      ;
; 1.204 ; cmos2_reg_config:cmos_config_2|reg_index[0]            ; cmos2_reg_config:cmos_config_2|i2c_data[15]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.072      ; 1.471      ;
; 1.230 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[5] ; cmos2_reg_config:cmos_config_2|i2c_com:u1|reg_sdat     ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.073      ; 1.498      ;
; 1.238 ; cmos2_reg_config:cmos_config_2|reg_index[5]            ; cmos2_reg_config:cmos_config_2|reg_index[6]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.073      ; 1.506      ;
; 1.240 ; cmos2_reg_config:cmos_config_2|reg_conf_done_reg       ; cmos2_reg_config:cmos_config_2|reg_conf_done_reg       ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.073      ; 1.508      ;
; 1.254 ; cmos2_reg_config:cmos_config_2|reg_index[0]            ; cmos2_reg_config:cmos_config_2|reg_index[2]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.073      ; 1.522      ;
; 1.271 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[2] ; cmos2_reg_config:cmos_config_2|i2c_com:u1|sclk         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.073      ; 1.539      ;
; 1.281 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[2] ; cmos2_reg_config:cmos_config_2|i2c_com:u1|tr_end       ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.073      ; 1.549      ;
; 1.281 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[0] ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[4] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.073      ; 1.549      ;
; 1.283 ; cmos2_reg_config:cmos_config_2|reg_index[1]            ; cmos2_reg_config:cmos_config_2|reg_index[6]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.073      ; 1.551      ;
; 1.284 ; cmos2_reg_config:cmos_config_2|reg_index[6]            ; cmos2_reg_config:cmos_config_2|i2c_data[17]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.073      ; 1.552      ;
; 1.298 ; cmos2_reg_config:cmos_config_2|reg_index[1]            ; cmos2_reg_config:cmos_config_2|reg_index[7]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.073      ; 1.566      ;
; 1.301 ; cmos2_reg_config:cmos_config_2|reg_index[4]            ; cmos2_reg_config:cmos_config_2|reg_index[8]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.073      ; 1.569      ;
; 1.302 ; cmos2_reg_config:cmos_config_2|reg_index[3]            ; cmos2_reg_config:cmos_config_2|reg_index[8]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.073      ; 1.570      ;
; 1.304 ; cmos2_reg_config:cmos_config_2|reg_index[5]            ; cmos2_reg_config:cmos_config_2|reg_index[7]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.073      ; 1.572      ;
; 1.304 ; cmos2_reg_config:cmos_config_2|reg_index[2]            ; cmos2_reg_config:cmos_config_2|reg_index[6]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.073      ; 1.572      ;
; 1.306 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[0] ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[5] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.073      ; 1.574      ;
; 1.323 ; cmos2_reg_config:cmos_config_2|reg_index[2]            ; cmos2_reg_config:cmos_config_2|reg_index[7]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.073      ; 1.591      ;
; 1.344 ; cmos2_reg_config:cmos_config_2|reg_index[7]            ; cmos2_reg_config:cmos_config_2|i2c_data[16]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.073      ; 1.612      ;
; 1.347 ; cmos2_reg_config:cmos_config_2|reg_index[0]            ; cmos2_reg_config:cmos_config_2|reg_index[3]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.073      ; 1.615      ;
; 1.353 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[0] ; cmos2_reg_config:cmos_config_2|i2c_com:u1|tr_end       ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.073      ; 1.621      ;
; 1.360 ; cmos2_reg_config:cmos_config_2|reg_index[7]            ; cmos2_reg_config:cmos_config_2|i2c_data[13]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.068      ; 1.623      ;
; 1.360 ; cmos2_reg_config:cmos_config_2|reg_index[5]            ; cmos2_reg_config:cmos_config_2|reg_index[8]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.073      ; 1.628      ;
; 1.366 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[4] ; cmos2_reg_config:cmos_config_2|i2c_com:u1|tr_end       ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.073      ; 1.634      ;
; 1.376 ; cmos2_reg_config:cmos_config_2|reg_index[0]            ; cmos2_reg_config:cmos_config_2|reg_index[4]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.073      ; 1.644      ;
; 1.387 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[3] ; cmos2_reg_config:cmos_config_2|i2c_com:u1|sclk         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.073      ; 1.655      ;
; 1.390 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[4] ; cmos2_reg_config:cmos_config_2|i2c_com:u1|sclk         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.073      ; 1.658      ;
; 1.394 ; cmos2_reg_config:cmos_config_2|reg_index[5]            ; cmos2_reg_config:cmos_config_2|i2c_data[20]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.073      ; 1.662      ;
; 1.405 ; cmos2_reg_config:cmos_config_2|reg_index[1]            ; cmos2_reg_config:cmos_config_2|reg_index[8]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.073      ; 1.673      ;
; 1.426 ; cmos2_reg_config:cmos_config_2|reg_index[2]            ; cmos2_reg_config:cmos_config_2|reg_index[8]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.073      ; 1.694      ;
; 1.436 ; cmos2_reg_config:cmos_config_2|reg_index[6]            ; cmos2_reg_config:cmos_config_2|i2c_data[13]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.068      ; 1.699      ;
; 1.465 ; cmos2_reg_config:cmos_config_2|reg_index[6]            ; cmos2_reg_config:cmos_config_2|i2c_data[3]             ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.070      ; 1.730      ;
; 1.468 ; cmos2_reg_config:cmos_config_2|reg_index[7]            ; cmos2_reg_config:cmos_config_2|i2c_data[1]             ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.075      ; 1.738      ;
; 1.469 ; cmos2_reg_config:cmos_config_2|reg_index[0]            ; cmos2_reg_config:cmos_config_2|reg_index[5]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.073      ; 1.737      ;
; 1.476 ; Reset_Delay:u_Reset_Delay|oRST_1                       ; cmos2_reg_config:cmos_config_2|i2c_data[3]             ; CLOCK_50                                 ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.765      ; 2.466      ;
; 1.481 ; cmos2_reg_config:cmos_config_2|reg_index[1]            ; cmos2_reg_config:cmos_config_2|reg_index[1]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.073      ; 1.749      ;
; 1.484 ; cmos2_reg_config:cmos_config_2|reg_index[6]            ; cmos2_reg_config:cmos_config_2|i2c_data[7]             ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.073      ; 1.752      ;
; 1.489 ; cmos2_reg_config:cmos_config_2|reg_index[6]            ; cmos2_reg_config:cmos_config_2|i2c_data[4]             ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.069      ; 1.753      ;
+-------+--------------------------------------------------------+--------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                                       ;
+-------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                             ; To Node                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.402 ; Reset_Delay:u_Reset_Delay|oRST_0                                      ; Reset_Delay:u_Reset_Delay|oRST_0                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; seg_dynamic:u_seg_dynamic|SEL_NUM[1]                                  ; seg_dynamic:u_seg_dynamic|SEL_NUM[1]                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; seg_dynamic:u_seg_dynamic|SEL_NUM[2]                                  ; seg_dynamic:u_seg_dynamic|SEL_NUM[2]                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[43] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[43] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[41] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[41] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[42] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[42] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[39] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[39] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[38] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[38] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[37] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[37] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[35] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[35] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[33] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[33] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[34] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[34] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[31] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[31] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[29] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[29] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[30] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[30] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[27] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[27] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[25] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[25] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[26] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[26] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[23] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[23] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[22] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[22] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[21] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[21] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[1]  ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.669      ;
; 0.417 ; Reset_Delay:u_Reset_Delay|Cont[0]                                     ; Reset_Delay:u_Reset_Delay|Cont[0]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.684      ;
; 0.417 ; seg_dynamic:u_seg_dynamic|SEL_NUM[0]                                  ; seg_dynamic:u_seg_dynamic|SEL_NUM[0]                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.684      ;
; 0.417 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[40] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[40] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.684      ;
; 0.417 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[36] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[36] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.684      ;
; 0.417 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[32] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[32] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.684      ;
; 0.417 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[28] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[28] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.684      ;
; 0.417 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[24] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[24] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.684      ;
; 0.417 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[20] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[20] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.684      ;
; 0.448 ; seg_dynamic:u_seg_dynamic|dot_disp                                    ; seg_dynamic:u_seg_dynamic|seg_d0[7]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.716      ;
; 0.457 ; key:u_key|timer[19]                                                   ; key:u_key|timer[19]                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.724      ;
; 0.469 ; Reset_Delay:u_Reset_Delay|Cont[21]                                    ; Reset_Delay:u_Reset_Delay|Cont[21]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.737      ;
; 0.471 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[36] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[37] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.738      ;
; 0.472 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[40] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[41] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.739      ;
; 0.478 ; seg_dynamic:u_seg_dynamic|SEL_NUM[2]                                  ; seg_dynamic:u_seg_dynamic|SEL_NUM[1]                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.745      ;
; 0.483 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[28] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[29] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.750      ;
; 0.483 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[20] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[21] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.750      ;
; 0.499 ; seg_dynamic:u_seg_dynamic|DIG_NUM[3]                                  ; seg_dynamic:u_seg_dynamic|seg_d0[4]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.767      ;
; 0.499 ; seg_dynamic:u_seg_dynamic|DIG_NUM[3]                                  ; seg_dynamic:u_seg_dynamic|seg_d0[3]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.767      ;
; 0.499 ; seg_dynamic:u_seg_dynamic|DIG_NUM[3]                                  ; seg_dynamic:u_seg_dynamic|seg_d0[2]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.767      ;
; 0.499 ; seg_dynamic:u_seg_dynamic|DIG_NUM[3]                                  ; seg_dynamic:u_seg_dynamic|seg_d0[1]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.767      ;
; 0.500 ; seg_dynamic:u_seg_dynamic|SEL_NUM[2]                                  ; seg_dynamic:u_seg_dynamic|SEL_NUM_d1[2]                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.767      ;
; 0.501 ; seg_dynamic:u_seg_dynamic|DIG_NUM[3]                                  ; seg_dynamic:u_seg_dynamic|seg_d0[6]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.769      ;
; 0.501 ; seg_dynamic:u_seg_dynamic|DIG_NUM[3]                                  ; seg_dynamic:u_seg_dynamic|seg_d0[0]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.769      ;
; 0.506 ; seg_dynamic:u_seg_dynamic|SEL_NUM[0]                                  ; seg_dynamic:u_seg_dynamic|SEL_NUM_d1[0]                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.773      ;
; 0.523 ; seg_dynamic:u_seg_dynamic|DIG_NUM[3]                                  ; seg_dynamic:u_seg_dynamic|seg_d0[5]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.791      ;
; 0.600 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[18] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[19] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.867      ;
; 0.601 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[10] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.868      ;
; 0.601 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[9]  ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.868      ;
; 0.602 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[5]  ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.869      ;
; 0.603 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[4]  ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.870      ;
; 0.604 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[7]  ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.871      ;
; 0.619 ; seg_dynamic:u_seg_dynamic|SEL_NUM_d1[2]                               ; seg_dynamic:u_seg_dynamic|sel_d0[0]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.886      ;
; 0.621 ; seg_dynamic:u_seg_dynamic|SEL_NUM_d1[2]                               ; seg_dynamic:u_seg_dynamic|sel_d0[4]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.888      ;
; 0.622 ; seg_dynamic:u_seg_dynamic|SEL_NUM_d1[2]                               ; seg_dynamic:u_seg_dynamic|sel_d0[5]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.889      ;
; 0.638 ; seg_dynamic:u_seg_dynamic|SEL_NUM_d1[2]                               ; seg_dynamic:u_seg_dynamic|sel_d0[2]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.905      ;
; 0.638 ; seg_dynamic:u_seg_dynamic|SEL_NUM_d1[2]                               ; seg_dynamic:u_seg_dynamic|sel_d0[1]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.905      ;
; 0.640 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[39] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[40] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.907      ;
; 0.641 ; seg_dynamic:u_seg_dynamic|SEL_NUM_d1[2]                               ; seg_dynamic:u_seg_dynamic|sel_d0[3]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.908      ;
; 0.650 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[30] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|hun[2]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.917      ;
; 0.666 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[28] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|hun[0]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.932      ;
; 0.677 ; seg_dynamic:u_seg_dynamic|SEL_NUM[1]                                  ; seg_dynamic:u_seg_dynamic|SEL_NUM_d1[1]                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.944      ;
; 0.690 ; Reset_Delay:u_Reset_Delay|Cont[10]                                    ; Reset_Delay:u_Reset_Delay|Cont[10]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.957      ;
; 0.691 ; Reset_Delay:u_Reset_Delay|Cont[8]                                     ; Reset_Delay:u_Reset_Delay|Cont[8]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.958      ;
; 0.691 ; Reset_Delay:u_Reset_Delay|Cont[6]                                     ; Reset_Delay:u_Reset_Delay|Cont[6]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.958      ;
; 0.691 ; Reset_Delay:u_Reset_Delay|Cont[16]                                    ; Reset_Delay:u_Reset_Delay|Cont[16]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.959      ;
; 0.691 ; Reset_Delay:u_Reset_Delay|Cont[12]                                    ; Reset_Delay:u_Reset_Delay|Cont[12]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.959      ;
; 0.691 ; Reset_Delay:u_Reset_Delay|Cont[14]                                    ; Reset_Delay:u_Reset_Delay|Cont[14]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.959      ;
; 0.692 ; key:u_key|timer[10]                                                   ; key:u_key|timer[10]                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.959      ;
; 0.693 ; key:u_key|timer[13]                                                   ; key:u_key|timer[13]                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.960      ;
; 0.694 ; key:u_key|timer[5]                                                    ; key:u_key|timer[5]                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.960      ;
; 0.694 ; key:u_key|timer[6]                                                    ; key:u_key|timer[6]                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.960      ;
; 0.694 ; key:u_key|timer[7]                                                    ; key:u_key|timer[7]                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.960      ;
; 0.694 ; key:u_key|timer[8]                                                    ; key:u_key|timer[8]                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.960      ;
; 0.694 ; key:u_key|timer[12]                                                   ; key:u_key|timer[12]                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.961      ;
; 0.695 ; Reset_Delay:u_Reset_Delay|Cont[9]                                     ; Reset_Delay:u_Reset_Delay|Cont[9]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.962      ;
; 0.695 ; Reset_Delay:u_Reset_Delay|Cont[18]                                    ; Reset_Delay:u_Reset_Delay|Cont[18]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.963      ;
; 0.695 ; Reset_Delay:u_Reset_Delay|Cont[17]                                    ; Reset_Delay:u_Reset_Delay|Cont[17]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.963      ;
; 0.695 ; key:u_key|timer[2]                                                    ; key:u_key|timer[2]                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.961      ;
; 0.695 ; key:u_key|timer[14]                                                   ; key:u_key|timer[14]                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.962      ;
; 0.696 ; Reset_Delay:u_Reset_Delay|Cont[13]                                    ; Reset_Delay:u_Reset_Delay|Cont[13]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.964      ;
; 0.696 ; key:u_key|timer[18]                                                   ; key:u_key|timer[18]                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.963      ;
; 0.696 ; key:u_key|timer[4]                                                    ; key:u_key|timer[4]                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.962      ;
; 0.696 ; key:u_key|timer[15]                                                   ; key:u_key|timer[15]                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.963      ;
; 0.697 ; Reset_Delay:u_Reset_Delay|Cont[5]                                     ; Reset_Delay:u_Reset_Delay|Cont[5]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.964      ;
; 0.697 ; Reset_Delay:u_Reset_Delay|Cont[7]                                     ; Reset_Delay:u_Reset_Delay|Cont[7]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.964      ;
; 0.697 ; Reset_Delay:u_Reset_Delay|Cont[15]                                    ; Reset_Delay:u_Reset_Delay|Cont[15]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.965      ;
; 0.697 ; key:u_key|timer[11]                                                   ; key:u_key|timer[11]                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.964      ;
; 0.699 ; Reset_Delay:u_Reset_Delay|Cont[19]                                    ; Reset_Delay:u_Reset_Delay|Cont[19]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.967      ;
; 0.699 ; key:u_key|timer[1]                                                    ; key:u_key|timer[1]                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.965      ;
; 0.700 ; key:u_key|timer[17]                                                   ; key:u_key|timer[17]                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.967      ;
; 0.703 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|cnt_shift[3]   ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|cnt_shift[3]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.970      ;
; 0.705 ; seg_dynamic:u_seg_dynamic|cnt_1ms[13]                                 ; seg_dynamic:u_seg_dynamic|cnt_1ms[13]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.972      ;
; 0.705 ; seg_dynamic:u_seg_dynamic|cnt_1ms[3]                                  ; seg_dynamic:u_seg_dynamic|cnt_1ms[3]                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.972      ;
; 0.706 ; seg_dynamic:u_seg_dynamic|cnt_1ms[11]                                 ; seg_dynamic:u_seg_dynamic|cnt_1ms[11]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.973      ;
; 0.706 ; seg_dynamic:u_seg_dynamic|cnt_1ms[5]                                  ; seg_dynamic:u_seg_dynamic|cnt_1ms[5]                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.973      ;
; 0.707 ; key:u_key|timer[16]                                                   ; key:u_key|timer[16]                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.974      ;
; 0.708 ; key:u_key|timer[9]                                                    ; key:u_key|timer[9]                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.974      ;
; 0.709 ; Reset_Delay:u_Reset_Delay|Cont[20]                                    ; Reset_Delay:u_Reset_Delay|Cont[20]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.977      ;
+-------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CMOS1_PCLK'                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                        ; To Node                                                                                                                                                                          ; Launch Clock                             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+-------------+--------------+------------+------------+
; 0.430 ; CMOS_Capture:u1_CMOS_Capture|Frame_Cont[1]                                                                                                                                       ; CMOS_Capture:u1_CMOS_Capture|Frame_Cont[1]                                                                                                                                       ; CMOS1_PCLK                               ; CMOS1_PCLK  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; CMOS_Capture:u1_CMOS_Capture|Frame_valid                                                                                                                                         ; CMOS_Capture:u1_CMOS_Capture|Frame_valid                                                                                                                                         ; CMOS1_PCLK                               ; CMOS1_PCLK  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; CMOS_Capture:u1_CMOS_Capture|Frame_Cont[0]                                                                                                                                       ; CMOS_Capture:u1_CMOS_Capture|Frame_Cont[0]                                                                                                                                       ; CMOS1_PCLK                               ; CMOS1_PCLK  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; CMOS_Capture:u1_CMOS_Capture|Frame_Cont[3]                                                                                                                                       ; CMOS_Capture:u1_CMOS_Capture|Frame_Cont[3]                                                                                                                                       ; CMOS1_PCLK                               ; CMOS1_PCLK  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3                       ; CMOS1_PCLK                               ; CMOS1_PCLK  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                       ; CMOS1_PCLK                               ; CMOS1_PCLK  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                       ; CMOS1_PCLK                               ; CMOS1_PCLK  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                       ; CMOS1_PCLK                               ; CMOS1_PCLK  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                       ; CMOS1_PCLK                               ; CMOS1_PCLK  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                      ; CMOS1_PCLK                               ; CMOS1_PCLK  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                      ; CMOS1_PCLK                               ; CMOS1_PCLK  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; CMOS_Capture:u1_CMOS_Capture|Frame_Cont[2]                                                                                                                                       ; CMOS_Capture:u1_CMOS_Capture|Frame_Cont[2]                                                                                                                                       ; CMOS1_PCLK                               ; CMOS1_PCLK  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                       ; CMOS1_PCLK                               ; CMOS1_PCLK  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                       ; CMOS1_PCLK                               ; CMOS1_PCLK  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                       ; CMOS1_PCLK                               ; CMOS1_PCLK  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                       ; CMOS1_PCLK                               ; CMOS1_PCLK  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                       ; CMOS1_PCLK                               ; CMOS1_PCLK  ; 0.000        ; 0.044      ; 0.669      ;
; 0.445 ; CMOS_Capture:u1_CMOS_Capture|byte_state                                                                                                                                          ; CMOS_Capture:u1_CMOS_Capture|byte_state                                                                                                                                          ; CMOS1_PCLK                               ; CMOS1_PCLK  ; 0.000        ; 0.044      ; 0.684      ;
; 0.445 ; CMOS_Capture:u1_CMOS_Capture|CMOS_oCLK                                                                                                                                           ; CMOS_Capture:u1_CMOS_Capture|CMOS_oCLK                                                                                                                                           ; CMOS1_PCLK                               ; CMOS1_PCLK  ; 0.000        ; 0.044      ; 0.684      ;
; 0.446 ; CMOS_Capture:u1_CMOS_Capture|Pre_CMOS_iDATA[3]                                                                                                                                   ; CMOS_Capture:u1_CMOS_Capture|CMOS_oDATA[11]                                                                                                                                      ; CMOS1_PCLK                               ; CMOS1_PCLK  ; 0.000        ; 0.097      ; 0.738      ;
; 0.447 ; CMOS_Capture:u1_CMOS_Capture|Pre_CMOS_iDATA[2]                                                                                                                                   ; CMOS_Capture:u1_CMOS_Capture|CMOS_oDATA[10]                                                                                                                                      ; CMOS1_PCLK                               ; CMOS1_PCLK  ; 0.000        ; 0.097      ; 0.739      ;
; 0.448 ; CMOS_Capture:u1_CMOS_Capture|Pre_CMOS_iDATA[1]                                                                                                                                   ; CMOS_Capture:u1_CMOS_Capture|CMOS_oDATA[9]                                                                                                                                       ; CMOS1_PCLK                               ; CMOS1_PCLK  ; 0.000        ; 0.097      ; 0.740      ;
; 0.471 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a12~porta_address_reg0   ; CMOS1_PCLK                               ; CMOS1_PCLK  ; 0.000        ; 0.622      ; 1.323      ;
; 0.480 ; CMOS_Capture:u1_CMOS_Capture|Pre_CMOS_iDATA[0]                                                                                                                                   ; CMOS_Capture:u1_CMOS_Capture|CMOS_oDATA[8]                                                                                                                                       ; CMOS1_PCLK                               ; CMOS1_PCLK  ; 0.000        ; 0.062      ; 0.737      ;
; 0.481 ; CMOS_Capture:u1_CMOS_Capture|Pre_CMOS_iDATA[4]                                                                                                                                   ; CMOS_Capture:u1_CMOS_Capture|CMOS_oDATA[12]                                                                                                                                      ; CMOS1_PCLK                               ; CMOS1_PCLK  ; 0.000        ; 0.062      ; 0.738      ;
; 0.481 ; CMOS_Capture:u1_CMOS_Capture|Pre_CMOS_iDATA[5]                                                                                                                                   ; CMOS_Capture:u1_CMOS_Capture|CMOS_oDATA[13]                                                                                                                                      ; CMOS1_PCLK                               ; CMOS1_PCLK  ; 0.000        ; 0.062      ; 0.738      ;
; 0.483 ; CMOS_Capture:u1_CMOS_Capture|Pre_CMOS_iDATA[6]                                                                                                                                   ; CMOS_Capture:u1_CMOS_Capture|CMOS_oDATA[14]                                                                                                                                      ; CMOS1_PCLK                               ; CMOS1_PCLK  ; 0.000        ; 0.062      ; 0.740      ;
; 0.492 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[0]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[0]  ; CMOS1_PCLK                               ; CMOS1_PCLK  ; 0.000        ; 0.050      ; 0.737      ;
; 0.503 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity9                          ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                       ; CMOS1_PCLK                               ; CMOS1_PCLK  ; 0.000        ; 0.050      ; 0.748      ;
; 0.507 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[9]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~porta_address_reg0    ; CMOS1_PCLK                               ; CMOS1_PCLK  ; 0.000        ; 0.926      ; 1.663      ;
; 0.533 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[2]                 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity9                          ; CMOS1_PCLK                               ; CMOS1_PCLK  ; 0.000        ; 0.447      ; 1.175      ;
; 0.548 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[2]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a4~porta_address_reg0    ; CMOS1_PCLK                               ; CMOS1_PCLK  ; 0.000        ; 0.607      ; 1.385      ;
; 0.570 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[3]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a8~porta_address_reg0    ; CMOS1_PCLK                               ; CMOS1_PCLK  ; 0.000        ; 0.836      ; 1.636      ;
; 0.573 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[8]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[8]  ; CMOS1_PCLK                               ; CMOS1_PCLK  ; 0.000        ; 0.142      ; 0.910      ;
; 0.575 ; CMOS_Capture:u1_CMOS_Capture|Pre_CMOS_iDATA[7]                                                                                                                                   ; CMOS_Capture:u1_CMOS_Capture|CMOS_oDATA[15]                                                                                                                                      ; CMOS1_PCLK                               ; CMOS1_PCLK  ; 0.000        ; 0.097      ; 0.867      ;
; 0.582 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a8~porta_address_reg0    ; CMOS1_PCLK                               ; CMOS1_PCLK  ; 0.000        ; 0.802      ; 1.614      ;
; 0.593 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[2]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~porta_address_reg0    ; CMOS1_PCLK                               ; CMOS1_PCLK  ; 0.000        ; 0.926      ; 1.749      ;
; 0.594 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[1]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[1]                                           ; CMOS1_PCLK                               ; CMOS1_PCLK  ; 0.000        ; 0.098      ; 0.887      ;
; 0.595 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[7]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a8~porta_address_reg0    ; CMOS1_PCLK                               ; CMOS1_PCLK  ; 0.000        ; 0.836      ; 1.661      ;
; 0.599 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[1]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a4~porta_address_reg0    ; CMOS1_PCLK                               ; CMOS1_PCLK  ; 0.000        ; 0.641      ; 1.470      ;
; 0.601 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[9]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a4~porta_address_reg0    ; CMOS1_PCLK                               ; CMOS1_PCLK  ; 0.000        ; 0.607      ; 1.438      ;
; 0.624 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a8~porta_address_reg0    ; CMOS1_PCLK                               ; CMOS1_PCLK  ; 0.000        ; 0.802      ; 1.656      ;
; 0.627 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[8]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a4~porta_address_reg0    ; CMOS1_PCLK                               ; CMOS1_PCLK  ; 0.000        ; 0.607      ; 1.464      ;
; 0.635 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[9]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a8~porta_address_reg0    ; CMOS1_PCLK                               ; CMOS1_PCLK  ; 0.000        ; 0.802      ; 1.667      ;
; 0.636 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                       ; CMOS1_PCLK                               ; CMOS1_PCLK  ; 0.000        ; 0.104      ; 0.935      ;
; 0.663 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[7]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~porta_address_reg0    ; CMOS1_PCLK                               ; CMOS1_PCLK  ; 0.000        ; 0.960      ; 1.853      ;
; 0.684 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[1]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a8~porta_address_reg0    ; CMOS1_PCLK                               ; CMOS1_PCLK  ; 0.000        ; 0.836      ; 1.750      ;
; 0.694 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[3]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~porta_address_reg0    ; CMOS1_PCLK                               ; CMOS1_PCLK  ; 0.000        ; 0.960      ; 1.884      ;
; 0.696 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[10]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a12~porta_address_reg0   ; CMOS1_PCLK                               ; CMOS1_PCLK  ; 0.000        ; 0.656      ; 1.582      ;
; 0.705 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                       ; CMOS1_PCLK                               ; CMOS1_PCLK  ; 0.000        ; 0.051      ; 0.951      ;
; 0.719 ; CMOS_Capture:u1_CMOS_Capture|Frame_Cont[1]                                                                                                                                       ; CMOS_Capture:u1_CMOS_Capture|Frame_Cont[2]                                                                                                                                       ; CMOS1_PCLK                               ; CMOS1_PCLK  ; 0.000        ; 0.050      ; 0.964      ;
; 0.719 ; CMOS_Capture:u1_CMOS_Capture|Frame_Cont[1]                                                                                                                                       ; CMOS_Capture:u1_CMOS_Capture|Frame_Cont[3]                                                                                                                                       ; CMOS1_PCLK                               ; CMOS1_PCLK  ; 0.000        ; 0.050      ; 0.964      ;
; 0.726 ; cmos2_reg_config:cmos_config_1|reg_conf_done_reg                                                                                                                                 ; CMOS_Capture:u1_CMOS_Capture|Frame_Cont[1]                                                                                                                                       ; cmos2_reg_config:cmos_config_1|clock_20k ; CMOS1_PCLK  ; 0.000        ; 0.657      ; 1.608      ;
; 0.727 ; cmos2_reg_config:cmos_config_1|reg_conf_done_reg                                                                                                                                 ; CMOS_Capture:u1_CMOS_Capture|Frame_valid                                                                                                                                         ; cmos2_reg_config:cmos_config_1|clock_20k ; CMOS1_PCLK  ; 0.000        ; 0.657      ; 1.609      ;
; 0.727 ; cmos2_reg_config:cmos_config_1|reg_conf_done_reg                                                                                                                                 ; CMOS_Capture:u1_CMOS_Capture|Frame_Cont[3]                                                                                                                                       ; cmos2_reg_config:cmos_config_1|clock_20k ; CMOS1_PCLK  ; 0.000        ; 0.657      ; 1.609      ;
; 0.728 ; cmos2_reg_config:cmos_config_1|reg_conf_done_reg                                                                                                                                 ; CMOS_Capture:u1_CMOS_Capture|Frame_Cont[2]                                                                                                                                       ; cmos2_reg_config:cmos_config_1|clock_20k ; CMOS1_PCLK  ; 0.000        ; 0.657      ; 1.610      ;
; 0.731 ; cmos2_reg_config:cmos_config_1|reg_conf_done_reg                                                                                                                                 ; CMOS_Capture:u1_CMOS_Capture|Frame_Cont[0]                                                                                                                                       ; cmos2_reg_config:cmos_config_1|clock_20k ; CMOS1_PCLK  ; 0.000        ; 0.657      ; 1.613      ;
; 0.734 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity9                          ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                       ; CMOS1_PCLK                               ; CMOS1_PCLK  ; 0.000        ; 0.104      ; 1.033      ;
; 0.738 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[5]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~porta_address_reg0    ; CMOS1_PCLK                               ; CMOS1_PCLK  ; 0.000        ; 0.960      ; 1.928      ;
; 0.739 ; CMOS_Capture:u1_CMOS_Capture|Frame_Cont[3]                                                                                                                                       ; CMOS_Capture:u1_CMOS_Capture|Frame_valid                                                                                                                                         ; CMOS1_PCLK                               ; CMOS1_PCLK  ; 0.000        ; 0.050      ; 0.984      ;
; 0.742 ; CMOS_Capture:u1_CMOS_Capture|Frame_Cont[2]                                                                                                                                       ; CMOS_Capture:u1_CMOS_Capture|Frame_valid                                                                                                                                         ; CMOS1_PCLK                               ; CMOS1_PCLK  ; 0.000        ; 0.050      ; 0.987      ;
; 0.743 ; CMOS_Capture:u1_CMOS_Capture|Frame_Cont[3]                                                                                                                                       ; CMOS_Capture:u1_CMOS_Capture|Frame_Cont[0]                                                                                                                                       ; CMOS1_PCLK                               ; CMOS1_PCLK  ; 0.000        ; 0.050      ; 0.988      ;
; 0.743 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~porta_address_reg0    ; CMOS1_PCLK                               ; CMOS1_PCLK  ; 0.000        ; 0.926      ; 1.899      ;
; 0.744 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[2]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a8~porta_address_reg0    ; CMOS1_PCLK                               ; CMOS1_PCLK  ; 0.000        ; 0.802      ; 1.776      ;
; 0.749 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                       ; CMOS1_PCLK                               ; CMOS1_PCLK  ; 0.000        ; 0.050      ; 0.994      ;
; 0.749 ; CMOS_Capture:u1_CMOS_Capture|Frame_Cont[2]                                                                                                                                       ; CMOS_Capture:u1_CMOS_Capture|Frame_Cont[0]                                                                                                                                       ; CMOS1_PCLK                               ; CMOS1_PCLK  ; 0.000        ; 0.050      ; 0.994      ;
; 0.752 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                      ; CMOS1_PCLK                               ; CMOS1_PCLK  ; 0.000        ; 0.050      ; 0.997      ;
; 0.753 ; CMOS_Capture:u1_CMOS_Capture|Frame_Cont[0]                                                                                                                                       ; CMOS_Capture:u1_CMOS_Capture|Frame_Cont[1]                                                                                                                                       ; CMOS1_PCLK                               ; CMOS1_PCLK  ; 0.000        ; 0.050      ; 0.998      ;
; 0.761 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[9]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a12~porta_address_reg0   ; CMOS1_PCLK                               ; CMOS1_PCLK  ; 0.000        ; 0.622      ; 1.613      ;
; 0.764 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[2]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[2]  ; CMOS1_PCLK                               ; CMOS1_PCLK  ; 0.000        ; 0.110      ; 1.069      ;
; 0.765 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                      ; CMOS1_PCLK                               ; CMOS1_PCLK  ; 0.000        ; 0.050      ; 1.010      ;
; 0.767 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[8]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a8~porta_address_reg0    ; CMOS1_PCLK                               ; CMOS1_PCLK  ; 0.000        ; 0.802      ; 1.799      ;
; 0.768 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                      ; CMOS1_PCLK                               ; CMOS1_PCLK  ; 0.000        ; 0.050      ; 1.013      ;
; 0.770 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                       ; CMOS1_PCLK                               ; CMOS1_PCLK  ; 0.000        ; 0.050      ; 1.015      ;
; 0.771 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[7]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a4~porta_address_reg0    ; CMOS1_PCLK                               ; CMOS1_PCLK  ; 0.000        ; 0.641      ; 1.642      ;
; 0.777 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                      ; CMOS1_PCLK                               ; CMOS1_PCLK  ; 0.000        ; 0.050      ; 1.022      ;
; 0.800 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[3]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a4~porta_address_reg0    ; CMOS1_PCLK                               ; CMOS1_PCLK  ; 0.000        ; 0.641      ; 1.671      ;
; 0.807 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[10]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a8~porta_address_reg0    ; CMOS1_PCLK                               ; CMOS1_PCLK  ; 0.000        ; 0.836      ; 1.873      ;
; 0.816 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a4~porta_address_reg0    ; CMOS1_PCLK                               ; CMOS1_PCLK  ; 0.000        ; 0.607      ; 1.653      ;
; 0.817 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                       ; CMOS1_PCLK                               ; CMOS1_PCLK  ; 0.000        ; 0.051      ; 1.063      ;
; 0.830 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a12~porta_address_reg0   ; CMOS1_PCLK                               ; CMOS1_PCLK  ; 0.000        ; 0.622      ; 1.682      ;
; 0.838 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[1]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~porta_address_reg0    ; CMOS1_PCLK                               ; CMOS1_PCLK  ; 0.000        ; 0.960      ; 2.028      ;
; 0.848 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[8]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~porta_address_reg0    ; CMOS1_PCLK                               ; CMOS1_PCLK  ; 0.000        ; 0.926      ; 2.004      ;
; 0.870 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[1]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a12~porta_address_reg0   ; CMOS1_PCLK                               ; CMOS1_PCLK  ; 0.000        ; 0.656      ; 1.756      ;
; 0.895 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[0]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~porta_address_reg0    ; CMOS1_PCLK                               ; CMOS1_PCLK  ; 0.000        ; 0.960      ; 2.085      ;
; 0.902 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[2]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a12~porta_address_reg0   ; CMOS1_PCLK                               ; CMOS1_PCLK  ; 0.000        ; 0.622      ; 1.754      ;
; 0.903 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a4~porta_address_reg0    ; CMOS1_PCLK                               ; CMOS1_PCLK  ; 0.000        ; 0.607      ; 1.740      ;
; 0.907 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[0]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[0]                                           ; CMOS1_PCLK                               ; CMOS1_PCLK  ; 0.000        ; 0.059      ; 1.161      ;
; 0.910 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[0]                 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity9                          ; CMOS1_PCLK                               ; CMOS1_PCLK  ; 0.000        ; 0.447      ; 1.552      ;
; 0.914 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[5]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a8~porta_address_reg0    ; CMOS1_PCLK                               ; CMOS1_PCLK  ; 0.000        ; 0.836      ; 1.980      ;
; 0.921 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[8]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a12~porta_address_reg0   ; CMOS1_PCLK                               ; CMOS1_PCLK  ; 0.000        ; 0.622      ; 1.773      ;
; 0.924 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[10] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[10] ; CMOS1_PCLK                               ; CMOS1_PCLK  ; 0.000        ; 0.015      ; 1.134      ;
; 0.926 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[5]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a4~porta_address_reg0    ; CMOS1_PCLK                               ; CMOS1_PCLK  ; 0.000        ; 0.641      ; 1.797      ;
; 0.936 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[1]                 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity9                          ; CMOS1_PCLK                               ; CMOS1_PCLK  ; 0.000        ; 0.447      ; 1.578      ;
; 0.943 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[3]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[3]                                           ; CMOS1_PCLK                               ; CMOS1_PCLK  ; 0.000        ; 0.059      ; 1.197      ;
; 0.944 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[0]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a4~porta_address_reg0    ; CMOS1_PCLK                               ; CMOS1_PCLK  ; 0.000        ; 0.641      ; 1.815      ;
; 0.945 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3                       ; CMOS1_PCLK                               ; CMOS1_PCLK  ; 0.000        ; 0.051      ; 1.191      ;
; 0.952 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[9]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[9]                                           ; CMOS1_PCLK                               ; CMOS1_PCLK  ; 0.000        ; 0.081      ; 1.228      ;
; 0.964 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[4]                                           ; CMOS1_PCLK                               ; CMOS1_PCLK  ; 0.000        ; 0.072      ; 1.231      ;
; 0.968 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[10]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~porta_address_reg0    ; CMOS1_PCLK                               ; CMOS1_PCLK  ; 0.000        ; 0.960      ; 2.158      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'u_clok_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                         ;
+--------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                                                                                                                                                                         ; Launch Clock                                                                 ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; -4.357 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[7]                              ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.229     ; 3.132      ;
; -4.357 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[8]                              ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.229     ; 3.132      ;
; -4.357 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[9]                              ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.229     ; 3.132      ;
; -4.357 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[10]                             ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.229     ; 3.132      ;
; -4.345 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[11]                             ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.219     ; 3.130      ;
; -4.345 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[12]                             ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.219     ; 3.130      ;
; -4.345 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[13]                             ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.219     ; 3.130      ;
; -4.345 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[14]                             ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.219     ; 3.130      ;
; -4.345 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[0]                              ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.217     ; 3.132      ;
; -4.345 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[1]                              ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.217     ; 3.132      ;
; -4.345 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[3]                              ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.217     ; 3.132      ;
; -4.345 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[15]                             ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.217     ; 3.132      ;
; -4.345 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[2]                              ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.218     ; 3.131      ;
; -4.345 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[4]                              ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.218     ; 3.131      ;
; -4.345 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[5]                              ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.218     ; 3.131      ;
; -4.345 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[6]                              ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.218     ; 3.131      ;
; -4.276 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a7~portb_address_reg0    ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.223     ; 3.172      ;
; -4.265 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a11~portb_address_reg0   ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.213     ; 3.171      ;
; -4.265 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a2~portb_address_reg0    ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.212     ; 3.172      ;
; -4.264 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~portb_address_reg0    ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.211     ; 3.172      ;
; -4.089 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a2                       ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.499     ; 2.672      ;
; -4.089 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a3                       ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.499     ; 2.672      ;
; -4.089 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a6                       ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.500     ; 2.671      ;
; -4.089 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a7                       ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.494     ; 2.677      ;
; -4.089 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8                       ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.494     ; 2.677      ;
; -4.089 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9                       ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.494     ; 2.677      ;
; -4.089 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11                      ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.494     ; 2.677      ;
; -4.089 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10                      ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.494     ; 2.677      ;
; -4.089 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[2]                  ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.494     ; 2.677      ;
; -4.089 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[1]                                                   ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.499     ; 2.672      ;
; -4.089 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[2]                                                   ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.499     ; 2.672      ;
; -4.089 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[4]                                                   ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.499     ; 2.672      ;
; -4.089 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[10]                                                  ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.494     ; 2.677      ;
; -4.089 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[11]                                                  ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.494     ; 2.677      ;
; -4.089 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[9]                                                   ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.499     ; 2.672      ;
; -4.089 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[8]                                                   ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.494     ; 2.677      ;
; -4.089 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[6]                                                   ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.494     ; 2.677      ;
; -4.089 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[0]  ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.499     ; 2.672      ;
; -4.089 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[1]  ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.499     ; 2.672      ;
; -4.089 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[3]  ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.500     ; 2.671      ;
; -4.089 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[3]  ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.500     ; 2.671      ;
; -4.089 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[2]  ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.500     ; 2.671      ;
; -4.089 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[2]  ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.500     ; 2.671      ;
; -4.089 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[5]  ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.494     ; 2.677      ;
; -4.089 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[5]  ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.499     ; 2.672      ;
; -4.089 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[4]  ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.500     ; 2.671      ;
; -4.089 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[4]  ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.499     ; 2.672      ;
; -4.089 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[10] ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.499     ; 2.672      ;
; -4.089 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[10] ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.499     ; 2.672      ;
; -4.089 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[8]  ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.494     ; 2.677      ;
; -4.089 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[8]  ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.499     ; 2.672      ;
; -4.089 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[7]  ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.500     ; 2.671      ;
; -4.089 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[7]  ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.500     ; 2.671      ;
; -4.089 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[6]  ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.500     ; 2.671      ;
; -4.089 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[6]  ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.500     ; 2.671      ;
; -4.088 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a0                       ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.500     ; 2.670      ;
; -4.088 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a4                       ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.500     ; 2.670      ;
; -4.088 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a5                       ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.500     ; 2.670      ;
; -4.088 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[1]                  ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.500     ; 2.670      ;
; -4.088 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[0]                  ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.500     ; 2.670      ;
; -4.088 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|parity6                          ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.500     ; 2.670      ;
; -4.088 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a1                       ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.500     ; 2.670      ;
; -4.088 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[3]                                                   ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.500     ; 2.670      ;
; -4.088 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[5]                                                   ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.500     ; 2.670      ;
; -4.088 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[0]                                                   ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.500     ; 2.670      ;
; -3.789 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[2]                              ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.060        ; 0.691      ; 4.334      ;
; -3.789 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[4]                              ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.060        ; 0.691      ; 4.334      ;
; -3.789 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[5]                              ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.060        ; 0.691      ; 4.334      ;
; -3.789 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[6]                              ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.060        ; 0.691      ; 4.334      ;
; -3.766 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[0]                              ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.060        ; 0.689      ; 4.309      ;
; -3.766 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[1]                              ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.060        ; 0.689      ; 4.309      ;
; -3.766 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[3]                              ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.060        ; 0.689      ; 4.309      ;
; -3.766 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[15]                             ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.060        ; 0.689      ; 4.309      ;
; -3.729 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a2~portb_address_reg0    ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.060        ; 0.697      ; 4.395      ;
; -3.706 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~portb_address_reg0    ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.060        ; 0.695      ; 4.370      ;
; -3.690 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[11]                             ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.060        ; 0.690      ; 4.234      ;
; -3.690 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[12]                             ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.060        ; 0.690      ; 4.234      ;
; -3.690 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[13]                             ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.060        ; 0.690      ; 4.234      ;
; -3.690 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[14]                             ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.060        ; 0.690      ; 4.234      ;
; -3.681 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[7]                                                   ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.093     ; 2.670      ;
; -3.669 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[7]                              ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.060        ; 0.691      ; 4.214      ;
; -3.669 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[8]                              ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.060        ; 0.691      ; 4.214      ;
; -3.669 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[9]                              ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.060        ; 0.691      ; 4.214      ;
; -3.669 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[10]                             ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.060        ; 0.691      ; 4.214      ;
; -3.656 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[0]  ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.065     ; 2.673      ;
; -3.656 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[1]  ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.065     ; 2.673      ;
; -3.645 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[2]                              ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.060        ; 0.691      ; 4.190      ;
; -3.645 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[4]                              ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.060        ; 0.691      ; 4.190      ;
; -3.645 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[5]                              ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.060        ; 0.691      ; 4.190      ;
; -3.645 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[6]                              ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.060        ; 0.691      ; 4.190      ;
; -3.643 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[11] ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.048     ; 2.677      ;
; -3.643 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[11] ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.048     ; 2.677      ;
; -3.643 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[9]  ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.048     ; 2.677      ;
; -3.643 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[9]  ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -1.048     ; 2.677      ;
; -3.630 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a11~portb_address_reg0   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.060        ; 0.696      ; 4.295      ;
; -3.622 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[0]                              ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.060        ; 0.689      ; 4.165      ;
; -3.622 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[1]                              ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.060        ; 0.689      ; 4.165      ;
; -3.622 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[3]                              ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.060        ; 0.689      ; 4.165      ;
; -3.622 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[15]                             ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.060        ; 0.689      ; 4.165      ;
; -3.609 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a7~portb_address_reg0    ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.060        ; 0.697      ; 4.275      ;
+--------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'u_clok_pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                       ;
+--------+----------------------------------+--------------------------------------------------+--------------+--------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                        ; To Node                                          ; Launch Clock ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------+--------------------------------------------------+--------------+--------------------------------------------------------+--------------+------------+------------+
; -3.296 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|clock_20k         ; CLOCK_50     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.424        ; -1.507     ; 2.175      ;
; -3.248 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[15] ; CLOCK_50     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.424        ; -1.506     ; 2.128      ;
; -3.248 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[14] ; CLOCK_50     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.424        ; -1.506     ; 2.128      ;
; -3.248 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[13] ; CLOCK_50     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.424        ; -1.506     ; 2.128      ;
; -3.248 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[12] ; CLOCK_50     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.424        ; -1.506     ; 2.128      ;
; -3.248 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[11] ; CLOCK_50     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.424        ; -1.506     ; 2.128      ;
; -3.248 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[10] ; CLOCK_50     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.424        ; -1.506     ; 2.128      ;
; -3.248 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[9]  ; CLOCK_50     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.424        ; -1.506     ; 2.128      ;
; -2.830 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|clock_20k         ; CLOCK_50     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.424        ; -1.507     ; 1.709      ;
; -2.797 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[8]  ; CLOCK_50     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.424        ; -1.055     ; 2.128      ;
; -2.797 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[7]  ; CLOCK_50     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.424        ; -1.055     ; 2.128      ;
; -2.797 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[6]  ; CLOCK_50     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.424        ; -1.055     ; 2.128      ;
; -2.797 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[5]  ; CLOCK_50     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.424        ; -1.055     ; 2.128      ;
; -2.797 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[4]  ; CLOCK_50     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.424        ; -1.055     ; 2.128      ;
; -2.797 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[3]  ; CLOCK_50     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.424        ; -1.055     ; 2.128      ;
; -2.797 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[2]  ; CLOCK_50     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.424        ; -1.055     ; 2.128      ;
; -2.797 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[1]  ; CLOCK_50     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.424        ; -1.055     ; 2.128      ;
; -2.797 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[0]  ; CLOCK_50     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.424        ; -1.055     ; 2.128      ;
+--------+----------------------------------+--------------------------------------------------+--------------+--------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'CMOS1_PCLK'                                                                                                                                                                                                                                                                                                                                           ;
+--------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                                                                                                                                                                          ; Launch Clock                                                                 ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -2.844 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[1]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.798      ; 5.554      ;
; -2.844 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[0]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.798      ; 5.554      ;
; -2.844 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[2]                 ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.798      ; 5.554      ;
; -2.844 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[0]                 ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.798      ; 5.554      ;
; -2.844 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[1]                 ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.798      ; 5.554      ;
; -2.844 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[5]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.798      ; 5.554      ;
; -2.844 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[10]                                                  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.798      ; 5.554      ;
; -2.844 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[7]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.798      ; 5.554      ;
; -2.844 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[3]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.798      ; 5.554      ;
; -2.822 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[2]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.820      ; 5.554      ;
; -2.822 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[0]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.820      ; 5.554      ;
; -2.822 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[0]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.820      ; 5.554      ;
; -2.822 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[4]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.820      ; 5.554      ;
; -2.822 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[9]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.820      ; 5.554      ;
; -2.822 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[1]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.820      ; 5.554      ;
; -2.546 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[1]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.798      ; 5.256      ;
; -2.546 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[0]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.798      ; 5.256      ;
; -2.546 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[2]                 ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.798      ; 5.256      ;
; -2.546 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[0]                 ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.798      ; 5.256      ;
; -2.546 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[1]                 ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.798      ; 5.256      ;
; -2.546 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[5]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.798      ; 5.256      ;
; -2.546 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[10]                                                  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.798      ; 5.256      ;
; -2.546 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[7]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.798      ; 5.256      ;
; -2.546 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[3]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.798      ; 5.256      ;
; -2.524 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[2]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.820      ; 5.256      ;
; -2.524 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[0]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.820      ; 5.256      ;
; -2.524 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[0]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.820      ; 5.256      ;
; -2.524 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[4]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.820      ; 5.256      ;
; -2.524 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[9]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.820      ; 5.256      ;
; -2.524 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[1]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.820      ; 5.256      ;
; -2.462 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[9]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.755      ; 5.129      ;
; -2.462 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[3]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.755      ; 5.129      ;
; -2.462 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[1]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.755      ; 5.129      ;
; -2.462 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[5]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.755      ; 5.129      ;
; -2.462 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[10] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.755      ; 5.129      ;
; -2.462 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[11] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.755      ; 5.129      ;
; -2.462 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[7]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.755      ; 5.129      ;
; -2.462 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[6]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.755      ; 5.129      ;
; -2.434 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[8]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.783      ; 5.129      ;
; -2.434 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[9]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.783      ; 5.129      ;
; -2.434 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[2]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.783      ; 5.129      ;
; -2.434 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[3]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.783      ; 5.129      ;
; -2.434 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[4]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.783      ; 5.129      ;
; -2.434 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[11] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.783      ; 5.129      ;
; -2.434 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[7]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.783      ; 5.129      ;
; -2.434 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[6]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.783      ; 5.129      ;
; -2.434 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[3]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.783      ; 5.129      ;
; -2.434 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[2]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.783      ; 5.129      ;
; -2.434 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[8]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.783      ; 5.129      ;
; -2.434 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[5]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.783      ; 5.129      ;
; -2.434 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[7]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.783      ; 5.129      ;
; -2.434 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[6]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.783      ; 5.129      ;
; -2.434 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[0]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.783      ; 5.129      ;
; -2.387 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[8]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.831      ; 5.130      ;
; -2.387 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[1]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.818      ; 5.117      ;
; -2.387 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[5]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.831      ; 5.130      ;
; -2.387 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[10] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.831      ; 5.130      ;
; -2.387 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[11]                                          ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.818      ; 5.117      ;
; -2.387 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[10]                                          ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.818      ; 5.117      ;
; -2.387 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[4]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.831      ; 5.130      ;
; -2.385 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[2]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.832      ; 5.129      ;
; -2.385 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[9]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.832      ; 5.129      ;
; -2.385 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[8]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.832      ; 5.129      ;
; -2.385 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.832      ; 5.129      ;
; -2.385 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                                  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.832      ; 5.129      ;
; -2.385 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[6]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.832      ; 5.129      ;
; -2.202 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[9]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.755      ; 4.869      ;
; -2.202 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[3]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.755      ; 4.869      ;
; -2.202 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[1]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.755      ; 4.869      ;
; -2.202 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[5]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.755      ; 4.869      ;
; -2.202 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[10] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.755      ; 4.869      ;
; -2.202 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[11] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.755      ; 4.869      ;
; -2.202 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[7]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.755      ; 4.869      ;
; -2.202 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[6]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.755      ; 4.869      ;
; -2.174 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[8]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.783      ; 4.869      ;
; -2.174 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[9]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.783      ; 4.869      ;
; -2.174 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[2]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.783      ; 4.869      ;
; -2.174 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[3]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.783      ; 4.869      ;
; -2.174 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[4]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.783      ; 4.869      ;
; -2.174 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[11] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.783      ; 4.869      ;
; -2.174 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[7]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.783      ; 4.869      ;
; -2.174 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[6]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.783      ; 4.869      ;
; -2.174 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[3]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.783      ; 4.869      ;
; -2.174 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[2]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.783      ; 4.869      ;
; -2.174 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[8]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.783      ; 4.869      ;
; -2.174 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[5]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.783      ; 4.869      ;
; -2.174 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[7]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.783      ; 4.869      ;
; -2.174 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[6]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.783      ; 4.869      ;
; -2.174 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[0]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.783      ; 4.869      ;
; -2.127 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[8]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.831      ; 4.870      ;
; -2.127 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[5]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.831      ; 4.870      ;
; -2.127 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[10] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.831      ; 4.870      ;
; -2.127 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[4]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.831      ; 4.870      ;
; -2.126 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[1]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.818      ; 4.856      ;
; -2.126 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[11]                                          ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.818      ; 4.856      ;
; -2.126 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[10]                                          ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.818      ; 4.856      ;
; -2.125 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[2]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.832      ; 4.869      ;
; -2.125 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[9]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.832      ; 4.869      ;
; -2.125 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[8]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.832      ; 4.869      ;
; -2.125 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.832      ; 4.869      ;
+--------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'CMOS2_PCLK'                                                                                                                                                                                                                                                                                                                                           ;
+--------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                                                                                                                                                                          ; Launch Clock                                                                 ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -2.622 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[0]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.028      ; 5.562      ;
; -2.622 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[3]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.028      ; 5.562      ;
; -2.622 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[2]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.028      ; 5.562      ;
; -2.622 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[1]                 ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.028      ; 5.562      ;
; -2.622 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[2]                 ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.028      ; 5.562      ;
; -2.622 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[0]                 ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.028      ; 5.562      ;
; -2.622 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity9                          ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.028      ; 5.562      ;
; -2.622 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.028      ; 5.562      ;
; -2.622 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[1]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.028      ; 5.562      ;
; -2.581 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[0]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.069      ; 5.562      ;
; -2.581 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[1]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.069      ; 5.562      ;
; -2.581 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[2]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.069      ; 5.562      ;
; -2.581 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[3]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.069      ; 5.562      ;
; -2.472 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[0]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.720      ; 5.104      ;
; -2.472 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[1]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.720      ; 5.104      ;
; -2.472 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[2]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.720      ; 5.104      ;
; -2.472 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                      ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.720      ; 5.104      ;
; -2.472 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.720      ; 5.104      ;
; -2.472 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[4]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.720      ; 5.104      ;
; -2.472 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[11] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.720      ; 5.104      ;
; -2.472 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[10] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.720      ; 5.104      ;
; -2.472 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[9]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.720      ; 5.104      ;
; -2.440 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.752      ; 5.104      ;
; -2.439 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[8]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.754      ; 5.105      ;
; -2.439 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[1]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.754      ; 5.105      ;
; -2.439 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[0]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.754      ; 5.105      ;
; -2.439 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[10]                                          ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.754      ; 5.105      ;
; -2.439 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[8]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.754      ; 5.105      ;
; -2.439 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[9]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.754      ; 5.105      ;
; -2.439 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[7]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.754      ; 5.105      ;
; -2.439 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[6]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.754      ; 5.105      ;
; -2.439 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[4]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.754      ; 5.105      ;
; -2.439 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[3]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.754      ; 5.105      ;
; -2.439 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[2]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.754      ; 5.105      ;
; -2.413 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[0]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.028      ; 5.353      ;
; -2.413 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[3]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.028      ; 5.353      ;
; -2.413 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[2]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.028      ; 5.353      ;
; -2.413 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[1]                 ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.028      ; 5.353      ;
; -2.413 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[2]                 ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.028      ; 5.353      ;
; -2.413 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[0]                 ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.028      ; 5.353      ;
; -2.413 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity9                          ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.028      ; 5.353      ;
; -2.413 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.028      ; 5.353      ;
; -2.413 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[1]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.028      ; 5.353      ;
; -2.398 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.794      ; 5.104      ;
; -2.398 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.794      ; 5.104      ;
; -2.398 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.794      ; 5.104      ;
; -2.398 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.794      ; 5.104      ;
; -2.398 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.794      ; 5.104      ;
; -2.398 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.794      ; 5.104      ;
; -2.398 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.794      ; 5.104      ;
; -2.398 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                      ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.794      ; 5.104      ;
; -2.398 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.794      ; 5.104      ;
; -2.398 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[4]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.794      ; 5.104      ;
; -2.398 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[8]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.794      ; 5.104      ;
; -2.384 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u2_CMOS_Capture|mCMOS_VSYNC                                                                                                                                         ; CLOCK_50                                                                     ; CMOS2_PCLK  ; 1.000        ; -0.199     ; 3.177      ;
; -2.377 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[3]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.816      ; 5.105      ;
; -2.377 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[7]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.816      ; 5.105      ;
; -2.377 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[6]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.816      ; 5.105      ;
; -2.372 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[0]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.069      ; 5.353      ;
; -2.372 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[1]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.069      ; 5.353      ;
; -2.372 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[2]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.069      ; 5.353      ;
; -2.372 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[3]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 2.069      ; 5.353      ;
; -2.340 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[5]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.853      ; 5.105      ;
; -2.340 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[11]                                          ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.853      ; 5.105      ;
; -2.340 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[5]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.853      ; 5.105      ;
; -2.282 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[0]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.720      ; 4.914      ;
; -2.282 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[1]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.720      ; 4.914      ;
; -2.282 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[2]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.720      ; 4.914      ;
; -2.282 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                      ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.720      ; 4.914      ;
; -2.282 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.720      ; 4.914      ;
; -2.282 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[4]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.720      ; 4.914      ;
; -2.282 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[11] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.720      ; 4.914      ;
; -2.282 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[10] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.720      ; 4.914      ;
; -2.282 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[9]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.720      ; 4.914      ;
; -2.250 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.752      ; 4.914      ;
; -2.248 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[8]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.754      ; 4.914      ;
; -2.248 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[1]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.754      ; 4.914      ;
; -2.248 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[0]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.754      ; 4.914      ;
; -2.248 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[10]                                          ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.754      ; 4.914      ;
; -2.248 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[8]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.754      ; 4.914      ;
; -2.248 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[9]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.754      ; 4.914      ;
; -2.248 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[7]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.754      ; 4.914      ;
; -2.248 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[6]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.754      ; 4.914      ;
; -2.248 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[4]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.754      ; 4.914      ;
; -2.248 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[3]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.754      ; 4.914      ;
; -2.248 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[2]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.754      ; 4.914      ;
; -2.208 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.794      ; 4.914      ;
; -2.208 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.794      ; 4.914      ;
; -2.208 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.794      ; 4.914      ;
; -2.208 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.794      ; 4.914      ;
; -2.208 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.794      ; 4.914      ;
; -2.208 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.794      ; 4.914      ;
; -2.208 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.794      ; 4.914      ;
; -2.208 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                      ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.794      ; 4.914      ;
; -2.208 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.794      ; 4.914      ;
; -2.208 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[4]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.794      ; 4.914      ;
; -2.208 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[8]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.794      ; 4.914      ;
; -2.187 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[3]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.816      ; 4.915      ;
; -2.187 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[7]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.816      ; 4.915      ;
; -2.187 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[6]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.816      ; 4.915      ;
+--------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'cmos2_reg_config:cmos_config_2|clock_20k'                                                                                                                             ;
+--------+----------------------------------+--------------------------------------------------------+--------------+------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                        ; To Node                                                ; Launch Clock ; Latch Clock                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------+--------------------------------------------------------+--------------+------------------------------------------+--------------+------------+------------+
; -0.849 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|reg_sdat     ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; 0.536      ; 2.377      ;
; -0.803 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|reg_index[0]            ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; 0.538      ; 2.333      ;
; -0.639 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|sclk         ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; 0.536      ; 2.167      ;
; -0.639 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|tr_end       ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; 0.536      ; 2.167      ;
; -0.639 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[1] ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; 0.536      ; 2.167      ;
; -0.639 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[5] ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; 0.536      ; 2.167      ;
; -0.639 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[4] ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; 0.536      ; 2.167      ;
; -0.639 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[3] ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; 0.536      ; 2.167      ;
; -0.639 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[2] ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; 0.536      ; 2.167      ;
; -0.639 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[0] ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; 0.536      ; 2.167      ;
; -0.588 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|reg_conf_done_reg       ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; 0.534      ; 2.114      ;
; -0.550 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|reg_index[4]            ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; 0.538      ; 2.080      ;
; -0.550 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|reg_index[8]            ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; 0.538      ; 2.080      ;
; -0.550 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|reg_index[7]            ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; 0.538      ; 2.080      ;
; -0.550 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|reg_index[6]            ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; 0.538      ; 2.080      ;
; -0.550 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|reg_index[5]            ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; 0.538      ; 2.080      ;
; -0.550 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|reg_index[3]            ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; 0.538      ; 2.080      ;
; -0.550 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|reg_index[2]            ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; 0.538      ; 2.080      ;
; -0.550 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|reg_index[1]            ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; 0.538      ; 2.080      ;
; -0.530 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|config_step.10          ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; 0.537      ; 2.059      ;
; -0.530 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|start                   ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; 0.537      ; 2.059      ;
; -0.530 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|config_step.01          ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; 0.537      ; 2.059      ;
; -0.530 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|config_step.00          ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; 0.537      ; 2.059      ;
+--------+----------------------------------+--------------------------------------------------------+--------------+------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'cmos2_reg_config:cmos_config_1|clock_20k'                                                                                                                             ;
+--------+----------------------------------+--------------------------------------------------------+--------------+------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                        ; To Node                                                ; Launch Clock ; Latch Clock                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------+--------------------------------------------------------+--------------+------------------------------------------+--------------+------------+------------+
; -0.770 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|reg_sdat     ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; 0.345      ; 2.107      ;
; -0.684 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|reg_index[0]            ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; 0.341      ; 2.017      ;
; -0.681 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|reg_index[5]            ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; 0.342      ; 2.015      ;
; -0.681 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|reg_index[8]            ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; 0.342      ; 2.015      ;
; -0.681 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|reg_index[7]            ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; 0.342      ; 2.015      ;
; -0.681 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|reg_index[6]            ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; 0.342      ; 2.015      ;
; -0.681 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|reg_index[4]            ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; 0.342      ; 2.015      ;
; -0.681 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|reg_index[3]            ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; 0.342      ; 2.015      ;
; -0.681 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|reg_index[2]            ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; 0.342      ; 2.015      ;
; -0.681 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|reg_index[1]            ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; 0.342      ; 2.015      ;
; -0.373 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[3] ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; 0.344      ; 1.709      ;
; -0.373 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[5] ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; 0.344      ; 1.709      ;
; -0.373 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[4] ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; 0.344      ; 1.709      ;
; -0.373 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[2] ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; 0.344      ; 1.709      ;
; -0.373 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[1] ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; 0.344      ; 1.709      ;
; -0.373 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[0] ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; 0.344      ; 1.709      ;
; -0.326 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|sclk         ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; 0.343      ; 1.661      ;
; -0.326 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|reg_conf_done_reg       ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; 0.343      ; 1.661      ;
; -0.326 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|config_step.10          ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; 0.343      ; 1.661      ;
; -0.326 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|config_step.01          ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; 0.343      ; 1.661      ;
; -0.326 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|config_step.00          ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; 0.343      ; 1.661      ;
; -0.326 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|tr_end       ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; 0.343      ; 1.661      ;
; -0.326 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|start                   ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; 0.343      ; 1.661      ;
+--------+----------------------------------+--------------------------------------------------------+--------------+------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                        ;
+-------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                                                                                                                                                                         ; Launch Clock                                                                 ; Latch Clock                                                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+------------+------------+
; 4.539 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[4]                             ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.221      ; 5.606      ;
; 4.539 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[5]                             ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.221      ; 5.606      ;
; 4.539 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[6]                             ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.221      ; 5.606      ;
; 4.539 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[7]                             ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.221      ; 5.606      ;
; 4.539 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[8]                             ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.229      ; 5.614      ;
; 4.539 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[9]                             ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.229      ; 5.614      ;
; 4.539 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[10]                            ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.229      ; 5.614      ;
; 4.539 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[11]                            ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.229      ; 5.614      ;
; 4.539 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[12]                            ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.233      ; 5.618      ;
; 4.539 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[13]                            ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.233      ; 5.618      ;
; 4.539 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[14]                            ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.233      ; 5.618      ;
; 4.539 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[15]                            ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.233      ; 5.618      ;
; 4.551 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[0]                             ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.226      ; 5.599      ;
; 4.551 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[1]                             ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.226      ; 5.599      ;
; 4.551 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[2]                             ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.226      ; 5.599      ;
; 4.551 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[3]                             ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.226      ; 5.599      ;
; 4.566 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[4]                             ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.224      ; 5.582      ;
; 4.566 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[5]                             ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.224      ; 5.582      ;
; 4.566 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[6]                             ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.224      ; 5.582      ;
; 4.566 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[7]                             ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.224      ; 5.582      ;
; 4.575 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[0]                             ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.233      ; 5.582      ;
; 4.575 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[1]                             ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.233      ; 5.582      ;
; 4.575 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[2]                             ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.233      ; 5.582      ;
; 4.575 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[3]                             ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.233      ; 5.582      ;
; 4.576 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[8]                             ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.234      ; 5.582      ;
; 4.576 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[9]                             ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.234      ; 5.582      ;
; 4.576 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[10]                            ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.234      ; 5.582      ;
; 4.576 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[11]                            ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.234      ; 5.582      ;
; 4.577 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[12]                            ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.231      ; 5.578      ;
; 4.577 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[13]                            ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.231      ; 5.578      ;
; 4.577 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[14]                            ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.231      ; 5.578      ;
; 4.577 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[15]                            ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.231      ; 5.578      ;
; 4.599 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a4~portb_address_reg0   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.227      ; 5.667      ;
; 4.599 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a8~portb_address_reg0   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.235      ; 5.675      ;
; 4.599 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a12~portb_address_reg0  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.239      ; 5.679      ;
; 4.611 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~portb_address_reg0   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.232      ; 5.660      ;
; 4.626 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a4~portb_address_reg0   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.230      ; 5.643      ;
; 4.635 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~portb_address_reg0   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.239      ; 5.643      ;
; 4.636 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a8~portb_address_reg0   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.240      ; 5.643      ;
; 4.637 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a12~portb_address_reg0  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.237      ; 5.639      ;
; 4.741 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[4]                             ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.224      ; 5.407      ;
; 4.741 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[5]                             ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.224      ; 5.407      ;
; 4.741 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[6]                             ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.224      ; 5.407      ;
; 4.741 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[7]                             ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.224      ; 5.407      ;
; 4.750 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[0]                             ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.233      ; 5.407      ;
; 4.750 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[1]                             ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.233      ; 5.407      ;
; 4.750 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[2]                             ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.233      ; 5.407      ;
; 4.750 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[3]                             ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.233      ; 5.407      ;
; 4.752 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[8]                             ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.234      ; 5.406      ;
; 4.752 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[9]                             ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.234      ; 5.406      ;
; 4.752 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[10]                            ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.234      ; 5.406      ;
; 4.752 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[11]                            ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.234      ; 5.406      ;
; 4.753 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[12]                            ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.231      ; 5.402      ;
; 4.753 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[13]                            ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.231      ; 5.402      ;
; 4.753 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[14]                            ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.231      ; 5.402      ;
; 4.753 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[15]                            ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.231      ; 5.402      ;
; 4.783 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[4]                             ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.221      ; 5.362      ;
; 4.783 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[5]                             ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.221      ; 5.362      ;
; 4.783 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[6]                             ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.221      ; 5.362      ;
; 4.783 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[7]                             ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.221      ; 5.362      ;
; 4.783 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[12]                            ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.233      ; 5.374      ;
; 4.783 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[13]                            ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.233      ; 5.374      ;
; 4.783 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[14]                            ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.233      ; 5.374      ;
; 4.783 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[15]                            ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.233      ; 5.374      ;
; 4.785 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[8]                             ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.229      ; 5.368      ;
; 4.785 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[9]                             ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.229      ; 5.368      ;
; 4.785 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[10]                            ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.229      ; 5.368      ;
; 4.785 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[11]                            ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.229      ; 5.368      ;
; 4.798 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[0]                             ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.226      ; 5.352      ;
; 4.798 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[1]                             ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.226      ; 5.352      ;
; 4.798 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[2]                             ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.226      ; 5.352      ;
; 4.798 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[3]                             ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.226      ; 5.352      ;
; 4.824 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[3]                                                  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.049     ; 5.129      ;
; 4.825 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[1]                                                  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 5.105      ;
; 4.825 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[8]                                                  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 5.105      ;
; 4.825 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9                      ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 5.105      ;
; 4.825 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10                     ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 5.105      ;
; 4.825 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11                     ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 5.105      ;
; 4.825 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a6                      ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.052     ; 5.125      ;
; 4.825 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a7                      ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.052     ; 5.125      ;
; 4.825 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a5                      ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.052     ; 5.125      ;
; 4.825 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a4                      ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.052     ; 5.125      ;
; 4.825 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[2]                 ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 5.105      ;
; 4.825 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a2                      ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.052     ; 5.125      ;
; 4.825 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a0                      ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.052     ; 5.125      ;
; 4.825 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a1                      ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.052     ; 5.125      ;
; 4.825 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[1]                 ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.052     ; 5.125      ;
; 4.825 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[0]                 ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.052     ; 5.125      ;
; 4.825 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[9]                                                  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 5.105      ;
; 4.825 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[2]                                                  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.052     ; 5.125      ;
; 4.825 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[0]                                                  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.052     ; 5.125      ;
; 4.825 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[5]                                                  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 5.106      ;
; 4.825 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[10]                                                 ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 5.105      ;
; 4.825 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[11]                                                 ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 5.105      ;
; 4.825 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[0]                               ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.074     ; 5.103      ;
; 4.825 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[1]                               ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.074     ; 5.103      ;
; 4.825 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[1] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 5.106      ;
; 4.825 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[2]                               ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.074     ; 5.103      ;
; 4.825 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[3]                               ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.074     ; 5.103      ;
; 4.825 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[4]                               ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.074     ; 5.103      ;
+-------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'cmos2_reg_config:cmos_config_1|clock_20k'                                                                                                                             ;
+-------+----------------------------------+--------------------------------------------------------+--------------+------------------------------------------+--------------+------------+------------+
; Slack ; From Node                        ; To Node                                                ; Launch Clock ; Latch Clock                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------+--------------------------------------------------------+--------------+------------------------------------------+--------------+------------+------------+
; 0.707 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|sclk         ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.565      ; 1.497      ;
; 0.707 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|reg_conf_done_reg       ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.565      ; 1.497      ;
; 0.707 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|config_step.10          ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.565      ; 1.497      ;
; 0.707 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|config_step.01          ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.565      ; 1.497      ;
; 0.707 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|config_step.00          ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.565      ; 1.497      ;
; 0.707 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|tr_end       ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.565      ; 1.497      ;
; 0.707 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|start                   ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.565      ; 1.497      ;
; 0.766 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[3] ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.566      ; 1.557      ;
; 0.766 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[5] ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.566      ; 1.557      ;
; 0.766 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[4] ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.566      ; 1.557      ;
; 0.766 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[2] ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.566      ; 1.557      ;
; 0.766 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[1] ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.566      ; 1.557      ;
; 0.766 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[0] ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.566      ; 1.557      ;
; 1.001 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|reg_index[5]            ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.564      ; 1.790      ;
; 1.001 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|reg_index[8]            ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.564      ; 1.790      ;
; 1.001 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|reg_index[7]            ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.564      ; 1.790      ;
; 1.001 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|reg_index[6]            ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.564      ; 1.790      ;
; 1.001 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|reg_index[4]            ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.564      ; 1.790      ;
; 1.001 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|reg_index[3]            ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.564      ; 1.790      ;
; 1.001 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|reg_index[2]            ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.564      ; 1.790      ;
; 1.001 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|reg_index[1]            ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.564      ; 1.790      ;
; 1.004 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|reg_index[0]            ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.563      ; 1.792      ;
; 1.102 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|reg_sdat     ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.567      ; 1.894      ;
+-------+----------------------------------+--------------------------------------------------------+--------------+------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'cmos2_reg_config:cmos_config_2|clock_20k'                                                                                                                             ;
+-------+----------------------------------+--------------------------------------------------------+--------------+------------------------------------------+--------------+------------+------------+
; Slack ; From Node                        ; To Node                                                ; Launch Clock ; Latch Clock                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------+--------------------------------------------------------+--------------+------------------------------------------+--------------+------------+------------+
; 0.856 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|config_step.10          ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.767      ; 1.848      ;
; 0.856 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|start                   ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.767      ; 1.848      ;
; 0.856 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|config_step.01          ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.767      ; 1.848      ;
; 0.856 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|config_step.00          ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.767      ; 1.848      ;
; 0.881 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|reg_index[4]            ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.768      ; 1.874      ;
; 0.881 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|reg_index[8]            ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.768      ; 1.874      ;
; 0.881 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|reg_index[7]            ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.768      ; 1.874      ;
; 0.881 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|reg_index[6]            ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.768      ; 1.874      ;
; 0.881 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|reg_index[5]            ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.768      ; 1.874      ;
; 0.881 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|reg_index[3]            ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.768      ; 1.874      ;
; 0.881 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|reg_index[2]            ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.768      ; 1.874      ;
; 0.881 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|reg_index[1]            ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.768      ; 1.874      ;
; 0.893 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|reg_conf_done_reg       ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.764      ; 1.882      ;
; 0.950 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|sclk         ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.766      ; 1.941      ;
; 0.950 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|tr_end       ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.766      ; 1.941      ;
; 0.950 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[1] ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.766      ; 1.941      ;
; 0.950 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[5] ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.766      ; 1.941      ;
; 0.950 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[4] ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.766      ; 1.941      ;
; 0.950 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[3] ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.766      ; 1.941      ;
; 0.950 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[2] ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.766      ; 1.941      ;
; 0.950 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[0] ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.766      ; 1.941      ;
; 1.044 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|reg_index[0]            ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.768      ; 2.037      ;
; 1.076 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|reg_sdat     ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.766      ; 2.067      ;
+-------+----------------------------------+--------------------------------------------------------+--------------+------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'CMOS1_PCLK'                                                                                                                                                                                                                                                                                                                                           ;
+-------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                                                                                                                                                                          ; Launch Clock                                                                 ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 1.210 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u1_CMOS_Capture|mCMOS_VSYNC                                                                                                                                         ; CLOCK_50                                                                     ; CMOS1_PCLK  ; 0.000        ; 1.109      ; 2.544      ;
; 1.210 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u1_CMOS_Capture|Frame_Cont[1]                                                                                                                                       ; CLOCK_50                                                                     ; CMOS1_PCLK  ; 0.000        ; 1.109      ; 2.544      ;
; 1.210 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u1_CMOS_Capture|Frame_Cont[3]                                                                                                                                       ; CLOCK_50                                                                     ; CMOS1_PCLK  ; 0.000        ; 1.109      ; 2.544      ;
; 1.210 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u1_CMOS_Capture|Frame_Cont[0]                                                                                                                                       ; CLOCK_50                                                                     ; CMOS1_PCLK  ; 0.000        ; 1.109      ; 2.544      ;
; 1.210 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u1_CMOS_Capture|Frame_Cont[2]                                                                                                                                       ; CLOCK_50                                                                     ; CMOS1_PCLK  ; 0.000        ; 1.109      ; 2.544      ;
; 1.210 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u1_CMOS_Capture|Frame_valid                                                                                                                                         ; CLOCK_50                                                                     ; CMOS1_PCLK  ; 0.000        ; 1.109      ; 2.544      ;
; 1.218 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u1_CMOS_Capture|CMOS_oDATA[3]                                                                                                                                       ; CLOCK_50                                                                     ; CMOS1_PCLK  ; 0.000        ; 1.100      ; 2.543      ;
; 1.218 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u1_CMOS_Capture|CMOS_oDATA[2]                                                                                                                                       ; CLOCK_50                                                                     ; CMOS1_PCLK  ; 0.000        ; 1.100      ; 2.543      ;
; 1.218 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u1_CMOS_Capture|CMOS_oDATA[1]                                                                                                                                       ; CLOCK_50                                                                     ; CMOS1_PCLK  ; 0.000        ; 1.100      ; 2.543      ;
; 1.218 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u1_CMOS_Capture|CMOS_oDATA[7]                                                                                                                                       ; CLOCK_50                                                                     ; CMOS1_PCLK  ; 0.000        ; 1.100      ; 2.543      ;
; 1.218 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u1_CMOS_Capture|CMOS_oDATA[11]                                                                                                                                      ; CLOCK_50                                                                     ; CMOS1_PCLK  ; 0.000        ; 1.100      ; 2.543      ;
; 1.218 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u1_CMOS_Capture|CMOS_oDATA[10]                                                                                                                                      ; CLOCK_50                                                                     ; CMOS1_PCLK  ; 0.000        ; 1.100      ; 2.543      ;
; 1.218 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u1_CMOS_Capture|CMOS_oDATA[9]                                                                                                                                       ; CLOCK_50                                                                     ; CMOS1_PCLK  ; 0.000        ; 1.100      ; 2.543      ;
; 1.218 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u1_CMOS_Capture|CMOS_oDATA[15]                                                                                                                                      ; CLOCK_50                                                                     ; CMOS1_PCLK  ; 0.000        ; 1.100      ; 2.543      ;
; 1.249 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u1_CMOS_Capture|byte_state                                                                                                                                          ; CLOCK_50                                                                     ; CMOS1_PCLK  ; 0.000        ; 1.062      ; 2.536      ;
; 1.249 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u1_CMOS_Capture|Pre_CMOS_iDATA[0]                                                                                                                                   ; CLOCK_50                                                                     ; CMOS1_PCLK  ; 0.000        ; 1.063      ; 2.537      ;
; 1.249 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u1_CMOS_Capture|Pre_CMOS_iDATA[6]                                                                                                                                   ; CLOCK_50                                                                     ; CMOS1_PCLK  ; 0.000        ; 1.063      ; 2.537      ;
; 1.249 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u1_CMOS_Capture|Pre_CMOS_iDATA[5]                                                                                                                                   ; CLOCK_50                                                                     ; CMOS1_PCLK  ; 0.000        ; 1.063      ; 2.537      ;
; 1.249 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u1_CMOS_Capture|Pre_CMOS_iDATA[4]                                                                                                                                   ; CLOCK_50                                                                     ; CMOS1_PCLK  ; 0.000        ; 1.063      ; 2.537      ;
; 1.257 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u1_CMOS_Capture|Pre_CMOS_iDATA[3]                                                                                                                                   ; CLOCK_50                                                                     ; CMOS1_PCLK  ; 0.000        ; 1.061      ; 2.543      ;
; 1.257 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u1_CMOS_Capture|Pre_CMOS_iDATA[2]                                                                                                                                   ; CLOCK_50                                                                     ; CMOS1_PCLK  ; 0.000        ; 1.061      ; 2.543      ;
; 1.257 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u1_CMOS_Capture|Pre_CMOS_iDATA[1]                                                                                                                                   ; CLOCK_50                                                                     ; CMOS1_PCLK  ; 0.000        ; 1.061      ; 2.543      ;
; 1.257 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u1_CMOS_Capture|Pre_CMOS_iDATA[7]                                                                                                                                   ; CLOCK_50                                                                     ; CMOS1_PCLK  ; 0.000        ; 1.061      ; 2.543      ;
; 1.303 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u1_CMOS_Capture|CMOS_oDATA[0]                                                                                                                                       ; CLOCK_50                                                                     ; CMOS1_PCLK  ; 0.000        ; 1.009      ; 2.537      ;
; 1.303 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u1_CMOS_Capture|CMOS_oDATA[6]                                                                                                                                       ; CLOCK_50                                                                     ; CMOS1_PCLK  ; 0.000        ; 1.009      ; 2.537      ;
; 1.303 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u1_CMOS_Capture|CMOS_oDATA[5]                                                                                                                                       ; CLOCK_50                                                                     ; CMOS1_PCLK  ; 0.000        ; 1.009      ; 2.537      ;
; 1.303 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u1_CMOS_Capture|CMOS_oDATA[4]                                                                                                                                       ; CLOCK_50                                                                     ; CMOS1_PCLK  ; 0.000        ; 1.009      ; 2.537      ;
; 1.303 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u1_CMOS_Capture|CMOS_oDATA[8]                                                                                                                                       ; CLOCK_50                                                                     ; CMOS1_PCLK  ; 0.000        ; 1.009      ; 2.537      ;
; 1.303 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u1_CMOS_Capture|CMOS_oDATA[14]                                                                                                                                      ; CLOCK_50                                                                     ; CMOS1_PCLK  ; 0.000        ; 1.009      ; 2.537      ;
; 1.303 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u1_CMOS_Capture|CMOS_oDATA[13]                                                                                                                                      ; CLOCK_50                                                                     ; CMOS1_PCLK  ; 0.000        ; 1.009      ; 2.537      ;
; 1.303 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u1_CMOS_Capture|CMOS_oDATA[12]                                                                                                                                      ; CLOCK_50                                                                     ; CMOS1_PCLK  ; 0.000        ; 1.009      ; 2.537      ;
; 1.621 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.679      ; 4.575      ;
; 1.621 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.679      ; 4.575      ;
; 1.621 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.679      ; 4.575      ;
; 1.621 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.679      ; 4.575      ;
; 1.621 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.679      ; 4.575      ;
; 1.656 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.679      ; 4.610      ;
; 1.656 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.679      ; 4.610      ;
; 1.656 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.679      ; 4.610      ;
; 1.656 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.679      ; 4.610      ;
; 1.656 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.679      ; 4.610      ;
; 1.664 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity9                          ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.636      ; 4.575      ;
; 1.664 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.636      ; 4.575      ;
; 1.685 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.593      ; 4.553      ;
; 1.685 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.593      ; 4.553      ;
; 1.685 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.593      ; 4.553      ;
; 1.685 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                      ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.593      ; 4.553      ;
; 1.685 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                      ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.593      ; 4.553      ;
; 1.685 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.593      ; 4.553      ;
; 1.699 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity9                          ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.636      ; 4.610      ;
; 1.699 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.636      ; 4.610      ;
; 1.718 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.593      ; 4.586      ;
; 1.718 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.593      ; 4.586      ;
; 1.718 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.593      ; 4.586      ;
; 1.718 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                      ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.593      ; 4.586      ;
; 1.718 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                      ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.593      ; 4.586      ;
; 1.718 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.593      ; 4.586      ;
; 1.993 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[2]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.300      ; 4.568      ;
; 1.993 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[9]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.300      ; 4.568      ;
; 1.993 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[8]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.300      ; 4.568      ;
; 1.993 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.300      ; 4.568      ;
; 1.993 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                                  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.300      ; 4.568      ;
; 1.993 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[6]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.300      ; 4.568      ;
; 1.995 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[8]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.299      ; 4.569      ;
; 1.995 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[5]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.299      ; 4.569      ;
; 1.995 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[10] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.299      ; 4.569      ;
; 1.995 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[4]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.299      ; 4.569      ;
; 1.996 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[1]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.285      ; 4.556      ;
; 1.996 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[11]                                          ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.285      ; 4.556      ;
; 1.996 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[10]                                          ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.285      ; 4.556      ;
; 2.030 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[2]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.300      ; 4.605      ;
; 2.030 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[9]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.300      ; 4.605      ;
; 2.030 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[8]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.300      ; 4.605      ;
; 2.030 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.300      ; 4.605      ;
; 2.030 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                                  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.300      ; 4.605      ;
; 2.030 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[6]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.300      ; 4.605      ;
; 2.031 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[8]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.299      ; 4.605      ;
; 2.031 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[5]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.299      ; 4.605      ;
; 2.031 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[10] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.299      ; 4.605      ;
; 2.031 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[4]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.299      ; 4.605      ;
; 2.033 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[1]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.285      ; 4.593      ;
; 2.033 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[11]                                          ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.285      ; 4.593      ;
; 2.033 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[10]                                          ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.285      ; 4.593      ;
; 2.045 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[8]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.248      ; 4.568      ;
; 2.045 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[9]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.248      ; 4.568      ;
; 2.045 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[2]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.248      ; 4.568      ;
; 2.045 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[3]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.248      ; 4.568      ;
; 2.045 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[4]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.248      ; 4.568      ;
; 2.045 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[11] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.248      ; 4.568      ;
; 2.045 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[7]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.248      ; 4.568      ;
; 2.045 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[6]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.248      ; 4.568      ;
; 2.045 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[3]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.248      ; 4.568      ;
; 2.045 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[2]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.248      ; 4.568      ;
; 2.045 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[8]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.248      ; 4.568      ;
; 2.045 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[5]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.248      ; 4.568      ;
; 2.045 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[7]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.248      ; 4.568      ;
; 2.045 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[6]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.248      ; 4.568      ;
; 2.045 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[0]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.248      ; 4.568      ;
; 2.073 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[9]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.220      ; 4.568      ;
; 2.073 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[3]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 2.220      ; 4.568      ;
+-------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'CMOS2_PCLK'                                                                                                                                                                                                                                                                                                                                           ;
+-------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                                                                                                                                                                          ; Launch Clock                                                                 ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 1.320 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u2_CMOS_Capture|CMOS_oDATA[11]                                                                                                                                      ; CLOCK_50                                                                     ; CMOS2_PCLK  ; 0.000        ; 1.016      ; 2.561      ;
; 1.320 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u2_CMOS_Capture|CMOS_oDATA[10]                                                                                                                                      ; CLOCK_50                                                                     ; CMOS2_PCLK  ; 0.000        ; 1.016      ; 2.561      ;
; 1.320 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u2_CMOS_Capture|CMOS_oDATA[9]                                                                                                                                       ; CLOCK_50                                                                     ; CMOS2_PCLK  ; 0.000        ; 1.016      ; 2.561      ;
; 1.320 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u2_CMOS_Capture|CMOS_oDATA[8]                                                                                                                                       ; CLOCK_50                                                                     ; CMOS2_PCLK  ; 0.000        ; 1.016      ; 2.561      ;
; 1.320 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u2_CMOS_Capture|CMOS_oDATA[14]                                                                                                                                      ; CLOCK_50                                                                     ; CMOS2_PCLK  ; 0.000        ; 1.016      ; 2.561      ;
; 1.320 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u2_CMOS_Capture|CMOS_oDATA[12]                                                                                                                                      ; CLOCK_50                                                                     ; CMOS2_PCLK  ; 0.000        ; 1.016      ; 2.561      ;
; 1.331 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u2_CMOS_Capture|Frame_Cont[1]                                                                                                                                       ; CLOCK_50                                                                     ; CMOS2_PCLK  ; 0.000        ; 0.998      ; 2.554      ;
; 1.331 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u2_CMOS_Capture|Frame_Cont[2]                                                                                                                                       ; CLOCK_50                                                                     ; CMOS2_PCLK  ; 0.000        ; 0.998      ; 2.554      ;
; 1.331 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u2_CMOS_Capture|Frame_Cont[0]                                                                                                                                       ; CLOCK_50                                                                     ; CMOS2_PCLK  ; 0.000        ; 0.998      ; 2.554      ;
; 1.331 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u2_CMOS_Capture|Frame_Cont[3]                                                                                                                                       ; CLOCK_50                                                                     ; CMOS2_PCLK  ; 0.000        ; 0.998      ; 2.554      ;
; 1.331 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u2_CMOS_Capture|Frame_valid                                                                                                                                         ; CLOCK_50                                                                     ; CMOS2_PCLK  ; 0.000        ; 0.998      ; 2.554      ;
; 1.336 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u2_CMOS_Capture|byte_state                                                                                                                                          ; CLOCK_50                                                                     ; CMOS2_PCLK  ; 0.000        ; 1.001      ; 2.562      ;
; 1.362 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u2_CMOS_Capture|Pre_CMOS_iDATA[3]                                                                                                                                   ; CLOCK_50                                                                     ; CMOS2_PCLK  ; 0.000        ; 0.974      ; 2.561      ;
; 1.362 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u2_CMOS_Capture|Pre_CMOS_iDATA[2]                                                                                                                                   ; CLOCK_50                                                                     ; CMOS2_PCLK  ; 0.000        ; 0.974      ; 2.561      ;
; 1.362 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u2_CMOS_Capture|Pre_CMOS_iDATA[1]                                                                                                                                   ; CLOCK_50                                                                     ; CMOS2_PCLK  ; 0.000        ; 0.974      ; 2.561      ;
; 1.362 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u2_CMOS_Capture|Pre_CMOS_iDATA[6]                                                                                                                                   ; CLOCK_50                                                                     ; CMOS2_PCLK  ; 0.000        ; 0.974      ; 2.561      ;
; 1.362 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u2_CMOS_Capture|Pre_CMOS_iDATA[4]                                                                                                                                   ; CLOCK_50                                                                     ; CMOS2_PCLK  ; 0.000        ; 0.974      ; 2.561      ;
; 1.384 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u2_CMOS_Capture|Pre_CMOS_iDATA[0]                                                                                                                                   ; CLOCK_50                                                                     ; CMOS2_PCLK  ; 0.000        ; 0.953      ; 2.562      ;
; 1.614 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[6]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 2.586      ; 4.475      ;
; 1.614 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[7]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 2.586      ; 4.475      ;
; 1.614 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[5]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 2.586      ; 4.475      ;
; 1.614 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[10]                                                  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 2.586      ; 4.475      ;
; 1.614 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                                  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 2.586      ; 4.475      ;
; 1.614 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[8]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 2.586      ; 4.475      ;
; 1.614 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[9]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 2.586      ; 4.475      ;
; 1.667 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[7]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 2.533      ; 4.475      ;
; 1.667 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[6]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 2.533      ; 4.475      ;
; 1.667 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[5]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 2.533      ; 4.475      ;
; 1.667 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[11] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 2.533      ; 4.475      ;
; 1.667 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[10] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 2.533      ; 4.475      ;
; 1.667 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[9]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 2.533      ; 4.475      ;
; 1.709 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u2_CMOS_Capture|CMOS_oDATA[7]                                                                                                                                       ; CLOCK_50                                                                     ; CMOS2_PCLK  ; 0.000        ; 1.059      ; 2.993      ;
; 1.709 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u2_CMOS_Capture|CMOS_oDATA[6]                                                                                                                                       ; CLOCK_50                                                                     ; CMOS2_PCLK  ; 0.000        ; 1.059      ; 2.993      ;
; 1.709 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u2_CMOS_Capture|CMOS_oDATA[5]                                                                                                                                       ; CLOCK_50                                                                     ; CMOS2_PCLK  ; 0.000        ; 1.059      ; 2.993      ;
; 1.709 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u2_CMOS_Capture|CMOS_oDATA[4]                                                                                                                                       ; CLOCK_50                                                                     ; CMOS2_PCLK  ; 0.000        ; 1.059      ; 2.993      ;
; 1.709 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u2_CMOS_Capture|CMOS_oDATA[15]                                                                                                                                      ; CLOCK_50                                                                     ; CMOS2_PCLK  ; 0.000        ; 1.059      ; 2.993      ;
; 1.785 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[6]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 2.586      ; 4.646      ;
; 1.785 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[7]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 2.586      ; 4.646      ;
; 1.785 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[5]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 2.586      ; 4.646      ;
; 1.785 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[10]                                                  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 2.586      ; 4.646      ;
; 1.785 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                                  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 2.586      ; 4.646      ;
; 1.785 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[8]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 2.586      ; 4.646      ;
; 1.785 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[9]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 2.586      ; 4.646      ;
; 1.785 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u2_CMOS_Capture|Pre_CMOS_iDATA[7]                                                                                                                                   ; CLOCK_50                                                                     ; CMOS2_PCLK  ; 0.000        ; 0.921      ; 2.931      ;
; 1.785 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u2_CMOS_Capture|Pre_CMOS_iDATA[5]                                                                                                                                   ; CLOCK_50                                                                     ; CMOS2_PCLK  ; 0.000        ; 0.921      ; 2.931      ;
; 1.789 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u2_CMOS_Capture|CMOS_oDATA[3]                                                                                                                                       ; CLOCK_50                                                                     ; CMOS2_PCLK  ; 0.000        ; 0.949      ; 2.963      ;
; 1.789 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u2_CMOS_Capture|CMOS_oDATA[2]                                                                                                                                       ; CLOCK_50                                                                     ; CMOS2_PCLK  ; 0.000        ; 0.949      ; 2.963      ;
; 1.789 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u2_CMOS_Capture|CMOS_oDATA[1]                                                                                                                                       ; CLOCK_50                                                                     ; CMOS2_PCLK  ; 0.000        ; 0.949      ; 2.963      ;
; 1.789 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u2_CMOS_Capture|CMOS_oDATA[0]                                                                                                                                       ; CLOCK_50                                                                     ; CMOS2_PCLK  ; 0.000        ; 0.949      ; 2.963      ;
; 1.789 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u2_CMOS_Capture|CMOS_oDATA[13]                                                                                                                                      ; CLOCK_50                                                                     ; CMOS2_PCLK  ; 0.000        ; 0.949      ; 2.963      ;
; 1.838 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[7]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 2.533      ; 4.646      ;
; 1.838 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[6]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 2.533      ; 4.646      ;
; 1.838 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[5]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 2.533      ; 4.646      ;
; 1.838 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[11] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 2.533      ; 4.646      ;
; 1.838 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[10] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 2.533      ; 4.646      ;
; 1.838 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[9]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 2.533      ; 4.646      ;
; 1.879 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[5]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 2.322      ; 4.476      ;
; 1.879 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[11]                                          ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 2.322      ; 4.476      ;
; 1.879 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[5]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 2.322      ; 4.476      ;
; 1.918 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[3]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 2.283      ; 4.476      ;
; 1.918 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[7]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 2.283      ; 4.476      ;
; 1.918 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[6]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 2.283      ; 4.476      ;
; 1.940 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 2.260      ; 4.475      ;
; 1.940 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 2.260      ; 4.475      ;
; 1.940 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 2.260      ; 4.475      ;
; 1.940 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 2.260      ; 4.475      ;
; 1.940 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 2.260      ; 4.475      ;
; 1.940 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 2.260      ; 4.475      ;
; 1.940 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 2.260      ; 4.475      ;
; 1.940 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                      ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 2.260      ; 4.475      ;
; 1.940 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 2.260      ; 4.475      ;
; 1.940 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[4]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 2.260      ; 4.475      ;
; 1.940 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[8]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 2.260      ; 4.475      ;
; 1.983 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 2.217      ; 4.475      ;
; 1.983 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[8]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 2.218      ; 4.476      ;
; 1.983 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[1]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 2.218      ; 4.476      ;
; 1.983 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[0]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 2.218      ; 4.476      ;
; 1.983 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[10]                                          ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 2.218      ; 4.476      ;
; 1.983 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[8]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 2.218      ; 4.476      ;
; 1.983 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[9]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 2.218      ; 4.476      ;
; 1.983 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[7]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 2.218      ; 4.476      ;
; 1.983 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[6]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 2.218      ; 4.476      ;
; 1.983 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[4]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 2.218      ; 4.476      ;
; 1.983 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[3]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 2.218      ; 4.476      ;
; 1.983 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[2]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 2.218      ; 4.476      ;
; 1.996 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u2_CMOS_Capture|CMOS_oCLK                                                                                                                                           ; CLOCK_50                                                                     ; CMOS2_PCLK  ; 0.000        ; 0.339      ; 2.560      ;
; 2.018 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[0]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 2.183      ; 4.476      ;
; 2.018 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[1]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 2.183      ; 4.476      ;
; 2.018 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[2]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 2.183      ; 4.476      ;
; 2.018 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                      ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 2.183      ; 4.476      ;
; 2.018 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 2.183      ; 4.476      ;
; 2.018 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[4]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 2.183      ; 4.476      ;
; 2.018 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[11] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 2.183      ; 4.476      ;
; 2.018 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[10] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 2.183      ; 4.476      ;
; 2.018 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[9]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 2.183      ; 4.476      ;
; 2.047 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[0]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 2.547      ; 4.869      ;
; 2.047 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[1]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 2.547      ; 4.869      ;
; 2.047 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[2]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 2.547      ; 4.869      ;
; 2.047 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[3]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 2.547      ; 4.869      ;
; 2.051 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[5]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 2.322      ; 4.648      ;
+-------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'u_clok_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                         ;
+-------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                                                                                                                                                                         ; Launch Clock                                                                 ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; 1.871 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a11~portb_address_reg0   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.361      ; 3.568      ;
; 1.880 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a7~portb_address_reg0    ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.361      ; 3.577      ;
; 1.896 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[0]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.080      ; 3.277      ;
; 1.896 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[11]                                                  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.080      ; 3.277      ;
; 1.896 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[1]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.080      ; 3.277      ;
; 1.915 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[11]                             ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.354      ; 3.565      ;
; 1.915 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[12]                             ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.354      ; 3.565      ;
; 1.915 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[13]                             ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.354      ; 3.565      ;
; 1.915 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[14]                             ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.354      ; 3.565      ;
; 1.924 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[7]                              ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.354      ; 3.574      ;
; 1.924 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[8]                              ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.354      ; 3.574      ;
; 1.924 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[9]                              ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.354      ; 3.574      ;
; 1.924 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[10]                             ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.354      ; 3.574      ;
; 1.925 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[1]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.082      ; 3.308      ;
; 1.925 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a4                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.082      ; 3.308      ;
; 1.925 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[4]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.082      ; 3.308      ;
; 1.925 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[3]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.082      ; 3.308      ;
; 1.925 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a5                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.082      ; 3.308      ;
; 1.933 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a6                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.086      ; 3.320      ;
; 1.933 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a7                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.086      ; 3.320      ;
; 1.933 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.086      ; 3.320      ;
; 1.933 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.086      ; 3.320      ;
; 1.933 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10                      ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.086      ; 3.320      ;
; 1.933 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[2]                  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.086      ; 3.320      ;
; 1.933 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[10]                                                  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.086      ; 3.320      ;
; 1.933 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11                      ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.086      ; 3.320      ;
; 1.934 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a11~portb_address_reg0   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.361      ; 3.631      ;
; 1.935 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[3]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.083      ; 3.319      ;
; 1.943 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a7~portb_address_reg0    ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.361      ; 3.640      ;
; 1.957 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a2~portb_address_reg0    ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.361      ; 3.654      ;
; 1.959 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[0]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.080      ; 3.340      ;
; 1.959 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[11]                                                  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.080      ; 3.340      ;
; 1.959 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[1]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.080      ; 3.340      ;
; 1.961 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[0]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.086      ; 3.348      ;
; 1.961 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a1                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.086      ; 3.348      ;
; 1.961 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a2                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.086      ; 3.348      ;
; 1.961 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[1]                  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.086      ; 3.348      ;
; 1.961 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[0]                  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.086      ; 3.348      ;
; 1.961 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|parity6                          ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.086      ; 3.348      ;
; 1.961 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a0                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.086      ; 3.348      ;
; 1.961 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[7]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.086      ; 3.348      ;
; 1.961 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[7]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.086      ; 3.348      ;
; 1.961 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[6]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.086      ; 3.348      ;
; 1.961 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[6]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.086      ; 3.348      ;
; 1.961 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[6]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.086      ; 3.348      ;
; 1.961 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[7]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.086      ; 3.348      ;
; 1.961 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[10] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.086      ; 3.348      ;
; 1.961 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[4]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.086      ; 3.348      ;
; 1.961 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a3                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.086      ; 3.348      ;
; 1.963 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~portb_address_reg0    ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.360      ; 3.659      ;
; 1.975 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[1]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.086      ; 3.362      ;
; 1.975 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[0]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.086      ; 3.362      ;
; 1.975 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[11] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.086      ; 3.362      ;
; 1.975 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[11] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.086      ; 3.362      ;
; 1.975 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[10] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.086      ; 3.362      ;
; 1.975 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[5]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.086      ; 3.362      ;
; 1.975 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[5]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.086      ; 3.362      ;
; 1.975 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[4]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.086      ; 3.362      ;
; 1.975 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[5]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.086      ; 3.362      ;
; 1.975 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[2]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.086      ; 3.362      ;
; 1.975 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[3]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.086      ; 3.362      ;
; 1.975 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[2]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.086      ; 3.362      ;
; 1.975 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[2]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.086      ; 3.362      ;
; 1.978 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[11]                             ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.354      ; 3.628      ;
; 1.978 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[12]                             ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.354      ; 3.628      ;
; 1.978 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[13]                             ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.354      ; 3.628      ;
; 1.978 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[14]                             ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.354      ; 3.628      ;
; 1.979 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[9]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.087      ; 3.367      ;
; 1.979 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[9]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.087      ; 3.367      ;
; 1.979 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[8]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.087      ; 3.367      ;
; 1.979 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[8]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.087      ; 3.367      ;
; 1.979 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[9]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.087      ; 3.367      ;
; 1.979 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[8]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.087      ; 3.367      ;
; 1.985 ; Reset_Delay:u_Reset_Delay|oRST_3                    ; color_bar:u_color_bar|rgb_g_reg[1]                                                                                                                                              ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; -0.670     ; 1.556      ;
; 1.985 ; Reset_Delay:u_Reset_Delay|oRST_3                    ; color_bar:u_color_bar|v_active                                                                                                                                                  ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; -0.670     ; 1.556      ;
; 1.985 ; Reset_Delay:u_Reset_Delay|oRST_3                    ; color_bar:u_color_bar|h_cnt[2]                                                                                                                                                  ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; -0.670     ; 1.556      ;
; 1.987 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[7]                              ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.354      ; 3.637      ;
; 1.987 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[8]                              ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.354      ; 3.637      ;
; 1.987 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[9]                              ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.354      ; 3.637      ;
; 1.987 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[10]                             ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.354      ; 3.637      ;
; 1.988 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[1]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.082      ; 3.371      ;
; 1.988 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a4                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.082      ; 3.371      ;
; 1.988 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[4]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.082      ; 3.371      ;
; 1.988 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[3]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.082      ; 3.371      ;
; 1.988 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a5                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.082      ; 3.371      ;
; 1.996 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a6                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.086      ; 3.383      ;
; 1.996 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a7                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.086      ; 3.383      ;
; 1.996 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.086      ; 3.383      ;
; 1.996 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.086      ; 3.383      ;
; 1.996 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10                      ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.086      ; 3.383      ;
; 1.996 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[2]                  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.086      ; 3.383      ;
; 1.996 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[10]                                                  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.086      ; 3.383      ;
; 1.996 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11                      ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.086      ; 3.383      ;
; 1.998 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[3]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.083      ; 3.382      ;
; 2.001 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[2]                              ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.354      ; 3.651      ;
; 2.001 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[4]                              ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.354      ; 3.651      ;
; 2.001 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[5]                              ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.354      ; 3.651      ;
; 2.001 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[6]                              ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.354      ; 3.651      ;
; 2.007 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[0]                              ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.353      ; 3.656      ;
; 2.007 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[1]                              ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 1.353      ; 3.656      ;
+-------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'u_clok_pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                       ;
+-------+----------------------------------+--------------------------------------------------+--------------+--------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                        ; To Node                                          ; Launch Clock ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------+--------------------------------------------------+--------------+--------------------------------------------------------+--------------+------------+------------+
; 2.315 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[8]  ; CLOCK_50     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.006       ; -0.677     ; 1.917      ;
; 2.315 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[7]  ; CLOCK_50     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.006       ; -0.677     ; 1.917      ;
; 2.315 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[6]  ; CLOCK_50     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.006       ; -0.677     ; 1.917      ;
; 2.315 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[5]  ; CLOCK_50     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.006       ; -0.677     ; 1.917      ;
; 2.315 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[4]  ; CLOCK_50     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.006       ; -0.677     ; 1.917      ;
; 2.315 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[3]  ; CLOCK_50     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.006       ; -0.677     ; 1.917      ;
; 2.315 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[2]  ; CLOCK_50     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.006       ; -0.677     ; 1.917      ;
; 2.315 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[1]  ; CLOCK_50     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.006       ; -0.677     ; 1.917      ;
; 2.315 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[0]  ; CLOCK_50     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.006       ; -0.677     ; 1.917      ;
; 2.426 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|clock_20k         ; CLOCK_50     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.006       ; -1.148     ; 1.557      ;
; 2.785 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[15] ; CLOCK_50     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.006       ; -1.147     ; 1.917      ;
; 2.785 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[14] ; CLOCK_50     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.006       ; -1.147     ; 1.917      ;
; 2.785 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[13] ; CLOCK_50     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.006       ; -1.147     ; 1.917      ;
; 2.785 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[12] ; CLOCK_50     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.006       ; -1.147     ; 1.917      ;
; 2.785 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[11] ; CLOCK_50     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.006       ; -1.147     ; 1.917      ;
; 2.785 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[10] ; CLOCK_50     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.006       ; -1.147     ; 1.917      ;
; 2.785 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[9]  ; CLOCK_50     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.006       ; -1.147     ; 1.917      ;
; 2.821 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|clock_20k         ; CLOCK_50     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.006       ; -1.148     ; 1.952      ;
+-------+----------------------------------+--------------------------------------------------+--------------+--------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                         ;
+-------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                                                                                                                                                                         ; Launch Clock                                                                 ; Latch Clock                                                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+------------+------------+
; 2.603 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[5]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.551      ; 3.349      ;
; 2.646 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[3]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.508      ; 3.349      ;
; 2.646 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[1]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.508      ; 3.349      ;
; 2.646 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[10] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.508      ; 3.349      ;
; 2.646 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[4]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.508      ; 3.349      ;
; 2.646 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[8]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.508      ; 3.349      ;
; 2.646 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[3]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.508      ; 3.349      ;
; 2.666 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[5]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.551      ; 3.412      ;
; 2.709 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[3]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.508      ; 3.412      ;
; 2.709 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[1]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.508      ; 3.412      ;
; 2.709 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[10] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.508      ; 3.412      ;
; 2.709 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[4]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.508      ; 3.412      ;
; 2.709 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[8]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.508      ; 3.412      ;
; 2.709 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[3]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.508      ; 3.412      ;
; 2.779 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 3.043      ;
; 2.779 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 3.043      ;
; 2.779 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                      ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 3.043      ;
; 2.779 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 3.043      ;
; 2.779 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                      ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 3.043      ;
; 2.779 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[1]                 ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 3.043      ;
; 2.779 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[7]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 3.043      ;
; 2.779 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                                  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 3.043      ;
; 2.779 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[10]                                                  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 3.043      ;
; 2.779 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[9]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 3.043      ;
; 2.779 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[8]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 3.043      ;
; 2.779 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:ws_bwp|dffe12a[7]                                ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 3.043      ;
; 2.804 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[1]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 3.070      ;
; 2.804 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 3.070      ;
; 2.804 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity9                          ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 3.070      ;
; 2.804 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[2]                 ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 3.070      ;
; 2.804 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 3.070      ;
; 2.804 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 3.070      ;
; 2.804 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 3.070      ;
; 2.804 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 3.070      ;
; 2.804 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 3.070      ;
; 2.804 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[0]                 ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 3.070      ;
; 2.804 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[0]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 3.070      ;
; 2.804 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 3.070      ;
; 2.804 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[2]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 3.070      ;
; 2.804 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[7]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 3.070      ;
; 2.823 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[11] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.544      ; 3.562      ;
; 2.842 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 3.106      ;
; 2.842 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 3.106      ;
; 2.842 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                      ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 3.106      ;
; 2.842 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 3.106      ;
; 2.842 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                      ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 3.106      ;
; 2.842 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[1]                 ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 3.106      ;
; 2.842 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[7]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 3.106      ;
; 2.842 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                                  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 3.106      ;
; 2.842 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[10]                                                  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 3.106      ;
; 2.842 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[9]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 3.106      ;
; 2.842 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[8]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 3.106      ;
; 2.842 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:ws_bwp|dffe12a[7]                                ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 3.106      ;
; 2.867 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[1]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 3.133      ;
; 2.867 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 3.133      ;
; 2.867 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity9                          ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 3.133      ;
; 2.867 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[2]                 ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 3.133      ;
; 2.867 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 3.133      ;
; 2.867 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 3.133      ;
; 2.867 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 3.133      ;
; 2.867 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 3.133      ;
; 2.867 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 3.133      ;
; 2.867 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[0]                 ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 3.133      ;
; 2.867 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[0]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 3.133      ;
; 2.867 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 3.133      ;
; 2.867 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[2]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 3.133      ;
; 2.867 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[7]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 3.133      ;
; 2.886 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[11] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.544      ; 3.625      ;
; 3.041 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[3]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 3.308      ;
; 3.041 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[2]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 3.308      ;
; 3.041 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[8]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 3.312      ;
; 3.041 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:ws_bwp|dffe12a[9]                                ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 3.312      ;
; 3.041 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[9]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 3.312      ;
; 3.041 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[4]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 3.308      ;
; 3.041 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[5]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 3.312      ;
; 3.041 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:ws_bwp|dffe12a[10]                               ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 3.312      ;
; 3.041 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[10]                                          ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 3.308      ;
; 3.041 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[11]                                          ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 3.312      ;
; 3.041 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[6]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 3.308      ;
; 3.041 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[0]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 3.308      ;
; 3.041 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[1]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 3.308      ;
; 3.081 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[5]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.550      ; 3.826      ;
; 3.081 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[7]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.550      ; 3.826      ;
; 3.081 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[9]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.550      ; 3.826      ;
; 3.104 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[3]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 3.371      ;
; 3.104 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[2]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 3.371      ;
; 3.104 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[8]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 3.375      ;
; 3.104 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:ws_bwp|dffe12a[9]                                ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 3.375      ;
; 3.104 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[9]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 3.375      ;
; 3.104 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[4]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 3.371      ;
; 3.104 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[5]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 3.375      ;
; 3.104 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:ws_bwp|dffe12a[10]                               ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 3.375      ;
; 3.104 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[10]                                          ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 3.371      ;
; 3.104 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[11]                                          ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 3.375      ;
; 3.104 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[6]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 3.371      ;
; 3.104 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[0]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 3.371      ;
; 3.104 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[1]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 3.371      ;
; 3.144 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[5]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.550      ; 3.889      ;
; 3.144 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[7]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.550      ; 3.889      ;
; 3.144 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[9]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.550      ; 3.889      ;
+-------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+-------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                                    ;
+------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                        ; Slack  ; End Point TNS ;
+------------------------------------------------------------------------------+--------+---------------+
; cmos2_reg_config:cmos_config_2|clock_20k                                     ; -1.235 ; -33.491       ;
; cmos2_reg_config:cmos_config_1|clock_20k                                     ; -1.217 ; -36.827       ;
; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; -1.096 ; -1.096        ;
; CMOS2_PCLK                                                                   ; -0.986 ; -32.710       ;
; CMOS1_PCLK                                                                   ; -0.791 ; -30.780       ;
; u_clok_pll|altpll_component|auto_generated|pll1|clk[1]                       ; 0.061  ; 0.000         ;
; CLOCK_50                                                                     ; 16.648 ; 0.000         ;
; u_clok_pll|altpll_component|auto_generated|pll1|clk[0]                       ; 36.416 ; 0.000         ;
+------------------------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                                     ;
+------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                        ; Slack  ; End Point TNS ;
+------------------------------------------------------------------------------+--------+---------------+
; u_clok_pll|altpll_component|auto_generated|pll1|clk[1]                       ; -0.513 ; -1.025        ;
; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.145  ; 0.000         ;
; CMOS2_PCLK                                                                   ; 0.150  ; 0.000         ;
; u_clok_pll|altpll_component|auto_generated|pll1|clk[0]                       ; 0.154  ; 0.000         ;
; CMOS1_PCLK                                                                   ; 0.165  ; 0.000         ;
; CLOCK_50                                                                     ; 0.186  ; 0.000         ;
; cmos2_reg_config:cmos_config_2|clock_20k                                     ; 0.186  ; 0.000         ;
; cmos2_reg_config:cmos_config_1|clock_20k                                     ; 0.187  ; 0.000         ;
+------------------------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                                                 ;
+------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                        ; Slack  ; End Point TNS ;
+------------------------------------------------------------------------------+--------+---------------+
; u_clok_pll|altpll_component|auto_generated|pll1|clk[0]                       ; -2.191 ; -376.842      ;
; u_clok_pll|altpll_component|auto_generated|pll1|clk[1]                       ; -1.508 ; -24.838       ;
; CMOS1_PCLK                                                                   ; -0.885 ; -50.460       ;
; CMOS2_PCLK                                                                   ; -0.840 ; -51.358       ;
; cmos2_reg_config:cmos_config_2|clock_20k                                     ; -0.001 ; -0.001        ;
; cmos2_reg_config:cmos_config_1|clock_20k                                     ; 0.081  ; 0.000         ;
; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 7.242  ; 0.000         ;
+------------------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                                                 ;
+------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                        ; Slack ; End Point TNS ;
+------------------------------------------------------------------------------+-------+---------------+
; cmos2_reg_config:cmos_config_1|clock_20k                                     ; 0.339 ; 0.000         ;
; cmos2_reg_config:cmos_config_2|clock_20k                                     ; 0.480 ; 0.000         ;
; CMOS1_PCLK                                                                   ; 0.638 ; 0.000         ;
; CMOS2_PCLK                                                                   ; 0.698 ; 0.000         ;
; u_clok_pll|altpll_component|auto_generated|pll1|clk[0]                       ; 0.706 ; 0.000         ;
; u_clok_pll|altpll_component|auto_generated|pll1|clk[1]                       ; 1.140 ; 0.000         ;
; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.278 ; 0.000         ;
+------------------------------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                                      ;
+------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                        ; Slack  ; End Point TNS ;
+------------------------------------------------------------------------------+--------+---------------+
; CMOS1_PCLK                                                                   ; -3.000 ; -125.206      ;
; CMOS2_PCLK                                                                   ; -3.000 ; -123.888      ;
; cmos2_reg_config:cmos_config_1|clock_20k                                     ; -1.000 ; -46.000       ;
; cmos2_reg_config:cmos_config_2|clock_20k                                     ; -1.000 ; -46.000       ;
; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 4.734  ; 0.000         ;
; CLOCK_50                                                                     ; 9.435  ; 0.000         ;
; u_clok_pll|altpll_component|auto_generated|pll1|clk[0]                       ; 19.593 ; 0.000         ;
; u_clok_pll|altpll_component|auto_generated|pll1|clk[1]                       ; 20.622 ; 0.000         ;
+------------------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'cmos2_reg_config:cmos_config_2|clock_20k'                                                                                                                                                            ;
+--------+---------------------------------------------+---------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                   ; To Node                                     ; Launch Clock                             ; Latch Clock                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------+---------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; -1.235 ; cmos2_reg_config:cmos_config_2|reg_index[1] ; cmos2_reg_config:cmos_config_2|i2c_data[10] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.034     ; 2.188      ;
; -1.235 ; cmos2_reg_config:cmos_config_2|reg_index[1] ; cmos2_reg_config:cmos_config_2|i2c_data[9]  ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.034     ; 2.188      ;
; -1.198 ; cmos2_reg_config:cmos_config_2|reg_index[2] ; cmos2_reg_config:cmos_config_2|i2c_data[10] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.034     ; 2.151      ;
; -1.198 ; cmos2_reg_config:cmos_config_2|reg_index[2] ; cmos2_reg_config:cmos_config_2|i2c_data[9]  ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.034     ; 2.151      ;
; -1.174 ; cmos2_reg_config:cmos_config_2|reg_index[1] ; cmos2_reg_config:cmos_config_2|i2c_data[5]  ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.035     ; 2.126      ;
; -1.170 ; cmos2_reg_config:cmos_config_2|reg_index[1] ; cmos2_reg_config:cmos_config_2|i2c_data[1]  ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.035     ; 2.122      ;
; -1.152 ; cmos2_reg_config:cmos_config_2|reg_index[1] ; cmos2_reg_config:cmos_config_2|i2c_data[22] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.037     ; 2.102      ;
; -1.152 ; cmos2_reg_config:cmos_config_2|reg_index[1] ; cmos2_reg_config:cmos_config_2|i2c_data[20] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.037     ; 2.102      ;
; -1.152 ; cmos2_reg_config:cmos_config_2|reg_index[1] ; cmos2_reg_config:cmos_config_2|i2c_data[21] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.037     ; 2.102      ;
; -1.144 ; cmos2_reg_config:cmos_config_2|reg_index[6] ; cmos2_reg_config:cmos_config_2|i2c_data[10] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.034     ; 2.097      ;
; -1.144 ; cmos2_reg_config:cmos_config_2|reg_index[6] ; cmos2_reg_config:cmos_config_2|i2c_data[9]  ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.034     ; 2.097      ;
; -1.137 ; cmos2_reg_config:cmos_config_2|reg_index[2] ; cmos2_reg_config:cmos_config_2|i2c_data[5]  ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.035     ; 2.089      ;
; -1.133 ; cmos2_reg_config:cmos_config_2|reg_index[2] ; cmos2_reg_config:cmos_config_2|i2c_data[1]  ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.035     ; 2.085      ;
; -1.126 ; cmos2_reg_config:cmos_config_2|reg_index[0] ; cmos2_reg_config:cmos_config_2|i2c_data[10] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.035     ; 2.078      ;
; -1.126 ; cmos2_reg_config:cmos_config_2|reg_index[0] ; cmos2_reg_config:cmos_config_2|i2c_data[9]  ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.035     ; 2.078      ;
; -1.121 ; cmos2_reg_config:cmos_config_2|reg_index[7] ; cmos2_reg_config:cmos_config_2|i2c_data[10] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.034     ; 2.074      ;
; -1.121 ; cmos2_reg_config:cmos_config_2|reg_index[7] ; cmos2_reg_config:cmos_config_2|i2c_data[9]  ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.034     ; 2.074      ;
; -1.119 ; cmos2_reg_config:cmos_config_2|reg_index[1] ; cmos2_reg_config:cmos_config_2|i2c_data[6]  ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.040     ; 2.066      ;
; -1.116 ; cmos2_reg_config:cmos_config_2|reg_index[1] ; cmos2_reg_config:cmos_config_2|i2c_data[16] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.036     ; 2.067      ;
; -1.116 ; cmos2_reg_config:cmos_config_2|reg_index[1] ; cmos2_reg_config:cmos_config_2|i2c_data[17] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.036     ; 2.067      ;
; -1.116 ; cmos2_reg_config:cmos_config_2|reg_index[3] ; cmos2_reg_config:cmos_config_2|i2c_data[10] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.034     ; 2.069      ;
; -1.116 ; cmos2_reg_config:cmos_config_2|reg_index[3] ; cmos2_reg_config:cmos_config_2|i2c_data[9]  ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.034     ; 2.069      ;
; -1.115 ; cmos2_reg_config:cmos_config_2|reg_index[2] ; cmos2_reg_config:cmos_config_2|i2c_data[22] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.037     ; 2.065      ;
; -1.115 ; cmos2_reg_config:cmos_config_2|reg_index[2] ; cmos2_reg_config:cmos_config_2|i2c_data[20] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.037     ; 2.065      ;
; -1.115 ; cmos2_reg_config:cmos_config_2|reg_index[2] ; cmos2_reg_config:cmos_config_2|i2c_data[21] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.037     ; 2.065      ;
; -1.108 ; cmos2_reg_config:cmos_config_2|reg_index[8] ; cmos2_reg_config:cmos_config_2|i2c_data[10] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.034     ; 2.061      ;
; -1.108 ; cmos2_reg_config:cmos_config_2|reg_index[8] ; cmos2_reg_config:cmos_config_2|i2c_data[9]  ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.034     ; 2.061      ;
; -1.106 ; cmos2_reg_config:cmos_config_2|reg_index[1] ; cmos2_reg_config:cmos_config_2|i2c_data[4]  ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.040     ; 2.053      ;
; -1.105 ; cmos2_reg_config:cmos_config_2|reg_index[5] ; cmos2_reg_config:cmos_config_2|i2c_data[10] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.034     ; 2.058      ;
; -1.105 ; cmos2_reg_config:cmos_config_2|reg_index[5] ; cmos2_reg_config:cmos_config_2|i2c_data[9]  ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.034     ; 2.058      ;
; -1.100 ; cmos2_reg_config:cmos_config_2|reg_index[6] ; cmos2_reg_config:cmos_config_2|i2c_data[5]  ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.035     ; 2.052      ;
; -1.097 ; cmos2_reg_config:cmos_config_2|reg_index[6] ; cmos2_reg_config:cmos_config_2|i2c_data[1]  ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.035     ; 2.049      ;
; -1.087 ; cmos2_reg_config:cmos_config_2|reg_index[1] ; cmos2_reg_config:cmos_config_2|i2c_data[7]  ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.036     ; 2.038      ;
; -1.082 ; cmos2_reg_config:cmos_config_2|reg_index[2] ; cmos2_reg_config:cmos_config_2|i2c_data[6]  ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.040     ; 2.029      ;
; -1.080 ; cmos2_reg_config:cmos_config_2|reg_index[6] ; cmos2_reg_config:cmos_config_2|i2c_data[22] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.037     ; 2.030      ;
; -1.080 ; cmos2_reg_config:cmos_config_2|reg_index[6] ; cmos2_reg_config:cmos_config_2|i2c_data[20] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.037     ; 2.030      ;
; -1.080 ; cmos2_reg_config:cmos_config_2|reg_index[6] ; cmos2_reg_config:cmos_config_2|i2c_data[21] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.037     ; 2.030      ;
; -1.079 ; cmos2_reg_config:cmos_config_2|reg_index[2] ; cmos2_reg_config:cmos_config_2|i2c_data[16] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.036     ; 2.030      ;
; -1.079 ; cmos2_reg_config:cmos_config_2|reg_index[2] ; cmos2_reg_config:cmos_config_2|i2c_data[17] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.036     ; 2.030      ;
; -1.077 ; cmos2_reg_config:cmos_config_2|reg_index[7] ; cmos2_reg_config:cmos_config_2|i2c_data[5]  ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.035     ; 2.029      ;
; -1.074 ; cmos2_reg_config:cmos_config_2|reg_index[7] ; cmos2_reg_config:cmos_config_2|i2c_data[1]  ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.035     ; 2.026      ;
; -1.073 ; cmos2_reg_config:cmos_config_2|reg_index[5] ; cmos2_reg_config:cmos_config_2|i2c_data[6]  ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.040     ; 2.020      ;
; -1.072 ; cmos2_reg_config:cmos_config_2|reg_index[3] ; cmos2_reg_config:cmos_config_2|i2c_data[5]  ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.035     ; 2.024      ;
; -1.069 ; cmos2_reg_config:cmos_config_2|reg_index[2] ; cmos2_reg_config:cmos_config_2|i2c_data[4]  ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.040     ; 2.016      ;
; -1.069 ; cmos2_reg_config:cmos_config_2|reg_index[3] ; cmos2_reg_config:cmos_config_2|i2c_data[1]  ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.035     ; 2.021      ;
; -1.065 ; cmos2_reg_config:cmos_config_2|reg_index[0] ; cmos2_reg_config:cmos_config_2|i2c_data[5]  ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.036     ; 2.016      ;
; -1.061 ; cmos2_reg_config:cmos_config_2|reg_index[0] ; cmos2_reg_config:cmos_config_2|i2c_data[1]  ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.036     ; 2.012      ;
; -1.061 ; cmos2_reg_config:cmos_config_2|reg_index[6] ; cmos2_reg_config:cmos_config_2|i2c_data[6]  ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.040     ; 2.008      ;
; -1.058 ; cmos2_reg_config:cmos_config_2|reg_index[4] ; cmos2_reg_config:cmos_config_2|i2c_data[6]  ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.040     ; 2.005      ;
; -1.057 ; cmos2_reg_config:cmos_config_2|reg_index[7] ; cmos2_reg_config:cmos_config_2|i2c_data[22] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.037     ; 2.007      ;
; -1.057 ; cmos2_reg_config:cmos_config_2|reg_index[7] ; cmos2_reg_config:cmos_config_2|i2c_data[20] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.037     ; 2.007      ;
; -1.057 ; cmos2_reg_config:cmos_config_2|reg_index[7] ; cmos2_reg_config:cmos_config_2|i2c_data[21] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.037     ; 2.007      ;
; -1.054 ; cmos2_reg_config:cmos_config_2|reg_index[2] ; cmos2_reg_config:cmos_config_2|i2c_data[12] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.041     ; 2.000      ;
; -1.052 ; cmos2_reg_config:cmos_config_2|reg_index[5] ; cmos2_reg_config:cmos_config_2|i2c_data[17] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.036     ; 2.003      ;
; -1.052 ; cmos2_reg_config:cmos_config_2|reg_index[3] ; cmos2_reg_config:cmos_config_2|i2c_data[22] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.037     ; 2.002      ;
; -1.052 ; cmos2_reg_config:cmos_config_2|reg_index[3] ; cmos2_reg_config:cmos_config_2|i2c_data[20] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.037     ; 2.002      ;
; -1.052 ; cmos2_reg_config:cmos_config_2|reg_index[3] ; cmos2_reg_config:cmos_config_2|i2c_data[21] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.037     ; 2.002      ;
; -1.050 ; cmos2_reg_config:cmos_config_2|reg_index[2] ; cmos2_reg_config:cmos_config_2|i2c_data[7]  ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.036     ; 2.001      ;
; -1.047 ; cmos2_reg_config:cmos_config_2|reg_index[1] ; cmos2_reg_config:cmos_config_2|i2c_data[8]  ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.041     ; 1.993      ;
; -1.047 ; cmos2_reg_config:cmos_config_2|reg_index[1] ; cmos2_reg_config:cmos_config_2|i2c_data[2]  ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.041     ; 1.993      ;
; -1.047 ; cmos2_reg_config:cmos_config_2|reg_index[8] ; cmos2_reg_config:cmos_config_2|i2c_data[5]  ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.035     ; 1.999      ;
; -1.047 ; cmos2_reg_config:cmos_config_2|reg_index[6] ; cmos2_reg_config:cmos_config_2|i2c_data[4]  ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.040     ; 1.994      ;
; -1.045 ; cmos2_reg_config:cmos_config_2|reg_index[6] ; cmos2_reg_config:cmos_config_2|i2c_data[16] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.036     ; 1.996      ;
; -1.045 ; cmos2_reg_config:cmos_config_2|reg_index[6] ; cmos2_reg_config:cmos_config_2|i2c_data[17] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.036     ; 1.996      ;
; -1.044 ; cmos2_reg_config:cmos_config_2|reg_index[5] ; cmos2_reg_config:cmos_config_2|i2c_data[5]  ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.035     ; 1.996      ;
; -1.043 ; cmos2_reg_config:cmos_config_2|reg_index[8] ; cmos2_reg_config:cmos_config_2|i2c_data[1]  ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.035     ; 1.995      ;
; -1.043 ; cmos2_reg_config:cmos_config_2|reg_index[0] ; cmos2_reg_config:cmos_config_2|i2c_data[22] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.038     ; 1.992      ;
; -1.043 ; cmos2_reg_config:cmos_config_2|reg_index[0] ; cmos2_reg_config:cmos_config_2|i2c_data[20] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.038     ; 1.992      ;
; -1.043 ; cmos2_reg_config:cmos_config_2|reg_index[0] ; cmos2_reg_config:cmos_config_2|i2c_data[21] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.038     ; 1.992      ;
; -1.040 ; cmos2_reg_config:cmos_config_2|reg_index[5] ; cmos2_reg_config:cmos_config_2|i2c_data[1]  ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.035     ; 1.992      ;
; -1.039 ; cmos2_reg_config:cmos_config_2|reg_index[1] ; cmos2_reg_config:cmos_config_2|i2c_data[19] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.038     ; 1.988      ;
; -1.039 ; cmos2_reg_config:cmos_config_2|reg_index[1] ; cmos2_reg_config:cmos_config_2|i2c_data[11] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.038     ; 1.988      ;
; -1.039 ; cmos2_reg_config:cmos_config_2|reg_index[1] ; cmos2_reg_config:cmos_config_2|i2c_data[0]  ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.038     ; 1.988      ;
; -1.039 ; cmos2_reg_config:cmos_config_2|reg_index[1] ; cmos2_reg_config:cmos_config_2|i2c_data[15] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.038     ; 1.988      ;
; -1.038 ; cmos2_reg_config:cmos_config_2|reg_index[7] ; cmos2_reg_config:cmos_config_2|i2c_data[6]  ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.040     ; 1.985      ;
; -1.033 ; cmos2_reg_config:cmos_config_2|reg_index[3] ; cmos2_reg_config:cmos_config_2|i2c_data[6]  ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.040     ; 1.980      ;
; -1.031 ; cmos2_reg_config:cmos_config_2|reg_index[1] ; cmos2_reg_config:cmos_config_2|i2c_data[18] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.037     ; 1.981      ;
; -1.030 ; cmos2_reg_config:cmos_config_2|reg_index[3] ; cmos2_reg_config:cmos_config_2|i2c_data[12] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.041     ; 1.976      ;
; -1.029 ; cmos2_reg_config:cmos_config_2|reg_index[2] ; cmos2_reg_config:cmos_config_2|i2c_data[11] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.038     ; 1.978      ;
; -1.028 ; cmos2_reg_config:cmos_config_2|reg_index[7] ; cmos2_reg_config:cmos_config_2|i2c_data[0]  ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.038     ; 1.977      ;
; -1.027 ; cmos2_reg_config:cmos_config_2|reg_index[0] ; cmos2_reg_config:cmos_config_2|i2c_data[3]  ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.040     ; 1.974      ;
; -1.026 ; cmos2_reg_config:cmos_config_2|reg_index[6] ; cmos2_reg_config:cmos_config_2|i2c_data[7]  ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.036     ; 1.977      ;
; -1.025 ; cmos2_reg_config:cmos_config_2|reg_index[8] ; cmos2_reg_config:cmos_config_2|i2c_data[22] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.037     ; 1.975      ;
; -1.025 ; cmos2_reg_config:cmos_config_2|reg_index[8] ; cmos2_reg_config:cmos_config_2|i2c_data[20] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.037     ; 1.975      ;
; -1.025 ; cmos2_reg_config:cmos_config_2|reg_index[8] ; cmos2_reg_config:cmos_config_2|i2c_data[21] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.037     ; 1.975      ;
; -1.024 ; cmos2_reg_config:cmos_config_2|reg_index[7] ; cmos2_reg_config:cmos_config_2|i2c_data[4]  ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.040     ; 1.971      ;
; -1.022 ; cmos2_reg_config:cmos_config_2|reg_index[5] ; cmos2_reg_config:cmos_config_2|i2c_data[22] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.037     ; 1.972      ;
; -1.022 ; cmos2_reg_config:cmos_config_2|reg_index[5] ; cmos2_reg_config:cmos_config_2|i2c_data[20] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.037     ; 1.972      ;
; -1.022 ; cmos2_reg_config:cmos_config_2|reg_index[5] ; cmos2_reg_config:cmos_config_2|i2c_data[21] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.037     ; 1.972      ;
; -1.022 ; cmos2_reg_config:cmos_config_2|reg_index[7] ; cmos2_reg_config:cmos_config_2|i2c_data[16] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.036     ; 1.973      ;
; -1.022 ; cmos2_reg_config:cmos_config_2|reg_index[7] ; cmos2_reg_config:cmos_config_2|i2c_data[17] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.036     ; 1.973      ;
; -1.019 ; cmos2_reg_config:cmos_config_2|reg_index[3] ; cmos2_reg_config:cmos_config_2|i2c_data[4]  ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.040     ; 1.966      ;
; -1.017 ; cmos2_reg_config:cmos_config_2|reg_index[3] ; cmos2_reg_config:cmos_config_2|i2c_data[16] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.036     ; 1.968      ;
; -1.017 ; cmos2_reg_config:cmos_config_2|reg_index[3] ; cmos2_reg_config:cmos_config_2|i2c_data[17] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.036     ; 1.968      ;
; -1.013 ; cmos2_reg_config:cmos_config_2|reg_index[1] ; cmos2_reg_config:cmos_config_2|i2c_data[12] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.041     ; 1.959      ;
; -1.012 ; cmos2_reg_config:cmos_config_2|reg_index[2] ; cmos2_reg_config:cmos_config_2|i2c_data[0]  ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.038     ; 1.961      ;
; -1.010 ; cmos2_reg_config:cmos_config_2|reg_index[0] ; cmos2_reg_config:cmos_config_2|i2c_data[6]  ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.041     ; 1.956      ;
; -1.010 ; cmos2_reg_config:cmos_config_2|reg_index[2] ; cmos2_reg_config:cmos_config_2|i2c_data[8]  ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.041     ; 1.956      ;
; -1.010 ; cmos2_reg_config:cmos_config_2|reg_index[2] ; cmos2_reg_config:cmos_config_2|i2c_data[2]  ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.041     ; 1.956      ;
; -1.007 ; cmos2_reg_config:cmos_config_2|reg_index[0] ; cmos2_reg_config:cmos_config_2|i2c_data[16] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; -0.037     ; 1.957      ;
+--------+---------------------------------------------+---------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'cmos2_reg_config:cmos_config_1|clock_20k'                                                                                                                                                                              ;
+--------+--------------------------------------------------------+----------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                              ; To Node                                            ; Launch Clock                             ; Latch Clock                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------+----------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; -1.217 ; cmos2_reg_config:cmos_config_1|reg_index[1]            ; cmos2_reg_config:cmos_config_1|i2c_data[11]        ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.036     ; 2.168      ;
; -1.212 ; cmos2_reg_config:cmos_config_1|reg_index[5]            ; cmos2_reg_config:cmos_config_1|i2c_data[7]         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.035     ; 2.164      ;
; -1.203 ; cmos2_reg_config:cmos_config_1|reg_index[1]            ; cmos2_reg_config:cmos_config_1|i2c_data[12]        ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.036     ; 2.154      ;
; -1.198 ; cmos2_reg_config:cmos_config_1|reg_index[2]            ; cmos2_reg_config:cmos_config_1|i2c_data[7]         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.035     ; 2.150      ;
; -1.160 ; cmos2_reg_config:cmos_config_1|reg_index[0]            ; cmos2_reg_config:cmos_config_1|i2c_data[11]        ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.035     ; 2.112      ;
; -1.148 ; cmos2_reg_config:cmos_config_1|reg_index[0]            ; cmos2_reg_config:cmos_config_1|i2c_data[10]        ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.034     ; 2.101      ;
; -1.140 ; cmos2_reg_config:cmos_config_1|reg_index[6]            ; cmos2_reg_config:cmos_config_1|i2c_data[11]        ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.036     ; 2.091      ;
; -1.133 ; cmos2_reg_config:cmos_config_1|reg_index[2]            ; cmos2_reg_config:cmos_config_1|i2c_data[12]        ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.036     ; 2.084      ;
; -1.116 ; cmos2_reg_config:cmos_config_1|reg_index[0]            ; cmos2_reg_config:cmos_config_1|i2c_data[7]         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.034     ; 2.069      ;
; -1.114 ; cmos2_reg_config:cmos_config_1|reg_index[5]            ; cmos2_reg_config:cmos_config_1|i2c_data[10]        ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.035     ; 2.066      ;
; -1.104 ; cmos2_reg_config:cmos_config_1|reg_index[5]            ; cmos2_reg_config:cmos_config_1|i2c_data[11]        ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.036     ; 2.055      ;
; -1.101 ; cmos2_reg_config:cmos_config_1|reg_index[0]            ; cmos2_reg_config:cmos_config_1|i2c_data[5]         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.036     ; 2.052      ;
; -1.090 ; cmos2_reg_config:cmos_config_1|reg_index[1]            ; cmos2_reg_config:cmos_config_1|i2c_data[2]         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.036     ; 2.041      ;
; -1.086 ; cmos2_reg_config:cmos_config_1|reg_index[0]            ; cmos2_reg_config:cmos_config_1|i2c_data[12]        ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.035     ; 2.038      ;
; -1.078 ; cmos2_reg_config:cmos_config_1|reg_index[3]            ; cmos2_reg_config:cmos_config_1|i2c_data[5]         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.037     ; 2.028      ;
; -1.075 ; cmos2_reg_config:cmos_config_1|reg_index[6]            ; cmos2_reg_config:cmos_config_1|i2c_data[8]         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.046     ; 2.016      ;
; -1.073 ; cmos2_reg_config:cmos_config_1|reg_index[0]            ; cmos2_reg_config:cmos_config_1|i2c_data[4]         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.034     ; 2.026      ;
; -1.073 ; cmos2_reg_config:cmos_config_1|reg_index[1]            ; cmos2_reg_config:cmos_config_1|i2c_data[7]         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.035     ; 2.025      ;
; -1.065 ; cmos2_reg_config:cmos_config_1|reg_index[3]            ; cmos2_reg_config:cmos_config_1|i2c_data[7]         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.035     ; 2.017      ;
; -1.059 ; cmos2_reg_config:cmos_config_1|reg_index[7]            ; cmos2_reg_config:cmos_config_1|i2c_data[8]         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.046     ; 2.000      ;
; -1.057 ; cmos2_reg_config:cmos_config_1|reg_index[2]            ; cmos2_reg_config:cmos_config_1|i2c_data[11]        ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.036     ; 2.008      ;
; -1.054 ; cmos2_reg_config:cmos_config_1|reg_index[1]            ; cmos2_reg_config:cmos_config_1|i2c_data[8]         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.046     ; 1.995      ;
; -1.035 ; cmos2_reg_config:cmos_config_1|reg_index[0]            ; cmos2_reg_config:cmos_config_1|i2c_data[2]         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.035     ; 1.987      ;
; -1.032 ; cmos2_reg_config:cmos_config_1|reg_index[0]            ; cmos2_reg_config:cmos_config_1|i2c_data[8]         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.045     ; 1.974      ;
; -1.032 ; cmos2_reg_config:cmos_config_1|reg_index[1]            ; cmos2_reg_config:cmos_config_1|i2c_data[10]        ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.035     ; 1.984      ;
; -1.029 ; cmos2_reg_config:cmos_config_1|reg_index[7]            ; cmos2_reg_config:cmos_config_1|i2c_data[10]        ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.035     ; 1.981      ;
; -1.024 ; cmos2_reg_config:cmos_config_1|reg_index[2]            ; cmos2_reg_config:cmos_config_1|i2c_data[1]         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.037     ; 1.974      ;
; -1.023 ; cmos2_reg_config:cmos_config_1|reg_index[1]            ; cmos2_reg_config:cmos_config_1|i2c_data[3]         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.037     ; 1.973      ;
; -1.023 ; cmos2_reg_config:cmos_config_1|reg_index[0]            ; cmos2_reg_config:cmos_config_1|i2c_data[3]         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.036     ; 1.974      ;
; -1.021 ; cmos2_reg_config:cmos_config_1|reg_index[7]            ; cmos2_reg_config:cmos_config_1|i2c_data[6]         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.035     ; 1.973      ;
; -1.015 ; cmos2_reg_config:cmos_config_1|reg_index[2]            ; cmos2_reg_config:cmos_config_1|i2c_data[9]         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.044     ; 1.958      ;
; -1.011 ; cmos2_reg_config:cmos_config_1|reg_index[5]            ; cmos2_reg_config:cmos_config_1|i2c_data[6]         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.035     ; 1.963      ;
; -1.011 ; cmos2_reg_config:cmos_config_1|reg_index[4]            ; cmos2_reg_config:cmos_config_1|i2c_data[9]         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.044     ; 1.954      ;
; -1.005 ; cmos2_reg_config:cmos_config_1|reg_index[1]            ; cmos2_reg_config:cmos_config_1|i2c_data[1]         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.037     ; 1.955      ;
; -1.003 ; cmos2_reg_config:cmos_config_1|reg_index[1]            ; cmos2_reg_config:cmos_config_1|i2c_data[5]         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.037     ; 1.953      ;
; -1.002 ; cmos2_reg_config:cmos_config_1|reg_index[0]            ; cmos2_reg_config:cmos_config_1|i2c_data[17]        ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.036     ; 1.953      ;
; -0.997 ; cmos2_reg_config:cmos_config_1|reg_index[4]            ; cmos2_reg_config:cmos_config_1|i2c_data[8]         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.046     ; 1.938      ;
; -0.995 ; cmos2_reg_config:cmos_config_1|reg_index[6]            ; cmos2_reg_config:cmos_config_1|i2c_data[9]         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.044     ; 1.938      ;
; -0.995 ; cmos2_reg_config:cmos_config_1|reg_index[5]            ; cmos2_reg_config:cmos_config_1|i2c_data[4]         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.035     ; 1.947      ;
; -0.994 ; cmos2_reg_config:cmos_config_1|reg_index[5]            ; cmos2_reg_config:cmos_config_1|i2c_data[12]        ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.036     ; 1.945      ;
; -0.994 ; cmos2_reg_config:cmos_config_1|reg_index[4]            ; cmos2_reg_config:cmos_config_1|i2c_data[7]         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.035     ; 1.946      ;
; -0.990 ; cmos2_reg_config:cmos_config_1|reg_index[5]            ; cmos2_reg_config:cmos_config_1|i2c_data[2]         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.036     ; 1.941      ;
; -0.987 ; cmos2_reg_config:cmos_config_1|reg_index[2]            ; cmos2_reg_config:cmos_config_1|i2c_data[4]         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.035     ; 1.939      ;
; -0.979 ; cmos2_reg_config:cmos_config_1|reg_index[7]            ; cmos2_reg_config:cmos_config_1|i2c_data[9]         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.044     ; 1.922      ;
; -0.978 ; cmos2_reg_config:cmos_config_1|reg_index[7]            ; cmos2_reg_config:cmos_config_1|i2c_data[3]         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.037     ; 1.928      ;
; -0.977 ; cmos2_reg_config:cmos_config_1|reg_index[4]            ; cmos2_reg_config:cmos_config_1|i2c_data[1]         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.037     ; 1.927      ;
; -0.975 ; cmos2_reg_config:cmos_config_1|reg_index[1]            ; cmos2_reg_config:cmos_config_1|i2c_data[9]         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.044     ; 1.918      ;
; -0.975 ; cmos2_reg_config:cmos_config_1|reg_index[1]            ; cmos2_reg_config:cmos_config_1|i2c_data[6]         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.035     ; 1.927      ;
; -0.971 ; cmos2_reg_config:cmos_config_1|reg_index[3]            ; cmos2_reg_config:cmos_config_1|i2c_data[1]         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.037     ; 1.921      ;
; -0.967 ; cmos2_reg_config:cmos_config_1|reg_index[0]            ; cmos2_reg_config:cmos_config_1|i2c_data[0]         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.034     ; 1.920      ;
; -0.967 ; cmos2_reg_config:cmos_config_1|reg_index[7]            ; cmos2_reg_config:cmos_config_1|i2c_data[4]         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.035     ; 1.919      ;
; -0.966 ; cmos2_reg_config:cmos_config_1|reg_index[0]            ; cmos2_reg_config:cmos_config_1|i2c_data[6]         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.034     ; 1.919      ;
; -0.966 ; cmos2_reg_config:cmos_config_1|reg_index[7]            ; cmos2_reg_config:cmos_config_1|i2c_data[5]         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.037     ; 1.916      ;
; -0.963 ; cmos2_reg_config:cmos_config_1|reg_index[2]            ; cmos2_reg_config:cmos_config_1|i2c_data[16]        ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.037     ; 1.913      ;
; -0.962 ; cmos2_reg_config:cmos_config_1|reg_index[4]            ; cmos2_reg_config:cmos_config_1|i2c_data[6]         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.035     ; 1.914      ;
; -0.961 ; cmos2_reg_config:cmos_config_1|reg_index[6]            ; cmos2_reg_config:cmos_config_1|i2c_data[16]        ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.037     ; 1.911      ;
; -0.961 ; cmos2_reg_config:cmos_config_1|reg_index[6]            ; cmos2_reg_config:cmos_config_1|i2c_data[17]        ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.037     ; 1.911      ;
; -0.957 ; cmos2_reg_config:cmos_config_1|reg_index[2]            ; cmos2_reg_config:cmos_config_1|i2c_data[8]         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.046     ; 1.898      ;
; -0.953 ; cmos2_reg_config:cmos_config_1|reg_index[0]            ; cmos2_reg_config:cmos_config_1|i2c_data[9]         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.043     ; 1.897      ;
; -0.953 ; cmos2_reg_config:cmos_config_1|reg_index[3]            ; cmos2_reg_config:cmos_config_1|i2c_data[16]        ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.037     ; 1.903      ;
; -0.950 ; cmos2_reg_config:cmos_config_1|reg_index[2]            ; cmos2_reg_config:cmos_config_1|i2c_data[2]         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.036     ; 1.901      ;
; -0.946 ; cmos2_reg_config:cmos_config_1|reg_index[0]            ; cmos2_reg_config:cmos_config_1|i2c_data[19]        ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.034     ; 1.899      ;
; -0.945 ; cmos2_reg_config:cmos_config_1|reg_index[3]            ; cmos2_reg_config:cmos_config_1|i2c_data[8]         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.046     ; 1.886      ;
; -0.945 ; cmos2_reg_config:cmos_config_1|reg_index[7]            ; cmos2_reg_config:cmos_config_1|i2c_data[16]        ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.037     ; 1.895      ;
; -0.945 ; cmos2_reg_config:cmos_config_1|reg_index[7]            ; cmos2_reg_config:cmos_config_1|i2c_data[17]        ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.037     ; 1.895      ;
; -0.944 ; cmos2_reg_config:cmos_config_1|reg_index[1]            ; cmos2_reg_config:cmos_config_1|i2c_data[16]        ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.037     ; 1.894      ;
; -0.944 ; cmos2_reg_config:cmos_config_1|reg_index[1]            ; cmos2_reg_config:cmos_config_1|i2c_data[17]        ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.037     ; 1.894      ;
; -0.944 ; cmos2_reg_config:cmos_config_1|reg_index[4]            ; cmos2_reg_config:cmos_config_1|i2c_data[10]        ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.035     ; 1.896      ;
; -0.933 ; cmos2_reg_config:cmos_config_1|reg_index[6]            ; cmos2_reg_config:cmos_config_1|i2c_data[3]         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.037     ; 1.883      ;
; -0.933 ; cmos2_reg_config:cmos_config_1|reg_index[5]            ; cmos2_reg_config:cmos_config_1|i2c_data[8]         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.046     ; 1.874      ;
; -0.929 ; cmos2_reg_config:cmos_config_1|reg_index[7]            ; cmos2_reg_config:cmos_config_1|i2c_data[0]         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.035     ; 1.881      ;
; -0.926 ; cmos2_reg_config:cmos_config_1|reg_index[3]            ; cmos2_reg_config:cmos_config_1|i2c_data[9]         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.044     ; 1.869      ;
; -0.925 ; cmos2_reg_config:cmos_config_1|reg_index[7]            ; cmos2_reg_config:cmos_config_1|i2c_data[11]        ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.036     ; 1.876      ;
; -0.924 ; cmos2_reg_config:cmos_config_1|reg_index[6]            ; cmos2_reg_config:cmos_config_1|i2c_data[1]         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.037     ; 1.874      ;
; -0.924 ; cmos2_reg_config:cmos_config_1|reg_index[3]            ; cmos2_reg_config:cmos_config_1|i2c_data[4]         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.035     ; 1.876      ;
; -0.922 ; cmos2_reg_config:cmos_config_1|reg_index[0]            ; cmos2_reg_config:cmos_config_1|i2c_data[16]        ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.036     ; 1.873      ;
; -0.918 ; cmos2_reg_config:cmos_config_1|reg_index[3]            ; cmos2_reg_config:cmos_config_1|i2c_data[3]         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.037     ; 1.868      ;
; -0.914 ; cmos2_reg_config:cmos_config_1|reg_index[6]            ; cmos2_reg_config:cmos_config_1|i2c_data[13]        ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.036     ; 1.865      ;
; -0.913 ; cmos2_reg_config:cmos_config_1|reg_index[2]            ; cmos2_reg_config:cmos_config_1|i2c_data[0]         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.035     ; 1.865      ;
; -0.910 ; cmos2_reg_config:cmos_config_1|reg_index[4]            ; cmos2_reg_config:cmos_config_1|i2c_data[5]         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.037     ; 1.860      ;
; -0.910 ; cmos2_reg_config:cmos_config_1|reg_index[6]            ; cmos2_reg_config:cmos_config_1|i2c_data[12]        ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.036     ; 1.861      ;
; -0.907 ; cmos2_reg_config:cmos_config_1|reg_index[3]            ; cmos2_reg_config:cmos_config_1|i2c_data[2]         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.036     ; 1.858      ;
; -0.906 ; cmos2_reg_config:cmos_config_1|reg_index[0]            ; cmos2_reg_config:cmos_config_1|i2c_data[18]        ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.034     ; 1.859      ;
; -0.905 ; cmos2_reg_config:cmos_config_1|reg_index[2]            ; cmos2_reg_config:cmos_config_1|i2c_data[6]         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.035     ; 1.857      ;
; -0.899 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[3] ; cmos2_reg_config:cmos_config_1|i2c_com:u1|reg_sdat ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.036     ; 1.850      ;
; -0.898 ; cmos2_reg_config:cmos_config_1|reg_index[7]            ; cmos2_reg_config:cmos_config_1|i2c_data[13]        ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.036     ; 1.849      ;
; -0.889 ; cmos2_reg_config:cmos_config_1|config_step.00          ; cmos2_reg_config:cmos_config_1|i2c_data[8]         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.046     ; 1.830      ;
; -0.889 ; cmos2_reg_config:cmos_config_1|reg_index[1]            ; cmos2_reg_config:cmos_config_1|i2c_data[13]        ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.036     ; 1.840      ;
; -0.887 ; cmos2_reg_config:cmos_config_1|i2c_data[13]            ; cmos2_reg_config:cmos_config_1|i2c_com:u1|reg_sdat ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.034     ; 1.840      ;
; -0.885 ; cmos2_reg_config:cmos_config_1|i2c_data[4]             ; cmos2_reg_config:cmos_config_1|i2c_com:u1|reg_sdat ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.035     ; 1.837      ;
; -0.883 ; cmos2_reg_config:cmos_config_1|reg_index[2]            ; cmos2_reg_config:cmos_config_1|i2c_data[3]         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.037     ; 1.833      ;
; -0.883 ; cmos2_reg_config:cmos_config_1|reg_index[4]            ; cmos2_reg_config:cmos_config_1|i2c_data[16]        ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.037     ; 1.833      ;
; -0.883 ; cmos2_reg_config:cmos_config_1|reg_index[4]            ; cmos2_reg_config:cmos_config_1|i2c_data[17]        ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.037     ; 1.833      ;
; -0.879 ; cmos2_reg_config:cmos_config_1|reg_index[4]            ; cmos2_reg_config:cmos_config_1|i2c_data[19]        ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.035     ; 1.831      ;
; -0.869 ; cmos2_reg_config:cmos_config_1|reg_index[3]            ; cmos2_reg_config:cmos_config_1|i2c_data[12]        ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.036     ; 1.820      ;
; -0.868 ; cmos2_reg_config:cmos_config_1|reg_index[6]            ; cmos2_reg_config:cmos_config_1|reg_index[5]        ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.037     ; 1.818      ;
; -0.868 ; cmos2_reg_config:cmos_config_1|reg_index[6]            ; cmos2_reg_config:cmos_config_1|reg_index[3]        ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.037     ; 1.818      ;
; -0.868 ; cmos2_reg_config:cmos_config_1|reg_index[6]            ; cmos2_reg_config:cmos_config_1|reg_index[1]        ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.037     ; 1.818      ;
; -0.868 ; cmos2_reg_config:cmos_config_1|reg_index[6]            ; cmos2_reg_config:cmos_config_1|reg_index[2]        ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.037     ; 1.818      ;
; -0.868 ; cmos2_reg_config:cmos_config_1|reg_index[6]            ; cmos2_reg_config:cmos_config_1|reg_index[4]        ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; -0.037     ; 1.818      ;
+--------+--------------------------------------------------------+----------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                               ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                         ; To Node                                              ; Launch Clock                                                                 ; Latch Clock                                                                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+------------+------------+
; -1.096 ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|Y_vsync_r[3]                                                                              ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0]                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.104        ; -0.669     ; 0.388      ;
; 6.056  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[1] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[21]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 3.869      ;
; 6.074  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[0] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[21]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 3.851      ;
; 6.076  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[1] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[8]   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 3.849      ;
; 6.076  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[1] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[9]   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 3.849      ;
; 6.076  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[1] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[10]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 3.849      ;
; 6.076  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[1] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[11]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 3.849      ;
; 6.086  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[0] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[21]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 3.838      ;
; 6.094  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[0] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[8]   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 3.831      ;
; 6.094  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[0] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[9]   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 3.831      ;
; 6.094  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[0] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[10]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 3.831      ;
; 6.094  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[0] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[11]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 3.831      ;
; 6.106  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[0] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[8]   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 3.818      ;
; 6.106  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[0] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[9]   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 3.818      ;
; 6.106  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[0] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[10]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 3.818      ;
; 6.106  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[0] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[11]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 3.818      ;
; 6.110  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[1] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[21]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 3.814      ;
; 6.130  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[1] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[8]   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 3.794      ;
; 6.130  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[1] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[9]   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 3.794      ;
; 6.130  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[1] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[10]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 3.794      ;
; 6.130  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[1] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[11]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 3.794      ;
; 6.137  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[3] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[21]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 3.788      ;
; 6.143  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[1] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mLENGTH[8] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 3.789      ;
; 6.147  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[2] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[21]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 3.778      ;
; 6.156  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[2] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[21]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 3.768      ;
; 6.157  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[3] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[8]   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 3.768      ;
; 6.157  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[3] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[9]   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 3.768      ;
; 6.157  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[3] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[10]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 3.768      ;
; 6.157  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[3] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[11]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 3.768      ;
; 6.161  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[0] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mLENGTH[8] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 3.771      ;
; 6.167  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[2] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[8]   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 3.758      ;
; 6.167  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[2] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[9]   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 3.758      ;
; 6.167  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[2] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[10]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 3.758      ;
; 6.167  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[2] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[11]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 3.758      ;
; 6.173  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[0] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mLENGTH[8] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.056     ; 3.758      ;
; 6.176  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[2] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[8]   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 3.748      ;
; 6.176  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[2] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[9]   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 3.748      ;
; 6.176  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[2] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[10]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 3.748      ;
; 6.176  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[2] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[11]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 3.748      ;
; 6.178  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[1] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[14]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 3.754      ;
; 6.178  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[1] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[16]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 3.754      ;
; 6.189  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[0] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[14]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 3.743      ;
; 6.189  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[0] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[16]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 3.743      ;
; 6.191  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[1] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mRD        ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 3.741      ;
; 6.192  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[5] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[21]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 3.733      ;
; 6.197  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[3] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[21]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.064     ; 3.726      ;
; 6.197  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[1] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mLENGTH[8] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.056     ; 3.734      ;
; 6.201  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[0] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[14]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.056     ; 3.730      ;
; 6.201  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[0] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[16]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.056     ; 3.730      ;
; 6.209  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[0] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mRD        ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 3.723      ;
; 6.212  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[5] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[8]   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 3.713      ;
; 6.212  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[5] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[9]   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 3.713      ;
; 6.212  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[5] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[10]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 3.713      ;
; 6.212  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[5] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[11]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 3.713      ;
; 6.217  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[3] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[8]   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.064     ; 3.706      ;
; 6.217  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[3] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[9]   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.064     ; 3.706      ;
; 6.217  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[3] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[10]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.064     ; 3.706      ;
; 6.217  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[3] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[11]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.064     ; 3.706      ;
; 6.221  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[0] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mRD        ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.056     ; 3.710      ;
; 6.223  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[4] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[21]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 3.701      ;
; 6.224  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[3] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mLENGTH[8] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 3.708      ;
; 6.225  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[1] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[14]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.056     ; 3.706      ;
; 6.225  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[1] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[16]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.056     ; 3.706      ;
; 6.229  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[4] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[21]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 3.696      ;
; 6.234  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[2] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mLENGTH[8] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 3.698      ;
; 6.243  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[4] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[8]   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 3.681      ;
; 6.243  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[4] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[9]   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 3.681      ;
; 6.243  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[4] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[10]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 3.681      ;
; 6.243  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[4] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[11]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 3.681      ;
; 6.243  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[2] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mLENGTH[8] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.056     ; 3.688      ;
; 6.245  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[1] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mRD        ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.056     ; 3.686      ;
; 6.249  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[4] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[8]   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 3.676      ;
; 6.249  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[4] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[9]   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 3.676      ;
; 6.249  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[4] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[10]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 3.676      ;
; 6.249  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[4] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[11]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 3.676      ;
; 6.252  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[1] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[17]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.120      ; 3.855      ;
; 6.252  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[1] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[12]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.120      ; 3.855      ;
; 6.252  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[1] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[13]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.120      ; 3.855      ;
; 6.258  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[7] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[21]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 3.667      ;
; 6.259  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[3] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[14]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 3.673      ;
; 6.259  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[3] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[16]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 3.673      ;
; 6.262  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[2] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[14]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 3.670      ;
; 6.262  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[2] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[16]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 3.670      ;
; 6.267  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[1] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[15]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 3.665      ;
; 6.270  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[0] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[17]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.120      ; 3.837      ;
; 6.270  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[0] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[12]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.120      ; 3.837      ;
; 6.270  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[0] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[13]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.120      ; 3.837      ;
; 6.271  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[2] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[14]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.056     ; 3.660      ;
; 6.271  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[2] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[16]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.056     ; 3.660      ;
; 6.272  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[3] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mRD        ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 3.660      ;
; 6.276  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[1] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[18]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.130      ; 3.841      ;
; 6.276  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[1] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[22]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.130      ; 3.841      ;
; 6.276  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[1] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[20]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.130      ; 3.841      ;
; 6.276  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[1] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[19]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.130      ; 3.841      ;
; 6.278  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[7] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[8]   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 3.647      ;
; 6.278  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[7] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[9]   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 3.647      ;
; 6.278  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[7] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[10]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 3.647      ;
; 6.278  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[7] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[11]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 3.647      ;
; 6.279  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[5] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mLENGTH[8] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 3.653      ;
; 6.280  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[8] ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[21]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 3.644      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CMOS2_PCLK'                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                       ; To Node                                                                                                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.986 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[8] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                    ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.065     ; 1.928      ;
; -0.965 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[8] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                     ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.024     ; 1.948      ;
; -0.965 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[8] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                     ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.024     ; 1.948      ;
; -0.962 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[8] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                     ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.024     ; 1.945      ;
; -0.960 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[8] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                 ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.042     ; 1.925      ;
; -0.953 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[8] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                     ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.024     ; 1.936      ;
; -0.946 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[10]                                                 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                    ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.190     ; 1.763      ;
; -0.945 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[9]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                    ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.190     ; 1.762      ;
; -0.937 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[10]                                                 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                     ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.161     ; 1.783      ;
; -0.937 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[10]                                                 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                     ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.161     ; 1.783      ;
; -0.936 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[9]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                     ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.161     ; 1.782      ;
; -0.936 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[9]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                     ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.161     ; 1.782      ;
; -0.934 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[10]                                                 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                     ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.161     ; 1.780      ;
; -0.933 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[9]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                     ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.161     ; 1.779      ;
; -0.928 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[10]                                                 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                 ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.175     ; 1.760      ;
; -0.927 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[9]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                 ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.175     ; 1.759      ;
; -0.925 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[10]                                                 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                     ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.161     ; 1.771      ;
; -0.924 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                                 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                    ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.190     ; 1.741      ;
; -0.924 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[9]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                     ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.161     ; 1.770      ;
; -0.915 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                                 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                     ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.161     ; 1.761      ;
; -0.915 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                                 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                     ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.161     ; 1.761      ;
; -0.912 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                                 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                     ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.161     ; 1.758      ;
; -0.906 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                                 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                 ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.175     ; 1.738      ;
; -0.903 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                                 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                     ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.161     ; 1.749      ;
; -0.894 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[8] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a8~porta_we_reg        ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; 0.288      ; 2.211      ;
; -0.894 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[8] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a8~porta_address_reg0  ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; 0.288      ; 2.211      ;
; -0.892 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[8] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a8~porta_datain_reg0   ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; 0.291      ; 2.212      ;
; -0.882 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[7]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                    ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.190     ; 1.699      ;
; -0.873 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[7]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                     ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.161     ; 1.719      ;
; -0.873 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[7]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                     ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.161     ; 1.719      ;
; -0.870 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[7]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                     ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.161     ; 1.716      ;
; -0.864 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[7]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                 ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.175     ; 1.696      ;
; -0.863 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[5]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                    ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.190     ; 1.680      ;
; -0.861 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[7]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                     ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.161     ; 1.707      ;
; -0.854 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[10]                                                 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a8~porta_address_reg0  ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; 0.163      ; 2.046      ;
; -0.854 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[10]                                                 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a8~porta_we_reg        ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; 0.163      ; 2.046      ;
; -0.854 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[5]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                     ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.161     ; 1.700      ;
; -0.854 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[5]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                     ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.161     ; 1.700      ;
; -0.854 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[8] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                     ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.024     ; 1.837      ;
; -0.853 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[9]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a8~porta_address_reg0  ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; 0.163      ; 2.045      ;
; -0.853 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[9]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a8~porta_we_reg        ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; 0.163      ; 2.045      ;
; -0.852 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[10]                                                 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a8~porta_datain_reg0   ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; 0.166      ; 2.047      ;
; -0.851 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[5]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                     ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.161     ; 1.697      ;
; -0.851 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[9]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a8~porta_datain_reg0   ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; 0.166      ; 2.046      ;
; -0.850 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[8] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                    ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.024     ; 1.833      ;
; -0.848 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[8] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a12~porta_we_reg       ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; 0.366      ; 2.243      ;
; -0.848 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[8] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a12~porta_address_reg0 ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; 0.366      ; 2.243      ;
; -0.846 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[8] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a12~porta_datain_reg0  ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; 0.369      ; 2.244      ;
; -0.845 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[5]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                 ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.175     ; 1.677      ;
; -0.842 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[5]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                     ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.161     ; 1.688      ;
; -0.832 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                                 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a8~porta_address_reg0  ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; 0.163      ; 2.024      ;
; -0.832 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                                 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a8~porta_we_reg        ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; 0.163      ; 2.024      ;
; -0.832 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[8] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a4~porta_we_reg        ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; 0.284      ; 2.145      ;
; -0.832 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[8] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a4~porta_address_reg0  ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; 0.284      ; 2.145      ;
; -0.830 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                                 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a8~porta_datain_reg0   ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; 0.166      ; 2.025      ;
; -0.830 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[8] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a4~porta_datain_reg0   ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; 0.287      ; 2.146      ;
; -0.826 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[10]                                                 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                     ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.161     ; 1.672      ;
; -0.825 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[9]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                     ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.161     ; 1.671      ;
; -0.822 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[10]                                                 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                    ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.161     ; 1.668      ;
; -0.821 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[9]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                    ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.161     ; 1.667      ;
; -0.813 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                    ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.050     ; 1.770      ;
; -0.808 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[10]                                                 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a12~porta_address_reg0 ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; 0.241      ; 2.078      ;
; -0.808 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[10]                                                 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a12~porta_we_reg       ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; 0.241      ; 2.078      ;
; -0.807 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[9]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a12~porta_address_reg0 ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; 0.241      ; 2.077      ;
; -0.807 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[9]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a12~porta_we_reg       ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; 0.241      ; 2.077      ;
; -0.806 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[10]                                                 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a12~porta_datain_reg0  ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; 0.244      ; 2.079      ;
; -0.805 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[9]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a12~porta_datain_reg0  ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; 0.244      ; 2.078      ;
; -0.804 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                                 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                     ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.161     ; 1.650      ;
; -0.800 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                                 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                    ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.161     ; 1.646      ;
; -0.796 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                     ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.013     ; 1.790      ;
; -0.796 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                     ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.013     ; 1.790      ;
; -0.793 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                     ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.013     ; 1.787      ;
; -0.792 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[10]                                                 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a4~porta_address_reg0  ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; 0.159      ; 1.980      ;
; -0.792 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[10]                                                 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a4~porta_we_reg        ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; 0.159      ; 1.980      ;
; -0.791 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[9]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a4~porta_address_reg0  ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; 0.159      ; 1.979      ;
; -0.791 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[9]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a4~porta_we_reg        ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; 0.159      ; 1.979      ;
; -0.790 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[10]                                                 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a4~porta_datain_reg0   ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; 0.162      ; 1.981      ;
; -0.790 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[7]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a8~porta_address_reg0  ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; 0.163      ; 1.982      ;
; -0.790 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[7]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a8~porta_we_reg        ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; 0.163      ; 1.982      ;
; -0.789 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[8]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                    ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.190     ; 1.606      ;
; -0.789 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[9]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a4~porta_datain_reg0   ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; 0.162      ; 1.980      ;
; -0.788 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[7]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a8~porta_datain_reg0   ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; 0.166      ; 1.983      ;
; -0.787 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                 ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.027     ; 1.767      ;
; -0.786 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                                 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a12~porta_address_reg0 ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; 0.241      ; 2.056      ;
; -0.786 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                                 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a12~porta_we_reg       ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; 0.241      ; 2.056      ;
; -0.784 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                                 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a12~porta_datain_reg0  ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; 0.244      ; 2.057      ;
; -0.784 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                     ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.013     ; 1.778      ;
; -0.780 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[8]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                     ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.161     ; 1.626      ;
; -0.780 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[8]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                     ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.161     ; 1.626      ;
; -0.777 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[8]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                     ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.161     ; 1.623      ;
; -0.774 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[8] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                     ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.024     ; 1.757      ;
; -0.771 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[8]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                 ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.175     ; 1.603      ;
; -0.771 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[5]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a8~porta_address_reg0  ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; 0.163      ; 1.963      ;
; -0.771 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[5]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a8~porta_we_reg        ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; 0.163      ; 1.963      ;
; -0.770 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                                 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a4~porta_address_reg0  ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; 0.159      ; 1.958      ;
; -0.770 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                                 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a4~porta_we_reg        ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; 0.159      ; 1.958      ;
; -0.769 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[5]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a8~porta_datain_reg0   ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; 0.166      ; 1.964      ;
; -0.768 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[8]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                     ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.161     ; 1.614      ;
; -0.768 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                                 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a4~porta_datain_reg0   ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; 0.162      ; 1.959      ;
; -0.762 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[7]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                     ; CMOS2_PCLK   ; CMOS2_PCLK  ; 1.000        ; -0.161     ; 1.608      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CMOS1_PCLK'                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                        ; To Node                                                                                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.791 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[5]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a4~porta_address_reg0 ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.242      ; 2.062      ;
; -0.791 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[5]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a4~porta_we_reg       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.242      ; 2.062      ;
; -0.789 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[5]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a4~porta_datain_reg0  ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.245      ; 2.063      ;
; -0.789 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[6]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a4~porta_address_reg0 ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.230      ; 2.048      ;
; -0.789 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[6]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a4~porta_we_reg       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.230      ; 2.048      ;
; -0.788 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a4~porta_address_reg0 ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.230      ; 2.047      ;
; -0.788 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a4~porta_we_reg       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.230      ; 2.047      ;
; -0.787 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[6]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a4~porta_datain_reg0  ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.233      ; 2.049      ;
; -0.786 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a4~porta_datain_reg0  ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.233      ; 2.048      ;
; -0.782 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[6]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                   ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.094      ; 1.883      ;
; -0.781 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[6]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                   ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.094      ; 1.882      ;
; -0.781 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                   ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.094      ; 1.882      ;
; -0.780 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[6]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                    ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.094      ; 1.881      ;
; -0.780 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                   ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.094      ; 1.881      ;
; -0.779 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                    ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.094      ; 1.880      ;
; -0.773 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[5]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                   ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.117      ; 1.897      ;
; -0.772 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[5]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                   ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.117      ; 1.896      ;
; -0.771 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[5]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                    ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.117      ; 1.895      ;
; -0.760 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[6]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a4~porta_we_reg       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.254      ; 2.043      ;
; -0.760 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[6]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a4~porta_address_reg0 ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.254      ; 2.043      ;
; -0.758 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[6]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a4~porta_datain_reg0  ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.257      ; 2.044      ;
; -0.755 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[11] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a4~porta_we_reg       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.254      ; 2.038      ;
; -0.755 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[11] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a4~porta_address_reg0 ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.254      ; 2.038      ;
; -0.753 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[11] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a4~porta_datain_reg0  ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.257      ; 2.039      ;
; -0.744 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[6]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                   ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.127      ; 1.878      ;
; -0.743 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[6]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                   ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.127      ; 1.877      ;
; -0.742 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[6]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                    ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.127      ; 1.876      ;
; -0.739 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[11] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                   ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.127      ; 1.873      ;
; -0.738 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[11] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                   ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.127      ; 1.872      ;
; -0.737 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[11] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                    ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.127      ; 1.871      ;
; -0.725 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[8]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a4~porta_we_reg       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.230      ; 1.984      ;
; -0.725 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[8]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a4~porta_address_reg0 ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.230      ; 1.984      ;
; -0.723 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[8]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a4~porta_datain_reg0  ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.233      ; 1.985      ;
; -0.719 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[3]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a4~porta_address_reg0 ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.242      ; 1.990      ;
; -0.719 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[3]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a4~porta_we_reg       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.242      ; 1.990      ;
; -0.718 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[8]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                   ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.094      ; 1.819      ;
; -0.717 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[8]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                   ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.094      ; 1.818      ;
; -0.717 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[10]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a4~porta_address_reg0 ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.242      ; 1.988      ;
; -0.717 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[10]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a4~porta_we_reg       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.242      ; 1.988      ;
; -0.717 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[3]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a4~porta_datain_reg0  ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.245      ; 1.991      ;
; -0.716 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[8]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                    ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.094      ; 1.817      ;
; -0.715 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[10]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a4~porta_datain_reg0  ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.245      ; 1.989      ;
; -0.711 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[2]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a4~porta_address_reg0 ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.230      ; 1.970      ;
; -0.711 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[2]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a4~porta_we_reg       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.230      ; 1.970      ;
; -0.709 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[2]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a4~porta_datain_reg0  ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.233      ; 1.971      ;
; -0.706 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a4~porta_address_reg0 ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.230      ; 1.965      ;
; -0.706 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a4~porta_we_reg       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.230      ; 1.965      ;
; -0.705 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[7]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a4~porta_address_reg0 ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.242      ; 1.976      ;
; -0.705 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[7]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a4~porta_we_reg       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.242      ; 1.976      ;
; -0.704 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a4~porta_datain_reg0  ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.233      ; 1.966      ;
; -0.704 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[2]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                   ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.094      ; 1.805      ;
; -0.703 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[7]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a4~porta_datain_reg0  ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.245      ; 1.977      ;
; -0.703 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[2]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                   ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.094      ; 1.804      ;
; -0.702 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[2]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                    ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.094      ; 1.803      ;
; -0.701 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[3]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                   ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.117      ; 1.825      ;
; -0.700 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[3]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                   ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.117      ; 1.824      ;
; -0.699 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[10]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                   ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.117      ; 1.823      ;
; -0.699 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[3]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                    ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.117      ; 1.823      ;
; -0.699 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                   ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.094      ; 1.800      ;
; -0.698 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[10]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                   ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.117      ; 1.822      ;
; -0.698 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                   ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.094      ; 1.799      ;
; -0.697 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[10]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                    ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.117      ; 1.821      ;
; -0.697 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                    ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.094      ; 1.798      ;
; -0.687 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[7]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                   ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.117      ; 1.811      ;
; -0.686 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[7]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                   ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.117      ; 1.810      ;
; -0.685 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[7]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                    ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.117      ; 1.809      ;
; -0.683 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[5]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~porta_address_reg0 ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.349      ; 2.061      ;
; -0.683 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[5]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~porta_we_reg       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.349      ; 2.061      ;
; -0.681 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[5]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~porta_datain_reg0  ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.352      ; 2.062      ;
; -0.681 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[6]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~porta_address_reg0 ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.337      ; 2.047      ;
; -0.681 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[6]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~porta_we_reg       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.337      ; 2.047      ;
; -0.680 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~porta_address_reg0 ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.337      ; 2.046      ;
; -0.680 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~porta_we_reg       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.337      ; 2.046      ;
; -0.679 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[6]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~porta_datain_reg0  ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.340      ; 2.048      ;
; -0.678 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~porta_datain_reg0  ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.340      ; 2.047      ;
; -0.665 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[6]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                    ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.105      ; 1.777      ;
; -0.665 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[6]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity9                       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.105      ; 1.777      ;
; -0.664 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                    ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.105      ; 1.776      ;
; -0.664 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity9                       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.105      ; 1.776      ;
; -0.663 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[5]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a8~porta_address_reg0 ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.336      ; 2.028      ;
; -0.663 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[5]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a8~porta_we_reg       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.336      ; 2.028      ;
; -0.661 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[5]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a8~porta_datain_reg0  ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.339      ; 2.029      ;
; -0.661 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[6]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a8~porta_address_reg0 ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.324      ; 2.014      ;
; -0.661 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[6]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a8~porta_we_reg       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.324      ; 2.014      ;
; -0.660 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a8~porta_address_reg0 ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.324      ; 2.013      ;
; -0.660 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a8~porta_we_reg       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.324      ; 2.013      ;
; -0.659 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[6]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a8~porta_datain_reg0  ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.327      ; 2.015      ;
; -0.658 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[5]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                    ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.126      ; 1.791      ;
; -0.658 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[5]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity9                       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.126      ; 1.791      ;
; -0.658 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a8~porta_datain_reg0  ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.327      ; 2.014      ;
; -0.652 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[6]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~porta_we_reg       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.361      ; 2.042      ;
; -0.652 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[6]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~porta_address_reg0 ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.361      ; 2.042      ;
; -0.650 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[6]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~porta_datain_reg0  ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.364      ; 2.043      ;
; -0.647 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[11] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~porta_we_reg       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.361      ; 2.037      ;
; -0.647 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[11] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~porta_address_reg0 ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.361      ; 2.037      ;
; -0.645 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[11] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~porta_datain_reg0  ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.364      ; 2.038      ;
; -0.639 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[8]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a4~porta_address_reg0 ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.230      ; 1.898      ;
; -0.639 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[8]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a4~porta_we_reg       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.230      ; 1.898      ;
; -0.637 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[8]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a4~porta_datain_reg0  ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.233      ; 1.899      ;
; -0.632 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[6]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a8~porta_we_reg       ; CMOS1_PCLK   ; CMOS1_PCLK  ; 1.000        ; 0.348      ; 2.009      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'u_clok_pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                    ;
+--------+--------------------------------------------------+--------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                        ; To Node                                          ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------+--------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; 0.061  ; cmos2_reg_config:cmos_config_1|clock_20k         ; cmos2_reg_config:cmos_config_1|clock_20k         ; cmos2_reg_config:cmos_config_1|clock_20k               ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 0.376      ; 0.359      ;
; 0.062  ; cmos2_reg_config:cmos_config_2|clock_20k         ; cmos2_reg_config:cmos_config_2|clock_20k         ; cmos2_reg_config:cmos_config_2|clock_20k               ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 0.377      ; 0.359      ;
; 0.082  ; cmos2_reg_config:cmos_config_1|clock_20k         ; cmos2_reg_config:cmos_config_1|clock_20k         ; cmos2_reg_config:cmos_config_1|clock_20k               ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 0.376      ; 0.338      ;
; 0.083  ; cmos2_reg_config:cmos_config_2|clock_20k         ; cmos2_reg_config:cmos_config_2|clock_20k         ; cmos2_reg_config:cmos_config_2|clock_20k               ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 0.377      ; 0.338      ;
; 39.321 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[0]  ; cmos2_reg_config:cmos_config_1|clock_20k         ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.238     ; 2.130      ;
; 39.341 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[2]  ; cmos2_reg_config:cmos_config_1|clock_20k         ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.238     ; 2.110      ;
; 39.427 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[0]  ; cmos2_reg_config:cmos_config_2|clock_20k         ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.241     ; 2.021      ;
; 39.438 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[3]  ; cmos2_reg_config:cmos_config_1|clock_20k         ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.238     ; 2.013      ;
; 39.447 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[2]  ; cmos2_reg_config:cmos_config_2|clock_20k         ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.241     ; 2.001      ;
; 39.478 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[1]  ; cmos2_reg_config:cmos_config_1|clock_20k         ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.238     ; 1.973      ;
; 39.544 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[3]  ; cmos2_reg_config:cmos_config_2|clock_20k         ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.241     ; 1.904      ;
; 39.584 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[1]  ; cmos2_reg_config:cmos_config_2|clock_20k         ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.241     ; 1.864      ;
; 39.606 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[5]  ; cmos2_reg_config:cmos_config_1|clock_20k         ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.238     ; 1.845      ;
; 39.649 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[6]  ; cmos2_reg_config:cmos_config_1|clock_20k         ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.238     ; 1.802      ;
; 39.664 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[0]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[15] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.237     ; 1.788      ;
; 39.664 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[0]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[11] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.237     ; 1.788      ;
; 39.664 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[0]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[9]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.237     ; 1.788      ;
; 39.664 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[0]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[10] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.237     ; 1.788      ;
; 39.664 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[0]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[13] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.237     ; 1.788      ;
; 39.664 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[0]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[12] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.237     ; 1.788      ;
; 39.664 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[0]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[14] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.237     ; 1.788      ;
; 39.684 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[2]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[15] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.237     ; 1.768      ;
; 39.684 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[2]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[11] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.237     ; 1.768      ;
; 39.684 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[2]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[9]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.237     ; 1.768      ;
; 39.684 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[2]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[10] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.237     ; 1.768      ;
; 39.684 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[2]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[13] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.237     ; 1.768      ;
; 39.684 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[2]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[12] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.237     ; 1.768      ;
; 39.684 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[2]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[14] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.237     ; 1.768      ;
; 39.712 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[5]  ; cmos2_reg_config:cmos_config_2|clock_20k         ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.241     ; 1.736      ;
; 39.755 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[6]  ; cmos2_reg_config:cmos_config_2|clock_20k         ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.241     ; 1.693      ;
; 39.781 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[3]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[15] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.237     ; 1.671      ;
; 39.781 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[3]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[11] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.237     ; 1.671      ;
; 39.781 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[3]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[9]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.237     ; 1.671      ;
; 39.781 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[3]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[10] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.237     ; 1.671      ;
; 39.781 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[3]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[13] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.237     ; 1.671      ;
; 39.781 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[3]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[12] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.237     ; 1.671      ;
; 39.781 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[3]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[14] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.237     ; 1.671      ;
; 39.808 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[4]  ; cmos2_reg_config:cmos_config_1|clock_20k         ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.238     ; 1.643      ;
; 39.821 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[1]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[15] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.237     ; 1.631      ;
; 39.821 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[1]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[11] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.237     ; 1.631      ;
; 39.821 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[1]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[9]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.237     ; 1.631      ;
; 39.821 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[1]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[10] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.237     ; 1.631      ;
; 39.821 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[1]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[13] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.237     ; 1.631      ;
; 39.821 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[1]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[12] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.237     ; 1.631      ;
; 39.821 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[1]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[14] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.237     ; 1.631      ;
; 39.854 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[7]  ; cmos2_reg_config:cmos_config_1|clock_20k         ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.238     ; 1.597      ;
; 39.856 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[0]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[0]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.045     ; 1.788      ;
; 39.856 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[0]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[1]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.045     ; 1.788      ;
; 39.856 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[0]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[2]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.045     ; 1.788      ;
; 39.856 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[0]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[3]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.045     ; 1.788      ;
; 39.856 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[0]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[4]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.045     ; 1.788      ;
; 39.856 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[0]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[5]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.045     ; 1.788      ;
; 39.856 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[0]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[6]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.045     ; 1.788      ;
; 39.856 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[0]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[7]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.045     ; 1.788      ;
; 39.856 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[0]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[8]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.045     ; 1.788      ;
; 39.876 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[2]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[0]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.045     ; 1.768      ;
; 39.876 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[2]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[1]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.045     ; 1.768      ;
; 39.876 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[2]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[2]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.045     ; 1.768      ;
; 39.876 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[2]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[3]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.045     ; 1.768      ;
; 39.876 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[2]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[4]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.045     ; 1.768      ;
; 39.876 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[2]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[5]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.045     ; 1.768      ;
; 39.876 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[2]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[6]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.045     ; 1.768      ;
; 39.876 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[2]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[7]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.045     ; 1.768      ;
; 39.876 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[2]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[8]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.045     ; 1.768      ;
; 39.905 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[8]  ; cmos2_reg_config:cmos_config_1|clock_20k         ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.238     ; 1.546      ;
; 39.914 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[4]  ; cmos2_reg_config:cmos_config_2|clock_20k         ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.241     ; 1.534      ;
; 39.949 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[5]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[15] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.237     ; 1.503      ;
; 39.949 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[5]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[11] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.237     ; 1.503      ;
; 39.949 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[5]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[9]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.237     ; 1.503      ;
; 39.949 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[5]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[10] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.237     ; 1.503      ;
; 39.949 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[5]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[13] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.237     ; 1.503      ;
; 39.949 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[5]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[12] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.237     ; 1.503      ;
; 39.949 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[5]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[14] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.237     ; 1.503      ;
; 39.960 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[7]  ; cmos2_reg_config:cmos_config_2|clock_20k         ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.241     ; 1.488      ;
; 39.973 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[3]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[0]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.045     ; 1.671      ;
; 39.973 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[3]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[1]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.045     ; 1.671      ;
; 39.973 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[3]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[2]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.045     ; 1.671      ;
; 39.973 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[3]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[3]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.045     ; 1.671      ;
; 39.973 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[3]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[4]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.045     ; 1.671      ;
; 39.973 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[3]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[5]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.045     ; 1.671      ;
; 39.973 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[3]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[6]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.045     ; 1.671      ;
; 39.973 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[3]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[7]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.045     ; 1.671      ;
; 39.973 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[3]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[8]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.045     ; 1.671      ;
; 39.992 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[12] ; cmos2_reg_config:cmos_config_1|clock_20k         ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.037     ; 1.660      ;
; 39.992 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[6]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[15] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.237     ; 1.460      ;
; 39.992 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[6]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[11] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.237     ; 1.460      ;
; 39.992 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[6]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[9]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.237     ; 1.460      ;
; 39.992 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[6]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[10] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.237     ; 1.460      ;
; 39.992 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[6]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[13] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.237     ; 1.460      ;
; 39.992 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[6]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[12] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.237     ; 1.460      ;
; 39.992 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[6]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[14] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.237     ; 1.460      ;
; 40.011 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[8]  ; cmos2_reg_config:cmos_config_2|clock_20k         ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.241     ; 1.437      ;
; 40.012 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[9]  ; cmos2_reg_config:cmos_config_1|clock_20k         ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.037     ; 1.640      ;
; 40.013 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[1]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[0]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.045     ; 1.631      ;
; 40.013 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[1]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[1]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.045     ; 1.631      ;
; 40.013 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[1]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[2]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.045     ; 1.631      ;
; 40.013 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[1]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[3]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.045     ; 1.631      ;
; 40.013 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[1]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[4]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.045     ; 1.631      ;
; 40.013 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[1]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[5]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.045     ; 1.631      ;
; 40.013 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[1]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[6]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 41.702       ; -0.045     ; 1.631      ;
+--------+--------------------------------------------------+--------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                               ;
+--------+------------------------------------+----------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                          ; To Node                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------+----------------------------------+--------------+-------------+--------------+------------+------------+
; 16.648 ; Reset_Delay:u_Reset_Delay|oRST_1   ; Reset_Delay:u_Reset_Delay|oRST_1 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 3.302      ;
; 16.727 ; Reset_Delay:u_Reset_Delay|Cont[2]  ; Reset_Delay:u_Reset_Delay|oRST_1 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.023     ; 3.237      ;
; 16.765 ; Reset_Delay:u_Reset_Delay|Cont[1]  ; Reset_Delay:u_Reset_Delay|oRST_1 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.023     ; 3.199      ;
; 16.797 ; Reset_Delay:u_Reset_Delay|Cont[4]  ; Reset_Delay:u_Reset_Delay|oRST_1 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.023     ; 3.167      ;
; 16.834 ; Reset_Delay:u_Reset_Delay|Cont[3]  ; Reset_Delay:u_Reset_Delay|oRST_1 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.023     ; 3.130      ;
; 16.878 ; Reset_Delay:u_Reset_Delay|Cont[7]  ; Reset_Delay:u_Reset_Delay|oRST_1 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.023     ; 3.086      ;
; 16.940 ; Reset_Delay:u_Reset_Delay|Cont[6]  ; Reset_Delay:u_Reset_Delay|oRST_1 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.023     ; 3.024      ;
; 16.941 ; Reset_Delay:u_Reset_Delay|Cont[14] ; Reset_Delay:u_Reset_Delay|oRST_1 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.031     ; 3.015      ;
; 16.945 ; Reset_Delay:u_Reset_Delay|Cont[15] ; Reset_Delay:u_Reset_Delay|oRST_1 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.031     ; 3.011      ;
; 16.956 ; Reset_Delay:u_Reset_Delay|Cont[17] ; Reset_Delay:u_Reset_Delay|oRST_1 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.031     ; 3.000      ;
; 16.961 ; Reset_Delay:u_Reset_Delay|Cont[19] ; Reset_Delay:u_Reset_Delay|oRST_1 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.031     ; 2.995      ;
; 16.979 ; Reset_Delay:u_Reset_Delay|Cont[0]  ; Reset_Delay:u_Reset_Delay|oRST_1 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.025     ; 2.983      ;
; 17.006 ; Reset_Delay:u_Reset_Delay|Cont[11] ; Reset_Delay:u_Reset_Delay|oRST_1 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.031     ; 2.950      ;
; 17.006 ; Reset_Delay:u_Reset_Delay|Cont[13] ; Reset_Delay:u_Reset_Delay|oRST_1 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.031     ; 2.950      ;
; 17.014 ; Reset_Delay:u_Reset_Delay|Cont[5]  ; Reset_Delay:u_Reset_Delay|oRST_1 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.023     ; 2.950      ;
; 17.022 ; Reset_Delay:u_Reset_Delay|Cont[18] ; Reset_Delay:u_Reset_Delay|oRST_1 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.031     ; 2.934      ;
; 17.079 ; Reset_Delay:u_Reset_Delay|Cont[12] ; Reset_Delay:u_Reset_Delay|oRST_1 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.031     ; 2.877      ;
; 17.093 ; Reset_Delay:u_Reset_Delay|Cont[8]  ; Reset_Delay:u_Reset_Delay|oRST_1 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.023     ; 2.871      ;
; 17.094 ; Reset_Delay:u_Reset_Delay|Cont[16] ; Reset_Delay:u_Reset_Delay|oRST_1 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.031     ; 2.862      ;
; 17.156 ; Reset_Delay:u_Reset_Delay|Cont[10] ; Reset_Delay:u_Reset_Delay|oRST_1 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.023     ; 2.808      ;
; 17.157 ; key:u_key|timer[3]                 ; key:u_key|timer[19]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 2.794      ;
; 17.157 ; key:u_key|timer[3]                 ; key:u_key|timer[18]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 2.794      ;
; 17.157 ; key:u_key|timer[3]                 ; key:u_key|timer[10]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 2.794      ;
; 17.157 ; key:u_key|timer[3]                 ; key:u_key|timer[11]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 2.794      ;
; 17.157 ; key:u_key|timer[3]                 ; key:u_key|timer[12]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 2.794      ;
; 17.157 ; key:u_key|timer[3]                 ; key:u_key|timer[13]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 2.794      ;
; 17.157 ; key:u_key|timer[3]                 ; key:u_key|timer[14]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 2.794      ;
; 17.157 ; key:u_key|timer[3]                 ; key:u_key|timer[15]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 2.794      ;
; 17.157 ; key:u_key|timer[3]                 ; key:u_key|timer[16]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 2.794      ;
; 17.157 ; key:u_key|timer[3]                 ; key:u_key|timer[17]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 2.794      ;
; 17.160 ; key:u_key|timer[7]                 ; key:u_key|timer[19]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 2.791      ;
; 17.160 ; key:u_key|timer[7]                 ; key:u_key|timer[18]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 2.791      ;
; 17.160 ; key:u_key|timer[7]                 ; key:u_key|timer[10]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 2.791      ;
; 17.160 ; key:u_key|timer[7]                 ; key:u_key|timer[11]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 2.791      ;
; 17.160 ; key:u_key|timer[7]                 ; key:u_key|timer[12]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 2.791      ;
; 17.160 ; key:u_key|timer[7]                 ; key:u_key|timer[13]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 2.791      ;
; 17.160 ; key:u_key|timer[7]                 ; key:u_key|timer[14]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 2.791      ;
; 17.160 ; key:u_key|timer[7]                 ; key:u_key|timer[15]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 2.791      ;
; 17.160 ; key:u_key|timer[7]                 ; key:u_key|timer[16]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 2.791      ;
; 17.160 ; key:u_key|timer[7]                 ; key:u_key|timer[17]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 2.791      ;
; 17.160 ; key:u_key|timer[8]                 ; key:u_key|timer[19]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 2.791      ;
; 17.160 ; key:u_key|timer[8]                 ; key:u_key|timer[18]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 2.791      ;
; 17.160 ; key:u_key|timer[8]                 ; key:u_key|timer[10]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 2.791      ;
; 17.160 ; key:u_key|timer[8]                 ; key:u_key|timer[11]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 2.791      ;
; 17.160 ; key:u_key|timer[8]                 ; key:u_key|timer[12]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 2.791      ;
; 17.160 ; key:u_key|timer[8]                 ; key:u_key|timer[13]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 2.791      ;
; 17.160 ; key:u_key|timer[8]                 ; key:u_key|timer[14]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 2.791      ;
; 17.160 ; key:u_key|timer[8]                 ; key:u_key|timer[15]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 2.791      ;
; 17.160 ; key:u_key|timer[8]                 ; key:u_key|timer[16]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 2.791      ;
; 17.160 ; key:u_key|timer[8]                 ; key:u_key|timer[17]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 2.791      ;
; 17.184 ; key:u_key|timer[3]                 ; key:u_key|key_value[10]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.032     ; 2.771      ;
; 17.184 ; key:u_key|timer[3]                 ; key:u_key|key_value[8]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.032     ; 2.771      ;
; 17.184 ; key:u_key|timer[3]                 ; key:u_key|key_value[1]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.032     ; 2.771      ;
; 17.184 ; key:u_key|timer[3]                 ; key:u_key|key_value[2]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.032     ; 2.771      ;
; 17.184 ; key:u_key|timer[3]                 ; key:u_key|key_value[3]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.032     ; 2.771      ;
; 17.184 ; key:u_key|timer[3]                 ; key:u_key|key_value[4]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.032     ; 2.771      ;
; 17.184 ; key:u_key|timer[3]                 ; key:u_key|key_value[5]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.032     ; 2.771      ;
; 17.184 ; key:u_key|timer[3]                 ; key:u_key|key_value[6]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.032     ; 2.771      ;
; 17.184 ; key:u_key|timer[3]                 ; key:u_key|key_value[7]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.032     ; 2.771      ;
; 17.184 ; key:u_key|timer[3]                 ; key:u_key|key_value[9]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.032     ; 2.771      ;
; 17.187 ; key:u_key|timer[7]                 ; key:u_key|key_value[10]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.032     ; 2.768      ;
; 17.187 ; key:u_key|timer[7]                 ; key:u_key|key_value[8]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.032     ; 2.768      ;
; 17.187 ; key:u_key|timer[7]                 ; key:u_key|key_value[1]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.032     ; 2.768      ;
; 17.187 ; key:u_key|timer[7]                 ; key:u_key|key_value[2]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.032     ; 2.768      ;
; 17.187 ; key:u_key|timer[7]                 ; key:u_key|key_value[3]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.032     ; 2.768      ;
; 17.187 ; key:u_key|timer[7]                 ; key:u_key|key_value[4]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.032     ; 2.768      ;
; 17.187 ; key:u_key|timer[7]                 ; key:u_key|key_value[5]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.032     ; 2.768      ;
; 17.187 ; key:u_key|timer[7]                 ; key:u_key|key_value[6]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.032     ; 2.768      ;
; 17.187 ; key:u_key|timer[7]                 ; key:u_key|key_value[7]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.032     ; 2.768      ;
; 17.187 ; key:u_key|timer[7]                 ; key:u_key|key_value[9]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.032     ; 2.768      ;
; 17.187 ; key:u_key|timer[8]                 ; key:u_key|key_value[10]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.032     ; 2.768      ;
; 17.187 ; key:u_key|timer[8]                 ; key:u_key|key_value[8]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.032     ; 2.768      ;
; 17.187 ; key:u_key|timer[8]                 ; key:u_key|key_value[1]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.032     ; 2.768      ;
; 17.187 ; key:u_key|timer[8]                 ; key:u_key|key_value[2]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.032     ; 2.768      ;
; 17.187 ; key:u_key|timer[8]                 ; key:u_key|key_value[3]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.032     ; 2.768      ;
; 17.187 ; key:u_key|timer[8]                 ; key:u_key|key_value[4]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.032     ; 2.768      ;
; 17.187 ; key:u_key|timer[8]                 ; key:u_key|key_value[5]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.032     ; 2.768      ;
; 17.187 ; key:u_key|timer[8]                 ; key:u_key|key_value[6]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.032     ; 2.768      ;
; 17.187 ; key:u_key|timer[8]                 ; key:u_key|key_value[7]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.032     ; 2.768      ;
; 17.187 ; key:u_key|timer[8]                 ; key:u_key|key_value[9]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.032     ; 2.768      ;
; 17.231 ; Reset_Delay:u_Reset_Delay|Cont[9]  ; Reset_Delay:u_Reset_Delay|oRST_1 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.023     ; 2.733      ;
; 17.231 ; key:u_key|timer[4]                 ; key:u_key|timer[19]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 2.720      ;
; 17.231 ; key:u_key|timer[4]                 ; key:u_key|timer[18]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 2.720      ;
; 17.231 ; key:u_key|timer[4]                 ; key:u_key|timer[10]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 2.720      ;
; 17.231 ; key:u_key|timer[4]                 ; key:u_key|timer[11]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 2.720      ;
; 17.231 ; key:u_key|timer[4]                 ; key:u_key|timer[12]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 2.720      ;
; 17.231 ; key:u_key|timer[4]                 ; key:u_key|timer[13]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 2.720      ;
; 17.231 ; key:u_key|timer[4]                 ; key:u_key|timer[14]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 2.720      ;
; 17.231 ; key:u_key|timer[4]                 ; key:u_key|timer[15]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 2.720      ;
; 17.231 ; key:u_key|timer[4]                 ; key:u_key|timer[16]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 2.720      ;
; 17.231 ; key:u_key|timer[4]                 ; key:u_key|timer[17]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 2.720      ;
; 17.248 ; key:u_key|timer[5]                 ; key:u_key|timer[19]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 2.703      ;
; 17.248 ; key:u_key|timer[5]                 ; key:u_key|timer[18]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 2.703      ;
; 17.248 ; key:u_key|timer[5]                 ; key:u_key|timer[10]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 2.703      ;
; 17.248 ; key:u_key|timer[5]                 ; key:u_key|timer[11]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 2.703      ;
; 17.248 ; key:u_key|timer[5]                 ; key:u_key|timer[12]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 2.703      ;
; 17.248 ; key:u_key|timer[5]                 ; key:u_key|timer[13]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 2.703      ;
; 17.248 ; key:u_key|timer[5]                 ; key:u_key|timer[14]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 2.703      ;
; 17.248 ; key:u_key|timer[5]                 ; key:u_key|timer[15]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 2.703      ;
; 17.248 ; key:u_key|timer[5]                 ; key:u_key|timer[16]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 2.703      ;
+--------+------------------------------------+----------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'u_clok_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                           ;
+--------+-------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                     ; To Node                                                                                                                                                    ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; 36.416 ; color_bar:u_color_bar|v_active                                                                                                ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11 ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.233     ; 3.054      ;
; 36.416 ; color_bar:u_color_bar|v_active                                                                                                ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10 ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.233     ; 3.054      ;
; 36.422 ; color_bar:u_color_bar|v_active                                                                                                ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.233     ; 3.048      ;
; 36.520 ; color_bar:u_color_bar|active_x[7]                                                                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11 ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.027     ; 3.156      ;
; 36.520 ; color_bar:u_color_bar|active_x[7]                                                                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.027     ; 3.156      ;
; 36.521 ; color_bar:u_color_bar|active_x[7]                                                                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10 ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.027     ; 3.155      ;
; 36.535 ; color_bar:u_color_bar|active_x[7]                                                                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.027     ; 3.141      ;
; 36.578 ; color_bar:u_color_bar|active_x[8]                                                                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11 ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.027     ; 3.098      ;
; 36.578 ; color_bar:u_color_bar|active_x[8]                                                                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.027     ; 3.098      ;
; 36.579 ; color_bar:u_color_bar|active_x[8]                                                                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10 ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.027     ; 3.097      ;
; 36.593 ; color_bar:u_color_bar|v_active                                                                                                ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.233     ; 2.877      ;
; 36.593 ; color_bar:u_color_bar|active_x[8]                                                                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.027     ; 3.083      ;
; 36.594 ; color_bar:u_color_bar|v_active                                                                                                ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a7  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.233     ; 2.876      ;
; 36.602 ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|Gy3[0]                                                                ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|Gy[7]                                                                                              ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.046     ; 3.055      ;
; 36.609 ; color_bar:u_color_bar|v_active                                                                                                ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a6  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.233     ; 2.861      ;
; 36.613 ; color_bar:u_color_bar|v_active                                                                                                ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11 ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.227     ; 2.863      ;
; 36.613 ; color_bar:u_color_bar|v_active                                                                                                ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.227     ; 2.863      ;
; 36.614 ; color_bar:u_color_bar|v_active                                                                                                ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10 ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.227     ; 2.862      ;
; 36.628 ; color_bar:u_color_bar|v_active                                                                                                ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.227     ; 2.848      ;
; 36.639 ; color_bar:u_color_bar|h_active                                                                                                ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11 ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.030     ; 3.034      ;
; 36.639 ; color_bar:u_color_bar|h_active                                                                                                ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10 ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.030     ; 3.034      ;
; 36.641 ; color_bar:u_color_bar|v_active                                                                                                ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a5  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.236     ; 2.826      ;
; 36.645 ; color_bar:u_color_bar|h_active                                                                                                ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.030     ; 3.028      ;
; 36.653 ; color_bar:u_color_bar|active_x[7]                                                                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a6  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.032     ; 3.018      ;
; 36.659 ; color_bar:u_color_bar|active_x[7]                                                                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a7  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.027     ; 3.017      ;
; 36.672 ; color_bar:u_color_bar|v_active                                                                                                ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a4  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.236     ; 2.795      ;
; 36.685 ; color_bar:u_color_bar|v_active                                                                                                ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[3]                              ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.236     ; 2.782      ;
; 36.692 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[7] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11 ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.217     ; 2.794      ;
; 36.692 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[7] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.217     ; 2.794      ;
; 36.693 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[7] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10 ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.217     ; 2.793      ;
; 36.695 ; color_bar:u_color_bar|active_x[2]                                                                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11 ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.027     ; 2.981      ;
; 36.696 ; color_bar:u_color_bar|active_x[2]                                                                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.027     ; 2.980      ;
; 36.696 ; color_bar:u_color_bar|active_x[2]                                                                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10 ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.027     ; 2.980      ;
; 36.696 ; color_bar:u_color_bar|active_x[4]                                                                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11 ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.027     ; 2.980      ;
; 36.697 ; color_bar:u_color_bar|active_x[4]                                                                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.027     ; 2.979      ;
; 36.697 ; color_bar:u_color_bar|active_x[4]                                                                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10 ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.027     ; 2.979      ;
; 36.706 ; color_bar:u_color_bar|active_x[2]                                                                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.027     ; 2.970      ;
; 36.707 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[7] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.217     ; 2.779      ;
; 36.707 ; color_bar:u_color_bar|active_x[4]                                                                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.027     ; 2.969      ;
; 36.711 ; color_bar:u_color_bar|active_x[8]                                                                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a6  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.032     ; 2.960      ;
; 36.717 ; color_bar:u_color_bar|active_x[8]                                                                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a7  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.027     ; 2.959      ;
; 36.746 ; color_bar:u_color_bar|v_active                                                                                                ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a6  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.232     ; 2.725      ;
; 36.747 ; color_bar:u_color_bar|h_cnt[9]                                                                                                ; color_bar:u_color_bar|active_y[10]                                                                                                                         ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.037     ; 2.919      ;
; 36.747 ; color_bar:u_color_bar|h_cnt[9]                                                                                                ; color_bar:u_color_bar|active_y[9]                                                                                                                          ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.037     ; 2.919      ;
; 36.747 ; color_bar:u_color_bar|h_cnt[9]                                                                                                ; color_bar:u_color_bar|active_y[8]                                                                                                                          ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.037     ; 2.919      ;
; 36.747 ; color_bar:u_color_bar|h_cnt[9]                                                                                                ; color_bar:u_color_bar|active_y[7]                                                                                                                          ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.037     ; 2.919      ;
; 36.747 ; color_bar:u_color_bar|h_cnt[9]                                                                                                ; color_bar:u_color_bar|active_y[6]                                                                                                                          ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.037     ; 2.919      ;
; 36.747 ; color_bar:u_color_bar|h_cnt[9]                                                                                                ; color_bar:u_color_bar|active_y[5]                                                                                                                          ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.037     ; 2.919      ;
; 36.747 ; color_bar:u_color_bar|h_cnt[9]                                                                                                ; color_bar:u_color_bar|active_y[4]                                                                                                                          ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.037     ; 2.919      ;
; 36.747 ; color_bar:u_color_bar|h_cnt[9]                                                                                                ; color_bar:u_color_bar|active_y[3]                                                                                                                          ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.037     ; 2.919      ;
; 36.747 ; color_bar:u_color_bar|h_cnt[9]                                                                                                ; color_bar:u_color_bar|active_y[2]                                                                                                                          ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.037     ; 2.919      ;
; 36.747 ; color_bar:u_color_bar|h_cnt[9]                                                                                                ; color_bar:u_color_bar|active_y[1]                                                                                                                          ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.037     ; 2.919      ;
; 36.747 ; color_bar:u_color_bar|h_cnt[9]                                                                                                ; color_bar:u_color_bar|active_y[0]                                                                                                                          ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.037     ; 2.919      ;
; 36.752 ; color_bar:u_color_bar|v_active                                                                                                ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a7  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.227     ; 2.724      ;
; 36.764 ; color_bar:u_color_bar|h_cnt[9]                                                                                                ; color_bar:u_color_bar|v_active                                                                                                                             ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; 0.155      ; 3.094      ;
; 36.765 ; color_bar:u_color_bar|active_x[3]                                                                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11 ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.027     ; 2.911      ;
; 36.766 ; color_bar:u_color_bar|v_active                                                                                                ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[2]         ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.090     ; 2.815      ;
; 36.766 ; color_bar:u_color_bar|v_active                                                                                                ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[4]         ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.090     ; 2.815      ;
; 36.766 ; color_bar:u_color_bar|v_active                                                                                                ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[5]         ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.090     ; 2.815      ;
; 36.766 ; color_bar:u_color_bar|v_active                                                                                                ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[6]         ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.090     ; 2.815      ;
; 36.766 ; color_bar:u_color_bar|active_x[3]                                                                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.027     ; 2.910      ;
; 36.766 ; color_bar:u_color_bar|active_x[3]                                                                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10 ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.027     ; 2.910      ;
; 36.776 ; color_bar:u_color_bar|active_x[3]                                                                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.027     ; 2.900      ;
; 36.780 ; color_bar:u_color_bar|v_active                                                                                                ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[7]         ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.090     ; 2.801      ;
; 36.780 ; color_bar:u_color_bar|v_active                                                                                                ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[8]         ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.090     ; 2.801      ;
; 36.780 ; color_bar:u_color_bar|v_active                                                                                                ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[9]         ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.090     ; 2.801      ;
; 36.780 ; color_bar:u_color_bar|v_active                                                                                                ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[10]        ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.090     ; 2.801      ;
; 36.790 ; color_bar:u_color_bar|active_x[9]                                                                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11 ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.033     ; 2.880      ;
; 36.790 ; color_bar:u_color_bar|active_x[9]                                                                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10 ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.033     ; 2.880      ;
; 36.793 ; color_bar:u_color_bar|active_y[4]                                                                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11 ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.027     ; 2.883      ;
; 36.793 ; color_bar:u_color_bar|active_y[4]                                                                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.027     ; 2.883      ;
; 36.794 ; color_bar:u_color_bar|active_y[4]                                                                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10 ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.027     ; 2.882      ;
; 36.794 ; color_bar:u_color_bar|active_y[7]                                                                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11 ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.027     ; 2.882      ;
; 36.794 ; color_bar:u_color_bar|active_y[7]                                                                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.027     ; 2.882      ;
; 36.795 ; color_bar:u_color_bar|active_y[7]                                                                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10 ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.027     ; 2.881      ;
; 36.796 ; color_bar:u_color_bar|v_active                                                                                                ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[0]         ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.090     ; 2.785      ;
; 36.796 ; color_bar:u_color_bar|v_active                                                                                                ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[1]         ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.090     ; 2.785      ;
; 36.796 ; color_bar:u_color_bar|v_active                                                                                                ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[3]         ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.090     ; 2.785      ;
; 36.796 ; color_bar:u_color_bar|v_active                                                                                                ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[15]        ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.090     ; 2.785      ;
; 36.796 ; color_bar:u_color_bar|active_x[9]                                                                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.033     ; 2.874      ;
; 36.800 ; color_bar:u_color_bar|v_active                                                                                                ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[9]                              ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.232     ; 2.671      ;
; 36.800 ; color_bar:u_color_bar|v_active                                                                                                ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[8]                              ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.232     ; 2.671      ;
; 36.808 ; color_bar:u_color_bar|active_y[4]                                                                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.027     ; 2.868      ;
; 36.809 ; color_bar:u_color_bar|active_y[7]                                                                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.027     ; 2.867      ;
; 36.810 ; color_bar:u_color_bar|active_x[2]                                                                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a6  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.032     ; 2.861      ;
; 36.810 ; color_bar:u_color_bar|active_x[2]                                                                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a7  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.027     ; 2.866      ;
; 36.811 ; color_bar:u_color_bar|active_x[4]                                                                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a6  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.032     ; 2.860      ;
; 36.811 ; color_bar:u_color_bar|active_x[4]                                                                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a7  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.027     ; 2.865      ;
; 36.816 ; color_bar:u_color_bar|h_active                                                                                                ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.030     ; 2.857      ;
; 36.817 ; color_bar:u_color_bar|h_active                                                                                                ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a7  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.030     ; 2.856      ;
; 36.822 ; color_bar:u_color_bar|active_x[1]                                                                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11 ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.027     ; 2.854      ;
; 36.823 ; color_bar:u_color_bar|active_x[1]                                                                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.027     ; 2.853      ;
; 36.823 ; color_bar:u_color_bar|active_x[1]                                                                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10 ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.027     ; 2.853      ;
; 36.823 ; color_bar:u_color_bar|active_x[8]                                                                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11 ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.033     ; 2.847      ;
; 36.823 ; color_bar:u_color_bar|active_x[8]                                                                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10 ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.033     ; 2.847      ;
; 36.824 ; color_bar:u_color_bar|h_cnt[11]                                                                                               ; color_bar:u_color_bar|active_y[10]                                                                                                                         ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.037     ; 2.842      ;
; 36.824 ; color_bar:u_color_bar|h_cnt[11]                                                                                               ; color_bar:u_color_bar|active_y[9]                                                                                                                          ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.037     ; 2.842      ;
; 36.824 ; color_bar:u_color_bar|h_cnt[11]                                                                                               ; color_bar:u_color_bar|active_y[8]                                                                                                                          ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.037     ; 2.842      ;
; 36.824 ; color_bar:u_color_bar|h_cnt[11]                                                                                               ; color_bar:u_color_bar|active_y[7]                                                                                                                          ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.037     ; 2.842      ;
; 36.824 ; color_bar:u_color_bar|h_cnt[11]                                                                                               ; color_bar:u_color_bar|active_y[6]                                                                                                                          ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.037     ; 2.842      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'u_clok_pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                     ;
+--------+--------------------------------------------------+--------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                        ; To Node                                          ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------+--------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; -0.513 ; cmos2_reg_config:cmos_config_2|clock_20k         ; cmos2_reg_config:cmos_config_2|clock_20k         ; cmos2_reg_config:cmos_config_2|clock_20k               ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.538      ; 0.314      ;
; -0.512 ; cmos2_reg_config:cmos_config_1|clock_20k         ; cmos2_reg_config:cmos_config_1|clock_20k         ; cmos2_reg_config:cmos_config_1|clock_20k               ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.537      ; 0.314      ;
; -0.504 ; cmos2_reg_config:cmos_config_2|clock_20k         ; cmos2_reg_config:cmos_config_2|clock_20k         ; cmos2_reg_config:cmos_config_2|clock_20k               ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.538      ; 0.323      ;
; -0.503 ; cmos2_reg_config:cmos_config_1|clock_20k         ; cmos2_reg_config:cmos_config_1|clock_20k         ; cmos2_reg_config:cmos_config_1|clock_20k               ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.537      ; 0.323      ;
; 0.296  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[1]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[1]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.425      ;
; 0.296  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[3]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[3]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.425      ;
; 0.296  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[5]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[5]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.425      ;
; 0.297  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[6]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[6]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.426      ;
; 0.297  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[7]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[7]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.426      ;
; 0.298  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[2]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[2]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.427      ;
; 0.298  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[4]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[4]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.427      ;
; 0.298  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[8]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[8]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.427      ;
; 0.304  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[15] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[15] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.424      ;
; 0.305  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[11] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[11] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[13] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[13] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.425      ;
; 0.306  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[9]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[9]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.426      ;
; 0.307  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[14] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[14] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.427      ;
; 0.308  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[0]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[0]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.437      ;
; 0.308  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[10] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[10] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.428      ;
; 0.308  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[12] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[12] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.428      ;
; 0.445  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[5]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[6]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.574      ;
; 0.445  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[1]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[2]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.574      ;
; 0.445  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[3]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[4]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.574      ;
; 0.446  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[7]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[8]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.575      ;
; 0.454  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[13] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[14] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.574      ;
; 0.454  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[11] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[12] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.574      ;
; 0.455  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[0]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[1]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.584      ;
; 0.455  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[6]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[7]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.584      ;
; 0.455  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[9]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[10] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.575      ;
; 0.456  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[2]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[3]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.585      ;
; 0.456  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[4]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[5]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.585      ;
; 0.458  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[0]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[2]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.587      ;
; 0.458  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[6]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[8]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.587      ;
; 0.459  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[4]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[6]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.588      ;
; 0.459  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[2]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[4]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.588      ;
; 0.465  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[14] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[15] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.585      ;
; 0.466  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[10] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[11] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.586      ;
; 0.466  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[12] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[13] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.586      ;
; 0.469  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[12] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[14] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.589      ;
; 0.469  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[10] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[12] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.589      ;
; 0.508  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[5]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[7]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.637      ;
; 0.508  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[1]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[3]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.637      ;
; 0.508  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[3]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[5]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.637      ;
; 0.511  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[5]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[8]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.640      ;
; 0.511  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[3]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[6]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.640      ;
; 0.511  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[1]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[4]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.640      ;
; 0.517  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[13] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[15] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.637      ;
; 0.517  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[11] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[13] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.637      ;
; 0.518  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[9]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[11] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.638      ;
; 0.520  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[11] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[14] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.640      ;
; 0.521  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[9]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[12] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.641      ;
; 0.521  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[0]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[3]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.650      ;
; 0.522  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[4]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[7]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.651      ;
; 0.522  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[2]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[5]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.651      ;
; 0.524  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[0]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[4]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.653      ;
; 0.525  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[4]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[8]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.654      ;
; 0.525  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[2]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[6]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.654      ;
; 0.532  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[12] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[15] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.652      ;
; 0.532  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[10] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[13] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.652      ;
; 0.535  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[10] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[14] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.655      ;
; 0.574  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[3]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[7]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.703      ;
; 0.574  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[1]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[5]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.703      ;
; 0.577  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[3]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[8]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.706      ;
; 0.577  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[1]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[6]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.706      ;
; 0.583  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[11] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[15] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.703      ;
; 0.584  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[9]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[13] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.704      ;
; 0.587  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[9]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[14] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.707      ;
; 0.587  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[0]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[5]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.716      ;
; 0.588  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[2]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[7]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.717      ;
; 0.590  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[0]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[6]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.719      ;
; 0.591  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[2]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[8]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.720      ;
; 0.597  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[10] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[0]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.237      ; 0.918      ;
; 0.597  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[10] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[1]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.237      ; 0.918      ;
; 0.597  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[10] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[2]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.237      ; 0.918      ;
; 0.597  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[10] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[3]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.237      ; 0.918      ;
; 0.597  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[10] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[4]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.237      ; 0.918      ;
; 0.597  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[10] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[5]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.237      ; 0.918      ;
; 0.597  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[10] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[6]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.237      ; 0.918      ;
; 0.597  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[10] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[7]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.237      ; 0.918      ;
; 0.597  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[10] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[8]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.237      ; 0.918      ;
; 0.598  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[10] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[15] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.718      ;
; 0.640  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[1]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[7]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.769      ;
; 0.643  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[1]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[8]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.772      ;
; 0.646  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[11] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[0]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.237      ; 0.967      ;
; 0.646  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[11] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[1]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.237      ; 0.967      ;
; 0.646  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[11] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[2]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.237      ; 0.967      ;
; 0.646  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[11] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[3]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.237      ; 0.967      ;
; 0.646  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[11] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[4]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.237      ; 0.967      ;
; 0.646  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[11] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[5]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.237      ; 0.967      ;
; 0.646  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[11] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[6]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.237      ; 0.967      ;
; 0.646  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[11] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[7]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.237      ; 0.967      ;
; 0.646  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[11] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[8]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.237      ; 0.967      ;
; 0.650  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[9]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[15] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.770      ;
; 0.653  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[0]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[7]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.782      ;
; 0.656  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[0]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[8]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.785      ;
; 0.657  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[8]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[9]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.156     ; 0.585      ;
; 0.660  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[8]  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[10] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.156     ; 0.588      ;
; 0.699  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[15] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[0]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.237      ; 1.020      ;
; 0.699  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[15] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[1]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.237      ; 1.020      ;
; 0.699  ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[15] ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[2]  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.237      ; 1.020      ;
+--------+--------------------------------------------------+--------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                      ; To Node                                                                                                                                                                        ; Launch Clock                                                                 ; Latch Clock                                                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+------------+------------+
; 0.145 ; Sdram_Control_4Port:u_Sdram_Control_4Port|mDATAOUT[0]                                                                                                                          ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~porta_datain_reg0    ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.469      ;
; 0.151 ; Sdram_Control_4Port:u_Sdram_Control_4Port|mDATAOUT[15]                                                                                                                         ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~porta_datain_reg0    ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.475      ;
; 0.156 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[0]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~porta_address_reg0   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.482      ;
; 0.157 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[3]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a11~porta_address_reg0  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.484      ;
; 0.160 ; Sdram_Control_4Port:u_Sdram_Control_4Port|mDATAOUT[1]                                                                                                                          ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~porta_datain_reg0    ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.484      ;
; 0.161 ; Sdram_Control_4Port:u_Sdram_Control_4Port|mDATAOUT[6]                                                                                                                          ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a2~porta_datain_reg0    ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.485      ;
; 0.162 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[2]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~porta_address_reg0   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.488      ;
; 0.165 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[5]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a11~porta_address_reg0  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.492      ;
; 0.165 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[2]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a11~porta_address_reg0  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.491      ;
; 0.168 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[1]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~porta_address_reg0   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.494      ;
; 0.174 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[1]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a11~porta_address_reg0  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.496      ;
; 0.174 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~porta_address_reg0   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.500      ;
; 0.178 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[9]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~porta_address_reg0   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.505      ;
; 0.178 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8                     ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8                     ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.180 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[2]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a7~porta_address_reg0   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.506      ;
; 0.182 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[7]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~porta_address_reg0   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.509      ;
; 0.183 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[2]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a11~porta_address_reg0  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.505      ;
; 0.185 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[7]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a11~porta_address_reg0  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.512      ;
; 0.185 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[1]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a11~porta_address_reg0  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.511      ;
; 0.186 ; Sdram_Control_4Port:u_Sdram_Control_4Port|rWR2_ADDR[20]                                                                                                                        ; Sdram_Control_4Port:u_Sdram_Control_4Port|rWR2_ADDR[20]                                                                                                                        ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a0                     ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a0                     ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a4                     ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a4                     ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a3                     ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a3                     ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a5                     ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a5                     ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a7                     ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a7                     ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a6                     ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a6                     ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9                     ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9                     ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10                    ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11                    ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a1                     ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a1                     ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a2                     ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a2                     ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Sdram_Control_4Port:u_Sdram_Control_4Port|ST[0]                                                                                                                                ; Sdram_Control_4Port:u_Sdram_Control_4Port|ST[0]                                                                                                                                ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Sdram_Control_4Port:u_Sdram_Control_4Port|mWR_DONE                                                                                                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|mWR_DONE                                                                                                                             ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a6                     ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a6                     ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a7                     ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a7                     ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a5                     ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a5                     ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a4                     ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a4                     ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a2                     ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a2                     ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a0                     ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a0                     ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a1                     ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a1                     ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|oe4                                                                                                                 ; Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|oe4                                                                                                                 ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|rw_flag                                                                                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|rw_flag                                                                                                             ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|do_rw                                                                                                               ; Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|do_rw                                                                                                               ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|CM_ACK                                                                                                              ; Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|CM_ACK                                                                                                              ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|REF_ACK                                                                                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|REF_ACK                                                                                                             ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|rp_shift[3]                                                                                                         ; Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|rp_shift[3]                                                                                                         ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|ex_write                                                                                                            ; Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|ex_write                                                                                                            ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|ex_read                                                                                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|ex_read                                                                                                             ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Control_4Port:u_Sdram_Control_4Port|control_interface:control1|REF_REQ                                                                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|control_interface:control1|REF_REQ                                                                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Control_4Port:u_Sdram_Control_4Port|control_interface:control1|init_timer[0]                                                                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|control_interface:control1|init_timer[0]                                                                                             ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                      ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                      ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                      ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                      ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                     ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                     ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                      ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                     ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                     ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                      ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                      ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                      ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                      ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                      ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                      ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                      ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                      ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                     ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                     ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                      ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                     ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                     ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3                      ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                      ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                      ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                      ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                      ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Control_4Port:u_Sdram_Control_4Port|mRD                                                                                                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|mRD                                                                                                                                  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Control_4Port:u_Sdram_Control_4Port|mWR                                                                                                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|mWR                                                                                                                                  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Control_4Port:u_Sdram_Control_4Port|mLENGTH[8]                                                                                                                           ; Sdram_Control_4Port:u_Sdram_Control_4Port|mLENGTH[8]                                                                                                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Control_4Port:u_Sdram_Control_4Port|OUT_VALID                                                                                                                            ; Sdram_Control_4Port:u_Sdram_Control_4Port|OUT_VALID                                                                                                                            ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Control_4Port:u_Sdram_Control_4Port|mRD_DONE                                                                                                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|mRD_DONE                                                                                                                             ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8                     ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8                     ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9                     ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9                     ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10                    ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11                    ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[3] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[3] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.314      ;
; 0.190 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[0]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a11~porta_address_reg0  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.512      ;
; 0.192 ; Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|BA[1]                                                                                                               ; Sdram_Control_4Port:u_Sdram_Control_4Port|BA[1]                                                                                                                                ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.313      ;
; 0.192 ; Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|command_delay[4]                                                                                                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|command_delay[3]                                                                                                    ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.313      ;
; 0.192 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[1]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a2~porta_address_reg0   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.518      ;
; 0.193 ; Sdram_Control_4Port:u_Sdram_Control_4Port|control_interface:control1|SADDR[21]                                                                                                 ; Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|BA[1]                                                                                                               ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; Sdram_Control_4Port:u_Sdram_Control_4Port|control_interface:control1|SADDR[20]                                                                                                 ; Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|BA[0]                                                                                                               ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[8]                                                                                                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|control_interface:control1|SADDR[8]                                                                                                  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|do_precharge                                                                                                        ; Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|do_precharge                                                                                                        ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|command_delay[5]                                                                                                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|command_delay[4]                                                                                                    ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|command_delay[2]                                                                                                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|command_delay[1]                                                                                                    ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[1] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[1] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; Sdram_Control_4Port:u_Sdram_Control_4Port|control_interface:control1|CMD_ACK                                                                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|control_interface:control1|CMD_ACK                                                                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|BA[0]                                                                                                               ; Sdram_Control_4Port:u_Sdram_Control_4Port|BA[0]                                                                                                                                ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[10]                                                                                                                            ; Sdram_Control_4Port:u_Sdram_Control_4Port|control_interface:control1|SADDR[10]                                                                                                 ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|command_delay[1]                                                                                                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|command_delay[0]                                                                                                    ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|do_load_mode                                                                                                        ; Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|do_load_mode                                                                                                        ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[7] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[7] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CMOS2_PCLK'                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                        ; To Node                                                                                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.150 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[10]                                                  ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.161      ; 0.395      ;
; 0.153 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[0]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a4~porta_address_reg0    ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.294      ; 0.551      ;
; 0.156 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[6]                                                   ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.161      ; 0.401      ;
; 0.162 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[7]                                                   ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.161      ; 0.407      ;
; 0.171 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[8]                                                   ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.161      ; 0.416      ;
; 0.172 ; CMOS_Capture:u2_CMOS_Capture|Pre_CMOS_iDATA[1]                                                                                                                                   ; CMOS_Capture:u2_CMOS_Capture|CMOS_oDATA[9]                                                                                                                                       ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.057      ; 0.313      ;
; 0.173 ; CMOS_Capture:u2_CMOS_Capture|Pre_CMOS_iDATA[4]                                                                                                                                   ; CMOS_Capture:u2_CMOS_Capture|CMOS_oDATA[12]                                                                                                                                      ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.057      ; 0.314      ;
; 0.173 ; CMOS_Capture:u2_CMOS_Capture|Pre_CMOS_iDATA[6]                                                                                                                                   ; CMOS_Capture:u2_CMOS_Capture|CMOS_oDATA[14]                                                                                                                                      ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.057      ; 0.314      ;
; 0.187 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[2]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a12~porta_address_reg0   ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.380      ; 0.671      ;
; 0.201 ; CMOS_Capture:u2_CMOS_Capture|Frame_Cont[1]                                                                                                                                       ; CMOS_Capture:u2_CMOS_Capture|Frame_Cont[1]                                                                                                                                       ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; CMOS_Capture:u2_CMOS_Capture|Frame_valid                                                                                                                                         ; CMOS_Capture:u2_CMOS_Capture|Frame_valid                                                                                                                                         ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; CMOS_Capture:u2_CMOS_Capture|Frame_Cont[2]                                                                                                                                       ; CMOS_Capture:u2_CMOS_Capture|Frame_Cont[2]                                                                                                                                       ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; CMOS_Capture:u2_CMOS_Capture|Frame_Cont[0]                                                                                                                                       ; CMOS_Capture:u2_CMOS_Capture|Frame_Cont[0]                                                                                                                                       ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3                       ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                       ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                       ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                       ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                       ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                      ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                       ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                       ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; CMOS_Capture:u2_CMOS_Capture|Frame_Cont[3]                                                                                                                                       ; CMOS_Capture:u2_CMOS_Capture|Frame_Cont[3]                                                                                                                                       ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                      ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                       ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                       ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                       ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.022      ; 0.307      ;
; 0.206 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[2]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a4~porta_address_reg0    ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.294      ; 0.604      ;
; 0.208 ; CMOS_Capture:u2_CMOS_Capture|byte_state                                                                                                                                          ; CMOS_Capture:u2_CMOS_Capture|byte_state                                                                                                                                          ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.022      ; 0.314      ;
; 0.208 ; CMOS_Capture:u2_CMOS_Capture|CMOS_oCLK                                                                                                                                           ; CMOS_Capture:u2_CMOS_Capture|CMOS_oCLK                                                                                                                                           ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.022      ; 0.314      ;
; 0.211 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[0]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a8~porta_address_reg0    ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.298      ; 0.613      ;
; 0.216 ; CMOS_Capture:u2_CMOS_Capture|Pre_CMOS_iDATA[7]                                                                                                                                   ; CMOS_Capture:u2_CMOS_Capture|CMOS_oDATA[15]                                                                                                                                      ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.088      ; 0.388      ;
; 0.219 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[9]                                                   ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.161      ; 0.464      ;
; 0.221 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[1]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a4~porta_address_reg0    ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.294      ; 0.619      ;
; 0.222 ; CMOS_Capture:u2_CMOS_Capture|Pre_CMOS_iDATA[0]                                                                                                                                   ; CMOS_Capture:u2_CMOS_Capture|CMOS_oDATA[8]                                                                                                                                       ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.083      ; 0.389      ;
; 0.223 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[9]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~porta_address_reg0    ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.281      ; 0.608      ;
; 0.231 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[11] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[11] ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.172      ; 0.487      ;
; 0.232 ; CMOS_Capture:u2_CMOS_Capture|Pre_CMOS_iDATA[2]                                                                                                                                   ; CMOS_Capture:u2_CMOS_Capture|CMOS_oDATA[10]                                                                                                                                      ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.057      ; 0.373      ;
; 0.232 ; CMOS_Capture:u2_CMOS_Capture|Pre_CMOS_iDATA[3]                                                                                                                                   ; CMOS_Capture:u2_CMOS_Capture|CMOS_oDATA[11]                                                                                                                                      ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.057      ; 0.373      ;
; 0.234 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[0]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[0]  ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.178      ; 0.496      ;
; 0.238 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[4]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[4]  ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.065      ; 0.387      ;
; 0.249 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[1]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a8~porta_address_reg0    ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.298      ; 0.651      ;
; 0.254 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[2]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~porta_address_reg0    ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.308      ; 0.666      ;
; 0.262 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[5]                                                   ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.161      ; 0.507      ;
; 0.266 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[1]                                                   ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.162      ; 0.512      ;
; 0.267 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[0]                 ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.162      ; 0.513      ;
; 0.267 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[2]                 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity9                          ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.022      ; 0.373      ;
; 0.274 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[1]                 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity9                          ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.022      ; 0.380      ;
; 0.284 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[0]                                                   ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.022      ; 0.390      ;
; 0.285 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[3]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a12~porta_address_reg0   ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.380      ; 0.769      ;
; 0.290 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[0]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a12~porta_address_reg0   ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.380      ; 0.774      ;
; 0.296 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[8]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a12~porta_address_reg0   ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.353      ; 0.753      ;
; 0.300 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[2]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[2]  ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.178      ; 0.562      ;
; 0.306 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                                  ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.190      ; 0.580      ;
; 0.307 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[1]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a12~porta_address_reg0   ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.380      ; 0.791      ;
; 0.308 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[0]                 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity9                          ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.022      ; 0.414      ;
; 0.308 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[7]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a12~porta_address_reg0   ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.353      ; 0.765      ;
; 0.310 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[1]                 ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.133      ; 0.527      ;
; 0.311 ; CMOS_Capture:u2_CMOS_Capture|Frame_Cont[1]                                                                                                                                       ; CMOS_Capture:u2_CMOS_Capture|Frame_Cont[2]                                                                                                                                       ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.024      ; 0.419      ;
; 0.312 ; CMOS_Capture:u2_CMOS_Capture|Frame_Cont[1]                                                                                                                                       ; CMOS_Capture:u2_CMOS_Capture|Frame_Cont[3]                                                                                                                                       ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.024      ; 0.420      ;
; 0.315 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[3]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a4~porta_address_reg0    ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.294      ; 0.713      ;
; 0.317 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[9]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a12~porta_address_reg0   ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.353      ; 0.774      ;
; 0.320 ; CMOS_Capture:u2_CMOS_Capture|Frame_Cont[3]                                                                                                                                       ; CMOS_Capture:u2_CMOS_Capture|Frame_valid                                                                                                                                         ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.024      ; 0.428      ;
; 0.322 ; CMOS_Capture:u2_CMOS_Capture|Frame_Cont[3]                                                                                                                                       ; CMOS_Capture:u2_CMOS_Capture|Frame_Cont[0]                                                                                                                                       ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.024      ; 0.430      ;
; 0.324 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a12~porta_address_reg0   ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.488      ; 0.916      ;
; 0.325 ; CMOS_Capture:u2_CMOS_Capture|Frame_Cont[2]                                                                                                                                       ; CMOS_Capture:u2_CMOS_Capture|Frame_valid                                                                                                                                         ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.024      ; 0.433      ;
; 0.327 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity9                          ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                       ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.022      ; 0.433      ;
; 0.328 ; CMOS_Capture:u2_CMOS_Capture|Frame_Cont[2]                                                                                                                                       ; CMOS_Capture:u2_CMOS_Capture|Frame_Cont[0]                                                                                                                                       ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.024      ; 0.436      ;
; 0.329 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[6]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[6]  ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.135      ; 0.548      ;
; 0.331 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                       ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.024      ; 0.439      ;
; 0.333 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                       ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.024      ; 0.441      ;
; 0.334 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                       ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.024      ; 0.442      ;
; 0.334 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[0]                 ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.022      ; 0.440      ;
; 0.335 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                       ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.024      ; 0.443      ;
; 0.336 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                       ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.024      ; 0.444      ;
; 0.337 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3                       ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.024      ; 0.445      ;
; 0.337 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                      ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.024      ; 0.445      ;
; 0.337 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[9]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a4~porta_address_reg0    ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.267      ; 0.708      ;
; 0.338 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[3]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[3]  ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.141      ; 0.563      ;
; 0.339 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                      ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.024      ; 0.447      ;
; 0.341 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[6]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a4~porta_address_reg0    ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.267      ; 0.712      ;
; 0.344 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[1]                 ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.133      ; 0.561      ;
; 0.344 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[1]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~porta_address_reg0    ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.308      ; 0.756      ;
; 0.347 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[7]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[7]  ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.135      ; 0.566      ;
; 0.350 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[2]                 ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.162      ; 0.596      ;
; 0.351 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[2]                 ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.133      ; 0.568      ;
; 0.351 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[3]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a8~porta_address_reg0    ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.298      ; 0.753      ;
; 0.352 ; CMOS_Capture:u2_CMOS_Capture|mCMOS_VSYNC                                                                                                                                         ; CMOS_Capture:u2_CMOS_Capture|Frame_Cont[0]                                                                                                                                       ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.454      ; 0.890      ;
; 0.354 ; CMOS_Capture:u2_CMOS_Capture|mCMOS_VSYNC                                                                                                                                         ; CMOS_Capture:u2_CMOS_Capture|Frame_Cont[3]                                                                                                                                       ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.454      ; 0.892      ;
; 0.355 ; CMOS_Capture:u2_CMOS_Capture|mCMOS_VSYNC                                                                                                                                         ; CMOS_Capture:u2_CMOS_Capture|Frame_Cont[2]                                                                                                                                       ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.454      ; 0.893      ;
; 0.356 ; CMOS_Capture:u2_CMOS_Capture|mCMOS_VSYNC                                                                                                                                         ; CMOS_Capture:u2_CMOS_Capture|Frame_valid                                                                                                                                         ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.454      ; 0.894      ;
; 0.357 ; CMOS_Capture:u2_CMOS_Capture|mCMOS_VSYNC                                                                                                                                         ; CMOS_Capture:u2_CMOS_Capture|Frame_Cont[1]                                                                                                                                       ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.454      ; 0.895      ;
; 0.358 ; CMOS_Capture:u2_CMOS_Capture|CMOS_oDATA[3]                                                                                                                                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~porta_datain_reg0     ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.068      ; 0.530      ;
; 0.359 ; CMOS_Capture:u2_CMOS_Capture|CMOS_oDATA[0]                                                                                                                                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~porta_datain_reg0     ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.068      ; 0.531      ;
; 0.364 ; CMOS_Capture:u2_CMOS_Capture|Pre_CMOS_iDATA[5]                                                                                                                                   ; CMOS_Capture:u2_CMOS_Capture|CMOS_oDATA[13]                                                                                                                                      ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.041      ; 0.489      ;
; 0.374 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~porta_address_reg0    ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.281      ; 0.759      ;
; 0.376 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[8]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a8~porta_address_reg0    ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.271      ; 0.751      ;
; 0.381 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~porta_address_reg0    ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.416      ; 0.901      ;
; 0.385 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[2]                 ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.133      ; 0.602      ;
; 0.385 ; CMOS_Capture:u2_CMOS_Capture|CMOS_oDATA[11]                                                                                                                                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a8~porta_datain_reg0     ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.038      ; 0.527      ;
; 0.386 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a4~porta_address_reg0    ; CMOS2_PCLK   ; CMOS2_PCLK  ; 0.000        ; 0.402      ; 0.892      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'u_clok_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                             ; To Node                                                                                                                                                                                                                         ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; 0.154 ; sobel_top:u_sobel_top|YCbCr:u_YCbCr|Y2[0]                                                                                                                                                             ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|shift_ip_3:shift_ip_3_m0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|altsyncram_pja1:altsyncram2|ram_block3a0~porta_datain_reg0  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 0.487      ;
; 0.157 ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|shift_ip_3:shift_ip_3_m0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[1] ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|shift_ip_3:shift_ip_3_m0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|altsyncram_pja1:altsyncram2|ram_block3a3~portb_address_reg0 ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 0.489      ;
; 0.162 ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|shift_ip_3:shift_ip_3_m0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[1] ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|shift_ip_3:shift_ip_3_m0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|altsyncram_pja1:altsyncram2|ram_block3a3~porta_address_reg0 ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.492      ;
; 0.162 ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|shift_ip_3:shift_ip_3_m0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[6] ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|shift_ip_3:shift_ip_3_m0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|altsyncram_pja1:altsyncram2|ram_block3a3~portb_address_reg0 ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 0.494      ;
; 0.163 ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|shift_ip_3:shift_ip_3_m0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[6] ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|shift_ip_3:shift_ip_3_m0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|altsyncram_pja1:altsyncram2|ram_block3a3~porta_address_reg0 ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.493      ;
; 0.164 ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|shift_ip_3:shift_ip_3_m0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[8] ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|shift_ip_3:shift_ip_3_m0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|altsyncram_pja1:altsyncram2|ram_block3a3~portb_address_reg0 ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 0.496      ;
; 0.165 ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|shift_ip_3:shift_ip_3_m0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[2] ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|shift_ip_3:shift_ip_3_m0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|altsyncram_pja1:altsyncram2|ram_block3a0~portb_address_reg0 ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.230      ; 0.499      ;
; 0.165 ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|shift_ip_3:shift_ip_3_m0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[8] ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|shift_ip_3:shift_ip_3_m0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|altsyncram_pja1:altsyncram2|ram_block3a3~porta_address_reg0 ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.495      ;
; 0.166 ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|shift_ip_3:shift_ip_3_m0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[2] ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|shift_ip_3:shift_ip_3_m0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|altsyncram_pja1:altsyncram2|ram_block3a0~porta_address_reg0 ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 0.498      ;
; 0.167 ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|shift_ip_3:shift_ip_3_m0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[7] ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|shift_ip_3:shift_ip_3_m0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|altsyncram_pja1:altsyncram2|ram_block3a0~portb_address_reg0 ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.230      ; 0.501      ;
; 0.168 ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|shift_ip_3:shift_ip_3_m0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[7] ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|shift_ip_3:shift_ip_3_m0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|altsyncram_pja1:altsyncram2|ram_block3a0~porta_address_reg0 ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 0.500      ;
; 0.169 ; sobel_top:u_sobel_top|YCbCr:u_YCbCr|Y2[1]                                                                                                                                                             ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|shift_ip_3:shift_ip_3_m0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|altsyncram_pja1:altsyncram2|ram_block3a0~porta_datain_reg0  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.493      ;
; 0.172 ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|shift_ip_3:shift_ip_3_m0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[3] ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|shift_ip_3:shift_ip_3_m0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|altsyncram_pja1:altsyncram2|ram_block3a0~portb_address_reg0 ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.230      ; 0.506      ;
; 0.173 ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|shift_ip_3:shift_ip_3_m0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[3] ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|shift_ip_3:shift_ip_3_m0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|altsyncram_pja1:altsyncram2|ram_block3a0~porta_address_reg0 ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 0.505      ;
; 0.184 ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|shift_ip_3:shift_ip_3_m0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[5] ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|shift_ip_3:shift_ip_3_m0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|altsyncram_pja1:altsyncram2|ram_block3a0~portb_address_reg0 ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.230      ; 0.518      ;
; 0.185 ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|shift_ip_3:shift_ip_3_m0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[5] ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|shift_ip_3:shift_ip_3_m0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|altsyncram_pja1:altsyncram2|ram_block3a0~porta_address_reg0 ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 0.517      ;
; 0.186 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11                                            ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11                                                                      ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a6                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a6                                                                       ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10                                            ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10                                                                      ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9                                                                       ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8                                                                       ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a7                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a7                                                                       ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a3                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a3                                                                       ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a2                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a2                                                                       ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a1                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a1                                                                       ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a0                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a0                                                                       ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a1                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a1                                                                       ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a5                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a5                                                                       ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a4                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a4                                                                       ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a0                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a0                                                                       ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[11]                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[11]                                                 ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.314      ;
; 0.186 ; color_bar:u_color_bar|v_cnt[5]                                                                                                                                                                        ; color_bar:u_color_bar|v_cnt[5]                                                                                                                                                                                                  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.314      ;
; 0.187 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a5                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a5                                                                       ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a4                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a4                                                                       ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; color_bar:u_color_bar|hs_reg                                                                                                                                                                          ; color_bar:u_color_bar|hs_reg                                                                                                                                                                                                    ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a3                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a3                                                                       ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11                                            ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11                                                                      ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9                                                                       ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10                                            ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10                                                                      ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a6                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a6                                                                       ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a7                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a7                                                                       ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8                                                                       ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a2                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a2                                                                       ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[9]                        ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[9]                                                  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.315      ;
; 0.187 ; color_bar:u_color_bar|h_active                                                                                                                                                                        ; color_bar:u_color_bar|h_active                                                                                                                                                                                                  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.188 ; sobel_top:u_sobel_top|YCbCr:u_YCbCr|Y2[5]                                                                                                                                                             ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|shift_ip_3:shift_ip_3_m0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|altsyncram_pja1:altsyncram2|ram_block3a3~porta_datain_reg0  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.510      ;
; 0.193 ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|Y_vsync_r[1]                                                                                                                                  ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|Y_vsync_r[2]                                                                                                                                                            ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|Y_hsync_r[2]                                                                                                                                  ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|Y_hsync_r[3]                                                                                                                                                            ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|Y_hsync_r[0]                                                                                                                                  ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|Y_hsync_r[1]                                                                                                                                                            ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sobel_top:u_sobel_top|YCbCr:u_YCbCr|RGB_hsync_r[2]                                                                                                                                                    ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|Y_hsync_r[0]                                                                                                                                                            ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[5]                        ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[5]                                                  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; color_bar:u_color_bar|hs_reg                                                                                                                                                                          ; color_bar:u_color_bar|hs_reg_d0                                                                                                                                                                                                 ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|shift_ip_3:shift_ip_3_m0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[8] ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|shift_ip_3:shift_ip_3_m0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|altsyncram_pja1:altsyncram2|ram_block3a0~portb_address_reg0 ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.230      ; 0.528      ;
; 0.194 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[3]                        ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[3]                                                  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sobel_top:u_sobel_top|YCbCr:u_YCbCr|RGB_vsync_r[0]                                                                                                                                                    ; sobel_top:u_sobel_top|YCbCr:u_YCbCr|RGB_vsync_r[1]                                                                                                                                                                              ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.195 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[9]                        ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[9]                                                  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[7]                        ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[7]                                                  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.316      ;
; 0.195 ; color_bar:u_color_bar|hs_reg_d0                                                                                                                                                                       ; sobel_top:u_sobel_top|YCbCr:u_YCbCr|RGB_hsync_r[0]                                                                                                                                                                              ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|shift_ip_3:shift_ip_3_m0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[8] ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|shift_ip_3:shift_ip_3_m0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|altsyncram_pja1:altsyncram2|ram_block3a0~porta_address_reg0 ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 0.527      ;
; 0.195 ; sobel_top:u_sobel_top|YCbCr:u_YCbCr|RGB_vsync_r[2]                                                                                                                                                    ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|Y_vsync_r[0]                                                                                                                                                            ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.315      ;
; 0.196 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[7]                        ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[7]                                                  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.316      ;
; 0.197 ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|matrix_32[7]                                                                                                                   ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|matrix_31[7]                                                                                                                                             ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.318      ;
; 0.198 ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|matrix_32[5]                                                                                                                   ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|matrix_31[5]                                                                                                                                             ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.319      ;
; 0.198 ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|matrix_32[4]                                                                                                                   ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|matrix_31[4]                                                                                                                                             ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.319      ;
; 0.198 ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|matrix_32[3]                                                                                                                   ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|matrix_31[3]                                                                                                                                             ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.319      ;
; 0.199 ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|matrix_23[3]                                                                                                                   ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|matrix_22[3]                                                                                                                                             ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.319      ;
; 0.199 ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|matrix_12[4]                                                                                                                   ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|matrix_11[4]                                                                                                                                             ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.320      ;
; 0.199 ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|matrix_12[3]                                                                                                                   ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|matrix_11[3]                                                                                                                                             ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.320      ;
; 0.199 ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|matrix_12[1]                                                                                                                   ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|matrix_11[1]                                                                                                                                             ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.320      ;
; 0.199 ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|matrix_32[1]                                                                                                                   ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|matrix_31[1]                                                                                                                                             ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.320      ;
; 0.205 ; sobel_top:u_sobel_top|YCbCr:u_YCbCr|Y2[1]                                                                                                                                                             ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|matrix_33[1]                                                                                                                                             ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.326      ;
; 0.209 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|parity6                                                ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a0                                                                       ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.330      ;
; 0.210 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a3                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a2~portb_address_reg0                                                    ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.182      ; 0.496      ;
; 0.211 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a5                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[5]                                                                                                   ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.332      ;
; 0.213 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a2~portb_address_reg0                                                    ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.178      ; 0.495      ;
; 0.214 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~portb_address_reg0                                                    ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.179      ; 0.497      ;
; 0.214 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a2                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a2~portb_address_reg0                                                    ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.182      ; 0.500      ;
; 0.215 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a2                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a11~portb_address_reg0                                                   ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.181      ; 0.500      ;
; 0.220 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a6                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a2~portb_address_reg0                                                    ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.183      ; 0.507      ;
; 0.221 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a11~portb_address_reg0                                                   ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.178      ; 0.503      ;
; 0.221 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a11~portb_address_reg0                                                   ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.178      ; 0.503      ;
; 0.224 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a2                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a11~portb_address_reg0                                                   ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.178      ; 0.506      ;
; 0.224 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a11~portb_address_reg0                                                   ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.177      ; 0.505      ;
; 0.227 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a6                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a11~portb_address_reg0                                                   ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.182      ; 0.513      ;
; 0.227 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a7~portb_address_reg0                                                    ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.172      ; 0.503      ;
; 0.231 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a4                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a2~portb_address_reg0                                                    ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.184      ; 0.519      ;
; 0.232 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a11~portb_address_reg0                                                   ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.177      ; 0.513      ;
; 0.235 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a1                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a11~portb_address_reg0                                                   ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.178      ; 0.517      ;
; 0.238 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a7~portb_address_reg0                                                    ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.172      ; 0.514      ;
; 0.240 ; sobel_top:u_sobel_top|YCbCr:u_YCbCr|Y2[2]                                                                                                                                                             ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|shift_ip_3:shift_ip_3_m0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|altsyncram_pja1:altsyncram2|ram_block3a0~porta_datain_reg0  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.241      ; 0.585      ;
; 0.251 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[1]                                        ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|parity6                                                                          ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.372      ;
; 0.254 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[1]                                        ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|parity6                                                                          ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.375      ;
; 0.263 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a3                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[0]                                                                  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.384      ;
; 0.265 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[6]                        ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[6]                                                  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.386      ;
; 0.266 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[2]                        ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[2]                                                  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.386      ;
; 0.267 ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|Y_hsync_r[1]                                                                                                                                  ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|Y_hsync_r[2]                                                                                                                                                            ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.388      ;
; 0.267 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[8]                        ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[8]                                                  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.387      ;
; 0.267 ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|matrix_22[6]                                                                                                                   ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|matrix_21[6]                                                                                                                                             ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.388      ;
; 0.267 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a1                                             ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[0]                                                                  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.388      ;
; 0.267 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[6]                        ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[6]                                                  ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.387      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CMOS1_PCLK'                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                        ; To Node                                                                                                                                                                          ; Launch Clock                             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+-------------+--------------+------------+------------+
; 0.165 ; CMOS_Capture:u1_CMOS_Capture|Pre_CMOS_iDATA[0]                                                                                                                                   ; CMOS_Capture:u1_CMOS_Capture|CMOS_oDATA[8]                                                                                                                                       ; CMOS1_PCLK                               ; CMOS1_PCLK  ; 0.000        ; 0.064      ; 0.313      ;
; 0.166 ; CMOS_Capture:u1_CMOS_Capture|Pre_CMOS_iDATA[4]                                                                                                                                   ; CMOS_Capture:u1_CMOS_Capture|CMOS_oDATA[12]                                                                                                                                      ; CMOS1_PCLK                               ; CMOS1_PCLK  ; 0.000        ; 0.064      ; 0.314      ;
; 0.166 ; CMOS_Capture:u1_CMOS_Capture|Pre_CMOS_iDATA[5]                                                                                                                                   ; CMOS_Capture:u1_CMOS_Capture|CMOS_oDATA[13]                                                                                                                                      ; CMOS1_PCLK                               ; CMOS1_PCLK  ; 0.000        ; 0.064      ; 0.314      ;
; 0.168 ; CMOS_Capture:u1_CMOS_Capture|Pre_CMOS_iDATA[6]                                                                                                                                   ; CMOS_Capture:u1_CMOS_Capture|CMOS_oDATA[14]                                                                                                                                      ; CMOS1_PCLK                               ; CMOS1_PCLK  ; 0.000        ; 0.064      ; 0.316      ;
; 0.187 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a12~porta_address_reg0   ; CMOS1_PCLK                               ; CMOS1_PCLK  ; 0.000        ; 0.326      ; 0.617      ;
; 0.188 ; CMOS_Capture:u1_CMOS_Capture|Pre_CMOS_iDATA[3]                                                                                                                                   ; CMOS_Capture:u1_CMOS_Capture|CMOS_oDATA[11]                                                                                                                                      ; CMOS1_PCLK                               ; CMOS1_PCLK  ; 0.000        ; 0.042      ; 0.314      ;
; 0.189 ; CMOS_Capture:u1_CMOS_Capture|Pre_CMOS_iDATA[2]                                                                                                                                   ; CMOS_Capture:u1_CMOS_Capture|CMOS_oDATA[10]                                                                                                                                      ; CMOS1_PCLK                               ; CMOS1_PCLK  ; 0.000        ; 0.042      ; 0.315      ;
; 0.190 ; CMOS_Capture:u1_CMOS_Capture|Pre_CMOS_iDATA[1]                                                                                                                                   ; CMOS_Capture:u1_CMOS_Capture|CMOS_oDATA[9]                                                                                                                                       ; CMOS1_PCLK                               ; CMOS1_PCLK  ; 0.000        ; 0.042      ; 0.316      ;
; 0.201 ; CMOS_Capture:u1_CMOS_Capture|Frame_Cont[1]                                                                                                                                       ; CMOS_Capture:u1_CMOS_Capture|Frame_Cont[1]                                                                                                                                       ; CMOS1_PCLK                               ; CMOS1_PCLK  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; CMOS_Capture:u1_CMOS_Capture|Frame_valid                                                                                                                                         ; CMOS_Capture:u1_CMOS_Capture|Frame_valid                                                                                                                                         ; CMOS1_PCLK                               ; CMOS1_PCLK  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; CMOS_Capture:u1_CMOS_Capture|Frame_Cont[3]                                                                                                                                       ; CMOS_Capture:u1_CMOS_Capture|Frame_Cont[3]                                                                                                                                       ; CMOS1_PCLK                               ; CMOS1_PCLK  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; CMOS_Capture:u1_CMOS_Capture|Frame_Cont[0]                                                                                                                                       ; CMOS_Capture:u1_CMOS_Capture|Frame_Cont[0]                                                                                                                                       ; CMOS1_PCLK                               ; CMOS1_PCLK  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3                       ; CMOS1_PCLK                               ; CMOS1_PCLK  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                       ; CMOS1_PCLK                               ; CMOS1_PCLK  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                       ; CMOS1_PCLK                               ; CMOS1_PCLK  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                       ; CMOS1_PCLK                               ; CMOS1_PCLK  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                      ; CMOS1_PCLK                               ; CMOS1_PCLK  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                      ; CMOS1_PCLK                               ; CMOS1_PCLK  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; CMOS_Capture:u1_CMOS_Capture|Frame_Cont[2]                                                                                                                                       ; CMOS_Capture:u1_CMOS_Capture|Frame_Cont[2]                                                                                                                                       ; CMOS1_PCLK                               ; CMOS1_PCLK  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                       ; CMOS1_PCLK                               ; CMOS1_PCLK  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                       ; CMOS1_PCLK                               ; CMOS1_PCLK  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                       ; CMOS1_PCLK                               ; CMOS1_PCLK  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                       ; CMOS1_PCLK                               ; CMOS1_PCLK  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                       ; CMOS1_PCLK                               ; CMOS1_PCLK  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                       ; CMOS1_PCLK                               ; CMOS1_PCLK  ; 0.000        ; 0.022      ; 0.307      ;
; 0.203 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[2]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a4~porta_address_reg0    ; CMOS1_PCLK                               ; CMOS1_PCLK  ; 0.000        ; 0.332      ; 0.639      ;
; 0.206 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[0]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[0]  ; CMOS1_PCLK                               ; CMOS1_PCLK  ; 0.000        ; 0.024      ; 0.314      ;
; 0.208 ; CMOS_Capture:u1_CMOS_Capture|byte_state                                                                                                                                          ; CMOS_Capture:u1_CMOS_Capture|byte_state                                                                                                                                          ; CMOS1_PCLK                               ; CMOS1_PCLK  ; 0.000        ; 0.022      ; 0.314      ;
; 0.208 ; CMOS_Capture:u1_CMOS_Capture|CMOS_oCLK                                                                                                                                           ; CMOS_Capture:u1_CMOS_Capture|CMOS_oCLK                                                                                                                                           ; CMOS1_PCLK                               ; CMOS1_PCLK  ; 0.000        ; 0.022      ; 0.314      ;
; 0.211 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[3]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a8~porta_address_reg0    ; CMOS1_PCLK                               ; CMOS1_PCLK  ; 0.000        ; 0.442      ; 0.757      ;
; 0.214 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[9]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a4~porta_address_reg0    ; CMOS1_PCLK                               ; CMOS1_PCLK  ; 0.000        ; 0.332      ; 0.650      ;
; 0.218 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[7]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a8~porta_address_reg0    ; CMOS1_PCLK                               ; CMOS1_PCLK  ; 0.000        ; 0.442      ; 0.764      ;
; 0.220 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[9]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~porta_address_reg0    ; CMOS1_PCLK                               ; CMOS1_PCLK  ; 0.000        ; 0.444      ; 0.768      ;
; 0.223 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a8~porta_address_reg0    ; CMOS1_PCLK                               ; CMOS1_PCLK  ; 0.000        ; 0.430      ; 0.757      ;
; 0.225 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity9                          ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                       ; CMOS1_PCLK                               ; CMOS1_PCLK  ; 0.000        ; 0.023      ; 0.332      ;
; 0.230 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[1]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a4~porta_address_reg0    ; CMOS1_PCLK                               ; CMOS1_PCLK  ; 0.000        ; 0.344      ; 0.678      ;
; 0.238 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a8~porta_address_reg0    ; CMOS1_PCLK                               ; CMOS1_PCLK  ; 0.000        ; 0.430      ; 0.772      ;
; 0.239 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[8]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a4~porta_address_reg0    ; CMOS1_PCLK                               ; CMOS1_PCLK  ; 0.000        ; 0.332      ; 0.675      ;
; 0.240 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[9]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a8~porta_address_reg0    ; CMOS1_PCLK                               ; CMOS1_PCLK  ; 0.000        ; 0.430      ; 0.774      ;
; 0.242 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[8]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[8]  ; CMOS1_PCLK                               ; CMOS1_PCLK  ; 0.000        ; 0.065      ; 0.391      ;
; 0.244 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[2]                 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity9                          ; CMOS1_PCLK                               ; CMOS1_PCLK  ; 0.000        ; 0.204      ; 0.532      ;
; 0.248 ; CMOS_Capture:u1_CMOS_Capture|Pre_CMOS_iDATA[7]                                                                                                                                   ; CMOS_Capture:u1_CMOS_Capture|CMOS_oDATA[15]                                                                                                                                      ; CMOS1_PCLK                               ; CMOS1_PCLK  ; 0.000        ; 0.042      ; 0.374      ;
; 0.259 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[1]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[1]                                           ; CMOS1_PCLK                               ; CMOS1_PCLK  ; 0.000        ; 0.041      ; 0.384      ;
; 0.267 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[10]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a12~porta_address_reg0   ; CMOS1_PCLK                               ; CMOS1_PCLK  ; 0.000        ; 0.338      ; 0.709      ;
; 0.272 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[2]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~porta_address_reg0    ; CMOS1_PCLK                               ; CMOS1_PCLK  ; 0.000        ; 0.444      ; 0.820      ;
; 0.279 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[1]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a8~porta_address_reg0    ; CMOS1_PCLK                               ; CMOS1_PCLK  ; 0.000        ; 0.442      ; 0.825      ;
; 0.280 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                       ; CMOS1_PCLK                               ; CMOS1_PCLK  ; 0.000        ; 0.042      ; 0.406      ;
; 0.291 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[8]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a8~porta_address_reg0    ; CMOS1_PCLK                               ; CMOS1_PCLK  ; 0.000        ; 0.430      ; 0.825      ;
; 0.296 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[2]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a8~porta_address_reg0    ; CMOS1_PCLK                               ; CMOS1_PCLK  ; 0.000        ; 0.430      ; 0.830      ;
; 0.303 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[10]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a8~porta_address_reg0    ; CMOS1_PCLK                               ; CMOS1_PCLK  ; 0.000        ; 0.442      ; 0.849      ;
; 0.306 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                       ; CMOS1_PCLK                               ; CMOS1_PCLK  ; 0.000        ; 0.024      ; 0.414      ;
; 0.310 ; CMOS_Capture:u1_CMOS_Capture|CMOS_oDATA[10]                                                                                                                                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a8~porta_datain_reg0     ; CMOS1_PCLK                               ; CMOS1_PCLK  ; 0.000        ; 0.046      ; 0.460      ;
; 0.310 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[9]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a12~porta_address_reg0   ; CMOS1_PCLK                               ; CMOS1_PCLK  ; 0.000        ; 0.326      ; 0.740      ;
; 0.312 ; CMOS_Capture:u1_CMOS_Capture|Frame_Cont[1]                                                                                                                                       ; CMOS_Capture:u1_CMOS_Capture|Frame_Cont[3]                                                                                                                                       ; CMOS1_PCLK                               ; CMOS1_PCLK  ; 0.000        ; 0.023      ; 0.419      ;
; 0.312 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[7]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a4~porta_address_reg0    ; CMOS1_PCLK                               ; CMOS1_PCLK  ; 0.000        ; 0.344      ; 0.760      ;
; 0.313 ; CMOS_Capture:u1_CMOS_Capture|Frame_Cont[1]                                                                                                                                       ; CMOS_Capture:u1_CMOS_Capture|Frame_Cont[2]                                                                                                                                       ; CMOS1_PCLK                               ; CMOS1_PCLK  ; 0.000        ; 0.023      ; 0.420      ;
; 0.323 ; CMOS_Capture:u1_CMOS_Capture|Frame_Cont[3]                                                                                                                                       ; CMOS_Capture:u1_CMOS_Capture|Frame_valid                                                                                                                                         ; CMOS1_PCLK                               ; CMOS1_PCLK  ; 0.000        ; 0.023      ; 0.430      ;
; 0.323 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[2]  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[2]  ; CMOS1_PCLK                               ; CMOS1_PCLK  ; 0.000        ; 0.047      ; 0.454      ;
; 0.325 ; CMOS_Capture:u1_CMOS_Capture|Frame_Cont[2]                                                                                                                                       ; CMOS_Capture:u1_CMOS_Capture|Frame_valid                                                                                                                                         ; CMOS1_PCLK                               ; CMOS1_PCLK  ; 0.000        ; 0.023      ; 0.432      ;
; 0.325 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[7]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~porta_address_reg0    ; CMOS1_PCLK                               ; CMOS1_PCLK  ; 0.000        ; 0.456      ; 0.885      ;
; 0.326 ; CMOS_Capture:u1_CMOS_Capture|Frame_Cont[3]                                                                                                                                       ; CMOS_Capture:u1_CMOS_Capture|Frame_Cont[0]                                                                                                                                       ; CMOS1_PCLK                               ; CMOS1_PCLK  ; 0.000        ; 0.023      ; 0.433      ;
; 0.327 ; CMOS_Capture:u1_CMOS_Capture|Frame_Cont[0]                                                                                                                                       ; CMOS_Capture:u1_CMOS_Capture|Frame_Cont[1]                                                                                                                                       ; CMOS1_PCLK                               ; CMOS1_PCLK  ; 0.000        ; 0.023      ; 0.434      ;
; 0.328 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                       ; CMOS1_PCLK                               ; CMOS1_PCLK  ; 0.000        ; 0.024      ; 0.436      ;
; 0.328 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[3]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a4~porta_address_reg0    ; CMOS1_PCLK                               ; CMOS1_PCLK  ; 0.000        ; 0.344      ; 0.776      ;
; 0.328 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity9                          ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                       ; CMOS1_PCLK                               ; CMOS1_PCLK  ; 0.000        ; 0.042      ; 0.454      ;
; 0.329 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                      ; CMOS1_PCLK                               ; CMOS1_PCLK  ; 0.000        ; 0.024      ; 0.437      ;
; 0.329 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                      ; CMOS1_PCLK                               ; CMOS1_PCLK  ; 0.000        ; 0.024      ; 0.437      ;
; 0.329 ; CMOS_Capture:u1_CMOS_Capture|CMOS_oDATA[11]                                                                                                                                      ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a8~porta_datain_reg0     ; CMOS1_PCLK                               ; CMOS1_PCLK  ; 0.000        ; 0.046      ; 0.479      ;
; 0.330 ; CMOS_Capture:u1_CMOS_Capture|Frame_Cont[2]                                                                                                                                       ; CMOS_Capture:u1_CMOS_Capture|Frame_Cont[0]                                                                                                                                       ; CMOS1_PCLK                               ; CMOS1_PCLK  ; 0.000        ; 0.023      ; 0.437      ;
; 0.330 ; CMOS_Capture:u1_CMOS_Capture|CMOS_oDATA[9]                                                                                                                                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a8~porta_datain_reg0     ; CMOS1_PCLK                               ; CMOS1_PCLK  ; 0.000        ; 0.046      ; 0.480      ;
; 0.331 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                      ; CMOS1_PCLK                               ; CMOS1_PCLK  ; 0.000        ; 0.024      ; 0.439      ;
; 0.333 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                       ; CMOS1_PCLK                               ; CMOS1_PCLK  ; 0.000        ; 0.024      ; 0.441      ;
; 0.333 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[3]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~porta_address_reg0    ; CMOS1_PCLK                               ; CMOS1_PCLK  ; 0.000        ; 0.456      ; 0.893      ;
; 0.337 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                      ; CMOS1_PCLK                               ; CMOS1_PCLK  ; 0.000        ; 0.024      ; 0.445      ;
; 0.340 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a4~porta_address_reg0    ; CMOS1_PCLK                               ; CMOS1_PCLK  ; 0.000        ; 0.332      ; 0.776      ;
; 0.349 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a12~porta_address_reg0   ; CMOS1_PCLK                               ; CMOS1_PCLK  ; 0.000        ; 0.326      ; 0.779      ;
; 0.360 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~porta_address_reg0    ; CMOS1_PCLK                               ; CMOS1_PCLK  ; 0.000        ; 0.444      ; 0.908      ;
; 0.363 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[10] ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[10] ; CMOS1_PCLK                               ; CMOS1_PCLK  ; 0.000        ; 0.022      ; 0.469      ;
; 0.364 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                       ; CMOS1_PCLK                               ; CMOS1_PCLK  ; 0.000        ; 0.024      ; 0.472      ;
; 0.382 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[2]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a12~porta_address_reg0   ; CMOS1_PCLK                               ; CMOS1_PCLK  ; 0.000        ; 0.326      ; 0.812      ;
; 0.383 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[5]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~porta_address_reg0    ; CMOS1_PCLK                               ; CMOS1_PCLK  ; 0.000        ; 0.456      ; 0.943      ;
; 0.388 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[1]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a12~porta_address_reg0   ; CMOS1_PCLK                               ; CMOS1_PCLK  ; 0.000        ; 0.338      ; 0.830      ;
; 0.389 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[8]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a12~porta_address_reg0   ; CMOS1_PCLK                               ; CMOS1_PCLK  ; 0.000        ; 0.326      ; 0.819      ;
; 0.391 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a4~porta_address_reg0    ; CMOS1_PCLK                               ; CMOS1_PCLK  ; 0.000        ; 0.332      ; 0.827      ;
; 0.404 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3                       ; CMOS1_PCLK                               ; CMOS1_PCLK  ; 0.000        ; 0.024      ; 0.512      ;
; 0.404 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[5]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a4~porta_address_reg0    ; CMOS1_PCLK                               ; CMOS1_PCLK  ; 0.000        ; 0.344      ; 0.852      ;
; 0.407 ; CMOS_Capture:u1_CMOS_Capture|CMOS_oDATA[5]                                                                                                                                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a4~porta_datain_reg0     ; CMOS1_PCLK                               ; CMOS1_PCLK  ; 0.000        ; -0.048     ; 0.463      ;
; 0.408 ; CMOS_Capture:u1_CMOS_Capture|CMOS_oDATA[4]                                                                                                                                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a4~porta_datain_reg0     ; CMOS1_PCLK                               ; CMOS1_PCLK  ; 0.000        ; -0.048     ; 0.464      ;
; 0.408 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[8]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~porta_address_reg0    ; CMOS1_PCLK                               ; CMOS1_PCLK  ; 0.000        ; 0.444      ; 0.956      ;
; 0.409 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[5]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a8~porta_address_reg0    ; CMOS1_PCLK                               ; CMOS1_PCLK  ; 0.000        ; 0.442      ; 0.955      ;
; 0.409 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[1]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~porta_address_reg0    ; CMOS1_PCLK                               ; CMOS1_PCLK  ; 0.000        ; 0.456      ; 0.969      ;
; 0.412 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[0]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[0]                                           ; CMOS1_PCLK                               ; CMOS1_PCLK  ; 0.000        ; 0.027      ; 0.523      ;
; 0.416 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[0]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a4~porta_address_reg0    ; CMOS1_PCLK                               ; CMOS1_PCLK  ; 0.000        ; 0.344      ; 0.864      ;
; 0.420 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[10]                                                  ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a4~porta_address_reg0    ; CMOS1_PCLK                               ; CMOS1_PCLK  ; 0.000        ; 0.344      ; 0.868      ;
; 0.421 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[0]                 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity9                          ; CMOS1_PCLK                               ; CMOS1_PCLK  ; 0.000        ; 0.204      ; 0.709      ;
; 0.423 ; CMOS_Capture:u1_CMOS_Capture|CMOS_oDATA[6]                                                                                                                                       ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a4~porta_datain_reg0     ; CMOS1_PCLK                               ; CMOS1_PCLK  ; 0.000        ; -0.048     ; 0.479      ;
; 0.427 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[9]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[9]                                           ; CMOS1_PCLK                               ; CMOS1_PCLK  ; 0.000        ; 0.038      ; 0.549      ;
; 0.428 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[3]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[3]                                           ; CMOS1_PCLK                               ; CMOS1_PCLK  ; 0.000        ; 0.027      ; 0.539      ;
; 0.434 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                   ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[4]                                           ; CMOS1_PCLK                               ; CMOS1_PCLK  ; 0.000        ; 0.034      ; 0.552      ;
; 0.438 ; cmos2_reg_config:cmos_config_1|reg_conf_done_reg                                                                                                                                 ; CMOS_Capture:u1_CMOS_Capture|Frame_Cont[1]                                                                                                                                       ; cmos2_reg_config:cmos_config_1|clock_20k ; CMOS1_PCLK  ; 0.000        ; 0.166      ; 0.718      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                                       ;
+-------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                             ; To Node                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.186 ; Reset_Delay:u_Reset_Delay|oRST_0                                      ; Reset_Delay:u_Reset_Delay|oRST_0                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[43] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[43] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[41] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[41] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[42] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[42] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[39] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[39] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[38] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[38] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[27] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[27] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[25] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[25] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[26] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[26] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[23] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[23] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; seg_dynamic:u_seg_dynamic|SEL_NUM[1]                                  ; seg_dynamic:u_seg_dynamic|SEL_NUM[1]                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; seg_dynamic:u_seg_dynamic|SEL_NUM[2]                                  ; seg_dynamic:u_seg_dynamic|SEL_NUM[2]                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[37] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[37] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[35] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[35] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[33] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[33] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[34] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[34] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[31] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[31] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[29] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[29] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[30] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[30] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[22] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[22] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[21] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[21] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[1]  ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.193 ; Reset_Delay:u_Reset_Delay|Cont[0]                                     ; Reset_Delay:u_Reset_Delay|Cont[0]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[40] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[40] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[24] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[24] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; seg_dynamic:u_seg_dynamic|SEL_NUM[0]                                  ; seg_dynamic:u_seg_dynamic|SEL_NUM[0]                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[36] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[36] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[32] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[32] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[28] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[28] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[20] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[20] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.314      ;
; 0.197 ; seg_dynamic:u_seg_dynamic|dot_disp                                    ; seg_dynamic:u_seg_dynamic|seg_d0[7]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.318      ;
; 0.198 ; key:u_key|timer[19]                                                   ; key:u_key|timer[19]                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.318      ;
; 0.204 ; Reset_Delay:u_Reset_Delay|Cont[21]                                    ; Reset_Delay:u_Reset_Delay|Cont[21]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.325      ;
; 0.205 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[36] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[37] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.325      ;
; 0.206 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[40] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[41] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.327      ;
; 0.209 ; seg_dynamic:u_seg_dynamic|SEL_NUM[2]                                  ; seg_dynamic:u_seg_dynamic|SEL_NUM_d1[2]                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.329      ;
; 0.212 ; seg_dynamic:u_seg_dynamic|SEL_NUM[0]                                  ; seg_dynamic:u_seg_dynamic|SEL_NUM_d1[0]                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.332      ;
; 0.212 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[28] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[29] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.332      ;
; 0.212 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[20] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[21] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.332      ;
; 0.214 ; seg_dynamic:u_seg_dynamic|SEL_NUM[2]                                  ; seg_dynamic:u_seg_dynamic|SEL_NUM[1]                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.334      ;
; 0.221 ; seg_dynamic:u_seg_dynamic|DIG_NUM[3]                                  ; seg_dynamic:u_seg_dynamic|seg_d0[4]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.342      ;
; 0.221 ; seg_dynamic:u_seg_dynamic|DIG_NUM[3]                                  ; seg_dynamic:u_seg_dynamic|seg_d0[3]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.342      ;
; 0.221 ; seg_dynamic:u_seg_dynamic|DIG_NUM[3]                                  ; seg_dynamic:u_seg_dynamic|seg_d0[1]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.342      ;
; 0.222 ; seg_dynamic:u_seg_dynamic|DIG_NUM[3]                                  ; seg_dynamic:u_seg_dynamic|seg_d0[0]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.343      ;
; 0.223 ; seg_dynamic:u_seg_dynamic|DIG_NUM[3]                                  ; seg_dynamic:u_seg_dynamic|seg_d0[6]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.344      ;
; 0.223 ; seg_dynamic:u_seg_dynamic|DIG_NUM[3]                                  ; seg_dynamic:u_seg_dynamic|seg_d0[5]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.344      ;
; 0.225 ; seg_dynamic:u_seg_dynamic|DIG_NUM[3]                                  ; seg_dynamic:u_seg_dynamic|seg_d0[2]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.346      ;
; 0.252 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[18] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[19] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.372      ;
; 0.253 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[10] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.373      ;
; 0.253 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[9]  ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.373      ;
; 0.254 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[5]  ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.374      ;
; 0.255 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[4]  ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.375      ;
; 0.256 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[7]  ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.376      ;
; 0.272 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[39] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[40] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.393      ;
; 0.273 ; seg_dynamic:u_seg_dynamic|SEL_NUM_d1[2]                               ; seg_dynamic:u_seg_dynamic|sel_d0[0]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.393      ;
; 0.274 ; seg_dynamic:u_seg_dynamic|SEL_NUM_d1[2]                               ; seg_dynamic:u_seg_dynamic|sel_d0[2]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.394      ;
; 0.274 ; seg_dynamic:u_seg_dynamic|SEL_NUM_d1[2]                               ; seg_dynamic:u_seg_dynamic|sel_d0[1]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.394      ;
; 0.276 ; seg_dynamic:u_seg_dynamic|SEL_NUM_d1[2]                               ; seg_dynamic:u_seg_dynamic|sel_d0[4]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.396      ;
; 0.276 ; seg_dynamic:u_seg_dynamic|SEL_NUM_d1[2]                               ; seg_dynamic:u_seg_dynamic|sel_d0[3]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.396      ;
; 0.277 ; seg_dynamic:u_seg_dynamic|SEL_NUM_d1[2]                               ; seg_dynamic:u_seg_dynamic|sel_d0[5]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.397      ;
; 0.280 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[30] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|hun[2]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.400      ;
; 0.282 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[28] ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|hun[0]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.402      ;
; 0.285 ; seg_dynamic:u_seg_dynamic|SEL_NUM[1]                                  ; seg_dynamic:u_seg_dynamic|SEL_NUM_d1[1]                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.405      ;
; 0.296 ; Reset_Delay:u_Reset_Delay|Cont[10]                                    ; Reset_Delay:u_Reset_Delay|Cont[10]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.416      ;
; 0.296 ; Reset_Delay:u_Reset_Delay|Cont[16]                                    ; Reset_Delay:u_Reset_Delay|Cont[16]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.417      ;
; 0.296 ; Reset_Delay:u_Reset_Delay|Cont[12]                                    ; Reset_Delay:u_Reset_Delay|Cont[12]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.417      ;
; 0.297 ; Reset_Delay:u_Reset_Delay|Cont[8]                                     ; Reset_Delay:u_Reset_Delay|Cont[8]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.417      ;
; 0.297 ; Reset_Delay:u_Reset_Delay|Cont[14]                                    ; Reset_Delay:u_Reset_Delay|Cont[14]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.418      ;
; 0.297 ; key:u_key|timer[10]                                                   ; key:u_key|timer[10]                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.417      ;
; 0.298 ; Reset_Delay:u_Reset_Delay|Cont[9]                                     ; Reset_Delay:u_Reset_Delay|Cont[9]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; Reset_Delay:u_Reset_Delay|Cont[6]                                     ; Reset_Delay:u_Reset_Delay|Cont[6]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; Reset_Delay:u_Reset_Delay|Cont[18]                                    ; Reset_Delay:u_Reset_Delay|Cont[18]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; Reset_Delay:u_Reset_Delay|Cont[13]                                    ; Reset_Delay:u_Reset_Delay|Cont[13]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; key:u_key|timer[12]                                                   ; key:u_key|timer[12]                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; key:u_key|timer[13]                                                   ; key:u_key|timer[13]                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.418      ;
; 0.299 ; Reset_Delay:u_Reset_Delay|Cont[5]                                     ; Reset_Delay:u_Reset_Delay|Cont[5]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; Reset_Delay:u_Reset_Delay|Cont[19]                                    ; Reset_Delay:u_Reset_Delay|Cont[19]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.420      ;
; 0.299 ; Reset_Delay:u_Reset_Delay|Cont[17]                                    ; Reset_Delay:u_Reset_Delay|Cont[17]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.420      ;
; 0.299 ; Reset_Delay:u_Reset_Delay|Cont[15]                                    ; Reset_Delay:u_Reset_Delay|Cont[15]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.420      ;
; 0.299 ; key:u_key|timer[18]                                                   ; key:u_key|timer[18]                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; key:u_key|timer[2]                                                    ; key:u_key|timer[2]                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.418      ;
; 0.299 ; key:u_key|timer[6]                                                    ; key:u_key|timer[6]                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.418      ;
; 0.299 ; key:u_key|timer[7]                                                    ; key:u_key|timer[7]                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.418      ;
; 0.299 ; key:u_key|timer[8]                                                    ; key:u_key|timer[8]                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.418      ;
; 0.299 ; key:u_key|timer[11]                                                   ; key:u_key|timer[11]                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.419      ;
; 0.300 ; Reset_Delay:u_Reset_Delay|Cont[7]                                     ; Reset_Delay:u_Reset_Delay|Cont[7]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; key:u_key|timer[4]                                                    ; key:u_key|timer[4]                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.419      ;
; 0.300 ; key:u_key|timer[5]                                                    ; key:u_key|timer[5]                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.419      ;
; 0.300 ; key:u_key|timer[14]                                                   ; key:u_key|timer[14]                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; key:u_key|timer[15]                                                   ; key:u_key|timer[15]                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; key:u_key|timer[17]                                                   ; key:u_key|timer[17]                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.420      ;
; 0.301 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[1]  ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.421      ;
; 0.301 ; key:u_key|timer[1]                                                    ; key:u_key|timer[1]                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.420      ;
; 0.304 ; seg_dynamic:u_seg_dynamic|cnt_1ms[13]                                 ; seg_dynamic:u_seg_dynamic|cnt_1ms[13]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; seg_dynamic:u_seg_dynamic|cnt_1ms[3]                                  ; seg_dynamic:u_seg_dynamic|cnt_1ms[3]                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|cnt_shift[3]   ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|cnt_shift[3]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.424      ;
; 0.305 ; Reset_Delay:u_Reset_Delay|Cont[11]                                    ; Reset_Delay:u_Reset_Delay|Cont[11]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; Reset_Delay:u_Reset_Delay|Cont[2]                                     ; Reset_Delay:u_Reset_Delay|Cont[2]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; seg_dynamic:u_seg_dynamic|cnt_1ms[11]                                 ; seg_dynamic:u_seg_dynamic|cnt_1ms[11]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; seg_dynamic:u_seg_dynamic|cnt_1ms[5]                                  ; seg_dynamic:u_seg_dynamic|cnt_1ms[5]                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.425      ;
+-------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'cmos2_reg_config:cmos_config_2|clock_20k'                                                                                                                                                                                  ;
+-------+--------------------------------------------------------+--------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                              ; To Node                                                ; Launch Clock                             ; Latch Clock                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------+--------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; 0.186 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|sclk         ; cmos2_reg_config:cmos_config_2|i2c_com:u1|sclk         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|reg_sdat     ; cmos2_reg_config:cmos_config_2|i2c_com:u1|reg_sdat     ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cmos2_reg_config:cmos_config_2|start                   ; cmos2_reg_config:cmos_config_2|start                   ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cmos2_reg_config:cmos_config_2|config_step.01          ; cmos2_reg_config:cmos_config_2|config_step.01          ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|tr_end       ; cmos2_reg_config:cmos_config_2|i2c_com:u1|tr_end       ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.037      ; 0.307      ;
; 0.193 ; cmos2_reg_config:cmos_config_2|reg_index[0]            ; cmos2_reg_config:cmos_config_2|reg_index[0]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.037      ; 0.314      ;
; 0.206 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[5] ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[5] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.037      ; 0.327      ;
; 0.224 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[1] ; cmos2_reg_config:cmos_config_2|i2c_com:u1|sclk         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.037      ; 0.345      ;
; 0.298 ; cmos2_reg_config:cmos_config_2|config_step.01          ; cmos2_reg_config:cmos_config_2|config_step.10          ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.037      ; 0.419      ;
; 0.309 ; cmos2_reg_config:cmos_config_2|config_step.01          ; cmos2_reg_config:cmos_config_2|start                   ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.037      ; 0.430      ;
; 0.322 ; cmos2_reg_config:cmos_config_2|reg_index[3]            ; cmos2_reg_config:cmos_config_2|reg_index[3]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.037      ; 0.443      ;
; 0.323 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[1] ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[1] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.037      ; 0.444      ;
; 0.323 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[3] ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[3] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.037      ; 0.444      ;
; 0.324 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[4] ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[4] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.037      ; 0.445      ;
; 0.325 ; cmos2_reg_config:cmos_config_2|reg_index[6]            ; cmos2_reg_config:cmos_config_2|reg_index[6]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.037      ; 0.446      ;
; 0.327 ; cmos2_reg_config:cmos_config_2|reg_index[7]            ; cmos2_reg_config:cmos_config_2|reg_index[7]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.037      ; 0.448      ;
; 0.327 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[2] ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[2] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.037      ; 0.448      ;
; 0.330 ; cmos2_reg_config:cmos_config_2|reg_index[4]            ; cmos2_reg_config:cmos_config_2|reg_index[4]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.037      ; 0.451      ;
; 0.330 ; cmos2_reg_config:cmos_config_2|config_step.10          ; cmos2_reg_config:cmos_config_2|config_step.00          ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.037      ; 0.451      ;
; 0.332 ; cmos2_reg_config:cmos_config_2|reg_index[2]            ; cmos2_reg_config:cmos_config_2|reg_index[2]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.037      ; 0.453      ;
; 0.333 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[0] ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[0] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.037      ; 0.454      ;
; 0.374 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[1] ; cmos2_reg_config:cmos_config_2|i2c_com:u1|tr_end       ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.037      ; 0.495      ;
; 0.378 ; cmos2_reg_config:cmos_config_2|reg_index[8]            ; cmos2_reg_config:cmos_config_2|reg_index[8]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.037      ; 0.499      ;
; 0.380 ; cmos2_reg_config:cmos_config_2|config_step.00          ; cmos2_reg_config:cmos_config_2|config_step.01          ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.037      ; 0.501      ;
; 0.389 ; cmos2_reg_config:cmos_config_2|config_step.10          ; cmos2_reg_config:cmos_config_2|start                   ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.037      ; 0.510      ;
; 0.401 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[4] ; cmos2_reg_config:cmos_config_2|i2c_com:u1|reg_sdat     ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.038      ; 0.523      ;
; 0.404 ; cmos2_reg_config:cmos_config_2|reg_index[5]            ; cmos2_reg_config:cmos_config_2|reg_index[5]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.037      ; 0.525      ;
; 0.412 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|tr_end       ; cmos2_reg_config:cmos_config_2|config_step.10          ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.038      ; 0.534      ;
; 0.414 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|tr_end       ; cmos2_reg_config:cmos_config_2|start                   ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.038      ; 0.536      ;
; 0.415 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|tr_end       ; cmos2_reg_config:cmos_config_2|config_step.01          ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.038      ; 0.537      ;
; 0.419 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[5] ; cmos2_reg_config:cmos_config_2|i2c_com:u1|tr_end       ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.037      ; 0.540      ;
; 0.470 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[0] ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[1] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.037      ; 0.591      ;
; 0.471 ; cmos2_reg_config:cmos_config_2|reg_index[1]            ; cmos2_reg_config:cmos_config_2|reg_index[2]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.037      ; 0.592      ;
; 0.472 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[4] ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[5] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.037      ; 0.593      ;
; 0.474 ; cmos2_reg_config:cmos_config_2|reg_index[1]            ; cmos2_reg_config:cmos_config_2|reg_index[3]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.037      ; 0.595      ;
; 0.474 ; cmos2_reg_config:cmos_config_2|reg_index[6]            ; cmos2_reg_config:cmos_config_2|reg_index[7]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.037      ; 0.595      ;
; 0.475 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[2] ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[3] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.037      ; 0.596      ;
; 0.479 ; cmos2_reg_config:cmos_config_2|reg_index[4]            ; cmos2_reg_config:cmos_config_2|reg_index[5]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.037      ; 0.600      ;
; 0.480 ; cmos2_reg_config:cmos_config_2|reg_index[3]            ; cmos2_reg_config:cmos_config_2|reg_index[4]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.037      ; 0.601      ;
; 0.481 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[3] ; cmos2_reg_config:cmos_config_2|i2c_com:u1|tr_end       ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.037      ; 0.602      ;
; 0.481 ; cmos2_reg_config:cmos_config_2|reg_index[2]            ; cmos2_reg_config:cmos_config_2|reg_index[3]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.037      ; 0.602      ;
; 0.482 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[3] ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[4] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.037      ; 0.603      ;
; 0.482 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[1] ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[2] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.037      ; 0.603      ;
; 0.483 ; cmos2_reg_config:cmos_config_2|reg_index[3]            ; cmos2_reg_config:cmos_config_2|reg_index[5]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.037      ; 0.604      ;
; 0.485 ; cmos2_reg_config:cmos_config_2|reg_index[7]            ; cmos2_reg_config:cmos_config_2|reg_index[8]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.037      ; 0.606      ;
; 0.485 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[3] ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[5] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.037      ; 0.606      ;
; 0.485 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[1] ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[3] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.037      ; 0.606      ;
; 0.500 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[0] ; cmos2_reg_config:cmos_config_2|i2c_com:u1|sclk         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.037      ; 0.621      ;
; 0.533 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[0] ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[2] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.037      ; 0.654      ;
; 0.535 ; cmos2_reg_config:cmos_config_2|reg_index[0]            ; cmos2_reg_config:cmos_config_2|i2c_data[15]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.035      ; 0.654      ;
; 0.536 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[0] ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[3] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.037      ; 0.657      ;
; 0.537 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[5] ; cmos2_reg_config:cmos_config_2|i2c_com:u1|reg_sdat     ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.038      ; 0.659      ;
; 0.537 ; cmos2_reg_config:cmos_config_2|reg_index[1]            ; cmos2_reg_config:cmos_config_2|reg_index[4]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.037      ; 0.658      ;
; 0.537 ; cmos2_reg_config:cmos_config_2|reg_index[6]            ; cmos2_reg_config:cmos_config_2|reg_index[8]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.037      ; 0.658      ;
; 0.538 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[2] ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[4] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.037      ; 0.659      ;
; 0.540 ; cmos2_reg_config:cmos_config_2|reg_index[1]            ; cmos2_reg_config:cmos_config_2|reg_index[5]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.037      ; 0.661      ;
; 0.541 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[2] ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[5] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.037      ; 0.662      ;
; 0.542 ; cmos2_reg_config:cmos_config_2|reg_index[4]            ; cmos2_reg_config:cmos_config_2|reg_index[6]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.037      ; 0.663      ;
; 0.544 ; cmos2_reg_config:cmos_config_2|reg_index[2]            ; cmos2_reg_config:cmos_config_2|reg_index[4]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.037      ; 0.665      ;
; 0.545 ; cmos2_reg_config:cmos_config_2|reg_index[4]            ; cmos2_reg_config:cmos_config_2|reg_index[7]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.037      ; 0.666      ;
; 0.546 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[2] ; cmos2_reg_config:cmos_config_2|i2c_com:u1|tr_end       ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.037      ; 0.667      ;
; 0.546 ; cmos2_reg_config:cmos_config_2|reg_index[3]            ; cmos2_reg_config:cmos_config_2|reg_index[6]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.037      ; 0.667      ;
; 0.547 ; cmos2_reg_config:cmos_config_2|reg_index[2]            ; cmos2_reg_config:cmos_config_2|reg_index[5]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.037      ; 0.668      ;
; 0.548 ; cmos2_reg_config:cmos_config_2|reg_conf_done_reg       ; cmos2_reg_config:cmos_config_2|reg_conf_done_reg       ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.037      ; 0.669      ;
; 0.548 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[1] ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[4] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.037      ; 0.669      ;
; 0.549 ; cmos2_reg_config:cmos_config_2|reg_index[3]            ; cmos2_reg_config:cmos_config_2|reg_index[7]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.037      ; 0.670      ;
; 0.551 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[1] ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[5] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.037      ; 0.672      ;
; 0.562 ; cmos2_reg_config:cmos_config_2|reg_index[5]            ; cmos2_reg_config:cmos_config_2|reg_index[6]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.037      ; 0.683      ;
; 0.565 ; cmos2_reg_config:cmos_config_2|reg_index[6]            ; cmos2_reg_config:cmos_config_2|i2c_data[17]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.038      ; 0.687      ;
; 0.565 ; cmos2_reg_config:cmos_config_2|reg_index[5]            ; cmos2_reg_config:cmos_config_2|reg_index[7]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.037      ; 0.686      ;
; 0.566 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[2] ; cmos2_reg_config:cmos_config_2|i2c_com:u1|sclk         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.037      ; 0.687      ;
; 0.574 ; cmos2_reg_config:cmos_config_2|reg_index[0]            ; cmos2_reg_config:cmos_config_2|reg_index[2]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.036      ; 0.694      ;
; 0.577 ; cmos2_reg_config:cmos_config_2|reg_index[0]            ; cmos2_reg_config:cmos_config_2|reg_index[3]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.036      ; 0.697      ;
; 0.588 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[4] ; cmos2_reg_config:cmos_config_2|i2c_com:u1|tr_end       ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.037      ; 0.709      ;
; 0.593 ; cmos2_reg_config:cmos_config_2|reg_index[7]            ; cmos2_reg_config:cmos_config_2|i2c_data[16]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.038      ; 0.715      ;
; 0.597 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[0] ; cmos2_reg_config:cmos_config_2|i2c_com:u1|tr_end       ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.037      ; 0.718      ;
; 0.599 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[0] ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[4] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.037      ; 0.720      ;
; 0.602 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[0] ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[5] ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.037      ; 0.723      ;
; 0.603 ; cmos2_reg_config:cmos_config_2|reg_index[1]            ; cmos2_reg_config:cmos_config_2|reg_index[6]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.037      ; 0.724      ;
; 0.606 ; cmos2_reg_config:cmos_config_2|reg_index[1]            ; cmos2_reg_config:cmos_config_2|reg_index[7]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.037      ; 0.727      ;
; 0.608 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[4] ; cmos2_reg_config:cmos_config_2|i2c_com:u1|sclk         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.037      ; 0.729      ;
; 0.608 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[3] ; cmos2_reg_config:cmos_config_2|i2c_com:u1|sclk         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.037      ; 0.729      ;
; 0.608 ; cmos2_reg_config:cmos_config_2|reg_index[4]            ; cmos2_reg_config:cmos_config_2|reg_index[8]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.037      ; 0.729      ;
; 0.610 ; cmos2_reg_config:cmos_config_2|reg_index[2]            ; cmos2_reg_config:cmos_config_2|reg_index[6]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.037      ; 0.731      ;
; 0.612 ; cmos2_reg_config:cmos_config_2|reg_index[3]            ; cmos2_reg_config:cmos_config_2|reg_index[8]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.037      ; 0.733      ;
; 0.613 ; cmos2_reg_config:cmos_config_2|reg_index[2]            ; cmos2_reg_config:cmos_config_2|reg_index[7]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.037      ; 0.734      ;
; 0.614 ; cmos2_reg_config:cmos_config_2|reg_index[7]            ; cmos2_reg_config:cmos_config_2|i2c_data[13]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.031      ; 0.729      ;
; 0.628 ; cmos2_reg_config:cmos_config_2|reg_index[5]            ; cmos2_reg_config:cmos_config_2|reg_index[8]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.037      ; 0.749      ;
; 0.632 ; cmos2_reg_config:cmos_config_2|reg_index[1]            ; cmos2_reg_config:cmos_config_2|reg_index[1]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.037      ; 0.753      ;
; 0.638 ; cmos2_reg_config:cmos_config_2|reg_index[5]            ; cmos2_reg_config:cmos_config_2|i2c_data[20]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.037      ; 0.759      ;
; 0.640 ; cmos2_reg_config:cmos_config_2|reg_index[0]            ; cmos2_reg_config:cmos_config_2|reg_index[4]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.036      ; 0.760      ;
; 0.643 ; cmos2_reg_config:cmos_config_2|reg_index[0]            ; cmos2_reg_config:cmos_config_2|reg_index[5]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.036      ; 0.763      ;
; 0.658 ; cmos2_reg_config:cmos_config_2|reg_index[7]            ; cmos2_reg_config:cmos_config_2|i2c_data[1]             ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.039      ; 0.781      ;
; 0.660 ; cmos2_reg_config:cmos_config_2|reg_index[6]            ; cmos2_reg_config:cmos_config_2|i2c_data[13]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.031      ; 0.775      ;
; 0.665 ; cmos2_reg_config:cmos_config_2|reg_index[6]            ; cmos2_reg_config:cmos_config_2|i2c_data[3]             ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.034      ; 0.783      ;
; 0.669 ; cmos2_reg_config:cmos_config_2|reg_index[1]            ; cmos2_reg_config:cmos_config_2|reg_index[8]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.037      ; 0.790      ;
; 0.674 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[2] ; cmos2_reg_config:cmos_config_2|i2c_com:u1|reg_sdat     ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.038      ; 0.796      ;
; 0.674 ; cmos2_reg_config:cmos_config_2|reg_index[6]            ; cmos2_reg_config:cmos_config_2|i2c_data[16]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.038      ; 0.796      ;
; 0.676 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[5] ; cmos2_reg_config:cmos_config_2|i2c_com:u1|sclk         ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.037      ; 0.797      ;
; 0.676 ; cmos2_reg_config:cmos_config_2|reg_index[2]            ; cmos2_reg_config:cmos_config_2|reg_index[8]            ; cmos2_reg_config:cmos_config_2|clock_20k ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.037      ; 0.797      ;
+-------+--------------------------------------------------------+--------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'cmos2_reg_config:cmos_config_1|clock_20k'                                                                                                                                                                                  ;
+-------+--------------------------------------------------------+--------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                              ; To Node                                                ; Launch Clock                             ; Latch Clock                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------+--------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; 0.187 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|sclk         ; cmos2_reg_config:cmos_config_1|i2c_com:u1|sclk         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|reg_sdat     ; cmos2_reg_config:cmos_config_1|i2c_com:u1|reg_sdat     ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cmos2_reg_config:cmos_config_1|config_step.01          ; cmos2_reg_config:cmos_config_1|config_step.01          ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cmos2_reg_config:cmos_config_1|start                   ; cmos2_reg_config:cmos_config_1|start                   ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|tr_end       ; cmos2_reg_config:cmos_config_1|i2c_com:u1|tr_end       ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.036      ; 0.307      ;
; 0.193 ; cmos2_reg_config:cmos_config_1|reg_index[0]            ; cmos2_reg_config:cmos_config_1|reg_index[0]            ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.037      ; 0.314      ;
; 0.205 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|tr_end       ; cmos2_reg_config:cmos_config_1|start                   ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.036      ; 0.325      ;
; 0.207 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|tr_end       ; cmos2_reg_config:cmos_config_1|config_step.01          ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.036      ; 0.327      ;
; 0.216 ; cmos2_reg_config:cmos_config_1|reg_index[8]            ; cmos2_reg_config:cmos_config_1|reg_index[8]            ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.037      ; 0.337      ;
; 0.223 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[5] ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[5] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.037      ; 0.344      ;
; 0.257 ; cmos2_reg_config:cmos_config_1|config_step.01          ; cmos2_reg_config:cmos_config_1|config_step.10          ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.036      ; 0.377      ;
; 0.268 ; cmos2_reg_config:cmos_config_1|config_step.10          ; cmos2_reg_config:cmos_config_1|config_step.00          ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.036      ; 0.388      ;
; 0.306 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|tr_end       ; cmos2_reg_config:cmos_config_1|config_step.10          ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.036      ; 0.426      ;
; 0.309 ; cmos2_reg_config:cmos_config_1|config_step.00          ; cmos2_reg_config:cmos_config_1|config_step.01          ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.036      ; 0.429      ;
; 0.313 ; cmos2_reg_config:cmos_config_1|config_step.01          ; cmos2_reg_config:cmos_config_1|start                   ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.036      ; 0.433      ;
; 0.315 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[4] ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[4] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.037      ; 0.436      ;
; 0.319 ; cmos2_reg_config:cmos_config_1|reg_index[1]            ; cmos2_reg_config:cmos_config_1|reg_index[1]            ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.037      ; 0.440      ;
; 0.319 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[3] ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[3] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.037      ; 0.440      ;
; 0.320 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[2] ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[2] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.037      ; 0.441      ;
; 0.322 ; cmos2_reg_config:cmos_config_1|reg_index[3]            ; cmos2_reg_config:cmos_config_1|reg_index[3]            ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.037      ; 0.443      ;
; 0.331 ; cmos2_reg_config:cmos_config_1|reg_index[2]            ; cmos2_reg_config:cmos_config_1|reg_index[2]            ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.037      ; 0.452      ;
; 0.331 ; cmos2_reg_config:cmos_config_1|reg_index[6]            ; cmos2_reg_config:cmos_config_1|reg_index[6]            ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.037      ; 0.452      ;
; 0.336 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[1] ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[1] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.037      ; 0.457      ;
; 0.337 ; cmos2_reg_config:cmos_config_1|reg_index[5]            ; cmos2_reg_config:cmos_config_1|reg_index[5]            ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.037      ; 0.458      ;
; 0.337 ; cmos2_reg_config:cmos_config_1|reg_index[7]            ; cmos2_reg_config:cmos_config_1|reg_index[7]            ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.037      ; 0.458      ;
; 0.338 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[0] ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[0] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.037      ; 0.459      ;
; 0.352 ; cmos2_reg_config:cmos_config_1|reg_index[7]            ; cmos2_reg_config:cmos_config_1|i2c_data[1]             ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.037      ; 0.473      ;
; 0.386 ; cmos2_reg_config:cmos_config_1|config_step.10          ; cmos2_reg_config:cmos_config_1|start                   ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.036      ; 0.506      ;
; 0.390 ; cmos2_reg_config:cmos_config_1|reg_index[4]            ; cmos2_reg_config:cmos_config_1|reg_index[4]            ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.037      ; 0.511      ;
; 0.449 ; cmos2_reg_config:cmos_config_1|reg_index[0]            ; cmos2_reg_config:cmos_config_1|reg_index[1]            ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.038      ; 0.571      ;
; 0.463 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[4] ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[5] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.037      ; 0.584      ;
; 0.468 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[2] ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[3] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.037      ; 0.589      ;
; 0.471 ; cmos2_reg_config:cmos_config_1|reg_index[1]            ; cmos2_reg_config:cmos_config_1|reg_index[2]            ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.037      ; 0.592      ;
; 0.474 ; cmos2_reg_config:cmos_config_1|reg_index[1]            ; cmos2_reg_config:cmos_config_1|reg_index[3]            ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.037      ; 0.595      ;
; 0.477 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[0] ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[1] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.037      ; 0.598      ;
; 0.478 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[3] ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[4] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.037      ; 0.599      ;
; 0.480 ; cmos2_reg_config:cmos_config_1|reg_index[6]            ; cmos2_reg_config:cmos_config_1|reg_index[7]            ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.037      ; 0.601      ;
; 0.480 ; cmos2_reg_config:cmos_config_1|reg_index[3]            ; cmos2_reg_config:cmos_config_1|reg_index[4]            ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.037      ; 0.601      ;
; 0.480 ; cmos2_reg_config:cmos_config_1|reg_index[2]            ; cmos2_reg_config:cmos_config_1|reg_index[3]            ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.037      ; 0.601      ;
; 0.481 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[3] ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[5] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.037      ; 0.602      ;
; 0.483 ; cmos2_reg_config:cmos_config_1|reg_index[3]            ; cmos2_reg_config:cmos_config_1|reg_index[5]            ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.037      ; 0.604      ;
; 0.495 ; cmos2_reg_config:cmos_config_1|reg_index[7]            ; cmos2_reg_config:cmos_config_1|reg_index[8]            ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.037      ; 0.616      ;
; 0.495 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[1] ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[2] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.037      ; 0.616      ;
; 0.495 ; cmos2_reg_config:cmos_config_1|reg_index[5]            ; cmos2_reg_config:cmos_config_1|reg_index[6]            ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.037      ; 0.616      ;
; 0.498 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[1] ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[3] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.037      ; 0.619      ;
; 0.498 ; cmos2_reg_config:cmos_config_1|reg_index[5]            ; cmos2_reg_config:cmos_config_1|reg_index[7]            ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.037      ; 0.619      ;
; 0.500 ; cmos2_reg_config:cmos_config_1|reg_index[7]            ; cmos2_reg_config:cmos_config_1|i2c_data[16]            ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.036      ; 0.620      ;
; 0.509 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[5] ; cmos2_reg_config:cmos_config_1|i2c_com:u1|tr_end       ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.035      ; 0.628      ;
; 0.524 ; cmos2_reg_config:cmos_config_1|reg_index[6]            ; cmos2_reg_config:cmos_config_1|i2c_data[19]            ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.038      ; 0.646      ;
; 0.525 ; cmos2_reg_config:cmos_config_1|reg_index[7]            ; cmos2_reg_config:cmos_config_1|i2c_data[19]            ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.038      ; 0.647      ;
; 0.531 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[1] ; cmos2_reg_config:cmos_config_1|i2c_com:u1|sclk         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.035      ; 0.650      ;
; 0.531 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[2] ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[4] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.037      ; 0.652      ;
; 0.532 ; cmos2_reg_config:cmos_config_1|reg_index[6]            ; cmos2_reg_config:cmos_config_1|i2c_data[6]             ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.038      ; 0.654      ;
; 0.534 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[2] ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[5] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.037      ; 0.655      ;
; 0.537 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[2] ; cmos2_reg_config:cmos_config_1|i2c_com:u1|sclk         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.035      ; 0.656      ;
; 0.537 ; cmos2_reg_config:cmos_config_1|reg_index[1]            ; cmos2_reg_config:cmos_config_1|reg_index[4]            ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.037      ; 0.658      ;
; 0.539 ; cmos2_reg_config:cmos_config_1|reg_index[4]            ; cmos2_reg_config:cmos_config_1|reg_index[5]            ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.037      ; 0.660      ;
; 0.540 ; cmos2_reg_config:cmos_config_1|reg_index[1]            ; cmos2_reg_config:cmos_config_1|reg_index[5]            ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.037      ; 0.661      ;
; 0.540 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[0] ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[2] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.037      ; 0.661      ;
; 0.543 ; cmos2_reg_config:cmos_config_1|reg_index[6]            ; cmos2_reg_config:cmos_config_1|reg_index[8]            ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.037      ; 0.664      ;
; 0.543 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[0] ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[3] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.037      ; 0.664      ;
; 0.543 ; cmos2_reg_config:cmos_config_1|reg_index[2]            ; cmos2_reg_config:cmos_config_1|reg_index[4]            ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.037      ; 0.664      ;
; 0.546 ; cmos2_reg_config:cmos_config_1|reg_index[3]            ; cmos2_reg_config:cmos_config_1|reg_index[6]            ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.037      ; 0.667      ;
; 0.546 ; cmos2_reg_config:cmos_config_1|reg_index[2]            ; cmos2_reg_config:cmos_config_1|reg_index[5]            ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.037      ; 0.667      ;
; 0.549 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[3] ; cmos2_reg_config:cmos_config_1|i2c_com:u1|tr_end       ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.035      ; 0.668      ;
; 0.549 ; cmos2_reg_config:cmos_config_1|reg_index[3]            ; cmos2_reg_config:cmos_config_1|reg_index[7]            ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.037      ; 0.670      ;
; 0.550 ; cmos2_reg_config:cmos_config_1|reg_index[6]            ; cmos2_reg_config:cmos_config_1|i2c_data[7]             ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.038      ; 0.672      ;
; 0.554 ; cmos2_reg_config:cmos_config_1|reg_index[0]            ; cmos2_reg_config:cmos_config_1|i2c_data[15]            ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.038      ; 0.676      ;
; 0.561 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[1] ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[4] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.037      ; 0.682      ;
; 0.561 ; cmos2_reg_config:cmos_config_1|reg_index[5]            ; cmos2_reg_config:cmos_config_1|reg_index[8]            ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.037      ; 0.682      ;
; 0.563 ; cmos2_reg_config:cmos_config_1|reg_conf_done_reg       ; cmos2_reg_config:cmos_config_1|reg_conf_done_reg       ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.036      ; 0.683      ;
; 0.564 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[1] ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[5] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.037      ; 0.685      ;
; 0.566 ; cmos2_reg_config:cmos_config_1|start                   ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[3] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.038      ; 0.688      ;
; 0.566 ; cmos2_reg_config:cmos_config_1|start                   ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[5] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.038      ; 0.688      ;
; 0.566 ; cmos2_reg_config:cmos_config_1|start                   ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[0] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.038      ; 0.688      ;
; 0.566 ; cmos2_reg_config:cmos_config_1|start                   ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[1] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.038      ; 0.688      ;
; 0.566 ; cmos2_reg_config:cmos_config_1|start                   ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[2] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.038      ; 0.688      ;
; 0.566 ; cmos2_reg_config:cmos_config_1|start                   ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[4] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.038      ; 0.688      ;
; 0.575 ; cmos2_reg_config:cmos_config_1|reg_index[8]            ; cmos2_reg_config:cmos_config_1|i2c_data[1]             ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.037      ; 0.696      ;
; 0.582 ; cmos2_reg_config:cmos_config_1|reg_index[4]            ; cmos2_reg_config:cmos_config_1|i2c_data[12]            ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.038      ; 0.704      ;
; 0.583 ; cmos2_reg_config:cmos_config_1|reg_index[8]            ; cmos2_reg_config:cmos_config_1|i2c_data[10]            ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.038      ; 0.705      ;
; 0.583 ; cmos2_reg_config:cmos_config_1|reg_index[8]            ; cmos2_reg_config:cmos_config_1|i2c_data[19]            ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.038      ; 0.705      ;
; 0.583 ; cmos2_reg_config:cmos_config_1|reg_index[8]            ; cmos2_reg_config:cmos_config_1|i2c_data[7]             ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.038      ; 0.705      ;
; 0.583 ; cmos2_reg_config:cmos_config_1|reg_index[8]            ; cmos2_reg_config:cmos_config_1|i2c_data[6]             ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.038      ; 0.705      ;
; 0.594 ; cmos2_reg_config:cmos_config_1|reg_index[0]            ; cmos2_reg_config:cmos_config_1|i2c_data[1]             ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.038      ; 0.716      ;
; 0.602 ; cmos2_reg_config:cmos_config_1|reg_index[0]            ; cmos2_reg_config:cmos_config_1|reg_index[2]            ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.038      ; 0.724      ;
; 0.602 ; cmos2_reg_config:cmos_config_1|reg_index[4]            ; cmos2_reg_config:cmos_config_1|reg_index[6]            ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.037      ; 0.723      ;
; 0.603 ; cmos2_reg_config:cmos_config_1|reg_index[1]            ; cmos2_reg_config:cmos_config_1|reg_index[6]            ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.037      ; 0.724      ;
; 0.605 ; cmos2_reg_config:cmos_config_1|reg_index[0]            ; cmos2_reg_config:cmos_config_1|reg_index[3]            ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.038      ; 0.727      ;
; 0.605 ; cmos2_reg_config:cmos_config_1|reg_index[4]            ; cmos2_reg_config:cmos_config_1|reg_index[7]            ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.037      ; 0.726      ;
; 0.606 ; cmos2_reg_config:cmos_config_1|reg_index[1]            ; cmos2_reg_config:cmos_config_1|reg_index[7]            ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.037      ; 0.727      ;
; 0.606 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[0] ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[4] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.037      ; 0.727      ;
; 0.609 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[0] ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[5] ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.037      ; 0.730      ;
; 0.609 ; cmos2_reg_config:cmos_config_1|reg_index[2]            ; cmos2_reg_config:cmos_config_1|reg_index[6]            ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.037      ; 0.730      ;
; 0.611 ; cmos2_reg_config:cmos_config_1|reg_index[8]            ; cmos2_reg_config:cmos_config_1|i2c_data[16]            ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.036      ; 0.731      ;
; 0.611 ; cmos2_reg_config:cmos_config_1|reg_index[8]            ; cmos2_reg_config:cmos_config_1|i2c_data[17]            ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.036      ; 0.731      ;
; 0.612 ; cmos2_reg_config:cmos_config_1|reg_index[8]            ; cmos2_reg_config:cmos_config_1|i2c_data[3]             ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.036      ; 0.732      ;
; 0.612 ; cmos2_reg_config:cmos_config_1|reg_index[3]            ; cmos2_reg_config:cmos_config_1|reg_index[8]            ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.037      ; 0.733      ;
; 0.612 ; cmos2_reg_config:cmos_config_1|reg_index[2]            ; cmos2_reg_config:cmos_config_1|reg_index[7]            ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.037      ; 0.733      ;
; 0.626 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[4] ; cmos2_reg_config:cmos_config_1|i2c_com:u1|sclk         ; cmos2_reg_config:cmos_config_1|clock_20k ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.035      ; 0.745      ;
+-------+--------------------------------------------------------+--------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'u_clok_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                         ;
+--------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                                                                                                                                                                         ; Launch Clock                                                                 ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; -2.191 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[7]                              ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -0.665     ; 1.561      ;
; -2.191 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[8]                              ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -0.665     ; 1.561      ;
; -2.191 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[9]                              ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -0.665     ; 1.561      ;
; -2.191 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[10]                             ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -0.665     ; 1.561      ;
; -2.185 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[11]                             ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -0.661     ; 1.559      ;
; -2.185 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[12]                             ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -0.661     ; 1.559      ;
; -2.185 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[13]                             ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -0.661     ; 1.559      ;
; -2.185 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[14]                             ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -0.661     ; 1.559      ;
; -2.185 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[0]                              ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -0.659     ; 1.561      ;
; -2.185 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[1]                              ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -0.659     ; 1.561      ;
; -2.185 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[3]                              ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -0.659     ; 1.561      ;
; -2.185 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[15]                             ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -0.659     ; 1.561      ;
; -2.185 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[2]                              ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -0.660     ; 1.560      ;
; -2.185 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[4]                              ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -0.660     ; 1.560      ;
; -2.185 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[5]                              ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -0.660     ; 1.560      ;
; -2.185 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[6]                              ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -0.660     ; 1.560      ;
; -2.155 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a7~portb_address_reg0    ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -0.665     ; 1.579      ;
; -2.149 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a11~portb_address_reg0   ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -0.661     ; 1.577      ;
; -2.149 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a0~portb_address_reg0    ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -0.659     ; 1.579      ;
; -2.149 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a2~portb_address_reg0    ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -0.660     ; 1.578      ;
; -2.105 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a0                       ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -0.808     ; 1.364      ;
; -2.105 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a4                       ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -0.808     ; 1.364      ;
; -2.105 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a5                       ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -0.808     ; 1.364      ;
; -2.105 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a6                       ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -0.807     ; 1.365      ;
; -2.105 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[1]                  ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -0.808     ; 1.364      ;
; -2.105 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[0]                  ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -0.808     ; 1.364      ;
; -2.105 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|parity6                          ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -0.808     ; 1.364      ;
; -2.105 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a1                       ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -0.808     ; 1.364      ;
; -2.105 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[3]                                                   ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -0.808     ; 1.364      ;
; -2.105 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[5]                                                   ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -0.808     ; 1.364      ;
; -2.105 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[3]  ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -0.807     ; 1.365      ;
; -2.105 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[3]  ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -0.807     ; 1.365      ;
; -2.105 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[2]  ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -0.807     ; 1.365      ;
; -2.105 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[2]  ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -0.807     ; 1.365      ;
; -2.105 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[4]  ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -0.807     ; 1.365      ;
; -2.105 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[7]  ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -0.807     ; 1.365      ;
; -2.105 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[7]  ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -0.807     ; 1.365      ;
; -2.105 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[6]  ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -0.807     ; 1.365      ;
; -2.105 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[6]  ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -0.807     ; 1.365      ;
; -2.105 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[0]                                                   ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -0.808     ; 1.364      ;
; -2.104 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a2                       ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -0.806     ; 1.365      ;
; -2.104 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a3                       ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -0.806     ; 1.365      ;
; -2.104 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a7                       ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -0.802     ; 1.369      ;
; -2.104 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8                       ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -0.802     ; 1.369      ;
; -2.104 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9                       ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -0.802     ; 1.369      ;
; -2.104 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11                      ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -0.802     ; 1.369      ;
; -2.104 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10                      ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -0.802     ; 1.369      ;
; -2.104 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[2]                  ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -0.802     ; 1.369      ;
; -2.104 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[1]                                                   ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -0.806     ; 1.365      ;
; -2.104 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[2]                                                   ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -0.806     ; 1.365      ;
; -2.104 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[4]                                                   ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -0.806     ; 1.365      ;
; -2.104 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[10]                                                  ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -0.802     ; 1.369      ;
; -2.104 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[11]                                                  ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -0.802     ; 1.369      ;
; -2.104 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[9]                                                   ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -0.806     ; 1.365      ;
; -2.104 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[8]                                                   ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -0.802     ; 1.369      ;
; -2.104 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[6]                                                   ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -0.802     ; 1.369      ;
; -2.104 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[0]  ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -0.806     ; 1.365      ;
; -2.104 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[1]  ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -0.806     ; 1.365      ;
; -2.104 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[5]  ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -0.802     ; 1.369      ;
; -2.104 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[5]  ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -0.806     ; 1.365      ;
; -2.104 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[4]  ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -0.806     ; 1.365      ;
; -2.104 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[10] ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -0.806     ; 1.365      ;
; -2.104 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[10] ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -0.806     ; 1.365      ;
; -2.104 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[8]  ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -0.802     ; 1.369      ;
; -2.104 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[8]  ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -0.806     ; 1.365      ;
; -1.925 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[7]                                                   ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -0.628     ; 1.364      ;
; -1.919 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[0]  ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -0.620     ; 1.366      ;
; -1.919 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[1]  ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -0.620     ; 1.366      ;
; -1.914 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[11] ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -0.611     ; 1.370      ;
; -1.914 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[11] ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -0.611     ; 1.370      ;
; -1.914 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[9]  ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -0.611     ; 1.370      ;
; -1.914 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[9]  ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -0.611     ; 1.370      ;
; -1.745 ; Reset_Delay:u_Reset_Delay|oRST_3                    ; color_bar:u_color_bar|rgb_g_reg[5]                                                                                                                                              ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -0.800     ; 1.012      ;
; -1.743 ; Reset_Delay:u_Reset_Delay|oRST_3                    ; color_bar:u_color_bar|v_cnt[11]                                                                                                                                                 ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -0.802     ; 1.008      ;
; -1.743 ; Reset_Delay:u_Reset_Delay|oRST_3                    ; color_bar:u_color_bar|v_cnt[10]                                                                                                                                                 ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -0.802     ; 1.008      ;
; -1.743 ; Reset_Delay:u_Reset_Delay|oRST_3                    ; color_bar:u_color_bar|v_cnt[9]                                                                                                                                                  ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -0.802     ; 1.008      ;
; -1.743 ; Reset_Delay:u_Reset_Delay|oRST_3                    ; color_bar:u_color_bar|v_cnt[8]                                                                                                                                                  ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -0.802     ; 1.008      ;
; -1.743 ; Reset_Delay:u_Reset_Delay|oRST_3                    ; color_bar:u_color_bar|v_cnt[7]                                                                                                                                                  ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -0.802     ; 1.008      ;
; -1.743 ; Reset_Delay:u_Reset_Delay|oRST_3                    ; color_bar:u_color_bar|v_cnt[6]                                                                                                                                                  ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -0.802     ; 1.008      ;
; -1.743 ; Reset_Delay:u_Reset_Delay|oRST_3                    ; color_bar:u_color_bar|v_cnt[4]                                                                                                                                                  ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -0.802     ; 1.008      ;
; -1.743 ; Reset_Delay:u_Reset_Delay|oRST_3                    ; color_bar:u_color_bar|v_cnt[3]                                                                                                                                                  ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -0.802     ; 1.008      ;
; -1.743 ; Reset_Delay:u_Reset_Delay|oRST_3                    ; color_bar:u_color_bar|v_cnt[2]                                                                                                                                                  ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -0.802     ; 1.008      ;
; -1.723 ; Reset_Delay:u_Reset_Delay|oRST_3                    ; color_bar:u_color_bar|vs_reg                                                                                                                                                    ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -0.801     ; 0.989      ;
; -1.683 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[0]                              ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.060        ; 0.450      ; 2.018      ;
; -1.683 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[1]                              ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.060        ; 0.450      ; 2.018      ;
; -1.683 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[3]                              ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.060        ; 0.450      ; 2.018      ;
; -1.683 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[15]                             ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.060        ; 0.450      ; 2.018      ;
; -1.671 ; Reset_Delay:u_Reset_Delay|oRST_3                    ; color_bar:u_color_bar|hs_reg_d0                                                                                                                                                 ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -0.809     ; 0.929      ;
; -1.671 ; Reset_Delay:u_Reset_Delay|oRST_3                    ; color_bar:u_color_bar|hs_reg                                                                                                                                                    ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -0.809     ; 0.929      ;
; -1.671 ; Reset_Delay:u_Reset_Delay|oRST_3                    ; color_bar:u_color_bar|h_active                                                                                                                                                  ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -0.809     ; 0.929      ;
; -1.671 ; Reset_Delay:u_Reset_Delay|oRST_3                    ; color_bar:u_color_bar|h_cnt[0]                                                                                                                                                  ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -0.809     ; 0.929      ;
; -1.671 ; Reset_Delay:u_Reset_Delay|oRST_3                    ; color_bar:u_color_bar|h_cnt[1]                                                                                                                                                  ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -0.809     ; 0.929      ;
; -1.668 ; Reset_Delay:u_Reset_Delay|oRST_3                    ; color_bar:u_color_bar|rgb_r_reg[4]                                                                                                                                              ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -0.807     ; 0.928      ;
; -1.668 ; Reset_Delay:u_Reset_Delay|oRST_3                    ; color_bar:u_color_bar|rgb_b_reg[4]                                                                                                                                              ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -0.807     ; 0.928      ;
; -1.668 ; Reset_Delay:u_Reset_Delay|oRST_3                    ; color_bar:u_color_bar|rgb_b_reg[3]                                                                                                                                              ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -0.807     ; 0.928      ;
; -1.668 ; Reset_Delay:u_Reset_Delay|oRST_3                    ; color_bar:u_color_bar|rgb_r_reg[3]                                                                                                                                              ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -0.807     ; 0.928      ;
; -1.668 ; Reset_Delay:u_Reset_Delay|oRST_3                    ; color_bar:u_color_bar|rgb_r_reg[2]                                                                                                                                              ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -0.807     ; 0.928      ;
; -1.668 ; Reset_Delay:u_Reset_Delay|oRST_3                    ; color_bar:u_color_bar|rgb_g_reg[0]                                                                                                                                              ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -0.807     ; 0.928      ;
; -1.668 ; Reset_Delay:u_Reset_Delay|oRST_3                    ; color_bar:u_color_bar|rgb_r_reg[0]                                                                                                                                              ; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.120        ; -0.807     ; 0.928      ;
; -1.658 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[2]                              ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.060        ; 0.450      ; 1.993      ;
+--------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'u_clok_pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                       ;
+--------+----------------------------------+--------------------------------------------------+--------------+--------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                        ; To Node                                          ; Launch Clock ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------+--------------------------------------------------+--------------+--------------------------------------------------------+--------------+------------+------------+
; -1.508 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|clock_20k         ; CLOCK_50     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.424        ; -0.808     ; 1.071      ;
; -1.487 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[15] ; CLOCK_50     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.424        ; -0.808     ; 1.050      ;
; -1.487 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[14] ; CLOCK_50     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.424        ; -0.808     ; 1.050      ;
; -1.487 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[13] ; CLOCK_50     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.424        ; -0.808     ; 1.050      ;
; -1.487 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[12] ; CLOCK_50     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.424        ; -0.808     ; 1.050      ;
; -1.487 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[11] ; CLOCK_50     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.424        ; -0.808     ; 1.050      ;
; -1.487 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[10] ; CLOCK_50     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.424        ; -0.808     ; 1.050      ;
; -1.487 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[9]  ; CLOCK_50     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.424        ; -0.808     ; 1.050      ;
; -1.295 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[8]  ; CLOCK_50     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.424        ; -0.616     ; 1.050      ;
; -1.295 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[7]  ; CLOCK_50     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.424        ; -0.616     ; 1.050      ;
; -1.295 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[6]  ; CLOCK_50     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.424        ; -0.616     ; 1.050      ;
; -1.295 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[5]  ; CLOCK_50     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.424        ; -0.616     ; 1.050      ;
; -1.295 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[4]  ; CLOCK_50     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.424        ; -0.616     ; 1.050      ;
; -1.295 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[3]  ; CLOCK_50     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.424        ; -0.616     ; 1.050      ;
; -1.295 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[2]  ; CLOCK_50     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.424        ; -0.616     ; 1.050      ;
; -1.295 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[1]  ; CLOCK_50     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.424        ; -0.616     ; 1.050      ;
; -1.295 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[0]  ; CLOCK_50     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.424        ; -0.616     ; 1.050      ;
; -1.266 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|clock_20k         ; CLOCK_50     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.424        ; -0.809     ; 0.828      ;
+--------+----------------------------------+--------------------------------------------------+--------------+--------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'CMOS1_PCLK'                                                                                                                                                                                                                                                                                                                                           ;
+--------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                                                                                                                                                                          ; Launch Clock                                                                 ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -0.885 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[1]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 0.940      ; 2.722      ;
; -0.885 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[0]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 0.940      ; 2.722      ;
; -0.885 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[2]                 ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 0.940      ; 2.722      ;
; -0.885 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[0]                 ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 0.940      ; 2.722      ;
; -0.885 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[1]                 ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 0.940      ; 2.722      ;
; -0.885 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[5]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 0.940      ; 2.722      ;
; -0.885 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[10]                                                  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 0.940      ; 2.722      ;
; -0.885 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[7]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 0.940      ; 2.722      ;
; -0.885 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[3]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 0.940      ; 2.722      ;
; -0.880 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[2]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 0.945      ; 2.722      ;
; -0.880 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[0]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 0.945      ; 2.722      ;
; -0.880 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[0]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 0.945      ; 2.722      ;
; -0.880 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[4]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 0.945      ; 2.722      ;
; -0.880 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[9]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 0.945      ; 2.722      ;
; -0.880 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[1]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 0.945      ; 2.722      ;
; -0.729 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[1]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 0.940      ; 2.566      ;
; -0.729 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[0]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 0.940      ; 2.566      ;
; -0.729 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[2]                 ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 0.940      ; 2.566      ;
; -0.729 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[0]                 ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 0.940      ; 2.566      ;
; -0.729 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[1]                 ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 0.940      ; 2.566      ;
; -0.729 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[5]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 0.940      ; 2.566      ;
; -0.729 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[10]                                                  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 0.940      ; 2.566      ;
; -0.729 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[7]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 0.940      ; 2.566      ;
; -0.729 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[3]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 0.940      ; 2.566      ;
; -0.724 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[2]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 0.945      ; 2.566      ;
; -0.724 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[0]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 0.945      ; 2.566      ;
; -0.724 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[0]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 0.945      ; 2.566      ;
; -0.724 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[4]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 0.945      ; 2.566      ;
; -0.724 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[9]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 0.945      ; 2.566      ;
; -0.724 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[1]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 0.945      ; 2.566      ;
; -0.695 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[9]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 0.929      ; 2.521      ;
; -0.695 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[3]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 0.929      ; 2.521      ;
; -0.695 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[1]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 0.929      ; 2.521      ;
; -0.695 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[5]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 0.929      ; 2.521      ;
; -0.695 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[10] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 0.929      ; 2.521      ;
; -0.695 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[11] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 0.929      ; 2.521      ;
; -0.695 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[7]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 0.929      ; 2.521      ;
; -0.695 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[6]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 0.929      ; 2.521      ;
; -0.691 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[8]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 0.932      ; 2.520      ;
; -0.691 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[9]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 0.932      ; 2.520      ;
; -0.691 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[2]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 0.932      ; 2.520      ;
; -0.691 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[3]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 0.932      ; 2.520      ;
; -0.691 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[4]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 0.932      ; 2.520      ;
; -0.691 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[11] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 0.932      ; 2.520      ;
; -0.691 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[7]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 0.932      ; 2.520      ;
; -0.691 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[6]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 0.932      ; 2.520      ;
; -0.691 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[3]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 0.932      ; 2.520      ;
; -0.691 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[2]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 0.932      ; 2.520      ;
; -0.691 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[8]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 0.932      ; 2.520      ;
; -0.691 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[5]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 0.932      ; 2.520      ;
; -0.691 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[7]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 0.932      ; 2.520      ;
; -0.691 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[6]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 0.932      ; 2.520      ;
; -0.691 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[0]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 0.932      ; 2.520      ;
; -0.679 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[1]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 0.936      ; 2.512      ;
; -0.679 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[11]                                          ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 0.936      ; 2.512      ;
; -0.679 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[10]                                          ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 0.936      ; 2.512      ;
; -0.674 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[8]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 0.951      ; 2.522      ;
; -0.674 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[5]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 0.951      ; 2.522      ;
; -0.674 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[10] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 0.951      ; 2.522      ;
; -0.674 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[4]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 0.951      ; 2.522      ;
; -0.672 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[2]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 0.952      ; 2.521      ;
; -0.672 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[9]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 0.952      ; 2.521      ;
; -0.672 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[8]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 0.952      ; 2.521      ;
; -0.672 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 0.952      ; 2.521      ;
; -0.672 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                                  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 0.952      ; 2.521      ;
; -0.672 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[6]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 0.952      ; 2.521      ;
; -0.567 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u1_CMOS_Capture|CMOS_oCLK                                                                                                                                           ; CLOCK_50                                                                     ; CMOS1_PCLK  ; 1.000        ; -0.169     ; 1.375      ;
; -0.539 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[9]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 0.929      ; 2.365      ;
; -0.539 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[3]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 0.929      ; 2.365      ;
; -0.539 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[1]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 0.929      ; 2.365      ;
; -0.539 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[5]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 0.929      ; 2.365      ;
; -0.539 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[10] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 0.929      ; 2.365      ;
; -0.539 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[11] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 0.929      ; 2.365      ;
; -0.539 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[7]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 0.929      ; 2.365      ;
; -0.539 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[6]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 0.929      ; 2.365      ;
; -0.535 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[8]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 0.932      ; 2.364      ;
; -0.535 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[9]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 0.932      ; 2.364      ;
; -0.535 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[2]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 0.932      ; 2.364      ;
; -0.535 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[3]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 0.932      ; 2.364      ;
; -0.535 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[4]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 0.932      ; 2.364      ;
; -0.535 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[11] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 0.932      ; 2.364      ;
; -0.535 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[7]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 0.932      ; 2.364      ;
; -0.535 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[6]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 0.932      ; 2.364      ;
; -0.535 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[3]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 0.932      ; 2.364      ;
; -0.535 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[2]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 0.932      ; 2.364      ;
; -0.535 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[8]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 0.932      ; 2.364      ;
; -0.535 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[5]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 0.932      ; 2.364      ;
; -0.535 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[7]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 0.932      ; 2.364      ;
; -0.535 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[6]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 0.932      ; 2.364      ;
; -0.535 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[0]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 0.932      ; 2.364      ;
; -0.530 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity9                          ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.102      ; 2.529      ;
; -0.530 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.102      ; 2.529      ;
; -0.524 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.091      ; 2.512      ;
; -0.524 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.091      ; 2.512      ;
; -0.524 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.091      ; 2.512      ;
; -0.524 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                      ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.091      ; 2.512      ;
; -0.524 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                      ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.091      ; 2.512      ;
; -0.524 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 1.091      ; 2.512      ;
; -0.523 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[1]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 0.936      ; 2.356      ;
; -0.523 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[11]                                          ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 1.000        ; 0.936      ; 2.356      ;
+--------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'CMOS2_PCLK'                                                                                                                                                                                                                                                                                                                                           ;
+--------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                                                                                                                                                                          ; Launch Clock                                                                 ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -0.840 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u2_CMOS_Capture|mCMOS_VSYNC                                                                                                                                         ; CLOCK_50                                                                     ; CMOS2_PCLK  ; 1.000        ; -0.205     ; 1.612      ;
; -0.746 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[0]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.032      ; 2.675      ;
; -0.746 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[3]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.032      ; 2.675      ;
; -0.746 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[2]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.032      ; 2.675      ;
; -0.746 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[1]                 ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.032      ; 2.675      ;
; -0.746 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[2]                 ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.032      ; 2.675      ;
; -0.746 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[0]                 ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.032      ; 2.675      ;
; -0.746 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity9                          ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.032      ; 2.675      ;
; -0.746 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.032      ; 2.675      ;
; -0.746 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[1]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.032      ; 2.675      ;
; -0.731 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[0]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.047      ; 2.675      ;
; -0.731 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[1]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.047      ; 2.675      ;
; -0.731 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[2]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.047      ; 2.675      ;
; -0.731 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[3]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.047      ; 2.675      ;
; -0.655 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[0]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 0.909      ; 2.461      ;
; -0.655 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[1]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 0.909      ; 2.461      ;
; -0.655 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[2]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 0.909      ; 2.461      ;
; -0.655 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                      ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 0.909      ; 2.461      ;
; -0.655 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 0.909      ; 2.461      ;
; -0.655 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[4]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 0.909      ; 2.461      ;
; -0.655 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[11] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 0.909      ; 2.461      ;
; -0.655 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[10] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 0.909      ; 2.461      ;
; -0.655 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[9]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 0.909      ; 2.461      ;
; -0.646 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[8]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 0.918      ; 2.461      ;
; -0.646 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[1]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 0.918      ; 2.461      ;
; -0.646 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[0]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 0.918      ; 2.461      ;
; -0.646 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[10]                                          ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 0.918      ; 2.461      ;
; -0.646 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[8]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 0.918      ; 2.461      ;
; -0.646 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[9]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 0.918      ; 2.461      ;
; -0.646 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[7]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 0.918      ; 2.461      ;
; -0.646 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[6]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 0.918      ; 2.461      ;
; -0.646 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[4]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 0.918      ; 2.461      ;
; -0.646 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[3]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 0.918      ; 2.461      ;
; -0.646 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[2]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 0.918      ; 2.461      ;
; -0.639 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 0.924      ; 2.460      ;
; -0.637 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[0]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.032      ; 2.566      ;
; -0.637 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[3]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.032      ; 2.566      ;
; -0.637 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[2]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.032      ; 2.566      ;
; -0.637 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[1]                 ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.032      ; 2.566      ;
; -0.637 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[2]                 ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.032      ; 2.566      ;
; -0.637 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[0]                 ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.032      ; 2.566      ;
; -0.637 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity9                          ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.032      ; 2.566      ;
; -0.637 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.032      ; 2.566      ;
; -0.637 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[1]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.032      ; 2.566      ;
; -0.625 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 0.938      ; 2.460      ;
; -0.625 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 0.938      ; 2.460      ;
; -0.625 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 0.938      ; 2.460      ;
; -0.625 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 0.938      ; 2.460      ;
; -0.625 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 0.938      ; 2.460      ;
; -0.625 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 0.938      ; 2.460      ;
; -0.625 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 0.938      ; 2.460      ;
; -0.625 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                      ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 0.938      ; 2.460      ;
; -0.625 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 0.938      ; 2.460      ;
; -0.625 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[4]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 0.938      ; 2.460      ;
; -0.625 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[8]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 0.938      ; 2.460      ;
; -0.622 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[0]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.047      ; 2.566      ;
; -0.622 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[1]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.047      ; 2.566      ;
; -0.622 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[2]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.047      ; 2.566      ;
; -0.622 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[3]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.047      ; 2.566      ;
; -0.618 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[3]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 0.946      ; 2.461      ;
; -0.618 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[7]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 0.946      ; 2.461      ;
; -0.618 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[6]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 0.946      ; 2.461      ;
; -0.616 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[5]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 0.948      ; 2.461      ;
; -0.616 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[11]                                          ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 0.948      ; 2.461      ;
; -0.616 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[5]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 0.948      ; 2.461      ;
; -0.555 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[0]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 0.909      ; 2.361      ;
; -0.555 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[1]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 0.909      ; 2.361      ;
; -0.555 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[2]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 0.909      ; 2.361      ;
; -0.555 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                      ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 0.909      ; 2.361      ;
; -0.555 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 0.909      ; 2.361      ;
; -0.555 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[4]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 0.909      ; 2.361      ;
; -0.555 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[11] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 0.909      ; 2.361      ;
; -0.555 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[10] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 0.909      ; 2.361      ;
; -0.555 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[9]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 0.909      ; 2.361      ;
; -0.546 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[8]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 0.918      ; 2.361      ;
; -0.546 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[1]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 0.918      ; 2.361      ;
; -0.546 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[0]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 0.918      ; 2.361      ;
; -0.546 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[10]                                          ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 0.918      ; 2.361      ;
; -0.546 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[8]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 0.918      ; 2.361      ;
; -0.546 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[9]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 0.918      ; 2.361      ;
; -0.546 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[7]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 0.918      ; 2.361      ;
; -0.546 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[6]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 0.918      ; 2.361      ;
; -0.546 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[4]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 0.918      ; 2.361      ;
; -0.546 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[3]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 0.918      ; 2.361      ;
; -0.546 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[2]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 0.918      ; 2.361      ;
; -0.540 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 0.924      ; 2.361      ;
; -0.526 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 0.938      ; 2.361      ;
; -0.526 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 0.938      ; 2.361      ;
; -0.526 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 0.938      ; 2.361      ;
; -0.526 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 0.938      ; 2.361      ;
; -0.526 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 0.938      ; 2.361      ;
; -0.526 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 0.938      ; 2.361      ;
; -0.526 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 0.938      ; 2.361      ;
; -0.526 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                      ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 0.938      ; 2.361      ;
; -0.526 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 0.938      ; 2.361      ;
; -0.526 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[4]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 0.938      ; 2.361      ;
; -0.526 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[8]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 0.938      ; 2.361      ;
; -0.522 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[7]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.041      ; 2.460      ;
; -0.522 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[6]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.041      ; 2.460      ;
; -0.522 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[5]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 1.000        ; 1.041      ; 2.460      ;
+--------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'cmos2_reg_config:cmos_config_2|clock_20k'                                                                                                                             ;
+--------+----------------------------------+--------------------------------------------------------+--------------+------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                        ; To Node                                                ; Launch Clock ; Latch Clock                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------+--------------------------------------------------------+--------------+------------------------------------------+--------------+------------+------------+
; -0.001 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|reg_sdat     ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; 0.158      ; 1.136      ;
; 0.017  ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|reg_index[0]            ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; 0.160      ; 1.120      ;
; 0.069  ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|sclk         ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; 0.157      ; 1.065      ;
; 0.069  ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|tr_end       ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; 0.157      ; 1.065      ;
; 0.069  ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[1] ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; 0.157      ; 1.065      ;
; 0.069  ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[5] ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; 0.157      ; 1.065      ;
; 0.069  ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[4] ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; 0.157      ; 1.065      ;
; 0.069  ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[3] ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; 0.157      ; 1.065      ;
; 0.069  ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[2] ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; 0.157      ; 1.065      ;
; 0.069  ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[0] ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; 0.157      ; 1.065      ;
; 0.106  ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|reg_conf_done_reg       ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; 0.158      ; 1.029      ;
; 0.110  ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|reg_index[4]            ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; 0.159      ; 1.026      ;
; 0.110  ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|reg_index[8]            ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; 0.159      ; 1.026      ;
; 0.110  ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|reg_index[7]            ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; 0.159      ; 1.026      ;
; 0.110  ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|reg_index[6]            ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; 0.159      ; 1.026      ;
; 0.110  ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|reg_index[5]            ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; 0.159      ; 1.026      ;
; 0.110  ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|reg_index[3]            ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; 0.159      ; 1.026      ;
; 0.110  ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|reg_index[2]            ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; 0.159      ; 1.026      ;
; 0.110  ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|reg_index[1]            ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; 0.159      ; 1.026      ;
; 0.126  ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|config_step.10          ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; 0.158      ; 1.009      ;
; 0.126  ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|start                   ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; 0.158      ; 1.009      ;
; 0.126  ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|config_step.01          ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; 0.158      ; 1.009      ;
; 0.126  ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|config_step.00          ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 1.000        ; 0.158      ; 1.009      ;
+--------+----------------------------------+--------------------------------------------------------+--------------+------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'cmos2_reg_config:cmos_config_1|clock_20k'                                                                                                                            ;
+-------+----------------------------------+--------------------------------------------------------+--------------+------------------------------------------+--------------+------------+------------+
; Slack ; From Node                        ; To Node                                                ; Launch Clock ; Latch Clock                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------+--------------------------------------------------------+--------------+------------------------------------------+--------------+------------+------------+
; 0.081 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|reg_sdat     ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; 0.132      ; 1.028      ;
; 0.140 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|reg_index[0]            ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; 0.128      ; 0.965      ;
; 0.143 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|reg_index[5]            ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; 0.129      ; 0.963      ;
; 0.143 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|reg_index[8]            ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; 0.129      ; 0.963      ;
; 0.143 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|reg_index[7]            ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; 0.129      ; 0.963      ;
; 0.143 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|reg_index[6]            ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; 0.129      ; 0.963      ;
; 0.143 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|reg_index[4]            ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; 0.129      ; 0.963      ;
; 0.143 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|reg_index[3]            ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; 0.129      ; 0.963      ;
; 0.143 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|reg_index[2]            ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; 0.129      ; 0.963      ;
; 0.143 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|reg_index[1]            ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; 0.129      ; 0.963      ;
; 0.280 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[3] ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; 0.131      ; 0.828      ;
; 0.280 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[5] ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; 0.131      ; 0.828      ;
; 0.280 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[4] ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; 0.131      ; 0.828      ;
; 0.280 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[2] ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; 0.131      ; 0.828      ;
; 0.280 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[1] ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; 0.131      ; 0.828      ;
; 0.280 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[0] ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; 0.131      ; 0.828      ;
; 0.311 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|sclk         ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; 0.130      ; 0.796      ;
; 0.311 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|reg_conf_done_reg       ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; 0.130      ; 0.796      ;
; 0.311 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|config_step.10          ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; 0.130      ; 0.796      ;
; 0.311 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|config_step.01          ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; 0.130      ; 0.796      ;
; 0.311 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|config_step.00          ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; 0.130      ; 0.796      ;
; 0.311 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|tr_end       ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; 0.130      ; 0.796      ;
; 0.311 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|start                   ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 1.000        ; 0.130      ; 0.796      ;
+-------+----------------------------------+--------------------------------------------------------+--------------+------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                        ;
+-------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                                                                                                                                                                         ; Launch Clock                                                                 ; Latch Clock                                                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+------------+------------+
; 7.242 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[2]                 ; CLOCK_50                                                                     ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.326     ; 1.369      ;
; 7.242 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[10] ; CLOCK_50                                                                     ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.326     ; 1.369      ;
; 7.242 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[10] ; CLOCK_50                                                                     ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.326     ; 1.369      ;
; 7.242 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                                  ; CLOCK_50                                                                     ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.326     ; 1.369      ;
; 7.242 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[10]                                                  ; CLOCK_50                                                                     ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.326     ; 1.369      ;
; 7.242 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[11] ; CLOCK_50                                                                     ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.326     ; 1.369      ;
; 7.242 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[11] ; CLOCK_50                                                                     ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.326     ; 1.369      ;
; 7.242 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[9]                                                   ; CLOCK_50                                                                     ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.326     ; 1.369      ;
; 7.242 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[8]                                                   ; CLOCK_50                                                                     ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.326     ; 1.369      ;
; 7.242 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[5]                                           ; CLOCK_50                                                                     ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.325     ; 1.370      ;
; 7.242 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[11]                                          ; CLOCK_50                                                                     ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.326     ; 1.369      ;
; 7.242 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[10]                                          ; CLOCK_50                                                                     ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.326     ; 1.369      ;
; 7.242 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[8]                                           ; CLOCK_50                                                                     ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.325     ; 1.370      ;
; 7.242 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[9]                                           ; CLOCK_50                                                                     ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.325     ; 1.370      ;
; 7.242 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:ws_bwp|dffe12a[2]                                ; CLOCK_50                                                                     ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.326     ; 1.369      ;
; 7.242 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:ws_brp|dffe12a[4]                                ; CLOCK_50                                                                     ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.326     ; 1.369      ;
; 7.242 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:ws_bwp|dffe12a[5]                                ; CLOCK_50                                                                     ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.326     ; 1.369      ;
; 7.242 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:ws_bwp|dffe12a[6]                                ; CLOCK_50                                                                     ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.326     ; 1.369      ;
; 7.242 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:ws_bwp|dffe12a[7]                                ; CLOCK_50                                                                     ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.326     ; 1.369      ;
; 7.242 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:ws_brp|dffe12a[7]                                ; CLOCK_50                                                                     ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.326     ; 1.369      ;
; 7.242 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:ws_bwp|dffe12a[8]                                ; CLOCK_50                                                                     ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.326     ; 1.369      ;
; 7.242 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:ws_brp|dffe12a[9]                                ; CLOCK_50                                                                     ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.326     ; 1.369      ;
; 7.242 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:ws_bwp|dffe12a[9]                                ; CLOCK_50                                                                     ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.326     ; 1.369      ;
; 7.242 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:ws_brp|dffe12a[10]                               ; CLOCK_50                                                                     ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.326     ; 1.369      ;
; 7.242 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:ws_bwp|dffe12a[10]                               ; CLOCK_50                                                                     ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.326     ; 1.369      ;
; 7.243 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[1]  ; CLOCK_50                                                                     ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.330     ; 1.364      ;
; 7.243 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[1]  ; CLOCK_50                                                                     ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.330     ; 1.364      ;
; 7.243 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                       ; CLOCK_50                                                                     ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.326     ; 1.368      ;
; 7.243 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3                       ; CLOCK_50                                                                     ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.330     ; 1.364      ;
; 7.243 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                       ; CLOCK_50                                                                     ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.331     ; 1.363      ;
; 7.243 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                       ; CLOCK_50                                                                     ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.331     ; 1.363      ;
; 7.243 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                       ; CLOCK_50                                                                     ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.331     ; 1.363      ;
; 7.243 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                       ; CLOCK_50                                                                     ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.331     ; 1.363      ;
; 7.243 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                       ; CLOCK_50                                                                     ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.331     ; 1.363      ;
; 7.243 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                       ; CLOCK_50                                                                     ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.330     ; 1.364      ;
; 7.243 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                      ; CLOCK_50                                                                     ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.330     ; 1.364      ;
; 7.243 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                      ; CLOCK_50                                                                     ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.330     ; 1.364      ;
; 7.243 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[1]                 ; CLOCK_50                                                                     ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.331     ; 1.363      ;
; 7.243 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[0]                 ; CLOCK_50                                                                     ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.326     ; 1.368      ;
; 7.243 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity9                          ; CLOCK_50                                                                     ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.326     ; 1.368      ;
; 7.243 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                       ; CLOCK_50                                                                     ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.326     ; 1.368      ;
; 7.243 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                       ; CLOCK_50                                                                     ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.326     ; 1.368      ;
; 7.243 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[1]                                                   ; CLOCK_50                                                                     ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.326     ; 1.368      ;
; 7.243 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[3]  ; CLOCK_50                                                                     ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.330     ; 1.364      ;
; 7.243 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[3]  ; CLOCK_50                                                                     ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.330     ; 1.364      ;
; 7.243 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[2]  ; CLOCK_50                                                                     ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.330     ; 1.364      ;
; 7.243 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[2]  ; CLOCK_50                                                                     ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.330     ; 1.364      ;
; 7.243 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[2]                                                   ; CLOCK_50                                                                     ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.326     ; 1.368      ;
; 7.243 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[3]                                                   ; CLOCK_50                                                                     ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.331     ; 1.363      ;
; 7.243 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[5]  ; CLOCK_50                                                                     ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.330     ; 1.364      ;
; 7.243 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[5]  ; CLOCK_50                                                                     ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.330     ; 1.364      ;
; 7.243 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[4]  ; CLOCK_50                                                                     ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.331     ; 1.363      ;
; 7.243 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[4]  ; CLOCK_50                                                                     ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.330     ; 1.364      ;
; 7.243 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[5]                                                   ; CLOCK_50                                                                     ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.331     ; 1.363      ;
; 7.243 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                   ; CLOCK_50                                                                     ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.331     ; 1.363      ;
; 7.243 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[9]  ; CLOCK_50                                                                     ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.331     ; 1.363      ;
; 7.243 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[9]  ; CLOCK_50                                                                     ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.331     ; 1.363      ;
; 7.243 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[8]  ; CLOCK_50                                                                     ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.330     ; 1.364      ;
; 7.243 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[8]  ; CLOCK_50                                                                     ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.330     ; 1.364      ;
; 7.243 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[7]  ; CLOCK_50                                                                     ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.330     ; 1.364      ;
; 7.243 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[7]  ; CLOCK_50                                                                     ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.330     ; 1.364      ;
; 7.243 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[6]  ; CLOCK_50                                                                     ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.329     ; 1.365      ;
; 7.243 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[6]  ; CLOCK_50                                                                     ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.330     ; 1.364      ;
; 7.243 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[7]                                                   ; CLOCK_50                                                                     ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.331     ; 1.363      ;
; 7.243 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[0]                                                   ; CLOCK_50                                                                     ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.326     ; 1.368      ;
; 7.243 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[0]                                           ; CLOCK_50                                                                     ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.329     ; 1.365      ;
; 7.243 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[1]                                           ; CLOCK_50                                                                     ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.329     ; 1.365      ;
; 7.243 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[3]                                           ; CLOCK_50                                                                     ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.329     ; 1.365      ;
; 7.243 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[2]                                           ; CLOCK_50                                                                     ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.329     ; 1.365      ;
; 7.243 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[4]                                           ; CLOCK_50                                                                     ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.329     ; 1.365      ;
; 7.243 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[7]                                           ; CLOCK_50                                                                     ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.329     ; 1.365      ;
; 7.243 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[6]                                           ; CLOCK_50                                                                     ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.329     ; 1.365      ;
; 7.243 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[0]  ; CLOCK_50                                                                     ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.330     ; 1.364      ;
; 7.243 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[0]  ; CLOCK_50                                                                     ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.330     ; 1.364      ;
; 7.243 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:ws_brp|dffe12a[0]                                ; CLOCK_50                                                                     ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.330     ; 1.364      ;
; 7.243 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:ws_bwp|dffe12a[0]                                ; CLOCK_50                                                                     ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.326     ; 1.368      ;
; 7.243 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:ws_brp|dffe12a[1]                                ; CLOCK_50                                                                     ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.330     ; 1.364      ;
; 7.243 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:ws_bwp|dffe12a[1]                                ; CLOCK_50                                                                     ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.326     ; 1.368      ;
; 7.243 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:ws_brp|dffe12a[2]                                ; CLOCK_50                                                                     ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.330     ; 1.364      ;
; 7.243 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:ws_brp|dffe12a[3]                                ; CLOCK_50                                                                     ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.330     ; 1.364      ;
; 7.243 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:ws_bwp|dffe12a[3]                                ; CLOCK_50                                                                     ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.326     ; 1.368      ;
; 7.243 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:ws_bwp|dffe12a[4]                                ; CLOCK_50                                                                     ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.326     ; 1.368      ;
; 7.243 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:ws_brp|dffe12a[5]                                ; CLOCK_50                                                                     ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.330     ; 1.364      ;
; 7.243 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:ws_brp|dffe12a[6]                                ; CLOCK_50                                                                     ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.330     ; 1.364      ;
; 7.243 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:ws_brp|dffe12a[8]                                ; CLOCK_50                                                                     ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.330     ; 1.364      ;
; 7.316 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[12]                            ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.121      ; 2.760      ;
; 7.316 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[13]                            ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.121      ; 2.760      ;
; 7.316 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[14]                            ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.121      ; 2.760      ;
; 7.316 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[15]                            ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.121      ; 2.760      ;
; 7.318 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[4]                             ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.114      ; 2.751      ;
; 7.318 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[5]                             ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.114      ; 2.751      ;
; 7.318 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[6]                             ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.114      ; 2.751      ;
; 7.318 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[7]                             ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.114      ; 2.751      ;
; 7.318 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[8]                             ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.118      ; 2.755      ;
; 7.318 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[9]                             ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.118      ; 2.755      ;
; 7.318 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[10]                            ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.118      ; 2.755      ;
; 7.318 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[11]                            ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.118      ; 2.755      ;
; 7.326 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[0]                             ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.115      ; 2.744      ;
; 7.326 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[1]                             ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.115      ; 2.744      ;
; 7.326 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[2]                             ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.115      ; 2.744      ;
+-------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'cmos2_reg_config:cmos_config_1|clock_20k'                                                                                                                             ;
+-------+----------------------------------+--------------------------------------------------------+--------------+------------------------------------------+--------------+------------+------------+
; Slack ; From Node                        ; To Node                                                ; Launch Clock ; Latch Clock                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------+--------------------------------------------------------+--------------+------------------------------------------+--------------+------------+------------+
; 0.339 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|sclk         ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.240      ; 0.693      ;
; 0.339 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|reg_conf_done_reg       ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.240      ; 0.693      ;
; 0.339 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|config_step.10          ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.240      ; 0.693      ;
; 0.339 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|config_step.01          ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.240      ; 0.693      ;
; 0.339 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|config_step.00          ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.240      ; 0.693      ;
; 0.339 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|tr_end       ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.240      ; 0.693      ;
; 0.339 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|start                   ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.240      ; 0.693      ;
; 0.354 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[3] ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.242      ; 0.710      ;
; 0.354 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[5] ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.242      ; 0.710      ;
; 0.354 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[4] ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.242      ; 0.710      ;
; 0.354 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[2] ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.242      ; 0.710      ;
; 0.354 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[1] ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.242      ; 0.710      ;
; 0.354 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[0] ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.242      ; 0.710      ;
; 0.472 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|reg_index[5]            ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.240      ; 0.826      ;
; 0.472 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|reg_index[8]            ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.240      ; 0.826      ;
; 0.472 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|reg_index[7]            ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.240      ; 0.826      ;
; 0.472 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|reg_index[6]            ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.240      ; 0.826      ;
; 0.472 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|reg_index[4]            ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.240      ; 0.826      ;
; 0.472 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|reg_index[3]            ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.240      ; 0.826      ;
; 0.472 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|reg_index[2]            ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.240      ; 0.826      ;
; 0.472 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|reg_index[1]            ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.240      ; 0.826      ;
; 0.474 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|reg_index[0]            ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.239      ; 0.827      ;
; 0.516 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|i2c_com:u1|reg_sdat     ; CLOCK_50     ; cmos2_reg_config:cmos_config_1|clock_20k ; 0.000        ; 0.242      ; 0.872      ;
+-------+----------------------------------+--------------------------------------------------------+--------------+------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'cmos2_reg_config:cmos_config_2|clock_20k'                                                                                                                             ;
+-------+----------------------------------+--------------------------------------------------------+--------------+------------------------------------------+--------------+------------+------------+
; Slack ; From Node                        ; To Node                                                ; Launch Clock ; Latch Clock                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------+--------------------------------------------------------+--------------+------------------------------------------+--------------+------------+------------+
; 0.480 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|config_step.10          ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.270      ; 0.864      ;
; 0.480 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|start                   ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.270      ; 0.864      ;
; 0.480 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|config_step.01          ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.270      ; 0.864      ;
; 0.480 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|config_step.00          ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.270      ; 0.864      ;
; 0.490 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|reg_index[4]            ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.271      ; 0.875      ;
; 0.490 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|reg_index[8]            ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.271      ; 0.875      ;
; 0.490 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|reg_index[7]            ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.271      ; 0.875      ;
; 0.490 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|reg_index[6]            ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.271      ; 0.875      ;
; 0.490 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|reg_index[5]            ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.271      ; 0.875      ;
; 0.490 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|reg_index[3]            ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.271      ; 0.875      ;
; 0.490 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|reg_index[2]            ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.271      ; 0.875      ;
; 0.490 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|reg_index[1]            ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.271      ; 0.875      ;
; 0.495 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|reg_conf_done_reg       ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.270      ; 0.879      ;
; 0.516 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|sclk         ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.269      ; 0.899      ;
; 0.516 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|tr_end       ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.269      ; 0.899      ;
; 0.516 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[1] ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.269      ; 0.899      ;
; 0.516 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[5] ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.269      ; 0.899      ;
; 0.516 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[4] ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.269      ; 0.899      ;
; 0.516 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[3] ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.269      ; 0.899      ;
; 0.516 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[2] ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.269      ; 0.899      ;
; 0.516 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[0] ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.269      ; 0.899      ;
; 0.571 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|reg_index[0]            ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.272      ; 0.957      ;
; 0.583 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|i2c_com:u1|reg_sdat     ; CLOCK_50     ; cmos2_reg_config:cmos_config_2|clock_20k ; 0.000        ; 0.270      ; 0.967      ;
+-------+----------------------------------+--------------------------------------------------------+--------------+------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'CMOS1_PCLK'                                                                                                                                                                                                                                                                                                                                           ;
+-------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                                                                                                                                                                          ; Launch Clock                                                                 ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 0.638 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u1_CMOS_Capture|byte_state                                                                                                                                          ; CLOCK_50                                                                     ; CMOS1_PCLK  ; 0.000        ; 0.477      ; 1.229      ;
; 0.696 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 1.374      ; 2.234      ;
; 0.696 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 1.374      ; 2.234      ;
; 0.696 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 1.374      ; 2.234      ;
; 0.696 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 1.374      ; 2.234      ;
; 0.696 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 1.374      ; 2.234      ;
; 0.706 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 1.374      ; 2.244      ;
; 0.706 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 1.374      ; 2.244      ;
; 0.706 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 1.374      ; 2.244      ;
; 0.706 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 1.374      ; 2.244      ;
; 0.706 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 1.374      ; 2.244      ;
; 0.707 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 1.348      ; 2.219      ;
; 0.707 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 1.348      ; 2.219      ;
; 0.707 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 1.348      ; 2.219      ;
; 0.707 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                      ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 1.348      ; 2.219      ;
; 0.707 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                      ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 1.348      ; 2.219      ;
; 0.707 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 1.348      ; 2.219      ;
; 0.711 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity9                          ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 1.359      ; 2.234      ;
; 0.711 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 1.359      ; 2.234      ;
; 0.717 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 1.348      ; 2.229      ;
; 0.717 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 1.348      ; 2.229      ;
; 0.717 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 1.348      ; 2.229      ;
; 0.717 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                      ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 1.348      ; 2.229      ;
; 0.717 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                      ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 1.348      ; 2.229      ;
; 0.717 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 1.348      ; 2.229      ;
; 0.721 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity9                          ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 1.359      ; 2.244      ;
; 0.721 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 1.359      ; 2.244      ;
; 0.771 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u1_CMOS_Capture|mCMOS_VSYNC                                                                                                                                         ; CLOCK_50                                                                     ; CMOS1_PCLK  ; 0.000        ; 0.353      ; 1.238      ;
; 0.771 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u1_CMOS_Capture|Frame_Cont[1]                                                                                                                                       ; CLOCK_50                                                                     ; CMOS1_PCLK  ; 0.000        ; 0.353      ; 1.238      ;
; 0.771 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u1_CMOS_Capture|Frame_Cont[3]                                                                                                                                       ; CLOCK_50                                                                     ; CMOS1_PCLK  ; 0.000        ; 0.353      ; 1.238      ;
; 0.771 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u1_CMOS_Capture|Frame_Cont[0]                                                                                                                                       ; CLOCK_50                                                                     ; CMOS1_PCLK  ; 0.000        ; 0.353      ; 1.238      ;
; 0.771 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u1_CMOS_Capture|Frame_Cont[2]                                                                                                                                       ; CLOCK_50                                                                     ; CMOS1_PCLK  ; 0.000        ; 0.353      ; 1.238      ;
; 0.771 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u1_CMOS_Capture|Frame_valid                                                                                                                                         ; CLOCK_50                                                                     ; CMOS1_PCLK  ; 0.000        ; 0.353      ; 1.238      ;
; 0.789 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u1_CMOS_Capture|CMOS_oDATA[3]                                                                                                                                       ; CLOCK_50                                                                     ; CMOS1_PCLK  ; 0.000        ; 0.331      ; 1.234      ;
; 0.789 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u1_CMOS_Capture|CMOS_oDATA[2]                                                                                                                                       ; CLOCK_50                                                                     ; CMOS1_PCLK  ; 0.000        ; 0.331      ; 1.234      ;
; 0.789 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u1_CMOS_Capture|CMOS_oDATA[1]                                                                                                                                       ; CLOCK_50                                                                     ; CMOS1_PCLK  ; 0.000        ; 0.331      ; 1.234      ;
; 0.789 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u1_CMOS_Capture|CMOS_oDATA[7]                                                                                                                                       ; CLOCK_50                                                                     ; CMOS1_PCLK  ; 0.000        ; 0.331      ; 1.234      ;
; 0.789 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u1_CMOS_Capture|CMOS_oDATA[11]                                                                                                                                      ; CLOCK_50                                                                     ; CMOS1_PCLK  ; 0.000        ; 0.331      ; 1.234      ;
; 0.789 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u1_CMOS_Capture|CMOS_oDATA[10]                                                                                                                                      ; CLOCK_50                                                                     ; CMOS1_PCLK  ; 0.000        ; 0.331      ; 1.234      ;
; 0.789 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u1_CMOS_Capture|CMOS_oDATA[9]                                                                                                                                       ; CLOCK_50                                                                     ; CMOS1_PCLK  ; 0.000        ; 0.331      ; 1.234      ;
; 0.789 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u1_CMOS_Capture|CMOS_oDATA[15]                                                                                                                                      ; CLOCK_50                                                                     ; CMOS1_PCLK  ; 0.000        ; 0.331      ; 1.234      ;
; 0.790 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u1_CMOS_Capture|CMOS_oDATA[0]                                                                                                                                       ; CLOCK_50                                                                     ; CMOS1_PCLK  ; 0.000        ; 0.327      ; 1.231      ;
; 0.790 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u1_CMOS_Capture|CMOS_oDATA[6]                                                                                                                                       ; CLOCK_50                                                                     ; CMOS1_PCLK  ; 0.000        ; 0.327      ; 1.231      ;
; 0.790 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u1_CMOS_Capture|CMOS_oDATA[5]                                                                                                                                       ; CLOCK_50                                                                     ; CMOS1_PCLK  ; 0.000        ; 0.327      ; 1.231      ;
; 0.790 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u1_CMOS_Capture|CMOS_oDATA[4]                                                                                                                                       ; CLOCK_50                                                                     ; CMOS1_PCLK  ; 0.000        ; 0.327      ; 1.231      ;
; 0.790 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u1_CMOS_Capture|CMOS_oDATA[8]                                                                                                                                       ; CLOCK_50                                                                     ; CMOS1_PCLK  ; 0.000        ; 0.327      ; 1.231      ;
; 0.790 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u1_CMOS_Capture|CMOS_oDATA[14]                                                                                                                                      ; CLOCK_50                                                                     ; CMOS1_PCLK  ; 0.000        ; 0.327      ; 1.231      ;
; 0.790 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u1_CMOS_Capture|CMOS_oDATA[13]                                                                                                                                      ; CLOCK_50                                                                     ; CMOS1_PCLK  ; 0.000        ; 0.327      ; 1.231      ;
; 0.790 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u1_CMOS_Capture|CMOS_oDATA[12]                                                                                                                                      ; CLOCK_50                                                                     ; CMOS1_PCLK  ; 0.000        ; 0.327      ; 1.231      ;
; 0.802 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u1_CMOS_Capture|Pre_CMOS_iDATA[0]                                                                                                                                   ; CLOCK_50                                                                     ; CMOS1_PCLK  ; 0.000        ; 0.315      ; 1.231      ;
; 0.802 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u1_CMOS_Capture|Pre_CMOS_iDATA[6]                                                                                                                                   ; CLOCK_50                                                                     ; CMOS1_PCLK  ; 0.000        ; 0.315      ; 1.231      ;
; 0.802 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u1_CMOS_Capture|Pre_CMOS_iDATA[5]                                                                                                                                   ; CLOCK_50                                                                     ; CMOS1_PCLK  ; 0.000        ; 0.315      ; 1.231      ;
; 0.802 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u1_CMOS_Capture|Pre_CMOS_iDATA[4]                                                                                                                                   ; CLOCK_50                                                                     ; CMOS1_PCLK  ; 0.000        ; 0.315      ; 1.231      ;
; 0.803 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u1_CMOS_Capture|Pre_CMOS_iDATA[3]                                                                                                                                   ; CLOCK_50                                                                     ; CMOS1_PCLK  ; 0.000        ; 0.317      ; 1.234      ;
; 0.803 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u1_CMOS_Capture|Pre_CMOS_iDATA[2]                                                                                                                                   ; CLOCK_50                                                                     ; CMOS1_PCLK  ; 0.000        ; 0.317      ; 1.234      ;
; 0.803 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u1_CMOS_Capture|Pre_CMOS_iDATA[1]                                                                                                                                   ; CLOCK_50                                                                     ; CMOS1_PCLK  ; 0.000        ; 0.317      ; 1.234      ;
; 0.803 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u1_CMOS_Capture|Pre_CMOS_iDATA[7]                                                                                                                                   ; CLOCK_50                                                                     ; CMOS1_PCLK  ; 0.000        ; 0.317      ; 1.234      ;
; 0.860 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[2]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 1.203      ; 2.227      ;
; 0.860 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[9]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 1.203      ; 2.227      ;
; 0.860 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[8]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 1.203      ; 2.227      ;
; 0.860 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 1.203      ; 2.227      ;
; 0.860 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                                  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 1.203      ; 2.227      ;
; 0.860 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[6]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 1.203      ; 2.227      ;
; 0.862 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[8]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 1.203      ; 2.229      ;
; 0.862 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[5]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 1.203      ; 2.229      ;
; 0.862 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[10] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 1.203      ; 2.229      ;
; 0.862 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[4]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 1.203      ; 2.229      ;
; 0.870 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[2]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 1.203      ; 2.237      ;
; 0.870 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[9]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 1.203      ; 2.237      ;
; 0.870 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[8]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 1.203      ; 2.237      ;
; 0.870 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 1.203      ; 2.237      ;
; 0.870 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                                  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 1.203      ; 2.237      ;
; 0.870 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[6]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 1.203      ; 2.237      ;
; 0.871 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[1]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 1.187      ; 2.222      ;
; 0.871 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[11]                                          ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 1.187      ; 2.222      ;
; 0.871 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[10]                                          ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 1.187      ; 2.222      ;
; 0.872 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[8]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 1.203      ; 2.239      ;
; 0.872 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[5]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 1.203      ; 2.239      ;
; 0.872 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[10] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 1.203      ; 2.239      ;
; 0.872 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[4]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 1.203      ; 2.239      ;
; 0.881 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[1]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 1.187      ; 2.232      ;
; 0.881 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[11]                                          ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 1.187      ; 2.232      ;
; 0.881 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[10]                                          ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 1.187      ; 2.232      ;
; 0.882 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[8]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 1.182      ; 2.228      ;
; 0.882 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[9]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 1.182      ; 2.228      ;
; 0.882 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[2]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 1.182      ; 2.228      ;
; 0.882 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[3]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 1.182      ; 2.228      ;
; 0.882 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[4]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 1.182      ; 2.228      ;
; 0.882 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[11] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 1.182      ; 2.228      ;
; 0.882 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[7]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 1.182      ; 2.228      ;
; 0.882 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[6]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 1.182      ; 2.228      ;
; 0.882 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[3]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 1.182      ; 2.228      ;
; 0.882 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[2]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 1.182      ; 2.228      ;
; 0.882 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[8]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 1.182      ; 2.228      ;
; 0.882 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[5]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 1.182      ; 2.228      ;
; 0.882 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[7]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 1.182      ; 2.228      ;
; 0.882 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[6]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 1.182      ; 2.228      ;
; 0.882 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[0]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 1.182      ; 2.228      ;
; 0.884 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[9]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 1.179      ; 2.227      ;
; 0.884 ; getPos:u_getPos|getPosedge:u1_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[3]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK  ; 0.000        ; 1.179      ; 2.227      ;
+-------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'CMOS2_PCLK'                                                                                                                                                                                                                                                                                                                                           ;
+-------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                                                                                                                                                                          ; Launch Clock                                                                 ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 0.698 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[6]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 1.314      ; 2.176      ;
; 0.698 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[7]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 1.314      ; 2.176      ;
; 0.698 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[5]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 1.314      ; 2.176      ;
; 0.698 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[10]                                                  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 1.314      ; 2.176      ;
; 0.698 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                                  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 1.314      ; 2.176      ;
; 0.698 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[8]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 1.314      ; 2.176      ;
; 0.698 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[9]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 1.314      ; 2.176      ;
; 0.716 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[7]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 1.296      ; 2.176      ;
; 0.716 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[6]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 1.296      ; 2.176      ;
; 0.716 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[5]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 1.296      ; 2.176      ;
; 0.716 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[11] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 1.296      ; 2.176      ;
; 0.716 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[10] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 1.296      ; 2.176      ;
; 0.716 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[9]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 1.296      ; 2.176      ;
; 0.744 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[6]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 1.314      ; 2.222      ;
; 0.744 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[7]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 1.314      ; 2.222      ;
; 0.744 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[5]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 1.314      ; 2.222      ;
; 0.744 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[10]                                                  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 1.314      ; 2.222      ;
; 0.744 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                                  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 1.314      ; 2.222      ;
; 0.744 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[8]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 1.314      ; 2.222      ;
; 0.744 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[9]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 1.314      ; 2.222      ;
; 0.762 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[7]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 1.296      ; 2.222      ;
; 0.762 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[6]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 1.296      ; 2.222      ;
; 0.762 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[5]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 1.296      ; 2.222      ;
; 0.762 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[11] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 1.296      ; 2.222      ;
; 0.762 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[10] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 1.296      ; 2.222      ;
; 0.762 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[9]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 1.296      ; 2.222      ;
; 0.815 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[5]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 1.199      ; 2.178      ;
; 0.815 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[11]                                          ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 1.199      ; 2.178      ;
; 0.815 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[5]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 1.199      ; 2.178      ;
; 0.816 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[3]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 1.197      ; 2.177      ;
; 0.816 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[7]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 1.197      ; 2.177      ;
; 0.816 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[6]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 1.197      ; 2.177      ;
; 0.824 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 1.189      ; 2.177      ;
; 0.824 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 1.189      ; 2.177      ;
; 0.824 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 1.189      ; 2.177      ;
; 0.824 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 1.189      ; 2.177      ;
; 0.824 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 1.189      ; 2.177      ;
; 0.824 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 1.189      ; 2.177      ;
; 0.824 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 1.189      ; 2.177      ;
; 0.824 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                      ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 1.189      ; 2.177      ;
; 0.824 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 1.189      ; 2.177      ;
; 0.824 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[4]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 1.189      ; 2.177      ;
; 0.824 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[8]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 1.189      ; 2.177      ;
; 0.828 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u2_CMOS_Capture|Frame_Cont[1]                                                                                                                                       ; CLOCK_50                                                                     ; CMOS2_PCLK  ; 0.000        ; 0.303      ; 1.245      ;
; 0.828 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u2_CMOS_Capture|Frame_Cont[2]                                                                                                                                       ; CLOCK_50                                                                     ; CMOS2_PCLK  ; 0.000        ; 0.303      ; 1.245      ;
; 0.828 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u2_CMOS_Capture|Frame_Cont[0]                                                                                                                                       ; CLOCK_50                                                                     ; CMOS2_PCLK  ; 0.000        ; 0.303      ; 1.245      ;
; 0.828 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u2_CMOS_Capture|Frame_Cont[3]                                                                                                                                       ; CLOCK_50                                                                     ; CMOS2_PCLK  ; 0.000        ; 0.303      ; 1.245      ;
; 0.828 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u2_CMOS_Capture|Frame_valid                                                                                                                                         ; CLOCK_50                                                                     ; CMOS2_PCLK  ; 0.000        ; 0.303      ; 1.245      ;
; 0.839 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 1.174      ; 2.177      ;
; 0.845 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[8]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 1.168      ; 2.177      ;
; 0.845 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[1]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 1.168      ; 2.177      ;
; 0.845 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[0]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 1.168      ; 2.177      ;
; 0.845 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[10]                                          ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 1.168      ; 2.177      ;
; 0.845 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[8]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 1.168      ; 2.177      ;
; 0.845 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[9]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 1.168      ; 2.177      ;
; 0.845 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[7]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 1.168      ; 2.177      ;
; 0.845 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[6]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 1.168      ; 2.177      ;
; 0.845 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[4]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 1.168      ; 2.177      ;
; 0.845 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[3]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 1.168      ; 2.177      ;
; 0.845 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[2]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 1.168      ; 2.177      ;
; 0.849 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u2_CMOS_Capture|Pre_CMOS_iDATA[3]                                                                                                                                   ; CLOCK_50                                                                     ; CMOS2_PCLK  ; 0.000        ; 0.287      ; 1.250      ;
; 0.849 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u2_CMOS_Capture|Pre_CMOS_iDATA[2]                                                                                                                                   ; CLOCK_50                                                                     ; CMOS2_PCLK  ; 0.000        ; 0.287      ; 1.250      ;
; 0.849 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u2_CMOS_Capture|Pre_CMOS_iDATA[1]                                                                                                                                   ; CLOCK_50                                                                     ; CMOS2_PCLK  ; 0.000        ; 0.287      ; 1.250      ;
; 0.849 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u2_CMOS_Capture|Pre_CMOS_iDATA[6]                                                                                                                                   ; CLOCK_50                                                                     ; CMOS2_PCLK  ; 0.000        ; 0.287      ; 1.250      ;
; 0.849 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u2_CMOS_Capture|Pre_CMOS_iDATA[4]                                                                                                                                   ; CLOCK_50                                                                     ; CMOS2_PCLK  ; 0.000        ; 0.287      ; 1.250      ;
; 0.852 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u2_CMOS_Capture|CMOS_oDATA[11]                                                                                                                                      ; CLOCK_50                                                                     ; CMOS2_PCLK  ; 0.000        ; 0.284      ; 1.250      ;
; 0.852 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u2_CMOS_Capture|CMOS_oDATA[10]                                                                                                                                      ; CLOCK_50                                                                     ; CMOS2_PCLK  ; 0.000        ; 0.284      ; 1.250      ;
; 0.852 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u2_CMOS_Capture|CMOS_oDATA[9]                                                                                                                                       ; CLOCK_50                                                                     ; CMOS2_PCLK  ; 0.000        ; 0.284      ; 1.250      ;
; 0.852 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u2_CMOS_Capture|CMOS_oDATA[8]                                                                                                                                       ; CLOCK_50                                                                     ; CMOS2_PCLK  ; 0.000        ; 0.284      ; 1.250      ;
; 0.852 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u2_CMOS_Capture|CMOS_oDATA[14]                                                                                                                                      ; CLOCK_50                                                                     ; CMOS2_PCLK  ; 0.000        ; 0.284      ; 1.250      ;
; 0.852 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u2_CMOS_Capture|CMOS_oDATA[12]                                                                                                                                      ; CLOCK_50                                                                     ; CMOS2_PCLK  ; 0.000        ; 0.284      ; 1.250      ;
; 0.854 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[0]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 1.159      ; 2.177      ;
; 0.854 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[1]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 1.159      ; 2.177      ;
; 0.854 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[2]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 1.159      ; 2.177      ;
; 0.854 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                      ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 1.159      ; 2.177      ;
; 0.854 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 1.159      ; 2.177      ;
; 0.854 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[4]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 1.159      ; 2.177      ;
; 0.854 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[11] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 1.159      ; 2.177      ;
; 0.854 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[10] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 1.159      ; 2.177      ;
; 0.854 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[9]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 1.159      ; 2.177      ;
; 0.860 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[5]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 1.199      ; 2.223      ;
; 0.860 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[11]                                          ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 1.199      ; 2.223      ;
; 0.860 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[5]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 1.199      ; 2.223      ;
; 0.862 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[3]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 1.197      ; 2.223      ;
; 0.862 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[7]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 1.197      ; 2.223      ;
; 0.862 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[6]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 1.197      ; 2.223      ;
; 0.864 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u2_CMOS_Capture|byte_state                                                                                                                                          ; CLOCK_50                                                                     ; CMOS2_PCLK  ; 0.000        ; 0.272      ; 1.250      ;
; 0.869 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 1.189      ; 2.222      ;
; 0.869 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 1.189      ; 2.222      ;
; 0.869 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 1.189      ; 2.222      ;
; 0.869 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 1.189      ; 2.222      ;
; 0.869 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 1.189      ; 2.222      ;
; 0.869 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 1.189      ; 2.222      ;
; 0.869 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 1.189      ; 2.222      ;
; 0.869 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                      ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 1.189      ; 2.222      ;
; 0.869 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 1.189      ; 2.222      ;
; 0.869 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[4]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 1.189      ; 2.222      ;
; 0.869 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[8]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 1.189      ; 2.222      ;
; 0.877 ; Reset_Delay:u_Reset_Delay|oRST_0                    ; CMOS_Capture:u2_CMOS_Capture|Pre_CMOS_iDATA[0]                                                                                                                                   ; CLOCK_50                                                                     ; CMOS2_PCLK  ; 0.000        ; 0.259      ; 1.250      ;
; 0.884 ; getPos:u_getPos|getPosedge:u2_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK  ; 0.000        ; 1.174      ; 2.222      ;
+-------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'u_clok_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                         ;
+-------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                                                                                                                                                                         ; Launch Clock                                                                 ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; 0.706 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a11~portb_address_reg0   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 0.814      ; 1.730      ;
; 0.709 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a7~portb_address_reg0    ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 0.814      ; 1.733      ;
; 0.712 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[1]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 0.669      ; 1.571      ;
; 0.712 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a4                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 0.669      ; 1.571      ;
; 0.712 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[4]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 0.669      ; 1.571      ;
; 0.712 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[3]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 0.669      ; 1.571      ;
; 0.712 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a5                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 0.669      ; 1.571      ;
; 0.714 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[1]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 0.669      ; 1.573      ;
; 0.714 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a4                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 0.669      ; 1.573      ;
; 0.714 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[4]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 0.669      ; 1.573      ;
; 0.714 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[3]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 0.669      ; 1.573      ;
; 0.714 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a5                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 0.669      ; 1.573      ;
; 0.716 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[0]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 0.668      ; 1.574      ;
; 0.716 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[11]                                                  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 0.668      ; 1.574      ;
; 0.716 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[1]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 0.668      ; 1.574      ;
; 0.717 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[7]                              ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 0.813      ; 1.726      ;
; 0.717 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[8]                              ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 0.813      ; 1.726      ;
; 0.717 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[9]                              ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 0.813      ; 1.726      ;
; 0.717 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[10]                             ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 0.813      ; 1.726      ;
; 0.718 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[3]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 0.669      ; 1.577      ;
; 0.718 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[11]                             ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 0.813      ; 1.727      ;
; 0.718 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[12]                             ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 0.813      ; 1.727      ;
; 0.718 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[13]                             ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 0.813      ; 1.727      ;
; 0.718 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[14]                             ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 0.813      ; 1.727      ;
; 0.718 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[0]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 0.668      ; 1.576      ;
; 0.718 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[11]                                                  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 0.668      ; 1.576      ;
; 0.718 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[1]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 0.668      ; 1.576      ;
; 0.719 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[7]                              ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 0.813      ; 1.728      ;
; 0.719 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[8]                              ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 0.813      ; 1.728      ;
; 0.719 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[9]                              ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 0.813      ; 1.728      ;
; 0.719 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[10]                             ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 0.813      ; 1.728      ;
; 0.720 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a7~portb_address_reg0    ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 0.814      ; 1.744      ;
; 0.720 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[3]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 0.669      ; 1.579      ;
; 0.720 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[11]                             ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 0.813      ; 1.729      ;
; 0.720 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[12]                             ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 0.813      ; 1.729      ;
; 0.720 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[13]                             ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 0.813      ; 1.729      ;
; 0.720 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[14]                             ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 0.813      ; 1.729      ;
; 0.721 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a11~portb_address_reg0   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 0.814      ; 1.745      ;
; 0.733 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[2]                              ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 0.813      ; 1.742      ;
; 0.733 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[4]                              ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 0.813      ; 1.742      ;
; 0.733 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[5]                              ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 0.813      ; 1.742      ;
; 0.733 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[6]                              ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 0.813      ; 1.742      ;
; 0.735 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[2]                              ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 0.813      ; 1.744      ;
; 0.735 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[4]                              ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 0.813      ; 1.744      ;
; 0.735 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[5]                              ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 0.813      ; 1.744      ;
; 0.735 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|q_b[6]                              ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 0.813      ; 1.744      ;
; 0.736 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a2~portb_address_reg0    ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 0.814      ; 1.760      ;
; 0.737 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ram_block11a2~portb_address_reg0    ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 0.814      ; 1.761      ;
; 0.739 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a6                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 0.673      ; 1.602      ;
; 0.739 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a7                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 0.673      ; 1.602      ;
; 0.739 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 0.673      ; 1.602      ;
; 0.739 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 0.673      ; 1.602      ;
; 0.739 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10                      ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 0.673      ; 1.602      ;
; 0.739 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[2]                  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 0.673      ; 1.602      ;
; 0.739 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[10]                                                  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 0.673      ; 1.602      ;
; 0.739 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11                      ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 0.673      ; 1.602      ;
; 0.741 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a6                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 0.673      ; 1.604      ;
; 0.741 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a7                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 0.673      ; 1.604      ;
; 0.741 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 0.673      ; 1.604      ;
; 0.741 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 0.673      ; 1.604      ;
; 0.741 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10                      ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 0.673      ; 1.604      ;
; 0.741 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[2]                  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 0.673      ; 1.604      ;
; 0.741 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[10]                                                  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 0.673      ; 1.604      ;
; 0.741 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11                      ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 0.673      ; 1.604      ;
; 0.743 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[0]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 0.673      ; 1.606      ;
; 0.743 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a1                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 0.673      ; 1.606      ;
; 0.743 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a2                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 0.673      ; 1.606      ;
; 0.743 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[1]                  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 0.673      ; 1.606      ;
; 0.743 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[0]                  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 0.673      ; 1.606      ;
; 0.743 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|parity6                          ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 0.673      ; 1.606      ;
; 0.743 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a0                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 0.673      ; 1.606      ;
; 0.743 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[7]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 0.673      ; 1.606      ;
; 0.743 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[7]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 0.673      ; 1.606      ;
; 0.743 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[6]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 0.673      ; 1.606      ;
; 0.743 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[6]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 0.673      ; 1.606      ;
; 0.743 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[6]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 0.673      ; 1.606      ;
; 0.743 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[7]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 0.673      ; 1.606      ;
; 0.743 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[10] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 0.673      ; 1.606      ;
; 0.743 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[4]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 0.673      ; 1.606      ;
; 0.743 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a3                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 0.673      ; 1.606      ;
; 0.745 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[0]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 0.673      ; 1.608      ;
; 0.745 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a1                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 0.673      ; 1.608      ;
; 0.745 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a2                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 0.673      ; 1.608      ;
; 0.745 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[1]                  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 0.673      ; 1.608      ;
; 0.745 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[0]                  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 0.673      ; 1.608      ;
; 0.745 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|parity6                          ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 0.673      ; 1.608      ;
; 0.745 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a0                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 0.673      ; 1.608      ;
; 0.745 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[7]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 0.673      ; 1.608      ;
; 0.745 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[7]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 0.673      ; 1.608      ;
; 0.745 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[6]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 0.673      ; 1.608      ;
; 0.745 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[6]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 0.673      ; 1.608      ;
; 0.745 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[6]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 0.673      ; 1.608      ;
; 0.745 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[7]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 0.673      ; 1.608      ;
; 0.745 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[10] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 0.673      ; 1.608      ;
; 0.745 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|rdptr_g[4]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 0.673      ; 1.608      ;
; 0.745 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a3                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 0.673      ; 1.608      ;
; 0.749 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[1]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 0.672      ; 1.611      ;
; 0.749 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[0]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 0.672      ; 1.611      ;
; 0.749 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[11] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 0.672      ; 1.611      ;
; 0.749 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[11] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.044       ; 0.672      ; 1.611      ;
+-------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'u_clok_pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                       ;
+-------+----------------------------------+--------------------------------------------------+--------------+--------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                        ; To Node                                          ; Launch Clock ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------+--------------------------------------------------+--------------+--------------------------------------------------------+--------------+------------+------------+
; 1.140 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[8]  ; CLOCK_50     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.006       ; -0.418     ; 0.890      ;
; 1.140 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[7]  ; CLOCK_50     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.006       ; -0.418     ; 0.890      ;
; 1.140 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[6]  ; CLOCK_50     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.006       ; -0.418     ; 0.890      ;
; 1.140 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[5]  ; CLOCK_50     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.006       ; -0.418     ; 0.890      ;
; 1.140 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[4]  ; CLOCK_50     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.006       ; -0.418     ; 0.890      ;
; 1.140 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[3]  ; CLOCK_50     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.006       ; -0.418     ; 0.890      ;
; 1.140 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[2]  ; CLOCK_50     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.006       ; -0.418     ; 0.890      ;
; 1.140 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[1]  ; CLOCK_50     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.006       ; -0.418     ; 0.890      ;
; 1.140 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[0]  ; CLOCK_50     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.006       ; -0.418     ; 0.890      ;
; 1.161 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|clock_20k         ; CLOCK_50     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.006       ; -0.619     ; 0.710      ;
; 1.341 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[15] ; CLOCK_50     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.006       ; -0.619     ; 0.890      ;
; 1.341 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[14] ; CLOCK_50     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.006       ; -0.619     ; 0.890      ;
; 1.341 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[13] ; CLOCK_50     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.006       ; -0.619     ; 0.890      ;
; 1.341 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[12] ; CLOCK_50     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.006       ; -0.619     ; 0.890      ;
; 1.341 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[11] ; CLOCK_50     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.006       ; -0.619     ; 0.890      ;
; 1.341 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[10] ; CLOCK_50     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.006       ; -0.619     ; 0.890      ;
; 1.341 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_1|clock_20k_cnt[9]  ; CLOCK_50     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.006       ; -0.619     ; 0.890      ;
; 1.354 ; Reset_Delay:u_Reset_Delay|oRST_1 ; cmos2_reg_config:cmos_config_2|clock_20k         ; CLOCK_50     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.006       ; -0.618     ; 0.904      ;
+-------+----------------------------------+--------------------------------------------------+--------------+--------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                         ;
+-------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                                                                                                                                                                         ; Launch Clock                                                                 ; Latch Clock                                                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+------------+------------+
; 1.278 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[5]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.245      ; 1.607      ;
; 1.280 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[5]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.245      ; 1.609      ;
; 1.294 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[3]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 1.607      ;
; 1.294 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[1]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 1.607      ;
; 1.294 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[10] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 1.607      ;
; 1.294 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[4]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 1.607      ;
; 1.294 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[8]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 1.607      ;
; 1.294 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[3]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 1.607      ;
; 1.296 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[3]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 1.609      ;
; 1.296 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[1]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 1.609      ;
; 1.296 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[10] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 1.609      ;
; 1.296 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[4]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 1.609      ;
; 1.296 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[8]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 1.609      ;
; 1.296 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[3]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 1.609      ;
; 1.327 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 1.446      ;
; 1.327 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 1.446      ;
; 1.327 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                      ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 1.446      ;
; 1.327 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 1.446      ;
; 1.327 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                      ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 1.446      ;
; 1.327 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[1]                 ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 1.446      ;
; 1.327 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[7]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 1.446      ;
; 1.327 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                                  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 1.446      ;
; 1.327 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[10]                                                  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 1.446      ;
; 1.327 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[9]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 1.446      ;
; 1.327 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[8]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 1.446      ;
; 1.327 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:ws_bwp|dffe12a[7]                                ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 1.446      ;
; 1.329 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 1.448      ;
; 1.329 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 1.448      ;
; 1.329 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                      ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 1.448      ;
; 1.329 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 1.448      ;
; 1.329 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                      ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 1.448      ;
; 1.329 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[1]                 ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 1.448      ;
; 1.329 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[7]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 1.448      ;
; 1.329 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[11]                                                  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 1.448      ;
; 1.329 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[10]                                                  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 1.448      ;
; 1.329 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[9]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 1.448      ;
; 1.329 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[8]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 1.448      ;
; 1.329 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:ws_bwp|dffe12a[7]                                ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 1.448      ;
; 1.335 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[1]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.455      ;
; 1.335 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.455      ;
; 1.335 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity9                          ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.455      ;
; 1.335 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[2]                 ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.455      ;
; 1.335 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.455      ;
; 1.335 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.455      ;
; 1.335 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.455      ;
; 1.335 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.455      ;
; 1.335 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.455      ;
; 1.335 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[0]                 ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.455      ;
; 1.335 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[0]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.455      ;
; 1.335 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.455      ;
; 1.335 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[2]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.455      ;
; 1.335 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[7]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.455      ;
; 1.337 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[1]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.457      ;
; 1.337 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.457      ;
; 1.337 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity9                          ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.457      ;
; 1.337 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[2]                 ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.457      ;
; 1.337 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.457      ;
; 1.337 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.457      ;
; 1.337 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.457      ;
; 1.337 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.457      ;
; 1.337 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.457      ;
; 1.337 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[0]                 ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.457      ;
; 1.337 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[0]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.457      ;
; 1.337 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[4]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.457      ;
; 1.337 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|wrptr_g[2]                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.457      ;
; 1.337 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[7]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.457      ;
; 1.390 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[11] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.240      ; 1.714      ;
; 1.392 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[11] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.240      ; 1.716      ;
; 1.451 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[3]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.571      ;
; 1.451 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[2]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.571      ;
; 1.451 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[4]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.571      ;
; 1.451 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[10]                                          ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.571      ;
; 1.451 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[6]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.571      ;
; 1.451 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[0]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.571      ;
; 1.451 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[1]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.571      ;
; 1.453 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[3]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.573      ;
; 1.453 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[2]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.573      ;
; 1.453 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[4]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.573      ;
; 1.453 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[10]                                          ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.573      ;
; 1.453 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[6]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.573      ;
; 1.453 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[0]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.573      ;
; 1.453 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[1]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.573      ;
; 1.466 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[8]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 1.590      ;
; 1.466 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:ws_bwp|dffe12a[9]                                ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 1.590      ;
; 1.466 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[9]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 1.590      ;
; 1.466 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[5]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 1.590      ;
; 1.466 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:ws_bwp|dffe12a[10]                               ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 1.590      ;
; 1.466 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[11]                                          ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 1.590      ;
; 1.468 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[8]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 1.592      ;
; 1.468 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:ws_bwp|dffe12a[9]                                ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 1.592      ;
; 1.468 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[9]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 1.592      ;
; 1.468 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[5]                                           ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 1.592      ;
; 1.468 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:ws_bwp|dffe12a[10]                               ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 1.592      ;
; 1.468 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|delayed_wrptr_g[11]                                          ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 1.592      ;
; 1.525 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[5]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.244      ; 1.853      ;
; 1.525 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[7]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.244      ; 1.853      ;
; 1.525 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg2 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[9]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.244      ; 1.853      ;
; 1.527 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[5]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.244      ; 1.855      ;
; 1.527 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[7]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.244      ; 1.855      ;
; 1.527 ; getPos:u_getPos|getPosedge:u3_getPosedge|iWire_reg1 ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[9]  ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.244      ; 1.855      ;
+-------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                                           ;
+-------------------------------------------------------------------------------+----------+--------+-----------+---------+---------------------+
; Clock                                                                         ; Setup    ; Hold   ; Recovery  ; Removal ; Minimum Pulse Width ;
+-------------------------------------------------------------------------------+----------+--------+-----------+---------+---------------------+
; Worst-case Slack                                                              ; -4.177   ; -1.064 ; -4.851    ; 0.339   ; -3.201              ;
;  CLOCK_50                                                                     ; 12.923   ; 0.186  ; N/A       ; N/A     ; 9.435               ;
;  CMOS1_PCLK                                                                   ; -3.215   ; 0.165  ; -3.011    ; 0.638   ; -3.201              ;
;  CMOS2_PCLK                                                                   ; -3.662   ; 0.150  ; -2.802    ; 0.698   ; -3.201              ;
;  cmos2_reg_config:cmos_config_1|clock_20k                                     ; -3.981   ; 0.187  ; -0.911    ; 0.339   ; -1.487              ;
;  cmos2_reg_config:cmos_config_2|clock_20k                                     ; -4.177   ; 0.186  ; -1.004    ; 0.480   ; -1.487              ;
;  u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; -2.205   ; 0.145  ; 4.167     ; 1.278   ; 4.666               ;
;  u_clok_pll|altpll_component|auto_generated|pll1|clk[0]                       ; 32.096   ; 0.154  ; -4.851    ; 0.706   ; 19.533              ;
;  u_clok_pll|altpll_component|auto_generated|pll1|clk[1]                       ; 0.061    ; -1.064 ; -3.634    ; 1.140   ; 20.525              ;
; Design-wide TNS                                                               ; -643.081 ; -2.126 ; -1345.431 ; 0.0     ; -507.647            ;
;  CLOCK_50                                                                     ; 0.000    ; 0.000  ; N/A       ; N/A     ; 0.000               ;
;  CMOS1_PCLK                                                                   ; -172.520 ; 0.000  ; -205.147  ; 0.000   ; -185.104            ;
;  CMOS2_PCLK                                                                   ; -185.376 ; 0.000  ; -212.994  ; 0.000   ; -185.739            ;
;  cmos2_reg_config:cmos_config_1|clock_20k                                     ; -143.171 ; 0.000  ; -14.442   ; 0.000   ; -68.402             ;
;  cmos2_reg_config:cmos_config_2|clock_20k                                     ; -139.809 ; 0.000  ; -17.554   ; 0.000   ; -68.402             ;
;  u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; -2.205   ; 0.000  ; 0.000     ; 0.000   ; 0.000               ;
;  u_clok_pll|altpll_component|auto_generated|pll1|clk[0]                       ; 0.000    ; 0.000  ; -835.355  ; 0.000   ; 0.000               ;
;  u_clok_pll|altpll_component|auto_generated|pll1|clk[1]                       ; 0.000    ; -2.126 ; -59.939   ; 0.000   ; 0.000               ;
+-------------------------------------------------------------------------------+----------+--------+-----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; DRAM_ADDR[0]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[1]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[2]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[3]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[4]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[5]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[6]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[7]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[8]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[9]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[10] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[11] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_LDQM     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_UDQM     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_WE_N     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CAS_N    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_RAS_N    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CS_N     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA_0     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA_1     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CLK      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CKE      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_HS        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_VS        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[3]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[4]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[3]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[4]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[5]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[3]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[4]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; CMOS1_SCL     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; CMOS1_RESET   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; CMOS2_SCL     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; CMOS2_RESET   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DIG[0]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DIG[1]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DIG[2]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DIG[3]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DIG[4]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DIG[5]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DIG[6]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DIG[7]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SEL[0]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SEL[1]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SEL[2]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SEL[3]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SEL[4]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SEL[5]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[0]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[1]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[2]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[3]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[4]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[5]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[6]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[7]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[8]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[9]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[10]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[11]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[12]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[13]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[14]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[15]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; CMOS1_SDA     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; CMOS2_SDA     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; DRAM_DQ[0]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[1]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[2]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[3]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[4]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[5]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[6]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[7]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[8]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[9]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[10]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[11]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[12]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[13]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[14]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[15]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CMOS1_SDA               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CMOS2_SDA               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLOCK_50                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; RST_N                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iKEY                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CMOS2_VSYNC             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CMOS1_VSYNC             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CMOS1_PCLK              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CMOS2_PCLK              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CMOS1_D[0]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CMOS1_HREF              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CMOS2_D[0]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CMOS2_HREF              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CMOS1_D[1]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CMOS2_D[1]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CMOS1_D[2]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CMOS2_D[2]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CMOS1_D[3]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CMOS2_D[3]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CMOS1_D[4]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CMOS2_D[4]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CMOS1_D[5]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CMOS2_D[5]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CMOS1_D[6]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CMOS2_D[6]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CMOS1_D[7]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CMOS2_D[7]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; DRAM_ADDR[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.33 V              ; -0.00421 V          ; 0.165 V                              ; 0.078 V                              ; 3.11e-09 s                  ; 2.85e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.33 V             ; -0.00421 V         ; 0.165 V                             ; 0.078 V                             ; 3.11e-09 s                 ; 2.85e-09 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_LDQM     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_UDQM     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_WE_N     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; DRAM_CAS_N    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_RAS_N    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; DRAM_CS_N     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_BA_0     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; DRAM_BA_1     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; DRAM_CLK      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CKE      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; VGA_HS        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; VGA_VS        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; VGA_R[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.33 V              ; -0.00421 V          ; 0.165 V                              ; 0.078 V                              ; 3.11e-09 s                  ; 2.85e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.33 V             ; -0.00421 V         ; 0.165 V                             ; 0.078 V                             ; 3.11e-09 s                 ; 2.85e-09 s                 ; Yes                       ; Yes                       ;
; VGA_R[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; VGA_G[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; VGA_G[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; VGA_G[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; VGA_B[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; VGA_B[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; VGA_B[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; CMOS1_SCL     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; CMOS1_RESET   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; CMOS2_SCL     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; CMOS2_RESET   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; DIG[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; DIG[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; DIG[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; DIG[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; DIG[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; DIG[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; DIG[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; DIG[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; SEL[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SEL[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.33 V              ; -0.00425 V          ; 0.168 V                              ; 0.058 V                              ; 3.12e-09 s                  ; 2.87e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.33 V             ; -0.00425 V         ; 0.168 V                             ; 0.058 V                             ; 3.12e-09 s                 ; 2.87e-09 s                 ; Yes                       ; Yes                       ;
; SEL[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SEL[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SEL[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SEL[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.33 V              ; -0.00421 V          ; 0.165 V                              ; 0.078 V                              ; 3.11e-09 s                  ; 2.85e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.33 V             ; -0.00421 V         ; 0.165 V                             ; 0.078 V                             ; 3.11e-09 s                 ; 2.85e-09 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[8]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[9]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[10]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[11]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[12]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[13]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[14]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[15]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; CMOS1_SDA     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; CMOS2_SDA     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.37 V              ; -0.0346 V           ; 0.198 V                              ; 0.094 V                              ; 3.14e-10 s                  ; 2.92e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.37 V             ; -0.0346 V          ; 0.198 V                             ; 0.094 V                             ; 3.14e-10 s                 ; 2.92e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; DRAM_ADDR[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.33 V              ; -0.0022 V           ; 0.088 V                              ; 0.056 V                              ; 3.76e-09 s                  ; 3.48e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.33 V             ; -0.0022 V          ; 0.088 V                             ; 0.056 V                             ; 3.76e-09 s                 ; 3.48e-09 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_LDQM     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_UDQM     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_WE_N     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CAS_N    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_RAS_N    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CS_N     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_BA_0     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_BA_1     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CLK      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CKE      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; VGA_HS        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; VGA_VS        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.33 V              ; -0.0022 V           ; 0.088 V                              ; 0.056 V                              ; 3.76e-09 s                  ; 3.48e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.33 V             ; -0.0022 V          ; 0.088 V                             ; 0.056 V                             ; 3.76e-09 s                 ; 3.48e-09 s                 ; Yes                       ; Yes                       ;
; VGA_R[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; CMOS1_SCL     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; CMOS1_RESET   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; CMOS2_SCL     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; CMOS2_RESET   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; DIG[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; DIG[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DIG[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DIG[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; DIG[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; DIG[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; DIG[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DIG[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; SEL[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SEL[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.33 V              ; -0.00229 V          ; 0.111 V                              ; 0.057 V                              ; 3.78e-09 s                  ; 3.5e-09 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.33 V             ; -0.00229 V         ; 0.111 V                             ; 0.057 V                             ; 3.78e-09 s                 ; 3.5e-09 s                  ; Yes                       ; Yes                       ;
; SEL[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SEL[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SEL[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SEL[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.33 V              ; -0.0022 V           ; 0.088 V                              ; 0.056 V                              ; 3.76e-09 s                  ; 3.48e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.33 V             ; -0.0022 V          ; 0.088 V                             ; 0.056 V                             ; 3.76e-09 s                 ; 3.48e-09 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[8]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[9]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[10]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[11]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[12]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[13]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[14]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[15]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; CMOS1_SDA     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; CMOS2_SDA     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.55e-07 V                   ; 2.35 V              ; -0.00221 V          ; 0.097 V                              ; 0.005 V                              ; 4.49e-10 s                  ; 3.85e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.55e-07 V                  ; 2.35 V             ; -0.00221 V         ; 0.097 V                             ; 0.005 V                             ; 4.49e-10 s                 ; 3.85e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; DRAM_ADDR[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_LDQM     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_UDQM     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_WE_N     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CAS_N    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_RAS_N    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CS_N     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_BA_0     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_BA_1     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CLK      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CKE      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; VGA_HS        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; VGA_VS        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; VGA_R[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; VGA_R[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; CMOS1_SCL     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; CMOS1_RESET   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; CMOS2_SCL     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; CMOS2_RESET   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DIG[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DIG[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DIG[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DIG[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DIG[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; DIG[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DIG[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DIG[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SEL[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SEL[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; SEL[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SEL[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SEL[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SEL[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; DRAM_DQ[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[8]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[9]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[10]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[11]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[12]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[13]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[14]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[15]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; CMOS1_SDA     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; CMOS2_SDA     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                                         ;
+------------------------------------------------------------------------------+------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                   ; To Clock                                                                     ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------------------------------+------------------------------------------------------------------------------+----------+----------+----------+----------+
; CLOCK_50                                                                     ; CLOCK_50                                                                     ; 3382     ; 0        ; 0        ; 0        ;
; CMOS1_PCLK                                                                   ; CMOS1_PCLK                                                                   ; 1364     ; 0        ; 0        ; 0        ;
; cmos2_reg_config:cmos_config_1|clock_20k                                     ; CMOS1_PCLK                                                                   ; 5        ; 0        ; 0        ; 0        ;
; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK                                                                   ; 12       ; 0        ; 0        ; 0        ;
; CMOS2_PCLK                                                                   ; CMOS2_PCLK                                                                   ; 1364     ; 0        ; 0        ; 0        ;
; cmos2_reg_config:cmos_config_2|clock_20k                                     ; CMOS2_PCLK                                                                   ; 5        ; 0        ; 0        ; 0        ;
; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK                                                                   ; 12       ; 0        ; 0        ; 0        ;
; CLOCK_50                                                                     ; cmos2_reg_config:cmos_config_1|clock_20k                                     ; 23       ; 0        ; 0        ; 0        ;
; cmos2_reg_config:cmos_config_1|clock_20k                                     ; cmos2_reg_config:cmos_config_1|clock_20k                                     ; 1826     ; 0        ; 0        ; 0        ;
; CLOCK_50                                                                     ; cmos2_reg_config:cmos_config_2|clock_20k                                     ; 23       ; 0        ; 0        ; 0        ;
; cmos2_reg_config:cmos_config_2|clock_20k                                     ; cmos2_reg_config:cmos_config_2|clock_20k                                     ; 1822     ; 0        ; 0        ; 0        ;
; u_clok_pll|altpll_component|auto_generated|pll1|clk[0]                       ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0]                       ; 11595    ; 0        ; 0        ; 0        ;
; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0]                       ; 24       ; 0        ; 0        ; 0        ;
; cmos2_reg_config:cmos_config_1|clock_20k                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1]                       ; 1        ; 1        ; 0        ; 0        ;
; cmos2_reg_config:cmos_config_2|clock_20k                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1]                       ; 1        ; 1        ; 0        ; 0        ;
; u_clok_pll|altpll_component|auto_generated|pll1|clk[1]                       ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1]                       ; 424      ; 0        ; 0        ; 0        ;
; CLOCK_50                                                                     ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 52       ; 0        ; 0        ; 0        ;
; CMOS1_PCLK                                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 12       ; 0        ; 0        ; 0        ;
; CMOS2_PCLK                                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 12       ; 0        ; 0        ; 0        ;
; u_clok_pll|altpll_component|auto_generated|pll1|clk[0]                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 25       ; 0        ; 0        ; 0        ;
; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 23365    ; 0        ; 0        ; 0        ;
+------------------------------------------------------------------------------+------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                                          ;
+------------------------------------------------------------------------------+------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                   ; To Clock                                                                     ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------------------------------+------------------------------------------------------------------------------+----------+----------+----------+----------+
; CLOCK_50                                                                     ; CLOCK_50                                                                     ; 3382     ; 0        ; 0        ; 0        ;
; CMOS1_PCLK                                                                   ; CMOS1_PCLK                                                                   ; 1364     ; 0        ; 0        ; 0        ;
; cmos2_reg_config:cmos_config_1|clock_20k                                     ; CMOS1_PCLK                                                                   ; 5        ; 0        ; 0        ; 0        ;
; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK                                                                   ; 12       ; 0        ; 0        ; 0        ;
; CMOS2_PCLK                                                                   ; CMOS2_PCLK                                                                   ; 1364     ; 0        ; 0        ; 0        ;
; cmos2_reg_config:cmos_config_2|clock_20k                                     ; CMOS2_PCLK                                                                   ; 5        ; 0        ; 0        ; 0        ;
; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK                                                                   ; 12       ; 0        ; 0        ; 0        ;
; CLOCK_50                                                                     ; cmos2_reg_config:cmos_config_1|clock_20k                                     ; 23       ; 0        ; 0        ; 0        ;
; cmos2_reg_config:cmos_config_1|clock_20k                                     ; cmos2_reg_config:cmos_config_1|clock_20k                                     ; 1826     ; 0        ; 0        ; 0        ;
; CLOCK_50                                                                     ; cmos2_reg_config:cmos_config_2|clock_20k                                     ; 23       ; 0        ; 0        ; 0        ;
; cmos2_reg_config:cmos_config_2|clock_20k                                     ; cmos2_reg_config:cmos_config_2|clock_20k                                     ; 1822     ; 0        ; 0        ; 0        ;
; u_clok_pll|altpll_component|auto_generated|pll1|clk[0]                       ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0]                       ; 11595    ; 0        ; 0        ; 0        ;
; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0]                       ; 24       ; 0        ; 0        ; 0        ;
; cmos2_reg_config:cmos_config_1|clock_20k                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1]                       ; 1        ; 1        ; 0        ; 0        ;
; cmos2_reg_config:cmos_config_2|clock_20k                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1]                       ; 1        ; 1        ; 0        ; 0        ;
; u_clok_pll|altpll_component|auto_generated|pll1|clk[1]                       ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1]                       ; 424      ; 0        ; 0        ; 0        ;
; CLOCK_50                                                                     ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 52       ; 0        ; 0        ; 0        ;
; CMOS1_PCLK                                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 12       ; 0        ; 0        ; 0        ;
; CMOS2_PCLK                                                                   ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 12       ; 0        ; 0        ; 0        ;
; u_clok_pll|altpll_component|auto_generated|pll1|clk[0]                       ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 25       ; 0        ; 0        ; 0        ;
; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 23365    ; 0        ; 0        ; 0        ;
+------------------------------------------------------------------------------+------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                                                                      ;
+------------------------------------------------------------------------------+------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                   ; To Clock                                                                     ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------------------------------+------------------------------------------------------------------------------+----------+----------+----------+----------+
; CLOCK_50                                                                     ; CMOS1_PCLK                                                                   ; 32       ; 0        ; 0        ; 0        ;
; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK                                                                   ; 128      ; 0        ; 0        ; 0        ;
; CLOCK_50                                                                     ; CMOS2_PCLK                                                                   ; 32       ; 0        ; 0        ; 0        ;
; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK                                                                   ; 128      ; 0        ; 0        ; 0        ;
; CLOCK_50                                                                     ; cmos2_reg_config:cmos_config_1|clock_20k                                     ; 23       ; 0        ; 0        ; 0        ;
; CLOCK_50                                                                     ; cmos2_reg_config:cmos_config_2|clock_20k                                     ; 23       ; 0        ; 0        ; 0        ;
; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0]                       ; 140      ; 0        ; 0        ; 0        ;
; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0]                       ; 144      ; 0        ; 0        ; 0        ;
; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1]                       ; 18       ; 0        ; 0        ; 0        ;
; CLOCK_50                                                                     ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 86       ; 0        ; 0        ; 0        ;
; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 548      ; 0        ; 0        ; 0        ;
+------------------------------------------------------------------------------+------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                                                                       ;
+------------------------------------------------------------------------------+------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                   ; To Clock                                                                     ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------------------------------+------------------------------------------------------------------------------+----------+----------+----------+----------+
; CLOCK_50                                                                     ; CMOS1_PCLK                                                                   ; 32       ; 0        ; 0        ; 0        ;
; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS1_PCLK                                                                   ; 128      ; 0        ; 0        ; 0        ;
; CLOCK_50                                                                     ; CMOS2_PCLK                                                                   ; 32       ; 0        ; 0        ; 0        ;
; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; CMOS2_PCLK                                                                   ; 128      ; 0        ; 0        ; 0        ;
; CLOCK_50                                                                     ; cmos2_reg_config:cmos_config_1|clock_20k                                     ; 23       ; 0        ; 0        ; 0        ;
; CLOCK_50                                                                     ; cmos2_reg_config:cmos_config_2|clock_20k                                     ; 23       ; 0        ; 0        ; 0        ;
; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0]                       ; 140      ; 0        ; 0        ; 0        ;
; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0]                       ; 144      ; 0        ; 0        ; 0        ;
; CLOCK_50                                                                     ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1]                       ; 18       ; 0        ; 0        ; 0        ;
; CLOCK_50                                                                     ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 86       ; 0        ; 0        ; 0        ;
; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 548      ; 0        ; 0        ; 0        ;
+------------------------------------------------------------------------------+------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 38    ; 38   ;
; Unconstrained Input Port Paths  ; 533   ; 533  ;
; Unconstrained Output Ports      ; 76    ; 76   ;
; Unconstrained Output Port Paths ; 470   ; 470  ;
+---------------------------------+-------+------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                                                                  ;
+------------------------------------------------------------------------------+------------------------------------------------------------------------------+-----------+-------------+
; Target                                                                       ; Clock                                                                        ; Type      ; Status      ;
+------------------------------------------------------------------------------+------------------------------------------------------------------------------+-----------+-------------+
; CLOCK_50                                                                     ; CLOCK_50                                                                     ; Base      ; Constrained ;
; CMOS1_PCLK                                                                   ; CMOS1_PCLK                                                                   ; Base      ; Constrained ;
; CMOS2_PCLK                                                                   ; CMOS2_PCLK                                                                   ; Base      ; Constrained ;
; cmos2_reg_config:cmos_config_1|clock_20k                                     ; cmos2_reg_config:cmos_config_1|clock_20k                                     ; Base      ; Constrained ;
; cmos2_reg_config:cmos_config_2|clock_20k                                     ; cmos2_reg_config:cmos_config_2|clock_20k                                     ; Base      ; Constrained ;
; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained ;
; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[1] ; u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[1] ; Generated ; Constrained ;
; u_clok_pll|altpll_component|auto_generated|pll1|clk[0]                       ; u_clok_pll|altpll_component|auto_generated|pll1|clk[0]                       ; Generated ; Constrained ;
; u_clok_pll|altpll_component|auto_generated|pll1|clk[1]                       ; u_clok_pll|altpll_component|auto_generated|pll1|clk[1]                       ; Generated ; Constrained ;
+------------------------------------------------------------------------------+------------------------------------------------------------------------------+-----------+-------------+


+----------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                          ;
+-------------+--------------------------------------------------------------------------------------+
; Input Port  ; Comment                                                                              ;
+-------------+--------------------------------------------------------------------------------------+
; CMOS1_D[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; CMOS1_D[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; CMOS1_D[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; CMOS1_D[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; CMOS1_D[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; CMOS1_D[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; CMOS1_D[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; CMOS1_D[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; CMOS1_HREF  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; CMOS1_VSYNC ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; CMOS2_D[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; CMOS2_D[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; CMOS2_D[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; CMOS2_D[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; CMOS2_D[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; CMOS2_D[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; CMOS2_D[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; CMOS2_D[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; CMOS2_HREF  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; CMOS2_VSYNC ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[9]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[10] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[11] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[12] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[13] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[14] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[15] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; RST_N       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iKEY        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                            ;
+---------------+---------------------------------------------------------------------------------------+
; Output Port   ; Comment                                                                               ;
+---------------+---------------------------------------------------------------------------------------+
; CMOS1_RESET   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; CMOS1_SCL     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; CMOS1_SDA     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; CMOS2_RESET   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; CMOS2_SCL     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; CMOS2_SDA     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DIG[0]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DIG[1]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DIG[2]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DIG[3]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DIG[4]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DIG[5]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DIG[6]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DIG[7]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_BA_0     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_BA_1     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_CAS_N    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_CKE      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_CLK      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_CS_N     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[4]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[5]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[6]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[7]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[8]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[9]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[10]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[11]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[12]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[13]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[14]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[15]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_LDQM     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_RAS_N    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_UDQM     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_WE_N     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SEL[0]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SEL[1]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SEL[2]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SEL[3]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SEL[4]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SEL[5]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[3]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[4]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[3]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[4]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[5]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_HS        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[3]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[4]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_VS        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------+---------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                          ;
+-------------+--------------------------------------------------------------------------------------+
; Input Port  ; Comment                                                                              ;
+-------------+--------------------------------------------------------------------------------------+
; CMOS1_D[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; CMOS1_D[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; CMOS1_D[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; CMOS1_D[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; CMOS1_D[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; CMOS1_D[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; CMOS1_D[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; CMOS1_D[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; CMOS1_HREF  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; CMOS1_VSYNC ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; CMOS2_D[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; CMOS2_D[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; CMOS2_D[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; CMOS2_D[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; CMOS2_D[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; CMOS2_D[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; CMOS2_D[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; CMOS2_D[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; CMOS2_HREF  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; CMOS2_VSYNC ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[9]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[10] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[11] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[12] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[13] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[14] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[15] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; RST_N       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iKEY        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                            ;
+---------------+---------------------------------------------------------------------------------------+
; Output Port   ; Comment                                                                               ;
+---------------+---------------------------------------------------------------------------------------+
; CMOS1_RESET   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; CMOS1_SCL     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; CMOS1_SDA     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; CMOS2_RESET   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; CMOS2_SCL     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; CMOS2_SDA     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DIG[0]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DIG[1]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DIG[2]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DIG[3]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DIG[4]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DIG[5]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DIG[6]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DIG[7]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_BA_0     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_BA_1     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_CAS_N    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_CKE      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_CLK      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_CS_N     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[4]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[5]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[6]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[7]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[8]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[9]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[10]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[11]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[12]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[13]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[14]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[15]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_LDQM     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_RAS_N    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_UDQM     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_WE_N     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SEL[0]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SEL[1]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SEL[2]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SEL[3]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SEL[4]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SEL[5]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[3]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[4]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[3]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[4]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[5]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_HS        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[3]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[4]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_VS        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition
    Info: Processing started: Thu Apr 14 21:56:29 2022
Info: Command: quartus_sta OV5640 -c OV5640
Info: qsta_default_script.tcl version: #2
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity dcfifo_gbo1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_se9:dffpipe16|dffe17a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_re9:dffpipe13|dffe14a* 
Critical Warning (332012): Synopsys Design Constraints File file not found: 'OV5640.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name CLOCK_50 CLOCK_50
    Info (332110): create_generated_clock -source {u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 2 -duty_cycle 50.00 -name {u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]} {u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 2 -phase -108.00 -duty_cycle 50.00 -name {u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[1]} {u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[1]}
    Info (332110): create_generated_clock -source {u_clok_pll|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 280 -multiply_by 141 -duty_cycle 50.00 -name {u_clok_pll|altpll_component|auto_generated|pll1|clk[0]} {u_clok_pll|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {u_clok_pll|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 98 -multiply_by 47 -duty_cycle 50.00 -name {u_clok_pll|altpll_component|auto_generated|pll1|clk[1]} {u_clok_pll|altpll_component|auto_generated|pll1|clk[1]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name CMOS2_PCLK CMOS2_PCLK
    Info (332105): create_clock -period 1.000 -name cmos2_reg_config:cmos_config_2|clock_20k cmos2_reg_config:cmos_config_2|clock_20k
    Info (332105): create_clock -period 1.000 -name CMOS1_PCLK CMOS1_PCLK
    Info (332105): create_clock -period 1.000 -name cmos2_reg_config:cmos_config_1|clock_20k cmos2_reg_config:cmos_config_1|clock_20k
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -4.177
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.177            -139.809 cmos2_reg_config:cmos_config_2|clock_20k 
    Info (332119):    -3.981            -143.171 cmos2_reg_config:cmos_config_1|clock_20k 
    Info (332119):    -3.662            -185.376 CMOS2_PCLK 
    Info (332119):    -3.215            -172.520 CMOS1_PCLK 
    Info (332119):    -2.205              -2.205 u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.265               0.000 u_clok_pll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    12.923               0.000 CLOCK_50 
    Info (332119):    32.096               0.000 u_clok_pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is -1.064
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.064              -2.126 u_clok_pll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.389               0.000 CMOS2_PCLK 
    Info (332119):     0.420               0.000 u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.447               0.000 u_clok_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.452               0.000 cmos2_reg_config:cmos_config_2|clock_20k 
    Info (332119):     0.453               0.000 CLOCK_50 
    Info (332119):     0.453               0.000 cmos2_reg_config:cmos_config_1|clock_20k 
    Info (332119):     0.480               0.000 CMOS1_PCLK 
Info (332146): Worst-case recovery slack is -4.851
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.851            -835.355 u_clok_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -3.634             -59.939 u_clok_pll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    -3.011            -205.147 CMOS1_PCLK 
    Info (332119):    -2.802            -212.994 CMOS2_PCLK 
    Info (332119):    -1.004             -17.554 cmos2_reg_config:cmos_config_2|clock_20k 
    Info (332119):    -0.911             -14.442 cmos2_reg_config:cmos_config_1|clock_20k 
    Info (332119):     4.167               0.000 u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case removal slack is 0.831
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.831               0.000 cmos2_reg_config:cmos_config_1|clock_20k 
    Info (332119):     1.037               0.000 cmos2_reg_config:cmos_config_2|clock_20k 
    Info (332119):     1.481               0.000 CMOS1_PCLK 
    Info (332119):     1.600               0.000 CMOS2_PCLK 
    Info (332119):     1.949               0.000 u_clok_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     2.630               0.000 u_clok_pll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     2.863               0.000 u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is -3.201
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.201            -184.164 CMOS1_PCLK 
    Info (332119):    -3.201            -184.164 CMOS2_PCLK 
    Info (332119):    -1.487             -68.402 cmos2_reg_config:cmos_config_1|clock_20k 
    Info (332119):    -1.487             -68.402 cmos2_reg_config:cmos_config_2|clock_20k 
    Info (332119):     4.687               0.000 u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.783               0.000 CLOCK_50 
    Info (332119):    19.554               0.000 u_clok_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    20.556               0.000 u_clok_pll|altpll_component|auto_generated|pll1|clk[1] 
Info (332114): Report Metastability: Found 100 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -3.869
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.869            -127.529 cmos2_reg_config:cmos_config_2|clock_20k 
    Info (332119):    -3.656            -130.218 cmos2_reg_config:cmos_config_1|clock_20k 
    Info (332119):    -3.420            -170.084 CMOS2_PCLK 
    Info (332119):    -2.937            -154.270 CMOS1_PCLK 
    Info (332119):    -1.927              -1.927 u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.319               0.000 u_clok_pll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    13.238               0.000 CLOCK_50 
    Info (332119):    32.440               0.000 u_clok_pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is -1.044
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.044              -2.088 u_clok_pll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.312               0.000 CMOS2_PCLK 
    Info (332119):     0.381               0.000 u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.400               0.000 u_clok_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.401               0.000 cmos2_reg_config:cmos_config_1|clock_20k 
    Info (332119):     0.401               0.000 cmos2_reg_config:cmos_config_2|clock_20k 
    Info (332119):     0.402               0.000 CLOCK_50 
    Info (332119):     0.430               0.000 CMOS1_PCLK 
Info (332146): Worst-case recovery slack is -4.357
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.357            -768.322 u_clok_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -3.296             -54.035 u_clok_pll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    -2.844            -184.717 CMOS1_PCLK 
    Info (332119):    -2.622            -191.240 CMOS2_PCLK 
    Info (332119):    -0.849             -13.872 cmos2_reg_config:cmos_config_2|clock_20k 
    Info (332119):    -0.770             -11.422 cmos2_reg_config:cmos_config_1|clock_20k 
    Info (332119):     4.539               0.000 u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case removal slack is 0.707
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.707               0.000 cmos2_reg_config:cmos_config_1|clock_20k 
    Info (332119):     0.856               0.000 cmos2_reg_config:cmos_config_2|clock_20k 
    Info (332119):     1.210               0.000 CMOS1_PCLK 
    Info (332119):     1.320               0.000 CMOS2_PCLK 
    Info (332119):     1.871               0.000 u_clok_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     2.315               0.000 u_clok_pll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     2.603               0.000 u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is -3.201
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.201            -185.739 CMOS2_PCLK 
    Info (332119):    -3.201            -185.104 CMOS1_PCLK 
    Info (332119):    -1.487             -68.402 cmos2_reg_config:cmos_config_1|clock_20k 
    Info (332119):    -1.487             -68.402 cmos2_reg_config:cmos_config_2|clock_20k 
    Info (332119):     4.666               0.000 u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.773               0.000 CLOCK_50 
    Info (332119):    19.533               0.000 u_clok_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    20.525               0.000 u_clok_pll|altpll_component|auto_generated|pll1|clk[1] 
Info (332114): Report Metastability: Found 100 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -1.235
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.235             -33.491 cmos2_reg_config:cmos_config_2|clock_20k 
    Info (332119):    -1.217             -36.827 cmos2_reg_config:cmos_config_1|clock_20k 
    Info (332119):    -1.096              -1.096 u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -0.986             -32.710 CMOS2_PCLK 
    Info (332119):    -0.791             -30.780 CMOS1_PCLK 
    Info (332119):     0.061               0.000 u_clok_pll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    16.648               0.000 CLOCK_50 
    Info (332119):    36.416               0.000 u_clok_pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is -0.513
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.513              -1.025 u_clok_pll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.145               0.000 u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.150               0.000 CMOS2_PCLK 
    Info (332119):     0.154               0.000 u_clok_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.165               0.000 CMOS1_PCLK 
    Info (332119):     0.186               0.000 CLOCK_50 
    Info (332119):     0.186               0.000 cmos2_reg_config:cmos_config_2|clock_20k 
    Info (332119):     0.187               0.000 cmos2_reg_config:cmos_config_1|clock_20k 
Info (332146): Worst-case recovery slack is -2.191
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.191            -376.842 u_clok_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -1.508             -24.838 u_clok_pll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    -0.885             -50.460 CMOS1_PCLK 
    Info (332119):    -0.840             -51.358 CMOS2_PCLK 
    Info (332119):    -0.001              -0.001 cmos2_reg_config:cmos_config_2|clock_20k 
    Info (332119):     0.081               0.000 cmos2_reg_config:cmos_config_1|clock_20k 
    Info (332119):     7.242               0.000 u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case removal slack is 0.339
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.339               0.000 cmos2_reg_config:cmos_config_1|clock_20k 
    Info (332119):     0.480               0.000 cmos2_reg_config:cmos_config_2|clock_20k 
    Info (332119):     0.638               0.000 CMOS1_PCLK 
    Info (332119):     0.698               0.000 CMOS2_PCLK 
    Info (332119):     0.706               0.000 u_clok_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     1.140               0.000 u_clok_pll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     1.278               0.000 u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -125.206 CMOS1_PCLK 
    Info (332119):    -3.000            -123.888 CMOS2_PCLK 
    Info (332119):    -1.000             -46.000 cmos2_reg_config:cmos_config_1|clock_20k 
    Info (332119):    -1.000             -46.000 cmos2_reg_config:cmos_config_2|clock_20k 
    Info (332119):     4.734               0.000 u_Sdram_Control_4Port|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.435               0.000 CLOCK_50 
    Info (332119):    19.593               0.000 u_clok_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    20.622               0.000 u_clok_pll|altpll_component|auto_generated|pll1|clk[1] 
Info (332114): Report Metastability: Found 100 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4793 megabytes
    Info: Processing ended: Thu Apr 14 21:56:33 2022
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:05


