Warning (10268): Verilog HDL information at my_yima_7d.v(16): always construct contains both blocking and non-blocking assignments File: D:/ShuDianShiYan/YiMa_7D/my_yima_7d.v Line: 16
