--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml lab5_top.twx lab5_top.ncd -o lab5_top.twr lab5_top.pcf -ucf
lab5top.ucf

Design file:              lab5_top.ncd
Physical constraint file: lab5_top.pcf
Device,package,speed:     xc7z020,clg484,C,-3 (PRELIMINARY 1.08 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 8325124595 paths analyzed, 2150 endpoints analyzed, 157 failing endpoints
 157 timing errors detected. (157 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  13.776ns.
--------------------------------------------------------------------------------

Paths for end point Madd_n0052_Madd1 (DSP48_X3Y8.PCIN0), 166879672 paths
--------------------------------------------------------------------------------
Slack (setup path):     -2.649ns (requirement - (data path - clock path skew + uncertainty))
  Source:               wd_top/sample_ram/Mram_RAM (RAM)
  Destination:          Madd_n0052_Madd1 (DSP)
  Requirement:          10.000ns
  Data Path Delay:      12.601ns (Levels of Logic = 11)
  Clock Path Skew:      -0.013ns (0.722 - 0.735)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: wd_top/sample_ram/Mram_RAM to Madd_n0052_Madd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB18_X4Y10.DO17    Trcko_DOB             1.846   wd_top/sample_ram/Mram_RAM
                                                       wd_top/sample_ram/Mram_RAM
    SLICE_X91Y27.D5      net (fanout=4)        0.875   wd_top/read_sample<1>
    SLICE_X91Y27.CMUX    Topdc                 0.408   N146
                                                       wd_top/wd/last_value[7]_trans_y[7]_LessThan_14_o2_F
                                                       wd_top/wd/last_value[7]_trans_y[7]_LessThan_14_o2
    SLICE_X91Y26.A5      net (fanout=4)        0.818   wd_top/wd/last_value[7]_trans_y[7]_LessThan_14_o1
    SLICE_X91Y26.A       Tilo                  0.097   wd_top/wd/last_read_value/q<0>
                                                       wd_top/wd/valid_pixel30_SW0
    SLICE_X91Y25.A5      net (fanout=2)        0.833   N145
    SLICE_X91Y25.A       Tilo                  0.097   wd_top/wd/new_y/q<9>
                                                       wd_top/wd/valid_pixel30_1
    SLICE_X95Y25.B6      net (fanout=1)        0.580   wd_top/wd/valid_pixel301
    SLICE_X95Y25.B       Tilo                  0.097   Maddsub_PWR_1_o_b[7]_MuLt_6_OUT_Madd_cy<3>
                                                       wd_top/wd/valid_pixel36
    SLICE_X93Y23.AX      net (fanout=102)      0.596   Maddsub_PWR_1_o_r[7]_MuLt_9_OUT_Madd4_lut<12>
    SLICE_X93Y23.COUT    Taxcy                 0.392   Mmult_PWR_1_o_g[7]_MuLt_13_OUT_Madd2_cy<6>
                                                       Mmult_PWR_1_o_g[7]_MuLt_13_OUT_Madd2_cy<6>
    SLICE_X93Y24.CIN     net (fanout=1)        0.000   Mmult_PWR_1_o_g[7]_MuLt_13_OUT_Madd2_cy<6>
    SLICE_X93Y24.BMUX    Tcinb                 0.358   Mmult_PWR_1_o_g[7]_MuLt_13_OUT_Madd2_cy<10>
                                                       Mmult_PWR_1_o_g[7]_MuLt_13_OUT_Madd2_cy<10>
    SLICE_X92Y21.D6      net (fanout=2)        0.484   Mmult_PWR_1_o_g[7]_MuLt_13_OUT_Madd_82
    SLICE_X92Y21.COUT    Topcyd                0.381   Mmult_PWR_1_o_g[7]_MuLt_13_OUT_Madd3_cy<8>
                                                       Mmult_PWR_1_o_g[7]_MuLt_13_OUT_Madd3_lut<8>
                                                       Mmult_PWR_1_o_g[7]_MuLt_13_OUT_Madd3_cy<8>
    SLICE_X92Y22.CIN     net (fanout=1)        0.000   Mmult_PWR_1_o_g[7]_MuLt_13_OUT_Madd3_cy<8>
    SLICE_X92Y22.COUT    Tbyp                  0.092   Mmult_PWR_1_o_g[7]_MuLt_13_OUT_Madd3_cy<12>
                                                       Mmult_PWR_1_o_g[7]_MuLt_13_OUT_Madd3_cy<12>
    SLICE_X92Y23.CIN     net (fanout=1)        0.000   Mmult_PWR_1_o_g[7]_MuLt_13_OUT_Madd3_cy<12>
    SLICE_X92Y23.BMUX    Tcinb                 0.342   PWR_1_o_g[7]_MuLt_13_OUT<15>
                                                       Mmult_PWR_1_o_g[7]_MuLt_13_OUT_Madd3_xor<15>
    DSP48_X3Y6.C14       net (fanout=1)        0.547   PWR_1_o_g[7]_MuLt_13_OUT<14>
    DSP48_X3Y6.PCOUT0    Tdspdo_C_PCOUT        1.474   Maddsub_PWR_1_o_b[7]_MuLt_12_OUT
                                                       Maddsub_PWR_1_o_b[7]_MuLt_12_OUT
    DSP48_X3Y7.PCIN0     net (fanout=1)        0.002   Maddsub_PWR_1_o_b[7]_MuLt_12_OUT_PCOUT_to_Maddsub_PWR_1_o_r[7]_MuLt_15_OUT_PCIN_0
    DSP48_X3Y7.PCOUT0    Tdspdo_PCIN_PCOUT     1.255   Maddsub_PWR_1_o_r[7]_MuLt_15_OUT
                                                       Maddsub_PWR_1_o_r[7]_MuLt_15_OUT
    DSP48_X3Y8.PCIN0     net (fanout=1)        0.002   Maddsub_PWR_1_o_r[7]_MuLt_15_OUT_PCOUT_to_Madd_n0052_Madd1_PCIN_0
    DSP48_X3Y8.CLK       Tdspdck_PCIN_PREG     1.025   Madd_n0052_Madd1
                                                       Madd_n0052_Madd1
    -------------------------------------------------  ---------------------------
    Total                                     12.601ns (7.864ns logic, 4.737ns route)
                                                       (62.4% logic, 37.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.649ns (requirement - (data path - clock path skew + uncertainty))
  Source:               wd_top/sample_ram/Mram_RAM (RAM)
  Destination:          Madd_n0052_Madd1 (DSP)
  Requirement:          10.000ns
  Data Path Delay:      12.601ns (Levels of Logic = 11)
  Clock Path Skew:      -0.013ns (0.722 - 0.735)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: wd_top/sample_ram/Mram_RAM to Madd_n0052_Madd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB18_X4Y10.DO17    Trcko_DOB             1.846   wd_top/sample_ram/Mram_RAM
                                                       wd_top/sample_ram/Mram_RAM
    SLICE_X91Y27.D5      net (fanout=4)        0.875   wd_top/read_sample<1>
    SLICE_X91Y27.CMUX    Topdc                 0.408   N146
                                                       wd_top/wd/last_value[7]_trans_y[7]_LessThan_14_o2_F
                                                       wd_top/wd/last_value[7]_trans_y[7]_LessThan_14_o2
    SLICE_X91Y26.A5      net (fanout=4)        0.818   wd_top/wd/last_value[7]_trans_y[7]_LessThan_14_o1
    SLICE_X91Y26.A       Tilo                  0.097   wd_top/wd/last_read_value/q<0>
                                                       wd_top/wd/valid_pixel30_SW0
    SLICE_X91Y25.A5      net (fanout=2)        0.833   N145
    SLICE_X91Y25.A       Tilo                  0.097   wd_top/wd/new_y/q<9>
                                                       wd_top/wd/valid_pixel30_1
    SLICE_X95Y25.B6      net (fanout=1)        0.580   wd_top/wd/valid_pixel301
    SLICE_X95Y25.B       Tilo                  0.097   Maddsub_PWR_1_o_b[7]_MuLt_6_OUT_Madd_cy<3>
                                                       wd_top/wd/valid_pixel36
    SLICE_X93Y23.AX      net (fanout=102)      0.596   Maddsub_PWR_1_o_r[7]_MuLt_9_OUT_Madd4_lut<12>
    SLICE_X93Y23.COUT    Taxcy                 0.392   Mmult_PWR_1_o_g[7]_MuLt_13_OUT_Madd2_cy<6>
                                                       Mmult_PWR_1_o_g[7]_MuLt_13_OUT_Madd2_cy<6>
    SLICE_X93Y24.CIN     net (fanout=1)        0.000   Mmult_PWR_1_o_g[7]_MuLt_13_OUT_Madd2_cy<6>
    SLICE_X93Y24.BMUX    Tcinb                 0.358   Mmult_PWR_1_o_g[7]_MuLt_13_OUT_Madd2_cy<10>
                                                       Mmult_PWR_1_o_g[7]_MuLt_13_OUT_Madd2_cy<10>
    SLICE_X92Y21.D6      net (fanout=2)        0.484   Mmult_PWR_1_o_g[7]_MuLt_13_OUT_Madd_82
    SLICE_X92Y21.COUT    Topcyd                0.381   Mmult_PWR_1_o_g[7]_MuLt_13_OUT_Madd3_cy<8>
                                                       Mmult_PWR_1_o_g[7]_MuLt_13_OUT_Madd3_lut<8>
                                                       Mmult_PWR_1_o_g[7]_MuLt_13_OUT_Madd3_cy<8>
    SLICE_X92Y22.CIN     net (fanout=1)        0.000   Mmult_PWR_1_o_g[7]_MuLt_13_OUT_Madd3_cy<8>
    SLICE_X92Y22.COUT    Tbyp                  0.092   Mmult_PWR_1_o_g[7]_MuLt_13_OUT_Madd3_cy<12>
                                                       Mmult_PWR_1_o_g[7]_MuLt_13_OUT_Madd3_cy<12>
    SLICE_X92Y23.CIN     net (fanout=1)        0.000   Mmult_PWR_1_o_g[7]_MuLt_13_OUT_Madd3_cy<12>
    SLICE_X92Y23.BMUX    Tcinb                 0.342   PWR_1_o_g[7]_MuLt_13_OUT<15>
                                                       Mmult_PWR_1_o_g[7]_MuLt_13_OUT_Madd3_xor<15>
    DSP48_X3Y6.C14       net (fanout=1)        0.547   PWR_1_o_g[7]_MuLt_13_OUT<14>
    DSP48_X3Y6.PCOUT9    Tdspdo_C_PCOUT        1.474   Maddsub_PWR_1_o_b[7]_MuLt_12_OUT
                                                       Maddsub_PWR_1_o_b[7]_MuLt_12_OUT
    DSP48_X3Y7.PCIN9     net (fanout=1)        0.002   Maddsub_PWR_1_o_b[7]_MuLt_12_OUT_PCOUT_to_Maddsub_PWR_1_o_r[7]_MuLt_15_OUT_PCIN_9
    DSP48_X3Y7.PCOUT0    Tdspdo_PCIN_PCOUT     1.255   Maddsub_PWR_1_o_r[7]_MuLt_15_OUT
                                                       Maddsub_PWR_1_o_r[7]_MuLt_15_OUT
    DSP48_X3Y8.PCIN0     net (fanout=1)        0.002   Maddsub_PWR_1_o_r[7]_MuLt_15_OUT_PCOUT_to_Madd_n0052_Madd1_PCIN_0
    DSP48_X3Y8.CLK       Tdspdck_PCIN_PREG     1.025   Madd_n0052_Madd1
                                                       Madd_n0052_Madd1
    -------------------------------------------------  ---------------------------
    Total                                     12.601ns (7.864ns logic, 4.737ns route)
                                                       (62.4% logic, 37.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.649ns (requirement - (data path - clock path skew + uncertainty))
  Source:               wd_top/sample_ram/Mram_RAM (RAM)
  Destination:          Madd_n0052_Madd1 (DSP)
  Requirement:          10.000ns
  Data Path Delay:      12.601ns (Levels of Logic = 11)
  Clock Path Skew:      -0.013ns (0.722 - 0.735)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: wd_top/sample_ram/Mram_RAM to Madd_n0052_Madd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB18_X4Y10.DO17    Trcko_DOB             1.846   wd_top/sample_ram/Mram_RAM
                                                       wd_top/sample_ram/Mram_RAM
    SLICE_X91Y27.D5      net (fanout=4)        0.875   wd_top/read_sample<1>
    SLICE_X91Y27.CMUX    Topdc                 0.408   N146
                                                       wd_top/wd/last_value[7]_trans_y[7]_LessThan_14_o2_F
                                                       wd_top/wd/last_value[7]_trans_y[7]_LessThan_14_o2
    SLICE_X91Y26.A5      net (fanout=4)        0.818   wd_top/wd/last_value[7]_trans_y[7]_LessThan_14_o1
    SLICE_X91Y26.A       Tilo                  0.097   wd_top/wd/last_read_value/q<0>
                                                       wd_top/wd/valid_pixel30_SW0
    SLICE_X91Y25.A5      net (fanout=2)        0.833   N145
    SLICE_X91Y25.A       Tilo                  0.097   wd_top/wd/new_y/q<9>
                                                       wd_top/wd/valid_pixel30_1
    SLICE_X95Y25.B6      net (fanout=1)        0.580   wd_top/wd/valid_pixel301
    SLICE_X95Y25.B       Tilo                  0.097   Maddsub_PWR_1_o_b[7]_MuLt_6_OUT_Madd_cy<3>
                                                       wd_top/wd/valid_pixel36
    SLICE_X93Y23.AX      net (fanout=102)      0.596   Maddsub_PWR_1_o_r[7]_MuLt_9_OUT_Madd4_lut<12>
    SLICE_X93Y23.COUT    Taxcy                 0.392   Mmult_PWR_1_o_g[7]_MuLt_13_OUT_Madd2_cy<6>
                                                       Mmult_PWR_1_o_g[7]_MuLt_13_OUT_Madd2_cy<6>
    SLICE_X93Y24.CIN     net (fanout=1)        0.000   Mmult_PWR_1_o_g[7]_MuLt_13_OUT_Madd2_cy<6>
    SLICE_X93Y24.BMUX    Tcinb                 0.358   Mmult_PWR_1_o_g[7]_MuLt_13_OUT_Madd2_cy<10>
                                                       Mmult_PWR_1_o_g[7]_MuLt_13_OUT_Madd2_cy<10>
    SLICE_X92Y21.D6      net (fanout=2)        0.484   Mmult_PWR_1_o_g[7]_MuLt_13_OUT_Madd_82
    SLICE_X92Y21.COUT    Topcyd                0.381   Mmult_PWR_1_o_g[7]_MuLt_13_OUT_Madd3_cy<8>
                                                       Mmult_PWR_1_o_g[7]_MuLt_13_OUT_Madd3_lut<8>
                                                       Mmult_PWR_1_o_g[7]_MuLt_13_OUT_Madd3_cy<8>
    SLICE_X92Y22.CIN     net (fanout=1)        0.000   Mmult_PWR_1_o_g[7]_MuLt_13_OUT_Madd3_cy<8>
    SLICE_X92Y22.COUT    Tbyp                  0.092   Mmult_PWR_1_o_g[7]_MuLt_13_OUT_Madd3_cy<12>
                                                       Mmult_PWR_1_o_g[7]_MuLt_13_OUT_Madd3_cy<12>
    SLICE_X92Y23.CIN     net (fanout=1)        0.000   Mmult_PWR_1_o_g[7]_MuLt_13_OUT_Madd3_cy<12>
    SLICE_X92Y23.BMUX    Tcinb                 0.342   PWR_1_o_g[7]_MuLt_13_OUT<15>
                                                       Mmult_PWR_1_o_g[7]_MuLt_13_OUT_Madd3_xor<15>
    DSP48_X3Y6.C14       net (fanout=1)        0.547   PWR_1_o_g[7]_MuLt_13_OUT<14>
    DSP48_X3Y6.PCOUT1    Tdspdo_C_PCOUT        1.474   Maddsub_PWR_1_o_b[7]_MuLt_12_OUT
                                                       Maddsub_PWR_1_o_b[7]_MuLt_12_OUT
    DSP48_X3Y7.PCIN1     net (fanout=1)        0.002   Maddsub_PWR_1_o_b[7]_MuLt_12_OUT_PCOUT_to_Maddsub_PWR_1_o_r[7]_MuLt_15_OUT_PCIN_1
    DSP48_X3Y7.PCOUT0    Tdspdo_PCIN_PCOUT     1.255   Maddsub_PWR_1_o_r[7]_MuLt_15_OUT
                                                       Maddsub_PWR_1_o_r[7]_MuLt_15_OUT
    DSP48_X3Y8.PCIN0     net (fanout=1)        0.002   Maddsub_PWR_1_o_r[7]_MuLt_15_OUT_PCOUT_to_Madd_n0052_Madd1_PCIN_0
    DSP48_X3Y8.CLK       Tdspdck_PCIN_PREG     1.025   Madd_n0052_Madd1
                                                       Madd_n0052_Madd1
    -------------------------------------------------  ---------------------------
    Total                                     12.601ns (7.864ns logic, 4.737ns route)
                                                       (62.4% logic, 37.6% route)

--------------------------------------------------------------------------------

Paths for end point Madd_n0052_Madd1 (DSP48_X3Y8.PCIN1), 166879672 paths
--------------------------------------------------------------------------------
Slack (setup path):     -2.649ns (requirement - (data path - clock path skew + uncertainty))
  Source:               wd_top/sample_ram/Mram_RAM (RAM)
  Destination:          Madd_n0052_Madd1 (DSP)
  Requirement:          10.000ns
  Data Path Delay:      12.601ns (Levels of Logic = 11)
  Clock Path Skew:      -0.013ns (0.722 - 0.735)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: wd_top/sample_ram/Mram_RAM to Madd_n0052_Madd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB18_X4Y10.DO17    Trcko_DOB             1.846   wd_top/sample_ram/Mram_RAM
                                                       wd_top/sample_ram/Mram_RAM
    SLICE_X91Y27.D5      net (fanout=4)        0.875   wd_top/read_sample<1>
    SLICE_X91Y27.CMUX    Topdc                 0.408   N146
                                                       wd_top/wd/last_value[7]_trans_y[7]_LessThan_14_o2_F
                                                       wd_top/wd/last_value[7]_trans_y[7]_LessThan_14_o2
    SLICE_X91Y26.A5      net (fanout=4)        0.818   wd_top/wd/last_value[7]_trans_y[7]_LessThan_14_o1
    SLICE_X91Y26.A       Tilo                  0.097   wd_top/wd/last_read_value/q<0>
                                                       wd_top/wd/valid_pixel30_SW0
    SLICE_X91Y25.A5      net (fanout=2)        0.833   N145
    SLICE_X91Y25.A       Tilo                  0.097   wd_top/wd/new_y/q<9>
                                                       wd_top/wd/valid_pixel30_1
    SLICE_X95Y25.B6      net (fanout=1)        0.580   wd_top/wd/valid_pixel301
    SLICE_X95Y25.B       Tilo                  0.097   Maddsub_PWR_1_o_b[7]_MuLt_6_OUT_Madd_cy<3>
                                                       wd_top/wd/valid_pixel36
    SLICE_X93Y23.AX      net (fanout=102)      0.596   Maddsub_PWR_1_o_r[7]_MuLt_9_OUT_Madd4_lut<12>
    SLICE_X93Y23.COUT    Taxcy                 0.392   Mmult_PWR_1_o_g[7]_MuLt_13_OUT_Madd2_cy<6>
                                                       Mmult_PWR_1_o_g[7]_MuLt_13_OUT_Madd2_cy<6>
    SLICE_X93Y24.CIN     net (fanout=1)        0.000   Mmult_PWR_1_o_g[7]_MuLt_13_OUT_Madd2_cy<6>
    SLICE_X93Y24.BMUX    Tcinb                 0.358   Mmult_PWR_1_o_g[7]_MuLt_13_OUT_Madd2_cy<10>
                                                       Mmult_PWR_1_o_g[7]_MuLt_13_OUT_Madd2_cy<10>
    SLICE_X92Y21.D6      net (fanout=2)        0.484   Mmult_PWR_1_o_g[7]_MuLt_13_OUT_Madd_82
    SLICE_X92Y21.COUT    Topcyd                0.381   Mmult_PWR_1_o_g[7]_MuLt_13_OUT_Madd3_cy<8>
                                                       Mmult_PWR_1_o_g[7]_MuLt_13_OUT_Madd3_lut<8>
                                                       Mmult_PWR_1_o_g[7]_MuLt_13_OUT_Madd3_cy<8>
    SLICE_X92Y22.CIN     net (fanout=1)        0.000   Mmult_PWR_1_o_g[7]_MuLt_13_OUT_Madd3_cy<8>
    SLICE_X92Y22.COUT    Tbyp                  0.092   Mmult_PWR_1_o_g[7]_MuLt_13_OUT_Madd3_cy<12>
                                                       Mmult_PWR_1_o_g[7]_MuLt_13_OUT_Madd3_cy<12>
    SLICE_X92Y23.CIN     net (fanout=1)        0.000   Mmult_PWR_1_o_g[7]_MuLt_13_OUT_Madd3_cy<12>
    SLICE_X92Y23.BMUX    Tcinb                 0.342   PWR_1_o_g[7]_MuLt_13_OUT<15>
                                                       Mmult_PWR_1_o_g[7]_MuLt_13_OUT_Madd3_xor<15>
    DSP48_X3Y6.C14       net (fanout=1)        0.547   PWR_1_o_g[7]_MuLt_13_OUT<14>
    DSP48_X3Y6.PCOUT0    Tdspdo_C_PCOUT        1.474   Maddsub_PWR_1_o_b[7]_MuLt_12_OUT
                                                       Maddsub_PWR_1_o_b[7]_MuLt_12_OUT
    DSP48_X3Y7.PCIN0     net (fanout=1)        0.002   Maddsub_PWR_1_o_b[7]_MuLt_12_OUT_PCOUT_to_Maddsub_PWR_1_o_r[7]_MuLt_15_OUT_PCIN_0
    DSP48_X3Y7.PCOUT1    Tdspdo_PCIN_PCOUT     1.255   Maddsub_PWR_1_o_r[7]_MuLt_15_OUT
                                                       Maddsub_PWR_1_o_r[7]_MuLt_15_OUT
    DSP48_X3Y8.PCIN1     net (fanout=1)        0.002   Maddsub_PWR_1_o_r[7]_MuLt_15_OUT_PCOUT_to_Madd_n0052_Madd1_PCIN_1
    DSP48_X3Y8.CLK       Tdspdck_PCIN_PREG     1.025   Madd_n0052_Madd1
                                                       Madd_n0052_Madd1
    -------------------------------------------------  ---------------------------
    Total                                     12.601ns (7.864ns logic, 4.737ns route)
                                                       (62.4% logic, 37.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.649ns (requirement - (data path - clock path skew + uncertainty))
  Source:               wd_top/sample_ram/Mram_RAM (RAM)
  Destination:          Madd_n0052_Madd1 (DSP)
  Requirement:          10.000ns
  Data Path Delay:      12.601ns (Levels of Logic = 11)
  Clock Path Skew:      -0.013ns (0.722 - 0.735)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: wd_top/sample_ram/Mram_RAM to Madd_n0052_Madd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB18_X4Y10.DO17    Trcko_DOB             1.846   wd_top/sample_ram/Mram_RAM
                                                       wd_top/sample_ram/Mram_RAM
    SLICE_X91Y27.D5      net (fanout=4)        0.875   wd_top/read_sample<1>
    SLICE_X91Y27.CMUX    Topdc                 0.408   N146
                                                       wd_top/wd/last_value[7]_trans_y[7]_LessThan_14_o2_F
                                                       wd_top/wd/last_value[7]_trans_y[7]_LessThan_14_o2
    SLICE_X91Y26.A5      net (fanout=4)        0.818   wd_top/wd/last_value[7]_trans_y[7]_LessThan_14_o1
    SLICE_X91Y26.A       Tilo                  0.097   wd_top/wd/last_read_value/q<0>
                                                       wd_top/wd/valid_pixel30_SW0
    SLICE_X91Y25.A5      net (fanout=2)        0.833   N145
    SLICE_X91Y25.A       Tilo                  0.097   wd_top/wd/new_y/q<9>
                                                       wd_top/wd/valid_pixel30_1
    SLICE_X95Y25.B6      net (fanout=1)        0.580   wd_top/wd/valid_pixel301
    SLICE_X95Y25.B       Tilo                  0.097   Maddsub_PWR_1_o_b[7]_MuLt_6_OUT_Madd_cy<3>
                                                       wd_top/wd/valid_pixel36
    SLICE_X93Y23.AX      net (fanout=102)      0.596   Maddsub_PWR_1_o_r[7]_MuLt_9_OUT_Madd4_lut<12>
    SLICE_X93Y23.COUT    Taxcy                 0.392   Mmult_PWR_1_o_g[7]_MuLt_13_OUT_Madd2_cy<6>
                                                       Mmult_PWR_1_o_g[7]_MuLt_13_OUT_Madd2_cy<6>
    SLICE_X93Y24.CIN     net (fanout=1)        0.000   Mmult_PWR_1_o_g[7]_MuLt_13_OUT_Madd2_cy<6>
    SLICE_X93Y24.BMUX    Tcinb                 0.358   Mmult_PWR_1_o_g[7]_MuLt_13_OUT_Madd2_cy<10>
                                                       Mmult_PWR_1_o_g[7]_MuLt_13_OUT_Madd2_cy<10>
    SLICE_X92Y21.D6      net (fanout=2)        0.484   Mmult_PWR_1_o_g[7]_MuLt_13_OUT_Madd_82
    SLICE_X92Y21.COUT    Topcyd                0.381   Mmult_PWR_1_o_g[7]_MuLt_13_OUT_Madd3_cy<8>
                                                       Mmult_PWR_1_o_g[7]_MuLt_13_OUT_Madd3_lut<8>
                                                       Mmult_PWR_1_o_g[7]_MuLt_13_OUT_Madd3_cy<8>
    SLICE_X92Y22.CIN     net (fanout=1)        0.000   Mmult_PWR_1_o_g[7]_MuLt_13_OUT_Madd3_cy<8>
    SLICE_X92Y22.COUT    Tbyp                  0.092   Mmult_PWR_1_o_g[7]_MuLt_13_OUT_Madd3_cy<12>
                                                       Mmult_PWR_1_o_g[7]_MuLt_13_OUT_Madd3_cy<12>
    SLICE_X92Y23.CIN     net (fanout=1)        0.000   Mmult_PWR_1_o_g[7]_MuLt_13_OUT_Madd3_cy<12>
    SLICE_X92Y23.BMUX    Tcinb                 0.342   PWR_1_o_g[7]_MuLt_13_OUT<15>
                                                       Mmult_PWR_1_o_g[7]_MuLt_13_OUT_Madd3_xor<15>
    DSP48_X3Y6.C14       net (fanout=1)        0.547   PWR_1_o_g[7]_MuLt_13_OUT<14>
    DSP48_X3Y6.PCOUT9    Tdspdo_C_PCOUT        1.474   Maddsub_PWR_1_o_b[7]_MuLt_12_OUT
                                                       Maddsub_PWR_1_o_b[7]_MuLt_12_OUT
    DSP48_X3Y7.PCIN9     net (fanout=1)        0.002   Maddsub_PWR_1_o_b[7]_MuLt_12_OUT_PCOUT_to_Maddsub_PWR_1_o_r[7]_MuLt_15_OUT_PCIN_9
    DSP48_X3Y7.PCOUT1    Tdspdo_PCIN_PCOUT     1.255   Maddsub_PWR_1_o_r[7]_MuLt_15_OUT
                                                       Maddsub_PWR_1_o_r[7]_MuLt_15_OUT
    DSP48_X3Y8.PCIN1     net (fanout=1)        0.002   Maddsub_PWR_1_o_r[7]_MuLt_15_OUT_PCOUT_to_Madd_n0052_Madd1_PCIN_1
    DSP48_X3Y8.CLK       Tdspdck_PCIN_PREG     1.025   Madd_n0052_Madd1
                                                       Madd_n0052_Madd1
    -------------------------------------------------  ---------------------------
    Total                                     12.601ns (7.864ns logic, 4.737ns route)
                                                       (62.4% logic, 37.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.649ns (requirement - (data path - clock path skew + uncertainty))
  Source:               wd_top/sample_ram/Mram_RAM (RAM)
  Destination:          Madd_n0052_Madd1 (DSP)
  Requirement:          10.000ns
  Data Path Delay:      12.601ns (Levels of Logic = 11)
  Clock Path Skew:      -0.013ns (0.722 - 0.735)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: wd_top/sample_ram/Mram_RAM to Madd_n0052_Madd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB18_X4Y10.DO17    Trcko_DOB             1.846   wd_top/sample_ram/Mram_RAM
                                                       wd_top/sample_ram/Mram_RAM
    SLICE_X91Y27.D5      net (fanout=4)        0.875   wd_top/read_sample<1>
    SLICE_X91Y27.CMUX    Topdc                 0.408   N146
                                                       wd_top/wd/last_value[7]_trans_y[7]_LessThan_14_o2_F
                                                       wd_top/wd/last_value[7]_trans_y[7]_LessThan_14_o2
    SLICE_X91Y26.A5      net (fanout=4)        0.818   wd_top/wd/last_value[7]_trans_y[7]_LessThan_14_o1
    SLICE_X91Y26.A       Tilo                  0.097   wd_top/wd/last_read_value/q<0>
                                                       wd_top/wd/valid_pixel30_SW0
    SLICE_X91Y25.A5      net (fanout=2)        0.833   N145
    SLICE_X91Y25.A       Tilo                  0.097   wd_top/wd/new_y/q<9>
                                                       wd_top/wd/valid_pixel30_1
    SLICE_X95Y25.B6      net (fanout=1)        0.580   wd_top/wd/valid_pixel301
    SLICE_X95Y25.B       Tilo                  0.097   Maddsub_PWR_1_o_b[7]_MuLt_6_OUT_Madd_cy<3>
                                                       wd_top/wd/valid_pixel36
    SLICE_X93Y23.AX      net (fanout=102)      0.596   Maddsub_PWR_1_o_r[7]_MuLt_9_OUT_Madd4_lut<12>
    SLICE_X93Y23.COUT    Taxcy                 0.392   Mmult_PWR_1_o_g[7]_MuLt_13_OUT_Madd2_cy<6>
                                                       Mmult_PWR_1_o_g[7]_MuLt_13_OUT_Madd2_cy<6>
    SLICE_X93Y24.CIN     net (fanout=1)        0.000   Mmult_PWR_1_o_g[7]_MuLt_13_OUT_Madd2_cy<6>
    SLICE_X93Y24.BMUX    Tcinb                 0.358   Mmult_PWR_1_o_g[7]_MuLt_13_OUT_Madd2_cy<10>
                                                       Mmult_PWR_1_o_g[7]_MuLt_13_OUT_Madd2_cy<10>
    SLICE_X92Y21.D6      net (fanout=2)        0.484   Mmult_PWR_1_o_g[7]_MuLt_13_OUT_Madd_82
    SLICE_X92Y21.COUT    Topcyd                0.381   Mmult_PWR_1_o_g[7]_MuLt_13_OUT_Madd3_cy<8>
                                                       Mmult_PWR_1_o_g[7]_MuLt_13_OUT_Madd3_lut<8>
                                                       Mmult_PWR_1_o_g[7]_MuLt_13_OUT_Madd3_cy<8>
    SLICE_X92Y22.CIN     net (fanout=1)        0.000   Mmult_PWR_1_o_g[7]_MuLt_13_OUT_Madd3_cy<8>
    SLICE_X92Y22.COUT    Tbyp                  0.092   Mmult_PWR_1_o_g[7]_MuLt_13_OUT_Madd3_cy<12>
                                                       Mmult_PWR_1_o_g[7]_MuLt_13_OUT_Madd3_cy<12>
    SLICE_X92Y23.CIN     net (fanout=1)        0.000   Mmult_PWR_1_o_g[7]_MuLt_13_OUT_Madd3_cy<12>
    SLICE_X92Y23.BMUX    Tcinb                 0.342   PWR_1_o_g[7]_MuLt_13_OUT<15>
                                                       Mmult_PWR_1_o_g[7]_MuLt_13_OUT_Madd3_xor<15>
    DSP48_X3Y6.C14       net (fanout=1)        0.547   PWR_1_o_g[7]_MuLt_13_OUT<14>
    DSP48_X3Y6.PCOUT1    Tdspdo_C_PCOUT        1.474   Maddsub_PWR_1_o_b[7]_MuLt_12_OUT
                                                       Maddsub_PWR_1_o_b[7]_MuLt_12_OUT
    DSP48_X3Y7.PCIN1     net (fanout=1)        0.002   Maddsub_PWR_1_o_b[7]_MuLt_12_OUT_PCOUT_to_Maddsub_PWR_1_o_r[7]_MuLt_15_OUT_PCIN_1
    DSP48_X3Y7.PCOUT1    Tdspdo_PCIN_PCOUT     1.255   Maddsub_PWR_1_o_r[7]_MuLt_15_OUT
                                                       Maddsub_PWR_1_o_r[7]_MuLt_15_OUT
    DSP48_X3Y8.PCIN1     net (fanout=1)        0.002   Maddsub_PWR_1_o_r[7]_MuLt_15_OUT_PCOUT_to_Madd_n0052_Madd1_PCIN_1
    DSP48_X3Y8.CLK       Tdspdck_PCIN_PREG     1.025   Madd_n0052_Madd1
                                                       Madd_n0052_Madd1
    -------------------------------------------------  ---------------------------
    Total                                     12.601ns (7.864ns logic, 4.737ns route)
                                                       (62.4% logic, 37.6% route)

--------------------------------------------------------------------------------

Paths for end point Madd_n0052_Madd1 (DSP48_X3Y8.PCIN10), 166879672 paths
--------------------------------------------------------------------------------
Slack (setup path):     -2.649ns (requirement - (data path - clock path skew + uncertainty))
  Source:               wd_top/sample_ram/Mram_RAM (RAM)
  Destination:          Madd_n0052_Madd1 (DSP)
  Requirement:          10.000ns
  Data Path Delay:      12.601ns (Levels of Logic = 11)
  Clock Path Skew:      -0.013ns (0.722 - 0.735)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: wd_top/sample_ram/Mram_RAM to Madd_n0052_Madd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB18_X4Y10.DO17    Trcko_DOB             1.846   wd_top/sample_ram/Mram_RAM
                                                       wd_top/sample_ram/Mram_RAM
    SLICE_X91Y27.D5      net (fanout=4)        0.875   wd_top/read_sample<1>
    SLICE_X91Y27.CMUX    Topdc                 0.408   N146
                                                       wd_top/wd/last_value[7]_trans_y[7]_LessThan_14_o2_F
                                                       wd_top/wd/last_value[7]_trans_y[7]_LessThan_14_o2
    SLICE_X91Y26.A5      net (fanout=4)        0.818   wd_top/wd/last_value[7]_trans_y[7]_LessThan_14_o1
    SLICE_X91Y26.A       Tilo                  0.097   wd_top/wd/last_read_value/q<0>
                                                       wd_top/wd/valid_pixel30_SW0
    SLICE_X91Y25.A5      net (fanout=2)        0.833   N145
    SLICE_X91Y25.A       Tilo                  0.097   wd_top/wd/new_y/q<9>
                                                       wd_top/wd/valid_pixel30_1
    SLICE_X95Y25.B6      net (fanout=1)        0.580   wd_top/wd/valid_pixel301
    SLICE_X95Y25.B       Tilo                  0.097   Maddsub_PWR_1_o_b[7]_MuLt_6_OUT_Madd_cy<3>
                                                       wd_top/wd/valid_pixel36
    SLICE_X93Y23.AX      net (fanout=102)      0.596   Maddsub_PWR_1_o_r[7]_MuLt_9_OUT_Madd4_lut<12>
    SLICE_X93Y23.COUT    Taxcy                 0.392   Mmult_PWR_1_o_g[7]_MuLt_13_OUT_Madd2_cy<6>
                                                       Mmult_PWR_1_o_g[7]_MuLt_13_OUT_Madd2_cy<6>
    SLICE_X93Y24.CIN     net (fanout=1)        0.000   Mmult_PWR_1_o_g[7]_MuLt_13_OUT_Madd2_cy<6>
    SLICE_X93Y24.BMUX    Tcinb                 0.358   Mmult_PWR_1_o_g[7]_MuLt_13_OUT_Madd2_cy<10>
                                                       Mmult_PWR_1_o_g[7]_MuLt_13_OUT_Madd2_cy<10>
    SLICE_X92Y21.D6      net (fanout=2)        0.484   Mmult_PWR_1_o_g[7]_MuLt_13_OUT_Madd_82
    SLICE_X92Y21.COUT    Topcyd                0.381   Mmult_PWR_1_o_g[7]_MuLt_13_OUT_Madd3_cy<8>
                                                       Mmult_PWR_1_o_g[7]_MuLt_13_OUT_Madd3_lut<8>
                                                       Mmult_PWR_1_o_g[7]_MuLt_13_OUT_Madd3_cy<8>
    SLICE_X92Y22.CIN     net (fanout=1)        0.000   Mmult_PWR_1_o_g[7]_MuLt_13_OUT_Madd3_cy<8>
    SLICE_X92Y22.COUT    Tbyp                  0.092   Mmult_PWR_1_o_g[7]_MuLt_13_OUT_Madd3_cy<12>
                                                       Mmult_PWR_1_o_g[7]_MuLt_13_OUT_Madd3_cy<12>
    SLICE_X92Y23.CIN     net (fanout=1)        0.000   Mmult_PWR_1_o_g[7]_MuLt_13_OUT_Madd3_cy<12>
    SLICE_X92Y23.BMUX    Tcinb                 0.342   PWR_1_o_g[7]_MuLt_13_OUT<15>
                                                       Mmult_PWR_1_o_g[7]_MuLt_13_OUT_Madd3_xor<15>
    DSP48_X3Y6.C14       net (fanout=1)        0.547   PWR_1_o_g[7]_MuLt_13_OUT<14>
    DSP48_X3Y6.PCOUT0    Tdspdo_C_PCOUT        1.474   Maddsub_PWR_1_o_b[7]_MuLt_12_OUT
                                                       Maddsub_PWR_1_o_b[7]_MuLt_12_OUT
    DSP48_X3Y7.PCIN0     net (fanout=1)        0.002   Maddsub_PWR_1_o_b[7]_MuLt_12_OUT_PCOUT_to_Maddsub_PWR_1_o_r[7]_MuLt_15_OUT_PCIN_0
    DSP48_X3Y7.PCOUT10   Tdspdo_PCIN_PCOUT     1.255   Maddsub_PWR_1_o_r[7]_MuLt_15_OUT
                                                       Maddsub_PWR_1_o_r[7]_MuLt_15_OUT
    DSP48_X3Y8.PCIN10    net (fanout=1)        0.002   Maddsub_PWR_1_o_r[7]_MuLt_15_OUT_PCOUT_to_Madd_n0052_Madd1_PCIN_10
    DSP48_X3Y8.CLK       Tdspdck_PCIN_PREG     1.025   Madd_n0052_Madd1
                                                       Madd_n0052_Madd1
    -------------------------------------------------  ---------------------------
    Total                                     12.601ns (7.864ns logic, 4.737ns route)
                                                       (62.4% logic, 37.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.649ns (requirement - (data path - clock path skew + uncertainty))
  Source:               wd_top/sample_ram/Mram_RAM (RAM)
  Destination:          Madd_n0052_Madd1 (DSP)
  Requirement:          10.000ns
  Data Path Delay:      12.601ns (Levels of Logic = 11)
  Clock Path Skew:      -0.013ns (0.722 - 0.735)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: wd_top/sample_ram/Mram_RAM to Madd_n0052_Madd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB18_X4Y10.DO17    Trcko_DOB             1.846   wd_top/sample_ram/Mram_RAM
                                                       wd_top/sample_ram/Mram_RAM
    SLICE_X91Y27.D5      net (fanout=4)        0.875   wd_top/read_sample<1>
    SLICE_X91Y27.CMUX    Topdc                 0.408   N146
                                                       wd_top/wd/last_value[7]_trans_y[7]_LessThan_14_o2_F
                                                       wd_top/wd/last_value[7]_trans_y[7]_LessThan_14_o2
    SLICE_X91Y26.A5      net (fanout=4)        0.818   wd_top/wd/last_value[7]_trans_y[7]_LessThan_14_o1
    SLICE_X91Y26.A       Tilo                  0.097   wd_top/wd/last_read_value/q<0>
                                                       wd_top/wd/valid_pixel30_SW0
    SLICE_X91Y25.A5      net (fanout=2)        0.833   N145
    SLICE_X91Y25.A       Tilo                  0.097   wd_top/wd/new_y/q<9>
                                                       wd_top/wd/valid_pixel30_1
    SLICE_X95Y25.B6      net (fanout=1)        0.580   wd_top/wd/valid_pixel301
    SLICE_X95Y25.B       Tilo                  0.097   Maddsub_PWR_1_o_b[7]_MuLt_6_OUT_Madd_cy<3>
                                                       wd_top/wd/valid_pixel36
    SLICE_X93Y23.AX      net (fanout=102)      0.596   Maddsub_PWR_1_o_r[7]_MuLt_9_OUT_Madd4_lut<12>
    SLICE_X93Y23.COUT    Taxcy                 0.392   Mmult_PWR_1_o_g[7]_MuLt_13_OUT_Madd2_cy<6>
                                                       Mmult_PWR_1_o_g[7]_MuLt_13_OUT_Madd2_cy<6>
    SLICE_X93Y24.CIN     net (fanout=1)        0.000   Mmult_PWR_1_o_g[7]_MuLt_13_OUT_Madd2_cy<6>
    SLICE_X93Y24.BMUX    Tcinb                 0.358   Mmult_PWR_1_o_g[7]_MuLt_13_OUT_Madd2_cy<10>
                                                       Mmult_PWR_1_o_g[7]_MuLt_13_OUT_Madd2_cy<10>
    SLICE_X92Y21.D6      net (fanout=2)        0.484   Mmult_PWR_1_o_g[7]_MuLt_13_OUT_Madd_82
    SLICE_X92Y21.COUT    Topcyd                0.381   Mmult_PWR_1_o_g[7]_MuLt_13_OUT_Madd3_cy<8>
                                                       Mmult_PWR_1_o_g[7]_MuLt_13_OUT_Madd3_lut<8>
                                                       Mmult_PWR_1_o_g[7]_MuLt_13_OUT_Madd3_cy<8>
    SLICE_X92Y22.CIN     net (fanout=1)        0.000   Mmult_PWR_1_o_g[7]_MuLt_13_OUT_Madd3_cy<8>
    SLICE_X92Y22.COUT    Tbyp                  0.092   Mmult_PWR_1_o_g[7]_MuLt_13_OUT_Madd3_cy<12>
                                                       Mmult_PWR_1_o_g[7]_MuLt_13_OUT_Madd3_cy<12>
    SLICE_X92Y23.CIN     net (fanout=1)        0.000   Mmult_PWR_1_o_g[7]_MuLt_13_OUT_Madd3_cy<12>
    SLICE_X92Y23.BMUX    Tcinb                 0.342   PWR_1_o_g[7]_MuLt_13_OUT<15>
                                                       Mmult_PWR_1_o_g[7]_MuLt_13_OUT_Madd3_xor<15>
    DSP48_X3Y6.C14       net (fanout=1)        0.547   PWR_1_o_g[7]_MuLt_13_OUT<14>
    DSP48_X3Y6.PCOUT9    Tdspdo_C_PCOUT        1.474   Maddsub_PWR_1_o_b[7]_MuLt_12_OUT
                                                       Maddsub_PWR_1_o_b[7]_MuLt_12_OUT
    DSP48_X3Y7.PCIN9     net (fanout=1)        0.002   Maddsub_PWR_1_o_b[7]_MuLt_12_OUT_PCOUT_to_Maddsub_PWR_1_o_r[7]_MuLt_15_OUT_PCIN_9
    DSP48_X3Y7.PCOUT10   Tdspdo_PCIN_PCOUT     1.255   Maddsub_PWR_1_o_r[7]_MuLt_15_OUT
                                                       Maddsub_PWR_1_o_r[7]_MuLt_15_OUT
    DSP48_X3Y8.PCIN10    net (fanout=1)        0.002   Maddsub_PWR_1_o_r[7]_MuLt_15_OUT_PCOUT_to_Madd_n0052_Madd1_PCIN_10
    DSP48_X3Y8.CLK       Tdspdck_PCIN_PREG     1.025   Madd_n0052_Madd1
                                                       Madd_n0052_Madd1
    -------------------------------------------------  ---------------------------
    Total                                     12.601ns (7.864ns logic, 4.737ns route)
                                                       (62.4% logic, 37.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.649ns (requirement - (data path - clock path skew + uncertainty))
  Source:               wd_top/sample_ram/Mram_RAM (RAM)
  Destination:          Madd_n0052_Madd1 (DSP)
  Requirement:          10.000ns
  Data Path Delay:      12.601ns (Levels of Logic = 11)
  Clock Path Skew:      -0.013ns (0.722 - 0.735)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: wd_top/sample_ram/Mram_RAM to Madd_n0052_Madd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB18_X4Y10.DO17    Trcko_DOB             1.846   wd_top/sample_ram/Mram_RAM
                                                       wd_top/sample_ram/Mram_RAM
    SLICE_X91Y27.D5      net (fanout=4)        0.875   wd_top/read_sample<1>
    SLICE_X91Y27.CMUX    Topdc                 0.408   N146
                                                       wd_top/wd/last_value[7]_trans_y[7]_LessThan_14_o2_F
                                                       wd_top/wd/last_value[7]_trans_y[7]_LessThan_14_o2
    SLICE_X91Y26.A5      net (fanout=4)        0.818   wd_top/wd/last_value[7]_trans_y[7]_LessThan_14_o1
    SLICE_X91Y26.A       Tilo                  0.097   wd_top/wd/last_read_value/q<0>
                                                       wd_top/wd/valid_pixel30_SW0
    SLICE_X91Y25.A5      net (fanout=2)        0.833   N145
    SLICE_X91Y25.A       Tilo                  0.097   wd_top/wd/new_y/q<9>
                                                       wd_top/wd/valid_pixel30_1
    SLICE_X95Y25.B6      net (fanout=1)        0.580   wd_top/wd/valid_pixel301
    SLICE_X95Y25.B       Tilo                  0.097   Maddsub_PWR_1_o_b[7]_MuLt_6_OUT_Madd_cy<3>
                                                       wd_top/wd/valid_pixel36
    SLICE_X93Y23.AX      net (fanout=102)      0.596   Maddsub_PWR_1_o_r[7]_MuLt_9_OUT_Madd4_lut<12>
    SLICE_X93Y23.COUT    Taxcy                 0.392   Mmult_PWR_1_o_g[7]_MuLt_13_OUT_Madd2_cy<6>
                                                       Mmult_PWR_1_o_g[7]_MuLt_13_OUT_Madd2_cy<6>
    SLICE_X93Y24.CIN     net (fanout=1)        0.000   Mmult_PWR_1_o_g[7]_MuLt_13_OUT_Madd2_cy<6>
    SLICE_X93Y24.BMUX    Tcinb                 0.358   Mmult_PWR_1_o_g[7]_MuLt_13_OUT_Madd2_cy<10>
                                                       Mmult_PWR_1_o_g[7]_MuLt_13_OUT_Madd2_cy<10>
    SLICE_X92Y21.D6      net (fanout=2)        0.484   Mmult_PWR_1_o_g[7]_MuLt_13_OUT_Madd_82
    SLICE_X92Y21.COUT    Topcyd                0.381   Mmult_PWR_1_o_g[7]_MuLt_13_OUT_Madd3_cy<8>
                                                       Mmult_PWR_1_o_g[7]_MuLt_13_OUT_Madd3_lut<8>
                                                       Mmult_PWR_1_o_g[7]_MuLt_13_OUT_Madd3_cy<8>
    SLICE_X92Y22.CIN     net (fanout=1)        0.000   Mmult_PWR_1_o_g[7]_MuLt_13_OUT_Madd3_cy<8>
    SLICE_X92Y22.COUT    Tbyp                  0.092   Mmult_PWR_1_o_g[7]_MuLt_13_OUT_Madd3_cy<12>
                                                       Mmult_PWR_1_o_g[7]_MuLt_13_OUT_Madd3_cy<12>
    SLICE_X92Y23.CIN     net (fanout=1)        0.000   Mmult_PWR_1_o_g[7]_MuLt_13_OUT_Madd3_cy<12>
    SLICE_X92Y23.BMUX    Tcinb                 0.342   PWR_1_o_g[7]_MuLt_13_OUT<15>
                                                       Mmult_PWR_1_o_g[7]_MuLt_13_OUT_Madd3_xor<15>
    DSP48_X3Y6.C14       net (fanout=1)        0.547   PWR_1_o_g[7]_MuLt_13_OUT<14>
    DSP48_X3Y6.PCOUT1    Tdspdo_C_PCOUT        1.474   Maddsub_PWR_1_o_b[7]_MuLt_12_OUT
                                                       Maddsub_PWR_1_o_b[7]_MuLt_12_OUT
    DSP48_X3Y7.PCIN1     net (fanout=1)        0.002   Maddsub_PWR_1_o_b[7]_MuLt_12_OUT_PCOUT_to_Maddsub_PWR_1_o_r[7]_MuLt_15_OUT_PCIN_1
    DSP48_X3Y7.PCOUT10   Tdspdo_PCIN_PCOUT     1.255   Maddsub_PWR_1_o_r[7]_MuLt_15_OUT
                                                       Maddsub_PWR_1_o_r[7]_MuLt_15_OUT
    DSP48_X3Y8.PCIN10    net (fanout=1)        0.002   Maddsub_PWR_1_o_r[7]_MuLt_15_OUT_PCOUT_to_Madd_n0052_Madd1_PCIN_10
    DSP48_X3Y8.CLK       Tdspdck_PCIN_PREG     1.025   Madd_n0052_Madd1
                                                       Madd_n0052_Madd1
    -------------------------------------------------  ---------------------------
    Total                                     12.601ns (7.864ns logic, 4.737ns route)
                                                       (62.4% logic, 37.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk = PERIOD TIMEGRP "clk" 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point music_player/song_reader_lib/Mram_addr[6]_memory[127][11]_wide_mux_1_OUT (RAMB18_X3Y18.ADDRARDADDR6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.118ns (requirement - (clock path skew + uncertainty - data path))
  Source:               music_player/song_reader/increment/q_2 (FF)
  Destination:          music_player/song_reader_lib/Mram_addr[6]_memory[127][11]_wide_mux_1_OUT (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.213ns (Levels of Logic = 0)
  Clock Path Skew:      0.095ns (0.361 - 0.266)
  Source Clock:         clk_IBUF_BUFG rising at 10.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: music_player/song_reader/increment/q_2 to music_player/song_reader_lib/Mram_addr[6]_memory[127][11]_wide_mux_1_OUT
    Location                  Delay type         Delay(ns)  Physical Resource
                                                            Logical Resource(s)
    ------------------------------------------------------  -------------------
    SLICE_X52Y48.BQ           Tcko                  0.141   music_player/song_reader/increment/q<3>
                                                            music_player/song_reader/increment/q_2
    RAMB18_X3Y18.ADDRARDADDR6 net (fanout=4)        0.255   music_player/song_reader/increment/q<2>
    RAMB18_X3Y18.RDCLK        Trckc_ADDRA (-Th)     0.183   music_player/song_reader_lib/Mram_addr[6]_memory[127][11]_wide_mux_1_OUT
                                                            music_player/song_reader_lib/Mram_addr[6]_memory[127][11]_wide_mux_1_OUT
    ------------------------------------------------------  ---------------------------
    Total                                           0.213ns (-0.042ns logic, 0.255ns route)
                                                            (-19.7% logic, 119.7% route)

--------------------------------------------------------------------------------

Paths for end point music_player/song_reader_lib/Mram_addr[6]_memory[127][11]_wide_mux_1_OUT (RAMB18_X3Y18.ADDRARDADDR4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.127ns (requirement - (clock path skew + uncertainty - data path))
  Source:               music_player/song_reader/increment/q_0 (FF)
  Destination:          music_player/song_reader_lib/Mram_addr[6]_memory[127][11]_wide_mux_1_OUT (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.222ns (Levels of Logic = 0)
  Clock Path Skew:      0.095ns (0.361 - 0.266)
  Source Clock:         clk_IBUF_BUFG rising at 10.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: music_player/song_reader/increment/q_0 to music_player/song_reader_lib/Mram_addr[6]_memory[127][11]_wide_mux_1_OUT
    Location                  Delay type         Delay(ns)  Physical Resource
                                                            Logical Resource(s)
    ------------------------------------------------------  -------------------
    SLICE_X52Y48.AQ           Tcko                  0.141   music_player/song_reader/increment/q<3>
                                                            music_player/song_reader/increment/q_0
    RAMB18_X3Y18.ADDRARDADDR4 net (fanout=5)        0.264   music_player/song_reader/increment/q<0>
    RAMB18_X3Y18.RDCLK        Trckc_ADDRA (-Th)     0.183   music_player/song_reader_lib/Mram_addr[6]_memory[127][11]_wide_mux_1_OUT
                                                            music_player/song_reader_lib/Mram_addr[6]_memory[127][11]_wide_mux_1_OUT
    ------------------------------------------------------  ---------------------------
    Total                                           0.222ns (-0.042ns logic, 0.264ns route)
                                                            (-18.9% logic, 118.9% route)

--------------------------------------------------------------------------------

Paths for end point next_button_press_unit/debounce/counter/q_8 (SLICE_X66Y50.CIN), 8 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.128ns (requirement - (clock path skew + uncertainty - data path))
  Source:               next_button_press_unit/debounce/counter/q_7 (FF)
  Destination:          next_button_press_unit/debounce/counter/q_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.395ns (Levels of Logic = 2)
  Clock Path Skew:      0.267ns (0.850 - 0.583)
  Source Clock:         clk_IBUF_BUFG rising at 10.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: next_button_press_unit/debounce/counter/q_7 to next_button_press_unit/debounce/counter/q_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y49.DQ      Tcko                  0.164   next_button_press_unit/debounce/counter/q<7>
                                                       next_button_press_unit/debounce/counter/q_7
    SLICE_X66Y49.D3      net (fanout=3)        0.157   next_button_press_unit/debounce/counter/q<7>
    SLICE_X66Y49.COUT    Topcyd                0.154   next_button_press_unit/debounce/counter/q<7>
                                                       next_button_press_unit/debounce/counter/q<7>_rt
                                                       next_button_press_unit/debounce/counter/Mcount_q_cy<7>
    SLICE_X66Y50.CIN     net (fanout=1)        0.001   next_button_press_unit/debounce/counter/Mcount_q_cy<7>
    SLICE_X66Y50.CLK     Tckcin      (-Th)     0.081   next_button_press_unit/debounce/counter/q<11>
                                                       next_button_press_unit/debounce/counter/Mcount_q_cy<11>
                                                       next_button_press_unit/debounce/counter/q_8
    -------------------------------------------------  ---------------------------
    Total                                      0.395ns (0.237ns logic, 0.158ns route)
                                                       (60.0% logic, 40.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.169ns (requirement - (clock path skew + uncertainty - data path))
  Source:               next_button_press_unit/debounce/counter/q_3 (FF)
  Destination:          next_button_press_unit/debounce/counter/q_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.436ns (Levels of Logic = 3)
  Clock Path Skew:      0.267ns (0.850 - 0.583)
  Source Clock:         clk_IBUF_BUFG rising at 10.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: next_button_press_unit/debounce/counter/q_3 to next_button_press_unit/debounce/counter/q_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y48.DQ      Tcko                  0.164   next_button_press_unit/debounce/counter/q<3>
                                                       next_button_press_unit/debounce/counter/q_3
    SLICE_X66Y48.D3      net (fanout=3)        0.158   next_button_press_unit/debounce/counter/q<3>
    SLICE_X66Y48.COUT    Topcyd                0.154   next_button_press_unit/debounce/counter/q<3>
                                                       next_button_press_unit/debounce/counter/q<3>_rt
                                                       next_button_press_unit/debounce/counter/Mcount_q_cy<3>
    SLICE_X66Y49.CIN     net (fanout=1)        0.000   next_button_press_unit/debounce/counter/Mcount_q_cy<3>
    SLICE_X66Y49.COUT    Tbyp                  0.040   next_button_press_unit/debounce/counter/q<7>
                                                       next_button_press_unit/debounce/counter/Mcount_q_cy<7>
    SLICE_X66Y50.CIN     net (fanout=1)        0.001   next_button_press_unit/debounce/counter/Mcount_q_cy<7>
    SLICE_X66Y50.CLK     Tckcin      (-Th)     0.081   next_button_press_unit/debounce/counter/q<11>
                                                       next_button_press_unit/debounce/counter/Mcount_q_cy<11>
                                                       next_button_press_unit/debounce/counter/q_8
    -------------------------------------------------  ---------------------------
    Total                                      0.436ns (0.277ns logic, 0.159ns route)
                                                       (63.5% logic, 36.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.189ns (requirement - (clock path skew + uncertainty - data path))
  Source:               next_button_press_unit/debounce/counter/q_4 (FF)
  Destination:          next_button_press_unit/debounce/counter/q_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.456ns (Levels of Logic = 2)
  Clock Path Skew:      0.267ns (0.850 - 0.583)
  Source Clock:         clk_IBUF_BUFG rising at 10.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: next_button_press_unit/debounce/counter/q_4 to next_button_press_unit/debounce/counter/q_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y49.AQ      Tcko                  0.164   next_button_press_unit/debounce/counter/q<7>
                                                       next_button_press_unit/debounce/counter/q_4
    SLICE_X66Y49.A3      net (fanout=3)        0.182   next_button_press_unit/debounce/counter/q<4>
    SLICE_X66Y49.COUT    Topcya                0.190   next_button_press_unit/debounce/counter/q<7>
                                                       next_button_press_unit/debounce/counter/q<4>_rt
                                                       next_button_press_unit/debounce/counter/Mcount_q_cy<7>
    SLICE_X66Y50.CIN     net (fanout=1)        0.001   next_button_press_unit/debounce/counter/Mcount_q_cy<7>
    SLICE_X66Y50.CLK     Tckcin      (-Th)     0.081   next_button_press_unit/debounce/counter/q<11>
                                                       next_button_press_unit/debounce/counter/Mcount_q_cy<11>
                                                       next_button_press_unit/debounce/counter/q_8
    -------------------------------------------------  ---------------------------
    Total                                      0.456ns (0.273ns logic, 0.183ns route)
                                                       (59.9% logic, 40.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.307ns (period - min period limit)
  Period: 5.556ns
  Min period limit: 1.249ns (800.641MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: hdmi/PLLE2_BASE_inst/CLKOUT1
  Logical resource: hdmi/PLLE2_BASE_inst/CLKOUT1
  Location pin: PLLE2_ADV_X0Y0.CLKOUT1
  Clock network: hdmi/clk_vgax2
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.000ns (Tmmcmpw_CLKIN1_100_150)
  Physical resource: adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKIN1
  Logical resource: adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKIN1
  Location pin: MMCME2_ADV_X0Y0.CLKIN1
  Clock network: clk_IBUF
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 2.000ns (Tmmcmpw_CLKIN1_100_150)
  Physical resource: adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKIN1
  Logical resource: adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKIN1
  Location pin: MMCME2_ADV_X0Y0.CLKIN1
  Clock network: clk_IBUF
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_adau1761_codec_codec_clock_gen_clkout0 = PERIOD TIMEGRP   
      "adau1761_codec_codec_clock_gen_clkout0" TS_clk / 0.48 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3883 paths analyzed, 405 endpoints analyzed, 32 failing endpoints
 32 timing errors detected. (32 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is 179.493ns.
--------------------------------------------------------------------------------

Paths for end point adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_63 (SLICE_X36Y44.C5), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     -6.344ns (requirement - (data path - clock path skew + uncertainty))
  Source:               music_player/codec_conditioner/new_frame_state/q_0 (FF)
  Destination:          adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_63 (FF)
  Requirement:          0.833ns
  Data Path Delay:      1.662ns (Levels of Logic = 2)(Component delays alone exceeds constraint)
  Clock Path Skew:      -5.080ns (-2.092 - 2.988)
  Source Clock:         clk_IBUF_BUFG rising at 20.000ns
  Destination Clock:    adau1761_codec/clk_48 rising at 20.833ns
  Clock Uncertainty:    0.435ns

  Clock Uncertainty:          0.435ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.266ns
    Phase Error (PE):           0.296ns

  Maximum Data Path at Slow Process Corner: music_player/codec_conditioner/new_frame_state/q_0 to adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_63
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y45.AQ      Tcko                  0.393   music_player/codec_conditioner/new_frame_state/q_0
                                                       music_player/codec_conditioner/new_frame_state/q_0
    SLICE_X39Y46.D5      net (fanout=17)       0.495   music_player/codec_conditioner/new_frame_state/q_0
    SLICE_X39Y46.DMUX    Tilo                  0.252   sample_reg/q<15>
                                                       music_player/codec_conditioner/Mmux_valid_sample161
    SLICE_X36Y44.C5      net (fanout=2)        0.500   leds_r_3_OBUF
    SLICE_X36Y44.CLK     Tas                   0.022   adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out<51>
                                                       adau1761_codec/i2c_interface/Inst_i2s_data_interface/Mmux_sr_out[62]_audio_l_in[23]_mux_5_OUT591
                                                       adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_63
    -------------------------------------------------  ---------------------------
    Total                                      1.662ns (0.667ns logic, 0.995ns route)
                                                       (40.1% logic, 59.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -6.268ns (requirement - (data path - clock path skew + uncertainty))
  Source:               music_player/codec_conditioner/current_sample_latch/q_15 (FF)
  Destination:          adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_63 (FF)
  Requirement:          0.833ns
  Data Path Delay:      1.587ns (Levels of Logic = 2)(Component delays alone exceeds constraint)
  Clock Path Skew:      -5.079ns (-2.092 - 2.987)
  Source Clock:         clk_IBUF_BUFG rising at 20.000ns
  Destination Clock:    adau1761_codec/clk_48 rising at 20.833ns
  Clock Uncertainty:    0.435ns

  Clock Uncertainty:          0.435ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.266ns
    Phase Error (PE):           0.296ns

  Maximum Data Path at Slow Process Corner: music_player/codec_conditioner/current_sample_latch/q_15 to adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_63
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y46.DQ      Tcko                  0.341   music_player/codec_conditioner/current_sample_latch/q<15>
                                                       music_player/codec_conditioner/current_sample_latch/q_15
    SLICE_X39Y46.D3      net (fanout=1)        0.466   music_player/codec_conditioner/current_sample_latch/q<15>
    SLICE_X39Y46.DMUX    Tilo                  0.258   sample_reg/q<15>
                                                       music_player/codec_conditioner/Mmux_valid_sample161
    SLICE_X36Y44.C5      net (fanout=2)        0.500   leds_r_3_OBUF
    SLICE_X36Y44.CLK     Tas                   0.022   adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out<51>
                                                       adau1761_codec/i2c_interface/Inst_i2s_data_interface/Mmux_sr_out[62]_audio_l_in[23]_mux_5_OUT591
                                                       adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_63
    -------------------------------------------------  ---------------------------
    Total                                      1.587ns (0.621ns logic, 0.966ns route)
                                                       (39.1% logic, 60.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -6.264ns (requirement - (data path - clock path skew + uncertainty))
  Source:               music_player/codec_conditioner/next_sample_latch/q_15 (FF)
  Destination:          adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_63 (FF)
  Requirement:          0.833ns
  Data Path Delay:      1.582ns (Levels of Logic = 2)(Component delays alone exceeds constraint)
  Clock Path Skew:      -5.080ns (-2.092 - 2.988)
  Source Clock:         clk_IBUF_BUFG rising at 20.000ns
  Destination Clock:    adau1761_codec/clk_48 rising at 20.833ns
  Clock Uncertainty:    0.435ns

  Clock Uncertainty:          0.435ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.266ns
    Phase Error (PE):           0.296ns

  Maximum Data Path at Slow Process Corner: music_player/codec_conditioner/next_sample_latch/q_15 to adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_63
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y47.CQ      Tcko                  0.393   music_player/codec_conditioner/next_sample_latch/q<15>
                                                       music_player/codec_conditioner/next_sample_latch/q_15
    SLICE_X39Y46.D4      net (fanout=2)        0.408   music_player/codec_conditioner/next_sample_latch/q<15>
    SLICE_X39Y46.DMUX    Tilo                  0.259   sample_reg/q<15>
                                                       music_player/codec_conditioner/Mmux_valid_sample161
    SLICE_X36Y44.C5      net (fanout=2)        0.500   leds_r_3_OBUF
    SLICE_X36Y44.CLK     Tas                   0.022   adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out<51>
                                                       adau1761_codec/i2c_interface/Inst_i2s_data_interface/Mmux_sr_out[62]_audio_l_in[23]_mux_5_OUT591
                                                       adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_63
    -------------------------------------------------  ---------------------------
    Total                                      1.582ns (0.674ns logic, 0.908ns route)
                                                       (42.6% logic, 57.4% route)

--------------------------------------------------------------------------------

Paths for end point adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_62 (SLICE_X39Y45.D6), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     -6.146ns (requirement - (data path - clock path skew + uncertainty))
  Source:               music_player/codec_conditioner/new_frame_state/q_0 (FF)
  Destination:          adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_62 (FF)
  Requirement:          0.833ns
  Data Path Delay:      1.464ns (Levels of Logic = 2)(Component delays alone exceeds constraint)
  Clock Path Skew:      -5.080ns (-2.092 - 2.988)
  Source Clock:         clk_IBUF_BUFG rising at 20.000ns
  Destination Clock:    adau1761_codec/clk_48 rising at 20.833ns
  Clock Uncertainty:    0.435ns

  Clock Uncertainty:          0.435ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.266ns
    Phase Error (PE):           0.296ns

  Maximum Data Path at Slow Process Corner: music_player/codec_conditioner/new_frame_state/q_0 to adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_62
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y45.AQ      Tcko                  0.393   music_player/codec_conditioner/new_frame_state/q_0
                                                       music_player/codec_conditioner/new_frame_state/q_0
    SLICE_X39Y47.A3      net (fanout=17)       0.568   music_player/codec_conditioner/new_frame_state/q_0
    SLICE_X39Y47.A       Tilo                  0.097   music_player/note_player/sine_read3/shift_register1/q_0
                                                       music_player/codec_conditioner/Mmux_valid_sample151
    SLICE_X39Y45.D6      net (fanout=3)        0.342   leds_r_2_OBUF
    SLICE_X39Y45.CLK     Tas                   0.064   adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out<62>
                                                       adau1761_codec/i2c_interface/Inst_i2s_data_interface/Mmux_sr_out[62]_audio_l_in[23]_mux_5_OUT581
                                                       adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_62
    -------------------------------------------------  ---------------------------
    Total                                      1.464ns (0.554ns logic, 0.910ns route)
                                                       (37.8% logic, 62.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.941ns (requirement - (data path - clock path skew + uncertainty))
  Source:               music_player/codec_conditioner/current_sample_latch/q_14 (FF)
  Destination:          adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_62 (FF)
  Requirement:          0.833ns
  Data Path Delay:      1.260ns (Levels of Logic = 2)(Component delays alone exceeds constraint)
  Clock Path Skew:      -5.079ns (-2.092 - 2.987)
  Source Clock:         clk_IBUF_BUFG rising at 20.000ns
  Destination Clock:    adau1761_codec/clk_48 rising at 20.833ns
  Clock Uncertainty:    0.435ns

  Clock Uncertainty:          0.435ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.266ns
    Phase Error (PE):           0.296ns

  Maximum Data Path at Slow Process Corner: music_player/codec_conditioner/current_sample_latch/q_14 to adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_62
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y47.AQ      Tcko                  0.341   music_player/codec_conditioner/current_sample_latch/q<14>
                                                       music_player/codec_conditioner/current_sample_latch/q_14
    SLICE_X39Y47.A4      net (fanout=1)        0.416   music_player/codec_conditioner/current_sample_latch/q<14>
    SLICE_X39Y47.A       Tilo                  0.097   music_player/note_player/sine_read3/shift_register1/q_0
                                                       music_player/codec_conditioner/Mmux_valid_sample151
    SLICE_X39Y45.D6      net (fanout=3)        0.342   leds_r_2_OBUF
    SLICE_X39Y45.CLK     Tas                   0.064   adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out<62>
                                                       adau1761_codec/i2c_interface/Inst_i2s_data_interface/Mmux_sr_out[62]_audio_l_in[23]_mux_5_OUT581
                                                       adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_62
    -------------------------------------------------  ---------------------------
    Total                                      1.260ns (0.502ns logic, 0.758ns route)
                                                       (39.8% logic, 60.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.763ns (requirement - (data path - clock path skew + uncertainty))
  Source:               music_player/codec_conditioner/next_sample_latch/q_14 (FF)
  Destination:          adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_62 (FF)
  Requirement:          0.833ns
  Data Path Delay:      1.081ns (Levels of Logic = 2)(Component delays alone exceeds constraint)
  Clock Path Skew:      -5.080ns (-2.092 - 2.988)
  Source Clock:         clk_IBUF_BUFG rising at 20.000ns
  Destination Clock:    adau1761_codec/clk_48 rising at 20.833ns
  Clock Uncertainty:    0.435ns

  Clock Uncertainty:          0.435ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.266ns
    Phase Error (PE):           0.296ns

  Maximum Data Path at Slow Process Corner: music_player/codec_conditioner/next_sample_latch/q_14 to adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_62
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y47.AQ      Tcko                  0.393   music_player/codec_conditioner/next_sample_latch/q<15>
                                                       music_player/codec_conditioner/next_sample_latch/q_14
    SLICE_X39Y47.A5      net (fanout=2)        0.185   music_player/codec_conditioner/next_sample_latch/q<14>
    SLICE_X39Y47.A       Tilo                  0.097   music_player/note_player/sine_read3/shift_register1/q_0
                                                       music_player/codec_conditioner/Mmux_valid_sample151
    SLICE_X39Y45.D6      net (fanout=3)        0.342   leds_r_2_OBUF
    SLICE_X39Y45.CLK     Tas                   0.064   adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out<62>
                                                       adau1761_codec/i2c_interface/Inst_i2s_data_interface/Mmux_sr_out[62]_audio_l_in[23]_mux_5_OUT581
                                                       adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_62
    -------------------------------------------------  ---------------------------
    Total                                      1.081ns (0.554ns logic, 0.527ns route)
                                                       (51.2% logic, 48.8% route)

--------------------------------------------------------------------------------

Paths for end point adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_59 (SLICE_X39Y45.A6), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     -6.006ns (requirement - (data path - clock path skew + uncertainty))
  Source:               music_player/codec_conditioner/current_sample_latch/q_11 (FF)
  Destination:          adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_59 (FF)
  Requirement:          0.833ns
  Data Path Delay:      1.325ns (Levels of Logic = 2)(Component delays alone exceeds constraint)
  Clock Path Skew:      -5.079ns (-2.092 - 2.987)
  Source Clock:         clk_IBUF_BUFG rising at 20.000ns
  Destination Clock:    adau1761_codec/clk_48 rising at 20.833ns
  Clock Uncertainty:    0.435ns

  Clock Uncertainty:          0.435ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.266ns
    Phase Error (PE):           0.296ns

  Maximum Data Path at Slow Process Corner: music_player/codec_conditioner/current_sample_latch/q_11 to adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_59
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y45.CMUX    Tshcko                0.428   music_player/codec_conditioner/current_sample_latch/q<10>
                                                       music_player/codec_conditioner/current_sample_latch/q_11
    SLICE_X36Y45.D4      net (fanout=1)        0.542   music_player/codec_conditioner/current_sample_latch/q<11>
    SLICE_X36Y45.D       Tilo                  0.097   sample_reg/q<11>
                                                       music_player/codec_conditioner/Mmux_valid_sample31
    SLICE_X39Y45.A6      net (fanout=1)        0.191   codec_sample<11>
    SLICE_X39Y45.CLK     Tas                   0.067   adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out<62>
                                                       adau1761_codec/i2c_interface/Inst_i2s_data_interface/Mmux_sr_out[62]_audio_l_in[23]_mux_5_OUT541
                                                       adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_59
    -------------------------------------------------  ---------------------------
    Total                                      1.325ns (0.592ns logic, 0.733ns route)
                                                       (44.7% logic, 55.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.849ns (requirement - (data path - clock path skew + uncertainty))
  Source:               music_player/codec_conditioner/new_frame_state/q_0 (FF)
  Destination:          adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_59 (FF)
  Requirement:          0.833ns
  Data Path Delay:      1.167ns (Levels of Logic = 2)(Component delays alone exceeds constraint)
  Clock Path Skew:      -5.080ns (-2.092 - 2.988)
  Source Clock:         clk_IBUF_BUFG rising at 20.000ns
  Destination Clock:    adau1761_codec/clk_48 rising at 20.833ns
  Clock Uncertainty:    0.435ns

  Clock Uncertainty:          0.435ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.266ns
    Phase Error (PE):           0.296ns

  Maximum Data Path at Slow Process Corner: music_player/codec_conditioner/new_frame_state/q_0 to adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_59
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y45.AQ      Tcko                  0.393   music_player/codec_conditioner/new_frame_state/q_0
                                                       music_player/codec_conditioner/new_frame_state/q_0
    SLICE_X36Y45.D5      net (fanout=17)       0.419   music_player/codec_conditioner/new_frame_state/q_0
    SLICE_X36Y45.D       Tilo                  0.097   sample_reg/q<11>
                                                       music_player/codec_conditioner/Mmux_valid_sample31
    SLICE_X39Y45.A6      net (fanout=1)        0.191   codec_sample<11>
    SLICE_X39Y45.CLK     Tas                   0.067   adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out<62>
                                                       adau1761_codec/i2c_interface/Inst_i2s_data_interface/Mmux_sr_out[62]_audio_l_in[23]_mux_5_OUT541
                                                       adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_59
    -------------------------------------------------  ---------------------------
    Total                                      1.167ns (0.557ns logic, 0.610ns route)
                                                       (47.7% logic, 52.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.722ns (requirement - (data path - clock path skew + uncertainty))
  Source:               music_player/codec_conditioner/next_sample_latch/q_11 (FF)
  Destination:          adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_59 (FF)
  Requirement:          0.833ns
  Data Path Delay:      1.039ns (Levels of Logic = 2)(Component delays alone exceeds constraint)
  Clock Path Skew:      -5.081ns (-2.092 - 2.989)
  Source Clock:         clk_IBUF_BUFG rising at 20.000ns
  Destination Clock:    adau1761_codec/clk_48 rising at 20.833ns
  Clock Uncertainty:    0.435ns

  Clock Uncertainty:          0.435ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.266ns
    Phase Error (PE):           0.296ns

  Maximum Data Path at Slow Process Corner: music_player/codec_conditioner/next_sample_latch/q_11 to adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_59
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y46.DQ      Tcko                  0.341   music_player/codec_conditioner/next_sample_latch/q<11>
                                                       music_player/codec_conditioner/next_sample_latch/q_11
    SLICE_X36Y45.D6      net (fanout=2)        0.343   music_player/codec_conditioner/next_sample_latch/q<11>
    SLICE_X36Y45.D       Tilo                  0.097   sample_reg/q<11>
                                                       music_player/codec_conditioner/Mmux_valid_sample31
    SLICE_X39Y45.A6      net (fanout=1)        0.191   codec_sample<11>
    SLICE_X39Y45.CLK     Tas                   0.067   adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out<62>
                                                       adau1761_codec/i2c_interface/Inst_i2s_data_interface/Mmux_sr_out[62]_audio_l_in[23]_mux_5_OUT541
                                                       adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_59
    -------------------------------------------------  ---------------------------
    Total                                      1.039ns (0.505ns logic, 0.534ns route)
                                                       (48.6% logic, 51.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_adau1761_codec_codec_clock_gen_clkout0 = PERIOD TIMEGRP
        "adau1761_codec_codec_clock_gen_clkout0" TS_clk / 0.48 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point adau1761_codec/i2c_interface/Inst_i2c_Inst_adau1761_configuraiton_data/Mram__n0373 (RAMB18_X1Y3.ADDRARDADDR8), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.081ns (requirement - (clock path skew + uncertainty - data path))
  Source:               adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_5 (FF)
  Destination:          adau1761_codec/i2c_interface/Inst_i2c_Inst_adau1761_configuraiton_data/Mram__n0373 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.133ns (Levels of Logic = 0)
  Clock Path Skew:      0.052ns (0.122 - 0.070)
  Source Clock:         adau1761_codec/clk_48 rising at 20.833ns
  Destination Clock:    adau1761_codec/clk_48 rising at 20.833ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_5 to adau1761_codec/i2c_interface/Inst_i2c_Inst_adau1761_configuraiton_data/Mram__n0373
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    SLICE_X23Y8.CQ           Tcko                  0.141   adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext<5>
                                                           adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_5
    RAMB18_X1Y3.ADDRARDADDR8 net (fanout=4)        0.175   adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext<5>
    RAMB18_X1Y3.CLKARDCLK    Trckc_ADDRA (-Th)     0.183   adau1761_codec/i2c_interface/Inst_i2c_Inst_adau1761_configuraiton_data/Mram__n0373
                                                           adau1761_codec/i2c_interface/Inst_i2c_Inst_adau1761_configuraiton_data/Mram__n0373
    -----------------------------------------------------  ---------------------------
    Total                                          0.133ns (-0.042ns logic, 0.175ns route)
                                                           (-31.6% logic, 131.6% route)

--------------------------------------------------------------------------------

Paths for end point adau1761_codec/i2c_interface/Inst_i2c_Inst_adau1761_configuraiton_data/Mram__n0373 (RAMB18_X1Y3.ADDRARDADDR7), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.141ns (requirement - (clock path skew + uncertainty - data path))
  Source:               adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_4 (FF)
  Destination:          adau1761_codec/i2c_interface/Inst_i2c_Inst_adau1761_configuraiton_data/Mram__n0373 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.193ns (Levels of Logic = 0)
  Clock Path Skew:      0.052ns (0.122 - 0.070)
  Source Clock:         adau1761_codec/clk_48 rising at 20.833ns
  Destination Clock:    adau1761_codec/clk_48 rising at 20.833ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_4 to adau1761_codec/i2c_interface/Inst_i2c_Inst_adau1761_configuraiton_data/Mram__n0373
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    SLICE_X23Y8.AQ           Tcko                  0.141   adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext<5>
                                                           adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_4
    RAMB18_X1Y3.ADDRARDADDR7 net (fanout=5)        0.235   adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext<4>
    RAMB18_X1Y3.CLKARDCLK    Trckc_ADDRA (-Th)     0.183   adau1761_codec/i2c_interface/Inst_i2c_Inst_adau1761_configuraiton_data/Mram__n0373
                                                           adau1761_codec/i2c_interface/Inst_i2c_Inst_adau1761_configuraiton_data/Mram__n0373
    -----------------------------------------------------  ---------------------------
    Total                                          0.193ns (-0.042ns logic, 0.235ns route)
                                                           (-21.8% logic, 121.8% route)

--------------------------------------------------------------------------------

Paths for end point adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_49 (SLICE_X36Y44.B6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.146ns (requirement - (clock path skew + uncertainty - data path))
  Source:               adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_48 (FF)
  Destination:          adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_49 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.162ns (Levels of Logic = 1)
  Clock Path Skew:      0.016ns (0.087 - 0.071)
  Source Clock:         adau1761_codec/clk_48 rising at 20.833ns
  Destination Clock:    adau1761_codec/clk_48 rising at 20.833ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_48 to adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_49
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y43.CQ      Tcko                  0.141   adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out<48>
                                                       adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_48
    SLICE_X36Y44.B6      net (fanout=1)        0.097   adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out<48>
    SLICE_X36Y44.CLK     Tah         (-Th)     0.076   adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out<51>
                                                       adau1761_codec/i2c_interface/Inst_i2s_data_interface/Mmux_sr_out[62]_audio_l_in[23]_mux_5_OUT431
                                                       adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_49
    -------------------------------------------------  ---------------------------
    Total                                      0.162ns (0.065ns logic, 0.097ns route)
                                                       (40.1% logic, 59.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_adau1761_codec_codec_clock_gen_clkout0 = PERIOD TIMEGRP
        "adau1761_codec_codec_clock_gen_clkout0" TS_clk / 0.48 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 18.871ns (period - min period limit)
  Period: 20.833ns
  Min period limit: 1.962ns (509.684MHz) (Trper_CLKA)
  Physical resource: adau1761_codec/i2c_interface/Inst_i2c_Inst_adau1761_configuraiton_data/Mram__n0373/CLKARDCLK
  Logical resource: adau1761_codec/i2c_interface/Inst_i2c_Inst_adau1761_configuraiton_data/Mram__n0373/CLKARDCLK
  Location pin: RAMB18_X1Y3.CLKARDCLK
  Clock network: adau1761_codec/clk_48
--------------------------------------------------------------------------------
Slack: 19.241ns (period - min period limit)
  Period: 20.833ns
  Min period limit: 1.592ns (628.141MHz) (Tbcper_I(Fmax))
  Physical resource: adau1761_codec/codec_clock_gen/clkout1_buf/I0
  Logical resource: adau1761_codec/codec_clock_gen/clkout1_buf/I0
  Location pin: BUFGCTRL_X0Y1.I0
  Clock network: adau1761_codec/codec_clock_gen/clkout0
--------------------------------------------------------------------------------
Slack: 19.293ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.833ns
  Low pulse: 10.416ns
  Low pulse limit: 0.770ns (Tmpw)
  Physical resource: adau1761_codec/i2c_interface/Inst_i2s_data_interface/bclk_delay<1>/CLK
  Logical resource: adau1761_codec/i2c_interface/Inst_i2s_data_interface/Mshreg_bclk_delay_1/CLK
  Location pin: SLICE_X30Y38.CLK
  Clock network: adau1761_codec/clk_48
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_hdmi_clk = PERIOD TIMEGRP "hdmi_clk" TS_clk HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3416 paths analyzed, 657 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.927ns.
--------------------------------------------------------------------------------

Paths for end point hdmi/Inst_i2c_sender/clk_first_quarter_9 (SLICE_X34Y18.CE), 19 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.073ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hdmi/Inst_i2c_sender/divider_0 (FF)
  Destination:          hdmi/Inst_i2c_sender/clk_first_quarter_9 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.631ns (Levels of Logic = 3)
  Clock Path Skew:      -0.219ns (1.071 - 1.290)
  Source Clock:         hdmi/clk rising at 0.000ns
  Destination Clock:    hdmi/clk rising at 10.000ns
  Clock Uncertainty:    0.077ns

  Clock Uncertainty:          0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.135ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hdmi/Inst_i2c_sender/divider_0 to hdmi/Inst_i2c_sender/clk_first_quarter_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y17.AQ      Tcko                  0.393   hdmi/Inst_i2c_sender/divider<3>
                                                       hdmi/Inst_i2c_sender/divider_0
    SLICE_X59Y17.D1      net (fanout=2)        0.504   hdmi/Inst_i2c_sender/divider<0>
    SLICE_X59Y17.DMUX    Tilo                  0.250   scl_OBUF
                                                       hdmi/Inst_i2c_sender/divider[8]_GND_106_o_equal_11_o<8>_SW0
    SLICE_X59Y17.C3      net (fanout=7)        0.477   N10
    SLICE_X59Y17.C       Tilo                  0.097   scl_OBUF
                                                       hdmi/Inst_i2c_sender/divider[8]_GND_106_o_equal_11_o<8>
    SLICE_X56Y15.B4      net (fanout=6)        0.785   hdmi/Inst_i2c_sender/divider[8]_GND_106_o_equal_11_o
    SLICE_X56Y15.B       Tilo                  0.097   hdmi/Inst_i2c_sender/_n0181_inv
                                                       hdmi/Inst_i2c_sender/_n0181_inv1
    SLICE_X34Y18.CE      net (fanout=12)       1.909   hdmi/Inst_i2c_sender/_n0181_inv
    SLICE_X34Y18.CLK     Tceck                 0.119   hdmi/Inst_i2c_sender/clk_first_quarter<13>
                                                       hdmi/Inst_i2c_sender/clk_first_quarter_9
    -------------------------------------------------  ---------------------------
    Total                                      4.631ns (0.956ns logic, 3.675ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.254ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hdmi/Inst_i2c_sender/divider_2 (FF)
  Destination:          hdmi/Inst_i2c_sender/clk_first_quarter_9 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.450ns (Levels of Logic = 3)
  Clock Path Skew:      -0.219ns (1.071 - 1.290)
  Source Clock:         hdmi/clk rising at 0.000ns
  Destination Clock:    hdmi/clk rising at 10.000ns
  Clock Uncertainty:    0.077ns

  Clock Uncertainty:          0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.135ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hdmi/Inst_i2c_sender/divider_2 to hdmi/Inst_i2c_sender/clk_first_quarter_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y17.CQ      Tcko                  0.393   hdmi/Inst_i2c_sender/divider<3>
                                                       hdmi/Inst_i2c_sender/divider_2
    SLICE_X59Y17.D4      net (fanout=2)        0.314   hdmi/Inst_i2c_sender/divider<2>
    SLICE_X59Y17.DMUX    Tilo                  0.259   scl_OBUF
                                                       hdmi/Inst_i2c_sender/divider[8]_GND_106_o_equal_11_o<8>_SW0
    SLICE_X59Y17.C3      net (fanout=7)        0.477   N10
    SLICE_X59Y17.C       Tilo                  0.097   scl_OBUF
                                                       hdmi/Inst_i2c_sender/divider[8]_GND_106_o_equal_11_o<8>
    SLICE_X56Y15.B4      net (fanout=6)        0.785   hdmi/Inst_i2c_sender/divider[8]_GND_106_o_equal_11_o
    SLICE_X56Y15.B       Tilo                  0.097   hdmi/Inst_i2c_sender/_n0181_inv
                                                       hdmi/Inst_i2c_sender/_n0181_inv1
    SLICE_X34Y18.CE      net (fanout=12)       1.909   hdmi/Inst_i2c_sender/_n0181_inv
    SLICE_X34Y18.CLK     Tceck                 0.119   hdmi/Inst_i2c_sender/clk_first_quarter<13>
                                                       hdmi/Inst_i2c_sender/clk_first_quarter_9
    -------------------------------------------------  ---------------------------
    Total                                      4.450ns (0.965ns logic, 3.485ns route)
                                                       (21.7% logic, 78.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.271ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hdmi/Inst_i2c_sender/divider_1 (FF)
  Destination:          hdmi/Inst_i2c_sender/clk_first_quarter_9 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.433ns (Levels of Logic = 3)
  Clock Path Skew:      -0.219ns (1.071 - 1.290)
  Source Clock:         hdmi/clk rising at 0.000ns
  Destination Clock:    hdmi/clk rising at 10.000ns
  Clock Uncertainty:    0.077ns

  Clock Uncertainty:          0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.135ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hdmi/Inst_i2c_sender/divider_1 to hdmi/Inst_i2c_sender/clk_first_quarter_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y17.BQ      Tcko                  0.393   hdmi/Inst_i2c_sender/divider<3>
                                                       hdmi/Inst_i2c_sender/divider_1
    SLICE_X59Y17.D5      net (fanout=2)        0.304   hdmi/Inst_i2c_sender/divider<1>
    SLICE_X59Y17.DMUX    Tilo                  0.252   scl_OBUF
                                                       hdmi/Inst_i2c_sender/divider[8]_GND_106_o_equal_11_o<8>_SW0
    SLICE_X59Y17.C3      net (fanout=7)        0.477   N10
    SLICE_X59Y17.C       Tilo                  0.097   scl_OBUF
                                                       hdmi/Inst_i2c_sender/divider[8]_GND_106_o_equal_11_o<8>
    SLICE_X56Y15.B4      net (fanout=6)        0.785   hdmi/Inst_i2c_sender/divider[8]_GND_106_o_equal_11_o
    SLICE_X56Y15.B       Tilo                  0.097   hdmi/Inst_i2c_sender/_n0181_inv
                                                       hdmi/Inst_i2c_sender/_n0181_inv1
    SLICE_X34Y18.CE      net (fanout=12)       1.909   hdmi/Inst_i2c_sender/_n0181_inv
    SLICE_X34Y18.CLK     Tceck                 0.119   hdmi/Inst_i2c_sender/clk_first_quarter<13>
                                                       hdmi/Inst_i2c_sender/clk_first_quarter_9
    -------------------------------------------------  ---------------------------
    Total                                      4.433ns (0.958ns logic, 3.475ns route)
                                                       (21.6% logic, 78.4% route)

--------------------------------------------------------------------------------

Paths for end point hdmi/Inst_i2c_sender/clk_first_quarter_8 (SLICE_X34Y18.CE), 19 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.073ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hdmi/Inst_i2c_sender/divider_0 (FF)
  Destination:          hdmi/Inst_i2c_sender/clk_first_quarter_8 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.631ns (Levels of Logic = 3)
  Clock Path Skew:      -0.219ns (1.071 - 1.290)
  Source Clock:         hdmi/clk rising at 0.000ns
  Destination Clock:    hdmi/clk rising at 10.000ns
  Clock Uncertainty:    0.077ns

  Clock Uncertainty:          0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.135ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hdmi/Inst_i2c_sender/divider_0 to hdmi/Inst_i2c_sender/clk_first_quarter_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y17.AQ      Tcko                  0.393   hdmi/Inst_i2c_sender/divider<3>
                                                       hdmi/Inst_i2c_sender/divider_0
    SLICE_X59Y17.D1      net (fanout=2)        0.504   hdmi/Inst_i2c_sender/divider<0>
    SLICE_X59Y17.DMUX    Tilo                  0.250   scl_OBUF
                                                       hdmi/Inst_i2c_sender/divider[8]_GND_106_o_equal_11_o<8>_SW0
    SLICE_X59Y17.C3      net (fanout=7)        0.477   N10
    SLICE_X59Y17.C       Tilo                  0.097   scl_OBUF
                                                       hdmi/Inst_i2c_sender/divider[8]_GND_106_o_equal_11_o<8>
    SLICE_X56Y15.B4      net (fanout=6)        0.785   hdmi/Inst_i2c_sender/divider[8]_GND_106_o_equal_11_o
    SLICE_X56Y15.B       Tilo                  0.097   hdmi/Inst_i2c_sender/_n0181_inv
                                                       hdmi/Inst_i2c_sender/_n0181_inv1
    SLICE_X34Y18.CE      net (fanout=12)       1.909   hdmi/Inst_i2c_sender/_n0181_inv
    SLICE_X34Y18.CLK     Tceck                 0.119   hdmi/Inst_i2c_sender/clk_first_quarter<13>
                                                       hdmi/Inst_i2c_sender/clk_first_quarter_8
    -------------------------------------------------  ---------------------------
    Total                                      4.631ns (0.956ns logic, 3.675ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.254ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hdmi/Inst_i2c_sender/divider_2 (FF)
  Destination:          hdmi/Inst_i2c_sender/clk_first_quarter_8 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.450ns (Levels of Logic = 3)
  Clock Path Skew:      -0.219ns (1.071 - 1.290)
  Source Clock:         hdmi/clk rising at 0.000ns
  Destination Clock:    hdmi/clk rising at 10.000ns
  Clock Uncertainty:    0.077ns

  Clock Uncertainty:          0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.135ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hdmi/Inst_i2c_sender/divider_2 to hdmi/Inst_i2c_sender/clk_first_quarter_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y17.CQ      Tcko                  0.393   hdmi/Inst_i2c_sender/divider<3>
                                                       hdmi/Inst_i2c_sender/divider_2
    SLICE_X59Y17.D4      net (fanout=2)        0.314   hdmi/Inst_i2c_sender/divider<2>
    SLICE_X59Y17.DMUX    Tilo                  0.259   scl_OBUF
                                                       hdmi/Inst_i2c_sender/divider[8]_GND_106_o_equal_11_o<8>_SW0
    SLICE_X59Y17.C3      net (fanout=7)        0.477   N10
    SLICE_X59Y17.C       Tilo                  0.097   scl_OBUF
                                                       hdmi/Inst_i2c_sender/divider[8]_GND_106_o_equal_11_o<8>
    SLICE_X56Y15.B4      net (fanout=6)        0.785   hdmi/Inst_i2c_sender/divider[8]_GND_106_o_equal_11_o
    SLICE_X56Y15.B       Tilo                  0.097   hdmi/Inst_i2c_sender/_n0181_inv
                                                       hdmi/Inst_i2c_sender/_n0181_inv1
    SLICE_X34Y18.CE      net (fanout=12)       1.909   hdmi/Inst_i2c_sender/_n0181_inv
    SLICE_X34Y18.CLK     Tceck                 0.119   hdmi/Inst_i2c_sender/clk_first_quarter<13>
                                                       hdmi/Inst_i2c_sender/clk_first_quarter_8
    -------------------------------------------------  ---------------------------
    Total                                      4.450ns (0.965ns logic, 3.485ns route)
                                                       (21.7% logic, 78.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.271ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hdmi/Inst_i2c_sender/divider_1 (FF)
  Destination:          hdmi/Inst_i2c_sender/clk_first_quarter_8 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.433ns (Levels of Logic = 3)
  Clock Path Skew:      -0.219ns (1.071 - 1.290)
  Source Clock:         hdmi/clk rising at 0.000ns
  Destination Clock:    hdmi/clk rising at 10.000ns
  Clock Uncertainty:    0.077ns

  Clock Uncertainty:          0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.135ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hdmi/Inst_i2c_sender/divider_1 to hdmi/Inst_i2c_sender/clk_first_quarter_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y17.BQ      Tcko                  0.393   hdmi/Inst_i2c_sender/divider<3>
                                                       hdmi/Inst_i2c_sender/divider_1
    SLICE_X59Y17.D5      net (fanout=2)        0.304   hdmi/Inst_i2c_sender/divider<1>
    SLICE_X59Y17.DMUX    Tilo                  0.252   scl_OBUF
                                                       hdmi/Inst_i2c_sender/divider[8]_GND_106_o_equal_11_o<8>_SW0
    SLICE_X59Y17.C3      net (fanout=7)        0.477   N10
    SLICE_X59Y17.C       Tilo                  0.097   scl_OBUF
                                                       hdmi/Inst_i2c_sender/divider[8]_GND_106_o_equal_11_o<8>
    SLICE_X56Y15.B4      net (fanout=6)        0.785   hdmi/Inst_i2c_sender/divider[8]_GND_106_o_equal_11_o
    SLICE_X56Y15.B       Tilo                  0.097   hdmi/Inst_i2c_sender/_n0181_inv
                                                       hdmi/Inst_i2c_sender/_n0181_inv1
    SLICE_X34Y18.CE      net (fanout=12)       1.909   hdmi/Inst_i2c_sender/_n0181_inv
    SLICE_X34Y18.CLK     Tceck                 0.119   hdmi/Inst_i2c_sender/clk_first_quarter<13>
                                                       hdmi/Inst_i2c_sender/clk_first_quarter_8
    -------------------------------------------------  ---------------------------
    Total                                      4.433ns (0.958ns logic, 3.475ns route)
                                                       (21.6% logic, 78.4% route)

--------------------------------------------------------------------------------

Paths for end point hdmi/Inst_i2c_sender/clk_first_quarter_10 (SLICE_X34Y18.CE), 19 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.073ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hdmi/Inst_i2c_sender/divider_0 (FF)
  Destination:          hdmi/Inst_i2c_sender/clk_first_quarter_10 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.631ns (Levels of Logic = 3)
  Clock Path Skew:      -0.219ns (1.071 - 1.290)
  Source Clock:         hdmi/clk rising at 0.000ns
  Destination Clock:    hdmi/clk rising at 10.000ns
  Clock Uncertainty:    0.077ns

  Clock Uncertainty:          0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.135ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hdmi/Inst_i2c_sender/divider_0 to hdmi/Inst_i2c_sender/clk_first_quarter_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y17.AQ      Tcko                  0.393   hdmi/Inst_i2c_sender/divider<3>
                                                       hdmi/Inst_i2c_sender/divider_0
    SLICE_X59Y17.D1      net (fanout=2)        0.504   hdmi/Inst_i2c_sender/divider<0>
    SLICE_X59Y17.DMUX    Tilo                  0.250   scl_OBUF
                                                       hdmi/Inst_i2c_sender/divider[8]_GND_106_o_equal_11_o<8>_SW0
    SLICE_X59Y17.C3      net (fanout=7)        0.477   N10
    SLICE_X59Y17.C       Tilo                  0.097   scl_OBUF
                                                       hdmi/Inst_i2c_sender/divider[8]_GND_106_o_equal_11_o<8>
    SLICE_X56Y15.B4      net (fanout=6)        0.785   hdmi/Inst_i2c_sender/divider[8]_GND_106_o_equal_11_o
    SLICE_X56Y15.B       Tilo                  0.097   hdmi/Inst_i2c_sender/_n0181_inv
                                                       hdmi/Inst_i2c_sender/_n0181_inv1
    SLICE_X34Y18.CE      net (fanout=12)       1.909   hdmi/Inst_i2c_sender/_n0181_inv
    SLICE_X34Y18.CLK     Tceck                 0.119   hdmi/Inst_i2c_sender/clk_first_quarter<13>
                                                       hdmi/Inst_i2c_sender/clk_first_quarter_10
    -------------------------------------------------  ---------------------------
    Total                                      4.631ns (0.956ns logic, 3.675ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.254ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hdmi/Inst_i2c_sender/divider_2 (FF)
  Destination:          hdmi/Inst_i2c_sender/clk_first_quarter_10 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.450ns (Levels of Logic = 3)
  Clock Path Skew:      -0.219ns (1.071 - 1.290)
  Source Clock:         hdmi/clk rising at 0.000ns
  Destination Clock:    hdmi/clk rising at 10.000ns
  Clock Uncertainty:    0.077ns

  Clock Uncertainty:          0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.135ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hdmi/Inst_i2c_sender/divider_2 to hdmi/Inst_i2c_sender/clk_first_quarter_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y17.CQ      Tcko                  0.393   hdmi/Inst_i2c_sender/divider<3>
                                                       hdmi/Inst_i2c_sender/divider_2
    SLICE_X59Y17.D4      net (fanout=2)        0.314   hdmi/Inst_i2c_sender/divider<2>
    SLICE_X59Y17.DMUX    Tilo                  0.259   scl_OBUF
                                                       hdmi/Inst_i2c_sender/divider[8]_GND_106_o_equal_11_o<8>_SW0
    SLICE_X59Y17.C3      net (fanout=7)        0.477   N10
    SLICE_X59Y17.C       Tilo                  0.097   scl_OBUF
                                                       hdmi/Inst_i2c_sender/divider[8]_GND_106_o_equal_11_o<8>
    SLICE_X56Y15.B4      net (fanout=6)        0.785   hdmi/Inst_i2c_sender/divider[8]_GND_106_o_equal_11_o
    SLICE_X56Y15.B       Tilo                  0.097   hdmi/Inst_i2c_sender/_n0181_inv
                                                       hdmi/Inst_i2c_sender/_n0181_inv1
    SLICE_X34Y18.CE      net (fanout=12)       1.909   hdmi/Inst_i2c_sender/_n0181_inv
    SLICE_X34Y18.CLK     Tceck                 0.119   hdmi/Inst_i2c_sender/clk_first_quarter<13>
                                                       hdmi/Inst_i2c_sender/clk_first_quarter_10
    -------------------------------------------------  ---------------------------
    Total                                      4.450ns (0.965ns logic, 3.485ns route)
                                                       (21.7% logic, 78.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.271ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hdmi/Inst_i2c_sender/divider_1 (FF)
  Destination:          hdmi/Inst_i2c_sender/clk_first_quarter_10 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.433ns (Levels of Logic = 3)
  Clock Path Skew:      -0.219ns (1.071 - 1.290)
  Source Clock:         hdmi/clk rising at 0.000ns
  Destination Clock:    hdmi/clk rising at 10.000ns
  Clock Uncertainty:    0.077ns

  Clock Uncertainty:          0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.135ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hdmi/Inst_i2c_sender/divider_1 to hdmi/Inst_i2c_sender/clk_first_quarter_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y17.BQ      Tcko                  0.393   hdmi/Inst_i2c_sender/divider<3>
                                                       hdmi/Inst_i2c_sender/divider_1
    SLICE_X59Y17.D5      net (fanout=2)        0.304   hdmi/Inst_i2c_sender/divider<1>
    SLICE_X59Y17.DMUX    Tilo                  0.252   scl_OBUF
                                                       hdmi/Inst_i2c_sender/divider[8]_GND_106_o_equal_11_o<8>_SW0
    SLICE_X59Y17.C3      net (fanout=7)        0.477   N10
    SLICE_X59Y17.C       Tilo                  0.097   scl_OBUF
                                                       hdmi/Inst_i2c_sender/divider[8]_GND_106_o_equal_11_o<8>
    SLICE_X56Y15.B4      net (fanout=6)        0.785   hdmi/Inst_i2c_sender/divider[8]_GND_106_o_equal_11_o
    SLICE_X56Y15.B       Tilo                  0.097   hdmi/Inst_i2c_sender/_n0181_inv
                                                       hdmi/Inst_i2c_sender/_n0181_inv1
    SLICE_X34Y18.CE      net (fanout=12)       1.909   hdmi/Inst_i2c_sender/_n0181_inv
    SLICE_X34Y18.CLK     Tceck                 0.119   hdmi/Inst_i2c_sender/clk_first_quarter<13>
                                                       hdmi/Inst_i2c_sender/clk_first_quarter_10
    -------------------------------------------------  ---------------------------
    Total                                      4.433ns (0.958ns logic, 3.475ns route)
                                                       (21.6% logic, 78.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_hdmi_clk = PERIOD TIMEGRP "hdmi_clk" TS_clk HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point hdmi/Inst_i2c_sender/data_sr_4 (SLICE_X48Y17.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.011ns (requirement - (clock path skew + uncertainty - data path))
  Source:               hdmi/Inst_i2c_sender/reg_value_2 (FF)
  Destination:          hdmi/Inst_i2c_sender/data_sr_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.284ns (Levels of Logic = 1)
  Clock Path Skew:      0.273ns (0.759 - 0.486)
  Source Clock:         hdmi/clk rising at 10.000ns
  Destination Clock:    hdmi/clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: hdmi/Inst_i2c_sender/reg_value_2 to hdmi/Inst_i2c_sender/data_sr_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y17.CQ      Tcko                  0.141   hdmi/Inst_i2c_sender/reg_value<3>
                                                       hdmi/Inst_i2c_sender/reg_value_2
    SLICE_X48Y17.B5      net (fanout=1)        0.190   hdmi/Inst_i2c_sender/reg_value<2>
    SLICE_X48Y17.CLK     Tah         (-Th)     0.047   hdmi/Inst_i2c_sender/data_sr<8>
                                                       hdmi/Inst_i2c_sender/Mmux_data_sr[28]_data_sr[28]_mux_55_OUT241
                                                       hdmi/Inst_i2c_sender/data_sr_4
    -------------------------------------------------  ---------------------------
    Total                                      0.284ns (0.094ns logic, 0.190ns route)
                                                       (33.1% logic, 66.9% route)

--------------------------------------------------------------------------------

Paths for end point hdmi/Inst_i2c_sender/reg_value_6 (SLICE_X48Y16.C6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.052ns (requirement - (clock path skew + uncertainty - data path))
  Source:               hdmi/Inst_i2c_sender/address_1 (FF)
  Destination:          hdmi/Inst_i2c_sender/reg_value_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.324ns (Levels of Logic = 1)
  Clock Path Skew:      0.272ns (0.760 - 0.488)
  Source Clock:         hdmi/clk rising at 10.000ns
  Destination Clock:    hdmi/clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: hdmi/Inst_i2c_sender/address_1 to hdmi/Inst_i2c_sender/reg_value_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y15.BQ      Tcko                  0.164   hdmi/Inst_i2c_sender/address<3>
                                                       hdmi/Inst_i2c_sender/address_1
    SLICE_X48Y16.C6      net (fanout=17)       0.207   hdmi/Inst_i2c_sender/address<1>
    SLICE_X48Y16.CLK     Tah         (-Th)     0.047   hdmi/Inst_i2c_sender/reg_value<7>
                                                       hdmi/Inst_i2c_sender_Mram_reg_value_pairs61
                                                       hdmi/Inst_i2c_sender/reg_value_6
    -------------------------------------------------  ---------------------------
    Total                                      0.324ns (0.117ns logic, 0.207ns route)
                                                       (36.1% logic, 63.9% route)

--------------------------------------------------------------------------------

Paths for end point hdmi/Inst_i2c_sender/reg_value_5 (SLICE_X48Y16.B6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.053ns (requirement - (clock path skew + uncertainty - data path))
  Source:               hdmi/Inst_i2c_sender/address_1 (FF)
  Destination:          hdmi/Inst_i2c_sender/reg_value_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.325ns (Levels of Logic = 1)
  Clock Path Skew:      0.272ns (0.760 - 0.488)
  Source Clock:         hdmi/clk rising at 10.000ns
  Destination Clock:    hdmi/clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: hdmi/Inst_i2c_sender/address_1 to hdmi/Inst_i2c_sender/reg_value_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y15.BQ      Tcko                  0.164   hdmi/Inst_i2c_sender/address<3>
                                                       hdmi/Inst_i2c_sender/address_1
    SLICE_X48Y16.B6      net (fanout=17)       0.208   hdmi/Inst_i2c_sender/address<1>
    SLICE_X48Y16.CLK     Tah         (-Th)     0.047   hdmi/Inst_i2c_sender/reg_value<7>
                                                       hdmi/Inst_i2c_sender_Mram_reg_value_pairs51
                                                       hdmi/Inst_i2c_sender/reg_value_5
    -------------------------------------------------  ---------------------------
    Total                                      0.325ns (0.117ns logic, 0.208ns route)
                                                       (36.0% logic, 64.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_hdmi_clk = PERIOD TIMEGRP "hdmi_clk" TS_clk HIGH 50%;
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: hdmi/Inst_i2c_sender/address<3>/CLK
  Logical resource: hdmi/Inst_i2c_sender/address_0/CK
  Location pin: SLICE_X50Y15.CLK
  Clock network: hdmi/clk
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: hdmi/Inst_i2c_sender/address<3>/CLK
  Logical resource: hdmi/Inst_i2c_sender/address_0/CK
  Location pin: SLICE_X50Y15.CLK
  Clock network: hdmi/clk
--------------------------------------------------------------------------------
Slack: 9.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hdmi/Inst_i2c_sender/address<3>/CLK
  Logical resource: hdmi/Inst_i2c_sender/address_0/CK
  Location pin: SLICE_X50Y15.CLK
  Clock network: hdmi/clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_hdmi_clk_vgax2 = PERIOD TIMEGRP "hdmi_clk_vgax2" TS_clk / 
1.8 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1170 paths analyzed, 227 endpoints analyzed, 22 failing endpoints
 22 timing errors detected. (22 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.760ns.
--------------------------------------------------------------------------------

Paths for end point hdmi/hdmi_d_10 (SLICE_X97Y21.C5), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -0.641ns (requirement - (data path - clock path skew + uncertainty))
  Source:               converted_2 (FF)
  Destination:          hdmi/hdmi_d_10 (FF)
  Requirement:          1.111ns
  Data Path Delay:      1.123ns (Levels of Logic = 1)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.453ns (2.628 - 3.081)
  Source Clock:         clk_IBUF_BUFG rising at 10.000ns
  Destination Clock:    hdmi/clk_vgax2 rising at 11.111ns
  Clock Uncertainty:    0.176ns

  Clock Uncertainty:          0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.121ns
    Phase Error (PE):           0.105ns

  Maximum Data Path at Slow Process Corner: converted_2 to hdmi/hdmi_d_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y30.BMUX    Tshcko                0.466   converted<7>
                                                       converted_2
    SLICE_X97Y21.C5      net (fanout=1)        0.592   converted<2>
    SLICE_X97Y21.CLK     Tas                   0.065   hdmi/hdmi_d<11>
                                                       hdmi/Mmux_Cb[15]_Y[15]_mux_16_OUT11
                                                       hdmi/hdmi_d_10
    -------------------------------------------------  ---------------------------
    Total                                      1.123ns (0.531ns logic, 0.592ns route)
                                                       (47.3% logic, 52.7% route)

--------------------------------------------------------------------------------

Paths for end point hdmi/hdmi_d_12 (SLICE_X96Y21.A5), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -0.610ns (requirement - (data path - clock path skew + uncertainty))
  Source:               converted_4 (FF)
  Destination:          hdmi/hdmi_d_12 (FF)
  Requirement:          1.111ns
  Data Path Delay:      1.092ns (Levels of Logic = 1)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.453ns (2.628 - 3.081)
  Source Clock:         clk_IBUF_BUFG rising at 10.000ns
  Destination Clock:    hdmi/clk_vgax2 rising at 11.111ns
  Clock Uncertainty:    0.176ns

  Clock Uncertainty:          0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.121ns
    Phase Error (PE):           0.105ns

  Maximum Data Path at Slow Process Corner: converted_4 to hdmi/hdmi_d_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y30.CMUX    Tshcko                0.463   converted<7>
                                                       converted_4
    SLICE_X96Y21.A5      net (fanout=1)        0.601   converted<4>
    SLICE_X96Y21.CLK     Tas                   0.028   hdmi/hdmi_d<15>
                                                       hdmi/Mmux_Cb[15]_Y[15]_mux_16_OUT31
                                                       hdmi/hdmi_d_12
    -------------------------------------------------  ---------------------------
    Total                                      1.092ns (0.491ns logic, 0.601ns route)
                                                       (45.0% logic, 55.0% route)

--------------------------------------------------------------------------------

Paths for end point hdmi/hdmi_d_12 (SLICE_X96Y21.A4), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -0.600ns (requirement - (data path - clock path skew + uncertainty))
  Source:               converted_12 (FF)
  Destination:          hdmi/hdmi_d_12 (FF)
  Requirement:          1.111ns
  Data Path Delay:      1.086ns (Levels of Logic = 1)
  Clock Path Skew:      -0.449ns (2.628 - 3.077)
  Source Clock:         clk_IBUF_BUFG rising at 10.000ns
  Destination Clock:    hdmi/clk_vgax2 rising at 11.111ns
  Clock Uncertainty:    0.176ns

  Clock Uncertainty:          0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.121ns
    Phase Error (PE):           0.105ns

  Maximum Data Path at Slow Process Corner: converted_12 to hdmi/hdmi_d_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y21.CMUX    Tshcko                0.428   converted<15>
                                                       converted_12
    SLICE_X96Y21.A4      net (fanout=1)        0.630   converted<12>
    SLICE_X96Y21.CLK     Tas                   0.028   hdmi/hdmi_d<15>
                                                       hdmi/Mmux_Cb[15]_Y[15]_mux_16_OUT31
                                                       hdmi/hdmi_d_12
    -------------------------------------------------  ---------------------------
    Total                                      1.086ns (0.456ns logic, 0.630ns route)
                                                       (42.0% logic, 58.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_hdmi_clk_vgax2 = PERIOD TIMEGRP "hdmi_clk_vgax2" TS_clk / 1.8 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point hdmi/vsync (SLICE_X79Y27.B4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.090ns (requirement - (clock path skew + uncertainty - data path))
  Source:               hdmi/vcounter_3 (FF)
  Destination:          hdmi/vsync (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.349ns (Levels of Logic = 1)
  Clock Path Skew:      0.259ns (0.318 - 0.059)
  Source Clock:         hdmi/clk_vgax2 rising at 0.000ns
  Destination Clock:    hdmi/clk_vgax2 rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: hdmi/vcounter_3 to hdmi/vsync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X76Y26.DQ      Tcko                  0.141   hdmi/vcounter<3>
                                                       hdmi/vcounter_3
    SLICE_X79Y27.B4      net (fanout=4)        0.267   hdmi/vcounter<3>
    SLICE_X79Y27.CLK     Tah         (-Th)     0.059   hdmi/vsync
                                                       hdmi/vsync_glue_set
                                                       hdmi/vsync
    -------------------------------------------------  ---------------------------
    Total                                      0.349ns (0.082ns logic, 0.267ns route)
                                                       (23.5% logic, 76.5% route)

--------------------------------------------------------------------------------

Paths for end point hdmi/vsync (SLICE_X79Y27.B3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.116ns (requirement - (clock path skew + uncertainty - data path))
  Source:               hdmi/vcounter_1 (FF)
  Destination:          hdmi/vsync (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.375ns (Levels of Logic = 1)
  Clock Path Skew:      0.259ns (0.318 - 0.059)
  Source Clock:         hdmi/clk_vgax2 rising at 0.000ns
  Destination Clock:    hdmi/clk_vgax2 rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: hdmi/vcounter_1 to hdmi/vsync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X76Y26.BQ      Tcko                  0.141   hdmi/vcounter<3>
                                                       hdmi/vcounter_1
    SLICE_X79Y27.B3      net (fanout=5)        0.295   hdmi/vcounter<1>
    SLICE_X79Y27.CLK     Tah         (-Th)     0.061   hdmi/vsync
                                                       hdmi/vsync_glue_set
                                                       hdmi/vsync
    -------------------------------------------------  ---------------------------
    Total                                      0.375ns (0.080ns logic, 0.295ns route)
                                                       (21.3% logic, 78.7% route)

--------------------------------------------------------------------------------

Paths for end point hdmi/hcounter_8 (SLICE_X78Y27.CIN), 8 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.163ns (requirement - (clock path skew + uncertainty - data path))
  Source:               hdmi/hcounter_7 (FF)
  Destination:          hdmi/hcounter_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.422ns (Levels of Logic = 2)
  Clock Path Skew:      0.259ns (0.318 - 0.059)
  Source Clock:         hdmi/clk_vgax2 rising at 0.000ns
  Destination Clock:    hdmi/clk_vgax2 rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: hdmi/hcounter_7 to hdmi/hcounter_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X78Y26.DQ      Tcko                  0.141   hdmi/hcounter<7>
                                                       hdmi/hcounter_7
    SLICE_X78Y26.D3      net (fanout=4)        0.171   hdmi/hcounter<7>
    SLICE_X78Y26.COUT    Topcyd                0.160   hdmi/hcounter<7>
                                                       hdmi/hcounter<7>_rt
                                                       hdmi/Mcount_hcounter_cy<7>
    SLICE_X78Y27.CIN     net (fanout=1)        0.000   hdmi/Mcount_hcounter_cy<7>
    SLICE_X78Y27.CLK     Tckcin      (-Th)     0.050   hdmi/hcounter<10>
                                                       hdmi/Mcount_hcounter_xor<10>
                                                       hdmi/hcounter_8
    -------------------------------------------------  ---------------------------
    Total                                      0.422ns (0.251ns logic, 0.171ns route)
                                                       (59.5% logic, 40.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.200ns (requirement - (clock path skew + uncertainty - data path))
  Source:               hdmi/hcounter_4 (FF)
  Destination:          hdmi/hcounter_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.459ns (Levels of Logic = 2)
  Clock Path Skew:      0.259ns (0.318 - 0.059)
  Source Clock:         hdmi/clk_vgax2 rising at 0.000ns
  Destination Clock:    hdmi/clk_vgax2 rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: hdmi/hcounter_4 to hdmi/hcounter_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X78Y26.AQ      Tcko                  0.141   hdmi/hcounter<7>
                                                       hdmi/hcounter_4
    SLICE_X78Y26.A3      net (fanout=4)        0.171   hdmi/hcounter<4>
    SLICE_X78Y26.COUT    Topcya                0.197   hdmi/hcounter<7>
                                                       hdmi/hcounter<4>_rt
                                                       hdmi/Mcount_hcounter_cy<7>
    SLICE_X78Y27.CIN     net (fanout=1)        0.000   hdmi/Mcount_hcounter_cy<7>
    SLICE_X78Y27.CLK     Tckcin      (-Th)     0.050   hdmi/hcounter<10>
                                                       hdmi/Mcount_hcounter_xor<10>
                                                       hdmi/hcounter_8
    -------------------------------------------------  ---------------------------
    Total                                      0.459ns (0.288ns logic, 0.171ns route)
                                                       (62.7% logic, 37.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.214ns (requirement - (clock path skew + uncertainty - data path))
  Source:               hdmi/hcounter_3 (FF)
  Destination:          hdmi/hcounter_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.474ns (Levels of Logic = 3)
  Clock Path Skew:      0.260ns (0.318 - 0.058)
  Source Clock:         hdmi/clk_vgax2 rising at 0.000ns
  Destination Clock:    hdmi/clk_vgax2 rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: hdmi/hcounter_3 to hdmi/hcounter_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X78Y25.DQ      Tcko                  0.141   hdmi/hcounter<3>
                                                       hdmi/hcounter_3
    SLICE_X78Y25.D3      net (fanout=4)        0.184   hdmi/hcounter<3>
    SLICE_X78Y25.COUT    Topcyd                0.160   hdmi/hcounter<3>
                                                       hdmi/hcounter<3>_rt
                                                       hdmi/Mcount_hcounter_cy<3>
    SLICE_X78Y26.CIN     net (fanout=1)        0.000   hdmi/Mcount_hcounter_cy<3>
    SLICE_X78Y26.COUT    Tbyp                  0.039   hdmi/hcounter<7>
                                                       hdmi/Mcount_hcounter_cy<7>
    SLICE_X78Y27.CIN     net (fanout=1)        0.000   hdmi/Mcount_hcounter_cy<7>
    SLICE_X78Y27.CLK     Tckcin      (-Th)     0.050   hdmi/hcounter<10>
                                                       hdmi/Mcount_hcounter_xor<10>
                                                       hdmi/hcounter_8
    -------------------------------------------------  ---------------------------
    Total                                      0.474ns (0.290ns logic, 0.184ns route)
                                                       (61.2% logic, 38.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_hdmi_clk_vgax2 = PERIOD TIMEGRP "hdmi_clk_vgax2" TS_clk / 1.8 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.292ns (period - min period limit)
  Period: 5.555ns
  Min period limit: 1.263ns (791.766MHz) (Tockper)
  Physical resource: hdmi_clock_OBUF/CLK
  Logical resource: hdmi/ODDR_inst/CK
  Location pin: OLOGIC_X1Y23.CLK
  Clock network: hdmi/clk_vgax2
--------------------------------------------------------------------------------
Slack: 4.555ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.555ns
  Low pulse: 2.777ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: hdmi/hcounter<3>/CLK
  Logical resource: hdmi/hcounter_0/CK
  Location pin: SLICE_X78Y25.CLK
  Clock network: hdmi/clk_vgax2
--------------------------------------------------------------------------------
Slack: 4.555ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.555ns
  High pulse: 2.777ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: hdmi/hcounter<3>/CLK
  Logical resource: hdmi/hcounter_0/CK
  Location pin: SLICE_X78Y25.CLK
  Clock network: hdmi/clk_vgax2
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_clk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_clk                         |     10.000ns|     13.776ns|     86.157ns|          157|           54|   8325124595|         8469|
| TS_adau1761_codec_codec_clock_|     20.833ns|    179.493ns|          N/A|           32|            0|         3883|            0|
| gen_clkout0                   |             |             |             |             |             |             |             |
| TS_hdmi_clk                   |     10.000ns|      4.927ns|          N/A|            0|            0|         3416|            0|
| TS_hdmi_clk_vgax2             |      5.556ns|      8.760ns|          N/A|           22|            0|         1170|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

3 constraints not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   12.649|         |    1.135|         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 211  Score: 452808  (Setup/Max: 452808, Hold: 0)

Constraints cover 8325133064 paths, 0 nets, and 6140 connections

Design statistics:
   Minimum period: 179.493ns{1}   (Maximum frequency:   5.571MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Dec 02 12:14:41 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 401 MB



