module adc_To_Parallel(input clk, adcOut, cs, valid,
					   output reg [11:0] parallelData);

	reg [11:0] values;
	reg [3:0] cycle;

	initial begin
		cycle <= 4'd0;
		values <= 12'd0;
	end

	always @(posedge clk) begin
		if(valid == 1) begin
			parallelData <= values;
			cycle <= 4'd0000;
		end
		if(cs == 0) begin
			if(cycle > 4'd3 & cycle < 4'd16) begin
				values[15 - cycle] <= adcOut;
			end
			cycle <= cycle + 1;
		end
	end

endmodule
