/*
###############################################################
#  Generated by:      Cadence Innovus 21.16-s078_1
#  OS:                Linux x86_64(Host ID cadpc02)
#  Generated on:      Tue May  7 01:52:58 2024
#  Design:            ibex_system
#  Command:           saveNetlist -phys -excludeLeafCell -excludeCellInst {FILL1TS FILL2TS FILL4TS FILL8TS FILL16TS FILL32TS FILL64TS fill1} ibex_system.phy.v
###############################################################
*/
//the toppest level of system with IMEM & DMEM
module IMEM (
	clock, 
	cen, 
	wen, 
	addr, 
	data_w, 
	data_r, 
	VDD, 
	VSS);
   input clock;
   input cen;
   input wen;
   input [7:0] addr;
   input [31:0] data_w;
   output [31:0] data_r;
   inout VDD;
   inout VSS;

   // Module instantiations
   imem imem0 (
	.WEN(wen),
	.Q(data_r),
	.D(data_w),
	.CLK(clock),
	.CEN(cen),
	.A(addr), 
	.VSS(VSS), 
	.VDD(VDD));
endmodule

module DMEM (
	clock, 
	cen, 
	wen, 
	addr, 
	data_w, 
	data_r, 
	VDD, 
	VSS);
   input clock;
   input cen;
   input wen;
   input [7:0] addr;
   input [31:0] data_w;
   output [31:0] data_r;
   inout VDD;
   inout VSS;

   // Module instantiations
   dmem dmem0 (
	.WEN(wen),
	.Q(data_r),
	.D(data_w),
	.CLK(clock),
	.CEN(cen),
	.A(addr), 
	.VSS(VSS), 
	.VDD(VDD));
endmodule

module ibex_system (
	clk_i, 
	rst_ni, 
	test_en_i, 
	ram_cfg_i, 
	hart_id_i, 
	boot_addr_i, 
	instr_req_o, 
	instr_gnt_i, 
	instr_rvalid_i, 
	instr_addr_o, 
	instr_rdata_i, 
	instr_rdata_intg_i, 
	instr_err_i, 
	data_req_o, 
	data_gnt_i, 
	data_rvalid_i, 
	data_we_o, 
	data_be_o, 
	data_addr_o, 
	data_wdata_o, 
	data_wdata_intg_o, 
	data_rdata_i, 
	data_rdata_intg_i, 
	data_err_i, 
	irq_software_i, 
	irq_timer_i, 
	irq_external_i, 
	irq_fast_i, 
	irq_nm_i, 
	scramble_key_valid_i, 
	scramble_key_i, 
	scramble_nonce_i, 
	scramble_req_o, 
	debug_req_i, 
	crash_dump_o, 
	double_fault_seen_o, 
	fetch_enable_i, 
	alert_minor_o, 
	alert_major_internal_o, 
	alert_major_bus_o, 
	core_sleep_o, 
	scan_rst_ni, 
	VDD, 
	VSS);
   input clk_i;
   input rst_ni;
   input test_en_i;
   input [9:0] ram_cfg_i;
   input [31:0] hart_id_i;
   input [31:0] boot_addr_i;
   output instr_req_o;
   input instr_gnt_i;
   input instr_rvalid_i;
   output [31:0] instr_addr_o;
   input [31:0] instr_rdata_i;
   input [6:0] instr_rdata_intg_i;
   input instr_err_i;
   output data_req_o;
   input data_gnt_i;
   input data_rvalid_i;
   output data_we_o;
   output [3:0] data_be_o;
   output [31:0] data_addr_o;
   output [31:0] data_wdata_o;
   output [6:0] data_wdata_intg_o;
   input [31:0] data_rdata_i;
   input [6:0] data_rdata_intg_i;
   input data_err_i;
   input irq_software_i;
   input irq_timer_i;
   input irq_external_i;
   input [14:0] irq_fast_i;
   input irq_nm_i;
   input scramble_key_valid_i;
   input [127:0] scramble_key_i;
   input [63:0] scramble_nonce_i;
   output scramble_req_o;
   input debug_req_i;
   output [159:0] crash_dump_o;
   output double_fault_seen_o;
   input [3:0] fetch_enable_i;
   output alert_minor_o;
   output alert_major_internal_o;
   output alert_major_bus_o;
   output core_sleep_o;
   input scan_rst_ni;
   inout VDD;
   inout VSS;

   // Internal wires
   wire i_data;
   wire d_data;

   // Module instantiations
   ibex_top u_ibex_top (
	.test_en_i(test_en_i),
	.scramble_req_o(scramble_req_o),
	.scramble_nonce_i(scramble_nonce_i),
	.scramble_key_valid_i(scramble_key_valid_i),
	.scramble_key_i(scramble_key_i),
	.scan_rst_ni(scan_rst_ni),
	.rst_ni(rst_ni),
	.ram_cfg_i(ram_cfg_i),
	.irq_timer_i(irq_timer_i),
	.irq_software_i(irq_software_i),
	.irq_nm_i(irq_nm_i),
	.irq_fast_i(irq_fast_i),
	.irq_external_i(irq_external_i),
	.instr_rvalid_i(instr_rvalid_i),
	.instr_req_o(instr_req_o),
	.instr_rdata_intg_i(instr_rdata_intg_i),
	.instr_rdata_i({ FE_UNCONNECTEDZ_0,
		FE_UNCONNECTEDZ_1,
		FE_UNCONNECTEDZ_2,
		FE_UNCONNECTEDZ_3,
		FE_UNCONNECTEDZ_4,
		FE_UNCONNECTEDZ_5,
		FE_UNCONNECTEDZ_6,
		FE_UNCONNECTEDZ_7,
		FE_UNCONNECTEDZ_8,
		FE_UNCONNECTEDZ_9,
		FE_UNCONNECTEDZ_10,
		FE_UNCONNECTEDZ_11,
		FE_UNCONNECTEDZ_12,
		FE_UNCONNECTEDZ_13,
		FE_UNCONNECTEDZ_14,
		FE_UNCONNECTEDZ_15,
		FE_UNCONNECTEDZ_16,
		FE_UNCONNECTEDZ_17,
		FE_UNCONNECTEDZ_18,
		FE_UNCONNECTEDZ_19,
		FE_UNCONNECTEDZ_20,
		FE_UNCONNECTEDZ_21,
		FE_UNCONNECTEDZ_22,
		FE_UNCONNECTEDZ_23,
		FE_UNCONNECTEDZ_24,
		FE_UNCONNECTEDZ_25,
		FE_UNCONNECTEDZ_26,
		FE_UNCONNECTEDZ_27,
		FE_UNCONNECTEDZ_28,
		FE_UNCONNECTEDZ_29,
		FE_UNCONNECTEDZ_30,
		i_data }),
	.instr_gnt_i(instr_gnt_i),
	.instr_err_i(instr_err_i),
	.instr_addr_o(instr_addr_o),
	.hart_id_i(hart_id_i),
	.fetch_enable_i(fetch_enable_i),
	.double_fault_seen_o(double_fault_seen_o),
	.debug_req_i(debug_req_i),
	.data_we_o(data_we_o),
	.data_wdata_o({ FE_UNCONNECTEDZ_31,
		FE_UNCONNECTEDZ_32,
		FE_UNCONNECTEDZ_33,
		FE_UNCONNECTEDZ_34,
		FE_UNCONNECTEDZ_35,
		FE_UNCONNECTEDZ_36,
		FE_UNCONNECTEDZ_37,
		FE_UNCONNECTEDZ_38,
		FE_UNCONNECTEDZ_39,
		FE_UNCONNECTEDZ_40,
		FE_UNCONNECTEDZ_41,
		FE_UNCONNECTEDZ_42,
		FE_UNCONNECTEDZ_43,
		FE_UNCONNECTEDZ_44,
		FE_UNCONNECTEDZ_45,
		FE_UNCONNECTEDZ_46,
		FE_UNCONNECTEDZ_47,
		FE_UNCONNECTEDZ_48,
		FE_UNCONNECTEDZ_49,
		FE_UNCONNECTEDZ_50,
		FE_UNCONNECTEDZ_51,
		FE_UNCONNECTEDZ_52,
		FE_UNCONNECTEDZ_53,
		FE_UNCONNECTEDZ_54,
		FE_UNCONNECTEDZ_55,
		FE_UNCONNECTEDZ_56,
		FE_UNCONNECTEDZ_57,
		FE_UNCONNECTEDZ_58,
		FE_UNCONNECTEDZ_59,
		FE_UNCONNECTEDZ_60,
		FE_UNCONNECTEDZ_61,
		d_data }),
	.data_wdata_intg_o(data_wdata_intg_o),
	.data_rvalid_i(data_rvalid_i),
	.data_req_o(data_req_o),
	.data_rdata_intg_i(data_rdata_intg_i),
	.data_rdata_i(data_rdata_i),
	.data_gnt_i(data_gnt_i),
	.data_err_i(data_err_i),
	.data_be_o(data_be_o),
	.data_addr_o(data_addr_o),
	.crash_dump_o(crash_dump_o),
	.core_sleep_o(core_sleep_o),
	.clk_i(clk_i),
	.boot_addr_i(boot_addr_i),
	.alert_minor_o(alert_minor_o),
	.alert_major_internal_o(alert_major_internal_o),
	.alert_major_bus_o(alert_major_bus_o), 
	.VSS(VSS), 
	.VDD(VDD));
   sram_top u_sram (
	.phi1(test_en_i),
	.phi2(clk_i),
	.resetn(rst_ni),
	.comp_en(data_gnt_i),
	.ren(data_rvalid_i),
	.wen(instr_rvalid_i),
	.addr({ data_addr_o[15],
		data_addr_o[14],
		data_addr_o[13],
		data_addr_o[12],
		data_addr_o[11],
		data_addr_o[10] }),
	.data({ data_addr_o[31],
		data_addr_o[30],
		data_addr_o[29],
		data_addr_o[28],
		data_addr_o[27],
		data_addr_o[26],
		data_addr_o[25],
		data_addr_o[24],
		data_addr_o[23],
		data_addr_o[22],
		data_addr_o[21],
		data_addr_o[20],
		data_addr_o[19],
		data_addr_o[18],
		data_addr_o[17],
		data_addr_o[16] }),
	.in({ data_wdata_o,
		data_rdata_i }),
	.out({ crash_dump_o[15],
		crash_dump_o[14],
		crash_dump_o[13],
		crash_dump_o[12],
		crash_dump_o[11],
		crash_dump_o[10],
		crash_dump_o[9],
		crash_dump_o[8],
		crash_dump_o[7],
		crash_dump_o[6],
		crash_dump_o[5],
		crash_dump_o[4],
		crash_dump_o[3],
		crash_dump_o[2],
		crash_dump_o[1],
		crash_dump_o[0] }),
	.sum({ crash_dump_o[87],
		crash_dump_o[86],
		crash_dump_o[85],
		crash_dump_o[84],
		crash_dump_o[83],
		crash_dump_o[82],
		crash_dump_o[81],
		crash_dump_o[80],
		crash_dump_o[79],
		crash_dump_o[78],
		crash_dump_o[77],
		crash_dump_o[76],
		crash_dump_o[75],
		crash_dump_o[74],
		crash_dump_o[73],
		crash_dump_o[72],
		crash_dump_o[71],
		crash_dump_o[70],
		crash_dump_o[69],
		crash_dump_o[68],
		crash_dump_o[67],
		crash_dump_o[66],
		crash_dump_o[65],
		crash_dump_o[64],
		crash_dump_o[63],
		crash_dump_o[62],
		crash_dump_o[61],
		crash_dump_o[60],
		crash_dump_o[59],
		crash_dump_o[58],
		crash_dump_o[57],
		crash_dump_o[56],
		crash_dump_o[55],
		crash_dump_o[54],
		crash_dump_o[53],
		crash_dump_o[52],
		crash_dump_o[51],
		crash_dump_o[50],
		crash_dump_o[49],
		crash_dump_o[48],
		crash_dump_o[47],
		crash_dump_o[46],
		crash_dump_o[45],
		crash_dump_o[44],
		crash_dump_o[43],
		crash_dump_o[42],
		crash_dump_o[41],
		crash_dump_o[40],
		crash_dump_o[39],
		crash_dump_o[38],
		crash_dump_o[37],
		crash_dump_o[36],
		crash_dump_o[35],
		crash_dump_o[34],
		crash_dump_o[33],
		crash_dump_o[32],
		crash_dump_o[31],
		crash_dump_o[30],
		crash_dump_o[29],
		crash_dump_o[28],
		crash_dump_o[27],
		crash_dump_o[26],
		crash_dump_o[25],
		crash_dump_o[24],
		crash_dump_o[23],
		crash_dump_o[22],
		crash_dump_o[21],
		crash_dump_o[20],
		crash_dump_o[19],
		crash_dump_o[18],
		crash_dump_o[17],
		crash_dump_o[16] }), 
	.VSS(VSS), 
	.VDD(VDD));
   IMEM u_IMEM (
	.clock(clk_i),
	.cen(instr_addr_o[9]),
	.wen(instr_addr_o[8]),
	.addr({ instr_addr_o[7],
		instr_addr_o[6],
		instr_addr_o[5],
		instr_addr_o[4],
		instr_addr_o[3],
		instr_addr_o[2],
		instr_addr_o[1],
		instr_addr_o[0] }),
	.data_w(instr_rdata_i),
	.data_r(instr_rdata_i), 
	.VDD(VDD), 
	.VSS(VSS));
   DMEM u_DMEM (
	.clock(clk_i),
	.cen(data_addr_o[9]),
	.wen(data_addr_o[8]),
	.addr({ data_addr_o[7],
		data_addr_o[6],
		data_addr_o[5],
		data_addr_o[4],
		data_addr_o[3],
		data_addr_o[2],
		data_addr_o[1],
		data_addr_o[0] }),
	.data_w(data_wdata_o),
	.data_r(data_wdata_o), 
	.VDD(VDD), 
	.VSS(VSS));
endmodule

