# Design: Design "ds_fsm_convol" has been set as active.
acom -O3 -e 100 -work ds_fsm_convol -2002  $dsn/src/fsm_convol.asf
# Generating "C:\Users\Usuario_UMA\Desktop\activeHdl\ws_fsm_convol\ds_fsm_convol\compile\fsm_convol.vhd" from "C:\Users\Usuario_UMA\Desktop\activeHdl\ws_fsm_convol\ds_fsm_convol\src\fsm_convol.asf"
# Loading State Diagram data...
# Synthesis attributes will be generated for "Synopsys FPGA Express"
# Generating interface file...
# HDL code generation successful. 0 error(s), 0 warning(s)
# Compile Entity "fsm_convol"
# Compile Architecture "fsm_convol_arch" of Entity "fsm_convol"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
acom -O3 -e 100 -work ds_fsm_convol -2002  $dsn/src/fsm_convol.asf
# Generating "C:\Users\Usuario_UMA\Desktop\activeHdl\ws_fsm_convol\ds_fsm_convol\compile\fsm_convol.vhd" from "C:\Users\Usuario_UMA\Desktop\activeHdl\ws_fsm_convol\ds_fsm_convol\src\fsm_convol.asf"
# Loading State Diagram data...
# Synthesis attributes will be generated for "Synopsys FPGA Express"
# Generating interface file...
# HDL code generation successful. 0 error(s), 0 warning(s)
# Compile Entity "fsm_convol"
# Compile Architecture "fsm_convol_arch" of Entity "fsm_convol"
# Error: COMP96_0077: fsm_convol.asf(fsm_convol.vhd) : (95, 16): Undefined type of expression. Expected type 'UNSIGNED'.
# Compile failure 1 Errors 0 Warnings  Analysis time :  0.0 [ms]
acom -O3 -e 100 -work ds_fsm_convol -2002  $dsn/compile/fsm_convol.vhd
# Compile Entity "fsm_convol"
# Compile Architecture "fsm_convol_arch" of Entity "fsm_convol"
# Error: COMP96_0077: fsm_convol.asf(fsm_convol.vhd) : (95, 16): Undefined type of expression. Expected type 'UNSIGNED'.
# Compile failure 1 Errors 0 Warnings  Analysis time :  0.0 [ms]
acom -O3 -e 100 -work ds_fsm_convol -2002  $dsn/src/fsm_convol.asf
# Generating "C:\Users\Usuario_UMA\Desktop\activeHdl\ws_fsm_convol\ds_fsm_convol\compile\fsm_convol.vhd" from "C:\Users\Usuario_UMA\Desktop\activeHdl\ws_fsm_convol\ds_fsm_convol\src\fsm_convol.asf"
# Loading State Diagram data...
# Synthesis attributes will be generated for "Synopsys FPGA Express"
# Generating interface file...
# HDL code generation successful. 0 error(s), 0 warning(s)
# Compile Entity "fsm_convol"
# Compile Architecture "fsm_convol_arch" of Entity "fsm_convol"
# Error: COMP96_0617: fsm_convol.asf(fsm_convol.vhd) : (95, 15): Assignment target incompatible with right side. Cannot convert 'UNSIGNED' to 'STD_LOGIC_VECTOR'.
# Compile failure 1 Errors 0 Warnings  Analysis time :  15.0 [ms]
acom -O3 -e 100 -work ds_fsm_convol -2002  $dsn/src/fsm_convol.asf
# Generating "C:\Users\Usuario_UMA\Desktop\activeHdl\ws_fsm_convol\ds_fsm_convol\compile\fsm_convol.vhd" from "C:\Users\Usuario_UMA\Desktop\activeHdl\ws_fsm_convol\ds_fsm_convol\src\fsm_convol.asf"
# Loading State Diagram data...
# Synthesis attributes will be generated for "Synopsys FPGA Express"
# Generating interface file...
# HDL code generation successful. 0 error(s), 0 warning(s)
# Compile Entity "fsm_convol"
# Compile Architecture "fsm_convol_arch" of Entity "fsm_convol"
# Compile success 0 Errors 0 Warnings  Analysis time :  47.0 [ms]
