\doxysection{Data Structures}
Here are the data structures with brief descriptions\+:\begin{DoxyCompactList}
\item\contentsline{section}{\mbox{\hyperlink{struct_____d_m_a___handle_type_def}{\+\_\+\+\_\+\+DMA\+\_\+\+Handle\+Type\+Def}} \\*DMA handle Structure definition }{\pageref{struct_____d_m_a___handle_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_____i2_s___handle_type_def}{\+\_\+\+\_\+\+I2\+S\+\_\+\+Handle\+Type\+Def}} \\*I2S handle Structure definition }{\pageref{struct_____i2_s___handle_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct____iar__u32}{\+\_\+\+\_\+iar\+\_\+u32}} }{\pageref{struct____iar__u32}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_____s_m_a_r_t_c_a_r_d___handle_type_def}{\+\_\+\+\_\+\+SMARTCARD\+\_\+\+Handle\+Type\+Def}} \\*SMARTCARD handle Structure definition }{\pageref{struct_____s_m_a_r_t_c_a_r_d___handle_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_____s_m_b_u_s___handle_type_def}{\+\_\+\+\_\+\+SMBUS\+\_\+\+Handle\+Type\+Def}} \\*SMBUS handle Structure definition }{\pageref{struct_____s_m_b_u_s___handle_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_____s_p_i___handle_type_def}{\+\_\+\+\_\+\+SPI\+\_\+\+Handle\+Type\+Def}} \\*SPI handle Structure definition }{\pageref{struct_____s_p_i___handle_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_____u_a_r_t___handle_type_def}{\+\_\+\+\_\+\+UART\+\_\+\+Handle\+Type\+Def}} \\*UART handle Structure definition }{\pageref{struct_____u_a_r_t___handle_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_____u_s_a_r_t___handle_type_def}{\+\_\+\+\_\+\+USART\+\_\+\+Handle\+Type\+Def}} \\*USART handle Structure definition }{\pageref{struct_____u_s_a_r_t___handle_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_a___b_l_o_c_k___l_i_n_k}{A\+\_\+\+BLOCK\+\_\+\+LINK}} }{\pageref{struct_a___b_l_o_c_k___l_i_n_k}}{}
\item\contentsline{section}{\mbox{\hyperlink{union_a_c_t_l_r___type}{ACTLR\+\_\+\+Type}} }{\pageref{union_a_c_t_l_r___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_a_d_c___analog_w_d_g_conf_type_def}{ADC\+\_\+\+Analog\+WDGConf\+Type\+Def}} \\*ADC Configuration multi-\/mode structure definition }{\pageref{struct_a_d_c___analog_w_d_g_conf_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_a_d_c___channel_conf_type_def}{ADC\+\_\+\+Channel\+Conf\+Type\+Def}} \\*Structure definition of ADC channel for regular group }{\pageref{struct_a_d_c___channel_conf_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\+\_\+\+Common\+\_\+\+Type\+Def}} }{\pageref{struct_a_d_c___common___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_a_d_c___data__t}{ADC\+\_\+\+Data\+\_\+t}} \\*ADC로 측정된 데이터를 담는 구조체 }{\pageref{struct_a_d_c___data__t}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_a_d_c___driver__t}{ADC\+\_\+\+Driver\+\_\+t}} \\*ADC 드라이버 관리 구조체 }{\pageref{struct_a_d_c___driver__t}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_a_d_c___handle_type_def}{ADC\+\_\+\+Handle\+Type\+Def}} \\*ADC handle Structure definition }{\pageref{struct_a_d_c___handle_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_a_d_c___init_type_def}{ADC\+\_\+\+Init\+Type\+Def}} \\*Structure definition of ADC and regular group initialization }{\pageref{struct_a_d_c___init_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_a_d_c___injection_conf_type_def}{ADC\+\_\+\+Injection\+Conf\+Type\+Def}} \\*ADC Configuration injected Channel structure definition }{\pageref{struct_a_d_c___injection_conf_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_a_d_c___multi_mode_type_def}{ADC\+\_\+\+Multi\+Mode\+Type\+Def}} \\*ADC Configuration multi-\/mode structure definition }{\pageref{struct_a_d_c___multi_mode_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\+\_\+\+Type\+Def}} \\*Analog to Digital Converter }{\pageref{struct_a_d_c___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_a_e_s___type_def}{AES\+\_\+\+Type\+Def}} \\*AES hardware accelerator }{\pageref{struct_a_e_s___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{union_a_p_s_r___type}{APSR\+\_\+\+Type}} \\*Union type to access the Application Program Status Register (APSR) }{\pageref{union_a_p_s_r___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{structarm__bilinear__interp__instance__f32}{arm\+\_\+bilinear\+\_\+interp\+\_\+instance\+\_\+f32}} \\*Instance structure for the floating-\/point bilinear interpolation function }{\pageref{structarm__bilinear__interp__instance__f32}}{}
\item\contentsline{section}{\mbox{\hyperlink{structarm__bilinear__interp__instance__q15}{arm\+\_\+bilinear\+\_\+interp\+\_\+instance\+\_\+q15}} \\*Instance structure for the Q15 bilinear interpolation function }{\pageref{structarm__bilinear__interp__instance__q15}}{}
\item\contentsline{section}{\mbox{\hyperlink{structarm__bilinear__interp__instance__q31}{arm\+\_\+bilinear\+\_\+interp\+\_\+instance\+\_\+q31}} \\*Instance structure for the Q31 bilinear interpolation function }{\pageref{structarm__bilinear__interp__instance__q31}}{}
\item\contentsline{section}{\mbox{\hyperlink{structarm__bilinear__interp__instance__q7}{arm\+\_\+bilinear\+\_\+interp\+\_\+instance\+\_\+q7}} \\*Instance structure for the Q15 bilinear interpolation function }{\pageref{structarm__bilinear__interp__instance__q7}}{}
\item\contentsline{section}{\mbox{\hyperlink{structarm__biquad__cas__df1__32x64__ins__q31}{arm\+\_\+biquad\+\_\+cas\+\_\+df1\+\_\+32x64\+\_\+ins\+\_\+q31}} \\*Instance structure for the high precision Q31 Biquad cascade filter }{\pageref{structarm__biquad__cas__df1__32x64__ins__q31}}{}
\item\contentsline{section}{\mbox{\hyperlink{structarm__biquad__cascade__df2_t__instance__f32}{arm\+\_\+biquad\+\_\+cascade\+\_\+df2\+T\+\_\+instance\+\_\+f32}} \\*Instance structure for the floating-\/point transposed direct form II Biquad cascade filter }{\pageref{structarm__biquad__cascade__df2_t__instance__f32}}{}
\item\contentsline{section}{\mbox{\hyperlink{structarm__biquad__cascade__df2_t__instance__f64}{arm\+\_\+biquad\+\_\+cascade\+\_\+df2\+T\+\_\+instance\+\_\+f64}} \\*Instance structure for the floating-\/point transposed direct form II Biquad cascade filter }{\pageref{structarm__biquad__cascade__df2_t__instance__f64}}{}
\item\contentsline{section}{\mbox{\hyperlink{structarm__biquad__cascade__stereo__df2_t__instance__f32}{arm\+\_\+biquad\+\_\+cascade\+\_\+stereo\+\_\+df2\+T\+\_\+instance\+\_\+f32}} \\*Instance structure for the floating-\/point transposed direct form II Biquad cascade filter }{\pageref{structarm__biquad__cascade__stereo__df2_t__instance__f32}}{}
\item\contentsline{section}{\mbox{\hyperlink{structarm__biquad__casd__df1__inst__f32}{arm\+\_\+biquad\+\_\+casd\+\_\+df1\+\_\+inst\+\_\+f32}} \\*Instance structure for the floating-\/point Biquad cascade filter }{\pageref{structarm__biquad__casd__df1__inst__f32}}{}
\item\contentsline{section}{\mbox{\hyperlink{structarm__biquad__casd__df1__inst__q15}{arm\+\_\+biquad\+\_\+casd\+\_\+df1\+\_\+inst\+\_\+q15}} \\*Instance structure for the Q15 Biquad cascade filter }{\pageref{structarm__biquad__casd__df1__inst__q15}}{}
\item\contentsline{section}{\mbox{\hyperlink{structarm__biquad__casd__df1__inst__q31}{arm\+\_\+biquad\+\_\+casd\+\_\+df1\+\_\+inst\+\_\+q31}} \\*Instance structure for the Q31 Biquad cascade filter }{\pageref{structarm__biquad__casd__df1__inst__q31}}{}
\item\contentsline{section}{\mbox{\hyperlink{structarm__cfft__instance__f32}{arm\+\_\+cfft\+\_\+instance\+\_\+f32}} \\*Instance structure for the floating-\/point CFFT/\+CIFFT function }{\pageref{structarm__cfft__instance__f32}}{}
\item\contentsline{section}{\mbox{\hyperlink{structarm__cfft__instance__f64}{arm\+\_\+cfft\+\_\+instance\+\_\+f64}} \\*Instance structure for the Double Precision Floating-\/point CFFT/\+CIFFT function }{\pageref{structarm__cfft__instance__f64}}{}
\item\contentsline{section}{\mbox{\hyperlink{structarm__cfft__instance__q15}{arm\+\_\+cfft\+\_\+instance\+\_\+q15}} \\*Instance structure for the fixed-\/point CFFT/\+CIFFT function }{\pageref{structarm__cfft__instance__q15}}{}
\item\contentsline{section}{\mbox{\hyperlink{structarm__cfft__instance__q31}{arm\+\_\+cfft\+\_\+instance\+\_\+q31}} \\*Instance structure for the fixed-\/point CFFT/\+CIFFT function }{\pageref{structarm__cfft__instance__q31}}{}
\item\contentsline{section}{\mbox{\hyperlink{structarm__cfft__radix2__instance__f32}{arm\+\_\+cfft\+\_\+radix2\+\_\+instance\+\_\+f32}} \\*Instance structure for the floating-\/point CFFT/\+CIFFT function }{\pageref{structarm__cfft__radix2__instance__f32}}{}
\item\contentsline{section}{\mbox{\hyperlink{structarm__cfft__radix2__instance__q15}{arm\+\_\+cfft\+\_\+radix2\+\_\+instance\+\_\+q15}} \\*Instance structure for the Q15 CFFT/\+CIFFT function }{\pageref{structarm__cfft__radix2__instance__q15}}{}
\item\contentsline{section}{\mbox{\hyperlink{structarm__cfft__radix2__instance__q31}{arm\+\_\+cfft\+\_\+radix2\+\_\+instance\+\_\+q31}} \\*Instance structure for the Radix-\/2 Q31 CFFT/\+CIFFT function }{\pageref{structarm__cfft__radix2__instance__q31}}{}
\item\contentsline{section}{\mbox{\hyperlink{structarm__cfft__radix4__instance__f32}{arm\+\_\+cfft\+\_\+radix4\+\_\+instance\+\_\+f32}} \\*Instance structure for the floating-\/point CFFT/\+CIFFT function }{\pageref{structarm__cfft__radix4__instance__f32}}{}
\item\contentsline{section}{\mbox{\hyperlink{structarm__cfft__radix4__instance__q15}{arm\+\_\+cfft\+\_\+radix4\+\_\+instance\+\_\+q15}} \\*Instance structure for the Q15 CFFT/\+CIFFT function }{\pageref{structarm__cfft__radix4__instance__q15}}{}
\item\contentsline{section}{\mbox{\hyperlink{structarm__cfft__radix4__instance__q31}{arm\+\_\+cfft\+\_\+radix4\+\_\+instance\+\_\+q31}} \\*Instance structure for the Q31 CFFT/\+CIFFT function }{\pageref{structarm__cfft__radix4__instance__q31}}{}
\item\contentsline{section}{\mbox{\hyperlink{structarm__dct4__instance__f32}{arm\+\_\+dct4\+\_\+instance\+\_\+f32}} \\*Instance structure for the floating-\/point DCT4/\+IDCT4 function }{\pageref{structarm__dct4__instance__f32}}{}
\item\contentsline{section}{\mbox{\hyperlink{structarm__dct4__instance__q15}{arm\+\_\+dct4\+\_\+instance\+\_\+q15}} \\*Instance structure for the Q15 DCT4/\+IDCT4 function }{\pageref{structarm__dct4__instance__q15}}{}
\item\contentsline{section}{\mbox{\hyperlink{structarm__dct4__instance__q31}{arm\+\_\+dct4\+\_\+instance\+\_\+q31}} \\*Instance structure for the Q31 DCT4/\+IDCT4 function }{\pageref{structarm__dct4__instance__q31}}{}
\item\contentsline{section}{\mbox{\hyperlink{structarm__fir__decimate__instance__f32}{arm\+\_\+fir\+\_\+decimate\+\_\+instance\+\_\+f32}} \\*Instance structure for floating-\/point FIR decimator }{\pageref{structarm__fir__decimate__instance__f32}}{}
\item\contentsline{section}{\mbox{\hyperlink{structarm__fir__decimate__instance__q15}{arm\+\_\+fir\+\_\+decimate\+\_\+instance\+\_\+q15}} \\*Instance structure for the Q15 FIR decimator }{\pageref{structarm__fir__decimate__instance__q15}}{}
\item\contentsline{section}{\mbox{\hyperlink{structarm__fir__decimate__instance__q31}{arm\+\_\+fir\+\_\+decimate\+\_\+instance\+\_\+q31}} \\*Instance structure for the Q31 FIR decimator }{\pageref{structarm__fir__decimate__instance__q31}}{}
\item\contentsline{section}{\mbox{\hyperlink{structarm__fir__instance__f32}{arm\+\_\+fir\+\_\+instance\+\_\+f32}} \\*Instance structure for the floating-\/point FIR filter }{\pageref{structarm__fir__instance__f32}}{}
\item\contentsline{section}{\mbox{\hyperlink{structarm__fir__instance__f64}{arm\+\_\+fir\+\_\+instance\+\_\+f64}} \\*Instance structure for the floating-\/point FIR filter }{\pageref{structarm__fir__instance__f64}}{}
\item\contentsline{section}{\mbox{\hyperlink{structarm__fir__instance__q15}{arm\+\_\+fir\+\_\+instance\+\_\+q15}} \\*Instance structure for the Q15 FIR filter }{\pageref{structarm__fir__instance__q15}}{}
\item\contentsline{section}{\mbox{\hyperlink{structarm__fir__instance__q31}{arm\+\_\+fir\+\_\+instance\+\_\+q31}} \\*Instance structure for the Q31 FIR filter }{\pageref{structarm__fir__instance__q31}}{}
\item\contentsline{section}{\mbox{\hyperlink{structarm__fir__instance__q7}{arm\+\_\+fir\+\_\+instance\+\_\+q7}} \\*Instance structure for the Q7 FIR filter }{\pageref{structarm__fir__instance__q7}}{}
\item\contentsline{section}{\mbox{\hyperlink{structarm__fir__interpolate__instance__f32}{arm\+\_\+fir\+\_\+interpolate\+\_\+instance\+\_\+f32}} \\*Instance structure for the floating-\/point FIR interpolator }{\pageref{structarm__fir__interpolate__instance__f32}}{}
\item\contentsline{section}{\mbox{\hyperlink{structarm__fir__interpolate__instance__q15}{arm\+\_\+fir\+\_\+interpolate\+\_\+instance\+\_\+q15}} \\*Instance structure for the Q15 FIR interpolator }{\pageref{structarm__fir__interpolate__instance__q15}}{}
\item\contentsline{section}{\mbox{\hyperlink{structarm__fir__interpolate__instance__q31}{arm\+\_\+fir\+\_\+interpolate\+\_\+instance\+\_\+q31}} \\*Instance structure for the Q31 FIR interpolator }{\pageref{structarm__fir__interpolate__instance__q31}}{}
\item\contentsline{section}{\mbox{\hyperlink{structarm__fir__lattice__instance__f32}{arm\+\_\+fir\+\_\+lattice\+\_\+instance\+\_\+f32}} \\*Instance structure for the floating-\/point FIR lattice filter }{\pageref{structarm__fir__lattice__instance__f32}}{}
\item\contentsline{section}{\mbox{\hyperlink{structarm__fir__lattice__instance__q15}{arm\+\_\+fir\+\_\+lattice\+\_\+instance\+\_\+q15}} \\*Instance structure for the Q15 FIR lattice filter }{\pageref{structarm__fir__lattice__instance__q15}}{}
\item\contentsline{section}{\mbox{\hyperlink{structarm__fir__lattice__instance__q31}{arm\+\_\+fir\+\_\+lattice\+\_\+instance\+\_\+q31}} \\*Instance structure for the Q31 FIR lattice filter }{\pageref{structarm__fir__lattice__instance__q31}}{}
\item\contentsline{section}{\mbox{\hyperlink{structarm__fir__sparse__instance__f32}{arm\+\_\+fir\+\_\+sparse\+\_\+instance\+\_\+f32}} \\*Instance structure for the floating-\/point sparse FIR filter }{\pageref{structarm__fir__sparse__instance__f32}}{}
\item\contentsline{section}{\mbox{\hyperlink{structarm__fir__sparse__instance__q15}{arm\+\_\+fir\+\_\+sparse\+\_\+instance\+\_\+q15}} \\*Instance structure for the Q15 sparse FIR filter }{\pageref{structarm__fir__sparse__instance__q15}}{}
\item\contentsline{section}{\mbox{\hyperlink{structarm__fir__sparse__instance__q31}{arm\+\_\+fir\+\_\+sparse\+\_\+instance\+\_\+q31}} \\*Instance structure for the Q31 sparse FIR filter }{\pageref{structarm__fir__sparse__instance__q31}}{}
\item\contentsline{section}{\mbox{\hyperlink{structarm__fir__sparse__instance__q7}{arm\+\_\+fir\+\_\+sparse\+\_\+instance\+\_\+q7}} \\*Instance structure for the Q7 sparse FIR filter }{\pageref{structarm__fir__sparse__instance__q7}}{}
\item\contentsline{section}{\mbox{\hyperlink{structarm__gaussian__naive__bayes__instance__f32}{arm\+\_\+gaussian\+\_\+naive\+\_\+bayes\+\_\+instance\+\_\+f32}} \\*Instance structure for Naive Gaussian Bayesian estimator }{\pageref{structarm__gaussian__naive__bayes__instance__f32}}{}
\item\contentsline{section}{\mbox{\hyperlink{structarm__iir__lattice__instance__f32}{arm\+\_\+iir\+\_\+lattice\+\_\+instance\+\_\+f32}} \\*Instance structure for the floating-\/point IIR lattice filter }{\pageref{structarm__iir__lattice__instance__f32}}{}
\item\contentsline{section}{\mbox{\hyperlink{structarm__iir__lattice__instance__q15}{arm\+\_\+iir\+\_\+lattice\+\_\+instance\+\_\+q15}} \\*Instance structure for the Q15 IIR lattice filter }{\pageref{structarm__iir__lattice__instance__q15}}{}
\item\contentsline{section}{\mbox{\hyperlink{structarm__iir__lattice__instance__q31}{arm\+\_\+iir\+\_\+lattice\+\_\+instance\+\_\+q31}} \\*Instance structure for the Q31 IIR lattice filter }{\pageref{structarm__iir__lattice__instance__q31}}{}
\item\contentsline{section}{\mbox{\hyperlink{structarm__linear__interp__instance__f32}{arm\+\_\+linear\+\_\+interp\+\_\+instance\+\_\+f32}} \\*Instance structure for the floating-\/point Linear Interpolate function }{\pageref{structarm__linear__interp__instance__f32}}{}
\item\contentsline{section}{\mbox{\hyperlink{structarm__lms__instance__f32}{arm\+\_\+lms\+\_\+instance\+\_\+f32}} \\*Instance structure for the floating-\/point LMS filter }{\pageref{structarm__lms__instance__f32}}{}
\item\contentsline{section}{\mbox{\hyperlink{structarm__lms__instance__q15}{arm\+\_\+lms\+\_\+instance\+\_\+q15}} \\*Instance structure for the Q15 LMS filter }{\pageref{structarm__lms__instance__q15}}{}
\item\contentsline{section}{\mbox{\hyperlink{structarm__lms__instance__q31}{arm\+\_\+lms\+\_\+instance\+\_\+q31}} \\*Instance structure for the Q31 LMS filter }{\pageref{structarm__lms__instance__q31}}{}
\item\contentsline{section}{\mbox{\hyperlink{structarm__lms__norm__instance__f32}{arm\+\_\+lms\+\_\+norm\+\_\+instance\+\_\+f32}} \\*Instance structure for the floating-\/point normalized LMS filter }{\pageref{structarm__lms__norm__instance__f32}}{}
\item\contentsline{section}{\mbox{\hyperlink{structarm__lms__norm__instance__q15}{arm\+\_\+lms\+\_\+norm\+\_\+instance\+\_\+q15}} \\*Instance structure for the Q15 normalized LMS filter }{\pageref{structarm__lms__norm__instance__q15}}{}
\item\contentsline{section}{\mbox{\hyperlink{structarm__lms__norm__instance__q31}{arm\+\_\+lms\+\_\+norm\+\_\+instance\+\_\+q31}} \\*Instance structure for the Q31 normalized LMS filter }{\pageref{structarm__lms__norm__instance__q31}}{}
\item\contentsline{section}{\mbox{\hyperlink{structarm__matrix__instance__f32}{arm\+\_\+matrix\+\_\+instance\+\_\+f32}} \\*Instance structure for the floating-\/point matrix structure }{\pageref{structarm__matrix__instance__f32}}{}
\item\contentsline{section}{\mbox{\hyperlink{structarm__matrix__instance__f64}{arm\+\_\+matrix\+\_\+instance\+\_\+f64}} \\*Instance structure for the floating-\/point matrix structure }{\pageref{structarm__matrix__instance__f64}}{}
\item\contentsline{section}{\mbox{\hyperlink{structarm__matrix__instance__q15}{arm\+\_\+matrix\+\_\+instance\+\_\+q15}} \\*Instance structure for the Q15 matrix structure }{\pageref{structarm__matrix__instance__q15}}{}
\item\contentsline{section}{\mbox{\hyperlink{structarm__matrix__instance__q31}{arm\+\_\+matrix\+\_\+instance\+\_\+q31}} \\*Instance structure for the Q31 matrix structure }{\pageref{structarm__matrix__instance__q31}}{}
\item\contentsline{section}{\mbox{\hyperlink{structarm__matrix__instance__q7}{arm\+\_\+matrix\+\_\+instance\+\_\+q7}} \\*Instance structure for the Q7 matrix structure }{\pageref{structarm__matrix__instance__q7}}{}
\item\contentsline{section}{\mbox{\hyperlink{structarm__merge__sort__instance__f32}{arm\+\_\+merge\+\_\+sort\+\_\+instance\+\_\+f32}} \\*Instance structure for the sorting algorithms }{\pageref{structarm__merge__sort__instance__f32}}{}
\item\contentsline{section}{\mbox{\hyperlink{structarm__mfcc__instance__f32}{arm\+\_\+mfcc\+\_\+instance\+\_\+f32}} \\*Instance structure for the Floating-\/point MFCC function }{\pageref{structarm__mfcc__instance__f32}}{}
\item\contentsline{section}{\mbox{\hyperlink{structarm__mfcc__instance__q15}{arm\+\_\+mfcc\+\_\+instance\+\_\+q15}} }{\pageref{structarm__mfcc__instance__q15}}{}
\item\contentsline{section}{\mbox{\hyperlink{structarm__mfcc__instance__q31}{arm\+\_\+mfcc\+\_\+instance\+\_\+q31}} }{\pageref{structarm__mfcc__instance__q31}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_a_r_m___m_p_u___region__t}{ARM\+\_\+\+MPU\+\_\+\+Region\+\_\+t}} }{\pageref{struct_a_r_m___m_p_u___region__t}}{}
\item\contentsline{section}{\mbox{\hyperlink{structarm__nn__double}{arm\+\_\+nn\+\_\+double}} \\*Union for data type long long }{\pageref{structarm__nn__double}}{}
\item\contentsline{section}{\mbox{\hyperlink{unionarm__nn__long__long}{arm\+\_\+nn\+\_\+long\+\_\+long}} }{\pageref{unionarm__nn__long__long}}{}
\item\contentsline{section}{\mbox{\hyperlink{unionarm__nnword}{arm\+\_\+nnword}} \\*Union for SIMD access of q31/q15/q7 types }{\pageref{unionarm__nnword}}{}
\item\contentsline{section}{\mbox{\hyperlink{structarm__pid__instance__f32}{arm\+\_\+pid\+\_\+instance\+\_\+f32}} \\*Instance structure for the floating-\/point PID Control }{\pageref{structarm__pid__instance__f32}}{}
\item\contentsline{section}{\mbox{\hyperlink{structarm__pid__instance__q15}{arm\+\_\+pid\+\_\+instance\+\_\+q15}} \\*Instance structure for the Q15 PID Control }{\pageref{structarm__pid__instance__q15}}{}
\item\contentsline{section}{\mbox{\hyperlink{structarm__pid__instance__q31}{arm\+\_\+pid\+\_\+instance\+\_\+q31}} \\*Instance structure for the Q31 PID Control }{\pageref{structarm__pid__instance__q31}}{}
\item\contentsline{section}{\mbox{\hyperlink{structarm__rfft__fast__instance__f32}{arm\+\_\+rfft\+\_\+fast\+\_\+instance\+\_\+f32}} \\*Instance structure for the floating-\/point RFFT/\+RIFFT function }{\pageref{structarm__rfft__fast__instance__f32}}{}
\item\contentsline{section}{\mbox{\hyperlink{structarm__rfft__fast__instance__f64}{arm\+\_\+rfft\+\_\+fast\+\_\+instance\+\_\+f64}} \\*Instance structure for the Double Precision Floating-\/point RFFT/\+RIFFT function }{\pageref{structarm__rfft__fast__instance__f64}}{}
\item\contentsline{section}{\mbox{\hyperlink{structarm__rfft__instance__f32}{arm\+\_\+rfft\+\_\+instance\+\_\+f32}} \\*Instance structure for the floating-\/point RFFT/\+RIFFT function }{\pageref{structarm__rfft__instance__f32}}{}
\item\contentsline{section}{\mbox{\hyperlink{structarm__rfft__instance__q15}{arm\+\_\+rfft\+\_\+instance\+\_\+q15}} \\*Instance structure for the Q15 RFFT/\+RIFFT function }{\pageref{structarm__rfft__instance__q15}}{}
\item\contentsline{section}{\mbox{\hyperlink{structarm__rfft__instance__q31}{arm\+\_\+rfft\+\_\+instance\+\_\+q31}} \\*Instance structure for the Q31 RFFT/\+RIFFT function }{\pageref{structarm__rfft__instance__q31}}{}
\item\contentsline{section}{\mbox{\hyperlink{structarm__sort__instance__f32}{arm\+\_\+sort\+\_\+instance\+\_\+f32}} \\*Instance structure for the sorting algorithms }{\pageref{structarm__sort__instance__f32}}{}
\item\contentsline{section}{\mbox{\hyperlink{structarm__spline__instance__f32}{arm\+\_\+spline\+\_\+instance\+\_\+f32}} \\*Instance structure for the floating-\/point cubic spline interpolation }{\pageref{structarm__spline__instance__f32}}{}
\item\contentsline{section}{\mbox{\hyperlink{structarm__svm__linear__instance__f32}{arm\+\_\+svm\+\_\+linear\+\_\+instance\+\_\+f32}} \\*Instance structure for linear SVM prediction function }{\pageref{structarm__svm__linear__instance__f32}}{}
\item\contentsline{section}{\mbox{\hyperlink{structarm__svm__polynomial__instance__f32}{arm\+\_\+svm\+\_\+polynomial\+\_\+instance\+\_\+f32}} \\*Instance structure for polynomial SVM prediction function }{\pageref{structarm__svm__polynomial__instance__f32}}{}
\item\contentsline{section}{\mbox{\hyperlink{structarm__svm__rbf__instance__f32}{arm\+\_\+svm\+\_\+rbf\+\_\+instance\+\_\+f32}} \\*Instance structure for rbf SVM prediction function }{\pageref{structarm__svm__rbf__instance__f32}}{}
\item\contentsline{section}{\mbox{\hyperlink{structarm__svm__sigmoid__instance__f32}{arm\+\_\+svm\+\_\+sigmoid\+\_\+instance\+\_\+f32}} \\*Instance structure for sigmoid SVM prediction function }{\pageref{structarm__svm__sigmoid__instance__f32}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_c_a_n___f_i_f_o_mail_box___type_def}{CAN\+\_\+\+FIFOMail\+Box\+\_\+\+Type\+Def}} \\*Controller Area Network FIFOMail\+Box }{\pageref{struct_c_a_n___f_i_f_o_mail_box___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_c_a_n___filter_register___type_def}{CAN\+\_\+\+Filter\+Register\+\_\+\+Type\+Def}} \\*Controller Area Network Filter\+Register }{\pageref{struct_c_a_n___filter_register___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_c_a_n___tx_mail_box___type_def}{CAN\+\_\+\+Tx\+Mail\+Box\+\_\+\+Type\+Def}} \\*Controller Area Network Tx\+Mail\+Box }{\pageref{struct_c_a_n___tx_mail_box___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_c_a_n___type_def}{CAN\+\_\+\+Type\+Def}} \\*Controller Area Network }{\pageref{struct_c_a_n___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_c_e_c___type_def}{CEC\+\_\+\+Type\+Def}} \\*Consumer Electronics Control }{\pageref{struct_c_e_c___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{structcmsis__nn__activation}{cmsis\+\_\+nn\+\_\+activation}} }{\pageref{structcmsis__nn__activation}}{}
\item\contentsline{section}{\mbox{\hyperlink{structcmsis__nn__context}{cmsis\+\_\+nn\+\_\+context}} }{\pageref{structcmsis__nn__context}}{}
\item\contentsline{section}{\mbox{\hyperlink{structcmsis__nn__conv__params}{cmsis\+\_\+nn\+\_\+conv\+\_\+params}} }{\pageref{structcmsis__nn__conv__params}}{}
\item\contentsline{section}{\mbox{\hyperlink{structcmsis__nn__dims}{cmsis\+\_\+nn\+\_\+dims}} }{\pageref{structcmsis__nn__dims}}{}
\item\contentsline{section}{\mbox{\hyperlink{structcmsis__nn__dw__conv__params}{cmsis\+\_\+nn\+\_\+dw\+\_\+conv\+\_\+params}} }{\pageref{structcmsis__nn__dw__conv__params}}{}
\item\contentsline{section}{\mbox{\hyperlink{structcmsis__nn__fc__params}{cmsis\+\_\+nn\+\_\+fc\+\_\+params}} }{\pageref{structcmsis__nn__fc__params}}{}
\item\contentsline{section}{\mbox{\hyperlink{structcmsis__nn__per__channel__quant__params}{cmsis\+\_\+nn\+\_\+per\+\_\+channel\+\_\+quant\+\_\+params}} }{\pageref{structcmsis__nn__per__channel__quant__params}}{}
\item\contentsline{section}{\mbox{\hyperlink{structcmsis__nn__per__tensor__quant__params}{cmsis\+\_\+nn\+\_\+per\+\_\+tensor\+\_\+quant\+\_\+params}} }{\pageref{structcmsis__nn__per__tensor__quant__params}}{}
\item\contentsline{section}{\mbox{\hyperlink{structcmsis__nn__pool__params}{cmsis\+\_\+nn\+\_\+pool\+\_\+params}} }{\pageref{structcmsis__nn__pool__params}}{}
\item\contentsline{section}{\mbox{\hyperlink{structcmsis__nn__softmax__lut__s16}{cmsis\+\_\+nn\+\_\+softmax\+\_\+lut\+\_\+s16}} }{\pageref{structcmsis__nn__softmax__lut__s16}}{}
\item\contentsline{section}{\mbox{\hyperlink{structcmsis__nn__svdf__params}{cmsis\+\_\+nn\+\_\+svdf\+\_\+params}} }{\pageref{structcmsis__nn__svdf__params}}{}
\item\contentsline{section}{\mbox{\hyperlink{structcmsis__nn__tile}{cmsis\+\_\+nn\+\_\+tile}} }{\pageref{structcmsis__nn__tile}}{}
\item\contentsline{section}{\mbox{\hyperlink{union_c_o_n_t_r_o_l___type}{CONTROL\+\_\+\+Type}} \\*Union type to access the Control Registers (CONTROL) }{\pageref{union_c_o_n_t_r_o_l___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{structcor_co_routine_control_block}{cor\+Co\+Routine\+Control\+Block}} }{\pageref{structcor_co_routine_control_block}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_core_debug___type}{Core\+Debug\+\_\+\+Type}} \\*Structure type to access the Core Debug Register (Core\+Debug) }{\pageref{struct_core_debug___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{union_c_p_a_c_r___type}{CPACR\+\_\+\+Type}} }{\pageref{union_c_p_a_c_r___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{union_c_p_s_r___type}{CPSR\+\_\+\+Type}} }{\pageref{union_c_p_s_r___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_c_r_c___handle_type_def}{CRC\+\_\+\+Handle\+Type\+Def}} \\*CRC Handle Structure definition }{\pageref{struct_c_r_c___handle_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_c_r_c___type_def}{CRC\+\_\+\+Type\+Def}} \\*CRC calculation unit }{\pageref{struct_c_r_c___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_c_r_y_p___type_def}{CRYP\+\_\+\+Type\+Def}} \\*Crypto Processor }{\pageref{struct_c_r_y_p___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_d_a_c___type_def}{DAC\+\_\+\+Type\+Def}} \\*Digital to Analog Converter }{\pageref{struct_d_a_c___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_d_a_p___data__t}{DAP\+\_\+\+Data\+\_\+t}} }{\pageref{struct_d_a_p___data__t}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_d_b_g_m_c_u___type_def}{DBGMCU\+\_\+\+Type\+Def}} \\*Debug MCU }{\pageref{struct_d_b_g_m_c_u___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_d_c_b___type}{DCB\+\_\+\+Type}} \\*Structure type to access the Debug Control Block Registers (DCB) }{\pageref{struct_d_c_b___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_d_c_m_i___type_def}{DCMI\+\_\+\+Type\+Def}} \\*DCMI }{\pageref{struct_d_c_m_i___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_d_f_s_d_m___channel___type_def}{DFSDM\+\_\+\+Channel\+\_\+\+Type\+Def}} \\*DFSDM channel configuration registers }{\pageref{struct_d_f_s_d_m___channel___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_d_f_s_d_m___filter___type_def}{DFSDM\+\_\+\+Filter\+\_\+\+Type\+Def}} \\*DFSDM module registers }{\pageref{struct_d_f_s_d_m___filter___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{union_d_f_s_r___type}{DFSR\+\_\+\+Type}} }{\pageref{union_d_f_s_r___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_d_i_b___type}{DIB\+\_\+\+Type}} \\*Structure type to access the Debug Identification Block Registers (DIB) }{\pageref{struct_d_i_b___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_d_m_a2_d___type_def}{DMA2\+D\+\_\+\+Type\+Def}} \\*DMA2D Controller }{\pageref{struct_d_m_a2_d___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_d_m_a___init_type_def}{DMA\+\_\+\+Init\+Type\+Def}} \\*DMA Configuration Structure definition }{\pageref{struct_d_m_a___init_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \\*DMA Controller }{\pageref{struct_d_m_a___stream___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\+\_\+\+Type\+Def}} }{\pageref{struct_d_m_a___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_d_s_i___type_def}{DSI\+\_\+\+Type\+Def}} \\*DSI Controller }{\pageref{struct_d_s_i___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_d_w_t___type}{DWT\+\_\+\+Type}} \\*Structure type to access the Data Watchpoint and Trace Register (DWT) }{\pageref{struct_d_w_t___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_e_m_s_s___type}{EMSS\+\_\+\+Type}} }{\pageref{struct_e_m_s_s___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_err_bnk___type}{Err\+Bnk\+\_\+\+Type}} \\*Structure type to access the Error Banking Registers (ERRBNK) }{\pageref{struct_err_bnk___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_e_t_h___type_def}{ETH\+\_\+\+Type\+Def}} \\*Ethernet MAC }{\pageref{struct_e_t_h___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_event_group_def__t}{Event\+Group\+Def\+\_\+t}} }{\pageref{struct_event_group_def__t}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_e_w_i_c___type}{EWIC\+\_\+\+Type}} \\*Structure type to access the External Wakeup Interrupt Controller Registers (EWIC) }{\pageref{struct_e_w_i_c___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_example__t}{Example\+\_\+t}} }{\pageref{struct_example__t}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_e_x_t_i___config_type_def}{EXTI\+\_\+\+Config\+Type\+Def}} \\*EXTI Configuration structure definition }{\pageref{struct_e_x_t_i___config_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_e_x_t_i___handle_type_def}{EXTI\+\_\+\+Handle\+Type\+Def}} \\*EXTI Handle structure definition }{\pageref{struct_e_x_t_i___handle_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_e_x_t_i___type_def}{EXTI\+\_\+\+Type\+Def}} \\*External Interrupt/\+Event Controller }{\pageref{struct_e_x_t_i___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_f_l_a_s_h___erase_init_type_def}{FLASH\+\_\+\+Erase\+Init\+Type\+Def}} \\*FLASH Erase structure definition }{\pageref{struct_f_l_a_s_h___erase_init_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_f_l_a_s_h___o_b_program_init_type_def}{FLASH\+\_\+\+OBProgram\+Init\+Type\+Def}} \\*FLASH Option Bytes Program structure definition }{\pageref{struct_f_l_a_s_h___o_b_program_init_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_f_l_a_s_h___process_type_def}{FLASH\+\_\+\+Process\+Type\+Def}} \\*FLASH handle Structure definition }{\pageref{struct_f_l_a_s_h___process_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_f_l_a_s_h___type_def}{FLASH\+\_\+\+Type\+Def}} \\*FLASH Registers }{\pageref{struct_f_l_a_s_h___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_f_m_c___bank1___type_def}{FMC\+\_\+\+Bank1\+\_\+\+Type\+Def}} \\*Flexible Memory Controller }{\pageref{struct_f_m_c___bank1___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_f_m_c___bank1_e___type_def}{FMC\+\_\+\+Bank1\+E\+\_\+\+Type\+Def}} \\*Flexible Memory Controller Bank1E }{\pageref{struct_f_m_c___bank1_e___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_f_m_c___bank2__3___type_def}{FMC\+\_\+\+Bank2\+\_\+3\+\_\+\+Type\+Def}} \\*Flexible Memory Controller Bank2 }{\pageref{struct_f_m_c___bank2__3___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_f_m_c___bank3___type_def}{FMC\+\_\+\+Bank3\+\_\+\+Type\+Def}} \\*Flexible Memory Controller Bank3 }{\pageref{struct_f_m_c___bank3___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_f_m_c___bank4___type_def}{FMC\+\_\+\+Bank4\+\_\+\+Type\+Def}} \\*Flexible Memory Controller Bank4 }{\pageref{struct_f_m_c___bank4___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_f_m_c___bank5__6___type_def}{FMC\+\_\+\+Bank5\+\_\+6\+\_\+\+Type\+Def}} \\*Flexible Memory Controller Bank5\+\_\+6 }{\pageref{struct_f_m_c___bank5__6___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_f_m_p_i2_c___type_def}{FMPI2\+C\+\_\+\+Type\+Def}} \\*Inter-\/integrated Circuit Interface }{\pageref{struct_f_m_p_i2_c___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_f_p_u___type}{FPU\+\_\+\+Type}} \\*Structure type to access the Floating Point Unit (FPU) }{\pageref{struct_f_p_u___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_free_r_t_o_s___socket__t}{Free\+RTOS\+\_\+\+Socket\+\_\+t}} }{\pageref{struct_free_r_t_o_s___socket__t}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_f_s_m_c___bank1___type_def}{FSMC\+\_\+\+Bank1\+\_\+\+Type\+Def}} \\*Flexible Static Memory Controller }{\pageref{struct_f_s_m_c___bank1___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_f_s_m_c___bank1_e___type_def}{FSMC\+\_\+\+Bank1\+E\+\_\+\+Type\+Def}} \\*Flexible Static Memory Controller Bank1E }{\pageref{struct_f_s_m_c___bank1_e___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_f_s_m_c___bank2__3___type_def}{FSMC\+\_\+\+Bank2\+\_\+3\+\_\+\+Type\+Def}} \\*Flexible Static Memory Controller Bank2 }{\pageref{struct_f_s_m_c___bank2__3___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_f_s_m_c___bank4___type_def}{FSMC\+\_\+\+Bank4\+\_\+\+Type\+Def}} \\*Flexible Static Memory Controller Bank4 }{\pageref{struct_f_s_m_c___bank4___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_g_p_i_o___init_type_def}{GPIO\+\_\+\+Init\+Type\+Def}} \\*GPIO Init structure definition }{\pageref{struct_g_p_i_o___init_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \\*General Purpose I/O }{\pageref{struct_g_p_i_o___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_h_a_s_h___d_i_g_e_s_t___type_def}{HASH\+\_\+\+DIGEST\+\_\+\+Type\+Def}} \\*HASH\+\_\+\+DIGEST }{\pageref{struct_h_a_s_h___d_i_g_e_s_t___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_h_a_s_h___type_def}{HASH\+\_\+\+Type\+Def}} \\*HASH }{\pageref{struct_h_a_s_h___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_heap_region}{Heap\+Region}} }{\pageref{struct_heap_region}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_i2_c___handle_type_def}{I2\+C\+\_\+\+Handle\+Type\+Def}} }{\pageref{struct_i2_c___handle_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_i2_c___init_type_def}{I2\+C\+\_\+\+Init\+Type\+Def}} }{\pageref{struct_i2_c___init_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_i2_c___type_def}{I2\+C\+\_\+\+Type\+Def}} \\*Inter-\/integrated Circuit Interface }{\pageref{struct_i2_c___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_i2_s___init_type_def}{I2\+S\+\_\+\+Init\+Type\+Def}} \\*I2S Init structure definition }{\pageref{struct_i2_s___init_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_i_c_b___type}{ICB\+\_\+\+Type}} \\*Structure type to access the Implementation Control Block (ICB) }{\pageref{struct_i_c_b___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{union_i_f_s_r___type}{IFSR\+\_\+\+Type}} }{\pageref{union_i_f_s_r___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{union_i_p_s_r___type}{IPSR\+\_\+\+Type}} \\*Union type to access the Interrupt Program Status Register (IPSR) }{\pageref{union_i_p_s_r___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_i_p_stack_event__t}{IPStack\+Event\+\_\+t}} }{\pageref{struct_i_p_stack_event__t}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_i_r_d_a___handle_type_def}{IRDA\+\_\+\+Handle\+Type\+Def}} \\*IRDA handle Structure definition }{\pageref{struct_i_r_d_a___handle_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_i_r_d_a___init_type_def}{IRDA\+\_\+\+Init\+Type\+Def}} \\*IRDA Init Structure definition }{\pageref{struct_i_r_d_a___init_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{union_i_s_r___type}{ISR\+\_\+\+Type}} }{\pageref{union_i_s_r___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_i_t_m___type}{ITM\+\_\+\+Type}} \\*Structure type to access the Instrumentation Trace Macrocell Register (ITM) }{\pageref{struct_i_t_m___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_i_w_d_g___handle_type_def}{IWDG\+\_\+\+Handle\+Type\+Def}} \\*IWDG Handle Structure definition }{\pageref{struct_i_w_d_g___handle_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_i_w_d_g___init_type_def}{IWDG\+\_\+\+Init\+Type\+Def}} \\*IWDG Init structure definition }{\pageref{struct_i_w_d_g___init_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_i_w_d_g___type_def}{IWDG\+\_\+\+Type\+Def}} \\*Independent WATCHDOG }{\pageref{struct_i_w_d_g___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_l_l___u_t_i_l_s___clk_init_type_def}{LL\+\_\+\+UTILS\+\_\+\+Clk\+Init\+Type\+Def}} \\*UTILS System, AHB and APB buses clock configuration structure definition }{\pageref{struct_l_l___u_t_i_l_s___clk_init_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_l_l___u_t_i_l_s___p_l_l_init_type_def}{LL\+\_\+\+UTILS\+\_\+\+PLLInit\+Type\+Def}} \\*UTILS PLL structure definition }{\pageref{struct_l_l___u_t_i_l_s___p_l_l_init_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_l_p_t_i_m___type_def}{LPTIM\+\_\+\+Type\+Def}} \\*LPTIMER }{\pageref{struct_l_p_t_i_m___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_l_t_d_c___layer___type_def}{LTDC\+\_\+\+Layer\+\_\+\+Type\+Def}} \\*LCD-\/\+TFT Display layer x Controller }{\pageref{struct_l_t_d_c___layer___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_l_t_d_c___type_def}{LTDC\+\_\+\+Type\+Def}} \\*LCD-\/\+TFT Display Controller }{\pageref{struct_l_t_d_c___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_mem_sys_ctl___type}{Mem\+Sys\+Ctl\+\_\+\+Type}} \\*Structure type to access the Memory System Control Registers (MEMSYSCTL) }{\pageref{struct_mem_sys_ctl___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_network_buffer_descriptor__t}{Network\+Buffer\+Descriptor\+\_\+t}} }{\pageref{struct_network_buffer_descriptor__t}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_n_v_i_c___type}{NVIC\+\_\+\+Type}} \\*Structure type to access the Nested Vectored Interrupt Controller (NVIC) }{\pageref{struct_n_v_i_c___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{structos__mail__queue__s}{os\+\_\+mail\+\_\+queue\+\_\+s}} }{\pageref{structos__mail__queue__s}}{}
\item\contentsline{section}{\mbox{\hyperlink{structos__mail_q__cb}{os\+\_\+mail\+Q\+\_\+cb}} }{\pageref{structos__mail_q__cb}}{}
\item\contentsline{section}{\mbox{\hyperlink{structos__mail_q__def}{os\+\_\+mail\+Q\+\_\+def}} }{\pageref{structos__mail_q__def}}{}
\item\contentsline{section}{\mbox{\hyperlink{structos__message_q__def}{os\+\_\+message\+Q\+\_\+def}} }{\pageref{structos__message_q__def}}{}
\item\contentsline{section}{\mbox{\hyperlink{structos__mutex__def}{os\+\_\+mutex\+\_\+def}} }{\pageref{structos__mutex__def}}{}
\item\contentsline{section}{\mbox{\hyperlink{structos__pool__cb}{os\+\_\+pool\+\_\+cb}} }{\pageref{structos__pool__cb}}{}
\item\contentsline{section}{\mbox{\hyperlink{structos__pool__def}{os\+\_\+pool\+\_\+def}} }{\pageref{structos__pool__def}}{}
\item\contentsline{section}{\mbox{\hyperlink{structos__semaphore__def}{os\+\_\+semaphore\+\_\+def}} }{\pageref{structos__semaphore__def}}{}
\item\contentsline{section}{\mbox{\hyperlink{structos__thread__def}{os\+\_\+thread\+\_\+def}} }{\pageref{structos__thread__def}}{}
\item\contentsline{section}{\mbox{\hyperlink{structos__timer__def}{os\+\_\+timer\+\_\+def}} }{\pageref{structos__timer__def}}{}
\item\contentsline{section}{\mbox{\hyperlink{structos_event}{os\+Event}} \\*Event structure contains detailed information about an event }{\pageref{structos_event}}{}
\item\contentsline{section}{\mbox{\hyperlink{structos_event_flags_attr__t}{os\+Event\+Flags\+Attr\+\_\+t}} \\*Attributes structure for event flags }{\pageref{structos_event_flags_attr__t}}{}
\item\contentsline{section}{\mbox{\hyperlink{structos_memory_pool_attr__t}{os\+Memory\+Pool\+Attr\+\_\+t}} \\*Attributes structure for memory pool }{\pageref{structos_memory_pool_attr__t}}{}
\item\contentsline{section}{\mbox{\hyperlink{structos_message_queue_attr__t}{os\+Message\+Queue\+Attr\+\_\+t}} \\*Attributes structure for message queue }{\pageref{structos_message_queue_attr__t}}{}
\item\contentsline{section}{\mbox{\hyperlink{structos_mutex_attr__t}{os\+Mutex\+Attr\+\_\+t}} \\*Attributes structure for mutex }{\pageref{structos_mutex_attr__t}}{}
\item\contentsline{section}{\mbox{\hyperlink{structos_semaphore_attr__t}{os\+Semaphore\+Attr\+\_\+t}} \\*Attributes structure for semaphore }{\pageref{structos_semaphore_attr__t}}{}
\item\contentsline{section}{\mbox{\hyperlink{structos_thread_attr__t}{os\+Thread\+Attr\+\_\+t}} \\*Attributes structure for thread }{\pageref{structos_thread_attr__t}}{}
\item\contentsline{section}{\mbox{\hyperlink{structos_timer_attr__t}{os\+Timer\+Attr\+\_\+t}} \\*Attributes structure for timer }{\pageref{structos_timer_attr__t}}{}
\item\contentsline{section}{\mbox{\hyperlink{structos_version__t}{os\+Version\+\_\+t}} \\*Version information }{\pageref{structos_version__t}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_prc_cfg_inf___type}{Prc\+Cfg\+Inf\+\_\+\+Type}} \\*Structure type to access the Processor Configuration Information Registerss (PRCCFGINF) }{\pageref{struct_prc_cfg_inf___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_p_w_r___p_v_d_type_def}{PWR\+\_\+\+PVDType\+Def}} \\*PWR PVD configuration structure definition }{\pageref{struct_p_w_r___p_v_d_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_p_w_r___type_def}{PWR\+\_\+\+Type\+Def}} \\*Power Control }{\pageref{struct_p_w_r___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_pwr_mod_ctl___type}{Pwr\+Mod\+Ctl\+\_\+\+Type}} \\*Structure type to access the Power Mode Control Registers (PWRMODCTL) }{\pageref{struct_pwr_mod_ctl___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_q_u_a_d_s_p_i___type_def}{QUADSPI\+\_\+\+Type\+Def}} \\*QUAD Serial Peripheral Interface }{\pageref{struct_q_u_a_d_s_p_i___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_queue_definition}{Queue\+Definition}} }{\pageref{struct_queue_definition}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_queue_pointers}{Queue\+Pointers}} }{\pageref{struct_queue_pointers}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_r_c_c___clk_init_type_def}{RCC\+\_\+\+Clk\+Init\+Type\+Def}} \\*RCC System, AHB and APB busses clock configuration structure definition }{\pageref{struct_r_c_c___clk_init_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_r_c_c___osc_init_type_def}{RCC\+\_\+\+Osc\+Init\+Type\+Def}} \\*RCC Internal/\+External Oscillator (HSE, HSI, LSE and LSI) configuration structure definition }{\pageref{struct_r_c_c___osc_init_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_r_c_c___p_l_l_init_type_def}{RCC\+\_\+\+PLLInit\+Type\+Def}} \\*RCC PLL configuration structure definition }{\pageref{struct_r_c_c___p_l_l_init_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_r_c_c___type_def}{RCC\+\_\+\+Type\+Def}} \\*Reset and Clock Control }{\pageref{struct_r_c_c___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_region_struct}{Region\+Struct}} }{\pageref{struct_region_struct}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_r_n_g___type_def}{RNG\+\_\+\+Type\+Def}} \\*RNG }{\pageref{struct_r_n_g___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_r_t_c___alarm_type_def}{RTC\+\_\+\+Alarm\+Type\+Def}} \\*RTC Alarm structure definition }{\pageref{struct_r_t_c___alarm_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_r_t_c___date_type_def}{RTC\+\_\+\+Date\+Type\+Def}} \\*RTC Date structure definition }{\pageref{struct_r_t_c___date_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_r_t_c___handle_type_def}{RTC\+\_\+\+Handle\+Type\+Def}} \\*RTC Handle Structure definition }{\pageref{struct_r_t_c___handle_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_r_t_c___init_type_def}{RTC\+\_\+\+Init\+Type\+Def}} \\*RTC Configuration Structure definition }{\pageref{struct_r_t_c___init_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_r_t_c___tamper_type_def}{RTC\+\_\+\+Tamper\+Type\+Def}} \\*RTC Tamper structure definition }{\pageref{struct_r_t_c___tamper_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_r_t_c___time_type_def}{RTC\+\_\+\+Time\+Type\+Def}} \\*RTC Time structure definition }{\pageref{struct_r_t_c___time_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_r_t_c___type_def}{RTC\+\_\+\+Type\+Def}} \\*Real-\/\+Time Clock }{\pageref{struct_r_t_c___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_s_a_i___block___type_def}{SAI\+\_\+\+Block\+\_\+\+Type\+Def}} }{\pageref{struct_s_a_i___block___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_s_a_i___type_def}{SAI\+\_\+\+Type\+Def}} \\*Serial Audio Interface }{\pageref{struct_s_a_i___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_s_c_b___type}{SCB\+\_\+\+Type}} \\*Structure type to access the System Control Block (SCB) }{\pageref{struct_s_c_b___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_s_cn_s_c_b___type}{SCn\+SCB\+\_\+\+Type}} \\*Structure type to access the System Control and ID Register not in the SCB }{\pageref{struct_s_cn_s_c_b___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{union_s_c_t_l_r___type}{SCTLR\+\_\+\+Type}} }{\pageref{union_s_c_t_l_r___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_s_d_i_o___type_def}{SDIO\+\_\+\+Type\+Def}} \\*SD host Interface }{\pageref{struct_s_d_i_o___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_semaphore_data}{Semaphore\+Data}} }{\pageref{struct_semaphore_data}}{}
\item\contentsline{section}{\mbox{\hyperlink{structsend_data__t}{send\+Data\+\_\+t}} }{\pageref{structsend_data__t}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_s_m_a_r_t_c_a_r_d___init_type_def}{SMARTCARD\+\_\+\+Init\+Type\+Def}} \\*SMARTCARD Init Structure definition }{\pageref{struct_s_m_a_r_t_c_a_r_d___init_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_s_m_b_u_s___init_type_def}{SMBUS\+\_\+\+Init\+Type\+Def}} \\*SMBUS Configuration Structure definition }{\pageref{struct_s_m_b_u_s___init_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_s_p_d_i_f_r_x___type_def}{SPDIFRX\+\_\+\+Type\+Def}} \\*SPDIFRX Interface }{\pageref{struct_s_p_d_i_f_r_x___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_s_p_i___init_type_def}{SPI\+\_\+\+Init\+Type\+Def}} \\*SPI Configuration Structure definition }{\pageref{struct_s_p_i___init_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \\*Serial Peripheral Interface }{\pageref{struct_s_p_i___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{structstack__info__t}{stack\+\_\+info\+\_\+t}} }{\pageref{structstack__info__t}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_s_t_l___type}{STL\+\_\+\+Type}} \\*Structure type to access the Software Test Library Observation Registerss (STL) }{\pageref{struct_s_t_l___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_stream_buffer_def__t}{Stream\+Buffer\+Def\+\_\+t}} }{\pageref{struct_stream_buffer_def__t}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_s_y_s_c_f_g___type_def}{SYSCFG\+\_\+\+Type\+Def}} \\*System configuration controller }{\pageref{struct_s_y_s_c_f_g___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_sys_tick___type}{Sys\+Tick\+\_\+\+Type}} \\*Structure type to access the System Timer (Sys\+Tick) }{\pageref{struct_sys_tick___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_t_i_m___base___init_type_def}{TIM\+\_\+\+Base\+\_\+\+Init\+Type\+Def}} \\*TIM Time base Configuration Structure definition }{\pageref{struct_t_i_m___base___init_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_t_i_m___break_dead_time_config_type_def}{TIM\+\_\+\+Break\+Dead\+Time\+Config\+Type\+Def}} \\*TIM Break input(s) and Dead time configuration Structure definition }{\pageref{struct_t_i_m___break_dead_time_config_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_t_i_m___clear_input_config_type_def}{TIM\+\_\+\+Clear\+Input\+Config\+Type\+Def}} \\*TIM Clear Input Configuration Handle Structure definition }{\pageref{struct_t_i_m___clear_input_config_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_t_i_m___clock_config_type_def}{TIM\+\_\+\+Clock\+Config\+Type\+Def}} \\*Clock Configuration Handle Structure definition }{\pageref{struct_t_i_m___clock_config_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_t_i_m___encoder___init_type_def}{TIM\+\_\+\+Encoder\+\_\+\+Init\+Type\+Def}} \\*TIM Encoder Configuration Structure definition }{\pageref{struct_t_i_m___encoder___init_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_t_i_m___hall_sensor___init_type_def}{TIM\+\_\+\+Hall\+Sensor\+\_\+\+Init\+Type\+Def}} \\*TIM Hall sensor Configuration Structure definition }{\pageref{struct_t_i_m___hall_sensor___init_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} \\*TIM Time Base Handle Structure definition }{\pageref{struct_t_i_m___handle_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_t_i_m___i_c___init_type_def}{TIM\+\_\+\+IC\+\_\+\+Init\+Type\+Def}} \\*TIM Input Capture Configuration Structure definition }{\pageref{struct_t_i_m___i_c___init_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_t_i_m___master_config_type_def}{TIM\+\_\+\+Master\+Config\+Type\+Def}} \\*TIM Master configuration Structure definition }{\pageref{struct_t_i_m___master_config_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_t_i_m___o_c___init_type_def}{TIM\+\_\+\+OC\+\_\+\+Init\+Type\+Def}} \\*TIM Output Compare Configuration Structure definition }{\pageref{struct_t_i_m___o_c___init_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_t_i_m___one_pulse___init_type_def}{TIM\+\_\+\+One\+Pulse\+\_\+\+Init\+Type\+Def}} \\*TIM One Pulse Mode Configuration Structure definition }{\pageref{struct_t_i_m___one_pulse___init_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_t_i_m___slave_config_type_def}{TIM\+\_\+\+Slave\+Config\+Type\+Def}} \\*TIM Slave configuration Structure definition }{\pageref{struct_t_i_m___slave_config_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \\*TIM }{\pageref{struct_t_i_m___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_t_p_i___type}{TPI\+\_\+\+Type}} \\*Structure type to access the Trace Port Interface Register (TPI) }{\pageref{struct_t_p_i___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{structtsk_task_control_block}{tsk\+Task\+Control\+Block}} }{\pageref{structtsk_task_control_block}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_u_a_r_t___init_type_def}{UART\+\_\+\+Init\+Type\+Def}} \\*UART Init Structure definition }{\pageref{struct_u_a_r_t___init_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_u_s_a_r_t___init_type_def}{USART\+\_\+\+Init\+Type\+Def}} \\*USART Init Structure definition }{\pageref{struct_u_s_a_r_t___init_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} \\*Universal Synchronous Asynchronous Receiver Transmitter }{\pageref{struct_u_s_a_r_t___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_u_s_b___o_t_g___device_type_def}{USB\+\_\+\+OTG\+\_\+\+Device\+Type\+Def}} \\*USB\+\_\+\+OTG\+\_\+device\+\_\+\+Registers }{\pageref{struct_u_s_b___o_t_g___device_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_u_s_b___o_t_g___global_type_def}{USB\+\_\+\+OTG\+\_\+\+Global\+Type\+Def}} \\*USB\+\_\+\+OTG\+\_\+\+Core\+\_\+\+Registers }{\pageref{struct_u_s_b___o_t_g___global_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_u_s_b___o_t_g___host_channel_type_def}{USB\+\_\+\+OTG\+\_\+\+Host\+Channel\+Type\+Def}} \\*USB\+\_\+\+OTG\+\_\+\+Host\+\_\+\+Channel\+\_\+\+Specific\+\_\+\+Registers }{\pageref{struct_u_s_b___o_t_g___host_channel_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_u_s_b___o_t_g___host_type_def}{USB\+\_\+\+OTG\+\_\+\+Host\+Type\+Def}} \\*USB\+\_\+\+OTG\+\_\+\+Host\+\_\+\+Mode\+\_\+\+Register\+\_\+\+Structures }{\pageref{struct_u_s_b___o_t_g___host_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_u_s_b___o_t_g___i_n_endpoint_type_def}{USB\+\_\+\+OTG\+\_\+\+INEndpoint\+Type\+Def}} \\*USB\+\_\+\+OTG\+\_\+\+IN\+\_\+\+Endpoint-\/\+Specific\+\_\+\+Register }{\pageref{struct_u_s_b___o_t_g___i_n_endpoint_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_u_s_b___o_t_g___o_u_t_endpoint_type_def}{USB\+\_\+\+OTG\+\_\+\+OUTEndpoint\+Type\+Def}} \\*USB\+\_\+\+OTG\+\_\+\+OUT\+\_\+\+Endpoint-\/\+Specific\+\_\+\+Registers }{\pageref{struct_u_s_b___o_t_g___o_u_t_endpoint_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_w_w_d_g___handle_type_def}{WWDG\+\_\+\+Handle\+Type\+Def}} \\*WWDG handle Structure definition }{\pageref{struct_w_w_d_g___handle_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_w_w_d_g___init_type_def}{WWDG\+\_\+\+Init\+Type\+Def}} \\*WWDG Init structure definition }{\pageref{struct_w_w_d_g___init_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_w_w_d_g___type_def}{WWDG\+\_\+\+Type\+Def}} \\*Window WATCHDOG }{\pageref{struct_w_w_d_g___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{structx_heap_stats}{x\+Heap\+Stats}} }{\pageref{structx_heap_stats}}{}
\item\contentsline{section}{\mbox{\hyperlink{structx_l_i_s_t}{x\+LIST}} }{\pageref{structx_l_i_s_t}}{}
\item\contentsline{section}{\mbox{\hyperlink{structx_l_i_s_t___i_t_e_m}{x\+LIST\+\_\+\+ITEM}} }{\pageref{structx_l_i_s_t___i_t_e_m}}{}
\item\contentsline{section}{\mbox{\hyperlink{structx_m_e_m_o_r_y___r_e_g_i_o_n}{x\+MEMORY\+\_\+\+REGION}} }{\pageref{structx_m_e_m_o_r_y___r_e_g_i_o_n}}{}
\item\contentsline{section}{\mbox{\hyperlink{structx_m_i_n_i___l_i_s_t___i_t_e_m}{x\+MINI\+\_\+\+LIST\+\_\+\+ITEM}} }{\pageref{structx_m_i_n_i___l_i_s_t___i_t_e_m}}{}
\item\contentsline{section}{\mbox{\hyperlink{unionx_p_s_r___type}{x\+PSR\+\_\+\+Type}} \\*Union type to access the Special-\/\+Purpose Program Status Registers (x\+PSR) }{\pageref{unionx_p_s_r___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{structx_s_t_a_t_i_c___e_v_e_n_t___g_r_o_u_p}{x\+STATIC\+\_\+\+EVENT\+\_\+\+GROUP}} }{\pageref{structx_s_t_a_t_i_c___e_v_e_n_t___g_r_o_u_p}}{}
\item\contentsline{section}{\mbox{\hyperlink{structx_s_t_a_t_i_c___l_i_s_t}{x\+STATIC\+\_\+\+LIST}} }{\pageref{structx_s_t_a_t_i_c___l_i_s_t}}{}
\item\contentsline{section}{\mbox{\hyperlink{structx_s_t_a_t_i_c___l_i_s_t___i_t_e_m}{x\+STATIC\+\_\+\+LIST\+\_\+\+ITEM}} }{\pageref{structx_s_t_a_t_i_c___l_i_s_t___i_t_e_m}}{}
\item\contentsline{section}{\mbox{\hyperlink{structx_s_t_a_t_i_c___m_i_n_i___l_i_s_t___i_t_e_m}{x\+STATIC\+\_\+\+MINI\+\_\+\+LIST\+\_\+\+ITEM}} }{\pageref{structx_s_t_a_t_i_c___m_i_n_i___l_i_s_t___i_t_e_m}}{}
\item\contentsline{section}{\mbox{\hyperlink{structx_s_t_a_t_i_c___q_u_e_u_e}{x\+STATIC\+\_\+\+QUEUE}} }{\pageref{structx_s_t_a_t_i_c___q_u_e_u_e}}{}
\item\contentsline{section}{\mbox{\hyperlink{structx_s_t_a_t_i_c___s_t_r_e_a_m___b_u_f_f_e_r}{x\+STATIC\+\_\+\+STREAM\+\_\+\+BUFFER}} }{\pageref{structx_s_t_a_t_i_c___s_t_r_e_a_m___b_u_f_f_e_r}}{}
\item\contentsline{section}{\mbox{\hyperlink{structx_s_t_a_t_i_c___t_c_b}{x\+STATIC\+\_\+\+TCB}} }{\pageref{structx_s_t_a_t_i_c___t_c_b}}{}
\item\contentsline{section}{\mbox{\hyperlink{structx_s_t_a_t_i_c___t_i_m_e_r}{x\+STATIC\+\_\+\+TIMER}} }{\pageref{structx_s_t_a_t_i_c___t_i_m_e_r}}{}
\item\contentsline{section}{\mbox{\hyperlink{structx_t_a_s_k___p_a_r_a_m_e_t_e_r_s}{x\+TASK\+\_\+\+PARAMETERS}} }{\pageref{structx_t_a_s_k___p_a_r_a_m_e_t_e_r_s}}{}
\item\contentsline{section}{\mbox{\hyperlink{structx_t_a_s_k___s_t_a_t_u_s}{x\+TASK\+\_\+\+STATUS}} }{\pageref{structx_t_a_s_k___s_t_a_t_u_s}}{}
\item\contentsline{section}{\mbox{\hyperlink{structx_t_i_m_e___o_u_t}{x\+TIME\+\_\+\+OUT}} }{\pageref{structx_t_i_m_e___o_u_t}}{}
\end{DoxyCompactList}
