                        .module assign42.c
                        .area text
 0000                   .dbfile M:\SYSC20~2\Assignments\ASSIGN~3\PART2~1/../lib/keyboard.c
 0000                   .dbfunc s keyboard_init _keyboard_init fV
 0000           _keyboard_init:
 0000                   .dbline -1
 0000                   .dbline 17
 0000           ; #include <hcs12dp256.h>
 0000           ; #include <stdio.h>
 0000           ; #include "../lib/keyboard.c"
 0000           ; #include "../lib/lcd.c"
 0000           ; 
 0000           ; void lcd_display_speed(int speed);
 0000           ; void lcd_display_temperature(int temp);
 0000           ; 
 0000           ; int speed = 45;
 0000           ; int temp  = 31;
 0000           ; 
 0000           ; int main()
 0000           ; {
 0000           ;       char key;
 0000           ;       
 0000           ;       // Setup keyboard, terminal, and lcd
 0000           ;       lcd_init();
 0000                   .dbline 18
 0000           ;       
 0000 7900F0            clr 0xf0
 0003                   .dbline 19
 0003           ;       // Initial lcd display
 0003 C60F              ldab #15
 0005 7B025A            stab 0x25a
 0008                   .dbline 20
 0008           ;       lcd_display_speed(speed);
 0008 1D0262F0          bclr 0x262,#0xf0
 000C                   .dbline 21
 000C           ;       lcd_display_temperature(temp);
 000C 1C026208          bset 0x262,#8
 0010                   .dbline -2
 0010                   .dbline 22
 0010           ;       
 0010           L3:
 0010                   .dbline 0 ; func end
 0010 3D                rts
 0011                   .dbend
                        .area data
 0000                   .dbfile M:\SYSC20~2\Assignments\ASSIGN~3\PART2~1/../lib/keyboard.c
 0000           L5:
 0000                   .blkb 2
                        .area idata
 0000 FFFF              .word -1
                        .area data
 0002                   .dbfile M:\SYSC20~2\Assignments\ASSIGN~3\PART2~1/../lib/keyboard.c
 0002           L6:
 0002                   .blkb 2
                        .area idata
 0002 FFFF              .word -1
                        .area data
 0004                   .dbfile M:\SYSC20~2\Assignments\ASSIGN~3\PART2~1/../lib/keyboard.c
                        .area text
 0011                   .dbfile M:\SYSC20~2\Assignments\ASSIGN~3\PART2~1/../lib/keyboard.c
 0011           L7:
 0011 3132              .byte 49,50
 0013 3341              .byte 51,'A
 0015 3435              .byte 52,53
 0017 3642              .byte 54,'B
 0019 3738              .byte 55,56
 001B 3943              .byte 57,'C
 001D 4530              .byte 'E,48
 001F 4644              .byte 'F,'D
 0021                   .dbfunc e keyboard_getchar _keyboard_getchar fc
 0021                   .dbsym s last_col L6 I
 0021                   .dbsym s last_row L5 I
 0021           ;       char_map -> -20,x
 0021           ;            col -> -4,x
 0021           ;            row -> -2,x
 0021           _keyboard_getchar::
 0021 34                pshx
 0022 B775              tfr s,x
 0024 1BF1E6            leas -26,sp
 0027                   .dbline -1
 0027                   .dbline 28
 0027           ;       while ( 1 ) {
 0027           ;               key = keyboard_getchar();
 0027           ;               putchar(key);
 0027           ;               
 0027           ;               if ( key == '0' ) {
 0027           ;                       break;
 0027                   .dbline 31
 0027           ;               } else if ( key == 'E' ) {
 0027           ;                       ++speed;
 0027           ;                       printf("Increasing speed to %d\n", speed);
 0027 CC0000            ldd #0
 002A 6C1E              std -2,x
 002C                   .dbline 32
 002C           ;                       lcd_display_speed(speed);
 002C CC0000            ldd #0
 002F 6C1C              std -4,x
 0031                   .dbline 34
 0031           ;                       lcd_display_temperature(temp); // Need to redisplay bottom line for some reason
 0031           ;               } else if ( key == 'D' ) {
 0031 19E1EC            leay -20,x
 0034 B7C6              xgdy
 0036 CD0011            ldy #L7
 0039 34                pshx
 003A B745              tfr d,x
 003C CC0008            ldd #8
 003F           X0:
 003F 18027131          movw 2,y+,2,x+
 0043 0434F9            dbne d,X0
 0046 30                pulx
 0047                   .dbline 39
 0047           ;                       --speed;
 0047           ;                       printf("Decreasing speed to %d\n", speed);
 0047           ;                       lcd_display_speed(speed);
 0047           ;                       lcd_display_temperature(temp); // Need to redisplay bottom line for some reason
 0047           ;               }
 0047 160000            jsr _keyboard_init
 004A 18200091          lbra L9
 004E           L8:
 004E                   .dbline 41
 004E           ;       }
 004E           ;       
 004E                   .dbline 42
 004E           ;       return 1;
 004E 1C025008          bset 0x250,#8
 0052                   .dbline 43
 0052           ; }
 0052 CC0001            ldd #1
 0055 ED1E              ldy -2,x
 0057 8D0000            cpy #0
 005A 2704              beq X1
 005C           X2:
 005C 59                lsld
 005D 0436FC            dbne y,X2
 0060           X1:
 0060 7B0258            stab 0x258
 0063                   .dbline 44
 0063           ; 
 0063 1D025008          bclr 0x250,#0x8
 0067                   .dbline 46
 0067           ; void lcd_display_speed(int speed)
 0067           ; {
 0067 1600EA            jsr _keyboard_get_column
 006A 6C1C              std -4,x
 006C                   .dbline 49
 006C           ;       char *string;
 006C           ;       sprintf(string, "Speed: %d", speed);
 006C           ;       lcd_print_top(string);
 006C EC1C              ldd -4,x
 006E 8CFFFF            cpd #-1
 0071 274F              beq L11
 0073                   .dbline 49
 0073                   .dbline 50
 0073           ; }
 0073 FC0000            ldd L5
 0076 AC1E              cpd -2,x
 0078 260F              bne L13
 007A FC0002            ldd L6
 007D AC1C              cpd -4,x
 007F 2608              bne L13
 0081                   .dbline 50
 0081                   .dbline 51
 0081           ; 
 0081 CCF000            ldd #0xf000
 0084 160140            jsr _keyboard_delay
 0087                   .dbline 52
 0087 2006              bra L14
 0089           L13:
 0089                   .dbline 52
 0089           ; void lcd_display_temperature(int temp)
 0089                   .dbline 53
 0089           ; {
 0089 CC5000            ldd #20480
 008C 160140            jsr _keyboard_delay
 008F                   .dbline 54
 008F           ;       char *string;
 008F           L14:
 008F                   .dbline 57
 008F           ;       sprintf(string, "Temperature: %dC", temp);
 008F           ;       lcd_print_bottom(string);
 008F           ; }
 008F 1600EA            jsr _keyboard_get_column
 0092 6CE1EA            std -22,x
 0095 EC1C              ldd -4,x
 0097 ACE1EA            cpd -22,x
 009A 2633              bne L12
 009C                   .dbline 57
 009C                   .dbline 59
 009C           ; }
 009C           ; }
 009C 18051E0000        movw -2,x,L5
 00A1                   .dbline 60
 00A1           ; }
 00A1 18051C0002        movw -4,x,L6
 00A6                   .dbline 61
 00A6           ; }
 00A6 EC1E              ldd -2,x
 00A8 59                lsld
 00A9 59                lsld
 00AA 19E1EC            leay -20,x
 00AD 6DE1E8            sty -24,x
 00B0 E3E1E8            addd -24,x
 00B3 6CE1E6            std -26,x
 00B6 EC1C              ldd -4,x
 00B8 E3E1E6            addd -26,x
 00BB B7C6              xgdy
 00BD E640              ldab 0,y
 00BF 87                clra
 00C0 2024              bra L4
 00C2           X3:
 00C2                   .dbline 63
 00C2           L11:
 00C2                   .dbline 63
 00C2           ; }
 00C2           ; }
 00C2 EC1E              ldd -2,x
 00C4 BC0000            cpd L5
 00C7 2606              bne L17
 00C9                   .dbline 63
 00C9                   .dbline 65
 00C9           ; }
 00C9           ; }
 00C9 CCFFFF            ldd #-1
 00CC 7C0002            std L6
 00CF                   .dbline 66
 00CF           ; }
 00CF           L17:
 00CF           L12:
 00CF                   .dbline 69
 00CF EC1E              ldd -2,x
 00D1 C30001            addd #1
 00D4 CD0004            ldy #4
 00D7 B7D6              exg x,y
 00D9 1815              idivs
 00DB B7D6              exg x,y
 00DD 6C1E              std -2,x
 00DF                   .dbline 70
 00DF           L9:
 00DF                   .dbline 41
 00DF 1820FF6B          lbra L8
 00E3           X4:
 00E3                   .dbline 72
 00E3           ; }
 00E3           ; }
 00E3           ; }
 00E3           ; }
 00E3           ; }
 00E3           ; }
 00E3 CC0000            ldd #0
 00E6                   .dbline -2
 00E6           L4:
 00E6 B757              tfr x,s
 00E8 30                pulx
 00E9                   .dbline 0 ; func end
 00E9 3D                rts
 00EA                   .dbsym l char_map -20 A[16:4:4]c
 00EA                   .dbsym l col -4 I
 00EA                   .dbsym l row -2 I
 00EA                   .dbend
 00EA                   .dbfunc s keyboard_get_column _keyboard_get_column fI
 00EA           ;          input -> -4,x
 00EA           ;            col -> -2,x
 00EA           _keyboard_get_column:
 00EA 34                pshx
 00EB B775              tfr s,x
 00ED 1B9C              leas -4,sp
 00EF                   .dbline -1
 00EF                   .dbline 80
 00EF           ; ä
 00EF           ; ä
 00EF           ; ä
 00EF           ; ä
 00EF           ; ä
 00EF           ; ä
 00EF           ; ä
 00EF           ; ä
 00EF                   .dbline 81
 00EF           ; ä
 00EF CC0000            ldd #0
 00F2 6C1E              std -2,x
 00F4                   .dbline 82
 00F4           ; ä
 00F4                   ; vol
 00F4 F60260            ldab 0x260
 00F7 87                clra
 00F8 47                asra
 00F9 56                rorb
 00FA 47                asra
 00FB 56                rorb
 00FC 47                asra
 00FD 56                rorb
 00FE 47                asra
 00FF 56                rorb
 0100 6C1C              std -4,x
 0102                   .dbline 85
 0102           ; ä
 0102           ; ä
 0102           ; ä
 0102 EC1C              ldd -4,x
 0104 2605              bne L20
 0106                   .dbline 85
 0106 CCFFFF            ldd #-1
 0109 2031              bra L19
 010B           L20:
 010B                   .dbline 89
 010B CC0000            ldd #0
 010E 6C1E              std -2,x
 0110           L22:
 0110                   .dbline 89
 0110           ; ä
 0110           ; ä
 0110           ; ä
 0110           ; ä
 0110                   .dbline 90
 0110           ; ä
 0110 EC1C              ldd -4,x
 0112 ED1E              ldy -2,x
 0114 8D0000            cpy #0
 0117 2705              beq X5
 0119           X6:
 0119 47                asra
 011A 56                rorb
 011B 0436FB            dbne y,X6
 011E           X5:
 011E 8400              anda #0
 0120 C401              andb #1
 0122 8C0000            cpd #0
 0125 2704              beq L26
 0127                   .dbline 90
 0127                   .dbline 91
 0127           ; ä
 0127 EC1E              ldd -2,x
 0129 2011              bra L19
 012B           L26:
 012B                   .dbline 93
 012B           L23:
 012B                   .dbline 89
 012B EC1E              ldd -2,x
 012D C30001            addd #1
 0130 6C1E              std -2,x
 0132                   .dbline 89
 0132 EC1E              ldd -2,x
 0134 8C0004            cpd #4
 0137 2DD7              blt L22
 0139                   .dbline 95
 0139           ; ä
 0139           ; ä
 0139           ; ä
 0139           ; ä
 0139 CCFFFF            ldd #-1
 013C                   .dbline -2
 013C           L19:
 013C B757              tfr x,s
 013E 30                pulx
 013F                   .dbline 0 ; func end
 013F 3D                rts
 0140                   .dbsym l input -4 I
 0140                   .dbsym l col -2 I
 0140                   .dbend
 0140                   .dbfunc s keyboard_delay _keyboard_delay fV
 0140           ;          delay -> 2,x
 0140           _keyboard_delay:
 0140 3B                pshd
 0141 34                pshx
 0142 B775              tfr s,x
 0144                   .dbline -1
 0144                   .dbline 102
 0144           ; ä
 0144           ; ä
 0144           ; ä
 0144           ; ä
 0144           ; ä
 0144           ; ä
 0144           ; ä
 0144                   .dbline 103
 0144 2007              bra L32
 0146           L29:
 0146                   .dbline 103
 0146                   .dbline 103
 0146           L30:
 0146                   .dbline 103
 0146 EC02              ldd 2,x
 0148 830001            subd #1
 014B 6C02              std 2,x
 014D           L32:
 014D                   .dbline 103
 014D           ; ä
 014D EC02              ldd 2,x
 014F 26F5              bne L29
 0151                   .dbline -2
 0151                   .dbline 104
 0151           ; ä
 0151           L28:
 0151 B757              tfr x,s
 0153 30                pulx
 0154 1B82              leas 2,sp
 0156                   .dbline 0 ; func end
 0156 3D                rts
 0157                   .dbsym l delay 2 i
 0157                   .dbend
 0000            REGBS = $0000 ; DP256 register bank base address
 0000            PORTA = REGBS+0 ;port A = Address lines A8 A15
 0001            PORTB = REGBS+1 ;port B = Address lines A0 A7
 0002            DDRA = REGBS+2 ;port A direction register
 0003            DDRB = REGBS+3 ;port A direction register
 0008            PORTE = REGBS+8 ;port E = mode,IRQandcontrolsignals
 0009            DDRE = REGBS+9 ;port E direction register
 000A            PEAR = REGBS+$A ;port E assignments
 000B            MODE = REGBS+$B ;Mode register
 000C            PUCR = REGBS+$C ;port pull-up control register
 000D            RDRIV = REGBS+$D ;port reduced drive control register
 000E            EBICTL = REGBS+$E ;E stretch control
 0157           
 0010            INITRM = REGBS+$10 ;Ram location register
 0011            INITRG = REGBS+$11 ;Register location register
 0012            INITEE = REGBS+$12 ;EEprom location register
 0013            MISC = REGBS+$13 ;MiscellaneoMapping control
 0014            MTST0 = REGBS+$14 ; RESERVED
 0015            ITCR = REGBS+$15 ;Interrupt test control register
 0016            ITEST = REGBS+$16 ;Interrupt test register
 0017            MTST1 = REGBS+$17 ; Reserved
 0157           
 001A            PARTIDH = REGBS+$1A ;Part ID high
 001B            PARTIDL = REGBS+$1B ;Part ID low
 001C            MEMSIZ0 = REGBS+$1C ;memory size
 001D            MEMSIZ1 = REGBS+$1D ;memory size
 001E            INTCR = REGBS+$1E ;interrupt control register
 001F            HPRIO = REGBS+$1F ;high priority reg
 0157           
 0028            BKPCT0 = REGBS+$28 ;Break control register
 0029            BKPCT1 = REGBS+$29 ;Break control register
 002A            BKP0X = REGBS+$2A ; Break 0 index register
 002B            BKP0H = REGBS+$2B ; Break 0 pointer high
 002C            BRP0L = REGBS+$2C ; Break 0 pointer low
 002D            BKP1X = REGBS+$2D ; Break 1 index register
 002E            BKP1H = REGBS+$2E ; Break 1 pointer high
 002F            BRP1L = REGBS+$2F ; Break 1 pointer low
 0030            PPAGE = REGBS+$30 ;Program Page register
 0157           
 0032            PORTK = REGBS+$32 ;Port K data
 0033            DDRK = REGBS+$33 ;Port K direction
 0034            SYNR = REGBS+$34 ; Synthesizer / multiplier register
 0035            REFDV = REGBS+$35 ; Reference divider register
 0036            CTFLG = REGBS+$36 ; RESERVED
 0037            CRGFLG = REGBS+$37 ; PLL flags register
 0038            CRGINT = REGBS+$38 ; PLL interrupt register
 0039            CLKSEL = REGBS+$39 ; Clock select register
 003A            PLLCTL = REGBS+$3A ; PLL control register
 003B            RTICTL = REGBS+$3B ;Real time interrupt control
 003C            COPCTL = REGBS+$3C ;Watchdog control
 003D            FORBYP = REGBS+$3D ;
 003E            CTCTL = REGBS+$3E ;
 003F            ARMCOP = REGBS+$3F ;COP reset register
 0157           
 0040            TIOS = REGBS+$40 ;timer input/output select
 0041            CFORC = REGBS+$41 ;timer compare force
 0042            OC7M = REGBS+$42 ;timer output compare 7 mask
 0043            OC7D = REGBS+$43 ;timer output compare 7 data
 0044            TCNT = REGBS+$44 ;timer counter register hi
 0045            *TCNT = REGBS+$45 ;timer counter register lo
 0046            TSCR = REGBS+$46 ;timer system control register
 0047            TTOV = REGBS+$47 ;reserved
 0048            TCTL1 = REGBS+$48 ;timer control register 1
 0049            TCTL2 = REGBS+$49 ;timer control register 2
 004A            TCTL3 = REGBS+$4A ;timer control register 3
 004B            TCTL4 = REGBS+$4B ;timer control register 4
 004C            TMSK1 = REGBS+$4C ;timer interrupt mask 1
 004D            TMSK2 = REGBS+$4D ;timer interrupt mask 2
 004E            TFLG1 = REGBS+$4E ;timer flags 1
 004F            TFLG2 = REGBS+$4F ;timer flags 2
 0050            TC0 = REGBS+$50 ;timer capture/comparregister 0
 0051            *TC0 = REGBS+$51 ;
 0052            TC1 = REGBS+$52 ;timer capture/comparregister 1
 0053            *TC1 = REGBS+$53 ;
 0054            TC2 = REGBS+$54 ;timer capture/comparregister 2
 0055            *TC2 = REGBS+$55 ;
 0056            TC3 = REGBS+$56 ;timer capture/comparregister 3
 0057            *TC3 = REGBS+$57 ;
 0058            TC4 = REGBS+$58 ;timer capture/comparregister 4
 0059            *TC4 = REGBS+$59 ;
 005A            TC5 = REGBS+$5A ;timer capture/comparregister 5
 005B            *TC5 = REGBS+$5B ;
 005C            TC6 = REGBS+$5C ;timer capture/comparregister 6
 005D            *TC6 = REGBS+$5D ;
 005E            TC7 = REGBS+$5E ;timer capture/comparregister 7
 005F            *TC7 = REGBS+$5F ;
 0060            PACTL = REGBS+$60 ;pulse accumulator controls
 0061            PAFLG = REGBS+$61 ;pulse accumulator flags
 0062            PACN3 = REGBS+$62 ;pulse accumulator counter 3
 0063            PACN2 = REGBS+$63 ;pulse accumulator counter 2
 0064            PACN1 = REGBS+$64 ;pulse accumulator counter 1
 0065            PACN0 = REGBS+$65 ;pulse accumulator counter 0
 0066            MCCTL = REGBS+$66 ;Modulus down conunter control
 0067            MCFLG = REGBS+$67 ;down counter flags
 0068            ICPAR = REGBS+$68 ;Input pulse accumulatocontrol
 0069            DLYCT = REGBS+$69 ;Delay count to down counter
 006A            ICOVW = REGBS+$6A ;Input control overwrite register
 006B            ICSYS = REGBS+$6B ;Input control system control
 0157           
 006D            TIMTST = REGBS+$6D ;timer test register
 0157           
 0070            PBCTL = REGBS+$70 ; Pulse accumulatoB control
 0071            PBFLG = REGBS+$71 ; Pulse accumulatoB flags
 0072            PA3H = REGBS+$72 ; Pulse Accumulatoholding regist3
 0073            PA2H = REGBS+$73 ; Pulse Accumulatoholding regist2
 0074            PA1H = REGBS+$74 ; Pulse Accumulatoholding regist1
 0075            PA0H = REGBS+$75 ; Pulse Accumulatoholding regist0
 0076            MCCNT = REGBS+$76 ; Modulus down counter register
 0077            *MCCNTL = REGBS+$77 ; low byte
 0078            TCOH = REGBS+$78 ; Capture 0 holding register
 007A            TC1H = REGBS+$7A ; Capture 1 holding register
 007C            TC2H = REGBS+$7C ; Capture 2 holding register
 007E            TC3H = REGBS+$7E ; Capture 3 holding register
 0157           
 0080            ATD0CTL0 = REGBS+$80 ;ADC control 0 (reserved)
 0081            ATD0CTL1 = REGBS+$81 ;ADC control 1 (reserved)
 0082            ATD0CTL2 = REGBS+$82 ;ADC control 2
 0083            ATD0CTL3 = REGBS+$83 ;ADC control 3
 0084            ATD0CTL4 = REGBS+$84 ;ADC control 4
 0085            ATD0CTL5 = REGBS+$85 ;ADC control 5
 0086            ATD0STAT = REGBS+$86 ;ADC status register hi
 0087            *ATD0STAT = REGBS+$87 ;ADC status register lo
 0088            ATD0TEST = REGBS+$88 ;ADC test (reserved)
 0089            *ATD0TEST = REGBS+$89 ;
 0157           
 008D            ATD0DIEN = REGBS+$8D ;
 0157           
 008F            PORTAD = REGBS+$8F ;port ADC = input only
 0090            ADR00H = REGBS+$90 ;ADC result 0 register
 0092            ADR01H = REGBS+$92 ;ADC result 1 register
 0094            ADR02H = REGBS+$94 ;ADC result 2 register
 0096            ADR03H = REGBS+$96 ;ADC result 3 register
 0098            ADR04H = REGBS+$98 ;ADC result 4 register
 009A            ADR05H = REGBS+$9A ;ADC result 5 register
 009C            ADR06H = REGBS+$9C ;ADC result 6 register
 009E            ADR07H = REGBS+$9E ;ADC result 7 register
 0157           
 00A0            PWME = REGBS+$A0 ;PWM enable
 00A1            PWMPOL = REGBS+$A1 ;PWM polarity
 00A2            PWMCLK = REGBS+$A2 ;PWM clock select register
 00A3            PWMPRCLK = REGBS+$A3 ;PWM Prescale clock select register
 00A4            PWMCAE = REGBS+$A4 ;PWM center align select register
 00A5            PWMCTL = REGBS+$A5 ;PWM control register
 00A6            PWMTST = REGBS+$A6 ;reserved
 00A7            PWMPRSC = REGBS+$A7 ;reserved
 00A8            PWMSCLA = REGBS+$A8 ;PWM Scale A
 00A9            PWMSCLB = REGBS+$A9 ;PWM scale B
 00AA            PWMSCNTA = REGBS+$AA ;reserved
 00AB            PWMSCNTB = REGBS+$AB ;reserved
 00AC            PWMCNT0 = REGBS+$AC ;PWM channel 0 counter
 00AD            PWMCNT1 = REGBS+$AD ;PWM channel 1 counter
 00AE            PWMCNT2 = REGBS+$AE ;PWM channel 2 counter
 00AF            PWMCNT3 = REGBS+$AF ;PWM channel 3 counter
 00B0            PWMCNT4 = REGBS+$B0 ;PWM channel 4 counter
 00B1            PWMCNT5 = REGBS+$B1 ;PWM channel 5 counter
 00B2            PWMCNT6 = REGBS+$B2 ;PWM channel 6 counter
 00B3            PWMCNT7 = REGBS+$B3 ;PWM channel 7 counter
 00B4            PWMPER0 = REGBS+$B4 ;PWM channel 0 period
 00B5            PWMPER1 = REGBS+$B5 ;PWM channel 1 period
 00B6            PWMPER2 = REGBS+$B6 ;PWM channel 2 period
 00B7            PWMPER3 = REGBS+$B7 ;PWM channel 3 period
 00B8            PWMPER4 = REGBS+$B8 ;PWM channel 4 period
 00B9            PWMPER5 = REGBS+$B9 ;PWM channel 5 period
 00BA            PWMPER6 = REGBS+$BA ;PWM channel 6 period
 00BB            PWMPER7 = REGBS+$BB ;PWM channel 7 period
 00BC            PWMDTY0 = REGBS+$BC ;PWM channel 0 duty cycle
 00BD            PWMDTY1 = REGBS+$BD ;PWM channel 1 duty cycle
 00BE            PWMDTY2 = REGBS+$BE ;PWM channel 2 duty cycle
 00BF            PWMDTY3 = REGBS+$BF ;PWM channel 3 duty cycle
 00C0            PWMDTY4 = REGBS+$C0 ;PWM channel 0 duty cycle
 00C1            PWMDTY5 = REGBS+$C1 ;PWM channel 1 duty cycle
 00C2            PWMDTY6 = REGBS+$C2 ;PWM channel 2 duty cycle
 00C3            PWMDTY7 = REGBS+$C3 ;PWM channel 3 duty cycle
 00C4            PWMSDN = REGBS+$C4 ;PWM shutdown register
 0157           
 00C8            SC0BDH = REGBS+$C8 ;sci 0 baud reg hi byte
 00C9            SC0BDL = REGBS+$C9 ;sci 0 baud reg lo byte
 00CA            SC0CR1 = REGBS+$CA ;sci 0 control1 reg
 00CB            SC0CR2 = REGBS+$CB ;sci 0 control2 reg
 00CC            SC0SR1 = REGBS+$CC ;sci 0 status reg 1
 00CD            SC0SR2 = REGBS+$CD ;sci 0 status reg 2
 00CE            SC0DRH = REGBS+$CE ;sci 0 data reg hi
 00CF            SC0DRL = REGBS+$CF ;sci 0 data reg lo
 00D0            SC1BDH = REGBS+$D0 ;sci 1 baud reg hi byte
 00D1            SC1BDL = REGBS+$D1 ;sci 1 baud reg lo byte
 00D2            SC1CR1 = REGBS+$D2 ;sci 1 control1 reg
 00D3            SC1CR2 = REGBS+$D3 ;sci 1 control2 reg
 00D4            SC1SR1 = REGBS+$D4 ;sci 1 status reg 1
 00D5            SC1SR2 = REGBS+$D5 ;sci 1 status reg 2
 00D6            SC1DRH = REGBS+$D6 ;sci 1 data reg hi
 00D7            SC1DRL = REGBS+$D7 ;sci 1 data reg lo
 00D8            SPI0CR1 = REGBS+$D8 ;spi 0 control1 reg
 00D9            SPI0CR2 = REGBS+$D9 ;spi 0 control2 reg
 00DA            SPI0BR = REGBS+$DA ;spi 0 baud reg
 00DB            SPI0SR = REGBS+$DB ;spi 0 status reg hi
 0157           
 00DD            SP0DR = REGBS+$DD ;spi 0 data reg
 0157           
 00E0            IBAD = REGBS+$E0 ;I2C Bus address register
 00E1            IBFD = REGBS+$E1 ;I2C Bus fr=ency divider
 00E2            IBCR = REGBS+$E2 ;I2C Bus control register
 00E3            IBSR = REGBS+$E3 ;I2C Bus status register
 00E4            IBDR = REGBS+$E4 ;I2C Bus message data register
 0157           
 00E8            DLCBCR1 = REGBS+$E8 ;BDLC Control regsiter 1
 00E9            DLCBSVR = REGBS+$E9 ;BDLC State vector register
 00EA            DLCBCR2 = REGBS+$EA ;BDLC Control register 2
 00EB            DLCBDR = REGBS+$EB ;BDLC Data register
 00EC            DLCBARD = REGBS+$EC ;BDLC Analog delay register
 00ED            DLCBRSR = REGBS+$ED ;BDLC Rate select register
 00EE            DLCSCR = REGBS+$EE ;BDLC Control register
 00EF            DLCBSTAT = REGBS+$EF ;BDLC Status register
 00F0            SPI1CR1 = REGBS+$F0 ;spi 1 control1 reg
 00F1            SPI1CR2 = REGBS+$F1 ;spi 1 control2 reg
 00F2            SPI1BR = REGBS+$F2 ;spi 1 baud reg
 00F3            SPI1SR = REGBS+$F3 ;spi 1 status reg hi
 0157           
 00F5            SP1DR = REGBS+$F5 ;spi 1 data reg
 0157           
 00F8            SPI2CR1 = REGBS+$F8 ;spi 2 control1 reg
 00F9            SPI2CR2 = REGBS+$F9 ;spi 2 control2 reg
 00FA            SPI2BR = REGBS+$FA ;spi 2 baud reg
 00FB            SPI2SR = REGBS+$FB ;spi 2 status reg hi
 0157           
 00FD            SP2DR = REGBS+$FD ;spi 2 data reg
 0157           
 0100            FCLKDIV = REGBS+$100 ;FLASH clock divider
 0101            FSEC = REGBS+$101 ;FLASH security register
 0157           
 0103            FCNFG = REGBS+$103 ;FLASH configuration register
 0104            FPROT = REGBS+$104 ;FLASH protection register
 0105            FSTAT = REGBS+$105 ;FLASH status register
 0106            FCMD = REGBS+$106 ;FLASH command register
 0157           
 0110            ECLKDIV = REGBS+$110 ;EEPROM clock divider
 0157           
 0113            ECNFG = REGBS+$113 ;EEPROM configuration register
 0114            EPROT = REGBS+$114 ;EEPROM protection register
 0115            ESTAT = REGBS+$115 ;EEPROM status register
 0116            ECMD = REGBS+$116 ;EEPROM command register
 0157           
 0120            ATD1CTL0 = REGBS+$120 ;ADC1 control 0 (reserved)
 0121            ATD1CTL1 = REGBS+$121 ;ADC1 control 1 (reserved)
 0122            ATD1CTL2 = REGBS+$122 ;ADC1 control 2
 0123            ATD1CTL3 = REGBS+$123 ;ADC1 control 3
 0124            ATD1CTL4 = REGBS+$124 ;ADC1 control 4
 0125            ATD1CTL5 = REGBS+$125 ;ADC1 control 5
 0126            ATD1STAT = REGBS+$126 ;ADC1 status register hi
 0127            *ATD1STAT = REGBS+$127 ;ADC1 status register lo
 0128            ATD1TEST = REGBS+$128 ;ADC1 test (reserved)
 0129            *ATD1TEST = REGBS+$129 ;
 0157           
 012D            ATDDIEN = REGBS+$12D ;ADC1 INPUT ENABLE REGISTER
 0157           
 012F            PORTAD1 = REGBS+$12F ;port ADC1 = input only
 0130            ADR10H = REGBS+$130 ;ADC1 result 0 register
 0132            ADR11H = REGBS+$132 ;ADC1 result 1 register
 0134            ADR12H = REGBS+$134 ;ADC1 result 2 register
 0136            ADR13H = REGBS+$136 ;ADC1 result 3 register
 0138            ADR14H = REGBS+$138 ;ADC1 result 4 register
 013A            ADR15H = REGBS+$13A ;ADC1 result 5 register
 013C            ADR16H = REGBS+$13C ;ADC1 result 6 register
 013E            ADR17H = REGBS+$13E ;ADC1 result 7 register
 0140            CAN0CTL0 = REGBS+$140 ;CAN0 control register 0
 0141            CAN0CTL1 = REGBS+$141 ;CAN0 control register 1
 0142            CAN0BTR0 = REGBS+$142 ;CAN0 bus timing register 0
 0143            CAN0BTR1 = REGBS+$143 ;CAN0 bus timing register 1
 0144            CAN0RFLG = REGBS+$144 ;CAN0 receiver flags
 0145            CAN0RIER = REGBS+$145 ;CAN0 receiver interrupt enables
 0146            CAN0TFLG = REGBS+$146 ;CAN0 transmit flags
 0147            CAN0TIER = REGBS+$147 ;CAN0 transmit interrupt enables
 0148            CAN0TARQ = REGBS+$148 ;CAN0 transmit message abort control
 0149            CAN0TAAK = REGBS+$149 ;CAN0 transmit message abort status
 014A            CAN0TBEL = REGBS+$14A ;CAN0 transmit buffer select
 014B            CAN0IDAC = REGBS+$14B ;CAN0 identfier acceptancecontrol
 0157           
 014E            CAN0RERR = REGBS+$14E ;CAN0 Receive error counter
 014F            CAN0TERR = REGBS+$14F ;CAN0 Transmit error counter
 0150            CAN0IDA0 = REGBS+$150 ;CAN0 Identifier acceptanceregister 0
 0151            CAN0IDA1 = REGBS+$151 ;CAN0 Identifier acceptanceregister 1
 0152            CAN0IDA2 = REGBS+$152 ;CAN0 Identifier acceptanceregister 2
 0153            CAN0IDA3 = REGBS+$153 ;CAN0 Identifier acceptanceregister 3
 0154            CAN0IDM0 = REGBS+$154 ;CAN0 Identifier mask register 0
 0155            CAN0IDM1 = REGBS+$155 ;CAN0 Identifier mask register 1
 0156            CAN0IDM2 = REGBS+$156 ;CAN0 Identifier mask register 2
 0157            CAN0IDM3 = REGBS+$157 ;CAN0 Identifier mask register 3
 0158            CAN0IDA4 = REGBS+$158 ;CAN0 Identifier acceptanceregister 4
 0159            CAN0IDA5 = REGBS+$159 ;CAN0 Identifier acceptanceregister 5
 015A            CAN0IDA6 = REGBS+$15A ;CAN0 Identifier acceptanceregister 6
 015B            CAN0IDA7 = REGBS+$15B ;CAN0 Identifier acceptanceregister 7
 015C            CAN0IDM4 = REGBS+$15C ;CAN0 Identifier mask register 4
 015D            CAN0IDM5 = REGBS+$15D ;CAN0 Identifier mask register 5
 015E            CAN0IDM6 = REGBS+$15E ;CAN0 Identifier mask register 6
 015F            CAN0IDM7 = REGBS+$15F ;CAN0 Identifier mask register 7
 0160            CAN0RXFG = REGBS+$160 ;CAN0 RX foregroundbuffer thru +$16F
 0170            CAN0TXFG = REGBS+$170 ;CAN0 TX foregroundbuffer thru +$17F
 0157           
 0180            CAN1CTL0 = REGBS+$180 ;CAN1 control register 0
 0181            CAN1CTL1 = REGBS+$181 ;CAN1 control register 1
 0182            CAN1BTR0 = REGBS+$182 ;CAN1 bus timing register 0
 0183            CAN1BTR1 = REGBS+$183 ;CAN1 bus timing register 1
 0184            CAN1RFLG = REGBS+$184 ;CAN1 receiver flags
 0185            CAN1RIER = REGBS+$185 ;CAN1 receiver interrupt enables
 0186            CAN1TFLG = REGBS+$186 ;CAN1 transmit flags
 0187            CAN1TIER = REGBS+$187 ;CAN1 transmit interrupt enables
 0188            CAN1TARQ = REGBS+$188 ;CAN1 transmit message abort control
 0189            CAN1TAAK = REGBS+$189 ;CAN1 transmit message abort status
 018A            CAN1TBEL = REGBS+$18A ;CAN1 transmit buffer select
 018B            CAN1IDAC = REGBS+$18B ;CAN1 identfier acceptancecontrol
 0157           
 018E            CAN1RERR = REGBS+$18E ;CAN1 Receive error counter
 018F            CAN1TERR = REGBS+$18F ;CAN1 Transmit error counter
 0190            CAN1IDA0 = REGBS+$190 ;CAN1 Identifier acceptanceregister 0
 0191            CAN1IDA1 = REGBS+$191 ;CAN1 Identifier acceptanceregister 1
 0192            CAN1IDA2 = REGBS+$192 ;CAN1 Identifier acceptanceregister 2
 0193            CAN1IDA3 = REGBS+$193 ;CAN1 Identifier acceptanceregister 3
 0194            CAN1IDM0 = REGBS+$194 ;CAN1 Identifier mask register 0
 0195            CAN1IDM1 = REGBS+$195 ;CAN1 Identifier mask register 1
 0196            CAN1IDM2 = REGBS+$196 ;CAN1 Identifier mask register 2
 0197            CAN1IDM3 = REGBS+$197 ;CAN1 Identifier mask register 3
 0198            CAN1IDA4 = REGBS+$198 ;CAN1 Identifier acceptanceregister 4
 0199            CAN1IDA5 = REGBS+$199 ;CAN1 Identifier acceptanceregister 5
 019A            CAN1IDA6 = REGBS+$19A ;CAN1 Identifier acceptanceregister 6
 019B            CAN1IDA7 = REGBS+$19B ;CAN1 Identifier acceptanceregister 7
 019C            CAN1IDM4 = REGBS+$19C ;CAN1 Identifier mask register 4
 019D            CAN1IDM5 = REGBS+$19D ;CAN1 Identifier mask register 5
 019E            CAN1IDM6 = REGBS+$19E ;CAN1 Identifier mask register 6
 019F            CAN1IDM7 = REGBS+$19F ;CAN1 Identifier mask register 7
 01A0            CAN1RXFG = REGBS+$1A0 ;CAN1 RX foregroundbuffer thru +$1AF
 01B0            CAN1TXFG = REGBS+$1B0 ;CAN1 TX foregroundbuffer thru +$1BF
 0157           
 01C0            CAN2CTL0 = REGBS+$1C0 ;CAN2 control register 0
 01C1            CAN2CTL1 = REGBS+$1C1 ;CAN2 control register 1
 01C2            CAN2BTR0 = REGBS+$1C2 ;CAN2 bus timing register 0
 01C3            CAN2BTR1 = REGBS+$1C3 ;CAN2 bus timing register 1
 01C4            CAN2RFLG = REGBS+$1C4 ;CAN2 receiver flags
 01C5            CAN2RIER = REGBS+$1C5 ;CAN2 receiver interrupt enables
 01C6            CAN2TFLG = REGBS+$1C6 ;CAN2 transmit flags
 01C7            CAN2TIER = REGBS+$1C7 ;CAN2 transmit interrupt enables
 01C8            CAN2TARQ = REGBS+$1C8 ;CAN2 transmit message abort control
 01C9            CAN2TAAK = REGBS+$1C9 ;CAN2 transmit message abort status
 01CA            CAN2TBEL = REGBS+$1CA ;CAN2 transmit buffer select
 01CB            CAN2IDAC = REGBS+$1CB ;CAN2 identfier acceptancecontrol
 0157           
 01CE            CAN2RERR = REGBS+$1CE ;CAN2 Receive error counter
 01CF            CAN2TERR = REGBS+$1CF ;CAN2 Transmit error counter
 01D0            CAN2IDA0 = REGBS+$1D0 ;CAN2 Identifier acceptanceregister 0
 01D1            CAN2IDA1 = REGBS+$1D1 ;CAN2 Identifier acceptanceregister 1
 01D2            CAN2IDA2 = REGBS+$1D2 ;CAN2 Identifier acceptanceregister 2
 01D3            CAN2IDA3 = REGBS+$1D3 ;CAN2 Identifier acceptanceregister 3
 01D4            CAN2IDM0 = REGBS+$1D4 ;CAN2 Identifier mask register 0
 01D5            CAN2IDM1 = REGBS+$1D5 ;CAN2 Identifier mask register 1
 01D6            CAN2IDM2 = REGBS+$1D6 ;CAN2 Identifier mask register 2
 01D7            CAN2IDM3 = REGBS+$1D7 ;CAN2 Identifier mask register 3
 01D8            CAN2IDA4 = REGBS+$1D8 ;CAN2 Identifier acceptanceregister 4
 01D9            CAN2IDA5 = REGBS+$1D9 ;CAN2 Identifier acceptanceregister 5
 01DA            CAN2IDA6 = REGBS+$1DA ;CAN2 Identifier acceptanceregister 6
 01DB            CAN2IDA7 = REGBS+$1DB ;CAN2 Identifier acceptanceregister 7
 01DC            CAN2IDM4 = REGBS+$1DC ;CAN2 Identifier mask register 4
 01DD            CAN2IDM5 = REGBS+$1DD ;CAN2 Identifier mask register 5
 01DE            CAN2IDM6 = REGBS+$1DE ;CAN2 Identifier mask register 6
 01DF            CAN2IDM7 = REGBS+$1DF ;CAN2 Identifier mask register 7
 01E0            CAN2RXFG = REGBS+$1E0 ;CAN2 RX foregroundbuffer thru +$1EF
 01F0            CAN2TXFG = REGBS+$1F0 ;CAN2 TX foregroundbuffer thru +$1FF
 0157           
 0200            CAN3CTL0 = REGBS+$200 ;CAN3 control register 0
 0201            CAN3CTL1 = REGBS+$201 ;CAN3 control register 1
 0202            CAN3BTR0 = REGBS+$202 ;CAN3 bus timing register 0
 0203            CAN3BTR1 = REGBS+$203 ;CAN3 bus timing register 1
 0204            CAN3RFLG = REGBS+$204 ;CAN3 receiver flags
 0205            CAN3RIER = REGBS+$205 ;CAN3 receiver interrupt enables
 0206            CAN3TFLG = REGBS+$206 ;CAN3 transmit flags
 0207            CAN3TIER = REGBS+$207 ;CAN3 transmit interrupt enables
 0208            CAN3TARQ = REGBS+$208 ;CAN3 transmit message abort control
 0209            CAN3TAAK = REGBS+$209 ;CAN3 transmit message abort status
 020A            CAN3TBEL = REGBS+$20A ;CAN3 transmit buffer select
 020B            CAN3IDAC = REGBS+$20B ;CAN3 identfier acceptancecontrol
 0157           
 020E            CAN3RERR = REGBS+$20E ;CAN3 Receive error counter
 020F            CAN3TERR = REGBS+$20F ;CAN3 Transmit error counter
 0210            CAN3IDA0 = REGBS+$210 ;CAN3 Identifier acceptanceregister 0
 0211            CAN3IDA1 = REGBS+$211 ;CAN3 Identifier acceptanceregister 1
 0212            CAN3IDA2 = REGBS+$212 ;CAN3 Identifier acceptanceregister 2
 0213            CAN3IDA3 = REGBS+$213 ;CAN3 Identifier acceptanceregister 3
 0214            CAN3IDM0 = REGBS+$214 ;CAN3 Identifier mask register 0
 0215            CAN3IDM1 = REGBS+$215 ;CAN3 Identifier mask register 1
 0216            CAN3IDM2 = REGBS+$216 ;CAN3 Identifier mask register 2
 0217            CAN3IDM3 = REGBS+$217 ;CAN3 Identifier mask register 3
 0218            CAN3IDA4 = REGBS+$218 ;CAN3 Identifier acceptanceregister 4
 0219            CAN3IDA5 = REGBS+$219 ;CAN3 Identifier acceptanceregister 5
 021A            CAN3IDA6 = REGBS+$21A ;CAN3 Identifier acceptanceregister 6
 021B            CAN3IDA7 = REGBS+$21B ;CAN3 Identifier acceptanceregister 7
 021C            CAN3IDM4 = REGBS+$21C ;CAN3 Identifier mask register 4
 021D            CAN3IDM5 = REGBS+$21D ;CAN3 Identifier mask register 5
 021E            CAN3IDM6 = REGBS+$21E ;CAN3 Identifier mask register 6
 021F            CAN3IDM7 = REGBS+$21F ;CAN3 Identifier mask register 7
 0220            CAN3RXFG = REGBS+$220 ;CAN3 RX foregroundbuffer thru +$22F
 0230            CAN3TXFG = REGBS+$230 ;CAN3 TX foregroundbuffer thru +$23F
 0157           
 0240            PTT = REGBS+$240 ;portT data register
 0241            PTIT = REGBS+$241 ;portT input register
 0242            DDRT = REGBS+$242 ;portT direction register
 0243            RDRT = REGBS+$243 ;portT reduced drive register
 0244            PERT = REGBS+$244 ;portT pull device enable
 0245            PPST = REGBS+$245 ;portT pull polarity select
 0157           
 0248            PTS = REGBS+$248 ;portS data register
 0249            PTIS = REGBS+$249 ;portS input register
 024A            DDRS = REGBS+$24A ;portS direction register
 024B            RDRS = REGBS+$24B ;portS reduced drive register
 024C            PERS = REGBS+$24C ;portS pull device enable
 024D            PPSS = REGBS+$24D ;portS pull polarity select
 024E            WOMS = REGBS+$24E ;portS Wired Or mode register
 0157           
 0250            PTM = REGBS+$250 ;portM data register
 0251            PTIM = REGBS+$251 ;portM input register
 0252            DDRM = REGBS+$252 ;portM direction register
 0253            RDRM = REGBS+$253 ;portM reduced drive register
 0254            PERM = REGBS+$254 ;portM pull device enable
 0255            PPSM = REGBS+$255 ;portM pull polarity select
 0256            WOMM = REGBS+$256 ;portM Wired Or mode register
 0257            MODRR = REGBS+$257 ;portM Module routing register
 0258            PTP = REGBS+$258 ;portP data register
 0259            PTIP = REGBS+$259 ;portP input register
 025A            DDRP = REGBS+$25A ;portP direction register
 025B            RDRP = REGBS+$25B ;portP reduced drive register
 025C            PERP = REGBS+$25C ;portP pull device enable
 025D            PPSP = REGBS+$25D ;portP pull polarity select
 025E            PIEP = REGBS+$25E ;portP interrupt enable register
 025F            PIFP = REGBS+$25F ;portP interrupt flag register
 0260            PTH = REGBS+$260 ;portH data register
 0261            PTIH = REGBS+$261 ;portH input register
 0262            DDRH = REGBS+$262 ;portH direction register
 0263            RDRH = REGBS+$263 ;portH reduced drive register
 0264            PERH = REGBS+$264 ;portH pull device enable
 0265            PPSH = REGBS+$265 ;portH pull polarity select
 0266            PIEH = REGBS+$266 ;portH interrupt enable register
 0267            PIFH = REGBS+$267 ;portH interrupt flag register
 0268            PTJ = REGBS+$268 ;portP data register
 0269            PTIJ = REGBS+$269 ;portP input register
 026A            DDRJ = REGBS+$26A ;portP direction register
 026B            RDRJ = REGBS+$26B ;portP reduced drive register
 026C            PERJ = REGBS+$26C ;portP pull device enable
 026D            PPSJ = REGBS+$26D ;portP pull polarity select
 026E            PIEJ = REGBS+$26E ;portP interrupt enable register
 026F            PIFJ = REGBS+$26F ;portP interrupt flag register
 0157           
 0280            CAN4CTL0 = REGBS+$280 ;CAN4 control register 0
 0281            CAN4CTL1 = REGBS+$281 ;CAN4 control register 1
 0282            CAN4BTR0 = REGBS+$282 ;CAN4 bus timing register 0
 0283            CAN4BTR1 = REGBS+$283 ;CAN4 bus timing register 1
 0284            CAN4RFLG = REGBS+$284 ;CAN4 receiver flags
 0285            CAN4RIER = REGBS+$285 ;CAN4 receiver interrupt enables
 0286            CAN4TFLG = REGBS+$286 ;CAN4 transmit flags
 0287            CAN4TIER = REGBS+$287 ;CAN4 transmit interrupt enables
 0288            CAN4TARQ = REGBS+$288 ;CAN4 transmit message abort control
 0289            CAN4TAAK = REGBS+$289 ;CAN4 transmit message abort status
 028A            CAN4TBEL = REGBS+$28A ;CAN4 transmit buffer select
 028B            CAN4IDAC = REGBS+$28B ;CAN4 identfier acceptancecontrol
 0157           
 028E            CAN4RERR = REGBS+$28E ;CAN4 Receive error counter
 028F            CAN4TERR = REGBS+$28F ;CAN4 Transmit error counter
 0290            CAN4IDA0 = REGBS+$290 ;CAN4 Identifier acceptanceregister 0
 0291            CAN4IDA1 = REGBS+$291 ;CAN4 Identifier acceptanceregister 1
 0292            CAN4IDA2 = REGBS+$292 ;CAN4 Identifier acceptanceregister 2
 0293            CAN4IDA3 = REGBS+$293 ;CAN4 Identifier acceptanceregister 3
 0294            CAN4IDM0 = REGBS+$294 ;CAN4 Identifier mask register 0
 0295            CAN4IDM1 = REGBS+$295 ;CAN4 Identifier mask register 1
 0296            CAN4IDM2 = REGBS+$296 ;CAN4 Identifier mask register 2
 0297            CAN4IDM3 = REGBS+$297 ;CAN4 Identifier mask register 3
 0298            CAN4IDA4 = REGBS+$298 ;CAN4 Identifier acceptanceregister 4
 0299            CAN4IDA5 = REGBS+$299 ;CAN4 Identifier acceptanceregister 5
 029A            CAN4IDA6 = REGBS+$29A ;CAN4 Identifier acceptanceregister 6
 029B            CAN4IDA7 = REGBS+$29B ;CAN4 Identifier acceptanceregister 7
 029C            CAN4IDM4 = REGBS+$29C ;CAN4 Identifier mask register 4
 029D            CAN4IDM5 = REGBS+$29D ;CAN4 Identifier mask register 5
 029E            CAN4IDM6 = REGBS+$29E ;CAN4 Identifier mask register 6
 029F            CAN4IDM7 = REGBS+$29F ;CAN4 Identifier mask register 7
 02A0            CAN4RXFG = REGBS+$2A0 ;CAN4 RX foregroundbuffer thru +$2AF
 02B0            CAN4TXFG = REGBS+$2B0 ;CAN4 TX foregroundbuffer thru +$2BF
 0157           
 0157           ; ========================================================
 0157           ;	basicLCD	Include file with minimal support 
 0157           ;			for LCD
 0157           ;	Requires : dp256reg.asm
 0157           ;
 0157           ;	Hacked from Lcd_2PP.asm:     L  Parallel Lcd Driver 
 0157           ;         Version:       1.0   Released 11/01/2002
 0157           ;          Author:       Gary Karnes , Axiom Manufacturing
 0157           ;        Compiler:       Asm12
 0157           ;        Platform:       CML12S & PROJECT BOARD 
 0157           ;
 0157           ; ========================================================
 0157           ;
 0157           ; Equates
 0001           U21_N = $01           ; LCD unused pin
 0002           LCD_RW = $02          ; LCD RW select (PT1)
 0004           LCD_RS = $04          ; LCD RS select	(PT2)
 0008           LCD_EN = $08          ; LCD EN select	(PT3)
 0080           U21_EN = $80
 0157           
 0157           _LCD_instruction::
 0157 3B                 pshd
 0158 34                 pshx
 0159 35                 pshy
 015A 180F               tba
 015C 1601D1             jsr LD2PP_Instruction
 015F 31                 puly
 0160 30                 pulx
 0161 3A                 puld
 0162 3D                 rts
 0163           _LCD_display::
 0163 3B                 pshd
 0164 34                 pshx
 0165 35                 pshy
 0166 180F               tba
 0168 1601C9             jsr LCD2PP_Data
 016B 31                 puly
 016C 30                 pulx
 016D 3A                 puld
 016E 3D                 rts
 016F                    
 016F           ;-----------
 016F           _Lcd2PP_Init::
 016F 3B                 pshd
 0170 34                 pshx
 0171 35                 pshy
 0172 160179             jsr Lcd2PP_Init
 0175 31                 puly
 0176 30                 pulx
 0177 3A                 puld
 0178 3D                 rts    
 0179                     
 0179           Lcd2PP_Init:	; Note : Use 4-bit init sequence (not 8-bit)  Page 3 LCD_spec.pdf
 0179           		; Bottom table contains sequence of instructions
 0179           		; Each row in the table represents one WRITE to the LCD instruction register (via Port P)
 0179           		;	First instruction involves only a 4-bit instruction (one WRITE)
 0179           		;	Following instructions involve 8 bit instruction, therefore
 0179           		;		2 * 4-bit writes
 0179           
 0179           	; "System init"
 0179           	; Setup Port T for output
 0179 180B0F0242           movb #$0F,DDRT        ; setup port T
 017E 180B000240           movb #$00,PTT         ; all low
 0183                   ; Disable SPI AND setup SPI1 as four output bits
 0183 1C025A0F                bset  DDRP,#$0F           ; set P0-3 as outputs
 0187 1D00F040            bclr  SPI1CR1,#$40    ; Disable SP by turning SPI1 off
 018B           
 018B 180BFE0252           movb #$FE,DDRM        ; set PM1-7 as outputs
 0190 180B000250           movb #$00,PTM         ; D.P.(PM2) = Off, U7_EN(PM3)= low,
 0195                                           ; SS0*(PM4), SS1*(PM5), SS2*(PM6) = Low
 0195                                           ; Heat(PM7) = Off
 0195           
 0195 1D02400E            bclr    PTT,LCD_RW+LCD_RS+LCD_EN  ; select lcd commands Cs=0 En=0
 0199           
 0199 160217              jsr      DELAY50M
 019C 8602                ldaa     #$02         ; Set to 4-bit operation (0010)
 019E 1601DD              jsr      LCD2PP_4     ; This first instruction is only 4 bits long!!!  Rest are 8 bits.  
 01A1 160217              jsr      DELAY50M
 01A4           
 01A4                   ;  ldaa     #$2c                ; Function Set = 001(D/L)NF** where D/L = 0(4-bit) N=1(2-lines) F=0(font=5x7 dots)
 01A4 8628                ldaa     #$28         ; Function Set = 001(D/L)NF** where D/L = 0(4-bit) N=1(2-lines) F=0(font=5x7 dots)
 01A6 1601D1              jsr      LD2PP_Instruction         
 01A9 160225              jsr      DELAY10M         
 01AC           
 01AC 860E                ldaa      #$0e        ; Display On/off Control = 00001DCB where D=1(display on) C=1(cursor on) B=0 (blink off)
 01AE 1601D1              jsr      LD2PP_Instruction          
 01B1 160225              jsr      DELAY10M          
 01B4                           
 01B4 8601                ldaa     #$01         ; Clear display = 00000001
 01B6 1601D1              jsr      LD2PP_Instruction           
 01B9 160220              jsr      DELAY20M          
 01BC 8680                ldaa     #$80         ; DDRAM Address Set = 01xxxxxx where xxxxxx = address
 01BE 1601D1              jsr      LD2PP_Instruction
 01C1 160225              jsr      DELAY10M        
 01C4           
 01C4           ; Reset Lcd states to rest
 01C4 1D02400E           bclr    PTT,LCD_RS+LCD_RW+LCD_EN ; turn all signals off on lcd
 01C8 3D                  rts
 01C9           ;
 01C9           ;-----------------------------------------------
 01C9           ; Lcd Routines
 01C9           ;
 01C9           ; Write a byte to the LCD Data Register
 01C9           LCD2PP_Data:
 01C9 1C024004        bset  PTT,LCD_RS     ; select lcd data buffer RS=1
 01CD 16020A          jsr   LCD_W_8        ; write byte
 01D0 3D              rts
 01D1           
 01D1           ; Write a byte to the LCD Instruction Register (leaves LCD in Data mode)
 01D1           LD2PP_Instruction:
 01D1 1D024004          bclr   PTT,LCD_RS        ; select lcd command buffer
 01D5 16020A            jsr    LCD_W_8           ; wait
 01D8 1C024004          bset   PTT,LCD_RS        ; select data buffer
 01DC 3D                rts
 01DD           
 01DD           LCD2PP_4:			; Destroys a and b
 01DD 1C024880           bset   PTS,#U21_EN     ; set U21_EN high so that latch becomes transparent
 01E1 16022E             jsr      DELAY1MS      ; delay     
 01E4 F60258             ldab     PTP              ; Port P
 01E7 C4F0               andb     #$f0             ; get only bits 4 - 7
 01E9 840F               anda     #$0f             ; get data
 01EB 1806               aba
 01ED 7A0258             staa     PTP              ; save data 
 01F0                   ; For LCD's write cycle, Enable must pulse high and then low (for specified time)
 01F0 1D024008           bclr     PTT,LCD_EN       ; enable low
 01F4 16022E             jsr      DELAY1MS         ; delay for LCD
 01F7 1C024008           bset     PTT,LCD_EN       ; latch data
 01FB 16022E             jsr      DELAY1MS         ; delay for LCD 
 01FE 1D024008           bclr     PTT,LCD_EN           ; enable low
 0202 16022E             jsr      DELAY1MS
 0205 1D024880           bclr  PTS,#U21_EN    ; set U21_EN low to isolate LCD from parallel control (outputs are latched)
 0209 3D                 rts
 020A           ;
 020A           ;
 020A           ; Lcd Write 8 bit Data , lower 4 bits first in acc A   (Destroys A)
 020A           LCD_W_8:					
 020A 36                 psha                     ; save a 
 020B 44                 lsra                     ; shift upper 4 bits to lower
 020C 44                 lsra
 020D 44                 lsra
 020E 44                 lsra
 020F 1601DD             jsr      LCD2PP_4        ; write upper 4 bits to lcd
 0212 32                 pula
 0213 1601DD             jsr      LCD2PP_4         ; write lower 4 bits to lcd
 0216 3D                 rts
 0217                                                   
 0217           
 0217           ;
 0217           ; Delay routines
 0217           ;
 0217           ;
 0217           ; Generate a 50 ms delay
 0217           DELAY50M:
 0217 34                  pshx
 0218 CEC34E              ldx  #49998      ; delay 50,000 usecs,
 021B 160237              jsr  DELML01     ; call usec delay
 021E 30                  pulx
 021F 3D                  rts
 0220           ;
 0220           ;
 0220           ; Generate a 20 ms delay
 0220           DELAY20M:
 0220 0703                bsr  DELAY10M
 0222 0701                bsr  DELAY10M 
 0224 3D                  rts
 0225           ;
 0225           ; Generate a 10 ms delay
 0225           DELAY10M:                            ; jsr=4cyles
 0225 34                  pshx             ; 2 cycles ,save x
 0226 CE270E              ldx  #9998       ; 2 cycles,delay 9998 usec + 2 for this routine
 0229 160237              jsr  DELML01     ; call usec delay, this delay offset in sub
 022C 30                  pulx             ; 3 cycles restore x
 022D 3D                  rts              ; 5 cycles
 022E           ;
 022E           ;
 022E           ; Generate a 1 ms delay
 022E           DELAY1MS:
 022E                                      ; jsr=4cyles
 022E 34                  pshx             ; 2 cycles ,save x
 022F CE03E6              ldx  #998       ; 2 cycles,delay 9998 usec + 2 for this routine
 0232 160237              jsr  DELML01     ; call usec delay, this delay offset in sub
 0235 30                  pulx             ; 3 cycles restore x
 0236 3D                  rts              ; 5 cycles
 0237           
 0237           
 0237           ;
 0237           ; 8 cycles = 1 usec e = 8mhz
 0237           DELML01:
 0237 A7                  nop              ; 1 cycle
 0238 A7                  nop              ; 1 cycle
 0239 A7                  nop              ; 1 cycle
 023A A7                  nop              ; 1 cycle
 023B 09                  dex              ; 1 cycle 
 023C 26F9                bne   DELML01    ; 3 cycles
 023E 3D                  rts              ; 5 cycles
 023F           
 023F                   .dbfile M:\SYSC20~2\Assignments\ASSIGN~3\PART2~1/../lib/lcd.c
 023F                   .dbfunc e lcd_init _lcd_init fV
 023F           _lcd_init::
 023F                   .dbline -1
 023F                   .dbline 19
 023F                   .dbline 20
 023F 16016F            jsr _Lcd2PP_Init
 0242                   .dbline -2
 0242                   .dbline 21
 0242           L33:
 0242                   .dbline 0 ; func end
 0242 3D                rts
 0243                   .dbend
 0243                   .dbfunc e lcd_print _lcd_print fV
 0243           ;          ?temp -> -2,x
 0243           ;        address -> 6,x
 0243           ;         string -> 2,x
 0243           _lcd_print::
 0243 3B                pshd
 0244 34                pshx
 0245 B775              tfr s,x
 0247 1B9E              leas -2,sp
 0249                   .dbline -1
 0249                   .dbline 27
 0249                   .dbline 28
 0249 C60F              ldab #15
 024B 7B0242            stab 0x242
 024E                   .dbline 29
 024E 790240            clr 0x240
 0251                   .dbline 30
 0251 C6FE              ldab #254
 0253 7B0252            stab 0x252
 0256                   .dbline 31
 0256 790250            clr 0x250
 0259                   .dbline 32
 0259 1C025A0F          bset 0x25a,#15
 025D                   .dbline 33
 025D 1D00F040          bclr 0xf0,#0x40
 0261                   .dbline 35
 0261 EC06              ldd 6,x
 0263 87                clra
 0264 160157            jsr _LCD_instruction
 0267 2013              bra L36
 0269           L35:
 0269                   .dbline 36
 0269                   .dbline 37
 0269 1802021E          movw 2,x,-2,x
 026D EC1E              ldd -2,x
 026F C30001            addd #1
 0272 6C02              std 2,x
 0274 ED1E              ldy -2,x
 0276 E640              ldab 0,y
 0278 87                clra
 0279 160163            jsr _LCD_display
 027C                   .dbline 38
 027C           L36:
 027C                   .dbline 36
 027C ED02              ldy 2,x
 027E E740              tst 0,y
 0280 26E7              bne L35
 0282                   .dbline -2
 0282                   .dbline 39
 0282           L34:
 0282 B757              tfr x,s
 0284 30                pulx
 0285 1B82              leas 2,sp
 0287                   .dbline 0 ; func end
 0287 3D                rts
 0288                   .dbsym l address 6 I
 0288                   .dbsym l string 2 pc
 0288                   .dbend
 0288                   .dbfunc e lcd_print_top _lcd_print_top fV
 0288           ;         string -> 2,x
 0288           _lcd_print_top::
 0288 3B                pshd
 0289 34                pshx
 028A B775              tfr s,x
 028C 1B9E              leas -2,sp
 028E                   .dbline -1
 028E                   .dbline 45
 028E                   .dbline 46
 028E CC0000            ldd #0
 0291 6C80              std 0,sp
 0293 EC02              ldd 2,x
 0295 160243            jsr _lcd_print
 0298                   .dbline -2
 0298                   .dbline 47
 0298           L38:
 0298 B757              tfr x,s
 029A 30                pulx
 029B 1B82              leas 2,sp
 029D                   .dbline 0 ; func end
 029D 3D                rts
 029E                   .dbsym l string 2 pc
 029E                   .dbend
 029E                   .dbfunc e lcd_print_bottom _lcd_print_bottom fV
 029E           ;         string -> 2,x
 029E           _lcd_print_bottom::
 029E 3B                pshd
 029F 34                pshx
 02A0 B775              tfr s,x
 02A2 1B9E              leas -2,sp
 02A4                   .dbline -1
 02A4                   .dbline 53
 02A4                   .dbline 54
 02A4 CC00C0            ldd #192
 02A7 6C80              std 0,sp
 02A9 EC02              ldd 2,x
 02AB 160243            jsr _lcd_print
 02AE                   .dbline -2
 02AE                   .dbline 55
 02AE           L39:
 02AE B757              tfr x,s
 02B0 30                pulx
 02B1 1B82              leas 2,sp
 02B3                   .dbline 0 ; func end
 02B3 3D                rts
 02B4                   .dbsym l string 2 pc
 02B4                   .dbend
                        .area data
 0004                   .dbfile M:\SYSC20~2\Assignments\ASSIGN~3\PART2~1/../lib/lcd.c
 0004           _speed::
 0004                   .blkb 2
                        .area idata
 0004 002D              .word 45
                        .area data
 0006                   .dbfile M:\SYSC20~2\Assignments\ASSIGN~3\PART2~1/../lib/lcd.c
 0006                   .dbfile M:\SYSC20~2\Assignments\ASSIGN~3\PART2~1\assign42.c
 0006                   .dbsym e speed _speed I
 0006           _temp::
 0006                   .blkb 2
                        .area idata
 0006 001F              .word 31
                        .area data
 0008                   .dbfile M:\SYSC20~2\Assignments\ASSIGN~3\PART2~1\assign42.c
 0008                   .dbsym e temp _temp I
                        .area text
 02B4                   .dbfile M:\SYSC20~2\Assignments\ASSIGN~3\PART2~1\assign42.c
 02B4                   .dbfunc e main _main fI
 02B4           ;            key -> -1,x
 02B4           _main::
 02B4 34                pshx
 02B5 B775              tfr s,x
 02B7 1B9C              leas -4,sp
 02B9                   .dbline -1
 02B9                   .dbline 13
 02B9                   .dbline 17
 02B9 16023F            jsr _lcd_init
 02BC                   .dbline 20
 02BC FC0004            ldd _speed
 02BF 160334            jsr _lcd_display_speed
 02C2                   .dbline 21
 02C2 FC0006            ldd _temp
 02C5 160353            jsr _lcd_display_temperature
 02C8 2061              bra L42
 02CA           L41:
 02CA                   .dbline 23
 02CA                   .dbline 24
 02CA 160021            jsr _keyboard_getchar
 02CD 6B1F              stab -1,x
 02CF                   .dbline 25
 02CF E61F              ldab -1,x
 02D1 87                clra
 02D2 160000            jsr _putchar
 02D5                   .dbline 27
 02D5 E61F              ldab -1,x
 02D7 C130              cmpb #48
 02D9 2602              bne L44
 02DB                   .dbline 27
 02DB                   .dbline 28
 02DB 2050              bra L43
 02DD           L44:
 02DD                   .dbline 29
 02DD E61F              ldab -1,x
 02DF C145              cmpb #69
 02E1 2622              bne L46
 02E3                   .dbline 29
 02E3                   .dbline 30
 02E3 FC0004            ldd _speed
 02E6 C30001            addd #1
 02E9 7C0004            std _speed
 02EC                   .dbline 31
 02EC 1801800004        movw _speed,0,sp
 02F1 CC03A5            ldd #L48
 02F4 160000            jsr _printf
 02F7                   .dbline 32
 02F7 FC0004            ldd _speed
 02FA 160334            jsr _lcd_display_speed
 02FD                   .dbline 33
 02FD FC0006            ldd _temp
 0300 160353            jsr _lcd_display_temperature
 0303                   .dbline 34
 0303 2026              bra L47
 0305           L46:
 0305                   .dbline 34
 0305 E61F              ldab -1,x
 0307 C144              cmpb #68
 0309 2620              bne L49
 030B                   .dbline 34
 030B                   .dbline 35
 030B FC0004            ldd _speed
 030E 830001            subd #1
 0311 7C0004            std _speed
 0314                   .dbline 36
 0314 1801800004        movw _speed,0,sp
 0319 CC038D            ldd #L51
 031C 160000            jsr _printf
 031F                   .dbline 37
 031F FC0004            ldd _speed
 0322 160334            jsr _lcd_display_speed
 0325                   .dbline 38
 0325 FC0006            ldd _temp
 0328 160353            jsr _lcd_display_temperature
 032B                   .dbline 39
 032B           L49:
 032B           L47:
 032B                   .dbline 40
 032B           L42:
 032B                   .dbline 23
 032B 209D              bra L41
 032D           L43:
 032D                   .dbline 42
 032D CC0001            ldd #1
 0330                   .dbline -2
 0330           L40:
 0330 B757              tfr x,s
 0332 30                pulx
 0333                   .dbline 0 ; func end
 0333 3D                rts
 0334                   .dbsym l key -1 c
 0334                   .dbend
 0334                   .dbfunc e lcd_display_speed _lcd_display_speed fV
 0334           ;         string -> -2,x
 0334           ;          speed -> 2,x
 0334           _lcd_display_speed::
 0334 3B                pshd
 0335 34                pshx
 0336 B775              tfr s,x
 0338 1B9A              leas -6,sp
 033A                   .dbline -1
 033A                   .dbline 46
 033A                   .dbline 48
 033A 18020282          movw 2,x,2,sp
 033E CC0383            ldd #L53
 0341 6C80              std 0,sp
 0343 EC1E              ldd -2,x
 0345 160000            jsr _sprintf
 0348                   .dbline 49
 0348 EC1E              ldd -2,x
 034A 160288            jsr _lcd_print_top
 034D                   .dbline -2
 034D                   .dbline 50
 034D           L52:
 034D B757              tfr x,s
 034F 30                pulx
 0350 1B82              leas 2,sp
 0352                   .dbline 0 ; func end
 0352 3D                rts
 0353                   .dbsym l string -2 pc
 0353                   .dbsym l speed 2 I
 0353                   .dbend
 0353                   .dbfunc e lcd_display_temperature _lcd_display_temperature fV
 0353           ;         string -> -2,x
 0353           ;           temp -> 2,x
 0353           _lcd_display_temperature::
 0353 3B                pshd
 0354 34                pshx
 0355 B775              tfr s,x
 0357 1B9A              leas -6,sp
 0359                   .dbline -1
 0359                   .dbline 53
 0359                   .dbline 55
 0359 18020282          movw 2,x,2,sp
 035D CC0372            ldd #L55
 0360 6C80              std 0,sp
 0362 EC1E              ldd -2,x
 0364 160000            jsr _sprintf
 0367                   .dbline 56
 0367 EC1E              ldd -2,x
 0369 16029E            jsr _lcd_print_bottom
 036C                   .dbline -2
 036C                   .dbline 57
 036C           L54:
 036C B757              tfr x,s
 036E 30                pulx
 036F 1B82              leas 2,sp
 0371                   .dbline 0 ; func end
 0371 3D                rts
 0372                   .dbsym l string -2 pc
 0372                   .dbsym l temp 2 I
 0372                   .dbend
 0372           L55:
 0372 54656D70657261747572653A20256443  .byte 'T,'e,'m,'p,'e,'r,'a,'t,'u,'r,'e,58,32,37,'d,'C
 0382 00                .byte 0
 0383           L53:
 0383 53706565643A20256400      .byte 'S,'p,'e,'e,'d,58,32,37,'d,0
 038D           L51:
 038D 44656372656173696E67207370656564  .byte 'D,'e,'c,'r,'e,'a,'s,'i,'n,'g,32,'s,'p,'e,'e,'d
 039D 20746F2025640A00  .byte 32,'t,'o,32,37,'d,10,0
 03A5           L48:
 03A5 496E6372656173696E67207370656564  .byte 'I,'n,'c,'r,'e,'a,'s,'i,'n,'g,32,'s,'p,'e,'e,'d
 03B5 20746F2025640A00  .byte 32,'t,'o,32,37,'d,10,0
