// Seed: 1693073311
module module_0;
  assign id_1 = id_1;
  reg   id_2 = 1;
  wire  id_3;
  wire  id_4;
  uwire id_5;
  initial begin
    id_1 = 1;
    id_2 <= 1;
  end
  assign id_5 = 1;
  assign id_2 = 1;
  wire id_6;
endmodule
module module_1 (
    input tri id_0,
    input tri0 id_1,
    input tri id_2,
    output tri0 id_3,
    input supply0 id_4,
    input uwire id_5,
    output wor id_6,
    input uwire id_7,
    input tri0 id_8,
    output tri0 id_9,
    output tri0 id_10,
    output tri id_11,
    output uwire id_12,
    output tri id_13,
    output supply1 id_14,
    input tri id_15
);
  assign id_12 = 1'b0;
  nand (id_10, id_15, id_2, id_4, id_5, id_7, id_8);
  module_0();
endmodule
