

================================================================
== Vivado HLS Report for 'fc2'
================================================================
* Date:           Sat Jun 20 14:08:32 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        lenet_hls
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z007sclg225-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     9.634|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  31406|  31406|  31406|  31406|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------+-------+-------+----------+-----------+-----------+------+----------+
        |                      |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name      |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------+-------+-------+----------+-----------+-----------+------+----------+
        |- fc_layer2_label13   |  30480|  30480|       254|          -|          -|   120|    no    |
        | + fc_layer2_label41  |    252|    252|         3|          -|          -|    84|    no    |
        |- fc_layer2_label11   |    924|    924|        11|          -|          -|    84|    no    |
        +----------------------+-------+-------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 16
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond1)
	6  / (exitcond1)
3 --> 
	4  / (!exitcond2)
	2  / (exitcond2)
4 --> 
	5  / true
5 --> 
	3  / true
6 --> 
	7  / (!exitcond)
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	6  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecInterface(i16* %out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str155, i32 0, i32 0, [1 x i8]* @p_str156, [1 x i8]* @p_str157, [1 x i8]* @p_str158, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str159, [1 x i8]* @p_str160)"   --->   Operation 17 'specinterface' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%empty_61 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %in_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str148, i32 0, i32 0, [1 x i8]* @p_str149, [1 x i8]* @p_str150, [1 x i8]* @p_str151, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str152, [1 x i8]* @p_str153)"   --->   Operation 18 'specinterface' 'empty_61' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%output_V = alloca [84 x i16], align 2" [lenet_hls/full_connected.cpp:150]   --->   Operation 19 'alloca' 'output_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 84> <RAM>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%output_V_addr = getelementptr [84 x i16]* %output_V, i64 0, i64 0" [lenet_hls/full_connected.cpp:150]   --->   Operation 20 'getelementptr' 'output_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (3.25ns)   --->   "store i16 0, i16* %output_V_addr, align 16" [lenet_hls/full_connected.cpp:150]   --->   Operation 21 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 84> <RAM>
ST_1 : Operation 22 [1/1] (1.76ns)   --->   "br label %.preheader213" [lenet_hls/full_connected.cpp:153]   --->   Operation 22 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 3.63>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%j = phi i7 [ %j_4, %2 ], [ 0, %_ZN8ap_fixedILi16ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit ]"   --->   Operation 23 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%phi_mul = phi i14 [ %next_mul, %2 ], [ 0, %_ZN8ap_fixedILi16ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit ]"   --->   Operation 24 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (1.81ns)   --->   "%next_mul = add i14 %phi_mul, 84"   --->   Operation 25 'add' 'next_mul' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (1.48ns)   --->   "%exitcond1 = icmp eq i7 %j, -8" [lenet_hls/full_connected.cpp:153]   --->   Operation 26 'icmp' 'exitcond1' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%empty_62 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 120, i64 120, i64 120)"   --->   Operation 27 'speclooptripcount' 'empty_62' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (1.87ns)   --->   "%j_4 = add i7 %j, 1" [lenet_hls/full_connected.cpp:153]   --->   Operation 28 'add' 'j_4' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %.preheader.preheader, label %0" [lenet_hls/full_connected.cpp:153]   --->   Operation 29 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([18 x i8]* @p_str226) nounwind" [lenet_hls/full_connected.cpp:153]   --->   Operation 30 'specloopname' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_84 = call i32 (...)* @_ssdm_op_SpecRegionBegin([18 x i8]* @p_str226)" [lenet_hls/full_connected.cpp:153]   --->   Operation 31 'specregionbegin' 'tmp_84' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (3.63ns)   --->   "%tmp_V_17 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)" [lenet_hls/full_connected.cpp:154]   --->   Operation 32 'read' 'tmp_V_17' <Predicate = (!exitcond1)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_s = sext i16 %tmp_V_17 to i27" [lenet_hls/full_connected.cpp:156]   --->   Operation 33 'sext' 'tmp_s' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (1.76ns)   --->   "br label %1" [lenet_hls/full_connected.cpp:155]   --->   Operation 34 'br' <Predicate = (!exitcond1)> <Delay = 1.76>
ST_2 : Operation 35 [1/1] (1.76ns)   --->   "br label %.preheader" [lenet_hls/full_connected.cpp:159]   --->   Operation 35 'br' <Predicate = (exitcond1)> <Delay = 1.76>

State 3 <SV = 2> <Delay = 5.06>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%i = phi i7 [ 0, %0 ], [ %i_6, %_ZN13ap_fixed_baseILi33ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i ]"   --->   Operation 36 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (1.48ns)   --->   "%exitcond2 = icmp eq i7 %i, -44" [lenet_hls/full_connected.cpp:155]   --->   Operation 37 'icmp' 'exitcond2' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%empty_63 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 84, i64 84, i64 84)"   --->   Operation 38 'speclooptripcount' 'empty_63' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (1.87ns)   --->   "%i_6 = add i7 %i, 1" [lenet_hls/full_connected.cpp:155]   --->   Operation 39 'add' 'i_6' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "br i1 %exitcond2, label %2, label %_ZN13ap_fixed_baseILi33ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i" [lenet_hls/full_connected.cpp:155]   --->   Operation 40 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_97 = zext i7 %i to i64" [lenet_hls/full_connected.cpp:156]   --->   Operation 41 'zext' 'tmp_97' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_97_cast = zext i7 %i to i14" [lenet_hls/full_connected.cpp:156]   --->   Operation 42 'zext' 'tmp_97_cast' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (1.81ns)   --->   "%tmp_8 = add i14 %tmp_97_cast, %phi_mul" [lenet_hls/full_connected.cpp:156]   --->   Operation 43 'add' 'tmp_8' <Predicate = (!exitcond2)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_8_cast = zext i14 %tmp_8 to i64" [lenet_hls/full_connected.cpp:156]   --->   Operation 44 'zext' 'tmp_8_cast' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%fc2_layer_weights_V_s = getelementptr [10080 x i11]* @fc2_layer_weights_V, i64 0, i64 %tmp_8_cast" [lenet_hls/full_connected.cpp:156]   --->   Operation 45 'getelementptr' 'fc2_layer_weights_V_s' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_3 : Operation 46 [2/2] (3.25ns)   --->   "%fc2_layer_weights_V_1 = load i11* %fc2_layer_weights_V_s, align 2" [lenet_hls/full_connected.cpp:156]   --->   Operation 46 'load' 'fc2_layer_weights_V_1' <Predicate = (!exitcond2)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 84> <ROM>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%output_V_addr_5 = getelementptr [84 x i16]* %output_V, i64 0, i64 %tmp_97" [lenet_hls/full_connected.cpp:156]   --->   Operation 47 'getelementptr' 'output_V_addr_5' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_3 : Operation 48 [2/2] (3.25ns)   --->   "%p_Val2_16 = load i16* %output_V_addr_5, align 2" [lenet_hls/full_connected.cpp:156]   --->   Operation 48 'load' 'p_Val2_16' <Predicate = (!exitcond2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 84> <RAM>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%empty_64 = call i32 (...)* @_ssdm_op_SpecRegionEnd([18 x i8]* @p_str226, i32 %tmp_84)" [lenet_hls/full_connected.cpp:158]   --->   Operation 49 'specregionend' 'empty_64' <Predicate = (exitcond2)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "br label %.preheader213" [lenet_hls/full_connected.cpp:153]   --->   Operation 50 'br' <Predicate = (exitcond2)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 3.25>
ST_4 : Operation 51 [1/2] (3.25ns)   --->   "%fc2_layer_weights_V_1 = load i11* %fc2_layer_weights_V_s, align 2" [lenet_hls/full_connected.cpp:156]   --->   Operation 51 'load' 'fc2_layer_weights_V_1' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 84> <ROM>
ST_4 : Operation 52 [1/2] (3.25ns)   --->   "%p_Val2_16 = load i16* %output_V_addr_5, align 2" [lenet_hls/full_connected.cpp:156]   --->   Operation 52 'load' 'p_Val2_16' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 84> <RAM>

State 5 <SV = 4> <Delay = 9.63>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([18 x i8]* @p_str327) nounwind" [lenet_hls/full_connected.cpp:155]   --->   Operation 53 'specloopname' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "%r_V = sext i11 %fc2_layer_weights_V_1 to i27" [lenet_hls/full_connected.cpp:156]   --->   Operation 54 'sext' 'r_V' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 55 [1/1] (3.36ns) (grouped into DSP with root node ret_V)   --->   "%r_V_4 = mul i27 %tmp_s, %r_V" [lenet_hls/full_connected.cpp:156]   --->   Operation 55 'mul' 'r_V_4' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "%lhs_V_1 = call i27 @_ssdm_op_BitConcatenate.i27.i16.i11(i16 %p_Val2_16, i11 0)" [lenet_hls/full_connected.cpp:156]   --->   Operation 56 'bitconcatenate' 'lhs_V_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 57 [1/1] (3.02ns) (root node of the DSP)   --->   "%ret_V = add i27 %r_V_4, %lhs_V_1" [lenet_hls/full_connected.cpp:156]   --->   Operation 57 'add' 'ret_V' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_99 = call i16 @_ssdm_op_PartSelect.i16.i27.i32.i32(i27 %ret_V, i32 11, i32 26)" [lenet_hls/full_connected.cpp:156]   --->   Operation 58 'partselect' 'tmp_99' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (3.25ns)   --->   "store i16 %tmp_99, i16* %output_V_addr_5, align 2" [lenet_hls/full_connected.cpp:156]   --->   Operation 59 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 84> <RAM>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "br label %1" [lenet_hls/full_connected.cpp:155]   --->   Operation 60 'br' <Predicate = true> <Delay = 0.00>

State 6 <SV = 2> <Delay = 3.25>
ST_6 : Operation 61 [1/1] (0.00ns)   --->   "%i1 = phi i7 [ %i_7, %_ZN13ap_fixed_baseILi17ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i_ifconv ], [ 0, %.preheader.preheader ]"   --->   Operation 61 'phi' 'i1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 62 [1/1] (1.48ns)   --->   "%exitcond = icmp eq i7 %i1, -44" [lenet_hls/full_connected.cpp:159]   --->   Operation 62 'icmp' 'exitcond' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 63 [1/1] (0.00ns)   --->   "%empty_65 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 84, i64 84, i64 84)"   --->   Operation 63 'speclooptripcount' 'empty_65' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 64 [1/1] (1.87ns)   --->   "%i_7 = add i7 %i1, 1" [lenet_hls/full_connected.cpp:159]   --->   Operation 64 'add' 'i_7' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 65 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %3, label %_ZN13ap_fixed_baseILi17ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i_ifconv" [lenet_hls/full_connected.cpp:159]   --->   Operation 65 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_85 = zext i7 %i1 to i64" [lenet_hls/full_connected.cpp:160]   --->   Operation 66 'zext' 'tmp_85' <Predicate = (!exitcond)> <Delay = 0.00>
ST_6 : Operation 67 [1/1] (0.00ns)   --->   "%output_V_addr_4 = getelementptr [84 x i16]* %output_V, i64 0, i64 %tmp_85" [lenet_hls/full_connected.cpp:160]   --->   Operation 67 'getelementptr' 'output_V_addr_4' <Predicate = (!exitcond)> <Delay = 0.00>
ST_6 : Operation 68 [2/2] (3.25ns)   --->   "%p_Val2_s = load i16* %output_V_addr_4, align 2" [lenet_hls/full_connected.cpp:160]   --->   Operation 68 'load' 'p_Val2_s' <Predicate = (!exitcond)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 84> <RAM>
ST_6 : Operation 69 [1/1] (0.00ns)   --->   "%fc2_layer_bias_V_add = getelementptr [84 x i8]* @fc2_layer_bias_V, i64 0, i64 %tmp_85" [lenet_hls/full_connected.cpp:160]   --->   Operation 69 'getelementptr' 'fc2_layer_bias_V_add' <Predicate = (!exitcond)> <Delay = 0.00>
ST_6 : Operation 70 [2/2] (3.25ns)   --->   "%p_Val2_11 = load i8* %fc2_layer_bias_V_add, align 1" [lenet_hls/full_connected.cpp:160]   --->   Operation 70 'load' 'p_Val2_11' <Predicate = (!exitcond)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 84> <ROM>
ST_6 : Operation 71 [1/1] (0.00ns)   --->   "ret void" [lenet_hls/full_connected.cpp:163]   --->   Operation 71 'ret' <Predicate = (exitcond)> <Delay = 0.00>

State 7 <SV = 3> <Delay = 7.76>
ST_7 : Operation 72 [1/2] (3.25ns)   --->   "%p_Val2_s = load i16* %output_V_addr_4, align 2" [lenet_hls/full_connected.cpp:160]   --->   Operation 72 'load' 'p_Val2_s' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 84> <RAM>
ST_7 : Operation 73 [1/1] (0.00ns)   --->   "%lhs_V = sext i16 %p_Val2_s to i17" [lenet_hls/full_connected.cpp:160]   --->   Operation 73 'sext' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 74 [1/2] (3.25ns)   --->   "%p_Val2_11 = load i8* %fc2_layer_bias_V_add, align 1" [lenet_hls/full_connected.cpp:160]   --->   Operation 74 'load' 'p_Val2_11' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 84> <ROM>
ST_7 : Operation 75 [1/1] (0.00ns)   --->   "%rhs_V = sext i8 %p_Val2_11 to i17" [lenet_hls/full_connected.cpp:160]   --->   Operation 75 'sext' 'rhs_V' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_1 = sext i8 %p_Val2_11 to i16" [lenet_hls/full_connected.cpp:160]   --->   Operation 76 'sext' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 77 [1/1] (2.07ns)   --->   "%tmp_V_18 = add nsw i17 %rhs_V, %lhs_V" [lenet_hls/full_connected.cpp:160]   --->   Operation 77 'add' 'tmp_V_18' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 78 [1/1] (2.07ns)   --->   "%tmp_V_22_cast = add i16 %tmp_1, %p_Val2_s" [lenet_hls/full_connected.cpp:160]   --->   Operation 78 'add' 'tmp_V_22_cast' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 79 [1/1] (2.43ns)   --->   "%tmp_86 = icmp eq i17 %tmp_V_18, 0" [lenet_hls/full_connected.cpp:160]   --->   Operation 79 'icmp' 'tmp_86' <Predicate = true> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 80 [1/1] (0.00ns)   --->   "%p_Result_29 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %tmp_V_18, i32 16)" [lenet_hls/full_connected.cpp:160]   --->   Operation 80 'bitselect' 'p_Result_29' <Predicate = true> <Delay = 0.00>

State 8 <SV = 4> <Delay = 6.28>
ST_8 : Operation 81 [1/1] (2.07ns)   --->   "%tmp_V_cast = sub i16 0, %tmp_V_22_cast" [lenet_hls/full_connected.cpp:160]   --->   Operation 81 'sub' 'tmp_V_cast' <Predicate = (p_Result_29 & !tmp_86)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 82 [1/1] (0.80ns)   --->   "%tmp_V_19 = select i1 %p_Result_29, i16 %tmp_V_cast, i16 %tmp_V_22_cast" [lenet_hls/full_connected.cpp:160]   --->   Operation 82 'select' 'tmp_V_19' <Predicate = (!tmp_86)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_V_23_cast = zext i16 %tmp_V_19 to i17" [lenet_hls/full_connected.cpp:160]   --->   Operation 83 'zext' 'tmp_V_23_cast' <Predicate = (!tmp_86)> <Delay = 0.00>
ST_8 : Operation 84 [1/1] (0.00ns)   --->   "%p_Result_s = call i17 @llvm.part.select.i17(i17 %tmp_V_23_cast, i32 16, i32 0) nounwind" [lenet_hls/full_connected.cpp:160]   --->   Operation 84 'partselect' 'p_Result_s' <Predicate = (!tmp_86)> <Delay = 0.00>
ST_8 : Operation 85 [1/1] (0.00ns)   --->   "%p_Result_30 = call i32 @_ssdm_op_BitConcatenate.i32.i15.i17(i15 -1, i17 %p_Result_s)" [lenet_hls/full_connected.cpp:160]   --->   Operation 85 'bitconcatenate' 'p_Result_30' <Predicate = (!tmp_86)> <Delay = 0.00>
ST_8 : Operation 86 [1/1] (3.39ns)   --->   "%l = call i32 @llvm.cttz.i32(i32 %p_Result_30, i1 true) nounwind" [lenet_hls/full_connected.cpp:160]   --->   Operation 86 'cttz' 'l' <Predicate = (!tmp_86)> <Delay = 3.39> <Core = "CTTZ">   --->   Core 64 'CTTZ' <Latency = 0> <II = 1> <Delay = 3.39> <FuncUnit> <Opcode : 'cttz'> <InPorts = 1> <OutPorts = 1>
ST_8 : Operation 87 [1/1] (0.00ns)   --->   "%tmp_133 = trunc i32 %l to i8" [lenet_hls/full_connected.cpp:160]   --->   Operation 87 'trunc' 'tmp_133' <Predicate = (!tmp_86)> <Delay = 0.00>

State 9 <SV = 5> <Delay = 8.55>
ST_9 : Operation 88 [1/1] (2.55ns)   --->   "%tmp_87 = sub nsw i32 17, %l" [lenet_hls/full_connected.cpp:160]   --->   Operation 88 'sub' 'tmp_87' <Predicate = (!tmp_86)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 89 [1/1] (0.00ns)   --->   "%tmp = trunc i32 %tmp_87 to i17" [lenet_hls/full_connected.cpp:160]   --->   Operation 89 'trunc' 'tmp' <Predicate = (!tmp_86)> <Delay = 0.00>
ST_9 : Operation 90 [1/1] (2.55ns)   --->   "%lsb_index = add nsw i32 -24, %tmp_87" [lenet_hls/full_connected.cpp:160]   --->   Operation 90 'add' 'lsb_index' <Predicate = (!tmp_86)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 91 [1/1] (0.00ns)   --->   "%tmp_110 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %lsb_index, i32 1, i32 31)" [lenet_hls/full_connected.cpp:160]   --->   Operation 91 'partselect' 'tmp_110' <Predicate = (!tmp_86)> <Delay = 0.00>
ST_9 : Operation 92 [1/1] (2.47ns)   --->   "%icmp = icmp sgt i31 %tmp_110, 0" [lenet_hls/full_connected.cpp:160]   --->   Operation 92 'icmp' 'icmp' <Predicate = (!tmp_86)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 93 [1/1] (0.00ns)   --->   "%tmp_121 = trunc i32 %tmp_87 to i5" [lenet_hls/full_connected.cpp:160]   --->   Operation 93 'trunc' 'tmp_121' <Predicate = (!tmp_86)> <Delay = 0.00>
ST_9 : Operation 94 [1/1] (1.78ns)   --->   "%tmp_123 = sub i5 10, %tmp_121" [lenet_hls/full_connected.cpp:160]   --->   Operation 94 'sub' 'tmp_123' <Predicate = (!tmp_86)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node tmp_88)   --->   "%tmp_126 = zext i5 %tmp_123 to i17" [lenet_hls/full_connected.cpp:160]   --->   Operation 95 'zext' 'tmp_126' <Predicate = (!tmp_86)> <Delay = 0.00>
ST_9 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node tmp_88)   --->   "%tmp_127 = lshr i17 -1, %tmp_126" [lenet_hls/full_connected.cpp:160]   --->   Operation 96 'lshr' 'tmp_127' <Predicate = (!tmp_86)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.98> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node tmp_88)   --->   "%p_Result_24 = and i17 %tmp_V_23_cast, %tmp_127" [lenet_hls/full_connected.cpp:160]   --->   Operation 97 'and' 'p_Result_24' <Predicate = (!tmp_86)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 98 [1/1] (2.66ns) (out node of the LUT)   --->   "%tmp_88 = icmp ne i17 %p_Result_24, 0" [lenet_hls/full_connected.cpp:160]   --->   Operation 98 'icmp' 'tmp_88' <Predicate = (!tmp_86)> <Delay = 2.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node tmp_92)   --->   "%a = and i1 %icmp, %tmp_88" [lenet_hls/full_connected.cpp:160]   --->   Operation 99 'and' 'a' <Predicate = (!tmp_86)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node tmp_92)   --->   "%tmp_131 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %lsb_index, i32 31)" [lenet_hls/full_connected.cpp:160]   --->   Operation 100 'bitselect' 'tmp_131' <Predicate = (!tmp_86)> <Delay = 0.00>
ST_9 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node tmp_92)   --->   "%rev = xor i1 %tmp_131, true" [lenet_hls/full_connected.cpp:160]   --->   Operation 101 'xor' 'rev' <Predicate = (!tmp_86)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 102 [1/1] (2.10ns)   --->   "%tmp_89 = add i17 -24, %tmp" [lenet_hls/full_connected.cpp:160]   --->   Operation 102 'add' 'tmp_89' <Predicate = (!tmp_86)> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node tmp_92)   --->   "%p_Result_25 = call i1 @_ssdm_op_BitSelect.i1.i17.i17(i17 %tmp_V_23_cast, i17 %tmp_89)" [lenet_hls/full_connected.cpp:160]   --->   Operation 103 'bitselect' 'p_Result_25' <Predicate = (!tmp_86)> <Delay = 0.00>
ST_9 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node tmp_92)   --->   "%tmp_90 = and i1 %p_Result_25, %rev" [lenet_hls/full_connected.cpp:160]   --->   Operation 104 'and' 'tmp_90' <Predicate = (!tmp_86)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node tmp_92)   --->   "%tmp_91 = or i1 %tmp_90, %a" [lenet_hls/full_connected.cpp:160]   --->   Operation 105 'or' 'tmp_91' <Predicate = (!tmp_86)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 106 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp_92 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 0, i1 %tmp_91)" [lenet_hls/full_connected.cpp:160]   --->   Operation 106 'bitconcatenate' 'tmp_92' <Predicate = (!tmp_86)> <Delay = 0.97>
ST_9 : Operation 107 [1/1] (2.47ns)   --->   "%tmp_93 = icmp sgt i32 %lsb_index, 0" [lenet_hls/full_connected.cpp:160]   --->   Operation 107 'icmp' 'tmp_93' <Predicate = (!tmp_86)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 6> <Delay = 6.97>
ST_10 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node m_11)   --->   "%m = zext i16 %tmp_V_19 to i64" [lenet_hls/full_connected.cpp:160]   --->   Operation 108 'zext' 'm' <Predicate = (!tmp_93 & !tmp_86)> <Delay = 0.00>
ST_10 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node m_11)   --->   "%m_cast = zext i16 %tmp_V_19 to i32" [lenet_hls/full_connected.cpp:160]   --->   Operation 109 'zext' 'm_cast' <Predicate = (tmp_93 & !tmp_86)> <Delay = 0.00>
ST_10 : Operation 110 [1/1] (2.55ns)   --->   "%tmp_94 = add nsw i32 -25, %tmp_87" [lenet_hls/full_connected.cpp:160]   --->   Operation 110 'add' 'tmp_94' <Predicate = (tmp_93 & !tmp_86)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node m_11)   --->   "%tmp_95 = lshr i32 %m_cast, %tmp_94" [lenet_hls/full_connected.cpp:160]   --->   Operation 111 'lshr' 'tmp_95' <Predicate = (tmp_93 & !tmp_86)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.98> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node m_11)   --->   "%tmp_111_cast = zext i32 %tmp_95 to i64" [lenet_hls/full_connected.cpp:160]   --->   Operation 112 'zext' 'tmp_111_cast' <Predicate = (tmp_93 & !tmp_86)> <Delay = 0.00>
ST_10 : Operation 113 [1/1] (2.55ns)   --->   "%tmp_96 = sub i32 25, %tmp_87" [lenet_hls/full_connected.cpp:160]   --->   Operation 113 'sub' 'tmp_96' <Predicate = (!tmp_93 & !tmp_86)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node m_11)   --->   "%tmp_98 = zext i32 %tmp_96 to i64" [lenet_hls/full_connected.cpp:160]   --->   Operation 114 'zext' 'tmp_98' <Predicate = (!tmp_93 & !tmp_86)> <Delay = 0.00>
ST_10 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node m_11)   --->   "%tmp_100 = shl i64 %m, %tmp_98" [lenet_hls/full_connected.cpp:160]   --->   Operation 115 'shl' 'tmp_100' <Predicate = (!tmp_93 & !tmp_86)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.98> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node m_11)   --->   "%m_10 = select i1 %tmp_93, i64 %tmp_111_cast, i64 %tmp_100" [lenet_hls/full_connected.cpp:160]   --->   Operation 116 'select' 'm_10' <Predicate = (!tmp_86)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node m_11)   --->   "%tmp_101 = zext i32 %tmp_92 to i64" [lenet_hls/full_connected.cpp:160]   --->   Operation 117 'zext' 'tmp_101' <Predicate = (!tmp_86)> <Delay = 0.00>
ST_10 : Operation 118 [1/1] (4.42ns) (out node of the LUT)   --->   "%m_11 = add i64 %tmp_101, %m_10" [lenet_hls/full_connected.cpp:160]   --->   Operation 118 'add' 'm_11' <Predicate = (!tmp_86)> <Delay = 4.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 119 [1/1] (0.00ns)   --->   "%m_s = call i63 @_ssdm_op_PartSelect.i63.i64.i32.i32(i64 %m_11, i32 1, i32 63)" [lenet_hls/full_connected.cpp:160]   --->   Operation 119 'partselect' 'm_s' <Predicate = (!tmp_86)> <Delay = 0.00>
ST_10 : Operation 120 [1/1] (0.00ns)   --->   "%tmp_132 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %m_11, i32 25)" [lenet_hls/full_connected.cpp:160]   --->   Operation 120 'bitselect' 'tmp_132' <Predicate = (!tmp_86)> <Delay = 0.00>

State 11 <SV = 7> <Delay = 5.61>
ST_11 : Operation 121 [1/1] (0.00ns)   --->   "%m_14 = zext i63 %m_s to i64" [lenet_hls/full_connected.cpp:160]   --->   Operation 121 'zext' 'm_14' <Predicate = (!tmp_86)> <Delay = 0.00>
ST_11 : Operation 122 [1/1] (1.24ns)   --->   "%tmp_144_cast_cast_ca = select i1 %tmp_132, i8 127, i8 126" [lenet_hls/full_connected.cpp:160]   --->   Operation 122 'select' 'tmp_144_cast_cast_ca' <Predicate = (!tmp_86)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 123 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_102 = sub i8 6, %tmp_133" [lenet_hls/full_connected.cpp:160]   --->   Operation 123 'sub' 'tmp_102' <Predicate = (!tmp_86)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 124 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%p_Repl2_7_trunc = add i8 %tmp_102, %tmp_144_cast_cast_ca" [lenet_hls/full_connected.cpp:160]   --->   Operation 124 'add' 'p_Repl2_7_trunc' <Predicate = (!tmp_86)> <Delay = 3.66> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 125 [1/1] (0.00ns)   --->   "%tmp_103 = call i9 @_ssdm_op_BitConcatenate.i9.i1.i8(i1 %p_Result_29, i8 %p_Repl2_7_trunc)" [lenet_hls/full_connected.cpp:160]   --->   Operation 125 'bitconcatenate' 'tmp_103' <Predicate = (!tmp_86)> <Delay = 0.00>
ST_11 : Operation 126 [1/1] (0.00ns)   --->   "%p_Result_31 = call i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32(i64 %m_14, i9 %tmp_103, i32 23, i32 31)" [lenet_hls/full_connected.cpp:160]   --->   Operation 126 'partset' 'p_Result_31' <Predicate = (!tmp_86)> <Delay = 0.00>
ST_11 : Operation 127 [1/1] (0.00ns)   --->   "%tmp_134 = trunc i64 %p_Result_31 to i32" [lenet_hls/full_connected.cpp:160]   --->   Operation 127 'trunc' 'tmp_134' <Predicate = (!tmp_86)> <Delay = 0.00>
ST_11 : Operation 128 [1/1] (0.00ns)   --->   "%tmp_104 = bitcast i32 %tmp_134 to float" [lenet_hls/full_connected.cpp:160]   --->   Operation 128 'bitcast' 'tmp_104' <Predicate = (!tmp_86)> <Delay = 0.00>
ST_11 : Operation 129 [1/1] (0.69ns)   --->   "%a_assign = select i1 %tmp_86, float 0.000000e+00, float %tmp_104" [lenet_hls/full_connected.cpp:160]   --->   Operation 129 'select' 'a_assign' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 12 <SV = 8> <Delay = 7.48>
ST_12 : Operation 130 [1/1] (6.78ns)   --->   "%tmp_i = fcmp ogt float %a_assign, 0.000000e+00" [lenet_hls/activations.cpp:26->lenet_hls/full_connected.cpp:160]   --->   Operation 130 'fcmp' 'tmp_i' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 110 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 131 [1/1] (0.69ns)   --->   "%a_assign_2 = select i1 %tmp_i, float %a_assign, float 0.000000e+00" [lenet_hls/activations.cpp:26->lenet_hls/full_connected.cpp:160]   --->   Operation 131 'select' 'a_assign_2' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 13 <SV = 9> <Delay = 8.33>
ST_13 : Operation 132 [1/1] (5.54ns)   --->   "%d_assign = fpext float %a_assign_2 to double" [lenet_hls/full_connected.cpp:160]   --->   Operation 132 'fpext' 'd_assign' <Predicate = true> <Delay = 5.54> <Core = "Float2Double">   --->   Core 113 'Float2Double' <Latency = 0> <II = 1> <Delay = 5.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_13 : Operation 133 [1/1] (0.00ns)   --->   "%ireg_V = bitcast double %d_assign to i64" [lenet_hls/full_connected.cpp:160]   --->   Operation 133 'bitcast' 'ireg_V' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 134 [1/1] (0.00ns)   --->   "%tmp_135 = trunc i64 %ireg_V to i63" [lenet_hls/full_connected.cpp:160]   --->   Operation 134 'trunc' 'tmp_135' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 135 [1/1] (0.00ns)   --->   "%p_Result_32 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V, i32 63)" [lenet_hls/full_connected.cpp:160]   --->   Operation 135 'bitselect' 'p_Result_32' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 136 [1/1] (0.00ns)   --->   "%exp_tmp_V = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V, i32 52, i32 62)" [lenet_hls/full_connected.cpp:160]   --->   Operation 136 'partselect' 'exp_tmp_V' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 137 [1/1] (0.00ns)   --->   "%tmp_137 = trunc i64 %ireg_V to i52" [lenet_hls/full_connected.cpp:160]   --->   Operation 137 'trunc' 'tmp_137' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 138 [1/1] (2.78ns)   --->   "%tmp_107 = icmp eq i63 %tmp_135, 0" [lenet_hls/full_connected.cpp:160]   --->   Operation 138 'icmp' 'tmp_107' <Predicate = true> <Delay = 2.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 10> <Delay = 8.71>
ST_14 : Operation 139 [1/1] (0.00ns)   --->   "%tmp_105 = zext i11 %exp_tmp_V to i12" [lenet_hls/full_connected.cpp:160]   --->   Operation 139 'zext' 'tmp_105' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 140 [1/1] (0.00ns)   --->   "%tmp_106 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_137)" [lenet_hls/full_connected.cpp:160]   --->   Operation 140 'bitconcatenate' 'tmp_106' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 141 [1/1] (0.00ns)   --->   "%p_Result_33 = zext i53 %tmp_106 to i54" [lenet_hls/full_connected.cpp:160]   --->   Operation 141 'zext' 'p_Result_33' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 142 [1/1] (3.23ns)   --->   "%man_V_3 = sub i54 0, %p_Result_33" [lenet_hls/full_connected.cpp:160]   --->   Operation 142 'sub' 'man_V_3' <Predicate = (p_Result_32)> <Delay = 3.23> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 143 [1/1] (0.94ns)   --->   "%man_V_4 = select i1 %p_Result_32, i54 %man_V_3, i54 %p_Result_33" [lenet_hls/full_connected.cpp:160]   --->   Operation 143 'select' 'man_V_4' <Predicate = true> <Delay = 0.94> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 144 [1/1] (1.54ns)   --->   "%F2 = sub i12 1075, %tmp_105" [lenet_hls/full_connected.cpp:160]   --->   Operation 144 'sub' 'F2' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 145 [1/1] (1.99ns)   --->   "%tmp_108 = icmp sgt i12 %F2, 11" [lenet_hls/full_connected.cpp:160]   --->   Operation 145 'icmp' 'tmp_108' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 146 [1/1] (1.54ns)   --->   "%tmp_109 = add i12 -11, %F2" [lenet_hls/full_connected.cpp:160]   --->   Operation 146 'add' 'tmp_109' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 147 [1/1] (1.54ns)   --->   "%tmp_111 = sub i12 11, %F2" [lenet_hls/full_connected.cpp:160]   --->   Operation 147 'sub' 'tmp_111' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 148 [1/1] (0.69ns)   --->   "%sh_amt = select i1 %tmp_108, i12 %tmp_109, i12 %tmp_111" [lenet_hls/full_connected.cpp:160]   --->   Operation 148 'select' 'sh_amt' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 149 [1/1] (1.99ns)   --->   "%tmp_112 = icmp eq i12 %F2, 11" [lenet_hls/full_connected.cpp:160]   --->   Operation 149 'icmp' 'tmp_112' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 150 [1/1] (0.00ns)   --->   "%tmp_138 = trunc i54 %man_V_4 to i16" [lenet_hls/full_connected.cpp:160]   --->   Operation 150 'trunc' 'tmp_138' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 151 [1/1] (1.99ns)   --->   "%tmp_113 = icmp ult i12 %sh_amt, 54" [lenet_hls/full_connected.cpp:160]   --->   Operation 151 'icmp' 'tmp_113' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 152 [1/1] (0.00ns)   --->   "%tmp_139 = call i8 @_ssdm_op_PartSelect.i8.i12.i32.i32(i12 %sh_amt, i32 4, i32 11)" [lenet_hls/full_connected.cpp:160]   --->   Operation 152 'partselect' 'tmp_139' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 153 [1/1] (1.55ns)   --->   "%icmp3 = icmp eq i8 %tmp_139, 0" [lenet_hls/full_connected.cpp:160]   --->   Operation 153 'icmp' 'icmp3' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node newSel4)   --->   "%ireg_V_to_int = bitcast float %a_assign_2 to i32" [lenet_hls/full_connected.cpp:160]   --->   Operation 154 'bitcast' 'ireg_V_to_int' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node newSel4)   --->   "%tmp_141 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %ireg_V_to_int, i32 31)" [lenet_hls/full_connected.cpp:160]   --->   Operation 155 'bitselect' 'tmp_141' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 156 [1/1] (0.00ns) (grouped into LUT with out node newSel4)   --->   "%tmp_116 = select i1 %tmp_141, i16 -1, i16 0" [lenet_hls/full_connected.cpp:160]   --->   Operation 156 'select' 'tmp_116' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 157 [1/1] (0.00ns) (grouped into LUT with out node or_cond4)   --->   "%sel_tmp1 = xor i1 %tmp_107, true" [lenet_hls/full_connected.cpp:160]   --->   Operation 157 'xor' 'sel_tmp1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 158 [1/1] (0.00ns) (grouped into LUT with out node or_cond4)   --->   "%sel_tmp2 = and i1 %tmp_112, %sel_tmp1" [lenet_hls/full_connected.cpp:160]   --->   Operation 158 'and' 'sel_tmp2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 159 [1/1] (0.97ns)   --->   "%sel_tmp6_demorgan = or i1 %tmp_107, %tmp_112" [lenet_hls/full_connected.cpp:160]   --->   Operation 159 'or' 'sel_tmp6_demorgan' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 160 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp7)   --->   "%sel_tmp6 = xor i1 %sel_tmp6_demorgan, true" [lenet_hls/full_connected.cpp:160]   --->   Operation 160 'xor' 'sel_tmp6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 161 [1/1] (0.97ns) (out node of the LUT)   --->   "%sel_tmp7 = and i1 %tmp_108, %sel_tmp6" [lenet_hls/full_connected.cpp:160]   --->   Operation 161 'and' 'sel_tmp7' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 162 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp9)   --->   "%sel_tmp8 = xor i1 %tmp_113, true" [lenet_hls/full_connected.cpp:160]   --->   Operation 162 'xor' 'sel_tmp8' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 163 [1/1] (0.97ns) (out node of the LUT)   --->   "%sel_tmp9 = and i1 %sel_tmp7, %sel_tmp8" [lenet_hls/full_connected.cpp:160]   --->   Operation 163 'and' 'sel_tmp9' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 164 [1/1] (0.00ns) (grouped into LUT with out node or_cond)   --->   "%sel_tmp = and i1 %sel_tmp7, %tmp_113" [lenet_hls/full_connected.cpp:160]   --->   Operation 164 'and' 'sel_tmp' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 165 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp3)   --->   "%sel_tmp21_demorgan = or i1 %sel_tmp6_demorgan, %tmp_108" [lenet_hls/full_connected.cpp:160]   --->   Operation 165 'or' 'sel_tmp21_demorgan' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 166 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp3)   --->   "%sel_tmp5 = xor i1 %sel_tmp21_demorgan, true" [lenet_hls/full_connected.cpp:160]   --->   Operation 166 'xor' 'sel_tmp5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 167 [1/1] (0.97ns) (out node of the LUT)   --->   "%sel_tmp3 = and i1 %icmp3, %sel_tmp5" [lenet_hls/full_connected.cpp:160]   --->   Operation 167 'and' 'sel_tmp3' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 168 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_cond = or i1 %sel_tmp3, %sel_tmp" [lenet_hls/full_connected.cpp:160]   --->   Operation 168 'or' 'or_cond' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 169 [1/1] (0.99ns) (out node of the LUT)   --->   "%newSel4 = select i1 %sel_tmp9, i16 %tmp_116, i16 %tmp_138" [lenet_hls/full_connected.cpp:160]   --->   Operation 169 'select' 'newSel4' <Predicate = true> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 170 [1/1] (0.00ns) (grouped into LUT with out node or_cond4)   --->   "%or_cond3 = or i1 %sel_tmp9, %sel_tmp2" [lenet_hls/full_connected.cpp:160]   --->   Operation 170 'or' 'or_cond3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 171 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_cond4 = or i1 %or_cond, %or_cond3" [lenet_hls/full_connected.cpp:160]   --->   Operation 171 'or' 'or_cond4' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 11> <Delay = 5.41>
ST_15 : Operation 172 [1/1] (0.00ns) (grouped into LUT with out node newSel)   --->   "%sh_amt_cast1 = sext i12 %sh_amt to i16" [lenet_hls/full_connected.cpp:160]   --->   Operation 172 'sext' 'sh_amt_cast1' <Predicate = (sel_tmp3 & or_cond & or_cond4)> <Delay = 0.00>
ST_15 : Operation 173 [1/1] (0.00ns) (grouped into LUT with out node newSel)   --->   "%sh_amt_cast = sext i12 %sh_amt to i32" [lenet_hls/full_connected.cpp:160]   --->   Operation 173 'sext' 'sh_amt_cast' <Predicate = (!sel_tmp3 & or_cond & or_cond4)> <Delay = 0.00>
ST_15 : Operation 174 [1/1] (0.00ns) (grouped into LUT with out node newSel)   --->   "%tmp_114 = zext i32 %sh_amt_cast to i54" [lenet_hls/full_connected.cpp:160]   --->   Operation 174 'zext' 'tmp_114' <Predicate = (!sel_tmp3 & or_cond & or_cond4)> <Delay = 0.00>
ST_15 : Operation 175 [1/1] (0.00ns) (grouped into LUT with out node newSel)   --->   "%tmp_115 = ashr i54 %man_V_4, %tmp_114" [lenet_hls/full_connected.cpp:160]   --->   Operation 175 'ashr' 'tmp_115' <Predicate = (!sel_tmp3 & or_cond & or_cond4)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.98> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 176 [1/1] (0.00ns) (grouped into LUT with out node newSel)   --->   "%tmp_140 = trunc i54 %tmp_115 to i16" [lenet_hls/full_connected.cpp:160]   --->   Operation 176 'trunc' 'tmp_140' <Predicate = (!sel_tmp3 & or_cond & or_cond4)> <Delay = 0.00>
ST_15 : Operation 177 [1/1] (0.00ns) (grouped into LUT with out node newSel)   --->   "%tmp_117 = shl i16 %tmp_138, %sh_amt_cast1" [lenet_hls/full_connected.cpp:160]   --->   Operation 177 'shl' 'tmp_117' <Predicate = (sel_tmp3 & or_cond & or_cond4)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.98> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 178 [1/1] (4.61ns) (out node of the LUT)   --->   "%newSel = select i1 %sel_tmp3, i16 %tmp_117, i16 %tmp_140" [lenet_hls/full_connected.cpp:160]   --->   Operation 178 'select' 'newSel' <Predicate = (or_cond & or_cond4)> <Delay = 4.61> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 179 [1/1] (0.00ns) (grouped into LUT with out node tmp_V)   --->   "%newSel5 = select i1 %or_cond, i16 %newSel, i16 %newSel4" [lenet_hls/full_connected.cpp:160]   --->   Operation 179 'select' 'newSel5' <Predicate = (or_cond4)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 180 [1/1] (0.80ns) (out node of the LUT)   --->   "%tmp_V = select i1 %or_cond4, i16 %newSel5, i16 0" [lenet_hls/full_connected.cpp:160]   --->   Operation 180 'select' 'tmp_V' <Predicate = true> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 16 <SV = 12> <Delay = 3.63>
ST_16 : Operation 181 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([18 x i8]* @p_str428) nounwind" [lenet_hls/full_connected.cpp:159]   --->   Operation 181 'specloopname' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 182 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %out_V_V, i16 %tmp_V)" [lenet_hls/full_connected.cpp:160]   --->   Operation 182 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_16 : Operation 183 [1/1] (0.00ns)   --->   "br label %.preheader" [lenet_hls/full_connected.cpp:159]   --->   Operation 183 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 3.25ns
The critical path consists of the following:
	'alloca' operation ('output.V', lenet_hls/full_connected.cpp:150) [7]  (0 ns)
	'getelementptr' operation ('output_V_addr', lenet_hls/full_connected.cpp:150) [8]  (0 ns)
	'store' operation (lenet_hls/full_connected.cpp:150) of constant 0 on array 'output.V', lenet_hls/full_connected.cpp:150 [9]  (3.25 ns)

 <State 2>: 3.63ns
The critical path consists of the following:
	fifo read on port 'in_V_V' (lenet_hls/full_connected.cpp:154) [22]  (3.63 ns)

 <State 3>: 5.07ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', lenet_hls/full_connected.cpp:155) [26]  (0 ns)
	'add' operation ('tmp_8', lenet_hls/full_connected.cpp:156) [35]  (1.81 ns)
	'getelementptr' operation ('fc2_layer_weights_V_s', lenet_hls/full_connected.cpp:156) [37]  (0 ns)
	'load' operation ('fc2_layer_weights_V_1', lenet_hls/full_connected.cpp:156) on array 'fc2_layer_weights_V' [38]  (3.25 ns)

 <State 4>: 3.25ns
The critical path consists of the following:
	'load' operation ('fc2_layer_weights_V_1', lenet_hls/full_connected.cpp:156) on array 'fc2_layer_weights_V' [38]  (3.25 ns)

 <State 5>: 9.63ns
The critical path consists of the following:
	'mul' operation of DSP[44] ('r_V_4', lenet_hls/full_connected.cpp:156) [40]  (3.36 ns)
	'add' operation of DSP[44] ('ret.V', lenet_hls/full_connected.cpp:156) [44]  (3.02 ns)
	'store' operation (lenet_hls/full_connected.cpp:156) of variable 'tmp_99', lenet_hls/full_connected.cpp:156 on array 'output.V', lenet_hls/full_connected.cpp:150 [46]  (3.25 ns)

 <State 6>: 3.25ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', lenet_hls/full_connected.cpp:159) [54]  (0 ns)
	'getelementptr' operation ('output_V_addr_4', lenet_hls/full_connected.cpp:160) [62]  (0 ns)
	'load' operation ('__Val2__', lenet_hls/full_connected.cpp:160) on array 'output.V', lenet_hls/full_connected.cpp:150 [63]  (3.25 ns)

 <State 7>: 7.76ns
The critical path consists of the following:
	'load' operation ('__Val2__', lenet_hls/full_connected.cpp:160) on array 'output.V', lenet_hls/full_connected.cpp:150 [63]  (3.25 ns)
	'add' operation ('tmp.V', lenet_hls/full_connected.cpp:160) [69]  (2.08 ns)
	'icmp' operation ('tmp_86', lenet_hls/full_connected.cpp:160) [71]  (2.43 ns)

 <State 8>: 6.28ns
The critical path consists of the following:
	'sub' operation ('tmp_V_cast', lenet_hls/full_connected.cpp:160) [73]  (2.08 ns)
	'select' operation ('tmp.V', lenet_hls/full_connected.cpp:160) [74]  (0.805 ns)
	'cttz' operation ('l', lenet_hls/full_connected.cpp:160) [78]  (3.4 ns)

 <State 9>: 8.55ns
The critical path consists of the following:
	'sub' operation ('tmp_87', lenet_hls/full_connected.cpp:160) [79]  (2.55 ns)
	'add' operation ('lsb_index', lenet_hls/full_connected.cpp:160) [81]  (2.55 ns)
	'icmp' operation ('icmp', lenet_hls/full_connected.cpp:160) [83]  (2.47 ns)
	'and' operation ('a', lenet_hls/full_connected.cpp:160) [90]  (0 ns)
	'or' operation ('tmp_91', lenet_hls/full_connected.cpp:160) [96]  (0 ns)
	blocking operation 0.978 ns on control path)

 <State 10>: 6.97ns
The critical path consists of the following:
	'add' operation ('tmp_94', lenet_hls/full_connected.cpp:160) [101]  (2.55 ns)
	'lshr' operation ('tmp_95', lenet_hls/full_connected.cpp:160) [102]  (0 ns)
	'select' operation ('m', lenet_hls/full_connected.cpp:160) [107]  (0 ns)
	'add' operation ('m', lenet_hls/full_connected.cpp:160) [109]  (4.42 ns)

 <State 11>: 5.62ns
The critical path consists of the following:
	'select' operation ('tmp_144_cast_cast_ca', lenet_hls/full_connected.cpp:160) [113]  (1.25 ns)
	'add' operation ('p_Repl2_7_trunc', lenet_hls/full_connected.cpp:160) [116]  (3.67 ns)
	'select' operation ('a', lenet_hls/full_connected.cpp:160) [121]  (0.698 ns)

 <State 12>: 7.49ns
The critical path consists of the following:
	'fcmp' operation ('tmp_i', lenet_hls/activations.cpp:26->lenet_hls/full_connected.cpp:160) [122]  (6.79 ns)
	'select' operation ('a', lenet_hls/activations.cpp:26->lenet_hls/full_connected.cpp:160) [123]  (0.698 ns)

 <State 13>: 8.33ns
The critical path consists of the following:
	'fpext' operation ('d', lenet_hls/full_connected.cpp:160) [124]  (5.55 ns)
	'icmp' operation ('tmp_107', lenet_hls/full_connected.cpp:160) [135]  (2.79 ns)

 <State 14>: 8.72ns
The critical path consists of the following:
	'sub' operation ('F2', lenet_hls/full_connected.cpp:160) [136]  (1.55 ns)
	'icmp' operation ('tmp_108', lenet_hls/full_connected.cpp:160) [137]  (1.99 ns)
	'select' operation ('sh_amt', lenet_hls/full_connected.cpp:160) [140]  (0.697 ns)
	'icmp' operation ('icmp3', lenet_hls/full_connected.cpp:160) [147]  (1.55 ns)
	'and' operation ('sel_tmp3', lenet_hls/full_connected.cpp:160) [165]  (0.978 ns)
	'or' operation ('or_cond', lenet_hls/full_connected.cpp:160) [167]  (0.978 ns)
	'or' operation ('or_cond4', lenet_hls/full_connected.cpp:160) [171]  (0.978 ns)

 <State 15>: 5.42ns
The critical path consists of the following:
	'shl' operation ('tmp_117', lenet_hls/full_connected.cpp:160) [154]  (0 ns)
	'select' operation ('newSel', lenet_hls/full_connected.cpp:160) [166]  (4.61 ns)
	'select' operation ('newSel5', lenet_hls/full_connected.cpp:160) [170]  (0 ns)
	'select' operation ('tmp.V', lenet_hls/full_connected.cpp:160) [172]  (0.805 ns)

 <State 16>: 3.63ns
The critical path consists of the following:
	fifo write on port 'out_V_V' (lenet_hls/full_connected.cpp:160) [173]  (3.63 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
