xpm_cdc.sv,systemverilog,xil_defaultlib,D:/Vivavdo2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv,incdir="../../../../TTE_Card.srcs/sources_1/bd/Clock_Block/ipshared/85a3"incdir="../../../../TTE_Card.srcs/sources_1/bd/Clock_Block/ipshared/85a3"
xpm_fifo.sv,systemverilog,xil_defaultlib,D:/Vivavdo2018/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv,incdir="../../../../TTE_Card.srcs/sources_1/bd/Clock_Block/ipshared/85a3"incdir="../../../../TTE_Card.srcs/sources_1/bd/Clock_Block/ipshared/85a3"
xpm_memory.sv,systemverilog,xil_defaultlib,D:/Vivavdo2018/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv,incdir="../../../../TTE_Card.srcs/sources_1/bd/Clock_Block/ipshared/85a3"incdir="../../../../TTE_Card.srcs/sources_1/bd/Clock_Block/ipshared/85a3"
xpm_VCOMP.vhd,vhdl,xpm,D:/Vivavdo2018/Vivado/2018.3/data/ip/xpm/xpm_VCOMP.vhd,incdir="../../../../TTE_Card.srcs/sources_1/bd/Clock_Block/ipshared/85a3"incdir="../../../../TTE_Card.srcs/sources_1/bd/Clock_Block/ipshared/85a3"
util_ds_buf.vhd,vhdl,xil_defaultlib,../../../bd/Clock_Block/ip/Clock_Block_util_ds_buf_0_0/util_ds_buf.vhd,incdir="../../../../TTE_Card.srcs/sources_1/bd/Clock_Block/ipshared/85a3"incdir="../../../../TTE_Card.srcs/sources_1/bd/Clock_Block/ipshared/85a3"
Clock_Block_util_ds_buf_0_0.vhd,vhdl,xil_defaultlib,../../../bd/Clock_Block/ip/Clock_Block_util_ds_buf_0_0/sim/Clock_Block_util_ds_buf_0_0.vhd,incdir="../../../../TTE_Card.srcs/sources_1/bd/Clock_Block/ipshared/85a3"incdir="../../../../TTE_Card.srcs/sources_1/bd/Clock_Block/ipshared/85a3"
Clock_Block_clk_wiz_0_0_clk_wiz.v,verilog,xil_defaultlib,../../../bd/Clock_Block/ip/Clock_Block_clk_wiz_0_0/Clock_Block_clk_wiz_0_0_clk_wiz.v,incdir="../../../../TTE_Card.srcs/sources_1/bd/Clock_Block/ipshared/85a3"incdir="../../../../TTE_Card.srcs/sources_1/bd/Clock_Block/ipshared/85a3"
Clock_Block_clk_wiz_0_0.v,verilog,xil_defaultlib,../../../bd/Clock_Block/ip/Clock_Block_clk_wiz_0_0/Clock_Block_clk_wiz_0_0.v,incdir="../../../../TTE_Card.srcs/sources_1/bd/Clock_Block/ipshared/85a3"incdir="../../../../TTE_Card.srcs/sources_1/bd/Clock_Block/ipshared/85a3"
Clock_Block.v,verilog,xil_defaultlib,../../../bd/Clock_Block/sim/Clock_Block.v,incdir="../../../../TTE_Card.srcs/sources_1/bd/Clock_Block/ipshared/85a3"incdir="../../../../TTE_Card.srcs/sources_1/bd/Clock_Block/ipshared/85a3"
glbl.v,Verilog,xil_defaultlib,glbl.v
