 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 20
Design : mem_system
Version: Q-2019.12-SP3
Date   : Tue May  4 15:20:12 2021
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: typical   Library: gscl45nm
Wire Load Model Mode: top

  Startpoint: stateReg[3]/state_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: c0/mem_w1/mem_reg<1><9>
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  stateReg[3]/state_reg/CLK (DFFPOSX1)                    0.00 #     0.00 r
  stateReg[3]/state_reg/Q (DFFPOSX1)                      0.10       0.10 f
  stateReg[3]/q (dff_219)                                 0.00       0.10 f
  U880/Y (INVX1)                                          0.00       0.11 r
  U881/Y (INVX1)                                          0.02       0.12 f
  U1163/Y (NAND3X1)                                       0.03       0.16 r
  U1154/Y (INVX1)                                         0.02       0.18 f
  U911/Y (AND2X2)                                         0.03       0.21 f
  U912/Y (INVX1)                                          0.00       0.21 r
  U1166/Y (NAND3X1)                                       0.01       0.22 f
  U894/Y (BUFX2)                                          0.03       0.26 f
  U1017/Y (OR2X2)                                         0.04       0.29 f
  U1171/Y (NOR3X1)                                        0.04       0.33 r
  U833/Y (AND2X2)                                         0.04       0.37 r
  U902/Y (INVX1)                                          0.02       0.39 f
  c0/enable (cache_cache_id0)                             0.00       0.39 f
  c0/U132/Y (NAND2X1)                                     0.01       0.40 r
  c0/U125/Y (INVX1)                                       0.02       0.42 f
  c0/U91/Y (AND2X2)                                       0.04       0.46 f
  c0/mem_tg/write (memc_Size5)                            0.00       0.46 f
  c0/mem_tg/U459/Y (INVX1)                                0.00       0.45 r
  c0/mem_tg/U469/Y (AND2X2)                               0.03       0.48 r
  c0/mem_tg/U815/Y (AND2X2)                               0.04       0.52 r
  c0/mem_tg/data_out<2> (memc_Size5)                      0.00       0.52 r
  c0/U11/Y (OR2X2)                                        0.04       0.56 r
  c0/U15/Y (AND2X2)                                       0.03       0.59 r
  c0/U16/Y (INVX1)                                        0.01       0.60 f
  c0/U104/Y (AND2X2)                                      0.03       0.64 f
  c0/U105/Y (INVX1)                                       0.00       0.64 r
  c0/U55/Y (OR2X2)                                        0.03       0.67 r
  c0/U56/Y (INVX1)                                        0.02       0.69 f
  c0/U133/Y (NAND3X1)                                     0.03       0.71 r
  c0/U57/Y (BUFX2)                                        0.04       0.76 r
  c0/U134/Y (OAI21X1)                                     0.02       0.78 f
  c0/U12/Y (INVX1)                                        0.00       0.78 r
  c0/U101/Y (NOR2X1)                                      0.01       0.79 f
  c0/mem_w1/write (memc_Size16_2)                         0.00       0.79 f
  c0/mem_w1/U217/Y (BUFX2)                                0.03       0.82 f
  c0/mem_w1/U1722/Y (NAND3X1)                             0.03       0.85 r
  c0/mem_w1/U214/Y (BUFX2)                                0.04       0.89 r
  c0/mem_w1/U199/Y (INVX1)                                0.02       0.91 f
  c0/mem_w1/U1723/Y (NAND3X1)                             0.03       0.94 r
  c0/mem_w1/U215/Y (BUFX2)                                0.04       0.98 r
  c0/mem_w1/U219/Y (INVX1)                                0.02       1.00 f
  c0/mem_w1/U522/Y (AND2X2)                               0.04       1.04 f
  c0/mem_w1/U426/Y (INVX4)                                0.02       1.06 r
  c0/mem_w1/U427/Y (INVX8)                                0.03       1.09 f
  c0/mem_w1/U1751/Y (MUX2X1)                              0.03       1.12 f
  c0/mem_w1/mem_reg<1><9>/D (DFFPOSX1)                    0.00       1.12 f
  data arrival time                                                  1.12

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  c0/mem_w1/mem_reg<1><9>/CLK (DFFPOSX1)                  0.00       1.00 r
  library setup time                                     -0.06       0.94
  data required time                                                 0.94
  --------------------------------------------------------------------------
  data required time                                                 0.94
  data arrival time                                                 -1.12
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.17


  Startpoint: stateReg[3]/state_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: c0/mem_w1/mem_reg<1><8>
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  stateReg[3]/state_reg/CLK (DFFPOSX1)                    0.00 #     0.00 r
  stateReg[3]/state_reg/Q (DFFPOSX1)                      0.10       0.10 f
  stateReg[3]/q (dff_219)                                 0.00       0.10 f
  U880/Y (INVX1)                                          0.00       0.11 r
  U881/Y (INVX1)                                          0.02       0.12 f
  U1163/Y (NAND3X1)                                       0.03       0.16 r
  U1154/Y (INVX1)                                         0.02       0.18 f
  U911/Y (AND2X2)                                         0.03       0.21 f
  U912/Y (INVX1)                                          0.00       0.21 r
  U1166/Y (NAND3X1)                                       0.01       0.22 f
  U894/Y (BUFX2)                                          0.03       0.26 f
  U1017/Y (OR2X2)                                         0.04       0.29 f
  U1171/Y (NOR3X1)                                        0.04       0.33 r
  U833/Y (AND2X2)                                         0.04       0.37 r
  U902/Y (INVX1)                                          0.02       0.39 f
  c0/enable (cache_cache_id0)                             0.00       0.39 f
  c0/U132/Y (NAND2X1)                                     0.01       0.40 r
  c0/U125/Y (INVX1)                                       0.02       0.42 f
  c0/U91/Y (AND2X2)                                       0.04       0.46 f
  c0/mem_tg/write (memc_Size5)                            0.00       0.46 f
  c0/mem_tg/U459/Y (INVX1)                                0.00       0.45 r
  c0/mem_tg/U469/Y (AND2X2)                               0.03       0.48 r
  c0/mem_tg/U815/Y (AND2X2)                               0.04       0.52 r
  c0/mem_tg/data_out<2> (memc_Size5)                      0.00       0.52 r
  c0/U11/Y (OR2X2)                                        0.04       0.56 r
  c0/U15/Y (AND2X2)                                       0.03       0.59 r
  c0/U16/Y (INVX1)                                        0.01       0.60 f
  c0/U104/Y (AND2X2)                                      0.03       0.64 f
  c0/U105/Y (INVX1)                                       0.00       0.64 r
  c0/U55/Y (OR2X2)                                        0.03       0.67 r
  c0/U56/Y (INVX1)                                        0.02       0.69 f
  c0/U133/Y (NAND3X1)                                     0.03       0.71 r
  c0/U57/Y (BUFX2)                                        0.04       0.76 r
  c0/U134/Y (OAI21X1)                                     0.02       0.78 f
  c0/U12/Y (INVX1)                                        0.00       0.78 r
  c0/U101/Y (NOR2X1)                                      0.01       0.79 f
  c0/mem_w1/write (memc_Size16_2)                         0.00       0.79 f
  c0/mem_w1/U217/Y (BUFX2)                                0.03       0.82 f
  c0/mem_w1/U1722/Y (NAND3X1)                             0.03       0.85 r
  c0/mem_w1/U214/Y (BUFX2)                                0.04       0.89 r
  c0/mem_w1/U199/Y (INVX1)                                0.02       0.91 f
  c0/mem_w1/U1723/Y (NAND3X1)                             0.03       0.94 r
  c0/mem_w1/U215/Y (BUFX2)                                0.04       0.98 r
  c0/mem_w1/U219/Y (INVX1)                                0.02       1.00 f
  c0/mem_w1/U522/Y (AND2X2)                               0.04       1.04 f
  c0/mem_w1/U426/Y (INVX4)                                0.02       1.06 r
  c0/mem_w1/U427/Y (INVX8)                                0.03       1.09 f
  c0/mem_w1/U1750/Y (MUX2X1)                              0.03       1.12 f
  c0/mem_w1/mem_reg<1><8>/D (DFFPOSX1)                    0.00       1.12 f
  data arrival time                                                  1.12

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  c0/mem_w1/mem_reg<1><8>/CLK (DFFPOSX1)                  0.00       1.00 r
  library setup time                                     -0.06       0.94
  data required time                                                 0.94
  --------------------------------------------------------------------------
  data required time                                                 0.94
  data arrival time                                                 -1.12
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.17


  Startpoint: stateReg[3]/state_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: c0/mem_w1/mem_reg<1><7>
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  stateReg[3]/state_reg/CLK (DFFPOSX1)                    0.00 #     0.00 r
  stateReg[3]/state_reg/Q (DFFPOSX1)                      0.10       0.10 f
  stateReg[3]/q (dff_219)                                 0.00       0.10 f
  U880/Y (INVX1)                                          0.00       0.11 r
  U881/Y (INVX1)                                          0.02       0.12 f
  U1163/Y (NAND3X1)                                       0.03       0.16 r
  U1154/Y (INVX1)                                         0.02       0.18 f
  U911/Y (AND2X2)                                         0.03       0.21 f
  U912/Y (INVX1)                                          0.00       0.21 r
  U1166/Y (NAND3X1)                                       0.01       0.22 f
  U894/Y (BUFX2)                                          0.03       0.26 f
  U1017/Y (OR2X2)                                         0.04       0.29 f
  U1171/Y (NOR3X1)                                        0.04       0.33 r
  U833/Y (AND2X2)                                         0.04       0.37 r
  U902/Y (INVX1)                                          0.02       0.39 f
  c0/enable (cache_cache_id0)                             0.00       0.39 f
  c0/U132/Y (NAND2X1)                                     0.01       0.40 r
  c0/U125/Y (INVX1)                                       0.02       0.42 f
  c0/U91/Y (AND2X2)                                       0.04       0.46 f
  c0/mem_tg/write (memc_Size5)                            0.00       0.46 f
  c0/mem_tg/U459/Y (INVX1)                                0.00       0.45 r
  c0/mem_tg/U469/Y (AND2X2)                               0.03       0.48 r
  c0/mem_tg/U815/Y (AND2X2)                               0.04       0.52 r
  c0/mem_tg/data_out<2> (memc_Size5)                      0.00       0.52 r
  c0/U11/Y (OR2X2)                                        0.04       0.56 r
  c0/U15/Y (AND2X2)                                       0.03       0.59 r
  c0/U16/Y (INVX1)                                        0.01       0.60 f
  c0/U104/Y (AND2X2)                                      0.03       0.64 f
  c0/U105/Y (INVX1)                                       0.00       0.64 r
  c0/U55/Y (OR2X2)                                        0.03       0.67 r
  c0/U56/Y (INVX1)                                        0.02       0.69 f
  c0/U133/Y (NAND3X1)                                     0.03       0.71 r
  c0/U57/Y (BUFX2)                                        0.04       0.76 r
  c0/U134/Y (OAI21X1)                                     0.02       0.78 f
  c0/U12/Y (INVX1)                                        0.00       0.78 r
  c0/U101/Y (NOR2X1)                                      0.01       0.79 f
  c0/mem_w1/write (memc_Size16_2)                         0.00       0.79 f
  c0/mem_w1/U217/Y (BUFX2)                                0.03       0.82 f
  c0/mem_w1/U1722/Y (NAND3X1)                             0.03       0.85 r
  c0/mem_w1/U214/Y (BUFX2)                                0.04       0.89 r
  c0/mem_w1/U199/Y (INVX1)                                0.02       0.91 f
  c0/mem_w1/U1723/Y (NAND3X1)                             0.03       0.94 r
  c0/mem_w1/U215/Y (BUFX2)                                0.04       0.98 r
  c0/mem_w1/U219/Y (INVX1)                                0.02       1.00 f
  c0/mem_w1/U522/Y (AND2X2)                               0.04       1.04 f
  c0/mem_w1/U426/Y (INVX4)                                0.02       1.06 r
  c0/mem_w1/U427/Y (INVX8)                                0.03       1.09 f
  c0/mem_w1/U1749/Y (MUX2X1)                              0.03       1.12 f
  c0/mem_w1/mem_reg<1><7>/D (DFFPOSX1)                    0.00       1.12 f
  data arrival time                                                  1.12

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  c0/mem_w1/mem_reg<1><7>/CLK (DFFPOSX1)                  0.00       1.00 r
  library setup time                                     -0.06       0.94
  data required time                                                 0.94
  --------------------------------------------------------------------------
  data required time                                                 0.94
  data arrival time                                                 -1.12
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.17


  Startpoint: stateReg[3]/state_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: c0/mem_w1/mem_reg<1><6>
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  stateReg[3]/state_reg/CLK (DFFPOSX1)                    0.00 #     0.00 r
  stateReg[3]/state_reg/Q (DFFPOSX1)                      0.10       0.10 f
  stateReg[3]/q (dff_219)                                 0.00       0.10 f
  U880/Y (INVX1)                                          0.00       0.11 r
  U881/Y (INVX1)                                          0.02       0.12 f
  U1163/Y (NAND3X1)                                       0.03       0.16 r
  U1154/Y (INVX1)                                         0.02       0.18 f
  U911/Y (AND2X2)                                         0.03       0.21 f
  U912/Y (INVX1)                                          0.00       0.21 r
  U1166/Y (NAND3X1)                                       0.01       0.22 f
  U894/Y (BUFX2)                                          0.03       0.26 f
  U1017/Y (OR2X2)                                         0.04       0.29 f
  U1171/Y (NOR3X1)                                        0.04       0.33 r
  U833/Y (AND2X2)                                         0.04       0.37 r
  U902/Y (INVX1)                                          0.02       0.39 f
  c0/enable (cache_cache_id0)                             0.00       0.39 f
  c0/U132/Y (NAND2X1)                                     0.01       0.40 r
  c0/U125/Y (INVX1)                                       0.02       0.42 f
  c0/U91/Y (AND2X2)                                       0.04       0.46 f
  c0/mem_tg/write (memc_Size5)                            0.00       0.46 f
  c0/mem_tg/U459/Y (INVX1)                                0.00       0.45 r
  c0/mem_tg/U469/Y (AND2X2)                               0.03       0.48 r
  c0/mem_tg/U815/Y (AND2X2)                               0.04       0.52 r
  c0/mem_tg/data_out<2> (memc_Size5)                      0.00       0.52 r
  c0/U11/Y (OR2X2)                                        0.04       0.56 r
  c0/U15/Y (AND2X2)                                       0.03       0.59 r
  c0/U16/Y (INVX1)                                        0.01       0.60 f
  c0/U104/Y (AND2X2)                                      0.03       0.64 f
  c0/U105/Y (INVX1)                                       0.00       0.64 r
  c0/U55/Y (OR2X2)                                        0.03       0.67 r
  c0/U56/Y (INVX1)                                        0.02       0.69 f
  c0/U133/Y (NAND3X1)                                     0.03       0.71 r
  c0/U57/Y (BUFX2)                                        0.04       0.76 r
  c0/U134/Y (OAI21X1)                                     0.02       0.78 f
  c0/U12/Y (INVX1)                                        0.00       0.78 r
  c0/U101/Y (NOR2X1)                                      0.01       0.79 f
  c0/mem_w1/write (memc_Size16_2)                         0.00       0.79 f
  c0/mem_w1/U217/Y (BUFX2)                                0.03       0.82 f
  c0/mem_w1/U1722/Y (NAND3X1)                             0.03       0.85 r
  c0/mem_w1/U214/Y (BUFX2)                                0.04       0.89 r
  c0/mem_w1/U199/Y (INVX1)                                0.02       0.91 f
  c0/mem_w1/U1723/Y (NAND3X1)                             0.03       0.94 r
  c0/mem_w1/U215/Y (BUFX2)                                0.04       0.98 r
  c0/mem_w1/U219/Y (INVX1)                                0.02       1.00 f
  c0/mem_w1/U522/Y (AND2X2)                               0.04       1.04 f
  c0/mem_w1/U426/Y (INVX4)                                0.02       1.06 r
  c0/mem_w1/U427/Y (INVX8)                                0.03       1.09 f
  c0/mem_w1/U1748/Y (MUX2X1)                              0.03       1.12 f
  c0/mem_w1/mem_reg<1><6>/D (DFFPOSX1)                    0.00       1.12 f
  data arrival time                                                  1.12

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  c0/mem_w1/mem_reg<1><6>/CLK (DFFPOSX1)                  0.00       1.00 r
  library setup time                                     -0.06       0.94
  data required time                                                 0.94
  --------------------------------------------------------------------------
  data required time                                                 0.94
  data arrival time                                                 -1.12
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.17


  Startpoint: stateReg[3]/state_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: c0/mem_w1/mem_reg<1><5>
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  stateReg[3]/state_reg/CLK (DFFPOSX1)                    0.00 #     0.00 r
  stateReg[3]/state_reg/Q (DFFPOSX1)                      0.10       0.10 f
  stateReg[3]/q (dff_219)                                 0.00       0.10 f
  U880/Y (INVX1)                                          0.00       0.11 r
  U881/Y (INVX1)                                          0.02       0.12 f
  U1163/Y (NAND3X1)                                       0.03       0.16 r
  U1154/Y (INVX1)                                         0.02       0.18 f
  U911/Y (AND2X2)                                         0.03       0.21 f
  U912/Y (INVX1)                                          0.00       0.21 r
  U1166/Y (NAND3X1)                                       0.01       0.22 f
  U894/Y (BUFX2)                                          0.03       0.26 f
  U1017/Y (OR2X2)                                         0.04       0.29 f
  U1171/Y (NOR3X1)                                        0.04       0.33 r
  U833/Y (AND2X2)                                         0.04       0.37 r
  U902/Y (INVX1)                                          0.02       0.39 f
  c0/enable (cache_cache_id0)                             0.00       0.39 f
  c0/U132/Y (NAND2X1)                                     0.01       0.40 r
  c0/U125/Y (INVX1)                                       0.02       0.42 f
  c0/U91/Y (AND2X2)                                       0.04       0.46 f
  c0/mem_tg/write (memc_Size5)                            0.00       0.46 f
  c0/mem_tg/U459/Y (INVX1)                                0.00       0.45 r
  c0/mem_tg/U469/Y (AND2X2)                               0.03       0.48 r
  c0/mem_tg/U815/Y (AND2X2)                               0.04       0.52 r
  c0/mem_tg/data_out<2> (memc_Size5)                      0.00       0.52 r
  c0/U11/Y (OR2X2)                                        0.04       0.56 r
  c0/U15/Y (AND2X2)                                       0.03       0.59 r
  c0/U16/Y (INVX1)                                        0.01       0.60 f
  c0/U104/Y (AND2X2)                                      0.03       0.64 f
  c0/U105/Y (INVX1)                                       0.00       0.64 r
  c0/U55/Y (OR2X2)                                        0.03       0.67 r
  c0/U56/Y (INVX1)                                        0.02       0.69 f
  c0/U133/Y (NAND3X1)                                     0.03       0.71 r
  c0/U57/Y (BUFX2)                                        0.04       0.76 r
  c0/U134/Y (OAI21X1)                                     0.02       0.78 f
  c0/U12/Y (INVX1)                                        0.00       0.78 r
  c0/U101/Y (NOR2X1)                                      0.01       0.79 f
  c0/mem_w1/write (memc_Size16_2)                         0.00       0.79 f
  c0/mem_w1/U217/Y (BUFX2)                                0.03       0.82 f
  c0/mem_w1/U1722/Y (NAND3X1)                             0.03       0.85 r
  c0/mem_w1/U214/Y (BUFX2)                                0.04       0.89 r
  c0/mem_w1/U199/Y (INVX1)                                0.02       0.91 f
  c0/mem_w1/U1723/Y (NAND3X1)                             0.03       0.94 r
  c0/mem_w1/U215/Y (BUFX2)                                0.04       0.98 r
  c0/mem_w1/U219/Y (INVX1)                                0.02       1.00 f
  c0/mem_w1/U522/Y (AND2X2)                               0.04       1.04 f
  c0/mem_w1/U426/Y (INVX4)                                0.02       1.06 r
  c0/mem_w1/U427/Y (INVX8)                                0.03       1.09 f
  c0/mem_w1/U1747/Y (MUX2X1)                              0.03       1.12 f
  c0/mem_w1/mem_reg<1><5>/D (DFFPOSX1)                    0.00       1.12 f
  data arrival time                                                  1.12

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  c0/mem_w1/mem_reg<1><5>/CLK (DFFPOSX1)                  0.00       1.00 r
  library setup time                                     -0.06       0.94
  data required time                                                 0.94
  --------------------------------------------------------------------------
  data required time                                                 0.94
  data arrival time                                                 -1.12
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.17


  Startpoint: stateReg[3]/state_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: c0/mem_w1/mem_reg<1><4>
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  stateReg[3]/state_reg/CLK (DFFPOSX1)                    0.00 #     0.00 r
  stateReg[3]/state_reg/Q (DFFPOSX1)                      0.10       0.10 f
  stateReg[3]/q (dff_219)                                 0.00       0.10 f
  U880/Y (INVX1)                                          0.00       0.11 r
  U881/Y (INVX1)                                          0.02       0.12 f
  U1163/Y (NAND3X1)                                       0.03       0.16 r
  U1154/Y (INVX1)                                         0.02       0.18 f
  U911/Y (AND2X2)                                         0.03       0.21 f
  U912/Y (INVX1)                                          0.00       0.21 r
  U1166/Y (NAND3X1)                                       0.01       0.22 f
  U894/Y (BUFX2)                                          0.03       0.26 f
  U1017/Y (OR2X2)                                         0.04       0.29 f
  U1171/Y (NOR3X1)                                        0.04       0.33 r
  U833/Y (AND2X2)                                         0.04       0.37 r
  U902/Y (INVX1)                                          0.02       0.39 f
  c0/enable (cache_cache_id0)                             0.00       0.39 f
  c0/U132/Y (NAND2X1)                                     0.01       0.40 r
  c0/U125/Y (INVX1)                                       0.02       0.42 f
  c0/U91/Y (AND2X2)                                       0.04       0.46 f
  c0/mem_tg/write (memc_Size5)                            0.00       0.46 f
  c0/mem_tg/U459/Y (INVX1)                                0.00       0.45 r
  c0/mem_tg/U469/Y (AND2X2)                               0.03       0.48 r
  c0/mem_tg/U815/Y (AND2X2)                               0.04       0.52 r
  c0/mem_tg/data_out<2> (memc_Size5)                      0.00       0.52 r
  c0/U11/Y (OR2X2)                                        0.04       0.56 r
  c0/U15/Y (AND2X2)                                       0.03       0.59 r
  c0/U16/Y (INVX1)                                        0.01       0.60 f
  c0/U104/Y (AND2X2)                                      0.03       0.64 f
  c0/U105/Y (INVX1)                                       0.00       0.64 r
  c0/U55/Y (OR2X2)                                        0.03       0.67 r
  c0/U56/Y (INVX1)                                        0.02       0.69 f
  c0/U133/Y (NAND3X1)                                     0.03       0.71 r
  c0/U57/Y (BUFX2)                                        0.04       0.76 r
  c0/U134/Y (OAI21X1)                                     0.02       0.78 f
  c0/U12/Y (INVX1)                                        0.00       0.78 r
  c0/U101/Y (NOR2X1)                                      0.01       0.79 f
  c0/mem_w1/write (memc_Size16_2)                         0.00       0.79 f
  c0/mem_w1/U217/Y (BUFX2)                                0.03       0.82 f
  c0/mem_w1/U1722/Y (NAND3X1)                             0.03       0.85 r
  c0/mem_w1/U214/Y (BUFX2)                                0.04       0.89 r
  c0/mem_w1/U199/Y (INVX1)                                0.02       0.91 f
  c0/mem_w1/U1723/Y (NAND3X1)                             0.03       0.94 r
  c0/mem_w1/U215/Y (BUFX2)                                0.04       0.98 r
  c0/mem_w1/U219/Y (INVX1)                                0.02       1.00 f
  c0/mem_w1/U522/Y (AND2X2)                               0.04       1.04 f
  c0/mem_w1/U426/Y (INVX4)                                0.02       1.06 r
  c0/mem_w1/U427/Y (INVX8)                                0.03       1.09 f
  c0/mem_w1/U1746/Y (MUX2X1)                              0.03       1.12 f
  c0/mem_w1/mem_reg<1><4>/D (DFFPOSX1)                    0.00       1.12 f
  data arrival time                                                  1.12

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  c0/mem_w1/mem_reg<1><4>/CLK (DFFPOSX1)                  0.00       1.00 r
  library setup time                                     -0.06       0.94
  data required time                                                 0.94
  --------------------------------------------------------------------------
  data required time                                                 0.94
  data arrival time                                                 -1.12
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.17


  Startpoint: stateReg[3]/state_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: c0/mem_w1/mem_reg<1><2>
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  stateReg[3]/state_reg/CLK (DFFPOSX1)                    0.00 #     0.00 r
  stateReg[3]/state_reg/Q (DFFPOSX1)                      0.10       0.10 f
  stateReg[3]/q (dff_219)                                 0.00       0.10 f
  U880/Y (INVX1)                                          0.00       0.11 r
  U881/Y (INVX1)                                          0.02       0.12 f
  U1163/Y (NAND3X1)                                       0.03       0.16 r
  U1154/Y (INVX1)                                         0.02       0.18 f
  U911/Y (AND2X2)                                         0.03       0.21 f
  U912/Y (INVX1)                                          0.00       0.21 r
  U1166/Y (NAND3X1)                                       0.01       0.22 f
  U894/Y (BUFX2)                                          0.03       0.26 f
  U1017/Y (OR2X2)                                         0.04       0.29 f
  U1171/Y (NOR3X1)                                        0.04       0.33 r
  U833/Y (AND2X2)                                         0.04       0.37 r
  U902/Y (INVX1)                                          0.02       0.39 f
  c0/enable (cache_cache_id0)                             0.00       0.39 f
  c0/U132/Y (NAND2X1)                                     0.01       0.40 r
  c0/U125/Y (INVX1)                                       0.02       0.42 f
  c0/U91/Y (AND2X2)                                       0.04       0.46 f
  c0/mem_tg/write (memc_Size5)                            0.00       0.46 f
  c0/mem_tg/U459/Y (INVX1)                                0.00       0.45 r
  c0/mem_tg/U469/Y (AND2X2)                               0.03       0.48 r
  c0/mem_tg/U815/Y (AND2X2)                               0.04       0.52 r
  c0/mem_tg/data_out<2> (memc_Size5)                      0.00       0.52 r
  c0/U11/Y (OR2X2)                                        0.04       0.56 r
  c0/U15/Y (AND2X2)                                       0.03       0.59 r
  c0/U16/Y (INVX1)                                        0.01       0.60 f
  c0/U104/Y (AND2X2)                                      0.03       0.64 f
  c0/U105/Y (INVX1)                                       0.00       0.64 r
  c0/U55/Y (OR2X2)                                        0.03       0.67 r
  c0/U56/Y (INVX1)                                        0.02       0.69 f
  c0/U133/Y (NAND3X1)                                     0.03       0.71 r
  c0/U57/Y (BUFX2)                                        0.04       0.76 r
  c0/U134/Y (OAI21X1)                                     0.02       0.78 f
  c0/U12/Y (INVX1)                                        0.00       0.78 r
  c0/U101/Y (NOR2X1)                                      0.01       0.79 f
  c0/mem_w1/write (memc_Size16_2)                         0.00       0.79 f
  c0/mem_w1/U217/Y (BUFX2)                                0.03       0.82 f
  c0/mem_w1/U1722/Y (NAND3X1)                             0.03       0.85 r
  c0/mem_w1/U214/Y (BUFX2)                                0.04       0.89 r
  c0/mem_w1/U199/Y (INVX1)                                0.02       0.91 f
  c0/mem_w1/U1723/Y (NAND3X1)                             0.03       0.94 r
  c0/mem_w1/U215/Y (BUFX2)                                0.04       0.98 r
  c0/mem_w1/U219/Y (INVX1)                                0.02       1.00 f
  c0/mem_w1/U522/Y (AND2X2)                               0.04       1.04 f
  c0/mem_w1/U426/Y (INVX4)                                0.02       1.06 r
  c0/mem_w1/U427/Y (INVX8)                                0.03       1.09 f
  c0/mem_w1/U1744/Y (MUX2X1)                              0.03       1.12 f
  c0/mem_w1/mem_reg<1><2>/D (DFFPOSX1)                    0.00       1.12 f
  data arrival time                                                  1.12

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  c0/mem_w1/mem_reg<1><2>/CLK (DFFPOSX1)                  0.00       1.00 r
  library setup time                                     -0.06       0.94
  data required time                                                 0.94
  --------------------------------------------------------------------------
  data required time                                                 0.94
  data arrival time                                                 -1.12
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.17


  Startpoint: stateReg[3]/state_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: c0/mem_w1/mem_reg<1><1>
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  stateReg[3]/state_reg/CLK (DFFPOSX1)                    0.00 #     0.00 r
  stateReg[3]/state_reg/Q (DFFPOSX1)                      0.10       0.10 f
  stateReg[3]/q (dff_219)                                 0.00       0.10 f
  U880/Y (INVX1)                                          0.00       0.11 r
  U881/Y (INVX1)                                          0.02       0.12 f
  U1163/Y (NAND3X1)                                       0.03       0.16 r
  U1154/Y (INVX1)                                         0.02       0.18 f
  U911/Y (AND2X2)                                         0.03       0.21 f
  U912/Y (INVX1)                                          0.00       0.21 r
  U1166/Y (NAND3X1)                                       0.01       0.22 f
  U894/Y (BUFX2)                                          0.03       0.26 f
  U1017/Y (OR2X2)                                         0.04       0.29 f
  U1171/Y (NOR3X1)                                        0.04       0.33 r
  U833/Y (AND2X2)                                         0.04       0.37 r
  U902/Y (INVX1)                                          0.02       0.39 f
  c0/enable (cache_cache_id0)                             0.00       0.39 f
  c0/U132/Y (NAND2X1)                                     0.01       0.40 r
  c0/U125/Y (INVX1)                                       0.02       0.42 f
  c0/U91/Y (AND2X2)                                       0.04       0.46 f
  c0/mem_tg/write (memc_Size5)                            0.00       0.46 f
  c0/mem_tg/U459/Y (INVX1)                                0.00       0.45 r
  c0/mem_tg/U469/Y (AND2X2)                               0.03       0.48 r
  c0/mem_tg/U815/Y (AND2X2)                               0.04       0.52 r
  c0/mem_tg/data_out<2> (memc_Size5)                      0.00       0.52 r
  c0/U11/Y (OR2X2)                                        0.04       0.56 r
  c0/U15/Y (AND2X2)                                       0.03       0.59 r
  c0/U16/Y (INVX1)                                        0.01       0.60 f
  c0/U104/Y (AND2X2)                                      0.03       0.64 f
  c0/U105/Y (INVX1)                                       0.00       0.64 r
  c0/U55/Y (OR2X2)                                        0.03       0.67 r
  c0/U56/Y (INVX1)                                        0.02       0.69 f
  c0/U133/Y (NAND3X1)                                     0.03       0.71 r
  c0/U57/Y (BUFX2)                                        0.04       0.76 r
  c0/U134/Y (OAI21X1)                                     0.02       0.78 f
  c0/U12/Y (INVX1)                                        0.00       0.78 r
  c0/U101/Y (NOR2X1)                                      0.01       0.79 f
  c0/mem_w1/write (memc_Size16_2)                         0.00       0.79 f
  c0/mem_w1/U217/Y (BUFX2)                                0.03       0.82 f
  c0/mem_w1/U1722/Y (NAND3X1)                             0.03       0.85 r
  c0/mem_w1/U214/Y (BUFX2)                                0.04       0.89 r
  c0/mem_w1/U199/Y (INVX1)                                0.02       0.91 f
  c0/mem_w1/U1723/Y (NAND3X1)                             0.03       0.94 r
  c0/mem_w1/U215/Y (BUFX2)                                0.04       0.98 r
  c0/mem_w1/U219/Y (INVX1)                                0.02       1.00 f
  c0/mem_w1/U522/Y (AND2X2)                               0.04       1.04 f
  c0/mem_w1/U426/Y (INVX4)                                0.02       1.06 r
  c0/mem_w1/U427/Y (INVX8)                                0.03       1.09 f
  c0/mem_w1/U1743/Y (MUX2X1)                              0.03       1.12 f
  c0/mem_w1/mem_reg<1><1>/D (DFFPOSX1)                    0.00       1.12 f
  data arrival time                                                  1.12

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  c0/mem_w1/mem_reg<1><1>/CLK (DFFPOSX1)                  0.00       1.00 r
  library setup time                                     -0.06       0.94
  data required time                                                 0.94
  --------------------------------------------------------------------------
  data required time                                                 0.94
  data arrival time                                                 -1.12
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.17


  Startpoint: stateReg[3]/state_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: c0/mem_w1/mem_reg<0><14>
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  stateReg[3]/state_reg/CLK (DFFPOSX1)                    0.00 #     0.00 r
  stateReg[3]/state_reg/Q (DFFPOSX1)                      0.10       0.10 f
  stateReg[3]/q (dff_219)                                 0.00       0.10 f
  U880/Y (INVX1)                                          0.00       0.11 r
  U881/Y (INVX1)                                          0.02       0.12 f
  U1163/Y (NAND3X1)                                       0.03       0.16 r
  U1154/Y (INVX1)                                         0.02       0.18 f
  U911/Y (AND2X2)                                         0.03       0.21 f
  U912/Y (INVX1)                                          0.00       0.21 r
  U1166/Y (NAND3X1)                                       0.01       0.22 f
  U894/Y (BUFX2)                                          0.03       0.26 f
  U1017/Y (OR2X2)                                         0.04       0.29 f
  U1171/Y (NOR3X1)                                        0.04       0.33 r
  U833/Y (AND2X2)                                         0.04       0.37 r
  U902/Y (INVX1)                                          0.02       0.39 f
  c0/enable (cache_cache_id0)                             0.00       0.39 f
  c0/U132/Y (NAND2X1)                                     0.01       0.40 r
  c0/U125/Y (INVX1)                                       0.02       0.42 f
  c0/U91/Y (AND2X2)                                       0.04       0.46 f
  c0/mem_tg/write (memc_Size5)                            0.00       0.46 f
  c0/mem_tg/U459/Y (INVX1)                                0.00       0.45 r
  c0/mem_tg/U469/Y (AND2X2)                               0.03       0.48 r
  c0/mem_tg/U815/Y (AND2X2)                               0.04       0.52 r
  c0/mem_tg/data_out<2> (memc_Size5)                      0.00       0.52 r
  c0/U11/Y (OR2X2)                                        0.04       0.56 r
  c0/U15/Y (AND2X2)                                       0.03       0.59 r
  c0/U16/Y (INVX1)                                        0.01       0.60 f
  c0/U104/Y (AND2X2)                                      0.03       0.64 f
  c0/U105/Y (INVX1)                                       0.00       0.64 r
  c0/U55/Y (OR2X2)                                        0.03       0.67 r
  c0/U56/Y (INVX1)                                        0.02       0.69 f
  c0/U133/Y (NAND3X1)                                     0.03       0.71 r
  c0/U57/Y (BUFX2)                                        0.04       0.76 r
  c0/U134/Y (OAI21X1)                                     0.02       0.78 f
  c0/U12/Y (INVX1)                                        0.00       0.78 r
  c0/U101/Y (NOR2X1)                                      0.01       0.79 f
  c0/mem_w1/write (memc_Size16_2)                         0.00       0.79 f
  c0/mem_w1/U217/Y (BUFX2)                                0.03       0.82 f
  c0/mem_w1/U1722/Y (NAND3X1)                             0.03       0.85 r
  c0/mem_w1/U214/Y (BUFX2)                                0.04       0.89 r
  c0/mem_w1/U199/Y (INVX1)                                0.02       0.91 f
  c0/mem_w1/U1723/Y (NAND3X1)                             0.03       0.94 r
  c0/mem_w1/U215/Y (BUFX2)                                0.04       0.98 r
  c0/mem_w1/U207/Y (INVX1)                                0.02       1.00 f
  c0/mem_w1/U521/Y (AND2X2)                               0.04       1.04 f
  c0/mem_w1/U178/Y (INVX4)                                0.02       1.06 r
  c0/mem_w1/U425/Y (INVX8)                                0.03       1.09 f
  c0/mem_w1/U1739/Y (MUX2X1)                              0.03       1.12 f
  c0/mem_w1/mem_reg<0><14>/D (DFFPOSX1)                   0.00       1.12 f
  data arrival time                                                  1.12

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  c0/mem_w1/mem_reg<0><14>/CLK (DFFPOSX1)                 0.00       1.00 r
  library setup time                                     -0.06       0.94
  data required time                                                 0.94
  --------------------------------------------------------------------------
  data required time                                                 0.94
  data arrival time                                                 -1.12
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.17


  Startpoint: stateReg[3]/state_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: c0/mem_w1/mem_reg<0><13>
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  stateReg[3]/state_reg/CLK (DFFPOSX1)                    0.00 #     0.00 r
  stateReg[3]/state_reg/Q (DFFPOSX1)                      0.10       0.10 f
  stateReg[3]/q (dff_219)                                 0.00       0.10 f
  U880/Y (INVX1)                                          0.00       0.11 r
  U881/Y (INVX1)                                          0.02       0.12 f
  U1163/Y (NAND3X1)                                       0.03       0.16 r
  U1154/Y (INVX1)                                         0.02       0.18 f
  U911/Y (AND2X2)                                         0.03       0.21 f
  U912/Y (INVX1)                                          0.00       0.21 r
  U1166/Y (NAND3X1)                                       0.01       0.22 f
  U894/Y (BUFX2)                                          0.03       0.26 f
  U1017/Y (OR2X2)                                         0.04       0.29 f
  U1171/Y (NOR3X1)                                        0.04       0.33 r
  U833/Y (AND2X2)                                         0.04       0.37 r
  U902/Y (INVX1)                                          0.02       0.39 f
  c0/enable (cache_cache_id0)                             0.00       0.39 f
  c0/U132/Y (NAND2X1)                                     0.01       0.40 r
  c0/U125/Y (INVX1)                                       0.02       0.42 f
  c0/U91/Y (AND2X2)                                       0.04       0.46 f
  c0/mem_tg/write (memc_Size5)                            0.00       0.46 f
  c0/mem_tg/U459/Y (INVX1)                                0.00       0.45 r
  c0/mem_tg/U469/Y (AND2X2)                               0.03       0.48 r
  c0/mem_tg/U815/Y (AND2X2)                               0.04       0.52 r
  c0/mem_tg/data_out<2> (memc_Size5)                      0.00       0.52 r
  c0/U11/Y (OR2X2)                                        0.04       0.56 r
  c0/U15/Y (AND2X2)                                       0.03       0.59 r
  c0/U16/Y (INVX1)                                        0.01       0.60 f
  c0/U104/Y (AND2X2)                                      0.03       0.64 f
  c0/U105/Y (INVX1)                                       0.00       0.64 r
  c0/U55/Y (OR2X2)                                        0.03       0.67 r
  c0/U56/Y (INVX1)                                        0.02       0.69 f
  c0/U133/Y (NAND3X1)                                     0.03       0.71 r
  c0/U57/Y (BUFX2)                                        0.04       0.76 r
  c0/U134/Y (OAI21X1)                                     0.02       0.78 f
  c0/U12/Y (INVX1)                                        0.00       0.78 r
  c0/U101/Y (NOR2X1)                                      0.01       0.79 f
  c0/mem_w1/write (memc_Size16_2)                         0.00       0.79 f
  c0/mem_w1/U217/Y (BUFX2)                                0.03       0.82 f
  c0/mem_w1/U1722/Y (NAND3X1)                             0.03       0.85 r
  c0/mem_w1/U214/Y (BUFX2)                                0.04       0.89 r
  c0/mem_w1/U199/Y (INVX1)                                0.02       0.91 f
  c0/mem_w1/U1723/Y (NAND3X1)                             0.03       0.94 r
  c0/mem_w1/U215/Y (BUFX2)                                0.04       0.98 r
  c0/mem_w1/U207/Y (INVX1)                                0.02       1.00 f
  c0/mem_w1/U521/Y (AND2X2)                               0.04       1.04 f
  c0/mem_w1/U178/Y (INVX4)                                0.02       1.06 r
  c0/mem_w1/U425/Y (INVX8)                                0.03       1.09 f
  c0/mem_w1/U1738/Y (MUX2X1)                              0.03       1.12 f
  c0/mem_w1/mem_reg<0><13>/D (DFFPOSX1)                   0.00       1.12 f
  data arrival time                                                  1.12

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  c0/mem_w1/mem_reg<0><13>/CLK (DFFPOSX1)                 0.00       1.00 r
  library setup time                                     -0.06       0.94
  data required time                                                 0.94
  --------------------------------------------------------------------------
  data required time                                                 0.94
  data arrival time                                                 -1.12
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.17


  Startpoint: stateReg[3]/state_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: c0/mem_w1/mem_reg<0><12>
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  stateReg[3]/state_reg/CLK (DFFPOSX1)                    0.00 #     0.00 r
  stateReg[3]/state_reg/Q (DFFPOSX1)                      0.10       0.10 f
  stateReg[3]/q (dff_219)                                 0.00       0.10 f
  U880/Y (INVX1)                                          0.00       0.11 r
  U881/Y (INVX1)                                          0.02       0.12 f
  U1163/Y (NAND3X1)                                       0.03       0.16 r
  U1154/Y (INVX1)                                         0.02       0.18 f
  U911/Y (AND2X2)                                         0.03       0.21 f
  U912/Y (INVX1)                                          0.00       0.21 r
  U1166/Y (NAND3X1)                                       0.01       0.22 f
  U894/Y (BUFX2)                                          0.03       0.26 f
  U1017/Y (OR2X2)                                         0.04       0.29 f
  U1171/Y (NOR3X1)                                        0.04       0.33 r
  U833/Y (AND2X2)                                         0.04       0.37 r
  U902/Y (INVX1)                                          0.02       0.39 f
  c0/enable (cache_cache_id0)                             0.00       0.39 f
  c0/U132/Y (NAND2X1)                                     0.01       0.40 r
  c0/U125/Y (INVX1)                                       0.02       0.42 f
  c0/U91/Y (AND2X2)                                       0.04       0.46 f
  c0/mem_tg/write (memc_Size5)                            0.00       0.46 f
  c0/mem_tg/U459/Y (INVX1)                                0.00       0.45 r
  c0/mem_tg/U469/Y (AND2X2)                               0.03       0.48 r
  c0/mem_tg/U815/Y (AND2X2)                               0.04       0.52 r
  c0/mem_tg/data_out<2> (memc_Size5)                      0.00       0.52 r
  c0/U11/Y (OR2X2)                                        0.04       0.56 r
  c0/U15/Y (AND2X2)                                       0.03       0.59 r
  c0/U16/Y (INVX1)                                        0.01       0.60 f
  c0/U104/Y (AND2X2)                                      0.03       0.64 f
  c0/U105/Y (INVX1)                                       0.00       0.64 r
  c0/U55/Y (OR2X2)                                        0.03       0.67 r
  c0/U56/Y (INVX1)                                        0.02       0.69 f
  c0/U133/Y (NAND3X1)                                     0.03       0.71 r
  c0/U57/Y (BUFX2)                                        0.04       0.76 r
  c0/U134/Y (OAI21X1)                                     0.02       0.78 f
  c0/U12/Y (INVX1)                                        0.00       0.78 r
  c0/U101/Y (NOR2X1)                                      0.01       0.79 f
  c0/mem_w1/write (memc_Size16_2)                         0.00       0.79 f
  c0/mem_w1/U217/Y (BUFX2)                                0.03       0.82 f
  c0/mem_w1/U1722/Y (NAND3X1)                             0.03       0.85 r
  c0/mem_w1/U214/Y (BUFX2)                                0.04       0.89 r
  c0/mem_w1/U199/Y (INVX1)                                0.02       0.91 f
  c0/mem_w1/U1723/Y (NAND3X1)                             0.03       0.94 r
  c0/mem_w1/U215/Y (BUFX2)                                0.04       0.98 r
  c0/mem_w1/U207/Y (INVX1)                                0.02       1.00 f
  c0/mem_w1/U521/Y (AND2X2)                               0.04       1.04 f
  c0/mem_w1/U178/Y (INVX4)                                0.02       1.06 r
  c0/mem_w1/U425/Y (INVX8)                                0.03       1.09 f
  c0/mem_w1/U1737/Y (MUX2X1)                              0.03       1.12 f
  c0/mem_w1/mem_reg<0><12>/D (DFFPOSX1)                   0.00       1.12 f
  data arrival time                                                  1.12

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  c0/mem_w1/mem_reg<0><12>/CLK (DFFPOSX1)                 0.00       1.00 r
  library setup time                                     -0.06       0.94
  data required time                                                 0.94
  --------------------------------------------------------------------------
  data required time                                                 0.94
  data arrival time                                                 -1.12
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.17


  Startpoint: stateReg[3]/state_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: c0/mem_w1/mem_reg<0><11>
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  stateReg[3]/state_reg/CLK (DFFPOSX1)                    0.00 #     0.00 r
  stateReg[3]/state_reg/Q (DFFPOSX1)                      0.10       0.10 f
  stateReg[3]/q (dff_219)                                 0.00       0.10 f
  U880/Y (INVX1)                                          0.00       0.11 r
  U881/Y (INVX1)                                          0.02       0.12 f
  U1163/Y (NAND3X1)                                       0.03       0.16 r
  U1154/Y (INVX1)                                         0.02       0.18 f
  U911/Y (AND2X2)                                         0.03       0.21 f
  U912/Y (INVX1)                                          0.00       0.21 r
  U1166/Y (NAND3X1)                                       0.01       0.22 f
  U894/Y (BUFX2)                                          0.03       0.26 f
  U1017/Y (OR2X2)                                         0.04       0.29 f
  U1171/Y (NOR3X1)                                        0.04       0.33 r
  U833/Y (AND2X2)                                         0.04       0.37 r
  U902/Y (INVX1)                                          0.02       0.39 f
  c0/enable (cache_cache_id0)                             0.00       0.39 f
  c0/U132/Y (NAND2X1)                                     0.01       0.40 r
  c0/U125/Y (INVX1)                                       0.02       0.42 f
  c0/U91/Y (AND2X2)                                       0.04       0.46 f
  c0/mem_tg/write (memc_Size5)                            0.00       0.46 f
  c0/mem_tg/U459/Y (INVX1)                                0.00       0.45 r
  c0/mem_tg/U469/Y (AND2X2)                               0.03       0.48 r
  c0/mem_tg/U815/Y (AND2X2)                               0.04       0.52 r
  c0/mem_tg/data_out<2> (memc_Size5)                      0.00       0.52 r
  c0/U11/Y (OR2X2)                                        0.04       0.56 r
  c0/U15/Y (AND2X2)                                       0.03       0.59 r
  c0/U16/Y (INVX1)                                        0.01       0.60 f
  c0/U104/Y (AND2X2)                                      0.03       0.64 f
  c0/U105/Y (INVX1)                                       0.00       0.64 r
  c0/U55/Y (OR2X2)                                        0.03       0.67 r
  c0/U56/Y (INVX1)                                        0.02       0.69 f
  c0/U133/Y (NAND3X1)                                     0.03       0.71 r
  c0/U57/Y (BUFX2)                                        0.04       0.76 r
  c0/U134/Y (OAI21X1)                                     0.02       0.78 f
  c0/U12/Y (INVX1)                                        0.00       0.78 r
  c0/U101/Y (NOR2X1)                                      0.01       0.79 f
  c0/mem_w1/write (memc_Size16_2)                         0.00       0.79 f
  c0/mem_w1/U217/Y (BUFX2)                                0.03       0.82 f
  c0/mem_w1/U1722/Y (NAND3X1)                             0.03       0.85 r
  c0/mem_w1/U214/Y (BUFX2)                                0.04       0.89 r
  c0/mem_w1/U199/Y (INVX1)                                0.02       0.91 f
  c0/mem_w1/U1723/Y (NAND3X1)                             0.03       0.94 r
  c0/mem_w1/U215/Y (BUFX2)                                0.04       0.98 r
  c0/mem_w1/U207/Y (INVX1)                                0.02       1.00 f
  c0/mem_w1/U521/Y (AND2X2)                               0.04       1.04 f
  c0/mem_w1/U178/Y (INVX4)                                0.02       1.06 r
  c0/mem_w1/U425/Y (INVX8)                                0.03       1.09 f
  c0/mem_w1/U1736/Y (MUX2X1)                              0.03       1.12 f
  c0/mem_w1/mem_reg<0><11>/D (DFFPOSX1)                   0.00       1.12 f
  data arrival time                                                  1.12

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  c0/mem_w1/mem_reg<0><11>/CLK (DFFPOSX1)                 0.00       1.00 r
  library setup time                                     -0.06       0.94
  data required time                                                 0.94
  --------------------------------------------------------------------------
  data required time                                                 0.94
  data arrival time                                                 -1.12
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.17


  Startpoint: stateReg[3]/state_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: c0/mem_w1/mem_reg<0><10>
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  stateReg[3]/state_reg/CLK (DFFPOSX1)                    0.00 #     0.00 r
  stateReg[3]/state_reg/Q (DFFPOSX1)                      0.10       0.10 f
  stateReg[3]/q (dff_219)                                 0.00       0.10 f
  U880/Y (INVX1)                                          0.00       0.11 r
  U881/Y (INVX1)                                          0.02       0.12 f
  U1163/Y (NAND3X1)                                       0.03       0.16 r
  U1154/Y (INVX1)                                         0.02       0.18 f
  U911/Y (AND2X2)                                         0.03       0.21 f
  U912/Y (INVX1)                                          0.00       0.21 r
  U1166/Y (NAND3X1)                                       0.01       0.22 f
  U894/Y (BUFX2)                                          0.03       0.26 f
  U1017/Y (OR2X2)                                         0.04       0.29 f
  U1171/Y (NOR3X1)                                        0.04       0.33 r
  U833/Y (AND2X2)                                         0.04       0.37 r
  U902/Y (INVX1)                                          0.02       0.39 f
  c0/enable (cache_cache_id0)                             0.00       0.39 f
  c0/U132/Y (NAND2X1)                                     0.01       0.40 r
  c0/U125/Y (INVX1)                                       0.02       0.42 f
  c0/U91/Y (AND2X2)                                       0.04       0.46 f
  c0/mem_tg/write (memc_Size5)                            0.00       0.46 f
  c0/mem_tg/U459/Y (INVX1)                                0.00       0.45 r
  c0/mem_tg/U469/Y (AND2X2)                               0.03       0.48 r
  c0/mem_tg/U815/Y (AND2X2)                               0.04       0.52 r
  c0/mem_tg/data_out<2> (memc_Size5)                      0.00       0.52 r
  c0/U11/Y (OR2X2)                                        0.04       0.56 r
  c0/U15/Y (AND2X2)                                       0.03       0.59 r
  c0/U16/Y (INVX1)                                        0.01       0.60 f
  c0/U104/Y (AND2X2)                                      0.03       0.64 f
  c0/U105/Y (INVX1)                                       0.00       0.64 r
  c0/U55/Y (OR2X2)                                        0.03       0.67 r
  c0/U56/Y (INVX1)                                        0.02       0.69 f
  c0/U133/Y (NAND3X1)                                     0.03       0.71 r
  c0/U57/Y (BUFX2)                                        0.04       0.76 r
  c0/U134/Y (OAI21X1)                                     0.02       0.78 f
  c0/U12/Y (INVX1)                                        0.00       0.78 r
  c0/U101/Y (NOR2X1)                                      0.01       0.79 f
  c0/mem_w1/write (memc_Size16_2)                         0.00       0.79 f
  c0/mem_w1/U217/Y (BUFX2)                                0.03       0.82 f
  c0/mem_w1/U1722/Y (NAND3X1)                             0.03       0.85 r
  c0/mem_w1/U214/Y (BUFX2)                                0.04       0.89 r
  c0/mem_w1/U199/Y (INVX1)                                0.02       0.91 f
  c0/mem_w1/U1723/Y (NAND3X1)                             0.03       0.94 r
  c0/mem_w1/U215/Y (BUFX2)                                0.04       0.98 r
  c0/mem_w1/U207/Y (INVX1)                                0.02       1.00 f
  c0/mem_w1/U521/Y (AND2X2)                               0.04       1.04 f
  c0/mem_w1/U178/Y (INVX4)                                0.02       1.06 r
  c0/mem_w1/U425/Y (INVX8)                                0.03       1.09 f
  c0/mem_w1/U1735/Y (MUX2X1)                              0.03       1.12 f
  c0/mem_w1/mem_reg<0><10>/D (DFFPOSX1)                   0.00       1.12 f
  data arrival time                                                  1.12

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  c0/mem_w1/mem_reg<0><10>/CLK (DFFPOSX1)                 0.00       1.00 r
  library setup time                                     -0.06       0.94
  data required time                                                 0.94
  --------------------------------------------------------------------------
  data required time                                                 0.94
  data arrival time                                                 -1.12
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.17


  Startpoint: stateReg[3]/state_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: c0/mem_w1/mem_reg<0><9>
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  stateReg[3]/state_reg/CLK (DFFPOSX1)                    0.00 #     0.00 r
  stateReg[3]/state_reg/Q (DFFPOSX1)                      0.10       0.10 f
  stateReg[3]/q (dff_219)                                 0.00       0.10 f
  U880/Y (INVX1)                                          0.00       0.11 r
  U881/Y (INVX1)                                          0.02       0.12 f
  U1163/Y (NAND3X1)                                       0.03       0.16 r
  U1154/Y (INVX1)                                         0.02       0.18 f
  U911/Y (AND2X2)                                         0.03       0.21 f
  U912/Y (INVX1)                                          0.00       0.21 r
  U1166/Y (NAND3X1)                                       0.01       0.22 f
  U894/Y (BUFX2)                                          0.03       0.26 f
  U1017/Y (OR2X2)                                         0.04       0.29 f
  U1171/Y (NOR3X1)                                        0.04       0.33 r
  U833/Y (AND2X2)                                         0.04       0.37 r
  U902/Y (INVX1)                                          0.02       0.39 f
  c0/enable (cache_cache_id0)                             0.00       0.39 f
  c0/U132/Y (NAND2X1)                                     0.01       0.40 r
  c0/U125/Y (INVX1)                                       0.02       0.42 f
  c0/U91/Y (AND2X2)                                       0.04       0.46 f
  c0/mem_tg/write (memc_Size5)                            0.00       0.46 f
  c0/mem_tg/U459/Y (INVX1)                                0.00       0.45 r
  c0/mem_tg/U469/Y (AND2X2)                               0.03       0.48 r
  c0/mem_tg/U815/Y (AND2X2)                               0.04       0.52 r
  c0/mem_tg/data_out<2> (memc_Size5)                      0.00       0.52 r
  c0/U11/Y (OR2X2)                                        0.04       0.56 r
  c0/U15/Y (AND2X2)                                       0.03       0.59 r
  c0/U16/Y (INVX1)                                        0.01       0.60 f
  c0/U104/Y (AND2X2)                                      0.03       0.64 f
  c0/U105/Y (INVX1)                                       0.00       0.64 r
  c0/U55/Y (OR2X2)                                        0.03       0.67 r
  c0/U56/Y (INVX1)                                        0.02       0.69 f
  c0/U133/Y (NAND3X1)                                     0.03       0.71 r
  c0/U57/Y (BUFX2)                                        0.04       0.76 r
  c0/U134/Y (OAI21X1)                                     0.02       0.78 f
  c0/U12/Y (INVX1)                                        0.00       0.78 r
  c0/U101/Y (NOR2X1)                                      0.01       0.79 f
  c0/mem_w1/write (memc_Size16_2)                         0.00       0.79 f
  c0/mem_w1/U217/Y (BUFX2)                                0.03       0.82 f
  c0/mem_w1/U1722/Y (NAND3X1)                             0.03       0.85 r
  c0/mem_w1/U214/Y (BUFX2)                                0.04       0.89 r
  c0/mem_w1/U199/Y (INVX1)                                0.02       0.91 f
  c0/mem_w1/U1723/Y (NAND3X1)                             0.03       0.94 r
  c0/mem_w1/U215/Y (BUFX2)                                0.04       0.98 r
  c0/mem_w1/U207/Y (INVX1)                                0.02       1.00 f
  c0/mem_w1/U521/Y (AND2X2)                               0.04       1.04 f
  c0/mem_w1/U178/Y (INVX4)                                0.02       1.06 r
  c0/mem_w1/U425/Y (INVX8)                                0.03       1.09 f
  c0/mem_w1/U1734/Y (MUX2X1)                              0.03       1.12 f
  c0/mem_w1/mem_reg<0><9>/D (DFFPOSX1)                    0.00       1.12 f
  data arrival time                                                  1.12

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  c0/mem_w1/mem_reg<0><9>/CLK (DFFPOSX1)                  0.00       1.00 r
  library setup time                                     -0.06       0.94
  data required time                                                 0.94
  --------------------------------------------------------------------------
  data required time                                                 0.94
  data arrival time                                                 -1.12
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.17


  Startpoint: stateReg[3]/state_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: c0/mem_w1/mem_reg<0><8>
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  stateReg[3]/state_reg/CLK (DFFPOSX1)                    0.00 #     0.00 r
  stateReg[3]/state_reg/Q (DFFPOSX1)                      0.10       0.10 f
  stateReg[3]/q (dff_219)                                 0.00       0.10 f
  U880/Y (INVX1)                                          0.00       0.11 r
  U881/Y (INVX1)                                          0.02       0.12 f
  U1163/Y (NAND3X1)                                       0.03       0.16 r
  U1154/Y (INVX1)                                         0.02       0.18 f
  U911/Y (AND2X2)                                         0.03       0.21 f
  U912/Y (INVX1)                                          0.00       0.21 r
  U1166/Y (NAND3X1)                                       0.01       0.22 f
  U894/Y (BUFX2)                                          0.03       0.26 f
  U1017/Y (OR2X2)                                         0.04       0.29 f
  U1171/Y (NOR3X1)                                        0.04       0.33 r
  U833/Y (AND2X2)                                         0.04       0.37 r
  U902/Y (INVX1)                                          0.02       0.39 f
  c0/enable (cache_cache_id0)                             0.00       0.39 f
  c0/U132/Y (NAND2X1)                                     0.01       0.40 r
  c0/U125/Y (INVX1)                                       0.02       0.42 f
  c0/U91/Y (AND2X2)                                       0.04       0.46 f
  c0/mem_tg/write (memc_Size5)                            0.00       0.46 f
  c0/mem_tg/U459/Y (INVX1)                                0.00       0.45 r
  c0/mem_tg/U469/Y (AND2X2)                               0.03       0.48 r
  c0/mem_tg/U815/Y (AND2X2)                               0.04       0.52 r
  c0/mem_tg/data_out<2> (memc_Size5)                      0.00       0.52 r
  c0/U11/Y (OR2X2)                                        0.04       0.56 r
  c0/U15/Y (AND2X2)                                       0.03       0.59 r
  c0/U16/Y (INVX1)                                        0.01       0.60 f
  c0/U104/Y (AND2X2)                                      0.03       0.64 f
  c0/U105/Y (INVX1)                                       0.00       0.64 r
  c0/U55/Y (OR2X2)                                        0.03       0.67 r
  c0/U56/Y (INVX1)                                        0.02       0.69 f
  c0/U133/Y (NAND3X1)                                     0.03       0.71 r
  c0/U57/Y (BUFX2)                                        0.04       0.76 r
  c0/U134/Y (OAI21X1)                                     0.02       0.78 f
  c0/U12/Y (INVX1)                                        0.00       0.78 r
  c0/U101/Y (NOR2X1)                                      0.01       0.79 f
  c0/mem_w1/write (memc_Size16_2)                         0.00       0.79 f
  c0/mem_w1/U217/Y (BUFX2)                                0.03       0.82 f
  c0/mem_w1/U1722/Y (NAND3X1)                             0.03       0.85 r
  c0/mem_w1/U214/Y (BUFX2)                                0.04       0.89 r
  c0/mem_w1/U199/Y (INVX1)                                0.02       0.91 f
  c0/mem_w1/U1723/Y (NAND3X1)                             0.03       0.94 r
  c0/mem_w1/U215/Y (BUFX2)                                0.04       0.98 r
  c0/mem_w1/U207/Y (INVX1)                                0.02       1.00 f
  c0/mem_w1/U521/Y (AND2X2)                               0.04       1.04 f
  c0/mem_w1/U178/Y (INVX4)                                0.02       1.06 r
  c0/mem_w1/U425/Y (INVX8)                                0.03       1.09 f
  c0/mem_w1/U1733/Y (MUX2X1)                              0.03       1.12 f
  c0/mem_w1/mem_reg<0><8>/D (DFFPOSX1)                    0.00       1.12 f
  data arrival time                                                  1.12

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  c0/mem_w1/mem_reg<0><8>/CLK (DFFPOSX1)                  0.00       1.00 r
  library setup time                                     -0.06       0.94
  data required time                                                 0.94
  --------------------------------------------------------------------------
  data required time                                                 0.94
  data arrival time                                                 -1.12
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.17


  Startpoint: stateReg[3]/state_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: c0/mem_w1/mem_reg<0><6>
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  stateReg[3]/state_reg/CLK (DFFPOSX1)                    0.00 #     0.00 r
  stateReg[3]/state_reg/Q (DFFPOSX1)                      0.10       0.10 f
  stateReg[3]/q (dff_219)                                 0.00       0.10 f
  U880/Y (INVX1)                                          0.00       0.11 r
  U881/Y (INVX1)                                          0.02       0.12 f
  U1163/Y (NAND3X1)                                       0.03       0.16 r
  U1154/Y (INVX1)                                         0.02       0.18 f
  U911/Y (AND2X2)                                         0.03       0.21 f
  U912/Y (INVX1)                                          0.00       0.21 r
  U1166/Y (NAND3X1)                                       0.01       0.22 f
  U894/Y (BUFX2)                                          0.03       0.26 f
  U1017/Y (OR2X2)                                         0.04       0.29 f
  U1171/Y (NOR3X1)                                        0.04       0.33 r
  U833/Y (AND2X2)                                         0.04       0.37 r
  U902/Y (INVX1)                                          0.02       0.39 f
  c0/enable (cache_cache_id0)                             0.00       0.39 f
  c0/U132/Y (NAND2X1)                                     0.01       0.40 r
  c0/U125/Y (INVX1)                                       0.02       0.42 f
  c0/U91/Y (AND2X2)                                       0.04       0.46 f
  c0/mem_tg/write (memc_Size5)                            0.00       0.46 f
  c0/mem_tg/U459/Y (INVX1)                                0.00       0.45 r
  c0/mem_tg/U469/Y (AND2X2)                               0.03       0.48 r
  c0/mem_tg/U815/Y (AND2X2)                               0.04       0.52 r
  c0/mem_tg/data_out<2> (memc_Size5)                      0.00       0.52 r
  c0/U11/Y (OR2X2)                                        0.04       0.56 r
  c0/U15/Y (AND2X2)                                       0.03       0.59 r
  c0/U16/Y (INVX1)                                        0.01       0.60 f
  c0/U104/Y (AND2X2)                                      0.03       0.64 f
  c0/U105/Y (INVX1)                                       0.00       0.64 r
  c0/U55/Y (OR2X2)                                        0.03       0.67 r
  c0/U56/Y (INVX1)                                        0.02       0.69 f
  c0/U133/Y (NAND3X1)                                     0.03       0.71 r
  c0/U57/Y (BUFX2)                                        0.04       0.76 r
  c0/U134/Y (OAI21X1)                                     0.02       0.78 f
  c0/U12/Y (INVX1)                                        0.00       0.78 r
  c0/U101/Y (NOR2X1)                                      0.01       0.79 f
  c0/mem_w1/write (memc_Size16_2)                         0.00       0.79 f
  c0/mem_w1/U217/Y (BUFX2)                                0.03       0.82 f
  c0/mem_w1/U1722/Y (NAND3X1)                             0.03       0.85 r
  c0/mem_w1/U214/Y (BUFX2)                                0.04       0.89 r
  c0/mem_w1/U199/Y (INVX1)                                0.02       0.91 f
  c0/mem_w1/U1723/Y (NAND3X1)                             0.03       0.94 r
  c0/mem_w1/U215/Y (BUFX2)                                0.04       0.98 r
  c0/mem_w1/U207/Y (INVX1)                                0.02       1.00 f
  c0/mem_w1/U521/Y (AND2X2)                               0.04       1.04 f
  c0/mem_w1/U178/Y (INVX4)                                0.02       1.06 r
  c0/mem_w1/U425/Y (INVX8)                                0.03       1.09 f
  c0/mem_w1/U1731/Y (MUX2X1)                              0.03       1.12 f
  c0/mem_w1/mem_reg<0><6>/D (DFFPOSX1)                    0.00       1.12 f
  data arrival time                                                  1.12

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  c0/mem_w1/mem_reg<0><6>/CLK (DFFPOSX1)                  0.00       1.00 r
  library setup time                                     -0.06       0.94
  data required time                                                 0.94
  --------------------------------------------------------------------------
  data required time                                                 0.94
  data arrival time                                                 -1.12
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.17


  Startpoint: stateReg[3]/state_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: c0/mem_w1/mem_reg<0><5>
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  stateReg[3]/state_reg/CLK (DFFPOSX1)                    0.00 #     0.00 r
  stateReg[3]/state_reg/Q (DFFPOSX1)                      0.10       0.10 f
  stateReg[3]/q (dff_219)                                 0.00       0.10 f
  U880/Y (INVX1)                                          0.00       0.11 r
  U881/Y (INVX1)                                          0.02       0.12 f
  U1163/Y (NAND3X1)                                       0.03       0.16 r
  U1154/Y (INVX1)                                         0.02       0.18 f
  U911/Y (AND2X2)                                         0.03       0.21 f
  U912/Y (INVX1)                                          0.00       0.21 r
  U1166/Y (NAND3X1)                                       0.01       0.22 f
  U894/Y (BUFX2)                                          0.03       0.26 f
  U1017/Y (OR2X2)                                         0.04       0.29 f
  U1171/Y (NOR3X1)                                        0.04       0.33 r
  U833/Y (AND2X2)                                         0.04       0.37 r
  U902/Y (INVX1)                                          0.02       0.39 f
  c0/enable (cache_cache_id0)                             0.00       0.39 f
  c0/U132/Y (NAND2X1)                                     0.01       0.40 r
  c0/U125/Y (INVX1)                                       0.02       0.42 f
  c0/U91/Y (AND2X2)                                       0.04       0.46 f
  c0/mem_tg/write (memc_Size5)                            0.00       0.46 f
  c0/mem_tg/U459/Y (INVX1)                                0.00       0.45 r
  c0/mem_tg/U469/Y (AND2X2)                               0.03       0.48 r
  c0/mem_tg/U815/Y (AND2X2)                               0.04       0.52 r
  c0/mem_tg/data_out<2> (memc_Size5)                      0.00       0.52 r
  c0/U11/Y (OR2X2)                                        0.04       0.56 r
  c0/U15/Y (AND2X2)                                       0.03       0.59 r
  c0/U16/Y (INVX1)                                        0.01       0.60 f
  c0/U104/Y (AND2X2)                                      0.03       0.64 f
  c0/U105/Y (INVX1)                                       0.00       0.64 r
  c0/U55/Y (OR2X2)                                        0.03       0.67 r
  c0/U56/Y (INVX1)                                        0.02       0.69 f
  c0/U133/Y (NAND3X1)                                     0.03       0.71 r
  c0/U57/Y (BUFX2)                                        0.04       0.76 r
  c0/U134/Y (OAI21X1)                                     0.02       0.78 f
  c0/U12/Y (INVX1)                                        0.00       0.78 r
  c0/U101/Y (NOR2X1)                                      0.01       0.79 f
  c0/mem_w1/write (memc_Size16_2)                         0.00       0.79 f
  c0/mem_w1/U217/Y (BUFX2)                                0.03       0.82 f
  c0/mem_w1/U1722/Y (NAND3X1)                             0.03       0.85 r
  c0/mem_w1/U214/Y (BUFX2)                                0.04       0.89 r
  c0/mem_w1/U199/Y (INVX1)                                0.02       0.91 f
  c0/mem_w1/U1723/Y (NAND3X1)                             0.03       0.94 r
  c0/mem_w1/U215/Y (BUFX2)                                0.04       0.98 r
  c0/mem_w1/U207/Y (INVX1)                                0.02       1.00 f
  c0/mem_w1/U521/Y (AND2X2)                               0.04       1.04 f
  c0/mem_w1/U178/Y (INVX4)                                0.02       1.06 r
  c0/mem_w1/U425/Y (INVX8)                                0.03       1.09 f
  c0/mem_w1/U1730/Y (MUX2X1)                              0.03       1.12 f
  c0/mem_w1/mem_reg<0><5>/D (DFFPOSX1)                    0.00       1.12 f
  data arrival time                                                  1.12

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  c0/mem_w1/mem_reg<0><5>/CLK (DFFPOSX1)                  0.00       1.00 r
  library setup time                                     -0.06       0.94
  data required time                                                 0.94
  --------------------------------------------------------------------------
  data required time                                                 0.94
  data arrival time                                                 -1.12
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.17


  Startpoint: stateReg[3]/state_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: c0/mem_w1/mem_reg<0><4>
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  stateReg[3]/state_reg/CLK (DFFPOSX1)                    0.00 #     0.00 r
  stateReg[3]/state_reg/Q (DFFPOSX1)                      0.10       0.10 f
  stateReg[3]/q (dff_219)                                 0.00       0.10 f
  U880/Y (INVX1)                                          0.00       0.11 r
  U881/Y (INVX1)                                          0.02       0.12 f
  U1163/Y (NAND3X1)                                       0.03       0.16 r
  U1154/Y (INVX1)                                         0.02       0.18 f
  U911/Y (AND2X2)                                         0.03       0.21 f
  U912/Y (INVX1)                                          0.00       0.21 r
  U1166/Y (NAND3X1)                                       0.01       0.22 f
  U894/Y (BUFX2)                                          0.03       0.26 f
  U1017/Y (OR2X2)                                         0.04       0.29 f
  U1171/Y (NOR3X1)                                        0.04       0.33 r
  U833/Y (AND2X2)                                         0.04       0.37 r
  U902/Y (INVX1)                                          0.02       0.39 f
  c0/enable (cache_cache_id0)                             0.00       0.39 f
  c0/U132/Y (NAND2X1)                                     0.01       0.40 r
  c0/U125/Y (INVX1)                                       0.02       0.42 f
  c0/U91/Y (AND2X2)                                       0.04       0.46 f
  c0/mem_tg/write (memc_Size5)                            0.00       0.46 f
  c0/mem_tg/U459/Y (INVX1)                                0.00       0.45 r
  c0/mem_tg/U469/Y (AND2X2)                               0.03       0.48 r
  c0/mem_tg/U815/Y (AND2X2)                               0.04       0.52 r
  c0/mem_tg/data_out<2> (memc_Size5)                      0.00       0.52 r
  c0/U11/Y (OR2X2)                                        0.04       0.56 r
  c0/U15/Y (AND2X2)                                       0.03       0.59 r
  c0/U16/Y (INVX1)                                        0.01       0.60 f
  c0/U104/Y (AND2X2)                                      0.03       0.64 f
  c0/U105/Y (INVX1)                                       0.00       0.64 r
  c0/U55/Y (OR2X2)                                        0.03       0.67 r
  c0/U56/Y (INVX1)                                        0.02       0.69 f
  c0/U133/Y (NAND3X1)                                     0.03       0.71 r
  c0/U57/Y (BUFX2)                                        0.04       0.76 r
  c0/U134/Y (OAI21X1)                                     0.02       0.78 f
  c0/U12/Y (INVX1)                                        0.00       0.78 r
  c0/U101/Y (NOR2X1)                                      0.01       0.79 f
  c0/mem_w1/write (memc_Size16_2)                         0.00       0.79 f
  c0/mem_w1/U217/Y (BUFX2)                                0.03       0.82 f
  c0/mem_w1/U1722/Y (NAND3X1)                             0.03       0.85 r
  c0/mem_w1/U214/Y (BUFX2)                                0.04       0.89 r
  c0/mem_w1/U199/Y (INVX1)                                0.02       0.91 f
  c0/mem_w1/U1723/Y (NAND3X1)                             0.03       0.94 r
  c0/mem_w1/U215/Y (BUFX2)                                0.04       0.98 r
  c0/mem_w1/U207/Y (INVX1)                                0.02       1.00 f
  c0/mem_w1/U521/Y (AND2X2)                               0.04       1.04 f
  c0/mem_w1/U178/Y (INVX4)                                0.02       1.06 r
  c0/mem_w1/U425/Y (INVX8)                                0.03       1.09 f
  c0/mem_w1/U1729/Y (MUX2X1)                              0.03       1.12 f
  c0/mem_w1/mem_reg<0><4>/D (DFFPOSX1)                    0.00       1.12 f
  data arrival time                                                  1.12

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  c0/mem_w1/mem_reg<0><4>/CLK (DFFPOSX1)                  0.00       1.00 r
  library setup time                                     -0.06       0.94
  data required time                                                 0.94
  --------------------------------------------------------------------------
  data required time                                                 0.94
  data arrival time                                                 -1.12
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.17


  Startpoint: stateReg[3]/state_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: c0/mem_w1/mem_reg<0><3>
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  stateReg[3]/state_reg/CLK (DFFPOSX1)                    0.00 #     0.00 r
  stateReg[3]/state_reg/Q (DFFPOSX1)                      0.10       0.10 f
  stateReg[3]/q (dff_219)                                 0.00       0.10 f
  U880/Y (INVX1)                                          0.00       0.11 r
  U881/Y (INVX1)                                          0.02       0.12 f
  U1163/Y (NAND3X1)                                       0.03       0.16 r
  U1154/Y (INVX1)                                         0.02       0.18 f
  U911/Y (AND2X2)                                         0.03       0.21 f
  U912/Y (INVX1)                                          0.00       0.21 r
  U1166/Y (NAND3X1)                                       0.01       0.22 f
  U894/Y (BUFX2)                                          0.03       0.26 f
  U1017/Y (OR2X2)                                         0.04       0.29 f
  U1171/Y (NOR3X1)                                        0.04       0.33 r
  U833/Y (AND2X2)                                         0.04       0.37 r
  U902/Y (INVX1)                                          0.02       0.39 f
  c0/enable (cache_cache_id0)                             0.00       0.39 f
  c0/U132/Y (NAND2X1)                                     0.01       0.40 r
  c0/U125/Y (INVX1)                                       0.02       0.42 f
  c0/U91/Y (AND2X2)                                       0.04       0.46 f
  c0/mem_tg/write (memc_Size5)                            0.00       0.46 f
  c0/mem_tg/U459/Y (INVX1)                                0.00       0.45 r
  c0/mem_tg/U469/Y (AND2X2)                               0.03       0.48 r
  c0/mem_tg/U815/Y (AND2X2)                               0.04       0.52 r
  c0/mem_tg/data_out<2> (memc_Size5)                      0.00       0.52 r
  c0/U11/Y (OR2X2)                                        0.04       0.56 r
  c0/U15/Y (AND2X2)                                       0.03       0.59 r
  c0/U16/Y (INVX1)                                        0.01       0.60 f
  c0/U104/Y (AND2X2)                                      0.03       0.64 f
  c0/U105/Y (INVX1)                                       0.00       0.64 r
  c0/U55/Y (OR2X2)                                        0.03       0.67 r
  c0/U56/Y (INVX1)                                        0.02       0.69 f
  c0/U133/Y (NAND3X1)                                     0.03       0.71 r
  c0/U57/Y (BUFX2)                                        0.04       0.76 r
  c0/U134/Y (OAI21X1)                                     0.02       0.78 f
  c0/U12/Y (INVX1)                                        0.00       0.78 r
  c0/U101/Y (NOR2X1)                                      0.01       0.79 f
  c0/mem_w1/write (memc_Size16_2)                         0.00       0.79 f
  c0/mem_w1/U217/Y (BUFX2)                                0.03       0.82 f
  c0/mem_w1/U1722/Y (NAND3X1)                             0.03       0.85 r
  c0/mem_w1/U214/Y (BUFX2)                                0.04       0.89 r
  c0/mem_w1/U199/Y (INVX1)                                0.02       0.91 f
  c0/mem_w1/U1723/Y (NAND3X1)                             0.03       0.94 r
  c0/mem_w1/U215/Y (BUFX2)                                0.04       0.98 r
  c0/mem_w1/U207/Y (INVX1)                                0.02       1.00 f
  c0/mem_w1/U521/Y (AND2X2)                               0.04       1.04 f
  c0/mem_w1/U178/Y (INVX4)                                0.02       1.06 r
  c0/mem_w1/U425/Y (INVX8)                                0.03       1.09 f
  c0/mem_w1/U1728/Y (MUX2X1)                              0.03       1.12 f
  c0/mem_w1/mem_reg<0><3>/D (DFFPOSX1)                    0.00       1.12 f
  data arrival time                                                  1.12

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  c0/mem_w1/mem_reg<0><3>/CLK (DFFPOSX1)                  0.00       1.00 r
  library setup time                                     -0.06       0.94
  data required time                                                 0.94
  --------------------------------------------------------------------------
  data required time                                                 0.94
  data arrival time                                                 -1.12
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.17


  Startpoint: stateReg[3]/state_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: c0/mem_w1/mem_reg<0><2>
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  stateReg[3]/state_reg/CLK (DFFPOSX1)                    0.00 #     0.00 r
  stateReg[3]/state_reg/Q (DFFPOSX1)                      0.10       0.10 f
  stateReg[3]/q (dff_219)                                 0.00       0.10 f
  U880/Y (INVX1)                                          0.00       0.11 r
  U881/Y (INVX1)                                          0.02       0.12 f
  U1163/Y (NAND3X1)                                       0.03       0.16 r
  U1154/Y (INVX1)                                         0.02       0.18 f
  U911/Y (AND2X2)                                         0.03       0.21 f
  U912/Y (INVX1)                                          0.00       0.21 r
  U1166/Y (NAND3X1)                                       0.01       0.22 f
  U894/Y (BUFX2)                                          0.03       0.26 f
  U1017/Y (OR2X2)                                         0.04       0.29 f
  U1171/Y (NOR3X1)                                        0.04       0.33 r
  U833/Y (AND2X2)                                         0.04       0.37 r
  U902/Y (INVX1)                                          0.02       0.39 f
  c0/enable (cache_cache_id0)                             0.00       0.39 f
  c0/U132/Y (NAND2X1)                                     0.01       0.40 r
  c0/U125/Y (INVX1)                                       0.02       0.42 f
  c0/U91/Y (AND2X2)                                       0.04       0.46 f
  c0/mem_tg/write (memc_Size5)                            0.00       0.46 f
  c0/mem_tg/U459/Y (INVX1)                                0.00       0.45 r
  c0/mem_tg/U469/Y (AND2X2)                               0.03       0.48 r
  c0/mem_tg/U815/Y (AND2X2)                               0.04       0.52 r
  c0/mem_tg/data_out<2> (memc_Size5)                      0.00       0.52 r
  c0/U11/Y (OR2X2)                                        0.04       0.56 r
  c0/U15/Y (AND2X2)                                       0.03       0.59 r
  c0/U16/Y (INVX1)                                        0.01       0.60 f
  c0/U104/Y (AND2X2)                                      0.03       0.64 f
  c0/U105/Y (INVX1)                                       0.00       0.64 r
  c0/U55/Y (OR2X2)                                        0.03       0.67 r
  c0/U56/Y (INVX1)                                        0.02       0.69 f
  c0/U133/Y (NAND3X1)                                     0.03       0.71 r
  c0/U57/Y (BUFX2)                                        0.04       0.76 r
  c0/U134/Y (OAI21X1)                                     0.02       0.78 f
  c0/U12/Y (INVX1)                                        0.00       0.78 r
  c0/U101/Y (NOR2X1)                                      0.01       0.79 f
  c0/mem_w1/write (memc_Size16_2)                         0.00       0.79 f
  c0/mem_w1/U217/Y (BUFX2)                                0.03       0.82 f
  c0/mem_w1/U1722/Y (NAND3X1)                             0.03       0.85 r
  c0/mem_w1/U214/Y (BUFX2)                                0.04       0.89 r
  c0/mem_w1/U199/Y (INVX1)                                0.02       0.91 f
  c0/mem_w1/U1723/Y (NAND3X1)                             0.03       0.94 r
  c0/mem_w1/U215/Y (BUFX2)                                0.04       0.98 r
  c0/mem_w1/U207/Y (INVX1)                                0.02       1.00 f
  c0/mem_w1/U521/Y (AND2X2)                               0.04       1.04 f
  c0/mem_w1/U178/Y (INVX4)                                0.02       1.06 r
  c0/mem_w1/U425/Y (INVX8)                                0.03       1.09 f
  c0/mem_w1/U1727/Y (MUX2X1)                              0.03       1.12 f
  c0/mem_w1/mem_reg<0><2>/D (DFFPOSX1)                    0.00       1.12 f
  data arrival time                                                  1.12

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  c0/mem_w1/mem_reg<0><2>/CLK (DFFPOSX1)                  0.00       1.00 r
  library setup time                                     -0.06       0.94
  data required time                                                 0.94
  --------------------------------------------------------------------------
  data required time                                                 0.94
  data arrival time                                                 -1.12
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.17


1
