//! **************************************************************************
// Written by: Map P.20131013 on Thu Jan 30 16:30:20 2020
//! **************************************************************************

SCHEMATIC START;
CONFIG VCCAUX = "3.3";
COMP "fx2_reset" LOCATE = SITE "G22" LEVEL 1;
COMP "spiflash4x_cs_n" LOCATE = SITE "AA3" LEVEL 1;
COMP "ddram_cas_n" LOCATE = SITE "M4" LEVEL 1;
COMP "spiflash4x_dq<0>" LOCATE = SITE "AB20" LEVEL 1;
COMP "spiflash4x_dq<1>" LOCATE = SITE "AA20" LEVEL 1;
COMP "spiflash4x_dq<2>" LOCATE = SITE "R13" LEVEL 1;
COMP "spiflash4x_dq<3>" LOCATE = SITE "T14" LEVEL 1;
COMP "ddram_cke" LOCATE = SITE "F2" LEVEL 1;
COMP "hdled" LOCATE = SITE "J7" LEVEL 1;
COMP "ddram_odt" LOCATE = SITE "L6" LEVEL 1;
COMP "ddram_clock_n" LOCATE = SITE "K3" LEVEL 1;
COMP "ddram_clock_p" LOCATE = SITE "K4" LEVEL 1;
COMP "pwled" LOCATE = SITE "H8" LEVEL 1;
COMP "pwrsw" LOCATE = SITE "F5" LEVEL 1;
COMP "cpu_reset" LOCATE = SITE "Y3" LEVEL 1;
COMP "ddram_a<0>" LOCATE = SITE "K2" LEVEL 1;
COMP "ddram_a<1>" LOCATE = SITE "K1" LEVEL 1;
COMP "ddram_a<2>" LOCATE = SITE "K5" LEVEL 1;
COMP "ddram_a<3>" LOCATE = SITE "M6" LEVEL 1;
COMP "ddram_a<4>" LOCATE = SITE "H3" LEVEL 1;
COMP "ddram_a<5>" LOCATE = SITE "L4" LEVEL 1;
COMP "ddram_a<6>" LOCATE = SITE "M3" LEVEL 1;
COMP "ddram_a<7>" LOCATE = SITE "K6" LEVEL 1;
COMP "ddram_a<8>" LOCATE = SITE "G3" LEVEL 1;
COMP "ddram_a<9>" LOCATE = SITE "G1" LEVEL 1;
COMP "spiflash4x_clk" LOCATE = SITE "Y20" LEVEL 1;
COMP "ddram_ras_n" LOCATE = SITE "M5" LEVEL 1;
COMP "ddram_dq<10>" LOCATE = SITE "U3" LEVEL 1;
COMP "ddram_dq<11>" LOCATE = SITE "U1" LEVEL 1;
COMP "ddram_dq<12>" LOCATE = SITE "W3" LEVEL 1;
COMP "ddram_dq<13>" LOCATE = SITE "W1" LEVEL 1;
COMP "ddram_dq<14>" LOCATE = SITE "Y2" LEVEL 1;
COMP "ddram_dq<15>" LOCATE = SITE "Y1" LEVEL 1;
COMP "clk100" LOCATE = SITE "AB13" LEVEL 1;
COMP "ddram_dqs<0>" LOCATE = SITE "N3" LEVEL 1;
COMP "ddram_dqs<1>" LOCATE = SITE "V2" LEVEL 1;
COMP "ddram_dqs_n<0>" LOCATE = SITE "N1" LEVEL 1;
COMP "ddram_dqs_n<1>" LOCATE = SITE "V1" LEVEL 1;
COMP "ddram_a<10>" LOCATE = SITE "J4" LEVEL 1;
COMP "ddram_a<11>" LOCATE = SITE "E1" LEVEL 1;
COMP "ddram_a<12>" LOCATE = SITE "F1" LEVEL 1;
COMP "ddram_a<13>" LOCATE = SITE "J6" LEVEL 1;
COMP "ddram_a<14>" LOCATE = SITE "H5" LEVEL 1;
COMP "ddram_ba<0>" LOCATE = SITE "J3" LEVEL 1;
COMP "ddram_ba<1>" LOCATE = SITE "J1" LEVEL 1;
COMP "ddram_ba<2>" LOCATE = SITE "H1" LEVEL 1;
COMP "opsis_i2c_sda" LOCATE = SITE "C1" LEVEL 1;
COMP "ddram_dm<0>" LOCATE = SITE "N4" LEVEL 1;
COMP "ddram_we_n" LOCATE = SITE "H2" LEVEL 1;
COMP "ddram_dm<1>" LOCATE = SITE "P3" LEVEL 1;
COMP "opsis_i2c_scl" LOCATE = SITE "G6" LEVEL 1;
COMP "ddram_dq<0>" LOCATE = SITE "R3" LEVEL 1;
COMP "ddram_dq<1>" LOCATE = SITE "R1" LEVEL 1;
COMP "ddram_dq<2>" LOCATE = SITE "P2" LEVEL 1;
COMP "ddram_dq<3>" LOCATE = SITE "P1" LEVEL 1;
COMP "ddram_dq<4>" LOCATE = SITE "L3" LEVEL 1;
COMP "ddram_dq<5>" LOCATE = SITE "L1" LEVEL 1;
COMP "ddram_dq<6>" LOCATE = SITE "M2" LEVEL 1;
COMP "ddram_dq<7>" LOCATE = SITE "M1" LEVEL 1;
COMP "ddram_dq<8>" LOCATE = SITE "T2" LEVEL 1;
COMP "ddram_dq<9>" LOCATE = SITE "T1" LEVEL 1;
COMP "ddram_reset_n" LOCATE = SITE "E3" LEVEL 1;
COMP "fx2_serial_rx" LOCATE = SITE "T17" LEVEL 1;
COMP "fx2_serial_tx" LOCATE = SITE "P18" LEVEL 1;
PIN minerva_cpu/multiplier/Mmult_$212_pins<110> = BEL
        "minerva_cpu/multiplier/Mmult_$212" PINNAME CLK;
PIN minerva_cpu/multiplier/Mmult_$21_pins<110> = BEL
        "minerva_cpu/multiplier/Mmult_$21" PINNAME CLK;
PIN Mram_tag_mem_pins<9> = BEL "Mram_tag_mem" PINNAME CLKA;
PIN Mram_mem_11_pins<9> = BEL "Mram_mem_11" PINNAME CLKA;
PIN Mram_mem_14_pins<9> = BEL "Mram_mem_14" PINNAME CLKA;
PIN Mram_mem_12_pins<9> = BEL "Mram_mem_12" PINNAME CLKA;
PIN Mram_mem_13_pins<9> = BEL "Mram_mem_13" PINNAME CLKA;
PIN Mram_mem_15_pins<9> = BEL "Mram_mem_15" PINNAME CLKA;
PIN Mram_mem_16_pins<9> = BEL "Mram_mem_16" PINNAME CLKA;
PIN Mram_mem_17_pins<9> = BEL "Mram_mem_17" PINNAME CLKA;
PIN Mram_mem_18_pins<9> = BEL "Mram_mem_18" PINNAME CLKA;
PIN Mram_mem_111_pins<9> = BEL "Mram_mem_111" PINNAME CLKA;
PIN Mram_mem_19_pins<9> = BEL "Mram_mem_19" PINNAME CLKA;
PIN Mram_mem_110_pins<9> = BEL "Mram_mem_110" PINNAME CLKA;
PIN Mram_mem_112_pins<9> = BEL "Mram_mem_112" PINNAME CLKA;
PIN Mram_mem_113_pins<9> = BEL "Mram_mem_113" PINNAME CLKA;
PIN Mram_mem_114_pins<9> = BEL "Mram_mem_114" PINNAME CLKA;
PIN Mram_mem_115_pins<9> = BEL "Mram_mem_115" PINNAME CLKA;
PIN Mram_mem_116_pins<9> = BEL "Mram_mem_116" PINNAME CLKA;
PIN Mram_data_mem2_pins<9> = BEL "Mram_data_mem2" PINNAME CLKA;
PIN Mram_data_mem1_pins<9> = BEL "Mram_data_mem1" PINNAME CLKA;
PIN Mram_data_mem3_pins<9> = BEL "Mram_data_mem3" PINNAME CLKA;
PIN Mram_data_mem4_pins<9> = BEL "Mram_data_mem4" PINNAME CLKA;
PIN minerva_cpu/Mram_gprf1_pins<16> = BEL "minerva_cpu/Mram_gprf1" PINNAME
        CLKAWRCLK;
PIN minerva_cpu/Mram_gprf1_pins<17> = BEL "minerva_cpu/Mram_gprf1" PINNAME
        CLKBRDCLK;
PIN minerva_cpu/Mram_gprf_pins<16> = BEL "minerva_cpu/Mram_gprf" PINNAME
        CLKAWRCLK;
PIN minerva_cpu/Mram_gprf_pins<17> = BEL "minerva_cpu/Mram_gprf" PINNAME
        CLKBRDCLK;
PIN Mram_mem16_pins<13> = BEL "Mram_mem16" PINNAME CLKA;
PIN Mram_mem15_pins<13> = BEL "Mram_mem15" PINNAME CLKA;
PIN Mram_mem14_pins<13> = BEL "Mram_mem14" PINNAME CLKA;
PIN Mram_mem13_pins<13> = BEL "Mram_mem13" PINNAME CLKA;
PIN Mram_mem12_pins<13> = BEL "Mram_mem12" PINNAME CLKA;
PIN Mram_mem11_pins<13> = BEL "Mram_mem11" PINNAME CLKA;
PIN Mram_mem10_pins<13> = BEL "Mram_mem10" PINNAME CLKA;
PIN Mram_mem9_pins<13> = BEL "Mram_mem9" PINNAME CLKA;
PIN Mram_mem8_pins<13> = BEL "Mram_mem8" PINNAME CLKA;
PIN Mram_mem7_pins<13> = BEL "Mram_mem7" PINNAME CLKA;
PIN Mram_mem6_pins<13> = BEL "Mram_mem6" PINNAME CLKA;
PIN Mram_mem5_pins<13> = BEL "Mram_mem5" PINNAME CLKA;
PIN Mram_mem4_pins<13> = BEL "Mram_mem4" PINNAME CLKA;
PIN Mram_mem3_pins<13> = BEL "Mram_mem3" PINNAME CLKA;
PIN Mram_mem2_pins<13> = BEL "Mram_mem2" PINNAME CLKA;
PIN Mram_mem1_pins<13> = BEL "Mram_mem1" PINNAME CLKA;
PIN minerva_cpu/multiplier/Mmult_$213_pins<110> = BEL
        "minerva_cpu/multiplier/Mmult_$213" PINNAME CLK;
TIMEGRP PRDsys_clk = BEL "vns_xilinxmultiregimpl2_regs0" BEL
        "vns_xilinxmultiregimpl3_regs0" BEL "vns_xilinxmultiregimpl2_regs1"
        BEL "vns_xilinxmultiregimpl3_regs1" BEL "soc_suart_rx_r" BEL
        "soc_suart_rx_reg_0" BEL "soc_suart_rx_reg_1" BEL "soc_suart_rx_reg_2"
        BEL "soc_suart_rx_reg_3" BEL "soc_suart_rx_reg_4" BEL
        "soc_suart_rx_reg_5" BEL "soc_suart_rx_reg_6" BEL "soc_suart_rx_reg_7"
        BEL "soc_basesoc_rom_bus_ack" BEL "soc_basesoc_zero_old_trigger" BEL
        "soc_suart_tx_old_trigger" BEL "soc_suart_rx_old_trigger" BEL
        "soc_basesoc_sdram_postponer_req_o" BEL
        "soc_basesoc_sdram_sequencer_done1" BEL
        "soc_basesoc_sdram_cmd_payload_a_10" BEL
        "soc_basesoc_sdram_cmd_payload_cas" BEL
        "soc_basesoc_sdram_zqcs_executer_done" BEL
        "soc_basesoc_sdram_bandwidth_cmd_ready" BEL
        "vns_basesoc_slave_sel_r_0" BEL "vns_basesoc_slave_sel_r_1" BEL
        "vns_basesoc_slave_sel_r_2" BEL "vns_basesoc_slave_sel_r_3" BEL
        "vns_basesoc_slave_sel_r_4" BEL
        "vns_basesoc_csrbankarray_interface2_bank_bus_dat_r_0" BEL
        "vns_basesoc_csrbankarray_interface2_bank_bus_dat_r_1" BEL
        "vns_basesoc_csrbankarray_interface2_bank_bus_dat_r_2" BEL
        "vns_basesoc_csrbankarray_interface2_bank_bus_dat_r_3" BEL
        "vns_basesoc_csrbankarray_interface2_bank_bus_dat_r_4" BEL
        "vns_basesoc_csrbankarray_interface2_bank_bus_dat_r_5" BEL
        "vns_basesoc_csrbankarray_interface2_bank_bus_dat_r_6" BEL
        "vns_basesoc_csrbankarray_interface2_bank_bus_dat_r_7" BEL
        "vns_basesoc_csrbankarray_sel_r" BEL "soc_basesoc_sdram_dfi_p0_we_n"
        BEL "soc_basesoc_sdram_dfi_p0_cas_n" BEL
        "soc_basesoc_sdram_dfi_p0_ras_n" BEL "soc_basesoc_sdram_dfi_p1_we_n"
        BEL "soc_basesoc_sdram_dfi_p1_cas_n" BEL
        "soc_basesoc_sdram_dfi_p1_ras_n" BEL "soc_opsis_i2c_counter_0" BEL
        "soc_opsis_i2c_counter_1" BEL "soc_opsis_i2c_counter_2" BEL
        "soc_opsis_i2c_counter_3" BEL "soc_spiflash_counter_0" BEL
        "soc_spiflash_counter_1" BEL "soc_spiflash_counter_2" BEL
        "soc_spiflash_counter_3" BEL "soc_spiflash_counter_4" BEL
        "soc_spiflash_counter_5" BEL "soc_spiflash_counter_6" BEL
        "soc_spiflash_counter_7" BEL "soc_basesoc_sdram_sequencer_counter_0"
        BEL "soc_basesoc_sdram_sequencer_counter_1" BEL
        "soc_basesoc_sdram_sequencer_counter_2" BEL
        "soc_basesoc_sdram_sequencer_counter_3" BEL
        "soc_basesoc_sdram_sequencer_counter_4" BEL
        "soc_basesoc_sdram_sequencer_counter_5" BEL
        "soc_basesoc_sdram_zqcs_executer_counter_0" BEL
        "soc_basesoc_sdram_zqcs_executer_counter_1" BEL
        "soc_basesoc_sdram_zqcs_executer_counter_2" BEL
        "soc_basesoc_sdram_zqcs_executer_counter_3" BEL
        "soc_basesoc_sdram_zqcs_executer_counter_4" BEL
        "soc_basesoc_sdram_bankmachine0_cmd_buffer_valid_n" BEL
        "soc_basesoc_sdram_bankmachine1_cmd_buffer_valid_n" BEL
        "soc_basesoc_sdram_bankmachine2_cmd_buffer_valid_n" BEL
        "soc_basesoc_sdram_bankmachine3_cmd_buffer_valid_n" BEL
        "soc_basesoc_sdram_bankmachine4_cmd_buffer_valid_n" BEL
        "soc_basesoc_sdram_bankmachine5_cmd_buffer_valid_n" BEL
        "soc_basesoc_sdram_bankmachine6_cmd_buffer_valid_n" BEL
        "soc_basesoc_sdram_bankmachine7_cmd_buffer_valid_n" BEL
        "soc_basesoc_sdram_bandwidth_period" BEL
        "soc_basesoc_sdram_bandwidth_counter_1" BEL
        "soc_basesoc_sdram_bandwidth_counter_2" BEL
        "soc_basesoc_sdram_bandwidth_counter_3" BEL
        "soc_basesoc_sdram_bandwidth_counter_4" BEL
        "soc_basesoc_sdram_bandwidth_counter_5" BEL
        "soc_basesoc_sdram_bandwidth_counter_6" BEL
        "soc_basesoc_sdram_bandwidth_counter_7" BEL
        "soc_basesoc_sdram_bandwidth_counter_8" BEL
        "soc_basesoc_sdram_bandwidth_counter_9" BEL
        "soc_basesoc_sdram_bandwidth_counter_10" BEL
        "soc_basesoc_sdram_bandwidth_counter_11" BEL
        "soc_basesoc_sdram_bandwidth_counter_12" BEL
        "soc_basesoc_sdram_bandwidth_counter_13" BEL
        "soc_basesoc_sdram_bandwidth_counter_14" BEL
        "soc_basesoc_sdram_bandwidth_counter_15" BEL
        "soc_basesoc_sdram_bandwidth_counter_16" BEL
        "soc_basesoc_sdram_bandwidth_counter_17" BEL
        "soc_basesoc_sdram_bandwidth_counter_18" BEL
        "soc_basesoc_sdram_bandwidth_counter_19" BEL
        "soc_basesoc_sdram_bandwidth_counter_20" BEL
        "soc_basesoc_sdram_bandwidth_counter_21" BEL
        "soc_basesoc_sdram_bandwidth_counter_22" BEL
        "soc_basesoc_sdram_bandwidth_counter_23" BEL
        "soc_opsis_i2c_samp_count_2" BEL "soc_phase_sys" BEL
        "soc_dfi_dfi_p2_rddata_valid" BEL "vns_new_master_wdata_ready1" BEL
        "soc_opsis_i2c_scl_i" BEL "soc_suart_source_payload_data_0" BEL
        "soc_suart_source_payload_data_1" BEL
        "soc_suart_source_payload_data_2" BEL
        "soc_suart_source_payload_data_3" BEL
        "soc_suart_source_payload_data_4" BEL
        "soc_suart_source_payload_data_5" BEL
        "soc_suart_source_payload_data_6" BEL
        "soc_suart_source_payload_data_7" BEL
        "soc_suart_phase_accumulator_tx_1" BEL
        "soc_suart_phase_accumulator_tx_2" BEL
        "soc_suart_phase_accumulator_tx_3" BEL
        "soc_suart_phase_accumulator_tx_4" BEL
        "soc_suart_phase_accumulator_tx_5" BEL
        "soc_suart_phase_accumulator_tx_6" BEL
        "soc_suart_phase_accumulator_tx_7" BEL
        "soc_suart_phase_accumulator_tx_8" BEL
        "soc_suart_phase_accumulator_tx_9" BEL
        "soc_suart_phase_accumulator_tx_10" BEL
        "soc_suart_phase_accumulator_tx_11" BEL
        "soc_suart_phase_accumulator_tx_12" BEL
        "soc_suart_phase_accumulator_tx_13" BEL
        "soc_suart_phase_accumulator_tx_14" BEL
        "soc_suart_phase_accumulator_tx_15" BEL
        "soc_suart_phase_accumulator_tx_16" BEL
        "soc_suart_phase_accumulator_tx_17" BEL
        "soc_suart_phase_accumulator_tx_18" BEL
        "soc_suart_phase_accumulator_tx_19" BEL
        "soc_suart_phase_accumulator_tx_20" BEL
        "soc_suart_phase_accumulator_tx_21" BEL
        "soc_suart_phase_accumulator_tx_22" BEL
        "soc_suart_phase_accumulator_tx_23" BEL
        "soc_suart_phase_accumulator_tx_24" BEL
        "soc_suart_phase_accumulator_tx_25" BEL
        "soc_suart_phase_accumulator_tx_26" BEL
        "soc_suart_phase_accumulator_tx_27" BEL
        "soc_suart_phase_accumulator_tx_28" BEL
        "soc_suart_phase_accumulator_tx_29" BEL
        "soc_suart_phase_accumulator_tx_30" BEL
        "soc_suart_phase_accumulator_tx_31" BEL
        "soc_suart_phase_accumulator_rx_1" BEL
        "soc_suart_phase_accumulator_rx_2" BEL
        "soc_suart_phase_accumulator_rx_3" BEL
        "soc_suart_phase_accumulator_rx_4" BEL
        "soc_suart_phase_accumulator_rx_5" BEL
        "soc_suart_phase_accumulator_rx_6" BEL
        "soc_suart_phase_accumulator_rx_7" BEL
        "soc_suart_phase_accumulator_rx_8" BEL
        "soc_suart_phase_accumulator_rx_9" BEL
        "soc_suart_phase_accumulator_rx_10" BEL
        "soc_suart_phase_accumulator_rx_11" BEL
        "soc_suart_phase_accumulator_rx_12" BEL
        "soc_suart_phase_accumulator_rx_13" BEL
        "soc_suart_phase_accumulator_rx_14" BEL
        "soc_suart_phase_accumulator_rx_15" BEL
        "soc_suart_phase_accumulator_rx_16" BEL
        "soc_suart_phase_accumulator_rx_17" BEL
        "soc_suart_phase_accumulator_rx_18" BEL
        "soc_suart_phase_accumulator_rx_19" BEL
        "soc_suart_phase_accumulator_rx_20" BEL
        "soc_suart_phase_accumulator_rx_21" BEL
        "soc_suart_phase_accumulator_rx_22" BEL
        "soc_suart_phase_accumulator_rx_23" BEL
        "soc_suart_phase_accumulator_rx_24" BEL
        "soc_suart_phase_accumulator_rx_25" BEL
        "soc_suart_phase_accumulator_rx_26" BEL
        "soc_suart_phase_accumulator_rx_27" BEL
        "soc_suart_phase_accumulator_rx_28" BEL
        "soc_suart_phase_accumulator_rx_29" BEL
        "soc_suart_phase_accumulator_rx_30" BEL
        "soc_suart_phase_accumulator_rx_31" BEL "soc_opsis_i2c_scl_r" BEL
        "soc_dfi_dfi_p0_rddata_valid" BEL "soc_basesoc_adr_offset_r_0" BEL
        "soc_basesoc_adr_offset_r_1" BEL
        "soc_basesoc_sdram_bandwidth_nreads_r_0" BEL
        "soc_basesoc_sdram_bandwidth_nreads_r_1" BEL
        "soc_basesoc_sdram_bandwidth_nreads_r_2" BEL
        "soc_basesoc_sdram_bandwidth_nreads_r_3" BEL
        "soc_basesoc_sdram_bandwidth_nreads_r_4" BEL
        "soc_basesoc_sdram_bandwidth_nreads_r_5" BEL
        "soc_basesoc_sdram_bandwidth_nreads_r_6" BEL
        "soc_basesoc_sdram_bandwidth_nreads_r_7" BEL
        "soc_basesoc_sdram_bandwidth_nreads_r_8" BEL
        "soc_basesoc_sdram_bandwidth_nreads_r_9" BEL
        "soc_basesoc_sdram_bandwidth_nreads_r_10" BEL
        "soc_basesoc_sdram_bandwidth_nreads_r_11" BEL
        "soc_basesoc_sdram_bandwidth_nreads_r_12" BEL
        "soc_basesoc_sdram_bandwidth_nreads_r_13" BEL
        "soc_basesoc_sdram_bandwidth_nreads_r_14" BEL
        "soc_basesoc_sdram_bandwidth_nreads_r_15" BEL
        "soc_basesoc_sdram_bandwidth_nreads_r_16" BEL
        "soc_basesoc_sdram_bandwidth_nreads_r_17" BEL
        "soc_basesoc_sdram_bandwidth_nreads_r_18" BEL
        "soc_basesoc_sdram_bandwidth_nreads_r_19" BEL
        "soc_basesoc_sdram_bandwidth_nreads_r_20" BEL
        "soc_basesoc_sdram_bandwidth_nreads_r_21" BEL
        "soc_basesoc_sdram_bandwidth_nreads_r_22" BEL
        "soc_basesoc_sdram_bandwidth_nreads_r_23" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_r_0" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_r_1" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_r_2" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_r_3" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_r_4" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_r_5" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_r_6" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_r_7" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_r_8" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_r_9" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_r_10" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_r_11" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_r_12" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_r_13" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_r_14" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_r_15" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_r_16" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_r_17" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_r_18" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_r_19" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_r_20" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_r_21" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_r_22" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_r_23" BEL
        "soc_basesoc_ctrl_storage_31" BEL "soc_basesoc_ctrl_storage_27" BEL
        "soc_basesoc_ctrl_storage_30" BEL "soc_basesoc_ctrl_storage_29" BEL
        "soc_basesoc_ctrl_storage_23" BEL "soc_basesoc_ctrl_storage_26" BEL
        "soc_basesoc_ctrl_storage_24" BEL "soc_basesoc_ctrl_storage_17" BEL
        "soc_basesoc_ctrl_storage_22" BEL "soc_basesoc_ctrl_storage_19" BEL
        "soc_basesoc_ctrl_storage_13" BEL "soc_basesoc_ctrl_storage_16" BEL
        "soc_basesoc_ctrl_storage_15" BEL "soc_basesoc_ctrl_storage_11" BEL
        "soc_basesoc_ctrl_storage_8" BEL "soc_basesoc_ctrl_storage_1" BEL
        "soc_basesoc_ctrl_storage_7" BEL "soc_basesoc_ctrl_storage_2" BEL
        "soc_basesoc_ctrl_storage_0" BEL "soc_front_panel_leds_storage_0" BEL
        "soc_front_panel_leds_storage_1" BEL
        "soc_opsis_i2c_slave_addr_storage_0" BEL
        "soc_opsis_i2c_slave_addr_storage_1" BEL
        "soc_opsis_i2c_slave_addr_storage_2" BEL
        "soc_opsis_i2c_slave_addr_storage_3" BEL
        "soc_opsis_i2c_slave_addr_storage_4" BEL
        "soc_opsis_i2c_slave_addr_storage_5" BEL
        "soc_opsis_i2c_slave_addr_storage_6" BEL
        "soc_basesoc_sdram_phaseinjector0_address_storage_13" BEL
        "soc_basesoc_sdram_storage_0" BEL "soc_basesoc_sdram_storage_1" BEL
        "soc_basesoc_sdram_storage_2" BEL "soc_basesoc_sdram_storage_3" BEL
        "soc_basesoc_sdram_phaseinjector0_command_storage_0" BEL
        "soc_basesoc_sdram_phaseinjector0_command_storage_1" BEL
        "soc_basesoc_sdram_phaseinjector0_command_storage_2" BEL
        "soc_basesoc_sdram_phaseinjector0_command_storage_3" BEL
        "soc_basesoc_sdram_phaseinjector0_command_storage_4" BEL
        "soc_basesoc_sdram_phaseinjector0_command_storage_5" BEL
        "soc_basesoc_sdram_phaseinjector0_address_storage_10" BEL
        "soc_basesoc_sdram_phaseinjector0_address_storage_12" BEL
        "soc_basesoc_sdram_phaseinjector0_address_storage_11" BEL
        "soc_basesoc_sdram_phaseinjector0_baddress_storage_0" BEL
        "soc_basesoc_sdram_phaseinjector0_baddress_storage_1" BEL
        "soc_basesoc_sdram_phaseinjector0_baddress_storage_2" BEL
        "soc_basesoc_sdram_phaseinjector0_address_storage_9" BEL
        "soc_basesoc_sdram_phaseinjector0_address_storage_8" BEL
        "soc_basesoc_sdram_phaseinjector1_address_storage_12" BEL
        "soc_basesoc_sdram_phaseinjector1_command_storage_0" BEL
        "soc_basesoc_sdram_phaseinjector1_command_storage_1" BEL
        "soc_basesoc_sdram_phaseinjector1_command_storage_2" BEL
        "soc_basesoc_sdram_phaseinjector1_command_storage_3" BEL
        "soc_basesoc_sdram_phaseinjector1_command_storage_4" BEL
        "soc_basesoc_sdram_phaseinjector1_command_storage_5" BEL
        "soc_basesoc_sdram_phaseinjector1_address_storage_13" BEL
        "soc_basesoc_sdram_phaseinjector1_address_storage_11" BEL
        "soc_basesoc_sdram_phaseinjector1_address_storage_10" BEL
        "soc_basesoc_sdram_phaseinjector1_baddress_storage_0" BEL
        "soc_basesoc_sdram_phaseinjector1_baddress_storage_1" BEL
        "soc_basesoc_sdram_phaseinjector1_baddress_storage_2" BEL
        "soc_basesoc_sdram_phaseinjector1_address_storage_9" BEL
        "soc_basesoc_sdram_phaseinjector1_address_storage_8" BEL
        "soc_basesoc_sdram_phaseinjector2_address_storage_12" BEL
        "soc_basesoc_sdram_phaseinjector2_command_storage_0" BEL
        "soc_basesoc_sdram_phaseinjector2_command_storage_1" BEL
        "soc_basesoc_sdram_phaseinjector2_command_storage_2" BEL
        "soc_basesoc_sdram_phaseinjector2_command_storage_3" BEL
        "soc_basesoc_sdram_phaseinjector2_command_storage_4" BEL
        "soc_basesoc_sdram_phaseinjector2_command_storage_5" BEL
        "soc_basesoc_sdram_phaseinjector2_address_storage_13" BEL
        "soc_basesoc_sdram_phaseinjector2_address_storage_9" BEL
        "soc_basesoc_sdram_phaseinjector2_address_storage_11" BEL
        "soc_basesoc_sdram_phaseinjector2_address_storage_10" BEL
        "soc_basesoc_sdram_phaseinjector3_command_storage_0" BEL
        "soc_basesoc_sdram_phaseinjector3_command_storage_1" BEL
        "soc_basesoc_sdram_phaseinjector3_command_storage_2" BEL
        "soc_basesoc_sdram_phaseinjector3_command_storage_3" BEL
        "soc_basesoc_sdram_phaseinjector3_command_storage_4" BEL
        "soc_basesoc_sdram_phaseinjector3_command_storage_5" BEL
        "soc_basesoc_sdram_phaseinjector2_address_storage_8" BEL
        "soc_basesoc_sdram_phaseinjector2_baddress_storage_0" BEL
        "soc_basesoc_sdram_phaseinjector2_baddress_storage_1" BEL
        "soc_basesoc_sdram_phaseinjector2_baddress_storage_2" BEL
        "soc_basesoc_sdram_phaseinjector3_address_storage_11" BEL
        "soc_basesoc_sdram_phaseinjector3_address_storage_13" BEL
        "soc_basesoc_sdram_phaseinjector3_address_storage_12" BEL
        "soc_basesoc_sdram_phaseinjector3_address_storage_8" BEL
        "soc_basesoc_sdram_phaseinjector3_address_storage_10" BEL
        "soc_basesoc_sdram_phaseinjector3_address_storage_9" BEL
        "soc_basesoc_sdram_phaseinjector3_baddress_storage_0" BEL
        "soc_basesoc_sdram_phaseinjector3_baddress_storage_1" BEL
        "soc_basesoc_sdram_phaseinjector3_baddress_storage_2" BEL
        "soc_spiflash_bitbang_storage_0" BEL "soc_spiflash_bitbang_storage_1"
        BEL "soc_spiflash_bitbang_storage_2" BEL
        "soc_spiflash_bitbang_storage_3" BEL "soc_basesoc_ctrl_storage_28" BEL
        "soc_suart_eventmanager_storage_0" BEL
        "soc_suart_eventmanager_storage_1" BEL "soc_basesoc_ctrl_storage_20"
        BEL "soc_basesoc_ctrl_storage_25" BEL "soc_basesoc_ctrl_storage_21"
        BEL "soc_basesoc_ctrl_storage_12" BEL "soc_basesoc_ctrl_storage_18"
        BEL "soc_basesoc_ctrl_storage_14" BEL "soc_basesoc_ctrl_storage_6" BEL
        "soc_basesoc_ctrl_storage_10" BEL "soc_basesoc_ctrl_storage_9" BEL
        "soc_basesoc_ctrl_storage_3" BEL "soc_basesoc_ctrl_storage_5" BEL
        "soc_basesoc_ctrl_storage_4" BEL "soc_opsis_i2c_master_storage_0" BEL
        "soc_opsis_i2c_master_storage_1" BEL "soc_opsis_i2c_master_storage_2"
        BEL "soc_opsis_i2c_master_storage_3" BEL
        "soc_opsis_i2c_master_storage_4" BEL "soc_opsis_i2c_master_storage_5"
        BEL "soc_opsis_i2c_master_storage_6" BEL
        "soc_opsis_i2c_master_storage_7" BEL
        "soc_basesoc_sdram_phaseinjector0_address_storage_0" BEL
        "soc_basesoc_sdram_phaseinjector0_address_storage_1" BEL
        "soc_basesoc_sdram_phaseinjector0_address_storage_2" BEL
        "soc_basesoc_sdram_phaseinjector0_address_storage_3" BEL
        "soc_basesoc_sdram_phaseinjector0_address_storage_4" BEL
        "soc_basesoc_sdram_phaseinjector0_address_storage_5" BEL
        "soc_basesoc_sdram_phaseinjector0_address_storage_6" BEL
        "soc_basesoc_sdram_phaseinjector0_address_storage_7" BEL
        "soc_basesoc_sdram_phaseinjector0_wrdata_storage_8" BEL
        "soc_basesoc_sdram_phaseinjector0_wrdata_storage_9" BEL
        "soc_basesoc_sdram_phaseinjector0_wrdata_storage_10" BEL
        "soc_basesoc_sdram_phaseinjector0_wrdata_storage_11" BEL
        "soc_basesoc_sdram_phaseinjector0_wrdata_storage_12" BEL
        "soc_basesoc_sdram_phaseinjector0_wrdata_storage_13" BEL
        "soc_basesoc_sdram_phaseinjector0_wrdata_storage_14" BEL
        "soc_basesoc_sdram_phaseinjector0_wrdata_storage_15" BEL
        "soc_basesoc_sdram_phaseinjector0_wrdata_storage_24" BEL
        "soc_basesoc_sdram_phaseinjector0_wrdata_storage_25" BEL
        "soc_basesoc_sdram_phaseinjector0_wrdata_storage_26" BEL
        "soc_basesoc_sdram_phaseinjector0_wrdata_storage_27" BEL
        "soc_basesoc_sdram_phaseinjector0_wrdata_storage_28" BEL
        "soc_basesoc_sdram_phaseinjector0_wrdata_storage_29" BEL
        "soc_basesoc_sdram_phaseinjector0_wrdata_storage_30" BEL
        "soc_basesoc_sdram_phaseinjector0_wrdata_storage_31" BEL
        "soc_basesoc_sdram_phaseinjector0_wrdata_storage_16" BEL
        "soc_basesoc_sdram_phaseinjector0_wrdata_storage_17" BEL
        "soc_basesoc_sdram_phaseinjector0_wrdata_storage_18" BEL
        "soc_basesoc_sdram_phaseinjector0_wrdata_storage_19" BEL
        "soc_basesoc_sdram_phaseinjector0_wrdata_storage_20" BEL
        "soc_basesoc_sdram_phaseinjector0_wrdata_storage_21" BEL
        "soc_basesoc_sdram_phaseinjector0_wrdata_storage_22" BEL
        "soc_basesoc_sdram_phaseinjector0_wrdata_storage_23" BEL
        "soc_basesoc_sdram_phaseinjector1_wrdata_storage_24" BEL
        "soc_basesoc_sdram_phaseinjector1_wrdata_storage_25" BEL
        "soc_basesoc_sdram_phaseinjector1_wrdata_storage_26" BEL
        "soc_basesoc_sdram_phaseinjector1_wrdata_storage_27" BEL
        "soc_basesoc_sdram_phaseinjector1_wrdata_storage_28" BEL
        "soc_basesoc_sdram_phaseinjector1_wrdata_storage_29" BEL
        "soc_basesoc_sdram_phaseinjector1_wrdata_storage_30" BEL
        "soc_basesoc_sdram_phaseinjector1_wrdata_storage_31" BEL
        "soc_basesoc_sdram_phaseinjector0_wrdata_storage_0" BEL
        "soc_basesoc_sdram_phaseinjector0_wrdata_storage_1" BEL
        "soc_basesoc_sdram_phaseinjector0_wrdata_storage_2" BEL
        "soc_basesoc_sdram_phaseinjector0_wrdata_storage_3" BEL
        "soc_basesoc_sdram_phaseinjector0_wrdata_storage_4" BEL
        "soc_basesoc_sdram_phaseinjector0_wrdata_storage_5" BEL
        "soc_basesoc_sdram_phaseinjector0_wrdata_storage_6" BEL
        "soc_basesoc_sdram_phaseinjector0_wrdata_storage_7" BEL
        "soc_basesoc_sdram_phaseinjector1_address_storage_0" BEL
        "soc_basesoc_sdram_phaseinjector1_address_storage_1" BEL
        "soc_basesoc_sdram_phaseinjector1_address_storage_2" BEL
        "soc_basesoc_sdram_phaseinjector1_address_storage_3" BEL
        "soc_basesoc_sdram_phaseinjector1_address_storage_4" BEL
        "soc_basesoc_sdram_phaseinjector1_address_storage_5" BEL
        "soc_basesoc_sdram_phaseinjector1_address_storage_6" BEL
        "soc_basesoc_sdram_phaseinjector1_address_storage_7" BEL
        "soc_basesoc_sdram_phaseinjector1_wrdata_storage_0" BEL
        "soc_basesoc_sdram_phaseinjector1_wrdata_storage_1" BEL
        "soc_basesoc_sdram_phaseinjector1_wrdata_storage_2" BEL
        "soc_basesoc_sdram_phaseinjector1_wrdata_storage_3" BEL
        "soc_basesoc_sdram_phaseinjector1_wrdata_storage_4" BEL
        "soc_basesoc_sdram_phaseinjector1_wrdata_storage_5" BEL
        "soc_basesoc_sdram_phaseinjector1_wrdata_storage_6" BEL
        "soc_basesoc_sdram_phaseinjector1_wrdata_storage_7" BEL
        "soc_basesoc_sdram_phaseinjector1_wrdata_storage_16" BEL
        "soc_basesoc_sdram_phaseinjector1_wrdata_storage_17" BEL
        "soc_basesoc_sdram_phaseinjector1_wrdata_storage_18" BEL
        "soc_basesoc_sdram_phaseinjector1_wrdata_storage_19" BEL
        "soc_basesoc_sdram_phaseinjector1_wrdata_storage_20" BEL
        "soc_basesoc_sdram_phaseinjector1_wrdata_storage_21" BEL
        "soc_basesoc_sdram_phaseinjector1_wrdata_storage_22" BEL
        "soc_basesoc_sdram_phaseinjector1_wrdata_storage_23" BEL
        "soc_basesoc_sdram_phaseinjector1_wrdata_storage_8" BEL
        "soc_basesoc_sdram_phaseinjector1_wrdata_storage_9" BEL
        "soc_basesoc_sdram_phaseinjector1_wrdata_storage_10" BEL
        "soc_basesoc_sdram_phaseinjector1_wrdata_storage_11" BEL
        "soc_basesoc_sdram_phaseinjector1_wrdata_storage_12" BEL
        "soc_basesoc_sdram_phaseinjector1_wrdata_storage_13" BEL
        "soc_basesoc_sdram_phaseinjector1_wrdata_storage_14" BEL
        "soc_basesoc_sdram_phaseinjector1_wrdata_storage_15" BEL
        "soc_basesoc_sdram_phaseinjector2_wrdata_storage_16" BEL
        "soc_basesoc_sdram_phaseinjector2_wrdata_storage_17" BEL
        "soc_basesoc_sdram_phaseinjector2_wrdata_storage_18" BEL
        "soc_basesoc_sdram_phaseinjector2_wrdata_storage_19" BEL
        "soc_basesoc_sdram_phaseinjector2_wrdata_storage_20" BEL
        "soc_basesoc_sdram_phaseinjector2_wrdata_storage_21" BEL
        "soc_basesoc_sdram_phaseinjector2_wrdata_storage_22" BEL
        "soc_basesoc_sdram_phaseinjector2_wrdata_storage_23" BEL
        "soc_basesoc_sdram_phaseinjector2_address_storage_0" BEL
        "soc_basesoc_sdram_phaseinjector2_address_storage_1" BEL
        "soc_basesoc_sdram_phaseinjector2_address_storage_2" BEL
        "soc_basesoc_sdram_phaseinjector2_address_storage_3" BEL
        "soc_basesoc_sdram_phaseinjector2_address_storage_4" BEL
        "soc_basesoc_sdram_phaseinjector2_address_storage_5" BEL
        "soc_basesoc_sdram_phaseinjector2_address_storage_6" BEL
        "soc_basesoc_sdram_phaseinjector2_address_storage_7" BEL
        "soc_basesoc_sdram_phaseinjector2_wrdata_storage_24" BEL
        "soc_basesoc_sdram_phaseinjector2_wrdata_storage_25" BEL
        "soc_basesoc_sdram_phaseinjector2_wrdata_storage_26" BEL
        "soc_basesoc_sdram_phaseinjector2_wrdata_storage_27" BEL
        "soc_basesoc_sdram_phaseinjector2_wrdata_storage_28" BEL
        "soc_basesoc_sdram_phaseinjector2_wrdata_storage_29" BEL
        "soc_basesoc_sdram_phaseinjector2_wrdata_storage_30" BEL
        "soc_basesoc_sdram_phaseinjector2_wrdata_storage_31" BEL
        "soc_basesoc_sdram_phaseinjector3_address_storage_0" BEL
        "soc_basesoc_sdram_phaseinjector3_address_storage_1" BEL
        "soc_basesoc_sdram_phaseinjector3_address_storage_2" BEL
        "soc_basesoc_sdram_phaseinjector3_address_storage_3" BEL
        "soc_basesoc_sdram_phaseinjector3_address_storage_4" BEL
        "soc_basesoc_sdram_phaseinjector3_address_storage_5" BEL
        "soc_basesoc_sdram_phaseinjector3_address_storage_6" BEL
        "soc_basesoc_sdram_phaseinjector3_address_storage_7" BEL
        "soc_basesoc_sdram_phaseinjector2_wrdata_storage_8" BEL
        "soc_basesoc_sdram_phaseinjector2_wrdata_storage_9" BEL
        "soc_basesoc_sdram_phaseinjector2_wrdata_storage_10" BEL
        "soc_basesoc_sdram_phaseinjector2_wrdata_storage_11" BEL
        "soc_basesoc_sdram_phaseinjector2_wrdata_storage_12" BEL
        "soc_basesoc_sdram_phaseinjector2_wrdata_storage_13" BEL
        "soc_basesoc_sdram_phaseinjector2_wrdata_storage_14" BEL
        "soc_basesoc_sdram_phaseinjector2_wrdata_storage_15" BEL
        "soc_basesoc_sdram_phaseinjector2_wrdata_storage_0" BEL
        "soc_basesoc_sdram_phaseinjector2_wrdata_storage_1" BEL
        "soc_basesoc_sdram_phaseinjector2_wrdata_storage_2" BEL
        "soc_basesoc_sdram_phaseinjector2_wrdata_storage_3" BEL
        "soc_basesoc_sdram_phaseinjector2_wrdata_storage_4" BEL
        "soc_basesoc_sdram_phaseinjector2_wrdata_storage_5" BEL
        "soc_basesoc_sdram_phaseinjector2_wrdata_storage_6" BEL
        "soc_basesoc_sdram_phaseinjector2_wrdata_storage_7" BEL
        "soc_basesoc_sdram_phaseinjector3_wrdata_storage_8" BEL
        "soc_basesoc_sdram_phaseinjector3_wrdata_storage_9" BEL
        "soc_basesoc_sdram_phaseinjector3_wrdata_storage_10" BEL
        "soc_basesoc_sdram_phaseinjector3_wrdata_storage_11" BEL
        "soc_basesoc_sdram_phaseinjector3_wrdata_storage_12" BEL
        "soc_basesoc_sdram_phaseinjector3_wrdata_storage_13" BEL
        "soc_basesoc_sdram_phaseinjector3_wrdata_storage_14" BEL
        "soc_basesoc_sdram_phaseinjector3_wrdata_storage_15" BEL
        "soc_basesoc_sdram_phaseinjector3_wrdata_storage_24" BEL
        "soc_basesoc_sdram_phaseinjector3_wrdata_storage_25" BEL
        "soc_basesoc_sdram_phaseinjector3_wrdata_storage_26" BEL
        "soc_basesoc_sdram_phaseinjector3_wrdata_storage_27" BEL
        "soc_basesoc_sdram_phaseinjector3_wrdata_storage_28" BEL
        "soc_basesoc_sdram_phaseinjector3_wrdata_storage_29" BEL
        "soc_basesoc_sdram_phaseinjector3_wrdata_storage_30" BEL
        "soc_basesoc_sdram_phaseinjector3_wrdata_storage_31" BEL
        "soc_basesoc_sdram_phaseinjector3_wrdata_storage_16" BEL
        "soc_basesoc_sdram_phaseinjector3_wrdata_storage_17" BEL
        "soc_basesoc_sdram_phaseinjector3_wrdata_storage_18" BEL
        "soc_basesoc_sdram_phaseinjector3_wrdata_storage_19" BEL
        "soc_basesoc_sdram_phaseinjector3_wrdata_storage_20" BEL
        "soc_basesoc_sdram_phaseinjector3_wrdata_storage_21" BEL
        "soc_basesoc_sdram_phaseinjector3_wrdata_storage_22" BEL
        "soc_basesoc_sdram_phaseinjector3_wrdata_storage_23" BEL
        "soc_basesoc_load_storage_16" BEL "soc_basesoc_load_storage_17" BEL
        "soc_basesoc_load_storage_18" BEL "soc_basesoc_load_storage_19" BEL
        "soc_basesoc_load_storage_20" BEL "soc_basesoc_load_storage_21" BEL
        "soc_basesoc_load_storage_22" BEL "soc_basesoc_load_storage_23" BEL
        "soc_basesoc_sdram_phaseinjector3_wrdata_storage_0" BEL
        "soc_basesoc_sdram_phaseinjector3_wrdata_storage_1" BEL
        "soc_basesoc_sdram_phaseinjector3_wrdata_storage_2" BEL
        "soc_basesoc_sdram_phaseinjector3_wrdata_storage_3" BEL
        "soc_basesoc_sdram_phaseinjector3_wrdata_storage_4" BEL
        "soc_basesoc_sdram_phaseinjector3_wrdata_storage_5" BEL
        "soc_basesoc_sdram_phaseinjector3_wrdata_storage_6" BEL
        "soc_basesoc_sdram_phaseinjector3_wrdata_storage_7" BEL
        "soc_basesoc_load_storage_24" BEL "soc_basesoc_load_storage_25" BEL
        "soc_basesoc_load_storage_26" BEL "soc_basesoc_load_storage_27" BEL
        "soc_basesoc_load_storage_28" BEL "soc_basesoc_load_storage_29" BEL
        "soc_basesoc_load_storage_30" BEL "soc_basesoc_load_storage_31" BEL
        "soc_basesoc_load_storage_8" BEL "soc_basesoc_load_storage_9" BEL
        "soc_basesoc_load_storage_10" BEL "soc_basesoc_load_storage_11" BEL
        "soc_basesoc_load_storage_12" BEL "soc_basesoc_load_storage_13" BEL
        "soc_basesoc_load_storage_14" BEL "soc_basesoc_load_storage_15" BEL
        "soc_basesoc_load_storage_0" BEL "soc_basesoc_load_storage_1" BEL
        "soc_basesoc_load_storage_2" BEL "soc_basesoc_load_storage_3" BEL
        "soc_basesoc_load_storage_4" BEL "soc_basesoc_load_storage_5" BEL
        "soc_basesoc_load_storage_6" BEL "soc_basesoc_load_storage_7" BEL
        "soc_basesoc_reload_storage_8" BEL "soc_basesoc_reload_storage_9" BEL
        "soc_basesoc_reload_storage_10" BEL "soc_basesoc_reload_storage_11"
        BEL "soc_basesoc_reload_storage_12" BEL
        "soc_basesoc_reload_storage_13" BEL "soc_basesoc_reload_storage_14"
        BEL "soc_basesoc_reload_storage_15" BEL
        "soc_basesoc_reload_storage_24" BEL "soc_basesoc_reload_storage_25"
        BEL "soc_basesoc_reload_storage_26" BEL
        "soc_basesoc_reload_storage_27" BEL "soc_basesoc_reload_storage_28"
        BEL "soc_basesoc_reload_storage_29" BEL
        "soc_basesoc_reload_storage_30" BEL "soc_basesoc_reload_storage_31"
        BEL "soc_basesoc_reload_storage_16" BEL
        "soc_basesoc_reload_storage_17" BEL "soc_basesoc_reload_storage_18"
        BEL "soc_basesoc_reload_storage_19" BEL
        "soc_basesoc_reload_storage_20" BEL "soc_basesoc_reload_storage_21"
        BEL "soc_basesoc_reload_storage_22" BEL
        "soc_basesoc_reload_storage_23" BEL "soc_basesoc_reload_storage_0" BEL
        "soc_basesoc_reload_storage_1" BEL "soc_basesoc_reload_storage_2" BEL
        "soc_basesoc_reload_storage_3" BEL "soc_basesoc_reload_storage_4" BEL
        "soc_basesoc_reload_storage_5" BEL "soc_basesoc_reload_storage_6" BEL
        "soc_basesoc_reload_storage_7" BEL "soc_suart_source_valid" BEL
        "memdat_4_0" BEL "memdat_4_1" BEL "memdat_4_2" BEL "memdat_4_3" BEL
        "memdat_4_4" BEL "memdat_4_5" BEL "memdat_4_6" BEL "memdat_4_7" BEL
        "memdat_2_0" BEL "memdat_2_1" BEL "memdat_2_2" BEL "memdat_2_3" BEL
        "memdat_2_4" BEL "memdat_2_5" BEL "memdat_2_6" BEL "memdat_2_7" BEL
        "soc_dna_status_0" BEL "soc_dna_status_1" BEL "soc_dna_status_2" BEL
        "soc_dna_status_3" BEL "soc_dna_status_4" BEL "soc_dna_status_5" BEL
        "soc_dna_status_6" BEL "soc_dna_status_7" BEL "soc_dna_status_8" BEL
        "soc_dna_status_9" BEL "soc_dna_status_10" BEL "soc_dna_status_11" BEL
        "soc_dna_status_12" BEL "soc_dna_status_13" BEL "soc_dna_status_14"
        BEL "soc_dna_status_15" BEL "soc_dna_status_16" BEL
        "soc_dna_status_17" BEL "soc_dna_status_18" BEL "soc_dna_status_19"
        BEL "soc_dna_status_20" BEL "soc_dna_status_21" BEL
        "soc_dna_status_22" BEL "soc_dna_status_23" BEL "soc_dna_status_24"
        BEL "soc_dna_status_25" BEL "soc_dna_status_26" BEL
        "soc_dna_status_27" BEL "soc_dna_status_28" BEL "soc_dna_status_29"
        BEL "soc_dna_status_30" BEL "soc_dna_status_31" BEL
        "soc_dna_status_32" BEL "soc_dna_status_33" BEL "soc_dna_status_34"
        BEL "soc_dna_status_35" BEL "soc_dna_status_36" BEL
        "soc_dna_status_37" BEL "soc_dna_status_38" BEL "soc_dna_status_39"
        BEL "soc_dna_status_40" BEL "soc_dna_status_41" BEL
        "soc_dna_status_42" BEL "soc_dna_status_43" BEL "soc_dna_status_44"
        BEL "soc_dna_status_45" BEL "soc_dna_status_46" BEL
        "soc_dna_status_47" BEL "soc_dna_status_48" BEL "soc_dna_status_49"
        BEL "soc_dna_status_50" BEL "soc_dna_status_51" BEL
        "soc_dna_status_52" BEL "soc_dna_status_53" BEL "soc_dna_status_54"
        BEL "soc_dna_status_55" BEL "soc_dna_status_56" BEL
        "soc_basesoc_sdram_bandwidth_nreads_status_0" BEL
        "soc_basesoc_sdram_bandwidth_nreads_status_1" BEL
        "soc_basesoc_sdram_bandwidth_nreads_status_2" BEL
        "soc_basesoc_sdram_bandwidth_nreads_status_3" BEL
        "soc_basesoc_sdram_bandwidth_nreads_status_4" BEL
        "soc_basesoc_sdram_bandwidth_nreads_status_5" BEL
        "soc_basesoc_sdram_bandwidth_nreads_status_6" BEL
        "soc_basesoc_sdram_bandwidth_nreads_status_7" BEL
        "soc_basesoc_sdram_bandwidth_nreads_status_8" BEL
        "soc_basesoc_sdram_bandwidth_nreads_status_9" BEL
        "soc_basesoc_sdram_bandwidth_nreads_status_10" BEL
        "soc_basesoc_sdram_bandwidth_nreads_status_11" BEL
        "soc_basesoc_sdram_bandwidth_nreads_status_12" BEL
        "soc_basesoc_sdram_bandwidth_nreads_status_13" BEL
        "soc_basesoc_sdram_bandwidth_nreads_status_14" BEL
        "soc_basesoc_sdram_bandwidth_nreads_status_15" BEL
        "soc_basesoc_sdram_bandwidth_nreads_status_16" BEL
        "soc_basesoc_sdram_bandwidth_nreads_status_17" BEL
        "soc_basesoc_sdram_bandwidth_nreads_status_18" BEL
        "soc_basesoc_sdram_bandwidth_nreads_status_19" BEL
        "soc_basesoc_sdram_bandwidth_nreads_status_20" BEL
        "soc_basesoc_sdram_bandwidth_nreads_status_21" BEL
        "soc_basesoc_sdram_bandwidth_nreads_status_22" BEL
        "soc_basesoc_sdram_bandwidth_nreads_status_23" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_status_0" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_status_1" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_status_2" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_status_3" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_status_4" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_status_5" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_status_6" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_status_7" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_status_8" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_status_9" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_status_10" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_status_11" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_status_12" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_status_13" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_status_14" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_status_15" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_status_16" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_status_17" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_status_18" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_status_19" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_status_20" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_status_21" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_status_22" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_status_23" BEL
        "soc_opsis_i2c_status_storage_0" BEL "soc_opsis_i2c_status_storage_1"
        BEL "memadr_1_0" BEL "memadr_1_1" BEL "memadr_1_2" BEL
        "soc_basesoc_sdram_dfi_p0_rddata_en" BEL
        "soc_basesoc_sdram_dfi_p1_rddata_en" BEL
        "soc_basesoc_sdram_dfi_p1_wrdata_en" BEL "vns_new_master_rdata_valid4"
        BEL "soc_basesoc_value_0" BEL "soc_basesoc_value_1" BEL
        "soc_basesoc_value_2" BEL "soc_basesoc_value_3" BEL
        "soc_basesoc_value_4" BEL "soc_basesoc_value_5" BEL
        "soc_basesoc_value_6" BEL "soc_basesoc_value_7" BEL
        "soc_basesoc_value_8" BEL "soc_basesoc_value_9" BEL
        "soc_basesoc_value_10" BEL "soc_basesoc_value_11" BEL
        "soc_basesoc_value_12" BEL "soc_basesoc_value_13" BEL
        "soc_basesoc_value_14" BEL "soc_basesoc_value_15" BEL
        "soc_basesoc_value_16" BEL "soc_basesoc_value_17" BEL
        "soc_basesoc_value_18" BEL "soc_basesoc_value_19" BEL
        "soc_basesoc_value_20" BEL "soc_basesoc_value_21" BEL
        "soc_basesoc_value_22" BEL "soc_basesoc_value_23" BEL
        "soc_basesoc_value_24" BEL "soc_basesoc_value_25" BEL
        "soc_basesoc_value_26" BEL "soc_basesoc_value_27" BEL
        "soc_basesoc_value_28" BEL "soc_basesoc_value_29" BEL
        "soc_basesoc_value_30" BEL "soc_basesoc_value_31" BEL
        "vns_xilinxmultiregimpl1_regs0" BEL "soc_suart_tx_reg_0" BEL
        "soc_suart_tx_reg_1" BEL "soc_suart_tx_reg_2" BEL "soc_suart_tx_reg_3"
        BEL "soc_suart_tx_reg_4" BEL "soc_suart_tx_reg_5" BEL
        "soc_suart_tx_reg_6" BEL "soc_suart_tx_reg_7" BEL "soc_spiflash_dqi_0"
        BEL "soc_spiflash_dqi_1" BEL "soc_spiflash_dqi_2" BEL
        "soc_spiflash_dqi_3" BEL "vns_xilinxmultiregimpl1_regs1" BEL
        "vns_basesoc_csrbankarray_interface0_bank_bus_dat_r_0" BEL
        "vns_basesoc_csrbankarray_interface0_bank_bus_dat_r_1" BEL
        "vns_basesoc_csrbankarray_interface0_bank_bus_dat_r_2" BEL
        "vns_basesoc_csrbankarray_interface0_bank_bus_dat_r_3" BEL
        "vns_basesoc_csrbankarray_interface0_bank_bus_dat_r_4" BEL
        "vns_basesoc_csrbankarray_interface0_bank_bus_dat_r_5" BEL
        "vns_basesoc_csrbankarray_interface0_bank_bus_dat_r_6" BEL
        "vns_basesoc_csrbankarray_interface0_bank_bus_dat_r_7" BEL
        "vns_basesoc_csrbankarray_interface1_bank_bus_dat_r_0" BEL
        "vns_basesoc_csrbankarray_interface1_bank_bus_dat_r_1" BEL
        "vns_basesoc_csrbankarray_interface7_bank_bus_dat_r_0" BEL
        "vns_basesoc_csrbankarray_interface7_bank_bus_dat_r_1" BEL
        "vns_basesoc_csrbankarray_interface7_bank_bus_dat_r_2" BEL
        "vns_basesoc_csrbankarray_interface7_bank_bus_dat_r_3" BEL
        "vns_basesoc_csrbankarray_interface7_bank_bus_dat_r_4" BEL
        "vns_basesoc_csrbankarray_interface7_bank_bus_dat_r_5" BEL
        "vns_basesoc_csrbankarray_interface7_bank_bus_dat_r_6" BEL
        "vns_basesoc_csrbankarray_interface7_bank_bus_dat_r_7" BEL
        "soc_basesoc_value_status_0" BEL "soc_basesoc_value_status_1" BEL
        "soc_basesoc_value_status_2" BEL "soc_basesoc_value_status_3" BEL
        "soc_basesoc_value_status_4" BEL "soc_basesoc_value_status_5" BEL
        "soc_basesoc_value_status_6" BEL "soc_basesoc_value_status_7" BEL
        "soc_basesoc_value_status_8" BEL "soc_basesoc_value_status_9" BEL
        "soc_basesoc_value_status_10" BEL "soc_basesoc_value_status_11" BEL
        "soc_basesoc_value_status_12" BEL "soc_basesoc_value_status_13" BEL
        "soc_basesoc_value_status_14" BEL "soc_basesoc_value_status_15" BEL
        "soc_basesoc_value_status_16" BEL "soc_basesoc_value_status_17" BEL
        "soc_basesoc_value_status_18" BEL "soc_basesoc_value_status_19" BEL
        "soc_basesoc_value_status_20" BEL "soc_basesoc_value_status_21" BEL
        "soc_basesoc_value_status_22" BEL "soc_basesoc_value_status_23" BEL
        "soc_basesoc_value_status_24" BEL "soc_basesoc_value_status_25" BEL
        "soc_basesoc_value_status_26" BEL "soc_basesoc_value_status_27" BEL
        "soc_basesoc_value_status_28" BEL "soc_basesoc_value_status_29" BEL
        "soc_basesoc_value_status_30" BEL "soc_basesoc_value_status_31" BEL
        "soc_opsis_i2c_sda_i" BEL "soc_opsis_i2c_sda_r" BEL
        "soc_opsis_i2c_din_0" BEL "soc_opsis_i2c_din_1" BEL
        "soc_opsis_i2c_din_2" BEL "soc_opsis_i2c_din_3" BEL
        "soc_opsis_i2c_din_4" BEL "soc_opsis_i2c_din_5" BEL
        "soc_opsis_i2c_din_6" BEL "soc_opsis_i2c_din_7" BEL
        "soc_spiflash_sr_0" BEL "soc_spiflash_sr_1" BEL "soc_spiflash_sr_2"
        BEL "soc_spiflash_sr_3" BEL "soc_spiflash_sr_4" BEL
        "soc_spiflash_sr_5" BEL "soc_spiflash_sr_6" BEL "soc_spiflash_sr_7"
        BEL "soc_spiflash_sr_8" BEL "soc_spiflash_sr_9" BEL
        "soc_spiflash_sr_10" BEL "soc_spiflash_sr_11" BEL "soc_spiflash_sr_12"
        BEL "soc_spiflash_sr_13" BEL "soc_spiflash_sr_14" BEL
        "soc_spiflash_sr_15" BEL "soc_spiflash_sr_16" BEL "soc_spiflash_sr_17"
        BEL "soc_spiflash_sr_18" BEL "soc_spiflash_sr_19" BEL
        "soc_spiflash_sr_20" BEL "soc_spiflash_sr_21" BEL "soc_spiflash_sr_22"
        BEL "soc_spiflash_sr_23" BEL "soc_spiflash_sr_24" BEL
        "soc_spiflash_sr_25" BEL "soc_spiflash_sr_26" BEL "soc_spiflash_sr_27"
        BEL "soc_spiflash_sr_28" BEL "soc_spiflash_sr_29" BEL
        "soc_spiflash_sr_30" BEL "soc_spiflash_sr_31" BEL
        "soc_dfi_dfi_p2_rddata_0" BEL "soc_dfi_dfi_p2_rddata_1" BEL
        "soc_dfi_dfi_p2_rddata_2" BEL "soc_dfi_dfi_p2_rddata_3" BEL
        "soc_dfi_dfi_p2_rddata_4" BEL "soc_dfi_dfi_p2_rddata_5" BEL
        "soc_dfi_dfi_p2_rddata_6" BEL "soc_dfi_dfi_p2_rddata_7" BEL
        "soc_dfi_dfi_p2_rddata_8" BEL "soc_dfi_dfi_p2_rddata_9" BEL
        "soc_dfi_dfi_p2_rddata_10" BEL "soc_dfi_dfi_p2_rddata_11" BEL
        "soc_dfi_dfi_p2_rddata_12" BEL "soc_dfi_dfi_p2_rddata_13" BEL
        "soc_dfi_dfi_p2_rddata_14" BEL "soc_dfi_dfi_p2_rddata_15" BEL
        "soc_dfi_dfi_p2_rddata_16" BEL "soc_dfi_dfi_p2_rddata_17" BEL
        "soc_dfi_dfi_p2_rddata_18" BEL "soc_dfi_dfi_p2_rddata_19" BEL
        "soc_dfi_dfi_p2_rddata_20" BEL "soc_dfi_dfi_p2_rddata_21" BEL
        "soc_dfi_dfi_p2_rddata_22" BEL "soc_dfi_dfi_p2_rddata_23" BEL
        "soc_dfi_dfi_p2_rddata_24" BEL "soc_dfi_dfi_p2_rddata_25" BEL
        "soc_dfi_dfi_p2_rddata_26" BEL "soc_dfi_dfi_p2_rddata_27" BEL
        "soc_dfi_dfi_p2_rddata_28" BEL "soc_dfi_dfi_p2_rddata_29" BEL
        "soc_dfi_dfi_p2_rddata_30" BEL "soc_dfi_dfi_p2_rddata_31" BEL
        "soc_dfi_dfi_p3_rddata_0" BEL "soc_dfi_dfi_p3_rddata_1" BEL
        "soc_dfi_dfi_p3_rddata_2" BEL "soc_dfi_dfi_p3_rddata_3" BEL
        "soc_dfi_dfi_p3_rddata_4" BEL "soc_dfi_dfi_p3_rddata_5" BEL
        "soc_dfi_dfi_p3_rddata_6" BEL "soc_dfi_dfi_p3_rddata_7" BEL
        "soc_dfi_dfi_p3_rddata_8" BEL "soc_dfi_dfi_p3_rddata_9" BEL
        "soc_dfi_dfi_p3_rddata_10" BEL "soc_dfi_dfi_p3_rddata_11" BEL
        "soc_dfi_dfi_p3_rddata_12" BEL "soc_dfi_dfi_p3_rddata_13" BEL
        "soc_dfi_dfi_p3_rddata_14" BEL "soc_dfi_dfi_p3_rddata_15" BEL
        "soc_dfi_dfi_p3_rddata_16" BEL "soc_dfi_dfi_p3_rddata_17" BEL
        "soc_dfi_dfi_p3_rddata_18" BEL "soc_dfi_dfi_p3_rddata_19" BEL
        "soc_dfi_dfi_p3_rddata_20" BEL "soc_dfi_dfi_p3_rddata_21" BEL
        "soc_dfi_dfi_p3_rddata_22" BEL "soc_dfi_dfi_p3_rddata_23" BEL
        "soc_dfi_dfi_p3_rddata_24" BEL "soc_dfi_dfi_p3_rddata_25" BEL
        "soc_dfi_dfi_p3_rddata_26" BEL "soc_dfi_dfi_p3_rddata_27" BEL
        "soc_dfi_dfi_p3_rddata_28" BEL "soc_dfi_dfi_p3_rddata_29" BEL
        "soc_dfi_dfi_p3_rddata_30" BEL "soc_dfi_dfi_p3_rddata_31" BEL
        "vns_basesoc_csrbankarray_interface5_bank_bus_dat_r_0" BEL
        "vns_basesoc_csrbankarray_interface5_bank_bus_dat_r_1" BEL
        "vns_basesoc_csrbankarray_interface5_bank_bus_dat_r_2" BEL
        "vns_basesoc_csrbankarray_interface5_bank_bus_dat_r_3" BEL
        "vns_basesoc_csrbankarray_interface6_bank_bus_dat_r_0" BEL
        "vns_basesoc_csrbankarray_interface6_bank_bus_dat_r_1" BEL
        "vns_basesoc_csrbankarray_interface6_bank_bus_dat_r_2" BEL
        "vns_basesoc_csrbankarray_interface6_bank_bus_dat_r_3" BEL
        "vns_basesoc_csrbankarray_interface6_bank_bus_dat_r_4" BEL
        "vns_basesoc_csrbankarray_interface6_bank_bus_dat_r_5" BEL
        "vns_basesoc_csrbankarray_interface6_bank_bus_dat_r_6" BEL
        "vns_basesoc_csrbankarray_interface6_bank_bus_dat_r_7" BEL
        "soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_0" BEL
        "soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_1" BEL
        "soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_2" BEL
        "soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_3" BEL
        "soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_4" BEL
        "soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_5" BEL
        "soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_6" BEL
        "soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_7" BEL
        "soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_8" BEL
        "soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_9" BEL
        "soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_10" BEL
        "soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_11" BEL
        "soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_12" BEL
        "soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_13" BEL
        "soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_14" BEL
        "soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_15" BEL
        "soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_16" BEL
        "soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_17" BEL
        "soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_18" BEL
        "soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_19" BEL
        "soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_20" BEL
        "soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_we" BEL
        "soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_we" BEL
        "soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_0" BEL
        "soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_1" BEL
        "soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_2" BEL
        "soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_3" BEL
        "soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_4" BEL
        "soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_5" BEL
        "soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_6" BEL
        "soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_7" BEL
        "soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_8" BEL
        "soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_9" BEL
        "soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_10" BEL
        "soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_11" BEL
        "soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_12" BEL
        "soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_13" BEL
        "soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_14" BEL
        "soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_15" BEL
        "soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_16" BEL
        "soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_17" BEL
        "soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_18" BEL
        "soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_19" BEL
        "soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_20" BEL
        "soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_0" BEL
        "soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_1" BEL
        "soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_2" BEL
        "soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_3" BEL
        "soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_4" BEL
        "soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_5" BEL
        "soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_6" BEL
        "soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_7" BEL
        "soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_8" BEL
        "soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_9" BEL
        "soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_10" BEL
        "soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_11" BEL
        "soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_12" BEL
        "soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_13" BEL
        "soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_14" BEL
        "soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_15" BEL
        "soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_16" BEL
        "soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_17" BEL
        "soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_18" BEL
        "soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_19" BEL
        "soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_20" BEL
        "soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_we" BEL
        "soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_we" BEL
        "soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_0" BEL
        "soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_1" BEL
        "soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_2" BEL
        "soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_3" BEL
        "soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_4" BEL
        "soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_5" BEL
        "soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_6" BEL
        "soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_7" BEL
        "soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_8" BEL
        "soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_9" BEL
        "soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_10" BEL
        "soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_11" BEL
        "soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_12" BEL
        "soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_13" BEL
        "soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_14" BEL
        "soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_15" BEL
        "soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_16" BEL
        "soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_17" BEL
        "soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_18" BEL
        "soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_19" BEL
        "soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_20" BEL
        "soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_we" BEL
        "soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_0" BEL
        "soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_1" BEL
        "soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_2" BEL
        "soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_3" BEL
        "soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_4" BEL
        "soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_5" BEL
        "soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_6" BEL
        "soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_7" BEL
        "soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_8" BEL
        "soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_9" BEL
        "soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_10" BEL
        "soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_11" BEL
        "soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_12" BEL
        "soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_13" BEL
        "soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_14" BEL
        "soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_15" BEL
        "soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_16" BEL
        "soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_17" BEL
        "soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_18" BEL
        "soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_19" BEL
        "soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_20" BEL
        "soc_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_0" BEL
        "soc_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_1" BEL
        "soc_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_2" BEL
        "soc_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_3" BEL
        "soc_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_4" BEL
        "soc_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_5" BEL
        "soc_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_6" BEL
        "soc_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_7" BEL
        "soc_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_8" BEL
        "soc_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_9" BEL
        "soc_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_10" BEL
        "soc_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_11" BEL
        "soc_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_12" BEL
        "soc_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_13" BEL
        "soc_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_14" BEL
        "soc_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_15" BEL
        "soc_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_16" BEL
        "soc_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_17" BEL
        "soc_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_18" BEL
        "soc_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_19" BEL
        "soc_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_20" BEL
        "soc_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_we" BEL
        "soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_we" BEL
        "soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_0" BEL
        "soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_1" BEL
        "soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_2" BEL
        "soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_3" BEL
        "soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_4" BEL
        "soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_5" BEL
        "soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_6" BEL
        "soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_7" BEL
        "soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_8" BEL
        "soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_9" BEL
        "soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_10" BEL
        "soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_11" BEL
        "soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_12" BEL
        "soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_13" BEL
        "soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_14" BEL
        "soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_15" BEL
        "soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_16" BEL
        "soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_17" BEL
        "soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_18" BEL
        "soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_19" BEL
        "soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_20" BEL
        "soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_0" BEL
        "soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_1" BEL
        "soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_2" BEL
        "soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_3" BEL
        "soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_4" BEL
        "soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_5" BEL
        "soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_6" BEL
        "soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_7" BEL
        "soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_8" BEL
        "soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_9" BEL
        "soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_10" BEL
        "soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_11" BEL
        "soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_12" BEL
        "soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_13" BEL
        "soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_14" BEL
        "soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_15" BEL
        "soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_16" BEL
        "soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_17" BEL
        "soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_18" BEL
        "soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_19" BEL
        "soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_20" BEL
        "soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_we" BEL
        "soc_dfi_dfi_p0_rddata_0" BEL "soc_dfi_dfi_p0_rddata_1" BEL
        "soc_dfi_dfi_p0_rddata_2" BEL "soc_dfi_dfi_p0_rddata_3" BEL
        "soc_dfi_dfi_p0_rddata_4" BEL "soc_dfi_dfi_p0_rddata_5" BEL
        "soc_dfi_dfi_p0_rddata_6" BEL "soc_dfi_dfi_p0_rddata_7" BEL
        "soc_dfi_dfi_p0_rddata_8" BEL "soc_dfi_dfi_p0_rddata_9" BEL
        "soc_dfi_dfi_p0_rddata_10" BEL "soc_dfi_dfi_p0_rddata_11" BEL
        "soc_dfi_dfi_p0_rddata_12" BEL "soc_dfi_dfi_p0_rddata_13" BEL
        "soc_dfi_dfi_p0_rddata_14" BEL "soc_dfi_dfi_p0_rddata_15" BEL
        "soc_dfi_dfi_p0_rddata_16" BEL "soc_dfi_dfi_p0_rddata_17" BEL
        "soc_dfi_dfi_p0_rddata_18" BEL "soc_dfi_dfi_p0_rddata_19" BEL
        "soc_dfi_dfi_p0_rddata_20" BEL "soc_dfi_dfi_p0_rddata_21" BEL
        "soc_dfi_dfi_p0_rddata_22" BEL "soc_dfi_dfi_p0_rddata_23" BEL
        "soc_dfi_dfi_p0_rddata_24" BEL "soc_dfi_dfi_p0_rddata_25" BEL
        "soc_dfi_dfi_p0_rddata_26" BEL "soc_dfi_dfi_p0_rddata_27" BEL
        "soc_dfi_dfi_p0_rddata_28" BEL "soc_dfi_dfi_p0_rddata_29" BEL
        "soc_dfi_dfi_p0_rddata_30" BEL "soc_dfi_dfi_p0_rddata_31" BEL
        "soc_dfi_dfi_p1_rddata_0" BEL "soc_dfi_dfi_p1_rddata_1" BEL
        "soc_dfi_dfi_p1_rddata_2" BEL "soc_dfi_dfi_p1_rddata_3" BEL
        "soc_dfi_dfi_p1_rddata_4" BEL "soc_dfi_dfi_p1_rddata_5" BEL
        "soc_dfi_dfi_p1_rddata_6" BEL "soc_dfi_dfi_p1_rddata_7" BEL
        "soc_dfi_dfi_p1_rddata_8" BEL "soc_dfi_dfi_p1_rddata_9" BEL
        "soc_dfi_dfi_p1_rddata_10" BEL "soc_dfi_dfi_p1_rddata_11" BEL
        "soc_dfi_dfi_p1_rddata_12" BEL "soc_dfi_dfi_p1_rddata_13" BEL
        "soc_dfi_dfi_p1_rddata_14" BEL "soc_dfi_dfi_p1_rddata_15" BEL
        "soc_dfi_dfi_p1_rddata_16" BEL "soc_dfi_dfi_p1_rddata_17" BEL
        "soc_dfi_dfi_p1_rddata_18" BEL "soc_dfi_dfi_p1_rddata_19" BEL
        "soc_dfi_dfi_p1_rddata_20" BEL "soc_dfi_dfi_p1_rddata_21" BEL
        "soc_dfi_dfi_p1_rddata_22" BEL "soc_dfi_dfi_p1_rddata_23" BEL
        "soc_dfi_dfi_p1_rddata_24" BEL "soc_dfi_dfi_p1_rddata_25" BEL
        "soc_dfi_dfi_p1_rddata_26" BEL "soc_dfi_dfi_p1_rddata_27" BEL
        "soc_dfi_dfi_p1_rddata_28" BEL "soc_dfi_dfi_p1_rddata_29" BEL
        "soc_dfi_dfi_p1_rddata_30" BEL "soc_dfi_dfi_p1_rddata_31" BEL
        "soc_basesoc_sdram_bankmachine0_row_0" BEL
        "soc_basesoc_sdram_bankmachine0_row_1" BEL
        "soc_basesoc_sdram_bankmachine0_row_2" BEL
        "soc_basesoc_sdram_bankmachine0_row_3" BEL
        "soc_basesoc_sdram_bankmachine0_row_4" BEL
        "soc_basesoc_sdram_bankmachine0_row_5" BEL
        "soc_basesoc_sdram_bankmachine0_row_6" BEL
        "soc_basesoc_sdram_bankmachine0_row_7" BEL
        "soc_basesoc_sdram_bankmachine0_row_8" BEL
        "soc_basesoc_sdram_bankmachine0_row_9" BEL
        "soc_basesoc_sdram_bankmachine0_row_10" BEL
        "soc_basesoc_sdram_bankmachine0_row_11" BEL
        "soc_basesoc_sdram_bankmachine0_row_12" BEL
        "soc_basesoc_sdram_bankmachine0_row_13" BEL
        "soc_basesoc_sdram_bankmachine1_row_0" BEL
        "soc_basesoc_sdram_bankmachine1_row_1" BEL
        "soc_basesoc_sdram_bankmachine1_row_2" BEL
        "soc_basesoc_sdram_bankmachine1_row_3" BEL
        "soc_basesoc_sdram_bankmachine1_row_4" BEL
        "soc_basesoc_sdram_bankmachine1_row_5" BEL
        "soc_basesoc_sdram_bankmachine1_row_6" BEL
        "soc_basesoc_sdram_bankmachine1_row_7" BEL
        "soc_basesoc_sdram_bankmachine1_row_8" BEL
        "soc_basesoc_sdram_bankmachine1_row_9" BEL
        "soc_basesoc_sdram_bankmachine1_row_10" BEL
        "soc_basesoc_sdram_bankmachine1_row_11" BEL
        "soc_basesoc_sdram_bankmachine1_row_12" BEL
        "soc_basesoc_sdram_bankmachine1_row_13" BEL
        "soc_basesoc_sdram_bankmachine2_row_0" BEL
        "soc_basesoc_sdram_bankmachine2_row_1" BEL
        "soc_basesoc_sdram_bankmachine2_row_2" BEL
        "soc_basesoc_sdram_bankmachine2_row_3" BEL
        "soc_basesoc_sdram_bankmachine2_row_4" BEL
        "soc_basesoc_sdram_bankmachine2_row_5" BEL
        "soc_basesoc_sdram_bankmachine2_row_6" BEL
        "soc_basesoc_sdram_bankmachine2_row_7" BEL
        "soc_basesoc_sdram_bankmachine2_row_8" BEL
        "soc_basesoc_sdram_bankmachine2_row_9" BEL
        "soc_basesoc_sdram_bankmachine2_row_10" BEL
        "soc_basesoc_sdram_bankmachine2_row_11" BEL
        "soc_basesoc_sdram_bankmachine2_row_12" BEL
        "soc_basesoc_sdram_bankmachine2_row_13" BEL
        "soc_basesoc_sdram_bankmachine3_row_0" BEL
        "soc_basesoc_sdram_bankmachine3_row_1" BEL
        "soc_basesoc_sdram_bankmachine3_row_2" BEL
        "soc_basesoc_sdram_bankmachine3_row_3" BEL
        "soc_basesoc_sdram_bankmachine3_row_4" BEL
        "soc_basesoc_sdram_bankmachine3_row_5" BEL
        "soc_basesoc_sdram_bankmachine3_row_6" BEL
        "soc_basesoc_sdram_bankmachine3_row_7" BEL
        "soc_basesoc_sdram_bankmachine3_row_8" BEL
        "soc_basesoc_sdram_bankmachine3_row_9" BEL
        "soc_basesoc_sdram_bankmachine3_row_10" BEL
        "soc_basesoc_sdram_bankmachine3_row_11" BEL
        "soc_basesoc_sdram_bankmachine3_row_12" BEL
        "soc_basesoc_sdram_bankmachine3_row_13" BEL
        "soc_basesoc_sdram_bankmachine4_row_0" BEL
        "soc_basesoc_sdram_bankmachine4_row_1" BEL
        "soc_basesoc_sdram_bankmachine4_row_2" BEL
        "soc_basesoc_sdram_bankmachine4_row_3" BEL
        "soc_basesoc_sdram_bankmachine4_row_4" BEL
        "soc_basesoc_sdram_bankmachine4_row_5" BEL
        "soc_basesoc_sdram_bankmachine4_row_6" BEL
        "soc_basesoc_sdram_bankmachine4_row_7" BEL
        "soc_basesoc_sdram_bankmachine4_row_8" BEL
        "soc_basesoc_sdram_bankmachine4_row_9" BEL
        "soc_basesoc_sdram_bankmachine4_row_10" BEL
        "soc_basesoc_sdram_bankmachine4_row_11" BEL
        "soc_basesoc_sdram_bankmachine4_row_12" BEL
        "soc_basesoc_sdram_bankmachine4_row_13" BEL
        "soc_basesoc_sdram_bankmachine5_row_0" BEL
        "soc_basesoc_sdram_bankmachine5_row_1" BEL
        "soc_basesoc_sdram_bankmachine5_row_2" BEL
        "soc_basesoc_sdram_bankmachine5_row_3" BEL
        "soc_basesoc_sdram_bankmachine5_row_4" BEL
        "soc_basesoc_sdram_bankmachine5_row_5" BEL
        "soc_basesoc_sdram_bankmachine5_row_6" BEL
        "soc_basesoc_sdram_bankmachine5_row_7" BEL
        "soc_basesoc_sdram_bankmachine5_row_8" BEL
        "soc_basesoc_sdram_bankmachine5_row_9" BEL
        "soc_basesoc_sdram_bankmachine5_row_10" BEL
        "soc_basesoc_sdram_bankmachine5_row_11" BEL
        "soc_basesoc_sdram_bankmachine5_row_12" BEL
        "soc_basesoc_sdram_bankmachine5_row_13" BEL
        "soc_basesoc_sdram_bankmachine6_row_0" BEL
        "soc_basesoc_sdram_bankmachine6_row_1" BEL
        "soc_basesoc_sdram_bankmachine6_row_2" BEL
        "soc_basesoc_sdram_bankmachine6_row_3" BEL
        "soc_basesoc_sdram_bankmachine6_row_4" BEL
        "soc_basesoc_sdram_bankmachine6_row_5" BEL
        "soc_basesoc_sdram_bankmachine6_row_6" BEL
        "soc_basesoc_sdram_bankmachine6_row_7" BEL
        "soc_basesoc_sdram_bankmachine6_row_8" BEL
        "soc_basesoc_sdram_bankmachine6_row_9" BEL
        "soc_basesoc_sdram_bankmachine6_row_10" BEL
        "soc_basesoc_sdram_bankmachine6_row_11" BEL
        "soc_basesoc_sdram_bankmachine6_row_12" BEL
        "soc_basesoc_sdram_bankmachine6_row_13" BEL
        "soc_basesoc_sdram_bankmachine7_row_0" BEL
        "soc_basesoc_sdram_bankmachine7_row_1" BEL
        "soc_basesoc_sdram_bankmachine7_row_2" BEL
        "soc_basesoc_sdram_bankmachine7_row_3" BEL
        "soc_basesoc_sdram_bankmachine7_row_4" BEL
        "soc_basesoc_sdram_bankmachine7_row_5" BEL
        "soc_basesoc_sdram_bankmachine7_row_6" BEL
        "soc_basesoc_sdram_bankmachine7_row_7" BEL
        "soc_basesoc_sdram_bankmachine7_row_8" BEL
        "soc_basesoc_sdram_bankmachine7_row_9" BEL
        "soc_basesoc_sdram_bankmachine7_row_10" BEL
        "soc_basesoc_sdram_bankmachine7_row_11" BEL
        "soc_basesoc_sdram_bankmachine7_row_12" BEL
        "soc_basesoc_sdram_bankmachine7_row_13" BEL
        "soc_basesoc_sdram_phaseinjector3_status_0" BEL
        "soc_basesoc_sdram_phaseinjector3_status_1" BEL
        "soc_basesoc_sdram_phaseinjector3_status_2" BEL
        "soc_basesoc_sdram_phaseinjector3_status_3" BEL
        "soc_basesoc_sdram_phaseinjector3_status_4" BEL
        "soc_basesoc_sdram_phaseinjector3_status_5" BEL
        "soc_basesoc_sdram_phaseinjector3_status_6" BEL
        "soc_basesoc_sdram_phaseinjector3_status_7" BEL
        "soc_basesoc_sdram_phaseinjector3_status_8" BEL
        "soc_basesoc_sdram_phaseinjector3_status_9" BEL
        "soc_basesoc_sdram_phaseinjector3_status_10" BEL
        "soc_basesoc_sdram_phaseinjector3_status_11" BEL
        "soc_basesoc_sdram_phaseinjector3_status_12" BEL
        "soc_basesoc_sdram_phaseinjector3_status_13" BEL
        "soc_basesoc_sdram_phaseinjector3_status_14" BEL
        "soc_basesoc_sdram_phaseinjector3_status_15" BEL
        "soc_basesoc_sdram_phaseinjector3_status_16" BEL
        "soc_basesoc_sdram_phaseinjector3_status_17" BEL
        "soc_basesoc_sdram_phaseinjector3_status_18" BEL
        "soc_basesoc_sdram_phaseinjector3_status_19" BEL
        "soc_basesoc_sdram_phaseinjector3_status_20" BEL
        "soc_basesoc_sdram_phaseinjector3_status_21" BEL
        "soc_basesoc_sdram_phaseinjector3_status_22" BEL
        "soc_basesoc_sdram_phaseinjector3_status_23" BEL
        "soc_basesoc_sdram_phaseinjector3_status_24" BEL
        "soc_basesoc_sdram_phaseinjector3_status_25" BEL
        "soc_basesoc_sdram_phaseinjector3_status_26" BEL
        "soc_basesoc_sdram_phaseinjector3_status_27" BEL
        "soc_basesoc_sdram_phaseinjector3_status_28" BEL
        "soc_basesoc_sdram_phaseinjector3_status_29" BEL
        "soc_basesoc_sdram_phaseinjector3_status_30" BEL
        "soc_basesoc_sdram_phaseinjector3_status_31" BEL
        "soc_basesoc_sdram_phaseinjector2_status_0" BEL
        "soc_basesoc_sdram_phaseinjector2_status_1" BEL
        "soc_basesoc_sdram_phaseinjector2_status_2" BEL
        "soc_basesoc_sdram_phaseinjector2_status_3" BEL
        "soc_basesoc_sdram_phaseinjector2_status_4" BEL
        "soc_basesoc_sdram_phaseinjector2_status_5" BEL
        "soc_basesoc_sdram_phaseinjector2_status_6" BEL
        "soc_basesoc_sdram_phaseinjector2_status_7" BEL
        "soc_basesoc_sdram_phaseinjector2_status_8" BEL
        "soc_basesoc_sdram_phaseinjector2_status_9" BEL
        "soc_basesoc_sdram_phaseinjector2_status_10" BEL
        "soc_basesoc_sdram_phaseinjector2_status_11" BEL
        "soc_basesoc_sdram_phaseinjector2_status_12" BEL
        "soc_basesoc_sdram_phaseinjector2_status_13" BEL
        "soc_basesoc_sdram_phaseinjector2_status_14" BEL
        "soc_basesoc_sdram_phaseinjector2_status_15" BEL
        "soc_basesoc_sdram_phaseinjector2_status_16" BEL
        "soc_basesoc_sdram_phaseinjector2_status_17" BEL
        "soc_basesoc_sdram_phaseinjector2_status_18" BEL
        "soc_basesoc_sdram_phaseinjector2_status_19" BEL
        "soc_basesoc_sdram_phaseinjector2_status_20" BEL
        "soc_basesoc_sdram_phaseinjector2_status_21" BEL
        "soc_basesoc_sdram_phaseinjector2_status_22" BEL
        "soc_basesoc_sdram_phaseinjector2_status_23" BEL
        "soc_basesoc_sdram_phaseinjector2_status_24" BEL
        "soc_basesoc_sdram_phaseinjector2_status_25" BEL
        "soc_basesoc_sdram_phaseinjector2_status_26" BEL
        "soc_basesoc_sdram_phaseinjector2_status_27" BEL
        "soc_basesoc_sdram_phaseinjector2_status_28" BEL
        "soc_basesoc_sdram_phaseinjector2_status_29" BEL
        "soc_basesoc_sdram_phaseinjector2_status_30" BEL
        "soc_basesoc_sdram_phaseinjector2_status_31" BEL
        "soc_basesoc_sdram_phaseinjector0_status_0" BEL
        "soc_basesoc_sdram_phaseinjector0_status_1" BEL
        "soc_basesoc_sdram_phaseinjector0_status_2" BEL
        "soc_basesoc_sdram_phaseinjector0_status_3" BEL
        "soc_basesoc_sdram_phaseinjector0_status_4" BEL
        "soc_basesoc_sdram_phaseinjector0_status_5" BEL
        "soc_basesoc_sdram_phaseinjector0_status_6" BEL
        "soc_basesoc_sdram_phaseinjector0_status_7" BEL
        "soc_basesoc_sdram_phaseinjector0_status_8" BEL
        "soc_basesoc_sdram_phaseinjector0_status_9" BEL
        "soc_basesoc_sdram_phaseinjector0_status_10" BEL
        "soc_basesoc_sdram_phaseinjector0_status_11" BEL
        "soc_basesoc_sdram_phaseinjector0_status_12" BEL
        "soc_basesoc_sdram_phaseinjector0_status_13" BEL
        "soc_basesoc_sdram_phaseinjector0_status_14" BEL
        "soc_basesoc_sdram_phaseinjector0_status_15" BEL
        "soc_basesoc_sdram_phaseinjector0_status_16" BEL
        "soc_basesoc_sdram_phaseinjector0_status_17" BEL
        "soc_basesoc_sdram_phaseinjector0_status_18" BEL
        "soc_basesoc_sdram_phaseinjector0_status_19" BEL
        "soc_basesoc_sdram_phaseinjector0_status_20" BEL
        "soc_basesoc_sdram_phaseinjector0_status_21" BEL
        "soc_basesoc_sdram_phaseinjector0_status_22" BEL
        "soc_basesoc_sdram_phaseinjector0_status_23" BEL
        "soc_basesoc_sdram_phaseinjector0_status_24" BEL
        "soc_basesoc_sdram_phaseinjector0_status_25" BEL
        "soc_basesoc_sdram_phaseinjector0_status_26" BEL
        "soc_basesoc_sdram_phaseinjector0_status_27" BEL
        "soc_basesoc_sdram_phaseinjector0_status_28" BEL
        "soc_basesoc_sdram_phaseinjector0_status_29" BEL
        "soc_basesoc_sdram_phaseinjector0_status_30" BEL
        "soc_basesoc_sdram_phaseinjector0_status_31" BEL
        "soc_basesoc_sdram_phaseinjector1_status_0" BEL
        "soc_basesoc_sdram_phaseinjector1_status_1" BEL
        "soc_basesoc_sdram_phaseinjector1_status_2" BEL
        "soc_basesoc_sdram_phaseinjector1_status_3" BEL
        "soc_basesoc_sdram_phaseinjector1_status_4" BEL
        "soc_basesoc_sdram_phaseinjector1_status_5" BEL
        "soc_basesoc_sdram_phaseinjector1_status_6" BEL
        "soc_basesoc_sdram_phaseinjector1_status_7" BEL
        "soc_basesoc_sdram_phaseinjector1_status_8" BEL
        "soc_basesoc_sdram_phaseinjector1_status_9" BEL
        "soc_basesoc_sdram_phaseinjector1_status_10" BEL
        "soc_basesoc_sdram_phaseinjector1_status_11" BEL
        "soc_basesoc_sdram_phaseinjector1_status_12" BEL
        "soc_basesoc_sdram_phaseinjector1_status_13" BEL
        "soc_basesoc_sdram_phaseinjector1_status_14" BEL
        "soc_basesoc_sdram_phaseinjector1_status_15" BEL
        "soc_basesoc_sdram_phaseinjector1_status_16" BEL
        "soc_basesoc_sdram_phaseinjector1_status_17" BEL
        "soc_basesoc_sdram_phaseinjector1_status_18" BEL
        "soc_basesoc_sdram_phaseinjector1_status_19" BEL
        "soc_basesoc_sdram_phaseinjector1_status_20" BEL
        "soc_basesoc_sdram_phaseinjector1_status_21" BEL
        "soc_basesoc_sdram_phaseinjector1_status_22" BEL
        "soc_basesoc_sdram_phaseinjector1_status_23" BEL
        "soc_basesoc_sdram_phaseinjector1_status_24" BEL
        "soc_basesoc_sdram_phaseinjector1_status_25" BEL
        "soc_basesoc_sdram_phaseinjector1_status_26" BEL
        "soc_basesoc_sdram_phaseinjector1_status_27" BEL
        "soc_basesoc_sdram_phaseinjector1_status_28" BEL
        "soc_basesoc_sdram_phaseinjector1_status_29" BEL
        "soc_basesoc_sdram_phaseinjector1_status_30" BEL
        "soc_basesoc_sdram_phaseinjector1_status_31" BEL
        "soc_opsis_i2c_shift_reg_storage_0" BEL
        "soc_opsis_i2c_shift_reg_storage_1" BEL
        "soc_opsis_i2c_shift_reg_storage_2" BEL
        "soc_opsis_i2c_shift_reg_storage_3" BEL
        "soc_opsis_i2c_shift_reg_storage_4" BEL
        "soc_opsis_i2c_shift_reg_storage_5" BEL
        "soc_opsis_i2c_shift_reg_storage_6" BEL
        "soc_opsis_i2c_shift_reg_storage_7" BEL "soc_opsis_i2c_scl_drv_reg"
        BEL "vns_basesoc_csrbankarray_interface3_bank_bus_dat_r_0" BEL
        "vns_basesoc_csrbankarray_interface3_bank_bus_dat_r_1" BEL
        "vns_basesoc_csrbankarray_interface3_bank_bus_dat_r_2" BEL
        "vns_basesoc_csrbankarray_interface3_bank_bus_dat_r_3" BEL
        "vns_basesoc_csrbankarray_interface3_bank_bus_dat_r_4" BEL
        "vns_basesoc_csrbankarray_interface3_bank_bus_dat_r_5" BEL
        "vns_basesoc_csrbankarray_interface3_bank_bus_dat_r_6" BEL
        "vns_basesoc_csrbankarray_interface3_bank_bus_dat_r_7" BEL
        "vns_basesoc_csrbankarray_interface4_bank_bus_dat_r_0" BEL
        "vns_basesoc_csrbankarray_interface4_bank_bus_dat_r_1" BEL
        "vns_basesoc_csrbankarray_interface4_bank_bus_dat_r_2" BEL
        "vns_basesoc_csrbankarray_interface4_bank_bus_dat_r_3" BEL
        "vns_basesoc_csrbankarray_interface4_bank_bus_dat_r_4" BEL
        "vns_basesoc_csrbankarray_interface4_bank_bus_dat_r_5" BEL
        "vns_basesoc_csrbankarray_interface4_bank_bus_dat_r_6" BEL
        "vns_basesoc_csrbankarray_interface4_bank_bus_dat_r_7" BEL
        "vns_xilinxmultiregimpl0_regs0" BEL "vns_xilinxmultiregimpl0_regs1"
        BEL "soc_basesoc_sdram_dfi_p0_bank_0" BEL
        "soc_basesoc_sdram_dfi_p0_bank_1" BEL
        "soc_basesoc_sdram_dfi_p0_bank_2" BEL
        "soc_basesoc_sdram_dfi_p1_bank_0" BEL
        "soc_basesoc_sdram_dfi_p1_bank_1" BEL
        "soc_basesoc_sdram_dfi_p1_bank_2" BEL
        "soc_basesoc_sdram_bandwidth_cmd_valid" BEL
        "soc_basesoc_sdram_bandwidth_cmd_is_read" BEL
        "soc_basesoc_sdram_bandwidth_cmd_is_write" BEL
        "soc_basesoc_sdram_dfi_p0_address_0" BEL
        "soc_basesoc_sdram_dfi_p0_address_1" BEL
        "soc_basesoc_sdram_dfi_p0_address_2" BEL
        "soc_basesoc_sdram_dfi_p0_address_3" BEL
        "soc_basesoc_sdram_dfi_p0_address_4" BEL
        "soc_basesoc_sdram_dfi_p0_address_5" BEL
        "soc_basesoc_sdram_dfi_p0_address_6" BEL
        "soc_basesoc_sdram_dfi_p0_address_7" BEL
        "soc_basesoc_sdram_dfi_p0_address_8" BEL
        "soc_basesoc_sdram_dfi_p0_address_9" BEL
        "soc_basesoc_sdram_dfi_p0_address_10" BEL
        "soc_basesoc_sdram_dfi_p0_address_11" BEL
        "soc_basesoc_sdram_dfi_p0_address_12" BEL
        "soc_basesoc_sdram_dfi_p0_address_13" BEL
        "soc_basesoc_sdram_dfi_p1_address_0" BEL
        "soc_basesoc_sdram_dfi_p1_address_1" BEL
        "soc_basesoc_sdram_dfi_p1_address_2" BEL
        "soc_basesoc_sdram_dfi_p1_address_3" BEL
        "soc_basesoc_sdram_dfi_p1_address_4" BEL
        "soc_basesoc_sdram_dfi_p1_address_5" BEL
        "soc_basesoc_sdram_dfi_p1_address_6" BEL
        "soc_basesoc_sdram_dfi_p1_address_7" BEL
        "soc_basesoc_sdram_dfi_p1_address_8" BEL
        "soc_basesoc_sdram_dfi_p1_address_9" BEL
        "soc_basesoc_sdram_dfi_p1_address_10" BEL
        "soc_basesoc_sdram_dfi_p1_address_11" BEL
        "soc_basesoc_sdram_dfi_p1_address_12" BEL
        "soc_basesoc_sdram_dfi_p1_address_13" BEL
        "vns_opsisi2c_state_FSM_FFd2" BEL "vns_opsisi2c_state_FSM_FFd4" BEL
        "vns_opsisi2c_state_FSM_FFd3" BEL "vns_multiplexer_state_FSM_FFd2" BEL
        "vns_opsisi2c_state_FSM_FFd1" BEL "vns_multiplexer_state_FSM_FFd3" BEL
        "soc_front_panel_count_1" BEL "vns_multiplexer_state_FSM_FFd1" BEL
        "soc_front_panel_count_0" BEL "soc_front_panel_count_4" BEL
        "soc_front_panel_count_2" BEL "soc_front_panel_count_3" BEL
        "soc_front_panel_count_5" BEL "soc_front_panel_count_6" BEL
        "soc_front_panel_count_9" BEL "soc_front_panel_count_7" BEL
        "soc_front_panel_count_8" BEL "soc_front_panel_count_12" BEL
        "soc_front_panel_count_10" BEL "soc_front_panel_count_11" BEL
        "soc_front_panel_count_15" BEL "soc_front_panel_count_13" BEL
        "soc_front_panel_count_14" BEL "soc_front_panel_count_18" BEL
        "soc_front_panel_count_16" BEL "soc_front_panel_count_17" BEL
        "soc_front_panel_count_21" BEL "soc_front_panel_count_19" BEL
        "soc_front_panel_count_20" BEL "soc_front_panel_count_24" BEL
        "soc_front_panel_count_22" BEL "soc_front_panel_count_23" BEL
        "soc_front_panel_count_25" BEL "soc_crg_por_0" BEL "soc_crg_por_1" BEL
        "soc_crg_por_2" BEL "soc_crg_por_3" BEL "soc_crg_por_4" BEL
        "soc_crg_por_5" BEL "soc_crg_por_6" BEL "soc_crg_por_7" BEL
        "soc_crg_por_8" BEL "soc_crg_por_9" BEL "soc_crg_por_10" BEL
        "soc_basesoc_sdram_timer_count1_1" BEL
        "soc_basesoc_sdram_timer_count1_0" BEL
        "soc_basesoc_sdram_timer_count1_4" BEL
        "soc_basesoc_sdram_timer_count1_2" BEL
        "soc_basesoc_sdram_timer_count1_3" BEL
        "soc_basesoc_sdram_timer_count1_7" BEL
        "soc_basesoc_sdram_timer_count1_5" BEL
        "soc_basesoc_sdram_timer_count1_6" BEL
        "soc_basesoc_sdram_timer_count1_8" BEL
        "soc_basesoc_sdram_zqcs_timer_count1_2" BEL
        "soc_basesoc_sdram_zqcs_timer_count1_0" BEL
        "soc_basesoc_sdram_zqcs_timer_count1_1" BEL
        "soc_basesoc_sdram_zqcs_timer_count1_5" BEL
        "soc_basesoc_sdram_zqcs_timer_count1_3" BEL
        "soc_basesoc_sdram_zqcs_timer_count1_4" BEL
        "soc_basesoc_sdram_zqcs_timer_count1_8" BEL
        "soc_basesoc_sdram_zqcs_timer_count1_6" BEL
        "soc_basesoc_sdram_zqcs_timer_count1_7" BEL
        "soc_basesoc_sdram_zqcs_timer_count1_9" BEL
        "soc_basesoc_sdram_zqcs_timer_count1_10" BEL
        "soc_basesoc_sdram_zqcs_timer_count1_13" BEL
        "soc_basesoc_sdram_zqcs_timer_count1_11" BEL
        "soc_basesoc_sdram_zqcs_timer_count1_12" BEL
        "soc_basesoc_sdram_zqcs_timer_count1_16" BEL
        "soc_basesoc_sdram_zqcs_timer_count1_14" BEL
        "soc_basesoc_sdram_zqcs_timer_count1_15" BEL
        "soc_basesoc_sdram_zqcs_timer_count1_19" BEL
        "soc_basesoc_sdram_zqcs_timer_count1_17" BEL
        "soc_basesoc_sdram_zqcs_timer_count1_18" BEL
        "soc_basesoc_sdram_zqcs_timer_count1_22" BEL
        "soc_basesoc_sdram_zqcs_timer_count1_20" BEL
        "soc_basesoc_sdram_zqcs_timer_count1_21" BEL
        "soc_basesoc_sdram_zqcs_timer_count1_25" BEL
        "soc_basesoc_sdram_zqcs_timer_count1_23" BEL
        "soc_basesoc_sdram_zqcs_timer_count1_24" BEL
        "soc_suart_tx_fifo_produce_0" BEL "soc_suart_tx_fifo_produce_1" BEL
        "soc_suart_tx_fifo_produce_2" BEL "soc_suart_tx_fifo_produce_3" BEL
        "soc_basesoc_ctrl_bus_errors_0" BEL "soc_basesoc_ctrl_bus_errors_1"
        BEL "soc_basesoc_ctrl_bus_errors_2" BEL
        "soc_basesoc_ctrl_bus_errors_3" BEL "soc_basesoc_ctrl_bus_errors_4"
        BEL "soc_basesoc_ctrl_bus_errors_5" BEL
        "soc_basesoc_ctrl_bus_errors_6" BEL "soc_basesoc_ctrl_bus_errors_7"
        BEL "soc_basesoc_ctrl_bus_errors_8" BEL
        "soc_basesoc_ctrl_bus_errors_9" BEL "soc_basesoc_ctrl_bus_errors_10"
        BEL "soc_basesoc_ctrl_bus_errors_11" BEL
        "soc_basesoc_ctrl_bus_errors_12" BEL "soc_basesoc_ctrl_bus_errors_13"
        BEL "soc_basesoc_ctrl_bus_errors_14" BEL
        "soc_basesoc_ctrl_bus_errors_15" BEL "soc_basesoc_ctrl_bus_errors_16"
        BEL "soc_basesoc_ctrl_bus_errors_17" BEL
        "soc_basesoc_ctrl_bus_errors_18" BEL "soc_basesoc_ctrl_bus_errors_19"
        BEL "soc_basesoc_ctrl_bus_errors_20" BEL
        "soc_basesoc_ctrl_bus_errors_21" BEL "soc_basesoc_ctrl_bus_errors_22"
        BEL "soc_basesoc_ctrl_bus_errors_23" BEL
        "soc_basesoc_ctrl_bus_errors_24" BEL "soc_basesoc_ctrl_bus_errors_25"
        BEL "soc_basesoc_ctrl_bus_errors_26" BEL
        "soc_basesoc_ctrl_bus_errors_27" BEL "soc_basesoc_ctrl_bus_errors_28"
        BEL "soc_basesoc_ctrl_bus_errors_29" BEL
        "soc_basesoc_ctrl_bus_errors_30" BEL "soc_basesoc_ctrl_bus_errors_31"
        BEL "soc_dna_cnt_0" BEL "soc_dna_cnt_1" BEL "soc_dna_cnt_2" BEL
        "soc_dna_cnt_3" BEL "soc_dna_cnt_4" BEL "soc_dna_cnt_5" BEL
        "soc_dna_cnt_6" BEL "soc_suart_tx_fifo_consume_0" BEL
        "soc_suart_tx_fifo_consume_1" BEL "soc_suart_tx_fifo_consume_2" BEL
        "soc_suart_tx_fifo_consume_3" BEL "soc_suart_rx_fifo_level0_0" BEL
        "soc_suart_rx_fifo_level0_1" BEL "soc_suart_rx_fifo_level0_2" BEL
        "soc_suart_rx_fifo_level0_3" BEL "soc_suart_rx_fifo_level0_4" BEL
        "soc_suart_tx_fifo_level0_0" BEL "soc_suart_tx_fifo_level0_1" BEL
        "soc_suart_tx_fifo_level0_2" BEL "soc_suart_tx_fifo_level0_3" BEL
        "soc_suart_tx_fifo_level0_4" BEL "soc_suart_rx_fifo_produce_0" BEL
        "soc_suart_rx_fifo_produce_1" BEL "soc_suart_rx_fifo_produce_2" BEL
        "soc_suart_rx_fifo_produce_3" BEL
        "soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce_0" BEL
        "soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce_1" BEL
        "soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce_2" BEL
        "soc_suart_rx_fifo_consume_0" BEL "soc_suart_rx_fifo_consume_1" BEL
        "soc_suart_rx_fifo_consume_2" BEL "soc_suart_rx_fifo_consume_3" BEL
        "soc_basesoc_sdram_bankmachine0_twtpcon_count_0" BEL
        "soc_basesoc_sdram_bankmachine0_twtpcon_count_1" BEL
        "soc_basesoc_sdram_bankmachine0_twtpcon_count_2" BEL
        "soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level_0" BEL
        "soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level_1" BEL
        "soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level_2" BEL
        "soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level_3" BEL
        "soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume_0" BEL
        "soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume_1" BEL
        "soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume_2" BEL
        "soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce_0" BEL
        "soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce_1" BEL
        "soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce_2" BEL
        "soc_basesoc_sdram_bankmachine0_trascon_count_0" BEL
        "soc_basesoc_sdram_bankmachine0_trascon_count_1" BEL
        "soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume_0" BEL
        "soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume_1" BEL
        "soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume_2" BEL
        "soc_basesoc_sdram_bankmachine1_twtpcon_count_0" BEL
        "soc_basesoc_sdram_bankmachine1_twtpcon_count_1" BEL
        "soc_basesoc_sdram_bankmachine1_twtpcon_count_2" BEL
        "soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level_0" BEL
        "soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level_1" BEL
        "soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level_2" BEL
        "soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level_3" BEL
        "soc_basesoc_sdram_bankmachine1_trascon_count_0" BEL
        "soc_basesoc_sdram_bankmachine1_trascon_count_1" BEL
        "soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume_0" BEL
        "soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume_1" BEL
        "soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume_2" BEL
        "soc_basesoc_sdram_bankmachine2_twtpcon_count_0" BEL
        "soc_basesoc_sdram_bankmachine2_twtpcon_count_1" BEL
        "soc_basesoc_sdram_bankmachine2_twtpcon_count_2" BEL
        "soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce_0" BEL
        "soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce_1" BEL
        "soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce_2" BEL
        "soc_basesoc_sdram_bankmachine2_trascon_count_0" BEL
        "soc_basesoc_sdram_bankmachine2_trascon_count_1" BEL
        "soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level_0" BEL
        "soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level_1" BEL
        "soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level_2" BEL
        "soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level_3" BEL
        "soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce_0" BEL
        "soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce_1" BEL
        "soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce_2" BEL
        "soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume_0" BEL
        "soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume_1" BEL
        "soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume_2" BEL
        "soc_basesoc_sdram_bankmachine3_twtpcon_count_0" BEL
        "soc_basesoc_sdram_bankmachine3_twtpcon_count_1" BEL
        "soc_basesoc_sdram_bankmachine3_twtpcon_count_2" BEL
        "soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level_0" BEL
        "soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level_1" BEL
        "soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level_2" BEL
        "soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level_3" BEL
        "soc_basesoc_sdram_bankmachine3_trascon_count_0" BEL
        "soc_basesoc_sdram_bankmachine3_trascon_count_1" BEL
        "soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume_0" BEL
        "soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume_1" BEL
        "soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume_2" BEL
        "soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce_0" BEL
        "soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce_1" BEL
        "soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce_2" BEL
        "soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level_0" BEL
        "soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level_1" BEL
        "soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level_2" BEL
        "soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level_3" BEL
        "soc_basesoc_sdram_bankmachine4_trascon_count_0" BEL
        "soc_basesoc_sdram_bankmachine4_trascon_count_1" BEL
        "soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce_0" BEL
        "soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce_1" BEL
        "soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce_2" BEL
        "soc_basesoc_sdram_bankmachine4_twtpcon_count_0" BEL
        "soc_basesoc_sdram_bankmachine4_twtpcon_count_1" BEL
        "soc_basesoc_sdram_bankmachine4_twtpcon_count_2" BEL
        "soc_basesoc_sdram_bankmachine5_trascon_count_0" BEL
        "soc_basesoc_sdram_bankmachine5_trascon_count_1" BEL
        "soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume_0" BEL
        "soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume_1" BEL
        "soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume_2" BEL
        "soc_basesoc_sdram_bankmachine5_twtpcon_count_0" BEL
        "soc_basesoc_sdram_bankmachine5_twtpcon_count_1" BEL
        "soc_basesoc_sdram_bankmachine5_twtpcon_count_2" BEL
        "soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level_0" BEL
        "soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level_1" BEL
        "soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level_2" BEL
        "soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level_3" BEL
        "soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level_0" BEL
        "soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level_1" BEL
        "soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level_2" BEL
        "soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level_3" BEL
        "soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume_0" BEL
        "soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume_1" BEL
        "soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume_2" BEL
        "soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce_0" BEL
        "soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce_1" BEL
        "soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce_2" BEL
        "soc_basesoc_sdram_bankmachine6_twtpcon_count_0" BEL
        "soc_basesoc_sdram_bankmachine6_twtpcon_count_1" BEL
        "soc_basesoc_sdram_bankmachine6_twtpcon_count_2" BEL
        "soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce_0" BEL
        "soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce_1" BEL
        "soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce_2" BEL
        "soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level_0" BEL
        "soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level_1" BEL
        "soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level_2" BEL
        "soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level_3" BEL
        "soc_basesoc_sdram_bankmachine6_trascon_count_0" BEL
        "soc_basesoc_sdram_bankmachine6_trascon_count_1" BEL
        "soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume_0" BEL
        "soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume_1" BEL
        "soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume_2" BEL
        "soc_basesoc_sdram_bankmachine7_trascon_count_0" BEL
        "soc_basesoc_sdram_bankmachine7_trascon_count_1" BEL
        "soc_basesoc_sdram_twtrcon_count_0" BEL
        "soc_basesoc_sdram_twtrcon_count_1" BEL
        "soc_basesoc_sdram_twtrcon_count_2" BEL
        "soc_basesoc_sdram_bankmachine7_twtpcon_count_0" BEL
        "soc_basesoc_sdram_bankmachine7_twtpcon_count_1" BEL
        "soc_basesoc_sdram_bankmachine7_twtpcon_count_2" BEL
        "soc_basesoc_sdram_bandwidth_nreads_0" BEL
        "soc_basesoc_sdram_bandwidth_nreads_1" BEL
        "soc_basesoc_sdram_bandwidth_nreads_2" BEL
        "soc_basesoc_sdram_bandwidth_nreads_3" BEL
        "soc_basesoc_sdram_bandwidth_nreads_4" BEL
        "soc_basesoc_sdram_bandwidth_nreads_5" BEL
        "soc_basesoc_sdram_bandwidth_nreads_6" BEL
        "soc_basesoc_sdram_bandwidth_nreads_7" BEL
        "soc_basesoc_sdram_bandwidth_nreads_8" BEL
        "soc_basesoc_sdram_bandwidth_nreads_9" BEL
        "soc_basesoc_sdram_bandwidth_nreads_10" BEL
        "soc_basesoc_sdram_bandwidth_nreads_11" BEL
        "soc_basesoc_sdram_bandwidth_nreads_12" BEL
        "soc_basesoc_sdram_bandwidth_nreads_13" BEL
        "soc_basesoc_sdram_bandwidth_nreads_14" BEL
        "soc_basesoc_sdram_bandwidth_nreads_15" BEL
        "soc_basesoc_sdram_bandwidth_nreads_16" BEL
        "soc_basesoc_sdram_bandwidth_nreads_17" BEL
        "soc_basesoc_sdram_bandwidth_nreads_18" BEL
        "soc_basesoc_sdram_bandwidth_nreads_19" BEL
        "soc_basesoc_sdram_bandwidth_nreads_20" BEL
        "soc_basesoc_sdram_bandwidth_nreads_21" BEL
        "soc_basesoc_sdram_bandwidth_nreads_22" BEL
        "soc_basesoc_sdram_bandwidth_nreads_23" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_0" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_1" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_2" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_3" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_4" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_5" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_6" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_7" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_8" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_9" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_10" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_11" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_12" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_13" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_14" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_15" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_16" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_17" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_18" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_19" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_20" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_21" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_22" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_23" BEL "vns_basesoc_count_2" BEL
        "vns_basesoc_count_0" BEL "vns_basesoc_count_1" BEL
        "vns_basesoc_count_5" BEL "vns_basesoc_count_3" BEL
        "vns_basesoc_count_4" BEL "vns_basesoc_count_8" BEL
        "vns_basesoc_count_6" BEL "vns_basesoc_count_7" BEL
        "vns_basesoc_count_11" BEL "vns_basesoc_count_9" BEL
        "vns_basesoc_count_10" BEL "vns_basesoc_count_14" BEL
        "vns_basesoc_count_12" BEL "vns_basesoc_count_13" BEL
        "vns_basesoc_count_17" BEL "vns_basesoc_count_15" BEL
        "vns_basesoc_count_16" BEL "vns_basesoc_count_18" BEL
        "vns_basesoc_count_19" BEL "soc_suart_rx_bitcount_0" BEL
        "soc_suart_rx_bitcount_1" BEL "soc_suart_rx_bitcount_2" BEL
        "soc_suart_tx_bitcount_0" BEL "soc_suart_rx_bitcount_3" BEL
        "soc_suart_tx_bitcount_3" BEL "soc_suart_tx_bitcount_1" BEL
        "soc_suart_tx_bitcount_2" BEL "vns_cache_state_FSM_FFd3" BEL
        "vns_refresher_state_FSM_FFd2" BEL "vns_refresher_state_FSM_FFd1" BEL
        "vns_litedramwishbone2native_state_FSM_FFd2" BEL
        "vns_cache_state_FSM_FFd2" BEL "vns_cache_state_FSM_FFd1" BEL
        "vns_bankmachine0_state_FSM_FFd2" BEL
        "vns_litedramwishbone2native_state_FSM_FFd1" BEL
        "vns_bankmachine0_state_FSM_FFd3" BEL
        "vns_bankmachine1_state_FSM_FFd2" BEL
        "vns_bankmachine0_state_FSM_FFd1" BEL
        "vns_bankmachine1_state_FSM_FFd3" BEL
        "vns_bankmachine4_state_FSM_FFd2" BEL
        "vns_bankmachine1_state_FSM_FFd1" BEL
        "vns_bankmachine4_state_FSM_FFd3" BEL
        "vns_bankmachine2_state_FSM_FFd2" BEL
        "vns_bankmachine4_state_FSM_FFd1" BEL
        "vns_bankmachine2_state_FSM_FFd3" BEL
        "vns_bankmachine3_state_FSM_FFd2" BEL
        "vns_bankmachine2_state_FSM_FFd1" BEL
        "vns_bankmachine3_state_FSM_FFd3" BEL
        "vns_bankmachine7_state_FSM_FFd2" BEL
        "vns_bankmachine3_state_FSM_FFd1" BEL
        "vns_bankmachine7_state_FSM_FFd3" BEL
        "vns_bankmachine5_state_FSM_FFd2" BEL
        "vns_bankmachine7_state_FSM_FFd1" BEL
        "vns_bankmachine5_state_FSM_FFd3" BEL
        "vns_bankmachine6_state_FSM_FFd2" BEL
        "vns_bankmachine5_state_FSM_FFd1" BEL
        "vns_bankmachine6_state_FSM_FFd3" BEL
        "soc_basesoc_sdram_choose_cmd_grant_FSM_FFd7" BEL
        "vns_bankmachine6_state_FSM_FFd1" BEL
        "soc_basesoc_sdram_choose_cmd_grant_FSM_FFd8" BEL
        "soc_basesoc_sdram_choose_cmd_grant_FSM_FFd4" BEL
        "soc_basesoc_sdram_choose_cmd_grant_FSM_FFd6" BEL
        "soc_basesoc_sdram_choose_cmd_grant_FSM_FFd5" BEL
        "soc_basesoc_sdram_choose_cmd_grant_FSM_FFd1" BEL
        "soc_basesoc_sdram_choose_cmd_grant_FSM_FFd3" BEL
        "soc_basesoc_sdram_choose_cmd_grant_FSM_FFd2" BEL
        "soc_basesoc_sdram_choose_req_grant_FSM_FFd6" BEL
        "soc_basesoc_sdram_choose_req_grant_FSM_FFd8" BEL
        "soc_basesoc_sdram_choose_req_grant_FSM_FFd7" BEL
        "soc_basesoc_sdram_choose_req_grant_FSM_FFd3" BEL
        "soc_basesoc_sdram_choose_req_grant_FSM_FFd5" BEL
        "soc_basesoc_sdram_choose_req_grant_FSM_FFd4" BEL
        "soc_basesoc_sdram_choose_req_grant_FSM_FFd2" BEL
        "soc_basesoc_sdram_choose_req_grant_FSM_FFd1" BEL "inst_LPM_FF_3" BEL
        "inst_LPM_FF_2" BEL "inst_LPM_FF_1" BEL "inst_LPM_FF_0" BEL
        "minerva_cpu/m/valid$1" BEL "minerva_cpu/f/valid$1" BEL
        "minerva_cpu/d/valid$1" BEL "minerva_cpu/a/valid" BEL
        "minerva_cpu/x/valid$1" BEL "minerva_cpu/payload__pc$61_31" BEL
        "minerva_cpu/payload__pc$61_30" BEL "minerva_cpu/payload__pc$61_29"
        BEL "minerva_cpu/payload__pc$61_28" BEL
        "minerva_cpu/payload__pc$61_27" BEL "minerva_cpu/payload__pc$61_26"
        BEL "minerva_cpu/payload__pc$61_25" BEL
        "minerva_cpu/payload__pc$61_24" BEL "minerva_cpu/payload__pc$61_23"
        BEL "minerva_cpu/payload__pc$61_22" BEL
        "minerva_cpu/payload__pc$61_21" BEL "minerva_cpu/payload__pc$61_20"
        BEL "minerva_cpu/payload__pc$61_19" BEL
        "minerva_cpu/payload__pc$61_18" BEL "minerva_cpu/payload__pc$61_17"
        BEL "minerva_cpu/payload__pc$61_16" BEL
        "minerva_cpu/payload__pc$61_15" BEL "minerva_cpu/payload__pc$61_14"
        BEL "minerva_cpu/payload__pc$61_13" BEL
        "minerva_cpu/payload__pc$61_12" BEL "minerva_cpu/payload__pc$61_11"
        BEL "minerva_cpu/payload__pc$61_10" BEL "minerva_cpu/payload__pc$61_9"
        BEL "minerva_cpu/payload__pc$61_8" BEL "minerva_cpu/payload__pc$61_7"
        BEL "minerva_cpu/payload__pc$61_6" BEL "minerva_cpu/payload__pc$61_5"
        BEL "minerva_cpu/payload__pc$61_4" BEL "minerva_cpu/payload__pc$61_3"
        BEL "minerva_cpu/payload__pc$61_2" BEL
        "minerva_cpu/m_payload__exception" BEL
        "minerva_cpu/payload__branch_target$144_31" BEL
        "minerva_cpu/payload__branch_target$144_30" BEL
        "minerva_cpu/payload__branch_target$144_29" BEL
        "minerva_cpu/payload__branch_target$144_28" BEL
        "minerva_cpu/payload__branch_target$144_27" BEL
        "minerva_cpu/payload__branch_target$144_26" BEL
        "minerva_cpu/payload__branch_target$144_25" BEL
        "minerva_cpu/payload__branch_target$144_24" BEL
        "minerva_cpu/payload__branch_target$144_23" BEL
        "minerva_cpu/payload__branch_target$144_22" BEL
        "minerva_cpu/payload__branch_target$144_21" BEL
        "minerva_cpu/payload__branch_target$144_20" BEL
        "minerva_cpu/payload__branch_target$144_19" BEL
        "minerva_cpu/payload__branch_target$144_18" BEL
        "minerva_cpu/payload__branch_target$144_17" BEL
        "minerva_cpu/payload__branch_target$144_16" BEL
        "minerva_cpu/payload__branch_target$144_15" BEL
        "minerva_cpu/payload__branch_target$144_14" BEL
        "minerva_cpu/payload__branch_target$144_13" BEL
        "minerva_cpu/payload__branch_target$144_12" BEL
        "minerva_cpu/payload__branch_target$144_11" BEL
        "minerva_cpu/payload__branch_target$144_10" BEL
        "minerva_cpu/payload__branch_target$144_9" BEL
        "minerva_cpu/payload__branch_target$144_8" BEL
        "minerva_cpu/payload__branch_target$144_7" BEL
        "minerva_cpu/payload__branch_target$144_6" BEL
        "minerva_cpu/payload__branch_target$144_5" BEL
        "minerva_cpu/payload__branch_target$144_4" BEL
        "minerva_cpu/payload__branch_target$144_3" BEL
        "minerva_cpu/payload__branch_target$144_2" BEL
        "minerva_cpu/payload__branch_target$144_1" BEL
        "minerva_cpu/payload__branch_target$144_0" BEL
        "minerva_cpu/payload__src1$78_31" BEL
        "minerva_cpu/payload__src1$78_30" BEL
        "minerva_cpu/payload__src1$78_29" BEL
        "minerva_cpu/payload__src1$78_28" BEL
        "minerva_cpu/payload__src1$78_27" BEL
        "minerva_cpu/payload__src1$78_26" BEL
        "minerva_cpu/payload__src1$78_25" BEL
        "minerva_cpu/payload__src1$78_24" BEL
        "minerva_cpu/payload__src1$78_23" BEL
        "minerva_cpu/payload__src1$78_22" BEL
        "minerva_cpu/payload__src1$78_21" BEL
        "minerva_cpu/payload__src1$78_20" BEL
        "minerva_cpu/payload__src1$78_19" BEL
        "minerva_cpu/payload__src1$78_18" BEL
        "minerva_cpu/payload__src1$78_17" BEL
        "minerva_cpu/payload__src1$78_16" BEL
        "minerva_cpu/payload__src1$78_15" BEL
        "minerva_cpu/payload__src1$78_14" BEL
        "minerva_cpu/payload__src1$78_13" BEL
        "minerva_cpu/payload__src1$78_12" BEL
        "minerva_cpu/payload__src1$78_11" BEL
        "minerva_cpu/payload__src1$78_10" BEL "minerva_cpu/payload__src1$78_9"
        BEL "minerva_cpu/payload__src1$78_8" BEL
        "minerva_cpu/payload__src1$78_7" BEL "minerva_cpu/payload__src1$78_6"
        BEL "minerva_cpu/payload__src1$78_5" BEL
        "minerva_cpu/payload__src1$78_4" BEL "minerva_cpu/payload__src1$78_3"
        BEL "minerva_cpu/payload__src1$78_2" BEL
        "minerva_cpu/payload__src1$78_1" BEL "minerva_cpu/payload__src1$78_0"
        BEL "minerva_cpu/payload__result$164_31" BEL
        "minerva_cpu/payload__result$164_30" BEL
        "minerva_cpu/payload__result$164_29" BEL
        "minerva_cpu/payload__result$164_28" BEL
        "minerva_cpu/payload__result$164_27" BEL
        "minerva_cpu/payload__result$164_26" BEL
        "minerva_cpu/payload__result$164_25" BEL
        "minerva_cpu/payload__result$164_24" BEL
        "minerva_cpu/payload__result$164_23" BEL
        "minerva_cpu/payload__result$164_22" BEL
        "minerva_cpu/payload__result$164_21" BEL
        "minerva_cpu/payload__result$164_20" BEL
        "minerva_cpu/payload__result$164_19" BEL
        "minerva_cpu/payload__result$164_18" BEL
        "minerva_cpu/payload__result$164_17" BEL
        "minerva_cpu/payload__result$164_16" BEL
        "minerva_cpu/payload__result$164_15" BEL
        "minerva_cpu/payload__result$164_14" BEL
        "minerva_cpu/payload__result$164_13" BEL
        "minerva_cpu/payload__result$164_12" BEL
        "minerva_cpu/payload__result$164_11" BEL
        "minerva_cpu/payload__result$164_10" BEL
        "minerva_cpu/payload__result$164_9" BEL
        "minerva_cpu/payload__result$164_8" BEL
        "minerva_cpu/payload__result$164_7" BEL
        "minerva_cpu/payload__result$164_6" BEL
        "minerva_cpu/payload__result$164_5" BEL
        "minerva_cpu/payload__result$164_4" BEL
        "minerva_cpu/payload__result$164_3" BEL
        "minerva_cpu/payload__result$164_2" BEL
        "minerva_cpu/payload__result$164_1" BEL
        "minerva_cpu/payload__result$164_0" BEL
        "minerva_cpu/payload__result$128_31" BEL
        "minerva_cpu/payload__result$128_30" BEL
        "minerva_cpu/payload__result$128_29" BEL
        "minerva_cpu/payload__result$128_28" BEL
        "minerva_cpu/payload__result$128_27" BEL
        "minerva_cpu/payload__result$128_26" BEL
        "minerva_cpu/payload__result$128_25" BEL
        "minerva_cpu/payload__result$128_24" BEL
        "minerva_cpu/payload__result$128_23" BEL
        "minerva_cpu/payload__result$128_22" BEL
        "minerva_cpu/payload__result$128_21" BEL
        "minerva_cpu/payload__result$128_20" BEL
        "minerva_cpu/payload__result$128_19" BEL
        "minerva_cpu/payload__result$128_18" BEL
        "minerva_cpu/payload__result$128_17" BEL
        "minerva_cpu/payload__result$128_16" BEL
        "minerva_cpu/payload__result$128_15" BEL
        "minerva_cpu/payload__result$128_14" BEL
        "minerva_cpu/payload__result$128_13" BEL
        "minerva_cpu/payload__result$128_12" BEL
        "minerva_cpu/payload__result$128_11" BEL
        "minerva_cpu/payload__result$128_10" BEL
        "minerva_cpu/payload__result$128_9" BEL
        "minerva_cpu/payload__result$128_8" BEL
        "minerva_cpu/payload__result$128_7" BEL
        "minerva_cpu/payload__result$128_6" BEL
        "minerva_cpu/payload__result$128_5" BEL
        "minerva_cpu/payload__result$128_4" BEL
        "minerva_cpu/payload__result$128_3" BEL
        "minerva_cpu/payload__result$128_2" BEL
        "minerva_cpu/payload__result$128_1" BEL
        "minerva_cpu/payload__result$128_0" BEL
        "minerva_cpu/payload__condition_met$142" BEL
        "minerva_cpu/payload__src2$79_31" BEL
        "minerva_cpu/payload__src2$79_30" BEL
        "minerva_cpu/payload__src2$79_29" BEL
        "minerva_cpu/payload__src2$79_28" BEL
        "minerva_cpu/payload__src2$79_27" BEL
        "minerva_cpu/payload__src2$79_26" BEL
        "minerva_cpu/payload__src2$79_25" BEL
        "minerva_cpu/payload__src2$79_24" BEL
        "minerva_cpu/payload__src2$79_23" BEL
        "minerva_cpu/payload__src2$79_22" BEL
        "minerva_cpu/payload__src2$79_21" BEL
        "minerva_cpu/payload__src2$79_20" BEL
        "minerva_cpu/payload__src2$79_19" BEL
        "minerva_cpu/payload__src2$79_18" BEL
        "minerva_cpu/payload__src2$79_17" BEL
        "minerva_cpu/payload__src2$79_16" BEL
        "minerva_cpu/payload__src2$79_15" BEL
        "minerva_cpu/payload__src2$79_14" BEL
        "minerva_cpu/payload__src2$79_13" BEL
        "minerva_cpu/payload__src2$79_12" BEL
        "minerva_cpu/payload__src2$79_11" BEL
        "minerva_cpu/payload__src2$79_10" BEL "minerva_cpu/payload__src2$79_9"
        BEL "minerva_cpu/payload__src2$79_8" BEL
        "minerva_cpu/payload__src2$79_7" BEL "minerva_cpu/payload__src2$79_6"
        BEL "minerva_cpu/payload__src2$79_5" BEL
        "minerva_cpu/payload__src2$79_4" BEL "minerva_cpu/payload__src2$79_3"
        BEL "minerva_cpu/payload__src2$79_2" BEL
        "minerva_cpu/payload__src2$79_1" BEL "minerva_cpu/payload__src2$79_0"
        BEL "minerva_cpu/payload__csr_result$152_31" BEL
        "minerva_cpu/payload__csr_result$152_30" BEL
        "minerva_cpu/payload__csr_result$152_29" BEL
        "minerva_cpu/payload__csr_result$152_28" BEL
        "minerva_cpu/payload__csr_result$152_27" BEL
        "minerva_cpu/payload__csr_result$152_26" BEL
        "minerva_cpu/payload__csr_result$152_25" BEL
        "minerva_cpu/payload__csr_result$152_24" BEL
        "minerva_cpu/payload__csr_result$152_23" BEL
        "minerva_cpu/payload__csr_result$152_22" BEL
        "minerva_cpu/payload__csr_result$152_21" BEL
        "minerva_cpu/payload__csr_result$152_20" BEL
        "minerva_cpu/payload__csr_result$152_19" BEL
        "minerva_cpu/payload__csr_result$152_18" BEL
        "minerva_cpu/payload__csr_result$152_17" BEL
        "minerva_cpu/payload__csr_result$152_16" BEL
        "minerva_cpu/payload__csr_result$152_15" BEL
        "minerva_cpu/payload__csr_result$152_14" BEL
        "minerva_cpu/payload__csr_result$152_13" BEL
        "minerva_cpu/payload__csr_result$152_12" BEL
        "minerva_cpu/payload__csr_result$152_11" BEL
        "minerva_cpu/payload__csr_result$152_10" BEL
        "minerva_cpu/payload__csr_result$152_9" BEL
        "minerva_cpu/payload__csr_result$152_8" BEL
        "minerva_cpu/payload__csr_result$152_7" BEL
        "minerva_cpu/payload__csr_result$152_6" BEL
        "minerva_cpu/payload__csr_result$152_5" BEL
        "minerva_cpu/payload__csr_result$152_4" BEL
        "minerva_cpu/payload__csr_result$152_3" BEL
        "minerva_cpu/payload__csr_result$152_2" BEL
        "minerva_cpu/payload__csr_result$152_1" BEL
        "minerva_cpu/payload__csr_result$152_0" BEL
        "minerva_cpu/payload__multiply$169" BEL
        "minerva_cpu/payload__rd$158_4" BEL "minerva_cpu/payload__rd$158_3"
        BEL "minerva_cpu/payload__rd$158_2" BEL
        "minerva_cpu/payload__rd$158_1" BEL "minerva_cpu/payload__rd$158_0"
        BEL "minerva_cpu/payload__load$166" BEL
        "minerva_cpu/payload__funct3$162_2" BEL
        "minerva_cpu/payload__funct3$162_1" BEL
        "minerva_cpu/payload__funct3$162_0" BEL
        "minerva_cpu/payload__rd_we$160" BEL
        "minerva_cpu/payload__branch_target$97_31" BEL
        "minerva_cpu/payload__branch_target$97_30" BEL
        "minerva_cpu/payload__branch_target$97_29" BEL
        "minerva_cpu/payload__branch_target$97_28" BEL
        "minerva_cpu/payload__branch_target$97_27" BEL
        "minerva_cpu/payload__branch_target$97_26" BEL
        "minerva_cpu/payload__branch_target$97_25" BEL
        "minerva_cpu/payload__branch_target$97_24" BEL
        "minerva_cpu/payload__branch_target$97_23" BEL
        "minerva_cpu/payload__branch_target$97_22" BEL
        "minerva_cpu/payload__branch_target$97_21" BEL
        "minerva_cpu/payload__branch_target$97_20" BEL
        "minerva_cpu/payload__branch_target$97_19" BEL
        "minerva_cpu/payload__branch_target$97_18" BEL
        "minerva_cpu/payload__branch_target$97_17" BEL
        "minerva_cpu/payload__branch_target$97_16" BEL
        "minerva_cpu/payload__branch_target$97_15" BEL
        "minerva_cpu/payload__branch_target$97_14" BEL
        "minerva_cpu/payload__branch_target$97_13" BEL
        "minerva_cpu/payload__branch_target$97_12" BEL
        "minerva_cpu/payload__branch_target$97_11" BEL
        "minerva_cpu/payload__branch_target$97_10" BEL
        "minerva_cpu/payload__branch_target$97_9" BEL
        "minerva_cpu/payload__branch_target$97_8" BEL
        "minerva_cpu/payload__branch_target$97_7" BEL
        "minerva_cpu/payload__branch_target$97_6" BEL
        "minerva_cpu/payload__branch_target$97_5" BEL
        "minerva_cpu/payload__branch_target$97_4" BEL
        "minerva_cpu/payload__branch_target$97_3" BEL
        "minerva_cpu/payload__branch_target$97_2" BEL
        "minerva_cpu/payload__branch_target$97_1" BEL
        "minerva_cpu/payload__branch_target$97_0" BEL
        "minerva_cpu/payload__illegal$114" BEL
        "minerva_cpu/payload__ecall$117" BEL "minerva_cpu/payload__ebreak$119"
        BEL "minerva_cpu/payload__rd$121_4" BEL
        "minerva_cpu/payload__rd$121_3" BEL "minerva_cpu/payload__rd$121_2"
        BEL "minerva_cpu/payload__rd$121_1" BEL
        "minerva_cpu/payload__rd$121_0" BEL "minerva_cpu/payload__rd_we$123"
        BEL "minerva_cpu/payload__load$132" BEL
        "minerva_cpu/payload__funct3$127_2" BEL
        "minerva_cpu/payload__funct3$127_1" BEL
        "minerva_cpu/payload__funct3$127_0" BEL
        "minerva_cpu/payload__compare$137" BEL
        "minerva_cpu/payload__shift$130" BEL "minerva_cpu/payload__mret$153"
        BEL "minerva_cpu/payload__csr$147" BEL
        "minerva_cpu/payload__csr_adr$149_11" BEL
        "minerva_cpu/payload__csr_adr$149_10" BEL
        "minerva_cpu/payload__csr_adr$149_9" BEL
        "minerva_cpu/payload__csr_adr$149_8" BEL
        "minerva_cpu/payload__csr_adr$149_7" BEL
        "minerva_cpu/payload__csr_adr$149_6" BEL
        "minerva_cpu/payload__csr_adr$149_5" BEL
        "minerva_cpu/payload__csr_adr$149_4" BEL
        "minerva_cpu/payload__csr_adr$149_3" BEL
        "minerva_cpu/payload__csr_adr$149_2" BEL
        "minerva_cpu/payload__csr_adr$149_1" BEL
        "minerva_cpu/payload__csr_adr$149_0" BEL
        "minerva_cpu/payload__csr_we$151" BEL
        "minerva_cpu/payload__multiply$139" BEL
        "minerva_cpu/payload__divide$141" BEL
        "minerva_cpu/payload__illegal$73" BEL "minerva_cpu/payload__rd$74_4"
        BEL "minerva_cpu/payload__rd$74_3" BEL "minerva_cpu/payload__rd$74_2"
        BEL "minerva_cpu/payload__rd$74_1" BEL "minerva_cpu/payload__rd$74_0"
        BEL "minerva_cpu/payload__rs1$75_4" BEL
        "minerva_cpu/payload__rs1$75_3" BEL "minerva_cpu/payload__rs1$75_2"
        BEL "minerva_cpu/payload__rs1$75_1" BEL
        "minerva_cpu/payload__rs1$75_0" BEL "minerva_cpu/payload__rs1_re$77"
        BEL "minerva_cpu/payload__immediate$80_31" BEL
        "minerva_cpu/payload__immediate$80_30" BEL
        "minerva_cpu/payload__immediate$80_29" BEL
        "minerva_cpu/payload__immediate$80_28" BEL
        "minerva_cpu/payload__immediate$80_27" BEL
        "minerva_cpu/payload__immediate$80_26" BEL
        "minerva_cpu/payload__immediate$80_25" BEL
        "minerva_cpu/payload__immediate$80_24" BEL
        "minerva_cpu/payload__immediate$80_23" BEL
        "minerva_cpu/payload__immediate$80_22" BEL
        "minerva_cpu/payload__immediate$80_21" BEL
        "minerva_cpu/payload__immediate$80_20" BEL
        "minerva_cpu/payload__immediate$80_19" BEL
        "minerva_cpu/payload__immediate$80_18" BEL
        "minerva_cpu/payload__immediate$80_17" BEL
        "minerva_cpu/payload__immediate$80_16" BEL
        "minerva_cpu/payload__immediate$80_15" BEL
        "minerva_cpu/payload__immediate$80_14" BEL
        "minerva_cpu/payload__immediate$80_13" BEL
        "minerva_cpu/payload__immediate$80_12" BEL
        "minerva_cpu/payload__rd_we$76" BEL "minerva_cpu/payload__bypass_x$81"
        BEL "minerva_cpu/payload__bypass_m$82" BEL
        "minerva_cpu/payload__funct3$83_2" BEL
        "minerva_cpu/payload__funct3$83_1" BEL
        "minerva_cpu/payload__funct3$83_0" BEL "minerva_cpu/payload__load$84"
        BEL "minerva_cpu/payload__store$85" BEL
        "minerva_cpu/payload__adder$86" BEL
        "minerva_cpu/payload__adder_sub$87" BEL
        "minerva_cpu/payload__compare$95" BEL "minerva_cpu/payload__logic$88"
        BEL "minerva_cpu/payload__shift$91" BEL
        "minerva_cpu/payload__direction$92" BEL "minerva_cpu/payload__sext$93"
        BEL "minerva_cpu/payload__jump$94" BEL
        "minerva_cpu/payload__branch$96" BEL "minerva_cpu/payload__csr$99" BEL
        "minerva_cpu/payload__fence_i" BEL
        "minerva_cpu/payload__csr_adr$100_11" BEL
        "minerva_cpu/payload__csr_adr$100_10" BEL
        "minerva_cpu/payload__csr_adr$100_9" BEL
        "minerva_cpu/payload__csr_adr$100_8" BEL
        "minerva_cpu/payload__csr_adr$100_7" BEL
        "minerva_cpu/payload__csr_adr$100_6" BEL
        "minerva_cpu/payload__csr_adr$100_5" BEL
        "minerva_cpu/payload__csr_adr$100_4" BEL
        "minerva_cpu/payload__csr_adr$100_3" BEL
        "minerva_cpu/payload__csr_adr$100_2" BEL
        "minerva_cpu/payload__csr_we$101" BEL "minerva_cpu/payload__ecall$102"
        BEL "minerva_cpu/payload__ebreak$103" BEL
        "minerva_cpu/payload__mret$104" BEL "minerva_cpu/payload__multiply$89"
        BEL "minerva_cpu/payload__divide$90" BEL
        "minerva_cpu/payload__instruction$108_31" BEL
        "minerva_cpu/payload__instruction$108_30" BEL
        "minerva_cpu/payload__instruction$108_29" BEL
        "minerva_cpu/payload__instruction$108_28" BEL
        "minerva_cpu/payload__instruction$108_27" BEL
        "minerva_cpu/payload__instruction$108_26" BEL
        "minerva_cpu/payload__instruction$108_25" BEL
        "minerva_cpu/payload__instruction$108_24" BEL
        "minerva_cpu/payload__instruction$108_23" BEL
        "minerva_cpu/payload__instruction$108_22" BEL
        "minerva_cpu/payload__instruction$108_21" BEL
        "minerva_cpu/payload__instruction$108_20" BEL
        "minerva_cpu/payload__instruction$108_19" BEL
        "minerva_cpu/payload__instruction$108_18" BEL
        "minerva_cpu/payload__instruction$108_17" BEL
        "minerva_cpu/payload__instruction$108_16" BEL
        "minerva_cpu/payload__instruction$108_15" BEL
        "minerva_cpu/payload__instruction$108_6" BEL
        "minerva_cpu/payload__instruction$108_5" BEL
        "minerva_cpu/payload__instruction$108_4" BEL
        "minerva_cpu/payload__instruction$108_3" BEL
        "minerva_cpu/payload__instruction$108_2" BEL
        "minerva_cpu/payload__instruction$108_1" BEL
        "minerva_cpu/payload__instruction$108_0" BEL
        "minerva_cpu/payload__instruction$68_31" BEL
        "minerva_cpu/payload__instruction$68_30" BEL
        "minerva_cpu/payload__instruction$68_29" BEL
        "minerva_cpu/payload__instruction$68_28" BEL
        "minerva_cpu/payload__instruction$68_27" BEL
        "minerva_cpu/payload__instruction$68_26" BEL
        "minerva_cpu/payload__instruction$68_25" BEL
        "minerva_cpu/payload__instruction$68_24" BEL
        "minerva_cpu/payload__instruction$68_23" BEL
        "minerva_cpu/payload__instruction$68_22" BEL
        "minerva_cpu/payload__instruction$68_21" BEL
        "minerva_cpu/payload__instruction$68_20" BEL
        "minerva_cpu/payload__instruction$68_6" BEL
        "minerva_cpu/payload__instruction$68_5" BEL
        "minerva_cpu/payload__instruction$68_4" BEL
        "minerva_cpu/payload__instruction$68_3" BEL
        "minerva_cpu/payload__instruction$68_2" BEL
        "minerva_cpu/payload__instruction$68_1" BEL
        "minerva_cpu/payload__instruction$68_0" BEL
        "minerva_cpu/payload__pc$106_31" BEL "minerva_cpu/payload__pc$106_30"
        BEL "minerva_cpu/payload__pc$106_29" BEL
        "minerva_cpu/payload__pc$106_28" BEL "minerva_cpu/payload__pc$106_27"
        BEL "minerva_cpu/payload__pc$106_26" BEL
        "minerva_cpu/payload__pc$106_25" BEL "minerva_cpu/payload__pc$106_24"
        BEL "minerva_cpu/payload__pc$106_23" BEL
        "minerva_cpu/payload__pc$106_22" BEL "minerva_cpu/payload__pc$106_21"
        BEL "minerva_cpu/payload__pc$106_20" BEL
        "minerva_cpu/payload__pc$106_19" BEL "minerva_cpu/payload__pc$106_18"
        BEL "minerva_cpu/payload__pc$106_17" BEL
        "minerva_cpu/payload__pc$106_16" BEL "minerva_cpu/payload__pc$106_15"
        BEL "minerva_cpu/payload__pc$106_14" BEL
        "minerva_cpu/payload__pc$106_13" BEL "minerva_cpu/payload__pc$106_12"
        BEL "minerva_cpu/payload__pc$106_11" BEL
        "minerva_cpu/payload__pc$106_10" BEL "minerva_cpu/payload__pc$106_9"
        BEL "minerva_cpu/payload__pc$106_8" BEL
        "minerva_cpu/payload__pc$106_7" BEL "minerva_cpu/payload__pc$106_6"
        BEL "minerva_cpu/payload__pc$106_5" BEL
        "minerva_cpu/payload__pc$106_4" BEL "minerva_cpu/payload__pc$106_3"
        BEL "minerva_cpu/payload__pc$106_2" BEL
        "minerva_cpu/payload__branch_predict_taken$145" BEL
        "minerva_cpu/payload__pc$59_31" BEL "minerva_cpu/payload__pc$59_30"
        BEL "minerva_cpu/payload__pc$59_29" BEL
        "minerva_cpu/payload__pc$59_28" BEL "minerva_cpu/payload__pc$59_27"
        BEL "minerva_cpu/payload__pc$59_26" BEL
        "minerva_cpu/payload__pc$59_25" BEL "minerva_cpu/payload__pc$59_24"
        BEL "minerva_cpu/payload__pc$59_23" BEL
        "minerva_cpu/payload__pc$59_22" BEL "minerva_cpu/payload__pc$59_21"
        BEL "minerva_cpu/payload__pc$59_20" BEL
        "minerva_cpu/payload__pc$59_19" BEL "minerva_cpu/payload__pc$59_18"
        BEL "minerva_cpu/payload__pc$59_17" BEL
        "minerva_cpu/payload__pc$59_16" BEL "minerva_cpu/payload__pc$59_15"
        BEL "minerva_cpu/payload__pc$59_14" BEL
        "minerva_cpu/payload__pc$59_13" BEL "minerva_cpu/payload__pc$59_12"
        BEL "minerva_cpu/payload__pc$59_11" BEL
        "minerva_cpu/payload__pc$59_10" BEL "minerva_cpu/payload__pc$59_9" BEL
        "minerva_cpu/payload__pc$59_8" BEL "minerva_cpu/payload__pc$59_7" BEL
        "minerva_cpu/payload__pc$59_6" BEL "minerva_cpu/payload__pc$59_5" BEL
        "minerva_cpu/payload__pc$59_4" BEL "minerva_cpu/payload__pc$59_3" BEL
        "minerva_cpu/payload__pc$59_2" BEL
        "minerva_cpu/payload__instruction$62_31" BEL
        "minerva_cpu/payload__instruction$62_30" BEL
        "minerva_cpu/payload__instruction$62_29" BEL
        "minerva_cpu/payload__instruction$62_28" BEL
        "minerva_cpu/payload__instruction$62_27" BEL
        "minerva_cpu/payload__instruction$62_26" BEL
        "minerva_cpu/payload__instruction$62_25" BEL
        "minerva_cpu/payload__instruction$62_24" BEL
        "minerva_cpu/payload__instruction$62_23" BEL
        "minerva_cpu/payload__instruction$62_22" BEL
        "minerva_cpu/payload__instruction$62_21" BEL
        "minerva_cpu/payload__instruction$62_20" BEL
        "minerva_cpu/payload__instruction$62_19" BEL
        "minerva_cpu/payload__instruction$62_18" BEL
        "minerva_cpu/payload__instruction$62_17" BEL
        "minerva_cpu/payload__instruction$62_16" BEL
        "minerva_cpu/payload__instruction$62_15" BEL
        "minerva_cpu/payload__instruction$62_14" BEL
        "minerva_cpu/payload__instruction$62_13" BEL
        "minerva_cpu/payload__instruction$62_12" BEL
        "minerva_cpu/payload__instruction$62_11" BEL
        "minerva_cpu/payload__instruction$62_10" BEL
        "minerva_cpu/payload__instruction$62_9" BEL
        "minerva_cpu/payload__instruction$62_8" BEL
        "minerva_cpu/payload__instruction$62_7" BEL
        "minerva_cpu/payload__instruction$62_6" BEL
        "minerva_cpu/payload__instruction$62_5" BEL
        "minerva_cpu/payload__instruction$62_4" BEL
        "minerva_cpu/payload__instruction$62_3" BEL
        "minerva_cpu/payload__instruction$62_2" BEL
        "minerva_cpu/payload__instruction$62_1" BEL
        "minerva_cpu/payload__instruction$62_0" BEL
        "minerva_cpu/payload__pc$66_31" BEL "minerva_cpu/payload__pc$66_30"
        BEL "minerva_cpu/payload__pc$66_29" BEL
        "minerva_cpu/payload__pc$66_28" BEL "minerva_cpu/payload__pc$66_27"
        BEL "minerva_cpu/payload__pc$66_26" BEL
        "minerva_cpu/payload__pc$66_25" BEL "minerva_cpu/payload__pc$66_24"
        BEL "minerva_cpu/payload__pc$66_23" BEL
        "minerva_cpu/payload__pc$66_22" BEL "minerva_cpu/payload__pc$66_21"
        BEL "minerva_cpu/payload__pc$66_20" BEL
        "minerva_cpu/payload__pc$66_19" BEL "minerva_cpu/payload__pc$66_18"
        BEL "minerva_cpu/payload__pc$66_17" BEL
        "minerva_cpu/payload__pc$66_16" BEL "minerva_cpu/payload__pc$66_15"
        BEL "minerva_cpu/payload__pc$66_14" BEL
        "minerva_cpu/payload__pc$66_13" BEL "minerva_cpu/payload__pc$66_12"
        BEL "minerva_cpu/payload__pc$66_11" BEL
        "minerva_cpu/payload__pc$66_10" BEL "minerva_cpu/payload__pc$66_9" BEL
        "minerva_cpu/payload__pc$66_8" BEL "minerva_cpu/payload__pc$66_7" BEL
        "minerva_cpu/payload__pc$66_6" BEL "minerva_cpu/payload__pc$66_5" BEL
        "minerva_cpu/payload__pc$66_4" BEL "minerva_cpu/payload__pc$66_3" BEL
        "minerva_cpu/payload__pc$66_2" BEL
        "minerva_cpu/payload__load_data$167_31" BEL
        "minerva_cpu/payload__load_data$167_30" BEL
        "minerva_cpu/payload__load_data$167_29" BEL
        "minerva_cpu/payload__load_data$167_28" BEL
        "minerva_cpu/payload__load_data$167_27" BEL
        "minerva_cpu/payload__load_data$167_26" BEL
        "minerva_cpu/payload__load_data$167_25" BEL
        "minerva_cpu/payload__load_data$167_24" BEL
        "minerva_cpu/payload__load_data$167_23" BEL
        "minerva_cpu/payload__load_data$167_22" BEL
        "minerva_cpu/payload__load_data$167_21" BEL
        "minerva_cpu/payload__load_data$167_20" BEL
        "minerva_cpu/payload__load_data$167_19" BEL
        "minerva_cpu/payload__load_data$167_18" BEL
        "minerva_cpu/payload__load_data$167_17" BEL
        "minerva_cpu/payload__load_data$167_16" BEL
        "minerva_cpu/payload__load_data$167_15" BEL
        "minerva_cpu/payload__load_data$167_14" BEL
        "minerva_cpu/payload__load_data$167_13" BEL
        "minerva_cpu/payload__load_data$167_12" BEL
        "minerva_cpu/payload__load_data$167_11" BEL
        "minerva_cpu/payload__load_data$167_10" BEL
        "minerva_cpu/payload__load_data$167_9" BEL
        "minerva_cpu/payload__load_data$167_8" BEL
        "minerva_cpu/payload__load_data$167_7" BEL
        "minerva_cpu/payload__load_data$167_6" BEL
        "minerva_cpu/payload__load_data$167_5" BEL
        "minerva_cpu/payload__load_data$167_4" BEL
        "minerva_cpu/payload__load_data$167_3" BEL
        "minerva_cpu/payload__load_data$167_2" BEL
        "minerva_cpu/payload__load_data$167_1" BEL
        "minerva_cpu/payload__load_data$167_0" BEL
        "minerva_cpu/payload__bypass_m$125" BEL
        "minerva_cpu/payload__branch_taken" BEL "minerva_cpu/fetch/ibus__stb"
        BEL "minerva_cpu/fetch/ibus__adr_29" BEL
        "minerva_cpu/fetch/ibus__adr_28" BEL "minerva_cpu/fetch/ibus__adr_27"
        BEL "minerva_cpu/fetch/ibus__adr_26" BEL
        "minerva_cpu/fetch/ibus__adr_25" BEL "minerva_cpu/fetch/ibus__adr_24"
        BEL "minerva_cpu/fetch/ibus__adr_23" BEL
        "minerva_cpu/fetch/ibus__adr_22" BEL "minerva_cpu/fetch/ibus__adr_21"
        BEL "minerva_cpu/fetch/ibus__adr_20" BEL
        "minerva_cpu/fetch/ibus__adr_19" BEL "minerva_cpu/fetch/ibus__adr_18"
        BEL "minerva_cpu/fetch/ibus__adr_17" BEL
        "minerva_cpu/fetch/ibus__adr_16" BEL "minerva_cpu/fetch/ibus__adr_15"
        BEL "minerva_cpu/fetch/ibus__adr_14" BEL
        "minerva_cpu/fetch/ibus__adr_13" BEL "minerva_cpu/fetch/ibus__adr_12"
        BEL "minerva_cpu/fetch/ibus__adr_11" BEL
        "minerva_cpu/fetch/ibus__adr_10" BEL "minerva_cpu/fetch/ibus__adr_9"
        BEL "minerva_cpu/fetch/ibus__adr_8" BEL
        "minerva_cpu/fetch/ibus__adr_7" BEL "minerva_cpu/fetch/ibus__adr_6"
        BEL "minerva_cpu/fetch/ibus__adr_5" BEL
        "minerva_cpu/fetch/ibus__adr_4" BEL "minerva_cpu/fetch/ibus__adr_3"
        BEL "minerva_cpu/fetch/ibus__adr_2" BEL
        "minerva_cpu/fetch/ibus__adr_1" BEL "minerva_cpu/fetch/ibus__adr_0"
        BEL "minerva_cpu/fetch/ibus_rdata_31" BEL
        "minerva_cpu/fetch/ibus_rdata_30" BEL
        "minerva_cpu/fetch/ibus_rdata_29" BEL
        "minerva_cpu/fetch/ibus_rdata_28" BEL
        "minerva_cpu/fetch/ibus_rdata_27" BEL
        "minerva_cpu/fetch/ibus_rdata_26" BEL
        "minerva_cpu/fetch/ibus_rdata_25" BEL
        "minerva_cpu/fetch/ibus_rdata_24" BEL
        "minerva_cpu/fetch/ibus_rdata_23" BEL
        "minerva_cpu/fetch/ibus_rdata_22" BEL
        "minerva_cpu/fetch/ibus_rdata_21" BEL
        "minerva_cpu/fetch/ibus_rdata_20" BEL
        "minerva_cpu/fetch/ibus_rdata_19" BEL
        "minerva_cpu/fetch/ibus_rdata_18" BEL
        "minerva_cpu/fetch/ibus_rdata_17" BEL
        "minerva_cpu/fetch/ibus_rdata_16" BEL
        "minerva_cpu/fetch/ibus_rdata_15" BEL
        "minerva_cpu/fetch/ibus_rdata_14" BEL
        "minerva_cpu/fetch/ibus_rdata_13" BEL
        "minerva_cpu/fetch/ibus_rdata_12" BEL
        "minerva_cpu/fetch/ibus_rdata_11" BEL
        "minerva_cpu/fetch/ibus_rdata_10" BEL "minerva_cpu/fetch/ibus_rdata_9"
        BEL "minerva_cpu/fetch/ibus_rdata_8" BEL
        "minerva_cpu/fetch/ibus_rdata_7" BEL "minerva_cpu/fetch/ibus_rdata_6"
        BEL "minerva_cpu/fetch/ibus_rdata_5" BEL
        "minerva_cpu/fetch/ibus_rdata_4" BEL "minerva_cpu/fetch/ibus_rdata_3"
        BEL "minerva_cpu/fetch/ibus_rdata_2" BEL
        "minerva_cpu/fetch/ibus_rdata_1" BEL "minerva_cpu/fetch/ibus_rdata_0"
        BEL "minerva_cpu/loadstore/dbus__stb" BEL
        "minerva_cpu/loadstore/dbus__adr_29" BEL
        "minerva_cpu/loadstore/dbus__adr_28" BEL
        "minerva_cpu/loadstore/dbus__adr_27" BEL
        "minerva_cpu/loadstore/dbus__adr_26" BEL
        "minerva_cpu/loadstore/dbus__adr_25" BEL
        "minerva_cpu/loadstore/dbus__adr_24" BEL
        "minerva_cpu/loadstore/dbus__adr_23" BEL
        "minerva_cpu/loadstore/dbus__adr_22" BEL
        "minerva_cpu/loadstore/dbus__adr_21" BEL
        "minerva_cpu/loadstore/dbus__adr_20" BEL
        "minerva_cpu/loadstore/dbus__adr_19" BEL
        "minerva_cpu/loadstore/dbus__adr_18" BEL
        "minerva_cpu/loadstore/dbus__adr_17" BEL
        "minerva_cpu/loadstore/dbus__adr_16" BEL
        "minerva_cpu/loadstore/dbus__adr_15" BEL
        "minerva_cpu/loadstore/dbus__adr_14" BEL
        "minerva_cpu/loadstore/dbus__adr_13" BEL
        "minerva_cpu/loadstore/dbus__adr_12" BEL
        "minerva_cpu/loadstore/dbus__adr_11" BEL
        "minerva_cpu/loadstore/dbus__adr_10" BEL
        "minerva_cpu/loadstore/dbus__adr_9" BEL
        "minerva_cpu/loadstore/dbus__adr_8" BEL
        "minerva_cpu/loadstore/dbus__adr_7" BEL
        "minerva_cpu/loadstore/dbus__adr_6" BEL
        "minerva_cpu/loadstore/dbus__adr_5" BEL
        "minerva_cpu/loadstore/dbus__adr_4" BEL
        "minerva_cpu/loadstore/dbus__adr_3" BEL
        "minerva_cpu/loadstore/dbus__adr_2" BEL
        "minerva_cpu/loadstore/dbus__adr_1" BEL
        "minerva_cpu/loadstore/dbus__adr_0" BEL
        "minerva_cpu/loadstore/dbus__sel_3" BEL
        "minerva_cpu/loadstore/dbus__sel_2" BEL
        "minerva_cpu/loadstore/dbus__sel_1" BEL
        "minerva_cpu/loadstore/dbus__sel_0" BEL
        "minerva_cpu/loadstore/dbus__dat_w_31" BEL
        "minerva_cpu/loadstore/dbus__dat_w_30" BEL
        "minerva_cpu/loadstore/dbus__dat_w_29" BEL
        "minerva_cpu/loadstore/dbus__dat_w_28" BEL
        "minerva_cpu/loadstore/dbus__dat_w_27" BEL
        "minerva_cpu/loadstore/dbus__dat_w_26" BEL
        "minerva_cpu/loadstore/dbus__dat_w_25" BEL
        "minerva_cpu/loadstore/dbus__dat_w_24" BEL
        "minerva_cpu/loadstore/dbus__dat_w_23" BEL
        "minerva_cpu/loadstore/dbus__dat_w_22" BEL
        "minerva_cpu/loadstore/dbus__dat_w_21" BEL
        "minerva_cpu/loadstore/dbus__dat_w_20" BEL
        "minerva_cpu/loadstore/dbus__dat_w_19" BEL
        "minerva_cpu/loadstore/dbus__dat_w_18" BEL
        "minerva_cpu/loadstore/dbus__dat_w_17" BEL
        "minerva_cpu/loadstore/dbus__dat_w_16" BEL
        "minerva_cpu/loadstore/dbus__dat_w_15" BEL
        "minerva_cpu/loadstore/dbus__dat_w_14" BEL
        "minerva_cpu/loadstore/dbus__dat_w_13" BEL
        "minerva_cpu/loadstore/dbus__dat_w_12" BEL
        "minerva_cpu/loadstore/dbus__dat_w_11" BEL
        "minerva_cpu/loadstore/dbus__dat_w_10" BEL
        "minerva_cpu/loadstore/dbus__dat_w_9" BEL
        "minerva_cpu/loadstore/dbus__dat_w_8" BEL
        "minerva_cpu/loadstore/dbus__dat_w_7" BEL
        "minerva_cpu/loadstore/dbus__dat_w_6" BEL
        "minerva_cpu/loadstore/dbus__dat_w_5" BEL
        "minerva_cpu/loadstore/dbus__dat_w_4" BEL
        "minerva_cpu/loadstore/dbus__dat_w_3" BEL
        "minerva_cpu/loadstore/dbus__dat_w_2" BEL
        "minerva_cpu/loadstore/dbus__dat_w_1" BEL
        "minerva_cpu/loadstore/dbus__dat_w_0" BEL
        "minerva_cpu/loadstore/m_load_data_31" BEL
        "minerva_cpu/loadstore/m_load_data_30" BEL
        "minerva_cpu/loadstore/m_load_data_29" BEL
        "minerva_cpu/loadstore/m_load_data_28" BEL
        "minerva_cpu/loadstore/m_load_data_27" BEL
        "minerva_cpu/loadstore/m_load_data_26" BEL
        "minerva_cpu/loadstore/m_load_data_25" BEL
        "minerva_cpu/loadstore/m_load_data_24" BEL
        "minerva_cpu/loadstore/m_load_data_23" BEL
        "minerva_cpu/loadstore/m_load_data_22" BEL
        "minerva_cpu/loadstore/m_load_data_21" BEL
        "minerva_cpu/loadstore/m_load_data_20" BEL
        "minerva_cpu/loadstore/m_load_data_19" BEL
        "minerva_cpu/loadstore/m_load_data_18" BEL
        "minerva_cpu/loadstore/m_load_data_17" BEL
        "minerva_cpu/loadstore/m_load_data_16" BEL
        "minerva_cpu/loadstore/m_load_data_15" BEL
        "minerva_cpu/loadstore/m_load_data_14" BEL
        "minerva_cpu/loadstore/m_load_data_13" BEL
        "minerva_cpu/loadstore/m_load_data_12" BEL
        "minerva_cpu/loadstore/m_load_data_11" BEL
        "minerva_cpu/loadstore/m_load_data_10" BEL
        "minerva_cpu/loadstore/m_load_data_9" BEL
        "minerva_cpu/loadstore/m_load_data_8" BEL
        "minerva_cpu/loadstore/m_load_data_7" BEL
        "minerva_cpu/loadstore/m_load_data_6" BEL
        "minerva_cpu/loadstore/m_load_data_5" BEL
        "minerva_cpu/loadstore/m_load_data_4" BEL
        "minerva_cpu/loadstore/m_load_data_3" BEL
        "minerva_cpu/loadstore/m_load_data_2" BEL
        "minerva_cpu/loadstore/m_load_data_1" BEL
        "minerva_cpu/loadstore/m_load_data_0" BEL
        "minerva_cpu/exception/r__value$18_31" BEL
        "minerva_cpu/exception/r__value$18_30" BEL
        "minerva_cpu/exception/r__value$18_29" BEL
        "minerva_cpu/exception/r__value$18_28" BEL
        "minerva_cpu/exception/r__value$18_27" BEL
        "minerva_cpu/exception/r__value$18_26" BEL
        "minerva_cpu/exception/r__value$18_25" BEL
        "minerva_cpu/exception/r__value$18_24" BEL
        "minerva_cpu/exception/r__value$18_23" BEL
        "minerva_cpu/exception/r__value$18_22" BEL
        "minerva_cpu/exception/r__value$18_21" BEL
        "minerva_cpu/exception/r__value$18_20" BEL
        "minerva_cpu/exception/r__value$18_19" BEL
        "minerva_cpu/exception/r__value$18_18" BEL
        "minerva_cpu/exception/r__value$18_17" BEL
        "minerva_cpu/exception/r__value$18_16" BEL
        "minerva_cpu/exception/r__value$18_15" BEL
        "minerva_cpu/exception/r__value$18_14" BEL
        "minerva_cpu/exception/r__value$18_13" BEL
        "minerva_cpu/exception/r__value$18_12" BEL
        "minerva_cpu/exception/r__value$18_11" BEL
        "minerva_cpu/exception/r__value$18_10" BEL
        "minerva_cpu/exception/r__value$18_9" BEL
        "minerva_cpu/exception/r__value$18_8" BEL
        "minerva_cpu/exception/r__value$18_7" BEL
        "minerva_cpu/exception/r__value$18_6" BEL
        "minerva_cpu/exception/r__value$18_5" BEL
        "minerva_cpu/exception/r__value$18_4" BEL
        "minerva_cpu/exception/r__value$18_3" BEL
        "minerva_cpu/exception/r__value$18_2" BEL
        "minerva_cpu/exception/r__value$18_1" BEL
        "minerva_cpu/exception/r__value$18_0" BEL
        "minerva_cpu/exception/r__ecode_30" BEL
        "minerva_cpu/exception/r__ecode_29" BEL
        "minerva_cpu/exception/r__ecode_28" BEL
        "minerva_cpu/exception/r__ecode_27" BEL
        "minerva_cpu/exception/r__ecode_26" BEL
        "minerva_cpu/exception/r__ecode_25" BEL
        "minerva_cpu/exception/r__ecode_24" BEL
        "minerva_cpu/exception/r__ecode_23" BEL
        "minerva_cpu/exception/r__ecode_22" BEL
        "minerva_cpu/exception/r__ecode_21" BEL
        "minerva_cpu/exception/r__ecode_20" BEL
        "minerva_cpu/exception/r__ecode_19" BEL
        "minerva_cpu/exception/r__ecode_18" BEL
        "minerva_cpu/exception/r__ecode_17" BEL
        "minerva_cpu/exception/r__ecode_16" BEL
        "minerva_cpu/exception/r__ecode_15" BEL
        "minerva_cpu/exception/r__ecode_14" BEL
        "minerva_cpu/exception/r__ecode_13" BEL
        "minerva_cpu/exception/r__ecode_12" BEL
        "minerva_cpu/exception/r__ecode_11" BEL
        "minerva_cpu/exception/r__ecode_10" BEL
        "minerva_cpu/exception/r__ecode_9" BEL
        "minerva_cpu/exception/r__ecode_8" BEL
        "minerva_cpu/exception/r__ecode_7" BEL
        "minerva_cpu/exception/r__ecode_6" BEL
        "minerva_cpu/exception/r__ecode_5" BEL
        "minerva_cpu/exception/r__ecode_4" BEL
        "minerva_cpu/exception/r__ecode_3" BEL
        "minerva_cpu/exception/r__ecode_2" BEL
        "minerva_cpu/exception/r__ecode_1" BEL
        "minerva_cpu/exception/r__ecode_0" BEL
        "minerva_cpu/exception/r__interrupt" BEL
        "minerva_cpu/exception/r__base$1_29" BEL
        "minerva_cpu/exception/r__base$1_28" BEL
        "minerva_cpu/exception/r__base$1_27" BEL
        "minerva_cpu/exception/r__base$1_26" BEL
        "minerva_cpu/exception/r__base$1_25" BEL
        "minerva_cpu/exception/r__base$1_24" BEL
        "minerva_cpu/exception/r__base$1_23" BEL
        "minerva_cpu/exception/r__base$1_22" BEL
        "minerva_cpu/exception/r__base$1_21" BEL
        "minerva_cpu/exception/r__base$1_20" BEL
        "minerva_cpu/exception/r__base$1_19" BEL
        "minerva_cpu/exception/r__base$1_18" BEL
        "minerva_cpu/exception/r__base$1_17" BEL
        "minerva_cpu/exception/r__base$1_16" BEL
        "minerva_cpu/exception/r__base$1_15" BEL
        "minerva_cpu/exception/r__base$1_14" BEL
        "minerva_cpu/exception/r__base$1_13" BEL
        "minerva_cpu/exception/r__base$1_12" BEL
        "minerva_cpu/exception/r__base$1_11" BEL
        "minerva_cpu/exception/r__base$1_10" BEL
        "minerva_cpu/exception/r__base$1_9" BEL
        "minerva_cpu/exception/r__base$1_8" BEL
        "minerva_cpu/exception/r__base$1_7" BEL
        "minerva_cpu/exception/r__base$1_6" BEL
        "minerva_cpu/exception/r__base$1_5" BEL
        "minerva_cpu/exception/r__base$1_4" BEL
        "minerva_cpu/exception/r__base$1_3" BEL
        "minerva_cpu/exception/r__base$1_2" BEL
        "minerva_cpu/exception/r__base$1_1" BEL
        "minerva_cpu/exception/r__base$1_0" BEL "minerva_cpu/exception/r__mie"
        BEL "minerva_cpu/exception/r__sd" BEL "minerva_cpu/exception/r__tw"
        BEL "minerva_cpu/exception/r__tvm" BEL "minerva_cpu/exception/r__tsr"
        BEL "minerva_cpu/exception/r__mxr" BEL "minerva_cpu/exception/r__sum"
        BEL "minerva_cpu/exception/r__spp" BEL "minerva_cpu/exception/r__mprv"
        BEL "minerva_cpu/exception/r__spie" BEL "minerva_cpu/exception/r__sie"
        BEL "minerva_cpu/exception/r__upie" BEL "minerva_cpu/exception/r__uie"
        BEL "minerva_cpu/exception/r__meie" BEL
        "minerva_cpu/exception/r__seie" BEL "minerva_cpu/exception/r__ueie"
        BEL "minerva_cpu/exception/r__mtie" BEL
        "minerva_cpu/exception/r__utie" BEL "minerva_cpu/exception/r__msie"
        BEL "minerva_cpu/exception/r__stie" BEL
        "minerva_cpu/exception/r__ssie" BEL "minerva_cpu/exception/r__usie"
        BEL "minerva_cpu/exception/r__seip" BEL
        "minerva_cpu/exception/r__ueip" BEL "minerva_cpu/exception/r__stip"
        BEL "minerva_cpu/exception/r__ssip" BEL
        "minerva_cpu/exception/r__utip" BEL "minerva_cpu/exception/r__usip"
        BEL "minerva_cpu/exception/r__meip" BEL
        "minerva_cpu/exception/r__value$24_31" BEL
        "minerva_cpu/exception/r__value$24_30" BEL
        "minerva_cpu/exception/r__value$24_29" BEL
        "minerva_cpu/exception/r__value$24_28" BEL
        "minerva_cpu/exception/r__value$24_27" BEL
        "minerva_cpu/exception/r__value$24_26" BEL
        "minerva_cpu/exception/r__value$24_25" BEL
        "minerva_cpu/exception/r__value$24_24" BEL
        "minerva_cpu/exception/r__value$24_23" BEL
        "minerva_cpu/exception/r__value$24_22" BEL
        "minerva_cpu/exception/r__value$24_21" BEL
        "minerva_cpu/exception/r__value$24_20" BEL
        "minerva_cpu/exception/r__value$24_19" BEL
        "minerva_cpu/exception/r__value$24_18" BEL
        "minerva_cpu/exception/r__value$24_17" BEL
        "minerva_cpu/exception/r__value$24_16" BEL
        "minerva_cpu/exception/r__value$24_15" BEL
        "minerva_cpu/exception/r__value$24_14" BEL
        "minerva_cpu/exception/r__value$24_13" BEL
        "minerva_cpu/exception/r__value$24_12" BEL
        "minerva_cpu/exception/r__value$24_11" BEL
        "minerva_cpu/exception/r__value$24_10" BEL
        "minerva_cpu/exception/r__value$24_9" BEL
        "minerva_cpu/exception/r__value$24_8" BEL
        "minerva_cpu/exception/r__value$24_7" BEL
        "minerva_cpu/exception/r__value$24_6" BEL
        "minerva_cpu/exception/r__value$24_5" BEL
        "minerva_cpu/exception/r__value$24_4" BEL
        "minerva_cpu/exception/r__value$24_3" BEL
        "minerva_cpu/exception/r__value$24_2" BEL
        "minerva_cpu/exception/r__value$24_1" BEL
        "minerva_cpu/exception/r__value$24_0" BEL
        "minerva_cpu/exception/r__base_29" BEL
        "minerva_cpu/exception/r__base_28" BEL
        "minerva_cpu/exception/r__base_27" BEL
        "minerva_cpu/exception/r__base_26" BEL
        "minerva_cpu/exception/r__base_25" BEL
        "minerva_cpu/exception/r__base_24" BEL
        "minerva_cpu/exception/r__base_23" BEL
        "minerva_cpu/exception/r__base_22" BEL
        "minerva_cpu/exception/r__base_21" BEL
        "minerva_cpu/exception/r__base_20" BEL
        "minerva_cpu/exception/r__base_19" BEL
        "minerva_cpu/exception/r__base_18" BEL
        "minerva_cpu/exception/r__base_17" BEL
        "minerva_cpu/exception/r__base_16" BEL
        "minerva_cpu/exception/r__base_15" BEL
        "minerva_cpu/exception/r__base_14" BEL
        "minerva_cpu/exception/r__base_13" BEL
        "minerva_cpu/exception/r__base_12" BEL
        "minerva_cpu/exception/r__base_11" BEL
        "minerva_cpu/exception/r__base_10" BEL
        "minerva_cpu/exception/r__base_9" BEL
        "minerva_cpu/exception/r__base_8" BEL
        "minerva_cpu/exception/r__base_7" BEL
        "minerva_cpu/exception/r__base_6" BEL
        "minerva_cpu/exception/r__base_5" BEL
        "minerva_cpu/exception/r__base_4" BEL
        "minerva_cpu/exception/r__base_3" BEL
        "minerva_cpu/exception/r__base_2" BEL
        "minerva_cpu/exception/r__base_1" BEL
        "minerva_cpu/exception/r__base_0" BEL
        "minerva_cpu/exception/r__mode_1" BEL
        "minerva_cpu/exception/r__mode_0" BEL
        "minerva_cpu/exception/r__value_31" BEL
        "minerva_cpu/exception/r__value_30" BEL
        "minerva_cpu/exception/r__value_29" BEL
        "minerva_cpu/exception/r__value_28" BEL
        "minerva_cpu/exception/r__value_27" BEL
        "minerva_cpu/exception/r__value_26" BEL
        "minerva_cpu/exception/r__value_25" BEL
        "minerva_cpu/exception/r__value_24" BEL
        "minerva_cpu/exception/r__value_23" BEL
        "minerva_cpu/exception/r__value_22" BEL
        "minerva_cpu/exception/r__value_21" BEL
        "minerva_cpu/exception/r__value_20" BEL
        "minerva_cpu/exception/r__value_19" BEL
        "minerva_cpu/exception/r__value_18" BEL
        "minerva_cpu/exception/r__value_17" BEL
        "minerva_cpu/exception/r__value_16" BEL
        "minerva_cpu/exception/r__value_15" BEL
        "minerva_cpu/exception/r__value_14" BEL
        "minerva_cpu/exception/r__value_13" BEL
        "minerva_cpu/exception/r__value_12" BEL
        "minerva_cpu/exception/r__value_11" BEL
        "minerva_cpu/exception/r__value_10" BEL
        "minerva_cpu/exception/r__value_9" BEL
        "minerva_cpu/exception/r__value_8" BEL
        "minerva_cpu/exception/r__value_7" BEL
        "minerva_cpu/exception/r__value_6" BEL
        "minerva_cpu/exception/r__value_5" BEL
        "minerva_cpu/exception/r__value_4" BEL
        "minerva_cpu/exception/r__value_3" BEL
        "minerva_cpu/exception/r__value_2" BEL
        "minerva_cpu/exception/r__value_1" BEL
        "minerva_cpu/exception/r__value_0" BEL
        "minerva_cpu/exception/r__mxl_1" BEL "minerva_cpu/exception/r__mxl_0"
        BEL "minerva_cpu/exception/r__extensions_25" BEL
        "minerva_cpu/exception/r__extensions_24" BEL
        "minerva_cpu/exception/r__extensions_23" BEL
        "minerva_cpu/exception/r__extensions_22" BEL
        "minerva_cpu/exception/r__extensions_21" BEL
        "minerva_cpu/exception/r__extensions_20" BEL
        "minerva_cpu/exception/r__extensions_19" BEL
        "minerva_cpu/exception/r__extensions_18" BEL
        "minerva_cpu/exception/r__extensions_17" BEL
        "minerva_cpu/exception/r__extensions_16" BEL
        "minerva_cpu/exception/r__extensions_15" BEL
        "minerva_cpu/exception/r__extensions_14" BEL
        "minerva_cpu/exception/r__extensions_13" BEL
        "minerva_cpu/exception/r__extensions_12" BEL
        "minerva_cpu/exception/r__extensions_11" BEL
        "minerva_cpu/exception/r__extensions_10" BEL
        "minerva_cpu/exception/r__extensions_9" BEL
        "minerva_cpu/exception/r__extensions_8" BEL
        "minerva_cpu/exception/r__extensions_7" BEL
        "minerva_cpu/exception/r__extensions_6" BEL
        "minerva_cpu/exception/r__extensions_5" BEL
        "minerva_cpu/exception/r__extensions_4" BEL
        "minerva_cpu/exception/r__extensions_3" BEL
        "minerva_cpu/exception/r__extensions_2" BEL
        "minerva_cpu/exception/r__extensions_1" BEL
        "minerva_cpu/exception/r__extensions_0" BEL
        "minerva_cpu/exception/r__xs_1" BEL "minerva_cpu/exception/r__xs_0"
        BEL "minerva_cpu/exception/r__fs_1" BEL
        "minerva_cpu/exception/r__fs_0" BEL "minerva_cpu/exception/r__mpp_1"
        BEL "minerva_cpu/exception/r__mpp_0" BEL
        "minerva_cpu/divider/remainder_31" BEL
        "minerva_cpu/divider/remainder_30" BEL
        "minerva_cpu/divider/remainder_29" BEL
        "minerva_cpu/divider/remainder_28" BEL
        "minerva_cpu/divider/remainder_27" BEL
        "minerva_cpu/divider/remainder_26" BEL
        "minerva_cpu/divider/remainder_25" BEL
        "minerva_cpu/divider/remainder_24" BEL
        "minerva_cpu/divider/remainder_23" BEL
        "minerva_cpu/divider/remainder_22" BEL
        "minerva_cpu/divider/remainder_21" BEL
        "minerva_cpu/divider/remainder_20" BEL
        "minerva_cpu/divider/remainder_19" BEL
        "minerva_cpu/divider/remainder_18" BEL
        "minerva_cpu/divider/remainder_17" BEL
        "minerva_cpu/divider/remainder_16" BEL
        "minerva_cpu/divider/remainder_15" BEL
        "minerva_cpu/divider/remainder_14" BEL
        "minerva_cpu/divider/remainder_13" BEL
        "minerva_cpu/divider/remainder_12" BEL
        "minerva_cpu/divider/remainder_11" BEL
        "minerva_cpu/divider/remainder_10" BEL
        "minerva_cpu/divider/remainder_9" BEL
        "minerva_cpu/divider/remainder_8" BEL
        "minerva_cpu/divider/remainder_7" BEL
        "minerva_cpu/divider/remainder_6" BEL
        "minerva_cpu/divider/remainder_5" BEL
        "minerva_cpu/divider/remainder_4" BEL
        "minerva_cpu/divider/remainder_3" BEL
        "minerva_cpu/divider/remainder_2" BEL
        "minerva_cpu/divider/remainder_1" BEL
        "minerva_cpu/divider/remainder_0" BEL
        "minerva_cpu/divider/quotient_31" BEL
        "minerva_cpu/divider/quotient_30" BEL
        "minerva_cpu/divider/quotient_29" BEL
        "minerva_cpu/divider/quotient_28" BEL
        "minerva_cpu/divider/quotient_27" BEL
        "minerva_cpu/divider/quotient_26" BEL
        "minerva_cpu/divider/quotient_25" BEL
        "minerva_cpu/divider/quotient_24" BEL
        "minerva_cpu/divider/quotient_23" BEL
        "minerva_cpu/divider/quotient_22" BEL
        "minerva_cpu/divider/quotient_21" BEL
        "minerva_cpu/divider/quotient_20" BEL
        "minerva_cpu/divider/quotient_19" BEL
        "minerva_cpu/divider/quotient_18" BEL
        "minerva_cpu/divider/quotient_17" BEL
        "minerva_cpu/divider/quotient_16" BEL
        "minerva_cpu/divider/quotient_15" BEL
        "minerva_cpu/divider/quotient_14" BEL
        "minerva_cpu/divider/quotient_13" BEL
        "minerva_cpu/divider/quotient_12" BEL
        "minerva_cpu/divider/quotient_11" BEL
        "minerva_cpu/divider/quotient_10" BEL "minerva_cpu/divider/quotient_9"
        BEL "minerva_cpu/divider/quotient_8" BEL
        "minerva_cpu/divider/quotient_7" BEL "minerva_cpu/divider/quotient_6"
        BEL "minerva_cpu/divider/quotient_5" BEL
        "minerva_cpu/divider/quotient_4" BEL "minerva_cpu/divider/quotient_3"
        BEL "minerva_cpu/divider/quotient_2" BEL
        "minerva_cpu/divider/quotient_1" BEL "minerva_cpu/divider/quotient_0"
        BEL "minerva_cpu/divider/divisor_31" BEL
        "minerva_cpu/divider/divisor_30" BEL "minerva_cpu/divider/divisor_29"
        BEL "minerva_cpu/divider/divisor_28" BEL
        "minerva_cpu/divider/divisor_27" BEL "minerva_cpu/divider/divisor_26"
        BEL "minerva_cpu/divider/divisor_25" BEL
        "minerva_cpu/divider/divisor_24" BEL "minerva_cpu/divider/divisor_23"
        BEL "minerva_cpu/divider/divisor_22" BEL
        "minerva_cpu/divider/divisor_21" BEL "minerva_cpu/divider/divisor_20"
        BEL "minerva_cpu/divider/divisor_19" BEL
        "minerva_cpu/divider/divisor_18" BEL "minerva_cpu/divider/divisor_17"
        BEL "minerva_cpu/divider/divisor_16" BEL
        "minerva_cpu/divider/divisor_15" BEL "minerva_cpu/divider/divisor_14"
        BEL "minerva_cpu/divider/divisor_13" BEL
        "minerva_cpu/divider/divisor_12" BEL "minerva_cpu/divider/divisor_11"
        BEL "minerva_cpu/divider/divisor_10" BEL
        "minerva_cpu/divider/divisor_9" BEL "minerva_cpu/divider/divisor_8"
        BEL "minerva_cpu/divider/divisor_7" BEL
        "minerva_cpu/divider/divisor_6" BEL "minerva_cpu/divider/divisor_5"
        BEL "minerva_cpu/divider/divisor_4" BEL
        "minerva_cpu/divider/divisor_3" BEL "minerva_cpu/divider/divisor_2"
        BEL "minerva_cpu/divider/divisor_1" BEL
        "minerva_cpu/divider/divisor_0" BEL "minerva_cpu/divider/timer_5" BEL
        "minerva_cpu/divider/timer_4" BEL "minerva_cpu/divider/timer_3" BEL
        "minerva_cpu/divider/timer_2" BEL "minerva_cpu/divider/timer_1" BEL
        "minerva_cpu/divider/timer_0" BEL "minerva_cpu/divider/m_modulus" BEL
        "minerva_cpu/divider/m_negative" BEL
        "minerva_cpu/multiplier/Mmult_$214_0" BEL
        "minerva_cpu/multiplier/Mmult_$214_1" BEL
        "minerva_cpu/multiplier/Mmult_$214_2" BEL
        "minerva_cpu/multiplier/Mmult_$214_3" BEL
        "minerva_cpu/multiplier/Mmult_$214_4" BEL
        "minerva_cpu/multiplier/Mmult_$214_5" BEL
        "minerva_cpu/multiplier/Mmult_$214_6" BEL
        "minerva_cpu/multiplier/Mmult_$214_7" BEL
        "minerva_cpu/multiplier/Mmult_$214_8" BEL
        "minerva_cpu/multiplier/Mmult_$214_9" BEL
        "minerva_cpu/multiplier/Mmult_$214_10" BEL
        "minerva_cpu/multiplier/Mmult_$214_11" BEL
        "minerva_cpu/multiplier/Mmult_$214_12" BEL
        "minerva_cpu/multiplier/Mmult_$214_13" BEL
        "minerva_cpu/multiplier/Mmult_$214_14" BEL
        "minerva_cpu/multiplier/Mmult_$214_15" BEL
        "minerva_cpu/multiplier/Mmult_$214_16" BEL
        "minerva_cpu/multiplier/Mmult_$215_0" BEL
        "minerva_cpu/multiplier/Mmult_$215_1" BEL
        "minerva_cpu/multiplier/Mmult_$215_2" BEL
        "minerva_cpu/multiplier/Mmult_$215_3" BEL
        "minerva_cpu/multiplier/Mmult_$215_4" BEL
        "minerva_cpu/multiplier/Mmult_$215_5" BEL
        "minerva_cpu/multiplier/Mmult_$215_6" BEL
        "minerva_cpu/multiplier/Mmult_$215_7" BEL
        "minerva_cpu/multiplier/Mmult_$215_8" BEL
        "minerva_cpu/multiplier/Mmult_$215_9" BEL
        "minerva_cpu/multiplier/Mmult_$215_10" BEL
        "minerva_cpu/multiplier/Mmult_$215_11" BEL
        "minerva_cpu/multiplier/Mmult_$215_12" BEL
        "minerva_cpu/multiplier/Mmult_$215_13" BEL
        "minerva_cpu/multiplier/Mmult_$215_14" BEL
        "minerva_cpu/multiplier/Mmult_$215_15" BEL
        "minerva_cpu/multiplier/Mmult_$215_16" PIN
        "minerva_cpu/multiplier/Mmult_$212_pins<110>" PIN
        "minerva_cpu/multiplier/Mmult_$21_pins<110>" BEL
        "minerva_cpu/multiplier/w_result_31" BEL
        "minerva_cpu/multiplier/w_result_30" BEL
        "minerva_cpu/multiplier/w_result_29" BEL
        "minerva_cpu/multiplier/w_result_28" BEL
        "minerva_cpu/multiplier/w_result_27" BEL
        "minerva_cpu/multiplier/w_result_26" BEL
        "minerva_cpu/multiplier/w_result_25" BEL
        "minerva_cpu/multiplier/w_result_24" BEL
        "minerva_cpu/multiplier/w_result_23" BEL
        "minerva_cpu/multiplier/w_result_22" BEL
        "minerva_cpu/multiplier/w_result_21" BEL
        "minerva_cpu/multiplier/w_result_20" BEL
        "minerva_cpu/multiplier/w_result_19" BEL
        "minerva_cpu/multiplier/w_result_18" BEL
        "minerva_cpu/multiplier/w_result_17" BEL
        "minerva_cpu/multiplier/w_result_16" BEL
        "minerva_cpu/multiplier/w_result_15" BEL
        "minerva_cpu/multiplier/w_result_14" BEL
        "minerva_cpu/multiplier/w_result_13" BEL
        "minerva_cpu/multiplier/w_result_12" BEL
        "minerva_cpu/multiplier/w_result_11" BEL
        "minerva_cpu/multiplier/w_result_10" BEL
        "minerva_cpu/multiplier/w_result_9" BEL
        "minerva_cpu/multiplier/w_result_8" BEL
        "minerva_cpu/multiplier/w_result_7" BEL
        "minerva_cpu/multiplier/w_result_6" BEL
        "minerva_cpu/multiplier/w_result_5" BEL
        "minerva_cpu/multiplier/w_result_4" BEL
        "minerva_cpu/multiplier/w_result_3" BEL
        "minerva_cpu/multiplier/w_result_2" BEL
        "minerva_cpu/multiplier/w_result_1" BEL
        "minerva_cpu/multiplier/w_result_0" BEL "minerva_cpu/multiplier/m_low"
        BEL "minerva_cpu/shifter/m_result$9_31" BEL
        "minerva_cpu/shifter/m_result$9_30" BEL
        "minerva_cpu/shifter/m_result$9_29" BEL
        "minerva_cpu/shifter/m_result$9_28" BEL
        "minerva_cpu/shifter/m_result$9_27" BEL
        "minerva_cpu/shifter/m_result$9_26" BEL
        "minerva_cpu/shifter/m_result$9_25" BEL
        "minerva_cpu/shifter/m_result$9_24" BEL
        "minerva_cpu/shifter/m_result$9_23" BEL
        "minerva_cpu/shifter/m_result$9_22" BEL
        "minerva_cpu/shifter/m_result$9_21" BEL
        "minerva_cpu/shifter/m_result$9_20" BEL
        "minerva_cpu/shifter/m_result$9_19" BEL
        "minerva_cpu/shifter/m_result$9_18" BEL
        "minerva_cpu/shifter/m_result$9_17" BEL
        "minerva_cpu/shifter/m_result$9_16" BEL
        "minerva_cpu/shifter/m_result$9_15" BEL
        "minerva_cpu/shifter/m_result$9_14" BEL
        "minerva_cpu/shifter/m_result$9_13" BEL
        "minerva_cpu/shifter/m_result$9_12" BEL
        "minerva_cpu/shifter/m_result$9_11" BEL
        "minerva_cpu/shifter/m_result$9_10" BEL
        "minerva_cpu/shifter/m_result$9_9" BEL
        "minerva_cpu/shifter/m_result$9_8" BEL
        "minerva_cpu/shifter/m_result$9_7" BEL
        "minerva_cpu/shifter/m_result$9_6" BEL
        "minerva_cpu/shifter/m_result$9_5" BEL
        "minerva_cpu/shifter/m_result$9_4" BEL
        "minerva_cpu/shifter/m_result$9_3" BEL
        "minerva_cpu/shifter/m_result$9_2" BEL
        "minerva_cpu/shifter/m_result$9_1" BEL
        "minerva_cpu/shifter/m_result$9_0" BEL
        "minerva_cpu/shifter/m_direction" BEL
        "soc_basesoc_sdram_cmd_payload_ras" BEL
        "soc_basesoc_sdram_cmd_payload_we" BEL "soc_opsis_i2c_data_drv" BEL
        "soc_basesoc_zero_pending" BEL "vns_wb2csr_state" BEL
        "soc_suart_rx_busy" BEL "soc_suart_tx_busy" BEL "soc_suart_tx_pending"
        BEL "soc_suart_rx_pending" BEL "soc_spiflash_dq_oe" BEL
        "soc_suart_rx_fifo_readable" BEL "soc_spiflash_cs_n" BEL
        "soc_spiflash_bus_ack" BEL
        "soc_basesoc_sdram_bankmachine0_trascon_ready" BEL
        "soc_basesoc_sdram_bankmachine0_twtpcon_ready" BEL
        "soc_basesoc_sdram_bankmachine0_trccon_ready" BEL
        "soc_basesoc_sdram_bankmachine1_trccon_ready" BEL
        "soc_basesoc_sdram_bankmachine1_twtpcon_ready" BEL
        "soc_basesoc_sdram_bankmachine2_twtpcon_ready" BEL
        "soc_basesoc_sdram_bankmachine1_trascon_ready" BEL
        "soc_basesoc_sdram_bankmachine2_trccon_ready" BEL
        "soc_basesoc_sdram_bankmachine2_trascon_ready" BEL
        "soc_basesoc_sdram_bankmachine3_trascon_ready" BEL
        "soc_basesoc_sdram_bankmachine3_twtpcon_ready" BEL
        "soc_basesoc_sdram_bankmachine3_trccon_ready" BEL
        "soc_basesoc_sdram_bankmachine4_twtpcon_ready" BEL
        "soc_basesoc_sdram_bankmachine4_trccon_ready" BEL
        "soc_basesoc_sdram_bankmachine4_trascon_ready" BEL
        "soc_basesoc_sdram_bankmachine5_trascon_ready" BEL
        "soc_basesoc_sdram_bankmachine5_twtpcon_ready" BEL
        "soc_basesoc_sdram_bankmachine5_trccon_ready" BEL
        "soc_basesoc_sdram_bankmachine6_trccon_ready" BEL
        "soc_basesoc_sdram_bankmachine6_twtpcon_ready" BEL
        "soc_basesoc_sdram_bankmachine7_twtpcon_ready" BEL
        "soc_basesoc_sdram_bankmachine6_trascon_ready" BEL
        "soc_basesoc_sdram_trrdcon_ready" BEL
        "soc_basesoc_sdram_bankmachine7_trccon_ready" BEL
        "soc_basesoc_sdram_bankmachine7_trascon_ready" BEL
        "soc_basesoc_sdram_twtrcon_ready" BEL "vns_basesoc_grant" BEL
        "soc_suart_tx_fifo_readable" BEL "soc_opsis_i2c_sda_drv_reg" BEL
        "soc_suart_tx" BEL "soc_basesoc_sdram_bankmachine0_row_opened" BEL
        "soc_basesoc_sdram_bankmachine1_row_opened" BEL
        "soc_basesoc_sdram_bankmachine2_row_opened" BEL
        "soc_basesoc_sdram_bankmachine3_row_opened" BEL
        "soc_basesoc_sdram_bankmachine4_row_opened" BEL
        "soc_basesoc_sdram_bankmachine5_row_opened" BEL
        "soc_basesoc_sdram_bankmachine6_row_opened" BEL
        "soc_basesoc_sdram_bankmachine7_row_opened" BEL
        "soc_basesoc_sdram_bankmachine0_trccon_count_0" BEL
        "soc_basesoc_sdram_bankmachine0_trccon_count_1" BEL
        "soc_basesoc_sdram_bankmachine3_trccon_count_0" BEL
        "soc_basesoc_sdram_bankmachine3_trccon_count_1" BEL
        "soc_basesoc_sdram_bankmachine1_trccon_count_0" BEL
        "soc_basesoc_sdram_bankmachine1_trccon_count_1" BEL
        "soc_basesoc_sdram_bankmachine4_trccon_count_0" BEL
        "soc_basesoc_sdram_bankmachine4_trccon_count_1" BEL
        "soc_basesoc_sdram_bankmachine2_trccon_count_0" BEL
        "soc_basesoc_sdram_bankmachine2_trccon_count_1" BEL
        "soc_basesoc_sdram_bankmachine5_trccon_count_0" BEL
        "soc_basesoc_sdram_bankmachine5_trccon_count_1" BEL
        "soc_basesoc_sdram_bankmachine7_trccon_count_0" BEL
        "soc_basesoc_sdram_bankmachine7_trccon_count_1" BEL
        "soc_basesoc_sdram_bankmachine6_trccon_count_0" BEL
        "soc_basesoc_sdram_bankmachine6_trccon_count_1" BEL
        "soc_basesoc_sdram_trrdcon_count" BEL "soc_basesoc_sdram_time0_0" BEL
        "soc_basesoc_sdram_time0_1" BEL "soc_basesoc_sdram_time0_2" BEL
        "soc_basesoc_sdram_time0_3" BEL "soc_basesoc_sdram_time0_4" BEL
        "soc_basesoc_sdram_time1_0" BEL "soc_basesoc_sdram_time1_1" BEL
        "soc_basesoc_sdram_time1_2" BEL "soc_basesoc_sdram_time1_3" BEL
        "minerva_cpu/divider/fsm_state" BEL "soc_spiflash_clk" BEL
        "soc_opsis_i2c_fx2_reset_storage" BEL "vns_opsisi2c_storage" BEL
        "soc_spiflash_bitbang_en_storage" BEL "soc_basesoc_en_storage" BEL
        "soc_basesoc_update_value_storage" BEL
        "soc_basesoc_eventmanager_storage" BEL "soc_opsis_i2c_is_read" BEL
        "soc_opsis_i2c_data_bit" BEL "minerva_cpu/loadstore/dbus__we" BEL
        "minerva_cpu/exception/r__mpie" BEL "soc_basesoc_sram_bus_ack" BEL
        "soc_opsis_i2c_slave_addr_re" BEL "soc_basesoc_update_value_re" BEL
        "soc_suart_sink_ready" BEL "minerva_cpu/exception/r__value$27_1" BEL
        "minerva_cpu/exception/r__value$27_0" BEL
        "minerva_cpu/payload__branch_predict_taken$98" BEL
        "Mmux_vns_rhs_array_muxed44211_FRB" BEL
        "Mmux_vns_rhs_array_muxed44201_FRB" BEL
        "Mmux_vns_rhs_array_muxed44191_FRB" BEL
        "Mmux_vns_rhs_array_muxed44181_FRB" BEL
        "Mmux_vns_rhs_array_muxed44171_FRB" BEL
        "Mmux_vns_rhs_array_muxed44161_FRB" BEL
        "Mmux_vns_rhs_array_muxed44151_FRB" BEL
        "Mmux_vns_rhs_array_muxed4711_FRB" BEL
        "vns_basesoc_slave_sel<0><28>111_FRB" BEL
        "Mmux_vns_rhs_array_muxed44301_FRB" BEL
        "Mmux_vns_rhs_array_muxed4451_FRB" BEL
        "Mmux_vns_rhs_array_muxed4441_FRB" BEL
        "Mmux_vns_rhs_array_muxed4431_FRB" BEL
        "Mmux_vns_rhs_array_muxed4421_FRB" BEL
        "vns_basesoc_slave_sel<2><28>1_FRB" BEL
        "Mmux_vns_rhs_array_muxed44231_FRB" BEL
        "Mmux_vns_rhs_array_muxed44121_FRB" BEL
        "Mmux_vns_rhs_array_muxed4411_FRB" BEL
        "soc_basesoc_bus_wishbone_cyc_soc_basesoc_bus_wishbone_stb_AND_15_o11_FRB"
        BEL "Mmux_vns_rhs_array_muxed44261_FRB" BEL
        "Mmux_vns_rhs_array_muxed44251_FRB" BEL
        "Mmux_vns_rhs_array_muxed44241_FRB" BEL
        "Mmux_soc_basesoc_interface_adr111_FRB" BEL
        "Mmux_soc_basesoc_interface_adr71_FRB" BEL
        "Mmux_soc_basesoc_interface_adr61_FRB" BEL
        "Mmux_soc_basesoc_interface_adr51_FRB" BEL
        "Mmux_soc_basesoc_interface_adr41_FRB" BEL
        "Mmux_soc_basesoc_interface_adr31_FRB" BEL
        "Mmux_soc_basesoc_interface_adr21_FRB" BEL
        "Mmux_soc_basesoc_interface_adr11_FRB" BEL
        "Mmux_soc_basesoc_interface_we11_FRB" BEL
        "Mmux_soc_basesoc_interface_adr101_FRB" BEL
        "Mmux_soc_basesoc_interface_adr91_FRB" BEL
        "Mmux_soc_basesoc_interface_adr81_FRB" BEL "soc_suart_rx_clear11_FRB"
        BEL "vns_basesoc_csrbankarray_csrbank4_sel<13>1_FRB" BEL
        "vns_basesoc_csrbankarray_csrbank4_sel_vns_basesoc_csrbankarray_interface4_bank_bus_we_AND_861_o1_FRB"
        BEL "vns_basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata1_re11_FRB" BEL
        "Mmux_GND_1_o_vns_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2307_OUT11111_FRB"
        BEL "soc_basesoc_sdram_phaseinjector3_command_issue_re21_FRB" BEL
        "Mmux_GND_1_o_vns_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2307_OUT11321_FRB"
        BEL "_n118081_FRB" BEL
        "soc_basesoc_sdram_phaseinjector2_command_issue_re1_FRB" BEL
        "soc_basesoc_sdram_phaseinjector3_command_issue_re1_FRB" BEL
        "minerva_cpu/$2331_FRB" BEL "minerva_cpu/$2291_FRB" BEL
        "minerva_cpu/$2311_FRB" BEL "minerva_cpu/multiplier/$121_FRB" BEL
        "minerva_cpu/decoder/fmt<3>1_FRB" BEL
        "minerva_cpu/decoder/$487<4>11_FRB" BEL
        "minerva_cpu/decoder/$101<4>11_FRB" BEL
        "minerva_cpu/decoder/$28731_FRB" BEL
        "minerva_cpu/exception/trap_pe/$1111_FRB" BEL
        "minerva_cpu/decoder/fmt<1>2_FRB" BEL
        "minerva_cpu/decoder/fmt<2>1_FRB" BEL
        "minerva_cpu/exception/trap_pe/$11_FRB" BEL
        "minerva_cpu/decoder/Mmux_immediate1331_FRB" BEL
        "minerva_cpu/decoder/Mmux_immediate1311_FRB" BEL
        "minerva_cpu/decoder/fmt<1>11_FRB" BEL
        "minerva_cpu/Mcompar_$225_cy<10>_FRB" BEL
        "minerva_cpu/divider/$8<0>_FRB" BEL "minerva_cpu/divider/$8<1>_FRB"
        BEL "minerva_cpu/divider/$8<2>_FRB" BEL
        "minerva_cpu/divider/$8<3>_FRB" BEL "minerva_cpu/divider/$8<4>_FRB"
        BEL "minerva_cpu/divider/$8<5>_FRB" BEL
        "minerva_cpu/divider/$8<6>_FRB" BEL "minerva_cpu/divider/$8<7>_FRB"
        BEL "minerva_cpu/divider/$8<8>_FRB" BEL
        "minerva_cpu/divider/$8<9>_FRB" BEL "minerva_cpu/divider/$8<10>_FRB"
        BEL "minerva_cpu/divider/$8<11>_FRB" BEL
        "minerva_cpu/divider/$8<12>_FRB" BEL "minerva_cpu/divider/$8<13>_FRB"
        BEL "minerva_cpu/divider/$8<14>_FRB" BEL
        "minerva_cpu/divider/$8<15>_FRB" BEL "minerva_cpu/divider/$8<16>_FRB"
        BEL "minerva_cpu/divider/$8<17>_FRB" BEL
        "minerva_cpu/divider/$8<18>_FRB" BEL "minerva_cpu/divider/$8<19>_FRB"
        BEL "minerva_cpu/divider/$8<20>_FRB" BEL
        "minerva_cpu/divider/$8<21>_FRB" BEL "minerva_cpu/divider/$8<22>_FRB"
        BEL "minerva_cpu/divider/$8<23>_FRB" BEL
        "minerva_cpu/divider/$8<24>_FRB" BEL "minerva_cpu/divider/$8<25>_FRB"
        BEL "minerva_cpu/divider/$8<26>_FRB" BEL
        "minerva_cpu/divider/$8<27>_FRB" BEL "minerva_cpu/divider/$8<28>_FRB"
        BEL "minerva_cpu/divider/$8<29>_FRB" BEL
        "minerva_cpu/divider/$8<30>_FRB" BEL "minerva_cpu/divider/$8<31>_FRB"
        BEL "minerva_cpu/divider/$17<0>_FRB" BEL
        "minerva_cpu/divider/$17<1>_FRB" BEL "minerva_cpu/divider/$17<2>_FRB"
        BEL "minerva_cpu/divider/$17<3>_FRB" BEL
        "minerva_cpu/divider/$17<4>_FRB" BEL "minerva_cpu/divider/$17<5>_FRB"
        BEL "minerva_cpu/divider/$17<6>_FRB" BEL
        "minerva_cpu/divider/$17<7>_FRB" BEL "minerva_cpu/divider/$17<8>_FRB"
        BEL "minerva_cpu/divider/$17<9>_FRB" BEL
        "minerva_cpu/divider/$17<10>_FRB" BEL
        "minerva_cpu/divider/$17<11>_FRB" BEL
        "minerva_cpu/divider/$17<12>_FRB" BEL
        "minerva_cpu/divider/$17<13>_FRB" BEL
        "minerva_cpu/divider/$17<14>_FRB" BEL
        "minerva_cpu/divider/$17<15>_FRB" BEL
        "minerva_cpu/divider/$17<16>_FRB" BEL
        "minerva_cpu/divider/$17<17>_FRB" BEL
        "minerva_cpu/divider/$17<18>_FRB" BEL
        "minerva_cpu/divider/$17<19>_FRB" BEL
        "minerva_cpu/divider/$17<20>_FRB" BEL
        "minerva_cpu/divider/$17<21>_FRB" BEL
        "minerva_cpu/divider/$17<22>_FRB" BEL
        "minerva_cpu/divider/$17<23>_FRB" BEL
        "minerva_cpu/divider/$17<24>_FRB" BEL
        "minerva_cpu/divider/$17<25>_FRB" BEL
        "minerva_cpu/divider/$17<26>_FRB" BEL
        "minerva_cpu/divider/$17<27>_FRB" BEL
        "minerva_cpu/divider/$17<28>_FRB" BEL
        "minerva_cpu/divider/$17<29>_FRB" BEL
        "minerva_cpu/divider/$17<30>_FRB" BEL
        "minerva_cpu/divider/$17<31>_FRB" BEL
        "minerva_cpu/pc_sel/n0063<2>_FRB" BEL
        "minerva_cpu/pc_sel/n0063<3>_FRB" BEL
        "minerva_cpu/pc_sel/n0063<4>_FRB" BEL
        "minerva_cpu/pc_sel/n0063<5>_FRB" BEL
        "minerva_cpu/pc_sel/n0063<6>_FRB" BEL
        "minerva_cpu/pc_sel/n0063<7>_FRB" BEL
        "minerva_cpu/pc_sel/n0063<8>_FRB" BEL
        "minerva_cpu/pc_sel/n0063<9>_FRB" BEL
        "minerva_cpu/pc_sel/n0063<10>_FRB" BEL
        "minerva_cpu/pc_sel/n0063<11>_FRB" BEL
        "minerva_cpu/pc_sel/n0063<12>_FRB" BEL
        "minerva_cpu/pc_sel/n0063<13>_FRB" BEL
        "minerva_cpu/pc_sel/n0063<14>_FRB" BEL
        "minerva_cpu/pc_sel/n0063<15>_FRB" BEL
        "minerva_cpu/pc_sel/n0063<16>_FRB" BEL
        "minerva_cpu/pc_sel/n0063<17>_FRB" BEL
        "minerva_cpu/pc_sel/n0063<18>_FRB" BEL
        "minerva_cpu/pc_sel/n0063<19>_FRB" BEL
        "minerva_cpu/pc_sel/n0063<20>_FRB" BEL
        "minerva_cpu/pc_sel/n0063<21>_FRB" BEL
        "minerva_cpu/pc_sel/n0063<22>_FRB" BEL
        "minerva_cpu/pc_sel/n0063<23>_FRB" BEL
        "minerva_cpu/pc_sel/n0063<24>_FRB" BEL
        "minerva_cpu/pc_sel/n0063<25>_FRB" BEL
        "minerva_cpu/pc_sel/n0063<26>_FRB" BEL
        "minerva_cpu/pc_sel/n0063<27>_FRB" BEL
        "minerva_cpu/pc_sel/n0063<28>_FRB" BEL
        "minerva_cpu/pc_sel/n0063<29>_FRB" BEL
        "minerva_cpu/pc_sel/n0063<30>_FRB" BEL
        "minerva_cpu/pc_sel/n0063<31>_FRB" BEL
        "vns_new_master_wdata_ready0_BRB0" BEL
        "vns_new_master_wdata_ready0_BRB1" BEL
        "vns_new_master_wdata_ready0_BRB2" BEL
        "vns_new_master_wdata_ready0_BRB3" BEL
        "vns_new_master_wdata_ready0_BRB4" BEL
        "vns_new_master_wdata_ready0_BRB5" BEL
        "vns_new_master_rdata_valid1_BRB0" BEL
        "vns_new_master_rdata_valid2_BRB0" BEL
        "vns_new_master_rdata_valid3_BRB0" BEL
        "vns_new_master_rdata_valid3_BRB1" BEL
        "vns_new_master_rdata_valid3_BRB2" BEL
        "vns_new_master_rdata_valid3_BRB3" BEL
        "vns_new_master_rdata_valid3_BRB4" BEL
        "vns_new_master_rdata_valid3_BRB5" BEL
        "vns_new_master_rdata_valid2_BRB6" BEL
        "vns_new_master_rdata_valid2_BRB7" BEL
        "vns_new_master_rdata_valid2_BRB8" BEL
        "vns_new_master_rdata_valid2_BRB9" BEL "FDPE" BEL "FDPE_1" BEL
        "FDPE_2" BEL "FDPE_3" BEL "soc_basesoc_sdram_storage_0_1" BEL
        "soc_basesoc_sdram_storage_0_2" BEL "soc_basesoc_sdram_storage_0_3"
        BEL "Mmux_soc_basesoc_interface_adr101_FRB_1" BEL
        "vns_basesoc_csrbankarray_csrbank4_sel_vns_basesoc_csrbankarray_interface4_bank_bus_we_AND_861_o1_FRB_1"
        BEL "soc_basesoc_sdram_storage_0_4" BEL
        "soc_basesoc_sdram_storage_0_5" BEL "soc_basesoc_sdram_storage_0_6"
        BEL "Mmux_soc_basesoc_interface_adr101_FRB_2" BEL
        "minerva_cpu/exception/trap_pe/$11_FRB_1" PIN "Mram_tag_mem_pins<9>"
        PIN "Mram_mem_11_pins<9>" PIN "Mram_mem_14_pins<9>" PIN
        "Mram_mem_12_pins<9>" PIN "Mram_mem_13_pins<9>" PIN
        "Mram_mem_15_pins<9>" PIN "Mram_mem_16_pins<9>" PIN
        "Mram_mem_17_pins<9>" PIN "Mram_mem_18_pins<9>" PIN
        "Mram_mem_111_pins<9>" PIN "Mram_mem_19_pins<9>" PIN
        "Mram_mem_110_pins<9>" PIN "Mram_mem_112_pins<9>" PIN
        "Mram_mem_113_pins<9>" PIN "Mram_mem_114_pins<9>" PIN
        "Mram_mem_115_pins<9>" PIN "Mram_mem_116_pins<9>" PIN
        "Mram_data_mem2_pins<9>" PIN "Mram_data_mem1_pins<9>" PIN
        "Mram_data_mem3_pins<9>" PIN "Mram_data_mem4_pins<9>" PIN
        "minerva_cpu/Mram_gprf1_pins<16>" PIN
        "minerva_cpu/Mram_gprf1_pins<17>" PIN "minerva_cpu/Mram_gprf_pins<16>"
        PIN "minerva_cpu/Mram_gprf_pins<17>" PIN "Mram_mem16_pins<13>" PIN
        "Mram_mem15_pins<13>" PIN "Mram_mem14_pins<13>" PIN
        "Mram_mem13_pins<13>" PIN "Mram_mem12_pins<13>" PIN
        "Mram_mem11_pins<13>" PIN "Mram_mem10_pins<13>" PIN
        "Mram_mem9_pins<13>" PIN "Mram_mem8_pins<13>" PIN "Mram_mem7_pins<13>"
        PIN "Mram_mem6_pins<13>" PIN "Mram_mem5_pins<13>" PIN
        "Mram_mem4_pins<13>" PIN "Mram_mem3_pins<13>" PIN "Mram_mem2_pins<13>"
        PIN "Mram_mem1_pins<13>" BEL "Mshreg_vns_new_master_rdata_valid2_BRB4"
        BEL "vns_new_master_rdata_valid2_BRB4" BEL
        "Mshreg_vns_new_master_rdata_valid2_BRB10" BEL
        "vns_new_master_rdata_valid2_BRB10" BEL
        "Mshreg_vns_new_master_rdata_valid2_BRB11" BEL
        "vns_new_master_rdata_valid2_BRB11" BEL
        "Mshreg_vns_new_master_rdata_valid2_BRB12" BEL
        "vns_new_master_rdata_valid2_BRB12" BEL
        "Mshreg_vns_new_master_rdata_valid2_BRB13" BEL
        "vns_new_master_rdata_valid2_BRB13" BEL
        "Mshreg_vns_new_master_rdata_valid2_BRB14" BEL
        "vns_new_master_rdata_valid2_BRB14" BEL
        "Mshreg_vns_new_master_rdata_valid2_BRB1" BEL
        "vns_new_master_rdata_valid2_BRB1" BEL
        "Mshreg_vns_new_master_rdata_valid2_BRB15" BEL
        "vns_new_master_rdata_valid2_BRB15" BEL
        "Mshreg_vns_new_master_rdata_valid2_BRB16" BEL
        "vns_new_master_rdata_valid2_BRB16" BEL
        "Mshreg_vns_new_master_rdata_valid2_BRB17" BEL
        "vns_new_master_rdata_valid2_BRB17" BEL
        "Mshreg_vns_new_master_rdata_valid2_BRB18" BEL
        "vns_new_master_rdata_valid2_BRB18" BEL
        "Mshreg_vns_new_master_rdata_valid2_BRB19" BEL
        "vns_new_master_rdata_valid2_BRB19" BEL
        "Mshreg_vns_new_master_rdata_valid2_BRB2" BEL
        "vns_new_master_rdata_valid2_BRB2" BEL
        "Mshreg_vns_new_master_rdata_valid2_BRB20" BEL
        "vns_new_master_rdata_valid2_BRB20" BEL
        "Mshreg_vns_new_master_rdata_valid2_BRB21" BEL
        "vns_new_master_rdata_valid2_BRB21" BEL
        "Mshreg_vns_new_master_rdata_valid2_BRB22" BEL
        "vns_new_master_rdata_valid2_BRB22" BEL
        "Mshreg_vns_new_master_rdata_valid2_BRB23" BEL
        "vns_new_master_rdata_valid2_BRB23" BEL
        "Mshreg_vns_new_master_rdata_valid2_BRB24" BEL
        "vns_new_master_rdata_valid2_BRB24" BEL
        "Mshreg_vns_new_master_rdata_valid2_BRB3" BEL
        "vns_new_master_rdata_valid2_BRB3" BEL
        "Mshreg_vns_new_master_rdata_valid2_BRB25" BEL
        "vns_new_master_rdata_valid2_BRB25" BEL
        "Mshreg_vns_new_master_rdata_valid2_BRB26" BEL
        "vns_new_master_rdata_valid2_BRB26" BEL
        "Mshreg_vns_new_master_rdata_valid2_BRB27" BEL
        "vns_new_master_rdata_valid2_BRB27" BEL
        "Mshreg_vns_new_master_rdata_valid2_BRB28" BEL
        "vns_new_master_rdata_valid2_BRB28" BEL
        "Mshreg_vns_new_master_rdata_valid2_BRB29" BEL
        "vns_new_master_rdata_valid2_BRB29" BEL
        "Mshreg_vns_new_master_rdata_valid1_BRB5" BEL
        "vns_new_master_rdata_valid1_BRB5" BEL
        "Mshreg_vns_new_master_rdata_valid1_BRB30" BEL
        "vns_new_master_rdata_valid1_BRB30" BEL
        "Mshreg_vns_new_master_rdata_valid1_BRB31" BEL
        "vns_new_master_rdata_valid1_BRB31" BEL
        "Mshreg_vns_new_master_rdata_valid1_BRB32" BEL
        "vns_new_master_rdata_valid1_BRB32" BEL
        "Mshreg_vns_new_master_rdata_valid1_BRB33" BEL
        "vns_new_master_rdata_valid1_BRB33" BEL
        "Mshreg_vns_new_master_rdata_valid1_BRB34" BEL
        "vns_new_master_rdata_valid1_BRB34" BEL
        "Mshreg_vns_new_master_rdata_valid1_BRB6" BEL
        "vns_new_master_rdata_valid1_BRB6" BEL
        "Mshreg_vns_new_master_rdata_valid1_BRB35" BEL
        "vns_new_master_rdata_valid1_BRB35" BEL
        "Mshreg_vns_new_master_rdata_valid1_BRB36" BEL
        "vns_new_master_rdata_valid1_BRB36" BEL
        "Mshreg_vns_new_master_rdata_valid1_BRB37" BEL
        "vns_new_master_rdata_valid1_BRB37" BEL
        "Mshreg_vns_new_master_rdata_valid1_BRB38" BEL
        "vns_new_master_rdata_valid1_BRB38" BEL
        "Mshreg_vns_new_master_rdata_valid1_BRB39" BEL
        "vns_new_master_rdata_valid1_BRB39" BEL
        "Mshreg_vns_new_master_rdata_valid1_BRB7" BEL
        "vns_new_master_rdata_valid1_BRB7" BEL
        "Mshreg_vns_new_master_rdata_valid1_BRB40" BEL
        "vns_new_master_rdata_valid1_BRB40" BEL
        "Mshreg_vns_new_master_rdata_valid1_BRB41" BEL
        "vns_new_master_rdata_valid1_BRB41" BEL
        "Mshreg_vns_new_master_rdata_valid1_BRB42" BEL
        "vns_new_master_rdata_valid1_BRB42" BEL
        "Mshreg_vns_new_master_rdata_valid1_BRB43" BEL
        "vns_new_master_rdata_valid1_BRB43" BEL
        "Mshreg_vns_new_master_rdata_valid1_BRB44" BEL
        "vns_new_master_rdata_valid1_BRB44" BEL
        "Mshreg_vns_new_master_rdata_valid1_BRB8" BEL
        "vns_new_master_rdata_valid1_BRB8" BEL
        "Mshreg_vns_new_master_rdata_valid1_BRB45" BEL
        "vns_new_master_rdata_valid1_BRB45" BEL
        "Mshreg_vns_new_master_rdata_valid1_BRB46" BEL
        "vns_new_master_rdata_valid1_BRB46" BEL
        "Mshreg_vns_new_master_rdata_valid1_BRB47" BEL
        "vns_new_master_rdata_valid1_BRB47" BEL
        "Mshreg_vns_new_master_rdata_valid1_BRB48" BEL
        "vns_new_master_rdata_valid1_BRB48" BEL
        "Mshreg_vns_new_master_rdata_valid1_BRB49" BEL
        "vns_new_master_rdata_valid1_BRB49" BEL "Mram_storage_11/SP" BEL
        "Mram_storage_11/DP" BEL "Mram_storage_14/SP" BEL "Mram_storage_14/DP"
        BEL "Mram_storage_12/SP" BEL "Mram_storage_12/DP" BEL
        "Mram_storage_13/SP" BEL "Mram_storage_13/DP" BEL "Mram_storage_15/SP"
        BEL "Mram_storage_15/DP" BEL "Mram_storage_16/SP" BEL
        "Mram_storage_16/DP" BEL "Mram_storage_17/SP" BEL "Mram_storage_17/DP"
        BEL "Mram_storage_18/SP" BEL "Mram_storage_18/DP" BEL
        "Mram_storage1/SP" BEL "Mram_storage1/DP" BEL "Mram_storage4/SP" BEL
        "Mram_storage4/DP" BEL "Mram_storage2/SP" BEL "Mram_storage2/DP" BEL
        "Mram_storage3/SP" BEL "Mram_storage3/DP" BEL "Mram_storage5/SP" BEL
        "Mram_storage5/DP" BEL "Mram_storage6/SP" BEL "Mram_storage6/DP" BEL
        "Mram_storage7/SP" BEL "Mram_storage7/DP" BEL "Mram_storage8/SP" BEL
        "Mram_storage8/DP" BEL "Mram_storage_21/DP" BEL "Mram_storage_21/SP"
        BEL "Mram_storage_210/DP" BEL "Mram_storage_210/SP" BEL
        "Mram_storage_211/DP" BEL "Mram_storage_211/SP" BEL
        "Mram_storage_212/DP" BEL "Mram_storage_212/SP" BEL
        "Mram_storage_213/DP" BEL "Mram_storage_213/SP" BEL
        "Mram_storage_214/DP" BEL "Mram_storage_214/SP" BEL
        "Mram_storage_215/DP" BEL "Mram_storage_215/SP" BEL
        "Mram_storage_216/DP" BEL "Mram_storage_216/SP" BEL
        "Mram_storage_217/DP" BEL "Mram_storage_217/SP" BEL
        "Mram_storage_218/DP" BEL "Mram_storage_218/SP" BEL
        "Mram_storage_219/DP" BEL "Mram_storage_219/SP" BEL
        "Mram_storage_22/DP" BEL "Mram_storage_22/SP" BEL
        "Mram_storage_220/DP" BEL "Mram_storage_220/SP" BEL
        "Mram_storage_221/DP" BEL "Mram_storage_221/SP" BEL
        "Mram_storage_222/DP" BEL "Mram_storage_222/SP" BEL
        "Mram_storage_23/DP" BEL "Mram_storage_23/SP" BEL "Mram_storage_24/DP"
        BEL "Mram_storage_24/SP" BEL "Mram_storage_25/DP" BEL
        "Mram_storage_25/SP" BEL "Mram_storage_26/DP" BEL "Mram_storage_26/SP"
        BEL "Mram_storage_27/DP" BEL "Mram_storage_27/SP" BEL
        "Mram_storage_28/DP" BEL "Mram_storage_28/SP" BEL "Mram_storage_29/DP"
        BEL "Mram_storage_29/SP" BEL "Mram_storage_31/DP" BEL
        "Mram_storage_31/SP" BEL "Mram_storage_310/DP" BEL
        "Mram_storage_310/SP" BEL "Mram_storage_311/DP" BEL
        "Mram_storage_311/SP" BEL "Mram_storage_312/DP" BEL
        "Mram_storage_312/SP" BEL "Mram_storage_313/DP" BEL
        "Mram_storage_313/SP" BEL "Mram_storage_314/DP" BEL
        "Mram_storage_314/SP" BEL "Mram_storage_315/DP" BEL
        "Mram_storage_315/SP" BEL "Mram_storage_316/DP" BEL
        "Mram_storage_316/SP" BEL "Mram_storage_317/DP" BEL
        "Mram_storage_317/SP" BEL "Mram_storage_318/DP" BEL
        "Mram_storage_318/SP" BEL "Mram_storage_319/DP" BEL
        "Mram_storage_319/SP" BEL "Mram_storage_32/DP" BEL
        "Mram_storage_32/SP" BEL "Mram_storage_320/DP" BEL
        "Mram_storage_320/SP" BEL "Mram_storage_321/DP" BEL
        "Mram_storage_321/SP" BEL "Mram_storage_322/DP" BEL
        "Mram_storage_322/SP" BEL "Mram_storage_33/DP" BEL
        "Mram_storage_33/SP" BEL "Mram_storage_34/DP" BEL "Mram_storage_34/SP"
        BEL "Mram_storage_35/DP" BEL "Mram_storage_35/SP" BEL
        "Mram_storage_36/DP" BEL "Mram_storage_36/SP" BEL "Mram_storage_37/DP"
        BEL "Mram_storage_37/SP" BEL "Mram_storage_38/DP" BEL
        "Mram_storage_38/SP" BEL "Mram_storage_39/DP" BEL "Mram_storage_39/SP"
        BEL "Mram_storage_41/DP" BEL "Mram_storage_41/SP" BEL
        "Mram_storage_410/DP" BEL "Mram_storage_410/SP" BEL
        "Mram_storage_411/DP" BEL "Mram_storage_411/SP" BEL
        "Mram_storage_412/DP" BEL "Mram_storage_412/SP" BEL
        "Mram_storage_413/DP" BEL "Mram_storage_413/SP" BEL
        "Mram_storage_414/DP" BEL "Mram_storage_414/SP" BEL
        "Mram_storage_415/DP" BEL "Mram_storage_415/SP" BEL
        "Mram_storage_416/DP" BEL "Mram_storage_416/SP" BEL
        "Mram_storage_417/DP" BEL "Mram_storage_417/SP" BEL
        "Mram_storage_418/DP" BEL "Mram_storage_418/SP" BEL
        "Mram_storage_419/DP" BEL "Mram_storage_419/SP" BEL
        "Mram_storage_42/DP" BEL "Mram_storage_42/SP" BEL
        "Mram_storage_420/DP" BEL "Mram_storage_420/SP" BEL
        "Mram_storage_421/DP" BEL "Mram_storage_421/SP" BEL
        "Mram_storage_422/DP" BEL "Mram_storage_422/SP" BEL
        "Mram_storage_43/DP" BEL "Mram_storage_43/SP" BEL "Mram_storage_44/DP"
        BEL "Mram_storage_44/SP" BEL "Mram_storage_45/DP" BEL
        "Mram_storage_45/SP" BEL "Mram_storage_46/DP" BEL "Mram_storage_46/SP"
        BEL "Mram_storage_47/DP" BEL "Mram_storage_47/SP" BEL
        "Mram_storage_48/DP" BEL "Mram_storage_48/SP" BEL "Mram_storage_49/DP"
        BEL "Mram_storage_49/SP" BEL "Mram_storage_51/DP" BEL
        "Mram_storage_51/SP" BEL "Mram_storage_510/DP" BEL
        "Mram_storage_510/SP" BEL "Mram_storage_511/DP" BEL
        "Mram_storage_511/SP" BEL "Mram_storage_512/DP" BEL
        "Mram_storage_512/SP" BEL "Mram_storage_513/DP" BEL
        "Mram_storage_513/SP" BEL "Mram_storage_514/DP" BEL
        "Mram_storage_514/SP" BEL "Mram_storage_515/DP" BEL
        "Mram_storage_515/SP" BEL "Mram_storage_516/DP" BEL
        "Mram_storage_516/SP" BEL "Mram_storage_517/DP" BEL
        "Mram_storage_517/SP" BEL "Mram_storage_518/DP" BEL
        "Mram_storage_518/SP" BEL "Mram_storage_519/DP" BEL
        "Mram_storage_519/SP" BEL "Mram_storage_52/DP" BEL
        "Mram_storage_52/SP" BEL "Mram_storage_520/DP" BEL
        "Mram_storage_520/SP" BEL "Mram_storage_521/DP" BEL
        "Mram_storage_521/SP" BEL "Mram_storage_522/DP" BEL
        "Mram_storage_522/SP" BEL "Mram_storage_53/DP" BEL
        "Mram_storage_53/SP" BEL "Mram_storage_54/DP" BEL "Mram_storage_54/SP"
        BEL "Mram_storage_55/DP" BEL "Mram_storage_55/SP" BEL
        "Mram_storage_56/DP" BEL "Mram_storage_56/SP" BEL "Mram_storage_57/DP"
        BEL "Mram_storage_57/SP" BEL "Mram_storage_58/DP" BEL
        "Mram_storage_58/SP" BEL "Mram_storage_59/DP" BEL "Mram_storage_59/SP"
        BEL "Mram_storage_61/DP" BEL "Mram_storage_61/SP" BEL
        "Mram_storage_610/DP" BEL "Mram_storage_610/SP" BEL
        "Mram_storage_611/DP" BEL "Mram_storage_611/SP" BEL
        "Mram_storage_612/DP" BEL "Mram_storage_612/SP" BEL
        "Mram_storage_613/DP" BEL "Mram_storage_613/SP" BEL
        "Mram_storage_614/DP" BEL "Mram_storage_614/SP" BEL
        "Mram_storage_615/DP" BEL "Mram_storage_615/SP" BEL
        "Mram_storage_616/DP" BEL "Mram_storage_616/SP" BEL
        "Mram_storage_617/DP" BEL "Mram_storage_617/SP" BEL
        "Mram_storage_618/DP" BEL "Mram_storage_618/SP" BEL
        "Mram_storage_619/DP" BEL "Mram_storage_619/SP" BEL
        "Mram_storage_62/DP" BEL "Mram_storage_62/SP" BEL
        "Mram_storage_620/DP" BEL "Mram_storage_620/SP" BEL
        "Mram_storage_621/DP" BEL "Mram_storage_621/SP" BEL
        "Mram_storage_622/DP" BEL "Mram_storage_622/SP" BEL
        "Mram_storage_63/DP" BEL "Mram_storage_63/SP" BEL "Mram_storage_64/DP"
        BEL "Mram_storage_64/SP" BEL "Mram_storage_65/DP" BEL
        "Mram_storage_65/SP" BEL "Mram_storage_66/DP" BEL "Mram_storage_66/SP"
        BEL "Mram_storage_67/DP" BEL "Mram_storage_67/SP" BEL
        "Mram_storage_68/DP" BEL "Mram_storage_68/SP" BEL "Mram_storage_69/DP"
        BEL "Mram_storage_69/SP" BEL "Mram_storage_71/DP" BEL
        "Mram_storage_71/SP" BEL "Mram_storage_710/DP" BEL
        "Mram_storage_710/SP" BEL "Mram_storage_711/DP" BEL
        "Mram_storage_711/SP" BEL "Mram_storage_712/DP" BEL
        "Mram_storage_712/SP" BEL "Mram_storage_713/DP" BEL
        "Mram_storage_713/SP" BEL "Mram_storage_714/DP" BEL
        "Mram_storage_714/SP" BEL "Mram_storage_715/DP" BEL
        "Mram_storage_715/SP" BEL "Mram_storage_716/DP" BEL
        "Mram_storage_716/SP" BEL "Mram_storage_717/DP" BEL
        "Mram_storage_717/SP" BEL "Mram_storage_718/DP" BEL
        "Mram_storage_718/SP" BEL "Mram_storage_719/DP" BEL
        "Mram_storage_719/SP" BEL "Mram_storage_72/DP" BEL
        "Mram_storage_72/SP" BEL "Mram_storage_720/DP" BEL
        "Mram_storage_720/SP" BEL "Mram_storage_721/DP" BEL
        "Mram_storage_721/SP" BEL "Mram_storage_722/DP" BEL
        "Mram_storage_722/SP" BEL "Mram_storage_73/DP" BEL
        "Mram_storage_73/SP" BEL "Mram_storage_74/DP" BEL "Mram_storage_74/SP"
        BEL "Mram_storage_75/DP" BEL "Mram_storage_75/SP" BEL
        "Mram_storage_76/DP" BEL "Mram_storage_76/SP" BEL "Mram_storage_77/DP"
        BEL "Mram_storage_77/SP" BEL "Mram_storage_78/DP" BEL
        "Mram_storage_78/SP" BEL "Mram_storage_79/DP" BEL "Mram_storage_79/SP"
        BEL "Mram_storage_81/DP" BEL "Mram_storage_81/SP" BEL
        "Mram_storage_810/DP" BEL "Mram_storage_810/SP" BEL
        "Mram_storage_811/DP" BEL "Mram_storage_811/SP" BEL
        "Mram_storage_812/DP" BEL "Mram_storage_812/SP" BEL
        "Mram_storage_813/DP" BEL "Mram_storage_813/SP" BEL
        "Mram_storage_814/DP" BEL "Mram_storage_814/SP" BEL
        "Mram_storage_815/DP" BEL "Mram_storage_815/SP" BEL
        "Mram_storage_816/DP" BEL "Mram_storage_816/SP" BEL
        "Mram_storage_817/DP" BEL "Mram_storage_817/SP" BEL
        "Mram_storage_818/DP" BEL "Mram_storage_818/SP" BEL
        "Mram_storage_819/DP" BEL "Mram_storage_819/SP" BEL
        "Mram_storage_82/DP" BEL "Mram_storage_82/SP" BEL
        "Mram_storage_820/DP" BEL "Mram_storage_820/SP" BEL
        "Mram_storage_821/DP" BEL "Mram_storage_821/SP" BEL
        "Mram_storage_822/DP" BEL "Mram_storage_822/SP" BEL
        "Mram_storage_83/DP" BEL "Mram_storage_83/SP" BEL "Mram_storage_84/DP"
        BEL "Mram_storage_84/SP" BEL "Mram_storage_85/DP" BEL
        "Mram_storage_85/SP" BEL "Mram_storage_86/DP" BEL "Mram_storage_86/SP"
        BEL "Mram_storage_87/DP" BEL "Mram_storage_87/SP" BEL
        "Mram_storage_88/DP" BEL "Mram_storage_88/SP" BEL "Mram_storage_89/DP"
        BEL "Mram_storage_89/SP" BEL "Mram_storage_91/DP" BEL
        "Mram_storage_91/SP" BEL "Mram_storage_910/DP" BEL
        "Mram_storage_910/SP" BEL "Mram_storage_911/DP" BEL
        "Mram_storage_911/SP" BEL "Mram_storage_912/DP" BEL
        "Mram_storage_912/SP" BEL "Mram_storage_913/DP" BEL
        "Mram_storage_913/SP" BEL "Mram_storage_914/DP" BEL
        "Mram_storage_914/SP" BEL "Mram_storage_915/DP" BEL
        "Mram_storage_915/SP" BEL "Mram_storage_916/DP" BEL
        "Mram_storage_916/SP" BEL "Mram_storage_917/DP" BEL
        "Mram_storage_917/SP" BEL "Mram_storage_918/DP" BEL
        "Mram_storage_918/SP" BEL "Mram_storage_919/DP" BEL
        "Mram_storage_919/SP" BEL "Mram_storage_92/DP" BEL
        "Mram_storage_92/SP" BEL "Mram_storage_920/DP" BEL
        "Mram_storage_920/SP" BEL "Mram_storage_921/DP" BEL
        "Mram_storage_921/SP" BEL "Mram_storage_922/DP" BEL
        "Mram_storage_922/SP" BEL "Mram_storage_93/DP" BEL
        "Mram_storage_93/SP" BEL "Mram_storage_94/DP" BEL "Mram_storage_94/SP"
        BEL "Mram_storage_95/DP" BEL "Mram_storage_95/SP" BEL
        "Mram_storage_96/DP" BEL "Mram_storage_96/SP" BEL "Mram_storage_97/DP"
        BEL "Mram_storage_97/SP" BEL "Mram_storage_98/DP" BEL
        "Mram_storage_98/SP" BEL "Mram_storage_99/DP" BEL "Mram_storage_99/SP"
        PIN "minerva_cpu/multiplier/Mmult_$213_pins<110>";
TIMEGRP soc_crg_unbuf_sys = BEL "vns_xilinxmultiregimpl2_regs0" BEL
        "vns_xilinxmultiregimpl3_regs0" BEL "vns_xilinxmultiregimpl2_regs1"
        BEL "vns_xilinxmultiregimpl3_regs1" BEL "soc_suart_rx_r" BEL
        "soc_suart_rx_reg_0" BEL "soc_suart_rx_reg_1" BEL "soc_suart_rx_reg_2"
        BEL "soc_suart_rx_reg_3" BEL "soc_suart_rx_reg_4" BEL
        "soc_suart_rx_reg_5" BEL "soc_suart_rx_reg_6" BEL "soc_suart_rx_reg_7"
        BEL "soc_basesoc_rom_bus_ack" BEL "soc_basesoc_zero_old_trigger" BEL
        "soc_suart_tx_old_trigger" BEL "soc_suart_rx_old_trigger" BEL
        "soc_basesoc_sdram_postponer_req_o" BEL
        "soc_basesoc_sdram_sequencer_done1" BEL
        "soc_basesoc_sdram_cmd_payload_a_10" BEL
        "soc_basesoc_sdram_cmd_payload_cas" BEL
        "soc_basesoc_sdram_zqcs_executer_done" BEL
        "soc_basesoc_sdram_bandwidth_cmd_ready" BEL
        "vns_basesoc_slave_sel_r_0" BEL "vns_basesoc_slave_sel_r_1" BEL
        "vns_basesoc_slave_sel_r_2" BEL "vns_basesoc_slave_sel_r_3" BEL
        "vns_basesoc_slave_sel_r_4" BEL
        "vns_basesoc_csrbankarray_interface2_bank_bus_dat_r_0" BEL
        "vns_basesoc_csrbankarray_interface2_bank_bus_dat_r_1" BEL
        "vns_basesoc_csrbankarray_interface2_bank_bus_dat_r_2" BEL
        "vns_basesoc_csrbankarray_interface2_bank_bus_dat_r_3" BEL
        "vns_basesoc_csrbankarray_interface2_bank_bus_dat_r_4" BEL
        "vns_basesoc_csrbankarray_interface2_bank_bus_dat_r_5" BEL
        "vns_basesoc_csrbankarray_interface2_bank_bus_dat_r_6" BEL
        "vns_basesoc_csrbankarray_interface2_bank_bus_dat_r_7" BEL
        "vns_basesoc_csrbankarray_sel_r" BEL "soc_basesoc_sdram_dfi_p0_we_n"
        BEL "soc_basesoc_sdram_dfi_p0_cas_n" BEL
        "soc_basesoc_sdram_dfi_p0_ras_n" BEL "soc_basesoc_sdram_dfi_p1_we_n"
        BEL "soc_basesoc_sdram_dfi_p1_cas_n" BEL
        "soc_basesoc_sdram_dfi_p1_ras_n" BEL "soc_opsis_i2c_counter_0" BEL
        "soc_opsis_i2c_counter_1" BEL "soc_opsis_i2c_counter_2" BEL
        "soc_opsis_i2c_counter_3" BEL "soc_spiflash_counter_0" BEL
        "soc_spiflash_counter_1" BEL "soc_spiflash_counter_2" BEL
        "soc_spiflash_counter_3" BEL "soc_spiflash_counter_4" BEL
        "soc_spiflash_counter_5" BEL "soc_spiflash_counter_6" BEL
        "soc_spiflash_counter_7" BEL "soc_basesoc_sdram_sequencer_counter_0"
        BEL "soc_basesoc_sdram_sequencer_counter_1" BEL
        "soc_basesoc_sdram_sequencer_counter_2" BEL
        "soc_basesoc_sdram_sequencer_counter_3" BEL
        "soc_basesoc_sdram_sequencer_counter_4" BEL
        "soc_basesoc_sdram_sequencer_counter_5" BEL
        "soc_basesoc_sdram_zqcs_executer_counter_0" BEL
        "soc_basesoc_sdram_zqcs_executer_counter_1" BEL
        "soc_basesoc_sdram_zqcs_executer_counter_2" BEL
        "soc_basesoc_sdram_zqcs_executer_counter_3" BEL
        "soc_basesoc_sdram_zqcs_executer_counter_4" BEL
        "soc_basesoc_sdram_bankmachine0_cmd_buffer_valid_n" BEL
        "soc_basesoc_sdram_bankmachine1_cmd_buffer_valid_n" BEL
        "soc_basesoc_sdram_bankmachine2_cmd_buffer_valid_n" BEL
        "soc_basesoc_sdram_bankmachine3_cmd_buffer_valid_n" BEL
        "soc_basesoc_sdram_bankmachine4_cmd_buffer_valid_n" BEL
        "soc_basesoc_sdram_bankmachine5_cmd_buffer_valid_n" BEL
        "soc_basesoc_sdram_bankmachine6_cmd_buffer_valid_n" BEL
        "soc_basesoc_sdram_bankmachine7_cmd_buffer_valid_n" BEL
        "soc_basesoc_sdram_bandwidth_period" BEL
        "soc_basesoc_sdram_bandwidth_counter_1" BEL
        "soc_basesoc_sdram_bandwidth_counter_2" BEL
        "soc_basesoc_sdram_bandwidth_counter_3" BEL
        "soc_basesoc_sdram_bandwidth_counter_4" BEL
        "soc_basesoc_sdram_bandwidth_counter_5" BEL
        "soc_basesoc_sdram_bandwidth_counter_6" BEL
        "soc_basesoc_sdram_bandwidth_counter_7" BEL
        "soc_basesoc_sdram_bandwidth_counter_8" BEL
        "soc_basesoc_sdram_bandwidth_counter_9" BEL
        "soc_basesoc_sdram_bandwidth_counter_10" BEL
        "soc_basesoc_sdram_bandwidth_counter_11" BEL
        "soc_basesoc_sdram_bandwidth_counter_12" BEL
        "soc_basesoc_sdram_bandwidth_counter_13" BEL
        "soc_basesoc_sdram_bandwidth_counter_14" BEL
        "soc_basesoc_sdram_bandwidth_counter_15" BEL
        "soc_basesoc_sdram_bandwidth_counter_16" BEL
        "soc_basesoc_sdram_bandwidth_counter_17" BEL
        "soc_basesoc_sdram_bandwidth_counter_18" BEL
        "soc_basesoc_sdram_bandwidth_counter_19" BEL
        "soc_basesoc_sdram_bandwidth_counter_20" BEL
        "soc_basesoc_sdram_bandwidth_counter_21" BEL
        "soc_basesoc_sdram_bandwidth_counter_22" BEL
        "soc_basesoc_sdram_bandwidth_counter_23" BEL
        "soc_opsis_i2c_samp_count_2" BEL "soc_phase_sys" BEL
        "soc_dfi_dfi_p2_rddata_valid" BEL "vns_new_master_wdata_ready1" BEL
        "soc_opsis_i2c_scl_i" BEL "soc_suart_source_payload_data_0" BEL
        "soc_suart_source_payload_data_1" BEL
        "soc_suart_source_payload_data_2" BEL
        "soc_suart_source_payload_data_3" BEL
        "soc_suart_source_payload_data_4" BEL
        "soc_suart_source_payload_data_5" BEL
        "soc_suart_source_payload_data_6" BEL
        "soc_suart_source_payload_data_7" BEL
        "soc_suart_phase_accumulator_tx_1" BEL
        "soc_suart_phase_accumulator_tx_2" BEL
        "soc_suart_phase_accumulator_tx_3" BEL
        "soc_suart_phase_accumulator_tx_4" BEL
        "soc_suart_phase_accumulator_tx_5" BEL
        "soc_suart_phase_accumulator_tx_6" BEL
        "soc_suart_phase_accumulator_tx_7" BEL
        "soc_suart_phase_accumulator_tx_8" BEL
        "soc_suart_phase_accumulator_tx_9" BEL
        "soc_suart_phase_accumulator_tx_10" BEL
        "soc_suart_phase_accumulator_tx_11" BEL
        "soc_suart_phase_accumulator_tx_12" BEL
        "soc_suart_phase_accumulator_tx_13" BEL
        "soc_suart_phase_accumulator_tx_14" BEL
        "soc_suart_phase_accumulator_tx_15" BEL
        "soc_suart_phase_accumulator_tx_16" BEL
        "soc_suart_phase_accumulator_tx_17" BEL
        "soc_suart_phase_accumulator_tx_18" BEL
        "soc_suart_phase_accumulator_tx_19" BEL
        "soc_suart_phase_accumulator_tx_20" BEL
        "soc_suart_phase_accumulator_tx_21" BEL
        "soc_suart_phase_accumulator_tx_22" BEL
        "soc_suart_phase_accumulator_tx_23" BEL
        "soc_suart_phase_accumulator_tx_24" BEL
        "soc_suart_phase_accumulator_tx_25" BEL
        "soc_suart_phase_accumulator_tx_26" BEL
        "soc_suart_phase_accumulator_tx_27" BEL
        "soc_suart_phase_accumulator_tx_28" BEL
        "soc_suart_phase_accumulator_tx_29" BEL
        "soc_suart_phase_accumulator_tx_30" BEL
        "soc_suart_phase_accumulator_tx_31" BEL
        "soc_suart_phase_accumulator_rx_1" BEL
        "soc_suart_phase_accumulator_rx_2" BEL
        "soc_suart_phase_accumulator_rx_3" BEL
        "soc_suart_phase_accumulator_rx_4" BEL
        "soc_suart_phase_accumulator_rx_5" BEL
        "soc_suart_phase_accumulator_rx_6" BEL
        "soc_suart_phase_accumulator_rx_7" BEL
        "soc_suart_phase_accumulator_rx_8" BEL
        "soc_suart_phase_accumulator_rx_9" BEL
        "soc_suart_phase_accumulator_rx_10" BEL
        "soc_suart_phase_accumulator_rx_11" BEL
        "soc_suart_phase_accumulator_rx_12" BEL
        "soc_suart_phase_accumulator_rx_13" BEL
        "soc_suart_phase_accumulator_rx_14" BEL
        "soc_suart_phase_accumulator_rx_15" BEL
        "soc_suart_phase_accumulator_rx_16" BEL
        "soc_suart_phase_accumulator_rx_17" BEL
        "soc_suart_phase_accumulator_rx_18" BEL
        "soc_suart_phase_accumulator_rx_19" BEL
        "soc_suart_phase_accumulator_rx_20" BEL
        "soc_suart_phase_accumulator_rx_21" BEL
        "soc_suart_phase_accumulator_rx_22" BEL
        "soc_suart_phase_accumulator_rx_23" BEL
        "soc_suart_phase_accumulator_rx_24" BEL
        "soc_suart_phase_accumulator_rx_25" BEL
        "soc_suart_phase_accumulator_rx_26" BEL
        "soc_suart_phase_accumulator_rx_27" BEL
        "soc_suart_phase_accumulator_rx_28" BEL
        "soc_suart_phase_accumulator_rx_29" BEL
        "soc_suart_phase_accumulator_rx_30" BEL
        "soc_suart_phase_accumulator_rx_31" BEL "soc_opsis_i2c_scl_r" BEL
        "soc_dfi_dfi_p0_rddata_valid" BEL "soc_basesoc_adr_offset_r_0" BEL
        "soc_basesoc_adr_offset_r_1" BEL
        "soc_basesoc_sdram_bandwidth_nreads_r_0" BEL
        "soc_basesoc_sdram_bandwidth_nreads_r_1" BEL
        "soc_basesoc_sdram_bandwidth_nreads_r_2" BEL
        "soc_basesoc_sdram_bandwidth_nreads_r_3" BEL
        "soc_basesoc_sdram_bandwidth_nreads_r_4" BEL
        "soc_basesoc_sdram_bandwidth_nreads_r_5" BEL
        "soc_basesoc_sdram_bandwidth_nreads_r_6" BEL
        "soc_basesoc_sdram_bandwidth_nreads_r_7" BEL
        "soc_basesoc_sdram_bandwidth_nreads_r_8" BEL
        "soc_basesoc_sdram_bandwidth_nreads_r_9" BEL
        "soc_basesoc_sdram_bandwidth_nreads_r_10" BEL
        "soc_basesoc_sdram_bandwidth_nreads_r_11" BEL
        "soc_basesoc_sdram_bandwidth_nreads_r_12" BEL
        "soc_basesoc_sdram_bandwidth_nreads_r_13" BEL
        "soc_basesoc_sdram_bandwidth_nreads_r_14" BEL
        "soc_basesoc_sdram_bandwidth_nreads_r_15" BEL
        "soc_basesoc_sdram_bandwidth_nreads_r_16" BEL
        "soc_basesoc_sdram_bandwidth_nreads_r_17" BEL
        "soc_basesoc_sdram_bandwidth_nreads_r_18" BEL
        "soc_basesoc_sdram_bandwidth_nreads_r_19" BEL
        "soc_basesoc_sdram_bandwidth_nreads_r_20" BEL
        "soc_basesoc_sdram_bandwidth_nreads_r_21" BEL
        "soc_basesoc_sdram_bandwidth_nreads_r_22" BEL
        "soc_basesoc_sdram_bandwidth_nreads_r_23" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_r_0" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_r_1" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_r_2" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_r_3" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_r_4" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_r_5" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_r_6" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_r_7" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_r_8" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_r_9" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_r_10" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_r_11" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_r_12" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_r_13" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_r_14" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_r_15" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_r_16" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_r_17" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_r_18" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_r_19" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_r_20" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_r_21" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_r_22" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_r_23" BEL
        "soc_basesoc_ctrl_storage_31" BEL "soc_basesoc_ctrl_storage_27" BEL
        "soc_basesoc_ctrl_storage_30" BEL "soc_basesoc_ctrl_storage_29" BEL
        "soc_basesoc_ctrl_storage_23" BEL "soc_basesoc_ctrl_storage_26" BEL
        "soc_basesoc_ctrl_storage_24" BEL "soc_basesoc_ctrl_storage_17" BEL
        "soc_basesoc_ctrl_storage_22" BEL "soc_basesoc_ctrl_storage_19" BEL
        "soc_basesoc_ctrl_storage_13" BEL "soc_basesoc_ctrl_storage_16" BEL
        "soc_basesoc_ctrl_storage_15" BEL "soc_basesoc_ctrl_storage_11" BEL
        "soc_basesoc_ctrl_storage_8" BEL "soc_basesoc_ctrl_storage_1" BEL
        "soc_basesoc_ctrl_storage_7" BEL "soc_basesoc_ctrl_storage_2" BEL
        "soc_basesoc_ctrl_storage_0" BEL "soc_front_panel_leds_storage_0" BEL
        "soc_front_panel_leds_storage_1" BEL
        "soc_opsis_i2c_slave_addr_storage_0" BEL
        "soc_opsis_i2c_slave_addr_storage_1" BEL
        "soc_opsis_i2c_slave_addr_storage_2" BEL
        "soc_opsis_i2c_slave_addr_storage_3" BEL
        "soc_opsis_i2c_slave_addr_storage_4" BEL
        "soc_opsis_i2c_slave_addr_storage_5" BEL
        "soc_opsis_i2c_slave_addr_storage_6" BEL
        "soc_basesoc_sdram_phaseinjector0_address_storage_13" BEL
        "soc_basesoc_sdram_storage_0" BEL "soc_basesoc_sdram_storage_1" BEL
        "soc_basesoc_sdram_storage_2" BEL "soc_basesoc_sdram_storage_3" BEL
        "soc_basesoc_sdram_phaseinjector0_command_storage_0" BEL
        "soc_basesoc_sdram_phaseinjector0_command_storage_1" BEL
        "soc_basesoc_sdram_phaseinjector0_command_storage_2" BEL
        "soc_basesoc_sdram_phaseinjector0_command_storage_3" BEL
        "soc_basesoc_sdram_phaseinjector0_command_storage_4" BEL
        "soc_basesoc_sdram_phaseinjector0_command_storage_5" BEL
        "soc_basesoc_sdram_phaseinjector0_address_storage_10" BEL
        "soc_basesoc_sdram_phaseinjector0_address_storage_12" BEL
        "soc_basesoc_sdram_phaseinjector0_address_storage_11" BEL
        "soc_basesoc_sdram_phaseinjector0_baddress_storage_0" BEL
        "soc_basesoc_sdram_phaseinjector0_baddress_storage_1" BEL
        "soc_basesoc_sdram_phaseinjector0_baddress_storage_2" BEL
        "soc_basesoc_sdram_phaseinjector0_address_storage_9" BEL
        "soc_basesoc_sdram_phaseinjector0_address_storage_8" BEL
        "soc_basesoc_sdram_phaseinjector1_address_storage_12" BEL
        "soc_basesoc_sdram_phaseinjector1_command_storage_0" BEL
        "soc_basesoc_sdram_phaseinjector1_command_storage_1" BEL
        "soc_basesoc_sdram_phaseinjector1_command_storage_2" BEL
        "soc_basesoc_sdram_phaseinjector1_command_storage_3" BEL
        "soc_basesoc_sdram_phaseinjector1_command_storage_4" BEL
        "soc_basesoc_sdram_phaseinjector1_command_storage_5" BEL
        "soc_basesoc_sdram_phaseinjector1_address_storage_13" BEL
        "soc_basesoc_sdram_phaseinjector1_address_storage_11" BEL
        "soc_basesoc_sdram_phaseinjector1_address_storage_10" BEL
        "soc_basesoc_sdram_phaseinjector1_baddress_storage_0" BEL
        "soc_basesoc_sdram_phaseinjector1_baddress_storage_1" BEL
        "soc_basesoc_sdram_phaseinjector1_baddress_storage_2" BEL
        "soc_basesoc_sdram_phaseinjector1_address_storage_9" BEL
        "soc_basesoc_sdram_phaseinjector1_address_storage_8" BEL
        "soc_basesoc_sdram_phaseinjector2_address_storage_12" BEL
        "soc_basesoc_sdram_phaseinjector2_command_storage_0" BEL
        "soc_basesoc_sdram_phaseinjector2_command_storage_1" BEL
        "soc_basesoc_sdram_phaseinjector2_command_storage_2" BEL
        "soc_basesoc_sdram_phaseinjector2_command_storage_3" BEL
        "soc_basesoc_sdram_phaseinjector2_command_storage_4" BEL
        "soc_basesoc_sdram_phaseinjector2_command_storage_5" BEL
        "soc_basesoc_sdram_phaseinjector2_address_storage_13" BEL
        "soc_basesoc_sdram_phaseinjector2_address_storage_9" BEL
        "soc_basesoc_sdram_phaseinjector2_address_storage_11" BEL
        "soc_basesoc_sdram_phaseinjector2_address_storage_10" BEL
        "soc_basesoc_sdram_phaseinjector3_command_storage_0" BEL
        "soc_basesoc_sdram_phaseinjector3_command_storage_1" BEL
        "soc_basesoc_sdram_phaseinjector3_command_storage_2" BEL
        "soc_basesoc_sdram_phaseinjector3_command_storage_3" BEL
        "soc_basesoc_sdram_phaseinjector3_command_storage_4" BEL
        "soc_basesoc_sdram_phaseinjector3_command_storage_5" BEL
        "soc_basesoc_sdram_phaseinjector2_address_storage_8" BEL
        "soc_basesoc_sdram_phaseinjector2_baddress_storage_0" BEL
        "soc_basesoc_sdram_phaseinjector2_baddress_storage_1" BEL
        "soc_basesoc_sdram_phaseinjector2_baddress_storage_2" BEL
        "soc_basesoc_sdram_phaseinjector3_address_storage_11" BEL
        "soc_basesoc_sdram_phaseinjector3_address_storage_13" BEL
        "soc_basesoc_sdram_phaseinjector3_address_storage_12" BEL
        "soc_basesoc_sdram_phaseinjector3_address_storage_8" BEL
        "soc_basesoc_sdram_phaseinjector3_address_storage_10" BEL
        "soc_basesoc_sdram_phaseinjector3_address_storage_9" BEL
        "soc_basesoc_sdram_phaseinjector3_baddress_storage_0" BEL
        "soc_basesoc_sdram_phaseinjector3_baddress_storage_1" BEL
        "soc_basesoc_sdram_phaseinjector3_baddress_storage_2" BEL
        "soc_spiflash_bitbang_storage_0" BEL "soc_spiflash_bitbang_storage_1"
        BEL "soc_spiflash_bitbang_storage_2" BEL
        "soc_spiflash_bitbang_storage_3" BEL "soc_basesoc_ctrl_storage_28" BEL
        "soc_suart_eventmanager_storage_0" BEL
        "soc_suart_eventmanager_storage_1" BEL "soc_basesoc_ctrl_storage_20"
        BEL "soc_basesoc_ctrl_storage_25" BEL "soc_basesoc_ctrl_storage_21"
        BEL "soc_basesoc_ctrl_storage_12" BEL "soc_basesoc_ctrl_storage_18"
        BEL "soc_basesoc_ctrl_storage_14" BEL "soc_basesoc_ctrl_storage_6" BEL
        "soc_basesoc_ctrl_storage_10" BEL "soc_basesoc_ctrl_storage_9" BEL
        "soc_basesoc_ctrl_storage_3" BEL "soc_basesoc_ctrl_storage_5" BEL
        "soc_basesoc_ctrl_storage_4" BEL "soc_opsis_i2c_master_storage_0" BEL
        "soc_opsis_i2c_master_storage_1" BEL "soc_opsis_i2c_master_storage_2"
        BEL "soc_opsis_i2c_master_storage_3" BEL
        "soc_opsis_i2c_master_storage_4" BEL "soc_opsis_i2c_master_storage_5"
        BEL "soc_opsis_i2c_master_storage_6" BEL
        "soc_opsis_i2c_master_storage_7" BEL
        "soc_basesoc_sdram_phaseinjector0_address_storage_0" BEL
        "soc_basesoc_sdram_phaseinjector0_address_storage_1" BEL
        "soc_basesoc_sdram_phaseinjector0_address_storage_2" BEL
        "soc_basesoc_sdram_phaseinjector0_address_storage_3" BEL
        "soc_basesoc_sdram_phaseinjector0_address_storage_4" BEL
        "soc_basesoc_sdram_phaseinjector0_address_storage_5" BEL
        "soc_basesoc_sdram_phaseinjector0_address_storage_6" BEL
        "soc_basesoc_sdram_phaseinjector0_address_storage_7" BEL
        "soc_basesoc_sdram_phaseinjector0_wrdata_storage_8" BEL
        "soc_basesoc_sdram_phaseinjector0_wrdata_storage_9" BEL
        "soc_basesoc_sdram_phaseinjector0_wrdata_storage_10" BEL
        "soc_basesoc_sdram_phaseinjector0_wrdata_storage_11" BEL
        "soc_basesoc_sdram_phaseinjector0_wrdata_storage_12" BEL
        "soc_basesoc_sdram_phaseinjector0_wrdata_storage_13" BEL
        "soc_basesoc_sdram_phaseinjector0_wrdata_storage_14" BEL
        "soc_basesoc_sdram_phaseinjector0_wrdata_storage_15" BEL
        "soc_basesoc_sdram_phaseinjector0_wrdata_storage_24" BEL
        "soc_basesoc_sdram_phaseinjector0_wrdata_storage_25" BEL
        "soc_basesoc_sdram_phaseinjector0_wrdata_storage_26" BEL
        "soc_basesoc_sdram_phaseinjector0_wrdata_storage_27" BEL
        "soc_basesoc_sdram_phaseinjector0_wrdata_storage_28" BEL
        "soc_basesoc_sdram_phaseinjector0_wrdata_storage_29" BEL
        "soc_basesoc_sdram_phaseinjector0_wrdata_storage_30" BEL
        "soc_basesoc_sdram_phaseinjector0_wrdata_storage_31" BEL
        "soc_basesoc_sdram_phaseinjector0_wrdata_storage_16" BEL
        "soc_basesoc_sdram_phaseinjector0_wrdata_storage_17" BEL
        "soc_basesoc_sdram_phaseinjector0_wrdata_storage_18" BEL
        "soc_basesoc_sdram_phaseinjector0_wrdata_storage_19" BEL
        "soc_basesoc_sdram_phaseinjector0_wrdata_storage_20" BEL
        "soc_basesoc_sdram_phaseinjector0_wrdata_storage_21" BEL
        "soc_basesoc_sdram_phaseinjector0_wrdata_storage_22" BEL
        "soc_basesoc_sdram_phaseinjector0_wrdata_storage_23" BEL
        "soc_basesoc_sdram_phaseinjector1_wrdata_storage_24" BEL
        "soc_basesoc_sdram_phaseinjector1_wrdata_storage_25" BEL
        "soc_basesoc_sdram_phaseinjector1_wrdata_storage_26" BEL
        "soc_basesoc_sdram_phaseinjector1_wrdata_storage_27" BEL
        "soc_basesoc_sdram_phaseinjector1_wrdata_storage_28" BEL
        "soc_basesoc_sdram_phaseinjector1_wrdata_storage_29" BEL
        "soc_basesoc_sdram_phaseinjector1_wrdata_storage_30" BEL
        "soc_basesoc_sdram_phaseinjector1_wrdata_storage_31" BEL
        "soc_basesoc_sdram_phaseinjector0_wrdata_storage_0" BEL
        "soc_basesoc_sdram_phaseinjector0_wrdata_storage_1" BEL
        "soc_basesoc_sdram_phaseinjector0_wrdata_storage_2" BEL
        "soc_basesoc_sdram_phaseinjector0_wrdata_storage_3" BEL
        "soc_basesoc_sdram_phaseinjector0_wrdata_storage_4" BEL
        "soc_basesoc_sdram_phaseinjector0_wrdata_storage_5" BEL
        "soc_basesoc_sdram_phaseinjector0_wrdata_storage_6" BEL
        "soc_basesoc_sdram_phaseinjector0_wrdata_storage_7" BEL
        "soc_basesoc_sdram_phaseinjector1_address_storage_0" BEL
        "soc_basesoc_sdram_phaseinjector1_address_storage_1" BEL
        "soc_basesoc_sdram_phaseinjector1_address_storage_2" BEL
        "soc_basesoc_sdram_phaseinjector1_address_storage_3" BEL
        "soc_basesoc_sdram_phaseinjector1_address_storage_4" BEL
        "soc_basesoc_sdram_phaseinjector1_address_storage_5" BEL
        "soc_basesoc_sdram_phaseinjector1_address_storage_6" BEL
        "soc_basesoc_sdram_phaseinjector1_address_storage_7" BEL
        "soc_basesoc_sdram_phaseinjector1_wrdata_storage_0" BEL
        "soc_basesoc_sdram_phaseinjector1_wrdata_storage_1" BEL
        "soc_basesoc_sdram_phaseinjector1_wrdata_storage_2" BEL
        "soc_basesoc_sdram_phaseinjector1_wrdata_storage_3" BEL
        "soc_basesoc_sdram_phaseinjector1_wrdata_storage_4" BEL
        "soc_basesoc_sdram_phaseinjector1_wrdata_storage_5" BEL
        "soc_basesoc_sdram_phaseinjector1_wrdata_storage_6" BEL
        "soc_basesoc_sdram_phaseinjector1_wrdata_storage_7" BEL
        "soc_basesoc_sdram_phaseinjector1_wrdata_storage_16" BEL
        "soc_basesoc_sdram_phaseinjector1_wrdata_storage_17" BEL
        "soc_basesoc_sdram_phaseinjector1_wrdata_storage_18" BEL
        "soc_basesoc_sdram_phaseinjector1_wrdata_storage_19" BEL
        "soc_basesoc_sdram_phaseinjector1_wrdata_storage_20" BEL
        "soc_basesoc_sdram_phaseinjector1_wrdata_storage_21" BEL
        "soc_basesoc_sdram_phaseinjector1_wrdata_storage_22" BEL
        "soc_basesoc_sdram_phaseinjector1_wrdata_storage_23" BEL
        "soc_basesoc_sdram_phaseinjector1_wrdata_storage_8" BEL
        "soc_basesoc_sdram_phaseinjector1_wrdata_storage_9" BEL
        "soc_basesoc_sdram_phaseinjector1_wrdata_storage_10" BEL
        "soc_basesoc_sdram_phaseinjector1_wrdata_storage_11" BEL
        "soc_basesoc_sdram_phaseinjector1_wrdata_storage_12" BEL
        "soc_basesoc_sdram_phaseinjector1_wrdata_storage_13" BEL
        "soc_basesoc_sdram_phaseinjector1_wrdata_storage_14" BEL
        "soc_basesoc_sdram_phaseinjector1_wrdata_storage_15" BEL
        "soc_basesoc_sdram_phaseinjector2_wrdata_storage_16" BEL
        "soc_basesoc_sdram_phaseinjector2_wrdata_storage_17" BEL
        "soc_basesoc_sdram_phaseinjector2_wrdata_storage_18" BEL
        "soc_basesoc_sdram_phaseinjector2_wrdata_storage_19" BEL
        "soc_basesoc_sdram_phaseinjector2_wrdata_storage_20" BEL
        "soc_basesoc_sdram_phaseinjector2_wrdata_storage_21" BEL
        "soc_basesoc_sdram_phaseinjector2_wrdata_storage_22" BEL
        "soc_basesoc_sdram_phaseinjector2_wrdata_storage_23" BEL
        "soc_basesoc_sdram_phaseinjector2_address_storage_0" BEL
        "soc_basesoc_sdram_phaseinjector2_address_storage_1" BEL
        "soc_basesoc_sdram_phaseinjector2_address_storage_2" BEL
        "soc_basesoc_sdram_phaseinjector2_address_storage_3" BEL
        "soc_basesoc_sdram_phaseinjector2_address_storage_4" BEL
        "soc_basesoc_sdram_phaseinjector2_address_storage_5" BEL
        "soc_basesoc_sdram_phaseinjector2_address_storage_6" BEL
        "soc_basesoc_sdram_phaseinjector2_address_storage_7" BEL
        "soc_basesoc_sdram_phaseinjector2_wrdata_storage_24" BEL
        "soc_basesoc_sdram_phaseinjector2_wrdata_storage_25" BEL
        "soc_basesoc_sdram_phaseinjector2_wrdata_storage_26" BEL
        "soc_basesoc_sdram_phaseinjector2_wrdata_storage_27" BEL
        "soc_basesoc_sdram_phaseinjector2_wrdata_storage_28" BEL
        "soc_basesoc_sdram_phaseinjector2_wrdata_storage_29" BEL
        "soc_basesoc_sdram_phaseinjector2_wrdata_storage_30" BEL
        "soc_basesoc_sdram_phaseinjector2_wrdata_storage_31" BEL
        "soc_basesoc_sdram_phaseinjector3_address_storage_0" BEL
        "soc_basesoc_sdram_phaseinjector3_address_storage_1" BEL
        "soc_basesoc_sdram_phaseinjector3_address_storage_2" BEL
        "soc_basesoc_sdram_phaseinjector3_address_storage_3" BEL
        "soc_basesoc_sdram_phaseinjector3_address_storage_4" BEL
        "soc_basesoc_sdram_phaseinjector3_address_storage_5" BEL
        "soc_basesoc_sdram_phaseinjector3_address_storage_6" BEL
        "soc_basesoc_sdram_phaseinjector3_address_storage_7" BEL
        "soc_basesoc_sdram_phaseinjector2_wrdata_storage_8" BEL
        "soc_basesoc_sdram_phaseinjector2_wrdata_storage_9" BEL
        "soc_basesoc_sdram_phaseinjector2_wrdata_storage_10" BEL
        "soc_basesoc_sdram_phaseinjector2_wrdata_storage_11" BEL
        "soc_basesoc_sdram_phaseinjector2_wrdata_storage_12" BEL
        "soc_basesoc_sdram_phaseinjector2_wrdata_storage_13" BEL
        "soc_basesoc_sdram_phaseinjector2_wrdata_storage_14" BEL
        "soc_basesoc_sdram_phaseinjector2_wrdata_storage_15" BEL
        "soc_basesoc_sdram_phaseinjector2_wrdata_storage_0" BEL
        "soc_basesoc_sdram_phaseinjector2_wrdata_storage_1" BEL
        "soc_basesoc_sdram_phaseinjector2_wrdata_storage_2" BEL
        "soc_basesoc_sdram_phaseinjector2_wrdata_storage_3" BEL
        "soc_basesoc_sdram_phaseinjector2_wrdata_storage_4" BEL
        "soc_basesoc_sdram_phaseinjector2_wrdata_storage_5" BEL
        "soc_basesoc_sdram_phaseinjector2_wrdata_storage_6" BEL
        "soc_basesoc_sdram_phaseinjector2_wrdata_storage_7" BEL
        "soc_basesoc_sdram_phaseinjector3_wrdata_storage_8" BEL
        "soc_basesoc_sdram_phaseinjector3_wrdata_storage_9" BEL
        "soc_basesoc_sdram_phaseinjector3_wrdata_storage_10" BEL
        "soc_basesoc_sdram_phaseinjector3_wrdata_storage_11" BEL
        "soc_basesoc_sdram_phaseinjector3_wrdata_storage_12" BEL
        "soc_basesoc_sdram_phaseinjector3_wrdata_storage_13" BEL
        "soc_basesoc_sdram_phaseinjector3_wrdata_storage_14" BEL
        "soc_basesoc_sdram_phaseinjector3_wrdata_storage_15" BEL
        "soc_basesoc_sdram_phaseinjector3_wrdata_storage_24" BEL
        "soc_basesoc_sdram_phaseinjector3_wrdata_storage_25" BEL
        "soc_basesoc_sdram_phaseinjector3_wrdata_storage_26" BEL
        "soc_basesoc_sdram_phaseinjector3_wrdata_storage_27" BEL
        "soc_basesoc_sdram_phaseinjector3_wrdata_storage_28" BEL
        "soc_basesoc_sdram_phaseinjector3_wrdata_storage_29" BEL
        "soc_basesoc_sdram_phaseinjector3_wrdata_storage_30" BEL
        "soc_basesoc_sdram_phaseinjector3_wrdata_storage_31" BEL
        "soc_basesoc_sdram_phaseinjector3_wrdata_storage_16" BEL
        "soc_basesoc_sdram_phaseinjector3_wrdata_storage_17" BEL
        "soc_basesoc_sdram_phaseinjector3_wrdata_storage_18" BEL
        "soc_basesoc_sdram_phaseinjector3_wrdata_storage_19" BEL
        "soc_basesoc_sdram_phaseinjector3_wrdata_storage_20" BEL
        "soc_basesoc_sdram_phaseinjector3_wrdata_storage_21" BEL
        "soc_basesoc_sdram_phaseinjector3_wrdata_storage_22" BEL
        "soc_basesoc_sdram_phaseinjector3_wrdata_storage_23" BEL
        "soc_basesoc_load_storage_16" BEL "soc_basesoc_load_storage_17" BEL
        "soc_basesoc_load_storage_18" BEL "soc_basesoc_load_storage_19" BEL
        "soc_basesoc_load_storage_20" BEL "soc_basesoc_load_storage_21" BEL
        "soc_basesoc_load_storage_22" BEL "soc_basesoc_load_storage_23" BEL
        "soc_basesoc_sdram_phaseinjector3_wrdata_storage_0" BEL
        "soc_basesoc_sdram_phaseinjector3_wrdata_storage_1" BEL
        "soc_basesoc_sdram_phaseinjector3_wrdata_storage_2" BEL
        "soc_basesoc_sdram_phaseinjector3_wrdata_storage_3" BEL
        "soc_basesoc_sdram_phaseinjector3_wrdata_storage_4" BEL
        "soc_basesoc_sdram_phaseinjector3_wrdata_storage_5" BEL
        "soc_basesoc_sdram_phaseinjector3_wrdata_storage_6" BEL
        "soc_basesoc_sdram_phaseinjector3_wrdata_storage_7" BEL
        "soc_basesoc_load_storage_24" BEL "soc_basesoc_load_storage_25" BEL
        "soc_basesoc_load_storage_26" BEL "soc_basesoc_load_storage_27" BEL
        "soc_basesoc_load_storage_28" BEL "soc_basesoc_load_storage_29" BEL
        "soc_basesoc_load_storage_30" BEL "soc_basesoc_load_storage_31" BEL
        "soc_basesoc_load_storage_8" BEL "soc_basesoc_load_storage_9" BEL
        "soc_basesoc_load_storage_10" BEL "soc_basesoc_load_storage_11" BEL
        "soc_basesoc_load_storage_12" BEL "soc_basesoc_load_storage_13" BEL
        "soc_basesoc_load_storage_14" BEL "soc_basesoc_load_storage_15" BEL
        "soc_basesoc_load_storage_0" BEL "soc_basesoc_load_storage_1" BEL
        "soc_basesoc_load_storage_2" BEL "soc_basesoc_load_storage_3" BEL
        "soc_basesoc_load_storage_4" BEL "soc_basesoc_load_storage_5" BEL
        "soc_basesoc_load_storage_6" BEL "soc_basesoc_load_storage_7" BEL
        "soc_basesoc_reload_storage_8" BEL "soc_basesoc_reload_storage_9" BEL
        "soc_basesoc_reload_storage_10" BEL "soc_basesoc_reload_storage_11"
        BEL "soc_basesoc_reload_storage_12" BEL
        "soc_basesoc_reload_storage_13" BEL "soc_basesoc_reload_storage_14"
        BEL "soc_basesoc_reload_storage_15" BEL
        "soc_basesoc_reload_storage_24" BEL "soc_basesoc_reload_storage_25"
        BEL "soc_basesoc_reload_storage_26" BEL
        "soc_basesoc_reload_storage_27" BEL "soc_basesoc_reload_storage_28"
        BEL "soc_basesoc_reload_storage_29" BEL
        "soc_basesoc_reload_storage_30" BEL "soc_basesoc_reload_storage_31"
        BEL "soc_basesoc_reload_storage_16" BEL
        "soc_basesoc_reload_storage_17" BEL "soc_basesoc_reload_storage_18"
        BEL "soc_basesoc_reload_storage_19" BEL
        "soc_basesoc_reload_storage_20" BEL "soc_basesoc_reload_storage_21"
        BEL "soc_basesoc_reload_storage_22" BEL
        "soc_basesoc_reload_storage_23" BEL "soc_basesoc_reload_storage_0" BEL
        "soc_basesoc_reload_storage_1" BEL "soc_basesoc_reload_storage_2" BEL
        "soc_basesoc_reload_storage_3" BEL "soc_basesoc_reload_storage_4" BEL
        "soc_basesoc_reload_storage_5" BEL "soc_basesoc_reload_storage_6" BEL
        "soc_basesoc_reload_storage_7" BEL "soc_suart_source_valid" BEL
        "memdat_4_0" BEL "memdat_4_1" BEL "memdat_4_2" BEL "memdat_4_3" BEL
        "memdat_4_4" BEL "memdat_4_5" BEL "memdat_4_6" BEL "memdat_4_7" BEL
        "memdat_2_0" BEL "memdat_2_1" BEL "memdat_2_2" BEL "memdat_2_3" BEL
        "memdat_2_4" BEL "memdat_2_5" BEL "memdat_2_6" BEL "memdat_2_7" BEL
        "soc_dna_status_0" BEL "soc_dna_status_1" BEL "soc_dna_status_2" BEL
        "soc_dna_status_3" BEL "soc_dna_status_4" BEL "soc_dna_status_5" BEL
        "soc_dna_status_6" BEL "soc_dna_status_7" BEL "soc_dna_status_8" BEL
        "soc_dna_status_9" BEL "soc_dna_status_10" BEL "soc_dna_status_11" BEL
        "soc_dna_status_12" BEL "soc_dna_status_13" BEL "soc_dna_status_14"
        BEL "soc_dna_status_15" BEL "soc_dna_status_16" BEL
        "soc_dna_status_17" BEL "soc_dna_status_18" BEL "soc_dna_status_19"
        BEL "soc_dna_status_20" BEL "soc_dna_status_21" BEL
        "soc_dna_status_22" BEL "soc_dna_status_23" BEL "soc_dna_status_24"
        BEL "soc_dna_status_25" BEL "soc_dna_status_26" BEL
        "soc_dna_status_27" BEL "soc_dna_status_28" BEL "soc_dna_status_29"
        BEL "soc_dna_status_30" BEL "soc_dna_status_31" BEL
        "soc_dna_status_32" BEL "soc_dna_status_33" BEL "soc_dna_status_34"
        BEL "soc_dna_status_35" BEL "soc_dna_status_36" BEL
        "soc_dna_status_37" BEL "soc_dna_status_38" BEL "soc_dna_status_39"
        BEL "soc_dna_status_40" BEL "soc_dna_status_41" BEL
        "soc_dna_status_42" BEL "soc_dna_status_43" BEL "soc_dna_status_44"
        BEL "soc_dna_status_45" BEL "soc_dna_status_46" BEL
        "soc_dna_status_47" BEL "soc_dna_status_48" BEL "soc_dna_status_49"
        BEL "soc_dna_status_50" BEL "soc_dna_status_51" BEL
        "soc_dna_status_52" BEL "soc_dna_status_53" BEL "soc_dna_status_54"
        BEL "soc_dna_status_55" BEL "soc_dna_status_56" BEL
        "soc_basesoc_sdram_bandwidth_nreads_status_0" BEL
        "soc_basesoc_sdram_bandwidth_nreads_status_1" BEL
        "soc_basesoc_sdram_bandwidth_nreads_status_2" BEL
        "soc_basesoc_sdram_bandwidth_nreads_status_3" BEL
        "soc_basesoc_sdram_bandwidth_nreads_status_4" BEL
        "soc_basesoc_sdram_bandwidth_nreads_status_5" BEL
        "soc_basesoc_sdram_bandwidth_nreads_status_6" BEL
        "soc_basesoc_sdram_bandwidth_nreads_status_7" BEL
        "soc_basesoc_sdram_bandwidth_nreads_status_8" BEL
        "soc_basesoc_sdram_bandwidth_nreads_status_9" BEL
        "soc_basesoc_sdram_bandwidth_nreads_status_10" BEL
        "soc_basesoc_sdram_bandwidth_nreads_status_11" BEL
        "soc_basesoc_sdram_bandwidth_nreads_status_12" BEL
        "soc_basesoc_sdram_bandwidth_nreads_status_13" BEL
        "soc_basesoc_sdram_bandwidth_nreads_status_14" BEL
        "soc_basesoc_sdram_bandwidth_nreads_status_15" BEL
        "soc_basesoc_sdram_bandwidth_nreads_status_16" BEL
        "soc_basesoc_sdram_bandwidth_nreads_status_17" BEL
        "soc_basesoc_sdram_bandwidth_nreads_status_18" BEL
        "soc_basesoc_sdram_bandwidth_nreads_status_19" BEL
        "soc_basesoc_sdram_bandwidth_nreads_status_20" BEL
        "soc_basesoc_sdram_bandwidth_nreads_status_21" BEL
        "soc_basesoc_sdram_bandwidth_nreads_status_22" BEL
        "soc_basesoc_sdram_bandwidth_nreads_status_23" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_status_0" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_status_1" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_status_2" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_status_3" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_status_4" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_status_5" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_status_6" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_status_7" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_status_8" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_status_9" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_status_10" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_status_11" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_status_12" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_status_13" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_status_14" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_status_15" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_status_16" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_status_17" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_status_18" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_status_19" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_status_20" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_status_21" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_status_22" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_status_23" BEL
        "soc_opsis_i2c_status_storage_0" BEL "soc_opsis_i2c_status_storage_1"
        BEL "memadr_1_0" BEL "memadr_1_1" BEL "memadr_1_2" BEL
        "soc_basesoc_sdram_dfi_p0_rddata_en" BEL
        "soc_basesoc_sdram_dfi_p1_rddata_en" BEL
        "soc_basesoc_sdram_dfi_p1_wrdata_en" BEL "vns_new_master_rdata_valid4"
        BEL "soc_basesoc_value_0" BEL "soc_basesoc_value_1" BEL
        "soc_basesoc_value_2" BEL "soc_basesoc_value_3" BEL
        "soc_basesoc_value_4" BEL "soc_basesoc_value_5" BEL
        "soc_basesoc_value_6" BEL "soc_basesoc_value_7" BEL
        "soc_basesoc_value_8" BEL "soc_basesoc_value_9" BEL
        "soc_basesoc_value_10" BEL "soc_basesoc_value_11" BEL
        "soc_basesoc_value_12" BEL "soc_basesoc_value_13" BEL
        "soc_basesoc_value_14" BEL "soc_basesoc_value_15" BEL
        "soc_basesoc_value_16" BEL "soc_basesoc_value_17" BEL
        "soc_basesoc_value_18" BEL "soc_basesoc_value_19" BEL
        "soc_basesoc_value_20" BEL "soc_basesoc_value_21" BEL
        "soc_basesoc_value_22" BEL "soc_basesoc_value_23" BEL
        "soc_basesoc_value_24" BEL "soc_basesoc_value_25" BEL
        "soc_basesoc_value_26" BEL "soc_basesoc_value_27" BEL
        "soc_basesoc_value_28" BEL "soc_basesoc_value_29" BEL
        "soc_basesoc_value_30" BEL "soc_basesoc_value_31" BEL
        "vns_xilinxmultiregimpl1_regs0" BEL "soc_suart_tx_reg_0" BEL
        "soc_suart_tx_reg_1" BEL "soc_suart_tx_reg_2" BEL "soc_suart_tx_reg_3"
        BEL "soc_suart_tx_reg_4" BEL "soc_suart_tx_reg_5" BEL
        "soc_suart_tx_reg_6" BEL "soc_suart_tx_reg_7" BEL "soc_spiflash_dqi_0"
        BEL "soc_spiflash_dqi_1" BEL "soc_spiflash_dqi_2" BEL
        "soc_spiflash_dqi_3" BEL "vns_xilinxmultiregimpl1_regs1" BEL
        "vns_basesoc_csrbankarray_interface0_bank_bus_dat_r_0" BEL
        "vns_basesoc_csrbankarray_interface0_bank_bus_dat_r_1" BEL
        "vns_basesoc_csrbankarray_interface0_bank_bus_dat_r_2" BEL
        "vns_basesoc_csrbankarray_interface0_bank_bus_dat_r_3" BEL
        "vns_basesoc_csrbankarray_interface0_bank_bus_dat_r_4" BEL
        "vns_basesoc_csrbankarray_interface0_bank_bus_dat_r_5" BEL
        "vns_basesoc_csrbankarray_interface0_bank_bus_dat_r_6" BEL
        "vns_basesoc_csrbankarray_interface0_bank_bus_dat_r_7" BEL
        "vns_basesoc_csrbankarray_interface1_bank_bus_dat_r_0" BEL
        "vns_basesoc_csrbankarray_interface1_bank_bus_dat_r_1" BEL
        "vns_basesoc_csrbankarray_interface7_bank_bus_dat_r_0" BEL
        "vns_basesoc_csrbankarray_interface7_bank_bus_dat_r_1" BEL
        "vns_basesoc_csrbankarray_interface7_bank_bus_dat_r_2" BEL
        "vns_basesoc_csrbankarray_interface7_bank_bus_dat_r_3" BEL
        "vns_basesoc_csrbankarray_interface7_bank_bus_dat_r_4" BEL
        "vns_basesoc_csrbankarray_interface7_bank_bus_dat_r_5" BEL
        "vns_basesoc_csrbankarray_interface7_bank_bus_dat_r_6" BEL
        "vns_basesoc_csrbankarray_interface7_bank_bus_dat_r_7" BEL
        "soc_basesoc_value_status_0" BEL "soc_basesoc_value_status_1" BEL
        "soc_basesoc_value_status_2" BEL "soc_basesoc_value_status_3" BEL
        "soc_basesoc_value_status_4" BEL "soc_basesoc_value_status_5" BEL
        "soc_basesoc_value_status_6" BEL "soc_basesoc_value_status_7" BEL
        "soc_basesoc_value_status_8" BEL "soc_basesoc_value_status_9" BEL
        "soc_basesoc_value_status_10" BEL "soc_basesoc_value_status_11" BEL
        "soc_basesoc_value_status_12" BEL "soc_basesoc_value_status_13" BEL
        "soc_basesoc_value_status_14" BEL "soc_basesoc_value_status_15" BEL
        "soc_basesoc_value_status_16" BEL "soc_basesoc_value_status_17" BEL
        "soc_basesoc_value_status_18" BEL "soc_basesoc_value_status_19" BEL
        "soc_basesoc_value_status_20" BEL "soc_basesoc_value_status_21" BEL
        "soc_basesoc_value_status_22" BEL "soc_basesoc_value_status_23" BEL
        "soc_basesoc_value_status_24" BEL "soc_basesoc_value_status_25" BEL
        "soc_basesoc_value_status_26" BEL "soc_basesoc_value_status_27" BEL
        "soc_basesoc_value_status_28" BEL "soc_basesoc_value_status_29" BEL
        "soc_basesoc_value_status_30" BEL "soc_basesoc_value_status_31" BEL
        "soc_opsis_i2c_sda_i" BEL "soc_opsis_i2c_sda_r" BEL
        "soc_opsis_i2c_din_0" BEL "soc_opsis_i2c_din_1" BEL
        "soc_opsis_i2c_din_2" BEL "soc_opsis_i2c_din_3" BEL
        "soc_opsis_i2c_din_4" BEL "soc_opsis_i2c_din_5" BEL
        "soc_opsis_i2c_din_6" BEL "soc_opsis_i2c_din_7" BEL
        "soc_spiflash_sr_0" BEL "soc_spiflash_sr_1" BEL "soc_spiflash_sr_2"
        BEL "soc_spiflash_sr_3" BEL "soc_spiflash_sr_4" BEL
        "soc_spiflash_sr_5" BEL "soc_spiflash_sr_6" BEL "soc_spiflash_sr_7"
        BEL "soc_spiflash_sr_8" BEL "soc_spiflash_sr_9" BEL
        "soc_spiflash_sr_10" BEL "soc_spiflash_sr_11" BEL "soc_spiflash_sr_12"
        BEL "soc_spiflash_sr_13" BEL "soc_spiflash_sr_14" BEL
        "soc_spiflash_sr_15" BEL "soc_spiflash_sr_16" BEL "soc_spiflash_sr_17"
        BEL "soc_spiflash_sr_18" BEL "soc_spiflash_sr_19" BEL
        "soc_spiflash_sr_20" BEL "soc_spiflash_sr_21" BEL "soc_spiflash_sr_22"
        BEL "soc_spiflash_sr_23" BEL "soc_spiflash_sr_24" BEL
        "soc_spiflash_sr_25" BEL "soc_spiflash_sr_26" BEL "soc_spiflash_sr_27"
        BEL "soc_spiflash_sr_28" BEL "soc_spiflash_sr_29" BEL
        "soc_spiflash_sr_30" BEL "soc_spiflash_sr_31" BEL
        "soc_dfi_dfi_p2_rddata_0" BEL "soc_dfi_dfi_p2_rddata_1" BEL
        "soc_dfi_dfi_p2_rddata_2" BEL "soc_dfi_dfi_p2_rddata_3" BEL
        "soc_dfi_dfi_p2_rddata_4" BEL "soc_dfi_dfi_p2_rddata_5" BEL
        "soc_dfi_dfi_p2_rddata_6" BEL "soc_dfi_dfi_p2_rddata_7" BEL
        "soc_dfi_dfi_p2_rddata_8" BEL "soc_dfi_dfi_p2_rddata_9" BEL
        "soc_dfi_dfi_p2_rddata_10" BEL "soc_dfi_dfi_p2_rddata_11" BEL
        "soc_dfi_dfi_p2_rddata_12" BEL "soc_dfi_dfi_p2_rddata_13" BEL
        "soc_dfi_dfi_p2_rddata_14" BEL "soc_dfi_dfi_p2_rddata_15" BEL
        "soc_dfi_dfi_p2_rddata_16" BEL "soc_dfi_dfi_p2_rddata_17" BEL
        "soc_dfi_dfi_p2_rddata_18" BEL "soc_dfi_dfi_p2_rddata_19" BEL
        "soc_dfi_dfi_p2_rddata_20" BEL "soc_dfi_dfi_p2_rddata_21" BEL
        "soc_dfi_dfi_p2_rddata_22" BEL "soc_dfi_dfi_p2_rddata_23" BEL
        "soc_dfi_dfi_p2_rddata_24" BEL "soc_dfi_dfi_p2_rddata_25" BEL
        "soc_dfi_dfi_p2_rddata_26" BEL "soc_dfi_dfi_p2_rddata_27" BEL
        "soc_dfi_dfi_p2_rddata_28" BEL "soc_dfi_dfi_p2_rddata_29" BEL
        "soc_dfi_dfi_p2_rddata_30" BEL "soc_dfi_dfi_p2_rddata_31" BEL
        "soc_dfi_dfi_p3_rddata_0" BEL "soc_dfi_dfi_p3_rddata_1" BEL
        "soc_dfi_dfi_p3_rddata_2" BEL "soc_dfi_dfi_p3_rddata_3" BEL
        "soc_dfi_dfi_p3_rddata_4" BEL "soc_dfi_dfi_p3_rddata_5" BEL
        "soc_dfi_dfi_p3_rddata_6" BEL "soc_dfi_dfi_p3_rddata_7" BEL
        "soc_dfi_dfi_p3_rddata_8" BEL "soc_dfi_dfi_p3_rddata_9" BEL
        "soc_dfi_dfi_p3_rddata_10" BEL "soc_dfi_dfi_p3_rddata_11" BEL
        "soc_dfi_dfi_p3_rddata_12" BEL "soc_dfi_dfi_p3_rddata_13" BEL
        "soc_dfi_dfi_p3_rddata_14" BEL "soc_dfi_dfi_p3_rddata_15" BEL
        "soc_dfi_dfi_p3_rddata_16" BEL "soc_dfi_dfi_p3_rddata_17" BEL
        "soc_dfi_dfi_p3_rddata_18" BEL "soc_dfi_dfi_p3_rddata_19" BEL
        "soc_dfi_dfi_p3_rddata_20" BEL "soc_dfi_dfi_p3_rddata_21" BEL
        "soc_dfi_dfi_p3_rddata_22" BEL "soc_dfi_dfi_p3_rddata_23" BEL
        "soc_dfi_dfi_p3_rddata_24" BEL "soc_dfi_dfi_p3_rddata_25" BEL
        "soc_dfi_dfi_p3_rddata_26" BEL "soc_dfi_dfi_p3_rddata_27" BEL
        "soc_dfi_dfi_p3_rddata_28" BEL "soc_dfi_dfi_p3_rddata_29" BEL
        "soc_dfi_dfi_p3_rddata_30" BEL "soc_dfi_dfi_p3_rddata_31" BEL
        "vns_basesoc_csrbankarray_interface5_bank_bus_dat_r_0" BEL
        "vns_basesoc_csrbankarray_interface5_bank_bus_dat_r_1" BEL
        "vns_basesoc_csrbankarray_interface5_bank_bus_dat_r_2" BEL
        "vns_basesoc_csrbankarray_interface5_bank_bus_dat_r_3" BEL
        "vns_basesoc_csrbankarray_interface6_bank_bus_dat_r_0" BEL
        "vns_basesoc_csrbankarray_interface6_bank_bus_dat_r_1" BEL
        "vns_basesoc_csrbankarray_interface6_bank_bus_dat_r_2" BEL
        "vns_basesoc_csrbankarray_interface6_bank_bus_dat_r_3" BEL
        "vns_basesoc_csrbankarray_interface6_bank_bus_dat_r_4" BEL
        "vns_basesoc_csrbankarray_interface6_bank_bus_dat_r_5" BEL
        "vns_basesoc_csrbankarray_interface6_bank_bus_dat_r_6" BEL
        "vns_basesoc_csrbankarray_interface6_bank_bus_dat_r_7" BEL
        "soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_0" BEL
        "soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_1" BEL
        "soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_2" BEL
        "soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_3" BEL
        "soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_4" BEL
        "soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_5" BEL
        "soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_6" BEL
        "soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_7" BEL
        "soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_8" BEL
        "soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_9" BEL
        "soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_10" BEL
        "soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_11" BEL
        "soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_12" BEL
        "soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_13" BEL
        "soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_14" BEL
        "soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_15" BEL
        "soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_16" BEL
        "soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_17" BEL
        "soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_18" BEL
        "soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_19" BEL
        "soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_20" BEL
        "soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_we" BEL
        "soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_we" BEL
        "soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_0" BEL
        "soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_1" BEL
        "soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_2" BEL
        "soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_3" BEL
        "soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_4" BEL
        "soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_5" BEL
        "soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_6" BEL
        "soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_7" BEL
        "soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_8" BEL
        "soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_9" BEL
        "soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_10" BEL
        "soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_11" BEL
        "soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_12" BEL
        "soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_13" BEL
        "soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_14" BEL
        "soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_15" BEL
        "soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_16" BEL
        "soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_17" BEL
        "soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_18" BEL
        "soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_19" BEL
        "soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_20" BEL
        "soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_0" BEL
        "soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_1" BEL
        "soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_2" BEL
        "soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_3" BEL
        "soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_4" BEL
        "soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_5" BEL
        "soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_6" BEL
        "soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_7" BEL
        "soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_8" BEL
        "soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_9" BEL
        "soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_10" BEL
        "soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_11" BEL
        "soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_12" BEL
        "soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_13" BEL
        "soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_14" BEL
        "soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_15" BEL
        "soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_16" BEL
        "soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_17" BEL
        "soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_18" BEL
        "soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_19" BEL
        "soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_20" BEL
        "soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_we" BEL
        "soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_we" BEL
        "soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_0" BEL
        "soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_1" BEL
        "soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_2" BEL
        "soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_3" BEL
        "soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_4" BEL
        "soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_5" BEL
        "soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_6" BEL
        "soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_7" BEL
        "soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_8" BEL
        "soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_9" BEL
        "soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_10" BEL
        "soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_11" BEL
        "soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_12" BEL
        "soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_13" BEL
        "soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_14" BEL
        "soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_15" BEL
        "soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_16" BEL
        "soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_17" BEL
        "soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_18" BEL
        "soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_19" BEL
        "soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_20" BEL
        "soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_we" BEL
        "soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_0" BEL
        "soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_1" BEL
        "soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_2" BEL
        "soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_3" BEL
        "soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_4" BEL
        "soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_5" BEL
        "soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_6" BEL
        "soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_7" BEL
        "soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_8" BEL
        "soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_9" BEL
        "soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_10" BEL
        "soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_11" BEL
        "soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_12" BEL
        "soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_13" BEL
        "soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_14" BEL
        "soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_15" BEL
        "soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_16" BEL
        "soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_17" BEL
        "soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_18" BEL
        "soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_19" BEL
        "soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_20" BEL
        "soc_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_0" BEL
        "soc_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_1" BEL
        "soc_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_2" BEL
        "soc_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_3" BEL
        "soc_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_4" BEL
        "soc_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_5" BEL
        "soc_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_6" BEL
        "soc_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_7" BEL
        "soc_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_8" BEL
        "soc_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_9" BEL
        "soc_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_10" BEL
        "soc_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_11" BEL
        "soc_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_12" BEL
        "soc_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_13" BEL
        "soc_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_14" BEL
        "soc_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_15" BEL
        "soc_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_16" BEL
        "soc_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_17" BEL
        "soc_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_18" BEL
        "soc_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_19" BEL
        "soc_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_20" BEL
        "soc_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_we" BEL
        "soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_we" BEL
        "soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_0" BEL
        "soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_1" BEL
        "soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_2" BEL
        "soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_3" BEL
        "soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_4" BEL
        "soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_5" BEL
        "soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_6" BEL
        "soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_7" BEL
        "soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_8" BEL
        "soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_9" BEL
        "soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_10" BEL
        "soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_11" BEL
        "soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_12" BEL
        "soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_13" BEL
        "soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_14" BEL
        "soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_15" BEL
        "soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_16" BEL
        "soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_17" BEL
        "soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_18" BEL
        "soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_19" BEL
        "soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_20" BEL
        "soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_0" BEL
        "soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_1" BEL
        "soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_2" BEL
        "soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_3" BEL
        "soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_4" BEL
        "soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_5" BEL
        "soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_6" BEL
        "soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_7" BEL
        "soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_8" BEL
        "soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_9" BEL
        "soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_10" BEL
        "soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_11" BEL
        "soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_12" BEL
        "soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_13" BEL
        "soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_14" BEL
        "soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_15" BEL
        "soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_16" BEL
        "soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_17" BEL
        "soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_18" BEL
        "soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_19" BEL
        "soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_20" BEL
        "soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_we" BEL
        "soc_dfi_dfi_p0_rddata_0" BEL "soc_dfi_dfi_p0_rddata_1" BEL
        "soc_dfi_dfi_p0_rddata_2" BEL "soc_dfi_dfi_p0_rddata_3" BEL
        "soc_dfi_dfi_p0_rddata_4" BEL "soc_dfi_dfi_p0_rddata_5" BEL
        "soc_dfi_dfi_p0_rddata_6" BEL "soc_dfi_dfi_p0_rddata_7" BEL
        "soc_dfi_dfi_p0_rddata_8" BEL "soc_dfi_dfi_p0_rddata_9" BEL
        "soc_dfi_dfi_p0_rddata_10" BEL "soc_dfi_dfi_p0_rddata_11" BEL
        "soc_dfi_dfi_p0_rddata_12" BEL "soc_dfi_dfi_p0_rddata_13" BEL
        "soc_dfi_dfi_p0_rddata_14" BEL "soc_dfi_dfi_p0_rddata_15" BEL
        "soc_dfi_dfi_p0_rddata_16" BEL "soc_dfi_dfi_p0_rddata_17" BEL
        "soc_dfi_dfi_p0_rddata_18" BEL "soc_dfi_dfi_p0_rddata_19" BEL
        "soc_dfi_dfi_p0_rddata_20" BEL "soc_dfi_dfi_p0_rddata_21" BEL
        "soc_dfi_dfi_p0_rddata_22" BEL "soc_dfi_dfi_p0_rddata_23" BEL
        "soc_dfi_dfi_p0_rddata_24" BEL "soc_dfi_dfi_p0_rddata_25" BEL
        "soc_dfi_dfi_p0_rddata_26" BEL "soc_dfi_dfi_p0_rddata_27" BEL
        "soc_dfi_dfi_p0_rddata_28" BEL "soc_dfi_dfi_p0_rddata_29" BEL
        "soc_dfi_dfi_p0_rddata_30" BEL "soc_dfi_dfi_p0_rddata_31" BEL
        "soc_dfi_dfi_p1_rddata_0" BEL "soc_dfi_dfi_p1_rddata_1" BEL
        "soc_dfi_dfi_p1_rddata_2" BEL "soc_dfi_dfi_p1_rddata_3" BEL
        "soc_dfi_dfi_p1_rddata_4" BEL "soc_dfi_dfi_p1_rddata_5" BEL
        "soc_dfi_dfi_p1_rddata_6" BEL "soc_dfi_dfi_p1_rddata_7" BEL
        "soc_dfi_dfi_p1_rddata_8" BEL "soc_dfi_dfi_p1_rddata_9" BEL
        "soc_dfi_dfi_p1_rddata_10" BEL "soc_dfi_dfi_p1_rddata_11" BEL
        "soc_dfi_dfi_p1_rddata_12" BEL "soc_dfi_dfi_p1_rddata_13" BEL
        "soc_dfi_dfi_p1_rddata_14" BEL "soc_dfi_dfi_p1_rddata_15" BEL
        "soc_dfi_dfi_p1_rddata_16" BEL "soc_dfi_dfi_p1_rddata_17" BEL
        "soc_dfi_dfi_p1_rddata_18" BEL "soc_dfi_dfi_p1_rddata_19" BEL
        "soc_dfi_dfi_p1_rddata_20" BEL "soc_dfi_dfi_p1_rddata_21" BEL
        "soc_dfi_dfi_p1_rddata_22" BEL "soc_dfi_dfi_p1_rddata_23" BEL
        "soc_dfi_dfi_p1_rddata_24" BEL "soc_dfi_dfi_p1_rddata_25" BEL
        "soc_dfi_dfi_p1_rddata_26" BEL "soc_dfi_dfi_p1_rddata_27" BEL
        "soc_dfi_dfi_p1_rddata_28" BEL "soc_dfi_dfi_p1_rddata_29" BEL
        "soc_dfi_dfi_p1_rddata_30" BEL "soc_dfi_dfi_p1_rddata_31" BEL
        "soc_basesoc_sdram_bankmachine0_row_0" BEL
        "soc_basesoc_sdram_bankmachine0_row_1" BEL
        "soc_basesoc_sdram_bankmachine0_row_2" BEL
        "soc_basesoc_sdram_bankmachine0_row_3" BEL
        "soc_basesoc_sdram_bankmachine0_row_4" BEL
        "soc_basesoc_sdram_bankmachine0_row_5" BEL
        "soc_basesoc_sdram_bankmachine0_row_6" BEL
        "soc_basesoc_sdram_bankmachine0_row_7" BEL
        "soc_basesoc_sdram_bankmachine0_row_8" BEL
        "soc_basesoc_sdram_bankmachine0_row_9" BEL
        "soc_basesoc_sdram_bankmachine0_row_10" BEL
        "soc_basesoc_sdram_bankmachine0_row_11" BEL
        "soc_basesoc_sdram_bankmachine0_row_12" BEL
        "soc_basesoc_sdram_bankmachine0_row_13" BEL
        "soc_basesoc_sdram_bankmachine1_row_0" BEL
        "soc_basesoc_sdram_bankmachine1_row_1" BEL
        "soc_basesoc_sdram_bankmachine1_row_2" BEL
        "soc_basesoc_sdram_bankmachine1_row_3" BEL
        "soc_basesoc_sdram_bankmachine1_row_4" BEL
        "soc_basesoc_sdram_bankmachine1_row_5" BEL
        "soc_basesoc_sdram_bankmachine1_row_6" BEL
        "soc_basesoc_sdram_bankmachine1_row_7" BEL
        "soc_basesoc_sdram_bankmachine1_row_8" BEL
        "soc_basesoc_sdram_bankmachine1_row_9" BEL
        "soc_basesoc_sdram_bankmachine1_row_10" BEL
        "soc_basesoc_sdram_bankmachine1_row_11" BEL
        "soc_basesoc_sdram_bankmachine1_row_12" BEL
        "soc_basesoc_sdram_bankmachine1_row_13" BEL
        "soc_basesoc_sdram_bankmachine2_row_0" BEL
        "soc_basesoc_sdram_bankmachine2_row_1" BEL
        "soc_basesoc_sdram_bankmachine2_row_2" BEL
        "soc_basesoc_sdram_bankmachine2_row_3" BEL
        "soc_basesoc_sdram_bankmachine2_row_4" BEL
        "soc_basesoc_sdram_bankmachine2_row_5" BEL
        "soc_basesoc_sdram_bankmachine2_row_6" BEL
        "soc_basesoc_sdram_bankmachine2_row_7" BEL
        "soc_basesoc_sdram_bankmachine2_row_8" BEL
        "soc_basesoc_sdram_bankmachine2_row_9" BEL
        "soc_basesoc_sdram_bankmachine2_row_10" BEL
        "soc_basesoc_sdram_bankmachine2_row_11" BEL
        "soc_basesoc_sdram_bankmachine2_row_12" BEL
        "soc_basesoc_sdram_bankmachine2_row_13" BEL
        "soc_basesoc_sdram_bankmachine3_row_0" BEL
        "soc_basesoc_sdram_bankmachine3_row_1" BEL
        "soc_basesoc_sdram_bankmachine3_row_2" BEL
        "soc_basesoc_sdram_bankmachine3_row_3" BEL
        "soc_basesoc_sdram_bankmachine3_row_4" BEL
        "soc_basesoc_sdram_bankmachine3_row_5" BEL
        "soc_basesoc_sdram_bankmachine3_row_6" BEL
        "soc_basesoc_sdram_bankmachine3_row_7" BEL
        "soc_basesoc_sdram_bankmachine3_row_8" BEL
        "soc_basesoc_sdram_bankmachine3_row_9" BEL
        "soc_basesoc_sdram_bankmachine3_row_10" BEL
        "soc_basesoc_sdram_bankmachine3_row_11" BEL
        "soc_basesoc_sdram_bankmachine3_row_12" BEL
        "soc_basesoc_sdram_bankmachine3_row_13" BEL
        "soc_basesoc_sdram_bankmachine4_row_0" BEL
        "soc_basesoc_sdram_bankmachine4_row_1" BEL
        "soc_basesoc_sdram_bankmachine4_row_2" BEL
        "soc_basesoc_sdram_bankmachine4_row_3" BEL
        "soc_basesoc_sdram_bankmachine4_row_4" BEL
        "soc_basesoc_sdram_bankmachine4_row_5" BEL
        "soc_basesoc_sdram_bankmachine4_row_6" BEL
        "soc_basesoc_sdram_bankmachine4_row_7" BEL
        "soc_basesoc_sdram_bankmachine4_row_8" BEL
        "soc_basesoc_sdram_bankmachine4_row_9" BEL
        "soc_basesoc_sdram_bankmachine4_row_10" BEL
        "soc_basesoc_sdram_bankmachine4_row_11" BEL
        "soc_basesoc_sdram_bankmachine4_row_12" BEL
        "soc_basesoc_sdram_bankmachine4_row_13" BEL
        "soc_basesoc_sdram_bankmachine5_row_0" BEL
        "soc_basesoc_sdram_bankmachine5_row_1" BEL
        "soc_basesoc_sdram_bankmachine5_row_2" BEL
        "soc_basesoc_sdram_bankmachine5_row_3" BEL
        "soc_basesoc_sdram_bankmachine5_row_4" BEL
        "soc_basesoc_sdram_bankmachine5_row_5" BEL
        "soc_basesoc_sdram_bankmachine5_row_6" BEL
        "soc_basesoc_sdram_bankmachine5_row_7" BEL
        "soc_basesoc_sdram_bankmachine5_row_8" BEL
        "soc_basesoc_sdram_bankmachine5_row_9" BEL
        "soc_basesoc_sdram_bankmachine5_row_10" BEL
        "soc_basesoc_sdram_bankmachine5_row_11" BEL
        "soc_basesoc_sdram_bankmachine5_row_12" BEL
        "soc_basesoc_sdram_bankmachine5_row_13" BEL
        "soc_basesoc_sdram_bankmachine6_row_0" BEL
        "soc_basesoc_sdram_bankmachine6_row_1" BEL
        "soc_basesoc_sdram_bankmachine6_row_2" BEL
        "soc_basesoc_sdram_bankmachine6_row_3" BEL
        "soc_basesoc_sdram_bankmachine6_row_4" BEL
        "soc_basesoc_sdram_bankmachine6_row_5" BEL
        "soc_basesoc_sdram_bankmachine6_row_6" BEL
        "soc_basesoc_sdram_bankmachine6_row_7" BEL
        "soc_basesoc_sdram_bankmachine6_row_8" BEL
        "soc_basesoc_sdram_bankmachine6_row_9" BEL
        "soc_basesoc_sdram_bankmachine6_row_10" BEL
        "soc_basesoc_sdram_bankmachine6_row_11" BEL
        "soc_basesoc_sdram_bankmachine6_row_12" BEL
        "soc_basesoc_sdram_bankmachine6_row_13" BEL
        "soc_basesoc_sdram_bankmachine7_row_0" BEL
        "soc_basesoc_sdram_bankmachine7_row_1" BEL
        "soc_basesoc_sdram_bankmachine7_row_2" BEL
        "soc_basesoc_sdram_bankmachine7_row_3" BEL
        "soc_basesoc_sdram_bankmachine7_row_4" BEL
        "soc_basesoc_sdram_bankmachine7_row_5" BEL
        "soc_basesoc_sdram_bankmachine7_row_6" BEL
        "soc_basesoc_sdram_bankmachine7_row_7" BEL
        "soc_basesoc_sdram_bankmachine7_row_8" BEL
        "soc_basesoc_sdram_bankmachine7_row_9" BEL
        "soc_basesoc_sdram_bankmachine7_row_10" BEL
        "soc_basesoc_sdram_bankmachine7_row_11" BEL
        "soc_basesoc_sdram_bankmachine7_row_12" BEL
        "soc_basesoc_sdram_bankmachine7_row_13" BEL
        "soc_basesoc_sdram_phaseinjector3_status_0" BEL
        "soc_basesoc_sdram_phaseinjector3_status_1" BEL
        "soc_basesoc_sdram_phaseinjector3_status_2" BEL
        "soc_basesoc_sdram_phaseinjector3_status_3" BEL
        "soc_basesoc_sdram_phaseinjector3_status_4" BEL
        "soc_basesoc_sdram_phaseinjector3_status_5" BEL
        "soc_basesoc_sdram_phaseinjector3_status_6" BEL
        "soc_basesoc_sdram_phaseinjector3_status_7" BEL
        "soc_basesoc_sdram_phaseinjector3_status_8" BEL
        "soc_basesoc_sdram_phaseinjector3_status_9" BEL
        "soc_basesoc_sdram_phaseinjector3_status_10" BEL
        "soc_basesoc_sdram_phaseinjector3_status_11" BEL
        "soc_basesoc_sdram_phaseinjector3_status_12" BEL
        "soc_basesoc_sdram_phaseinjector3_status_13" BEL
        "soc_basesoc_sdram_phaseinjector3_status_14" BEL
        "soc_basesoc_sdram_phaseinjector3_status_15" BEL
        "soc_basesoc_sdram_phaseinjector3_status_16" BEL
        "soc_basesoc_sdram_phaseinjector3_status_17" BEL
        "soc_basesoc_sdram_phaseinjector3_status_18" BEL
        "soc_basesoc_sdram_phaseinjector3_status_19" BEL
        "soc_basesoc_sdram_phaseinjector3_status_20" BEL
        "soc_basesoc_sdram_phaseinjector3_status_21" BEL
        "soc_basesoc_sdram_phaseinjector3_status_22" BEL
        "soc_basesoc_sdram_phaseinjector3_status_23" BEL
        "soc_basesoc_sdram_phaseinjector3_status_24" BEL
        "soc_basesoc_sdram_phaseinjector3_status_25" BEL
        "soc_basesoc_sdram_phaseinjector3_status_26" BEL
        "soc_basesoc_sdram_phaseinjector3_status_27" BEL
        "soc_basesoc_sdram_phaseinjector3_status_28" BEL
        "soc_basesoc_sdram_phaseinjector3_status_29" BEL
        "soc_basesoc_sdram_phaseinjector3_status_30" BEL
        "soc_basesoc_sdram_phaseinjector3_status_31" BEL
        "soc_basesoc_sdram_phaseinjector2_status_0" BEL
        "soc_basesoc_sdram_phaseinjector2_status_1" BEL
        "soc_basesoc_sdram_phaseinjector2_status_2" BEL
        "soc_basesoc_sdram_phaseinjector2_status_3" BEL
        "soc_basesoc_sdram_phaseinjector2_status_4" BEL
        "soc_basesoc_sdram_phaseinjector2_status_5" BEL
        "soc_basesoc_sdram_phaseinjector2_status_6" BEL
        "soc_basesoc_sdram_phaseinjector2_status_7" BEL
        "soc_basesoc_sdram_phaseinjector2_status_8" BEL
        "soc_basesoc_sdram_phaseinjector2_status_9" BEL
        "soc_basesoc_sdram_phaseinjector2_status_10" BEL
        "soc_basesoc_sdram_phaseinjector2_status_11" BEL
        "soc_basesoc_sdram_phaseinjector2_status_12" BEL
        "soc_basesoc_sdram_phaseinjector2_status_13" BEL
        "soc_basesoc_sdram_phaseinjector2_status_14" BEL
        "soc_basesoc_sdram_phaseinjector2_status_15" BEL
        "soc_basesoc_sdram_phaseinjector2_status_16" BEL
        "soc_basesoc_sdram_phaseinjector2_status_17" BEL
        "soc_basesoc_sdram_phaseinjector2_status_18" BEL
        "soc_basesoc_sdram_phaseinjector2_status_19" BEL
        "soc_basesoc_sdram_phaseinjector2_status_20" BEL
        "soc_basesoc_sdram_phaseinjector2_status_21" BEL
        "soc_basesoc_sdram_phaseinjector2_status_22" BEL
        "soc_basesoc_sdram_phaseinjector2_status_23" BEL
        "soc_basesoc_sdram_phaseinjector2_status_24" BEL
        "soc_basesoc_sdram_phaseinjector2_status_25" BEL
        "soc_basesoc_sdram_phaseinjector2_status_26" BEL
        "soc_basesoc_sdram_phaseinjector2_status_27" BEL
        "soc_basesoc_sdram_phaseinjector2_status_28" BEL
        "soc_basesoc_sdram_phaseinjector2_status_29" BEL
        "soc_basesoc_sdram_phaseinjector2_status_30" BEL
        "soc_basesoc_sdram_phaseinjector2_status_31" BEL
        "soc_basesoc_sdram_phaseinjector0_status_0" BEL
        "soc_basesoc_sdram_phaseinjector0_status_1" BEL
        "soc_basesoc_sdram_phaseinjector0_status_2" BEL
        "soc_basesoc_sdram_phaseinjector0_status_3" BEL
        "soc_basesoc_sdram_phaseinjector0_status_4" BEL
        "soc_basesoc_sdram_phaseinjector0_status_5" BEL
        "soc_basesoc_sdram_phaseinjector0_status_6" BEL
        "soc_basesoc_sdram_phaseinjector0_status_7" BEL
        "soc_basesoc_sdram_phaseinjector0_status_8" BEL
        "soc_basesoc_sdram_phaseinjector0_status_9" BEL
        "soc_basesoc_sdram_phaseinjector0_status_10" BEL
        "soc_basesoc_sdram_phaseinjector0_status_11" BEL
        "soc_basesoc_sdram_phaseinjector0_status_12" BEL
        "soc_basesoc_sdram_phaseinjector0_status_13" BEL
        "soc_basesoc_sdram_phaseinjector0_status_14" BEL
        "soc_basesoc_sdram_phaseinjector0_status_15" BEL
        "soc_basesoc_sdram_phaseinjector0_status_16" BEL
        "soc_basesoc_sdram_phaseinjector0_status_17" BEL
        "soc_basesoc_sdram_phaseinjector0_status_18" BEL
        "soc_basesoc_sdram_phaseinjector0_status_19" BEL
        "soc_basesoc_sdram_phaseinjector0_status_20" BEL
        "soc_basesoc_sdram_phaseinjector0_status_21" BEL
        "soc_basesoc_sdram_phaseinjector0_status_22" BEL
        "soc_basesoc_sdram_phaseinjector0_status_23" BEL
        "soc_basesoc_sdram_phaseinjector0_status_24" BEL
        "soc_basesoc_sdram_phaseinjector0_status_25" BEL
        "soc_basesoc_sdram_phaseinjector0_status_26" BEL
        "soc_basesoc_sdram_phaseinjector0_status_27" BEL
        "soc_basesoc_sdram_phaseinjector0_status_28" BEL
        "soc_basesoc_sdram_phaseinjector0_status_29" BEL
        "soc_basesoc_sdram_phaseinjector0_status_30" BEL
        "soc_basesoc_sdram_phaseinjector0_status_31" BEL
        "soc_basesoc_sdram_phaseinjector1_status_0" BEL
        "soc_basesoc_sdram_phaseinjector1_status_1" BEL
        "soc_basesoc_sdram_phaseinjector1_status_2" BEL
        "soc_basesoc_sdram_phaseinjector1_status_3" BEL
        "soc_basesoc_sdram_phaseinjector1_status_4" BEL
        "soc_basesoc_sdram_phaseinjector1_status_5" BEL
        "soc_basesoc_sdram_phaseinjector1_status_6" BEL
        "soc_basesoc_sdram_phaseinjector1_status_7" BEL
        "soc_basesoc_sdram_phaseinjector1_status_8" BEL
        "soc_basesoc_sdram_phaseinjector1_status_9" BEL
        "soc_basesoc_sdram_phaseinjector1_status_10" BEL
        "soc_basesoc_sdram_phaseinjector1_status_11" BEL
        "soc_basesoc_sdram_phaseinjector1_status_12" BEL
        "soc_basesoc_sdram_phaseinjector1_status_13" BEL
        "soc_basesoc_sdram_phaseinjector1_status_14" BEL
        "soc_basesoc_sdram_phaseinjector1_status_15" BEL
        "soc_basesoc_sdram_phaseinjector1_status_16" BEL
        "soc_basesoc_sdram_phaseinjector1_status_17" BEL
        "soc_basesoc_sdram_phaseinjector1_status_18" BEL
        "soc_basesoc_sdram_phaseinjector1_status_19" BEL
        "soc_basesoc_sdram_phaseinjector1_status_20" BEL
        "soc_basesoc_sdram_phaseinjector1_status_21" BEL
        "soc_basesoc_sdram_phaseinjector1_status_22" BEL
        "soc_basesoc_sdram_phaseinjector1_status_23" BEL
        "soc_basesoc_sdram_phaseinjector1_status_24" BEL
        "soc_basesoc_sdram_phaseinjector1_status_25" BEL
        "soc_basesoc_sdram_phaseinjector1_status_26" BEL
        "soc_basesoc_sdram_phaseinjector1_status_27" BEL
        "soc_basesoc_sdram_phaseinjector1_status_28" BEL
        "soc_basesoc_sdram_phaseinjector1_status_29" BEL
        "soc_basesoc_sdram_phaseinjector1_status_30" BEL
        "soc_basesoc_sdram_phaseinjector1_status_31" BEL
        "soc_opsis_i2c_shift_reg_storage_0" BEL
        "soc_opsis_i2c_shift_reg_storage_1" BEL
        "soc_opsis_i2c_shift_reg_storage_2" BEL
        "soc_opsis_i2c_shift_reg_storage_3" BEL
        "soc_opsis_i2c_shift_reg_storage_4" BEL
        "soc_opsis_i2c_shift_reg_storage_5" BEL
        "soc_opsis_i2c_shift_reg_storage_6" BEL
        "soc_opsis_i2c_shift_reg_storage_7" BEL "soc_opsis_i2c_scl_drv_reg"
        BEL "vns_basesoc_csrbankarray_interface3_bank_bus_dat_r_0" BEL
        "vns_basesoc_csrbankarray_interface3_bank_bus_dat_r_1" BEL
        "vns_basesoc_csrbankarray_interface3_bank_bus_dat_r_2" BEL
        "vns_basesoc_csrbankarray_interface3_bank_bus_dat_r_3" BEL
        "vns_basesoc_csrbankarray_interface3_bank_bus_dat_r_4" BEL
        "vns_basesoc_csrbankarray_interface3_bank_bus_dat_r_5" BEL
        "vns_basesoc_csrbankarray_interface3_bank_bus_dat_r_6" BEL
        "vns_basesoc_csrbankarray_interface3_bank_bus_dat_r_7" BEL
        "vns_basesoc_csrbankarray_interface4_bank_bus_dat_r_0" BEL
        "vns_basesoc_csrbankarray_interface4_bank_bus_dat_r_1" BEL
        "vns_basesoc_csrbankarray_interface4_bank_bus_dat_r_2" BEL
        "vns_basesoc_csrbankarray_interface4_bank_bus_dat_r_3" BEL
        "vns_basesoc_csrbankarray_interface4_bank_bus_dat_r_4" BEL
        "vns_basesoc_csrbankarray_interface4_bank_bus_dat_r_5" BEL
        "vns_basesoc_csrbankarray_interface4_bank_bus_dat_r_6" BEL
        "vns_basesoc_csrbankarray_interface4_bank_bus_dat_r_7" BEL
        "vns_xilinxmultiregimpl0_regs0" BEL "vns_xilinxmultiregimpl0_regs1"
        BEL "soc_basesoc_sdram_dfi_p0_bank_0" BEL
        "soc_basesoc_sdram_dfi_p0_bank_1" BEL
        "soc_basesoc_sdram_dfi_p0_bank_2" BEL
        "soc_basesoc_sdram_dfi_p1_bank_0" BEL
        "soc_basesoc_sdram_dfi_p1_bank_1" BEL
        "soc_basesoc_sdram_dfi_p1_bank_2" BEL
        "soc_basesoc_sdram_bandwidth_cmd_valid" BEL
        "soc_basesoc_sdram_bandwidth_cmd_is_read" BEL
        "soc_basesoc_sdram_bandwidth_cmd_is_write" BEL
        "soc_basesoc_sdram_dfi_p0_address_0" BEL
        "soc_basesoc_sdram_dfi_p0_address_1" BEL
        "soc_basesoc_sdram_dfi_p0_address_2" BEL
        "soc_basesoc_sdram_dfi_p0_address_3" BEL
        "soc_basesoc_sdram_dfi_p0_address_4" BEL
        "soc_basesoc_sdram_dfi_p0_address_5" BEL
        "soc_basesoc_sdram_dfi_p0_address_6" BEL
        "soc_basesoc_sdram_dfi_p0_address_7" BEL
        "soc_basesoc_sdram_dfi_p0_address_8" BEL
        "soc_basesoc_sdram_dfi_p0_address_9" BEL
        "soc_basesoc_sdram_dfi_p0_address_10" BEL
        "soc_basesoc_sdram_dfi_p0_address_11" BEL
        "soc_basesoc_sdram_dfi_p0_address_12" BEL
        "soc_basesoc_sdram_dfi_p0_address_13" BEL
        "soc_basesoc_sdram_dfi_p1_address_0" BEL
        "soc_basesoc_sdram_dfi_p1_address_1" BEL
        "soc_basesoc_sdram_dfi_p1_address_2" BEL
        "soc_basesoc_sdram_dfi_p1_address_3" BEL
        "soc_basesoc_sdram_dfi_p1_address_4" BEL
        "soc_basesoc_sdram_dfi_p1_address_5" BEL
        "soc_basesoc_sdram_dfi_p1_address_6" BEL
        "soc_basesoc_sdram_dfi_p1_address_7" BEL
        "soc_basesoc_sdram_dfi_p1_address_8" BEL
        "soc_basesoc_sdram_dfi_p1_address_9" BEL
        "soc_basesoc_sdram_dfi_p1_address_10" BEL
        "soc_basesoc_sdram_dfi_p1_address_11" BEL
        "soc_basesoc_sdram_dfi_p1_address_12" BEL
        "soc_basesoc_sdram_dfi_p1_address_13" BEL
        "vns_opsisi2c_state_FSM_FFd2" BEL "vns_opsisi2c_state_FSM_FFd4" BEL
        "vns_opsisi2c_state_FSM_FFd3" BEL "vns_multiplexer_state_FSM_FFd2" BEL
        "vns_opsisi2c_state_FSM_FFd1" BEL "vns_multiplexer_state_FSM_FFd3" BEL
        "soc_front_panel_count_1" BEL "vns_multiplexer_state_FSM_FFd1" BEL
        "soc_front_panel_count_0" BEL "soc_front_panel_count_4" BEL
        "soc_front_panel_count_2" BEL "soc_front_panel_count_3" BEL
        "soc_front_panel_count_5" BEL "soc_front_panel_count_6" BEL
        "soc_front_panel_count_9" BEL "soc_front_panel_count_7" BEL
        "soc_front_panel_count_8" BEL "soc_front_panel_count_12" BEL
        "soc_front_panel_count_10" BEL "soc_front_panel_count_11" BEL
        "soc_front_panel_count_15" BEL "soc_front_panel_count_13" BEL
        "soc_front_panel_count_14" BEL "soc_front_panel_count_18" BEL
        "soc_front_panel_count_16" BEL "soc_front_panel_count_17" BEL
        "soc_front_panel_count_21" BEL "soc_front_panel_count_19" BEL
        "soc_front_panel_count_20" BEL "soc_front_panel_count_24" BEL
        "soc_front_panel_count_22" BEL "soc_front_panel_count_23" BEL
        "soc_front_panel_count_25" BEL "soc_crg_por_0" BEL "soc_crg_por_1" BEL
        "soc_crg_por_2" BEL "soc_crg_por_3" BEL "soc_crg_por_4" BEL
        "soc_crg_por_5" BEL "soc_crg_por_6" BEL "soc_crg_por_7" BEL
        "soc_crg_por_8" BEL "soc_crg_por_9" BEL "soc_crg_por_10" BEL
        "soc_basesoc_sdram_timer_count1_1" BEL
        "soc_basesoc_sdram_timer_count1_0" BEL
        "soc_basesoc_sdram_timer_count1_4" BEL
        "soc_basesoc_sdram_timer_count1_2" BEL
        "soc_basesoc_sdram_timer_count1_3" BEL
        "soc_basesoc_sdram_timer_count1_7" BEL
        "soc_basesoc_sdram_timer_count1_5" BEL
        "soc_basesoc_sdram_timer_count1_6" BEL
        "soc_basesoc_sdram_timer_count1_8" BEL
        "soc_basesoc_sdram_zqcs_timer_count1_2" BEL
        "soc_basesoc_sdram_zqcs_timer_count1_0" BEL
        "soc_basesoc_sdram_zqcs_timer_count1_1" BEL
        "soc_basesoc_sdram_zqcs_timer_count1_5" BEL
        "soc_basesoc_sdram_zqcs_timer_count1_3" BEL
        "soc_basesoc_sdram_zqcs_timer_count1_4" BEL
        "soc_basesoc_sdram_zqcs_timer_count1_8" BEL
        "soc_basesoc_sdram_zqcs_timer_count1_6" BEL
        "soc_basesoc_sdram_zqcs_timer_count1_7" BEL
        "soc_basesoc_sdram_zqcs_timer_count1_9" BEL
        "soc_basesoc_sdram_zqcs_timer_count1_10" BEL
        "soc_basesoc_sdram_zqcs_timer_count1_13" BEL
        "soc_basesoc_sdram_zqcs_timer_count1_11" BEL
        "soc_basesoc_sdram_zqcs_timer_count1_12" BEL
        "soc_basesoc_sdram_zqcs_timer_count1_16" BEL
        "soc_basesoc_sdram_zqcs_timer_count1_14" BEL
        "soc_basesoc_sdram_zqcs_timer_count1_15" BEL
        "soc_basesoc_sdram_zqcs_timer_count1_19" BEL
        "soc_basesoc_sdram_zqcs_timer_count1_17" BEL
        "soc_basesoc_sdram_zqcs_timer_count1_18" BEL
        "soc_basesoc_sdram_zqcs_timer_count1_22" BEL
        "soc_basesoc_sdram_zqcs_timer_count1_20" BEL
        "soc_basesoc_sdram_zqcs_timer_count1_21" BEL
        "soc_basesoc_sdram_zqcs_timer_count1_25" BEL
        "soc_basesoc_sdram_zqcs_timer_count1_23" BEL
        "soc_basesoc_sdram_zqcs_timer_count1_24" BEL
        "soc_suart_tx_fifo_produce_0" BEL "soc_suart_tx_fifo_produce_1" BEL
        "soc_suart_tx_fifo_produce_2" BEL "soc_suart_tx_fifo_produce_3" BEL
        "soc_basesoc_ctrl_bus_errors_0" BEL "soc_basesoc_ctrl_bus_errors_1"
        BEL "soc_basesoc_ctrl_bus_errors_2" BEL
        "soc_basesoc_ctrl_bus_errors_3" BEL "soc_basesoc_ctrl_bus_errors_4"
        BEL "soc_basesoc_ctrl_bus_errors_5" BEL
        "soc_basesoc_ctrl_bus_errors_6" BEL "soc_basesoc_ctrl_bus_errors_7"
        BEL "soc_basesoc_ctrl_bus_errors_8" BEL
        "soc_basesoc_ctrl_bus_errors_9" BEL "soc_basesoc_ctrl_bus_errors_10"
        BEL "soc_basesoc_ctrl_bus_errors_11" BEL
        "soc_basesoc_ctrl_bus_errors_12" BEL "soc_basesoc_ctrl_bus_errors_13"
        BEL "soc_basesoc_ctrl_bus_errors_14" BEL
        "soc_basesoc_ctrl_bus_errors_15" BEL "soc_basesoc_ctrl_bus_errors_16"
        BEL "soc_basesoc_ctrl_bus_errors_17" BEL
        "soc_basesoc_ctrl_bus_errors_18" BEL "soc_basesoc_ctrl_bus_errors_19"
        BEL "soc_basesoc_ctrl_bus_errors_20" BEL
        "soc_basesoc_ctrl_bus_errors_21" BEL "soc_basesoc_ctrl_bus_errors_22"
        BEL "soc_basesoc_ctrl_bus_errors_23" BEL
        "soc_basesoc_ctrl_bus_errors_24" BEL "soc_basesoc_ctrl_bus_errors_25"
        BEL "soc_basesoc_ctrl_bus_errors_26" BEL
        "soc_basesoc_ctrl_bus_errors_27" BEL "soc_basesoc_ctrl_bus_errors_28"
        BEL "soc_basesoc_ctrl_bus_errors_29" BEL
        "soc_basesoc_ctrl_bus_errors_30" BEL "soc_basesoc_ctrl_bus_errors_31"
        BEL "soc_dna_cnt_0" BEL "soc_dna_cnt_1" BEL "soc_dna_cnt_2" BEL
        "soc_dna_cnt_3" BEL "soc_dna_cnt_4" BEL "soc_dna_cnt_5" BEL
        "soc_dna_cnt_6" BEL "soc_suart_tx_fifo_consume_0" BEL
        "soc_suart_tx_fifo_consume_1" BEL "soc_suart_tx_fifo_consume_2" BEL
        "soc_suart_tx_fifo_consume_3" BEL "soc_suart_rx_fifo_level0_0" BEL
        "soc_suart_rx_fifo_level0_1" BEL "soc_suart_rx_fifo_level0_2" BEL
        "soc_suart_rx_fifo_level0_3" BEL "soc_suart_rx_fifo_level0_4" BEL
        "soc_suart_tx_fifo_level0_0" BEL "soc_suart_tx_fifo_level0_1" BEL
        "soc_suart_tx_fifo_level0_2" BEL "soc_suart_tx_fifo_level0_3" BEL
        "soc_suart_tx_fifo_level0_4" BEL "soc_suart_rx_fifo_produce_0" BEL
        "soc_suart_rx_fifo_produce_1" BEL "soc_suart_rx_fifo_produce_2" BEL
        "soc_suart_rx_fifo_produce_3" BEL
        "soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce_0" BEL
        "soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce_1" BEL
        "soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce_2" BEL
        "soc_suart_rx_fifo_consume_0" BEL "soc_suart_rx_fifo_consume_1" BEL
        "soc_suart_rx_fifo_consume_2" BEL "soc_suart_rx_fifo_consume_3" BEL
        "soc_basesoc_sdram_bankmachine0_twtpcon_count_0" BEL
        "soc_basesoc_sdram_bankmachine0_twtpcon_count_1" BEL
        "soc_basesoc_sdram_bankmachine0_twtpcon_count_2" BEL
        "soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level_0" BEL
        "soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level_1" BEL
        "soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level_2" BEL
        "soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level_3" BEL
        "soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume_0" BEL
        "soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume_1" BEL
        "soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume_2" BEL
        "soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce_0" BEL
        "soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce_1" BEL
        "soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce_2" BEL
        "soc_basesoc_sdram_bankmachine0_trascon_count_0" BEL
        "soc_basesoc_sdram_bankmachine0_trascon_count_1" BEL
        "soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume_0" BEL
        "soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume_1" BEL
        "soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume_2" BEL
        "soc_basesoc_sdram_bankmachine1_twtpcon_count_0" BEL
        "soc_basesoc_sdram_bankmachine1_twtpcon_count_1" BEL
        "soc_basesoc_sdram_bankmachine1_twtpcon_count_2" BEL
        "soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level_0" BEL
        "soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level_1" BEL
        "soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level_2" BEL
        "soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level_3" BEL
        "soc_basesoc_sdram_bankmachine1_trascon_count_0" BEL
        "soc_basesoc_sdram_bankmachine1_trascon_count_1" BEL
        "soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume_0" BEL
        "soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume_1" BEL
        "soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume_2" BEL
        "soc_basesoc_sdram_bankmachine2_twtpcon_count_0" BEL
        "soc_basesoc_sdram_bankmachine2_twtpcon_count_1" BEL
        "soc_basesoc_sdram_bankmachine2_twtpcon_count_2" BEL
        "soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce_0" BEL
        "soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce_1" BEL
        "soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce_2" BEL
        "soc_basesoc_sdram_bankmachine2_trascon_count_0" BEL
        "soc_basesoc_sdram_bankmachine2_trascon_count_1" BEL
        "soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level_0" BEL
        "soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level_1" BEL
        "soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level_2" BEL
        "soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level_3" BEL
        "soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce_0" BEL
        "soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce_1" BEL
        "soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce_2" BEL
        "soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume_0" BEL
        "soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume_1" BEL
        "soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume_2" BEL
        "soc_basesoc_sdram_bankmachine3_twtpcon_count_0" BEL
        "soc_basesoc_sdram_bankmachine3_twtpcon_count_1" BEL
        "soc_basesoc_sdram_bankmachine3_twtpcon_count_2" BEL
        "soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level_0" BEL
        "soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level_1" BEL
        "soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level_2" BEL
        "soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level_3" BEL
        "soc_basesoc_sdram_bankmachine3_trascon_count_0" BEL
        "soc_basesoc_sdram_bankmachine3_trascon_count_1" BEL
        "soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume_0" BEL
        "soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume_1" BEL
        "soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume_2" BEL
        "soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce_0" BEL
        "soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce_1" BEL
        "soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce_2" BEL
        "soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level_0" BEL
        "soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level_1" BEL
        "soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level_2" BEL
        "soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level_3" BEL
        "soc_basesoc_sdram_bankmachine4_trascon_count_0" BEL
        "soc_basesoc_sdram_bankmachine4_trascon_count_1" BEL
        "soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce_0" BEL
        "soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce_1" BEL
        "soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce_2" BEL
        "soc_basesoc_sdram_bankmachine4_twtpcon_count_0" BEL
        "soc_basesoc_sdram_bankmachine4_twtpcon_count_1" BEL
        "soc_basesoc_sdram_bankmachine4_twtpcon_count_2" BEL
        "soc_basesoc_sdram_bankmachine5_trascon_count_0" BEL
        "soc_basesoc_sdram_bankmachine5_trascon_count_1" BEL
        "soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume_0" BEL
        "soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume_1" BEL
        "soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume_2" BEL
        "soc_basesoc_sdram_bankmachine5_twtpcon_count_0" BEL
        "soc_basesoc_sdram_bankmachine5_twtpcon_count_1" BEL
        "soc_basesoc_sdram_bankmachine5_twtpcon_count_2" BEL
        "soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level_0" BEL
        "soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level_1" BEL
        "soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level_2" BEL
        "soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level_3" BEL
        "soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level_0" BEL
        "soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level_1" BEL
        "soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level_2" BEL
        "soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level_3" BEL
        "soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume_0" BEL
        "soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume_1" BEL
        "soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume_2" BEL
        "soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce_0" BEL
        "soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce_1" BEL
        "soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce_2" BEL
        "soc_basesoc_sdram_bankmachine6_twtpcon_count_0" BEL
        "soc_basesoc_sdram_bankmachine6_twtpcon_count_1" BEL
        "soc_basesoc_sdram_bankmachine6_twtpcon_count_2" BEL
        "soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce_0" BEL
        "soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce_1" BEL
        "soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce_2" BEL
        "soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level_0" BEL
        "soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level_1" BEL
        "soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level_2" BEL
        "soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level_3" BEL
        "soc_basesoc_sdram_bankmachine6_trascon_count_0" BEL
        "soc_basesoc_sdram_bankmachine6_trascon_count_1" BEL
        "soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume_0" BEL
        "soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume_1" BEL
        "soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume_2" BEL
        "soc_basesoc_sdram_bankmachine7_trascon_count_0" BEL
        "soc_basesoc_sdram_bankmachine7_trascon_count_1" BEL
        "soc_basesoc_sdram_twtrcon_count_0" BEL
        "soc_basesoc_sdram_twtrcon_count_1" BEL
        "soc_basesoc_sdram_twtrcon_count_2" BEL
        "soc_basesoc_sdram_bankmachine7_twtpcon_count_0" BEL
        "soc_basesoc_sdram_bankmachine7_twtpcon_count_1" BEL
        "soc_basesoc_sdram_bankmachine7_twtpcon_count_2" BEL
        "soc_basesoc_sdram_bandwidth_nreads_0" BEL
        "soc_basesoc_sdram_bandwidth_nreads_1" BEL
        "soc_basesoc_sdram_bandwidth_nreads_2" BEL
        "soc_basesoc_sdram_bandwidth_nreads_3" BEL
        "soc_basesoc_sdram_bandwidth_nreads_4" BEL
        "soc_basesoc_sdram_bandwidth_nreads_5" BEL
        "soc_basesoc_sdram_bandwidth_nreads_6" BEL
        "soc_basesoc_sdram_bandwidth_nreads_7" BEL
        "soc_basesoc_sdram_bandwidth_nreads_8" BEL
        "soc_basesoc_sdram_bandwidth_nreads_9" BEL
        "soc_basesoc_sdram_bandwidth_nreads_10" BEL
        "soc_basesoc_sdram_bandwidth_nreads_11" BEL
        "soc_basesoc_sdram_bandwidth_nreads_12" BEL
        "soc_basesoc_sdram_bandwidth_nreads_13" BEL
        "soc_basesoc_sdram_bandwidth_nreads_14" BEL
        "soc_basesoc_sdram_bandwidth_nreads_15" BEL
        "soc_basesoc_sdram_bandwidth_nreads_16" BEL
        "soc_basesoc_sdram_bandwidth_nreads_17" BEL
        "soc_basesoc_sdram_bandwidth_nreads_18" BEL
        "soc_basesoc_sdram_bandwidth_nreads_19" BEL
        "soc_basesoc_sdram_bandwidth_nreads_20" BEL
        "soc_basesoc_sdram_bandwidth_nreads_21" BEL
        "soc_basesoc_sdram_bandwidth_nreads_22" BEL
        "soc_basesoc_sdram_bandwidth_nreads_23" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_0" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_1" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_2" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_3" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_4" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_5" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_6" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_7" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_8" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_9" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_10" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_11" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_12" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_13" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_14" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_15" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_16" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_17" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_18" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_19" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_20" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_21" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_22" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_23" BEL "vns_basesoc_count_2" BEL
        "vns_basesoc_count_0" BEL "vns_basesoc_count_1" BEL
        "vns_basesoc_count_5" BEL "vns_basesoc_count_3" BEL
        "vns_basesoc_count_4" BEL "vns_basesoc_count_8" BEL
        "vns_basesoc_count_6" BEL "vns_basesoc_count_7" BEL
        "vns_basesoc_count_11" BEL "vns_basesoc_count_9" BEL
        "vns_basesoc_count_10" BEL "vns_basesoc_count_14" BEL
        "vns_basesoc_count_12" BEL "vns_basesoc_count_13" BEL
        "vns_basesoc_count_17" BEL "vns_basesoc_count_15" BEL
        "vns_basesoc_count_16" BEL "vns_basesoc_count_18" BEL
        "vns_basesoc_count_19" BEL "soc_suart_rx_bitcount_0" BEL
        "soc_suart_rx_bitcount_1" BEL "soc_suart_rx_bitcount_2" BEL
        "soc_suart_tx_bitcount_0" BEL "soc_suart_rx_bitcount_3" BEL
        "soc_suart_tx_bitcount_3" BEL "soc_suart_tx_bitcount_1" BEL
        "soc_suart_tx_bitcount_2" BEL "vns_cache_state_FSM_FFd3" BEL
        "vns_refresher_state_FSM_FFd2" BEL "vns_refresher_state_FSM_FFd1" BEL
        "vns_litedramwishbone2native_state_FSM_FFd2" BEL
        "vns_cache_state_FSM_FFd2" BEL "vns_cache_state_FSM_FFd1" BEL
        "vns_bankmachine0_state_FSM_FFd2" BEL
        "vns_litedramwishbone2native_state_FSM_FFd1" BEL
        "vns_bankmachine0_state_FSM_FFd3" BEL
        "vns_bankmachine1_state_FSM_FFd2" BEL
        "vns_bankmachine0_state_FSM_FFd1" BEL
        "vns_bankmachine1_state_FSM_FFd3" BEL
        "vns_bankmachine4_state_FSM_FFd2" BEL
        "vns_bankmachine1_state_FSM_FFd1" BEL
        "vns_bankmachine4_state_FSM_FFd3" BEL
        "vns_bankmachine2_state_FSM_FFd2" BEL
        "vns_bankmachine4_state_FSM_FFd1" BEL
        "vns_bankmachine2_state_FSM_FFd3" BEL
        "vns_bankmachine3_state_FSM_FFd2" BEL
        "vns_bankmachine2_state_FSM_FFd1" BEL
        "vns_bankmachine3_state_FSM_FFd3" BEL
        "vns_bankmachine7_state_FSM_FFd2" BEL
        "vns_bankmachine3_state_FSM_FFd1" BEL
        "vns_bankmachine7_state_FSM_FFd3" BEL
        "vns_bankmachine5_state_FSM_FFd2" BEL
        "vns_bankmachine7_state_FSM_FFd1" BEL
        "vns_bankmachine5_state_FSM_FFd3" BEL
        "vns_bankmachine6_state_FSM_FFd2" BEL
        "vns_bankmachine5_state_FSM_FFd1" BEL
        "vns_bankmachine6_state_FSM_FFd3" BEL
        "soc_basesoc_sdram_choose_cmd_grant_FSM_FFd7" BEL
        "vns_bankmachine6_state_FSM_FFd1" BEL
        "soc_basesoc_sdram_choose_cmd_grant_FSM_FFd8" BEL
        "soc_basesoc_sdram_choose_cmd_grant_FSM_FFd4" BEL
        "soc_basesoc_sdram_choose_cmd_grant_FSM_FFd6" BEL
        "soc_basesoc_sdram_choose_cmd_grant_FSM_FFd5" BEL
        "soc_basesoc_sdram_choose_cmd_grant_FSM_FFd1" BEL
        "soc_basesoc_sdram_choose_cmd_grant_FSM_FFd3" BEL
        "soc_basesoc_sdram_choose_cmd_grant_FSM_FFd2" BEL
        "soc_basesoc_sdram_choose_req_grant_FSM_FFd6" BEL
        "soc_basesoc_sdram_choose_req_grant_FSM_FFd8" BEL
        "soc_basesoc_sdram_choose_req_grant_FSM_FFd7" BEL
        "soc_basesoc_sdram_choose_req_grant_FSM_FFd3" BEL
        "soc_basesoc_sdram_choose_req_grant_FSM_FFd5" BEL
        "soc_basesoc_sdram_choose_req_grant_FSM_FFd4" BEL
        "soc_basesoc_sdram_choose_req_grant_FSM_FFd2" BEL
        "soc_basesoc_sdram_choose_req_grant_FSM_FFd1" BEL "inst_LPM_FF_3" BEL
        "inst_LPM_FF_2" BEL "inst_LPM_FF_1" BEL "inst_LPM_FF_0" BEL "sys_bufg"
        BEL "minerva_cpu/m/valid$1" BEL "minerva_cpu/f/valid$1" BEL
        "minerva_cpu/d/valid$1" BEL "minerva_cpu/a/valid" BEL
        "minerva_cpu/x/valid$1" BEL "minerva_cpu/payload__pc$61_31" BEL
        "minerva_cpu/payload__pc$61_30" BEL "minerva_cpu/payload__pc$61_29"
        BEL "minerva_cpu/payload__pc$61_28" BEL
        "minerva_cpu/payload__pc$61_27" BEL "minerva_cpu/payload__pc$61_26"
        BEL "minerva_cpu/payload__pc$61_25" BEL
        "minerva_cpu/payload__pc$61_24" BEL "minerva_cpu/payload__pc$61_23"
        BEL "minerva_cpu/payload__pc$61_22" BEL
        "minerva_cpu/payload__pc$61_21" BEL "minerva_cpu/payload__pc$61_20"
        BEL "minerva_cpu/payload__pc$61_19" BEL
        "minerva_cpu/payload__pc$61_18" BEL "minerva_cpu/payload__pc$61_17"
        BEL "minerva_cpu/payload__pc$61_16" BEL
        "minerva_cpu/payload__pc$61_15" BEL "minerva_cpu/payload__pc$61_14"
        BEL "minerva_cpu/payload__pc$61_13" BEL
        "minerva_cpu/payload__pc$61_12" BEL "minerva_cpu/payload__pc$61_11"
        BEL "minerva_cpu/payload__pc$61_10" BEL "minerva_cpu/payload__pc$61_9"
        BEL "minerva_cpu/payload__pc$61_8" BEL "minerva_cpu/payload__pc$61_7"
        BEL "minerva_cpu/payload__pc$61_6" BEL "minerva_cpu/payload__pc$61_5"
        BEL "minerva_cpu/payload__pc$61_4" BEL "minerva_cpu/payload__pc$61_3"
        BEL "minerva_cpu/payload__pc$61_2" BEL
        "minerva_cpu/m_payload__exception" BEL
        "minerva_cpu/payload__branch_target$144_31" BEL
        "minerva_cpu/payload__branch_target$144_30" BEL
        "minerva_cpu/payload__branch_target$144_29" BEL
        "minerva_cpu/payload__branch_target$144_28" BEL
        "minerva_cpu/payload__branch_target$144_27" BEL
        "minerva_cpu/payload__branch_target$144_26" BEL
        "minerva_cpu/payload__branch_target$144_25" BEL
        "minerva_cpu/payload__branch_target$144_24" BEL
        "minerva_cpu/payload__branch_target$144_23" BEL
        "minerva_cpu/payload__branch_target$144_22" BEL
        "minerva_cpu/payload__branch_target$144_21" BEL
        "minerva_cpu/payload__branch_target$144_20" BEL
        "minerva_cpu/payload__branch_target$144_19" BEL
        "minerva_cpu/payload__branch_target$144_18" BEL
        "minerva_cpu/payload__branch_target$144_17" BEL
        "minerva_cpu/payload__branch_target$144_16" BEL
        "minerva_cpu/payload__branch_target$144_15" BEL
        "minerva_cpu/payload__branch_target$144_14" BEL
        "minerva_cpu/payload__branch_target$144_13" BEL
        "minerva_cpu/payload__branch_target$144_12" BEL
        "minerva_cpu/payload__branch_target$144_11" BEL
        "minerva_cpu/payload__branch_target$144_10" BEL
        "minerva_cpu/payload__branch_target$144_9" BEL
        "minerva_cpu/payload__branch_target$144_8" BEL
        "minerva_cpu/payload__branch_target$144_7" BEL
        "minerva_cpu/payload__branch_target$144_6" BEL
        "minerva_cpu/payload__branch_target$144_5" BEL
        "minerva_cpu/payload__branch_target$144_4" BEL
        "minerva_cpu/payload__branch_target$144_3" BEL
        "minerva_cpu/payload__branch_target$144_2" BEL
        "minerva_cpu/payload__branch_target$144_1" BEL
        "minerva_cpu/payload__branch_target$144_0" BEL
        "minerva_cpu/payload__src1$78_31" BEL
        "minerva_cpu/payload__src1$78_30" BEL
        "minerva_cpu/payload__src1$78_29" BEL
        "minerva_cpu/payload__src1$78_28" BEL
        "minerva_cpu/payload__src1$78_27" BEL
        "minerva_cpu/payload__src1$78_26" BEL
        "minerva_cpu/payload__src1$78_25" BEL
        "minerva_cpu/payload__src1$78_24" BEL
        "minerva_cpu/payload__src1$78_23" BEL
        "minerva_cpu/payload__src1$78_22" BEL
        "minerva_cpu/payload__src1$78_21" BEL
        "minerva_cpu/payload__src1$78_20" BEL
        "minerva_cpu/payload__src1$78_19" BEL
        "minerva_cpu/payload__src1$78_18" BEL
        "minerva_cpu/payload__src1$78_17" BEL
        "minerva_cpu/payload__src1$78_16" BEL
        "minerva_cpu/payload__src1$78_15" BEL
        "minerva_cpu/payload__src1$78_14" BEL
        "minerva_cpu/payload__src1$78_13" BEL
        "minerva_cpu/payload__src1$78_12" BEL
        "minerva_cpu/payload__src1$78_11" BEL
        "minerva_cpu/payload__src1$78_10" BEL "minerva_cpu/payload__src1$78_9"
        BEL "minerva_cpu/payload__src1$78_8" BEL
        "minerva_cpu/payload__src1$78_7" BEL "minerva_cpu/payload__src1$78_6"
        BEL "minerva_cpu/payload__src1$78_5" BEL
        "minerva_cpu/payload__src1$78_4" BEL "minerva_cpu/payload__src1$78_3"
        BEL "minerva_cpu/payload__src1$78_2" BEL
        "minerva_cpu/payload__src1$78_1" BEL "minerva_cpu/payload__src1$78_0"
        BEL "minerva_cpu/payload__result$164_31" BEL
        "minerva_cpu/payload__result$164_30" BEL
        "minerva_cpu/payload__result$164_29" BEL
        "minerva_cpu/payload__result$164_28" BEL
        "minerva_cpu/payload__result$164_27" BEL
        "minerva_cpu/payload__result$164_26" BEL
        "minerva_cpu/payload__result$164_25" BEL
        "minerva_cpu/payload__result$164_24" BEL
        "minerva_cpu/payload__result$164_23" BEL
        "minerva_cpu/payload__result$164_22" BEL
        "minerva_cpu/payload__result$164_21" BEL
        "minerva_cpu/payload__result$164_20" BEL
        "minerva_cpu/payload__result$164_19" BEL
        "minerva_cpu/payload__result$164_18" BEL
        "minerva_cpu/payload__result$164_17" BEL
        "minerva_cpu/payload__result$164_16" BEL
        "minerva_cpu/payload__result$164_15" BEL
        "minerva_cpu/payload__result$164_14" BEL
        "minerva_cpu/payload__result$164_13" BEL
        "minerva_cpu/payload__result$164_12" BEL
        "minerva_cpu/payload__result$164_11" BEL
        "minerva_cpu/payload__result$164_10" BEL
        "minerva_cpu/payload__result$164_9" BEL
        "minerva_cpu/payload__result$164_8" BEL
        "minerva_cpu/payload__result$164_7" BEL
        "minerva_cpu/payload__result$164_6" BEL
        "minerva_cpu/payload__result$164_5" BEL
        "minerva_cpu/payload__result$164_4" BEL
        "minerva_cpu/payload__result$164_3" BEL
        "minerva_cpu/payload__result$164_2" BEL
        "minerva_cpu/payload__result$164_1" BEL
        "minerva_cpu/payload__result$164_0" BEL
        "minerva_cpu/payload__result$128_31" BEL
        "minerva_cpu/payload__result$128_30" BEL
        "minerva_cpu/payload__result$128_29" BEL
        "minerva_cpu/payload__result$128_28" BEL
        "minerva_cpu/payload__result$128_27" BEL
        "minerva_cpu/payload__result$128_26" BEL
        "minerva_cpu/payload__result$128_25" BEL
        "minerva_cpu/payload__result$128_24" BEL
        "minerva_cpu/payload__result$128_23" BEL
        "minerva_cpu/payload__result$128_22" BEL
        "minerva_cpu/payload__result$128_21" BEL
        "minerva_cpu/payload__result$128_20" BEL
        "minerva_cpu/payload__result$128_19" BEL
        "minerva_cpu/payload__result$128_18" BEL
        "minerva_cpu/payload__result$128_17" BEL
        "minerva_cpu/payload__result$128_16" BEL
        "minerva_cpu/payload__result$128_15" BEL
        "minerva_cpu/payload__result$128_14" BEL
        "minerva_cpu/payload__result$128_13" BEL
        "minerva_cpu/payload__result$128_12" BEL
        "minerva_cpu/payload__result$128_11" BEL
        "minerva_cpu/payload__result$128_10" BEL
        "minerva_cpu/payload__result$128_9" BEL
        "minerva_cpu/payload__result$128_8" BEL
        "minerva_cpu/payload__result$128_7" BEL
        "minerva_cpu/payload__result$128_6" BEL
        "minerva_cpu/payload__result$128_5" BEL
        "minerva_cpu/payload__result$128_4" BEL
        "minerva_cpu/payload__result$128_3" BEL
        "minerva_cpu/payload__result$128_2" BEL
        "minerva_cpu/payload__result$128_1" BEL
        "minerva_cpu/payload__result$128_0" BEL
        "minerva_cpu/payload__condition_met$142" BEL
        "minerva_cpu/payload__src2$79_31" BEL
        "minerva_cpu/payload__src2$79_30" BEL
        "minerva_cpu/payload__src2$79_29" BEL
        "minerva_cpu/payload__src2$79_28" BEL
        "minerva_cpu/payload__src2$79_27" BEL
        "minerva_cpu/payload__src2$79_26" BEL
        "minerva_cpu/payload__src2$79_25" BEL
        "minerva_cpu/payload__src2$79_24" BEL
        "minerva_cpu/payload__src2$79_23" BEL
        "minerva_cpu/payload__src2$79_22" BEL
        "minerva_cpu/payload__src2$79_21" BEL
        "minerva_cpu/payload__src2$79_20" BEL
        "minerva_cpu/payload__src2$79_19" BEL
        "minerva_cpu/payload__src2$79_18" BEL
        "minerva_cpu/payload__src2$79_17" BEL
        "minerva_cpu/payload__src2$79_16" BEL
        "minerva_cpu/payload__src2$79_15" BEL
        "minerva_cpu/payload__src2$79_14" BEL
        "minerva_cpu/payload__src2$79_13" BEL
        "minerva_cpu/payload__src2$79_12" BEL
        "minerva_cpu/payload__src2$79_11" BEL
        "minerva_cpu/payload__src2$79_10" BEL "minerva_cpu/payload__src2$79_9"
        BEL "minerva_cpu/payload__src2$79_8" BEL
        "minerva_cpu/payload__src2$79_7" BEL "minerva_cpu/payload__src2$79_6"
        BEL "minerva_cpu/payload__src2$79_5" BEL
        "minerva_cpu/payload__src2$79_4" BEL "minerva_cpu/payload__src2$79_3"
        BEL "minerva_cpu/payload__src2$79_2" BEL
        "minerva_cpu/payload__src2$79_1" BEL "minerva_cpu/payload__src2$79_0"
        BEL "minerva_cpu/payload__csr_result$152_31" BEL
        "minerva_cpu/payload__csr_result$152_30" BEL
        "minerva_cpu/payload__csr_result$152_29" BEL
        "minerva_cpu/payload__csr_result$152_28" BEL
        "minerva_cpu/payload__csr_result$152_27" BEL
        "minerva_cpu/payload__csr_result$152_26" BEL
        "minerva_cpu/payload__csr_result$152_25" BEL
        "minerva_cpu/payload__csr_result$152_24" BEL
        "minerva_cpu/payload__csr_result$152_23" BEL
        "minerva_cpu/payload__csr_result$152_22" BEL
        "minerva_cpu/payload__csr_result$152_21" BEL
        "minerva_cpu/payload__csr_result$152_20" BEL
        "minerva_cpu/payload__csr_result$152_19" BEL
        "minerva_cpu/payload__csr_result$152_18" BEL
        "minerva_cpu/payload__csr_result$152_17" BEL
        "minerva_cpu/payload__csr_result$152_16" BEL
        "minerva_cpu/payload__csr_result$152_15" BEL
        "minerva_cpu/payload__csr_result$152_14" BEL
        "minerva_cpu/payload__csr_result$152_13" BEL
        "minerva_cpu/payload__csr_result$152_12" BEL
        "minerva_cpu/payload__csr_result$152_11" BEL
        "minerva_cpu/payload__csr_result$152_10" BEL
        "minerva_cpu/payload__csr_result$152_9" BEL
        "minerva_cpu/payload__csr_result$152_8" BEL
        "minerva_cpu/payload__csr_result$152_7" BEL
        "minerva_cpu/payload__csr_result$152_6" BEL
        "minerva_cpu/payload__csr_result$152_5" BEL
        "minerva_cpu/payload__csr_result$152_4" BEL
        "minerva_cpu/payload__csr_result$152_3" BEL
        "minerva_cpu/payload__csr_result$152_2" BEL
        "minerva_cpu/payload__csr_result$152_1" BEL
        "minerva_cpu/payload__csr_result$152_0" BEL
        "minerva_cpu/payload__multiply$169" BEL
        "minerva_cpu/payload__rd$158_4" BEL "minerva_cpu/payload__rd$158_3"
        BEL "minerva_cpu/payload__rd$158_2" BEL
        "minerva_cpu/payload__rd$158_1" BEL "minerva_cpu/payload__rd$158_0"
        BEL "minerva_cpu/payload__load$166" BEL
        "minerva_cpu/payload__funct3$162_2" BEL
        "minerva_cpu/payload__funct3$162_1" BEL
        "minerva_cpu/payload__funct3$162_0" BEL
        "minerva_cpu/payload__rd_we$160" BEL
        "minerva_cpu/payload__branch_target$97_31" BEL
        "minerva_cpu/payload__branch_target$97_30" BEL
        "minerva_cpu/payload__branch_target$97_29" BEL
        "minerva_cpu/payload__branch_target$97_28" BEL
        "minerva_cpu/payload__branch_target$97_27" BEL
        "minerva_cpu/payload__branch_target$97_26" BEL
        "minerva_cpu/payload__branch_target$97_25" BEL
        "minerva_cpu/payload__branch_target$97_24" BEL
        "minerva_cpu/payload__branch_target$97_23" BEL
        "minerva_cpu/payload__branch_target$97_22" BEL
        "minerva_cpu/payload__branch_target$97_21" BEL
        "minerva_cpu/payload__branch_target$97_20" BEL
        "minerva_cpu/payload__branch_target$97_19" BEL
        "minerva_cpu/payload__branch_target$97_18" BEL
        "minerva_cpu/payload__branch_target$97_17" BEL
        "minerva_cpu/payload__branch_target$97_16" BEL
        "minerva_cpu/payload__branch_target$97_15" BEL
        "minerva_cpu/payload__branch_target$97_14" BEL
        "minerva_cpu/payload__branch_target$97_13" BEL
        "minerva_cpu/payload__branch_target$97_12" BEL
        "minerva_cpu/payload__branch_target$97_11" BEL
        "minerva_cpu/payload__branch_target$97_10" BEL
        "minerva_cpu/payload__branch_target$97_9" BEL
        "minerva_cpu/payload__branch_target$97_8" BEL
        "minerva_cpu/payload__branch_target$97_7" BEL
        "minerva_cpu/payload__branch_target$97_6" BEL
        "minerva_cpu/payload__branch_target$97_5" BEL
        "minerva_cpu/payload__branch_target$97_4" BEL
        "minerva_cpu/payload__branch_target$97_3" BEL
        "minerva_cpu/payload__branch_target$97_2" BEL
        "minerva_cpu/payload__branch_target$97_1" BEL
        "minerva_cpu/payload__branch_target$97_0" BEL
        "minerva_cpu/payload__illegal$114" BEL
        "minerva_cpu/payload__ecall$117" BEL "minerva_cpu/payload__ebreak$119"
        BEL "minerva_cpu/payload__rd$121_4" BEL
        "minerva_cpu/payload__rd$121_3" BEL "minerva_cpu/payload__rd$121_2"
        BEL "minerva_cpu/payload__rd$121_1" BEL
        "minerva_cpu/payload__rd$121_0" BEL "minerva_cpu/payload__rd_we$123"
        BEL "minerva_cpu/payload__load$132" BEL
        "minerva_cpu/payload__funct3$127_2" BEL
        "minerva_cpu/payload__funct3$127_1" BEL
        "minerva_cpu/payload__funct3$127_0" BEL
        "minerva_cpu/payload__compare$137" BEL
        "minerva_cpu/payload__shift$130" BEL "minerva_cpu/payload__mret$153"
        BEL "minerva_cpu/payload__csr$147" BEL
        "minerva_cpu/payload__csr_adr$149_11" BEL
        "minerva_cpu/payload__csr_adr$149_10" BEL
        "minerva_cpu/payload__csr_adr$149_9" BEL
        "minerva_cpu/payload__csr_adr$149_8" BEL
        "minerva_cpu/payload__csr_adr$149_7" BEL
        "minerva_cpu/payload__csr_adr$149_6" BEL
        "minerva_cpu/payload__csr_adr$149_5" BEL
        "minerva_cpu/payload__csr_adr$149_4" BEL
        "minerva_cpu/payload__csr_adr$149_3" BEL
        "minerva_cpu/payload__csr_adr$149_2" BEL
        "minerva_cpu/payload__csr_adr$149_1" BEL
        "minerva_cpu/payload__csr_adr$149_0" BEL
        "minerva_cpu/payload__csr_we$151" BEL
        "minerva_cpu/payload__multiply$139" BEL
        "minerva_cpu/payload__divide$141" BEL
        "minerva_cpu/payload__illegal$73" BEL "minerva_cpu/payload__rd$74_4"
        BEL "minerva_cpu/payload__rd$74_3" BEL "minerva_cpu/payload__rd$74_2"
        BEL "minerva_cpu/payload__rd$74_1" BEL "minerva_cpu/payload__rd$74_0"
        BEL "minerva_cpu/payload__rs1$75_4" BEL
        "minerva_cpu/payload__rs1$75_3" BEL "minerva_cpu/payload__rs1$75_2"
        BEL "minerva_cpu/payload__rs1$75_1" BEL
        "minerva_cpu/payload__rs1$75_0" BEL "minerva_cpu/payload__rs1_re$77"
        BEL "minerva_cpu/payload__immediate$80_31" BEL
        "minerva_cpu/payload__immediate$80_30" BEL
        "minerva_cpu/payload__immediate$80_29" BEL
        "minerva_cpu/payload__immediate$80_28" BEL
        "minerva_cpu/payload__immediate$80_27" BEL
        "minerva_cpu/payload__immediate$80_26" BEL
        "minerva_cpu/payload__immediate$80_25" BEL
        "minerva_cpu/payload__immediate$80_24" BEL
        "minerva_cpu/payload__immediate$80_23" BEL
        "minerva_cpu/payload__immediate$80_22" BEL
        "minerva_cpu/payload__immediate$80_21" BEL
        "minerva_cpu/payload__immediate$80_20" BEL
        "minerva_cpu/payload__immediate$80_19" BEL
        "minerva_cpu/payload__immediate$80_18" BEL
        "minerva_cpu/payload__immediate$80_17" BEL
        "minerva_cpu/payload__immediate$80_16" BEL
        "minerva_cpu/payload__immediate$80_15" BEL
        "minerva_cpu/payload__immediate$80_14" BEL
        "minerva_cpu/payload__immediate$80_13" BEL
        "minerva_cpu/payload__immediate$80_12" BEL
        "minerva_cpu/payload__rd_we$76" BEL "minerva_cpu/payload__bypass_x$81"
        BEL "minerva_cpu/payload__bypass_m$82" BEL
        "minerva_cpu/payload__funct3$83_2" BEL
        "minerva_cpu/payload__funct3$83_1" BEL
        "minerva_cpu/payload__funct3$83_0" BEL "minerva_cpu/payload__load$84"
        BEL "minerva_cpu/payload__store$85" BEL
        "minerva_cpu/payload__adder$86" BEL
        "minerva_cpu/payload__adder_sub$87" BEL
        "minerva_cpu/payload__compare$95" BEL "minerva_cpu/payload__logic$88"
        BEL "minerva_cpu/payload__shift$91" BEL
        "minerva_cpu/payload__direction$92" BEL "minerva_cpu/payload__sext$93"
        BEL "minerva_cpu/payload__jump$94" BEL
        "minerva_cpu/payload__branch$96" BEL "minerva_cpu/payload__csr$99" BEL
        "minerva_cpu/payload__fence_i" BEL
        "minerva_cpu/payload__csr_adr$100_11" BEL
        "minerva_cpu/payload__csr_adr$100_10" BEL
        "minerva_cpu/payload__csr_adr$100_9" BEL
        "minerva_cpu/payload__csr_adr$100_8" BEL
        "minerva_cpu/payload__csr_adr$100_7" BEL
        "minerva_cpu/payload__csr_adr$100_6" BEL
        "minerva_cpu/payload__csr_adr$100_5" BEL
        "minerva_cpu/payload__csr_adr$100_4" BEL
        "minerva_cpu/payload__csr_adr$100_3" BEL
        "minerva_cpu/payload__csr_adr$100_2" BEL
        "minerva_cpu/payload__csr_we$101" BEL "minerva_cpu/payload__ecall$102"
        BEL "minerva_cpu/payload__ebreak$103" BEL
        "minerva_cpu/payload__mret$104" BEL "minerva_cpu/payload__multiply$89"
        BEL "minerva_cpu/payload__divide$90" BEL
        "minerva_cpu/payload__instruction$108_31" BEL
        "minerva_cpu/payload__instruction$108_30" BEL
        "minerva_cpu/payload__instruction$108_29" BEL
        "minerva_cpu/payload__instruction$108_28" BEL
        "minerva_cpu/payload__instruction$108_27" BEL
        "minerva_cpu/payload__instruction$108_26" BEL
        "minerva_cpu/payload__instruction$108_25" BEL
        "minerva_cpu/payload__instruction$108_24" BEL
        "minerva_cpu/payload__instruction$108_23" BEL
        "minerva_cpu/payload__instruction$108_22" BEL
        "minerva_cpu/payload__instruction$108_21" BEL
        "minerva_cpu/payload__instruction$108_20" BEL
        "minerva_cpu/payload__instruction$108_19" BEL
        "minerva_cpu/payload__instruction$108_18" BEL
        "minerva_cpu/payload__instruction$108_17" BEL
        "minerva_cpu/payload__instruction$108_16" BEL
        "minerva_cpu/payload__instruction$108_15" BEL
        "minerva_cpu/payload__instruction$108_6" BEL
        "minerva_cpu/payload__instruction$108_5" BEL
        "minerva_cpu/payload__instruction$108_4" BEL
        "minerva_cpu/payload__instruction$108_3" BEL
        "minerva_cpu/payload__instruction$108_2" BEL
        "minerva_cpu/payload__instruction$108_1" BEL
        "minerva_cpu/payload__instruction$108_0" BEL
        "minerva_cpu/payload__instruction$68_31" BEL
        "minerva_cpu/payload__instruction$68_30" BEL
        "minerva_cpu/payload__instruction$68_29" BEL
        "minerva_cpu/payload__instruction$68_28" BEL
        "minerva_cpu/payload__instruction$68_27" BEL
        "minerva_cpu/payload__instruction$68_26" BEL
        "minerva_cpu/payload__instruction$68_25" BEL
        "minerva_cpu/payload__instruction$68_24" BEL
        "minerva_cpu/payload__instruction$68_23" BEL
        "minerva_cpu/payload__instruction$68_22" BEL
        "minerva_cpu/payload__instruction$68_21" BEL
        "minerva_cpu/payload__instruction$68_20" BEL
        "minerva_cpu/payload__instruction$68_6" BEL
        "minerva_cpu/payload__instruction$68_5" BEL
        "minerva_cpu/payload__instruction$68_4" BEL
        "minerva_cpu/payload__instruction$68_3" BEL
        "minerva_cpu/payload__instruction$68_2" BEL
        "minerva_cpu/payload__instruction$68_1" BEL
        "minerva_cpu/payload__instruction$68_0" BEL
        "minerva_cpu/payload__pc$106_31" BEL "minerva_cpu/payload__pc$106_30"
        BEL "minerva_cpu/payload__pc$106_29" BEL
        "minerva_cpu/payload__pc$106_28" BEL "minerva_cpu/payload__pc$106_27"
        BEL "minerva_cpu/payload__pc$106_26" BEL
        "minerva_cpu/payload__pc$106_25" BEL "minerva_cpu/payload__pc$106_24"
        BEL "minerva_cpu/payload__pc$106_23" BEL
        "minerva_cpu/payload__pc$106_22" BEL "minerva_cpu/payload__pc$106_21"
        BEL "minerva_cpu/payload__pc$106_20" BEL
        "minerva_cpu/payload__pc$106_19" BEL "minerva_cpu/payload__pc$106_18"
        BEL "minerva_cpu/payload__pc$106_17" BEL
        "minerva_cpu/payload__pc$106_16" BEL "minerva_cpu/payload__pc$106_15"
        BEL "minerva_cpu/payload__pc$106_14" BEL
        "minerva_cpu/payload__pc$106_13" BEL "minerva_cpu/payload__pc$106_12"
        BEL "minerva_cpu/payload__pc$106_11" BEL
        "minerva_cpu/payload__pc$106_10" BEL "minerva_cpu/payload__pc$106_9"
        BEL "minerva_cpu/payload__pc$106_8" BEL
        "minerva_cpu/payload__pc$106_7" BEL "minerva_cpu/payload__pc$106_6"
        BEL "minerva_cpu/payload__pc$106_5" BEL
        "minerva_cpu/payload__pc$106_4" BEL "minerva_cpu/payload__pc$106_3"
        BEL "minerva_cpu/payload__pc$106_2" BEL
        "minerva_cpu/payload__branch_predict_taken$145" BEL
        "minerva_cpu/payload__pc$59_31" BEL "minerva_cpu/payload__pc$59_30"
        BEL "minerva_cpu/payload__pc$59_29" BEL
        "minerva_cpu/payload__pc$59_28" BEL "minerva_cpu/payload__pc$59_27"
        BEL "minerva_cpu/payload__pc$59_26" BEL
        "minerva_cpu/payload__pc$59_25" BEL "minerva_cpu/payload__pc$59_24"
        BEL "minerva_cpu/payload__pc$59_23" BEL
        "minerva_cpu/payload__pc$59_22" BEL "minerva_cpu/payload__pc$59_21"
        BEL "minerva_cpu/payload__pc$59_20" BEL
        "minerva_cpu/payload__pc$59_19" BEL "minerva_cpu/payload__pc$59_18"
        BEL "minerva_cpu/payload__pc$59_17" BEL
        "minerva_cpu/payload__pc$59_16" BEL "minerva_cpu/payload__pc$59_15"
        BEL "minerva_cpu/payload__pc$59_14" BEL
        "minerva_cpu/payload__pc$59_13" BEL "minerva_cpu/payload__pc$59_12"
        BEL "minerva_cpu/payload__pc$59_11" BEL
        "minerva_cpu/payload__pc$59_10" BEL "minerva_cpu/payload__pc$59_9" BEL
        "minerva_cpu/payload__pc$59_8" BEL "minerva_cpu/payload__pc$59_7" BEL
        "minerva_cpu/payload__pc$59_6" BEL "minerva_cpu/payload__pc$59_5" BEL
        "minerva_cpu/payload__pc$59_4" BEL "minerva_cpu/payload__pc$59_3" BEL
        "minerva_cpu/payload__pc$59_2" BEL
        "minerva_cpu/payload__instruction$62_31" BEL
        "minerva_cpu/payload__instruction$62_30" BEL
        "minerva_cpu/payload__instruction$62_29" BEL
        "minerva_cpu/payload__instruction$62_28" BEL
        "minerva_cpu/payload__instruction$62_27" BEL
        "minerva_cpu/payload__instruction$62_26" BEL
        "minerva_cpu/payload__instruction$62_25" BEL
        "minerva_cpu/payload__instruction$62_24" BEL
        "minerva_cpu/payload__instruction$62_23" BEL
        "minerva_cpu/payload__instruction$62_22" BEL
        "minerva_cpu/payload__instruction$62_21" BEL
        "minerva_cpu/payload__instruction$62_20" BEL
        "minerva_cpu/payload__instruction$62_19" BEL
        "minerva_cpu/payload__instruction$62_18" BEL
        "minerva_cpu/payload__instruction$62_17" BEL
        "minerva_cpu/payload__instruction$62_16" BEL
        "minerva_cpu/payload__instruction$62_15" BEL
        "minerva_cpu/payload__instruction$62_14" BEL
        "minerva_cpu/payload__instruction$62_13" BEL
        "minerva_cpu/payload__instruction$62_12" BEL
        "minerva_cpu/payload__instruction$62_11" BEL
        "minerva_cpu/payload__instruction$62_10" BEL
        "minerva_cpu/payload__instruction$62_9" BEL
        "minerva_cpu/payload__instruction$62_8" BEL
        "minerva_cpu/payload__instruction$62_7" BEL
        "minerva_cpu/payload__instruction$62_6" BEL
        "minerva_cpu/payload__instruction$62_5" BEL
        "minerva_cpu/payload__instruction$62_4" BEL
        "minerva_cpu/payload__instruction$62_3" BEL
        "minerva_cpu/payload__instruction$62_2" BEL
        "minerva_cpu/payload__instruction$62_1" BEL
        "minerva_cpu/payload__instruction$62_0" BEL
        "minerva_cpu/payload__pc$66_31" BEL "minerva_cpu/payload__pc$66_30"
        BEL "minerva_cpu/payload__pc$66_29" BEL
        "minerva_cpu/payload__pc$66_28" BEL "minerva_cpu/payload__pc$66_27"
        BEL "minerva_cpu/payload__pc$66_26" BEL
        "minerva_cpu/payload__pc$66_25" BEL "minerva_cpu/payload__pc$66_24"
        BEL "minerva_cpu/payload__pc$66_23" BEL
        "minerva_cpu/payload__pc$66_22" BEL "minerva_cpu/payload__pc$66_21"
        BEL "minerva_cpu/payload__pc$66_20" BEL
        "minerva_cpu/payload__pc$66_19" BEL "minerva_cpu/payload__pc$66_18"
        BEL "minerva_cpu/payload__pc$66_17" BEL
        "minerva_cpu/payload__pc$66_16" BEL "minerva_cpu/payload__pc$66_15"
        BEL "minerva_cpu/payload__pc$66_14" BEL
        "minerva_cpu/payload__pc$66_13" BEL "minerva_cpu/payload__pc$66_12"
        BEL "minerva_cpu/payload__pc$66_11" BEL
        "minerva_cpu/payload__pc$66_10" BEL "minerva_cpu/payload__pc$66_9" BEL
        "minerva_cpu/payload__pc$66_8" BEL "minerva_cpu/payload__pc$66_7" BEL
        "minerva_cpu/payload__pc$66_6" BEL "minerva_cpu/payload__pc$66_5" BEL
        "minerva_cpu/payload__pc$66_4" BEL "minerva_cpu/payload__pc$66_3" BEL
        "minerva_cpu/payload__pc$66_2" BEL
        "minerva_cpu/payload__load_data$167_31" BEL
        "minerva_cpu/payload__load_data$167_30" BEL
        "minerva_cpu/payload__load_data$167_29" BEL
        "minerva_cpu/payload__load_data$167_28" BEL
        "minerva_cpu/payload__load_data$167_27" BEL
        "minerva_cpu/payload__load_data$167_26" BEL
        "minerva_cpu/payload__load_data$167_25" BEL
        "minerva_cpu/payload__load_data$167_24" BEL
        "minerva_cpu/payload__load_data$167_23" BEL
        "minerva_cpu/payload__load_data$167_22" BEL
        "minerva_cpu/payload__load_data$167_21" BEL
        "minerva_cpu/payload__load_data$167_20" BEL
        "minerva_cpu/payload__load_data$167_19" BEL
        "minerva_cpu/payload__load_data$167_18" BEL
        "minerva_cpu/payload__load_data$167_17" BEL
        "minerva_cpu/payload__load_data$167_16" BEL
        "minerva_cpu/payload__load_data$167_15" BEL
        "minerva_cpu/payload__load_data$167_14" BEL
        "minerva_cpu/payload__load_data$167_13" BEL
        "minerva_cpu/payload__load_data$167_12" BEL
        "minerva_cpu/payload__load_data$167_11" BEL
        "minerva_cpu/payload__load_data$167_10" BEL
        "minerva_cpu/payload__load_data$167_9" BEL
        "minerva_cpu/payload__load_data$167_8" BEL
        "minerva_cpu/payload__load_data$167_7" BEL
        "minerva_cpu/payload__load_data$167_6" BEL
        "minerva_cpu/payload__load_data$167_5" BEL
        "minerva_cpu/payload__load_data$167_4" BEL
        "minerva_cpu/payload__load_data$167_3" BEL
        "minerva_cpu/payload__load_data$167_2" BEL
        "minerva_cpu/payload__load_data$167_1" BEL
        "minerva_cpu/payload__load_data$167_0" BEL
        "minerva_cpu/payload__bypass_m$125" BEL
        "minerva_cpu/payload__branch_taken" BEL "minerva_cpu/fetch/ibus__stb"
        BEL "minerva_cpu/fetch/ibus__adr_29" BEL
        "minerva_cpu/fetch/ibus__adr_28" BEL "minerva_cpu/fetch/ibus__adr_27"
        BEL "minerva_cpu/fetch/ibus__adr_26" BEL
        "minerva_cpu/fetch/ibus__adr_25" BEL "minerva_cpu/fetch/ibus__adr_24"
        BEL "minerva_cpu/fetch/ibus__adr_23" BEL
        "minerva_cpu/fetch/ibus__adr_22" BEL "minerva_cpu/fetch/ibus__adr_21"
        BEL "minerva_cpu/fetch/ibus__adr_20" BEL
        "minerva_cpu/fetch/ibus__adr_19" BEL "minerva_cpu/fetch/ibus__adr_18"
        BEL "minerva_cpu/fetch/ibus__adr_17" BEL
        "minerva_cpu/fetch/ibus__adr_16" BEL "minerva_cpu/fetch/ibus__adr_15"
        BEL "minerva_cpu/fetch/ibus__adr_14" BEL
        "minerva_cpu/fetch/ibus__adr_13" BEL "minerva_cpu/fetch/ibus__adr_12"
        BEL "minerva_cpu/fetch/ibus__adr_11" BEL
        "minerva_cpu/fetch/ibus__adr_10" BEL "minerva_cpu/fetch/ibus__adr_9"
        BEL "minerva_cpu/fetch/ibus__adr_8" BEL
        "minerva_cpu/fetch/ibus__adr_7" BEL "minerva_cpu/fetch/ibus__adr_6"
        BEL "minerva_cpu/fetch/ibus__adr_5" BEL
        "minerva_cpu/fetch/ibus__adr_4" BEL "minerva_cpu/fetch/ibus__adr_3"
        BEL "minerva_cpu/fetch/ibus__adr_2" BEL
        "minerva_cpu/fetch/ibus__adr_1" BEL "minerva_cpu/fetch/ibus__adr_0"
        BEL "minerva_cpu/fetch/ibus_rdata_31" BEL
        "minerva_cpu/fetch/ibus_rdata_30" BEL
        "minerva_cpu/fetch/ibus_rdata_29" BEL
        "minerva_cpu/fetch/ibus_rdata_28" BEL
        "minerva_cpu/fetch/ibus_rdata_27" BEL
        "minerva_cpu/fetch/ibus_rdata_26" BEL
        "minerva_cpu/fetch/ibus_rdata_25" BEL
        "minerva_cpu/fetch/ibus_rdata_24" BEL
        "minerva_cpu/fetch/ibus_rdata_23" BEL
        "minerva_cpu/fetch/ibus_rdata_22" BEL
        "minerva_cpu/fetch/ibus_rdata_21" BEL
        "minerva_cpu/fetch/ibus_rdata_20" BEL
        "minerva_cpu/fetch/ibus_rdata_19" BEL
        "minerva_cpu/fetch/ibus_rdata_18" BEL
        "minerva_cpu/fetch/ibus_rdata_17" BEL
        "minerva_cpu/fetch/ibus_rdata_16" BEL
        "minerva_cpu/fetch/ibus_rdata_15" BEL
        "minerva_cpu/fetch/ibus_rdata_14" BEL
        "minerva_cpu/fetch/ibus_rdata_13" BEL
        "minerva_cpu/fetch/ibus_rdata_12" BEL
        "minerva_cpu/fetch/ibus_rdata_11" BEL
        "minerva_cpu/fetch/ibus_rdata_10" BEL "minerva_cpu/fetch/ibus_rdata_9"
        BEL "minerva_cpu/fetch/ibus_rdata_8" BEL
        "minerva_cpu/fetch/ibus_rdata_7" BEL "minerva_cpu/fetch/ibus_rdata_6"
        BEL "minerva_cpu/fetch/ibus_rdata_5" BEL
        "minerva_cpu/fetch/ibus_rdata_4" BEL "minerva_cpu/fetch/ibus_rdata_3"
        BEL "minerva_cpu/fetch/ibus_rdata_2" BEL
        "minerva_cpu/fetch/ibus_rdata_1" BEL "minerva_cpu/fetch/ibus_rdata_0"
        BEL "minerva_cpu/loadstore/dbus__stb" BEL
        "minerva_cpu/loadstore/dbus__adr_29" BEL
        "minerva_cpu/loadstore/dbus__adr_28" BEL
        "minerva_cpu/loadstore/dbus__adr_27" BEL
        "minerva_cpu/loadstore/dbus__adr_26" BEL
        "minerva_cpu/loadstore/dbus__adr_25" BEL
        "minerva_cpu/loadstore/dbus__adr_24" BEL
        "minerva_cpu/loadstore/dbus__adr_23" BEL
        "minerva_cpu/loadstore/dbus__adr_22" BEL
        "minerva_cpu/loadstore/dbus__adr_21" BEL
        "minerva_cpu/loadstore/dbus__adr_20" BEL
        "minerva_cpu/loadstore/dbus__adr_19" BEL
        "minerva_cpu/loadstore/dbus__adr_18" BEL
        "minerva_cpu/loadstore/dbus__adr_17" BEL
        "minerva_cpu/loadstore/dbus__adr_16" BEL
        "minerva_cpu/loadstore/dbus__adr_15" BEL
        "minerva_cpu/loadstore/dbus__adr_14" BEL
        "minerva_cpu/loadstore/dbus__adr_13" BEL
        "minerva_cpu/loadstore/dbus__adr_12" BEL
        "minerva_cpu/loadstore/dbus__adr_11" BEL
        "minerva_cpu/loadstore/dbus__adr_10" BEL
        "minerva_cpu/loadstore/dbus__adr_9" BEL
        "minerva_cpu/loadstore/dbus__adr_8" BEL
        "minerva_cpu/loadstore/dbus__adr_7" BEL
        "minerva_cpu/loadstore/dbus__adr_6" BEL
        "minerva_cpu/loadstore/dbus__adr_5" BEL
        "minerva_cpu/loadstore/dbus__adr_4" BEL
        "minerva_cpu/loadstore/dbus__adr_3" BEL
        "minerva_cpu/loadstore/dbus__adr_2" BEL
        "minerva_cpu/loadstore/dbus__adr_1" BEL
        "minerva_cpu/loadstore/dbus__adr_0" BEL
        "minerva_cpu/loadstore/dbus__sel_3" BEL
        "minerva_cpu/loadstore/dbus__sel_2" BEL
        "minerva_cpu/loadstore/dbus__sel_1" BEL
        "minerva_cpu/loadstore/dbus__sel_0" BEL
        "minerva_cpu/loadstore/dbus__dat_w_31" BEL
        "minerva_cpu/loadstore/dbus__dat_w_30" BEL
        "minerva_cpu/loadstore/dbus__dat_w_29" BEL
        "minerva_cpu/loadstore/dbus__dat_w_28" BEL
        "minerva_cpu/loadstore/dbus__dat_w_27" BEL
        "minerva_cpu/loadstore/dbus__dat_w_26" BEL
        "minerva_cpu/loadstore/dbus__dat_w_25" BEL
        "minerva_cpu/loadstore/dbus__dat_w_24" BEL
        "minerva_cpu/loadstore/dbus__dat_w_23" BEL
        "minerva_cpu/loadstore/dbus__dat_w_22" BEL
        "minerva_cpu/loadstore/dbus__dat_w_21" BEL
        "minerva_cpu/loadstore/dbus__dat_w_20" BEL
        "minerva_cpu/loadstore/dbus__dat_w_19" BEL
        "minerva_cpu/loadstore/dbus__dat_w_18" BEL
        "minerva_cpu/loadstore/dbus__dat_w_17" BEL
        "minerva_cpu/loadstore/dbus__dat_w_16" BEL
        "minerva_cpu/loadstore/dbus__dat_w_15" BEL
        "minerva_cpu/loadstore/dbus__dat_w_14" BEL
        "minerva_cpu/loadstore/dbus__dat_w_13" BEL
        "minerva_cpu/loadstore/dbus__dat_w_12" BEL
        "minerva_cpu/loadstore/dbus__dat_w_11" BEL
        "minerva_cpu/loadstore/dbus__dat_w_10" BEL
        "minerva_cpu/loadstore/dbus__dat_w_9" BEL
        "minerva_cpu/loadstore/dbus__dat_w_8" BEL
        "minerva_cpu/loadstore/dbus__dat_w_7" BEL
        "minerva_cpu/loadstore/dbus__dat_w_6" BEL
        "minerva_cpu/loadstore/dbus__dat_w_5" BEL
        "minerva_cpu/loadstore/dbus__dat_w_4" BEL
        "minerva_cpu/loadstore/dbus__dat_w_3" BEL
        "minerva_cpu/loadstore/dbus__dat_w_2" BEL
        "minerva_cpu/loadstore/dbus__dat_w_1" BEL
        "minerva_cpu/loadstore/dbus__dat_w_0" BEL
        "minerva_cpu/loadstore/m_load_data_31" BEL
        "minerva_cpu/loadstore/m_load_data_30" BEL
        "minerva_cpu/loadstore/m_load_data_29" BEL
        "minerva_cpu/loadstore/m_load_data_28" BEL
        "minerva_cpu/loadstore/m_load_data_27" BEL
        "minerva_cpu/loadstore/m_load_data_26" BEL
        "minerva_cpu/loadstore/m_load_data_25" BEL
        "minerva_cpu/loadstore/m_load_data_24" BEL
        "minerva_cpu/loadstore/m_load_data_23" BEL
        "minerva_cpu/loadstore/m_load_data_22" BEL
        "minerva_cpu/loadstore/m_load_data_21" BEL
        "minerva_cpu/loadstore/m_load_data_20" BEL
        "minerva_cpu/loadstore/m_load_data_19" BEL
        "minerva_cpu/loadstore/m_load_data_18" BEL
        "minerva_cpu/loadstore/m_load_data_17" BEL
        "minerva_cpu/loadstore/m_load_data_16" BEL
        "minerva_cpu/loadstore/m_load_data_15" BEL
        "minerva_cpu/loadstore/m_load_data_14" BEL
        "minerva_cpu/loadstore/m_load_data_13" BEL
        "minerva_cpu/loadstore/m_load_data_12" BEL
        "minerva_cpu/loadstore/m_load_data_11" BEL
        "minerva_cpu/loadstore/m_load_data_10" BEL
        "minerva_cpu/loadstore/m_load_data_9" BEL
        "minerva_cpu/loadstore/m_load_data_8" BEL
        "minerva_cpu/loadstore/m_load_data_7" BEL
        "minerva_cpu/loadstore/m_load_data_6" BEL
        "minerva_cpu/loadstore/m_load_data_5" BEL
        "minerva_cpu/loadstore/m_load_data_4" BEL
        "minerva_cpu/loadstore/m_load_data_3" BEL
        "minerva_cpu/loadstore/m_load_data_2" BEL
        "minerva_cpu/loadstore/m_load_data_1" BEL
        "minerva_cpu/loadstore/m_load_data_0" BEL
        "minerva_cpu/exception/r__value$18_31" BEL
        "minerva_cpu/exception/r__value$18_30" BEL
        "minerva_cpu/exception/r__value$18_29" BEL
        "minerva_cpu/exception/r__value$18_28" BEL
        "minerva_cpu/exception/r__value$18_27" BEL
        "minerva_cpu/exception/r__value$18_26" BEL
        "minerva_cpu/exception/r__value$18_25" BEL
        "minerva_cpu/exception/r__value$18_24" BEL
        "minerva_cpu/exception/r__value$18_23" BEL
        "minerva_cpu/exception/r__value$18_22" BEL
        "minerva_cpu/exception/r__value$18_21" BEL
        "minerva_cpu/exception/r__value$18_20" BEL
        "minerva_cpu/exception/r__value$18_19" BEL
        "minerva_cpu/exception/r__value$18_18" BEL
        "minerva_cpu/exception/r__value$18_17" BEL
        "minerva_cpu/exception/r__value$18_16" BEL
        "minerva_cpu/exception/r__value$18_15" BEL
        "minerva_cpu/exception/r__value$18_14" BEL
        "minerva_cpu/exception/r__value$18_13" BEL
        "minerva_cpu/exception/r__value$18_12" BEL
        "minerva_cpu/exception/r__value$18_11" BEL
        "minerva_cpu/exception/r__value$18_10" BEL
        "minerva_cpu/exception/r__value$18_9" BEL
        "minerva_cpu/exception/r__value$18_8" BEL
        "minerva_cpu/exception/r__value$18_7" BEL
        "minerva_cpu/exception/r__value$18_6" BEL
        "minerva_cpu/exception/r__value$18_5" BEL
        "minerva_cpu/exception/r__value$18_4" BEL
        "minerva_cpu/exception/r__value$18_3" BEL
        "minerva_cpu/exception/r__value$18_2" BEL
        "minerva_cpu/exception/r__value$18_1" BEL
        "minerva_cpu/exception/r__value$18_0" BEL
        "minerva_cpu/exception/r__ecode_30" BEL
        "minerva_cpu/exception/r__ecode_29" BEL
        "minerva_cpu/exception/r__ecode_28" BEL
        "minerva_cpu/exception/r__ecode_27" BEL
        "minerva_cpu/exception/r__ecode_26" BEL
        "minerva_cpu/exception/r__ecode_25" BEL
        "minerva_cpu/exception/r__ecode_24" BEL
        "minerva_cpu/exception/r__ecode_23" BEL
        "minerva_cpu/exception/r__ecode_22" BEL
        "minerva_cpu/exception/r__ecode_21" BEL
        "minerva_cpu/exception/r__ecode_20" BEL
        "minerva_cpu/exception/r__ecode_19" BEL
        "minerva_cpu/exception/r__ecode_18" BEL
        "minerva_cpu/exception/r__ecode_17" BEL
        "minerva_cpu/exception/r__ecode_16" BEL
        "minerva_cpu/exception/r__ecode_15" BEL
        "minerva_cpu/exception/r__ecode_14" BEL
        "minerva_cpu/exception/r__ecode_13" BEL
        "minerva_cpu/exception/r__ecode_12" BEL
        "minerva_cpu/exception/r__ecode_11" BEL
        "minerva_cpu/exception/r__ecode_10" BEL
        "minerva_cpu/exception/r__ecode_9" BEL
        "minerva_cpu/exception/r__ecode_8" BEL
        "minerva_cpu/exception/r__ecode_7" BEL
        "minerva_cpu/exception/r__ecode_6" BEL
        "minerva_cpu/exception/r__ecode_5" BEL
        "minerva_cpu/exception/r__ecode_4" BEL
        "minerva_cpu/exception/r__ecode_3" BEL
        "minerva_cpu/exception/r__ecode_2" BEL
        "minerva_cpu/exception/r__ecode_1" BEL
        "minerva_cpu/exception/r__ecode_0" BEL
        "minerva_cpu/exception/r__interrupt" BEL
        "minerva_cpu/exception/r__base$1_29" BEL
        "minerva_cpu/exception/r__base$1_28" BEL
        "minerva_cpu/exception/r__base$1_27" BEL
        "minerva_cpu/exception/r__base$1_26" BEL
        "minerva_cpu/exception/r__base$1_25" BEL
        "minerva_cpu/exception/r__base$1_24" BEL
        "minerva_cpu/exception/r__base$1_23" BEL
        "minerva_cpu/exception/r__base$1_22" BEL
        "minerva_cpu/exception/r__base$1_21" BEL
        "minerva_cpu/exception/r__base$1_20" BEL
        "minerva_cpu/exception/r__base$1_19" BEL
        "minerva_cpu/exception/r__base$1_18" BEL
        "minerva_cpu/exception/r__base$1_17" BEL
        "minerva_cpu/exception/r__base$1_16" BEL
        "minerva_cpu/exception/r__base$1_15" BEL
        "minerva_cpu/exception/r__base$1_14" BEL
        "minerva_cpu/exception/r__base$1_13" BEL
        "minerva_cpu/exception/r__base$1_12" BEL
        "minerva_cpu/exception/r__base$1_11" BEL
        "minerva_cpu/exception/r__base$1_10" BEL
        "minerva_cpu/exception/r__base$1_9" BEL
        "minerva_cpu/exception/r__base$1_8" BEL
        "minerva_cpu/exception/r__base$1_7" BEL
        "minerva_cpu/exception/r__base$1_6" BEL
        "minerva_cpu/exception/r__base$1_5" BEL
        "minerva_cpu/exception/r__base$1_4" BEL
        "minerva_cpu/exception/r__base$1_3" BEL
        "minerva_cpu/exception/r__base$1_2" BEL
        "minerva_cpu/exception/r__base$1_1" BEL
        "minerva_cpu/exception/r__base$1_0" BEL "minerva_cpu/exception/r__mie"
        BEL "minerva_cpu/exception/r__sd" BEL "minerva_cpu/exception/r__tw"
        BEL "minerva_cpu/exception/r__tvm" BEL "minerva_cpu/exception/r__tsr"
        BEL "minerva_cpu/exception/r__mxr" BEL "minerva_cpu/exception/r__sum"
        BEL "minerva_cpu/exception/r__spp" BEL "minerva_cpu/exception/r__mprv"
        BEL "minerva_cpu/exception/r__spie" BEL "minerva_cpu/exception/r__sie"
        BEL "minerva_cpu/exception/r__upie" BEL "minerva_cpu/exception/r__uie"
        BEL "minerva_cpu/exception/r__meie" BEL
        "minerva_cpu/exception/r__seie" BEL "minerva_cpu/exception/r__ueie"
        BEL "minerva_cpu/exception/r__mtie" BEL
        "minerva_cpu/exception/r__utie" BEL "minerva_cpu/exception/r__msie"
        BEL "minerva_cpu/exception/r__stie" BEL
        "minerva_cpu/exception/r__ssie" BEL "minerva_cpu/exception/r__usie"
        BEL "minerva_cpu/exception/r__seip" BEL
        "minerva_cpu/exception/r__ueip" BEL "minerva_cpu/exception/r__stip"
        BEL "minerva_cpu/exception/r__ssip" BEL
        "minerva_cpu/exception/r__utip" BEL "minerva_cpu/exception/r__usip"
        BEL "minerva_cpu/exception/r__meip" BEL
        "minerva_cpu/exception/r__value$24_31" BEL
        "minerva_cpu/exception/r__value$24_30" BEL
        "minerva_cpu/exception/r__value$24_29" BEL
        "minerva_cpu/exception/r__value$24_28" BEL
        "minerva_cpu/exception/r__value$24_27" BEL
        "minerva_cpu/exception/r__value$24_26" BEL
        "minerva_cpu/exception/r__value$24_25" BEL
        "minerva_cpu/exception/r__value$24_24" BEL
        "minerva_cpu/exception/r__value$24_23" BEL
        "minerva_cpu/exception/r__value$24_22" BEL
        "minerva_cpu/exception/r__value$24_21" BEL
        "minerva_cpu/exception/r__value$24_20" BEL
        "minerva_cpu/exception/r__value$24_19" BEL
        "minerva_cpu/exception/r__value$24_18" BEL
        "minerva_cpu/exception/r__value$24_17" BEL
        "minerva_cpu/exception/r__value$24_16" BEL
        "minerva_cpu/exception/r__value$24_15" BEL
        "minerva_cpu/exception/r__value$24_14" BEL
        "minerva_cpu/exception/r__value$24_13" BEL
        "minerva_cpu/exception/r__value$24_12" BEL
        "minerva_cpu/exception/r__value$24_11" BEL
        "minerva_cpu/exception/r__value$24_10" BEL
        "minerva_cpu/exception/r__value$24_9" BEL
        "minerva_cpu/exception/r__value$24_8" BEL
        "minerva_cpu/exception/r__value$24_7" BEL
        "minerva_cpu/exception/r__value$24_6" BEL
        "minerva_cpu/exception/r__value$24_5" BEL
        "minerva_cpu/exception/r__value$24_4" BEL
        "minerva_cpu/exception/r__value$24_3" BEL
        "minerva_cpu/exception/r__value$24_2" BEL
        "minerva_cpu/exception/r__value$24_1" BEL
        "minerva_cpu/exception/r__value$24_0" BEL
        "minerva_cpu/exception/r__base_29" BEL
        "minerva_cpu/exception/r__base_28" BEL
        "minerva_cpu/exception/r__base_27" BEL
        "minerva_cpu/exception/r__base_26" BEL
        "minerva_cpu/exception/r__base_25" BEL
        "minerva_cpu/exception/r__base_24" BEL
        "minerva_cpu/exception/r__base_23" BEL
        "minerva_cpu/exception/r__base_22" BEL
        "minerva_cpu/exception/r__base_21" BEL
        "minerva_cpu/exception/r__base_20" BEL
        "minerva_cpu/exception/r__base_19" BEL
        "minerva_cpu/exception/r__base_18" BEL
        "minerva_cpu/exception/r__base_17" BEL
        "minerva_cpu/exception/r__base_16" BEL
        "minerva_cpu/exception/r__base_15" BEL
        "minerva_cpu/exception/r__base_14" BEL
        "minerva_cpu/exception/r__base_13" BEL
        "minerva_cpu/exception/r__base_12" BEL
        "minerva_cpu/exception/r__base_11" BEL
        "minerva_cpu/exception/r__base_10" BEL
        "minerva_cpu/exception/r__base_9" BEL
        "minerva_cpu/exception/r__base_8" BEL
        "minerva_cpu/exception/r__base_7" BEL
        "minerva_cpu/exception/r__base_6" BEL
        "minerva_cpu/exception/r__base_5" BEL
        "minerva_cpu/exception/r__base_4" BEL
        "minerva_cpu/exception/r__base_3" BEL
        "minerva_cpu/exception/r__base_2" BEL
        "minerva_cpu/exception/r__base_1" BEL
        "minerva_cpu/exception/r__base_0" BEL
        "minerva_cpu/exception/r__mode_1" BEL
        "minerva_cpu/exception/r__mode_0" BEL
        "minerva_cpu/exception/r__value_31" BEL
        "minerva_cpu/exception/r__value_30" BEL
        "minerva_cpu/exception/r__value_29" BEL
        "minerva_cpu/exception/r__value_28" BEL
        "minerva_cpu/exception/r__value_27" BEL
        "minerva_cpu/exception/r__value_26" BEL
        "minerva_cpu/exception/r__value_25" BEL
        "minerva_cpu/exception/r__value_24" BEL
        "minerva_cpu/exception/r__value_23" BEL
        "minerva_cpu/exception/r__value_22" BEL
        "minerva_cpu/exception/r__value_21" BEL
        "minerva_cpu/exception/r__value_20" BEL
        "minerva_cpu/exception/r__value_19" BEL
        "minerva_cpu/exception/r__value_18" BEL
        "minerva_cpu/exception/r__value_17" BEL
        "minerva_cpu/exception/r__value_16" BEL
        "minerva_cpu/exception/r__value_15" BEL
        "minerva_cpu/exception/r__value_14" BEL
        "minerva_cpu/exception/r__value_13" BEL
        "minerva_cpu/exception/r__value_12" BEL
        "minerva_cpu/exception/r__value_11" BEL
        "minerva_cpu/exception/r__value_10" BEL
        "minerva_cpu/exception/r__value_9" BEL
        "minerva_cpu/exception/r__value_8" BEL
        "minerva_cpu/exception/r__value_7" BEL
        "minerva_cpu/exception/r__value_6" BEL
        "minerva_cpu/exception/r__value_5" BEL
        "minerva_cpu/exception/r__value_4" BEL
        "minerva_cpu/exception/r__value_3" BEL
        "minerva_cpu/exception/r__value_2" BEL
        "minerva_cpu/exception/r__value_1" BEL
        "minerva_cpu/exception/r__value_0" BEL
        "minerva_cpu/exception/r__mxl_1" BEL "minerva_cpu/exception/r__mxl_0"
        BEL "minerva_cpu/exception/r__extensions_25" BEL
        "minerva_cpu/exception/r__extensions_24" BEL
        "minerva_cpu/exception/r__extensions_23" BEL
        "minerva_cpu/exception/r__extensions_22" BEL
        "minerva_cpu/exception/r__extensions_21" BEL
        "minerva_cpu/exception/r__extensions_20" BEL
        "minerva_cpu/exception/r__extensions_19" BEL
        "minerva_cpu/exception/r__extensions_18" BEL
        "minerva_cpu/exception/r__extensions_17" BEL
        "minerva_cpu/exception/r__extensions_16" BEL
        "minerva_cpu/exception/r__extensions_15" BEL
        "minerva_cpu/exception/r__extensions_14" BEL
        "minerva_cpu/exception/r__extensions_13" BEL
        "minerva_cpu/exception/r__extensions_12" BEL
        "minerva_cpu/exception/r__extensions_11" BEL
        "minerva_cpu/exception/r__extensions_10" BEL
        "minerva_cpu/exception/r__extensions_9" BEL
        "minerva_cpu/exception/r__extensions_8" BEL
        "minerva_cpu/exception/r__extensions_7" BEL
        "minerva_cpu/exception/r__extensions_6" BEL
        "minerva_cpu/exception/r__extensions_5" BEL
        "minerva_cpu/exception/r__extensions_4" BEL
        "minerva_cpu/exception/r__extensions_3" BEL
        "minerva_cpu/exception/r__extensions_2" BEL
        "minerva_cpu/exception/r__extensions_1" BEL
        "minerva_cpu/exception/r__extensions_0" BEL
        "minerva_cpu/exception/r__xs_1" BEL "minerva_cpu/exception/r__xs_0"
        BEL "minerva_cpu/exception/r__fs_1" BEL
        "minerva_cpu/exception/r__fs_0" BEL "minerva_cpu/exception/r__mpp_1"
        BEL "minerva_cpu/exception/r__mpp_0" BEL
        "minerva_cpu/divider/remainder_31" BEL
        "minerva_cpu/divider/remainder_30" BEL
        "minerva_cpu/divider/remainder_29" BEL
        "minerva_cpu/divider/remainder_28" BEL
        "minerva_cpu/divider/remainder_27" BEL
        "minerva_cpu/divider/remainder_26" BEL
        "minerva_cpu/divider/remainder_25" BEL
        "minerva_cpu/divider/remainder_24" BEL
        "minerva_cpu/divider/remainder_23" BEL
        "minerva_cpu/divider/remainder_22" BEL
        "minerva_cpu/divider/remainder_21" BEL
        "minerva_cpu/divider/remainder_20" BEL
        "minerva_cpu/divider/remainder_19" BEL
        "minerva_cpu/divider/remainder_18" BEL
        "minerva_cpu/divider/remainder_17" BEL
        "minerva_cpu/divider/remainder_16" BEL
        "minerva_cpu/divider/remainder_15" BEL
        "minerva_cpu/divider/remainder_14" BEL
        "minerva_cpu/divider/remainder_13" BEL
        "minerva_cpu/divider/remainder_12" BEL
        "minerva_cpu/divider/remainder_11" BEL
        "minerva_cpu/divider/remainder_10" BEL
        "minerva_cpu/divider/remainder_9" BEL
        "minerva_cpu/divider/remainder_8" BEL
        "minerva_cpu/divider/remainder_7" BEL
        "minerva_cpu/divider/remainder_6" BEL
        "minerva_cpu/divider/remainder_5" BEL
        "minerva_cpu/divider/remainder_4" BEL
        "minerva_cpu/divider/remainder_3" BEL
        "minerva_cpu/divider/remainder_2" BEL
        "minerva_cpu/divider/remainder_1" BEL
        "minerva_cpu/divider/remainder_0" BEL
        "minerva_cpu/divider/quotient_31" BEL
        "minerva_cpu/divider/quotient_30" BEL
        "minerva_cpu/divider/quotient_29" BEL
        "minerva_cpu/divider/quotient_28" BEL
        "minerva_cpu/divider/quotient_27" BEL
        "minerva_cpu/divider/quotient_26" BEL
        "minerva_cpu/divider/quotient_25" BEL
        "minerva_cpu/divider/quotient_24" BEL
        "minerva_cpu/divider/quotient_23" BEL
        "minerva_cpu/divider/quotient_22" BEL
        "minerva_cpu/divider/quotient_21" BEL
        "minerva_cpu/divider/quotient_20" BEL
        "minerva_cpu/divider/quotient_19" BEL
        "minerva_cpu/divider/quotient_18" BEL
        "minerva_cpu/divider/quotient_17" BEL
        "minerva_cpu/divider/quotient_16" BEL
        "minerva_cpu/divider/quotient_15" BEL
        "minerva_cpu/divider/quotient_14" BEL
        "minerva_cpu/divider/quotient_13" BEL
        "minerva_cpu/divider/quotient_12" BEL
        "minerva_cpu/divider/quotient_11" BEL
        "minerva_cpu/divider/quotient_10" BEL "minerva_cpu/divider/quotient_9"
        BEL "minerva_cpu/divider/quotient_8" BEL
        "minerva_cpu/divider/quotient_7" BEL "minerva_cpu/divider/quotient_6"
        BEL "minerva_cpu/divider/quotient_5" BEL
        "minerva_cpu/divider/quotient_4" BEL "minerva_cpu/divider/quotient_3"
        BEL "minerva_cpu/divider/quotient_2" BEL
        "minerva_cpu/divider/quotient_1" BEL "minerva_cpu/divider/quotient_0"
        BEL "minerva_cpu/divider/divisor_31" BEL
        "minerva_cpu/divider/divisor_30" BEL "minerva_cpu/divider/divisor_29"
        BEL "minerva_cpu/divider/divisor_28" BEL
        "minerva_cpu/divider/divisor_27" BEL "minerva_cpu/divider/divisor_26"
        BEL "minerva_cpu/divider/divisor_25" BEL
        "minerva_cpu/divider/divisor_24" BEL "minerva_cpu/divider/divisor_23"
        BEL "minerva_cpu/divider/divisor_22" BEL
        "minerva_cpu/divider/divisor_21" BEL "minerva_cpu/divider/divisor_20"
        BEL "minerva_cpu/divider/divisor_19" BEL
        "minerva_cpu/divider/divisor_18" BEL "minerva_cpu/divider/divisor_17"
        BEL "minerva_cpu/divider/divisor_16" BEL
        "minerva_cpu/divider/divisor_15" BEL "minerva_cpu/divider/divisor_14"
        BEL "minerva_cpu/divider/divisor_13" BEL
        "minerva_cpu/divider/divisor_12" BEL "minerva_cpu/divider/divisor_11"
        BEL "minerva_cpu/divider/divisor_10" BEL
        "minerva_cpu/divider/divisor_9" BEL "minerva_cpu/divider/divisor_8"
        BEL "minerva_cpu/divider/divisor_7" BEL
        "minerva_cpu/divider/divisor_6" BEL "minerva_cpu/divider/divisor_5"
        BEL "minerva_cpu/divider/divisor_4" BEL
        "minerva_cpu/divider/divisor_3" BEL "minerva_cpu/divider/divisor_2"
        BEL "minerva_cpu/divider/divisor_1" BEL
        "minerva_cpu/divider/divisor_0" BEL "minerva_cpu/divider/timer_5" BEL
        "minerva_cpu/divider/timer_4" BEL "minerva_cpu/divider/timer_3" BEL
        "minerva_cpu/divider/timer_2" BEL "minerva_cpu/divider/timer_1" BEL
        "minerva_cpu/divider/timer_0" BEL "minerva_cpu/divider/m_modulus" BEL
        "minerva_cpu/divider/m_negative" BEL
        "minerva_cpu/multiplier/Mmult_$214_0" BEL
        "minerva_cpu/multiplier/Mmult_$214_1" BEL
        "minerva_cpu/multiplier/Mmult_$214_2" BEL
        "minerva_cpu/multiplier/Mmult_$214_3" BEL
        "minerva_cpu/multiplier/Mmult_$214_4" BEL
        "minerva_cpu/multiplier/Mmult_$214_5" BEL
        "minerva_cpu/multiplier/Mmult_$214_6" BEL
        "minerva_cpu/multiplier/Mmult_$214_7" BEL
        "minerva_cpu/multiplier/Mmult_$214_8" BEL
        "minerva_cpu/multiplier/Mmult_$214_9" BEL
        "minerva_cpu/multiplier/Mmult_$214_10" BEL
        "minerva_cpu/multiplier/Mmult_$214_11" BEL
        "minerva_cpu/multiplier/Mmult_$214_12" BEL
        "minerva_cpu/multiplier/Mmult_$214_13" BEL
        "minerva_cpu/multiplier/Mmult_$214_14" BEL
        "minerva_cpu/multiplier/Mmult_$214_15" BEL
        "minerva_cpu/multiplier/Mmult_$214_16" BEL
        "minerva_cpu/multiplier/Mmult_$215_0" BEL
        "minerva_cpu/multiplier/Mmult_$215_1" BEL
        "minerva_cpu/multiplier/Mmult_$215_2" BEL
        "minerva_cpu/multiplier/Mmult_$215_3" BEL
        "minerva_cpu/multiplier/Mmult_$215_4" BEL
        "minerva_cpu/multiplier/Mmult_$215_5" BEL
        "minerva_cpu/multiplier/Mmult_$215_6" BEL
        "minerva_cpu/multiplier/Mmult_$215_7" BEL
        "minerva_cpu/multiplier/Mmult_$215_8" BEL
        "minerva_cpu/multiplier/Mmult_$215_9" BEL
        "minerva_cpu/multiplier/Mmult_$215_10" BEL
        "minerva_cpu/multiplier/Mmult_$215_11" BEL
        "minerva_cpu/multiplier/Mmult_$215_12" BEL
        "minerva_cpu/multiplier/Mmult_$215_13" BEL
        "minerva_cpu/multiplier/Mmult_$215_14" BEL
        "minerva_cpu/multiplier/Mmult_$215_15" BEL
        "minerva_cpu/multiplier/Mmult_$215_16" PIN
        "minerva_cpu/multiplier/Mmult_$212_pins<110>" PIN
        "minerva_cpu/multiplier/Mmult_$21_pins<110>" BEL
        "minerva_cpu/multiplier/w_result_31" BEL
        "minerva_cpu/multiplier/w_result_30" BEL
        "minerva_cpu/multiplier/w_result_29" BEL
        "minerva_cpu/multiplier/w_result_28" BEL
        "minerva_cpu/multiplier/w_result_27" BEL
        "minerva_cpu/multiplier/w_result_26" BEL
        "minerva_cpu/multiplier/w_result_25" BEL
        "minerva_cpu/multiplier/w_result_24" BEL
        "minerva_cpu/multiplier/w_result_23" BEL
        "minerva_cpu/multiplier/w_result_22" BEL
        "minerva_cpu/multiplier/w_result_21" BEL
        "minerva_cpu/multiplier/w_result_20" BEL
        "minerva_cpu/multiplier/w_result_19" BEL
        "minerva_cpu/multiplier/w_result_18" BEL
        "minerva_cpu/multiplier/w_result_17" BEL
        "minerva_cpu/multiplier/w_result_16" BEL
        "minerva_cpu/multiplier/w_result_15" BEL
        "minerva_cpu/multiplier/w_result_14" BEL
        "minerva_cpu/multiplier/w_result_13" BEL
        "minerva_cpu/multiplier/w_result_12" BEL
        "minerva_cpu/multiplier/w_result_11" BEL
        "minerva_cpu/multiplier/w_result_10" BEL
        "minerva_cpu/multiplier/w_result_9" BEL
        "minerva_cpu/multiplier/w_result_8" BEL
        "minerva_cpu/multiplier/w_result_7" BEL
        "minerva_cpu/multiplier/w_result_6" BEL
        "minerva_cpu/multiplier/w_result_5" BEL
        "minerva_cpu/multiplier/w_result_4" BEL
        "minerva_cpu/multiplier/w_result_3" BEL
        "minerva_cpu/multiplier/w_result_2" BEL
        "minerva_cpu/multiplier/w_result_1" BEL
        "minerva_cpu/multiplier/w_result_0" BEL "minerva_cpu/multiplier/m_low"
        BEL "minerva_cpu/shifter/m_result$9_31" BEL
        "minerva_cpu/shifter/m_result$9_30" BEL
        "minerva_cpu/shifter/m_result$9_29" BEL
        "minerva_cpu/shifter/m_result$9_28" BEL
        "minerva_cpu/shifter/m_result$9_27" BEL
        "minerva_cpu/shifter/m_result$9_26" BEL
        "minerva_cpu/shifter/m_result$9_25" BEL
        "minerva_cpu/shifter/m_result$9_24" BEL
        "minerva_cpu/shifter/m_result$9_23" BEL
        "minerva_cpu/shifter/m_result$9_22" BEL
        "minerva_cpu/shifter/m_result$9_21" BEL
        "minerva_cpu/shifter/m_result$9_20" BEL
        "minerva_cpu/shifter/m_result$9_19" BEL
        "minerva_cpu/shifter/m_result$9_18" BEL
        "minerva_cpu/shifter/m_result$9_17" BEL
        "minerva_cpu/shifter/m_result$9_16" BEL
        "minerva_cpu/shifter/m_result$9_15" BEL
        "minerva_cpu/shifter/m_result$9_14" BEL
        "minerva_cpu/shifter/m_result$9_13" BEL
        "minerva_cpu/shifter/m_result$9_12" BEL
        "minerva_cpu/shifter/m_result$9_11" BEL
        "minerva_cpu/shifter/m_result$9_10" BEL
        "minerva_cpu/shifter/m_result$9_9" BEL
        "minerva_cpu/shifter/m_result$9_8" BEL
        "minerva_cpu/shifter/m_result$9_7" BEL
        "minerva_cpu/shifter/m_result$9_6" BEL
        "minerva_cpu/shifter/m_result$9_5" BEL
        "minerva_cpu/shifter/m_result$9_4" BEL
        "minerva_cpu/shifter/m_result$9_3" BEL
        "minerva_cpu/shifter/m_result$9_2" BEL
        "minerva_cpu/shifter/m_result$9_1" BEL
        "minerva_cpu/shifter/m_result$9_0" BEL
        "minerva_cpu/shifter/m_direction" BEL
        "soc_basesoc_sdram_cmd_payload_ras" BEL
        "soc_basesoc_sdram_cmd_payload_we" BEL "soc_opsis_i2c_data_drv" BEL
        "soc_basesoc_zero_pending" BEL "vns_wb2csr_state" BEL
        "soc_suart_rx_busy" BEL "soc_suart_tx_busy" BEL "soc_suart_tx_pending"
        BEL "soc_suart_rx_pending" BEL "soc_spiflash_dq_oe" BEL
        "soc_suart_rx_fifo_readable" BEL "soc_spiflash_cs_n" BEL
        "soc_spiflash_bus_ack" BEL
        "soc_basesoc_sdram_bankmachine0_trascon_ready" BEL
        "soc_basesoc_sdram_bankmachine0_twtpcon_ready" BEL
        "soc_basesoc_sdram_bankmachine0_trccon_ready" BEL
        "soc_basesoc_sdram_bankmachine1_trccon_ready" BEL
        "soc_basesoc_sdram_bankmachine1_twtpcon_ready" BEL
        "soc_basesoc_sdram_bankmachine2_twtpcon_ready" BEL
        "soc_basesoc_sdram_bankmachine1_trascon_ready" BEL
        "soc_basesoc_sdram_bankmachine2_trccon_ready" BEL
        "soc_basesoc_sdram_bankmachine2_trascon_ready" BEL
        "soc_basesoc_sdram_bankmachine3_trascon_ready" BEL
        "soc_basesoc_sdram_bankmachine3_twtpcon_ready" BEL
        "soc_basesoc_sdram_bankmachine3_trccon_ready" BEL
        "soc_basesoc_sdram_bankmachine4_twtpcon_ready" BEL
        "soc_basesoc_sdram_bankmachine4_trccon_ready" BEL
        "soc_basesoc_sdram_bankmachine4_trascon_ready" BEL
        "soc_basesoc_sdram_bankmachine5_trascon_ready" BEL
        "soc_basesoc_sdram_bankmachine5_twtpcon_ready" BEL
        "soc_basesoc_sdram_bankmachine5_trccon_ready" BEL
        "soc_basesoc_sdram_bankmachine6_trccon_ready" BEL
        "soc_basesoc_sdram_bankmachine6_twtpcon_ready" BEL
        "soc_basesoc_sdram_bankmachine7_twtpcon_ready" BEL
        "soc_basesoc_sdram_bankmachine6_trascon_ready" BEL
        "soc_basesoc_sdram_trrdcon_ready" BEL
        "soc_basesoc_sdram_bankmachine7_trccon_ready" BEL
        "soc_basesoc_sdram_bankmachine7_trascon_ready" BEL
        "soc_basesoc_sdram_twtrcon_ready" BEL "vns_basesoc_grant" BEL
        "soc_suart_tx_fifo_readable" BEL "soc_opsis_i2c_sda_drv_reg" BEL
        "soc_suart_tx" BEL "soc_basesoc_sdram_bankmachine0_row_opened" BEL
        "soc_basesoc_sdram_bankmachine1_row_opened" BEL
        "soc_basesoc_sdram_bankmachine2_row_opened" BEL
        "soc_basesoc_sdram_bankmachine3_row_opened" BEL
        "soc_basesoc_sdram_bankmachine4_row_opened" BEL
        "soc_basesoc_sdram_bankmachine5_row_opened" BEL
        "soc_basesoc_sdram_bankmachine6_row_opened" BEL
        "soc_basesoc_sdram_bankmachine7_row_opened" BEL
        "soc_basesoc_sdram_bankmachine0_trccon_count_0" BEL
        "soc_basesoc_sdram_bankmachine0_trccon_count_1" BEL
        "soc_basesoc_sdram_bankmachine3_trccon_count_0" BEL
        "soc_basesoc_sdram_bankmachine3_trccon_count_1" BEL
        "soc_basesoc_sdram_bankmachine1_trccon_count_0" BEL
        "soc_basesoc_sdram_bankmachine1_trccon_count_1" BEL
        "soc_basesoc_sdram_bankmachine4_trccon_count_0" BEL
        "soc_basesoc_sdram_bankmachine4_trccon_count_1" BEL
        "soc_basesoc_sdram_bankmachine2_trccon_count_0" BEL
        "soc_basesoc_sdram_bankmachine2_trccon_count_1" BEL
        "soc_basesoc_sdram_bankmachine5_trccon_count_0" BEL
        "soc_basesoc_sdram_bankmachine5_trccon_count_1" BEL
        "soc_basesoc_sdram_bankmachine7_trccon_count_0" BEL
        "soc_basesoc_sdram_bankmachine7_trccon_count_1" BEL
        "soc_basesoc_sdram_bankmachine6_trccon_count_0" BEL
        "soc_basesoc_sdram_bankmachine6_trccon_count_1" BEL
        "soc_basesoc_sdram_trrdcon_count" BEL "soc_basesoc_sdram_time0_0" BEL
        "soc_basesoc_sdram_time0_1" BEL "soc_basesoc_sdram_time0_2" BEL
        "soc_basesoc_sdram_time0_3" BEL "soc_basesoc_sdram_time0_4" BEL
        "soc_basesoc_sdram_time1_0" BEL "soc_basesoc_sdram_time1_1" BEL
        "soc_basesoc_sdram_time1_2" BEL "soc_basesoc_sdram_time1_3" BEL
        "minerva_cpu/divider/fsm_state" BEL "soc_spiflash_clk" BEL
        "soc_opsis_i2c_fx2_reset_storage" BEL "vns_opsisi2c_storage" BEL
        "soc_spiflash_bitbang_en_storage" BEL "soc_basesoc_en_storage" BEL
        "soc_basesoc_update_value_storage" BEL
        "soc_basesoc_eventmanager_storage" BEL "soc_opsis_i2c_is_read" BEL
        "soc_opsis_i2c_data_bit" BEL "minerva_cpu/loadstore/dbus__we" BEL
        "minerva_cpu/exception/r__mpie" BEL "soc_basesoc_sram_bus_ack" BEL
        "soc_opsis_i2c_slave_addr_re" BEL "soc_basesoc_update_value_re" BEL
        "soc_suart_sink_ready" BEL "minerva_cpu/exception/r__value$27_1" BEL
        "minerva_cpu/exception/r__value$27_0" BEL
        "minerva_cpu/payload__branch_predict_taken$98" BEL
        "Mmux_vns_rhs_array_muxed44211_FRB" BEL
        "Mmux_vns_rhs_array_muxed44201_FRB" BEL
        "Mmux_vns_rhs_array_muxed44191_FRB" BEL
        "Mmux_vns_rhs_array_muxed44181_FRB" BEL
        "Mmux_vns_rhs_array_muxed44171_FRB" BEL
        "Mmux_vns_rhs_array_muxed44161_FRB" BEL
        "Mmux_vns_rhs_array_muxed44151_FRB" BEL
        "Mmux_vns_rhs_array_muxed4711_FRB" BEL
        "vns_basesoc_slave_sel<0><28>111_FRB" BEL
        "Mmux_vns_rhs_array_muxed44301_FRB" BEL
        "Mmux_vns_rhs_array_muxed4451_FRB" BEL
        "Mmux_vns_rhs_array_muxed4441_FRB" BEL
        "Mmux_vns_rhs_array_muxed4431_FRB" BEL
        "Mmux_vns_rhs_array_muxed4421_FRB" BEL
        "vns_basesoc_slave_sel<2><28>1_FRB" BEL
        "Mmux_vns_rhs_array_muxed44231_FRB" BEL
        "Mmux_vns_rhs_array_muxed44121_FRB" BEL
        "Mmux_vns_rhs_array_muxed4411_FRB" BEL
        "soc_basesoc_bus_wishbone_cyc_soc_basesoc_bus_wishbone_stb_AND_15_o11_FRB"
        BEL "Mmux_vns_rhs_array_muxed44261_FRB" BEL
        "Mmux_vns_rhs_array_muxed44251_FRB" BEL
        "Mmux_vns_rhs_array_muxed44241_FRB" BEL
        "Mmux_soc_basesoc_interface_adr111_FRB" BEL
        "Mmux_soc_basesoc_interface_adr71_FRB" BEL
        "Mmux_soc_basesoc_interface_adr61_FRB" BEL
        "Mmux_soc_basesoc_interface_adr51_FRB" BEL
        "Mmux_soc_basesoc_interface_adr41_FRB" BEL
        "Mmux_soc_basesoc_interface_adr31_FRB" BEL
        "Mmux_soc_basesoc_interface_adr21_FRB" BEL
        "Mmux_soc_basesoc_interface_adr11_FRB" BEL
        "Mmux_soc_basesoc_interface_we11_FRB" BEL
        "Mmux_soc_basesoc_interface_adr101_FRB" BEL
        "Mmux_soc_basesoc_interface_adr91_FRB" BEL
        "Mmux_soc_basesoc_interface_adr81_FRB" BEL "soc_suart_rx_clear11_FRB"
        BEL "vns_basesoc_csrbankarray_csrbank4_sel<13>1_FRB" BEL
        "vns_basesoc_csrbankarray_csrbank4_sel_vns_basesoc_csrbankarray_interface4_bank_bus_we_AND_861_o1_FRB"
        BEL "vns_basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata1_re11_FRB" BEL
        "Mmux_GND_1_o_vns_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2307_OUT11111_FRB"
        BEL "soc_basesoc_sdram_phaseinjector3_command_issue_re21_FRB" BEL
        "Mmux_GND_1_o_vns_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2307_OUT11321_FRB"
        BEL "_n118081_FRB" BEL
        "soc_basesoc_sdram_phaseinjector2_command_issue_re1_FRB" BEL
        "soc_basesoc_sdram_phaseinjector3_command_issue_re1_FRB" BEL
        "minerva_cpu/$2331_FRB" BEL "minerva_cpu/$2291_FRB" BEL
        "minerva_cpu/$2311_FRB" BEL "minerva_cpu/multiplier/$121_FRB" BEL
        "minerva_cpu/decoder/fmt<3>1_FRB" BEL
        "minerva_cpu/decoder/$487<4>11_FRB" BEL
        "minerva_cpu/decoder/$101<4>11_FRB" BEL
        "minerva_cpu/decoder/$28731_FRB" BEL
        "minerva_cpu/exception/trap_pe/$1111_FRB" BEL
        "minerva_cpu/decoder/fmt<1>2_FRB" BEL
        "minerva_cpu/decoder/fmt<2>1_FRB" BEL
        "minerva_cpu/exception/trap_pe/$11_FRB" BEL
        "minerva_cpu/decoder/Mmux_immediate1331_FRB" BEL
        "minerva_cpu/decoder/Mmux_immediate1311_FRB" BEL
        "minerva_cpu/decoder/fmt<1>11_FRB" BEL
        "minerva_cpu/Mcompar_$225_cy<10>_FRB" BEL
        "minerva_cpu/divider/$8<0>_FRB" BEL "minerva_cpu/divider/$8<1>_FRB"
        BEL "minerva_cpu/divider/$8<2>_FRB" BEL
        "minerva_cpu/divider/$8<3>_FRB" BEL "minerva_cpu/divider/$8<4>_FRB"
        BEL "minerva_cpu/divider/$8<5>_FRB" BEL
        "minerva_cpu/divider/$8<6>_FRB" BEL "minerva_cpu/divider/$8<7>_FRB"
        BEL "minerva_cpu/divider/$8<8>_FRB" BEL
        "minerva_cpu/divider/$8<9>_FRB" BEL "minerva_cpu/divider/$8<10>_FRB"
        BEL "minerva_cpu/divider/$8<11>_FRB" BEL
        "minerva_cpu/divider/$8<12>_FRB" BEL "minerva_cpu/divider/$8<13>_FRB"
        BEL "minerva_cpu/divider/$8<14>_FRB" BEL
        "minerva_cpu/divider/$8<15>_FRB" BEL "minerva_cpu/divider/$8<16>_FRB"
        BEL "minerva_cpu/divider/$8<17>_FRB" BEL
        "minerva_cpu/divider/$8<18>_FRB" BEL "minerva_cpu/divider/$8<19>_FRB"
        BEL "minerva_cpu/divider/$8<20>_FRB" BEL
        "minerva_cpu/divider/$8<21>_FRB" BEL "minerva_cpu/divider/$8<22>_FRB"
        BEL "minerva_cpu/divider/$8<23>_FRB" BEL
        "minerva_cpu/divider/$8<24>_FRB" BEL "minerva_cpu/divider/$8<25>_FRB"
        BEL "minerva_cpu/divider/$8<26>_FRB" BEL
        "minerva_cpu/divider/$8<27>_FRB" BEL "minerva_cpu/divider/$8<28>_FRB"
        BEL "minerva_cpu/divider/$8<29>_FRB" BEL
        "minerva_cpu/divider/$8<30>_FRB" BEL "minerva_cpu/divider/$8<31>_FRB"
        BEL "minerva_cpu/divider/$17<0>_FRB" BEL
        "minerva_cpu/divider/$17<1>_FRB" BEL "minerva_cpu/divider/$17<2>_FRB"
        BEL "minerva_cpu/divider/$17<3>_FRB" BEL
        "minerva_cpu/divider/$17<4>_FRB" BEL "minerva_cpu/divider/$17<5>_FRB"
        BEL "minerva_cpu/divider/$17<6>_FRB" BEL
        "minerva_cpu/divider/$17<7>_FRB" BEL "minerva_cpu/divider/$17<8>_FRB"
        BEL "minerva_cpu/divider/$17<9>_FRB" BEL
        "minerva_cpu/divider/$17<10>_FRB" BEL
        "minerva_cpu/divider/$17<11>_FRB" BEL
        "minerva_cpu/divider/$17<12>_FRB" BEL
        "minerva_cpu/divider/$17<13>_FRB" BEL
        "minerva_cpu/divider/$17<14>_FRB" BEL
        "minerva_cpu/divider/$17<15>_FRB" BEL
        "minerva_cpu/divider/$17<16>_FRB" BEL
        "minerva_cpu/divider/$17<17>_FRB" BEL
        "minerva_cpu/divider/$17<18>_FRB" BEL
        "minerva_cpu/divider/$17<19>_FRB" BEL
        "minerva_cpu/divider/$17<20>_FRB" BEL
        "minerva_cpu/divider/$17<21>_FRB" BEL
        "minerva_cpu/divider/$17<22>_FRB" BEL
        "minerva_cpu/divider/$17<23>_FRB" BEL
        "minerva_cpu/divider/$17<24>_FRB" BEL
        "minerva_cpu/divider/$17<25>_FRB" BEL
        "minerva_cpu/divider/$17<26>_FRB" BEL
        "minerva_cpu/divider/$17<27>_FRB" BEL
        "minerva_cpu/divider/$17<28>_FRB" BEL
        "minerva_cpu/divider/$17<29>_FRB" BEL
        "minerva_cpu/divider/$17<30>_FRB" BEL
        "minerva_cpu/divider/$17<31>_FRB" BEL
        "minerva_cpu/pc_sel/n0063<2>_FRB" BEL
        "minerva_cpu/pc_sel/n0063<3>_FRB" BEL
        "minerva_cpu/pc_sel/n0063<4>_FRB" BEL
        "minerva_cpu/pc_sel/n0063<5>_FRB" BEL
        "minerva_cpu/pc_sel/n0063<6>_FRB" BEL
        "minerva_cpu/pc_sel/n0063<7>_FRB" BEL
        "minerva_cpu/pc_sel/n0063<8>_FRB" BEL
        "minerva_cpu/pc_sel/n0063<9>_FRB" BEL
        "minerva_cpu/pc_sel/n0063<10>_FRB" BEL
        "minerva_cpu/pc_sel/n0063<11>_FRB" BEL
        "minerva_cpu/pc_sel/n0063<12>_FRB" BEL
        "minerva_cpu/pc_sel/n0063<13>_FRB" BEL
        "minerva_cpu/pc_sel/n0063<14>_FRB" BEL
        "minerva_cpu/pc_sel/n0063<15>_FRB" BEL
        "minerva_cpu/pc_sel/n0063<16>_FRB" BEL
        "minerva_cpu/pc_sel/n0063<17>_FRB" BEL
        "minerva_cpu/pc_sel/n0063<18>_FRB" BEL
        "minerva_cpu/pc_sel/n0063<19>_FRB" BEL
        "minerva_cpu/pc_sel/n0063<20>_FRB" BEL
        "minerva_cpu/pc_sel/n0063<21>_FRB" BEL
        "minerva_cpu/pc_sel/n0063<22>_FRB" BEL
        "minerva_cpu/pc_sel/n0063<23>_FRB" BEL
        "minerva_cpu/pc_sel/n0063<24>_FRB" BEL
        "minerva_cpu/pc_sel/n0063<25>_FRB" BEL
        "minerva_cpu/pc_sel/n0063<26>_FRB" BEL
        "minerva_cpu/pc_sel/n0063<27>_FRB" BEL
        "minerva_cpu/pc_sel/n0063<28>_FRB" BEL
        "minerva_cpu/pc_sel/n0063<29>_FRB" BEL
        "minerva_cpu/pc_sel/n0063<30>_FRB" BEL
        "minerva_cpu/pc_sel/n0063<31>_FRB" BEL
        "vns_new_master_wdata_ready0_BRB0" BEL
        "vns_new_master_wdata_ready0_BRB1" BEL
        "vns_new_master_wdata_ready0_BRB2" BEL
        "vns_new_master_wdata_ready0_BRB3" BEL
        "vns_new_master_wdata_ready0_BRB4" BEL
        "vns_new_master_wdata_ready0_BRB5" BEL
        "vns_new_master_rdata_valid1_BRB0" BEL
        "vns_new_master_rdata_valid2_BRB0" BEL
        "vns_new_master_rdata_valid3_BRB0" BEL
        "vns_new_master_rdata_valid3_BRB1" BEL
        "vns_new_master_rdata_valid3_BRB2" BEL
        "vns_new_master_rdata_valid3_BRB3" BEL
        "vns_new_master_rdata_valid3_BRB4" BEL
        "vns_new_master_rdata_valid3_BRB5" BEL
        "vns_new_master_rdata_valid2_BRB6" BEL
        "vns_new_master_rdata_valid2_BRB7" BEL
        "vns_new_master_rdata_valid2_BRB8" BEL
        "vns_new_master_rdata_valid2_BRB9" BEL "FDPE" BEL "FDPE_1" BEL
        "FDPE_2" BEL "FDPE_3" BEL "soc_basesoc_sdram_storage_0_1" BEL
        "soc_basesoc_sdram_storage_0_2" BEL "soc_basesoc_sdram_storage_0_3"
        BEL "Mmux_soc_basesoc_interface_adr101_FRB_1" BEL
        "vns_basesoc_csrbankarray_csrbank4_sel_vns_basesoc_csrbankarray_interface4_bank_bus_we_AND_861_o1_FRB_1"
        BEL "soc_basesoc_sdram_storage_0_4" BEL
        "soc_basesoc_sdram_storage_0_5" BEL "soc_basesoc_sdram_storage_0_6"
        BEL "Mmux_soc_basesoc_interface_adr101_FRB_2" BEL
        "minerva_cpu/exception/trap_pe/$11_FRB_1" PIN "Mram_tag_mem_pins<9>"
        PIN "Mram_mem_11_pins<9>" PIN "Mram_mem_14_pins<9>" PIN
        "Mram_mem_12_pins<9>" PIN "Mram_mem_13_pins<9>" PIN
        "Mram_mem_15_pins<9>" PIN "Mram_mem_16_pins<9>" PIN
        "Mram_mem_17_pins<9>" PIN "Mram_mem_18_pins<9>" PIN
        "Mram_mem_111_pins<9>" PIN "Mram_mem_19_pins<9>" PIN
        "Mram_mem_110_pins<9>" PIN "Mram_mem_112_pins<9>" PIN
        "Mram_mem_113_pins<9>" PIN "Mram_mem_114_pins<9>" PIN
        "Mram_mem_115_pins<9>" PIN "Mram_mem_116_pins<9>" PIN
        "Mram_data_mem2_pins<9>" PIN "Mram_data_mem1_pins<9>" PIN
        "Mram_data_mem3_pins<9>" PIN "Mram_data_mem4_pins<9>" PIN
        "minerva_cpu/Mram_gprf1_pins<16>" PIN
        "minerva_cpu/Mram_gprf1_pins<17>" PIN "minerva_cpu/Mram_gprf_pins<16>"
        PIN "minerva_cpu/Mram_gprf_pins<17>" PIN "Mram_mem16_pins<13>" PIN
        "Mram_mem15_pins<13>" PIN "Mram_mem14_pins<13>" PIN
        "Mram_mem13_pins<13>" PIN "Mram_mem12_pins<13>" PIN
        "Mram_mem11_pins<13>" PIN "Mram_mem10_pins<13>" PIN
        "Mram_mem9_pins<13>" PIN "Mram_mem8_pins<13>" PIN "Mram_mem7_pins<13>"
        PIN "Mram_mem6_pins<13>" PIN "Mram_mem5_pins<13>" PIN
        "Mram_mem4_pins<13>" PIN "Mram_mem3_pins<13>" PIN "Mram_mem2_pins<13>"
        PIN "Mram_mem1_pins<13>" BEL "Mshreg_vns_new_master_rdata_valid2_BRB4"
        BEL "vns_new_master_rdata_valid2_BRB4" BEL
        "Mshreg_vns_new_master_rdata_valid2_BRB10" BEL
        "vns_new_master_rdata_valid2_BRB10" BEL
        "Mshreg_vns_new_master_rdata_valid2_BRB11" BEL
        "vns_new_master_rdata_valid2_BRB11" BEL
        "Mshreg_vns_new_master_rdata_valid2_BRB12" BEL
        "vns_new_master_rdata_valid2_BRB12" BEL
        "Mshreg_vns_new_master_rdata_valid2_BRB13" BEL
        "vns_new_master_rdata_valid2_BRB13" BEL
        "Mshreg_vns_new_master_rdata_valid2_BRB14" BEL
        "vns_new_master_rdata_valid2_BRB14" BEL
        "Mshreg_vns_new_master_rdata_valid2_BRB1" BEL
        "vns_new_master_rdata_valid2_BRB1" BEL
        "Mshreg_vns_new_master_rdata_valid2_BRB15" BEL
        "vns_new_master_rdata_valid2_BRB15" BEL
        "Mshreg_vns_new_master_rdata_valid2_BRB16" BEL
        "vns_new_master_rdata_valid2_BRB16" BEL
        "Mshreg_vns_new_master_rdata_valid2_BRB17" BEL
        "vns_new_master_rdata_valid2_BRB17" BEL
        "Mshreg_vns_new_master_rdata_valid2_BRB18" BEL
        "vns_new_master_rdata_valid2_BRB18" BEL
        "Mshreg_vns_new_master_rdata_valid2_BRB19" BEL
        "vns_new_master_rdata_valid2_BRB19" BEL
        "Mshreg_vns_new_master_rdata_valid2_BRB2" BEL
        "vns_new_master_rdata_valid2_BRB2" BEL
        "Mshreg_vns_new_master_rdata_valid2_BRB20" BEL
        "vns_new_master_rdata_valid2_BRB20" BEL
        "Mshreg_vns_new_master_rdata_valid2_BRB21" BEL
        "vns_new_master_rdata_valid2_BRB21" BEL
        "Mshreg_vns_new_master_rdata_valid2_BRB22" BEL
        "vns_new_master_rdata_valid2_BRB22" BEL
        "Mshreg_vns_new_master_rdata_valid2_BRB23" BEL
        "vns_new_master_rdata_valid2_BRB23" BEL
        "Mshreg_vns_new_master_rdata_valid2_BRB24" BEL
        "vns_new_master_rdata_valid2_BRB24" BEL
        "Mshreg_vns_new_master_rdata_valid2_BRB3" BEL
        "vns_new_master_rdata_valid2_BRB3" BEL
        "Mshreg_vns_new_master_rdata_valid2_BRB25" BEL
        "vns_new_master_rdata_valid2_BRB25" BEL
        "Mshreg_vns_new_master_rdata_valid2_BRB26" BEL
        "vns_new_master_rdata_valid2_BRB26" BEL
        "Mshreg_vns_new_master_rdata_valid2_BRB27" BEL
        "vns_new_master_rdata_valid2_BRB27" BEL
        "Mshreg_vns_new_master_rdata_valid2_BRB28" BEL
        "vns_new_master_rdata_valid2_BRB28" BEL
        "Mshreg_vns_new_master_rdata_valid2_BRB29" BEL
        "vns_new_master_rdata_valid2_BRB29" BEL
        "Mshreg_vns_new_master_rdata_valid1_BRB5" BEL
        "vns_new_master_rdata_valid1_BRB5" BEL
        "Mshreg_vns_new_master_rdata_valid1_BRB30" BEL
        "vns_new_master_rdata_valid1_BRB30" BEL
        "Mshreg_vns_new_master_rdata_valid1_BRB31" BEL
        "vns_new_master_rdata_valid1_BRB31" BEL
        "Mshreg_vns_new_master_rdata_valid1_BRB32" BEL
        "vns_new_master_rdata_valid1_BRB32" BEL
        "Mshreg_vns_new_master_rdata_valid1_BRB33" BEL
        "vns_new_master_rdata_valid1_BRB33" BEL
        "Mshreg_vns_new_master_rdata_valid1_BRB34" BEL
        "vns_new_master_rdata_valid1_BRB34" BEL
        "Mshreg_vns_new_master_rdata_valid1_BRB6" BEL
        "vns_new_master_rdata_valid1_BRB6" BEL
        "Mshreg_vns_new_master_rdata_valid1_BRB35" BEL
        "vns_new_master_rdata_valid1_BRB35" BEL
        "Mshreg_vns_new_master_rdata_valid1_BRB36" BEL
        "vns_new_master_rdata_valid1_BRB36" BEL
        "Mshreg_vns_new_master_rdata_valid1_BRB37" BEL
        "vns_new_master_rdata_valid1_BRB37" BEL
        "Mshreg_vns_new_master_rdata_valid1_BRB38" BEL
        "vns_new_master_rdata_valid1_BRB38" BEL
        "Mshreg_vns_new_master_rdata_valid1_BRB39" BEL
        "vns_new_master_rdata_valid1_BRB39" BEL
        "Mshreg_vns_new_master_rdata_valid1_BRB7" BEL
        "vns_new_master_rdata_valid1_BRB7" BEL
        "Mshreg_vns_new_master_rdata_valid1_BRB40" BEL
        "vns_new_master_rdata_valid1_BRB40" BEL
        "Mshreg_vns_new_master_rdata_valid1_BRB41" BEL
        "vns_new_master_rdata_valid1_BRB41" BEL
        "Mshreg_vns_new_master_rdata_valid1_BRB42" BEL
        "vns_new_master_rdata_valid1_BRB42" BEL
        "Mshreg_vns_new_master_rdata_valid1_BRB43" BEL
        "vns_new_master_rdata_valid1_BRB43" BEL
        "Mshreg_vns_new_master_rdata_valid1_BRB44" BEL
        "vns_new_master_rdata_valid1_BRB44" BEL
        "Mshreg_vns_new_master_rdata_valid1_BRB8" BEL
        "vns_new_master_rdata_valid1_BRB8" BEL
        "Mshreg_vns_new_master_rdata_valid1_BRB45" BEL
        "vns_new_master_rdata_valid1_BRB45" BEL
        "Mshreg_vns_new_master_rdata_valid1_BRB46" BEL
        "vns_new_master_rdata_valid1_BRB46" BEL
        "Mshreg_vns_new_master_rdata_valid1_BRB47" BEL
        "vns_new_master_rdata_valid1_BRB47" BEL
        "Mshreg_vns_new_master_rdata_valid1_BRB48" BEL
        "vns_new_master_rdata_valid1_BRB48" BEL
        "Mshreg_vns_new_master_rdata_valid1_BRB49" BEL
        "vns_new_master_rdata_valid1_BRB49" BEL "Mram_storage_11/SP" BEL
        "Mram_storage_11/DP" BEL "Mram_storage_14/SP" BEL "Mram_storage_14/DP"
        BEL "Mram_storage_12/SP" BEL "Mram_storage_12/DP" BEL
        "Mram_storage_13/SP" BEL "Mram_storage_13/DP" BEL "Mram_storage_15/SP"
        BEL "Mram_storage_15/DP" BEL "Mram_storage_16/SP" BEL
        "Mram_storage_16/DP" BEL "Mram_storage_17/SP" BEL "Mram_storage_17/DP"
        BEL "Mram_storage_18/SP" BEL "Mram_storage_18/DP" BEL
        "Mram_storage1/SP" BEL "Mram_storage1/DP" BEL "Mram_storage4/SP" BEL
        "Mram_storage4/DP" BEL "Mram_storage2/SP" BEL "Mram_storage2/DP" BEL
        "Mram_storage3/SP" BEL "Mram_storage3/DP" BEL "Mram_storage5/SP" BEL
        "Mram_storage5/DP" BEL "Mram_storage6/SP" BEL "Mram_storage6/DP" BEL
        "Mram_storage7/SP" BEL "Mram_storage7/DP" BEL "Mram_storage8/SP" BEL
        "Mram_storage8/DP" BEL "Mram_storage_21/DP" BEL "Mram_storage_21/SP"
        BEL "Mram_storage_210/DP" BEL "Mram_storage_210/SP" BEL
        "Mram_storage_211/DP" BEL "Mram_storage_211/SP" BEL
        "Mram_storage_212/DP" BEL "Mram_storage_212/SP" BEL
        "Mram_storage_213/DP" BEL "Mram_storage_213/SP" BEL
        "Mram_storage_214/DP" BEL "Mram_storage_214/SP" BEL
        "Mram_storage_215/DP" BEL "Mram_storage_215/SP" BEL
        "Mram_storage_216/DP" BEL "Mram_storage_216/SP" BEL
        "Mram_storage_217/DP" BEL "Mram_storage_217/SP" BEL
        "Mram_storage_218/DP" BEL "Mram_storage_218/SP" BEL
        "Mram_storage_219/DP" BEL "Mram_storage_219/SP" BEL
        "Mram_storage_22/DP" BEL "Mram_storage_22/SP" BEL
        "Mram_storage_220/DP" BEL "Mram_storage_220/SP" BEL
        "Mram_storage_221/DP" BEL "Mram_storage_221/SP" BEL
        "Mram_storage_222/DP" BEL "Mram_storage_222/SP" BEL
        "Mram_storage_23/DP" BEL "Mram_storage_23/SP" BEL "Mram_storage_24/DP"
        BEL "Mram_storage_24/SP" BEL "Mram_storage_25/DP" BEL
        "Mram_storage_25/SP" BEL "Mram_storage_26/DP" BEL "Mram_storage_26/SP"
        BEL "Mram_storage_27/DP" BEL "Mram_storage_27/SP" BEL
        "Mram_storage_28/DP" BEL "Mram_storage_28/SP" BEL "Mram_storage_29/DP"
        BEL "Mram_storage_29/SP" BEL "Mram_storage_31/DP" BEL
        "Mram_storage_31/SP" BEL "Mram_storage_310/DP" BEL
        "Mram_storage_310/SP" BEL "Mram_storage_311/DP" BEL
        "Mram_storage_311/SP" BEL "Mram_storage_312/DP" BEL
        "Mram_storage_312/SP" BEL "Mram_storage_313/DP" BEL
        "Mram_storage_313/SP" BEL "Mram_storage_314/DP" BEL
        "Mram_storage_314/SP" BEL "Mram_storage_315/DP" BEL
        "Mram_storage_315/SP" BEL "Mram_storage_316/DP" BEL
        "Mram_storage_316/SP" BEL "Mram_storage_317/DP" BEL
        "Mram_storage_317/SP" BEL "Mram_storage_318/DP" BEL
        "Mram_storage_318/SP" BEL "Mram_storage_319/DP" BEL
        "Mram_storage_319/SP" BEL "Mram_storage_32/DP" BEL
        "Mram_storage_32/SP" BEL "Mram_storage_320/DP" BEL
        "Mram_storage_320/SP" BEL "Mram_storage_321/DP" BEL
        "Mram_storage_321/SP" BEL "Mram_storage_322/DP" BEL
        "Mram_storage_322/SP" BEL "Mram_storage_33/DP" BEL
        "Mram_storage_33/SP" BEL "Mram_storage_34/DP" BEL "Mram_storage_34/SP"
        BEL "Mram_storage_35/DP" BEL "Mram_storage_35/SP" BEL
        "Mram_storage_36/DP" BEL "Mram_storage_36/SP" BEL "Mram_storage_37/DP"
        BEL "Mram_storage_37/SP" BEL "Mram_storage_38/DP" BEL
        "Mram_storage_38/SP" BEL "Mram_storage_39/DP" BEL "Mram_storage_39/SP"
        BEL "Mram_storage_41/DP" BEL "Mram_storage_41/SP" BEL
        "Mram_storage_410/DP" BEL "Mram_storage_410/SP" BEL
        "Mram_storage_411/DP" BEL "Mram_storage_411/SP" BEL
        "Mram_storage_412/DP" BEL "Mram_storage_412/SP" BEL
        "Mram_storage_413/DP" BEL "Mram_storage_413/SP" BEL
        "Mram_storage_414/DP" BEL "Mram_storage_414/SP" BEL
        "Mram_storage_415/DP" BEL "Mram_storage_415/SP" BEL
        "Mram_storage_416/DP" BEL "Mram_storage_416/SP" BEL
        "Mram_storage_417/DP" BEL "Mram_storage_417/SP" BEL
        "Mram_storage_418/DP" BEL "Mram_storage_418/SP" BEL
        "Mram_storage_419/DP" BEL "Mram_storage_419/SP" BEL
        "Mram_storage_42/DP" BEL "Mram_storage_42/SP" BEL
        "Mram_storage_420/DP" BEL "Mram_storage_420/SP" BEL
        "Mram_storage_421/DP" BEL "Mram_storage_421/SP" BEL
        "Mram_storage_422/DP" BEL "Mram_storage_422/SP" BEL
        "Mram_storage_43/DP" BEL "Mram_storage_43/SP" BEL "Mram_storage_44/DP"
        BEL "Mram_storage_44/SP" BEL "Mram_storage_45/DP" BEL
        "Mram_storage_45/SP" BEL "Mram_storage_46/DP" BEL "Mram_storage_46/SP"
        BEL "Mram_storage_47/DP" BEL "Mram_storage_47/SP" BEL
        "Mram_storage_48/DP" BEL "Mram_storage_48/SP" BEL "Mram_storage_49/DP"
        BEL "Mram_storage_49/SP" BEL "Mram_storage_51/DP" BEL
        "Mram_storage_51/SP" BEL "Mram_storage_510/DP" BEL
        "Mram_storage_510/SP" BEL "Mram_storage_511/DP" BEL
        "Mram_storage_511/SP" BEL "Mram_storage_512/DP" BEL
        "Mram_storage_512/SP" BEL "Mram_storage_513/DP" BEL
        "Mram_storage_513/SP" BEL "Mram_storage_514/DP" BEL
        "Mram_storage_514/SP" BEL "Mram_storage_515/DP" BEL
        "Mram_storage_515/SP" BEL "Mram_storage_516/DP" BEL
        "Mram_storage_516/SP" BEL "Mram_storage_517/DP" BEL
        "Mram_storage_517/SP" BEL "Mram_storage_518/DP" BEL
        "Mram_storage_518/SP" BEL "Mram_storage_519/DP" BEL
        "Mram_storage_519/SP" BEL "Mram_storage_52/DP" BEL
        "Mram_storage_52/SP" BEL "Mram_storage_520/DP" BEL
        "Mram_storage_520/SP" BEL "Mram_storage_521/DP" BEL
        "Mram_storage_521/SP" BEL "Mram_storage_522/DP" BEL
        "Mram_storage_522/SP" BEL "Mram_storage_53/DP" BEL
        "Mram_storage_53/SP" BEL "Mram_storage_54/DP" BEL "Mram_storage_54/SP"
        BEL "Mram_storage_55/DP" BEL "Mram_storage_55/SP" BEL
        "Mram_storage_56/DP" BEL "Mram_storage_56/SP" BEL "Mram_storage_57/DP"
        BEL "Mram_storage_57/SP" BEL "Mram_storage_58/DP" BEL
        "Mram_storage_58/SP" BEL "Mram_storage_59/DP" BEL "Mram_storage_59/SP"
        BEL "Mram_storage_61/DP" BEL "Mram_storage_61/SP" BEL
        "Mram_storage_610/DP" BEL "Mram_storage_610/SP" BEL
        "Mram_storage_611/DP" BEL "Mram_storage_611/SP" BEL
        "Mram_storage_612/DP" BEL "Mram_storage_612/SP" BEL
        "Mram_storage_613/DP" BEL "Mram_storage_613/SP" BEL
        "Mram_storage_614/DP" BEL "Mram_storage_614/SP" BEL
        "Mram_storage_615/DP" BEL "Mram_storage_615/SP" BEL
        "Mram_storage_616/DP" BEL "Mram_storage_616/SP" BEL
        "Mram_storage_617/DP" BEL "Mram_storage_617/SP" BEL
        "Mram_storage_618/DP" BEL "Mram_storage_618/SP" BEL
        "Mram_storage_619/DP" BEL "Mram_storage_619/SP" BEL
        "Mram_storage_62/DP" BEL "Mram_storage_62/SP" BEL
        "Mram_storage_620/DP" BEL "Mram_storage_620/SP" BEL
        "Mram_storage_621/DP" BEL "Mram_storage_621/SP" BEL
        "Mram_storage_622/DP" BEL "Mram_storage_622/SP" BEL
        "Mram_storage_63/DP" BEL "Mram_storage_63/SP" BEL "Mram_storage_64/DP"
        BEL "Mram_storage_64/SP" BEL "Mram_storage_65/DP" BEL
        "Mram_storage_65/SP" BEL "Mram_storage_66/DP" BEL "Mram_storage_66/SP"
        BEL "Mram_storage_67/DP" BEL "Mram_storage_67/SP" BEL
        "Mram_storage_68/DP" BEL "Mram_storage_68/SP" BEL "Mram_storage_69/DP"
        BEL "Mram_storage_69/SP" BEL "Mram_storage_71/DP" BEL
        "Mram_storage_71/SP" BEL "Mram_storage_710/DP" BEL
        "Mram_storage_710/SP" BEL "Mram_storage_711/DP" BEL
        "Mram_storage_711/SP" BEL "Mram_storage_712/DP" BEL
        "Mram_storage_712/SP" BEL "Mram_storage_713/DP" BEL
        "Mram_storage_713/SP" BEL "Mram_storage_714/DP" BEL
        "Mram_storage_714/SP" BEL "Mram_storage_715/DP" BEL
        "Mram_storage_715/SP" BEL "Mram_storage_716/DP" BEL
        "Mram_storage_716/SP" BEL "Mram_storage_717/DP" BEL
        "Mram_storage_717/SP" BEL "Mram_storage_718/DP" BEL
        "Mram_storage_718/SP" BEL "Mram_storage_719/DP" BEL
        "Mram_storage_719/SP" BEL "Mram_storage_72/DP" BEL
        "Mram_storage_72/SP" BEL "Mram_storage_720/DP" BEL
        "Mram_storage_720/SP" BEL "Mram_storage_721/DP" BEL
        "Mram_storage_721/SP" BEL "Mram_storage_722/DP" BEL
        "Mram_storage_722/SP" BEL "Mram_storage_73/DP" BEL
        "Mram_storage_73/SP" BEL "Mram_storage_74/DP" BEL "Mram_storage_74/SP"
        BEL "Mram_storage_75/DP" BEL "Mram_storage_75/SP" BEL
        "Mram_storage_76/DP" BEL "Mram_storage_76/SP" BEL "Mram_storage_77/DP"
        BEL "Mram_storage_77/SP" BEL "Mram_storage_78/DP" BEL
        "Mram_storage_78/SP" BEL "Mram_storage_79/DP" BEL "Mram_storage_79/SP"
        BEL "Mram_storage_81/DP" BEL "Mram_storage_81/SP" BEL
        "Mram_storage_810/DP" BEL "Mram_storage_810/SP" BEL
        "Mram_storage_811/DP" BEL "Mram_storage_811/SP" BEL
        "Mram_storage_812/DP" BEL "Mram_storage_812/SP" BEL
        "Mram_storage_813/DP" BEL "Mram_storage_813/SP" BEL
        "Mram_storage_814/DP" BEL "Mram_storage_814/SP" BEL
        "Mram_storage_815/DP" BEL "Mram_storage_815/SP" BEL
        "Mram_storage_816/DP" BEL "Mram_storage_816/SP" BEL
        "Mram_storage_817/DP" BEL "Mram_storage_817/SP" BEL
        "Mram_storage_818/DP" BEL "Mram_storage_818/SP" BEL
        "Mram_storage_819/DP" BEL "Mram_storage_819/SP" BEL
        "Mram_storage_82/DP" BEL "Mram_storage_82/SP" BEL
        "Mram_storage_820/DP" BEL "Mram_storage_820/SP" BEL
        "Mram_storage_821/DP" BEL "Mram_storage_821/SP" BEL
        "Mram_storage_822/DP" BEL "Mram_storage_822/SP" BEL
        "Mram_storage_83/DP" BEL "Mram_storage_83/SP" BEL "Mram_storage_84/DP"
        BEL "Mram_storage_84/SP" BEL "Mram_storage_85/DP" BEL
        "Mram_storage_85/SP" BEL "Mram_storage_86/DP" BEL "Mram_storage_86/SP"
        BEL "Mram_storage_87/DP" BEL "Mram_storage_87/SP" BEL
        "Mram_storage_88/DP" BEL "Mram_storage_88/SP" BEL "Mram_storage_89/DP"
        BEL "Mram_storage_89/SP" BEL "Mram_storage_91/DP" BEL
        "Mram_storage_91/SP" BEL "Mram_storage_910/DP" BEL
        "Mram_storage_910/SP" BEL "Mram_storage_911/DP" BEL
        "Mram_storage_911/SP" BEL "Mram_storage_912/DP" BEL
        "Mram_storage_912/SP" BEL "Mram_storage_913/DP" BEL
        "Mram_storage_913/SP" BEL "Mram_storage_914/DP" BEL
        "Mram_storage_914/SP" BEL "Mram_storage_915/DP" BEL
        "Mram_storage_915/SP" BEL "Mram_storage_916/DP" BEL
        "Mram_storage_916/SP" BEL "Mram_storage_917/DP" BEL
        "Mram_storage_917/SP" BEL "Mram_storage_918/DP" BEL
        "Mram_storage_918/SP" BEL "Mram_storage_919/DP" BEL
        "Mram_storage_919/SP" BEL "Mram_storage_92/DP" BEL
        "Mram_storage_92/SP" BEL "Mram_storage_920/DP" BEL
        "Mram_storage_920/SP" BEL "Mram_storage_921/DP" BEL
        "Mram_storage_921/SP" BEL "Mram_storage_922/DP" BEL
        "Mram_storage_922/SP" BEL "Mram_storage_93/DP" BEL
        "Mram_storage_93/SP" BEL "Mram_storage_94/DP" BEL "Mram_storage_94/SP"
        BEL "Mram_storage_95/DP" BEL "Mram_storage_95/SP" BEL
        "Mram_storage_96/DP" BEL "Mram_storage_96/SP" BEL "Mram_storage_97/DP"
        BEL "Mram_storage_97/SP" BEL "Mram_storage_98/DP" BEL
        "Mram_storage_98/SP" BEL "Mram_storage_99/DP" BEL "Mram_storage_99/SP"
        PIN "minerva_cpu/multiplier/Mmult_$213_pins<110>";
TIMEGRP soc_crg_unbuf_sys_0 = BEL "vns_xilinxmultiregimpl2_regs0" BEL
        "vns_xilinxmultiregimpl3_regs0" BEL "vns_xilinxmultiregimpl2_regs1"
        BEL "vns_xilinxmultiregimpl3_regs1" BEL "soc_suart_rx_r" BEL
        "soc_suart_rx_reg_0" BEL "soc_suart_rx_reg_1" BEL "soc_suart_rx_reg_2"
        BEL "soc_suart_rx_reg_3" BEL "soc_suart_rx_reg_4" BEL
        "soc_suart_rx_reg_5" BEL "soc_suart_rx_reg_6" BEL "soc_suart_rx_reg_7"
        BEL "soc_basesoc_rom_bus_ack" BEL "soc_basesoc_zero_old_trigger" BEL
        "soc_suart_tx_old_trigger" BEL "soc_suart_rx_old_trigger" BEL
        "soc_basesoc_sdram_postponer_req_o" BEL
        "soc_basesoc_sdram_sequencer_done1" BEL
        "soc_basesoc_sdram_cmd_payload_a_10" BEL
        "soc_basesoc_sdram_cmd_payload_cas" BEL
        "soc_basesoc_sdram_zqcs_executer_done" BEL
        "soc_basesoc_sdram_bandwidth_cmd_ready" BEL
        "vns_basesoc_slave_sel_r_0" BEL "vns_basesoc_slave_sel_r_1" BEL
        "vns_basesoc_slave_sel_r_2" BEL "vns_basesoc_slave_sel_r_3" BEL
        "vns_basesoc_slave_sel_r_4" BEL
        "vns_basesoc_csrbankarray_interface2_bank_bus_dat_r_0" BEL
        "vns_basesoc_csrbankarray_interface2_bank_bus_dat_r_1" BEL
        "vns_basesoc_csrbankarray_interface2_bank_bus_dat_r_2" BEL
        "vns_basesoc_csrbankarray_interface2_bank_bus_dat_r_3" BEL
        "vns_basesoc_csrbankarray_interface2_bank_bus_dat_r_4" BEL
        "vns_basesoc_csrbankarray_interface2_bank_bus_dat_r_5" BEL
        "vns_basesoc_csrbankarray_interface2_bank_bus_dat_r_6" BEL
        "vns_basesoc_csrbankarray_interface2_bank_bus_dat_r_7" BEL
        "vns_basesoc_csrbankarray_sel_r" BEL "soc_basesoc_sdram_dfi_p0_we_n"
        BEL "soc_basesoc_sdram_dfi_p0_cas_n" BEL
        "soc_basesoc_sdram_dfi_p0_ras_n" BEL "soc_basesoc_sdram_dfi_p1_we_n"
        BEL "soc_basesoc_sdram_dfi_p1_cas_n" BEL
        "soc_basesoc_sdram_dfi_p1_ras_n" BEL "soc_opsis_i2c_counter_0" BEL
        "soc_opsis_i2c_counter_1" BEL "soc_opsis_i2c_counter_2" BEL
        "soc_opsis_i2c_counter_3" BEL "soc_spiflash_counter_0" BEL
        "soc_spiflash_counter_1" BEL "soc_spiflash_counter_2" BEL
        "soc_spiflash_counter_3" BEL "soc_spiflash_counter_4" BEL
        "soc_spiflash_counter_5" BEL "soc_spiflash_counter_6" BEL
        "soc_spiflash_counter_7" BEL "soc_basesoc_sdram_sequencer_counter_0"
        BEL "soc_basesoc_sdram_sequencer_counter_1" BEL
        "soc_basesoc_sdram_sequencer_counter_2" BEL
        "soc_basesoc_sdram_sequencer_counter_3" BEL
        "soc_basesoc_sdram_sequencer_counter_4" BEL
        "soc_basesoc_sdram_sequencer_counter_5" BEL
        "soc_basesoc_sdram_zqcs_executer_counter_0" BEL
        "soc_basesoc_sdram_zqcs_executer_counter_1" BEL
        "soc_basesoc_sdram_zqcs_executer_counter_2" BEL
        "soc_basesoc_sdram_zqcs_executer_counter_3" BEL
        "soc_basesoc_sdram_zqcs_executer_counter_4" BEL
        "soc_basesoc_sdram_bankmachine0_cmd_buffer_valid_n" BEL
        "soc_basesoc_sdram_bankmachine1_cmd_buffer_valid_n" BEL
        "soc_basesoc_sdram_bankmachine2_cmd_buffer_valid_n" BEL
        "soc_basesoc_sdram_bankmachine3_cmd_buffer_valid_n" BEL
        "soc_basesoc_sdram_bankmachine4_cmd_buffer_valid_n" BEL
        "soc_basesoc_sdram_bankmachine5_cmd_buffer_valid_n" BEL
        "soc_basesoc_sdram_bankmachine6_cmd_buffer_valid_n" BEL
        "soc_basesoc_sdram_bankmachine7_cmd_buffer_valid_n" BEL
        "soc_basesoc_sdram_bandwidth_period" BEL
        "soc_basesoc_sdram_bandwidth_counter_1" BEL
        "soc_basesoc_sdram_bandwidth_counter_2" BEL
        "soc_basesoc_sdram_bandwidth_counter_3" BEL
        "soc_basesoc_sdram_bandwidth_counter_4" BEL
        "soc_basesoc_sdram_bandwidth_counter_5" BEL
        "soc_basesoc_sdram_bandwidth_counter_6" BEL
        "soc_basesoc_sdram_bandwidth_counter_7" BEL
        "soc_basesoc_sdram_bandwidth_counter_8" BEL
        "soc_basesoc_sdram_bandwidth_counter_9" BEL
        "soc_basesoc_sdram_bandwidth_counter_10" BEL
        "soc_basesoc_sdram_bandwidth_counter_11" BEL
        "soc_basesoc_sdram_bandwidth_counter_12" BEL
        "soc_basesoc_sdram_bandwidth_counter_13" BEL
        "soc_basesoc_sdram_bandwidth_counter_14" BEL
        "soc_basesoc_sdram_bandwidth_counter_15" BEL
        "soc_basesoc_sdram_bandwidth_counter_16" BEL
        "soc_basesoc_sdram_bandwidth_counter_17" BEL
        "soc_basesoc_sdram_bandwidth_counter_18" BEL
        "soc_basesoc_sdram_bandwidth_counter_19" BEL
        "soc_basesoc_sdram_bandwidth_counter_20" BEL
        "soc_basesoc_sdram_bandwidth_counter_21" BEL
        "soc_basesoc_sdram_bandwidth_counter_22" BEL
        "soc_basesoc_sdram_bandwidth_counter_23" BEL
        "soc_opsis_i2c_samp_count_2" BEL "soc_phase_sys" BEL
        "soc_dfi_dfi_p2_rddata_valid" BEL "vns_new_master_wdata_ready1" BEL
        "soc_opsis_i2c_scl_i" BEL "soc_suart_source_payload_data_0" BEL
        "soc_suart_source_payload_data_1" BEL
        "soc_suart_source_payload_data_2" BEL
        "soc_suart_source_payload_data_3" BEL
        "soc_suart_source_payload_data_4" BEL
        "soc_suart_source_payload_data_5" BEL
        "soc_suart_source_payload_data_6" BEL
        "soc_suart_source_payload_data_7" BEL
        "soc_suart_phase_accumulator_tx_1" BEL
        "soc_suart_phase_accumulator_tx_2" BEL
        "soc_suart_phase_accumulator_tx_3" BEL
        "soc_suart_phase_accumulator_tx_4" BEL
        "soc_suart_phase_accumulator_tx_5" BEL
        "soc_suart_phase_accumulator_tx_6" BEL
        "soc_suart_phase_accumulator_tx_7" BEL
        "soc_suart_phase_accumulator_tx_8" BEL
        "soc_suart_phase_accumulator_tx_9" BEL
        "soc_suart_phase_accumulator_tx_10" BEL
        "soc_suart_phase_accumulator_tx_11" BEL
        "soc_suart_phase_accumulator_tx_12" BEL
        "soc_suart_phase_accumulator_tx_13" BEL
        "soc_suart_phase_accumulator_tx_14" BEL
        "soc_suart_phase_accumulator_tx_15" BEL
        "soc_suart_phase_accumulator_tx_16" BEL
        "soc_suart_phase_accumulator_tx_17" BEL
        "soc_suart_phase_accumulator_tx_18" BEL
        "soc_suart_phase_accumulator_tx_19" BEL
        "soc_suart_phase_accumulator_tx_20" BEL
        "soc_suart_phase_accumulator_tx_21" BEL
        "soc_suart_phase_accumulator_tx_22" BEL
        "soc_suart_phase_accumulator_tx_23" BEL
        "soc_suart_phase_accumulator_tx_24" BEL
        "soc_suart_phase_accumulator_tx_25" BEL
        "soc_suart_phase_accumulator_tx_26" BEL
        "soc_suart_phase_accumulator_tx_27" BEL
        "soc_suart_phase_accumulator_tx_28" BEL
        "soc_suart_phase_accumulator_tx_29" BEL
        "soc_suart_phase_accumulator_tx_30" BEL
        "soc_suart_phase_accumulator_tx_31" BEL
        "soc_suart_phase_accumulator_rx_1" BEL
        "soc_suart_phase_accumulator_rx_2" BEL
        "soc_suart_phase_accumulator_rx_3" BEL
        "soc_suart_phase_accumulator_rx_4" BEL
        "soc_suart_phase_accumulator_rx_5" BEL
        "soc_suart_phase_accumulator_rx_6" BEL
        "soc_suart_phase_accumulator_rx_7" BEL
        "soc_suart_phase_accumulator_rx_8" BEL
        "soc_suart_phase_accumulator_rx_9" BEL
        "soc_suart_phase_accumulator_rx_10" BEL
        "soc_suart_phase_accumulator_rx_11" BEL
        "soc_suart_phase_accumulator_rx_12" BEL
        "soc_suart_phase_accumulator_rx_13" BEL
        "soc_suart_phase_accumulator_rx_14" BEL
        "soc_suart_phase_accumulator_rx_15" BEL
        "soc_suart_phase_accumulator_rx_16" BEL
        "soc_suart_phase_accumulator_rx_17" BEL
        "soc_suart_phase_accumulator_rx_18" BEL
        "soc_suart_phase_accumulator_rx_19" BEL
        "soc_suart_phase_accumulator_rx_20" BEL
        "soc_suart_phase_accumulator_rx_21" BEL
        "soc_suart_phase_accumulator_rx_22" BEL
        "soc_suart_phase_accumulator_rx_23" BEL
        "soc_suart_phase_accumulator_rx_24" BEL
        "soc_suart_phase_accumulator_rx_25" BEL
        "soc_suart_phase_accumulator_rx_26" BEL
        "soc_suart_phase_accumulator_rx_27" BEL
        "soc_suart_phase_accumulator_rx_28" BEL
        "soc_suart_phase_accumulator_rx_29" BEL
        "soc_suart_phase_accumulator_rx_30" BEL
        "soc_suart_phase_accumulator_rx_31" BEL "soc_opsis_i2c_scl_r" BEL
        "soc_dfi_dfi_p0_rddata_valid" BEL "soc_basesoc_adr_offset_r_0" BEL
        "soc_basesoc_adr_offset_r_1" BEL
        "soc_basesoc_sdram_bandwidth_nreads_r_0" BEL
        "soc_basesoc_sdram_bandwidth_nreads_r_1" BEL
        "soc_basesoc_sdram_bandwidth_nreads_r_2" BEL
        "soc_basesoc_sdram_bandwidth_nreads_r_3" BEL
        "soc_basesoc_sdram_bandwidth_nreads_r_4" BEL
        "soc_basesoc_sdram_bandwidth_nreads_r_5" BEL
        "soc_basesoc_sdram_bandwidth_nreads_r_6" BEL
        "soc_basesoc_sdram_bandwidth_nreads_r_7" BEL
        "soc_basesoc_sdram_bandwidth_nreads_r_8" BEL
        "soc_basesoc_sdram_bandwidth_nreads_r_9" BEL
        "soc_basesoc_sdram_bandwidth_nreads_r_10" BEL
        "soc_basesoc_sdram_bandwidth_nreads_r_11" BEL
        "soc_basesoc_sdram_bandwidth_nreads_r_12" BEL
        "soc_basesoc_sdram_bandwidth_nreads_r_13" BEL
        "soc_basesoc_sdram_bandwidth_nreads_r_14" BEL
        "soc_basesoc_sdram_bandwidth_nreads_r_15" BEL
        "soc_basesoc_sdram_bandwidth_nreads_r_16" BEL
        "soc_basesoc_sdram_bandwidth_nreads_r_17" BEL
        "soc_basesoc_sdram_bandwidth_nreads_r_18" BEL
        "soc_basesoc_sdram_bandwidth_nreads_r_19" BEL
        "soc_basesoc_sdram_bandwidth_nreads_r_20" BEL
        "soc_basesoc_sdram_bandwidth_nreads_r_21" BEL
        "soc_basesoc_sdram_bandwidth_nreads_r_22" BEL
        "soc_basesoc_sdram_bandwidth_nreads_r_23" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_r_0" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_r_1" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_r_2" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_r_3" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_r_4" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_r_5" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_r_6" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_r_7" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_r_8" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_r_9" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_r_10" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_r_11" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_r_12" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_r_13" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_r_14" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_r_15" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_r_16" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_r_17" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_r_18" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_r_19" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_r_20" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_r_21" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_r_22" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_r_23" BEL
        "soc_basesoc_ctrl_storage_31" BEL "soc_basesoc_ctrl_storage_27" BEL
        "soc_basesoc_ctrl_storage_30" BEL "soc_basesoc_ctrl_storage_29" BEL
        "soc_basesoc_ctrl_storage_23" BEL "soc_basesoc_ctrl_storage_26" BEL
        "soc_basesoc_ctrl_storage_24" BEL "soc_basesoc_ctrl_storage_17" BEL
        "soc_basesoc_ctrl_storage_22" BEL "soc_basesoc_ctrl_storage_19" BEL
        "soc_basesoc_ctrl_storage_13" BEL "soc_basesoc_ctrl_storage_16" BEL
        "soc_basesoc_ctrl_storage_15" BEL "soc_basesoc_ctrl_storage_11" BEL
        "soc_basesoc_ctrl_storage_8" BEL "soc_basesoc_ctrl_storage_1" BEL
        "soc_basesoc_ctrl_storage_7" BEL "soc_basesoc_ctrl_storage_2" BEL
        "soc_basesoc_ctrl_storage_0" BEL "soc_front_panel_leds_storage_0" BEL
        "soc_front_panel_leds_storage_1" BEL
        "soc_opsis_i2c_slave_addr_storage_0" BEL
        "soc_opsis_i2c_slave_addr_storage_1" BEL
        "soc_opsis_i2c_slave_addr_storage_2" BEL
        "soc_opsis_i2c_slave_addr_storage_3" BEL
        "soc_opsis_i2c_slave_addr_storage_4" BEL
        "soc_opsis_i2c_slave_addr_storage_5" BEL
        "soc_opsis_i2c_slave_addr_storage_6" BEL
        "soc_basesoc_sdram_phaseinjector0_address_storage_13" BEL
        "soc_basesoc_sdram_storage_0" BEL "soc_basesoc_sdram_storage_1" BEL
        "soc_basesoc_sdram_storage_2" BEL "soc_basesoc_sdram_storage_3" BEL
        "soc_basesoc_sdram_phaseinjector0_command_storage_0" BEL
        "soc_basesoc_sdram_phaseinjector0_command_storage_1" BEL
        "soc_basesoc_sdram_phaseinjector0_command_storage_2" BEL
        "soc_basesoc_sdram_phaseinjector0_command_storage_3" BEL
        "soc_basesoc_sdram_phaseinjector0_command_storage_4" BEL
        "soc_basesoc_sdram_phaseinjector0_command_storage_5" BEL
        "soc_basesoc_sdram_phaseinjector0_address_storage_10" BEL
        "soc_basesoc_sdram_phaseinjector0_address_storage_12" BEL
        "soc_basesoc_sdram_phaseinjector0_address_storage_11" BEL
        "soc_basesoc_sdram_phaseinjector0_baddress_storage_0" BEL
        "soc_basesoc_sdram_phaseinjector0_baddress_storage_1" BEL
        "soc_basesoc_sdram_phaseinjector0_baddress_storage_2" BEL
        "soc_basesoc_sdram_phaseinjector0_address_storage_9" BEL
        "soc_basesoc_sdram_phaseinjector0_address_storage_8" BEL
        "soc_basesoc_sdram_phaseinjector1_address_storage_12" BEL
        "soc_basesoc_sdram_phaseinjector1_command_storage_0" BEL
        "soc_basesoc_sdram_phaseinjector1_command_storage_1" BEL
        "soc_basesoc_sdram_phaseinjector1_command_storage_2" BEL
        "soc_basesoc_sdram_phaseinjector1_command_storage_3" BEL
        "soc_basesoc_sdram_phaseinjector1_command_storage_4" BEL
        "soc_basesoc_sdram_phaseinjector1_command_storage_5" BEL
        "soc_basesoc_sdram_phaseinjector1_address_storage_13" BEL
        "soc_basesoc_sdram_phaseinjector1_address_storage_11" BEL
        "soc_basesoc_sdram_phaseinjector1_address_storage_10" BEL
        "soc_basesoc_sdram_phaseinjector1_baddress_storage_0" BEL
        "soc_basesoc_sdram_phaseinjector1_baddress_storage_1" BEL
        "soc_basesoc_sdram_phaseinjector1_baddress_storage_2" BEL
        "soc_basesoc_sdram_phaseinjector1_address_storage_9" BEL
        "soc_basesoc_sdram_phaseinjector1_address_storage_8" BEL
        "soc_basesoc_sdram_phaseinjector2_address_storage_12" BEL
        "soc_basesoc_sdram_phaseinjector2_command_storage_0" BEL
        "soc_basesoc_sdram_phaseinjector2_command_storage_1" BEL
        "soc_basesoc_sdram_phaseinjector2_command_storage_2" BEL
        "soc_basesoc_sdram_phaseinjector2_command_storage_3" BEL
        "soc_basesoc_sdram_phaseinjector2_command_storage_4" BEL
        "soc_basesoc_sdram_phaseinjector2_command_storage_5" BEL
        "soc_basesoc_sdram_phaseinjector2_address_storage_13" BEL
        "soc_basesoc_sdram_phaseinjector2_address_storage_9" BEL
        "soc_basesoc_sdram_phaseinjector2_address_storage_11" BEL
        "soc_basesoc_sdram_phaseinjector2_address_storage_10" BEL
        "soc_basesoc_sdram_phaseinjector3_command_storage_0" BEL
        "soc_basesoc_sdram_phaseinjector3_command_storage_1" BEL
        "soc_basesoc_sdram_phaseinjector3_command_storage_2" BEL
        "soc_basesoc_sdram_phaseinjector3_command_storage_3" BEL
        "soc_basesoc_sdram_phaseinjector3_command_storage_4" BEL
        "soc_basesoc_sdram_phaseinjector3_command_storage_5" BEL
        "soc_basesoc_sdram_phaseinjector2_address_storage_8" BEL
        "soc_basesoc_sdram_phaseinjector2_baddress_storage_0" BEL
        "soc_basesoc_sdram_phaseinjector2_baddress_storage_1" BEL
        "soc_basesoc_sdram_phaseinjector2_baddress_storage_2" BEL
        "soc_basesoc_sdram_phaseinjector3_address_storage_11" BEL
        "soc_basesoc_sdram_phaseinjector3_address_storage_13" BEL
        "soc_basesoc_sdram_phaseinjector3_address_storage_12" BEL
        "soc_basesoc_sdram_phaseinjector3_address_storage_8" BEL
        "soc_basesoc_sdram_phaseinjector3_address_storage_10" BEL
        "soc_basesoc_sdram_phaseinjector3_address_storage_9" BEL
        "soc_basesoc_sdram_phaseinjector3_baddress_storage_0" BEL
        "soc_basesoc_sdram_phaseinjector3_baddress_storage_1" BEL
        "soc_basesoc_sdram_phaseinjector3_baddress_storage_2" BEL
        "soc_spiflash_bitbang_storage_0" BEL "soc_spiflash_bitbang_storage_1"
        BEL "soc_spiflash_bitbang_storage_2" BEL
        "soc_spiflash_bitbang_storage_3" BEL "soc_basesoc_ctrl_storage_28" BEL
        "soc_suart_eventmanager_storage_0" BEL
        "soc_suart_eventmanager_storage_1" BEL "soc_basesoc_ctrl_storage_20"
        BEL "soc_basesoc_ctrl_storage_25" BEL "soc_basesoc_ctrl_storage_21"
        BEL "soc_basesoc_ctrl_storage_12" BEL "soc_basesoc_ctrl_storage_18"
        BEL "soc_basesoc_ctrl_storage_14" BEL "soc_basesoc_ctrl_storage_6" BEL
        "soc_basesoc_ctrl_storage_10" BEL "soc_basesoc_ctrl_storage_9" BEL
        "soc_basesoc_ctrl_storage_3" BEL "soc_basesoc_ctrl_storage_5" BEL
        "soc_basesoc_ctrl_storage_4" BEL "soc_opsis_i2c_master_storage_0" BEL
        "soc_opsis_i2c_master_storage_1" BEL "soc_opsis_i2c_master_storage_2"
        BEL "soc_opsis_i2c_master_storage_3" BEL
        "soc_opsis_i2c_master_storage_4" BEL "soc_opsis_i2c_master_storage_5"
        BEL "soc_opsis_i2c_master_storage_6" BEL
        "soc_opsis_i2c_master_storage_7" BEL
        "soc_basesoc_sdram_phaseinjector0_address_storage_0" BEL
        "soc_basesoc_sdram_phaseinjector0_address_storage_1" BEL
        "soc_basesoc_sdram_phaseinjector0_address_storage_2" BEL
        "soc_basesoc_sdram_phaseinjector0_address_storage_3" BEL
        "soc_basesoc_sdram_phaseinjector0_address_storage_4" BEL
        "soc_basesoc_sdram_phaseinjector0_address_storage_5" BEL
        "soc_basesoc_sdram_phaseinjector0_address_storage_6" BEL
        "soc_basesoc_sdram_phaseinjector0_address_storage_7" BEL
        "soc_basesoc_sdram_phaseinjector0_wrdata_storage_8" BEL
        "soc_basesoc_sdram_phaseinjector0_wrdata_storage_9" BEL
        "soc_basesoc_sdram_phaseinjector0_wrdata_storage_10" BEL
        "soc_basesoc_sdram_phaseinjector0_wrdata_storage_11" BEL
        "soc_basesoc_sdram_phaseinjector0_wrdata_storage_12" BEL
        "soc_basesoc_sdram_phaseinjector0_wrdata_storage_13" BEL
        "soc_basesoc_sdram_phaseinjector0_wrdata_storage_14" BEL
        "soc_basesoc_sdram_phaseinjector0_wrdata_storage_15" BEL
        "soc_basesoc_sdram_phaseinjector0_wrdata_storage_24" BEL
        "soc_basesoc_sdram_phaseinjector0_wrdata_storage_25" BEL
        "soc_basesoc_sdram_phaseinjector0_wrdata_storage_26" BEL
        "soc_basesoc_sdram_phaseinjector0_wrdata_storage_27" BEL
        "soc_basesoc_sdram_phaseinjector0_wrdata_storage_28" BEL
        "soc_basesoc_sdram_phaseinjector0_wrdata_storage_29" BEL
        "soc_basesoc_sdram_phaseinjector0_wrdata_storage_30" BEL
        "soc_basesoc_sdram_phaseinjector0_wrdata_storage_31" BEL
        "soc_basesoc_sdram_phaseinjector0_wrdata_storage_16" BEL
        "soc_basesoc_sdram_phaseinjector0_wrdata_storage_17" BEL
        "soc_basesoc_sdram_phaseinjector0_wrdata_storage_18" BEL
        "soc_basesoc_sdram_phaseinjector0_wrdata_storage_19" BEL
        "soc_basesoc_sdram_phaseinjector0_wrdata_storage_20" BEL
        "soc_basesoc_sdram_phaseinjector0_wrdata_storage_21" BEL
        "soc_basesoc_sdram_phaseinjector0_wrdata_storage_22" BEL
        "soc_basesoc_sdram_phaseinjector0_wrdata_storage_23" BEL
        "soc_basesoc_sdram_phaseinjector1_wrdata_storage_24" BEL
        "soc_basesoc_sdram_phaseinjector1_wrdata_storage_25" BEL
        "soc_basesoc_sdram_phaseinjector1_wrdata_storage_26" BEL
        "soc_basesoc_sdram_phaseinjector1_wrdata_storage_27" BEL
        "soc_basesoc_sdram_phaseinjector1_wrdata_storage_28" BEL
        "soc_basesoc_sdram_phaseinjector1_wrdata_storage_29" BEL
        "soc_basesoc_sdram_phaseinjector1_wrdata_storage_30" BEL
        "soc_basesoc_sdram_phaseinjector1_wrdata_storage_31" BEL
        "soc_basesoc_sdram_phaseinjector0_wrdata_storage_0" BEL
        "soc_basesoc_sdram_phaseinjector0_wrdata_storage_1" BEL
        "soc_basesoc_sdram_phaseinjector0_wrdata_storage_2" BEL
        "soc_basesoc_sdram_phaseinjector0_wrdata_storage_3" BEL
        "soc_basesoc_sdram_phaseinjector0_wrdata_storage_4" BEL
        "soc_basesoc_sdram_phaseinjector0_wrdata_storage_5" BEL
        "soc_basesoc_sdram_phaseinjector0_wrdata_storage_6" BEL
        "soc_basesoc_sdram_phaseinjector0_wrdata_storage_7" BEL
        "soc_basesoc_sdram_phaseinjector1_address_storage_0" BEL
        "soc_basesoc_sdram_phaseinjector1_address_storage_1" BEL
        "soc_basesoc_sdram_phaseinjector1_address_storage_2" BEL
        "soc_basesoc_sdram_phaseinjector1_address_storage_3" BEL
        "soc_basesoc_sdram_phaseinjector1_address_storage_4" BEL
        "soc_basesoc_sdram_phaseinjector1_address_storage_5" BEL
        "soc_basesoc_sdram_phaseinjector1_address_storage_6" BEL
        "soc_basesoc_sdram_phaseinjector1_address_storage_7" BEL
        "soc_basesoc_sdram_phaseinjector1_wrdata_storage_0" BEL
        "soc_basesoc_sdram_phaseinjector1_wrdata_storage_1" BEL
        "soc_basesoc_sdram_phaseinjector1_wrdata_storage_2" BEL
        "soc_basesoc_sdram_phaseinjector1_wrdata_storage_3" BEL
        "soc_basesoc_sdram_phaseinjector1_wrdata_storage_4" BEL
        "soc_basesoc_sdram_phaseinjector1_wrdata_storage_5" BEL
        "soc_basesoc_sdram_phaseinjector1_wrdata_storage_6" BEL
        "soc_basesoc_sdram_phaseinjector1_wrdata_storage_7" BEL
        "soc_basesoc_sdram_phaseinjector1_wrdata_storage_16" BEL
        "soc_basesoc_sdram_phaseinjector1_wrdata_storage_17" BEL
        "soc_basesoc_sdram_phaseinjector1_wrdata_storage_18" BEL
        "soc_basesoc_sdram_phaseinjector1_wrdata_storage_19" BEL
        "soc_basesoc_sdram_phaseinjector1_wrdata_storage_20" BEL
        "soc_basesoc_sdram_phaseinjector1_wrdata_storage_21" BEL
        "soc_basesoc_sdram_phaseinjector1_wrdata_storage_22" BEL
        "soc_basesoc_sdram_phaseinjector1_wrdata_storage_23" BEL
        "soc_basesoc_sdram_phaseinjector1_wrdata_storage_8" BEL
        "soc_basesoc_sdram_phaseinjector1_wrdata_storage_9" BEL
        "soc_basesoc_sdram_phaseinjector1_wrdata_storage_10" BEL
        "soc_basesoc_sdram_phaseinjector1_wrdata_storage_11" BEL
        "soc_basesoc_sdram_phaseinjector1_wrdata_storage_12" BEL
        "soc_basesoc_sdram_phaseinjector1_wrdata_storage_13" BEL
        "soc_basesoc_sdram_phaseinjector1_wrdata_storage_14" BEL
        "soc_basesoc_sdram_phaseinjector1_wrdata_storage_15" BEL
        "soc_basesoc_sdram_phaseinjector2_wrdata_storage_16" BEL
        "soc_basesoc_sdram_phaseinjector2_wrdata_storage_17" BEL
        "soc_basesoc_sdram_phaseinjector2_wrdata_storage_18" BEL
        "soc_basesoc_sdram_phaseinjector2_wrdata_storage_19" BEL
        "soc_basesoc_sdram_phaseinjector2_wrdata_storage_20" BEL
        "soc_basesoc_sdram_phaseinjector2_wrdata_storage_21" BEL
        "soc_basesoc_sdram_phaseinjector2_wrdata_storage_22" BEL
        "soc_basesoc_sdram_phaseinjector2_wrdata_storage_23" BEL
        "soc_basesoc_sdram_phaseinjector2_address_storage_0" BEL
        "soc_basesoc_sdram_phaseinjector2_address_storage_1" BEL
        "soc_basesoc_sdram_phaseinjector2_address_storage_2" BEL
        "soc_basesoc_sdram_phaseinjector2_address_storage_3" BEL
        "soc_basesoc_sdram_phaseinjector2_address_storage_4" BEL
        "soc_basesoc_sdram_phaseinjector2_address_storage_5" BEL
        "soc_basesoc_sdram_phaseinjector2_address_storage_6" BEL
        "soc_basesoc_sdram_phaseinjector2_address_storage_7" BEL
        "soc_basesoc_sdram_phaseinjector2_wrdata_storage_24" BEL
        "soc_basesoc_sdram_phaseinjector2_wrdata_storage_25" BEL
        "soc_basesoc_sdram_phaseinjector2_wrdata_storage_26" BEL
        "soc_basesoc_sdram_phaseinjector2_wrdata_storage_27" BEL
        "soc_basesoc_sdram_phaseinjector2_wrdata_storage_28" BEL
        "soc_basesoc_sdram_phaseinjector2_wrdata_storage_29" BEL
        "soc_basesoc_sdram_phaseinjector2_wrdata_storage_30" BEL
        "soc_basesoc_sdram_phaseinjector2_wrdata_storage_31" BEL
        "soc_basesoc_sdram_phaseinjector3_address_storage_0" BEL
        "soc_basesoc_sdram_phaseinjector3_address_storage_1" BEL
        "soc_basesoc_sdram_phaseinjector3_address_storage_2" BEL
        "soc_basesoc_sdram_phaseinjector3_address_storage_3" BEL
        "soc_basesoc_sdram_phaseinjector3_address_storage_4" BEL
        "soc_basesoc_sdram_phaseinjector3_address_storage_5" BEL
        "soc_basesoc_sdram_phaseinjector3_address_storage_6" BEL
        "soc_basesoc_sdram_phaseinjector3_address_storage_7" BEL
        "soc_basesoc_sdram_phaseinjector2_wrdata_storage_8" BEL
        "soc_basesoc_sdram_phaseinjector2_wrdata_storage_9" BEL
        "soc_basesoc_sdram_phaseinjector2_wrdata_storage_10" BEL
        "soc_basesoc_sdram_phaseinjector2_wrdata_storage_11" BEL
        "soc_basesoc_sdram_phaseinjector2_wrdata_storage_12" BEL
        "soc_basesoc_sdram_phaseinjector2_wrdata_storage_13" BEL
        "soc_basesoc_sdram_phaseinjector2_wrdata_storage_14" BEL
        "soc_basesoc_sdram_phaseinjector2_wrdata_storage_15" BEL
        "soc_basesoc_sdram_phaseinjector2_wrdata_storage_0" BEL
        "soc_basesoc_sdram_phaseinjector2_wrdata_storage_1" BEL
        "soc_basesoc_sdram_phaseinjector2_wrdata_storage_2" BEL
        "soc_basesoc_sdram_phaseinjector2_wrdata_storage_3" BEL
        "soc_basesoc_sdram_phaseinjector2_wrdata_storage_4" BEL
        "soc_basesoc_sdram_phaseinjector2_wrdata_storage_5" BEL
        "soc_basesoc_sdram_phaseinjector2_wrdata_storage_6" BEL
        "soc_basesoc_sdram_phaseinjector2_wrdata_storage_7" BEL
        "soc_basesoc_sdram_phaseinjector3_wrdata_storage_8" BEL
        "soc_basesoc_sdram_phaseinjector3_wrdata_storage_9" BEL
        "soc_basesoc_sdram_phaseinjector3_wrdata_storage_10" BEL
        "soc_basesoc_sdram_phaseinjector3_wrdata_storage_11" BEL
        "soc_basesoc_sdram_phaseinjector3_wrdata_storage_12" BEL
        "soc_basesoc_sdram_phaseinjector3_wrdata_storage_13" BEL
        "soc_basesoc_sdram_phaseinjector3_wrdata_storage_14" BEL
        "soc_basesoc_sdram_phaseinjector3_wrdata_storage_15" BEL
        "soc_basesoc_sdram_phaseinjector3_wrdata_storage_24" BEL
        "soc_basesoc_sdram_phaseinjector3_wrdata_storage_25" BEL
        "soc_basesoc_sdram_phaseinjector3_wrdata_storage_26" BEL
        "soc_basesoc_sdram_phaseinjector3_wrdata_storage_27" BEL
        "soc_basesoc_sdram_phaseinjector3_wrdata_storage_28" BEL
        "soc_basesoc_sdram_phaseinjector3_wrdata_storage_29" BEL
        "soc_basesoc_sdram_phaseinjector3_wrdata_storage_30" BEL
        "soc_basesoc_sdram_phaseinjector3_wrdata_storage_31" BEL
        "soc_basesoc_sdram_phaseinjector3_wrdata_storage_16" BEL
        "soc_basesoc_sdram_phaseinjector3_wrdata_storage_17" BEL
        "soc_basesoc_sdram_phaseinjector3_wrdata_storage_18" BEL
        "soc_basesoc_sdram_phaseinjector3_wrdata_storage_19" BEL
        "soc_basesoc_sdram_phaseinjector3_wrdata_storage_20" BEL
        "soc_basesoc_sdram_phaseinjector3_wrdata_storage_21" BEL
        "soc_basesoc_sdram_phaseinjector3_wrdata_storage_22" BEL
        "soc_basesoc_sdram_phaseinjector3_wrdata_storage_23" BEL
        "soc_basesoc_load_storage_16" BEL "soc_basesoc_load_storage_17" BEL
        "soc_basesoc_load_storage_18" BEL "soc_basesoc_load_storage_19" BEL
        "soc_basesoc_load_storage_20" BEL "soc_basesoc_load_storage_21" BEL
        "soc_basesoc_load_storage_22" BEL "soc_basesoc_load_storage_23" BEL
        "soc_basesoc_sdram_phaseinjector3_wrdata_storage_0" BEL
        "soc_basesoc_sdram_phaseinjector3_wrdata_storage_1" BEL
        "soc_basesoc_sdram_phaseinjector3_wrdata_storage_2" BEL
        "soc_basesoc_sdram_phaseinjector3_wrdata_storage_3" BEL
        "soc_basesoc_sdram_phaseinjector3_wrdata_storage_4" BEL
        "soc_basesoc_sdram_phaseinjector3_wrdata_storage_5" BEL
        "soc_basesoc_sdram_phaseinjector3_wrdata_storage_6" BEL
        "soc_basesoc_sdram_phaseinjector3_wrdata_storage_7" BEL
        "soc_basesoc_load_storage_24" BEL "soc_basesoc_load_storage_25" BEL
        "soc_basesoc_load_storage_26" BEL "soc_basesoc_load_storage_27" BEL
        "soc_basesoc_load_storage_28" BEL "soc_basesoc_load_storage_29" BEL
        "soc_basesoc_load_storage_30" BEL "soc_basesoc_load_storage_31" BEL
        "soc_basesoc_load_storage_8" BEL "soc_basesoc_load_storage_9" BEL
        "soc_basesoc_load_storage_10" BEL "soc_basesoc_load_storage_11" BEL
        "soc_basesoc_load_storage_12" BEL "soc_basesoc_load_storage_13" BEL
        "soc_basesoc_load_storage_14" BEL "soc_basesoc_load_storage_15" BEL
        "soc_basesoc_load_storage_0" BEL "soc_basesoc_load_storage_1" BEL
        "soc_basesoc_load_storage_2" BEL "soc_basesoc_load_storage_3" BEL
        "soc_basesoc_load_storage_4" BEL "soc_basesoc_load_storage_5" BEL
        "soc_basesoc_load_storage_6" BEL "soc_basesoc_load_storage_7" BEL
        "soc_basesoc_reload_storage_8" BEL "soc_basesoc_reload_storage_9" BEL
        "soc_basesoc_reload_storage_10" BEL "soc_basesoc_reload_storage_11"
        BEL "soc_basesoc_reload_storage_12" BEL
        "soc_basesoc_reload_storage_13" BEL "soc_basesoc_reload_storage_14"
        BEL "soc_basesoc_reload_storage_15" BEL
        "soc_basesoc_reload_storage_24" BEL "soc_basesoc_reload_storage_25"
        BEL "soc_basesoc_reload_storage_26" BEL
        "soc_basesoc_reload_storage_27" BEL "soc_basesoc_reload_storage_28"
        BEL "soc_basesoc_reload_storage_29" BEL
        "soc_basesoc_reload_storage_30" BEL "soc_basesoc_reload_storage_31"
        BEL "soc_basesoc_reload_storage_16" BEL
        "soc_basesoc_reload_storage_17" BEL "soc_basesoc_reload_storage_18"
        BEL "soc_basesoc_reload_storage_19" BEL
        "soc_basesoc_reload_storage_20" BEL "soc_basesoc_reload_storage_21"
        BEL "soc_basesoc_reload_storage_22" BEL
        "soc_basesoc_reload_storage_23" BEL "soc_basesoc_reload_storage_0" BEL
        "soc_basesoc_reload_storage_1" BEL "soc_basesoc_reload_storage_2" BEL
        "soc_basesoc_reload_storage_3" BEL "soc_basesoc_reload_storage_4" BEL
        "soc_basesoc_reload_storage_5" BEL "soc_basesoc_reload_storage_6" BEL
        "soc_basesoc_reload_storage_7" BEL "soc_suart_source_valid" BEL
        "memdat_4_0" BEL "memdat_4_1" BEL "memdat_4_2" BEL "memdat_4_3" BEL
        "memdat_4_4" BEL "memdat_4_5" BEL "memdat_4_6" BEL "memdat_4_7" BEL
        "memdat_2_0" BEL "memdat_2_1" BEL "memdat_2_2" BEL "memdat_2_3" BEL
        "memdat_2_4" BEL "memdat_2_5" BEL "memdat_2_6" BEL "memdat_2_7" BEL
        "soc_dna_status_0" BEL "soc_dna_status_1" BEL "soc_dna_status_2" BEL
        "soc_dna_status_3" BEL "soc_dna_status_4" BEL "soc_dna_status_5" BEL
        "soc_dna_status_6" BEL "soc_dna_status_7" BEL "soc_dna_status_8" BEL
        "soc_dna_status_9" BEL "soc_dna_status_10" BEL "soc_dna_status_11" BEL
        "soc_dna_status_12" BEL "soc_dna_status_13" BEL "soc_dna_status_14"
        BEL "soc_dna_status_15" BEL "soc_dna_status_16" BEL
        "soc_dna_status_17" BEL "soc_dna_status_18" BEL "soc_dna_status_19"
        BEL "soc_dna_status_20" BEL "soc_dna_status_21" BEL
        "soc_dna_status_22" BEL "soc_dna_status_23" BEL "soc_dna_status_24"
        BEL "soc_dna_status_25" BEL "soc_dna_status_26" BEL
        "soc_dna_status_27" BEL "soc_dna_status_28" BEL "soc_dna_status_29"
        BEL "soc_dna_status_30" BEL "soc_dna_status_31" BEL
        "soc_dna_status_32" BEL "soc_dna_status_33" BEL "soc_dna_status_34"
        BEL "soc_dna_status_35" BEL "soc_dna_status_36" BEL
        "soc_dna_status_37" BEL "soc_dna_status_38" BEL "soc_dna_status_39"
        BEL "soc_dna_status_40" BEL "soc_dna_status_41" BEL
        "soc_dna_status_42" BEL "soc_dna_status_43" BEL "soc_dna_status_44"
        BEL "soc_dna_status_45" BEL "soc_dna_status_46" BEL
        "soc_dna_status_47" BEL "soc_dna_status_48" BEL "soc_dna_status_49"
        BEL "soc_dna_status_50" BEL "soc_dna_status_51" BEL
        "soc_dna_status_52" BEL "soc_dna_status_53" BEL "soc_dna_status_54"
        BEL "soc_dna_status_55" BEL "soc_dna_status_56" BEL
        "soc_basesoc_sdram_bandwidth_nreads_status_0" BEL
        "soc_basesoc_sdram_bandwidth_nreads_status_1" BEL
        "soc_basesoc_sdram_bandwidth_nreads_status_2" BEL
        "soc_basesoc_sdram_bandwidth_nreads_status_3" BEL
        "soc_basesoc_sdram_bandwidth_nreads_status_4" BEL
        "soc_basesoc_sdram_bandwidth_nreads_status_5" BEL
        "soc_basesoc_sdram_bandwidth_nreads_status_6" BEL
        "soc_basesoc_sdram_bandwidth_nreads_status_7" BEL
        "soc_basesoc_sdram_bandwidth_nreads_status_8" BEL
        "soc_basesoc_sdram_bandwidth_nreads_status_9" BEL
        "soc_basesoc_sdram_bandwidth_nreads_status_10" BEL
        "soc_basesoc_sdram_bandwidth_nreads_status_11" BEL
        "soc_basesoc_sdram_bandwidth_nreads_status_12" BEL
        "soc_basesoc_sdram_bandwidth_nreads_status_13" BEL
        "soc_basesoc_sdram_bandwidth_nreads_status_14" BEL
        "soc_basesoc_sdram_bandwidth_nreads_status_15" BEL
        "soc_basesoc_sdram_bandwidth_nreads_status_16" BEL
        "soc_basesoc_sdram_bandwidth_nreads_status_17" BEL
        "soc_basesoc_sdram_bandwidth_nreads_status_18" BEL
        "soc_basesoc_sdram_bandwidth_nreads_status_19" BEL
        "soc_basesoc_sdram_bandwidth_nreads_status_20" BEL
        "soc_basesoc_sdram_bandwidth_nreads_status_21" BEL
        "soc_basesoc_sdram_bandwidth_nreads_status_22" BEL
        "soc_basesoc_sdram_bandwidth_nreads_status_23" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_status_0" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_status_1" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_status_2" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_status_3" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_status_4" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_status_5" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_status_6" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_status_7" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_status_8" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_status_9" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_status_10" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_status_11" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_status_12" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_status_13" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_status_14" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_status_15" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_status_16" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_status_17" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_status_18" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_status_19" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_status_20" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_status_21" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_status_22" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_status_23" BEL
        "soc_opsis_i2c_status_storage_0" BEL "soc_opsis_i2c_status_storage_1"
        BEL "memadr_1_0" BEL "memadr_1_1" BEL "memadr_1_2" BEL
        "soc_basesoc_sdram_dfi_p0_rddata_en" BEL
        "soc_basesoc_sdram_dfi_p1_rddata_en" BEL
        "soc_basesoc_sdram_dfi_p1_wrdata_en" BEL "vns_new_master_rdata_valid4"
        BEL "soc_basesoc_value_0" BEL "soc_basesoc_value_1" BEL
        "soc_basesoc_value_2" BEL "soc_basesoc_value_3" BEL
        "soc_basesoc_value_4" BEL "soc_basesoc_value_5" BEL
        "soc_basesoc_value_6" BEL "soc_basesoc_value_7" BEL
        "soc_basesoc_value_8" BEL "soc_basesoc_value_9" BEL
        "soc_basesoc_value_10" BEL "soc_basesoc_value_11" BEL
        "soc_basesoc_value_12" BEL "soc_basesoc_value_13" BEL
        "soc_basesoc_value_14" BEL "soc_basesoc_value_15" BEL
        "soc_basesoc_value_16" BEL "soc_basesoc_value_17" BEL
        "soc_basesoc_value_18" BEL "soc_basesoc_value_19" BEL
        "soc_basesoc_value_20" BEL "soc_basesoc_value_21" BEL
        "soc_basesoc_value_22" BEL "soc_basesoc_value_23" BEL
        "soc_basesoc_value_24" BEL "soc_basesoc_value_25" BEL
        "soc_basesoc_value_26" BEL "soc_basesoc_value_27" BEL
        "soc_basesoc_value_28" BEL "soc_basesoc_value_29" BEL
        "soc_basesoc_value_30" BEL "soc_basesoc_value_31" BEL
        "vns_xilinxmultiregimpl1_regs0" BEL "soc_suart_tx_reg_0" BEL
        "soc_suart_tx_reg_1" BEL "soc_suart_tx_reg_2" BEL "soc_suart_tx_reg_3"
        BEL "soc_suart_tx_reg_4" BEL "soc_suart_tx_reg_5" BEL
        "soc_suart_tx_reg_6" BEL "soc_suart_tx_reg_7" BEL "soc_spiflash_dqi_0"
        BEL "soc_spiflash_dqi_1" BEL "soc_spiflash_dqi_2" BEL
        "soc_spiflash_dqi_3" BEL "vns_xilinxmultiregimpl1_regs1" BEL
        "vns_basesoc_csrbankarray_interface0_bank_bus_dat_r_0" BEL
        "vns_basesoc_csrbankarray_interface0_bank_bus_dat_r_1" BEL
        "vns_basesoc_csrbankarray_interface0_bank_bus_dat_r_2" BEL
        "vns_basesoc_csrbankarray_interface0_bank_bus_dat_r_3" BEL
        "vns_basesoc_csrbankarray_interface0_bank_bus_dat_r_4" BEL
        "vns_basesoc_csrbankarray_interface0_bank_bus_dat_r_5" BEL
        "vns_basesoc_csrbankarray_interface0_bank_bus_dat_r_6" BEL
        "vns_basesoc_csrbankarray_interface0_bank_bus_dat_r_7" BEL
        "vns_basesoc_csrbankarray_interface1_bank_bus_dat_r_0" BEL
        "vns_basesoc_csrbankarray_interface1_bank_bus_dat_r_1" BEL
        "vns_basesoc_csrbankarray_interface7_bank_bus_dat_r_0" BEL
        "vns_basesoc_csrbankarray_interface7_bank_bus_dat_r_1" BEL
        "vns_basesoc_csrbankarray_interface7_bank_bus_dat_r_2" BEL
        "vns_basesoc_csrbankarray_interface7_bank_bus_dat_r_3" BEL
        "vns_basesoc_csrbankarray_interface7_bank_bus_dat_r_4" BEL
        "vns_basesoc_csrbankarray_interface7_bank_bus_dat_r_5" BEL
        "vns_basesoc_csrbankarray_interface7_bank_bus_dat_r_6" BEL
        "vns_basesoc_csrbankarray_interface7_bank_bus_dat_r_7" BEL
        "soc_basesoc_value_status_0" BEL "soc_basesoc_value_status_1" BEL
        "soc_basesoc_value_status_2" BEL "soc_basesoc_value_status_3" BEL
        "soc_basesoc_value_status_4" BEL "soc_basesoc_value_status_5" BEL
        "soc_basesoc_value_status_6" BEL "soc_basesoc_value_status_7" BEL
        "soc_basesoc_value_status_8" BEL "soc_basesoc_value_status_9" BEL
        "soc_basesoc_value_status_10" BEL "soc_basesoc_value_status_11" BEL
        "soc_basesoc_value_status_12" BEL "soc_basesoc_value_status_13" BEL
        "soc_basesoc_value_status_14" BEL "soc_basesoc_value_status_15" BEL
        "soc_basesoc_value_status_16" BEL "soc_basesoc_value_status_17" BEL
        "soc_basesoc_value_status_18" BEL "soc_basesoc_value_status_19" BEL
        "soc_basesoc_value_status_20" BEL "soc_basesoc_value_status_21" BEL
        "soc_basesoc_value_status_22" BEL "soc_basesoc_value_status_23" BEL
        "soc_basesoc_value_status_24" BEL "soc_basesoc_value_status_25" BEL
        "soc_basesoc_value_status_26" BEL "soc_basesoc_value_status_27" BEL
        "soc_basesoc_value_status_28" BEL "soc_basesoc_value_status_29" BEL
        "soc_basesoc_value_status_30" BEL "soc_basesoc_value_status_31" BEL
        "soc_opsis_i2c_sda_i" BEL "soc_opsis_i2c_sda_r" BEL
        "soc_opsis_i2c_din_0" BEL "soc_opsis_i2c_din_1" BEL
        "soc_opsis_i2c_din_2" BEL "soc_opsis_i2c_din_3" BEL
        "soc_opsis_i2c_din_4" BEL "soc_opsis_i2c_din_5" BEL
        "soc_opsis_i2c_din_6" BEL "soc_opsis_i2c_din_7" BEL
        "soc_spiflash_sr_0" BEL "soc_spiflash_sr_1" BEL "soc_spiflash_sr_2"
        BEL "soc_spiflash_sr_3" BEL "soc_spiflash_sr_4" BEL
        "soc_spiflash_sr_5" BEL "soc_spiflash_sr_6" BEL "soc_spiflash_sr_7"
        BEL "soc_spiflash_sr_8" BEL "soc_spiflash_sr_9" BEL
        "soc_spiflash_sr_10" BEL "soc_spiflash_sr_11" BEL "soc_spiflash_sr_12"
        BEL "soc_spiflash_sr_13" BEL "soc_spiflash_sr_14" BEL
        "soc_spiflash_sr_15" BEL "soc_spiflash_sr_16" BEL "soc_spiflash_sr_17"
        BEL "soc_spiflash_sr_18" BEL "soc_spiflash_sr_19" BEL
        "soc_spiflash_sr_20" BEL "soc_spiflash_sr_21" BEL "soc_spiflash_sr_22"
        BEL "soc_spiflash_sr_23" BEL "soc_spiflash_sr_24" BEL
        "soc_spiflash_sr_25" BEL "soc_spiflash_sr_26" BEL "soc_spiflash_sr_27"
        BEL "soc_spiflash_sr_28" BEL "soc_spiflash_sr_29" BEL
        "soc_spiflash_sr_30" BEL "soc_spiflash_sr_31" BEL
        "soc_dfi_dfi_p2_rddata_0" BEL "soc_dfi_dfi_p2_rddata_1" BEL
        "soc_dfi_dfi_p2_rddata_2" BEL "soc_dfi_dfi_p2_rddata_3" BEL
        "soc_dfi_dfi_p2_rddata_4" BEL "soc_dfi_dfi_p2_rddata_5" BEL
        "soc_dfi_dfi_p2_rddata_6" BEL "soc_dfi_dfi_p2_rddata_7" BEL
        "soc_dfi_dfi_p2_rddata_8" BEL "soc_dfi_dfi_p2_rddata_9" BEL
        "soc_dfi_dfi_p2_rddata_10" BEL "soc_dfi_dfi_p2_rddata_11" BEL
        "soc_dfi_dfi_p2_rddata_12" BEL "soc_dfi_dfi_p2_rddata_13" BEL
        "soc_dfi_dfi_p2_rddata_14" BEL "soc_dfi_dfi_p2_rddata_15" BEL
        "soc_dfi_dfi_p2_rddata_16" BEL "soc_dfi_dfi_p2_rddata_17" BEL
        "soc_dfi_dfi_p2_rddata_18" BEL "soc_dfi_dfi_p2_rddata_19" BEL
        "soc_dfi_dfi_p2_rddata_20" BEL "soc_dfi_dfi_p2_rddata_21" BEL
        "soc_dfi_dfi_p2_rddata_22" BEL "soc_dfi_dfi_p2_rddata_23" BEL
        "soc_dfi_dfi_p2_rddata_24" BEL "soc_dfi_dfi_p2_rddata_25" BEL
        "soc_dfi_dfi_p2_rddata_26" BEL "soc_dfi_dfi_p2_rddata_27" BEL
        "soc_dfi_dfi_p2_rddata_28" BEL "soc_dfi_dfi_p2_rddata_29" BEL
        "soc_dfi_dfi_p2_rddata_30" BEL "soc_dfi_dfi_p2_rddata_31" BEL
        "soc_dfi_dfi_p3_rddata_0" BEL "soc_dfi_dfi_p3_rddata_1" BEL
        "soc_dfi_dfi_p3_rddata_2" BEL "soc_dfi_dfi_p3_rddata_3" BEL
        "soc_dfi_dfi_p3_rddata_4" BEL "soc_dfi_dfi_p3_rddata_5" BEL
        "soc_dfi_dfi_p3_rddata_6" BEL "soc_dfi_dfi_p3_rddata_7" BEL
        "soc_dfi_dfi_p3_rddata_8" BEL "soc_dfi_dfi_p3_rddata_9" BEL
        "soc_dfi_dfi_p3_rddata_10" BEL "soc_dfi_dfi_p3_rddata_11" BEL
        "soc_dfi_dfi_p3_rddata_12" BEL "soc_dfi_dfi_p3_rddata_13" BEL
        "soc_dfi_dfi_p3_rddata_14" BEL "soc_dfi_dfi_p3_rddata_15" BEL
        "soc_dfi_dfi_p3_rddata_16" BEL "soc_dfi_dfi_p3_rddata_17" BEL
        "soc_dfi_dfi_p3_rddata_18" BEL "soc_dfi_dfi_p3_rddata_19" BEL
        "soc_dfi_dfi_p3_rddata_20" BEL "soc_dfi_dfi_p3_rddata_21" BEL
        "soc_dfi_dfi_p3_rddata_22" BEL "soc_dfi_dfi_p3_rddata_23" BEL
        "soc_dfi_dfi_p3_rddata_24" BEL "soc_dfi_dfi_p3_rddata_25" BEL
        "soc_dfi_dfi_p3_rddata_26" BEL "soc_dfi_dfi_p3_rddata_27" BEL
        "soc_dfi_dfi_p3_rddata_28" BEL "soc_dfi_dfi_p3_rddata_29" BEL
        "soc_dfi_dfi_p3_rddata_30" BEL "soc_dfi_dfi_p3_rddata_31" BEL
        "vns_basesoc_csrbankarray_interface5_bank_bus_dat_r_0" BEL
        "vns_basesoc_csrbankarray_interface5_bank_bus_dat_r_1" BEL
        "vns_basesoc_csrbankarray_interface5_bank_bus_dat_r_2" BEL
        "vns_basesoc_csrbankarray_interface5_bank_bus_dat_r_3" BEL
        "vns_basesoc_csrbankarray_interface6_bank_bus_dat_r_0" BEL
        "vns_basesoc_csrbankarray_interface6_bank_bus_dat_r_1" BEL
        "vns_basesoc_csrbankarray_interface6_bank_bus_dat_r_2" BEL
        "vns_basesoc_csrbankarray_interface6_bank_bus_dat_r_3" BEL
        "vns_basesoc_csrbankarray_interface6_bank_bus_dat_r_4" BEL
        "vns_basesoc_csrbankarray_interface6_bank_bus_dat_r_5" BEL
        "vns_basesoc_csrbankarray_interface6_bank_bus_dat_r_6" BEL
        "vns_basesoc_csrbankarray_interface6_bank_bus_dat_r_7" BEL
        "soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_0" BEL
        "soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_1" BEL
        "soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_2" BEL
        "soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_3" BEL
        "soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_4" BEL
        "soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_5" BEL
        "soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_6" BEL
        "soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_7" BEL
        "soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_8" BEL
        "soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_9" BEL
        "soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_10" BEL
        "soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_11" BEL
        "soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_12" BEL
        "soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_13" BEL
        "soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_14" BEL
        "soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_15" BEL
        "soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_16" BEL
        "soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_17" BEL
        "soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_18" BEL
        "soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_19" BEL
        "soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_20" BEL
        "soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_we" BEL
        "soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_we" BEL
        "soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_0" BEL
        "soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_1" BEL
        "soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_2" BEL
        "soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_3" BEL
        "soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_4" BEL
        "soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_5" BEL
        "soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_6" BEL
        "soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_7" BEL
        "soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_8" BEL
        "soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_9" BEL
        "soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_10" BEL
        "soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_11" BEL
        "soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_12" BEL
        "soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_13" BEL
        "soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_14" BEL
        "soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_15" BEL
        "soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_16" BEL
        "soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_17" BEL
        "soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_18" BEL
        "soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_19" BEL
        "soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_20" BEL
        "soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_0" BEL
        "soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_1" BEL
        "soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_2" BEL
        "soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_3" BEL
        "soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_4" BEL
        "soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_5" BEL
        "soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_6" BEL
        "soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_7" BEL
        "soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_8" BEL
        "soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_9" BEL
        "soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_10" BEL
        "soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_11" BEL
        "soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_12" BEL
        "soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_13" BEL
        "soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_14" BEL
        "soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_15" BEL
        "soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_16" BEL
        "soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_17" BEL
        "soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_18" BEL
        "soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_19" BEL
        "soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_20" BEL
        "soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_we" BEL
        "soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_we" BEL
        "soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_0" BEL
        "soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_1" BEL
        "soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_2" BEL
        "soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_3" BEL
        "soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_4" BEL
        "soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_5" BEL
        "soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_6" BEL
        "soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_7" BEL
        "soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_8" BEL
        "soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_9" BEL
        "soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_10" BEL
        "soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_11" BEL
        "soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_12" BEL
        "soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_13" BEL
        "soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_14" BEL
        "soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_15" BEL
        "soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_16" BEL
        "soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_17" BEL
        "soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_18" BEL
        "soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_19" BEL
        "soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_20" BEL
        "soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_we" BEL
        "soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_0" BEL
        "soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_1" BEL
        "soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_2" BEL
        "soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_3" BEL
        "soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_4" BEL
        "soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_5" BEL
        "soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_6" BEL
        "soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_7" BEL
        "soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_8" BEL
        "soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_9" BEL
        "soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_10" BEL
        "soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_11" BEL
        "soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_12" BEL
        "soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_13" BEL
        "soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_14" BEL
        "soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_15" BEL
        "soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_16" BEL
        "soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_17" BEL
        "soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_18" BEL
        "soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_19" BEL
        "soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_20" BEL
        "soc_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_0" BEL
        "soc_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_1" BEL
        "soc_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_2" BEL
        "soc_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_3" BEL
        "soc_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_4" BEL
        "soc_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_5" BEL
        "soc_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_6" BEL
        "soc_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_7" BEL
        "soc_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_8" BEL
        "soc_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_9" BEL
        "soc_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_10" BEL
        "soc_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_11" BEL
        "soc_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_12" BEL
        "soc_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_13" BEL
        "soc_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_14" BEL
        "soc_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_15" BEL
        "soc_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_16" BEL
        "soc_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_17" BEL
        "soc_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_18" BEL
        "soc_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_19" BEL
        "soc_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_20" BEL
        "soc_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_we" BEL
        "soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_we" BEL
        "soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_0" BEL
        "soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_1" BEL
        "soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_2" BEL
        "soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_3" BEL
        "soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_4" BEL
        "soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_5" BEL
        "soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_6" BEL
        "soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_7" BEL
        "soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_8" BEL
        "soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_9" BEL
        "soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_10" BEL
        "soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_11" BEL
        "soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_12" BEL
        "soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_13" BEL
        "soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_14" BEL
        "soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_15" BEL
        "soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_16" BEL
        "soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_17" BEL
        "soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_18" BEL
        "soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_19" BEL
        "soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_20" BEL
        "soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_0" BEL
        "soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_1" BEL
        "soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_2" BEL
        "soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_3" BEL
        "soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_4" BEL
        "soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_5" BEL
        "soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_6" BEL
        "soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_7" BEL
        "soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_8" BEL
        "soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_9" BEL
        "soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_10" BEL
        "soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_11" BEL
        "soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_12" BEL
        "soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_13" BEL
        "soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_14" BEL
        "soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_15" BEL
        "soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_16" BEL
        "soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_17" BEL
        "soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_18" BEL
        "soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_19" BEL
        "soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_20" BEL
        "soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_we" BEL
        "soc_dfi_dfi_p0_rddata_0" BEL "soc_dfi_dfi_p0_rddata_1" BEL
        "soc_dfi_dfi_p0_rddata_2" BEL "soc_dfi_dfi_p0_rddata_3" BEL
        "soc_dfi_dfi_p0_rddata_4" BEL "soc_dfi_dfi_p0_rddata_5" BEL
        "soc_dfi_dfi_p0_rddata_6" BEL "soc_dfi_dfi_p0_rddata_7" BEL
        "soc_dfi_dfi_p0_rddata_8" BEL "soc_dfi_dfi_p0_rddata_9" BEL
        "soc_dfi_dfi_p0_rddata_10" BEL "soc_dfi_dfi_p0_rddata_11" BEL
        "soc_dfi_dfi_p0_rddata_12" BEL "soc_dfi_dfi_p0_rddata_13" BEL
        "soc_dfi_dfi_p0_rddata_14" BEL "soc_dfi_dfi_p0_rddata_15" BEL
        "soc_dfi_dfi_p0_rddata_16" BEL "soc_dfi_dfi_p0_rddata_17" BEL
        "soc_dfi_dfi_p0_rddata_18" BEL "soc_dfi_dfi_p0_rddata_19" BEL
        "soc_dfi_dfi_p0_rddata_20" BEL "soc_dfi_dfi_p0_rddata_21" BEL
        "soc_dfi_dfi_p0_rddata_22" BEL "soc_dfi_dfi_p0_rddata_23" BEL
        "soc_dfi_dfi_p0_rddata_24" BEL "soc_dfi_dfi_p0_rddata_25" BEL
        "soc_dfi_dfi_p0_rddata_26" BEL "soc_dfi_dfi_p0_rddata_27" BEL
        "soc_dfi_dfi_p0_rddata_28" BEL "soc_dfi_dfi_p0_rddata_29" BEL
        "soc_dfi_dfi_p0_rddata_30" BEL "soc_dfi_dfi_p0_rddata_31" BEL
        "soc_dfi_dfi_p1_rddata_0" BEL "soc_dfi_dfi_p1_rddata_1" BEL
        "soc_dfi_dfi_p1_rddata_2" BEL "soc_dfi_dfi_p1_rddata_3" BEL
        "soc_dfi_dfi_p1_rddata_4" BEL "soc_dfi_dfi_p1_rddata_5" BEL
        "soc_dfi_dfi_p1_rddata_6" BEL "soc_dfi_dfi_p1_rddata_7" BEL
        "soc_dfi_dfi_p1_rddata_8" BEL "soc_dfi_dfi_p1_rddata_9" BEL
        "soc_dfi_dfi_p1_rddata_10" BEL "soc_dfi_dfi_p1_rddata_11" BEL
        "soc_dfi_dfi_p1_rddata_12" BEL "soc_dfi_dfi_p1_rddata_13" BEL
        "soc_dfi_dfi_p1_rddata_14" BEL "soc_dfi_dfi_p1_rddata_15" BEL
        "soc_dfi_dfi_p1_rddata_16" BEL "soc_dfi_dfi_p1_rddata_17" BEL
        "soc_dfi_dfi_p1_rddata_18" BEL "soc_dfi_dfi_p1_rddata_19" BEL
        "soc_dfi_dfi_p1_rddata_20" BEL "soc_dfi_dfi_p1_rddata_21" BEL
        "soc_dfi_dfi_p1_rddata_22" BEL "soc_dfi_dfi_p1_rddata_23" BEL
        "soc_dfi_dfi_p1_rddata_24" BEL "soc_dfi_dfi_p1_rddata_25" BEL
        "soc_dfi_dfi_p1_rddata_26" BEL "soc_dfi_dfi_p1_rddata_27" BEL
        "soc_dfi_dfi_p1_rddata_28" BEL "soc_dfi_dfi_p1_rddata_29" BEL
        "soc_dfi_dfi_p1_rddata_30" BEL "soc_dfi_dfi_p1_rddata_31" BEL
        "soc_basesoc_sdram_bankmachine0_row_0" BEL
        "soc_basesoc_sdram_bankmachine0_row_1" BEL
        "soc_basesoc_sdram_bankmachine0_row_2" BEL
        "soc_basesoc_sdram_bankmachine0_row_3" BEL
        "soc_basesoc_sdram_bankmachine0_row_4" BEL
        "soc_basesoc_sdram_bankmachine0_row_5" BEL
        "soc_basesoc_sdram_bankmachine0_row_6" BEL
        "soc_basesoc_sdram_bankmachine0_row_7" BEL
        "soc_basesoc_sdram_bankmachine0_row_8" BEL
        "soc_basesoc_sdram_bankmachine0_row_9" BEL
        "soc_basesoc_sdram_bankmachine0_row_10" BEL
        "soc_basesoc_sdram_bankmachine0_row_11" BEL
        "soc_basesoc_sdram_bankmachine0_row_12" BEL
        "soc_basesoc_sdram_bankmachine0_row_13" BEL
        "soc_basesoc_sdram_bankmachine1_row_0" BEL
        "soc_basesoc_sdram_bankmachine1_row_1" BEL
        "soc_basesoc_sdram_bankmachine1_row_2" BEL
        "soc_basesoc_sdram_bankmachine1_row_3" BEL
        "soc_basesoc_sdram_bankmachine1_row_4" BEL
        "soc_basesoc_sdram_bankmachine1_row_5" BEL
        "soc_basesoc_sdram_bankmachine1_row_6" BEL
        "soc_basesoc_sdram_bankmachine1_row_7" BEL
        "soc_basesoc_sdram_bankmachine1_row_8" BEL
        "soc_basesoc_sdram_bankmachine1_row_9" BEL
        "soc_basesoc_sdram_bankmachine1_row_10" BEL
        "soc_basesoc_sdram_bankmachine1_row_11" BEL
        "soc_basesoc_sdram_bankmachine1_row_12" BEL
        "soc_basesoc_sdram_bankmachine1_row_13" BEL
        "soc_basesoc_sdram_bankmachine2_row_0" BEL
        "soc_basesoc_sdram_bankmachine2_row_1" BEL
        "soc_basesoc_sdram_bankmachine2_row_2" BEL
        "soc_basesoc_sdram_bankmachine2_row_3" BEL
        "soc_basesoc_sdram_bankmachine2_row_4" BEL
        "soc_basesoc_sdram_bankmachine2_row_5" BEL
        "soc_basesoc_sdram_bankmachine2_row_6" BEL
        "soc_basesoc_sdram_bankmachine2_row_7" BEL
        "soc_basesoc_sdram_bankmachine2_row_8" BEL
        "soc_basesoc_sdram_bankmachine2_row_9" BEL
        "soc_basesoc_sdram_bankmachine2_row_10" BEL
        "soc_basesoc_sdram_bankmachine2_row_11" BEL
        "soc_basesoc_sdram_bankmachine2_row_12" BEL
        "soc_basesoc_sdram_bankmachine2_row_13" BEL
        "soc_basesoc_sdram_bankmachine3_row_0" BEL
        "soc_basesoc_sdram_bankmachine3_row_1" BEL
        "soc_basesoc_sdram_bankmachine3_row_2" BEL
        "soc_basesoc_sdram_bankmachine3_row_3" BEL
        "soc_basesoc_sdram_bankmachine3_row_4" BEL
        "soc_basesoc_sdram_bankmachine3_row_5" BEL
        "soc_basesoc_sdram_bankmachine3_row_6" BEL
        "soc_basesoc_sdram_bankmachine3_row_7" BEL
        "soc_basesoc_sdram_bankmachine3_row_8" BEL
        "soc_basesoc_sdram_bankmachine3_row_9" BEL
        "soc_basesoc_sdram_bankmachine3_row_10" BEL
        "soc_basesoc_sdram_bankmachine3_row_11" BEL
        "soc_basesoc_sdram_bankmachine3_row_12" BEL
        "soc_basesoc_sdram_bankmachine3_row_13" BEL
        "soc_basesoc_sdram_bankmachine4_row_0" BEL
        "soc_basesoc_sdram_bankmachine4_row_1" BEL
        "soc_basesoc_sdram_bankmachine4_row_2" BEL
        "soc_basesoc_sdram_bankmachine4_row_3" BEL
        "soc_basesoc_sdram_bankmachine4_row_4" BEL
        "soc_basesoc_sdram_bankmachine4_row_5" BEL
        "soc_basesoc_sdram_bankmachine4_row_6" BEL
        "soc_basesoc_sdram_bankmachine4_row_7" BEL
        "soc_basesoc_sdram_bankmachine4_row_8" BEL
        "soc_basesoc_sdram_bankmachine4_row_9" BEL
        "soc_basesoc_sdram_bankmachine4_row_10" BEL
        "soc_basesoc_sdram_bankmachine4_row_11" BEL
        "soc_basesoc_sdram_bankmachine4_row_12" BEL
        "soc_basesoc_sdram_bankmachine4_row_13" BEL
        "soc_basesoc_sdram_bankmachine5_row_0" BEL
        "soc_basesoc_sdram_bankmachine5_row_1" BEL
        "soc_basesoc_sdram_bankmachine5_row_2" BEL
        "soc_basesoc_sdram_bankmachine5_row_3" BEL
        "soc_basesoc_sdram_bankmachine5_row_4" BEL
        "soc_basesoc_sdram_bankmachine5_row_5" BEL
        "soc_basesoc_sdram_bankmachine5_row_6" BEL
        "soc_basesoc_sdram_bankmachine5_row_7" BEL
        "soc_basesoc_sdram_bankmachine5_row_8" BEL
        "soc_basesoc_sdram_bankmachine5_row_9" BEL
        "soc_basesoc_sdram_bankmachine5_row_10" BEL
        "soc_basesoc_sdram_bankmachine5_row_11" BEL
        "soc_basesoc_sdram_bankmachine5_row_12" BEL
        "soc_basesoc_sdram_bankmachine5_row_13" BEL
        "soc_basesoc_sdram_bankmachine6_row_0" BEL
        "soc_basesoc_sdram_bankmachine6_row_1" BEL
        "soc_basesoc_sdram_bankmachine6_row_2" BEL
        "soc_basesoc_sdram_bankmachine6_row_3" BEL
        "soc_basesoc_sdram_bankmachine6_row_4" BEL
        "soc_basesoc_sdram_bankmachine6_row_5" BEL
        "soc_basesoc_sdram_bankmachine6_row_6" BEL
        "soc_basesoc_sdram_bankmachine6_row_7" BEL
        "soc_basesoc_sdram_bankmachine6_row_8" BEL
        "soc_basesoc_sdram_bankmachine6_row_9" BEL
        "soc_basesoc_sdram_bankmachine6_row_10" BEL
        "soc_basesoc_sdram_bankmachine6_row_11" BEL
        "soc_basesoc_sdram_bankmachine6_row_12" BEL
        "soc_basesoc_sdram_bankmachine6_row_13" BEL
        "soc_basesoc_sdram_bankmachine7_row_0" BEL
        "soc_basesoc_sdram_bankmachine7_row_1" BEL
        "soc_basesoc_sdram_bankmachine7_row_2" BEL
        "soc_basesoc_sdram_bankmachine7_row_3" BEL
        "soc_basesoc_sdram_bankmachine7_row_4" BEL
        "soc_basesoc_sdram_bankmachine7_row_5" BEL
        "soc_basesoc_sdram_bankmachine7_row_6" BEL
        "soc_basesoc_sdram_bankmachine7_row_7" BEL
        "soc_basesoc_sdram_bankmachine7_row_8" BEL
        "soc_basesoc_sdram_bankmachine7_row_9" BEL
        "soc_basesoc_sdram_bankmachine7_row_10" BEL
        "soc_basesoc_sdram_bankmachine7_row_11" BEL
        "soc_basesoc_sdram_bankmachine7_row_12" BEL
        "soc_basesoc_sdram_bankmachine7_row_13" BEL
        "soc_basesoc_sdram_phaseinjector3_status_0" BEL
        "soc_basesoc_sdram_phaseinjector3_status_1" BEL
        "soc_basesoc_sdram_phaseinjector3_status_2" BEL
        "soc_basesoc_sdram_phaseinjector3_status_3" BEL
        "soc_basesoc_sdram_phaseinjector3_status_4" BEL
        "soc_basesoc_sdram_phaseinjector3_status_5" BEL
        "soc_basesoc_sdram_phaseinjector3_status_6" BEL
        "soc_basesoc_sdram_phaseinjector3_status_7" BEL
        "soc_basesoc_sdram_phaseinjector3_status_8" BEL
        "soc_basesoc_sdram_phaseinjector3_status_9" BEL
        "soc_basesoc_sdram_phaseinjector3_status_10" BEL
        "soc_basesoc_sdram_phaseinjector3_status_11" BEL
        "soc_basesoc_sdram_phaseinjector3_status_12" BEL
        "soc_basesoc_sdram_phaseinjector3_status_13" BEL
        "soc_basesoc_sdram_phaseinjector3_status_14" BEL
        "soc_basesoc_sdram_phaseinjector3_status_15" BEL
        "soc_basesoc_sdram_phaseinjector3_status_16" BEL
        "soc_basesoc_sdram_phaseinjector3_status_17" BEL
        "soc_basesoc_sdram_phaseinjector3_status_18" BEL
        "soc_basesoc_sdram_phaseinjector3_status_19" BEL
        "soc_basesoc_sdram_phaseinjector3_status_20" BEL
        "soc_basesoc_sdram_phaseinjector3_status_21" BEL
        "soc_basesoc_sdram_phaseinjector3_status_22" BEL
        "soc_basesoc_sdram_phaseinjector3_status_23" BEL
        "soc_basesoc_sdram_phaseinjector3_status_24" BEL
        "soc_basesoc_sdram_phaseinjector3_status_25" BEL
        "soc_basesoc_sdram_phaseinjector3_status_26" BEL
        "soc_basesoc_sdram_phaseinjector3_status_27" BEL
        "soc_basesoc_sdram_phaseinjector3_status_28" BEL
        "soc_basesoc_sdram_phaseinjector3_status_29" BEL
        "soc_basesoc_sdram_phaseinjector3_status_30" BEL
        "soc_basesoc_sdram_phaseinjector3_status_31" BEL
        "soc_basesoc_sdram_phaseinjector2_status_0" BEL
        "soc_basesoc_sdram_phaseinjector2_status_1" BEL
        "soc_basesoc_sdram_phaseinjector2_status_2" BEL
        "soc_basesoc_sdram_phaseinjector2_status_3" BEL
        "soc_basesoc_sdram_phaseinjector2_status_4" BEL
        "soc_basesoc_sdram_phaseinjector2_status_5" BEL
        "soc_basesoc_sdram_phaseinjector2_status_6" BEL
        "soc_basesoc_sdram_phaseinjector2_status_7" BEL
        "soc_basesoc_sdram_phaseinjector2_status_8" BEL
        "soc_basesoc_sdram_phaseinjector2_status_9" BEL
        "soc_basesoc_sdram_phaseinjector2_status_10" BEL
        "soc_basesoc_sdram_phaseinjector2_status_11" BEL
        "soc_basesoc_sdram_phaseinjector2_status_12" BEL
        "soc_basesoc_sdram_phaseinjector2_status_13" BEL
        "soc_basesoc_sdram_phaseinjector2_status_14" BEL
        "soc_basesoc_sdram_phaseinjector2_status_15" BEL
        "soc_basesoc_sdram_phaseinjector2_status_16" BEL
        "soc_basesoc_sdram_phaseinjector2_status_17" BEL
        "soc_basesoc_sdram_phaseinjector2_status_18" BEL
        "soc_basesoc_sdram_phaseinjector2_status_19" BEL
        "soc_basesoc_sdram_phaseinjector2_status_20" BEL
        "soc_basesoc_sdram_phaseinjector2_status_21" BEL
        "soc_basesoc_sdram_phaseinjector2_status_22" BEL
        "soc_basesoc_sdram_phaseinjector2_status_23" BEL
        "soc_basesoc_sdram_phaseinjector2_status_24" BEL
        "soc_basesoc_sdram_phaseinjector2_status_25" BEL
        "soc_basesoc_sdram_phaseinjector2_status_26" BEL
        "soc_basesoc_sdram_phaseinjector2_status_27" BEL
        "soc_basesoc_sdram_phaseinjector2_status_28" BEL
        "soc_basesoc_sdram_phaseinjector2_status_29" BEL
        "soc_basesoc_sdram_phaseinjector2_status_30" BEL
        "soc_basesoc_sdram_phaseinjector2_status_31" BEL
        "soc_basesoc_sdram_phaseinjector0_status_0" BEL
        "soc_basesoc_sdram_phaseinjector0_status_1" BEL
        "soc_basesoc_sdram_phaseinjector0_status_2" BEL
        "soc_basesoc_sdram_phaseinjector0_status_3" BEL
        "soc_basesoc_sdram_phaseinjector0_status_4" BEL
        "soc_basesoc_sdram_phaseinjector0_status_5" BEL
        "soc_basesoc_sdram_phaseinjector0_status_6" BEL
        "soc_basesoc_sdram_phaseinjector0_status_7" BEL
        "soc_basesoc_sdram_phaseinjector0_status_8" BEL
        "soc_basesoc_sdram_phaseinjector0_status_9" BEL
        "soc_basesoc_sdram_phaseinjector0_status_10" BEL
        "soc_basesoc_sdram_phaseinjector0_status_11" BEL
        "soc_basesoc_sdram_phaseinjector0_status_12" BEL
        "soc_basesoc_sdram_phaseinjector0_status_13" BEL
        "soc_basesoc_sdram_phaseinjector0_status_14" BEL
        "soc_basesoc_sdram_phaseinjector0_status_15" BEL
        "soc_basesoc_sdram_phaseinjector0_status_16" BEL
        "soc_basesoc_sdram_phaseinjector0_status_17" BEL
        "soc_basesoc_sdram_phaseinjector0_status_18" BEL
        "soc_basesoc_sdram_phaseinjector0_status_19" BEL
        "soc_basesoc_sdram_phaseinjector0_status_20" BEL
        "soc_basesoc_sdram_phaseinjector0_status_21" BEL
        "soc_basesoc_sdram_phaseinjector0_status_22" BEL
        "soc_basesoc_sdram_phaseinjector0_status_23" BEL
        "soc_basesoc_sdram_phaseinjector0_status_24" BEL
        "soc_basesoc_sdram_phaseinjector0_status_25" BEL
        "soc_basesoc_sdram_phaseinjector0_status_26" BEL
        "soc_basesoc_sdram_phaseinjector0_status_27" BEL
        "soc_basesoc_sdram_phaseinjector0_status_28" BEL
        "soc_basesoc_sdram_phaseinjector0_status_29" BEL
        "soc_basesoc_sdram_phaseinjector0_status_30" BEL
        "soc_basesoc_sdram_phaseinjector0_status_31" BEL
        "soc_basesoc_sdram_phaseinjector1_status_0" BEL
        "soc_basesoc_sdram_phaseinjector1_status_1" BEL
        "soc_basesoc_sdram_phaseinjector1_status_2" BEL
        "soc_basesoc_sdram_phaseinjector1_status_3" BEL
        "soc_basesoc_sdram_phaseinjector1_status_4" BEL
        "soc_basesoc_sdram_phaseinjector1_status_5" BEL
        "soc_basesoc_sdram_phaseinjector1_status_6" BEL
        "soc_basesoc_sdram_phaseinjector1_status_7" BEL
        "soc_basesoc_sdram_phaseinjector1_status_8" BEL
        "soc_basesoc_sdram_phaseinjector1_status_9" BEL
        "soc_basesoc_sdram_phaseinjector1_status_10" BEL
        "soc_basesoc_sdram_phaseinjector1_status_11" BEL
        "soc_basesoc_sdram_phaseinjector1_status_12" BEL
        "soc_basesoc_sdram_phaseinjector1_status_13" BEL
        "soc_basesoc_sdram_phaseinjector1_status_14" BEL
        "soc_basesoc_sdram_phaseinjector1_status_15" BEL
        "soc_basesoc_sdram_phaseinjector1_status_16" BEL
        "soc_basesoc_sdram_phaseinjector1_status_17" BEL
        "soc_basesoc_sdram_phaseinjector1_status_18" BEL
        "soc_basesoc_sdram_phaseinjector1_status_19" BEL
        "soc_basesoc_sdram_phaseinjector1_status_20" BEL
        "soc_basesoc_sdram_phaseinjector1_status_21" BEL
        "soc_basesoc_sdram_phaseinjector1_status_22" BEL
        "soc_basesoc_sdram_phaseinjector1_status_23" BEL
        "soc_basesoc_sdram_phaseinjector1_status_24" BEL
        "soc_basesoc_sdram_phaseinjector1_status_25" BEL
        "soc_basesoc_sdram_phaseinjector1_status_26" BEL
        "soc_basesoc_sdram_phaseinjector1_status_27" BEL
        "soc_basesoc_sdram_phaseinjector1_status_28" BEL
        "soc_basesoc_sdram_phaseinjector1_status_29" BEL
        "soc_basesoc_sdram_phaseinjector1_status_30" BEL
        "soc_basesoc_sdram_phaseinjector1_status_31" BEL
        "soc_opsis_i2c_shift_reg_storage_0" BEL
        "soc_opsis_i2c_shift_reg_storage_1" BEL
        "soc_opsis_i2c_shift_reg_storage_2" BEL
        "soc_opsis_i2c_shift_reg_storage_3" BEL
        "soc_opsis_i2c_shift_reg_storage_4" BEL
        "soc_opsis_i2c_shift_reg_storage_5" BEL
        "soc_opsis_i2c_shift_reg_storage_6" BEL
        "soc_opsis_i2c_shift_reg_storage_7" BEL "soc_opsis_i2c_scl_drv_reg"
        BEL "vns_basesoc_csrbankarray_interface3_bank_bus_dat_r_0" BEL
        "vns_basesoc_csrbankarray_interface3_bank_bus_dat_r_1" BEL
        "vns_basesoc_csrbankarray_interface3_bank_bus_dat_r_2" BEL
        "vns_basesoc_csrbankarray_interface3_bank_bus_dat_r_3" BEL
        "vns_basesoc_csrbankarray_interface3_bank_bus_dat_r_4" BEL
        "vns_basesoc_csrbankarray_interface3_bank_bus_dat_r_5" BEL
        "vns_basesoc_csrbankarray_interface3_bank_bus_dat_r_6" BEL
        "vns_basesoc_csrbankarray_interface3_bank_bus_dat_r_7" BEL
        "vns_basesoc_csrbankarray_interface4_bank_bus_dat_r_0" BEL
        "vns_basesoc_csrbankarray_interface4_bank_bus_dat_r_1" BEL
        "vns_basesoc_csrbankarray_interface4_bank_bus_dat_r_2" BEL
        "vns_basesoc_csrbankarray_interface4_bank_bus_dat_r_3" BEL
        "vns_basesoc_csrbankarray_interface4_bank_bus_dat_r_4" BEL
        "vns_basesoc_csrbankarray_interface4_bank_bus_dat_r_5" BEL
        "vns_basesoc_csrbankarray_interface4_bank_bus_dat_r_6" BEL
        "vns_basesoc_csrbankarray_interface4_bank_bus_dat_r_7" BEL
        "vns_xilinxmultiregimpl0_regs0" BEL "vns_xilinxmultiregimpl0_regs1"
        BEL "soc_basesoc_sdram_dfi_p0_bank_0" BEL
        "soc_basesoc_sdram_dfi_p0_bank_1" BEL
        "soc_basesoc_sdram_dfi_p0_bank_2" BEL
        "soc_basesoc_sdram_dfi_p1_bank_0" BEL
        "soc_basesoc_sdram_dfi_p1_bank_1" BEL
        "soc_basesoc_sdram_dfi_p1_bank_2" BEL
        "soc_basesoc_sdram_bandwidth_cmd_valid" BEL
        "soc_basesoc_sdram_bandwidth_cmd_is_read" BEL
        "soc_basesoc_sdram_bandwidth_cmd_is_write" BEL
        "soc_basesoc_sdram_dfi_p0_address_0" BEL
        "soc_basesoc_sdram_dfi_p0_address_1" BEL
        "soc_basesoc_sdram_dfi_p0_address_2" BEL
        "soc_basesoc_sdram_dfi_p0_address_3" BEL
        "soc_basesoc_sdram_dfi_p0_address_4" BEL
        "soc_basesoc_sdram_dfi_p0_address_5" BEL
        "soc_basesoc_sdram_dfi_p0_address_6" BEL
        "soc_basesoc_sdram_dfi_p0_address_7" BEL
        "soc_basesoc_sdram_dfi_p0_address_8" BEL
        "soc_basesoc_sdram_dfi_p0_address_9" BEL
        "soc_basesoc_sdram_dfi_p0_address_10" BEL
        "soc_basesoc_sdram_dfi_p0_address_11" BEL
        "soc_basesoc_sdram_dfi_p0_address_12" BEL
        "soc_basesoc_sdram_dfi_p0_address_13" BEL
        "soc_basesoc_sdram_dfi_p1_address_0" BEL
        "soc_basesoc_sdram_dfi_p1_address_1" BEL
        "soc_basesoc_sdram_dfi_p1_address_2" BEL
        "soc_basesoc_sdram_dfi_p1_address_3" BEL
        "soc_basesoc_sdram_dfi_p1_address_4" BEL
        "soc_basesoc_sdram_dfi_p1_address_5" BEL
        "soc_basesoc_sdram_dfi_p1_address_6" BEL
        "soc_basesoc_sdram_dfi_p1_address_7" BEL
        "soc_basesoc_sdram_dfi_p1_address_8" BEL
        "soc_basesoc_sdram_dfi_p1_address_9" BEL
        "soc_basesoc_sdram_dfi_p1_address_10" BEL
        "soc_basesoc_sdram_dfi_p1_address_11" BEL
        "soc_basesoc_sdram_dfi_p1_address_12" BEL
        "soc_basesoc_sdram_dfi_p1_address_13" BEL
        "vns_opsisi2c_state_FSM_FFd2" BEL "vns_opsisi2c_state_FSM_FFd4" BEL
        "vns_opsisi2c_state_FSM_FFd3" BEL "vns_multiplexer_state_FSM_FFd2" BEL
        "vns_opsisi2c_state_FSM_FFd1" BEL "vns_multiplexer_state_FSM_FFd3" BEL
        "soc_front_panel_count_1" BEL "vns_multiplexer_state_FSM_FFd1" BEL
        "soc_front_panel_count_0" BEL "soc_front_panel_count_4" BEL
        "soc_front_panel_count_2" BEL "soc_front_panel_count_3" BEL
        "soc_front_panel_count_5" BEL "soc_front_panel_count_6" BEL
        "soc_front_panel_count_9" BEL "soc_front_panel_count_7" BEL
        "soc_front_panel_count_8" BEL "soc_front_panel_count_12" BEL
        "soc_front_panel_count_10" BEL "soc_front_panel_count_11" BEL
        "soc_front_panel_count_15" BEL "soc_front_panel_count_13" BEL
        "soc_front_panel_count_14" BEL "soc_front_panel_count_18" BEL
        "soc_front_panel_count_16" BEL "soc_front_panel_count_17" BEL
        "soc_front_panel_count_21" BEL "soc_front_panel_count_19" BEL
        "soc_front_panel_count_20" BEL "soc_front_panel_count_24" BEL
        "soc_front_panel_count_22" BEL "soc_front_panel_count_23" BEL
        "soc_front_panel_count_25" BEL "soc_crg_por_0" BEL "soc_crg_por_1" BEL
        "soc_crg_por_2" BEL "soc_crg_por_3" BEL "soc_crg_por_4" BEL
        "soc_crg_por_5" BEL "soc_crg_por_6" BEL "soc_crg_por_7" BEL
        "soc_crg_por_8" BEL "soc_crg_por_9" BEL "soc_crg_por_10" BEL
        "soc_basesoc_sdram_timer_count1_1" BEL
        "soc_basesoc_sdram_timer_count1_0" BEL
        "soc_basesoc_sdram_timer_count1_4" BEL
        "soc_basesoc_sdram_timer_count1_2" BEL
        "soc_basesoc_sdram_timer_count1_3" BEL
        "soc_basesoc_sdram_timer_count1_7" BEL
        "soc_basesoc_sdram_timer_count1_5" BEL
        "soc_basesoc_sdram_timer_count1_6" BEL
        "soc_basesoc_sdram_timer_count1_8" BEL
        "soc_basesoc_sdram_zqcs_timer_count1_2" BEL
        "soc_basesoc_sdram_zqcs_timer_count1_0" BEL
        "soc_basesoc_sdram_zqcs_timer_count1_1" BEL
        "soc_basesoc_sdram_zqcs_timer_count1_5" BEL
        "soc_basesoc_sdram_zqcs_timer_count1_3" BEL
        "soc_basesoc_sdram_zqcs_timer_count1_4" BEL
        "soc_basesoc_sdram_zqcs_timer_count1_8" BEL
        "soc_basesoc_sdram_zqcs_timer_count1_6" BEL
        "soc_basesoc_sdram_zqcs_timer_count1_7" BEL
        "soc_basesoc_sdram_zqcs_timer_count1_9" BEL
        "soc_basesoc_sdram_zqcs_timer_count1_10" BEL
        "soc_basesoc_sdram_zqcs_timer_count1_13" BEL
        "soc_basesoc_sdram_zqcs_timer_count1_11" BEL
        "soc_basesoc_sdram_zqcs_timer_count1_12" BEL
        "soc_basesoc_sdram_zqcs_timer_count1_16" BEL
        "soc_basesoc_sdram_zqcs_timer_count1_14" BEL
        "soc_basesoc_sdram_zqcs_timer_count1_15" BEL
        "soc_basesoc_sdram_zqcs_timer_count1_19" BEL
        "soc_basesoc_sdram_zqcs_timer_count1_17" BEL
        "soc_basesoc_sdram_zqcs_timer_count1_18" BEL
        "soc_basesoc_sdram_zqcs_timer_count1_22" BEL
        "soc_basesoc_sdram_zqcs_timer_count1_20" BEL
        "soc_basesoc_sdram_zqcs_timer_count1_21" BEL
        "soc_basesoc_sdram_zqcs_timer_count1_25" BEL
        "soc_basesoc_sdram_zqcs_timer_count1_23" BEL
        "soc_basesoc_sdram_zqcs_timer_count1_24" BEL
        "soc_suart_tx_fifo_produce_0" BEL "soc_suart_tx_fifo_produce_1" BEL
        "soc_suart_tx_fifo_produce_2" BEL "soc_suart_tx_fifo_produce_3" BEL
        "soc_basesoc_ctrl_bus_errors_0" BEL "soc_basesoc_ctrl_bus_errors_1"
        BEL "soc_basesoc_ctrl_bus_errors_2" BEL
        "soc_basesoc_ctrl_bus_errors_3" BEL "soc_basesoc_ctrl_bus_errors_4"
        BEL "soc_basesoc_ctrl_bus_errors_5" BEL
        "soc_basesoc_ctrl_bus_errors_6" BEL "soc_basesoc_ctrl_bus_errors_7"
        BEL "soc_basesoc_ctrl_bus_errors_8" BEL
        "soc_basesoc_ctrl_bus_errors_9" BEL "soc_basesoc_ctrl_bus_errors_10"
        BEL "soc_basesoc_ctrl_bus_errors_11" BEL
        "soc_basesoc_ctrl_bus_errors_12" BEL "soc_basesoc_ctrl_bus_errors_13"
        BEL "soc_basesoc_ctrl_bus_errors_14" BEL
        "soc_basesoc_ctrl_bus_errors_15" BEL "soc_basesoc_ctrl_bus_errors_16"
        BEL "soc_basesoc_ctrl_bus_errors_17" BEL
        "soc_basesoc_ctrl_bus_errors_18" BEL "soc_basesoc_ctrl_bus_errors_19"
        BEL "soc_basesoc_ctrl_bus_errors_20" BEL
        "soc_basesoc_ctrl_bus_errors_21" BEL "soc_basesoc_ctrl_bus_errors_22"
        BEL "soc_basesoc_ctrl_bus_errors_23" BEL
        "soc_basesoc_ctrl_bus_errors_24" BEL "soc_basesoc_ctrl_bus_errors_25"
        BEL "soc_basesoc_ctrl_bus_errors_26" BEL
        "soc_basesoc_ctrl_bus_errors_27" BEL "soc_basesoc_ctrl_bus_errors_28"
        BEL "soc_basesoc_ctrl_bus_errors_29" BEL
        "soc_basesoc_ctrl_bus_errors_30" BEL "soc_basesoc_ctrl_bus_errors_31"
        BEL "soc_dna_cnt_0" BEL "soc_dna_cnt_1" BEL "soc_dna_cnt_2" BEL
        "soc_dna_cnt_3" BEL "soc_dna_cnt_4" BEL "soc_dna_cnt_5" BEL
        "soc_dna_cnt_6" BEL "soc_suart_tx_fifo_consume_0" BEL
        "soc_suart_tx_fifo_consume_1" BEL "soc_suart_tx_fifo_consume_2" BEL
        "soc_suart_tx_fifo_consume_3" BEL "soc_suart_rx_fifo_level0_0" BEL
        "soc_suart_rx_fifo_level0_1" BEL "soc_suart_rx_fifo_level0_2" BEL
        "soc_suart_rx_fifo_level0_3" BEL "soc_suart_rx_fifo_level0_4" BEL
        "soc_suart_tx_fifo_level0_0" BEL "soc_suart_tx_fifo_level0_1" BEL
        "soc_suart_tx_fifo_level0_2" BEL "soc_suart_tx_fifo_level0_3" BEL
        "soc_suart_tx_fifo_level0_4" BEL "soc_suart_rx_fifo_produce_0" BEL
        "soc_suart_rx_fifo_produce_1" BEL "soc_suart_rx_fifo_produce_2" BEL
        "soc_suart_rx_fifo_produce_3" BEL
        "soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce_0" BEL
        "soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce_1" BEL
        "soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce_2" BEL
        "soc_suart_rx_fifo_consume_0" BEL "soc_suart_rx_fifo_consume_1" BEL
        "soc_suart_rx_fifo_consume_2" BEL "soc_suart_rx_fifo_consume_3" BEL
        "soc_basesoc_sdram_bankmachine0_twtpcon_count_0" BEL
        "soc_basesoc_sdram_bankmachine0_twtpcon_count_1" BEL
        "soc_basesoc_sdram_bankmachine0_twtpcon_count_2" BEL
        "soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level_0" BEL
        "soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level_1" BEL
        "soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level_2" BEL
        "soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level_3" BEL
        "soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume_0" BEL
        "soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume_1" BEL
        "soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume_2" BEL
        "soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce_0" BEL
        "soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce_1" BEL
        "soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce_2" BEL
        "soc_basesoc_sdram_bankmachine0_trascon_count_0" BEL
        "soc_basesoc_sdram_bankmachine0_trascon_count_1" BEL
        "soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume_0" BEL
        "soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume_1" BEL
        "soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume_2" BEL
        "soc_basesoc_sdram_bankmachine1_twtpcon_count_0" BEL
        "soc_basesoc_sdram_bankmachine1_twtpcon_count_1" BEL
        "soc_basesoc_sdram_bankmachine1_twtpcon_count_2" BEL
        "soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level_0" BEL
        "soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level_1" BEL
        "soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level_2" BEL
        "soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level_3" BEL
        "soc_basesoc_sdram_bankmachine1_trascon_count_0" BEL
        "soc_basesoc_sdram_bankmachine1_trascon_count_1" BEL
        "soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume_0" BEL
        "soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume_1" BEL
        "soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume_2" BEL
        "soc_basesoc_sdram_bankmachine2_twtpcon_count_0" BEL
        "soc_basesoc_sdram_bankmachine2_twtpcon_count_1" BEL
        "soc_basesoc_sdram_bankmachine2_twtpcon_count_2" BEL
        "soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce_0" BEL
        "soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce_1" BEL
        "soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce_2" BEL
        "soc_basesoc_sdram_bankmachine2_trascon_count_0" BEL
        "soc_basesoc_sdram_bankmachine2_trascon_count_1" BEL
        "soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level_0" BEL
        "soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level_1" BEL
        "soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level_2" BEL
        "soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level_3" BEL
        "soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce_0" BEL
        "soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce_1" BEL
        "soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce_2" BEL
        "soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume_0" BEL
        "soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume_1" BEL
        "soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume_2" BEL
        "soc_basesoc_sdram_bankmachine3_twtpcon_count_0" BEL
        "soc_basesoc_sdram_bankmachine3_twtpcon_count_1" BEL
        "soc_basesoc_sdram_bankmachine3_twtpcon_count_2" BEL
        "soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level_0" BEL
        "soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level_1" BEL
        "soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level_2" BEL
        "soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level_3" BEL
        "soc_basesoc_sdram_bankmachine3_trascon_count_0" BEL
        "soc_basesoc_sdram_bankmachine3_trascon_count_1" BEL
        "soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume_0" BEL
        "soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume_1" BEL
        "soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume_2" BEL
        "soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce_0" BEL
        "soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce_1" BEL
        "soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce_2" BEL
        "soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level_0" BEL
        "soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level_1" BEL
        "soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level_2" BEL
        "soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level_3" BEL
        "soc_basesoc_sdram_bankmachine4_trascon_count_0" BEL
        "soc_basesoc_sdram_bankmachine4_trascon_count_1" BEL
        "soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce_0" BEL
        "soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce_1" BEL
        "soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce_2" BEL
        "soc_basesoc_sdram_bankmachine4_twtpcon_count_0" BEL
        "soc_basesoc_sdram_bankmachine4_twtpcon_count_1" BEL
        "soc_basesoc_sdram_bankmachine4_twtpcon_count_2" BEL
        "soc_basesoc_sdram_bankmachine5_trascon_count_0" BEL
        "soc_basesoc_sdram_bankmachine5_trascon_count_1" BEL
        "soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume_0" BEL
        "soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume_1" BEL
        "soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume_2" BEL
        "soc_basesoc_sdram_bankmachine5_twtpcon_count_0" BEL
        "soc_basesoc_sdram_bankmachine5_twtpcon_count_1" BEL
        "soc_basesoc_sdram_bankmachine5_twtpcon_count_2" BEL
        "soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level_0" BEL
        "soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level_1" BEL
        "soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level_2" BEL
        "soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level_3" BEL
        "soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level_0" BEL
        "soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level_1" BEL
        "soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level_2" BEL
        "soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level_3" BEL
        "soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume_0" BEL
        "soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume_1" BEL
        "soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume_2" BEL
        "soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce_0" BEL
        "soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce_1" BEL
        "soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce_2" BEL
        "soc_basesoc_sdram_bankmachine6_twtpcon_count_0" BEL
        "soc_basesoc_sdram_bankmachine6_twtpcon_count_1" BEL
        "soc_basesoc_sdram_bankmachine6_twtpcon_count_2" BEL
        "soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce_0" BEL
        "soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce_1" BEL
        "soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce_2" BEL
        "soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level_0" BEL
        "soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level_1" BEL
        "soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level_2" BEL
        "soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level_3" BEL
        "soc_basesoc_sdram_bankmachine6_trascon_count_0" BEL
        "soc_basesoc_sdram_bankmachine6_trascon_count_1" BEL
        "soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume_0" BEL
        "soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume_1" BEL
        "soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume_2" BEL
        "soc_basesoc_sdram_bankmachine7_trascon_count_0" BEL
        "soc_basesoc_sdram_bankmachine7_trascon_count_1" BEL
        "soc_basesoc_sdram_twtrcon_count_0" BEL
        "soc_basesoc_sdram_twtrcon_count_1" BEL
        "soc_basesoc_sdram_twtrcon_count_2" BEL
        "soc_basesoc_sdram_bankmachine7_twtpcon_count_0" BEL
        "soc_basesoc_sdram_bankmachine7_twtpcon_count_1" BEL
        "soc_basesoc_sdram_bankmachine7_twtpcon_count_2" BEL
        "soc_basesoc_sdram_bandwidth_nreads_0" BEL
        "soc_basesoc_sdram_bandwidth_nreads_1" BEL
        "soc_basesoc_sdram_bandwidth_nreads_2" BEL
        "soc_basesoc_sdram_bandwidth_nreads_3" BEL
        "soc_basesoc_sdram_bandwidth_nreads_4" BEL
        "soc_basesoc_sdram_bandwidth_nreads_5" BEL
        "soc_basesoc_sdram_bandwidth_nreads_6" BEL
        "soc_basesoc_sdram_bandwidth_nreads_7" BEL
        "soc_basesoc_sdram_bandwidth_nreads_8" BEL
        "soc_basesoc_sdram_bandwidth_nreads_9" BEL
        "soc_basesoc_sdram_bandwidth_nreads_10" BEL
        "soc_basesoc_sdram_bandwidth_nreads_11" BEL
        "soc_basesoc_sdram_bandwidth_nreads_12" BEL
        "soc_basesoc_sdram_bandwidth_nreads_13" BEL
        "soc_basesoc_sdram_bandwidth_nreads_14" BEL
        "soc_basesoc_sdram_bandwidth_nreads_15" BEL
        "soc_basesoc_sdram_bandwidth_nreads_16" BEL
        "soc_basesoc_sdram_bandwidth_nreads_17" BEL
        "soc_basesoc_sdram_bandwidth_nreads_18" BEL
        "soc_basesoc_sdram_bandwidth_nreads_19" BEL
        "soc_basesoc_sdram_bandwidth_nreads_20" BEL
        "soc_basesoc_sdram_bandwidth_nreads_21" BEL
        "soc_basesoc_sdram_bandwidth_nreads_22" BEL
        "soc_basesoc_sdram_bandwidth_nreads_23" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_0" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_1" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_2" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_3" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_4" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_5" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_6" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_7" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_8" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_9" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_10" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_11" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_12" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_13" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_14" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_15" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_16" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_17" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_18" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_19" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_20" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_21" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_22" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_23" BEL "vns_basesoc_count_2" BEL
        "vns_basesoc_count_0" BEL "vns_basesoc_count_1" BEL
        "vns_basesoc_count_5" BEL "vns_basesoc_count_3" BEL
        "vns_basesoc_count_4" BEL "vns_basesoc_count_8" BEL
        "vns_basesoc_count_6" BEL "vns_basesoc_count_7" BEL
        "vns_basesoc_count_11" BEL "vns_basesoc_count_9" BEL
        "vns_basesoc_count_10" BEL "vns_basesoc_count_14" BEL
        "vns_basesoc_count_12" BEL "vns_basesoc_count_13" BEL
        "vns_basesoc_count_17" BEL "vns_basesoc_count_15" BEL
        "vns_basesoc_count_16" BEL "vns_basesoc_count_18" BEL
        "vns_basesoc_count_19" BEL "soc_suart_rx_bitcount_0" BEL
        "soc_suart_rx_bitcount_1" BEL "soc_suart_rx_bitcount_2" BEL
        "soc_suart_tx_bitcount_0" BEL "soc_suart_rx_bitcount_3" BEL
        "soc_suart_tx_bitcount_3" BEL "soc_suart_tx_bitcount_1" BEL
        "soc_suart_tx_bitcount_2" BEL "vns_cache_state_FSM_FFd3" BEL
        "vns_refresher_state_FSM_FFd2" BEL "vns_refresher_state_FSM_FFd1" BEL
        "vns_litedramwishbone2native_state_FSM_FFd2" BEL
        "vns_cache_state_FSM_FFd2" BEL "vns_cache_state_FSM_FFd1" BEL
        "vns_bankmachine0_state_FSM_FFd2" BEL
        "vns_litedramwishbone2native_state_FSM_FFd1" BEL
        "vns_bankmachine0_state_FSM_FFd3" BEL
        "vns_bankmachine1_state_FSM_FFd2" BEL
        "vns_bankmachine0_state_FSM_FFd1" BEL
        "vns_bankmachine1_state_FSM_FFd3" BEL
        "vns_bankmachine4_state_FSM_FFd2" BEL
        "vns_bankmachine1_state_FSM_FFd1" BEL
        "vns_bankmachine4_state_FSM_FFd3" BEL
        "vns_bankmachine2_state_FSM_FFd2" BEL
        "vns_bankmachine4_state_FSM_FFd1" BEL
        "vns_bankmachine2_state_FSM_FFd3" BEL
        "vns_bankmachine3_state_FSM_FFd2" BEL
        "vns_bankmachine2_state_FSM_FFd1" BEL
        "vns_bankmachine3_state_FSM_FFd3" BEL
        "vns_bankmachine7_state_FSM_FFd2" BEL
        "vns_bankmachine3_state_FSM_FFd1" BEL
        "vns_bankmachine7_state_FSM_FFd3" BEL
        "vns_bankmachine5_state_FSM_FFd2" BEL
        "vns_bankmachine7_state_FSM_FFd1" BEL
        "vns_bankmachine5_state_FSM_FFd3" BEL
        "vns_bankmachine6_state_FSM_FFd2" BEL
        "vns_bankmachine5_state_FSM_FFd1" BEL
        "vns_bankmachine6_state_FSM_FFd3" BEL
        "soc_basesoc_sdram_choose_cmd_grant_FSM_FFd7" BEL
        "vns_bankmachine6_state_FSM_FFd1" BEL
        "soc_basesoc_sdram_choose_cmd_grant_FSM_FFd8" BEL
        "soc_basesoc_sdram_choose_cmd_grant_FSM_FFd4" BEL
        "soc_basesoc_sdram_choose_cmd_grant_FSM_FFd6" BEL
        "soc_basesoc_sdram_choose_cmd_grant_FSM_FFd5" BEL
        "soc_basesoc_sdram_choose_cmd_grant_FSM_FFd1" BEL
        "soc_basesoc_sdram_choose_cmd_grant_FSM_FFd3" BEL
        "soc_basesoc_sdram_choose_cmd_grant_FSM_FFd2" BEL
        "soc_basesoc_sdram_choose_req_grant_FSM_FFd6" BEL
        "soc_basesoc_sdram_choose_req_grant_FSM_FFd8" BEL
        "soc_basesoc_sdram_choose_req_grant_FSM_FFd7" BEL
        "soc_basesoc_sdram_choose_req_grant_FSM_FFd3" BEL
        "soc_basesoc_sdram_choose_req_grant_FSM_FFd5" BEL
        "soc_basesoc_sdram_choose_req_grant_FSM_FFd4" BEL
        "soc_basesoc_sdram_choose_req_grant_FSM_FFd2" BEL
        "soc_basesoc_sdram_choose_req_grant_FSM_FFd1" BEL "inst_LPM_FF_3" BEL
        "inst_LPM_FF_2" BEL "inst_LPM_FF_1" BEL "inst_LPM_FF_0" BEL "sys_bufg"
        BEL "minerva_cpu/m/valid$1" BEL "minerva_cpu/f/valid$1" BEL
        "minerva_cpu/d/valid$1" BEL "minerva_cpu/a/valid" BEL
        "minerva_cpu/x/valid$1" BEL "minerva_cpu/payload__pc$61_31" BEL
        "minerva_cpu/payload__pc$61_30" BEL "minerva_cpu/payload__pc$61_29"
        BEL "minerva_cpu/payload__pc$61_28" BEL
        "minerva_cpu/payload__pc$61_27" BEL "minerva_cpu/payload__pc$61_26"
        BEL "minerva_cpu/payload__pc$61_25" BEL
        "minerva_cpu/payload__pc$61_24" BEL "minerva_cpu/payload__pc$61_23"
        BEL "minerva_cpu/payload__pc$61_22" BEL
        "minerva_cpu/payload__pc$61_21" BEL "minerva_cpu/payload__pc$61_20"
        BEL "minerva_cpu/payload__pc$61_19" BEL
        "minerva_cpu/payload__pc$61_18" BEL "minerva_cpu/payload__pc$61_17"
        BEL "minerva_cpu/payload__pc$61_16" BEL
        "minerva_cpu/payload__pc$61_15" BEL "minerva_cpu/payload__pc$61_14"
        BEL "minerva_cpu/payload__pc$61_13" BEL
        "minerva_cpu/payload__pc$61_12" BEL "minerva_cpu/payload__pc$61_11"
        BEL "minerva_cpu/payload__pc$61_10" BEL "minerva_cpu/payload__pc$61_9"
        BEL "minerva_cpu/payload__pc$61_8" BEL "minerva_cpu/payload__pc$61_7"
        BEL "minerva_cpu/payload__pc$61_6" BEL "minerva_cpu/payload__pc$61_5"
        BEL "minerva_cpu/payload__pc$61_4" BEL "minerva_cpu/payload__pc$61_3"
        BEL "minerva_cpu/payload__pc$61_2" BEL
        "minerva_cpu/m_payload__exception" BEL
        "minerva_cpu/payload__branch_target$144_31" BEL
        "minerva_cpu/payload__branch_target$144_30" BEL
        "minerva_cpu/payload__branch_target$144_29" BEL
        "minerva_cpu/payload__branch_target$144_28" BEL
        "minerva_cpu/payload__branch_target$144_27" BEL
        "minerva_cpu/payload__branch_target$144_26" BEL
        "minerva_cpu/payload__branch_target$144_25" BEL
        "minerva_cpu/payload__branch_target$144_24" BEL
        "minerva_cpu/payload__branch_target$144_23" BEL
        "minerva_cpu/payload__branch_target$144_22" BEL
        "minerva_cpu/payload__branch_target$144_21" BEL
        "minerva_cpu/payload__branch_target$144_20" BEL
        "minerva_cpu/payload__branch_target$144_19" BEL
        "minerva_cpu/payload__branch_target$144_18" BEL
        "minerva_cpu/payload__branch_target$144_17" BEL
        "minerva_cpu/payload__branch_target$144_16" BEL
        "minerva_cpu/payload__branch_target$144_15" BEL
        "minerva_cpu/payload__branch_target$144_14" BEL
        "minerva_cpu/payload__branch_target$144_13" BEL
        "minerva_cpu/payload__branch_target$144_12" BEL
        "minerva_cpu/payload__branch_target$144_11" BEL
        "minerva_cpu/payload__branch_target$144_10" BEL
        "minerva_cpu/payload__branch_target$144_9" BEL
        "minerva_cpu/payload__branch_target$144_8" BEL
        "minerva_cpu/payload__branch_target$144_7" BEL
        "minerva_cpu/payload__branch_target$144_6" BEL
        "minerva_cpu/payload__branch_target$144_5" BEL
        "minerva_cpu/payload__branch_target$144_4" BEL
        "minerva_cpu/payload__branch_target$144_3" BEL
        "minerva_cpu/payload__branch_target$144_2" BEL
        "minerva_cpu/payload__branch_target$144_1" BEL
        "minerva_cpu/payload__branch_target$144_0" BEL
        "minerva_cpu/payload__src1$78_31" BEL
        "minerva_cpu/payload__src1$78_30" BEL
        "minerva_cpu/payload__src1$78_29" BEL
        "minerva_cpu/payload__src1$78_28" BEL
        "minerva_cpu/payload__src1$78_27" BEL
        "minerva_cpu/payload__src1$78_26" BEL
        "minerva_cpu/payload__src1$78_25" BEL
        "minerva_cpu/payload__src1$78_24" BEL
        "minerva_cpu/payload__src1$78_23" BEL
        "minerva_cpu/payload__src1$78_22" BEL
        "minerva_cpu/payload__src1$78_21" BEL
        "minerva_cpu/payload__src1$78_20" BEL
        "minerva_cpu/payload__src1$78_19" BEL
        "minerva_cpu/payload__src1$78_18" BEL
        "minerva_cpu/payload__src1$78_17" BEL
        "minerva_cpu/payload__src1$78_16" BEL
        "minerva_cpu/payload__src1$78_15" BEL
        "minerva_cpu/payload__src1$78_14" BEL
        "minerva_cpu/payload__src1$78_13" BEL
        "minerva_cpu/payload__src1$78_12" BEL
        "minerva_cpu/payload__src1$78_11" BEL
        "minerva_cpu/payload__src1$78_10" BEL "minerva_cpu/payload__src1$78_9"
        BEL "minerva_cpu/payload__src1$78_8" BEL
        "minerva_cpu/payload__src1$78_7" BEL "minerva_cpu/payload__src1$78_6"
        BEL "minerva_cpu/payload__src1$78_5" BEL
        "minerva_cpu/payload__src1$78_4" BEL "minerva_cpu/payload__src1$78_3"
        BEL "minerva_cpu/payload__src1$78_2" BEL
        "minerva_cpu/payload__src1$78_1" BEL "minerva_cpu/payload__src1$78_0"
        BEL "minerva_cpu/payload__result$164_31" BEL
        "minerva_cpu/payload__result$164_30" BEL
        "minerva_cpu/payload__result$164_29" BEL
        "minerva_cpu/payload__result$164_28" BEL
        "minerva_cpu/payload__result$164_27" BEL
        "minerva_cpu/payload__result$164_26" BEL
        "minerva_cpu/payload__result$164_25" BEL
        "minerva_cpu/payload__result$164_24" BEL
        "minerva_cpu/payload__result$164_23" BEL
        "minerva_cpu/payload__result$164_22" BEL
        "minerva_cpu/payload__result$164_21" BEL
        "minerva_cpu/payload__result$164_20" BEL
        "minerva_cpu/payload__result$164_19" BEL
        "minerva_cpu/payload__result$164_18" BEL
        "minerva_cpu/payload__result$164_17" BEL
        "minerva_cpu/payload__result$164_16" BEL
        "minerva_cpu/payload__result$164_15" BEL
        "minerva_cpu/payload__result$164_14" BEL
        "minerva_cpu/payload__result$164_13" BEL
        "minerva_cpu/payload__result$164_12" BEL
        "minerva_cpu/payload__result$164_11" BEL
        "minerva_cpu/payload__result$164_10" BEL
        "minerva_cpu/payload__result$164_9" BEL
        "minerva_cpu/payload__result$164_8" BEL
        "minerva_cpu/payload__result$164_7" BEL
        "minerva_cpu/payload__result$164_6" BEL
        "minerva_cpu/payload__result$164_5" BEL
        "minerva_cpu/payload__result$164_4" BEL
        "minerva_cpu/payload__result$164_3" BEL
        "minerva_cpu/payload__result$164_2" BEL
        "minerva_cpu/payload__result$164_1" BEL
        "minerva_cpu/payload__result$164_0" BEL
        "minerva_cpu/payload__result$128_31" BEL
        "minerva_cpu/payload__result$128_30" BEL
        "minerva_cpu/payload__result$128_29" BEL
        "minerva_cpu/payload__result$128_28" BEL
        "minerva_cpu/payload__result$128_27" BEL
        "minerva_cpu/payload__result$128_26" BEL
        "minerva_cpu/payload__result$128_25" BEL
        "minerva_cpu/payload__result$128_24" BEL
        "minerva_cpu/payload__result$128_23" BEL
        "minerva_cpu/payload__result$128_22" BEL
        "minerva_cpu/payload__result$128_21" BEL
        "minerva_cpu/payload__result$128_20" BEL
        "minerva_cpu/payload__result$128_19" BEL
        "minerva_cpu/payload__result$128_18" BEL
        "minerva_cpu/payload__result$128_17" BEL
        "minerva_cpu/payload__result$128_16" BEL
        "minerva_cpu/payload__result$128_15" BEL
        "minerva_cpu/payload__result$128_14" BEL
        "minerva_cpu/payload__result$128_13" BEL
        "minerva_cpu/payload__result$128_12" BEL
        "minerva_cpu/payload__result$128_11" BEL
        "minerva_cpu/payload__result$128_10" BEL
        "minerva_cpu/payload__result$128_9" BEL
        "minerva_cpu/payload__result$128_8" BEL
        "minerva_cpu/payload__result$128_7" BEL
        "minerva_cpu/payload__result$128_6" BEL
        "minerva_cpu/payload__result$128_5" BEL
        "minerva_cpu/payload__result$128_4" BEL
        "minerva_cpu/payload__result$128_3" BEL
        "minerva_cpu/payload__result$128_2" BEL
        "minerva_cpu/payload__result$128_1" BEL
        "minerva_cpu/payload__result$128_0" BEL
        "minerva_cpu/payload__condition_met$142" BEL
        "minerva_cpu/payload__src2$79_31" BEL
        "minerva_cpu/payload__src2$79_30" BEL
        "minerva_cpu/payload__src2$79_29" BEL
        "minerva_cpu/payload__src2$79_28" BEL
        "minerva_cpu/payload__src2$79_27" BEL
        "minerva_cpu/payload__src2$79_26" BEL
        "minerva_cpu/payload__src2$79_25" BEL
        "minerva_cpu/payload__src2$79_24" BEL
        "minerva_cpu/payload__src2$79_23" BEL
        "minerva_cpu/payload__src2$79_22" BEL
        "minerva_cpu/payload__src2$79_21" BEL
        "minerva_cpu/payload__src2$79_20" BEL
        "minerva_cpu/payload__src2$79_19" BEL
        "minerva_cpu/payload__src2$79_18" BEL
        "minerva_cpu/payload__src2$79_17" BEL
        "minerva_cpu/payload__src2$79_16" BEL
        "minerva_cpu/payload__src2$79_15" BEL
        "minerva_cpu/payload__src2$79_14" BEL
        "minerva_cpu/payload__src2$79_13" BEL
        "minerva_cpu/payload__src2$79_12" BEL
        "minerva_cpu/payload__src2$79_11" BEL
        "minerva_cpu/payload__src2$79_10" BEL "minerva_cpu/payload__src2$79_9"
        BEL "minerva_cpu/payload__src2$79_8" BEL
        "minerva_cpu/payload__src2$79_7" BEL "minerva_cpu/payload__src2$79_6"
        BEL "minerva_cpu/payload__src2$79_5" BEL
        "minerva_cpu/payload__src2$79_4" BEL "minerva_cpu/payload__src2$79_3"
        BEL "minerva_cpu/payload__src2$79_2" BEL
        "minerva_cpu/payload__src2$79_1" BEL "minerva_cpu/payload__src2$79_0"
        BEL "minerva_cpu/payload__csr_result$152_31" BEL
        "minerva_cpu/payload__csr_result$152_30" BEL
        "minerva_cpu/payload__csr_result$152_29" BEL
        "minerva_cpu/payload__csr_result$152_28" BEL
        "minerva_cpu/payload__csr_result$152_27" BEL
        "minerva_cpu/payload__csr_result$152_26" BEL
        "minerva_cpu/payload__csr_result$152_25" BEL
        "minerva_cpu/payload__csr_result$152_24" BEL
        "minerva_cpu/payload__csr_result$152_23" BEL
        "minerva_cpu/payload__csr_result$152_22" BEL
        "minerva_cpu/payload__csr_result$152_21" BEL
        "minerva_cpu/payload__csr_result$152_20" BEL
        "minerva_cpu/payload__csr_result$152_19" BEL
        "minerva_cpu/payload__csr_result$152_18" BEL
        "minerva_cpu/payload__csr_result$152_17" BEL
        "minerva_cpu/payload__csr_result$152_16" BEL
        "minerva_cpu/payload__csr_result$152_15" BEL
        "minerva_cpu/payload__csr_result$152_14" BEL
        "minerva_cpu/payload__csr_result$152_13" BEL
        "minerva_cpu/payload__csr_result$152_12" BEL
        "minerva_cpu/payload__csr_result$152_11" BEL
        "minerva_cpu/payload__csr_result$152_10" BEL
        "minerva_cpu/payload__csr_result$152_9" BEL
        "minerva_cpu/payload__csr_result$152_8" BEL
        "minerva_cpu/payload__csr_result$152_7" BEL
        "minerva_cpu/payload__csr_result$152_6" BEL
        "minerva_cpu/payload__csr_result$152_5" BEL
        "minerva_cpu/payload__csr_result$152_4" BEL
        "minerva_cpu/payload__csr_result$152_3" BEL
        "minerva_cpu/payload__csr_result$152_2" BEL
        "minerva_cpu/payload__csr_result$152_1" BEL
        "minerva_cpu/payload__csr_result$152_0" BEL
        "minerva_cpu/payload__multiply$169" BEL
        "minerva_cpu/payload__rd$158_4" BEL "minerva_cpu/payload__rd$158_3"
        BEL "minerva_cpu/payload__rd$158_2" BEL
        "minerva_cpu/payload__rd$158_1" BEL "minerva_cpu/payload__rd$158_0"
        BEL "minerva_cpu/payload__load$166" BEL
        "minerva_cpu/payload__funct3$162_2" BEL
        "minerva_cpu/payload__funct3$162_1" BEL
        "minerva_cpu/payload__funct3$162_0" BEL
        "minerva_cpu/payload__rd_we$160" BEL
        "minerva_cpu/payload__branch_target$97_31" BEL
        "minerva_cpu/payload__branch_target$97_30" BEL
        "minerva_cpu/payload__branch_target$97_29" BEL
        "minerva_cpu/payload__branch_target$97_28" BEL
        "minerva_cpu/payload__branch_target$97_27" BEL
        "minerva_cpu/payload__branch_target$97_26" BEL
        "minerva_cpu/payload__branch_target$97_25" BEL
        "minerva_cpu/payload__branch_target$97_24" BEL
        "minerva_cpu/payload__branch_target$97_23" BEL
        "minerva_cpu/payload__branch_target$97_22" BEL
        "minerva_cpu/payload__branch_target$97_21" BEL
        "minerva_cpu/payload__branch_target$97_20" BEL
        "minerva_cpu/payload__branch_target$97_19" BEL
        "minerva_cpu/payload__branch_target$97_18" BEL
        "minerva_cpu/payload__branch_target$97_17" BEL
        "minerva_cpu/payload__branch_target$97_16" BEL
        "minerva_cpu/payload__branch_target$97_15" BEL
        "minerva_cpu/payload__branch_target$97_14" BEL
        "minerva_cpu/payload__branch_target$97_13" BEL
        "minerva_cpu/payload__branch_target$97_12" BEL
        "minerva_cpu/payload__branch_target$97_11" BEL
        "minerva_cpu/payload__branch_target$97_10" BEL
        "minerva_cpu/payload__branch_target$97_9" BEL
        "minerva_cpu/payload__branch_target$97_8" BEL
        "minerva_cpu/payload__branch_target$97_7" BEL
        "minerva_cpu/payload__branch_target$97_6" BEL
        "minerva_cpu/payload__branch_target$97_5" BEL
        "minerva_cpu/payload__branch_target$97_4" BEL
        "minerva_cpu/payload__branch_target$97_3" BEL
        "minerva_cpu/payload__branch_target$97_2" BEL
        "minerva_cpu/payload__branch_target$97_1" BEL
        "minerva_cpu/payload__branch_target$97_0" BEL
        "minerva_cpu/payload__illegal$114" BEL
        "minerva_cpu/payload__ecall$117" BEL "minerva_cpu/payload__ebreak$119"
        BEL "minerva_cpu/payload__rd$121_4" BEL
        "minerva_cpu/payload__rd$121_3" BEL "minerva_cpu/payload__rd$121_2"
        BEL "minerva_cpu/payload__rd$121_1" BEL
        "minerva_cpu/payload__rd$121_0" BEL "minerva_cpu/payload__rd_we$123"
        BEL "minerva_cpu/payload__load$132" BEL
        "minerva_cpu/payload__funct3$127_2" BEL
        "minerva_cpu/payload__funct3$127_1" BEL
        "minerva_cpu/payload__funct3$127_0" BEL
        "minerva_cpu/payload__compare$137" BEL
        "minerva_cpu/payload__shift$130" BEL "minerva_cpu/payload__mret$153"
        BEL "minerva_cpu/payload__csr$147" BEL
        "minerva_cpu/payload__csr_adr$149_11" BEL
        "minerva_cpu/payload__csr_adr$149_10" BEL
        "minerva_cpu/payload__csr_adr$149_9" BEL
        "minerva_cpu/payload__csr_adr$149_8" BEL
        "minerva_cpu/payload__csr_adr$149_7" BEL
        "minerva_cpu/payload__csr_adr$149_6" BEL
        "minerva_cpu/payload__csr_adr$149_5" BEL
        "minerva_cpu/payload__csr_adr$149_4" BEL
        "minerva_cpu/payload__csr_adr$149_3" BEL
        "minerva_cpu/payload__csr_adr$149_2" BEL
        "minerva_cpu/payload__csr_adr$149_1" BEL
        "minerva_cpu/payload__csr_adr$149_0" BEL
        "minerva_cpu/payload__csr_we$151" BEL
        "minerva_cpu/payload__multiply$139" BEL
        "minerva_cpu/payload__divide$141" BEL
        "minerva_cpu/payload__illegal$73" BEL "minerva_cpu/payload__rd$74_4"
        BEL "minerva_cpu/payload__rd$74_3" BEL "minerva_cpu/payload__rd$74_2"
        BEL "minerva_cpu/payload__rd$74_1" BEL "minerva_cpu/payload__rd$74_0"
        BEL "minerva_cpu/payload__rs1$75_4" BEL
        "minerva_cpu/payload__rs1$75_3" BEL "minerva_cpu/payload__rs1$75_2"
        BEL "minerva_cpu/payload__rs1$75_1" BEL
        "minerva_cpu/payload__rs1$75_0" BEL "minerva_cpu/payload__rs1_re$77"
        BEL "minerva_cpu/payload__immediate$80_31" BEL
        "minerva_cpu/payload__immediate$80_30" BEL
        "minerva_cpu/payload__immediate$80_29" BEL
        "minerva_cpu/payload__immediate$80_28" BEL
        "minerva_cpu/payload__immediate$80_27" BEL
        "minerva_cpu/payload__immediate$80_26" BEL
        "minerva_cpu/payload__immediate$80_25" BEL
        "minerva_cpu/payload__immediate$80_24" BEL
        "minerva_cpu/payload__immediate$80_23" BEL
        "minerva_cpu/payload__immediate$80_22" BEL
        "minerva_cpu/payload__immediate$80_21" BEL
        "minerva_cpu/payload__immediate$80_20" BEL
        "minerva_cpu/payload__immediate$80_19" BEL
        "minerva_cpu/payload__immediate$80_18" BEL
        "minerva_cpu/payload__immediate$80_17" BEL
        "minerva_cpu/payload__immediate$80_16" BEL
        "minerva_cpu/payload__immediate$80_15" BEL
        "minerva_cpu/payload__immediate$80_14" BEL
        "minerva_cpu/payload__immediate$80_13" BEL
        "minerva_cpu/payload__immediate$80_12" BEL
        "minerva_cpu/payload__rd_we$76" BEL "minerva_cpu/payload__bypass_x$81"
        BEL "minerva_cpu/payload__bypass_m$82" BEL
        "minerva_cpu/payload__funct3$83_2" BEL
        "minerva_cpu/payload__funct3$83_1" BEL
        "minerva_cpu/payload__funct3$83_0" BEL "minerva_cpu/payload__load$84"
        BEL "minerva_cpu/payload__store$85" BEL
        "minerva_cpu/payload__adder$86" BEL
        "minerva_cpu/payload__adder_sub$87" BEL
        "minerva_cpu/payload__compare$95" BEL "minerva_cpu/payload__logic$88"
        BEL "minerva_cpu/payload__shift$91" BEL
        "minerva_cpu/payload__direction$92" BEL "minerva_cpu/payload__sext$93"
        BEL "minerva_cpu/payload__jump$94" BEL
        "minerva_cpu/payload__branch$96" BEL "minerva_cpu/payload__csr$99" BEL
        "minerva_cpu/payload__fence_i" BEL
        "minerva_cpu/payload__csr_adr$100_11" BEL
        "minerva_cpu/payload__csr_adr$100_10" BEL
        "minerva_cpu/payload__csr_adr$100_9" BEL
        "minerva_cpu/payload__csr_adr$100_8" BEL
        "minerva_cpu/payload__csr_adr$100_7" BEL
        "minerva_cpu/payload__csr_adr$100_6" BEL
        "minerva_cpu/payload__csr_adr$100_5" BEL
        "minerva_cpu/payload__csr_adr$100_4" BEL
        "minerva_cpu/payload__csr_adr$100_3" BEL
        "minerva_cpu/payload__csr_adr$100_2" BEL
        "minerva_cpu/payload__csr_we$101" BEL "minerva_cpu/payload__ecall$102"
        BEL "minerva_cpu/payload__ebreak$103" BEL
        "minerva_cpu/payload__mret$104" BEL "minerva_cpu/payload__multiply$89"
        BEL "minerva_cpu/payload__divide$90" BEL
        "minerva_cpu/payload__instruction$108_31" BEL
        "minerva_cpu/payload__instruction$108_30" BEL
        "minerva_cpu/payload__instruction$108_29" BEL
        "minerva_cpu/payload__instruction$108_28" BEL
        "minerva_cpu/payload__instruction$108_27" BEL
        "minerva_cpu/payload__instruction$108_26" BEL
        "minerva_cpu/payload__instruction$108_25" BEL
        "minerva_cpu/payload__instruction$108_24" BEL
        "minerva_cpu/payload__instruction$108_23" BEL
        "minerva_cpu/payload__instruction$108_22" BEL
        "minerva_cpu/payload__instruction$108_21" BEL
        "minerva_cpu/payload__instruction$108_20" BEL
        "minerva_cpu/payload__instruction$108_19" BEL
        "minerva_cpu/payload__instruction$108_18" BEL
        "minerva_cpu/payload__instruction$108_17" BEL
        "minerva_cpu/payload__instruction$108_16" BEL
        "minerva_cpu/payload__instruction$108_15" BEL
        "minerva_cpu/payload__instruction$108_6" BEL
        "minerva_cpu/payload__instruction$108_5" BEL
        "minerva_cpu/payload__instruction$108_4" BEL
        "minerva_cpu/payload__instruction$108_3" BEL
        "minerva_cpu/payload__instruction$108_2" BEL
        "minerva_cpu/payload__instruction$108_1" BEL
        "minerva_cpu/payload__instruction$108_0" BEL
        "minerva_cpu/payload__instruction$68_31" BEL
        "minerva_cpu/payload__instruction$68_30" BEL
        "minerva_cpu/payload__instruction$68_29" BEL
        "minerva_cpu/payload__instruction$68_28" BEL
        "minerva_cpu/payload__instruction$68_27" BEL
        "minerva_cpu/payload__instruction$68_26" BEL
        "minerva_cpu/payload__instruction$68_25" BEL
        "minerva_cpu/payload__instruction$68_24" BEL
        "minerva_cpu/payload__instruction$68_23" BEL
        "minerva_cpu/payload__instruction$68_22" BEL
        "minerva_cpu/payload__instruction$68_21" BEL
        "minerva_cpu/payload__instruction$68_20" BEL
        "minerva_cpu/payload__instruction$68_6" BEL
        "minerva_cpu/payload__instruction$68_5" BEL
        "minerva_cpu/payload__instruction$68_4" BEL
        "minerva_cpu/payload__instruction$68_3" BEL
        "minerva_cpu/payload__instruction$68_2" BEL
        "minerva_cpu/payload__instruction$68_1" BEL
        "minerva_cpu/payload__instruction$68_0" BEL
        "minerva_cpu/payload__pc$106_31" BEL "minerva_cpu/payload__pc$106_30"
        BEL "minerva_cpu/payload__pc$106_29" BEL
        "minerva_cpu/payload__pc$106_28" BEL "minerva_cpu/payload__pc$106_27"
        BEL "minerva_cpu/payload__pc$106_26" BEL
        "minerva_cpu/payload__pc$106_25" BEL "minerva_cpu/payload__pc$106_24"
        BEL "minerva_cpu/payload__pc$106_23" BEL
        "minerva_cpu/payload__pc$106_22" BEL "minerva_cpu/payload__pc$106_21"
        BEL "minerva_cpu/payload__pc$106_20" BEL
        "minerva_cpu/payload__pc$106_19" BEL "minerva_cpu/payload__pc$106_18"
        BEL "minerva_cpu/payload__pc$106_17" BEL
        "minerva_cpu/payload__pc$106_16" BEL "minerva_cpu/payload__pc$106_15"
        BEL "minerva_cpu/payload__pc$106_14" BEL
        "minerva_cpu/payload__pc$106_13" BEL "minerva_cpu/payload__pc$106_12"
        BEL "minerva_cpu/payload__pc$106_11" BEL
        "minerva_cpu/payload__pc$106_10" BEL "minerva_cpu/payload__pc$106_9"
        BEL "minerva_cpu/payload__pc$106_8" BEL
        "minerva_cpu/payload__pc$106_7" BEL "minerva_cpu/payload__pc$106_6"
        BEL "minerva_cpu/payload__pc$106_5" BEL
        "minerva_cpu/payload__pc$106_4" BEL "minerva_cpu/payload__pc$106_3"
        BEL "minerva_cpu/payload__pc$106_2" BEL
        "minerva_cpu/payload__branch_predict_taken$145" BEL
        "minerva_cpu/payload__pc$59_31" BEL "minerva_cpu/payload__pc$59_30"
        BEL "minerva_cpu/payload__pc$59_29" BEL
        "minerva_cpu/payload__pc$59_28" BEL "minerva_cpu/payload__pc$59_27"
        BEL "minerva_cpu/payload__pc$59_26" BEL
        "minerva_cpu/payload__pc$59_25" BEL "minerva_cpu/payload__pc$59_24"
        BEL "minerva_cpu/payload__pc$59_23" BEL
        "minerva_cpu/payload__pc$59_22" BEL "minerva_cpu/payload__pc$59_21"
        BEL "minerva_cpu/payload__pc$59_20" BEL
        "minerva_cpu/payload__pc$59_19" BEL "minerva_cpu/payload__pc$59_18"
        BEL "minerva_cpu/payload__pc$59_17" BEL
        "minerva_cpu/payload__pc$59_16" BEL "minerva_cpu/payload__pc$59_15"
        BEL "minerva_cpu/payload__pc$59_14" BEL
        "minerva_cpu/payload__pc$59_13" BEL "minerva_cpu/payload__pc$59_12"
        BEL "minerva_cpu/payload__pc$59_11" BEL
        "minerva_cpu/payload__pc$59_10" BEL "minerva_cpu/payload__pc$59_9" BEL
        "minerva_cpu/payload__pc$59_8" BEL "minerva_cpu/payload__pc$59_7" BEL
        "minerva_cpu/payload__pc$59_6" BEL "minerva_cpu/payload__pc$59_5" BEL
        "minerva_cpu/payload__pc$59_4" BEL "minerva_cpu/payload__pc$59_3" BEL
        "minerva_cpu/payload__pc$59_2" BEL
        "minerva_cpu/payload__instruction$62_31" BEL
        "minerva_cpu/payload__instruction$62_30" BEL
        "minerva_cpu/payload__instruction$62_29" BEL
        "minerva_cpu/payload__instruction$62_28" BEL
        "minerva_cpu/payload__instruction$62_27" BEL
        "minerva_cpu/payload__instruction$62_26" BEL
        "minerva_cpu/payload__instruction$62_25" BEL
        "minerva_cpu/payload__instruction$62_24" BEL
        "minerva_cpu/payload__instruction$62_23" BEL
        "minerva_cpu/payload__instruction$62_22" BEL
        "minerva_cpu/payload__instruction$62_21" BEL
        "minerva_cpu/payload__instruction$62_20" BEL
        "minerva_cpu/payload__instruction$62_19" BEL
        "minerva_cpu/payload__instruction$62_18" BEL
        "minerva_cpu/payload__instruction$62_17" BEL
        "minerva_cpu/payload__instruction$62_16" BEL
        "minerva_cpu/payload__instruction$62_15" BEL
        "minerva_cpu/payload__instruction$62_14" BEL
        "minerva_cpu/payload__instruction$62_13" BEL
        "minerva_cpu/payload__instruction$62_12" BEL
        "minerva_cpu/payload__instruction$62_11" BEL
        "minerva_cpu/payload__instruction$62_10" BEL
        "minerva_cpu/payload__instruction$62_9" BEL
        "minerva_cpu/payload__instruction$62_8" BEL
        "minerva_cpu/payload__instruction$62_7" BEL
        "minerva_cpu/payload__instruction$62_6" BEL
        "minerva_cpu/payload__instruction$62_5" BEL
        "minerva_cpu/payload__instruction$62_4" BEL
        "minerva_cpu/payload__instruction$62_3" BEL
        "minerva_cpu/payload__instruction$62_2" BEL
        "minerva_cpu/payload__instruction$62_1" BEL
        "minerva_cpu/payload__instruction$62_0" BEL
        "minerva_cpu/payload__pc$66_31" BEL "minerva_cpu/payload__pc$66_30"
        BEL "minerva_cpu/payload__pc$66_29" BEL
        "minerva_cpu/payload__pc$66_28" BEL "minerva_cpu/payload__pc$66_27"
        BEL "minerva_cpu/payload__pc$66_26" BEL
        "minerva_cpu/payload__pc$66_25" BEL "minerva_cpu/payload__pc$66_24"
        BEL "minerva_cpu/payload__pc$66_23" BEL
        "minerva_cpu/payload__pc$66_22" BEL "minerva_cpu/payload__pc$66_21"
        BEL "minerva_cpu/payload__pc$66_20" BEL
        "minerva_cpu/payload__pc$66_19" BEL "minerva_cpu/payload__pc$66_18"
        BEL "minerva_cpu/payload__pc$66_17" BEL
        "minerva_cpu/payload__pc$66_16" BEL "minerva_cpu/payload__pc$66_15"
        BEL "minerva_cpu/payload__pc$66_14" BEL
        "minerva_cpu/payload__pc$66_13" BEL "minerva_cpu/payload__pc$66_12"
        BEL "minerva_cpu/payload__pc$66_11" BEL
        "minerva_cpu/payload__pc$66_10" BEL "minerva_cpu/payload__pc$66_9" BEL
        "minerva_cpu/payload__pc$66_8" BEL "minerva_cpu/payload__pc$66_7" BEL
        "minerva_cpu/payload__pc$66_6" BEL "minerva_cpu/payload__pc$66_5" BEL
        "minerva_cpu/payload__pc$66_4" BEL "minerva_cpu/payload__pc$66_3" BEL
        "minerva_cpu/payload__pc$66_2" BEL
        "minerva_cpu/payload__load_data$167_31" BEL
        "minerva_cpu/payload__load_data$167_30" BEL
        "minerva_cpu/payload__load_data$167_29" BEL
        "minerva_cpu/payload__load_data$167_28" BEL
        "minerva_cpu/payload__load_data$167_27" BEL
        "minerva_cpu/payload__load_data$167_26" BEL
        "minerva_cpu/payload__load_data$167_25" BEL
        "minerva_cpu/payload__load_data$167_24" BEL
        "minerva_cpu/payload__load_data$167_23" BEL
        "minerva_cpu/payload__load_data$167_22" BEL
        "minerva_cpu/payload__load_data$167_21" BEL
        "minerva_cpu/payload__load_data$167_20" BEL
        "minerva_cpu/payload__load_data$167_19" BEL
        "minerva_cpu/payload__load_data$167_18" BEL
        "minerva_cpu/payload__load_data$167_17" BEL
        "minerva_cpu/payload__load_data$167_16" BEL
        "minerva_cpu/payload__load_data$167_15" BEL
        "minerva_cpu/payload__load_data$167_14" BEL
        "minerva_cpu/payload__load_data$167_13" BEL
        "minerva_cpu/payload__load_data$167_12" BEL
        "minerva_cpu/payload__load_data$167_11" BEL
        "minerva_cpu/payload__load_data$167_10" BEL
        "minerva_cpu/payload__load_data$167_9" BEL
        "minerva_cpu/payload__load_data$167_8" BEL
        "minerva_cpu/payload__load_data$167_7" BEL
        "minerva_cpu/payload__load_data$167_6" BEL
        "minerva_cpu/payload__load_data$167_5" BEL
        "minerva_cpu/payload__load_data$167_4" BEL
        "minerva_cpu/payload__load_data$167_3" BEL
        "minerva_cpu/payload__load_data$167_2" BEL
        "minerva_cpu/payload__load_data$167_1" BEL
        "minerva_cpu/payload__load_data$167_0" BEL
        "minerva_cpu/payload__bypass_m$125" BEL
        "minerva_cpu/payload__branch_taken" BEL "minerva_cpu/fetch/ibus__stb"
        BEL "minerva_cpu/fetch/ibus__adr_29" BEL
        "minerva_cpu/fetch/ibus__adr_28" BEL "minerva_cpu/fetch/ibus__adr_27"
        BEL "minerva_cpu/fetch/ibus__adr_26" BEL
        "minerva_cpu/fetch/ibus__adr_25" BEL "minerva_cpu/fetch/ibus__adr_24"
        BEL "minerva_cpu/fetch/ibus__adr_23" BEL
        "minerva_cpu/fetch/ibus__adr_22" BEL "minerva_cpu/fetch/ibus__adr_21"
        BEL "minerva_cpu/fetch/ibus__adr_20" BEL
        "minerva_cpu/fetch/ibus__adr_19" BEL "minerva_cpu/fetch/ibus__adr_18"
        BEL "minerva_cpu/fetch/ibus__adr_17" BEL
        "minerva_cpu/fetch/ibus__adr_16" BEL "minerva_cpu/fetch/ibus__adr_15"
        BEL "minerva_cpu/fetch/ibus__adr_14" BEL
        "minerva_cpu/fetch/ibus__adr_13" BEL "minerva_cpu/fetch/ibus__adr_12"
        BEL "minerva_cpu/fetch/ibus__adr_11" BEL
        "minerva_cpu/fetch/ibus__adr_10" BEL "minerva_cpu/fetch/ibus__adr_9"
        BEL "minerva_cpu/fetch/ibus__adr_8" BEL
        "minerva_cpu/fetch/ibus__adr_7" BEL "minerva_cpu/fetch/ibus__adr_6"
        BEL "minerva_cpu/fetch/ibus__adr_5" BEL
        "minerva_cpu/fetch/ibus__adr_4" BEL "minerva_cpu/fetch/ibus__adr_3"
        BEL "minerva_cpu/fetch/ibus__adr_2" BEL
        "minerva_cpu/fetch/ibus__adr_1" BEL "minerva_cpu/fetch/ibus__adr_0"
        BEL "minerva_cpu/fetch/ibus_rdata_31" BEL
        "minerva_cpu/fetch/ibus_rdata_30" BEL
        "minerva_cpu/fetch/ibus_rdata_29" BEL
        "minerva_cpu/fetch/ibus_rdata_28" BEL
        "minerva_cpu/fetch/ibus_rdata_27" BEL
        "minerva_cpu/fetch/ibus_rdata_26" BEL
        "minerva_cpu/fetch/ibus_rdata_25" BEL
        "minerva_cpu/fetch/ibus_rdata_24" BEL
        "minerva_cpu/fetch/ibus_rdata_23" BEL
        "minerva_cpu/fetch/ibus_rdata_22" BEL
        "minerva_cpu/fetch/ibus_rdata_21" BEL
        "minerva_cpu/fetch/ibus_rdata_20" BEL
        "minerva_cpu/fetch/ibus_rdata_19" BEL
        "minerva_cpu/fetch/ibus_rdata_18" BEL
        "minerva_cpu/fetch/ibus_rdata_17" BEL
        "minerva_cpu/fetch/ibus_rdata_16" BEL
        "minerva_cpu/fetch/ibus_rdata_15" BEL
        "minerva_cpu/fetch/ibus_rdata_14" BEL
        "minerva_cpu/fetch/ibus_rdata_13" BEL
        "minerva_cpu/fetch/ibus_rdata_12" BEL
        "minerva_cpu/fetch/ibus_rdata_11" BEL
        "minerva_cpu/fetch/ibus_rdata_10" BEL "minerva_cpu/fetch/ibus_rdata_9"
        BEL "minerva_cpu/fetch/ibus_rdata_8" BEL
        "minerva_cpu/fetch/ibus_rdata_7" BEL "minerva_cpu/fetch/ibus_rdata_6"
        BEL "minerva_cpu/fetch/ibus_rdata_5" BEL
        "minerva_cpu/fetch/ibus_rdata_4" BEL "minerva_cpu/fetch/ibus_rdata_3"
        BEL "minerva_cpu/fetch/ibus_rdata_2" BEL
        "minerva_cpu/fetch/ibus_rdata_1" BEL "minerva_cpu/fetch/ibus_rdata_0"
        BEL "minerva_cpu/loadstore/dbus__stb" BEL
        "minerva_cpu/loadstore/dbus__adr_29" BEL
        "minerva_cpu/loadstore/dbus__adr_28" BEL
        "minerva_cpu/loadstore/dbus__adr_27" BEL
        "minerva_cpu/loadstore/dbus__adr_26" BEL
        "minerva_cpu/loadstore/dbus__adr_25" BEL
        "minerva_cpu/loadstore/dbus__adr_24" BEL
        "minerva_cpu/loadstore/dbus__adr_23" BEL
        "minerva_cpu/loadstore/dbus__adr_22" BEL
        "minerva_cpu/loadstore/dbus__adr_21" BEL
        "minerva_cpu/loadstore/dbus__adr_20" BEL
        "minerva_cpu/loadstore/dbus__adr_19" BEL
        "minerva_cpu/loadstore/dbus__adr_18" BEL
        "minerva_cpu/loadstore/dbus__adr_17" BEL
        "minerva_cpu/loadstore/dbus__adr_16" BEL
        "minerva_cpu/loadstore/dbus__adr_15" BEL
        "minerva_cpu/loadstore/dbus__adr_14" BEL
        "minerva_cpu/loadstore/dbus__adr_13" BEL
        "minerva_cpu/loadstore/dbus__adr_12" BEL
        "minerva_cpu/loadstore/dbus__adr_11" BEL
        "minerva_cpu/loadstore/dbus__adr_10" BEL
        "minerva_cpu/loadstore/dbus__adr_9" BEL
        "minerva_cpu/loadstore/dbus__adr_8" BEL
        "minerva_cpu/loadstore/dbus__adr_7" BEL
        "minerva_cpu/loadstore/dbus__adr_6" BEL
        "minerva_cpu/loadstore/dbus__adr_5" BEL
        "minerva_cpu/loadstore/dbus__adr_4" BEL
        "minerva_cpu/loadstore/dbus__adr_3" BEL
        "minerva_cpu/loadstore/dbus__adr_2" BEL
        "minerva_cpu/loadstore/dbus__adr_1" BEL
        "minerva_cpu/loadstore/dbus__adr_0" BEL
        "minerva_cpu/loadstore/dbus__sel_3" BEL
        "minerva_cpu/loadstore/dbus__sel_2" BEL
        "minerva_cpu/loadstore/dbus__sel_1" BEL
        "minerva_cpu/loadstore/dbus__sel_0" BEL
        "minerva_cpu/loadstore/dbus__dat_w_31" BEL
        "minerva_cpu/loadstore/dbus__dat_w_30" BEL
        "minerva_cpu/loadstore/dbus__dat_w_29" BEL
        "minerva_cpu/loadstore/dbus__dat_w_28" BEL
        "minerva_cpu/loadstore/dbus__dat_w_27" BEL
        "minerva_cpu/loadstore/dbus__dat_w_26" BEL
        "minerva_cpu/loadstore/dbus__dat_w_25" BEL
        "minerva_cpu/loadstore/dbus__dat_w_24" BEL
        "minerva_cpu/loadstore/dbus__dat_w_23" BEL
        "minerva_cpu/loadstore/dbus__dat_w_22" BEL
        "minerva_cpu/loadstore/dbus__dat_w_21" BEL
        "minerva_cpu/loadstore/dbus__dat_w_20" BEL
        "minerva_cpu/loadstore/dbus__dat_w_19" BEL
        "minerva_cpu/loadstore/dbus__dat_w_18" BEL
        "minerva_cpu/loadstore/dbus__dat_w_17" BEL
        "minerva_cpu/loadstore/dbus__dat_w_16" BEL
        "minerva_cpu/loadstore/dbus__dat_w_15" BEL
        "minerva_cpu/loadstore/dbus__dat_w_14" BEL
        "minerva_cpu/loadstore/dbus__dat_w_13" BEL
        "minerva_cpu/loadstore/dbus__dat_w_12" BEL
        "minerva_cpu/loadstore/dbus__dat_w_11" BEL
        "minerva_cpu/loadstore/dbus__dat_w_10" BEL
        "minerva_cpu/loadstore/dbus__dat_w_9" BEL
        "minerva_cpu/loadstore/dbus__dat_w_8" BEL
        "minerva_cpu/loadstore/dbus__dat_w_7" BEL
        "minerva_cpu/loadstore/dbus__dat_w_6" BEL
        "minerva_cpu/loadstore/dbus__dat_w_5" BEL
        "minerva_cpu/loadstore/dbus__dat_w_4" BEL
        "minerva_cpu/loadstore/dbus__dat_w_3" BEL
        "minerva_cpu/loadstore/dbus__dat_w_2" BEL
        "minerva_cpu/loadstore/dbus__dat_w_1" BEL
        "minerva_cpu/loadstore/dbus__dat_w_0" BEL
        "minerva_cpu/loadstore/m_load_data_31" BEL
        "minerva_cpu/loadstore/m_load_data_30" BEL
        "minerva_cpu/loadstore/m_load_data_29" BEL
        "minerva_cpu/loadstore/m_load_data_28" BEL
        "minerva_cpu/loadstore/m_load_data_27" BEL
        "minerva_cpu/loadstore/m_load_data_26" BEL
        "minerva_cpu/loadstore/m_load_data_25" BEL
        "minerva_cpu/loadstore/m_load_data_24" BEL
        "minerva_cpu/loadstore/m_load_data_23" BEL
        "minerva_cpu/loadstore/m_load_data_22" BEL
        "minerva_cpu/loadstore/m_load_data_21" BEL
        "minerva_cpu/loadstore/m_load_data_20" BEL
        "minerva_cpu/loadstore/m_load_data_19" BEL
        "minerva_cpu/loadstore/m_load_data_18" BEL
        "minerva_cpu/loadstore/m_load_data_17" BEL
        "minerva_cpu/loadstore/m_load_data_16" BEL
        "minerva_cpu/loadstore/m_load_data_15" BEL
        "minerva_cpu/loadstore/m_load_data_14" BEL
        "minerva_cpu/loadstore/m_load_data_13" BEL
        "minerva_cpu/loadstore/m_load_data_12" BEL
        "minerva_cpu/loadstore/m_load_data_11" BEL
        "minerva_cpu/loadstore/m_load_data_10" BEL
        "minerva_cpu/loadstore/m_load_data_9" BEL
        "minerva_cpu/loadstore/m_load_data_8" BEL
        "minerva_cpu/loadstore/m_load_data_7" BEL
        "minerva_cpu/loadstore/m_load_data_6" BEL
        "minerva_cpu/loadstore/m_load_data_5" BEL
        "minerva_cpu/loadstore/m_load_data_4" BEL
        "minerva_cpu/loadstore/m_load_data_3" BEL
        "minerva_cpu/loadstore/m_load_data_2" BEL
        "minerva_cpu/loadstore/m_load_data_1" BEL
        "minerva_cpu/loadstore/m_load_data_0" BEL
        "minerva_cpu/exception/r__value$18_31" BEL
        "minerva_cpu/exception/r__value$18_30" BEL
        "minerva_cpu/exception/r__value$18_29" BEL
        "minerva_cpu/exception/r__value$18_28" BEL
        "minerva_cpu/exception/r__value$18_27" BEL
        "minerva_cpu/exception/r__value$18_26" BEL
        "minerva_cpu/exception/r__value$18_25" BEL
        "minerva_cpu/exception/r__value$18_24" BEL
        "minerva_cpu/exception/r__value$18_23" BEL
        "minerva_cpu/exception/r__value$18_22" BEL
        "minerva_cpu/exception/r__value$18_21" BEL
        "minerva_cpu/exception/r__value$18_20" BEL
        "minerva_cpu/exception/r__value$18_19" BEL
        "minerva_cpu/exception/r__value$18_18" BEL
        "minerva_cpu/exception/r__value$18_17" BEL
        "minerva_cpu/exception/r__value$18_16" BEL
        "minerva_cpu/exception/r__value$18_15" BEL
        "minerva_cpu/exception/r__value$18_14" BEL
        "minerva_cpu/exception/r__value$18_13" BEL
        "minerva_cpu/exception/r__value$18_12" BEL
        "minerva_cpu/exception/r__value$18_11" BEL
        "minerva_cpu/exception/r__value$18_10" BEL
        "minerva_cpu/exception/r__value$18_9" BEL
        "minerva_cpu/exception/r__value$18_8" BEL
        "minerva_cpu/exception/r__value$18_7" BEL
        "minerva_cpu/exception/r__value$18_6" BEL
        "minerva_cpu/exception/r__value$18_5" BEL
        "minerva_cpu/exception/r__value$18_4" BEL
        "minerva_cpu/exception/r__value$18_3" BEL
        "minerva_cpu/exception/r__value$18_2" BEL
        "minerva_cpu/exception/r__value$18_1" BEL
        "minerva_cpu/exception/r__value$18_0" BEL
        "minerva_cpu/exception/r__ecode_30" BEL
        "minerva_cpu/exception/r__ecode_29" BEL
        "minerva_cpu/exception/r__ecode_28" BEL
        "minerva_cpu/exception/r__ecode_27" BEL
        "minerva_cpu/exception/r__ecode_26" BEL
        "minerva_cpu/exception/r__ecode_25" BEL
        "minerva_cpu/exception/r__ecode_24" BEL
        "minerva_cpu/exception/r__ecode_23" BEL
        "minerva_cpu/exception/r__ecode_22" BEL
        "minerva_cpu/exception/r__ecode_21" BEL
        "minerva_cpu/exception/r__ecode_20" BEL
        "minerva_cpu/exception/r__ecode_19" BEL
        "minerva_cpu/exception/r__ecode_18" BEL
        "minerva_cpu/exception/r__ecode_17" BEL
        "minerva_cpu/exception/r__ecode_16" BEL
        "minerva_cpu/exception/r__ecode_15" BEL
        "minerva_cpu/exception/r__ecode_14" BEL
        "minerva_cpu/exception/r__ecode_13" BEL
        "minerva_cpu/exception/r__ecode_12" BEL
        "minerva_cpu/exception/r__ecode_11" BEL
        "minerva_cpu/exception/r__ecode_10" BEL
        "minerva_cpu/exception/r__ecode_9" BEL
        "minerva_cpu/exception/r__ecode_8" BEL
        "minerva_cpu/exception/r__ecode_7" BEL
        "minerva_cpu/exception/r__ecode_6" BEL
        "minerva_cpu/exception/r__ecode_5" BEL
        "minerva_cpu/exception/r__ecode_4" BEL
        "minerva_cpu/exception/r__ecode_3" BEL
        "minerva_cpu/exception/r__ecode_2" BEL
        "minerva_cpu/exception/r__ecode_1" BEL
        "minerva_cpu/exception/r__ecode_0" BEL
        "minerva_cpu/exception/r__interrupt" BEL
        "minerva_cpu/exception/r__base$1_29" BEL
        "minerva_cpu/exception/r__base$1_28" BEL
        "minerva_cpu/exception/r__base$1_27" BEL
        "minerva_cpu/exception/r__base$1_26" BEL
        "minerva_cpu/exception/r__base$1_25" BEL
        "minerva_cpu/exception/r__base$1_24" BEL
        "minerva_cpu/exception/r__base$1_23" BEL
        "minerva_cpu/exception/r__base$1_22" BEL
        "minerva_cpu/exception/r__base$1_21" BEL
        "minerva_cpu/exception/r__base$1_20" BEL
        "minerva_cpu/exception/r__base$1_19" BEL
        "minerva_cpu/exception/r__base$1_18" BEL
        "minerva_cpu/exception/r__base$1_17" BEL
        "minerva_cpu/exception/r__base$1_16" BEL
        "minerva_cpu/exception/r__base$1_15" BEL
        "minerva_cpu/exception/r__base$1_14" BEL
        "minerva_cpu/exception/r__base$1_13" BEL
        "minerva_cpu/exception/r__base$1_12" BEL
        "minerva_cpu/exception/r__base$1_11" BEL
        "minerva_cpu/exception/r__base$1_10" BEL
        "minerva_cpu/exception/r__base$1_9" BEL
        "minerva_cpu/exception/r__base$1_8" BEL
        "minerva_cpu/exception/r__base$1_7" BEL
        "minerva_cpu/exception/r__base$1_6" BEL
        "minerva_cpu/exception/r__base$1_5" BEL
        "minerva_cpu/exception/r__base$1_4" BEL
        "minerva_cpu/exception/r__base$1_3" BEL
        "minerva_cpu/exception/r__base$1_2" BEL
        "minerva_cpu/exception/r__base$1_1" BEL
        "minerva_cpu/exception/r__base$1_0" BEL "minerva_cpu/exception/r__mie"
        BEL "minerva_cpu/exception/r__sd" BEL "minerva_cpu/exception/r__tw"
        BEL "minerva_cpu/exception/r__tvm" BEL "minerva_cpu/exception/r__tsr"
        BEL "minerva_cpu/exception/r__mxr" BEL "minerva_cpu/exception/r__sum"
        BEL "minerva_cpu/exception/r__spp" BEL "minerva_cpu/exception/r__mprv"
        BEL "minerva_cpu/exception/r__spie" BEL "minerva_cpu/exception/r__sie"
        BEL "minerva_cpu/exception/r__upie" BEL "minerva_cpu/exception/r__uie"
        BEL "minerva_cpu/exception/r__meie" BEL
        "minerva_cpu/exception/r__seie" BEL "minerva_cpu/exception/r__ueie"
        BEL "minerva_cpu/exception/r__mtie" BEL
        "minerva_cpu/exception/r__utie" BEL "minerva_cpu/exception/r__msie"
        BEL "minerva_cpu/exception/r__stie" BEL
        "minerva_cpu/exception/r__ssie" BEL "minerva_cpu/exception/r__usie"
        BEL "minerva_cpu/exception/r__seip" BEL
        "minerva_cpu/exception/r__ueip" BEL "minerva_cpu/exception/r__stip"
        BEL "minerva_cpu/exception/r__ssip" BEL
        "minerva_cpu/exception/r__utip" BEL "minerva_cpu/exception/r__usip"
        BEL "minerva_cpu/exception/r__meip" BEL
        "minerva_cpu/exception/r__value$24_31" BEL
        "minerva_cpu/exception/r__value$24_30" BEL
        "minerva_cpu/exception/r__value$24_29" BEL
        "minerva_cpu/exception/r__value$24_28" BEL
        "minerva_cpu/exception/r__value$24_27" BEL
        "minerva_cpu/exception/r__value$24_26" BEL
        "minerva_cpu/exception/r__value$24_25" BEL
        "minerva_cpu/exception/r__value$24_24" BEL
        "minerva_cpu/exception/r__value$24_23" BEL
        "minerva_cpu/exception/r__value$24_22" BEL
        "minerva_cpu/exception/r__value$24_21" BEL
        "minerva_cpu/exception/r__value$24_20" BEL
        "minerva_cpu/exception/r__value$24_19" BEL
        "minerva_cpu/exception/r__value$24_18" BEL
        "minerva_cpu/exception/r__value$24_17" BEL
        "minerva_cpu/exception/r__value$24_16" BEL
        "minerva_cpu/exception/r__value$24_15" BEL
        "minerva_cpu/exception/r__value$24_14" BEL
        "minerva_cpu/exception/r__value$24_13" BEL
        "minerva_cpu/exception/r__value$24_12" BEL
        "minerva_cpu/exception/r__value$24_11" BEL
        "minerva_cpu/exception/r__value$24_10" BEL
        "minerva_cpu/exception/r__value$24_9" BEL
        "minerva_cpu/exception/r__value$24_8" BEL
        "minerva_cpu/exception/r__value$24_7" BEL
        "minerva_cpu/exception/r__value$24_6" BEL
        "minerva_cpu/exception/r__value$24_5" BEL
        "minerva_cpu/exception/r__value$24_4" BEL
        "minerva_cpu/exception/r__value$24_3" BEL
        "minerva_cpu/exception/r__value$24_2" BEL
        "minerva_cpu/exception/r__value$24_1" BEL
        "minerva_cpu/exception/r__value$24_0" BEL
        "minerva_cpu/exception/r__base_29" BEL
        "minerva_cpu/exception/r__base_28" BEL
        "minerva_cpu/exception/r__base_27" BEL
        "minerva_cpu/exception/r__base_26" BEL
        "minerva_cpu/exception/r__base_25" BEL
        "minerva_cpu/exception/r__base_24" BEL
        "minerva_cpu/exception/r__base_23" BEL
        "minerva_cpu/exception/r__base_22" BEL
        "minerva_cpu/exception/r__base_21" BEL
        "minerva_cpu/exception/r__base_20" BEL
        "minerva_cpu/exception/r__base_19" BEL
        "minerva_cpu/exception/r__base_18" BEL
        "minerva_cpu/exception/r__base_17" BEL
        "minerva_cpu/exception/r__base_16" BEL
        "minerva_cpu/exception/r__base_15" BEL
        "minerva_cpu/exception/r__base_14" BEL
        "minerva_cpu/exception/r__base_13" BEL
        "minerva_cpu/exception/r__base_12" BEL
        "minerva_cpu/exception/r__base_11" BEL
        "minerva_cpu/exception/r__base_10" BEL
        "minerva_cpu/exception/r__base_9" BEL
        "minerva_cpu/exception/r__base_8" BEL
        "minerva_cpu/exception/r__base_7" BEL
        "minerva_cpu/exception/r__base_6" BEL
        "minerva_cpu/exception/r__base_5" BEL
        "minerva_cpu/exception/r__base_4" BEL
        "minerva_cpu/exception/r__base_3" BEL
        "minerva_cpu/exception/r__base_2" BEL
        "minerva_cpu/exception/r__base_1" BEL
        "minerva_cpu/exception/r__base_0" BEL
        "minerva_cpu/exception/r__mode_1" BEL
        "minerva_cpu/exception/r__mode_0" BEL
        "minerva_cpu/exception/r__value_31" BEL
        "minerva_cpu/exception/r__value_30" BEL
        "minerva_cpu/exception/r__value_29" BEL
        "minerva_cpu/exception/r__value_28" BEL
        "minerva_cpu/exception/r__value_27" BEL
        "minerva_cpu/exception/r__value_26" BEL
        "minerva_cpu/exception/r__value_25" BEL
        "minerva_cpu/exception/r__value_24" BEL
        "minerva_cpu/exception/r__value_23" BEL
        "minerva_cpu/exception/r__value_22" BEL
        "minerva_cpu/exception/r__value_21" BEL
        "minerva_cpu/exception/r__value_20" BEL
        "minerva_cpu/exception/r__value_19" BEL
        "minerva_cpu/exception/r__value_18" BEL
        "minerva_cpu/exception/r__value_17" BEL
        "minerva_cpu/exception/r__value_16" BEL
        "minerva_cpu/exception/r__value_15" BEL
        "minerva_cpu/exception/r__value_14" BEL
        "minerva_cpu/exception/r__value_13" BEL
        "minerva_cpu/exception/r__value_12" BEL
        "minerva_cpu/exception/r__value_11" BEL
        "minerva_cpu/exception/r__value_10" BEL
        "minerva_cpu/exception/r__value_9" BEL
        "minerva_cpu/exception/r__value_8" BEL
        "minerva_cpu/exception/r__value_7" BEL
        "minerva_cpu/exception/r__value_6" BEL
        "minerva_cpu/exception/r__value_5" BEL
        "minerva_cpu/exception/r__value_4" BEL
        "minerva_cpu/exception/r__value_3" BEL
        "minerva_cpu/exception/r__value_2" BEL
        "minerva_cpu/exception/r__value_1" BEL
        "minerva_cpu/exception/r__value_0" BEL
        "minerva_cpu/exception/r__mxl_1" BEL "minerva_cpu/exception/r__mxl_0"
        BEL "minerva_cpu/exception/r__extensions_25" BEL
        "minerva_cpu/exception/r__extensions_24" BEL
        "minerva_cpu/exception/r__extensions_23" BEL
        "minerva_cpu/exception/r__extensions_22" BEL
        "minerva_cpu/exception/r__extensions_21" BEL
        "minerva_cpu/exception/r__extensions_20" BEL
        "minerva_cpu/exception/r__extensions_19" BEL
        "minerva_cpu/exception/r__extensions_18" BEL
        "minerva_cpu/exception/r__extensions_17" BEL
        "minerva_cpu/exception/r__extensions_16" BEL
        "minerva_cpu/exception/r__extensions_15" BEL
        "minerva_cpu/exception/r__extensions_14" BEL
        "minerva_cpu/exception/r__extensions_13" BEL
        "minerva_cpu/exception/r__extensions_12" BEL
        "minerva_cpu/exception/r__extensions_11" BEL
        "minerva_cpu/exception/r__extensions_10" BEL
        "minerva_cpu/exception/r__extensions_9" BEL
        "minerva_cpu/exception/r__extensions_8" BEL
        "minerva_cpu/exception/r__extensions_7" BEL
        "minerva_cpu/exception/r__extensions_6" BEL
        "minerva_cpu/exception/r__extensions_5" BEL
        "minerva_cpu/exception/r__extensions_4" BEL
        "minerva_cpu/exception/r__extensions_3" BEL
        "minerva_cpu/exception/r__extensions_2" BEL
        "minerva_cpu/exception/r__extensions_1" BEL
        "minerva_cpu/exception/r__extensions_0" BEL
        "minerva_cpu/exception/r__xs_1" BEL "minerva_cpu/exception/r__xs_0"
        BEL "minerva_cpu/exception/r__fs_1" BEL
        "minerva_cpu/exception/r__fs_0" BEL "minerva_cpu/exception/r__mpp_1"
        BEL "minerva_cpu/exception/r__mpp_0" BEL
        "minerva_cpu/divider/remainder_31" BEL
        "minerva_cpu/divider/remainder_30" BEL
        "minerva_cpu/divider/remainder_29" BEL
        "minerva_cpu/divider/remainder_28" BEL
        "minerva_cpu/divider/remainder_27" BEL
        "minerva_cpu/divider/remainder_26" BEL
        "minerva_cpu/divider/remainder_25" BEL
        "minerva_cpu/divider/remainder_24" BEL
        "minerva_cpu/divider/remainder_23" BEL
        "minerva_cpu/divider/remainder_22" BEL
        "minerva_cpu/divider/remainder_21" BEL
        "minerva_cpu/divider/remainder_20" BEL
        "minerva_cpu/divider/remainder_19" BEL
        "minerva_cpu/divider/remainder_18" BEL
        "minerva_cpu/divider/remainder_17" BEL
        "minerva_cpu/divider/remainder_16" BEL
        "minerva_cpu/divider/remainder_15" BEL
        "minerva_cpu/divider/remainder_14" BEL
        "minerva_cpu/divider/remainder_13" BEL
        "minerva_cpu/divider/remainder_12" BEL
        "minerva_cpu/divider/remainder_11" BEL
        "minerva_cpu/divider/remainder_10" BEL
        "minerva_cpu/divider/remainder_9" BEL
        "minerva_cpu/divider/remainder_8" BEL
        "minerva_cpu/divider/remainder_7" BEL
        "minerva_cpu/divider/remainder_6" BEL
        "minerva_cpu/divider/remainder_5" BEL
        "minerva_cpu/divider/remainder_4" BEL
        "minerva_cpu/divider/remainder_3" BEL
        "minerva_cpu/divider/remainder_2" BEL
        "minerva_cpu/divider/remainder_1" BEL
        "minerva_cpu/divider/remainder_0" BEL
        "minerva_cpu/divider/quotient_31" BEL
        "minerva_cpu/divider/quotient_30" BEL
        "minerva_cpu/divider/quotient_29" BEL
        "minerva_cpu/divider/quotient_28" BEL
        "minerva_cpu/divider/quotient_27" BEL
        "minerva_cpu/divider/quotient_26" BEL
        "minerva_cpu/divider/quotient_25" BEL
        "minerva_cpu/divider/quotient_24" BEL
        "minerva_cpu/divider/quotient_23" BEL
        "minerva_cpu/divider/quotient_22" BEL
        "minerva_cpu/divider/quotient_21" BEL
        "minerva_cpu/divider/quotient_20" BEL
        "minerva_cpu/divider/quotient_19" BEL
        "minerva_cpu/divider/quotient_18" BEL
        "minerva_cpu/divider/quotient_17" BEL
        "minerva_cpu/divider/quotient_16" BEL
        "minerva_cpu/divider/quotient_15" BEL
        "minerva_cpu/divider/quotient_14" BEL
        "minerva_cpu/divider/quotient_13" BEL
        "minerva_cpu/divider/quotient_12" BEL
        "minerva_cpu/divider/quotient_11" BEL
        "minerva_cpu/divider/quotient_10" BEL "minerva_cpu/divider/quotient_9"
        BEL "minerva_cpu/divider/quotient_8" BEL
        "minerva_cpu/divider/quotient_7" BEL "minerva_cpu/divider/quotient_6"
        BEL "minerva_cpu/divider/quotient_5" BEL
        "minerva_cpu/divider/quotient_4" BEL "minerva_cpu/divider/quotient_3"
        BEL "minerva_cpu/divider/quotient_2" BEL
        "minerva_cpu/divider/quotient_1" BEL "minerva_cpu/divider/quotient_0"
        BEL "minerva_cpu/divider/divisor_31" BEL
        "minerva_cpu/divider/divisor_30" BEL "minerva_cpu/divider/divisor_29"
        BEL "minerva_cpu/divider/divisor_28" BEL
        "minerva_cpu/divider/divisor_27" BEL "minerva_cpu/divider/divisor_26"
        BEL "minerva_cpu/divider/divisor_25" BEL
        "minerva_cpu/divider/divisor_24" BEL "minerva_cpu/divider/divisor_23"
        BEL "minerva_cpu/divider/divisor_22" BEL
        "minerva_cpu/divider/divisor_21" BEL "minerva_cpu/divider/divisor_20"
        BEL "minerva_cpu/divider/divisor_19" BEL
        "minerva_cpu/divider/divisor_18" BEL "minerva_cpu/divider/divisor_17"
        BEL "minerva_cpu/divider/divisor_16" BEL
        "minerva_cpu/divider/divisor_15" BEL "minerva_cpu/divider/divisor_14"
        BEL "minerva_cpu/divider/divisor_13" BEL
        "minerva_cpu/divider/divisor_12" BEL "minerva_cpu/divider/divisor_11"
        BEL "minerva_cpu/divider/divisor_10" BEL
        "minerva_cpu/divider/divisor_9" BEL "minerva_cpu/divider/divisor_8"
        BEL "minerva_cpu/divider/divisor_7" BEL
        "minerva_cpu/divider/divisor_6" BEL "minerva_cpu/divider/divisor_5"
        BEL "minerva_cpu/divider/divisor_4" BEL
        "minerva_cpu/divider/divisor_3" BEL "minerva_cpu/divider/divisor_2"
        BEL "minerva_cpu/divider/divisor_1" BEL
        "minerva_cpu/divider/divisor_0" BEL "minerva_cpu/divider/timer_5" BEL
        "minerva_cpu/divider/timer_4" BEL "minerva_cpu/divider/timer_3" BEL
        "minerva_cpu/divider/timer_2" BEL "minerva_cpu/divider/timer_1" BEL
        "minerva_cpu/divider/timer_0" BEL "minerva_cpu/divider/m_modulus" BEL
        "minerva_cpu/divider/m_negative" BEL
        "minerva_cpu/multiplier/Mmult_$214_0" BEL
        "minerva_cpu/multiplier/Mmult_$214_1" BEL
        "minerva_cpu/multiplier/Mmult_$214_2" BEL
        "minerva_cpu/multiplier/Mmult_$214_3" BEL
        "minerva_cpu/multiplier/Mmult_$214_4" BEL
        "minerva_cpu/multiplier/Mmult_$214_5" BEL
        "minerva_cpu/multiplier/Mmult_$214_6" BEL
        "minerva_cpu/multiplier/Mmult_$214_7" BEL
        "minerva_cpu/multiplier/Mmult_$214_8" BEL
        "minerva_cpu/multiplier/Mmult_$214_9" BEL
        "minerva_cpu/multiplier/Mmult_$214_10" BEL
        "minerva_cpu/multiplier/Mmult_$214_11" BEL
        "minerva_cpu/multiplier/Mmult_$214_12" BEL
        "minerva_cpu/multiplier/Mmult_$214_13" BEL
        "minerva_cpu/multiplier/Mmult_$214_14" BEL
        "minerva_cpu/multiplier/Mmult_$214_15" BEL
        "minerva_cpu/multiplier/Mmult_$214_16" BEL
        "minerva_cpu/multiplier/Mmult_$215_0" BEL
        "minerva_cpu/multiplier/Mmult_$215_1" BEL
        "minerva_cpu/multiplier/Mmult_$215_2" BEL
        "minerva_cpu/multiplier/Mmult_$215_3" BEL
        "minerva_cpu/multiplier/Mmult_$215_4" BEL
        "minerva_cpu/multiplier/Mmult_$215_5" BEL
        "minerva_cpu/multiplier/Mmult_$215_6" BEL
        "minerva_cpu/multiplier/Mmult_$215_7" BEL
        "minerva_cpu/multiplier/Mmult_$215_8" BEL
        "minerva_cpu/multiplier/Mmult_$215_9" BEL
        "minerva_cpu/multiplier/Mmult_$215_10" BEL
        "minerva_cpu/multiplier/Mmult_$215_11" BEL
        "minerva_cpu/multiplier/Mmult_$215_12" BEL
        "minerva_cpu/multiplier/Mmult_$215_13" BEL
        "minerva_cpu/multiplier/Mmult_$215_14" BEL
        "minerva_cpu/multiplier/Mmult_$215_15" BEL
        "minerva_cpu/multiplier/Mmult_$215_16" PIN
        "minerva_cpu/multiplier/Mmult_$212_pins<110>" PIN
        "minerva_cpu/multiplier/Mmult_$21_pins<110>" BEL
        "minerva_cpu/multiplier/w_result_31" BEL
        "minerva_cpu/multiplier/w_result_30" BEL
        "minerva_cpu/multiplier/w_result_29" BEL
        "minerva_cpu/multiplier/w_result_28" BEL
        "minerva_cpu/multiplier/w_result_27" BEL
        "minerva_cpu/multiplier/w_result_26" BEL
        "minerva_cpu/multiplier/w_result_25" BEL
        "minerva_cpu/multiplier/w_result_24" BEL
        "minerva_cpu/multiplier/w_result_23" BEL
        "minerva_cpu/multiplier/w_result_22" BEL
        "minerva_cpu/multiplier/w_result_21" BEL
        "minerva_cpu/multiplier/w_result_20" BEL
        "minerva_cpu/multiplier/w_result_19" BEL
        "minerva_cpu/multiplier/w_result_18" BEL
        "minerva_cpu/multiplier/w_result_17" BEL
        "minerva_cpu/multiplier/w_result_16" BEL
        "minerva_cpu/multiplier/w_result_15" BEL
        "minerva_cpu/multiplier/w_result_14" BEL
        "minerva_cpu/multiplier/w_result_13" BEL
        "minerva_cpu/multiplier/w_result_12" BEL
        "minerva_cpu/multiplier/w_result_11" BEL
        "minerva_cpu/multiplier/w_result_10" BEL
        "minerva_cpu/multiplier/w_result_9" BEL
        "minerva_cpu/multiplier/w_result_8" BEL
        "minerva_cpu/multiplier/w_result_7" BEL
        "minerva_cpu/multiplier/w_result_6" BEL
        "minerva_cpu/multiplier/w_result_5" BEL
        "minerva_cpu/multiplier/w_result_4" BEL
        "minerva_cpu/multiplier/w_result_3" BEL
        "minerva_cpu/multiplier/w_result_2" BEL
        "minerva_cpu/multiplier/w_result_1" BEL
        "minerva_cpu/multiplier/w_result_0" BEL "minerva_cpu/multiplier/m_low"
        BEL "minerva_cpu/shifter/m_result$9_31" BEL
        "minerva_cpu/shifter/m_result$9_30" BEL
        "minerva_cpu/shifter/m_result$9_29" BEL
        "minerva_cpu/shifter/m_result$9_28" BEL
        "minerva_cpu/shifter/m_result$9_27" BEL
        "minerva_cpu/shifter/m_result$9_26" BEL
        "minerva_cpu/shifter/m_result$9_25" BEL
        "minerva_cpu/shifter/m_result$9_24" BEL
        "minerva_cpu/shifter/m_result$9_23" BEL
        "minerva_cpu/shifter/m_result$9_22" BEL
        "minerva_cpu/shifter/m_result$9_21" BEL
        "minerva_cpu/shifter/m_result$9_20" BEL
        "minerva_cpu/shifter/m_result$9_19" BEL
        "minerva_cpu/shifter/m_result$9_18" BEL
        "minerva_cpu/shifter/m_result$9_17" BEL
        "minerva_cpu/shifter/m_result$9_16" BEL
        "minerva_cpu/shifter/m_result$9_15" BEL
        "minerva_cpu/shifter/m_result$9_14" BEL
        "minerva_cpu/shifter/m_result$9_13" BEL
        "minerva_cpu/shifter/m_result$9_12" BEL
        "minerva_cpu/shifter/m_result$9_11" BEL
        "minerva_cpu/shifter/m_result$9_10" BEL
        "minerva_cpu/shifter/m_result$9_9" BEL
        "minerva_cpu/shifter/m_result$9_8" BEL
        "minerva_cpu/shifter/m_result$9_7" BEL
        "minerva_cpu/shifter/m_result$9_6" BEL
        "minerva_cpu/shifter/m_result$9_5" BEL
        "minerva_cpu/shifter/m_result$9_4" BEL
        "minerva_cpu/shifter/m_result$9_3" BEL
        "minerva_cpu/shifter/m_result$9_2" BEL
        "minerva_cpu/shifter/m_result$9_1" BEL
        "minerva_cpu/shifter/m_result$9_0" BEL
        "minerva_cpu/shifter/m_direction" BEL
        "soc_basesoc_sdram_cmd_payload_ras" BEL
        "soc_basesoc_sdram_cmd_payload_we" BEL "soc_opsis_i2c_data_drv" BEL
        "soc_basesoc_zero_pending" BEL "vns_wb2csr_state" BEL
        "soc_suart_rx_busy" BEL "soc_suart_tx_busy" BEL "soc_suart_tx_pending"
        BEL "soc_suart_rx_pending" BEL "soc_spiflash_dq_oe" BEL
        "soc_suart_rx_fifo_readable" BEL "soc_spiflash_cs_n" BEL
        "soc_spiflash_bus_ack" BEL
        "soc_basesoc_sdram_bankmachine0_trascon_ready" BEL
        "soc_basesoc_sdram_bankmachine0_twtpcon_ready" BEL
        "soc_basesoc_sdram_bankmachine0_trccon_ready" BEL
        "soc_basesoc_sdram_bankmachine1_trccon_ready" BEL
        "soc_basesoc_sdram_bankmachine1_twtpcon_ready" BEL
        "soc_basesoc_sdram_bankmachine2_twtpcon_ready" BEL
        "soc_basesoc_sdram_bankmachine1_trascon_ready" BEL
        "soc_basesoc_sdram_bankmachine2_trccon_ready" BEL
        "soc_basesoc_sdram_bankmachine2_trascon_ready" BEL
        "soc_basesoc_sdram_bankmachine3_trascon_ready" BEL
        "soc_basesoc_sdram_bankmachine3_twtpcon_ready" BEL
        "soc_basesoc_sdram_bankmachine3_trccon_ready" BEL
        "soc_basesoc_sdram_bankmachine4_twtpcon_ready" BEL
        "soc_basesoc_sdram_bankmachine4_trccon_ready" BEL
        "soc_basesoc_sdram_bankmachine4_trascon_ready" BEL
        "soc_basesoc_sdram_bankmachine5_trascon_ready" BEL
        "soc_basesoc_sdram_bankmachine5_twtpcon_ready" BEL
        "soc_basesoc_sdram_bankmachine5_trccon_ready" BEL
        "soc_basesoc_sdram_bankmachine6_trccon_ready" BEL
        "soc_basesoc_sdram_bankmachine6_twtpcon_ready" BEL
        "soc_basesoc_sdram_bankmachine7_twtpcon_ready" BEL
        "soc_basesoc_sdram_bankmachine6_trascon_ready" BEL
        "soc_basesoc_sdram_trrdcon_ready" BEL
        "soc_basesoc_sdram_bankmachine7_trccon_ready" BEL
        "soc_basesoc_sdram_bankmachine7_trascon_ready" BEL
        "soc_basesoc_sdram_twtrcon_ready" BEL "vns_basesoc_grant" BEL
        "soc_suart_tx_fifo_readable" BEL "soc_opsis_i2c_sda_drv_reg" BEL
        "soc_suart_tx" BEL "soc_basesoc_sdram_bankmachine0_row_opened" BEL
        "soc_basesoc_sdram_bankmachine1_row_opened" BEL
        "soc_basesoc_sdram_bankmachine2_row_opened" BEL
        "soc_basesoc_sdram_bankmachine3_row_opened" BEL
        "soc_basesoc_sdram_bankmachine4_row_opened" BEL
        "soc_basesoc_sdram_bankmachine5_row_opened" BEL
        "soc_basesoc_sdram_bankmachine6_row_opened" BEL
        "soc_basesoc_sdram_bankmachine7_row_opened" BEL
        "soc_basesoc_sdram_bankmachine0_trccon_count_0" BEL
        "soc_basesoc_sdram_bankmachine0_trccon_count_1" BEL
        "soc_basesoc_sdram_bankmachine3_trccon_count_0" BEL
        "soc_basesoc_sdram_bankmachine3_trccon_count_1" BEL
        "soc_basesoc_sdram_bankmachine1_trccon_count_0" BEL
        "soc_basesoc_sdram_bankmachine1_trccon_count_1" BEL
        "soc_basesoc_sdram_bankmachine4_trccon_count_0" BEL
        "soc_basesoc_sdram_bankmachine4_trccon_count_1" BEL
        "soc_basesoc_sdram_bankmachine2_trccon_count_0" BEL
        "soc_basesoc_sdram_bankmachine2_trccon_count_1" BEL
        "soc_basesoc_sdram_bankmachine5_trccon_count_0" BEL
        "soc_basesoc_sdram_bankmachine5_trccon_count_1" BEL
        "soc_basesoc_sdram_bankmachine7_trccon_count_0" BEL
        "soc_basesoc_sdram_bankmachine7_trccon_count_1" BEL
        "soc_basesoc_sdram_bankmachine6_trccon_count_0" BEL
        "soc_basesoc_sdram_bankmachine6_trccon_count_1" BEL
        "soc_basesoc_sdram_trrdcon_count" BEL "soc_basesoc_sdram_time0_0" BEL
        "soc_basesoc_sdram_time0_1" BEL "soc_basesoc_sdram_time0_2" BEL
        "soc_basesoc_sdram_time0_3" BEL "soc_basesoc_sdram_time0_4" BEL
        "soc_basesoc_sdram_time1_0" BEL "soc_basesoc_sdram_time1_1" BEL
        "soc_basesoc_sdram_time1_2" BEL "soc_basesoc_sdram_time1_3" BEL
        "minerva_cpu/divider/fsm_state" BEL "soc_spiflash_clk" BEL
        "soc_opsis_i2c_fx2_reset_storage" BEL "vns_opsisi2c_storage" BEL
        "soc_spiflash_bitbang_en_storage" BEL "soc_basesoc_en_storage" BEL
        "soc_basesoc_update_value_storage" BEL
        "soc_basesoc_eventmanager_storage" BEL "soc_opsis_i2c_is_read" BEL
        "soc_opsis_i2c_data_bit" BEL "minerva_cpu/loadstore/dbus__we" BEL
        "minerva_cpu/exception/r__mpie" BEL "soc_basesoc_sram_bus_ack" BEL
        "soc_opsis_i2c_slave_addr_re" BEL "soc_basesoc_update_value_re" BEL
        "soc_suart_sink_ready" BEL "minerva_cpu/exception/r__value$27_1" BEL
        "minerva_cpu/exception/r__value$27_0" BEL
        "minerva_cpu/payload__branch_predict_taken$98" BEL
        "Mmux_vns_rhs_array_muxed44211_FRB" BEL
        "Mmux_vns_rhs_array_muxed44201_FRB" BEL
        "Mmux_vns_rhs_array_muxed44191_FRB" BEL
        "Mmux_vns_rhs_array_muxed44181_FRB" BEL
        "Mmux_vns_rhs_array_muxed44171_FRB" BEL
        "Mmux_vns_rhs_array_muxed44161_FRB" BEL
        "Mmux_vns_rhs_array_muxed44151_FRB" BEL
        "Mmux_vns_rhs_array_muxed4711_FRB" BEL
        "vns_basesoc_slave_sel<0><28>111_FRB" BEL
        "Mmux_vns_rhs_array_muxed44301_FRB" BEL
        "Mmux_vns_rhs_array_muxed4451_FRB" BEL
        "Mmux_vns_rhs_array_muxed4441_FRB" BEL
        "Mmux_vns_rhs_array_muxed4431_FRB" BEL
        "Mmux_vns_rhs_array_muxed4421_FRB" BEL
        "vns_basesoc_slave_sel<2><28>1_FRB" BEL
        "Mmux_vns_rhs_array_muxed44231_FRB" BEL
        "Mmux_vns_rhs_array_muxed44121_FRB" BEL
        "Mmux_vns_rhs_array_muxed4411_FRB" BEL
        "soc_basesoc_bus_wishbone_cyc_soc_basesoc_bus_wishbone_stb_AND_15_o11_FRB"
        BEL "Mmux_vns_rhs_array_muxed44261_FRB" BEL
        "Mmux_vns_rhs_array_muxed44251_FRB" BEL
        "Mmux_vns_rhs_array_muxed44241_FRB" BEL
        "Mmux_soc_basesoc_interface_adr111_FRB" BEL
        "Mmux_soc_basesoc_interface_adr71_FRB" BEL
        "Mmux_soc_basesoc_interface_adr61_FRB" BEL
        "Mmux_soc_basesoc_interface_adr51_FRB" BEL
        "Mmux_soc_basesoc_interface_adr41_FRB" BEL
        "Mmux_soc_basesoc_interface_adr31_FRB" BEL
        "Mmux_soc_basesoc_interface_adr21_FRB" BEL
        "Mmux_soc_basesoc_interface_adr11_FRB" BEL
        "Mmux_soc_basesoc_interface_we11_FRB" BEL
        "Mmux_soc_basesoc_interface_adr101_FRB" BEL
        "Mmux_soc_basesoc_interface_adr91_FRB" BEL
        "Mmux_soc_basesoc_interface_adr81_FRB" BEL "soc_suart_rx_clear11_FRB"
        BEL "vns_basesoc_csrbankarray_csrbank4_sel<13>1_FRB" BEL
        "vns_basesoc_csrbankarray_csrbank4_sel_vns_basesoc_csrbankarray_interface4_bank_bus_we_AND_861_o1_FRB"
        BEL "vns_basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata1_re11_FRB" BEL
        "Mmux_GND_1_o_vns_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2307_OUT11111_FRB"
        BEL "soc_basesoc_sdram_phaseinjector3_command_issue_re21_FRB" BEL
        "Mmux_GND_1_o_vns_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2307_OUT11321_FRB"
        BEL "_n118081_FRB" BEL
        "soc_basesoc_sdram_phaseinjector2_command_issue_re1_FRB" BEL
        "soc_basesoc_sdram_phaseinjector3_command_issue_re1_FRB" BEL
        "minerva_cpu/$2331_FRB" BEL "minerva_cpu/$2291_FRB" BEL
        "minerva_cpu/$2311_FRB" BEL "minerva_cpu/multiplier/$121_FRB" BEL
        "minerva_cpu/decoder/fmt<3>1_FRB" BEL
        "minerva_cpu/decoder/$487<4>11_FRB" BEL
        "minerva_cpu/decoder/$101<4>11_FRB" BEL
        "minerva_cpu/decoder/$28731_FRB" BEL
        "minerva_cpu/exception/trap_pe/$1111_FRB" BEL
        "minerva_cpu/decoder/fmt<1>2_FRB" BEL
        "minerva_cpu/decoder/fmt<2>1_FRB" BEL
        "minerva_cpu/exception/trap_pe/$11_FRB" BEL
        "minerva_cpu/decoder/Mmux_immediate1331_FRB" BEL
        "minerva_cpu/decoder/Mmux_immediate1311_FRB" BEL
        "minerva_cpu/decoder/fmt<1>11_FRB" BEL
        "minerva_cpu/Mcompar_$225_cy<10>_FRB" BEL
        "minerva_cpu/divider/$8<0>_FRB" BEL "minerva_cpu/divider/$8<1>_FRB"
        BEL "minerva_cpu/divider/$8<2>_FRB" BEL
        "minerva_cpu/divider/$8<3>_FRB" BEL "minerva_cpu/divider/$8<4>_FRB"
        BEL "minerva_cpu/divider/$8<5>_FRB" BEL
        "minerva_cpu/divider/$8<6>_FRB" BEL "minerva_cpu/divider/$8<7>_FRB"
        BEL "minerva_cpu/divider/$8<8>_FRB" BEL
        "minerva_cpu/divider/$8<9>_FRB" BEL "minerva_cpu/divider/$8<10>_FRB"
        BEL "minerva_cpu/divider/$8<11>_FRB" BEL
        "minerva_cpu/divider/$8<12>_FRB" BEL "minerva_cpu/divider/$8<13>_FRB"
        BEL "minerva_cpu/divider/$8<14>_FRB" BEL
        "minerva_cpu/divider/$8<15>_FRB" BEL "minerva_cpu/divider/$8<16>_FRB"
        BEL "minerva_cpu/divider/$8<17>_FRB" BEL
        "minerva_cpu/divider/$8<18>_FRB" BEL "minerva_cpu/divider/$8<19>_FRB"
        BEL "minerva_cpu/divider/$8<20>_FRB" BEL
        "minerva_cpu/divider/$8<21>_FRB" BEL "minerva_cpu/divider/$8<22>_FRB"
        BEL "minerva_cpu/divider/$8<23>_FRB" BEL
        "minerva_cpu/divider/$8<24>_FRB" BEL "minerva_cpu/divider/$8<25>_FRB"
        BEL "minerva_cpu/divider/$8<26>_FRB" BEL
        "minerva_cpu/divider/$8<27>_FRB" BEL "minerva_cpu/divider/$8<28>_FRB"
        BEL "minerva_cpu/divider/$8<29>_FRB" BEL
        "minerva_cpu/divider/$8<30>_FRB" BEL "minerva_cpu/divider/$8<31>_FRB"
        BEL "minerva_cpu/divider/$17<0>_FRB" BEL
        "minerva_cpu/divider/$17<1>_FRB" BEL "minerva_cpu/divider/$17<2>_FRB"
        BEL "minerva_cpu/divider/$17<3>_FRB" BEL
        "minerva_cpu/divider/$17<4>_FRB" BEL "minerva_cpu/divider/$17<5>_FRB"
        BEL "minerva_cpu/divider/$17<6>_FRB" BEL
        "minerva_cpu/divider/$17<7>_FRB" BEL "minerva_cpu/divider/$17<8>_FRB"
        BEL "minerva_cpu/divider/$17<9>_FRB" BEL
        "minerva_cpu/divider/$17<10>_FRB" BEL
        "minerva_cpu/divider/$17<11>_FRB" BEL
        "minerva_cpu/divider/$17<12>_FRB" BEL
        "minerva_cpu/divider/$17<13>_FRB" BEL
        "minerva_cpu/divider/$17<14>_FRB" BEL
        "minerva_cpu/divider/$17<15>_FRB" BEL
        "minerva_cpu/divider/$17<16>_FRB" BEL
        "minerva_cpu/divider/$17<17>_FRB" BEL
        "minerva_cpu/divider/$17<18>_FRB" BEL
        "minerva_cpu/divider/$17<19>_FRB" BEL
        "minerva_cpu/divider/$17<20>_FRB" BEL
        "minerva_cpu/divider/$17<21>_FRB" BEL
        "minerva_cpu/divider/$17<22>_FRB" BEL
        "minerva_cpu/divider/$17<23>_FRB" BEL
        "minerva_cpu/divider/$17<24>_FRB" BEL
        "minerva_cpu/divider/$17<25>_FRB" BEL
        "minerva_cpu/divider/$17<26>_FRB" BEL
        "minerva_cpu/divider/$17<27>_FRB" BEL
        "minerva_cpu/divider/$17<28>_FRB" BEL
        "minerva_cpu/divider/$17<29>_FRB" BEL
        "minerva_cpu/divider/$17<30>_FRB" BEL
        "minerva_cpu/divider/$17<31>_FRB" BEL
        "minerva_cpu/pc_sel/n0063<2>_FRB" BEL
        "minerva_cpu/pc_sel/n0063<3>_FRB" BEL
        "minerva_cpu/pc_sel/n0063<4>_FRB" BEL
        "minerva_cpu/pc_sel/n0063<5>_FRB" BEL
        "minerva_cpu/pc_sel/n0063<6>_FRB" BEL
        "minerva_cpu/pc_sel/n0063<7>_FRB" BEL
        "minerva_cpu/pc_sel/n0063<8>_FRB" BEL
        "minerva_cpu/pc_sel/n0063<9>_FRB" BEL
        "minerva_cpu/pc_sel/n0063<10>_FRB" BEL
        "minerva_cpu/pc_sel/n0063<11>_FRB" BEL
        "minerva_cpu/pc_sel/n0063<12>_FRB" BEL
        "minerva_cpu/pc_sel/n0063<13>_FRB" BEL
        "minerva_cpu/pc_sel/n0063<14>_FRB" BEL
        "minerva_cpu/pc_sel/n0063<15>_FRB" BEL
        "minerva_cpu/pc_sel/n0063<16>_FRB" BEL
        "minerva_cpu/pc_sel/n0063<17>_FRB" BEL
        "minerva_cpu/pc_sel/n0063<18>_FRB" BEL
        "minerva_cpu/pc_sel/n0063<19>_FRB" BEL
        "minerva_cpu/pc_sel/n0063<20>_FRB" BEL
        "minerva_cpu/pc_sel/n0063<21>_FRB" BEL
        "minerva_cpu/pc_sel/n0063<22>_FRB" BEL
        "minerva_cpu/pc_sel/n0063<23>_FRB" BEL
        "minerva_cpu/pc_sel/n0063<24>_FRB" BEL
        "minerva_cpu/pc_sel/n0063<25>_FRB" BEL
        "minerva_cpu/pc_sel/n0063<26>_FRB" BEL
        "minerva_cpu/pc_sel/n0063<27>_FRB" BEL
        "minerva_cpu/pc_sel/n0063<28>_FRB" BEL
        "minerva_cpu/pc_sel/n0063<29>_FRB" BEL
        "minerva_cpu/pc_sel/n0063<30>_FRB" BEL
        "minerva_cpu/pc_sel/n0063<31>_FRB" BEL
        "vns_new_master_wdata_ready0_BRB0" BEL
        "vns_new_master_wdata_ready0_BRB1" BEL
        "vns_new_master_wdata_ready0_BRB2" BEL
        "vns_new_master_wdata_ready0_BRB3" BEL
        "vns_new_master_wdata_ready0_BRB4" BEL
        "vns_new_master_wdata_ready0_BRB5" BEL
        "vns_new_master_rdata_valid1_BRB0" BEL
        "vns_new_master_rdata_valid2_BRB0" BEL
        "vns_new_master_rdata_valid3_BRB0" BEL
        "vns_new_master_rdata_valid3_BRB1" BEL
        "vns_new_master_rdata_valid3_BRB2" BEL
        "vns_new_master_rdata_valid3_BRB3" BEL
        "vns_new_master_rdata_valid3_BRB4" BEL
        "vns_new_master_rdata_valid3_BRB5" BEL
        "vns_new_master_rdata_valid2_BRB6" BEL
        "vns_new_master_rdata_valid2_BRB7" BEL
        "vns_new_master_rdata_valid2_BRB8" BEL
        "vns_new_master_rdata_valid2_BRB9" BEL "FDPE" BEL "FDPE_1" BEL
        "FDPE_2" BEL "FDPE_3" BEL "soc_basesoc_sdram_storage_0_1" BEL
        "soc_basesoc_sdram_storage_0_2" BEL "soc_basesoc_sdram_storage_0_3"
        BEL "Mmux_soc_basesoc_interface_adr101_FRB_1" BEL
        "vns_basesoc_csrbankarray_csrbank4_sel_vns_basesoc_csrbankarray_interface4_bank_bus_we_AND_861_o1_FRB_1"
        BEL "soc_basesoc_sdram_storage_0_4" BEL
        "soc_basesoc_sdram_storage_0_5" BEL "soc_basesoc_sdram_storage_0_6"
        BEL "Mmux_soc_basesoc_interface_adr101_FRB_2" BEL
        "minerva_cpu/exception/trap_pe/$11_FRB_1" PIN "Mram_tag_mem_pins<9>"
        PIN "Mram_mem_11_pins<9>" PIN "Mram_mem_14_pins<9>" PIN
        "Mram_mem_12_pins<9>" PIN "Mram_mem_13_pins<9>" PIN
        "Mram_mem_15_pins<9>" PIN "Mram_mem_16_pins<9>" PIN
        "Mram_mem_17_pins<9>" PIN "Mram_mem_18_pins<9>" PIN
        "Mram_mem_111_pins<9>" PIN "Mram_mem_19_pins<9>" PIN
        "Mram_mem_110_pins<9>" PIN "Mram_mem_112_pins<9>" PIN
        "Mram_mem_113_pins<9>" PIN "Mram_mem_114_pins<9>" PIN
        "Mram_mem_115_pins<9>" PIN "Mram_mem_116_pins<9>" PIN
        "Mram_data_mem2_pins<9>" PIN "Mram_data_mem1_pins<9>" PIN
        "Mram_data_mem3_pins<9>" PIN "Mram_data_mem4_pins<9>" PIN
        "minerva_cpu/Mram_gprf1_pins<16>" PIN
        "minerva_cpu/Mram_gprf1_pins<17>" PIN "minerva_cpu/Mram_gprf_pins<16>"
        PIN "minerva_cpu/Mram_gprf_pins<17>" PIN "Mram_mem16_pins<13>" PIN
        "Mram_mem15_pins<13>" PIN "Mram_mem14_pins<13>" PIN
        "Mram_mem13_pins<13>" PIN "Mram_mem12_pins<13>" PIN
        "Mram_mem11_pins<13>" PIN "Mram_mem10_pins<13>" PIN
        "Mram_mem9_pins<13>" PIN "Mram_mem8_pins<13>" PIN "Mram_mem7_pins<13>"
        PIN "Mram_mem6_pins<13>" PIN "Mram_mem5_pins<13>" PIN
        "Mram_mem4_pins<13>" PIN "Mram_mem3_pins<13>" PIN "Mram_mem2_pins<13>"
        PIN "Mram_mem1_pins<13>" BEL "Mshreg_vns_new_master_rdata_valid2_BRB4"
        BEL "vns_new_master_rdata_valid2_BRB4" BEL
        "Mshreg_vns_new_master_rdata_valid2_BRB10" BEL
        "vns_new_master_rdata_valid2_BRB10" BEL
        "Mshreg_vns_new_master_rdata_valid2_BRB11" BEL
        "vns_new_master_rdata_valid2_BRB11" BEL
        "Mshreg_vns_new_master_rdata_valid2_BRB12" BEL
        "vns_new_master_rdata_valid2_BRB12" BEL
        "Mshreg_vns_new_master_rdata_valid2_BRB13" BEL
        "vns_new_master_rdata_valid2_BRB13" BEL
        "Mshreg_vns_new_master_rdata_valid2_BRB14" BEL
        "vns_new_master_rdata_valid2_BRB14" BEL
        "Mshreg_vns_new_master_rdata_valid2_BRB1" BEL
        "vns_new_master_rdata_valid2_BRB1" BEL
        "Mshreg_vns_new_master_rdata_valid2_BRB15" BEL
        "vns_new_master_rdata_valid2_BRB15" BEL
        "Mshreg_vns_new_master_rdata_valid2_BRB16" BEL
        "vns_new_master_rdata_valid2_BRB16" BEL
        "Mshreg_vns_new_master_rdata_valid2_BRB17" BEL
        "vns_new_master_rdata_valid2_BRB17" BEL
        "Mshreg_vns_new_master_rdata_valid2_BRB18" BEL
        "vns_new_master_rdata_valid2_BRB18" BEL
        "Mshreg_vns_new_master_rdata_valid2_BRB19" BEL
        "vns_new_master_rdata_valid2_BRB19" BEL
        "Mshreg_vns_new_master_rdata_valid2_BRB2" BEL
        "vns_new_master_rdata_valid2_BRB2" BEL
        "Mshreg_vns_new_master_rdata_valid2_BRB20" BEL
        "vns_new_master_rdata_valid2_BRB20" BEL
        "Mshreg_vns_new_master_rdata_valid2_BRB21" BEL
        "vns_new_master_rdata_valid2_BRB21" BEL
        "Mshreg_vns_new_master_rdata_valid2_BRB22" BEL
        "vns_new_master_rdata_valid2_BRB22" BEL
        "Mshreg_vns_new_master_rdata_valid2_BRB23" BEL
        "vns_new_master_rdata_valid2_BRB23" BEL
        "Mshreg_vns_new_master_rdata_valid2_BRB24" BEL
        "vns_new_master_rdata_valid2_BRB24" BEL
        "Mshreg_vns_new_master_rdata_valid2_BRB3" BEL
        "vns_new_master_rdata_valid2_BRB3" BEL
        "Mshreg_vns_new_master_rdata_valid2_BRB25" BEL
        "vns_new_master_rdata_valid2_BRB25" BEL
        "Mshreg_vns_new_master_rdata_valid2_BRB26" BEL
        "vns_new_master_rdata_valid2_BRB26" BEL
        "Mshreg_vns_new_master_rdata_valid2_BRB27" BEL
        "vns_new_master_rdata_valid2_BRB27" BEL
        "Mshreg_vns_new_master_rdata_valid2_BRB28" BEL
        "vns_new_master_rdata_valid2_BRB28" BEL
        "Mshreg_vns_new_master_rdata_valid2_BRB29" BEL
        "vns_new_master_rdata_valid2_BRB29" BEL
        "Mshreg_vns_new_master_rdata_valid1_BRB5" BEL
        "vns_new_master_rdata_valid1_BRB5" BEL
        "Mshreg_vns_new_master_rdata_valid1_BRB30" BEL
        "vns_new_master_rdata_valid1_BRB30" BEL
        "Mshreg_vns_new_master_rdata_valid1_BRB31" BEL
        "vns_new_master_rdata_valid1_BRB31" BEL
        "Mshreg_vns_new_master_rdata_valid1_BRB32" BEL
        "vns_new_master_rdata_valid1_BRB32" BEL
        "Mshreg_vns_new_master_rdata_valid1_BRB33" BEL
        "vns_new_master_rdata_valid1_BRB33" BEL
        "Mshreg_vns_new_master_rdata_valid1_BRB34" BEL
        "vns_new_master_rdata_valid1_BRB34" BEL
        "Mshreg_vns_new_master_rdata_valid1_BRB6" BEL
        "vns_new_master_rdata_valid1_BRB6" BEL
        "Mshreg_vns_new_master_rdata_valid1_BRB35" BEL
        "vns_new_master_rdata_valid1_BRB35" BEL
        "Mshreg_vns_new_master_rdata_valid1_BRB36" BEL
        "vns_new_master_rdata_valid1_BRB36" BEL
        "Mshreg_vns_new_master_rdata_valid1_BRB37" BEL
        "vns_new_master_rdata_valid1_BRB37" BEL
        "Mshreg_vns_new_master_rdata_valid1_BRB38" BEL
        "vns_new_master_rdata_valid1_BRB38" BEL
        "Mshreg_vns_new_master_rdata_valid1_BRB39" BEL
        "vns_new_master_rdata_valid1_BRB39" BEL
        "Mshreg_vns_new_master_rdata_valid1_BRB7" BEL
        "vns_new_master_rdata_valid1_BRB7" BEL
        "Mshreg_vns_new_master_rdata_valid1_BRB40" BEL
        "vns_new_master_rdata_valid1_BRB40" BEL
        "Mshreg_vns_new_master_rdata_valid1_BRB41" BEL
        "vns_new_master_rdata_valid1_BRB41" BEL
        "Mshreg_vns_new_master_rdata_valid1_BRB42" BEL
        "vns_new_master_rdata_valid1_BRB42" BEL
        "Mshreg_vns_new_master_rdata_valid1_BRB43" BEL
        "vns_new_master_rdata_valid1_BRB43" BEL
        "Mshreg_vns_new_master_rdata_valid1_BRB44" BEL
        "vns_new_master_rdata_valid1_BRB44" BEL
        "Mshreg_vns_new_master_rdata_valid1_BRB8" BEL
        "vns_new_master_rdata_valid1_BRB8" BEL
        "Mshreg_vns_new_master_rdata_valid1_BRB45" BEL
        "vns_new_master_rdata_valid1_BRB45" BEL
        "Mshreg_vns_new_master_rdata_valid1_BRB46" BEL
        "vns_new_master_rdata_valid1_BRB46" BEL
        "Mshreg_vns_new_master_rdata_valid1_BRB47" BEL
        "vns_new_master_rdata_valid1_BRB47" BEL
        "Mshreg_vns_new_master_rdata_valid1_BRB48" BEL
        "vns_new_master_rdata_valid1_BRB48" BEL
        "Mshreg_vns_new_master_rdata_valid1_BRB49" BEL
        "vns_new_master_rdata_valid1_BRB49" BEL "Mram_storage_11/SP" BEL
        "Mram_storage_11/DP" BEL "Mram_storage_14/SP" BEL "Mram_storage_14/DP"
        BEL "Mram_storage_12/SP" BEL "Mram_storage_12/DP" BEL
        "Mram_storage_13/SP" BEL "Mram_storage_13/DP" BEL "Mram_storage_15/SP"
        BEL "Mram_storage_15/DP" BEL "Mram_storage_16/SP" BEL
        "Mram_storage_16/DP" BEL "Mram_storage_17/SP" BEL "Mram_storage_17/DP"
        BEL "Mram_storage_18/SP" BEL "Mram_storage_18/DP" BEL
        "Mram_storage1/SP" BEL "Mram_storage1/DP" BEL "Mram_storage4/SP" BEL
        "Mram_storage4/DP" BEL "Mram_storage2/SP" BEL "Mram_storage2/DP" BEL
        "Mram_storage3/SP" BEL "Mram_storage3/DP" BEL "Mram_storage5/SP" BEL
        "Mram_storage5/DP" BEL "Mram_storage6/SP" BEL "Mram_storage6/DP" BEL
        "Mram_storage7/SP" BEL "Mram_storage7/DP" BEL "Mram_storage8/SP" BEL
        "Mram_storage8/DP" BEL "Mram_storage_21/DP" BEL "Mram_storage_21/SP"
        BEL "Mram_storage_210/DP" BEL "Mram_storage_210/SP" BEL
        "Mram_storage_211/DP" BEL "Mram_storage_211/SP" BEL
        "Mram_storage_212/DP" BEL "Mram_storage_212/SP" BEL
        "Mram_storage_213/DP" BEL "Mram_storage_213/SP" BEL
        "Mram_storage_214/DP" BEL "Mram_storage_214/SP" BEL
        "Mram_storage_215/DP" BEL "Mram_storage_215/SP" BEL
        "Mram_storage_216/DP" BEL "Mram_storage_216/SP" BEL
        "Mram_storage_217/DP" BEL "Mram_storage_217/SP" BEL
        "Mram_storage_218/DP" BEL "Mram_storage_218/SP" BEL
        "Mram_storage_219/DP" BEL "Mram_storage_219/SP" BEL
        "Mram_storage_22/DP" BEL "Mram_storage_22/SP" BEL
        "Mram_storage_220/DP" BEL "Mram_storage_220/SP" BEL
        "Mram_storage_221/DP" BEL "Mram_storage_221/SP" BEL
        "Mram_storage_222/DP" BEL "Mram_storage_222/SP" BEL
        "Mram_storage_23/DP" BEL "Mram_storage_23/SP" BEL "Mram_storage_24/DP"
        BEL "Mram_storage_24/SP" BEL "Mram_storage_25/DP" BEL
        "Mram_storage_25/SP" BEL "Mram_storage_26/DP" BEL "Mram_storage_26/SP"
        BEL "Mram_storage_27/DP" BEL "Mram_storage_27/SP" BEL
        "Mram_storage_28/DP" BEL "Mram_storage_28/SP" BEL "Mram_storage_29/DP"
        BEL "Mram_storage_29/SP" BEL "Mram_storage_31/DP" BEL
        "Mram_storage_31/SP" BEL "Mram_storage_310/DP" BEL
        "Mram_storage_310/SP" BEL "Mram_storage_311/DP" BEL
        "Mram_storage_311/SP" BEL "Mram_storage_312/DP" BEL
        "Mram_storage_312/SP" BEL "Mram_storage_313/DP" BEL
        "Mram_storage_313/SP" BEL "Mram_storage_314/DP" BEL
        "Mram_storage_314/SP" BEL "Mram_storage_315/DP" BEL
        "Mram_storage_315/SP" BEL "Mram_storage_316/DP" BEL
        "Mram_storage_316/SP" BEL "Mram_storage_317/DP" BEL
        "Mram_storage_317/SP" BEL "Mram_storage_318/DP" BEL
        "Mram_storage_318/SP" BEL "Mram_storage_319/DP" BEL
        "Mram_storage_319/SP" BEL "Mram_storage_32/DP" BEL
        "Mram_storage_32/SP" BEL "Mram_storage_320/DP" BEL
        "Mram_storage_320/SP" BEL "Mram_storage_321/DP" BEL
        "Mram_storage_321/SP" BEL "Mram_storage_322/DP" BEL
        "Mram_storage_322/SP" BEL "Mram_storage_33/DP" BEL
        "Mram_storage_33/SP" BEL "Mram_storage_34/DP" BEL "Mram_storage_34/SP"
        BEL "Mram_storage_35/DP" BEL "Mram_storage_35/SP" BEL
        "Mram_storage_36/DP" BEL "Mram_storage_36/SP" BEL "Mram_storage_37/DP"
        BEL "Mram_storage_37/SP" BEL "Mram_storage_38/DP" BEL
        "Mram_storage_38/SP" BEL "Mram_storage_39/DP" BEL "Mram_storage_39/SP"
        BEL "Mram_storage_41/DP" BEL "Mram_storage_41/SP" BEL
        "Mram_storage_410/DP" BEL "Mram_storage_410/SP" BEL
        "Mram_storage_411/DP" BEL "Mram_storage_411/SP" BEL
        "Mram_storage_412/DP" BEL "Mram_storage_412/SP" BEL
        "Mram_storage_413/DP" BEL "Mram_storage_413/SP" BEL
        "Mram_storage_414/DP" BEL "Mram_storage_414/SP" BEL
        "Mram_storage_415/DP" BEL "Mram_storage_415/SP" BEL
        "Mram_storage_416/DP" BEL "Mram_storage_416/SP" BEL
        "Mram_storage_417/DP" BEL "Mram_storage_417/SP" BEL
        "Mram_storage_418/DP" BEL "Mram_storage_418/SP" BEL
        "Mram_storage_419/DP" BEL "Mram_storage_419/SP" BEL
        "Mram_storage_42/DP" BEL "Mram_storage_42/SP" BEL
        "Mram_storage_420/DP" BEL "Mram_storage_420/SP" BEL
        "Mram_storage_421/DP" BEL "Mram_storage_421/SP" BEL
        "Mram_storage_422/DP" BEL "Mram_storage_422/SP" BEL
        "Mram_storage_43/DP" BEL "Mram_storage_43/SP" BEL "Mram_storage_44/DP"
        BEL "Mram_storage_44/SP" BEL "Mram_storage_45/DP" BEL
        "Mram_storage_45/SP" BEL "Mram_storage_46/DP" BEL "Mram_storage_46/SP"
        BEL "Mram_storage_47/DP" BEL "Mram_storage_47/SP" BEL
        "Mram_storage_48/DP" BEL "Mram_storage_48/SP" BEL "Mram_storage_49/DP"
        BEL "Mram_storage_49/SP" BEL "Mram_storage_51/DP" BEL
        "Mram_storage_51/SP" BEL "Mram_storage_510/DP" BEL
        "Mram_storage_510/SP" BEL "Mram_storage_511/DP" BEL
        "Mram_storage_511/SP" BEL "Mram_storage_512/DP" BEL
        "Mram_storage_512/SP" BEL "Mram_storage_513/DP" BEL
        "Mram_storage_513/SP" BEL "Mram_storage_514/DP" BEL
        "Mram_storage_514/SP" BEL "Mram_storage_515/DP" BEL
        "Mram_storage_515/SP" BEL "Mram_storage_516/DP" BEL
        "Mram_storage_516/SP" BEL "Mram_storage_517/DP" BEL
        "Mram_storage_517/SP" BEL "Mram_storage_518/DP" BEL
        "Mram_storage_518/SP" BEL "Mram_storage_519/DP" BEL
        "Mram_storage_519/SP" BEL "Mram_storage_52/DP" BEL
        "Mram_storage_52/SP" BEL "Mram_storage_520/DP" BEL
        "Mram_storage_520/SP" BEL "Mram_storage_521/DP" BEL
        "Mram_storage_521/SP" BEL "Mram_storage_522/DP" BEL
        "Mram_storage_522/SP" BEL "Mram_storage_53/DP" BEL
        "Mram_storage_53/SP" BEL "Mram_storage_54/DP" BEL "Mram_storage_54/SP"
        BEL "Mram_storage_55/DP" BEL "Mram_storage_55/SP" BEL
        "Mram_storage_56/DP" BEL "Mram_storage_56/SP" BEL "Mram_storage_57/DP"
        BEL "Mram_storage_57/SP" BEL "Mram_storage_58/DP" BEL
        "Mram_storage_58/SP" BEL "Mram_storage_59/DP" BEL "Mram_storage_59/SP"
        BEL "Mram_storage_61/DP" BEL "Mram_storage_61/SP" BEL
        "Mram_storage_610/DP" BEL "Mram_storage_610/SP" BEL
        "Mram_storage_611/DP" BEL "Mram_storage_611/SP" BEL
        "Mram_storage_612/DP" BEL "Mram_storage_612/SP" BEL
        "Mram_storage_613/DP" BEL "Mram_storage_613/SP" BEL
        "Mram_storage_614/DP" BEL "Mram_storage_614/SP" BEL
        "Mram_storage_615/DP" BEL "Mram_storage_615/SP" BEL
        "Mram_storage_616/DP" BEL "Mram_storage_616/SP" BEL
        "Mram_storage_617/DP" BEL "Mram_storage_617/SP" BEL
        "Mram_storage_618/DP" BEL "Mram_storage_618/SP" BEL
        "Mram_storage_619/DP" BEL "Mram_storage_619/SP" BEL
        "Mram_storage_62/DP" BEL "Mram_storage_62/SP" BEL
        "Mram_storage_620/DP" BEL "Mram_storage_620/SP" BEL
        "Mram_storage_621/DP" BEL "Mram_storage_621/SP" BEL
        "Mram_storage_622/DP" BEL "Mram_storage_622/SP" BEL
        "Mram_storage_63/DP" BEL "Mram_storage_63/SP" BEL "Mram_storage_64/DP"
        BEL "Mram_storage_64/SP" BEL "Mram_storage_65/DP" BEL
        "Mram_storage_65/SP" BEL "Mram_storage_66/DP" BEL "Mram_storage_66/SP"
        BEL "Mram_storage_67/DP" BEL "Mram_storage_67/SP" BEL
        "Mram_storage_68/DP" BEL "Mram_storage_68/SP" BEL "Mram_storage_69/DP"
        BEL "Mram_storage_69/SP" BEL "Mram_storage_71/DP" BEL
        "Mram_storage_71/SP" BEL "Mram_storage_710/DP" BEL
        "Mram_storage_710/SP" BEL "Mram_storage_711/DP" BEL
        "Mram_storage_711/SP" BEL "Mram_storage_712/DP" BEL
        "Mram_storage_712/SP" BEL "Mram_storage_713/DP" BEL
        "Mram_storage_713/SP" BEL "Mram_storage_714/DP" BEL
        "Mram_storage_714/SP" BEL "Mram_storage_715/DP" BEL
        "Mram_storage_715/SP" BEL "Mram_storage_716/DP" BEL
        "Mram_storage_716/SP" BEL "Mram_storage_717/DP" BEL
        "Mram_storage_717/SP" BEL "Mram_storage_718/DP" BEL
        "Mram_storage_718/SP" BEL "Mram_storage_719/DP" BEL
        "Mram_storage_719/SP" BEL "Mram_storage_72/DP" BEL
        "Mram_storage_72/SP" BEL "Mram_storage_720/DP" BEL
        "Mram_storage_720/SP" BEL "Mram_storage_721/DP" BEL
        "Mram_storage_721/SP" BEL "Mram_storage_722/DP" BEL
        "Mram_storage_722/SP" BEL "Mram_storage_73/DP" BEL
        "Mram_storage_73/SP" BEL "Mram_storage_74/DP" BEL "Mram_storage_74/SP"
        BEL "Mram_storage_75/DP" BEL "Mram_storage_75/SP" BEL
        "Mram_storage_76/DP" BEL "Mram_storage_76/SP" BEL "Mram_storage_77/DP"
        BEL "Mram_storage_77/SP" BEL "Mram_storage_78/DP" BEL
        "Mram_storage_78/SP" BEL "Mram_storage_79/DP" BEL "Mram_storage_79/SP"
        BEL "Mram_storage_81/DP" BEL "Mram_storage_81/SP" BEL
        "Mram_storage_810/DP" BEL "Mram_storage_810/SP" BEL
        "Mram_storage_811/DP" BEL "Mram_storage_811/SP" BEL
        "Mram_storage_812/DP" BEL "Mram_storage_812/SP" BEL
        "Mram_storage_813/DP" BEL "Mram_storage_813/SP" BEL
        "Mram_storage_814/DP" BEL "Mram_storage_814/SP" BEL
        "Mram_storage_815/DP" BEL "Mram_storage_815/SP" BEL
        "Mram_storage_816/DP" BEL "Mram_storage_816/SP" BEL
        "Mram_storage_817/DP" BEL "Mram_storage_817/SP" BEL
        "Mram_storage_818/DP" BEL "Mram_storage_818/SP" BEL
        "Mram_storage_819/DP" BEL "Mram_storage_819/SP" BEL
        "Mram_storage_82/DP" BEL "Mram_storage_82/SP" BEL
        "Mram_storage_820/DP" BEL "Mram_storage_820/SP" BEL
        "Mram_storage_821/DP" BEL "Mram_storage_821/SP" BEL
        "Mram_storage_822/DP" BEL "Mram_storage_822/SP" BEL
        "Mram_storage_83/DP" BEL "Mram_storage_83/SP" BEL "Mram_storage_84/DP"
        BEL "Mram_storage_84/SP" BEL "Mram_storage_85/DP" BEL
        "Mram_storage_85/SP" BEL "Mram_storage_86/DP" BEL "Mram_storage_86/SP"
        BEL "Mram_storage_87/DP" BEL "Mram_storage_87/SP" BEL
        "Mram_storage_88/DP" BEL "Mram_storage_88/SP" BEL "Mram_storage_89/DP"
        BEL "Mram_storage_89/SP" BEL "Mram_storage_91/DP" BEL
        "Mram_storage_91/SP" BEL "Mram_storage_910/DP" BEL
        "Mram_storage_910/SP" BEL "Mram_storage_911/DP" BEL
        "Mram_storage_911/SP" BEL "Mram_storage_912/DP" BEL
        "Mram_storage_912/SP" BEL "Mram_storage_913/DP" BEL
        "Mram_storage_913/SP" BEL "Mram_storage_914/DP" BEL
        "Mram_storage_914/SP" BEL "Mram_storage_915/DP" BEL
        "Mram_storage_915/SP" BEL "Mram_storage_916/DP" BEL
        "Mram_storage_916/SP" BEL "Mram_storage_917/DP" BEL
        "Mram_storage_917/SP" BEL "Mram_storage_918/DP" BEL
        "Mram_storage_918/SP" BEL "Mram_storage_919/DP" BEL
        "Mram_storage_919/SP" BEL "Mram_storage_92/DP" BEL
        "Mram_storage_92/SP" BEL "Mram_storage_920/DP" BEL
        "Mram_storage_920/SP" BEL "Mram_storage_921/DP" BEL
        "Mram_storage_921/SP" BEL "Mram_storage_922/DP" BEL
        "Mram_storage_922/SP" BEL "Mram_storage_93/DP" BEL
        "Mram_storage_93/SP" BEL "Mram_storage_94/DP" BEL "Mram_storage_94/SP"
        BEL "Mram_storage_95/DP" BEL "Mram_storage_95/SP" BEL
        "Mram_storage_96/DP" BEL "Mram_storage_96/SP" BEL "Mram_storage_97/DP"
        BEL "Mram_storage_97/SP" BEL "Mram_storage_98/DP" BEL
        "Mram_storage_98/SP" BEL "Mram_storage_99/DP" BEL "Mram_storage_99/SP"
        PIN "minerva_cpu/multiplier/Mmult_$213_pins<110>";
PIN ODDR2_2/N0_pins<1> = BEL "ODDR2_2/N0" PINNAME CK0;
PIN ODDR2_2/N0_pins<2> = BEL "ODDR2_2/N0" PINNAME CK1;
PIN ODDR2_1/N_pins<1> = BEL "ODDR2_1/N" PINNAME CK0;
PIN ODDR2_1/N_pins<2> = BEL "ODDR2_1/N" PINNAME CK1;
PIN ODDR2_2_pins<1> = BEL "ODDR2_2" PINNAME CK0;
PIN ODDR2_2_pins<2> = BEL "ODDR2_2" PINNAME CK1;
PIN ODDR2_1_pins<1> = BEL "ODDR2_1" PINNAME CK0;
PIN ODDR2_1_pins<2> = BEL "ODDR2_1" PINNAME CK1;
PIN ODDR2_4/N1_pins<1> = BEL "ODDR2_4/N1" PINNAME CK0;
PIN ODDR2_4/N1_pins<2> = BEL "ODDR2_4/N1" PINNAME CK1;
PIN ODDR2_3/N_pins<1> = BEL "ODDR2_3/N" PINNAME CK0;
PIN ODDR2_3/N_pins<2> = BEL "ODDR2_3/N" PINNAME CK1;
PIN ODDR2_4_pins<1> = BEL "ODDR2_4" PINNAME CK0;
PIN ODDR2_4_pins<2> = BEL "ODDR2_4" PINNAME CK1;
PIN ODDR2_3_pins<1> = BEL "ODDR2_3" PINNAME CK0;
PIN ODDR2_3_pins<2> = BEL "ODDR2_3" PINNAME CK1;
TIMEGRP soc_crg_unbuf_sdram_half_a = BEL "soc_half_rate_phy_r_drive_dq_0" BEL
        "soc_half_rate_phy_postamble" BEL "ddram_cke" BEL "ddram_reset_n" BEL
        "ddram_odt" BEL "ddram_ras_n" BEL "ddram_cas_n" BEL "ddram_we_n" BEL
        "soc_half_rate_phy_record0_address_0" BEL
        "soc_half_rate_phy_record0_address_1" BEL
        "soc_half_rate_phy_record0_address_2" BEL
        "soc_half_rate_phy_record0_address_3" BEL
        "soc_half_rate_phy_record0_address_4" BEL
        "soc_half_rate_phy_record0_address_5" BEL
        "soc_half_rate_phy_record0_address_6" BEL
        "soc_half_rate_phy_record0_address_7" BEL
        "soc_half_rate_phy_record0_address_8" BEL
        "soc_half_rate_phy_record0_address_9" BEL
        "soc_half_rate_phy_record0_address_10" BEL
        "soc_half_rate_phy_record0_address_11" BEL
        "soc_half_rate_phy_record0_address_12" BEL
        "soc_half_rate_phy_record0_address_13" BEL
        "soc_half_rate_phy_record1_address_0" BEL
        "soc_half_rate_phy_record1_address_1" BEL
        "soc_half_rate_phy_record1_address_2" BEL
        "soc_half_rate_phy_record1_address_3" BEL
        "soc_half_rate_phy_record1_address_4" BEL
        "soc_half_rate_phy_record1_address_5" BEL
        "soc_half_rate_phy_record1_address_6" BEL
        "soc_half_rate_phy_record1_address_7" BEL
        "soc_half_rate_phy_record1_address_8" BEL
        "soc_half_rate_phy_record1_address_9" BEL
        "soc_half_rate_phy_record1_address_10" BEL
        "soc_half_rate_phy_record1_address_11" BEL
        "soc_half_rate_phy_record1_address_12" BEL
        "soc_half_rate_phy_record1_address_13" BEL "ddram_ba_0" BEL
        "ddram_ba_1" BEL "ddram_ba_2" BEL "ddram_a_0" BEL "ddram_a_1" BEL
        "ddram_a_2" BEL "ddram_a_3" BEL "ddram_a_4" BEL "ddram_a_5" BEL
        "ddram_a_6" BEL "ddram_a_7" BEL "ddram_a_8" BEL "ddram_a_9" BEL
        "ddram_a_10" BEL "ddram_a_11" BEL "ddram_a_12" BEL "ddram_a_13" BEL
        "soc_half_rate_phy_phase_half" BEL "sdram_half_a_bufpll" BEL
        "soc_half_rate_phy_record0_ras_n" BEL
        "soc_half_rate_phy_record0_cas_n" BEL
        "soc_half_rate_phy_record1_ras_n" BEL "soc_half_rate_phy_record0_we_n"
        BEL "soc_half_rate_phy_record1_cas_n" BEL
        "soc_half_rate_phy_record1_we_n" BEL "soc_half_rate_phy_phase_sel" BEL
        "soc_half_rate_phy_drive_dq_n01_FRB" BEL
        "soc_half_rate_phy_record0_odt_BRB0" BEL
        "soc_half_rate_phy_record0_odt_BRB1" BEL
        "soc_half_rate_phy_record0_reset_n_BRB0" BEL
        "soc_half_rate_phy_record0_cke_BRB0" BEL
        "soc_half_rate_phy_record0_bank_0" BEL
        "soc_half_rate_phy_record0_bank_1" BEL
        "soc_half_rate_phy_record0_bank_2" BEL
        "soc_half_rate_phy_record1_bank_0" BEL
        "soc_half_rate_phy_record1_bank_1" BEL
        "soc_half_rate_phy_record1_bank_2" BEL
        "Mshreg_soc_half_rate_phy_r_drive_dq_3" BEL
        "soc_half_rate_phy_r_drive_dq_3" BEL
        "Mshreg_soc_half_rate_phy_r_dfi_wrdata_en_5" BEL
        "soc_half_rate_phy_r_dfi_wrdata_en_5" PIN "ODDR2_2/N0_pins<1>" PIN
        "ODDR2_2/N0_pins<2>" PIN "ODDR2_2/N0_pins<1>" PIN "ODDR2_2/N0_pins<2>"
        PIN "ODDR2_1/N_pins<1>" PIN "ODDR2_1/N_pins<2>" PIN
        "ODDR2_1/N_pins<1>" PIN "ODDR2_1/N_pins<2>" PIN "ODDR2_2_pins<1>" PIN
        "ODDR2_2_pins<2>" PIN "ODDR2_2_pins<1>" PIN "ODDR2_2_pins<2>" PIN
        "ODDR2_1_pins<1>" PIN "ODDR2_1_pins<2>" PIN "ODDR2_1_pins<1>" PIN
        "ODDR2_1_pins<2>" PIN "ODDR2_4/N1_pins<1>" PIN "ODDR2_4/N1_pins<2>"
        PIN "ODDR2_4/N1_pins<1>" PIN "ODDR2_4/N1_pins<2>" PIN
        "ODDR2_3/N_pins<1>" PIN "ODDR2_3/N_pins<2>" PIN "ODDR2_3/N_pins<1>"
        PIN "ODDR2_3/N_pins<2>" PIN "ODDR2_4_pins<1>" PIN "ODDR2_4_pins<2>"
        PIN "ODDR2_4_pins<1>" PIN "ODDR2_4_pins<2>" PIN "ODDR2_3_pins<1>" PIN
        "ODDR2_3_pins<2>" PIN "ODDR2_3_pins<1>" PIN "ODDR2_3_pins<2>";
TIMEGRP soc_crg_unbuf_sdram_half_a_0 = BEL "soc_half_rate_phy_r_drive_dq_0"
        BEL "soc_half_rate_phy_postamble" BEL "ddram_cke" BEL "ddram_reset_n"
        BEL "ddram_odt" BEL "ddram_ras_n" BEL "ddram_cas_n" BEL "ddram_we_n"
        BEL "soc_half_rate_phy_record0_address_0" BEL
        "soc_half_rate_phy_record0_address_1" BEL
        "soc_half_rate_phy_record0_address_2" BEL
        "soc_half_rate_phy_record0_address_3" BEL
        "soc_half_rate_phy_record0_address_4" BEL
        "soc_half_rate_phy_record0_address_5" BEL
        "soc_half_rate_phy_record0_address_6" BEL
        "soc_half_rate_phy_record0_address_7" BEL
        "soc_half_rate_phy_record0_address_8" BEL
        "soc_half_rate_phy_record0_address_9" BEL
        "soc_half_rate_phy_record0_address_10" BEL
        "soc_half_rate_phy_record0_address_11" BEL
        "soc_half_rate_phy_record0_address_12" BEL
        "soc_half_rate_phy_record0_address_13" BEL
        "soc_half_rate_phy_record1_address_0" BEL
        "soc_half_rate_phy_record1_address_1" BEL
        "soc_half_rate_phy_record1_address_2" BEL
        "soc_half_rate_phy_record1_address_3" BEL
        "soc_half_rate_phy_record1_address_4" BEL
        "soc_half_rate_phy_record1_address_5" BEL
        "soc_half_rate_phy_record1_address_6" BEL
        "soc_half_rate_phy_record1_address_7" BEL
        "soc_half_rate_phy_record1_address_8" BEL
        "soc_half_rate_phy_record1_address_9" BEL
        "soc_half_rate_phy_record1_address_10" BEL
        "soc_half_rate_phy_record1_address_11" BEL
        "soc_half_rate_phy_record1_address_12" BEL
        "soc_half_rate_phy_record1_address_13" BEL "ddram_ba_0" BEL
        "ddram_ba_1" BEL "ddram_ba_2" BEL "ddram_a_0" BEL "ddram_a_1" BEL
        "ddram_a_2" BEL "ddram_a_3" BEL "ddram_a_4" BEL "ddram_a_5" BEL
        "ddram_a_6" BEL "ddram_a_7" BEL "ddram_a_8" BEL "ddram_a_9" BEL
        "ddram_a_10" BEL "ddram_a_11" BEL "ddram_a_12" BEL "ddram_a_13" BEL
        "soc_half_rate_phy_phase_half" BEL "sdram_half_a_bufpll" BEL
        "soc_half_rate_phy_record0_ras_n" BEL
        "soc_half_rate_phy_record0_cas_n" BEL
        "soc_half_rate_phy_record1_ras_n" BEL "soc_half_rate_phy_record0_we_n"
        BEL "soc_half_rate_phy_record1_cas_n" BEL
        "soc_half_rate_phy_record1_we_n" BEL "soc_half_rate_phy_phase_sel" BEL
        "soc_half_rate_phy_drive_dq_n01_FRB" BEL
        "soc_half_rate_phy_record0_odt_BRB0" BEL
        "soc_half_rate_phy_record0_odt_BRB1" BEL
        "soc_half_rate_phy_record0_reset_n_BRB0" BEL
        "soc_half_rate_phy_record0_cke_BRB0" BEL
        "soc_half_rate_phy_record0_bank_0" BEL
        "soc_half_rate_phy_record0_bank_1" BEL
        "soc_half_rate_phy_record0_bank_2" BEL
        "soc_half_rate_phy_record1_bank_0" BEL
        "soc_half_rate_phy_record1_bank_1" BEL
        "soc_half_rate_phy_record1_bank_2" BEL
        "Mshreg_soc_half_rate_phy_r_drive_dq_3" BEL
        "soc_half_rate_phy_r_drive_dq_3" BEL
        "Mshreg_soc_half_rate_phy_r_dfi_wrdata_en_5" BEL
        "soc_half_rate_phy_r_dfi_wrdata_en_5" PIN "ODDR2_2/N0_pins<1>" PIN
        "ODDR2_2/N0_pins<2>" PIN "ODDR2_2/N0_pins<1>" PIN "ODDR2_2/N0_pins<2>"
        PIN "ODDR2_1/N_pins<1>" PIN "ODDR2_1/N_pins<2>" PIN
        "ODDR2_1/N_pins<1>" PIN "ODDR2_1/N_pins<2>" PIN "ODDR2_2_pins<1>" PIN
        "ODDR2_2_pins<2>" PIN "ODDR2_2_pins<1>" PIN "ODDR2_2_pins<2>" PIN
        "ODDR2_1_pins<1>" PIN "ODDR2_1_pins<2>" PIN "ODDR2_1_pins<1>" PIN
        "ODDR2_1_pins<2>" PIN "ODDR2_4/N1_pins<1>" PIN "ODDR2_4/N1_pins<2>"
        PIN "ODDR2_4/N1_pins<1>" PIN "ODDR2_4/N1_pins<2>" PIN
        "ODDR2_3/N_pins<1>" PIN "ODDR2_3/N_pins<2>" PIN "ODDR2_3/N_pins<1>"
        PIN "ODDR2_3/N_pins<2>" PIN "ODDR2_4_pins<1>" PIN "ODDR2_4_pins<2>"
        PIN "ODDR2_4_pins<1>" PIN "ODDR2_4_pins<2>" PIN "ODDR2_3_pins<1>" PIN
        "ODDR2_3_pins<2>" PIN "ODDR2_3_pins<1>" PIN "ODDR2_3_pins<2>";
PIN OSERDES2_pins<1> = BEL "OSERDES2" PINNAME CLKDIV;
PIN OSERDES2_1_pins<1> = BEL "OSERDES2_1" PINNAME CLKDIV;
PIN OSERDES2_2_pins<1> = BEL "OSERDES2_2" PINNAME CLKDIV;
PIN OSERDES2_3_pins<1> = BEL "OSERDES2_3" PINNAME CLKDIV;
PIN OSERDES2_4_pins<1> = BEL "OSERDES2_4" PINNAME CLKDIV;
PIN OSERDES2_5_pins<1> = BEL "OSERDES2_5" PINNAME CLKDIV;
PIN OSERDES2_6_pins<1> = BEL "OSERDES2_6" PINNAME CLKDIV;
PIN OSERDES2_7_pins<1> = BEL "OSERDES2_7" PINNAME CLKDIV;
PIN OSERDES2_8_pins<1> = BEL "OSERDES2_8" PINNAME CLKDIV;
PIN OSERDES2_9_pins<1> = BEL "OSERDES2_9" PINNAME CLKDIV;
PIN OSERDES2_10_pins<1> = BEL "OSERDES2_10" PINNAME CLKDIV;
PIN OSERDES2_11_pins<1> = BEL "OSERDES2_11" PINNAME CLKDIV;
PIN OSERDES2_12_pins<1> = BEL "OSERDES2_12" PINNAME CLKDIV;
PIN OSERDES2_13_pins<1> = BEL "OSERDES2_13" PINNAME CLKDIV;
PIN OSERDES2_14_pins<1> = BEL "OSERDES2_14" PINNAME CLKDIV;
PIN OSERDES2_15_pins<1> = BEL "OSERDES2_15" PINNAME CLKDIV;
PIN OSERDES2_16_pins<1> = BEL "OSERDES2_16" PINNAME CLKDIV;
PIN OSERDES2_17_pins<1> = BEL "OSERDES2_17" PINNAME CLKDIV;
PIN ISERDES2_pins<3> = BEL "ISERDES2" PINNAME CLKDIV;
PIN ISERDES2_1_pins<3> = BEL "ISERDES2_1" PINNAME CLKDIV;
PIN ISERDES2_2_pins<3> = BEL "ISERDES2_2" PINNAME CLKDIV;
PIN ISERDES2_3_pins<3> = BEL "ISERDES2_3" PINNAME CLKDIV;
PIN ISERDES2_4_pins<3> = BEL "ISERDES2_4" PINNAME CLKDIV;
PIN ISERDES2_5_pins<3> = BEL "ISERDES2_5" PINNAME CLKDIV;
PIN ISERDES2_6_pins<3> = BEL "ISERDES2_6" PINNAME CLKDIV;
PIN ISERDES2_7_pins<3> = BEL "ISERDES2_7" PINNAME CLKDIV;
PIN ISERDES2_8_pins<3> = BEL "ISERDES2_8" PINNAME CLKDIV;
PIN ISERDES2_9_pins<3> = BEL "ISERDES2_9" PINNAME CLKDIV;
PIN ISERDES2_10_pins<3> = BEL "ISERDES2_10" PINNAME CLKDIV;
PIN ISERDES2_11_pins<3> = BEL "ISERDES2_11" PINNAME CLKDIV;
PIN ISERDES2_12_pins<3> = BEL "ISERDES2_12" PINNAME CLKDIV;
PIN ISERDES2_13_pins<3> = BEL "ISERDES2_13" PINNAME CLKDIV;
PIN ISERDES2_14_pins<3> = BEL "ISERDES2_14" PINNAME CLKDIV;
PIN ISERDES2_15_pins<3> = BEL "ISERDES2_15" PINNAME CLKDIV;
TIMEGRP soc_crg_unbuf_sys2x = BEL "soc_phase_sys2x" BEL
        "soc_half_rate_phy_phase_sys" BEL "soc_half_rate_phy_drive_dq_n1" BEL
        "soc_half_rate_phy_wrdata_en_d" BEL "soc_half_rate_phy_rddata_sr_0"
        BEL "soc_rddata_valid_0" BEL "soc_phase_sel" BEL
        "soc_half_rate_phy_record2_wrdata_mask_0" BEL
        "soc_half_rate_phy_record3_wrdata_0" BEL
        "soc_half_rate_phy_record3_wrdata_1" BEL
        "soc_half_rate_phy_record3_wrdata_2" BEL
        "soc_half_rate_phy_record3_wrdata_3" BEL
        "soc_half_rate_phy_record3_wrdata_4" BEL
        "soc_half_rate_phy_record3_wrdata_5" BEL
        "soc_half_rate_phy_record3_wrdata_6" BEL
        "soc_half_rate_phy_record3_wrdata_7" BEL
        "soc_half_rate_phy_record3_wrdata_8" BEL
        "soc_half_rate_phy_record3_wrdata_9" BEL
        "soc_half_rate_phy_record3_wrdata_10" BEL
        "soc_half_rate_phy_record3_wrdata_11" BEL
        "soc_half_rate_phy_record3_wrdata_12" BEL
        "soc_half_rate_phy_record3_wrdata_13" BEL
        "soc_half_rate_phy_record3_wrdata_14" BEL
        "soc_half_rate_phy_record3_wrdata_15" BEL
        "soc_half_rate_phy_record3_wrdata_16" BEL
        "soc_half_rate_phy_record3_wrdata_17" BEL
        "soc_half_rate_phy_record3_wrdata_18" BEL
        "soc_half_rate_phy_record3_wrdata_19" BEL
        "soc_half_rate_phy_record3_wrdata_20" BEL
        "soc_half_rate_phy_record3_wrdata_21" BEL
        "soc_half_rate_phy_record3_wrdata_22" BEL
        "soc_half_rate_phy_record3_wrdata_23" BEL
        "soc_half_rate_phy_record3_wrdata_24" BEL
        "soc_half_rate_phy_record3_wrdata_25" BEL
        "soc_half_rate_phy_record3_wrdata_26" BEL
        "soc_half_rate_phy_record3_wrdata_27" BEL
        "soc_half_rate_phy_record3_wrdata_28" BEL
        "soc_half_rate_phy_record3_wrdata_29" BEL
        "soc_half_rate_phy_record3_wrdata_30" BEL
        "soc_half_rate_phy_record3_wrdata_31" BEL "soc_rddata0_0" BEL
        "soc_rddata0_1" BEL "soc_rddata0_2" BEL "soc_rddata0_3" BEL
        "soc_rddata0_4" BEL "soc_rddata0_5" BEL "soc_rddata0_6" BEL
        "soc_rddata0_7" BEL "soc_rddata0_8" BEL "soc_rddata0_9" BEL
        "soc_rddata0_10" BEL "soc_rddata0_11" BEL "soc_rddata0_12" BEL
        "soc_rddata0_13" BEL "soc_rddata0_14" BEL "soc_rddata0_15" BEL
        "soc_rddata0_16" BEL "soc_rddata0_17" BEL "soc_rddata0_18" BEL
        "soc_rddata0_19" BEL "soc_rddata0_20" BEL "soc_rddata0_21" BEL
        "soc_rddata0_22" BEL "soc_rddata0_23" BEL "soc_rddata0_24" BEL
        "soc_rddata0_25" BEL "soc_rddata0_26" BEL "soc_rddata0_27" BEL
        "soc_rddata0_28" BEL "soc_rddata0_29" BEL "soc_rddata0_30" BEL
        "soc_rddata0_31" BEL "soc_rddata1_0" BEL "soc_rddata1_1" BEL
        "soc_rddata1_2" BEL "soc_rddata1_3" BEL "soc_rddata1_4" BEL
        "soc_rddata1_5" BEL "soc_rddata1_6" BEL "soc_rddata1_7" BEL
        "soc_rddata1_8" BEL "soc_rddata1_9" BEL "soc_rddata1_10" BEL
        "soc_rddata1_11" BEL "soc_rddata1_12" BEL "soc_rddata1_13" BEL
        "soc_rddata1_14" BEL "soc_rddata1_15" BEL "soc_rddata1_16" BEL
        "soc_rddata1_17" BEL "soc_rddata1_18" BEL "soc_rddata1_19" BEL
        "soc_rddata1_20" BEL "soc_rddata1_21" BEL "soc_rddata1_22" BEL
        "soc_rddata1_23" BEL "soc_rddata1_24" BEL "soc_rddata1_25" BEL
        "soc_rddata1_26" BEL "soc_rddata1_27" BEL "soc_rddata1_28" BEL
        "soc_rddata1_29" BEL "soc_rddata1_30" BEL "soc_rddata1_31" BEL
        "soc_half_rate_phy_record2_wrdata_0" BEL
        "soc_half_rate_phy_record2_wrdata_1" BEL
        "soc_half_rate_phy_record2_wrdata_2" BEL
        "soc_half_rate_phy_record2_wrdata_3" BEL
        "soc_half_rate_phy_record2_wrdata_4" BEL
        "soc_half_rate_phy_record2_wrdata_5" BEL
        "soc_half_rate_phy_record2_wrdata_6" BEL
        "soc_half_rate_phy_record2_wrdata_7" BEL
        "soc_half_rate_phy_record2_wrdata_8" BEL
        "soc_half_rate_phy_record2_wrdata_9" BEL
        "soc_half_rate_phy_record2_wrdata_10" BEL
        "soc_half_rate_phy_record2_wrdata_11" BEL
        "soc_half_rate_phy_record2_wrdata_12" BEL
        "soc_half_rate_phy_record2_wrdata_13" BEL
        "soc_half_rate_phy_record2_wrdata_14" BEL
        "soc_half_rate_phy_record2_wrdata_15" BEL
        "soc_half_rate_phy_record2_wrdata_16" BEL
        "soc_half_rate_phy_record2_wrdata_17" BEL
        "soc_half_rate_phy_record2_wrdata_18" BEL
        "soc_half_rate_phy_record2_wrdata_19" BEL
        "soc_half_rate_phy_record2_wrdata_20" BEL
        "soc_half_rate_phy_record2_wrdata_21" BEL
        "soc_half_rate_phy_record2_wrdata_22" BEL
        "soc_half_rate_phy_record2_wrdata_23" BEL
        "soc_half_rate_phy_record2_wrdata_24" BEL
        "soc_half_rate_phy_record2_wrdata_25" BEL
        "soc_half_rate_phy_record2_wrdata_26" BEL
        "soc_half_rate_phy_record2_wrdata_27" BEL
        "soc_half_rate_phy_record2_wrdata_28" BEL
        "soc_half_rate_phy_record2_wrdata_29" BEL
        "soc_half_rate_phy_record2_wrdata_30" BEL
        "soc_half_rate_phy_record2_wrdata_31" BEL "sys2x_bufg" PIN
        "OSERDES2_pins<1>" PIN "OSERDES2_1_pins<1>" PIN "OSERDES2_2_pins<1>"
        PIN "OSERDES2_3_pins<1>" PIN "OSERDES2_4_pins<1>" PIN
        "OSERDES2_5_pins<1>" PIN "OSERDES2_6_pins<1>" PIN "OSERDES2_7_pins<1>"
        PIN "OSERDES2_8_pins<1>" PIN "OSERDES2_9_pins<1>" PIN
        "OSERDES2_10_pins<1>" PIN "OSERDES2_11_pins<1>" PIN
        "OSERDES2_12_pins<1>" PIN "OSERDES2_13_pins<1>" PIN
        "OSERDES2_14_pins<1>" PIN "OSERDES2_15_pins<1>" PIN
        "OSERDES2_16_pins<1>" PIN "OSERDES2_17_pins<1>" PIN "ISERDES2_pins<3>"
        PIN "ISERDES2_1_pins<3>" PIN "ISERDES2_2_pins<3>" PIN
        "ISERDES2_3_pins<3>" PIN "ISERDES2_4_pins<3>" PIN "ISERDES2_5_pins<3>"
        PIN "ISERDES2_6_pins<3>" PIN "ISERDES2_7_pins<3>" PIN
        "ISERDES2_8_pins<3>" PIN "ISERDES2_9_pins<3>" PIN
        "ISERDES2_10_pins<3>" PIN "ISERDES2_11_pins<3>" PIN
        "ISERDES2_12_pins<3>" PIN "ISERDES2_13_pins<3>" PIN
        "ISERDES2_14_pins<3>" PIN "ISERDES2_15_pins<3>" BEL
        "soc_half_rate_phy_rddata_sr_1_BRB4" BEL
        "soc_half_rate_phy_rddata_sr_1_BRB5" BEL
        "soc_half_rate_phy_rddata_sr_2_BRB10" BEL "soc_wr_data_en_d" BEL
        "FDPE_4" BEL "FDPE_5" BEL "soc_phase_sel_1" BEL "soc_phase_sel_2" BEL
        "soc_phase_sel_3" BEL "soc_phase_sel_4" BEL
        "Mshreg_soc_half_rate_phy_rddata_sr_1_BRB0" BEL
        "soc_half_rate_phy_rddata_sr_1_BRB01" BEL
        "Mshreg_soc_half_rate_phy_rddata_sr_1_BRB1" BEL
        "soc_half_rate_phy_rddata_sr_1_BRB11" BEL
        "Mshreg_soc_half_rate_phy_rddata_sr_1_BRB2" BEL
        "soc_half_rate_phy_rddata_sr_1_BRB2" BEL
        "Mshreg_soc_half_rate_phy_rddata_sr_1_BRB3" BEL
        "soc_half_rate_phy_rddata_sr_1_BRB3" BEL
        "Mshreg_soc_half_rate_phy_rddata_sr_2_BRB6" BEL
        "soc_half_rate_phy_rddata_sr_2_BRB6" BEL
        "Mshreg_soc_half_rate_phy_rddata_sr_2_BRB7" BEL
        "soc_half_rate_phy_rddata_sr_2_BRB7" BEL
        "Mshreg_soc_half_rate_phy_rddata_sr_2_BRB8" BEL
        "soc_half_rate_phy_rddata_sr_2_BRB8" BEL
        "Mshreg_soc_half_rate_phy_rddata_sr_2_BRB5" BEL
        "soc_half_rate_phy_rddata_sr_2_BRB5" BEL
        "Mshreg_soc_half_rate_phy_rddata_sr_2_BRB11" BEL
        "soc_half_rate_phy_rddata_sr_2_BRB11" BEL
        "Mshreg_soc_half_rate_phy_rddata_sr_2_BRB12" BEL
        "soc_half_rate_phy_rddata_sr_2_BRB12" BEL
        "Mshreg_soc_half_rate_phy_rddata_sr_3_BRB4" BEL
        "soc_half_rate_phy_rddata_sr_3_BRB4" BEL
        "Mshreg_soc_half_rate_phy_rddata_sr_3_BRB9" BEL
        "soc_half_rate_phy_rddata_sr_3_BRB9" BEL
        "Mshreg_soc_half_rate_phy_rddata_sr_3_BRB13" BEL
        "soc_half_rate_phy_rddata_sr_3_BRB13" BEL
        "Mshreg_soc_half_rate_phy_rddata_sr_3_BRB14" BEL
        "soc_half_rate_phy_rddata_sr_3_BRB14" BEL
        "Mshreg_soc_half_rate_phy_rddata_sr_3_BRB15" BEL
        "soc_half_rate_phy_rddata_sr_3_BRB15" BEL "sys2x_rst_shift1" BEL
        "sys2x_rst_shift2" BEL "sys2x_rst_shift3" BEL "sys2x_rst_shift4" BEL
        "soc_half_rate_phy_rddata_sr_1_BRB0" BEL
        "soc_half_rate_phy_rddata_sr_1_BRB1";
TIMEGRP soc_crg_unbuf_sys2x_0 = BEL "soc_phase_sys2x" BEL
        "soc_half_rate_phy_phase_sys" BEL "soc_half_rate_phy_drive_dq_n1" BEL
        "soc_half_rate_phy_wrdata_en_d" BEL "soc_half_rate_phy_rddata_sr_0"
        BEL "soc_rddata_valid_0" BEL "soc_phase_sel" BEL
        "soc_half_rate_phy_record2_wrdata_mask_0" BEL
        "soc_half_rate_phy_record3_wrdata_0" BEL
        "soc_half_rate_phy_record3_wrdata_1" BEL
        "soc_half_rate_phy_record3_wrdata_2" BEL
        "soc_half_rate_phy_record3_wrdata_3" BEL
        "soc_half_rate_phy_record3_wrdata_4" BEL
        "soc_half_rate_phy_record3_wrdata_5" BEL
        "soc_half_rate_phy_record3_wrdata_6" BEL
        "soc_half_rate_phy_record3_wrdata_7" BEL
        "soc_half_rate_phy_record3_wrdata_8" BEL
        "soc_half_rate_phy_record3_wrdata_9" BEL
        "soc_half_rate_phy_record3_wrdata_10" BEL
        "soc_half_rate_phy_record3_wrdata_11" BEL
        "soc_half_rate_phy_record3_wrdata_12" BEL
        "soc_half_rate_phy_record3_wrdata_13" BEL
        "soc_half_rate_phy_record3_wrdata_14" BEL
        "soc_half_rate_phy_record3_wrdata_15" BEL
        "soc_half_rate_phy_record3_wrdata_16" BEL
        "soc_half_rate_phy_record3_wrdata_17" BEL
        "soc_half_rate_phy_record3_wrdata_18" BEL
        "soc_half_rate_phy_record3_wrdata_19" BEL
        "soc_half_rate_phy_record3_wrdata_20" BEL
        "soc_half_rate_phy_record3_wrdata_21" BEL
        "soc_half_rate_phy_record3_wrdata_22" BEL
        "soc_half_rate_phy_record3_wrdata_23" BEL
        "soc_half_rate_phy_record3_wrdata_24" BEL
        "soc_half_rate_phy_record3_wrdata_25" BEL
        "soc_half_rate_phy_record3_wrdata_26" BEL
        "soc_half_rate_phy_record3_wrdata_27" BEL
        "soc_half_rate_phy_record3_wrdata_28" BEL
        "soc_half_rate_phy_record3_wrdata_29" BEL
        "soc_half_rate_phy_record3_wrdata_30" BEL
        "soc_half_rate_phy_record3_wrdata_31" BEL "soc_rddata0_0" BEL
        "soc_rddata0_1" BEL "soc_rddata0_2" BEL "soc_rddata0_3" BEL
        "soc_rddata0_4" BEL "soc_rddata0_5" BEL "soc_rddata0_6" BEL
        "soc_rddata0_7" BEL "soc_rddata0_8" BEL "soc_rddata0_9" BEL
        "soc_rddata0_10" BEL "soc_rddata0_11" BEL "soc_rddata0_12" BEL
        "soc_rddata0_13" BEL "soc_rddata0_14" BEL "soc_rddata0_15" BEL
        "soc_rddata0_16" BEL "soc_rddata0_17" BEL "soc_rddata0_18" BEL
        "soc_rddata0_19" BEL "soc_rddata0_20" BEL "soc_rddata0_21" BEL
        "soc_rddata0_22" BEL "soc_rddata0_23" BEL "soc_rddata0_24" BEL
        "soc_rddata0_25" BEL "soc_rddata0_26" BEL "soc_rddata0_27" BEL
        "soc_rddata0_28" BEL "soc_rddata0_29" BEL "soc_rddata0_30" BEL
        "soc_rddata0_31" BEL "soc_rddata1_0" BEL "soc_rddata1_1" BEL
        "soc_rddata1_2" BEL "soc_rddata1_3" BEL "soc_rddata1_4" BEL
        "soc_rddata1_5" BEL "soc_rddata1_6" BEL "soc_rddata1_7" BEL
        "soc_rddata1_8" BEL "soc_rddata1_9" BEL "soc_rddata1_10" BEL
        "soc_rddata1_11" BEL "soc_rddata1_12" BEL "soc_rddata1_13" BEL
        "soc_rddata1_14" BEL "soc_rddata1_15" BEL "soc_rddata1_16" BEL
        "soc_rddata1_17" BEL "soc_rddata1_18" BEL "soc_rddata1_19" BEL
        "soc_rddata1_20" BEL "soc_rddata1_21" BEL "soc_rddata1_22" BEL
        "soc_rddata1_23" BEL "soc_rddata1_24" BEL "soc_rddata1_25" BEL
        "soc_rddata1_26" BEL "soc_rddata1_27" BEL "soc_rddata1_28" BEL
        "soc_rddata1_29" BEL "soc_rddata1_30" BEL "soc_rddata1_31" BEL
        "soc_half_rate_phy_record2_wrdata_0" BEL
        "soc_half_rate_phy_record2_wrdata_1" BEL
        "soc_half_rate_phy_record2_wrdata_2" BEL
        "soc_half_rate_phy_record2_wrdata_3" BEL
        "soc_half_rate_phy_record2_wrdata_4" BEL
        "soc_half_rate_phy_record2_wrdata_5" BEL
        "soc_half_rate_phy_record2_wrdata_6" BEL
        "soc_half_rate_phy_record2_wrdata_7" BEL
        "soc_half_rate_phy_record2_wrdata_8" BEL
        "soc_half_rate_phy_record2_wrdata_9" BEL
        "soc_half_rate_phy_record2_wrdata_10" BEL
        "soc_half_rate_phy_record2_wrdata_11" BEL
        "soc_half_rate_phy_record2_wrdata_12" BEL
        "soc_half_rate_phy_record2_wrdata_13" BEL
        "soc_half_rate_phy_record2_wrdata_14" BEL
        "soc_half_rate_phy_record2_wrdata_15" BEL
        "soc_half_rate_phy_record2_wrdata_16" BEL
        "soc_half_rate_phy_record2_wrdata_17" BEL
        "soc_half_rate_phy_record2_wrdata_18" BEL
        "soc_half_rate_phy_record2_wrdata_19" BEL
        "soc_half_rate_phy_record2_wrdata_20" BEL
        "soc_half_rate_phy_record2_wrdata_21" BEL
        "soc_half_rate_phy_record2_wrdata_22" BEL
        "soc_half_rate_phy_record2_wrdata_23" BEL
        "soc_half_rate_phy_record2_wrdata_24" BEL
        "soc_half_rate_phy_record2_wrdata_25" BEL
        "soc_half_rate_phy_record2_wrdata_26" BEL
        "soc_half_rate_phy_record2_wrdata_27" BEL
        "soc_half_rate_phy_record2_wrdata_28" BEL
        "soc_half_rate_phy_record2_wrdata_29" BEL
        "soc_half_rate_phy_record2_wrdata_30" BEL
        "soc_half_rate_phy_record2_wrdata_31" BEL "sys2x_bufg" PIN
        "OSERDES2_pins<1>" PIN "OSERDES2_1_pins<1>" PIN "OSERDES2_2_pins<1>"
        PIN "OSERDES2_3_pins<1>" PIN "OSERDES2_4_pins<1>" PIN
        "OSERDES2_5_pins<1>" PIN "OSERDES2_6_pins<1>" PIN "OSERDES2_7_pins<1>"
        PIN "OSERDES2_8_pins<1>" PIN "OSERDES2_9_pins<1>" PIN
        "OSERDES2_10_pins<1>" PIN "OSERDES2_11_pins<1>" PIN
        "OSERDES2_12_pins<1>" PIN "OSERDES2_13_pins<1>" PIN
        "OSERDES2_14_pins<1>" PIN "OSERDES2_15_pins<1>" PIN
        "OSERDES2_16_pins<1>" PIN "OSERDES2_17_pins<1>" PIN "ISERDES2_pins<3>"
        PIN "ISERDES2_1_pins<3>" PIN "ISERDES2_2_pins<3>" PIN
        "ISERDES2_3_pins<3>" PIN "ISERDES2_4_pins<3>" PIN "ISERDES2_5_pins<3>"
        PIN "ISERDES2_6_pins<3>" PIN "ISERDES2_7_pins<3>" PIN
        "ISERDES2_8_pins<3>" PIN "ISERDES2_9_pins<3>" PIN
        "ISERDES2_10_pins<3>" PIN "ISERDES2_11_pins<3>" PIN
        "ISERDES2_12_pins<3>" PIN "ISERDES2_13_pins<3>" PIN
        "ISERDES2_14_pins<3>" PIN "ISERDES2_15_pins<3>" BEL
        "soc_half_rate_phy_rddata_sr_1_BRB4" BEL
        "soc_half_rate_phy_rddata_sr_1_BRB5" BEL
        "soc_half_rate_phy_rddata_sr_2_BRB10" BEL "soc_wr_data_en_d" BEL
        "FDPE_4" BEL "FDPE_5" BEL "soc_phase_sel_1" BEL "soc_phase_sel_2" BEL
        "soc_phase_sel_3" BEL "soc_phase_sel_4" BEL
        "Mshreg_soc_half_rate_phy_rddata_sr_1_BRB0" BEL
        "soc_half_rate_phy_rddata_sr_1_BRB01" BEL
        "Mshreg_soc_half_rate_phy_rddata_sr_1_BRB1" BEL
        "soc_half_rate_phy_rddata_sr_1_BRB11" BEL
        "Mshreg_soc_half_rate_phy_rddata_sr_1_BRB2" BEL
        "soc_half_rate_phy_rddata_sr_1_BRB2" BEL
        "Mshreg_soc_half_rate_phy_rddata_sr_1_BRB3" BEL
        "soc_half_rate_phy_rddata_sr_1_BRB3" BEL
        "Mshreg_soc_half_rate_phy_rddata_sr_2_BRB6" BEL
        "soc_half_rate_phy_rddata_sr_2_BRB6" BEL
        "Mshreg_soc_half_rate_phy_rddata_sr_2_BRB7" BEL
        "soc_half_rate_phy_rddata_sr_2_BRB7" BEL
        "Mshreg_soc_half_rate_phy_rddata_sr_2_BRB8" BEL
        "soc_half_rate_phy_rddata_sr_2_BRB8" BEL
        "Mshreg_soc_half_rate_phy_rddata_sr_2_BRB5" BEL
        "soc_half_rate_phy_rddata_sr_2_BRB5" BEL
        "Mshreg_soc_half_rate_phy_rddata_sr_2_BRB11" BEL
        "soc_half_rate_phy_rddata_sr_2_BRB11" BEL
        "Mshreg_soc_half_rate_phy_rddata_sr_2_BRB12" BEL
        "soc_half_rate_phy_rddata_sr_2_BRB12" BEL
        "Mshreg_soc_half_rate_phy_rddata_sr_3_BRB4" BEL
        "soc_half_rate_phy_rddata_sr_3_BRB4" BEL
        "Mshreg_soc_half_rate_phy_rddata_sr_3_BRB9" BEL
        "soc_half_rate_phy_rddata_sr_3_BRB9" BEL
        "Mshreg_soc_half_rate_phy_rddata_sr_3_BRB13" BEL
        "soc_half_rate_phy_rddata_sr_3_BRB13" BEL
        "Mshreg_soc_half_rate_phy_rddata_sr_3_BRB14" BEL
        "soc_half_rate_phy_rddata_sr_3_BRB14" BEL
        "Mshreg_soc_half_rate_phy_rddata_sr_3_BRB15" BEL
        "soc_half_rate_phy_rddata_sr_3_BRB15" BEL "sys2x_rst_shift1" BEL
        "sys2x_rst_shift2" BEL "sys2x_rst_shift3" BEL "sys2x_rst_shift4" BEL
        "soc_half_rate_phy_rddata_sr_1_BRB0" BEL
        "soc_half_rate_phy_rddata_sr_1_BRB1";
PIN BUFIO2_pins<1> = BEL "BUFIO2" PINNAME I;
TIMEGRP PRDclk100 = PIN "BUFIO2_pins<1>";
PIN crg_pll_adv_pins<2> = BEL "crg_pll_adv" PINNAME CLKIN1;
TIMEGRP soc_crg_clk100b = PIN "crg_pll_adv_pins<2>";
TIMEGRP soc_crg_clk100b_0 = PIN "crg_pll_adv_pins<2>";
PIN ODDR2/N_pins<1> = BEL "ODDR2/N" PINNAME CK0;
PIN ODDR2/N_pins<2> = BEL "ODDR2/N" PINNAME CK1;
PIN ODDR2_pins<1> = BEL "ODDR2" PINNAME CK0;
PIN ODDR2_pins<2> = BEL "ODDR2" PINNAME CK1;
TIMEGRP soc_crg_unbuf_sdram_half_b = BEL "sdram_half_b_bufpll" PIN
        "ODDR2/N_pins<1>" PIN "ODDR2/N_pins<2>" PIN "ODDR2/N_pins<1>" PIN
        "ODDR2/N_pins<2>" PIN "ODDR2_pins<1>" PIN "ODDR2_pins<2>" PIN
        "ODDR2_pins<1>" PIN "ODDR2_pins<2>";
TIMEGRP soc_crg_unbuf_sdram_half_b_0 = BEL "sdram_half_b_bufpll" PIN
        "ODDR2/N_pins<1>" PIN "ODDR2/N_pins<2>" PIN "ODDR2/N_pins<1>" PIN
        "ODDR2/N_pins<2>" PIN "ODDR2_pins<1>" PIN "ODDR2_pins<2>" PIN
        "ODDR2_pins<1>" PIN "ODDR2_pins<2>";
PIN OSERDES2_pins<0> = BEL "OSERDES2" PINNAME CLK0;
PIN OSERDES2_1_pins<0> = BEL "OSERDES2_1" PINNAME CLK0;
PIN OSERDES2_2_pins<0> = BEL "OSERDES2_2" PINNAME CLK0;
PIN OSERDES2_3_pins<0> = BEL "OSERDES2_3" PINNAME CLK0;
PIN OSERDES2_4_pins<0> = BEL "OSERDES2_4" PINNAME CLK0;
PIN OSERDES2_5_pins<0> = BEL "OSERDES2_5" PINNAME CLK0;
PIN OSERDES2_6_pins<0> = BEL "OSERDES2_6" PINNAME CLK0;
PIN OSERDES2_7_pins<0> = BEL "OSERDES2_7" PINNAME CLK0;
PIN OSERDES2_8_pins<0> = BEL "OSERDES2_8" PINNAME CLK0;
PIN OSERDES2_9_pins<0> = BEL "OSERDES2_9" PINNAME CLK0;
PIN OSERDES2_10_pins<0> = BEL "OSERDES2_10" PINNAME CLK0;
PIN OSERDES2_11_pins<0> = BEL "OSERDES2_11" PINNAME CLK0;
PIN OSERDES2_12_pins<0> = BEL "OSERDES2_12" PINNAME CLK0;
PIN OSERDES2_13_pins<0> = BEL "OSERDES2_13" PINNAME CLK0;
PIN OSERDES2_14_pins<0> = BEL "OSERDES2_14" PINNAME CLK0;
PIN OSERDES2_15_pins<0> = BEL "OSERDES2_15" PINNAME CLK0;
PIN OSERDES2_16_pins<0> = BEL "OSERDES2_16" PINNAME CLK0;
PIN OSERDES2_17_pins<0> = BEL "OSERDES2_17" PINNAME CLK0;
PIN ISERDES2_pins<2> = BEL "ISERDES2" PINNAME CLK0;
PIN ISERDES2_1_pins<2> = BEL "ISERDES2_1" PINNAME CLK0;
PIN ISERDES2_2_pins<2> = BEL "ISERDES2_2" PINNAME CLK0;
PIN ISERDES2_3_pins<2> = BEL "ISERDES2_3" PINNAME CLK0;
PIN ISERDES2_4_pins<2> = BEL "ISERDES2_4" PINNAME CLK0;
PIN ISERDES2_5_pins<2> = BEL "ISERDES2_5" PINNAME CLK0;
PIN ISERDES2_6_pins<2> = BEL "ISERDES2_6" PINNAME CLK0;
PIN ISERDES2_7_pins<2> = BEL "ISERDES2_7" PINNAME CLK0;
PIN ISERDES2_8_pins<2> = BEL "ISERDES2_8" PINNAME CLK0;
PIN ISERDES2_9_pins<2> = BEL "ISERDES2_9" PINNAME CLK0;
PIN ISERDES2_10_pins<2> = BEL "ISERDES2_10" PINNAME CLK0;
PIN ISERDES2_11_pins<2> = BEL "ISERDES2_11" PINNAME CLK0;
PIN ISERDES2_12_pins<2> = BEL "ISERDES2_12" PINNAME CLK0;
PIN ISERDES2_13_pins<2> = BEL "ISERDES2_13" PINNAME CLK0;
PIN ISERDES2_14_pins<2> = BEL "ISERDES2_14" PINNAME CLK0;
PIN ISERDES2_15_pins<2> = BEL "ISERDES2_15" PINNAME CLK0;
TIMEGRP soc_crg_unbuf_sdram_full = PIN "OSERDES2_pins<0>" PIN
        "OSERDES2_1_pins<0>" PIN "OSERDES2_2_pins<0>" PIN "OSERDES2_3_pins<0>"
        PIN "OSERDES2_4_pins<0>" PIN "OSERDES2_5_pins<0>" PIN
        "OSERDES2_6_pins<0>" PIN "OSERDES2_7_pins<0>" PIN "OSERDES2_8_pins<0>"
        PIN "OSERDES2_9_pins<0>" PIN "OSERDES2_10_pins<0>" PIN
        "OSERDES2_11_pins<0>" PIN "OSERDES2_12_pins<0>" PIN
        "OSERDES2_13_pins<0>" PIN "OSERDES2_14_pins<0>" PIN
        "OSERDES2_15_pins<0>" PIN "OSERDES2_16_pins<0>" PIN
        "OSERDES2_17_pins<0>" PIN "ISERDES2_pins<2>" PIN "ISERDES2_1_pins<2>"
        PIN "ISERDES2_2_pins<2>" PIN "ISERDES2_3_pins<2>" PIN
        "ISERDES2_4_pins<2>" PIN "ISERDES2_5_pins<2>" PIN "ISERDES2_6_pins<2>"
        PIN "ISERDES2_7_pins<2>" PIN "ISERDES2_8_pins<2>" PIN
        "ISERDES2_9_pins<2>" PIN "ISERDES2_10_pins<2>" PIN
        "ISERDES2_11_pins<2>" PIN "ISERDES2_12_pins<2>" PIN
        "ISERDES2_13_pins<2>" PIN "ISERDES2_14_pins<2>" PIN
        "ISERDES2_15_pins<2>";
TIMEGRP soc_crg_unbuf_sdram_full_0 = PIN "OSERDES2_pins<0>" PIN
        "OSERDES2_1_pins<0>" PIN "OSERDES2_2_pins<0>" PIN "OSERDES2_3_pins<0>"
        PIN "OSERDES2_4_pins<0>" PIN "OSERDES2_5_pins<0>" PIN
        "OSERDES2_6_pins<0>" PIN "OSERDES2_7_pins<0>" PIN "OSERDES2_8_pins<0>"
        PIN "OSERDES2_9_pins<0>" PIN "OSERDES2_10_pins<0>" PIN
        "OSERDES2_11_pins<0>" PIN "OSERDES2_12_pins<0>" PIN
        "OSERDES2_13_pins<0>" PIN "OSERDES2_14_pins<0>" PIN
        "OSERDES2_15_pins<0>" PIN "OSERDES2_16_pins<0>" PIN
        "OSERDES2_17_pins<0>" PIN "ISERDES2_pins<2>" PIN "ISERDES2_1_pins<2>"
        PIN "ISERDES2_2_pins<2>" PIN "ISERDES2_3_pins<2>" PIN
        "ISERDES2_4_pins<2>" PIN "ISERDES2_5_pins<2>" PIN "ISERDES2_6_pins<2>"
        PIN "ISERDES2_7_pins<2>" PIN "ISERDES2_8_pins<2>" PIN
        "ISERDES2_9_pins<2>" PIN "ISERDES2_10_pins<2>" PIN
        "ISERDES2_11_pins<2>" PIN "ISERDES2_12_pins<2>" PIN
        "ISERDES2_13_pins<2>" PIN "ISERDES2_14_pins<2>" PIN
        "ISERDES2_15_pins<2>";
TSsys_clk = PERIOD TIMEGRP "PRDsys_clk" 20 ns HIGH 50%;
TSclk100 = PERIOD TIMEGRP "PRDclk100" 10 ns HIGH 50%;
TS_soc_crg_clk100b_0 = PERIOD TIMEGRP "soc_crg_clk100b_0" TSclk100 HIGH 50%;
TS_soc_crg_unbuf_sdram_half_b_0 = PERIOD TIMEGRP
        "soc_crg_unbuf_sdram_half_b_0" TS_soc_crg_clk100b_0 / 2 PHASE
        2.91666667 ns HIGH 50%;
TS_soc_crg_unbuf_sys_0 = PERIOD TIMEGRP "soc_crg_unbuf_sys_0"
        TS_soc_crg_clk100b_0 / 0.5 HIGH 50%;
TS_soc_crg_unbuf_sdram_full_0 = PERIOD TIMEGRP "soc_crg_unbuf_sdram_full_0"
        TS_soc_crg_clk100b_0 / 4 HIGH 50%;
TS_soc_crg_unbuf_sys2x_0 = PERIOD TIMEGRP "soc_crg_unbuf_sys2x_0"
        TS_soc_crg_clk100b_0 HIGH 50%;
TS_soc_crg_unbuf_sdram_half_a_0 = PERIOD TIMEGRP
        "soc_crg_unbuf_sdram_half_a_0" TS_soc_crg_clk100b_0 / 2 PHASE
        3.19444444 ns HIGH 50%;
SCHEMATIC END;

