// ==============================================================
// Generated by Vitis HLS v2023.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module fft32_fft32_Pipeline_stage1_loop (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        stage0_imag_31_reload,
        stage0_imag_30_reload,
        stage0_imag_29_reload,
        stage0_imag_28_reload,
        stage0_imag_27_reload,
        stage0_imag_26_reload,
        stage0_imag_25_reload,
        stage0_imag_24_reload,
        stage0_imag_23_reload,
        stage0_imag_22_reload,
        stage0_imag_21_reload,
        stage0_imag_20_reload,
        stage0_imag_19_reload,
        stage0_imag_18_reload,
        stage0_imag_17_reload,
        stage0_imag_16_reload,
        stage0_imag_15_reload,
        stage0_imag_14_reload,
        stage0_imag_13_reload,
        stage0_imag_12_reload,
        stage0_imag_11_reload,
        stage0_imag_10_reload,
        stage0_imag_9_reload,
        stage0_imag_8_reload,
        stage0_imag_7_reload,
        stage0_imag_6_reload,
        stage0_imag_5_reload,
        stage0_imag_4_reload,
        stage0_imag_3_reload,
        stage0_imag_2_reload,
        stage0_imag_1_reload,
        stage0_imag_reload,
        stage0_real_31_reload,
        stage0_real_30_reload,
        stage0_real_29_reload,
        stage0_real_28_reload,
        stage0_real_27_reload,
        stage0_real_26_reload,
        stage0_real_25_reload,
        stage0_real_24_reload,
        stage0_real_23_reload,
        stage0_real_22_reload,
        stage0_real_21_reload,
        stage0_real_20_reload,
        stage0_real_19_reload,
        stage0_real_18_reload,
        stage0_real_17_reload,
        stage0_real_16_reload,
        stage0_real_15_reload,
        stage0_real_14_reload,
        stage0_real_13_reload,
        stage0_real_12_reload,
        stage0_real_11_reload,
        stage0_real_10_reload,
        stage0_real_9_reload,
        stage0_real_8_reload,
        stage0_real_7_reload,
        stage0_real_6_reload,
        stage0_real_5_reload,
        stage0_real_4_reload,
        stage0_real_3_reload,
        stage0_real_2_reload,
        stage0_real_1_reload,
        stage0_real_reload,
        stage1_imag_31_out,
        stage1_imag_31_out_ap_vld,
        stage1_imag_30_out,
        stage1_imag_30_out_ap_vld,
        stage1_imag_29_out,
        stage1_imag_29_out_ap_vld,
        stage1_imag_28_out,
        stage1_imag_28_out_ap_vld,
        stage1_imag_27_out,
        stage1_imag_27_out_ap_vld,
        stage1_imag_26_out,
        stage1_imag_26_out_ap_vld,
        stage1_imag_25_out,
        stage1_imag_25_out_ap_vld,
        stage1_imag_24_out,
        stage1_imag_24_out_ap_vld,
        stage1_imag_23_out,
        stage1_imag_23_out_ap_vld,
        stage1_imag_22_out,
        stage1_imag_22_out_ap_vld,
        stage1_imag_21_out,
        stage1_imag_21_out_ap_vld,
        stage1_imag_20_out,
        stage1_imag_20_out_ap_vld,
        stage1_imag_19_out,
        stage1_imag_19_out_ap_vld,
        stage1_imag_18_out,
        stage1_imag_18_out_ap_vld,
        stage1_imag_17_out,
        stage1_imag_17_out_ap_vld,
        stage1_imag_16_out,
        stage1_imag_16_out_ap_vld,
        stage1_imag_15_out,
        stage1_imag_15_out_ap_vld,
        stage1_imag_14_out,
        stage1_imag_14_out_ap_vld,
        stage1_imag_13_out,
        stage1_imag_13_out_ap_vld,
        stage1_imag_12_out,
        stage1_imag_12_out_ap_vld,
        stage1_imag_11_out,
        stage1_imag_11_out_ap_vld,
        stage1_imag_10_out,
        stage1_imag_10_out_ap_vld,
        stage1_imag_9_out,
        stage1_imag_9_out_ap_vld,
        stage1_imag_8_out,
        stage1_imag_8_out_ap_vld,
        stage1_imag_7_out,
        stage1_imag_7_out_ap_vld,
        stage1_imag_6_out,
        stage1_imag_6_out_ap_vld,
        stage1_imag_5_out,
        stage1_imag_5_out_ap_vld,
        stage1_imag_4_out,
        stage1_imag_4_out_ap_vld,
        stage1_imag_3_out,
        stage1_imag_3_out_ap_vld,
        stage1_imag_2_out,
        stage1_imag_2_out_ap_vld,
        stage1_imag_1_out,
        stage1_imag_1_out_ap_vld,
        stage1_imag_out,
        stage1_imag_out_ap_vld,
        stage1_real_31_out,
        stage1_real_31_out_ap_vld,
        stage1_real_30_out,
        stage1_real_30_out_ap_vld,
        stage1_real_29_out,
        stage1_real_29_out_ap_vld,
        stage1_real_28_out,
        stage1_real_28_out_ap_vld,
        stage1_real_27_out,
        stage1_real_27_out_ap_vld,
        stage1_real_26_out,
        stage1_real_26_out_ap_vld,
        stage1_real_25_out,
        stage1_real_25_out_ap_vld,
        stage1_real_24_out,
        stage1_real_24_out_ap_vld,
        stage1_real_23_out,
        stage1_real_23_out_ap_vld,
        stage1_real_22_out,
        stage1_real_22_out_ap_vld,
        stage1_real_21_out,
        stage1_real_21_out_ap_vld,
        stage1_real_20_out,
        stage1_real_20_out_ap_vld,
        stage1_real_19_out,
        stage1_real_19_out_ap_vld,
        stage1_real_18_out,
        stage1_real_18_out_ap_vld,
        stage1_real_17_out,
        stage1_real_17_out_ap_vld,
        stage1_real_16_out,
        stage1_real_16_out_ap_vld,
        stage1_real_15_out,
        stage1_real_15_out_ap_vld,
        stage1_real_14_out,
        stage1_real_14_out_ap_vld,
        stage1_real_13_out,
        stage1_real_13_out_ap_vld,
        stage1_real_12_out,
        stage1_real_12_out_ap_vld,
        stage1_real_11_out,
        stage1_real_11_out_ap_vld,
        stage1_real_10_out,
        stage1_real_10_out_ap_vld,
        stage1_real_9_out,
        stage1_real_9_out_ap_vld,
        stage1_real_8_out,
        stage1_real_8_out_ap_vld,
        stage1_real_7_out,
        stage1_real_7_out_ap_vld,
        stage1_real_6_out,
        stage1_real_6_out_ap_vld,
        stage1_real_5_out,
        stage1_real_5_out_ap_vld,
        stage1_real_4_out,
        stage1_real_4_out_ap_vld,
        stage1_real_3_out,
        stage1_real_3_out_ap_vld,
        stage1_real_2_out,
        stage1_real_2_out_ap_vld,
        stage1_real_1_out,
        stage1_real_1_out_ap_vld,
        stage1_real_out,
        stage1_real_out_ap_vld
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [15:0] stage0_imag_31_reload;
input  [15:0] stage0_imag_30_reload;
input  [15:0] stage0_imag_29_reload;
input  [15:0] stage0_imag_28_reload;
input  [15:0] stage0_imag_27_reload;
input  [15:0] stage0_imag_26_reload;
input  [15:0] stage0_imag_25_reload;
input  [15:0] stage0_imag_24_reload;
input  [15:0] stage0_imag_23_reload;
input  [15:0] stage0_imag_22_reload;
input  [15:0] stage0_imag_21_reload;
input  [15:0] stage0_imag_20_reload;
input  [15:0] stage0_imag_19_reload;
input  [15:0] stage0_imag_18_reload;
input  [15:0] stage0_imag_17_reload;
input  [15:0] stage0_imag_16_reload;
input  [15:0] stage0_imag_15_reload;
input  [15:0] stage0_imag_14_reload;
input  [15:0] stage0_imag_13_reload;
input  [15:0] stage0_imag_12_reload;
input  [15:0] stage0_imag_11_reload;
input  [15:0] stage0_imag_10_reload;
input  [15:0] stage0_imag_9_reload;
input  [15:0] stage0_imag_8_reload;
input  [15:0] stage0_imag_7_reload;
input  [15:0] stage0_imag_6_reload;
input  [15:0] stage0_imag_5_reload;
input  [15:0] stage0_imag_4_reload;
input  [15:0] stage0_imag_3_reload;
input  [15:0] stage0_imag_2_reload;
input  [15:0] stage0_imag_1_reload;
input  [15:0] stage0_imag_reload;
input  [15:0] stage0_real_31_reload;
input  [15:0] stage0_real_30_reload;
input  [15:0] stage0_real_29_reload;
input  [15:0] stage0_real_28_reload;
input  [15:0] stage0_real_27_reload;
input  [15:0] stage0_real_26_reload;
input  [15:0] stage0_real_25_reload;
input  [15:0] stage0_real_24_reload;
input  [15:0] stage0_real_23_reload;
input  [15:0] stage0_real_22_reload;
input  [15:0] stage0_real_21_reload;
input  [15:0] stage0_real_20_reload;
input  [15:0] stage0_real_19_reload;
input  [15:0] stage0_real_18_reload;
input  [15:0] stage0_real_17_reload;
input  [15:0] stage0_real_16_reload;
input  [15:0] stage0_real_15_reload;
input  [15:0] stage0_real_14_reload;
input  [15:0] stage0_real_13_reload;
input  [15:0] stage0_real_12_reload;
input  [15:0] stage0_real_11_reload;
input  [15:0] stage0_real_10_reload;
input  [15:0] stage0_real_9_reload;
input  [15:0] stage0_real_8_reload;
input  [15:0] stage0_real_7_reload;
input  [15:0] stage0_real_6_reload;
input  [15:0] stage0_real_5_reload;
input  [15:0] stage0_real_4_reload;
input  [15:0] stage0_real_3_reload;
input  [15:0] stage0_real_2_reload;
input  [15:0] stage0_real_1_reload;
input  [15:0] stage0_real_reload;
output  [15:0] stage1_imag_31_out;
output   stage1_imag_31_out_ap_vld;
output  [15:0] stage1_imag_30_out;
output   stage1_imag_30_out_ap_vld;
output  [15:0] stage1_imag_29_out;
output   stage1_imag_29_out_ap_vld;
output  [15:0] stage1_imag_28_out;
output   stage1_imag_28_out_ap_vld;
output  [15:0] stage1_imag_27_out;
output   stage1_imag_27_out_ap_vld;
output  [15:0] stage1_imag_26_out;
output   stage1_imag_26_out_ap_vld;
output  [15:0] stage1_imag_25_out;
output   stage1_imag_25_out_ap_vld;
output  [15:0] stage1_imag_24_out;
output   stage1_imag_24_out_ap_vld;
output  [15:0] stage1_imag_23_out;
output   stage1_imag_23_out_ap_vld;
output  [15:0] stage1_imag_22_out;
output   stage1_imag_22_out_ap_vld;
output  [15:0] stage1_imag_21_out;
output   stage1_imag_21_out_ap_vld;
output  [15:0] stage1_imag_20_out;
output   stage1_imag_20_out_ap_vld;
output  [15:0] stage1_imag_19_out;
output   stage1_imag_19_out_ap_vld;
output  [15:0] stage1_imag_18_out;
output   stage1_imag_18_out_ap_vld;
output  [15:0] stage1_imag_17_out;
output   stage1_imag_17_out_ap_vld;
output  [15:0] stage1_imag_16_out;
output   stage1_imag_16_out_ap_vld;
output  [15:0] stage1_imag_15_out;
output   stage1_imag_15_out_ap_vld;
output  [15:0] stage1_imag_14_out;
output   stage1_imag_14_out_ap_vld;
output  [15:0] stage1_imag_13_out;
output   stage1_imag_13_out_ap_vld;
output  [15:0] stage1_imag_12_out;
output   stage1_imag_12_out_ap_vld;
output  [15:0] stage1_imag_11_out;
output   stage1_imag_11_out_ap_vld;
output  [15:0] stage1_imag_10_out;
output   stage1_imag_10_out_ap_vld;
output  [15:0] stage1_imag_9_out;
output   stage1_imag_9_out_ap_vld;
output  [15:0] stage1_imag_8_out;
output   stage1_imag_8_out_ap_vld;
output  [15:0] stage1_imag_7_out;
output   stage1_imag_7_out_ap_vld;
output  [15:0] stage1_imag_6_out;
output   stage1_imag_6_out_ap_vld;
output  [15:0] stage1_imag_5_out;
output   stage1_imag_5_out_ap_vld;
output  [15:0] stage1_imag_4_out;
output   stage1_imag_4_out_ap_vld;
output  [15:0] stage1_imag_3_out;
output   stage1_imag_3_out_ap_vld;
output  [15:0] stage1_imag_2_out;
output   stage1_imag_2_out_ap_vld;
output  [15:0] stage1_imag_1_out;
output   stage1_imag_1_out_ap_vld;
output  [15:0] stage1_imag_out;
output   stage1_imag_out_ap_vld;
output  [15:0] stage1_real_31_out;
output   stage1_real_31_out_ap_vld;
output  [15:0] stage1_real_30_out;
output   stage1_real_30_out_ap_vld;
output  [15:0] stage1_real_29_out;
output   stage1_real_29_out_ap_vld;
output  [15:0] stage1_real_28_out;
output   stage1_real_28_out_ap_vld;
output  [15:0] stage1_real_27_out;
output   stage1_real_27_out_ap_vld;
output  [15:0] stage1_real_26_out;
output   stage1_real_26_out_ap_vld;
output  [15:0] stage1_real_25_out;
output   stage1_real_25_out_ap_vld;
output  [15:0] stage1_real_24_out;
output   stage1_real_24_out_ap_vld;
output  [15:0] stage1_real_23_out;
output   stage1_real_23_out_ap_vld;
output  [15:0] stage1_real_22_out;
output   stage1_real_22_out_ap_vld;
output  [15:0] stage1_real_21_out;
output   stage1_real_21_out_ap_vld;
output  [15:0] stage1_real_20_out;
output   stage1_real_20_out_ap_vld;
output  [15:0] stage1_real_19_out;
output   stage1_real_19_out_ap_vld;
output  [15:0] stage1_real_18_out;
output   stage1_real_18_out_ap_vld;
output  [15:0] stage1_real_17_out;
output   stage1_real_17_out_ap_vld;
output  [15:0] stage1_real_16_out;
output   stage1_real_16_out_ap_vld;
output  [15:0] stage1_real_15_out;
output   stage1_real_15_out_ap_vld;
output  [15:0] stage1_real_14_out;
output   stage1_real_14_out_ap_vld;
output  [15:0] stage1_real_13_out;
output   stage1_real_13_out_ap_vld;
output  [15:0] stage1_real_12_out;
output   stage1_real_12_out_ap_vld;
output  [15:0] stage1_real_11_out;
output   stage1_real_11_out_ap_vld;
output  [15:0] stage1_real_10_out;
output   stage1_real_10_out_ap_vld;
output  [15:0] stage1_real_9_out;
output   stage1_real_9_out_ap_vld;
output  [15:0] stage1_real_8_out;
output   stage1_real_8_out_ap_vld;
output  [15:0] stage1_real_7_out;
output   stage1_real_7_out_ap_vld;
output  [15:0] stage1_real_6_out;
output   stage1_real_6_out_ap_vld;
output  [15:0] stage1_real_5_out;
output   stage1_real_5_out_ap_vld;
output  [15:0] stage1_real_4_out;
output   stage1_real_4_out_ap_vld;
output  [15:0] stage1_real_3_out;
output   stage1_real_3_out_ap_vld;
output  [15:0] stage1_real_2_out;
output   stage1_real_2_out_ap_vld;
output  [15:0] stage1_real_1_out;
output   stage1_real_1_out_ap_vld;
output  [15:0] stage1_real_out;
output   stage1_real_out_ap_vld;

reg ap_idle;
reg stage1_imag_31_out_ap_vld;
reg stage1_imag_30_out_ap_vld;
reg stage1_imag_29_out_ap_vld;
reg stage1_imag_28_out_ap_vld;
reg stage1_imag_27_out_ap_vld;
reg stage1_imag_26_out_ap_vld;
reg stage1_imag_25_out_ap_vld;
reg stage1_imag_24_out_ap_vld;
reg stage1_imag_23_out_ap_vld;
reg stage1_imag_22_out_ap_vld;
reg stage1_imag_21_out_ap_vld;
reg stage1_imag_20_out_ap_vld;
reg stage1_imag_19_out_ap_vld;
reg stage1_imag_18_out_ap_vld;
reg stage1_imag_17_out_ap_vld;
reg stage1_imag_16_out_ap_vld;
reg stage1_imag_15_out_ap_vld;
reg stage1_imag_14_out_ap_vld;
reg stage1_imag_13_out_ap_vld;
reg stage1_imag_12_out_ap_vld;
reg stage1_imag_11_out_ap_vld;
reg stage1_imag_10_out_ap_vld;
reg stage1_imag_9_out_ap_vld;
reg stage1_imag_8_out_ap_vld;
reg stage1_imag_7_out_ap_vld;
reg stage1_imag_6_out_ap_vld;
reg stage1_imag_5_out_ap_vld;
reg stage1_imag_4_out_ap_vld;
reg stage1_imag_3_out_ap_vld;
reg stage1_imag_2_out_ap_vld;
reg stage1_imag_1_out_ap_vld;
reg stage1_imag_out_ap_vld;
reg stage1_real_31_out_ap_vld;
reg stage1_real_30_out_ap_vld;
reg stage1_real_29_out_ap_vld;
reg stage1_real_28_out_ap_vld;
reg stage1_real_27_out_ap_vld;
reg stage1_real_26_out_ap_vld;
reg stage1_real_25_out_ap_vld;
reg stage1_real_24_out_ap_vld;
reg stage1_real_23_out_ap_vld;
reg stage1_real_22_out_ap_vld;
reg stage1_real_21_out_ap_vld;
reg stage1_real_20_out_ap_vld;
reg stage1_real_19_out_ap_vld;
reg stage1_real_18_out_ap_vld;
reg stage1_real_17_out_ap_vld;
reg stage1_real_16_out_ap_vld;
reg stage1_real_15_out_ap_vld;
reg stage1_real_14_out_ap_vld;
reg stage1_real_13_out_ap_vld;
reg stage1_real_12_out_ap_vld;
reg stage1_real_11_out_ap_vld;
reg stage1_real_10_out_ap_vld;
reg stage1_real_9_out_ap_vld;
reg stage1_real_8_out_ap_vld;
reg stage1_real_7_out_ap_vld;
reg stage1_real_6_out_ap_vld;
reg stage1_real_5_out_ap_vld;
reg stage1_real_4_out_ap_vld;
reg stage1_real_3_out_ap_vld;
reg stage1_real_2_out_ap_vld;
reg stage1_real_1_out_ap_vld;
reg stage1_real_out_ap_vld;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_idle_pp0;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln93_fu_2298_p2;
reg    ap_condition_exit_pp0_iter1_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire    ap_block_pp0_stage0_11001;
wire   [2:0] trunc_ln93_fu_2502_p1;
reg   [2:0] trunc_ln93_reg_4457;
wire   [15:0] stage1_real_56_fu_2730_p2;
reg   [15:0] stage1_real_56_reg_4461;
wire   [15:0] stage1_imag_56_fu_2736_p2;
reg   [15:0] stage1_imag_56_reg_4481;
wire   [15:0] stage1_real_57_fu_2742_p2;
reg   [15:0] stage1_real_57_reg_4501;
wire   [15:0] stage1_imag_57_fu_2748_p2;
reg   [15:0] stage1_imag_57_reg_4521;
wire   [15:0] stage1_real_58_fu_2754_p2;
reg   [15:0] stage1_real_58_reg_4541;
wire   [15:0] stage1_imag_58_fu_2760_p2;
reg   [15:0] stage1_imag_58_reg_4561;
wire   [15:0] stage1_real_59_fu_2766_p2;
reg   [15:0] stage1_real_59_reg_4581;
wire   [15:0] stage1_imag_59_fu_2772_p2;
reg   [15:0] stage1_imag_59_reg_4601;
reg   [3:0] block_fu_302;
wire   [3:0] add_ln93_fu_2304_p2;
wire    ap_loop_init;
wire    ap_block_pp0_stage0;
reg   [15:0] stage0_real_fu_306;
reg   [15:0] ap_sig_allocacmp_stage0_real_load;
reg   [15:0] stage0_real_1_fu_310;
reg   [15:0] ap_sig_allocacmp_stage0_real_1_load;
reg   [15:0] stage0_real_2_fu_314;
reg   [15:0] ap_sig_allocacmp_stage0_real_2_load;
reg   [15:0] stage0_real_3_fu_318;
reg   [15:0] ap_sig_allocacmp_stage0_real_3_load;
reg   [15:0] stage0_real_4_fu_322;
reg   [15:0] ap_sig_allocacmp_stage0_real_4_load;
reg   [15:0] stage0_real_5_fu_326;
reg   [15:0] ap_sig_allocacmp_stage0_real_5_load;
reg   [15:0] stage0_real_6_fu_330;
reg   [15:0] ap_sig_allocacmp_stage0_real_6_load;
reg   [15:0] stage0_real_7_fu_334;
reg   [15:0] ap_sig_allocacmp_stage0_real_7_load;
reg   [15:0] stage0_real_8_fu_338;
reg   [15:0] ap_sig_allocacmp_stage0_real_8_load;
reg   [15:0] stage0_real_9_fu_342;
reg   [15:0] ap_sig_allocacmp_stage0_real_9_load;
reg   [15:0] stage0_real_10_fu_346;
reg   [15:0] ap_sig_allocacmp_stage0_real_10_load;
reg   [15:0] stage0_real_11_fu_350;
reg   [15:0] ap_sig_allocacmp_stage0_real_11_load;
reg   [15:0] stage0_real_12_fu_354;
reg   [15:0] ap_sig_allocacmp_stage0_real_12_load;
reg   [15:0] stage0_real_13_fu_358;
reg   [15:0] ap_sig_allocacmp_stage0_real_13_load;
reg   [15:0] stage0_real_14_fu_362;
reg   [15:0] ap_sig_allocacmp_stage0_real_14_load;
reg   [15:0] stage0_real_15_fu_366;
reg   [15:0] ap_sig_allocacmp_stage0_real_15_load;
reg   [15:0] stage0_real_16_fu_370;
reg   [15:0] ap_sig_allocacmp_stage0_real_16_load;
reg   [15:0] stage0_real_17_fu_374;
reg   [15:0] ap_sig_allocacmp_stage0_real_17_load;
reg   [15:0] stage0_real_18_fu_378;
reg   [15:0] ap_sig_allocacmp_stage0_real_18_load;
reg   [15:0] stage0_real_19_fu_382;
reg   [15:0] ap_sig_allocacmp_stage0_real_19_load;
reg   [15:0] stage0_real_20_fu_386;
reg   [15:0] ap_sig_allocacmp_stage0_real_20_load;
reg   [15:0] stage0_real_21_fu_390;
reg   [15:0] ap_sig_allocacmp_stage0_real_21_load;
reg   [15:0] stage0_real_22_fu_394;
reg   [15:0] ap_sig_allocacmp_stage0_real_22_load;
reg   [15:0] stage0_real_23_fu_398;
reg   [15:0] ap_sig_allocacmp_stage0_real_23_load;
reg   [15:0] stage0_real_24_fu_402;
reg   [15:0] ap_sig_allocacmp_stage0_real_24_load;
reg   [15:0] stage0_real_25_fu_406;
reg   [15:0] ap_sig_allocacmp_stage0_real_25_load;
reg   [15:0] stage0_real_26_fu_410;
reg   [15:0] ap_sig_allocacmp_stage0_real_26_load;
reg   [15:0] stage0_real_27_fu_414;
reg   [15:0] ap_sig_allocacmp_stage0_real_27_load;
reg   [15:0] stage0_real_28_fu_418;
reg   [15:0] ap_sig_allocacmp_stage0_real_28_load;
reg   [15:0] stage0_real_29_fu_422;
reg   [15:0] ap_sig_allocacmp_stage0_real_29_load;
reg   [15:0] stage0_real_30_fu_426;
reg   [15:0] ap_sig_allocacmp_stage0_real_30_load;
reg   [15:0] stage0_real_31_fu_430;
reg   [15:0] ap_sig_allocacmp_stage0_real_31_load;
reg   [15:0] stage0_imag_fu_434;
reg   [15:0] ap_sig_allocacmp_stage0_imag_load;
reg   [15:0] stage0_imag_1_fu_438;
reg   [15:0] ap_sig_allocacmp_stage0_imag_1_load;
reg   [15:0] stage0_imag_2_fu_442;
reg   [15:0] ap_sig_allocacmp_stage0_imag_2_load;
reg   [15:0] stage0_imag_3_fu_446;
reg   [15:0] ap_sig_allocacmp_stage0_imag_3_load;
reg   [15:0] stage0_imag_4_fu_450;
reg   [15:0] ap_sig_allocacmp_stage0_imag_4_load;
reg   [15:0] stage0_imag_5_fu_454;
reg   [15:0] ap_sig_allocacmp_stage0_imag_5_load;
reg   [15:0] stage0_imag_6_fu_458;
reg   [15:0] ap_sig_allocacmp_stage0_imag_6_load;
reg   [15:0] stage0_imag_7_fu_462;
reg   [15:0] ap_sig_allocacmp_stage0_imag_7_load;
reg   [15:0] stage0_imag_8_fu_466;
reg   [15:0] ap_sig_allocacmp_stage0_imag_8_load;
reg   [15:0] stage0_imag_9_fu_470;
reg   [15:0] ap_sig_allocacmp_stage0_imag_9_load;
reg   [15:0] stage0_imag_10_fu_474;
reg   [15:0] ap_sig_allocacmp_stage0_imag_10_load;
reg   [15:0] stage0_imag_11_fu_478;
reg   [15:0] ap_sig_allocacmp_stage0_imag_11_load;
reg   [15:0] stage0_imag_12_fu_482;
reg   [15:0] ap_sig_allocacmp_stage0_imag_12_load;
reg   [15:0] stage0_imag_13_fu_486;
reg   [15:0] ap_sig_allocacmp_stage0_imag_13_load;
reg   [15:0] stage0_imag_14_fu_490;
reg   [15:0] ap_sig_allocacmp_stage0_imag_14_load;
reg   [15:0] stage0_imag_15_fu_494;
reg   [15:0] ap_sig_allocacmp_stage0_imag_15_load;
reg   [15:0] stage0_imag_16_fu_498;
reg   [15:0] ap_sig_allocacmp_stage0_imag_16_load;
reg   [15:0] stage0_imag_17_fu_502;
reg   [15:0] ap_sig_allocacmp_stage0_imag_17_load;
reg   [15:0] stage0_imag_18_fu_506;
reg   [15:0] ap_sig_allocacmp_stage0_imag_18_load;
reg   [15:0] stage0_imag_19_fu_510;
reg   [15:0] ap_sig_allocacmp_stage0_imag_19_load;
reg   [15:0] stage0_imag_20_fu_514;
reg   [15:0] ap_sig_allocacmp_stage0_imag_20_load;
reg   [15:0] stage0_imag_21_fu_518;
reg   [15:0] ap_sig_allocacmp_stage0_imag_21_load;
reg   [15:0] stage0_imag_22_fu_522;
reg   [15:0] ap_sig_allocacmp_stage0_imag_22_load;
reg   [15:0] stage0_imag_23_fu_526;
reg   [15:0] ap_sig_allocacmp_stage0_imag_23_load;
reg   [15:0] stage0_imag_24_fu_530;
reg   [15:0] ap_sig_allocacmp_stage0_imag_24_load;
reg   [15:0] stage0_imag_25_fu_534;
reg   [15:0] ap_sig_allocacmp_stage0_imag_25_load;
reg   [15:0] stage0_imag_26_fu_538;
reg   [15:0] ap_sig_allocacmp_stage0_imag_26_load;
reg   [15:0] stage0_imag_27_fu_542;
reg   [15:0] ap_sig_allocacmp_stage0_imag_27_load;
reg   [15:0] stage0_imag_28_fu_546;
reg   [15:0] ap_sig_allocacmp_stage0_imag_28_load;
reg   [15:0] stage0_imag_29_fu_550;
reg   [15:0] ap_sig_allocacmp_stage0_imag_29_load;
reg   [15:0] stage0_imag_30_fu_554;
reg   [15:0] ap_sig_allocacmp_stage0_imag_30_load;
reg   [15:0] stage0_imag_31_fu_558;
reg   [15:0] ap_sig_allocacmp_stage0_imag_31_load;
reg   [15:0] stage1_real_fu_562;
reg   [15:0] stage1_real_1_fu_566;
reg   [15:0] stage1_real_2_fu_570;
reg   [15:0] stage1_real_3_fu_574;
reg   [15:0] stage1_real_4_fu_578;
reg   [15:0] stage1_real_5_fu_582;
reg   [15:0] stage1_real_6_fu_586;
reg   [15:0] stage1_real_7_fu_590;
reg   [15:0] stage1_real_8_fu_594;
reg   [15:0] stage1_real_9_fu_598;
reg   [15:0] stage1_real_10_fu_602;
reg   [15:0] stage1_real_11_fu_606;
reg   [15:0] stage1_real_12_fu_610;
reg   [15:0] stage1_real_13_fu_614;
reg   [15:0] stage1_real_14_fu_618;
reg   [15:0] stage1_real_15_fu_622;
reg   [15:0] stage1_real_16_fu_626;
reg   [15:0] stage1_real_17_fu_630;
reg   [15:0] stage1_real_18_fu_634;
reg   [15:0] stage1_real_19_fu_638;
reg   [15:0] stage1_real_20_fu_642;
reg   [15:0] stage1_real_21_fu_646;
reg   [15:0] stage1_real_22_fu_650;
reg   [15:0] stage1_real_23_fu_654;
reg   [15:0] stage1_real_24_fu_658;
reg   [15:0] stage1_real_25_fu_662;
reg   [15:0] stage1_real_26_fu_666;
reg   [15:0] stage1_real_27_fu_670;
reg   [15:0] stage1_real_28_fu_674;
reg   [15:0] stage1_real_29_fu_678;
reg   [15:0] stage1_real_30_fu_682;
reg   [15:0] stage1_real_31_fu_686;
reg   [15:0] stage1_imag_fu_690;
reg   [15:0] stage1_imag_1_fu_694;
reg   [15:0] stage1_imag_2_fu_698;
reg   [15:0] stage1_imag_3_fu_702;
reg   [15:0] stage1_imag_4_fu_706;
reg   [15:0] stage1_imag_5_fu_710;
reg   [15:0] stage1_imag_6_fu_714;
reg   [15:0] stage1_imag_7_fu_718;
reg   [15:0] stage1_imag_8_fu_722;
reg   [15:0] stage1_imag_9_fu_726;
reg   [15:0] stage1_imag_10_fu_730;
reg   [15:0] stage1_imag_11_fu_734;
reg   [15:0] stage1_imag_12_fu_738;
reg   [15:0] stage1_imag_13_fu_742;
reg   [15:0] stage1_imag_14_fu_746;
reg   [15:0] stage1_imag_15_fu_750;
reg   [15:0] stage1_imag_16_fu_754;
reg   [15:0] stage1_imag_17_fu_758;
reg   [15:0] stage1_imag_18_fu_762;
reg   [15:0] stage1_imag_19_fu_766;
reg   [15:0] stage1_imag_20_fu_770;
reg   [15:0] stage1_imag_21_fu_774;
reg   [15:0] stage1_imag_22_fu_778;
reg   [15:0] stage1_imag_23_fu_782;
reg   [15:0] stage1_imag_24_fu_786;
reg   [15:0] stage1_imag_25_fu_790;
reg   [15:0] stage1_imag_26_fu_794;
reg   [15:0] stage1_imag_27_fu_798;
reg   [15:0] stage1_imag_28_fu_802;
reg   [15:0] stage1_imag_29_fu_806;
reg   [15:0] stage1_imag_30_fu_810;
reg   [15:0] stage1_imag_31_fu_814;
wire    ap_block_pp0_stage0_01001;
wire   [15:0] br_fu_2550_p10;
wire   [15:0] ar_fu_2506_p10;
wire   [15:0] bi_fu_2572_p10;
wire   [15:0] ai_fu_2528_p10;
wire   [15:0] dr_fu_2638_p10;
wire   [15:0] cr_fu_2594_p10;
wire   [15:0] di_fu_2660_p10;
wire   [15:0] ci_fu_2616_p10;
wire   [15:0] cr0_fu_2706_p2;
wire   [15:0] ar0_fu_2682_p2;
wire   [15:0] ci0_fu_2712_p2;
wire   [15:0] ai0_fu_2688_p2;
wire   [15:0] ci1_fu_2724_p2;
wire   [15:0] ar1_fu_2694_p2;
wire   [15:0] ai1_fu_2700_p2;
wire   [15:0] cr1_fu_2718_p2;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_done_reg = 1'b0;
end

fft32_mux_8_3_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 16 ),
    .din7_WIDTH( 16 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 16 ))
mux_8_3_16_1_1_U197(
    .din0(ap_sig_allocacmp_stage0_real_load),
    .din1(ap_sig_allocacmp_stage0_real_4_load),
    .din2(ap_sig_allocacmp_stage0_real_8_load),
    .din3(ap_sig_allocacmp_stage0_real_12_load),
    .din4(ap_sig_allocacmp_stage0_real_16_load),
    .din5(ap_sig_allocacmp_stage0_real_20_load),
    .din6(ap_sig_allocacmp_stage0_real_24_load),
    .din7(ap_sig_allocacmp_stage0_real_28_load),
    .din8(trunc_ln93_fu_2502_p1),
    .dout(ar_fu_2506_p10)
);

fft32_mux_8_3_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 16 ),
    .din7_WIDTH( 16 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 16 ))
mux_8_3_16_1_1_U198(
    .din0(ap_sig_allocacmp_stage0_imag_load),
    .din1(ap_sig_allocacmp_stage0_imag_4_load),
    .din2(ap_sig_allocacmp_stage0_imag_8_load),
    .din3(ap_sig_allocacmp_stage0_imag_12_load),
    .din4(ap_sig_allocacmp_stage0_imag_16_load),
    .din5(ap_sig_allocacmp_stage0_imag_20_load),
    .din6(ap_sig_allocacmp_stage0_imag_24_load),
    .din7(ap_sig_allocacmp_stage0_imag_28_load),
    .din8(trunc_ln93_fu_2502_p1),
    .dout(ai_fu_2528_p10)
);

fft32_mux_8_3_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 16 ),
    .din7_WIDTH( 16 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 16 ))
mux_8_3_16_1_1_U199(
    .din0(ap_sig_allocacmp_stage0_real_1_load),
    .din1(ap_sig_allocacmp_stage0_real_5_load),
    .din2(ap_sig_allocacmp_stage0_real_9_load),
    .din3(ap_sig_allocacmp_stage0_real_13_load),
    .din4(ap_sig_allocacmp_stage0_real_17_load),
    .din5(ap_sig_allocacmp_stage0_real_21_load),
    .din6(ap_sig_allocacmp_stage0_real_25_load),
    .din7(ap_sig_allocacmp_stage0_real_29_load),
    .din8(trunc_ln93_fu_2502_p1),
    .dout(br_fu_2550_p10)
);

fft32_mux_8_3_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 16 ),
    .din7_WIDTH( 16 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 16 ))
mux_8_3_16_1_1_U200(
    .din0(ap_sig_allocacmp_stage0_imag_1_load),
    .din1(ap_sig_allocacmp_stage0_imag_5_load),
    .din2(ap_sig_allocacmp_stage0_imag_9_load),
    .din3(ap_sig_allocacmp_stage0_imag_13_load),
    .din4(ap_sig_allocacmp_stage0_imag_17_load),
    .din5(ap_sig_allocacmp_stage0_imag_21_load),
    .din6(ap_sig_allocacmp_stage0_imag_25_load),
    .din7(ap_sig_allocacmp_stage0_imag_29_load),
    .din8(trunc_ln93_fu_2502_p1),
    .dout(bi_fu_2572_p10)
);

fft32_mux_8_3_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 16 ),
    .din7_WIDTH( 16 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 16 ))
mux_8_3_16_1_1_U201(
    .din0(ap_sig_allocacmp_stage0_real_2_load),
    .din1(ap_sig_allocacmp_stage0_real_6_load),
    .din2(ap_sig_allocacmp_stage0_real_10_load),
    .din3(ap_sig_allocacmp_stage0_real_14_load),
    .din4(ap_sig_allocacmp_stage0_real_18_load),
    .din5(ap_sig_allocacmp_stage0_real_22_load),
    .din6(ap_sig_allocacmp_stage0_real_26_load),
    .din7(ap_sig_allocacmp_stage0_real_30_load),
    .din8(trunc_ln93_fu_2502_p1),
    .dout(cr_fu_2594_p10)
);

fft32_mux_8_3_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 16 ),
    .din7_WIDTH( 16 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 16 ))
mux_8_3_16_1_1_U202(
    .din0(ap_sig_allocacmp_stage0_imag_2_load),
    .din1(ap_sig_allocacmp_stage0_imag_6_load),
    .din2(ap_sig_allocacmp_stage0_imag_10_load),
    .din3(ap_sig_allocacmp_stage0_imag_14_load),
    .din4(ap_sig_allocacmp_stage0_imag_18_load),
    .din5(ap_sig_allocacmp_stage0_imag_22_load),
    .din6(ap_sig_allocacmp_stage0_imag_26_load),
    .din7(ap_sig_allocacmp_stage0_imag_30_load),
    .din8(trunc_ln93_fu_2502_p1),
    .dout(ci_fu_2616_p10)
);

fft32_mux_8_3_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 16 ),
    .din7_WIDTH( 16 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 16 ))
mux_8_3_16_1_1_U203(
    .din0(ap_sig_allocacmp_stage0_real_3_load),
    .din1(ap_sig_allocacmp_stage0_real_7_load),
    .din2(ap_sig_allocacmp_stage0_real_11_load),
    .din3(ap_sig_allocacmp_stage0_real_15_load),
    .din4(ap_sig_allocacmp_stage0_real_19_load),
    .din5(ap_sig_allocacmp_stage0_real_23_load),
    .din6(ap_sig_allocacmp_stage0_real_27_load),
    .din7(ap_sig_allocacmp_stage0_real_31_load),
    .din8(trunc_ln93_fu_2502_p1),
    .dout(dr_fu_2638_p10)
);

fft32_mux_8_3_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 16 ),
    .din7_WIDTH( 16 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 16 ))
mux_8_3_16_1_1_U204(
    .din0(ap_sig_allocacmp_stage0_imag_3_load),
    .din1(ap_sig_allocacmp_stage0_imag_7_load),
    .din2(ap_sig_allocacmp_stage0_imag_11_load),
    .din3(ap_sig_allocacmp_stage0_imag_15_load),
    .din4(ap_sig_allocacmp_stage0_imag_19_load),
    .din5(ap_sig_allocacmp_stage0_imag_23_load),
    .din6(ap_sig_allocacmp_stage0_imag_27_load),
    .din7(ap_sig_allocacmp_stage0_imag_31_load),
    .din8(trunc_ln93_fu_2502_p1),
    .dout(di_fu_2660_p10)
);

fft32_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter1_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter1_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter1_stage0)) begin
            ap_enable_reg_pp0_iter2 <= 1'b0;
        end else if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            block_fu_302 <= 4'd0;
        end else if (((icmp_ln93_fu_2298_p2 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
            block_fu_302 <= add_ln93_fu_2304_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            stage0_imag_10_fu_474 <= stage0_imag_10_reload;
        end else if (((trunc_ln93_reg_4457 == 3'd2) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            stage0_imag_10_fu_474 <= stage1_imag_58_reg_4561;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            stage0_imag_11_fu_478 <= stage0_imag_11_reload;
        end else if (((trunc_ln93_reg_4457 == 3'd2) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            stage0_imag_11_fu_478 <= stage1_imag_59_reg_4601;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            stage0_imag_12_fu_482 <= stage0_imag_12_reload;
        end else if (((trunc_ln93_reg_4457 == 3'd3) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            stage0_imag_12_fu_482 <= stage1_imag_56_reg_4481;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            stage0_imag_13_fu_486 <= stage0_imag_13_reload;
        end else if (((trunc_ln93_reg_4457 == 3'd3) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            stage0_imag_13_fu_486 <= stage1_imag_57_reg_4521;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            stage0_imag_14_fu_490 <= stage0_imag_14_reload;
        end else if (((trunc_ln93_reg_4457 == 3'd3) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            stage0_imag_14_fu_490 <= stage1_imag_58_reg_4561;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            stage0_imag_15_fu_494 <= stage0_imag_15_reload;
        end else if (((trunc_ln93_reg_4457 == 3'd3) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            stage0_imag_15_fu_494 <= stage1_imag_59_reg_4601;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            stage0_imag_16_fu_498 <= stage0_imag_16_reload;
        end else if (((trunc_ln93_reg_4457 == 3'd4) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            stage0_imag_16_fu_498 <= stage1_imag_56_reg_4481;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            stage0_imag_17_fu_502 <= stage0_imag_17_reload;
        end else if (((trunc_ln93_reg_4457 == 3'd4) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            stage0_imag_17_fu_502 <= stage1_imag_57_reg_4521;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            stage0_imag_18_fu_506 <= stage0_imag_18_reload;
        end else if (((trunc_ln93_reg_4457 == 3'd4) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            stage0_imag_18_fu_506 <= stage1_imag_58_reg_4561;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            stage0_imag_19_fu_510 <= stage0_imag_19_reload;
        end else if (((trunc_ln93_reg_4457 == 3'd4) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            stage0_imag_19_fu_510 <= stage1_imag_59_reg_4601;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            stage0_imag_1_fu_438 <= stage0_imag_1_reload;
        end else if (((trunc_ln93_reg_4457 == 3'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            stage0_imag_1_fu_438 <= stage1_imag_57_reg_4521;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            stage0_imag_20_fu_514 <= stage0_imag_20_reload;
        end else if (((trunc_ln93_reg_4457 == 3'd5) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            stage0_imag_20_fu_514 <= stage1_imag_56_reg_4481;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            stage0_imag_21_fu_518 <= stage0_imag_21_reload;
        end else if (((trunc_ln93_reg_4457 == 3'd5) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            stage0_imag_21_fu_518 <= stage1_imag_57_reg_4521;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            stage0_imag_22_fu_522 <= stage0_imag_22_reload;
        end else if (((trunc_ln93_reg_4457 == 3'd5) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            stage0_imag_22_fu_522 <= stage1_imag_58_reg_4561;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            stage0_imag_23_fu_526 <= stage0_imag_23_reload;
        end else if (((trunc_ln93_reg_4457 == 3'd5) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            stage0_imag_23_fu_526 <= stage1_imag_59_reg_4601;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            stage0_imag_24_fu_530 <= stage0_imag_24_reload;
        end else if (((trunc_ln93_reg_4457 == 3'd6) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            stage0_imag_24_fu_530 <= stage1_imag_56_reg_4481;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            stage0_imag_25_fu_534 <= stage0_imag_25_reload;
        end else if (((trunc_ln93_reg_4457 == 3'd6) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            stage0_imag_25_fu_534 <= stage1_imag_57_reg_4521;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            stage0_imag_26_fu_538 <= stage0_imag_26_reload;
        end else if (((trunc_ln93_reg_4457 == 3'd6) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            stage0_imag_26_fu_538 <= stage1_imag_58_reg_4561;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            stage0_imag_27_fu_542 <= stage0_imag_27_reload;
        end else if (((trunc_ln93_reg_4457 == 3'd6) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            stage0_imag_27_fu_542 <= stage1_imag_59_reg_4601;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            stage0_imag_28_fu_546 <= stage0_imag_28_reload;
        end else if (((trunc_ln93_reg_4457 == 3'd7) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            stage0_imag_28_fu_546 <= stage1_imag_56_reg_4481;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            stage0_imag_29_fu_550 <= stage0_imag_29_reload;
        end else if (((trunc_ln93_reg_4457 == 3'd7) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            stage0_imag_29_fu_550 <= stage1_imag_57_reg_4521;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            stage0_imag_2_fu_442 <= stage0_imag_2_reload;
        end else if (((trunc_ln93_reg_4457 == 3'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            stage0_imag_2_fu_442 <= stage1_imag_58_reg_4561;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            stage0_imag_30_fu_554 <= stage0_imag_30_reload;
        end else if (((trunc_ln93_reg_4457 == 3'd7) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            stage0_imag_30_fu_554 <= stage1_imag_58_reg_4561;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            stage0_imag_31_fu_558 <= stage0_imag_31_reload;
        end else if (((trunc_ln93_reg_4457 == 3'd7) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            stage0_imag_31_fu_558 <= stage1_imag_59_reg_4601;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            stage0_imag_3_fu_446 <= stage0_imag_3_reload;
        end else if (((trunc_ln93_reg_4457 == 3'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            stage0_imag_3_fu_446 <= stage1_imag_59_reg_4601;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            stage0_imag_4_fu_450 <= stage0_imag_4_reload;
        end else if (((trunc_ln93_reg_4457 == 3'd1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            stage0_imag_4_fu_450 <= stage1_imag_56_reg_4481;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            stage0_imag_5_fu_454 <= stage0_imag_5_reload;
        end else if (((trunc_ln93_reg_4457 == 3'd1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            stage0_imag_5_fu_454 <= stage1_imag_57_reg_4521;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            stage0_imag_6_fu_458 <= stage0_imag_6_reload;
        end else if (((trunc_ln93_reg_4457 == 3'd1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            stage0_imag_6_fu_458 <= stage1_imag_58_reg_4561;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            stage0_imag_7_fu_462 <= stage0_imag_7_reload;
        end else if (((trunc_ln93_reg_4457 == 3'd1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            stage0_imag_7_fu_462 <= stage1_imag_59_reg_4601;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            stage0_imag_8_fu_466 <= stage0_imag_8_reload;
        end else if (((trunc_ln93_reg_4457 == 3'd2) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            stage0_imag_8_fu_466 <= stage1_imag_56_reg_4481;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            stage0_imag_9_fu_470 <= stage0_imag_9_reload;
        end else if (((trunc_ln93_reg_4457 == 3'd2) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            stage0_imag_9_fu_470 <= stage1_imag_57_reg_4521;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            stage0_imag_fu_434 <= stage0_imag_reload;
        end else if (((trunc_ln93_reg_4457 == 3'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            stage0_imag_fu_434 <= stage1_imag_56_reg_4481;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            stage0_real_10_fu_346 <= stage0_real_10_reload;
        end else if (((trunc_ln93_reg_4457 == 3'd2) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            stage0_real_10_fu_346 <= stage1_real_58_reg_4541;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            stage0_real_11_fu_350 <= stage0_real_11_reload;
        end else if (((trunc_ln93_reg_4457 == 3'd2) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            stage0_real_11_fu_350 <= stage1_real_59_reg_4581;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            stage0_real_12_fu_354 <= stage0_real_12_reload;
        end else if (((trunc_ln93_reg_4457 == 3'd3) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            stage0_real_12_fu_354 <= stage1_real_56_reg_4461;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            stage0_real_13_fu_358 <= stage0_real_13_reload;
        end else if (((trunc_ln93_reg_4457 == 3'd3) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            stage0_real_13_fu_358 <= stage1_real_57_reg_4501;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            stage0_real_14_fu_362 <= stage0_real_14_reload;
        end else if (((trunc_ln93_reg_4457 == 3'd3) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            stage0_real_14_fu_362 <= stage1_real_58_reg_4541;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            stage0_real_15_fu_366 <= stage0_real_15_reload;
        end else if (((trunc_ln93_reg_4457 == 3'd3) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            stage0_real_15_fu_366 <= stage1_real_59_reg_4581;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            stage0_real_16_fu_370 <= stage0_real_16_reload;
        end else if (((trunc_ln93_reg_4457 == 3'd4) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            stage0_real_16_fu_370 <= stage1_real_56_reg_4461;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            stage0_real_17_fu_374 <= stage0_real_17_reload;
        end else if (((trunc_ln93_reg_4457 == 3'd4) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            stage0_real_17_fu_374 <= stage1_real_57_reg_4501;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            stage0_real_18_fu_378 <= stage0_real_18_reload;
        end else if (((trunc_ln93_reg_4457 == 3'd4) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            stage0_real_18_fu_378 <= stage1_real_58_reg_4541;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            stage0_real_19_fu_382 <= stage0_real_19_reload;
        end else if (((trunc_ln93_reg_4457 == 3'd4) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            stage0_real_19_fu_382 <= stage1_real_59_reg_4581;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            stage0_real_1_fu_310 <= stage0_real_1_reload;
        end else if (((trunc_ln93_reg_4457 == 3'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            stage0_real_1_fu_310 <= stage1_real_57_reg_4501;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            stage0_real_20_fu_386 <= stage0_real_20_reload;
        end else if (((trunc_ln93_reg_4457 == 3'd5) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            stage0_real_20_fu_386 <= stage1_real_56_reg_4461;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            stage0_real_21_fu_390 <= stage0_real_21_reload;
        end else if (((trunc_ln93_reg_4457 == 3'd5) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            stage0_real_21_fu_390 <= stage1_real_57_reg_4501;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            stage0_real_22_fu_394 <= stage0_real_22_reload;
        end else if (((trunc_ln93_reg_4457 == 3'd5) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            stage0_real_22_fu_394 <= stage1_real_58_reg_4541;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            stage0_real_23_fu_398 <= stage0_real_23_reload;
        end else if (((trunc_ln93_reg_4457 == 3'd5) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            stage0_real_23_fu_398 <= stage1_real_59_reg_4581;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            stage0_real_24_fu_402 <= stage0_real_24_reload;
        end else if (((trunc_ln93_reg_4457 == 3'd6) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            stage0_real_24_fu_402 <= stage1_real_56_reg_4461;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            stage0_real_25_fu_406 <= stage0_real_25_reload;
        end else if (((trunc_ln93_reg_4457 == 3'd6) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            stage0_real_25_fu_406 <= stage1_real_57_reg_4501;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            stage0_real_26_fu_410 <= stage0_real_26_reload;
        end else if (((trunc_ln93_reg_4457 == 3'd6) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            stage0_real_26_fu_410 <= stage1_real_58_reg_4541;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            stage0_real_27_fu_414 <= stage0_real_27_reload;
        end else if (((trunc_ln93_reg_4457 == 3'd6) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            stage0_real_27_fu_414 <= stage1_real_59_reg_4581;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            stage0_real_28_fu_418 <= stage0_real_28_reload;
        end else if (((trunc_ln93_reg_4457 == 3'd7) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            stage0_real_28_fu_418 <= stage1_real_56_reg_4461;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            stage0_real_29_fu_422 <= stage0_real_29_reload;
        end else if (((trunc_ln93_reg_4457 == 3'd7) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            stage0_real_29_fu_422 <= stage1_real_57_reg_4501;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            stage0_real_2_fu_314 <= stage0_real_2_reload;
        end else if (((trunc_ln93_reg_4457 == 3'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            stage0_real_2_fu_314 <= stage1_real_58_reg_4541;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            stage0_real_30_fu_426 <= stage0_real_30_reload;
        end else if (((trunc_ln93_reg_4457 == 3'd7) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            stage0_real_30_fu_426 <= stage1_real_58_reg_4541;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            stage0_real_31_fu_430 <= stage0_real_31_reload;
        end else if (((trunc_ln93_reg_4457 == 3'd7) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            stage0_real_31_fu_430 <= stage1_real_59_reg_4581;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            stage0_real_3_fu_318 <= stage0_real_3_reload;
        end else if (((trunc_ln93_reg_4457 == 3'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            stage0_real_3_fu_318 <= stage1_real_59_reg_4581;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            stage0_real_4_fu_322 <= stage0_real_4_reload;
        end else if (((trunc_ln93_reg_4457 == 3'd1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            stage0_real_4_fu_322 <= stage1_real_56_reg_4461;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            stage0_real_5_fu_326 <= stage0_real_5_reload;
        end else if (((trunc_ln93_reg_4457 == 3'd1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            stage0_real_5_fu_326 <= stage1_real_57_reg_4501;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            stage0_real_6_fu_330 <= stage0_real_6_reload;
        end else if (((trunc_ln93_reg_4457 == 3'd1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            stage0_real_6_fu_330 <= stage1_real_58_reg_4541;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            stage0_real_7_fu_334 <= stage0_real_7_reload;
        end else if (((trunc_ln93_reg_4457 == 3'd1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            stage0_real_7_fu_334 <= stage1_real_59_reg_4581;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            stage0_real_8_fu_338 <= stage0_real_8_reload;
        end else if (((trunc_ln93_reg_4457 == 3'd2) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            stage0_real_8_fu_338 <= stage1_real_56_reg_4461;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            stage0_real_9_fu_342 <= stage0_real_9_reload;
        end else if (((trunc_ln93_reg_4457 == 3'd2) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            stage0_real_9_fu_342 <= stage1_real_57_reg_4501;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            stage0_real_fu_306 <= stage0_real_reload;
        end else if (((trunc_ln93_reg_4457 == 3'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            stage0_real_fu_306 <= stage1_real_56_reg_4461;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            stage1_imag_10_fu_730 <= 16'd0;
        end else if (((trunc_ln93_reg_4457 == 3'd2) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            stage1_imag_10_fu_730 <= stage1_imag_58_reg_4561;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            stage1_imag_11_fu_734 <= 16'd0;
        end else if (((trunc_ln93_reg_4457 == 3'd2) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            stage1_imag_11_fu_734 <= stage1_imag_59_reg_4601;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            stage1_imag_12_fu_738 <= 16'd0;
        end else if (((trunc_ln93_reg_4457 == 3'd3) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            stage1_imag_12_fu_738 <= stage1_imag_56_reg_4481;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            stage1_imag_13_fu_742 <= 16'd0;
        end else if (((trunc_ln93_reg_4457 == 3'd3) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            stage1_imag_13_fu_742 <= stage1_imag_57_reg_4521;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            stage1_imag_14_fu_746 <= 16'd0;
        end else if (((trunc_ln93_reg_4457 == 3'd3) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            stage1_imag_14_fu_746 <= stage1_imag_58_reg_4561;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            stage1_imag_15_fu_750 <= 16'd0;
        end else if (((trunc_ln93_reg_4457 == 3'd3) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            stage1_imag_15_fu_750 <= stage1_imag_59_reg_4601;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            stage1_imag_16_fu_754 <= 16'd0;
        end else if (((trunc_ln93_reg_4457 == 3'd4) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            stage1_imag_16_fu_754 <= stage1_imag_56_reg_4481;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            stage1_imag_17_fu_758 <= 16'd0;
        end else if (((trunc_ln93_reg_4457 == 3'd4) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            stage1_imag_17_fu_758 <= stage1_imag_57_reg_4521;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            stage1_imag_18_fu_762 <= 16'd0;
        end else if (((trunc_ln93_reg_4457 == 3'd4) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            stage1_imag_18_fu_762 <= stage1_imag_58_reg_4561;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            stage1_imag_19_fu_766 <= 16'd0;
        end else if (((trunc_ln93_reg_4457 == 3'd4) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            stage1_imag_19_fu_766 <= stage1_imag_59_reg_4601;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            stage1_imag_1_fu_694 <= 16'd0;
        end else if (((trunc_ln93_reg_4457 == 3'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            stage1_imag_1_fu_694 <= stage1_imag_57_reg_4521;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            stage1_imag_20_fu_770 <= 16'd0;
        end else if (((trunc_ln93_reg_4457 == 3'd5) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            stage1_imag_20_fu_770 <= stage1_imag_56_reg_4481;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            stage1_imag_21_fu_774 <= 16'd0;
        end else if (((trunc_ln93_reg_4457 == 3'd5) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            stage1_imag_21_fu_774 <= stage1_imag_57_reg_4521;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            stage1_imag_22_fu_778 <= 16'd0;
        end else if (((trunc_ln93_reg_4457 == 3'd5) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            stage1_imag_22_fu_778 <= stage1_imag_58_reg_4561;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            stage1_imag_23_fu_782 <= 16'd0;
        end else if (((trunc_ln93_reg_4457 == 3'd5) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            stage1_imag_23_fu_782 <= stage1_imag_59_reg_4601;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            stage1_imag_24_fu_786 <= 16'd0;
        end else if (((trunc_ln93_reg_4457 == 3'd6) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            stage1_imag_24_fu_786 <= stage1_imag_56_reg_4481;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            stage1_imag_25_fu_790 <= 16'd0;
        end else if (((trunc_ln93_reg_4457 == 3'd6) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            stage1_imag_25_fu_790 <= stage1_imag_57_reg_4521;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            stage1_imag_26_fu_794 <= 16'd0;
        end else if (((trunc_ln93_reg_4457 == 3'd6) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            stage1_imag_26_fu_794 <= stage1_imag_58_reg_4561;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            stage1_imag_27_fu_798 <= 16'd0;
        end else if (((trunc_ln93_reg_4457 == 3'd6) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            stage1_imag_27_fu_798 <= stage1_imag_59_reg_4601;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            stage1_imag_28_fu_802 <= 16'd0;
        end else if (((trunc_ln93_reg_4457 == 3'd7) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            stage1_imag_28_fu_802 <= stage1_imag_56_reg_4481;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            stage1_imag_29_fu_806 <= 16'd0;
        end else if (((trunc_ln93_reg_4457 == 3'd7) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            stage1_imag_29_fu_806 <= stage1_imag_57_reg_4521;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            stage1_imag_2_fu_698 <= 16'd0;
        end else if (((trunc_ln93_reg_4457 == 3'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            stage1_imag_2_fu_698 <= stage1_imag_58_reg_4561;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            stage1_imag_30_fu_810 <= 16'd0;
        end else if (((trunc_ln93_reg_4457 == 3'd7) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            stage1_imag_30_fu_810 <= stage1_imag_58_reg_4561;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            stage1_imag_31_fu_814 <= 16'd0;
        end else if (((trunc_ln93_reg_4457 == 3'd7) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            stage1_imag_31_fu_814 <= stage1_imag_59_reg_4601;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            stage1_imag_3_fu_702 <= 16'd0;
        end else if (((trunc_ln93_reg_4457 == 3'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            stage1_imag_3_fu_702 <= stage1_imag_59_reg_4601;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            stage1_imag_4_fu_706 <= 16'd0;
        end else if (((trunc_ln93_reg_4457 == 3'd1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            stage1_imag_4_fu_706 <= stage1_imag_56_reg_4481;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            stage1_imag_5_fu_710 <= 16'd0;
        end else if (((trunc_ln93_reg_4457 == 3'd1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            stage1_imag_5_fu_710 <= stage1_imag_57_reg_4521;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            stage1_imag_6_fu_714 <= 16'd0;
        end else if (((trunc_ln93_reg_4457 == 3'd1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            stage1_imag_6_fu_714 <= stage1_imag_58_reg_4561;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            stage1_imag_7_fu_718 <= 16'd0;
        end else if (((trunc_ln93_reg_4457 == 3'd1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            stage1_imag_7_fu_718 <= stage1_imag_59_reg_4601;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            stage1_imag_8_fu_722 <= 16'd0;
        end else if (((trunc_ln93_reg_4457 == 3'd2) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            stage1_imag_8_fu_722 <= stage1_imag_56_reg_4481;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            stage1_imag_9_fu_726 <= 16'd0;
        end else if (((trunc_ln93_reg_4457 == 3'd2) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            stage1_imag_9_fu_726 <= stage1_imag_57_reg_4521;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            stage1_imag_fu_690 <= 16'd0;
        end else if (((trunc_ln93_reg_4457 == 3'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            stage1_imag_fu_690 <= stage1_imag_56_reg_4481;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            stage1_real_10_fu_602 <= 16'd0;
        end else if (((trunc_ln93_reg_4457 == 3'd2) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            stage1_real_10_fu_602 <= stage1_real_58_reg_4541;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            stage1_real_11_fu_606 <= 16'd0;
        end else if (((trunc_ln93_reg_4457 == 3'd2) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            stage1_real_11_fu_606 <= stage1_real_59_reg_4581;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            stage1_real_12_fu_610 <= 16'd0;
        end else if (((trunc_ln93_reg_4457 == 3'd3) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            stage1_real_12_fu_610 <= stage1_real_56_reg_4461;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            stage1_real_13_fu_614 <= 16'd0;
        end else if (((trunc_ln93_reg_4457 == 3'd3) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            stage1_real_13_fu_614 <= stage1_real_57_reg_4501;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            stage1_real_14_fu_618 <= 16'd0;
        end else if (((trunc_ln93_reg_4457 == 3'd3) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            stage1_real_14_fu_618 <= stage1_real_58_reg_4541;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            stage1_real_15_fu_622 <= 16'd0;
        end else if (((trunc_ln93_reg_4457 == 3'd3) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            stage1_real_15_fu_622 <= stage1_real_59_reg_4581;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            stage1_real_16_fu_626 <= 16'd0;
        end else if (((trunc_ln93_reg_4457 == 3'd4) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            stage1_real_16_fu_626 <= stage1_real_56_reg_4461;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            stage1_real_17_fu_630 <= 16'd0;
        end else if (((trunc_ln93_reg_4457 == 3'd4) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            stage1_real_17_fu_630 <= stage1_real_57_reg_4501;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            stage1_real_18_fu_634 <= 16'd0;
        end else if (((trunc_ln93_reg_4457 == 3'd4) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            stage1_real_18_fu_634 <= stage1_real_58_reg_4541;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            stage1_real_19_fu_638 <= 16'd0;
        end else if (((trunc_ln93_reg_4457 == 3'd4) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            stage1_real_19_fu_638 <= stage1_real_59_reg_4581;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            stage1_real_1_fu_566 <= 16'd0;
        end else if (((trunc_ln93_reg_4457 == 3'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            stage1_real_1_fu_566 <= stage1_real_57_reg_4501;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            stage1_real_20_fu_642 <= 16'd0;
        end else if (((trunc_ln93_reg_4457 == 3'd5) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            stage1_real_20_fu_642 <= stage1_real_56_reg_4461;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            stage1_real_21_fu_646 <= 16'd0;
        end else if (((trunc_ln93_reg_4457 == 3'd5) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            stage1_real_21_fu_646 <= stage1_real_57_reg_4501;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            stage1_real_22_fu_650 <= 16'd0;
        end else if (((trunc_ln93_reg_4457 == 3'd5) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            stage1_real_22_fu_650 <= stage1_real_58_reg_4541;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            stage1_real_23_fu_654 <= 16'd0;
        end else if (((trunc_ln93_reg_4457 == 3'd5) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            stage1_real_23_fu_654 <= stage1_real_59_reg_4581;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            stage1_real_24_fu_658 <= 16'd0;
        end else if (((trunc_ln93_reg_4457 == 3'd6) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            stage1_real_24_fu_658 <= stage1_real_56_reg_4461;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            stage1_real_25_fu_662 <= 16'd0;
        end else if (((trunc_ln93_reg_4457 == 3'd6) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            stage1_real_25_fu_662 <= stage1_real_57_reg_4501;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            stage1_real_26_fu_666 <= 16'd0;
        end else if (((trunc_ln93_reg_4457 == 3'd6) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            stage1_real_26_fu_666 <= stage1_real_58_reg_4541;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            stage1_real_27_fu_670 <= 16'd0;
        end else if (((trunc_ln93_reg_4457 == 3'd6) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            stage1_real_27_fu_670 <= stage1_real_59_reg_4581;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            stage1_real_28_fu_674 <= 16'd0;
        end else if (((trunc_ln93_reg_4457 == 3'd7) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            stage1_real_28_fu_674 <= stage1_real_56_reg_4461;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            stage1_real_29_fu_678 <= 16'd0;
        end else if (((trunc_ln93_reg_4457 == 3'd7) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            stage1_real_29_fu_678 <= stage1_real_57_reg_4501;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            stage1_real_2_fu_570 <= 16'd0;
        end else if (((trunc_ln93_reg_4457 == 3'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            stage1_real_2_fu_570 <= stage1_real_58_reg_4541;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            stage1_real_30_fu_682 <= 16'd0;
        end else if (((trunc_ln93_reg_4457 == 3'd7) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            stage1_real_30_fu_682 <= stage1_real_58_reg_4541;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            stage1_real_31_fu_686 <= 16'd0;
        end else if (((trunc_ln93_reg_4457 == 3'd7) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            stage1_real_31_fu_686 <= stage1_real_59_reg_4581;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            stage1_real_3_fu_574 <= 16'd0;
        end else if (((trunc_ln93_reg_4457 == 3'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            stage1_real_3_fu_574 <= stage1_real_59_reg_4581;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            stage1_real_4_fu_578 <= 16'd0;
        end else if (((trunc_ln93_reg_4457 == 3'd1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            stage1_real_4_fu_578 <= stage1_real_56_reg_4461;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            stage1_real_5_fu_582 <= 16'd0;
        end else if (((trunc_ln93_reg_4457 == 3'd1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            stage1_real_5_fu_582 <= stage1_real_57_reg_4501;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            stage1_real_6_fu_586 <= 16'd0;
        end else if (((trunc_ln93_reg_4457 == 3'd1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            stage1_real_6_fu_586 <= stage1_real_58_reg_4541;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            stage1_real_7_fu_590 <= 16'd0;
        end else if (((trunc_ln93_reg_4457 == 3'd1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            stage1_real_7_fu_590 <= stage1_real_59_reg_4581;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            stage1_real_8_fu_594 <= 16'd0;
        end else if (((trunc_ln93_reg_4457 == 3'd2) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            stage1_real_8_fu_594 <= stage1_real_56_reg_4461;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            stage1_real_9_fu_598 <= 16'd0;
        end else if (((trunc_ln93_reg_4457 == 3'd2) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            stage1_real_9_fu_598 <= stage1_real_57_reg_4501;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            stage1_real_fu_562 <= 16'd0;
        end else if (((trunc_ln93_reg_4457 == 3'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            stage1_real_fu_562 <= stage1_real_56_reg_4461;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln93_fu_2298_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        stage1_imag_56_reg_4481 <= stage1_imag_56_fu_2736_p2;
        stage1_imag_57_reg_4521 <= stage1_imag_57_fu_2748_p2;
        stage1_imag_58_reg_4561 <= stage1_imag_58_fu_2760_p2;
        stage1_imag_59_reg_4601 <= stage1_imag_59_fu_2772_p2;
        stage1_real_56_reg_4461 <= stage1_real_56_fu_2730_p2;
        stage1_real_57_reg_4501 <= stage1_real_57_fu_2742_p2;
        stage1_real_58_reg_4541 <= stage1_real_58_fu_2754_p2;
        stage1_real_59_reg_4581 <= stage1_real_59_fu_2766_p2;
        trunc_ln93_reg_4457 <= trunc_ln93_fu_2502_p1;
    end
end

always @ (*) begin
    if (((icmp_ln93_fu_2298_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter1_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter1_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_start_int == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln93_reg_4457 == 3'd2) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_sig_allocacmp_stage0_imag_10_load = stage1_imag_58_reg_4561;
    end else begin
        ap_sig_allocacmp_stage0_imag_10_load = stage0_imag_10_fu_474;
    end
end

always @ (*) begin
    if (((trunc_ln93_reg_4457 == 3'd2) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_sig_allocacmp_stage0_imag_11_load = stage1_imag_59_reg_4601;
    end else begin
        ap_sig_allocacmp_stage0_imag_11_load = stage0_imag_11_fu_478;
    end
end

always @ (*) begin
    if (((trunc_ln93_reg_4457 == 3'd3) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_sig_allocacmp_stage0_imag_12_load = stage1_imag_56_reg_4481;
    end else begin
        ap_sig_allocacmp_stage0_imag_12_load = stage0_imag_12_fu_482;
    end
end

always @ (*) begin
    if (((trunc_ln93_reg_4457 == 3'd3) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_sig_allocacmp_stage0_imag_13_load = stage1_imag_57_reg_4521;
    end else begin
        ap_sig_allocacmp_stage0_imag_13_load = stage0_imag_13_fu_486;
    end
end

always @ (*) begin
    if (((trunc_ln93_reg_4457 == 3'd3) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_sig_allocacmp_stage0_imag_14_load = stage1_imag_58_reg_4561;
    end else begin
        ap_sig_allocacmp_stage0_imag_14_load = stage0_imag_14_fu_490;
    end
end

always @ (*) begin
    if (((trunc_ln93_reg_4457 == 3'd3) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_sig_allocacmp_stage0_imag_15_load = stage1_imag_59_reg_4601;
    end else begin
        ap_sig_allocacmp_stage0_imag_15_load = stage0_imag_15_fu_494;
    end
end

always @ (*) begin
    if (((trunc_ln93_reg_4457 == 3'd4) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_sig_allocacmp_stage0_imag_16_load = stage1_imag_56_reg_4481;
    end else begin
        ap_sig_allocacmp_stage0_imag_16_load = stage0_imag_16_fu_498;
    end
end

always @ (*) begin
    if (((trunc_ln93_reg_4457 == 3'd4) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_sig_allocacmp_stage0_imag_17_load = stage1_imag_57_reg_4521;
    end else begin
        ap_sig_allocacmp_stage0_imag_17_load = stage0_imag_17_fu_502;
    end
end

always @ (*) begin
    if (((trunc_ln93_reg_4457 == 3'd4) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_sig_allocacmp_stage0_imag_18_load = stage1_imag_58_reg_4561;
    end else begin
        ap_sig_allocacmp_stage0_imag_18_load = stage0_imag_18_fu_506;
    end
end

always @ (*) begin
    if (((trunc_ln93_reg_4457 == 3'd4) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_sig_allocacmp_stage0_imag_19_load = stage1_imag_59_reg_4601;
    end else begin
        ap_sig_allocacmp_stage0_imag_19_load = stage0_imag_19_fu_510;
    end
end

always @ (*) begin
    if (((trunc_ln93_reg_4457 == 3'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_sig_allocacmp_stage0_imag_1_load = stage1_imag_57_reg_4521;
    end else begin
        ap_sig_allocacmp_stage0_imag_1_load = stage0_imag_1_fu_438;
    end
end

always @ (*) begin
    if (((trunc_ln93_reg_4457 == 3'd5) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_sig_allocacmp_stage0_imag_20_load = stage1_imag_56_reg_4481;
    end else begin
        ap_sig_allocacmp_stage0_imag_20_load = stage0_imag_20_fu_514;
    end
end

always @ (*) begin
    if (((trunc_ln93_reg_4457 == 3'd5) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_sig_allocacmp_stage0_imag_21_load = stage1_imag_57_reg_4521;
    end else begin
        ap_sig_allocacmp_stage0_imag_21_load = stage0_imag_21_fu_518;
    end
end

always @ (*) begin
    if (((trunc_ln93_reg_4457 == 3'd5) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_sig_allocacmp_stage0_imag_22_load = stage1_imag_58_reg_4561;
    end else begin
        ap_sig_allocacmp_stage0_imag_22_load = stage0_imag_22_fu_522;
    end
end

always @ (*) begin
    if (((trunc_ln93_reg_4457 == 3'd5) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_sig_allocacmp_stage0_imag_23_load = stage1_imag_59_reg_4601;
    end else begin
        ap_sig_allocacmp_stage0_imag_23_load = stage0_imag_23_fu_526;
    end
end

always @ (*) begin
    if (((trunc_ln93_reg_4457 == 3'd6) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_sig_allocacmp_stage0_imag_24_load = stage1_imag_56_reg_4481;
    end else begin
        ap_sig_allocacmp_stage0_imag_24_load = stage0_imag_24_fu_530;
    end
end

always @ (*) begin
    if (((trunc_ln93_reg_4457 == 3'd6) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_sig_allocacmp_stage0_imag_25_load = stage1_imag_57_reg_4521;
    end else begin
        ap_sig_allocacmp_stage0_imag_25_load = stage0_imag_25_fu_534;
    end
end

always @ (*) begin
    if (((trunc_ln93_reg_4457 == 3'd6) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_sig_allocacmp_stage0_imag_26_load = stage1_imag_58_reg_4561;
    end else begin
        ap_sig_allocacmp_stage0_imag_26_load = stage0_imag_26_fu_538;
    end
end

always @ (*) begin
    if (((trunc_ln93_reg_4457 == 3'd6) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_sig_allocacmp_stage0_imag_27_load = stage1_imag_59_reg_4601;
    end else begin
        ap_sig_allocacmp_stage0_imag_27_load = stage0_imag_27_fu_542;
    end
end

always @ (*) begin
    if (((trunc_ln93_reg_4457 == 3'd7) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_sig_allocacmp_stage0_imag_28_load = stage1_imag_56_reg_4481;
    end else begin
        ap_sig_allocacmp_stage0_imag_28_load = stage0_imag_28_fu_546;
    end
end

always @ (*) begin
    if (((trunc_ln93_reg_4457 == 3'd7) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_sig_allocacmp_stage0_imag_29_load = stage1_imag_57_reg_4521;
    end else begin
        ap_sig_allocacmp_stage0_imag_29_load = stage0_imag_29_fu_550;
    end
end

always @ (*) begin
    if (((trunc_ln93_reg_4457 == 3'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_sig_allocacmp_stage0_imag_2_load = stage1_imag_58_reg_4561;
    end else begin
        ap_sig_allocacmp_stage0_imag_2_load = stage0_imag_2_fu_442;
    end
end

always @ (*) begin
    if (((trunc_ln93_reg_4457 == 3'd7) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_sig_allocacmp_stage0_imag_30_load = stage1_imag_58_reg_4561;
    end else begin
        ap_sig_allocacmp_stage0_imag_30_load = stage0_imag_30_fu_554;
    end
end

always @ (*) begin
    if (((trunc_ln93_reg_4457 == 3'd7) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_sig_allocacmp_stage0_imag_31_load = stage1_imag_59_reg_4601;
    end else begin
        ap_sig_allocacmp_stage0_imag_31_load = stage0_imag_31_fu_558;
    end
end

always @ (*) begin
    if (((trunc_ln93_reg_4457 == 3'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_sig_allocacmp_stage0_imag_3_load = stage1_imag_59_reg_4601;
    end else begin
        ap_sig_allocacmp_stage0_imag_3_load = stage0_imag_3_fu_446;
    end
end

always @ (*) begin
    if (((trunc_ln93_reg_4457 == 3'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_sig_allocacmp_stage0_imag_4_load = stage1_imag_56_reg_4481;
    end else begin
        ap_sig_allocacmp_stage0_imag_4_load = stage0_imag_4_fu_450;
    end
end

always @ (*) begin
    if (((trunc_ln93_reg_4457 == 3'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_sig_allocacmp_stage0_imag_5_load = stage1_imag_57_reg_4521;
    end else begin
        ap_sig_allocacmp_stage0_imag_5_load = stage0_imag_5_fu_454;
    end
end

always @ (*) begin
    if (((trunc_ln93_reg_4457 == 3'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_sig_allocacmp_stage0_imag_6_load = stage1_imag_58_reg_4561;
    end else begin
        ap_sig_allocacmp_stage0_imag_6_load = stage0_imag_6_fu_458;
    end
end

always @ (*) begin
    if (((trunc_ln93_reg_4457 == 3'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_sig_allocacmp_stage0_imag_7_load = stage1_imag_59_reg_4601;
    end else begin
        ap_sig_allocacmp_stage0_imag_7_load = stage0_imag_7_fu_462;
    end
end

always @ (*) begin
    if (((trunc_ln93_reg_4457 == 3'd2) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_sig_allocacmp_stage0_imag_8_load = stage1_imag_56_reg_4481;
    end else begin
        ap_sig_allocacmp_stage0_imag_8_load = stage0_imag_8_fu_466;
    end
end

always @ (*) begin
    if (((trunc_ln93_reg_4457 == 3'd2) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_sig_allocacmp_stage0_imag_9_load = stage1_imag_57_reg_4521;
    end else begin
        ap_sig_allocacmp_stage0_imag_9_load = stage0_imag_9_fu_470;
    end
end

always @ (*) begin
    if (((trunc_ln93_reg_4457 == 3'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_sig_allocacmp_stage0_imag_load = stage1_imag_56_reg_4481;
    end else begin
        ap_sig_allocacmp_stage0_imag_load = stage0_imag_fu_434;
    end
end

always @ (*) begin
    if (((trunc_ln93_reg_4457 == 3'd2) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_sig_allocacmp_stage0_real_10_load = stage1_real_58_reg_4541;
    end else begin
        ap_sig_allocacmp_stage0_real_10_load = stage0_real_10_fu_346;
    end
end

always @ (*) begin
    if (((trunc_ln93_reg_4457 == 3'd2) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_sig_allocacmp_stage0_real_11_load = stage1_real_59_reg_4581;
    end else begin
        ap_sig_allocacmp_stage0_real_11_load = stage0_real_11_fu_350;
    end
end

always @ (*) begin
    if (((trunc_ln93_reg_4457 == 3'd3) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_sig_allocacmp_stage0_real_12_load = stage1_real_56_reg_4461;
    end else begin
        ap_sig_allocacmp_stage0_real_12_load = stage0_real_12_fu_354;
    end
end

always @ (*) begin
    if (((trunc_ln93_reg_4457 == 3'd3) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_sig_allocacmp_stage0_real_13_load = stage1_real_57_reg_4501;
    end else begin
        ap_sig_allocacmp_stage0_real_13_load = stage0_real_13_fu_358;
    end
end

always @ (*) begin
    if (((trunc_ln93_reg_4457 == 3'd3) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_sig_allocacmp_stage0_real_14_load = stage1_real_58_reg_4541;
    end else begin
        ap_sig_allocacmp_stage0_real_14_load = stage0_real_14_fu_362;
    end
end

always @ (*) begin
    if (((trunc_ln93_reg_4457 == 3'd3) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_sig_allocacmp_stage0_real_15_load = stage1_real_59_reg_4581;
    end else begin
        ap_sig_allocacmp_stage0_real_15_load = stage0_real_15_fu_366;
    end
end

always @ (*) begin
    if (((trunc_ln93_reg_4457 == 3'd4) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_sig_allocacmp_stage0_real_16_load = stage1_real_56_reg_4461;
    end else begin
        ap_sig_allocacmp_stage0_real_16_load = stage0_real_16_fu_370;
    end
end

always @ (*) begin
    if (((trunc_ln93_reg_4457 == 3'd4) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_sig_allocacmp_stage0_real_17_load = stage1_real_57_reg_4501;
    end else begin
        ap_sig_allocacmp_stage0_real_17_load = stage0_real_17_fu_374;
    end
end

always @ (*) begin
    if (((trunc_ln93_reg_4457 == 3'd4) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_sig_allocacmp_stage0_real_18_load = stage1_real_58_reg_4541;
    end else begin
        ap_sig_allocacmp_stage0_real_18_load = stage0_real_18_fu_378;
    end
end

always @ (*) begin
    if (((trunc_ln93_reg_4457 == 3'd4) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_sig_allocacmp_stage0_real_19_load = stage1_real_59_reg_4581;
    end else begin
        ap_sig_allocacmp_stage0_real_19_load = stage0_real_19_fu_382;
    end
end

always @ (*) begin
    if (((trunc_ln93_reg_4457 == 3'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_sig_allocacmp_stage0_real_1_load = stage1_real_57_reg_4501;
    end else begin
        ap_sig_allocacmp_stage0_real_1_load = stage0_real_1_fu_310;
    end
end

always @ (*) begin
    if (((trunc_ln93_reg_4457 == 3'd5) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_sig_allocacmp_stage0_real_20_load = stage1_real_56_reg_4461;
    end else begin
        ap_sig_allocacmp_stage0_real_20_load = stage0_real_20_fu_386;
    end
end

always @ (*) begin
    if (((trunc_ln93_reg_4457 == 3'd5) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_sig_allocacmp_stage0_real_21_load = stage1_real_57_reg_4501;
    end else begin
        ap_sig_allocacmp_stage0_real_21_load = stage0_real_21_fu_390;
    end
end

always @ (*) begin
    if (((trunc_ln93_reg_4457 == 3'd5) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_sig_allocacmp_stage0_real_22_load = stage1_real_58_reg_4541;
    end else begin
        ap_sig_allocacmp_stage0_real_22_load = stage0_real_22_fu_394;
    end
end

always @ (*) begin
    if (((trunc_ln93_reg_4457 == 3'd5) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_sig_allocacmp_stage0_real_23_load = stage1_real_59_reg_4581;
    end else begin
        ap_sig_allocacmp_stage0_real_23_load = stage0_real_23_fu_398;
    end
end

always @ (*) begin
    if (((trunc_ln93_reg_4457 == 3'd6) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_sig_allocacmp_stage0_real_24_load = stage1_real_56_reg_4461;
    end else begin
        ap_sig_allocacmp_stage0_real_24_load = stage0_real_24_fu_402;
    end
end

always @ (*) begin
    if (((trunc_ln93_reg_4457 == 3'd6) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_sig_allocacmp_stage0_real_25_load = stage1_real_57_reg_4501;
    end else begin
        ap_sig_allocacmp_stage0_real_25_load = stage0_real_25_fu_406;
    end
end

always @ (*) begin
    if (((trunc_ln93_reg_4457 == 3'd6) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_sig_allocacmp_stage0_real_26_load = stage1_real_58_reg_4541;
    end else begin
        ap_sig_allocacmp_stage0_real_26_load = stage0_real_26_fu_410;
    end
end

always @ (*) begin
    if (((trunc_ln93_reg_4457 == 3'd6) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_sig_allocacmp_stage0_real_27_load = stage1_real_59_reg_4581;
    end else begin
        ap_sig_allocacmp_stage0_real_27_load = stage0_real_27_fu_414;
    end
end

always @ (*) begin
    if (((trunc_ln93_reg_4457 == 3'd7) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_sig_allocacmp_stage0_real_28_load = stage1_real_56_reg_4461;
    end else begin
        ap_sig_allocacmp_stage0_real_28_load = stage0_real_28_fu_418;
    end
end

always @ (*) begin
    if (((trunc_ln93_reg_4457 == 3'd7) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_sig_allocacmp_stage0_real_29_load = stage1_real_57_reg_4501;
    end else begin
        ap_sig_allocacmp_stage0_real_29_load = stage0_real_29_fu_422;
    end
end

always @ (*) begin
    if (((trunc_ln93_reg_4457 == 3'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_sig_allocacmp_stage0_real_2_load = stage1_real_58_reg_4541;
    end else begin
        ap_sig_allocacmp_stage0_real_2_load = stage0_real_2_fu_314;
    end
end

always @ (*) begin
    if (((trunc_ln93_reg_4457 == 3'd7) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_sig_allocacmp_stage0_real_30_load = stage1_real_58_reg_4541;
    end else begin
        ap_sig_allocacmp_stage0_real_30_load = stage0_real_30_fu_426;
    end
end

always @ (*) begin
    if (((trunc_ln93_reg_4457 == 3'd7) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_sig_allocacmp_stage0_real_31_load = stage1_real_59_reg_4581;
    end else begin
        ap_sig_allocacmp_stage0_real_31_load = stage0_real_31_fu_430;
    end
end

always @ (*) begin
    if (((trunc_ln93_reg_4457 == 3'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_sig_allocacmp_stage0_real_3_load = stage1_real_59_reg_4581;
    end else begin
        ap_sig_allocacmp_stage0_real_3_load = stage0_real_3_fu_318;
    end
end

always @ (*) begin
    if (((trunc_ln93_reg_4457 == 3'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_sig_allocacmp_stage0_real_4_load = stage1_real_56_reg_4461;
    end else begin
        ap_sig_allocacmp_stage0_real_4_load = stage0_real_4_fu_322;
    end
end

always @ (*) begin
    if (((trunc_ln93_reg_4457 == 3'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_sig_allocacmp_stage0_real_5_load = stage1_real_57_reg_4501;
    end else begin
        ap_sig_allocacmp_stage0_real_5_load = stage0_real_5_fu_326;
    end
end

always @ (*) begin
    if (((trunc_ln93_reg_4457 == 3'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_sig_allocacmp_stage0_real_6_load = stage1_real_58_reg_4541;
    end else begin
        ap_sig_allocacmp_stage0_real_6_load = stage0_real_6_fu_330;
    end
end

always @ (*) begin
    if (((trunc_ln93_reg_4457 == 3'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_sig_allocacmp_stage0_real_7_load = stage1_real_59_reg_4581;
    end else begin
        ap_sig_allocacmp_stage0_real_7_load = stage0_real_7_fu_334;
    end
end

always @ (*) begin
    if (((trunc_ln93_reg_4457 == 3'd2) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_sig_allocacmp_stage0_real_8_load = stage1_real_56_reg_4461;
    end else begin
        ap_sig_allocacmp_stage0_real_8_load = stage0_real_8_fu_338;
    end
end

always @ (*) begin
    if (((trunc_ln93_reg_4457 == 3'd2) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_sig_allocacmp_stage0_real_9_load = stage1_real_57_reg_4501;
    end else begin
        ap_sig_allocacmp_stage0_real_9_load = stage0_real_9_fu_342;
    end
end

always @ (*) begin
    if (((trunc_ln93_reg_4457 == 3'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_sig_allocacmp_stage0_real_load = stage1_real_56_reg_4461;
    end else begin
        ap_sig_allocacmp_stage0_real_load = stage0_real_fu_306;
    end
end

always @ (*) begin
    if (((icmp_ln93_fu_2298_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        stage1_imag_10_out_ap_vld = 1'b1;
    end else begin
        stage1_imag_10_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln93_fu_2298_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        stage1_imag_11_out_ap_vld = 1'b1;
    end else begin
        stage1_imag_11_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln93_fu_2298_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        stage1_imag_12_out_ap_vld = 1'b1;
    end else begin
        stage1_imag_12_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln93_fu_2298_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        stage1_imag_13_out_ap_vld = 1'b1;
    end else begin
        stage1_imag_13_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln93_fu_2298_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        stage1_imag_14_out_ap_vld = 1'b1;
    end else begin
        stage1_imag_14_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln93_fu_2298_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        stage1_imag_15_out_ap_vld = 1'b1;
    end else begin
        stage1_imag_15_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln93_fu_2298_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        stage1_imag_16_out_ap_vld = 1'b1;
    end else begin
        stage1_imag_16_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln93_fu_2298_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        stage1_imag_17_out_ap_vld = 1'b1;
    end else begin
        stage1_imag_17_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln93_fu_2298_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        stage1_imag_18_out_ap_vld = 1'b1;
    end else begin
        stage1_imag_18_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln93_fu_2298_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        stage1_imag_19_out_ap_vld = 1'b1;
    end else begin
        stage1_imag_19_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln93_fu_2298_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        stage1_imag_1_out_ap_vld = 1'b1;
    end else begin
        stage1_imag_1_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln93_fu_2298_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        stage1_imag_20_out_ap_vld = 1'b1;
    end else begin
        stage1_imag_20_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln93_fu_2298_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        stage1_imag_21_out_ap_vld = 1'b1;
    end else begin
        stage1_imag_21_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln93_fu_2298_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        stage1_imag_22_out_ap_vld = 1'b1;
    end else begin
        stage1_imag_22_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln93_fu_2298_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        stage1_imag_23_out_ap_vld = 1'b1;
    end else begin
        stage1_imag_23_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln93_fu_2298_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        stage1_imag_24_out_ap_vld = 1'b1;
    end else begin
        stage1_imag_24_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln93_fu_2298_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        stage1_imag_25_out_ap_vld = 1'b1;
    end else begin
        stage1_imag_25_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln93_fu_2298_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        stage1_imag_26_out_ap_vld = 1'b1;
    end else begin
        stage1_imag_26_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln93_fu_2298_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        stage1_imag_27_out_ap_vld = 1'b1;
    end else begin
        stage1_imag_27_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln93_fu_2298_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        stage1_imag_28_out_ap_vld = 1'b1;
    end else begin
        stage1_imag_28_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln93_fu_2298_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        stage1_imag_29_out_ap_vld = 1'b1;
    end else begin
        stage1_imag_29_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln93_fu_2298_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        stage1_imag_2_out_ap_vld = 1'b1;
    end else begin
        stage1_imag_2_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln93_fu_2298_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        stage1_imag_30_out_ap_vld = 1'b1;
    end else begin
        stage1_imag_30_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln93_fu_2298_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        stage1_imag_31_out_ap_vld = 1'b1;
    end else begin
        stage1_imag_31_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln93_fu_2298_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        stage1_imag_3_out_ap_vld = 1'b1;
    end else begin
        stage1_imag_3_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln93_fu_2298_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        stage1_imag_4_out_ap_vld = 1'b1;
    end else begin
        stage1_imag_4_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln93_fu_2298_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        stage1_imag_5_out_ap_vld = 1'b1;
    end else begin
        stage1_imag_5_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln93_fu_2298_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        stage1_imag_6_out_ap_vld = 1'b1;
    end else begin
        stage1_imag_6_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln93_fu_2298_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        stage1_imag_7_out_ap_vld = 1'b1;
    end else begin
        stage1_imag_7_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln93_fu_2298_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        stage1_imag_8_out_ap_vld = 1'b1;
    end else begin
        stage1_imag_8_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln93_fu_2298_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        stage1_imag_9_out_ap_vld = 1'b1;
    end else begin
        stage1_imag_9_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln93_fu_2298_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        stage1_imag_out_ap_vld = 1'b1;
    end else begin
        stage1_imag_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln93_fu_2298_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        stage1_real_10_out_ap_vld = 1'b1;
    end else begin
        stage1_real_10_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln93_fu_2298_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        stage1_real_11_out_ap_vld = 1'b1;
    end else begin
        stage1_real_11_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln93_fu_2298_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        stage1_real_12_out_ap_vld = 1'b1;
    end else begin
        stage1_real_12_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln93_fu_2298_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        stage1_real_13_out_ap_vld = 1'b1;
    end else begin
        stage1_real_13_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln93_fu_2298_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        stage1_real_14_out_ap_vld = 1'b1;
    end else begin
        stage1_real_14_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln93_fu_2298_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        stage1_real_15_out_ap_vld = 1'b1;
    end else begin
        stage1_real_15_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln93_fu_2298_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        stage1_real_16_out_ap_vld = 1'b1;
    end else begin
        stage1_real_16_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln93_fu_2298_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        stage1_real_17_out_ap_vld = 1'b1;
    end else begin
        stage1_real_17_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln93_fu_2298_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        stage1_real_18_out_ap_vld = 1'b1;
    end else begin
        stage1_real_18_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln93_fu_2298_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        stage1_real_19_out_ap_vld = 1'b1;
    end else begin
        stage1_real_19_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln93_fu_2298_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        stage1_real_1_out_ap_vld = 1'b1;
    end else begin
        stage1_real_1_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln93_fu_2298_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        stage1_real_20_out_ap_vld = 1'b1;
    end else begin
        stage1_real_20_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln93_fu_2298_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        stage1_real_21_out_ap_vld = 1'b1;
    end else begin
        stage1_real_21_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln93_fu_2298_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        stage1_real_22_out_ap_vld = 1'b1;
    end else begin
        stage1_real_22_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln93_fu_2298_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        stage1_real_23_out_ap_vld = 1'b1;
    end else begin
        stage1_real_23_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln93_fu_2298_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        stage1_real_24_out_ap_vld = 1'b1;
    end else begin
        stage1_real_24_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln93_fu_2298_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        stage1_real_25_out_ap_vld = 1'b1;
    end else begin
        stage1_real_25_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln93_fu_2298_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        stage1_real_26_out_ap_vld = 1'b1;
    end else begin
        stage1_real_26_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln93_fu_2298_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        stage1_real_27_out_ap_vld = 1'b1;
    end else begin
        stage1_real_27_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln93_fu_2298_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        stage1_real_28_out_ap_vld = 1'b1;
    end else begin
        stage1_real_28_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln93_fu_2298_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        stage1_real_29_out_ap_vld = 1'b1;
    end else begin
        stage1_real_29_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln93_fu_2298_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        stage1_real_2_out_ap_vld = 1'b1;
    end else begin
        stage1_real_2_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln93_fu_2298_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        stage1_real_30_out_ap_vld = 1'b1;
    end else begin
        stage1_real_30_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln93_fu_2298_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        stage1_real_31_out_ap_vld = 1'b1;
    end else begin
        stage1_real_31_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln93_fu_2298_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        stage1_real_3_out_ap_vld = 1'b1;
    end else begin
        stage1_real_3_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln93_fu_2298_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        stage1_real_4_out_ap_vld = 1'b1;
    end else begin
        stage1_real_4_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln93_fu_2298_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        stage1_real_5_out_ap_vld = 1'b1;
    end else begin
        stage1_real_5_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln93_fu_2298_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        stage1_real_6_out_ap_vld = 1'b1;
    end else begin
        stage1_real_6_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln93_fu_2298_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        stage1_real_7_out_ap_vld = 1'b1;
    end else begin
        stage1_real_7_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln93_fu_2298_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        stage1_real_8_out_ap_vld = 1'b1;
    end else begin
        stage1_real_8_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln93_fu_2298_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        stage1_real_9_out_ap_vld = 1'b1;
    end else begin
        stage1_real_9_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln93_fu_2298_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        stage1_real_out_ap_vld = 1'b1;
    end else begin
        stage1_real_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln93_fu_2304_p2 = (block_fu_302 + 4'd1);

assign ai0_fu_2688_p2 = (bi_fu_2572_p10 + ai_fu_2528_p10);

assign ai1_fu_2700_p2 = (ai_fu_2528_p10 - bi_fu_2572_p10);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_01001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter1_stage0;

assign ar0_fu_2682_p2 = (br_fu_2550_p10 + ar_fu_2506_p10);

assign ar1_fu_2694_p2 = (ar_fu_2506_p10 - br_fu_2550_p10);

assign ci0_fu_2712_p2 = (di_fu_2660_p10 + ci_fu_2616_p10);

assign ci1_fu_2724_p2 = (ci_fu_2616_p10 - di_fu_2660_p10);

assign cr0_fu_2706_p2 = (dr_fu_2638_p10 + cr_fu_2594_p10);

assign cr1_fu_2718_p2 = (cr_fu_2594_p10 - dr_fu_2638_p10);

assign icmp_ln93_fu_2298_p2 = ((block_fu_302 == 4'd8) ? 1'b1 : 1'b0);

assign stage1_imag_10_out = stage1_imag_10_fu_730;

assign stage1_imag_11_out = stage1_imag_11_fu_734;

assign stage1_imag_12_out = stage1_imag_12_fu_738;

assign stage1_imag_13_out = stage1_imag_13_fu_742;

assign stage1_imag_14_out = stage1_imag_14_fu_746;

assign stage1_imag_15_out = stage1_imag_15_fu_750;

assign stage1_imag_16_out = stage1_imag_16_fu_754;

assign stage1_imag_17_out = stage1_imag_17_fu_758;

assign stage1_imag_18_out = stage1_imag_18_fu_762;

assign stage1_imag_19_out = stage1_imag_19_fu_766;

assign stage1_imag_1_out = stage1_imag_1_fu_694;

assign stage1_imag_20_out = stage1_imag_20_fu_770;

assign stage1_imag_21_out = stage1_imag_21_fu_774;

assign stage1_imag_22_out = stage1_imag_22_fu_778;

assign stage1_imag_23_out = stage1_imag_23_fu_782;

assign stage1_imag_24_out = stage1_imag_24_fu_786;

assign stage1_imag_25_out = stage1_imag_25_fu_790;

assign stage1_imag_26_out = stage1_imag_26_fu_794;

assign stage1_imag_27_out = stage1_imag_27_fu_798;

assign stage1_imag_28_out = stage1_imag_28_fu_802;

assign stage1_imag_29_out = stage1_imag_29_fu_806;

assign stage1_imag_2_out = stage1_imag_2_fu_698;

assign stage1_imag_30_out = stage1_imag_30_fu_810;

assign stage1_imag_31_out = stage1_imag_31_fu_814;

assign stage1_imag_3_out = stage1_imag_3_fu_702;

assign stage1_imag_4_out = stage1_imag_4_fu_706;

assign stage1_imag_56_fu_2736_p2 = (ci0_fu_2712_p2 + ai0_fu_2688_p2);

assign stage1_imag_57_fu_2748_p2 = (ai1_fu_2700_p2 - cr1_fu_2718_p2);

assign stage1_imag_58_fu_2760_p2 = (ai0_fu_2688_p2 - ci0_fu_2712_p2);

assign stage1_imag_59_fu_2772_p2 = (cr1_fu_2718_p2 + ai1_fu_2700_p2);

assign stage1_imag_5_out = stage1_imag_5_fu_710;

assign stage1_imag_6_out = stage1_imag_6_fu_714;

assign stage1_imag_7_out = stage1_imag_7_fu_718;

assign stage1_imag_8_out = stage1_imag_8_fu_722;

assign stage1_imag_9_out = stage1_imag_9_fu_726;

assign stage1_imag_out = stage1_imag_fu_690;

assign stage1_real_10_out = stage1_real_10_fu_602;

assign stage1_real_11_out = stage1_real_11_fu_606;

assign stage1_real_12_out = stage1_real_12_fu_610;

assign stage1_real_13_out = stage1_real_13_fu_614;

assign stage1_real_14_out = stage1_real_14_fu_618;

assign stage1_real_15_out = stage1_real_15_fu_622;

assign stage1_real_16_out = stage1_real_16_fu_626;

assign stage1_real_17_out = stage1_real_17_fu_630;

assign stage1_real_18_out = stage1_real_18_fu_634;

assign stage1_real_19_out = stage1_real_19_fu_638;

assign stage1_real_1_out = stage1_real_1_fu_566;

assign stage1_real_20_out = stage1_real_20_fu_642;

assign stage1_real_21_out = stage1_real_21_fu_646;

assign stage1_real_22_out = stage1_real_22_fu_650;

assign stage1_real_23_out = stage1_real_23_fu_654;

assign stage1_real_24_out = stage1_real_24_fu_658;

assign stage1_real_25_out = stage1_real_25_fu_662;

assign stage1_real_26_out = stage1_real_26_fu_666;

assign stage1_real_27_out = stage1_real_27_fu_670;

assign stage1_real_28_out = stage1_real_28_fu_674;

assign stage1_real_29_out = stage1_real_29_fu_678;

assign stage1_real_2_out = stage1_real_2_fu_570;

assign stage1_real_30_out = stage1_real_30_fu_682;

assign stage1_real_31_out = stage1_real_31_fu_686;

assign stage1_real_3_out = stage1_real_3_fu_574;

assign stage1_real_4_out = stage1_real_4_fu_578;

assign stage1_real_56_fu_2730_p2 = (cr0_fu_2706_p2 + ar0_fu_2682_p2);

assign stage1_real_57_fu_2742_p2 = (ci1_fu_2724_p2 + ar1_fu_2694_p2);

assign stage1_real_58_fu_2754_p2 = (ar0_fu_2682_p2 - cr0_fu_2706_p2);

assign stage1_real_59_fu_2766_p2 = (ar1_fu_2694_p2 - ci1_fu_2724_p2);

assign stage1_real_5_out = stage1_real_5_fu_582;

assign stage1_real_6_out = stage1_real_6_fu_586;

assign stage1_real_7_out = stage1_real_7_fu_590;

assign stage1_real_8_out = stage1_real_8_fu_594;

assign stage1_real_9_out = stage1_real_9_fu_598;

assign stage1_real_out = stage1_real_fu_562;

assign trunc_ln93_fu_2502_p1 = block_fu_302[2:0];

endmodule //fft32_fft32_Pipeline_stage1_loop
