
AlarmSystem.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009b4c  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000398  08009d1c  08009d1c  0000ad1c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a0b4  0800a0b4  0000c070  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800a0b4  0800a0b4  0000b0b4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a0bc  0800a0bc  0000c070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a0bc  0800a0bc  0000b0bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800a0c0  0800a0c0  0000b0c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000070  20000000  0800a0c4  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00004ce4  20000070  0800a134  0000c070  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20004d54  0800a134  0000cd54  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000c070  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001db08  00000000  00000000  0000c0a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000402a  00000000  00000000  00029ba8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001a10  00000000  00000000  0002dbd8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001460  00000000  00000000  0002f5e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00003f45  00000000  00000000  00030a48  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001d6cb  00000000  00000000  0003498d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000decd5  00000000  00000000  00052058  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00130d2d  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000073e8  00000000  00000000  00130d70  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000067  00000000  00000000  00138158  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000070 	.word	0x20000070
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08009d04 	.word	0x08009d04

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000074 	.word	0x20000074
 800020c:	08009d04 	.word	0x08009d04

08000210 <strcmp>:
 8000210:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000214:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000218:	2a01      	cmp	r2, #1
 800021a:	bf28      	it	cs
 800021c:	429a      	cmpcs	r2, r3
 800021e:	d0f7      	beq.n	8000210 <strcmp>
 8000220:	1ad0      	subs	r0, r2, r3
 8000222:	4770      	bx	lr

08000224 <strlen>:
 8000224:	4603      	mov	r3, r0
 8000226:	f813 2b01 	ldrb.w	r2, [r3], #1
 800022a:	2a00      	cmp	r2, #0
 800022c:	d1fb      	bne.n	8000226 <strlen+0x2>
 800022e:	1a18      	subs	r0, r3, r0
 8000230:	3801      	subs	r0, #1
 8000232:	4770      	bx	lr
	...

08000240 <memchr>:
 8000240:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000244:	2a10      	cmp	r2, #16
 8000246:	db2b      	blt.n	80002a0 <memchr+0x60>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	d008      	beq.n	8000260 <memchr+0x20>
 800024e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000252:	3a01      	subs	r2, #1
 8000254:	428b      	cmp	r3, r1
 8000256:	d02d      	beq.n	80002b4 <memchr+0x74>
 8000258:	f010 0f07 	tst.w	r0, #7
 800025c:	b342      	cbz	r2, 80002b0 <memchr+0x70>
 800025e:	d1f6      	bne.n	800024e <memchr+0xe>
 8000260:	b4f0      	push	{r4, r5, r6, r7}
 8000262:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000266:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800026a:	f022 0407 	bic.w	r4, r2, #7
 800026e:	f07f 0700 	mvns.w	r7, #0
 8000272:	2300      	movs	r3, #0
 8000274:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000278:	3c08      	subs	r4, #8
 800027a:	ea85 0501 	eor.w	r5, r5, r1
 800027e:	ea86 0601 	eor.w	r6, r6, r1
 8000282:	fa85 f547 	uadd8	r5, r5, r7
 8000286:	faa3 f587 	sel	r5, r3, r7
 800028a:	fa86 f647 	uadd8	r6, r6, r7
 800028e:	faa5 f687 	sel	r6, r5, r7
 8000292:	b98e      	cbnz	r6, 80002b8 <memchr+0x78>
 8000294:	d1ee      	bne.n	8000274 <memchr+0x34>
 8000296:	bcf0      	pop	{r4, r5, r6, r7}
 8000298:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800029c:	f002 0207 	and.w	r2, r2, #7
 80002a0:	b132      	cbz	r2, 80002b0 <memchr+0x70>
 80002a2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002a6:	3a01      	subs	r2, #1
 80002a8:	ea83 0301 	eor.w	r3, r3, r1
 80002ac:	b113      	cbz	r3, 80002b4 <memchr+0x74>
 80002ae:	d1f8      	bne.n	80002a2 <memchr+0x62>
 80002b0:	2000      	movs	r0, #0
 80002b2:	4770      	bx	lr
 80002b4:	3801      	subs	r0, #1
 80002b6:	4770      	bx	lr
 80002b8:	2d00      	cmp	r5, #0
 80002ba:	bf06      	itte	eq
 80002bc:	4635      	moveq	r5, r6
 80002be:	3803      	subeq	r0, #3
 80002c0:	3807      	subne	r0, #7
 80002c2:	f015 0f01 	tst.w	r5, #1
 80002c6:	d107      	bne.n	80002d8 <memchr+0x98>
 80002c8:	3001      	adds	r0, #1
 80002ca:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ce:	bf02      	ittt	eq
 80002d0:	3001      	addeq	r0, #1
 80002d2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002d6:	3001      	addeq	r0, #1
 80002d8:	bcf0      	pop	{r4, r5, r6, r7}
 80002da:	3801      	subs	r0, #1
 80002dc:	4770      	bx	lr
 80002de:	bf00      	nop

080002e0 <__aeabi_uldivmod>:
 80002e0:	b953      	cbnz	r3, 80002f8 <__aeabi_uldivmod+0x18>
 80002e2:	b94a      	cbnz	r2, 80002f8 <__aeabi_uldivmod+0x18>
 80002e4:	2900      	cmp	r1, #0
 80002e6:	bf08      	it	eq
 80002e8:	2800      	cmpeq	r0, #0
 80002ea:	bf1c      	itt	ne
 80002ec:	f04f 31ff 	movne.w	r1, #4294967295
 80002f0:	f04f 30ff 	movne.w	r0, #4294967295
 80002f4:	f000 b988 	b.w	8000608 <__aeabi_idiv0>
 80002f8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002fc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000300:	f000 f806 	bl	8000310 <__udivmoddi4>
 8000304:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000308:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800030c:	b004      	add	sp, #16
 800030e:	4770      	bx	lr

08000310 <__udivmoddi4>:
 8000310:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000314:	9d08      	ldr	r5, [sp, #32]
 8000316:	468e      	mov	lr, r1
 8000318:	4604      	mov	r4, r0
 800031a:	4688      	mov	r8, r1
 800031c:	2b00      	cmp	r3, #0
 800031e:	d14a      	bne.n	80003b6 <__udivmoddi4+0xa6>
 8000320:	428a      	cmp	r2, r1
 8000322:	4617      	mov	r7, r2
 8000324:	d962      	bls.n	80003ec <__udivmoddi4+0xdc>
 8000326:	fab2 f682 	clz	r6, r2
 800032a:	b14e      	cbz	r6, 8000340 <__udivmoddi4+0x30>
 800032c:	f1c6 0320 	rsb	r3, r6, #32
 8000330:	fa01 f806 	lsl.w	r8, r1, r6
 8000334:	fa20 f303 	lsr.w	r3, r0, r3
 8000338:	40b7      	lsls	r7, r6
 800033a:	ea43 0808 	orr.w	r8, r3, r8
 800033e:	40b4      	lsls	r4, r6
 8000340:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000344:	fa1f fc87 	uxth.w	ip, r7
 8000348:	fbb8 f1fe 	udiv	r1, r8, lr
 800034c:	0c23      	lsrs	r3, r4, #16
 800034e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000352:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000356:	fb01 f20c 	mul.w	r2, r1, ip
 800035a:	429a      	cmp	r2, r3
 800035c:	d909      	bls.n	8000372 <__udivmoddi4+0x62>
 800035e:	18fb      	adds	r3, r7, r3
 8000360:	f101 30ff 	add.w	r0, r1, #4294967295
 8000364:	f080 80ea 	bcs.w	800053c <__udivmoddi4+0x22c>
 8000368:	429a      	cmp	r2, r3
 800036a:	f240 80e7 	bls.w	800053c <__udivmoddi4+0x22c>
 800036e:	3902      	subs	r1, #2
 8000370:	443b      	add	r3, r7
 8000372:	1a9a      	subs	r2, r3, r2
 8000374:	b2a3      	uxth	r3, r4
 8000376:	fbb2 f0fe 	udiv	r0, r2, lr
 800037a:	fb0e 2210 	mls	r2, lr, r0, r2
 800037e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000382:	fb00 fc0c 	mul.w	ip, r0, ip
 8000386:	459c      	cmp	ip, r3
 8000388:	d909      	bls.n	800039e <__udivmoddi4+0x8e>
 800038a:	18fb      	adds	r3, r7, r3
 800038c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000390:	f080 80d6 	bcs.w	8000540 <__udivmoddi4+0x230>
 8000394:	459c      	cmp	ip, r3
 8000396:	f240 80d3 	bls.w	8000540 <__udivmoddi4+0x230>
 800039a:	443b      	add	r3, r7
 800039c:	3802      	subs	r0, #2
 800039e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80003a2:	eba3 030c 	sub.w	r3, r3, ip
 80003a6:	2100      	movs	r1, #0
 80003a8:	b11d      	cbz	r5, 80003b2 <__udivmoddi4+0xa2>
 80003aa:	40f3      	lsrs	r3, r6
 80003ac:	2200      	movs	r2, #0
 80003ae:	e9c5 3200 	strd	r3, r2, [r5]
 80003b2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003b6:	428b      	cmp	r3, r1
 80003b8:	d905      	bls.n	80003c6 <__udivmoddi4+0xb6>
 80003ba:	b10d      	cbz	r5, 80003c0 <__udivmoddi4+0xb0>
 80003bc:	e9c5 0100 	strd	r0, r1, [r5]
 80003c0:	2100      	movs	r1, #0
 80003c2:	4608      	mov	r0, r1
 80003c4:	e7f5      	b.n	80003b2 <__udivmoddi4+0xa2>
 80003c6:	fab3 f183 	clz	r1, r3
 80003ca:	2900      	cmp	r1, #0
 80003cc:	d146      	bne.n	800045c <__udivmoddi4+0x14c>
 80003ce:	4573      	cmp	r3, lr
 80003d0:	d302      	bcc.n	80003d8 <__udivmoddi4+0xc8>
 80003d2:	4282      	cmp	r2, r0
 80003d4:	f200 8105 	bhi.w	80005e2 <__udivmoddi4+0x2d2>
 80003d8:	1a84      	subs	r4, r0, r2
 80003da:	eb6e 0203 	sbc.w	r2, lr, r3
 80003de:	2001      	movs	r0, #1
 80003e0:	4690      	mov	r8, r2
 80003e2:	2d00      	cmp	r5, #0
 80003e4:	d0e5      	beq.n	80003b2 <__udivmoddi4+0xa2>
 80003e6:	e9c5 4800 	strd	r4, r8, [r5]
 80003ea:	e7e2      	b.n	80003b2 <__udivmoddi4+0xa2>
 80003ec:	2a00      	cmp	r2, #0
 80003ee:	f000 8090 	beq.w	8000512 <__udivmoddi4+0x202>
 80003f2:	fab2 f682 	clz	r6, r2
 80003f6:	2e00      	cmp	r6, #0
 80003f8:	f040 80a4 	bne.w	8000544 <__udivmoddi4+0x234>
 80003fc:	1a8a      	subs	r2, r1, r2
 80003fe:	0c03      	lsrs	r3, r0, #16
 8000400:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000404:	b280      	uxth	r0, r0
 8000406:	b2bc      	uxth	r4, r7
 8000408:	2101      	movs	r1, #1
 800040a:	fbb2 fcfe 	udiv	ip, r2, lr
 800040e:	fb0e 221c 	mls	r2, lr, ip, r2
 8000412:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000416:	fb04 f20c 	mul.w	r2, r4, ip
 800041a:	429a      	cmp	r2, r3
 800041c:	d907      	bls.n	800042e <__udivmoddi4+0x11e>
 800041e:	18fb      	adds	r3, r7, r3
 8000420:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000424:	d202      	bcs.n	800042c <__udivmoddi4+0x11c>
 8000426:	429a      	cmp	r2, r3
 8000428:	f200 80e0 	bhi.w	80005ec <__udivmoddi4+0x2dc>
 800042c:	46c4      	mov	ip, r8
 800042e:	1a9b      	subs	r3, r3, r2
 8000430:	fbb3 f2fe 	udiv	r2, r3, lr
 8000434:	fb0e 3312 	mls	r3, lr, r2, r3
 8000438:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800043c:	fb02 f404 	mul.w	r4, r2, r4
 8000440:	429c      	cmp	r4, r3
 8000442:	d907      	bls.n	8000454 <__udivmoddi4+0x144>
 8000444:	18fb      	adds	r3, r7, r3
 8000446:	f102 30ff 	add.w	r0, r2, #4294967295
 800044a:	d202      	bcs.n	8000452 <__udivmoddi4+0x142>
 800044c:	429c      	cmp	r4, r3
 800044e:	f200 80ca 	bhi.w	80005e6 <__udivmoddi4+0x2d6>
 8000452:	4602      	mov	r2, r0
 8000454:	1b1b      	subs	r3, r3, r4
 8000456:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800045a:	e7a5      	b.n	80003a8 <__udivmoddi4+0x98>
 800045c:	f1c1 0620 	rsb	r6, r1, #32
 8000460:	408b      	lsls	r3, r1
 8000462:	fa22 f706 	lsr.w	r7, r2, r6
 8000466:	431f      	orrs	r7, r3
 8000468:	fa0e f401 	lsl.w	r4, lr, r1
 800046c:	fa20 f306 	lsr.w	r3, r0, r6
 8000470:	fa2e fe06 	lsr.w	lr, lr, r6
 8000474:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000478:	4323      	orrs	r3, r4
 800047a:	fa00 f801 	lsl.w	r8, r0, r1
 800047e:	fa1f fc87 	uxth.w	ip, r7
 8000482:	fbbe f0f9 	udiv	r0, lr, r9
 8000486:	0c1c      	lsrs	r4, r3, #16
 8000488:	fb09 ee10 	mls	lr, r9, r0, lr
 800048c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000490:	fb00 fe0c 	mul.w	lr, r0, ip
 8000494:	45a6      	cmp	lr, r4
 8000496:	fa02 f201 	lsl.w	r2, r2, r1
 800049a:	d909      	bls.n	80004b0 <__udivmoddi4+0x1a0>
 800049c:	193c      	adds	r4, r7, r4
 800049e:	f100 3aff 	add.w	sl, r0, #4294967295
 80004a2:	f080 809c 	bcs.w	80005de <__udivmoddi4+0x2ce>
 80004a6:	45a6      	cmp	lr, r4
 80004a8:	f240 8099 	bls.w	80005de <__udivmoddi4+0x2ce>
 80004ac:	3802      	subs	r0, #2
 80004ae:	443c      	add	r4, r7
 80004b0:	eba4 040e 	sub.w	r4, r4, lr
 80004b4:	fa1f fe83 	uxth.w	lr, r3
 80004b8:	fbb4 f3f9 	udiv	r3, r4, r9
 80004bc:	fb09 4413 	mls	r4, r9, r3, r4
 80004c0:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80004c4:	fb03 fc0c 	mul.w	ip, r3, ip
 80004c8:	45a4      	cmp	ip, r4
 80004ca:	d908      	bls.n	80004de <__udivmoddi4+0x1ce>
 80004cc:	193c      	adds	r4, r7, r4
 80004ce:	f103 3eff 	add.w	lr, r3, #4294967295
 80004d2:	f080 8082 	bcs.w	80005da <__udivmoddi4+0x2ca>
 80004d6:	45a4      	cmp	ip, r4
 80004d8:	d97f      	bls.n	80005da <__udivmoddi4+0x2ca>
 80004da:	3b02      	subs	r3, #2
 80004dc:	443c      	add	r4, r7
 80004de:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004e2:	eba4 040c 	sub.w	r4, r4, ip
 80004e6:	fba0 ec02 	umull	lr, ip, r0, r2
 80004ea:	4564      	cmp	r4, ip
 80004ec:	4673      	mov	r3, lr
 80004ee:	46e1      	mov	r9, ip
 80004f0:	d362      	bcc.n	80005b8 <__udivmoddi4+0x2a8>
 80004f2:	d05f      	beq.n	80005b4 <__udivmoddi4+0x2a4>
 80004f4:	b15d      	cbz	r5, 800050e <__udivmoddi4+0x1fe>
 80004f6:	ebb8 0203 	subs.w	r2, r8, r3
 80004fa:	eb64 0409 	sbc.w	r4, r4, r9
 80004fe:	fa04 f606 	lsl.w	r6, r4, r6
 8000502:	fa22 f301 	lsr.w	r3, r2, r1
 8000506:	431e      	orrs	r6, r3
 8000508:	40cc      	lsrs	r4, r1
 800050a:	e9c5 6400 	strd	r6, r4, [r5]
 800050e:	2100      	movs	r1, #0
 8000510:	e74f      	b.n	80003b2 <__udivmoddi4+0xa2>
 8000512:	fbb1 fcf2 	udiv	ip, r1, r2
 8000516:	0c01      	lsrs	r1, r0, #16
 8000518:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 800051c:	b280      	uxth	r0, r0
 800051e:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000522:	463b      	mov	r3, r7
 8000524:	4638      	mov	r0, r7
 8000526:	463c      	mov	r4, r7
 8000528:	46b8      	mov	r8, r7
 800052a:	46be      	mov	lr, r7
 800052c:	2620      	movs	r6, #32
 800052e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000532:	eba2 0208 	sub.w	r2, r2, r8
 8000536:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800053a:	e766      	b.n	800040a <__udivmoddi4+0xfa>
 800053c:	4601      	mov	r1, r0
 800053e:	e718      	b.n	8000372 <__udivmoddi4+0x62>
 8000540:	4610      	mov	r0, r2
 8000542:	e72c      	b.n	800039e <__udivmoddi4+0x8e>
 8000544:	f1c6 0220 	rsb	r2, r6, #32
 8000548:	fa2e f302 	lsr.w	r3, lr, r2
 800054c:	40b7      	lsls	r7, r6
 800054e:	40b1      	lsls	r1, r6
 8000550:	fa20 f202 	lsr.w	r2, r0, r2
 8000554:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000558:	430a      	orrs	r2, r1
 800055a:	fbb3 f8fe 	udiv	r8, r3, lr
 800055e:	b2bc      	uxth	r4, r7
 8000560:	fb0e 3318 	mls	r3, lr, r8, r3
 8000564:	0c11      	lsrs	r1, r2, #16
 8000566:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800056a:	fb08 f904 	mul.w	r9, r8, r4
 800056e:	40b0      	lsls	r0, r6
 8000570:	4589      	cmp	r9, r1
 8000572:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000576:	b280      	uxth	r0, r0
 8000578:	d93e      	bls.n	80005f8 <__udivmoddi4+0x2e8>
 800057a:	1879      	adds	r1, r7, r1
 800057c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000580:	d201      	bcs.n	8000586 <__udivmoddi4+0x276>
 8000582:	4589      	cmp	r9, r1
 8000584:	d81f      	bhi.n	80005c6 <__udivmoddi4+0x2b6>
 8000586:	eba1 0109 	sub.w	r1, r1, r9
 800058a:	fbb1 f9fe 	udiv	r9, r1, lr
 800058e:	fb09 f804 	mul.w	r8, r9, r4
 8000592:	fb0e 1119 	mls	r1, lr, r9, r1
 8000596:	b292      	uxth	r2, r2
 8000598:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800059c:	4542      	cmp	r2, r8
 800059e:	d229      	bcs.n	80005f4 <__udivmoddi4+0x2e4>
 80005a0:	18ba      	adds	r2, r7, r2
 80005a2:	f109 31ff 	add.w	r1, r9, #4294967295
 80005a6:	d2c4      	bcs.n	8000532 <__udivmoddi4+0x222>
 80005a8:	4542      	cmp	r2, r8
 80005aa:	d2c2      	bcs.n	8000532 <__udivmoddi4+0x222>
 80005ac:	f1a9 0102 	sub.w	r1, r9, #2
 80005b0:	443a      	add	r2, r7
 80005b2:	e7be      	b.n	8000532 <__udivmoddi4+0x222>
 80005b4:	45f0      	cmp	r8, lr
 80005b6:	d29d      	bcs.n	80004f4 <__udivmoddi4+0x1e4>
 80005b8:	ebbe 0302 	subs.w	r3, lr, r2
 80005bc:	eb6c 0c07 	sbc.w	ip, ip, r7
 80005c0:	3801      	subs	r0, #1
 80005c2:	46e1      	mov	r9, ip
 80005c4:	e796      	b.n	80004f4 <__udivmoddi4+0x1e4>
 80005c6:	eba7 0909 	sub.w	r9, r7, r9
 80005ca:	4449      	add	r1, r9
 80005cc:	f1a8 0c02 	sub.w	ip, r8, #2
 80005d0:	fbb1 f9fe 	udiv	r9, r1, lr
 80005d4:	fb09 f804 	mul.w	r8, r9, r4
 80005d8:	e7db      	b.n	8000592 <__udivmoddi4+0x282>
 80005da:	4673      	mov	r3, lr
 80005dc:	e77f      	b.n	80004de <__udivmoddi4+0x1ce>
 80005de:	4650      	mov	r0, sl
 80005e0:	e766      	b.n	80004b0 <__udivmoddi4+0x1a0>
 80005e2:	4608      	mov	r0, r1
 80005e4:	e6fd      	b.n	80003e2 <__udivmoddi4+0xd2>
 80005e6:	443b      	add	r3, r7
 80005e8:	3a02      	subs	r2, #2
 80005ea:	e733      	b.n	8000454 <__udivmoddi4+0x144>
 80005ec:	f1ac 0c02 	sub.w	ip, ip, #2
 80005f0:	443b      	add	r3, r7
 80005f2:	e71c      	b.n	800042e <__udivmoddi4+0x11e>
 80005f4:	4649      	mov	r1, r9
 80005f6:	e79c      	b.n	8000532 <__udivmoddi4+0x222>
 80005f8:	eba1 0109 	sub.w	r1, r1, r9
 80005fc:	46c4      	mov	ip, r8
 80005fe:	fbb1 f9fe 	udiv	r9, r1, lr
 8000602:	fb09 f804 	mul.w	r8, r9, r4
 8000606:	e7c4      	b.n	8000592 <__udivmoddi4+0x282>

08000608 <__aeabi_idiv0>:
 8000608:	4770      	bx	lr
 800060a:	bf00      	nop

0800060c <HAL_GPIO_EXTI_Callback>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin){
 800060c:	b580      	push	{r7, lr}
 800060e:	b086      	sub	sp, #24
 8000610:	af02      	add	r7, sp, #8
 8000612:	4603      	mov	r3, r0
 8000614:	80fb      	strh	r3, [r7, #6]
	if(GPIO_Pin==BLUE_PUSH_BTN_Pin){
 8000616:	88fb      	ldrh	r3, [r7, #6]
 8000618:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800061c:	d116      	bne.n	800064c <HAL_GPIO_EXTI_Callback+0x40>
		BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 800061e:	2300      	movs	r3, #0
 8000620:	60fb      	str	r3, [r7, #12]
		xTaskNotifyFromISR(LCDLine2TaskHandle,0xFE,eSetValueWithOverwrite,&xHigherPriorityTaskWoken);
 8000622:	4b0c      	ldr	r3, [pc, #48]	@ (8000654 <HAL_GPIO_EXTI_Callback+0x48>)
 8000624:	6818      	ldr	r0, [r3, #0]
 8000626:	f107 030c 	add.w	r3, r7, #12
 800062a:	9300      	str	r3, [sp, #0]
 800062c:	2300      	movs	r3, #0
 800062e:	2203      	movs	r2, #3
 8000630:	21fe      	movs	r1, #254	@ 0xfe
 8000632:	f007 fd89 	bl	8008148 <xTaskGenericNotifyFromISR>
		portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 8000636:	68fb      	ldr	r3, [r7, #12]
 8000638:	2b00      	cmp	r3, #0
 800063a:	d007      	beq.n	800064c <HAL_GPIO_EXTI_Callback+0x40>
 800063c:	4b06      	ldr	r3, [pc, #24]	@ (8000658 <HAL_GPIO_EXTI_Callback+0x4c>)
 800063e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8000642:	601a      	str	r2, [r3, #0]
 8000644:	f3bf 8f4f 	dsb	sy
 8000648:	f3bf 8f6f 	isb	sy
	}
}
 800064c:	bf00      	nop
 800064e:	3710      	adds	r7, #16
 8000650:	46bd      	mov	sp, r7
 8000652:	bd80      	pop	{r7, pc}
 8000654:	20000174 	.word	0x20000174
 8000658:	e000ed04 	.word	0xe000ed04

0800065c <ASCIItoChar>:

// Function to convert ASCII value to char (integer from 0-9 inclusive)
char ASCIItoChar(uint8_t asciiVal){
 800065c:	b480      	push	{r7}
 800065e:	b083      	sub	sp, #12
 8000660:	af00      	add	r7, sp, #0
 8000662:	4603      	mov	r3, r0
 8000664:	71fb      	strb	r3, [r7, #7]
    return (char)(asciiVal+0);
 8000666:	79fb      	ldrb	r3, [r7, #7]
}
 8000668:	4618      	mov	r0, r3
 800066a:	370c      	adds	r7, #12
 800066c:	46bd      	mov	sp, r7
 800066e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000672:	4770      	bx	lr

08000674 <Write_to_Flash>:

// Function to write to flash

void Write_to_Flash(uint32_t startMemAddress,char* data){
 8000674:	b5b0      	push	{r4, r5, r7, lr}
 8000676:	b08a      	sub	sp, #40	@ 0x28
 8000678:	af00      	add	r7, sp, #0
 800067a:	6078      	str	r0, [r7, #4]
 800067c:	6039      	str	r1, [r7, #0]
	FLASH_EraseInitTypeDef flash_erase_struct={0};
 800067e:	f107 030c 	add.w	r3, r7, #12
 8000682:	2200      	movs	r2, #0
 8000684:	601a      	str	r2, [r3, #0]
 8000686:	605a      	str	r2, [r3, #4]
 8000688:	609a      	str	r2, [r3, #8]
 800068a:	60da      	str	r2, [r3, #12]
 800068c:	611a      	str	r2, [r3, #16]

	// 1) Unlock the flash
	HAL_FLASH_Unlock();
 800068e:	f001 fe2b 	bl	80022e8 <HAL_FLASH_Unlock>

	// 2) Set necessary fields in the flash data structure
	flash_erase_struct.NbSectors=1;
 8000692:	2301      	movs	r3, #1
 8000694:	61bb      	str	r3, [r7, #24]
	flash_erase_struct.Sector=FLASH_SECTOR_7;
 8000696:	2307      	movs	r3, #7
 8000698:	617b      	str	r3, [r7, #20]
	flash_erase_struct.VoltageRange=FLASH_VOLTAGE_RANGE_3;
 800069a:	2302      	movs	r3, #2
 800069c:	61fb      	str	r3, [r7, #28]
	flash_erase_struct.TypeErase=FLASH_TYPEERASE_SECTORS;
 800069e:	2300      	movs	r3, #0
 80006a0:	60fb      	str	r3, [r7, #12]

	// 3) Erase the flash sector that we will write to (in this case last sector)
	uint32_t  error_status;
	HAL_FLASHEx_Erase(&flash_erase_struct, &error_status);
 80006a2:	f107 0208 	add.w	r2, r7, #8
 80006a6:	f107 030c 	add.w	r3, r7, #12
 80006aa:	4611      	mov	r1, r2
 80006ac:	4618      	mov	r0, r3
 80006ae:	f001 ff8d 	bl	80025cc <HAL_FLASHEx_Erase>


	// 4) Write to the flash starting at the sector address
	//    Writing is done in contiguous memory
	uint32_t memAddress=startMemAddress;
 80006b2:	687b      	ldr	r3, [r7, #4]
 80006b4:	627b      	str	r3, [r7, #36]	@ 0x24
	for(int i=0;i<strlen(data);i++){
 80006b6:	2300      	movs	r3, #0
 80006b8:	623b      	str	r3, [r7, #32]
 80006ba:	e013      	b.n	80006e4 <Write_to_Flash+0x70>
		HAL_FLASH_Program(FLASH_TYPEPROGRAM_BYTE, memAddress, data[i]);
 80006bc:	6a3b      	ldr	r3, [r7, #32]
 80006be:	683a      	ldr	r2, [r7, #0]
 80006c0:	4413      	add	r3, r2
 80006c2:	781b      	ldrb	r3, [r3, #0]
 80006c4:	b2db      	uxtb	r3, r3
 80006c6:	2200      	movs	r2, #0
 80006c8:	461c      	mov	r4, r3
 80006ca:	4615      	mov	r5, r2
 80006cc:	4622      	mov	r2, r4
 80006ce:	462b      	mov	r3, r5
 80006d0:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80006d2:	2000      	movs	r0, #0
 80006d4:	f001 fdb6 	bl	8002244 <HAL_FLASH_Program>
		memAddress++;
 80006d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80006da:	3301      	adds	r3, #1
 80006dc:	627b      	str	r3, [r7, #36]	@ 0x24
	for(int i=0;i<strlen(data);i++){
 80006de:	6a3b      	ldr	r3, [r7, #32]
 80006e0:	3301      	adds	r3, #1
 80006e2:	623b      	str	r3, [r7, #32]
 80006e4:	6838      	ldr	r0, [r7, #0]
 80006e6:	f7ff fd9d 	bl	8000224 <strlen>
 80006ea:	4602      	mov	r2, r0
 80006ec:	6a3b      	ldr	r3, [r7, #32]
 80006ee:	429a      	cmp	r2, r3
 80006f0:	d8e4      	bhi.n	80006bc <Write_to_Flash+0x48>
	}

	// 5) Lock the flash when done writing
	HAL_FLASH_Lock();
 80006f2:	f001 fe1b 	bl	800232c <HAL_FLASH_Lock>
}
 80006f6:	bf00      	nop
 80006f8:	3728      	adds	r7, #40	@ 0x28
 80006fa:	46bd      	mov	sp, r7
 80006fc:	bdb0      	pop	{r4, r5, r7, pc}
	...

08000700 <Read_from_Flash>:

// Function to read from Flash memory
// Returns the string stored in the Flash address
char* Read_from_Flash(uint32_t startMemAddress){
 8000700:	b590      	push	{r4, r7, lr}
 8000702:	b085      	sub	sp, #20
 8000704:	af00      	add	r7, sp, #0
 8000706:	6078      	str	r0, [r7, #4]

	// Pointer to first address in the sector in Flash
	uint8_t* flash_address = (uint8_t*)startMemAddress;
 8000708:	687b      	ldr	r3, [r7, #4]
 800070a:	60fb      	str	r3, [r7, #12]
	// Static array so that it is not destroyed upon return from the function
	// If so it would have been stored on the stack,
	// but now it is stored on BSS segment
	static char pwordInFlash[6];

	int cnt=0;
 800070c:	2300      	movs	r3, #0
 800070e:	60bb      	str	r3, [r7, #8]
	while(1){
		// When we reach ASCII value larger than 57 (9 in decimal)
		// We reach an area in Flash that contains garbage values as nothing
		// was written to it.
		if(*flash_address>57){
 8000710:	68fb      	ldr	r3, [r7, #12]
 8000712:	781b      	ldrb	r3, [r3, #0]
 8000714:	2b39      	cmp	r3, #57	@ 0x39
 8000716:	d80e      	bhi.n	8000736 <Read_from_Flash+0x36>
			break;
		}

		// Convert from ASCII to decimal
		// Increase the pointer to go to next value in Flash memory
		pwordInFlash[cnt++]=ASCIItoChar(*(flash_address++));
 8000718:	68fb      	ldr	r3, [r7, #12]
 800071a:	1c5a      	adds	r2, r3, #1
 800071c:	60fa      	str	r2, [r7, #12]
 800071e:	781a      	ldrb	r2, [r3, #0]
 8000720:	68bc      	ldr	r4, [r7, #8]
 8000722:	1c63      	adds	r3, r4, #1
 8000724:	60bb      	str	r3, [r7, #8]
 8000726:	4610      	mov	r0, r2
 8000728:	f7ff ff98 	bl	800065c <ASCIItoChar>
 800072c:	4603      	mov	r3, r0
 800072e:	461a      	mov	r2, r3
 8000730:	4b06      	ldr	r3, [pc, #24]	@ (800074c <Read_from_Flash+0x4c>)
 8000732:	551a      	strb	r2, [r3, r4]
		if(*flash_address>57){
 8000734:	e7ec      	b.n	8000710 <Read_from_Flash+0x10>
			break;
 8000736:	bf00      	nop
	}
	// Null terminated array
	pwordInFlash[cnt]='\0';
 8000738:	4a04      	ldr	r2, [pc, #16]	@ (800074c <Read_from_Flash+0x4c>)
 800073a:	68bb      	ldr	r3, [r7, #8]
 800073c:	4413      	add	r3, r2
 800073e:	2200      	movs	r2, #0
 8000740:	701a      	strb	r2, [r3, #0]

	return pwordInFlash;
 8000742:	4b02      	ldr	r3, [pc, #8]	@ (800074c <Read_from_Flash+0x4c>)
}
 8000744:	4618      	mov	r0, r3
 8000746:	3714      	adds	r7, #20
 8000748:	46bd      	mov	sp, r7
 800074a:	bd90      	pop	{r4, r7, pc}
 800074c:	2000019c 	.word	0x2000019c

08000750 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000750:	b580      	push	{r7, lr}
 8000752:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000754:	f001 fc2e 	bl	8001fb4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000758:	f000 f896 	bl	8000888 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800075c:	f000 f9d0 	bl	8000b00 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000760:	f000 f9a4 	bl	8000aac <MX_USART2_UART_Init>
  MX_I2C1_Init();
 8000764:	f000 f8fe 	bl	8000964 <MX_I2C1_Init>
  MX_TIM3_Init();
 8000768:	f000 f92a 	bl	80009c0 <MX_TIM3_Init>

  /* USER CODE BEGIN 2 */
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_3);
 800076c:	2108      	movs	r1, #8
 800076e:	482a      	ldr	r0, [pc, #168]	@ (8000818 <main+0xc8>)
 8000770:	f003 fdfc 	bl	800436c <HAL_TIM_PWM_Start>
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8000774:	f005 f95a 	bl	8005a2c <osKernelInitialize>
  /* Create the mutex(es) */
  /* creation of myMutex */
  myMutexHandle = osMutexNew(&myMutex_attributes);
 8000778:	4828      	ldr	r0, [pc, #160]	@ (800081c <main+0xcc>)
 800077a:	f005 fa4e 	bl	8005c1a <osMutexNew>
 800077e:	4603      	mov	r3, r0
 8000780:	4a27      	ldr	r2, [pc, #156]	@ (8000820 <main+0xd0>)
 8000782:	6013      	str	r3, [r2, #0]

  /* creation of isArmedMutex */
  isArmedMutexHandle = osMutexNew(&isArmedMutex_attributes);
 8000784:	4827      	ldr	r0, [pc, #156]	@ (8000824 <main+0xd4>)
 8000786:	f005 fa48 	bl	8005c1a <osMutexNew>
 800078a:	4603      	mov	r3, r0
 800078c:	4a26      	ldr	r2, [pc, #152]	@ (8000828 <main+0xd8>)
 800078e:	6013      	str	r3, [r2, #0]
  /* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* Create the queue(s) */
  /* creation of myQueue01 */
  myQueue01Handle = osMessageQueueNew (6, sizeof(uint16_t), &myQueue01_attributes);
 8000790:	4a26      	ldr	r2, [pc, #152]	@ (800082c <main+0xdc>)
 8000792:	2102      	movs	r1, #2
 8000794:	2006      	movs	r0, #6
 8000796:	f005 fb4e 	bl	8005e36 <osMessageQueueNew>
 800079a:	4603      	mov	r3, r0
 800079c:	4a24      	ldr	r2, [pc, #144]	@ (8000830 <main+0xe0>)
 800079e:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of KeyPadIptTask */
  KeyPadIptTaskHandle = osThreadNew(StartKeyPadIptTask, NULL, &KeyPadIptTask_attributes);
 80007a0:	4a24      	ldr	r2, [pc, #144]	@ (8000834 <main+0xe4>)
 80007a2:	2100      	movs	r1, #0
 80007a4:	4824      	ldr	r0, [pc, #144]	@ (8000838 <main+0xe8>)
 80007a6:	f005 f98b 	bl	8005ac0 <osThreadNew>
 80007aa:	4603      	mov	r3, r0
 80007ac:	4a23      	ldr	r2, [pc, #140]	@ (800083c <main+0xec>)
 80007ae:	6013      	str	r3, [r2, #0]

  /* creation of LCDLine2Task */
  LCDLine2TaskHandle = osThreadNew(StartLCDLine2Task, NULL, &LCDLine2Task_attributes);
 80007b0:	4a23      	ldr	r2, [pc, #140]	@ (8000840 <main+0xf0>)
 80007b2:	2100      	movs	r1, #0
 80007b4:	4823      	ldr	r0, [pc, #140]	@ (8000844 <main+0xf4>)
 80007b6:	f005 f983 	bl	8005ac0 <osThreadNew>
 80007ba:	4603      	mov	r3, r0
 80007bc:	4a22      	ldr	r2, [pc, #136]	@ (8000848 <main+0xf8>)
 80007be:	6013      	str	r3, [r2, #0]

  /* creation of Red_LEDTask */
  Red_LEDTaskHandle = osThreadNew(StartRED_LEDTask, NULL, &Red_LEDTask_attributes);
 80007c0:	4a22      	ldr	r2, [pc, #136]	@ (800084c <main+0xfc>)
 80007c2:	2100      	movs	r1, #0
 80007c4:	4822      	ldr	r0, [pc, #136]	@ (8000850 <main+0x100>)
 80007c6:	f005 f97b 	bl	8005ac0 <osThreadNew>
 80007ca:	4603      	mov	r3, r0
 80007cc:	4a21      	ldr	r2, [pc, #132]	@ (8000854 <main+0x104>)
 80007ce:	6013      	str	r3, [r2, #0]

  /* creation of Green_LEDTask */
  Green_LEDTaskHandle = osThreadNew(StartGreen_LEDTask, NULL, &Green_LEDTask_attributes);
 80007d0:	4a21      	ldr	r2, [pc, #132]	@ (8000858 <main+0x108>)
 80007d2:	2100      	movs	r1, #0
 80007d4:	4821      	ldr	r0, [pc, #132]	@ (800085c <main+0x10c>)
 80007d6:	f005 f973 	bl	8005ac0 <osThreadNew>
 80007da:	4603      	mov	r3, r0
 80007dc:	4a20      	ldr	r2, [pc, #128]	@ (8000860 <main+0x110>)
 80007de:	6013      	str	r3, [r2, #0]

  /* creation of LCDLine1Task */
  LCDLine1TaskHandle = osThreadNew(StartLCDLine1Task, NULL, &LCDLine1Task_attributes);
 80007e0:	4a20      	ldr	r2, [pc, #128]	@ (8000864 <main+0x114>)
 80007e2:	2100      	movs	r1, #0
 80007e4:	4820      	ldr	r0, [pc, #128]	@ (8000868 <main+0x118>)
 80007e6:	f005 f96b 	bl	8005ac0 <osThreadNew>
 80007ea:	4603      	mov	r3, r0
 80007ec:	4a1f      	ldr	r2, [pc, #124]	@ (800086c <main+0x11c>)
 80007ee:	6013      	str	r3, [r2, #0]

  /* creation of resetPwordTask */
  resetPwordTaskHandle = osThreadNew(StartResetPwordTask, NULL, &resetPwordTask_attributes);
 80007f0:	4a1f      	ldr	r2, [pc, #124]	@ (8000870 <main+0x120>)
 80007f2:	2100      	movs	r1, #0
 80007f4:	481f      	ldr	r0, [pc, #124]	@ (8000874 <main+0x124>)
 80007f6:	f005 f963 	bl	8005ac0 <osThreadNew>
 80007fa:	4603      	mov	r3, r0
 80007fc:	4a1e      	ldr	r2, [pc, #120]	@ (8000878 <main+0x128>)
 80007fe:	6013      	str	r3, [r2, #0]

  /* creation of PIRsensorTask */
  PIRsensorTaskHandle = osThreadNew(StartPIRsensorTask, NULL, &PIRsensorTask_attributes);
 8000800:	4a1e      	ldr	r2, [pc, #120]	@ (800087c <main+0x12c>)
 8000802:	2100      	movs	r1, #0
 8000804:	481e      	ldr	r0, [pc, #120]	@ (8000880 <main+0x130>)
 8000806:	f005 f95b 	bl	8005ac0 <osThreadNew>
 800080a:	4603      	mov	r3, r0
 800080c:	4a1d      	ldr	r2, [pc, #116]	@ (8000884 <main+0x134>)
 800080e:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 8000810:	f005 f930 	bl	8005a74 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000814:	bf00      	nop
 8000816:	e7fd      	b.n	8000814 <main+0xc4>
 8000818:	200000e0 	.word	0x200000e0
 800081c:	0800a048 	.word	0x0800a048
 8000820:	20000190 	.word	0x20000190
 8000824:	0800a058 	.word	0x0800a058
 8000828:	20000194 	.word	0x20000194
 800082c:	0800a030 	.word	0x0800a030
 8000830:	2000018c 	.word	0x2000018c
 8000834:	08009f34 	.word	0x08009f34
 8000838:	08000fb5 	.word	0x08000fb5
 800083c:	20000170 	.word	0x20000170
 8000840:	08009f58 	.word	0x08009f58
 8000844:	08001125 	.word	0x08001125
 8000848:	20000174 	.word	0x20000174
 800084c:	08009f7c 	.word	0x08009f7c
 8000850:	0800143d 	.word	0x0800143d
 8000854:	20000178 	.word	0x20000178
 8000858:	08009fa0 	.word	0x08009fa0
 800085c:	08001489 	.word	0x08001489
 8000860:	2000017c 	.word	0x2000017c
 8000864:	08009fc4 	.word	0x08009fc4
 8000868:	080014f1 	.word	0x080014f1
 800086c:	20000180 	.word	0x20000180
 8000870:	08009fe8 	.word	0x08009fe8
 8000874:	080015a9 	.word	0x080015a9
 8000878:	20000184 	.word	0x20000184
 800087c:	0800a00c 	.word	0x0800a00c
 8000880:	0800160d 	.word	0x0800160d
 8000884:	20000188 	.word	0x20000188

08000888 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000888:	b580      	push	{r7, lr}
 800088a:	b094      	sub	sp, #80	@ 0x50
 800088c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800088e:	f107 031c 	add.w	r3, r7, #28
 8000892:	2234      	movs	r2, #52	@ 0x34
 8000894:	2100      	movs	r1, #0
 8000896:	4618      	mov	r0, r3
 8000898:	f008 fd50 	bl	800933c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800089c:	f107 0308 	add.w	r3, r7, #8
 80008a0:	2200      	movs	r2, #0
 80008a2:	601a      	str	r2, [r3, #0]
 80008a4:	605a      	str	r2, [r3, #4]
 80008a6:	609a      	str	r2, [r3, #8]
 80008a8:	60da      	str	r2, [r3, #12]
 80008aa:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80008ac:	2300      	movs	r3, #0
 80008ae:	607b      	str	r3, [r7, #4]
 80008b0:	4b2a      	ldr	r3, [pc, #168]	@ (800095c <SystemClock_Config+0xd4>)
 80008b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80008b4:	4a29      	ldr	r2, [pc, #164]	@ (800095c <SystemClock_Config+0xd4>)
 80008b6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80008ba:	6413      	str	r3, [r2, #64]	@ 0x40
 80008bc:	4b27      	ldr	r3, [pc, #156]	@ (800095c <SystemClock_Config+0xd4>)
 80008be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80008c0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80008c4:	607b      	str	r3, [r7, #4]
 80008c6:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 80008c8:	2300      	movs	r3, #0
 80008ca:	603b      	str	r3, [r7, #0]
 80008cc:	4b24      	ldr	r3, [pc, #144]	@ (8000960 <SystemClock_Config+0xd8>)
 80008ce:	681b      	ldr	r3, [r3, #0]
 80008d0:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 80008d4:	4a22      	ldr	r2, [pc, #136]	@ (8000960 <SystemClock_Config+0xd8>)
 80008d6:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80008da:	6013      	str	r3, [r2, #0]
 80008dc:	4b20      	ldr	r3, [pc, #128]	@ (8000960 <SystemClock_Config+0xd8>)
 80008de:	681b      	ldr	r3, [r3, #0]
 80008e0:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80008e4:	603b      	str	r3, [r7, #0]
 80008e6:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80008e8:	2302      	movs	r3, #2
 80008ea:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80008ec:	2301      	movs	r3, #1
 80008ee:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80008f0:	2310      	movs	r3, #16
 80008f2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80008f4:	2302      	movs	r3, #2
 80008f6:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80008f8:	2300      	movs	r3, #0
 80008fa:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 16;
 80008fc:	2310      	movs	r3, #16
 80008fe:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 336;
 8000900:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 8000904:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8000906:	2304      	movs	r3, #4
 8000908:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 800090a:	2302      	movs	r3, #2
 800090c:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 800090e:	2302      	movs	r3, #2
 8000910:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000912:	f107 031c 	add.w	r3, r7, #28
 8000916:	4618      	mov	r0, r3
 8000918:	f003 f970 	bl	8003bfc <HAL_RCC_OscConfig>
 800091c:	4603      	mov	r3, r0
 800091e:	2b00      	cmp	r3, #0
 8000920:	d001      	beq.n	8000926 <SystemClock_Config+0x9e>
  {
    Error_Handler();
 8000922:	f000 ff05 	bl	8001730 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000926:	230f      	movs	r3, #15
 8000928:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800092a:	2302      	movs	r3, #2
 800092c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800092e:	2300      	movs	r3, #0
 8000930:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000932:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000936:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000938:	2300      	movs	r3, #0
 800093a:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800093c:	f107 0308 	add.w	r3, r7, #8
 8000940:	2102      	movs	r1, #2
 8000942:	4618      	mov	r0, r3
 8000944:	f002 fdde 	bl	8003504 <HAL_RCC_ClockConfig>
 8000948:	4603      	mov	r3, r0
 800094a:	2b00      	cmp	r3, #0
 800094c:	d001      	beq.n	8000952 <SystemClock_Config+0xca>
  {
    Error_Handler();
 800094e:	f000 feef 	bl	8001730 <Error_Handler>
  }
}
 8000952:	bf00      	nop
 8000954:	3750      	adds	r7, #80	@ 0x50
 8000956:	46bd      	mov	sp, r7
 8000958:	bd80      	pop	{r7, pc}
 800095a:	bf00      	nop
 800095c:	40023800 	.word	0x40023800
 8000960:	40007000 	.word	0x40007000

08000964 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000964:	b580      	push	{r7, lr}
 8000966:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000968:	4b12      	ldr	r3, [pc, #72]	@ (80009b4 <MX_I2C1_Init+0x50>)
 800096a:	4a13      	ldr	r2, [pc, #76]	@ (80009b8 <MX_I2C1_Init+0x54>)
 800096c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 800096e:	4b11      	ldr	r3, [pc, #68]	@ (80009b4 <MX_I2C1_Init+0x50>)
 8000970:	4a12      	ldr	r2, [pc, #72]	@ (80009bc <MX_I2C1_Init+0x58>)
 8000972:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000974:	4b0f      	ldr	r3, [pc, #60]	@ (80009b4 <MX_I2C1_Init+0x50>)
 8000976:	2200      	movs	r2, #0
 8000978:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800097a:	4b0e      	ldr	r3, [pc, #56]	@ (80009b4 <MX_I2C1_Init+0x50>)
 800097c:	2200      	movs	r2, #0
 800097e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000980:	4b0c      	ldr	r3, [pc, #48]	@ (80009b4 <MX_I2C1_Init+0x50>)
 8000982:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8000986:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000988:	4b0a      	ldr	r3, [pc, #40]	@ (80009b4 <MX_I2C1_Init+0x50>)
 800098a:	2200      	movs	r2, #0
 800098c:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800098e:	4b09      	ldr	r3, [pc, #36]	@ (80009b4 <MX_I2C1_Init+0x50>)
 8000990:	2200      	movs	r2, #0
 8000992:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000994:	4b07      	ldr	r3, [pc, #28]	@ (80009b4 <MX_I2C1_Init+0x50>)
 8000996:	2200      	movs	r2, #0
 8000998:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800099a:	4b06      	ldr	r3, [pc, #24]	@ (80009b4 <MX_I2C1_Init+0x50>)
 800099c:	2200      	movs	r2, #0
 800099e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80009a0:	4804      	ldr	r0, [pc, #16]	@ (80009b4 <MX_I2C1_Init+0x50>)
 80009a2:	f002 f911 	bl	8002bc8 <HAL_I2C_Init>
 80009a6:	4603      	mov	r3, r0
 80009a8:	2b00      	cmp	r3, #0
 80009aa:	d001      	beq.n	80009b0 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80009ac:	f000 fec0 	bl	8001730 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80009b0:	bf00      	nop
 80009b2:	bd80      	pop	{r7, pc}
 80009b4:	2000008c 	.word	0x2000008c
 80009b8:	40005400 	.word	0x40005400
 80009bc:	000186a0 	.word	0x000186a0

080009c0 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80009c0:	b580      	push	{r7, lr}
 80009c2:	b08e      	sub	sp, #56	@ 0x38
 80009c4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80009c6:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80009ca:	2200      	movs	r2, #0
 80009cc:	601a      	str	r2, [r3, #0]
 80009ce:	605a      	str	r2, [r3, #4]
 80009d0:	609a      	str	r2, [r3, #8]
 80009d2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80009d4:	f107 0320 	add.w	r3, r7, #32
 80009d8:	2200      	movs	r2, #0
 80009da:	601a      	str	r2, [r3, #0]
 80009dc:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80009de:	1d3b      	adds	r3, r7, #4
 80009e0:	2200      	movs	r2, #0
 80009e2:	601a      	str	r2, [r3, #0]
 80009e4:	605a      	str	r2, [r3, #4]
 80009e6:	609a      	str	r2, [r3, #8]
 80009e8:	60da      	str	r2, [r3, #12]
 80009ea:	611a      	str	r2, [r3, #16]
 80009ec:	615a      	str	r2, [r3, #20]
 80009ee:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80009f0:	4b2c      	ldr	r3, [pc, #176]	@ (8000aa4 <MX_TIM3_Init+0xe4>)
 80009f2:	4a2d      	ldr	r2, [pc, #180]	@ (8000aa8 <MX_TIM3_Init+0xe8>)
 80009f4:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 84-1;
 80009f6:	4b2b      	ldr	r3, [pc, #172]	@ (8000aa4 <MX_TIM3_Init+0xe4>)
 80009f8:	2253      	movs	r2, #83	@ 0x53
 80009fa:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80009fc:	4b29      	ldr	r3, [pc, #164]	@ (8000aa4 <MX_TIM3_Init+0xe4>)
 80009fe:	2200      	movs	r2, #0
 8000a00:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 1000-1;
 8000a02:	4b28      	ldr	r3, [pc, #160]	@ (8000aa4 <MX_TIM3_Init+0xe4>)
 8000a04:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8000a08:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000a0a:	4b26      	ldr	r3, [pc, #152]	@ (8000aa4 <MX_TIM3_Init+0xe4>)
 8000a0c:	2200      	movs	r2, #0
 8000a0e:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000a10:	4b24      	ldr	r3, [pc, #144]	@ (8000aa4 <MX_TIM3_Init+0xe4>)
 8000a12:	2200      	movs	r2, #0
 8000a14:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8000a16:	4823      	ldr	r0, [pc, #140]	@ (8000aa4 <MX_TIM3_Init+0xe4>)
 8000a18:	f003 fb8e 	bl	8004138 <HAL_TIM_Base_Init>
 8000a1c:	4603      	mov	r3, r0
 8000a1e:	2b00      	cmp	r3, #0
 8000a20:	d001      	beq.n	8000a26 <MX_TIM3_Init+0x66>
  {
    Error_Handler();
 8000a22:	f000 fe85 	bl	8001730 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000a26:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000a2a:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8000a2c:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000a30:	4619      	mov	r1, r3
 8000a32:	481c      	ldr	r0, [pc, #112]	@ (8000aa4 <MX_TIM3_Init+0xe4>)
 8000a34:	f003 ff14 	bl	8004860 <HAL_TIM_ConfigClockSource>
 8000a38:	4603      	mov	r3, r0
 8000a3a:	2b00      	cmp	r3, #0
 8000a3c:	d001      	beq.n	8000a42 <MX_TIM3_Init+0x82>
  {
    Error_Handler();
 8000a3e:	f000 fe77 	bl	8001730 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8000a42:	4818      	ldr	r0, [pc, #96]	@ (8000aa4 <MX_TIM3_Init+0xe4>)
 8000a44:	f003 fc38 	bl	80042b8 <HAL_TIM_PWM_Init>
 8000a48:	4603      	mov	r3, r0
 8000a4a:	2b00      	cmp	r3, #0
 8000a4c:	d001      	beq.n	8000a52 <MX_TIM3_Init+0x92>
  {
    Error_Handler();
 8000a4e:	f000 fe6f 	bl	8001730 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000a52:	2300      	movs	r3, #0
 8000a54:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000a56:	2300      	movs	r3, #0
 8000a58:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8000a5a:	f107 0320 	add.w	r3, r7, #32
 8000a5e:	4619      	mov	r1, r3
 8000a60:	4810      	ldr	r0, [pc, #64]	@ (8000aa4 <MX_TIM3_Init+0xe4>)
 8000a62:	f004 fb03 	bl	800506c <HAL_TIMEx_MasterConfigSynchronization>
 8000a66:	4603      	mov	r3, r0
 8000a68:	2b00      	cmp	r3, #0
 8000a6a:	d001      	beq.n	8000a70 <MX_TIM3_Init+0xb0>
  {
    Error_Handler();
 8000a6c:	f000 fe60 	bl	8001730 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000a70:	2360      	movs	r3, #96	@ 0x60
 8000a72:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8000a74:	2300      	movs	r3, #0
 8000a76:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000a78:	2300      	movs	r3, #0
 8000a7a:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000a7c:	2300      	movs	r3, #0
 8000a7e:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8000a80:	1d3b      	adds	r3, r7, #4
 8000a82:	2208      	movs	r2, #8
 8000a84:	4619      	mov	r1, r3
 8000a86:	4807      	ldr	r0, [pc, #28]	@ (8000aa4 <MX_TIM3_Init+0xe4>)
 8000a88:	f003 fe28 	bl	80046dc <HAL_TIM_PWM_ConfigChannel>
 8000a8c:	4603      	mov	r3, r0
 8000a8e:	2b00      	cmp	r3, #0
 8000a90:	d001      	beq.n	8000a96 <MX_TIM3_Init+0xd6>
  {
    Error_Handler();
 8000a92:	f000 fe4d 	bl	8001730 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8000a96:	4803      	ldr	r0, [pc, #12]	@ (8000aa4 <MX_TIM3_Init+0xe4>)
 8000a98:	f000 fee6 	bl	8001868 <HAL_TIM_MspPostInit>

}
 8000a9c:	bf00      	nop
 8000a9e:	3738      	adds	r7, #56	@ 0x38
 8000aa0:	46bd      	mov	sp, r7
 8000aa2:	bd80      	pop	{r7, pc}
 8000aa4:	200000e0 	.word	0x200000e0
 8000aa8:	40000400 	.word	0x40000400

08000aac <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000aac:	b580      	push	{r7, lr}
 8000aae:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000ab0:	4b11      	ldr	r3, [pc, #68]	@ (8000af8 <MX_USART2_UART_Init+0x4c>)
 8000ab2:	4a12      	ldr	r2, [pc, #72]	@ (8000afc <MX_USART2_UART_Init+0x50>)
 8000ab4:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000ab6:	4b10      	ldr	r3, [pc, #64]	@ (8000af8 <MX_USART2_UART_Init+0x4c>)
 8000ab8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000abc:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000abe:	4b0e      	ldr	r3, [pc, #56]	@ (8000af8 <MX_USART2_UART_Init+0x4c>)
 8000ac0:	2200      	movs	r2, #0
 8000ac2:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000ac4:	4b0c      	ldr	r3, [pc, #48]	@ (8000af8 <MX_USART2_UART_Init+0x4c>)
 8000ac6:	2200      	movs	r2, #0
 8000ac8:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000aca:	4b0b      	ldr	r3, [pc, #44]	@ (8000af8 <MX_USART2_UART_Init+0x4c>)
 8000acc:	2200      	movs	r2, #0
 8000ace:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000ad0:	4b09      	ldr	r3, [pc, #36]	@ (8000af8 <MX_USART2_UART_Init+0x4c>)
 8000ad2:	220c      	movs	r2, #12
 8000ad4:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000ad6:	4b08      	ldr	r3, [pc, #32]	@ (8000af8 <MX_USART2_UART_Init+0x4c>)
 8000ad8:	2200      	movs	r2, #0
 8000ada:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000adc:	4b06      	ldr	r3, [pc, #24]	@ (8000af8 <MX_USART2_UART_Init+0x4c>)
 8000ade:	2200      	movs	r2, #0
 8000ae0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000ae2:	4805      	ldr	r0, [pc, #20]	@ (8000af8 <MX_USART2_UART_Init+0x4c>)
 8000ae4:	f004 fb52 	bl	800518c <HAL_UART_Init>
 8000ae8:	4603      	mov	r3, r0
 8000aea:	2b00      	cmp	r3, #0
 8000aec:	d001      	beq.n	8000af2 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8000aee:	f000 fe1f 	bl	8001730 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000af2:	bf00      	nop
 8000af4:	bd80      	pop	{r7, pc}
 8000af6:	bf00      	nop
 8000af8:	20000128 	.word	0x20000128
 8000afc:	40004400 	.word	0x40004400

08000b00 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000b00:	b580      	push	{r7, lr}
 8000b02:	b08a      	sub	sp, #40	@ 0x28
 8000b04:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b06:	f107 0314 	add.w	r3, r7, #20
 8000b0a:	2200      	movs	r2, #0
 8000b0c:	601a      	str	r2, [r3, #0]
 8000b0e:	605a      	str	r2, [r3, #4]
 8000b10:	609a      	str	r2, [r3, #8]
 8000b12:	60da      	str	r2, [r3, #12]
 8000b14:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000b16:	2300      	movs	r3, #0
 8000b18:	613b      	str	r3, [r7, #16]
 8000b1a:	4b55      	ldr	r3, [pc, #340]	@ (8000c70 <MX_GPIO_Init+0x170>)
 8000b1c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b1e:	4a54      	ldr	r2, [pc, #336]	@ (8000c70 <MX_GPIO_Init+0x170>)
 8000b20:	f043 0304 	orr.w	r3, r3, #4
 8000b24:	6313      	str	r3, [r2, #48]	@ 0x30
 8000b26:	4b52      	ldr	r3, [pc, #328]	@ (8000c70 <MX_GPIO_Init+0x170>)
 8000b28:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b2a:	f003 0304 	and.w	r3, r3, #4
 8000b2e:	613b      	str	r3, [r7, #16]
 8000b30:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000b32:	2300      	movs	r3, #0
 8000b34:	60fb      	str	r3, [r7, #12]
 8000b36:	4b4e      	ldr	r3, [pc, #312]	@ (8000c70 <MX_GPIO_Init+0x170>)
 8000b38:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b3a:	4a4d      	ldr	r2, [pc, #308]	@ (8000c70 <MX_GPIO_Init+0x170>)
 8000b3c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000b40:	6313      	str	r3, [r2, #48]	@ 0x30
 8000b42:	4b4b      	ldr	r3, [pc, #300]	@ (8000c70 <MX_GPIO_Init+0x170>)
 8000b44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b46:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000b4a:	60fb      	str	r3, [r7, #12]
 8000b4c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b4e:	2300      	movs	r3, #0
 8000b50:	60bb      	str	r3, [r7, #8]
 8000b52:	4b47      	ldr	r3, [pc, #284]	@ (8000c70 <MX_GPIO_Init+0x170>)
 8000b54:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b56:	4a46      	ldr	r2, [pc, #280]	@ (8000c70 <MX_GPIO_Init+0x170>)
 8000b58:	f043 0301 	orr.w	r3, r3, #1
 8000b5c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000b5e:	4b44      	ldr	r3, [pc, #272]	@ (8000c70 <MX_GPIO_Init+0x170>)
 8000b60:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b62:	f003 0301 	and.w	r3, r3, #1
 8000b66:	60bb      	str	r3, [r7, #8]
 8000b68:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000b6a:	2300      	movs	r3, #0
 8000b6c:	607b      	str	r3, [r7, #4]
 8000b6e:	4b40      	ldr	r3, [pc, #256]	@ (8000c70 <MX_GPIO_Init+0x170>)
 8000b70:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b72:	4a3f      	ldr	r2, [pc, #252]	@ (8000c70 <MX_GPIO_Init+0x170>)
 8000b74:	f043 0302 	orr.w	r3, r3, #2
 8000b78:	6313      	str	r3, [r2, #48]	@ 0x30
 8000b7a:	4b3d      	ldr	r3, [pc, #244]	@ (8000c70 <MX_GPIO_Init+0x170>)
 8000b7c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b7e:	f003 0302 	and.w	r3, r3, #2
 8000b82:	607b      	str	r3, [r7, #4]
 8000b84:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, RED_LED_Pin|GREEN_LED_Pin|LD2_Pin, GPIO_PIN_RESET);
 8000b86:	2200      	movs	r2, #0
 8000b88:	2131      	movs	r1, #49	@ 0x31
 8000b8a:	483a      	ldr	r0, [pc, #232]	@ (8000c74 <MX_GPIO_Init+0x174>)
 8000b8c:	f001 ffea 	bl	8002b64 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, C1_OPT_Pin|C2_OPT_Pin|C3_OPT_Pin, GPIO_PIN_RESET);
 8000b90:	2200      	movs	r2, #0
 8000b92:	f44f 6186 	mov.w	r1, #1072	@ 0x430
 8000b96:	4838      	ldr	r0, [pc, #224]	@ (8000c78 <MX_GPIO_Init+0x178>)
 8000b98:	f001 ffe4 	bl	8002b64 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : BLUE_PUSH_BTN_Pin */
  GPIO_InitStruct.Pin = BLUE_PUSH_BTN_Pin;
 8000b9c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000ba0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000ba2:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8000ba6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ba8:	2300      	movs	r3, #0
 8000baa:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(BLUE_PUSH_BTN_GPIO_Port, &GPIO_InitStruct);
 8000bac:	f107 0314 	add.w	r3, r7, #20
 8000bb0:	4619      	mov	r1, r3
 8000bb2:	4832      	ldr	r0, [pc, #200]	@ (8000c7c <MX_GPIO_Init+0x17c>)
 8000bb4:	f001 fe2a 	bl	800280c <HAL_GPIO_Init>

  /*Configure GPIO pins : RED_LED_Pin GREEN_LED_Pin LD2_Pin */
  GPIO_InitStruct.Pin = RED_LED_Pin|GREEN_LED_Pin|LD2_Pin;
 8000bb8:	2331      	movs	r3, #49	@ 0x31
 8000bba:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000bbc:	2301      	movs	r3, #1
 8000bbe:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bc0:	2300      	movs	r3, #0
 8000bc2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000bc4:	2300      	movs	r3, #0
 8000bc6:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000bc8:	f107 0314 	add.w	r3, r7, #20
 8000bcc:	4619      	mov	r1, r3
 8000bce:	4829      	ldr	r0, [pc, #164]	@ (8000c74 <MX_GPIO_Init+0x174>)
 8000bd0:	f001 fe1c 	bl	800280c <HAL_GPIO_Init>

  /*Configure GPIO pins : C1_OPT_Pin C2_OPT_Pin C3_OPT_Pin */
  GPIO_InitStruct.Pin = C1_OPT_Pin|C2_OPT_Pin|C3_OPT_Pin;
 8000bd4:	f44f 6386 	mov.w	r3, #1072	@ 0x430
 8000bd8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000bda:	2301      	movs	r3, #1
 8000bdc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bde:	2300      	movs	r3, #0
 8000be0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000be2:	2300      	movs	r3, #0
 8000be4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000be6:	f107 0314 	add.w	r3, r7, #20
 8000bea:	4619      	mov	r1, r3
 8000bec:	4822      	ldr	r0, [pc, #136]	@ (8000c78 <MX_GPIO_Init+0x178>)
 8000bee:	f001 fe0d 	bl	800280c <HAL_GPIO_Init>

  /*Configure GPIO pin : R2_IPT_Pin */
  GPIO_InitStruct.Pin = R2_IPT_Pin;
 8000bf2:	2380      	movs	r3, #128	@ 0x80
 8000bf4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000bf6:	2300      	movs	r3, #0
 8000bf8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000bfa:	2301      	movs	r3, #1
 8000bfc:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(R2_IPT_GPIO_Port, &GPIO_InitStruct);
 8000bfe:	f107 0314 	add.w	r3, r7, #20
 8000c02:	4619      	mov	r1, r3
 8000c04:	481d      	ldr	r0, [pc, #116]	@ (8000c7c <MX_GPIO_Init+0x17c>)
 8000c06:	f001 fe01 	bl	800280c <HAL_GPIO_Init>

  /*Configure GPIO pins : R4_IPT_Pin R3_IPT_Pin */
  GPIO_InitStruct.Pin = R4_IPT_Pin|R3_IPT_Pin;
 8000c0a:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8000c0e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000c10:	2300      	movs	r3, #0
 8000c12:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000c14:	2301      	movs	r3, #1
 8000c16:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c18:	f107 0314 	add.w	r3, r7, #20
 8000c1c:	4619      	mov	r1, r3
 8000c1e:	4815      	ldr	r0, [pc, #84]	@ (8000c74 <MX_GPIO_Init+0x174>)
 8000c20:	f001 fdf4 	bl	800280c <HAL_GPIO_Init>

  /*Configure GPIO pin : PIR_Sensor_Pin */
  GPIO_InitStruct.Pin = PIR_Sensor_Pin;
 8000c24:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000c28:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000c2a:	2300      	movs	r3, #0
 8000c2c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c2e:	2300      	movs	r3, #0
 8000c30:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(PIR_Sensor_GPIO_Port, &GPIO_InitStruct);
 8000c32:	f107 0314 	add.w	r3, r7, #20
 8000c36:	4619      	mov	r1, r3
 8000c38:	480e      	ldr	r0, [pc, #56]	@ (8000c74 <MX_GPIO_Init+0x174>)
 8000c3a:	f001 fde7 	bl	800280c <HAL_GPIO_Init>

  /*Configure GPIO pin : R1_IPT_Pin */
  GPIO_InitStruct.Pin = R1_IPT_Pin;
 8000c3e:	2340      	movs	r3, #64	@ 0x40
 8000c40:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000c42:	2300      	movs	r3, #0
 8000c44:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000c46:	2301      	movs	r3, #1
 8000c48:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(R1_IPT_GPIO_Port, &GPIO_InitStruct);
 8000c4a:	f107 0314 	add.w	r3, r7, #20
 8000c4e:	4619      	mov	r1, r3
 8000c50:	4809      	ldr	r0, [pc, #36]	@ (8000c78 <MX_GPIO_Init+0x178>)
 8000c52:	f001 fddb 	bl	800280c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 5, 0);
 8000c56:	2200      	movs	r2, #0
 8000c58:	2105      	movs	r1, #5
 8000c5a:	2028      	movs	r0, #40	@ 0x28
 8000c5c:	f001 fac8 	bl	80021f0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8000c60:	2028      	movs	r0, #40	@ 0x28
 8000c62:	f001 fae1 	bl	8002228 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000c66:	bf00      	nop
 8000c68:	3728      	adds	r7, #40	@ 0x28
 8000c6a:	46bd      	mov	sp, r7
 8000c6c:	bd80      	pop	{r7, pc}
 8000c6e:	bf00      	nop
 8000c70:	40023800 	.word	0x40023800
 8000c74:	40020000 	.word	0x40020000
 8000c78:	40020400 	.word	0x40020400
 8000c7c:	40020800 	.word	0x40020800

08000c80 <keyPressHandler>:
uint8_t pword[6];
uint8_t is_armed=0;

// Function that handles keypad presses
// Returns array of keys pressed forming password
char* keyPressHandler(uint32_t ulNotificationValue,int cnt){
 8000c80:	b480      	push	{r7}
 8000c82:	b085      	sub	sp, #20
 8000c84:	af00      	add	r7, sp, #0
 8000c86:	6078      	str	r0, [r7, #4]
 8000c88:	6039      	str	r1, [r7, #0]
	//static to preserve  password state across function calls
	static char pword[6];

	char temp[5];

	if(ulNotificationValue==ENTER_KEY || ulNotificationValue==0xFE || ulNotificationValue==0x11){
 8000c8a:	687b      	ldr	r3, [r7, #4]
 8000c8c:	2bff      	cmp	r3, #255	@ 0xff
 8000c8e:	d005      	beq.n	8000c9c <keyPressHandler+0x1c>
 8000c90:	687b      	ldr	r3, [r7, #4]
 8000c92:	2bfe      	cmp	r3, #254	@ 0xfe
 8000c94:	d002      	beq.n	8000c9c <keyPressHandler+0x1c>
 8000c96:	687b      	ldr	r3, [r7, #4]
 8000c98:	2b11      	cmp	r3, #17
 8000c9a:	d106      	bne.n	8000caa <keyPressHandler+0x2a>
		pword[cnt]='\0';
 8000c9c:	4a33      	ldr	r2, [pc, #204]	@ (8000d6c <keyPressHandler+0xec>)
 8000c9e:	683b      	ldr	r3, [r7, #0]
 8000ca0:	4413      	add	r3, r2
 8000ca2:	2200      	movs	r2, #0
 8000ca4:	701a      	strb	r2, [r3, #0]
		return pword;
 8000ca6:	4b31      	ldr	r3, [pc, #196]	@ (8000d6c <keyPressHandler+0xec>)
 8000ca8:	e059      	b.n	8000d5e <keyPressHandler+0xde>
	}
	else{
		if(ulNotificationValue==0x00){
 8000caa:	687b      	ldr	r3, [r7, #4]
 8000cac:	2b00      	cmp	r3, #0
 8000cae:	d105      	bne.n	8000cbc <keyPressHandler+0x3c>
			pword[cnt]='0';
 8000cb0:	4a2e      	ldr	r2, [pc, #184]	@ (8000d6c <keyPressHandler+0xec>)
 8000cb2:	683b      	ldr	r3, [r7, #0]
 8000cb4:	4413      	add	r3, r2
 8000cb6:	2230      	movs	r2, #48	@ 0x30
 8000cb8:	701a      	strb	r2, [r3, #0]
 8000cba:	e04f      	b.n	8000d5c <keyPressHandler+0xdc>
		}
		else if(ulNotificationValue==0x01){
 8000cbc:	687b      	ldr	r3, [r7, #4]
 8000cbe:	2b01      	cmp	r3, #1
 8000cc0:	d105      	bne.n	8000cce <keyPressHandler+0x4e>
			pword[cnt]='1';
 8000cc2:	4a2a      	ldr	r2, [pc, #168]	@ (8000d6c <keyPressHandler+0xec>)
 8000cc4:	683b      	ldr	r3, [r7, #0]
 8000cc6:	4413      	add	r3, r2
 8000cc8:	2231      	movs	r2, #49	@ 0x31
 8000cca:	701a      	strb	r2, [r3, #0]
 8000ccc:	e046      	b.n	8000d5c <keyPressHandler+0xdc>
		}
		else if(ulNotificationValue==0x02){
 8000cce:	687b      	ldr	r3, [r7, #4]
 8000cd0:	2b02      	cmp	r3, #2
 8000cd2:	d105      	bne.n	8000ce0 <keyPressHandler+0x60>
			pword[cnt]='2';
 8000cd4:	4a25      	ldr	r2, [pc, #148]	@ (8000d6c <keyPressHandler+0xec>)
 8000cd6:	683b      	ldr	r3, [r7, #0]
 8000cd8:	4413      	add	r3, r2
 8000cda:	2232      	movs	r2, #50	@ 0x32
 8000cdc:	701a      	strb	r2, [r3, #0]
 8000cde:	e03d      	b.n	8000d5c <keyPressHandler+0xdc>
		}
		else if(ulNotificationValue==0x03){
 8000ce0:	687b      	ldr	r3, [r7, #4]
 8000ce2:	2b03      	cmp	r3, #3
 8000ce4:	d105      	bne.n	8000cf2 <keyPressHandler+0x72>
			pword[cnt]='3';
 8000ce6:	4a21      	ldr	r2, [pc, #132]	@ (8000d6c <keyPressHandler+0xec>)
 8000ce8:	683b      	ldr	r3, [r7, #0]
 8000cea:	4413      	add	r3, r2
 8000cec:	2233      	movs	r2, #51	@ 0x33
 8000cee:	701a      	strb	r2, [r3, #0]
 8000cf0:	e034      	b.n	8000d5c <keyPressHandler+0xdc>
		}
		else if(ulNotificationValue==0x04){
 8000cf2:	687b      	ldr	r3, [r7, #4]
 8000cf4:	2b04      	cmp	r3, #4
 8000cf6:	d105      	bne.n	8000d04 <keyPressHandler+0x84>
			pword[cnt]='4';
 8000cf8:	4a1c      	ldr	r2, [pc, #112]	@ (8000d6c <keyPressHandler+0xec>)
 8000cfa:	683b      	ldr	r3, [r7, #0]
 8000cfc:	4413      	add	r3, r2
 8000cfe:	2234      	movs	r2, #52	@ 0x34
 8000d00:	701a      	strb	r2, [r3, #0]
 8000d02:	e02b      	b.n	8000d5c <keyPressHandler+0xdc>
		}
		else if(ulNotificationValue==0x05){
 8000d04:	687b      	ldr	r3, [r7, #4]
 8000d06:	2b05      	cmp	r3, #5
 8000d08:	d105      	bne.n	8000d16 <keyPressHandler+0x96>
			pword[cnt]='5';
 8000d0a:	4a18      	ldr	r2, [pc, #96]	@ (8000d6c <keyPressHandler+0xec>)
 8000d0c:	683b      	ldr	r3, [r7, #0]
 8000d0e:	4413      	add	r3, r2
 8000d10:	2235      	movs	r2, #53	@ 0x35
 8000d12:	701a      	strb	r2, [r3, #0]
 8000d14:	e022      	b.n	8000d5c <keyPressHandler+0xdc>
		}
		else if(ulNotificationValue==0x06){
 8000d16:	687b      	ldr	r3, [r7, #4]
 8000d18:	2b06      	cmp	r3, #6
 8000d1a:	d105      	bne.n	8000d28 <keyPressHandler+0xa8>
			pword[cnt]='6';
 8000d1c:	4a13      	ldr	r2, [pc, #76]	@ (8000d6c <keyPressHandler+0xec>)
 8000d1e:	683b      	ldr	r3, [r7, #0]
 8000d20:	4413      	add	r3, r2
 8000d22:	2236      	movs	r2, #54	@ 0x36
 8000d24:	701a      	strb	r2, [r3, #0]
 8000d26:	e019      	b.n	8000d5c <keyPressHandler+0xdc>
		}
		else if(ulNotificationValue==0x07){
 8000d28:	687b      	ldr	r3, [r7, #4]
 8000d2a:	2b07      	cmp	r3, #7
 8000d2c:	d105      	bne.n	8000d3a <keyPressHandler+0xba>
			pword[cnt]='7';
 8000d2e:	4a0f      	ldr	r2, [pc, #60]	@ (8000d6c <keyPressHandler+0xec>)
 8000d30:	683b      	ldr	r3, [r7, #0]
 8000d32:	4413      	add	r3, r2
 8000d34:	2237      	movs	r2, #55	@ 0x37
 8000d36:	701a      	strb	r2, [r3, #0]
 8000d38:	e010      	b.n	8000d5c <keyPressHandler+0xdc>
		}
		else if(ulNotificationValue==0x08){
 8000d3a:	687b      	ldr	r3, [r7, #4]
 8000d3c:	2b08      	cmp	r3, #8
 8000d3e:	d105      	bne.n	8000d4c <keyPressHandler+0xcc>
			pword[cnt]='8';
 8000d40:	4a0a      	ldr	r2, [pc, #40]	@ (8000d6c <keyPressHandler+0xec>)
 8000d42:	683b      	ldr	r3, [r7, #0]
 8000d44:	4413      	add	r3, r2
 8000d46:	2238      	movs	r2, #56	@ 0x38
 8000d48:	701a      	strb	r2, [r3, #0]
 8000d4a:	e007      	b.n	8000d5c <keyPressHandler+0xdc>
		}
		else if(ulNotificationValue==0x09){
 8000d4c:	687b      	ldr	r3, [r7, #4]
 8000d4e:	2b09      	cmp	r3, #9
 8000d50:	d104      	bne.n	8000d5c <keyPressHandler+0xdc>
			pword[cnt]='9';
 8000d52:	4a06      	ldr	r2, [pc, #24]	@ (8000d6c <keyPressHandler+0xec>)
 8000d54:	683b      	ldr	r3, [r7, #0]
 8000d56:	4413      	add	r3, r2
 8000d58:	2239      	movs	r2, #57	@ 0x39
 8000d5a:	701a      	strb	r2, [r3, #0]
		}
		return pword;
 8000d5c:	4b03      	ldr	r3, [pc, #12]	@ (8000d6c <keyPressHandler+0xec>)
	}
}
 8000d5e:	4618      	mov	r0, r3
 8000d60:	3714      	adds	r7, #20
 8000d62:	46bd      	mov	sp, r7
 8000d64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d68:	4770      	bx	lr
 8000d6a:	bf00      	nop
 8000d6c:	200001a4 	.word	0x200001a4

08000d70 <readKeypadChar>:

// read keypad function that returns pressed key value (in hex)
uint8_t readKeypadChar(){
 8000d70:	b580      	push	{r7, lr}
 8000d72:	b082      	sub	sp, #8
 8000d74:	af00      	add	r7, sp, #0
	uint8_t val;

	//Infinite loop so that it continuously prompts user to enter
	//value and only breaks when keypad is pressed
	while(1){
		HAL_GPIO_WritePin(C1_OPT_GPIO_Port, C1_OPT_Pin, 0);
 8000d76:	2200      	movs	r2, #0
 8000d78:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000d7c:	488a      	ldr	r0, [pc, #552]	@ (8000fa8 <readKeypadChar+0x238>)
 8000d7e:	f001 fef1 	bl	8002b64 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(C2_OPT_GPIO_Port, C2_OPT_Pin, 1);
 8000d82:	2201      	movs	r2, #1
 8000d84:	2110      	movs	r1, #16
 8000d86:	4888      	ldr	r0, [pc, #544]	@ (8000fa8 <readKeypadChar+0x238>)
 8000d88:	f001 feec 	bl	8002b64 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(C3_OPT_GPIO_Port, C3_OPT_Pin, 1);
 8000d8c:	2201      	movs	r2, #1
 8000d8e:	2120      	movs	r1, #32
 8000d90:	4885      	ldr	r0, [pc, #532]	@ (8000fa8 <readKeypadChar+0x238>)
 8000d92:	f001 fee7 	bl	8002b64 <HAL_GPIO_WritePin>

		if(!HAL_GPIO_ReadPin(R1_IPT_GPIO_Port, R1_IPT_Pin)){
 8000d96:	2140      	movs	r1, #64	@ 0x40
 8000d98:	4883      	ldr	r0, [pc, #524]	@ (8000fa8 <readKeypadChar+0x238>)
 8000d9a:	f001 fecb 	bl	8002b34 <HAL_GPIO_ReadPin>
 8000d9e:	4603      	mov	r3, r0
 8000da0:	2b00      	cmp	r3, #0
 8000da2:	d10a      	bne.n	8000dba <readKeypadChar+0x4a>
			while(!HAL_GPIO_ReadPin(R1_IPT_GPIO_Port, R1_IPT_Pin));
 8000da4:	bf00      	nop
 8000da6:	2140      	movs	r1, #64	@ 0x40
 8000da8:	487f      	ldr	r0, [pc, #508]	@ (8000fa8 <readKeypadChar+0x238>)
 8000daa:	f001 fec3 	bl	8002b34 <HAL_GPIO_ReadPin>
 8000dae:	4603      	mov	r3, r0
 8000db0:	2b00      	cmp	r3, #0
 8000db2:	d0f8      	beq.n	8000da6 <readKeypadChar+0x36>
			val=0x01;
 8000db4:	2301      	movs	r3, #1
 8000db6:	71fb      	strb	r3, [r7, #7]
			break;
 8000db8:	e0f1      	b.n	8000f9e <readKeypadChar+0x22e>
		}
		else if(!HAL_GPIO_ReadPin(R2_IPT_GPIO_Port, R2_IPT_Pin)){
 8000dba:	2180      	movs	r1, #128	@ 0x80
 8000dbc:	487b      	ldr	r0, [pc, #492]	@ (8000fac <readKeypadChar+0x23c>)
 8000dbe:	f001 feb9 	bl	8002b34 <HAL_GPIO_ReadPin>
 8000dc2:	4603      	mov	r3, r0
 8000dc4:	2b00      	cmp	r3, #0
 8000dc6:	d10a      	bne.n	8000dde <readKeypadChar+0x6e>
			while(!HAL_GPIO_ReadPin(R2_IPT_GPIO_Port, R2_IPT_Pin));
 8000dc8:	bf00      	nop
 8000dca:	2180      	movs	r1, #128	@ 0x80
 8000dcc:	4877      	ldr	r0, [pc, #476]	@ (8000fac <readKeypadChar+0x23c>)
 8000dce:	f001 feb1 	bl	8002b34 <HAL_GPIO_ReadPin>
 8000dd2:	4603      	mov	r3, r0
 8000dd4:	2b00      	cmp	r3, #0
 8000dd6:	d0f8      	beq.n	8000dca <readKeypadChar+0x5a>
			val=0x04;
 8000dd8:	2304      	movs	r3, #4
 8000dda:	71fb      	strb	r3, [r7, #7]
			break;
 8000ddc:	e0df      	b.n	8000f9e <readKeypadChar+0x22e>
		}
		else if(!HAL_GPIO_ReadPin(R3_IPT_GPIO_Port, R3_IPT_Pin)){
 8000dde:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000de2:	4873      	ldr	r0, [pc, #460]	@ (8000fb0 <readKeypadChar+0x240>)
 8000de4:	f001 fea6 	bl	8002b34 <HAL_GPIO_ReadPin>
 8000de8:	4603      	mov	r3, r0
 8000dea:	2b00      	cmp	r3, #0
 8000dec:	d10b      	bne.n	8000e06 <readKeypadChar+0x96>
			while(!HAL_GPIO_ReadPin(R3_IPT_GPIO_Port, R3_IPT_Pin));
 8000dee:	bf00      	nop
 8000df0:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000df4:	486e      	ldr	r0, [pc, #440]	@ (8000fb0 <readKeypadChar+0x240>)
 8000df6:	f001 fe9d 	bl	8002b34 <HAL_GPIO_ReadPin>
 8000dfa:	4603      	mov	r3, r0
 8000dfc:	2b00      	cmp	r3, #0
 8000dfe:	d0f7      	beq.n	8000df0 <readKeypadChar+0x80>
			val=0x07;
 8000e00:	2307      	movs	r3, #7
 8000e02:	71fb      	strb	r3, [r7, #7]
			break;
 8000e04:	e0cb      	b.n	8000f9e <readKeypadChar+0x22e>
		}
		else if(!HAL_GPIO_ReadPin(R4_IPT_GPIO_Port, R4_IPT_Pin)){
 8000e06:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000e0a:	4869      	ldr	r0, [pc, #420]	@ (8000fb0 <readKeypadChar+0x240>)
 8000e0c:	f001 fe92 	bl	8002b34 <HAL_GPIO_ReadPin>
 8000e10:	4603      	mov	r3, r0
 8000e12:	2b00      	cmp	r3, #0
 8000e14:	d10b      	bne.n	8000e2e <readKeypadChar+0xbe>
			while(!HAL_GPIO_ReadPin(R4_IPT_GPIO_Port, R4_IPT_Pin));
 8000e16:	bf00      	nop
 8000e18:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000e1c:	4864      	ldr	r0, [pc, #400]	@ (8000fb0 <readKeypadChar+0x240>)
 8000e1e:	f001 fe89 	bl	8002b34 <HAL_GPIO_ReadPin>
 8000e22:	4603      	mov	r3, r0
 8000e24:	2b00      	cmp	r3, #0
 8000e26:	d0f7      	beq.n	8000e18 <readKeypadChar+0xa8>
			val=ENTER_KEY;
 8000e28:	23ff      	movs	r3, #255	@ 0xff
 8000e2a:	71fb      	strb	r3, [r7, #7]
			break;
 8000e2c:	e0b7      	b.n	8000f9e <readKeypadChar+0x22e>
		}

		HAL_GPIO_WritePin(C1_OPT_GPIO_Port, C1_OPT_Pin, 1);
 8000e2e:	2201      	movs	r2, #1
 8000e30:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000e34:	485c      	ldr	r0, [pc, #368]	@ (8000fa8 <readKeypadChar+0x238>)
 8000e36:	f001 fe95 	bl	8002b64 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(C2_OPT_GPIO_Port, C2_OPT_Pin, 0);
 8000e3a:	2200      	movs	r2, #0
 8000e3c:	2110      	movs	r1, #16
 8000e3e:	485a      	ldr	r0, [pc, #360]	@ (8000fa8 <readKeypadChar+0x238>)
 8000e40:	f001 fe90 	bl	8002b64 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(C3_OPT_GPIO_Port, C3_OPT_Pin, 1);
 8000e44:	2201      	movs	r2, #1
 8000e46:	2120      	movs	r1, #32
 8000e48:	4857      	ldr	r0, [pc, #348]	@ (8000fa8 <readKeypadChar+0x238>)
 8000e4a:	f001 fe8b 	bl	8002b64 <HAL_GPIO_WritePin>

		if(!HAL_GPIO_ReadPin(R1_IPT_GPIO_Port, R1_IPT_Pin)){
 8000e4e:	2140      	movs	r1, #64	@ 0x40
 8000e50:	4855      	ldr	r0, [pc, #340]	@ (8000fa8 <readKeypadChar+0x238>)
 8000e52:	f001 fe6f 	bl	8002b34 <HAL_GPIO_ReadPin>
 8000e56:	4603      	mov	r3, r0
 8000e58:	2b00      	cmp	r3, #0
 8000e5a:	d10a      	bne.n	8000e72 <readKeypadChar+0x102>
			while(!HAL_GPIO_ReadPin(R1_IPT_GPIO_Port, R1_IPT_Pin));
 8000e5c:	bf00      	nop
 8000e5e:	2140      	movs	r1, #64	@ 0x40
 8000e60:	4851      	ldr	r0, [pc, #324]	@ (8000fa8 <readKeypadChar+0x238>)
 8000e62:	f001 fe67 	bl	8002b34 <HAL_GPIO_ReadPin>
 8000e66:	4603      	mov	r3, r0
 8000e68:	2b00      	cmp	r3, #0
 8000e6a:	d0f8      	beq.n	8000e5e <readKeypadChar+0xee>
			val=0x02;
 8000e6c:	2302      	movs	r3, #2
 8000e6e:	71fb      	strb	r3, [r7, #7]
			break;
 8000e70:	e095      	b.n	8000f9e <readKeypadChar+0x22e>
		}
		else if(!HAL_GPIO_ReadPin(R2_IPT_GPIO_Port, R2_IPT_Pin)){
 8000e72:	2180      	movs	r1, #128	@ 0x80
 8000e74:	484d      	ldr	r0, [pc, #308]	@ (8000fac <readKeypadChar+0x23c>)
 8000e76:	f001 fe5d 	bl	8002b34 <HAL_GPIO_ReadPin>
 8000e7a:	4603      	mov	r3, r0
 8000e7c:	2b00      	cmp	r3, #0
 8000e7e:	d10a      	bne.n	8000e96 <readKeypadChar+0x126>
			while(!HAL_GPIO_ReadPin(R2_IPT_GPIO_Port, R2_IPT_Pin));
 8000e80:	bf00      	nop
 8000e82:	2180      	movs	r1, #128	@ 0x80
 8000e84:	4849      	ldr	r0, [pc, #292]	@ (8000fac <readKeypadChar+0x23c>)
 8000e86:	f001 fe55 	bl	8002b34 <HAL_GPIO_ReadPin>
 8000e8a:	4603      	mov	r3, r0
 8000e8c:	2b00      	cmp	r3, #0
 8000e8e:	d0f8      	beq.n	8000e82 <readKeypadChar+0x112>
			val=0x05;
 8000e90:	2305      	movs	r3, #5
 8000e92:	71fb      	strb	r3, [r7, #7]
			break;
 8000e94:	e083      	b.n	8000f9e <readKeypadChar+0x22e>
		}
		else if(!HAL_GPIO_ReadPin(R3_IPT_GPIO_Port, R3_IPT_Pin)){
 8000e96:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000e9a:	4845      	ldr	r0, [pc, #276]	@ (8000fb0 <readKeypadChar+0x240>)
 8000e9c:	f001 fe4a 	bl	8002b34 <HAL_GPIO_ReadPin>
 8000ea0:	4603      	mov	r3, r0
 8000ea2:	2b00      	cmp	r3, #0
 8000ea4:	d10b      	bne.n	8000ebe <readKeypadChar+0x14e>
			while(!HAL_GPIO_ReadPin(R3_IPT_GPIO_Port, R3_IPT_Pin));
 8000ea6:	bf00      	nop
 8000ea8:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000eac:	4840      	ldr	r0, [pc, #256]	@ (8000fb0 <readKeypadChar+0x240>)
 8000eae:	f001 fe41 	bl	8002b34 <HAL_GPIO_ReadPin>
 8000eb2:	4603      	mov	r3, r0
 8000eb4:	2b00      	cmp	r3, #0
 8000eb6:	d0f7      	beq.n	8000ea8 <readKeypadChar+0x138>
			val=0x08;
 8000eb8:	2308      	movs	r3, #8
 8000eba:	71fb      	strb	r3, [r7, #7]
			break;
 8000ebc:	e06f      	b.n	8000f9e <readKeypadChar+0x22e>
		}
		else if(!HAL_GPIO_ReadPin(R4_IPT_GPIO_Port, R4_IPT_Pin)){
 8000ebe:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000ec2:	483b      	ldr	r0, [pc, #236]	@ (8000fb0 <readKeypadChar+0x240>)
 8000ec4:	f001 fe36 	bl	8002b34 <HAL_GPIO_ReadPin>
 8000ec8:	4603      	mov	r3, r0
 8000eca:	2b00      	cmp	r3, #0
 8000ecc:	d10b      	bne.n	8000ee6 <readKeypadChar+0x176>
			while(!HAL_GPIO_ReadPin(R4_IPT_GPIO_Port, R4_IPT_Pin));
 8000ece:	bf00      	nop
 8000ed0:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000ed4:	4836      	ldr	r0, [pc, #216]	@ (8000fb0 <readKeypadChar+0x240>)
 8000ed6:	f001 fe2d 	bl	8002b34 <HAL_GPIO_ReadPin>
 8000eda:	4603      	mov	r3, r0
 8000edc:	2b00      	cmp	r3, #0
 8000ede:	d0f7      	beq.n	8000ed0 <readKeypadChar+0x160>
			val=0x00;
 8000ee0:	2300      	movs	r3, #0
 8000ee2:	71fb      	strb	r3, [r7, #7]
			break;
 8000ee4:	e05b      	b.n	8000f9e <readKeypadChar+0x22e>
		}

		HAL_GPIO_WritePin(C1_OPT_GPIO_Port, C1_OPT_Pin, 1);
 8000ee6:	2201      	movs	r2, #1
 8000ee8:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000eec:	482e      	ldr	r0, [pc, #184]	@ (8000fa8 <readKeypadChar+0x238>)
 8000eee:	f001 fe39 	bl	8002b64 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(C2_OPT_GPIO_Port, C2_OPT_Pin, 1);
 8000ef2:	2201      	movs	r2, #1
 8000ef4:	2110      	movs	r1, #16
 8000ef6:	482c      	ldr	r0, [pc, #176]	@ (8000fa8 <readKeypadChar+0x238>)
 8000ef8:	f001 fe34 	bl	8002b64 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(C3_OPT_GPIO_Port, C3_OPT_Pin, 0);
 8000efc:	2200      	movs	r2, #0
 8000efe:	2120      	movs	r1, #32
 8000f00:	4829      	ldr	r0, [pc, #164]	@ (8000fa8 <readKeypadChar+0x238>)
 8000f02:	f001 fe2f 	bl	8002b64 <HAL_GPIO_WritePin>

		if(!HAL_GPIO_ReadPin(R1_IPT_GPIO_Port, R1_IPT_Pin)){
 8000f06:	2140      	movs	r1, #64	@ 0x40
 8000f08:	4827      	ldr	r0, [pc, #156]	@ (8000fa8 <readKeypadChar+0x238>)
 8000f0a:	f001 fe13 	bl	8002b34 <HAL_GPIO_ReadPin>
 8000f0e:	4603      	mov	r3, r0
 8000f10:	2b00      	cmp	r3, #0
 8000f12:	d10a      	bne.n	8000f2a <readKeypadChar+0x1ba>
			while(!HAL_GPIO_ReadPin(R1_IPT_GPIO_Port, R1_IPT_Pin));
 8000f14:	bf00      	nop
 8000f16:	2140      	movs	r1, #64	@ 0x40
 8000f18:	4823      	ldr	r0, [pc, #140]	@ (8000fa8 <readKeypadChar+0x238>)
 8000f1a:	f001 fe0b 	bl	8002b34 <HAL_GPIO_ReadPin>
 8000f1e:	4603      	mov	r3, r0
 8000f20:	2b00      	cmp	r3, #0
 8000f22:	d0f8      	beq.n	8000f16 <readKeypadChar+0x1a6>
			val=0x03;
 8000f24:	2303      	movs	r3, #3
 8000f26:	71fb      	strb	r3, [r7, #7]
			break;
 8000f28:	e039      	b.n	8000f9e <readKeypadChar+0x22e>
		}
		else if(!HAL_GPIO_ReadPin(R2_IPT_GPIO_Port, R2_IPT_Pin)){
 8000f2a:	2180      	movs	r1, #128	@ 0x80
 8000f2c:	481f      	ldr	r0, [pc, #124]	@ (8000fac <readKeypadChar+0x23c>)
 8000f2e:	f001 fe01 	bl	8002b34 <HAL_GPIO_ReadPin>
 8000f32:	4603      	mov	r3, r0
 8000f34:	2b00      	cmp	r3, #0
 8000f36:	d10a      	bne.n	8000f4e <readKeypadChar+0x1de>
			while(!HAL_GPIO_ReadPin(R2_IPT_GPIO_Port, R2_IPT_Pin));
 8000f38:	bf00      	nop
 8000f3a:	2180      	movs	r1, #128	@ 0x80
 8000f3c:	481b      	ldr	r0, [pc, #108]	@ (8000fac <readKeypadChar+0x23c>)
 8000f3e:	f001 fdf9 	bl	8002b34 <HAL_GPIO_ReadPin>
 8000f42:	4603      	mov	r3, r0
 8000f44:	2b00      	cmp	r3, #0
 8000f46:	d0f8      	beq.n	8000f3a <readKeypadChar+0x1ca>
			val=0x06;
 8000f48:	2306      	movs	r3, #6
 8000f4a:	71fb      	strb	r3, [r7, #7]
			break;
 8000f4c:	e027      	b.n	8000f9e <readKeypadChar+0x22e>
		}
		else if(!HAL_GPIO_ReadPin(R3_IPT_GPIO_Port, R3_IPT_Pin)){
 8000f4e:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000f52:	4817      	ldr	r0, [pc, #92]	@ (8000fb0 <readKeypadChar+0x240>)
 8000f54:	f001 fdee 	bl	8002b34 <HAL_GPIO_ReadPin>
 8000f58:	4603      	mov	r3, r0
 8000f5a:	2b00      	cmp	r3, #0
 8000f5c:	d10b      	bne.n	8000f76 <readKeypadChar+0x206>
			while(!HAL_GPIO_ReadPin(R3_IPT_GPIO_Port, R3_IPT_Pin));
 8000f5e:	bf00      	nop
 8000f60:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000f64:	4812      	ldr	r0, [pc, #72]	@ (8000fb0 <readKeypadChar+0x240>)
 8000f66:	f001 fde5 	bl	8002b34 <HAL_GPIO_ReadPin>
 8000f6a:	4603      	mov	r3, r0
 8000f6c:	2b00      	cmp	r3, #0
 8000f6e:	d0f7      	beq.n	8000f60 <readKeypadChar+0x1f0>
			val=0x09;
 8000f70:	2309      	movs	r3, #9
 8000f72:	71fb      	strb	r3, [r7, #7]
			break;
 8000f74:	e013      	b.n	8000f9e <readKeypadChar+0x22e>
		}
		else if(!HAL_GPIO_ReadPin(R4_IPT_GPIO_Port, R4_IPT_Pin)){
 8000f76:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000f7a:	480d      	ldr	r0, [pc, #52]	@ (8000fb0 <readKeypadChar+0x240>)
 8000f7c:	f001 fdda 	bl	8002b34 <HAL_GPIO_ReadPin>
 8000f80:	4603      	mov	r3, r0
 8000f82:	2b00      	cmp	r3, #0
 8000f84:	f47f aef7 	bne.w	8000d76 <readKeypadChar+0x6>
			while(!HAL_GPIO_ReadPin(R4_IPT_GPIO_Port, R4_IPT_Pin));
 8000f88:	bf00      	nop
 8000f8a:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000f8e:	4808      	ldr	r0, [pc, #32]	@ (8000fb0 <readKeypadChar+0x240>)
 8000f90:	f001 fdd0 	bl	8002b34 <HAL_GPIO_ReadPin>
 8000f94:	4603      	mov	r3, r0
 8000f96:	2b00      	cmp	r3, #0
 8000f98:	d0f7      	beq.n	8000f8a <readKeypadChar+0x21a>
			val=0x11;
 8000f9a:	2311      	movs	r3, #17
 8000f9c:	71fb      	strb	r3, [r7, #7]
			break;
		}
	}
	return val;
 8000f9e:	79fb      	ldrb	r3, [r7, #7]
}
 8000fa0:	4618      	mov	r0, r3
 8000fa2:	3708      	adds	r7, #8
 8000fa4:	46bd      	mov	sp, r7
 8000fa6:	bd80      	pop	{r7, pc}
 8000fa8:	40020400 	.word	0x40020400
 8000fac:	40020800 	.word	0x40020800
 8000fb0:	40020000 	.word	0x40020000

08000fb4 <StartKeyPadIptTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartKeyPadIptTask */
void StartKeyPadIptTask(void *argument)
{
 8000fb4:	b580      	push	{r7, lr}
 8000fb6:	b086      	sub	sp, #24
 8000fb8:	af00      	add	r7, sp, #0
 8000fba:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
	HD44780_Init(2);
 8000fbc:	2002      	movs	r0, #2
 8000fbe:	f000 fdf1 	bl	8001ba4 <HD44780_Init>
	HD44780_Clear();
 8000fc2:	f000 fe73 	bl	8001cac <HD44780_Clear>
	HD44780_Backlight();
 8000fc6:	f000 ff0f 	bl	8001de8 <HD44780_Backlight>

	//System starts in DISARMED mode
	uint8_t val;
	xTaskNotify(Green_LEDTaskHandle,DISARMED,eSetValueWithOverwrite);
 8000fca:	4b14      	ldr	r3, [pc, #80]	@ (800101c <StartKeyPadIptTask+0x68>)
 8000fcc:	6818      	ldr	r0, [r3, #0]
 8000fce:	2300      	movs	r3, #0
 8000fd0:	2203      	movs	r2, #3
 8000fd2:	2101      	movs	r1, #1
 8000fd4:	f006 fff6 	bl	8007fc4 <xTaskGenericNotify>
/* Infinite loop */
	for(;;)
	{
	  //blocking function until keypad press
	  val=readKeypadChar();
 8000fd8:	f7ff feca 	bl	8000d70 <readKeypadChar>
 8000fdc:	4603      	mov	r3, r0
 8000fde:	75fb      	strb	r3, [r7, #23]

	  uint8_t arr[10];
	  sprintf(arr,"%d\r\n",val);
 8000fe0:	7dfa      	ldrb	r2, [r7, #23]
 8000fe2:	f107 030c 	add.w	r3, r7, #12
 8000fe6:	490e      	ldr	r1, [pc, #56]	@ (8001020 <StartKeyPadIptTask+0x6c>)
 8000fe8:	4618      	mov	r0, r3
 8000fea:	f008 f985 	bl	80092f8 <siprintf>
	  HAL_UART_Transmit(&huart2, arr, strlen(arr), osWaitForever);
 8000fee:	f107 030c 	add.w	r3, r7, #12
 8000ff2:	4618      	mov	r0, r3
 8000ff4:	f7ff f916 	bl	8000224 <strlen>
 8000ff8:	4603      	mov	r3, r0
 8000ffa:	b29a      	uxth	r2, r3
 8000ffc:	f107 010c 	add.w	r1, r7, #12
 8001000:	f04f 33ff 	mov.w	r3, #4294967295
 8001004:	4807      	ldr	r0, [pc, #28]	@ (8001024 <StartKeyPadIptTask+0x70>)
 8001006:	f004 f911 	bl	800522c <HAL_UART_Transmit>
	  xTaskNotify(LCDLine2TaskHandle,val,eSetValueWithOverwrite);
 800100a:	4b07      	ldr	r3, [pc, #28]	@ (8001028 <StartKeyPadIptTask+0x74>)
 800100c:	6818      	ldr	r0, [r3, #0]
 800100e:	7df9      	ldrb	r1, [r7, #23]
 8001010:	2300      	movs	r3, #0
 8001012:	2203      	movs	r2, #3
 8001014:	f006 ffd6 	bl	8007fc4 <xTaskGenericNotify>
	{
 8001018:	bf00      	nop
 800101a:	e7dd      	b.n	8000fd8 <StartKeyPadIptTask+0x24>
 800101c:	2000017c 	.word	0x2000017c
 8001020:	08009dac 	.word	0x08009dac
 8001024:	20000128 	.word	0x20000128
 8001028:	20000174 	.word	0x20000174

0800102c <Write_To_LCD>:
}

/* USER CODE BEGIN Header_StartLCDLine2Task */

// Function writes * symbols on screen every keypad press
void Write_To_LCD(int cnt){
 800102c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8001030:	b085      	sub	sp, #20
 8001032:	af00      	add	r7, sp, #0
 8001034:	6078      	str	r0, [r7, #4]
 8001036:	466b      	mov	r3, sp
 8001038:	461e      	mov	r6, r3
	//Write respective amount of * characters on screen
	char screenContent[cnt];
 800103a:	6879      	ldr	r1, [r7, #4]
 800103c:	1e4b      	subs	r3, r1, #1
 800103e:	60fb      	str	r3, [r7, #12]
 8001040:	460a      	mov	r2, r1
 8001042:	2300      	movs	r3, #0
 8001044:	4690      	mov	r8, r2
 8001046:	4699      	mov	r9, r3
 8001048:	f04f 0200 	mov.w	r2, #0
 800104c:	f04f 0300 	mov.w	r3, #0
 8001050:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8001054:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001058:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800105c:	460a      	mov	r2, r1
 800105e:	2300      	movs	r3, #0
 8001060:	4614      	mov	r4, r2
 8001062:	461d      	mov	r5, r3
 8001064:	f04f 0200 	mov.w	r2, #0
 8001068:	f04f 0300 	mov.w	r3, #0
 800106c:	00eb      	lsls	r3, r5, #3
 800106e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001072:	00e2      	lsls	r2, r4, #3
 8001074:	460b      	mov	r3, r1
 8001076:	3307      	adds	r3, #7
 8001078:	08db      	lsrs	r3, r3, #3
 800107a:	00db      	lsls	r3, r3, #3
 800107c:	ebad 0d03 	sub.w	sp, sp, r3
 8001080:	466b      	mov	r3, sp
 8001082:	3300      	adds	r3, #0
 8001084:	60bb      	str	r3, [r7, #8]
	memset(screenContent,'*',cnt);
 8001086:	687b      	ldr	r3, [r7, #4]
 8001088:	461a      	mov	r2, r3
 800108a:	212a      	movs	r1, #42	@ 0x2a
 800108c:	68b8      	ldr	r0, [r7, #8]
 800108e:	f008 f955 	bl	800933c <memset>
	screenContent[cnt]='\0';
 8001092:	68ba      	ldr	r2, [r7, #8]
 8001094:	687b      	ldr	r3, [r7, #4]
 8001096:	4413      	add	r3, r2
 8001098:	2200      	movs	r2, #0
 800109a:	701a      	strb	r2, [r3, #0]

	// use mutex to synchronize use of shared ressource (LCD screen)
	osMutexAcquire(myMutexHandle, osWaitForever);
 800109c:	4b0c      	ldr	r3, [pc, #48]	@ (80010d0 <Write_To_LCD+0xa4>)
 800109e:	681b      	ldr	r3, [r3, #0]
 80010a0:	f04f 31ff 	mov.w	r1, #4294967295
 80010a4:	4618      	mov	r0, r3
 80010a6:	f004 fe3e 	bl	8005d26 <osMutexAcquire>
	HD44780_SetCursor(0,1);
 80010aa:	2101      	movs	r1, #1
 80010ac:	2000      	movs	r0, #0
 80010ae:	f000 fe13 	bl	8001cd8 <HD44780_SetCursor>
	HD44780_PrintStr(screenContent);
 80010b2:	68b8      	ldr	r0, [r7, #8]
 80010b4:	f000 fe82 	bl	8001dbc <HD44780_PrintStr>
	osMutexRelease(myMutexHandle);
 80010b8:	4b05      	ldr	r3, [pc, #20]	@ (80010d0 <Write_To_LCD+0xa4>)
 80010ba:	681b      	ldr	r3, [r3, #0]
 80010bc:	4618      	mov	r0, r3
 80010be:	f004 fe7d 	bl	8005dbc <osMutexRelease>
 80010c2:	46b5      	mov	sp, r6
}
 80010c4:	bf00      	nop
 80010c6:	3714      	adds	r7, #20
 80010c8:	46bd      	mov	sp, r7
 80010ca:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80010ce:	bf00      	nop
 80010d0:	20000190 	.word	0x20000190

080010d4 <Clear_LCD_Line2Screen>:

// Clear Line 2 of LCD Screen
void Clear_LCD_Line2Screen(){
 80010d4:	b580      	push	{r7, lr}
 80010d6:	b082      	sub	sp, #8
 80010d8:	af00      	add	r7, sp, #0

	// use mutex to synchronize use of shared ressource (LCD screen)
	osMutexAcquire(myMutexHandle, osWaitForever);
 80010da:	4b10      	ldr	r3, [pc, #64]	@ (800111c <Clear_LCD_Line2Screen+0x48>)
 80010dc:	681b      	ldr	r3, [r3, #0]
 80010de:	f04f 31ff 	mov.w	r1, #4294967295
 80010e2:	4618      	mov	r0, r3
 80010e4:	f004 fe1f 	bl	8005d26 <osMutexAcquire>
	//Erase line 2 of LCD Screen with spaces.
	HD44780_SetCursor(0,1);
 80010e8:	2101      	movs	r1, #1
 80010ea:	2000      	movs	r0, #0
 80010ec:	f000 fdf4 	bl	8001cd8 <HD44780_SetCursor>
	for(int i=0;i<16;i++){
 80010f0:	2300      	movs	r3, #0
 80010f2:	607b      	str	r3, [r7, #4]
 80010f4:	e005      	b.n	8001102 <Clear_LCD_Line2Screen+0x2e>
		HD44780_PrintStr(" ");
 80010f6:	480a      	ldr	r0, [pc, #40]	@ (8001120 <Clear_LCD_Line2Screen+0x4c>)
 80010f8:	f000 fe60 	bl	8001dbc <HD44780_PrintStr>
	for(int i=0;i<16;i++){
 80010fc:	687b      	ldr	r3, [r7, #4]
 80010fe:	3301      	adds	r3, #1
 8001100:	607b      	str	r3, [r7, #4]
 8001102:	687b      	ldr	r3, [r7, #4]
 8001104:	2b0f      	cmp	r3, #15
 8001106:	ddf6      	ble.n	80010f6 <Clear_LCD_Line2Screen+0x22>
	}
	osMutexRelease(myMutexHandle);
 8001108:	4b04      	ldr	r3, [pc, #16]	@ (800111c <Clear_LCD_Line2Screen+0x48>)
 800110a:	681b      	ldr	r3, [r3, #0]
 800110c:	4618      	mov	r0, r3
 800110e:	f004 fe55 	bl	8005dbc <osMutexRelease>
}
 8001112:	bf00      	nop
 8001114:	3708      	adds	r7, #8
 8001116:	46bd      	mov	sp, r7
 8001118:	bd80      	pop	{r7, pc}
 800111a:	bf00      	nop
 800111c:	20000190 	.word	0x20000190
 8001120:	08009db4 	.word	0x08009db4

08001124 <StartLCDLine2Task>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartLCDLine2Task */
void StartLCDLine2Task(void *argument)
{
 8001124:	b590      	push	{r4, r7, lr}
 8001126:	b0a3      	sub	sp, #140	@ 0x8c
 8001128:	af00      	add	r7, sp, #0
 800112a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartLCDLine2Task */
	uint32_t ulNotificationValue;
	int cnt=0;
 800112c:	2300      	movs	r3, #0
 800112e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
	int resetPasswordReadyFlag=1,newPasswordFlag=0;
 8001132:	2301      	movs	r3, #1
 8001134:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8001138:	2300      	movs	r3, #0
 800113a:	67fb      	str	r3, [r7, #124]	@ 0x7c
	char pword[MAX_PASSWORD_LENGTH];

	uint8_t temp_is_armed;
	HAL_UART_Transmit(&huart2, "\r\n", 2, osWaitForever);
 800113c:	f04f 33ff 	mov.w	r3, #4294967295
 8001140:	2202      	movs	r2, #2
 8001142:	49b0      	ldr	r1, [pc, #704]	@ (8001404 <StartLCDLine2Task+0x2e0>)
 8001144:	48b0      	ldr	r0, [pc, #704]	@ (8001408 <StartLCDLine2Task+0x2e4>)
 8001146:	f004 f871 	bl	800522c <HAL_UART_Transmit>
	HAL_UART_Transmit(&huart2, Read_from_Flash(START_ADDRESS), strlen(Read_from_Flash(START_ADDRESS)), osWaitForever);
 800114a:	48b0      	ldr	r0, [pc, #704]	@ (800140c <StartLCDLine2Task+0x2e8>)
 800114c:	f7ff fad8 	bl	8000700 <Read_from_Flash>
 8001150:	4604      	mov	r4, r0
 8001152:	48ae      	ldr	r0, [pc, #696]	@ (800140c <StartLCDLine2Task+0x2e8>)
 8001154:	f7ff fad4 	bl	8000700 <Read_from_Flash>
 8001158:	4603      	mov	r3, r0
 800115a:	4618      	mov	r0, r3
 800115c:	f7ff f862 	bl	8000224 <strlen>
 8001160:	4603      	mov	r3, r0
 8001162:	b29a      	uxth	r2, r3
 8001164:	f04f 33ff 	mov.w	r3, #4294967295
 8001168:	4621      	mov	r1, r4
 800116a:	48a7      	ldr	r0, [pc, #668]	@ (8001408 <StartLCDLine2Task+0x2e4>)
 800116c:	f004 f85e 	bl	800522c <HAL_UART_Transmit>
  /* Infinite loop */
  for(;;)
  {

	/* Infinite loop */
	if(xTaskNotifyWait(0, 0xffffffff, &ulNotificationValue, portMAX_DELAY)){
 8001170:	f107 0274 	add.w	r2, r7, #116	@ 0x74
 8001174:	f04f 33ff 	mov.w	r3, #4294967295
 8001178:	f04f 31ff 	mov.w	r1, #4294967295
 800117c:	2000      	movs	r0, #0
 800117e:	f006 fec1 	bl	8007f04 <xTaskNotifyWait>
 8001182:	4603      	mov	r3, r0
 8001184:	2b00      	cmp	r3, #0
 8001186:	d0f3      	beq.n	8001170 <StartLCDLine2Task+0x4c>

		//Copy value of keyPressHandler into pword array
		strcpy(pword,keyPressHandler(ulNotificationValue,cnt));
 8001188:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800118a:	f8d7 1084 	ldr.w	r1, [r7, #132]	@ 0x84
 800118e:	4618      	mov	r0, r3
 8001190:	f7ff fd76 	bl	8000c80 <keyPressHandler>
 8001194:	4602      	mov	r2, r0
 8001196:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 800119a:	4611      	mov	r1, r2
 800119c:	4618      	mov	r0, r3
 800119e:	f008 f95f 	bl	8009460 <strcpy>

		osMutexAcquire(isArmedMutexHandle, osWaitForever);
 80011a2:	4b9b      	ldr	r3, [pc, #620]	@ (8001410 <StartLCDLine2Task+0x2ec>)
 80011a4:	681b      	ldr	r3, [r3, #0]
 80011a6:	f04f 31ff 	mov.w	r1, #4294967295
 80011aa:	4618      	mov	r0, r3
 80011ac:	f004 fdbb 	bl	8005d26 <osMutexAcquire>
		temp_is_armed=is_armed;
 80011b0:	4b98      	ldr	r3, [pc, #608]	@ (8001414 <StartLCDLine2Task+0x2f0>)
 80011b2:	781b      	ldrb	r3, [r3, #0]
 80011b4:	f887 307b 	strb.w	r3, [r7, #123]	@ 0x7b
		osMutexRelease(isArmedMutexHandle);
 80011b8:	4b95      	ldr	r3, [pc, #596]	@ (8001410 <StartLCDLine2Task+0x2ec>)
 80011ba:	681b      	ldr	r3, [r3, #0]
 80011bc:	4618      	mov	r0, r3
 80011be:	f004 fdfd 	bl	8005dbc <osMutexRelease>
		
		// User presses # key in the DISARMED state.
		// Alternates between OLD_PASSWORD and DISARMED states.
		if(ulNotificationValue==NEW_PASSWORD && !temp_is_armed){
 80011c2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80011c4:	2b11      	cmp	r3, #17
 80011c6:	d132      	bne.n	800122e <StartLCDLine2Task+0x10a>
 80011c8:	f897 307b 	ldrb.w	r3, [r7, #123]	@ 0x7b
 80011cc:	2b00      	cmp	r3, #0
 80011ce:	d12e      	bne.n	800122e <StartLCDLine2Task+0x10a>
			cnt=0;
 80011d0:	2300      	movs	r3, #0
 80011d2:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
			Clear_LCD_Line2Screen();
 80011d6:	f7ff ff7d 	bl	80010d4 <Clear_LCD_Line2Screen>
			if(resetPasswordReadyFlag){
 80011da:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80011de:	2b00      	cmp	r3, #0
 80011e0:	d011      	beq.n	8001206 <StartLCDLine2Task+0xe2>
				HAL_UART_Transmit(&huart2, "NEWPASSWORD!!!!\r\n", strlen("NEWPASSWORD!!!!\r\n"), osWaitForever);
 80011e2:	f04f 33ff 	mov.w	r3, #4294967295
 80011e6:	2211      	movs	r2, #17
 80011e8:	498b      	ldr	r1, [pc, #556]	@ (8001418 <StartLCDLine2Task+0x2f4>)
 80011ea:	4887      	ldr	r0, [pc, #540]	@ (8001408 <StartLCDLine2Task+0x2e4>)
 80011ec:	f004 f81e 	bl	800522c <HAL_UART_Transmit>
				resetPasswordReadyFlag=0;
 80011f0:	2300      	movs	r3, #0
 80011f2:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
				xTaskNotify(resetPwordTaskHandle,OLD_PASSWORD,eSetValueWithOverwrite);
 80011f6:	4b89      	ldr	r3, [pc, #548]	@ (800141c <StartLCDLine2Task+0x2f8>)
 80011f8:	6818      	ldr	r0, [r3, #0]
 80011fa:	2300      	movs	r3, #0
 80011fc:	2203      	movs	r2, #3
 80011fe:	2110      	movs	r1, #16
 8001200:	f006 fee0 	bl	8007fc4 <xTaskGenericNotify>
			if(resetPasswordReadyFlag){
 8001204:	e0fd      	b.n	8001402 <StartLCDLine2Task+0x2de>
			}
			else{
				HAL_UART_Transmit(&huart2, "SECOND ELSE \r\n", strlen("SECOND ELSE \r\n"), osWaitForever);
 8001206:	f04f 33ff 	mov.w	r3, #4294967295
 800120a:	220e      	movs	r2, #14
 800120c:	4984      	ldr	r1, [pc, #528]	@ (8001420 <StartLCDLine2Task+0x2fc>)
 800120e:	487e      	ldr	r0, [pc, #504]	@ (8001408 <StartLCDLine2Task+0x2e4>)
 8001210:	f004 f80c 	bl	800522c <HAL_UART_Transmit>
				newPasswordFlag=0;
 8001214:	2300      	movs	r3, #0
 8001216:	67fb      	str	r3, [r7, #124]	@ 0x7c
				resetPasswordReadyFlag=1;
 8001218:	2301      	movs	r3, #1
 800121a:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
				xTaskNotify(Green_LEDTaskHandle,DISARMED,eSetValueWithOverwrite);
 800121e:	4b81      	ldr	r3, [pc, #516]	@ (8001424 <StartLCDLine2Task+0x300>)
 8001220:	6818      	ldr	r0, [r3, #0]
 8001222:	2300      	movs	r3, #0
 8001224:	2203      	movs	r2, #3
 8001226:	2101      	movs	r1, #1
 8001228:	f006 fecc 	bl	8007fc4 <xTaskGenericNotify>
			if(resetPasswordReadyFlag){
 800122c:	e0e9      	b.n	8001402 <StartLCDLine2Task+0x2de>
			}
		}

		// If exceeded MAX_PASSWORD_LENGTH (6) or user presses enter key.
		else if(cnt==(MAX_PASSWORD_LENGTH-1) || ulNotificationValue==ENTER_KEY){
 800122e:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8001232:	2b05      	cmp	r3, #5
 8001234:	d003      	beq.n	800123e <StartLCDLine2Task+0x11a>
 8001236:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8001238:	2bff      	cmp	r3, #255	@ 0xff
 800123a:	f040 80cd 	bne.w	80013d8 <StartLCDLine2Task+0x2b4>
				// User presses enter and/or password length is between 4 and 6
				if((ulNotificationValue==ENTER_KEY && cnt>=MIN_PASSWORD_LENGTH) || cnt==(MAX_PASSWORD_LENGTH-1)){
 800123e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8001240:	2bff      	cmp	r3, #255	@ 0xff
 8001242:	d103      	bne.n	800124c <StartLCDLine2Task+0x128>
 8001244:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8001248:	2b03      	cmp	r3, #3
 800124a:	dc04      	bgt.n	8001256 <StartLCDLine2Task+0x132>
 800124c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8001250:	2b05      	cmp	r3, #5
 8001252:	f040 80d5 	bne.w	8001400 <StartLCDLine2Task+0x2dc>
					cnt=0;
 8001256:	2300      	movs	r3, #0
 8001258:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
					Clear_LCD_Line2Screen();
 800125c:	f7ff ff3a 	bl	80010d4 <Clear_LCD_Line2Screen>

					// After user sets new password, we go back to DISARMED state
					if(newPasswordFlag){
 8001260:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8001262:	2b00      	cmp	r3, #0
 8001264:	d019      	beq.n	800129a <StartLCDLine2Task+0x176>
						HAL_UART_Transmit(&huart2, "idk this is newpasswordflag\n\r", strlen("idk this is newpasswordflag\n\r"), osWaitForever);
 8001266:	f04f 33ff 	mov.w	r3, #4294967295
 800126a:	221d      	movs	r2, #29
 800126c:	496e      	ldr	r1, [pc, #440]	@ (8001428 <StartLCDLine2Task+0x304>)
 800126e:	4866      	ldr	r0, [pc, #408]	@ (8001408 <StartLCDLine2Task+0x2e4>)
 8001270:	f003 ffdc 	bl	800522c <HAL_UART_Transmit>

						Write_to_Flash(START_ADDRESS, pword);
 8001274:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8001278:	4619      	mov	r1, r3
 800127a:	4864      	ldr	r0, [pc, #400]	@ (800140c <StartLCDLine2Task+0x2e8>)
 800127c:	f7ff f9fa 	bl	8000674 <Write_to_Flash>
						xTaskNotify(Green_LEDTaskHandle,DISARMED,eSetValueWithOverwrite);
 8001280:	4b68      	ldr	r3, [pc, #416]	@ (8001424 <StartLCDLine2Task+0x300>)
 8001282:	6818      	ldr	r0, [r3, #0]
 8001284:	2300      	movs	r3, #0
 8001286:	2203      	movs	r2, #3
 8001288:	2101      	movs	r1, #1
 800128a:	f006 fe9b 	bl	8007fc4 <xTaskGenericNotify>
						newPasswordFlag=0;
 800128e:	2300      	movs	r3, #0
 8001290:	67fb      	str	r3, [r7, #124]	@ 0x7c
						resetPasswordReadyFlag=1;
 8001292:	2301      	movs	r3, #1
 8001294:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
				if((ulNotificationValue==ENTER_KEY && cnt>=MIN_PASSWORD_LENGTH) || cnt==(MAX_PASSWORD_LENGTH-1)){
 8001298:	e0b2      	b.n	8001400 <StartLCDLine2Task+0x2dc>
					}
					// If user is entering old password (to arm, disarm or to change passwords).
					else{
						
						// If user arms the alarm with the correct password (strcmp verifies correctness)
						if(!temp_is_armed && resetPasswordReadyFlag && !strcmp(pword,Read_from_Flash(START_ADDRESS))){
 800129a:	f897 307b 	ldrb.w	r3, [r7, #123]	@ 0x7b
 800129e:	2b00      	cmp	r3, #0
 80012a0:	d140      	bne.n	8001324 <StartLCDLine2Task+0x200>
 80012a2:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80012a6:	2b00      	cmp	r3, #0
 80012a8:	d03c      	beq.n	8001324 <StartLCDLine2Task+0x200>
 80012aa:	4858      	ldr	r0, [pc, #352]	@ (800140c <StartLCDLine2Task+0x2e8>)
 80012ac:	f7ff fa28 	bl	8000700 <Read_from_Flash>
 80012b0:	4602      	mov	r2, r0
 80012b2:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 80012b6:	4611      	mov	r1, r2
 80012b8:	4618      	mov	r0, r3
 80012ba:	f7fe ffa9 	bl	8000210 <strcmp>
 80012be:	4603      	mov	r3, r0
 80012c0:	2b00      	cmp	r3, #0
 80012c2:	d12f      	bne.n	8001324 <StartLCDLine2Task+0x200>
							uint8_t temp[100];
							sprintf(temp,"resetPasswordFlag = %d 1st if\n\r",resetPasswordReadyFlag);
 80012c4:	f107 0308 	add.w	r3, r7, #8
 80012c8:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80012cc:	4957      	ldr	r1, [pc, #348]	@ (800142c <StartLCDLine2Task+0x308>)
 80012ce:	4618      	mov	r0, r3
 80012d0:	f008 f812 	bl	80092f8 <siprintf>
							HAL_UART_Transmit(&huart2, temp, strlen(temp), osWaitForever);
 80012d4:	f107 0308 	add.w	r3, r7, #8
 80012d8:	4618      	mov	r0, r3
 80012da:	f7fe ffa3 	bl	8000224 <strlen>
 80012de:	4603      	mov	r3, r0
 80012e0:	b29a      	uxth	r2, r3
 80012e2:	f107 0108 	add.w	r1, r7, #8
 80012e6:	f04f 33ff 	mov.w	r3, #4294967295
 80012ea:	4847      	ldr	r0, [pc, #284]	@ (8001408 <StartLCDLine2Task+0x2e4>)
 80012ec:	f003 ff9e 	bl	800522c <HAL_UART_Transmit>

							resetPasswordReadyFlag=0;
 80012f0:	2300      	movs	r3, #0
 80012f2:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
							osMutexAcquire(isArmedMutexHandle, osWaitForever);
 80012f6:	4b46      	ldr	r3, [pc, #280]	@ (8001410 <StartLCDLine2Task+0x2ec>)
 80012f8:	681b      	ldr	r3, [r3, #0]
 80012fa:	f04f 31ff 	mov.w	r1, #4294967295
 80012fe:	4618      	mov	r0, r3
 8001300:	f004 fd11 	bl	8005d26 <osMutexAcquire>
							is_armed=1;
 8001304:	4b43      	ldr	r3, [pc, #268]	@ (8001414 <StartLCDLine2Task+0x2f0>)
 8001306:	2201      	movs	r2, #1
 8001308:	701a      	strb	r2, [r3, #0]
							osMutexRelease(isArmedMutexHandle);
 800130a:	4b41      	ldr	r3, [pc, #260]	@ (8001410 <StartLCDLine2Task+0x2ec>)
 800130c:	681b      	ldr	r3, [r3, #0]
 800130e:	4618      	mov	r0, r3
 8001310:	f004 fd54 	bl	8005dbc <osMutexRelease>
							xTaskNotify(Red_LEDTaskHandle,ARMED,eSetValueWithOverwrite);
 8001314:	4b46      	ldr	r3, [pc, #280]	@ (8001430 <StartLCDLine2Task+0x30c>)
 8001316:	6818      	ldr	r0, [r3, #0]
 8001318:	2300      	movs	r3, #0
 800131a:	2203      	movs	r2, #3
 800131c:	2100      	movs	r1, #0
 800131e:	f006 fe51 	bl	8007fc4 <xTaskGenericNotify>
						if(!temp_is_armed && resetPasswordReadyFlag && !strcmp(pword,Read_from_Flash(START_ADDRESS))){
 8001322:	e058      	b.n	80013d6 <StartLCDLine2Task+0x2b2>

						}
							
						// If user disarms the alarm with the correct password (strcmp verifies correctness)
						else if(temp_is_armed && !resetPasswordReadyFlag && !strcmp(pword,Read_from_Flash(START_ADDRESS))){
 8001324:	f897 307b 	ldrb.w	r3, [r7, #123]	@ 0x7b
 8001328:	2b00      	cmp	r3, #0
 800132a:	d031      	beq.n	8001390 <StartLCDLine2Task+0x26c>
 800132c:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8001330:	2b00      	cmp	r3, #0
 8001332:	d12d      	bne.n	8001390 <StartLCDLine2Task+0x26c>
 8001334:	4835      	ldr	r0, [pc, #212]	@ (800140c <StartLCDLine2Task+0x2e8>)
 8001336:	f7ff f9e3 	bl	8000700 <Read_from_Flash>
 800133a:	4602      	mov	r2, r0
 800133c:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8001340:	4611      	mov	r1, r2
 8001342:	4618      	mov	r0, r3
 8001344:	f7fe ff64 	bl	8000210 <strcmp>
 8001348:	4603      	mov	r3, r0
 800134a:	2b00      	cmp	r3, #0
 800134c:	d120      	bne.n	8001390 <StartLCDLine2Task+0x26c>
							HAL_UART_Transmit(&huart2, "NOWAYBRUGHHH\n\r", strlen("NOWAYBRUGHHH\n\r"), osWaitForever);
 800134e:	f04f 33ff 	mov.w	r3, #4294967295
 8001352:	220e      	movs	r2, #14
 8001354:	4937      	ldr	r1, [pc, #220]	@ (8001434 <StartLCDLine2Task+0x310>)
 8001356:	482c      	ldr	r0, [pc, #176]	@ (8001408 <StartLCDLine2Task+0x2e4>)
 8001358:	f003 ff68 	bl	800522c <HAL_UART_Transmit>

							resetPasswordReadyFlag=1;
 800135c:	2301      	movs	r3, #1
 800135e:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
							osMutexAcquire(isArmedMutexHandle, osWaitForever);
 8001362:	4b2b      	ldr	r3, [pc, #172]	@ (8001410 <StartLCDLine2Task+0x2ec>)
 8001364:	681b      	ldr	r3, [r3, #0]
 8001366:	f04f 31ff 	mov.w	r1, #4294967295
 800136a:	4618      	mov	r0, r3
 800136c:	f004 fcdb 	bl	8005d26 <osMutexAcquire>
							is_armed=0;
 8001370:	4b28      	ldr	r3, [pc, #160]	@ (8001414 <StartLCDLine2Task+0x2f0>)
 8001372:	2200      	movs	r2, #0
 8001374:	701a      	strb	r2, [r3, #0]
							osMutexRelease(isArmedMutexHandle);
 8001376:	4b26      	ldr	r3, [pc, #152]	@ (8001410 <StartLCDLine2Task+0x2ec>)
 8001378:	681b      	ldr	r3, [r3, #0]
 800137a:	4618      	mov	r0, r3
 800137c:	f004 fd1e 	bl	8005dbc <osMutexRelease>
							xTaskNotify(Green_LEDTaskHandle,DISARMED,eSetValueWithOverwrite);
 8001380:	4b28      	ldr	r3, [pc, #160]	@ (8001424 <StartLCDLine2Task+0x300>)
 8001382:	6818      	ldr	r0, [r3, #0]
 8001384:	2300      	movs	r3, #0
 8001386:	2203      	movs	r2, #3
 8001388:	2101      	movs	r1, #1
 800138a:	f006 fe1b 	bl	8007fc4 <xTaskGenericNotify>
 800138e:	e022      	b.n	80013d6 <StartLCDLine2Task+0x2b2>
						}
							
						// If user wants to change password.
						// Correct system password must be entered (strcmp verifies correctness)
						else if(!resetPasswordReadyFlag && !strcmp(pword,Read_from_Flash(START_ADDRESS))){
 8001390:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8001394:	2b00      	cmp	r3, #0
 8001396:	d133      	bne.n	8001400 <StartLCDLine2Task+0x2dc>
 8001398:	481c      	ldr	r0, [pc, #112]	@ (800140c <StartLCDLine2Task+0x2e8>)
 800139a:	f7ff f9b1 	bl	8000700 <Read_from_Flash>
 800139e:	4602      	mov	r2, r0
 80013a0:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 80013a4:	4611      	mov	r1, r2
 80013a6:	4618      	mov	r0, r3
 80013a8:	f7fe ff32 	bl	8000210 <strcmp>
 80013ac:	4603      	mov	r3, r0
 80013ae:	2b00      	cmp	r3, #0
 80013b0:	d126      	bne.n	8001400 <StartLCDLine2Task+0x2dc>
							uint8_t temp[100];
							sprintf(temp,"resetPasswordFlag = %d 3rd elseif\n\r",resetPasswordReadyFlag);
 80013b2:	f107 0308 	add.w	r3, r7, #8
 80013b6:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80013ba:	491f      	ldr	r1, [pc, #124]	@ (8001438 <StartLCDLine2Task+0x314>)
 80013bc:	4618      	mov	r0, r3
 80013be:	f007 ff9b 	bl	80092f8 <siprintf>

							xTaskNotify(resetPwordTaskHandle,NEW_PASSWORD,eSetValueWithOverwrite);
 80013c2:	4b16      	ldr	r3, [pc, #88]	@ (800141c <StartLCDLine2Task+0x2f8>)
 80013c4:	6818      	ldr	r0, [r3, #0]
 80013c6:	2300      	movs	r3, #0
 80013c8:	2203      	movs	r2, #3
 80013ca:	2111      	movs	r1, #17
 80013cc:	f006 fdfa 	bl	8007fc4 <xTaskGenericNotify>
							newPasswordFlag=1;
 80013d0:	2301      	movs	r3, #1
 80013d2:	67fb      	str	r3, [r7, #124]	@ 0x7c
				if((ulNotificationValue==ENTER_KEY && cnt>=MIN_PASSWORD_LENGTH) || cnt==(MAX_PASSWORD_LENGTH-1)){
 80013d4:	e014      	b.n	8001400 <StartLCDLine2Task+0x2dc>
 80013d6:	e013      	b.n	8001400 <StartLCDLine2Task+0x2dc>
						}
					}
				}
			}
			// Generic user input. Cannot accept reset password key (#) when alarm is in AMRED state
			else if(!(temp_is_armed && ulNotificationValue==NEW_PASSWORD)){
 80013d8:	f897 307b 	ldrb.w	r3, [r7, #123]	@ 0x7b
 80013dc:	2b00      	cmp	r3, #0
 80013de:	d003      	beq.n	80013e8 <StartLCDLine2Task+0x2c4>
 80013e0:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80013e2:	2b11      	cmp	r3, #17
 80013e4:	f43f aec4 	beq.w	8001170 <StartLCDLine2Task+0x4c>
				Write_To_LCD(cnt+1);
 80013e8:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80013ec:	3301      	adds	r3, #1
 80013ee:	4618      	mov	r0, r3
 80013f0:	f7ff fe1c 	bl	800102c <Write_To_LCD>
				cnt++;
 80013f4:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80013f8:	3301      	adds	r3, #1
 80013fa:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80013fe:	e6b7      	b.n	8001170 <StartLCDLine2Task+0x4c>
				if((ulNotificationValue==ENTER_KEY && cnt>=MIN_PASSWORD_LENGTH) || cnt==(MAX_PASSWORD_LENGTH-1)){
 8001400:	bf00      	nop
	if(xTaskNotifyWait(0, 0xffffffff, &ulNotificationValue, portMAX_DELAY)){
 8001402:	e6b5      	b.n	8001170 <StartLCDLine2Task+0x4c>
 8001404:	08009db8 	.word	0x08009db8
 8001408:	20000128 	.word	0x20000128
 800140c:	08060000 	.word	0x08060000
 8001410:	20000194 	.word	0x20000194
 8001414:	20000198 	.word	0x20000198
 8001418:	08009dbc 	.word	0x08009dbc
 800141c:	20000184 	.word	0x20000184
 8001420:	08009dd0 	.word	0x08009dd0
 8001424:	2000017c 	.word	0x2000017c
 8001428:	08009de0 	.word	0x08009de0
 800142c:	08009e00 	.word	0x08009e00
 8001430:	20000178 	.word	0x20000178
 8001434:	08009e20 	.word	0x08009e20
 8001438:	08009e30 	.word	0x08009e30

0800143c <StartRED_LEDTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartRED_LEDTask */
void StartRED_LEDTask(void *argument)
{
 800143c:	b580      	push	{r7, lr}
 800143e:	b084      	sub	sp, #16
 8001440:	af00      	add	r7, sp, #0
 8001442:	6078      	str	r0, [r7, #4]
	uint32_t ulNotificationValue;
  /* Infinite loop */
  for(;;)
  {
	  // Clear set bits on exit, and notifies the LCD to arm the system
	  if(xTaskNotifyWait(0, 0xffffffff, &ulNotificationValue, portMAX_DELAY)){
 8001444:	f107 020c 	add.w	r2, r7, #12
 8001448:	f04f 33ff 	mov.w	r3, #4294967295
 800144c:	f04f 31ff 	mov.w	r1, #4294967295
 8001450:	2000      	movs	r0, #0
 8001452:	f006 fd57 	bl	8007f04 <xTaskNotifyWait>
 8001456:	4603      	mov	r3, r0
 8001458:	2b00      	cmp	r3, #0
 800145a:	d0f3      	beq.n	8001444 <StartRED_LEDTask+0x8>
		  xTaskNotify(LCDLine1TaskHandle,ARMED,eSetValueWithOverwrite);
 800145c:	4b08      	ldr	r3, [pc, #32]	@ (8001480 <StartRED_LEDTask+0x44>)
 800145e:	6818      	ldr	r0, [r3, #0]
 8001460:	2300      	movs	r3, #0
 8001462:	2203      	movs	r2, #3
 8001464:	2100      	movs	r1, #0
 8001466:	f006 fdad 	bl	8007fc4 <xTaskGenericNotify>
		  HAL_GPIO_WritePin(RED_LED_GPIO_Port, RED_LED_Pin, 1);
 800146a:	2201      	movs	r2, #1
 800146c:	2101      	movs	r1, #1
 800146e:	4805      	ldr	r0, [pc, #20]	@ (8001484 <StartRED_LEDTask+0x48>)
 8001470:	f001 fb78 	bl	8002b64 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(GREEN_LED_GPIO_Port, GREEN_LED_Pin, 0);
 8001474:	2200      	movs	r2, #0
 8001476:	2110      	movs	r1, #16
 8001478:	4802      	ldr	r0, [pc, #8]	@ (8001484 <StartRED_LEDTask+0x48>)
 800147a:	f001 fb73 	bl	8002b64 <HAL_GPIO_WritePin>
	  if(xTaskNotifyWait(0, 0xffffffff, &ulNotificationValue, portMAX_DELAY)){
 800147e:	e7e1      	b.n	8001444 <StartRED_LEDTask+0x8>
 8001480:	20000180 	.word	0x20000180
 8001484:	40020000 	.word	0x40020000

08001488 <StartGreen_LEDTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartGreen_LEDTask */
void StartGreen_LEDTask(void *argument)
{
 8001488:	b580      	push	{r7, lr}
 800148a:	b084      	sub	sp, #16
 800148c:	af00      	add	r7, sp, #0
 800148e:	6078      	str	r0, [r7, #4]
	uint32_t ulNotificationValue;
  /* Infinite loop */
  for(;;)
  {
	  // Clear set bits on exit, and notifies the LCD to disarm the system
	  if(xTaskNotifyWait(0, 0xffffffff, &ulNotificationValue, portMAX_DELAY)){
 8001490:	f107 020c 	add.w	r2, r7, #12
 8001494:	f04f 33ff 	mov.w	r3, #4294967295
 8001498:	f04f 31ff 	mov.w	r1, #4294967295
 800149c:	2000      	movs	r0, #0
 800149e:	f006 fd31 	bl	8007f04 <xTaskNotifyWait>
 80014a2:	4603      	mov	r3, r0
 80014a4:	2b00      	cmp	r3, #0
 80014a6:	d0f3      	beq.n	8001490 <StartGreen_LEDTask+0x8>
		  HAL_UART_Transmit(&huart2, "WE Are in green\r\n", strlen("WE Are in green\r\n"), osWaitForever);
 80014a8:	f04f 33ff 	mov.w	r3, #4294967295
 80014ac:	2211      	movs	r2, #17
 80014ae:	490c      	ldr	r1, [pc, #48]	@ (80014e0 <StartGreen_LEDTask+0x58>)
 80014b0:	480c      	ldr	r0, [pc, #48]	@ (80014e4 <StartGreen_LEDTask+0x5c>)
 80014b2:	f003 febb 	bl	800522c <HAL_UART_Transmit>
		// If it is a simple disarm, notify the LCD with disarm message,
		// Otherwise simply turn on Green LED
		if(ulNotificationValue==DISARMED){
 80014b6:	68fb      	ldr	r3, [r7, #12]
 80014b8:	2b01      	cmp	r3, #1
 80014ba:	d106      	bne.n	80014ca <StartGreen_LEDTask+0x42>
			xTaskNotify(LCDLine1TaskHandle,DISARMED,eSetValueWithOverwrite);
 80014bc:	4b0a      	ldr	r3, [pc, #40]	@ (80014e8 <StartGreen_LEDTask+0x60>)
 80014be:	6818      	ldr	r0, [r3, #0]
 80014c0:	2300      	movs	r3, #0
 80014c2:	2203      	movs	r2, #3
 80014c4:	2101      	movs	r1, #1
 80014c6:	f006 fd7d 	bl	8007fc4 <xTaskGenericNotify>
		}
		HAL_GPIO_WritePin(RED_LED_GPIO_Port, RED_LED_Pin, 0);
 80014ca:	2200      	movs	r2, #0
 80014cc:	2101      	movs	r1, #1
 80014ce:	4807      	ldr	r0, [pc, #28]	@ (80014ec <StartGreen_LEDTask+0x64>)
 80014d0:	f001 fb48 	bl	8002b64 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GREEN_LED_GPIO_Port, GREEN_LED_Pin, 1);
 80014d4:	2201      	movs	r2, #1
 80014d6:	2110      	movs	r1, #16
 80014d8:	4804      	ldr	r0, [pc, #16]	@ (80014ec <StartGreen_LEDTask+0x64>)
 80014da:	f001 fb43 	bl	8002b64 <HAL_GPIO_WritePin>
	  if(xTaskNotifyWait(0, 0xffffffff, &ulNotificationValue, portMAX_DELAY)){
 80014de:	e7d7      	b.n	8001490 <StartGreen_LEDTask+0x8>
 80014e0:	08009e54 	.word	0x08009e54
 80014e4:	20000128 	.word	0x20000128
 80014e8:	20000180 	.word	0x20000180
 80014ec:	40020000 	.word	0x40020000

080014f0 <StartLCDLine1Task>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartLCDLine1Task */
void StartLCDLine1Task(void *argument)
{
 80014f0:	b580      	push	{r7, lr}
 80014f2:	b084      	sub	sp, #16
 80014f4:	af00      	add	r7, sp, #0
 80014f6:	6078      	str	r0, [r7, #4]
	uint32_t ulNotificationValue;

  /* Infinite loop */
  for(;;)
  {
	  if(xTaskNotifyWait(0, 0xffffffff, &ulNotificationValue, portMAX_DELAY)){
 80014f8:	f107 020c 	add.w	r2, r7, #12
 80014fc:	f04f 33ff 	mov.w	r3, #4294967295
 8001500:	f04f 31ff 	mov.w	r1, #4294967295
 8001504:	2000      	movs	r0, #0
 8001506:	f006 fcfd 	bl	8007f04 <xTaskNotifyWait>
 800150a:	4603      	mov	r3, r0
 800150c:	2b00      	cmp	r3, #0
 800150e:	d0f3      	beq.n	80014f8 <StartLCDLine1Task+0x8>

		  // use mutex to synchronize use of shared ressource (LCD screen)
		  osMutexAcquire(myMutexHandle, osWaitForever);
 8001510:	4b1f      	ldr	r3, [pc, #124]	@ (8001590 <StartLCDLine1Task+0xa0>)
 8001512:	681b      	ldr	r3, [r3, #0]
 8001514:	f04f 31ff 	mov.w	r1, #4294967295
 8001518:	4618      	mov	r0, r3
 800151a:	f004 fc04 	bl	8005d26 <osMutexAcquire>

		  //SYSTEM ARMED
		  if(ulNotificationValue==ARMED){
 800151e:	68fb      	ldr	r3, [r7, #12]
 8001520:	2b00      	cmp	r3, #0
 8001522:	d107      	bne.n	8001534 <StartLCDLine1Task+0x44>

			  HD44780_SetCursor(0,0);
 8001524:	2100      	movs	r1, #0
 8001526:	2000      	movs	r0, #0
 8001528:	f000 fbd6 	bl	8001cd8 <HD44780_SetCursor>
			  HD44780_PrintStr("SYSTEM ARMED   ");
 800152c:	4819      	ldr	r0, [pc, #100]	@ (8001594 <StartLCDLine1Task+0xa4>)
 800152e:	f000 fc45 	bl	8001dbc <HD44780_PrintStr>
 8001532:	e027      	b.n	8001584 <StartLCDLine1Task+0x94>
		  }
		  //SYSTEM DISARMED
		  else if(ulNotificationValue==DISARMED){
 8001534:	68fb      	ldr	r3, [r7, #12]
 8001536:	2b01      	cmp	r3, #1
 8001538:	d107      	bne.n	800154a <StartLCDLine1Task+0x5a>

			  HD44780_SetCursor(0,0);
 800153a:	2100      	movs	r1, #0
 800153c:	2000      	movs	r0, #0
 800153e:	f000 fbcb 	bl	8001cd8 <HD44780_SetCursor>
			  HD44780_PrintStr("SYSTEM DISARMED");
 8001542:	4815      	ldr	r0, [pc, #84]	@ (8001598 <StartLCDLine1Task+0xa8>)
 8001544:	f000 fc3a 	bl	8001dbc <HD44780_PrintStr>
 8001548:	e01c      	b.n	8001584 <StartLCDLine1Task+0x94>
		  }
		  //OLD PASSWORD
		  else if(ulNotificationValue==OLD_PASSWORD){
 800154a:	68fb      	ldr	r3, [r7, #12]
 800154c:	2b10      	cmp	r3, #16
 800154e:	d107      	bne.n	8001560 <StartLCDLine1Task+0x70>
			  HD44780_SetCursor(0,0);
 8001550:	2100      	movs	r1, #0
 8001552:	2000      	movs	r0, #0
 8001554:	f000 fbc0 	bl	8001cd8 <HD44780_SetCursor>
			  HD44780_PrintStr("OLD PASSWORD:    ");
 8001558:	4810      	ldr	r0, [pc, #64]	@ (800159c <StartLCDLine1Task+0xac>)
 800155a:	f000 fc2f 	bl	8001dbc <HD44780_PrintStr>
 800155e:	e011      	b.n	8001584 <StartLCDLine1Task+0x94>
		  }
		  //NEW PASSWORD
		  else if(ulNotificationValue==NEW_PASSWORD){
 8001560:	68fb      	ldr	r3, [r7, #12]
 8001562:	2b11      	cmp	r3, #17
 8001564:	d107      	bne.n	8001576 <StartLCDLine1Task+0x86>
			  HD44780_SetCursor(0,0);
 8001566:	2100      	movs	r1, #0
 8001568:	2000      	movs	r0, #0
 800156a:	f000 fbb5 	bl	8001cd8 <HD44780_SetCursor>
			  HD44780_PrintStr("NEW PASSWORD:  ");
 800156e:	480c      	ldr	r0, [pc, #48]	@ (80015a0 <StartLCDLine1Task+0xb0>)
 8001570:	f000 fc24 	bl	8001dbc <HD44780_PrintStr>
 8001574:	e006      	b.n	8001584 <StartLCDLine1Task+0x94>
		  }
		  else{
			  //CLEAR SCREEN, ERROR...
			  HD44780_SetCursor(0,0);
 8001576:	2100      	movs	r1, #0
 8001578:	2000      	movs	r0, #0
 800157a:	f000 fbad 	bl	8001cd8 <HD44780_SetCursor>
			  HD44780_PrintStr("SYSTEM ERROR... ");
 800157e:	4809      	ldr	r0, [pc, #36]	@ (80015a4 <StartLCDLine1Task+0xb4>)
 8001580:	f000 fc1c 	bl	8001dbc <HD44780_PrintStr>
		  }
		  osMutexRelease(myMutexHandle);
 8001584:	4b02      	ldr	r3, [pc, #8]	@ (8001590 <StartLCDLine1Task+0xa0>)
 8001586:	681b      	ldr	r3, [r3, #0]
 8001588:	4618      	mov	r0, r3
 800158a:	f004 fc17 	bl	8005dbc <osMutexRelease>
	  if(xTaskNotifyWait(0, 0xffffffff, &ulNotificationValue, portMAX_DELAY)){
 800158e:	e7b3      	b.n	80014f8 <StartLCDLine1Task+0x8>
 8001590:	20000190 	.word	0x20000190
 8001594:	08009e68 	.word	0x08009e68
 8001598:	08009e78 	.word	0x08009e78
 800159c:	08009e88 	.word	0x08009e88
 80015a0:	08009e9c 	.word	0x08009e9c
 80015a4:	08009eac 	.word	0x08009eac

080015a8 <StartResetPwordTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartResetPwordTask */
void StartResetPwordTask(void *argument)
{
 80015a8:	b580      	push	{r7, lr}
 80015aa:	b084      	sub	sp, #16
 80015ac:	af00      	add	r7, sp, #0
 80015ae:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartResetPwordTask */
	uint32_t ulNotificationValue;
  /* Infinite loop */
  for(;;)
  {
	  if(xTaskNotifyWait(0, 0xffffffff, &ulNotificationValue, portMAX_DELAY)){
 80015b0:	f107 020c 	add.w	r2, r7, #12
 80015b4:	f04f 33ff 	mov.w	r3, #4294967295
 80015b8:	f04f 31ff 	mov.w	r1, #4294967295
 80015bc:	2000      	movs	r0, #0
 80015be:	f006 fca1 	bl	8007f04 <xTaskNotifyWait>
 80015c2:	4603      	mov	r3, r0
 80015c4:	2b00      	cmp	r3, #0
 80015c6:	d0f3      	beq.n	80015b0 <StartResetPwordTask+0x8>
		// Always notify green LED (with different notification value),
		// as we are in DISARMED state by default
		xTaskNotify(Green_LEDTaskHandle,OLD_PASSWORD,eSetValueWithOverwrite);
 80015c8:	4b0e      	ldr	r3, [pc, #56]	@ (8001604 <StartResetPwordTask+0x5c>)
 80015ca:	6818      	ldr	r0, [r3, #0]
 80015cc:	2300      	movs	r3, #0
 80015ce:	2203      	movs	r2, #3
 80015d0:	2110      	movs	r1, #16
 80015d2:	f006 fcf7 	bl	8007fc4 <xTaskGenericNotify>

		// If Old password is being entered
		if(ulNotificationValue==OLD_PASSWORD){
 80015d6:	68fb      	ldr	r3, [r7, #12]
 80015d8:	2b10      	cmp	r3, #16
 80015da:	d107      	bne.n	80015ec <StartResetPwordTask+0x44>
			xTaskNotify(LCDLine1TaskHandle,OLD_PASSWORD,eSetValueWithOverwrite);
 80015dc:	4b0a      	ldr	r3, [pc, #40]	@ (8001608 <StartResetPwordTask+0x60>)
 80015de:	6818      	ldr	r0, [r3, #0]
 80015e0:	2300      	movs	r3, #0
 80015e2:	2203      	movs	r2, #3
 80015e4:	2110      	movs	r1, #16
 80015e6:	f006 fced 	bl	8007fc4 <xTaskGenericNotify>
 80015ea:	e7e1      	b.n	80015b0 <StartResetPwordTask+0x8>
		}
		// If New password is being entered
		else if(ulNotificationValue==NEW_PASSWORD){
 80015ec:	68fb      	ldr	r3, [r7, #12]
 80015ee:	2b11      	cmp	r3, #17
 80015f0:	d1de      	bne.n	80015b0 <StartResetPwordTask+0x8>
			xTaskNotify(LCDLine1TaskHandle,NEW_PASSWORD,eSetValueWithOverwrite);
 80015f2:	4b05      	ldr	r3, [pc, #20]	@ (8001608 <StartResetPwordTask+0x60>)
 80015f4:	6818      	ldr	r0, [r3, #0]
 80015f6:	2300      	movs	r3, #0
 80015f8:	2203      	movs	r2, #3
 80015fa:	2111      	movs	r1, #17
 80015fc:	f006 fce2 	bl	8007fc4 <xTaskGenericNotify>
	  if(xTaskNotifyWait(0, 0xffffffff, &ulNotificationValue, portMAX_DELAY)){
 8001600:	e7d6      	b.n	80015b0 <StartResetPwordTask+0x8>
 8001602:	bf00      	nop
 8001604:	2000017c 	.word	0x2000017c
 8001608:	20000180 	.word	0x20000180

0800160c <StartPIRsensorTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartPIRsensorTask */
void StartPIRsensorTask(void *argument)
{
 800160c:	b580      	push	{r7, lr}
 800160e:	b09e      	sub	sp, #120	@ 0x78
 8001610:	af00      	add	r7, sp, #0
 8001612:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartPIRsensorTask */
  /* Infinite loop */
	uint32_t pulNotificationValue;
	uint8_t*temp_is_armed;
	uint8_t seconds_cnt=0;
 8001614:	2300      	movs	r3, #0
 8001616:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77

  for(;;)
  {

		osMutexAcquire(isArmedMutexHandle, osWaitForever);
 800161a:	4b34      	ldr	r3, [pc, #208]	@ (80016ec <StartPIRsensorTask+0xe0>)
 800161c:	681b      	ldr	r3, [r3, #0]
 800161e:	f04f 31ff 	mov.w	r1, #4294967295
 8001622:	4618      	mov	r0, r3
 8001624:	f004 fb7f 	bl	8005d26 <osMutexAcquire>
		temp_is_armed=is_armed;
 8001628:	4b31      	ldr	r3, [pc, #196]	@ (80016f0 <StartPIRsensorTask+0xe4>)
 800162a:	781b      	ldrb	r3, [r3, #0]
 800162c:	673b      	str	r3, [r7, #112]	@ 0x70
		osMutexRelease(isArmedMutexHandle);
 800162e:	4b2f      	ldr	r3, [pc, #188]	@ (80016ec <StartPIRsensorTask+0xe0>)
 8001630:	681b      	ldr	r3, [r3, #0]
 8001632:	4618      	mov	r0, r3
 8001634:	f004 fbc2 	bl	8005dbc <osMutexRelease>


		if(temp_is_armed && HAL_GPIO_ReadPin(PIR_Sensor_GPIO_Port, PIR_Sensor_Pin)==GPIO_PIN_SET){
 8001638:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800163a:	2b00      	cmp	r3, #0
 800163c:	d0ed      	beq.n	800161a <StartPIRsensorTask+0xe>
 800163e:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001642:	482c      	ldr	r0, [pc, #176]	@ (80016f4 <StartPIRsensorTask+0xe8>)
 8001644:	f001 fa76 	bl	8002b34 <HAL_GPIO_ReadPin>
 8001648:	4603      	mov	r3, r0
 800164a:	2b01      	cmp	r3, #1
 800164c:	d1e5      	bne.n	800161a <StartPIRsensorTask+0xe>
			seconds_cnt=0;
 800164e:	2300      	movs	r3, #0
 8001650:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
			while(seconds_cnt<10){
 8001654:	e01e      	b.n	8001694 <StartPIRsensorTask+0x88>
				osDelay(1000);
 8001656:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800165a:	f004 fac3 	bl	8005be4 <osDelay>
				seconds_cnt++;
 800165e:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
 8001662:	3301      	adds	r3, #1
 8001664:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
				uint8_t lol[100];
				sprintf(lol,(uint8_t*)"This many seconds: %d\r\n",seconds_cnt);
 8001668:	f897 2077 	ldrb.w	r2, [r7, #119]	@ 0x77
 800166c:	f107 030c 	add.w	r3, r7, #12
 8001670:	4921      	ldr	r1, [pc, #132]	@ (80016f8 <StartPIRsensorTask+0xec>)
 8001672:	4618      	mov	r0, r3
 8001674:	f007 fe40 	bl	80092f8 <siprintf>
				HAL_UART_Transmit(&huart2, lol, strlen(lol), osWaitForever);
 8001678:	f107 030c 	add.w	r3, r7, #12
 800167c:	4618      	mov	r0, r3
 800167e:	f7fe fdd1 	bl	8000224 <strlen>
 8001682:	4603      	mov	r3, r0
 8001684:	b29a      	uxth	r2, r3
 8001686:	f107 010c 	add.w	r1, r7, #12
 800168a:	f04f 33ff 	mov.w	r3, #4294967295
 800168e:	481b      	ldr	r0, [pc, #108]	@ (80016fc <StartPIRsensorTask+0xf0>)
 8001690:	f003 fdcc 	bl	800522c <HAL_UART_Transmit>
			while(seconds_cnt<10){
 8001694:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
 8001698:	2b09      	cmp	r3, #9
 800169a:	d9dc      	bls.n	8001656 <StartPIRsensorTask+0x4a>
			}
			HAL_UART_Transmit(&huart2, (uint8_t*)"we can do pir!!!!!\r\n", strlen("we can do pir!!!!!\r\n"), osWaitForever);
 800169c:	f04f 33ff 	mov.w	r3, #4294967295
 80016a0:	2214      	movs	r2, #20
 80016a2:	4917      	ldr	r1, [pc, #92]	@ (8001700 <StartPIRsensorTask+0xf4>)
 80016a4:	4815      	ldr	r0, [pc, #84]	@ (80016fc <StartPIRsensorTask+0xf0>)
 80016a6:	f003 fdc1 	bl	800522c <HAL_UART_Transmit>
			if(temp_is_armed && HAL_GPIO_ReadPin(PIR_Sensor_GPIO_Port, PIR_Sensor_Pin)==GPIO_PIN_SET){
 80016aa:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80016ac:	2b00      	cmp	r3, #0
 80016ae:	d0b4      	beq.n	800161a <StartPIRsensorTask+0xe>
 80016b0:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80016b4:	480f      	ldr	r0, [pc, #60]	@ (80016f4 <StartPIRsensorTask+0xe8>)
 80016b6:	f001 fa3d 	bl	8002b34 <HAL_GPIO_ReadPin>
 80016ba:	4603      	mov	r3, r0
 80016bc:	2b01      	cmp	r3, #1
 80016be:	d1ac      	bne.n	800161a <StartPIRsensorTask+0xe>
				HAL_UART_Transmit(&huart2, (uint8_t*)"ABOUT TO START THE BUZZER\r\n", strlen("ABOUT TO START THE BUZZER\r\n"), osWaitForever);
 80016c0:	f04f 33ff 	mov.w	r3, #4294967295
 80016c4:	221b      	movs	r2, #27
 80016c6:	490f      	ldr	r1, [pc, #60]	@ (8001704 <StartPIRsensorTask+0xf8>)
 80016c8:	480c      	ldr	r0, [pc, #48]	@ (80016fc <StartPIRsensorTask+0xf0>)
 80016ca:	f003 fdaf 	bl	800522c <HAL_UART_Transmit>

				__HAL_TIM_SET_COMPARE(&htim3,TIM_CHANNEL_3,500);
 80016ce:	4b0e      	ldr	r3, [pc, #56]	@ (8001708 <StartPIRsensorTask+0xfc>)
 80016d0:	681b      	ldr	r3, [r3, #0]
 80016d2:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 80016d6:	63da      	str	r2, [r3, #60]	@ 0x3c
				osDelay(2000);
 80016d8:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 80016dc:	f004 fa82 	bl	8005be4 <osDelay>
				__HAL_TIM_SET_COMPARE(&htim3,TIM_CHANNEL_3,0);
 80016e0:	4b09      	ldr	r3, [pc, #36]	@ (8001708 <StartPIRsensorTask+0xfc>)
 80016e2:	681b      	ldr	r3, [r3, #0]
 80016e4:	2200      	movs	r2, #0
 80016e6:	63da      	str	r2, [r3, #60]	@ 0x3c
		osMutexAcquire(isArmedMutexHandle, osWaitForever);
 80016e8:	e797      	b.n	800161a <StartPIRsensorTask+0xe>
 80016ea:	bf00      	nop
 80016ec:	20000194 	.word	0x20000194
 80016f0:	20000198 	.word	0x20000198
 80016f4:	40020000 	.word	0x40020000
 80016f8:	08009ec0 	.word	0x08009ec0
 80016fc:	20000128 	.word	0x20000128
 8001700:	08009ed8 	.word	0x08009ed8
 8001704:	08009ef0 	.word	0x08009ef0
 8001708:	200000e0 	.word	0x200000e0

0800170c <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800170c:	b580      	push	{r7, lr}
 800170e:	b082      	sub	sp, #8
 8001710:	af00      	add	r7, sp, #0
 8001712:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6)
 8001714:	687b      	ldr	r3, [r7, #4]
 8001716:	681b      	ldr	r3, [r3, #0]
 8001718:	4a04      	ldr	r2, [pc, #16]	@ (800172c <HAL_TIM_PeriodElapsedCallback+0x20>)
 800171a:	4293      	cmp	r3, r2
 800171c:	d101      	bne.n	8001722 <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 800171e:	f000 fc6b 	bl	8001ff8 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8001722:	bf00      	nop
 8001724:	3708      	adds	r7, #8
 8001726:	46bd      	mov	sp, r7
 8001728:	bd80      	pop	{r7, pc}
 800172a:	bf00      	nop
 800172c:	40001000 	.word	0x40001000

08001730 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001730:	b480      	push	{r7}
 8001732:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001734:	b672      	cpsid	i
}
 8001736:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001738:	bf00      	nop
 800173a:	e7fd      	b.n	8001738 <Error_Handler+0x8>

0800173c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800173c:	b580      	push	{r7, lr}
 800173e:	b082      	sub	sp, #8
 8001740:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001742:	2300      	movs	r3, #0
 8001744:	607b      	str	r3, [r7, #4]
 8001746:	4b12      	ldr	r3, [pc, #72]	@ (8001790 <HAL_MspInit+0x54>)
 8001748:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800174a:	4a11      	ldr	r2, [pc, #68]	@ (8001790 <HAL_MspInit+0x54>)
 800174c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001750:	6453      	str	r3, [r2, #68]	@ 0x44
 8001752:	4b0f      	ldr	r3, [pc, #60]	@ (8001790 <HAL_MspInit+0x54>)
 8001754:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001756:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800175a:	607b      	str	r3, [r7, #4]
 800175c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800175e:	2300      	movs	r3, #0
 8001760:	603b      	str	r3, [r7, #0]
 8001762:	4b0b      	ldr	r3, [pc, #44]	@ (8001790 <HAL_MspInit+0x54>)
 8001764:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001766:	4a0a      	ldr	r2, [pc, #40]	@ (8001790 <HAL_MspInit+0x54>)
 8001768:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800176c:	6413      	str	r3, [r2, #64]	@ 0x40
 800176e:	4b08      	ldr	r3, [pc, #32]	@ (8001790 <HAL_MspInit+0x54>)
 8001770:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001772:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001776:	603b      	str	r3, [r7, #0]
 8001778:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800177a:	2200      	movs	r2, #0
 800177c:	210f      	movs	r1, #15
 800177e:	f06f 0001 	mvn.w	r0, #1
 8001782:	f000 fd35 	bl	80021f0 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001786:	bf00      	nop
 8001788:	3708      	adds	r7, #8
 800178a:	46bd      	mov	sp, r7
 800178c:	bd80      	pop	{r7, pc}
 800178e:	bf00      	nop
 8001790:	40023800 	.word	0x40023800

08001794 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001794:	b580      	push	{r7, lr}
 8001796:	b08a      	sub	sp, #40	@ 0x28
 8001798:	af00      	add	r7, sp, #0
 800179a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800179c:	f107 0314 	add.w	r3, r7, #20
 80017a0:	2200      	movs	r2, #0
 80017a2:	601a      	str	r2, [r3, #0]
 80017a4:	605a      	str	r2, [r3, #4]
 80017a6:	609a      	str	r2, [r3, #8]
 80017a8:	60da      	str	r2, [r3, #12]
 80017aa:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 80017ac:	687b      	ldr	r3, [r7, #4]
 80017ae:	681b      	ldr	r3, [r3, #0]
 80017b0:	4a19      	ldr	r2, [pc, #100]	@ (8001818 <HAL_I2C_MspInit+0x84>)
 80017b2:	4293      	cmp	r3, r2
 80017b4:	d12c      	bne.n	8001810 <HAL_I2C_MspInit+0x7c>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80017b6:	2300      	movs	r3, #0
 80017b8:	613b      	str	r3, [r7, #16]
 80017ba:	4b18      	ldr	r3, [pc, #96]	@ (800181c <HAL_I2C_MspInit+0x88>)
 80017bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017be:	4a17      	ldr	r2, [pc, #92]	@ (800181c <HAL_I2C_MspInit+0x88>)
 80017c0:	f043 0302 	orr.w	r3, r3, #2
 80017c4:	6313      	str	r3, [r2, #48]	@ 0x30
 80017c6:	4b15      	ldr	r3, [pc, #84]	@ (800181c <HAL_I2C_MspInit+0x88>)
 80017c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017ca:	f003 0302 	and.w	r3, r3, #2
 80017ce:	613b      	str	r3, [r7, #16]
 80017d0:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80017d2:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80017d6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80017d8:	2312      	movs	r3, #18
 80017da:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017dc:	2300      	movs	r3, #0
 80017de:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80017e0:	2303      	movs	r3, #3
 80017e2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80017e4:	2304      	movs	r3, #4
 80017e6:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80017e8:	f107 0314 	add.w	r3, r7, #20
 80017ec:	4619      	mov	r1, r3
 80017ee:	480c      	ldr	r0, [pc, #48]	@ (8001820 <HAL_I2C_MspInit+0x8c>)
 80017f0:	f001 f80c 	bl	800280c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80017f4:	2300      	movs	r3, #0
 80017f6:	60fb      	str	r3, [r7, #12]
 80017f8:	4b08      	ldr	r3, [pc, #32]	@ (800181c <HAL_I2C_MspInit+0x88>)
 80017fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80017fc:	4a07      	ldr	r2, [pc, #28]	@ (800181c <HAL_I2C_MspInit+0x88>)
 80017fe:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001802:	6413      	str	r3, [r2, #64]	@ 0x40
 8001804:	4b05      	ldr	r3, [pc, #20]	@ (800181c <HAL_I2C_MspInit+0x88>)
 8001806:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001808:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800180c:	60fb      	str	r3, [r7, #12]
 800180e:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8001810:	bf00      	nop
 8001812:	3728      	adds	r7, #40	@ 0x28
 8001814:	46bd      	mov	sp, r7
 8001816:	bd80      	pop	{r7, pc}
 8001818:	40005400 	.word	0x40005400
 800181c:	40023800 	.word	0x40023800
 8001820:	40020400 	.word	0x40020400

08001824 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001824:	b480      	push	{r7}
 8001826:	b085      	sub	sp, #20
 8001828:	af00      	add	r7, sp, #0
 800182a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 800182c:	687b      	ldr	r3, [r7, #4]
 800182e:	681b      	ldr	r3, [r3, #0]
 8001830:	4a0b      	ldr	r2, [pc, #44]	@ (8001860 <HAL_TIM_Base_MspInit+0x3c>)
 8001832:	4293      	cmp	r3, r2
 8001834:	d10d      	bne.n	8001852 <HAL_TIM_Base_MspInit+0x2e>
  {
    /* USER CODE BEGIN TIM3_MspInit 0 */

    /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001836:	2300      	movs	r3, #0
 8001838:	60fb      	str	r3, [r7, #12]
 800183a:	4b0a      	ldr	r3, [pc, #40]	@ (8001864 <HAL_TIM_Base_MspInit+0x40>)
 800183c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800183e:	4a09      	ldr	r2, [pc, #36]	@ (8001864 <HAL_TIM_Base_MspInit+0x40>)
 8001840:	f043 0302 	orr.w	r3, r3, #2
 8001844:	6413      	str	r3, [r2, #64]	@ 0x40
 8001846:	4b07      	ldr	r3, [pc, #28]	@ (8001864 <HAL_TIM_Base_MspInit+0x40>)
 8001848:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800184a:	f003 0302 	and.w	r3, r3, #2
 800184e:	60fb      	str	r3, [r7, #12]
 8001850:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM3_MspInit 1 */

  }

}
 8001852:	bf00      	nop
 8001854:	3714      	adds	r7, #20
 8001856:	46bd      	mov	sp, r7
 8001858:	f85d 7b04 	ldr.w	r7, [sp], #4
 800185c:	4770      	bx	lr
 800185e:	bf00      	nop
 8001860:	40000400 	.word	0x40000400
 8001864:	40023800 	.word	0x40023800

08001868 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001868:	b580      	push	{r7, lr}
 800186a:	b088      	sub	sp, #32
 800186c:	af00      	add	r7, sp, #0
 800186e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001870:	f107 030c 	add.w	r3, r7, #12
 8001874:	2200      	movs	r2, #0
 8001876:	601a      	str	r2, [r3, #0]
 8001878:	605a      	str	r2, [r3, #4]
 800187a:	609a      	str	r2, [r3, #8]
 800187c:	60da      	str	r2, [r3, #12]
 800187e:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM3)
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	681b      	ldr	r3, [r3, #0]
 8001884:	4a12      	ldr	r2, [pc, #72]	@ (80018d0 <HAL_TIM_MspPostInit+0x68>)
 8001886:	4293      	cmp	r3, r2
 8001888:	d11d      	bne.n	80018c6 <HAL_TIM_MspPostInit+0x5e>
  {
    /* USER CODE BEGIN TIM3_MspPostInit 0 */

    /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800188a:	2300      	movs	r3, #0
 800188c:	60bb      	str	r3, [r7, #8]
 800188e:	4b11      	ldr	r3, [pc, #68]	@ (80018d4 <HAL_TIM_MspPostInit+0x6c>)
 8001890:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001892:	4a10      	ldr	r2, [pc, #64]	@ (80018d4 <HAL_TIM_MspPostInit+0x6c>)
 8001894:	f043 0302 	orr.w	r3, r3, #2
 8001898:	6313      	str	r3, [r2, #48]	@ 0x30
 800189a:	4b0e      	ldr	r3, [pc, #56]	@ (80018d4 <HAL_TIM_MspPostInit+0x6c>)
 800189c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800189e:	f003 0302 	and.w	r3, r3, #2
 80018a2:	60bb      	str	r3, [r7, #8]
 80018a4:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PB0     ------> TIM3_CH3
    */
    GPIO_InitStruct.Pin = BUZZER_TIM3_CH3_Pin;
 80018a6:	2301      	movs	r3, #1
 80018a8:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80018aa:	2302      	movs	r3, #2
 80018ac:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018ae:	2300      	movs	r3, #0
 80018b0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018b2:	2300      	movs	r3, #0
 80018b4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80018b6:	2302      	movs	r3, #2
 80018b8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(BUZZER_TIM3_CH3_GPIO_Port, &GPIO_InitStruct);
 80018ba:	f107 030c 	add.w	r3, r7, #12
 80018be:	4619      	mov	r1, r3
 80018c0:	4805      	ldr	r0, [pc, #20]	@ (80018d8 <HAL_TIM_MspPostInit+0x70>)
 80018c2:	f000 ffa3 	bl	800280c <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM3_MspPostInit 1 */

    /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 80018c6:	bf00      	nop
 80018c8:	3720      	adds	r7, #32
 80018ca:	46bd      	mov	sp, r7
 80018cc:	bd80      	pop	{r7, pc}
 80018ce:	bf00      	nop
 80018d0:	40000400 	.word	0x40000400
 80018d4:	40023800 	.word	0x40023800
 80018d8:	40020400 	.word	0x40020400

080018dc <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80018dc:	b580      	push	{r7, lr}
 80018de:	b08a      	sub	sp, #40	@ 0x28
 80018e0:	af00      	add	r7, sp, #0
 80018e2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018e4:	f107 0314 	add.w	r3, r7, #20
 80018e8:	2200      	movs	r2, #0
 80018ea:	601a      	str	r2, [r3, #0]
 80018ec:	605a      	str	r2, [r3, #4]
 80018ee:	609a      	str	r2, [r3, #8]
 80018f0:	60da      	str	r2, [r3, #12]
 80018f2:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 80018f4:	687b      	ldr	r3, [r7, #4]
 80018f6:	681b      	ldr	r3, [r3, #0]
 80018f8:	4a19      	ldr	r2, [pc, #100]	@ (8001960 <HAL_UART_MspInit+0x84>)
 80018fa:	4293      	cmp	r3, r2
 80018fc:	d12b      	bne.n	8001956 <HAL_UART_MspInit+0x7a>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80018fe:	2300      	movs	r3, #0
 8001900:	613b      	str	r3, [r7, #16]
 8001902:	4b18      	ldr	r3, [pc, #96]	@ (8001964 <HAL_UART_MspInit+0x88>)
 8001904:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001906:	4a17      	ldr	r2, [pc, #92]	@ (8001964 <HAL_UART_MspInit+0x88>)
 8001908:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800190c:	6413      	str	r3, [r2, #64]	@ 0x40
 800190e:	4b15      	ldr	r3, [pc, #84]	@ (8001964 <HAL_UART_MspInit+0x88>)
 8001910:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001912:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001916:	613b      	str	r3, [r7, #16]
 8001918:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800191a:	2300      	movs	r3, #0
 800191c:	60fb      	str	r3, [r7, #12]
 800191e:	4b11      	ldr	r3, [pc, #68]	@ (8001964 <HAL_UART_MspInit+0x88>)
 8001920:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001922:	4a10      	ldr	r2, [pc, #64]	@ (8001964 <HAL_UART_MspInit+0x88>)
 8001924:	f043 0301 	orr.w	r3, r3, #1
 8001928:	6313      	str	r3, [r2, #48]	@ 0x30
 800192a:	4b0e      	ldr	r3, [pc, #56]	@ (8001964 <HAL_UART_MspInit+0x88>)
 800192c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800192e:	f003 0301 	and.w	r3, r3, #1
 8001932:	60fb      	str	r3, [r7, #12]
 8001934:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001936:	230c      	movs	r3, #12
 8001938:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800193a:	2302      	movs	r3, #2
 800193c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800193e:	2300      	movs	r3, #0
 8001940:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001942:	2303      	movs	r3, #3
 8001944:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001946:	2307      	movs	r3, #7
 8001948:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800194a:	f107 0314 	add.w	r3, r7, #20
 800194e:	4619      	mov	r1, r3
 8001950:	4805      	ldr	r0, [pc, #20]	@ (8001968 <HAL_UART_MspInit+0x8c>)
 8001952:	f000 ff5b 	bl	800280c <HAL_GPIO_Init>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 8001956:	bf00      	nop
 8001958:	3728      	adds	r7, #40	@ 0x28
 800195a:	46bd      	mov	sp, r7
 800195c:	bd80      	pop	{r7, pc}
 800195e:	bf00      	nop
 8001960:	40004400 	.word	0x40004400
 8001964:	40023800 	.word	0x40023800
 8001968:	40020000 	.word	0x40020000

0800196c <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800196c:	b580      	push	{r7, lr}
 800196e:	b08e      	sub	sp, #56	@ 0x38
 8001970:	af00      	add	r7, sp, #0
 8001972:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8001974:	2300      	movs	r3, #0
 8001976:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8001978:	2300      	movs	r3, #0
 800197a:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 800197c:	2300      	movs	r3, #0
 800197e:	60fb      	str	r3, [r7, #12]
 8001980:	4b33      	ldr	r3, [pc, #204]	@ (8001a50 <HAL_InitTick+0xe4>)
 8001982:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001984:	4a32      	ldr	r2, [pc, #200]	@ (8001a50 <HAL_InitTick+0xe4>)
 8001986:	f043 0310 	orr.w	r3, r3, #16
 800198a:	6413      	str	r3, [r2, #64]	@ 0x40
 800198c:	4b30      	ldr	r3, [pc, #192]	@ (8001a50 <HAL_InitTick+0xe4>)
 800198e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001990:	f003 0310 	and.w	r3, r3, #16
 8001994:	60fb      	str	r3, [r7, #12]
 8001996:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001998:	f107 0210 	add.w	r2, r7, #16
 800199c:	f107 0314 	add.w	r3, r7, #20
 80019a0:	4611      	mov	r1, r2
 80019a2:	4618      	mov	r0, r3
 80019a4:	f001 fec8 	bl	8003738 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 80019a8:	6a3b      	ldr	r3, [r7, #32]
 80019aa:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 80019ac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80019ae:	2b00      	cmp	r3, #0
 80019b0:	d103      	bne.n	80019ba <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 80019b2:	f001 fe99 	bl	80036e8 <HAL_RCC_GetPCLK1Freq>
 80019b6:	6378      	str	r0, [r7, #52]	@ 0x34
 80019b8:	e004      	b.n	80019c4 <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 80019ba:	f001 fe95 	bl	80036e8 <HAL_RCC_GetPCLK1Freq>
 80019be:	4603      	mov	r3, r0
 80019c0:	005b      	lsls	r3, r3, #1
 80019c2:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80019c4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80019c6:	4a23      	ldr	r2, [pc, #140]	@ (8001a54 <HAL_InitTick+0xe8>)
 80019c8:	fba2 2303 	umull	r2, r3, r2, r3
 80019cc:	0c9b      	lsrs	r3, r3, #18
 80019ce:	3b01      	subs	r3, #1
 80019d0:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 80019d2:	4b21      	ldr	r3, [pc, #132]	@ (8001a58 <HAL_InitTick+0xec>)
 80019d4:	4a21      	ldr	r2, [pc, #132]	@ (8001a5c <HAL_InitTick+0xf0>)
 80019d6:	601a      	str	r2, [r3, #0]
   * Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 80019d8:	4b1f      	ldr	r3, [pc, #124]	@ (8001a58 <HAL_InitTick+0xec>)
 80019da:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80019de:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 80019e0:	4a1d      	ldr	r2, [pc, #116]	@ (8001a58 <HAL_InitTick+0xec>)
 80019e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80019e4:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 80019e6:	4b1c      	ldr	r3, [pc, #112]	@ (8001a58 <HAL_InitTick+0xec>)
 80019e8:	2200      	movs	r2, #0
 80019ea:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 80019ec:	4b1a      	ldr	r3, [pc, #104]	@ (8001a58 <HAL_InitTick+0xec>)
 80019ee:	2200      	movs	r2, #0
 80019f0:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80019f2:	4b19      	ldr	r3, [pc, #100]	@ (8001a58 <HAL_InitTick+0xec>)
 80019f4:	2200      	movs	r2, #0
 80019f6:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 80019f8:	4817      	ldr	r0, [pc, #92]	@ (8001a58 <HAL_InitTick+0xec>)
 80019fa:	f002 fb9d 	bl	8004138 <HAL_TIM_Base_Init>
 80019fe:	4603      	mov	r3, r0
 8001a00:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 8001a04:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8001a08:	2b00      	cmp	r3, #0
 8001a0a:	d11b      	bne.n	8001a44 <HAL_InitTick+0xd8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 8001a0c:	4812      	ldr	r0, [pc, #72]	@ (8001a58 <HAL_InitTick+0xec>)
 8001a0e:	f002 fbe3 	bl	80041d8 <HAL_TIM_Base_Start_IT>
 8001a12:	4603      	mov	r3, r0
 8001a14:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 8001a18:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8001a1c:	2b00      	cmp	r3, #0
 8001a1e:	d111      	bne.n	8001a44 <HAL_InitTick+0xd8>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8001a20:	2036      	movs	r0, #54	@ 0x36
 8001a22:	f000 fc01 	bl	8002228 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001a26:	687b      	ldr	r3, [r7, #4]
 8001a28:	2b0f      	cmp	r3, #15
 8001a2a:	d808      	bhi.n	8001a3e <HAL_InitTick+0xd2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 8001a2c:	2200      	movs	r2, #0
 8001a2e:	6879      	ldr	r1, [r7, #4]
 8001a30:	2036      	movs	r0, #54	@ 0x36
 8001a32:	f000 fbdd 	bl	80021f0 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001a36:	4a0a      	ldr	r2, [pc, #40]	@ (8001a60 <HAL_InitTick+0xf4>)
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	6013      	str	r3, [r2, #0]
 8001a3c:	e002      	b.n	8001a44 <HAL_InitTick+0xd8>
      }
      else
      {
        status = HAL_ERROR;
 8001a3e:	2301      	movs	r3, #1
 8001a40:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8001a44:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 8001a48:	4618      	mov	r0, r3
 8001a4a:	3738      	adds	r7, #56	@ 0x38
 8001a4c:	46bd      	mov	sp, r7
 8001a4e:	bd80      	pop	{r7, pc}
 8001a50:	40023800 	.word	0x40023800
 8001a54:	431bde83 	.word	0x431bde83
 8001a58:	200001ac 	.word	0x200001ac
 8001a5c:	40001000 	.word	0x40001000
 8001a60:	20000014 	.word	0x20000014

08001a64 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001a64:	b480      	push	{r7}
 8001a66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001a68:	bf00      	nop
 8001a6a:	e7fd      	b.n	8001a68 <NMI_Handler+0x4>

08001a6c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001a6c:	b480      	push	{r7}
 8001a6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001a70:	bf00      	nop
 8001a72:	e7fd      	b.n	8001a70 <HardFault_Handler+0x4>

08001a74 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001a74:	b480      	push	{r7}
 8001a76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001a78:	bf00      	nop
 8001a7a:	e7fd      	b.n	8001a78 <MemManage_Handler+0x4>

08001a7c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001a7c:	b480      	push	{r7}
 8001a7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001a80:	bf00      	nop
 8001a82:	e7fd      	b.n	8001a80 <BusFault_Handler+0x4>

08001a84 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001a84:	b480      	push	{r7}
 8001a86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001a88:	bf00      	nop
 8001a8a:	e7fd      	b.n	8001a88 <UsageFault_Handler+0x4>

08001a8c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001a8c:	b480      	push	{r7}
 8001a8e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001a90:	bf00      	nop
 8001a92:	46bd      	mov	sp, r7
 8001a94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a98:	4770      	bx	lr

08001a9a <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8001a9a:	b580      	push	{r7, lr}
 8001a9c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(BLUE_PUSH_BTN_Pin);
 8001a9e:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8001aa2:	f001 f879 	bl	8002b98 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001aa6:	bf00      	nop
 8001aa8:	bd80      	pop	{r7, pc}
	...

08001aac <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt and DAC1, DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8001aac:	b580      	push	{r7, lr}
 8001aae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8001ab0:	4802      	ldr	r0, [pc, #8]	@ (8001abc <TIM6_DAC_IRQHandler+0x10>)
 8001ab2:	f002 fd23 	bl	80044fc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8001ab6:	bf00      	nop
 8001ab8:	bd80      	pop	{r7, pc}
 8001aba:	bf00      	nop
 8001abc:	200001ac 	.word	0x200001ac

08001ac0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001ac0:	b580      	push	{r7, lr}
 8001ac2:	b086      	sub	sp, #24
 8001ac4:	af00      	add	r7, sp, #0
 8001ac6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001ac8:	4a14      	ldr	r2, [pc, #80]	@ (8001b1c <_sbrk+0x5c>)
 8001aca:	4b15      	ldr	r3, [pc, #84]	@ (8001b20 <_sbrk+0x60>)
 8001acc:	1ad3      	subs	r3, r2, r3
 8001ace:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001ad0:	697b      	ldr	r3, [r7, #20]
 8001ad2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001ad4:	4b13      	ldr	r3, [pc, #76]	@ (8001b24 <_sbrk+0x64>)
 8001ad6:	681b      	ldr	r3, [r3, #0]
 8001ad8:	2b00      	cmp	r3, #0
 8001ada:	d102      	bne.n	8001ae2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001adc:	4b11      	ldr	r3, [pc, #68]	@ (8001b24 <_sbrk+0x64>)
 8001ade:	4a12      	ldr	r2, [pc, #72]	@ (8001b28 <_sbrk+0x68>)
 8001ae0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001ae2:	4b10      	ldr	r3, [pc, #64]	@ (8001b24 <_sbrk+0x64>)
 8001ae4:	681a      	ldr	r2, [r3, #0]
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	4413      	add	r3, r2
 8001aea:	693a      	ldr	r2, [r7, #16]
 8001aec:	429a      	cmp	r2, r3
 8001aee:	d207      	bcs.n	8001b00 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001af0:	f007 fc8a 	bl	8009408 <__errno>
 8001af4:	4603      	mov	r3, r0
 8001af6:	220c      	movs	r2, #12
 8001af8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001afa:	f04f 33ff 	mov.w	r3, #4294967295
 8001afe:	e009      	b.n	8001b14 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001b00:	4b08      	ldr	r3, [pc, #32]	@ (8001b24 <_sbrk+0x64>)
 8001b02:	681b      	ldr	r3, [r3, #0]
 8001b04:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001b06:	4b07      	ldr	r3, [pc, #28]	@ (8001b24 <_sbrk+0x64>)
 8001b08:	681a      	ldr	r2, [r3, #0]
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	4413      	add	r3, r2
 8001b0e:	4a05      	ldr	r2, [pc, #20]	@ (8001b24 <_sbrk+0x64>)
 8001b10:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001b12:	68fb      	ldr	r3, [r7, #12]
}
 8001b14:	4618      	mov	r0, r3
 8001b16:	3718      	adds	r7, #24
 8001b18:	46bd      	mov	sp, r7
 8001b1a:	bd80      	pop	{r7, pc}
 8001b1c:	20020000 	.word	0x20020000
 8001b20:	00000400 	.word	0x00000400
 8001b24:	200001f4 	.word	0x200001f4
 8001b28:	20004d58 	.word	0x20004d58

08001b2c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001b2c:	b480      	push	{r7}
 8001b2e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001b30:	4b06      	ldr	r3, [pc, #24]	@ (8001b4c <SystemInit+0x20>)
 8001b32:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001b36:	4a05      	ldr	r2, [pc, #20]	@ (8001b4c <SystemInit+0x20>)
 8001b38:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001b3c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001b40:	bf00      	nop
 8001b42:	46bd      	mov	sp, r7
 8001b44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b48:	4770      	bx	lr
 8001b4a:	bf00      	nop
 8001b4c:	e000ed00 	.word	0xe000ed00

08001b50 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001b50:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001b88 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8001b54:	f7ff ffea 	bl	8001b2c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001b58:	480c      	ldr	r0, [pc, #48]	@ (8001b8c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001b5a:	490d      	ldr	r1, [pc, #52]	@ (8001b90 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001b5c:	4a0d      	ldr	r2, [pc, #52]	@ (8001b94 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001b5e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001b60:	e002      	b.n	8001b68 <LoopCopyDataInit>

08001b62 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001b62:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001b64:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001b66:	3304      	adds	r3, #4

08001b68 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001b68:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001b6a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001b6c:	d3f9      	bcc.n	8001b62 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001b6e:	4a0a      	ldr	r2, [pc, #40]	@ (8001b98 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001b70:	4c0a      	ldr	r4, [pc, #40]	@ (8001b9c <LoopFillZerobss+0x22>)
  movs r3, #0
 8001b72:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001b74:	e001      	b.n	8001b7a <LoopFillZerobss>

08001b76 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001b76:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001b78:	3204      	adds	r2, #4

08001b7a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001b7a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001b7c:	d3fb      	bcc.n	8001b76 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8001b7e:	f007 fc49 	bl	8009414 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001b82:	f7fe fde5 	bl	8000750 <main>
  bx  lr    
 8001b86:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001b88:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001b8c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001b90:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8001b94:	0800a0c4 	.word	0x0800a0c4
  ldr r2, =_sbss
 8001b98:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 8001b9c:	20004d54 	.word	0x20004d54

08001ba0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001ba0:	e7fe      	b.n	8001ba0 <ADC_IRQHandler>
	...

08001ba4 <HD44780_Init>:
        0b00110,
        0b00000
};

void HD44780_Init(uint8_t rows)
{
 8001ba4:	b580      	push	{r7, lr}
 8001ba6:	b082      	sub	sp, #8
 8001ba8:	af00      	add	r7, sp, #0
 8001baa:	4603      	mov	r3, r0
 8001bac:	71fb      	strb	r3, [r7, #7]
  dpRows = rows;
 8001bae:	4a38      	ldr	r2, [pc, #224]	@ (8001c90 <HD44780_Init+0xec>)
 8001bb0:	79fb      	ldrb	r3, [r7, #7]
 8001bb2:	7013      	strb	r3, [r2, #0]

  dpBacklight = LCD_BACKLIGHT;
 8001bb4:	4b37      	ldr	r3, [pc, #220]	@ (8001c94 <HD44780_Init+0xf0>)
 8001bb6:	2208      	movs	r2, #8
 8001bb8:	701a      	strb	r2, [r3, #0]

  dpFunction = LCD_4BITMODE | LCD_1LINE | LCD_5x8DOTS;
 8001bba:	4b37      	ldr	r3, [pc, #220]	@ (8001c98 <HD44780_Init+0xf4>)
 8001bbc:	2200      	movs	r2, #0
 8001bbe:	701a      	strb	r2, [r3, #0]

  if (dpRows > 1)
 8001bc0:	4b33      	ldr	r3, [pc, #204]	@ (8001c90 <HD44780_Init+0xec>)
 8001bc2:	781b      	ldrb	r3, [r3, #0]
 8001bc4:	2b01      	cmp	r3, #1
 8001bc6:	d907      	bls.n	8001bd8 <HD44780_Init+0x34>
  {
    dpFunction |= LCD_2LINE;
 8001bc8:	4b33      	ldr	r3, [pc, #204]	@ (8001c98 <HD44780_Init+0xf4>)
 8001bca:	781b      	ldrb	r3, [r3, #0]
 8001bcc:	f043 0308 	orr.w	r3, r3, #8
 8001bd0:	b2da      	uxtb	r2, r3
 8001bd2:	4b31      	ldr	r3, [pc, #196]	@ (8001c98 <HD44780_Init+0xf4>)
 8001bd4:	701a      	strb	r2, [r3, #0]
 8001bd6:	e006      	b.n	8001be6 <HD44780_Init+0x42>
  }
  else
  {
    dpFunction |= LCD_5x10DOTS;
 8001bd8:	4b2f      	ldr	r3, [pc, #188]	@ (8001c98 <HD44780_Init+0xf4>)
 8001bda:	781b      	ldrb	r3, [r3, #0]
 8001bdc:	f043 0304 	orr.w	r3, r3, #4
 8001be0:	b2da      	uxtb	r2, r3
 8001be2:	4b2d      	ldr	r3, [pc, #180]	@ (8001c98 <HD44780_Init+0xf4>)
 8001be4:	701a      	strb	r2, [r3, #0]
  }

  /* Wait for initialization */
  DelayInit();
 8001be6:	f000 f993 	bl	8001f10 <DelayInit>
  HAL_Delay(50);
 8001bea:	2032      	movs	r0, #50	@ 0x32
 8001bec:	f000 fa24 	bl	8002038 <HAL_Delay>

  ExpanderWrite(dpBacklight);
 8001bf0:	4b28      	ldr	r3, [pc, #160]	@ (8001c94 <HD44780_Init+0xf0>)
 8001bf2:	781b      	ldrb	r3, [r3, #0]
 8001bf4:	4618      	mov	r0, r3
 8001bf6:	f000 f951 	bl	8001e9c <ExpanderWrite>
  HAL_Delay(1000);
 8001bfa:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001bfe:	f000 fa1b 	bl	8002038 <HAL_Delay>

  /* 4bit Mode */
  Write4Bits(0x03 << 4);
 8001c02:	2030      	movs	r0, #48	@ 0x30
 8001c04:	f000 f939 	bl	8001e7a <Write4Bits>
  DelayUS(4500);
 8001c08:	f241 1094 	movw	r0, #4500	@ 0x1194
 8001c0c:	f000 f9aa 	bl	8001f64 <DelayUS>

  Write4Bits(0x03 << 4);
 8001c10:	2030      	movs	r0, #48	@ 0x30
 8001c12:	f000 f932 	bl	8001e7a <Write4Bits>
  DelayUS(4500);
 8001c16:	f241 1094 	movw	r0, #4500	@ 0x1194
 8001c1a:	f000 f9a3 	bl	8001f64 <DelayUS>

  Write4Bits(0x03 << 4);
 8001c1e:	2030      	movs	r0, #48	@ 0x30
 8001c20:	f000 f92b 	bl	8001e7a <Write4Bits>
  DelayUS(4500);
 8001c24:	f241 1094 	movw	r0, #4500	@ 0x1194
 8001c28:	f000 f99c 	bl	8001f64 <DelayUS>

  Write4Bits(0x02 << 4);
 8001c2c:	2020      	movs	r0, #32
 8001c2e:	f000 f924 	bl	8001e7a <Write4Bits>
  DelayUS(100);
 8001c32:	2064      	movs	r0, #100	@ 0x64
 8001c34:	f000 f996 	bl	8001f64 <DelayUS>

  /* Display Control */
  SendCommand(LCD_FUNCTIONSET | dpFunction);
 8001c38:	4b17      	ldr	r3, [pc, #92]	@ (8001c98 <HD44780_Init+0xf4>)
 8001c3a:	781b      	ldrb	r3, [r3, #0]
 8001c3c:	f043 0320 	orr.w	r3, r3, #32
 8001c40:	b2db      	uxtb	r3, r3
 8001c42:	4618      	mov	r0, r3
 8001c44:	f000 f8dc 	bl	8001e00 <SendCommand>

  dpControl = LCD_DISPLAYON | LCD_CURSOROFF | LCD_BLINKOFF;
 8001c48:	4b14      	ldr	r3, [pc, #80]	@ (8001c9c <HD44780_Init+0xf8>)
 8001c4a:	2204      	movs	r2, #4
 8001c4c:	701a      	strb	r2, [r3, #0]
  HD44780_Display();
 8001c4e:	f000 f875 	bl	8001d3c <HD44780_Display>
  HD44780_Clear();
 8001c52:	f000 f82b 	bl	8001cac <HD44780_Clear>

  /* Display Mode */
  dpMode = LCD_ENTRYLEFT | LCD_ENTRYSHIFTDECREMENT;
 8001c56:	4b12      	ldr	r3, [pc, #72]	@ (8001ca0 <HD44780_Init+0xfc>)
 8001c58:	2202      	movs	r2, #2
 8001c5a:	701a      	strb	r2, [r3, #0]
  SendCommand(LCD_ENTRYMODESET | dpMode);
 8001c5c:	4b10      	ldr	r3, [pc, #64]	@ (8001ca0 <HD44780_Init+0xfc>)
 8001c5e:	781b      	ldrb	r3, [r3, #0]
 8001c60:	f043 0304 	orr.w	r3, r3, #4
 8001c64:	b2db      	uxtb	r3, r3
 8001c66:	4618      	mov	r0, r3
 8001c68:	f000 f8ca 	bl	8001e00 <SendCommand>
  DelayUS(4500);
 8001c6c:	f241 1094 	movw	r0, #4500	@ 0x1194
 8001c70:	f000 f978 	bl	8001f64 <DelayUS>

  HD44780_CreateSpecialChar(0, special1);
 8001c74:	490b      	ldr	r1, [pc, #44]	@ (8001ca4 <HD44780_Init+0x100>)
 8001c76:	2000      	movs	r0, #0
 8001c78:	f000 f876 	bl	8001d68 <HD44780_CreateSpecialChar>
  HD44780_CreateSpecialChar(1, special2);
 8001c7c:	490a      	ldr	r1, [pc, #40]	@ (8001ca8 <HD44780_Init+0x104>)
 8001c7e:	2001      	movs	r0, #1
 8001c80:	f000 f872 	bl	8001d68 <HD44780_CreateSpecialChar>

  HD44780_Home();
 8001c84:	f000 f81d 	bl	8001cc2 <HD44780_Home>
}
 8001c88:	bf00      	nop
 8001c8a:	3708      	adds	r7, #8
 8001c8c:	46bd      	mov	sp, r7
 8001c8e:	bd80      	pop	{r7, pc}
 8001c90:	200001fb 	.word	0x200001fb
 8001c94:	200001fc 	.word	0x200001fc
 8001c98:	200001f8 	.word	0x200001f8
 8001c9c:	200001f9 	.word	0x200001f9
 8001ca0:	200001fa 	.word	0x200001fa
 8001ca4:	20000004 	.word	0x20000004
 8001ca8:	2000000c 	.word	0x2000000c

08001cac <HD44780_Clear>:

void HD44780_Clear()
{
 8001cac:	b580      	push	{r7, lr}
 8001cae:	af00      	add	r7, sp, #0
  SendCommand(LCD_CLEARDISPLAY);
 8001cb0:	2001      	movs	r0, #1
 8001cb2:	f000 f8a5 	bl	8001e00 <SendCommand>
  DelayUS(2000);
 8001cb6:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8001cba:	f000 f953 	bl	8001f64 <DelayUS>
}
 8001cbe:	bf00      	nop
 8001cc0:	bd80      	pop	{r7, pc}

08001cc2 <HD44780_Home>:

void HD44780_Home()
{
 8001cc2:	b580      	push	{r7, lr}
 8001cc4:	af00      	add	r7, sp, #0
  SendCommand(LCD_RETURNHOME);
 8001cc6:	2002      	movs	r0, #2
 8001cc8:	f000 f89a 	bl	8001e00 <SendCommand>
  DelayUS(2000);
 8001ccc:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8001cd0:	f000 f948 	bl	8001f64 <DelayUS>
}
 8001cd4:	bf00      	nop
 8001cd6:	bd80      	pop	{r7, pc}

08001cd8 <HD44780_SetCursor>:

void HD44780_SetCursor(uint8_t col, uint8_t row)
{
 8001cd8:	b590      	push	{r4, r7, lr}
 8001cda:	b087      	sub	sp, #28
 8001cdc:	af00      	add	r7, sp, #0
 8001cde:	4603      	mov	r3, r0
 8001ce0:	460a      	mov	r2, r1
 8001ce2:	71fb      	strb	r3, [r7, #7]
 8001ce4:	4613      	mov	r3, r2
 8001ce6:	71bb      	strb	r3, [r7, #6]
  int row_offsets[] = { 0x00, 0x40, 0x14, 0x54 };
 8001ce8:	4b12      	ldr	r3, [pc, #72]	@ (8001d34 <HD44780_SetCursor+0x5c>)
 8001cea:	f107 0408 	add.w	r4, r7, #8
 8001cee:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001cf0:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  if (row >= dpRows)
 8001cf4:	4b10      	ldr	r3, [pc, #64]	@ (8001d38 <HD44780_SetCursor+0x60>)
 8001cf6:	781b      	ldrb	r3, [r3, #0]
 8001cf8:	79ba      	ldrb	r2, [r7, #6]
 8001cfa:	429a      	cmp	r2, r3
 8001cfc:	d303      	bcc.n	8001d06 <HD44780_SetCursor+0x2e>
  {
    row = dpRows-1;
 8001cfe:	4b0e      	ldr	r3, [pc, #56]	@ (8001d38 <HD44780_SetCursor+0x60>)
 8001d00:	781b      	ldrb	r3, [r3, #0]
 8001d02:	3b01      	subs	r3, #1
 8001d04:	71bb      	strb	r3, [r7, #6]
  }
  SendCommand(LCD_SETDDRAMADDR | (col + row_offsets[row]));
 8001d06:	79bb      	ldrb	r3, [r7, #6]
 8001d08:	009b      	lsls	r3, r3, #2
 8001d0a:	3318      	adds	r3, #24
 8001d0c:	443b      	add	r3, r7
 8001d0e:	f853 3c10 	ldr.w	r3, [r3, #-16]
 8001d12:	b2da      	uxtb	r2, r3
 8001d14:	79fb      	ldrb	r3, [r7, #7]
 8001d16:	4413      	add	r3, r2
 8001d18:	b2db      	uxtb	r3, r3
 8001d1a:	b25b      	sxtb	r3, r3
 8001d1c:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8001d20:	b25b      	sxtb	r3, r3
 8001d22:	b2db      	uxtb	r3, r3
 8001d24:	4618      	mov	r0, r3
 8001d26:	f000 f86b 	bl	8001e00 <SendCommand>
}
 8001d2a:	bf00      	nop
 8001d2c:	371c      	adds	r7, #28
 8001d2e:	46bd      	mov	sp, r7
 8001d30:	bd90      	pop	{r4, r7, pc}
 8001d32:	bf00      	nop
 8001d34:	08009f0c 	.word	0x08009f0c
 8001d38:	200001fb 	.word	0x200001fb

08001d3c <HD44780_Display>:
  dpControl &= ~LCD_DISPLAYON;
  SendCommand(LCD_DISPLAYCONTROL | dpControl);
}

void HD44780_Display()
{
 8001d3c:	b580      	push	{r7, lr}
 8001d3e:	af00      	add	r7, sp, #0
  dpControl |= LCD_DISPLAYON;
 8001d40:	4b08      	ldr	r3, [pc, #32]	@ (8001d64 <HD44780_Display+0x28>)
 8001d42:	781b      	ldrb	r3, [r3, #0]
 8001d44:	f043 0304 	orr.w	r3, r3, #4
 8001d48:	b2da      	uxtb	r2, r3
 8001d4a:	4b06      	ldr	r3, [pc, #24]	@ (8001d64 <HD44780_Display+0x28>)
 8001d4c:	701a      	strb	r2, [r3, #0]
  SendCommand(LCD_DISPLAYCONTROL | dpControl);
 8001d4e:	4b05      	ldr	r3, [pc, #20]	@ (8001d64 <HD44780_Display+0x28>)
 8001d50:	781b      	ldrb	r3, [r3, #0]
 8001d52:	f043 0308 	orr.w	r3, r3, #8
 8001d56:	b2db      	uxtb	r3, r3
 8001d58:	4618      	mov	r0, r3
 8001d5a:	f000 f851 	bl	8001e00 <SendCommand>
}
 8001d5e:	bf00      	nop
 8001d60:	bd80      	pop	{r7, pc}
 8001d62:	bf00      	nop
 8001d64:	200001f9 	.word	0x200001f9

08001d68 <HD44780_CreateSpecialChar>:
  dpMode &= ~LCD_ENTRYSHIFTINCREMENT;
  SendCommand(LCD_ENTRYMODESET | dpMode);
}

void HD44780_CreateSpecialChar(uint8_t location, uint8_t charmap[])
{
 8001d68:	b580      	push	{r7, lr}
 8001d6a:	b084      	sub	sp, #16
 8001d6c:	af00      	add	r7, sp, #0
 8001d6e:	4603      	mov	r3, r0
 8001d70:	6039      	str	r1, [r7, #0]
 8001d72:	71fb      	strb	r3, [r7, #7]
  location &= 0x7;
 8001d74:	79fb      	ldrb	r3, [r7, #7]
 8001d76:	f003 0307 	and.w	r3, r3, #7
 8001d7a:	71fb      	strb	r3, [r7, #7]
  SendCommand(LCD_SETCGRAMADDR | (location << 3));
 8001d7c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d80:	00db      	lsls	r3, r3, #3
 8001d82:	b25b      	sxtb	r3, r3
 8001d84:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001d88:	b25b      	sxtb	r3, r3
 8001d8a:	b2db      	uxtb	r3, r3
 8001d8c:	4618      	mov	r0, r3
 8001d8e:	f000 f837 	bl	8001e00 <SendCommand>
  for (int i=0; i<8; i++)
 8001d92:	2300      	movs	r3, #0
 8001d94:	60fb      	str	r3, [r7, #12]
 8001d96:	e009      	b.n	8001dac <HD44780_CreateSpecialChar+0x44>
  {
    SendChar(charmap[i]);
 8001d98:	68fb      	ldr	r3, [r7, #12]
 8001d9a:	683a      	ldr	r2, [r7, #0]
 8001d9c:	4413      	add	r3, r2
 8001d9e:	781b      	ldrb	r3, [r3, #0]
 8001da0:	4618      	mov	r0, r3
 8001da2:	f000 f83b 	bl	8001e1c <SendChar>
  for (int i=0; i<8; i++)
 8001da6:	68fb      	ldr	r3, [r7, #12]
 8001da8:	3301      	adds	r3, #1
 8001daa:	60fb      	str	r3, [r7, #12]
 8001dac:	68fb      	ldr	r3, [r7, #12]
 8001dae:	2b07      	cmp	r3, #7
 8001db0:	ddf2      	ble.n	8001d98 <HD44780_CreateSpecialChar+0x30>
  }
}
 8001db2:	bf00      	nop
 8001db4:	bf00      	nop
 8001db6:	3710      	adds	r7, #16
 8001db8:	46bd      	mov	sp, r7
 8001dba:	bd80      	pop	{r7, pc}

08001dbc <HD44780_PrintStr>:
{
  HD44780_CreateSpecialChar(char_num, rows);
}

void HD44780_PrintStr(const char c[])
{
 8001dbc:	b580      	push	{r7, lr}
 8001dbe:	b082      	sub	sp, #8
 8001dc0:	af00      	add	r7, sp, #0
 8001dc2:	6078      	str	r0, [r7, #4]
  while(*c) SendChar(*c++);
 8001dc4:	e006      	b.n	8001dd4 <HD44780_PrintStr+0x18>
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	1c5a      	adds	r2, r3, #1
 8001dca:	607a      	str	r2, [r7, #4]
 8001dcc:	781b      	ldrb	r3, [r3, #0]
 8001dce:	4618      	mov	r0, r3
 8001dd0:	f000 f824 	bl	8001e1c <SendChar>
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	781b      	ldrb	r3, [r3, #0]
 8001dd8:	2b00      	cmp	r3, #0
 8001dda:	d1f4      	bne.n	8001dc6 <HD44780_PrintStr+0xa>
}
 8001ddc:	bf00      	nop
 8001dde:	bf00      	nop
 8001de0:	3708      	adds	r7, #8
 8001de2:	46bd      	mov	sp, r7
 8001de4:	bd80      	pop	{r7, pc}
	...

08001de8 <HD44780_Backlight>:
  dpBacklight=LCD_NOBACKLIGHT;
  ExpanderWrite(0);
}

void HD44780_Backlight(void)
{
 8001de8:	b580      	push	{r7, lr}
 8001dea:	af00      	add	r7, sp, #0
  dpBacklight=LCD_BACKLIGHT;
 8001dec:	4b03      	ldr	r3, [pc, #12]	@ (8001dfc <HD44780_Backlight+0x14>)
 8001dee:	2208      	movs	r2, #8
 8001df0:	701a      	strb	r2, [r3, #0]
  ExpanderWrite(0);
 8001df2:	2000      	movs	r0, #0
 8001df4:	f000 f852 	bl	8001e9c <ExpanderWrite>
}
 8001df8:	bf00      	nop
 8001dfa:	bd80      	pop	{r7, pc}
 8001dfc:	200001fc 	.word	0x200001fc

08001e00 <SendCommand>:

static void SendCommand(uint8_t cmd)
{
 8001e00:	b580      	push	{r7, lr}
 8001e02:	b082      	sub	sp, #8
 8001e04:	af00      	add	r7, sp, #0
 8001e06:	4603      	mov	r3, r0
 8001e08:	71fb      	strb	r3, [r7, #7]
  Send(cmd, 0);
 8001e0a:	79fb      	ldrb	r3, [r7, #7]
 8001e0c:	2100      	movs	r1, #0
 8001e0e:	4618      	mov	r0, r3
 8001e10:	f000 f812 	bl	8001e38 <Send>
}
 8001e14:	bf00      	nop
 8001e16:	3708      	adds	r7, #8
 8001e18:	46bd      	mov	sp, r7
 8001e1a:	bd80      	pop	{r7, pc}

08001e1c <SendChar>:

static void SendChar(uint8_t ch)
{
 8001e1c:	b580      	push	{r7, lr}
 8001e1e:	b082      	sub	sp, #8
 8001e20:	af00      	add	r7, sp, #0
 8001e22:	4603      	mov	r3, r0
 8001e24:	71fb      	strb	r3, [r7, #7]
  Send(ch, RS);
 8001e26:	79fb      	ldrb	r3, [r7, #7]
 8001e28:	2101      	movs	r1, #1
 8001e2a:	4618      	mov	r0, r3
 8001e2c:	f000 f804 	bl	8001e38 <Send>
}
 8001e30:	bf00      	nop
 8001e32:	3708      	adds	r7, #8
 8001e34:	46bd      	mov	sp, r7
 8001e36:	bd80      	pop	{r7, pc}

08001e38 <Send>:

static void Send(uint8_t value, uint8_t mode)
{
 8001e38:	b580      	push	{r7, lr}
 8001e3a:	b084      	sub	sp, #16
 8001e3c:	af00      	add	r7, sp, #0
 8001e3e:	4603      	mov	r3, r0
 8001e40:	460a      	mov	r2, r1
 8001e42:	71fb      	strb	r3, [r7, #7]
 8001e44:	4613      	mov	r3, r2
 8001e46:	71bb      	strb	r3, [r7, #6]
  uint8_t highnib = value & 0xF0;
 8001e48:	79fb      	ldrb	r3, [r7, #7]
 8001e4a:	f023 030f 	bic.w	r3, r3, #15
 8001e4e:	73fb      	strb	r3, [r7, #15]
  uint8_t lownib = (value<<4) & 0xF0;
 8001e50:	79fb      	ldrb	r3, [r7, #7]
 8001e52:	011b      	lsls	r3, r3, #4
 8001e54:	73bb      	strb	r3, [r7, #14]
  Write4Bits((highnib)|mode);
 8001e56:	7bfa      	ldrb	r2, [r7, #15]
 8001e58:	79bb      	ldrb	r3, [r7, #6]
 8001e5a:	4313      	orrs	r3, r2
 8001e5c:	b2db      	uxtb	r3, r3
 8001e5e:	4618      	mov	r0, r3
 8001e60:	f000 f80b 	bl	8001e7a <Write4Bits>
  Write4Bits((lownib)|mode);
 8001e64:	7bba      	ldrb	r2, [r7, #14]
 8001e66:	79bb      	ldrb	r3, [r7, #6]
 8001e68:	4313      	orrs	r3, r2
 8001e6a:	b2db      	uxtb	r3, r3
 8001e6c:	4618      	mov	r0, r3
 8001e6e:	f000 f804 	bl	8001e7a <Write4Bits>
}
 8001e72:	bf00      	nop
 8001e74:	3710      	adds	r7, #16
 8001e76:	46bd      	mov	sp, r7
 8001e78:	bd80      	pop	{r7, pc}

08001e7a <Write4Bits>:

static void Write4Bits(uint8_t value)
{
 8001e7a:	b580      	push	{r7, lr}
 8001e7c:	b082      	sub	sp, #8
 8001e7e:	af00      	add	r7, sp, #0
 8001e80:	4603      	mov	r3, r0
 8001e82:	71fb      	strb	r3, [r7, #7]
  ExpanderWrite(value);
 8001e84:	79fb      	ldrb	r3, [r7, #7]
 8001e86:	4618      	mov	r0, r3
 8001e88:	f000 f808 	bl	8001e9c <ExpanderWrite>
  PulseEnable(value);
 8001e8c:	79fb      	ldrb	r3, [r7, #7]
 8001e8e:	4618      	mov	r0, r3
 8001e90:	f000 f820 	bl	8001ed4 <PulseEnable>
}
 8001e94:	bf00      	nop
 8001e96:	3708      	adds	r7, #8
 8001e98:	46bd      	mov	sp, r7
 8001e9a:	bd80      	pop	{r7, pc}

08001e9c <ExpanderWrite>:

static void ExpanderWrite(uint8_t _data)
{
 8001e9c:	b580      	push	{r7, lr}
 8001e9e:	b086      	sub	sp, #24
 8001ea0:	af02      	add	r7, sp, #8
 8001ea2:	4603      	mov	r3, r0
 8001ea4:	71fb      	strb	r3, [r7, #7]
  uint8_t data = _data | dpBacklight;
 8001ea6:	4b09      	ldr	r3, [pc, #36]	@ (8001ecc <ExpanderWrite+0x30>)
 8001ea8:	781a      	ldrb	r2, [r3, #0]
 8001eaa:	79fb      	ldrb	r3, [r7, #7]
 8001eac:	4313      	orrs	r3, r2
 8001eae:	b2db      	uxtb	r3, r3
 8001eb0:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_Master_Transmit(&hi2c1, DEVICE_ADDR, (uint8_t*)&data, 1, 10);
 8001eb2:	f107 020f 	add.w	r2, r7, #15
 8001eb6:	230a      	movs	r3, #10
 8001eb8:	9300      	str	r3, [sp, #0]
 8001eba:	2301      	movs	r3, #1
 8001ebc:	214e      	movs	r1, #78	@ 0x4e
 8001ebe:	4804      	ldr	r0, [pc, #16]	@ (8001ed0 <ExpanderWrite+0x34>)
 8001ec0:	f000 ffc6 	bl	8002e50 <HAL_I2C_Master_Transmit>
}
 8001ec4:	bf00      	nop
 8001ec6:	3710      	adds	r7, #16
 8001ec8:	46bd      	mov	sp, r7
 8001eca:	bd80      	pop	{r7, pc}
 8001ecc:	200001fc 	.word	0x200001fc
 8001ed0:	2000008c 	.word	0x2000008c

08001ed4 <PulseEnable>:

static void PulseEnable(uint8_t _data)
{
 8001ed4:	b580      	push	{r7, lr}
 8001ed6:	b082      	sub	sp, #8
 8001ed8:	af00      	add	r7, sp, #0
 8001eda:	4603      	mov	r3, r0
 8001edc:	71fb      	strb	r3, [r7, #7]
  ExpanderWrite(_data | ENABLE);
 8001ede:	79fb      	ldrb	r3, [r7, #7]
 8001ee0:	f043 0304 	orr.w	r3, r3, #4
 8001ee4:	b2db      	uxtb	r3, r3
 8001ee6:	4618      	mov	r0, r3
 8001ee8:	f7ff ffd8 	bl	8001e9c <ExpanderWrite>
  DelayUS(20);
 8001eec:	2014      	movs	r0, #20
 8001eee:	f000 f839 	bl	8001f64 <DelayUS>

  ExpanderWrite(_data & ~ENABLE);
 8001ef2:	79fb      	ldrb	r3, [r7, #7]
 8001ef4:	f023 0304 	bic.w	r3, r3, #4
 8001ef8:	b2db      	uxtb	r3, r3
 8001efa:	4618      	mov	r0, r3
 8001efc:	f7ff ffce 	bl	8001e9c <ExpanderWrite>
  DelayUS(20);
 8001f00:	2014      	movs	r0, #20
 8001f02:	f000 f82f 	bl	8001f64 <DelayUS>
}
 8001f06:	bf00      	nop
 8001f08:	3708      	adds	r7, #8
 8001f0a:	46bd      	mov	sp, r7
 8001f0c:	bd80      	pop	{r7, pc}
	...

08001f10 <DelayInit>:

static void DelayInit(void)
{
 8001f10:	b480      	push	{r7}
 8001f12:	af00      	add	r7, sp, #0
  CoreDebug->DEMCR &= ~CoreDebug_DEMCR_TRCENA_Msk;
 8001f14:	4b11      	ldr	r3, [pc, #68]	@ (8001f5c <DelayInit+0x4c>)
 8001f16:	68db      	ldr	r3, [r3, #12]
 8001f18:	4a10      	ldr	r2, [pc, #64]	@ (8001f5c <DelayInit+0x4c>)
 8001f1a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8001f1e:	60d3      	str	r3, [r2, #12]
  CoreDebug->DEMCR |=  CoreDebug_DEMCR_TRCENA_Msk;
 8001f20:	4b0e      	ldr	r3, [pc, #56]	@ (8001f5c <DelayInit+0x4c>)
 8001f22:	68db      	ldr	r3, [r3, #12]
 8001f24:	4a0d      	ldr	r2, [pc, #52]	@ (8001f5c <DelayInit+0x4c>)
 8001f26:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001f2a:	60d3      	str	r3, [r2, #12]

  DWT->CTRL &= ~DWT_CTRL_CYCCNTENA_Msk; //~0x00000001;
 8001f2c:	4b0c      	ldr	r3, [pc, #48]	@ (8001f60 <DelayInit+0x50>)
 8001f2e:	681b      	ldr	r3, [r3, #0]
 8001f30:	4a0b      	ldr	r2, [pc, #44]	@ (8001f60 <DelayInit+0x50>)
 8001f32:	f023 0301 	bic.w	r3, r3, #1
 8001f36:	6013      	str	r3, [r2, #0]
  DWT->CTRL |=  DWT_CTRL_CYCCNTENA_Msk; //0x00000001;
 8001f38:	4b09      	ldr	r3, [pc, #36]	@ (8001f60 <DelayInit+0x50>)
 8001f3a:	681b      	ldr	r3, [r3, #0]
 8001f3c:	4a08      	ldr	r2, [pc, #32]	@ (8001f60 <DelayInit+0x50>)
 8001f3e:	f043 0301 	orr.w	r3, r3, #1
 8001f42:	6013      	str	r3, [r2, #0]

  DWT->CYCCNT = 0;
 8001f44:	4b06      	ldr	r3, [pc, #24]	@ (8001f60 <DelayInit+0x50>)
 8001f46:	2200      	movs	r2, #0
 8001f48:	605a      	str	r2, [r3, #4]

  /* 3 NO OPERATION instructions */
  __ASM volatile ("NOP");
 8001f4a:	bf00      	nop
  __ASM volatile ("NOP");
 8001f4c:	bf00      	nop
  __ASM volatile ("NOP");
 8001f4e:	bf00      	nop
}
 8001f50:	bf00      	nop
 8001f52:	46bd      	mov	sp, r7
 8001f54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f58:	4770      	bx	lr
 8001f5a:	bf00      	nop
 8001f5c:	e000edf0 	.word	0xe000edf0
 8001f60:	e0001000 	.word	0xe0001000

08001f64 <DelayUS>:

static void DelayUS(uint32_t us) {
 8001f64:	b480      	push	{r7}
 8001f66:	b087      	sub	sp, #28
 8001f68:	af00      	add	r7, sp, #0
 8001f6a:	6078      	str	r0, [r7, #4]
  uint32_t cycles = (SystemCoreClock/1000000L)*us;
 8001f6c:	4b0e      	ldr	r3, [pc, #56]	@ (8001fa8 <DelayUS+0x44>)
 8001f6e:	681b      	ldr	r3, [r3, #0]
 8001f70:	4a0e      	ldr	r2, [pc, #56]	@ (8001fac <DelayUS+0x48>)
 8001f72:	fba2 2303 	umull	r2, r3, r2, r3
 8001f76:	0c9a      	lsrs	r2, r3, #18
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	fb02 f303 	mul.w	r3, r2, r3
 8001f7e:	617b      	str	r3, [r7, #20]
  uint32_t start = DWT->CYCCNT;
 8001f80:	4b0b      	ldr	r3, [pc, #44]	@ (8001fb0 <DelayUS+0x4c>)
 8001f82:	685b      	ldr	r3, [r3, #4]
 8001f84:	613b      	str	r3, [r7, #16]
  volatile uint32_t cnt;

  do
  {
    cnt = DWT->CYCCNT - start;
 8001f86:	4b0a      	ldr	r3, [pc, #40]	@ (8001fb0 <DelayUS+0x4c>)
 8001f88:	685a      	ldr	r2, [r3, #4]
 8001f8a:	693b      	ldr	r3, [r7, #16]
 8001f8c:	1ad3      	subs	r3, r2, r3
 8001f8e:	60fb      	str	r3, [r7, #12]
  } while(cnt < cycles);
 8001f90:	68fb      	ldr	r3, [r7, #12]
 8001f92:	697a      	ldr	r2, [r7, #20]
 8001f94:	429a      	cmp	r2, r3
 8001f96:	d8f6      	bhi.n	8001f86 <DelayUS+0x22>
}
 8001f98:	bf00      	nop
 8001f9a:	bf00      	nop
 8001f9c:	371c      	adds	r7, #28
 8001f9e:	46bd      	mov	sp, r7
 8001fa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fa4:	4770      	bx	lr
 8001fa6:	bf00      	nop
 8001fa8:	20000000 	.word	0x20000000
 8001fac:	431bde83 	.word	0x431bde83
 8001fb0:	e0001000 	.word	0xe0001000

08001fb4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001fb4:	b580      	push	{r7, lr}
 8001fb6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001fb8:	4b0e      	ldr	r3, [pc, #56]	@ (8001ff4 <HAL_Init+0x40>)
 8001fba:	681b      	ldr	r3, [r3, #0]
 8001fbc:	4a0d      	ldr	r2, [pc, #52]	@ (8001ff4 <HAL_Init+0x40>)
 8001fbe:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001fc2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001fc4:	4b0b      	ldr	r3, [pc, #44]	@ (8001ff4 <HAL_Init+0x40>)
 8001fc6:	681b      	ldr	r3, [r3, #0]
 8001fc8:	4a0a      	ldr	r2, [pc, #40]	@ (8001ff4 <HAL_Init+0x40>)
 8001fca:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001fce:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001fd0:	4b08      	ldr	r3, [pc, #32]	@ (8001ff4 <HAL_Init+0x40>)
 8001fd2:	681b      	ldr	r3, [r3, #0]
 8001fd4:	4a07      	ldr	r2, [pc, #28]	@ (8001ff4 <HAL_Init+0x40>)
 8001fd6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001fda:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001fdc:	2003      	movs	r0, #3
 8001fde:	f000 f8fc 	bl	80021da <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001fe2:	200f      	movs	r0, #15
 8001fe4:	f7ff fcc2 	bl	800196c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001fe8:	f7ff fba8 	bl	800173c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001fec:	2300      	movs	r3, #0
}
 8001fee:	4618      	mov	r0, r3
 8001ff0:	bd80      	pop	{r7, pc}
 8001ff2:	bf00      	nop
 8001ff4:	40023c00 	.word	0x40023c00

08001ff8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001ff8:	b480      	push	{r7}
 8001ffa:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001ffc:	4b06      	ldr	r3, [pc, #24]	@ (8002018 <HAL_IncTick+0x20>)
 8001ffe:	781b      	ldrb	r3, [r3, #0]
 8002000:	461a      	mov	r2, r3
 8002002:	4b06      	ldr	r3, [pc, #24]	@ (800201c <HAL_IncTick+0x24>)
 8002004:	681b      	ldr	r3, [r3, #0]
 8002006:	4413      	add	r3, r2
 8002008:	4a04      	ldr	r2, [pc, #16]	@ (800201c <HAL_IncTick+0x24>)
 800200a:	6013      	str	r3, [r2, #0]
}
 800200c:	bf00      	nop
 800200e:	46bd      	mov	sp, r7
 8002010:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002014:	4770      	bx	lr
 8002016:	bf00      	nop
 8002018:	20000018 	.word	0x20000018
 800201c:	20000200 	.word	0x20000200

08002020 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002020:	b480      	push	{r7}
 8002022:	af00      	add	r7, sp, #0
  return uwTick;
 8002024:	4b03      	ldr	r3, [pc, #12]	@ (8002034 <HAL_GetTick+0x14>)
 8002026:	681b      	ldr	r3, [r3, #0]
}
 8002028:	4618      	mov	r0, r3
 800202a:	46bd      	mov	sp, r7
 800202c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002030:	4770      	bx	lr
 8002032:	bf00      	nop
 8002034:	20000200 	.word	0x20000200

08002038 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002038:	b580      	push	{r7, lr}
 800203a:	b084      	sub	sp, #16
 800203c:	af00      	add	r7, sp, #0
 800203e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002040:	f7ff ffee 	bl	8002020 <HAL_GetTick>
 8002044:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800204a:	68fb      	ldr	r3, [r7, #12]
 800204c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002050:	d005      	beq.n	800205e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002052:	4b0a      	ldr	r3, [pc, #40]	@ (800207c <HAL_Delay+0x44>)
 8002054:	781b      	ldrb	r3, [r3, #0]
 8002056:	461a      	mov	r2, r3
 8002058:	68fb      	ldr	r3, [r7, #12]
 800205a:	4413      	add	r3, r2
 800205c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800205e:	bf00      	nop
 8002060:	f7ff ffde 	bl	8002020 <HAL_GetTick>
 8002064:	4602      	mov	r2, r0
 8002066:	68bb      	ldr	r3, [r7, #8]
 8002068:	1ad3      	subs	r3, r2, r3
 800206a:	68fa      	ldr	r2, [r7, #12]
 800206c:	429a      	cmp	r2, r3
 800206e:	d8f7      	bhi.n	8002060 <HAL_Delay+0x28>
  {
  }
}
 8002070:	bf00      	nop
 8002072:	bf00      	nop
 8002074:	3710      	adds	r7, #16
 8002076:	46bd      	mov	sp, r7
 8002078:	bd80      	pop	{r7, pc}
 800207a:	bf00      	nop
 800207c:	20000018 	.word	0x20000018

08002080 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002080:	b480      	push	{r7}
 8002082:	b085      	sub	sp, #20
 8002084:	af00      	add	r7, sp, #0
 8002086:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	f003 0307 	and.w	r3, r3, #7
 800208e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002090:	4b0c      	ldr	r3, [pc, #48]	@ (80020c4 <__NVIC_SetPriorityGrouping+0x44>)
 8002092:	68db      	ldr	r3, [r3, #12]
 8002094:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002096:	68ba      	ldr	r2, [r7, #8]
 8002098:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800209c:	4013      	ands	r3, r2
 800209e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80020a0:	68fb      	ldr	r3, [r7, #12]
 80020a2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80020a4:	68bb      	ldr	r3, [r7, #8]
 80020a6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80020a8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80020ac:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80020b0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80020b2:	4a04      	ldr	r2, [pc, #16]	@ (80020c4 <__NVIC_SetPriorityGrouping+0x44>)
 80020b4:	68bb      	ldr	r3, [r7, #8]
 80020b6:	60d3      	str	r3, [r2, #12]
}
 80020b8:	bf00      	nop
 80020ba:	3714      	adds	r7, #20
 80020bc:	46bd      	mov	sp, r7
 80020be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020c2:	4770      	bx	lr
 80020c4:	e000ed00 	.word	0xe000ed00

080020c8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80020c8:	b480      	push	{r7}
 80020ca:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80020cc:	4b04      	ldr	r3, [pc, #16]	@ (80020e0 <__NVIC_GetPriorityGrouping+0x18>)
 80020ce:	68db      	ldr	r3, [r3, #12]
 80020d0:	0a1b      	lsrs	r3, r3, #8
 80020d2:	f003 0307 	and.w	r3, r3, #7
}
 80020d6:	4618      	mov	r0, r3
 80020d8:	46bd      	mov	sp, r7
 80020da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020de:	4770      	bx	lr
 80020e0:	e000ed00 	.word	0xe000ed00

080020e4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80020e4:	b480      	push	{r7}
 80020e6:	b083      	sub	sp, #12
 80020e8:	af00      	add	r7, sp, #0
 80020ea:	4603      	mov	r3, r0
 80020ec:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80020ee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80020f2:	2b00      	cmp	r3, #0
 80020f4:	db0b      	blt.n	800210e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80020f6:	79fb      	ldrb	r3, [r7, #7]
 80020f8:	f003 021f 	and.w	r2, r3, #31
 80020fc:	4907      	ldr	r1, [pc, #28]	@ (800211c <__NVIC_EnableIRQ+0x38>)
 80020fe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002102:	095b      	lsrs	r3, r3, #5
 8002104:	2001      	movs	r0, #1
 8002106:	fa00 f202 	lsl.w	r2, r0, r2
 800210a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800210e:	bf00      	nop
 8002110:	370c      	adds	r7, #12
 8002112:	46bd      	mov	sp, r7
 8002114:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002118:	4770      	bx	lr
 800211a:	bf00      	nop
 800211c:	e000e100 	.word	0xe000e100

08002120 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002120:	b480      	push	{r7}
 8002122:	b083      	sub	sp, #12
 8002124:	af00      	add	r7, sp, #0
 8002126:	4603      	mov	r3, r0
 8002128:	6039      	str	r1, [r7, #0]
 800212a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800212c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002130:	2b00      	cmp	r3, #0
 8002132:	db0a      	blt.n	800214a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002134:	683b      	ldr	r3, [r7, #0]
 8002136:	b2da      	uxtb	r2, r3
 8002138:	490c      	ldr	r1, [pc, #48]	@ (800216c <__NVIC_SetPriority+0x4c>)
 800213a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800213e:	0112      	lsls	r2, r2, #4
 8002140:	b2d2      	uxtb	r2, r2
 8002142:	440b      	add	r3, r1
 8002144:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002148:	e00a      	b.n	8002160 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800214a:	683b      	ldr	r3, [r7, #0]
 800214c:	b2da      	uxtb	r2, r3
 800214e:	4908      	ldr	r1, [pc, #32]	@ (8002170 <__NVIC_SetPriority+0x50>)
 8002150:	79fb      	ldrb	r3, [r7, #7]
 8002152:	f003 030f 	and.w	r3, r3, #15
 8002156:	3b04      	subs	r3, #4
 8002158:	0112      	lsls	r2, r2, #4
 800215a:	b2d2      	uxtb	r2, r2
 800215c:	440b      	add	r3, r1
 800215e:	761a      	strb	r2, [r3, #24]
}
 8002160:	bf00      	nop
 8002162:	370c      	adds	r7, #12
 8002164:	46bd      	mov	sp, r7
 8002166:	f85d 7b04 	ldr.w	r7, [sp], #4
 800216a:	4770      	bx	lr
 800216c:	e000e100 	.word	0xe000e100
 8002170:	e000ed00 	.word	0xe000ed00

08002174 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002174:	b480      	push	{r7}
 8002176:	b089      	sub	sp, #36	@ 0x24
 8002178:	af00      	add	r7, sp, #0
 800217a:	60f8      	str	r0, [r7, #12]
 800217c:	60b9      	str	r1, [r7, #8]
 800217e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002180:	68fb      	ldr	r3, [r7, #12]
 8002182:	f003 0307 	and.w	r3, r3, #7
 8002186:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002188:	69fb      	ldr	r3, [r7, #28]
 800218a:	f1c3 0307 	rsb	r3, r3, #7
 800218e:	2b04      	cmp	r3, #4
 8002190:	bf28      	it	cs
 8002192:	2304      	movcs	r3, #4
 8002194:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002196:	69fb      	ldr	r3, [r7, #28]
 8002198:	3304      	adds	r3, #4
 800219a:	2b06      	cmp	r3, #6
 800219c:	d902      	bls.n	80021a4 <NVIC_EncodePriority+0x30>
 800219e:	69fb      	ldr	r3, [r7, #28]
 80021a0:	3b03      	subs	r3, #3
 80021a2:	e000      	b.n	80021a6 <NVIC_EncodePriority+0x32>
 80021a4:	2300      	movs	r3, #0
 80021a6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80021a8:	f04f 32ff 	mov.w	r2, #4294967295
 80021ac:	69bb      	ldr	r3, [r7, #24]
 80021ae:	fa02 f303 	lsl.w	r3, r2, r3
 80021b2:	43da      	mvns	r2, r3
 80021b4:	68bb      	ldr	r3, [r7, #8]
 80021b6:	401a      	ands	r2, r3
 80021b8:	697b      	ldr	r3, [r7, #20]
 80021ba:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80021bc:	f04f 31ff 	mov.w	r1, #4294967295
 80021c0:	697b      	ldr	r3, [r7, #20]
 80021c2:	fa01 f303 	lsl.w	r3, r1, r3
 80021c6:	43d9      	mvns	r1, r3
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80021cc:	4313      	orrs	r3, r2
         );
}
 80021ce:	4618      	mov	r0, r3
 80021d0:	3724      	adds	r7, #36	@ 0x24
 80021d2:	46bd      	mov	sp, r7
 80021d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021d8:	4770      	bx	lr

080021da <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80021da:	b580      	push	{r7, lr}
 80021dc:	b082      	sub	sp, #8
 80021de:	af00      	add	r7, sp, #0
 80021e0:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80021e2:	6878      	ldr	r0, [r7, #4]
 80021e4:	f7ff ff4c 	bl	8002080 <__NVIC_SetPriorityGrouping>
}
 80021e8:	bf00      	nop
 80021ea:	3708      	adds	r7, #8
 80021ec:	46bd      	mov	sp, r7
 80021ee:	bd80      	pop	{r7, pc}

080021f0 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80021f0:	b580      	push	{r7, lr}
 80021f2:	b086      	sub	sp, #24
 80021f4:	af00      	add	r7, sp, #0
 80021f6:	4603      	mov	r3, r0
 80021f8:	60b9      	str	r1, [r7, #8]
 80021fa:	607a      	str	r2, [r7, #4]
 80021fc:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80021fe:	2300      	movs	r3, #0
 8002200:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002202:	f7ff ff61 	bl	80020c8 <__NVIC_GetPriorityGrouping>
 8002206:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002208:	687a      	ldr	r2, [r7, #4]
 800220a:	68b9      	ldr	r1, [r7, #8]
 800220c:	6978      	ldr	r0, [r7, #20]
 800220e:	f7ff ffb1 	bl	8002174 <NVIC_EncodePriority>
 8002212:	4602      	mov	r2, r0
 8002214:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002218:	4611      	mov	r1, r2
 800221a:	4618      	mov	r0, r3
 800221c:	f7ff ff80 	bl	8002120 <__NVIC_SetPriority>
}
 8002220:	bf00      	nop
 8002222:	3718      	adds	r7, #24
 8002224:	46bd      	mov	sp, r7
 8002226:	bd80      	pop	{r7, pc}

08002228 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002228:	b580      	push	{r7, lr}
 800222a:	b082      	sub	sp, #8
 800222c:	af00      	add	r7, sp, #0
 800222e:	4603      	mov	r3, r0
 8002230:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002232:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002236:	4618      	mov	r0, r3
 8002238:	f7ff ff54 	bl	80020e4 <__NVIC_EnableIRQ>
}
 800223c:	bf00      	nop
 800223e:	3708      	adds	r7, #8
 8002240:	46bd      	mov	sp, r7
 8002242:	bd80      	pop	{r7, pc}

08002244 <HAL_FLASH_Program>:
  * @param  Data specifies the data to be programmed
  *
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 8002244:	b580      	push	{r7, lr}
 8002246:	b086      	sub	sp, #24
 8002248:	af00      	add	r7, sp, #0
 800224a:	60f8      	str	r0, [r7, #12]
 800224c:	60b9      	str	r1, [r7, #8]
 800224e:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status;

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8002252:	4b23      	ldr	r3, [pc, #140]	@ (80022e0 <HAL_FLASH_Program+0x9c>)
 8002254:	7e1b      	ldrb	r3, [r3, #24]
 8002256:	2b01      	cmp	r3, #1
 8002258:	d101      	bne.n	800225e <HAL_FLASH_Program+0x1a>
 800225a:	2302      	movs	r3, #2
 800225c:	e03b      	b.n	80022d6 <HAL_FLASH_Program+0x92>
 800225e:	4b20      	ldr	r3, [pc, #128]	@ (80022e0 <HAL_FLASH_Program+0x9c>)
 8002260:	2201      	movs	r2, #1
 8002262:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8002264:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8002268:	f000 f870 	bl	800234c <FLASH_WaitForLastOperation>
 800226c:	4603      	mov	r3, r0
 800226e:	75fb      	strb	r3, [r7, #23]

  if (status == HAL_OK)
 8002270:	7dfb      	ldrb	r3, [r7, #23]
 8002272:	2b00      	cmp	r3, #0
 8002274:	d12b      	bne.n	80022ce <HAL_FLASH_Program+0x8a>
  {
    if (TypeProgram == FLASH_TYPEPROGRAM_BYTE)
 8002276:	68fb      	ldr	r3, [r7, #12]
 8002278:	2b00      	cmp	r3, #0
 800227a:	d105      	bne.n	8002288 <HAL_FLASH_Program+0x44>
    {
      /*Program byte (8-bit) at a specified address.*/
      FLASH_Program_Byte(Address, (uint8_t) Data);
 800227c:	783b      	ldrb	r3, [r7, #0]
 800227e:	4619      	mov	r1, r3
 8002280:	68b8      	ldr	r0, [r7, #8]
 8002282:	f000 f91b 	bl	80024bc <FLASH_Program_Byte>
 8002286:	e016      	b.n	80022b6 <HAL_FLASH_Program+0x72>
    }
    else if (TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
 8002288:	68fb      	ldr	r3, [r7, #12]
 800228a:	2b01      	cmp	r3, #1
 800228c:	d105      	bne.n	800229a <HAL_FLASH_Program+0x56>
    {
      /*Program halfword (16-bit) at a specified address.*/
      FLASH_Program_HalfWord(Address, (uint16_t) Data);
 800228e:	883b      	ldrh	r3, [r7, #0]
 8002290:	4619      	mov	r1, r3
 8002292:	68b8      	ldr	r0, [r7, #8]
 8002294:	f000 f8ee 	bl	8002474 <FLASH_Program_HalfWord>
 8002298:	e00d      	b.n	80022b6 <HAL_FLASH_Program+0x72>
    }
    else if (TypeProgram == FLASH_TYPEPROGRAM_WORD)
 800229a:	68fb      	ldr	r3, [r7, #12]
 800229c:	2b02      	cmp	r3, #2
 800229e:	d105      	bne.n	80022ac <HAL_FLASH_Program+0x68>
    {
      /*Program word (32-bit) at a specified address.*/
      FLASH_Program_Word(Address, (uint32_t) Data);
 80022a0:	683b      	ldr	r3, [r7, #0]
 80022a2:	4619      	mov	r1, r3
 80022a4:	68b8      	ldr	r0, [r7, #8]
 80022a6:	f000 f8c3 	bl	8002430 <FLASH_Program_Word>
 80022aa:	e004      	b.n	80022b6 <HAL_FLASH_Program+0x72>
    }
    else
    {
      /*Program double word (64-bit) at a specified address.*/
      FLASH_Program_DoubleWord(Address, Data);
 80022ac:	e9d7 2300 	ldrd	r2, r3, [r7]
 80022b0:	68b8      	ldr	r0, [r7, #8]
 80022b2:	f000 f88b 	bl	80023cc <FLASH_Program_DoubleWord>
    }

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80022b6:	f24c 3050 	movw	r0, #50000	@ 0xc350
 80022ba:	f000 f847 	bl	800234c <FLASH_WaitForLastOperation>
 80022be:	4603      	mov	r3, r0
 80022c0:	75fb      	strb	r3, [r7, #23]

    /* If the program operation is completed, disable the PG Bit */
    FLASH->CR &= (~FLASH_CR_PG);
 80022c2:	4b08      	ldr	r3, [pc, #32]	@ (80022e4 <HAL_FLASH_Program+0xa0>)
 80022c4:	691b      	ldr	r3, [r3, #16]
 80022c6:	4a07      	ldr	r2, [pc, #28]	@ (80022e4 <HAL_FLASH_Program+0xa0>)
 80022c8:	f023 0301 	bic.w	r3, r3, #1
 80022cc:	6113      	str	r3, [r2, #16]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 80022ce:	4b04      	ldr	r3, [pc, #16]	@ (80022e0 <HAL_FLASH_Program+0x9c>)
 80022d0:	2200      	movs	r2, #0
 80022d2:	761a      	strb	r2, [r3, #24]

  return status;
 80022d4:	7dfb      	ldrb	r3, [r7, #23]
}
 80022d6:	4618      	mov	r0, r3
 80022d8:	3718      	adds	r7, #24
 80022da:	46bd      	mov	sp, r7
 80022dc:	bd80      	pop	{r7, pc}
 80022de:	bf00      	nop
 80022e0:	20000204 	.word	0x20000204
 80022e4:	40023c00 	.word	0x40023c00

080022e8 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 80022e8:	b480      	push	{r7}
 80022ea:	b083      	sub	sp, #12
 80022ec:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 80022ee:	2300      	movs	r3, #0
 80022f0:	71fb      	strb	r3, [r7, #7]

  if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 80022f2:	4b0b      	ldr	r3, [pc, #44]	@ (8002320 <HAL_FLASH_Unlock+0x38>)
 80022f4:	691b      	ldr	r3, [r3, #16]
 80022f6:	2b00      	cmp	r3, #0
 80022f8:	da0b      	bge.n	8002312 <HAL_FLASH_Unlock+0x2a>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 80022fa:	4b09      	ldr	r3, [pc, #36]	@ (8002320 <HAL_FLASH_Unlock+0x38>)
 80022fc:	4a09      	ldr	r2, [pc, #36]	@ (8002324 <HAL_FLASH_Unlock+0x3c>)
 80022fe:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8002300:	4b07      	ldr	r3, [pc, #28]	@ (8002320 <HAL_FLASH_Unlock+0x38>)
 8002302:	4a09      	ldr	r2, [pc, #36]	@ (8002328 <HAL_FLASH_Unlock+0x40>)
 8002304:	605a      	str	r2, [r3, #4]

    /* Verify Flash is unlocked */
    if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8002306:	4b06      	ldr	r3, [pc, #24]	@ (8002320 <HAL_FLASH_Unlock+0x38>)
 8002308:	691b      	ldr	r3, [r3, #16]
 800230a:	2b00      	cmp	r3, #0
 800230c:	da01      	bge.n	8002312 <HAL_FLASH_Unlock+0x2a>
    {
      status = HAL_ERROR;
 800230e:	2301      	movs	r3, #1
 8002310:	71fb      	strb	r3, [r7, #7]
    }
  }

  return status;
 8002312:	79fb      	ldrb	r3, [r7, #7]
}
 8002314:	4618      	mov	r0, r3
 8002316:	370c      	adds	r7, #12
 8002318:	46bd      	mov	sp, r7
 800231a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800231e:	4770      	bx	lr
 8002320:	40023c00 	.word	0x40023c00
 8002324:	45670123 	.word	0x45670123
 8002328:	cdef89ab 	.word	0xcdef89ab

0800232c <HAL_FLASH_Lock>:
/**
  * @brief  Locks the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 800232c:	b480      	push	{r7}
 800232e:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  FLASH->CR |= FLASH_CR_LOCK;
 8002330:	4b05      	ldr	r3, [pc, #20]	@ (8002348 <HAL_FLASH_Lock+0x1c>)
 8002332:	691b      	ldr	r3, [r3, #16]
 8002334:	4a04      	ldr	r2, [pc, #16]	@ (8002348 <HAL_FLASH_Lock+0x1c>)
 8002336:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800233a:	6113      	str	r3, [r2, #16]

  return HAL_OK;
 800233c:	2300      	movs	r3, #0
}
 800233e:	4618      	mov	r0, r3
 8002340:	46bd      	mov	sp, r7
 8002342:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002346:	4770      	bx	lr
 8002348:	40023c00 	.word	0x40023c00

0800234c <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout maximum flash operationtimeout
  * @retval HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{
 800234c:	b580      	push	{r7, lr}
 800234e:	b084      	sub	sp, #16
 8002350:	af00      	add	r7, sp, #0
 8002352:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002354:	2300      	movs	r3, #0
 8002356:	60fb      	str	r3, [r7, #12]

  /* Clear Error Code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8002358:	4b1a      	ldr	r3, [pc, #104]	@ (80023c4 <FLASH_WaitForLastOperation+0x78>)
 800235a:	2200      	movs	r2, #0
 800235c:	61da      	str	r2, [r3, #28]

  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
  /* Get tick */
  tickstart = HAL_GetTick();
 800235e:	f7ff fe5f 	bl	8002020 <HAL_GetTick>
 8002362:	60f8      	str	r0, [r7, #12]

  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET)
 8002364:	e010      	b.n	8002388 <FLASH_WaitForLastOperation+0x3c>
  {
    if (Timeout != HAL_MAX_DELAY)
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	f1b3 3fff 	cmp.w	r3, #4294967295
 800236c:	d00c      	beq.n	8002388 <FLASH_WaitForLastOperation+0x3c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	2b00      	cmp	r3, #0
 8002372:	d007      	beq.n	8002384 <FLASH_WaitForLastOperation+0x38>
 8002374:	f7ff fe54 	bl	8002020 <HAL_GetTick>
 8002378:	4602      	mov	r2, r0
 800237a:	68fb      	ldr	r3, [r7, #12]
 800237c:	1ad3      	subs	r3, r2, r3
 800237e:	687a      	ldr	r2, [r7, #4]
 8002380:	429a      	cmp	r2, r3
 8002382:	d201      	bcs.n	8002388 <FLASH_WaitForLastOperation+0x3c>
      {
        return HAL_TIMEOUT;
 8002384:	2303      	movs	r3, #3
 8002386:	e019      	b.n	80023bc <FLASH_WaitForLastOperation+0x70>
  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET)
 8002388:	4b0f      	ldr	r3, [pc, #60]	@ (80023c8 <FLASH_WaitForLastOperation+0x7c>)
 800238a:	68db      	ldr	r3, [r3, #12]
 800238c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002390:	2b00      	cmp	r3, #0
 8002392:	d1e8      	bne.n	8002366 <FLASH_WaitForLastOperation+0x1a>
      }
    }
  }

  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP) != RESET)
 8002394:	4b0c      	ldr	r3, [pc, #48]	@ (80023c8 <FLASH_WaitForLastOperation+0x7c>)
 8002396:	68db      	ldr	r3, [r3, #12]
 8002398:	f003 0301 	and.w	r3, r3, #1
 800239c:	2b00      	cmp	r3, #0
 800239e:	d002      	beq.n	80023a6 <FLASH_WaitForLastOperation+0x5a>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 80023a0:	4b09      	ldr	r3, [pc, #36]	@ (80023c8 <FLASH_WaitForLastOperation+0x7c>)
 80023a2:	2201      	movs	r2, #1
 80023a4:	60da      	str	r2, [r3, #12]
  }
#if defined(FLASH_SR_RDERR)
  if (__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
 80023a6:	4b08      	ldr	r3, [pc, #32]	@ (80023c8 <FLASH_WaitForLastOperation+0x7c>)
 80023a8:	68db      	ldr	r3, [r3, #12]
 80023aa:	f403 73f9 	and.w	r3, r3, #498	@ 0x1f2
 80023ae:	2b00      	cmp	r3, #0
 80023b0:	d003      	beq.n	80023ba <FLASH_WaitForLastOperation+0x6e>
  if (__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
                            FLASH_FLAG_PGPERR | FLASH_FLAG_PGSERR)) != RESET)
#endif /* FLASH_SR_RDERR */
  {
    /*Save the error code*/
    FLASH_SetErrorCode();
 80023b2:	f000 f8a5 	bl	8002500 <FLASH_SetErrorCode>
    return HAL_ERROR;
 80023b6:	2301      	movs	r3, #1
 80023b8:	e000      	b.n	80023bc <FLASH_WaitForLastOperation+0x70>
  }

  /* If there is no error flag set */
  return HAL_OK;
 80023ba:	2300      	movs	r3, #0

}
 80023bc:	4618      	mov	r0, r3
 80023be:	3710      	adds	r7, #16
 80023c0:	46bd      	mov	sp, r7
 80023c2:	bd80      	pop	{r7, pc}
 80023c4:	20000204 	.word	0x20000204
 80023c8:	40023c00 	.word	0x40023c00

080023cc <FLASH_Program_DoubleWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_DoubleWord(uint32_t Address, uint64_t Data)
{
 80023cc:	b480      	push	{r7}
 80023ce:	b085      	sub	sp, #20
 80023d0:	af00      	add	r7, sp, #0
 80023d2:	60f8      	str	r0, [r7, #12]
 80023d4:	e9c7 2300 	strd	r2, r3, [r7]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 80023d8:	4b14      	ldr	r3, [pc, #80]	@ (800242c <FLASH_Program_DoubleWord+0x60>)
 80023da:	691b      	ldr	r3, [r3, #16]
 80023dc:	4a13      	ldr	r2, [pc, #76]	@ (800242c <FLASH_Program_DoubleWord+0x60>)
 80023de:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80023e2:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_DOUBLE_WORD;
 80023e4:	4b11      	ldr	r3, [pc, #68]	@ (800242c <FLASH_Program_DoubleWord+0x60>)
 80023e6:	691b      	ldr	r3, [r3, #16]
 80023e8:	4a10      	ldr	r2, [pc, #64]	@ (800242c <FLASH_Program_DoubleWord+0x60>)
 80023ea:	f443 7340 	orr.w	r3, r3, #768	@ 0x300
 80023ee:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 80023f0:	4b0e      	ldr	r3, [pc, #56]	@ (800242c <FLASH_Program_DoubleWord+0x60>)
 80023f2:	691b      	ldr	r3, [r3, #16]
 80023f4:	4a0d      	ldr	r2, [pc, #52]	@ (800242c <FLASH_Program_DoubleWord+0x60>)
 80023f6:	f043 0301 	orr.w	r3, r3, #1
 80023fa:	6113      	str	r3, [r2, #16]

  /* Program first word */
  *(__IO uint32_t *)Address = (uint32_t)Data;
 80023fc:	68fb      	ldr	r3, [r7, #12]
 80023fe:	683a      	ldr	r2, [r7, #0]
 8002400:	601a      	str	r2, [r3, #0]
  __ASM volatile ("isb 0xF":::"memory");
 8002402:	f3bf 8f6f 	isb	sy
}
 8002406:	bf00      	nop
  /* Barrier to ensure programming is performed in 2 steps, in right order
    (independently of compiler optimization behavior) */
  __ISB();

  /* Program second word */
  *(__IO uint32_t *)(Address + 4) = (uint32_t)(Data >> 32);
 8002408:	e9d7 0100 	ldrd	r0, r1, [r7]
 800240c:	f04f 0200 	mov.w	r2, #0
 8002410:	f04f 0300 	mov.w	r3, #0
 8002414:	000a      	movs	r2, r1
 8002416:	2300      	movs	r3, #0
 8002418:	68f9      	ldr	r1, [r7, #12]
 800241a:	3104      	adds	r1, #4
 800241c:	4613      	mov	r3, r2
 800241e:	600b      	str	r3, [r1, #0]
}
 8002420:	bf00      	nop
 8002422:	3714      	adds	r7, #20
 8002424:	46bd      	mov	sp, r7
 8002426:	f85d 7b04 	ldr.w	r7, [sp], #4
 800242a:	4770      	bx	lr
 800242c:	40023c00 	.word	0x40023c00

08002430 <FLASH_Program_Word>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Word(uint32_t Address, uint32_t Data)
{
 8002430:	b480      	push	{r7}
 8002432:	b083      	sub	sp, #12
 8002434:	af00      	add	r7, sp, #0
 8002436:	6078      	str	r0, [r7, #4]
 8002438:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 800243a:	4b0d      	ldr	r3, [pc, #52]	@ (8002470 <FLASH_Program_Word+0x40>)
 800243c:	691b      	ldr	r3, [r3, #16]
 800243e:	4a0c      	ldr	r2, [pc, #48]	@ (8002470 <FLASH_Program_Word+0x40>)
 8002440:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002444:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_WORD;
 8002446:	4b0a      	ldr	r3, [pc, #40]	@ (8002470 <FLASH_Program_Word+0x40>)
 8002448:	691b      	ldr	r3, [r3, #16]
 800244a:	4a09      	ldr	r2, [pc, #36]	@ (8002470 <FLASH_Program_Word+0x40>)
 800244c:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002450:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8002452:	4b07      	ldr	r3, [pc, #28]	@ (8002470 <FLASH_Program_Word+0x40>)
 8002454:	691b      	ldr	r3, [r3, #16]
 8002456:	4a06      	ldr	r2, [pc, #24]	@ (8002470 <FLASH_Program_Word+0x40>)
 8002458:	f043 0301 	orr.w	r3, r3, #1
 800245c:	6113      	str	r3, [r2, #16]

  *(__IO uint32_t *)Address = Data;
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	683a      	ldr	r2, [r7, #0]
 8002462:	601a      	str	r2, [r3, #0]
}
 8002464:	bf00      	nop
 8002466:	370c      	adds	r7, #12
 8002468:	46bd      	mov	sp, r7
 800246a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800246e:	4770      	bx	lr
 8002470:	40023c00 	.word	0x40023c00

08002474 <FLASH_Program_HalfWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_HalfWord(uint32_t Address, uint16_t Data)
{
 8002474:	b480      	push	{r7}
 8002476:	b083      	sub	sp, #12
 8002478:	af00      	add	r7, sp, #0
 800247a:	6078      	str	r0, [r7, #4]
 800247c:	460b      	mov	r3, r1
 800247e:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8002480:	4b0d      	ldr	r3, [pc, #52]	@ (80024b8 <FLASH_Program_HalfWord+0x44>)
 8002482:	691b      	ldr	r3, [r3, #16]
 8002484:	4a0c      	ldr	r2, [pc, #48]	@ (80024b8 <FLASH_Program_HalfWord+0x44>)
 8002486:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800248a:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_HALF_WORD;
 800248c:	4b0a      	ldr	r3, [pc, #40]	@ (80024b8 <FLASH_Program_HalfWord+0x44>)
 800248e:	691b      	ldr	r3, [r3, #16]
 8002490:	4a09      	ldr	r2, [pc, #36]	@ (80024b8 <FLASH_Program_HalfWord+0x44>)
 8002492:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002496:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8002498:	4b07      	ldr	r3, [pc, #28]	@ (80024b8 <FLASH_Program_HalfWord+0x44>)
 800249a:	691b      	ldr	r3, [r3, #16]
 800249c:	4a06      	ldr	r2, [pc, #24]	@ (80024b8 <FLASH_Program_HalfWord+0x44>)
 800249e:	f043 0301 	orr.w	r3, r3, #1
 80024a2:	6113      	str	r3, [r2, #16]

  *(__IO uint16_t *)Address = Data;
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	887a      	ldrh	r2, [r7, #2]
 80024a8:	801a      	strh	r2, [r3, #0]
}
 80024aa:	bf00      	nop
 80024ac:	370c      	adds	r7, #12
 80024ae:	46bd      	mov	sp, r7
 80024b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024b4:	4770      	bx	lr
 80024b6:	bf00      	nop
 80024b8:	40023c00 	.word	0x40023c00

080024bc <FLASH_Program_Byte>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Byte(uint32_t Address, uint8_t Data)
{
 80024bc:	b480      	push	{r7}
 80024be:	b083      	sub	sp, #12
 80024c0:	af00      	add	r7, sp, #0
 80024c2:	6078      	str	r0, [r7, #4]
 80024c4:	460b      	mov	r3, r1
 80024c6:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 80024c8:	4b0c      	ldr	r3, [pc, #48]	@ (80024fc <FLASH_Program_Byte+0x40>)
 80024ca:	691b      	ldr	r3, [r3, #16]
 80024cc:	4a0b      	ldr	r2, [pc, #44]	@ (80024fc <FLASH_Program_Byte+0x40>)
 80024ce:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80024d2:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_BYTE;
 80024d4:	4b09      	ldr	r3, [pc, #36]	@ (80024fc <FLASH_Program_Byte+0x40>)
 80024d6:	4a09      	ldr	r2, [pc, #36]	@ (80024fc <FLASH_Program_Byte+0x40>)
 80024d8:	691b      	ldr	r3, [r3, #16]
 80024da:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 80024dc:	4b07      	ldr	r3, [pc, #28]	@ (80024fc <FLASH_Program_Byte+0x40>)
 80024de:	691b      	ldr	r3, [r3, #16]
 80024e0:	4a06      	ldr	r2, [pc, #24]	@ (80024fc <FLASH_Program_Byte+0x40>)
 80024e2:	f043 0301 	orr.w	r3, r3, #1
 80024e6:	6113      	str	r3, [r2, #16]

  *(__IO uint8_t *)Address = Data;
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	78fa      	ldrb	r2, [r7, #3]
 80024ec:	701a      	strb	r2, [r3, #0]
}
 80024ee:	bf00      	nop
 80024f0:	370c      	adds	r7, #12
 80024f2:	46bd      	mov	sp, r7
 80024f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024f8:	4770      	bx	lr
 80024fa:	bf00      	nop
 80024fc:	40023c00 	.word	0x40023c00

08002500 <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{
 8002500:	b480      	push	{r7}
 8002502:	af00      	add	r7, sp, #0
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) != RESET)
 8002504:	4b2f      	ldr	r3, [pc, #188]	@ (80025c4 <FLASH_SetErrorCode+0xc4>)
 8002506:	68db      	ldr	r3, [r3, #12]
 8002508:	f003 0310 	and.w	r3, r3, #16
 800250c:	2b00      	cmp	r3, #0
 800250e:	d008      	beq.n	8002522 <FLASH_SetErrorCode+0x22>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 8002510:	4b2d      	ldr	r3, [pc, #180]	@ (80025c8 <FLASH_SetErrorCode+0xc8>)
 8002512:	69db      	ldr	r3, [r3, #28]
 8002514:	f043 0310 	orr.w	r3, r3, #16
 8002518:	4a2b      	ldr	r2, [pc, #172]	@ (80025c8 <FLASH_SetErrorCode+0xc8>)
 800251a:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH write protection error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_WRPERR);
 800251c:	4b29      	ldr	r3, [pc, #164]	@ (80025c4 <FLASH_SetErrorCode+0xc4>)
 800251e:	2210      	movs	r2, #16
 8002520:	60da      	str	r2, [r3, #12]
  }

  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGAERR) != RESET)
 8002522:	4b28      	ldr	r3, [pc, #160]	@ (80025c4 <FLASH_SetErrorCode+0xc4>)
 8002524:	68db      	ldr	r3, [r3, #12]
 8002526:	f003 0320 	and.w	r3, r3, #32
 800252a:	2b00      	cmp	r3, #0
 800252c:	d008      	beq.n	8002540 <FLASH_SetErrorCode+0x40>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGA;
 800252e:	4b26      	ldr	r3, [pc, #152]	@ (80025c8 <FLASH_SetErrorCode+0xc8>)
 8002530:	69db      	ldr	r3, [r3, #28]
 8002532:	f043 0308 	orr.w	r3, r3, #8
 8002536:	4a24      	ldr	r2, [pc, #144]	@ (80025c8 <FLASH_SetErrorCode+0xc8>)
 8002538:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH Programming alignment error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGAERR);
 800253a:	4b22      	ldr	r3, [pc, #136]	@ (80025c4 <FLASH_SetErrorCode+0xc4>)
 800253c:	2220      	movs	r2, #32
 800253e:	60da      	str	r2, [r3, #12]
  }

  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGPERR) != RESET)
 8002540:	4b20      	ldr	r3, [pc, #128]	@ (80025c4 <FLASH_SetErrorCode+0xc4>)
 8002542:	68db      	ldr	r3, [r3, #12]
 8002544:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002548:	2b00      	cmp	r3, #0
 800254a:	d008      	beq.n	800255e <FLASH_SetErrorCode+0x5e>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGP;
 800254c:	4b1e      	ldr	r3, [pc, #120]	@ (80025c8 <FLASH_SetErrorCode+0xc8>)
 800254e:	69db      	ldr	r3, [r3, #28]
 8002550:	f043 0304 	orr.w	r3, r3, #4
 8002554:	4a1c      	ldr	r2, [pc, #112]	@ (80025c8 <FLASH_SetErrorCode+0xc8>)
 8002556:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH Programming parallelism error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGPERR);
 8002558:	4b1a      	ldr	r3, [pc, #104]	@ (80025c4 <FLASH_SetErrorCode+0xc4>)
 800255a:	2240      	movs	r2, #64	@ 0x40
 800255c:	60da      	str	r2, [r3, #12]
  }

  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGSERR) != RESET)
 800255e:	4b19      	ldr	r3, [pc, #100]	@ (80025c4 <FLASH_SetErrorCode+0xc4>)
 8002560:	68db      	ldr	r3, [r3, #12]
 8002562:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002566:	2b00      	cmp	r3, #0
 8002568:	d008      	beq.n	800257c <FLASH_SetErrorCode+0x7c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGS;
 800256a:	4b17      	ldr	r3, [pc, #92]	@ (80025c8 <FLASH_SetErrorCode+0xc8>)
 800256c:	69db      	ldr	r3, [r3, #28]
 800256e:	f043 0302 	orr.w	r3, r3, #2
 8002572:	4a15      	ldr	r2, [pc, #84]	@ (80025c8 <FLASH_SetErrorCode+0xc8>)
 8002574:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH Programming sequence error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGSERR);
 8002576:	4b13      	ldr	r3, [pc, #76]	@ (80025c4 <FLASH_SetErrorCode+0xc4>)
 8002578:	2280      	movs	r2, #128	@ 0x80
 800257a:	60da      	str	r2, [r3, #12]
  }
#if defined(FLASH_SR_RDERR)
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_RDERR) != RESET)
 800257c:	4b11      	ldr	r3, [pc, #68]	@ (80025c4 <FLASH_SetErrorCode+0xc4>)
 800257e:	68db      	ldr	r3, [r3, #12]
 8002580:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002584:	2b00      	cmp	r3, #0
 8002586:	d009      	beq.n	800259c <FLASH_SetErrorCode+0x9c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_RD;
 8002588:	4b0f      	ldr	r3, [pc, #60]	@ (80025c8 <FLASH_SetErrorCode+0xc8>)
 800258a:	69db      	ldr	r3, [r3, #28]
 800258c:	f043 0301 	orr.w	r3, r3, #1
 8002590:	4a0d      	ldr	r2, [pc, #52]	@ (80025c8 <FLASH_SetErrorCode+0xc8>)
 8002592:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH Proprietary readout protection error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_RDERR);
 8002594:	4b0b      	ldr	r3, [pc, #44]	@ (80025c4 <FLASH_SetErrorCode+0xc4>)
 8002596:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800259a:	60da      	str	r2, [r3, #12]
  }
#endif /* FLASH_SR_RDERR */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPERR) != RESET)
 800259c:	4b09      	ldr	r3, [pc, #36]	@ (80025c4 <FLASH_SetErrorCode+0xc4>)
 800259e:	68db      	ldr	r3, [r3, #12]
 80025a0:	f003 0302 	and.w	r3, r3, #2
 80025a4:	2b00      	cmp	r3, #0
 80025a6:	d008      	beq.n	80025ba <FLASH_SetErrorCode+0xba>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPERATION;
 80025a8:	4b07      	ldr	r3, [pc, #28]	@ (80025c8 <FLASH_SetErrorCode+0xc8>)
 80025aa:	69db      	ldr	r3, [r3, #28]
 80025ac:	f043 0320 	orr.w	r3, r3, #32
 80025b0:	4a05      	ldr	r2, [pc, #20]	@ (80025c8 <FLASH_SetErrorCode+0xc8>)
 80025b2:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH Operation error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPERR);
 80025b4:	4b03      	ldr	r3, [pc, #12]	@ (80025c4 <FLASH_SetErrorCode+0xc4>)
 80025b6:	2202      	movs	r2, #2
 80025b8:	60da      	str	r2, [r3, #12]
  }
}
 80025ba:	bf00      	nop
 80025bc:	46bd      	mov	sp, r7
 80025be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025c2:	4770      	bx	lr
 80025c4:	40023c00 	.word	0x40023c00
 80025c8:	20000204 	.word	0x20000204

080025cc <HAL_FLASHEx_Erase>:
  *         (0xFFFFFFFFU means that all the sectors have been correctly erased)
  *
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *SectorError)
{
 80025cc:	b580      	push	{r7, lr}
 80025ce:	b084      	sub	sp, #16
 80025d0:	af00      	add	r7, sp, #0
 80025d2:	6078      	str	r0, [r7, #4]
 80025d4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t index = 0U;
 80025d6:	2300      	movs	r3, #0
 80025d8:	60bb      	str	r3, [r7, #8]

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 80025da:	4b31      	ldr	r3, [pc, #196]	@ (80026a0 <HAL_FLASHEx_Erase+0xd4>)
 80025dc:	7e1b      	ldrb	r3, [r3, #24]
 80025de:	2b01      	cmp	r3, #1
 80025e0:	d101      	bne.n	80025e6 <HAL_FLASHEx_Erase+0x1a>
 80025e2:	2302      	movs	r3, #2
 80025e4:	e058      	b.n	8002698 <HAL_FLASHEx_Erase+0xcc>
 80025e6:	4b2e      	ldr	r3, [pc, #184]	@ (80026a0 <HAL_FLASHEx_Erase+0xd4>)
 80025e8:	2201      	movs	r2, #1
 80025ea:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80025ec:	f24c 3050 	movw	r0, #50000	@ 0xc350
 80025f0:	f7ff feac 	bl	800234c <FLASH_WaitForLastOperation>
 80025f4:	4603      	mov	r3, r0
 80025f6:	73fb      	strb	r3, [r7, #15]

  if (status == HAL_OK)
 80025f8:	7bfb      	ldrb	r3, [r7, #15]
 80025fa:	2b00      	cmp	r3, #0
 80025fc:	d148      	bne.n	8002690 <HAL_FLASHEx_Erase+0xc4>
  {
    /*Initialization of SectorError variable*/
    *SectorError = 0xFFFFFFFFU;
 80025fe:	683b      	ldr	r3, [r7, #0]
 8002600:	f04f 32ff 	mov.w	r2, #4294967295
 8002604:	601a      	str	r2, [r3, #0]

    if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	681b      	ldr	r3, [r3, #0]
 800260a:	2b01      	cmp	r3, #1
 800260c:	d115      	bne.n	800263a <HAL_FLASHEx_Erase+0x6e>
    {
      /*Mass erase to be done*/
      FLASH_MassErase((uint8_t) pEraseInit->VoltageRange, pEraseInit->Banks);
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	691b      	ldr	r3, [r3, #16]
 8002612:	b2da      	uxtb	r2, r3
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	685b      	ldr	r3, [r3, #4]
 8002618:	4619      	mov	r1, r3
 800261a:	4610      	mov	r0, r2
 800261c:	f000 f844 	bl	80026a8 <FLASH_MassErase>

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8002620:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8002624:	f7ff fe92 	bl	800234c <FLASH_WaitForLastOperation>
 8002628:	4603      	mov	r3, r0
 800262a:	73fb      	strb	r3, [r7, #15]

      /* if the erase operation is completed, disable the MER Bit */
      FLASH->CR &= (~FLASH_MER_BIT);
 800262c:	4b1d      	ldr	r3, [pc, #116]	@ (80026a4 <HAL_FLASHEx_Erase+0xd8>)
 800262e:	691b      	ldr	r3, [r3, #16]
 8002630:	4a1c      	ldr	r2, [pc, #112]	@ (80026a4 <HAL_FLASHEx_Erase+0xd8>)
 8002632:	f023 0304 	bic.w	r3, r3, #4
 8002636:	6113      	str	r3, [r2, #16]
 8002638:	e028      	b.n	800268c <HAL_FLASHEx_Erase+0xc0>
    {
      /* Check the parameters */
      assert_param(IS_FLASH_NBSECTORS(pEraseInit->NbSectors + pEraseInit->Sector));

      /* Erase by sector by sector to be done*/
      for (index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	689b      	ldr	r3, [r3, #8]
 800263e:	60bb      	str	r3, [r7, #8]
 8002640:	e01c      	b.n	800267c <HAL_FLASHEx_Erase+0xb0>
      {
        FLASH_Erase_Sector(index, (uint8_t) pEraseInit->VoltageRange);
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	691b      	ldr	r3, [r3, #16]
 8002646:	b2db      	uxtb	r3, r3
 8002648:	4619      	mov	r1, r3
 800264a:	68b8      	ldr	r0, [r7, #8]
 800264c:	f000 f850 	bl	80026f0 <FLASH_Erase_Sector>

        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8002650:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8002654:	f7ff fe7a 	bl	800234c <FLASH_WaitForLastOperation>
 8002658:	4603      	mov	r3, r0
 800265a:	73fb      	strb	r3, [r7, #15]

        /* If the erase operation is completed, disable the SER and SNB Bits */
        CLEAR_BIT(FLASH->CR, (FLASH_CR_SER | FLASH_CR_SNB));
 800265c:	4b11      	ldr	r3, [pc, #68]	@ (80026a4 <HAL_FLASHEx_Erase+0xd8>)
 800265e:	691b      	ldr	r3, [r3, #16]
 8002660:	4a10      	ldr	r2, [pc, #64]	@ (80026a4 <HAL_FLASHEx_Erase+0xd8>)
 8002662:	f023 03fa 	bic.w	r3, r3, #250	@ 0xfa
 8002666:	6113      	str	r3, [r2, #16]

        if (status != HAL_OK)
 8002668:	7bfb      	ldrb	r3, [r7, #15]
 800266a:	2b00      	cmp	r3, #0
 800266c:	d003      	beq.n	8002676 <HAL_FLASHEx_Erase+0xaa>
        {
          /* In case of error, stop erase procedure and return the faulty sector*/
          *SectorError = index;
 800266e:	683b      	ldr	r3, [r7, #0]
 8002670:	68ba      	ldr	r2, [r7, #8]
 8002672:	601a      	str	r2, [r3, #0]
          break;
 8002674:	e00a      	b.n	800268c <HAL_FLASHEx_Erase+0xc0>
      for (index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 8002676:	68bb      	ldr	r3, [r7, #8]
 8002678:	3301      	adds	r3, #1
 800267a:	60bb      	str	r3, [r7, #8]
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	68da      	ldr	r2, [r3, #12]
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	689b      	ldr	r3, [r3, #8]
 8002684:	4413      	add	r3, r2
 8002686:	68ba      	ldr	r2, [r7, #8]
 8002688:	429a      	cmp	r2, r3
 800268a:	d3da      	bcc.n	8002642 <HAL_FLASHEx_Erase+0x76>
        }
      }
    }
    /* Flush the caches to be sure of the data consistency */
    FLASH_FlushCaches();
 800268c:	f000 f878 	bl	8002780 <FLASH_FlushCaches>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8002690:	4b03      	ldr	r3, [pc, #12]	@ (80026a0 <HAL_FLASHEx_Erase+0xd4>)
 8002692:	2200      	movs	r2, #0
 8002694:	761a      	strb	r2, [r3, #24]

  return status;
 8002696:	7bfb      	ldrb	r3, [r7, #15]
}
 8002698:	4618      	mov	r0, r3
 800269a:	3710      	adds	r7, #16
 800269c:	46bd      	mov	sp, r7
 800269e:	bd80      	pop	{r7, pc}
 80026a0:	20000204 	.word	0x20000204
 80026a4:	40023c00 	.word	0x40023c00

080026a8 <FLASH_MassErase>:
  *            @arg FLASH_BANK_1: Bank1 to be erased
  *
  * @retval None
  */
static void FLASH_MassErase(uint8_t VoltageRange, uint32_t Banks)
{
 80026a8:	b480      	push	{r7}
 80026aa:	b083      	sub	sp, #12
 80026ac:	af00      	add	r7, sp, #0
 80026ae:	4603      	mov	r3, r0
 80026b0:	6039      	str	r1, [r7, #0]
 80026b2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_VOLTAGERANGE(VoltageRange));
  assert_param(IS_FLASH_BANK(Banks));

  /* If the previous operation is completed, proceed to erase all sectors */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 80026b4:	4b0d      	ldr	r3, [pc, #52]	@ (80026ec <FLASH_MassErase+0x44>)
 80026b6:	691b      	ldr	r3, [r3, #16]
 80026b8:	4a0c      	ldr	r2, [pc, #48]	@ (80026ec <FLASH_MassErase+0x44>)
 80026ba:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80026be:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_MER;
 80026c0:	4b0a      	ldr	r3, [pc, #40]	@ (80026ec <FLASH_MassErase+0x44>)
 80026c2:	691b      	ldr	r3, [r3, #16]
 80026c4:	4a09      	ldr	r2, [pc, #36]	@ (80026ec <FLASH_MassErase+0x44>)
 80026c6:	f043 0304 	orr.w	r3, r3, #4
 80026ca:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT | ((uint32_t)VoltageRange << 8U);
 80026cc:	4b07      	ldr	r3, [pc, #28]	@ (80026ec <FLASH_MassErase+0x44>)
 80026ce:	691a      	ldr	r2, [r3, #16]
 80026d0:	79fb      	ldrb	r3, [r7, #7]
 80026d2:	021b      	lsls	r3, r3, #8
 80026d4:	4313      	orrs	r3, r2
 80026d6:	4a05      	ldr	r2, [pc, #20]	@ (80026ec <FLASH_MassErase+0x44>)
 80026d8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80026dc:	6113      	str	r3, [r2, #16]
}
 80026de:	bf00      	nop
 80026e0:	370c      	adds	r7, #12
 80026e2:	46bd      	mov	sp, r7
 80026e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026e8:	4770      	bx	lr
 80026ea:	bf00      	nop
 80026ec:	40023c00 	.word	0x40023c00

080026f0 <FLASH_Erase_Sector>:
  *                                  the operation will be done by double word (64-bit)
  *
  * @retval None
  */
void FLASH_Erase_Sector(uint32_t Sector, uint8_t VoltageRange)
{
 80026f0:	b480      	push	{r7}
 80026f2:	b085      	sub	sp, #20
 80026f4:	af00      	add	r7, sp, #0
 80026f6:	6078      	str	r0, [r7, #4]
 80026f8:	460b      	mov	r3, r1
 80026fa:	70fb      	strb	r3, [r7, #3]
  uint32_t tmp_psize = 0U;
 80026fc:	2300      	movs	r3, #0
 80026fe:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_FLASH_SECTOR(Sector));
  assert_param(IS_VOLTAGERANGE(VoltageRange));

  if (VoltageRange == FLASH_VOLTAGE_RANGE_1)
 8002700:	78fb      	ldrb	r3, [r7, #3]
 8002702:	2b00      	cmp	r3, #0
 8002704:	d102      	bne.n	800270c <FLASH_Erase_Sector+0x1c>
  {
    tmp_psize = FLASH_PSIZE_BYTE;
 8002706:	2300      	movs	r3, #0
 8002708:	60fb      	str	r3, [r7, #12]
 800270a:	e010      	b.n	800272e <FLASH_Erase_Sector+0x3e>
  }
  else if (VoltageRange == FLASH_VOLTAGE_RANGE_2)
 800270c:	78fb      	ldrb	r3, [r7, #3]
 800270e:	2b01      	cmp	r3, #1
 8002710:	d103      	bne.n	800271a <FLASH_Erase_Sector+0x2a>
  {
    tmp_psize = FLASH_PSIZE_HALF_WORD;
 8002712:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002716:	60fb      	str	r3, [r7, #12]
 8002718:	e009      	b.n	800272e <FLASH_Erase_Sector+0x3e>
  }
  else if (VoltageRange == FLASH_VOLTAGE_RANGE_3)
 800271a:	78fb      	ldrb	r3, [r7, #3]
 800271c:	2b02      	cmp	r3, #2
 800271e:	d103      	bne.n	8002728 <FLASH_Erase_Sector+0x38>
  {
    tmp_psize = FLASH_PSIZE_WORD;
 8002720:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002724:	60fb      	str	r3, [r7, #12]
 8002726:	e002      	b.n	800272e <FLASH_Erase_Sector+0x3e>
  }
  else
  {
    tmp_psize = FLASH_PSIZE_DOUBLE_WORD;
 8002728:	f44f 7340 	mov.w	r3, #768	@ 0x300
 800272c:	60fb      	str	r3, [r7, #12]
  }

  /* If the previous operation is completed, proceed to erase the sector */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 800272e:	4b13      	ldr	r3, [pc, #76]	@ (800277c <FLASH_Erase_Sector+0x8c>)
 8002730:	691b      	ldr	r3, [r3, #16]
 8002732:	4a12      	ldr	r2, [pc, #72]	@ (800277c <FLASH_Erase_Sector+0x8c>)
 8002734:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002738:	6113      	str	r3, [r2, #16]
  FLASH->CR |= tmp_psize;
 800273a:	4b10      	ldr	r3, [pc, #64]	@ (800277c <FLASH_Erase_Sector+0x8c>)
 800273c:	691a      	ldr	r2, [r3, #16]
 800273e:	490f      	ldr	r1, [pc, #60]	@ (800277c <FLASH_Erase_Sector+0x8c>)
 8002740:	68fb      	ldr	r3, [r7, #12]
 8002742:	4313      	orrs	r3, r2
 8002744:	610b      	str	r3, [r1, #16]
  CLEAR_BIT(FLASH->CR, FLASH_CR_SNB);
 8002746:	4b0d      	ldr	r3, [pc, #52]	@ (800277c <FLASH_Erase_Sector+0x8c>)
 8002748:	691b      	ldr	r3, [r3, #16]
 800274a:	4a0c      	ldr	r2, [pc, #48]	@ (800277c <FLASH_Erase_Sector+0x8c>)
 800274c:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 8002750:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_SER | (Sector << FLASH_CR_SNB_Pos);
 8002752:	4b0a      	ldr	r3, [pc, #40]	@ (800277c <FLASH_Erase_Sector+0x8c>)
 8002754:	691a      	ldr	r2, [r3, #16]
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	00db      	lsls	r3, r3, #3
 800275a:	4313      	orrs	r3, r2
 800275c:	4a07      	ldr	r2, [pc, #28]	@ (800277c <FLASH_Erase_Sector+0x8c>)
 800275e:	f043 0302 	orr.w	r3, r3, #2
 8002762:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT;
 8002764:	4b05      	ldr	r3, [pc, #20]	@ (800277c <FLASH_Erase_Sector+0x8c>)
 8002766:	691b      	ldr	r3, [r3, #16]
 8002768:	4a04      	ldr	r2, [pc, #16]	@ (800277c <FLASH_Erase_Sector+0x8c>)
 800276a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800276e:	6113      	str	r3, [r2, #16]
}
 8002770:	bf00      	nop
 8002772:	3714      	adds	r7, #20
 8002774:	46bd      	mov	sp, r7
 8002776:	f85d 7b04 	ldr.w	r7, [sp], #4
 800277a:	4770      	bx	lr
 800277c:	40023c00 	.word	0x40023c00

08002780 <FLASH_FlushCaches>:
/**
  * @brief  Flush the instruction and data caches
  * @retval None
  */
void FLASH_FlushCaches(void)
{
 8002780:	b480      	push	{r7}
 8002782:	af00      	add	r7, sp, #0
  /* Flush instruction cache  */
  if (READ_BIT(FLASH->ACR, FLASH_ACR_ICEN) != RESET)
 8002784:	4b20      	ldr	r3, [pc, #128]	@ (8002808 <FLASH_FlushCaches+0x88>)
 8002786:	681b      	ldr	r3, [r3, #0]
 8002788:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800278c:	2b00      	cmp	r3, #0
 800278e:	d017      	beq.n	80027c0 <FLASH_FlushCaches+0x40>
  {
    /* Disable instruction cache  */
    __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
 8002790:	4b1d      	ldr	r3, [pc, #116]	@ (8002808 <FLASH_FlushCaches+0x88>)
 8002792:	681b      	ldr	r3, [r3, #0]
 8002794:	4a1c      	ldr	r2, [pc, #112]	@ (8002808 <FLASH_FlushCaches+0x88>)
 8002796:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800279a:	6013      	str	r3, [r2, #0]
    /* Reset instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_RESET();
 800279c:	4b1a      	ldr	r3, [pc, #104]	@ (8002808 <FLASH_FlushCaches+0x88>)
 800279e:	681b      	ldr	r3, [r3, #0]
 80027a0:	4a19      	ldr	r2, [pc, #100]	@ (8002808 <FLASH_FlushCaches+0x88>)
 80027a2:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80027a6:	6013      	str	r3, [r2, #0]
 80027a8:	4b17      	ldr	r3, [pc, #92]	@ (8002808 <FLASH_FlushCaches+0x88>)
 80027aa:	681b      	ldr	r3, [r3, #0]
 80027ac:	4a16      	ldr	r2, [pc, #88]	@ (8002808 <FLASH_FlushCaches+0x88>)
 80027ae:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80027b2:	6013      	str	r3, [r2, #0]
    /* Enable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80027b4:	4b14      	ldr	r3, [pc, #80]	@ (8002808 <FLASH_FlushCaches+0x88>)
 80027b6:	681b      	ldr	r3, [r3, #0]
 80027b8:	4a13      	ldr	r2, [pc, #76]	@ (8002808 <FLASH_FlushCaches+0x88>)
 80027ba:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80027be:	6013      	str	r3, [r2, #0]
  }

  /* Flush data cache */
  if (READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != RESET)
 80027c0:	4b11      	ldr	r3, [pc, #68]	@ (8002808 <FLASH_FlushCaches+0x88>)
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80027c8:	2b00      	cmp	r3, #0
 80027ca:	d017      	beq.n	80027fc <FLASH_FlushCaches+0x7c>
  {
    /* Disable data cache  */
    __HAL_FLASH_DATA_CACHE_DISABLE();
 80027cc:	4b0e      	ldr	r3, [pc, #56]	@ (8002808 <FLASH_FlushCaches+0x88>)
 80027ce:	681b      	ldr	r3, [r3, #0]
 80027d0:	4a0d      	ldr	r2, [pc, #52]	@ (8002808 <FLASH_FlushCaches+0x88>)
 80027d2:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80027d6:	6013      	str	r3, [r2, #0]
    /* Reset data cache */
    __HAL_FLASH_DATA_CACHE_RESET();
 80027d8:	4b0b      	ldr	r3, [pc, #44]	@ (8002808 <FLASH_FlushCaches+0x88>)
 80027da:	681b      	ldr	r3, [r3, #0]
 80027dc:	4a0a      	ldr	r2, [pc, #40]	@ (8002808 <FLASH_FlushCaches+0x88>)
 80027de:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80027e2:	6013      	str	r3, [r2, #0]
 80027e4:	4b08      	ldr	r3, [pc, #32]	@ (8002808 <FLASH_FlushCaches+0x88>)
 80027e6:	681b      	ldr	r3, [r3, #0]
 80027e8:	4a07      	ldr	r2, [pc, #28]	@ (8002808 <FLASH_FlushCaches+0x88>)
 80027ea:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80027ee:	6013      	str	r3, [r2, #0]
    /* Enable data cache */
    __HAL_FLASH_DATA_CACHE_ENABLE();
 80027f0:	4b05      	ldr	r3, [pc, #20]	@ (8002808 <FLASH_FlushCaches+0x88>)
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	4a04      	ldr	r2, [pc, #16]	@ (8002808 <FLASH_FlushCaches+0x88>)
 80027f6:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80027fa:	6013      	str	r3, [r2, #0]
  }
}
 80027fc:	bf00      	nop
 80027fe:	46bd      	mov	sp, r7
 8002800:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002804:	4770      	bx	lr
 8002806:	bf00      	nop
 8002808:	40023c00 	.word	0x40023c00

0800280c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800280c:	b480      	push	{r7}
 800280e:	b089      	sub	sp, #36	@ 0x24
 8002810:	af00      	add	r7, sp, #0
 8002812:	6078      	str	r0, [r7, #4]
 8002814:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002816:	2300      	movs	r3, #0
 8002818:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800281a:	2300      	movs	r3, #0
 800281c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800281e:	2300      	movs	r3, #0
 8002820:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002822:	2300      	movs	r3, #0
 8002824:	61fb      	str	r3, [r7, #28]
 8002826:	e165      	b.n	8002af4 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002828:	2201      	movs	r2, #1
 800282a:	69fb      	ldr	r3, [r7, #28]
 800282c:	fa02 f303 	lsl.w	r3, r2, r3
 8002830:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002832:	683b      	ldr	r3, [r7, #0]
 8002834:	681b      	ldr	r3, [r3, #0]
 8002836:	697a      	ldr	r2, [r7, #20]
 8002838:	4013      	ands	r3, r2
 800283a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800283c:	693a      	ldr	r2, [r7, #16]
 800283e:	697b      	ldr	r3, [r7, #20]
 8002840:	429a      	cmp	r2, r3
 8002842:	f040 8154 	bne.w	8002aee <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002846:	683b      	ldr	r3, [r7, #0]
 8002848:	685b      	ldr	r3, [r3, #4]
 800284a:	f003 0303 	and.w	r3, r3, #3
 800284e:	2b01      	cmp	r3, #1
 8002850:	d005      	beq.n	800285e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002852:	683b      	ldr	r3, [r7, #0]
 8002854:	685b      	ldr	r3, [r3, #4]
 8002856:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800285a:	2b02      	cmp	r3, #2
 800285c:	d130      	bne.n	80028c0 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	689b      	ldr	r3, [r3, #8]
 8002862:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002864:	69fb      	ldr	r3, [r7, #28]
 8002866:	005b      	lsls	r3, r3, #1
 8002868:	2203      	movs	r2, #3
 800286a:	fa02 f303 	lsl.w	r3, r2, r3
 800286e:	43db      	mvns	r3, r3
 8002870:	69ba      	ldr	r2, [r7, #24]
 8002872:	4013      	ands	r3, r2
 8002874:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002876:	683b      	ldr	r3, [r7, #0]
 8002878:	68da      	ldr	r2, [r3, #12]
 800287a:	69fb      	ldr	r3, [r7, #28]
 800287c:	005b      	lsls	r3, r3, #1
 800287e:	fa02 f303 	lsl.w	r3, r2, r3
 8002882:	69ba      	ldr	r2, [r7, #24]
 8002884:	4313      	orrs	r3, r2
 8002886:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	69ba      	ldr	r2, [r7, #24]
 800288c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	685b      	ldr	r3, [r3, #4]
 8002892:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002894:	2201      	movs	r2, #1
 8002896:	69fb      	ldr	r3, [r7, #28]
 8002898:	fa02 f303 	lsl.w	r3, r2, r3
 800289c:	43db      	mvns	r3, r3
 800289e:	69ba      	ldr	r2, [r7, #24]
 80028a0:	4013      	ands	r3, r2
 80028a2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80028a4:	683b      	ldr	r3, [r7, #0]
 80028a6:	685b      	ldr	r3, [r3, #4]
 80028a8:	091b      	lsrs	r3, r3, #4
 80028aa:	f003 0201 	and.w	r2, r3, #1
 80028ae:	69fb      	ldr	r3, [r7, #28]
 80028b0:	fa02 f303 	lsl.w	r3, r2, r3
 80028b4:	69ba      	ldr	r2, [r7, #24]
 80028b6:	4313      	orrs	r3, r2
 80028b8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	69ba      	ldr	r2, [r7, #24]
 80028be:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80028c0:	683b      	ldr	r3, [r7, #0]
 80028c2:	685b      	ldr	r3, [r3, #4]
 80028c4:	f003 0303 	and.w	r3, r3, #3
 80028c8:	2b03      	cmp	r3, #3
 80028ca:	d017      	beq.n	80028fc <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	68db      	ldr	r3, [r3, #12]
 80028d0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80028d2:	69fb      	ldr	r3, [r7, #28]
 80028d4:	005b      	lsls	r3, r3, #1
 80028d6:	2203      	movs	r2, #3
 80028d8:	fa02 f303 	lsl.w	r3, r2, r3
 80028dc:	43db      	mvns	r3, r3
 80028de:	69ba      	ldr	r2, [r7, #24]
 80028e0:	4013      	ands	r3, r2
 80028e2:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80028e4:	683b      	ldr	r3, [r7, #0]
 80028e6:	689a      	ldr	r2, [r3, #8]
 80028e8:	69fb      	ldr	r3, [r7, #28]
 80028ea:	005b      	lsls	r3, r3, #1
 80028ec:	fa02 f303 	lsl.w	r3, r2, r3
 80028f0:	69ba      	ldr	r2, [r7, #24]
 80028f2:	4313      	orrs	r3, r2
 80028f4:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	69ba      	ldr	r2, [r7, #24]
 80028fa:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80028fc:	683b      	ldr	r3, [r7, #0]
 80028fe:	685b      	ldr	r3, [r3, #4]
 8002900:	f003 0303 	and.w	r3, r3, #3
 8002904:	2b02      	cmp	r3, #2
 8002906:	d123      	bne.n	8002950 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002908:	69fb      	ldr	r3, [r7, #28]
 800290a:	08da      	lsrs	r2, r3, #3
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	3208      	adds	r2, #8
 8002910:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002914:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002916:	69fb      	ldr	r3, [r7, #28]
 8002918:	f003 0307 	and.w	r3, r3, #7
 800291c:	009b      	lsls	r3, r3, #2
 800291e:	220f      	movs	r2, #15
 8002920:	fa02 f303 	lsl.w	r3, r2, r3
 8002924:	43db      	mvns	r3, r3
 8002926:	69ba      	ldr	r2, [r7, #24]
 8002928:	4013      	ands	r3, r2
 800292a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800292c:	683b      	ldr	r3, [r7, #0]
 800292e:	691a      	ldr	r2, [r3, #16]
 8002930:	69fb      	ldr	r3, [r7, #28]
 8002932:	f003 0307 	and.w	r3, r3, #7
 8002936:	009b      	lsls	r3, r3, #2
 8002938:	fa02 f303 	lsl.w	r3, r2, r3
 800293c:	69ba      	ldr	r2, [r7, #24]
 800293e:	4313      	orrs	r3, r2
 8002940:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002942:	69fb      	ldr	r3, [r7, #28]
 8002944:	08da      	lsrs	r2, r3, #3
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	3208      	adds	r2, #8
 800294a:	69b9      	ldr	r1, [r7, #24]
 800294c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	681b      	ldr	r3, [r3, #0]
 8002954:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002956:	69fb      	ldr	r3, [r7, #28]
 8002958:	005b      	lsls	r3, r3, #1
 800295a:	2203      	movs	r2, #3
 800295c:	fa02 f303 	lsl.w	r3, r2, r3
 8002960:	43db      	mvns	r3, r3
 8002962:	69ba      	ldr	r2, [r7, #24]
 8002964:	4013      	ands	r3, r2
 8002966:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002968:	683b      	ldr	r3, [r7, #0]
 800296a:	685b      	ldr	r3, [r3, #4]
 800296c:	f003 0203 	and.w	r2, r3, #3
 8002970:	69fb      	ldr	r3, [r7, #28]
 8002972:	005b      	lsls	r3, r3, #1
 8002974:	fa02 f303 	lsl.w	r3, r2, r3
 8002978:	69ba      	ldr	r2, [r7, #24]
 800297a:	4313      	orrs	r3, r2
 800297c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	69ba      	ldr	r2, [r7, #24]
 8002982:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002984:	683b      	ldr	r3, [r7, #0]
 8002986:	685b      	ldr	r3, [r3, #4]
 8002988:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800298c:	2b00      	cmp	r3, #0
 800298e:	f000 80ae 	beq.w	8002aee <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002992:	2300      	movs	r3, #0
 8002994:	60fb      	str	r3, [r7, #12]
 8002996:	4b5d      	ldr	r3, [pc, #372]	@ (8002b0c <HAL_GPIO_Init+0x300>)
 8002998:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800299a:	4a5c      	ldr	r2, [pc, #368]	@ (8002b0c <HAL_GPIO_Init+0x300>)
 800299c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80029a0:	6453      	str	r3, [r2, #68]	@ 0x44
 80029a2:	4b5a      	ldr	r3, [pc, #360]	@ (8002b0c <HAL_GPIO_Init+0x300>)
 80029a4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80029a6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80029aa:	60fb      	str	r3, [r7, #12]
 80029ac:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80029ae:	4a58      	ldr	r2, [pc, #352]	@ (8002b10 <HAL_GPIO_Init+0x304>)
 80029b0:	69fb      	ldr	r3, [r7, #28]
 80029b2:	089b      	lsrs	r3, r3, #2
 80029b4:	3302      	adds	r3, #2
 80029b6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80029ba:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80029bc:	69fb      	ldr	r3, [r7, #28]
 80029be:	f003 0303 	and.w	r3, r3, #3
 80029c2:	009b      	lsls	r3, r3, #2
 80029c4:	220f      	movs	r2, #15
 80029c6:	fa02 f303 	lsl.w	r3, r2, r3
 80029ca:	43db      	mvns	r3, r3
 80029cc:	69ba      	ldr	r2, [r7, #24]
 80029ce:	4013      	ands	r3, r2
 80029d0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	4a4f      	ldr	r2, [pc, #316]	@ (8002b14 <HAL_GPIO_Init+0x308>)
 80029d6:	4293      	cmp	r3, r2
 80029d8:	d025      	beq.n	8002a26 <HAL_GPIO_Init+0x21a>
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	4a4e      	ldr	r2, [pc, #312]	@ (8002b18 <HAL_GPIO_Init+0x30c>)
 80029de:	4293      	cmp	r3, r2
 80029e0:	d01f      	beq.n	8002a22 <HAL_GPIO_Init+0x216>
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	4a4d      	ldr	r2, [pc, #308]	@ (8002b1c <HAL_GPIO_Init+0x310>)
 80029e6:	4293      	cmp	r3, r2
 80029e8:	d019      	beq.n	8002a1e <HAL_GPIO_Init+0x212>
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	4a4c      	ldr	r2, [pc, #304]	@ (8002b20 <HAL_GPIO_Init+0x314>)
 80029ee:	4293      	cmp	r3, r2
 80029f0:	d013      	beq.n	8002a1a <HAL_GPIO_Init+0x20e>
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	4a4b      	ldr	r2, [pc, #300]	@ (8002b24 <HAL_GPIO_Init+0x318>)
 80029f6:	4293      	cmp	r3, r2
 80029f8:	d00d      	beq.n	8002a16 <HAL_GPIO_Init+0x20a>
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	4a4a      	ldr	r2, [pc, #296]	@ (8002b28 <HAL_GPIO_Init+0x31c>)
 80029fe:	4293      	cmp	r3, r2
 8002a00:	d007      	beq.n	8002a12 <HAL_GPIO_Init+0x206>
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	4a49      	ldr	r2, [pc, #292]	@ (8002b2c <HAL_GPIO_Init+0x320>)
 8002a06:	4293      	cmp	r3, r2
 8002a08:	d101      	bne.n	8002a0e <HAL_GPIO_Init+0x202>
 8002a0a:	2306      	movs	r3, #6
 8002a0c:	e00c      	b.n	8002a28 <HAL_GPIO_Init+0x21c>
 8002a0e:	2307      	movs	r3, #7
 8002a10:	e00a      	b.n	8002a28 <HAL_GPIO_Init+0x21c>
 8002a12:	2305      	movs	r3, #5
 8002a14:	e008      	b.n	8002a28 <HAL_GPIO_Init+0x21c>
 8002a16:	2304      	movs	r3, #4
 8002a18:	e006      	b.n	8002a28 <HAL_GPIO_Init+0x21c>
 8002a1a:	2303      	movs	r3, #3
 8002a1c:	e004      	b.n	8002a28 <HAL_GPIO_Init+0x21c>
 8002a1e:	2302      	movs	r3, #2
 8002a20:	e002      	b.n	8002a28 <HAL_GPIO_Init+0x21c>
 8002a22:	2301      	movs	r3, #1
 8002a24:	e000      	b.n	8002a28 <HAL_GPIO_Init+0x21c>
 8002a26:	2300      	movs	r3, #0
 8002a28:	69fa      	ldr	r2, [r7, #28]
 8002a2a:	f002 0203 	and.w	r2, r2, #3
 8002a2e:	0092      	lsls	r2, r2, #2
 8002a30:	4093      	lsls	r3, r2
 8002a32:	69ba      	ldr	r2, [r7, #24]
 8002a34:	4313      	orrs	r3, r2
 8002a36:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002a38:	4935      	ldr	r1, [pc, #212]	@ (8002b10 <HAL_GPIO_Init+0x304>)
 8002a3a:	69fb      	ldr	r3, [r7, #28]
 8002a3c:	089b      	lsrs	r3, r3, #2
 8002a3e:	3302      	adds	r3, #2
 8002a40:	69ba      	ldr	r2, [r7, #24]
 8002a42:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002a46:	4b3a      	ldr	r3, [pc, #232]	@ (8002b30 <HAL_GPIO_Init+0x324>)
 8002a48:	689b      	ldr	r3, [r3, #8]
 8002a4a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002a4c:	693b      	ldr	r3, [r7, #16]
 8002a4e:	43db      	mvns	r3, r3
 8002a50:	69ba      	ldr	r2, [r7, #24]
 8002a52:	4013      	ands	r3, r2
 8002a54:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002a56:	683b      	ldr	r3, [r7, #0]
 8002a58:	685b      	ldr	r3, [r3, #4]
 8002a5a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002a5e:	2b00      	cmp	r3, #0
 8002a60:	d003      	beq.n	8002a6a <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8002a62:	69ba      	ldr	r2, [r7, #24]
 8002a64:	693b      	ldr	r3, [r7, #16]
 8002a66:	4313      	orrs	r3, r2
 8002a68:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002a6a:	4a31      	ldr	r2, [pc, #196]	@ (8002b30 <HAL_GPIO_Init+0x324>)
 8002a6c:	69bb      	ldr	r3, [r7, #24]
 8002a6e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002a70:	4b2f      	ldr	r3, [pc, #188]	@ (8002b30 <HAL_GPIO_Init+0x324>)
 8002a72:	68db      	ldr	r3, [r3, #12]
 8002a74:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002a76:	693b      	ldr	r3, [r7, #16]
 8002a78:	43db      	mvns	r3, r3
 8002a7a:	69ba      	ldr	r2, [r7, #24]
 8002a7c:	4013      	ands	r3, r2
 8002a7e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002a80:	683b      	ldr	r3, [r7, #0]
 8002a82:	685b      	ldr	r3, [r3, #4]
 8002a84:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002a88:	2b00      	cmp	r3, #0
 8002a8a:	d003      	beq.n	8002a94 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8002a8c:	69ba      	ldr	r2, [r7, #24]
 8002a8e:	693b      	ldr	r3, [r7, #16]
 8002a90:	4313      	orrs	r3, r2
 8002a92:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002a94:	4a26      	ldr	r2, [pc, #152]	@ (8002b30 <HAL_GPIO_Init+0x324>)
 8002a96:	69bb      	ldr	r3, [r7, #24]
 8002a98:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002a9a:	4b25      	ldr	r3, [pc, #148]	@ (8002b30 <HAL_GPIO_Init+0x324>)
 8002a9c:	685b      	ldr	r3, [r3, #4]
 8002a9e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002aa0:	693b      	ldr	r3, [r7, #16]
 8002aa2:	43db      	mvns	r3, r3
 8002aa4:	69ba      	ldr	r2, [r7, #24]
 8002aa6:	4013      	ands	r3, r2
 8002aa8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002aaa:	683b      	ldr	r3, [r7, #0]
 8002aac:	685b      	ldr	r3, [r3, #4]
 8002aae:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002ab2:	2b00      	cmp	r3, #0
 8002ab4:	d003      	beq.n	8002abe <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8002ab6:	69ba      	ldr	r2, [r7, #24]
 8002ab8:	693b      	ldr	r3, [r7, #16]
 8002aba:	4313      	orrs	r3, r2
 8002abc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002abe:	4a1c      	ldr	r2, [pc, #112]	@ (8002b30 <HAL_GPIO_Init+0x324>)
 8002ac0:	69bb      	ldr	r3, [r7, #24]
 8002ac2:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002ac4:	4b1a      	ldr	r3, [pc, #104]	@ (8002b30 <HAL_GPIO_Init+0x324>)
 8002ac6:	681b      	ldr	r3, [r3, #0]
 8002ac8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002aca:	693b      	ldr	r3, [r7, #16]
 8002acc:	43db      	mvns	r3, r3
 8002ace:	69ba      	ldr	r2, [r7, #24]
 8002ad0:	4013      	ands	r3, r2
 8002ad2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002ad4:	683b      	ldr	r3, [r7, #0]
 8002ad6:	685b      	ldr	r3, [r3, #4]
 8002ad8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002adc:	2b00      	cmp	r3, #0
 8002ade:	d003      	beq.n	8002ae8 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8002ae0:	69ba      	ldr	r2, [r7, #24]
 8002ae2:	693b      	ldr	r3, [r7, #16]
 8002ae4:	4313      	orrs	r3, r2
 8002ae6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002ae8:	4a11      	ldr	r2, [pc, #68]	@ (8002b30 <HAL_GPIO_Init+0x324>)
 8002aea:	69bb      	ldr	r3, [r7, #24]
 8002aec:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002aee:	69fb      	ldr	r3, [r7, #28]
 8002af0:	3301      	adds	r3, #1
 8002af2:	61fb      	str	r3, [r7, #28]
 8002af4:	69fb      	ldr	r3, [r7, #28]
 8002af6:	2b0f      	cmp	r3, #15
 8002af8:	f67f ae96 	bls.w	8002828 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002afc:	bf00      	nop
 8002afe:	bf00      	nop
 8002b00:	3724      	adds	r7, #36	@ 0x24
 8002b02:	46bd      	mov	sp, r7
 8002b04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b08:	4770      	bx	lr
 8002b0a:	bf00      	nop
 8002b0c:	40023800 	.word	0x40023800
 8002b10:	40013800 	.word	0x40013800
 8002b14:	40020000 	.word	0x40020000
 8002b18:	40020400 	.word	0x40020400
 8002b1c:	40020800 	.word	0x40020800
 8002b20:	40020c00 	.word	0x40020c00
 8002b24:	40021000 	.word	0x40021000
 8002b28:	40021400 	.word	0x40021400
 8002b2c:	40021800 	.word	0x40021800
 8002b30:	40013c00 	.word	0x40013c00

08002b34 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002b34:	b480      	push	{r7}
 8002b36:	b085      	sub	sp, #20
 8002b38:	af00      	add	r7, sp, #0
 8002b3a:	6078      	str	r0, [r7, #4]
 8002b3c:	460b      	mov	r3, r1
 8002b3e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	691a      	ldr	r2, [r3, #16]
 8002b44:	887b      	ldrh	r3, [r7, #2]
 8002b46:	4013      	ands	r3, r2
 8002b48:	2b00      	cmp	r3, #0
 8002b4a:	d002      	beq.n	8002b52 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002b4c:	2301      	movs	r3, #1
 8002b4e:	73fb      	strb	r3, [r7, #15]
 8002b50:	e001      	b.n	8002b56 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002b52:	2300      	movs	r3, #0
 8002b54:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002b56:	7bfb      	ldrb	r3, [r7, #15]
}
 8002b58:	4618      	mov	r0, r3
 8002b5a:	3714      	adds	r7, #20
 8002b5c:	46bd      	mov	sp, r7
 8002b5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b62:	4770      	bx	lr

08002b64 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002b64:	b480      	push	{r7}
 8002b66:	b083      	sub	sp, #12
 8002b68:	af00      	add	r7, sp, #0
 8002b6a:	6078      	str	r0, [r7, #4]
 8002b6c:	460b      	mov	r3, r1
 8002b6e:	807b      	strh	r3, [r7, #2]
 8002b70:	4613      	mov	r3, r2
 8002b72:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002b74:	787b      	ldrb	r3, [r7, #1]
 8002b76:	2b00      	cmp	r3, #0
 8002b78:	d003      	beq.n	8002b82 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002b7a:	887a      	ldrh	r2, [r7, #2]
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002b80:	e003      	b.n	8002b8a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002b82:	887b      	ldrh	r3, [r7, #2]
 8002b84:	041a      	lsls	r2, r3, #16
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	619a      	str	r2, [r3, #24]
}
 8002b8a:	bf00      	nop
 8002b8c:	370c      	adds	r7, #12
 8002b8e:	46bd      	mov	sp, r7
 8002b90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b94:	4770      	bx	lr
	...

08002b98 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002b98:	b580      	push	{r7, lr}
 8002b9a:	b082      	sub	sp, #8
 8002b9c:	af00      	add	r7, sp, #0
 8002b9e:	4603      	mov	r3, r0
 8002ba0:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8002ba2:	4b08      	ldr	r3, [pc, #32]	@ (8002bc4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002ba4:	695a      	ldr	r2, [r3, #20]
 8002ba6:	88fb      	ldrh	r3, [r7, #6]
 8002ba8:	4013      	ands	r3, r2
 8002baa:	2b00      	cmp	r3, #0
 8002bac:	d006      	beq.n	8002bbc <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002bae:	4a05      	ldr	r2, [pc, #20]	@ (8002bc4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002bb0:	88fb      	ldrh	r3, [r7, #6]
 8002bb2:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002bb4:	88fb      	ldrh	r3, [r7, #6]
 8002bb6:	4618      	mov	r0, r3
 8002bb8:	f7fd fd28 	bl	800060c <HAL_GPIO_EXTI_Callback>
  }
}
 8002bbc:	bf00      	nop
 8002bbe:	3708      	adds	r7, #8
 8002bc0:	46bd      	mov	sp, r7
 8002bc2:	bd80      	pop	{r7, pc}
 8002bc4:	40013c00 	.word	0x40013c00

08002bc8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002bc8:	b580      	push	{r7, lr}
 8002bca:	b084      	sub	sp, #16
 8002bcc:	af00      	add	r7, sp, #0
 8002bce:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	2b00      	cmp	r3, #0
 8002bd4:	d101      	bne.n	8002bda <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002bd6:	2301      	movs	r3, #1
 8002bd8:	e12b      	b.n	8002e32 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002be0:	b2db      	uxtb	r3, r3
 8002be2:	2b00      	cmp	r3, #0
 8002be4:	d106      	bne.n	8002bf4 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	2200      	movs	r2, #0
 8002bea:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002bee:	6878      	ldr	r0, [r7, #4]
 8002bf0:	f7fe fdd0 	bl	8001794 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	2224      	movs	r2, #36	@ 0x24
 8002bf8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	681b      	ldr	r3, [r3, #0]
 8002c00:	681a      	ldr	r2, [r3, #0]
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	681b      	ldr	r3, [r3, #0]
 8002c06:	f022 0201 	bic.w	r2, r2, #1
 8002c0a:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	681b      	ldr	r3, [r3, #0]
 8002c10:	681a      	ldr	r2, [r3, #0]
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	681b      	ldr	r3, [r3, #0]
 8002c16:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002c1a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	681b      	ldr	r3, [r3, #0]
 8002c20:	681a      	ldr	r2, [r3, #0]
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	681b      	ldr	r3, [r3, #0]
 8002c26:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002c2a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002c2c:	f000 fd5c 	bl	80036e8 <HAL_RCC_GetPCLK1Freq>
 8002c30:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	685b      	ldr	r3, [r3, #4]
 8002c36:	4a81      	ldr	r2, [pc, #516]	@ (8002e3c <HAL_I2C_Init+0x274>)
 8002c38:	4293      	cmp	r3, r2
 8002c3a:	d807      	bhi.n	8002c4c <HAL_I2C_Init+0x84>
 8002c3c:	68fb      	ldr	r3, [r7, #12]
 8002c3e:	4a80      	ldr	r2, [pc, #512]	@ (8002e40 <HAL_I2C_Init+0x278>)
 8002c40:	4293      	cmp	r3, r2
 8002c42:	bf94      	ite	ls
 8002c44:	2301      	movls	r3, #1
 8002c46:	2300      	movhi	r3, #0
 8002c48:	b2db      	uxtb	r3, r3
 8002c4a:	e006      	b.n	8002c5a <HAL_I2C_Init+0x92>
 8002c4c:	68fb      	ldr	r3, [r7, #12]
 8002c4e:	4a7d      	ldr	r2, [pc, #500]	@ (8002e44 <HAL_I2C_Init+0x27c>)
 8002c50:	4293      	cmp	r3, r2
 8002c52:	bf94      	ite	ls
 8002c54:	2301      	movls	r3, #1
 8002c56:	2300      	movhi	r3, #0
 8002c58:	b2db      	uxtb	r3, r3
 8002c5a:	2b00      	cmp	r3, #0
 8002c5c:	d001      	beq.n	8002c62 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8002c5e:	2301      	movs	r3, #1
 8002c60:	e0e7      	b.n	8002e32 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002c62:	68fb      	ldr	r3, [r7, #12]
 8002c64:	4a78      	ldr	r2, [pc, #480]	@ (8002e48 <HAL_I2C_Init+0x280>)
 8002c66:	fba2 2303 	umull	r2, r3, r2, r3
 8002c6a:	0c9b      	lsrs	r3, r3, #18
 8002c6c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	685b      	ldr	r3, [r3, #4]
 8002c74:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	681b      	ldr	r3, [r3, #0]
 8002c7c:	68ba      	ldr	r2, [r7, #8]
 8002c7e:	430a      	orrs	r2, r1
 8002c80:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	681b      	ldr	r3, [r3, #0]
 8002c86:	6a1b      	ldr	r3, [r3, #32]
 8002c88:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	685b      	ldr	r3, [r3, #4]
 8002c90:	4a6a      	ldr	r2, [pc, #424]	@ (8002e3c <HAL_I2C_Init+0x274>)
 8002c92:	4293      	cmp	r3, r2
 8002c94:	d802      	bhi.n	8002c9c <HAL_I2C_Init+0xd4>
 8002c96:	68bb      	ldr	r3, [r7, #8]
 8002c98:	3301      	adds	r3, #1
 8002c9a:	e009      	b.n	8002cb0 <HAL_I2C_Init+0xe8>
 8002c9c:	68bb      	ldr	r3, [r7, #8]
 8002c9e:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8002ca2:	fb02 f303 	mul.w	r3, r2, r3
 8002ca6:	4a69      	ldr	r2, [pc, #420]	@ (8002e4c <HAL_I2C_Init+0x284>)
 8002ca8:	fba2 2303 	umull	r2, r3, r2, r3
 8002cac:	099b      	lsrs	r3, r3, #6
 8002cae:	3301      	adds	r3, #1
 8002cb0:	687a      	ldr	r2, [r7, #4]
 8002cb2:	6812      	ldr	r2, [r2, #0]
 8002cb4:	430b      	orrs	r3, r1
 8002cb6:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	681b      	ldr	r3, [r3, #0]
 8002cbc:	69db      	ldr	r3, [r3, #28]
 8002cbe:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8002cc2:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	685b      	ldr	r3, [r3, #4]
 8002cca:	495c      	ldr	r1, [pc, #368]	@ (8002e3c <HAL_I2C_Init+0x274>)
 8002ccc:	428b      	cmp	r3, r1
 8002cce:	d819      	bhi.n	8002d04 <HAL_I2C_Init+0x13c>
 8002cd0:	68fb      	ldr	r3, [r7, #12]
 8002cd2:	1e59      	subs	r1, r3, #1
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	685b      	ldr	r3, [r3, #4]
 8002cd8:	005b      	lsls	r3, r3, #1
 8002cda:	fbb1 f3f3 	udiv	r3, r1, r3
 8002cde:	1c59      	adds	r1, r3, #1
 8002ce0:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8002ce4:	400b      	ands	r3, r1
 8002ce6:	2b00      	cmp	r3, #0
 8002ce8:	d00a      	beq.n	8002d00 <HAL_I2C_Init+0x138>
 8002cea:	68fb      	ldr	r3, [r7, #12]
 8002cec:	1e59      	subs	r1, r3, #1
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	685b      	ldr	r3, [r3, #4]
 8002cf2:	005b      	lsls	r3, r3, #1
 8002cf4:	fbb1 f3f3 	udiv	r3, r1, r3
 8002cf8:	3301      	adds	r3, #1
 8002cfa:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002cfe:	e051      	b.n	8002da4 <HAL_I2C_Init+0x1dc>
 8002d00:	2304      	movs	r3, #4
 8002d02:	e04f      	b.n	8002da4 <HAL_I2C_Init+0x1dc>
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	689b      	ldr	r3, [r3, #8]
 8002d08:	2b00      	cmp	r3, #0
 8002d0a:	d111      	bne.n	8002d30 <HAL_I2C_Init+0x168>
 8002d0c:	68fb      	ldr	r3, [r7, #12]
 8002d0e:	1e58      	subs	r0, r3, #1
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	6859      	ldr	r1, [r3, #4]
 8002d14:	460b      	mov	r3, r1
 8002d16:	005b      	lsls	r3, r3, #1
 8002d18:	440b      	add	r3, r1
 8002d1a:	fbb0 f3f3 	udiv	r3, r0, r3
 8002d1e:	3301      	adds	r3, #1
 8002d20:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002d24:	2b00      	cmp	r3, #0
 8002d26:	bf0c      	ite	eq
 8002d28:	2301      	moveq	r3, #1
 8002d2a:	2300      	movne	r3, #0
 8002d2c:	b2db      	uxtb	r3, r3
 8002d2e:	e012      	b.n	8002d56 <HAL_I2C_Init+0x18e>
 8002d30:	68fb      	ldr	r3, [r7, #12]
 8002d32:	1e58      	subs	r0, r3, #1
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	6859      	ldr	r1, [r3, #4]
 8002d38:	460b      	mov	r3, r1
 8002d3a:	009b      	lsls	r3, r3, #2
 8002d3c:	440b      	add	r3, r1
 8002d3e:	0099      	lsls	r1, r3, #2
 8002d40:	440b      	add	r3, r1
 8002d42:	fbb0 f3f3 	udiv	r3, r0, r3
 8002d46:	3301      	adds	r3, #1
 8002d48:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002d4c:	2b00      	cmp	r3, #0
 8002d4e:	bf0c      	ite	eq
 8002d50:	2301      	moveq	r3, #1
 8002d52:	2300      	movne	r3, #0
 8002d54:	b2db      	uxtb	r3, r3
 8002d56:	2b00      	cmp	r3, #0
 8002d58:	d001      	beq.n	8002d5e <HAL_I2C_Init+0x196>
 8002d5a:	2301      	movs	r3, #1
 8002d5c:	e022      	b.n	8002da4 <HAL_I2C_Init+0x1dc>
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	689b      	ldr	r3, [r3, #8]
 8002d62:	2b00      	cmp	r3, #0
 8002d64:	d10e      	bne.n	8002d84 <HAL_I2C_Init+0x1bc>
 8002d66:	68fb      	ldr	r3, [r7, #12]
 8002d68:	1e58      	subs	r0, r3, #1
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	6859      	ldr	r1, [r3, #4]
 8002d6e:	460b      	mov	r3, r1
 8002d70:	005b      	lsls	r3, r3, #1
 8002d72:	440b      	add	r3, r1
 8002d74:	fbb0 f3f3 	udiv	r3, r0, r3
 8002d78:	3301      	adds	r3, #1
 8002d7a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002d7e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002d82:	e00f      	b.n	8002da4 <HAL_I2C_Init+0x1dc>
 8002d84:	68fb      	ldr	r3, [r7, #12]
 8002d86:	1e58      	subs	r0, r3, #1
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	6859      	ldr	r1, [r3, #4]
 8002d8c:	460b      	mov	r3, r1
 8002d8e:	009b      	lsls	r3, r3, #2
 8002d90:	440b      	add	r3, r1
 8002d92:	0099      	lsls	r1, r3, #2
 8002d94:	440b      	add	r3, r1
 8002d96:	fbb0 f3f3 	udiv	r3, r0, r3
 8002d9a:	3301      	adds	r3, #1
 8002d9c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002da0:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8002da4:	6879      	ldr	r1, [r7, #4]
 8002da6:	6809      	ldr	r1, [r1, #0]
 8002da8:	4313      	orrs	r3, r2
 8002daa:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	681b      	ldr	r3, [r3, #0]
 8002db0:	681b      	ldr	r3, [r3, #0]
 8002db2:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	69da      	ldr	r2, [r3, #28]
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	6a1b      	ldr	r3, [r3, #32]
 8002dbe:	431a      	orrs	r2, r3
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	681b      	ldr	r3, [r3, #0]
 8002dc4:	430a      	orrs	r2, r1
 8002dc6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	681b      	ldr	r3, [r3, #0]
 8002dcc:	689b      	ldr	r3, [r3, #8]
 8002dce:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8002dd2:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8002dd6:	687a      	ldr	r2, [r7, #4]
 8002dd8:	6911      	ldr	r1, [r2, #16]
 8002dda:	687a      	ldr	r2, [r7, #4]
 8002ddc:	68d2      	ldr	r2, [r2, #12]
 8002dde:	4311      	orrs	r1, r2
 8002de0:	687a      	ldr	r2, [r7, #4]
 8002de2:	6812      	ldr	r2, [r2, #0]
 8002de4:	430b      	orrs	r3, r1
 8002de6:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	68db      	ldr	r3, [r3, #12]
 8002dee:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	695a      	ldr	r2, [r3, #20]
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	699b      	ldr	r3, [r3, #24]
 8002dfa:	431a      	orrs	r2, r3
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	430a      	orrs	r2, r1
 8002e02:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	681b      	ldr	r3, [r3, #0]
 8002e08:	681a      	ldr	r2, [r3, #0]
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	681b      	ldr	r3, [r3, #0]
 8002e0e:	f042 0201 	orr.w	r2, r2, #1
 8002e12:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	2200      	movs	r2, #0
 8002e18:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	2220      	movs	r2, #32
 8002e1e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	2200      	movs	r2, #0
 8002e26:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	2200      	movs	r2, #0
 8002e2c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8002e30:	2300      	movs	r3, #0
}
 8002e32:	4618      	mov	r0, r3
 8002e34:	3710      	adds	r7, #16
 8002e36:	46bd      	mov	sp, r7
 8002e38:	bd80      	pop	{r7, pc}
 8002e3a:	bf00      	nop
 8002e3c:	000186a0 	.word	0x000186a0
 8002e40:	001e847f 	.word	0x001e847f
 8002e44:	003d08ff 	.word	0x003d08ff
 8002e48:	431bde83 	.word	0x431bde83
 8002e4c:	10624dd3 	.word	0x10624dd3

08002e50 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002e50:	b580      	push	{r7, lr}
 8002e52:	b088      	sub	sp, #32
 8002e54:	af02      	add	r7, sp, #8
 8002e56:	60f8      	str	r0, [r7, #12]
 8002e58:	607a      	str	r2, [r7, #4]
 8002e5a:	461a      	mov	r2, r3
 8002e5c:	460b      	mov	r3, r1
 8002e5e:	817b      	strh	r3, [r7, #10]
 8002e60:	4613      	mov	r3, r2
 8002e62:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002e64:	f7ff f8dc 	bl	8002020 <HAL_GetTick>
 8002e68:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002e6a:	68fb      	ldr	r3, [r7, #12]
 8002e6c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002e70:	b2db      	uxtb	r3, r3
 8002e72:	2b20      	cmp	r3, #32
 8002e74:	f040 80e0 	bne.w	8003038 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002e78:	697b      	ldr	r3, [r7, #20]
 8002e7a:	9300      	str	r3, [sp, #0]
 8002e7c:	2319      	movs	r3, #25
 8002e7e:	2201      	movs	r2, #1
 8002e80:	4970      	ldr	r1, [pc, #448]	@ (8003044 <HAL_I2C_Master_Transmit+0x1f4>)
 8002e82:	68f8      	ldr	r0, [r7, #12]
 8002e84:	f000 f964 	bl	8003150 <I2C_WaitOnFlagUntilTimeout>
 8002e88:	4603      	mov	r3, r0
 8002e8a:	2b00      	cmp	r3, #0
 8002e8c:	d001      	beq.n	8002e92 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8002e8e:	2302      	movs	r3, #2
 8002e90:	e0d3      	b.n	800303a <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002e92:	68fb      	ldr	r3, [r7, #12]
 8002e94:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002e98:	2b01      	cmp	r3, #1
 8002e9a:	d101      	bne.n	8002ea0 <HAL_I2C_Master_Transmit+0x50>
 8002e9c:	2302      	movs	r3, #2
 8002e9e:	e0cc      	b.n	800303a <HAL_I2C_Master_Transmit+0x1ea>
 8002ea0:	68fb      	ldr	r3, [r7, #12]
 8002ea2:	2201      	movs	r2, #1
 8002ea4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002ea8:	68fb      	ldr	r3, [r7, #12]
 8002eaa:	681b      	ldr	r3, [r3, #0]
 8002eac:	681b      	ldr	r3, [r3, #0]
 8002eae:	f003 0301 	and.w	r3, r3, #1
 8002eb2:	2b01      	cmp	r3, #1
 8002eb4:	d007      	beq.n	8002ec6 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002eb6:	68fb      	ldr	r3, [r7, #12]
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	681a      	ldr	r2, [r3, #0]
 8002ebc:	68fb      	ldr	r3, [r7, #12]
 8002ebe:	681b      	ldr	r3, [r3, #0]
 8002ec0:	f042 0201 	orr.w	r2, r2, #1
 8002ec4:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002ec6:	68fb      	ldr	r3, [r7, #12]
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	681a      	ldr	r2, [r3, #0]
 8002ecc:	68fb      	ldr	r3, [r7, #12]
 8002ece:	681b      	ldr	r3, [r3, #0]
 8002ed0:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002ed4:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8002ed6:	68fb      	ldr	r3, [r7, #12]
 8002ed8:	2221      	movs	r2, #33	@ 0x21
 8002eda:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8002ede:	68fb      	ldr	r3, [r7, #12]
 8002ee0:	2210      	movs	r2, #16
 8002ee2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8002ee6:	68fb      	ldr	r3, [r7, #12]
 8002ee8:	2200      	movs	r2, #0
 8002eea:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002eec:	68fb      	ldr	r3, [r7, #12]
 8002eee:	687a      	ldr	r2, [r7, #4]
 8002ef0:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8002ef2:	68fb      	ldr	r3, [r7, #12]
 8002ef4:	893a      	ldrh	r2, [r7, #8]
 8002ef6:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002ef8:	68fb      	ldr	r3, [r7, #12]
 8002efa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002efc:	b29a      	uxth	r2, r3
 8002efe:	68fb      	ldr	r3, [r7, #12]
 8002f00:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002f02:	68fb      	ldr	r3, [r7, #12]
 8002f04:	4a50      	ldr	r2, [pc, #320]	@ (8003048 <HAL_I2C_Master_Transmit+0x1f8>)
 8002f06:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8002f08:	8979      	ldrh	r1, [r7, #10]
 8002f0a:	697b      	ldr	r3, [r7, #20]
 8002f0c:	6a3a      	ldr	r2, [r7, #32]
 8002f0e:	68f8      	ldr	r0, [r7, #12]
 8002f10:	f000 f89c 	bl	800304c <I2C_MasterRequestWrite>
 8002f14:	4603      	mov	r3, r0
 8002f16:	2b00      	cmp	r3, #0
 8002f18:	d001      	beq.n	8002f1e <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8002f1a:	2301      	movs	r3, #1
 8002f1c:	e08d      	b.n	800303a <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002f1e:	2300      	movs	r3, #0
 8002f20:	613b      	str	r3, [r7, #16]
 8002f22:	68fb      	ldr	r3, [r7, #12]
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	695b      	ldr	r3, [r3, #20]
 8002f28:	613b      	str	r3, [r7, #16]
 8002f2a:	68fb      	ldr	r3, [r7, #12]
 8002f2c:	681b      	ldr	r3, [r3, #0]
 8002f2e:	699b      	ldr	r3, [r3, #24]
 8002f30:	613b      	str	r3, [r7, #16]
 8002f32:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8002f34:	e066      	b.n	8003004 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002f36:	697a      	ldr	r2, [r7, #20]
 8002f38:	6a39      	ldr	r1, [r7, #32]
 8002f3a:	68f8      	ldr	r0, [r7, #12]
 8002f3c:	f000 fa22 	bl	8003384 <I2C_WaitOnTXEFlagUntilTimeout>
 8002f40:	4603      	mov	r3, r0
 8002f42:	2b00      	cmp	r3, #0
 8002f44:	d00d      	beq.n	8002f62 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002f46:	68fb      	ldr	r3, [r7, #12]
 8002f48:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f4a:	2b04      	cmp	r3, #4
 8002f4c:	d107      	bne.n	8002f5e <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002f4e:	68fb      	ldr	r3, [r7, #12]
 8002f50:	681b      	ldr	r3, [r3, #0]
 8002f52:	681a      	ldr	r2, [r3, #0]
 8002f54:	68fb      	ldr	r3, [r7, #12]
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002f5c:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002f5e:	2301      	movs	r3, #1
 8002f60:	e06b      	b.n	800303a <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002f62:	68fb      	ldr	r3, [r7, #12]
 8002f64:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f66:	781a      	ldrb	r2, [r3, #0]
 8002f68:	68fb      	ldr	r3, [r7, #12]
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002f6e:	68fb      	ldr	r3, [r7, #12]
 8002f70:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f72:	1c5a      	adds	r2, r3, #1
 8002f74:	68fb      	ldr	r3, [r7, #12]
 8002f76:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8002f78:	68fb      	ldr	r3, [r7, #12]
 8002f7a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002f7c:	b29b      	uxth	r3, r3
 8002f7e:	3b01      	subs	r3, #1
 8002f80:	b29a      	uxth	r2, r3
 8002f82:	68fb      	ldr	r3, [r7, #12]
 8002f84:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8002f86:	68fb      	ldr	r3, [r7, #12]
 8002f88:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002f8a:	3b01      	subs	r3, #1
 8002f8c:	b29a      	uxth	r2, r3
 8002f8e:	68fb      	ldr	r3, [r7, #12]
 8002f90:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8002f92:	68fb      	ldr	r3, [r7, #12]
 8002f94:	681b      	ldr	r3, [r3, #0]
 8002f96:	695b      	ldr	r3, [r3, #20]
 8002f98:	f003 0304 	and.w	r3, r3, #4
 8002f9c:	2b04      	cmp	r3, #4
 8002f9e:	d11b      	bne.n	8002fd8 <HAL_I2C_Master_Transmit+0x188>
 8002fa0:	68fb      	ldr	r3, [r7, #12]
 8002fa2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002fa4:	2b00      	cmp	r3, #0
 8002fa6:	d017      	beq.n	8002fd8 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002fa8:	68fb      	ldr	r3, [r7, #12]
 8002faa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002fac:	781a      	ldrb	r2, [r3, #0]
 8002fae:	68fb      	ldr	r3, [r7, #12]
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002fb4:	68fb      	ldr	r3, [r7, #12]
 8002fb6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002fb8:	1c5a      	adds	r2, r3, #1
 8002fba:	68fb      	ldr	r3, [r7, #12]
 8002fbc:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 8002fbe:	68fb      	ldr	r3, [r7, #12]
 8002fc0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002fc2:	b29b      	uxth	r3, r3
 8002fc4:	3b01      	subs	r3, #1
 8002fc6:	b29a      	uxth	r2, r3
 8002fc8:	68fb      	ldr	r3, [r7, #12]
 8002fca:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 8002fcc:	68fb      	ldr	r3, [r7, #12]
 8002fce:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002fd0:	3b01      	subs	r3, #1
 8002fd2:	b29a      	uxth	r2, r3
 8002fd4:	68fb      	ldr	r3, [r7, #12]
 8002fd6:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002fd8:	697a      	ldr	r2, [r7, #20]
 8002fda:	6a39      	ldr	r1, [r7, #32]
 8002fdc:	68f8      	ldr	r0, [r7, #12]
 8002fde:	f000 fa19 	bl	8003414 <I2C_WaitOnBTFFlagUntilTimeout>
 8002fe2:	4603      	mov	r3, r0
 8002fe4:	2b00      	cmp	r3, #0
 8002fe6:	d00d      	beq.n	8003004 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002fe8:	68fb      	ldr	r3, [r7, #12]
 8002fea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002fec:	2b04      	cmp	r3, #4
 8002fee:	d107      	bne.n	8003000 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002ff0:	68fb      	ldr	r3, [r7, #12]
 8002ff2:	681b      	ldr	r3, [r3, #0]
 8002ff4:	681a      	ldr	r2, [r3, #0]
 8002ff6:	68fb      	ldr	r3, [r7, #12]
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002ffe:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003000:	2301      	movs	r3, #1
 8003002:	e01a      	b.n	800303a <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8003004:	68fb      	ldr	r3, [r7, #12]
 8003006:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003008:	2b00      	cmp	r3, #0
 800300a:	d194      	bne.n	8002f36 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800300c:	68fb      	ldr	r3, [r7, #12]
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	681a      	ldr	r2, [r3, #0]
 8003012:	68fb      	ldr	r3, [r7, #12]
 8003014:	681b      	ldr	r3, [r3, #0]
 8003016:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800301a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800301c:	68fb      	ldr	r3, [r7, #12]
 800301e:	2220      	movs	r2, #32
 8003020:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003024:	68fb      	ldr	r3, [r7, #12]
 8003026:	2200      	movs	r2, #0
 8003028:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800302c:	68fb      	ldr	r3, [r7, #12]
 800302e:	2200      	movs	r2, #0
 8003030:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8003034:	2300      	movs	r3, #0
 8003036:	e000      	b.n	800303a <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8003038:	2302      	movs	r3, #2
  }
}
 800303a:	4618      	mov	r0, r3
 800303c:	3718      	adds	r7, #24
 800303e:	46bd      	mov	sp, r7
 8003040:	bd80      	pop	{r7, pc}
 8003042:	bf00      	nop
 8003044:	00100002 	.word	0x00100002
 8003048:	ffff0000 	.word	0xffff0000

0800304c <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 800304c:	b580      	push	{r7, lr}
 800304e:	b088      	sub	sp, #32
 8003050:	af02      	add	r7, sp, #8
 8003052:	60f8      	str	r0, [r7, #12]
 8003054:	607a      	str	r2, [r7, #4]
 8003056:	603b      	str	r3, [r7, #0]
 8003058:	460b      	mov	r3, r1
 800305a:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 800305c:	68fb      	ldr	r3, [r7, #12]
 800305e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003060:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8003062:	697b      	ldr	r3, [r7, #20]
 8003064:	2b08      	cmp	r3, #8
 8003066:	d006      	beq.n	8003076 <I2C_MasterRequestWrite+0x2a>
 8003068:	697b      	ldr	r3, [r7, #20]
 800306a:	2b01      	cmp	r3, #1
 800306c:	d003      	beq.n	8003076 <I2C_MasterRequestWrite+0x2a>
 800306e:	697b      	ldr	r3, [r7, #20]
 8003070:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8003074:	d108      	bne.n	8003088 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003076:	68fb      	ldr	r3, [r7, #12]
 8003078:	681b      	ldr	r3, [r3, #0]
 800307a:	681a      	ldr	r2, [r3, #0]
 800307c:	68fb      	ldr	r3, [r7, #12]
 800307e:	681b      	ldr	r3, [r3, #0]
 8003080:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003084:	601a      	str	r2, [r3, #0]
 8003086:	e00b      	b.n	80030a0 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8003088:	68fb      	ldr	r3, [r7, #12]
 800308a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800308c:	2b12      	cmp	r3, #18
 800308e:	d107      	bne.n	80030a0 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003090:	68fb      	ldr	r3, [r7, #12]
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	681a      	ldr	r2, [r3, #0]
 8003096:	68fb      	ldr	r3, [r7, #12]
 8003098:	681b      	ldr	r3, [r3, #0]
 800309a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800309e:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80030a0:	683b      	ldr	r3, [r7, #0]
 80030a2:	9300      	str	r3, [sp, #0]
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	2200      	movs	r2, #0
 80030a8:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80030ac:	68f8      	ldr	r0, [r7, #12]
 80030ae:	f000 f84f 	bl	8003150 <I2C_WaitOnFlagUntilTimeout>
 80030b2:	4603      	mov	r3, r0
 80030b4:	2b00      	cmp	r3, #0
 80030b6:	d00d      	beq.n	80030d4 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80030b8:	68fb      	ldr	r3, [r7, #12]
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	681b      	ldr	r3, [r3, #0]
 80030be:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80030c2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80030c6:	d103      	bne.n	80030d0 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80030c8:	68fb      	ldr	r3, [r7, #12]
 80030ca:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80030ce:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80030d0:	2303      	movs	r3, #3
 80030d2:	e035      	b.n	8003140 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80030d4:	68fb      	ldr	r3, [r7, #12]
 80030d6:	691b      	ldr	r3, [r3, #16]
 80030d8:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80030dc:	d108      	bne.n	80030f0 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80030de:	897b      	ldrh	r3, [r7, #10]
 80030e0:	b2db      	uxtb	r3, r3
 80030e2:	461a      	mov	r2, r3
 80030e4:	68fb      	ldr	r3, [r7, #12]
 80030e6:	681b      	ldr	r3, [r3, #0]
 80030e8:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80030ec:	611a      	str	r2, [r3, #16]
 80030ee:	e01b      	b.n	8003128 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80030f0:	897b      	ldrh	r3, [r7, #10]
 80030f2:	11db      	asrs	r3, r3, #7
 80030f4:	b2db      	uxtb	r3, r3
 80030f6:	f003 0306 	and.w	r3, r3, #6
 80030fa:	b2db      	uxtb	r3, r3
 80030fc:	f063 030f 	orn	r3, r3, #15
 8003100:	b2da      	uxtb	r2, r3
 8003102:	68fb      	ldr	r3, [r7, #12]
 8003104:	681b      	ldr	r3, [r3, #0]
 8003106:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8003108:	683b      	ldr	r3, [r7, #0]
 800310a:	687a      	ldr	r2, [r7, #4]
 800310c:	490e      	ldr	r1, [pc, #56]	@ (8003148 <I2C_MasterRequestWrite+0xfc>)
 800310e:	68f8      	ldr	r0, [r7, #12]
 8003110:	f000 f898 	bl	8003244 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003114:	4603      	mov	r3, r0
 8003116:	2b00      	cmp	r3, #0
 8003118:	d001      	beq.n	800311e <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 800311a:	2301      	movs	r3, #1
 800311c:	e010      	b.n	8003140 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 800311e:	897b      	ldrh	r3, [r7, #10]
 8003120:	b2da      	uxtb	r2, r3
 8003122:	68fb      	ldr	r3, [r7, #12]
 8003124:	681b      	ldr	r3, [r3, #0]
 8003126:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003128:	683b      	ldr	r3, [r7, #0]
 800312a:	687a      	ldr	r2, [r7, #4]
 800312c:	4907      	ldr	r1, [pc, #28]	@ (800314c <I2C_MasterRequestWrite+0x100>)
 800312e:	68f8      	ldr	r0, [r7, #12]
 8003130:	f000 f888 	bl	8003244 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003134:	4603      	mov	r3, r0
 8003136:	2b00      	cmp	r3, #0
 8003138:	d001      	beq.n	800313e <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 800313a:	2301      	movs	r3, #1
 800313c:	e000      	b.n	8003140 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 800313e:	2300      	movs	r3, #0
}
 8003140:	4618      	mov	r0, r3
 8003142:	3718      	adds	r7, #24
 8003144:	46bd      	mov	sp, r7
 8003146:	bd80      	pop	{r7, pc}
 8003148:	00010008 	.word	0x00010008
 800314c:	00010002 	.word	0x00010002

08003150 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8003150:	b580      	push	{r7, lr}
 8003152:	b084      	sub	sp, #16
 8003154:	af00      	add	r7, sp, #0
 8003156:	60f8      	str	r0, [r7, #12]
 8003158:	60b9      	str	r1, [r7, #8]
 800315a:	603b      	str	r3, [r7, #0]
 800315c:	4613      	mov	r3, r2
 800315e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003160:	e048      	b.n	80031f4 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003162:	683b      	ldr	r3, [r7, #0]
 8003164:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003168:	d044      	beq.n	80031f4 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800316a:	f7fe ff59 	bl	8002020 <HAL_GetTick>
 800316e:	4602      	mov	r2, r0
 8003170:	69bb      	ldr	r3, [r7, #24]
 8003172:	1ad3      	subs	r3, r2, r3
 8003174:	683a      	ldr	r2, [r7, #0]
 8003176:	429a      	cmp	r2, r3
 8003178:	d302      	bcc.n	8003180 <I2C_WaitOnFlagUntilTimeout+0x30>
 800317a:	683b      	ldr	r3, [r7, #0]
 800317c:	2b00      	cmp	r3, #0
 800317e:	d139      	bne.n	80031f4 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8003180:	68bb      	ldr	r3, [r7, #8]
 8003182:	0c1b      	lsrs	r3, r3, #16
 8003184:	b2db      	uxtb	r3, r3
 8003186:	2b01      	cmp	r3, #1
 8003188:	d10d      	bne.n	80031a6 <I2C_WaitOnFlagUntilTimeout+0x56>
 800318a:	68fb      	ldr	r3, [r7, #12]
 800318c:	681b      	ldr	r3, [r3, #0]
 800318e:	695b      	ldr	r3, [r3, #20]
 8003190:	43da      	mvns	r2, r3
 8003192:	68bb      	ldr	r3, [r7, #8]
 8003194:	4013      	ands	r3, r2
 8003196:	b29b      	uxth	r3, r3
 8003198:	2b00      	cmp	r3, #0
 800319a:	bf0c      	ite	eq
 800319c:	2301      	moveq	r3, #1
 800319e:	2300      	movne	r3, #0
 80031a0:	b2db      	uxtb	r3, r3
 80031a2:	461a      	mov	r2, r3
 80031a4:	e00c      	b.n	80031c0 <I2C_WaitOnFlagUntilTimeout+0x70>
 80031a6:	68fb      	ldr	r3, [r7, #12]
 80031a8:	681b      	ldr	r3, [r3, #0]
 80031aa:	699b      	ldr	r3, [r3, #24]
 80031ac:	43da      	mvns	r2, r3
 80031ae:	68bb      	ldr	r3, [r7, #8]
 80031b0:	4013      	ands	r3, r2
 80031b2:	b29b      	uxth	r3, r3
 80031b4:	2b00      	cmp	r3, #0
 80031b6:	bf0c      	ite	eq
 80031b8:	2301      	moveq	r3, #1
 80031ba:	2300      	movne	r3, #0
 80031bc:	b2db      	uxtb	r3, r3
 80031be:	461a      	mov	r2, r3
 80031c0:	79fb      	ldrb	r3, [r7, #7]
 80031c2:	429a      	cmp	r2, r3
 80031c4:	d116      	bne.n	80031f4 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 80031c6:	68fb      	ldr	r3, [r7, #12]
 80031c8:	2200      	movs	r2, #0
 80031ca:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 80031cc:	68fb      	ldr	r3, [r7, #12]
 80031ce:	2220      	movs	r2, #32
 80031d0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 80031d4:	68fb      	ldr	r3, [r7, #12]
 80031d6:	2200      	movs	r2, #0
 80031d8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80031dc:	68fb      	ldr	r3, [r7, #12]
 80031de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80031e0:	f043 0220 	orr.w	r2, r3, #32
 80031e4:	68fb      	ldr	r3, [r7, #12]
 80031e6:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80031e8:	68fb      	ldr	r3, [r7, #12]
 80031ea:	2200      	movs	r2, #0
 80031ec:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80031f0:	2301      	movs	r3, #1
 80031f2:	e023      	b.n	800323c <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80031f4:	68bb      	ldr	r3, [r7, #8]
 80031f6:	0c1b      	lsrs	r3, r3, #16
 80031f8:	b2db      	uxtb	r3, r3
 80031fa:	2b01      	cmp	r3, #1
 80031fc:	d10d      	bne.n	800321a <I2C_WaitOnFlagUntilTimeout+0xca>
 80031fe:	68fb      	ldr	r3, [r7, #12]
 8003200:	681b      	ldr	r3, [r3, #0]
 8003202:	695b      	ldr	r3, [r3, #20]
 8003204:	43da      	mvns	r2, r3
 8003206:	68bb      	ldr	r3, [r7, #8]
 8003208:	4013      	ands	r3, r2
 800320a:	b29b      	uxth	r3, r3
 800320c:	2b00      	cmp	r3, #0
 800320e:	bf0c      	ite	eq
 8003210:	2301      	moveq	r3, #1
 8003212:	2300      	movne	r3, #0
 8003214:	b2db      	uxtb	r3, r3
 8003216:	461a      	mov	r2, r3
 8003218:	e00c      	b.n	8003234 <I2C_WaitOnFlagUntilTimeout+0xe4>
 800321a:	68fb      	ldr	r3, [r7, #12]
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	699b      	ldr	r3, [r3, #24]
 8003220:	43da      	mvns	r2, r3
 8003222:	68bb      	ldr	r3, [r7, #8]
 8003224:	4013      	ands	r3, r2
 8003226:	b29b      	uxth	r3, r3
 8003228:	2b00      	cmp	r3, #0
 800322a:	bf0c      	ite	eq
 800322c:	2301      	moveq	r3, #1
 800322e:	2300      	movne	r3, #0
 8003230:	b2db      	uxtb	r3, r3
 8003232:	461a      	mov	r2, r3
 8003234:	79fb      	ldrb	r3, [r7, #7]
 8003236:	429a      	cmp	r2, r3
 8003238:	d093      	beq.n	8003162 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800323a:	2300      	movs	r3, #0
}
 800323c:	4618      	mov	r0, r3
 800323e:	3710      	adds	r7, #16
 8003240:	46bd      	mov	sp, r7
 8003242:	bd80      	pop	{r7, pc}

08003244 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8003244:	b580      	push	{r7, lr}
 8003246:	b084      	sub	sp, #16
 8003248:	af00      	add	r7, sp, #0
 800324a:	60f8      	str	r0, [r7, #12]
 800324c:	60b9      	str	r1, [r7, #8]
 800324e:	607a      	str	r2, [r7, #4]
 8003250:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003252:	e071      	b.n	8003338 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003254:	68fb      	ldr	r3, [r7, #12]
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	695b      	ldr	r3, [r3, #20]
 800325a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800325e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003262:	d123      	bne.n	80032ac <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003264:	68fb      	ldr	r3, [r7, #12]
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	681a      	ldr	r2, [r3, #0]
 800326a:	68fb      	ldr	r3, [r7, #12]
 800326c:	681b      	ldr	r3, [r3, #0]
 800326e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003272:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003274:	68fb      	ldr	r3, [r7, #12]
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800327c:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800327e:	68fb      	ldr	r3, [r7, #12]
 8003280:	2200      	movs	r2, #0
 8003282:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003284:	68fb      	ldr	r3, [r7, #12]
 8003286:	2220      	movs	r2, #32
 8003288:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800328c:	68fb      	ldr	r3, [r7, #12]
 800328e:	2200      	movs	r2, #0
 8003290:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003294:	68fb      	ldr	r3, [r7, #12]
 8003296:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003298:	f043 0204 	orr.w	r2, r3, #4
 800329c:	68fb      	ldr	r3, [r7, #12]
 800329e:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80032a0:	68fb      	ldr	r3, [r7, #12]
 80032a2:	2200      	movs	r2, #0
 80032a4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 80032a8:	2301      	movs	r3, #1
 80032aa:	e067      	b.n	800337c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	f1b3 3fff 	cmp.w	r3, #4294967295
 80032b2:	d041      	beq.n	8003338 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80032b4:	f7fe feb4 	bl	8002020 <HAL_GetTick>
 80032b8:	4602      	mov	r2, r0
 80032ba:	683b      	ldr	r3, [r7, #0]
 80032bc:	1ad3      	subs	r3, r2, r3
 80032be:	687a      	ldr	r2, [r7, #4]
 80032c0:	429a      	cmp	r2, r3
 80032c2:	d302      	bcc.n	80032ca <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	2b00      	cmp	r3, #0
 80032c8:	d136      	bne.n	8003338 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 80032ca:	68bb      	ldr	r3, [r7, #8]
 80032cc:	0c1b      	lsrs	r3, r3, #16
 80032ce:	b2db      	uxtb	r3, r3
 80032d0:	2b01      	cmp	r3, #1
 80032d2:	d10c      	bne.n	80032ee <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 80032d4:	68fb      	ldr	r3, [r7, #12]
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	695b      	ldr	r3, [r3, #20]
 80032da:	43da      	mvns	r2, r3
 80032dc:	68bb      	ldr	r3, [r7, #8]
 80032de:	4013      	ands	r3, r2
 80032e0:	b29b      	uxth	r3, r3
 80032e2:	2b00      	cmp	r3, #0
 80032e4:	bf14      	ite	ne
 80032e6:	2301      	movne	r3, #1
 80032e8:	2300      	moveq	r3, #0
 80032ea:	b2db      	uxtb	r3, r3
 80032ec:	e00b      	b.n	8003306 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 80032ee:	68fb      	ldr	r3, [r7, #12]
 80032f0:	681b      	ldr	r3, [r3, #0]
 80032f2:	699b      	ldr	r3, [r3, #24]
 80032f4:	43da      	mvns	r2, r3
 80032f6:	68bb      	ldr	r3, [r7, #8]
 80032f8:	4013      	ands	r3, r2
 80032fa:	b29b      	uxth	r3, r3
 80032fc:	2b00      	cmp	r3, #0
 80032fe:	bf14      	ite	ne
 8003300:	2301      	movne	r3, #1
 8003302:	2300      	moveq	r3, #0
 8003304:	b2db      	uxtb	r3, r3
 8003306:	2b00      	cmp	r3, #0
 8003308:	d016      	beq.n	8003338 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800330a:	68fb      	ldr	r3, [r7, #12]
 800330c:	2200      	movs	r2, #0
 800330e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003310:	68fb      	ldr	r3, [r7, #12]
 8003312:	2220      	movs	r2, #32
 8003314:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003318:	68fb      	ldr	r3, [r7, #12]
 800331a:	2200      	movs	r2, #0
 800331c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003320:	68fb      	ldr	r3, [r7, #12]
 8003322:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003324:	f043 0220 	orr.w	r2, r3, #32
 8003328:	68fb      	ldr	r3, [r7, #12]
 800332a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800332c:	68fb      	ldr	r3, [r7, #12]
 800332e:	2200      	movs	r2, #0
 8003330:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003334:	2301      	movs	r3, #1
 8003336:	e021      	b.n	800337c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003338:	68bb      	ldr	r3, [r7, #8]
 800333a:	0c1b      	lsrs	r3, r3, #16
 800333c:	b2db      	uxtb	r3, r3
 800333e:	2b01      	cmp	r3, #1
 8003340:	d10c      	bne.n	800335c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8003342:	68fb      	ldr	r3, [r7, #12]
 8003344:	681b      	ldr	r3, [r3, #0]
 8003346:	695b      	ldr	r3, [r3, #20]
 8003348:	43da      	mvns	r2, r3
 800334a:	68bb      	ldr	r3, [r7, #8]
 800334c:	4013      	ands	r3, r2
 800334e:	b29b      	uxth	r3, r3
 8003350:	2b00      	cmp	r3, #0
 8003352:	bf14      	ite	ne
 8003354:	2301      	movne	r3, #1
 8003356:	2300      	moveq	r3, #0
 8003358:	b2db      	uxtb	r3, r3
 800335a:	e00b      	b.n	8003374 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 800335c:	68fb      	ldr	r3, [r7, #12]
 800335e:	681b      	ldr	r3, [r3, #0]
 8003360:	699b      	ldr	r3, [r3, #24]
 8003362:	43da      	mvns	r2, r3
 8003364:	68bb      	ldr	r3, [r7, #8]
 8003366:	4013      	ands	r3, r2
 8003368:	b29b      	uxth	r3, r3
 800336a:	2b00      	cmp	r3, #0
 800336c:	bf14      	ite	ne
 800336e:	2301      	movne	r3, #1
 8003370:	2300      	moveq	r3, #0
 8003372:	b2db      	uxtb	r3, r3
 8003374:	2b00      	cmp	r3, #0
 8003376:	f47f af6d 	bne.w	8003254 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 800337a:	2300      	movs	r3, #0
}
 800337c:	4618      	mov	r0, r3
 800337e:	3710      	adds	r7, #16
 8003380:	46bd      	mov	sp, r7
 8003382:	bd80      	pop	{r7, pc}

08003384 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003384:	b580      	push	{r7, lr}
 8003386:	b084      	sub	sp, #16
 8003388:	af00      	add	r7, sp, #0
 800338a:	60f8      	str	r0, [r7, #12]
 800338c:	60b9      	str	r1, [r7, #8]
 800338e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003390:	e034      	b.n	80033fc <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003392:	68f8      	ldr	r0, [r7, #12]
 8003394:	f000 f886 	bl	80034a4 <I2C_IsAcknowledgeFailed>
 8003398:	4603      	mov	r3, r0
 800339a:	2b00      	cmp	r3, #0
 800339c:	d001      	beq.n	80033a2 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800339e:	2301      	movs	r3, #1
 80033a0:	e034      	b.n	800340c <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80033a2:	68bb      	ldr	r3, [r7, #8]
 80033a4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80033a8:	d028      	beq.n	80033fc <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80033aa:	f7fe fe39 	bl	8002020 <HAL_GetTick>
 80033ae:	4602      	mov	r2, r0
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	1ad3      	subs	r3, r2, r3
 80033b4:	68ba      	ldr	r2, [r7, #8]
 80033b6:	429a      	cmp	r2, r3
 80033b8:	d302      	bcc.n	80033c0 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80033ba:	68bb      	ldr	r3, [r7, #8]
 80033bc:	2b00      	cmp	r3, #0
 80033be:	d11d      	bne.n	80033fc <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 80033c0:	68fb      	ldr	r3, [r7, #12]
 80033c2:	681b      	ldr	r3, [r3, #0]
 80033c4:	695b      	ldr	r3, [r3, #20]
 80033c6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80033ca:	2b80      	cmp	r3, #128	@ 0x80
 80033cc:	d016      	beq.n	80033fc <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80033ce:	68fb      	ldr	r3, [r7, #12]
 80033d0:	2200      	movs	r2, #0
 80033d2:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80033d4:	68fb      	ldr	r3, [r7, #12]
 80033d6:	2220      	movs	r2, #32
 80033d8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80033dc:	68fb      	ldr	r3, [r7, #12]
 80033de:	2200      	movs	r2, #0
 80033e0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80033e4:	68fb      	ldr	r3, [r7, #12]
 80033e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80033e8:	f043 0220 	orr.w	r2, r3, #32
 80033ec:	68fb      	ldr	r3, [r7, #12]
 80033ee:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80033f0:	68fb      	ldr	r3, [r7, #12]
 80033f2:	2200      	movs	r2, #0
 80033f4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80033f8:	2301      	movs	r3, #1
 80033fa:	e007      	b.n	800340c <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80033fc:	68fb      	ldr	r3, [r7, #12]
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	695b      	ldr	r3, [r3, #20]
 8003402:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003406:	2b80      	cmp	r3, #128	@ 0x80
 8003408:	d1c3      	bne.n	8003392 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800340a:	2300      	movs	r3, #0
}
 800340c:	4618      	mov	r0, r3
 800340e:	3710      	adds	r7, #16
 8003410:	46bd      	mov	sp, r7
 8003412:	bd80      	pop	{r7, pc}

08003414 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003414:	b580      	push	{r7, lr}
 8003416:	b084      	sub	sp, #16
 8003418:	af00      	add	r7, sp, #0
 800341a:	60f8      	str	r0, [r7, #12]
 800341c:	60b9      	str	r1, [r7, #8]
 800341e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003420:	e034      	b.n	800348c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003422:	68f8      	ldr	r0, [r7, #12]
 8003424:	f000 f83e 	bl	80034a4 <I2C_IsAcknowledgeFailed>
 8003428:	4603      	mov	r3, r0
 800342a:	2b00      	cmp	r3, #0
 800342c:	d001      	beq.n	8003432 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800342e:	2301      	movs	r3, #1
 8003430:	e034      	b.n	800349c <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003432:	68bb      	ldr	r3, [r7, #8]
 8003434:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003438:	d028      	beq.n	800348c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800343a:	f7fe fdf1 	bl	8002020 <HAL_GetTick>
 800343e:	4602      	mov	r2, r0
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	1ad3      	subs	r3, r2, r3
 8003444:	68ba      	ldr	r2, [r7, #8]
 8003446:	429a      	cmp	r2, r3
 8003448:	d302      	bcc.n	8003450 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 800344a:	68bb      	ldr	r3, [r7, #8]
 800344c:	2b00      	cmp	r3, #0
 800344e:	d11d      	bne.n	800348c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8003450:	68fb      	ldr	r3, [r7, #12]
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	695b      	ldr	r3, [r3, #20]
 8003456:	f003 0304 	and.w	r3, r3, #4
 800345a:	2b04      	cmp	r3, #4
 800345c:	d016      	beq.n	800348c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800345e:	68fb      	ldr	r3, [r7, #12]
 8003460:	2200      	movs	r2, #0
 8003462:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003464:	68fb      	ldr	r3, [r7, #12]
 8003466:	2220      	movs	r2, #32
 8003468:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 800346c:	68fb      	ldr	r3, [r7, #12]
 800346e:	2200      	movs	r2, #0
 8003470:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003474:	68fb      	ldr	r3, [r7, #12]
 8003476:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003478:	f043 0220 	orr.w	r2, r3, #32
 800347c:	68fb      	ldr	r3, [r7, #12]
 800347e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003480:	68fb      	ldr	r3, [r7, #12]
 8003482:	2200      	movs	r2, #0
 8003484:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003488:	2301      	movs	r3, #1
 800348a:	e007      	b.n	800349c <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800348c:	68fb      	ldr	r3, [r7, #12]
 800348e:	681b      	ldr	r3, [r3, #0]
 8003490:	695b      	ldr	r3, [r3, #20]
 8003492:	f003 0304 	and.w	r3, r3, #4
 8003496:	2b04      	cmp	r3, #4
 8003498:	d1c3      	bne.n	8003422 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800349a:	2300      	movs	r3, #0
}
 800349c:	4618      	mov	r0, r3
 800349e:	3710      	adds	r7, #16
 80034a0:	46bd      	mov	sp, r7
 80034a2:	bd80      	pop	{r7, pc}

080034a4 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80034a4:	b480      	push	{r7}
 80034a6:	b083      	sub	sp, #12
 80034a8:	af00      	add	r7, sp, #0
 80034aa:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	695b      	ldr	r3, [r3, #20]
 80034b2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80034b6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80034ba:	d11b      	bne.n	80034f4 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	681b      	ldr	r3, [r3, #0]
 80034c0:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80034c4:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	2200      	movs	r2, #0
 80034ca:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	2220      	movs	r2, #32
 80034d0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	2200      	movs	r2, #0
 80034d8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80034e0:	f043 0204 	orr.w	r2, r3, #4
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	2200      	movs	r2, #0
 80034ec:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 80034f0:	2301      	movs	r3, #1
 80034f2:	e000      	b.n	80034f6 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80034f4:	2300      	movs	r3, #0
}
 80034f6:	4618      	mov	r0, r3
 80034f8:	370c      	adds	r7, #12
 80034fa:	46bd      	mov	sp, r7
 80034fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003500:	4770      	bx	lr
	...

08003504 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003504:	b580      	push	{r7, lr}
 8003506:	b084      	sub	sp, #16
 8003508:	af00      	add	r7, sp, #0
 800350a:	6078      	str	r0, [r7, #4]
 800350c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	2b00      	cmp	r3, #0
 8003512:	d101      	bne.n	8003518 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003514:	2301      	movs	r3, #1
 8003516:	e0cc      	b.n	80036b2 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003518:	4b68      	ldr	r3, [pc, #416]	@ (80036bc <HAL_RCC_ClockConfig+0x1b8>)
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	f003 030f 	and.w	r3, r3, #15
 8003520:	683a      	ldr	r2, [r7, #0]
 8003522:	429a      	cmp	r2, r3
 8003524:	d90c      	bls.n	8003540 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003526:	4b65      	ldr	r3, [pc, #404]	@ (80036bc <HAL_RCC_ClockConfig+0x1b8>)
 8003528:	683a      	ldr	r2, [r7, #0]
 800352a:	b2d2      	uxtb	r2, r2
 800352c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800352e:	4b63      	ldr	r3, [pc, #396]	@ (80036bc <HAL_RCC_ClockConfig+0x1b8>)
 8003530:	681b      	ldr	r3, [r3, #0]
 8003532:	f003 030f 	and.w	r3, r3, #15
 8003536:	683a      	ldr	r2, [r7, #0]
 8003538:	429a      	cmp	r2, r3
 800353a:	d001      	beq.n	8003540 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800353c:	2301      	movs	r3, #1
 800353e:	e0b8      	b.n	80036b2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	681b      	ldr	r3, [r3, #0]
 8003544:	f003 0302 	and.w	r3, r3, #2
 8003548:	2b00      	cmp	r3, #0
 800354a:	d020      	beq.n	800358e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	681b      	ldr	r3, [r3, #0]
 8003550:	f003 0304 	and.w	r3, r3, #4
 8003554:	2b00      	cmp	r3, #0
 8003556:	d005      	beq.n	8003564 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003558:	4b59      	ldr	r3, [pc, #356]	@ (80036c0 <HAL_RCC_ClockConfig+0x1bc>)
 800355a:	689b      	ldr	r3, [r3, #8]
 800355c:	4a58      	ldr	r2, [pc, #352]	@ (80036c0 <HAL_RCC_ClockConfig+0x1bc>)
 800355e:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8003562:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	681b      	ldr	r3, [r3, #0]
 8003568:	f003 0308 	and.w	r3, r3, #8
 800356c:	2b00      	cmp	r3, #0
 800356e:	d005      	beq.n	800357c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003570:	4b53      	ldr	r3, [pc, #332]	@ (80036c0 <HAL_RCC_ClockConfig+0x1bc>)
 8003572:	689b      	ldr	r3, [r3, #8]
 8003574:	4a52      	ldr	r2, [pc, #328]	@ (80036c0 <HAL_RCC_ClockConfig+0x1bc>)
 8003576:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800357a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800357c:	4b50      	ldr	r3, [pc, #320]	@ (80036c0 <HAL_RCC_ClockConfig+0x1bc>)
 800357e:	689b      	ldr	r3, [r3, #8]
 8003580:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	689b      	ldr	r3, [r3, #8]
 8003588:	494d      	ldr	r1, [pc, #308]	@ (80036c0 <HAL_RCC_ClockConfig+0x1bc>)
 800358a:	4313      	orrs	r3, r2
 800358c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	681b      	ldr	r3, [r3, #0]
 8003592:	f003 0301 	and.w	r3, r3, #1
 8003596:	2b00      	cmp	r3, #0
 8003598:	d044      	beq.n	8003624 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	685b      	ldr	r3, [r3, #4]
 800359e:	2b01      	cmp	r3, #1
 80035a0:	d107      	bne.n	80035b2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80035a2:	4b47      	ldr	r3, [pc, #284]	@ (80036c0 <HAL_RCC_ClockConfig+0x1bc>)
 80035a4:	681b      	ldr	r3, [r3, #0]
 80035a6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80035aa:	2b00      	cmp	r3, #0
 80035ac:	d119      	bne.n	80035e2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80035ae:	2301      	movs	r3, #1
 80035b0:	e07f      	b.n	80036b2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	685b      	ldr	r3, [r3, #4]
 80035b6:	2b02      	cmp	r3, #2
 80035b8:	d003      	beq.n	80035c2 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80035be:	2b03      	cmp	r3, #3
 80035c0:	d107      	bne.n	80035d2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80035c2:	4b3f      	ldr	r3, [pc, #252]	@ (80036c0 <HAL_RCC_ClockConfig+0x1bc>)
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80035ca:	2b00      	cmp	r3, #0
 80035cc:	d109      	bne.n	80035e2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80035ce:	2301      	movs	r3, #1
 80035d0:	e06f      	b.n	80036b2 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80035d2:	4b3b      	ldr	r3, [pc, #236]	@ (80036c0 <HAL_RCC_ClockConfig+0x1bc>)
 80035d4:	681b      	ldr	r3, [r3, #0]
 80035d6:	f003 0302 	and.w	r3, r3, #2
 80035da:	2b00      	cmp	r3, #0
 80035dc:	d101      	bne.n	80035e2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80035de:	2301      	movs	r3, #1
 80035e0:	e067      	b.n	80036b2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80035e2:	4b37      	ldr	r3, [pc, #220]	@ (80036c0 <HAL_RCC_ClockConfig+0x1bc>)
 80035e4:	689b      	ldr	r3, [r3, #8]
 80035e6:	f023 0203 	bic.w	r2, r3, #3
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	685b      	ldr	r3, [r3, #4]
 80035ee:	4934      	ldr	r1, [pc, #208]	@ (80036c0 <HAL_RCC_ClockConfig+0x1bc>)
 80035f0:	4313      	orrs	r3, r2
 80035f2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80035f4:	f7fe fd14 	bl	8002020 <HAL_GetTick>
 80035f8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80035fa:	e00a      	b.n	8003612 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80035fc:	f7fe fd10 	bl	8002020 <HAL_GetTick>
 8003600:	4602      	mov	r2, r0
 8003602:	68fb      	ldr	r3, [r7, #12]
 8003604:	1ad3      	subs	r3, r2, r3
 8003606:	f241 3288 	movw	r2, #5000	@ 0x1388
 800360a:	4293      	cmp	r3, r2
 800360c:	d901      	bls.n	8003612 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800360e:	2303      	movs	r3, #3
 8003610:	e04f      	b.n	80036b2 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003612:	4b2b      	ldr	r3, [pc, #172]	@ (80036c0 <HAL_RCC_ClockConfig+0x1bc>)
 8003614:	689b      	ldr	r3, [r3, #8]
 8003616:	f003 020c 	and.w	r2, r3, #12
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	685b      	ldr	r3, [r3, #4]
 800361e:	009b      	lsls	r3, r3, #2
 8003620:	429a      	cmp	r2, r3
 8003622:	d1eb      	bne.n	80035fc <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003624:	4b25      	ldr	r3, [pc, #148]	@ (80036bc <HAL_RCC_ClockConfig+0x1b8>)
 8003626:	681b      	ldr	r3, [r3, #0]
 8003628:	f003 030f 	and.w	r3, r3, #15
 800362c:	683a      	ldr	r2, [r7, #0]
 800362e:	429a      	cmp	r2, r3
 8003630:	d20c      	bcs.n	800364c <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003632:	4b22      	ldr	r3, [pc, #136]	@ (80036bc <HAL_RCC_ClockConfig+0x1b8>)
 8003634:	683a      	ldr	r2, [r7, #0]
 8003636:	b2d2      	uxtb	r2, r2
 8003638:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800363a:	4b20      	ldr	r3, [pc, #128]	@ (80036bc <HAL_RCC_ClockConfig+0x1b8>)
 800363c:	681b      	ldr	r3, [r3, #0]
 800363e:	f003 030f 	and.w	r3, r3, #15
 8003642:	683a      	ldr	r2, [r7, #0]
 8003644:	429a      	cmp	r2, r3
 8003646:	d001      	beq.n	800364c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003648:	2301      	movs	r3, #1
 800364a:	e032      	b.n	80036b2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	f003 0304 	and.w	r3, r3, #4
 8003654:	2b00      	cmp	r3, #0
 8003656:	d008      	beq.n	800366a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003658:	4b19      	ldr	r3, [pc, #100]	@ (80036c0 <HAL_RCC_ClockConfig+0x1bc>)
 800365a:	689b      	ldr	r3, [r3, #8]
 800365c:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	68db      	ldr	r3, [r3, #12]
 8003664:	4916      	ldr	r1, [pc, #88]	@ (80036c0 <HAL_RCC_ClockConfig+0x1bc>)
 8003666:	4313      	orrs	r3, r2
 8003668:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	681b      	ldr	r3, [r3, #0]
 800366e:	f003 0308 	and.w	r3, r3, #8
 8003672:	2b00      	cmp	r3, #0
 8003674:	d009      	beq.n	800368a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003676:	4b12      	ldr	r3, [pc, #72]	@ (80036c0 <HAL_RCC_ClockConfig+0x1bc>)
 8003678:	689b      	ldr	r3, [r3, #8]
 800367a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	691b      	ldr	r3, [r3, #16]
 8003682:	00db      	lsls	r3, r3, #3
 8003684:	490e      	ldr	r1, [pc, #56]	@ (80036c0 <HAL_RCC_ClockConfig+0x1bc>)
 8003686:	4313      	orrs	r3, r2
 8003688:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800368a:	f000 f887 	bl	800379c <HAL_RCC_GetSysClockFreq>
 800368e:	4602      	mov	r2, r0
 8003690:	4b0b      	ldr	r3, [pc, #44]	@ (80036c0 <HAL_RCC_ClockConfig+0x1bc>)
 8003692:	689b      	ldr	r3, [r3, #8]
 8003694:	091b      	lsrs	r3, r3, #4
 8003696:	f003 030f 	and.w	r3, r3, #15
 800369a:	490a      	ldr	r1, [pc, #40]	@ (80036c4 <HAL_RCC_ClockConfig+0x1c0>)
 800369c:	5ccb      	ldrb	r3, [r1, r3]
 800369e:	fa22 f303 	lsr.w	r3, r2, r3
 80036a2:	4a09      	ldr	r2, [pc, #36]	@ (80036c8 <HAL_RCC_ClockConfig+0x1c4>)
 80036a4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 80036a6:	4b09      	ldr	r3, [pc, #36]	@ (80036cc <HAL_RCC_ClockConfig+0x1c8>)
 80036a8:	681b      	ldr	r3, [r3, #0]
 80036aa:	4618      	mov	r0, r3
 80036ac:	f7fe f95e 	bl	800196c <HAL_InitTick>

  return HAL_OK;
 80036b0:	2300      	movs	r3, #0
}
 80036b2:	4618      	mov	r0, r3
 80036b4:	3710      	adds	r7, #16
 80036b6:	46bd      	mov	sp, r7
 80036b8:	bd80      	pop	{r7, pc}
 80036ba:	bf00      	nop
 80036bc:	40023c00 	.word	0x40023c00
 80036c0:	40023800 	.word	0x40023800
 80036c4:	0800a068 	.word	0x0800a068
 80036c8:	20000000 	.word	0x20000000
 80036cc:	20000014 	.word	0x20000014

080036d0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80036d0:	b480      	push	{r7}
 80036d2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80036d4:	4b03      	ldr	r3, [pc, #12]	@ (80036e4 <HAL_RCC_GetHCLKFreq+0x14>)
 80036d6:	681b      	ldr	r3, [r3, #0]
}
 80036d8:	4618      	mov	r0, r3
 80036da:	46bd      	mov	sp, r7
 80036dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036e0:	4770      	bx	lr
 80036e2:	bf00      	nop
 80036e4:	20000000 	.word	0x20000000

080036e8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80036e8:	b580      	push	{r7, lr}
 80036ea:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80036ec:	f7ff fff0 	bl	80036d0 <HAL_RCC_GetHCLKFreq>
 80036f0:	4602      	mov	r2, r0
 80036f2:	4b05      	ldr	r3, [pc, #20]	@ (8003708 <HAL_RCC_GetPCLK1Freq+0x20>)
 80036f4:	689b      	ldr	r3, [r3, #8]
 80036f6:	0a9b      	lsrs	r3, r3, #10
 80036f8:	f003 0307 	and.w	r3, r3, #7
 80036fc:	4903      	ldr	r1, [pc, #12]	@ (800370c <HAL_RCC_GetPCLK1Freq+0x24>)
 80036fe:	5ccb      	ldrb	r3, [r1, r3]
 8003700:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003704:	4618      	mov	r0, r3
 8003706:	bd80      	pop	{r7, pc}
 8003708:	40023800 	.word	0x40023800
 800370c:	0800a078 	.word	0x0800a078

08003710 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003710:	b580      	push	{r7, lr}
 8003712:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003714:	f7ff ffdc 	bl	80036d0 <HAL_RCC_GetHCLKFreq>
 8003718:	4602      	mov	r2, r0
 800371a:	4b05      	ldr	r3, [pc, #20]	@ (8003730 <HAL_RCC_GetPCLK2Freq+0x20>)
 800371c:	689b      	ldr	r3, [r3, #8]
 800371e:	0b5b      	lsrs	r3, r3, #13
 8003720:	f003 0307 	and.w	r3, r3, #7
 8003724:	4903      	ldr	r1, [pc, #12]	@ (8003734 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003726:	5ccb      	ldrb	r3, [r1, r3]
 8003728:	fa22 f303 	lsr.w	r3, r2, r3
}
 800372c:	4618      	mov	r0, r3
 800372e:	bd80      	pop	{r7, pc}
 8003730:	40023800 	.word	0x40023800
 8003734:	0800a078 	.word	0x0800a078

08003738 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8003738:	b480      	push	{r7}
 800373a:	b083      	sub	sp, #12
 800373c:	af00      	add	r7, sp, #0
 800373e:	6078      	str	r0, [r7, #4]
 8003740:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	220f      	movs	r2, #15
 8003746:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8003748:	4b12      	ldr	r3, [pc, #72]	@ (8003794 <HAL_RCC_GetClockConfig+0x5c>)
 800374a:	689b      	ldr	r3, [r3, #8]
 800374c:	f003 0203 	and.w	r2, r3, #3
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8003754:	4b0f      	ldr	r3, [pc, #60]	@ (8003794 <HAL_RCC_GetClockConfig+0x5c>)
 8003756:	689b      	ldr	r3, [r3, #8]
 8003758:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8003760:	4b0c      	ldr	r3, [pc, #48]	@ (8003794 <HAL_RCC_GetClockConfig+0x5c>)
 8003762:	689b      	ldr	r3, [r3, #8]
 8003764:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 800376c:	4b09      	ldr	r3, [pc, #36]	@ (8003794 <HAL_RCC_GetClockConfig+0x5c>)
 800376e:	689b      	ldr	r3, [r3, #8]
 8003770:	08db      	lsrs	r3, r3, #3
 8003772:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800377a:	4b07      	ldr	r3, [pc, #28]	@ (8003798 <HAL_RCC_GetClockConfig+0x60>)
 800377c:	681b      	ldr	r3, [r3, #0]
 800377e:	f003 020f 	and.w	r2, r3, #15
 8003782:	683b      	ldr	r3, [r7, #0]
 8003784:	601a      	str	r2, [r3, #0]
}
 8003786:	bf00      	nop
 8003788:	370c      	adds	r7, #12
 800378a:	46bd      	mov	sp, r7
 800378c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003790:	4770      	bx	lr
 8003792:	bf00      	nop
 8003794:	40023800 	.word	0x40023800
 8003798:	40023c00 	.word	0x40023c00

0800379c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800379c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80037a0:	b0ae      	sub	sp, #184	@ 0xb8
 80037a2:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80037a4:	2300      	movs	r3, #0
 80037a6:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t pllvco = 0U;
 80037aa:	2300      	movs	r3, #0
 80037ac:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t pllp = 0U;
 80037b0:	2300      	movs	r3, #0
 80037b2:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  uint32_t pllr = 0U;
 80037b6:	2300      	movs	r3, #0
 80037b8:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t sysclockfreq = 0U;
 80037bc:	2300      	movs	r3, #0
 80037be:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80037c2:	4bcb      	ldr	r3, [pc, #812]	@ (8003af0 <HAL_RCC_GetSysClockFreq+0x354>)
 80037c4:	689b      	ldr	r3, [r3, #8]
 80037c6:	f003 030c 	and.w	r3, r3, #12
 80037ca:	2b0c      	cmp	r3, #12
 80037cc:	f200 8206 	bhi.w	8003bdc <HAL_RCC_GetSysClockFreq+0x440>
 80037d0:	a201      	add	r2, pc, #4	@ (adr r2, 80037d8 <HAL_RCC_GetSysClockFreq+0x3c>)
 80037d2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80037d6:	bf00      	nop
 80037d8:	0800380d 	.word	0x0800380d
 80037dc:	08003bdd 	.word	0x08003bdd
 80037e0:	08003bdd 	.word	0x08003bdd
 80037e4:	08003bdd 	.word	0x08003bdd
 80037e8:	08003815 	.word	0x08003815
 80037ec:	08003bdd 	.word	0x08003bdd
 80037f0:	08003bdd 	.word	0x08003bdd
 80037f4:	08003bdd 	.word	0x08003bdd
 80037f8:	0800381d 	.word	0x0800381d
 80037fc:	08003bdd 	.word	0x08003bdd
 8003800:	08003bdd 	.word	0x08003bdd
 8003804:	08003bdd 	.word	0x08003bdd
 8003808:	08003a0d 	.word	0x08003a0d
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800380c:	4bb9      	ldr	r3, [pc, #740]	@ (8003af4 <HAL_RCC_GetSysClockFreq+0x358>)
 800380e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8003812:	e1e7      	b.n	8003be4 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003814:	4bb8      	ldr	r3, [pc, #736]	@ (8003af8 <HAL_RCC_GetSysClockFreq+0x35c>)
 8003816:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 800381a:	e1e3      	b.n	8003be4 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800381c:	4bb4      	ldr	r3, [pc, #720]	@ (8003af0 <HAL_RCC_GetSysClockFreq+0x354>)
 800381e:	685b      	ldr	r3, [r3, #4]
 8003820:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003824:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003828:	4bb1      	ldr	r3, [pc, #708]	@ (8003af0 <HAL_RCC_GetSysClockFreq+0x354>)
 800382a:	685b      	ldr	r3, [r3, #4]
 800382c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003830:	2b00      	cmp	r3, #0
 8003832:	d071      	beq.n	8003918 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003834:	4bae      	ldr	r3, [pc, #696]	@ (8003af0 <HAL_RCC_GetSysClockFreq+0x354>)
 8003836:	685b      	ldr	r3, [r3, #4]
 8003838:	099b      	lsrs	r3, r3, #6
 800383a:	2200      	movs	r2, #0
 800383c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8003840:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 8003844:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8003848:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800384c:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8003850:	2300      	movs	r3, #0
 8003852:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8003856:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800385a:	4622      	mov	r2, r4
 800385c:	462b      	mov	r3, r5
 800385e:	f04f 0000 	mov.w	r0, #0
 8003862:	f04f 0100 	mov.w	r1, #0
 8003866:	0159      	lsls	r1, r3, #5
 8003868:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800386c:	0150      	lsls	r0, r2, #5
 800386e:	4602      	mov	r2, r0
 8003870:	460b      	mov	r3, r1
 8003872:	4621      	mov	r1, r4
 8003874:	1a51      	subs	r1, r2, r1
 8003876:	6439      	str	r1, [r7, #64]	@ 0x40
 8003878:	4629      	mov	r1, r5
 800387a:	eb63 0301 	sbc.w	r3, r3, r1
 800387e:	647b      	str	r3, [r7, #68]	@ 0x44
 8003880:	f04f 0200 	mov.w	r2, #0
 8003884:	f04f 0300 	mov.w	r3, #0
 8003888:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	@ 0x40
 800388c:	4649      	mov	r1, r9
 800388e:	018b      	lsls	r3, r1, #6
 8003890:	4641      	mov	r1, r8
 8003892:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003896:	4641      	mov	r1, r8
 8003898:	018a      	lsls	r2, r1, #6
 800389a:	4641      	mov	r1, r8
 800389c:	1a51      	subs	r1, r2, r1
 800389e:	63b9      	str	r1, [r7, #56]	@ 0x38
 80038a0:	4649      	mov	r1, r9
 80038a2:	eb63 0301 	sbc.w	r3, r3, r1
 80038a6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80038a8:	f04f 0200 	mov.w	r2, #0
 80038ac:	f04f 0300 	mov.w	r3, #0
 80038b0:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	@ 0x38
 80038b4:	4649      	mov	r1, r9
 80038b6:	00cb      	lsls	r3, r1, #3
 80038b8:	4641      	mov	r1, r8
 80038ba:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80038be:	4641      	mov	r1, r8
 80038c0:	00ca      	lsls	r2, r1, #3
 80038c2:	4610      	mov	r0, r2
 80038c4:	4619      	mov	r1, r3
 80038c6:	4603      	mov	r3, r0
 80038c8:	4622      	mov	r2, r4
 80038ca:	189b      	adds	r3, r3, r2
 80038cc:	633b      	str	r3, [r7, #48]	@ 0x30
 80038ce:	462b      	mov	r3, r5
 80038d0:	460a      	mov	r2, r1
 80038d2:	eb42 0303 	adc.w	r3, r2, r3
 80038d6:	637b      	str	r3, [r7, #52]	@ 0x34
 80038d8:	f04f 0200 	mov.w	r2, #0
 80038dc:	f04f 0300 	mov.w	r3, #0
 80038e0:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 80038e4:	4629      	mov	r1, r5
 80038e6:	024b      	lsls	r3, r1, #9
 80038e8:	4621      	mov	r1, r4
 80038ea:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80038ee:	4621      	mov	r1, r4
 80038f0:	024a      	lsls	r2, r1, #9
 80038f2:	4610      	mov	r0, r2
 80038f4:	4619      	mov	r1, r3
 80038f6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80038fa:	2200      	movs	r2, #0
 80038fc:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8003900:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8003904:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 8003908:	f7fc fcea 	bl	80002e0 <__aeabi_uldivmod>
 800390c:	4602      	mov	r2, r0
 800390e:	460b      	mov	r3, r1
 8003910:	4613      	mov	r3, r2
 8003912:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8003916:	e067      	b.n	80039e8 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003918:	4b75      	ldr	r3, [pc, #468]	@ (8003af0 <HAL_RCC_GetSysClockFreq+0x354>)
 800391a:	685b      	ldr	r3, [r3, #4]
 800391c:	099b      	lsrs	r3, r3, #6
 800391e:	2200      	movs	r2, #0
 8003920:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8003924:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 8003928:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800392c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003930:	67bb      	str	r3, [r7, #120]	@ 0x78
 8003932:	2300      	movs	r3, #0
 8003934:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8003936:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	@ 0x78
 800393a:	4622      	mov	r2, r4
 800393c:	462b      	mov	r3, r5
 800393e:	f04f 0000 	mov.w	r0, #0
 8003942:	f04f 0100 	mov.w	r1, #0
 8003946:	0159      	lsls	r1, r3, #5
 8003948:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800394c:	0150      	lsls	r0, r2, #5
 800394e:	4602      	mov	r2, r0
 8003950:	460b      	mov	r3, r1
 8003952:	4621      	mov	r1, r4
 8003954:	1a51      	subs	r1, r2, r1
 8003956:	62b9      	str	r1, [r7, #40]	@ 0x28
 8003958:	4629      	mov	r1, r5
 800395a:	eb63 0301 	sbc.w	r3, r3, r1
 800395e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003960:	f04f 0200 	mov.w	r2, #0
 8003964:	f04f 0300 	mov.w	r3, #0
 8003968:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	@ 0x28
 800396c:	4649      	mov	r1, r9
 800396e:	018b      	lsls	r3, r1, #6
 8003970:	4641      	mov	r1, r8
 8003972:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003976:	4641      	mov	r1, r8
 8003978:	018a      	lsls	r2, r1, #6
 800397a:	4641      	mov	r1, r8
 800397c:	ebb2 0a01 	subs.w	sl, r2, r1
 8003980:	4649      	mov	r1, r9
 8003982:	eb63 0b01 	sbc.w	fp, r3, r1
 8003986:	f04f 0200 	mov.w	r2, #0
 800398a:	f04f 0300 	mov.w	r3, #0
 800398e:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8003992:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8003996:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800399a:	4692      	mov	sl, r2
 800399c:	469b      	mov	fp, r3
 800399e:	4623      	mov	r3, r4
 80039a0:	eb1a 0303 	adds.w	r3, sl, r3
 80039a4:	623b      	str	r3, [r7, #32]
 80039a6:	462b      	mov	r3, r5
 80039a8:	eb4b 0303 	adc.w	r3, fp, r3
 80039ac:	627b      	str	r3, [r7, #36]	@ 0x24
 80039ae:	f04f 0200 	mov.w	r2, #0
 80039b2:	f04f 0300 	mov.w	r3, #0
 80039b6:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 80039ba:	4629      	mov	r1, r5
 80039bc:	028b      	lsls	r3, r1, #10
 80039be:	4621      	mov	r1, r4
 80039c0:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80039c4:	4621      	mov	r1, r4
 80039c6:	028a      	lsls	r2, r1, #10
 80039c8:	4610      	mov	r0, r2
 80039ca:	4619      	mov	r1, r3
 80039cc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80039d0:	2200      	movs	r2, #0
 80039d2:	673b      	str	r3, [r7, #112]	@ 0x70
 80039d4:	677a      	str	r2, [r7, #116]	@ 0x74
 80039d6:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 80039da:	f7fc fc81 	bl	80002e0 <__aeabi_uldivmod>
 80039de:	4602      	mov	r2, r0
 80039e0:	460b      	mov	r3, r1
 80039e2:	4613      	mov	r3, r2
 80039e4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 80039e8:	4b41      	ldr	r3, [pc, #260]	@ (8003af0 <HAL_RCC_GetSysClockFreq+0x354>)
 80039ea:	685b      	ldr	r3, [r3, #4]
 80039ec:	0c1b      	lsrs	r3, r3, #16
 80039ee:	f003 0303 	and.w	r3, r3, #3
 80039f2:	3301      	adds	r3, #1
 80039f4:	005b      	lsls	r3, r3, #1
 80039f6:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

      sysclockfreq = pllvco / pllp;
 80039fa:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80039fe:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8003a02:	fbb2 f3f3 	udiv	r3, r2, r3
 8003a06:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8003a0a:	e0eb      	b.n	8003be4 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003a0c:	4b38      	ldr	r3, [pc, #224]	@ (8003af0 <HAL_RCC_GetSysClockFreq+0x354>)
 8003a0e:	685b      	ldr	r3, [r3, #4]
 8003a10:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003a14:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003a18:	4b35      	ldr	r3, [pc, #212]	@ (8003af0 <HAL_RCC_GetSysClockFreq+0x354>)
 8003a1a:	685b      	ldr	r3, [r3, #4]
 8003a1c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003a20:	2b00      	cmp	r3, #0
 8003a22:	d06b      	beq.n	8003afc <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003a24:	4b32      	ldr	r3, [pc, #200]	@ (8003af0 <HAL_RCC_GetSysClockFreq+0x354>)
 8003a26:	685b      	ldr	r3, [r3, #4]
 8003a28:	099b      	lsrs	r3, r3, #6
 8003a2a:	2200      	movs	r2, #0
 8003a2c:	66bb      	str	r3, [r7, #104]	@ 0x68
 8003a2e:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8003a30:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8003a32:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003a36:	663b      	str	r3, [r7, #96]	@ 0x60
 8003a38:	2300      	movs	r3, #0
 8003a3a:	667b      	str	r3, [r7, #100]	@ 0x64
 8003a3c:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 8003a40:	4622      	mov	r2, r4
 8003a42:	462b      	mov	r3, r5
 8003a44:	f04f 0000 	mov.w	r0, #0
 8003a48:	f04f 0100 	mov.w	r1, #0
 8003a4c:	0159      	lsls	r1, r3, #5
 8003a4e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003a52:	0150      	lsls	r0, r2, #5
 8003a54:	4602      	mov	r2, r0
 8003a56:	460b      	mov	r3, r1
 8003a58:	4621      	mov	r1, r4
 8003a5a:	1a51      	subs	r1, r2, r1
 8003a5c:	61b9      	str	r1, [r7, #24]
 8003a5e:	4629      	mov	r1, r5
 8003a60:	eb63 0301 	sbc.w	r3, r3, r1
 8003a64:	61fb      	str	r3, [r7, #28]
 8003a66:	f04f 0200 	mov.w	r2, #0
 8003a6a:	f04f 0300 	mov.w	r3, #0
 8003a6e:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 8003a72:	4659      	mov	r1, fp
 8003a74:	018b      	lsls	r3, r1, #6
 8003a76:	4651      	mov	r1, sl
 8003a78:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003a7c:	4651      	mov	r1, sl
 8003a7e:	018a      	lsls	r2, r1, #6
 8003a80:	4651      	mov	r1, sl
 8003a82:	ebb2 0801 	subs.w	r8, r2, r1
 8003a86:	4659      	mov	r1, fp
 8003a88:	eb63 0901 	sbc.w	r9, r3, r1
 8003a8c:	f04f 0200 	mov.w	r2, #0
 8003a90:	f04f 0300 	mov.w	r3, #0
 8003a94:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003a98:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003a9c:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003aa0:	4690      	mov	r8, r2
 8003aa2:	4699      	mov	r9, r3
 8003aa4:	4623      	mov	r3, r4
 8003aa6:	eb18 0303 	adds.w	r3, r8, r3
 8003aaa:	613b      	str	r3, [r7, #16]
 8003aac:	462b      	mov	r3, r5
 8003aae:	eb49 0303 	adc.w	r3, r9, r3
 8003ab2:	617b      	str	r3, [r7, #20]
 8003ab4:	f04f 0200 	mov.w	r2, #0
 8003ab8:	f04f 0300 	mov.w	r3, #0
 8003abc:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8003ac0:	4629      	mov	r1, r5
 8003ac2:	024b      	lsls	r3, r1, #9
 8003ac4:	4621      	mov	r1, r4
 8003ac6:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8003aca:	4621      	mov	r1, r4
 8003acc:	024a      	lsls	r2, r1, #9
 8003ace:	4610      	mov	r0, r2
 8003ad0:	4619      	mov	r1, r3
 8003ad2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8003ad6:	2200      	movs	r2, #0
 8003ad8:	65bb      	str	r3, [r7, #88]	@ 0x58
 8003ada:	65fa      	str	r2, [r7, #92]	@ 0x5c
 8003adc:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8003ae0:	f7fc fbfe 	bl	80002e0 <__aeabi_uldivmod>
 8003ae4:	4602      	mov	r2, r0
 8003ae6:	460b      	mov	r3, r1
 8003ae8:	4613      	mov	r3, r2
 8003aea:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8003aee:	e065      	b.n	8003bbc <HAL_RCC_GetSysClockFreq+0x420>
 8003af0:	40023800 	.word	0x40023800
 8003af4:	00f42400 	.word	0x00f42400
 8003af8:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003afc:	4b3d      	ldr	r3, [pc, #244]	@ (8003bf4 <HAL_RCC_GetSysClockFreq+0x458>)
 8003afe:	685b      	ldr	r3, [r3, #4]
 8003b00:	099b      	lsrs	r3, r3, #6
 8003b02:	2200      	movs	r2, #0
 8003b04:	4618      	mov	r0, r3
 8003b06:	4611      	mov	r1, r2
 8003b08:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8003b0c:	653b      	str	r3, [r7, #80]	@ 0x50
 8003b0e:	2300      	movs	r3, #0
 8003b10:	657b      	str	r3, [r7, #84]	@ 0x54
 8003b12:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	@ 0x50
 8003b16:	4642      	mov	r2, r8
 8003b18:	464b      	mov	r3, r9
 8003b1a:	f04f 0000 	mov.w	r0, #0
 8003b1e:	f04f 0100 	mov.w	r1, #0
 8003b22:	0159      	lsls	r1, r3, #5
 8003b24:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003b28:	0150      	lsls	r0, r2, #5
 8003b2a:	4602      	mov	r2, r0
 8003b2c:	460b      	mov	r3, r1
 8003b2e:	4641      	mov	r1, r8
 8003b30:	1a51      	subs	r1, r2, r1
 8003b32:	60b9      	str	r1, [r7, #8]
 8003b34:	4649      	mov	r1, r9
 8003b36:	eb63 0301 	sbc.w	r3, r3, r1
 8003b3a:	60fb      	str	r3, [r7, #12]
 8003b3c:	f04f 0200 	mov.w	r2, #0
 8003b40:	f04f 0300 	mov.w	r3, #0
 8003b44:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 8003b48:	4659      	mov	r1, fp
 8003b4a:	018b      	lsls	r3, r1, #6
 8003b4c:	4651      	mov	r1, sl
 8003b4e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003b52:	4651      	mov	r1, sl
 8003b54:	018a      	lsls	r2, r1, #6
 8003b56:	4651      	mov	r1, sl
 8003b58:	1a54      	subs	r4, r2, r1
 8003b5a:	4659      	mov	r1, fp
 8003b5c:	eb63 0501 	sbc.w	r5, r3, r1
 8003b60:	f04f 0200 	mov.w	r2, #0
 8003b64:	f04f 0300 	mov.w	r3, #0
 8003b68:	00eb      	lsls	r3, r5, #3
 8003b6a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003b6e:	00e2      	lsls	r2, r4, #3
 8003b70:	4614      	mov	r4, r2
 8003b72:	461d      	mov	r5, r3
 8003b74:	4643      	mov	r3, r8
 8003b76:	18e3      	adds	r3, r4, r3
 8003b78:	603b      	str	r3, [r7, #0]
 8003b7a:	464b      	mov	r3, r9
 8003b7c:	eb45 0303 	adc.w	r3, r5, r3
 8003b80:	607b      	str	r3, [r7, #4]
 8003b82:	f04f 0200 	mov.w	r2, #0
 8003b86:	f04f 0300 	mov.w	r3, #0
 8003b8a:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003b8e:	4629      	mov	r1, r5
 8003b90:	028b      	lsls	r3, r1, #10
 8003b92:	4621      	mov	r1, r4
 8003b94:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003b98:	4621      	mov	r1, r4
 8003b9a:	028a      	lsls	r2, r1, #10
 8003b9c:	4610      	mov	r0, r2
 8003b9e:	4619      	mov	r1, r3
 8003ba0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8003ba4:	2200      	movs	r2, #0
 8003ba6:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003ba8:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8003baa:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8003bae:	f7fc fb97 	bl	80002e0 <__aeabi_uldivmod>
 8003bb2:	4602      	mov	r2, r0
 8003bb4:	460b      	mov	r3, r1
 8003bb6:	4613      	mov	r3, r2
 8003bb8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8003bbc:	4b0d      	ldr	r3, [pc, #52]	@ (8003bf4 <HAL_RCC_GetSysClockFreq+0x458>)
 8003bbe:	685b      	ldr	r3, [r3, #4]
 8003bc0:	0f1b      	lsrs	r3, r3, #28
 8003bc2:	f003 0307 	and.w	r3, r3, #7
 8003bc6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

      sysclockfreq = pllvco / pllr;
 8003bca:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8003bce:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8003bd2:	fbb2 f3f3 	udiv	r3, r2, r3
 8003bd6:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8003bda:	e003      	b.n	8003be4 <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003bdc:	4b06      	ldr	r3, [pc, #24]	@ (8003bf8 <HAL_RCC_GetSysClockFreq+0x45c>)
 8003bde:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8003be2:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003be4:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
}
 8003be8:	4618      	mov	r0, r3
 8003bea:	37b8      	adds	r7, #184	@ 0xb8
 8003bec:	46bd      	mov	sp, r7
 8003bee:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003bf2:	bf00      	nop
 8003bf4:	40023800 	.word	0x40023800
 8003bf8:	00f42400 	.word	0x00f42400

08003bfc <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003bfc:	b580      	push	{r7, lr}
 8003bfe:	b086      	sub	sp, #24
 8003c00:	af00      	add	r7, sp, #0
 8003c02:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	2b00      	cmp	r3, #0
 8003c08:	d101      	bne.n	8003c0e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003c0a:	2301      	movs	r3, #1
 8003c0c:	e28d      	b.n	800412a <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	681b      	ldr	r3, [r3, #0]
 8003c12:	f003 0301 	and.w	r3, r3, #1
 8003c16:	2b00      	cmp	r3, #0
 8003c18:	f000 8083 	beq.w	8003d22 <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8003c1c:	4b94      	ldr	r3, [pc, #592]	@ (8003e70 <HAL_RCC_OscConfig+0x274>)
 8003c1e:	689b      	ldr	r3, [r3, #8]
 8003c20:	f003 030c 	and.w	r3, r3, #12
 8003c24:	2b04      	cmp	r3, #4
 8003c26:	d019      	beq.n	8003c5c <HAL_RCC_OscConfig+0x60>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8003c28:	4b91      	ldr	r3, [pc, #580]	@ (8003e70 <HAL_RCC_OscConfig+0x274>)
 8003c2a:	689b      	ldr	r3, [r3, #8]
 8003c2c:	f003 030c 	and.w	r3, r3, #12
        || \
 8003c30:	2b08      	cmp	r3, #8
 8003c32:	d106      	bne.n	8003c42 <HAL_RCC_OscConfig+0x46>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8003c34:	4b8e      	ldr	r3, [pc, #568]	@ (8003e70 <HAL_RCC_OscConfig+0x274>)
 8003c36:	685b      	ldr	r3, [r3, #4]
 8003c38:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003c3c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003c40:	d00c      	beq.n	8003c5c <HAL_RCC_OscConfig+0x60>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003c42:	4b8b      	ldr	r3, [pc, #556]	@ (8003e70 <HAL_RCC_OscConfig+0x274>)
 8003c44:	689b      	ldr	r3, [r3, #8]
 8003c46:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8003c4a:	2b0c      	cmp	r3, #12
 8003c4c:	d112      	bne.n	8003c74 <HAL_RCC_OscConfig+0x78>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003c4e:	4b88      	ldr	r3, [pc, #544]	@ (8003e70 <HAL_RCC_OscConfig+0x274>)
 8003c50:	685b      	ldr	r3, [r3, #4]
 8003c52:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003c56:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003c5a:	d10b      	bne.n	8003c74 <HAL_RCC_OscConfig+0x78>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003c5c:	4b84      	ldr	r3, [pc, #528]	@ (8003e70 <HAL_RCC_OscConfig+0x274>)
 8003c5e:	681b      	ldr	r3, [r3, #0]
 8003c60:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003c64:	2b00      	cmp	r3, #0
 8003c66:	d05b      	beq.n	8003d20 <HAL_RCC_OscConfig+0x124>
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	685b      	ldr	r3, [r3, #4]
 8003c6c:	2b00      	cmp	r3, #0
 8003c6e:	d157      	bne.n	8003d20 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8003c70:	2301      	movs	r3, #1
 8003c72:	e25a      	b.n	800412a <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	685b      	ldr	r3, [r3, #4]
 8003c78:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003c7c:	d106      	bne.n	8003c8c <HAL_RCC_OscConfig+0x90>
 8003c7e:	4b7c      	ldr	r3, [pc, #496]	@ (8003e70 <HAL_RCC_OscConfig+0x274>)
 8003c80:	681b      	ldr	r3, [r3, #0]
 8003c82:	4a7b      	ldr	r2, [pc, #492]	@ (8003e70 <HAL_RCC_OscConfig+0x274>)
 8003c84:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003c88:	6013      	str	r3, [r2, #0]
 8003c8a:	e01d      	b.n	8003cc8 <HAL_RCC_OscConfig+0xcc>
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	685b      	ldr	r3, [r3, #4]
 8003c90:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003c94:	d10c      	bne.n	8003cb0 <HAL_RCC_OscConfig+0xb4>
 8003c96:	4b76      	ldr	r3, [pc, #472]	@ (8003e70 <HAL_RCC_OscConfig+0x274>)
 8003c98:	681b      	ldr	r3, [r3, #0]
 8003c9a:	4a75      	ldr	r2, [pc, #468]	@ (8003e70 <HAL_RCC_OscConfig+0x274>)
 8003c9c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003ca0:	6013      	str	r3, [r2, #0]
 8003ca2:	4b73      	ldr	r3, [pc, #460]	@ (8003e70 <HAL_RCC_OscConfig+0x274>)
 8003ca4:	681b      	ldr	r3, [r3, #0]
 8003ca6:	4a72      	ldr	r2, [pc, #456]	@ (8003e70 <HAL_RCC_OscConfig+0x274>)
 8003ca8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003cac:	6013      	str	r3, [r2, #0]
 8003cae:	e00b      	b.n	8003cc8 <HAL_RCC_OscConfig+0xcc>
 8003cb0:	4b6f      	ldr	r3, [pc, #444]	@ (8003e70 <HAL_RCC_OscConfig+0x274>)
 8003cb2:	681b      	ldr	r3, [r3, #0]
 8003cb4:	4a6e      	ldr	r2, [pc, #440]	@ (8003e70 <HAL_RCC_OscConfig+0x274>)
 8003cb6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003cba:	6013      	str	r3, [r2, #0]
 8003cbc:	4b6c      	ldr	r3, [pc, #432]	@ (8003e70 <HAL_RCC_OscConfig+0x274>)
 8003cbe:	681b      	ldr	r3, [r3, #0]
 8003cc0:	4a6b      	ldr	r2, [pc, #428]	@ (8003e70 <HAL_RCC_OscConfig+0x274>)
 8003cc2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003cc6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	685b      	ldr	r3, [r3, #4]
 8003ccc:	2b00      	cmp	r3, #0
 8003cce:	d013      	beq.n	8003cf8 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003cd0:	f7fe f9a6 	bl	8002020 <HAL_GetTick>
 8003cd4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003cd6:	e008      	b.n	8003cea <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003cd8:	f7fe f9a2 	bl	8002020 <HAL_GetTick>
 8003cdc:	4602      	mov	r2, r0
 8003cde:	693b      	ldr	r3, [r7, #16]
 8003ce0:	1ad3      	subs	r3, r2, r3
 8003ce2:	2b64      	cmp	r3, #100	@ 0x64
 8003ce4:	d901      	bls.n	8003cea <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8003ce6:	2303      	movs	r3, #3
 8003ce8:	e21f      	b.n	800412a <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003cea:	4b61      	ldr	r3, [pc, #388]	@ (8003e70 <HAL_RCC_OscConfig+0x274>)
 8003cec:	681b      	ldr	r3, [r3, #0]
 8003cee:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003cf2:	2b00      	cmp	r3, #0
 8003cf4:	d0f0      	beq.n	8003cd8 <HAL_RCC_OscConfig+0xdc>
 8003cf6:	e014      	b.n	8003d22 <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003cf8:	f7fe f992 	bl	8002020 <HAL_GetTick>
 8003cfc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003cfe:	e008      	b.n	8003d12 <HAL_RCC_OscConfig+0x116>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003d00:	f7fe f98e 	bl	8002020 <HAL_GetTick>
 8003d04:	4602      	mov	r2, r0
 8003d06:	693b      	ldr	r3, [r7, #16]
 8003d08:	1ad3      	subs	r3, r2, r3
 8003d0a:	2b64      	cmp	r3, #100	@ 0x64
 8003d0c:	d901      	bls.n	8003d12 <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 8003d0e:	2303      	movs	r3, #3
 8003d10:	e20b      	b.n	800412a <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003d12:	4b57      	ldr	r3, [pc, #348]	@ (8003e70 <HAL_RCC_OscConfig+0x274>)
 8003d14:	681b      	ldr	r3, [r3, #0]
 8003d16:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003d1a:	2b00      	cmp	r3, #0
 8003d1c:	d1f0      	bne.n	8003d00 <HAL_RCC_OscConfig+0x104>
 8003d1e:	e000      	b.n	8003d22 <HAL_RCC_OscConfig+0x126>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003d20:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	f003 0302 	and.w	r3, r3, #2
 8003d2a:	2b00      	cmp	r3, #0
 8003d2c:	d06f      	beq.n	8003e0e <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8003d2e:	4b50      	ldr	r3, [pc, #320]	@ (8003e70 <HAL_RCC_OscConfig+0x274>)
 8003d30:	689b      	ldr	r3, [r3, #8]
 8003d32:	f003 030c 	and.w	r3, r3, #12
 8003d36:	2b00      	cmp	r3, #0
 8003d38:	d017      	beq.n	8003d6a <HAL_RCC_OscConfig+0x16e>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8003d3a:	4b4d      	ldr	r3, [pc, #308]	@ (8003e70 <HAL_RCC_OscConfig+0x274>)
 8003d3c:	689b      	ldr	r3, [r3, #8]
 8003d3e:	f003 030c 	and.w	r3, r3, #12
        || \
 8003d42:	2b08      	cmp	r3, #8
 8003d44:	d105      	bne.n	8003d52 <HAL_RCC_OscConfig+0x156>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8003d46:	4b4a      	ldr	r3, [pc, #296]	@ (8003e70 <HAL_RCC_OscConfig+0x274>)
 8003d48:	685b      	ldr	r3, [r3, #4]
 8003d4a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003d4e:	2b00      	cmp	r3, #0
 8003d50:	d00b      	beq.n	8003d6a <HAL_RCC_OscConfig+0x16e>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003d52:	4b47      	ldr	r3, [pc, #284]	@ (8003e70 <HAL_RCC_OscConfig+0x274>)
 8003d54:	689b      	ldr	r3, [r3, #8]
 8003d56:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8003d5a:	2b0c      	cmp	r3, #12
 8003d5c:	d11c      	bne.n	8003d98 <HAL_RCC_OscConfig+0x19c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003d5e:	4b44      	ldr	r3, [pc, #272]	@ (8003e70 <HAL_RCC_OscConfig+0x274>)
 8003d60:	685b      	ldr	r3, [r3, #4]
 8003d62:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003d66:	2b00      	cmp	r3, #0
 8003d68:	d116      	bne.n	8003d98 <HAL_RCC_OscConfig+0x19c>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003d6a:	4b41      	ldr	r3, [pc, #260]	@ (8003e70 <HAL_RCC_OscConfig+0x274>)
 8003d6c:	681b      	ldr	r3, [r3, #0]
 8003d6e:	f003 0302 	and.w	r3, r3, #2
 8003d72:	2b00      	cmp	r3, #0
 8003d74:	d005      	beq.n	8003d82 <HAL_RCC_OscConfig+0x186>
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	68db      	ldr	r3, [r3, #12]
 8003d7a:	2b01      	cmp	r3, #1
 8003d7c:	d001      	beq.n	8003d82 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8003d7e:	2301      	movs	r3, #1
 8003d80:	e1d3      	b.n	800412a <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003d82:	4b3b      	ldr	r3, [pc, #236]	@ (8003e70 <HAL_RCC_OscConfig+0x274>)
 8003d84:	681b      	ldr	r3, [r3, #0]
 8003d86:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	691b      	ldr	r3, [r3, #16]
 8003d8e:	00db      	lsls	r3, r3, #3
 8003d90:	4937      	ldr	r1, [pc, #220]	@ (8003e70 <HAL_RCC_OscConfig+0x274>)
 8003d92:	4313      	orrs	r3, r2
 8003d94:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003d96:	e03a      	b.n	8003e0e <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	68db      	ldr	r3, [r3, #12]
 8003d9c:	2b00      	cmp	r3, #0
 8003d9e:	d020      	beq.n	8003de2 <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003da0:	4b34      	ldr	r3, [pc, #208]	@ (8003e74 <HAL_RCC_OscConfig+0x278>)
 8003da2:	2201      	movs	r2, #1
 8003da4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003da6:	f7fe f93b 	bl	8002020 <HAL_GetTick>
 8003daa:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003dac:	e008      	b.n	8003dc0 <HAL_RCC_OscConfig+0x1c4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003dae:	f7fe f937 	bl	8002020 <HAL_GetTick>
 8003db2:	4602      	mov	r2, r0
 8003db4:	693b      	ldr	r3, [r7, #16]
 8003db6:	1ad3      	subs	r3, r2, r3
 8003db8:	2b02      	cmp	r3, #2
 8003dba:	d901      	bls.n	8003dc0 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8003dbc:	2303      	movs	r3, #3
 8003dbe:	e1b4      	b.n	800412a <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003dc0:	4b2b      	ldr	r3, [pc, #172]	@ (8003e70 <HAL_RCC_OscConfig+0x274>)
 8003dc2:	681b      	ldr	r3, [r3, #0]
 8003dc4:	f003 0302 	and.w	r3, r3, #2
 8003dc8:	2b00      	cmp	r3, #0
 8003dca:	d0f0      	beq.n	8003dae <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003dcc:	4b28      	ldr	r3, [pc, #160]	@ (8003e70 <HAL_RCC_OscConfig+0x274>)
 8003dce:	681b      	ldr	r3, [r3, #0]
 8003dd0:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	691b      	ldr	r3, [r3, #16]
 8003dd8:	00db      	lsls	r3, r3, #3
 8003dda:	4925      	ldr	r1, [pc, #148]	@ (8003e70 <HAL_RCC_OscConfig+0x274>)
 8003ddc:	4313      	orrs	r3, r2
 8003dde:	600b      	str	r3, [r1, #0]
 8003de0:	e015      	b.n	8003e0e <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003de2:	4b24      	ldr	r3, [pc, #144]	@ (8003e74 <HAL_RCC_OscConfig+0x278>)
 8003de4:	2200      	movs	r2, #0
 8003de6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003de8:	f7fe f91a 	bl	8002020 <HAL_GetTick>
 8003dec:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003dee:	e008      	b.n	8003e02 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003df0:	f7fe f916 	bl	8002020 <HAL_GetTick>
 8003df4:	4602      	mov	r2, r0
 8003df6:	693b      	ldr	r3, [r7, #16]
 8003df8:	1ad3      	subs	r3, r2, r3
 8003dfa:	2b02      	cmp	r3, #2
 8003dfc:	d901      	bls.n	8003e02 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8003dfe:	2303      	movs	r3, #3
 8003e00:	e193      	b.n	800412a <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003e02:	4b1b      	ldr	r3, [pc, #108]	@ (8003e70 <HAL_RCC_OscConfig+0x274>)
 8003e04:	681b      	ldr	r3, [r3, #0]
 8003e06:	f003 0302 	and.w	r3, r3, #2
 8003e0a:	2b00      	cmp	r3, #0
 8003e0c:	d1f0      	bne.n	8003df0 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	681b      	ldr	r3, [r3, #0]
 8003e12:	f003 0308 	and.w	r3, r3, #8
 8003e16:	2b00      	cmp	r3, #0
 8003e18:	d036      	beq.n	8003e88 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	695b      	ldr	r3, [r3, #20]
 8003e1e:	2b00      	cmp	r3, #0
 8003e20:	d016      	beq.n	8003e50 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003e22:	4b15      	ldr	r3, [pc, #84]	@ (8003e78 <HAL_RCC_OscConfig+0x27c>)
 8003e24:	2201      	movs	r2, #1
 8003e26:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003e28:	f7fe f8fa 	bl	8002020 <HAL_GetTick>
 8003e2c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003e2e:	e008      	b.n	8003e42 <HAL_RCC_OscConfig+0x246>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003e30:	f7fe f8f6 	bl	8002020 <HAL_GetTick>
 8003e34:	4602      	mov	r2, r0
 8003e36:	693b      	ldr	r3, [r7, #16]
 8003e38:	1ad3      	subs	r3, r2, r3
 8003e3a:	2b02      	cmp	r3, #2
 8003e3c:	d901      	bls.n	8003e42 <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 8003e3e:	2303      	movs	r3, #3
 8003e40:	e173      	b.n	800412a <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003e42:	4b0b      	ldr	r3, [pc, #44]	@ (8003e70 <HAL_RCC_OscConfig+0x274>)
 8003e44:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003e46:	f003 0302 	and.w	r3, r3, #2
 8003e4a:	2b00      	cmp	r3, #0
 8003e4c:	d0f0      	beq.n	8003e30 <HAL_RCC_OscConfig+0x234>
 8003e4e:	e01b      	b.n	8003e88 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003e50:	4b09      	ldr	r3, [pc, #36]	@ (8003e78 <HAL_RCC_OscConfig+0x27c>)
 8003e52:	2200      	movs	r2, #0
 8003e54:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003e56:	f7fe f8e3 	bl	8002020 <HAL_GetTick>
 8003e5a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003e5c:	e00e      	b.n	8003e7c <HAL_RCC_OscConfig+0x280>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003e5e:	f7fe f8df 	bl	8002020 <HAL_GetTick>
 8003e62:	4602      	mov	r2, r0
 8003e64:	693b      	ldr	r3, [r7, #16]
 8003e66:	1ad3      	subs	r3, r2, r3
 8003e68:	2b02      	cmp	r3, #2
 8003e6a:	d907      	bls.n	8003e7c <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8003e6c:	2303      	movs	r3, #3
 8003e6e:	e15c      	b.n	800412a <HAL_RCC_OscConfig+0x52e>
 8003e70:	40023800 	.word	0x40023800
 8003e74:	42470000 	.word	0x42470000
 8003e78:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003e7c:	4b8a      	ldr	r3, [pc, #552]	@ (80040a8 <HAL_RCC_OscConfig+0x4ac>)
 8003e7e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003e80:	f003 0302 	and.w	r3, r3, #2
 8003e84:	2b00      	cmp	r3, #0
 8003e86:	d1ea      	bne.n	8003e5e <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	681b      	ldr	r3, [r3, #0]
 8003e8c:	f003 0304 	and.w	r3, r3, #4
 8003e90:	2b00      	cmp	r3, #0
 8003e92:	f000 8097 	beq.w	8003fc4 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003e96:	2300      	movs	r3, #0
 8003e98:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003e9a:	4b83      	ldr	r3, [pc, #524]	@ (80040a8 <HAL_RCC_OscConfig+0x4ac>)
 8003e9c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e9e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003ea2:	2b00      	cmp	r3, #0
 8003ea4:	d10f      	bne.n	8003ec6 <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003ea6:	2300      	movs	r3, #0
 8003ea8:	60bb      	str	r3, [r7, #8]
 8003eaa:	4b7f      	ldr	r3, [pc, #508]	@ (80040a8 <HAL_RCC_OscConfig+0x4ac>)
 8003eac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003eae:	4a7e      	ldr	r2, [pc, #504]	@ (80040a8 <HAL_RCC_OscConfig+0x4ac>)
 8003eb0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003eb4:	6413      	str	r3, [r2, #64]	@ 0x40
 8003eb6:	4b7c      	ldr	r3, [pc, #496]	@ (80040a8 <HAL_RCC_OscConfig+0x4ac>)
 8003eb8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003eba:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003ebe:	60bb      	str	r3, [r7, #8]
 8003ec0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003ec2:	2301      	movs	r3, #1
 8003ec4:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003ec6:	4b79      	ldr	r3, [pc, #484]	@ (80040ac <HAL_RCC_OscConfig+0x4b0>)
 8003ec8:	681b      	ldr	r3, [r3, #0]
 8003eca:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003ece:	2b00      	cmp	r3, #0
 8003ed0:	d118      	bne.n	8003f04 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003ed2:	4b76      	ldr	r3, [pc, #472]	@ (80040ac <HAL_RCC_OscConfig+0x4b0>)
 8003ed4:	681b      	ldr	r3, [r3, #0]
 8003ed6:	4a75      	ldr	r2, [pc, #468]	@ (80040ac <HAL_RCC_OscConfig+0x4b0>)
 8003ed8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003edc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003ede:	f7fe f89f 	bl	8002020 <HAL_GetTick>
 8003ee2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003ee4:	e008      	b.n	8003ef8 <HAL_RCC_OscConfig+0x2fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003ee6:	f7fe f89b 	bl	8002020 <HAL_GetTick>
 8003eea:	4602      	mov	r2, r0
 8003eec:	693b      	ldr	r3, [r7, #16]
 8003eee:	1ad3      	subs	r3, r2, r3
 8003ef0:	2b02      	cmp	r3, #2
 8003ef2:	d901      	bls.n	8003ef8 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8003ef4:	2303      	movs	r3, #3
 8003ef6:	e118      	b.n	800412a <HAL_RCC_OscConfig+0x52e>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003ef8:	4b6c      	ldr	r3, [pc, #432]	@ (80040ac <HAL_RCC_OscConfig+0x4b0>)
 8003efa:	681b      	ldr	r3, [r3, #0]
 8003efc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003f00:	2b00      	cmp	r3, #0
 8003f02:	d0f0      	beq.n	8003ee6 <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	689b      	ldr	r3, [r3, #8]
 8003f08:	2b01      	cmp	r3, #1
 8003f0a:	d106      	bne.n	8003f1a <HAL_RCC_OscConfig+0x31e>
 8003f0c:	4b66      	ldr	r3, [pc, #408]	@ (80040a8 <HAL_RCC_OscConfig+0x4ac>)
 8003f0e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003f10:	4a65      	ldr	r2, [pc, #404]	@ (80040a8 <HAL_RCC_OscConfig+0x4ac>)
 8003f12:	f043 0301 	orr.w	r3, r3, #1
 8003f16:	6713      	str	r3, [r2, #112]	@ 0x70
 8003f18:	e01c      	b.n	8003f54 <HAL_RCC_OscConfig+0x358>
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	689b      	ldr	r3, [r3, #8]
 8003f1e:	2b05      	cmp	r3, #5
 8003f20:	d10c      	bne.n	8003f3c <HAL_RCC_OscConfig+0x340>
 8003f22:	4b61      	ldr	r3, [pc, #388]	@ (80040a8 <HAL_RCC_OscConfig+0x4ac>)
 8003f24:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003f26:	4a60      	ldr	r2, [pc, #384]	@ (80040a8 <HAL_RCC_OscConfig+0x4ac>)
 8003f28:	f043 0304 	orr.w	r3, r3, #4
 8003f2c:	6713      	str	r3, [r2, #112]	@ 0x70
 8003f2e:	4b5e      	ldr	r3, [pc, #376]	@ (80040a8 <HAL_RCC_OscConfig+0x4ac>)
 8003f30:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003f32:	4a5d      	ldr	r2, [pc, #372]	@ (80040a8 <HAL_RCC_OscConfig+0x4ac>)
 8003f34:	f043 0301 	orr.w	r3, r3, #1
 8003f38:	6713      	str	r3, [r2, #112]	@ 0x70
 8003f3a:	e00b      	b.n	8003f54 <HAL_RCC_OscConfig+0x358>
 8003f3c:	4b5a      	ldr	r3, [pc, #360]	@ (80040a8 <HAL_RCC_OscConfig+0x4ac>)
 8003f3e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003f40:	4a59      	ldr	r2, [pc, #356]	@ (80040a8 <HAL_RCC_OscConfig+0x4ac>)
 8003f42:	f023 0301 	bic.w	r3, r3, #1
 8003f46:	6713      	str	r3, [r2, #112]	@ 0x70
 8003f48:	4b57      	ldr	r3, [pc, #348]	@ (80040a8 <HAL_RCC_OscConfig+0x4ac>)
 8003f4a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003f4c:	4a56      	ldr	r2, [pc, #344]	@ (80040a8 <HAL_RCC_OscConfig+0x4ac>)
 8003f4e:	f023 0304 	bic.w	r3, r3, #4
 8003f52:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	689b      	ldr	r3, [r3, #8]
 8003f58:	2b00      	cmp	r3, #0
 8003f5a:	d015      	beq.n	8003f88 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003f5c:	f7fe f860 	bl	8002020 <HAL_GetTick>
 8003f60:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003f62:	e00a      	b.n	8003f7a <HAL_RCC_OscConfig+0x37e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003f64:	f7fe f85c 	bl	8002020 <HAL_GetTick>
 8003f68:	4602      	mov	r2, r0
 8003f6a:	693b      	ldr	r3, [r7, #16]
 8003f6c:	1ad3      	subs	r3, r2, r3
 8003f6e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003f72:	4293      	cmp	r3, r2
 8003f74:	d901      	bls.n	8003f7a <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8003f76:	2303      	movs	r3, #3
 8003f78:	e0d7      	b.n	800412a <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003f7a:	4b4b      	ldr	r3, [pc, #300]	@ (80040a8 <HAL_RCC_OscConfig+0x4ac>)
 8003f7c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003f7e:	f003 0302 	and.w	r3, r3, #2
 8003f82:	2b00      	cmp	r3, #0
 8003f84:	d0ee      	beq.n	8003f64 <HAL_RCC_OscConfig+0x368>
 8003f86:	e014      	b.n	8003fb2 <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003f88:	f7fe f84a 	bl	8002020 <HAL_GetTick>
 8003f8c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003f8e:	e00a      	b.n	8003fa6 <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003f90:	f7fe f846 	bl	8002020 <HAL_GetTick>
 8003f94:	4602      	mov	r2, r0
 8003f96:	693b      	ldr	r3, [r7, #16]
 8003f98:	1ad3      	subs	r3, r2, r3
 8003f9a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003f9e:	4293      	cmp	r3, r2
 8003fa0:	d901      	bls.n	8003fa6 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8003fa2:	2303      	movs	r3, #3
 8003fa4:	e0c1      	b.n	800412a <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003fa6:	4b40      	ldr	r3, [pc, #256]	@ (80040a8 <HAL_RCC_OscConfig+0x4ac>)
 8003fa8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003faa:	f003 0302 	and.w	r3, r3, #2
 8003fae:	2b00      	cmp	r3, #0
 8003fb0:	d1ee      	bne.n	8003f90 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003fb2:	7dfb      	ldrb	r3, [r7, #23]
 8003fb4:	2b01      	cmp	r3, #1
 8003fb6:	d105      	bne.n	8003fc4 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003fb8:	4b3b      	ldr	r3, [pc, #236]	@ (80040a8 <HAL_RCC_OscConfig+0x4ac>)
 8003fba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003fbc:	4a3a      	ldr	r2, [pc, #232]	@ (80040a8 <HAL_RCC_OscConfig+0x4ac>)
 8003fbe:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003fc2:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	699b      	ldr	r3, [r3, #24]
 8003fc8:	2b00      	cmp	r3, #0
 8003fca:	f000 80ad 	beq.w	8004128 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003fce:	4b36      	ldr	r3, [pc, #216]	@ (80040a8 <HAL_RCC_OscConfig+0x4ac>)
 8003fd0:	689b      	ldr	r3, [r3, #8]
 8003fd2:	f003 030c 	and.w	r3, r3, #12
 8003fd6:	2b08      	cmp	r3, #8
 8003fd8:	d060      	beq.n	800409c <HAL_RCC_OscConfig+0x4a0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	699b      	ldr	r3, [r3, #24]
 8003fde:	2b02      	cmp	r3, #2
 8003fe0:	d145      	bne.n	800406e <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003fe2:	4b33      	ldr	r3, [pc, #204]	@ (80040b0 <HAL_RCC_OscConfig+0x4b4>)
 8003fe4:	2200      	movs	r2, #0
 8003fe6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003fe8:	f7fe f81a 	bl	8002020 <HAL_GetTick>
 8003fec:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003fee:	e008      	b.n	8004002 <HAL_RCC_OscConfig+0x406>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003ff0:	f7fe f816 	bl	8002020 <HAL_GetTick>
 8003ff4:	4602      	mov	r2, r0
 8003ff6:	693b      	ldr	r3, [r7, #16]
 8003ff8:	1ad3      	subs	r3, r2, r3
 8003ffa:	2b02      	cmp	r3, #2
 8003ffc:	d901      	bls.n	8004002 <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 8003ffe:	2303      	movs	r3, #3
 8004000:	e093      	b.n	800412a <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004002:	4b29      	ldr	r3, [pc, #164]	@ (80040a8 <HAL_RCC_OscConfig+0x4ac>)
 8004004:	681b      	ldr	r3, [r3, #0]
 8004006:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800400a:	2b00      	cmp	r3, #0
 800400c:	d1f0      	bne.n	8003ff0 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	69da      	ldr	r2, [r3, #28]
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	6a1b      	ldr	r3, [r3, #32]
 8004016:	431a      	orrs	r2, r3
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800401c:	019b      	lsls	r3, r3, #6
 800401e:	431a      	orrs	r2, r3
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004024:	085b      	lsrs	r3, r3, #1
 8004026:	3b01      	subs	r3, #1
 8004028:	041b      	lsls	r3, r3, #16
 800402a:	431a      	orrs	r2, r3
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004030:	061b      	lsls	r3, r3, #24
 8004032:	431a      	orrs	r2, r3
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004038:	071b      	lsls	r3, r3, #28
 800403a:	491b      	ldr	r1, [pc, #108]	@ (80040a8 <HAL_RCC_OscConfig+0x4ac>)
 800403c:	4313      	orrs	r3, r2
 800403e:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004040:	4b1b      	ldr	r3, [pc, #108]	@ (80040b0 <HAL_RCC_OscConfig+0x4b4>)
 8004042:	2201      	movs	r2, #1
 8004044:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004046:	f7fd ffeb 	bl	8002020 <HAL_GetTick>
 800404a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800404c:	e008      	b.n	8004060 <HAL_RCC_OscConfig+0x464>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800404e:	f7fd ffe7 	bl	8002020 <HAL_GetTick>
 8004052:	4602      	mov	r2, r0
 8004054:	693b      	ldr	r3, [r7, #16]
 8004056:	1ad3      	subs	r3, r2, r3
 8004058:	2b02      	cmp	r3, #2
 800405a:	d901      	bls.n	8004060 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 800405c:	2303      	movs	r3, #3
 800405e:	e064      	b.n	800412a <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004060:	4b11      	ldr	r3, [pc, #68]	@ (80040a8 <HAL_RCC_OscConfig+0x4ac>)
 8004062:	681b      	ldr	r3, [r3, #0]
 8004064:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004068:	2b00      	cmp	r3, #0
 800406a:	d0f0      	beq.n	800404e <HAL_RCC_OscConfig+0x452>
 800406c:	e05c      	b.n	8004128 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800406e:	4b10      	ldr	r3, [pc, #64]	@ (80040b0 <HAL_RCC_OscConfig+0x4b4>)
 8004070:	2200      	movs	r2, #0
 8004072:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004074:	f7fd ffd4 	bl	8002020 <HAL_GetTick>
 8004078:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800407a:	e008      	b.n	800408e <HAL_RCC_OscConfig+0x492>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800407c:	f7fd ffd0 	bl	8002020 <HAL_GetTick>
 8004080:	4602      	mov	r2, r0
 8004082:	693b      	ldr	r3, [r7, #16]
 8004084:	1ad3      	subs	r3, r2, r3
 8004086:	2b02      	cmp	r3, #2
 8004088:	d901      	bls.n	800408e <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 800408a:	2303      	movs	r3, #3
 800408c:	e04d      	b.n	800412a <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800408e:	4b06      	ldr	r3, [pc, #24]	@ (80040a8 <HAL_RCC_OscConfig+0x4ac>)
 8004090:	681b      	ldr	r3, [r3, #0]
 8004092:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004096:	2b00      	cmp	r3, #0
 8004098:	d1f0      	bne.n	800407c <HAL_RCC_OscConfig+0x480>
 800409a:	e045      	b.n	8004128 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	699b      	ldr	r3, [r3, #24]
 80040a0:	2b01      	cmp	r3, #1
 80040a2:	d107      	bne.n	80040b4 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 80040a4:	2301      	movs	r3, #1
 80040a6:	e040      	b.n	800412a <HAL_RCC_OscConfig+0x52e>
 80040a8:	40023800 	.word	0x40023800
 80040ac:	40007000 	.word	0x40007000
 80040b0:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80040b4:	4b1f      	ldr	r3, [pc, #124]	@ (8004134 <HAL_RCC_OscConfig+0x538>)
 80040b6:	685b      	ldr	r3, [r3, #4]
 80040b8:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	699b      	ldr	r3, [r3, #24]
 80040be:	2b01      	cmp	r3, #1
 80040c0:	d030      	beq.n	8004124 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80040c2:	68fb      	ldr	r3, [r7, #12]
 80040c4:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80040cc:	429a      	cmp	r2, r3
 80040ce:	d129      	bne.n	8004124 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80040d0:	68fb      	ldr	r3, [r7, #12]
 80040d2:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80040da:	429a      	cmp	r2, r3
 80040dc:	d122      	bne.n	8004124 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80040de:	68fa      	ldr	r2, [r7, #12]
 80040e0:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80040e4:	4013      	ands	r3, r2
 80040e6:	687a      	ldr	r2, [r7, #4]
 80040e8:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80040ea:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80040ec:	4293      	cmp	r3, r2
 80040ee:	d119      	bne.n	8004124 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80040f0:	68fb      	ldr	r3, [r7, #12]
 80040f2:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80040fa:	085b      	lsrs	r3, r3, #1
 80040fc:	3b01      	subs	r3, #1
 80040fe:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004100:	429a      	cmp	r2, r3
 8004102:	d10f      	bne.n	8004124 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004104:	68fb      	ldr	r3, [r7, #12]
 8004106:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800410e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004110:	429a      	cmp	r2, r3
 8004112:	d107      	bne.n	8004124 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8004114:	68fb      	ldr	r3, [r7, #12]
 8004116:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800411e:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004120:	429a      	cmp	r2, r3
 8004122:	d001      	beq.n	8004128 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8004124:	2301      	movs	r3, #1
 8004126:	e000      	b.n	800412a <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8004128:	2300      	movs	r3, #0
}
 800412a:	4618      	mov	r0, r3
 800412c:	3718      	adds	r7, #24
 800412e:	46bd      	mov	sp, r7
 8004130:	bd80      	pop	{r7, pc}
 8004132:	bf00      	nop
 8004134:	40023800 	.word	0x40023800

08004138 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004138:	b580      	push	{r7, lr}
 800413a:	b082      	sub	sp, #8
 800413c:	af00      	add	r7, sp, #0
 800413e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	2b00      	cmp	r3, #0
 8004144:	d101      	bne.n	800414a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004146:	2301      	movs	r3, #1
 8004148:	e041      	b.n	80041ce <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004150:	b2db      	uxtb	r3, r3
 8004152:	2b00      	cmp	r3, #0
 8004154:	d106      	bne.n	8004164 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	2200      	movs	r2, #0
 800415a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800415e:	6878      	ldr	r0, [r7, #4]
 8004160:	f7fd fb60 	bl	8001824 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	2202      	movs	r2, #2
 8004168:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	681a      	ldr	r2, [r3, #0]
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	3304      	adds	r3, #4
 8004174:	4619      	mov	r1, r3
 8004176:	4610      	mov	r0, r2
 8004178:	f000 fc62 	bl	8004a40 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	2201      	movs	r2, #1
 8004180:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	2201      	movs	r2, #1
 8004188:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	2201      	movs	r2, #1
 8004190:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	2201      	movs	r2, #1
 8004198:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	2201      	movs	r2, #1
 80041a0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	2201      	movs	r2, #1
 80041a8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	2201      	movs	r2, #1
 80041b0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	2201      	movs	r2, #1
 80041b8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	2201      	movs	r2, #1
 80041c0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	2201      	movs	r2, #1
 80041c8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80041cc:	2300      	movs	r3, #0
}
 80041ce:	4618      	mov	r0, r3
 80041d0:	3708      	adds	r7, #8
 80041d2:	46bd      	mov	sp, r7
 80041d4:	bd80      	pop	{r7, pc}
	...

080041d8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80041d8:	b480      	push	{r7}
 80041da:	b085      	sub	sp, #20
 80041dc:	af00      	add	r7, sp, #0
 80041de:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80041e6:	b2db      	uxtb	r3, r3
 80041e8:	2b01      	cmp	r3, #1
 80041ea:	d001      	beq.n	80041f0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80041ec:	2301      	movs	r3, #1
 80041ee:	e04e      	b.n	800428e <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	2202      	movs	r2, #2
 80041f4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	681b      	ldr	r3, [r3, #0]
 80041fc:	68da      	ldr	r2, [r3, #12]
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	681b      	ldr	r3, [r3, #0]
 8004202:	f042 0201 	orr.w	r2, r2, #1
 8004206:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	681b      	ldr	r3, [r3, #0]
 800420c:	4a23      	ldr	r2, [pc, #140]	@ (800429c <HAL_TIM_Base_Start_IT+0xc4>)
 800420e:	4293      	cmp	r3, r2
 8004210:	d022      	beq.n	8004258 <HAL_TIM_Base_Start_IT+0x80>
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	681b      	ldr	r3, [r3, #0]
 8004216:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800421a:	d01d      	beq.n	8004258 <HAL_TIM_Base_Start_IT+0x80>
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	681b      	ldr	r3, [r3, #0]
 8004220:	4a1f      	ldr	r2, [pc, #124]	@ (80042a0 <HAL_TIM_Base_Start_IT+0xc8>)
 8004222:	4293      	cmp	r3, r2
 8004224:	d018      	beq.n	8004258 <HAL_TIM_Base_Start_IT+0x80>
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	681b      	ldr	r3, [r3, #0]
 800422a:	4a1e      	ldr	r2, [pc, #120]	@ (80042a4 <HAL_TIM_Base_Start_IT+0xcc>)
 800422c:	4293      	cmp	r3, r2
 800422e:	d013      	beq.n	8004258 <HAL_TIM_Base_Start_IT+0x80>
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	681b      	ldr	r3, [r3, #0]
 8004234:	4a1c      	ldr	r2, [pc, #112]	@ (80042a8 <HAL_TIM_Base_Start_IT+0xd0>)
 8004236:	4293      	cmp	r3, r2
 8004238:	d00e      	beq.n	8004258 <HAL_TIM_Base_Start_IT+0x80>
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	681b      	ldr	r3, [r3, #0]
 800423e:	4a1b      	ldr	r2, [pc, #108]	@ (80042ac <HAL_TIM_Base_Start_IT+0xd4>)
 8004240:	4293      	cmp	r3, r2
 8004242:	d009      	beq.n	8004258 <HAL_TIM_Base_Start_IT+0x80>
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	681b      	ldr	r3, [r3, #0]
 8004248:	4a19      	ldr	r2, [pc, #100]	@ (80042b0 <HAL_TIM_Base_Start_IT+0xd8>)
 800424a:	4293      	cmp	r3, r2
 800424c:	d004      	beq.n	8004258 <HAL_TIM_Base_Start_IT+0x80>
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	681b      	ldr	r3, [r3, #0]
 8004252:	4a18      	ldr	r2, [pc, #96]	@ (80042b4 <HAL_TIM_Base_Start_IT+0xdc>)
 8004254:	4293      	cmp	r3, r2
 8004256:	d111      	bne.n	800427c <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	681b      	ldr	r3, [r3, #0]
 800425c:	689b      	ldr	r3, [r3, #8]
 800425e:	f003 0307 	and.w	r3, r3, #7
 8004262:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004264:	68fb      	ldr	r3, [r7, #12]
 8004266:	2b06      	cmp	r3, #6
 8004268:	d010      	beq.n	800428c <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	681b      	ldr	r3, [r3, #0]
 800426e:	681a      	ldr	r2, [r3, #0]
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	681b      	ldr	r3, [r3, #0]
 8004274:	f042 0201 	orr.w	r2, r2, #1
 8004278:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800427a:	e007      	b.n	800428c <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	681b      	ldr	r3, [r3, #0]
 8004280:	681a      	ldr	r2, [r3, #0]
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	681b      	ldr	r3, [r3, #0]
 8004286:	f042 0201 	orr.w	r2, r2, #1
 800428a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800428c:	2300      	movs	r3, #0
}
 800428e:	4618      	mov	r0, r3
 8004290:	3714      	adds	r7, #20
 8004292:	46bd      	mov	sp, r7
 8004294:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004298:	4770      	bx	lr
 800429a:	bf00      	nop
 800429c:	40010000 	.word	0x40010000
 80042a0:	40000400 	.word	0x40000400
 80042a4:	40000800 	.word	0x40000800
 80042a8:	40000c00 	.word	0x40000c00
 80042ac:	40010400 	.word	0x40010400
 80042b0:	40014000 	.word	0x40014000
 80042b4:	40001800 	.word	0x40001800

080042b8 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80042b8:	b580      	push	{r7, lr}
 80042ba:	b082      	sub	sp, #8
 80042bc:	af00      	add	r7, sp, #0
 80042be:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	2b00      	cmp	r3, #0
 80042c4:	d101      	bne.n	80042ca <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80042c6:	2301      	movs	r3, #1
 80042c8:	e041      	b.n	800434e <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80042d0:	b2db      	uxtb	r3, r3
 80042d2:	2b00      	cmp	r3, #0
 80042d4:	d106      	bne.n	80042e4 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	2200      	movs	r2, #0
 80042da:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80042de:	6878      	ldr	r0, [r7, #4]
 80042e0:	f000 f839 	bl	8004356 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	2202      	movs	r2, #2
 80042e8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	681a      	ldr	r2, [r3, #0]
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	3304      	adds	r3, #4
 80042f4:	4619      	mov	r1, r3
 80042f6:	4610      	mov	r0, r2
 80042f8:	f000 fba2 	bl	8004a40 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	2201      	movs	r2, #1
 8004300:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	2201      	movs	r2, #1
 8004308:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	2201      	movs	r2, #1
 8004310:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	2201      	movs	r2, #1
 8004318:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	2201      	movs	r2, #1
 8004320:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	2201      	movs	r2, #1
 8004328:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	2201      	movs	r2, #1
 8004330:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	2201      	movs	r2, #1
 8004338:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	2201      	movs	r2, #1
 8004340:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	2201      	movs	r2, #1
 8004348:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800434c:	2300      	movs	r3, #0
}
 800434e:	4618      	mov	r0, r3
 8004350:	3708      	adds	r7, #8
 8004352:	46bd      	mov	sp, r7
 8004354:	bd80      	pop	{r7, pc}

08004356 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8004356:	b480      	push	{r7}
 8004358:	b083      	sub	sp, #12
 800435a:	af00      	add	r7, sp, #0
 800435c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800435e:	bf00      	nop
 8004360:	370c      	adds	r7, #12
 8004362:	46bd      	mov	sp, r7
 8004364:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004368:	4770      	bx	lr
	...

0800436c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800436c:	b580      	push	{r7, lr}
 800436e:	b084      	sub	sp, #16
 8004370:	af00      	add	r7, sp, #0
 8004372:	6078      	str	r0, [r7, #4]
 8004374:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8004376:	683b      	ldr	r3, [r7, #0]
 8004378:	2b00      	cmp	r3, #0
 800437a:	d109      	bne.n	8004390 <HAL_TIM_PWM_Start+0x24>
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004382:	b2db      	uxtb	r3, r3
 8004384:	2b01      	cmp	r3, #1
 8004386:	bf14      	ite	ne
 8004388:	2301      	movne	r3, #1
 800438a:	2300      	moveq	r3, #0
 800438c:	b2db      	uxtb	r3, r3
 800438e:	e022      	b.n	80043d6 <HAL_TIM_PWM_Start+0x6a>
 8004390:	683b      	ldr	r3, [r7, #0]
 8004392:	2b04      	cmp	r3, #4
 8004394:	d109      	bne.n	80043aa <HAL_TIM_PWM_Start+0x3e>
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800439c:	b2db      	uxtb	r3, r3
 800439e:	2b01      	cmp	r3, #1
 80043a0:	bf14      	ite	ne
 80043a2:	2301      	movne	r3, #1
 80043a4:	2300      	moveq	r3, #0
 80043a6:	b2db      	uxtb	r3, r3
 80043a8:	e015      	b.n	80043d6 <HAL_TIM_PWM_Start+0x6a>
 80043aa:	683b      	ldr	r3, [r7, #0]
 80043ac:	2b08      	cmp	r3, #8
 80043ae:	d109      	bne.n	80043c4 <HAL_TIM_PWM_Start+0x58>
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80043b6:	b2db      	uxtb	r3, r3
 80043b8:	2b01      	cmp	r3, #1
 80043ba:	bf14      	ite	ne
 80043bc:	2301      	movne	r3, #1
 80043be:	2300      	moveq	r3, #0
 80043c0:	b2db      	uxtb	r3, r3
 80043c2:	e008      	b.n	80043d6 <HAL_TIM_PWM_Start+0x6a>
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80043ca:	b2db      	uxtb	r3, r3
 80043cc:	2b01      	cmp	r3, #1
 80043ce:	bf14      	ite	ne
 80043d0:	2301      	movne	r3, #1
 80043d2:	2300      	moveq	r3, #0
 80043d4:	b2db      	uxtb	r3, r3
 80043d6:	2b00      	cmp	r3, #0
 80043d8:	d001      	beq.n	80043de <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 80043da:	2301      	movs	r3, #1
 80043dc:	e07c      	b.n	80044d8 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80043de:	683b      	ldr	r3, [r7, #0]
 80043e0:	2b00      	cmp	r3, #0
 80043e2:	d104      	bne.n	80043ee <HAL_TIM_PWM_Start+0x82>
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	2202      	movs	r2, #2
 80043e8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80043ec:	e013      	b.n	8004416 <HAL_TIM_PWM_Start+0xaa>
 80043ee:	683b      	ldr	r3, [r7, #0]
 80043f0:	2b04      	cmp	r3, #4
 80043f2:	d104      	bne.n	80043fe <HAL_TIM_PWM_Start+0x92>
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	2202      	movs	r2, #2
 80043f8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80043fc:	e00b      	b.n	8004416 <HAL_TIM_PWM_Start+0xaa>
 80043fe:	683b      	ldr	r3, [r7, #0]
 8004400:	2b08      	cmp	r3, #8
 8004402:	d104      	bne.n	800440e <HAL_TIM_PWM_Start+0xa2>
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	2202      	movs	r2, #2
 8004408:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800440c:	e003      	b.n	8004416 <HAL_TIM_PWM_Start+0xaa>
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	2202      	movs	r2, #2
 8004412:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	681b      	ldr	r3, [r3, #0]
 800441a:	2201      	movs	r2, #1
 800441c:	6839      	ldr	r1, [r7, #0]
 800441e:	4618      	mov	r0, r3
 8004420:	f000 fdfe 	bl	8005020 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	681b      	ldr	r3, [r3, #0]
 8004428:	4a2d      	ldr	r2, [pc, #180]	@ (80044e0 <HAL_TIM_PWM_Start+0x174>)
 800442a:	4293      	cmp	r3, r2
 800442c:	d004      	beq.n	8004438 <HAL_TIM_PWM_Start+0xcc>
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	681b      	ldr	r3, [r3, #0]
 8004432:	4a2c      	ldr	r2, [pc, #176]	@ (80044e4 <HAL_TIM_PWM_Start+0x178>)
 8004434:	4293      	cmp	r3, r2
 8004436:	d101      	bne.n	800443c <HAL_TIM_PWM_Start+0xd0>
 8004438:	2301      	movs	r3, #1
 800443a:	e000      	b.n	800443e <HAL_TIM_PWM_Start+0xd2>
 800443c:	2300      	movs	r3, #0
 800443e:	2b00      	cmp	r3, #0
 8004440:	d007      	beq.n	8004452 <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	681b      	ldr	r3, [r3, #0]
 8004446:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	681b      	ldr	r3, [r3, #0]
 800444c:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004450:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	681b      	ldr	r3, [r3, #0]
 8004456:	4a22      	ldr	r2, [pc, #136]	@ (80044e0 <HAL_TIM_PWM_Start+0x174>)
 8004458:	4293      	cmp	r3, r2
 800445a:	d022      	beq.n	80044a2 <HAL_TIM_PWM_Start+0x136>
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	681b      	ldr	r3, [r3, #0]
 8004460:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004464:	d01d      	beq.n	80044a2 <HAL_TIM_PWM_Start+0x136>
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	681b      	ldr	r3, [r3, #0]
 800446a:	4a1f      	ldr	r2, [pc, #124]	@ (80044e8 <HAL_TIM_PWM_Start+0x17c>)
 800446c:	4293      	cmp	r3, r2
 800446e:	d018      	beq.n	80044a2 <HAL_TIM_PWM_Start+0x136>
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	681b      	ldr	r3, [r3, #0]
 8004474:	4a1d      	ldr	r2, [pc, #116]	@ (80044ec <HAL_TIM_PWM_Start+0x180>)
 8004476:	4293      	cmp	r3, r2
 8004478:	d013      	beq.n	80044a2 <HAL_TIM_PWM_Start+0x136>
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	681b      	ldr	r3, [r3, #0]
 800447e:	4a1c      	ldr	r2, [pc, #112]	@ (80044f0 <HAL_TIM_PWM_Start+0x184>)
 8004480:	4293      	cmp	r3, r2
 8004482:	d00e      	beq.n	80044a2 <HAL_TIM_PWM_Start+0x136>
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	681b      	ldr	r3, [r3, #0]
 8004488:	4a16      	ldr	r2, [pc, #88]	@ (80044e4 <HAL_TIM_PWM_Start+0x178>)
 800448a:	4293      	cmp	r3, r2
 800448c:	d009      	beq.n	80044a2 <HAL_TIM_PWM_Start+0x136>
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	681b      	ldr	r3, [r3, #0]
 8004492:	4a18      	ldr	r2, [pc, #96]	@ (80044f4 <HAL_TIM_PWM_Start+0x188>)
 8004494:	4293      	cmp	r3, r2
 8004496:	d004      	beq.n	80044a2 <HAL_TIM_PWM_Start+0x136>
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	681b      	ldr	r3, [r3, #0]
 800449c:	4a16      	ldr	r2, [pc, #88]	@ (80044f8 <HAL_TIM_PWM_Start+0x18c>)
 800449e:	4293      	cmp	r3, r2
 80044a0:	d111      	bne.n	80044c6 <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	681b      	ldr	r3, [r3, #0]
 80044a6:	689b      	ldr	r3, [r3, #8]
 80044a8:	f003 0307 	and.w	r3, r3, #7
 80044ac:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80044ae:	68fb      	ldr	r3, [r7, #12]
 80044b0:	2b06      	cmp	r3, #6
 80044b2:	d010      	beq.n	80044d6 <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	681b      	ldr	r3, [r3, #0]
 80044b8:	681a      	ldr	r2, [r3, #0]
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	681b      	ldr	r3, [r3, #0]
 80044be:	f042 0201 	orr.w	r2, r2, #1
 80044c2:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80044c4:	e007      	b.n	80044d6 <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	681b      	ldr	r3, [r3, #0]
 80044ca:	681a      	ldr	r2, [r3, #0]
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	681b      	ldr	r3, [r3, #0]
 80044d0:	f042 0201 	orr.w	r2, r2, #1
 80044d4:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80044d6:	2300      	movs	r3, #0
}
 80044d8:	4618      	mov	r0, r3
 80044da:	3710      	adds	r7, #16
 80044dc:	46bd      	mov	sp, r7
 80044de:	bd80      	pop	{r7, pc}
 80044e0:	40010000 	.word	0x40010000
 80044e4:	40010400 	.word	0x40010400
 80044e8:	40000400 	.word	0x40000400
 80044ec:	40000800 	.word	0x40000800
 80044f0:	40000c00 	.word	0x40000c00
 80044f4:	40014000 	.word	0x40014000
 80044f8:	40001800 	.word	0x40001800

080044fc <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80044fc:	b580      	push	{r7, lr}
 80044fe:	b084      	sub	sp, #16
 8004500:	af00      	add	r7, sp, #0
 8004502:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	681b      	ldr	r3, [r3, #0]
 8004508:	68db      	ldr	r3, [r3, #12]
 800450a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	681b      	ldr	r3, [r3, #0]
 8004510:	691b      	ldr	r3, [r3, #16]
 8004512:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8004514:	68bb      	ldr	r3, [r7, #8]
 8004516:	f003 0302 	and.w	r3, r3, #2
 800451a:	2b00      	cmp	r3, #0
 800451c:	d020      	beq.n	8004560 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800451e:	68fb      	ldr	r3, [r7, #12]
 8004520:	f003 0302 	and.w	r3, r3, #2
 8004524:	2b00      	cmp	r3, #0
 8004526:	d01b      	beq.n	8004560 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	681b      	ldr	r3, [r3, #0]
 800452c:	f06f 0202 	mvn.w	r2, #2
 8004530:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	2201      	movs	r2, #1
 8004536:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	681b      	ldr	r3, [r3, #0]
 800453c:	699b      	ldr	r3, [r3, #24]
 800453e:	f003 0303 	and.w	r3, r3, #3
 8004542:	2b00      	cmp	r3, #0
 8004544:	d003      	beq.n	800454e <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004546:	6878      	ldr	r0, [r7, #4]
 8004548:	f000 fa5b 	bl	8004a02 <HAL_TIM_IC_CaptureCallback>
 800454c:	e005      	b.n	800455a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800454e:	6878      	ldr	r0, [r7, #4]
 8004550:	f000 fa4d 	bl	80049ee <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004554:	6878      	ldr	r0, [r7, #4]
 8004556:	f000 fa5e 	bl	8004a16 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	2200      	movs	r2, #0
 800455e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8004560:	68bb      	ldr	r3, [r7, #8]
 8004562:	f003 0304 	and.w	r3, r3, #4
 8004566:	2b00      	cmp	r3, #0
 8004568:	d020      	beq.n	80045ac <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800456a:	68fb      	ldr	r3, [r7, #12]
 800456c:	f003 0304 	and.w	r3, r3, #4
 8004570:	2b00      	cmp	r3, #0
 8004572:	d01b      	beq.n	80045ac <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	681b      	ldr	r3, [r3, #0]
 8004578:	f06f 0204 	mvn.w	r2, #4
 800457c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	2202      	movs	r2, #2
 8004582:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	681b      	ldr	r3, [r3, #0]
 8004588:	699b      	ldr	r3, [r3, #24]
 800458a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800458e:	2b00      	cmp	r3, #0
 8004590:	d003      	beq.n	800459a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004592:	6878      	ldr	r0, [r7, #4]
 8004594:	f000 fa35 	bl	8004a02 <HAL_TIM_IC_CaptureCallback>
 8004598:	e005      	b.n	80045a6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800459a:	6878      	ldr	r0, [r7, #4]
 800459c:	f000 fa27 	bl	80049ee <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80045a0:	6878      	ldr	r0, [r7, #4]
 80045a2:	f000 fa38 	bl	8004a16 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	2200      	movs	r2, #0
 80045aa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80045ac:	68bb      	ldr	r3, [r7, #8]
 80045ae:	f003 0308 	and.w	r3, r3, #8
 80045b2:	2b00      	cmp	r3, #0
 80045b4:	d020      	beq.n	80045f8 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80045b6:	68fb      	ldr	r3, [r7, #12]
 80045b8:	f003 0308 	and.w	r3, r3, #8
 80045bc:	2b00      	cmp	r3, #0
 80045be:	d01b      	beq.n	80045f8 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	681b      	ldr	r3, [r3, #0]
 80045c4:	f06f 0208 	mvn.w	r2, #8
 80045c8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	2204      	movs	r2, #4
 80045ce:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	681b      	ldr	r3, [r3, #0]
 80045d4:	69db      	ldr	r3, [r3, #28]
 80045d6:	f003 0303 	and.w	r3, r3, #3
 80045da:	2b00      	cmp	r3, #0
 80045dc:	d003      	beq.n	80045e6 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80045de:	6878      	ldr	r0, [r7, #4]
 80045e0:	f000 fa0f 	bl	8004a02 <HAL_TIM_IC_CaptureCallback>
 80045e4:	e005      	b.n	80045f2 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80045e6:	6878      	ldr	r0, [r7, #4]
 80045e8:	f000 fa01 	bl	80049ee <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80045ec:	6878      	ldr	r0, [r7, #4]
 80045ee:	f000 fa12 	bl	8004a16 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	2200      	movs	r2, #0
 80045f6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80045f8:	68bb      	ldr	r3, [r7, #8]
 80045fa:	f003 0310 	and.w	r3, r3, #16
 80045fe:	2b00      	cmp	r3, #0
 8004600:	d020      	beq.n	8004644 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8004602:	68fb      	ldr	r3, [r7, #12]
 8004604:	f003 0310 	and.w	r3, r3, #16
 8004608:	2b00      	cmp	r3, #0
 800460a:	d01b      	beq.n	8004644 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	681b      	ldr	r3, [r3, #0]
 8004610:	f06f 0210 	mvn.w	r2, #16
 8004614:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	2208      	movs	r2, #8
 800461a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	681b      	ldr	r3, [r3, #0]
 8004620:	69db      	ldr	r3, [r3, #28]
 8004622:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004626:	2b00      	cmp	r3, #0
 8004628:	d003      	beq.n	8004632 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800462a:	6878      	ldr	r0, [r7, #4]
 800462c:	f000 f9e9 	bl	8004a02 <HAL_TIM_IC_CaptureCallback>
 8004630:	e005      	b.n	800463e <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004632:	6878      	ldr	r0, [r7, #4]
 8004634:	f000 f9db 	bl	80049ee <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004638:	6878      	ldr	r0, [r7, #4]
 800463a:	f000 f9ec 	bl	8004a16 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	2200      	movs	r2, #0
 8004642:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8004644:	68bb      	ldr	r3, [r7, #8]
 8004646:	f003 0301 	and.w	r3, r3, #1
 800464a:	2b00      	cmp	r3, #0
 800464c:	d00c      	beq.n	8004668 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800464e:	68fb      	ldr	r3, [r7, #12]
 8004650:	f003 0301 	and.w	r3, r3, #1
 8004654:	2b00      	cmp	r3, #0
 8004656:	d007      	beq.n	8004668 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	681b      	ldr	r3, [r3, #0]
 800465c:	f06f 0201 	mvn.w	r2, #1
 8004660:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004662:	6878      	ldr	r0, [r7, #4]
 8004664:	f7fd f852 	bl	800170c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8004668:	68bb      	ldr	r3, [r7, #8]
 800466a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800466e:	2b00      	cmp	r3, #0
 8004670:	d00c      	beq.n	800468c <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004672:	68fb      	ldr	r3, [r7, #12]
 8004674:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004678:	2b00      	cmp	r3, #0
 800467a:	d007      	beq.n	800468c <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	681b      	ldr	r3, [r3, #0]
 8004680:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8004684:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004686:	6878      	ldr	r0, [r7, #4]
 8004688:	f000 fd76 	bl	8005178 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800468c:	68bb      	ldr	r3, [r7, #8]
 800468e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004692:	2b00      	cmp	r3, #0
 8004694:	d00c      	beq.n	80046b0 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8004696:	68fb      	ldr	r3, [r7, #12]
 8004698:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800469c:	2b00      	cmp	r3, #0
 800469e:	d007      	beq.n	80046b0 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	681b      	ldr	r3, [r3, #0]
 80046a4:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80046a8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80046aa:	6878      	ldr	r0, [r7, #4]
 80046ac:	f000 f9bd 	bl	8004a2a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80046b0:	68bb      	ldr	r3, [r7, #8]
 80046b2:	f003 0320 	and.w	r3, r3, #32
 80046b6:	2b00      	cmp	r3, #0
 80046b8:	d00c      	beq.n	80046d4 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80046ba:	68fb      	ldr	r3, [r7, #12]
 80046bc:	f003 0320 	and.w	r3, r3, #32
 80046c0:	2b00      	cmp	r3, #0
 80046c2:	d007      	beq.n	80046d4 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	681b      	ldr	r3, [r3, #0]
 80046c8:	f06f 0220 	mvn.w	r2, #32
 80046cc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80046ce:	6878      	ldr	r0, [r7, #4]
 80046d0:	f000 fd48 	bl	8005164 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80046d4:	bf00      	nop
 80046d6:	3710      	adds	r7, #16
 80046d8:	46bd      	mov	sp, r7
 80046da:	bd80      	pop	{r7, pc}

080046dc <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80046dc:	b580      	push	{r7, lr}
 80046de:	b086      	sub	sp, #24
 80046e0:	af00      	add	r7, sp, #0
 80046e2:	60f8      	str	r0, [r7, #12]
 80046e4:	60b9      	str	r1, [r7, #8]
 80046e6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80046e8:	2300      	movs	r3, #0
 80046ea:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80046ec:	68fb      	ldr	r3, [r7, #12]
 80046ee:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80046f2:	2b01      	cmp	r3, #1
 80046f4:	d101      	bne.n	80046fa <HAL_TIM_PWM_ConfigChannel+0x1e>
 80046f6:	2302      	movs	r3, #2
 80046f8:	e0ae      	b.n	8004858 <HAL_TIM_PWM_ConfigChannel+0x17c>
 80046fa:	68fb      	ldr	r3, [r7, #12]
 80046fc:	2201      	movs	r2, #1
 80046fe:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	2b0c      	cmp	r3, #12
 8004706:	f200 809f 	bhi.w	8004848 <HAL_TIM_PWM_ConfigChannel+0x16c>
 800470a:	a201      	add	r2, pc, #4	@ (adr r2, 8004710 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800470c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004710:	08004745 	.word	0x08004745
 8004714:	08004849 	.word	0x08004849
 8004718:	08004849 	.word	0x08004849
 800471c:	08004849 	.word	0x08004849
 8004720:	08004785 	.word	0x08004785
 8004724:	08004849 	.word	0x08004849
 8004728:	08004849 	.word	0x08004849
 800472c:	08004849 	.word	0x08004849
 8004730:	080047c7 	.word	0x080047c7
 8004734:	08004849 	.word	0x08004849
 8004738:	08004849 	.word	0x08004849
 800473c:	08004849 	.word	0x08004849
 8004740:	08004807 	.word	0x08004807
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004744:	68fb      	ldr	r3, [r7, #12]
 8004746:	681b      	ldr	r3, [r3, #0]
 8004748:	68b9      	ldr	r1, [r7, #8]
 800474a:	4618      	mov	r0, r3
 800474c:	f000 fa1e 	bl	8004b8c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004750:	68fb      	ldr	r3, [r7, #12]
 8004752:	681b      	ldr	r3, [r3, #0]
 8004754:	699a      	ldr	r2, [r3, #24]
 8004756:	68fb      	ldr	r3, [r7, #12]
 8004758:	681b      	ldr	r3, [r3, #0]
 800475a:	f042 0208 	orr.w	r2, r2, #8
 800475e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004760:	68fb      	ldr	r3, [r7, #12]
 8004762:	681b      	ldr	r3, [r3, #0]
 8004764:	699a      	ldr	r2, [r3, #24]
 8004766:	68fb      	ldr	r3, [r7, #12]
 8004768:	681b      	ldr	r3, [r3, #0]
 800476a:	f022 0204 	bic.w	r2, r2, #4
 800476e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004770:	68fb      	ldr	r3, [r7, #12]
 8004772:	681b      	ldr	r3, [r3, #0]
 8004774:	6999      	ldr	r1, [r3, #24]
 8004776:	68bb      	ldr	r3, [r7, #8]
 8004778:	691a      	ldr	r2, [r3, #16]
 800477a:	68fb      	ldr	r3, [r7, #12]
 800477c:	681b      	ldr	r3, [r3, #0]
 800477e:	430a      	orrs	r2, r1
 8004780:	619a      	str	r2, [r3, #24]
      break;
 8004782:	e064      	b.n	800484e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004784:	68fb      	ldr	r3, [r7, #12]
 8004786:	681b      	ldr	r3, [r3, #0]
 8004788:	68b9      	ldr	r1, [r7, #8]
 800478a:	4618      	mov	r0, r3
 800478c:	f000 fa6e 	bl	8004c6c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004790:	68fb      	ldr	r3, [r7, #12]
 8004792:	681b      	ldr	r3, [r3, #0]
 8004794:	699a      	ldr	r2, [r3, #24]
 8004796:	68fb      	ldr	r3, [r7, #12]
 8004798:	681b      	ldr	r3, [r3, #0]
 800479a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800479e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80047a0:	68fb      	ldr	r3, [r7, #12]
 80047a2:	681b      	ldr	r3, [r3, #0]
 80047a4:	699a      	ldr	r2, [r3, #24]
 80047a6:	68fb      	ldr	r3, [r7, #12]
 80047a8:	681b      	ldr	r3, [r3, #0]
 80047aa:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80047ae:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80047b0:	68fb      	ldr	r3, [r7, #12]
 80047b2:	681b      	ldr	r3, [r3, #0]
 80047b4:	6999      	ldr	r1, [r3, #24]
 80047b6:	68bb      	ldr	r3, [r7, #8]
 80047b8:	691b      	ldr	r3, [r3, #16]
 80047ba:	021a      	lsls	r2, r3, #8
 80047bc:	68fb      	ldr	r3, [r7, #12]
 80047be:	681b      	ldr	r3, [r3, #0]
 80047c0:	430a      	orrs	r2, r1
 80047c2:	619a      	str	r2, [r3, #24]
      break;
 80047c4:	e043      	b.n	800484e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80047c6:	68fb      	ldr	r3, [r7, #12]
 80047c8:	681b      	ldr	r3, [r3, #0]
 80047ca:	68b9      	ldr	r1, [r7, #8]
 80047cc:	4618      	mov	r0, r3
 80047ce:	f000 fac3 	bl	8004d58 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80047d2:	68fb      	ldr	r3, [r7, #12]
 80047d4:	681b      	ldr	r3, [r3, #0]
 80047d6:	69da      	ldr	r2, [r3, #28]
 80047d8:	68fb      	ldr	r3, [r7, #12]
 80047da:	681b      	ldr	r3, [r3, #0]
 80047dc:	f042 0208 	orr.w	r2, r2, #8
 80047e0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80047e2:	68fb      	ldr	r3, [r7, #12]
 80047e4:	681b      	ldr	r3, [r3, #0]
 80047e6:	69da      	ldr	r2, [r3, #28]
 80047e8:	68fb      	ldr	r3, [r7, #12]
 80047ea:	681b      	ldr	r3, [r3, #0]
 80047ec:	f022 0204 	bic.w	r2, r2, #4
 80047f0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80047f2:	68fb      	ldr	r3, [r7, #12]
 80047f4:	681b      	ldr	r3, [r3, #0]
 80047f6:	69d9      	ldr	r1, [r3, #28]
 80047f8:	68bb      	ldr	r3, [r7, #8]
 80047fa:	691a      	ldr	r2, [r3, #16]
 80047fc:	68fb      	ldr	r3, [r7, #12]
 80047fe:	681b      	ldr	r3, [r3, #0]
 8004800:	430a      	orrs	r2, r1
 8004802:	61da      	str	r2, [r3, #28]
      break;
 8004804:	e023      	b.n	800484e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004806:	68fb      	ldr	r3, [r7, #12]
 8004808:	681b      	ldr	r3, [r3, #0]
 800480a:	68b9      	ldr	r1, [r7, #8]
 800480c:	4618      	mov	r0, r3
 800480e:	f000 fb17 	bl	8004e40 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004812:	68fb      	ldr	r3, [r7, #12]
 8004814:	681b      	ldr	r3, [r3, #0]
 8004816:	69da      	ldr	r2, [r3, #28]
 8004818:	68fb      	ldr	r3, [r7, #12]
 800481a:	681b      	ldr	r3, [r3, #0]
 800481c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004820:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8004822:	68fb      	ldr	r3, [r7, #12]
 8004824:	681b      	ldr	r3, [r3, #0]
 8004826:	69da      	ldr	r2, [r3, #28]
 8004828:	68fb      	ldr	r3, [r7, #12]
 800482a:	681b      	ldr	r3, [r3, #0]
 800482c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004830:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004832:	68fb      	ldr	r3, [r7, #12]
 8004834:	681b      	ldr	r3, [r3, #0]
 8004836:	69d9      	ldr	r1, [r3, #28]
 8004838:	68bb      	ldr	r3, [r7, #8]
 800483a:	691b      	ldr	r3, [r3, #16]
 800483c:	021a      	lsls	r2, r3, #8
 800483e:	68fb      	ldr	r3, [r7, #12]
 8004840:	681b      	ldr	r3, [r3, #0]
 8004842:	430a      	orrs	r2, r1
 8004844:	61da      	str	r2, [r3, #28]
      break;
 8004846:	e002      	b.n	800484e <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8004848:	2301      	movs	r3, #1
 800484a:	75fb      	strb	r3, [r7, #23]
      break;
 800484c:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800484e:	68fb      	ldr	r3, [r7, #12]
 8004850:	2200      	movs	r2, #0
 8004852:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004856:	7dfb      	ldrb	r3, [r7, #23]
}
 8004858:	4618      	mov	r0, r3
 800485a:	3718      	adds	r7, #24
 800485c:	46bd      	mov	sp, r7
 800485e:	bd80      	pop	{r7, pc}

08004860 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004860:	b580      	push	{r7, lr}
 8004862:	b084      	sub	sp, #16
 8004864:	af00      	add	r7, sp, #0
 8004866:	6078      	str	r0, [r7, #4]
 8004868:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800486a:	2300      	movs	r3, #0
 800486c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004874:	2b01      	cmp	r3, #1
 8004876:	d101      	bne.n	800487c <HAL_TIM_ConfigClockSource+0x1c>
 8004878:	2302      	movs	r3, #2
 800487a:	e0b4      	b.n	80049e6 <HAL_TIM_ConfigClockSource+0x186>
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	2201      	movs	r2, #1
 8004880:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	2202      	movs	r2, #2
 8004888:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	681b      	ldr	r3, [r3, #0]
 8004890:	689b      	ldr	r3, [r3, #8]
 8004892:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004894:	68bb      	ldr	r3, [r7, #8]
 8004896:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800489a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800489c:	68bb      	ldr	r3, [r7, #8]
 800489e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80048a2:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	681b      	ldr	r3, [r3, #0]
 80048a8:	68ba      	ldr	r2, [r7, #8]
 80048aa:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80048ac:	683b      	ldr	r3, [r7, #0]
 80048ae:	681b      	ldr	r3, [r3, #0]
 80048b0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80048b4:	d03e      	beq.n	8004934 <HAL_TIM_ConfigClockSource+0xd4>
 80048b6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80048ba:	f200 8087 	bhi.w	80049cc <HAL_TIM_ConfigClockSource+0x16c>
 80048be:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80048c2:	f000 8086 	beq.w	80049d2 <HAL_TIM_ConfigClockSource+0x172>
 80048c6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80048ca:	d87f      	bhi.n	80049cc <HAL_TIM_ConfigClockSource+0x16c>
 80048cc:	2b70      	cmp	r3, #112	@ 0x70
 80048ce:	d01a      	beq.n	8004906 <HAL_TIM_ConfigClockSource+0xa6>
 80048d0:	2b70      	cmp	r3, #112	@ 0x70
 80048d2:	d87b      	bhi.n	80049cc <HAL_TIM_ConfigClockSource+0x16c>
 80048d4:	2b60      	cmp	r3, #96	@ 0x60
 80048d6:	d050      	beq.n	800497a <HAL_TIM_ConfigClockSource+0x11a>
 80048d8:	2b60      	cmp	r3, #96	@ 0x60
 80048da:	d877      	bhi.n	80049cc <HAL_TIM_ConfigClockSource+0x16c>
 80048dc:	2b50      	cmp	r3, #80	@ 0x50
 80048de:	d03c      	beq.n	800495a <HAL_TIM_ConfigClockSource+0xfa>
 80048e0:	2b50      	cmp	r3, #80	@ 0x50
 80048e2:	d873      	bhi.n	80049cc <HAL_TIM_ConfigClockSource+0x16c>
 80048e4:	2b40      	cmp	r3, #64	@ 0x40
 80048e6:	d058      	beq.n	800499a <HAL_TIM_ConfigClockSource+0x13a>
 80048e8:	2b40      	cmp	r3, #64	@ 0x40
 80048ea:	d86f      	bhi.n	80049cc <HAL_TIM_ConfigClockSource+0x16c>
 80048ec:	2b30      	cmp	r3, #48	@ 0x30
 80048ee:	d064      	beq.n	80049ba <HAL_TIM_ConfigClockSource+0x15a>
 80048f0:	2b30      	cmp	r3, #48	@ 0x30
 80048f2:	d86b      	bhi.n	80049cc <HAL_TIM_ConfigClockSource+0x16c>
 80048f4:	2b20      	cmp	r3, #32
 80048f6:	d060      	beq.n	80049ba <HAL_TIM_ConfigClockSource+0x15a>
 80048f8:	2b20      	cmp	r3, #32
 80048fa:	d867      	bhi.n	80049cc <HAL_TIM_ConfigClockSource+0x16c>
 80048fc:	2b00      	cmp	r3, #0
 80048fe:	d05c      	beq.n	80049ba <HAL_TIM_ConfigClockSource+0x15a>
 8004900:	2b10      	cmp	r3, #16
 8004902:	d05a      	beq.n	80049ba <HAL_TIM_ConfigClockSource+0x15a>
 8004904:	e062      	b.n	80049cc <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800490a:	683b      	ldr	r3, [r7, #0]
 800490c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800490e:	683b      	ldr	r3, [r7, #0]
 8004910:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004912:	683b      	ldr	r3, [r7, #0]
 8004914:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004916:	f000 fb63 	bl	8004fe0 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	681b      	ldr	r3, [r3, #0]
 800491e:	689b      	ldr	r3, [r3, #8]
 8004920:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004922:	68bb      	ldr	r3, [r7, #8]
 8004924:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8004928:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	681b      	ldr	r3, [r3, #0]
 800492e:	68ba      	ldr	r2, [r7, #8]
 8004930:	609a      	str	r2, [r3, #8]
      break;
 8004932:	e04f      	b.n	80049d4 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004938:	683b      	ldr	r3, [r7, #0]
 800493a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800493c:	683b      	ldr	r3, [r7, #0]
 800493e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004940:	683b      	ldr	r3, [r7, #0]
 8004942:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004944:	f000 fb4c 	bl	8004fe0 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	681b      	ldr	r3, [r3, #0]
 800494c:	689a      	ldr	r2, [r3, #8]
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	681b      	ldr	r3, [r3, #0]
 8004952:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004956:	609a      	str	r2, [r3, #8]
      break;
 8004958:	e03c      	b.n	80049d4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800495e:	683b      	ldr	r3, [r7, #0]
 8004960:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004962:	683b      	ldr	r3, [r7, #0]
 8004964:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004966:	461a      	mov	r2, r3
 8004968:	f000 fac0 	bl	8004eec <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	681b      	ldr	r3, [r3, #0]
 8004970:	2150      	movs	r1, #80	@ 0x50
 8004972:	4618      	mov	r0, r3
 8004974:	f000 fb19 	bl	8004faa <TIM_ITRx_SetConfig>
      break;
 8004978:	e02c      	b.n	80049d4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800497e:	683b      	ldr	r3, [r7, #0]
 8004980:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004982:	683b      	ldr	r3, [r7, #0]
 8004984:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004986:	461a      	mov	r2, r3
 8004988:	f000 fadf 	bl	8004f4a <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	681b      	ldr	r3, [r3, #0]
 8004990:	2160      	movs	r1, #96	@ 0x60
 8004992:	4618      	mov	r0, r3
 8004994:	f000 fb09 	bl	8004faa <TIM_ITRx_SetConfig>
      break;
 8004998:	e01c      	b.n	80049d4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800499e:	683b      	ldr	r3, [r7, #0]
 80049a0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80049a2:	683b      	ldr	r3, [r7, #0]
 80049a4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80049a6:	461a      	mov	r2, r3
 80049a8:	f000 faa0 	bl	8004eec <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	681b      	ldr	r3, [r3, #0]
 80049b0:	2140      	movs	r1, #64	@ 0x40
 80049b2:	4618      	mov	r0, r3
 80049b4:	f000 faf9 	bl	8004faa <TIM_ITRx_SetConfig>
      break;
 80049b8:	e00c      	b.n	80049d4 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	681a      	ldr	r2, [r3, #0]
 80049be:	683b      	ldr	r3, [r7, #0]
 80049c0:	681b      	ldr	r3, [r3, #0]
 80049c2:	4619      	mov	r1, r3
 80049c4:	4610      	mov	r0, r2
 80049c6:	f000 faf0 	bl	8004faa <TIM_ITRx_SetConfig>
      break;
 80049ca:	e003      	b.n	80049d4 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80049cc:	2301      	movs	r3, #1
 80049ce:	73fb      	strb	r3, [r7, #15]
      break;
 80049d0:	e000      	b.n	80049d4 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80049d2:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	2201      	movs	r2, #1
 80049d8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	2200      	movs	r2, #0
 80049e0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80049e4:	7bfb      	ldrb	r3, [r7, #15]
}
 80049e6:	4618      	mov	r0, r3
 80049e8:	3710      	adds	r7, #16
 80049ea:	46bd      	mov	sp, r7
 80049ec:	bd80      	pop	{r7, pc}

080049ee <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80049ee:	b480      	push	{r7}
 80049f0:	b083      	sub	sp, #12
 80049f2:	af00      	add	r7, sp, #0
 80049f4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80049f6:	bf00      	nop
 80049f8:	370c      	adds	r7, #12
 80049fa:	46bd      	mov	sp, r7
 80049fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a00:	4770      	bx	lr

08004a02 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004a02:	b480      	push	{r7}
 8004a04:	b083      	sub	sp, #12
 8004a06:	af00      	add	r7, sp, #0
 8004a08:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004a0a:	bf00      	nop
 8004a0c:	370c      	adds	r7, #12
 8004a0e:	46bd      	mov	sp, r7
 8004a10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a14:	4770      	bx	lr

08004a16 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004a16:	b480      	push	{r7}
 8004a18:	b083      	sub	sp, #12
 8004a1a:	af00      	add	r7, sp, #0
 8004a1c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004a1e:	bf00      	nop
 8004a20:	370c      	adds	r7, #12
 8004a22:	46bd      	mov	sp, r7
 8004a24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a28:	4770      	bx	lr

08004a2a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004a2a:	b480      	push	{r7}
 8004a2c:	b083      	sub	sp, #12
 8004a2e:	af00      	add	r7, sp, #0
 8004a30:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004a32:	bf00      	nop
 8004a34:	370c      	adds	r7, #12
 8004a36:	46bd      	mov	sp, r7
 8004a38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a3c:	4770      	bx	lr
	...

08004a40 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004a40:	b480      	push	{r7}
 8004a42:	b085      	sub	sp, #20
 8004a44:	af00      	add	r7, sp, #0
 8004a46:	6078      	str	r0, [r7, #4]
 8004a48:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	681b      	ldr	r3, [r3, #0]
 8004a4e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	4a43      	ldr	r2, [pc, #268]	@ (8004b60 <TIM_Base_SetConfig+0x120>)
 8004a54:	4293      	cmp	r3, r2
 8004a56:	d013      	beq.n	8004a80 <TIM_Base_SetConfig+0x40>
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004a5e:	d00f      	beq.n	8004a80 <TIM_Base_SetConfig+0x40>
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	4a40      	ldr	r2, [pc, #256]	@ (8004b64 <TIM_Base_SetConfig+0x124>)
 8004a64:	4293      	cmp	r3, r2
 8004a66:	d00b      	beq.n	8004a80 <TIM_Base_SetConfig+0x40>
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	4a3f      	ldr	r2, [pc, #252]	@ (8004b68 <TIM_Base_SetConfig+0x128>)
 8004a6c:	4293      	cmp	r3, r2
 8004a6e:	d007      	beq.n	8004a80 <TIM_Base_SetConfig+0x40>
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	4a3e      	ldr	r2, [pc, #248]	@ (8004b6c <TIM_Base_SetConfig+0x12c>)
 8004a74:	4293      	cmp	r3, r2
 8004a76:	d003      	beq.n	8004a80 <TIM_Base_SetConfig+0x40>
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	4a3d      	ldr	r2, [pc, #244]	@ (8004b70 <TIM_Base_SetConfig+0x130>)
 8004a7c:	4293      	cmp	r3, r2
 8004a7e:	d108      	bne.n	8004a92 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004a80:	68fb      	ldr	r3, [r7, #12]
 8004a82:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004a86:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004a88:	683b      	ldr	r3, [r7, #0]
 8004a8a:	685b      	ldr	r3, [r3, #4]
 8004a8c:	68fa      	ldr	r2, [r7, #12]
 8004a8e:	4313      	orrs	r3, r2
 8004a90:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	4a32      	ldr	r2, [pc, #200]	@ (8004b60 <TIM_Base_SetConfig+0x120>)
 8004a96:	4293      	cmp	r3, r2
 8004a98:	d02b      	beq.n	8004af2 <TIM_Base_SetConfig+0xb2>
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004aa0:	d027      	beq.n	8004af2 <TIM_Base_SetConfig+0xb2>
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	4a2f      	ldr	r2, [pc, #188]	@ (8004b64 <TIM_Base_SetConfig+0x124>)
 8004aa6:	4293      	cmp	r3, r2
 8004aa8:	d023      	beq.n	8004af2 <TIM_Base_SetConfig+0xb2>
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	4a2e      	ldr	r2, [pc, #184]	@ (8004b68 <TIM_Base_SetConfig+0x128>)
 8004aae:	4293      	cmp	r3, r2
 8004ab0:	d01f      	beq.n	8004af2 <TIM_Base_SetConfig+0xb2>
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	4a2d      	ldr	r2, [pc, #180]	@ (8004b6c <TIM_Base_SetConfig+0x12c>)
 8004ab6:	4293      	cmp	r3, r2
 8004ab8:	d01b      	beq.n	8004af2 <TIM_Base_SetConfig+0xb2>
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	4a2c      	ldr	r2, [pc, #176]	@ (8004b70 <TIM_Base_SetConfig+0x130>)
 8004abe:	4293      	cmp	r3, r2
 8004ac0:	d017      	beq.n	8004af2 <TIM_Base_SetConfig+0xb2>
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	4a2b      	ldr	r2, [pc, #172]	@ (8004b74 <TIM_Base_SetConfig+0x134>)
 8004ac6:	4293      	cmp	r3, r2
 8004ac8:	d013      	beq.n	8004af2 <TIM_Base_SetConfig+0xb2>
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	4a2a      	ldr	r2, [pc, #168]	@ (8004b78 <TIM_Base_SetConfig+0x138>)
 8004ace:	4293      	cmp	r3, r2
 8004ad0:	d00f      	beq.n	8004af2 <TIM_Base_SetConfig+0xb2>
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	4a29      	ldr	r2, [pc, #164]	@ (8004b7c <TIM_Base_SetConfig+0x13c>)
 8004ad6:	4293      	cmp	r3, r2
 8004ad8:	d00b      	beq.n	8004af2 <TIM_Base_SetConfig+0xb2>
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	4a28      	ldr	r2, [pc, #160]	@ (8004b80 <TIM_Base_SetConfig+0x140>)
 8004ade:	4293      	cmp	r3, r2
 8004ae0:	d007      	beq.n	8004af2 <TIM_Base_SetConfig+0xb2>
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	4a27      	ldr	r2, [pc, #156]	@ (8004b84 <TIM_Base_SetConfig+0x144>)
 8004ae6:	4293      	cmp	r3, r2
 8004ae8:	d003      	beq.n	8004af2 <TIM_Base_SetConfig+0xb2>
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	4a26      	ldr	r2, [pc, #152]	@ (8004b88 <TIM_Base_SetConfig+0x148>)
 8004aee:	4293      	cmp	r3, r2
 8004af0:	d108      	bne.n	8004b04 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004af2:	68fb      	ldr	r3, [r7, #12]
 8004af4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004af8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004afa:	683b      	ldr	r3, [r7, #0]
 8004afc:	68db      	ldr	r3, [r3, #12]
 8004afe:	68fa      	ldr	r2, [r7, #12]
 8004b00:	4313      	orrs	r3, r2
 8004b02:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004b04:	68fb      	ldr	r3, [r7, #12]
 8004b06:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8004b0a:	683b      	ldr	r3, [r7, #0]
 8004b0c:	695b      	ldr	r3, [r3, #20]
 8004b0e:	4313      	orrs	r3, r2
 8004b10:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004b12:	683b      	ldr	r3, [r7, #0]
 8004b14:	689a      	ldr	r2, [r3, #8]
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004b1a:	683b      	ldr	r3, [r7, #0]
 8004b1c:	681a      	ldr	r2, [r3, #0]
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	4a0e      	ldr	r2, [pc, #56]	@ (8004b60 <TIM_Base_SetConfig+0x120>)
 8004b26:	4293      	cmp	r3, r2
 8004b28:	d003      	beq.n	8004b32 <TIM_Base_SetConfig+0xf2>
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	4a10      	ldr	r2, [pc, #64]	@ (8004b70 <TIM_Base_SetConfig+0x130>)
 8004b2e:	4293      	cmp	r3, r2
 8004b30:	d103      	bne.n	8004b3a <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004b32:	683b      	ldr	r3, [r7, #0]
 8004b34:	691a      	ldr	r2, [r3, #16]
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	681b      	ldr	r3, [r3, #0]
 8004b3e:	f043 0204 	orr.w	r2, r3, #4
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	2201      	movs	r2, #1
 8004b4a:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	68fa      	ldr	r2, [r7, #12]
 8004b50:	601a      	str	r2, [r3, #0]
}
 8004b52:	bf00      	nop
 8004b54:	3714      	adds	r7, #20
 8004b56:	46bd      	mov	sp, r7
 8004b58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b5c:	4770      	bx	lr
 8004b5e:	bf00      	nop
 8004b60:	40010000 	.word	0x40010000
 8004b64:	40000400 	.word	0x40000400
 8004b68:	40000800 	.word	0x40000800
 8004b6c:	40000c00 	.word	0x40000c00
 8004b70:	40010400 	.word	0x40010400
 8004b74:	40014000 	.word	0x40014000
 8004b78:	40014400 	.word	0x40014400
 8004b7c:	40014800 	.word	0x40014800
 8004b80:	40001800 	.word	0x40001800
 8004b84:	40001c00 	.word	0x40001c00
 8004b88:	40002000 	.word	0x40002000

08004b8c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004b8c:	b480      	push	{r7}
 8004b8e:	b087      	sub	sp, #28
 8004b90:	af00      	add	r7, sp, #0
 8004b92:	6078      	str	r0, [r7, #4]
 8004b94:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	6a1b      	ldr	r3, [r3, #32]
 8004b9a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	6a1b      	ldr	r3, [r3, #32]
 8004ba0:	f023 0201 	bic.w	r2, r3, #1
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	685b      	ldr	r3, [r3, #4]
 8004bac:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	699b      	ldr	r3, [r3, #24]
 8004bb2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004bb4:	68fb      	ldr	r3, [r7, #12]
 8004bb6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004bba:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004bbc:	68fb      	ldr	r3, [r7, #12]
 8004bbe:	f023 0303 	bic.w	r3, r3, #3
 8004bc2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004bc4:	683b      	ldr	r3, [r7, #0]
 8004bc6:	681b      	ldr	r3, [r3, #0]
 8004bc8:	68fa      	ldr	r2, [r7, #12]
 8004bca:	4313      	orrs	r3, r2
 8004bcc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8004bce:	697b      	ldr	r3, [r7, #20]
 8004bd0:	f023 0302 	bic.w	r3, r3, #2
 8004bd4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8004bd6:	683b      	ldr	r3, [r7, #0]
 8004bd8:	689b      	ldr	r3, [r3, #8]
 8004bda:	697a      	ldr	r2, [r7, #20]
 8004bdc:	4313      	orrs	r3, r2
 8004bde:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	4a20      	ldr	r2, [pc, #128]	@ (8004c64 <TIM_OC1_SetConfig+0xd8>)
 8004be4:	4293      	cmp	r3, r2
 8004be6:	d003      	beq.n	8004bf0 <TIM_OC1_SetConfig+0x64>
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	4a1f      	ldr	r2, [pc, #124]	@ (8004c68 <TIM_OC1_SetConfig+0xdc>)
 8004bec:	4293      	cmp	r3, r2
 8004bee:	d10c      	bne.n	8004c0a <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8004bf0:	697b      	ldr	r3, [r7, #20]
 8004bf2:	f023 0308 	bic.w	r3, r3, #8
 8004bf6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8004bf8:	683b      	ldr	r3, [r7, #0]
 8004bfa:	68db      	ldr	r3, [r3, #12]
 8004bfc:	697a      	ldr	r2, [r7, #20]
 8004bfe:	4313      	orrs	r3, r2
 8004c00:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8004c02:	697b      	ldr	r3, [r7, #20]
 8004c04:	f023 0304 	bic.w	r3, r3, #4
 8004c08:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	4a15      	ldr	r2, [pc, #84]	@ (8004c64 <TIM_OC1_SetConfig+0xd8>)
 8004c0e:	4293      	cmp	r3, r2
 8004c10:	d003      	beq.n	8004c1a <TIM_OC1_SetConfig+0x8e>
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	4a14      	ldr	r2, [pc, #80]	@ (8004c68 <TIM_OC1_SetConfig+0xdc>)
 8004c16:	4293      	cmp	r3, r2
 8004c18:	d111      	bne.n	8004c3e <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8004c1a:	693b      	ldr	r3, [r7, #16]
 8004c1c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004c20:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8004c22:	693b      	ldr	r3, [r7, #16]
 8004c24:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8004c28:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8004c2a:	683b      	ldr	r3, [r7, #0]
 8004c2c:	695b      	ldr	r3, [r3, #20]
 8004c2e:	693a      	ldr	r2, [r7, #16]
 8004c30:	4313      	orrs	r3, r2
 8004c32:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004c34:	683b      	ldr	r3, [r7, #0]
 8004c36:	699b      	ldr	r3, [r3, #24]
 8004c38:	693a      	ldr	r2, [r7, #16]
 8004c3a:	4313      	orrs	r3, r2
 8004c3c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004c3e:	687b      	ldr	r3, [r7, #4]
 8004c40:	693a      	ldr	r2, [r7, #16]
 8004c42:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	68fa      	ldr	r2, [r7, #12]
 8004c48:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8004c4a:	683b      	ldr	r3, [r7, #0]
 8004c4c:	685a      	ldr	r2, [r3, #4]
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	697a      	ldr	r2, [r7, #20]
 8004c56:	621a      	str	r2, [r3, #32]
}
 8004c58:	bf00      	nop
 8004c5a:	371c      	adds	r7, #28
 8004c5c:	46bd      	mov	sp, r7
 8004c5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c62:	4770      	bx	lr
 8004c64:	40010000 	.word	0x40010000
 8004c68:	40010400 	.word	0x40010400

08004c6c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004c6c:	b480      	push	{r7}
 8004c6e:	b087      	sub	sp, #28
 8004c70:	af00      	add	r7, sp, #0
 8004c72:	6078      	str	r0, [r7, #4]
 8004c74:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	6a1b      	ldr	r3, [r3, #32]
 8004c7a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	6a1b      	ldr	r3, [r3, #32]
 8004c80:	f023 0210 	bic.w	r2, r3, #16
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	685b      	ldr	r3, [r3, #4]
 8004c8c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	699b      	ldr	r3, [r3, #24]
 8004c92:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004c94:	68fb      	ldr	r3, [r7, #12]
 8004c96:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004c9a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004c9c:	68fb      	ldr	r3, [r7, #12]
 8004c9e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004ca2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004ca4:	683b      	ldr	r3, [r7, #0]
 8004ca6:	681b      	ldr	r3, [r3, #0]
 8004ca8:	021b      	lsls	r3, r3, #8
 8004caa:	68fa      	ldr	r2, [r7, #12]
 8004cac:	4313      	orrs	r3, r2
 8004cae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8004cb0:	697b      	ldr	r3, [r7, #20]
 8004cb2:	f023 0320 	bic.w	r3, r3, #32
 8004cb6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004cb8:	683b      	ldr	r3, [r7, #0]
 8004cba:	689b      	ldr	r3, [r3, #8]
 8004cbc:	011b      	lsls	r3, r3, #4
 8004cbe:	697a      	ldr	r2, [r7, #20]
 8004cc0:	4313      	orrs	r3, r2
 8004cc2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	4a22      	ldr	r2, [pc, #136]	@ (8004d50 <TIM_OC2_SetConfig+0xe4>)
 8004cc8:	4293      	cmp	r3, r2
 8004cca:	d003      	beq.n	8004cd4 <TIM_OC2_SetConfig+0x68>
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	4a21      	ldr	r2, [pc, #132]	@ (8004d54 <TIM_OC2_SetConfig+0xe8>)
 8004cd0:	4293      	cmp	r3, r2
 8004cd2:	d10d      	bne.n	8004cf0 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8004cd4:	697b      	ldr	r3, [r7, #20]
 8004cd6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004cda:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004cdc:	683b      	ldr	r3, [r7, #0]
 8004cde:	68db      	ldr	r3, [r3, #12]
 8004ce0:	011b      	lsls	r3, r3, #4
 8004ce2:	697a      	ldr	r2, [r7, #20]
 8004ce4:	4313      	orrs	r3, r2
 8004ce6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8004ce8:	697b      	ldr	r3, [r7, #20]
 8004cea:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004cee:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	4a17      	ldr	r2, [pc, #92]	@ (8004d50 <TIM_OC2_SetConfig+0xe4>)
 8004cf4:	4293      	cmp	r3, r2
 8004cf6:	d003      	beq.n	8004d00 <TIM_OC2_SetConfig+0x94>
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	4a16      	ldr	r2, [pc, #88]	@ (8004d54 <TIM_OC2_SetConfig+0xe8>)
 8004cfc:	4293      	cmp	r3, r2
 8004cfe:	d113      	bne.n	8004d28 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8004d00:	693b      	ldr	r3, [r7, #16]
 8004d02:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8004d06:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004d08:	693b      	ldr	r3, [r7, #16]
 8004d0a:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8004d0e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004d10:	683b      	ldr	r3, [r7, #0]
 8004d12:	695b      	ldr	r3, [r3, #20]
 8004d14:	009b      	lsls	r3, r3, #2
 8004d16:	693a      	ldr	r2, [r7, #16]
 8004d18:	4313      	orrs	r3, r2
 8004d1a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004d1c:	683b      	ldr	r3, [r7, #0]
 8004d1e:	699b      	ldr	r3, [r3, #24]
 8004d20:	009b      	lsls	r3, r3, #2
 8004d22:	693a      	ldr	r2, [r7, #16]
 8004d24:	4313      	orrs	r3, r2
 8004d26:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	693a      	ldr	r2, [r7, #16]
 8004d2c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	68fa      	ldr	r2, [r7, #12]
 8004d32:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004d34:	683b      	ldr	r3, [r7, #0]
 8004d36:	685a      	ldr	r2, [r3, #4]
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	697a      	ldr	r2, [r7, #20]
 8004d40:	621a      	str	r2, [r3, #32]
}
 8004d42:	bf00      	nop
 8004d44:	371c      	adds	r7, #28
 8004d46:	46bd      	mov	sp, r7
 8004d48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d4c:	4770      	bx	lr
 8004d4e:	bf00      	nop
 8004d50:	40010000 	.word	0x40010000
 8004d54:	40010400 	.word	0x40010400

08004d58 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004d58:	b480      	push	{r7}
 8004d5a:	b087      	sub	sp, #28
 8004d5c:	af00      	add	r7, sp, #0
 8004d5e:	6078      	str	r0, [r7, #4]
 8004d60:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	6a1b      	ldr	r3, [r3, #32]
 8004d66:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	6a1b      	ldr	r3, [r3, #32]
 8004d6c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	685b      	ldr	r3, [r3, #4]
 8004d78:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	69db      	ldr	r3, [r3, #28]
 8004d7e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004d80:	68fb      	ldr	r3, [r7, #12]
 8004d82:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004d86:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004d88:	68fb      	ldr	r3, [r7, #12]
 8004d8a:	f023 0303 	bic.w	r3, r3, #3
 8004d8e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004d90:	683b      	ldr	r3, [r7, #0]
 8004d92:	681b      	ldr	r3, [r3, #0]
 8004d94:	68fa      	ldr	r2, [r7, #12]
 8004d96:	4313      	orrs	r3, r2
 8004d98:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8004d9a:	697b      	ldr	r3, [r7, #20]
 8004d9c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8004da0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004da2:	683b      	ldr	r3, [r7, #0]
 8004da4:	689b      	ldr	r3, [r3, #8]
 8004da6:	021b      	lsls	r3, r3, #8
 8004da8:	697a      	ldr	r2, [r7, #20]
 8004daa:	4313      	orrs	r3, r2
 8004dac:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	4a21      	ldr	r2, [pc, #132]	@ (8004e38 <TIM_OC3_SetConfig+0xe0>)
 8004db2:	4293      	cmp	r3, r2
 8004db4:	d003      	beq.n	8004dbe <TIM_OC3_SetConfig+0x66>
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	4a20      	ldr	r2, [pc, #128]	@ (8004e3c <TIM_OC3_SetConfig+0xe4>)
 8004dba:	4293      	cmp	r3, r2
 8004dbc:	d10d      	bne.n	8004dda <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8004dbe:	697b      	ldr	r3, [r7, #20]
 8004dc0:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8004dc4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004dc6:	683b      	ldr	r3, [r7, #0]
 8004dc8:	68db      	ldr	r3, [r3, #12]
 8004dca:	021b      	lsls	r3, r3, #8
 8004dcc:	697a      	ldr	r2, [r7, #20]
 8004dce:	4313      	orrs	r3, r2
 8004dd0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8004dd2:	697b      	ldr	r3, [r7, #20]
 8004dd4:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8004dd8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	4a16      	ldr	r2, [pc, #88]	@ (8004e38 <TIM_OC3_SetConfig+0xe0>)
 8004dde:	4293      	cmp	r3, r2
 8004de0:	d003      	beq.n	8004dea <TIM_OC3_SetConfig+0x92>
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	4a15      	ldr	r2, [pc, #84]	@ (8004e3c <TIM_OC3_SetConfig+0xe4>)
 8004de6:	4293      	cmp	r3, r2
 8004de8:	d113      	bne.n	8004e12 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8004dea:	693b      	ldr	r3, [r7, #16]
 8004dec:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004df0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8004df2:	693b      	ldr	r3, [r7, #16]
 8004df4:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8004df8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8004dfa:	683b      	ldr	r3, [r7, #0]
 8004dfc:	695b      	ldr	r3, [r3, #20]
 8004dfe:	011b      	lsls	r3, r3, #4
 8004e00:	693a      	ldr	r2, [r7, #16]
 8004e02:	4313      	orrs	r3, r2
 8004e04:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004e06:	683b      	ldr	r3, [r7, #0]
 8004e08:	699b      	ldr	r3, [r3, #24]
 8004e0a:	011b      	lsls	r3, r3, #4
 8004e0c:	693a      	ldr	r2, [r7, #16]
 8004e0e:	4313      	orrs	r3, r2
 8004e10:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	693a      	ldr	r2, [r7, #16]
 8004e16:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	68fa      	ldr	r2, [r7, #12]
 8004e1c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8004e1e:	683b      	ldr	r3, [r7, #0]
 8004e20:	685a      	ldr	r2, [r3, #4]
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	697a      	ldr	r2, [r7, #20]
 8004e2a:	621a      	str	r2, [r3, #32]
}
 8004e2c:	bf00      	nop
 8004e2e:	371c      	adds	r7, #28
 8004e30:	46bd      	mov	sp, r7
 8004e32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e36:	4770      	bx	lr
 8004e38:	40010000 	.word	0x40010000
 8004e3c:	40010400 	.word	0x40010400

08004e40 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004e40:	b480      	push	{r7}
 8004e42:	b087      	sub	sp, #28
 8004e44:	af00      	add	r7, sp, #0
 8004e46:	6078      	str	r0, [r7, #4]
 8004e48:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	6a1b      	ldr	r3, [r3, #32]
 8004e4e:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	6a1b      	ldr	r3, [r3, #32]
 8004e54:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	685b      	ldr	r3, [r3, #4]
 8004e60:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	69db      	ldr	r3, [r3, #28]
 8004e66:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004e68:	68fb      	ldr	r3, [r7, #12]
 8004e6a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004e6e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004e70:	68fb      	ldr	r3, [r7, #12]
 8004e72:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004e76:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004e78:	683b      	ldr	r3, [r7, #0]
 8004e7a:	681b      	ldr	r3, [r3, #0]
 8004e7c:	021b      	lsls	r3, r3, #8
 8004e7e:	68fa      	ldr	r2, [r7, #12]
 8004e80:	4313      	orrs	r3, r2
 8004e82:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004e84:	693b      	ldr	r3, [r7, #16]
 8004e86:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8004e8a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004e8c:	683b      	ldr	r3, [r7, #0]
 8004e8e:	689b      	ldr	r3, [r3, #8]
 8004e90:	031b      	lsls	r3, r3, #12
 8004e92:	693a      	ldr	r2, [r7, #16]
 8004e94:	4313      	orrs	r3, r2
 8004e96:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	4a12      	ldr	r2, [pc, #72]	@ (8004ee4 <TIM_OC4_SetConfig+0xa4>)
 8004e9c:	4293      	cmp	r3, r2
 8004e9e:	d003      	beq.n	8004ea8 <TIM_OC4_SetConfig+0x68>
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	4a11      	ldr	r2, [pc, #68]	@ (8004ee8 <TIM_OC4_SetConfig+0xa8>)
 8004ea4:	4293      	cmp	r3, r2
 8004ea6:	d109      	bne.n	8004ebc <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004ea8:	697b      	ldr	r3, [r7, #20]
 8004eaa:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8004eae:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004eb0:	683b      	ldr	r3, [r7, #0]
 8004eb2:	695b      	ldr	r3, [r3, #20]
 8004eb4:	019b      	lsls	r3, r3, #6
 8004eb6:	697a      	ldr	r2, [r7, #20]
 8004eb8:	4313      	orrs	r3, r2
 8004eba:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	697a      	ldr	r2, [r7, #20]
 8004ec0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	68fa      	ldr	r2, [r7, #12]
 8004ec6:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004ec8:	683b      	ldr	r3, [r7, #0]
 8004eca:	685a      	ldr	r2, [r3, #4]
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	693a      	ldr	r2, [r7, #16]
 8004ed4:	621a      	str	r2, [r3, #32]
}
 8004ed6:	bf00      	nop
 8004ed8:	371c      	adds	r7, #28
 8004eda:	46bd      	mov	sp, r7
 8004edc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ee0:	4770      	bx	lr
 8004ee2:	bf00      	nop
 8004ee4:	40010000 	.word	0x40010000
 8004ee8:	40010400 	.word	0x40010400

08004eec <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004eec:	b480      	push	{r7}
 8004eee:	b087      	sub	sp, #28
 8004ef0:	af00      	add	r7, sp, #0
 8004ef2:	60f8      	str	r0, [r7, #12]
 8004ef4:	60b9      	str	r1, [r7, #8]
 8004ef6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004ef8:	68fb      	ldr	r3, [r7, #12]
 8004efa:	6a1b      	ldr	r3, [r3, #32]
 8004efc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004efe:	68fb      	ldr	r3, [r7, #12]
 8004f00:	6a1b      	ldr	r3, [r3, #32]
 8004f02:	f023 0201 	bic.w	r2, r3, #1
 8004f06:	68fb      	ldr	r3, [r7, #12]
 8004f08:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004f0a:	68fb      	ldr	r3, [r7, #12]
 8004f0c:	699b      	ldr	r3, [r3, #24]
 8004f0e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004f10:	693b      	ldr	r3, [r7, #16]
 8004f12:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004f16:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	011b      	lsls	r3, r3, #4
 8004f1c:	693a      	ldr	r2, [r7, #16]
 8004f1e:	4313      	orrs	r3, r2
 8004f20:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004f22:	697b      	ldr	r3, [r7, #20]
 8004f24:	f023 030a 	bic.w	r3, r3, #10
 8004f28:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004f2a:	697a      	ldr	r2, [r7, #20]
 8004f2c:	68bb      	ldr	r3, [r7, #8]
 8004f2e:	4313      	orrs	r3, r2
 8004f30:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004f32:	68fb      	ldr	r3, [r7, #12]
 8004f34:	693a      	ldr	r2, [r7, #16]
 8004f36:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004f38:	68fb      	ldr	r3, [r7, #12]
 8004f3a:	697a      	ldr	r2, [r7, #20]
 8004f3c:	621a      	str	r2, [r3, #32]
}
 8004f3e:	bf00      	nop
 8004f40:	371c      	adds	r7, #28
 8004f42:	46bd      	mov	sp, r7
 8004f44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f48:	4770      	bx	lr

08004f4a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004f4a:	b480      	push	{r7}
 8004f4c:	b087      	sub	sp, #28
 8004f4e:	af00      	add	r7, sp, #0
 8004f50:	60f8      	str	r0, [r7, #12]
 8004f52:	60b9      	str	r1, [r7, #8]
 8004f54:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8004f56:	68fb      	ldr	r3, [r7, #12]
 8004f58:	6a1b      	ldr	r3, [r3, #32]
 8004f5a:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004f5c:	68fb      	ldr	r3, [r7, #12]
 8004f5e:	6a1b      	ldr	r3, [r3, #32]
 8004f60:	f023 0210 	bic.w	r2, r3, #16
 8004f64:	68fb      	ldr	r3, [r7, #12]
 8004f66:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004f68:	68fb      	ldr	r3, [r7, #12]
 8004f6a:	699b      	ldr	r3, [r3, #24]
 8004f6c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004f6e:	693b      	ldr	r3, [r7, #16]
 8004f70:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8004f74:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	031b      	lsls	r3, r3, #12
 8004f7a:	693a      	ldr	r2, [r7, #16]
 8004f7c:	4313      	orrs	r3, r2
 8004f7e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004f80:	697b      	ldr	r3, [r7, #20]
 8004f82:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8004f86:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004f88:	68bb      	ldr	r3, [r7, #8]
 8004f8a:	011b      	lsls	r3, r3, #4
 8004f8c:	697a      	ldr	r2, [r7, #20]
 8004f8e:	4313      	orrs	r3, r2
 8004f90:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004f92:	68fb      	ldr	r3, [r7, #12]
 8004f94:	693a      	ldr	r2, [r7, #16]
 8004f96:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004f98:	68fb      	ldr	r3, [r7, #12]
 8004f9a:	697a      	ldr	r2, [r7, #20]
 8004f9c:	621a      	str	r2, [r3, #32]
}
 8004f9e:	bf00      	nop
 8004fa0:	371c      	adds	r7, #28
 8004fa2:	46bd      	mov	sp, r7
 8004fa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fa8:	4770      	bx	lr

08004faa <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004faa:	b480      	push	{r7}
 8004fac:	b085      	sub	sp, #20
 8004fae:	af00      	add	r7, sp, #0
 8004fb0:	6078      	str	r0, [r7, #4]
 8004fb2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	689b      	ldr	r3, [r3, #8]
 8004fb8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004fba:	68fb      	ldr	r3, [r7, #12]
 8004fbc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004fc0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004fc2:	683a      	ldr	r2, [r7, #0]
 8004fc4:	68fb      	ldr	r3, [r7, #12]
 8004fc6:	4313      	orrs	r3, r2
 8004fc8:	f043 0307 	orr.w	r3, r3, #7
 8004fcc:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	68fa      	ldr	r2, [r7, #12]
 8004fd2:	609a      	str	r2, [r3, #8]
}
 8004fd4:	bf00      	nop
 8004fd6:	3714      	adds	r7, #20
 8004fd8:	46bd      	mov	sp, r7
 8004fda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fde:	4770      	bx	lr

08004fe0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004fe0:	b480      	push	{r7}
 8004fe2:	b087      	sub	sp, #28
 8004fe4:	af00      	add	r7, sp, #0
 8004fe6:	60f8      	str	r0, [r7, #12]
 8004fe8:	60b9      	str	r1, [r7, #8]
 8004fea:	607a      	str	r2, [r7, #4]
 8004fec:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004fee:	68fb      	ldr	r3, [r7, #12]
 8004ff0:	689b      	ldr	r3, [r3, #8]
 8004ff2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004ff4:	697b      	ldr	r3, [r7, #20]
 8004ff6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004ffa:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004ffc:	683b      	ldr	r3, [r7, #0]
 8004ffe:	021a      	lsls	r2, r3, #8
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	431a      	orrs	r2, r3
 8005004:	68bb      	ldr	r3, [r7, #8]
 8005006:	4313      	orrs	r3, r2
 8005008:	697a      	ldr	r2, [r7, #20]
 800500a:	4313      	orrs	r3, r2
 800500c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800500e:	68fb      	ldr	r3, [r7, #12]
 8005010:	697a      	ldr	r2, [r7, #20]
 8005012:	609a      	str	r2, [r3, #8]
}
 8005014:	bf00      	nop
 8005016:	371c      	adds	r7, #28
 8005018:	46bd      	mov	sp, r7
 800501a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800501e:	4770      	bx	lr

08005020 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005020:	b480      	push	{r7}
 8005022:	b087      	sub	sp, #28
 8005024:	af00      	add	r7, sp, #0
 8005026:	60f8      	str	r0, [r7, #12]
 8005028:	60b9      	str	r1, [r7, #8]
 800502a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800502c:	68bb      	ldr	r3, [r7, #8]
 800502e:	f003 031f 	and.w	r3, r3, #31
 8005032:	2201      	movs	r2, #1
 8005034:	fa02 f303 	lsl.w	r3, r2, r3
 8005038:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800503a:	68fb      	ldr	r3, [r7, #12]
 800503c:	6a1a      	ldr	r2, [r3, #32]
 800503e:	697b      	ldr	r3, [r7, #20]
 8005040:	43db      	mvns	r3, r3
 8005042:	401a      	ands	r2, r3
 8005044:	68fb      	ldr	r3, [r7, #12]
 8005046:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005048:	68fb      	ldr	r3, [r7, #12]
 800504a:	6a1a      	ldr	r2, [r3, #32]
 800504c:	68bb      	ldr	r3, [r7, #8]
 800504e:	f003 031f 	and.w	r3, r3, #31
 8005052:	6879      	ldr	r1, [r7, #4]
 8005054:	fa01 f303 	lsl.w	r3, r1, r3
 8005058:	431a      	orrs	r2, r3
 800505a:	68fb      	ldr	r3, [r7, #12]
 800505c:	621a      	str	r2, [r3, #32]
}
 800505e:	bf00      	nop
 8005060:	371c      	adds	r7, #28
 8005062:	46bd      	mov	sp, r7
 8005064:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005068:	4770      	bx	lr
	...

0800506c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800506c:	b480      	push	{r7}
 800506e:	b085      	sub	sp, #20
 8005070:	af00      	add	r7, sp, #0
 8005072:	6078      	str	r0, [r7, #4]
 8005074:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800507c:	2b01      	cmp	r3, #1
 800507e:	d101      	bne.n	8005084 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005080:	2302      	movs	r3, #2
 8005082:	e05a      	b.n	800513a <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	2201      	movs	r2, #1
 8005088:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	2202      	movs	r2, #2
 8005090:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	681b      	ldr	r3, [r3, #0]
 8005098:	685b      	ldr	r3, [r3, #4]
 800509a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	681b      	ldr	r3, [r3, #0]
 80050a0:	689b      	ldr	r3, [r3, #8]
 80050a2:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80050a4:	68fb      	ldr	r3, [r7, #12]
 80050a6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80050aa:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80050ac:	683b      	ldr	r3, [r7, #0]
 80050ae:	681b      	ldr	r3, [r3, #0]
 80050b0:	68fa      	ldr	r2, [r7, #12]
 80050b2:	4313      	orrs	r3, r2
 80050b4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	681b      	ldr	r3, [r3, #0]
 80050ba:	68fa      	ldr	r2, [r7, #12]
 80050bc:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	681b      	ldr	r3, [r3, #0]
 80050c2:	4a21      	ldr	r2, [pc, #132]	@ (8005148 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 80050c4:	4293      	cmp	r3, r2
 80050c6:	d022      	beq.n	800510e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	681b      	ldr	r3, [r3, #0]
 80050cc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80050d0:	d01d      	beq.n	800510e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	681b      	ldr	r3, [r3, #0]
 80050d6:	4a1d      	ldr	r2, [pc, #116]	@ (800514c <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 80050d8:	4293      	cmp	r3, r2
 80050da:	d018      	beq.n	800510e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	681b      	ldr	r3, [r3, #0]
 80050e0:	4a1b      	ldr	r2, [pc, #108]	@ (8005150 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 80050e2:	4293      	cmp	r3, r2
 80050e4:	d013      	beq.n	800510e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	681b      	ldr	r3, [r3, #0]
 80050ea:	4a1a      	ldr	r2, [pc, #104]	@ (8005154 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 80050ec:	4293      	cmp	r3, r2
 80050ee:	d00e      	beq.n	800510e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	681b      	ldr	r3, [r3, #0]
 80050f4:	4a18      	ldr	r2, [pc, #96]	@ (8005158 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 80050f6:	4293      	cmp	r3, r2
 80050f8:	d009      	beq.n	800510e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	681b      	ldr	r3, [r3, #0]
 80050fe:	4a17      	ldr	r2, [pc, #92]	@ (800515c <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8005100:	4293      	cmp	r3, r2
 8005102:	d004      	beq.n	800510e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	681b      	ldr	r3, [r3, #0]
 8005108:	4a15      	ldr	r2, [pc, #84]	@ (8005160 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800510a:	4293      	cmp	r3, r2
 800510c:	d10c      	bne.n	8005128 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800510e:	68bb      	ldr	r3, [r7, #8]
 8005110:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005114:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005116:	683b      	ldr	r3, [r7, #0]
 8005118:	685b      	ldr	r3, [r3, #4]
 800511a:	68ba      	ldr	r2, [r7, #8]
 800511c:	4313      	orrs	r3, r2
 800511e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	681b      	ldr	r3, [r3, #0]
 8005124:	68ba      	ldr	r2, [r7, #8]
 8005126:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	2201      	movs	r2, #1
 800512c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	2200      	movs	r2, #0
 8005134:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8005138:	2300      	movs	r3, #0
}
 800513a:	4618      	mov	r0, r3
 800513c:	3714      	adds	r7, #20
 800513e:	46bd      	mov	sp, r7
 8005140:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005144:	4770      	bx	lr
 8005146:	bf00      	nop
 8005148:	40010000 	.word	0x40010000
 800514c:	40000400 	.word	0x40000400
 8005150:	40000800 	.word	0x40000800
 8005154:	40000c00 	.word	0x40000c00
 8005158:	40010400 	.word	0x40010400
 800515c:	40014000 	.word	0x40014000
 8005160:	40001800 	.word	0x40001800

08005164 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005164:	b480      	push	{r7}
 8005166:	b083      	sub	sp, #12
 8005168:	af00      	add	r7, sp, #0
 800516a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800516c:	bf00      	nop
 800516e:	370c      	adds	r7, #12
 8005170:	46bd      	mov	sp, r7
 8005172:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005176:	4770      	bx	lr

08005178 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005178:	b480      	push	{r7}
 800517a:	b083      	sub	sp, #12
 800517c:	af00      	add	r7, sp, #0
 800517e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005180:	bf00      	nop
 8005182:	370c      	adds	r7, #12
 8005184:	46bd      	mov	sp, r7
 8005186:	f85d 7b04 	ldr.w	r7, [sp], #4
 800518a:	4770      	bx	lr

0800518c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800518c:	b580      	push	{r7, lr}
 800518e:	b082      	sub	sp, #8
 8005190:	af00      	add	r7, sp, #0
 8005192:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	2b00      	cmp	r3, #0
 8005198:	d101      	bne.n	800519e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800519a:	2301      	movs	r3, #1
 800519c:	e042      	b.n	8005224 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80051a4:	b2db      	uxtb	r3, r3
 80051a6:	2b00      	cmp	r3, #0
 80051a8:	d106      	bne.n	80051b8 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	2200      	movs	r2, #0
 80051ae:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80051b2:	6878      	ldr	r0, [r7, #4]
 80051b4:	f7fc fb92 	bl	80018dc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	2224      	movs	r2, #36	@ 0x24
 80051bc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	681b      	ldr	r3, [r3, #0]
 80051c4:	68da      	ldr	r2, [r3, #12]
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	681b      	ldr	r3, [r3, #0]
 80051ca:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80051ce:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80051d0:	6878      	ldr	r0, [r7, #4]
 80051d2:	f000 f973 	bl	80054bc <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	681b      	ldr	r3, [r3, #0]
 80051da:	691a      	ldr	r2, [r3, #16]
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	681b      	ldr	r3, [r3, #0]
 80051e0:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80051e4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	681b      	ldr	r3, [r3, #0]
 80051ea:	695a      	ldr	r2, [r3, #20]
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	681b      	ldr	r3, [r3, #0]
 80051f0:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80051f4:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	681b      	ldr	r3, [r3, #0]
 80051fa:	68da      	ldr	r2, [r3, #12]
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	681b      	ldr	r3, [r3, #0]
 8005200:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005204:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	2200      	movs	r2, #0
 800520a:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	2220      	movs	r2, #32
 8005210:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	2220      	movs	r2, #32
 8005218:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	2200      	movs	r2, #0
 8005220:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8005222:	2300      	movs	r3, #0
}
 8005224:	4618      	mov	r0, r3
 8005226:	3708      	adds	r7, #8
 8005228:	46bd      	mov	sp, r7
 800522a:	bd80      	pop	{r7, pc}

0800522c <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800522c:	b580      	push	{r7, lr}
 800522e:	b08a      	sub	sp, #40	@ 0x28
 8005230:	af02      	add	r7, sp, #8
 8005232:	60f8      	str	r0, [r7, #12]
 8005234:	60b9      	str	r1, [r7, #8]
 8005236:	603b      	str	r3, [r7, #0]
 8005238:	4613      	mov	r3, r2
 800523a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800523c:	2300      	movs	r3, #0
 800523e:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005240:	68fb      	ldr	r3, [r7, #12]
 8005242:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005246:	b2db      	uxtb	r3, r3
 8005248:	2b20      	cmp	r3, #32
 800524a:	d175      	bne.n	8005338 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 800524c:	68bb      	ldr	r3, [r7, #8]
 800524e:	2b00      	cmp	r3, #0
 8005250:	d002      	beq.n	8005258 <HAL_UART_Transmit+0x2c>
 8005252:	88fb      	ldrh	r3, [r7, #6]
 8005254:	2b00      	cmp	r3, #0
 8005256:	d101      	bne.n	800525c <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8005258:	2301      	movs	r3, #1
 800525a:	e06e      	b.n	800533a <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800525c:	68fb      	ldr	r3, [r7, #12]
 800525e:	2200      	movs	r2, #0
 8005260:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005262:	68fb      	ldr	r3, [r7, #12]
 8005264:	2221      	movs	r2, #33	@ 0x21
 8005266:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800526a:	f7fc fed9 	bl	8002020 <HAL_GetTick>
 800526e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8005270:	68fb      	ldr	r3, [r7, #12]
 8005272:	88fa      	ldrh	r2, [r7, #6]
 8005274:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8005276:	68fb      	ldr	r3, [r7, #12]
 8005278:	88fa      	ldrh	r2, [r7, #6]
 800527a:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800527c:	68fb      	ldr	r3, [r7, #12]
 800527e:	689b      	ldr	r3, [r3, #8]
 8005280:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005284:	d108      	bne.n	8005298 <HAL_UART_Transmit+0x6c>
 8005286:	68fb      	ldr	r3, [r7, #12]
 8005288:	691b      	ldr	r3, [r3, #16]
 800528a:	2b00      	cmp	r3, #0
 800528c:	d104      	bne.n	8005298 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800528e:	2300      	movs	r3, #0
 8005290:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8005292:	68bb      	ldr	r3, [r7, #8]
 8005294:	61bb      	str	r3, [r7, #24]
 8005296:	e003      	b.n	80052a0 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8005298:	68bb      	ldr	r3, [r7, #8]
 800529a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800529c:	2300      	movs	r3, #0
 800529e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80052a0:	e02e      	b.n	8005300 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80052a2:	683b      	ldr	r3, [r7, #0]
 80052a4:	9300      	str	r3, [sp, #0]
 80052a6:	697b      	ldr	r3, [r7, #20]
 80052a8:	2200      	movs	r2, #0
 80052aa:	2180      	movs	r1, #128	@ 0x80
 80052ac:	68f8      	ldr	r0, [r7, #12]
 80052ae:	f000 f848 	bl	8005342 <UART_WaitOnFlagUntilTimeout>
 80052b2:	4603      	mov	r3, r0
 80052b4:	2b00      	cmp	r3, #0
 80052b6:	d005      	beq.n	80052c4 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 80052b8:	68fb      	ldr	r3, [r7, #12]
 80052ba:	2220      	movs	r2, #32
 80052bc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 80052c0:	2303      	movs	r3, #3
 80052c2:	e03a      	b.n	800533a <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 80052c4:	69fb      	ldr	r3, [r7, #28]
 80052c6:	2b00      	cmp	r3, #0
 80052c8:	d10b      	bne.n	80052e2 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80052ca:	69bb      	ldr	r3, [r7, #24]
 80052cc:	881b      	ldrh	r3, [r3, #0]
 80052ce:	461a      	mov	r2, r3
 80052d0:	68fb      	ldr	r3, [r7, #12]
 80052d2:	681b      	ldr	r3, [r3, #0]
 80052d4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80052d8:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80052da:	69bb      	ldr	r3, [r7, #24]
 80052dc:	3302      	adds	r3, #2
 80052de:	61bb      	str	r3, [r7, #24]
 80052e0:	e007      	b.n	80052f2 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80052e2:	69fb      	ldr	r3, [r7, #28]
 80052e4:	781a      	ldrb	r2, [r3, #0]
 80052e6:	68fb      	ldr	r3, [r7, #12]
 80052e8:	681b      	ldr	r3, [r3, #0]
 80052ea:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80052ec:	69fb      	ldr	r3, [r7, #28]
 80052ee:	3301      	adds	r3, #1
 80052f0:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80052f2:	68fb      	ldr	r3, [r7, #12]
 80052f4:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80052f6:	b29b      	uxth	r3, r3
 80052f8:	3b01      	subs	r3, #1
 80052fa:	b29a      	uxth	r2, r3
 80052fc:	68fb      	ldr	r3, [r7, #12]
 80052fe:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8005300:	68fb      	ldr	r3, [r7, #12]
 8005302:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8005304:	b29b      	uxth	r3, r3
 8005306:	2b00      	cmp	r3, #0
 8005308:	d1cb      	bne.n	80052a2 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800530a:	683b      	ldr	r3, [r7, #0]
 800530c:	9300      	str	r3, [sp, #0]
 800530e:	697b      	ldr	r3, [r7, #20]
 8005310:	2200      	movs	r2, #0
 8005312:	2140      	movs	r1, #64	@ 0x40
 8005314:	68f8      	ldr	r0, [r7, #12]
 8005316:	f000 f814 	bl	8005342 <UART_WaitOnFlagUntilTimeout>
 800531a:	4603      	mov	r3, r0
 800531c:	2b00      	cmp	r3, #0
 800531e:	d005      	beq.n	800532c <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8005320:	68fb      	ldr	r3, [r7, #12]
 8005322:	2220      	movs	r2, #32
 8005324:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8005328:	2303      	movs	r3, #3
 800532a:	e006      	b.n	800533a <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800532c:	68fb      	ldr	r3, [r7, #12]
 800532e:	2220      	movs	r2, #32
 8005330:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8005334:	2300      	movs	r3, #0
 8005336:	e000      	b.n	800533a <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8005338:	2302      	movs	r3, #2
  }
}
 800533a:	4618      	mov	r0, r3
 800533c:	3720      	adds	r7, #32
 800533e:	46bd      	mov	sp, r7
 8005340:	bd80      	pop	{r7, pc}

08005342 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8005342:	b580      	push	{r7, lr}
 8005344:	b086      	sub	sp, #24
 8005346:	af00      	add	r7, sp, #0
 8005348:	60f8      	str	r0, [r7, #12]
 800534a:	60b9      	str	r1, [r7, #8]
 800534c:	603b      	str	r3, [r7, #0]
 800534e:	4613      	mov	r3, r2
 8005350:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005352:	e03b      	b.n	80053cc <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005354:	6a3b      	ldr	r3, [r7, #32]
 8005356:	f1b3 3fff 	cmp.w	r3, #4294967295
 800535a:	d037      	beq.n	80053cc <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800535c:	f7fc fe60 	bl	8002020 <HAL_GetTick>
 8005360:	4602      	mov	r2, r0
 8005362:	683b      	ldr	r3, [r7, #0]
 8005364:	1ad3      	subs	r3, r2, r3
 8005366:	6a3a      	ldr	r2, [r7, #32]
 8005368:	429a      	cmp	r2, r3
 800536a:	d302      	bcc.n	8005372 <UART_WaitOnFlagUntilTimeout+0x30>
 800536c:	6a3b      	ldr	r3, [r7, #32]
 800536e:	2b00      	cmp	r3, #0
 8005370:	d101      	bne.n	8005376 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8005372:	2303      	movs	r3, #3
 8005374:	e03a      	b.n	80053ec <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8005376:	68fb      	ldr	r3, [r7, #12]
 8005378:	681b      	ldr	r3, [r3, #0]
 800537a:	68db      	ldr	r3, [r3, #12]
 800537c:	f003 0304 	and.w	r3, r3, #4
 8005380:	2b00      	cmp	r3, #0
 8005382:	d023      	beq.n	80053cc <UART_WaitOnFlagUntilTimeout+0x8a>
 8005384:	68bb      	ldr	r3, [r7, #8]
 8005386:	2b80      	cmp	r3, #128	@ 0x80
 8005388:	d020      	beq.n	80053cc <UART_WaitOnFlagUntilTimeout+0x8a>
 800538a:	68bb      	ldr	r3, [r7, #8]
 800538c:	2b40      	cmp	r3, #64	@ 0x40
 800538e:	d01d      	beq.n	80053cc <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8005390:	68fb      	ldr	r3, [r7, #12]
 8005392:	681b      	ldr	r3, [r3, #0]
 8005394:	681b      	ldr	r3, [r3, #0]
 8005396:	f003 0308 	and.w	r3, r3, #8
 800539a:	2b08      	cmp	r3, #8
 800539c:	d116      	bne.n	80053cc <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 800539e:	2300      	movs	r3, #0
 80053a0:	617b      	str	r3, [r7, #20]
 80053a2:	68fb      	ldr	r3, [r7, #12]
 80053a4:	681b      	ldr	r3, [r3, #0]
 80053a6:	681b      	ldr	r3, [r3, #0]
 80053a8:	617b      	str	r3, [r7, #20]
 80053aa:	68fb      	ldr	r3, [r7, #12]
 80053ac:	681b      	ldr	r3, [r3, #0]
 80053ae:	685b      	ldr	r3, [r3, #4]
 80053b0:	617b      	str	r3, [r7, #20]
 80053b2:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80053b4:	68f8      	ldr	r0, [r7, #12]
 80053b6:	f000 f81d 	bl	80053f4 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80053ba:	68fb      	ldr	r3, [r7, #12]
 80053bc:	2208      	movs	r2, #8
 80053be:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80053c0:	68fb      	ldr	r3, [r7, #12]
 80053c2:	2200      	movs	r2, #0
 80053c4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80053c8:	2301      	movs	r3, #1
 80053ca:	e00f      	b.n	80053ec <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80053cc:	68fb      	ldr	r3, [r7, #12]
 80053ce:	681b      	ldr	r3, [r3, #0]
 80053d0:	681a      	ldr	r2, [r3, #0]
 80053d2:	68bb      	ldr	r3, [r7, #8]
 80053d4:	4013      	ands	r3, r2
 80053d6:	68ba      	ldr	r2, [r7, #8]
 80053d8:	429a      	cmp	r2, r3
 80053da:	bf0c      	ite	eq
 80053dc:	2301      	moveq	r3, #1
 80053de:	2300      	movne	r3, #0
 80053e0:	b2db      	uxtb	r3, r3
 80053e2:	461a      	mov	r2, r3
 80053e4:	79fb      	ldrb	r3, [r7, #7]
 80053e6:	429a      	cmp	r2, r3
 80053e8:	d0b4      	beq.n	8005354 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80053ea:	2300      	movs	r3, #0
}
 80053ec:	4618      	mov	r0, r3
 80053ee:	3718      	adds	r7, #24
 80053f0:	46bd      	mov	sp, r7
 80053f2:	bd80      	pop	{r7, pc}

080053f4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80053f4:	b480      	push	{r7}
 80053f6:	b095      	sub	sp, #84	@ 0x54
 80053f8:	af00      	add	r7, sp, #0
 80053fa:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	681b      	ldr	r3, [r3, #0]
 8005400:	330c      	adds	r3, #12
 8005402:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005404:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005406:	e853 3f00 	ldrex	r3, [r3]
 800540a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800540c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800540e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005412:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	681b      	ldr	r3, [r3, #0]
 8005418:	330c      	adds	r3, #12
 800541a:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800541c:	643a      	str	r2, [r7, #64]	@ 0x40
 800541e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005420:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8005422:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005424:	e841 2300 	strex	r3, r2, [r1]
 8005428:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800542a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800542c:	2b00      	cmp	r3, #0
 800542e:	d1e5      	bne.n	80053fc <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	681b      	ldr	r3, [r3, #0]
 8005434:	3314      	adds	r3, #20
 8005436:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005438:	6a3b      	ldr	r3, [r7, #32]
 800543a:	e853 3f00 	ldrex	r3, [r3]
 800543e:	61fb      	str	r3, [r7, #28]
   return(result);
 8005440:	69fb      	ldr	r3, [r7, #28]
 8005442:	f023 0301 	bic.w	r3, r3, #1
 8005446:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	681b      	ldr	r3, [r3, #0]
 800544c:	3314      	adds	r3, #20
 800544e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005450:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005452:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005454:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005456:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005458:	e841 2300 	strex	r3, r2, [r1]
 800545c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800545e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005460:	2b00      	cmp	r3, #0
 8005462:	d1e5      	bne.n	8005430 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005468:	2b01      	cmp	r3, #1
 800546a:	d119      	bne.n	80054a0 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	681b      	ldr	r3, [r3, #0]
 8005470:	330c      	adds	r3, #12
 8005472:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005474:	68fb      	ldr	r3, [r7, #12]
 8005476:	e853 3f00 	ldrex	r3, [r3]
 800547a:	60bb      	str	r3, [r7, #8]
   return(result);
 800547c:	68bb      	ldr	r3, [r7, #8]
 800547e:	f023 0310 	bic.w	r3, r3, #16
 8005482:	647b      	str	r3, [r7, #68]	@ 0x44
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	681b      	ldr	r3, [r3, #0]
 8005488:	330c      	adds	r3, #12
 800548a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800548c:	61ba      	str	r2, [r7, #24]
 800548e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005490:	6979      	ldr	r1, [r7, #20]
 8005492:	69ba      	ldr	r2, [r7, #24]
 8005494:	e841 2300 	strex	r3, r2, [r1]
 8005498:	613b      	str	r3, [r7, #16]
   return(result);
 800549a:	693b      	ldr	r3, [r7, #16]
 800549c:	2b00      	cmp	r3, #0
 800549e:	d1e5      	bne.n	800546c <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	2220      	movs	r2, #32
 80054a4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	2200      	movs	r2, #0
 80054ac:	631a      	str	r2, [r3, #48]	@ 0x30
}
 80054ae:	bf00      	nop
 80054b0:	3754      	adds	r7, #84	@ 0x54
 80054b2:	46bd      	mov	sp, r7
 80054b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054b8:	4770      	bx	lr
	...

080054bc <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80054bc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80054c0:	b0c0      	sub	sp, #256	@ 0x100
 80054c2:	af00      	add	r7, sp, #0
 80054c4:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80054c8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80054cc:	681b      	ldr	r3, [r3, #0]
 80054ce:	691b      	ldr	r3, [r3, #16]
 80054d0:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 80054d4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80054d8:	68d9      	ldr	r1, [r3, #12]
 80054da:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80054de:	681a      	ldr	r2, [r3, #0]
 80054e0:	ea40 0301 	orr.w	r3, r0, r1
 80054e4:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80054e6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80054ea:	689a      	ldr	r2, [r3, #8]
 80054ec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80054f0:	691b      	ldr	r3, [r3, #16]
 80054f2:	431a      	orrs	r2, r3
 80054f4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80054f8:	695b      	ldr	r3, [r3, #20]
 80054fa:	431a      	orrs	r2, r3
 80054fc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005500:	69db      	ldr	r3, [r3, #28]
 8005502:	4313      	orrs	r3, r2
 8005504:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8005508:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800550c:	681b      	ldr	r3, [r3, #0]
 800550e:	68db      	ldr	r3, [r3, #12]
 8005510:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8005514:	f021 010c 	bic.w	r1, r1, #12
 8005518:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800551c:	681a      	ldr	r2, [r3, #0]
 800551e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8005522:	430b      	orrs	r3, r1
 8005524:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005526:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800552a:	681b      	ldr	r3, [r3, #0]
 800552c:	695b      	ldr	r3, [r3, #20]
 800552e:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8005532:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005536:	6999      	ldr	r1, [r3, #24]
 8005538:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800553c:	681a      	ldr	r2, [r3, #0]
 800553e:	ea40 0301 	orr.w	r3, r0, r1
 8005542:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8005544:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005548:	681a      	ldr	r2, [r3, #0]
 800554a:	4b8f      	ldr	r3, [pc, #572]	@ (8005788 <UART_SetConfig+0x2cc>)
 800554c:	429a      	cmp	r2, r3
 800554e:	d005      	beq.n	800555c <UART_SetConfig+0xa0>
 8005550:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005554:	681a      	ldr	r2, [r3, #0]
 8005556:	4b8d      	ldr	r3, [pc, #564]	@ (800578c <UART_SetConfig+0x2d0>)
 8005558:	429a      	cmp	r2, r3
 800555a:	d104      	bne.n	8005566 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800555c:	f7fe f8d8 	bl	8003710 <HAL_RCC_GetPCLK2Freq>
 8005560:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8005564:	e003      	b.n	800556e <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8005566:	f7fe f8bf 	bl	80036e8 <HAL_RCC_GetPCLK1Freq>
 800556a:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800556e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005572:	69db      	ldr	r3, [r3, #28]
 8005574:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005578:	f040 810c 	bne.w	8005794 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800557c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005580:	2200      	movs	r2, #0
 8005582:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8005586:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 800558a:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 800558e:	4622      	mov	r2, r4
 8005590:	462b      	mov	r3, r5
 8005592:	1891      	adds	r1, r2, r2
 8005594:	65b9      	str	r1, [r7, #88]	@ 0x58
 8005596:	415b      	adcs	r3, r3
 8005598:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800559a:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800559e:	4621      	mov	r1, r4
 80055a0:	eb12 0801 	adds.w	r8, r2, r1
 80055a4:	4629      	mov	r1, r5
 80055a6:	eb43 0901 	adc.w	r9, r3, r1
 80055aa:	f04f 0200 	mov.w	r2, #0
 80055ae:	f04f 0300 	mov.w	r3, #0
 80055b2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80055b6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80055ba:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80055be:	4690      	mov	r8, r2
 80055c0:	4699      	mov	r9, r3
 80055c2:	4623      	mov	r3, r4
 80055c4:	eb18 0303 	adds.w	r3, r8, r3
 80055c8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80055cc:	462b      	mov	r3, r5
 80055ce:	eb49 0303 	adc.w	r3, r9, r3
 80055d2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80055d6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80055da:	685b      	ldr	r3, [r3, #4]
 80055dc:	2200      	movs	r2, #0
 80055de:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80055e2:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 80055e6:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 80055ea:	460b      	mov	r3, r1
 80055ec:	18db      	adds	r3, r3, r3
 80055ee:	653b      	str	r3, [r7, #80]	@ 0x50
 80055f0:	4613      	mov	r3, r2
 80055f2:	eb42 0303 	adc.w	r3, r2, r3
 80055f6:	657b      	str	r3, [r7, #84]	@ 0x54
 80055f8:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 80055fc:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8005600:	f7fa fe6e 	bl	80002e0 <__aeabi_uldivmod>
 8005604:	4602      	mov	r2, r0
 8005606:	460b      	mov	r3, r1
 8005608:	4b61      	ldr	r3, [pc, #388]	@ (8005790 <UART_SetConfig+0x2d4>)
 800560a:	fba3 2302 	umull	r2, r3, r3, r2
 800560e:	095b      	lsrs	r3, r3, #5
 8005610:	011c      	lsls	r4, r3, #4
 8005612:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005616:	2200      	movs	r2, #0
 8005618:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800561c:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8005620:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8005624:	4642      	mov	r2, r8
 8005626:	464b      	mov	r3, r9
 8005628:	1891      	adds	r1, r2, r2
 800562a:	64b9      	str	r1, [r7, #72]	@ 0x48
 800562c:	415b      	adcs	r3, r3
 800562e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005630:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8005634:	4641      	mov	r1, r8
 8005636:	eb12 0a01 	adds.w	sl, r2, r1
 800563a:	4649      	mov	r1, r9
 800563c:	eb43 0b01 	adc.w	fp, r3, r1
 8005640:	f04f 0200 	mov.w	r2, #0
 8005644:	f04f 0300 	mov.w	r3, #0
 8005648:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800564c:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8005650:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005654:	4692      	mov	sl, r2
 8005656:	469b      	mov	fp, r3
 8005658:	4643      	mov	r3, r8
 800565a:	eb1a 0303 	adds.w	r3, sl, r3
 800565e:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8005662:	464b      	mov	r3, r9
 8005664:	eb4b 0303 	adc.w	r3, fp, r3
 8005668:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800566c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005670:	685b      	ldr	r3, [r3, #4]
 8005672:	2200      	movs	r2, #0
 8005674:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8005678:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 800567c:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8005680:	460b      	mov	r3, r1
 8005682:	18db      	adds	r3, r3, r3
 8005684:	643b      	str	r3, [r7, #64]	@ 0x40
 8005686:	4613      	mov	r3, r2
 8005688:	eb42 0303 	adc.w	r3, r2, r3
 800568c:	647b      	str	r3, [r7, #68]	@ 0x44
 800568e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8005692:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8005696:	f7fa fe23 	bl	80002e0 <__aeabi_uldivmod>
 800569a:	4602      	mov	r2, r0
 800569c:	460b      	mov	r3, r1
 800569e:	4611      	mov	r1, r2
 80056a0:	4b3b      	ldr	r3, [pc, #236]	@ (8005790 <UART_SetConfig+0x2d4>)
 80056a2:	fba3 2301 	umull	r2, r3, r3, r1
 80056a6:	095b      	lsrs	r3, r3, #5
 80056a8:	2264      	movs	r2, #100	@ 0x64
 80056aa:	fb02 f303 	mul.w	r3, r2, r3
 80056ae:	1acb      	subs	r3, r1, r3
 80056b0:	00db      	lsls	r3, r3, #3
 80056b2:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 80056b6:	4b36      	ldr	r3, [pc, #216]	@ (8005790 <UART_SetConfig+0x2d4>)
 80056b8:	fba3 2302 	umull	r2, r3, r3, r2
 80056bc:	095b      	lsrs	r3, r3, #5
 80056be:	005b      	lsls	r3, r3, #1
 80056c0:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 80056c4:	441c      	add	r4, r3
 80056c6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80056ca:	2200      	movs	r2, #0
 80056cc:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80056d0:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 80056d4:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 80056d8:	4642      	mov	r2, r8
 80056da:	464b      	mov	r3, r9
 80056dc:	1891      	adds	r1, r2, r2
 80056de:	63b9      	str	r1, [r7, #56]	@ 0x38
 80056e0:	415b      	adcs	r3, r3
 80056e2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80056e4:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 80056e8:	4641      	mov	r1, r8
 80056ea:	1851      	adds	r1, r2, r1
 80056ec:	6339      	str	r1, [r7, #48]	@ 0x30
 80056ee:	4649      	mov	r1, r9
 80056f0:	414b      	adcs	r3, r1
 80056f2:	637b      	str	r3, [r7, #52]	@ 0x34
 80056f4:	f04f 0200 	mov.w	r2, #0
 80056f8:	f04f 0300 	mov.w	r3, #0
 80056fc:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8005700:	4659      	mov	r1, fp
 8005702:	00cb      	lsls	r3, r1, #3
 8005704:	4651      	mov	r1, sl
 8005706:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800570a:	4651      	mov	r1, sl
 800570c:	00ca      	lsls	r2, r1, #3
 800570e:	4610      	mov	r0, r2
 8005710:	4619      	mov	r1, r3
 8005712:	4603      	mov	r3, r0
 8005714:	4642      	mov	r2, r8
 8005716:	189b      	adds	r3, r3, r2
 8005718:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800571c:	464b      	mov	r3, r9
 800571e:	460a      	mov	r2, r1
 8005720:	eb42 0303 	adc.w	r3, r2, r3
 8005724:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8005728:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800572c:	685b      	ldr	r3, [r3, #4]
 800572e:	2200      	movs	r2, #0
 8005730:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8005734:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8005738:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 800573c:	460b      	mov	r3, r1
 800573e:	18db      	adds	r3, r3, r3
 8005740:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005742:	4613      	mov	r3, r2
 8005744:	eb42 0303 	adc.w	r3, r2, r3
 8005748:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800574a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800574e:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8005752:	f7fa fdc5 	bl	80002e0 <__aeabi_uldivmod>
 8005756:	4602      	mov	r2, r0
 8005758:	460b      	mov	r3, r1
 800575a:	4b0d      	ldr	r3, [pc, #52]	@ (8005790 <UART_SetConfig+0x2d4>)
 800575c:	fba3 1302 	umull	r1, r3, r3, r2
 8005760:	095b      	lsrs	r3, r3, #5
 8005762:	2164      	movs	r1, #100	@ 0x64
 8005764:	fb01 f303 	mul.w	r3, r1, r3
 8005768:	1ad3      	subs	r3, r2, r3
 800576a:	00db      	lsls	r3, r3, #3
 800576c:	3332      	adds	r3, #50	@ 0x32
 800576e:	4a08      	ldr	r2, [pc, #32]	@ (8005790 <UART_SetConfig+0x2d4>)
 8005770:	fba2 2303 	umull	r2, r3, r2, r3
 8005774:	095b      	lsrs	r3, r3, #5
 8005776:	f003 0207 	and.w	r2, r3, #7
 800577a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800577e:	681b      	ldr	r3, [r3, #0]
 8005780:	4422      	add	r2, r4
 8005782:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8005784:	e106      	b.n	8005994 <UART_SetConfig+0x4d8>
 8005786:	bf00      	nop
 8005788:	40011000 	.word	0x40011000
 800578c:	40011400 	.word	0x40011400
 8005790:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005794:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005798:	2200      	movs	r2, #0
 800579a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800579e:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 80057a2:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 80057a6:	4642      	mov	r2, r8
 80057a8:	464b      	mov	r3, r9
 80057aa:	1891      	adds	r1, r2, r2
 80057ac:	6239      	str	r1, [r7, #32]
 80057ae:	415b      	adcs	r3, r3
 80057b0:	627b      	str	r3, [r7, #36]	@ 0x24
 80057b2:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80057b6:	4641      	mov	r1, r8
 80057b8:	1854      	adds	r4, r2, r1
 80057ba:	4649      	mov	r1, r9
 80057bc:	eb43 0501 	adc.w	r5, r3, r1
 80057c0:	f04f 0200 	mov.w	r2, #0
 80057c4:	f04f 0300 	mov.w	r3, #0
 80057c8:	00eb      	lsls	r3, r5, #3
 80057ca:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80057ce:	00e2      	lsls	r2, r4, #3
 80057d0:	4614      	mov	r4, r2
 80057d2:	461d      	mov	r5, r3
 80057d4:	4643      	mov	r3, r8
 80057d6:	18e3      	adds	r3, r4, r3
 80057d8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80057dc:	464b      	mov	r3, r9
 80057de:	eb45 0303 	adc.w	r3, r5, r3
 80057e2:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80057e6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80057ea:	685b      	ldr	r3, [r3, #4]
 80057ec:	2200      	movs	r2, #0
 80057ee:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80057f2:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80057f6:	f04f 0200 	mov.w	r2, #0
 80057fa:	f04f 0300 	mov.w	r3, #0
 80057fe:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8005802:	4629      	mov	r1, r5
 8005804:	008b      	lsls	r3, r1, #2
 8005806:	4621      	mov	r1, r4
 8005808:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800580c:	4621      	mov	r1, r4
 800580e:	008a      	lsls	r2, r1, #2
 8005810:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8005814:	f7fa fd64 	bl	80002e0 <__aeabi_uldivmod>
 8005818:	4602      	mov	r2, r0
 800581a:	460b      	mov	r3, r1
 800581c:	4b60      	ldr	r3, [pc, #384]	@ (80059a0 <UART_SetConfig+0x4e4>)
 800581e:	fba3 2302 	umull	r2, r3, r3, r2
 8005822:	095b      	lsrs	r3, r3, #5
 8005824:	011c      	lsls	r4, r3, #4
 8005826:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800582a:	2200      	movs	r2, #0
 800582c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8005830:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8005834:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8005838:	4642      	mov	r2, r8
 800583a:	464b      	mov	r3, r9
 800583c:	1891      	adds	r1, r2, r2
 800583e:	61b9      	str	r1, [r7, #24]
 8005840:	415b      	adcs	r3, r3
 8005842:	61fb      	str	r3, [r7, #28]
 8005844:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005848:	4641      	mov	r1, r8
 800584a:	1851      	adds	r1, r2, r1
 800584c:	6139      	str	r1, [r7, #16]
 800584e:	4649      	mov	r1, r9
 8005850:	414b      	adcs	r3, r1
 8005852:	617b      	str	r3, [r7, #20]
 8005854:	f04f 0200 	mov.w	r2, #0
 8005858:	f04f 0300 	mov.w	r3, #0
 800585c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005860:	4659      	mov	r1, fp
 8005862:	00cb      	lsls	r3, r1, #3
 8005864:	4651      	mov	r1, sl
 8005866:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800586a:	4651      	mov	r1, sl
 800586c:	00ca      	lsls	r2, r1, #3
 800586e:	4610      	mov	r0, r2
 8005870:	4619      	mov	r1, r3
 8005872:	4603      	mov	r3, r0
 8005874:	4642      	mov	r2, r8
 8005876:	189b      	adds	r3, r3, r2
 8005878:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800587c:	464b      	mov	r3, r9
 800587e:	460a      	mov	r2, r1
 8005880:	eb42 0303 	adc.w	r3, r2, r3
 8005884:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8005888:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800588c:	685b      	ldr	r3, [r3, #4]
 800588e:	2200      	movs	r2, #0
 8005890:	67bb      	str	r3, [r7, #120]	@ 0x78
 8005892:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8005894:	f04f 0200 	mov.w	r2, #0
 8005898:	f04f 0300 	mov.w	r3, #0
 800589c:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 80058a0:	4649      	mov	r1, r9
 80058a2:	008b      	lsls	r3, r1, #2
 80058a4:	4641      	mov	r1, r8
 80058a6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80058aa:	4641      	mov	r1, r8
 80058ac:	008a      	lsls	r2, r1, #2
 80058ae:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 80058b2:	f7fa fd15 	bl	80002e0 <__aeabi_uldivmod>
 80058b6:	4602      	mov	r2, r0
 80058b8:	460b      	mov	r3, r1
 80058ba:	4611      	mov	r1, r2
 80058bc:	4b38      	ldr	r3, [pc, #224]	@ (80059a0 <UART_SetConfig+0x4e4>)
 80058be:	fba3 2301 	umull	r2, r3, r3, r1
 80058c2:	095b      	lsrs	r3, r3, #5
 80058c4:	2264      	movs	r2, #100	@ 0x64
 80058c6:	fb02 f303 	mul.w	r3, r2, r3
 80058ca:	1acb      	subs	r3, r1, r3
 80058cc:	011b      	lsls	r3, r3, #4
 80058ce:	3332      	adds	r3, #50	@ 0x32
 80058d0:	4a33      	ldr	r2, [pc, #204]	@ (80059a0 <UART_SetConfig+0x4e4>)
 80058d2:	fba2 2303 	umull	r2, r3, r2, r3
 80058d6:	095b      	lsrs	r3, r3, #5
 80058d8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80058dc:	441c      	add	r4, r3
 80058de:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80058e2:	2200      	movs	r2, #0
 80058e4:	673b      	str	r3, [r7, #112]	@ 0x70
 80058e6:	677a      	str	r2, [r7, #116]	@ 0x74
 80058e8:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 80058ec:	4642      	mov	r2, r8
 80058ee:	464b      	mov	r3, r9
 80058f0:	1891      	adds	r1, r2, r2
 80058f2:	60b9      	str	r1, [r7, #8]
 80058f4:	415b      	adcs	r3, r3
 80058f6:	60fb      	str	r3, [r7, #12]
 80058f8:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80058fc:	4641      	mov	r1, r8
 80058fe:	1851      	adds	r1, r2, r1
 8005900:	6039      	str	r1, [r7, #0]
 8005902:	4649      	mov	r1, r9
 8005904:	414b      	adcs	r3, r1
 8005906:	607b      	str	r3, [r7, #4]
 8005908:	f04f 0200 	mov.w	r2, #0
 800590c:	f04f 0300 	mov.w	r3, #0
 8005910:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8005914:	4659      	mov	r1, fp
 8005916:	00cb      	lsls	r3, r1, #3
 8005918:	4651      	mov	r1, sl
 800591a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800591e:	4651      	mov	r1, sl
 8005920:	00ca      	lsls	r2, r1, #3
 8005922:	4610      	mov	r0, r2
 8005924:	4619      	mov	r1, r3
 8005926:	4603      	mov	r3, r0
 8005928:	4642      	mov	r2, r8
 800592a:	189b      	adds	r3, r3, r2
 800592c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800592e:	464b      	mov	r3, r9
 8005930:	460a      	mov	r2, r1
 8005932:	eb42 0303 	adc.w	r3, r2, r3
 8005936:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8005938:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800593c:	685b      	ldr	r3, [r3, #4]
 800593e:	2200      	movs	r2, #0
 8005940:	663b      	str	r3, [r7, #96]	@ 0x60
 8005942:	667a      	str	r2, [r7, #100]	@ 0x64
 8005944:	f04f 0200 	mov.w	r2, #0
 8005948:	f04f 0300 	mov.w	r3, #0
 800594c:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8005950:	4649      	mov	r1, r9
 8005952:	008b      	lsls	r3, r1, #2
 8005954:	4641      	mov	r1, r8
 8005956:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800595a:	4641      	mov	r1, r8
 800595c:	008a      	lsls	r2, r1, #2
 800595e:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8005962:	f7fa fcbd 	bl	80002e0 <__aeabi_uldivmod>
 8005966:	4602      	mov	r2, r0
 8005968:	460b      	mov	r3, r1
 800596a:	4b0d      	ldr	r3, [pc, #52]	@ (80059a0 <UART_SetConfig+0x4e4>)
 800596c:	fba3 1302 	umull	r1, r3, r3, r2
 8005970:	095b      	lsrs	r3, r3, #5
 8005972:	2164      	movs	r1, #100	@ 0x64
 8005974:	fb01 f303 	mul.w	r3, r1, r3
 8005978:	1ad3      	subs	r3, r2, r3
 800597a:	011b      	lsls	r3, r3, #4
 800597c:	3332      	adds	r3, #50	@ 0x32
 800597e:	4a08      	ldr	r2, [pc, #32]	@ (80059a0 <UART_SetConfig+0x4e4>)
 8005980:	fba2 2303 	umull	r2, r3, r2, r3
 8005984:	095b      	lsrs	r3, r3, #5
 8005986:	f003 020f 	and.w	r2, r3, #15
 800598a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800598e:	681b      	ldr	r3, [r3, #0]
 8005990:	4422      	add	r2, r4
 8005992:	609a      	str	r2, [r3, #8]
}
 8005994:	bf00      	nop
 8005996:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 800599a:	46bd      	mov	sp, r7
 800599c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80059a0:	51eb851f 	.word	0x51eb851f

080059a4 <__NVIC_SetPriority>:
{
 80059a4:	b480      	push	{r7}
 80059a6:	b083      	sub	sp, #12
 80059a8:	af00      	add	r7, sp, #0
 80059aa:	4603      	mov	r3, r0
 80059ac:	6039      	str	r1, [r7, #0]
 80059ae:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80059b0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80059b4:	2b00      	cmp	r3, #0
 80059b6:	db0a      	blt.n	80059ce <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80059b8:	683b      	ldr	r3, [r7, #0]
 80059ba:	b2da      	uxtb	r2, r3
 80059bc:	490c      	ldr	r1, [pc, #48]	@ (80059f0 <__NVIC_SetPriority+0x4c>)
 80059be:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80059c2:	0112      	lsls	r2, r2, #4
 80059c4:	b2d2      	uxtb	r2, r2
 80059c6:	440b      	add	r3, r1
 80059c8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 80059cc:	e00a      	b.n	80059e4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80059ce:	683b      	ldr	r3, [r7, #0]
 80059d0:	b2da      	uxtb	r2, r3
 80059d2:	4908      	ldr	r1, [pc, #32]	@ (80059f4 <__NVIC_SetPriority+0x50>)
 80059d4:	79fb      	ldrb	r3, [r7, #7]
 80059d6:	f003 030f 	and.w	r3, r3, #15
 80059da:	3b04      	subs	r3, #4
 80059dc:	0112      	lsls	r2, r2, #4
 80059de:	b2d2      	uxtb	r2, r2
 80059e0:	440b      	add	r3, r1
 80059e2:	761a      	strb	r2, [r3, #24]
}
 80059e4:	bf00      	nop
 80059e6:	370c      	adds	r7, #12
 80059e8:	46bd      	mov	sp, r7
 80059ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059ee:	4770      	bx	lr
 80059f0:	e000e100 	.word	0xe000e100
 80059f4:	e000ed00 	.word	0xe000ed00

080059f8 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 80059f8:	b580      	push	{r7, lr}
 80059fa:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 80059fc:	4b05      	ldr	r3, [pc, #20]	@ (8005a14 <SysTick_Handler+0x1c>)
 80059fe:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8005a00:	f002 f8f2 	bl	8007be8 <xTaskGetSchedulerState>
 8005a04:	4603      	mov	r3, r0
 8005a06:	2b01      	cmp	r3, #1
 8005a08:	d001      	beq.n	8005a0e <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 8005a0a:	f003 f9f5 	bl	8008df8 <xPortSysTickHandler>
  }
}
 8005a0e:	bf00      	nop
 8005a10:	bd80      	pop	{r7, pc}
 8005a12:	bf00      	nop
 8005a14:	e000e010 	.word	0xe000e010

08005a18 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8005a18:	b580      	push	{r7, lr}
 8005a1a:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8005a1c:	2100      	movs	r1, #0
 8005a1e:	f06f 0004 	mvn.w	r0, #4
 8005a22:	f7ff ffbf 	bl	80059a4 <__NVIC_SetPriority>
#endif
}
 8005a26:	bf00      	nop
 8005a28:	bd80      	pop	{r7, pc}
	...

08005a2c <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8005a2c:	b480      	push	{r7}
 8005a2e:	b083      	sub	sp, #12
 8005a30:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005a32:	f3ef 8305 	mrs	r3, IPSR
 8005a36:	603b      	str	r3, [r7, #0]
  return(result);
 8005a38:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8005a3a:	2b00      	cmp	r3, #0
 8005a3c:	d003      	beq.n	8005a46 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8005a3e:	f06f 0305 	mvn.w	r3, #5
 8005a42:	607b      	str	r3, [r7, #4]
 8005a44:	e00c      	b.n	8005a60 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8005a46:	4b0a      	ldr	r3, [pc, #40]	@ (8005a70 <osKernelInitialize+0x44>)
 8005a48:	681b      	ldr	r3, [r3, #0]
 8005a4a:	2b00      	cmp	r3, #0
 8005a4c:	d105      	bne.n	8005a5a <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8005a4e:	4b08      	ldr	r3, [pc, #32]	@ (8005a70 <osKernelInitialize+0x44>)
 8005a50:	2201      	movs	r2, #1
 8005a52:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8005a54:	2300      	movs	r3, #0
 8005a56:	607b      	str	r3, [r7, #4]
 8005a58:	e002      	b.n	8005a60 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8005a5a:	f04f 33ff 	mov.w	r3, #4294967295
 8005a5e:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8005a60:	687b      	ldr	r3, [r7, #4]
}
 8005a62:	4618      	mov	r0, r3
 8005a64:	370c      	adds	r7, #12
 8005a66:	46bd      	mov	sp, r7
 8005a68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a6c:	4770      	bx	lr
 8005a6e:	bf00      	nop
 8005a70:	20000224 	.word	0x20000224

08005a74 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8005a74:	b580      	push	{r7, lr}
 8005a76:	b082      	sub	sp, #8
 8005a78:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005a7a:	f3ef 8305 	mrs	r3, IPSR
 8005a7e:	603b      	str	r3, [r7, #0]
  return(result);
 8005a80:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8005a82:	2b00      	cmp	r3, #0
 8005a84:	d003      	beq.n	8005a8e <osKernelStart+0x1a>
    stat = osErrorISR;
 8005a86:	f06f 0305 	mvn.w	r3, #5
 8005a8a:	607b      	str	r3, [r7, #4]
 8005a8c:	e010      	b.n	8005ab0 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8005a8e:	4b0b      	ldr	r3, [pc, #44]	@ (8005abc <osKernelStart+0x48>)
 8005a90:	681b      	ldr	r3, [r3, #0]
 8005a92:	2b01      	cmp	r3, #1
 8005a94:	d109      	bne.n	8005aaa <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8005a96:	f7ff ffbf 	bl	8005a18 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8005a9a:	4b08      	ldr	r3, [pc, #32]	@ (8005abc <osKernelStart+0x48>)
 8005a9c:	2202      	movs	r2, #2
 8005a9e:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8005aa0:	f001 fc2e 	bl	8007300 <vTaskStartScheduler>
      stat = osOK;
 8005aa4:	2300      	movs	r3, #0
 8005aa6:	607b      	str	r3, [r7, #4]
 8005aa8:	e002      	b.n	8005ab0 <osKernelStart+0x3c>
    } else {
      stat = osError;
 8005aaa:	f04f 33ff 	mov.w	r3, #4294967295
 8005aae:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8005ab0:	687b      	ldr	r3, [r7, #4]
}
 8005ab2:	4618      	mov	r0, r3
 8005ab4:	3708      	adds	r7, #8
 8005ab6:	46bd      	mov	sp, r7
 8005ab8:	bd80      	pop	{r7, pc}
 8005aba:	bf00      	nop
 8005abc:	20000224 	.word	0x20000224

08005ac0 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8005ac0:	b580      	push	{r7, lr}
 8005ac2:	b08e      	sub	sp, #56	@ 0x38
 8005ac4:	af04      	add	r7, sp, #16
 8005ac6:	60f8      	str	r0, [r7, #12]
 8005ac8:	60b9      	str	r1, [r7, #8]
 8005aca:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8005acc:	2300      	movs	r3, #0
 8005ace:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005ad0:	f3ef 8305 	mrs	r3, IPSR
 8005ad4:	617b      	str	r3, [r7, #20]
  return(result);
 8005ad6:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8005ad8:	2b00      	cmp	r3, #0
 8005ada:	d17e      	bne.n	8005bda <osThreadNew+0x11a>
 8005adc:	68fb      	ldr	r3, [r7, #12]
 8005ade:	2b00      	cmp	r3, #0
 8005ae0:	d07b      	beq.n	8005bda <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8005ae2:	2380      	movs	r3, #128	@ 0x80
 8005ae4:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8005ae6:	2318      	movs	r3, #24
 8005ae8:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8005aea:	2300      	movs	r3, #0
 8005aec:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 8005aee:	f04f 33ff 	mov.w	r3, #4294967295
 8005af2:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	2b00      	cmp	r3, #0
 8005af8:	d045      	beq.n	8005b86 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	681b      	ldr	r3, [r3, #0]
 8005afe:	2b00      	cmp	r3, #0
 8005b00:	d002      	beq.n	8005b08 <osThreadNew+0x48>
        name = attr->name;
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	681b      	ldr	r3, [r3, #0]
 8005b06:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	699b      	ldr	r3, [r3, #24]
 8005b0c:	2b00      	cmp	r3, #0
 8005b0e:	d002      	beq.n	8005b16 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	699b      	ldr	r3, [r3, #24]
 8005b14:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8005b16:	69fb      	ldr	r3, [r7, #28]
 8005b18:	2b00      	cmp	r3, #0
 8005b1a:	d008      	beq.n	8005b2e <osThreadNew+0x6e>
 8005b1c:	69fb      	ldr	r3, [r7, #28]
 8005b1e:	2b38      	cmp	r3, #56	@ 0x38
 8005b20:	d805      	bhi.n	8005b2e <osThreadNew+0x6e>
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	685b      	ldr	r3, [r3, #4]
 8005b26:	f003 0301 	and.w	r3, r3, #1
 8005b2a:	2b00      	cmp	r3, #0
 8005b2c:	d001      	beq.n	8005b32 <osThreadNew+0x72>
        return (NULL);
 8005b2e:	2300      	movs	r3, #0
 8005b30:	e054      	b.n	8005bdc <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	695b      	ldr	r3, [r3, #20]
 8005b36:	2b00      	cmp	r3, #0
 8005b38:	d003      	beq.n	8005b42 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	695b      	ldr	r3, [r3, #20]
 8005b3e:	089b      	lsrs	r3, r3, #2
 8005b40:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8005b42:	687b      	ldr	r3, [r7, #4]
 8005b44:	689b      	ldr	r3, [r3, #8]
 8005b46:	2b00      	cmp	r3, #0
 8005b48:	d00e      	beq.n	8005b68 <osThreadNew+0xa8>
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	68db      	ldr	r3, [r3, #12]
 8005b4e:	2ba7      	cmp	r3, #167	@ 0xa7
 8005b50:	d90a      	bls.n	8005b68 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8005b56:	2b00      	cmp	r3, #0
 8005b58:	d006      	beq.n	8005b68 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	695b      	ldr	r3, [r3, #20]
 8005b5e:	2b00      	cmp	r3, #0
 8005b60:	d002      	beq.n	8005b68 <osThreadNew+0xa8>
        mem = 1;
 8005b62:	2301      	movs	r3, #1
 8005b64:	61bb      	str	r3, [r7, #24]
 8005b66:	e010      	b.n	8005b8a <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	689b      	ldr	r3, [r3, #8]
 8005b6c:	2b00      	cmp	r3, #0
 8005b6e:	d10c      	bne.n	8005b8a <osThreadNew+0xca>
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	68db      	ldr	r3, [r3, #12]
 8005b74:	2b00      	cmp	r3, #0
 8005b76:	d108      	bne.n	8005b8a <osThreadNew+0xca>
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	691b      	ldr	r3, [r3, #16]
 8005b7c:	2b00      	cmp	r3, #0
 8005b7e:	d104      	bne.n	8005b8a <osThreadNew+0xca>
          mem = 0;
 8005b80:	2300      	movs	r3, #0
 8005b82:	61bb      	str	r3, [r7, #24]
 8005b84:	e001      	b.n	8005b8a <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8005b86:	2300      	movs	r3, #0
 8005b88:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8005b8a:	69bb      	ldr	r3, [r7, #24]
 8005b8c:	2b01      	cmp	r3, #1
 8005b8e:	d110      	bne.n	8005bb2 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8005b94:	687a      	ldr	r2, [r7, #4]
 8005b96:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8005b98:	9202      	str	r2, [sp, #8]
 8005b9a:	9301      	str	r3, [sp, #4]
 8005b9c:	69fb      	ldr	r3, [r7, #28]
 8005b9e:	9300      	str	r3, [sp, #0]
 8005ba0:	68bb      	ldr	r3, [r7, #8]
 8005ba2:	6a3a      	ldr	r2, [r7, #32]
 8005ba4:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8005ba6:	68f8      	ldr	r0, [r7, #12]
 8005ba8:	f001 f9b6 	bl	8006f18 <xTaskCreateStatic>
 8005bac:	4603      	mov	r3, r0
 8005bae:	613b      	str	r3, [r7, #16]
 8005bb0:	e013      	b.n	8005bda <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8005bb2:	69bb      	ldr	r3, [r7, #24]
 8005bb4:	2b00      	cmp	r3, #0
 8005bb6:	d110      	bne.n	8005bda <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8005bb8:	6a3b      	ldr	r3, [r7, #32]
 8005bba:	b29a      	uxth	r2, r3
 8005bbc:	f107 0310 	add.w	r3, r7, #16
 8005bc0:	9301      	str	r3, [sp, #4]
 8005bc2:	69fb      	ldr	r3, [r7, #28]
 8005bc4:	9300      	str	r3, [sp, #0]
 8005bc6:	68bb      	ldr	r3, [r7, #8]
 8005bc8:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8005bca:	68f8      	ldr	r0, [r7, #12]
 8005bcc:	f001 fa04 	bl	8006fd8 <xTaskCreate>
 8005bd0:	4603      	mov	r3, r0
 8005bd2:	2b01      	cmp	r3, #1
 8005bd4:	d001      	beq.n	8005bda <osThreadNew+0x11a>
            hTask = NULL;
 8005bd6:	2300      	movs	r3, #0
 8005bd8:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8005bda:	693b      	ldr	r3, [r7, #16]
}
 8005bdc:	4618      	mov	r0, r3
 8005bde:	3728      	adds	r7, #40	@ 0x28
 8005be0:	46bd      	mov	sp, r7
 8005be2:	bd80      	pop	{r7, pc}

08005be4 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8005be4:	b580      	push	{r7, lr}
 8005be6:	b084      	sub	sp, #16
 8005be8:	af00      	add	r7, sp, #0
 8005bea:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005bec:	f3ef 8305 	mrs	r3, IPSR
 8005bf0:	60bb      	str	r3, [r7, #8]
  return(result);
 8005bf2:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8005bf4:	2b00      	cmp	r3, #0
 8005bf6:	d003      	beq.n	8005c00 <osDelay+0x1c>
    stat = osErrorISR;
 8005bf8:	f06f 0305 	mvn.w	r3, #5
 8005bfc:	60fb      	str	r3, [r7, #12]
 8005bfe:	e007      	b.n	8005c10 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8005c00:	2300      	movs	r3, #0
 8005c02:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	2b00      	cmp	r3, #0
 8005c08:	d002      	beq.n	8005c10 <osDelay+0x2c>
      vTaskDelay(ticks);
 8005c0a:	6878      	ldr	r0, [r7, #4]
 8005c0c:	f001 fb42 	bl	8007294 <vTaskDelay>
    }
  }

  return (stat);
 8005c10:	68fb      	ldr	r3, [r7, #12]
}
 8005c12:	4618      	mov	r0, r3
 8005c14:	3710      	adds	r7, #16
 8005c16:	46bd      	mov	sp, r7
 8005c18:	bd80      	pop	{r7, pc}

08005c1a <osMutexNew>:
}

/*---------------------------------------------------------------------------*/
#if (configUSE_OS2_MUTEX == 1)

osMutexId_t osMutexNew (const osMutexAttr_t *attr) {
 8005c1a:	b580      	push	{r7, lr}
 8005c1c:	b088      	sub	sp, #32
 8005c1e:	af00      	add	r7, sp, #0
 8005c20:	6078      	str	r0, [r7, #4]
  int32_t  mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hMutex = NULL;
 8005c22:	2300      	movs	r3, #0
 8005c24:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005c26:	f3ef 8305 	mrs	r3, IPSR
 8005c2a:	60bb      	str	r3, [r7, #8]
  return(result);
 8005c2c:	68bb      	ldr	r3, [r7, #8]

  if (!IS_IRQ()) {
 8005c2e:	2b00      	cmp	r3, #0
 8005c30:	d174      	bne.n	8005d1c <osMutexNew+0x102>
    if (attr != NULL) {
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	2b00      	cmp	r3, #0
 8005c36:	d003      	beq.n	8005c40 <osMutexNew+0x26>
      type = attr->attr_bits;
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	685b      	ldr	r3, [r3, #4]
 8005c3c:	61bb      	str	r3, [r7, #24]
 8005c3e:	e001      	b.n	8005c44 <osMutexNew+0x2a>
    } else {
      type = 0U;
 8005c40:	2300      	movs	r3, #0
 8005c42:	61bb      	str	r3, [r7, #24]
    }

    if ((type & osMutexRecursive) == osMutexRecursive) {
 8005c44:	69bb      	ldr	r3, [r7, #24]
 8005c46:	f003 0301 	and.w	r3, r3, #1
 8005c4a:	2b00      	cmp	r3, #0
 8005c4c:	d002      	beq.n	8005c54 <osMutexNew+0x3a>
      rmtx = 1U;
 8005c4e:	2301      	movs	r3, #1
 8005c50:	617b      	str	r3, [r7, #20]
 8005c52:	e001      	b.n	8005c58 <osMutexNew+0x3e>
    } else {
      rmtx = 0U;
 8005c54:	2300      	movs	r3, #0
 8005c56:	617b      	str	r3, [r7, #20]
    }

    if ((type & osMutexRobust) != osMutexRobust) {
 8005c58:	69bb      	ldr	r3, [r7, #24]
 8005c5a:	f003 0308 	and.w	r3, r3, #8
 8005c5e:	2b00      	cmp	r3, #0
 8005c60:	d15c      	bne.n	8005d1c <osMutexNew+0x102>
      mem = -1;
 8005c62:	f04f 33ff 	mov.w	r3, #4294967295
 8005c66:	613b      	str	r3, [r7, #16]

      if (attr != NULL) {
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	2b00      	cmp	r3, #0
 8005c6c:	d015      	beq.n	8005c9a <osMutexNew+0x80>
        if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	689b      	ldr	r3, [r3, #8]
 8005c72:	2b00      	cmp	r3, #0
 8005c74:	d006      	beq.n	8005c84 <osMutexNew+0x6a>
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	68db      	ldr	r3, [r3, #12]
 8005c7a:	2b4f      	cmp	r3, #79	@ 0x4f
 8005c7c:	d902      	bls.n	8005c84 <osMutexNew+0x6a>
          mem = 1;
 8005c7e:	2301      	movs	r3, #1
 8005c80:	613b      	str	r3, [r7, #16]
 8005c82:	e00c      	b.n	8005c9e <osMutexNew+0x84>
        }
        else {
          if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	689b      	ldr	r3, [r3, #8]
 8005c88:	2b00      	cmp	r3, #0
 8005c8a:	d108      	bne.n	8005c9e <osMutexNew+0x84>
 8005c8c:	687b      	ldr	r3, [r7, #4]
 8005c8e:	68db      	ldr	r3, [r3, #12]
 8005c90:	2b00      	cmp	r3, #0
 8005c92:	d104      	bne.n	8005c9e <osMutexNew+0x84>
            mem = 0;
 8005c94:	2300      	movs	r3, #0
 8005c96:	613b      	str	r3, [r7, #16]
 8005c98:	e001      	b.n	8005c9e <osMutexNew+0x84>
          }
        }
      }
      else {
        mem = 0;
 8005c9a:	2300      	movs	r3, #0
 8005c9c:	613b      	str	r3, [r7, #16]
      }

      if (mem == 1) {
 8005c9e:	693b      	ldr	r3, [r7, #16]
 8005ca0:	2b01      	cmp	r3, #1
 8005ca2:	d112      	bne.n	8005cca <osMutexNew+0xb0>
        #if (configSUPPORT_STATIC_ALLOCATION == 1)
          if (rmtx != 0U) {
 8005ca4:	697b      	ldr	r3, [r7, #20]
 8005ca6:	2b00      	cmp	r3, #0
 8005ca8:	d007      	beq.n	8005cba <osMutexNew+0xa0>
            #if (configUSE_RECURSIVE_MUTEXES == 1)
            hMutex = xSemaphoreCreateRecursiveMutexStatic (attr->cb_mem);
 8005caa:	687b      	ldr	r3, [r7, #4]
 8005cac:	689b      	ldr	r3, [r3, #8]
 8005cae:	4619      	mov	r1, r3
 8005cb0:	2004      	movs	r0, #4
 8005cb2:	f000 fb92 	bl	80063da <xQueueCreateMutexStatic>
 8005cb6:	61f8      	str	r0, [r7, #28]
 8005cb8:	e016      	b.n	8005ce8 <osMutexNew+0xce>
            #endif
          }
          else {
            hMutex = xSemaphoreCreateMutexStatic (attr->cb_mem);
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	689b      	ldr	r3, [r3, #8]
 8005cbe:	4619      	mov	r1, r3
 8005cc0:	2001      	movs	r0, #1
 8005cc2:	f000 fb8a 	bl	80063da <xQueueCreateMutexStatic>
 8005cc6:	61f8      	str	r0, [r7, #28]
 8005cc8:	e00e      	b.n	8005ce8 <osMutexNew+0xce>
          }
        #endif
      }
      else {
        if (mem == 0) {
 8005cca:	693b      	ldr	r3, [r7, #16]
 8005ccc:	2b00      	cmp	r3, #0
 8005cce:	d10b      	bne.n	8005ce8 <osMutexNew+0xce>
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            if (rmtx != 0U) {
 8005cd0:	697b      	ldr	r3, [r7, #20]
 8005cd2:	2b00      	cmp	r3, #0
 8005cd4:	d004      	beq.n	8005ce0 <osMutexNew+0xc6>
              #if (configUSE_RECURSIVE_MUTEXES == 1)
              hMutex = xSemaphoreCreateRecursiveMutex ();
 8005cd6:	2004      	movs	r0, #4
 8005cd8:	f000 fb67 	bl	80063aa <xQueueCreateMutex>
 8005cdc:	61f8      	str	r0, [r7, #28]
 8005cde:	e003      	b.n	8005ce8 <osMutexNew+0xce>
              #endif
            } else {
              hMutex = xSemaphoreCreateMutex ();
 8005ce0:	2001      	movs	r0, #1
 8005ce2:	f000 fb62 	bl	80063aa <xQueueCreateMutex>
 8005ce6:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }

      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hMutex != NULL) {
 8005ce8:	69fb      	ldr	r3, [r7, #28]
 8005cea:	2b00      	cmp	r3, #0
 8005cec:	d00c      	beq.n	8005d08 <osMutexNew+0xee>
        if (attr != NULL) {
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	2b00      	cmp	r3, #0
 8005cf2:	d003      	beq.n	8005cfc <osMutexNew+0xe2>
          name = attr->name;
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	681b      	ldr	r3, [r3, #0]
 8005cf8:	60fb      	str	r3, [r7, #12]
 8005cfa:	e001      	b.n	8005d00 <osMutexNew+0xe6>
        } else {
          name = NULL;
 8005cfc:	2300      	movs	r3, #0
 8005cfe:	60fb      	str	r3, [r7, #12]
        }
        vQueueAddToRegistry (hMutex, name);
 8005d00:	68f9      	ldr	r1, [r7, #12]
 8005d02:	69f8      	ldr	r0, [r7, #28]
 8005d04:	f001 f8aa 	bl	8006e5c <vQueueAddToRegistry>
      }
      #endif

      if ((hMutex != NULL) && (rmtx != 0U)) {
 8005d08:	69fb      	ldr	r3, [r7, #28]
 8005d0a:	2b00      	cmp	r3, #0
 8005d0c:	d006      	beq.n	8005d1c <osMutexNew+0x102>
 8005d0e:	697b      	ldr	r3, [r7, #20]
 8005d10:	2b00      	cmp	r3, #0
 8005d12:	d003      	beq.n	8005d1c <osMutexNew+0x102>
        hMutex = (SemaphoreHandle_t)((uint32_t)hMutex | 1U);
 8005d14:	69fb      	ldr	r3, [r7, #28]
 8005d16:	f043 0301 	orr.w	r3, r3, #1
 8005d1a:	61fb      	str	r3, [r7, #28]
      }
    }
  }

  return ((osMutexId_t)hMutex);
 8005d1c:	69fb      	ldr	r3, [r7, #28]
}
 8005d1e:	4618      	mov	r0, r3
 8005d20:	3720      	adds	r7, #32
 8005d22:	46bd      	mov	sp, r7
 8005d24:	bd80      	pop	{r7, pc}

08005d26 <osMutexAcquire>:

osStatus_t osMutexAcquire (osMutexId_t mutex_id, uint32_t timeout) {
 8005d26:	b580      	push	{r7, lr}
 8005d28:	b086      	sub	sp, #24
 8005d2a:	af00      	add	r7, sp, #0
 8005d2c:	6078      	str	r0, [r7, #4]
 8005d2e:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	f023 0301 	bic.w	r3, r3, #1
 8005d36:	613b      	str	r3, [r7, #16]

  rmtx = (uint32_t)mutex_id & 1U;
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	f003 0301 	and.w	r3, r3, #1
 8005d3e:	60fb      	str	r3, [r7, #12]

  stat = osOK;
 8005d40:	2300      	movs	r3, #0
 8005d42:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005d44:	f3ef 8305 	mrs	r3, IPSR
 8005d48:	60bb      	str	r3, [r7, #8]
  return(result);
 8005d4a:	68bb      	ldr	r3, [r7, #8]

  if (IS_IRQ()) {
 8005d4c:	2b00      	cmp	r3, #0
 8005d4e:	d003      	beq.n	8005d58 <osMutexAcquire+0x32>
    stat = osErrorISR;
 8005d50:	f06f 0305 	mvn.w	r3, #5
 8005d54:	617b      	str	r3, [r7, #20]
 8005d56:	e02c      	b.n	8005db2 <osMutexAcquire+0x8c>
  }
  else if (hMutex == NULL) {
 8005d58:	693b      	ldr	r3, [r7, #16]
 8005d5a:	2b00      	cmp	r3, #0
 8005d5c:	d103      	bne.n	8005d66 <osMutexAcquire+0x40>
    stat = osErrorParameter;
 8005d5e:	f06f 0303 	mvn.w	r3, #3
 8005d62:	617b      	str	r3, [r7, #20]
 8005d64:	e025      	b.n	8005db2 <osMutexAcquire+0x8c>
  }
  else {
    if (rmtx != 0U) {
 8005d66:	68fb      	ldr	r3, [r7, #12]
 8005d68:	2b00      	cmp	r3, #0
 8005d6a:	d011      	beq.n	8005d90 <osMutexAcquire+0x6a>
      #if (configUSE_RECURSIVE_MUTEXES == 1)
      if (xSemaphoreTakeRecursive (hMutex, timeout) != pdPASS) {
 8005d6c:	6839      	ldr	r1, [r7, #0]
 8005d6e:	6938      	ldr	r0, [r7, #16]
 8005d70:	f000 fb83 	bl	800647a <xQueueTakeMutexRecursive>
 8005d74:	4603      	mov	r3, r0
 8005d76:	2b01      	cmp	r3, #1
 8005d78:	d01b      	beq.n	8005db2 <osMutexAcquire+0x8c>
        if (timeout != 0U) {
 8005d7a:	683b      	ldr	r3, [r7, #0]
 8005d7c:	2b00      	cmp	r3, #0
 8005d7e:	d003      	beq.n	8005d88 <osMutexAcquire+0x62>
          stat = osErrorTimeout;
 8005d80:	f06f 0301 	mvn.w	r3, #1
 8005d84:	617b      	str	r3, [r7, #20]
 8005d86:	e014      	b.n	8005db2 <osMutexAcquire+0x8c>
        } else {
          stat = osErrorResource;
 8005d88:	f06f 0302 	mvn.w	r3, #2
 8005d8c:	617b      	str	r3, [r7, #20]
 8005d8e:	e010      	b.n	8005db2 <osMutexAcquire+0x8c>
        }
      }
      #endif
    }
    else {
      if (xSemaphoreTake (hMutex, timeout) != pdPASS) {
 8005d90:	6839      	ldr	r1, [r7, #0]
 8005d92:	6938      	ldr	r0, [r7, #16]
 8005d94:	f000 fe2a 	bl	80069ec <xQueueSemaphoreTake>
 8005d98:	4603      	mov	r3, r0
 8005d9a:	2b01      	cmp	r3, #1
 8005d9c:	d009      	beq.n	8005db2 <osMutexAcquire+0x8c>
        if (timeout != 0U) {
 8005d9e:	683b      	ldr	r3, [r7, #0]
 8005da0:	2b00      	cmp	r3, #0
 8005da2:	d003      	beq.n	8005dac <osMutexAcquire+0x86>
          stat = osErrorTimeout;
 8005da4:	f06f 0301 	mvn.w	r3, #1
 8005da8:	617b      	str	r3, [r7, #20]
 8005daa:	e002      	b.n	8005db2 <osMutexAcquire+0x8c>
        } else {
          stat = osErrorResource;
 8005dac:	f06f 0302 	mvn.w	r3, #2
 8005db0:	617b      	str	r3, [r7, #20]
        }
      }
    }
  }

  return (stat);
 8005db2:	697b      	ldr	r3, [r7, #20]
}
 8005db4:	4618      	mov	r0, r3
 8005db6:	3718      	adds	r7, #24
 8005db8:	46bd      	mov	sp, r7
 8005dba:	bd80      	pop	{r7, pc}

08005dbc <osMutexRelease>:

osStatus_t osMutexRelease (osMutexId_t mutex_id) {
 8005dbc:	b580      	push	{r7, lr}
 8005dbe:	b086      	sub	sp, #24
 8005dc0:	af00      	add	r7, sp, #0
 8005dc2:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	f023 0301 	bic.w	r3, r3, #1
 8005dca:	613b      	str	r3, [r7, #16]

  rmtx = (uint32_t)mutex_id & 1U;
 8005dcc:	687b      	ldr	r3, [r7, #4]
 8005dce:	f003 0301 	and.w	r3, r3, #1
 8005dd2:	60fb      	str	r3, [r7, #12]

  stat = osOK;
 8005dd4:	2300      	movs	r3, #0
 8005dd6:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005dd8:	f3ef 8305 	mrs	r3, IPSR
 8005ddc:	60bb      	str	r3, [r7, #8]
  return(result);
 8005dde:	68bb      	ldr	r3, [r7, #8]

  if (IS_IRQ()) {
 8005de0:	2b00      	cmp	r3, #0
 8005de2:	d003      	beq.n	8005dec <osMutexRelease+0x30>
    stat = osErrorISR;
 8005de4:	f06f 0305 	mvn.w	r3, #5
 8005de8:	617b      	str	r3, [r7, #20]
 8005dea:	e01f      	b.n	8005e2c <osMutexRelease+0x70>
  }
  else if (hMutex == NULL) {
 8005dec:	693b      	ldr	r3, [r7, #16]
 8005dee:	2b00      	cmp	r3, #0
 8005df0:	d103      	bne.n	8005dfa <osMutexRelease+0x3e>
    stat = osErrorParameter;
 8005df2:	f06f 0303 	mvn.w	r3, #3
 8005df6:	617b      	str	r3, [r7, #20]
 8005df8:	e018      	b.n	8005e2c <osMutexRelease+0x70>
  }
  else {
    if (rmtx != 0U) {
 8005dfa:	68fb      	ldr	r3, [r7, #12]
 8005dfc:	2b00      	cmp	r3, #0
 8005dfe:	d009      	beq.n	8005e14 <osMutexRelease+0x58>
      #if (configUSE_RECURSIVE_MUTEXES == 1)
      if (xSemaphoreGiveRecursive (hMutex) != pdPASS) {
 8005e00:	6938      	ldr	r0, [r7, #16]
 8005e02:	f000 fb05 	bl	8006410 <xQueueGiveMutexRecursive>
 8005e06:	4603      	mov	r3, r0
 8005e08:	2b01      	cmp	r3, #1
 8005e0a:	d00f      	beq.n	8005e2c <osMutexRelease+0x70>
        stat = osErrorResource;
 8005e0c:	f06f 0302 	mvn.w	r3, #2
 8005e10:	617b      	str	r3, [r7, #20]
 8005e12:	e00b      	b.n	8005e2c <osMutexRelease+0x70>
      }
      #endif
    }
    else {
      if (xSemaphoreGive (hMutex) != pdPASS) {
 8005e14:	2300      	movs	r3, #0
 8005e16:	2200      	movs	r2, #0
 8005e18:	2100      	movs	r1, #0
 8005e1a:	6938      	ldr	r0, [r7, #16]
 8005e1c:	f000 fb64 	bl	80064e8 <xQueueGenericSend>
 8005e20:	4603      	mov	r3, r0
 8005e22:	2b01      	cmp	r3, #1
 8005e24:	d002      	beq.n	8005e2c <osMutexRelease+0x70>
        stat = osErrorResource;
 8005e26:	f06f 0302 	mvn.w	r3, #2
 8005e2a:	617b      	str	r3, [r7, #20]
      }
    }
  }

  return (stat);
 8005e2c:	697b      	ldr	r3, [r7, #20]
}
 8005e2e:	4618      	mov	r0, r3
 8005e30:	3718      	adds	r7, #24
 8005e32:	46bd      	mov	sp, r7
 8005e34:	bd80      	pop	{r7, pc}

08005e36 <osMessageQueueNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 8005e36:	b580      	push	{r7, lr}
 8005e38:	b08a      	sub	sp, #40	@ 0x28
 8005e3a:	af02      	add	r7, sp, #8
 8005e3c:	60f8      	str	r0, [r7, #12]
 8005e3e:	60b9      	str	r1, [r7, #8]
 8005e40:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 8005e42:	2300      	movs	r3, #0
 8005e44:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005e46:	f3ef 8305 	mrs	r3, IPSR
 8005e4a:	613b      	str	r3, [r7, #16]
  return(result);
 8005e4c:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 8005e4e:	2b00      	cmp	r3, #0
 8005e50:	d15f      	bne.n	8005f12 <osMessageQueueNew+0xdc>
 8005e52:	68fb      	ldr	r3, [r7, #12]
 8005e54:	2b00      	cmp	r3, #0
 8005e56:	d05c      	beq.n	8005f12 <osMessageQueueNew+0xdc>
 8005e58:	68bb      	ldr	r3, [r7, #8]
 8005e5a:	2b00      	cmp	r3, #0
 8005e5c:	d059      	beq.n	8005f12 <osMessageQueueNew+0xdc>
    mem = -1;
 8005e5e:	f04f 33ff 	mov.w	r3, #4294967295
 8005e62:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8005e64:	687b      	ldr	r3, [r7, #4]
 8005e66:	2b00      	cmp	r3, #0
 8005e68:	d029      	beq.n	8005ebe <osMessageQueueNew+0x88>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	689b      	ldr	r3, [r3, #8]
 8005e6e:	2b00      	cmp	r3, #0
 8005e70:	d012      	beq.n	8005e98 <osMessageQueueNew+0x62>
 8005e72:	687b      	ldr	r3, [r7, #4]
 8005e74:	68db      	ldr	r3, [r3, #12]
 8005e76:	2b4f      	cmp	r3, #79	@ 0x4f
 8005e78:	d90e      	bls.n	8005e98 <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8005e7a:	687b      	ldr	r3, [r7, #4]
 8005e7c:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8005e7e:	2b00      	cmp	r3, #0
 8005e80:	d00a      	beq.n	8005e98 <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	695a      	ldr	r2, [r3, #20]
 8005e86:	68fb      	ldr	r3, [r7, #12]
 8005e88:	68b9      	ldr	r1, [r7, #8]
 8005e8a:	fb01 f303 	mul.w	r3, r1, r3
 8005e8e:	429a      	cmp	r2, r3
 8005e90:	d302      	bcc.n	8005e98 <osMessageQueueNew+0x62>
        mem = 1;
 8005e92:	2301      	movs	r3, #1
 8005e94:	61bb      	str	r3, [r7, #24]
 8005e96:	e014      	b.n	8005ec2 <osMessageQueueNew+0x8c>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	689b      	ldr	r3, [r3, #8]
 8005e9c:	2b00      	cmp	r3, #0
 8005e9e:	d110      	bne.n	8005ec2 <osMessageQueueNew+0x8c>
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	68db      	ldr	r3, [r3, #12]
 8005ea4:	2b00      	cmp	r3, #0
 8005ea6:	d10c      	bne.n	8005ec2 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8005eac:	2b00      	cmp	r3, #0
 8005eae:	d108      	bne.n	8005ec2 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	695b      	ldr	r3, [r3, #20]
 8005eb4:	2b00      	cmp	r3, #0
 8005eb6:	d104      	bne.n	8005ec2 <osMessageQueueNew+0x8c>
          mem = 0;
 8005eb8:	2300      	movs	r3, #0
 8005eba:	61bb      	str	r3, [r7, #24]
 8005ebc:	e001      	b.n	8005ec2 <osMessageQueueNew+0x8c>
        }
      }
    }
    else {
      mem = 0;
 8005ebe:	2300      	movs	r3, #0
 8005ec0:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8005ec2:	69bb      	ldr	r3, [r7, #24]
 8005ec4:	2b01      	cmp	r3, #1
 8005ec6:	d10b      	bne.n	8005ee0 <osMessageQueueNew+0xaa>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	691a      	ldr	r2, [r3, #16]
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	689b      	ldr	r3, [r3, #8]
 8005ed0:	2100      	movs	r1, #0
 8005ed2:	9100      	str	r1, [sp, #0]
 8005ed4:	68b9      	ldr	r1, [r7, #8]
 8005ed6:	68f8      	ldr	r0, [r7, #12]
 8005ed8:	f000 f972 	bl	80061c0 <xQueueGenericCreateStatic>
 8005edc:	61f8      	str	r0, [r7, #28]
 8005ede:	e008      	b.n	8005ef2 <osMessageQueueNew+0xbc>
      #endif
    }
    else {
      if (mem == 0) {
 8005ee0:	69bb      	ldr	r3, [r7, #24]
 8005ee2:	2b00      	cmp	r3, #0
 8005ee4:	d105      	bne.n	8005ef2 <osMessageQueueNew+0xbc>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hQueue = xQueueCreate (msg_count, msg_size);
 8005ee6:	2200      	movs	r2, #0
 8005ee8:	68b9      	ldr	r1, [r7, #8]
 8005eea:	68f8      	ldr	r0, [r7, #12]
 8005eec:	f000 f9e5 	bl	80062ba <xQueueGenericCreate>
 8005ef0:	61f8      	str	r0, [r7, #28]
        #endif
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 8005ef2:	69fb      	ldr	r3, [r7, #28]
 8005ef4:	2b00      	cmp	r3, #0
 8005ef6:	d00c      	beq.n	8005f12 <osMessageQueueNew+0xdc>
      if (attr != NULL) {
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	2b00      	cmp	r3, #0
 8005efc:	d003      	beq.n	8005f06 <osMessageQueueNew+0xd0>
        name = attr->name;
 8005efe:	687b      	ldr	r3, [r7, #4]
 8005f00:	681b      	ldr	r3, [r3, #0]
 8005f02:	617b      	str	r3, [r7, #20]
 8005f04:	e001      	b.n	8005f0a <osMessageQueueNew+0xd4>
      } else {
        name = NULL;
 8005f06:	2300      	movs	r3, #0
 8005f08:	617b      	str	r3, [r7, #20]
      }
      vQueueAddToRegistry (hQueue, name);
 8005f0a:	6979      	ldr	r1, [r7, #20]
 8005f0c:	69f8      	ldr	r0, [r7, #28]
 8005f0e:	f000 ffa5 	bl	8006e5c <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 8005f12:	69fb      	ldr	r3, [r7, #28]
}
 8005f14:	4618      	mov	r0, r3
 8005f16:	3720      	adds	r7, #32
 8005f18:	46bd      	mov	sp, r7
 8005f1a:	bd80      	pop	{r7, pc}

08005f1c <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8005f1c:	b480      	push	{r7}
 8005f1e:	b085      	sub	sp, #20
 8005f20:	af00      	add	r7, sp, #0
 8005f22:	60f8      	str	r0, [r7, #12]
 8005f24:	60b9      	str	r1, [r7, #8]
 8005f26:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8005f28:	68fb      	ldr	r3, [r7, #12]
 8005f2a:	4a07      	ldr	r2, [pc, #28]	@ (8005f48 <vApplicationGetIdleTaskMemory+0x2c>)
 8005f2c:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8005f2e:	68bb      	ldr	r3, [r7, #8]
 8005f30:	4a06      	ldr	r2, [pc, #24]	@ (8005f4c <vApplicationGetIdleTaskMemory+0x30>)
 8005f32:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8005f34:	687b      	ldr	r3, [r7, #4]
 8005f36:	2280      	movs	r2, #128	@ 0x80
 8005f38:	601a      	str	r2, [r3, #0]
}
 8005f3a:	bf00      	nop
 8005f3c:	3714      	adds	r7, #20
 8005f3e:	46bd      	mov	sp, r7
 8005f40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f44:	4770      	bx	lr
 8005f46:	bf00      	nop
 8005f48:	20000228 	.word	0x20000228
 8005f4c:	200002d0 	.word	0x200002d0

08005f50 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8005f50:	b480      	push	{r7}
 8005f52:	b085      	sub	sp, #20
 8005f54:	af00      	add	r7, sp, #0
 8005f56:	60f8      	str	r0, [r7, #12]
 8005f58:	60b9      	str	r1, [r7, #8]
 8005f5a:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8005f5c:	68fb      	ldr	r3, [r7, #12]
 8005f5e:	4a07      	ldr	r2, [pc, #28]	@ (8005f7c <vApplicationGetTimerTaskMemory+0x2c>)
 8005f60:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8005f62:	68bb      	ldr	r3, [r7, #8]
 8005f64:	4a06      	ldr	r2, [pc, #24]	@ (8005f80 <vApplicationGetTimerTaskMemory+0x30>)
 8005f66:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8005f68:	687b      	ldr	r3, [r7, #4]
 8005f6a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8005f6e:	601a      	str	r2, [r3, #0]
}
 8005f70:	bf00      	nop
 8005f72:	3714      	adds	r7, #20
 8005f74:	46bd      	mov	sp, r7
 8005f76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f7a:	4770      	bx	lr
 8005f7c:	200004d0 	.word	0x200004d0
 8005f80:	20000578 	.word	0x20000578

08005f84 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8005f84:	b480      	push	{r7}
 8005f86:	b083      	sub	sp, #12
 8005f88:	af00      	add	r7, sp, #0
 8005f8a:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	f103 0208 	add.w	r2, r3, #8
 8005f92:	687b      	ldr	r3, [r7, #4]
 8005f94:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8005f96:	687b      	ldr	r3, [r7, #4]
 8005f98:	f04f 32ff 	mov.w	r2, #4294967295
 8005f9c:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005f9e:	687b      	ldr	r3, [r7, #4]
 8005fa0:	f103 0208 	add.w	r2, r3, #8
 8005fa4:	687b      	ldr	r3, [r7, #4]
 8005fa6:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	f103 0208 	add.w	r2, r3, #8
 8005fae:	687b      	ldr	r3, [r7, #4]
 8005fb0:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8005fb2:	687b      	ldr	r3, [r7, #4]
 8005fb4:	2200      	movs	r2, #0
 8005fb6:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8005fb8:	bf00      	nop
 8005fba:	370c      	adds	r7, #12
 8005fbc:	46bd      	mov	sp, r7
 8005fbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fc2:	4770      	bx	lr

08005fc4 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8005fc4:	b480      	push	{r7}
 8005fc6:	b083      	sub	sp, #12
 8005fc8:	af00      	add	r7, sp, #0
 8005fca:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	2200      	movs	r2, #0
 8005fd0:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8005fd2:	bf00      	nop
 8005fd4:	370c      	adds	r7, #12
 8005fd6:	46bd      	mov	sp, r7
 8005fd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fdc:	4770      	bx	lr

08005fde <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8005fde:	b480      	push	{r7}
 8005fe0:	b085      	sub	sp, #20
 8005fe2:	af00      	add	r7, sp, #0
 8005fe4:	6078      	str	r0, [r7, #4]
 8005fe6:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	685b      	ldr	r3, [r3, #4]
 8005fec:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8005fee:	683b      	ldr	r3, [r7, #0]
 8005ff0:	68fa      	ldr	r2, [r7, #12]
 8005ff2:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8005ff4:	68fb      	ldr	r3, [r7, #12]
 8005ff6:	689a      	ldr	r2, [r3, #8]
 8005ff8:	683b      	ldr	r3, [r7, #0]
 8005ffa:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8005ffc:	68fb      	ldr	r3, [r7, #12]
 8005ffe:	689b      	ldr	r3, [r3, #8]
 8006000:	683a      	ldr	r2, [r7, #0]
 8006002:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8006004:	68fb      	ldr	r3, [r7, #12]
 8006006:	683a      	ldr	r2, [r7, #0]
 8006008:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800600a:	683b      	ldr	r3, [r7, #0]
 800600c:	687a      	ldr	r2, [r7, #4]
 800600e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	681b      	ldr	r3, [r3, #0]
 8006014:	1c5a      	adds	r2, r3, #1
 8006016:	687b      	ldr	r3, [r7, #4]
 8006018:	601a      	str	r2, [r3, #0]
}
 800601a:	bf00      	nop
 800601c:	3714      	adds	r7, #20
 800601e:	46bd      	mov	sp, r7
 8006020:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006024:	4770      	bx	lr

08006026 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8006026:	b480      	push	{r7}
 8006028:	b085      	sub	sp, #20
 800602a:	af00      	add	r7, sp, #0
 800602c:	6078      	str	r0, [r7, #4]
 800602e:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8006030:	683b      	ldr	r3, [r7, #0]
 8006032:	681b      	ldr	r3, [r3, #0]
 8006034:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8006036:	68bb      	ldr	r3, [r7, #8]
 8006038:	f1b3 3fff 	cmp.w	r3, #4294967295
 800603c:	d103      	bne.n	8006046 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800603e:	687b      	ldr	r3, [r7, #4]
 8006040:	691b      	ldr	r3, [r3, #16]
 8006042:	60fb      	str	r3, [r7, #12]
 8006044:	e00c      	b.n	8006060 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8006046:	687b      	ldr	r3, [r7, #4]
 8006048:	3308      	adds	r3, #8
 800604a:	60fb      	str	r3, [r7, #12]
 800604c:	e002      	b.n	8006054 <vListInsert+0x2e>
 800604e:	68fb      	ldr	r3, [r7, #12]
 8006050:	685b      	ldr	r3, [r3, #4]
 8006052:	60fb      	str	r3, [r7, #12]
 8006054:	68fb      	ldr	r3, [r7, #12]
 8006056:	685b      	ldr	r3, [r3, #4]
 8006058:	681b      	ldr	r3, [r3, #0]
 800605a:	68ba      	ldr	r2, [r7, #8]
 800605c:	429a      	cmp	r2, r3
 800605e:	d2f6      	bcs.n	800604e <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8006060:	68fb      	ldr	r3, [r7, #12]
 8006062:	685a      	ldr	r2, [r3, #4]
 8006064:	683b      	ldr	r3, [r7, #0]
 8006066:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8006068:	683b      	ldr	r3, [r7, #0]
 800606a:	685b      	ldr	r3, [r3, #4]
 800606c:	683a      	ldr	r2, [r7, #0]
 800606e:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8006070:	683b      	ldr	r3, [r7, #0]
 8006072:	68fa      	ldr	r2, [r7, #12]
 8006074:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8006076:	68fb      	ldr	r3, [r7, #12]
 8006078:	683a      	ldr	r2, [r7, #0]
 800607a:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800607c:	683b      	ldr	r3, [r7, #0]
 800607e:	687a      	ldr	r2, [r7, #4]
 8006080:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	681b      	ldr	r3, [r3, #0]
 8006086:	1c5a      	adds	r2, r3, #1
 8006088:	687b      	ldr	r3, [r7, #4]
 800608a:	601a      	str	r2, [r3, #0]
}
 800608c:	bf00      	nop
 800608e:	3714      	adds	r7, #20
 8006090:	46bd      	mov	sp, r7
 8006092:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006096:	4770      	bx	lr

08006098 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8006098:	b480      	push	{r7}
 800609a:	b085      	sub	sp, #20
 800609c:	af00      	add	r7, sp, #0
 800609e:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	691b      	ldr	r3, [r3, #16]
 80060a4:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	685b      	ldr	r3, [r3, #4]
 80060aa:	687a      	ldr	r2, [r7, #4]
 80060ac:	6892      	ldr	r2, [r2, #8]
 80060ae:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80060b0:	687b      	ldr	r3, [r7, #4]
 80060b2:	689b      	ldr	r3, [r3, #8]
 80060b4:	687a      	ldr	r2, [r7, #4]
 80060b6:	6852      	ldr	r2, [r2, #4]
 80060b8:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80060ba:	68fb      	ldr	r3, [r7, #12]
 80060bc:	685b      	ldr	r3, [r3, #4]
 80060be:	687a      	ldr	r2, [r7, #4]
 80060c0:	429a      	cmp	r2, r3
 80060c2:	d103      	bne.n	80060cc <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	689a      	ldr	r2, [r3, #8]
 80060c8:	68fb      	ldr	r3, [r7, #12]
 80060ca:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 80060cc:	687b      	ldr	r3, [r7, #4]
 80060ce:	2200      	movs	r2, #0
 80060d0:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80060d2:	68fb      	ldr	r3, [r7, #12]
 80060d4:	681b      	ldr	r3, [r3, #0]
 80060d6:	1e5a      	subs	r2, r3, #1
 80060d8:	68fb      	ldr	r3, [r7, #12]
 80060da:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80060dc:	68fb      	ldr	r3, [r7, #12]
 80060de:	681b      	ldr	r3, [r3, #0]
}
 80060e0:	4618      	mov	r0, r3
 80060e2:	3714      	adds	r7, #20
 80060e4:	46bd      	mov	sp, r7
 80060e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060ea:	4770      	bx	lr

080060ec <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 80060ec:	b580      	push	{r7, lr}
 80060ee:	b084      	sub	sp, #16
 80060f0:	af00      	add	r7, sp, #0
 80060f2:	6078      	str	r0, [r7, #4]
 80060f4:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 80060f6:	687b      	ldr	r3, [r7, #4]
 80060f8:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80060fa:	68fb      	ldr	r3, [r7, #12]
 80060fc:	2b00      	cmp	r3, #0
 80060fe:	d10b      	bne.n	8006118 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8006100:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006104:	f383 8811 	msr	BASEPRI, r3
 8006108:	f3bf 8f6f 	isb	sy
 800610c:	f3bf 8f4f 	dsb	sy
 8006110:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8006112:	bf00      	nop
 8006114:	bf00      	nop
 8006116:	e7fd      	b.n	8006114 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8006118:	f002 fdde 	bl	8008cd8 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800611c:	68fb      	ldr	r3, [r7, #12]
 800611e:	681a      	ldr	r2, [r3, #0]
 8006120:	68fb      	ldr	r3, [r7, #12]
 8006122:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006124:	68f9      	ldr	r1, [r7, #12]
 8006126:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8006128:	fb01 f303 	mul.w	r3, r1, r3
 800612c:	441a      	add	r2, r3
 800612e:	68fb      	ldr	r3, [r7, #12]
 8006130:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8006132:	68fb      	ldr	r3, [r7, #12]
 8006134:	2200      	movs	r2, #0
 8006136:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8006138:	68fb      	ldr	r3, [r7, #12]
 800613a:	681a      	ldr	r2, [r3, #0]
 800613c:	68fb      	ldr	r3, [r7, #12]
 800613e:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8006140:	68fb      	ldr	r3, [r7, #12]
 8006142:	681a      	ldr	r2, [r3, #0]
 8006144:	68fb      	ldr	r3, [r7, #12]
 8006146:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006148:	3b01      	subs	r3, #1
 800614a:	68f9      	ldr	r1, [r7, #12]
 800614c:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800614e:	fb01 f303 	mul.w	r3, r1, r3
 8006152:	441a      	add	r2, r3
 8006154:	68fb      	ldr	r3, [r7, #12]
 8006156:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8006158:	68fb      	ldr	r3, [r7, #12]
 800615a:	22ff      	movs	r2, #255	@ 0xff
 800615c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8006160:	68fb      	ldr	r3, [r7, #12]
 8006162:	22ff      	movs	r2, #255	@ 0xff
 8006164:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8006168:	683b      	ldr	r3, [r7, #0]
 800616a:	2b00      	cmp	r3, #0
 800616c:	d114      	bne.n	8006198 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800616e:	68fb      	ldr	r3, [r7, #12]
 8006170:	691b      	ldr	r3, [r3, #16]
 8006172:	2b00      	cmp	r3, #0
 8006174:	d01a      	beq.n	80061ac <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006176:	68fb      	ldr	r3, [r7, #12]
 8006178:	3310      	adds	r3, #16
 800617a:	4618      	mov	r0, r3
 800617c:	f001 fb5e 	bl	800783c <xTaskRemoveFromEventList>
 8006180:	4603      	mov	r3, r0
 8006182:	2b00      	cmp	r3, #0
 8006184:	d012      	beq.n	80061ac <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8006186:	4b0d      	ldr	r3, [pc, #52]	@ (80061bc <xQueueGenericReset+0xd0>)
 8006188:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800618c:	601a      	str	r2, [r3, #0]
 800618e:	f3bf 8f4f 	dsb	sy
 8006192:	f3bf 8f6f 	isb	sy
 8006196:	e009      	b.n	80061ac <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8006198:	68fb      	ldr	r3, [r7, #12]
 800619a:	3310      	adds	r3, #16
 800619c:	4618      	mov	r0, r3
 800619e:	f7ff fef1 	bl	8005f84 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80061a2:	68fb      	ldr	r3, [r7, #12]
 80061a4:	3324      	adds	r3, #36	@ 0x24
 80061a6:	4618      	mov	r0, r3
 80061a8:	f7ff feec 	bl	8005f84 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 80061ac:	f002 fdc6 	bl	8008d3c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 80061b0:	2301      	movs	r3, #1
}
 80061b2:	4618      	mov	r0, r3
 80061b4:	3710      	adds	r7, #16
 80061b6:	46bd      	mov	sp, r7
 80061b8:	bd80      	pop	{r7, pc}
 80061ba:	bf00      	nop
 80061bc:	e000ed04 	.word	0xe000ed04

080061c0 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 80061c0:	b580      	push	{r7, lr}
 80061c2:	b08e      	sub	sp, #56	@ 0x38
 80061c4:	af02      	add	r7, sp, #8
 80061c6:	60f8      	str	r0, [r7, #12]
 80061c8:	60b9      	str	r1, [r7, #8]
 80061ca:	607a      	str	r2, [r7, #4]
 80061cc:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80061ce:	68fb      	ldr	r3, [r7, #12]
 80061d0:	2b00      	cmp	r3, #0
 80061d2:	d10b      	bne.n	80061ec <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 80061d4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80061d8:	f383 8811 	msr	BASEPRI, r3
 80061dc:	f3bf 8f6f 	isb	sy
 80061e0:	f3bf 8f4f 	dsb	sy
 80061e4:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80061e6:	bf00      	nop
 80061e8:	bf00      	nop
 80061ea:	e7fd      	b.n	80061e8 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 80061ec:	683b      	ldr	r3, [r7, #0]
 80061ee:	2b00      	cmp	r3, #0
 80061f0:	d10b      	bne.n	800620a <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 80061f2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80061f6:	f383 8811 	msr	BASEPRI, r3
 80061fa:	f3bf 8f6f 	isb	sy
 80061fe:	f3bf 8f4f 	dsb	sy
 8006202:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8006204:	bf00      	nop
 8006206:	bf00      	nop
 8006208:	e7fd      	b.n	8006206 <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800620a:	687b      	ldr	r3, [r7, #4]
 800620c:	2b00      	cmp	r3, #0
 800620e:	d002      	beq.n	8006216 <xQueueGenericCreateStatic+0x56>
 8006210:	68bb      	ldr	r3, [r7, #8]
 8006212:	2b00      	cmp	r3, #0
 8006214:	d001      	beq.n	800621a <xQueueGenericCreateStatic+0x5a>
 8006216:	2301      	movs	r3, #1
 8006218:	e000      	b.n	800621c <xQueueGenericCreateStatic+0x5c>
 800621a:	2300      	movs	r3, #0
 800621c:	2b00      	cmp	r3, #0
 800621e:	d10b      	bne.n	8006238 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 8006220:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006224:	f383 8811 	msr	BASEPRI, r3
 8006228:	f3bf 8f6f 	isb	sy
 800622c:	f3bf 8f4f 	dsb	sy
 8006230:	623b      	str	r3, [r7, #32]
}
 8006232:	bf00      	nop
 8006234:	bf00      	nop
 8006236:	e7fd      	b.n	8006234 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8006238:	687b      	ldr	r3, [r7, #4]
 800623a:	2b00      	cmp	r3, #0
 800623c:	d102      	bne.n	8006244 <xQueueGenericCreateStatic+0x84>
 800623e:	68bb      	ldr	r3, [r7, #8]
 8006240:	2b00      	cmp	r3, #0
 8006242:	d101      	bne.n	8006248 <xQueueGenericCreateStatic+0x88>
 8006244:	2301      	movs	r3, #1
 8006246:	e000      	b.n	800624a <xQueueGenericCreateStatic+0x8a>
 8006248:	2300      	movs	r3, #0
 800624a:	2b00      	cmp	r3, #0
 800624c:	d10b      	bne.n	8006266 <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 800624e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006252:	f383 8811 	msr	BASEPRI, r3
 8006256:	f3bf 8f6f 	isb	sy
 800625a:	f3bf 8f4f 	dsb	sy
 800625e:	61fb      	str	r3, [r7, #28]
}
 8006260:	bf00      	nop
 8006262:	bf00      	nop
 8006264:	e7fd      	b.n	8006262 <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8006266:	2350      	movs	r3, #80	@ 0x50
 8006268:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800626a:	697b      	ldr	r3, [r7, #20]
 800626c:	2b50      	cmp	r3, #80	@ 0x50
 800626e:	d00b      	beq.n	8006288 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8006270:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006274:	f383 8811 	msr	BASEPRI, r3
 8006278:	f3bf 8f6f 	isb	sy
 800627c:	f3bf 8f4f 	dsb	sy
 8006280:	61bb      	str	r3, [r7, #24]
}
 8006282:	bf00      	nop
 8006284:	bf00      	nop
 8006286:	e7fd      	b.n	8006284 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8006288:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800628a:	683b      	ldr	r3, [r7, #0]
 800628c:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 800628e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006290:	2b00      	cmp	r3, #0
 8006292:	d00d      	beq.n	80062b0 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8006294:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006296:	2201      	movs	r2, #1
 8006298:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800629c:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 80062a0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80062a2:	9300      	str	r3, [sp, #0]
 80062a4:	4613      	mov	r3, r2
 80062a6:	687a      	ldr	r2, [r7, #4]
 80062a8:	68b9      	ldr	r1, [r7, #8]
 80062aa:	68f8      	ldr	r0, [r7, #12]
 80062ac:	f000 f840 	bl	8006330 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80062b0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 80062b2:	4618      	mov	r0, r3
 80062b4:	3730      	adds	r7, #48	@ 0x30
 80062b6:	46bd      	mov	sp, r7
 80062b8:	bd80      	pop	{r7, pc}

080062ba <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 80062ba:	b580      	push	{r7, lr}
 80062bc:	b08a      	sub	sp, #40	@ 0x28
 80062be:	af02      	add	r7, sp, #8
 80062c0:	60f8      	str	r0, [r7, #12]
 80062c2:	60b9      	str	r1, [r7, #8]
 80062c4:	4613      	mov	r3, r2
 80062c6:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80062c8:	68fb      	ldr	r3, [r7, #12]
 80062ca:	2b00      	cmp	r3, #0
 80062cc:	d10b      	bne.n	80062e6 <xQueueGenericCreate+0x2c>
	__asm volatile
 80062ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80062d2:	f383 8811 	msr	BASEPRI, r3
 80062d6:	f3bf 8f6f 	isb	sy
 80062da:	f3bf 8f4f 	dsb	sy
 80062de:	613b      	str	r3, [r7, #16]
}
 80062e0:	bf00      	nop
 80062e2:	bf00      	nop
 80062e4:	e7fd      	b.n	80062e2 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80062e6:	68fb      	ldr	r3, [r7, #12]
 80062e8:	68ba      	ldr	r2, [r7, #8]
 80062ea:	fb02 f303 	mul.w	r3, r2, r3
 80062ee:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 80062f0:	69fb      	ldr	r3, [r7, #28]
 80062f2:	3350      	adds	r3, #80	@ 0x50
 80062f4:	4618      	mov	r0, r3
 80062f6:	f002 fe11 	bl	8008f1c <pvPortMalloc>
 80062fa:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 80062fc:	69bb      	ldr	r3, [r7, #24]
 80062fe:	2b00      	cmp	r3, #0
 8006300:	d011      	beq.n	8006326 <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8006302:	69bb      	ldr	r3, [r7, #24]
 8006304:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8006306:	697b      	ldr	r3, [r7, #20]
 8006308:	3350      	adds	r3, #80	@ 0x50
 800630a:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 800630c:	69bb      	ldr	r3, [r7, #24]
 800630e:	2200      	movs	r2, #0
 8006310:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8006314:	79fa      	ldrb	r2, [r7, #7]
 8006316:	69bb      	ldr	r3, [r7, #24]
 8006318:	9300      	str	r3, [sp, #0]
 800631a:	4613      	mov	r3, r2
 800631c:	697a      	ldr	r2, [r7, #20]
 800631e:	68b9      	ldr	r1, [r7, #8]
 8006320:	68f8      	ldr	r0, [r7, #12]
 8006322:	f000 f805 	bl	8006330 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8006326:	69bb      	ldr	r3, [r7, #24]
	}
 8006328:	4618      	mov	r0, r3
 800632a:	3720      	adds	r7, #32
 800632c:	46bd      	mov	sp, r7
 800632e:	bd80      	pop	{r7, pc}

08006330 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8006330:	b580      	push	{r7, lr}
 8006332:	b084      	sub	sp, #16
 8006334:	af00      	add	r7, sp, #0
 8006336:	60f8      	str	r0, [r7, #12]
 8006338:	60b9      	str	r1, [r7, #8]
 800633a:	607a      	str	r2, [r7, #4]
 800633c:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800633e:	68bb      	ldr	r3, [r7, #8]
 8006340:	2b00      	cmp	r3, #0
 8006342:	d103      	bne.n	800634c <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8006344:	69bb      	ldr	r3, [r7, #24]
 8006346:	69ba      	ldr	r2, [r7, #24]
 8006348:	601a      	str	r2, [r3, #0]
 800634a:	e002      	b.n	8006352 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800634c:	69bb      	ldr	r3, [r7, #24]
 800634e:	687a      	ldr	r2, [r7, #4]
 8006350:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8006352:	69bb      	ldr	r3, [r7, #24]
 8006354:	68fa      	ldr	r2, [r7, #12]
 8006356:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8006358:	69bb      	ldr	r3, [r7, #24]
 800635a:	68ba      	ldr	r2, [r7, #8]
 800635c:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800635e:	2101      	movs	r1, #1
 8006360:	69b8      	ldr	r0, [r7, #24]
 8006362:	f7ff fec3 	bl	80060ec <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8006366:	69bb      	ldr	r3, [r7, #24]
 8006368:	78fa      	ldrb	r2, [r7, #3]
 800636a:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800636e:	bf00      	nop
 8006370:	3710      	adds	r7, #16
 8006372:	46bd      	mov	sp, r7
 8006374:	bd80      	pop	{r7, pc}

08006376 <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 8006376:	b580      	push	{r7, lr}
 8006378:	b082      	sub	sp, #8
 800637a:	af00      	add	r7, sp, #0
 800637c:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 800637e:	687b      	ldr	r3, [r7, #4]
 8006380:	2b00      	cmp	r3, #0
 8006382:	d00e      	beq.n	80063a2 <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 8006384:	687b      	ldr	r3, [r7, #4]
 8006386:	2200      	movs	r2, #0
 8006388:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 800638a:	687b      	ldr	r3, [r7, #4]
 800638c:	2200      	movs	r2, #0
 800638e:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 8006390:	687b      	ldr	r3, [r7, #4]
 8006392:	2200      	movs	r2, #0
 8006394:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 8006396:	2300      	movs	r3, #0
 8006398:	2200      	movs	r2, #0
 800639a:	2100      	movs	r1, #0
 800639c:	6878      	ldr	r0, [r7, #4]
 800639e:	f000 f8a3 	bl	80064e8 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 80063a2:	bf00      	nop
 80063a4:	3708      	adds	r7, #8
 80063a6:	46bd      	mov	sp, r7
 80063a8:	bd80      	pop	{r7, pc}

080063aa <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 80063aa:	b580      	push	{r7, lr}
 80063ac:	b086      	sub	sp, #24
 80063ae:	af00      	add	r7, sp, #0
 80063b0:	4603      	mov	r3, r0
 80063b2:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 80063b4:	2301      	movs	r3, #1
 80063b6:	617b      	str	r3, [r7, #20]
 80063b8:	2300      	movs	r3, #0
 80063ba:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 80063bc:	79fb      	ldrb	r3, [r7, #7]
 80063be:	461a      	mov	r2, r3
 80063c0:	6939      	ldr	r1, [r7, #16]
 80063c2:	6978      	ldr	r0, [r7, #20]
 80063c4:	f7ff ff79 	bl	80062ba <xQueueGenericCreate>
 80063c8:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 80063ca:	68f8      	ldr	r0, [r7, #12]
 80063cc:	f7ff ffd3 	bl	8006376 <prvInitialiseMutex>

		return xNewQueue;
 80063d0:	68fb      	ldr	r3, [r7, #12]
	}
 80063d2:	4618      	mov	r0, r3
 80063d4:	3718      	adds	r7, #24
 80063d6:	46bd      	mov	sp, r7
 80063d8:	bd80      	pop	{r7, pc}

080063da <xQueueCreateMutexStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutexStatic( const uint8_t ucQueueType, StaticQueue_t *pxStaticQueue )
	{
 80063da:	b580      	push	{r7, lr}
 80063dc:	b088      	sub	sp, #32
 80063de:	af02      	add	r7, sp, #8
 80063e0:	4603      	mov	r3, r0
 80063e2:	6039      	str	r1, [r7, #0]
 80063e4:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 80063e6:	2301      	movs	r3, #1
 80063e8:	617b      	str	r3, [r7, #20]
 80063ea:	2300      	movs	r3, #0
 80063ec:	613b      	str	r3, [r7, #16]

		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		xNewQueue = xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 80063ee:	79fb      	ldrb	r3, [r7, #7]
 80063f0:	9300      	str	r3, [sp, #0]
 80063f2:	683b      	ldr	r3, [r7, #0]
 80063f4:	2200      	movs	r2, #0
 80063f6:	6939      	ldr	r1, [r7, #16]
 80063f8:	6978      	ldr	r0, [r7, #20]
 80063fa:	f7ff fee1 	bl	80061c0 <xQueueGenericCreateStatic>
 80063fe:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 8006400:	68f8      	ldr	r0, [r7, #12]
 8006402:	f7ff ffb8 	bl	8006376 <prvInitialiseMutex>

		return xNewQueue;
 8006406:	68fb      	ldr	r3, [r7, #12]
	}
 8006408:	4618      	mov	r0, r3
 800640a:	3718      	adds	r7, #24
 800640c:	46bd      	mov	sp, r7
 800640e:	bd80      	pop	{r7, pc}

08006410 <xQueueGiveMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueGiveMutexRecursive( QueueHandle_t xMutex )
	{
 8006410:	b590      	push	{r4, r7, lr}
 8006412:	b087      	sub	sp, #28
 8006414:	af00      	add	r7, sp, #0
 8006416:	6078      	str	r0, [r7, #4]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 8006418:	687b      	ldr	r3, [r7, #4]
 800641a:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
 800641c:	693b      	ldr	r3, [r7, #16]
 800641e:	2b00      	cmp	r3, #0
 8006420:	d10b      	bne.n	800643a <xQueueGiveMutexRecursive+0x2a>
	__asm volatile
 8006422:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006426:	f383 8811 	msr	BASEPRI, r3
 800642a:	f3bf 8f6f 	isb	sy
 800642e:	f3bf 8f4f 	dsb	sy
 8006432:	60fb      	str	r3, [r7, #12]
}
 8006434:	bf00      	nop
 8006436:	bf00      	nop
 8006438:	e7fd      	b.n	8006436 <xQueueGiveMutexRecursive+0x26>
		change outside of this task.  If this task does not hold the mutex then
		pxMutexHolder can never coincidentally equal the tasks handle, and as
		this is the only condition we are interested in it does not matter if
		pxMutexHolder is accessed simultaneously by another task.  Therefore no
		mutual exclusion is required to test the pxMutexHolder variable. */
		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 800643a:	693b      	ldr	r3, [r7, #16]
 800643c:	689c      	ldr	r4, [r3, #8]
 800643e:	f001 fbc3 	bl	8007bc8 <xTaskGetCurrentTaskHandle>
 8006442:	4603      	mov	r3, r0
 8006444:	429c      	cmp	r4, r3
 8006446:	d111      	bne.n	800646c <xQueueGiveMutexRecursive+0x5c>
			/* uxRecursiveCallCount cannot be zero if xMutexHolder is equal to
			the task handle, therefore no underflow check is required.  Also,
			uxRecursiveCallCount is only modified by the mutex holder, and as
			there can only be one, no mutual exclusion is required to modify the
			uxRecursiveCallCount member. */
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )--;
 8006448:	693b      	ldr	r3, [r7, #16]
 800644a:	68db      	ldr	r3, [r3, #12]
 800644c:	1e5a      	subs	r2, r3, #1
 800644e:	693b      	ldr	r3, [r7, #16]
 8006450:	60da      	str	r2, [r3, #12]

			/* Has the recursive call count unwound to 0? */
			if( pxMutex->u.xSemaphore.uxRecursiveCallCount == ( UBaseType_t ) 0 )
 8006452:	693b      	ldr	r3, [r7, #16]
 8006454:	68db      	ldr	r3, [r3, #12]
 8006456:	2b00      	cmp	r3, #0
 8006458:	d105      	bne.n	8006466 <xQueueGiveMutexRecursive+0x56>
			{
				/* Return the mutex.  This will automatically unblock any other
				task that might be waiting to access the mutex. */
				( void ) xQueueGenericSend( pxMutex, NULL, queueMUTEX_GIVE_BLOCK_TIME, queueSEND_TO_BACK );
 800645a:	2300      	movs	r3, #0
 800645c:	2200      	movs	r2, #0
 800645e:	2100      	movs	r1, #0
 8006460:	6938      	ldr	r0, [r7, #16]
 8006462:	f000 f841 	bl	80064e8 <xQueueGenericSend>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			xReturn = pdPASS;
 8006466:	2301      	movs	r3, #1
 8006468:	617b      	str	r3, [r7, #20]
 800646a:	e001      	b.n	8006470 <xQueueGiveMutexRecursive+0x60>
		}
		else
		{
			/* The mutex cannot be given because the calling task is not the
			holder. */
			xReturn = pdFAIL;
 800646c:	2300      	movs	r3, #0
 800646e:	617b      	str	r3, [r7, #20]

			traceGIVE_MUTEX_RECURSIVE_FAILED( pxMutex );
		}

		return xReturn;
 8006470:	697b      	ldr	r3, [r7, #20]
	}
 8006472:	4618      	mov	r0, r3
 8006474:	371c      	adds	r7, #28
 8006476:	46bd      	mov	sp, r7
 8006478:	bd90      	pop	{r4, r7, pc}

0800647a <xQueueTakeMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueTakeMutexRecursive( QueueHandle_t xMutex, TickType_t xTicksToWait )
	{
 800647a:	b590      	push	{r4, r7, lr}
 800647c:	b087      	sub	sp, #28
 800647e:	af00      	add	r7, sp, #0
 8006480:	6078      	str	r0, [r7, #4]
 8006482:	6039      	str	r1, [r7, #0]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 8006484:	687b      	ldr	r3, [r7, #4]
 8006486:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
 8006488:	693b      	ldr	r3, [r7, #16]
 800648a:	2b00      	cmp	r3, #0
 800648c:	d10b      	bne.n	80064a6 <xQueueTakeMutexRecursive+0x2c>
	__asm volatile
 800648e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006492:	f383 8811 	msr	BASEPRI, r3
 8006496:	f3bf 8f6f 	isb	sy
 800649a:	f3bf 8f4f 	dsb	sy
 800649e:	60fb      	str	r3, [r7, #12]
}
 80064a0:	bf00      	nop
 80064a2:	bf00      	nop
 80064a4:	e7fd      	b.n	80064a2 <xQueueTakeMutexRecursive+0x28>
		/* Comments regarding mutual exclusion as per those within
		xQueueGiveMutexRecursive(). */

		traceTAKE_MUTEX_RECURSIVE( pxMutex );

		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 80064a6:	693b      	ldr	r3, [r7, #16]
 80064a8:	689c      	ldr	r4, [r3, #8]
 80064aa:	f001 fb8d 	bl	8007bc8 <xTaskGetCurrentTaskHandle>
 80064ae:	4603      	mov	r3, r0
 80064b0:	429c      	cmp	r4, r3
 80064b2:	d107      	bne.n	80064c4 <xQueueTakeMutexRecursive+0x4a>
		{
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 80064b4:	693b      	ldr	r3, [r7, #16]
 80064b6:	68db      	ldr	r3, [r3, #12]
 80064b8:	1c5a      	adds	r2, r3, #1
 80064ba:	693b      	ldr	r3, [r7, #16]
 80064bc:	60da      	str	r2, [r3, #12]
			xReturn = pdPASS;
 80064be:	2301      	movs	r3, #1
 80064c0:	617b      	str	r3, [r7, #20]
 80064c2:	e00c      	b.n	80064de <xQueueTakeMutexRecursive+0x64>
		}
		else
		{
			xReturn = xQueueSemaphoreTake( pxMutex, xTicksToWait );
 80064c4:	6839      	ldr	r1, [r7, #0]
 80064c6:	6938      	ldr	r0, [r7, #16]
 80064c8:	f000 fa90 	bl	80069ec <xQueueSemaphoreTake>
 80064cc:	6178      	str	r0, [r7, #20]

			/* pdPASS will only be returned if the mutex was successfully
			obtained.  The calling task may have entered the Blocked state
			before reaching here. */
			if( xReturn != pdFAIL )
 80064ce:	697b      	ldr	r3, [r7, #20]
 80064d0:	2b00      	cmp	r3, #0
 80064d2:	d004      	beq.n	80064de <xQueueTakeMutexRecursive+0x64>
			{
				( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 80064d4:	693b      	ldr	r3, [r7, #16]
 80064d6:	68db      	ldr	r3, [r3, #12]
 80064d8:	1c5a      	adds	r2, r3, #1
 80064da:	693b      	ldr	r3, [r7, #16]
 80064dc:	60da      	str	r2, [r3, #12]
			{
				traceTAKE_MUTEX_RECURSIVE_FAILED( pxMutex );
			}
		}

		return xReturn;
 80064de:	697b      	ldr	r3, [r7, #20]
	}
 80064e0:	4618      	mov	r0, r3
 80064e2:	371c      	adds	r7, #28
 80064e4:	46bd      	mov	sp, r7
 80064e6:	bd90      	pop	{r4, r7, pc}

080064e8 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 80064e8:	b580      	push	{r7, lr}
 80064ea:	b08e      	sub	sp, #56	@ 0x38
 80064ec:	af00      	add	r7, sp, #0
 80064ee:	60f8      	str	r0, [r7, #12]
 80064f0:	60b9      	str	r1, [r7, #8]
 80064f2:	607a      	str	r2, [r7, #4]
 80064f4:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 80064f6:	2300      	movs	r3, #0
 80064f8:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80064fa:	68fb      	ldr	r3, [r7, #12]
 80064fc:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 80064fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006500:	2b00      	cmp	r3, #0
 8006502:	d10b      	bne.n	800651c <xQueueGenericSend+0x34>
	__asm volatile
 8006504:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006508:	f383 8811 	msr	BASEPRI, r3
 800650c:	f3bf 8f6f 	isb	sy
 8006510:	f3bf 8f4f 	dsb	sy
 8006514:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8006516:	bf00      	nop
 8006518:	bf00      	nop
 800651a:	e7fd      	b.n	8006518 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800651c:	68bb      	ldr	r3, [r7, #8]
 800651e:	2b00      	cmp	r3, #0
 8006520:	d103      	bne.n	800652a <xQueueGenericSend+0x42>
 8006522:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006524:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006526:	2b00      	cmp	r3, #0
 8006528:	d101      	bne.n	800652e <xQueueGenericSend+0x46>
 800652a:	2301      	movs	r3, #1
 800652c:	e000      	b.n	8006530 <xQueueGenericSend+0x48>
 800652e:	2300      	movs	r3, #0
 8006530:	2b00      	cmp	r3, #0
 8006532:	d10b      	bne.n	800654c <xQueueGenericSend+0x64>
	__asm volatile
 8006534:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006538:	f383 8811 	msr	BASEPRI, r3
 800653c:	f3bf 8f6f 	isb	sy
 8006540:	f3bf 8f4f 	dsb	sy
 8006544:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8006546:	bf00      	nop
 8006548:	bf00      	nop
 800654a:	e7fd      	b.n	8006548 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800654c:	683b      	ldr	r3, [r7, #0]
 800654e:	2b02      	cmp	r3, #2
 8006550:	d103      	bne.n	800655a <xQueueGenericSend+0x72>
 8006552:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006554:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006556:	2b01      	cmp	r3, #1
 8006558:	d101      	bne.n	800655e <xQueueGenericSend+0x76>
 800655a:	2301      	movs	r3, #1
 800655c:	e000      	b.n	8006560 <xQueueGenericSend+0x78>
 800655e:	2300      	movs	r3, #0
 8006560:	2b00      	cmp	r3, #0
 8006562:	d10b      	bne.n	800657c <xQueueGenericSend+0x94>
	__asm volatile
 8006564:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006568:	f383 8811 	msr	BASEPRI, r3
 800656c:	f3bf 8f6f 	isb	sy
 8006570:	f3bf 8f4f 	dsb	sy
 8006574:	623b      	str	r3, [r7, #32]
}
 8006576:	bf00      	nop
 8006578:	bf00      	nop
 800657a:	e7fd      	b.n	8006578 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800657c:	f001 fb34 	bl	8007be8 <xTaskGetSchedulerState>
 8006580:	4603      	mov	r3, r0
 8006582:	2b00      	cmp	r3, #0
 8006584:	d102      	bne.n	800658c <xQueueGenericSend+0xa4>
 8006586:	687b      	ldr	r3, [r7, #4]
 8006588:	2b00      	cmp	r3, #0
 800658a:	d101      	bne.n	8006590 <xQueueGenericSend+0xa8>
 800658c:	2301      	movs	r3, #1
 800658e:	e000      	b.n	8006592 <xQueueGenericSend+0xaa>
 8006590:	2300      	movs	r3, #0
 8006592:	2b00      	cmp	r3, #0
 8006594:	d10b      	bne.n	80065ae <xQueueGenericSend+0xc6>
	__asm volatile
 8006596:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800659a:	f383 8811 	msr	BASEPRI, r3
 800659e:	f3bf 8f6f 	isb	sy
 80065a2:	f3bf 8f4f 	dsb	sy
 80065a6:	61fb      	str	r3, [r7, #28]
}
 80065a8:	bf00      	nop
 80065aa:	bf00      	nop
 80065ac:	e7fd      	b.n	80065aa <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80065ae:	f002 fb93 	bl	8008cd8 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80065b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80065b4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80065b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80065b8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80065ba:	429a      	cmp	r2, r3
 80065bc:	d302      	bcc.n	80065c4 <xQueueGenericSend+0xdc>
 80065be:	683b      	ldr	r3, [r7, #0]
 80065c0:	2b02      	cmp	r3, #2
 80065c2:	d129      	bne.n	8006618 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80065c4:	683a      	ldr	r2, [r7, #0]
 80065c6:	68b9      	ldr	r1, [r7, #8]
 80065c8:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80065ca:	f000 fb37 	bl	8006c3c <prvCopyDataToQueue>
 80065ce:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80065d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80065d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80065d4:	2b00      	cmp	r3, #0
 80065d6:	d010      	beq.n	80065fa <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80065d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80065da:	3324      	adds	r3, #36	@ 0x24
 80065dc:	4618      	mov	r0, r3
 80065de:	f001 f92d 	bl	800783c <xTaskRemoveFromEventList>
 80065e2:	4603      	mov	r3, r0
 80065e4:	2b00      	cmp	r3, #0
 80065e6:	d013      	beq.n	8006610 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 80065e8:	4b3f      	ldr	r3, [pc, #252]	@ (80066e8 <xQueueGenericSend+0x200>)
 80065ea:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80065ee:	601a      	str	r2, [r3, #0]
 80065f0:	f3bf 8f4f 	dsb	sy
 80065f4:	f3bf 8f6f 	isb	sy
 80065f8:	e00a      	b.n	8006610 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 80065fa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80065fc:	2b00      	cmp	r3, #0
 80065fe:	d007      	beq.n	8006610 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8006600:	4b39      	ldr	r3, [pc, #228]	@ (80066e8 <xQueueGenericSend+0x200>)
 8006602:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006606:	601a      	str	r2, [r3, #0]
 8006608:	f3bf 8f4f 	dsb	sy
 800660c:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8006610:	f002 fb94 	bl	8008d3c <vPortExitCritical>
				return pdPASS;
 8006614:	2301      	movs	r3, #1
 8006616:	e063      	b.n	80066e0 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8006618:	687b      	ldr	r3, [r7, #4]
 800661a:	2b00      	cmp	r3, #0
 800661c:	d103      	bne.n	8006626 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800661e:	f002 fb8d 	bl	8008d3c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8006622:	2300      	movs	r3, #0
 8006624:	e05c      	b.n	80066e0 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8006626:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006628:	2b00      	cmp	r3, #0
 800662a:	d106      	bne.n	800663a <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800662c:	f107 0314 	add.w	r3, r7, #20
 8006630:	4618      	mov	r0, r3
 8006632:	f001 f967 	bl	8007904 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8006636:	2301      	movs	r3, #1
 8006638:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800663a:	f002 fb7f 	bl	8008d3c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800663e:	f000 fecf 	bl	80073e0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8006642:	f002 fb49 	bl	8008cd8 <vPortEnterCritical>
 8006646:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006648:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800664c:	b25b      	sxtb	r3, r3
 800664e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006652:	d103      	bne.n	800665c <xQueueGenericSend+0x174>
 8006654:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006656:	2200      	movs	r2, #0
 8006658:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800665c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800665e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8006662:	b25b      	sxtb	r3, r3
 8006664:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006668:	d103      	bne.n	8006672 <xQueueGenericSend+0x18a>
 800666a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800666c:	2200      	movs	r2, #0
 800666e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8006672:	f002 fb63 	bl	8008d3c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8006676:	1d3a      	adds	r2, r7, #4
 8006678:	f107 0314 	add.w	r3, r7, #20
 800667c:	4611      	mov	r1, r2
 800667e:	4618      	mov	r0, r3
 8006680:	f001 f956 	bl	8007930 <xTaskCheckForTimeOut>
 8006684:	4603      	mov	r3, r0
 8006686:	2b00      	cmp	r3, #0
 8006688:	d124      	bne.n	80066d4 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800668a:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800668c:	f000 fbce 	bl	8006e2c <prvIsQueueFull>
 8006690:	4603      	mov	r3, r0
 8006692:	2b00      	cmp	r3, #0
 8006694:	d018      	beq.n	80066c8 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8006696:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006698:	3310      	adds	r3, #16
 800669a:	687a      	ldr	r2, [r7, #4]
 800669c:	4611      	mov	r1, r2
 800669e:	4618      	mov	r0, r3
 80066a0:	f001 f87a 	bl	8007798 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 80066a4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80066a6:	f000 fb59 	bl	8006d5c <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 80066aa:	f000 fea7 	bl	80073fc <xTaskResumeAll>
 80066ae:	4603      	mov	r3, r0
 80066b0:	2b00      	cmp	r3, #0
 80066b2:	f47f af7c 	bne.w	80065ae <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 80066b6:	4b0c      	ldr	r3, [pc, #48]	@ (80066e8 <xQueueGenericSend+0x200>)
 80066b8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80066bc:	601a      	str	r2, [r3, #0]
 80066be:	f3bf 8f4f 	dsb	sy
 80066c2:	f3bf 8f6f 	isb	sy
 80066c6:	e772      	b.n	80065ae <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 80066c8:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80066ca:	f000 fb47 	bl	8006d5c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80066ce:	f000 fe95 	bl	80073fc <xTaskResumeAll>
 80066d2:	e76c      	b.n	80065ae <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 80066d4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80066d6:	f000 fb41 	bl	8006d5c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80066da:	f000 fe8f 	bl	80073fc <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 80066de:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 80066e0:	4618      	mov	r0, r3
 80066e2:	3738      	adds	r7, #56	@ 0x38
 80066e4:	46bd      	mov	sp, r7
 80066e6:	bd80      	pop	{r7, pc}
 80066e8:	e000ed04 	.word	0xe000ed04

080066ec <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 80066ec:	b580      	push	{r7, lr}
 80066ee:	b090      	sub	sp, #64	@ 0x40
 80066f0:	af00      	add	r7, sp, #0
 80066f2:	60f8      	str	r0, [r7, #12]
 80066f4:	60b9      	str	r1, [r7, #8]
 80066f6:	607a      	str	r2, [r7, #4]
 80066f8:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80066fa:	68fb      	ldr	r3, [r7, #12]
 80066fc:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 80066fe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006700:	2b00      	cmp	r3, #0
 8006702:	d10b      	bne.n	800671c <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8006704:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006708:	f383 8811 	msr	BASEPRI, r3
 800670c:	f3bf 8f6f 	isb	sy
 8006710:	f3bf 8f4f 	dsb	sy
 8006714:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8006716:	bf00      	nop
 8006718:	bf00      	nop
 800671a:	e7fd      	b.n	8006718 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800671c:	68bb      	ldr	r3, [r7, #8]
 800671e:	2b00      	cmp	r3, #0
 8006720:	d103      	bne.n	800672a <xQueueGenericSendFromISR+0x3e>
 8006722:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006724:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006726:	2b00      	cmp	r3, #0
 8006728:	d101      	bne.n	800672e <xQueueGenericSendFromISR+0x42>
 800672a:	2301      	movs	r3, #1
 800672c:	e000      	b.n	8006730 <xQueueGenericSendFromISR+0x44>
 800672e:	2300      	movs	r3, #0
 8006730:	2b00      	cmp	r3, #0
 8006732:	d10b      	bne.n	800674c <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8006734:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006738:	f383 8811 	msr	BASEPRI, r3
 800673c:	f3bf 8f6f 	isb	sy
 8006740:	f3bf 8f4f 	dsb	sy
 8006744:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8006746:	bf00      	nop
 8006748:	bf00      	nop
 800674a:	e7fd      	b.n	8006748 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800674c:	683b      	ldr	r3, [r7, #0]
 800674e:	2b02      	cmp	r3, #2
 8006750:	d103      	bne.n	800675a <xQueueGenericSendFromISR+0x6e>
 8006752:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006754:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006756:	2b01      	cmp	r3, #1
 8006758:	d101      	bne.n	800675e <xQueueGenericSendFromISR+0x72>
 800675a:	2301      	movs	r3, #1
 800675c:	e000      	b.n	8006760 <xQueueGenericSendFromISR+0x74>
 800675e:	2300      	movs	r3, #0
 8006760:	2b00      	cmp	r3, #0
 8006762:	d10b      	bne.n	800677c <xQueueGenericSendFromISR+0x90>
	__asm volatile
 8006764:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006768:	f383 8811 	msr	BASEPRI, r3
 800676c:	f3bf 8f6f 	isb	sy
 8006770:	f3bf 8f4f 	dsb	sy
 8006774:	623b      	str	r3, [r7, #32]
}
 8006776:	bf00      	nop
 8006778:	bf00      	nop
 800677a:	e7fd      	b.n	8006778 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800677c:	f002 fb8c 	bl	8008e98 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8006780:	f3ef 8211 	mrs	r2, BASEPRI
 8006784:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006788:	f383 8811 	msr	BASEPRI, r3
 800678c:	f3bf 8f6f 	isb	sy
 8006790:	f3bf 8f4f 	dsb	sy
 8006794:	61fa      	str	r2, [r7, #28]
 8006796:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8006798:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800679a:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800679c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800679e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80067a0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80067a2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80067a4:	429a      	cmp	r2, r3
 80067a6:	d302      	bcc.n	80067ae <xQueueGenericSendFromISR+0xc2>
 80067a8:	683b      	ldr	r3, [r7, #0]
 80067aa:	2b02      	cmp	r3, #2
 80067ac:	d12f      	bne.n	800680e <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80067ae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80067b0:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80067b4:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 80067b8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80067ba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80067bc:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80067be:	683a      	ldr	r2, [r7, #0]
 80067c0:	68b9      	ldr	r1, [r7, #8]
 80067c2:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 80067c4:	f000 fa3a 	bl	8006c3c <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 80067c8:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 80067cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80067d0:	d112      	bne.n	80067f8 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80067d2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80067d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80067d6:	2b00      	cmp	r3, #0
 80067d8:	d016      	beq.n	8006808 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80067da:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80067dc:	3324      	adds	r3, #36	@ 0x24
 80067de:	4618      	mov	r0, r3
 80067e0:	f001 f82c 	bl	800783c <xTaskRemoveFromEventList>
 80067e4:	4603      	mov	r3, r0
 80067e6:	2b00      	cmp	r3, #0
 80067e8:	d00e      	beq.n	8006808 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80067ea:	687b      	ldr	r3, [r7, #4]
 80067ec:	2b00      	cmp	r3, #0
 80067ee:	d00b      	beq.n	8006808 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 80067f0:	687b      	ldr	r3, [r7, #4]
 80067f2:	2201      	movs	r2, #1
 80067f4:	601a      	str	r2, [r3, #0]
 80067f6:	e007      	b.n	8006808 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80067f8:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80067fc:	3301      	adds	r3, #1
 80067fe:	b2db      	uxtb	r3, r3
 8006800:	b25a      	sxtb	r2, r3
 8006802:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006804:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8006808:	2301      	movs	r3, #1
 800680a:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 800680c:	e001      	b.n	8006812 <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800680e:	2300      	movs	r3, #0
 8006810:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006812:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006814:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8006816:	697b      	ldr	r3, [r7, #20]
 8006818:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800681c:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800681e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8006820:	4618      	mov	r0, r3
 8006822:	3740      	adds	r7, #64	@ 0x40
 8006824:	46bd      	mov	sp, r7
 8006826:	bd80      	pop	{r7, pc}

08006828 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8006828:	b580      	push	{r7, lr}
 800682a:	b08c      	sub	sp, #48	@ 0x30
 800682c:	af00      	add	r7, sp, #0
 800682e:	60f8      	str	r0, [r7, #12]
 8006830:	60b9      	str	r1, [r7, #8]
 8006832:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8006834:	2300      	movs	r3, #0
 8006836:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8006838:	68fb      	ldr	r3, [r7, #12]
 800683a:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800683c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800683e:	2b00      	cmp	r3, #0
 8006840:	d10b      	bne.n	800685a <xQueueReceive+0x32>
	__asm volatile
 8006842:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006846:	f383 8811 	msr	BASEPRI, r3
 800684a:	f3bf 8f6f 	isb	sy
 800684e:	f3bf 8f4f 	dsb	sy
 8006852:	623b      	str	r3, [r7, #32]
}
 8006854:	bf00      	nop
 8006856:	bf00      	nop
 8006858:	e7fd      	b.n	8006856 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800685a:	68bb      	ldr	r3, [r7, #8]
 800685c:	2b00      	cmp	r3, #0
 800685e:	d103      	bne.n	8006868 <xQueueReceive+0x40>
 8006860:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006862:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006864:	2b00      	cmp	r3, #0
 8006866:	d101      	bne.n	800686c <xQueueReceive+0x44>
 8006868:	2301      	movs	r3, #1
 800686a:	e000      	b.n	800686e <xQueueReceive+0x46>
 800686c:	2300      	movs	r3, #0
 800686e:	2b00      	cmp	r3, #0
 8006870:	d10b      	bne.n	800688a <xQueueReceive+0x62>
	__asm volatile
 8006872:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006876:	f383 8811 	msr	BASEPRI, r3
 800687a:	f3bf 8f6f 	isb	sy
 800687e:	f3bf 8f4f 	dsb	sy
 8006882:	61fb      	str	r3, [r7, #28]
}
 8006884:	bf00      	nop
 8006886:	bf00      	nop
 8006888:	e7fd      	b.n	8006886 <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800688a:	f001 f9ad 	bl	8007be8 <xTaskGetSchedulerState>
 800688e:	4603      	mov	r3, r0
 8006890:	2b00      	cmp	r3, #0
 8006892:	d102      	bne.n	800689a <xQueueReceive+0x72>
 8006894:	687b      	ldr	r3, [r7, #4]
 8006896:	2b00      	cmp	r3, #0
 8006898:	d101      	bne.n	800689e <xQueueReceive+0x76>
 800689a:	2301      	movs	r3, #1
 800689c:	e000      	b.n	80068a0 <xQueueReceive+0x78>
 800689e:	2300      	movs	r3, #0
 80068a0:	2b00      	cmp	r3, #0
 80068a2:	d10b      	bne.n	80068bc <xQueueReceive+0x94>
	__asm volatile
 80068a4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80068a8:	f383 8811 	msr	BASEPRI, r3
 80068ac:	f3bf 8f6f 	isb	sy
 80068b0:	f3bf 8f4f 	dsb	sy
 80068b4:	61bb      	str	r3, [r7, #24]
}
 80068b6:	bf00      	nop
 80068b8:	bf00      	nop
 80068ba:	e7fd      	b.n	80068b8 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80068bc:	f002 fa0c 	bl	8008cd8 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80068c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80068c2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80068c4:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80068c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80068c8:	2b00      	cmp	r3, #0
 80068ca:	d01f      	beq.n	800690c <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 80068cc:	68b9      	ldr	r1, [r7, #8]
 80068ce:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80068d0:	f000 fa1e 	bl	8006d10 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80068d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80068d6:	1e5a      	subs	r2, r3, #1
 80068d8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80068da:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80068dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80068de:	691b      	ldr	r3, [r3, #16]
 80068e0:	2b00      	cmp	r3, #0
 80068e2:	d00f      	beq.n	8006904 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80068e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80068e6:	3310      	adds	r3, #16
 80068e8:	4618      	mov	r0, r3
 80068ea:	f000 ffa7 	bl	800783c <xTaskRemoveFromEventList>
 80068ee:	4603      	mov	r3, r0
 80068f0:	2b00      	cmp	r3, #0
 80068f2:	d007      	beq.n	8006904 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80068f4:	4b3c      	ldr	r3, [pc, #240]	@ (80069e8 <xQueueReceive+0x1c0>)
 80068f6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80068fa:	601a      	str	r2, [r3, #0]
 80068fc:	f3bf 8f4f 	dsb	sy
 8006900:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8006904:	f002 fa1a 	bl	8008d3c <vPortExitCritical>
				return pdPASS;
 8006908:	2301      	movs	r3, #1
 800690a:	e069      	b.n	80069e0 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800690c:	687b      	ldr	r3, [r7, #4]
 800690e:	2b00      	cmp	r3, #0
 8006910:	d103      	bne.n	800691a <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8006912:	f002 fa13 	bl	8008d3c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8006916:	2300      	movs	r3, #0
 8006918:	e062      	b.n	80069e0 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800691a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800691c:	2b00      	cmp	r3, #0
 800691e:	d106      	bne.n	800692e <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8006920:	f107 0310 	add.w	r3, r7, #16
 8006924:	4618      	mov	r0, r3
 8006926:	f000 ffed 	bl	8007904 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800692a:	2301      	movs	r3, #1
 800692c:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800692e:	f002 fa05 	bl	8008d3c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8006932:	f000 fd55 	bl	80073e0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8006936:	f002 f9cf 	bl	8008cd8 <vPortEnterCritical>
 800693a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800693c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8006940:	b25b      	sxtb	r3, r3
 8006942:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006946:	d103      	bne.n	8006950 <xQueueReceive+0x128>
 8006948:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800694a:	2200      	movs	r2, #0
 800694c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006950:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006952:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8006956:	b25b      	sxtb	r3, r3
 8006958:	f1b3 3fff 	cmp.w	r3, #4294967295
 800695c:	d103      	bne.n	8006966 <xQueueReceive+0x13e>
 800695e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006960:	2200      	movs	r2, #0
 8006962:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8006966:	f002 f9e9 	bl	8008d3c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800696a:	1d3a      	adds	r2, r7, #4
 800696c:	f107 0310 	add.w	r3, r7, #16
 8006970:	4611      	mov	r1, r2
 8006972:	4618      	mov	r0, r3
 8006974:	f000 ffdc 	bl	8007930 <xTaskCheckForTimeOut>
 8006978:	4603      	mov	r3, r0
 800697a:	2b00      	cmp	r3, #0
 800697c:	d123      	bne.n	80069c6 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800697e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006980:	f000 fa3e 	bl	8006e00 <prvIsQueueEmpty>
 8006984:	4603      	mov	r3, r0
 8006986:	2b00      	cmp	r3, #0
 8006988:	d017      	beq.n	80069ba <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800698a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800698c:	3324      	adds	r3, #36	@ 0x24
 800698e:	687a      	ldr	r2, [r7, #4]
 8006990:	4611      	mov	r1, r2
 8006992:	4618      	mov	r0, r3
 8006994:	f000 ff00 	bl	8007798 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8006998:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800699a:	f000 f9df 	bl	8006d5c <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800699e:	f000 fd2d 	bl	80073fc <xTaskResumeAll>
 80069a2:	4603      	mov	r3, r0
 80069a4:	2b00      	cmp	r3, #0
 80069a6:	d189      	bne.n	80068bc <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 80069a8:	4b0f      	ldr	r3, [pc, #60]	@ (80069e8 <xQueueReceive+0x1c0>)
 80069aa:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80069ae:	601a      	str	r2, [r3, #0]
 80069b0:	f3bf 8f4f 	dsb	sy
 80069b4:	f3bf 8f6f 	isb	sy
 80069b8:	e780      	b.n	80068bc <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 80069ba:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80069bc:	f000 f9ce 	bl	8006d5c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80069c0:	f000 fd1c 	bl	80073fc <xTaskResumeAll>
 80069c4:	e77a      	b.n	80068bc <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 80069c6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80069c8:	f000 f9c8 	bl	8006d5c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80069cc:	f000 fd16 	bl	80073fc <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80069d0:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80069d2:	f000 fa15 	bl	8006e00 <prvIsQueueEmpty>
 80069d6:	4603      	mov	r3, r0
 80069d8:	2b00      	cmp	r3, #0
 80069da:	f43f af6f 	beq.w	80068bc <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80069de:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80069e0:	4618      	mov	r0, r3
 80069e2:	3730      	adds	r7, #48	@ 0x30
 80069e4:	46bd      	mov	sp, r7
 80069e6:	bd80      	pop	{r7, pc}
 80069e8:	e000ed04 	.word	0xe000ed04

080069ec <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 80069ec:	b580      	push	{r7, lr}
 80069ee:	b08e      	sub	sp, #56	@ 0x38
 80069f0:	af00      	add	r7, sp, #0
 80069f2:	6078      	str	r0, [r7, #4]
 80069f4:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 80069f6:	2300      	movs	r3, #0
 80069f8:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80069fa:	687b      	ldr	r3, [r7, #4]
 80069fc:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 80069fe:	2300      	movs	r3, #0
 8006a00:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8006a02:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006a04:	2b00      	cmp	r3, #0
 8006a06:	d10b      	bne.n	8006a20 <xQueueSemaphoreTake+0x34>
	__asm volatile
 8006a08:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006a0c:	f383 8811 	msr	BASEPRI, r3
 8006a10:	f3bf 8f6f 	isb	sy
 8006a14:	f3bf 8f4f 	dsb	sy
 8006a18:	623b      	str	r3, [r7, #32]
}
 8006a1a:	bf00      	nop
 8006a1c:	bf00      	nop
 8006a1e:	e7fd      	b.n	8006a1c <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8006a20:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006a22:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006a24:	2b00      	cmp	r3, #0
 8006a26:	d00b      	beq.n	8006a40 <xQueueSemaphoreTake+0x54>
	__asm volatile
 8006a28:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006a2c:	f383 8811 	msr	BASEPRI, r3
 8006a30:	f3bf 8f6f 	isb	sy
 8006a34:	f3bf 8f4f 	dsb	sy
 8006a38:	61fb      	str	r3, [r7, #28]
}
 8006a3a:	bf00      	nop
 8006a3c:	bf00      	nop
 8006a3e:	e7fd      	b.n	8006a3c <xQueueSemaphoreTake+0x50>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8006a40:	f001 f8d2 	bl	8007be8 <xTaskGetSchedulerState>
 8006a44:	4603      	mov	r3, r0
 8006a46:	2b00      	cmp	r3, #0
 8006a48:	d102      	bne.n	8006a50 <xQueueSemaphoreTake+0x64>
 8006a4a:	683b      	ldr	r3, [r7, #0]
 8006a4c:	2b00      	cmp	r3, #0
 8006a4e:	d101      	bne.n	8006a54 <xQueueSemaphoreTake+0x68>
 8006a50:	2301      	movs	r3, #1
 8006a52:	e000      	b.n	8006a56 <xQueueSemaphoreTake+0x6a>
 8006a54:	2300      	movs	r3, #0
 8006a56:	2b00      	cmp	r3, #0
 8006a58:	d10b      	bne.n	8006a72 <xQueueSemaphoreTake+0x86>
	__asm volatile
 8006a5a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006a5e:	f383 8811 	msr	BASEPRI, r3
 8006a62:	f3bf 8f6f 	isb	sy
 8006a66:	f3bf 8f4f 	dsb	sy
 8006a6a:	61bb      	str	r3, [r7, #24]
}
 8006a6c:	bf00      	nop
 8006a6e:	bf00      	nop
 8006a70:	e7fd      	b.n	8006a6e <xQueueSemaphoreTake+0x82>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8006a72:	f002 f931 	bl	8008cd8 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8006a76:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006a78:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006a7a:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8006a7c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006a7e:	2b00      	cmp	r3, #0
 8006a80:	d024      	beq.n	8006acc <xQueueSemaphoreTake+0xe0>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8006a82:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006a84:	1e5a      	subs	r2, r3, #1
 8006a86:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006a88:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8006a8a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006a8c:	681b      	ldr	r3, [r3, #0]
 8006a8e:	2b00      	cmp	r3, #0
 8006a90:	d104      	bne.n	8006a9c <xQueueSemaphoreTake+0xb0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8006a92:	f001 fa23 	bl	8007edc <pvTaskIncrementMutexHeldCount>
 8006a96:	4602      	mov	r2, r0
 8006a98:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006a9a:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006a9c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006a9e:	691b      	ldr	r3, [r3, #16]
 8006aa0:	2b00      	cmp	r3, #0
 8006aa2:	d00f      	beq.n	8006ac4 <xQueueSemaphoreTake+0xd8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006aa4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006aa6:	3310      	adds	r3, #16
 8006aa8:	4618      	mov	r0, r3
 8006aaa:	f000 fec7 	bl	800783c <xTaskRemoveFromEventList>
 8006aae:	4603      	mov	r3, r0
 8006ab0:	2b00      	cmp	r3, #0
 8006ab2:	d007      	beq.n	8006ac4 <xQueueSemaphoreTake+0xd8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8006ab4:	4b54      	ldr	r3, [pc, #336]	@ (8006c08 <xQueueSemaphoreTake+0x21c>)
 8006ab6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006aba:	601a      	str	r2, [r3, #0]
 8006abc:	f3bf 8f4f 	dsb	sy
 8006ac0:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8006ac4:	f002 f93a 	bl	8008d3c <vPortExitCritical>
				return pdPASS;
 8006ac8:	2301      	movs	r3, #1
 8006aca:	e098      	b.n	8006bfe <xQueueSemaphoreTake+0x212>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8006acc:	683b      	ldr	r3, [r7, #0]
 8006ace:	2b00      	cmp	r3, #0
 8006ad0:	d112      	bne.n	8006af8 <xQueueSemaphoreTake+0x10c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 8006ad2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006ad4:	2b00      	cmp	r3, #0
 8006ad6:	d00b      	beq.n	8006af0 <xQueueSemaphoreTake+0x104>
	__asm volatile
 8006ad8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006adc:	f383 8811 	msr	BASEPRI, r3
 8006ae0:	f3bf 8f6f 	isb	sy
 8006ae4:	f3bf 8f4f 	dsb	sy
 8006ae8:	617b      	str	r3, [r7, #20]
}
 8006aea:	bf00      	nop
 8006aec:	bf00      	nop
 8006aee:	e7fd      	b.n	8006aec <xQueueSemaphoreTake+0x100>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8006af0:	f002 f924 	bl	8008d3c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8006af4:	2300      	movs	r3, #0
 8006af6:	e082      	b.n	8006bfe <xQueueSemaphoreTake+0x212>
				}
				else if( xEntryTimeSet == pdFALSE )
 8006af8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006afa:	2b00      	cmp	r3, #0
 8006afc:	d106      	bne.n	8006b0c <xQueueSemaphoreTake+0x120>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8006afe:	f107 030c 	add.w	r3, r7, #12
 8006b02:	4618      	mov	r0, r3
 8006b04:	f000 fefe 	bl	8007904 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8006b08:	2301      	movs	r3, #1
 8006b0a:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8006b0c:	f002 f916 	bl	8008d3c <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 8006b10:	f000 fc66 	bl	80073e0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8006b14:	f002 f8e0 	bl	8008cd8 <vPortEnterCritical>
 8006b18:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006b1a:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8006b1e:	b25b      	sxtb	r3, r3
 8006b20:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006b24:	d103      	bne.n	8006b2e <xQueueSemaphoreTake+0x142>
 8006b26:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006b28:	2200      	movs	r2, #0
 8006b2a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006b2e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006b30:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8006b34:	b25b      	sxtb	r3, r3
 8006b36:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006b3a:	d103      	bne.n	8006b44 <xQueueSemaphoreTake+0x158>
 8006b3c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006b3e:	2200      	movs	r2, #0
 8006b40:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8006b44:	f002 f8fa 	bl	8008d3c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8006b48:	463a      	mov	r2, r7
 8006b4a:	f107 030c 	add.w	r3, r7, #12
 8006b4e:	4611      	mov	r1, r2
 8006b50:	4618      	mov	r0, r3
 8006b52:	f000 feed 	bl	8007930 <xTaskCheckForTimeOut>
 8006b56:	4603      	mov	r3, r0
 8006b58:	2b00      	cmp	r3, #0
 8006b5a:	d132      	bne.n	8006bc2 <xQueueSemaphoreTake+0x1d6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8006b5c:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8006b5e:	f000 f94f 	bl	8006e00 <prvIsQueueEmpty>
 8006b62:	4603      	mov	r3, r0
 8006b64:	2b00      	cmp	r3, #0
 8006b66:	d026      	beq.n	8006bb6 <xQueueSemaphoreTake+0x1ca>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8006b68:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006b6a:	681b      	ldr	r3, [r3, #0]
 8006b6c:	2b00      	cmp	r3, #0
 8006b6e:	d109      	bne.n	8006b84 <xQueueSemaphoreTake+0x198>
					{
						taskENTER_CRITICAL();
 8006b70:	f002 f8b2 	bl	8008cd8 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8006b74:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006b76:	689b      	ldr	r3, [r3, #8]
 8006b78:	4618      	mov	r0, r3
 8006b7a:	f001 f853 	bl	8007c24 <xTaskPriorityInherit>
 8006b7e:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 8006b80:	f002 f8dc 	bl	8008d3c <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8006b84:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006b86:	3324      	adds	r3, #36	@ 0x24
 8006b88:	683a      	ldr	r2, [r7, #0]
 8006b8a:	4611      	mov	r1, r2
 8006b8c:	4618      	mov	r0, r3
 8006b8e:	f000 fe03 	bl	8007798 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8006b92:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8006b94:	f000 f8e2 	bl	8006d5c <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8006b98:	f000 fc30 	bl	80073fc <xTaskResumeAll>
 8006b9c:	4603      	mov	r3, r0
 8006b9e:	2b00      	cmp	r3, #0
 8006ba0:	f47f af67 	bne.w	8006a72 <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 8006ba4:	4b18      	ldr	r3, [pc, #96]	@ (8006c08 <xQueueSemaphoreTake+0x21c>)
 8006ba6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006baa:	601a      	str	r2, [r3, #0]
 8006bac:	f3bf 8f4f 	dsb	sy
 8006bb0:	f3bf 8f6f 	isb	sy
 8006bb4:	e75d      	b.n	8006a72 <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 8006bb6:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8006bb8:	f000 f8d0 	bl	8006d5c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8006bbc:	f000 fc1e 	bl	80073fc <xTaskResumeAll>
 8006bc0:	e757      	b.n	8006a72 <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 8006bc2:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8006bc4:	f000 f8ca 	bl	8006d5c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8006bc8:	f000 fc18 	bl	80073fc <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8006bcc:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8006bce:	f000 f917 	bl	8006e00 <prvIsQueueEmpty>
 8006bd2:	4603      	mov	r3, r0
 8006bd4:	2b00      	cmp	r3, #0
 8006bd6:	f43f af4c 	beq.w	8006a72 <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 8006bda:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006bdc:	2b00      	cmp	r3, #0
 8006bde:	d00d      	beq.n	8006bfc <xQueueSemaphoreTake+0x210>
					{
						taskENTER_CRITICAL();
 8006be0:	f002 f87a 	bl	8008cd8 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8006be4:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8006be6:	f000 f811 	bl	8006c0c <prvGetDisinheritPriorityAfterTimeout>
 8006bea:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8006bec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006bee:	689b      	ldr	r3, [r3, #8]
 8006bf0:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8006bf2:	4618      	mov	r0, r3
 8006bf4:	f001 f8ee 	bl	8007dd4 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8006bf8:	f002 f8a0 	bl	8008d3c <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8006bfc:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8006bfe:	4618      	mov	r0, r3
 8006c00:	3738      	adds	r7, #56	@ 0x38
 8006c02:	46bd      	mov	sp, r7
 8006c04:	bd80      	pop	{r7, pc}
 8006c06:	bf00      	nop
 8006c08:	e000ed04 	.word	0xe000ed04

08006c0c <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 8006c0c:	b480      	push	{r7}
 8006c0e:	b085      	sub	sp, #20
 8006c10:	af00      	add	r7, sp, #0
 8006c12:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8006c14:	687b      	ldr	r3, [r7, #4]
 8006c16:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006c18:	2b00      	cmp	r3, #0
 8006c1a:	d006      	beq.n	8006c2a <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8006c1c:	687b      	ldr	r3, [r7, #4]
 8006c1e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006c20:	681b      	ldr	r3, [r3, #0]
 8006c22:	f1c3 0338 	rsb	r3, r3, #56	@ 0x38
 8006c26:	60fb      	str	r3, [r7, #12]
 8006c28:	e001      	b.n	8006c2e <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 8006c2a:	2300      	movs	r3, #0
 8006c2c:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 8006c2e:	68fb      	ldr	r3, [r7, #12]
	}
 8006c30:	4618      	mov	r0, r3
 8006c32:	3714      	adds	r7, #20
 8006c34:	46bd      	mov	sp, r7
 8006c36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c3a:	4770      	bx	lr

08006c3c <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8006c3c:	b580      	push	{r7, lr}
 8006c3e:	b086      	sub	sp, #24
 8006c40:	af00      	add	r7, sp, #0
 8006c42:	60f8      	str	r0, [r7, #12]
 8006c44:	60b9      	str	r1, [r7, #8]
 8006c46:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8006c48:	2300      	movs	r3, #0
 8006c4a:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006c4c:	68fb      	ldr	r3, [r7, #12]
 8006c4e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006c50:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8006c52:	68fb      	ldr	r3, [r7, #12]
 8006c54:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006c56:	2b00      	cmp	r3, #0
 8006c58:	d10d      	bne.n	8006c76 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8006c5a:	68fb      	ldr	r3, [r7, #12]
 8006c5c:	681b      	ldr	r3, [r3, #0]
 8006c5e:	2b00      	cmp	r3, #0
 8006c60:	d14d      	bne.n	8006cfe <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8006c62:	68fb      	ldr	r3, [r7, #12]
 8006c64:	689b      	ldr	r3, [r3, #8]
 8006c66:	4618      	mov	r0, r3
 8006c68:	f001 f844 	bl	8007cf4 <xTaskPriorityDisinherit>
 8006c6c:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8006c6e:	68fb      	ldr	r3, [r7, #12]
 8006c70:	2200      	movs	r2, #0
 8006c72:	609a      	str	r2, [r3, #8]
 8006c74:	e043      	b.n	8006cfe <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8006c76:	687b      	ldr	r3, [r7, #4]
 8006c78:	2b00      	cmp	r3, #0
 8006c7a:	d119      	bne.n	8006cb0 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8006c7c:	68fb      	ldr	r3, [r7, #12]
 8006c7e:	6858      	ldr	r0, [r3, #4]
 8006c80:	68fb      	ldr	r3, [r7, #12]
 8006c82:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006c84:	461a      	mov	r2, r3
 8006c86:	68b9      	ldr	r1, [r7, #8]
 8006c88:	f002 fbf2 	bl	8009470 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8006c8c:	68fb      	ldr	r3, [r7, #12]
 8006c8e:	685a      	ldr	r2, [r3, #4]
 8006c90:	68fb      	ldr	r3, [r7, #12]
 8006c92:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006c94:	441a      	add	r2, r3
 8006c96:	68fb      	ldr	r3, [r7, #12]
 8006c98:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8006c9a:	68fb      	ldr	r3, [r7, #12]
 8006c9c:	685a      	ldr	r2, [r3, #4]
 8006c9e:	68fb      	ldr	r3, [r7, #12]
 8006ca0:	689b      	ldr	r3, [r3, #8]
 8006ca2:	429a      	cmp	r2, r3
 8006ca4:	d32b      	bcc.n	8006cfe <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8006ca6:	68fb      	ldr	r3, [r7, #12]
 8006ca8:	681a      	ldr	r2, [r3, #0]
 8006caa:	68fb      	ldr	r3, [r7, #12]
 8006cac:	605a      	str	r2, [r3, #4]
 8006cae:	e026      	b.n	8006cfe <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8006cb0:	68fb      	ldr	r3, [r7, #12]
 8006cb2:	68d8      	ldr	r0, [r3, #12]
 8006cb4:	68fb      	ldr	r3, [r7, #12]
 8006cb6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006cb8:	461a      	mov	r2, r3
 8006cba:	68b9      	ldr	r1, [r7, #8]
 8006cbc:	f002 fbd8 	bl	8009470 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8006cc0:	68fb      	ldr	r3, [r7, #12]
 8006cc2:	68da      	ldr	r2, [r3, #12]
 8006cc4:	68fb      	ldr	r3, [r7, #12]
 8006cc6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006cc8:	425b      	negs	r3, r3
 8006cca:	441a      	add	r2, r3
 8006ccc:	68fb      	ldr	r3, [r7, #12]
 8006cce:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8006cd0:	68fb      	ldr	r3, [r7, #12]
 8006cd2:	68da      	ldr	r2, [r3, #12]
 8006cd4:	68fb      	ldr	r3, [r7, #12]
 8006cd6:	681b      	ldr	r3, [r3, #0]
 8006cd8:	429a      	cmp	r2, r3
 8006cda:	d207      	bcs.n	8006cec <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8006cdc:	68fb      	ldr	r3, [r7, #12]
 8006cde:	689a      	ldr	r2, [r3, #8]
 8006ce0:	68fb      	ldr	r3, [r7, #12]
 8006ce2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006ce4:	425b      	negs	r3, r3
 8006ce6:	441a      	add	r2, r3
 8006ce8:	68fb      	ldr	r3, [r7, #12]
 8006cea:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8006cec:	687b      	ldr	r3, [r7, #4]
 8006cee:	2b02      	cmp	r3, #2
 8006cf0:	d105      	bne.n	8006cfe <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8006cf2:	693b      	ldr	r3, [r7, #16]
 8006cf4:	2b00      	cmp	r3, #0
 8006cf6:	d002      	beq.n	8006cfe <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8006cf8:	693b      	ldr	r3, [r7, #16]
 8006cfa:	3b01      	subs	r3, #1
 8006cfc:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8006cfe:	693b      	ldr	r3, [r7, #16]
 8006d00:	1c5a      	adds	r2, r3, #1
 8006d02:	68fb      	ldr	r3, [r7, #12]
 8006d04:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8006d06:	697b      	ldr	r3, [r7, #20]
}
 8006d08:	4618      	mov	r0, r3
 8006d0a:	3718      	adds	r7, #24
 8006d0c:	46bd      	mov	sp, r7
 8006d0e:	bd80      	pop	{r7, pc}

08006d10 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8006d10:	b580      	push	{r7, lr}
 8006d12:	b082      	sub	sp, #8
 8006d14:	af00      	add	r7, sp, #0
 8006d16:	6078      	str	r0, [r7, #4]
 8006d18:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8006d1a:	687b      	ldr	r3, [r7, #4]
 8006d1c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006d1e:	2b00      	cmp	r3, #0
 8006d20:	d018      	beq.n	8006d54 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8006d22:	687b      	ldr	r3, [r7, #4]
 8006d24:	68da      	ldr	r2, [r3, #12]
 8006d26:	687b      	ldr	r3, [r7, #4]
 8006d28:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006d2a:	441a      	add	r2, r3
 8006d2c:	687b      	ldr	r3, [r7, #4]
 8006d2e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8006d30:	687b      	ldr	r3, [r7, #4]
 8006d32:	68da      	ldr	r2, [r3, #12]
 8006d34:	687b      	ldr	r3, [r7, #4]
 8006d36:	689b      	ldr	r3, [r3, #8]
 8006d38:	429a      	cmp	r2, r3
 8006d3a:	d303      	bcc.n	8006d44 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8006d3c:	687b      	ldr	r3, [r7, #4]
 8006d3e:	681a      	ldr	r2, [r3, #0]
 8006d40:	687b      	ldr	r3, [r7, #4]
 8006d42:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8006d44:	687b      	ldr	r3, [r7, #4]
 8006d46:	68d9      	ldr	r1, [r3, #12]
 8006d48:	687b      	ldr	r3, [r7, #4]
 8006d4a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006d4c:	461a      	mov	r2, r3
 8006d4e:	6838      	ldr	r0, [r7, #0]
 8006d50:	f002 fb8e 	bl	8009470 <memcpy>
	}
}
 8006d54:	bf00      	nop
 8006d56:	3708      	adds	r7, #8
 8006d58:	46bd      	mov	sp, r7
 8006d5a:	bd80      	pop	{r7, pc}

08006d5c <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8006d5c:	b580      	push	{r7, lr}
 8006d5e:	b084      	sub	sp, #16
 8006d60:	af00      	add	r7, sp, #0
 8006d62:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8006d64:	f001 ffb8 	bl	8008cd8 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8006d68:	687b      	ldr	r3, [r7, #4]
 8006d6a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8006d6e:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8006d70:	e011      	b.n	8006d96 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006d72:	687b      	ldr	r3, [r7, #4]
 8006d74:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006d76:	2b00      	cmp	r3, #0
 8006d78:	d012      	beq.n	8006da0 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006d7a:	687b      	ldr	r3, [r7, #4]
 8006d7c:	3324      	adds	r3, #36	@ 0x24
 8006d7e:	4618      	mov	r0, r3
 8006d80:	f000 fd5c 	bl	800783c <xTaskRemoveFromEventList>
 8006d84:	4603      	mov	r3, r0
 8006d86:	2b00      	cmp	r3, #0
 8006d88:	d001      	beq.n	8006d8e <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8006d8a:	f000 fe35 	bl	80079f8 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8006d8e:	7bfb      	ldrb	r3, [r7, #15]
 8006d90:	3b01      	subs	r3, #1
 8006d92:	b2db      	uxtb	r3, r3
 8006d94:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8006d96:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006d9a:	2b00      	cmp	r3, #0
 8006d9c:	dce9      	bgt.n	8006d72 <prvUnlockQueue+0x16>
 8006d9e:	e000      	b.n	8006da2 <prvUnlockQueue+0x46>
					break;
 8006da0:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8006da2:	687b      	ldr	r3, [r7, #4]
 8006da4:	22ff      	movs	r2, #255	@ 0xff
 8006da6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8006daa:	f001 ffc7 	bl	8008d3c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8006dae:	f001 ff93 	bl	8008cd8 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8006db2:	687b      	ldr	r3, [r7, #4]
 8006db4:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8006db8:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8006dba:	e011      	b.n	8006de0 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006dbc:	687b      	ldr	r3, [r7, #4]
 8006dbe:	691b      	ldr	r3, [r3, #16]
 8006dc0:	2b00      	cmp	r3, #0
 8006dc2:	d012      	beq.n	8006dea <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006dc4:	687b      	ldr	r3, [r7, #4]
 8006dc6:	3310      	adds	r3, #16
 8006dc8:	4618      	mov	r0, r3
 8006dca:	f000 fd37 	bl	800783c <xTaskRemoveFromEventList>
 8006dce:	4603      	mov	r3, r0
 8006dd0:	2b00      	cmp	r3, #0
 8006dd2:	d001      	beq.n	8006dd8 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8006dd4:	f000 fe10 	bl	80079f8 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8006dd8:	7bbb      	ldrb	r3, [r7, #14]
 8006dda:	3b01      	subs	r3, #1
 8006ddc:	b2db      	uxtb	r3, r3
 8006dde:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8006de0:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8006de4:	2b00      	cmp	r3, #0
 8006de6:	dce9      	bgt.n	8006dbc <prvUnlockQueue+0x60>
 8006de8:	e000      	b.n	8006dec <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8006dea:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8006dec:	687b      	ldr	r3, [r7, #4]
 8006dee:	22ff      	movs	r2, #255	@ 0xff
 8006df0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8006df4:	f001 ffa2 	bl	8008d3c <vPortExitCritical>
}
 8006df8:	bf00      	nop
 8006dfa:	3710      	adds	r7, #16
 8006dfc:	46bd      	mov	sp, r7
 8006dfe:	bd80      	pop	{r7, pc}

08006e00 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8006e00:	b580      	push	{r7, lr}
 8006e02:	b084      	sub	sp, #16
 8006e04:	af00      	add	r7, sp, #0
 8006e06:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8006e08:	f001 ff66 	bl	8008cd8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8006e0c:	687b      	ldr	r3, [r7, #4]
 8006e0e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006e10:	2b00      	cmp	r3, #0
 8006e12:	d102      	bne.n	8006e1a <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8006e14:	2301      	movs	r3, #1
 8006e16:	60fb      	str	r3, [r7, #12]
 8006e18:	e001      	b.n	8006e1e <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8006e1a:	2300      	movs	r3, #0
 8006e1c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8006e1e:	f001 ff8d 	bl	8008d3c <vPortExitCritical>

	return xReturn;
 8006e22:	68fb      	ldr	r3, [r7, #12]
}
 8006e24:	4618      	mov	r0, r3
 8006e26:	3710      	adds	r7, #16
 8006e28:	46bd      	mov	sp, r7
 8006e2a:	bd80      	pop	{r7, pc}

08006e2c <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8006e2c:	b580      	push	{r7, lr}
 8006e2e:	b084      	sub	sp, #16
 8006e30:	af00      	add	r7, sp, #0
 8006e32:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8006e34:	f001 ff50 	bl	8008cd8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8006e38:	687b      	ldr	r3, [r7, #4]
 8006e3a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006e3c:	687b      	ldr	r3, [r7, #4]
 8006e3e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006e40:	429a      	cmp	r2, r3
 8006e42:	d102      	bne.n	8006e4a <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8006e44:	2301      	movs	r3, #1
 8006e46:	60fb      	str	r3, [r7, #12]
 8006e48:	e001      	b.n	8006e4e <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8006e4a:	2300      	movs	r3, #0
 8006e4c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8006e4e:	f001 ff75 	bl	8008d3c <vPortExitCritical>

	return xReturn;
 8006e52:	68fb      	ldr	r3, [r7, #12]
}
 8006e54:	4618      	mov	r0, r3
 8006e56:	3710      	adds	r7, #16
 8006e58:	46bd      	mov	sp, r7
 8006e5a:	bd80      	pop	{r7, pc}

08006e5c <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8006e5c:	b480      	push	{r7}
 8006e5e:	b085      	sub	sp, #20
 8006e60:	af00      	add	r7, sp, #0
 8006e62:	6078      	str	r0, [r7, #4]
 8006e64:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8006e66:	2300      	movs	r3, #0
 8006e68:	60fb      	str	r3, [r7, #12]
 8006e6a:	e014      	b.n	8006e96 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8006e6c:	4a0f      	ldr	r2, [pc, #60]	@ (8006eac <vQueueAddToRegistry+0x50>)
 8006e6e:	68fb      	ldr	r3, [r7, #12]
 8006e70:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8006e74:	2b00      	cmp	r3, #0
 8006e76:	d10b      	bne.n	8006e90 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8006e78:	490c      	ldr	r1, [pc, #48]	@ (8006eac <vQueueAddToRegistry+0x50>)
 8006e7a:	68fb      	ldr	r3, [r7, #12]
 8006e7c:	683a      	ldr	r2, [r7, #0]
 8006e7e:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8006e82:	4a0a      	ldr	r2, [pc, #40]	@ (8006eac <vQueueAddToRegistry+0x50>)
 8006e84:	68fb      	ldr	r3, [r7, #12]
 8006e86:	00db      	lsls	r3, r3, #3
 8006e88:	4413      	add	r3, r2
 8006e8a:	687a      	ldr	r2, [r7, #4]
 8006e8c:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8006e8e:	e006      	b.n	8006e9e <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8006e90:	68fb      	ldr	r3, [r7, #12]
 8006e92:	3301      	adds	r3, #1
 8006e94:	60fb      	str	r3, [r7, #12]
 8006e96:	68fb      	ldr	r3, [r7, #12]
 8006e98:	2b07      	cmp	r3, #7
 8006e9a:	d9e7      	bls.n	8006e6c <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8006e9c:	bf00      	nop
 8006e9e:	bf00      	nop
 8006ea0:	3714      	adds	r7, #20
 8006ea2:	46bd      	mov	sp, r7
 8006ea4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ea8:	4770      	bx	lr
 8006eaa:	bf00      	nop
 8006eac:	20000978 	.word	0x20000978

08006eb0 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8006eb0:	b580      	push	{r7, lr}
 8006eb2:	b086      	sub	sp, #24
 8006eb4:	af00      	add	r7, sp, #0
 8006eb6:	60f8      	str	r0, [r7, #12]
 8006eb8:	60b9      	str	r1, [r7, #8]
 8006eba:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8006ebc:	68fb      	ldr	r3, [r7, #12]
 8006ebe:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8006ec0:	f001 ff0a 	bl	8008cd8 <vPortEnterCritical>
 8006ec4:	697b      	ldr	r3, [r7, #20]
 8006ec6:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8006eca:	b25b      	sxtb	r3, r3
 8006ecc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006ed0:	d103      	bne.n	8006eda <vQueueWaitForMessageRestricted+0x2a>
 8006ed2:	697b      	ldr	r3, [r7, #20]
 8006ed4:	2200      	movs	r2, #0
 8006ed6:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006eda:	697b      	ldr	r3, [r7, #20]
 8006edc:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8006ee0:	b25b      	sxtb	r3, r3
 8006ee2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006ee6:	d103      	bne.n	8006ef0 <vQueueWaitForMessageRestricted+0x40>
 8006ee8:	697b      	ldr	r3, [r7, #20]
 8006eea:	2200      	movs	r2, #0
 8006eec:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8006ef0:	f001 ff24 	bl	8008d3c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8006ef4:	697b      	ldr	r3, [r7, #20]
 8006ef6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006ef8:	2b00      	cmp	r3, #0
 8006efa:	d106      	bne.n	8006f0a <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8006efc:	697b      	ldr	r3, [r7, #20]
 8006efe:	3324      	adds	r3, #36	@ 0x24
 8006f00:	687a      	ldr	r2, [r7, #4]
 8006f02:	68b9      	ldr	r1, [r7, #8]
 8006f04:	4618      	mov	r0, r3
 8006f06:	f000 fc6d 	bl	80077e4 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8006f0a:	6978      	ldr	r0, [r7, #20]
 8006f0c:	f7ff ff26 	bl	8006d5c <prvUnlockQueue>
	}
 8006f10:	bf00      	nop
 8006f12:	3718      	adds	r7, #24
 8006f14:	46bd      	mov	sp, r7
 8006f16:	bd80      	pop	{r7, pc}

08006f18 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8006f18:	b580      	push	{r7, lr}
 8006f1a:	b08e      	sub	sp, #56	@ 0x38
 8006f1c:	af04      	add	r7, sp, #16
 8006f1e:	60f8      	str	r0, [r7, #12]
 8006f20:	60b9      	str	r1, [r7, #8]
 8006f22:	607a      	str	r2, [r7, #4]
 8006f24:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8006f26:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006f28:	2b00      	cmp	r3, #0
 8006f2a:	d10b      	bne.n	8006f44 <xTaskCreateStatic+0x2c>
	__asm volatile
 8006f2c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006f30:	f383 8811 	msr	BASEPRI, r3
 8006f34:	f3bf 8f6f 	isb	sy
 8006f38:	f3bf 8f4f 	dsb	sy
 8006f3c:	623b      	str	r3, [r7, #32]
}
 8006f3e:	bf00      	nop
 8006f40:	bf00      	nop
 8006f42:	e7fd      	b.n	8006f40 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8006f44:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006f46:	2b00      	cmp	r3, #0
 8006f48:	d10b      	bne.n	8006f62 <xTaskCreateStatic+0x4a>
	__asm volatile
 8006f4a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006f4e:	f383 8811 	msr	BASEPRI, r3
 8006f52:	f3bf 8f6f 	isb	sy
 8006f56:	f3bf 8f4f 	dsb	sy
 8006f5a:	61fb      	str	r3, [r7, #28]
}
 8006f5c:	bf00      	nop
 8006f5e:	bf00      	nop
 8006f60:	e7fd      	b.n	8006f5e <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8006f62:	23a8      	movs	r3, #168	@ 0xa8
 8006f64:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8006f66:	693b      	ldr	r3, [r7, #16]
 8006f68:	2ba8      	cmp	r3, #168	@ 0xa8
 8006f6a:	d00b      	beq.n	8006f84 <xTaskCreateStatic+0x6c>
	__asm volatile
 8006f6c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006f70:	f383 8811 	msr	BASEPRI, r3
 8006f74:	f3bf 8f6f 	isb	sy
 8006f78:	f3bf 8f4f 	dsb	sy
 8006f7c:	61bb      	str	r3, [r7, #24]
}
 8006f7e:	bf00      	nop
 8006f80:	bf00      	nop
 8006f82:	e7fd      	b.n	8006f80 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8006f84:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8006f86:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006f88:	2b00      	cmp	r3, #0
 8006f8a:	d01e      	beq.n	8006fca <xTaskCreateStatic+0xb2>
 8006f8c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006f8e:	2b00      	cmp	r3, #0
 8006f90:	d01b      	beq.n	8006fca <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8006f92:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006f94:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8006f96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006f98:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8006f9a:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8006f9c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006f9e:	2202      	movs	r2, #2
 8006fa0:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8006fa4:	2300      	movs	r3, #0
 8006fa6:	9303      	str	r3, [sp, #12]
 8006fa8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006faa:	9302      	str	r3, [sp, #8]
 8006fac:	f107 0314 	add.w	r3, r7, #20
 8006fb0:	9301      	str	r3, [sp, #4]
 8006fb2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006fb4:	9300      	str	r3, [sp, #0]
 8006fb6:	683b      	ldr	r3, [r7, #0]
 8006fb8:	687a      	ldr	r2, [r7, #4]
 8006fba:	68b9      	ldr	r1, [r7, #8]
 8006fbc:	68f8      	ldr	r0, [r7, #12]
 8006fbe:	f000 f851 	bl	8007064 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8006fc2:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8006fc4:	f000 f8f6 	bl	80071b4 <prvAddNewTaskToReadyList>
 8006fc8:	e001      	b.n	8006fce <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8006fca:	2300      	movs	r3, #0
 8006fcc:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8006fce:	697b      	ldr	r3, [r7, #20]
	}
 8006fd0:	4618      	mov	r0, r3
 8006fd2:	3728      	adds	r7, #40	@ 0x28
 8006fd4:	46bd      	mov	sp, r7
 8006fd6:	bd80      	pop	{r7, pc}

08006fd8 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8006fd8:	b580      	push	{r7, lr}
 8006fda:	b08c      	sub	sp, #48	@ 0x30
 8006fdc:	af04      	add	r7, sp, #16
 8006fde:	60f8      	str	r0, [r7, #12]
 8006fe0:	60b9      	str	r1, [r7, #8]
 8006fe2:	603b      	str	r3, [r7, #0]
 8006fe4:	4613      	mov	r3, r2
 8006fe6:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8006fe8:	88fb      	ldrh	r3, [r7, #6]
 8006fea:	009b      	lsls	r3, r3, #2
 8006fec:	4618      	mov	r0, r3
 8006fee:	f001 ff95 	bl	8008f1c <pvPortMalloc>
 8006ff2:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8006ff4:	697b      	ldr	r3, [r7, #20]
 8006ff6:	2b00      	cmp	r3, #0
 8006ff8:	d00e      	beq.n	8007018 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8006ffa:	20a8      	movs	r0, #168	@ 0xa8
 8006ffc:	f001 ff8e 	bl	8008f1c <pvPortMalloc>
 8007000:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8007002:	69fb      	ldr	r3, [r7, #28]
 8007004:	2b00      	cmp	r3, #0
 8007006:	d003      	beq.n	8007010 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8007008:	69fb      	ldr	r3, [r7, #28]
 800700a:	697a      	ldr	r2, [r7, #20]
 800700c:	631a      	str	r2, [r3, #48]	@ 0x30
 800700e:	e005      	b.n	800701c <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8007010:	6978      	ldr	r0, [r7, #20]
 8007012:	f002 f851 	bl	80090b8 <vPortFree>
 8007016:	e001      	b.n	800701c <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8007018:	2300      	movs	r3, #0
 800701a:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800701c:	69fb      	ldr	r3, [r7, #28]
 800701e:	2b00      	cmp	r3, #0
 8007020:	d017      	beq.n	8007052 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8007022:	69fb      	ldr	r3, [r7, #28]
 8007024:	2200      	movs	r2, #0
 8007026:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800702a:	88fa      	ldrh	r2, [r7, #6]
 800702c:	2300      	movs	r3, #0
 800702e:	9303      	str	r3, [sp, #12]
 8007030:	69fb      	ldr	r3, [r7, #28]
 8007032:	9302      	str	r3, [sp, #8]
 8007034:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007036:	9301      	str	r3, [sp, #4]
 8007038:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800703a:	9300      	str	r3, [sp, #0]
 800703c:	683b      	ldr	r3, [r7, #0]
 800703e:	68b9      	ldr	r1, [r7, #8]
 8007040:	68f8      	ldr	r0, [r7, #12]
 8007042:	f000 f80f 	bl	8007064 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8007046:	69f8      	ldr	r0, [r7, #28]
 8007048:	f000 f8b4 	bl	80071b4 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800704c:	2301      	movs	r3, #1
 800704e:	61bb      	str	r3, [r7, #24]
 8007050:	e002      	b.n	8007058 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8007052:	f04f 33ff 	mov.w	r3, #4294967295
 8007056:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8007058:	69bb      	ldr	r3, [r7, #24]
	}
 800705a:	4618      	mov	r0, r3
 800705c:	3720      	adds	r7, #32
 800705e:	46bd      	mov	sp, r7
 8007060:	bd80      	pop	{r7, pc}
	...

08007064 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8007064:	b580      	push	{r7, lr}
 8007066:	b088      	sub	sp, #32
 8007068:	af00      	add	r7, sp, #0
 800706a:	60f8      	str	r0, [r7, #12]
 800706c:	60b9      	str	r1, [r7, #8]
 800706e:	607a      	str	r2, [r7, #4]
 8007070:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8007072:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007074:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8007076:	687b      	ldr	r3, [r7, #4]
 8007078:	009b      	lsls	r3, r3, #2
 800707a:	461a      	mov	r2, r3
 800707c:	21a5      	movs	r1, #165	@ 0xa5
 800707e:	f002 f95d 	bl	800933c <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8007082:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007084:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007086:	687b      	ldr	r3, [r7, #4]
 8007088:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800708c:	3b01      	subs	r3, #1
 800708e:	009b      	lsls	r3, r3, #2
 8007090:	4413      	add	r3, r2
 8007092:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8007094:	69bb      	ldr	r3, [r7, #24]
 8007096:	f023 0307 	bic.w	r3, r3, #7
 800709a:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800709c:	69bb      	ldr	r3, [r7, #24]
 800709e:	f003 0307 	and.w	r3, r3, #7
 80070a2:	2b00      	cmp	r3, #0
 80070a4:	d00b      	beq.n	80070be <prvInitialiseNewTask+0x5a>
	__asm volatile
 80070a6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80070aa:	f383 8811 	msr	BASEPRI, r3
 80070ae:	f3bf 8f6f 	isb	sy
 80070b2:	f3bf 8f4f 	dsb	sy
 80070b6:	617b      	str	r3, [r7, #20]
}
 80070b8:	bf00      	nop
 80070ba:	bf00      	nop
 80070bc:	e7fd      	b.n	80070ba <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 80070be:	68bb      	ldr	r3, [r7, #8]
 80070c0:	2b00      	cmp	r3, #0
 80070c2:	d01f      	beq.n	8007104 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80070c4:	2300      	movs	r3, #0
 80070c6:	61fb      	str	r3, [r7, #28]
 80070c8:	e012      	b.n	80070f0 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80070ca:	68ba      	ldr	r2, [r7, #8]
 80070cc:	69fb      	ldr	r3, [r7, #28]
 80070ce:	4413      	add	r3, r2
 80070d0:	7819      	ldrb	r1, [r3, #0]
 80070d2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80070d4:	69fb      	ldr	r3, [r7, #28]
 80070d6:	4413      	add	r3, r2
 80070d8:	3334      	adds	r3, #52	@ 0x34
 80070da:	460a      	mov	r2, r1
 80070dc:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 80070de:	68ba      	ldr	r2, [r7, #8]
 80070e0:	69fb      	ldr	r3, [r7, #28]
 80070e2:	4413      	add	r3, r2
 80070e4:	781b      	ldrb	r3, [r3, #0]
 80070e6:	2b00      	cmp	r3, #0
 80070e8:	d006      	beq.n	80070f8 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80070ea:	69fb      	ldr	r3, [r7, #28]
 80070ec:	3301      	adds	r3, #1
 80070ee:	61fb      	str	r3, [r7, #28]
 80070f0:	69fb      	ldr	r3, [r7, #28]
 80070f2:	2b0f      	cmp	r3, #15
 80070f4:	d9e9      	bls.n	80070ca <prvInitialiseNewTask+0x66>
 80070f6:	e000      	b.n	80070fa <prvInitialiseNewTask+0x96>
			{
				break;
 80070f8:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80070fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80070fc:	2200      	movs	r2, #0
 80070fe:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8007102:	e003      	b.n	800710c <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8007104:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007106:	2200      	movs	r2, #0
 8007108:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800710c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800710e:	2b37      	cmp	r3, #55	@ 0x37
 8007110:	d901      	bls.n	8007116 <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8007112:	2337      	movs	r3, #55	@ 0x37
 8007114:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8007116:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007118:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800711a:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800711c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800711e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007120:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8007122:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007124:	2200      	movs	r2, #0
 8007126:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8007128:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800712a:	3304      	adds	r3, #4
 800712c:	4618      	mov	r0, r3
 800712e:	f7fe ff49 	bl	8005fc4 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8007132:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007134:	3318      	adds	r3, #24
 8007136:	4618      	mov	r0, r3
 8007138:	f7fe ff44 	bl	8005fc4 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800713c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800713e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007140:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007142:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007144:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8007148:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800714a:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800714c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800714e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007150:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8007152:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007154:	2200      	movs	r2, #0
 8007156:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800715a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800715c:	2200      	movs	r2, #0
 800715e:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8007162:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007164:	3354      	adds	r3, #84	@ 0x54
 8007166:	224c      	movs	r2, #76	@ 0x4c
 8007168:	2100      	movs	r1, #0
 800716a:	4618      	mov	r0, r3
 800716c:	f002 f8e6 	bl	800933c <memset>
 8007170:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007172:	4a0d      	ldr	r2, [pc, #52]	@ (80071a8 <prvInitialiseNewTask+0x144>)
 8007174:	659a      	str	r2, [r3, #88]	@ 0x58
 8007176:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007178:	4a0c      	ldr	r2, [pc, #48]	@ (80071ac <prvInitialiseNewTask+0x148>)
 800717a:	65da      	str	r2, [r3, #92]	@ 0x5c
 800717c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800717e:	4a0c      	ldr	r2, [pc, #48]	@ (80071b0 <prvInitialiseNewTask+0x14c>)
 8007180:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8007182:	683a      	ldr	r2, [r7, #0]
 8007184:	68f9      	ldr	r1, [r7, #12]
 8007186:	69b8      	ldr	r0, [r7, #24]
 8007188:	f001 fc72 	bl	8008a70 <pxPortInitialiseStack>
 800718c:	4602      	mov	r2, r0
 800718e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007190:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8007192:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007194:	2b00      	cmp	r3, #0
 8007196:	d002      	beq.n	800719e <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8007198:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800719a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800719c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800719e:	bf00      	nop
 80071a0:	3720      	adds	r7, #32
 80071a2:	46bd      	mov	sp, r7
 80071a4:	bd80      	pop	{r7, pc}
 80071a6:	bf00      	nop
 80071a8:	20004c0c 	.word	0x20004c0c
 80071ac:	20004c74 	.word	0x20004c74
 80071b0:	20004cdc 	.word	0x20004cdc

080071b4 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80071b4:	b580      	push	{r7, lr}
 80071b6:	b082      	sub	sp, #8
 80071b8:	af00      	add	r7, sp, #0
 80071ba:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80071bc:	f001 fd8c 	bl	8008cd8 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80071c0:	4b2d      	ldr	r3, [pc, #180]	@ (8007278 <prvAddNewTaskToReadyList+0xc4>)
 80071c2:	681b      	ldr	r3, [r3, #0]
 80071c4:	3301      	adds	r3, #1
 80071c6:	4a2c      	ldr	r2, [pc, #176]	@ (8007278 <prvAddNewTaskToReadyList+0xc4>)
 80071c8:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 80071ca:	4b2c      	ldr	r3, [pc, #176]	@ (800727c <prvAddNewTaskToReadyList+0xc8>)
 80071cc:	681b      	ldr	r3, [r3, #0]
 80071ce:	2b00      	cmp	r3, #0
 80071d0:	d109      	bne.n	80071e6 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80071d2:	4a2a      	ldr	r2, [pc, #168]	@ (800727c <prvAddNewTaskToReadyList+0xc8>)
 80071d4:	687b      	ldr	r3, [r7, #4]
 80071d6:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80071d8:	4b27      	ldr	r3, [pc, #156]	@ (8007278 <prvAddNewTaskToReadyList+0xc4>)
 80071da:	681b      	ldr	r3, [r3, #0]
 80071dc:	2b01      	cmp	r3, #1
 80071de:	d110      	bne.n	8007202 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80071e0:	f000 fc2e 	bl	8007a40 <prvInitialiseTaskLists>
 80071e4:	e00d      	b.n	8007202 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80071e6:	4b26      	ldr	r3, [pc, #152]	@ (8007280 <prvAddNewTaskToReadyList+0xcc>)
 80071e8:	681b      	ldr	r3, [r3, #0]
 80071ea:	2b00      	cmp	r3, #0
 80071ec:	d109      	bne.n	8007202 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80071ee:	4b23      	ldr	r3, [pc, #140]	@ (800727c <prvAddNewTaskToReadyList+0xc8>)
 80071f0:	681b      	ldr	r3, [r3, #0]
 80071f2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80071f4:	687b      	ldr	r3, [r7, #4]
 80071f6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80071f8:	429a      	cmp	r2, r3
 80071fa:	d802      	bhi.n	8007202 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80071fc:	4a1f      	ldr	r2, [pc, #124]	@ (800727c <prvAddNewTaskToReadyList+0xc8>)
 80071fe:	687b      	ldr	r3, [r7, #4]
 8007200:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8007202:	4b20      	ldr	r3, [pc, #128]	@ (8007284 <prvAddNewTaskToReadyList+0xd0>)
 8007204:	681b      	ldr	r3, [r3, #0]
 8007206:	3301      	adds	r3, #1
 8007208:	4a1e      	ldr	r2, [pc, #120]	@ (8007284 <prvAddNewTaskToReadyList+0xd0>)
 800720a:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800720c:	4b1d      	ldr	r3, [pc, #116]	@ (8007284 <prvAddNewTaskToReadyList+0xd0>)
 800720e:	681a      	ldr	r2, [r3, #0]
 8007210:	687b      	ldr	r3, [r7, #4]
 8007212:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8007214:	687b      	ldr	r3, [r7, #4]
 8007216:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007218:	4b1b      	ldr	r3, [pc, #108]	@ (8007288 <prvAddNewTaskToReadyList+0xd4>)
 800721a:	681b      	ldr	r3, [r3, #0]
 800721c:	429a      	cmp	r2, r3
 800721e:	d903      	bls.n	8007228 <prvAddNewTaskToReadyList+0x74>
 8007220:	687b      	ldr	r3, [r7, #4]
 8007222:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007224:	4a18      	ldr	r2, [pc, #96]	@ (8007288 <prvAddNewTaskToReadyList+0xd4>)
 8007226:	6013      	str	r3, [r2, #0]
 8007228:	687b      	ldr	r3, [r7, #4]
 800722a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800722c:	4613      	mov	r3, r2
 800722e:	009b      	lsls	r3, r3, #2
 8007230:	4413      	add	r3, r2
 8007232:	009b      	lsls	r3, r3, #2
 8007234:	4a15      	ldr	r2, [pc, #84]	@ (800728c <prvAddNewTaskToReadyList+0xd8>)
 8007236:	441a      	add	r2, r3
 8007238:	687b      	ldr	r3, [r7, #4]
 800723a:	3304      	adds	r3, #4
 800723c:	4619      	mov	r1, r3
 800723e:	4610      	mov	r0, r2
 8007240:	f7fe fecd 	bl	8005fde <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8007244:	f001 fd7a 	bl	8008d3c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8007248:	4b0d      	ldr	r3, [pc, #52]	@ (8007280 <prvAddNewTaskToReadyList+0xcc>)
 800724a:	681b      	ldr	r3, [r3, #0]
 800724c:	2b00      	cmp	r3, #0
 800724e:	d00e      	beq.n	800726e <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8007250:	4b0a      	ldr	r3, [pc, #40]	@ (800727c <prvAddNewTaskToReadyList+0xc8>)
 8007252:	681b      	ldr	r3, [r3, #0]
 8007254:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007256:	687b      	ldr	r3, [r7, #4]
 8007258:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800725a:	429a      	cmp	r2, r3
 800725c:	d207      	bcs.n	800726e <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800725e:	4b0c      	ldr	r3, [pc, #48]	@ (8007290 <prvAddNewTaskToReadyList+0xdc>)
 8007260:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007264:	601a      	str	r2, [r3, #0]
 8007266:	f3bf 8f4f 	dsb	sy
 800726a:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800726e:	bf00      	nop
 8007270:	3708      	adds	r7, #8
 8007272:	46bd      	mov	sp, r7
 8007274:	bd80      	pop	{r7, pc}
 8007276:	bf00      	nop
 8007278:	20000e8c 	.word	0x20000e8c
 800727c:	200009b8 	.word	0x200009b8
 8007280:	20000e98 	.word	0x20000e98
 8007284:	20000ea8 	.word	0x20000ea8
 8007288:	20000e94 	.word	0x20000e94
 800728c:	200009bc 	.word	0x200009bc
 8007290:	e000ed04 	.word	0xe000ed04

08007294 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8007294:	b580      	push	{r7, lr}
 8007296:	b084      	sub	sp, #16
 8007298:	af00      	add	r7, sp, #0
 800729a:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800729c:	2300      	movs	r3, #0
 800729e:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 80072a0:	687b      	ldr	r3, [r7, #4]
 80072a2:	2b00      	cmp	r3, #0
 80072a4:	d018      	beq.n	80072d8 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 80072a6:	4b14      	ldr	r3, [pc, #80]	@ (80072f8 <vTaskDelay+0x64>)
 80072a8:	681b      	ldr	r3, [r3, #0]
 80072aa:	2b00      	cmp	r3, #0
 80072ac:	d00b      	beq.n	80072c6 <vTaskDelay+0x32>
	__asm volatile
 80072ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80072b2:	f383 8811 	msr	BASEPRI, r3
 80072b6:	f3bf 8f6f 	isb	sy
 80072ba:	f3bf 8f4f 	dsb	sy
 80072be:	60bb      	str	r3, [r7, #8]
}
 80072c0:	bf00      	nop
 80072c2:	bf00      	nop
 80072c4:	e7fd      	b.n	80072c2 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 80072c6:	f000 f88b 	bl	80073e0 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 80072ca:	2100      	movs	r1, #0
 80072cc:	6878      	ldr	r0, [r7, #4]
 80072ce:	f001 f821 	bl	8008314 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 80072d2:	f000 f893 	bl	80073fc <xTaskResumeAll>
 80072d6:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 80072d8:	68fb      	ldr	r3, [r7, #12]
 80072da:	2b00      	cmp	r3, #0
 80072dc:	d107      	bne.n	80072ee <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 80072de:	4b07      	ldr	r3, [pc, #28]	@ (80072fc <vTaskDelay+0x68>)
 80072e0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80072e4:	601a      	str	r2, [r3, #0]
 80072e6:	f3bf 8f4f 	dsb	sy
 80072ea:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80072ee:	bf00      	nop
 80072f0:	3710      	adds	r7, #16
 80072f2:	46bd      	mov	sp, r7
 80072f4:	bd80      	pop	{r7, pc}
 80072f6:	bf00      	nop
 80072f8:	20000eb4 	.word	0x20000eb4
 80072fc:	e000ed04 	.word	0xe000ed04

08007300 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8007300:	b580      	push	{r7, lr}
 8007302:	b08a      	sub	sp, #40	@ 0x28
 8007304:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8007306:	2300      	movs	r3, #0
 8007308:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800730a:	2300      	movs	r3, #0
 800730c:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800730e:	463a      	mov	r2, r7
 8007310:	1d39      	adds	r1, r7, #4
 8007312:	f107 0308 	add.w	r3, r7, #8
 8007316:	4618      	mov	r0, r3
 8007318:	f7fe fe00 	bl	8005f1c <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800731c:	6839      	ldr	r1, [r7, #0]
 800731e:	687b      	ldr	r3, [r7, #4]
 8007320:	68ba      	ldr	r2, [r7, #8]
 8007322:	9202      	str	r2, [sp, #8]
 8007324:	9301      	str	r3, [sp, #4]
 8007326:	2300      	movs	r3, #0
 8007328:	9300      	str	r3, [sp, #0]
 800732a:	2300      	movs	r3, #0
 800732c:	460a      	mov	r2, r1
 800732e:	4924      	ldr	r1, [pc, #144]	@ (80073c0 <vTaskStartScheduler+0xc0>)
 8007330:	4824      	ldr	r0, [pc, #144]	@ (80073c4 <vTaskStartScheduler+0xc4>)
 8007332:	f7ff fdf1 	bl	8006f18 <xTaskCreateStatic>
 8007336:	4603      	mov	r3, r0
 8007338:	4a23      	ldr	r2, [pc, #140]	@ (80073c8 <vTaskStartScheduler+0xc8>)
 800733a:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800733c:	4b22      	ldr	r3, [pc, #136]	@ (80073c8 <vTaskStartScheduler+0xc8>)
 800733e:	681b      	ldr	r3, [r3, #0]
 8007340:	2b00      	cmp	r3, #0
 8007342:	d002      	beq.n	800734a <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8007344:	2301      	movs	r3, #1
 8007346:	617b      	str	r3, [r7, #20]
 8007348:	e001      	b.n	800734e <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800734a:	2300      	movs	r3, #0
 800734c:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800734e:	697b      	ldr	r3, [r7, #20]
 8007350:	2b01      	cmp	r3, #1
 8007352:	d102      	bne.n	800735a <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8007354:	f001 f832 	bl	80083bc <xTimerCreateTimerTask>
 8007358:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800735a:	697b      	ldr	r3, [r7, #20]
 800735c:	2b01      	cmp	r3, #1
 800735e:	d11b      	bne.n	8007398 <vTaskStartScheduler+0x98>
	__asm volatile
 8007360:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007364:	f383 8811 	msr	BASEPRI, r3
 8007368:	f3bf 8f6f 	isb	sy
 800736c:	f3bf 8f4f 	dsb	sy
 8007370:	613b      	str	r3, [r7, #16]
}
 8007372:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8007374:	4b15      	ldr	r3, [pc, #84]	@ (80073cc <vTaskStartScheduler+0xcc>)
 8007376:	681b      	ldr	r3, [r3, #0]
 8007378:	3354      	adds	r3, #84	@ 0x54
 800737a:	4a15      	ldr	r2, [pc, #84]	@ (80073d0 <vTaskStartScheduler+0xd0>)
 800737c:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800737e:	4b15      	ldr	r3, [pc, #84]	@ (80073d4 <vTaskStartScheduler+0xd4>)
 8007380:	f04f 32ff 	mov.w	r2, #4294967295
 8007384:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8007386:	4b14      	ldr	r3, [pc, #80]	@ (80073d8 <vTaskStartScheduler+0xd8>)
 8007388:	2201      	movs	r2, #1
 800738a:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800738c:	4b13      	ldr	r3, [pc, #76]	@ (80073dc <vTaskStartScheduler+0xdc>)
 800738e:	2200      	movs	r2, #0
 8007390:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8007392:	f001 fbfd 	bl	8008b90 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8007396:	e00f      	b.n	80073b8 <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8007398:	697b      	ldr	r3, [r7, #20]
 800739a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800739e:	d10b      	bne.n	80073b8 <vTaskStartScheduler+0xb8>
	__asm volatile
 80073a0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80073a4:	f383 8811 	msr	BASEPRI, r3
 80073a8:	f3bf 8f6f 	isb	sy
 80073ac:	f3bf 8f4f 	dsb	sy
 80073b0:	60fb      	str	r3, [r7, #12]
}
 80073b2:	bf00      	nop
 80073b4:	bf00      	nop
 80073b6:	e7fd      	b.n	80073b4 <vTaskStartScheduler+0xb4>
}
 80073b8:	bf00      	nop
 80073ba:	3718      	adds	r7, #24
 80073bc:	46bd      	mov	sp, r7
 80073be:	bd80      	pop	{r7, pc}
 80073c0:	08009f1c 	.word	0x08009f1c
 80073c4:	08007a11 	.word	0x08007a11
 80073c8:	20000eb0 	.word	0x20000eb0
 80073cc:	200009b8 	.word	0x200009b8
 80073d0:	20000020 	.word	0x20000020
 80073d4:	20000eac 	.word	0x20000eac
 80073d8:	20000e98 	.word	0x20000e98
 80073dc:	20000e90 	.word	0x20000e90

080073e0 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80073e0:	b480      	push	{r7}
 80073e2:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 80073e4:	4b04      	ldr	r3, [pc, #16]	@ (80073f8 <vTaskSuspendAll+0x18>)
 80073e6:	681b      	ldr	r3, [r3, #0]
 80073e8:	3301      	adds	r3, #1
 80073ea:	4a03      	ldr	r2, [pc, #12]	@ (80073f8 <vTaskSuspendAll+0x18>)
 80073ec:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 80073ee:	bf00      	nop
 80073f0:	46bd      	mov	sp, r7
 80073f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073f6:	4770      	bx	lr
 80073f8:	20000eb4 	.word	0x20000eb4

080073fc <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80073fc:	b580      	push	{r7, lr}
 80073fe:	b084      	sub	sp, #16
 8007400:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8007402:	2300      	movs	r3, #0
 8007404:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8007406:	2300      	movs	r3, #0
 8007408:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800740a:	4b42      	ldr	r3, [pc, #264]	@ (8007514 <xTaskResumeAll+0x118>)
 800740c:	681b      	ldr	r3, [r3, #0]
 800740e:	2b00      	cmp	r3, #0
 8007410:	d10b      	bne.n	800742a <xTaskResumeAll+0x2e>
	__asm volatile
 8007412:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007416:	f383 8811 	msr	BASEPRI, r3
 800741a:	f3bf 8f6f 	isb	sy
 800741e:	f3bf 8f4f 	dsb	sy
 8007422:	603b      	str	r3, [r7, #0]
}
 8007424:	bf00      	nop
 8007426:	bf00      	nop
 8007428:	e7fd      	b.n	8007426 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800742a:	f001 fc55 	bl	8008cd8 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800742e:	4b39      	ldr	r3, [pc, #228]	@ (8007514 <xTaskResumeAll+0x118>)
 8007430:	681b      	ldr	r3, [r3, #0]
 8007432:	3b01      	subs	r3, #1
 8007434:	4a37      	ldr	r2, [pc, #220]	@ (8007514 <xTaskResumeAll+0x118>)
 8007436:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007438:	4b36      	ldr	r3, [pc, #216]	@ (8007514 <xTaskResumeAll+0x118>)
 800743a:	681b      	ldr	r3, [r3, #0]
 800743c:	2b00      	cmp	r3, #0
 800743e:	d162      	bne.n	8007506 <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8007440:	4b35      	ldr	r3, [pc, #212]	@ (8007518 <xTaskResumeAll+0x11c>)
 8007442:	681b      	ldr	r3, [r3, #0]
 8007444:	2b00      	cmp	r3, #0
 8007446:	d05e      	beq.n	8007506 <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8007448:	e02f      	b.n	80074aa <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800744a:	4b34      	ldr	r3, [pc, #208]	@ (800751c <xTaskResumeAll+0x120>)
 800744c:	68db      	ldr	r3, [r3, #12]
 800744e:	68db      	ldr	r3, [r3, #12]
 8007450:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8007452:	68fb      	ldr	r3, [r7, #12]
 8007454:	3318      	adds	r3, #24
 8007456:	4618      	mov	r0, r3
 8007458:	f7fe fe1e 	bl	8006098 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800745c:	68fb      	ldr	r3, [r7, #12]
 800745e:	3304      	adds	r3, #4
 8007460:	4618      	mov	r0, r3
 8007462:	f7fe fe19 	bl	8006098 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8007466:	68fb      	ldr	r3, [r7, #12]
 8007468:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800746a:	4b2d      	ldr	r3, [pc, #180]	@ (8007520 <xTaskResumeAll+0x124>)
 800746c:	681b      	ldr	r3, [r3, #0]
 800746e:	429a      	cmp	r2, r3
 8007470:	d903      	bls.n	800747a <xTaskResumeAll+0x7e>
 8007472:	68fb      	ldr	r3, [r7, #12]
 8007474:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007476:	4a2a      	ldr	r2, [pc, #168]	@ (8007520 <xTaskResumeAll+0x124>)
 8007478:	6013      	str	r3, [r2, #0]
 800747a:	68fb      	ldr	r3, [r7, #12]
 800747c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800747e:	4613      	mov	r3, r2
 8007480:	009b      	lsls	r3, r3, #2
 8007482:	4413      	add	r3, r2
 8007484:	009b      	lsls	r3, r3, #2
 8007486:	4a27      	ldr	r2, [pc, #156]	@ (8007524 <xTaskResumeAll+0x128>)
 8007488:	441a      	add	r2, r3
 800748a:	68fb      	ldr	r3, [r7, #12]
 800748c:	3304      	adds	r3, #4
 800748e:	4619      	mov	r1, r3
 8007490:	4610      	mov	r0, r2
 8007492:	f7fe fda4 	bl	8005fde <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8007496:	68fb      	ldr	r3, [r7, #12]
 8007498:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800749a:	4b23      	ldr	r3, [pc, #140]	@ (8007528 <xTaskResumeAll+0x12c>)
 800749c:	681b      	ldr	r3, [r3, #0]
 800749e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80074a0:	429a      	cmp	r2, r3
 80074a2:	d302      	bcc.n	80074aa <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 80074a4:	4b21      	ldr	r3, [pc, #132]	@ (800752c <xTaskResumeAll+0x130>)
 80074a6:	2201      	movs	r2, #1
 80074a8:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80074aa:	4b1c      	ldr	r3, [pc, #112]	@ (800751c <xTaskResumeAll+0x120>)
 80074ac:	681b      	ldr	r3, [r3, #0]
 80074ae:	2b00      	cmp	r3, #0
 80074b0:	d1cb      	bne.n	800744a <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 80074b2:	68fb      	ldr	r3, [r7, #12]
 80074b4:	2b00      	cmp	r3, #0
 80074b6:	d001      	beq.n	80074bc <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 80074b8:	f000 fb66 	bl	8007b88 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 80074bc:	4b1c      	ldr	r3, [pc, #112]	@ (8007530 <xTaskResumeAll+0x134>)
 80074be:	681b      	ldr	r3, [r3, #0]
 80074c0:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 80074c2:	687b      	ldr	r3, [r7, #4]
 80074c4:	2b00      	cmp	r3, #0
 80074c6:	d010      	beq.n	80074ea <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 80074c8:	f000 f846 	bl	8007558 <xTaskIncrementTick>
 80074cc:	4603      	mov	r3, r0
 80074ce:	2b00      	cmp	r3, #0
 80074d0:	d002      	beq.n	80074d8 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 80074d2:	4b16      	ldr	r3, [pc, #88]	@ (800752c <xTaskResumeAll+0x130>)
 80074d4:	2201      	movs	r2, #1
 80074d6:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 80074d8:	687b      	ldr	r3, [r7, #4]
 80074da:	3b01      	subs	r3, #1
 80074dc:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 80074de:	687b      	ldr	r3, [r7, #4]
 80074e0:	2b00      	cmp	r3, #0
 80074e2:	d1f1      	bne.n	80074c8 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 80074e4:	4b12      	ldr	r3, [pc, #72]	@ (8007530 <xTaskResumeAll+0x134>)
 80074e6:	2200      	movs	r2, #0
 80074e8:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 80074ea:	4b10      	ldr	r3, [pc, #64]	@ (800752c <xTaskResumeAll+0x130>)
 80074ec:	681b      	ldr	r3, [r3, #0]
 80074ee:	2b00      	cmp	r3, #0
 80074f0:	d009      	beq.n	8007506 <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 80074f2:	2301      	movs	r3, #1
 80074f4:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80074f6:	4b0f      	ldr	r3, [pc, #60]	@ (8007534 <xTaskResumeAll+0x138>)
 80074f8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80074fc:	601a      	str	r2, [r3, #0]
 80074fe:	f3bf 8f4f 	dsb	sy
 8007502:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8007506:	f001 fc19 	bl	8008d3c <vPortExitCritical>

	return xAlreadyYielded;
 800750a:	68bb      	ldr	r3, [r7, #8]
}
 800750c:	4618      	mov	r0, r3
 800750e:	3710      	adds	r7, #16
 8007510:	46bd      	mov	sp, r7
 8007512:	bd80      	pop	{r7, pc}
 8007514:	20000eb4 	.word	0x20000eb4
 8007518:	20000e8c 	.word	0x20000e8c
 800751c:	20000e4c 	.word	0x20000e4c
 8007520:	20000e94 	.word	0x20000e94
 8007524:	200009bc 	.word	0x200009bc
 8007528:	200009b8 	.word	0x200009b8
 800752c:	20000ea0 	.word	0x20000ea0
 8007530:	20000e9c 	.word	0x20000e9c
 8007534:	e000ed04 	.word	0xe000ed04

08007538 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8007538:	b480      	push	{r7}
 800753a:	b083      	sub	sp, #12
 800753c:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800753e:	4b05      	ldr	r3, [pc, #20]	@ (8007554 <xTaskGetTickCount+0x1c>)
 8007540:	681b      	ldr	r3, [r3, #0]
 8007542:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8007544:	687b      	ldr	r3, [r7, #4]
}
 8007546:	4618      	mov	r0, r3
 8007548:	370c      	adds	r7, #12
 800754a:	46bd      	mov	sp, r7
 800754c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007550:	4770      	bx	lr
 8007552:	bf00      	nop
 8007554:	20000e90 	.word	0x20000e90

08007558 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8007558:	b580      	push	{r7, lr}
 800755a:	b086      	sub	sp, #24
 800755c:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800755e:	2300      	movs	r3, #0
 8007560:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007562:	4b4f      	ldr	r3, [pc, #316]	@ (80076a0 <xTaskIncrementTick+0x148>)
 8007564:	681b      	ldr	r3, [r3, #0]
 8007566:	2b00      	cmp	r3, #0
 8007568:	f040 8090 	bne.w	800768c <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800756c:	4b4d      	ldr	r3, [pc, #308]	@ (80076a4 <xTaskIncrementTick+0x14c>)
 800756e:	681b      	ldr	r3, [r3, #0]
 8007570:	3301      	adds	r3, #1
 8007572:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8007574:	4a4b      	ldr	r2, [pc, #300]	@ (80076a4 <xTaskIncrementTick+0x14c>)
 8007576:	693b      	ldr	r3, [r7, #16]
 8007578:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800757a:	693b      	ldr	r3, [r7, #16]
 800757c:	2b00      	cmp	r3, #0
 800757e:	d121      	bne.n	80075c4 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8007580:	4b49      	ldr	r3, [pc, #292]	@ (80076a8 <xTaskIncrementTick+0x150>)
 8007582:	681b      	ldr	r3, [r3, #0]
 8007584:	681b      	ldr	r3, [r3, #0]
 8007586:	2b00      	cmp	r3, #0
 8007588:	d00b      	beq.n	80075a2 <xTaskIncrementTick+0x4a>
	__asm volatile
 800758a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800758e:	f383 8811 	msr	BASEPRI, r3
 8007592:	f3bf 8f6f 	isb	sy
 8007596:	f3bf 8f4f 	dsb	sy
 800759a:	603b      	str	r3, [r7, #0]
}
 800759c:	bf00      	nop
 800759e:	bf00      	nop
 80075a0:	e7fd      	b.n	800759e <xTaskIncrementTick+0x46>
 80075a2:	4b41      	ldr	r3, [pc, #260]	@ (80076a8 <xTaskIncrementTick+0x150>)
 80075a4:	681b      	ldr	r3, [r3, #0]
 80075a6:	60fb      	str	r3, [r7, #12]
 80075a8:	4b40      	ldr	r3, [pc, #256]	@ (80076ac <xTaskIncrementTick+0x154>)
 80075aa:	681b      	ldr	r3, [r3, #0]
 80075ac:	4a3e      	ldr	r2, [pc, #248]	@ (80076a8 <xTaskIncrementTick+0x150>)
 80075ae:	6013      	str	r3, [r2, #0]
 80075b0:	4a3e      	ldr	r2, [pc, #248]	@ (80076ac <xTaskIncrementTick+0x154>)
 80075b2:	68fb      	ldr	r3, [r7, #12]
 80075b4:	6013      	str	r3, [r2, #0]
 80075b6:	4b3e      	ldr	r3, [pc, #248]	@ (80076b0 <xTaskIncrementTick+0x158>)
 80075b8:	681b      	ldr	r3, [r3, #0]
 80075ba:	3301      	adds	r3, #1
 80075bc:	4a3c      	ldr	r2, [pc, #240]	@ (80076b0 <xTaskIncrementTick+0x158>)
 80075be:	6013      	str	r3, [r2, #0]
 80075c0:	f000 fae2 	bl	8007b88 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 80075c4:	4b3b      	ldr	r3, [pc, #236]	@ (80076b4 <xTaskIncrementTick+0x15c>)
 80075c6:	681b      	ldr	r3, [r3, #0]
 80075c8:	693a      	ldr	r2, [r7, #16]
 80075ca:	429a      	cmp	r2, r3
 80075cc:	d349      	bcc.n	8007662 <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80075ce:	4b36      	ldr	r3, [pc, #216]	@ (80076a8 <xTaskIncrementTick+0x150>)
 80075d0:	681b      	ldr	r3, [r3, #0]
 80075d2:	681b      	ldr	r3, [r3, #0]
 80075d4:	2b00      	cmp	r3, #0
 80075d6:	d104      	bne.n	80075e2 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80075d8:	4b36      	ldr	r3, [pc, #216]	@ (80076b4 <xTaskIncrementTick+0x15c>)
 80075da:	f04f 32ff 	mov.w	r2, #4294967295
 80075de:	601a      	str	r2, [r3, #0]
					break;
 80075e0:	e03f      	b.n	8007662 <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80075e2:	4b31      	ldr	r3, [pc, #196]	@ (80076a8 <xTaskIncrementTick+0x150>)
 80075e4:	681b      	ldr	r3, [r3, #0]
 80075e6:	68db      	ldr	r3, [r3, #12]
 80075e8:	68db      	ldr	r3, [r3, #12]
 80075ea:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80075ec:	68bb      	ldr	r3, [r7, #8]
 80075ee:	685b      	ldr	r3, [r3, #4]
 80075f0:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80075f2:	693a      	ldr	r2, [r7, #16]
 80075f4:	687b      	ldr	r3, [r7, #4]
 80075f6:	429a      	cmp	r2, r3
 80075f8:	d203      	bcs.n	8007602 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80075fa:	4a2e      	ldr	r2, [pc, #184]	@ (80076b4 <xTaskIncrementTick+0x15c>)
 80075fc:	687b      	ldr	r3, [r7, #4]
 80075fe:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8007600:	e02f      	b.n	8007662 <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007602:	68bb      	ldr	r3, [r7, #8]
 8007604:	3304      	adds	r3, #4
 8007606:	4618      	mov	r0, r3
 8007608:	f7fe fd46 	bl	8006098 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800760c:	68bb      	ldr	r3, [r7, #8]
 800760e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007610:	2b00      	cmp	r3, #0
 8007612:	d004      	beq.n	800761e <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8007614:	68bb      	ldr	r3, [r7, #8]
 8007616:	3318      	adds	r3, #24
 8007618:	4618      	mov	r0, r3
 800761a:	f7fe fd3d 	bl	8006098 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800761e:	68bb      	ldr	r3, [r7, #8]
 8007620:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007622:	4b25      	ldr	r3, [pc, #148]	@ (80076b8 <xTaskIncrementTick+0x160>)
 8007624:	681b      	ldr	r3, [r3, #0]
 8007626:	429a      	cmp	r2, r3
 8007628:	d903      	bls.n	8007632 <xTaskIncrementTick+0xda>
 800762a:	68bb      	ldr	r3, [r7, #8]
 800762c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800762e:	4a22      	ldr	r2, [pc, #136]	@ (80076b8 <xTaskIncrementTick+0x160>)
 8007630:	6013      	str	r3, [r2, #0]
 8007632:	68bb      	ldr	r3, [r7, #8]
 8007634:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007636:	4613      	mov	r3, r2
 8007638:	009b      	lsls	r3, r3, #2
 800763a:	4413      	add	r3, r2
 800763c:	009b      	lsls	r3, r3, #2
 800763e:	4a1f      	ldr	r2, [pc, #124]	@ (80076bc <xTaskIncrementTick+0x164>)
 8007640:	441a      	add	r2, r3
 8007642:	68bb      	ldr	r3, [r7, #8]
 8007644:	3304      	adds	r3, #4
 8007646:	4619      	mov	r1, r3
 8007648:	4610      	mov	r0, r2
 800764a:	f7fe fcc8 	bl	8005fde <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800764e:	68bb      	ldr	r3, [r7, #8]
 8007650:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007652:	4b1b      	ldr	r3, [pc, #108]	@ (80076c0 <xTaskIncrementTick+0x168>)
 8007654:	681b      	ldr	r3, [r3, #0]
 8007656:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007658:	429a      	cmp	r2, r3
 800765a:	d3b8      	bcc.n	80075ce <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 800765c:	2301      	movs	r3, #1
 800765e:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007660:	e7b5      	b.n	80075ce <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8007662:	4b17      	ldr	r3, [pc, #92]	@ (80076c0 <xTaskIncrementTick+0x168>)
 8007664:	681b      	ldr	r3, [r3, #0]
 8007666:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007668:	4914      	ldr	r1, [pc, #80]	@ (80076bc <xTaskIncrementTick+0x164>)
 800766a:	4613      	mov	r3, r2
 800766c:	009b      	lsls	r3, r3, #2
 800766e:	4413      	add	r3, r2
 8007670:	009b      	lsls	r3, r3, #2
 8007672:	440b      	add	r3, r1
 8007674:	681b      	ldr	r3, [r3, #0]
 8007676:	2b01      	cmp	r3, #1
 8007678:	d901      	bls.n	800767e <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 800767a:	2301      	movs	r3, #1
 800767c:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800767e:	4b11      	ldr	r3, [pc, #68]	@ (80076c4 <xTaskIncrementTick+0x16c>)
 8007680:	681b      	ldr	r3, [r3, #0]
 8007682:	2b00      	cmp	r3, #0
 8007684:	d007      	beq.n	8007696 <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 8007686:	2301      	movs	r3, #1
 8007688:	617b      	str	r3, [r7, #20]
 800768a:	e004      	b.n	8007696 <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800768c:	4b0e      	ldr	r3, [pc, #56]	@ (80076c8 <xTaskIncrementTick+0x170>)
 800768e:	681b      	ldr	r3, [r3, #0]
 8007690:	3301      	adds	r3, #1
 8007692:	4a0d      	ldr	r2, [pc, #52]	@ (80076c8 <xTaskIncrementTick+0x170>)
 8007694:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8007696:	697b      	ldr	r3, [r7, #20]
}
 8007698:	4618      	mov	r0, r3
 800769a:	3718      	adds	r7, #24
 800769c:	46bd      	mov	sp, r7
 800769e:	bd80      	pop	{r7, pc}
 80076a0:	20000eb4 	.word	0x20000eb4
 80076a4:	20000e90 	.word	0x20000e90
 80076a8:	20000e44 	.word	0x20000e44
 80076ac:	20000e48 	.word	0x20000e48
 80076b0:	20000ea4 	.word	0x20000ea4
 80076b4:	20000eac 	.word	0x20000eac
 80076b8:	20000e94 	.word	0x20000e94
 80076bc:	200009bc 	.word	0x200009bc
 80076c0:	200009b8 	.word	0x200009b8
 80076c4:	20000ea0 	.word	0x20000ea0
 80076c8:	20000e9c 	.word	0x20000e9c

080076cc <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80076cc:	b480      	push	{r7}
 80076ce:	b085      	sub	sp, #20
 80076d0:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80076d2:	4b2b      	ldr	r3, [pc, #172]	@ (8007780 <vTaskSwitchContext+0xb4>)
 80076d4:	681b      	ldr	r3, [r3, #0]
 80076d6:	2b00      	cmp	r3, #0
 80076d8:	d003      	beq.n	80076e2 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80076da:	4b2a      	ldr	r3, [pc, #168]	@ (8007784 <vTaskSwitchContext+0xb8>)
 80076dc:	2201      	movs	r2, #1
 80076de:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80076e0:	e047      	b.n	8007772 <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 80076e2:	4b28      	ldr	r3, [pc, #160]	@ (8007784 <vTaskSwitchContext+0xb8>)
 80076e4:	2200      	movs	r2, #0
 80076e6:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80076e8:	4b27      	ldr	r3, [pc, #156]	@ (8007788 <vTaskSwitchContext+0xbc>)
 80076ea:	681b      	ldr	r3, [r3, #0]
 80076ec:	60fb      	str	r3, [r7, #12]
 80076ee:	e011      	b.n	8007714 <vTaskSwitchContext+0x48>
 80076f0:	68fb      	ldr	r3, [r7, #12]
 80076f2:	2b00      	cmp	r3, #0
 80076f4:	d10b      	bne.n	800770e <vTaskSwitchContext+0x42>
	__asm volatile
 80076f6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80076fa:	f383 8811 	msr	BASEPRI, r3
 80076fe:	f3bf 8f6f 	isb	sy
 8007702:	f3bf 8f4f 	dsb	sy
 8007706:	607b      	str	r3, [r7, #4]
}
 8007708:	bf00      	nop
 800770a:	bf00      	nop
 800770c:	e7fd      	b.n	800770a <vTaskSwitchContext+0x3e>
 800770e:	68fb      	ldr	r3, [r7, #12]
 8007710:	3b01      	subs	r3, #1
 8007712:	60fb      	str	r3, [r7, #12]
 8007714:	491d      	ldr	r1, [pc, #116]	@ (800778c <vTaskSwitchContext+0xc0>)
 8007716:	68fa      	ldr	r2, [r7, #12]
 8007718:	4613      	mov	r3, r2
 800771a:	009b      	lsls	r3, r3, #2
 800771c:	4413      	add	r3, r2
 800771e:	009b      	lsls	r3, r3, #2
 8007720:	440b      	add	r3, r1
 8007722:	681b      	ldr	r3, [r3, #0]
 8007724:	2b00      	cmp	r3, #0
 8007726:	d0e3      	beq.n	80076f0 <vTaskSwitchContext+0x24>
 8007728:	68fa      	ldr	r2, [r7, #12]
 800772a:	4613      	mov	r3, r2
 800772c:	009b      	lsls	r3, r3, #2
 800772e:	4413      	add	r3, r2
 8007730:	009b      	lsls	r3, r3, #2
 8007732:	4a16      	ldr	r2, [pc, #88]	@ (800778c <vTaskSwitchContext+0xc0>)
 8007734:	4413      	add	r3, r2
 8007736:	60bb      	str	r3, [r7, #8]
 8007738:	68bb      	ldr	r3, [r7, #8]
 800773a:	685b      	ldr	r3, [r3, #4]
 800773c:	685a      	ldr	r2, [r3, #4]
 800773e:	68bb      	ldr	r3, [r7, #8]
 8007740:	605a      	str	r2, [r3, #4]
 8007742:	68bb      	ldr	r3, [r7, #8]
 8007744:	685a      	ldr	r2, [r3, #4]
 8007746:	68bb      	ldr	r3, [r7, #8]
 8007748:	3308      	adds	r3, #8
 800774a:	429a      	cmp	r2, r3
 800774c:	d104      	bne.n	8007758 <vTaskSwitchContext+0x8c>
 800774e:	68bb      	ldr	r3, [r7, #8]
 8007750:	685b      	ldr	r3, [r3, #4]
 8007752:	685a      	ldr	r2, [r3, #4]
 8007754:	68bb      	ldr	r3, [r7, #8]
 8007756:	605a      	str	r2, [r3, #4]
 8007758:	68bb      	ldr	r3, [r7, #8]
 800775a:	685b      	ldr	r3, [r3, #4]
 800775c:	68db      	ldr	r3, [r3, #12]
 800775e:	4a0c      	ldr	r2, [pc, #48]	@ (8007790 <vTaskSwitchContext+0xc4>)
 8007760:	6013      	str	r3, [r2, #0]
 8007762:	4a09      	ldr	r2, [pc, #36]	@ (8007788 <vTaskSwitchContext+0xbc>)
 8007764:	68fb      	ldr	r3, [r7, #12]
 8007766:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8007768:	4b09      	ldr	r3, [pc, #36]	@ (8007790 <vTaskSwitchContext+0xc4>)
 800776a:	681b      	ldr	r3, [r3, #0]
 800776c:	3354      	adds	r3, #84	@ 0x54
 800776e:	4a09      	ldr	r2, [pc, #36]	@ (8007794 <vTaskSwitchContext+0xc8>)
 8007770:	6013      	str	r3, [r2, #0]
}
 8007772:	bf00      	nop
 8007774:	3714      	adds	r7, #20
 8007776:	46bd      	mov	sp, r7
 8007778:	f85d 7b04 	ldr.w	r7, [sp], #4
 800777c:	4770      	bx	lr
 800777e:	bf00      	nop
 8007780:	20000eb4 	.word	0x20000eb4
 8007784:	20000ea0 	.word	0x20000ea0
 8007788:	20000e94 	.word	0x20000e94
 800778c:	200009bc 	.word	0x200009bc
 8007790:	200009b8 	.word	0x200009b8
 8007794:	20000020 	.word	0x20000020

08007798 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8007798:	b580      	push	{r7, lr}
 800779a:	b084      	sub	sp, #16
 800779c:	af00      	add	r7, sp, #0
 800779e:	6078      	str	r0, [r7, #4]
 80077a0:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 80077a2:	687b      	ldr	r3, [r7, #4]
 80077a4:	2b00      	cmp	r3, #0
 80077a6:	d10b      	bne.n	80077c0 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 80077a8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80077ac:	f383 8811 	msr	BASEPRI, r3
 80077b0:	f3bf 8f6f 	isb	sy
 80077b4:	f3bf 8f4f 	dsb	sy
 80077b8:	60fb      	str	r3, [r7, #12]
}
 80077ba:	bf00      	nop
 80077bc:	bf00      	nop
 80077be:	e7fd      	b.n	80077bc <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80077c0:	4b07      	ldr	r3, [pc, #28]	@ (80077e0 <vTaskPlaceOnEventList+0x48>)
 80077c2:	681b      	ldr	r3, [r3, #0]
 80077c4:	3318      	adds	r3, #24
 80077c6:	4619      	mov	r1, r3
 80077c8:	6878      	ldr	r0, [r7, #4]
 80077ca:	f7fe fc2c 	bl	8006026 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80077ce:	2101      	movs	r1, #1
 80077d0:	6838      	ldr	r0, [r7, #0]
 80077d2:	f000 fd9f 	bl	8008314 <prvAddCurrentTaskToDelayedList>
}
 80077d6:	bf00      	nop
 80077d8:	3710      	adds	r7, #16
 80077da:	46bd      	mov	sp, r7
 80077dc:	bd80      	pop	{r7, pc}
 80077de:	bf00      	nop
 80077e0:	200009b8 	.word	0x200009b8

080077e4 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80077e4:	b580      	push	{r7, lr}
 80077e6:	b086      	sub	sp, #24
 80077e8:	af00      	add	r7, sp, #0
 80077ea:	60f8      	str	r0, [r7, #12]
 80077ec:	60b9      	str	r1, [r7, #8]
 80077ee:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 80077f0:	68fb      	ldr	r3, [r7, #12]
 80077f2:	2b00      	cmp	r3, #0
 80077f4:	d10b      	bne.n	800780e <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 80077f6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80077fa:	f383 8811 	msr	BASEPRI, r3
 80077fe:	f3bf 8f6f 	isb	sy
 8007802:	f3bf 8f4f 	dsb	sy
 8007806:	617b      	str	r3, [r7, #20]
}
 8007808:	bf00      	nop
 800780a:	bf00      	nop
 800780c:	e7fd      	b.n	800780a <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800780e:	4b0a      	ldr	r3, [pc, #40]	@ (8007838 <vTaskPlaceOnEventListRestricted+0x54>)
 8007810:	681b      	ldr	r3, [r3, #0]
 8007812:	3318      	adds	r3, #24
 8007814:	4619      	mov	r1, r3
 8007816:	68f8      	ldr	r0, [r7, #12]
 8007818:	f7fe fbe1 	bl	8005fde <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800781c:	687b      	ldr	r3, [r7, #4]
 800781e:	2b00      	cmp	r3, #0
 8007820:	d002      	beq.n	8007828 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 8007822:	f04f 33ff 	mov.w	r3, #4294967295
 8007826:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8007828:	6879      	ldr	r1, [r7, #4]
 800782a:	68b8      	ldr	r0, [r7, #8]
 800782c:	f000 fd72 	bl	8008314 <prvAddCurrentTaskToDelayedList>
	}
 8007830:	bf00      	nop
 8007832:	3718      	adds	r7, #24
 8007834:	46bd      	mov	sp, r7
 8007836:	bd80      	pop	{r7, pc}
 8007838:	200009b8 	.word	0x200009b8

0800783c <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800783c:	b580      	push	{r7, lr}
 800783e:	b086      	sub	sp, #24
 8007840:	af00      	add	r7, sp, #0
 8007842:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007844:	687b      	ldr	r3, [r7, #4]
 8007846:	68db      	ldr	r3, [r3, #12]
 8007848:	68db      	ldr	r3, [r3, #12]
 800784a:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800784c:	693b      	ldr	r3, [r7, #16]
 800784e:	2b00      	cmp	r3, #0
 8007850:	d10b      	bne.n	800786a <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8007852:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007856:	f383 8811 	msr	BASEPRI, r3
 800785a:	f3bf 8f6f 	isb	sy
 800785e:	f3bf 8f4f 	dsb	sy
 8007862:	60fb      	str	r3, [r7, #12]
}
 8007864:	bf00      	nop
 8007866:	bf00      	nop
 8007868:	e7fd      	b.n	8007866 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800786a:	693b      	ldr	r3, [r7, #16]
 800786c:	3318      	adds	r3, #24
 800786e:	4618      	mov	r0, r3
 8007870:	f7fe fc12 	bl	8006098 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007874:	4b1d      	ldr	r3, [pc, #116]	@ (80078ec <xTaskRemoveFromEventList+0xb0>)
 8007876:	681b      	ldr	r3, [r3, #0]
 8007878:	2b00      	cmp	r3, #0
 800787a:	d11d      	bne.n	80078b8 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800787c:	693b      	ldr	r3, [r7, #16]
 800787e:	3304      	adds	r3, #4
 8007880:	4618      	mov	r0, r3
 8007882:	f7fe fc09 	bl	8006098 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8007886:	693b      	ldr	r3, [r7, #16]
 8007888:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800788a:	4b19      	ldr	r3, [pc, #100]	@ (80078f0 <xTaskRemoveFromEventList+0xb4>)
 800788c:	681b      	ldr	r3, [r3, #0]
 800788e:	429a      	cmp	r2, r3
 8007890:	d903      	bls.n	800789a <xTaskRemoveFromEventList+0x5e>
 8007892:	693b      	ldr	r3, [r7, #16]
 8007894:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007896:	4a16      	ldr	r2, [pc, #88]	@ (80078f0 <xTaskRemoveFromEventList+0xb4>)
 8007898:	6013      	str	r3, [r2, #0]
 800789a:	693b      	ldr	r3, [r7, #16]
 800789c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800789e:	4613      	mov	r3, r2
 80078a0:	009b      	lsls	r3, r3, #2
 80078a2:	4413      	add	r3, r2
 80078a4:	009b      	lsls	r3, r3, #2
 80078a6:	4a13      	ldr	r2, [pc, #76]	@ (80078f4 <xTaskRemoveFromEventList+0xb8>)
 80078a8:	441a      	add	r2, r3
 80078aa:	693b      	ldr	r3, [r7, #16]
 80078ac:	3304      	adds	r3, #4
 80078ae:	4619      	mov	r1, r3
 80078b0:	4610      	mov	r0, r2
 80078b2:	f7fe fb94 	bl	8005fde <vListInsertEnd>
 80078b6:	e005      	b.n	80078c4 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80078b8:	693b      	ldr	r3, [r7, #16]
 80078ba:	3318      	adds	r3, #24
 80078bc:	4619      	mov	r1, r3
 80078be:	480e      	ldr	r0, [pc, #56]	@ (80078f8 <xTaskRemoveFromEventList+0xbc>)
 80078c0:	f7fe fb8d 	bl	8005fde <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80078c4:	693b      	ldr	r3, [r7, #16]
 80078c6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80078c8:	4b0c      	ldr	r3, [pc, #48]	@ (80078fc <xTaskRemoveFromEventList+0xc0>)
 80078ca:	681b      	ldr	r3, [r3, #0]
 80078cc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80078ce:	429a      	cmp	r2, r3
 80078d0:	d905      	bls.n	80078de <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 80078d2:	2301      	movs	r3, #1
 80078d4:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 80078d6:	4b0a      	ldr	r3, [pc, #40]	@ (8007900 <xTaskRemoveFromEventList+0xc4>)
 80078d8:	2201      	movs	r2, #1
 80078da:	601a      	str	r2, [r3, #0]
 80078dc:	e001      	b.n	80078e2 <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 80078de:	2300      	movs	r3, #0
 80078e0:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 80078e2:	697b      	ldr	r3, [r7, #20]
}
 80078e4:	4618      	mov	r0, r3
 80078e6:	3718      	adds	r7, #24
 80078e8:	46bd      	mov	sp, r7
 80078ea:	bd80      	pop	{r7, pc}
 80078ec:	20000eb4 	.word	0x20000eb4
 80078f0:	20000e94 	.word	0x20000e94
 80078f4:	200009bc 	.word	0x200009bc
 80078f8:	20000e4c 	.word	0x20000e4c
 80078fc:	200009b8 	.word	0x200009b8
 8007900:	20000ea0 	.word	0x20000ea0

08007904 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8007904:	b480      	push	{r7}
 8007906:	b083      	sub	sp, #12
 8007908:	af00      	add	r7, sp, #0
 800790a:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800790c:	4b06      	ldr	r3, [pc, #24]	@ (8007928 <vTaskInternalSetTimeOutState+0x24>)
 800790e:	681a      	ldr	r2, [r3, #0]
 8007910:	687b      	ldr	r3, [r7, #4]
 8007912:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8007914:	4b05      	ldr	r3, [pc, #20]	@ (800792c <vTaskInternalSetTimeOutState+0x28>)
 8007916:	681a      	ldr	r2, [r3, #0]
 8007918:	687b      	ldr	r3, [r7, #4]
 800791a:	605a      	str	r2, [r3, #4]
}
 800791c:	bf00      	nop
 800791e:	370c      	adds	r7, #12
 8007920:	46bd      	mov	sp, r7
 8007922:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007926:	4770      	bx	lr
 8007928:	20000ea4 	.word	0x20000ea4
 800792c:	20000e90 	.word	0x20000e90

08007930 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8007930:	b580      	push	{r7, lr}
 8007932:	b088      	sub	sp, #32
 8007934:	af00      	add	r7, sp, #0
 8007936:	6078      	str	r0, [r7, #4]
 8007938:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800793a:	687b      	ldr	r3, [r7, #4]
 800793c:	2b00      	cmp	r3, #0
 800793e:	d10b      	bne.n	8007958 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8007940:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007944:	f383 8811 	msr	BASEPRI, r3
 8007948:	f3bf 8f6f 	isb	sy
 800794c:	f3bf 8f4f 	dsb	sy
 8007950:	613b      	str	r3, [r7, #16]
}
 8007952:	bf00      	nop
 8007954:	bf00      	nop
 8007956:	e7fd      	b.n	8007954 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8007958:	683b      	ldr	r3, [r7, #0]
 800795a:	2b00      	cmp	r3, #0
 800795c:	d10b      	bne.n	8007976 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 800795e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007962:	f383 8811 	msr	BASEPRI, r3
 8007966:	f3bf 8f6f 	isb	sy
 800796a:	f3bf 8f4f 	dsb	sy
 800796e:	60fb      	str	r3, [r7, #12]
}
 8007970:	bf00      	nop
 8007972:	bf00      	nop
 8007974:	e7fd      	b.n	8007972 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 8007976:	f001 f9af 	bl	8008cd8 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800797a:	4b1d      	ldr	r3, [pc, #116]	@ (80079f0 <xTaskCheckForTimeOut+0xc0>)
 800797c:	681b      	ldr	r3, [r3, #0]
 800797e:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8007980:	687b      	ldr	r3, [r7, #4]
 8007982:	685b      	ldr	r3, [r3, #4]
 8007984:	69ba      	ldr	r2, [r7, #24]
 8007986:	1ad3      	subs	r3, r2, r3
 8007988:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800798a:	683b      	ldr	r3, [r7, #0]
 800798c:	681b      	ldr	r3, [r3, #0]
 800798e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007992:	d102      	bne.n	800799a <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8007994:	2300      	movs	r3, #0
 8007996:	61fb      	str	r3, [r7, #28]
 8007998:	e023      	b.n	80079e2 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800799a:	687b      	ldr	r3, [r7, #4]
 800799c:	681a      	ldr	r2, [r3, #0]
 800799e:	4b15      	ldr	r3, [pc, #84]	@ (80079f4 <xTaskCheckForTimeOut+0xc4>)
 80079a0:	681b      	ldr	r3, [r3, #0]
 80079a2:	429a      	cmp	r2, r3
 80079a4:	d007      	beq.n	80079b6 <xTaskCheckForTimeOut+0x86>
 80079a6:	687b      	ldr	r3, [r7, #4]
 80079a8:	685b      	ldr	r3, [r3, #4]
 80079aa:	69ba      	ldr	r2, [r7, #24]
 80079ac:	429a      	cmp	r2, r3
 80079ae:	d302      	bcc.n	80079b6 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 80079b0:	2301      	movs	r3, #1
 80079b2:	61fb      	str	r3, [r7, #28]
 80079b4:	e015      	b.n	80079e2 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 80079b6:	683b      	ldr	r3, [r7, #0]
 80079b8:	681b      	ldr	r3, [r3, #0]
 80079ba:	697a      	ldr	r2, [r7, #20]
 80079bc:	429a      	cmp	r2, r3
 80079be:	d20b      	bcs.n	80079d8 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 80079c0:	683b      	ldr	r3, [r7, #0]
 80079c2:	681a      	ldr	r2, [r3, #0]
 80079c4:	697b      	ldr	r3, [r7, #20]
 80079c6:	1ad2      	subs	r2, r2, r3
 80079c8:	683b      	ldr	r3, [r7, #0]
 80079ca:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 80079cc:	6878      	ldr	r0, [r7, #4]
 80079ce:	f7ff ff99 	bl	8007904 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 80079d2:	2300      	movs	r3, #0
 80079d4:	61fb      	str	r3, [r7, #28]
 80079d6:	e004      	b.n	80079e2 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 80079d8:	683b      	ldr	r3, [r7, #0]
 80079da:	2200      	movs	r2, #0
 80079dc:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 80079de:	2301      	movs	r3, #1
 80079e0:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 80079e2:	f001 f9ab 	bl	8008d3c <vPortExitCritical>

	return xReturn;
 80079e6:	69fb      	ldr	r3, [r7, #28]
}
 80079e8:	4618      	mov	r0, r3
 80079ea:	3720      	adds	r7, #32
 80079ec:	46bd      	mov	sp, r7
 80079ee:	bd80      	pop	{r7, pc}
 80079f0:	20000e90 	.word	0x20000e90
 80079f4:	20000ea4 	.word	0x20000ea4

080079f8 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 80079f8:	b480      	push	{r7}
 80079fa:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 80079fc:	4b03      	ldr	r3, [pc, #12]	@ (8007a0c <vTaskMissedYield+0x14>)
 80079fe:	2201      	movs	r2, #1
 8007a00:	601a      	str	r2, [r3, #0]
}
 8007a02:	bf00      	nop
 8007a04:	46bd      	mov	sp, r7
 8007a06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a0a:	4770      	bx	lr
 8007a0c:	20000ea0 	.word	0x20000ea0

08007a10 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8007a10:	b580      	push	{r7, lr}
 8007a12:	b082      	sub	sp, #8
 8007a14:	af00      	add	r7, sp, #0
 8007a16:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8007a18:	f000 f852 	bl	8007ac0 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8007a1c:	4b06      	ldr	r3, [pc, #24]	@ (8007a38 <prvIdleTask+0x28>)
 8007a1e:	681b      	ldr	r3, [r3, #0]
 8007a20:	2b01      	cmp	r3, #1
 8007a22:	d9f9      	bls.n	8007a18 <prvIdleTask+0x8>
			{
				taskYIELD();
 8007a24:	4b05      	ldr	r3, [pc, #20]	@ (8007a3c <prvIdleTask+0x2c>)
 8007a26:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007a2a:	601a      	str	r2, [r3, #0]
 8007a2c:	f3bf 8f4f 	dsb	sy
 8007a30:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8007a34:	e7f0      	b.n	8007a18 <prvIdleTask+0x8>
 8007a36:	bf00      	nop
 8007a38:	200009bc 	.word	0x200009bc
 8007a3c:	e000ed04 	.word	0xe000ed04

08007a40 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8007a40:	b580      	push	{r7, lr}
 8007a42:	b082      	sub	sp, #8
 8007a44:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8007a46:	2300      	movs	r3, #0
 8007a48:	607b      	str	r3, [r7, #4]
 8007a4a:	e00c      	b.n	8007a66 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8007a4c:	687a      	ldr	r2, [r7, #4]
 8007a4e:	4613      	mov	r3, r2
 8007a50:	009b      	lsls	r3, r3, #2
 8007a52:	4413      	add	r3, r2
 8007a54:	009b      	lsls	r3, r3, #2
 8007a56:	4a12      	ldr	r2, [pc, #72]	@ (8007aa0 <prvInitialiseTaskLists+0x60>)
 8007a58:	4413      	add	r3, r2
 8007a5a:	4618      	mov	r0, r3
 8007a5c:	f7fe fa92 	bl	8005f84 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8007a60:	687b      	ldr	r3, [r7, #4]
 8007a62:	3301      	adds	r3, #1
 8007a64:	607b      	str	r3, [r7, #4]
 8007a66:	687b      	ldr	r3, [r7, #4]
 8007a68:	2b37      	cmp	r3, #55	@ 0x37
 8007a6a:	d9ef      	bls.n	8007a4c <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8007a6c:	480d      	ldr	r0, [pc, #52]	@ (8007aa4 <prvInitialiseTaskLists+0x64>)
 8007a6e:	f7fe fa89 	bl	8005f84 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8007a72:	480d      	ldr	r0, [pc, #52]	@ (8007aa8 <prvInitialiseTaskLists+0x68>)
 8007a74:	f7fe fa86 	bl	8005f84 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8007a78:	480c      	ldr	r0, [pc, #48]	@ (8007aac <prvInitialiseTaskLists+0x6c>)
 8007a7a:	f7fe fa83 	bl	8005f84 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8007a7e:	480c      	ldr	r0, [pc, #48]	@ (8007ab0 <prvInitialiseTaskLists+0x70>)
 8007a80:	f7fe fa80 	bl	8005f84 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8007a84:	480b      	ldr	r0, [pc, #44]	@ (8007ab4 <prvInitialiseTaskLists+0x74>)
 8007a86:	f7fe fa7d 	bl	8005f84 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8007a8a:	4b0b      	ldr	r3, [pc, #44]	@ (8007ab8 <prvInitialiseTaskLists+0x78>)
 8007a8c:	4a05      	ldr	r2, [pc, #20]	@ (8007aa4 <prvInitialiseTaskLists+0x64>)
 8007a8e:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8007a90:	4b0a      	ldr	r3, [pc, #40]	@ (8007abc <prvInitialiseTaskLists+0x7c>)
 8007a92:	4a05      	ldr	r2, [pc, #20]	@ (8007aa8 <prvInitialiseTaskLists+0x68>)
 8007a94:	601a      	str	r2, [r3, #0]
}
 8007a96:	bf00      	nop
 8007a98:	3708      	adds	r7, #8
 8007a9a:	46bd      	mov	sp, r7
 8007a9c:	bd80      	pop	{r7, pc}
 8007a9e:	bf00      	nop
 8007aa0:	200009bc 	.word	0x200009bc
 8007aa4:	20000e1c 	.word	0x20000e1c
 8007aa8:	20000e30 	.word	0x20000e30
 8007aac:	20000e4c 	.word	0x20000e4c
 8007ab0:	20000e60 	.word	0x20000e60
 8007ab4:	20000e78 	.word	0x20000e78
 8007ab8:	20000e44 	.word	0x20000e44
 8007abc:	20000e48 	.word	0x20000e48

08007ac0 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8007ac0:	b580      	push	{r7, lr}
 8007ac2:	b082      	sub	sp, #8
 8007ac4:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8007ac6:	e019      	b.n	8007afc <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8007ac8:	f001 f906 	bl	8008cd8 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007acc:	4b10      	ldr	r3, [pc, #64]	@ (8007b10 <prvCheckTasksWaitingTermination+0x50>)
 8007ace:	68db      	ldr	r3, [r3, #12]
 8007ad0:	68db      	ldr	r3, [r3, #12]
 8007ad2:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007ad4:	687b      	ldr	r3, [r7, #4]
 8007ad6:	3304      	adds	r3, #4
 8007ad8:	4618      	mov	r0, r3
 8007ada:	f7fe fadd 	bl	8006098 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8007ade:	4b0d      	ldr	r3, [pc, #52]	@ (8007b14 <prvCheckTasksWaitingTermination+0x54>)
 8007ae0:	681b      	ldr	r3, [r3, #0]
 8007ae2:	3b01      	subs	r3, #1
 8007ae4:	4a0b      	ldr	r2, [pc, #44]	@ (8007b14 <prvCheckTasksWaitingTermination+0x54>)
 8007ae6:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8007ae8:	4b0b      	ldr	r3, [pc, #44]	@ (8007b18 <prvCheckTasksWaitingTermination+0x58>)
 8007aea:	681b      	ldr	r3, [r3, #0]
 8007aec:	3b01      	subs	r3, #1
 8007aee:	4a0a      	ldr	r2, [pc, #40]	@ (8007b18 <prvCheckTasksWaitingTermination+0x58>)
 8007af0:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8007af2:	f001 f923 	bl	8008d3c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8007af6:	6878      	ldr	r0, [r7, #4]
 8007af8:	f000 f810 	bl	8007b1c <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8007afc:	4b06      	ldr	r3, [pc, #24]	@ (8007b18 <prvCheckTasksWaitingTermination+0x58>)
 8007afe:	681b      	ldr	r3, [r3, #0]
 8007b00:	2b00      	cmp	r3, #0
 8007b02:	d1e1      	bne.n	8007ac8 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8007b04:	bf00      	nop
 8007b06:	bf00      	nop
 8007b08:	3708      	adds	r7, #8
 8007b0a:	46bd      	mov	sp, r7
 8007b0c:	bd80      	pop	{r7, pc}
 8007b0e:	bf00      	nop
 8007b10:	20000e60 	.word	0x20000e60
 8007b14:	20000e8c 	.word	0x20000e8c
 8007b18:	20000e74 	.word	0x20000e74

08007b1c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8007b1c:	b580      	push	{r7, lr}
 8007b1e:	b084      	sub	sp, #16
 8007b20:	af00      	add	r7, sp, #0
 8007b22:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8007b24:	687b      	ldr	r3, [r7, #4]
 8007b26:	3354      	adds	r3, #84	@ 0x54
 8007b28:	4618      	mov	r0, r3
 8007b2a:	f001 fc0f 	bl	800934c <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8007b2e:	687b      	ldr	r3, [r7, #4]
 8007b30:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8007b34:	2b00      	cmp	r3, #0
 8007b36:	d108      	bne.n	8007b4a <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8007b38:	687b      	ldr	r3, [r7, #4]
 8007b3a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007b3c:	4618      	mov	r0, r3
 8007b3e:	f001 fabb 	bl	80090b8 <vPortFree>
				vPortFree( pxTCB );
 8007b42:	6878      	ldr	r0, [r7, #4]
 8007b44:	f001 fab8 	bl	80090b8 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8007b48:	e019      	b.n	8007b7e <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8007b4a:	687b      	ldr	r3, [r7, #4]
 8007b4c:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8007b50:	2b01      	cmp	r3, #1
 8007b52:	d103      	bne.n	8007b5c <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8007b54:	6878      	ldr	r0, [r7, #4]
 8007b56:	f001 faaf 	bl	80090b8 <vPortFree>
	}
 8007b5a:	e010      	b.n	8007b7e <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8007b5c:	687b      	ldr	r3, [r7, #4]
 8007b5e:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8007b62:	2b02      	cmp	r3, #2
 8007b64:	d00b      	beq.n	8007b7e <prvDeleteTCB+0x62>
	__asm volatile
 8007b66:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007b6a:	f383 8811 	msr	BASEPRI, r3
 8007b6e:	f3bf 8f6f 	isb	sy
 8007b72:	f3bf 8f4f 	dsb	sy
 8007b76:	60fb      	str	r3, [r7, #12]
}
 8007b78:	bf00      	nop
 8007b7a:	bf00      	nop
 8007b7c:	e7fd      	b.n	8007b7a <prvDeleteTCB+0x5e>
	}
 8007b7e:	bf00      	nop
 8007b80:	3710      	adds	r7, #16
 8007b82:	46bd      	mov	sp, r7
 8007b84:	bd80      	pop	{r7, pc}
	...

08007b88 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8007b88:	b480      	push	{r7}
 8007b8a:	b083      	sub	sp, #12
 8007b8c:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007b8e:	4b0c      	ldr	r3, [pc, #48]	@ (8007bc0 <prvResetNextTaskUnblockTime+0x38>)
 8007b90:	681b      	ldr	r3, [r3, #0]
 8007b92:	681b      	ldr	r3, [r3, #0]
 8007b94:	2b00      	cmp	r3, #0
 8007b96:	d104      	bne.n	8007ba2 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8007b98:	4b0a      	ldr	r3, [pc, #40]	@ (8007bc4 <prvResetNextTaskUnblockTime+0x3c>)
 8007b9a:	f04f 32ff 	mov.w	r2, #4294967295
 8007b9e:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8007ba0:	e008      	b.n	8007bb4 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007ba2:	4b07      	ldr	r3, [pc, #28]	@ (8007bc0 <prvResetNextTaskUnblockTime+0x38>)
 8007ba4:	681b      	ldr	r3, [r3, #0]
 8007ba6:	68db      	ldr	r3, [r3, #12]
 8007ba8:	68db      	ldr	r3, [r3, #12]
 8007baa:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8007bac:	687b      	ldr	r3, [r7, #4]
 8007bae:	685b      	ldr	r3, [r3, #4]
 8007bb0:	4a04      	ldr	r2, [pc, #16]	@ (8007bc4 <prvResetNextTaskUnblockTime+0x3c>)
 8007bb2:	6013      	str	r3, [r2, #0]
}
 8007bb4:	bf00      	nop
 8007bb6:	370c      	adds	r7, #12
 8007bb8:	46bd      	mov	sp, r7
 8007bba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bbe:	4770      	bx	lr
 8007bc0:	20000e44 	.word	0x20000e44
 8007bc4:	20000eac 	.word	0x20000eac

08007bc8 <xTaskGetCurrentTaskHandle>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetCurrentTaskHandle == 1 ) || ( configUSE_MUTEXES == 1 ) )

	TaskHandle_t xTaskGetCurrentTaskHandle( void )
	{
 8007bc8:	b480      	push	{r7}
 8007bca:	b083      	sub	sp, #12
 8007bcc:	af00      	add	r7, sp, #0
	TaskHandle_t xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
 8007bce:	4b05      	ldr	r3, [pc, #20]	@ (8007be4 <xTaskGetCurrentTaskHandle+0x1c>)
 8007bd0:	681b      	ldr	r3, [r3, #0]
 8007bd2:	607b      	str	r3, [r7, #4]

		return xReturn;
 8007bd4:	687b      	ldr	r3, [r7, #4]
	}
 8007bd6:	4618      	mov	r0, r3
 8007bd8:	370c      	adds	r7, #12
 8007bda:	46bd      	mov	sp, r7
 8007bdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007be0:	4770      	bx	lr
 8007be2:	bf00      	nop
 8007be4:	200009b8 	.word	0x200009b8

08007be8 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8007be8:	b480      	push	{r7}
 8007bea:	b083      	sub	sp, #12
 8007bec:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8007bee:	4b0b      	ldr	r3, [pc, #44]	@ (8007c1c <xTaskGetSchedulerState+0x34>)
 8007bf0:	681b      	ldr	r3, [r3, #0]
 8007bf2:	2b00      	cmp	r3, #0
 8007bf4:	d102      	bne.n	8007bfc <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8007bf6:	2301      	movs	r3, #1
 8007bf8:	607b      	str	r3, [r7, #4]
 8007bfa:	e008      	b.n	8007c0e <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007bfc:	4b08      	ldr	r3, [pc, #32]	@ (8007c20 <xTaskGetSchedulerState+0x38>)
 8007bfe:	681b      	ldr	r3, [r3, #0]
 8007c00:	2b00      	cmp	r3, #0
 8007c02:	d102      	bne.n	8007c0a <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8007c04:	2302      	movs	r3, #2
 8007c06:	607b      	str	r3, [r7, #4]
 8007c08:	e001      	b.n	8007c0e <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8007c0a:	2300      	movs	r3, #0
 8007c0c:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8007c0e:	687b      	ldr	r3, [r7, #4]
	}
 8007c10:	4618      	mov	r0, r3
 8007c12:	370c      	adds	r7, #12
 8007c14:	46bd      	mov	sp, r7
 8007c16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c1a:	4770      	bx	lr
 8007c1c:	20000e98 	.word	0x20000e98
 8007c20:	20000eb4 	.word	0x20000eb4

08007c24 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8007c24:	b580      	push	{r7, lr}
 8007c26:	b084      	sub	sp, #16
 8007c28:	af00      	add	r7, sp, #0
 8007c2a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 8007c2c:	687b      	ldr	r3, [r7, #4]
 8007c2e:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8007c30:	2300      	movs	r3, #0
 8007c32:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 8007c34:	687b      	ldr	r3, [r7, #4]
 8007c36:	2b00      	cmp	r3, #0
 8007c38:	d051      	beq.n	8007cde <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 8007c3a:	68bb      	ldr	r3, [r7, #8]
 8007c3c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007c3e:	4b2a      	ldr	r3, [pc, #168]	@ (8007ce8 <xTaskPriorityInherit+0xc4>)
 8007c40:	681b      	ldr	r3, [r3, #0]
 8007c42:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007c44:	429a      	cmp	r2, r3
 8007c46:	d241      	bcs.n	8007ccc <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8007c48:	68bb      	ldr	r3, [r7, #8]
 8007c4a:	699b      	ldr	r3, [r3, #24]
 8007c4c:	2b00      	cmp	r3, #0
 8007c4e:	db06      	blt.n	8007c5e <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007c50:	4b25      	ldr	r3, [pc, #148]	@ (8007ce8 <xTaskPriorityInherit+0xc4>)
 8007c52:	681b      	ldr	r3, [r3, #0]
 8007c54:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007c56:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8007c5a:	68bb      	ldr	r3, [r7, #8]
 8007c5c:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 8007c5e:	68bb      	ldr	r3, [r7, #8]
 8007c60:	6959      	ldr	r1, [r3, #20]
 8007c62:	68bb      	ldr	r3, [r7, #8]
 8007c64:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007c66:	4613      	mov	r3, r2
 8007c68:	009b      	lsls	r3, r3, #2
 8007c6a:	4413      	add	r3, r2
 8007c6c:	009b      	lsls	r3, r3, #2
 8007c6e:	4a1f      	ldr	r2, [pc, #124]	@ (8007cec <xTaskPriorityInherit+0xc8>)
 8007c70:	4413      	add	r3, r2
 8007c72:	4299      	cmp	r1, r3
 8007c74:	d122      	bne.n	8007cbc <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007c76:	68bb      	ldr	r3, [r7, #8]
 8007c78:	3304      	adds	r3, #4
 8007c7a:	4618      	mov	r0, r3
 8007c7c:	f7fe fa0c 	bl	8006098 <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8007c80:	4b19      	ldr	r3, [pc, #100]	@ (8007ce8 <xTaskPriorityInherit+0xc4>)
 8007c82:	681b      	ldr	r3, [r3, #0]
 8007c84:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007c86:	68bb      	ldr	r3, [r7, #8]
 8007c88:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 8007c8a:	68bb      	ldr	r3, [r7, #8]
 8007c8c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007c8e:	4b18      	ldr	r3, [pc, #96]	@ (8007cf0 <xTaskPriorityInherit+0xcc>)
 8007c90:	681b      	ldr	r3, [r3, #0]
 8007c92:	429a      	cmp	r2, r3
 8007c94:	d903      	bls.n	8007c9e <xTaskPriorityInherit+0x7a>
 8007c96:	68bb      	ldr	r3, [r7, #8]
 8007c98:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007c9a:	4a15      	ldr	r2, [pc, #84]	@ (8007cf0 <xTaskPriorityInherit+0xcc>)
 8007c9c:	6013      	str	r3, [r2, #0]
 8007c9e:	68bb      	ldr	r3, [r7, #8]
 8007ca0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007ca2:	4613      	mov	r3, r2
 8007ca4:	009b      	lsls	r3, r3, #2
 8007ca6:	4413      	add	r3, r2
 8007ca8:	009b      	lsls	r3, r3, #2
 8007caa:	4a10      	ldr	r2, [pc, #64]	@ (8007cec <xTaskPriorityInherit+0xc8>)
 8007cac:	441a      	add	r2, r3
 8007cae:	68bb      	ldr	r3, [r7, #8]
 8007cb0:	3304      	adds	r3, #4
 8007cb2:	4619      	mov	r1, r3
 8007cb4:	4610      	mov	r0, r2
 8007cb6:	f7fe f992 	bl	8005fde <vListInsertEnd>
 8007cba:	e004      	b.n	8007cc6 <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8007cbc:	4b0a      	ldr	r3, [pc, #40]	@ (8007ce8 <xTaskPriorityInherit+0xc4>)
 8007cbe:	681b      	ldr	r3, [r3, #0]
 8007cc0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007cc2:	68bb      	ldr	r3, [r7, #8]
 8007cc4:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 8007cc6:	2301      	movs	r3, #1
 8007cc8:	60fb      	str	r3, [r7, #12]
 8007cca:	e008      	b.n	8007cde <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8007ccc:	68bb      	ldr	r3, [r7, #8]
 8007cce:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8007cd0:	4b05      	ldr	r3, [pc, #20]	@ (8007ce8 <xTaskPriorityInherit+0xc4>)
 8007cd2:	681b      	ldr	r3, [r3, #0]
 8007cd4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007cd6:	429a      	cmp	r2, r3
 8007cd8:	d201      	bcs.n	8007cde <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 8007cda:	2301      	movs	r3, #1
 8007cdc:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8007cde:	68fb      	ldr	r3, [r7, #12]
	}
 8007ce0:	4618      	mov	r0, r3
 8007ce2:	3710      	adds	r7, #16
 8007ce4:	46bd      	mov	sp, r7
 8007ce6:	bd80      	pop	{r7, pc}
 8007ce8:	200009b8 	.word	0x200009b8
 8007cec:	200009bc 	.word	0x200009bc
 8007cf0:	20000e94 	.word	0x20000e94

08007cf4 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8007cf4:	b580      	push	{r7, lr}
 8007cf6:	b086      	sub	sp, #24
 8007cf8:	af00      	add	r7, sp, #0
 8007cfa:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8007cfc:	687b      	ldr	r3, [r7, #4]
 8007cfe:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8007d00:	2300      	movs	r3, #0
 8007d02:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8007d04:	687b      	ldr	r3, [r7, #4]
 8007d06:	2b00      	cmp	r3, #0
 8007d08:	d058      	beq.n	8007dbc <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8007d0a:	4b2f      	ldr	r3, [pc, #188]	@ (8007dc8 <xTaskPriorityDisinherit+0xd4>)
 8007d0c:	681b      	ldr	r3, [r3, #0]
 8007d0e:	693a      	ldr	r2, [r7, #16]
 8007d10:	429a      	cmp	r2, r3
 8007d12:	d00b      	beq.n	8007d2c <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8007d14:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007d18:	f383 8811 	msr	BASEPRI, r3
 8007d1c:	f3bf 8f6f 	isb	sy
 8007d20:	f3bf 8f4f 	dsb	sy
 8007d24:	60fb      	str	r3, [r7, #12]
}
 8007d26:	bf00      	nop
 8007d28:	bf00      	nop
 8007d2a:	e7fd      	b.n	8007d28 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8007d2c:	693b      	ldr	r3, [r7, #16]
 8007d2e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007d30:	2b00      	cmp	r3, #0
 8007d32:	d10b      	bne.n	8007d4c <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8007d34:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007d38:	f383 8811 	msr	BASEPRI, r3
 8007d3c:	f3bf 8f6f 	isb	sy
 8007d40:	f3bf 8f4f 	dsb	sy
 8007d44:	60bb      	str	r3, [r7, #8]
}
 8007d46:	bf00      	nop
 8007d48:	bf00      	nop
 8007d4a:	e7fd      	b.n	8007d48 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 8007d4c:	693b      	ldr	r3, [r7, #16]
 8007d4e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007d50:	1e5a      	subs	r2, r3, #1
 8007d52:	693b      	ldr	r3, [r7, #16]
 8007d54:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8007d56:	693b      	ldr	r3, [r7, #16]
 8007d58:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007d5a:	693b      	ldr	r3, [r7, #16]
 8007d5c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007d5e:	429a      	cmp	r2, r3
 8007d60:	d02c      	beq.n	8007dbc <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8007d62:	693b      	ldr	r3, [r7, #16]
 8007d64:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007d66:	2b00      	cmp	r3, #0
 8007d68:	d128      	bne.n	8007dbc <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007d6a:	693b      	ldr	r3, [r7, #16]
 8007d6c:	3304      	adds	r3, #4
 8007d6e:	4618      	mov	r0, r3
 8007d70:	f7fe f992 	bl	8006098 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8007d74:	693b      	ldr	r3, [r7, #16]
 8007d76:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8007d78:	693b      	ldr	r3, [r7, #16]
 8007d7a:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007d7c:	693b      	ldr	r3, [r7, #16]
 8007d7e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007d80:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8007d84:	693b      	ldr	r3, [r7, #16]
 8007d86:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8007d88:	693b      	ldr	r3, [r7, #16]
 8007d8a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007d8c:	4b0f      	ldr	r3, [pc, #60]	@ (8007dcc <xTaskPriorityDisinherit+0xd8>)
 8007d8e:	681b      	ldr	r3, [r3, #0]
 8007d90:	429a      	cmp	r2, r3
 8007d92:	d903      	bls.n	8007d9c <xTaskPriorityDisinherit+0xa8>
 8007d94:	693b      	ldr	r3, [r7, #16]
 8007d96:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007d98:	4a0c      	ldr	r2, [pc, #48]	@ (8007dcc <xTaskPriorityDisinherit+0xd8>)
 8007d9a:	6013      	str	r3, [r2, #0]
 8007d9c:	693b      	ldr	r3, [r7, #16]
 8007d9e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007da0:	4613      	mov	r3, r2
 8007da2:	009b      	lsls	r3, r3, #2
 8007da4:	4413      	add	r3, r2
 8007da6:	009b      	lsls	r3, r3, #2
 8007da8:	4a09      	ldr	r2, [pc, #36]	@ (8007dd0 <xTaskPriorityDisinherit+0xdc>)
 8007daa:	441a      	add	r2, r3
 8007dac:	693b      	ldr	r3, [r7, #16]
 8007dae:	3304      	adds	r3, #4
 8007db0:	4619      	mov	r1, r3
 8007db2:	4610      	mov	r0, r2
 8007db4:	f7fe f913 	bl	8005fde <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8007db8:	2301      	movs	r3, #1
 8007dba:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8007dbc:	697b      	ldr	r3, [r7, #20]
	}
 8007dbe:	4618      	mov	r0, r3
 8007dc0:	3718      	adds	r7, #24
 8007dc2:	46bd      	mov	sp, r7
 8007dc4:	bd80      	pop	{r7, pc}
 8007dc6:	bf00      	nop
 8007dc8:	200009b8 	.word	0x200009b8
 8007dcc:	20000e94 	.word	0x20000e94
 8007dd0:	200009bc 	.word	0x200009bc

08007dd4 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 8007dd4:	b580      	push	{r7, lr}
 8007dd6:	b088      	sub	sp, #32
 8007dd8:	af00      	add	r7, sp, #0
 8007dda:	6078      	str	r0, [r7, #4]
 8007ddc:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 8007dde:	687b      	ldr	r3, [r7, #4]
 8007de0:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 8007de2:	2301      	movs	r3, #1
 8007de4:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8007de6:	687b      	ldr	r3, [r7, #4]
 8007de8:	2b00      	cmp	r3, #0
 8007dea:	d06c      	beq.n	8007ec6 <vTaskPriorityDisinheritAfterTimeout+0xf2>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 8007dec:	69bb      	ldr	r3, [r7, #24]
 8007dee:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007df0:	2b00      	cmp	r3, #0
 8007df2:	d10b      	bne.n	8007e0c <vTaskPriorityDisinheritAfterTimeout+0x38>
	__asm volatile
 8007df4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007df8:	f383 8811 	msr	BASEPRI, r3
 8007dfc:	f3bf 8f6f 	isb	sy
 8007e00:	f3bf 8f4f 	dsb	sy
 8007e04:	60fb      	str	r3, [r7, #12]
}
 8007e06:	bf00      	nop
 8007e08:	bf00      	nop
 8007e0a:	e7fd      	b.n	8007e08 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8007e0c:	69bb      	ldr	r3, [r7, #24]
 8007e0e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007e10:	683a      	ldr	r2, [r7, #0]
 8007e12:	429a      	cmp	r2, r3
 8007e14:	d902      	bls.n	8007e1c <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 8007e16:	683b      	ldr	r3, [r7, #0]
 8007e18:	61fb      	str	r3, [r7, #28]
 8007e1a:	e002      	b.n	8007e22 <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 8007e1c:	69bb      	ldr	r3, [r7, #24]
 8007e1e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007e20:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 8007e22:	69bb      	ldr	r3, [r7, #24]
 8007e24:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007e26:	69fa      	ldr	r2, [r7, #28]
 8007e28:	429a      	cmp	r2, r3
 8007e2a:	d04c      	beq.n	8007ec6 <vTaskPriorityDisinheritAfterTimeout+0xf2>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 8007e2c:	69bb      	ldr	r3, [r7, #24]
 8007e2e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007e30:	697a      	ldr	r2, [r7, #20]
 8007e32:	429a      	cmp	r2, r3
 8007e34:	d147      	bne.n	8007ec6 <vTaskPriorityDisinheritAfterTimeout+0xf2>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 8007e36:	4b26      	ldr	r3, [pc, #152]	@ (8007ed0 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 8007e38:	681b      	ldr	r3, [r3, #0]
 8007e3a:	69ba      	ldr	r2, [r7, #24]
 8007e3c:	429a      	cmp	r2, r3
 8007e3e:	d10b      	bne.n	8007e58 <vTaskPriorityDisinheritAfterTimeout+0x84>
	__asm volatile
 8007e40:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007e44:	f383 8811 	msr	BASEPRI, r3
 8007e48:	f3bf 8f6f 	isb	sy
 8007e4c:	f3bf 8f4f 	dsb	sy
 8007e50:	60bb      	str	r3, [r7, #8]
}
 8007e52:	bf00      	nop
 8007e54:	bf00      	nop
 8007e56:	e7fd      	b.n	8007e54 <vTaskPriorityDisinheritAfterTimeout+0x80>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8007e58:	69bb      	ldr	r3, [r7, #24]
 8007e5a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007e5c:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 8007e5e:	69bb      	ldr	r3, [r7, #24]
 8007e60:	69fa      	ldr	r2, [r7, #28]
 8007e62:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8007e64:	69bb      	ldr	r3, [r7, #24]
 8007e66:	699b      	ldr	r3, [r3, #24]
 8007e68:	2b00      	cmp	r3, #0
 8007e6a:	db04      	blt.n	8007e76 <vTaskPriorityDisinheritAfterTimeout+0xa2>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007e6c:	69fb      	ldr	r3, [r7, #28]
 8007e6e:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8007e72:	69bb      	ldr	r3, [r7, #24]
 8007e74:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8007e76:	69bb      	ldr	r3, [r7, #24]
 8007e78:	6959      	ldr	r1, [r3, #20]
 8007e7a:	693a      	ldr	r2, [r7, #16]
 8007e7c:	4613      	mov	r3, r2
 8007e7e:	009b      	lsls	r3, r3, #2
 8007e80:	4413      	add	r3, r2
 8007e82:	009b      	lsls	r3, r3, #2
 8007e84:	4a13      	ldr	r2, [pc, #76]	@ (8007ed4 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 8007e86:	4413      	add	r3, r2
 8007e88:	4299      	cmp	r1, r3
 8007e8a:	d11c      	bne.n	8007ec6 <vTaskPriorityDisinheritAfterTimeout+0xf2>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007e8c:	69bb      	ldr	r3, [r7, #24]
 8007e8e:	3304      	adds	r3, #4
 8007e90:	4618      	mov	r0, r3
 8007e92:	f7fe f901 	bl	8006098 <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 8007e96:	69bb      	ldr	r3, [r7, #24]
 8007e98:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007e9a:	4b0f      	ldr	r3, [pc, #60]	@ (8007ed8 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 8007e9c:	681b      	ldr	r3, [r3, #0]
 8007e9e:	429a      	cmp	r2, r3
 8007ea0:	d903      	bls.n	8007eaa <vTaskPriorityDisinheritAfterTimeout+0xd6>
 8007ea2:	69bb      	ldr	r3, [r7, #24]
 8007ea4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007ea6:	4a0c      	ldr	r2, [pc, #48]	@ (8007ed8 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 8007ea8:	6013      	str	r3, [r2, #0]
 8007eaa:	69bb      	ldr	r3, [r7, #24]
 8007eac:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007eae:	4613      	mov	r3, r2
 8007eb0:	009b      	lsls	r3, r3, #2
 8007eb2:	4413      	add	r3, r2
 8007eb4:	009b      	lsls	r3, r3, #2
 8007eb6:	4a07      	ldr	r2, [pc, #28]	@ (8007ed4 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 8007eb8:	441a      	add	r2, r3
 8007eba:	69bb      	ldr	r3, [r7, #24]
 8007ebc:	3304      	adds	r3, #4
 8007ebe:	4619      	mov	r1, r3
 8007ec0:	4610      	mov	r0, r2
 8007ec2:	f7fe f88c 	bl	8005fde <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8007ec6:	bf00      	nop
 8007ec8:	3720      	adds	r7, #32
 8007eca:	46bd      	mov	sp, r7
 8007ecc:	bd80      	pop	{r7, pc}
 8007ece:	bf00      	nop
 8007ed0:	200009b8 	.word	0x200009b8
 8007ed4:	200009bc 	.word	0x200009bc
 8007ed8:	20000e94 	.word	0x20000e94

08007edc <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 8007edc:	b480      	push	{r7}
 8007ede:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8007ee0:	4b07      	ldr	r3, [pc, #28]	@ (8007f00 <pvTaskIncrementMutexHeldCount+0x24>)
 8007ee2:	681b      	ldr	r3, [r3, #0]
 8007ee4:	2b00      	cmp	r3, #0
 8007ee6:	d004      	beq.n	8007ef2 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8007ee8:	4b05      	ldr	r3, [pc, #20]	@ (8007f00 <pvTaskIncrementMutexHeldCount+0x24>)
 8007eea:	681b      	ldr	r3, [r3, #0]
 8007eec:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8007eee:	3201      	adds	r2, #1
 8007ef0:	651a      	str	r2, [r3, #80]	@ 0x50
		}

		return pxCurrentTCB;
 8007ef2:	4b03      	ldr	r3, [pc, #12]	@ (8007f00 <pvTaskIncrementMutexHeldCount+0x24>)
 8007ef4:	681b      	ldr	r3, [r3, #0]
	}
 8007ef6:	4618      	mov	r0, r3
 8007ef8:	46bd      	mov	sp, r7
 8007efa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007efe:	4770      	bx	lr
 8007f00:	200009b8 	.word	0x200009b8

08007f04 <xTaskNotifyWait>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskNotifyWait( uint32_t ulBitsToClearOnEntry, uint32_t ulBitsToClearOnExit, uint32_t *pulNotificationValue, TickType_t xTicksToWait )
	{
 8007f04:	b580      	push	{r7, lr}
 8007f06:	b086      	sub	sp, #24
 8007f08:	af00      	add	r7, sp, #0
 8007f0a:	60f8      	str	r0, [r7, #12]
 8007f0c:	60b9      	str	r1, [r7, #8]
 8007f0e:	607a      	str	r2, [r7, #4]
 8007f10:	603b      	str	r3, [r7, #0]
	BaseType_t xReturn;

		taskENTER_CRITICAL();
 8007f12:	f000 fee1 	bl	8008cd8 <vPortEnterCritical>
		{
			/* Only block if a notification is not already pending. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 8007f16:	4b29      	ldr	r3, [pc, #164]	@ (8007fbc <xTaskNotifyWait+0xb8>)
 8007f18:	681b      	ldr	r3, [r3, #0]
 8007f1a:	f893 30a4 	ldrb.w	r3, [r3, #164]	@ 0xa4
 8007f1e:	b2db      	uxtb	r3, r3
 8007f20:	2b02      	cmp	r3, #2
 8007f22:	d01c      	beq.n	8007f5e <xTaskNotifyWait+0x5a>
			{
				/* Clear bits in the task's notification value as bits may get
				set	by the notifying task or interrupt.  This can be used to
				clear the value to zero. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnEntry;
 8007f24:	4b25      	ldr	r3, [pc, #148]	@ (8007fbc <xTaskNotifyWait+0xb8>)
 8007f26:	681b      	ldr	r3, [r3, #0]
 8007f28:	f8d3 10a0 	ldr.w	r1, [r3, #160]	@ 0xa0
 8007f2c:	68fa      	ldr	r2, [r7, #12]
 8007f2e:	43d2      	mvns	r2, r2
 8007f30:	400a      	ands	r2, r1
 8007f32:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0

				/* Mark this task as waiting for a notification. */
				pxCurrentTCB->ucNotifyState = taskWAITING_NOTIFICATION;
 8007f36:	4b21      	ldr	r3, [pc, #132]	@ (8007fbc <xTaskNotifyWait+0xb8>)
 8007f38:	681b      	ldr	r3, [r3, #0]
 8007f3a:	2201      	movs	r2, #1
 8007f3c:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4

				if( xTicksToWait > ( TickType_t ) 0 )
 8007f40:	683b      	ldr	r3, [r7, #0]
 8007f42:	2b00      	cmp	r3, #0
 8007f44:	d00b      	beq.n	8007f5e <xTaskNotifyWait+0x5a>
				{
					prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8007f46:	2101      	movs	r1, #1
 8007f48:	6838      	ldr	r0, [r7, #0]
 8007f4a:	f000 f9e3 	bl	8008314 <prvAddCurrentTaskToDelayedList>

					/* All ports are written to allow a yield in a critical
					section (some will yield immediately, others wait until the
					critical section exits) - but it is not something that
					application code should ever do. */
					portYIELD_WITHIN_API();
 8007f4e:	4b1c      	ldr	r3, [pc, #112]	@ (8007fc0 <xTaskNotifyWait+0xbc>)
 8007f50:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007f54:	601a      	str	r2, [r3, #0]
 8007f56:	f3bf 8f4f 	dsb	sy
 8007f5a:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 8007f5e:	f000 feed 	bl	8008d3c <vPortExitCritical>

		taskENTER_CRITICAL();
 8007f62:	f000 feb9 	bl	8008cd8 <vPortEnterCritical>
		{
			traceTASK_NOTIFY_WAIT();

			if( pulNotificationValue != NULL )
 8007f66:	687b      	ldr	r3, [r7, #4]
 8007f68:	2b00      	cmp	r3, #0
 8007f6a:	d005      	beq.n	8007f78 <xTaskNotifyWait+0x74>
			{
				/* Output the current notification value, which may or may not
				have changed. */
				*pulNotificationValue = pxCurrentTCB->ulNotifiedValue;
 8007f6c:	4b13      	ldr	r3, [pc, #76]	@ (8007fbc <xTaskNotifyWait+0xb8>)
 8007f6e:	681b      	ldr	r3, [r3, #0]
 8007f70:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 8007f74:	687b      	ldr	r3, [r7, #4]
 8007f76:	601a      	str	r2, [r3, #0]

			/* If ucNotifyValue is set then either the task never entered the
			blocked state (because a notification was already pending) or the
			task unblocked because of a notification.  Otherwise the task
			unblocked because of a timeout. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 8007f78:	4b10      	ldr	r3, [pc, #64]	@ (8007fbc <xTaskNotifyWait+0xb8>)
 8007f7a:	681b      	ldr	r3, [r3, #0]
 8007f7c:	f893 30a4 	ldrb.w	r3, [r3, #164]	@ 0xa4
 8007f80:	b2db      	uxtb	r3, r3
 8007f82:	2b02      	cmp	r3, #2
 8007f84:	d002      	beq.n	8007f8c <xTaskNotifyWait+0x88>
			{
				/* A notification was not received. */
				xReturn = pdFALSE;
 8007f86:	2300      	movs	r3, #0
 8007f88:	617b      	str	r3, [r7, #20]
 8007f8a:	e00a      	b.n	8007fa2 <xTaskNotifyWait+0x9e>
			}
			else
			{
				/* A notification was already pending or a notification was
				received while the task was waiting. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnExit;
 8007f8c:	4b0b      	ldr	r3, [pc, #44]	@ (8007fbc <xTaskNotifyWait+0xb8>)
 8007f8e:	681b      	ldr	r3, [r3, #0]
 8007f90:	f8d3 10a0 	ldr.w	r1, [r3, #160]	@ 0xa0
 8007f94:	68ba      	ldr	r2, [r7, #8]
 8007f96:	43d2      	mvns	r2, r2
 8007f98:	400a      	ands	r2, r1
 8007f9a:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
				xReturn = pdTRUE;
 8007f9e:	2301      	movs	r3, #1
 8007fa0:	617b      	str	r3, [r7, #20]
			}

			pxCurrentTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8007fa2:	4b06      	ldr	r3, [pc, #24]	@ (8007fbc <xTaskNotifyWait+0xb8>)
 8007fa4:	681b      	ldr	r3, [r3, #0]
 8007fa6:	2200      	movs	r2, #0
 8007fa8:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
		}
		taskEXIT_CRITICAL();
 8007fac:	f000 fec6 	bl	8008d3c <vPortExitCritical>

		return xReturn;
 8007fb0:	697b      	ldr	r3, [r7, #20]
	}
 8007fb2:	4618      	mov	r0, r3
 8007fb4:	3718      	adds	r7, #24
 8007fb6:	46bd      	mov	sp, r7
 8007fb8:	bd80      	pop	{r7, pc}
 8007fba:	bf00      	nop
 8007fbc:	200009b8 	.word	0x200009b8
 8007fc0:	e000ed04 	.word	0xe000ed04

08007fc4 <xTaskGenericNotify>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotify( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue )
	{
 8007fc4:	b580      	push	{r7, lr}
 8007fc6:	b08a      	sub	sp, #40	@ 0x28
 8007fc8:	af00      	add	r7, sp, #0
 8007fca:	60f8      	str	r0, [r7, #12]
 8007fcc:	60b9      	str	r1, [r7, #8]
 8007fce:	603b      	str	r3, [r7, #0]
 8007fd0:	4613      	mov	r3, r2
 8007fd2:	71fb      	strb	r3, [r7, #7]
	TCB_t * pxTCB;
	BaseType_t xReturn = pdPASS;
 8007fd4:	2301      	movs	r3, #1
 8007fd6:	627b      	str	r3, [r7, #36]	@ 0x24
	uint8_t ucOriginalNotifyState;

		configASSERT( xTaskToNotify );
 8007fd8:	68fb      	ldr	r3, [r7, #12]
 8007fda:	2b00      	cmp	r3, #0
 8007fdc:	d10b      	bne.n	8007ff6 <xTaskGenericNotify+0x32>
	__asm volatile
 8007fde:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007fe2:	f383 8811 	msr	BASEPRI, r3
 8007fe6:	f3bf 8f6f 	isb	sy
 8007fea:	f3bf 8f4f 	dsb	sy
 8007fee:	61bb      	str	r3, [r7, #24]
}
 8007ff0:	bf00      	nop
 8007ff2:	bf00      	nop
 8007ff4:	e7fd      	b.n	8007ff2 <xTaskGenericNotify+0x2e>
		pxTCB = xTaskToNotify;
 8007ff6:	68fb      	ldr	r3, [r7, #12]
 8007ff8:	623b      	str	r3, [r7, #32]

		taskENTER_CRITICAL();
 8007ffa:	f000 fe6d 	bl	8008cd8 <vPortEnterCritical>
		{
			if( pulPreviousNotificationValue != NULL )
 8007ffe:	683b      	ldr	r3, [r7, #0]
 8008000:	2b00      	cmp	r3, #0
 8008002:	d004      	beq.n	800800e <xTaskGenericNotify+0x4a>
			{
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 8008004:	6a3b      	ldr	r3, [r7, #32]
 8008006:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 800800a:	683b      	ldr	r3, [r7, #0]
 800800c:	601a      	str	r2, [r3, #0]
			}

			ucOriginalNotifyState = pxTCB->ucNotifyState;
 800800e:	6a3b      	ldr	r3, [r7, #32]
 8008010:	f893 30a4 	ldrb.w	r3, [r3, #164]	@ 0xa4
 8008014:	77fb      	strb	r3, [r7, #31]

			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 8008016:	6a3b      	ldr	r3, [r7, #32]
 8008018:	2202      	movs	r2, #2
 800801a:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4

			switch( eAction )
 800801e:	79fb      	ldrb	r3, [r7, #7]
 8008020:	2b04      	cmp	r3, #4
 8008022:	d82e      	bhi.n	8008082 <xTaskGenericNotify+0xbe>
 8008024:	a201      	add	r2, pc, #4	@ (adr r2, 800802c <xTaskGenericNotify+0x68>)
 8008026:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800802a:	bf00      	nop
 800802c:	080080a7 	.word	0x080080a7
 8008030:	08008041 	.word	0x08008041
 8008034:	08008053 	.word	0x08008053
 8008038:	08008063 	.word	0x08008063
 800803c:	0800806d 	.word	0x0800806d
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
 8008040:	6a3b      	ldr	r3, [r7, #32]
 8008042:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 8008046:	68bb      	ldr	r3, [r7, #8]
 8008048:	431a      	orrs	r2, r3
 800804a:	6a3b      	ldr	r3, [r7, #32]
 800804c:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					break;
 8008050:	e02c      	b.n	80080ac <xTaskGenericNotify+0xe8>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
 8008052:	6a3b      	ldr	r3, [r7, #32]
 8008054:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8008058:	1c5a      	adds	r2, r3, #1
 800805a:	6a3b      	ldr	r3, [r7, #32]
 800805c:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					break;
 8008060:	e024      	b.n	80080ac <xTaskGenericNotify+0xe8>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
 8008062:	6a3b      	ldr	r3, [r7, #32]
 8008064:	68ba      	ldr	r2, [r7, #8]
 8008066:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					break;
 800806a:	e01f      	b.n	80080ac <xTaskGenericNotify+0xe8>

				case eSetValueWithoutOverwrite :
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 800806c:	7ffb      	ldrb	r3, [r7, #31]
 800806e:	2b02      	cmp	r3, #2
 8008070:	d004      	beq.n	800807c <xTaskGenericNotify+0xb8>
					{
						pxTCB->ulNotifiedValue = ulValue;
 8008072:	6a3b      	ldr	r3, [r7, #32]
 8008074:	68ba      	ldr	r2, [r7, #8]
 8008076:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
 800807a:	e017      	b.n	80080ac <xTaskGenericNotify+0xe8>
						xReturn = pdFAIL;
 800807c:	2300      	movs	r3, #0
 800807e:	627b      	str	r3, [r7, #36]	@ 0x24
					break;
 8008080:	e014      	b.n	80080ac <xTaskGenericNotify+0xe8>

				default:
					/* Should not get here if all enums are handled.
					Artificially force an assert by testing a value the
					compiler can't assume is const. */
					configASSERT( pxTCB->ulNotifiedValue == ~0UL );
 8008082:	6a3b      	ldr	r3, [r7, #32]
 8008084:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8008088:	f1b3 3fff 	cmp.w	r3, #4294967295
 800808c:	d00d      	beq.n	80080aa <xTaskGenericNotify+0xe6>
	__asm volatile
 800808e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008092:	f383 8811 	msr	BASEPRI, r3
 8008096:	f3bf 8f6f 	isb	sy
 800809a:	f3bf 8f4f 	dsb	sy
 800809e:	617b      	str	r3, [r7, #20]
}
 80080a0:	bf00      	nop
 80080a2:	bf00      	nop
 80080a4:	e7fd      	b.n	80080a2 <xTaskGenericNotify+0xde>
					break;
 80080a6:	bf00      	nop
 80080a8:	e000      	b.n	80080ac <xTaskGenericNotify+0xe8>

					break;
 80080aa:	bf00      	nop

			traceTASK_NOTIFY();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 80080ac:	7ffb      	ldrb	r3, [r7, #31]
 80080ae:	2b01      	cmp	r3, #1
 80080b0:	d13b      	bne.n	800812a <xTaskGenericNotify+0x166>
			{
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80080b2:	6a3b      	ldr	r3, [r7, #32]
 80080b4:	3304      	adds	r3, #4
 80080b6:	4618      	mov	r0, r3
 80080b8:	f7fd ffee 	bl	8006098 <uxListRemove>
				prvAddTaskToReadyList( pxTCB );
 80080bc:	6a3b      	ldr	r3, [r7, #32]
 80080be:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80080c0:	4b1d      	ldr	r3, [pc, #116]	@ (8008138 <xTaskGenericNotify+0x174>)
 80080c2:	681b      	ldr	r3, [r3, #0]
 80080c4:	429a      	cmp	r2, r3
 80080c6:	d903      	bls.n	80080d0 <xTaskGenericNotify+0x10c>
 80080c8:	6a3b      	ldr	r3, [r7, #32]
 80080ca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80080cc:	4a1a      	ldr	r2, [pc, #104]	@ (8008138 <xTaskGenericNotify+0x174>)
 80080ce:	6013      	str	r3, [r2, #0]
 80080d0:	6a3b      	ldr	r3, [r7, #32]
 80080d2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80080d4:	4613      	mov	r3, r2
 80080d6:	009b      	lsls	r3, r3, #2
 80080d8:	4413      	add	r3, r2
 80080da:	009b      	lsls	r3, r3, #2
 80080dc:	4a17      	ldr	r2, [pc, #92]	@ (800813c <xTaskGenericNotify+0x178>)
 80080de:	441a      	add	r2, r3
 80080e0:	6a3b      	ldr	r3, [r7, #32]
 80080e2:	3304      	adds	r3, #4
 80080e4:	4619      	mov	r1, r3
 80080e6:	4610      	mov	r0, r2
 80080e8:	f7fd ff79 	bl	8005fde <vListInsertEnd>

				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 80080ec:	6a3b      	ldr	r3, [r7, #32]
 80080ee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80080f0:	2b00      	cmp	r3, #0
 80080f2:	d00b      	beq.n	800810c <xTaskGenericNotify+0x148>
	__asm volatile
 80080f4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80080f8:	f383 8811 	msr	BASEPRI, r3
 80080fc:	f3bf 8f6f 	isb	sy
 8008100:	f3bf 8f4f 	dsb	sy
 8008104:	613b      	str	r3, [r7, #16]
}
 8008106:	bf00      	nop
 8008108:	bf00      	nop
 800810a:	e7fd      	b.n	8008108 <xTaskGenericNotify+0x144>
					earliest possible time. */
					prvResetNextTaskUnblockTime();
				}
				#endif

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 800810c:	6a3b      	ldr	r3, [r7, #32]
 800810e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008110:	4b0b      	ldr	r3, [pc, #44]	@ (8008140 <xTaskGenericNotify+0x17c>)
 8008112:	681b      	ldr	r3, [r3, #0]
 8008114:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008116:	429a      	cmp	r2, r3
 8008118:	d907      	bls.n	800812a <xTaskGenericNotify+0x166>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					taskYIELD_IF_USING_PREEMPTION();
 800811a:	4b0a      	ldr	r3, [pc, #40]	@ (8008144 <xTaskGenericNotify+0x180>)
 800811c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008120:	601a      	str	r2, [r3, #0]
 8008122:	f3bf 8f4f 	dsb	sy
 8008126:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 800812a:	f000 fe07 	bl	8008d3c <vPortExitCritical>

		return xReturn;
 800812e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
	}
 8008130:	4618      	mov	r0, r3
 8008132:	3728      	adds	r7, #40	@ 0x28
 8008134:	46bd      	mov	sp, r7
 8008136:	bd80      	pop	{r7, pc}
 8008138:	20000e94 	.word	0x20000e94
 800813c:	200009bc 	.word	0x200009bc
 8008140:	200009b8 	.word	0x200009b8
 8008144:	e000ed04 	.word	0xe000ed04

08008148 <xTaskGenericNotifyFromISR>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotifyFromISR( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue, BaseType_t *pxHigherPriorityTaskWoken )
	{
 8008148:	b580      	push	{r7, lr}
 800814a:	b08e      	sub	sp, #56	@ 0x38
 800814c:	af00      	add	r7, sp, #0
 800814e:	60f8      	str	r0, [r7, #12]
 8008150:	60b9      	str	r1, [r7, #8]
 8008152:	603b      	str	r3, [r7, #0]
 8008154:	4613      	mov	r3, r2
 8008156:	71fb      	strb	r3, [r7, #7]
	TCB_t * pxTCB;
	uint8_t ucOriginalNotifyState;
	BaseType_t xReturn = pdPASS;
 8008158:	2301      	movs	r3, #1
 800815a:	637b      	str	r3, [r7, #52]	@ 0x34
	UBaseType_t uxSavedInterruptStatus;

		configASSERT( xTaskToNotify );
 800815c:	68fb      	ldr	r3, [r7, #12]
 800815e:	2b00      	cmp	r3, #0
 8008160:	d10b      	bne.n	800817a <xTaskGenericNotifyFromISR+0x32>
	__asm volatile
 8008162:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008166:	f383 8811 	msr	BASEPRI, r3
 800816a:	f3bf 8f6f 	isb	sy
 800816e:	f3bf 8f4f 	dsb	sy
 8008172:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8008174:	bf00      	nop
 8008176:	bf00      	nop
 8008178:	e7fd      	b.n	8008176 <xTaskGenericNotifyFromISR+0x2e>
		below the maximum system call interrupt priority.  FreeRTOS maintains a
		separate interrupt safe API to ensure interrupt entry is as fast and as
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		http://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800817a:	f000 fe8d 	bl	8008e98 <vPortValidateInterruptPriority>

		pxTCB = xTaskToNotify;
 800817e:	68fb      	ldr	r3, [r7, #12]
 8008180:	633b      	str	r3, [r7, #48]	@ 0x30
	__asm volatile
 8008182:	f3ef 8211 	mrs	r2, BASEPRI
 8008186:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800818a:	f383 8811 	msr	BASEPRI, r3
 800818e:	f3bf 8f6f 	isb	sy
 8008192:	f3bf 8f4f 	dsb	sy
 8008196:	623a      	str	r2, [r7, #32]
 8008198:	61fb      	str	r3, [r7, #28]
	return ulOriginalBASEPRI;
 800819a:	6a3b      	ldr	r3, [r7, #32]

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800819c:	62fb      	str	r3, [r7, #44]	@ 0x2c
		{
			if( pulPreviousNotificationValue != NULL )
 800819e:	683b      	ldr	r3, [r7, #0]
 80081a0:	2b00      	cmp	r3, #0
 80081a2:	d004      	beq.n	80081ae <xTaskGenericNotifyFromISR+0x66>
			{
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 80081a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80081a6:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 80081aa:	683b      	ldr	r3, [r7, #0]
 80081ac:	601a      	str	r2, [r3, #0]
			}

			ucOriginalNotifyState = pxTCB->ucNotifyState;
 80081ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80081b0:	f893 30a4 	ldrb.w	r3, [r3, #164]	@ 0xa4
 80081b4:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 80081b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80081ba:	2202      	movs	r2, #2
 80081bc:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4

			switch( eAction )
 80081c0:	79fb      	ldrb	r3, [r7, #7]
 80081c2:	2b04      	cmp	r3, #4
 80081c4:	d82e      	bhi.n	8008224 <xTaskGenericNotifyFromISR+0xdc>
 80081c6:	a201      	add	r2, pc, #4	@ (adr r2, 80081cc <xTaskGenericNotifyFromISR+0x84>)
 80081c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80081cc:	08008249 	.word	0x08008249
 80081d0:	080081e1 	.word	0x080081e1
 80081d4:	080081f3 	.word	0x080081f3
 80081d8:	08008203 	.word	0x08008203
 80081dc:	0800820d 	.word	0x0800820d
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
 80081e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80081e2:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 80081e6:	68bb      	ldr	r3, [r7, #8]
 80081e8:	431a      	orrs	r2, r3
 80081ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80081ec:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					break;
 80081f0:	e02d      	b.n	800824e <xTaskGenericNotifyFromISR+0x106>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
 80081f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80081f4:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80081f8:	1c5a      	adds	r2, r3, #1
 80081fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80081fc:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					break;
 8008200:	e025      	b.n	800824e <xTaskGenericNotifyFromISR+0x106>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
 8008202:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008204:	68ba      	ldr	r2, [r7, #8]
 8008206:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					break;
 800820a:	e020      	b.n	800824e <xTaskGenericNotifyFromISR+0x106>

				case eSetValueWithoutOverwrite :
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 800820c:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8008210:	2b02      	cmp	r3, #2
 8008212:	d004      	beq.n	800821e <xTaskGenericNotifyFromISR+0xd6>
					{
						pxTCB->ulNotifiedValue = ulValue;
 8008214:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008216:	68ba      	ldr	r2, [r7, #8]
 8008218:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
 800821c:	e017      	b.n	800824e <xTaskGenericNotifyFromISR+0x106>
						xReturn = pdFAIL;
 800821e:	2300      	movs	r3, #0
 8008220:	637b      	str	r3, [r7, #52]	@ 0x34
					break;
 8008222:	e014      	b.n	800824e <xTaskGenericNotifyFromISR+0x106>

				default:
					/* Should not get here if all enums are handled.
					Artificially force an assert by testing a value the
					compiler can't assume is const. */
					configASSERT( pxTCB->ulNotifiedValue == ~0UL );
 8008224:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008226:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800822a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800822e:	d00d      	beq.n	800824c <xTaskGenericNotifyFromISR+0x104>
	__asm volatile
 8008230:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008234:	f383 8811 	msr	BASEPRI, r3
 8008238:	f3bf 8f6f 	isb	sy
 800823c:	f3bf 8f4f 	dsb	sy
 8008240:	61bb      	str	r3, [r7, #24]
}
 8008242:	bf00      	nop
 8008244:	bf00      	nop
 8008246:	e7fd      	b.n	8008244 <xTaskGenericNotifyFromISR+0xfc>
					break;
 8008248:	bf00      	nop
 800824a:	e000      	b.n	800824e <xTaskGenericNotifyFromISR+0x106>
					break;
 800824c:	bf00      	nop

			traceTASK_NOTIFY_FROM_ISR();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 800824e:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8008252:	2b01      	cmp	r3, #1
 8008254:	d147      	bne.n	80082e6 <xTaskGenericNotifyFromISR+0x19e>
			{
				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 8008256:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008258:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800825a:	2b00      	cmp	r3, #0
 800825c:	d00b      	beq.n	8008276 <xTaskGenericNotifyFromISR+0x12e>
	__asm volatile
 800825e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008262:	f383 8811 	msr	BASEPRI, r3
 8008266:	f3bf 8f6f 	isb	sy
 800826a:	f3bf 8f4f 	dsb	sy
 800826e:	617b      	str	r3, [r7, #20]
}
 8008270:	bf00      	nop
 8008272:	bf00      	nop
 8008274:	e7fd      	b.n	8008272 <xTaskGenericNotifyFromISR+0x12a>

				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008276:	4b21      	ldr	r3, [pc, #132]	@ (80082fc <xTaskGenericNotifyFromISR+0x1b4>)
 8008278:	681b      	ldr	r3, [r3, #0]
 800827a:	2b00      	cmp	r3, #0
 800827c:	d11d      	bne.n	80082ba <xTaskGenericNotifyFromISR+0x172>
				{
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800827e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008280:	3304      	adds	r3, #4
 8008282:	4618      	mov	r0, r3
 8008284:	f7fd ff08 	bl	8006098 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8008288:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800828a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800828c:	4b1c      	ldr	r3, [pc, #112]	@ (8008300 <xTaskGenericNotifyFromISR+0x1b8>)
 800828e:	681b      	ldr	r3, [r3, #0]
 8008290:	429a      	cmp	r2, r3
 8008292:	d903      	bls.n	800829c <xTaskGenericNotifyFromISR+0x154>
 8008294:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008296:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008298:	4a19      	ldr	r2, [pc, #100]	@ (8008300 <xTaskGenericNotifyFromISR+0x1b8>)
 800829a:	6013      	str	r3, [r2, #0]
 800829c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800829e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80082a0:	4613      	mov	r3, r2
 80082a2:	009b      	lsls	r3, r3, #2
 80082a4:	4413      	add	r3, r2
 80082a6:	009b      	lsls	r3, r3, #2
 80082a8:	4a16      	ldr	r2, [pc, #88]	@ (8008304 <xTaskGenericNotifyFromISR+0x1bc>)
 80082aa:	441a      	add	r2, r3
 80082ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80082ae:	3304      	adds	r3, #4
 80082b0:	4619      	mov	r1, r3
 80082b2:	4610      	mov	r0, r2
 80082b4:	f7fd fe93 	bl	8005fde <vListInsertEnd>
 80082b8:	e005      	b.n	80082c6 <xTaskGenericNotifyFromISR+0x17e>
				}
				else
				{
					/* The delayed and ready lists cannot be accessed, so hold
					this task pending until the scheduler is resumed. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
 80082ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80082bc:	3318      	adds	r3, #24
 80082be:	4619      	mov	r1, r3
 80082c0:	4811      	ldr	r0, [pc, #68]	@ (8008308 <xTaskGenericNotifyFromISR+0x1c0>)
 80082c2:	f7fd fe8c 	bl	8005fde <vListInsertEnd>
				}

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 80082c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80082c8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80082ca:	4b10      	ldr	r3, [pc, #64]	@ (800830c <xTaskGenericNotifyFromISR+0x1c4>)
 80082cc:	681b      	ldr	r3, [r3, #0]
 80082ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80082d0:	429a      	cmp	r2, r3
 80082d2:	d908      	bls.n	80082e6 <xTaskGenericNotifyFromISR+0x19e>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					if( pxHigherPriorityTaskWoken != NULL )
 80082d4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80082d6:	2b00      	cmp	r3, #0
 80082d8:	d002      	beq.n	80082e0 <xTaskGenericNotifyFromISR+0x198>
					{
						*pxHigherPriorityTaskWoken = pdTRUE;
 80082da:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80082dc:	2201      	movs	r2, #1
 80082de:	601a      	str	r2, [r3, #0]
					}

					/* Mark that a yield is pending in case the user is not
					using the "xHigherPriorityTaskWoken" parameter to an ISR
					safe FreeRTOS function. */
					xYieldPending = pdTRUE;
 80082e0:	4b0b      	ldr	r3, [pc, #44]	@ (8008310 <xTaskGenericNotifyFromISR+0x1c8>)
 80082e2:	2201      	movs	r2, #1
 80082e4:	601a      	str	r2, [r3, #0]
 80082e6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80082e8:	613b      	str	r3, [r7, #16]
	__asm volatile
 80082ea:	693b      	ldr	r3, [r7, #16]
 80082ec:	f383 8811 	msr	BASEPRI, r3
}
 80082f0:	bf00      	nop
				}
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

		return xReturn;
 80082f2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
	}
 80082f4:	4618      	mov	r0, r3
 80082f6:	3738      	adds	r7, #56	@ 0x38
 80082f8:	46bd      	mov	sp, r7
 80082fa:	bd80      	pop	{r7, pc}
 80082fc:	20000eb4 	.word	0x20000eb4
 8008300:	20000e94 	.word	0x20000e94
 8008304:	200009bc 	.word	0x200009bc
 8008308:	20000e4c 	.word	0x20000e4c
 800830c:	200009b8 	.word	0x200009b8
 8008310:	20000ea0 	.word	0x20000ea0

08008314 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8008314:	b580      	push	{r7, lr}
 8008316:	b084      	sub	sp, #16
 8008318:	af00      	add	r7, sp, #0
 800831a:	6078      	str	r0, [r7, #4]
 800831c:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800831e:	4b21      	ldr	r3, [pc, #132]	@ (80083a4 <prvAddCurrentTaskToDelayedList+0x90>)
 8008320:	681b      	ldr	r3, [r3, #0]
 8008322:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8008324:	4b20      	ldr	r3, [pc, #128]	@ (80083a8 <prvAddCurrentTaskToDelayedList+0x94>)
 8008326:	681b      	ldr	r3, [r3, #0]
 8008328:	3304      	adds	r3, #4
 800832a:	4618      	mov	r0, r3
 800832c:	f7fd feb4 	bl	8006098 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8008330:	687b      	ldr	r3, [r7, #4]
 8008332:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008336:	d10a      	bne.n	800834e <prvAddCurrentTaskToDelayedList+0x3a>
 8008338:	683b      	ldr	r3, [r7, #0]
 800833a:	2b00      	cmp	r3, #0
 800833c:	d007      	beq.n	800834e <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800833e:	4b1a      	ldr	r3, [pc, #104]	@ (80083a8 <prvAddCurrentTaskToDelayedList+0x94>)
 8008340:	681b      	ldr	r3, [r3, #0]
 8008342:	3304      	adds	r3, #4
 8008344:	4619      	mov	r1, r3
 8008346:	4819      	ldr	r0, [pc, #100]	@ (80083ac <prvAddCurrentTaskToDelayedList+0x98>)
 8008348:	f7fd fe49 	bl	8005fde <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800834c:	e026      	b.n	800839c <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800834e:	68fa      	ldr	r2, [r7, #12]
 8008350:	687b      	ldr	r3, [r7, #4]
 8008352:	4413      	add	r3, r2
 8008354:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8008356:	4b14      	ldr	r3, [pc, #80]	@ (80083a8 <prvAddCurrentTaskToDelayedList+0x94>)
 8008358:	681b      	ldr	r3, [r3, #0]
 800835a:	68ba      	ldr	r2, [r7, #8]
 800835c:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800835e:	68ba      	ldr	r2, [r7, #8]
 8008360:	68fb      	ldr	r3, [r7, #12]
 8008362:	429a      	cmp	r2, r3
 8008364:	d209      	bcs.n	800837a <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008366:	4b12      	ldr	r3, [pc, #72]	@ (80083b0 <prvAddCurrentTaskToDelayedList+0x9c>)
 8008368:	681a      	ldr	r2, [r3, #0]
 800836a:	4b0f      	ldr	r3, [pc, #60]	@ (80083a8 <prvAddCurrentTaskToDelayedList+0x94>)
 800836c:	681b      	ldr	r3, [r3, #0]
 800836e:	3304      	adds	r3, #4
 8008370:	4619      	mov	r1, r3
 8008372:	4610      	mov	r0, r2
 8008374:	f7fd fe57 	bl	8006026 <vListInsert>
}
 8008378:	e010      	b.n	800839c <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800837a:	4b0e      	ldr	r3, [pc, #56]	@ (80083b4 <prvAddCurrentTaskToDelayedList+0xa0>)
 800837c:	681a      	ldr	r2, [r3, #0]
 800837e:	4b0a      	ldr	r3, [pc, #40]	@ (80083a8 <prvAddCurrentTaskToDelayedList+0x94>)
 8008380:	681b      	ldr	r3, [r3, #0]
 8008382:	3304      	adds	r3, #4
 8008384:	4619      	mov	r1, r3
 8008386:	4610      	mov	r0, r2
 8008388:	f7fd fe4d 	bl	8006026 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800838c:	4b0a      	ldr	r3, [pc, #40]	@ (80083b8 <prvAddCurrentTaskToDelayedList+0xa4>)
 800838e:	681b      	ldr	r3, [r3, #0]
 8008390:	68ba      	ldr	r2, [r7, #8]
 8008392:	429a      	cmp	r2, r3
 8008394:	d202      	bcs.n	800839c <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8008396:	4a08      	ldr	r2, [pc, #32]	@ (80083b8 <prvAddCurrentTaskToDelayedList+0xa4>)
 8008398:	68bb      	ldr	r3, [r7, #8]
 800839a:	6013      	str	r3, [r2, #0]
}
 800839c:	bf00      	nop
 800839e:	3710      	adds	r7, #16
 80083a0:	46bd      	mov	sp, r7
 80083a2:	bd80      	pop	{r7, pc}
 80083a4:	20000e90 	.word	0x20000e90
 80083a8:	200009b8 	.word	0x200009b8
 80083ac:	20000e78 	.word	0x20000e78
 80083b0:	20000e48 	.word	0x20000e48
 80083b4:	20000e44 	.word	0x20000e44
 80083b8:	20000eac 	.word	0x20000eac

080083bc <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 80083bc:	b580      	push	{r7, lr}
 80083be:	b08a      	sub	sp, #40	@ 0x28
 80083c0:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 80083c2:	2300      	movs	r3, #0
 80083c4:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 80083c6:	f000 fb13 	bl	80089f0 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 80083ca:	4b1d      	ldr	r3, [pc, #116]	@ (8008440 <xTimerCreateTimerTask+0x84>)
 80083cc:	681b      	ldr	r3, [r3, #0]
 80083ce:	2b00      	cmp	r3, #0
 80083d0:	d021      	beq.n	8008416 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 80083d2:	2300      	movs	r3, #0
 80083d4:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 80083d6:	2300      	movs	r3, #0
 80083d8:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 80083da:	1d3a      	adds	r2, r7, #4
 80083dc:	f107 0108 	add.w	r1, r7, #8
 80083e0:	f107 030c 	add.w	r3, r7, #12
 80083e4:	4618      	mov	r0, r3
 80083e6:	f7fd fdb3 	bl	8005f50 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 80083ea:	6879      	ldr	r1, [r7, #4]
 80083ec:	68bb      	ldr	r3, [r7, #8]
 80083ee:	68fa      	ldr	r2, [r7, #12]
 80083f0:	9202      	str	r2, [sp, #8]
 80083f2:	9301      	str	r3, [sp, #4]
 80083f4:	2302      	movs	r3, #2
 80083f6:	9300      	str	r3, [sp, #0]
 80083f8:	2300      	movs	r3, #0
 80083fa:	460a      	mov	r2, r1
 80083fc:	4911      	ldr	r1, [pc, #68]	@ (8008444 <xTimerCreateTimerTask+0x88>)
 80083fe:	4812      	ldr	r0, [pc, #72]	@ (8008448 <xTimerCreateTimerTask+0x8c>)
 8008400:	f7fe fd8a 	bl	8006f18 <xTaskCreateStatic>
 8008404:	4603      	mov	r3, r0
 8008406:	4a11      	ldr	r2, [pc, #68]	@ (800844c <xTimerCreateTimerTask+0x90>)
 8008408:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800840a:	4b10      	ldr	r3, [pc, #64]	@ (800844c <xTimerCreateTimerTask+0x90>)
 800840c:	681b      	ldr	r3, [r3, #0]
 800840e:	2b00      	cmp	r3, #0
 8008410:	d001      	beq.n	8008416 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8008412:	2301      	movs	r3, #1
 8008414:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8008416:	697b      	ldr	r3, [r7, #20]
 8008418:	2b00      	cmp	r3, #0
 800841a:	d10b      	bne.n	8008434 <xTimerCreateTimerTask+0x78>
	__asm volatile
 800841c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008420:	f383 8811 	msr	BASEPRI, r3
 8008424:	f3bf 8f6f 	isb	sy
 8008428:	f3bf 8f4f 	dsb	sy
 800842c:	613b      	str	r3, [r7, #16]
}
 800842e:	bf00      	nop
 8008430:	bf00      	nop
 8008432:	e7fd      	b.n	8008430 <xTimerCreateTimerTask+0x74>
	return xReturn;
 8008434:	697b      	ldr	r3, [r7, #20]
}
 8008436:	4618      	mov	r0, r3
 8008438:	3718      	adds	r7, #24
 800843a:	46bd      	mov	sp, r7
 800843c:	bd80      	pop	{r7, pc}
 800843e:	bf00      	nop
 8008440:	20000ee8 	.word	0x20000ee8
 8008444:	08009f24 	.word	0x08009f24
 8008448:	08008589 	.word	0x08008589
 800844c:	20000eec 	.word	0x20000eec

08008450 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8008450:	b580      	push	{r7, lr}
 8008452:	b08a      	sub	sp, #40	@ 0x28
 8008454:	af00      	add	r7, sp, #0
 8008456:	60f8      	str	r0, [r7, #12]
 8008458:	60b9      	str	r1, [r7, #8]
 800845a:	607a      	str	r2, [r7, #4]
 800845c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800845e:	2300      	movs	r3, #0
 8008460:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8008462:	68fb      	ldr	r3, [r7, #12]
 8008464:	2b00      	cmp	r3, #0
 8008466:	d10b      	bne.n	8008480 <xTimerGenericCommand+0x30>
	__asm volatile
 8008468:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800846c:	f383 8811 	msr	BASEPRI, r3
 8008470:	f3bf 8f6f 	isb	sy
 8008474:	f3bf 8f4f 	dsb	sy
 8008478:	623b      	str	r3, [r7, #32]
}
 800847a:	bf00      	nop
 800847c:	bf00      	nop
 800847e:	e7fd      	b.n	800847c <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8008480:	4b19      	ldr	r3, [pc, #100]	@ (80084e8 <xTimerGenericCommand+0x98>)
 8008482:	681b      	ldr	r3, [r3, #0]
 8008484:	2b00      	cmp	r3, #0
 8008486:	d02a      	beq.n	80084de <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8008488:	68bb      	ldr	r3, [r7, #8]
 800848a:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800848c:	687b      	ldr	r3, [r7, #4]
 800848e:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8008490:	68fb      	ldr	r3, [r7, #12]
 8008492:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8008494:	68bb      	ldr	r3, [r7, #8]
 8008496:	2b05      	cmp	r3, #5
 8008498:	dc18      	bgt.n	80084cc <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800849a:	f7ff fba5 	bl	8007be8 <xTaskGetSchedulerState>
 800849e:	4603      	mov	r3, r0
 80084a0:	2b02      	cmp	r3, #2
 80084a2:	d109      	bne.n	80084b8 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 80084a4:	4b10      	ldr	r3, [pc, #64]	@ (80084e8 <xTimerGenericCommand+0x98>)
 80084a6:	6818      	ldr	r0, [r3, #0]
 80084a8:	f107 0110 	add.w	r1, r7, #16
 80084ac:	2300      	movs	r3, #0
 80084ae:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80084b0:	f7fe f81a 	bl	80064e8 <xQueueGenericSend>
 80084b4:	6278      	str	r0, [r7, #36]	@ 0x24
 80084b6:	e012      	b.n	80084de <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 80084b8:	4b0b      	ldr	r3, [pc, #44]	@ (80084e8 <xTimerGenericCommand+0x98>)
 80084ba:	6818      	ldr	r0, [r3, #0]
 80084bc:	f107 0110 	add.w	r1, r7, #16
 80084c0:	2300      	movs	r3, #0
 80084c2:	2200      	movs	r2, #0
 80084c4:	f7fe f810 	bl	80064e8 <xQueueGenericSend>
 80084c8:	6278      	str	r0, [r7, #36]	@ 0x24
 80084ca:	e008      	b.n	80084de <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 80084cc:	4b06      	ldr	r3, [pc, #24]	@ (80084e8 <xTimerGenericCommand+0x98>)
 80084ce:	6818      	ldr	r0, [r3, #0]
 80084d0:	f107 0110 	add.w	r1, r7, #16
 80084d4:	2300      	movs	r3, #0
 80084d6:	683a      	ldr	r2, [r7, #0]
 80084d8:	f7fe f908 	bl	80066ec <xQueueGenericSendFromISR>
 80084dc:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 80084de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 80084e0:	4618      	mov	r0, r3
 80084e2:	3728      	adds	r7, #40	@ 0x28
 80084e4:	46bd      	mov	sp, r7
 80084e6:	bd80      	pop	{r7, pc}
 80084e8:	20000ee8 	.word	0x20000ee8

080084ec <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 80084ec:	b580      	push	{r7, lr}
 80084ee:	b088      	sub	sp, #32
 80084f0:	af02      	add	r7, sp, #8
 80084f2:	6078      	str	r0, [r7, #4]
 80084f4:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80084f6:	4b23      	ldr	r3, [pc, #140]	@ (8008584 <prvProcessExpiredTimer+0x98>)
 80084f8:	681b      	ldr	r3, [r3, #0]
 80084fa:	68db      	ldr	r3, [r3, #12]
 80084fc:	68db      	ldr	r3, [r3, #12]
 80084fe:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8008500:	697b      	ldr	r3, [r7, #20]
 8008502:	3304      	adds	r3, #4
 8008504:	4618      	mov	r0, r3
 8008506:	f7fd fdc7 	bl	8006098 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800850a:	697b      	ldr	r3, [r7, #20]
 800850c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008510:	f003 0304 	and.w	r3, r3, #4
 8008514:	2b00      	cmp	r3, #0
 8008516:	d023      	beq.n	8008560 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8008518:	697b      	ldr	r3, [r7, #20]
 800851a:	699a      	ldr	r2, [r3, #24]
 800851c:	687b      	ldr	r3, [r7, #4]
 800851e:	18d1      	adds	r1, r2, r3
 8008520:	687b      	ldr	r3, [r7, #4]
 8008522:	683a      	ldr	r2, [r7, #0]
 8008524:	6978      	ldr	r0, [r7, #20]
 8008526:	f000 f8d5 	bl	80086d4 <prvInsertTimerInActiveList>
 800852a:	4603      	mov	r3, r0
 800852c:	2b00      	cmp	r3, #0
 800852e:	d020      	beq.n	8008572 <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8008530:	2300      	movs	r3, #0
 8008532:	9300      	str	r3, [sp, #0]
 8008534:	2300      	movs	r3, #0
 8008536:	687a      	ldr	r2, [r7, #4]
 8008538:	2100      	movs	r1, #0
 800853a:	6978      	ldr	r0, [r7, #20]
 800853c:	f7ff ff88 	bl	8008450 <xTimerGenericCommand>
 8008540:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8008542:	693b      	ldr	r3, [r7, #16]
 8008544:	2b00      	cmp	r3, #0
 8008546:	d114      	bne.n	8008572 <prvProcessExpiredTimer+0x86>
	__asm volatile
 8008548:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800854c:	f383 8811 	msr	BASEPRI, r3
 8008550:	f3bf 8f6f 	isb	sy
 8008554:	f3bf 8f4f 	dsb	sy
 8008558:	60fb      	str	r3, [r7, #12]
}
 800855a:	bf00      	nop
 800855c:	bf00      	nop
 800855e:	e7fd      	b.n	800855c <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8008560:	697b      	ldr	r3, [r7, #20]
 8008562:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008566:	f023 0301 	bic.w	r3, r3, #1
 800856a:	b2da      	uxtb	r2, r3
 800856c:	697b      	ldr	r3, [r7, #20]
 800856e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8008572:	697b      	ldr	r3, [r7, #20]
 8008574:	6a1b      	ldr	r3, [r3, #32]
 8008576:	6978      	ldr	r0, [r7, #20]
 8008578:	4798      	blx	r3
}
 800857a:	bf00      	nop
 800857c:	3718      	adds	r7, #24
 800857e:	46bd      	mov	sp, r7
 8008580:	bd80      	pop	{r7, pc}
 8008582:	bf00      	nop
 8008584:	20000ee0 	.word	0x20000ee0

08008588 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8008588:	b580      	push	{r7, lr}
 800858a:	b084      	sub	sp, #16
 800858c:	af00      	add	r7, sp, #0
 800858e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8008590:	f107 0308 	add.w	r3, r7, #8
 8008594:	4618      	mov	r0, r3
 8008596:	f000 f859 	bl	800864c <prvGetNextExpireTime>
 800859a:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800859c:	68bb      	ldr	r3, [r7, #8]
 800859e:	4619      	mov	r1, r3
 80085a0:	68f8      	ldr	r0, [r7, #12]
 80085a2:	f000 f805 	bl	80085b0 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 80085a6:	f000 f8d7 	bl	8008758 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80085aa:	bf00      	nop
 80085ac:	e7f0      	b.n	8008590 <prvTimerTask+0x8>
	...

080085b0 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 80085b0:	b580      	push	{r7, lr}
 80085b2:	b084      	sub	sp, #16
 80085b4:	af00      	add	r7, sp, #0
 80085b6:	6078      	str	r0, [r7, #4]
 80085b8:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 80085ba:	f7fe ff11 	bl	80073e0 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80085be:	f107 0308 	add.w	r3, r7, #8
 80085c2:	4618      	mov	r0, r3
 80085c4:	f000 f866 	bl	8008694 <prvSampleTimeNow>
 80085c8:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 80085ca:	68bb      	ldr	r3, [r7, #8]
 80085cc:	2b00      	cmp	r3, #0
 80085ce:	d130      	bne.n	8008632 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 80085d0:	683b      	ldr	r3, [r7, #0]
 80085d2:	2b00      	cmp	r3, #0
 80085d4:	d10a      	bne.n	80085ec <prvProcessTimerOrBlockTask+0x3c>
 80085d6:	687a      	ldr	r2, [r7, #4]
 80085d8:	68fb      	ldr	r3, [r7, #12]
 80085da:	429a      	cmp	r2, r3
 80085dc:	d806      	bhi.n	80085ec <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 80085de:	f7fe ff0d 	bl	80073fc <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 80085e2:	68f9      	ldr	r1, [r7, #12]
 80085e4:	6878      	ldr	r0, [r7, #4]
 80085e6:	f7ff ff81 	bl	80084ec <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 80085ea:	e024      	b.n	8008636 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 80085ec:	683b      	ldr	r3, [r7, #0]
 80085ee:	2b00      	cmp	r3, #0
 80085f0:	d008      	beq.n	8008604 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 80085f2:	4b13      	ldr	r3, [pc, #76]	@ (8008640 <prvProcessTimerOrBlockTask+0x90>)
 80085f4:	681b      	ldr	r3, [r3, #0]
 80085f6:	681b      	ldr	r3, [r3, #0]
 80085f8:	2b00      	cmp	r3, #0
 80085fa:	d101      	bne.n	8008600 <prvProcessTimerOrBlockTask+0x50>
 80085fc:	2301      	movs	r3, #1
 80085fe:	e000      	b.n	8008602 <prvProcessTimerOrBlockTask+0x52>
 8008600:	2300      	movs	r3, #0
 8008602:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8008604:	4b0f      	ldr	r3, [pc, #60]	@ (8008644 <prvProcessTimerOrBlockTask+0x94>)
 8008606:	6818      	ldr	r0, [r3, #0]
 8008608:	687a      	ldr	r2, [r7, #4]
 800860a:	68fb      	ldr	r3, [r7, #12]
 800860c:	1ad3      	subs	r3, r2, r3
 800860e:	683a      	ldr	r2, [r7, #0]
 8008610:	4619      	mov	r1, r3
 8008612:	f7fe fc4d 	bl	8006eb0 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8008616:	f7fe fef1 	bl	80073fc <xTaskResumeAll>
 800861a:	4603      	mov	r3, r0
 800861c:	2b00      	cmp	r3, #0
 800861e:	d10a      	bne.n	8008636 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8008620:	4b09      	ldr	r3, [pc, #36]	@ (8008648 <prvProcessTimerOrBlockTask+0x98>)
 8008622:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008626:	601a      	str	r2, [r3, #0]
 8008628:	f3bf 8f4f 	dsb	sy
 800862c:	f3bf 8f6f 	isb	sy
}
 8008630:	e001      	b.n	8008636 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8008632:	f7fe fee3 	bl	80073fc <xTaskResumeAll>
}
 8008636:	bf00      	nop
 8008638:	3710      	adds	r7, #16
 800863a:	46bd      	mov	sp, r7
 800863c:	bd80      	pop	{r7, pc}
 800863e:	bf00      	nop
 8008640:	20000ee4 	.word	0x20000ee4
 8008644:	20000ee8 	.word	0x20000ee8
 8008648:	e000ed04 	.word	0xe000ed04

0800864c <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800864c:	b480      	push	{r7}
 800864e:	b085      	sub	sp, #20
 8008650:	af00      	add	r7, sp, #0
 8008652:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8008654:	4b0e      	ldr	r3, [pc, #56]	@ (8008690 <prvGetNextExpireTime+0x44>)
 8008656:	681b      	ldr	r3, [r3, #0]
 8008658:	681b      	ldr	r3, [r3, #0]
 800865a:	2b00      	cmp	r3, #0
 800865c:	d101      	bne.n	8008662 <prvGetNextExpireTime+0x16>
 800865e:	2201      	movs	r2, #1
 8008660:	e000      	b.n	8008664 <prvGetNextExpireTime+0x18>
 8008662:	2200      	movs	r2, #0
 8008664:	687b      	ldr	r3, [r7, #4]
 8008666:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8008668:	687b      	ldr	r3, [r7, #4]
 800866a:	681b      	ldr	r3, [r3, #0]
 800866c:	2b00      	cmp	r3, #0
 800866e:	d105      	bne.n	800867c <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8008670:	4b07      	ldr	r3, [pc, #28]	@ (8008690 <prvGetNextExpireTime+0x44>)
 8008672:	681b      	ldr	r3, [r3, #0]
 8008674:	68db      	ldr	r3, [r3, #12]
 8008676:	681b      	ldr	r3, [r3, #0]
 8008678:	60fb      	str	r3, [r7, #12]
 800867a:	e001      	b.n	8008680 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800867c:	2300      	movs	r3, #0
 800867e:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8008680:	68fb      	ldr	r3, [r7, #12]
}
 8008682:	4618      	mov	r0, r3
 8008684:	3714      	adds	r7, #20
 8008686:	46bd      	mov	sp, r7
 8008688:	f85d 7b04 	ldr.w	r7, [sp], #4
 800868c:	4770      	bx	lr
 800868e:	bf00      	nop
 8008690:	20000ee0 	.word	0x20000ee0

08008694 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8008694:	b580      	push	{r7, lr}
 8008696:	b084      	sub	sp, #16
 8008698:	af00      	add	r7, sp, #0
 800869a:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800869c:	f7fe ff4c 	bl	8007538 <xTaskGetTickCount>
 80086a0:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 80086a2:	4b0b      	ldr	r3, [pc, #44]	@ (80086d0 <prvSampleTimeNow+0x3c>)
 80086a4:	681b      	ldr	r3, [r3, #0]
 80086a6:	68fa      	ldr	r2, [r7, #12]
 80086a8:	429a      	cmp	r2, r3
 80086aa:	d205      	bcs.n	80086b8 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 80086ac:	f000 f93a 	bl	8008924 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 80086b0:	687b      	ldr	r3, [r7, #4]
 80086b2:	2201      	movs	r2, #1
 80086b4:	601a      	str	r2, [r3, #0]
 80086b6:	e002      	b.n	80086be <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 80086b8:	687b      	ldr	r3, [r7, #4]
 80086ba:	2200      	movs	r2, #0
 80086bc:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 80086be:	4a04      	ldr	r2, [pc, #16]	@ (80086d0 <prvSampleTimeNow+0x3c>)
 80086c0:	68fb      	ldr	r3, [r7, #12]
 80086c2:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 80086c4:	68fb      	ldr	r3, [r7, #12]
}
 80086c6:	4618      	mov	r0, r3
 80086c8:	3710      	adds	r7, #16
 80086ca:	46bd      	mov	sp, r7
 80086cc:	bd80      	pop	{r7, pc}
 80086ce:	bf00      	nop
 80086d0:	20000ef0 	.word	0x20000ef0

080086d4 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 80086d4:	b580      	push	{r7, lr}
 80086d6:	b086      	sub	sp, #24
 80086d8:	af00      	add	r7, sp, #0
 80086da:	60f8      	str	r0, [r7, #12]
 80086dc:	60b9      	str	r1, [r7, #8]
 80086de:	607a      	str	r2, [r7, #4]
 80086e0:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 80086e2:	2300      	movs	r3, #0
 80086e4:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 80086e6:	68fb      	ldr	r3, [r7, #12]
 80086e8:	68ba      	ldr	r2, [r7, #8]
 80086ea:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80086ec:	68fb      	ldr	r3, [r7, #12]
 80086ee:	68fa      	ldr	r2, [r7, #12]
 80086f0:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 80086f2:	68ba      	ldr	r2, [r7, #8]
 80086f4:	687b      	ldr	r3, [r7, #4]
 80086f6:	429a      	cmp	r2, r3
 80086f8:	d812      	bhi.n	8008720 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80086fa:	687a      	ldr	r2, [r7, #4]
 80086fc:	683b      	ldr	r3, [r7, #0]
 80086fe:	1ad2      	subs	r2, r2, r3
 8008700:	68fb      	ldr	r3, [r7, #12]
 8008702:	699b      	ldr	r3, [r3, #24]
 8008704:	429a      	cmp	r2, r3
 8008706:	d302      	bcc.n	800870e <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8008708:	2301      	movs	r3, #1
 800870a:	617b      	str	r3, [r7, #20]
 800870c:	e01b      	b.n	8008746 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800870e:	4b10      	ldr	r3, [pc, #64]	@ (8008750 <prvInsertTimerInActiveList+0x7c>)
 8008710:	681a      	ldr	r2, [r3, #0]
 8008712:	68fb      	ldr	r3, [r7, #12]
 8008714:	3304      	adds	r3, #4
 8008716:	4619      	mov	r1, r3
 8008718:	4610      	mov	r0, r2
 800871a:	f7fd fc84 	bl	8006026 <vListInsert>
 800871e:	e012      	b.n	8008746 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8008720:	687a      	ldr	r2, [r7, #4]
 8008722:	683b      	ldr	r3, [r7, #0]
 8008724:	429a      	cmp	r2, r3
 8008726:	d206      	bcs.n	8008736 <prvInsertTimerInActiveList+0x62>
 8008728:	68ba      	ldr	r2, [r7, #8]
 800872a:	683b      	ldr	r3, [r7, #0]
 800872c:	429a      	cmp	r2, r3
 800872e:	d302      	bcc.n	8008736 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8008730:	2301      	movs	r3, #1
 8008732:	617b      	str	r3, [r7, #20]
 8008734:	e007      	b.n	8008746 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8008736:	4b07      	ldr	r3, [pc, #28]	@ (8008754 <prvInsertTimerInActiveList+0x80>)
 8008738:	681a      	ldr	r2, [r3, #0]
 800873a:	68fb      	ldr	r3, [r7, #12]
 800873c:	3304      	adds	r3, #4
 800873e:	4619      	mov	r1, r3
 8008740:	4610      	mov	r0, r2
 8008742:	f7fd fc70 	bl	8006026 <vListInsert>
		}
	}

	return xProcessTimerNow;
 8008746:	697b      	ldr	r3, [r7, #20]
}
 8008748:	4618      	mov	r0, r3
 800874a:	3718      	adds	r7, #24
 800874c:	46bd      	mov	sp, r7
 800874e:	bd80      	pop	{r7, pc}
 8008750:	20000ee4 	.word	0x20000ee4
 8008754:	20000ee0 	.word	0x20000ee0

08008758 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8008758:	b580      	push	{r7, lr}
 800875a:	b08e      	sub	sp, #56	@ 0x38
 800875c:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800875e:	e0ce      	b.n	80088fe <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8008760:	687b      	ldr	r3, [r7, #4]
 8008762:	2b00      	cmp	r3, #0
 8008764:	da19      	bge.n	800879a <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8008766:	1d3b      	adds	r3, r7, #4
 8008768:	3304      	adds	r3, #4
 800876a:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800876c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800876e:	2b00      	cmp	r3, #0
 8008770:	d10b      	bne.n	800878a <prvProcessReceivedCommands+0x32>
	__asm volatile
 8008772:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008776:	f383 8811 	msr	BASEPRI, r3
 800877a:	f3bf 8f6f 	isb	sy
 800877e:	f3bf 8f4f 	dsb	sy
 8008782:	61fb      	str	r3, [r7, #28]
}
 8008784:	bf00      	nop
 8008786:	bf00      	nop
 8008788:	e7fd      	b.n	8008786 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800878a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800878c:	681b      	ldr	r3, [r3, #0]
 800878e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008790:	6850      	ldr	r0, [r2, #4]
 8008792:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008794:	6892      	ldr	r2, [r2, #8]
 8008796:	4611      	mov	r1, r2
 8008798:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800879a:	687b      	ldr	r3, [r7, #4]
 800879c:	2b00      	cmp	r3, #0
 800879e:	f2c0 80ae 	blt.w	80088fe <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 80087a2:	68fb      	ldr	r3, [r7, #12]
 80087a4:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 80087a6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80087a8:	695b      	ldr	r3, [r3, #20]
 80087aa:	2b00      	cmp	r3, #0
 80087ac:	d004      	beq.n	80087b8 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80087ae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80087b0:	3304      	adds	r3, #4
 80087b2:	4618      	mov	r0, r3
 80087b4:	f7fd fc70 	bl	8006098 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80087b8:	463b      	mov	r3, r7
 80087ba:	4618      	mov	r0, r3
 80087bc:	f7ff ff6a 	bl	8008694 <prvSampleTimeNow>
 80087c0:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 80087c2:	687b      	ldr	r3, [r7, #4]
 80087c4:	2b09      	cmp	r3, #9
 80087c6:	f200 8097 	bhi.w	80088f8 <prvProcessReceivedCommands+0x1a0>
 80087ca:	a201      	add	r2, pc, #4	@ (adr r2, 80087d0 <prvProcessReceivedCommands+0x78>)
 80087cc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80087d0:	080087f9 	.word	0x080087f9
 80087d4:	080087f9 	.word	0x080087f9
 80087d8:	080087f9 	.word	0x080087f9
 80087dc:	0800886f 	.word	0x0800886f
 80087e0:	08008883 	.word	0x08008883
 80087e4:	080088cf 	.word	0x080088cf
 80087e8:	080087f9 	.word	0x080087f9
 80087ec:	080087f9 	.word	0x080087f9
 80087f0:	0800886f 	.word	0x0800886f
 80087f4:	08008883 	.word	0x08008883
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80087f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80087fa:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80087fe:	f043 0301 	orr.w	r3, r3, #1
 8008802:	b2da      	uxtb	r2, r3
 8008804:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008806:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800880a:	68ba      	ldr	r2, [r7, #8]
 800880c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800880e:	699b      	ldr	r3, [r3, #24]
 8008810:	18d1      	adds	r1, r2, r3
 8008812:	68bb      	ldr	r3, [r7, #8]
 8008814:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008816:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008818:	f7ff ff5c 	bl	80086d4 <prvInsertTimerInActiveList>
 800881c:	4603      	mov	r3, r0
 800881e:	2b00      	cmp	r3, #0
 8008820:	d06c      	beq.n	80088fc <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8008822:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008824:	6a1b      	ldr	r3, [r3, #32]
 8008826:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008828:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800882a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800882c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008830:	f003 0304 	and.w	r3, r3, #4
 8008834:	2b00      	cmp	r3, #0
 8008836:	d061      	beq.n	80088fc <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8008838:	68ba      	ldr	r2, [r7, #8]
 800883a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800883c:	699b      	ldr	r3, [r3, #24]
 800883e:	441a      	add	r2, r3
 8008840:	2300      	movs	r3, #0
 8008842:	9300      	str	r3, [sp, #0]
 8008844:	2300      	movs	r3, #0
 8008846:	2100      	movs	r1, #0
 8008848:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800884a:	f7ff fe01 	bl	8008450 <xTimerGenericCommand>
 800884e:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8008850:	6a3b      	ldr	r3, [r7, #32]
 8008852:	2b00      	cmp	r3, #0
 8008854:	d152      	bne.n	80088fc <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 8008856:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800885a:	f383 8811 	msr	BASEPRI, r3
 800885e:	f3bf 8f6f 	isb	sy
 8008862:	f3bf 8f4f 	dsb	sy
 8008866:	61bb      	str	r3, [r7, #24]
}
 8008868:	bf00      	nop
 800886a:	bf00      	nop
 800886c:	e7fd      	b.n	800886a <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800886e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008870:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008874:	f023 0301 	bic.w	r3, r3, #1
 8008878:	b2da      	uxtb	r2, r3
 800887a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800887c:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8008880:	e03d      	b.n	80088fe <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8008882:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008884:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008888:	f043 0301 	orr.w	r3, r3, #1
 800888c:	b2da      	uxtb	r2, r3
 800888e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008890:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8008894:	68ba      	ldr	r2, [r7, #8]
 8008896:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008898:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800889a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800889c:	699b      	ldr	r3, [r3, #24]
 800889e:	2b00      	cmp	r3, #0
 80088a0:	d10b      	bne.n	80088ba <prvProcessReceivedCommands+0x162>
	__asm volatile
 80088a2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80088a6:	f383 8811 	msr	BASEPRI, r3
 80088aa:	f3bf 8f6f 	isb	sy
 80088ae:	f3bf 8f4f 	dsb	sy
 80088b2:	617b      	str	r3, [r7, #20]
}
 80088b4:	bf00      	nop
 80088b6:	bf00      	nop
 80088b8:	e7fd      	b.n	80088b6 <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 80088ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80088bc:	699a      	ldr	r2, [r3, #24]
 80088be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80088c0:	18d1      	adds	r1, r2, r3
 80088c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80088c4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80088c6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80088c8:	f7ff ff04 	bl	80086d4 <prvInsertTimerInActiveList>
					break;
 80088cc:	e017      	b.n	80088fe <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 80088ce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80088d0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80088d4:	f003 0302 	and.w	r3, r3, #2
 80088d8:	2b00      	cmp	r3, #0
 80088da:	d103      	bne.n	80088e4 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 80088dc:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80088de:	f000 fbeb 	bl	80090b8 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 80088e2:	e00c      	b.n	80088fe <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80088e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80088e6:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80088ea:	f023 0301 	bic.w	r3, r3, #1
 80088ee:	b2da      	uxtb	r2, r3
 80088f0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80088f2:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 80088f6:	e002      	b.n	80088fe <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 80088f8:	bf00      	nop
 80088fa:	e000      	b.n	80088fe <prvProcessReceivedCommands+0x1a6>
					break;
 80088fc:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80088fe:	4b08      	ldr	r3, [pc, #32]	@ (8008920 <prvProcessReceivedCommands+0x1c8>)
 8008900:	681b      	ldr	r3, [r3, #0]
 8008902:	1d39      	adds	r1, r7, #4
 8008904:	2200      	movs	r2, #0
 8008906:	4618      	mov	r0, r3
 8008908:	f7fd ff8e 	bl	8006828 <xQueueReceive>
 800890c:	4603      	mov	r3, r0
 800890e:	2b00      	cmp	r3, #0
 8008910:	f47f af26 	bne.w	8008760 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8008914:	bf00      	nop
 8008916:	bf00      	nop
 8008918:	3730      	adds	r7, #48	@ 0x30
 800891a:	46bd      	mov	sp, r7
 800891c:	bd80      	pop	{r7, pc}
 800891e:	bf00      	nop
 8008920:	20000ee8 	.word	0x20000ee8

08008924 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8008924:	b580      	push	{r7, lr}
 8008926:	b088      	sub	sp, #32
 8008928:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800892a:	e049      	b.n	80089c0 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800892c:	4b2e      	ldr	r3, [pc, #184]	@ (80089e8 <prvSwitchTimerLists+0xc4>)
 800892e:	681b      	ldr	r3, [r3, #0]
 8008930:	68db      	ldr	r3, [r3, #12]
 8008932:	681b      	ldr	r3, [r3, #0]
 8008934:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008936:	4b2c      	ldr	r3, [pc, #176]	@ (80089e8 <prvSwitchTimerLists+0xc4>)
 8008938:	681b      	ldr	r3, [r3, #0]
 800893a:	68db      	ldr	r3, [r3, #12]
 800893c:	68db      	ldr	r3, [r3, #12]
 800893e:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8008940:	68fb      	ldr	r3, [r7, #12]
 8008942:	3304      	adds	r3, #4
 8008944:	4618      	mov	r0, r3
 8008946:	f7fd fba7 	bl	8006098 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800894a:	68fb      	ldr	r3, [r7, #12]
 800894c:	6a1b      	ldr	r3, [r3, #32]
 800894e:	68f8      	ldr	r0, [r7, #12]
 8008950:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8008952:	68fb      	ldr	r3, [r7, #12]
 8008954:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008958:	f003 0304 	and.w	r3, r3, #4
 800895c:	2b00      	cmp	r3, #0
 800895e:	d02f      	beq.n	80089c0 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8008960:	68fb      	ldr	r3, [r7, #12]
 8008962:	699b      	ldr	r3, [r3, #24]
 8008964:	693a      	ldr	r2, [r7, #16]
 8008966:	4413      	add	r3, r2
 8008968:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800896a:	68ba      	ldr	r2, [r7, #8]
 800896c:	693b      	ldr	r3, [r7, #16]
 800896e:	429a      	cmp	r2, r3
 8008970:	d90e      	bls.n	8008990 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8008972:	68fb      	ldr	r3, [r7, #12]
 8008974:	68ba      	ldr	r2, [r7, #8]
 8008976:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8008978:	68fb      	ldr	r3, [r7, #12]
 800897a:	68fa      	ldr	r2, [r7, #12]
 800897c:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800897e:	4b1a      	ldr	r3, [pc, #104]	@ (80089e8 <prvSwitchTimerLists+0xc4>)
 8008980:	681a      	ldr	r2, [r3, #0]
 8008982:	68fb      	ldr	r3, [r7, #12]
 8008984:	3304      	adds	r3, #4
 8008986:	4619      	mov	r1, r3
 8008988:	4610      	mov	r0, r2
 800898a:	f7fd fb4c 	bl	8006026 <vListInsert>
 800898e:	e017      	b.n	80089c0 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8008990:	2300      	movs	r3, #0
 8008992:	9300      	str	r3, [sp, #0]
 8008994:	2300      	movs	r3, #0
 8008996:	693a      	ldr	r2, [r7, #16]
 8008998:	2100      	movs	r1, #0
 800899a:	68f8      	ldr	r0, [r7, #12]
 800899c:	f7ff fd58 	bl	8008450 <xTimerGenericCommand>
 80089a0:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 80089a2:	687b      	ldr	r3, [r7, #4]
 80089a4:	2b00      	cmp	r3, #0
 80089a6:	d10b      	bne.n	80089c0 <prvSwitchTimerLists+0x9c>
	__asm volatile
 80089a8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80089ac:	f383 8811 	msr	BASEPRI, r3
 80089b0:	f3bf 8f6f 	isb	sy
 80089b4:	f3bf 8f4f 	dsb	sy
 80089b8:	603b      	str	r3, [r7, #0]
}
 80089ba:	bf00      	nop
 80089bc:	bf00      	nop
 80089be:	e7fd      	b.n	80089bc <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80089c0:	4b09      	ldr	r3, [pc, #36]	@ (80089e8 <prvSwitchTimerLists+0xc4>)
 80089c2:	681b      	ldr	r3, [r3, #0]
 80089c4:	681b      	ldr	r3, [r3, #0]
 80089c6:	2b00      	cmp	r3, #0
 80089c8:	d1b0      	bne.n	800892c <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 80089ca:	4b07      	ldr	r3, [pc, #28]	@ (80089e8 <prvSwitchTimerLists+0xc4>)
 80089cc:	681b      	ldr	r3, [r3, #0]
 80089ce:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 80089d0:	4b06      	ldr	r3, [pc, #24]	@ (80089ec <prvSwitchTimerLists+0xc8>)
 80089d2:	681b      	ldr	r3, [r3, #0]
 80089d4:	4a04      	ldr	r2, [pc, #16]	@ (80089e8 <prvSwitchTimerLists+0xc4>)
 80089d6:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 80089d8:	4a04      	ldr	r2, [pc, #16]	@ (80089ec <prvSwitchTimerLists+0xc8>)
 80089da:	697b      	ldr	r3, [r7, #20]
 80089dc:	6013      	str	r3, [r2, #0]
}
 80089de:	bf00      	nop
 80089e0:	3718      	adds	r7, #24
 80089e2:	46bd      	mov	sp, r7
 80089e4:	bd80      	pop	{r7, pc}
 80089e6:	bf00      	nop
 80089e8:	20000ee0 	.word	0x20000ee0
 80089ec:	20000ee4 	.word	0x20000ee4

080089f0 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 80089f0:	b580      	push	{r7, lr}
 80089f2:	b082      	sub	sp, #8
 80089f4:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 80089f6:	f000 f96f 	bl	8008cd8 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 80089fa:	4b15      	ldr	r3, [pc, #84]	@ (8008a50 <prvCheckForValidListAndQueue+0x60>)
 80089fc:	681b      	ldr	r3, [r3, #0]
 80089fe:	2b00      	cmp	r3, #0
 8008a00:	d120      	bne.n	8008a44 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8008a02:	4814      	ldr	r0, [pc, #80]	@ (8008a54 <prvCheckForValidListAndQueue+0x64>)
 8008a04:	f7fd fabe 	bl	8005f84 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8008a08:	4813      	ldr	r0, [pc, #76]	@ (8008a58 <prvCheckForValidListAndQueue+0x68>)
 8008a0a:	f7fd fabb 	bl	8005f84 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8008a0e:	4b13      	ldr	r3, [pc, #76]	@ (8008a5c <prvCheckForValidListAndQueue+0x6c>)
 8008a10:	4a10      	ldr	r2, [pc, #64]	@ (8008a54 <prvCheckForValidListAndQueue+0x64>)
 8008a12:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8008a14:	4b12      	ldr	r3, [pc, #72]	@ (8008a60 <prvCheckForValidListAndQueue+0x70>)
 8008a16:	4a10      	ldr	r2, [pc, #64]	@ (8008a58 <prvCheckForValidListAndQueue+0x68>)
 8008a18:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8008a1a:	2300      	movs	r3, #0
 8008a1c:	9300      	str	r3, [sp, #0]
 8008a1e:	4b11      	ldr	r3, [pc, #68]	@ (8008a64 <prvCheckForValidListAndQueue+0x74>)
 8008a20:	4a11      	ldr	r2, [pc, #68]	@ (8008a68 <prvCheckForValidListAndQueue+0x78>)
 8008a22:	2110      	movs	r1, #16
 8008a24:	200a      	movs	r0, #10
 8008a26:	f7fd fbcb 	bl	80061c0 <xQueueGenericCreateStatic>
 8008a2a:	4603      	mov	r3, r0
 8008a2c:	4a08      	ldr	r2, [pc, #32]	@ (8008a50 <prvCheckForValidListAndQueue+0x60>)
 8008a2e:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8008a30:	4b07      	ldr	r3, [pc, #28]	@ (8008a50 <prvCheckForValidListAndQueue+0x60>)
 8008a32:	681b      	ldr	r3, [r3, #0]
 8008a34:	2b00      	cmp	r3, #0
 8008a36:	d005      	beq.n	8008a44 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8008a38:	4b05      	ldr	r3, [pc, #20]	@ (8008a50 <prvCheckForValidListAndQueue+0x60>)
 8008a3a:	681b      	ldr	r3, [r3, #0]
 8008a3c:	490b      	ldr	r1, [pc, #44]	@ (8008a6c <prvCheckForValidListAndQueue+0x7c>)
 8008a3e:	4618      	mov	r0, r3
 8008a40:	f7fe fa0c 	bl	8006e5c <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8008a44:	f000 f97a 	bl	8008d3c <vPortExitCritical>
}
 8008a48:	bf00      	nop
 8008a4a:	46bd      	mov	sp, r7
 8008a4c:	bd80      	pop	{r7, pc}
 8008a4e:	bf00      	nop
 8008a50:	20000ee8 	.word	0x20000ee8
 8008a54:	20000eb8 	.word	0x20000eb8
 8008a58:	20000ecc 	.word	0x20000ecc
 8008a5c:	20000ee0 	.word	0x20000ee0
 8008a60:	20000ee4 	.word	0x20000ee4
 8008a64:	20000f94 	.word	0x20000f94
 8008a68:	20000ef4 	.word	0x20000ef4
 8008a6c:	08009f2c 	.word	0x08009f2c

08008a70 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8008a70:	b480      	push	{r7}
 8008a72:	b085      	sub	sp, #20
 8008a74:	af00      	add	r7, sp, #0
 8008a76:	60f8      	str	r0, [r7, #12]
 8008a78:	60b9      	str	r1, [r7, #8]
 8008a7a:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8008a7c:	68fb      	ldr	r3, [r7, #12]
 8008a7e:	3b04      	subs	r3, #4
 8008a80:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8008a82:	68fb      	ldr	r3, [r7, #12]
 8008a84:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8008a88:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8008a8a:	68fb      	ldr	r3, [r7, #12]
 8008a8c:	3b04      	subs	r3, #4
 8008a8e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8008a90:	68bb      	ldr	r3, [r7, #8]
 8008a92:	f023 0201 	bic.w	r2, r3, #1
 8008a96:	68fb      	ldr	r3, [r7, #12]
 8008a98:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8008a9a:	68fb      	ldr	r3, [r7, #12]
 8008a9c:	3b04      	subs	r3, #4
 8008a9e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8008aa0:	4a0c      	ldr	r2, [pc, #48]	@ (8008ad4 <pxPortInitialiseStack+0x64>)
 8008aa2:	68fb      	ldr	r3, [r7, #12]
 8008aa4:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8008aa6:	68fb      	ldr	r3, [r7, #12]
 8008aa8:	3b14      	subs	r3, #20
 8008aaa:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8008aac:	687a      	ldr	r2, [r7, #4]
 8008aae:	68fb      	ldr	r3, [r7, #12]
 8008ab0:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8008ab2:	68fb      	ldr	r3, [r7, #12]
 8008ab4:	3b04      	subs	r3, #4
 8008ab6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8008ab8:	68fb      	ldr	r3, [r7, #12]
 8008aba:	f06f 0202 	mvn.w	r2, #2
 8008abe:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8008ac0:	68fb      	ldr	r3, [r7, #12]
 8008ac2:	3b20      	subs	r3, #32
 8008ac4:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8008ac6:	68fb      	ldr	r3, [r7, #12]
}
 8008ac8:	4618      	mov	r0, r3
 8008aca:	3714      	adds	r7, #20
 8008acc:	46bd      	mov	sp, r7
 8008ace:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ad2:	4770      	bx	lr
 8008ad4:	08008ad9 	.word	0x08008ad9

08008ad8 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8008ad8:	b480      	push	{r7}
 8008ada:	b085      	sub	sp, #20
 8008adc:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8008ade:	2300      	movs	r3, #0
 8008ae0:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8008ae2:	4b13      	ldr	r3, [pc, #76]	@ (8008b30 <prvTaskExitError+0x58>)
 8008ae4:	681b      	ldr	r3, [r3, #0]
 8008ae6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008aea:	d00b      	beq.n	8008b04 <prvTaskExitError+0x2c>
	__asm volatile
 8008aec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008af0:	f383 8811 	msr	BASEPRI, r3
 8008af4:	f3bf 8f6f 	isb	sy
 8008af8:	f3bf 8f4f 	dsb	sy
 8008afc:	60fb      	str	r3, [r7, #12]
}
 8008afe:	bf00      	nop
 8008b00:	bf00      	nop
 8008b02:	e7fd      	b.n	8008b00 <prvTaskExitError+0x28>
	__asm volatile
 8008b04:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008b08:	f383 8811 	msr	BASEPRI, r3
 8008b0c:	f3bf 8f6f 	isb	sy
 8008b10:	f3bf 8f4f 	dsb	sy
 8008b14:	60bb      	str	r3, [r7, #8]
}
 8008b16:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8008b18:	bf00      	nop
 8008b1a:	687b      	ldr	r3, [r7, #4]
 8008b1c:	2b00      	cmp	r3, #0
 8008b1e:	d0fc      	beq.n	8008b1a <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8008b20:	bf00      	nop
 8008b22:	bf00      	nop
 8008b24:	3714      	adds	r7, #20
 8008b26:	46bd      	mov	sp, r7
 8008b28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b2c:	4770      	bx	lr
 8008b2e:	bf00      	nop
 8008b30:	2000001c 	.word	0x2000001c
	...

08008b40 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8008b40:	4b07      	ldr	r3, [pc, #28]	@ (8008b60 <pxCurrentTCBConst2>)
 8008b42:	6819      	ldr	r1, [r3, #0]
 8008b44:	6808      	ldr	r0, [r1, #0]
 8008b46:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008b4a:	f380 8809 	msr	PSP, r0
 8008b4e:	f3bf 8f6f 	isb	sy
 8008b52:	f04f 0000 	mov.w	r0, #0
 8008b56:	f380 8811 	msr	BASEPRI, r0
 8008b5a:	4770      	bx	lr
 8008b5c:	f3af 8000 	nop.w

08008b60 <pxCurrentTCBConst2>:
 8008b60:	200009b8 	.word	0x200009b8
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8008b64:	bf00      	nop
 8008b66:	bf00      	nop

08008b68 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8008b68:	4808      	ldr	r0, [pc, #32]	@ (8008b8c <prvPortStartFirstTask+0x24>)
 8008b6a:	6800      	ldr	r0, [r0, #0]
 8008b6c:	6800      	ldr	r0, [r0, #0]
 8008b6e:	f380 8808 	msr	MSP, r0
 8008b72:	f04f 0000 	mov.w	r0, #0
 8008b76:	f380 8814 	msr	CONTROL, r0
 8008b7a:	b662      	cpsie	i
 8008b7c:	b661      	cpsie	f
 8008b7e:	f3bf 8f4f 	dsb	sy
 8008b82:	f3bf 8f6f 	isb	sy
 8008b86:	df00      	svc	0
 8008b88:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8008b8a:	bf00      	nop
 8008b8c:	e000ed08 	.word	0xe000ed08

08008b90 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8008b90:	b580      	push	{r7, lr}
 8008b92:	b086      	sub	sp, #24
 8008b94:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8008b96:	4b47      	ldr	r3, [pc, #284]	@ (8008cb4 <xPortStartScheduler+0x124>)
 8008b98:	681b      	ldr	r3, [r3, #0]
 8008b9a:	4a47      	ldr	r2, [pc, #284]	@ (8008cb8 <xPortStartScheduler+0x128>)
 8008b9c:	4293      	cmp	r3, r2
 8008b9e:	d10b      	bne.n	8008bb8 <xPortStartScheduler+0x28>
	__asm volatile
 8008ba0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008ba4:	f383 8811 	msr	BASEPRI, r3
 8008ba8:	f3bf 8f6f 	isb	sy
 8008bac:	f3bf 8f4f 	dsb	sy
 8008bb0:	60fb      	str	r3, [r7, #12]
}
 8008bb2:	bf00      	nop
 8008bb4:	bf00      	nop
 8008bb6:	e7fd      	b.n	8008bb4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8008bb8:	4b3e      	ldr	r3, [pc, #248]	@ (8008cb4 <xPortStartScheduler+0x124>)
 8008bba:	681b      	ldr	r3, [r3, #0]
 8008bbc:	4a3f      	ldr	r2, [pc, #252]	@ (8008cbc <xPortStartScheduler+0x12c>)
 8008bbe:	4293      	cmp	r3, r2
 8008bc0:	d10b      	bne.n	8008bda <xPortStartScheduler+0x4a>
	__asm volatile
 8008bc2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008bc6:	f383 8811 	msr	BASEPRI, r3
 8008bca:	f3bf 8f6f 	isb	sy
 8008bce:	f3bf 8f4f 	dsb	sy
 8008bd2:	613b      	str	r3, [r7, #16]
}
 8008bd4:	bf00      	nop
 8008bd6:	bf00      	nop
 8008bd8:	e7fd      	b.n	8008bd6 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8008bda:	4b39      	ldr	r3, [pc, #228]	@ (8008cc0 <xPortStartScheduler+0x130>)
 8008bdc:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8008bde:	697b      	ldr	r3, [r7, #20]
 8008be0:	781b      	ldrb	r3, [r3, #0]
 8008be2:	b2db      	uxtb	r3, r3
 8008be4:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8008be6:	697b      	ldr	r3, [r7, #20]
 8008be8:	22ff      	movs	r2, #255	@ 0xff
 8008bea:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8008bec:	697b      	ldr	r3, [r7, #20]
 8008bee:	781b      	ldrb	r3, [r3, #0]
 8008bf0:	b2db      	uxtb	r3, r3
 8008bf2:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8008bf4:	78fb      	ldrb	r3, [r7, #3]
 8008bf6:	b2db      	uxtb	r3, r3
 8008bf8:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8008bfc:	b2da      	uxtb	r2, r3
 8008bfe:	4b31      	ldr	r3, [pc, #196]	@ (8008cc4 <xPortStartScheduler+0x134>)
 8008c00:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8008c02:	4b31      	ldr	r3, [pc, #196]	@ (8008cc8 <xPortStartScheduler+0x138>)
 8008c04:	2207      	movs	r2, #7
 8008c06:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8008c08:	e009      	b.n	8008c1e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 8008c0a:	4b2f      	ldr	r3, [pc, #188]	@ (8008cc8 <xPortStartScheduler+0x138>)
 8008c0c:	681b      	ldr	r3, [r3, #0]
 8008c0e:	3b01      	subs	r3, #1
 8008c10:	4a2d      	ldr	r2, [pc, #180]	@ (8008cc8 <xPortStartScheduler+0x138>)
 8008c12:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8008c14:	78fb      	ldrb	r3, [r7, #3]
 8008c16:	b2db      	uxtb	r3, r3
 8008c18:	005b      	lsls	r3, r3, #1
 8008c1a:	b2db      	uxtb	r3, r3
 8008c1c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8008c1e:	78fb      	ldrb	r3, [r7, #3]
 8008c20:	b2db      	uxtb	r3, r3
 8008c22:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008c26:	2b80      	cmp	r3, #128	@ 0x80
 8008c28:	d0ef      	beq.n	8008c0a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8008c2a:	4b27      	ldr	r3, [pc, #156]	@ (8008cc8 <xPortStartScheduler+0x138>)
 8008c2c:	681b      	ldr	r3, [r3, #0]
 8008c2e:	f1c3 0307 	rsb	r3, r3, #7
 8008c32:	2b04      	cmp	r3, #4
 8008c34:	d00b      	beq.n	8008c4e <xPortStartScheduler+0xbe>
	__asm volatile
 8008c36:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008c3a:	f383 8811 	msr	BASEPRI, r3
 8008c3e:	f3bf 8f6f 	isb	sy
 8008c42:	f3bf 8f4f 	dsb	sy
 8008c46:	60bb      	str	r3, [r7, #8]
}
 8008c48:	bf00      	nop
 8008c4a:	bf00      	nop
 8008c4c:	e7fd      	b.n	8008c4a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8008c4e:	4b1e      	ldr	r3, [pc, #120]	@ (8008cc8 <xPortStartScheduler+0x138>)
 8008c50:	681b      	ldr	r3, [r3, #0]
 8008c52:	021b      	lsls	r3, r3, #8
 8008c54:	4a1c      	ldr	r2, [pc, #112]	@ (8008cc8 <xPortStartScheduler+0x138>)
 8008c56:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8008c58:	4b1b      	ldr	r3, [pc, #108]	@ (8008cc8 <xPortStartScheduler+0x138>)
 8008c5a:	681b      	ldr	r3, [r3, #0]
 8008c5c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8008c60:	4a19      	ldr	r2, [pc, #100]	@ (8008cc8 <xPortStartScheduler+0x138>)
 8008c62:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8008c64:	687b      	ldr	r3, [r7, #4]
 8008c66:	b2da      	uxtb	r2, r3
 8008c68:	697b      	ldr	r3, [r7, #20]
 8008c6a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8008c6c:	4b17      	ldr	r3, [pc, #92]	@ (8008ccc <xPortStartScheduler+0x13c>)
 8008c6e:	681b      	ldr	r3, [r3, #0]
 8008c70:	4a16      	ldr	r2, [pc, #88]	@ (8008ccc <xPortStartScheduler+0x13c>)
 8008c72:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8008c76:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8008c78:	4b14      	ldr	r3, [pc, #80]	@ (8008ccc <xPortStartScheduler+0x13c>)
 8008c7a:	681b      	ldr	r3, [r3, #0]
 8008c7c:	4a13      	ldr	r2, [pc, #76]	@ (8008ccc <xPortStartScheduler+0x13c>)
 8008c7e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8008c82:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8008c84:	f000 f8da 	bl	8008e3c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8008c88:	4b11      	ldr	r3, [pc, #68]	@ (8008cd0 <xPortStartScheduler+0x140>)
 8008c8a:	2200      	movs	r2, #0
 8008c8c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8008c8e:	f000 f8f9 	bl	8008e84 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8008c92:	4b10      	ldr	r3, [pc, #64]	@ (8008cd4 <xPortStartScheduler+0x144>)
 8008c94:	681b      	ldr	r3, [r3, #0]
 8008c96:	4a0f      	ldr	r2, [pc, #60]	@ (8008cd4 <xPortStartScheduler+0x144>)
 8008c98:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 8008c9c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8008c9e:	f7ff ff63 	bl	8008b68 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8008ca2:	f7fe fd13 	bl	80076cc <vTaskSwitchContext>
	prvTaskExitError();
 8008ca6:	f7ff ff17 	bl	8008ad8 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8008caa:	2300      	movs	r3, #0
}
 8008cac:	4618      	mov	r0, r3
 8008cae:	3718      	adds	r7, #24
 8008cb0:	46bd      	mov	sp, r7
 8008cb2:	bd80      	pop	{r7, pc}
 8008cb4:	e000ed00 	.word	0xe000ed00
 8008cb8:	410fc271 	.word	0x410fc271
 8008cbc:	410fc270 	.word	0x410fc270
 8008cc0:	e000e400 	.word	0xe000e400
 8008cc4:	20000fe4 	.word	0x20000fe4
 8008cc8:	20000fe8 	.word	0x20000fe8
 8008ccc:	e000ed20 	.word	0xe000ed20
 8008cd0:	2000001c 	.word	0x2000001c
 8008cd4:	e000ef34 	.word	0xe000ef34

08008cd8 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8008cd8:	b480      	push	{r7}
 8008cda:	b083      	sub	sp, #12
 8008cdc:	af00      	add	r7, sp, #0
	__asm volatile
 8008cde:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008ce2:	f383 8811 	msr	BASEPRI, r3
 8008ce6:	f3bf 8f6f 	isb	sy
 8008cea:	f3bf 8f4f 	dsb	sy
 8008cee:	607b      	str	r3, [r7, #4]
}
 8008cf0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8008cf2:	4b10      	ldr	r3, [pc, #64]	@ (8008d34 <vPortEnterCritical+0x5c>)
 8008cf4:	681b      	ldr	r3, [r3, #0]
 8008cf6:	3301      	adds	r3, #1
 8008cf8:	4a0e      	ldr	r2, [pc, #56]	@ (8008d34 <vPortEnterCritical+0x5c>)
 8008cfa:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8008cfc:	4b0d      	ldr	r3, [pc, #52]	@ (8008d34 <vPortEnterCritical+0x5c>)
 8008cfe:	681b      	ldr	r3, [r3, #0]
 8008d00:	2b01      	cmp	r3, #1
 8008d02:	d110      	bne.n	8008d26 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8008d04:	4b0c      	ldr	r3, [pc, #48]	@ (8008d38 <vPortEnterCritical+0x60>)
 8008d06:	681b      	ldr	r3, [r3, #0]
 8008d08:	b2db      	uxtb	r3, r3
 8008d0a:	2b00      	cmp	r3, #0
 8008d0c:	d00b      	beq.n	8008d26 <vPortEnterCritical+0x4e>
	__asm volatile
 8008d0e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008d12:	f383 8811 	msr	BASEPRI, r3
 8008d16:	f3bf 8f6f 	isb	sy
 8008d1a:	f3bf 8f4f 	dsb	sy
 8008d1e:	603b      	str	r3, [r7, #0]
}
 8008d20:	bf00      	nop
 8008d22:	bf00      	nop
 8008d24:	e7fd      	b.n	8008d22 <vPortEnterCritical+0x4a>
	}
}
 8008d26:	bf00      	nop
 8008d28:	370c      	adds	r7, #12
 8008d2a:	46bd      	mov	sp, r7
 8008d2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d30:	4770      	bx	lr
 8008d32:	bf00      	nop
 8008d34:	2000001c 	.word	0x2000001c
 8008d38:	e000ed04 	.word	0xe000ed04

08008d3c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8008d3c:	b480      	push	{r7}
 8008d3e:	b083      	sub	sp, #12
 8008d40:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8008d42:	4b12      	ldr	r3, [pc, #72]	@ (8008d8c <vPortExitCritical+0x50>)
 8008d44:	681b      	ldr	r3, [r3, #0]
 8008d46:	2b00      	cmp	r3, #0
 8008d48:	d10b      	bne.n	8008d62 <vPortExitCritical+0x26>
	__asm volatile
 8008d4a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008d4e:	f383 8811 	msr	BASEPRI, r3
 8008d52:	f3bf 8f6f 	isb	sy
 8008d56:	f3bf 8f4f 	dsb	sy
 8008d5a:	607b      	str	r3, [r7, #4]
}
 8008d5c:	bf00      	nop
 8008d5e:	bf00      	nop
 8008d60:	e7fd      	b.n	8008d5e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8008d62:	4b0a      	ldr	r3, [pc, #40]	@ (8008d8c <vPortExitCritical+0x50>)
 8008d64:	681b      	ldr	r3, [r3, #0]
 8008d66:	3b01      	subs	r3, #1
 8008d68:	4a08      	ldr	r2, [pc, #32]	@ (8008d8c <vPortExitCritical+0x50>)
 8008d6a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8008d6c:	4b07      	ldr	r3, [pc, #28]	@ (8008d8c <vPortExitCritical+0x50>)
 8008d6e:	681b      	ldr	r3, [r3, #0]
 8008d70:	2b00      	cmp	r3, #0
 8008d72:	d105      	bne.n	8008d80 <vPortExitCritical+0x44>
 8008d74:	2300      	movs	r3, #0
 8008d76:	603b      	str	r3, [r7, #0]
	__asm volatile
 8008d78:	683b      	ldr	r3, [r7, #0]
 8008d7a:	f383 8811 	msr	BASEPRI, r3
}
 8008d7e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8008d80:	bf00      	nop
 8008d82:	370c      	adds	r7, #12
 8008d84:	46bd      	mov	sp, r7
 8008d86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d8a:	4770      	bx	lr
 8008d8c:	2000001c 	.word	0x2000001c

08008d90 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8008d90:	f3ef 8009 	mrs	r0, PSP
 8008d94:	f3bf 8f6f 	isb	sy
 8008d98:	4b15      	ldr	r3, [pc, #84]	@ (8008df0 <pxCurrentTCBConst>)
 8008d9a:	681a      	ldr	r2, [r3, #0]
 8008d9c:	f01e 0f10 	tst.w	lr, #16
 8008da0:	bf08      	it	eq
 8008da2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8008da6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008daa:	6010      	str	r0, [r2, #0]
 8008dac:	e92d 0009 	stmdb	sp!, {r0, r3}
 8008db0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8008db4:	f380 8811 	msr	BASEPRI, r0
 8008db8:	f3bf 8f4f 	dsb	sy
 8008dbc:	f3bf 8f6f 	isb	sy
 8008dc0:	f7fe fc84 	bl	80076cc <vTaskSwitchContext>
 8008dc4:	f04f 0000 	mov.w	r0, #0
 8008dc8:	f380 8811 	msr	BASEPRI, r0
 8008dcc:	bc09      	pop	{r0, r3}
 8008dce:	6819      	ldr	r1, [r3, #0]
 8008dd0:	6808      	ldr	r0, [r1, #0]
 8008dd2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008dd6:	f01e 0f10 	tst.w	lr, #16
 8008dda:	bf08      	it	eq
 8008ddc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8008de0:	f380 8809 	msr	PSP, r0
 8008de4:	f3bf 8f6f 	isb	sy
 8008de8:	4770      	bx	lr
 8008dea:	bf00      	nop
 8008dec:	f3af 8000 	nop.w

08008df0 <pxCurrentTCBConst>:
 8008df0:	200009b8 	.word	0x200009b8
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8008df4:	bf00      	nop
 8008df6:	bf00      	nop

08008df8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8008df8:	b580      	push	{r7, lr}
 8008dfa:	b082      	sub	sp, #8
 8008dfc:	af00      	add	r7, sp, #0
	__asm volatile
 8008dfe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008e02:	f383 8811 	msr	BASEPRI, r3
 8008e06:	f3bf 8f6f 	isb	sy
 8008e0a:	f3bf 8f4f 	dsb	sy
 8008e0e:	607b      	str	r3, [r7, #4]
}
 8008e10:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8008e12:	f7fe fba1 	bl	8007558 <xTaskIncrementTick>
 8008e16:	4603      	mov	r3, r0
 8008e18:	2b00      	cmp	r3, #0
 8008e1a:	d003      	beq.n	8008e24 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8008e1c:	4b06      	ldr	r3, [pc, #24]	@ (8008e38 <xPortSysTickHandler+0x40>)
 8008e1e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008e22:	601a      	str	r2, [r3, #0]
 8008e24:	2300      	movs	r3, #0
 8008e26:	603b      	str	r3, [r7, #0]
	__asm volatile
 8008e28:	683b      	ldr	r3, [r7, #0]
 8008e2a:	f383 8811 	msr	BASEPRI, r3
}
 8008e2e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8008e30:	bf00      	nop
 8008e32:	3708      	adds	r7, #8
 8008e34:	46bd      	mov	sp, r7
 8008e36:	bd80      	pop	{r7, pc}
 8008e38:	e000ed04 	.word	0xe000ed04

08008e3c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8008e3c:	b480      	push	{r7}
 8008e3e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8008e40:	4b0b      	ldr	r3, [pc, #44]	@ (8008e70 <vPortSetupTimerInterrupt+0x34>)
 8008e42:	2200      	movs	r2, #0
 8008e44:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8008e46:	4b0b      	ldr	r3, [pc, #44]	@ (8008e74 <vPortSetupTimerInterrupt+0x38>)
 8008e48:	2200      	movs	r2, #0
 8008e4a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8008e4c:	4b0a      	ldr	r3, [pc, #40]	@ (8008e78 <vPortSetupTimerInterrupt+0x3c>)
 8008e4e:	681b      	ldr	r3, [r3, #0]
 8008e50:	4a0a      	ldr	r2, [pc, #40]	@ (8008e7c <vPortSetupTimerInterrupt+0x40>)
 8008e52:	fba2 2303 	umull	r2, r3, r2, r3
 8008e56:	099b      	lsrs	r3, r3, #6
 8008e58:	4a09      	ldr	r2, [pc, #36]	@ (8008e80 <vPortSetupTimerInterrupt+0x44>)
 8008e5a:	3b01      	subs	r3, #1
 8008e5c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8008e5e:	4b04      	ldr	r3, [pc, #16]	@ (8008e70 <vPortSetupTimerInterrupt+0x34>)
 8008e60:	2207      	movs	r2, #7
 8008e62:	601a      	str	r2, [r3, #0]
}
 8008e64:	bf00      	nop
 8008e66:	46bd      	mov	sp, r7
 8008e68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e6c:	4770      	bx	lr
 8008e6e:	bf00      	nop
 8008e70:	e000e010 	.word	0xe000e010
 8008e74:	e000e018 	.word	0xe000e018
 8008e78:	20000000 	.word	0x20000000
 8008e7c:	10624dd3 	.word	0x10624dd3
 8008e80:	e000e014 	.word	0xe000e014

08008e84 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8008e84:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8008e94 <vPortEnableVFP+0x10>
 8008e88:	6801      	ldr	r1, [r0, #0]
 8008e8a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8008e8e:	6001      	str	r1, [r0, #0]
 8008e90:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8008e92:	bf00      	nop
 8008e94:	e000ed88 	.word	0xe000ed88

08008e98 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8008e98:	b480      	push	{r7}
 8008e9a:	b085      	sub	sp, #20
 8008e9c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8008e9e:	f3ef 8305 	mrs	r3, IPSR
 8008ea2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8008ea4:	68fb      	ldr	r3, [r7, #12]
 8008ea6:	2b0f      	cmp	r3, #15
 8008ea8:	d915      	bls.n	8008ed6 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8008eaa:	4a18      	ldr	r2, [pc, #96]	@ (8008f0c <vPortValidateInterruptPriority+0x74>)
 8008eac:	68fb      	ldr	r3, [r7, #12]
 8008eae:	4413      	add	r3, r2
 8008eb0:	781b      	ldrb	r3, [r3, #0]
 8008eb2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8008eb4:	4b16      	ldr	r3, [pc, #88]	@ (8008f10 <vPortValidateInterruptPriority+0x78>)
 8008eb6:	781b      	ldrb	r3, [r3, #0]
 8008eb8:	7afa      	ldrb	r2, [r7, #11]
 8008eba:	429a      	cmp	r2, r3
 8008ebc:	d20b      	bcs.n	8008ed6 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 8008ebe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008ec2:	f383 8811 	msr	BASEPRI, r3
 8008ec6:	f3bf 8f6f 	isb	sy
 8008eca:	f3bf 8f4f 	dsb	sy
 8008ece:	607b      	str	r3, [r7, #4]
}
 8008ed0:	bf00      	nop
 8008ed2:	bf00      	nop
 8008ed4:	e7fd      	b.n	8008ed2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8008ed6:	4b0f      	ldr	r3, [pc, #60]	@ (8008f14 <vPortValidateInterruptPriority+0x7c>)
 8008ed8:	681b      	ldr	r3, [r3, #0]
 8008eda:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8008ede:	4b0e      	ldr	r3, [pc, #56]	@ (8008f18 <vPortValidateInterruptPriority+0x80>)
 8008ee0:	681b      	ldr	r3, [r3, #0]
 8008ee2:	429a      	cmp	r2, r3
 8008ee4:	d90b      	bls.n	8008efe <vPortValidateInterruptPriority+0x66>
	__asm volatile
 8008ee6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008eea:	f383 8811 	msr	BASEPRI, r3
 8008eee:	f3bf 8f6f 	isb	sy
 8008ef2:	f3bf 8f4f 	dsb	sy
 8008ef6:	603b      	str	r3, [r7, #0]
}
 8008ef8:	bf00      	nop
 8008efa:	bf00      	nop
 8008efc:	e7fd      	b.n	8008efa <vPortValidateInterruptPriority+0x62>
	}
 8008efe:	bf00      	nop
 8008f00:	3714      	adds	r7, #20
 8008f02:	46bd      	mov	sp, r7
 8008f04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f08:	4770      	bx	lr
 8008f0a:	bf00      	nop
 8008f0c:	e000e3f0 	.word	0xe000e3f0
 8008f10:	20000fe4 	.word	0x20000fe4
 8008f14:	e000ed0c 	.word	0xe000ed0c
 8008f18:	20000fe8 	.word	0x20000fe8

08008f1c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8008f1c:	b580      	push	{r7, lr}
 8008f1e:	b08a      	sub	sp, #40	@ 0x28
 8008f20:	af00      	add	r7, sp, #0
 8008f22:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8008f24:	2300      	movs	r3, #0
 8008f26:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8008f28:	f7fe fa5a 	bl	80073e0 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8008f2c:	4b5c      	ldr	r3, [pc, #368]	@ (80090a0 <pvPortMalloc+0x184>)
 8008f2e:	681b      	ldr	r3, [r3, #0]
 8008f30:	2b00      	cmp	r3, #0
 8008f32:	d101      	bne.n	8008f38 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8008f34:	f000 f924 	bl	8009180 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8008f38:	4b5a      	ldr	r3, [pc, #360]	@ (80090a4 <pvPortMalloc+0x188>)
 8008f3a:	681a      	ldr	r2, [r3, #0]
 8008f3c:	687b      	ldr	r3, [r7, #4]
 8008f3e:	4013      	ands	r3, r2
 8008f40:	2b00      	cmp	r3, #0
 8008f42:	f040 8095 	bne.w	8009070 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8008f46:	687b      	ldr	r3, [r7, #4]
 8008f48:	2b00      	cmp	r3, #0
 8008f4a:	d01e      	beq.n	8008f8a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 8008f4c:	2208      	movs	r2, #8
 8008f4e:	687b      	ldr	r3, [r7, #4]
 8008f50:	4413      	add	r3, r2
 8008f52:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8008f54:	687b      	ldr	r3, [r7, #4]
 8008f56:	f003 0307 	and.w	r3, r3, #7
 8008f5a:	2b00      	cmp	r3, #0
 8008f5c:	d015      	beq.n	8008f8a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8008f5e:	687b      	ldr	r3, [r7, #4]
 8008f60:	f023 0307 	bic.w	r3, r3, #7
 8008f64:	3308      	adds	r3, #8
 8008f66:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8008f68:	687b      	ldr	r3, [r7, #4]
 8008f6a:	f003 0307 	and.w	r3, r3, #7
 8008f6e:	2b00      	cmp	r3, #0
 8008f70:	d00b      	beq.n	8008f8a <pvPortMalloc+0x6e>
	__asm volatile
 8008f72:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008f76:	f383 8811 	msr	BASEPRI, r3
 8008f7a:	f3bf 8f6f 	isb	sy
 8008f7e:	f3bf 8f4f 	dsb	sy
 8008f82:	617b      	str	r3, [r7, #20]
}
 8008f84:	bf00      	nop
 8008f86:	bf00      	nop
 8008f88:	e7fd      	b.n	8008f86 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8008f8a:	687b      	ldr	r3, [r7, #4]
 8008f8c:	2b00      	cmp	r3, #0
 8008f8e:	d06f      	beq.n	8009070 <pvPortMalloc+0x154>
 8008f90:	4b45      	ldr	r3, [pc, #276]	@ (80090a8 <pvPortMalloc+0x18c>)
 8008f92:	681b      	ldr	r3, [r3, #0]
 8008f94:	687a      	ldr	r2, [r7, #4]
 8008f96:	429a      	cmp	r2, r3
 8008f98:	d86a      	bhi.n	8009070 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8008f9a:	4b44      	ldr	r3, [pc, #272]	@ (80090ac <pvPortMalloc+0x190>)
 8008f9c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8008f9e:	4b43      	ldr	r3, [pc, #268]	@ (80090ac <pvPortMalloc+0x190>)
 8008fa0:	681b      	ldr	r3, [r3, #0]
 8008fa2:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8008fa4:	e004      	b.n	8008fb0 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8008fa6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008fa8:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8008faa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008fac:	681b      	ldr	r3, [r3, #0]
 8008fae:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8008fb0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008fb2:	685b      	ldr	r3, [r3, #4]
 8008fb4:	687a      	ldr	r2, [r7, #4]
 8008fb6:	429a      	cmp	r2, r3
 8008fb8:	d903      	bls.n	8008fc2 <pvPortMalloc+0xa6>
 8008fba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008fbc:	681b      	ldr	r3, [r3, #0]
 8008fbe:	2b00      	cmp	r3, #0
 8008fc0:	d1f1      	bne.n	8008fa6 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8008fc2:	4b37      	ldr	r3, [pc, #220]	@ (80090a0 <pvPortMalloc+0x184>)
 8008fc4:	681b      	ldr	r3, [r3, #0]
 8008fc6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008fc8:	429a      	cmp	r2, r3
 8008fca:	d051      	beq.n	8009070 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8008fcc:	6a3b      	ldr	r3, [r7, #32]
 8008fce:	681b      	ldr	r3, [r3, #0]
 8008fd0:	2208      	movs	r2, #8
 8008fd2:	4413      	add	r3, r2
 8008fd4:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8008fd6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008fd8:	681a      	ldr	r2, [r3, #0]
 8008fda:	6a3b      	ldr	r3, [r7, #32]
 8008fdc:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8008fde:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008fe0:	685a      	ldr	r2, [r3, #4]
 8008fe2:	687b      	ldr	r3, [r7, #4]
 8008fe4:	1ad2      	subs	r2, r2, r3
 8008fe6:	2308      	movs	r3, #8
 8008fe8:	005b      	lsls	r3, r3, #1
 8008fea:	429a      	cmp	r2, r3
 8008fec:	d920      	bls.n	8009030 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8008fee:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008ff0:	687b      	ldr	r3, [r7, #4]
 8008ff2:	4413      	add	r3, r2
 8008ff4:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8008ff6:	69bb      	ldr	r3, [r7, #24]
 8008ff8:	f003 0307 	and.w	r3, r3, #7
 8008ffc:	2b00      	cmp	r3, #0
 8008ffe:	d00b      	beq.n	8009018 <pvPortMalloc+0xfc>
	__asm volatile
 8009000:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009004:	f383 8811 	msr	BASEPRI, r3
 8009008:	f3bf 8f6f 	isb	sy
 800900c:	f3bf 8f4f 	dsb	sy
 8009010:	613b      	str	r3, [r7, #16]
}
 8009012:	bf00      	nop
 8009014:	bf00      	nop
 8009016:	e7fd      	b.n	8009014 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8009018:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800901a:	685a      	ldr	r2, [r3, #4]
 800901c:	687b      	ldr	r3, [r7, #4]
 800901e:	1ad2      	subs	r2, r2, r3
 8009020:	69bb      	ldr	r3, [r7, #24]
 8009022:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8009024:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009026:	687a      	ldr	r2, [r7, #4]
 8009028:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800902a:	69b8      	ldr	r0, [r7, #24]
 800902c:	f000 f90a 	bl	8009244 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8009030:	4b1d      	ldr	r3, [pc, #116]	@ (80090a8 <pvPortMalloc+0x18c>)
 8009032:	681a      	ldr	r2, [r3, #0]
 8009034:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009036:	685b      	ldr	r3, [r3, #4]
 8009038:	1ad3      	subs	r3, r2, r3
 800903a:	4a1b      	ldr	r2, [pc, #108]	@ (80090a8 <pvPortMalloc+0x18c>)
 800903c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800903e:	4b1a      	ldr	r3, [pc, #104]	@ (80090a8 <pvPortMalloc+0x18c>)
 8009040:	681a      	ldr	r2, [r3, #0]
 8009042:	4b1b      	ldr	r3, [pc, #108]	@ (80090b0 <pvPortMalloc+0x194>)
 8009044:	681b      	ldr	r3, [r3, #0]
 8009046:	429a      	cmp	r2, r3
 8009048:	d203      	bcs.n	8009052 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800904a:	4b17      	ldr	r3, [pc, #92]	@ (80090a8 <pvPortMalloc+0x18c>)
 800904c:	681b      	ldr	r3, [r3, #0]
 800904e:	4a18      	ldr	r2, [pc, #96]	@ (80090b0 <pvPortMalloc+0x194>)
 8009050:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8009052:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009054:	685a      	ldr	r2, [r3, #4]
 8009056:	4b13      	ldr	r3, [pc, #76]	@ (80090a4 <pvPortMalloc+0x188>)
 8009058:	681b      	ldr	r3, [r3, #0]
 800905a:	431a      	orrs	r2, r3
 800905c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800905e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8009060:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009062:	2200      	movs	r2, #0
 8009064:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8009066:	4b13      	ldr	r3, [pc, #76]	@ (80090b4 <pvPortMalloc+0x198>)
 8009068:	681b      	ldr	r3, [r3, #0]
 800906a:	3301      	adds	r3, #1
 800906c:	4a11      	ldr	r2, [pc, #68]	@ (80090b4 <pvPortMalloc+0x198>)
 800906e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8009070:	f7fe f9c4 	bl	80073fc <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8009074:	69fb      	ldr	r3, [r7, #28]
 8009076:	f003 0307 	and.w	r3, r3, #7
 800907a:	2b00      	cmp	r3, #0
 800907c:	d00b      	beq.n	8009096 <pvPortMalloc+0x17a>
	__asm volatile
 800907e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009082:	f383 8811 	msr	BASEPRI, r3
 8009086:	f3bf 8f6f 	isb	sy
 800908a:	f3bf 8f4f 	dsb	sy
 800908e:	60fb      	str	r3, [r7, #12]
}
 8009090:	bf00      	nop
 8009092:	bf00      	nop
 8009094:	e7fd      	b.n	8009092 <pvPortMalloc+0x176>
	return pvReturn;
 8009096:	69fb      	ldr	r3, [r7, #28]
}
 8009098:	4618      	mov	r0, r3
 800909a:	3728      	adds	r7, #40	@ 0x28
 800909c:	46bd      	mov	sp, r7
 800909e:	bd80      	pop	{r7, pc}
 80090a0:	20004bf4 	.word	0x20004bf4
 80090a4:	20004c08 	.word	0x20004c08
 80090a8:	20004bf8 	.word	0x20004bf8
 80090ac:	20004bec 	.word	0x20004bec
 80090b0:	20004bfc 	.word	0x20004bfc
 80090b4:	20004c00 	.word	0x20004c00

080090b8 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 80090b8:	b580      	push	{r7, lr}
 80090ba:	b086      	sub	sp, #24
 80090bc:	af00      	add	r7, sp, #0
 80090be:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 80090c0:	687b      	ldr	r3, [r7, #4]
 80090c2:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 80090c4:	687b      	ldr	r3, [r7, #4]
 80090c6:	2b00      	cmp	r3, #0
 80090c8:	d04f      	beq.n	800916a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 80090ca:	2308      	movs	r3, #8
 80090cc:	425b      	negs	r3, r3
 80090ce:	697a      	ldr	r2, [r7, #20]
 80090d0:	4413      	add	r3, r2
 80090d2:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 80090d4:	697b      	ldr	r3, [r7, #20]
 80090d6:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80090d8:	693b      	ldr	r3, [r7, #16]
 80090da:	685a      	ldr	r2, [r3, #4]
 80090dc:	4b25      	ldr	r3, [pc, #148]	@ (8009174 <vPortFree+0xbc>)
 80090de:	681b      	ldr	r3, [r3, #0]
 80090e0:	4013      	ands	r3, r2
 80090e2:	2b00      	cmp	r3, #0
 80090e4:	d10b      	bne.n	80090fe <vPortFree+0x46>
	__asm volatile
 80090e6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80090ea:	f383 8811 	msr	BASEPRI, r3
 80090ee:	f3bf 8f6f 	isb	sy
 80090f2:	f3bf 8f4f 	dsb	sy
 80090f6:	60fb      	str	r3, [r7, #12]
}
 80090f8:	bf00      	nop
 80090fa:	bf00      	nop
 80090fc:	e7fd      	b.n	80090fa <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 80090fe:	693b      	ldr	r3, [r7, #16]
 8009100:	681b      	ldr	r3, [r3, #0]
 8009102:	2b00      	cmp	r3, #0
 8009104:	d00b      	beq.n	800911e <vPortFree+0x66>
	__asm volatile
 8009106:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800910a:	f383 8811 	msr	BASEPRI, r3
 800910e:	f3bf 8f6f 	isb	sy
 8009112:	f3bf 8f4f 	dsb	sy
 8009116:	60bb      	str	r3, [r7, #8]
}
 8009118:	bf00      	nop
 800911a:	bf00      	nop
 800911c:	e7fd      	b.n	800911a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800911e:	693b      	ldr	r3, [r7, #16]
 8009120:	685a      	ldr	r2, [r3, #4]
 8009122:	4b14      	ldr	r3, [pc, #80]	@ (8009174 <vPortFree+0xbc>)
 8009124:	681b      	ldr	r3, [r3, #0]
 8009126:	4013      	ands	r3, r2
 8009128:	2b00      	cmp	r3, #0
 800912a:	d01e      	beq.n	800916a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800912c:	693b      	ldr	r3, [r7, #16]
 800912e:	681b      	ldr	r3, [r3, #0]
 8009130:	2b00      	cmp	r3, #0
 8009132:	d11a      	bne.n	800916a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8009134:	693b      	ldr	r3, [r7, #16]
 8009136:	685a      	ldr	r2, [r3, #4]
 8009138:	4b0e      	ldr	r3, [pc, #56]	@ (8009174 <vPortFree+0xbc>)
 800913a:	681b      	ldr	r3, [r3, #0]
 800913c:	43db      	mvns	r3, r3
 800913e:	401a      	ands	r2, r3
 8009140:	693b      	ldr	r3, [r7, #16]
 8009142:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8009144:	f7fe f94c 	bl	80073e0 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8009148:	693b      	ldr	r3, [r7, #16]
 800914a:	685a      	ldr	r2, [r3, #4]
 800914c:	4b0a      	ldr	r3, [pc, #40]	@ (8009178 <vPortFree+0xc0>)
 800914e:	681b      	ldr	r3, [r3, #0]
 8009150:	4413      	add	r3, r2
 8009152:	4a09      	ldr	r2, [pc, #36]	@ (8009178 <vPortFree+0xc0>)
 8009154:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8009156:	6938      	ldr	r0, [r7, #16]
 8009158:	f000 f874 	bl	8009244 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800915c:	4b07      	ldr	r3, [pc, #28]	@ (800917c <vPortFree+0xc4>)
 800915e:	681b      	ldr	r3, [r3, #0]
 8009160:	3301      	adds	r3, #1
 8009162:	4a06      	ldr	r2, [pc, #24]	@ (800917c <vPortFree+0xc4>)
 8009164:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8009166:	f7fe f949 	bl	80073fc <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800916a:	bf00      	nop
 800916c:	3718      	adds	r7, #24
 800916e:	46bd      	mov	sp, r7
 8009170:	bd80      	pop	{r7, pc}
 8009172:	bf00      	nop
 8009174:	20004c08 	.word	0x20004c08
 8009178:	20004bf8 	.word	0x20004bf8
 800917c:	20004c04 	.word	0x20004c04

08009180 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8009180:	b480      	push	{r7}
 8009182:	b085      	sub	sp, #20
 8009184:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8009186:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 800918a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800918c:	4b27      	ldr	r3, [pc, #156]	@ (800922c <prvHeapInit+0xac>)
 800918e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8009190:	68fb      	ldr	r3, [r7, #12]
 8009192:	f003 0307 	and.w	r3, r3, #7
 8009196:	2b00      	cmp	r3, #0
 8009198:	d00c      	beq.n	80091b4 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800919a:	68fb      	ldr	r3, [r7, #12]
 800919c:	3307      	adds	r3, #7
 800919e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80091a0:	68fb      	ldr	r3, [r7, #12]
 80091a2:	f023 0307 	bic.w	r3, r3, #7
 80091a6:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 80091a8:	68ba      	ldr	r2, [r7, #8]
 80091aa:	68fb      	ldr	r3, [r7, #12]
 80091ac:	1ad3      	subs	r3, r2, r3
 80091ae:	4a1f      	ldr	r2, [pc, #124]	@ (800922c <prvHeapInit+0xac>)
 80091b0:	4413      	add	r3, r2
 80091b2:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 80091b4:	68fb      	ldr	r3, [r7, #12]
 80091b6:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80091b8:	4a1d      	ldr	r2, [pc, #116]	@ (8009230 <prvHeapInit+0xb0>)
 80091ba:	687b      	ldr	r3, [r7, #4]
 80091bc:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 80091be:	4b1c      	ldr	r3, [pc, #112]	@ (8009230 <prvHeapInit+0xb0>)
 80091c0:	2200      	movs	r2, #0
 80091c2:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80091c4:	687b      	ldr	r3, [r7, #4]
 80091c6:	68ba      	ldr	r2, [r7, #8]
 80091c8:	4413      	add	r3, r2
 80091ca:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 80091cc:	2208      	movs	r2, #8
 80091ce:	68fb      	ldr	r3, [r7, #12]
 80091d0:	1a9b      	subs	r3, r3, r2
 80091d2:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80091d4:	68fb      	ldr	r3, [r7, #12]
 80091d6:	f023 0307 	bic.w	r3, r3, #7
 80091da:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 80091dc:	68fb      	ldr	r3, [r7, #12]
 80091de:	4a15      	ldr	r2, [pc, #84]	@ (8009234 <prvHeapInit+0xb4>)
 80091e0:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 80091e2:	4b14      	ldr	r3, [pc, #80]	@ (8009234 <prvHeapInit+0xb4>)
 80091e4:	681b      	ldr	r3, [r3, #0]
 80091e6:	2200      	movs	r2, #0
 80091e8:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 80091ea:	4b12      	ldr	r3, [pc, #72]	@ (8009234 <prvHeapInit+0xb4>)
 80091ec:	681b      	ldr	r3, [r3, #0]
 80091ee:	2200      	movs	r2, #0
 80091f0:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80091f2:	687b      	ldr	r3, [r7, #4]
 80091f4:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80091f6:	683b      	ldr	r3, [r7, #0]
 80091f8:	68fa      	ldr	r2, [r7, #12]
 80091fa:	1ad2      	subs	r2, r2, r3
 80091fc:	683b      	ldr	r3, [r7, #0]
 80091fe:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8009200:	4b0c      	ldr	r3, [pc, #48]	@ (8009234 <prvHeapInit+0xb4>)
 8009202:	681a      	ldr	r2, [r3, #0]
 8009204:	683b      	ldr	r3, [r7, #0]
 8009206:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8009208:	683b      	ldr	r3, [r7, #0]
 800920a:	685b      	ldr	r3, [r3, #4]
 800920c:	4a0a      	ldr	r2, [pc, #40]	@ (8009238 <prvHeapInit+0xb8>)
 800920e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8009210:	683b      	ldr	r3, [r7, #0]
 8009212:	685b      	ldr	r3, [r3, #4]
 8009214:	4a09      	ldr	r2, [pc, #36]	@ (800923c <prvHeapInit+0xbc>)
 8009216:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8009218:	4b09      	ldr	r3, [pc, #36]	@ (8009240 <prvHeapInit+0xc0>)
 800921a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800921e:	601a      	str	r2, [r3, #0]
}
 8009220:	bf00      	nop
 8009222:	3714      	adds	r7, #20
 8009224:	46bd      	mov	sp, r7
 8009226:	f85d 7b04 	ldr.w	r7, [sp], #4
 800922a:	4770      	bx	lr
 800922c:	20000fec 	.word	0x20000fec
 8009230:	20004bec 	.word	0x20004bec
 8009234:	20004bf4 	.word	0x20004bf4
 8009238:	20004bfc 	.word	0x20004bfc
 800923c:	20004bf8 	.word	0x20004bf8
 8009240:	20004c08 	.word	0x20004c08

08009244 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8009244:	b480      	push	{r7}
 8009246:	b085      	sub	sp, #20
 8009248:	af00      	add	r7, sp, #0
 800924a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800924c:	4b28      	ldr	r3, [pc, #160]	@ (80092f0 <prvInsertBlockIntoFreeList+0xac>)
 800924e:	60fb      	str	r3, [r7, #12]
 8009250:	e002      	b.n	8009258 <prvInsertBlockIntoFreeList+0x14>
 8009252:	68fb      	ldr	r3, [r7, #12]
 8009254:	681b      	ldr	r3, [r3, #0]
 8009256:	60fb      	str	r3, [r7, #12]
 8009258:	68fb      	ldr	r3, [r7, #12]
 800925a:	681b      	ldr	r3, [r3, #0]
 800925c:	687a      	ldr	r2, [r7, #4]
 800925e:	429a      	cmp	r2, r3
 8009260:	d8f7      	bhi.n	8009252 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8009262:	68fb      	ldr	r3, [r7, #12]
 8009264:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8009266:	68fb      	ldr	r3, [r7, #12]
 8009268:	685b      	ldr	r3, [r3, #4]
 800926a:	68ba      	ldr	r2, [r7, #8]
 800926c:	4413      	add	r3, r2
 800926e:	687a      	ldr	r2, [r7, #4]
 8009270:	429a      	cmp	r2, r3
 8009272:	d108      	bne.n	8009286 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8009274:	68fb      	ldr	r3, [r7, #12]
 8009276:	685a      	ldr	r2, [r3, #4]
 8009278:	687b      	ldr	r3, [r7, #4]
 800927a:	685b      	ldr	r3, [r3, #4]
 800927c:	441a      	add	r2, r3
 800927e:	68fb      	ldr	r3, [r7, #12]
 8009280:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8009282:	68fb      	ldr	r3, [r7, #12]
 8009284:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8009286:	687b      	ldr	r3, [r7, #4]
 8009288:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800928a:	687b      	ldr	r3, [r7, #4]
 800928c:	685b      	ldr	r3, [r3, #4]
 800928e:	68ba      	ldr	r2, [r7, #8]
 8009290:	441a      	add	r2, r3
 8009292:	68fb      	ldr	r3, [r7, #12]
 8009294:	681b      	ldr	r3, [r3, #0]
 8009296:	429a      	cmp	r2, r3
 8009298:	d118      	bne.n	80092cc <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800929a:	68fb      	ldr	r3, [r7, #12]
 800929c:	681a      	ldr	r2, [r3, #0]
 800929e:	4b15      	ldr	r3, [pc, #84]	@ (80092f4 <prvInsertBlockIntoFreeList+0xb0>)
 80092a0:	681b      	ldr	r3, [r3, #0]
 80092a2:	429a      	cmp	r2, r3
 80092a4:	d00d      	beq.n	80092c2 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80092a6:	687b      	ldr	r3, [r7, #4]
 80092a8:	685a      	ldr	r2, [r3, #4]
 80092aa:	68fb      	ldr	r3, [r7, #12]
 80092ac:	681b      	ldr	r3, [r3, #0]
 80092ae:	685b      	ldr	r3, [r3, #4]
 80092b0:	441a      	add	r2, r3
 80092b2:	687b      	ldr	r3, [r7, #4]
 80092b4:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80092b6:	68fb      	ldr	r3, [r7, #12]
 80092b8:	681b      	ldr	r3, [r3, #0]
 80092ba:	681a      	ldr	r2, [r3, #0]
 80092bc:	687b      	ldr	r3, [r7, #4]
 80092be:	601a      	str	r2, [r3, #0]
 80092c0:	e008      	b.n	80092d4 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80092c2:	4b0c      	ldr	r3, [pc, #48]	@ (80092f4 <prvInsertBlockIntoFreeList+0xb0>)
 80092c4:	681a      	ldr	r2, [r3, #0]
 80092c6:	687b      	ldr	r3, [r7, #4]
 80092c8:	601a      	str	r2, [r3, #0]
 80092ca:	e003      	b.n	80092d4 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80092cc:	68fb      	ldr	r3, [r7, #12]
 80092ce:	681a      	ldr	r2, [r3, #0]
 80092d0:	687b      	ldr	r3, [r7, #4]
 80092d2:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 80092d4:	68fa      	ldr	r2, [r7, #12]
 80092d6:	687b      	ldr	r3, [r7, #4]
 80092d8:	429a      	cmp	r2, r3
 80092da:	d002      	beq.n	80092e2 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80092dc:	68fb      	ldr	r3, [r7, #12]
 80092de:	687a      	ldr	r2, [r7, #4]
 80092e0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80092e2:	bf00      	nop
 80092e4:	3714      	adds	r7, #20
 80092e6:	46bd      	mov	sp, r7
 80092e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092ec:	4770      	bx	lr
 80092ee:	bf00      	nop
 80092f0:	20004bec 	.word	0x20004bec
 80092f4:	20004bf4 	.word	0x20004bf4

080092f8 <siprintf>:
 80092f8:	b40e      	push	{r1, r2, r3}
 80092fa:	b510      	push	{r4, lr}
 80092fc:	b09d      	sub	sp, #116	@ 0x74
 80092fe:	ab1f      	add	r3, sp, #124	@ 0x7c
 8009300:	9002      	str	r0, [sp, #8]
 8009302:	9006      	str	r0, [sp, #24]
 8009304:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8009308:	480a      	ldr	r0, [pc, #40]	@ (8009334 <siprintf+0x3c>)
 800930a:	9107      	str	r1, [sp, #28]
 800930c:	9104      	str	r1, [sp, #16]
 800930e:	490a      	ldr	r1, [pc, #40]	@ (8009338 <siprintf+0x40>)
 8009310:	f853 2b04 	ldr.w	r2, [r3], #4
 8009314:	9105      	str	r1, [sp, #20]
 8009316:	2400      	movs	r4, #0
 8009318:	a902      	add	r1, sp, #8
 800931a:	6800      	ldr	r0, [r0, #0]
 800931c:	9301      	str	r3, [sp, #4]
 800931e:	941b      	str	r4, [sp, #108]	@ 0x6c
 8009320:	f000 fa08 	bl	8009734 <_svfiprintf_r>
 8009324:	9b02      	ldr	r3, [sp, #8]
 8009326:	701c      	strb	r4, [r3, #0]
 8009328:	b01d      	add	sp, #116	@ 0x74
 800932a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800932e:	b003      	add	sp, #12
 8009330:	4770      	bx	lr
 8009332:	bf00      	nop
 8009334:	20000020 	.word	0x20000020
 8009338:	ffff0208 	.word	0xffff0208

0800933c <memset>:
 800933c:	4402      	add	r2, r0
 800933e:	4603      	mov	r3, r0
 8009340:	4293      	cmp	r3, r2
 8009342:	d100      	bne.n	8009346 <memset+0xa>
 8009344:	4770      	bx	lr
 8009346:	f803 1b01 	strb.w	r1, [r3], #1
 800934a:	e7f9      	b.n	8009340 <memset+0x4>

0800934c <_reclaim_reent>:
 800934c:	4b2d      	ldr	r3, [pc, #180]	@ (8009404 <_reclaim_reent+0xb8>)
 800934e:	681b      	ldr	r3, [r3, #0]
 8009350:	4283      	cmp	r3, r0
 8009352:	b570      	push	{r4, r5, r6, lr}
 8009354:	4604      	mov	r4, r0
 8009356:	d053      	beq.n	8009400 <_reclaim_reent+0xb4>
 8009358:	69c3      	ldr	r3, [r0, #28]
 800935a:	b31b      	cbz	r3, 80093a4 <_reclaim_reent+0x58>
 800935c:	68db      	ldr	r3, [r3, #12]
 800935e:	b163      	cbz	r3, 800937a <_reclaim_reent+0x2e>
 8009360:	2500      	movs	r5, #0
 8009362:	69e3      	ldr	r3, [r4, #28]
 8009364:	68db      	ldr	r3, [r3, #12]
 8009366:	5959      	ldr	r1, [r3, r5]
 8009368:	b9b1      	cbnz	r1, 8009398 <_reclaim_reent+0x4c>
 800936a:	3504      	adds	r5, #4
 800936c:	2d80      	cmp	r5, #128	@ 0x80
 800936e:	d1f8      	bne.n	8009362 <_reclaim_reent+0x16>
 8009370:	69e3      	ldr	r3, [r4, #28]
 8009372:	4620      	mov	r0, r4
 8009374:	68d9      	ldr	r1, [r3, #12]
 8009376:	f000 f889 	bl	800948c <_free_r>
 800937a:	69e3      	ldr	r3, [r4, #28]
 800937c:	6819      	ldr	r1, [r3, #0]
 800937e:	b111      	cbz	r1, 8009386 <_reclaim_reent+0x3a>
 8009380:	4620      	mov	r0, r4
 8009382:	f000 f883 	bl	800948c <_free_r>
 8009386:	69e3      	ldr	r3, [r4, #28]
 8009388:	689d      	ldr	r5, [r3, #8]
 800938a:	b15d      	cbz	r5, 80093a4 <_reclaim_reent+0x58>
 800938c:	4629      	mov	r1, r5
 800938e:	4620      	mov	r0, r4
 8009390:	682d      	ldr	r5, [r5, #0]
 8009392:	f000 f87b 	bl	800948c <_free_r>
 8009396:	e7f8      	b.n	800938a <_reclaim_reent+0x3e>
 8009398:	680e      	ldr	r6, [r1, #0]
 800939a:	4620      	mov	r0, r4
 800939c:	f000 f876 	bl	800948c <_free_r>
 80093a0:	4631      	mov	r1, r6
 80093a2:	e7e1      	b.n	8009368 <_reclaim_reent+0x1c>
 80093a4:	6961      	ldr	r1, [r4, #20]
 80093a6:	b111      	cbz	r1, 80093ae <_reclaim_reent+0x62>
 80093a8:	4620      	mov	r0, r4
 80093aa:	f000 f86f 	bl	800948c <_free_r>
 80093ae:	69e1      	ldr	r1, [r4, #28]
 80093b0:	b111      	cbz	r1, 80093b8 <_reclaim_reent+0x6c>
 80093b2:	4620      	mov	r0, r4
 80093b4:	f000 f86a 	bl	800948c <_free_r>
 80093b8:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 80093ba:	b111      	cbz	r1, 80093c2 <_reclaim_reent+0x76>
 80093bc:	4620      	mov	r0, r4
 80093be:	f000 f865 	bl	800948c <_free_r>
 80093c2:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80093c4:	b111      	cbz	r1, 80093cc <_reclaim_reent+0x80>
 80093c6:	4620      	mov	r0, r4
 80093c8:	f000 f860 	bl	800948c <_free_r>
 80093cc:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 80093ce:	b111      	cbz	r1, 80093d6 <_reclaim_reent+0x8a>
 80093d0:	4620      	mov	r0, r4
 80093d2:	f000 f85b 	bl	800948c <_free_r>
 80093d6:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 80093d8:	b111      	cbz	r1, 80093e0 <_reclaim_reent+0x94>
 80093da:	4620      	mov	r0, r4
 80093dc:	f000 f856 	bl	800948c <_free_r>
 80093e0:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 80093e2:	b111      	cbz	r1, 80093ea <_reclaim_reent+0x9e>
 80093e4:	4620      	mov	r0, r4
 80093e6:	f000 f851 	bl	800948c <_free_r>
 80093ea:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 80093ec:	b111      	cbz	r1, 80093f4 <_reclaim_reent+0xa8>
 80093ee:	4620      	mov	r0, r4
 80093f0:	f000 f84c 	bl	800948c <_free_r>
 80093f4:	6a23      	ldr	r3, [r4, #32]
 80093f6:	b11b      	cbz	r3, 8009400 <_reclaim_reent+0xb4>
 80093f8:	4620      	mov	r0, r4
 80093fa:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80093fe:	4718      	bx	r3
 8009400:	bd70      	pop	{r4, r5, r6, pc}
 8009402:	bf00      	nop
 8009404:	20000020 	.word	0x20000020

08009408 <__errno>:
 8009408:	4b01      	ldr	r3, [pc, #4]	@ (8009410 <__errno+0x8>)
 800940a:	6818      	ldr	r0, [r3, #0]
 800940c:	4770      	bx	lr
 800940e:	bf00      	nop
 8009410:	20000020 	.word	0x20000020

08009414 <__libc_init_array>:
 8009414:	b570      	push	{r4, r5, r6, lr}
 8009416:	4d0d      	ldr	r5, [pc, #52]	@ (800944c <__libc_init_array+0x38>)
 8009418:	4c0d      	ldr	r4, [pc, #52]	@ (8009450 <__libc_init_array+0x3c>)
 800941a:	1b64      	subs	r4, r4, r5
 800941c:	10a4      	asrs	r4, r4, #2
 800941e:	2600      	movs	r6, #0
 8009420:	42a6      	cmp	r6, r4
 8009422:	d109      	bne.n	8009438 <__libc_init_array+0x24>
 8009424:	4d0b      	ldr	r5, [pc, #44]	@ (8009454 <__libc_init_array+0x40>)
 8009426:	4c0c      	ldr	r4, [pc, #48]	@ (8009458 <__libc_init_array+0x44>)
 8009428:	f000 fc6c 	bl	8009d04 <_init>
 800942c:	1b64      	subs	r4, r4, r5
 800942e:	10a4      	asrs	r4, r4, #2
 8009430:	2600      	movs	r6, #0
 8009432:	42a6      	cmp	r6, r4
 8009434:	d105      	bne.n	8009442 <__libc_init_array+0x2e>
 8009436:	bd70      	pop	{r4, r5, r6, pc}
 8009438:	f855 3b04 	ldr.w	r3, [r5], #4
 800943c:	4798      	blx	r3
 800943e:	3601      	adds	r6, #1
 8009440:	e7ee      	b.n	8009420 <__libc_init_array+0xc>
 8009442:	f855 3b04 	ldr.w	r3, [r5], #4
 8009446:	4798      	blx	r3
 8009448:	3601      	adds	r6, #1
 800944a:	e7f2      	b.n	8009432 <__libc_init_array+0x1e>
 800944c:	0800a0bc 	.word	0x0800a0bc
 8009450:	0800a0bc 	.word	0x0800a0bc
 8009454:	0800a0bc 	.word	0x0800a0bc
 8009458:	0800a0c0 	.word	0x0800a0c0

0800945c <__retarget_lock_acquire_recursive>:
 800945c:	4770      	bx	lr

0800945e <__retarget_lock_release_recursive>:
 800945e:	4770      	bx	lr

08009460 <strcpy>:
 8009460:	4603      	mov	r3, r0
 8009462:	f811 2b01 	ldrb.w	r2, [r1], #1
 8009466:	f803 2b01 	strb.w	r2, [r3], #1
 800946a:	2a00      	cmp	r2, #0
 800946c:	d1f9      	bne.n	8009462 <strcpy+0x2>
 800946e:	4770      	bx	lr

08009470 <memcpy>:
 8009470:	440a      	add	r2, r1
 8009472:	4291      	cmp	r1, r2
 8009474:	f100 33ff 	add.w	r3, r0, #4294967295
 8009478:	d100      	bne.n	800947c <memcpy+0xc>
 800947a:	4770      	bx	lr
 800947c:	b510      	push	{r4, lr}
 800947e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009482:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009486:	4291      	cmp	r1, r2
 8009488:	d1f9      	bne.n	800947e <memcpy+0xe>
 800948a:	bd10      	pop	{r4, pc}

0800948c <_free_r>:
 800948c:	b538      	push	{r3, r4, r5, lr}
 800948e:	4605      	mov	r5, r0
 8009490:	2900      	cmp	r1, #0
 8009492:	d041      	beq.n	8009518 <_free_r+0x8c>
 8009494:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009498:	1f0c      	subs	r4, r1, #4
 800949a:	2b00      	cmp	r3, #0
 800949c:	bfb8      	it	lt
 800949e:	18e4      	addlt	r4, r4, r3
 80094a0:	f000 f8e0 	bl	8009664 <__malloc_lock>
 80094a4:	4a1d      	ldr	r2, [pc, #116]	@ (800951c <_free_r+0x90>)
 80094a6:	6813      	ldr	r3, [r2, #0]
 80094a8:	b933      	cbnz	r3, 80094b8 <_free_r+0x2c>
 80094aa:	6063      	str	r3, [r4, #4]
 80094ac:	6014      	str	r4, [r2, #0]
 80094ae:	4628      	mov	r0, r5
 80094b0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80094b4:	f000 b8dc 	b.w	8009670 <__malloc_unlock>
 80094b8:	42a3      	cmp	r3, r4
 80094ba:	d908      	bls.n	80094ce <_free_r+0x42>
 80094bc:	6820      	ldr	r0, [r4, #0]
 80094be:	1821      	adds	r1, r4, r0
 80094c0:	428b      	cmp	r3, r1
 80094c2:	bf01      	itttt	eq
 80094c4:	6819      	ldreq	r1, [r3, #0]
 80094c6:	685b      	ldreq	r3, [r3, #4]
 80094c8:	1809      	addeq	r1, r1, r0
 80094ca:	6021      	streq	r1, [r4, #0]
 80094cc:	e7ed      	b.n	80094aa <_free_r+0x1e>
 80094ce:	461a      	mov	r2, r3
 80094d0:	685b      	ldr	r3, [r3, #4]
 80094d2:	b10b      	cbz	r3, 80094d8 <_free_r+0x4c>
 80094d4:	42a3      	cmp	r3, r4
 80094d6:	d9fa      	bls.n	80094ce <_free_r+0x42>
 80094d8:	6811      	ldr	r1, [r2, #0]
 80094da:	1850      	adds	r0, r2, r1
 80094dc:	42a0      	cmp	r0, r4
 80094de:	d10b      	bne.n	80094f8 <_free_r+0x6c>
 80094e0:	6820      	ldr	r0, [r4, #0]
 80094e2:	4401      	add	r1, r0
 80094e4:	1850      	adds	r0, r2, r1
 80094e6:	4283      	cmp	r3, r0
 80094e8:	6011      	str	r1, [r2, #0]
 80094ea:	d1e0      	bne.n	80094ae <_free_r+0x22>
 80094ec:	6818      	ldr	r0, [r3, #0]
 80094ee:	685b      	ldr	r3, [r3, #4]
 80094f0:	6053      	str	r3, [r2, #4]
 80094f2:	4408      	add	r0, r1
 80094f4:	6010      	str	r0, [r2, #0]
 80094f6:	e7da      	b.n	80094ae <_free_r+0x22>
 80094f8:	d902      	bls.n	8009500 <_free_r+0x74>
 80094fa:	230c      	movs	r3, #12
 80094fc:	602b      	str	r3, [r5, #0]
 80094fe:	e7d6      	b.n	80094ae <_free_r+0x22>
 8009500:	6820      	ldr	r0, [r4, #0]
 8009502:	1821      	adds	r1, r4, r0
 8009504:	428b      	cmp	r3, r1
 8009506:	bf04      	itt	eq
 8009508:	6819      	ldreq	r1, [r3, #0]
 800950a:	685b      	ldreq	r3, [r3, #4]
 800950c:	6063      	str	r3, [r4, #4]
 800950e:	bf04      	itt	eq
 8009510:	1809      	addeq	r1, r1, r0
 8009512:	6021      	streq	r1, [r4, #0]
 8009514:	6054      	str	r4, [r2, #4]
 8009516:	e7ca      	b.n	80094ae <_free_r+0x22>
 8009518:	bd38      	pop	{r3, r4, r5, pc}
 800951a:	bf00      	nop
 800951c:	20004d50 	.word	0x20004d50

08009520 <sbrk_aligned>:
 8009520:	b570      	push	{r4, r5, r6, lr}
 8009522:	4e0f      	ldr	r6, [pc, #60]	@ (8009560 <sbrk_aligned+0x40>)
 8009524:	460c      	mov	r4, r1
 8009526:	6831      	ldr	r1, [r6, #0]
 8009528:	4605      	mov	r5, r0
 800952a:	b911      	cbnz	r1, 8009532 <sbrk_aligned+0x12>
 800952c:	f000 fba4 	bl	8009c78 <_sbrk_r>
 8009530:	6030      	str	r0, [r6, #0]
 8009532:	4621      	mov	r1, r4
 8009534:	4628      	mov	r0, r5
 8009536:	f000 fb9f 	bl	8009c78 <_sbrk_r>
 800953a:	1c43      	adds	r3, r0, #1
 800953c:	d103      	bne.n	8009546 <sbrk_aligned+0x26>
 800953e:	f04f 34ff 	mov.w	r4, #4294967295
 8009542:	4620      	mov	r0, r4
 8009544:	bd70      	pop	{r4, r5, r6, pc}
 8009546:	1cc4      	adds	r4, r0, #3
 8009548:	f024 0403 	bic.w	r4, r4, #3
 800954c:	42a0      	cmp	r0, r4
 800954e:	d0f8      	beq.n	8009542 <sbrk_aligned+0x22>
 8009550:	1a21      	subs	r1, r4, r0
 8009552:	4628      	mov	r0, r5
 8009554:	f000 fb90 	bl	8009c78 <_sbrk_r>
 8009558:	3001      	adds	r0, #1
 800955a:	d1f2      	bne.n	8009542 <sbrk_aligned+0x22>
 800955c:	e7ef      	b.n	800953e <sbrk_aligned+0x1e>
 800955e:	bf00      	nop
 8009560:	20004d4c 	.word	0x20004d4c

08009564 <_malloc_r>:
 8009564:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009568:	1ccd      	adds	r5, r1, #3
 800956a:	f025 0503 	bic.w	r5, r5, #3
 800956e:	3508      	adds	r5, #8
 8009570:	2d0c      	cmp	r5, #12
 8009572:	bf38      	it	cc
 8009574:	250c      	movcc	r5, #12
 8009576:	2d00      	cmp	r5, #0
 8009578:	4606      	mov	r6, r0
 800957a:	db01      	blt.n	8009580 <_malloc_r+0x1c>
 800957c:	42a9      	cmp	r1, r5
 800957e:	d904      	bls.n	800958a <_malloc_r+0x26>
 8009580:	230c      	movs	r3, #12
 8009582:	6033      	str	r3, [r6, #0]
 8009584:	2000      	movs	r0, #0
 8009586:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800958a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8009660 <_malloc_r+0xfc>
 800958e:	f000 f869 	bl	8009664 <__malloc_lock>
 8009592:	f8d8 3000 	ldr.w	r3, [r8]
 8009596:	461c      	mov	r4, r3
 8009598:	bb44      	cbnz	r4, 80095ec <_malloc_r+0x88>
 800959a:	4629      	mov	r1, r5
 800959c:	4630      	mov	r0, r6
 800959e:	f7ff ffbf 	bl	8009520 <sbrk_aligned>
 80095a2:	1c43      	adds	r3, r0, #1
 80095a4:	4604      	mov	r4, r0
 80095a6:	d158      	bne.n	800965a <_malloc_r+0xf6>
 80095a8:	f8d8 4000 	ldr.w	r4, [r8]
 80095ac:	4627      	mov	r7, r4
 80095ae:	2f00      	cmp	r7, #0
 80095b0:	d143      	bne.n	800963a <_malloc_r+0xd6>
 80095b2:	2c00      	cmp	r4, #0
 80095b4:	d04b      	beq.n	800964e <_malloc_r+0xea>
 80095b6:	6823      	ldr	r3, [r4, #0]
 80095b8:	4639      	mov	r1, r7
 80095ba:	4630      	mov	r0, r6
 80095bc:	eb04 0903 	add.w	r9, r4, r3
 80095c0:	f000 fb5a 	bl	8009c78 <_sbrk_r>
 80095c4:	4581      	cmp	r9, r0
 80095c6:	d142      	bne.n	800964e <_malloc_r+0xea>
 80095c8:	6821      	ldr	r1, [r4, #0]
 80095ca:	1a6d      	subs	r5, r5, r1
 80095cc:	4629      	mov	r1, r5
 80095ce:	4630      	mov	r0, r6
 80095d0:	f7ff ffa6 	bl	8009520 <sbrk_aligned>
 80095d4:	3001      	adds	r0, #1
 80095d6:	d03a      	beq.n	800964e <_malloc_r+0xea>
 80095d8:	6823      	ldr	r3, [r4, #0]
 80095da:	442b      	add	r3, r5
 80095dc:	6023      	str	r3, [r4, #0]
 80095de:	f8d8 3000 	ldr.w	r3, [r8]
 80095e2:	685a      	ldr	r2, [r3, #4]
 80095e4:	bb62      	cbnz	r2, 8009640 <_malloc_r+0xdc>
 80095e6:	f8c8 7000 	str.w	r7, [r8]
 80095ea:	e00f      	b.n	800960c <_malloc_r+0xa8>
 80095ec:	6822      	ldr	r2, [r4, #0]
 80095ee:	1b52      	subs	r2, r2, r5
 80095f0:	d420      	bmi.n	8009634 <_malloc_r+0xd0>
 80095f2:	2a0b      	cmp	r2, #11
 80095f4:	d917      	bls.n	8009626 <_malloc_r+0xc2>
 80095f6:	1961      	adds	r1, r4, r5
 80095f8:	42a3      	cmp	r3, r4
 80095fa:	6025      	str	r5, [r4, #0]
 80095fc:	bf18      	it	ne
 80095fe:	6059      	strne	r1, [r3, #4]
 8009600:	6863      	ldr	r3, [r4, #4]
 8009602:	bf08      	it	eq
 8009604:	f8c8 1000 	streq.w	r1, [r8]
 8009608:	5162      	str	r2, [r4, r5]
 800960a:	604b      	str	r3, [r1, #4]
 800960c:	4630      	mov	r0, r6
 800960e:	f000 f82f 	bl	8009670 <__malloc_unlock>
 8009612:	f104 000b 	add.w	r0, r4, #11
 8009616:	1d23      	adds	r3, r4, #4
 8009618:	f020 0007 	bic.w	r0, r0, #7
 800961c:	1ac2      	subs	r2, r0, r3
 800961e:	bf1c      	itt	ne
 8009620:	1a1b      	subne	r3, r3, r0
 8009622:	50a3      	strne	r3, [r4, r2]
 8009624:	e7af      	b.n	8009586 <_malloc_r+0x22>
 8009626:	6862      	ldr	r2, [r4, #4]
 8009628:	42a3      	cmp	r3, r4
 800962a:	bf0c      	ite	eq
 800962c:	f8c8 2000 	streq.w	r2, [r8]
 8009630:	605a      	strne	r2, [r3, #4]
 8009632:	e7eb      	b.n	800960c <_malloc_r+0xa8>
 8009634:	4623      	mov	r3, r4
 8009636:	6864      	ldr	r4, [r4, #4]
 8009638:	e7ae      	b.n	8009598 <_malloc_r+0x34>
 800963a:	463c      	mov	r4, r7
 800963c:	687f      	ldr	r7, [r7, #4]
 800963e:	e7b6      	b.n	80095ae <_malloc_r+0x4a>
 8009640:	461a      	mov	r2, r3
 8009642:	685b      	ldr	r3, [r3, #4]
 8009644:	42a3      	cmp	r3, r4
 8009646:	d1fb      	bne.n	8009640 <_malloc_r+0xdc>
 8009648:	2300      	movs	r3, #0
 800964a:	6053      	str	r3, [r2, #4]
 800964c:	e7de      	b.n	800960c <_malloc_r+0xa8>
 800964e:	230c      	movs	r3, #12
 8009650:	6033      	str	r3, [r6, #0]
 8009652:	4630      	mov	r0, r6
 8009654:	f000 f80c 	bl	8009670 <__malloc_unlock>
 8009658:	e794      	b.n	8009584 <_malloc_r+0x20>
 800965a:	6005      	str	r5, [r0, #0]
 800965c:	e7d6      	b.n	800960c <_malloc_r+0xa8>
 800965e:	bf00      	nop
 8009660:	20004d50 	.word	0x20004d50

08009664 <__malloc_lock>:
 8009664:	4801      	ldr	r0, [pc, #4]	@ (800966c <__malloc_lock+0x8>)
 8009666:	f7ff bef9 	b.w	800945c <__retarget_lock_acquire_recursive>
 800966a:	bf00      	nop
 800966c:	20004d48 	.word	0x20004d48

08009670 <__malloc_unlock>:
 8009670:	4801      	ldr	r0, [pc, #4]	@ (8009678 <__malloc_unlock+0x8>)
 8009672:	f7ff bef4 	b.w	800945e <__retarget_lock_release_recursive>
 8009676:	bf00      	nop
 8009678:	20004d48 	.word	0x20004d48

0800967c <__ssputs_r>:
 800967c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009680:	688e      	ldr	r6, [r1, #8]
 8009682:	461f      	mov	r7, r3
 8009684:	42be      	cmp	r6, r7
 8009686:	680b      	ldr	r3, [r1, #0]
 8009688:	4682      	mov	sl, r0
 800968a:	460c      	mov	r4, r1
 800968c:	4690      	mov	r8, r2
 800968e:	d82d      	bhi.n	80096ec <__ssputs_r+0x70>
 8009690:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8009694:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8009698:	d026      	beq.n	80096e8 <__ssputs_r+0x6c>
 800969a:	6965      	ldr	r5, [r4, #20]
 800969c:	6909      	ldr	r1, [r1, #16]
 800969e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80096a2:	eba3 0901 	sub.w	r9, r3, r1
 80096a6:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80096aa:	1c7b      	adds	r3, r7, #1
 80096ac:	444b      	add	r3, r9
 80096ae:	106d      	asrs	r5, r5, #1
 80096b0:	429d      	cmp	r5, r3
 80096b2:	bf38      	it	cc
 80096b4:	461d      	movcc	r5, r3
 80096b6:	0553      	lsls	r3, r2, #21
 80096b8:	d527      	bpl.n	800970a <__ssputs_r+0x8e>
 80096ba:	4629      	mov	r1, r5
 80096bc:	f7ff ff52 	bl	8009564 <_malloc_r>
 80096c0:	4606      	mov	r6, r0
 80096c2:	b360      	cbz	r0, 800971e <__ssputs_r+0xa2>
 80096c4:	6921      	ldr	r1, [r4, #16]
 80096c6:	464a      	mov	r2, r9
 80096c8:	f7ff fed2 	bl	8009470 <memcpy>
 80096cc:	89a3      	ldrh	r3, [r4, #12]
 80096ce:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80096d2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80096d6:	81a3      	strh	r3, [r4, #12]
 80096d8:	6126      	str	r6, [r4, #16]
 80096da:	6165      	str	r5, [r4, #20]
 80096dc:	444e      	add	r6, r9
 80096de:	eba5 0509 	sub.w	r5, r5, r9
 80096e2:	6026      	str	r6, [r4, #0]
 80096e4:	60a5      	str	r5, [r4, #8]
 80096e6:	463e      	mov	r6, r7
 80096e8:	42be      	cmp	r6, r7
 80096ea:	d900      	bls.n	80096ee <__ssputs_r+0x72>
 80096ec:	463e      	mov	r6, r7
 80096ee:	6820      	ldr	r0, [r4, #0]
 80096f0:	4632      	mov	r2, r6
 80096f2:	4641      	mov	r1, r8
 80096f4:	f000 faa6 	bl	8009c44 <memmove>
 80096f8:	68a3      	ldr	r3, [r4, #8]
 80096fa:	1b9b      	subs	r3, r3, r6
 80096fc:	60a3      	str	r3, [r4, #8]
 80096fe:	6823      	ldr	r3, [r4, #0]
 8009700:	4433      	add	r3, r6
 8009702:	6023      	str	r3, [r4, #0]
 8009704:	2000      	movs	r0, #0
 8009706:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800970a:	462a      	mov	r2, r5
 800970c:	f000 fac4 	bl	8009c98 <_realloc_r>
 8009710:	4606      	mov	r6, r0
 8009712:	2800      	cmp	r0, #0
 8009714:	d1e0      	bne.n	80096d8 <__ssputs_r+0x5c>
 8009716:	6921      	ldr	r1, [r4, #16]
 8009718:	4650      	mov	r0, sl
 800971a:	f7ff feb7 	bl	800948c <_free_r>
 800971e:	230c      	movs	r3, #12
 8009720:	f8ca 3000 	str.w	r3, [sl]
 8009724:	89a3      	ldrh	r3, [r4, #12]
 8009726:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800972a:	81a3      	strh	r3, [r4, #12]
 800972c:	f04f 30ff 	mov.w	r0, #4294967295
 8009730:	e7e9      	b.n	8009706 <__ssputs_r+0x8a>
	...

08009734 <_svfiprintf_r>:
 8009734:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009738:	4698      	mov	r8, r3
 800973a:	898b      	ldrh	r3, [r1, #12]
 800973c:	061b      	lsls	r3, r3, #24
 800973e:	b09d      	sub	sp, #116	@ 0x74
 8009740:	4607      	mov	r7, r0
 8009742:	460d      	mov	r5, r1
 8009744:	4614      	mov	r4, r2
 8009746:	d510      	bpl.n	800976a <_svfiprintf_r+0x36>
 8009748:	690b      	ldr	r3, [r1, #16]
 800974a:	b973      	cbnz	r3, 800976a <_svfiprintf_r+0x36>
 800974c:	2140      	movs	r1, #64	@ 0x40
 800974e:	f7ff ff09 	bl	8009564 <_malloc_r>
 8009752:	6028      	str	r0, [r5, #0]
 8009754:	6128      	str	r0, [r5, #16]
 8009756:	b930      	cbnz	r0, 8009766 <_svfiprintf_r+0x32>
 8009758:	230c      	movs	r3, #12
 800975a:	603b      	str	r3, [r7, #0]
 800975c:	f04f 30ff 	mov.w	r0, #4294967295
 8009760:	b01d      	add	sp, #116	@ 0x74
 8009762:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009766:	2340      	movs	r3, #64	@ 0x40
 8009768:	616b      	str	r3, [r5, #20]
 800976a:	2300      	movs	r3, #0
 800976c:	9309      	str	r3, [sp, #36]	@ 0x24
 800976e:	2320      	movs	r3, #32
 8009770:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8009774:	f8cd 800c 	str.w	r8, [sp, #12]
 8009778:	2330      	movs	r3, #48	@ 0x30
 800977a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8009918 <_svfiprintf_r+0x1e4>
 800977e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8009782:	f04f 0901 	mov.w	r9, #1
 8009786:	4623      	mov	r3, r4
 8009788:	469a      	mov	sl, r3
 800978a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800978e:	b10a      	cbz	r2, 8009794 <_svfiprintf_r+0x60>
 8009790:	2a25      	cmp	r2, #37	@ 0x25
 8009792:	d1f9      	bne.n	8009788 <_svfiprintf_r+0x54>
 8009794:	ebba 0b04 	subs.w	fp, sl, r4
 8009798:	d00b      	beq.n	80097b2 <_svfiprintf_r+0x7e>
 800979a:	465b      	mov	r3, fp
 800979c:	4622      	mov	r2, r4
 800979e:	4629      	mov	r1, r5
 80097a0:	4638      	mov	r0, r7
 80097a2:	f7ff ff6b 	bl	800967c <__ssputs_r>
 80097a6:	3001      	adds	r0, #1
 80097a8:	f000 80a7 	beq.w	80098fa <_svfiprintf_r+0x1c6>
 80097ac:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80097ae:	445a      	add	r2, fp
 80097b0:	9209      	str	r2, [sp, #36]	@ 0x24
 80097b2:	f89a 3000 	ldrb.w	r3, [sl]
 80097b6:	2b00      	cmp	r3, #0
 80097b8:	f000 809f 	beq.w	80098fa <_svfiprintf_r+0x1c6>
 80097bc:	2300      	movs	r3, #0
 80097be:	f04f 32ff 	mov.w	r2, #4294967295
 80097c2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80097c6:	f10a 0a01 	add.w	sl, sl, #1
 80097ca:	9304      	str	r3, [sp, #16]
 80097cc:	9307      	str	r3, [sp, #28]
 80097ce:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80097d2:	931a      	str	r3, [sp, #104]	@ 0x68
 80097d4:	4654      	mov	r4, sl
 80097d6:	2205      	movs	r2, #5
 80097d8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80097dc:	484e      	ldr	r0, [pc, #312]	@ (8009918 <_svfiprintf_r+0x1e4>)
 80097de:	f7f6 fd2f 	bl	8000240 <memchr>
 80097e2:	9a04      	ldr	r2, [sp, #16]
 80097e4:	b9d8      	cbnz	r0, 800981e <_svfiprintf_r+0xea>
 80097e6:	06d0      	lsls	r0, r2, #27
 80097e8:	bf44      	itt	mi
 80097ea:	2320      	movmi	r3, #32
 80097ec:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80097f0:	0711      	lsls	r1, r2, #28
 80097f2:	bf44      	itt	mi
 80097f4:	232b      	movmi	r3, #43	@ 0x2b
 80097f6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80097fa:	f89a 3000 	ldrb.w	r3, [sl]
 80097fe:	2b2a      	cmp	r3, #42	@ 0x2a
 8009800:	d015      	beq.n	800982e <_svfiprintf_r+0xfa>
 8009802:	9a07      	ldr	r2, [sp, #28]
 8009804:	4654      	mov	r4, sl
 8009806:	2000      	movs	r0, #0
 8009808:	f04f 0c0a 	mov.w	ip, #10
 800980c:	4621      	mov	r1, r4
 800980e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009812:	3b30      	subs	r3, #48	@ 0x30
 8009814:	2b09      	cmp	r3, #9
 8009816:	d94b      	bls.n	80098b0 <_svfiprintf_r+0x17c>
 8009818:	b1b0      	cbz	r0, 8009848 <_svfiprintf_r+0x114>
 800981a:	9207      	str	r2, [sp, #28]
 800981c:	e014      	b.n	8009848 <_svfiprintf_r+0x114>
 800981e:	eba0 0308 	sub.w	r3, r0, r8
 8009822:	fa09 f303 	lsl.w	r3, r9, r3
 8009826:	4313      	orrs	r3, r2
 8009828:	9304      	str	r3, [sp, #16]
 800982a:	46a2      	mov	sl, r4
 800982c:	e7d2      	b.n	80097d4 <_svfiprintf_r+0xa0>
 800982e:	9b03      	ldr	r3, [sp, #12]
 8009830:	1d19      	adds	r1, r3, #4
 8009832:	681b      	ldr	r3, [r3, #0]
 8009834:	9103      	str	r1, [sp, #12]
 8009836:	2b00      	cmp	r3, #0
 8009838:	bfbb      	ittet	lt
 800983a:	425b      	neglt	r3, r3
 800983c:	f042 0202 	orrlt.w	r2, r2, #2
 8009840:	9307      	strge	r3, [sp, #28]
 8009842:	9307      	strlt	r3, [sp, #28]
 8009844:	bfb8      	it	lt
 8009846:	9204      	strlt	r2, [sp, #16]
 8009848:	7823      	ldrb	r3, [r4, #0]
 800984a:	2b2e      	cmp	r3, #46	@ 0x2e
 800984c:	d10a      	bne.n	8009864 <_svfiprintf_r+0x130>
 800984e:	7863      	ldrb	r3, [r4, #1]
 8009850:	2b2a      	cmp	r3, #42	@ 0x2a
 8009852:	d132      	bne.n	80098ba <_svfiprintf_r+0x186>
 8009854:	9b03      	ldr	r3, [sp, #12]
 8009856:	1d1a      	adds	r2, r3, #4
 8009858:	681b      	ldr	r3, [r3, #0]
 800985a:	9203      	str	r2, [sp, #12]
 800985c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8009860:	3402      	adds	r4, #2
 8009862:	9305      	str	r3, [sp, #20]
 8009864:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8009928 <_svfiprintf_r+0x1f4>
 8009868:	7821      	ldrb	r1, [r4, #0]
 800986a:	2203      	movs	r2, #3
 800986c:	4650      	mov	r0, sl
 800986e:	f7f6 fce7 	bl	8000240 <memchr>
 8009872:	b138      	cbz	r0, 8009884 <_svfiprintf_r+0x150>
 8009874:	9b04      	ldr	r3, [sp, #16]
 8009876:	eba0 000a 	sub.w	r0, r0, sl
 800987a:	2240      	movs	r2, #64	@ 0x40
 800987c:	4082      	lsls	r2, r0
 800987e:	4313      	orrs	r3, r2
 8009880:	3401      	adds	r4, #1
 8009882:	9304      	str	r3, [sp, #16]
 8009884:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009888:	4824      	ldr	r0, [pc, #144]	@ (800991c <_svfiprintf_r+0x1e8>)
 800988a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800988e:	2206      	movs	r2, #6
 8009890:	f7f6 fcd6 	bl	8000240 <memchr>
 8009894:	2800      	cmp	r0, #0
 8009896:	d036      	beq.n	8009906 <_svfiprintf_r+0x1d2>
 8009898:	4b21      	ldr	r3, [pc, #132]	@ (8009920 <_svfiprintf_r+0x1ec>)
 800989a:	bb1b      	cbnz	r3, 80098e4 <_svfiprintf_r+0x1b0>
 800989c:	9b03      	ldr	r3, [sp, #12]
 800989e:	3307      	adds	r3, #7
 80098a0:	f023 0307 	bic.w	r3, r3, #7
 80098a4:	3308      	adds	r3, #8
 80098a6:	9303      	str	r3, [sp, #12]
 80098a8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80098aa:	4433      	add	r3, r6
 80098ac:	9309      	str	r3, [sp, #36]	@ 0x24
 80098ae:	e76a      	b.n	8009786 <_svfiprintf_r+0x52>
 80098b0:	fb0c 3202 	mla	r2, ip, r2, r3
 80098b4:	460c      	mov	r4, r1
 80098b6:	2001      	movs	r0, #1
 80098b8:	e7a8      	b.n	800980c <_svfiprintf_r+0xd8>
 80098ba:	2300      	movs	r3, #0
 80098bc:	3401      	adds	r4, #1
 80098be:	9305      	str	r3, [sp, #20]
 80098c0:	4619      	mov	r1, r3
 80098c2:	f04f 0c0a 	mov.w	ip, #10
 80098c6:	4620      	mov	r0, r4
 80098c8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80098cc:	3a30      	subs	r2, #48	@ 0x30
 80098ce:	2a09      	cmp	r2, #9
 80098d0:	d903      	bls.n	80098da <_svfiprintf_r+0x1a6>
 80098d2:	2b00      	cmp	r3, #0
 80098d4:	d0c6      	beq.n	8009864 <_svfiprintf_r+0x130>
 80098d6:	9105      	str	r1, [sp, #20]
 80098d8:	e7c4      	b.n	8009864 <_svfiprintf_r+0x130>
 80098da:	fb0c 2101 	mla	r1, ip, r1, r2
 80098de:	4604      	mov	r4, r0
 80098e0:	2301      	movs	r3, #1
 80098e2:	e7f0      	b.n	80098c6 <_svfiprintf_r+0x192>
 80098e4:	ab03      	add	r3, sp, #12
 80098e6:	9300      	str	r3, [sp, #0]
 80098e8:	462a      	mov	r2, r5
 80098ea:	4b0e      	ldr	r3, [pc, #56]	@ (8009924 <_svfiprintf_r+0x1f0>)
 80098ec:	a904      	add	r1, sp, #16
 80098ee:	4638      	mov	r0, r7
 80098f0:	f3af 8000 	nop.w
 80098f4:	1c42      	adds	r2, r0, #1
 80098f6:	4606      	mov	r6, r0
 80098f8:	d1d6      	bne.n	80098a8 <_svfiprintf_r+0x174>
 80098fa:	89ab      	ldrh	r3, [r5, #12]
 80098fc:	065b      	lsls	r3, r3, #25
 80098fe:	f53f af2d 	bmi.w	800975c <_svfiprintf_r+0x28>
 8009902:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009904:	e72c      	b.n	8009760 <_svfiprintf_r+0x2c>
 8009906:	ab03      	add	r3, sp, #12
 8009908:	9300      	str	r3, [sp, #0]
 800990a:	462a      	mov	r2, r5
 800990c:	4b05      	ldr	r3, [pc, #20]	@ (8009924 <_svfiprintf_r+0x1f0>)
 800990e:	a904      	add	r1, sp, #16
 8009910:	4638      	mov	r0, r7
 8009912:	f000 f879 	bl	8009a08 <_printf_i>
 8009916:	e7ed      	b.n	80098f4 <_svfiprintf_r+0x1c0>
 8009918:	0800a080 	.word	0x0800a080
 800991c:	0800a08a 	.word	0x0800a08a
 8009920:	00000000 	.word	0x00000000
 8009924:	0800967d 	.word	0x0800967d
 8009928:	0800a086 	.word	0x0800a086

0800992c <_printf_common>:
 800992c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009930:	4616      	mov	r6, r2
 8009932:	4698      	mov	r8, r3
 8009934:	688a      	ldr	r2, [r1, #8]
 8009936:	690b      	ldr	r3, [r1, #16]
 8009938:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800993c:	4293      	cmp	r3, r2
 800993e:	bfb8      	it	lt
 8009940:	4613      	movlt	r3, r2
 8009942:	6033      	str	r3, [r6, #0]
 8009944:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8009948:	4607      	mov	r7, r0
 800994a:	460c      	mov	r4, r1
 800994c:	b10a      	cbz	r2, 8009952 <_printf_common+0x26>
 800994e:	3301      	adds	r3, #1
 8009950:	6033      	str	r3, [r6, #0]
 8009952:	6823      	ldr	r3, [r4, #0]
 8009954:	0699      	lsls	r1, r3, #26
 8009956:	bf42      	ittt	mi
 8009958:	6833      	ldrmi	r3, [r6, #0]
 800995a:	3302      	addmi	r3, #2
 800995c:	6033      	strmi	r3, [r6, #0]
 800995e:	6825      	ldr	r5, [r4, #0]
 8009960:	f015 0506 	ands.w	r5, r5, #6
 8009964:	d106      	bne.n	8009974 <_printf_common+0x48>
 8009966:	f104 0a19 	add.w	sl, r4, #25
 800996a:	68e3      	ldr	r3, [r4, #12]
 800996c:	6832      	ldr	r2, [r6, #0]
 800996e:	1a9b      	subs	r3, r3, r2
 8009970:	42ab      	cmp	r3, r5
 8009972:	dc26      	bgt.n	80099c2 <_printf_common+0x96>
 8009974:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8009978:	6822      	ldr	r2, [r4, #0]
 800997a:	3b00      	subs	r3, #0
 800997c:	bf18      	it	ne
 800997e:	2301      	movne	r3, #1
 8009980:	0692      	lsls	r2, r2, #26
 8009982:	d42b      	bmi.n	80099dc <_printf_common+0xb0>
 8009984:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8009988:	4641      	mov	r1, r8
 800998a:	4638      	mov	r0, r7
 800998c:	47c8      	blx	r9
 800998e:	3001      	adds	r0, #1
 8009990:	d01e      	beq.n	80099d0 <_printf_common+0xa4>
 8009992:	6823      	ldr	r3, [r4, #0]
 8009994:	6922      	ldr	r2, [r4, #16]
 8009996:	f003 0306 	and.w	r3, r3, #6
 800999a:	2b04      	cmp	r3, #4
 800999c:	bf02      	ittt	eq
 800999e:	68e5      	ldreq	r5, [r4, #12]
 80099a0:	6833      	ldreq	r3, [r6, #0]
 80099a2:	1aed      	subeq	r5, r5, r3
 80099a4:	68a3      	ldr	r3, [r4, #8]
 80099a6:	bf0c      	ite	eq
 80099a8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80099ac:	2500      	movne	r5, #0
 80099ae:	4293      	cmp	r3, r2
 80099b0:	bfc4      	itt	gt
 80099b2:	1a9b      	subgt	r3, r3, r2
 80099b4:	18ed      	addgt	r5, r5, r3
 80099b6:	2600      	movs	r6, #0
 80099b8:	341a      	adds	r4, #26
 80099ba:	42b5      	cmp	r5, r6
 80099bc:	d11a      	bne.n	80099f4 <_printf_common+0xc8>
 80099be:	2000      	movs	r0, #0
 80099c0:	e008      	b.n	80099d4 <_printf_common+0xa8>
 80099c2:	2301      	movs	r3, #1
 80099c4:	4652      	mov	r2, sl
 80099c6:	4641      	mov	r1, r8
 80099c8:	4638      	mov	r0, r7
 80099ca:	47c8      	blx	r9
 80099cc:	3001      	adds	r0, #1
 80099ce:	d103      	bne.n	80099d8 <_printf_common+0xac>
 80099d0:	f04f 30ff 	mov.w	r0, #4294967295
 80099d4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80099d8:	3501      	adds	r5, #1
 80099da:	e7c6      	b.n	800996a <_printf_common+0x3e>
 80099dc:	18e1      	adds	r1, r4, r3
 80099de:	1c5a      	adds	r2, r3, #1
 80099e0:	2030      	movs	r0, #48	@ 0x30
 80099e2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80099e6:	4422      	add	r2, r4
 80099e8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80099ec:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80099f0:	3302      	adds	r3, #2
 80099f2:	e7c7      	b.n	8009984 <_printf_common+0x58>
 80099f4:	2301      	movs	r3, #1
 80099f6:	4622      	mov	r2, r4
 80099f8:	4641      	mov	r1, r8
 80099fa:	4638      	mov	r0, r7
 80099fc:	47c8      	blx	r9
 80099fe:	3001      	adds	r0, #1
 8009a00:	d0e6      	beq.n	80099d0 <_printf_common+0xa4>
 8009a02:	3601      	adds	r6, #1
 8009a04:	e7d9      	b.n	80099ba <_printf_common+0x8e>
	...

08009a08 <_printf_i>:
 8009a08:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009a0c:	7e0f      	ldrb	r7, [r1, #24]
 8009a0e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8009a10:	2f78      	cmp	r7, #120	@ 0x78
 8009a12:	4691      	mov	r9, r2
 8009a14:	4680      	mov	r8, r0
 8009a16:	460c      	mov	r4, r1
 8009a18:	469a      	mov	sl, r3
 8009a1a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8009a1e:	d807      	bhi.n	8009a30 <_printf_i+0x28>
 8009a20:	2f62      	cmp	r7, #98	@ 0x62
 8009a22:	d80a      	bhi.n	8009a3a <_printf_i+0x32>
 8009a24:	2f00      	cmp	r7, #0
 8009a26:	f000 80d1 	beq.w	8009bcc <_printf_i+0x1c4>
 8009a2a:	2f58      	cmp	r7, #88	@ 0x58
 8009a2c:	f000 80b8 	beq.w	8009ba0 <_printf_i+0x198>
 8009a30:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8009a34:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8009a38:	e03a      	b.n	8009ab0 <_printf_i+0xa8>
 8009a3a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8009a3e:	2b15      	cmp	r3, #21
 8009a40:	d8f6      	bhi.n	8009a30 <_printf_i+0x28>
 8009a42:	a101      	add	r1, pc, #4	@ (adr r1, 8009a48 <_printf_i+0x40>)
 8009a44:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8009a48:	08009aa1 	.word	0x08009aa1
 8009a4c:	08009ab5 	.word	0x08009ab5
 8009a50:	08009a31 	.word	0x08009a31
 8009a54:	08009a31 	.word	0x08009a31
 8009a58:	08009a31 	.word	0x08009a31
 8009a5c:	08009a31 	.word	0x08009a31
 8009a60:	08009ab5 	.word	0x08009ab5
 8009a64:	08009a31 	.word	0x08009a31
 8009a68:	08009a31 	.word	0x08009a31
 8009a6c:	08009a31 	.word	0x08009a31
 8009a70:	08009a31 	.word	0x08009a31
 8009a74:	08009bb3 	.word	0x08009bb3
 8009a78:	08009adf 	.word	0x08009adf
 8009a7c:	08009b6d 	.word	0x08009b6d
 8009a80:	08009a31 	.word	0x08009a31
 8009a84:	08009a31 	.word	0x08009a31
 8009a88:	08009bd5 	.word	0x08009bd5
 8009a8c:	08009a31 	.word	0x08009a31
 8009a90:	08009adf 	.word	0x08009adf
 8009a94:	08009a31 	.word	0x08009a31
 8009a98:	08009a31 	.word	0x08009a31
 8009a9c:	08009b75 	.word	0x08009b75
 8009aa0:	6833      	ldr	r3, [r6, #0]
 8009aa2:	1d1a      	adds	r2, r3, #4
 8009aa4:	681b      	ldr	r3, [r3, #0]
 8009aa6:	6032      	str	r2, [r6, #0]
 8009aa8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8009aac:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8009ab0:	2301      	movs	r3, #1
 8009ab2:	e09c      	b.n	8009bee <_printf_i+0x1e6>
 8009ab4:	6833      	ldr	r3, [r6, #0]
 8009ab6:	6820      	ldr	r0, [r4, #0]
 8009ab8:	1d19      	adds	r1, r3, #4
 8009aba:	6031      	str	r1, [r6, #0]
 8009abc:	0606      	lsls	r6, r0, #24
 8009abe:	d501      	bpl.n	8009ac4 <_printf_i+0xbc>
 8009ac0:	681d      	ldr	r5, [r3, #0]
 8009ac2:	e003      	b.n	8009acc <_printf_i+0xc4>
 8009ac4:	0645      	lsls	r5, r0, #25
 8009ac6:	d5fb      	bpl.n	8009ac0 <_printf_i+0xb8>
 8009ac8:	f9b3 5000 	ldrsh.w	r5, [r3]
 8009acc:	2d00      	cmp	r5, #0
 8009ace:	da03      	bge.n	8009ad8 <_printf_i+0xd0>
 8009ad0:	232d      	movs	r3, #45	@ 0x2d
 8009ad2:	426d      	negs	r5, r5
 8009ad4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009ad8:	4858      	ldr	r0, [pc, #352]	@ (8009c3c <_printf_i+0x234>)
 8009ada:	230a      	movs	r3, #10
 8009adc:	e011      	b.n	8009b02 <_printf_i+0xfa>
 8009ade:	6821      	ldr	r1, [r4, #0]
 8009ae0:	6833      	ldr	r3, [r6, #0]
 8009ae2:	0608      	lsls	r0, r1, #24
 8009ae4:	f853 5b04 	ldr.w	r5, [r3], #4
 8009ae8:	d402      	bmi.n	8009af0 <_printf_i+0xe8>
 8009aea:	0649      	lsls	r1, r1, #25
 8009aec:	bf48      	it	mi
 8009aee:	b2ad      	uxthmi	r5, r5
 8009af0:	2f6f      	cmp	r7, #111	@ 0x6f
 8009af2:	4852      	ldr	r0, [pc, #328]	@ (8009c3c <_printf_i+0x234>)
 8009af4:	6033      	str	r3, [r6, #0]
 8009af6:	bf14      	ite	ne
 8009af8:	230a      	movne	r3, #10
 8009afa:	2308      	moveq	r3, #8
 8009afc:	2100      	movs	r1, #0
 8009afe:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8009b02:	6866      	ldr	r6, [r4, #4]
 8009b04:	60a6      	str	r6, [r4, #8]
 8009b06:	2e00      	cmp	r6, #0
 8009b08:	db05      	blt.n	8009b16 <_printf_i+0x10e>
 8009b0a:	6821      	ldr	r1, [r4, #0]
 8009b0c:	432e      	orrs	r6, r5
 8009b0e:	f021 0104 	bic.w	r1, r1, #4
 8009b12:	6021      	str	r1, [r4, #0]
 8009b14:	d04b      	beq.n	8009bae <_printf_i+0x1a6>
 8009b16:	4616      	mov	r6, r2
 8009b18:	fbb5 f1f3 	udiv	r1, r5, r3
 8009b1c:	fb03 5711 	mls	r7, r3, r1, r5
 8009b20:	5dc7      	ldrb	r7, [r0, r7]
 8009b22:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8009b26:	462f      	mov	r7, r5
 8009b28:	42bb      	cmp	r3, r7
 8009b2a:	460d      	mov	r5, r1
 8009b2c:	d9f4      	bls.n	8009b18 <_printf_i+0x110>
 8009b2e:	2b08      	cmp	r3, #8
 8009b30:	d10b      	bne.n	8009b4a <_printf_i+0x142>
 8009b32:	6823      	ldr	r3, [r4, #0]
 8009b34:	07df      	lsls	r7, r3, #31
 8009b36:	d508      	bpl.n	8009b4a <_printf_i+0x142>
 8009b38:	6923      	ldr	r3, [r4, #16]
 8009b3a:	6861      	ldr	r1, [r4, #4]
 8009b3c:	4299      	cmp	r1, r3
 8009b3e:	bfde      	ittt	le
 8009b40:	2330      	movle	r3, #48	@ 0x30
 8009b42:	f806 3c01 	strble.w	r3, [r6, #-1]
 8009b46:	f106 36ff 	addle.w	r6, r6, #4294967295
 8009b4a:	1b92      	subs	r2, r2, r6
 8009b4c:	6122      	str	r2, [r4, #16]
 8009b4e:	f8cd a000 	str.w	sl, [sp]
 8009b52:	464b      	mov	r3, r9
 8009b54:	aa03      	add	r2, sp, #12
 8009b56:	4621      	mov	r1, r4
 8009b58:	4640      	mov	r0, r8
 8009b5a:	f7ff fee7 	bl	800992c <_printf_common>
 8009b5e:	3001      	adds	r0, #1
 8009b60:	d14a      	bne.n	8009bf8 <_printf_i+0x1f0>
 8009b62:	f04f 30ff 	mov.w	r0, #4294967295
 8009b66:	b004      	add	sp, #16
 8009b68:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009b6c:	6823      	ldr	r3, [r4, #0]
 8009b6e:	f043 0320 	orr.w	r3, r3, #32
 8009b72:	6023      	str	r3, [r4, #0]
 8009b74:	4832      	ldr	r0, [pc, #200]	@ (8009c40 <_printf_i+0x238>)
 8009b76:	2778      	movs	r7, #120	@ 0x78
 8009b78:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8009b7c:	6823      	ldr	r3, [r4, #0]
 8009b7e:	6831      	ldr	r1, [r6, #0]
 8009b80:	061f      	lsls	r7, r3, #24
 8009b82:	f851 5b04 	ldr.w	r5, [r1], #4
 8009b86:	d402      	bmi.n	8009b8e <_printf_i+0x186>
 8009b88:	065f      	lsls	r7, r3, #25
 8009b8a:	bf48      	it	mi
 8009b8c:	b2ad      	uxthmi	r5, r5
 8009b8e:	6031      	str	r1, [r6, #0]
 8009b90:	07d9      	lsls	r1, r3, #31
 8009b92:	bf44      	itt	mi
 8009b94:	f043 0320 	orrmi.w	r3, r3, #32
 8009b98:	6023      	strmi	r3, [r4, #0]
 8009b9a:	b11d      	cbz	r5, 8009ba4 <_printf_i+0x19c>
 8009b9c:	2310      	movs	r3, #16
 8009b9e:	e7ad      	b.n	8009afc <_printf_i+0xf4>
 8009ba0:	4826      	ldr	r0, [pc, #152]	@ (8009c3c <_printf_i+0x234>)
 8009ba2:	e7e9      	b.n	8009b78 <_printf_i+0x170>
 8009ba4:	6823      	ldr	r3, [r4, #0]
 8009ba6:	f023 0320 	bic.w	r3, r3, #32
 8009baa:	6023      	str	r3, [r4, #0]
 8009bac:	e7f6      	b.n	8009b9c <_printf_i+0x194>
 8009bae:	4616      	mov	r6, r2
 8009bb0:	e7bd      	b.n	8009b2e <_printf_i+0x126>
 8009bb2:	6833      	ldr	r3, [r6, #0]
 8009bb4:	6825      	ldr	r5, [r4, #0]
 8009bb6:	6961      	ldr	r1, [r4, #20]
 8009bb8:	1d18      	adds	r0, r3, #4
 8009bba:	6030      	str	r0, [r6, #0]
 8009bbc:	062e      	lsls	r6, r5, #24
 8009bbe:	681b      	ldr	r3, [r3, #0]
 8009bc0:	d501      	bpl.n	8009bc6 <_printf_i+0x1be>
 8009bc2:	6019      	str	r1, [r3, #0]
 8009bc4:	e002      	b.n	8009bcc <_printf_i+0x1c4>
 8009bc6:	0668      	lsls	r0, r5, #25
 8009bc8:	d5fb      	bpl.n	8009bc2 <_printf_i+0x1ba>
 8009bca:	8019      	strh	r1, [r3, #0]
 8009bcc:	2300      	movs	r3, #0
 8009bce:	6123      	str	r3, [r4, #16]
 8009bd0:	4616      	mov	r6, r2
 8009bd2:	e7bc      	b.n	8009b4e <_printf_i+0x146>
 8009bd4:	6833      	ldr	r3, [r6, #0]
 8009bd6:	1d1a      	adds	r2, r3, #4
 8009bd8:	6032      	str	r2, [r6, #0]
 8009bda:	681e      	ldr	r6, [r3, #0]
 8009bdc:	6862      	ldr	r2, [r4, #4]
 8009bde:	2100      	movs	r1, #0
 8009be0:	4630      	mov	r0, r6
 8009be2:	f7f6 fb2d 	bl	8000240 <memchr>
 8009be6:	b108      	cbz	r0, 8009bec <_printf_i+0x1e4>
 8009be8:	1b80      	subs	r0, r0, r6
 8009bea:	6060      	str	r0, [r4, #4]
 8009bec:	6863      	ldr	r3, [r4, #4]
 8009bee:	6123      	str	r3, [r4, #16]
 8009bf0:	2300      	movs	r3, #0
 8009bf2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009bf6:	e7aa      	b.n	8009b4e <_printf_i+0x146>
 8009bf8:	6923      	ldr	r3, [r4, #16]
 8009bfa:	4632      	mov	r2, r6
 8009bfc:	4649      	mov	r1, r9
 8009bfe:	4640      	mov	r0, r8
 8009c00:	47d0      	blx	sl
 8009c02:	3001      	adds	r0, #1
 8009c04:	d0ad      	beq.n	8009b62 <_printf_i+0x15a>
 8009c06:	6823      	ldr	r3, [r4, #0]
 8009c08:	079b      	lsls	r3, r3, #30
 8009c0a:	d413      	bmi.n	8009c34 <_printf_i+0x22c>
 8009c0c:	68e0      	ldr	r0, [r4, #12]
 8009c0e:	9b03      	ldr	r3, [sp, #12]
 8009c10:	4298      	cmp	r0, r3
 8009c12:	bfb8      	it	lt
 8009c14:	4618      	movlt	r0, r3
 8009c16:	e7a6      	b.n	8009b66 <_printf_i+0x15e>
 8009c18:	2301      	movs	r3, #1
 8009c1a:	4632      	mov	r2, r6
 8009c1c:	4649      	mov	r1, r9
 8009c1e:	4640      	mov	r0, r8
 8009c20:	47d0      	blx	sl
 8009c22:	3001      	adds	r0, #1
 8009c24:	d09d      	beq.n	8009b62 <_printf_i+0x15a>
 8009c26:	3501      	adds	r5, #1
 8009c28:	68e3      	ldr	r3, [r4, #12]
 8009c2a:	9903      	ldr	r1, [sp, #12]
 8009c2c:	1a5b      	subs	r3, r3, r1
 8009c2e:	42ab      	cmp	r3, r5
 8009c30:	dcf2      	bgt.n	8009c18 <_printf_i+0x210>
 8009c32:	e7eb      	b.n	8009c0c <_printf_i+0x204>
 8009c34:	2500      	movs	r5, #0
 8009c36:	f104 0619 	add.w	r6, r4, #25
 8009c3a:	e7f5      	b.n	8009c28 <_printf_i+0x220>
 8009c3c:	0800a091 	.word	0x0800a091
 8009c40:	0800a0a2 	.word	0x0800a0a2

08009c44 <memmove>:
 8009c44:	4288      	cmp	r0, r1
 8009c46:	b510      	push	{r4, lr}
 8009c48:	eb01 0402 	add.w	r4, r1, r2
 8009c4c:	d902      	bls.n	8009c54 <memmove+0x10>
 8009c4e:	4284      	cmp	r4, r0
 8009c50:	4623      	mov	r3, r4
 8009c52:	d807      	bhi.n	8009c64 <memmove+0x20>
 8009c54:	1e43      	subs	r3, r0, #1
 8009c56:	42a1      	cmp	r1, r4
 8009c58:	d008      	beq.n	8009c6c <memmove+0x28>
 8009c5a:	f811 2b01 	ldrb.w	r2, [r1], #1
 8009c5e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8009c62:	e7f8      	b.n	8009c56 <memmove+0x12>
 8009c64:	4402      	add	r2, r0
 8009c66:	4601      	mov	r1, r0
 8009c68:	428a      	cmp	r2, r1
 8009c6a:	d100      	bne.n	8009c6e <memmove+0x2a>
 8009c6c:	bd10      	pop	{r4, pc}
 8009c6e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8009c72:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8009c76:	e7f7      	b.n	8009c68 <memmove+0x24>

08009c78 <_sbrk_r>:
 8009c78:	b538      	push	{r3, r4, r5, lr}
 8009c7a:	4d06      	ldr	r5, [pc, #24]	@ (8009c94 <_sbrk_r+0x1c>)
 8009c7c:	2300      	movs	r3, #0
 8009c7e:	4604      	mov	r4, r0
 8009c80:	4608      	mov	r0, r1
 8009c82:	602b      	str	r3, [r5, #0]
 8009c84:	f7f7 ff1c 	bl	8001ac0 <_sbrk>
 8009c88:	1c43      	adds	r3, r0, #1
 8009c8a:	d102      	bne.n	8009c92 <_sbrk_r+0x1a>
 8009c8c:	682b      	ldr	r3, [r5, #0]
 8009c8e:	b103      	cbz	r3, 8009c92 <_sbrk_r+0x1a>
 8009c90:	6023      	str	r3, [r4, #0]
 8009c92:	bd38      	pop	{r3, r4, r5, pc}
 8009c94:	20004d44 	.word	0x20004d44

08009c98 <_realloc_r>:
 8009c98:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009c9c:	4607      	mov	r7, r0
 8009c9e:	4614      	mov	r4, r2
 8009ca0:	460d      	mov	r5, r1
 8009ca2:	b921      	cbnz	r1, 8009cae <_realloc_r+0x16>
 8009ca4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009ca8:	4611      	mov	r1, r2
 8009caa:	f7ff bc5b 	b.w	8009564 <_malloc_r>
 8009cae:	b92a      	cbnz	r2, 8009cbc <_realloc_r+0x24>
 8009cb0:	f7ff fbec 	bl	800948c <_free_r>
 8009cb4:	4625      	mov	r5, r4
 8009cb6:	4628      	mov	r0, r5
 8009cb8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009cbc:	f000 f81a 	bl	8009cf4 <_malloc_usable_size_r>
 8009cc0:	4284      	cmp	r4, r0
 8009cc2:	4606      	mov	r6, r0
 8009cc4:	d802      	bhi.n	8009ccc <_realloc_r+0x34>
 8009cc6:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8009cca:	d8f4      	bhi.n	8009cb6 <_realloc_r+0x1e>
 8009ccc:	4621      	mov	r1, r4
 8009cce:	4638      	mov	r0, r7
 8009cd0:	f7ff fc48 	bl	8009564 <_malloc_r>
 8009cd4:	4680      	mov	r8, r0
 8009cd6:	b908      	cbnz	r0, 8009cdc <_realloc_r+0x44>
 8009cd8:	4645      	mov	r5, r8
 8009cda:	e7ec      	b.n	8009cb6 <_realloc_r+0x1e>
 8009cdc:	42b4      	cmp	r4, r6
 8009cde:	4622      	mov	r2, r4
 8009ce0:	4629      	mov	r1, r5
 8009ce2:	bf28      	it	cs
 8009ce4:	4632      	movcs	r2, r6
 8009ce6:	f7ff fbc3 	bl	8009470 <memcpy>
 8009cea:	4629      	mov	r1, r5
 8009cec:	4638      	mov	r0, r7
 8009cee:	f7ff fbcd 	bl	800948c <_free_r>
 8009cf2:	e7f1      	b.n	8009cd8 <_realloc_r+0x40>

08009cf4 <_malloc_usable_size_r>:
 8009cf4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009cf8:	1f18      	subs	r0, r3, #4
 8009cfa:	2b00      	cmp	r3, #0
 8009cfc:	bfbc      	itt	lt
 8009cfe:	580b      	ldrlt	r3, [r1, r0]
 8009d00:	18c0      	addlt	r0, r0, r3
 8009d02:	4770      	bx	lr

08009d04 <_init>:
 8009d04:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009d06:	bf00      	nop
 8009d08:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009d0a:	bc08      	pop	{r3}
 8009d0c:	469e      	mov	lr, r3
 8009d0e:	4770      	bx	lr

08009d10 <_fini>:
 8009d10:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009d12:	bf00      	nop
 8009d14:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009d16:	bc08      	pop	{r3}
 8009d18:	469e      	mov	lr, r3
 8009d1a:	4770      	bx	lr
