
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.105511                       # Number of seconds simulated
sim_ticks                                105511321167                       # Number of ticks simulated
final_tick                               635149038477                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 142109                       # Simulator instruction rate (inst/s)
host_op_rate                                   186657                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                7126912                       # Simulator tick rate (ticks/s)
host_mem_usage                               16903872                       # Number of bytes of host memory used
host_seconds                                 14804.63                       # Real time elapsed on the host
sim_insts                                  2103868287                       # Number of instructions simulated
sim_ops                                    2763385977                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      4095616                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      2315136                       # Number of bytes read from this memory
system.physmem.bytes_read::total              6413824                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3072                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1020416                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1020416                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        31997                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        18087                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 50108                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            7972                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 7972                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        12131                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     38816839                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        16984                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     21942062                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                60788017                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        12131                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        16984                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              29115                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks           9671152                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total                9671152                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks           9671152                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        12131                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     38816839                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        16984                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     21942062                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               70459169                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               253024752                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        21405675                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     17430159                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1916839                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      8798057                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8134914                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2235298                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        86897                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    193713877                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             120500712                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           21405675                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     10370212                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             25472924                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        5737203                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       9526010                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         11850446                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1915656                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    232501708                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.626699                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.993999                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       207028784     89.04%     89.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2727163      1.17%     90.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2140647      0.92%     91.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2312274      0.99%     92.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         1953528      0.84%     92.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1106733      0.48%     93.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          758809      0.33%     93.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1927561      0.83%     94.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        12546209      5.40%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    232501708                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.084599                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.476241                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       191362767                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles     11915942                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         25332615                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       108019                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3782361                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3649032                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6536                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     145430693                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51729                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3782361                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       191618583                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        7964496                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      2791807                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         25185496                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1158953                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     145214200                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents         2876                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        422046                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       568867                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents        45694                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    203199920                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    676802455                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    676802455                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168450697                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        34749214                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        34119                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        18039                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          3605266                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     13983996                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7853452                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       296693                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1690849                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         144703977                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        34119                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        137404054                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        83584                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     20210151                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     41306468                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         1959                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    232501708                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.590981                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.296109                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    174460478     75.04%     75.04% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     24501224     10.54%     85.57% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12388101      5.33%     90.90% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7979787      3.43%     94.33% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      6571668      2.83%     97.16% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2585401      1.11%     98.27% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3184055      1.37%     99.64% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       778692      0.33%     99.98% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        52302      0.02%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    232501708                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         962352     75.40%     75.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     75.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     75.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     75.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     75.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     75.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     75.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     75.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     75.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     75.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     75.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     75.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     75.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     75.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     75.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     75.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     75.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     75.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     75.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     75.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     75.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     75.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     75.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     75.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     75.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     75.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     75.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     75.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     75.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        145073     11.37%     86.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       168970     13.24%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    113912839     82.90%     82.90% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2015570      1.47%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16080      0.01%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     13652911      9.94%     94.32% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7806654      5.68%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     137404054                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.543046                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1276395                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.009289                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    508669795                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    164948944                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    133591858                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     138680449                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       154081                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      1832396                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           60                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          701                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       143886                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          553                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3782361                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        7192703                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       284934                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    144738096                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts         3951                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     13983996                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7853452                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        18039                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        220558                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents        12591                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          701                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1146891                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1065970                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2212861                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    134820364                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     13521033                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2583690                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21327008                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19242232                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7805975                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.532835                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             133593757                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            133591858                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         79386188                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        213672254                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.527979                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.371533                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122466363                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     22281895                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32160                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1941225                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    228719347                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.535444                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.388215                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    178931574     78.23%     78.23% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     23328062     10.20%     88.43% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     10835968      4.74%     93.17% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4819001      2.11%     95.28% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3657707      1.60%     96.88% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1545440      0.68%     97.55% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1532761      0.67%     98.22% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1095904      0.48%     98.70% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2972930      1.30%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    228719347                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122466363                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19861166                       # Number of memory references committed
system.switch_cpus0.commit.loads             12151600                       # Number of loads committed
system.switch_cpus0.commit.membars              16080                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17572811                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110207504                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2420799                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2972930                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           370494675                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          293278923                       # The number of ROB writes
system.switch_cpus0.timesIdled                2868182                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               20523044                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122466363                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.530247                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.530247                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.395218                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.395218                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       609599976                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      184074286                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      138145331                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32160                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               253024752                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        18874129                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     16754023                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1625244                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      9866093                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         9642784                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         1202224                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        46890                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    203161391                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             106822692                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           18874129                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     10845008                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             21607110                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        4980081                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       2300888                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         12425543                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1619792                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    230415709                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.522604                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.772985                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       208808599     90.62%     90.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          982662      0.43%     91.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         1824550      0.79%     91.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         1583397      0.69%     92.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         3197040      1.39%     93.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         3849911      1.67%     95.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          926177      0.40%     95.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          507576      0.22%     96.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         8735797      3.79%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    230415709                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.074594                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.422183                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       201512670                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      3964678                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         21573787                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        22617                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3341956                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      1853618                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         4364                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     120349106                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1320                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3341956                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       201763318                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        2021580                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1156145                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         21338414                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       794288                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     120233070                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents            9                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents         78402                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       511103                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    158834097                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    543736727                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    543736727                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    131274441                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        27559631                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        16599                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         8309                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          2395523                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     20867881                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      3718482                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        66790                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       835126                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         119778979                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        16599                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        113759984                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        72934                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     18117519                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     37911040                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           19                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    230415709                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.493716                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.176793                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    181717180     78.86%     78.86% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     20437953      8.87%     87.73% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     10468839      4.54%     92.28% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      6012988      2.61%     94.89% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      6701852      2.91%     97.80% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3355264      1.46%     99.25% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      1349800      0.59%     99.84% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       311803      0.14%     99.97% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        60030      0.03%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    230415709                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         211453     47.97%     47.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     47.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     47.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     47.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     47.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     47.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     47.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     47.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     47.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     47.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     47.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     47.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     47.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     47.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     47.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     47.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     47.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     47.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     47.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     47.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     47.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     47.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     47.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     47.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     47.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     47.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     47.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     47.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     47.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        162021     36.76%     84.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        67332     15.27%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     89352735     78.54%     78.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       903743      0.79%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         8290      0.01%     79.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     19795799     17.40%     96.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      3699417      3.25%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     113759984                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.449600                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             440806                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.003875                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    458449416                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    137913361                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    111138093                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     114200790                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       201399                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      3476460                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          250                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          264                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       100672                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3341956                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        1411051                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        61811                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    119795578                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts         5305                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     20867881                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      3718482                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         8309                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         32929                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents          549                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          264                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       732359                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       980901                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      1713260                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    112752723                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     19548723                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1007260                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            23248100                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        17417697                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           3699377                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.445619                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             111167987                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            111138093                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         63569910                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        146953160                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.439238                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.432586                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     89357266                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    100731643                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     19066833                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        16580                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1629194                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    227073753                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.443608                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.293585                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    189309798     83.37%     83.37% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     14331782      6.31%     89.68% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     11166232      4.92%     94.60% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      2210689      0.97%     95.57% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      2797009      1.23%     96.80% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       947904      0.42%     97.22% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      4040907      1.78%     99.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       893124      0.39%     99.39% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      1376308      0.61%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    227073753                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     89357266                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     100731643                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              21009225                       # Number of memory references committed
system.switch_cpus1.commit.loads             17391415                       # Number of loads committed
system.switch_cpus1.commit.membars               8290                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          15883030                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         87640575                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      1276979                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      1376308                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           345495921                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          242938989                       # The number of ROB writes
system.switch_cpus1.timesIdled                5367769                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               22609043                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           89357266                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            100731643                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     89357266                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.831608                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.831608                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.353156                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.353156                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       522032802                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      145048317                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      127191691                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         16580                       # number of misc regfile writes
system.l20.replacements                         32007                       # number of replacements
system.l20.tagsinuse                             2048                       # Cycle average of tags in use
system.l20.total_refs                          375890                       # Total number of references to valid blocks.
system.l20.sampled_refs                         34055                       # Sample count of references to valid blocks.
system.l20.avg_refs                         11.037733                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks            0.120043                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     0.483464                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  1690.004218                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data           357.392276                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.000059                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000236                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.825197                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.174508                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        65336                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  65336                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           10557                       # number of Writeback hits
system.l20.Writeback_hits::total                10557                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        65336                       # number of demand (read+write) hits
system.l20.demand_hits::total                   65336                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        65336                       # number of overall hits
system.l20.overall_hits::total                  65336                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        31997                       # number of ReadReq misses
system.l20.ReadReq_misses::total                32007                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        31997                       # number of demand (read+write) misses
system.l20.demand_misses::total                 32007                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        31997                       # number of overall misses
system.l20.overall_misses::total                32007                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      1797943                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   6682449646                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     6684247589                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      1797943                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   6682449646                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      6684247589                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      1797943                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   6682449646                       # number of overall miss cycles
system.l20.overall_miss_latency::total     6684247589                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           10                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        97333                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              97343                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        10557                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            10557                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           10                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        97333                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               97343                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           10                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        97333                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              97343                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.328737                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.328806                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.328737                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.328806                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.328737                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.328806                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 179794.300000                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 208846.130762                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 208837.054051                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 179794.300000                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 208846.130762                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 208837.054051                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 179794.300000                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 208846.130762                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 208837.054051                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                5454                       # number of writebacks
system.l20.writebacks::total                     5454                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        31997                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           32007                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        31997                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            32007                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        31997                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           32007                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      1199549                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   4764383286                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   4765582835                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      1199549                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   4764383286                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   4765582835                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      1199549                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   4764383286                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   4765582835                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.328737                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.328806                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.328737                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.328806                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.328737                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.328806                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 119954.900000                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 148900.937150                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 148891.893492                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 119954.900000                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 148900.937150                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 148891.893492                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 119954.900000                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 148900.937150                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 148891.893492                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         18103                       # number of replacements
system.l21.tagsinuse                             2048                       # Cycle average of tags in use
system.l21.total_refs                          106632                       # Total number of references to valid blocks.
system.l21.sampled_refs                         20151                       # Sample count of references to valid blocks.
system.l21.avg_refs                          5.291648                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks           25.919194                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     1.456918                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  1719.715795                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data           300.908093                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.012656                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000711                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.839705                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.146928                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        27265                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  27265                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            6121                       # number of Writeback hits
system.l21.Writeback_hits::total                 6121                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        27265                       # number of demand (read+write) hits
system.l21.demand_hits::total                   27265                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        27265                       # number of overall hits
system.l21.overall_hits::total                  27265                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        18087                       # number of ReadReq misses
system.l21.ReadReq_misses::total                18101                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        18087                       # number of demand (read+write) misses
system.l21.demand_misses::total                 18101                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        18087                       # number of overall misses
system.l21.overall_misses::total                18101                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      2619976                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   3688615743                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     3691235719                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      2619976                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   3688615743                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      3691235719                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      2619976                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   3688615743                       # number of overall miss cycles
system.l21.overall_miss_latency::total     3691235719                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        45352                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              45366                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         6121                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             6121                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        45352                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               45366                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        45352                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              45366                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.398814                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.398999                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.398814                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.398999                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.398814                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.398999                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 187141.142857                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 203937.399403                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 203924.408541                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 187141.142857                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 203937.399403                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 203924.408541                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 187141.142857                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 203937.399403                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 203924.408541                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                2518                       # number of writebacks
system.l21.writebacks::total                     2518                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        18087                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           18101                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        18087                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            18101                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        18087                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           18101                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      1775493                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   2600002709                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   2601778202                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      1775493                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   2600002709                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   2601778202                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      1775493                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   2600002709                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   2601778202                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.398814                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.398999                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.398814                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.398999                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.398814                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.398999                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 126820.928571                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 143749.804224                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 143736.710789                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 126820.928571                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 143749.804224                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 143736.710789                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 126820.928571                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 143749.804224                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 143736.710789                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               546.991747                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1011858085                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   547                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1849831.965265                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst     9.991747                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          537                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.016012                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.860577                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.876589                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     11850435                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       11850435                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     11850435                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        11850435                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     11850435                       # number of overall hits
system.cpu0.icache.overall_hits::total       11850435                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           11                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            11                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.cpu0.icache.overall_misses::total           11                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      2074272                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2074272                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      2074272                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2074272                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      2074272                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2074272                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     11850446                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     11850446                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     11850446                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     11850446                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     11850446                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     11850446                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 188570.181818                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 188570.181818                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 188570.181818                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 188570.181818                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 188570.181818                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 188570.181818                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            1                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            1                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      1880943                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      1880943                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      1880943                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      1880943                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      1880943                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      1880943                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 188094.300000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 188094.300000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 188094.300000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 188094.300000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 188094.300000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 188094.300000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 97333                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               190997153                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 97589                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               1957.158624                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.597529                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.402471                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.916397                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.083603                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10411878                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10411878                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7677222                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7677222                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17480                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17480                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16080                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16080                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     18089100                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        18089100                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     18089100                       # number of overall hits
system.cpu0.dcache.overall_hits::total       18089100                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       402445                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       402445                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           90                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           90                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       402535                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        402535                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       402535                       # number of overall misses
system.cpu0.dcache.overall_misses::total       402535                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  46728615070                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  46728615070                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      9766708                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      9766708                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  46738381778                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  46738381778                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  46738381778                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  46738381778                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     10814323                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     10814323                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7677312                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7677312                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17480                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17480                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16080                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16080                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     18491635                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     18491635                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     18491635                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     18491635                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.037214                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.037214                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000012                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000012                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.021768                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.021768                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.021768                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.021768                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 116111.804271                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 116111.804271                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 108518.977778                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 108518.977778                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 116110.106644                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 116110.106644                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 116110.106644                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 116110.106644                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        10557                       # number of writebacks
system.cpu0.dcache.writebacks::total            10557                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       305112                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       305112                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           90                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           90                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       305202                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       305202                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       305202                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       305202                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        97333                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        97333                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        97333                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        97333                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        97333                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        97333                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data  11250010990                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  11250010990                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data  11250010990                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  11250010990                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data  11250010990                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  11250010990                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.009000                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.009000                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005264                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005264                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.005264                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005264                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 115582.700523                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 115582.700523                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 115582.700523                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 115582.700523                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 115582.700523                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 115582.700523                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               540.554029                       # Cycle average of tags in use
system.cpu1.icache.total_refs               926968660                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   541                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1713435.600739                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.554029                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          527                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.021721                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.844551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.866272                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12425526                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12425526                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12425526                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12425526                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12425526                       # number of overall hits
system.cpu1.icache.overall_hits::total       12425526                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           17                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           17                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           17                       # number of overall misses
system.cpu1.icache.overall_misses::total           17                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      3284169                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      3284169                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      3284169                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      3284169                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      3284169                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      3284169                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12425543                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12425543                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12425543                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12425543                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12425543                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12425543                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 193186.411765                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 193186.411765                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 193186.411765                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 193186.411765                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 193186.411765                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 193186.411765                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            3                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2736176                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2736176                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2736176                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2736176                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2736176                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2736176                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 195441.142857                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 195441.142857                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 195441.142857                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 195441.142857                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 195441.142857                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 195441.142857                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 45352                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               227773553                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 45608                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4994.157889                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   208.024273                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    47.975727                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.812595                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.187405                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     17827003                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       17827003                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      3601181                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       3601181                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         8311                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         8311                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         8290                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         8290                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     21428184                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        21428184                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     21428184                       # number of overall hits
system.cpu1.dcache.overall_hits::total       21428184                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       176221                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       176221                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       176221                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        176221                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       176221                       # number of overall misses
system.cpu1.dcache.overall_misses::total       176221                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  24273019984                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  24273019984                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  24273019984                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  24273019984                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  24273019984                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  24273019984                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     18003224                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     18003224                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      3601181                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      3601181                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         8311                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         8311                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         8290                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         8290                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     21604405                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     21604405                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     21604405                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     21604405                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009788                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009788                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008157                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008157                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008157                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008157                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 137741.926240                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 137741.926240                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 137741.926240                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 137741.926240                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 137741.926240                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 137741.926240                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         6121                       # number of writebacks
system.cpu1.dcache.writebacks::total             6121                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       130869                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       130869                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       130869                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       130869                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       130869                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       130869                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        45352                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        45352                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        45352                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        45352                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        45352                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        45352                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   5616910734                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   5616910734                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   5616910734                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   5616910734                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   5616910734                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   5616910734                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002519                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002519                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002099                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002099                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002099                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002099                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 123851.445008                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 123851.445008                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 123851.445008                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 123851.445008                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 123851.445008                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 123851.445008                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
