
---------- Begin Simulation Statistics ----------
final_tick                               2541788967500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 196466                       # Simulator instruction rate (inst/s)
host_mem_usage                                 746816                       # Number of bytes of host memory used
host_op_rate                                   196465                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    21.35                       # Real time elapsed on the host
host_tick_rate                              551602684                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     4195373                       # Number of instructions simulated
sim_ops                                       4195373                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.011779                       # Number of seconds simulated
sim_ticks                                 11779122500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             47.226553                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  363814                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               770359                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2567                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             73396                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            836188                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              50251                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          239677                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           189426                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1008418                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   63366                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        26130                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4195373                       # Number of instructions committed
system.cpu.committedOps                       4195373                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.612045                       # CPI: cycles per instruction
system.cpu.discardedOps                        194201                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   607798                       # DTB accesses
system.cpu.dtb.data_acv                           131                       # DTB access violations
system.cpu.dtb.data_hits                      1452544                       # DTB hits
system.cpu.dtb.data_misses                       7604                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   406263                       # DTB read accesses
system.cpu.dtb.read_acv                            43                       # DTB read access violations
system.cpu.dtb.read_hits                       849985                       # DTB read hits
system.cpu.dtb.read_misses                       6813                       # DTB read misses
system.cpu.dtb.write_accesses                  201535                       # DTB write accesses
system.cpu.dtb.write_acv                           88                       # DTB write access violations
system.cpu.dtb.write_hits                      602559                       # DTB write hits
system.cpu.dtb.write_misses                       791                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions               18027                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3388420                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1031346                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           659313                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        16688761                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.178188                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                  938715                       # ITB accesses
system.cpu.itb.fetch_acv                         1543                       # ITB acv
system.cpu.itb.fetch_hits                      932524                       # ITB hits
system.cpu.itb.fetch_misses                      6191                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   574      9.47%      9.47% # number of callpals executed
system.cpu.kern.callpal::tbi                       25      0.41%      9.88% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4197     69.26%     79.14% # number of callpals executed
system.cpu.kern.callpal::rdps                      48      0.79%     79.93% # number of callpals executed
system.cpu.kern.callpal::wrusp                      4      0.07%     80.00% # number of callpals executed
system.cpu.kern.callpal::rdusp                      3      0.05%     80.05% # number of callpals executed
system.cpu.kern.callpal::rti                      896     14.79%     94.83% # number of callpals executed
system.cpu.kern.callpal::callsys                  235      3.88%     98.71% # number of callpals executed
system.cpu.kern.callpal::imb                       78      1.29%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   6060                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      14403                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        9                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     2423     47.42%     47.42% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       5      0.10%     47.51% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      12      0.23%     47.75% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2670     52.25%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5110                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      2410     49.82%     49.82% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        5      0.10%     49.93% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       12      0.25%     50.18% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     2410     49.82%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  4837                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              10873647000     92.28%     92.28% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 9220000      0.08%     92.36% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                17608500      0.15%     92.51% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               883043500      7.49%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          11783519000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.994635                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.902622                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.946575                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 870                      
system.cpu.kern.mode_good::user                   870                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              1470                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 870                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.591837                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.743590                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         7977227000     67.70%     67.70% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           3806292000     32.30%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      574                       # number of times the context was actually changed
system.cpu.numCycles                         23544621                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         9                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               85424      2.04%      2.04% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2541058     60.57%     62.60% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3673      0.09%     62.69% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     62.69% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  8286      0.20%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                  1593      0.04%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::MemRead                 839228     20.00%     82.93% # Class of committed instruction
system.cpu.op_class_0::MemWrite                592572     14.12%     97.06% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              9988      0.24%     97.29% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             8788      0.21%     97.50% # Class of committed instruction
system.cpu.op_class_0::IprAccess               104763      2.50%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4195373                       # Class of committed instruction
system.cpu.quiesceCycles                        13624                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         6855860                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                    12288                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          3                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          432                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       155186                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        311975                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 2541788967500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 2541788967500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide          195                       # number of demand (read+write) misses
system.iocache.demand_misses::total               195                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide          195                       # number of overall misses
system.iocache.overall_misses::total              195                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide     22787456                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     22787456                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide     22787456                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     22787456                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide          195                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             195                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide          195                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            195                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 116858.748718                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 116858.748718                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 116858.748718                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 116858.748718                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks            176                       # number of writebacks
system.iocache.writebacks::total                  176                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide          195                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          195                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide          195                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          195                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide     13026481                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     13026481                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide     13026481                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     13026481                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 66802.466667                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 66802.466667                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 66802.466667                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 66802.466667                       # average overall mshr miss latency
system.iocache.replacements                       179                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide            3                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                3                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide            3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide       116499                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total       116499                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide        66499                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total        66499                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide     22437959                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total     22437959                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 116864.369792                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 116864.369792                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide     12826984                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total     12826984                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 66807.208333                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 66807.208333                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 2541788967500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                3.292681                       # Cycle average of tags in use
system.iocache.tags.total_refs                    179                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  179                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         2539363834000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide     3.292681                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide     0.205793                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.205793                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 1755                       # Number of tag accesses
system.iocache.tags.data_accesses                1755                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 2541788967500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 108                       # Transaction distribution
system.membus.trans_dist::ReadResp             127719                       # Transaction distribution
system.membus.trans_dist::WriteReq                 99                       # Transaction distribution
system.membus.trans_dist::WriteResp                99                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        34844                       # Transaction distribution
system.membus.trans_dist::WritebackClean        86171                       # Transaction distribution
system.membus.trans_dist::CleanEvict            34149                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               15                       # Transaction distribution
system.membus.trans_dist::ReadExReq             28991                       # Transaction distribution
system.membus.trans_dist::ReadExResp            28991                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          86761                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         40852                       # Transaction distribution
system.membus.trans_dist::BadAddressError            2                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           192                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       259630                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       259630                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          414                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       208505                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       208923                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 468927                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     11063616                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     11063616                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave          433                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      6688384                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      6688817                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                17763697                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               66                       # Total snoops (count)
system.membus.snoopTraffic                       4224                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            157018                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.002758                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.052441                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  156585     99.72%     99.72% # Request fanout histogram
system.membus.snoop_fanout::1                     433      0.28%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              157018                       # Request fanout histogram
system.membus.reqLayer0.occupancy              352500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           818567028                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               6.9                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                3000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy              17997                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          375711500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.2                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 2541788967500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          459980000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 2541788967500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 2541788967500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 2541788967500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 2541788967500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 2541788967500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 2541788967500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 2541788967500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 2541788967500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 2541788967500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 2541788967500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 2541788967500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 2541788967500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 2541788967500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 2541788967500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 2541788967500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 2541788967500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 2541788967500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 2541788967500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 2541788967500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 2541788967500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 2541788967500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 2541788967500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 2541788967500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 2541788967500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 2541788967500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 2541788967500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 2541788967500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2541788967500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        5548672                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4469632                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10018304                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      5548672                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5548672                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2230016                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2230016                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           86698                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           69838                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              156536                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        34844                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              34844                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         471059877                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         379453733                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             850513610                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    471059877                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        471059877                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      189319366                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            189319366                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      189319366                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        471059877                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        379453733                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1039832976                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    118602.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     76886.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     69310.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000131316500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7302                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7302                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              405480                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             111363                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      156536                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     120805                       # Number of write requests accepted
system.mem_ctrls.readBursts                    156536                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   120805                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  10340                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2203                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8770                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6751                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              9754                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7151                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8392                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10076                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8437                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8679                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             11759                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9274                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10539                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            11973                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8872                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13487                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5496                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6786                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7057                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4576                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8331                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              7975                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7722                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9824                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7208                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6885                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10506                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8434                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             7827                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8027                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5449                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             9943                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3153                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5660                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.72                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   1998813500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  730980000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4739988500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13672.15                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32422.15                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   103528                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   80023                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.81                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.47                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                156536                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               120805                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  133852                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   12043                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     301                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    640                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    743                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6640                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7316                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7419                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7386                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7403                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7487                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7375                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7386                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7387                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7417                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7355                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7360                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7332                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7311                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7306                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7303                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        81211                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    208.636958                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   140.357069                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   225.249634                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        34311     42.25%     42.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        24243     29.85%     72.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        10029     12.35%     84.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4543      5.59%     90.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2329      2.87%     92.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1393      1.72%     94.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          987      1.22%     95.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          560      0.69%     96.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2816      3.47%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        81211                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7302                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      20.020268                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.411512                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.690974                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           1316     18.02%     18.02% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          5518     75.57%     93.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           275      3.77%     97.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            93      1.27%     98.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            37      0.51%     99.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            23      0.31%     99.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           13      0.18%     99.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127            7      0.10%     99.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143           10      0.14%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            7      0.10%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::400-415            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7302                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7302                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.238976                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.223485                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.742214                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6529     89.41%     89.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               98      1.34%     90.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              452      6.19%     96.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              153      2.10%     99.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               66      0.90%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                4      0.05%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7302                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9356544                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  661760                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7588928                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10018304                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7731520                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       794.33                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       644.27                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    850.51                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    656.37                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.24                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.21                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.03                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   11779117500                       # Total gap between requests
system.mem_ctrls.avgGap                      42471.61                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      4920704                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4435840                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7588928                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 417747926.469055771828                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 376584928.121767997742                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 644269384.243181109428                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        86698                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        69838                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       120805                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2499144000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2240844500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 289715637250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28825.86                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32086.32                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2398208.99                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.32                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            313131840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            166406955                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           558248040                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          307974780                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     929335680.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5154776760                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        182318400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7612192455                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        646.244443                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    422214750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    393120000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  10963787750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            266793240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            141788790                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           485591400                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          310997160                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     929335680.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       5108452860                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        221328000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         7464287130                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        633.687877                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    522833000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    393120000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  10863169500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 2541788967500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  111                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 111                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 291                       # Transaction distribution
system.iobus.trans_dist::WriteResp                291                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           46                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          414                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     804                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          184                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           48                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio           98                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           81                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          433                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    12745                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                48000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                10500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy              198000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              315000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy             1002456                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              141000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              137500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               15500                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                  18                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples             9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev          300000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total               9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     11771922500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED      7200000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2541788967500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1608784                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1608784                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1608784                       # number of overall hits
system.cpu.icache.overall_hits::total         1608784                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        86762                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          86762                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        86762                       # number of overall misses
system.cpu.icache.overall_misses::total         86762                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   5337952500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   5337952500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   5337952500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   5337952500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1695546                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1695546                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1695546                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1695546                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.051171                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.051171                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.051171                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.051171                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61524.083124                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61524.083124                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61524.083124                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61524.083124                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        86171                       # number of writebacks
system.cpu.icache.writebacks::total             86171                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        86762                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        86762                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        86762                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        86762                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   5251191500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   5251191500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   5251191500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   5251191500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.051171                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.051171                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.051171                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.051171                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60524.094650                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60524.094650                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60524.094650                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60524.094650                       # average overall mshr miss latency
system.cpu.icache.replacements                  86171                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1608784                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1608784                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        86762                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         86762                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   5337952500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   5337952500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1695546                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1695546                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.051171                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.051171                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61524.083124                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61524.083124                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        86762                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        86762                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   5251191500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   5251191500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.051171                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.051171                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60524.094650                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60524.094650                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2541788967500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           509.800613                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1630573                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             86249                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             18.905413                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      2530009922000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   509.800613                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995704                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995704                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           81                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           43                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          384                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3477853                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3477853                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2541788967500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1313312                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1313312                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1313312                       # number of overall hits
system.cpu.dcache.overall_hits::total         1313312                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       105652                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         105652                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       105652                       # number of overall misses
system.cpu.dcache.overall_misses::total        105652                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6768297000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6768297000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6768297000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6768297000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1418964                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1418964                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1418964                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1418964                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.074457                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.074457                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.074457                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.074457                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64062.175823                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64062.175823                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64062.175823                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64062.175823                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        34668                       # number of writebacks
system.cpu.dcache.writebacks::total             34668                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        36698                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        36698                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        36698                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        36698                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        68954                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        68954                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        68954                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        68954                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          207                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          207                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4387386000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4387386000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4387386000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4387386000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     21606000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     21606000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.048595                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.048595                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.048595                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.048595                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 63627.722830                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63627.722830                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 63627.722830                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63627.722830                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 104376.811594                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 104376.811594                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  68814                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       782437                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          782437                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        49179                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         49179                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3288993500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3288993500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       831616                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       831616                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.059137                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.059137                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 66878.006873                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 66878.006873                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         9229                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         9229                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        39950                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        39950                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2665727500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2665727500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     21606000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     21606000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.048039                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.048039                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66726.595745                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66726.595745                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 200055.555556                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 200055.555556                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       530875                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         530875                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        56473                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        56473                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3479303500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3479303500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       587348                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       587348                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.096149                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.096149                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61610.034884                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61610.034884                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        27469                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        27469                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        29004                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        29004                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data           99                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total           99                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1721658500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1721658500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.049381                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.049381                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59359.346987                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59359.346987                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        10278                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        10278                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          901                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          901                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     63742000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     63742000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        11179                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        11179                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.080598                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.080598                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 70745.837958                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 70745.837958                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          901                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          901                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     62841000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     62841000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.080598                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.080598                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 69745.837958                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 69745.837958                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        11113                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        11113                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        11113                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        11113                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2541788967500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1002.444205                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1379830                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             68814                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             20.051588                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      2530009991000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1002.444205                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.978949                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.978949                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           47                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          726                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          251                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2952350                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2952350                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2944344027000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 287987                       # Simulator instruction rate (inst/s)
host_mem_usage                                 755008                       # Number of bytes of host memory used
host_op_rate                                   287986                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1772.43                       # Real time elapsed on the host
host_tick_rate                              225843194                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   510436987                       # Number of instructions simulated
sim_ops                                     510436987                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.400292                       # Number of seconds simulated
sim_ticks                                400292107500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             57.535023                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                23096075                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             40142636                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               5543                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect           3146386                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          35760608                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             160330                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          921606                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           761276                       # Number of indirect misses.
system.cpu.branchPred.lookups                44351557                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  789051                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        59367                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   505498708                       # Number of instructions committed
system.cpu.committedOps                     505498708                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.582675                       # CPI: cycles per instruction
system.cpu.discardedOps                      16079630                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                112394353                       # DTB accesses
system.cpu.dtb.data_acv                            42                       # DTB access violations
system.cpu.dtb.data_hits                    115164962                       # DTB hits
system.cpu.dtb.data_misses                     102610                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                 96940788                       # DTB read accesses
system.cpu.dtb.read_acv                            13                       # DTB read access violations
system.cpu.dtb.read_hits                     98423211                       # DTB read hits
system.cpu.dtb.read_misses                     100297                       # DTB read misses
system.cpu.dtb.write_accesses                15453565                       # DTB write accesses
system.cpu.dtb.write_acv                           29                       # DTB write access violations
system.cpu.dtb.write_hits                    16741751                       # DTB write hits
system.cpu.dtb.write_misses                      2313                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions           204878582                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions          238109767                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions         113543370                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         17196485                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                       108257631                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.631842                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                97908241                       # ITB accesses
system.cpu.itb.fetch_acv                          394                       # ITB acv
system.cpu.itb.fetch_hits                    96671657                       # ITB hits
system.cpu.itb.fetch_misses                   1236584                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   333      0.91%      0.91% # number of callpals executed
system.cpu.kern.callpal::tbi                       10      0.03%      0.94% # number of callpals executed
system.cpu.kern.callpal::swpipl                 20725     56.81%     57.75% # number of callpals executed
system.cpu.kern.callpal::rdps                    1486      4.07%     61.83% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.00%     61.83% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.00%     61.83% # number of callpals executed
system.cpu.kern.callpal::rti                     2164      5.93%     67.77% # number of callpals executed
system.cpu.kern.callpal::callsys                  881      2.42%     70.18% # number of callpals executed
system.cpu.kern.callpal::imb                        4      0.01%     70.19% # number of callpals executed
system.cpu.kern.callpal::rdunique               10873     29.81%    100.00% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.00%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                  36479                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      43821                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                      360                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     7940     33.89%     33.89% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                     130      0.55%     34.45% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     410      1.75%     36.20% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                   14948     63.80%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                23428                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      7923     48.35%     48.35% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                      130      0.79%     49.14% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      410      2.50%     51.64% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     7924     48.36%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                 16387                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             389248555000     97.24%     97.24% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21               237133000      0.06%     97.30% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               367983500      0.09%     97.39% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31             10441257000      2.61%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         400294928500                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.997859                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.530104                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.699462                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                2000                      
system.cpu.kern.mode_good::user                  1997                      
system.cpu.kern.mode_good::idle                     2                      
system.cpu.kern.mode_switch::kernel              2494                       # number of protection mode switches
system.cpu.kern.mode_switch::user                1997                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   4                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.801925                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle       0.500000                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.889655                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        31458678500      7.86%      7.86% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user         368751471500     92.12%     99.98% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle             76991000      0.02%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      333                       # number of times the context was actually changed
system.cpu.numCycles                        800040088                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       360                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass             2114312      0.42%      0.42% # Class of committed instruction
system.cpu.op_class_0::IntAlu               220243586     43.57%     43.99% # Class of committed instruction
system.cpu.op_class_0::IntMult                3707540      0.73%     44.72% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     44.72% # Class of committed instruction
system.cpu.op_class_0::FloatAdd              86511520     17.11%     61.84% # Class of committed instruction
system.cpu.op_class_0::FloatCmp               2764738      0.55%     62.38% # Class of committed instruction
system.cpu.op_class_0::FloatCvt              33374500      6.60%     68.98% # Class of committed instruction
system.cpu.op_class_0::FloatMult             46872862      9.27%     78.26% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     78.26% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                548981      0.11%     78.37% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     78.37% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt               221576      0.04%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::MemRead               62837531     12.43%     90.84% # Class of committed instruction
system.cpu.op_class_0::MemWrite              12713328      2.52%     93.36% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead          29375698      5.81%     99.17% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite          4023205      0.80%     99.96% # Class of committed instruction
system.cpu.op_class_0::IprAccess               189331      0.04%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                505498708                       # Class of committed instruction
system.cpu.quiesceCycles                       544127                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                       691782457                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                  4558848                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                 541                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                        572                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          307                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1082221                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       2164172                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 402555059500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 402555059500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide        71431                       # number of demand (read+write) misses
system.iocache.demand_misses::total             71431                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide        71431                       # number of overall misses
system.iocache.overall_misses::total            71431                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide   8432550362                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   8432550362                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide   8432550362                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   8432550362                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide        71431                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           71431                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide        71431                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          71431                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 118051.691310                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 118051.691310                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 118051.691310                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 118051.691310                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs           787                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                   21                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs    37.476190                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks          71232                       # number of writebacks
system.iocache.writebacks::total                71232                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide        71431                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        71431                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide        71431                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        71431                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide   4856916050                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   4856916050                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide   4856916050                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   4856916050                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67994.512887                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67994.512887                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67994.512887                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67994.512887                       # average overall mshr miss latency
system.iocache.replacements                     71431                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide          199                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              199                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide     22998879                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total     22998879                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide          199                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            199                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 115572.256281                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 115572.256281                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide          199                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total          199                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide     13048879                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total     13048879                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 65572.256281                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 65572.256281                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide        71232                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        71232                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide   8409551483                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   8409551483                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide        71232                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        71232                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 118058.618079                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 118058.618079                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide        71232                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        71232                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide   4843867171                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   4843867171                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 68001.279916                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 68001.279916                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 402555059500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                  71447                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                71447                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               642879                       # Number of tag accesses
system.iocache.tags.data_accesses              642879                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 402555059500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                1648                       # Transaction distribution
system.membus.trans_dist::ReadResp             797652                       # Transaction distribution
system.membus.trans_dist::WriteReq               2667                       # Transaction distribution
system.membus.trans_dist::WriteResp              2667                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       310537                       # Transaction distribution
system.membus.trans_dist::WritebackClean       570516                       # Transaction distribution
system.membus.trans_dist::CleanEvict           200899                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               42                       # Transaction distribution
system.membus.trans_dist::ReadExReq            214717                       # Transaction distribution
system.membus.trans_dist::ReadExResp           214717                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         570518                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        225487                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         71232                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port       142862                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total       142862                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port      1711550                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total      1711550                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         8630                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      1320057                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      1328687                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                3183099                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      4558848                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      4558848                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     73026048                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     73026048                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave        10926                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port     43475840                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total     43486766                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               121071662                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              200                       # Total snoops (count)
system.membus.snoopTraffic                      12800                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1086311                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000279                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.016699                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1086008     99.97%     99.97% # Request fanout histogram
system.membus.snoop_fanout::1                     303      0.03%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             1086311                       # Request fanout histogram
system.membus.reqLayer0.occupancy             8231500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          5829465805                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy            1116629                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy         2361075249                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.6                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 402555059500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy         3017490498                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.8                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 402555059500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 402555059500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 402555059500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 402555059500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 402555059500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 402555059500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 402555059500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 402555059500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 402555059500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 402555059500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 402555059500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 402555059500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 402555059500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 402555059500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 402555059500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 402555059500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 402555059500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 402555059500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 402555059500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 402555059500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 402555059500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 402555059500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 402555059500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 402555059500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 402555059500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 402555059500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 402555059500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 402555059500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst       36513024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       28160320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           64673344                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst     36513024                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      36513024                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     19874368                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        19874368                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst          570516                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          440005                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1010521                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       310537                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             310537                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          91215948                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          70349426                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             161565374                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     91215948                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         91215948                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       49649662                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             49649662                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       49649662                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         91215948                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         70349426                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            211215036                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    878129.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples    524391.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    435266.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001473646500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        53464                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        53464                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             2776722                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             826916                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1010522                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     880996                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1010522                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   880996                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  50865                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2867                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             57528                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             36405                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             51612                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             48502                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             69754                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             59820                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            105773                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             49225                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            107394                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             38317                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            63876                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            59463                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            51637                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            54568                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            55795                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            49988                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             52543                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             28004                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             46972                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             49666                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             67130                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             57204                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            102796                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             45696                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            106270                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             38142                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            57050                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            47877                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            46978                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            48709                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            44308                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            38789                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.98                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  11581836500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 4798285000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             29575405250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     12068.73                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                30818.73                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       224                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   712440                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  676333                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 74.24                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                77.02                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1010522                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               880996                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  916043                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   42465                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1149                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   8471                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   9026                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  46136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  49147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  49622                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  49597                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  49625                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  50295                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  50232                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  51090                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  52373                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  53338                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  52684                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  52894                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  53024                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  53308                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  53905                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  54237                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   3335                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   2953                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   2814                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   2467                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   2341                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1983                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1812                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1774                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1552                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   1449                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   1366                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   1331                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   1100                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   1068                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    967                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    994                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    828                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    820                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    777                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    725                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    694                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    675                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    661                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    586                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    597                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    626                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    549                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    506                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    510                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    555                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    710                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       449016                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    261.944091                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   164.804259                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   286.599125                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       159399     35.50%     35.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       143585     31.98%     67.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        48662     10.84%     78.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        25388      5.65%     83.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        14925      3.32%     87.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         8548      1.90%     89.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         6840      1.52%     90.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         4635      1.03%     91.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        37034      8.25%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       449016                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        53464                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      17.949667                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     14.133155                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     15.019647                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31          49449     92.49%     92.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63          3427      6.41%     98.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95           416      0.78%     99.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127           59      0.11%     99.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159           68      0.13%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191            9      0.02%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223            3      0.01%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255            2      0.00%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287            6      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319            4      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351            3      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-383            4      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-415            1      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-447            1      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-479            2      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::480-511            1      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543            3      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::544-575            2      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-607            3      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-671            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         53464                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        53464                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.424772                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.400301                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.936866                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            42782     80.02%     80.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1366      2.55%     82.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             7772     14.54%     97.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              854      1.60%     98.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              459      0.86%     99.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              114      0.21%     99.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               67      0.13%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               19      0.04%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                6      0.01%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               11      0.02%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                8      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                3      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         53464                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               61418048                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 3255360                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                56200576                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                64673408                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             56383744                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       153.43                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       140.40                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    161.57                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    140.86                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.30                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.20                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.10                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  400292110500                       # Total gap between requests
system.mem_ctrls.avgGap                     211624.80                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst     33561024                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     27857024                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     56200576                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 83841333.294336810708                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 69591739.327510967851                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 140398911.062716871500                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst       570517                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       440005                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       880996                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst  16166678250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  13408727000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 9610652224750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28336.89                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     30474.03                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  10908848.88                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    75.57                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           1653359820                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            878762610                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          3434782680                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         2234906460                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     31598642400.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     103663523670                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      66417796320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       209881773960                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        524.321539                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 171563466500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  13366600000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 215365233000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1552850040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            825332805                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          3417475320                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         2349214020                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     31598642400.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     108824222160                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      62071911360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       210639648105                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        526.214842                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 160238648250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  13366600000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 226689964250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 402555059500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                 1847                       # Transaction distribution
system.iobus.trans_dist::ReadResp                1847                       # Transaction distribution
system.iobus.trans_dist::WriteReq               73899                       # Transaction distribution
system.iobus.trans_dist::WriteResp              73899                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         1562                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio          208                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           64                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         1032                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         5764                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         8630                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side       142862                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total       142862                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  151492                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         6248                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          832                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           88                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          516                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio         3242                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total        10926                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      4560440                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      4560440                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  4571366                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              1690000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy               182000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            71630000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             5963000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy           372109362                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.1                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             5572500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              724000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               63000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 720                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           360                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    283236.369885                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          360    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             360                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    402267059500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED    288000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 402555059500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     99056107                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         99056107                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     99056107                       # number of overall hits
system.cpu.icache.overall_hits::total        99056107                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       570517                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         570517                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       570517                       # number of overall misses
system.cpu.icache.overall_misses::total        570517                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  35149211000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  35149211000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  35149211000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  35149211000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     99626624                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     99626624                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     99626624                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     99626624                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.005727                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.005727                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.005727                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.005727                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61609.401648                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61609.401648                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61609.401648                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61609.401648                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       570516                       # number of writebacks
system.cpu.icache.writebacks::total            570516                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       570517                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       570517                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       570517                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       570517                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  34578694000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  34578694000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  34578694000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  34578694000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.005727                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.005727                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.005727                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.005727                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60609.401648                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60609.401648                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60609.401648                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60609.401648                       # average overall mshr miss latency
system.cpu.icache.replacements                 570516                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     99056107                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        99056107                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       570517                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        570517                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  35149211000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  35149211000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     99626624                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     99626624                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.005727                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.005727                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61609.401648                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61609.401648                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       570517                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       570517                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  34578694000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  34578694000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.005727                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.005727                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60609.401648                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60609.401648                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 402555059500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.999972                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            99648188                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            571028                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            174.506658                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.999972                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          103                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           84                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          104                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          220                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         199823765                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        199823765                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 402555059500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    112926102                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        112926102                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    112926102                       # number of overall hits
system.cpu.dcache.overall_hits::total       112926102                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       640228                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         640228                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       640228                       # number of overall misses
system.cpu.dcache.overall_misses::total        640228                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  39018186000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  39018186000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  39018186000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  39018186000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    113566330                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    113566330                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    113566330                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    113566330                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005637                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005637                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.005637                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005637                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 60944.204252                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 60944.204252                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 60944.204252                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 60944.204252                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       239305                       # number of writebacks
system.cpu.dcache.writebacks::total            239305                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       202075                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       202075                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       202075                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       202075                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       438153                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       438153                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       438153                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       438153                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         4315                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         4315                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  27172550000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  27172550000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  27172550000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  27172550000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data    282816500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    282816500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003858                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003858                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003858                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003858                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 62016.122222                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 62016.122222                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 62016.122222                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 62016.122222                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 65542.641947                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 65542.641947                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                 440005                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     96641082                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        96641082                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       249263                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        249263                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  16010141000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  16010141000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     96890345                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     96890345                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002573                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002573                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 64229.913786                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 64229.913786                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        25868                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        25868                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       223395                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       223395                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         1648                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         1648                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  14301370000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  14301370000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data    282816500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    282816500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002306                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002306                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 64018.308378                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 64018.308378                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 171611.953883                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 171611.953883                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data     16285020                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       16285020                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       390965                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       390965                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  23008045000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  23008045000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     16675985                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     16675985                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.023445                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.023445                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 58849.372706                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 58849.372706                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       176207                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       176207                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       214758                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       214758                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         2667                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         2667                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  12871180000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  12871180000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.012878                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.012878                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59933.413423                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59933.413423                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        48908                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        48908                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         1899                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         1899                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data    143380000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    143380000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        50807                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        50807                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.037377                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.037377                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 75502.896261                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 75502.896261                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            5                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            5                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data         1894                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         1894                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data    141209500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    141209500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.037278                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.037278                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 74556.230201                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 74556.230201                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        50460                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        50460                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        50460                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        50460                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 402555059500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           113489388                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            441029                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            257.328629                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           29                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          245                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          733                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         227775199                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        227775199                       # Number of data accesses

---------- End Simulation Statistics   ----------
