Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Fri Mar 14 22:37:15 2025
| Host         : DESKTOP-752L1G5 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file arithmetic_logical_unit_timing_summary_routed.rpt -pb arithmetic_logical_unit_timing_summary_routed.pb -rpx arithmetic_logical_unit_timing_summary_routed.rpx -warn_on_violation
| Design       : arithmetic_logical_unit
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    8          inf        0.000                      0                    8           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 b[2]
                            (input port)
  Destination:            y[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.190ns  (logic 4.861ns (39.878%)  route 7.329ns (60.122%))
  Logic Levels:           7  (CARRY4=1 IBUF=1 LUT2=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 f  b[2] (IN)
                         net (fo=0)                   0.000     0.000    b[2]
    W13                  IBUF (Prop_ibuf_I_O)         0.944     0.944 f  b_IBUF[2]_inst/O
                         net (fo=30, routed)          2.207     3.150    b_IBUF[2]
    SLICE_X6Y9           LUT2 (Prop_lut2_I1_O)        0.124     3.274 r  y_OBUF[3]_inst_i_12/O
                         net (fo=2, routed)           1.127     4.401    y_OBUF[3]_inst_i_12_n_0
    SLICE_X1Y11          LUT6 (Prop_lut6_I1_O)        0.124     4.525 r  y_OBUF[3]_inst_i_7/O
                         net (fo=2, routed)           0.530     5.055    y_OBUF[3]_inst_i_7_n_0
    SLICE_X1Y10          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.407     5.462 r  y_OBUF[3]_inst_i_3/O[1]
                         net (fo=1, routed)           0.793     6.255    data1[1]
    SLICE_X3Y10          LUT6 (Prop_lut6_I0_O)        0.303     6.558 r  y_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.800     7.358    y_OBUF[1]_inst_i_2_n_0
    SLICE_X0Y10          LUT4 (Prop_lut4_I3_O)        0.152     7.510 r  y_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.872     9.382    y_OBUF[1]
    W19                  OBUF (Prop_obuf_I_O)         2.807    12.190 r  y_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.190    y[1]
    W19                                                               r  y[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[2]
                            (input port)
  Destination:            y[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.537ns  (logic 4.799ns (41.602%)  route 6.737ns (58.398%))
  Logic Levels:           7  (CARRY4=1 IBUF=1 LUT2=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 f  b[2] (IN)
                         net (fo=0)                   0.000     0.000    b[2]
    W13                  IBUF (Prop_ibuf_I_O)         0.944     0.944 f  b_IBUF[2]_inst/O
                         net (fo=30, routed)          2.207     3.150    b_IBUF[2]
    SLICE_X6Y9           LUT2 (Prop_lut2_I1_O)        0.124     3.274 r  y_OBUF[3]_inst_i_12/O
                         net (fo=2, routed)           1.092     4.367    y_OBUF[3]_inst_i_12_n_0
    SLICE_X1Y11          LUT6 (Prop_lut6_I1_O)        0.124     4.491 r  y_OBUF[3]_inst_i_6/O
                         net (fo=2, routed)           0.616     5.106    y_OBUF[3]_inst_i_6_n_0
    SLICE_X1Y10          LUT6 (Prop_lut6_I0_O)        0.124     5.230 r  y_OBUF[3]_inst_i_9/O
                         net (fo=1, routed)           0.000     5.230    y_OBUF[3]_inst_i_9_n_0
    SLICE_X1Y10          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     5.810 r  y_OBUF[3]_inst_i_3/O[2]
                         net (fo=1, routed)           0.960     6.770    data1[2]
    SLICE_X0Y11          LUT6 (Prop_lut6_I5_O)        0.302     7.072 r  y_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.863     8.935    y_OBUF[2]
    W18                  OBUF (Prop_obuf_I_O)         2.602    11.537 r  y_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.537    y[2]
    W18                                                               r  y[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[2]
                            (input port)
  Destination:            y[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.473ns  (logic 4.592ns (40.023%)  route 6.881ns (59.977%))
  Logic Levels:           7  (CARRY4=1 IBUF=1 LUT2=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 f  b[2] (IN)
                         net (fo=0)                   0.000     0.000    b[2]
    W13                  IBUF (Prop_ibuf_I_O)         0.944     0.944 f  b_IBUF[2]_inst/O
                         net (fo=30, routed)          2.207     3.150    b_IBUF[2]
    SLICE_X6Y9           LUT2 (Prop_lut2_I1_O)        0.124     3.274 r  y_OBUF[3]_inst_i_12/O
                         net (fo=2, routed)           1.092     4.367    y_OBUF[3]_inst_i_12_n_0
    SLICE_X1Y11          LUT6 (Prop_lut6_I1_O)        0.124     4.491 r  y_OBUF[3]_inst_i_6/O
                         net (fo=2, routed)           0.616     5.106    y_OBUF[3]_inst_i_6_n_0
    SLICE_X1Y10          LUT6 (Prop_lut6_I0_O)        0.124     5.230 r  y_OBUF[3]_inst_i_9/O
                         net (fo=1, routed)           0.000     5.230    y_OBUF[3]_inst_i_9_n_0
    SLICE_X1Y10          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.780 r  y_OBUF[3]_inst_i_3/CO[3]
                         net (fo=1, routed)           0.907     6.687    data1[3]
    SLICE_X2Y10          LUT6 (Prop_lut6_I4_O)        0.124     6.811 r  y_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.060     8.871    y_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         2.602    11.473 r  y_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.473    y[3]
    V19                                                               r  y[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[2]
                            (input port)
  Destination:            y[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.673ns  (logic 4.585ns (42.959%)  route 6.088ns (57.041%))
  Logic Levels:           8  (CARRY4=1 IBUF=1 LUT2=1 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 f  b[2] (IN)
                         net (fo=0)                   0.000     0.000    b[2]
    W13                  IBUF (Prop_ibuf_I_O)         0.944     0.944 f  b_IBUF[2]_inst/O
                         net (fo=30, routed)          2.207     3.150    b_IBUF[2]
    SLICE_X6Y9           LUT2 (Prop_lut2_I1_O)        0.124     3.274 r  y_OBUF[3]_inst_i_12/O
                         net (fo=2, routed)           1.127     4.401    y_OBUF[3]_inst_i_12_n_0
    SLICE_X1Y11          LUT6 (Prop_lut6_I1_O)        0.124     4.525 r  y_OBUF[3]_inst_i_7/O
                         net (fo=2, routed)           0.304     4.829    y_OBUF[3]_inst_i_7_n_0
    SLICE_X1Y10          LUT6 (Prop_lut6_I0_O)        0.124     4.953 r  y_OBUF[3]_inst_i_10/O
                         net (fo=1, routed)           0.000     4.953    y_OBUF[3]_inst_i_10_n_0
    SLICE_X1Y10          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     5.200 r  y_OBUF[3]_inst_i_3/O[0]
                         net (fo=1, routed)           0.418     5.618    data1[0]
    SLICE_X2Y10          LUT6 (Prop_lut6_I0_O)        0.299     5.917 r  y_OBUF[0]_inst_i_3/O
                         net (fo=1, routed)           0.162     6.079    y_OBUF[0]_inst_i_3_n_0
    SLICE_X2Y10          LUT6 (Prop_lut6_I5_O)        0.124     6.203 r  y_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.870     8.074    y_OBUF[0]
    T17                  OBUF (Prop_obuf_I_O)         2.599    10.673 r  y_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.673    y[0]
    T17                                                               r  y[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[1]
                            (input port)
  Destination:            x[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.666ns  (logic 4.686ns (43.940%)  route 5.979ns (56.060%))
  Logic Levels:           7  (CARRY4=1 IBUF=1 LUT2=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V14                                               0.000     0.000 f  a[1] (IN)
                         net (fo=0)                   0.000     0.000    a[1]
    V14                  IBUF (Prop_ibuf_I_O)         0.931     0.931 f  a_IBUF[1]_inst/O
                         net (fo=30, routed)          2.177     3.108    a_IBUF[1]
    SLICE_X0Y9           LUT2 (Prop_lut2_I0_O)        0.124     3.232 r  x_OBUF[3]_inst_i_19/O
                         net (fo=1, routed)           0.624     3.856    x_OBUF[3]_inst_i_19_n_0
    SLICE_X1Y9           LUT6 (Prop_lut6_I5_O)        0.124     3.980 r  x_OBUF[3]_inst_i_15/O
                         net (fo=1, routed)           0.000     3.980    x_OBUF[3]_inst_i_15_n_0
    SLICE_X1Y9           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248     4.228 r  x_OBUF[3]_inst_i_9/O[3]
                         net (fo=1, routed)           0.631     4.859    x_OBUF[3]_inst_i_9_n_4
    SLICE_X3Y9           LUT4 (Prop_lut4_I1_O)        0.332     5.191 r  x_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.658     5.849    x_OBUF[3]_inst_i_3_n_0
    SLICE_X2Y9           LUT6 (Prop_lut6_I3_O)        0.326     6.175 r  x_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.889     8.064    x_OBUF[3]
    T18                  OBUF (Prop_obuf_I_O)         2.602    10.666 r  x_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.666    x[3]
    T18                                                               r  x[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[0]
                            (input port)
  Destination:            x[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.208ns  (logic 4.271ns (41.847%)  route 5.936ns (58.153%))
  Logic Levels:           6  (IBUF=1 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U14                                               0.000     0.000 r  a[0] (IN)
                         net (fo=0)                   0.000     0.000    a[0]
    U14                  IBUF (Prop_ibuf_I_O)         0.936     0.936 r  a_IBUF[0]_inst/O
                         net (fo=26, routed)          2.181     3.118    a_IBUF[0]
    SLICE_X2Y7           LUT6 (Prop_lut6_I3_O)        0.124     3.242 r  x_OBUF[0]_inst_i_17/O
                         net (fo=1, routed)           0.452     3.694    x_OBUF[0]_inst_i_17_n_0
    SLICE_X2Y7           LUT5 (Prop_lut5_I0_O)        0.150     3.844 r  x_OBUF[0]_inst_i_9/O
                         net (fo=1, routed)           0.663     4.506    x_OBUF[0]_inst_i_9_n_0
    SLICE_X2Y8           LUT6 (Prop_lut6_I3_O)        0.328     4.834 r  x_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.803     5.638    x_OBUF[0]_inst_i_2_n_0
    SLICE_X2Y10          LUT6 (Prop_lut6_I0_O)        0.124     5.762 r  x_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.837     7.598    x_OBUF[0]
    V16                  OBUF (Prop_obuf_I_O)         2.609    10.208 r  x_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.208    x[0]
    V16                                                               r  x[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[1]
                            (input port)
  Destination:            x[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.857ns  (logic 4.665ns (47.328%)  route 5.192ns (52.672%))
  Logic Levels:           6  (CARRY4=1 IBUF=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  b[1] (IN)
                         net (fo=0)                   0.000     0.000    b[1]
    W14                  IBUF (Prop_ibuf_I_O)         0.935     0.935 r  b_IBUF[1]_inst/O
                         net (fo=31, routed)          2.039     2.974    b_IBUF[1]
    SLICE_X1Y9           LUT4 (Prop_lut4_I2_O)        0.124     3.098 r  x_OBUF[3]_inst_i_17/O
                         net (fo=1, routed)           0.000     3.098    x_OBUF[3]_inst_i_17_n_0
    SLICE_X1Y9           CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     3.678 r  x_OBUF[3]_inst_i_9/O[2]
                         net (fo=1, routed)           0.643     4.321    x_OBUF[3]_inst_i_9_n_5
    SLICE_X3Y9           LUT6 (Prop_lut6_I0_O)        0.302     4.623 r  x_OBUF[2]_inst_i_3/O
                         net (fo=1, routed)           0.806     5.429    x_OBUF[2]_inst_i_3_n_0
    SLICE_X3Y10          LUT6 (Prop_lut6_I1_O)        0.124     5.553 r  x_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.704     7.256    x_OBUF[2]
    U17                  OBUF (Prop_obuf_I_O)         2.600     9.857 r  x_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.857    x[2]
    U17                                                               r  x[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[0]
                            (input port)
  Destination:            x[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.348ns  (logic 4.021ns (43.020%)  route 5.326ns (56.980%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U14                                               0.000     0.000 r  a[0] (IN)
                         net (fo=0)                   0.000     0.000    a[0]
    U14                  IBUF (Prop_ibuf_I_O)         0.936     0.936 r  a_IBUF[0]_inst/O
                         net (fo=26, routed)          2.276     3.213    a_IBUF[0]
    SLICE_X4Y9           LUT4 (Prop_lut4_I0_O)        0.124     3.337 r  y_OBUF[3]_inst_i_4/O
                         net (fo=3, routed)           0.456     3.793    y_OBUF[3]_inst_i_4_n_0
    SLICE_X4Y9           LUT5 (Prop_lut5_I4_O)        0.124     3.917 r  x_OBUF[1]_inst_i_6/O
                         net (fo=1, routed)           0.572     4.489    x_OBUF[1]_inst_i_6_n_0
    SLICE_X0Y9           LUT6 (Prop_lut6_I0_O)        0.124     4.613 r  x_OBUF[1]_inst_i_3/O
                         net (fo=1, routed)           0.159     4.772    x_OBUF[1]_inst_i_3_n_0
    SLICE_X0Y9           LUT6 (Prop_lut6_I1_O)        0.124     4.896 r  x_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.863     6.759    x_OBUF[1]
    U18                  OBUF (Prop_obuf_I_O)         2.589     9.348 r  x_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.348    x[1]
    U18                                                               r  x[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 opcode[1]
                            (input port)
  Destination:            x[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.162ns  (logic 1.314ns (60.775%)  route 0.848ns (39.225%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  opcode[1] (IN)
                         net (fo=0)                   0.000     0.000    opcode[1]
    W17                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  opcode_IBUF[1]_inst/O
                         net (fo=26, routed)          0.434     0.596    opcode_IBUF[1]
    SLICE_X0Y9           LUT6 (Prop_lut6_I3_O)        0.045     0.641 r  x_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.414     1.056    x_OBUF[1]
    U18                  OBUF (Prop_obuf_I_O)         1.106     2.162 r  x_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.162    x[1]
    U18                                                               r  x[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 opcode[1]
                            (input port)
  Destination:            x[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.185ns  (logic 1.325ns (60.639%)  route 0.860ns (39.361%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 f  opcode[1] (IN)
                         net (fo=0)                   0.000     0.000    opcode[1]
    W17                  IBUF (Prop_ibuf_I_O)         0.163     0.163 f  opcode_IBUF[1]_inst/O
                         net (fo=26, routed)          0.514     0.677    opcode_IBUF[1]
    SLICE_X3Y10          LUT6 (Prop_lut6_I2_O)        0.045     0.722 r  x_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.346     1.068    x_OBUF[2]
    U17                  OBUF (Prop_obuf_I_O)         1.117     2.185 r  x_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.185    x[2]
    U17                                                               r  x[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 opcode[2]
                            (input port)
  Destination:            x[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.189ns  (logic 1.349ns (61.628%)  route 0.840ns (38.372%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  opcode[2] (IN)
                         net (fo=0)                   0.000     0.000    opcode[2]
    W16                  IBUF (Prop_ibuf_I_O)         0.178     0.178 r  opcode_IBUF[2]_inst/O
                         net (fo=13, routed)          0.439     0.617    opcode_IBUF[2]
    SLICE_X2Y10          LUT6 (Prop_lut6_I5_O)        0.045     0.662 r  x_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.401     1.063    x_OBUF[0]
    V16                  OBUF (Prop_obuf_I_O)         1.126     2.189 r  x_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.189    x[0]
    V16                                                               r  x[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 opcode[1]
                            (input port)
  Destination:            y[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.209ns  (logic 1.326ns (60.041%)  route 0.883ns (39.959%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  opcode[1] (IN)
                         net (fo=0)                   0.000     0.000    opcode[1]
    W17                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  opcode_IBUF[1]_inst/O
                         net (fo=26, routed)          0.482     0.644    opcode_IBUF[1]
    SLICE_X0Y11          LUT6 (Prop_lut6_I2_O)        0.045     0.689 r  y_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.401     1.090    y_OBUF[2]
    W18                  OBUF (Prop_obuf_I_O)         1.119     2.209 r  y_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.209    y[2]
    W18                                                               r  y[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 opcode[2]
                            (input port)
  Destination:            y[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.254ns  (logic 1.339ns (59.388%)  route 0.916ns (40.612%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  opcode[2] (IN)
                         net (fo=0)                   0.000     0.000    opcode[2]
    W16                  IBUF (Prop_ibuf_I_O)         0.178     0.178 r  opcode_IBUF[2]_inst/O
                         net (fo=13, routed)          0.522     0.700    opcode_IBUF[2]
    SLICE_X2Y10          LUT6 (Prop_lut6_I2_O)        0.045     0.745 r  y_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.393     1.138    y_OBUF[0]
    T17                  OBUF (Prop_obuf_I_O)         1.116     2.254 r  y_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.254    y[0]
    T17                                                               r  y[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 opcode[3]
                            (input port)
  Destination:            y[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.261ns  (logic 1.395ns (61.691%)  route 0.866ns (38.309%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  opcode[3] (IN)
                         net (fo=0)                   0.000     0.000    opcode[3]
    V17                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  opcode_IBUF[3]_inst/O
                         net (fo=10, routed)          0.444     0.611    opcode_IBUF[3]
    SLICE_X0Y10          LUT4 (Prop_lut4_I1_O)        0.045     0.656 r  y_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.422     1.078    y_OBUF[1]
    W19                  OBUF (Prop_obuf_I_O)         1.183     2.261 r  y_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.261    y[1]
    W19                                                               r  y[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 opcode[3]
                            (input port)
  Destination:            x[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.263ns  (logic 1.331ns (58.794%)  route 0.933ns (41.206%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  opcode[3] (IN)
                         net (fo=0)                   0.000     0.000    opcode[3]
    V17                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  opcode_IBUF[3]_inst/O
                         net (fo=10, routed)          0.497     0.664    opcode_IBUF[3]
    SLICE_X2Y9           LUT6 (Prop_lut6_I2_O)        0.045     0.709 r  x_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.435     1.145    x_OBUF[3]
    T18                  OBUF (Prop_obuf_I_O)         1.119     2.263 r  x_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.263    x[3]
    T18                                                               r  x[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 opcode[0]
                            (input port)
  Destination:            y[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.319ns  (logic 1.344ns (57.964%)  route 0.975ns (42.036%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 f  opcode[0] (IN)
                         net (fo=0)                   0.000     0.000    opcode[0]
    V15                  IBUF (Prop_ibuf_I_O)         0.180     0.180 f  opcode_IBUF[0]_inst/O
                         net (fo=29, routed)          0.494     0.674    opcode_IBUF[0]
    SLICE_X2Y10          LUT6 (Prop_lut6_I3_O)        0.045     0.719 r  y_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.481     1.200    y_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         1.119     2.319 r  y_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.319    y[3]
    V19                                                               r  y[3] (OUT)
  -------------------------------------------------------------------    -------------------





