#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Thu Jul 10 09:49:29 2025
# Process ID: 10746
# Current directory: /home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p5-c2-f3
# Command line: vivado -mode batch -source vivado_synth.tcl
# Log file: /home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p5-c2-f3/vivado.log
# Journal file: /home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p5-c2-f3/vivado.jou
# Running On: coder-hftsoi-hls, OS: Linux, CPU Frequency: 2250.000 MHz, CPU Physical cores: 28, Host memory: 946737 MB
#-----------------------------------------------------------
source vivado_synth.tcl
# set tcldir [file dirname [info script]]
# source [file join $tcldir project.tcl]
## variable project_name
## set project_name "hls_dummy"
## variable backend
## set backend "vitis"
## variable part
## set part "xcu250-figd2104-2L-e"
## variable clock_period
## set clock_period 5
## variable clock_uncertainty
## set clock_uncertainty 27%
## variable version
## set version "1.0.0"
## variable maximum_size
## set maximum_size 4096
# add_files ${project_name}_prj/solution1/syn/verilog
add_files: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2408.215 ; gain = 114.992 ; free physical = 454538 ; free virtual = 852971
# synth_design -top ${project_name} -part $part
Command: synth_design -top hls_dummy -part xcu250-figd2104-2L-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 10757
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2823.633 ; gain = 391.566 ; free physical = 453878 ; free virtual = 852312
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'hls_dummy' [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p5-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_5_4' [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p5-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_5_4.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_operator_s' [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p5-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_operator_s.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_operator_s' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p5-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_operator_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mux_100_7_4_1_1' [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p5-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mux_100_7_4_1_1.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 4 - type: integer 
	Parameter din1_WIDTH bound to: 4 - type: integer 
	Parameter din2_WIDTH bound to: 4 - type: integer 
	Parameter din3_WIDTH bound to: 4 - type: integer 
	Parameter din4_WIDTH bound to: 4 - type: integer 
	Parameter din5_WIDTH bound to: 4 - type: integer 
	Parameter din6_WIDTH bound to: 4 - type: integer 
	Parameter din7_WIDTH bound to: 4 - type: integer 
	Parameter din8_WIDTH bound to: 4 - type: integer 
	Parameter din9_WIDTH bound to: 4 - type: integer 
	Parameter din10_WIDTH bound to: 4 - type: integer 
	Parameter din11_WIDTH bound to: 4 - type: integer 
	Parameter din12_WIDTH bound to: 4 - type: integer 
	Parameter din13_WIDTH bound to: 4 - type: integer 
	Parameter din14_WIDTH bound to: 4 - type: integer 
	Parameter din15_WIDTH bound to: 4 - type: integer 
	Parameter din16_WIDTH bound to: 4 - type: integer 
	Parameter din17_WIDTH bound to: 4 - type: integer 
	Parameter din18_WIDTH bound to: 4 - type: integer 
	Parameter din19_WIDTH bound to: 4 - type: integer 
	Parameter din20_WIDTH bound to: 4 - type: integer 
	Parameter din21_WIDTH bound to: 4 - type: integer 
	Parameter din22_WIDTH bound to: 4 - type: integer 
	Parameter din23_WIDTH bound to: 4 - type: integer 
	Parameter din24_WIDTH bound to: 4 - type: integer 
	Parameter din25_WIDTH bound to: 4 - type: integer 
	Parameter din26_WIDTH bound to: 4 - type: integer 
	Parameter din27_WIDTH bound to: 4 - type: integer 
	Parameter din28_WIDTH bound to: 4 - type: integer 
	Parameter din29_WIDTH bound to: 4 - type: integer 
	Parameter din30_WIDTH bound to: 4 - type: integer 
	Parameter din31_WIDTH bound to: 4 - type: integer 
	Parameter din32_WIDTH bound to: 4 - type: integer 
	Parameter din33_WIDTH bound to: 4 - type: integer 
	Parameter din34_WIDTH bound to: 4 - type: integer 
	Parameter din35_WIDTH bound to: 4 - type: integer 
	Parameter din36_WIDTH bound to: 4 - type: integer 
	Parameter din37_WIDTH bound to: 4 - type: integer 
	Parameter din38_WIDTH bound to: 4 - type: integer 
	Parameter din39_WIDTH bound to: 4 - type: integer 
	Parameter din40_WIDTH bound to: 4 - type: integer 
	Parameter din41_WIDTH bound to: 4 - type: integer 
	Parameter din42_WIDTH bound to: 4 - type: integer 
	Parameter din43_WIDTH bound to: 4 - type: integer 
	Parameter din44_WIDTH bound to: 4 - type: integer 
	Parameter din45_WIDTH bound to: 4 - type: integer 
	Parameter din46_WIDTH bound to: 4 - type: integer 
	Parameter din47_WIDTH bound to: 4 - type: integer 
	Parameter din48_WIDTH bound to: 4 - type: integer 
	Parameter din49_WIDTH bound to: 4 - type: integer 
	Parameter din50_WIDTH bound to: 4 - type: integer 
	Parameter din51_WIDTH bound to: 4 - type: integer 
	Parameter din52_WIDTH bound to: 4 - type: integer 
	Parameter din53_WIDTH bound to: 4 - type: integer 
	Parameter din54_WIDTH bound to: 4 - type: integer 
	Parameter din55_WIDTH bound to: 4 - type: integer 
	Parameter din56_WIDTH bound to: 4 - type: integer 
	Parameter din57_WIDTH bound to: 4 - type: integer 
	Parameter din58_WIDTH bound to: 4 - type: integer 
	Parameter din59_WIDTH bound to: 4 - type: integer 
	Parameter din60_WIDTH bound to: 4 - type: integer 
	Parameter din61_WIDTH bound to: 4 - type: integer 
	Parameter din62_WIDTH bound to: 4 - type: integer 
	Parameter din63_WIDTH bound to: 4 - type: integer 
	Parameter din64_WIDTH bound to: 4 - type: integer 
	Parameter din65_WIDTH bound to: 4 - type: integer 
	Parameter din66_WIDTH bound to: 4 - type: integer 
	Parameter din67_WIDTH bound to: 4 - type: integer 
	Parameter din68_WIDTH bound to: 4 - type: integer 
	Parameter din69_WIDTH bound to: 4 - type: integer 
	Parameter din70_WIDTH bound to: 4 - type: integer 
	Parameter din71_WIDTH bound to: 4 - type: integer 
	Parameter din72_WIDTH bound to: 4 - type: integer 
	Parameter din73_WIDTH bound to: 4 - type: integer 
	Parameter din74_WIDTH bound to: 4 - type: integer 
	Parameter din75_WIDTH bound to: 4 - type: integer 
	Parameter din76_WIDTH bound to: 4 - type: integer 
	Parameter din77_WIDTH bound to: 4 - type: integer 
	Parameter din78_WIDTH bound to: 4 - type: integer 
	Parameter din79_WIDTH bound to: 4 - type: integer 
	Parameter din80_WIDTH bound to: 4 - type: integer 
	Parameter din81_WIDTH bound to: 4 - type: integer 
	Parameter din82_WIDTH bound to: 4 - type: integer 
	Parameter din83_WIDTH bound to: 4 - type: integer 
	Parameter din84_WIDTH bound to: 4 - type: integer 
	Parameter din85_WIDTH bound to: 4 - type: integer 
	Parameter din86_WIDTH bound to: 4 - type: integer 
	Parameter din87_WIDTH bound to: 4 - type: integer 
	Parameter din88_WIDTH bound to: 4 - type: integer 
	Parameter din89_WIDTH bound to: 4 - type: integer 
	Parameter din90_WIDTH bound to: 4 - type: integer 
	Parameter din91_WIDTH bound to: 4 - type: integer 
	Parameter din92_WIDTH bound to: 4 - type: integer 
	Parameter din93_WIDTH bound to: 4 - type: integer 
	Parameter din94_WIDTH bound to: 4 - type: integer 
	Parameter din95_WIDTH bound to: 4 - type: integer 
	Parameter din96_WIDTH bound to: 4 - type: integer 
	Parameter din97_WIDTH bound to: 4 - type: integer 
	Parameter din98_WIDTH bound to: 4 - type: integer 
	Parameter din99_WIDTH bound to: 4 - type: integer 
	Parameter din100_WIDTH bound to: 7 - type: integer 
	Parameter dout_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mux_100_7_4_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p5-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mux_100_7_4_1_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_5_4' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p5-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_5_4.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_s' [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p5-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mul_10s_10ns_18_1_1' [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p5-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mul_10s_10ns_18_1_1.v:5]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 10 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mul_10s_10ns_18_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p5-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mul_10s_10ns_18_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mul_10s_10s_18_1_1' [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p5-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mul_10s_10s_18_1_1.v:5]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 10 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mul_10s_10s_18_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p5-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mul_10s_10s_18_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_s' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p5-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_s' [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p5-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mul_10s_8ns_18_1_1' [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p5-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mul_10s_8ns_18_1_1.v:5]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 10 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mul_10s_8ns_18_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p5-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mul_10s_8ns_18_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mac_muladd_10s_9s_18ns_18_1_1' [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p5-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1.v:33]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 10 - type: integer 
	Parameter din1_WIDTH bound to: 9 - type: integer 
	Parameter din2_WIDTH bound to: 18 - type: integer 
	Parameter dout_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0' [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p5-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p5-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mac_muladd_10s_9s_18ns_18_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p5-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1.v:33]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mac_muladd_10s_10s_18ns_18_1_1' [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p5-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1.v:33]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 10 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter din2_WIDTH bound to: 18 - type: integer 
	Parameter dout_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1' [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p5-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p5-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mac_muladd_10s_10s_18ns_18_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p5-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1.v:33]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mac_muladd_10s_8s_18ns_18_1_1' [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p5-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mac_muladd_10s_8s_18ns_18_1_1.v:33]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 10 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 18 - type: integer 
	Parameter dout_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2' [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p5-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mac_muladd_10s_8s_18ns_18_1_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p5-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mac_muladd_10s_8s_18ns_18_1_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mac_muladd_10s_8s_18ns_18_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p5-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mac_muladd_10s_8s_18ns_18_1_1.v:33]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_s' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p5-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_Block_entry28_proc' [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p5-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_Block_entry28_proc.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_Block_entry28_proc' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p5-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_Block_entry28_proc.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w10_d2_S' [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p5-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w10_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w10_d2_S_ShiftReg' [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p5-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w10_d2_S.v:120]
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w10_d2_S_ShiftReg' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p5-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w10_d2_S.v:120]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w10_d2_S' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p5-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w10_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w4_d2_S' [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p5-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w4_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w4_d2_S_ShiftReg' [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p5-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w4_d2_S.v:120]
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w4_d2_S_ShiftReg' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p5-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w4_d2_S.v:120]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w4_d2_S' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p5-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w4_d2_S.v:11]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p5-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy.v:9]
WARNING: [Synth 8-7129] Port reset in module hls_dummy_fifo_w10_d2_S_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module hls_dummy_fifo_w4_d2_S_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_0_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_0_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_0_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_0_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_1_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_1_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_1_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_1_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_2_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_2_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_2_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_2_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_3_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_3_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_3_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_3_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_4_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_4_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_4_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_4_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_5_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_5_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_5_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_5_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_6_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_6_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_6_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_6_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_7_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_7_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_7_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_7_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_8_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_8_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_8_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_8_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_9_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_9_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_9_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_9_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_c_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_c_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_c_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_c_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_1_c_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_1_c_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_1_c_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_1_c_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_2_c_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_2_c_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_2_c_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_2_c_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_3_c_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_3_c_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_3_c_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_3_c_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_4_c_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_4_c_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_4_c_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_4_c_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_5_c_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_5_c_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_5_c_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_5_c_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_6_c_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_6_c_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_6_c_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_6_c_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_7_c_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_7_c_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_7_c_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_7_c_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_8_c_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_8_c_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_8_c_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_8_c_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_9_c_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_9_c_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_9_c_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_9_c_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_s is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2990.508 ; gain = 558.441 ; free physical = 453692 ; free virtual = 852128
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2999.414 ; gain = 567.348 ; free physical = 453692 ; free virtual = 852128
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcu250-figd2104-2L-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xcu250-figd2104-2L-e
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 3007.418 ; gain = 575.352 ; free physical = 453692 ; free virtual = 852128
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 3134.801 ; gain = 702.734 ; free physical = 453569 ; free virtual = 852008
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   10 Bit       Adders := 50    
	   2 Input   10 Bit       Adders := 25    
	   3 Input    5 Bit       Adders := 80    
	   2 Input    3 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 100   
+---XORs : 
	   2 Input      1 Bit         XORs := 320   
+---Registers : 
	               12 Bit    Registers := 26    
	               10 Bit    Registers := 376   
	                9 Bit    Registers := 10    
	                4 Bit    Registers := 52    
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 50    
	                1 Bit    Registers := 462   
+---Muxes : 
	   2 Input   12 Bit        Muxes := 187   
	   2 Input   10 Bit        Muxes := 346   
	   4 Input   10 Bit        Muxes := 60    
	   3 Input   10 Bit        Muxes := 230   
	   6 Input   10 Bit        Muxes := 30    
	   8 Input   10 Bit        Muxes := 10    
	   9 Input   10 Bit        Muxes := 10    
	   2 Input    9 Bit        Muxes := 270   
	   4 Input    9 Bit        Muxes := 40    
	   3 Input    8 Bit        Muxes := 40    
	   2 Input    8 Bit        Muxes := 20    
	   2 Input    7 Bit        Muxes := 24    
	   3 Input    6 Bit        Muxes := 20    
	   2 Input    5 Bit        Muxes := 20    
	   2 Input    4 Bit        Muxes := 220   
	   5 Input    4 Bit        Muxes := 2     
	   4 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 53    
	   2 Input    1 Bit        Muxes := 298   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 12288 (col length:96)
BRAMs: 5376 (col length: RAMB18 384 RAMB36 192)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP mul_10s_10ns_18_1_1_U10/tmp_product, operation Mode is: A*(B:0x1a9).
DSP Report: operator mul_10s_10ns_18_1_1_U10/tmp_product is absorbed into DSP mul_10s_10ns_18_1_1_U10/tmp_product.
DSP Report: Generating DSP mul_10s_10ns_18_1_1_U20/tmp_product, operation Mode is: A*(B:0x1a9).
DSP Report: operator mul_10s_10ns_18_1_1_U20/tmp_product is absorbed into DSP mul_10s_10ns_18_1_1_U20/tmp_product.
DSP Report: Generating DSP mul_10s_10ns_18_1_1_U30/tmp_product, operation Mode is: A*(B:0x1a9).
DSP Report: operator mul_10s_10ns_18_1_1_U30/tmp_product is absorbed into DSP mul_10s_10ns_18_1_1_U30/tmp_product.
DSP Report: Generating DSP mul_10s_10ns_18_1_1_U40/tmp_product, operation Mode is: A*(B:0x1a9).
DSP Report: operator mul_10s_10ns_18_1_1_U40/tmp_product is absorbed into DSP mul_10s_10ns_18_1_1_U40/tmp_product.
DSP Report: Generating DSP mul_10s_10ns_18_1_1_U50/tmp_product, operation Mode is: A*(B:0x1a9).
DSP Report: operator mul_10s_10ns_18_1_1_U50/tmp_product is absorbed into DSP mul_10s_10ns_18_1_1_U50/tmp_product.
WARNING: [Synth 8-6014] Unused sequential element tmp_3_reg_18562_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p5-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_s.v:5280]
WARNING: [Synth 8-6014] Unused sequential element tmp_2_reg_18499_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p5-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_s.v:5269]
WARNING: [Synth 8-6014] Unused sequential element tmp_4_reg_18572_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p5-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_s.v:5291]
WARNING: [Synth 8-6014] Unused sequential element tmp_reg_18426_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p5-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_s.v:5321]
WARNING: [Synth 8-6014] Unused sequential element tmp_1_reg_18436_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p5-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_s.v:5258]
WARNING: [Synth 8-6014] Unused sequential element tmp_8_reg_18597_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p5-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_s.v:5319]
WARNING: [Synth 8-6014] Unused sequential element tmp_7_reg_18592_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p5-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_s.v:5318]
WARNING: [Synth 8-6014] Unused sequential element tmp_9_reg_18607_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p5-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_s.v:5320]
WARNING: [Synth 8-6014] Unused sequential element tmp_5_reg_18577_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p5-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_s.v:5302]
WARNING: [Synth 8-6014] Unused sequential element tmp_6_reg_18587_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p5-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_s.v:5313]
WARNING: [Synth 8-6014] Unused sequential element tmp_12_reg_18632_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p5-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_s.v:5250]
WARNING: [Synth 8-6014] Unused sequential element tmp_11_reg_18627_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p5-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_s.v:5249]
WARNING: [Synth 8-6014] Unused sequential element tmp_13_reg_18642_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p5-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_s.v:5251]
WARNING: [Synth 8-6014] Unused sequential element tmp_10_reg_18622_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p5-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_s.v:5248]
WARNING: [Synth 8-6014] Unused sequential element tmp_17_reg_18783_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p5-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_s.v:5255]
WARNING: [Synth 8-6014] Unused sequential element tmp_16_reg_18720_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p5-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_s.v:5254]
WARNING: [Synth 8-6014] Unused sequential element tmp_18_reg_18793_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p5-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_s.v:5256]
WARNING: [Synth 8-6014] Unused sequential element tmp_14_reg_18647_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p5-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_s.v:5252]
WARNING: [Synth 8-6014] Unused sequential element tmp_15_reg_18657_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p5-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_s.v:5253]
WARNING: [Synth 8-6014] Unused sequential element tmp_22_reg_18818_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p5-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_s.v:5261]
WARNING: [Synth 8-6014] Unused sequential element tmp_21_reg_18813_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p5-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_s.v:5260]
WARNING: [Synth 8-6014] Unused sequential element tmp_23_reg_18828_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p5-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_s.v:5262]
WARNING: [Synth 8-6014] Unused sequential element tmp_19_reg_18798_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p5-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_s.v:5257]
WARNING: [Synth 8-6014] Unused sequential element tmp_20_reg_18808_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p5-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_s.v:5259]
WARNING: [Synth 8-6014] Unused sequential element tmp_27_reg_18853_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p5-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_s.v:5266]
WARNING: [Synth 8-6014] Unused sequential element tmp_26_reg_18848_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p5-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_s.v:5265]
WARNING: [Synth 8-6014] Unused sequential element tmp_28_reg_18863_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p5-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_s.v:5267]
WARNING: [Synth 8-6014] Unused sequential element tmp_25_reg_18843_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p5-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_s.v:5264]
WARNING: [Synth 8-6014] Unused sequential element tmp_32_reg_19004_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p5-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_s.v:5272]
WARNING: [Synth 8-6014] Unused sequential element tmp_31_reg_18941_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p5-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_s.v:5271]
WARNING: [Synth 8-6014] Unused sequential element tmp_33_reg_19014_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p5-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_s.v:5273]
WARNING: [Synth 8-6014] Unused sequential element tmp_29_reg_18868_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p5-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_s.v:5268]
WARNING: [Synth 8-6014] Unused sequential element tmp_30_reg_18878_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p5-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_s.v:5270]
WARNING: [Synth 8-6014] Unused sequential element tmp_37_reg_19039_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p5-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_s.v:5277]
WARNING: [Synth 8-6014] Unused sequential element tmp_36_reg_19034_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p5-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_s.v:5276]
WARNING: [Synth 8-6014] Unused sequential element tmp_38_reg_19049_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p5-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_s.v:5278]
WARNING: [Synth 8-6014] Unused sequential element tmp_34_reg_19019_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p5-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_s.v:5274]
WARNING: [Synth 8-6014] Unused sequential element tmp_35_reg_19029_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p5-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_s.v:5275]
WARNING: [Synth 8-6014] Unused sequential element tmp_42_reg_19074_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p5-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_s.v:5283]
WARNING: [Synth 8-6014] Unused sequential element tmp_41_reg_19069_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p5-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_s.v:5282]
WARNING: [Synth 8-6014] Unused sequential element tmp_43_reg_19084_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p5-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_s.v:5284]
WARNING: [Synth 8-6014] Unused sequential element tmp_40_reg_19064_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p5-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_s.v:5281]
WARNING: [Synth 8-6014] Unused sequential element tmp_47_reg_19225_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p5-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_s.v:5288]
WARNING: [Synth 8-6014] Unused sequential element tmp_46_reg_19162_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p5-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_s.v:5287]
WARNING: [Synth 8-6014] Unused sequential element tmp_48_reg_19235_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p5-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_s.v:5289]
WARNING: [Synth 8-6014] Unused sequential element tmp_44_reg_19089_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p5-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_s.v:5285]
WARNING: [Synth 8-6014] Unused sequential element tmp_45_reg_19099_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p5-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_s.v:5286]
WARNING: [Synth 8-6014] Unused sequential element tmp_52_reg_19260_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p5-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_s.v:5294]
WARNING: [Synth 8-6014] Unused sequential element tmp_51_reg_19255_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p5-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_s.v:5293]
WARNING: [Synth 8-6014] Unused sequential element tmp_53_reg_19270_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p5-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_s.v:5295]
WARNING: [Synth 8-6014] Unused sequential element tmp_49_reg_19240_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p5-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_s.v:5290]
WARNING: [Synth 8-6014] Unused sequential element tmp_50_reg_19250_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p5-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_s.v:5292]
WARNING: [Synth 8-6014] Unused sequential element tmp_57_reg_19295_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p5-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_s.v:5299]
WARNING: [Synth 8-6014] Unused sequential element tmp_56_reg_19290_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p5-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_s.v:5298]
WARNING: [Synth 8-6014] Unused sequential element tmp_58_reg_19305_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p5-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_s.v:5300]
WARNING: [Synth 8-6014] Unused sequential element tmp_55_reg_19285_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p5-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_s.v:5297]
WARNING: [Synth 8-6014] Unused sequential element tmp_62_reg_19446_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p5-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_s.v:5305]
WARNING: [Synth 8-6014] Unused sequential element tmp_61_reg_19383_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p5-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_s.v:5304]
WARNING: [Synth 8-6014] Unused sequential element tmp_63_reg_19456_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p5-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_s.v:5306]
WARNING: [Synth 8-6014] Unused sequential element tmp_59_reg_19310_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p5-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_s.v:5301]
WARNING: [Synth 8-6014] Unused sequential element tmp_60_reg_19320_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p5-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_s.v:5303]
WARNING: [Synth 8-6014] Unused sequential element tmp_67_reg_19481_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p5-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_s.v:5310]
WARNING: [Synth 8-6014] Unused sequential element tmp_66_reg_19476_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p5-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_s.v:5309]
WARNING: [Synth 8-6014] Unused sequential element tmp_68_reg_19491_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p5-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_s.v:5311]
WARNING: [Synth 8-6014] Unused sequential element tmp_64_reg_19461_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p5-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_s.v:5307]
WARNING: [Synth 8-6014] Unused sequential element tmp_65_reg_19471_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p5-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_s.v:5308]
WARNING: [Synth 8-6014] Unused sequential element tmp_72_reg_19516_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p5-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_s.v:5316]
WARNING: [Synth 8-6014] Unused sequential element tmp_71_reg_19511_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p5-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_s.v:5315]
WARNING: [Synth 8-6014] Unused sequential element tmp_73_reg_19526_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p5-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_s.v:5317]
WARNING: [Synth 8-6014] Unused sequential element tmp_70_reg_19506_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f3/conv-p5-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_s.v:5314]
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U165/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U165/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U165/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U165/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U165/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U165/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U165/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U164/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U164/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U164/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U164/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U164/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U164/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U164/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U166/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register w_3_reg_18567_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U166/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U166/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U166/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U166/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U166/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U166/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U166/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U162/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*(B:0x3ff67).
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U162/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U162/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U162/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U162/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U162/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U162/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U163/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register w_reg_18431_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U163/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U163/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U163/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U163/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U163/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U163/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U163/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U170/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U170/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U170/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U170/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U170/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U170/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U170/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U169/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U169/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U169/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U169/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U169/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U169/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U169/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U171/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w_7_reg_18602_reg is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U171/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U171/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U171/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U171/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U171/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U171/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U171/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U167/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*(B:0x3fe45).
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U167/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U167/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U167/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U167/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U167/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U167/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U168/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w_4_reg_18582_reg is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U168/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U168/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U168/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U168/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U168/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U168/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U168/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U175/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U175/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U175/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U175/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U175/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U175/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U175/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U174/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U174/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U174/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U174/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U174/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U174/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U174/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U176/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U176/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U176/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U176/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U176/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U176/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U176/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_s_reg_18612_reg, operation Mode is: (A*(B:0x16f))'.
DSP Report: register tmp_s_reg_18612_reg is absorbed into DSP tmp_s_reg_18612_reg.
DSP Report: operator mul_10s_10ns_18_1_1_U97/tmp_product is absorbed into DSP tmp_s_reg_18612_reg.
DSP Report: Generating DSP mac_muladd_10s_8s_18ns_18_1_1_U172/hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2_U/p, operation Mode is: C+A*(B:0x3ff8d).
DSP Report: operator mac_muladd_10s_8s_18ns_18_1_1_U172/hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_10s_8s_18ns_18_1_1_U172/hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_10s_8s_18ns_18_1_1_U172/hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2_U/m is absorbed into DSP mac_muladd_10s_8s_18ns_18_1_1_U172/hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U173/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U173/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U173/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U173/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U173/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U173/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U173/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U180/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U180/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U180/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U180/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U180/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U180/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U180/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U179/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U179/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U179/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U179/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U179/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U179/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U179/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U181/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_15_reg_18788_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U181/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U181/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U181/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U181/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U181/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U181/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U181/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U177/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*(B:0x3ff67).
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U177/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U177/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U177/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U177/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U177/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U177/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U178/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_12_reg_18652_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U178/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U178/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U178/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U178/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U178/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U178/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U178/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U185/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U185/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U185/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U185/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U185/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U185/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U185/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U184/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U184/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U184/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U184/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U184/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U184/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U184/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U186/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w_19_reg_18823_reg is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U186/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U186/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U186/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U186/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U186/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U186/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U186/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U182/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*(B:0x3fe45).
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U182/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U182/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U182/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U182/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U182/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U182/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U183/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w_16_reg_18803_reg is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U183/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U183/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U183/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U183/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U183/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U183/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U183/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U190/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U190/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U190/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U190/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U190/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U190/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U190/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U189/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U189/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U189/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U189/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U189/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U189/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U189/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U191/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U191/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U191/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U191/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U191/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U191/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U191/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_24_reg_18833_reg, operation Mode is: (A*(B:0x16f))'.
DSP Report: register tmp_24_reg_18833_reg is absorbed into DSP tmp_24_reg_18833_reg.
DSP Report: operator mul_10s_10ns_18_1_1_U112/tmp_product is absorbed into DSP tmp_24_reg_18833_reg.
DSP Report: Generating DSP mac_muladd_10s_8s_18ns_18_1_1_U187/hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2_U/p, operation Mode is: C+A*(B:0x3ff8d).
DSP Report: operator mac_muladd_10s_8s_18ns_18_1_1_U187/hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_10s_8s_18ns_18_1_1_U187/hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_10s_8s_18ns_18_1_1_U187/hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2_U/m is absorbed into DSP mac_muladd_10s_8s_18ns_18_1_1_U187/hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U188/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U188/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U188/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U188/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U188/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U188/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U188/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U195/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U195/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U195/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U195/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U195/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U195/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U195/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U194/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U194/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U194/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U194/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U194/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U194/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U194/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U196/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_27_reg_19009_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U196/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U196/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U196/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U196/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U196/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U196/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U196/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U192/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*(B:0x3ff67).
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U192/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U192/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U192/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U192/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U192/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U192/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U193/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_24_reg_18873_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U193/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U193/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U193/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U193/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U193/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U193/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U193/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U200/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U200/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U200/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U200/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U200/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U200/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U200/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U199/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U199/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U199/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U199/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U199/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U199/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U199/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U201/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w_31_reg_19044_reg is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U201/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U201/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U201/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U201/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U201/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U201/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U201/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U197/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*(B:0x3fe45).
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U197/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U197/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U197/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U197/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U197/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U197/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U198/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w_28_reg_19024_reg is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U198/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U198/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U198/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U198/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U198/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U198/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U198/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U205/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U205/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U205/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U205/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U205/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U205/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U205/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U204/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U204/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U204/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U204/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U204/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U204/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U204/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U206/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U206/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U206/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U206/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U206/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U206/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U206/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_39_reg_19054_reg, operation Mode is: (A*(B:0x16f))'.
DSP Report: register tmp_39_reg_19054_reg is absorbed into DSP tmp_39_reg_19054_reg.
DSP Report: operator mul_10s_10ns_18_1_1_U127/tmp_product is absorbed into DSP tmp_39_reg_19054_reg.
DSP Report: Generating DSP mac_muladd_10s_8s_18ns_18_1_1_U202/hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2_U/p, operation Mode is: C+A*(B:0x3ff8d).
DSP Report: operator mac_muladd_10s_8s_18ns_18_1_1_U202/hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_10s_8s_18ns_18_1_1_U202/hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_10s_8s_18ns_18_1_1_U202/hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2_U/m is absorbed into DSP mac_muladd_10s_8s_18ns_18_1_1_U202/hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U203/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U203/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U203/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U203/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U203/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U203/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U203/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U210/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U210/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U210/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U210/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U210/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U210/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U210/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U209/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U209/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U209/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U209/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U209/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U209/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U209/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U211/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_39_reg_19230_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U211/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U211/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U211/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U211/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U211/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U211/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U211/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U207/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*(B:0x3ff67).
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U207/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U207/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U207/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U207/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U207/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U207/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U208/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_36_reg_19094_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U208/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U208/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U208/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U208/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U208/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U208/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U208/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U215/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U215/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U215/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U215/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U215/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U215/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U215/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U214/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U214/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U214/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U214/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U214/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U214/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U214/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U216/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w_43_reg_19265_reg is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U216/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U216/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U216/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U216/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U216/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U216/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U216/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U212/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*(B:0x3fe45).
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U212/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U212/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U212/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U212/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U212/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U212/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U213/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w_40_reg_19245_reg is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U213/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U213/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U213/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U213/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U213/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U213/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U213/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U220/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U220/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U220/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U220/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U220/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U220/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U220/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U219/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U219/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U219/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U219/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U219/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U219/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U219/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U221/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U221/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U221/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U221/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U221/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U221/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U221/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_54_reg_19275_reg, operation Mode is: (A*(B:0x16f))'.
DSP Report: register tmp_54_reg_19275_reg is absorbed into DSP tmp_54_reg_19275_reg.
DSP Report: operator mul_10s_10ns_18_1_1_U142/tmp_product is absorbed into DSP tmp_54_reg_19275_reg.
DSP Report: Generating DSP mac_muladd_10s_8s_18ns_18_1_1_U217/hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2_U/p, operation Mode is: C+A*(B:0x3ff8d).
DSP Report: operator mac_muladd_10s_8s_18ns_18_1_1_U217/hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_10s_8s_18ns_18_1_1_U217/hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_10s_8s_18ns_18_1_1_U217/hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2_U/m is absorbed into DSP mac_muladd_10s_8s_18ns_18_1_1_U217/hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U218/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U218/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U218/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U218/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U218/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U218/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U218/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U225/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U225/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U225/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U225/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U225/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U225/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U225/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U224/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U224/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U224/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U224/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U224/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U224/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U224/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U226/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_51_reg_19451_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U226/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U226/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U226/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U226/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U226/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U226/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U226/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U222/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*(B:0x3ff67).
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U222/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U222/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U222/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U222/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U222/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U222/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U223/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_48_reg_19315_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U223/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U223/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U223/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U223/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U223/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U223/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U223/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U230/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U230/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U230/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U230/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U230/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U230/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U230/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U229/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U229/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U229/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U229/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U229/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U229/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U229/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U231/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w_55_reg_19486_reg is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U231/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U231/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U231/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U231/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U231/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U231/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U231/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U227/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*(B:0x3fe45).
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U227/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U227/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U227/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U227/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U227/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U227/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U228/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w_52_reg_19466_reg is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U228/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U228/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U228/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U228/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U228/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U228/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U228/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U235/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U235/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U235/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U235/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U235/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U235/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U235/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U234/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U234/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U234/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U234/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U234/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U234/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U234/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U236/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U236/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U236/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U236/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U236/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U236/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U236/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_69_reg_19496_reg, operation Mode is: (A*(B:0x16f))'.
DSP Report: register tmp_69_reg_19496_reg is absorbed into DSP tmp_69_reg_19496_reg.
DSP Report: operator mul_10s_10ns_18_1_1_U157/tmp_product is absorbed into DSP tmp_69_reg_19496_reg.
DSP Report: Generating DSP mac_muladd_10s_8s_18ns_18_1_1_U232/hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2_U/p, operation Mode is: C+A*(B:0x3ff8d).
DSP Report: operator mac_muladd_10s_8s_18ns_18_1_1_U232/hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_10s_8s_18ns_18_1_1_U232/hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_10s_8s_18ns_18_1_1_U232/hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2_U/m is absorbed into DSP mac_muladd_10s_8s_18ns_18_1_1_U232/hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U233/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U233/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U233/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U233/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U233/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U233/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U233/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
WARNING: [Synth 8-7129] Port sparse_arr_hash_0_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_0_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_0_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_0_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_1_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_1_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_1_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_1_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_2_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_2_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_2_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_2_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_3_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_3_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_3_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_3_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_4_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_4_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_s is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:59 ; elapsed = 00:00:58 . Memory (MB): peak = 4330.582 ; gain = 1898.516 ; free physical = 452356 ; free virtual = 850808
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+--------------------------------------------------------------------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                                               | DSP Mapping      | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------------------------------------------------------------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|hls_dummy_mul_10s_10ns_18_1_1                                             | A*(B:0x1a9)      | 10     | 10     | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_10s_10ns_18_1_1                                             | A*(B:0x1a9)      | 10     | 10     | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_10s_10ns_18_1_1                                             | A*(B:0x1a9)      | 10     | 10     | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_10s_10ns_18_1_1                                             | A*(B:0x1a9)      | 10     | 10     | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_10s_10ns_18_1_1                                             | A*(B:0x1a9)      | 10     | 10     | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_s | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_s | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_s | C'+A*B2          | 10     | 10     | 18     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_s | C'+A*(B:0x3ff67) | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_s | C'+A*B2          | 10     | 10     | 18     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_s | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_s | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_s | C'+A*B2          | 10     | 9      | 18     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_s | C'+A*(B:0x3fe45) | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_s | C'+A*B2          | 10     | 9      | 18     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_s | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_s | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_s | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_s | (A*(B:0x16f))'   | 10     | 10     | -      | -      | 18     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2                           | C+A*(B:0x3ff8d)  | 10     | 8      | 18     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_s | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_s | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_s | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_s | C'+A2*B          | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_s | C'+A*(B:0x3ff67) | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_s | C'+A2*B          | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_s | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_s | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_s | C'+A*B2          | 10     | 9      | 18     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_s | C'+A*(B:0x3fe45) | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_s | C'+A*B2          | 10     | 9      | 18     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_s | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_s | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_s | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_s | (A*(B:0x16f))'   | 10     | 10     | -      | -      | 18     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2                           | C+A*(B:0x3ff8d)  | 10     | 8      | 18     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_s | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_s | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_s | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_s | C'+A2*B          | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_s | C'+A*(B:0x3ff67) | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_s | C'+A2*B          | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_s | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_s | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_s | C'+A*B2          | 10     | 9      | 18     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_s | C'+A*(B:0x3fe45) | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_s | C'+A*B2          | 10     | 9      | 18     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_s | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_s | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_s | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_s | (A*(B:0x16f))'   | 10     | 10     | -      | -      | 18     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2                           | C+A*(B:0x3ff8d)  | 10     | 8      | 18     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_s | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_s | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_s | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_s | C'+A2*B          | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_s | C'+A*(B:0x3ff67) | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_s | C'+A2*B          | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_s | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_s | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_s | C'+A*B2          | 10     | 9      | 18     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_s | C'+A*(B:0x3fe45) | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_s | C'+A*B2          | 10     | 9      | 18     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_s | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_s | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_s | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_s | (A*(B:0x16f))'   | 10     | 10     | -      | -      | 18     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2                           | C+A*(B:0x3ff8d)  | 10     | 8      | 18     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_s | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_s | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_s | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_s | C'+A2*B          | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_s | C'+A*(B:0x3ff67) | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_s | C'+A2*B          | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_s | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_s | C'+A*B           | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_s | C'+A*B2          | 10     | 9      | 18     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_s | C'+A*(B:0x3fe45) | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_s | C'+A*B2          | 10     | 9      | 18     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_s | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_s | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_s | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_s | (A*(B:0x16f))'   | 10     | 10     | -      | -      | 18     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2                           | C+A*(B:0x3ff8d)  | 10     | 8      | 18     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_s | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
+--------------------------------------------------------------------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:01 ; elapsed = 00:01:01 . Memory (MB): peak = 4330.582 ; gain = 1898.516 ; free physical = 452357 ; free virtual = 850809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:08 ; elapsed = 00:01:07 . Memory (MB): peak = 4330.582 ; gain = 1898.516 ; free physical = 452349 ; free virtual = 850805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:13 ; elapsed = 00:01:13 . Memory (MB): peak = 4330.582 ; gain = 1898.516 ; free physical = 452348 ; free virtual = 850803
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:13 ; elapsed = 00:01:13 . Memory (MB): peak = 4330.582 ; gain = 1898.516 ; free physical = 452348 ; free virtual = 850803
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:14 ; elapsed = 00:01:14 . Memory (MB): peak = 4330.582 ; gain = 1898.516 ; free physical = 452361 ; free virtual = 850816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:15 ; elapsed = 00:01:15 . Memory (MB): peak = 4330.582 ; gain = 1898.516 ; free physical = 452362 ; free virtual = 850817
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:17 ; elapsed = 00:01:17 . Memory (MB): peak = 4330.582 ; gain = 1898.516 ; free physical = 452375 ; free virtual = 850830
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:17 ; elapsed = 00:01:17 . Memory (MB): peak = 4330.582 ; gain = 1898.516 ; free physical = 452375 ; free virtual = 850831
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+--------------------------------------------------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                                               | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------------------------------------------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|hls_dummy_mul_10s_10ns_18_1_1                                             | A*B         | 9      | 9      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_10s_10ns_18_1_1                                             | A*B         | 9      | 9      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_10s_10ns_18_1_1                                             | A*B         | 9      | 9      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_10s_10ns_18_1_1                                             | A*B         | 9      | 9      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_10s_10ns_18_1_1                                             | A*B         | 9      | 9      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_s | (A*B)'      | 30     | 9      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_s | (A*B)'      | 30     | 9      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_s | (A*B)'      | 30     | 9      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_s | (A*B)'      | 30     | 9      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_s | (A*B)'      | 30     | 9      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_s | C'+A*B'     | 30     | 18     | 48     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_s | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_s | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_s | C'+A*B'     | 30     | 18     | 48     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_s | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_s | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_s | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_s | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_s | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_s | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_s | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_s | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_s | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_s | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_s | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_s | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_s | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_s | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_s | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_s | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_s | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_s | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_s | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_s | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_s | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_s | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_s | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_s | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_s | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_s | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_s | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_s | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_s | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_s | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_s | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_s | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_s | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_s | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_s | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_s | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_s | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_s | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_s | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_s | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_s | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2                           | C+A*B       | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2                           | C+A*B       | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2                           | C+A*B       | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2                           | C+A*B       | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2                           | C+A*B       | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_s | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_s | C'+A*B'     | 30     | 18     | 48     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_s | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_s | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_s | C'+A*B'     | 30     | 18     | 48     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_s | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_s | C'+A*B'     | 30     | 18     | 48     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_s | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_s | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_s | C'+A*B'     | 30     | 18     | 48     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_s | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_s | C'+A*B'     | 30     | 18     | 48     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_s | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_s | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_s | C'+A*B'     | 30     | 18     | 48     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_s | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_s | C'+A*B'     | 30     | 18     | 48     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_s | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_s | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_s | C'+A*B'     | 30     | 18     | 48     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_s | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_s | C'+A*B'     | 30     | 18     | 48     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_s | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_s | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_s | C'+A*B'     | 30     | 18     | 48     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
+--------------------------------------------------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |BUFG            |     1|
|2     |CARRY8          |  1154|
|3     |DSP48E2         |    18|
|4     |DSP_ALU         |    67|
|5     |DSP_A_B_DATA    |    67|
|6     |DSP_C_DATA      |    67|
|7     |DSP_MULTIPLIER  |    67|
|8     |DSP_M_DATA      |    67|
|9     |DSP_OUTPUT      |    67|
|10    |DSP_PREADD      |    67|
|11    |DSP_PREADD_DATA |    67|
|12    |LUT1            |   294|
|13    |LUT2            |  2932|
|14    |LUT3            |  2302|
|15    |LUT4            |  5879|
|16    |LUT5            |  1248|
|17    |LUT6            |  8075|
|18    |MUXF7           |    15|
|19    |FDRE            |  3258|
|20    |FDSE            |   193|
|21    |IBUF            |  1004|
|22    |OBUF            |   168|
+------+----------------+------+

Report Instance Areas: 
+------+--------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+
|      |Instance                                                            |Module                                                                                                                                                                 |Cells |
+------+--------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+
|1     |top                                                                 |                                                                                                                                                                       | 27077|
|2     |  Block_entry28_proc_U0                                             |hls_dummy_Block_entry28_proc                                                                                                                                           |   150|
|3     |  sparse_arr_feat_conv1_out_1_U                                     |hls_dummy_fifo_w10_d2_S                                                                                                                                                |    38|
|4     |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_356                                                                                                                                   |    30|
|5     |  sparse_arr_feat_conv1_out_2_U                                     |hls_dummy_fifo_w10_d2_S_0                                                                                                                                              |   655|
|6     |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_355                                                                                                                                   |   647|
|7     |  sparse_arr_feat_conv1_out_3_U                                     |hls_dummy_fifo_w10_d2_S_1                                                                                                                                              |    38|
|8     |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_354                                                                                                                                   |    30|
|9     |  sparse_arr_feat_conv1_out_4_U                                     |hls_dummy_fifo_w10_d2_S_2                                                                                                                                              |   665|
|10    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_353                                                                                                                                   |   657|
|11    |  sparse_arr_feat_conv1_out_5_U                                     |hls_dummy_fifo_w10_d2_S_3                                                                                                                                              |    39|
|12    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_352                                                                                                                                   |    30|
|13    |  sparse_arr_feat_conv1_out_6_U                                     |hls_dummy_fifo_w10_d2_S_4                                                                                                                                              |   689|
|14    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_351                                                                                                                                   |   681|
|15    |  sparse_arr_feat_conv1_out_7_U                                     |hls_dummy_fifo_w10_d2_S_5                                                                                                                                              |    38|
|16    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_350                                                                                                                                   |    30|
|17    |  sparse_arr_feat_conv1_out_8_U                                     |hls_dummy_fifo_w10_d2_S_6                                                                                                                                              |   784|
|18    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_349                                                                                                                                   |   775|
|19    |  sparse_arr_feat_conv1_out_9_U                                     |hls_dummy_fifo_w10_d2_S_7                                                                                                                                              |    39|
|20    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_348                                                                                                                                   |    30|
|21    |  sparse_arr_feat_conv1_out_U                                       |hls_dummy_fifo_w10_d2_S_8                                                                                                                                              |   673|
|22    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_347                                                                                                                                   |   664|
|23    |  sparse_arr_feat_conv2_out_10_U                                    |hls_dummy_fifo_w10_d2_S_9                                                                                                                                              |    50|
|24    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_346                                                                                                                                   |    40|
|25    |  sparse_arr_feat_conv2_out_11_U                                    |hls_dummy_fifo_w10_d2_S_10                                                                                                                                             |    50|
|26    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_345                                                                                                                                   |    40|
|27    |  sparse_arr_feat_conv2_out_12_U                                    |hls_dummy_fifo_w10_d2_S_11                                                                                                                                             |    51|
|28    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_344                                                                                                                                   |    40|
|29    |  sparse_arr_feat_conv2_out_13_U                                    |hls_dummy_fifo_w10_d2_S_12                                                                                                                                             |    49|
|30    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_343                                                                                                                                   |    40|
|31    |  sparse_arr_feat_conv2_out_14_U                                    |hls_dummy_fifo_w10_d2_S_13                                                                                                                                             |    50|
|32    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_342                                                                                                                                   |    40|
|33    |  sparse_arr_feat_conv2_out_1_U                                     |hls_dummy_fifo_w10_d2_S_14                                                                                                                                             |    48|
|34    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_341                                                                                                                                   |    40|
|35    |  sparse_arr_feat_conv2_out_2_U                                     |hls_dummy_fifo_w10_d2_S_15                                                                                                                                             |    50|
|36    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_340                                                                                                                                   |    40|
|37    |  sparse_arr_feat_conv2_out_3_U                                     |hls_dummy_fifo_w10_d2_S_16                                                                                                                                             |    49|
|38    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_339                                                                                                                                   |    40|
|39    |  sparse_arr_feat_conv2_out_4_U                                     |hls_dummy_fifo_w10_d2_S_17                                                                                                                                             |    50|
|40    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_338                                                                                                                                   |    40|
|41    |  sparse_arr_feat_conv2_out_5_U                                     |hls_dummy_fifo_w10_d2_S_18                                                                                                                                             |    51|
|42    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_337                                                                                                                                   |    40|
|43    |  sparse_arr_feat_conv2_out_6_U                                     |hls_dummy_fifo_w10_d2_S_19                                                                                                                                             |    50|
|44    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_336                                                                                                                                   |    40|
|45    |  sparse_arr_feat_conv2_out_7_U                                     |hls_dummy_fifo_w10_d2_S_20                                                                                                                                             |    48|
|46    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_335                                                                                                                                   |    40|
|47    |  sparse_arr_feat_conv2_out_8_U                                     |hls_dummy_fifo_w10_d2_S_21                                                                                                                                             |    68|
|48    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_334                                                                                                                                   |    40|
|49    |  sparse_arr_feat_conv2_out_9_U                                     |hls_dummy_fifo_w10_d2_S_22                                                                                                                                             |    50|
|50    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_333                                                                                                                                   |    40|
|51    |  sparse_arr_feat_conv2_out_U                                       |hls_dummy_fifo_w10_d2_S_23                                                                                                                                             |    50|
|52    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_332                                                                                                                                   |    40|
|53    |  sparse_arr_feat_reduce_out_1_U                                    |hls_dummy_fifo_w10_d2_S_24                                                                                                                                             |   613|
|54    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_331                                                                                                                                   |   603|
|55    |  sparse_arr_feat_reduce_out_2_U                                    |hls_dummy_fifo_w10_d2_S_25                                                                                                                                             |   646|
|56    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_330                                                                                                                                   |   635|
|57    |  sparse_arr_feat_reduce_out_3_U                                    |hls_dummy_fifo_w10_d2_S_26                                                                                                                                             |   601|
|58    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_329                                                                                                                                   |   590|
|59    |  sparse_arr_feat_reduce_out_4_U                                    |hls_dummy_fifo_w10_d2_S_27                                                                                                                                             |   615|
|60    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_328                                                                                                                                   |   604|
|61    |  sparse_arr_feat_reduce_out_U                                      |hls_dummy_fifo_w10_d2_S_28                                                                                                                                             |   645|
|62    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg                                                                                                                                       |   634|
|63    |  sparse_arr_hash_reduce_out_1_c13_channel_U                        |hls_dummy_fifo_w4_d2_S                                                                                                                                                 |    50|
|64    |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                               |hls_dummy_fifo_w4_d2_S_ShiftReg_327                                                                                                                                    |    39|
|65    |  sparse_arr_hash_reduce_out_1_c_U                                  |hls_dummy_fifo_w4_d2_S_29                                                                                                                                              |    46|
|66    |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                               |hls_dummy_fifo_w4_d2_S_ShiftReg_326                                                                                                                                    |    37|
|67    |  sparse_arr_hash_reduce_out_2_c14_channel_U                        |hls_dummy_fifo_w4_d2_S_30                                                                                                                                              |    50|
|68    |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                               |hls_dummy_fifo_w4_d2_S_ShiftReg_325                                                                                                                                    |    40|
|69    |  sparse_arr_hash_reduce_out_2_c_U                                  |hls_dummy_fifo_w4_d2_S_31                                                                                                                                              |    41|
|70    |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                               |hls_dummy_fifo_w4_d2_S_ShiftReg_324                                                                                                                                    |    32|
|71    |  sparse_arr_hash_reduce_out_3_c15_channel_U                        |hls_dummy_fifo_w4_d2_S_32                                                                                                                                              |    52|
|72    |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                               |hls_dummy_fifo_w4_d2_S_ShiftReg_323                                                                                                                                    |    42|
|73    |  sparse_arr_hash_reduce_out_3_c_U                                  |hls_dummy_fifo_w4_d2_S_33                                                                                                                                              |    41|
|74    |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                               |hls_dummy_fifo_w4_d2_S_ShiftReg_322                                                                                                                                    |    28|
|75    |  sparse_arr_hash_reduce_out_4_c16_channel_U                        |hls_dummy_fifo_w4_d2_S_34                                                                                                                                              |    55|
|76    |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                               |hls_dummy_fifo_w4_d2_S_ShiftReg_321                                                                                                                                    |    45|
|77    |  sparse_arr_hash_reduce_out_4_c_U                                  |hls_dummy_fifo_w4_d2_S_35                                                                                                                                              |    37|
|78    |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                               |hls_dummy_fifo_w4_d2_S_ShiftReg_320                                                                                                                                    |    26|
|79    |  sparse_arr_hash_reduce_out_5_c17_channel_U                        |hls_dummy_fifo_w4_d2_S_36                                                                                                                                              |    55|
|80    |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                               |hls_dummy_fifo_w4_d2_S_ShiftReg_319                                                                                                                                    |    45|
|81    |  sparse_arr_hash_reduce_out_5_c_U                                  |hls_dummy_fifo_w4_d2_S_37                                                                                                                                              |    39|
|82    |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                               |hls_dummy_fifo_w4_d2_S_ShiftReg_318                                                                                                                                    |    30|
|83    |  sparse_arr_hash_reduce_out_6_c18_channel_U                        |hls_dummy_fifo_w4_d2_S_38                                                                                                                                              |    59|
|84    |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                               |hls_dummy_fifo_w4_d2_S_ShiftReg_317                                                                                                                                    |    48|
|85    |  sparse_arr_hash_reduce_out_6_c_U                                  |hls_dummy_fifo_w4_d2_S_39                                                                                                                                              |    49|
|86    |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                               |hls_dummy_fifo_w4_d2_S_ShiftReg_316                                                                                                                                    |    40|
|87    |  sparse_arr_hash_reduce_out_7_c19_channel_U                        |hls_dummy_fifo_w4_d2_S_40                                                                                                                                              |    57|
|88    |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                               |hls_dummy_fifo_w4_d2_S_ShiftReg_315                                                                                                                                    |    47|
|89    |  sparse_arr_hash_reduce_out_7_c_U                                  |hls_dummy_fifo_w4_d2_S_41                                                                                                                                              |    51|
|90    |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                               |hls_dummy_fifo_w4_d2_S_ShiftReg_314                                                                                                                                    |    41|
|91    |  sparse_arr_hash_reduce_out_8_c20_channel_U                        |hls_dummy_fifo_w4_d2_S_42                                                                                                                                              |    48|
|92    |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                               |hls_dummy_fifo_w4_d2_S_ShiftReg_313                                                                                                                                    |    38|
|93    |  sparse_arr_hash_reduce_out_8_c_U                                  |hls_dummy_fifo_w4_d2_S_43                                                                                                                                              |    38|
|94    |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                               |hls_dummy_fifo_w4_d2_S_ShiftReg_312                                                                                                                                    |    29|
|95    |  sparse_arr_hash_reduce_out_9_c21_channel_U                        |hls_dummy_fifo_w4_d2_S_44                                                                                                                                              |    41|
|96    |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                               |hls_dummy_fifo_w4_d2_S_ShiftReg_311                                                                                                                                    |    31|
|97    |  sparse_arr_hash_reduce_out_9_c_U                                  |hls_dummy_fifo_w4_d2_S_45                                                                                                                                              |    35|
|98    |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                               |hls_dummy_fifo_w4_d2_S_ShiftReg_310                                                                                                                                    |    26|
|99    |  sparse_arr_hash_reduce_out_c12_channel_U                          |hls_dummy_fifo_w4_d2_S_46                                                                                                                                              |    51|
|100   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                               |hls_dummy_fifo_w4_d2_S_ShiftReg_309                                                                                                                                    |    39|
|101   |  sparse_arr_hash_reduce_out_c_U                                    |hls_dummy_fifo_w4_d2_S_47                                                                                                                                              |    47|
|102   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                               |hls_dummy_fifo_w4_d2_S_ShiftReg                                                                                                                                        |    38|
|103   |  sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_U0  |hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_s                                                                                              |  4353|
|104   |    mul_10s_10ns_18_1_1_U10                                         |hls_dummy_mul_10s_10ns_18_1_1                                                                                                                                          |     1|
|105   |    mul_10s_10ns_18_1_1_U20                                         |hls_dummy_mul_10s_10ns_18_1_1_260                                                                                                                                      |     3|
|106   |    mul_10s_10ns_18_1_1_U30                                         |hls_dummy_mul_10s_10ns_18_1_1_261                                                                                                                                      |     2|
|107   |    mul_10s_10ns_18_1_1_U40                                         |hls_dummy_mul_10s_10ns_18_1_1_262                                                                                                                                      |     3|
|108   |    mul_10s_10ns_18_1_1_U50                                         |hls_dummy_mul_10s_10ns_18_1_1_263                                                                                                                                      |     1|
|109   |    mul_10s_10s_18_1_1_U11                                          |hls_dummy_mul_10s_10s_18_1_1_264                                                                                                                                       |   123|
|110   |    mul_10s_10s_18_1_1_U12                                          |hls_dummy_mul_10s_10s_18_1_1_265                                                                                                                                       |   106|
|111   |    mul_10s_10s_18_1_1_U13                                          |hls_dummy_mul_10s_10s_18_1_1_266                                                                                                                                       |   119|
|112   |    mul_10s_10s_18_1_1_U14                                          |hls_dummy_mul_10s_10s_18_1_1_267                                                                                                                                       |   146|
|113   |    mul_10s_10s_18_1_1_U15                                          |hls_dummy_mul_10s_10s_18_1_1_268                                                                                                                                       |    19|
|114   |    mul_10s_10s_18_1_1_U16                                          |hls_dummy_mul_10s_10s_18_1_1_269                                                                                                                                       |    99|
|115   |    mul_10s_10s_18_1_1_U17                                          |hls_dummy_mul_10s_10s_18_1_1_270                                                                                                                                       |    60|
|116   |    mul_10s_10s_18_1_1_U18                                          |hls_dummy_mul_10s_10s_18_1_1_271                                                                                                                                       |    59|
|117   |    mul_10s_10s_18_1_1_U19                                          |hls_dummy_mul_10s_10s_18_1_1_272                                                                                                                                       |   122|
|118   |    mul_10s_10s_18_1_1_U21                                          |hls_dummy_mul_10s_10s_18_1_1_273                                                                                                                                       |    79|
|119   |    mul_10s_10s_18_1_1_U22                                          |hls_dummy_mul_10s_10s_18_1_1_274                                                                                                                                       |    68|
|120   |    mul_10s_10s_18_1_1_U23                                          |hls_dummy_mul_10s_10s_18_1_1_275                                                                                                                                       |    68|
|121   |    mul_10s_10s_18_1_1_U24                                          |hls_dummy_mul_10s_10s_18_1_1_276                                                                                                                                       |   117|
|122   |    mul_10s_10s_18_1_1_U25                                          |hls_dummy_mul_10s_10s_18_1_1_277                                                                                                                                       |    18|
|123   |    mul_10s_10s_18_1_1_U26                                          |hls_dummy_mul_10s_10s_18_1_1_278                                                                                                                                       |    65|
|124   |    mul_10s_10s_18_1_1_U27                                          |hls_dummy_mul_10s_10s_18_1_1_279                                                                                                                                       |    56|
|125   |    mul_10s_10s_18_1_1_U28                                          |hls_dummy_mul_10s_10s_18_1_1_280                                                                                                                                       |    56|
|126   |    mul_10s_10s_18_1_1_U29                                          |hls_dummy_mul_10s_10s_18_1_1_281                                                                                                                                       |   119|
|127   |    mul_10s_10s_18_1_1_U31                                          |hls_dummy_mul_10s_10s_18_1_1_282                                                                                                                                       |    76|
|128   |    mul_10s_10s_18_1_1_U32                                          |hls_dummy_mul_10s_10s_18_1_1_283                                                                                                                                       |    68|
|129   |    mul_10s_10s_18_1_1_U33                                          |hls_dummy_mul_10s_10s_18_1_1_284                                                                                                                                       |    74|
|130   |    mul_10s_10s_18_1_1_U34                                          |hls_dummy_mul_10s_10s_18_1_1_285                                                                                                                                       |    82|
|131   |    mul_10s_10s_18_1_1_U35                                          |hls_dummy_mul_10s_10s_18_1_1_286                                                                                                                                       |    19|
|132   |    mul_10s_10s_18_1_1_U36                                          |hls_dummy_mul_10s_10s_18_1_1_287                                                                                                                                       |    87|
|133   |    mul_10s_10s_18_1_1_U37                                          |hls_dummy_mul_10s_10s_18_1_1_288                                                                                                                                       |    54|
|134   |    mul_10s_10s_18_1_1_U38                                          |hls_dummy_mul_10s_10s_18_1_1_289                                                                                                                                       |    54|
|135   |    mul_10s_10s_18_1_1_U39                                          |hls_dummy_mul_10s_10s_18_1_1_290                                                                                                                                       |    68|
|136   |    mul_10s_10s_18_1_1_U41                                          |hls_dummy_mul_10s_10s_18_1_1_291                                                                                                                                       |    81|
|137   |    mul_10s_10s_18_1_1_U42                                          |hls_dummy_mul_10s_10s_18_1_1_292                                                                                                                                       |    80|
|138   |    mul_10s_10s_18_1_1_U43                                          |hls_dummy_mul_10s_10s_18_1_1_293                                                                                                                                       |    74|
|139   |    mul_10s_10s_18_1_1_U44                                          |hls_dummy_mul_10s_10s_18_1_1_294                                                                                                                                       |    80|
|140   |    mul_10s_10s_18_1_1_U45                                          |hls_dummy_mul_10s_10s_18_1_1_295                                                                                                                                       |    19|
|141   |    mul_10s_10s_18_1_1_U46                                          |hls_dummy_mul_10s_10s_18_1_1_296                                                                                                                                       |    91|
|142   |    mul_10s_10s_18_1_1_U47                                          |hls_dummy_mul_10s_10s_18_1_1_297                                                                                                                                       |    56|
|143   |    mul_10s_10s_18_1_1_U48                                          |hls_dummy_mul_10s_10s_18_1_1_298                                                                                                                                       |    54|
|144   |    mul_10s_10s_18_1_1_U49                                          |hls_dummy_mul_10s_10s_18_1_1_299                                                                                                                                       |    88|
|145   |    mul_10s_10s_18_1_1_U51                                          |hls_dummy_mul_10s_10s_18_1_1_300                                                                                                                                       |    76|
|146   |    mul_10s_10s_18_1_1_U52                                          |hls_dummy_mul_10s_10s_18_1_1_301                                                                                                                                       |    79|
|147   |    mul_10s_10s_18_1_1_U53                                          |hls_dummy_mul_10s_10s_18_1_1_302                                                                                                                                       |    78|
|148   |    mul_10s_10s_18_1_1_U54                                          |hls_dummy_mul_10s_10s_18_1_1_303                                                                                                                                       |   139|
|149   |    mul_10s_10s_18_1_1_U55                                          |hls_dummy_mul_10s_10s_18_1_1_304                                                                                                                                       |    19|
|150   |    mul_10s_10s_18_1_1_U56                                          |hls_dummy_mul_10s_10s_18_1_1_305                                                                                                                                       |    87|
|151   |    mul_10s_10s_18_1_1_U57                                          |hls_dummy_mul_10s_10s_18_1_1_306                                                                                                                                       |    62|
|152   |    mul_10s_10s_18_1_1_U58                                          |hls_dummy_mul_10s_10s_18_1_1_307                                                                                                                                       |    58|
|153   |    mul_10s_10s_18_1_1_U59                                          |hls_dummy_mul_10s_10s_18_1_1_308                                                                                                                                       |    94|
|154   |  sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_U0  |hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_s                                                                                              |  8591|
|155   |    tmp_s_reg_18612_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_U0/tmp_24_reg_18833_reg_funnel__1                                                                       |     8|
|156   |    tmp_24_reg_18833_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_U0/tmp_24_reg_18833_reg_funnel                                                                          |     8|
|157   |    tmp_39_reg_19054_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_U0/tmp_24_reg_18833_reg_funnel__2                                                                       |     8|
|158   |    tmp_54_reg_19275_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_U0/tmp_24_reg_18833_reg_funnel__4                                                                       |     8|
|159   |    tmp_69_reg_19496_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_U0/tmp_24_reg_18833_reg_funnel__3                                                                       |     8|
|160   |    mac_muladd_10s_10s_18ns_18_1_1_U163                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1                                                                                                                               |    27|
|161   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U            |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_259                                                                                                                   |    27|
|162   |    mac_muladd_10s_10s_18ns_18_1_1_U164                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_48                                                                                                                            |    38|
|163   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U            |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_258                                                                                                                   |    38|
|164   |    mac_muladd_10s_10s_18ns_18_1_1_U165                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_49                                                                                                                            |    48|
|165   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U            |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_257                                                                                                                   |    48|
|166   |    mac_muladd_10s_10s_18ns_18_1_1_U166                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_50                                                                                                                            |    46|
|167   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U            |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_256                                                                                                                   |    46|
|168   |    mac_muladd_10s_10s_18ns_18_1_1_U167                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_51                                                                                                                            |     1|
|169   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U            |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_255                                                                                                                   |     1|
|170   |    mac_muladd_10s_10s_18ns_18_1_1_U173                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_52                                                                                                                            |    16|
|171   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U            |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_254                                                                                                                   |    16|
|172   |        p                                                           |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U188/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__14  |     8|
|173   |    mac_muladd_10s_10s_18ns_18_1_1_U174                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_53                                                                                                                            |    34|
|174   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U            |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_253                                                                                                                   |    34|
|175   |    mac_muladd_10s_10s_18ns_18_1_1_U175                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_54                                                                                                                            |    45|
|176   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U            |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_252                                                                                                                   |    45|
|177   |    mac_muladd_10s_10s_18ns_18_1_1_U176                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_55                                                                                                                            |    32|
|178   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U            |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_251                                                                                                                   |    32|
|179   |    mac_muladd_10s_10s_18ns_18_1_1_U178                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_56                                                                                                                            |    35|
|180   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U            |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_250                                                                                                                   |    35|
|181   |        p                                                           |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U223/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__6   |     8|
|182   |    mac_muladd_10s_10s_18ns_18_1_1_U179                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_57                                                                                                                            |    45|
|183   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U            |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_249                                                                                                                   |    45|
|184   |        p                                                           |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_U0/mac_muladd_10s_9s_18ns_18_1_1_U200/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p_funnel__19    |     8|
|185   |    mac_muladd_10s_10s_18ns_18_1_1_U180                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_58                                                                                                                            |    55|
|186   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U            |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_248                                                                                                                   |    55|
|187   |        p                                                           |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_U0/mac_muladd_10s_9s_18ns_18_1_1_U200/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p_funnel__7     |     8|
|188   |    mac_muladd_10s_10s_18ns_18_1_1_U181                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_59                                                                                                                            |    52|
|189   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U            |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_247                                                                                                                   |    52|
|190   |        p                                                           |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U223/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__5   |     8|
|191   |    mac_muladd_10s_10s_18ns_18_1_1_U182                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_60                                                                                                                            |     8|
|192   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U            |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_246                                                                                                                   |     8|
|193   |        p                                                           |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U188/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__6   |     8|
|194   |    mac_muladd_10s_10s_18ns_18_1_1_U188                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_61                                                                                                                            |    21|
|195   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U            |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_245                                                                                                                   |    21|
|196   |        p                                                           |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U188/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel      |     8|
|197   |    mac_muladd_10s_10s_18ns_18_1_1_U189                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_62                                                                                                                            |    41|
|198   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U            |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_244                                                                                                                   |    41|
|199   |        p                                                           |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_U0/mac_muladd_10s_9s_18ns_18_1_1_U200/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p_funnel__14    |     8|
|200   |    mac_muladd_10s_10s_18ns_18_1_1_U190                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_63                                                                                                                            |    52|
|201   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U            |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_243                                                                                                                   |    52|
|202   |        p                                                           |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_U0/mac_muladd_10s_9s_18ns_18_1_1_U200/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p_funnel__18    |     8|
|203   |    mac_muladd_10s_10s_18ns_18_1_1_U191                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_64                                                                                                                            |    31|
|204   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U            |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_242                                                                                                                   |    31|
|205   |        p                                                           |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U188/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__8   |     8|
|206   |    mac_muladd_10s_10s_18ns_18_1_1_U193                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_65                                                                                                                            |    34|
|207   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U            |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_241                                                                                                                   |    34|
|208   |        p                                                           |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U223/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__1   |     8|
|209   |    mac_muladd_10s_10s_18ns_18_1_1_U194                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_66                                                                                                                            |    44|
|210   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U            |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_240                                                                                                                   |    44|
|211   |        p                                                           |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_U0/mac_muladd_10s_9s_18ns_18_1_1_U200/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p_funnel__11    |     8|
|212   |    mac_muladd_10s_10s_18ns_18_1_1_U195                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_67                                                                                                                            |    55|
|213   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U            |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_239                                                                                                                   |    55|
|214   |        p                                                           |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_U0/mac_muladd_10s_9s_18ns_18_1_1_U200/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p_funnel__8     |     8|
|215   |    mac_muladd_10s_10s_18ns_18_1_1_U196                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_68                                                                                                                            |    52|
|216   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U            |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_238                                                                                                                   |    52|
|217   |        p                                                           |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U223/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__4   |     8|
|218   |    mac_muladd_10s_10s_18ns_18_1_1_U197                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_69                                                                                                                            |     8|
|219   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U            |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_237                                                                                                                   |     8|
|220   |        p                                                           |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U188/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__3   |     8|
|221   |    mac_muladd_10s_10s_18ns_18_1_1_U203                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_70                                                                                                                            |    20|
|222   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U            |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_236                                                                                                                   |    20|
|223   |        p                                                           |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U188/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__10  |     8|
|224   |    mac_muladd_10s_10s_18ns_18_1_1_U204                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_71                                                                                                                            |    41|
|225   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U            |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_235                                                                                                                   |    41|
|226   |        p                                                           |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_U0/mac_muladd_10s_9s_18ns_18_1_1_U200/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p_funnel__16    |     8|
|227   |    mac_muladd_10s_10s_18ns_18_1_1_U205                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_72                                                                                                                            |    52|
|228   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U            |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_234                                                                                                                   |    52|
|229   |        p                                                           |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_U0/mac_muladd_10s_9s_18ns_18_1_1_U200/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p_funnel__6     |     8|
|230   |    mac_muladd_10s_10s_18ns_18_1_1_U206                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_73                                                                                                                            |    39|
|231   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U            |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_233                                                                                                                   |    39|
|232   |        p                                                           |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U188/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__5   |     8|
|233   |    mac_muladd_10s_10s_18ns_18_1_1_U208                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_74                                                                                                                            |    35|
|234   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U            |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_232                                                                                                                   |    35|
|235   |        p                                                           |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U223/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__3   |     8|
|236   |    mac_muladd_10s_10s_18ns_18_1_1_U209                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_75                                                                                                                            |    44|
|237   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U            |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_231                                                                                                                   |    44|
|238   |        p                                                           |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_U0/mac_muladd_10s_9s_18ns_18_1_1_U200/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p_funnel__15    |     8|
|239   |    mac_muladd_10s_10s_18ns_18_1_1_U210                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_76                                                                                                                            |    54|
|240   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U            |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_230                                                                                                                   |    54|
|241   |        p                                                           |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_U0/mac_muladd_10s_9s_18ns_18_1_1_U200/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p_funnel__22    |     8|
|242   |    mac_muladd_10s_10s_18ns_18_1_1_U211                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_77                                                                                                                            |    52|
|243   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U            |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_229                                                                                                                   |    52|
|244   |        p                                                           |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U223/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__7   |     8|
|245   |    mac_muladd_10s_10s_18ns_18_1_1_U212                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_78                                                                                                                            |     8|
|246   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U            |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_228                                                                                                                   |     8|
|247   |        p                                                           |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U188/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__4   |     8|
|248   |    mac_muladd_10s_10s_18ns_18_1_1_U218                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_79                                                                                                                            |    21|
|249   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U            |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_227                                                                                                                   |    21|
|250   |        p                                                           |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U188/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__15  |     8|
|251   |    mac_muladd_10s_10s_18ns_18_1_1_U219                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_80                                                                                                                            |    41|
|252   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U            |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_226                                                                                                                   |    41|
|253   |        p                                                           |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_U0/mac_muladd_10s_9s_18ns_18_1_1_U200/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p_funnel__21    |     8|
|254   |    mac_muladd_10s_10s_18ns_18_1_1_U220                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_81                                                                                                                            |    52|
|255   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U            |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_225                                                                                                                   |    52|
|256   |        p                                                           |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_U0/mac_muladd_10s_9s_18ns_18_1_1_U200/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p_funnel__1     |     8|
|257   |    mac_muladd_10s_10s_18ns_18_1_1_U221                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_82                                                                                                                            |    39|
|258   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U            |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_224                                                                                                                   |    39|
|259   |        p                                                           |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U188/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__2   |     8|
|260   |    mac_muladd_10s_10s_18ns_18_1_1_U223                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_83                                                                                                                            |    34|
|261   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U            |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_223                                                                                                                   |    34|
|262   |        p                                                           |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U223/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel      |     8|
|263   |    mac_muladd_10s_10s_18ns_18_1_1_U224                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_84                                                                                                                            |    36|
|264   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U            |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_222                                                                                                                   |    36|
|265   |        p                                                           |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_U0/mac_muladd_10s_9s_18ns_18_1_1_U200/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p_funnel__4     |     8|
|266   |    mac_muladd_10s_10s_18ns_18_1_1_U225                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_85                                                                                                                            |    63|
|267   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U            |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_221                                                                                                                   |    63|
|268   |        p                                                           |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_U0/mac_muladd_10s_9s_18ns_18_1_1_U200/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p_funnel__13    |     8|
|269   |    mac_muladd_10s_10s_18ns_18_1_1_U226                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_86                                                                                                                            |    52|
|270   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U            |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_220                                                                                                                   |    52|
|271   |        p                                                           |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U223/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__2   |     8|
|272   |    mac_muladd_10s_10s_18ns_18_1_1_U227                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_87                                                                                                                            |     8|
|273   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U            |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_219                                                                                                                   |     8|
|274   |        p                                                           |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U188/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__9   |     8|
|275   |    mac_muladd_10s_10s_18ns_18_1_1_U233                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_88                                                                                                                            |    21|
|276   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U            |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_218                                                                                                                   |    21|
|277   |        p                                                           |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U188/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__11  |     8|
|278   |    mac_muladd_10s_10s_18ns_18_1_1_U234                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_89                                                                                                                            |    41|
|279   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U            |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_217                                                                                                                   |    41|
|280   |        p                                                           |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_U0/mac_muladd_10s_9s_18ns_18_1_1_U200/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p_funnel__17    |     8|
|281   |    mac_muladd_10s_10s_18ns_18_1_1_U235                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_90                                                                                                                            |    52|
|282   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U            |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_216                                                                                                                   |    52|
|283   |        p                                                           |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_U0/mac_muladd_10s_9s_18ns_18_1_1_U200/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p_funnel__10    |     8|
|284   |    mac_muladd_10s_10s_18ns_18_1_1_U236                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_91                                                                                                                            |    38|
|285   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U            |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1                                                                                                                       |    38|
|286   |        p                                                           |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U188/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__13  |     8|
|287   |    mac_muladd_10s_8s_18ns_18_1_1_U172                              |hls_dummy_mac_muladd_10s_8s_18ns_18_1_1                                                                                                                                |     8|
|288   |      hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2_U             |hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2_215                                                                                                                    |     8|
|289   |        p                                                           |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_U0/mac_muladd_10s_8s_18ns_18_1_1_U187/hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2_U/p_funnel__3     |     8|
|290   |    mac_muladd_10s_8s_18ns_18_1_1_U187                              |hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_92                                                                                                                             |     8|
|291   |      hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2_U             |hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2_214                                                                                                                    |     8|
|292   |        p                                                           |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_U0/mac_muladd_10s_8s_18ns_18_1_1_U187/hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2_U/p_funnel        |     8|
|293   |    mac_muladd_10s_8s_18ns_18_1_1_U202                              |hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_93                                                                                                                             |     8|
|294   |      hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2_U             |hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2_213                                                                                                                    |     8|
|295   |        p                                                           |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_U0/mac_muladd_10s_8s_18ns_18_1_1_U187/hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2_U/p_funnel__4     |     8|
|296   |    mac_muladd_10s_8s_18ns_18_1_1_U217                              |hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_94                                                                                                                             |     8|
|297   |      hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2_U             |hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2_212                                                                                                                    |     8|
|298   |        p                                                           |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_U0/mac_muladd_10s_8s_18ns_18_1_1_U187/hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2_U/p_funnel__2     |     8|
|299   |    mac_muladd_10s_8s_18ns_18_1_1_U232                              |hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_95                                                                                                                             |     8|
|300   |      hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2_U             |hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2                                                                                                                        |     8|
|301   |        p                                                           |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_U0/mac_muladd_10s_8s_18ns_18_1_1_U187/hls_dummy_mac_muladd_10s_8s_18ns_18_1_1_DSP48_2_U/p_funnel__1     |     8|
|302   |    mac_muladd_10s_9s_18ns_18_1_1_U162                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1                                                                                                                                |     1|
|303   |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_211                                                                                                                    |     1|
|304   |    mac_muladd_10s_9s_18ns_18_1_1_U168                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_96                                                                                                                             |    27|
|305   |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_210                                                                                                                    |    27|
|306   |    mac_muladd_10s_9s_18ns_18_1_1_U169                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_97                                                                                                                             |    30|
|307   |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_209                                                                                                                    |    30|
|308   |    mac_muladd_10s_9s_18ns_18_1_1_U170                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_98                                                                                                                             |    62|
|309   |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_208                                                                                                                    |    62|
|310   |    mac_muladd_10s_9s_18ns_18_1_1_U171                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_99                                                                                                                             |    38|
|311   |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_207                                                                                                                    |    38|
|312   |    mac_muladd_10s_9s_18ns_18_1_1_U177                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_100                                                                                                                            |     8|
|313   |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_206                                                                                                                    |     8|
|314   |        p                                                           |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U188/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__7   |     8|
|315   |    mac_muladd_10s_9s_18ns_18_1_1_U183                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_101                                                                                                                            |    39|
|316   |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_205                                                                                                                    |    39|
|317   |        p                                                           |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_U0/mac_muladd_10s_9s_18ns_18_1_1_U228/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p_funnel__4     |     8|
|318   |    mac_muladd_10s_9s_18ns_18_1_1_U184                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_102                                                                                                                            |    36|
|319   |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_204                                                                                                                    |    36|
|320   |        p                                                           |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_U0/mac_muladd_10s_9s_18ns_18_1_1_U200/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p_funnel__23    |     8|
|321   |    mac_muladd_10s_9s_18ns_18_1_1_U185                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_103                                                                                                                            |    69|
|322   |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_203                                                                                                                    |    69|
|323   |        p                                                           |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_U0/mac_muladd_10s_9s_18ns_18_1_1_U200/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p_funnel__5     |     8|
|324   |    mac_muladd_10s_9s_18ns_18_1_1_U186                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_104                                                                                                                            |    58|
|325   |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_202                                                                                                                    |    58|
|326   |        p                                                           |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_U0/mac_muladd_10s_9s_18ns_18_1_1_U228/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p_funnel__1     |     8|
|327   |    mac_muladd_10s_9s_18ns_18_1_1_U192                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_105                                                                                                                            |     8|
|328   |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_201                                                                                                                    |     8|
|329   |        p                                                           |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U188/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__1   |     8|
|330   |    mac_muladd_10s_9s_18ns_18_1_1_U198                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_106                                                                                                                            |    38|
|331   |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_200                                                                                                                    |    38|
|332   |        p                                                           |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_U0/mac_muladd_10s_9s_18ns_18_1_1_U228/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p_funnel__7     |     8|
|333   |    mac_muladd_10s_9s_18ns_18_1_1_U199                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_107                                                                                                                            |    37|
|334   |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_199                                                                                                                    |    37|
|335   |        p                                                           |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_U0/mac_muladd_10s_9s_18ns_18_1_1_U200/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p_funnel__9     |     8|
|336   |    mac_muladd_10s_9s_18ns_18_1_1_U200                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_108                                                                                                                            |    69|
|337   |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_198                                                                                                                    |    69|
|338   |        p                                                           |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_U0/mac_muladd_10s_9s_18ns_18_1_1_U200/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p_funnel        |     8|
|339   |    mac_muladd_10s_9s_18ns_18_1_1_U201                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_109                                                                                                                            |    52|
|340   |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_197                                                                                                                    |    52|
|341   |        p                                                           |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_U0/mac_muladd_10s_9s_18ns_18_1_1_U228/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p_funnel__6     |     8|
|342   |    mac_muladd_10s_9s_18ns_18_1_1_U207                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_110                                                                                                                            |     8|
|343   |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_196                                                                                                                    |     8|
|344   |        p                                                           |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U188/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__12  |     8|
|345   |    mac_muladd_10s_9s_18ns_18_1_1_U213                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_111                                                                                                                            |    39|
|346   |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_195                                                                                                                    |    39|
|347   |        p                                                           |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_U0/mac_muladd_10s_9s_18ns_18_1_1_U228/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p_funnel__3     |     8|
|348   |    mac_muladd_10s_9s_18ns_18_1_1_U214                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_112                                                                                                                            |    37|
|349   |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_194                                                                                                                    |    37|
|350   |        p                                                           |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_U0/mac_muladd_10s_9s_18ns_18_1_1_U200/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p_funnel__2     |     8|
|351   |    mac_muladd_10s_9s_18ns_18_1_1_U215                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_113                                                                                                                            |    69|
|352   |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_193                                                                                                                    |    69|
|353   |        p                                                           |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_U0/mac_muladd_10s_9s_18ns_18_1_1_U200/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p_funnel__20    |     8|
|354   |    mac_muladd_10s_9s_18ns_18_1_1_U216                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_114                                                                                                                            |    58|
|355   |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_192                                                                                                                    |    58|
|356   |        p                                                           |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_U0/mac_muladd_10s_9s_18ns_18_1_1_U228/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p_funnel__2     |     8|
|357   |    mac_muladd_10s_9s_18ns_18_1_1_U222                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_115                                                                                                                            |     8|
|358   |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_191                                                                                                                    |     8|
|359   |        p                                                           |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U188/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__16  |     8|
|360   |    mac_muladd_10s_9s_18ns_18_1_1_U228                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_116                                                                                                                            |    34|
|361   |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_190                                                                                                                    |    34|
|362   |        p                                                           |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_U0/mac_muladd_10s_9s_18ns_18_1_1_U228/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p_funnel        |     8|
|363   |    mac_muladd_10s_9s_18ns_18_1_1_U229                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_117                                                                                                                            |    37|
|364   |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_189                                                                                                                    |    37|
|365   |        p                                                           |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_U0/mac_muladd_10s_9s_18ns_18_1_1_U200/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p_funnel__12    |     8|
|366   |    mac_muladd_10s_9s_18ns_18_1_1_U230                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_118                                                                                                                            |    69|
|367   |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_188                                                                                                                    |    69|
|368   |        p                                                           |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_U0/mac_muladd_10s_9s_18ns_18_1_1_U200/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p_funnel__3     |     8|
|369   |    mac_muladd_10s_9s_18ns_18_1_1_U231                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_119                                                                                                                            |    56|
|370   |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0                                                                                                                        |    56|
|371   |        p                                                           |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_3_U0/mac_muladd_10s_9s_18ns_18_1_1_U228/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_0_U/p_funnel__5     |     8|
|372   |    mul_10s_10s_18_1_1_U100                                         |hls_dummy_mul_10s_10s_18_1_1                                                                                                                                           |    70|
|373   |    mul_10s_10s_18_1_1_U101                                         |hls_dummy_mul_10s_10s_18_1_1_120                                                                                                                                       |    64|
|374   |    mul_10s_10s_18_1_1_U103                                         |hls_dummy_mul_10s_10s_18_1_1_121                                                                                                                                       |    94|
|375   |    mul_10s_10s_18_1_1_U104                                         |hls_dummy_mul_10s_10s_18_1_1_122                                                                                                                                       |    91|
|376   |    mul_10s_10s_18_1_1_U105                                         |hls_dummy_mul_10s_10s_18_1_1_123                                                                                                                                       |    91|
|377   |    mul_10s_10s_18_1_1_U106                                         |hls_dummy_mul_10s_10s_18_1_1_124                                                                                                                                       |    81|
|378   |    mul_10s_10s_18_1_1_U107                                         |hls_dummy_mul_10s_10s_18_1_1_125                                                                                                                                       |    22|
|379   |    mul_10s_10s_18_1_1_U108                                         |hls_dummy_mul_10s_10s_18_1_1_126                                                                                                                                       |    83|
|380   |    mul_10s_10s_18_1_1_U109                                         |hls_dummy_mul_10s_10s_18_1_1_127                                                                                                                                       |    85|
|381   |    mul_10s_10s_18_1_1_U110                                         |hls_dummy_mul_10s_10s_18_1_1_128                                                                                                                                       |    85|
|382   |    mul_10s_10s_18_1_1_U111                                         |hls_dummy_mul_10s_10s_18_1_1_129                                                                                                                                       |    85|
|383   |    mul_10s_10s_18_1_1_U113                                         |hls_dummy_mul_10s_10s_18_1_1_130                                                                                                                                       |    77|
|384   |    mul_10s_10s_18_1_1_U114                                         |hls_dummy_mul_10s_10s_18_1_1_131                                                                                                                                       |    69|
|385   |    mul_10s_10s_18_1_1_U115                                         |hls_dummy_mul_10s_10s_18_1_1_132                                                                                                                                       |    70|
|386   |    mul_10s_10s_18_1_1_U116                                         |hls_dummy_mul_10s_10s_18_1_1_133                                                                                                                                       |    63|
|387   |    mul_10s_10s_18_1_1_U118                                         |hls_dummy_mul_10s_10s_18_1_1_134                                                                                                                                       |    91|
|388   |    mul_10s_10s_18_1_1_U119                                         |hls_dummy_mul_10s_10s_18_1_1_135                                                                                                                                       |   102|
|389   |    mul_10s_10s_18_1_1_U120                                         |hls_dummy_mul_10s_10s_18_1_1_136                                                                                                                                       |    91|
|390   |    mul_10s_10s_18_1_1_U121                                         |hls_dummy_mul_10s_10s_18_1_1_137                                                                                                                                       |    93|
|391   |    mul_10s_10s_18_1_1_U122                                         |hls_dummy_mul_10s_10s_18_1_1_138                                                                                                                                       |    22|
|392   |    mul_10s_10s_18_1_1_U123                                         |hls_dummy_mul_10s_10s_18_1_1_139                                                                                                                                       |    82|
|393   |    mul_10s_10s_18_1_1_U124                                         |hls_dummy_mul_10s_10s_18_1_1_140                                                                                                                                       |    88|
|394   |    mul_10s_10s_18_1_1_U125                                         |hls_dummy_mul_10s_10s_18_1_1_141                                                                                                                                       |    85|
|395   |    mul_10s_10s_18_1_1_U126                                         |hls_dummy_mul_10s_10s_18_1_1_142                                                                                                                                       |    85|
|396   |    mul_10s_10s_18_1_1_U128                                         |hls_dummy_mul_10s_10s_18_1_1_143                                                                                                                                       |    84|
|397   |    mul_10s_10s_18_1_1_U129                                         |hls_dummy_mul_10s_10s_18_1_1_144                                                                                                                                       |    80|
|398   |    mul_10s_10s_18_1_1_U130                                         |hls_dummy_mul_10s_10s_18_1_1_145                                                                                                                                       |    70|
|399   |    mul_10s_10s_18_1_1_U131                                         |hls_dummy_mul_10s_10s_18_1_1_146                                                                                                                                       |    63|
|400   |    mul_10s_10s_18_1_1_U133                                         |hls_dummy_mul_10s_10s_18_1_1_147                                                                                                                                       |    99|
|401   |    mul_10s_10s_18_1_1_U134                                         |hls_dummy_mul_10s_10s_18_1_1_148                                                                                                                                       |   105|
|402   |    mul_10s_10s_18_1_1_U135                                         |hls_dummy_mul_10s_10s_18_1_1_149                                                                                                                                       |   101|
|403   |    mul_10s_10s_18_1_1_U136                                         |hls_dummy_mul_10s_10s_18_1_1_150                                                                                                                                       |    93|
|404   |    mul_10s_10s_18_1_1_U137                                         |hls_dummy_mul_10s_10s_18_1_1_151                                                                                                                                       |    22|
|405   |    mul_10s_10s_18_1_1_U138                                         |hls_dummy_mul_10s_10s_18_1_1_152                                                                                                                                       |    87|
|406   |    mul_10s_10s_18_1_1_U139                                         |hls_dummy_mul_10s_10s_18_1_1_153                                                                                                                                       |    91|
|407   |    mul_10s_10s_18_1_1_U140                                         |hls_dummy_mul_10s_10s_18_1_1_154                                                                                                                                       |    89|
|408   |    mul_10s_10s_18_1_1_U141                                         |hls_dummy_mul_10s_10s_18_1_1_155                                                                                                                                       |    85|
|409   |    mul_10s_10s_18_1_1_U143                                         |hls_dummy_mul_10s_10s_18_1_1_156                                                                                                                                       |    75|
|410   |    mul_10s_10s_18_1_1_U144                                         |hls_dummy_mul_10s_10s_18_1_1_157                                                                                                                                       |    79|
|411   |    mul_10s_10s_18_1_1_U145                                         |hls_dummy_mul_10s_10s_18_1_1_158                                                                                                                                       |    80|
|412   |    mul_10s_10s_18_1_1_U146                                         |hls_dummy_mul_10s_10s_18_1_1_159                                                                                                                                       |    64|
|413   |    mul_10s_10s_18_1_1_U148                                         |hls_dummy_mul_10s_10s_18_1_1_160                                                                                                                                       |    97|
|414   |    mul_10s_10s_18_1_1_U149                                         |hls_dummy_mul_10s_10s_18_1_1_161                                                                                                                                       |    93|
|415   |    mul_10s_10s_18_1_1_U150                                         |hls_dummy_mul_10s_10s_18_1_1_162                                                                                                                                       |    96|
|416   |    mul_10s_10s_18_1_1_U151                                         |hls_dummy_mul_10s_10s_18_1_1_163                                                                                                                                       |    94|
|417   |    mul_10s_10s_18_1_1_U152                                         |hls_dummy_mul_10s_10s_18_1_1_164                                                                                                                                       |    22|
|418   |    mul_10s_10s_18_1_1_U153                                         |hls_dummy_mul_10s_10s_18_1_1_165                                                                                                                                       |    87|
|419   |    mul_10s_10s_18_1_1_U154                                         |hls_dummy_mul_10s_10s_18_1_1_166                                                                                                                                       |    87|
|420   |    mul_10s_10s_18_1_1_U155                                         |hls_dummy_mul_10s_10s_18_1_1_167                                                                                                                                       |    85|
|421   |    mul_10s_10s_18_1_1_U156                                         |hls_dummy_mul_10s_10s_18_1_1_168                                                                                                                                       |    84|
|422   |    mul_10s_10s_18_1_1_U158                                         |hls_dummy_mul_10s_10s_18_1_1_169                                                                                                                                       |    78|
|423   |    mul_10s_10s_18_1_1_U159                                         |hls_dummy_mul_10s_10s_18_1_1_170                                                                                                                                       |    80|
|424   |    mul_10s_10s_18_1_1_U160                                         |hls_dummy_mul_10s_10s_18_1_1_171                                                                                                                                       |    83|
|425   |    mul_10s_10s_18_1_1_U161                                         |hls_dummy_mul_10s_10s_18_1_1_172                                                                                                                                       |    87|
|426   |    mul_10s_10s_18_1_1_U88                                          |hls_dummy_mul_10s_10s_18_1_1_173                                                                                                                                       |    90|
|427   |    mul_10s_10s_18_1_1_U89                                          |hls_dummy_mul_10s_10s_18_1_1_174                                                                                                                                       |    91|
|428   |    mul_10s_10s_18_1_1_U90                                          |hls_dummy_mul_10s_10s_18_1_1_175                                                                                                                                       |    91|
|429   |    mul_10s_10s_18_1_1_U91                                          |hls_dummy_mul_10s_10s_18_1_1_176                                                                                                                                       |    93|
|430   |    mul_10s_10s_18_1_1_U92                                          |hls_dummy_mul_10s_10s_18_1_1_177                                                                                                                                       |    22|
|431   |    mul_10s_10s_18_1_1_U93                                          |hls_dummy_mul_10s_10s_18_1_1_178                                                                                                                                       |    85|
|432   |    mul_10s_10s_18_1_1_U94                                          |hls_dummy_mul_10s_10s_18_1_1_179                                                                                                                                       |    88|
|433   |    mul_10s_10s_18_1_1_U95                                          |hls_dummy_mul_10s_10s_18_1_1_180                                                                                                                                       |    88|
|434   |    mul_10s_10s_18_1_1_U96                                          |hls_dummy_mul_10s_10s_18_1_1_181                                                                                                                                       |    67|
|435   |    mul_10s_10s_18_1_1_U98                                          |hls_dummy_mul_10s_10s_18_1_1_182                                                                                                                                       |    64|
|436   |    mul_10s_10s_18_1_1_U99                                          |hls_dummy_mul_10s_10s_18_1_1_183                                                                                                                                       |    69|
|437   |    mul_10s_8ns_18_1_1_U102                                         |hls_dummy_mul_10s_8ns_18_1_1                                                                                                                                           |     6|
|438   |    mul_10s_8ns_18_1_1_U117                                         |hls_dummy_mul_10s_8ns_18_1_1_184                                                                                                                                       |     6|
|439   |    mul_10s_8ns_18_1_1_U132                                         |hls_dummy_mul_10s_8ns_18_1_1_185                                                                                                                                       |     6|
|440   |    mul_10s_8ns_18_1_1_U147                                         |hls_dummy_mul_10s_8ns_18_1_1_186                                                                                                                                       |     6|
|441   |    mul_10s_8ns_18_1_1_U87                                          |hls_dummy_mul_10s_8ns_18_1_1_187                                                                                                                                       |     6|
|442   |  sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_5_4_U0 |hls_dummy_sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_5_4                                                                                               |  4286|
+------+--------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:17 ; elapsed = 00:01:17 . Memory (MB): peak = 4330.582 ; gain = 1898.516 ; free physical = 452375 ; free virtual = 850831
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 233 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:17 ; elapsed = 00:01:17 . Memory (MB): peak = 4330.582 ; gain = 1898.516 ; free physical = 452374 ; free virtual = 850830
Synthesis Optimization Complete : Time (s): cpu = 00:01:17 ; elapsed = 00:01:17 . Memory (MB): peak = 4330.590 ; gain = 1898.516 ; free physical = 452375 ; free virtual = 850831
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.37 . Memory (MB): peak = 4330.590 ; gain = 0.000 ; free physical = 452657 ; free virtual = 851113
INFO: [Netlist 29-17] Analyzing 2259 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4386.609 ; gain = 0.000 ; free physical = 452574 ; free virtual = 851030
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1090 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 85 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 1004 instances

Synth Design complete | Checksum: 80d7247e
INFO: [Common 17-83] Releasing license: Synthesis
58 Infos, 171 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:31 ; elapsed = 00:01:28 . Memory (MB): peak = 4386.609 ; gain = 1978.395 ; free physical = 452653 ; free virtual = 851109
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 3985.194; main = 3712.224; forked = 369.714
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 5297.949; main = 4386.613; forked = 967.363
# opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Command: opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Attempting to get a license for feature 'Implementation' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu250'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 4450.641 ; gain = 64.031 ; free physical = 452666 ; free virtual = 851121

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 10c3d48b3

Time (s): cpu = 00:00:14 ; elapsed = 00:00:04 . Memory (MB): peak = 4490.219 ; gain = 39.578 ; free physical = 452668 ; free virtual = 851123

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1566] Pulled 10 inverters resulting in an inversion of 653 pins
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 15f17e73d

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 4601.188 ; gain = 0.000 ; free physical = 452555 ; free virtual = 851011
INFO: [Opt 31-389] Phase Retarget created 2 cells and removed 14 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1308a0e01

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 4601.188 ; gain = 0.000 ; free physical = 452555 ; free virtual = 851011
INFO: [Opt 31-389] Phase Constant propagation created 9 cells and removed 24 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: c167c398

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 4601.188 ; gain = 0.000 ; free physical = 452557 ; free virtual = 851013
INFO: [Opt 31-389] Phase Sweep created 1 cells and removed 0 cells

Phase 4 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 4 Shift Register Optimization | Checksum: 11b2d3941

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 4601.188 ; gain = 0.000 ; free physical = 452516 ; free virtual = 850972
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 5 Post Processing Netlist
Phase 5 Post Processing Netlist | Checksum: a92e35d4

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 4601.188 ; gain = 0.000 ; free physical = 452547 ; free virtual = 851003
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               2  |              14  |                                              0  |
|  Constant propagation         |               9  |              24  |                                              0  |
|  Sweep                        |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: ed0bdcb4

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 4601.188 ; gain = 0.000 ; free physical = 452547 ; free virtual = 851003

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: ed0bdcb4

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4601.188 ; gain = 0.000 ; free physical = 452549 ; free virtual = 851004

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: ed0bdcb4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4601.188 ; gain = 0.000 ; free physical = 452548 ; free virtual = 851004

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4601.188 ; gain = 0.000 ; free physical = 452548 ; free virtual = 851004
Ending Netlist Obfuscation Task | Checksum: ed0bdcb4

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4601.188 ; gain = 0.000 ; free physical = 452548 ; free virtual = 851004
INFO: [Common 17-83] Releasing license: Implementation
17 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:11 . Memory (MB): peak = 4601.188 ; gain = 214.578 ; free physical = 452548 ; free virtual = 851004
# report_utilization -file vivado_synth.rpt -hierarchical -hierarchical_depth 1
INFO: [Common 17-206] Exiting Vivado at Thu Jul 10 09:51:23 2025...
