Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1.2 (win64) Build 5164865 Thu Sep  5 14:37:11 MDT 2024
| Date         : Sun May  4 16:45:04 2025
| Host         : LAPTOP-7GKHMVFU running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file mrb3973_test_timing_summary_routed.rpt -pb mrb3973_test_timing_summary_routed.pb -rpx mrb3973_test_timing_summary_routed.rpx -warn_on_violation
| Design       : mrb3973_test
| Device       : 7a35t-csg325
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (3)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (3)
-------------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    120.620        0.000                      0                   67        0.219        0.000                      0                   67        7.000        0.000                       0                    41  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
clk                   {0.000 10.000}       20.000          50.000          
  clk_out1_clk_wiz_0  {0.000 62.500}       125.000         8.000           
  clkfbout_clk_wiz_0  {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                     7.000        0.000                       0                     1  
  clk_out1_clk_wiz_0      120.620        0.000                      0                   67        0.219        0.000                      0                   67       35.000        0.000                       0                    37  
  clkfbout_clk_wiz_0                                                                                                                                                   17.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)              clk_out1_clk_wiz_0                      
(none)              clkfbout_clk_wiz_0                      
(none)                                  clk_out1_clk_wiz_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y0  lcd_clk_pll/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        20.000      32.633     PLLE2_ADV_X1Y0  lcd_clk_pll/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            3.000         10.000      7.000      PLLE2_ADV_X1Y0  lcd_clk_pll/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            3.000         10.000      7.000      PLLE2_ADV_X1Y0  lcd_clk_pll/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            3.000         10.000      7.000      PLLE2_ADV_X1Y0  lcd_clk_pll/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            3.000         10.000      7.000      PLLE2_ADV_X1Y0  lcd_clk_pll/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack      120.620ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.219ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       35.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             120.620ns  (required time - arrival time)
  Source:                 state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            led_1_reg_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_clk_wiz_0 rise@125.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.999ns  (logic 0.966ns (24.155%)  route 3.033ns (75.845%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.002ns = ( 122.998 - 125.000 ) 
    Source Clock Delay      (SCD):    -2.392ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.720    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.762 r  lcd_clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.106    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.010 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=36, routed)          1.618    -2.392    lcd_clk_OBUF
    SLICE_X61Y65         FDCE                                         r  state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y65         FDCE (Prop_fdce_C_Q)         0.419    -1.973 r  state_reg[2]/Q
                         net (fo=11, routed)          1.076    -0.897    state_reg_n_0_[2]
    SLICE_X61Y64         LUT2 (Prop_lut2_I1_O)        0.299    -0.598 f  pixel_cnt[18]_i_5/O
                         net (fo=1, routed)           0.665     0.067    pixel_cnt[18]_i_5_n_0
    SLICE_X61Y64         LUT6 (Prop_lut6_I4_O)        0.124     0.191 r  pixel_cnt[18]_i_1/O
                         net (fo=20, routed)          0.504     0.695    pixel_cnt[18]_i_1_n_0
    SLICE_X61Y64         LUT4 (Prop_lut4_I1_O)        0.124     0.819 r  led_1_reg_i_1/O
                         net (fo=1, routed)           0.787     1.607    led_1_reg_i_1_n_0
    SLICE_X61Y64         FDRE                                         r  led_1_reg_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    125.000   125.000 r  
    R2                                                0.000   125.000 r  clk (IN)
                         net (fo=0)                   0.000   125.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         1.396   126.396 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   127.577    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750   119.828 r  lcd_clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576   121.404    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   121.495 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=36, routed)          1.503   122.998    lcd_clk_OBUF
    SLICE_X61Y64         FDRE                                         r  led_1_reg_reg/C
                         clock pessimism             -0.413   122.585    
                         clock uncertainty           -0.153   122.431    
    SLICE_X61Y64         FDRE (Setup_fdre_C_CE)      -0.205   122.226    led_1_reg_reg
  -------------------------------------------------------------------
                         required time                        122.226    
                         arrival time                          -1.607    
  -------------------------------------------------------------------
                         slack                                120.620    

Slack (MET) :             120.934ns  (required time - arrival time)
  Source:                 init_rom_addr_reg_rep[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            init_rom_addr_reg_rep[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_clk_wiz_0 rise@125.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.683ns  (logic 0.964ns (26.173%)  route 2.719ns (73.827%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.002ns = ( 122.998 - 125.000 ) 
    Source Clock Delay      (SCD):    -2.390ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.720    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.762 r  lcd_clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.106    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.010 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=36, routed)          1.620    -2.390    lcd_clk_OBUF
    SLICE_X58Y64         FDRE                                         r  init_rom_addr_reg_rep[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y64         FDRE (Prop_fdre_C_Q)         0.419    -1.971 f  init_rom_addr_reg_rep[9]/Q
                         net (fo=3, routed)           1.000    -0.971    init_rom_addr_reg_rep_n_0_[9]
    SLICE_X59Y64         LUT6 (Prop_lut6_I3_O)        0.297    -0.674 r  state[2]_i_5/O
                         net (fo=1, routed)           0.433    -0.241    state[2]_i_5_n_0
    SLICE_X59Y64         LUT5 (Prop_lut5_I4_O)        0.124    -0.117 r  state[2]_i_3/O
                         net (fo=2, routed)           0.809     0.692    state[2]_i_3_n_0
    SLICE_X61Y65         LUT5 (Prop_lut5_I0_O)        0.124     0.816 r  init_rom_addr_rep[7]_i_1/O
                         net (fo=10, routed)          0.477     1.293    init_rom_addr_rep[7]_i_1_n_0
    SLICE_X58Y63         FDRE                                         r  init_rom_addr_reg_rep[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    125.000   125.000 r  
    R2                                                0.000   125.000 r  clk (IN)
                         net (fo=0)                   0.000   125.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         1.396   126.396 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   127.577    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750   119.828 r  lcd_clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576   121.404    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   121.495 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=36, routed)          1.503   122.998    lcd_clk_OBUF
    SLICE_X58Y63         FDRE                                         r  init_rom_addr_reg_rep[0]/C
                         clock pessimism             -0.413   122.585    
                         clock uncertainty           -0.153   122.431    
    SLICE_X58Y63         FDRE (Setup_fdre_C_CE)      -0.205   122.226    init_rom_addr_reg_rep[0]
  -------------------------------------------------------------------
                         required time                        122.226    
                         arrival time                          -1.293    
  -------------------------------------------------------------------
                         slack                                120.934    

Slack (MET) :             120.934ns  (required time - arrival time)
  Source:                 init_rom_addr_reg_rep[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            init_rom_addr_reg_rep[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_clk_wiz_0 rise@125.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.683ns  (logic 0.964ns (26.173%)  route 2.719ns (73.827%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.002ns = ( 122.998 - 125.000 ) 
    Source Clock Delay      (SCD):    -2.390ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.720    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.762 r  lcd_clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.106    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.010 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=36, routed)          1.620    -2.390    lcd_clk_OBUF
    SLICE_X58Y64         FDRE                                         r  init_rom_addr_reg_rep[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y64         FDRE (Prop_fdre_C_Q)         0.419    -1.971 f  init_rom_addr_reg_rep[9]/Q
                         net (fo=3, routed)           1.000    -0.971    init_rom_addr_reg_rep_n_0_[9]
    SLICE_X59Y64         LUT6 (Prop_lut6_I3_O)        0.297    -0.674 r  state[2]_i_5/O
                         net (fo=1, routed)           0.433    -0.241    state[2]_i_5_n_0
    SLICE_X59Y64         LUT5 (Prop_lut5_I4_O)        0.124    -0.117 r  state[2]_i_3/O
                         net (fo=2, routed)           0.809     0.692    state[2]_i_3_n_0
    SLICE_X61Y65         LUT5 (Prop_lut5_I0_O)        0.124     0.816 r  init_rom_addr_rep[7]_i_1/O
                         net (fo=10, routed)          0.477     1.293    init_rom_addr_rep[7]_i_1_n_0
    SLICE_X58Y63         FDRE                                         r  init_rom_addr_reg_rep[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    125.000   125.000 r  
    R2                                                0.000   125.000 r  clk (IN)
                         net (fo=0)                   0.000   125.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         1.396   126.396 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   127.577    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750   119.828 r  lcd_clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576   121.404    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   121.495 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=36, routed)          1.503   122.998    lcd_clk_OBUF
    SLICE_X58Y63         FDRE                                         r  init_rom_addr_reg_rep[1]/C
                         clock pessimism             -0.413   122.585    
                         clock uncertainty           -0.153   122.431    
    SLICE_X58Y63         FDRE (Setup_fdre_C_CE)      -0.205   122.226    init_rom_addr_reg_rep[1]
  -------------------------------------------------------------------
                         required time                        122.226    
                         arrival time                          -1.293    
  -------------------------------------------------------------------
                         slack                                120.934    

Slack (MET) :             120.934ns  (required time - arrival time)
  Source:                 init_rom_addr_reg_rep[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            init_rom_addr_reg_rep[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_clk_wiz_0 rise@125.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.683ns  (logic 0.964ns (26.173%)  route 2.719ns (73.827%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.002ns = ( 122.998 - 125.000 ) 
    Source Clock Delay      (SCD):    -2.390ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.720    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.762 r  lcd_clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.106    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.010 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=36, routed)          1.620    -2.390    lcd_clk_OBUF
    SLICE_X58Y64         FDRE                                         r  init_rom_addr_reg_rep[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y64         FDRE (Prop_fdre_C_Q)         0.419    -1.971 f  init_rom_addr_reg_rep[9]/Q
                         net (fo=3, routed)           1.000    -0.971    init_rom_addr_reg_rep_n_0_[9]
    SLICE_X59Y64         LUT6 (Prop_lut6_I3_O)        0.297    -0.674 r  state[2]_i_5/O
                         net (fo=1, routed)           0.433    -0.241    state[2]_i_5_n_0
    SLICE_X59Y64         LUT5 (Prop_lut5_I4_O)        0.124    -0.117 r  state[2]_i_3/O
                         net (fo=2, routed)           0.809     0.692    state[2]_i_3_n_0
    SLICE_X61Y65         LUT5 (Prop_lut5_I0_O)        0.124     0.816 r  init_rom_addr_rep[7]_i_1/O
                         net (fo=10, routed)          0.477     1.293    init_rom_addr_rep[7]_i_1_n_0
    SLICE_X58Y63         FDRE                                         r  init_rom_addr_reg_rep[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    125.000   125.000 r  
    R2                                                0.000   125.000 r  clk (IN)
                         net (fo=0)                   0.000   125.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         1.396   126.396 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   127.577    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750   119.828 r  lcd_clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576   121.404    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   121.495 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=36, routed)          1.503   122.998    lcd_clk_OBUF
    SLICE_X58Y63         FDRE                                         r  init_rom_addr_reg_rep[2]/C
                         clock pessimism             -0.413   122.585    
                         clock uncertainty           -0.153   122.431    
    SLICE_X58Y63         FDRE (Setup_fdre_C_CE)      -0.205   122.226    init_rom_addr_reg_rep[2]
  -------------------------------------------------------------------
                         required time                        122.226    
                         arrival time                          -1.293    
  -------------------------------------------------------------------
                         slack                                120.934    

Slack (MET) :             120.934ns  (required time - arrival time)
  Source:                 init_rom_addr_reg_rep[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            init_rom_addr_reg_rep[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_clk_wiz_0 rise@125.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.683ns  (logic 0.964ns (26.173%)  route 2.719ns (73.827%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.002ns = ( 122.998 - 125.000 ) 
    Source Clock Delay      (SCD):    -2.390ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.720    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.762 r  lcd_clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.106    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.010 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=36, routed)          1.620    -2.390    lcd_clk_OBUF
    SLICE_X58Y64         FDRE                                         r  init_rom_addr_reg_rep[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y64         FDRE (Prop_fdre_C_Q)         0.419    -1.971 f  init_rom_addr_reg_rep[9]/Q
                         net (fo=3, routed)           1.000    -0.971    init_rom_addr_reg_rep_n_0_[9]
    SLICE_X59Y64         LUT6 (Prop_lut6_I3_O)        0.297    -0.674 r  state[2]_i_5/O
                         net (fo=1, routed)           0.433    -0.241    state[2]_i_5_n_0
    SLICE_X59Y64         LUT5 (Prop_lut5_I4_O)        0.124    -0.117 r  state[2]_i_3/O
                         net (fo=2, routed)           0.809     0.692    state[2]_i_3_n_0
    SLICE_X61Y65         LUT5 (Prop_lut5_I0_O)        0.124     0.816 r  init_rom_addr_rep[7]_i_1/O
                         net (fo=10, routed)          0.477     1.293    init_rom_addr_rep[7]_i_1_n_0
    SLICE_X58Y63         FDRE                                         r  init_rom_addr_reg_rep[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    125.000   125.000 r  
    R2                                                0.000   125.000 r  clk (IN)
                         net (fo=0)                   0.000   125.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         1.396   126.396 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   127.577    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750   119.828 r  lcd_clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576   121.404    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   121.495 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=36, routed)          1.503   122.998    lcd_clk_OBUF
    SLICE_X58Y63         FDRE                                         r  init_rom_addr_reg_rep[3]/C
                         clock pessimism             -0.413   122.585    
                         clock uncertainty           -0.153   122.431    
    SLICE_X58Y63         FDRE (Setup_fdre_C_CE)      -0.205   122.226    init_rom_addr_reg_rep[3]
  -------------------------------------------------------------------
                         required time                        122.226    
                         arrival time                          -1.293    
  -------------------------------------------------------------------
                         slack                                120.934    

Slack (MET) :             120.934ns  (required time - arrival time)
  Source:                 init_rom_addr_reg_rep[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            init_rom_addr_reg_rep[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_clk_wiz_0 rise@125.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.683ns  (logic 0.964ns (26.173%)  route 2.719ns (73.827%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.002ns = ( 122.998 - 125.000 ) 
    Source Clock Delay      (SCD):    -2.390ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.720    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.762 r  lcd_clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.106    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.010 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=36, routed)          1.620    -2.390    lcd_clk_OBUF
    SLICE_X58Y64         FDRE                                         r  init_rom_addr_reg_rep[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y64         FDRE (Prop_fdre_C_Q)         0.419    -1.971 f  init_rom_addr_reg_rep[9]/Q
                         net (fo=3, routed)           1.000    -0.971    init_rom_addr_reg_rep_n_0_[9]
    SLICE_X59Y64         LUT6 (Prop_lut6_I3_O)        0.297    -0.674 r  state[2]_i_5/O
                         net (fo=1, routed)           0.433    -0.241    state[2]_i_5_n_0
    SLICE_X59Y64         LUT5 (Prop_lut5_I4_O)        0.124    -0.117 r  state[2]_i_3/O
                         net (fo=2, routed)           0.809     0.692    state[2]_i_3_n_0
    SLICE_X61Y65         LUT5 (Prop_lut5_I0_O)        0.124     0.816 r  init_rom_addr_rep[7]_i_1/O
                         net (fo=10, routed)          0.477     1.293    init_rom_addr_rep[7]_i_1_n_0
    SLICE_X58Y63         FDRE                                         r  init_rom_addr_reg_rep[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    125.000   125.000 r  
    R2                                                0.000   125.000 r  clk (IN)
                         net (fo=0)                   0.000   125.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         1.396   126.396 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   127.577    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750   119.828 r  lcd_clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576   121.404    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   121.495 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=36, routed)          1.503   122.998    lcd_clk_OBUF
    SLICE_X58Y63         FDRE                                         r  init_rom_addr_reg_rep[4]/C
                         clock pessimism             -0.413   122.585    
                         clock uncertainty           -0.153   122.431    
    SLICE_X58Y63         FDRE (Setup_fdre_C_CE)      -0.205   122.226    init_rom_addr_reg_rep[4]
  -------------------------------------------------------------------
                         required time                        122.226    
                         arrival time                          -1.293    
  -------------------------------------------------------------------
                         slack                                120.934    

Slack (MET) :             120.959ns  (required time - arrival time)
  Source:                 init_rom_addr_reg_rep[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            init_rom_addr_reg_rep[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_clk_wiz_0 rise@125.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.683ns  (logic 0.964ns (26.174%)  route 2.719ns (73.826%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.002ns = ( 122.998 - 125.000 ) 
    Source Clock Delay      (SCD):    -2.390ns
    Clock Pessimism Removal (CPR):    -0.388ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.720    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.762 r  lcd_clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.106    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.010 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=36, routed)          1.620    -2.390    lcd_clk_OBUF
    SLICE_X58Y64         FDRE                                         r  init_rom_addr_reg_rep[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y64         FDRE (Prop_fdre_C_Q)         0.419    -1.971 f  init_rom_addr_reg_rep[9]/Q
                         net (fo=3, routed)           1.000    -0.971    init_rom_addr_reg_rep_n_0_[9]
    SLICE_X59Y64         LUT6 (Prop_lut6_I3_O)        0.297    -0.674 r  state[2]_i_5/O
                         net (fo=1, routed)           0.433    -0.241    state[2]_i_5_n_0
    SLICE_X59Y64         LUT5 (Prop_lut5_I4_O)        0.124    -0.117 r  state[2]_i_3/O
                         net (fo=2, routed)           0.809     0.692    state[2]_i_3_n_0
    SLICE_X61Y65         LUT5 (Prop_lut5_I0_O)        0.124     0.816 r  init_rom_addr_rep[7]_i_1/O
                         net (fo=10, routed)          0.477     1.293    init_rom_addr_rep[7]_i_1_n_0
    SLICE_X58Y64         FDRE                                         r  init_rom_addr_reg_rep[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    125.000   125.000 r  
    R2                                                0.000   125.000 r  clk (IN)
                         net (fo=0)                   0.000   125.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         1.396   126.396 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   127.577    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750   119.828 r  lcd_clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576   121.404    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   121.495 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=36, routed)          1.503   122.998    lcd_clk_OBUF
    SLICE_X58Y64         FDRE                                         r  init_rom_addr_reg_rep[5]/C
                         clock pessimism             -0.388   122.610    
                         clock uncertainty           -0.153   122.456    
    SLICE_X58Y64         FDRE (Setup_fdre_C_CE)      -0.205   122.251    init_rom_addr_reg_rep[5]
  -------------------------------------------------------------------
                         required time                        122.251    
                         arrival time                          -1.293    
  -------------------------------------------------------------------
                         slack                                120.959    

Slack (MET) :             120.959ns  (required time - arrival time)
  Source:                 init_rom_addr_reg_rep[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            init_rom_addr_reg_rep[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_clk_wiz_0 rise@125.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.683ns  (logic 0.964ns (26.174%)  route 2.719ns (73.826%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.002ns = ( 122.998 - 125.000 ) 
    Source Clock Delay      (SCD):    -2.390ns
    Clock Pessimism Removal (CPR):    -0.388ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.720    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.762 r  lcd_clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.106    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.010 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=36, routed)          1.620    -2.390    lcd_clk_OBUF
    SLICE_X58Y64         FDRE                                         r  init_rom_addr_reg_rep[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y64         FDRE (Prop_fdre_C_Q)         0.419    -1.971 f  init_rom_addr_reg_rep[9]/Q
                         net (fo=3, routed)           1.000    -0.971    init_rom_addr_reg_rep_n_0_[9]
    SLICE_X59Y64         LUT6 (Prop_lut6_I3_O)        0.297    -0.674 r  state[2]_i_5/O
                         net (fo=1, routed)           0.433    -0.241    state[2]_i_5_n_0
    SLICE_X59Y64         LUT5 (Prop_lut5_I4_O)        0.124    -0.117 r  state[2]_i_3/O
                         net (fo=2, routed)           0.809     0.692    state[2]_i_3_n_0
    SLICE_X61Y65         LUT5 (Prop_lut5_I0_O)        0.124     0.816 r  init_rom_addr_rep[7]_i_1/O
                         net (fo=10, routed)          0.477     1.293    init_rom_addr_rep[7]_i_1_n_0
    SLICE_X58Y64         FDRE                                         r  init_rom_addr_reg_rep[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    125.000   125.000 r  
    R2                                                0.000   125.000 r  clk (IN)
                         net (fo=0)                   0.000   125.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         1.396   126.396 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   127.577    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750   119.828 r  lcd_clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576   121.404    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   121.495 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=36, routed)          1.503   122.998    lcd_clk_OBUF
    SLICE_X58Y64         FDRE                                         r  init_rom_addr_reg_rep[6]/C
                         clock pessimism             -0.388   122.610    
                         clock uncertainty           -0.153   122.456    
    SLICE_X58Y64         FDRE (Setup_fdre_C_CE)      -0.205   122.251    init_rom_addr_reg_rep[6]
  -------------------------------------------------------------------
                         required time                        122.251    
                         arrival time                          -1.293    
  -------------------------------------------------------------------
                         slack                                120.959    

Slack (MET) :             120.959ns  (required time - arrival time)
  Source:                 init_rom_addr_reg_rep[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            init_rom_addr_reg_rep[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_clk_wiz_0 rise@125.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.683ns  (logic 0.964ns (26.174%)  route 2.719ns (73.826%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.002ns = ( 122.998 - 125.000 ) 
    Source Clock Delay      (SCD):    -2.390ns
    Clock Pessimism Removal (CPR):    -0.388ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.720    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.762 r  lcd_clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.106    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.010 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=36, routed)          1.620    -2.390    lcd_clk_OBUF
    SLICE_X58Y64         FDRE                                         r  init_rom_addr_reg_rep[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y64         FDRE (Prop_fdre_C_Q)         0.419    -1.971 f  init_rom_addr_reg_rep[9]/Q
                         net (fo=3, routed)           1.000    -0.971    init_rom_addr_reg_rep_n_0_[9]
    SLICE_X59Y64         LUT6 (Prop_lut6_I3_O)        0.297    -0.674 r  state[2]_i_5/O
                         net (fo=1, routed)           0.433    -0.241    state[2]_i_5_n_0
    SLICE_X59Y64         LUT5 (Prop_lut5_I4_O)        0.124    -0.117 r  state[2]_i_3/O
                         net (fo=2, routed)           0.809     0.692    state[2]_i_3_n_0
    SLICE_X61Y65         LUT5 (Prop_lut5_I0_O)        0.124     0.816 r  init_rom_addr_rep[7]_i_1/O
                         net (fo=10, routed)          0.477     1.293    init_rom_addr_rep[7]_i_1_n_0
    SLICE_X58Y64         FDRE                                         r  init_rom_addr_reg_rep[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    125.000   125.000 r  
    R2                                                0.000   125.000 r  clk (IN)
                         net (fo=0)                   0.000   125.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         1.396   126.396 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   127.577    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750   119.828 r  lcd_clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576   121.404    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   121.495 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=36, routed)          1.503   122.998    lcd_clk_OBUF
    SLICE_X58Y64         FDRE                                         r  init_rom_addr_reg_rep[7]/C
                         clock pessimism             -0.388   122.610    
                         clock uncertainty           -0.153   122.456    
    SLICE_X58Y64         FDRE (Setup_fdre_C_CE)      -0.205   122.251    init_rom_addr_reg_rep[7]
  -------------------------------------------------------------------
                         required time                        122.251    
                         arrival time                          -1.293    
  -------------------------------------------------------------------
                         slack                                120.959    

Slack (MET) :             120.959ns  (required time - arrival time)
  Source:                 init_rom_addr_reg_rep[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            init_rom_addr_reg_rep[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_clk_wiz_0 rise@125.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.683ns  (logic 0.964ns (26.174%)  route 2.719ns (73.826%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.002ns = ( 122.998 - 125.000 ) 
    Source Clock Delay      (SCD):    -2.390ns
    Clock Pessimism Removal (CPR):    -0.388ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.720    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.762 r  lcd_clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.106    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.010 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=36, routed)          1.620    -2.390    lcd_clk_OBUF
    SLICE_X58Y64         FDRE                                         r  init_rom_addr_reg_rep[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y64         FDRE (Prop_fdre_C_Q)         0.419    -1.971 f  init_rom_addr_reg_rep[9]/Q
                         net (fo=3, routed)           1.000    -0.971    init_rom_addr_reg_rep_n_0_[9]
    SLICE_X59Y64         LUT6 (Prop_lut6_I3_O)        0.297    -0.674 r  state[2]_i_5/O
                         net (fo=1, routed)           0.433    -0.241    state[2]_i_5_n_0
    SLICE_X59Y64         LUT5 (Prop_lut5_I4_O)        0.124    -0.117 r  state[2]_i_3/O
                         net (fo=2, routed)           0.809     0.692    state[2]_i_3_n_0
    SLICE_X61Y65         LUT5 (Prop_lut5_I0_O)        0.124     0.816 r  init_rom_addr_rep[7]_i_1/O
                         net (fo=10, routed)          0.477     1.293    init_rom_addr_rep[7]_i_1_n_0
    SLICE_X58Y64         FDRE                                         r  init_rom_addr_reg_rep[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    125.000   125.000 r  
    R2                                                0.000   125.000 r  clk (IN)
                         net (fo=0)                   0.000   125.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         1.396   126.396 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   127.577    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750   119.828 r  lcd_clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576   121.404    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   121.495 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=36, routed)          1.503   122.998    lcd_clk_OBUF
    SLICE_X58Y64         FDRE                                         r  init_rom_addr_reg_rep[8]/C
                         clock pessimism             -0.388   122.610    
                         clock uncertainty           -0.153   122.456    
    SLICE_X58Y64         FDRE (Setup_fdre_C_CE)      -0.205   122.251    init_rom_addr_reg_rep[8]
  -------------------------------------------------------------------
                         required time                        122.251    
                         arrival time                          -1.293    
  -------------------------------------------------------------------
                         slack                                120.959    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.227ns (73.093%)  route 0.084ns (26.907%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.304ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.675    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.647 r  lcd_clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.147    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=36, routed)          0.588    -0.533    lcd_clk_OBUF
    SLICE_X61Y65         FDCE                                         r  state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y65         FDCE (Prop_fdce_C_Q)         0.128    -0.405 f  state_reg[2]/Q
                         net (fo=11, routed)          0.084    -0.321    state_reg_n_0_[2]
    SLICE_X61Y65         LUT3 (Prop_lut3_I2_O)        0.099    -0.222 r  state[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.222    state[0]_i_1_n_0
    SLICE_X61Y65         FDCE                                         r  state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.423     0.423 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.904    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.735 r  lcd_clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.189    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.160 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=36, routed)          0.855    -0.304    lcd_clk_OBUF
    SLICE_X61Y65         FDCE                                         r  state_reg[0]/C
                         clock pessimism             -0.228    -0.533    
    SLICE_X61Y65         FDCE (Hold_fdce_C_D)         0.092    -0.441    state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.441    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 init_rom_addr_reg_rep[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            init_rom_addr_reg_rep[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.186ns (53.957%)  route 0.159ns (46.043%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.303ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.675    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.647 r  lcd_clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.147    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=36, routed)          0.588    -0.533    lcd_clk_OBUF
    SLICE_X58Y63         FDRE                                         r  init_rom_addr_reg_rep[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y63         FDRE (Prop_fdre_C_Q)         0.141    -0.392 r  init_rom_addr_reg_rep[3]/Q
                         net (fo=6, routed)           0.159    -0.233    init_rom_addr_reg_rep_n_0_[3]
    SLICE_X58Y64         LUT6 (Prop_lut6_I0_O)        0.045    -0.188 r  init_rom_addr_rep[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.188    p_0_in[5]
    SLICE_X58Y64         FDRE                                         r  init_rom_addr_reg_rep[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.423     0.423 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.904    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.735 r  lcd_clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.189    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.160 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=36, routed)          0.856    -0.303    lcd_clk_OBUF
    SLICE_X58Y64         FDRE                                         r  init_rom_addr_reg_rep[5]/C
                         clock pessimism             -0.214    -0.518    
    SLICE_X58Y64         FDRE (Hold_fdre_C_D)         0.091    -0.427    init_rom_addr_reg_rep[5]
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 init_rom_addr_reg_rep[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            init_rom_addr_reg_rep[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.232ns (62.852%)  route 0.137ns (37.148%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.303ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.675    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.647 r  lcd_clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.147    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=36, routed)          0.588    -0.533    lcd_clk_OBUF
    SLICE_X58Y63         FDRE                                         r  init_rom_addr_reg_rep[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y63         FDRE (Prop_fdre_C_Q)         0.128    -0.405 r  init_rom_addr_reg_rep[2]/Q
                         net (fo=7, routed)           0.137    -0.268    init_rom_addr_reg_rep_n_0_[2]
    SLICE_X58Y63         LUT5 (Prop_lut5_I1_O)        0.104    -0.164 r  init_rom_addr_rep[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.164    p_0_in[4]
    SLICE_X58Y63         FDRE                                         r  init_rom_addr_reg_rep[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.423     0.423 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.904    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.735 r  lcd_clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.189    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.160 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=36, routed)          0.856    -0.303    lcd_clk_OBUF
    SLICE_X58Y63         FDRE                                         r  init_rom_addr_reg_rep[4]/C
                         clock pessimism             -0.229    -0.533    
    SLICE_X58Y63         FDRE (Hold_fdre_C_D)         0.107    -0.426    init_rom_addr_reg_rep[4]
  -------------------------------------------------------------------
                         required time                          0.426    
                         arrival time                          -0.164    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 init_rom_addr_reg_rep[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            init_rom_addr_reg_rep[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.226ns (62.238%)  route 0.137ns (37.762%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.303ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.675    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.647 r  lcd_clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.147    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=36, routed)          0.588    -0.533    lcd_clk_OBUF
    SLICE_X58Y63         FDRE                                         r  init_rom_addr_reg_rep[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y63         FDRE (Prop_fdre_C_Q)         0.128    -0.405 r  init_rom_addr_reg_rep[2]/Q
                         net (fo=7, routed)           0.137    -0.268    init_rom_addr_reg_rep_n_0_[2]
    SLICE_X58Y63         LUT4 (Prop_lut4_I3_O)        0.098    -0.170 r  init_rom_addr_rep[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.170    p_0_in[3]
    SLICE_X58Y63         FDRE                                         r  init_rom_addr_reg_rep[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.423     0.423 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.904    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.735 r  lcd_clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.189    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.160 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=36, routed)          0.856    -0.303    lcd_clk_OBUF
    SLICE_X58Y63         FDRE                                         r  init_rom_addr_reg_rep[3]/C
                         clock pessimism             -0.229    -0.533    
    SLICE_X58Y63         FDRE (Hold_fdre_C_D)         0.092    -0.441    init_rom_addr_reg_rep[3]
  -------------------------------------------------------------------
                         required time                          0.441    
                         arrival time                          -0.170    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 init_rom_addr_reg_rep[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            init_rom_addr_reg_rep[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.171%)  route 0.185ns (49.829%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.303ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.675    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.647 r  lcd_clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.147    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=36, routed)          0.588    -0.533    lcd_clk_OBUF
    SLICE_X58Y63         FDRE                                         r  init_rom_addr_reg_rep[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y63         FDRE (Prop_fdre_C_Q)         0.141    -0.392 f  init_rom_addr_reg_rep[0]/Q
                         net (fo=9, routed)           0.185    -0.207    init_rom_addr_reg_rep_n_0_[0]
    SLICE_X58Y63         LUT1 (Prop_lut1_I0_O)        0.045    -0.162 r  init_rom_addr_rep[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.162    p_0_in[0]
    SLICE_X58Y63         FDRE                                         r  init_rom_addr_reg_rep[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.423     0.423 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.904    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.735 r  lcd_clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.189    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.160 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=36, routed)          0.856    -0.303    lcd_clk_OBUF
    SLICE_X58Y63         FDRE                                         r  init_rom_addr_reg_rep[0]/C
                         clock pessimism             -0.229    -0.533    
    SLICE_X58Y63         FDRE (Hold_fdre_C_D)         0.091    -0.442    init_rom_addr_reg_rep[0]
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                          -0.162    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            pixel_cnt_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.187ns (42.942%)  route 0.248ns (57.058%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.301ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.675    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.647 r  lcd_clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.147    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=36, routed)          0.588    -0.533    lcd_clk_OBUF
    SLICE_X61Y65         FDCE                                         r  state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y65         FDCE (Prop_fdce_C_Q)         0.141    -0.392 r  state_reg[0]/Q
                         net (fo=27, routed)          0.248    -0.143    state_reg_n_0_[0]
    SLICE_X62Y64         LUT2 (Prop_lut2_I0_O)        0.046    -0.097 r  pixel_cnt[18]_i_2/O
                         net (fo=1, routed)           0.000    -0.097    pixel_cnt[18]_i_2_n_0
    SLICE_X62Y64         FDCE                                         r  pixel_cnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.423     0.423 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.904    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.735 r  lcd_clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.189    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.160 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=36, routed)          0.858    -0.301    lcd_clk_OBUF
    SLICE_X62Y64         FDCE                                         r  pixel_cnt_reg[18]/C
                         clock pessimism             -0.194    -0.496    
    SLICE_X62Y64         FDCE (Hold_fdce_C_D)         0.107    -0.389    pixel_cnt_reg[18]
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                          -0.097    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.306ns  (arrival time - required time)
  Source:                 state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            pixel_cnt_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.186ns (42.811%)  route 0.248ns (57.189%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.301ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.675    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.647 r  lcd_clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.147    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=36, routed)          0.588    -0.533    lcd_clk_OBUF
    SLICE_X61Y65         FDCE                                         r  state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y65         FDCE (Prop_fdce_C_Q)         0.141    -0.392 r  state_reg[0]/Q
                         net (fo=27, routed)          0.248    -0.143    state_reg_n_0_[0]
    SLICE_X62Y64         LUT2 (Prop_lut2_I0_O)        0.045    -0.098 r  pixel_cnt[17]_i_1/O
                         net (fo=1, routed)           0.000    -0.098    pixel_cnt[17]_i_1_n_0
    SLICE_X62Y64         FDCE                                         r  pixel_cnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.423     0.423 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.904    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.735 r  lcd_clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.189    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.160 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=36, routed)          0.858    -0.301    lcd_clk_OBUF
    SLICE_X62Y64         FDCE                                         r  pixel_cnt_reg[17]/C
                         clock pessimism             -0.194    -0.496    
    SLICE_X62Y64         FDCE (Hold_fdce_C_D)         0.091    -0.405    pixel_cnt_reg[17]
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                          -0.098    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            led_1_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.187ns (42.462%)  route 0.253ns (57.538%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.303ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.675    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.647 r  lcd_clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.147    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=36, routed)          0.588    -0.533    lcd_clk_OBUF
    SLICE_X61Y65         FDCE                                         r  state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y65         FDCE (Prop_fdce_C_Q)         0.141    -0.392 r  state_reg[0]/Q
                         net (fo=27, routed)          0.253    -0.138    state_reg_n_0_[0]
    SLICE_X61Y64         LUT3 (Prop_lut3_I1_O)        0.046    -0.092 r  led_1_reg_i_2/O
                         net (fo=1, routed)           0.000    -0.092    led_1_reg_i_2_n_0
    SLICE_X61Y64         FDRE                                         r  led_1_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.423     0.423 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.904    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.735 r  lcd_clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.189    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.160 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=36, routed)          0.856    -0.303    lcd_clk_OBUF
    SLICE_X61Y64         FDRE                                         r  led_1_reg_reg/C
                         clock pessimism             -0.214    -0.518    
    SLICE_X61Y64         FDRE (Hold_fdre_C_D)         0.105    -0.413    led_1_reg_reg
  -------------------------------------------------------------------
                         required time                          0.413    
                         arrival time                          -0.092    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.326ns  (arrival time - required time)
  Source:                 pixel_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            pixel_cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.186ns (44.465%)  route 0.232ns (55.535%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.302ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.675    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.647 r  lcd_clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.147    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=36, routed)          0.589    -0.532    lcd_clk_OBUF
    SLICE_X61Y62         FDCE                                         r  pixel_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y62         FDCE (Prop_fdce_C_Q)         0.141    -0.391 f  pixel_cnt_reg[0]/Q
                         net (fo=2, routed)           0.232    -0.159    pixel_cnt[0]
    SLICE_X61Y62         LUT2 (Prop_lut2_I1_O)        0.045    -0.114 r  pixel_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.114    pixel_cnt[0]_i_1_n_0
    SLICE_X61Y62         FDCE                                         r  pixel_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.423     0.423 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.904    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.735 r  lcd_clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.189    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.160 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=36, routed)          0.858    -0.302    lcd_clk_OBUF
    SLICE_X61Y62         FDCE                                         r  pixel_cnt_reg[0]/C
                         clock pessimism             -0.229    -0.532    
    SLICE_X61Y62         FDCE (Hold_fdce_C_D)         0.092    -0.440    pixel_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.440    
                         arrival time                          -0.114    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.330ns  (arrival time - required time)
  Source:                 init_rom_addr_reg_rep[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            init_rom_addr_reg_rep[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.184ns (42.149%)  route 0.253ns (57.851%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.303ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.675    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.647 r  lcd_clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.147    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=36, routed)          0.588    -0.533    lcd_clk_OBUF
    SLICE_X58Y64         FDRE                                         r  init_rom_addr_reg_rep[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y64         FDRE (Prop_fdre_C_Q)         0.141    -0.392 r  init_rom_addr_reg_rep[8]/Q
                         net (fo=4, routed)           0.253    -0.139    init_rom_addr_reg_rep_n_0_[8]
    SLICE_X58Y64         LUT5 (Prop_lut5_I4_O)        0.043    -0.096 r  init_rom_addr_rep[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.096    p_0_in[9]
    SLICE_X58Y64         FDRE                                         r  init_rom_addr_reg_rep[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.423     0.423 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.904    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.735 r  lcd_clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.189    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.160 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=36, routed)          0.856    -0.303    lcd_clk_OBUF
    SLICE_X58Y64         FDRE                                         r  init_rom_addr_reg_rep[9]/C
                         clock pessimism             -0.229    -0.533    
    SLICE_X58Y64         FDRE (Hold_fdre_C_D)         0.107    -0.426    init_rom_addr_reg_rep[9]
  -------------------------------------------------------------------
                         required time                          0.426    
                         arrival time                          -0.096    
  -------------------------------------------------------------------
                         slack                                  0.330    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 62.500 }
Period(ns):         125.000
Sources:            { lcd_clk_pll/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         125.000     122.845    BUFGCTRL_X0Y0   lcd_clk_pll/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         125.000     123.751    PLLE2_ADV_X1Y0  lcd_clk_pll/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C             n/a            1.000         125.000     124.000    SLICE_X61Y60    LCD_RESET_reg_reg/C
Min Period        n/a     FDPE/C             n/a            1.000         125.000     124.000    SLICE_X64Y58    LCD_RS_reg_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         125.000     124.000    SLICE_X58Y63    init_rom_addr_reg_rep[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         125.000     124.000    SLICE_X58Y63    init_rom_addr_reg_rep[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         125.000     124.000    SLICE_X58Y63    init_rom_addr_reg_rep[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         125.000     124.000    SLICE_X58Y63    init_rom_addr_reg_rep[3]/C
Min Period        n/a     FDRE/C             n/a            1.000         125.000     124.000    SLICE_X58Y63    init_rom_addr_reg_rep[4]/C
Min Period        n/a     FDRE/C             n/a            1.000         125.000     124.000    SLICE_X58Y64    init_rom_addr_reg_rep[5]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       125.000     35.000     PLLE2_ADV_X1Y0  lcd_clk_pll/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C             n/a            0.500         62.500      62.000     SLICE_X61Y60    LCD_RESET_reg_reg/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         62.500      62.000     SLICE_X61Y60    LCD_RESET_reg_reg/C
Low Pulse Width   Slow    FDPE/C             n/a            0.500         62.500      62.000     SLICE_X64Y58    LCD_RS_reg_reg/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         62.500      62.000     SLICE_X64Y58    LCD_RS_reg_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         62.500      62.000     SLICE_X58Y63    init_rom_addr_reg_rep[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         62.500      62.000     SLICE_X58Y63    init_rom_addr_reg_rep[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         62.500      62.000     SLICE_X58Y63    init_rom_addr_reg_rep[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         62.500      62.000     SLICE_X58Y63    init_rom_addr_reg_rep[1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         62.500      62.000     SLICE_X58Y63    init_rom_addr_reg_rep[2]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         62.500      62.000     SLICE_X58Y63    init_rom_addr_reg_rep[2]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         62.500      62.000     SLICE_X61Y60    LCD_RESET_reg_reg/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         62.500      62.000     SLICE_X61Y60    LCD_RESET_reg_reg/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         62.500      62.000     SLICE_X64Y58    LCD_RS_reg_reg/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         62.500      62.000     SLICE_X64Y58    LCD_RS_reg_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         62.500      62.000     SLICE_X58Y63    init_rom_addr_reg_rep[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         62.500      62.000     SLICE_X58Y63    init_rom_addr_reg_rep[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         62.500      62.000     SLICE_X58Y63    init_rom_addr_reg_rep[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         62.500      62.000     SLICE_X58Y63    init_rom_addr_reg_rep[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         62.500      62.000     SLICE_X58Y63    init_rom_addr_reg_rep[2]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         62.500      62.000     SLICE_X58Y63    init_rom_addr_reg_rep[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { lcd_clk_pll/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y1   lcd_clk_pll/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y0  lcd_clk_pll/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y0  lcd_clk_pll/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        20.000      32.633     PLLE2_ADV_X1Y0  lcd_clk_pll/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       20.000      140.000    PLLE2_ADV_X1Y0  lcd_clk_pll/inst/plle2_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 lcd_clk_pll/inst/plle2_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0'  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            lcd_clk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.209ns  (logic 3.612ns (44.006%)  route 4.597ns (55.994%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     62.500    62.500 f  
    R2                                                0.000    62.500 f  clk (IN)
                         net (fo=0)                   0.000    62.500    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         1.467    63.967 f  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    65.220    lcd_clk_pll/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    56.738 f  lcd_clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    58.394    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    58.490 f  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=36, routed)          2.941    61.431    lcd_clk_OBUF
    K3                   OBUF (Prop_obuf_I_O)         3.516    64.947 f  lcd_clk_OBUF_inst/O
                         net (fo=0)                   0.000    64.947    lcd_clk
    K3                                                                f  lcd_clk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_1_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            led_1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.313ns  (logic 4.070ns (48.957%)  route 4.243ns (51.043%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.720    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.762 r  lcd_clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.106    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.010 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=36, routed)          1.620    -2.390    lcd_clk_OBUF
    SLICE_X61Y64         FDRE                                         r  led_1_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y64         FDRE (Prop_fdre_C_Q)         0.456    -1.934 r  led_1_reg_reg/Q
                         net (fo=1, routed)           4.243     2.309    led_1_OBUF
    C8                   OBUF (Prop_obuf_I_O)         3.614     5.922 r  led_1_OBUF_inst/O
                         net (fo=0)                   0.000     5.922    led_1
    C8                                                                r  led_1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LCD_RS_reg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            LCD_RS
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.711ns  (logic 4.035ns (60.136%)  route 2.675ns (39.864%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.720    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.762 r  lcd_clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.106    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.010 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=36, routed)          1.625    -2.385    lcd_clk_OBUF
    SLICE_X64Y58         FDPE                                         r  LCD_RS_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y58         FDPE (Prop_fdpe_C_Q)         0.518    -1.867 r  LCD_RS_reg_reg/Q
                         net (fo=1, routed)           2.675     0.808    LCD_RS_OBUF
    N4                   OBUF (Prop_obuf_I_O)         3.517     4.325 r  LCD_RS_OBUF_inst/O
                         net (fo=0)                   0.000     4.325    LCD_RS
    N4                                                                r  LCD_RS (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LCD_RESET_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            LCD_RESET
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.564ns  (logic 3.945ns (60.099%)  route 2.619ns (39.901%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.720    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.762 r  lcd_clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.106    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.010 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=36, routed)          1.623    -2.387    lcd_clk_OBUF
    SLICE_X61Y60         FDCE                                         r  LCD_RESET_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y60         FDCE (Prop_fdce_C_Q)         0.456    -1.931 r  LCD_RESET_reg_reg/Q
                         net (fo=1, routed)           2.619     0.688    LCD_RESET_OBUF
    M5                   OBUF (Prop_obuf_I_O)         3.489     4.176 r  LCD_RESET_OBUF_inst/O
                         net (fo=0)                   0.000     4.176    LCD_RESET
    M5                                                                r  LCD_RESET (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 lcd_clk_pll/inst/plle2_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0'  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            lcd_clk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.494ns  (logic 1.243ns (49.863%)  route 1.250ns (50.137%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.675    lcd_clk_pll/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.647 r  lcd_clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.147    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=36, routed)          0.749    -0.371    lcd_clk_OBUF
    K3                   OBUF (Prop_obuf_I_O)         1.217     0.846 r  lcd_clk_OBUF_inst/O
                         net (fo=0)                   0.000     0.846    lcd_clk
    K3                                                                r  lcd_clk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LCD_RESET_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            LCD_RESET
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.059ns  (logic 1.331ns (64.643%)  route 0.728ns (35.357%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.675    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.647 r  lcd_clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.147    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=36, routed)          0.590    -0.531    lcd_clk_OBUF
    SLICE_X61Y60         FDCE                                         r  LCD_RESET_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y60         FDCE (Prop_fdce_C_Q)         0.141    -0.390 r  LCD_RESET_reg_reg/Q
                         net (fo=1, routed)           0.728     0.338    LCD_RESET_OBUF
    M5                   OBUF (Prop_obuf_I_O)         1.190     1.528 r  LCD_RESET_OBUF_inst/O
                         net (fo=0)                   0.000     1.528    LCD_RESET
    M5                                                                r  LCD_RESET (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LCD_RS_reg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            LCD_RS
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.137ns  (logic 1.382ns (64.704%)  route 0.754ns (35.296%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.675    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.647 r  lcd_clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.147    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=36, routed)          0.592    -0.529    lcd_clk_OBUF
    SLICE_X64Y58         FDPE                                         r  LCD_RS_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y58         FDPE (Prop_fdpe_C_Q)         0.164    -0.365 r  LCD_RS_reg_reg/Q
                         net (fo=1, routed)           0.754     0.389    LCD_RS_OBUF
    N4                   OBUF (Prop_obuf_I_O)         1.218     1.608 r  LCD_RS_OBUF_inst/O
                         net (fo=0)                   0.000     1.608    LCD_RS
    N4                                                                r  LCD_RS (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_1_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            led_1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.009ns  (logic 1.455ns (48.349%)  route 1.554ns (51.651%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.675    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.647 r  lcd_clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.147    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=36, routed)          0.588    -0.533    lcd_clk_OBUF
    SLICE_X61Y64         FDRE                                         r  led_1_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y64         FDRE (Prop_fdre_C_Q)         0.141    -0.392 r  led_1_reg_reg/Q
                         net (fo=1, routed)           1.554     1.162    led_1_OBUF
    C8                   OBUF (Prop_obuf_I_O)         1.314     2.476 r  led_1_OBUF_inst/O
                         net (fo=0)                   0.000     2.476    led_1
    C8                                                                r  led_1 (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 lcd_clk_pll/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lcd_clk_pll/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.396ns  (logic 0.029ns (2.077%)  route 1.367ns (97.923%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    R2                                                0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.423    10.423 f  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    10.904    lcd_clk_pll/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -2.638     8.265 f  lcd_clk_pll/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.546     8.811    lcd_clk_pll/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     8.840 f  lcd_clk_pll/inst/clkf_buf/O
                         net (fo=1, routed)           0.822     9.662    lcd_clk_pll/inst/clkfbout_buf_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV                                    f  lcd_clk_pll/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 lcd_clk_pll/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lcd_clk_pll/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.146ns  (logic 0.091ns (2.892%)  route 3.055ns (97.108%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         1.396     1.396 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.577    lcd_clk_pll/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -7.750    -5.172 r  lcd_clk_pll/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.576    -3.596    lcd_clk_pll/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.505 r  lcd_clk_pll/inst/clkf_buf/O
                         net (fo=1, routed)           1.479    -2.026    lcd_clk_pll/inst/clkfbout_buf_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV                                    r  lcd_clk_pll/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay            38 Endpoints
Min Delay            38 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            LCD_RS_reg_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.301ns  (logic 1.653ns (26.237%)  route 4.648ns (73.763%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.997ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.997ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    H18                  IBUF (Prop_ibuf_I_O)         1.501     1.501 r  reset_n_IBUF_inst/O
                         net (fo=4, routed)           3.337     4.839    reset_n_IBUF
    SLICE_X61Y64         LUT1 (Prop_lut1_I0_O)        0.152     4.991 f  LCD_RS_reg_i_1/O
                         net (fo=24, routed)          1.310     6.301    LCD_RS_reg_i_1_n_0
    SLICE_X64Y58         FDPE                                         f  LCD_RS_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         1.396     1.396 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.577    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.172 r  lcd_clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.596    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.505 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=36, routed)          1.508    -1.997    lcd_clk_OBUF
    SLICE_X64Y58         FDPE                                         r  LCD_RS_reg_reg/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            LCD_RESET_reg_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.992ns  (logic 1.653ns (27.590%)  route 4.339ns (72.410%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.999ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.999ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    H18                  IBUF (Prop_ibuf_I_O)         1.501     1.501 r  reset_n_IBUF_inst/O
                         net (fo=4, routed)           3.337     4.839    reset_n_IBUF
    SLICE_X61Y64         LUT1 (Prop_lut1_I0_O)        0.152     4.991 f  LCD_RS_reg_i_1/O
                         net (fo=24, routed)          1.001     5.992    LCD_RS_reg_i_1_n_0
    SLICE_X61Y60         FDCE                                         f  LCD_RESET_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         1.396     1.396 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.577    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.172 r  lcd_clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.596    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.505 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=36, routed)          1.506    -1.999    lcd_clk_OBUF
    SLICE_X61Y60         FDCE                                         r  LCD_RESET_reg_reg/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            state_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.937ns  (logic 1.653ns (27.844%)  route 4.284ns (72.156%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -2.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.003ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    H18                  IBUF (Prop_ibuf_I_O)         1.501     1.501 r  reset_n_IBUF_inst/O
                         net (fo=4, routed)           3.337     4.839    reset_n_IBUF
    SLICE_X61Y64         LUT1 (Prop_lut1_I0_O)        0.152     4.991 f  LCD_RS_reg_i_1/O
                         net (fo=24, routed)          0.947     5.937    LCD_RS_reg_i_1_n_0
    SLICE_X61Y65         FDCE                                         f  state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         1.396     1.396 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.577    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.172 r  lcd_clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.596    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.505 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=36, routed)          1.502    -2.003    lcd_clk_OBUF
    SLICE_X61Y65         FDCE                                         r  state_reg[0]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.937ns  (logic 1.653ns (27.844%)  route 4.284ns (72.156%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -2.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.003ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    H18                  IBUF (Prop_ibuf_I_O)         1.501     1.501 r  reset_n_IBUF_inst/O
                         net (fo=4, routed)           3.337     4.839    reset_n_IBUF
    SLICE_X61Y64         LUT1 (Prop_lut1_I0_O)        0.152     4.991 f  LCD_RS_reg_i_1/O
                         net (fo=24, routed)          0.947     5.937    LCD_RS_reg_i_1_n_0
    SLICE_X61Y65         FDCE                                         f  state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         1.396     1.396 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.577    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.172 r  lcd_clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.596    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.505 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=36, routed)          1.502    -2.003    lcd_clk_OBUF
    SLICE_X61Y65         FDCE                                         r  state_reg[1]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            state_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.937ns  (logic 1.653ns (27.844%)  route 4.284ns (72.156%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -2.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.003ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    H18                  IBUF (Prop_ibuf_I_O)         1.501     1.501 r  reset_n_IBUF_inst/O
                         net (fo=4, routed)           3.337     4.839    reset_n_IBUF
    SLICE_X61Y64         LUT1 (Prop_lut1_I0_O)        0.152     4.991 f  LCD_RS_reg_i_1/O
                         net (fo=24, routed)          0.947     5.937    LCD_RS_reg_i_1_n_0
    SLICE_X61Y65         FDCE                                         f  state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         1.396     1.396 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.577    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.172 r  lcd_clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.596    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.505 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=36, routed)          1.502    -2.003    lcd_clk_OBUF
    SLICE_X61Y65         FDCE                                         r  state_reg[2]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            pixel_cnt_reg[17]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.888ns  (logic 1.653ns (28.078%)  route 4.234ns (71.922%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -2.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.001ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    H18                  IBUF (Prop_ibuf_I_O)         1.501     1.501 r  reset_n_IBUF_inst/O
                         net (fo=4, routed)           3.337     4.839    reset_n_IBUF
    SLICE_X61Y64         LUT1 (Prop_lut1_I0_O)        0.152     4.991 f  LCD_RS_reg_i_1/O
                         net (fo=24, routed)          0.897     5.888    LCD_RS_reg_i_1_n_0
    SLICE_X62Y64         FDCE                                         f  pixel_cnt_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         1.396     1.396 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.577    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.172 r  lcd_clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.596    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.505 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=36, routed)          1.504    -2.001    lcd_clk_OBUF
    SLICE_X62Y64         FDCE                                         r  pixel_cnt_reg[17]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            pixel_cnt_reg[18]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.888ns  (logic 1.653ns (28.078%)  route 4.234ns (71.922%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -2.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.001ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    H18                  IBUF (Prop_ibuf_I_O)         1.501     1.501 r  reset_n_IBUF_inst/O
                         net (fo=4, routed)           3.337     4.839    reset_n_IBUF
    SLICE_X61Y64         LUT1 (Prop_lut1_I0_O)        0.152     4.991 f  LCD_RS_reg_i_1/O
                         net (fo=24, routed)          0.897     5.888    LCD_RS_reg_i_1_n_0
    SLICE_X62Y64         FDCE                                         f  pixel_cnt_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         1.396     1.396 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.577    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.172 r  lcd_clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.596    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.505 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=36, routed)          1.504    -2.001    lcd_clk_OBUF
    SLICE_X62Y64         FDCE                                         r  pixel_cnt_reg[18]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            pixel_cnt_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.842ns  (logic 1.653ns (28.297%)  route 4.189ns (71.703%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -2.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.000ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    H18                  IBUF (Prop_ibuf_I_O)         1.501     1.501 r  reset_n_IBUF_inst/O
                         net (fo=4, routed)           3.337     4.839    reset_n_IBUF
    SLICE_X61Y64         LUT1 (Prop_lut1_I0_O)        0.152     4.991 f  LCD_RS_reg_i_1/O
                         net (fo=24, routed)          0.851     5.842    LCD_RS_reg_i_1_n_0
    SLICE_X61Y61         FDCE                                         f  pixel_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         1.396     1.396 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.577    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.172 r  lcd_clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.596    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.505 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=36, routed)          1.505    -2.000    lcd_clk_OBUF
    SLICE_X61Y61         FDCE                                         r  pixel_cnt_reg[1]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            pixel_cnt_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.842ns  (logic 1.653ns (28.297%)  route 4.189ns (71.703%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -2.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.000ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    H18                  IBUF (Prop_ibuf_I_O)         1.501     1.501 r  reset_n_IBUF_inst/O
                         net (fo=4, routed)           3.337     4.839    reset_n_IBUF
    SLICE_X61Y64         LUT1 (Prop_lut1_I0_O)        0.152     4.991 f  LCD_RS_reg_i_1/O
                         net (fo=24, routed)          0.851     5.842    LCD_RS_reg_i_1_n_0
    SLICE_X61Y61         FDCE                                         f  pixel_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         1.396     1.396 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.577    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.172 r  lcd_clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.596    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.505 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=36, routed)          1.505    -2.000    lcd_clk_OBUF
    SLICE_X61Y61         FDCE                                         r  pixel_cnt_reg[2]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            pixel_cnt_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.842ns  (logic 1.653ns (28.297%)  route 4.189ns (71.703%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -2.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.000ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    H18                  IBUF (Prop_ibuf_I_O)         1.501     1.501 r  reset_n_IBUF_inst/O
                         net (fo=4, routed)           3.337     4.839    reset_n_IBUF
    SLICE_X61Y64         LUT1 (Prop_lut1_I0_O)        0.152     4.991 f  LCD_RS_reg_i_1/O
                         net (fo=24, routed)          0.851     5.842    LCD_RS_reg_i_1_n_0
    SLICE_X61Y61         FDCE                                         f  pixel_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         1.396     1.396 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.577    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.172 r  lcd_clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.596    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.505 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=36, routed)          1.505    -2.000    lcd_clk_OBUF
    SLICE_X61Y61         FDCE                                         r  pixel_cnt_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 lcd_clk_pll/inst/plle2_adv_inst/LOCKED
                            (internal pin)
  Destination:            state_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.767ns  (logic 0.045ns (5.868%)  route 0.722ns (94.132%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  lcd_clk_pll/inst/plle2_adv_inst/LOCKED
                         net (fo=2, routed)           0.606     0.606    pll_locked
    SLICE_X61Y65         LUT6 (Prop_lut6_I2_O)        0.045     0.651 r  state[2]_i_1/O
                         net (fo=3, routed)           0.116     0.767    state[2]_i_1_n_0
    SLICE_X61Y65         FDCE                                         r  state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.423     0.423 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.904    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.735 r  lcd_clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.189    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.160 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=36, routed)          0.855    -0.304    lcd_clk_OBUF
    SLICE_X61Y65         FDCE                                         r  state_reg[0]/C

Slack:                    inf
  Source:                 lcd_clk_pll/inst/plle2_adv_inst/LOCKED
                            (internal pin)
  Destination:            state_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.767ns  (logic 0.045ns (5.868%)  route 0.722ns (94.132%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  lcd_clk_pll/inst/plle2_adv_inst/LOCKED
                         net (fo=2, routed)           0.606     0.606    pll_locked
    SLICE_X61Y65         LUT6 (Prop_lut6_I2_O)        0.045     0.651 r  state[2]_i_1/O
                         net (fo=3, routed)           0.116     0.767    state[2]_i_1_n_0
    SLICE_X61Y65         FDCE                                         r  state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.423     0.423 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.904    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.735 r  lcd_clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.189    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.160 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=36, routed)          0.855    -0.304    lcd_clk_OBUF
    SLICE_X61Y65         FDCE                                         r  state_reg[1]/C

Slack:                    inf
  Source:                 lcd_clk_pll/inst/plle2_adv_inst/LOCKED
                            (internal pin)
  Destination:            state_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.767ns  (logic 0.045ns (5.868%)  route 0.722ns (94.132%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  lcd_clk_pll/inst/plle2_adv_inst/LOCKED
                         net (fo=2, routed)           0.606     0.606    pll_locked
    SLICE_X61Y65         LUT6 (Prop_lut6_I2_O)        0.045     0.651 r  state[2]_i_1/O
                         net (fo=3, routed)           0.116     0.767    state[2]_i_1_n_0
    SLICE_X61Y65         FDCE                                         r  state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.423     0.423 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.904    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.735 r  lcd_clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.189    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.160 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=36, routed)          0.855    -0.304    lcd_clk_OBUF
    SLICE_X61Y65         FDCE                                         r  state_reg[2]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            init_rom_addr_reg_rep[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.968ns  (logic 0.314ns (15.945%)  route 1.654ns (84.055%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.303ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    H18                  IBUF (Prop_ibuf_I_O)         0.269     0.269 r  reset_n_IBUF_inst/O
                         net (fo=4, routed)           1.487     1.756    reset_n_IBUF
    SLICE_X61Y65         LUT5 (Prop_lut5_I4_O)        0.045     1.801 r  init_rom_addr_rep[7]_i_1/O
                         net (fo=10, routed)          0.167     1.968    init_rom_addr_rep[7]_i_1_n_0
    SLICE_X58Y64         FDRE                                         r  init_rom_addr_reg_rep[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.423     0.423 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.904    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.735 r  lcd_clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.189    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.160 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=36, routed)          0.856    -0.303    lcd_clk_OBUF
    SLICE_X58Y64         FDRE                                         r  init_rom_addr_reg_rep[5]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            init_rom_addr_reg_rep[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.968ns  (logic 0.314ns (15.945%)  route 1.654ns (84.055%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.303ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    H18                  IBUF (Prop_ibuf_I_O)         0.269     0.269 r  reset_n_IBUF_inst/O
                         net (fo=4, routed)           1.487     1.756    reset_n_IBUF
    SLICE_X61Y65         LUT5 (Prop_lut5_I4_O)        0.045     1.801 r  init_rom_addr_rep[7]_i_1/O
                         net (fo=10, routed)          0.167     1.968    init_rom_addr_rep[7]_i_1_n_0
    SLICE_X58Y64         FDRE                                         r  init_rom_addr_reg_rep[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.423     0.423 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.904    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.735 r  lcd_clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.189    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.160 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=36, routed)          0.856    -0.303    lcd_clk_OBUF
    SLICE_X58Y64         FDRE                                         r  init_rom_addr_reg_rep[6]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            init_rom_addr_reg_rep[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.968ns  (logic 0.314ns (15.945%)  route 1.654ns (84.055%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.303ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    H18                  IBUF (Prop_ibuf_I_O)         0.269     0.269 r  reset_n_IBUF_inst/O
                         net (fo=4, routed)           1.487     1.756    reset_n_IBUF
    SLICE_X61Y65         LUT5 (Prop_lut5_I4_O)        0.045     1.801 r  init_rom_addr_rep[7]_i_1/O
                         net (fo=10, routed)          0.167     1.968    init_rom_addr_rep[7]_i_1_n_0
    SLICE_X58Y64         FDRE                                         r  init_rom_addr_reg_rep[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.423     0.423 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.904    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.735 r  lcd_clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.189    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.160 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=36, routed)          0.856    -0.303    lcd_clk_OBUF
    SLICE_X58Y64         FDRE                                         r  init_rom_addr_reg_rep[7]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            init_rom_addr_reg_rep[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.968ns  (logic 0.314ns (15.945%)  route 1.654ns (84.055%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.303ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    H18                  IBUF (Prop_ibuf_I_O)         0.269     0.269 r  reset_n_IBUF_inst/O
                         net (fo=4, routed)           1.487     1.756    reset_n_IBUF
    SLICE_X61Y65         LUT5 (Prop_lut5_I4_O)        0.045     1.801 r  init_rom_addr_rep[7]_i_1/O
                         net (fo=10, routed)          0.167     1.968    init_rom_addr_rep[7]_i_1_n_0
    SLICE_X58Y64         FDRE                                         r  init_rom_addr_reg_rep[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.423     0.423 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.904    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.735 r  lcd_clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.189    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.160 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=36, routed)          0.856    -0.303    lcd_clk_OBUF
    SLICE_X58Y64         FDRE                                         r  init_rom_addr_reg_rep[8]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            init_rom_addr_reg_rep[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.968ns  (logic 0.314ns (15.945%)  route 1.654ns (84.055%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.303ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    H18                  IBUF (Prop_ibuf_I_O)         0.269     0.269 r  reset_n_IBUF_inst/O
                         net (fo=4, routed)           1.487     1.756    reset_n_IBUF
    SLICE_X61Y65         LUT5 (Prop_lut5_I4_O)        0.045     1.801 r  init_rom_addr_rep[7]_i_1/O
                         net (fo=10, routed)          0.167     1.968    init_rom_addr_rep[7]_i_1_n_0
    SLICE_X58Y64         FDRE                                         r  init_rom_addr_reg_rep[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.423     0.423 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.904    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.735 r  lcd_clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.189    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.160 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=36, routed)          0.856    -0.303    lcd_clk_OBUF
    SLICE_X58Y64         FDRE                                         r  init_rom_addr_reg_rep[9]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            init_rom_addr_reg_rep[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.973ns  (logic 0.314ns (15.903%)  route 1.659ns (84.097%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.303ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    H18                  IBUF (Prop_ibuf_I_O)         0.269     0.269 r  reset_n_IBUF_inst/O
                         net (fo=4, routed)           1.487     1.756    reset_n_IBUF
    SLICE_X61Y65         LUT5 (Prop_lut5_I4_O)        0.045     1.801 r  init_rom_addr_rep[7]_i_1/O
                         net (fo=10, routed)          0.172     1.973    init_rom_addr_rep[7]_i_1_n_0
    SLICE_X58Y63         FDRE                                         r  init_rom_addr_reg_rep[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.423     0.423 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.904    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.735 r  lcd_clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.189    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.160 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=36, routed)          0.856    -0.303    lcd_clk_OBUF
    SLICE_X58Y63         FDRE                                         r  init_rom_addr_reg_rep[0]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            init_rom_addr_reg_rep[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.973ns  (logic 0.314ns (15.903%)  route 1.659ns (84.097%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.303ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    H18                  IBUF (Prop_ibuf_I_O)         0.269     0.269 r  reset_n_IBUF_inst/O
                         net (fo=4, routed)           1.487     1.756    reset_n_IBUF
    SLICE_X61Y65         LUT5 (Prop_lut5_I4_O)        0.045     1.801 r  init_rom_addr_rep[7]_i_1/O
                         net (fo=10, routed)          0.172     1.973    init_rom_addr_rep[7]_i_1_n_0
    SLICE_X58Y63         FDRE                                         r  init_rom_addr_reg_rep[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.423     0.423 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.904    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.735 r  lcd_clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.189    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.160 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=36, routed)          0.856    -0.303    lcd_clk_OBUF
    SLICE_X58Y63         FDRE                                         r  init_rom_addr_reg_rep[1]/C





