 
****************************************
Report : timing
        -path full
        -delay max
        -nets
        -max_paths 10
        -transition_time
Design : alu_8bit_mini
Version: T-2022.03-SP2
Date   : Mon May 12 15:07:15 2025
****************************************

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: b[0] (input port)
  Endpoint: sum[4] (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu_8bit_mini      5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  input external delay                               0.00       0.00 f
  b[0] (in)                                0.00      0.00       0.00 f
  b[0] (net)                    11                   0.00       0.00 f
  sub_13_U16/ZN (INV_X1)                   0.01      0.02       0.02 r
  sub_13_n11 (net)               1                   0.00       0.02 r
  sub_13_U42/ZN (AND2_X1)                  0.01      0.04       0.06 r
  sub_13_n21 (net)               1                   0.00       0.06 r
  sub_13_U102/ZN (NOR2_X1)                 0.01      0.02       0.08 f
  sub_13_n76 (net)               2                   0.00       0.08 f
  sub_13_U21/ZN (AND3_X1)                  0.01      0.04       0.12 f
  sub_13_n19 (net)               1                   0.00       0.12 f
  sub_13_U101/ZN (NOR2_X1)                 0.03      0.04       0.17 r
  sub_13_n65 (net)               2                   0.00       0.17 r
  sub_13_U3/ZN (NAND2_X1)                  0.01      0.03       0.20 f
  sub_13_n1 (net)                1                   0.00       0.20 f
  sub_13_U80/ZN (XNOR2_X1)                 0.01      0.05       0.25 f
  N59 (net)                      1                   0.00       0.25 f
  U149/ZN (AOI221_X1)                      0.04      0.08       0.34 r
  n131 (net)                     1                   0.00       0.34 r
  U154/ZN (NAND2_X1)                       0.01      0.02       0.36 f
  sum[4] (net)                   1                   0.00       0.36 f
  sum[4] (out)                             0.01      0.00       0.36 f
  data arrival time                                             0.36

  max_delay                                          0.10       0.10
  output external delay                              0.00       0.10
  data required time                                            0.10
  ------------------------------------------------------------------------------------------
  data required time                                            0.10
  data arrival time                                            -0.36
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.26


  Startpoint: a[3] (input port)
  Endpoint: sum[5] (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu_8bit_mini      5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  input external delay                               0.00       0.00 f
  a[3] (in)                                0.00      0.00       0.00 f
  a[3] (net)                    13                   0.00       0.00 f
  sub_12_U55/ZN (INV_X1)                   0.01      0.03       0.03 r
  sub_12_n91 (net)               1                   0.00       0.03 r
  sub_12_U5/ZN (NAND2_X2)                  0.01      0.05       0.08 f
  sub_12_n32 (net)               7                   0.00       0.08 f
  sub_12_U18/ZN (NAND2_X1)                 0.01      0.04       0.13 r
  sub_12_n59 (net)               2                   0.00       0.13 r
  sub_12_U20/ZN (OAI21_X1)                 0.01      0.03       0.16 f
  sub_12_n68 (net)               1                   0.00       0.16 f
  sub_12_U19/ZN (NOR3_X1)                  0.03      0.05       0.21 r
  sub_12_n67 (net)               1                   0.00       0.21 r
  sub_12_U25/ZN (OAI21_X1)                 0.01      0.03       0.24 f
  sub_12_n62 (net)               1                   0.00       0.24 f
  sub_12_U83/ZN (XNOR2_X1)                 0.01      0.05       0.29 f
  N52 (net)                      1                   0.00       0.29 f
  U155/ZN (AOI22_X1)                       0.03      0.04       0.34 r
  n138 (net)                     1                   0.00       0.34 r
  U161/ZN (NAND2_X1)                       0.01      0.02       0.36 f
  sum[5] (net)                   1                   0.00       0.36 f
  sum[5] (out)                             0.01      0.00       0.36 f
  data arrival time                                             0.36

  max_delay                                          0.10       0.10
  output external delay                              0.00       0.10
  data required time                                            0.10
  ------------------------------------------------------------------------------------------
  data required time                                            0.10
  data arrival time                                            -0.36
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.26


  Startpoint: b[3] (input port)
  Endpoint: sum[7] (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu_8bit_mini      5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  input external delay                               0.00       0.00 f
  b[3] (in)                                0.00      0.00       0.00 f
  b[3] (net)                    12                   0.00       0.00 f
  add_11_U2/ZN (OR2_X2)                    0.01      0.06       0.06 f
  add_11_n42 (net)               2                   0.00       0.06 f
  add_11_U78/ZN (NAND3_X1)                 0.01      0.03       0.09 r
  add_11_n41 (net)               1                   0.00       0.09 r
  add_11_U71/ZN (NOR2_X1)                  0.01      0.02       0.12 f
  add_11_n38 (net)               1                   0.00       0.12 f
  add_11_U70/ZN (NOR2_X1)                  0.02      0.03       0.15 r
  add_11_n24 (net)               1                   0.00       0.15 r
  add_11_U38/ZN (NAND3_X1)                 0.01      0.03       0.18 f
  add_11_n22 (net)               1                   0.00       0.18 f
  add_11_U75/ZN (XNOR2_X1)                 0.01      0.06       0.24 f
  N46 (net)                      1                   0.00       0.24 f
  U169/ZN (AOI221_X1)                      0.04      0.08       0.32 r
  n156 (net)                     1                   0.00       0.32 r
  U91/ZN (NAND3_X1)                        0.01      0.03       0.35 f
  sum[7] (net)                   1                   0.00       0.35 f
  sum[7] (out)                             0.01      0.00       0.36 f
  data arrival time                                             0.36

  max_delay                                          0.10       0.10
  output external delay                              0.00       0.10
  data required time                                            0.10
  ------------------------------------------------------------------------------------------
  data required time                                            0.10
  data arrival time                                            -0.36
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.26


  Startpoint: b[4] (input port)
  Endpoint: sum[6] (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu_8bit_mini      5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  input external delay                               0.00       0.00 f
  b[4] (in)                                0.00      0.00       0.00 f
  b[4] (net)                    11                   0.00       0.00 f
  sub_13_U49/ZN (INV_X1)                   0.01      0.03       0.03 r
  sub_13_n63 (net)               1                   0.00       0.03 r
  sub_13_U48/ZN (NAND2_X1)                 0.01      0.03       0.06 f
  sub_13_n52 (net)               3                   0.00       0.06 f
  sub_13_U69/ZN (NAND2_X1)                 0.02      0.04       0.10 r
  sub_13_n45 (net)               3                   0.00       0.10 r
  sub_13_U72/ZN (NOR2_X1)                  0.01      0.03       0.13 f
  sub_13_n44 (net)               1                   0.00       0.13 f
  sub_13_U82/ZN (AOI21_X1)                 0.02      0.05       0.18 r
  sub_13_n43 (net)               1                   0.00       0.18 r
  sub_13_U93/ZN (NAND3_X1)                 0.01      0.04       0.21 f
  sub_13_n37 (net)               1                   0.00       0.21 f
  sub_13_U92/ZN (XNOR2_X1)                 0.01      0.06       0.27 f
  N61 (net)                      1                   0.00       0.27 f
  U105/ZN (AOI22_X1)                       0.03      0.05       0.32 r
  n144 (net)                     1                   0.00       0.32 r
  U92/ZN (NAND3_X1)                        0.01      0.03       0.35 f
  sum[6] (net)                   1                   0.00       0.35 f
  sum[6] (out)                             0.01      0.00       0.35 f
  data arrival time                                             0.35

  max_delay                                          0.10       0.10
  output external delay                              0.00       0.10
  data required time                                            0.10
  ------------------------------------------------------------------------------------------
  data required time                                            0.10
  data arrival time                                            -0.35
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.25


  Startpoint: b[1] (input port)
  Endpoint: sum[3] (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu_8bit_mini      5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  input external delay                               0.00       0.00 f
  b[1] (in)                                0.00      0.00       0.00 f
  b[1] (net)                    12                   0.00       0.00 f
  sub_13_U4/ZN (INV_X1)                    0.01      0.03       0.03 r
  sub_13_n2 (net)                1                   0.00       0.03 r
  sub_13_U39/ZN (NAND2_X1)                 0.01      0.03       0.06 f
  sub_13_n77 (net)               4                   0.00       0.06 f
  sub_13_U45/ZN (NAND2_X1)                 0.01      0.03       0.10 r
  sub_13_n86 (net)               1                   0.00       0.10 r
  sub_13_U44/ZN (NAND2_X1)                 0.01      0.03       0.13 f
  sub_13_n84 (net)               2                   0.00       0.13 f
  sub_13_U34/ZN (NAND2_X1)                 0.01      0.03       0.16 r
  sub_13_n83 (net)               1                   0.00       0.16 r
  sub_13_U33/ZN (NAND2_X1)                 0.01      0.03       0.18 f
  sub_13_n78 (net)               1                   0.00       0.18 f
  sub_13_U31/ZN (XNOR2_X1)                 0.01      0.05       0.23 f
  N58 (net)                      1                   0.00       0.23 f
  U140/ZN (AOI221_X1)                      0.04      0.08       0.32 r
  n123 (net)                     1                   0.00       0.32 r
  U145/ZN (NAND2_X1)                       0.01      0.02       0.34 f
  sum[3] (net)                   1                   0.00       0.34 f
  sum[3] (out)                             0.01      0.00       0.34 f
  data arrival time                                             0.34

  max_delay                                          0.10       0.10
  output external delay                              0.00       0.10
  data required time                                            0.10
  ------------------------------------------------------------------------------------------
  data required time                                            0.10
  data arrival time                                            -0.34
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.24


  Startpoint: a[2] (input port)
  Endpoint: sum[2] (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu_8bit_mini      5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  input external delay                               0.00       0.00 r
  a[2] (in)                                0.00      0.00       0.00 r
  a[2] (net)                    11                   0.00       0.00 r
  sub_12_U56/ZN (INV_X1)                   0.00      0.03       0.03 f
  sub_12_n95 (net)               1                   0.00       0.03 f
  sub_12_U6/ZN (NAND2_X2)                  0.02      0.05       0.07 r
  sub_12_n31 (net)               7                   0.00       0.07 r
  sub_12_U105/ZN (INV_X1)                  0.01      0.03       0.11 f
  sub_12_n81 (net)               2                   0.00       0.11 f
  sub_12_U10/ZN (INV_X1)                   0.01      0.03       0.14 r
  sub_12_n4 (net)                2                   0.00       0.14 r
  sub_12_U38/ZN (NAND2_X1)                 0.01      0.03       0.17 f
  sub_12_n94 (net)               1                   0.00       0.17 f
  sub_12_U37/ZN (XNOR2_X1)                 0.01      0.05       0.22 f
  N49 (net)                      1                   0.00       0.22 f
  U131/ZN (AOI221_X1)                      0.04      0.06       0.28 r
  n115 (net)                     1                   0.00       0.28 r
  U136/ZN (NAND2_X1)                       0.01      0.02       0.31 f
  sum[2] (net)                   1                   0.00       0.31 f
  sum[2] (out)                             0.01      0.00       0.31 f
  data arrival time                                             0.31

  max_delay                                          0.10       0.10
  output external delay                              0.00       0.10
  data required time                                            0.10
  ------------------------------------------------------------------------------------------
  data required time                                            0.10
  data arrival time                                            -0.31
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.21


  Startpoint: Oper[2] (input port)
  Endpoint: sum[1] (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu_8bit_mini      5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  input external delay                               0.00       0.00 r
  Oper[2] (in)                             0.00      0.00       0.00 r
  Oper[2] (net)                  6                   0.00       0.00 r
  U108/ZN (INV_X1)                         0.01      0.03       0.03 f
  n93 (net)                      4                   0.00       0.03 f
  U107/ZN (NAND3_X2)                       0.04      0.08       0.11 r
  n150 (net)                    14                   0.00       0.11 r
  U124/ZN (OAI21_X1)                       0.01      0.05       0.16 f
  n103 (net)                     1                   0.00       0.16 f
  U125/Z (MUX2_X1)                         0.01      0.07       0.23 f
  n105 (net)                     1                   0.00       0.23 f
  U126/ZN (AOI21_X1)                       0.02      0.05       0.28 r
  n106 (net)                     1                   0.00       0.28 r
  U127/ZN (NAND2_X1)                       0.01      0.02       0.31 f
  sum[1] (net)                   1                   0.00       0.31 f
  sum[1] (out)                             0.01      0.00       0.31 f
  data arrival time                                             0.31

  max_delay                                          0.10       0.10
  output external delay                              0.00       0.10
  data required time                                            0.10
  ------------------------------------------------------------------------------------------
  data required time                                            0.10
  data arrival time                                            -0.31
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.21


  Startpoint: Oper[2] (input port)
  Endpoint: sum[0] (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu_8bit_mini      5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  input external delay                               0.00       0.00 r
  Oper[2] (in)                             0.00      0.00       0.00 r
  Oper[2] (net)                  6                   0.00       0.00 r
  U108/ZN (INV_X1)                         0.01      0.03       0.03 f
  n93 (net)                      4                   0.00       0.03 f
  U107/ZN (NAND3_X2)                       0.04      0.08       0.11 r
  n150 (net)                    14                   0.00       0.11 r
  U115/ZN (OAI21_X1)                       0.01      0.05       0.16 f
  n95 (net)                      1                   0.00       0.16 f
  U116/Z (MUX2_X1)                         0.01      0.07       0.23 f
  n97 (net)                      1                   0.00       0.23 f
  U117/ZN (AOI21_X1)                       0.02      0.05       0.28 r
  n98 (net)                      1                   0.00       0.28 r
  U118/ZN (NAND2_X1)                       0.01      0.02       0.31 f
  sum[0] (net)                   1                   0.00       0.31 f
  sum[0] (out)                             0.01      0.00       0.31 f
  data arrival time                                             0.31

  max_delay                                          0.10       0.10
  output external delay                              0.00       0.10
  data required time                                            0.10
  ------------------------------------------------------------------------------------------
  data required time                                            0.10
  data arrival time                                            -0.31
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.21


1
