<?xml version="1.0" encoding="UTF-8"?>
<scenario>
    <files>
        <algorithm url="/script-tests/Algo/top_displayExra.graphml"/>
        <architecture url="/script-tests/Archi/8CoreX86.slam"/>
        <codegenDirectory url=""/>
    </files>
    <constraints excelUrl="">
        <constraintGroup>
            <operator name="Core2"/>
            <task name="transmitter"/>
            <task name="sink1"/>
            <task name="sink2"/>
            <task name="Sobel"/>
            <task name="display"/>
            <task name="sink"/>
            <task name="sink3"/>
            <task name="sink4"/>
            <task name="sink5"/>
            <task name="sink6"/>
            <task name="Read_YUV"/>
            <task name="Split"/>
            <task name="Split1"/>
            <task name="nothing"/>
            <task name="Merge"/>
            <task name="Split2"/>
            <task name="interleave0"/>
            <task name="interleave1"/>
        </constraintGroup>
        <constraintGroup>
            <operator name="Core0"/>
            <task name="transmitter"/>
            <task name="sink1"/>
            <task name="sink2"/>
            <task name="Sobel"/>
            <task name="display"/>
            <task name="sink"/>
            <task name="sink3"/>
            <task name="sink4"/>
            <task name="sink5"/>
            <task name="sink6"/>
            <task name="Read_YUV"/>
            <task name="Split"/>
            <task name="Split1"/>
            <task name="nothing"/>
            <task name="Merge"/>
            <task name="Split2"/>
            <task name="interleave0"/>
            <task name="interleave1"/>
        </constraintGroup>
        <constraintGroup>
            <operator name="Core1"/>
            <task name="transmitter"/>
            <task name="sink1"/>
            <task name="sink2"/>
            <task name="Sobel"/>
            <task name="display"/>
            <task name="sink"/>
            <task name="sink3"/>
            <task name="sink4"/>
            <task name="sink5"/>
            <task name="sink6"/>
            <task name="Read_YUV"/>
            <task name="Split"/>
            <task name="Split1"/>
            <task name="nothing"/>
            <task name="Merge"/>
            <task name="Split2"/>
            <task name="interleave0"/>
            <task name="interleave1"/>
        </constraintGroup>
        <constraintGroup>
            <operator name="Core3"/>
            <task name="transmitter"/>
            <task name="sink1"/>
            <task name="sink2"/>
            <task name="Sobel"/>
            <task name="display"/>
            <task name="sink"/>
            <task name="sink3"/>
            <task name="sink4"/>
            <task name="sink5"/>
            <task name="sink6"/>
            <task name="Read_YUV"/>
            <task name="Split"/>
            <task name="Split1"/>
            <task name="nothing"/>
            <task name="Merge"/>
            <task name="Split2"/>
            <task name="interleave0"/>
            <task name="interleave1"/>
        </constraintGroup>
    </constraints>
    <relativeconstraints excelUrl=""/>
    <timings excelUrl="">
        <memcpyspeed opname="x86" setuptime="1" timeperunit="3.3333334E-5"/>
    </timings>
    <simuParams>
        <mainCore>Core0</mainCore>
        <mainComNode>shared_mem</mainComNode>
        <averageDataSize>1000</averageDataSize>
        <dataTypes>
            <dataType name="char" size="1"/>
            <dataType name="uchar" size="1"/>
        </dataTypes>
        <specialVertexOperators>
            <specialVertexOperator path="Core7"/>
            <specialVertexOperator path="Core4"/>
            <specialVertexOperator path="Core3"/>
            <specialVertexOperator path="Core6"/>
            <specialVertexOperator path="Core5"/>
            <specialVertexOperator path="Core0"/>
            <specialVertexOperator path="Core2"/>
            <specialVertexOperator path="Core1"/>
        </specialVertexOperators>
    </simuParams>
    <variables excelUrl=""/>
</scenario>
