Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Wed May 19 22:26:50 2021
| Host         : FXTVWR85EI30285 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file hdmi_encoder_top_timing_summary_routed.rpt -pb hdmi_encoder_top_timing_summary_routed.pb -rpx hdmi_encoder_top_timing_summary_routed.rpx -warn_on_violation
| Design       : hdmi_encoder_top
| Device       : 7k325t-ffg676
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.525        0.000                      0                  482        0.111        0.000                      0                  482       -0.061       -0.061                       1                   351  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
clk                   {0.000 10.000}       20.000          50.000          
  clk_out1_clk_wiz_0  {0.000 3.368}        6.737           148.438         
  clk_out2_clk_wiz_0  {0.000 0.674}        1.347           742.188         
  clkfbout_clk_wiz_0  {0.000 40.000}       80.000          12.500          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                     7.000        0.000                       0                     1  
  clk_out1_clk_wiz_0        3.525        0.000                      0                  482        0.111        0.000                      0                  482        2.968        0.000                       0                   329  
  clk_out2_clk_wiz_0                                                                                                                                                   -0.061       -0.061                       1                    18  
  clkfbout_clk_wiz_0                                                                                                                                                   20.000        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         20.000      18.929     MMCME2_ADV_X0Y2  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y2  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y2  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y2  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y2  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y2  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        3.525ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.111ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.968ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.525ns  (required time - arrival time)
  Source:                 rgb2dvi_0_inst2/U0/DataEncoders[0].DataEncoder/pVde_2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            rgb2dvi_0_inst2/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.737ns  (clk_out1_clk_wiz_0 rise@6.737ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.655ns  (logic 0.302ns (11.373%)  route 2.353ns (88.627%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.482ns = ( 6.255 - 6.737 ) 
    Source Clock Delay      (SCD):    -1.022ns
    Clock Pessimism Removal (CPR):    -0.578ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    G22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in
    G22                  IBUF (Prop_ibuf_I_O)         1.567     1.567 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.081     2.648    clk_wiz_0_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    -4.776 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    -2.972    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -2.879 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=327, routed)         1.857    -1.022    rgb2dvi_0_inst2/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X2Y27          FDRE                                         r  rgb2dvi_0_inst2/U0/DataEncoders[0].DataEncoder/pVde_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y27          FDRE (Prop_fdre_C_Q)         0.259    -0.763 f  rgb2dvi_0_inst2/U0/DataEncoders[0].DataEncoder/pVde_2_reg/Q
                         net (fo=12, routed)          0.652    -0.110    rgb2dvi_0_inst2/U0/DataEncoders[0].DataEncoder/DataEncoders[2].DataEncoder/pVde_2
    SLICE_X1Y29          LUT1 (Prop_lut1_I0_O)        0.043    -0.067 r  rgb2dvi_0_inst2/U0/DataEncoders[0].DataEncoder/cnt_t_3[4]_i_1/O
                         net (fo=32, routed)          1.701     1.634    rgb2dvi_0_inst2/U0/DataEncoders[1].DataEncoder/SR[0]
    SLICE_X0Y15          FDRE                                         r  rgb2dvi_0_inst2/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.737     6.737 r  
    G22                                               0.000     6.737 r  clk (IN)
                         net (fo=0)                   0.000     6.737    clk_wiz_0_inst/inst/clk_in
    G22                  IBUF (Prop_ibuf_I_O)         1.435     8.172 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986     9.158    clk_wiz_0_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398     2.760 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686     4.446    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     4.529 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=327, routed)         1.726     6.255    rgb2dvi_0_inst2/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X0Y15          FDRE                                         r  rgb2dvi_0_inst2/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[0]/C
                         clock pessimism             -0.578     5.676    
                         clock uncertainty           -0.214     5.463    
    SLICE_X0Y15          FDRE (Setup_fdre_C_R)       -0.304     5.159    rgb2dvi_0_inst2/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[0]
  -------------------------------------------------------------------
                         required time                          5.159    
                         arrival time                          -1.634    
  -------------------------------------------------------------------
                         slack                                  3.525    

Slack (MET) :             3.525ns  (required time - arrival time)
  Source:                 rgb2dvi_0_inst2/U0/DataEncoders[0].DataEncoder/pVde_2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            rgb2dvi_0_inst2/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.737ns  (clk_out1_clk_wiz_0 rise@6.737ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.655ns  (logic 0.302ns (11.373%)  route 2.353ns (88.627%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.482ns = ( 6.255 - 6.737 ) 
    Source Clock Delay      (SCD):    -1.022ns
    Clock Pessimism Removal (CPR):    -0.578ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    G22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in
    G22                  IBUF (Prop_ibuf_I_O)         1.567     1.567 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.081     2.648    clk_wiz_0_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    -4.776 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    -2.972    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -2.879 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=327, routed)         1.857    -1.022    rgb2dvi_0_inst2/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X2Y27          FDRE                                         r  rgb2dvi_0_inst2/U0/DataEncoders[0].DataEncoder/pVde_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y27          FDRE (Prop_fdre_C_Q)         0.259    -0.763 f  rgb2dvi_0_inst2/U0/DataEncoders[0].DataEncoder/pVde_2_reg/Q
                         net (fo=12, routed)          0.652    -0.110    rgb2dvi_0_inst2/U0/DataEncoders[0].DataEncoder/DataEncoders[2].DataEncoder/pVde_2
    SLICE_X1Y29          LUT1 (Prop_lut1_I0_O)        0.043    -0.067 r  rgb2dvi_0_inst2/U0/DataEncoders[0].DataEncoder/cnt_t_3[4]_i_1/O
                         net (fo=32, routed)          1.701     1.634    rgb2dvi_0_inst2/U0/DataEncoders[1].DataEncoder/SR[0]
    SLICE_X0Y15          FDRE                                         r  rgb2dvi_0_inst2/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.737     6.737 r  
    G22                                               0.000     6.737 r  clk (IN)
                         net (fo=0)                   0.000     6.737    clk_wiz_0_inst/inst/clk_in
    G22                  IBUF (Prop_ibuf_I_O)         1.435     8.172 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986     9.158    clk_wiz_0_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398     2.760 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686     4.446    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     4.529 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=327, routed)         1.726     6.255    rgb2dvi_0_inst2/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X0Y15          FDRE                                         r  rgb2dvi_0_inst2/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[1]/C
                         clock pessimism             -0.578     5.676    
                         clock uncertainty           -0.214     5.463    
    SLICE_X0Y15          FDRE (Setup_fdre_C_R)       -0.304     5.159    rgb2dvi_0_inst2/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[1]
  -------------------------------------------------------------------
                         required time                          5.159    
                         arrival time                          -1.634    
  -------------------------------------------------------------------
                         slack                                  3.525    

Slack (MET) :             3.525ns  (required time - arrival time)
  Source:                 rgb2dvi_0_inst2/U0/DataEncoders[0].DataEncoder/pVde_2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            rgb2dvi_0_inst2/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.737ns  (clk_out1_clk_wiz_0 rise@6.737ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.655ns  (logic 0.302ns (11.373%)  route 2.353ns (88.627%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.482ns = ( 6.255 - 6.737 ) 
    Source Clock Delay      (SCD):    -1.022ns
    Clock Pessimism Removal (CPR):    -0.578ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    G22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in
    G22                  IBUF (Prop_ibuf_I_O)         1.567     1.567 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.081     2.648    clk_wiz_0_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    -4.776 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    -2.972    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -2.879 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=327, routed)         1.857    -1.022    rgb2dvi_0_inst2/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X2Y27          FDRE                                         r  rgb2dvi_0_inst2/U0/DataEncoders[0].DataEncoder/pVde_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y27          FDRE (Prop_fdre_C_Q)         0.259    -0.763 f  rgb2dvi_0_inst2/U0/DataEncoders[0].DataEncoder/pVde_2_reg/Q
                         net (fo=12, routed)          0.652    -0.110    rgb2dvi_0_inst2/U0/DataEncoders[0].DataEncoder/DataEncoders[2].DataEncoder/pVde_2
    SLICE_X1Y29          LUT1 (Prop_lut1_I0_O)        0.043    -0.067 r  rgb2dvi_0_inst2/U0/DataEncoders[0].DataEncoder/cnt_t_3[4]_i_1/O
                         net (fo=32, routed)          1.701     1.634    rgb2dvi_0_inst2/U0/DataEncoders[1].DataEncoder/SR[0]
    SLICE_X0Y15          FDRE                                         r  rgb2dvi_0_inst2/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.737     6.737 r  
    G22                                               0.000     6.737 r  clk (IN)
                         net (fo=0)                   0.000     6.737    clk_wiz_0_inst/inst/clk_in
    G22                  IBUF (Prop_ibuf_I_O)         1.435     8.172 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986     9.158    clk_wiz_0_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398     2.760 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686     4.446    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     4.529 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=327, routed)         1.726     6.255    rgb2dvi_0_inst2/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X0Y15          FDRE                                         r  rgb2dvi_0_inst2/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[3]/C
                         clock pessimism             -0.578     5.676    
                         clock uncertainty           -0.214     5.463    
    SLICE_X0Y15          FDRE (Setup_fdre_C_R)       -0.304     5.159    rgb2dvi_0_inst2/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[3]
  -------------------------------------------------------------------
                         required time                          5.159    
                         arrival time                          -1.634    
  -------------------------------------------------------------------
                         slack                                  3.525    

Slack (MET) :             3.525ns  (required time - arrival time)
  Source:                 rgb2dvi_0_inst2/U0/DataEncoders[0].DataEncoder/pVde_2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            rgb2dvi_0_inst2/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.737ns  (clk_out1_clk_wiz_0 rise@6.737ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.655ns  (logic 0.302ns (11.373%)  route 2.353ns (88.627%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.482ns = ( 6.255 - 6.737 ) 
    Source Clock Delay      (SCD):    -1.022ns
    Clock Pessimism Removal (CPR):    -0.578ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    G22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in
    G22                  IBUF (Prop_ibuf_I_O)         1.567     1.567 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.081     2.648    clk_wiz_0_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    -4.776 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    -2.972    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -2.879 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=327, routed)         1.857    -1.022    rgb2dvi_0_inst2/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X2Y27          FDRE                                         r  rgb2dvi_0_inst2/U0/DataEncoders[0].DataEncoder/pVde_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y27          FDRE (Prop_fdre_C_Q)         0.259    -0.763 f  rgb2dvi_0_inst2/U0/DataEncoders[0].DataEncoder/pVde_2_reg/Q
                         net (fo=12, routed)          0.652    -0.110    rgb2dvi_0_inst2/U0/DataEncoders[0].DataEncoder/DataEncoders[2].DataEncoder/pVde_2
    SLICE_X1Y29          LUT1 (Prop_lut1_I0_O)        0.043    -0.067 r  rgb2dvi_0_inst2/U0/DataEncoders[0].DataEncoder/cnt_t_3[4]_i_1/O
                         net (fo=32, routed)          1.701     1.634    rgb2dvi_0_inst2/U0/DataEncoders[1].DataEncoder/SR[0]
    SLICE_X0Y15          FDSE                                         r  rgb2dvi_0_inst2/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.737     6.737 r  
    G22                                               0.000     6.737 r  clk (IN)
                         net (fo=0)                   0.000     6.737    clk_wiz_0_inst/inst/clk_in
    G22                  IBUF (Prop_ibuf_I_O)         1.435     8.172 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986     9.158    clk_wiz_0_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398     2.760 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686     4.446    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     4.529 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=327, routed)         1.726     6.255    rgb2dvi_0_inst2/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X0Y15          FDSE                                         r  rgb2dvi_0_inst2/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[4]/C
                         clock pessimism             -0.578     5.676    
                         clock uncertainty           -0.214     5.463    
    SLICE_X0Y15          FDSE (Setup_fdse_C_S)       -0.304     5.159    rgb2dvi_0_inst2/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[4]
  -------------------------------------------------------------------
                         required time                          5.159    
                         arrival time                          -1.634    
  -------------------------------------------------------------------
                         slack                                  3.525    

Slack (MET) :             3.525ns  (required time - arrival time)
  Source:                 rgb2dvi_0_inst2/U0/DataEncoders[0].DataEncoder/pVde_2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            rgb2dvi_0_inst2/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.737ns  (clk_out1_clk_wiz_0 rise@6.737ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.655ns  (logic 0.302ns (11.373%)  route 2.353ns (88.627%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.482ns = ( 6.255 - 6.737 ) 
    Source Clock Delay      (SCD):    -1.022ns
    Clock Pessimism Removal (CPR):    -0.578ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    G22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in
    G22                  IBUF (Prop_ibuf_I_O)         1.567     1.567 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.081     2.648    clk_wiz_0_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    -4.776 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    -2.972    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -2.879 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=327, routed)         1.857    -1.022    rgb2dvi_0_inst2/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X2Y27          FDRE                                         r  rgb2dvi_0_inst2/U0/DataEncoders[0].DataEncoder/pVde_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y27          FDRE (Prop_fdre_C_Q)         0.259    -0.763 f  rgb2dvi_0_inst2/U0/DataEncoders[0].DataEncoder/pVde_2_reg/Q
                         net (fo=12, routed)          0.652    -0.110    rgb2dvi_0_inst2/U0/DataEncoders[0].DataEncoder/DataEncoders[2].DataEncoder/pVde_2
    SLICE_X1Y29          LUT1 (Prop_lut1_I0_O)        0.043    -0.067 r  rgb2dvi_0_inst2/U0/DataEncoders[0].DataEncoder/cnt_t_3[4]_i_1/O
                         net (fo=32, routed)          1.701     1.634    rgb2dvi_0_inst2/U0/DataEncoders[1].DataEncoder/SR[0]
    SLICE_X0Y15          FDRE                                         r  rgb2dvi_0_inst2/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.737     6.737 r  
    G22                                               0.000     6.737 r  clk (IN)
                         net (fo=0)                   0.000     6.737    clk_wiz_0_inst/inst/clk_in
    G22                  IBUF (Prop_ibuf_I_O)         1.435     8.172 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986     9.158    clk_wiz_0_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398     2.760 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686     4.446    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     4.529 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=327, routed)         1.726     6.255    rgb2dvi_0_inst2/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X0Y15          FDRE                                         r  rgb2dvi_0_inst2/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[5]/C
                         clock pessimism             -0.578     5.676    
                         clock uncertainty           -0.214     5.463    
    SLICE_X0Y15          FDRE (Setup_fdre_C_R)       -0.304     5.159    rgb2dvi_0_inst2/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[5]
  -------------------------------------------------------------------
                         required time                          5.159    
                         arrival time                          -1.634    
  -------------------------------------------------------------------
                         slack                                  3.525    

Slack (MET) :             3.525ns  (required time - arrival time)
  Source:                 rgb2dvi_0_inst2/U0/DataEncoders[0].DataEncoder/pVde_2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            rgb2dvi_0_inst2/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[6]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.737ns  (clk_out1_clk_wiz_0 rise@6.737ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.655ns  (logic 0.302ns (11.373%)  route 2.353ns (88.627%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.482ns = ( 6.255 - 6.737 ) 
    Source Clock Delay      (SCD):    -1.022ns
    Clock Pessimism Removal (CPR):    -0.578ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    G22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in
    G22                  IBUF (Prop_ibuf_I_O)         1.567     1.567 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.081     2.648    clk_wiz_0_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    -4.776 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    -2.972    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -2.879 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=327, routed)         1.857    -1.022    rgb2dvi_0_inst2/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X2Y27          FDRE                                         r  rgb2dvi_0_inst2/U0/DataEncoders[0].DataEncoder/pVde_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y27          FDRE (Prop_fdre_C_Q)         0.259    -0.763 f  rgb2dvi_0_inst2/U0/DataEncoders[0].DataEncoder/pVde_2_reg/Q
                         net (fo=12, routed)          0.652    -0.110    rgb2dvi_0_inst2/U0/DataEncoders[0].DataEncoder/DataEncoders[2].DataEncoder/pVde_2
    SLICE_X1Y29          LUT1 (Prop_lut1_I0_O)        0.043    -0.067 r  rgb2dvi_0_inst2/U0/DataEncoders[0].DataEncoder/cnt_t_3[4]_i_1/O
                         net (fo=32, routed)          1.701     1.634    rgb2dvi_0_inst2/U0/DataEncoders[1].DataEncoder/SR[0]
    SLICE_X0Y15          FDSE                                         r  rgb2dvi_0_inst2/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[6]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.737     6.737 r  
    G22                                               0.000     6.737 r  clk (IN)
                         net (fo=0)                   0.000     6.737    clk_wiz_0_inst/inst/clk_in
    G22                  IBUF (Prop_ibuf_I_O)         1.435     8.172 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986     9.158    clk_wiz_0_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398     2.760 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686     4.446    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     4.529 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=327, routed)         1.726     6.255    rgb2dvi_0_inst2/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X0Y15          FDSE                                         r  rgb2dvi_0_inst2/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[6]/C
                         clock pessimism             -0.578     5.676    
                         clock uncertainty           -0.214     5.463    
    SLICE_X0Y15          FDSE (Setup_fdse_C_S)       -0.304     5.159    rgb2dvi_0_inst2/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[6]
  -------------------------------------------------------------------
                         required time                          5.159    
                         arrival time                          -1.634    
  -------------------------------------------------------------------
                         slack                                  3.525    

Slack (MET) :             3.525ns  (required time - arrival time)
  Source:                 rgb2dvi_0_inst2/U0/DataEncoders[0].DataEncoder/pVde_2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            rgb2dvi_0_inst2/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.737ns  (clk_out1_clk_wiz_0 rise@6.737ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.655ns  (logic 0.302ns (11.373%)  route 2.353ns (88.627%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.482ns = ( 6.255 - 6.737 ) 
    Source Clock Delay      (SCD):    -1.022ns
    Clock Pessimism Removal (CPR):    -0.578ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    G22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in
    G22                  IBUF (Prop_ibuf_I_O)         1.567     1.567 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.081     2.648    clk_wiz_0_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    -4.776 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    -2.972    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -2.879 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=327, routed)         1.857    -1.022    rgb2dvi_0_inst2/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X2Y27          FDRE                                         r  rgb2dvi_0_inst2/U0/DataEncoders[0].DataEncoder/pVde_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y27          FDRE (Prop_fdre_C_Q)         0.259    -0.763 f  rgb2dvi_0_inst2/U0/DataEncoders[0].DataEncoder/pVde_2_reg/Q
                         net (fo=12, routed)          0.652    -0.110    rgb2dvi_0_inst2/U0/DataEncoders[0].DataEncoder/DataEncoders[2].DataEncoder/pVde_2
    SLICE_X1Y29          LUT1 (Prop_lut1_I0_O)        0.043    -0.067 r  rgb2dvi_0_inst2/U0/DataEncoders[0].DataEncoder/cnt_t_3[4]_i_1/O
                         net (fo=32, routed)          1.701     1.634    rgb2dvi_0_inst2/U0/DataEncoders[1].DataEncoder/SR[0]
    SLICE_X0Y15          FDRE                                         r  rgb2dvi_0_inst2/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.737     6.737 r  
    G22                                               0.000     6.737 r  clk (IN)
                         net (fo=0)                   0.000     6.737    clk_wiz_0_inst/inst/clk_in
    G22                  IBUF (Prop_ibuf_I_O)         1.435     8.172 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986     9.158    clk_wiz_0_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398     2.760 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686     4.446    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     4.529 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=327, routed)         1.726     6.255    rgb2dvi_0_inst2/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X0Y15          FDRE                                         r  rgb2dvi_0_inst2/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[7]/C
                         clock pessimism             -0.578     5.676    
                         clock uncertainty           -0.214     5.463    
    SLICE_X0Y15          FDRE (Setup_fdre_C_R)       -0.304     5.159    rgb2dvi_0_inst2/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[7]
  -------------------------------------------------------------------
                         required time                          5.159    
                         arrival time                          -1.634    
  -------------------------------------------------------------------
                         slack                                  3.525    

Slack (MET) :             3.525ns  (required time - arrival time)
  Source:                 rgb2dvi_0_inst2/U0/DataEncoders[0].DataEncoder/pVde_2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            rgb2dvi_0_inst2/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[9]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.737ns  (clk_out1_clk_wiz_0 rise@6.737ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.655ns  (logic 0.302ns (11.373%)  route 2.353ns (88.627%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.482ns = ( 6.255 - 6.737 ) 
    Source Clock Delay      (SCD):    -1.022ns
    Clock Pessimism Removal (CPR):    -0.578ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    G22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in
    G22                  IBUF (Prop_ibuf_I_O)         1.567     1.567 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.081     2.648    clk_wiz_0_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    -4.776 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    -2.972    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -2.879 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=327, routed)         1.857    -1.022    rgb2dvi_0_inst2/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X2Y27          FDRE                                         r  rgb2dvi_0_inst2/U0/DataEncoders[0].DataEncoder/pVde_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y27          FDRE (Prop_fdre_C_Q)         0.259    -0.763 f  rgb2dvi_0_inst2/U0/DataEncoders[0].DataEncoder/pVde_2_reg/Q
                         net (fo=12, routed)          0.652    -0.110    rgb2dvi_0_inst2/U0/DataEncoders[0].DataEncoder/DataEncoders[2].DataEncoder/pVde_2
    SLICE_X1Y29          LUT1 (Prop_lut1_I0_O)        0.043    -0.067 r  rgb2dvi_0_inst2/U0/DataEncoders[0].DataEncoder/cnt_t_3[4]_i_1/O
                         net (fo=32, routed)          1.701     1.634    rgb2dvi_0_inst2/U0/DataEncoders[1].DataEncoder/SR[0]
    SLICE_X0Y15          FDSE                                         r  rgb2dvi_0_inst2/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[9]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.737     6.737 r  
    G22                                               0.000     6.737 r  clk (IN)
                         net (fo=0)                   0.000     6.737    clk_wiz_0_inst/inst/clk_in
    G22                  IBUF (Prop_ibuf_I_O)         1.435     8.172 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986     9.158    clk_wiz_0_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398     2.760 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686     4.446    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     4.529 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=327, routed)         1.726     6.255    rgb2dvi_0_inst2/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X0Y15          FDSE                                         r  rgb2dvi_0_inst2/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[9]/C
                         clock pessimism             -0.578     5.676    
                         clock uncertainty           -0.214     5.463    
    SLICE_X0Y15          FDSE (Setup_fdse_C_S)       -0.304     5.159    rgb2dvi_0_inst2/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[9]
  -------------------------------------------------------------------
                         required time                          5.159    
                         arrival time                          -1.634    
  -------------------------------------------------------------------
                         slack                                  3.525    

Slack (MET) :             3.773ns  (required time - arrival time)
  Source:                 rgb2dvi_0_inst2/U0/DataEncoders[0].DataEncoder/pVde_2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            rgb2dvi_0_inst2/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.737ns  (clk_out1_clk_wiz_0 rise@6.737ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.407ns  (logic 0.302ns (12.545%)  route 2.105ns (87.455%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.482ns = ( 6.255 - 6.737 ) 
    Source Clock Delay      (SCD):    -1.022ns
    Clock Pessimism Removal (CPR):    -0.578ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    G22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in
    G22                  IBUF (Prop_ibuf_I_O)         1.567     1.567 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.081     2.648    clk_wiz_0_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    -4.776 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    -2.972    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -2.879 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=327, routed)         1.857    -1.022    rgb2dvi_0_inst2/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X2Y27          FDRE                                         r  rgb2dvi_0_inst2/U0/DataEncoders[0].DataEncoder/pVde_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y27          FDRE (Prop_fdre_C_Q)         0.259    -0.763 f  rgb2dvi_0_inst2/U0/DataEncoders[0].DataEncoder/pVde_2_reg/Q
                         net (fo=12, routed)          0.652    -0.110    rgb2dvi_0_inst2/U0/DataEncoders[0].DataEncoder/DataEncoders[2].DataEncoder/pVde_2
    SLICE_X1Y29          LUT1 (Prop_lut1_I0_O)        0.043    -0.067 r  rgb2dvi_0_inst2/U0/DataEncoders[0].DataEncoder/cnt_t_3[4]_i_1/O
                         net (fo=32, routed)          1.453     1.386    rgb2dvi_0_inst2/U0/DataEncoders[1].DataEncoder/SR[0]
    SLICE_X5Y14          FDRE                                         r  rgb2dvi_0_inst2/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.737     6.737 r  
    G22                                               0.000     6.737 r  clk (IN)
                         net (fo=0)                   0.000     6.737    clk_wiz_0_inst/inst/clk_in
    G22                  IBUF (Prop_ibuf_I_O)         1.435     8.172 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986     9.158    clk_wiz_0_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398     2.760 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686     4.446    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     4.529 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=327, routed)         1.726     6.255    rgb2dvi_0_inst2/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X5Y14          FDRE                                         r  rgb2dvi_0_inst2/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[4]/C
                         clock pessimism             -0.578     5.676    
                         clock uncertainty           -0.214     5.463    
    SLICE_X5Y14          FDRE (Setup_fdre_C_R)       -0.304     5.159    rgb2dvi_0_inst2/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[4]
  -------------------------------------------------------------------
                         required time                          5.159    
                         arrival time                          -1.386    
  -------------------------------------------------------------------
                         slack                                  3.773    

Slack (MET) :             3.874ns  (required time - arrival time)
  Source:                 rgb2dvi_0_inst2/U0/DataEncoders[0].DataEncoder/pVde_2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            rgb2dvi_0_inst2/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.737ns  (clk_out1_clk_wiz_0 rise@6.737ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.329ns  (logic 0.302ns (12.965%)  route 2.027ns (87.035%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.482ns = ( 6.255 - 6.737 ) 
    Source Clock Delay      (SCD):    -1.022ns
    Clock Pessimism Removal (CPR):    -0.578ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    G22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in
    G22                  IBUF (Prop_ibuf_I_O)         1.567     1.567 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.081     2.648    clk_wiz_0_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    -4.776 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    -2.972    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -2.879 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=327, routed)         1.857    -1.022    rgb2dvi_0_inst2/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X2Y27          FDRE                                         r  rgb2dvi_0_inst2/U0/DataEncoders[0].DataEncoder/pVde_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y27          FDRE (Prop_fdre_C_Q)         0.259    -0.763 f  rgb2dvi_0_inst2/U0/DataEncoders[0].DataEncoder/pVde_2_reg/Q
                         net (fo=12, routed)          0.652    -0.110    rgb2dvi_0_inst2/U0/DataEncoders[0].DataEncoder/DataEncoders[2].DataEncoder/pVde_2
    SLICE_X1Y29          LUT1 (Prop_lut1_I0_O)        0.043    -0.067 r  rgb2dvi_0_inst2/U0/DataEncoders[0].DataEncoder/cnt_t_3[4]_i_1/O
                         net (fo=32, routed)          1.375     1.308    rgb2dvi_0_inst2/U0/DataEncoders[1].DataEncoder/SR[0]
    SLICE_X6Y14          FDRE                                         r  rgb2dvi_0_inst2/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.737     6.737 r  
    G22                                               0.000     6.737 r  clk (IN)
                         net (fo=0)                   0.000     6.737    clk_wiz_0_inst/inst/clk_in
    G22                  IBUF (Prop_ibuf_I_O)         1.435     8.172 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986     9.158    clk_wiz_0_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398     2.760 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686     4.446    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     4.529 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=327, routed)         1.726     6.255    rgb2dvi_0_inst2/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X6Y14          FDRE                                         r  rgb2dvi_0_inst2/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[3]/C
                         clock pessimism             -0.578     5.676    
                         clock uncertainty           -0.214     5.463    
    SLICE_X6Y14          FDRE (Setup_fdre_C_R)       -0.281     5.182    rgb2dvi_0_inst2/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[3]
  -------------------------------------------------------------------
                         required time                          5.182    
                         arrival time                          -1.308    
  -------------------------------------------------------------------
                         slack                                  3.874    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 rgb2dvi_0_inst2/U0/DataEncoders[2].DataEncoder/q_m_2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            rgb2dvi_0_inst2/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.128ns (61.382%)  route 0.081ns (38.618%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.148ns
    Source Clock Delay      (SCD):    -0.283ns
    Clock Pessimism Removal (CPR):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    G22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in
    G22                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.995    clk_wiz_0_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.838 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.077    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.051 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=327, routed)         0.768    -0.283    rgb2dvi_0_inst2/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X3Y26          FDRE                                         r  rgb2dvi_0_inst2/U0/DataEncoders[2].DataEncoder/q_m_2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y26          FDRE (Prop_fdre_C_Q)         0.100    -0.183 r  rgb2dvi_0_inst2/U0/DataEncoders[2].DataEncoder/q_m_2_reg[0]/Q
                         net (fo=1, routed)           0.081    -0.103    rgb2dvi_0_inst2/U0/DataEncoders[2].DataEncoder/q_m_2_reg_n_0_[0]
    SLICE_X2Y26          LUT2 (Prop_lut2_I1_O)        0.028    -0.075 r  rgb2dvi_0_inst2/U0/DataEncoders[2].DataEncoder/pDataOutRaw[0]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.075    rgb2dvi_0_inst2/U0/DataEncoders[2].DataEncoder/pDataOutRaw[0]_i_1__0_n_0
    SLICE_X2Y26          FDRE                                         r  rgb2dvi_0_inst2/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    G22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in
    G22                  IBUF (Prop_ibuf_I_O)         0.688     0.688 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     1.241    clk_wiz_0_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.029 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.203    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.173 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=327, routed)         1.025    -0.148    rgb2dvi_0_inst2/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X2Y26          FDRE                                         r  rgb2dvi_0_inst2/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/C
                         clock pessimism             -0.125    -0.272    
    SLICE_X2Y26          FDRE (Hold_fdre_C_D)         0.087    -0.185    rgb2dvi_0_inst2/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]
  -------------------------------------------------------------------
                         required time                          0.185    
                         arrival time                          -0.075    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 rgb2dvi_0_inst2/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            rgb2dvi_0_inst2/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.160ns  (logic 0.100ns (62.442%)  route 0.060ns (37.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.142ns
    Source Clock Delay      (SCD):    -0.278ns
    Clock Pessimism Removal (CPR):    0.137ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    G22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in
    G22                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.995    clk_wiz_0_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.838 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.077    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.051 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=327, routed)         0.773    -0.278    rgb2dvi_0_inst2/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X0Y18          FDPE                                         r  rgb2dvi_0_inst2/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDPE (Prop_fdpe_C_Q)         0.100    -0.178 r  rgb2dvi_0_inst2/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.060    -0.118    rgb2dvi_0_inst2/U0/LockLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X0Y18          FDPE                                         r  rgb2dvi_0_inst2/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    G22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in
    G22                  IBUF (Prop_ibuf_I_O)         0.688     0.688 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     1.241    clk_wiz_0_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.029 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.203    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.173 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=327, routed)         1.031    -0.142    rgb2dvi_0_inst2/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X0Y18          FDPE                                         r  rgb2dvi_0_inst2/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.137    -0.278    
    SLICE_X0Y18          FDPE (Hold_fdpe_C_D)         0.047    -0.231    rgb2dvi_0_inst2/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.231    
                         arrival time                          -0.118    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 rgb2dvi_0_inst2/U0/DataEncoders[2].DataEncoder/q_m_2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            rgb2dvi_0_inst2/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.128ns (53.320%)  route 0.112ns (46.680%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.148ns
    Source Clock Delay      (SCD):    -0.284ns
    Clock Pessimism Removal (CPR):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    G22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in
    G22                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.995    clk_wiz_0_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.838 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.077    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.051 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=327, routed)         0.767    -0.284    rgb2dvi_0_inst2/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X3Y24          FDRE                                         r  rgb2dvi_0_inst2/U0/DataEncoders[2].DataEncoder/q_m_2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y24          FDRE (Prop_fdre_C_Q)         0.100    -0.184 r  rgb2dvi_0_inst2/U0/DataEncoders[2].DataEncoder/q_m_2_reg[1]/Q
                         net (fo=1, routed)           0.112    -0.072    rgb2dvi_0_inst2/U0/DataEncoders[2].DataEncoder/q_m_2_reg_n_0_[1]
    SLICE_X2Y26          LUT2 (Prop_lut2_I1_O)        0.028    -0.044 r  rgb2dvi_0_inst2/U0/DataEncoders[2].DataEncoder/pDataOutRaw[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.044    rgb2dvi_0_inst2/U0/DataEncoders[2].DataEncoder/pDataOutRaw[1]_i_1__0_n_0
    SLICE_X2Y26          FDRE                                         r  rgb2dvi_0_inst2/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    G22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in
    G22                  IBUF (Prop_ibuf_I_O)         0.688     0.688 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     1.241    clk_wiz_0_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.029 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.203    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.173 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=327, routed)         1.025    -0.148    rgb2dvi_0_inst2/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X2Y26          FDRE                                         r  rgb2dvi_0_inst2/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[1]/C
                         clock pessimism             -0.107    -0.254    
    SLICE_X2Y26          FDRE (Hold_fdre_C_D)         0.087    -0.167    rgb2dvi_0_inst2/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[1]
  -------------------------------------------------------------------
                         required time                          0.167    
                         arrival time                          -0.044    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 vga_driver_inst/color_generate_inst/G_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            rgb2dvi_0_inst2/U0/DataEncoders[1].DataEncoder/n1d_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.128ns (55.449%)  route 0.103ns (44.551%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.140ns
    Source Clock Delay      (SCD):    -0.276ns
    Clock Pessimism Removal (CPR):    0.126ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    G22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in
    G22                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.995    clk_wiz_0_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.838 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.077    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.051 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=327, routed)         0.775    -0.276    vga_driver_inst/color_generate_inst/clk
    SLICE_X3Y16          FDCE                                         r  vga_driver_inst/color_generate_inst/G_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y16          FDCE (Prop_fdce_C_Q)         0.100    -0.176 r  vga_driver_inst/color_generate_inst/G_reg[6]/Q
                         net (fo=12, routed)          0.103    -0.073    rgb2dvi_0_inst2/U0/DataEncoders[1].DataEncoder/vid_pData[6]
    SLICE_X2Y16          LUT6 (Prop_lut6_I4_O)        0.028    -0.045 r  rgb2dvi_0_inst2/U0/DataEncoders[1].DataEncoder/n1d_1[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.045    rgb2dvi_0_inst2/U0/DataEncoders[1].DataEncoder/n1d_1[0]_i_1_n_0
    SLICE_X2Y16          FDRE                                         r  rgb2dvi_0_inst2/U0/DataEncoders[1].DataEncoder/n1d_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    G22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in
    G22                  IBUF (Prop_ibuf_I_O)         0.688     0.688 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     1.241    clk_wiz_0_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.029 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.203    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.173 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=327, routed)         1.033    -0.140    rgb2dvi_0_inst2/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X2Y16          FDRE                                         r  rgb2dvi_0_inst2/U0/DataEncoders[1].DataEncoder/n1d_1_reg[0]/C
                         clock pessimism             -0.126    -0.265    
    SLICE_X2Y16          FDRE (Hold_fdre_C_D)         0.087    -0.178    rgb2dvi_0_inst2/U0/DataEncoders[1].DataEncoder/n1d_1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.178    
                         arrival time                          -0.045    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 vga_driver_inst/color_generate_inst/R_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            rgb2dvi_0_inst1/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.100ns (47.194%)  route 0.112ns (52.806%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.145ns
    Source Clock Delay      (SCD):    -0.282ns
    Clock Pessimism Removal (CPR):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    G22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in
    G22                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.995    clk_wiz_0_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.838 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.077    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.051 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=327, routed)         0.769    -0.282    vga_driver_inst/color_generate_inst/clk
    SLICE_X4Y21          FDCE                                         r  vga_driver_inst/color_generate_inst/R_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y21          FDCE (Prop_fdce_C_Q)         0.100    -0.182 r  vga_driver_inst/color_generate_inst/R_reg[4]/Q
                         net (fo=13, routed)          0.112    -0.070    rgb2dvi_0_inst1/U0/DataEncoders[2].DataEncoder/vid_pData[4]
    SLICE_X3Y21          FDRE                                         r  rgb2dvi_0_inst1/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    G22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in
    G22                  IBUF (Prop_ibuf_I_O)         0.688     0.688 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     1.241    clk_wiz_0_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.029 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.203    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.173 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=327, routed)         1.028    -0.145    rgb2dvi_0_inst1/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X3Y21          FDRE                                         r  rgb2dvi_0_inst1/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[4]/C
                         clock pessimism             -0.107    -0.251    
    SLICE_X3Y21          FDRE (Hold_fdre_C_D)         0.041    -0.210    rgb2dvi_0_inst1/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[4]
  -------------------------------------------------------------------
                         required time                          0.210    
                         arrival time                          -0.070    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 rgb2dvi_0_inst1/U0/DataEncoders[0].DataEncoder/q_m_2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            rgb2dvi_0_inst1/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.128ns (60.480%)  route 0.084ns (39.520%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.137ns
    Source Clock Delay      (SCD):    -0.274ns
    Clock Pessimism Removal (CPR):    0.127ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    G22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in
    G22                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.995    clk_wiz_0_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.838 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.077    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.051 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=327, routed)         0.777    -0.274    rgb2dvi_0_inst1/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X1Y12          FDRE                                         r  rgb2dvi_0_inst1/U0/DataEncoders[0].DataEncoder/q_m_2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDRE (Prop_fdre_C_Q)         0.100    -0.174 r  rgb2dvi_0_inst1/U0/DataEncoders[0].DataEncoder/q_m_2_reg[4]/Q
                         net (fo=1, routed)           0.084    -0.091    rgb2dvi_0_inst1/U0/DataEncoders[0].DataEncoder/q_m_2_reg_n_0_[4]
    SLICE_X0Y12          LUT5 (Prop_lut5_I3_O)        0.028    -0.063 r  rgb2dvi_0_inst1/U0/DataEncoders[0].DataEncoder/pDataOutRaw[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.063    rgb2dvi_0_inst1/U0/DataEncoders[0].DataEncoder/q_out_20_in[4]
    SLICE_X0Y12          FDSE                                         r  rgb2dvi_0_inst1/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    G22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in
    G22                  IBUF (Prop_ibuf_I_O)         0.688     0.688 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     1.241    clk_wiz_0_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.029 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.203    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.173 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=327, routed)         1.036    -0.137    rgb2dvi_0_inst1/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X0Y12          FDSE                                         r  rgb2dvi_0_inst1/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[4]/C
                         clock pessimism             -0.127    -0.263    
    SLICE_X0Y12          FDSE (Hold_fdse_C_D)         0.060    -0.203    rgb2dvi_0_inst1/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[4]
  -------------------------------------------------------------------
                         required time                          0.203    
                         arrival time                          -0.063    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 vga_driver_inst/color_generate_inst/G_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            rgb2dvi_0_inst2/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.100ns (47.431%)  route 0.111ns (52.569%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.140ns
    Source Clock Delay      (SCD):    -0.278ns
    Clock Pessimism Removal (CPR):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    G22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in
    G22                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.995    clk_wiz_0_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.838 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.077    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.051 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=327, routed)         0.773    -0.278    vga_driver_inst/color_generate_inst/clk
    SLICE_X4Y17          FDCE                                         r  vga_driver_inst/color_generate_inst/G_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y17          FDCE (Prop_fdce_C_Q)         0.100    -0.178 r  vga_driver_inst/color_generate_inst/G_reg[1]/Q
                         net (fo=12, routed)          0.111    -0.067    rgb2dvi_0_inst2/U0/DataEncoders[1].DataEncoder/vid_pData[1]
    SLICE_X2Y16          FDRE                                         r  rgb2dvi_0_inst2/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    G22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in
    G22                  IBUF (Prop_ibuf_I_O)         0.688     0.688 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     1.241    clk_wiz_0_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.029 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.203    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.173 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=327, routed)         1.033    -0.140    rgb2dvi_0_inst2/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X2Y16          FDRE                                         r  rgb2dvi_0_inst2/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[1]/C
                         clock pessimism             -0.107    -0.246    
    SLICE_X2Y16          FDRE (Hold_fdre_C_D)         0.038    -0.208    rgb2dvi_0_inst2/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.208    
                         arrival time                          -0.067    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 rgb2dvi_0_inst1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            rgb2dvi_0_inst1/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.781ns  (logic 0.091ns (11.654%)  route 0.690ns (88.346%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.105ns
    Source Clock Delay      (SCD):    -0.273ns
    Clock Pessimism Removal (CPR):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    G22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in
    G22                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.995    clk_wiz_0_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.838 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.077    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.051 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=327, routed)         0.778    -0.273    rgb2dvi_0_inst1/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X1Y10          FDPE                                         r  rgb2dvi_0_inst1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y10          FDPE (Prop_fdpe_C_Q)         0.091    -0.182 r  rgb2dvi_0_inst1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.690     0.508    rgb2dvi_0_inst1/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X0Y10         OSERDESE2                                    r  rgb2dvi_0_inst1/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    G22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in
    G22                  IBUF (Prop_ibuf_I_O)         0.688     0.688 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     1.241    clk_wiz_0_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.029 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.203    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.173 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=327, routed)         1.068    -0.105    rgb2dvi_0_inst1/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X0Y10         OSERDESE2                                    r  rgb2dvi_0_inst1/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.107    -0.211    
    OLOGIC_X0Y10         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.571     0.360    rgb2dvi_0_inst1/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -0.360    
                         arrival time                           0.508    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 rgb2dvi_0_inst1/U0/DataEncoders[2].DataEncoder/n1d_1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            rgb2dvi_0_inst1/U0/DataEncoders[2].DataEncoder/q_m_2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.128ns (47.621%)  route 0.141ns (52.379%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.146ns
    Source Clock Delay      (SCD):    -0.283ns
    Clock Pessimism Removal (CPR):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    G22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in
    G22                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.995    clk_wiz_0_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.838 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.077    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.051 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=327, routed)         0.768    -0.283    rgb2dvi_0_inst1/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X4Y22          FDRE                                         r  rgb2dvi_0_inst1/U0/DataEncoders[2].DataEncoder/n1d_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y22          FDRE (Prop_fdre_C_Q)         0.100    -0.183 r  rgb2dvi_0_inst1/U0/DataEncoders[2].DataEncoder/n1d_1_reg[0]/Q
                         net (fo=2, routed)           0.141    -0.042    rgb2dvi_0_inst1/U0/DataEncoders[2].DataEncoder/n1d_1_reg_n_0_[0]
    SLICE_X2Y22          LUT6 (Prop_lut6_I3_O)        0.028    -0.014 r  rgb2dvi_0_inst1/U0/DataEncoders[2].DataEncoder/q_m_2[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.014    rgb2dvi_0_inst1/U0/DataEncoders[2].DataEncoder/q_m_2[1]_i_1_n_0
    SLICE_X2Y22          FDRE                                         r  rgb2dvi_0_inst1/U0/DataEncoders[2].DataEncoder/q_m_2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    G22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in
    G22                  IBUF (Prop_ibuf_I_O)         0.688     0.688 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     1.241    clk_wiz_0_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.029 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.203    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.173 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=327, routed)         1.027    -0.146    rgb2dvi_0_inst1/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X2Y22          FDRE                                         r  rgb2dvi_0_inst1/U0/DataEncoders[2].DataEncoder/q_m_2_reg[1]/C
                         clock pessimism             -0.107    -0.252    
    SLICE_X2Y22          FDRE (Hold_fdre_C_D)         0.087    -0.165    rgb2dvi_0_inst1/U0/DataEncoders[2].DataEncoder/q_m_2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.165    
                         arrival time                          -0.014    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 rgb2dvi_0_inst2/U0/DataEncoders[2].DataEncoder/n1d_1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            rgb2dvi_0_inst2/U0/DataEncoders[2].DataEncoder/q_m_2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.225ns  (logic 0.128ns (56.948%)  route 0.097ns (43.052%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.149ns
    Source Clock Delay      (SCD):    -0.283ns
    Clock Pessimism Removal (CPR):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    G22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in
    G22                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.995    clk_wiz_0_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.838 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.077    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.051 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=327, routed)         0.768    -0.283    rgb2dvi_0_inst2/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X3Y23          FDRE                                         r  rgb2dvi_0_inst2/U0/DataEncoders[2].DataEncoder/n1d_1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.100    -0.183 r  rgb2dvi_0_inst2/U0/DataEncoders[2].DataEncoder/n1d_1_reg[2]/Q
                         net (fo=2, routed)           0.097    -0.086    rgb2dvi_0_inst2/U0/DataEncoders[2].DataEncoder/n1d_1_reg_n_0_[2]
    SLICE_X3Y24          LUT6 (Prop_lut6_I2_O)        0.028    -0.058 r  rgb2dvi_0_inst2/U0/DataEncoders[2].DataEncoder/q_m_2[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.058    rgb2dvi_0_inst2/U0/DataEncoders[2].DataEncoder/q_m_2[1]_i_1_n_0
    SLICE_X3Y24          FDRE                                         r  rgb2dvi_0_inst2/U0/DataEncoders[2].DataEncoder/q_m_2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    G22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in
    G22                  IBUF (Prop_ibuf_I_O)         0.688     0.688 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     1.241    clk_wiz_0_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.029 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.203    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.173 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=327, routed)         1.024    -0.149    rgb2dvi_0_inst2/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X3Y24          FDRE                                         r  rgb2dvi_0_inst2/U0/DataEncoders[2].DataEncoder/q_m_2_reg[1]/C
                         clock pessimism             -0.125    -0.273    
    SLICE_X3Y24          FDRE (Hold_fdre_C_D)         0.061    -0.212    rgb2dvi_0_inst2/U0/DataEncoders[2].DataEncoder/q_m_2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.212    
                         arrival time                          -0.058    
  -------------------------------------------------------------------
                         slack                                  0.154    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 3.368 }
Period(ns):         6.737
Sources:            { clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.409         6.737       5.328      BUFGCTRL_X0Y0    clk_wiz_0_inst/inst/clkout1_buf/I
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.249         6.737       5.488      OLOGIC_X0Y7      rgb2dvi_0_inst2/U0/ClockSerializer/SerializerSlave/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.249         6.737       5.488      OLOGIC_X0Y31     rgb2dvi_0_inst2/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.249         6.737       5.488      OLOGIC_X0Y24     rgb2dvi_0_inst1/U0/ClockSerializer/SerializerMaster/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.249         6.737       5.488      OLOGIC_X0Y23     rgb2dvi_0_inst1/U0/ClockSerializer/SerializerSlave/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.249         6.737       5.488      OLOGIC_X0Y6      rgb2dvi_0_inst1/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.249         6.737       5.488      OLOGIC_X0Y22     rgb2dvi_0_inst1/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.249         6.737       5.488      OLOGIC_X0Y21     rgb2dvi_0_inst1/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.249         6.737       5.488      OLOGIC_X0Y26     rgb2dvi_0_inst2/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.249         6.737       5.488      OLOGIC_X0Y10     rgb2dvi_0_inst1/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       6.737       206.623    MMCME2_ADV_X0Y2  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.400         3.368       2.968      SLICE_X0Y7       rgb2dvi_0_inst1/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[7]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.400         3.368       2.968      SLICE_X0Y7       rgb2dvi_0_inst1/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         3.368       2.968      SLICE_X1Y7       rgb2dvi_0_inst1/U0/DataEncoders[1].DataEncoder/q_m_2_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         3.368       2.968      SLICE_X1Y7       rgb2dvi_0_inst1/U0/DataEncoders[1].DataEncoder/q_m_2_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         3.368       2.968      SLICE_X0Y17      rgb2dvi_0_inst1/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         3.368       2.968      SLICE_X0Y17      rgb2dvi_0_inst1/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         3.368       2.968      SLICE_X1Y17      rgb2dvi_0_inst1/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         3.368       2.968      SLICE_X1Y17      rgb2dvi_0_inst1/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         3.368       2.968      SLICE_X0Y17      rgb2dvi_0_inst1/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         3.368       2.968      SLICE_X0Y17      rgb2dvi_0_inst1/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         3.368       3.018      SLICE_X0Y22      rgb2dvi_0_inst1/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[5]/C
High Pulse Width  Slow    FDSE/C              n/a            0.350         3.368       3.018      SLICE_X0Y22      rgb2dvi_0_inst1/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         3.368       3.018      SLICE_X0Y22      rgb2dvi_0_inst1/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         3.368       3.018      SLICE_X3Y22      rgb2dvi_0_inst1/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         3.368       3.018      SLICE_X2Y22      rgb2dvi_0_inst1/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         3.368       3.018      SLICE_X0Y27      rgb2dvi_0_inst2/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         3.368       3.018      SLICE_X0Y27      rgb2dvi_0_inst2/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         3.368       3.018      SLICE_X0Y27      rgb2dvi_0_inst2/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         3.368       3.018      SLICE_X2Y27      rgb2dvi_0_inst2/U0/DataEncoders[0].DataEncoder/pC0_2_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         3.368       3.018      SLICE_X3Y24      rgb2dvi_0_inst2/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            1  Failing Endpoint ,  Worst Slack       -0.061ns,  Total Violation       -0.061ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 0.674 }
Period(ns):         1.347
Sources:            { clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.409         1.347       -0.061     BUFGCTRL_X0Y1    clk_wiz_0_inst/inst/clkout2_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.071         1.347       0.277      MMCME2_ADV_X0Y2  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
Min Period  n/a     OSERDESE2/CLK       n/a            1.070         1.347       0.277      OLOGIC_X0Y7      rgb2dvi_0_inst2/U0/ClockSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.070         1.347       0.277      OLOGIC_X0Y31     rgb2dvi_0_inst2/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.070         1.347       0.277      OLOGIC_X0Y24     rgb2dvi_0_inst1/U0/ClockSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.070         1.347       0.277      OLOGIC_X0Y23     rgb2dvi_0_inst1/U0/ClockSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.070         1.347       0.277      OLOGIC_X0Y6      rgb2dvi_0_inst1/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.070         1.347       0.277      OLOGIC_X0Y22     rgb2dvi_0_inst1/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.070         1.347       0.277      OLOGIC_X0Y21     rgb2dvi_0_inst1/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.070         1.347       0.277      OLOGIC_X0Y26     rgb2dvi_0_inst2/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       1.347       212.013    MMCME2_ADV_X0Y2  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       20.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 40.000 }
Period(ns):         80.000
Sources:            { clk_wiz_0_inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.409         80.000      78.591     BUFGCTRL_X0Y2    clk_wiz_0_inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         80.000      78.929     MMCME2_ADV_X0Y2  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         80.000      78.929     MMCME2_ADV_X0Y2  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       80.000      20.000     MMCME2_ADV_X0Y2  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       80.000      133.360    MMCME2_ADV_X0Y2  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKFBOUT



