{"Source Block": ["oh/common/hdl/oh_iddr.v@46:55@HdlStmAssign", "     if(ce)\n       q2_sl[DW-1:0] <= #0.2 q2_sh[DW-1:0];\n\n   // driving vectors\n   assign q1[DW-1:0] = q1_sl[DW-1:0];   \n   assign q2[DW-1:0] = q2_sl[DW-1:0];\n            \nendmodule // oh_iddr\n\n\n"], "Clone Blocks": [["oh/common/hdl/oh_iddr.v@45:55", "   always @ (posedge clk)\n     if(ce)\n       q2_sl[DW-1:0] <= #0.2 q2_sh[DW-1:0];\n\n   // driving vectors\n   assign q1[DW-1:0] = q1_sl[DW-1:0];   \n   assign q2[DW-1:0] = q2_sl[DW-1:0];\n            \nendmodule // oh_iddr\n\n\n"], ["oh/common/hdl/oh_iddr.v@27:37", "   output [DW-1:0]  q2;     // iddr falling edge sampled data\n   \n   //regs(\"sl\"=stable low, \"sh\"=stable high)\n   reg [DW-1:0]     q1_sl;\n   reg [DW-1:0]     q2_sh;\n   reg [DW-1:0]     q2_sl;\n   \n   // sample on rising edge\n   always @ (posedge clk)\n     if(ce)\n       q1_sl[DW-1:0] <= #0.2  din[DW-1:0];\n"], ["oh/common/hdl/oh_oddr.v@37:47", "     end\n   \n   always @ (negedge clk)\n     q2_sh[DW-1:0] <= #(0.1) q2_sl[DW-1:0];\n       \n   assign out[DW-1:0] = clk ? q1_sl[DW-1:0] : \n\t                      q2_sh[DW-1:0];\n      \nendmodule // oh_oddr\n\n\n"], ["oh/common/hdl/oh_iddr.v@25:35", "   input [DW-1:0]   din;    // data input \n   output [DW-1:0]  q1;     // iddr rising edge sampled data\n   output [DW-1:0]  q2;     // iddr falling edge sampled data\n   \n   //regs(\"sl\"=stable low, \"sh\"=stable high)\n   reg [DW-1:0]     q1_sl;\n   reg [DW-1:0]     q2_sh;\n   reg [DW-1:0]     q2_sl;\n   \n   // sample on rising edge\n   always @ (posedge clk)\n"]], "Diff Content": {"Delete": [[51, "   assign q2[DW-1:0] = q2_sl[DW-1:0];\n"]], "Add": [[51, "       begin\n"], [51, "\t  q1[DW-1:0] <= q1_sl[DW-1:0];\n"], [51, "\t  q2[DW-1:0] <= q2_sh[DW-1:0];\n"], [51, "       end\n"]]}}