`timescale 1ps / 1ps

// Generated by Cadence Genus(TM) Synthesis Solution 19.16-s111_1
// Generated on: May 16 2023 20:53:26 CST (May 16 2023 12:53:26 UTC)

module dut_Equal_1U_77_1(in1, out1);
  input [5:0] in1;
  output out1;
  wire [5:0] in1;
  wire out1;
  wire n_0, n_1, n_2, n_3, n_4;
  NOR3X2 g37(.A (n_2), .B (n_3), .C (n_4), .Y (out1));
  NAND2X2 g38(.A (n_1), .B (n_0), .Y (n_4));
  NAND2X4 g40(.A (in1[3]), .B (in1[2]), .Y (n_3));
  NAND2X8 g39(.A (in1[5]), .B (in1[4]), .Y (n_2));
  CLKINVX3 g42(.A (in1[1]), .Y (n_1));
  INVX2 g41(.A (in1[0]), .Y (n_0));
endmodule


