Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Wed Nov 12 18:12:13 2025
| Host         : DESKTOP-92OKADH running 64-bit major release  (build 9200)
| Command      : report_utilization -hierarchical -hierarchical_depth 6 -file ./report/FIR_HLS_utilization_hierarchical_synth.rpt
| Design       : bd_0_wrapper
| Device       : xck26-sfvc784-2LV-c
| Speed File   : -2LV
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+--------------------------------------------------------+------------------------------------------------------------------+------------+------------+---------+------+-----+--------+--------+------+------------+
|                        Instance                        |                              Module                              | Total LUTs | Logic LUTs | LUTRAMs | SRLs | FFs | RAMB36 | RAMB18 | URAM | DSP Blocks |
+--------------------------------------------------------+------------------------------------------------------------------+------------+------------+---------+------+-----+--------+--------+------+------------+
| bd_0_wrapper                                           |                                                            (top) |        238 |        238 |       0 |    0 | 145 |      0 |      1 |    0 |          1 |
|   bd_0_i                                               |                                                             bd_0 |        238 |        238 |       0 |    0 | 145 |      0 |      1 |    0 |          1 |
|     hls_inst                                           |                                                  bd_0_hls_inst_0 |        238 |        238 |       0 |    0 | 145 |      0 |      1 |    0 |          1 |
|       inst                                             |                                          bd_0_hls_inst_0_FIR_HLS |        238 |        238 |       0 |    0 | 145 |      0 |      1 |    0 |          1 |
|         (inst)                                         |                                          bd_0_hls_inst_0_FIR_HLS |          0 |          0 |       0 |    0 |   7 |      0 |      0 |    0 |          0 |
|         H_filter_FIR_U                                 |               bd_0_hls_inst_0_FIR_HLS_H_filter_FIR_RAM_AUTO_1R1W |          9 |          9 |       0 |    0 |   0 |      0 |      1 |    0 |          0 |
|         grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72     |         bd_0_hls_inst_0_FIR_HLS_FIR_HLS_Pipeline_VITIS_LOOP_25_1 |        151 |        151 |       0 |    0 |  43 |      0 |      0 |    0 |          1 |
|           (grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72) |         bd_0_hls_inst_0_FIR_HLS_FIR_HLS_Pipeline_VITIS_LOOP_25_1 |          5 |          5 |       0 |    0 |  41 |      0 |      0 |    0 |          0 |
|           flow_control_loop_pipe_sequential_init_U     | bd_0_hls_inst_0_FIR_HLS_flow_control_loop_pipe_sequential_init_1 |        115 |        115 |       0 |    0 |   2 |      0 |      0 |    0 |          0 |
|           mul_16s_14s_30_1_1_U1                        |                       bd_0_hls_inst_0_FIR_HLS_mul_16s_14s_30_1_1 |         31 |         31 |       0 |    0 |   0 |      0 |      0 |    0 |          1 |
|         grp_FIR_HLS_Pipeline_VITIS_LOOP_28_2_fu_81     |         bd_0_hls_inst_0_FIR_HLS_FIR_HLS_Pipeline_VITIS_LOOP_28_2 |         28 |         28 |       0 |    0 |  21 |      0 |      0 |    0 |          0 |
|           (grp_FIR_HLS_Pipeline_VITIS_LOOP_28_2_fu_81) |         bd_0_hls_inst_0_FIR_HLS_FIR_HLS_Pipeline_VITIS_LOOP_28_2 |         11 |         11 |       0 |    0 |  19 |      0 |      0 |    0 |          0 |
|           flow_control_loop_pipe_sequential_init_U     |   bd_0_hls_inst_0_FIR_HLS_flow_control_loop_pipe_sequential_init |         17 |         17 |       0 |    0 |   2 |      0 |      0 |    0 |          0 |
|         regslice_both_input_r_U                        |                            bd_0_hls_inst_0_FIR_HLS_regslice_both |         24 |         24 |       0 |    0 |  37 |      0 |      0 |    0 |          0 |
|         regslice_both_output_r_U                       |                          bd_0_hls_inst_0_FIR_HLS_regslice_both_0 |         26 |         26 |       0 |    0 |  37 |      0 |      0 |    0 |          0 |
+--------------------------------------------------------+------------------------------------------------------------------+------------+------------+---------+------+-----+--------+--------+------+------------+


