

================================================================
== Vitis HLS Report for 'fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1'
================================================================
* Date:           Fri May 10 12:49:11 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        D3
* Solution:       comb_38 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.447 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       10|       10|  0.100 us|  0.100 us|   10|   10|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_23_1  |        8|        8|         8|          1|          1|     2|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 1, D = 8, States = { 1 2 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.68>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%i_1 = alloca i32 1"   --->   Operation 11 'alloca' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%zext_ln30_2_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %zext_ln30_2"   --->   Operation 12 'read' 'zext_ln30_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%arg1_r_3_2_020_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_3_2_020_reload"   --->   Operation 13 'read' 'arg1_r_3_2_020_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%arg1_r_3_1_016_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_3_1_016_reload"   --->   Operation 14 'read' 'arg1_r_3_1_016_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%arg1_r_3_010_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_3_010_reload"   --->   Operation 15 'read' 'arg1_r_3_010_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%conv17_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %conv17"   --->   Operation 16 'read' 'conv17_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%arg1_r_2_2_019_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_2_2_019_reload"   --->   Operation 17 'read' 'arg1_r_2_2_019_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%arg1_r_1_2_018_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_1_2_018_reload"   --->   Operation 18 'read' 'arg1_r_1_2_018_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%arg1_r_0_2_017_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_0_2_017_reload"   --->   Operation 19 'read' 'arg1_r_0_2_017_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%arg1_r_2_1_015_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_2_1_015_reload"   --->   Operation 20 'read' 'arg1_r_2_1_015_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%arg1_r_1_1_014_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_1_1_014_reload"   --->   Operation 21 'read' 'arg1_r_1_1_014_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%arg1_r_0_1_013_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_0_1_013_reload"   --->   Operation 22 'read' 'arg1_r_0_1_013_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%arg1_r_0_01_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_0_01_reload"   --->   Operation 23 'read' 'arg1_r_0_01_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%arg1_r_2_07_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_2_07_reload"   --->   Operation 24 'read' 'arg1_r_2_07_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%arg1_r_1_04_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_1_04_reload"   --->   Operation 25 'read' 'arg1_r_1_04_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln30_2_cast = zext i32 %zext_ln30_2_read"   --->   Operation 26 'zext' 'zext_ln30_2_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%conv17_cast = zext i32 %conv17_read"   --->   Operation 27 'zext' 'conv17_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.42ns)   --->   "%store_ln0 = store i4 1, i4 %i_1"   --->   Operation 28 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc25"   --->   Operation 29 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%i = load i4 %i_1" [d3.cpp:22]   --->   Operation 30 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.79ns)   --->   "%icmp_ln23 = icmp_ult  i4 %i, i4 9" [d3.cpp:23]   --->   Operation 31 'icmp' 'icmp_ln23' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln23 = br i1 %icmp_ln23, void %VITIS_LOOP_34_3.exitStub, void %for.inc25.split" [d3.cpp:23]   --->   Operation 32 'br' 'br_ln23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.79ns)   --->   "%empty = sub i4 9, i4 %i" [d3.cpp:22]   --->   Operation 33 'sub' 'empty' <Predicate = (icmp_ln23)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%trunc_ln26 = trunc i4 %empty" [d3.cpp:26]   --->   Operation 34 'trunc' 'trunc_ln26' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_1 : Operation 35 [8/8] (0.78ns)   --->   "%urem_ln26 = urem i4 %empty, i4 3" [d3.cpp:26]   --->   Operation 35 'urem' 'urem_ln26' <Predicate = (icmp_ln23)> <Delay = 0.78> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 7> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.67ns)   --->   "%add_ln30_1 = add i3 %trunc_ln26, i3 7" [d3.cpp:30]   --->   Operation 36 'add' 'add_ln30_1' <Predicate = (icmp_ln23)> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln30_4 = zext i3 %add_ln30_1" [d3.cpp:30]   --->   Operation 37 'zext' 'zext_ln30_4' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (1.22ns)   --->   "%mul_ln30_4 = mul i7 %zext_ln30_4, i7 11" [d3.cpp:30]   --->   Operation 38 'mul' 'mul_ln30_4' <Predicate = (icmp_ln23)> <Delay = 1.22> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.22> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%trunc_ln30_2 = partselect i2 @_ssdm_op_PartSelect.i2.i7.i32.i32, i7 %mul_ln30_4, i32 5, i32 6" [d3.cpp:30]   --->   Operation 39 'partselect' 'trunc_ln30_2' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.79ns)   --->   "%add_ln23 = add i4 %i, i4 4" [d3.cpp:23]   --->   Operation 40 'add' 'add_ln23' <Predicate = (icmp_ln23)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.42ns)   --->   "%store_ln23 = store i4 %add_ln23, i4 %i_1" [d3.cpp:23]   --->   Operation 41 'store' 'store_ln23' <Predicate = (icmp_ln23)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 0.78>
ST_2 : Operation 42 [7/8] (0.78ns)   --->   "%urem_ln26 = urem i4 %empty, i4 3" [d3.cpp:26]   --->   Operation 42 'urem' 'urem_ln26' <Predicate = true> <Delay = 0.78> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 7> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 0.78>
ST_3 : Operation 43 [6/8] (0.78ns)   --->   "%urem_ln26 = urem i4 %empty, i4 3" [d3.cpp:26]   --->   Operation 43 'urem' 'urem_ln26' <Predicate = true> <Delay = 0.78> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 7> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 0.78>
ST_4 : Operation 44 [5/8] (0.78ns)   --->   "%urem_ln26 = urem i4 %empty, i4 3" [d3.cpp:26]   --->   Operation 44 'urem' 'urem_ln26' <Predicate = true> <Delay = 0.78> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 7> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 0.78>
ST_5 : Operation 45 [4/8] (0.78ns)   --->   "%urem_ln26 = urem i4 %empty, i4 3" [d3.cpp:26]   --->   Operation 45 'urem' 'urem_ln26' <Predicate = true> <Delay = 0.78> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 7> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 0.78>
ST_6 : Operation 46 [3/8] (0.78ns)   --->   "%urem_ln26 = urem i4 %empty, i4 3" [d3.cpp:26]   --->   Operation 46 'urem' 'urem_ln26' <Predicate = true> <Delay = 0.78> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 7> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 5.41>
ST_7 : Operation 47 [1/1] (0.00ns)   --->   "%trunc_ln23 = trunc i4 %i" [d3.cpp:23]   --->   Operation 47 'trunc' 'trunc_ln23' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %i, i32 2" [d3.cpp:22]   --->   Operation 48 'bitselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln22 = zext i1 %tmp_8" [d3.cpp:22]   --->   Operation 49 'zext' 'zext_ln22' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln26 = zext i4 %empty" [d3.cpp:26]   --->   Operation 50 'zext' 'zext_ln26' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 51 [1/1] (1.23ns)   --->   "%mul_ln26 = mul i9 %zext_ln26, i9 22" [d3.cpp:26]   --->   Operation 51 'mul' 'mul_ln26' <Predicate = true> <Delay = 1.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 52 [2/8] (0.78ns)   --->   "%urem_ln26 = urem i4 %empty, i4 3" [d3.cpp:26]   --->   Operation 52 'urem' 'urem_ln26' <Predicate = true> <Delay = 0.78> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 7> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 53 [1/1] (0.00ns)   --->   "%trunc_ln3 = partselect i2 @_ssdm_op_PartSelect.i2.i9.i32.i32, i9 %mul_ln26, i32 6, i32 7" [d3.cpp:30]   --->   Operation 53 'partselect' 'trunc_ln3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 54 [1/1] (0.00ns)   --->   "%arr_1_addr = getelementptr i64 %arr_1, i64 0, i64 %zext_ln22" [d3.cpp:30]   --->   Operation 54 'getelementptr' 'arr_1_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 55 [2/2] (0.67ns)   --->   "%arr_1_load = load i2 %arr_1_addr" [d3.cpp:30]   --->   Operation 55 'load' 'arr_1_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3> <RAM>
ST_7 : Operation 56 [1/1] (0.00ns)   --->   "%arr_2_addr = getelementptr i64 %arr_2, i64 0, i64 %zext_ln22" [d3.cpp:30]   --->   Operation 56 'getelementptr' 'arr_2_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 57 [1/1] (0.79ns)   --->   "%add_ln30_2 = add i4 %empty, i4 14" [d3.cpp:30]   --->   Operation 57 'add' 'add_ln30_2' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 58 [1/1] (0.00ns)   --->   "%sext_ln30 = sext i4 %add_ln30_2" [d3.cpp:30]   --->   Operation 58 'sext' 'sext_ln30' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln30_6 = zext i64 %sext_ln30" [d3.cpp:30]   --->   Operation 59 'zext' 'zext_ln30_6' <Predicate = true> <Delay = 0.00>
ST_7 : [1/1] (0.42ns)   --->   Input mux for Operation 60 '%mul_ln30_5 = mul i68 %zext_ln30_6, i68 24595658764946068822'
ST_7 : Operation 60 [1/1] (4.18ns)   --->   "%mul_ln30_5 = mul i68 %zext_ln30_6, i68 24595658764946068822" [d3.cpp:30]   --->   Operation 60 'mul' 'mul_ln30_5' <Predicate = true> <Delay = 4.18> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.61> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 61 [1/1] (0.00ns)   --->   "%trunc_ln30_3 = partselect i2 @_ssdm_op_PartSelect.i2.i68.i32.i32, i68 %mul_ln30_5, i32 66, i32 67" [d3.cpp:30]   --->   Operation 61 'partselect' 'trunc_ln30_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 62 [1/1] (0.00ns)   --->   "%arr_3_addr = getelementptr i64 %arr_3, i64 0, i64 %zext_ln22" [d3.cpp:30]   --->   Operation 62 'getelementptr' 'arr_3_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 63 [1/1] (0.79ns)   --->   "%add_ln29 = add i4 %i, i4 3" [d3.cpp:29]   --->   Operation 63 'add' 'add_ln29' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 64 [1/1] (0.00ns)   --->   "%lshr_ln22_1 = partselect i2 @_ssdm_op_PartSelect.i2.i4.i32.i32, i4 %add_ln29, i32 2, i32 3" [d3.cpp:22]   --->   Operation 64 'partselect' 'lshr_ln22_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln30_7 = zext i2 %lshr_ln22_1" [d3.cpp:30]   --->   Operation 65 'zext' 'zext_ln30_7' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 66 [1/1] (0.79ns)   --->   "%add_ln30_3 = add i4 %empty, i4 13" [d3.cpp:30]   --->   Operation 66 'add' 'add_ln30_3' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 67 [1/1] (0.00ns)   --->   "%sext_ln30_1 = sext i4 %add_ln30_3" [d3.cpp:30]   --->   Operation 67 'sext' 'sext_ln30_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln30_8 = zext i64 %sext_ln30_1" [d3.cpp:30]   --->   Operation 68 'zext' 'zext_ln30_8' <Predicate = true> <Delay = 0.00>
ST_7 : [1/1] (0.42ns)   --->   Input mux for Operation 69 '%mul_ln30_6 = mul i68 %zext_ln30_8, i68 24595658764946068822'
ST_7 : Operation 69 [1/1] (4.18ns)   --->   "%mul_ln30_6 = mul i68 %zext_ln30_8, i68 24595658764946068822" [d3.cpp:30]   --->   Operation 69 'mul' 'mul_ln30_6' <Predicate = true> <Delay = 4.18> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.61> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 70 [1/1] (0.00ns)   --->   "%trunc_ln30_4 = partselect i2 @_ssdm_op_PartSelect.i2.i68.i32.i32, i68 %mul_ln30_6, i32 66, i32 67" [d3.cpp:30]   --->   Operation 70 'partselect' 'trunc_ln30_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 71 [1/1] (0.00ns)   --->   "%arr_addr = getelementptr i64 %arr, i64 0, i64 %zext_ln30_7" [d3.cpp:30]   --->   Operation 71 'getelementptr' 'arr_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 72 [2/2] (0.67ns)   --->   "%arr_2_load = load i2 %arr_2_addr" [d3.cpp:30]   --->   Operation 72 'load' 'arr_2_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3> <RAM>
ST_7 : Operation 73 [2/2] (0.67ns)   --->   "%arr_3_load = load i2 %arr_3_addr" [d3.cpp:30]   --->   Operation 73 'load' 'arr_3_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3> <RAM>
ST_7 : Operation 74 [2/2] (0.67ns)   --->   "%arr_load = load i2 %arr_addr" [d3.cpp:30]   --->   Operation 74 'load' 'arr_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3> <RAM>
ST_7 : Operation 123 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 123 'ret' 'ret_ln0' <Predicate = (!icmp_ln23)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 6.44>
ST_8 : Operation 75 [1/1] (0.00ns)   --->   "%specpipeline_ln25 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_3" [d3.cpp:25]   --->   Operation 75 'specpipeline' 'specpipeline_ln25' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 76 [1/1] (0.00ns)   --->   "%speclooptripcount_ln22 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2" [d3.cpp:22]   --->   Operation 76 'speclooptripcount' 'speclooptripcount_ln22' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 77 [1/1] (0.00ns)   --->   "%specloopname_ln23 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [d3.cpp:23]   --->   Operation 77 'specloopname' 'specloopname_ln23' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 78 [1/8] (0.78ns)   --->   "%urem_ln26 = urem i4 %empty, i4 3" [d3.cpp:26]   --->   Operation 78 'urem' 'urem_ln26' <Predicate = true> <Delay = 0.78> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 7> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 79 [1/1] (0.00ns)   --->   "%trunc_ln30 = trunc i2 %urem_ln26" [d3.cpp:30]   --->   Operation 79 'trunc' 'trunc_ln30' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 80 [1/1] (0.52ns)   --->   "%phi_ln = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %arg1_r_0_01_reload_read, i32 %arg1_r_1_04_reload_read, i32 %arg1_r_2_07_reload_read, i32 %arg1_r_2_07_reload_read, i2 %trunc_ln3" [d3.cpp:30]   --->   Operation 80 'mux' 'phi_ln' <Predicate = true> <Delay = 0.52> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 81 [1/1] (0.52ns)   --->   "%phi_ln30_1 = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %arg1_r_0_1_013_reload_read, i32 %arg1_r_1_1_014_reload_read, i32 %arg1_r_2_1_015_reload_read, i32 %arg1_r_2_1_015_reload_read, i2 %trunc_ln3" [d3.cpp:30]   --->   Operation 81 'mux' 'phi_ln30_1' <Predicate = true> <Delay = 0.52> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 82 [1/1] (0.52ns)   --->   "%phi_ln30_2 = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %arg1_r_0_2_017_reload_read, i32 %arg1_r_1_2_018_reload_read, i32 %arg1_r_2_2_019_reload_read, i32 %arg1_r_2_2_019_reload_read, i2 %trunc_ln3" [d3.cpp:30]   --->   Operation 82 'mux' 'phi_ln30_2' <Predicate = true> <Delay = 0.52> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 83 [1/1] (0.47ns)   --->   "%tmp = mux i32 @_ssdm_op_Mux.ap_auto.3i32.i2, i32 %phi_ln, i32 %phi_ln30_1, i32 %phi_ln30_2, i2 %trunc_ln30" [d3.cpp:30]   --->   Operation 83 'mux' 'tmp' <Predicate = true> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln30 = zext i32 %tmp" [d3.cpp:30]   --->   Operation 84 'zext' 'zext_ln30' <Predicate = true> <Delay = 0.00>
ST_8 : [1/1] (0.80ns)   --->   Input mux for Operation 85 '%mul_ln30 = mul i64 %zext_ln30, i64 %conv17_cast'
ST_8 : Operation 85 [1/1] (2.61ns)   --->   "%mul_ln30 = mul i64 %zext_ln30, i64 %conv17_cast" [d3.cpp:30]   --->   Operation 85 'mul' 'mul_ln30' <Predicate = true> <Delay = 2.61> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 86 [1/2] (0.67ns)   --->   "%arr_1_load = load i2 %arr_1_addr" [d3.cpp:30]   --->   Operation 86 'load' 'arr_1_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3> <RAM>
ST_8 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node add_ln30)   --->   "%tmp_1 = mux i64 @_ssdm_op_Mux.ap_auto.2i64.i1, i64 0, i64 %arr_1_load, i1 %trunc_ln23" [d3.cpp:30]   --->   Operation 87 'mux' 'tmp_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 88 [1/1] (1.08ns) (out node of the LUT)   --->   "%add_ln30 = add i64 %tmp_1, i64 %mul_ln30" [d3.cpp:30]   --->   Operation 88 'add' 'add_ln30' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 89 [1/1] (0.52ns)   --->   "%phi_ln30_3 = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %arg1_r_0_01_reload_read, i32 %arg1_r_1_04_reload_read, i32 %arg1_r_2_07_reload_read, i32 0, i2 %trunc_ln30_2" [d3.cpp:30]   --->   Operation 89 'mux' 'phi_ln30_3' <Predicate = true> <Delay = 0.52> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 90 [1/1] (0.52ns)   --->   "%phi_ln30_4 = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %arg1_r_0_1_013_reload_read, i32 %arg1_r_1_1_014_reload_read, i32 %arg1_r_2_1_015_reload_read, i32 0, i2 %trunc_ln30_2" [d3.cpp:30]   --->   Operation 90 'mux' 'phi_ln30_4' <Predicate = true> <Delay = 0.52> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 91 [1/1] (0.52ns)   --->   "%phi_ln30_5 = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %arg1_r_0_2_017_reload_read, i32 %arg1_r_1_2_018_reload_read, i32 %arg1_r_2_2_019_reload_read, i32 0, i2 %trunc_ln30_2" [d3.cpp:30]   --->   Operation 91 'mux' 'phi_ln30_5' <Predicate = true> <Delay = 0.52> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 92 [1/1] (0.47ns)   --->   "%tmp_2 = mux i32 @_ssdm_op_Mux.ap_auto.3i32.i2, i32 %phi_ln30_5, i32 %phi_ln30_3, i32 %phi_ln30_4, i2 %trunc_ln30" [d3.cpp:30]   --->   Operation 92 'mux' 'tmp_2' <Predicate = true> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 93 [1/1] (0.52ns)   --->   "%tmp_s = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %arg1_r_0_01_reload_read, i32 %arg1_r_1_04_reload_read, i32 %arg1_r_2_07_reload_read, i32 %arg1_r_3_010_reload_read, i2 %trunc_ln30_3" [d3.cpp:30]   --->   Operation 93 'mux' 'tmp_s' <Predicate = true> <Delay = 0.52> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 94 [1/1] (0.52ns)   --->   "%tmp_9 = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %arg1_r_0_1_013_reload_read, i32 %arg1_r_1_1_014_reload_read, i32 %arg1_r_2_1_015_reload_read, i32 %arg1_r_3_1_016_reload_read, i2 %trunc_ln30_3" [d3.cpp:30]   --->   Operation 94 'mux' 'tmp_9' <Predicate = true> <Delay = 0.52> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 95 [1/1] (0.52ns)   --->   "%tmp_10 = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %arg1_r_0_2_017_reload_read, i32 %arg1_r_1_2_018_reload_read, i32 %arg1_r_2_2_019_reload_read, i32 %arg1_r_3_2_020_reload_read, i2 %trunc_ln30_3" [d3.cpp:30]   --->   Operation 95 'mux' 'tmp_10' <Predicate = true> <Delay = 0.52> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 96 [1/1] (0.47ns)   --->   "%tmp_3 = mux i32 @_ssdm_op_Mux.ap_auto.3i32.i2, i32 %tmp_9, i32 %tmp_10, i32 %tmp_s, i2 %trunc_ln30" [d3.cpp:30]   --->   Operation 96 'mux' 'tmp_3' <Predicate = true> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 97 [1/1] (0.00ns)   --->   "%zext_ln30_1 = zext i32 %tmp_3" [d3.cpp:30]   --->   Operation 97 'zext' 'zext_ln30_1' <Predicate = true> <Delay = 0.00>
ST_8 : [1/1] (0.80ns)   --->   Input mux for Operation 98 '%mul_ln30_1 = mul i64 %zext_ln30_1, i64 %conv17_cast'
ST_8 : Operation 98 [1/1] (2.61ns)   --->   "%mul_ln30_1 = mul i64 %zext_ln30_1, i64 %conv17_cast" [d3.cpp:30]   --->   Operation 98 'mul' 'mul_ln30_1' <Predicate = true> <Delay = 2.61> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 99 [1/1] (0.52ns)   --->   "%tmp_11 = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %arg1_r_0_01_reload_read, i32 %arg1_r_1_04_reload_read, i32 %arg1_r_2_07_reload_read, i32 %arg1_r_3_010_reload_read, i2 %trunc_ln30_4" [d3.cpp:30]   --->   Operation 99 'mux' 'tmp_11' <Predicate = true> <Delay = 0.52> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 100 [1/1] (0.52ns)   --->   "%tmp_12 = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %arg1_r_0_1_013_reload_read, i32 %arg1_r_1_1_014_reload_read, i32 %arg1_r_2_1_015_reload_read, i32 %arg1_r_3_1_016_reload_read, i2 %trunc_ln30_4" [d3.cpp:30]   --->   Operation 100 'mux' 'tmp_12' <Predicate = true> <Delay = 0.52> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 101 [1/1] (0.52ns)   --->   "%tmp_13 = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %arg1_r_0_2_017_reload_read, i32 %arg1_r_1_2_018_reload_read, i32 %arg1_r_2_2_019_reload_read, i32 %arg1_r_3_2_020_reload_read, i2 %trunc_ln30_4" [d3.cpp:30]   --->   Operation 101 'mux' 'tmp_13' <Predicate = true> <Delay = 0.52> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 102 [1/1] (0.47ns)   --->   "%tmp_4 = mux i32 @_ssdm_op_Mux.ap_auto.3i32.i2, i32 %tmp_11, i32 %tmp_12, i32 %tmp_13, i2 %trunc_ln30" [d3.cpp:30]   --->   Operation 102 'mux' 'tmp_4' <Predicate = true> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 103 [1/2] (0.67ns)   --->   "%arr_2_load = load i2 %arr_2_addr" [d3.cpp:30]   --->   Operation 103 'load' 'arr_2_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3> <RAM>
ST_8 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node add_ln30_4)   --->   "%tmp_5 = mux i64 @_ssdm_op_Mux.ap_auto.2i64.i1, i64 0, i64 %arr_2_load, i1 %trunc_ln23" [d3.cpp:30]   --->   Operation 104 'mux' 'tmp_5' <Predicate = true> <Delay = 0.00> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 105 [1/1] (0.00ns)   --->   "%zext_ln30_3 = zext i32 %tmp_2" [d3.cpp:30]   --->   Operation 105 'zext' 'zext_ln30_3' <Predicate = true> <Delay = 0.00>
ST_8 : [1/1] (0.75ns)   --->   Input mux for Operation 106 '%mul_ln30_2 = mul i63 %zext_ln30_2_cast, i63 %zext_ln30_3'
ST_8 : Operation 106 [1/1] (2.66ns)   --->   "%mul_ln30_2 = mul i63 %zext_ln30_2_cast, i63 %zext_ln30_3" [d3.cpp:30]   --->   Operation 106 'mul' 'mul_ln30_2' <Predicate = true> <Delay = 2.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node add_ln30_4)   --->   "%shl_ln = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %mul_ln30_2, i1 0" [d3.cpp:30]   --->   Operation 107 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 108 [1/1] (1.08ns) (out node of the LUT)   --->   "%add_ln30_4 = add i64 %tmp_5, i64 %shl_ln" [d3.cpp:30]   --->   Operation 108 'add' 'add_ln30_4' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 109 [1/2] (0.67ns)   --->   "%arr_3_load = load i2 %arr_3_addr" [d3.cpp:30]   --->   Operation 109 'load' 'arr_3_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3> <RAM>
ST_8 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node add_ln30_5)   --->   "%tmp_6 = mux i64 @_ssdm_op_Mux.ap_auto.2i64.i1, i64 0, i64 %arr_3_load, i1 %trunc_ln23" [d3.cpp:30]   --->   Operation 110 'mux' 'tmp_6' <Predicate = true> <Delay = 0.00> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 111 [1/1] (1.08ns) (out node of the LUT)   --->   "%add_ln30_5 = add i64 %tmp_6, i64 %mul_ln30_1" [d3.cpp:30]   --->   Operation 111 'add' 'add_ln30_5' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 112 [1/2] (0.67ns)   --->   "%arr_load = load i2 %arr_addr" [d3.cpp:30]   --->   Operation 112 'load' 'arr_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3> <RAM>
ST_8 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node add_ln30_6)   --->   "%tmp_7 = mux i64 @_ssdm_op_Mux.ap_auto.2i64.i1, i64 0, i64 %arr_load, i1 %trunc_ln23" [d3.cpp:30]   --->   Operation 113 'mux' 'tmp_7' <Predicate = true> <Delay = 0.00> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 114 [1/1] (0.00ns)   --->   "%zext_ln30_5 = zext i32 %tmp_4" [d3.cpp:30]   --->   Operation 114 'zext' 'zext_ln30_5' <Predicate = true> <Delay = 0.00>
ST_8 : [1/1] (0.75ns)   --->   Input mux for Operation 115 '%mul_ln30_3 = mul i63 %zext_ln30_2_cast, i63 %zext_ln30_5'
ST_8 : Operation 115 [1/1] (2.66ns)   --->   "%mul_ln30_3 = mul i63 %zext_ln30_2_cast, i63 %zext_ln30_5" [d3.cpp:30]   --->   Operation 115 'mul' 'mul_ln30_3' <Predicate = true> <Delay = 2.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node add_ln30_6)   --->   "%shl_ln30_1 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %mul_ln30_3, i1 0" [d3.cpp:30]   --->   Operation 116 'bitconcatenate' 'shl_ln30_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 117 [1/1] (1.08ns) (out node of the LUT)   --->   "%add_ln30_6 = add i64 %tmp_7, i64 %shl_ln30_1" [d3.cpp:30]   --->   Operation 117 'add' 'add_ln30_6' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 118 [1/1] (0.67ns)   --->   "%store_ln30 = store i64 %add_ln30, i2 %arr_1_addr" [d3.cpp:30]   --->   Operation 118 'store' 'store_ln30' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3> <RAM>
ST_8 : Operation 119 [1/1] (0.67ns)   --->   "%store_ln30 = store i64 %add_ln30_4, i2 %arr_2_addr" [d3.cpp:30]   --->   Operation 119 'store' 'store_ln30' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3> <RAM>
ST_8 : Operation 120 [1/1] (0.67ns)   --->   "%store_ln30 = store i64 %add_ln30_5, i2 %arr_3_addr" [d3.cpp:30]   --->   Operation 120 'store' 'store_ln30' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3> <RAM>
ST_8 : Operation 121 [1/1] (0.67ns)   --->   "%store_ln30 = store i64 %add_ln30_6, i2 %arr_addr" [d3.cpp:30]   --->   Operation 121 'store' 'store_ln30' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3> <RAM>
ST_8 : Operation 122 [1/1] (0.00ns)   --->   "%br_ln23 = br void %for.inc25" [d3.cpp:23]   --->   Operation 122 'br' 'br_ln23' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ arg1_r_1_04_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg1_r_2_07_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg1_r_0_01_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg1_r_0_1_013_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg1_r_1_1_014_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg1_r_2_1_015_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg1_r_0_2_017_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg1_r_1_2_018_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg1_r_2_2_019_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv17]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arr_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ arr_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ arr_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ arg1_r_3_010_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg1_r_3_1_016_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg1_r_3_2_020_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arr]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ zext_ln30_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i_1                        (alloca           ) [ 010000000]
zext_ln30_2_read           (read             ) [ 000000000]
arg1_r_3_2_020_reload_read (read             ) [ 011111111]
arg1_r_3_1_016_reload_read (read             ) [ 011111111]
arg1_r_3_010_reload_read   (read             ) [ 011111111]
conv17_read                (read             ) [ 000000000]
arg1_r_2_2_019_reload_read (read             ) [ 011111111]
arg1_r_1_2_018_reload_read (read             ) [ 011111111]
arg1_r_0_2_017_reload_read (read             ) [ 011111111]
arg1_r_2_1_015_reload_read (read             ) [ 011111111]
arg1_r_1_1_014_reload_read (read             ) [ 011111111]
arg1_r_0_1_013_reload_read (read             ) [ 011111111]
arg1_r_0_01_reload_read    (read             ) [ 011111111]
arg1_r_2_07_reload_read    (read             ) [ 011111111]
arg1_r_1_04_reload_read    (read             ) [ 011111111]
zext_ln30_2_cast           (zext             ) [ 011111111]
conv17_cast                (zext             ) [ 011111111]
store_ln0                  (store            ) [ 000000000]
br_ln0                     (br               ) [ 000000000]
i                          (load             ) [ 011111110]
icmp_ln23                  (icmp             ) [ 011111110]
br_ln23                    (br               ) [ 000000000]
empty                      (sub              ) [ 011111111]
trunc_ln26                 (trunc            ) [ 000000000]
add_ln30_1                 (add              ) [ 000000000]
zext_ln30_4                (zext             ) [ 000000000]
mul_ln30_4                 (mul              ) [ 000000000]
trunc_ln30_2               (partselect       ) [ 011111111]
add_ln23                   (add              ) [ 000000000]
store_ln23                 (store            ) [ 000000000]
trunc_ln23                 (trunc            ) [ 010000001]
tmp_8                      (bitselect        ) [ 000000000]
zext_ln22                  (zext             ) [ 000000000]
zext_ln26                  (zext             ) [ 000000000]
mul_ln26                   (mul              ) [ 000000000]
trunc_ln3                  (partselect       ) [ 010000001]
arr_1_addr                 (getelementptr    ) [ 010000001]
arr_2_addr                 (getelementptr    ) [ 010000001]
add_ln30_2                 (add              ) [ 000000000]
sext_ln30                  (sext             ) [ 000000000]
zext_ln30_6                (zext             ) [ 000000000]
mul_ln30_5                 (mul              ) [ 000000000]
trunc_ln30_3               (partselect       ) [ 010000001]
arr_3_addr                 (getelementptr    ) [ 010000001]
add_ln29                   (add              ) [ 000000000]
lshr_ln22_1                (partselect       ) [ 000000000]
zext_ln30_7                (zext             ) [ 000000000]
add_ln30_3                 (add              ) [ 000000000]
sext_ln30_1                (sext             ) [ 000000000]
zext_ln30_8                (zext             ) [ 000000000]
mul_ln30_6                 (mul              ) [ 000000000]
trunc_ln30_4               (partselect       ) [ 010000001]
arr_addr                   (getelementptr    ) [ 010000001]
specpipeline_ln25          (specpipeline     ) [ 000000000]
speclooptripcount_ln22     (speclooptripcount) [ 000000000]
specloopname_ln23          (specloopname     ) [ 000000000]
urem_ln26                  (urem             ) [ 000000000]
trunc_ln30                 (trunc            ) [ 000000000]
phi_ln                     (mux              ) [ 000000000]
phi_ln30_1                 (mux              ) [ 000000000]
phi_ln30_2                 (mux              ) [ 000000000]
tmp                        (mux              ) [ 000000000]
zext_ln30                  (zext             ) [ 000000000]
mul_ln30                   (mul              ) [ 000000000]
arr_1_load                 (load             ) [ 000000000]
tmp_1                      (mux              ) [ 000000000]
add_ln30                   (add              ) [ 000000000]
phi_ln30_3                 (mux              ) [ 000000000]
phi_ln30_4                 (mux              ) [ 000000000]
phi_ln30_5                 (mux              ) [ 000000000]
tmp_2                      (mux              ) [ 000000000]
tmp_s                      (mux              ) [ 000000000]
tmp_9                      (mux              ) [ 000000000]
tmp_10                     (mux              ) [ 000000000]
tmp_3                      (mux              ) [ 000000000]
zext_ln30_1                (zext             ) [ 000000000]
mul_ln30_1                 (mul              ) [ 000000000]
tmp_11                     (mux              ) [ 000000000]
tmp_12                     (mux              ) [ 000000000]
tmp_13                     (mux              ) [ 000000000]
tmp_4                      (mux              ) [ 000000000]
arr_2_load                 (load             ) [ 000000000]
tmp_5                      (mux              ) [ 000000000]
zext_ln30_3                (zext             ) [ 000000000]
mul_ln30_2                 (mul              ) [ 000000000]
shl_ln                     (bitconcatenate   ) [ 000000000]
add_ln30_4                 (add              ) [ 000000000]
arr_3_load                 (load             ) [ 000000000]
tmp_6                      (mux              ) [ 000000000]
add_ln30_5                 (add              ) [ 000000000]
arr_load                   (load             ) [ 000000000]
tmp_7                      (mux              ) [ 000000000]
zext_ln30_5                (zext             ) [ 000000000]
mul_ln30_3                 (mul              ) [ 000000000]
shl_ln30_1                 (bitconcatenate   ) [ 000000000]
add_ln30_6                 (add              ) [ 000000000]
store_ln30                 (store            ) [ 000000000]
store_ln30                 (store            ) [ 000000000]
store_ln30                 (store            ) [ 000000000]
store_ln30                 (store            ) [ 000000000]
br_ln23                    (br               ) [ 000000000]
ret_ln0                    (ret              ) [ 000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="arg1_r_1_04_reload">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_1_04_reload"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="arg1_r_2_07_reload">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_2_07_reload"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="arg1_r_0_01_reload">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_0_01_reload"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="arg1_r_0_1_013_reload">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_0_1_013_reload"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="arg1_r_1_1_014_reload">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_1_1_014_reload"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="arg1_r_2_1_015_reload">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_2_1_015_reload"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="arg1_r_0_2_017_reload">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_0_2_017_reload"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="arg1_r_1_2_018_reload">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_1_2_018_reload"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="arg1_r_2_2_019_reload">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_2_2_019_reload"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="conv17">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv17"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="arr_1">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr_1"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="arr_2">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr_2"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="arr_3">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr_3"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="arg1_r_3_010_reload">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_3_010_reload"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="arg1_r_3_1_016_reload">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_3_1_016_reload"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="arg1_r_3_2_020_reload">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_3_2_020_reload"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="arr">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="zext_ln30_2">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln30_2"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i7.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i4.i32"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i9.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i68.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i4.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.4i32.i2"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.3i32.i2"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.2i64.i1"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i63.i1"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1004" name="i_1_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_1/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="zext_ln30_2_read_read_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="32" slack="0"/>
<pin id="120" dir="0" index="1" bw="32" slack="0"/>
<pin id="121" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln30_2_read/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="arg1_r_3_2_020_reload_read_read_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="32" slack="0"/>
<pin id="126" dir="0" index="1" bw="32" slack="0"/>
<pin id="127" dir="1" index="2" bw="32" slack="7"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_3_2_020_reload_read/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="arg1_r_3_1_016_reload_read_read_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="32" slack="0"/>
<pin id="132" dir="0" index="1" bw="32" slack="0"/>
<pin id="133" dir="1" index="2" bw="32" slack="7"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_3_1_016_reload_read/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="arg1_r_3_010_reload_read_read_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="32" slack="0"/>
<pin id="138" dir="0" index="1" bw="32" slack="0"/>
<pin id="139" dir="1" index="2" bw="32" slack="7"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_3_010_reload_read/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="conv17_read_read_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="32" slack="0"/>
<pin id="144" dir="0" index="1" bw="32" slack="0"/>
<pin id="145" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv17_read/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="arg1_r_2_2_019_reload_read_read_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="32" slack="0"/>
<pin id="150" dir="0" index="1" bw="32" slack="0"/>
<pin id="151" dir="1" index="2" bw="32" slack="7"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_2_2_019_reload_read/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="arg1_r_1_2_018_reload_read_read_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="32" slack="0"/>
<pin id="156" dir="0" index="1" bw="32" slack="0"/>
<pin id="157" dir="1" index="2" bw="32" slack="7"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_1_2_018_reload_read/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="arg1_r_0_2_017_reload_read_read_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="32" slack="0"/>
<pin id="162" dir="0" index="1" bw="32" slack="0"/>
<pin id="163" dir="1" index="2" bw="32" slack="7"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_0_2_017_reload_read/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="arg1_r_2_1_015_reload_read_read_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="32" slack="0"/>
<pin id="168" dir="0" index="1" bw="32" slack="0"/>
<pin id="169" dir="1" index="2" bw="32" slack="7"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_2_1_015_reload_read/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="arg1_r_1_1_014_reload_read_read_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="32" slack="0"/>
<pin id="174" dir="0" index="1" bw="32" slack="0"/>
<pin id="175" dir="1" index="2" bw="32" slack="7"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_1_1_014_reload_read/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="arg1_r_0_1_013_reload_read_read_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="32" slack="0"/>
<pin id="180" dir="0" index="1" bw="32" slack="0"/>
<pin id="181" dir="1" index="2" bw="32" slack="7"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_0_1_013_reload_read/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="arg1_r_0_01_reload_read_read_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="32" slack="0"/>
<pin id="186" dir="0" index="1" bw="32" slack="0"/>
<pin id="187" dir="1" index="2" bw="32" slack="7"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_0_01_reload_read/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="arg1_r_2_07_reload_read_read_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="32" slack="0"/>
<pin id="192" dir="0" index="1" bw="32" slack="0"/>
<pin id="193" dir="1" index="2" bw="32" slack="7"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_2_07_reload_read/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="arg1_r_1_04_reload_read_read_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="32" slack="0"/>
<pin id="198" dir="0" index="1" bw="32" slack="0"/>
<pin id="199" dir="1" index="2" bw="32" slack="7"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_1_04_reload_read/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="arr_1_addr_gep_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="64" slack="0"/>
<pin id="204" dir="0" index="1" bw="1" slack="0"/>
<pin id="205" dir="0" index="2" bw="1" slack="0"/>
<pin id="206" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arr_1_addr/7 "/>
</bind>
</comp>

<comp id="209" class="1004" name="grp_access_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="2" slack="1"/>
<pin id="211" dir="0" index="1" bw="64" slack="0"/>
<pin id="212" dir="0" index="2" bw="0" slack="0"/>
<pin id="214" dir="0" index="4" bw="2" slack="2147483647"/>
<pin id="215" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="216" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="213" dir="1" index="3" bw="64" slack="2147483647"/>
<pin id="217" dir="1" index="7" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="arr_1_load/7 store_ln30/8 "/>
</bind>
</comp>

<comp id="219" class="1004" name="arr_2_addr_gep_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="64" slack="0"/>
<pin id="221" dir="0" index="1" bw="1" slack="0"/>
<pin id="222" dir="0" index="2" bw="1" slack="0"/>
<pin id="223" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arr_2_addr/7 "/>
</bind>
</comp>

<comp id="226" class="1004" name="arr_3_addr_gep_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="64" slack="0"/>
<pin id="228" dir="0" index="1" bw="1" slack="0"/>
<pin id="229" dir="0" index="2" bw="1" slack="0"/>
<pin id="230" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arr_3_addr/7 "/>
</bind>
</comp>

<comp id="233" class="1004" name="arr_addr_gep_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="64" slack="0"/>
<pin id="235" dir="0" index="1" bw="1" slack="0"/>
<pin id="236" dir="0" index="2" bw="2" slack="0"/>
<pin id="237" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arr_addr/7 "/>
</bind>
</comp>

<comp id="240" class="1004" name="grp_access_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="2" slack="1"/>
<pin id="242" dir="0" index="1" bw="64" slack="0"/>
<pin id="243" dir="0" index="2" bw="0" slack="0"/>
<pin id="245" dir="0" index="4" bw="2" slack="2147483647"/>
<pin id="246" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="247" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="244" dir="1" index="3" bw="64" slack="2147483647"/>
<pin id="248" dir="1" index="7" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="arr_2_load/7 store_ln30/8 "/>
</bind>
</comp>

<comp id="250" class="1004" name="grp_access_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="2" slack="1"/>
<pin id="252" dir="0" index="1" bw="64" slack="0"/>
<pin id="253" dir="0" index="2" bw="0" slack="0"/>
<pin id="255" dir="0" index="4" bw="2" slack="2147483647"/>
<pin id="256" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="257" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="254" dir="1" index="3" bw="64" slack="2147483647"/>
<pin id="258" dir="1" index="7" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="arr_3_load/7 store_ln30/8 "/>
</bind>
</comp>

<comp id="260" class="1004" name="grp_access_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="2" slack="1"/>
<pin id="262" dir="0" index="1" bw="64" slack="0"/>
<pin id="263" dir="0" index="2" bw="0" slack="0"/>
<pin id="265" dir="0" index="4" bw="2" slack="2147483647"/>
<pin id="266" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="267" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="264" dir="1" index="3" bw="64" slack="2147483647"/>
<pin id="268" dir="1" index="7" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="arr_load/7 store_ln30/8 "/>
</bind>
</comp>

<comp id="270" class="1004" name="mul_ln30_2_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="32" slack="7"/>
<pin id="272" dir="0" index="1" bw="32" slack="0"/>
<pin id="273" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln30_2/8 "/>
</bind>
</comp>

<comp id="274" class="1004" name="mul_ln30_3_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="32" slack="7"/>
<pin id="276" dir="0" index="1" bw="32" slack="0"/>
<pin id="277" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln30_3/8 "/>
</bind>
</comp>

<comp id="278" class="1004" name="mul_ln30_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="32" slack="0"/>
<pin id="280" dir="0" index="1" bw="32" slack="7"/>
<pin id="281" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln30/8 "/>
</bind>
</comp>

<comp id="282" class="1004" name="mul_ln30_1_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="32" slack="0"/>
<pin id="284" dir="0" index="1" bw="32" slack="7"/>
<pin id="285" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln30_1/8 "/>
</bind>
</comp>

<comp id="286" class="1004" name="mul_ln30_5_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="64" slack="0"/>
<pin id="288" dir="0" index="1" bw="66" slack="0"/>
<pin id="289" dir="1" index="2" bw="68" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln30_5/7 "/>
</bind>
</comp>

<comp id="291" class="1004" name="mul_ln30_6_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="64" slack="0"/>
<pin id="293" dir="0" index="1" bw="66" slack="0"/>
<pin id="294" dir="1" index="2" bw="68" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln30_6/7 "/>
</bind>
</comp>

<comp id="296" class="1004" name="zext_ln30_2_cast_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="32" slack="0"/>
<pin id="298" dir="1" index="1" bw="63" slack="7"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln30_2_cast/1 "/>
</bind>
</comp>

<comp id="300" class="1004" name="conv17_cast_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="32" slack="0"/>
<pin id="302" dir="1" index="1" bw="64" slack="7"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="conv17_cast/1 "/>
</bind>
</comp>

<comp id="304" class="1004" name="store_ln0_store_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="1" slack="0"/>
<pin id="306" dir="0" index="1" bw="4" slack="0"/>
<pin id="307" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="309" class="1004" name="i_load_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="4" slack="0"/>
<pin id="311" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="312" class="1004" name="icmp_ln23_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="4" slack="0"/>
<pin id="314" dir="0" index="1" bw="4" slack="0"/>
<pin id="315" dir="1" index="2" bw="1" slack="6"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln23/1 "/>
</bind>
</comp>

<comp id="318" class="1004" name="empty_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="4" slack="0"/>
<pin id="320" dir="0" index="1" bw="4" slack="0"/>
<pin id="321" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="324" class="1004" name="trunc_ln26_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="4" slack="0"/>
<pin id="326" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln26/1 "/>
</bind>
</comp>

<comp id="328" class="1004" name="grp_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="4" slack="0"/>
<pin id="330" dir="0" index="1" bw="3" slack="0"/>
<pin id="331" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="urem(17) " fcode="urem"/>
<opset="urem_ln26/1 "/>
</bind>
</comp>

<comp id="334" class="1004" name="add_ln30_1_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="3" slack="0"/>
<pin id="336" dir="0" index="1" bw="1" slack="0"/>
<pin id="337" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln30_1/1 "/>
</bind>
</comp>

<comp id="340" class="1004" name="zext_ln30_4_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="3" slack="0"/>
<pin id="342" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln30_4/1 "/>
</bind>
</comp>

<comp id="344" class="1004" name="mul_ln30_4_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="3" slack="0"/>
<pin id="346" dir="0" index="1" bw="5" slack="0"/>
<pin id="347" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln30_4/1 "/>
</bind>
</comp>

<comp id="350" class="1004" name="trunc_ln30_2_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="2" slack="0"/>
<pin id="352" dir="0" index="1" bw="7" slack="0"/>
<pin id="353" dir="0" index="2" bw="4" slack="0"/>
<pin id="354" dir="0" index="3" bw="4" slack="0"/>
<pin id="355" dir="1" index="4" bw="2" slack="7"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln30_2/1 "/>
</bind>
</comp>

<comp id="360" class="1004" name="add_ln23_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="4" slack="0"/>
<pin id="362" dir="0" index="1" bw="4" slack="0"/>
<pin id="363" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln23/1 "/>
</bind>
</comp>

<comp id="366" class="1004" name="store_ln23_store_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="4" slack="0"/>
<pin id="368" dir="0" index="1" bw="4" slack="0"/>
<pin id="369" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln23/1 "/>
</bind>
</comp>

<comp id="371" class="1004" name="trunc_ln23_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="4" slack="6"/>
<pin id="373" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln23/7 "/>
</bind>
</comp>

<comp id="374" class="1004" name="tmp_8_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="1" slack="0"/>
<pin id="376" dir="0" index="1" bw="4" slack="6"/>
<pin id="377" dir="0" index="2" bw="3" slack="0"/>
<pin id="378" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_8/7 "/>
</bind>
</comp>

<comp id="381" class="1004" name="zext_ln22_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="1" slack="0"/>
<pin id="383" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln22/7 "/>
</bind>
</comp>

<comp id="388" class="1004" name="zext_ln26_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="4" slack="6"/>
<pin id="390" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26/7 "/>
</bind>
</comp>

<comp id="391" class="1004" name="mul_ln26_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="4" slack="0"/>
<pin id="393" dir="0" index="1" bw="6" slack="0"/>
<pin id="394" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln26/7 "/>
</bind>
</comp>

<comp id="397" class="1004" name="trunc_ln3_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="2" slack="0"/>
<pin id="399" dir="0" index="1" bw="9" slack="0"/>
<pin id="400" dir="0" index="2" bw="4" slack="0"/>
<pin id="401" dir="0" index="3" bw="4" slack="0"/>
<pin id="402" dir="1" index="4" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln3/7 "/>
</bind>
</comp>

<comp id="407" class="1004" name="add_ln30_2_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="4" slack="6"/>
<pin id="409" dir="0" index="1" bw="2" slack="0"/>
<pin id="410" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln30_2/7 "/>
</bind>
</comp>

<comp id="412" class="1004" name="sext_ln30_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="4" slack="0"/>
<pin id="414" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln30/7 "/>
</bind>
</comp>

<comp id="416" class="1004" name="zext_ln30_6_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="4" slack="0"/>
<pin id="418" dir="1" index="1" bw="68" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln30_6/7 "/>
</bind>
</comp>

<comp id="421" class="1004" name="trunc_ln30_3_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="2" slack="0"/>
<pin id="423" dir="0" index="1" bw="68" slack="0"/>
<pin id="424" dir="0" index="2" bw="8" slack="0"/>
<pin id="425" dir="0" index="3" bw="8" slack="0"/>
<pin id="426" dir="1" index="4" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln30_3/7 "/>
</bind>
</comp>

<comp id="431" class="1004" name="add_ln29_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="4" slack="6"/>
<pin id="433" dir="0" index="1" bw="3" slack="0"/>
<pin id="434" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln29/7 "/>
</bind>
</comp>

<comp id="436" class="1004" name="lshr_ln22_1_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="2" slack="0"/>
<pin id="438" dir="0" index="1" bw="4" slack="0"/>
<pin id="439" dir="0" index="2" bw="3" slack="0"/>
<pin id="440" dir="0" index="3" bw="3" slack="0"/>
<pin id="441" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln22_1/7 "/>
</bind>
</comp>

<comp id="446" class="1004" name="zext_ln30_7_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="2" slack="0"/>
<pin id="448" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln30_7/7 "/>
</bind>
</comp>

<comp id="451" class="1004" name="add_ln30_3_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="4" slack="6"/>
<pin id="453" dir="0" index="1" bw="3" slack="0"/>
<pin id="454" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln30_3/7 "/>
</bind>
</comp>

<comp id="456" class="1004" name="sext_ln30_1_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="4" slack="0"/>
<pin id="458" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln30_1/7 "/>
</bind>
</comp>

<comp id="460" class="1004" name="zext_ln30_8_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="4" slack="0"/>
<pin id="462" dir="1" index="1" bw="68" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln30_8/7 "/>
</bind>
</comp>

<comp id="465" class="1004" name="trunc_ln30_4_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="2" slack="0"/>
<pin id="467" dir="0" index="1" bw="68" slack="0"/>
<pin id="468" dir="0" index="2" bw="8" slack="0"/>
<pin id="469" dir="0" index="3" bw="8" slack="0"/>
<pin id="470" dir="1" index="4" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln30_4/7 "/>
</bind>
</comp>

<comp id="475" class="1004" name="trunc_ln30_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="2" slack="0"/>
<pin id="477" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln30/8 "/>
</bind>
</comp>

<comp id="479" class="1004" name="phi_ln_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="32" slack="0"/>
<pin id="481" dir="0" index="1" bw="32" slack="7"/>
<pin id="482" dir="0" index="2" bw="32" slack="7"/>
<pin id="483" dir="0" index="3" bw="32" slack="7"/>
<pin id="484" dir="0" index="4" bw="32" slack="7"/>
<pin id="485" dir="0" index="5" bw="2" slack="1"/>
<pin id="486" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="phi_ln/8 "/>
</bind>
</comp>

<comp id="488" class="1004" name="phi_ln30_1_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="32" slack="0"/>
<pin id="490" dir="0" index="1" bw="32" slack="7"/>
<pin id="491" dir="0" index="2" bw="32" slack="7"/>
<pin id="492" dir="0" index="3" bw="32" slack="7"/>
<pin id="493" dir="0" index="4" bw="32" slack="7"/>
<pin id="494" dir="0" index="5" bw="2" slack="1"/>
<pin id="495" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="phi_ln30_1/8 "/>
</bind>
</comp>

<comp id="497" class="1004" name="phi_ln30_2_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="32" slack="0"/>
<pin id="499" dir="0" index="1" bw="32" slack="7"/>
<pin id="500" dir="0" index="2" bw="32" slack="7"/>
<pin id="501" dir="0" index="3" bw="32" slack="7"/>
<pin id="502" dir="0" index="4" bw="32" slack="7"/>
<pin id="503" dir="0" index="5" bw="2" slack="1"/>
<pin id="504" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="phi_ln30_2/8 "/>
</bind>
</comp>

<comp id="506" class="1004" name="tmp_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="32" slack="0"/>
<pin id="508" dir="0" index="1" bw="32" slack="0"/>
<pin id="509" dir="0" index="2" bw="32" slack="0"/>
<pin id="510" dir="0" index="3" bw="32" slack="0"/>
<pin id="511" dir="0" index="4" bw="2" slack="0"/>
<pin id="512" dir="1" index="5" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp/8 "/>
</bind>
</comp>

<comp id="518" class="1004" name="zext_ln30_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="32" slack="0"/>
<pin id="520" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln30/8 "/>
</bind>
</comp>

<comp id="523" class="1004" name="tmp_1_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="64" slack="0"/>
<pin id="525" dir="0" index="1" bw="1" slack="0"/>
<pin id="526" dir="0" index="2" bw="64" slack="0"/>
<pin id="527" dir="0" index="3" bw="1" slack="1"/>
<pin id="528" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_1/8 "/>
</bind>
</comp>

<comp id="532" class="1004" name="add_ln30_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="64" slack="0"/>
<pin id="534" dir="0" index="1" bw="64" slack="0"/>
<pin id="535" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln30/8 "/>
</bind>
</comp>

<comp id="539" class="1004" name="phi_ln30_3_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="32" slack="0"/>
<pin id="541" dir="0" index="1" bw="32" slack="7"/>
<pin id="542" dir="0" index="2" bw="32" slack="7"/>
<pin id="543" dir="0" index="3" bw="32" slack="7"/>
<pin id="544" dir="0" index="4" bw="1" slack="0"/>
<pin id="545" dir="0" index="5" bw="2" slack="7"/>
<pin id="546" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="phi_ln30_3/8 "/>
</bind>
</comp>

<comp id="549" class="1004" name="phi_ln30_4_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="32" slack="0"/>
<pin id="551" dir="0" index="1" bw="32" slack="7"/>
<pin id="552" dir="0" index="2" bw="32" slack="7"/>
<pin id="553" dir="0" index="3" bw="32" slack="7"/>
<pin id="554" dir="0" index="4" bw="1" slack="0"/>
<pin id="555" dir="0" index="5" bw="2" slack="7"/>
<pin id="556" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="phi_ln30_4/8 "/>
</bind>
</comp>

<comp id="559" class="1004" name="phi_ln30_5_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="32" slack="0"/>
<pin id="561" dir="0" index="1" bw="32" slack="7"/>
<pin id="562" dir="0" index="2" bw="32" slack="7"/>
<pin id="563" dir="0" index="3" bw="32" slack="7"/>
<pin id="564" dir="0" index="4" bw="1" slack="0"/>
<pin id="565" dir="0" index="5" bw="2" slack="7"/>
<pin id="566" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="phi_ln30_5/8 "/>
</bind>
</comp>

<comp id="569" class="1004" name="tmp_2_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="32" slack="0"/>
<pin id="571" dir="0" index="1" bw="32" slack="0"/>
<pin id="572" dir="0" index="2" bw="32" slack="0"/>
<pin id="573" dir="0" index="3" bw="32" slack="0"/>
<pin id="574" dir="0" index="4" bw="2" slack="0"/>
<pin id="575" dir="1" index="5" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_2/8 "/>
</bind>
</comp>

<comp id="581" class="1004" name="tmp_s_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="32" slack="0"/>
<pin id="583" dir="0" index="1" bw="32" slack="7"/>
<pin id="584" dir="0" index="2" bw="32" slack="7"/>
<pin id="585" dir="0" index="3" bw="32" slack="7"/>
<pin id="586" dir="0" index="4" bw="32" slack="7"/>
<pin id="587" dir="0" index="5" bw="2" slack="1"/>
<pin id="588" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_s/8 "/>
</bind>
</comp>

<comp id="590" class="1004" name="tmp_9_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="32" slack="0"/>
<pin id="592" dir="0" index="1" bw="32" slack="7"/>
<pin id="593" dir="0" index="2" bw="32" slack="7"/>
<pin id="594" dir="0" index="3" bw="32" slack="7"/>
<pin id="595" dir="0" index="4" bw="32" slack="7"/>
<pin id="596" dir="0" index="5" bw="2" slack="1"/>
<pin id="597" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_9/8 "/>
</bind>
</comp>

<comp id="599" class="1004" name="tmp_10_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="32" slack="0"/>
<pin id="601" dir="0" index="1" bw="32" slack="7"/>
<pin id="602" dir="0" index="2" bw="32" slack="7"/>
<pin id="603" dir="0" index="3" bw="32" slack="7"/>
<pin id="604" dir="0" index="4" bw="32" slack="7"/>
<pin id="605" dir="0" index="5" bw="2" slack="1"/>
<pin id="606" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_10/8 "/>
</bind>
</comp>

<comp id="608" class="1004" name="tmp_3_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="32" slack="0"/>
<pin id="610" dir="0" index="1" bw="32" slack="0"/>
<pin id="611" dir="0" index="2" bw="32" slack="0"/>
<pin id="612" dir="0" index="3" bw="32" slack="0"/>
<pin id="613" dir="0" index="4" bw="2" slack="0"/>
<pin id="614" dir="1" index="5" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_3/8 "/>
</bind>
</comp>

<comp id="620" class="1004" name="zext_ln30_1_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="32" slack="0"/>
<pin id="622" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln30_1/8 "/>
</bind>
</comp>

<comp id="625" class="1004" name="tmp_11_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="32" slack="0"/>
<pin id="627" dir="0" index="1" bw="32" slack="7"/>
<pin id="628" dir="0" index="2" bw="32" slack="7"/>
<pin id="629" dir="0" index="3" bw="32" slack="7"/>
<pin id="630" dir="0" index="4" bw="32" slack="7"/>
<pin id="631" dir="0" index="5" bw="2" slack="1"/>
<pin id="632" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_11/8 "/>
</bind>
</comp>

<comp id="634" class="1004" name="tmp_12_fu_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="32" slack="0"/>
<pin id="636" dir="0" index="1" bw="32" slack="7"/>
<pin id="637" dir="0" index="2" bw="32" slack="7"/>
<pin id="638" dir="0" index="3" bw="32" slack="7"/>
<pin id="639" dir="0" index="4" bw="32" slack="7"/>
<pin id="640" dir="0" index="5" bw="2" slack="1"/>
<pin id="641" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_12/8 "/>
</bind>
</comp>

<comp id="643" class="1004" name="tmp_13_fu_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="32" slack="0"/>
<pin id="645" dir="0" index="1" bw="32" slack="7"/>
<pin id="646" dir="0" index="2" bw="32" slack="7"/>
<pin id="647" dir="0" index="3" bw="32" slack="7"/>
<pin id="648" dir="0" index="4" bw="32" slack="7"/>
<pin id="649" dir="0" index="5" bw="2" slack="1"/>
<pin id="650" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_13/8 "/>
</bind>
</comp>

<comp id="652" class="1004" name="tmp_4_fu_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="32" slack="0"/>
<pin id="654" dir="0" index="1" bw="32" slack="0"/>
<pin id="655" dir="0" index="2" bw="32" slack="0"/>
<pin id="656" dir="0" index="3" bw="32" slack="0"/>
<pin id="657" dir="0" index="4" bw="2" slack="0"/>
<pin id="658" dir="1" index="5" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_4/8 "/>
</bind>
</comp>

<comp id="664" class="1004" name="tmp_5_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="64" slack="0"/>
<pin id="666" dir="0" index="1" bw="1" slack="0"/>
<pin id="667" dir="0" index="2" bw="64" slack="0"/>
<pin id="668" dir="0" index="3" bw="1" slack="1"/>
<pin id="669" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_5/8 "/>
</bind>
</comp>

<comp id="673" class="1004" name="zext_ln30_3_fu_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="32" slack="0"/>
<pin id="675" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln30_3/8 "/>
</bind>
</comp>

<comp id="678" class="1004" name="shl_ln_fu_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="64" slack="0"/>
<pin id="680" dir="0" index="1" bw="63" slack="0"/>
<pin id="681" dir="0" index="2" bw="1" slack="0"/>
<pin id="682" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/8 "/>
</bind>
</comp>

<comp id="686" class="1004" name="add_ln30_4_fu_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="64" slack="0"/>
<pin id="688" dir="0" index="1" bw="64" slack="0"/>
<pin id="689" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln30_4/8 "/>
</bind>
</comp>

<comp id="693" class="1004" name="tmp_6_fu_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="64" slack="0"/>
<pin id="695" dir="0" index="1" bw="1" slack="0"/>
<pin id="696" dir="0" index="2" bw="64" slack="0"/>
<pin id="697" dir="0" index="3" bw="1" slack="1"/>
<pin id="698" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_6/8 "/>
</bind>
</comp>

<comp id="702" class="1004" name="add_ln30_5_fu_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="64" slack="0"/>
<pin id="704" dir="0" index="1" bw="64" slack="0"/>
<pin id="705" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln30_5/8 "/>
</bind>
</comp>

<comp id="709" class="1004" name="tmp_7_fu_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="64" slack="0"/>
<pin id="711" dir="0" index="1" bw="1" slack="0"/>
<pin id="712" dir="0" index="2" bw="64" slack="0"/>
<pin id="713" dir="0" index="3" bw="1" slack="1"/>
<pin id="714" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_7/8 "/>
</bind>
</comp>

<comp id="718" class="1004" name="zext_ln30_5_fu_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="32" slack="0"/>
<pin id="720" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln30_5/8 "/>
</bind>
</comp>

<comp id="723" class="1004" name="shl_ln30_1_fu_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="64" slack="0"/>
<pin id="725" dir="0" index="1" bw="63" slack="0"/>
<pin id="726" dir="0" index="2" bw="1" slack="0"/>
<pin id="727" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln30_1/8 "/>
</bind>
</comp>

<comp id="731" class="1004" name="add_ln30_6_fu_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="64" slack="0"/>
<pin id="733" dir="0" index="1" bw="64" slack="0"/>
<pin id="734" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln30_6/8 "/>
</bind>
</comp>

<comp id="738" class="1005" name="i_1_reg_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="4" slack="0"/>
<pin id="740" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="745" class="1005" name="arg1_r_3_2_020_reload_read_reg_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="32" slack="7"/>
<pin id="747" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="arg1_r_3_2_020_reload_read "/>
</bind>
</comp>

<comp id="751" class="1005" name="arg1_r_3_1_016_reload_read_reg_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="32" slack="7"/>
<pin id="753" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="arg1_r_3_1_016_reload_read "/>
</bind>
</comp>

<comp id="757" class="1005" name="arg1_r_3_010_reload_read_reg_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="32" slack="7"/>
<pin id="759" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="arg1_r_3_010_reload_read "/>
</bind>
</comp>

<comp id="763" class="1005" name="arg1_r_2_2_019_reload_read_reg_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="32" slack="7"/>
<pin id="765" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="arg1_r_2_2_019_reload_read "/>
</bind>
</comp>

<comp id="772" class="1005" name="arg1_r_1_2_018_reload_read_reg_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="32" slack="7"/>
<pin id="774" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="arg1_r_1_2_018_reload_read "/>
</bind>
</comp>

<comp id="780" class="1005" name="arg1_r_0_2_017_reload_read_reg_780">
<pin_list>
<pin id="781" dir="0" index="0" bw="32" slack="7"/>
<pin id="782" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="arg1_r_0_2_017_reload_read "/>
</bind>
</comp>

<comp id="788" class="1005" name="arg1_r_2_1_015_reload_read_reg_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="32" slack="7"/>
<pin id="790" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="arg1_r_2_1_015_reload_read "/>
</bind>
</comp>

<comp id="797" class="1005" name="arg1_r_1_1_014_reload_read_reg_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="32" slack="7"/>
<pin id="799" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="arg1_r_1_1_014_reload_read "/>
</bind>
</comp>

<comp id="805" class="1005" name="arg1_r_0_1_013_reload_read_reg_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="32" slack="7"/>
<pin id="807" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="arg1_r_0_1_013_reload_read "/>
</bind>
</comp>

<comp id="813" class="1005" name="arg1_r_0_01_reload_read_reg_813">
<pin_list>
<pin id="814" dir="0" index="0" bw="32" slack="7"/>
<pin id="815" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="arg1_r_0_01_reload_read "/>
</bind>
</comp>

<comp id="821" class="1005" name="arg1_r_2_07_reload_read_reg_821">
<pin_list>
<pin id="822" dir="0" index="0" bw="32" slack="7"/>
<pin id="823" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="arg1_r_2_07_reload_read "/>
</bind>
</comp>

<comp id="830" class="1005" name="arg1_r_1_04_reload_read_reg_830">
<pin_list>
<pin id="831" dir="0" index="0" bw="32" slack="7"/>
<pin id="832" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="arg1_r_1_04_reload_read "/>
</bind>
</comp>

<comp id="838" class="1005" name="zext_ln30_2_cast_reg_838">
<pin_list>
<pin id="839" dir="0" index="0" bw="63" slack="7"/>
<pin id="840" dir="1" index="1" bw="63" slack="7"/>
</pin_list>
<bind>
<opset="zext_ln30_2_cast "/>
</bind>
</comp>

<comp id="844" class="1005" name="conv17_cast_reg_844">
<pin_list>
<pin id="845" dir="0" index="0" bw="64" slack="7"/>
<pin id="846" dir="1" index="1" bw="64" slack="7"/>
</pin_list>
<bind>
<opset="conv17_cast "/>
</bind>
</comp>

<comp id="850" class="1005" name="i_reg_850">
<pin_list>
<pin id="851" dir="0" index="0" bw="4" slack="6"/>
<pin id="852" dir="1" index="1" bw="4" slack="6"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="857" class="1005" name="icmp_ln23_reg_857">
<pin_list>
<pin id="858" dir="0" index="0" bw="1" slack="6"/>
<pin id="859" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln23 "/>
</bind>
</comp>

<comp id="861" class="1005" name="empty_reg_861">
<pin_list>
<pin id="862" dir="0" index="0" bw="4" slack="1"/>
<pin id="863" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="869" class="1005" name="trunc_ln30_2_reg_869">
<pin_list>
<pin id="870" dir="0" index="0" bw="2" slack="7"/>
<pin id="871" dir="1" index="1" bw="2" slack="7"/>
</pin_list>
<bind>
<opset="trunc_ln30_2 "/>
</bind>
</comp>

<comp id="876" class="1005" name="trunc_ln23_reg_876">
<pin_list>
<pin id="877" dir="0" index="0" bw="1" slack="1"/>
<pin id="878" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln23 "/>
</bind>
</comp>

<comp id="884" class="1005" name="trunc_ln3_reg_884">
<pin_list>
<pin id="885" dir="0" index="0" bw="2" slack="1"/>
<pin id="886" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln3 "/>
</bind>
</comp>

<comp id="891" class="1005" name="arr_1_addr_reg_891">
<pin_list>
<pin id="892" dir="0" index="0" bw="2" slack="1"/>
<pin id="893" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="arr_1_addr "/>
</bind>
</comp>

<comp id="897" class="1005" name="arr_2_addr_reg_897">
<pin_list>
<pin id="898" dir="0" index="0" bw="2" slack="1"/>
<pin id="899" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="arr_2_addr "/>
</bind>
</comp>

<comp id="903" class="1005" name="trunc_ln30_3_reg_903">
<pin_list>
<pin id="904" dir="0" index="0" bw="2" slack="1"/>
<pin id="905" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln30_3 "/>
</bind>
</comp>

<comp id="910" class="1005" name="arr_3_addr_reg_910">
<pin_list>
<pin id="911" dir="0" index="0" bw="2" slack="1"/>
<pin id="912" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="arr_3_addr "/>
</bind>
</comp>

<comp id="916" class="1005" name="trunc_ln30_4_reg_916">
<pin_list>
<pin id="917" dir="0" index="0" bw="2" slack="1"/>
<pin id="918" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln30_4 "/>
</bind>
</comp>

<comp id="923" class="1005" name="arr_addr_reg_923">
<pin_list>
<pin id="924" dir="0" index="0" bw="2" slack="1"/>
<pin id="925" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="arr_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="117"><net_src comp="36" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="122"><net_src comp="38" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="34" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="128"><net_src comp="38" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="30" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="134"><net_src comp="38" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="28" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="140"><net_src comp="38" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="26" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="146"><net_src comp="38" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="18" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="152"><net_src comp="38" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="16" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="158"><net_src comp="38" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="14" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="164"><net_src comp="38" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="165"><net_src comp="12" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="170"><net_src comp="38" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="10" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="176"><net_src comp="38" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="177"><net_src comp="8" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="182"><net_src comp="38" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="183"><net_src comp="6" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="188"><net_src comp="38" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="189"><net_src comp="4" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="194"><net_src comp="38" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="195"><net_src comp="2" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="200"><net_src comp="38" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="201"><net_src comp="0" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="207"><net_src comp="20" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="208"><net_src comp="68" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="218"><net_src comp="202" pin="3"/><net_sink comp="209" pin=2"/></net>

<net id="224"><net_src comp="22" pin="0"/><net_sink comp="219" pin=0"/></net>

<net id="225"><net_src comp="68" pin="0"/><net_sink comp="219" pin=1"/></net>

<net id="231"><net_src comp="24" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="232"><net_src comp="68" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="238"><net_src comp="32" pin="0"/><net_sink comp="233" pin=0"/></net>

<net id="239"><net_src comp="68" pin="0"/><net_sink comp="233" pin=1"/></net>

<net id="249"><net_src comp="219" pin="3"/><net_sink comp="240" pin=2"/></net>

<net id="259"><net_src comp="226" pin="3"/><net_sink comp="250" pin=2"/></net>

<net id="269"><net_src comp="233" pin="3"/><net_sink comp="260" pin=2"/></net>

<net id="290"><net_src comp="72" pin="0"/><net_sink comp="286" pin=1"/></net>

<net id="295"><net_src comp="72" pin="0"/><net_sink comp="291" pin=1"/></net>

<net id="299"><net_src comp="118" pin="2"/><net_sink comp="296" pin=0"/></net>

<net id="303"><net_src comp="142" pin="2"/><net_sink comp="300" pin=0"/></net>

<net id="308"><net_src comp="40" pin="0"/><net_sink comp="304" pin=0"/></net>

<net id="316"><net_src comp="309" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="317"><net_src comp="42" pin="0"/><net_sink comp="312" pin=1"/></net>

<net id="322"><net_src comp="42" pin="0"/><net_sink comp="318" pin=0"/></net>

<net id="323"><net_src comp="309" pin="1"/><net_sink comp="318" pin=1"/></net>

<net id="327"><net_src comp="318" pin="2"/><net_sink comp="324" pin=0"/></net>

<net id="332"><net_src comp="318" pin="2"/><net_sink comp="328" pin=0"/></net>

<net id="333"><net_src comp="44" pin="0"/><net_sink comp="328" pin=1"/></net>

<net id="338"><net_src comp="324" pin="1"/><net_sink comp="334" pin=0"/></net>

<net id="339"><net_src comp="46" pin="0"/><net_sink comp="334" pin=1"/></net>

<net id="343"><net_src comp="334" pin="2"/><net_sink comp="340" pin=0"/></net>

<net id="348"><net_src comp="340" pin="1"/><net_sink comp="344" pin=0"/></net>

<net id="349"><net_src comp="48" pin="0"/><net_sink comp="344" pin=1"/></net>

<net id="356"><net_src comp="50" pin="0"/><net_sink comp="350" pin=0"/></net>

<net id="357"><net_src comp="344" pin="2"/><net_sink comp="350" pin=1"/></net>

<net id="358"><net_src comp="52" pin="0"/><net_sink comp="350" pin=2"/></net>

<net id="359"><net_src comp="54" pin="0"/><net_sink comp="350" pin=3"/></net>

<net id="364"><net_src comp="309" pin="1"/><net_sink comp="360" pin=0"/></net>

<net id="365"><net_src comp="56" pin="0"/><net_sink comp="360" pin=1"/></net>

<net id="370"><net_src comp="360" pin="2"/><net_sink comp="366" pin=0"/></net>

<net id="379"><net_src comp="58" pin="0"/><net_sink comp="374" pin=0"/></net>

<net id="380"><net_src comp="60" pin="0"/><net_sink comp="374" pin=2"/></net>

<net id="384"><net_src comp="374" pin="3"/><net_sink comp="381" pin=0"/></net>

<net id="385"><net_src comp="381" pin="1"/><net_sink comp="202" pin=2"/></net>

<net id="386"><net_src comp="381" pin="1"/><net_sink comp="219" pin=2"/></net>

<net id="387"><net_src comp="381" pin="1"/><net_sink comp="226" pin=2"/></net>

<net id="395"><net_src comp="388" pin="1"/><net_sink comp="391" pin=0"/></net>

<net id="396"><net_src comp="62" pin="0"/><net_sink comp="391" pin=1"/></net>

<net id="403"><net_src comp="64" pin="0"/><net_sink comp="397" pin=0"/></net>

<net id="404"><net_src comp="391" pin="2"/><net_sink comp="397" pin=1"/></net>

<net id="405"><net_src comp="54" pin="0"/><net_sink comp="397" pin=2"/></net>

<net id="406"><net_src comp="66" pin="0"/><net_sink comp="397" pin=3"/></net>

<net id="411"><net_src comp="70" pin="0"/><net_sink comp="407" pin=1"/></net>

<net id="415"><net_src comp="407" pin="2"/><net_sink comp="412" pin=0"/></net>

<net id="419"><net_src comp="412" pin="1"/><net_sink comp="416" pin=0"/></net>

<net id="420"><net_src comp="416" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="427"><net_src comp="74" pin="0"/><net_sink comp="421" pin=0"/></net>

<net id="428"><net_src comp="286" pin="2"/><net_sink comp="421" pin=1"/></net>

<net id="429"><net_src comp="76" pin="0"/><net_sink comp="421" pin=2"/></net>

<net id="430"><net_src comp="78" pin="0"/><net_sink comp="421" pin=3"/></net>

<net id="435"><net_src comp="44" pin="0"/><net_sink comp="431" pin=1"/></net>

<net id="442"><net_src comp="80" pin="0"/><net_sink comp="436" pin=0"/></net>

<net id="443"><net_src comp="431" pin="2"/><net_sink comp="436" pin=1"/></net>

<net id="444"><net_src comp="60" pin="0"/><net_sink comp="436" pin=2"/></net>

<net id="445"><net_src comp="82" pin="0"/><net_sink comp="436" pin=3"/></net>

<net id="449"><net_src comp="436" pin="4"/><net_sink comp="446" pin=0"/></net>

<net id="450"><net_src comp="446" pin="1"/><net_sink comp="233" pin=2"/></net>

<net id="455"><net_src comp="84" pin="0"/><net_sink comp="451" pin=1"/></net>

<net id="459"><net_src comp="451" pin="2"/><net_sink comp="456" pin=0"/></net>

<net id="463"><net_src comp="456" pin="1"/><net_sink comp="460" pin=0"/></net>

<net id="464"><net_src comp="460" pin="1"/><net_sink comp="291" pin=0"/></net>

<net id="471"><net_src comp="74" pin="0"/><net_sink comp="465" pin=0"/></net>

<net id="472"><net_src comp="291" pin="2"/><net_sink comp="465" pin=1"/></net>

<net id="473"><net_src comp="76" pin="0"/><net_sink comp="465" pin=2"/></net>

<net id="474"><net_src comp="78" pin="0"/><net_sink comp="465" pin=3"/></net>

<net id="478"><net_src comp="328" pin="2"/><net_sink comp="475" pin=0"/></net>

<net id="487"><net_src comp="100" pin="0"/><net_sink comp="479" pin=0"/></net>

<net id="496"><net_src comp="100" pin="0"/><net_sink comp="488" pin=0"/></net>

<net id="505"><net_src comp="100" pin="0"/><net_sink comp="497" pin=0"/></net>

<net id="513"><net_src comp="102" pin="0"/><net_sink comp="506" pin=0"/></net>

<net id="514"><net_src comp="479" pin="6"/><net_sink comp="506" pin=1"/></net>

<net id="515"><net_src comp="488" pin="6"/><net_sink comp="506" pin=2"/></net>

<net id="516"><net_src comp="497" pin="6"/><net_sink comp="506" pin=3"/></net>

<net id="517"><net_src comp="475" pin="1"/><net_sink comp="506" pin=4"/></net>

<net id="521"><net_src comp="506" pin="5"/><net_sink comp="518" pin=0"/></net>

<net id="522"><net_src comp="518" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="529"><net_src comp="104" pin="0"/><net_sink comp="523" pin=0"/></net>

<net id="530"><net_src comp="106" pin="0"/><net_sink comp="523" pin=1"/></net>

<net id="531"><net_src comp="209" pin="7"/><net_sink comp="523" pin=2"/></net>

<net id="536"><net_src comp="523" pin="4"/><net_sink comp="532" pin=0"/></net>

<net id="537"><net_src comp="278" pin="2"/><net_sink comp="532" pin=1"/></net>

<net id="538"><net_src comp="532" pin="2"/><net_sink comp="209" pin=1"/></net>

<net id="547"><net_src comp="100" pin="0"/><net_sink comp="539" pin=0"/></net>

<net id="548"><net_src comp="108" pin="0"/><net_sink comp="539" pin=4"/></net>

<net id="557"><net_src comp="100" pin="0"/><net_sink comp="549" pin=0"/></net>

<net id="558"><net_src comp="108" pin="0"/><net_sink comp="549" pin=4"/></net>

<net id="567"><net_src comp="100" pin="0"/><net_sink comp="559" pin=0"/></net>

<net id="568"><net_src comp="108" pin="0"/><net_sink comp="559" pin=4"/></net>

<net id="576"><net_src comp="102" pin="0"/><net_sink comp="569" pin=0"/></net>

<net id="577"><net_src comp="559" pin="6"/><net_sink comp="569" pin=1"/></net>

<net id="578"><net_src comp="539" pin="6"/><net_sink comp="569" pin=2"/></net>

<net id="579"><net_src comp="549" pin="6"/><net_sink comp="569" pin=3"/></net>

<net id="580"><net_src comp="475" pin="1"/><net_sink comp="569" pin=4"/></net>

<net id="589"><net_src comp="100" pin="0"/><net_sink comp="581" pin=0"/></net>

<net id="598"><net_src comp="100" pin="0"/><net_sink comp="590" pin=0"/></net>

<net id="607"><net_src comp="100" pin="0"/><net_sink comp="599" pin=0"/></net>

<net id="615"><net_src comp="102" pin="0"/><net_sink comp="608" pin=0"/></net>

<net id="616"><net_src comp="590" pin="6"/><net_sink comp="608" pin=1"/></net>

<net id="617"><net_src comp="599" pin="6"/><net_sink comp="608" pin=2"/></net>

<net id="618"><net_src comp="581" pin="6"/><net_sink comp="608" pin=3"/></net>

<net id="619"><net_src comp="475" pin="1"/><net_sink comp="608" pin=4"/></net>

<net id="623"><net_src comp="608" pin="5"/><net_sink comp="620" pin=0"/></net>

<net id="624"><net_src comp="620" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="633"><net_src comp="100" pin="0"/><net_sink comp="625" pin=0"/></net>

<net id="642"><net_src comp="100" pin="0"/><net_sink comp="634" pin=0"/></net>

<net id="651"><net_src comp="100" pin="0"/><net_sink comp="643" pin=0"/></net>

<net id="659"><net_src comp="102" pin="0"/><net_sink comp="652" pin=0"/></net>

<net id="660"><net_src comp="625" pin="6"/><net_sink comp="652" pin=1"/></net>

<net id="661"><net_src comp="634" pin="6"/><net_sink comp="652" pin=2"/></net>

<net id="662"><net_src comp="643" pin="6"/><net_sink comp="652" pin=3"/></net>

<net id="663"><net_src comp="475" pin="1"/><net_sink comp="652" pin=4"/></net>

<net id="670"><net_src comp="104" pin="0"/><net_sink comp="664" pin=0"/></net>

<net id="671"><net_src comp="106" pin="0"/><net_sink comp="664" pin=1"/></net>

<net id="672"><net_src comp="240" pin="7"/><net_sink comp="664" pin=2"/></net>

<net id="676"><net_src comp="569" pin="5"/><net_sink comp="673" pin=0"/></net>

<net id="677"><net_src comp="673" pin="1"/><net_sink comp="270" pin=1"/></net>

<net id="683"><net_src comp="110" pin="0"/><net_sink comp="678" pin=0"/></net>

<net id="684"><net_src comp="270" pin="2"/><net_sink comp="678" pin=1"/></net>

<net id="685"><net_src comp="112" pin="0"/><net_sink comp="678" pin=2"/></net>

<net id="690"><net_src comp="664" pin="4"/><net_sink comp="686" pin=0"/></net>

<net id="691"><net_src comp="678" pin="3"/><net_sink comp="686" pin=1"/></net>

<net id="692"><net_src comp="686" pin="2"/><net_sink comp="240" pin=1"/></net>

<net id="699"><net_src comp="104" pin="0"/><net_sink comp="693" pin=0"/></net>

<net id="700"><net_src comp="106" pin="0"/><net_sink comp="693" pin=1"/></net>

<net id="701"><net_src comp="250" pin="7"/><net_sink comp="693" pin=2"/></net>

<net id="706"><net_src comp="693" pin="4"/><net_sink comp="702" pin=0"/></net>

<net id="707"><net_src comp="282" pin="2"/><net_sink comp="702" pin=1"/></net>

<net id="708"><net_src comp="702" pin="2"/><net_sink comp="250" pin=1"/></net>

<net id="715"><net_src comp="104" pin="0"/><net_sink comp="709" pin=0"/></net>

<net id="716"><net_src comp="106" pin="0"/><net_sink comp="709" pin=1"/></net>

<net id="717"><net_src comp="260" pin="7"/><net_sink comp="709" pin=2"/></net>

<net id="721"><net_src comp="652" pin="5"/><net_sink comp="718" pin=0"/></net>

<net id="722"><net_src comp="718" pin="1"/><net_sink comp="274" pin=1"/></net>

<net id="728"><net_src comp="110" pin="0"/><net_sink comp="723" pin=0"/></net>

<net id="729"><net_src comp="274" pin="2"/><net_sink comp="723" pin=1"/></net>

<net id="730"><net_src comp="112" pin="0"/><net_sink comp="723" pin=2"/></net>

<net id="735"><net_src comp="709" pin="4"/><net_sink comp="731" pin=0"/></net>

<net id="736"><net_src comp="723" pin="3"/><net_sink comp="731" pin=1"/></net>

<net id="737"><net_src comp="731" pin="2"/><net_sink comp="260" pin=1"/></net>

<net id="741"><net_src comp="114" pin="1"/><net_sink comp="738" pin=0"/></net>

<net id="742"><net_src comp="738" pin="1"/><net_sink comp="304" pin=1"/></net>

<net id="743"><net_src comp="738" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="744"><net_src comp="738" pin="1"/><net_sink comp="366" pin=1"/></net>

<net id="748"><net_src comp="124" pin="2"/><net_sink comp="745" pin=0"/></net>

<net id="749"><net_src comp="745" pin="1"/><net_sink comp="599" pin=4"/></net>

<net id="750"><net_src comp="745" pin="1"/><net_sink comp="643" pin=4"/></net>

<net id="754"><net_src comp="130" pin="2"/><net_sink comp="751" pin=0"/></net>

<net id="755"><net_src comp="751" pin="1"/><net_sink comp="590" pin=4"/></net>

<net id="756"><net_src comp="751" pin="1"/><net_sink comp="634" pin=4"/></net>

<net id="760"><net_src comp="136" pin="2"/><net_sink comp="757" pin=0"/></net>

<net id="761"><net_src comp="757" pin="1"/><net_sink comp="581" pin=4"/></net>

<net id="762"><net_src comp="757" pin="1"/><net_sink comp="625" pin=4"/></net>

<net id="766"><net_src comp="148" pin="2"/><net_sink comp="763" pin=0"/></net>

<net id="767"><net_src comp="763" pin="1"/><net_sink comp="497" pin=3"/></net>

<net id="768"><net_src comp="763" pin="1"/><net_sink comp="497" pin=4"/></net>

<net id="769"><net_src comp="763" pin="1"/><net_sink comp="559" pin=3"/></net>

<net id="770"><net_src comp="763" pin="1"/><net_sink comp="599" pin=3"/></net>

<net id="771"><net_src comp="763" pin="1"/><net_sink comp="643" pin=3"/></net>

<net id="775"><net_src comp="154" pin="2"/><net_sink comp="772" pin=0"/></net>

<net id="776"><net_src comp="772" pin="1"/><net_sink comp="497" pin=2"/></net>

<net id="777"><net_src comp="772" pin="1"/><net_sink comp="559" pin=2"/></net>

<net id="778"><net_src comp="772" pin="1"/><net_sink comp="599" pin=2"/></net>

<net id="779"><net_src comp="772" pin="1"/><net_sink comp="643" pin=2"/></net>

<net id="783"><net_src comp="160" pin="2"/><net_sink comp="780" pin=0"/></net>

<net id="784"><net_src comp="780" pin="1"/><net_sink comp="497" pin=1"/></net>

<net id="785"><net_src comp="780" pin="1"/><net_sink comp="559" pin=1"/></net>

<net id="786"><net_src comp="780" pin="1"/><net_sink comp="599" pin=1"/></net>

<net id="787"><net_src comp="780" pin="1"/><net_sink comp="643" pin=1"/></net>

<net id="791"><net_src comp="166" pin="2"/><net_sink comp="788" pin=0"/></net>

<net id="792"><net_src comp="788" pin="1"/><net_sink comp="488" pin=3"/></net>

<net id="793"><net_src comp="788" pin="1"/><net_sink comp="488" pin=4"/></net>

<net id="794"><net_src comp="788" pin="1"/><net_sink comp="549" pin=3"/></net>

<net id="795"><net_src comp="788" pin="1"/><net_sink comp="590" pin=3"/></net>

<net id="796"><net_src comp="788" pin="1"/><net_sink comp="634" pin=3"/></net>

<net id="800"><net_src comp="172" pin="2"/><net_sink comp="797" pin=0"/></net>

<net id="801"><net_src comp="797" pin="1"/><net_sink comp="488" pin=2"/></net>

<net id="802"><net_src comp="797" pin="1"/><net_sink comp="549" pin=2"/></net>

<net id="803"><net_src comp="797" pin="1"/><net_sink comp="590" pin=2"/></net>

<net id="804"><net_src comp="797" pin="1"/><net_sink comp="634" pin=2"/></net>

<net id="808"><net_src comp="178" pin="2"/><net_sink comp="805" pin=0"/></net>

<net id="809"><net_src comp="805" pin="1"/><net_sink comp="488" pin=1"/></net>

<net id="810"><net_src comp="805" pin="1"/><net_sink comp="549" pin=1"/></net>

<net id="811"><net_src comp="805" pin="1"/><net_sink comp="590" pin=1"/></net>

<net id="812"><net_src comp="805" pin="1"/><net_sink comp="634" pin=1"/></net>

<net id="816"><net_src comp="184" pin="2"/><net_sink comp="813" pin=0"/></net>

<net id="817"><net_src comp="813" pin="1"/><net_sink comp="479" pin=1"/></net>

<net id="818"><net_src comp="813" pin="1"/><net_sink comp="539" pin=1"/></net>

<net id="819"><net_src comp="813" pin="1"/><net_sink comp="581" pin=1"/></net>

<net id="820"><net_src comp="813" pin="1"/><net_sink comp="625" pin=1"/></net>

<net id="824"><net_src comp="190" pin="2"/><net_sink comp="821" pin=0"/></net>

<net id="825"><net_src comp="821" pin="1"/><net_sink comp="479" pin=3"/></net>

<net id="826"><net_src comp="821" pin="1"/><net_sink comp="479" pin=4"/></net>

<net id="827"><net_src comp="821" pin="1"/><net_sink comp="539" pin=3"/></net>

<net id="828"><net_src comp="821" pin="1"/><net_sink comp="581" pin=3"/></net>

<net id="829"><net_src comp="821" pin="1"/><net_sink comp="625" pin=3"/></net>

<net id="833"><net_src comp="196" pin="2"/><net_sink comp="830" pin=0"/></net>

<net id="834"><net_src comp="830" pin="1"/><net_sink comp="479" pin=2"/></net>

<net id="835"><net_src comp="830" pin="1"/><net_sink comp="539" pin=2"/></net>

<net id="836"><net_src comp="830" pin="1"/><net_sink comp="581" pin=2"/></net>

<net id="837"><net_src comp="830" pin="1"/><net_sink comp="625" pin=2"/></net>

<net id="841"><net_src comp="296" pin="1"/><net_sink comp="838" pin=0"/></net>

<net id="842"><net_src comp="838" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="843"><net_src comp="838" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="847"><net_src comp="300" pin="1"/><net_sink comp="844" pin=0"/></net>

<net id="848"><net_src comp="844" pin="1"/><net_sink comp="278" pin=1"/></net>

<net id="849"><net_src comp="844" pin="1"/><net_sink comp="282" pin=1"/></net>

<net id="853"><net_src comp="309" pin="1"/><net_sink comp="850" pin=0"/></net>

<net id="854"><net_src comp="850" pin="1"/><net_sink comp="371" pin=0"/></net>

<net id="855"><net_src comp="850" pin="1"/><net_sink comp="374" pin=1"/></net>

<net id="856"><net_src comp="850" pin="1"/><net_sink comp="431" pin=0"/></net>

<net id="860"><net_src comp="312" pin="2"/><net_sink comp="857" pin=0"/></net>

<net id="864"><net_src comp="318" pin="2"/><net_sink comp="861" pin=0"/></net>

<net id="865"><net_src comp="861" pin="1"/><net_sink comp="328" pin=0"/></net>

<net id="866"><net_src comp="861" pin="1"/><net_sink comp="388" pin=0"/></net>

<net id="867"><net_src comp="861" pin="1"/><net_sink comp="407" pin=0"/></net>

<net id="868"><net_src comp="861" pin="1"/><net_sink comp="451" pin=0"/></net>

<net id="872"><net_src comp="350" pin="4"/><net_sink comp="869" pin=0"/></net>

<net id="873"><net_src comp="869" pin="1"/><net_sink comp="539" pin=5"/></net>

<net id="874"><net_src comp="869" pin="1"/><net_sink comp="549" pin=5"/></net>

<net id="875"><net_src comp="869" pin="1"/><net_sink comp="559" pin=5"/></net>

<net id="879"><net_src comp="371" pin="1"/><net_sink comp="876" pin=0"/></net>

<net id="880"><net_src comp="876" pin="1"/><net_sink comp="523" pin=3"/></net>

<net id="881"><net_src comp="876" pin="1"/><net_sink comp="664" pin=3"/></net>

<net id="882"><net_src comp="876" pin="1"/><net_sink comp="693" pin=3"/></net>

<net id="883"><net_src comp="876" pin="1"/><net_sink comp="709" pin=3"/></net>

<net id="887"><net_src comp="397" pin="4"/><net_sink comp="884" pin=0"/></net>

<net id="888"><net_src comp="884" pin="1"/><net_sink comp="479" pin=5"/></net>

<net id="889"><net_src comp="884" pin="1"/><net_sink comp="488" pin=5"/></net>

<net id="890"><net_src comp="884" pin="1"/><net_sink comp="497" pin=5"/></net>

<net id="894"><net_src comp="202" pin="3"/><net_sink comp="891" pin=0"/></net>

<net id="895"><net_src comp="891" pin="1"/><net_sink comp="209" pin=2"/></net>

<net id="896"><net_src comp="891" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="900"><net_src comp="219" pin="3"/><net_sink comp="897" pin=0"/></net>

<net id="901"><net_src comp="897" pin="1"/><net_sink comp="240" pin=2"/></net>

<net id="902"><net_src comp="897" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="906"><net_src comp="421" pin="4"/><net_sink comp="903" pin=0"/></net>

<net id="907"><net_src comp="903" pin="1"/><net_sink comp="581" pin=5"/></net>

<net id="908"><net_src comp="903" pin="1"/><net_sink comp="590" pin=5"/></net>

<net id="909"><net_src comp="903" pin="1"/><net_sink comp="599" pin=5"/></net>

<net id="913"><net_src comp="226" pin="3"/><net_sink comp="910" pin=0"/></net>

<net id="914"><net_src comp="910" pin="1"/><net_sink comp="250" pin=2"/></net>

<net id="915"><net_src comp="910" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="919"><net_src comp="465" pin="4"/><net_sink comp="916" pin=0"/></net>

<net id="920"><net_src comp="916" pin="1"/><net_sink comp="625" pin=5"/></net>

<net id="921"><net_src comp="916" pin="1"/><net_sink comp="634" pin=5"/></net>

<net id="922"><net_src comp="916" pin="1"/><net_sink comp="643" pin=5"/></net>

<net id="926"><net_src comp="233" pin="3"/><net_sink comp="923" pin=0"/></net>

<net id="927"><net_src comp="923" pin="1"/><net_sink comp="260" pin=2"/></net>

<net id="928"><net_src comp="923" pin="1"/><net_sink comp="260" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: arr_1 | {8 }
	Port: arr_2 | {8 }
	Port: arr_3 | {8 }
	Port: arr | {8 }
 - Input state : 
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1 : arg1_r_1_04_reload | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1 : arg1_r_2_07_reload | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1 : arg1_r_0_01_reload | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1 : arg1_r_0_1_013_reload | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1 : arg1_r_1_1_014_reload | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1 : arg1_r_2_1_015_reload | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1 : arg1_r_0_2_017_reload | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1 : arg1_r_1_2_018_reload | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1 : arg1_r_2_2_019_reload | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1 : conv17 | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1 : arr_1 | {7 8 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1 : arr_2 | {7 8 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1 : arr_3 | {7 8 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1 : arg1_r_3_010_reload | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1 : arg1_r_3_1_016_reload | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1 : arg1_r_3_2_020_reload | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1 : arr | {7 8 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1 : zext_ln30_2 | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		i : 1
		icmp_ln23 : 2
		br_ln23 : 3
		empty : 2
		trunc_ln26 : 3
		urem_ln26 : 3
		add_ln30_1 : 4
		zext_ln30_4 : 5
		mul_ln30_4 : 6
		trunc_ln30_2 : 7
		add_ln23 : 2
		store_ln23 : 3
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
		zext_ln22 : 1
		mul_ln26 : 1
		trunc_ln3 : 2
		arr_1_addr : 2
		arr_1_load : 3
		arr_2_addr : 2
		sext_ln30 : 1
		zext_ln30_6 : 2
		mul_ln30_5 : 3
		trunc_ln30_3 : 4
		arr_3_addr : 2
		lshr_ln22_1 : 1
		zext_ln30_7 : 2
		sext_ln30_1 : 1
		zext_ln30_8 : 2
		mul_ln30_6 : 3
		trunc_ln30_4 : 4
		arr_addr : 3
		arr_2_load : 3
		arr_3_load : 3
		arr_load : 4
	State 8
		trunc_ln30 : 1
		tmp : 2
		zext_ln30 : 3
		mul_ln30 : 4
		tmp_1 : 1
		add_ln30 : 5
		tmp_2 : 2
		tmp_3 : 2
		zext_ln30_1 : 3
		mul_ln30_1 : 4
		tmp_4 : 2
		tmp_5 : 1
		zext_ln30_3 : 3
		mul_ln30_2 : 4
		shl_ln : 5
		add_ln30_4 : 6
		tmp_6 : 1
		add_ln30_5 : 5
		tmp_7 : 1
		zext_ln30_5 : 3
		mul_ln30_3 : 4
		shl_ln30_1 : 5
		add_ln30_6 : 6
		store_ln30 : 6
		store_ln30 : 7
		store_ln30 : 6
		store_ln30 : 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------|---------|---------|---------|
| Operation|             Functional Unit            |   DSP   |    FF   |   LUT   |
|----------|----------------------------------------|---------|---------|---------|
|          |            add_ln30_1_fu_334           |    0    |    0    |    10   |
|          |             add_ln23_fu_360            |    0    |    0    |    12   |
|          |            add_ln30_2_fu_407           |    0    |    0    |    12   |
|          |             add_ln29_fu_431            |    0    |    0    |    12   |
|    add   |            add_ln30_3_fu_451           |    0    |    0    |    12   |
|          |             add_ln30_fu_532            |    0    |    0    |    71   |
|          |            add_ln30_4_fu_686           |    0    |    0    |    71   |
|          |            add_ln30_5_fu_702           |    0    |    0    |    71   |
|          |            add_ln30_6_fu_731           |    0    |    0    |    71   |
|----------|----------------------------------------|---------|---------|---------|
|          |              phi_ln_fu_479             |    0    |    0    |    20   |
|          |            phi_ln30_1_fu_488           |    0    |    0    |    20   |
|          |            phi_ln30_2_fu_497           |    0    |    0    |    20   |
|          |               tmp_fu_506               |    0    |    0    |    14   |
|          |              tmp_1_fu_523              |    0    |    0    |    9    |
|          |            phi_ln30_3_fu_539           |    0    |    0    |    20   |
|          |            phi_ln30_4_fu_549           |    0    |    0    |    20   |
|          |            phi_ln30_5_fu_559           |    0    |    0    |    20   |
|          |              tmp_2_fu_569              |    0    |    0    |    14   |
|    mux   |              tmp_s_fu_581              |    0    |    0    |    20   |
|          |              tmp_9_fu_590              |    0    |    0    |    20   |
|          |              tmp_10_fu_599             |    0    |    0    |    20   |
|          |              tmp_3_fu_608              |    0    |    0    |    14   |
|          |              tmp_11_fu_625             |    0    |    0    |    20   |
|          |              tmp_12_fu_634             |    0    |    0    |    20   |
|          |              tmp_13_fu_643             |    0    |    0    |    20   |
|          |              tmp_4_fu_652              |    0    |    0    |    14   |
|          |              tmp_5_fu_664              |    0    |    0    |    9    |
|          |              tmp_6_fu_693              |    0    |    0    |    9    |
|          |              tmp_7_fu_709              |    0    |    0    |    9    |
|----------|----------------------------------------|---------|---------|---------|
|          |            mul_ln30_2_fu_270           |    4    |    0    |    20   |
|          |            mul_ln30_3_fu_274           |    4    |    0    |    20   |
|          |             mul_ln30_fu_278            |    4    |    0    |    20   |
|    mul   |            mul_ln30_1_fu_282           |    4    |    0    |    20   |
|          |            mul_ln30_5_fu_286           |    10   |    0    |    51   |
|          |            mul_ln30_6_fu_291           |    10   |    0    |    51   |
|          |            mul_ln30_4_fu_344           |    0    |    0    |    17   |
|          |             mul_ln26_fu_391            |    0    |    0    |    23   |
|----------|----------------------------------------|---------|---------|---------|
|   urem   |               grp_fu_328               |    0    |    68   |    31   |
|----------|----------------------------------------|---------|---------|---------|
|   icmp   |            icmp_ln23_fu_312            |    0    |    0    |    12   |
|----------|----------------------------------------|---------|---------|---------|
|    sub   |              empty_fu_318              |    0    |    0    |    12   |
|----------|----------------------------------------|---------|---------|---------|
|          |      zext_ln30_2_read_read_fu_118      |    0    |    0    |    0    |
|          | arg1_r_3_2_020_reload_read_read_fu_124 |    0    |    0    |    0    |
|          | arg1_r_3_1_016_reload_read_read_fu_130 |    0    |    0    |    0    |
|          |  arg1_r_3_010_reload_read_read_fu_136  |    0    |    0    |    0    |
|          |         conv17_read_read_fu_142        |    0    |    0    |    0    |
|          | arg1_r_2_2_019_reload_read_read_fu_148 |    0    |    0    |    0    |
|   read   | arg1_r_1_2_018_reload_read_read_fu_154 |    0    |    0    |    0    |
|          | arg1_r_0_2_017_reload_read_read_fu_160 |    0    |    0    |    0    |
|          | arg1_r_2_1_015_reload_read_read_fu_166 |    0    |    0    |    0    |
|          | arg1_r_1_1_014_reload_read_read_fu_172 |    0    |    0    |    0    |
|          | arg1_r_0_1_013_reload_read_read_fu_178 |    0    |    0    |    0    |
|          |   arg1_r_0_01_reload_read_read_fu_184  |    0    |    0    |    0    |
|          |   arg1_r_2_07_reload_read_read_fu_190  |    0    |    0    |    0    |
|          |   arg1_r_1_04_reload_read_read_fu_196  |    0    |    0    |    0    |
|----------|----------------------------------------|---------|---------|---------|
|          |         zext_ln30_2_cast_fu_296        |    0    |    0    |    0    |
|          |           conv17_cast_fu_300           |    0    |    0    |    0    |
|          |           zext_ln30_4_fu_340           |    0    |    0    |    0    |
|          |            zext_ln22_fu_381            |    0    |    0    |    0    |
|          |            zext_ln26_fu_388            |    0    |    0    |    0    |
|   zext   |           zext_ln30_6_fu_416           |    0    |    0    |    0    |
|          |           zext_ln30_7_fu_446           |    0    |    0    |    0    |
|          |           zext_ln30_8_fu_460           |    0    |    0    |    0    |
|          |            zext_ln30_fu_518            |    0    |    0    |    0    |
|          |           zext_ln30_1_fu_620           |    0    |    0    |    0    |
|          |           zext_ln30_3_fu_673           |    0    |    0    |    0    |
|          |           zext_ln30_5_fu_718           |    0    |    0    |    0    |
|----------|----------------------------------------|---------|---------|---------|
|          |            trunc_ln26_fu_324           |    0    |    0    |    0    |
|   trunc  |            trunc_ln23_fu_371           |    0    |    0    |    0    |
|          |            trunc_ln30_fu_475           |    0    |    0    |    0    |
|----------|----------------------------------------|---------|---------|---------|
|          |           trunc_ln30_2_fu_350          |    0    |    0    |    0    |
|          |            trunc_ln3_fu_397            |    0    |    0    |    0    |
|partselect|           trunc_ln30_3_fu_421          |    0    |    0    |    0    |
|          |           lshr_ln22_1_fu_436           |    0    |    0    |    0    |
|          |           trunc_ln30_4_fu_465          |    0    |    0    |    0    |
|----------|----------------------------------------|---------|---------|---------|
| bitselect|              tmp_8_fu_374              |    0    |    0    |    0    |
|----------|----------------------------------------|---------|---------|---------|
|   sext   |            sext_ln30_fu_412            |    0    |    0    |    0    |
|          |           sext_ln30_1_fu_456           |    0    |    0    |    0    |
|----------|----------------------------------------|---------|---------|---------|
|bitconcatenate|              shl_ln_fu_678             |    0    |    0    |    0    |
|          |            shl_ln30_1_fu_723           |    0    |    0    |    0    |
|----------|----------------------------------------|---------|---------|---------|
|   Total  |                                        |    36   |    68   |   951   |
|----------|----------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------------+--------+
|                                  |   FF   |
+----------------------------------+--------+
|  arg1_r_0_01_reload_read_reg_813 |   32   |
|arg1_r_0_1_013_reload_read_reg_805|   32   |
|arg1_r_0_2_017_reload_read_reg_780|   32   |
|  arg1_r_1_04_reload_read_reg_830 |   32   |
|arg1_r_1_1_014_reload_read_reg_797|   32   |
|arg1_r_1_2_018_reload_read_reg_772|   32   |
|  arg1_r_2_07_reload_read_reg_821 |   32   |
|arg1_r_2_1_015_reload_read_reg_788|   32   |
|arg1_r_2_2_019_reload_read_reg_763|   32   |
| arg1_r_3_010_reload_read_reg_757 |   32   |
|arg1_r_3_1_016_reload_read_reg_751|   32   |
|arg1_r_3_2_020_reload_read_reg_745|   32   |
|        arr_1_addr_reg_891        |    2   |
|        arr_2_addr_reg_897        |    2   |
|        arr_3_addr_reg_910        |    2   |
|         arr_addr_reg_923         |    2   |
|        conv17_cast_reg_844       |   64   |
|           empty_reg_861          |    4   |
|            i_1_reg_738           |    4   |
|             i_reg_850            |    4   |
|         icmp_ln23_reg_857        |    1   |
|        trunc_ln23_reg_876        |    1   |
|       trunc_ln30_2_reg_869       |    2   |
|       trunc_ln30_3_reg_903       |    2   |
|       trunc_ln30_4_reg_916       |    2   |
|         trunc_ln3_reg_884        |    2   |
|     zext_ln30_2_cast_reg_838     |   63   |
+----------------------------------+--------+
|               Total              |   541  |
+----------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_209 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_240 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_250 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_260 |  p2  |   2  |   0  |    0   ||    9    |
|     grp_fu_328    |  p0  |   2  |   4  |    8   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |    8   ||  2.135  ||    45   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   36   |    -   |   68   |   951  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    2   |    -   |   45   |
|  Register |    -   |    -   |   541  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   36   |    2   |   609  |   996  |
+-----------+--------+--------+--------+--------+
