#-----------------------------------------------------------
# Vivado v2019.2.1 (64-bit)
# SW Build 2729669 on Thu Dec  5 04:49:17 MST 2019
# IP Build 2729494 on Thu Dec  5 07:38:25 MST 2019
# Start of session at: Mon Mar  7 08:45:31 2022
# Process ID: 11360
# Current directory: D:/Documents/xsvobo1q/PLD/cv5/PC_05_template
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10536 D:\Documents\xsvobo1q\PLD\cv5\PC_05_template\Stopwatch.xpr
# Log file: D:/Documents/xsvobo1q/PLD/cv5/PC_05_template/vivado.log
# Journal file: D:/Documents/xsvobo1q/PLD/cv5/PC_05_template\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Documents/xsvobo1q/PLD/cv5/PC_05_template/Stopwatch.xpr
INFO: [Project 1-313] Project file moved from 'C:/Michal/2022/MPx-PLD/PC_labs/05/PC_05_template' since last save.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-2] IPUserFilesDir: Could not find the directory 'D:/Documents/xsvobo1q/PLD/cv5/PC_05_template/Stopwatch.ip_user_files', nor could it be found using path 'C:/Michal/2022/MPx-PLD/PC_labs/05/PC_05_template/Stopwatch.ip_user_files'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Appz/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 774.672 ; gain = 146.480
update_compile_order -fileset sources_1
file mkdir D:/Documents/xsvobo1q/PLD/cv5/PC_05_template/Stopwatch.srcs/sources_1/new
close [ open D:/Documents/xsvobo1q/PLD/cv5/PC_05_template/Stopwatch.srcs/sources_1/new/ce_gen.vhd w ]
add_files D:/Documents/xsvobo1q/PLD/cv5/PC_05_template/Stopwatch.srcs/sources_1/new/ce_gen.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/xsvobo1q/PLD/cv5/PC_05_template/Stopwatch.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ce_gen_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Documents/xsvobo1q/PLD/cv5/PC_05_template/Stopwatch.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj ce_gen_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Documents/xsvobo1q/PLD/cv5/PC_05_template/Stopwatch.srcs/sources_1/new/ce_gen.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ce_gen'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Documents/xsvobo1q/PLD/cv5/PC_05_template/SOURCES/SIM/ce_gen_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ce_gen_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Documents/xsvobo1q/PLD/cv5/PC_05_template/Stopwatch.sim/sim_1/behav/xsim'
"xelab -wto e5e5df553fd445b09a4a2ef73b2e2726 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ce_gen_tb_behav xil_defaultlib.ce_gen_tb -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Appz/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto e5e5df553fd445b09a4a2ef73b2e2726 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ce_gen_tb_behav xil_defaultlib.ce_gen_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.ce_gen [\ce_gen(div_fact=10)\]
Compiling architecture behavioral of entity xil_defaultlib.ce_gen_tb
Built simulation snapshot ce_gen_tb_behav

****** Webtalk v2019.2.1 (64-bit)
  **** SW Build 2729669 on Thu Dec  5 04:49:17 MST 2019
  **** IP Build 2729494 on Thu Dec  5 07:38:25 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source D:/Documents/xsvobo1q/PLD/cv5/PC_05_template/Stopwatch.sim/sim_1/behav/xsim/xsim.dir/ce_gen_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/Documents/xsvobo1q/PLD/cv5/PC_05_template/Stopwatch.sim/sim_1/behav/xsim/xsim.dir/ce_gen_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon Mar  7 08:57:09 2022. For additional details about this file, please refer to the WebTalk help file at C:/Appz/Xilinx/Vivado/2019.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Mon Mar  7 08:57:09 2022...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 858.520 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Documents/xsvobo1q/PLD/cv5/PC_05_template/Stopwatch.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ce_gen_tb_behav -key {Behavioral:sim_1:Functional:ce_gen_tb} -tclbatch {ce_gen_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source ce_gen_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run all
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ce_gen_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for -all
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:17 . Memory (MB): peak = 890.184 ; gain = 31.664
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
add_bp {D:/Documents/xsvobo1q/PLD/cv5/PC_05_template/Stopwatch.srcs/sources_1/new/ce_gen.vhd} 25
add_bp {D:/Documents/xsvobo1q/PLD/cv5/PC_05_template/Stopwatch.srcs/sources_1/new/ce_gen.vhd} 26
add_bp {D:/Documents/xsvobo1q/PLD/cv5/PC_05_template/Stopwatch.srcs/sources_1/new/ce_gen.vhd} 27
add_bp {D:/Documents/xsvobo1q/PLD/cv5/PC_05_template/Stopwatch.srcs/sources_1/new/ce_gen.vhd} 28
add_bp {D:/Documents/xsvobo1q/PLD/cv5/PC_05_template/Stopwatch.srcs/sources_1/new/ce_gen.vhd} 29
remove_bps -file {D:/Documents/xsvobo1q/PLD/cv5/PC_05_template/Stopwatch.srcs/sources_1/new/ce_gen.vhd} -line 29
remove_bps -file {D:/Documents/xsvobo1q/PLD/cv5/PC_05_template/Stopwatch.srcs/sources_1/new/ce_gen.vhd} -line 28
remove_bps -file {D:/Documents/xsvobo1q/PLD/cv5/PC_05_template/Stopwatch.srcs/sources_1/new/ce_gen.vhd} -line 27
remove_bps -file {D:/Documents/xsvobo1q/PLD/cv5/PC_05_template/Stopwatch.srcs/sources_1/new/ce_gen.vhd} -line 26
remove_bps -file {D:/Documents/xsvobo1q/PLD/cv5/PC_05_template/Stopwatch.srcs/sources_1/new/ce_gen.vhd} -line 25
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
close [ open D:/Documents/xsvobo1q/PLD/cv5/PC_05_template/Stopwatch.srcs/sources_1/new/btn_in.vhd w ]
add_files D:/Documents/xsvobo1q/PLD/cv5/PC_05_template/Stopwatch.srcs/sources_1/new/btn_in.vhd
update_compile_order -fileset sources_1
close [ open D:/Documents/xsvobo1q/PLD/cv5/PC_05_template/Stopwatch.srcs/sources_1/new/sync_reg.vhd w ]
add_files D:/Documents/xsvobo1q/PLD/cv5/PC_05_template/Stopwatch.srcs/sources_1/new/sync_reg.vhd
update_compile_order -fileset sources_1
close [ open D:/Documents/xsvobo1q/PLD/cv5/PC_05_template/Stopwatch.srcs/sources_1/new/debouncer.vhd w ]
add_files D:/Documents/xsvobo1q/PLD/cv5/PC_05_template/Stopwatch.srcs/sources_1/new/debouncer.vhd
update_compile_order -fileset sources_1
run all
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 896.734 ; gain = 0.000
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/xsvobo1q/PLD/cv5/PC_05_template/Stopwatch.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ce_gen_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Documents/xsvobo1q/PLD/cv5/PC_05_template/Stopwatch.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj ce_gen_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Documents/xsvobo1q/PLD/cv5/PC_05_template/Stopwatch.srcs/sources_1/new/ce_gen.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ce_gen'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Documents/xsvobo1q/PLD/cv5/PC_05_template/Stopwatch.sim/sim_1/behav/xsim'
"xelab -wto e5e5df553fd445b09a4a2ef73b2e2726 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ce_gen_tb_behav xil_defaultlib.ce_gen_tb -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Appz/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto e5e5df553fd445b09a4a2ef73b2e2726 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ce_gen_tb_behav xil_defaultlib.ce_gen_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1537] value 0 is out of target constraint range 1 to 11 [D:/Documents/xsvobo1q/PLD/cv5/PC_05_template/Stopwatch.srcs/sources_1/new/ce_gen.vhd:27]
WARNING: [VRFC 10-1537] value 0 is out of target constraint range 1 to 11 [D:/Documents/xsvobo1q/PLD/cv5/PC_05_template/Stopwatch.srcs/sources_1/new/ce_gen.vhd:38]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.ce_gen [\ce_gen(div_fact=10)\]
Compiling architecture behavioral of entity xil_defaultlib.ce_gen_tb
Built simulation snapshot ce_gen_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Documents/xsvobo1q/PLD/cv5/PC_05_template/Stopwatch.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ce_gen_tb_behav -key {Behavioral:sim_1:Functional:ce_gen_tb} -tclbatch {ce_gen_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source ce_gen_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run all
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ce_gen_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for -all
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 906.156 ; gain = 9.422
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/xsvobo1q/PLD/cv5/PC_05_template/Stopwatch.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ce_gen_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Documents/xsvobo1q/PLD/cv5/PC_05_template/Stopwatch.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj ce_gen_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Documents/xsvobo1q/PLD/cv5/PC_05_template/Stopwatch.srcs/sources_1/new/ce_gen.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ce_gen'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Documents/xsvobo1q/PLD/cv5/PC_05_template/Stopwatch.sim/sim_1/behav/xsim'
"xelab -wto e5e5df553fd445b09a4a2ef73b2e2726 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ce_gen_tb_behav xil_defaultlib.ce_gen_tb -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Appz/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto e5e5df553fd445b09a4a2ef73b2e2726 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ce_gen_tb_behav xil_defaultlib.ce_gen_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.ce_gen [\ce_gen(div_fact=10)\]
Compiling architecture behavioral of entity xil_defaultlib.ce_gen_tb
Built simulation snapshot ce_gen_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Documents/xsvobo1q/PLD/cv5/PC_05_template/Stopwatch.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ce_gen_tb_behav -key {Behavioral:sim_1:Functional:ce_gen_tb} -tclbatch {ce_gen_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source ce_gen_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run all
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ce_gen_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for -all
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 906.156 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/xsvobo1q/PLD/cv5/PC_05_template/Stopwatch.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ce_gen_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Documents/xsvobo1q/PLD/cv5/PC_05_template/Stopwatch.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj ce_gen_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Documents/xsvobo1q/PLD/cv5/PC_05_template/Stopwatch.sim/sim_1/behav/xsim'
"xelab -wto e5e5df553fd445b09a4a2ef73b2e2726 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ce_gen_tb_behav xil_defaultlib.ce_gen_tb -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Appz/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto e5e5df553fd445b09a4a2ef73b2e2726 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ce_gen_tb_behav xil_defaultlib.ce_gen_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Documents/xsvobo1q/PLD/cv5/PC_05_template/Stopwatch.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ce_gen_tb_behav -key {Behavioral:sim_1:Functional:ce_gen_tb} -tclbatch {ce_gen_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source ce_gen_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run all
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ce_gen_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for -all
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 906.156 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/xsvobo1q/PLD/cv5/PC_05_template/Stopwatch.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ce_gen_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Documents/xsvobo1q/PLD/cv5/PC_05_template/Stopwatch.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj ce_gen_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Documents/xsvobo1q/PLD/cv5/PC_05_template/Stopwatch.srcs/sources_1/new/ce_gen.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ce_gen'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Documents/xsvobo1q/PLD/cv5/PC_05_template/Stopwatch.sim/sim_1/behav/xsim'
"xelab -wto e5e5df553fd445b09a4a2ef73b2e2726 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ce_gen_tb_behav xil_defaultlib.ce_gen_tb -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Appz/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto e5e5df553fd445b09a4a2ef73b2e2726 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ce_gen_tb_behav xil_defaultlib.ce_gen_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1537] value 0 is out of target constraint range 1 to 11 [D:/Documents/xsvobo1q/PLD/cv5/PC_05_template/Stopwatch.srcs/sources_1/new/ce_gen.vhd:34]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.ce_gen [\ce_gen(div_fact=10)\]
Compiling architecture behavioral of entity xil_defaultlib.ce_gen_tb
Built simulation snapshot ce_gen_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Documents/xsvobo1q/PLD/cv5/PC_05_template/Stopwatch.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ce_gen_tb_behav -key {Behavioral:sim_1:Functional:ce_gen_tb} -tclbatch {ce_gen_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source ce_gen_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run all
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ce_gen_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for -all
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 906.156 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/xsvobo1q/PLD/cv5/PC_05_template/Stopwatch.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ce_gen_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Documents/xsvobo1q/PLD/cv5/PC_05_template/Stopwatch.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj ce_gen_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Documents/xsvobo1q/PLD/cv5/PC_05_template/Stopwatch.srcs/sources_1/new/ce_gen.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ce_gen'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Documents/xsvobo1q/PLD/cv5/PC_05_template/Stopwatch.sim/sim_1/behav/xsim'
"xelab -wto e5e5df553fd445b09a4a2ef73b2e2726 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ce_gen_tb_behav xil_defaultlib.ce_gen_tb -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Appz/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto e5e5df553fd445b09a4a2ef73b2e2726 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ce_gen_tb_behav xil_defaultlib.ce_gen_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.ce_gen [\ce_gen(div_fact=10)\]
Compiling architecture behavioral of entity xil_defaultlib.ce_gen_tb
Built simulation snapshot ce_gen_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Documents/xsvobo1q/PLD/cv5/PC_05_template/Stopwatch.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ce_gen_tb_behav -key {Behavioral:sim_1:Functional:ce_gen_tb} -tclbatch {ce_gen_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source ce_gen_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run all
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ce_gen_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for -all
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 906.156 ; gain = 0.000
close [ open D:/Documents/xsvobo1q/PLD/cv5/PC_05_template/Stopwatch.srcs/sources_1/new/edge_detector.vhd w ]
add_files D:/Documents/xsvobo1q/PLD/cv5/PC_05_template/Stopwatch.srcs/sources_1/new/edge_detector.vhd
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/xsvobo1q/PLD/cv5/PC_05_template/Stopwatch.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ce_gen_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Documents/xsvobo1q/PLD/cv5/PC_05_template/Stopwatch.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj ce_gen_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Documents/xsvobo1q/PLD/cv5/PC_05_template/Stopwatch.sim/sim_1/behav/xsim'
"xelab -wto e5e5df553fd445b09a4a2ef73b2e2726 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ce_gen_tb_behav xil_defaultlib.ce_gen_tb -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Appz/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto e5e5df553fd445b09a4a2ef73b2e2726 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ce_gen_tb_behav xil_defaultlib.ce_gen_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Documents/xsvobo1q/PLD/cv5/PC_05_template/Stopwatch.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ce_gen_tb_behav -key {Behavioral:sim_1:Functional:ce_gen_tb} -tclbatch {ce_gen_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source ce_gen_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run all
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ce_gen_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for -all
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 906.156 ; gain = 0.000
set_property top btn_in_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
boost::filesystem::remove: The process cannot access the file because it is being used by another process: "D:/Documents/xsvobo1q/PLD/cv5/PC_05_template/Stopwatch.sim/sim_1/behav/xsim/simulate.log"
launch_simulation
Command: launch_simulation 
boost::filesystem::remove: The process cannot access the file because it is being used by another process: "D:/Documents/xsvobo1q/PLD/cv5/PC_05_template/Stopwatch.sim/sim_1/behav/xsim/simulate.log"
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/xsvobo1q/PLD/cv5/PC_05_template/Stopwatch.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'btn_in_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Documents/xsvobo1q/PLD/cv5/PC_05_template/Stopwatch.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj btn_in_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Documents/xsvobo1q/PLD/cv5/PC_05_template/Stopwatch.srcs/sources_1/new/btn_in.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'btn_in'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Documents/xsvobo1q/PLD/cv5/PC_05_template/Stopwatch.srcs/sources_1/new/debouncer.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'debouncer'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Documents/xsvobo1q/PLD/cv5/PC_05_template/Stopwatch.srcs/sources_1/new/edge_detector.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'edge_detector'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Documents/xsvobo1q/PLD/cv5/PC_05_template/Stopwatch.srcs/sources_1/new/sync_reg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sync_reg'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Documents/xsvobo1q/PLD/cv5/PC_05_template/SOURCES/SIM/btn_in_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'btn_in_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Documents/xsvobo1q/PLD/cv5/PC_05_template/Stopwatch.sim/sim_1/behav/xsim'
"xelab -wto e5e5df553fd445b09a4a2ef73b2e2726 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot btn_in_tb_behav xil_defaultlib.btn_in_tb -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Appz/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto e5e5df553fd445b09a4a2ef73b2e2726 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot btn_in_tb_behav xil_defaultlib.btn_in_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-1537] value 0 is out of target constraint range 1 to 2147483647 [D:/Documents/xsvobo1q/PLD/cv5/PC_05_template/Stopwatch.srcs/sources_1/new/debouncer.vhd:47]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit btn_in_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Documents/xsvobo1q/PLD/cv5/PC_05_template/Stopwatch.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/Documents/xsvobo1q/PLD/cv5/PC_05_template/Stopwatch.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/xsvobo1q/PLD/cv5/PC_05_template/Stopwatch.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'btn_in_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Documents/xsvobo1q/PLD/cv5/PC_05_template/Stopwatch.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj btn_in_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Documents/xsvobo1q/PLD/cv5/PC_05_template/Stopwatch.srcs/sources_1/new/debouncer.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'debouncer'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Documents/xsvobo1q/PLD/cv5/PC_05_template/Stopwatch.sim/sim_1/behav/xsim'
"xelab -wto e5e5df553fd445b09a4a2ef73b2e2726 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot btn_in_tb_behav xil_defaultlib.btn_in_tb -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Appz/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto e5e5df553fd445b09a4a2ef73b2e2726 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot btn_in_tb_behav xil_defaultlib.btn_in_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1537] value 0 is out of target constraint range 1 to 2147483647 [D:/Documents/xsvobo1q/PLD/cv5/PC_05_template/Stopwatch.srcs/sources_1/new/debouncer.vhd:54]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.ce_gen [\ce_gen(div_fact=5)\]
Compiling architecture behavioral of entity xil_defaultlib.sync_reg [sync_reg_default]
Compiling architecture behavioral of entity xil_defaultlib.debouncer [\debouncer(deb_period=5)\]
Compiling architecture behavioral of entity xil_defaultlib.edge_detector [edge_detector_default]
Compiling architecture structural of entity xil_defaultlib.btn_in [\btn_in(deb_period=5)\]
Compiling architecture behavioral of entity xil_defaultlib.btn_in_tb
Built simulation snapshot btn_in_tb_behav

****** Webtalk v2019.2.1 (64-bit)
  **** SW Build 2729669 on Thu Dec  5 04:49:17 MST 2019
  **** IP Build 2729494 on Thu Dec  5 07:38:25 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source D:/Documents/xsvobo1q/PLD/cv5/PC_05_template/Stopwatch.sim/sim_1/behav/xsim/xsim.dir/btn_in_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/Documents/xsvobo1q/PLD/cv5/PC_05_template/Stopwatch.sim/sim_1/behav/xsim/xsim.dir/btn_in_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon Mar  7 10:24:03 2022. For additional details about this file, please refer to the WebTalk help file at C:/Appz/Xilinx/Vivado/2019.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Mon Mar  7 10:24:03 2022...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 936.891 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Documents/xsvobo1q/PLD/cv5/PC_05_template/Stopwatch.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "btn_in_tb_behav -key {Behavioral:sim_1:Functional:btn_in_tb} -tclbatch {btn_in_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source btn_in_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run all
INFO: [USF-XSim-96] XSim completed. Design snapshot 'btn_in_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for -all
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 941.176 ; gain = 4.285
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 945.000 ; gain = 0.000
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/xsvobo1q/PLD/cv5/PC_05_template/Stopwatch.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'btn_in_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Documents/xsvobo1q/PLD/cv5/PC_05_template/Stopwatch.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj btn_in_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Documents/xsvobo1q/PLD/cv5/PC_05_template/Stopwatch.srcs/sources_1/new/btn_in.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'btn_in'
ERROR: [VRFC 10-2989] 'btn_deb_sig' is not declared [D:/Documents/xsvobo1q/PLD/cv5/PC_05_template/Stopwatch.srcs/sources_1/new/btn_in.vhd:106]
ERROR: [VRFC 10-3782] unit 'structural' ignored due to previous errors [D:/Documents/xsvobo1q/PLD/cv5/PC_05_template/Stopwatch.srcs/sources_1/new/btn_in.vhd:49]
INFO: [VRFC 10-3070] VHDL file 'D:/Documents/xsvobo1q/PLD/cv5/PC_05_template/Stopwatch.srcs/sources_1/new/btn_in.vhd' ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Documents/xsvobo1q/PLD/cv5/PC_05_template/Stopwatch.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/Documents/xsvobo1q/PLD/cv5/PC_05_template/Stopwatch.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/xsvobo1q/PLD/cv5/PC_05_template/Stopwatch.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'btn_in_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Documents/xsvobo1q/PLD/cv5/PC_05_template/Stopwatch.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj btn_in_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Documents/xsvobo1q/PLD/cv5/PC_05_template/Stopwatch.srcs/sources_1/new/btn_in.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'btn_in'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Documents/xsvobo1q/PLD/cv5/PC_05_template/Stopwatch.sim/sim_1/behav/xsim'
"xelab -wto e5e5df553fd445b09a4a2ef73b2e2726 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot btn_in_tb_behav xil_defaultlib.btn_in_tb -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Appz/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto e5e5df553fd445b09a4a2ef73b2e2726 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot btn_in_tb_behav xil_defaultlib.btn_in_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1537] value 0 is out of target constraint range 1 to 2147483647 [D:/Documents/xsvobo1q/PLD/cv5/PC_05_template/Stopwatch.srcs/sources_1/new/debouncer.vhd:54]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.ce_gen [\ce_gen(div_fact=5)\]
Compiling architecture behavioral of entity xil_defaultlib.sync_reg [sync_reg_default]
Compiling architecture behavioral of entity xil_defaultlib.debouncer [\debouncer(deb_period=5)\]
Compiling architecture behavioral of entity xil_defaultlib.edge_detector [edge_detector_default]
Compiling architecture structural of entity xil_defaultlib.btn_in [\btn_in(deb_period=5)\]
Compiling architecture behavioral of entity xil_defaultlib.btn_in_tb
Built simulation snapshot btn_in_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Documents/xsvobo1q/PLD/cv5/PC_05_template/Stopwatch.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "btn_in_tb_behav -key {Behavioral:sim_1:Functional:btn_in_tb} -tclbatch {btn_in_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source btn_in_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run all
INFO: [USF-XSim-96] XSim completed. Design snapshot 'btn_in_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for -all
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 945.000 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/xsvobo1q/PLD/cv5/PC_05_template/Stopwatch.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'btn_in_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Documents/xsvobo1q/PLD/cv5/PC_05_template/Stopwatch.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj btn_in_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Documents/xsvobo1q/PLD/cv5/PC_05_template/Stopwatch.srcs/sources_1/new/btn_in.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'btn_in'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Documents/xsvobo1q/PLD/cv5/PC_05_template/Stopwatch.srcs/sources_1/new/debouncer.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'debouncer'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Documents/xsvobo1q/PLD/cv5/PC_05_template/Stopwatch.sim/sim_1/behav/xsim'
"xelab -wto e5e5df553fd445b09a4a2ef73b2e2726 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot btn_in_tb_behav xil_defaultlib.btn_in_tb -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Appz/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto e5e5df553fd445b09a4a2ef73b2e2726 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot btn_in_tb_behav xil_defaultlib.btn_in_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.ce_gen [\ce_gen(div_fact=5)\]
Compiling architecture behavioral of entity xil_defaultlib.sync_reg [sync_reg_default]
Compiling architecture behavioral of entity xil_defaultlib.debouncer [\debouncer(deb_period=5)\]
Compiling architecture behavioral of entity xil_defaultlib.edge_detector [edge_detector_default]
Compiling architecture structural of entity xil_defaultlib.btn_in [\btn_in(deb_period=5)\]
Compiling architecture behavioral of entity xil_defaultlib.btn_in_tb
Built simulation snapshot btn_in_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Documents/xsvobo1q/PLD/cv5/PC_05_template/Stopwatch.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "btn_in_tb_behav -key {Behavioral:sim_1:Functional:btn_in_tb} -tclbatch {btn_in_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source btn_in_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run all
INFO: [USF-XSim-96] XSim completed. Design snapshot 'btn_in_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for -all
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 952.195 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/xsvobo1q/PLD/cv5/PC_05_template/Stopwatch.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'btn_in_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Documents/xsvobo1q/PLD/cv5/PC_05_template/Stopwatch.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj btn_in_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Documents/xsvobo1q/PLD/cv5/PC_05_template/Stopwatch.srcs/sources_1/new/btn_in.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'btn_in'
ERROR: [VRFC 10-2989] 'srst' is not declared [D:/Documents/xsvobo1q/PLD/cv5/PC_05_template/Stopwatch.srcs/sources_1/new/btn_in.vhd:131]
ERROR: [VRFC 10-2989] 'ce_in' is not declared [D:/Documents/xsvobo1q/PLD/cv5/PC_05_template/Stopwatch.srcs/sources_1/new/btn_in.vhd:132]
ERROR: [VRFC 10-2989] 'ce_out' is not declared [D:/Documents/xsvobo1q/PLD/cv5/PC_05_template/Stopwatch.srcs/sources_1/new/btn_in.vhd:133]
ERROR: [VRFC 10-3095] actual of formal out port 'ce_out' cannot be an expression [D:/Documents/xsvobo1q/PLD/cv5/PC_05_template/Stopwatch.srcs/sources_1/new/btn_in.vhd:133]
ERROR: [VRFC 10-3782] unit 'structural' ignored due to previous errors [D:/Documents/xsvobo1q/PLD/cv5/PC_05_template/Stopwatch.srcs/sources_1/new/btn_in.vhd:49]
INFO: [VRFC 10-3070] VHDL file 'D:/Documents/xsvobo1q/PLD/cv5/PC_05_template/Stopwatch.srcs/sources_1/new/btn_in.vhd' ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Documents/xsvobo1q/PLD/cv5/PC_05_template/Stopwatch.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/Documents/xsvobo1q/PLD/cv5/PC_05_template/Stopwatch.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/xsvobo1q/PLD/cv5/PC_05_template/Stopwatch.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'btn_in_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Documents/xsvobo1q/PLD/cv5/PC_05_template/Stopwatch.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj btn_in_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Documents/xsvobo1q/PLD/cv5/PC_05_template/Stopwatch.srcs/sources_1/new/btn_in.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'btn_in'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Documents/xsvobo1q/PLD/cv5/PC_05_template/Stopwatch.srcs/sources_1/new/debouncer.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'debouncer'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Documents/xsvobo1q/PLD/cv5/PC_05_template/Stopwatch.sim/sim_1/behav/xsim'
"xelab -wto e5e5df553fd445b09a4a2ef73b2e2726 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot btn_in_tb_behav xil_defaultlib.btn_in_tb -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Appz/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto e5e5df553fd445b09a4a2ef73b2e2726 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot btn_in_tb_behav xil_defaultlib.btn_in_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.ce_gen [\ce_gen(div_fact=5)\]
Compiling architecture behavioral of entity xil_defaultlib.sync_reg [sync_reg_default]
Compiling architecture behavioral of entity xil_defaultlib.debouncer [\debouncer(deb_period=5)\]
Compiling architecture behavioral of entity xil_defaultlib.edge_detector [edge_detector_default]
Compiling architecture structural of entity xil_defaultlib.btn_in [\btn_in(deb_period=5)\]
Compiling architecture behavioral of entity xil_defaultlib.btn_in_tb
Built simulation snapshot btn_in_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Documents/xsvobo1q/PLD/cv5/PC_05_template/Stopwatch.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "btn_in_tb_behav -key {Behavioral:sim_1:Functional:btn_in_tb} -tclbatch {btn_in_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source btn_in_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run all
INFO: [USF-XSim-96] XSim completed. Design snapshot 'btn_in_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for -all
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 952.195 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/xsvobo1q/PLD/cv5/PC_05_template/Stopwatch.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'btn_in_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Documents/xsvobo1q/PLD/cv5/PC_05_template/Stopwatch.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj btn_in_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Documents/xsvobo1q/PLD/cv5/PC_05_template/SOURCES/SIM/btn_in_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'btn_in_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Documents/xsvobo1q/PLD/cv5/PC_05_template/Stopwatch.sim/sim_1/behav/xsim'
"xelab -wto e5e5df553fd445b09a4a2ef73b2e2726 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot btn_in_tb_behav xil_defaultlib.btn_in_tb -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Appz/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto e5e5df553fd445b09a4a2ef73b2e2726 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot btn_in_tb_behav xil_defaultlib.btn_in_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.ce_gen [\ce_gen(div_fact=5)\]
Compiling architecture behavioral of entity xil_defaultlib.sync_reg [sync_reg_default]
Compiling architecture behavioral of entity xil_defaultlib.debouncer [\debouncer(deb_period=2)\]
Compiling architecture behavioral of entity xil_defaultlib.edge_detector [edge_detector_default]
Compiling architecture structural of entity xil_defaultlib.btn_in [\btn_in(deb_period=2)\]
Compiling architecture behavioral of entity xil_defaultlib.btn_in_tb
Built simulation snapshot btn_in_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Documents/xsvobo1q/PLD/cv5/PC_05_template/Stopwatch.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "btn_in_tb_behav -key {Behavioral:sim_1:Functional:btn_in_tb} -tclbatch {btn_in_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source btn_in_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run all
INFO: [USF-XSim-96] XSim completed. Design snapshot 'btn_in_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for -all
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1425.547 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/xsvobo1q/PLD/cv5/PC_05_template/Stopwatch.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'btn_in_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Documents/xsvobo1q/PLD/cv5/PC_05_template/Stopwatch.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj btn_in_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Documents/xsvobo1q/PLD/cv5/PC_05_template/Stopwatch.srcs/sources_1/new/btn_in.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'btn_in'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Documents/xsvobo1q/PLD/cv5/PC_05_template/Stopwatch.sim/sim_1/behav/xsim'
"xelab -wto e5e5df553fd445b09a4a2ef73b2e2726 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot btn_in_tb_behav xil_defaultlib.btn_in_tb -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Appz/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto e5e5df553fd445b09a4a2ef73b2e2726 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot btn_in_tb_behav xil_defaultlib.btn_in_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.ce_gen [\ce_gen(div_fact=5)\]
Compiling architecture behavioral of entity xil_defaultlib.sync_reg [sync_reg_default]
Compiling architecture behavioral of entity xil_defaultlib.debouncer [\debouncer(deb_period=2)\]
Compiling architecture behavioral of entity xil_defaultlib.edge_detector [edge_detector_default]
Compiling architecture structural of entity xil_defaultlib.btn_in [\btn_in(deb_period=2)\]
Compiling architecture behavioral of entity xil_defaultlib.btn_in_tb
Built simulation snapshot btn_in_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Documents/xsvobo1q/PLD/cv5/PC_05_template/Stopwatch.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "btn_in_tb_behav -key {Behavioral:sim_1:Functional:btn_in_tb} -tclbatch {btn_in_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source btn_in_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run all
INFO: [USF-XSim-96] XSim completed. Design snapshot 'btn_in_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for -all
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1425.547 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/xsvobo1q/PLD/cv5/PC_05_template/Stopwatch.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'btn_in_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Documents/xsvobo1q/PLD/cv5/PC_05_template/Stopwatch.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj btn_in_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Documents/xsvobo1q/PLD/cv5/PC_05_template/Stopwatch.srcs/sources_1/new/debouncer.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'debouncer'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Documents/xsvobo1q/PLD/cv5/PC_05_template/Stopwatch.sim/sim_1/behav/xsim'
"xelab -wto e5e5df553fd445b09a4a2ef73b2e2726 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot btn_in_tb_behav xil_defaultlib.btn_in_tb -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Appz/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto e5e5df553fd445b09a4a2ef73b2e2726 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot btn_in_tb_behav xil_defaultlib.btn_in_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.ce_gen [\ce_gen(div_fact=5)\]
Compiling architecture behavioral of entity xil_defaultlib.sync_reg [sync_reg_default]
Compiling architecture behavioral of entity xil_defaultlib.debouncer [\debouncer(deb_period=2)\]
Compiling architecture behavioral of entity xil_defaultlib.edge_detector [edge_detector_default]
Compiling architecture structural of entity xil_defaultlib.btn_in [\btn_in(deb_period=2)\]
Compiling architecture behavioral of entity xil_defaultlib.btn_in_tb
Built simulation snapshot btn_in_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Documents/xsvobo1q/PLD/cv5/PC_05_template/Stopwatch.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "btn_in_tb_behav -key {Behavioral:sim_1:Functional:btn_in_tb} -tclbatch {btn_in_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source btn_in_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run all
INFO: [USF-XSim-96] XSim completed. Design snapshot 'btn_in_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for -all
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1425.547 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_project
exit
INFO: [Common 17-206] Exiting Vivado at Mon Mar  7 10:49:00 2022...
