<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="RS232-235568-235714.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name=".lso"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="RS232_TX.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="RS232_TX.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="RS232_TX.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="RS232_TX.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="RS232_TX.xst"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="rec_fifo.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="rec_fifo.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="rec_fifo.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="rec_fifo.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="rec_fifo.xst"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="rec_fifo_schemat.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="rec_fifo_schemat.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="rec_fifo_schemat.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="rec_fifo_schemat.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="rec_fifo_schemat.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_JHD" xil_pn:name="rec_fifo_schemat.jhd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="rec_fifo_schemat.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="rec_fifo_schemat.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="rec_fifo_schemat.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="rec_fifo_schemat.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="rec_fifo_schemat.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="rec_fifo_schemat.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="rec_fifo_schemat.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="rec_fifo_schemat.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="rec_fifo_schemat.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="rec_fifo_schemat.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="rec_fifo_schemat.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="rec_fifo_schemat.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="rec_fifo_schemat.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="rec_fifo_schemat.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="rec_fifo_schemat.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="rec_fifo_schemat.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VHDL" xil_pn:name="rec_fifo_schemat.vhf"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="rec_fifo_schemat.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="rec_fifo_schemat.xst"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="rec_fifo_schemat_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="rec_fifo_schemat_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="rec_fifo_schemat_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="rec_fifo_schemat_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="rec_fifo_schemat_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="rec_fifo_schemat_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="rec_fifo_schemat_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="rec_fifo_schemat_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="rec_fifo_schemat_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="rec_fifo_schemat_par.xrpt"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="rec_fifo_schemat_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="rec_fifo_schemat_usage.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="rec_fifo_schemat_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="rec_fifo_schemat_xst.xrpt"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1559302767" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1559302767">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1559302767" xil_pn:in_ck="5921222452661645581" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1559302767">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="rec_fifo.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1559302767" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="5917217509834150101" xil_pn:start_ts="1559302767">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
    </transform>
    <transform xil_pn:end_ts="1559302767" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="8478310710141242455" xil_pn:start_ts="1559302767">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
    </transform>
    <transform xil_pn:end_ts="1559302767" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="243136438656355698" xil_pn:start_ts="1559302767">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
    </transform>
    <transform xil_pn:end_ts="1559313157" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1559313157">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1559313443" xil_pn:in_ck="-9174305609028409747" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-3846876044501294672" xil_pn:start_ts="1559313441">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="rec_fifo_schemat.vhf"/>
    </transform>
    <transform xil_pn:end_ts="1559313158" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-5417145403406421610" xil_pn:start_ts="1559313158">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1559313158" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1559313158">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1559313158" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="4164992500313796910" xil_pn:start_ts="1559313158">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1559313158" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-3893270297158069842" xil_pn:start_ts="1559313158">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1559313158" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-3257401876680686368" xil_pn:start_ts="1559313158">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1559313453" xil_pn:in_ck="2108970596876418101" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="-5708689470162212365" xil_pn:start_ts="1559313443">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name=".lso"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="rec_fifo_schemat.jhd"/>
      <outfile xil_pn:name="rec_fifo_schemat.lso"/>
      <outfile xil_pn:name="rec_fifo_schemat.ngc"/>
      <outfile xil_pn:name="rec_fifo_schemat.ngr"/>
      <outfile xil_pn:name="rec_fifo_schemat.prj"/>
      <outfile xil_pn:name="rec_fifo_schemat.stx"/>
      <outfile xil_pn:name="rec_fifo_schemat.syr"/>
      <outfile xil_pn:name="rec_fifo_schemat.xst"/>
      <outfile xil_pn:name="rec_fifo_schemat_vhdl.prj"/>
      <outfile xil_pn:name="rec_fifo_schemat_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1559313168" xil_pn:in_ck="104304488467710" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="3745873612770167203" xil_pn:start_ts="1559313168">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1559313458" xil_pn:in_ck="-5768361843622467163" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-170481856285637597" xil_pn:start_ts="1559313453">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="rec_fifo_schemat.bld"/>
      <outfile xil_pn:name="rec_fifo_schemat.ngd"/>
      <outfile xil_pn:name="rec_fifo_schemat_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1559313482" xil_pn:in_ck="-5768361843622467162" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="-5849673150125579957" xil_pn:start_ts="1559313458">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="rec_fifo_schemat.pcf"/>
      <outfile xil_pn:name="rec_fifo_schemat_map.map"/>
      <outfile xil_pn:name="rec_fifo_schemat_map.mrp"/>
      <outfile xil_pn:name="rec_fifo_schemat_map.ncd"/>
      <outfile xil_pn:name="rec_fifo_schemat_map.ngm"/>
      <outfile xil_pn:name="rec_fifo_schemat_map.xrpt"/>
      <outfile xil_pn:name="rec_fifo_schemat_summary.xml"/>
      <outfile xil_pn:name="rec_fifo_schemat_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1559313528" xil_pn:in_ck="6019834084454587327" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="-5563652517805085498" xil_pn:start_ts="1559313482">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="rec_fifo_schemat.ncd"/>
      <outfile xil_pn:name="rec_fifo_schemat.pad"/>
      <outfile xil_pn:name="rec_fifo_schemat.par"/>
      <outfile xil_pn:name="rec_fifo_schemat.ptwx"/>
      <outfile xil_pn:name="rec_fifo_schemat.unroutes"/>
      <outfile xil_pn:name="rec_fifo_schemat.xpi"/>
      <outfile xil_pn:name="rec_fifo_schemat_pad.csv"/>
      <outfile xil_pn:name="rec_fifo_schemat_pad.txt"/>
      <outfile xil_pn:name="rec_fifo_schemat_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1559313565" xil_pn:in_ck="-9174305609028415196" xil_pn:name="TRANEXT_bitFile_spartan3e" xil_pn:prop_ck="-7817169320884990698" xil_pn:start_ts="1559313529">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="rec_fifo_schemat.bgn"/>
      <outfile xil_pn:name="rec_fifo_schemat.bit"/>
      <outfile xil_pn:name="rec_fifo_schemat.drc"/>
      <outfile xil_pn:name="rec_fifo_schemat.ut"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1559313528" xil_pn:in_ck="-5768361843622467294" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416186" xil_pn:start_ts="1559313524">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="rec_fifo_schemat.twr"/>
      <outfile xil_pn:name="rec_fifo_schemat.twx"/>
    </transform>
  </transforms>

</generated_project>
