Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto c67c990f3edc47b8ab6ef8236306e33d --incr --debug typical --relax --mt 8 --maxdelay -L xil_defaultlib -L xilinx_vip -L simprims_ver -L secureip --snapshot top_tb_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Axi4LiteSupporter(C_S_AXI_ADDR_W...
Compiling module xil_defaultlib.buffer
Compiling module xil_defaultlib.tdc(INITIAL=46)
Compiling module xil_defaultlib.ro
Compiling module xil_defaultlib.virus(SIZE=18720)
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.Axi4LiteManager(C_M_AXI_ADDR_WID...
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_time_synth
