<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable filter="All Interfaces">
  <columns>
   <connections preferredWidth="223" />
   <irq preferredWidth="47" />
  </columns>
 </systemtable>
 <library
   expandedCategories="Library/University Program/Clock,Project,Library,Library/University Program" />
 <window width="1920" height="1053" x="0" y="25" />
 <hdlexample language="VERILOG" />
 <generation simulation="VERILOG" />
</preferences>
