0.6
2019.1
May 24 2019
14:51:52
/home/it/Desktop/DebugginTEST/counter_4bit/counter_4bit.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
/home/it/Desktop/DebugginTEST/counter_4bit/counter_4bit.srcs/sim_1/new/tb_counter_4bit.sv,1733812183,systemVerilog,,,,tb_counter_4bit,,,,,,,,
/home/it/Desktop/DebugginTEST/counter_4bit/counter_4bit.srcs/sources_1/new/counter_4bit.sv,1733811938,systemVerilog,,/home/it/Desktop/DebugginTEST/counter_4bit/counter_4bit.srcs/sim_1/new/tb_counter_4bit.sv,,counter_4bit,,,,,,,,
