
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000345                       # Number of seconds simulated
sim_ticks                                   345253401                       # Number of ticks simulated
final_tick                                  345253401                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 162810                       # Simulator instruction rate (inst/s)
host_op_rate                                   345192                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               14109104                       # Simulator tick rate (ticks/s)
host_mem_usage                               33869848                       # Number of bytes of host memory used
host_seconds                                    24.47                       # Real time elapsed on the host
sim_insts                                     3984004                       # Number of instructions simulated
sim_ops                                       8446927                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED    345253401                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu0.inst          69632                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.data          78464                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.inst          69120                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.data          78272                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.inst          69120                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.data          78272                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.inst          68992                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.data          78080                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             589952                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu0.inst        69632                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu1.inst        69120                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu2.inst        69120                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu3.inst        68992                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        276864                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::cpu0.inst            1088                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.data            1226                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.inst            1080                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.data            1223                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.inst            1080                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.data            1223                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.inst            1078                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.data            1220                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                9218                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::cpu0.inst         201683748                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.data         227264959                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.inst         200200779                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.data         226708846                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.inst         200200779                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.data         226708846                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.inst         199830037                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.data         226152732                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1708750727                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu0.inst    201683748                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu1.inst    200200779                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu2.inst    200200779                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu3.inst    199830037                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        801915344                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.inst        201683748                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.data        227264959                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.inst        200200779                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.data        226708846                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.inst        200200779                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.data        226708846                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.inst        199830037                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.data        226152732                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1708750727                       # Total bandwidth to/from this memory (bytes/s)
system.pwrStateResidencyTicks::UNDEFINED    345253401                       # Cumulative time (in ticks) in various power states
system.cpu0.branchPred.lookups                 472568                       # Number of BP lookups
system.cpu0.branchPred.condPredicted           472568                       # Number of conditional branches predicted
system.cpu0.branchPred.condIncorrect            20326                       # Number of conditional branches incorrect
system.cpu0.branchPred.BTBLookups              300028                       # Number of BTB lookups
system.cpu0.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct             0.000000                       # BTB Hit Percentage
system.cpu0.branchPred.usedRAS                  13678                       # Number of times the RAS was used to get a target.
system.cpu0.branchPred.RASInCorrect               950                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.indirectLookups         300028                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectHits            164887                       # Number of indirect target hits.
system.cpu0.branchPred.indirectMisses          135141                       # Number of indirect misses.
system.cpu0.branchPredindirectMispredicted         8352                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       333                       # Clock period in ticks
system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED    345253401                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.rdAccesses                     187367                       # TLB accesses on read requests
system.cpu0.dtb.wrAccesses                      43482                       # TLB accesses on write requests
system.cpu0.dtb.rdMisses                          425                       # TLB misses on read requests
system.cpu0.dtb.wrMisses                          238                       # TLB misses on write requests
system.cpu0.apic_clk_domain.clock                5328                       # Clock period in ticks
system.cpu0.interrupts.pwrStateResidencyTicks::UNDEFINED    345253401                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED    345253401                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.wrAccesses                     224788                       # TLB accesses on write requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrMisses                          176                       # TLB misses on write requests
system.cpu0.workload.numSyscalls                   15                       # Number of system calls
system.cpu0.pwrStateResidencyTicks::ON      345253401                       # Cumulative time (in ticks) in various power states
system.cpu0.numCycles                         1036798                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.fetch.icacheStallCycles            269032                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.Insts                       1506343                       # Number of instructions fetch has processed
system.cpu0.fetch.Branches                     472568                       # Number of branches that fetch encountered
system.cpu0.fetch.predictedBranches            178565                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.Cycles                       657157                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.SquashCycles                  40784                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.MiscStallCycles                  41                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          449                       # Number of stall cycles due to pending traps
system.cpu0.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.cpu0.fetch.IcacheWaitRetryStallCycles          151                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.CacheLines                   224710                       # Number of cache lines fetched
system.cpu0.fetch.IcacheSquashes                 5430                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.rateDist::samples            947228                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             3.335024                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            3.515011                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                  451810     47.70%     47.70% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                   13048      1.38%     49.08% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                   17954      1.90%     50.97% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                   47520      5.02%     55.99% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                   22289      2.35%     58.34% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                   35709      3.77%     62.11% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                   38970      4.11%     66.22% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                   93433      9.86%     76.09% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                  226495     23.91%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total              947228                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.branchRate                 0.455796                       # Number of branch fetches per cycle
system.cpu0.fetch.rate                       1.452880                       # Number of inst fetches per cycle
system.cpu0.decode.IdleCycles                  243621                       # Number of cycles decode is idle
system.cpu0.decode.BlockedCycles               227255                       # Number of cycles decode is blocked
system.cpu0.decode.RunCycles                   432161                       # Number of cycles decode is running
system.cpu0.decode.UnblockCycles                23799                       # Number of cycles decode is unblocking
system.cpu0.decode.SquashCycles                 20392                       # Number of cycles decode is squashing
system.cpu0.decode.DecodedInsts               3039418                       # Number of instructions handled by decode
system.cpu0.rename.SquashCycles                 20392                       # Number of cycles rename is squashing
system.cpu0.rename.IdleCycles                  259242                       # Number of cycles rename is idle
system.cpu0.rename.BlockCycles                 132779                       # Number of cycles rename is blocking
system.cpu0.rename.serializeStallCycles          3975                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.RunCycles                   435031                       # Number of cycles rename is running
system.cpu0.rename.UnblockCycles                95809                       # Number of cycles rename is unblocking
system.cpu0.rename.RenamedInsts               2942588                       # Number of instructions processed by rename
system.cpu0.rename.ROBFullEvents                  443                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.IQFullEvents                  3812                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.SQFullEvents                 85925                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.RenamedOperands            3565609                       # Number of destination operands rename has renamed
system.cpu0.rename.RenameLookups              6957028                       # Number of register rename lookups that rename has made
system.cpu0.rename.int_rename_lookups         3411943                       # Number of integer rename lookups
system.cpu0.rename.fp_rename_lookups            43512                       # Number of floating rename lookups
system.cpu0.rename.CommittedMaps              2569627                       # Number of HB maps that are committed
system.cpu0.rename.UndoneMaps                  995982                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.serializingInsts                35                       # count of serializing insts renamed
system.cpu0.rename.tempSerializingInsts            34                       # count of temporary serializing insts renamed
system.cpu0.rename.skidInsts                    60611                       # count of insts added to the skid buffer
system.cpu0.memDep0.insertedLoads              206501                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores              54231                       # Number of stores inserted to the mem dependence unit.
system.cpu0.memDep0.conflictingLoads             4396                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores            2460                       # Number of conflicting stores.
system.cpu0.iq.iqInstsAdded                   2738220                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqNonSpecInstsAdded                435                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqInstsIssued                  2559333                       # Number of instructions issued
system.cpu0.iq.iqSquashedInstsIssued            22581                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedInstsExamined         626788                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedOperandsExamined       767047                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.iqSquashedNonSpecRemoved           408                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.issued_per_cycle::samples       947228                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        2.701919                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       2.619923                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0             366017     38.64%     38.64% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1              38089      4.02%     42.66% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2              85124      8.99%     51.65% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3             100269     10.59%     62.23% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4              51461      5.43%     67.67% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5              84502      8.92%     76.59% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             145656     15.38%     91.96% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7              60981      6.44%     98.40% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              15129      1.60%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total         947228                       # Number of insts issued each cycle
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 115212     99.38%     99.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     99.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     99.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                  105      0.09%     99.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     99.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     99.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     99.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     99.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     99.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     99.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     99.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     99.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     99.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     99.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     99.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     99.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     99.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     99.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     99.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     99.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     99.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     99.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     99.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     99.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     99.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     99.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     99.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     99.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     99.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     99.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     99.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                   242      0.21%     99.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                  190      0.16%     99.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead               49      0.04%     99.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite             138      0.12%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.FU_type_0::No_OpClass            11294      0.44%      0.44% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu              2290625     89.50%     89.94% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                 263      0.01%     89.95% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                 5402      0.21%     90.16% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd              10955      0.43%     90.59% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  0      0.00%     90.59% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                  0      0.00%     90.59% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     90.59% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     90.59% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  0      0.00%     90.59% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 0      0.00%     90.59% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     90.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     90.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     90.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     90.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     90.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     90.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     90.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     90.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     90.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     90.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     90.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     90.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     90.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     90.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     90.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     90.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     90.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     90.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     90.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     90.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     90.59% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead              188737      7.37%     97.97% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite              43054      1.68%     99.65% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead           5026      0.20%     99.84% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite          3977      0.16%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total               2559333                       # Type of FU issued
system.cpu0.iq.rate                          2.468497                       # Inst issue rate
system.cpu0.iq.fu_busy_cnt                     115936                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.045299                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.int_inst_queue_reads           6163216                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_writes          3323847                       # Number of integer instruction queue writes
system.cpu0.iq.int_inst_queue_wakeup_accesses      2477751                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_reads              41195                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_writes             41650                       # Number of floating instruction queue writes
system.cpu0.iq.fp_inst_queue_wakeup_accesses        18524                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.int_alu_accesses               2643348                       # Number of integer alu accesses
system.cpu0.iq.fp_alu_accesses                  20627                       # Number of floating point alu accesses
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iew.lsq.thread0.forwLoads           13068                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.squashedLoads        53214                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.ignoredResponses          142                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.memOrderViolation           55                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.squashedStores        20407                       # Number of stores squashed
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.rescheduledLoads           17                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.cacheBlocked           37                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewSquashCycles                 20392                       # Number of cycles IEW is squashing
system.cpu0.iew.iewBlockCycles                  75869                       # Number of cycles IEW is blocking
system.cpu0.iew.iewUnblockCycles                45703                       # Number of cycles IEW is unblocking
system.cpu0.iew.iewDispatchedInsts            2738655                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewDispSquashedInsts              710                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispLoadInsts               206501                       # Number of dispatched load instructions
system.cpu0.iew.iewDispStoreInsts               54231                       # Number of dispatched store instructions
system.cpu0.iew.iewDispNonSpecInsts               169                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewIQFullEvents                    52                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewLSQFullEvents                45633                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.memOrderViolationEvents            55                       # Number of memory order violations
system.cpu0.iew.predictedTakenIncorrect          8883                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.predictedNotTakenIncorrect        16719                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.branchMispredicts               25602                       # Number of branch mispredicts detected at execute
system.cpu0.iew.iewExecutedInsts              2510343                       # Number of executed instructions
system.cpu0.iew.iewExecLoadInsts               187243                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts            48990                       # Number of squashed instructions skipped in execute
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_refs                      230721                       # number of memory reference insts executed
system.cpu0.iew.exec_branches                  362616                       # Number of branches executed
system.cpu0.iew.exec_stores                     43478                       # Number of stores executed
system.cpu0.iew.exec_rate                    2.421246                       # Inst execution rate
system.cpu0.iew.wb_sent                       2502393                       # cumulative count of insts sent to commit
system.cpu0.iew.wb_count                      2496275                       # cumulative count of insts written-back
system.cpu0.iew.wb_producers                  1968115                       # num instructions producing a value
system.cpu0.iew.wb_consumers                  2912010                       # num instructions consuming a value
system.cpu0.iew.wb_rate                      2.407677                       # insts written-back per cycle
system.cpu0.iew.wb_fanout                    0.675861                       # average fanout of values written-back
system.cpu0.commit.commitSquashedInsts         626876                       # The number of squashed insts skipped by commit
system.cpu0.commit.commitNonSpecStalls             27                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.branchMispredicts            20355                       # The number of times a branch was mispredicted
system.cpu0.commit.committed_per_cycle::samples       857134                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     2.463870                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     2.809185                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0       333747     38.94%     38.94% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1        99566     11.62%     50.55% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2        89259     10.41%     60.97% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3       106352     12.41%     73.38% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4        23597      2.75%     76.13% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5        48426      5.65%     81.78% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6        19406      2.26%     84.04% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7        32475      3.79%     87.83% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8       104306     12.17%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total       857134                       # Number of insts commited each cycle
system.cpu0.commit.committedInsts              996055                       # Number of instructions committed
system.cpu0.commit.committedOps               2111867                       # Number of ops (including micro ops) committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.refs                        187111                       # Number of memory references committed
system.cpu0.commit.loads                       153287                       # Number of loads committed
system.cpu0.commit.membars                          8                       # Number of memory barriers committed
system.cpu0.commit.branches                    329421                       # Number of branches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.commit.fp_insts                      9912                       # Number of committed floating point instructions.
system.cpu0.commit.int_insts                  2100158                       # Number of committed integer instructions.
system.cpu0.commit.function_calls               10580                       # Number of function calls committed.
system.cpu0.commit.op_class_0::No_OpClass         4579      0.22%      0.22% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu         1909929     90.44%     90.65% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult            237      0.01%     90.67% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv            5387      0.26%     90.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd          4624      0.22%     91.14% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             0      0.00%     91.14% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt             0      0.00%     91.14% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     91.14% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     91.14% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             0      0.00%     91.14% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            0      0.00%     91.14% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     91.14% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     91.14% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     91.14% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     91.14% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     91.14% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     91.14% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     91.14% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     91.14% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     91.14% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     91.14% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     91.14% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     91.14% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     91.14% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     91.14% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     91.14% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     91.14% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     91.14% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     91.14% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     91.14% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     91.14% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     91.14% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead         152027      7.20%     98.34% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite         29888      1.42%     99.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead         1260      0.06%     99.81% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite         3936      0.19%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total          2111867                       # Class of committed instruction
system.cpu0.commit.bw_lim_events               104306                       # number cycles where commit BW limit reached
system.cpu0.rob.rob_reads                     3491571                       # The number of ROB reads
system.cpu0.rob.rob_writes                    5568454                       # The number of ROB writes
system.cpu0.timesIdled                            583                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.idleCycles                          89570                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.committedInsts                     996055                       # Number of Instructions Simulated
system.cpu0.committedOps                      2111867                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.040904                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.040904                       # CPI: Total CPI of All Threads
system.cpu0.ipc                              0.960703                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.960703                       # IPC: Total IPC of All Threads
system.cpu0.int_regfile_reads                 2808396                       # number of integer regfile reads
system.cpu0.int_regfile_writes                2081408                       # number of integer regfile writes
system.cpu0.fp_regfile_reads                    26783                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                   14052                       # number of floating regfile writes
system.cpu0.cc_regfile_reads                  1903765                       # number of cc regfile reads
system.cpu0.cc_regfile_writes                  938130                       # number of cc regfile writes
system.cpu0.misc_regfile_reads                 986120                       # number of misc regfile reads
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED    345253401                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.replacements              745                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          459.268017                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs             205804                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs             1257                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs           163.726333                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           155178                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data   459.268017                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.897008                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.897008                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          511                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses          1662849                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses         1662849                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED    345253401                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.ReadReq_hits::cpu0.data       172898                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         172898                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data        32906                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total         32906                       # number of WriteReq hits
system.cpu0.dcache.demand_hits::cpu0.data       205804                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total          205804                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data       205804                       # number of overall hits
system.cpu0.dcache.overall_hits::total         205804                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data          977                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total          977                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data          918                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          918                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::cpu0.data         1895                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          1895                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data         1895                       # number of overall misses
system.cpu0.dcache.overall_misses::total         1895                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::cpu0.data     64855080                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total     64855080                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::cpu0.data     56025918                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     56025918                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::cpu0.data    120880998                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    120880998                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::cpu0.data    120880998                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    120880998                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::cpu0.data       173875                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       173875                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data        33824                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total        33824                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data       207699                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total       207699                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data       207699                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total       207699                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.005619                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.005619                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.027140                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.027140                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.009124                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.009124                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.009124                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.009124                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 66381.862845                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 66381.862845                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 61030.411765                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 61030.411765                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 63789.444855                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 63789.444855                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 63789.444855                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 63789.444855                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs          856                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets          283                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs               13                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              3                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    65.846154                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    94.333333                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::writebacks          550                       # number of writebacks
system.cpu0.dcache.writebacks::total              550                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::cpu0.data          638                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total          638                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::cpu0.data          638                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total          638                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::cpu0.data          638                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total          638                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data          339                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total          339                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data          918                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total          918                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::cpu0.data         1257                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         1257                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::cpu0.data         1257                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         1257                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data     24954687                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total     24954687                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data     55414530                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total     55414530                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data     80369217                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total     80369217                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data     80369217                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total     80369217                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data     0.001950                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.001950                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data     0.027140                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.027140                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data     0.006052                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.006052                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data     0.006052                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.006052                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 73612.646018                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 73612.646018                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 60364.411765                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 60364.411765                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 63937.324582                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 63937.324582                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 63937.324582                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 63937.324582                       # average overall mshr miss latency
system.cpu0.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED    345253401                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED    345253401                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED    345253401                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.replacements              652                       # number of replacements
system.cpu0.icache.tags.tagsinuse          482.356956                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs             223021                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs             1164                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           191.598797                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            81252                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst   482.356956                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.942103                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.942103                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          512                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses          1798844                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses         1798844                       # Number of data accesses
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED    345253401                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.ReadReq_hits::cpu0.inst       223021                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         223021                       # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst       223021                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          223021                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst       223021                       # number of overall hits
system.cpu0.icache.overall_hits::total         223021                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst         1689                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total         1689                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst         1689                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total          1689                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst         1689                       # number of overall misses
system.cpu0.icache.overall_misses::total         1689                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::cpu0.inst     99096137                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     99096137                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::cpu0.inst     99096137                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     99096137                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::cpu0.inst     99096137                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     99096137                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::cpu0.inst       224710                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       224710                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst       224710                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       224710                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst       224710                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       224710                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.007516                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.007516                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.007516                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.007516                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.007516                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.007516                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 58671.484310                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 58671.484310                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 58671.484310                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 58671.484310                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 58671.484310                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 58671.484310                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         1533                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               21                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs           73                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::writebacks          652                       # number of writebacks
system.cpu0.icache.writebacks::total              652                       # number of writebacks
system.cpu0.icache.ReadReq_mshr_hits::cpu0.inst          525                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total          525                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::cpu0.inst          525                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total          525                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::cpu0.inst          525                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total          525                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst         1164                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total         1164                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::cpu0.inst         1164                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total         1164                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::cpu0.inst         1164                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total         1164                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst     75102155                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     75102155                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst     75102155                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     75102155                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst     75102155                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     75102155                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst     0.005180                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.005180                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst     0.005180                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.005180                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst     0.005180                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.005180                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 64520.751718                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 64520.751718                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 64520.751718                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 64520.751718                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 64520.751718                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 64520.751718                       # average overall mshr miss latency
system.cpu0.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED    345253401                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED    345253401                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.tags.pwrStateResidencyTicks::UNDEFINED    345253401                       # Cumulative time (in ticks) in various power states
system.cpu0.l2cache.tags.replacements             224                       # number of replacements
system.cpu0.l2cache.tags.tagsinuse        1771.762677                       # Cycle average of tags in use
system.cpu0.l2cache.tags.total_refs              1429                       # Total number of references to valid blocks.
system.cpu0.l2cache.tags.sampled_refs            2370                       # Sample count of references to valid blocks.
system.cpu0.l2cache.tags.avg_refs            0.602954                       # Average number of references to valid blocks.
system.cpu0.l2cache.tags.warmup_cycle           78000                       # Cycle when the warmup percentage was hit.
system.cpu0.l2cache.tags.occ_blocks::writebacks    31.016222                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::cpu0.inst   830.737080                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::cpu0.data   910.009375                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_percent::writebacks     0.007572                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::cpu0.inst     0.202817                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::cpu0.data     0.222170                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::total     0.432559                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_task_id_blocks::1024         2146                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::2         2145                       # Occupied blocks per task id
system.cpu0.l2cache.tags.occ_task_id_percent::1024     0.523926                       # Percentage of cache occupancy per task id
system.cpu0.l2cache.tags.tag_accesses           17630                       # Number of tag accesses
system.cpu0.l2cache.tags.data_accesses          17630                       # Number of data accesses
system.cpu0.l2cache.pwrStateResidencyTicks::UNDEFINED    345253401                       # Cumulative time (in ticks) in various power states
system.cpu0.l2cache.WritebackDirty_hits::writebacks          550                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_hits::total          550                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackClean_hits::writebacks          650                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_hits::total          650                       # number of WritebackClean hits
system.cpu0.l2cache.ReadExReq_hits::cpu0.data            3                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_hits::total            3                       # number of ReadExReq hits
system.cpu0.l2cache.ReadCleanReq_hits::cpu0.inst           76                       # number of ReadCleanReq hits
system.cpu0.l2cache.ReadCleanReq_hits::total           76                       # number of ReadCleanReq hits
system.cpu0.l2cache.ReadSharedReq_hits::cpu0.data           26                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_hits::total           26                       # number of ReadSharedReq hits
system.cpu0.l2cache.demand_hits::cpu0.inst           76                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::cpu0.data           29                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::total            105                       # number of demand (read+write) hits
system.cpu0.l2cache.overall_hits::cpu0.inst           76                       # number of overall hits
system.cpu0.l2cache.overall_hits::cpu0.data           29                       # number of overall hits
system.cpu0.l2cache.overall_hits::total           105                       # number of overall hits
system.cpu0.l2cache.ReadExReq_misses::cpu0.data          915                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_misses::total          915                       # number of ReadExReq misses
system.cpu0.l2cache.ReadCleanReq_misses::cpu0.inst         1088                       # number of ReadCleanReq misses
system.cpu0.l2cache.ReadCleanReq_misses::total         1088                       # number of ReadCleanReq misses
system.cpu0.l2cache.ReadSharedReq_misses::cpu0.data          313                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::total          313                       # number of ReadSharedReq misses
system.cpu0.l2cache.demand_misses::cpu0.inst         1088                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::cpu0.data         1228                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::total         2316                       # number of demand (read+write) misses
system.cpu0.l2cache.overall_misses::cpu0.inst         1088                       # number of overall misses
system.cpu0.l2cache.overall_misses::cpu0.data         1228                       # number of overall misses
system.cpu0.l2cache.overall_misses::total         2316                       # number of overall misses
system.cpu0.l2cache.ReadExReq_miss_latency::cpu0.data     54470475                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_miss_latency::total     54470475                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadCleanReq_miss_latency::cpu0.inst     73695564                       # number of ReadCleanReq miss cycles
system.cpu0.l2cache.ReadCleanReq_miss_latency::total     73695564                       # number of ReadCleanReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::cpu0.data     24534774                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::total     24534774                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.demand_miss_latency::cpu0.inst     73695564                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::cpu0.data     79005249                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::total    152700813                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.overall_miss_latency::cpu0.inst     73695564                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::cpu0.data     79005249                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::total    152700813                       # number of overall miss cycles
system.cpu0.l2cache.WritebackDirty_accesses::writebacks          550                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackDirty_accesses::total          550                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_accesses::writebacks          650                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_accesses::total          650                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::cpu0.data          918                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::total          918                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadCleanReq_accesses::cpu0.inst         1164                       # number of ReadCleanReq accesses(hits+misses)
system.cpu0.l2cache.ReadCleanReq_accesses::total         1164                       # number of ReadCleanReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::cpu0.data          339                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::total          339                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.demand_accesses::cpu0.inst         1164                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::cpu0.data         1257                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::total         2421                       # number of demand (read+write) accesses
system.cpu0.l2cache.overall_accesses::cpu0.inst         1164                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::cpu0.data         1257                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::total         2421                       # number of overall (read+write) accesses
system.cpu0.l2cache.ReadExReq_miss_rate::cpu0.data     0.996732                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_miss_rate::total     0.996732                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadCleanReq_miss_rate::cpu0.inst     0.934708                       # miss rate for ReadCleanReq accesses
system.cpu0.l2cache.ReadCleanReq_miss_rate::total     0.934708                       # miss rate for ReadCleanReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::cpu0.data     0.923304                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::total     0.923304                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.demand_miss_rate::cpu0.inst     0.934708                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::cpu0.data     0.976929                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::total     0.956629                       # miss rate for demand accesses
system.cpu0.l2cache.overall_miss_rate::cpu0.inst     0.934708                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::cpu0.data     0.976929                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::total     0.956629                       # miss rate for overall accesses
system.cpu0.l2cache.ReadExReq_avg_miss_latency::cpu0.data 59530.573770                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_avg_miss_latency::total 59530.573770                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadCleanReq_avg_miss_latency::cpu0.inst 67734.893382                       # average ReadCleanReq miss latency
system.cpu0.l2cache.ReadCleanReq_avg_miss_latency::total 67734.893382                       # average ReadCleanReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::cpu0.data 78385.859425                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::total 78385.859425                       # average ReadSharedReq miss latency
system.cpu0.l2cache.demand_avg_miss_latency::cpu0.inst 67734.893382                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::cpu0.data 64336.521987                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::total 65932.993523                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::cpu0.inst 67734.893382                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::cpu0.data 64336.521987                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::total 65932.993523                       # average overall miss latency
system.cpu0.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.writebacks::writebacks           11                       # number of writebacks
system.cpu0.l2cache.writebacks::total              11                       # number of writebacks
system.cpu0.l2cache.CleanEvict_mshr_misses::writebacks           16                       # number of CleanEvict MSHR misses
system.cpu0.l2cache.CleanEvict_mshr_misses::total           16                       # number of CleanEvict MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_misses::cpu0.data          915                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_misses::total          915                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadCleanReq_mshr_misses::cpu0.inst         1088                       # number of ReadCleanReq MSHR misses
system.cpu0.l2cache.ReadCleanReq_mshr_misses::total         1088                       # number of ReadCleanReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::cpu0.data          313                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::total          313                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.demand_mshr_misses::cpu0.inst         1088                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::cpu0.data         1228                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::total         2316                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.overall_mshr_misses::cpu0.inst         1088                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::cpu0.data         1228                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::total         2316                       # number of overall MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::cpu0.data     51878163                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::total     51878163                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadCleanReq_mshr_miss_latency::cpu0.inst     70617088                       # number of ReadCleanReq MSHR miss cycles
system.cpu0.l2cache.ReadCleanReq_mshr_miss_latency::total     70617088                       # number of ReadCleanReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::cpu0.data     23650127                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::total     23650127                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::cpu0.inst     70617088                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::cpu0.data     75528290                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::total    146145378                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::cpu0.inst     70617088                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::cpu0.data     75528290                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::total    146145378                       # number of overall MSHR miss cycles
system.cpu0.l2cache.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.cpu0.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::cpu0.data     0.996732                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::total     0.996732                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadCleanReq_mshr_miss_rate::cpu0.inst     0.934708                       # mshr miss rate for ReadCleanReq accesses
system.cpu0.l2cache.ReadCleanReq_mshr_miss_rate::total     0.934708                       # mshr miss rate for ReadCleanReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::cpu0.data     0.923304                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::total     0.923304                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.demand_mshr_miss_rate::cpu0.inst     0.934708                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::cpu0.data     0.976929                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::total     0.956629                       # mshr miss rate for demand accesses
system.cpu0.l2cache.overall_mshr_miss_rate::cpu0.inst     0.934708                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::cpu0.data     0.976929                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::total     0.956629                       # mshr miss rate for overall accesses
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::cpu0.data 56697.445902                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::total 56697.445902                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu0.inst 64905.411765                       # average ReadCleanReq mshr miss latency
system.cpu0.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 64905.411765                       # average ReadCleanReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu0.data 75559.511182                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 75559.511182                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::cpu0.inst 64905.411765                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::cpu0.data 61505.122150                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::total 63102.494819                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::cpu0.inst 64905.411765                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::cpu0.data 61505.122150                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::total 63102.494819                       # average overall mshr miss latency
system.cpu0.toL2Bus.snoop_filter.tot_requests         3818                       # Total number of requests made to the snoop filter.
system.cpu0.toL2Bus.snoop_filter.hit_single_requests         1397                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.toL2Bus.snoop_filter.hit_multi_requests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.toL2Bus.snoop_filter.tot_snoops          135                       # Total number of snoops made to the snoop filter.
system.cpu0.toL2Bus.snoop_filter.hit_single_snoops          135                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.toL2Bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.toL2Bus.pwrStateResidencyTicks::UNDEFINED    345253401                       # Cumulative time (in ticks) in various power states
system.cpu0.toL2Bus.trans_dist::ReadResp         1503                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::WritebackDirty          561                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::WritebackClean          652                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::CleanEvict          408                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::ReadExReq          918                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::ReadExResp          918                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::ReadCleanReq         1164                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::ReadSharedReq          339                       # Transaction distribution
system.cpu0.toL2Bus.pkt_count_system.cpu0.icache.mem_side::system.cpu0.l2cache.cpu_side         2980                       # Packet count per connected master and slave (bytes)
system.cpu0.toL2Bus.pkt_count_system.cpu0.dcache.mem_side::system.cpu0.l2cache.cpu_side         3259                       # Packet count per connected master and slave (bytes)
system.cpu0.toL2Bus.pkt_count::total             6239                       # Packet count per connected master and slave (bytes)
system.cpu0.toL2Bus.pkt_size_system.cpu0.icache.mem_side::system.cpu0.l2cache.cpu_side       116224                       # Cumulative packet size per connected master and slave (bytes)
system.cpu0.toL2Bus.pkt_size_system.cpu0.dcache.mem_side::system.cpu0.l2cache.cpu_side       115648                       # Cumulative packet size per connected master and slave (bytes)
system.cpu0.toL2Bus.pkt_size::total            231872                       # Cumulative packet size per connected master and slave (bytes)
system.cpu0.toL2Bus.snoops                        224                       # Total snoops (count)
system.cpu0.toL2Bus.snoopTraffic                  704                       # Total snoop traffic (bytes)
system.cpu0.toL2Bus.snoop_fanout::samples         2645                       # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::mean       0.052174                       # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::stdev      0.222420                       # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::0              2507     94.78%     94.78% # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::1               138      5.22%    100.00% # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::2                 0      0.00%    100.00% # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::3                 0      0.00%    100.00% # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::4                 0      0.00%    100.00% # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::total          2645                       # Request fanout histogram
system.cpu0.toL2Bus.reqLayer0.occupancy       2071926                       # Layer occupancy (ticks)
system.cpu0.toL2Bus.reqLayer0.utilization          0.6                       # Layer utilization (%)
system.cpu0.toL2Bus.respLayer0.occupancy      1162836                       # Layer occupancy (ticks)
system.cpu0.toL2Bus.respLayer0.utilization          0.3                       # Layer utilization (%)
system.cpu0.toL2Bus.respLayer1.occupancy      1255743                       # Layer occupancy (ticks)
system.cpu0.toL2Bus.respLayer1.utilization          0.4                       # Layer utilization (%)
system.cpu1.branchPred.lookups                 471638                       # Number of BP lookups
system.cpu1.branchPred.condPredicted           471638                       # Number of conditional branches predicted
system.cpu1.branchPred.condIncorrect            20090                       # Number of conditional branches incorrect
system.cpu1.branchPred.BTBLookups              315431                       # Number of BTB lookups
system.cpu1.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct             0.000000                       # BTB Hit Percentage
system.cpu1.branchPred.usedRAS                  13602                       # Number of times the RAS was used to get a target.
system.cpu1.branchPred.RASInCorrect               926                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.indirectLookups         315431                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectHits            164009                       # Number of indirect target hits.
system.cpu1.branchPred.indirectMisses          151422                       # Number of indirect misses.
system.cpu1.branchPredindirectMispredicted         8154                       # Number of mispredicted indirect branches.
system.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED    345253401                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.rdAccesses                     187520                       # TLB accesses on read requests
system.cpu1.dtb.wrAccesses                      43343                       # TLB accesses on write requests
system.cpu1.dtb.rdMisses                          449                       # TLB misses on read requests
system.cpu1.dtb.wrMisses                          262                       # TLB misses on write requests
system.cpu1.apic_clk_domain.clock                5328                       # Clock period in ticks
system.cpu1.interrupts.pwrStateResidencyTicks::UNDEFINED    345253401                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED    345253401                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.wrAccesses                     224351                       # TLB accesses on write requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrMisses                          170                       # TLB misses on write requests
system.cpu1.workload.numSyscalls                   15                       # Number of system calls
system.cpu1.pwrStateResidencyTicks::ON      345253401                       # Cumulative time (in ticks) in various power states
system.cpu1.numCycles                         1036798                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.fetch.icacheStallCycles            271429                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.Insts                       1504697                       # Number of instructions fetch has processed
system.cpu1.fetch.Branches                     471638                       # Number of branches that fetch encountered
system.cpu1.fetch.predictedBranches            177611                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.Cycles                       659969                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.SquashCycles                  40302                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.MiscStallCycles                  35                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles          336                       # Number of stall cycles due to pending traps
system.cpu1.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.cpu1.fetch.IcacheWaitRetryStallCycles          333                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.CacheLines                   224276                       # Number of cache lines fetched
system.cpu1.fetch.IcacheSquashes                 5359                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.rateDist::samples            952259                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             3.312394                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            3.513374                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                  457410     48.03%     48.03% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                   13024      1.37%     49.40% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                   18094      1.90%     51.30% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                   47494      4.99%     56.29% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                   22526      2.37%     58.66% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                   35455      3.72%     62.38% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                   38780      4.07%     66.45% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                   93304      9.80%     76.25% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                  226172     23.75%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total              952259                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.branchRate                 0.454899                       # Number of branch fetches per cycle
system.cpu1.fetch.rate                       1.451292                       # Number of inst fetches per cycle
system.cpu1.decode.IdleCycles                  246693                       # Number of cycles decode is idle
system.cpu1.decode.BlockedCycles               230052                       # Number of cycles decode is blocked
system.cpu1.decode.RunCycles                   431824                       # Number of cycles decode is running
system.cpu1.decode.UnblockCycles                23539                       # Number of cycles decode is unblocking
system.cpu1.decode.SquashCycles                 20151                       # Number of cycles decode is squashing
system.cpu1.decode.DecodedInsts               3036205                       # Number of instructions handled by decode
system.cpu1.rename.SquashCycles                 20151                       # Number of cycles rename is squashing
system.cpu1.rename.IdleCycles                  262221                       # Number of cycles rename is idle
system.cpu1.rename.BlockCycles                 129095                       # Number of cycles rename is blocking
system.cpu1.rename.serializeStallCycles          3755                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.RunCycles                   434655                       # Number of cycles rename is running
system.cpu1.rename.UnblockCycles               102382                       # Number of cycles rename is unblocking
system.cpu1.rename.RenamedInsts               2940136                       # Number of instructions processed by rename
system.cpu1.rename.ROBFullEvents                  396                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.IQFullEvents                  3913                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.SQFullEvents                 92546                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.RenamedOperands            3563831                       # Number of destination operands rename has renamed
system.cpu1.rename.RenameLookups              6953606                       # Number of register rename lookups that rename has made
system.cpu1.rename.int_rename_lookups         3410558                       # Number of integer rename lookups
system.cpu1.rename.fp_rename_lookups            43276                       # Number of floating rename lookups
system.cpu1.rename.CommittedMaps              2574628                       # Number of HB maps that are committed
system.cpu1.rename.UndoneMaps                  989199                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.serializingInsts                42                       # count of serializing insts renamed
system.cpu1.rename.tempSerializingInsts            40                       # count of temporary serializing insts renamed
system.cpu1.rename.skidInsts                    60017                       # count of insts added to the skid buffer
system.cpu1.memDep0.insertedLoads              206567                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores              54076                       # Number of stores inserted to the mem dependence unit.
system.cpu1.memDep0.conflictingLoads             4908                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores            2528                       # Number of conflicting stores.
system.cpu1.iq.iqInstsAdded                   2738011                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqNonSpecInstsAdded                379                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqInstsIssued                  2558302                       # Number of instructions issued
system.cpu1.iq.iqSquashedInstsIssued            23172                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedInstsExamined         622304                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedOperandsExamined       766253                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.iqSquashedNonSpecRemoved           352                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.issued_per_cycle::samples       952259                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        2.686561                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       2.619380                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0             371182     38.98%     38.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1              37746      3.96%     42.94% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2              85099      8.94%     51.88% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3             101068     10.61%     62.49% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4              51321      5.39%     67.88% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5              84454      8.87%     76.75% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             145082     15.24%     91.99% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              61348      6.44%     98.43% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              14959      1.57%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total         952259                       # Number of insts issued each cycle
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 115513     99.40%     99.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     99.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     99.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                  107      0.09%     99.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     99.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     99.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     99.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     99.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     99.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     99.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     99.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     99.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     99.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     99.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     99.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     99.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     99.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     99.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     99.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     99.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     99.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     99.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     99.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     99.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     99.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     99.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     99.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     99.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     99.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     99.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     99.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                   213      0.18%     99.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                  196      0.17%     99.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead               46      0.04%     99.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite             140      0.12%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.FU_type_0::No_OpClass            11230      0.44%      0.44% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu              2289845     89.51%     89.95% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 262      0.01%     89.96% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                 5418      0.21%     90.17% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd              10990      0.43%     90.60% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     90.60% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     90.60% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     90.60% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     90.60% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     90.60% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     90.60% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     90.60% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     90.60% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     90.60% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     90.60% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     90.60% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     90.60% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     90.60% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     90.60% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     90.60% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     90.60% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     90.60% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     90.60% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     90.60% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     90.60% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     90.60% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     90.60% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     90.60% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     90.60% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     90.60% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     90.60% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     90.60% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead              188747      7.38%     97.97% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite              42828      1.67%     99.65% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead           4992      0.20%     99.84% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite          3990      0.16%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total               2558302                       # Type of FU issued
system.cpu1.iq.rate                          2.467503                       # Inst issue rate
system.cpu1.iq.fu_busy_cnt                     116215                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.045427                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.int_inst_queue_reads           6167075                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_writes          3319129                       # Number of integer instruction queue writes
system.cpu1.iq.int_inst_queue_wakeup_accesses      2477517                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_reads              41175                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_writes             41620                       # Number of floating instruction queue writes
system.cpu1.iq.fp_inst_queue_wakeup_accesses        18562                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.int_alu_accesses               2642662                       # Number of integer alu accesses
system.cpu1.iq.fp_alu_accesses                  20625                       # Number of floating point alu accesses
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iew.lsq.thread0.forwLoads           13102                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.squashedLoads        53097                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.ignoredResponses          124                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.memOrderViolation           58                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.squashedStores        20219                       # Number of stores squashed
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.rescheduledLoads           16                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.cacheBlocked           36                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewSquashCycles                 20151                       # Number of cycles IEW is squashing
system.cpu1.iew.iewBlockCycles                  76740                       # Number of cycles IEW is blocking
system.cpu1.iew.iewUnblockCycles                43548                       # Number of cycles IEW is unblocking
system.cpu1.iew.iewDispatchedInsts            2738390                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewDispSquashedInsts              680                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispLoadInsts               206567                       # Number of dispatched load instructions
system.cpu1.iew.iewDispStoreInsts               54076                       # Number of dispatched store instructions
system.cpu1.iew.iewDispNonSpecInsts               152                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewIQFullEvents                    50                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewLSQFullEvents                43471                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.memOrderViolationEvents            58                       # Number of memory order violations
system.cpu1.iew.predictedTakenIncorrect          8845                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.predictedNotTakenIncorrect        16659                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.branchMispredicts               25504                       # Number of branch mispredicts detected at execute
system.cpu1.iew.iewExecutedInsts              2510137                       # Number of executed instructions
system.cpu1.iew.iewExecLoadInsts               187379                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts            48165                       # Number of squashed instructions skipped in execute
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_refs                      230720                       # number of memory reference insts executed
system.cpu1.iew.exec_branches                  362777                       # Number of branches executed
system.cpu1.iew.exec_stores                     43341                       # Number of stores executed
system.cpu1.iew.exec_rate                    2.421047                       # Inst execution rate
system.cpu1.iew.wb_sent                       2502056                       # cumulative count of insts sent to commit
system.cpu1.iew.wb_count                      2496079                       # cumulative count of insts written-back
system.cpu1.iew.wb_producers                  1968047                       # num instructions producing a value
system.cpu1.iew.wb_consumers                  2912678                       # num instructions consuming a value
system.cpu1.iew.wb_rate                      2.407488                       # insts written-back per cycle
system.cpu1.iew.wb_fanout                    0.675683                       # average fanout of values written-back
system.cpu1.commit.commitSquashedInsts         622407                       # The number of squashed insts skipped by commit
system.cpu1.commit.commitNonSpecStalls             27                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.branchMispredicts            20117                       # The number of times a branch was mispredicted
system.cpu1.commit.committed_per_cycle::samples       862793                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     2.452600                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     2.808120                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0       338647     39.25%     39.25% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1        99744     11.56%     50.81% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2        89038     10.32%     61.13% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3       106436     12.34%     73.47% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4        23720      2.75%     76.22% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5        48583      5.63%     81.85% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6        19565      2.27%     84.11% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        32707      3.79%     87.91% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       104353     12.09%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total       862793                       # Number of insts commited each cycle
system.cpu1.commit.committedInsts              998015                       # Number of instructions committed
system.cpu1.commit.committedOps               2116086                       # Number of ops (including micro ops) committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.refs                        187327                       # Number of memory references committed
system.cpu1.commit.loads                       153470                       # Number of loads committed
system.cpu1.commit.membars                          8                       # Number of memory barriers committed
system.cpu1.commit.branches                    330147                       # Number of branches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.commit.fp_insts                      9912                       # Number of committed floating point instructions.
system.cpu1.commit.int_insts                  2104360                       # Number of committed integer instructions.
system.cpu1.commit.function_calls               10613                       # Number of function calls committed.
system.cpu1.commit.op_class_0::No_OpClass         4588      0.22%      0.22% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu         1913916     90.45%     90.66% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            237      0.01%     90.67% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv            5394      0.25%     90.93% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd          4624      0.22%     91.15% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     91.15% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     91.15% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     91.15% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     91.15% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     91.15% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     91.15% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     91.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     91.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     91.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     91.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     91.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     91.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     91.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     91.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     91.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     91.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     91.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     91.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     91.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     91.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     91.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     91.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     91.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     91.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     91.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     91.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     91.15% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead         152210      7.19%     98.34% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite         29921      1.41%     99.75% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead         1260      0.06%     99.81% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite         3936      0.19%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total          2116086                       # Class of committed instruction
system.cpu1.commit.bw_lim_events               104353                       # number cycles where commit BW limit reached
system.cpu1.rob.rob_reads                     3496933                       # The number of ROB reads
system.cpu1.rob.rob_writes                    5567348                       # The number of ROB writes
system.cpu1.timesIdled                            555                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu1.idleCycles                          84539                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.committedInsts                     998015                       # Number of Instructions Simulated
system.cpu1.committedOps                      2116086                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              1.038860                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        1.038860                       # CPI: Total CPI of All Threads
system.cpu1.ipc                              0.962593                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.962593                       # IPC: Total IPC of All Threads
system.cpu1.int_regfile_reads                 2808691                       # number of integer regfile reads
system.cpu1.int_regfile_writes                2081019                       # number of integer regfile writes
system.cpu1.fp_regfile_reads                    26626                       # number of floating regfile reads
system.cpu1.fp_regfile_writes                   14095                       # number of floating regfile writes
system.cpu1.cc_regfile_reads                  1905476                       # number of cc regfile reads
system.cpu1.cc_regfile_writes                  938501                       # number of cc regfile writes
system.cpu1.misc_regfile_reads                 986123                       # number of misc regfile reads
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED    345253401                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.replacements              744                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          460.379059                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs             205968                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs             1256                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs           163.987261                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle           140193                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data   460.379059                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.899178                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.899178                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          511                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses          1663920                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses         1663920                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED    345253401                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.ReadReq_hits::cpu1.data       173029                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         173029                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data        32939                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total         32939                       # number of WriteReq hits
system.cpu1.dcache.demand_hits::cpu1.data       205968                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total          205968                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::cpu1.data       205968                       # number of overall hits
system.cpu1.dcache.overall_hits::total         205968                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data          947                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total          947                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data          918                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          918                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::cpu1.data         1865                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          1865                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data         1865                       # number of overall misses
system.cpu1.dcache.overall_misses::total         1865                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::cpu1.data     52196418                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total     52196418                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::cpu1.data     58317291                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     58317291                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::cpu1.data    110513709                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    110513709                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::cpu1.data    110513709                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    110513709                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::cpu1.data       173976                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       173976                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data        33857                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total        33857                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data       207833                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total       207833                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data       207833                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total       207833                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.005443                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.005443                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.027114                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.027114                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data     0.008974                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008974                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data     0.008974                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008974                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 55117.653643                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 55117.653643                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 63526.460784                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 63526.460784                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 59256.680429                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 59256.680429                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 59256.680429                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 59256.680429                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs          638                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets          255                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                9                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              3                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    70.888889                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets           85                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::writebacks          548                       # number of writebacks
system.cpu1.dcache.writebacks::total              548                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::cpu1.data          608                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total          608                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::cpu1.data            1                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total            1                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::cpu1.data          609                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total          609                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::cpu1.data          609                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total          609                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data          339                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total          339                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data          917                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total          917                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::cpu1.data         1256                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         1256                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::cpu1.data         1256                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         1256                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data     22385925                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     22385925                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data     57635973                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total     57635973                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data     80021898                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     80021898                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data     80021898                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     80021898                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data     0.001949                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.001949                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data     0.027085                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.027085                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data     0.006043                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.006043                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data     0.006043                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.006043                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 66035.176991                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 66035.176991                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 62852.751363                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 62852.751363                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 63711.702229                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 63711.702229                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 63711.702229                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 63711.702229                       # average overall mshr miss latency
system.cpu1.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED    345253401                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED    345253401                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED    345253401                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.replacements              643                       # number of replacements
system.cpu1.icache.tags.tagsinuse          483.041141                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs             222577                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             1155                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           192.707359                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle            71262                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst   483.041141                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.943440                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.943440                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2          512                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          1795363                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         1795363                       # Number of data accesses
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED    345253401                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.ReadReq_hits::cpu1.inst       222577                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         222577                       # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst       222577                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          222577                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst       222577                       # number of overall hits
system.cpu1.icache.overall_hits::total         222577                       # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst         1699                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         1699                       # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst         1699                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          1699                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst         1699                       # number of overall misses
system.cpu1.icache.overall_misses::total         1699                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::cpu1.inst    100536362                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    100536362                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::cpu1.inst    100536362                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    100536362                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::cpu1.inst    100536362                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    100536362                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::cpu1.inst       224276                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       224276                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst       224276                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       224276                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst       224276                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       224276                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.007575                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.007575                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst     0.007575                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.007575                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.007575                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.007575                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 59173.844614                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 59173.844614                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 59173.844614                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 59173.844614                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 59173.844614                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 59173.844614                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs         1372                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               12                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs   114.333333                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::writebacks          643                       # number of writebacks
system.cpu1.icache.writebacks::total              643                       # number of writebacks
system.cpu1.icache.ReadReq_mshr_hits::cpu1.inst          544                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          544                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::cpu1.inst          544                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          544                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::cpu1.inst          544                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          544                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst         1155                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         1155                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::cpu1.inst         1155                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         1155                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::cpu1.inst         1155                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         1155                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst     73554704                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     73554704                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst     73554704                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     73554704                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst     73554704                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     73554704                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst     0.005150                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.005150                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst     0.005150                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.005150                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst     0.005150                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.005150                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 63683.726407                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 63683.726407                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 63683.726407                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 63683.726407                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 63683.726407                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 63683.726407                       # average overall mshr miss latency
system.cpu1.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED    345253401                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED    345253401                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.tags.pwrStateResidencyTicks::UNDEFINED    345253401                       # Cumulative time (in ticks) in various power states
system.cpu1.l2cache.tags.replacements             173                       # number of replacements
system.cpu1.l2cache.tags.tagsinuse        1796.064027                       # Cycle average of tags in use
system.cpu1.l2cache.tags.total_refs              1428                       # Total number of references to valid blocks.
system.cpu1.l2cache.tags.sampled_refs            2353                       # Sample count of references to valid blocks.
system.cpu1.l2cache.tags.avg_refs            0.606885                       # Average number of references to valid blocks.
system.cpu1.l2cache.tags.warmup_cycle           68000                       # Cycle when the warmup percentage was hit.
system.cpu1.l2cache.tags.occ_blocks::writebacks    31.524464                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::cpu1.inst   840.444452                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::cpu1.data   924.095111                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_percent::writebacks     0.007696                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::cpu1.inst     0.205187                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::cpu1.data     0.225609                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::total     0.438492                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_task_id_blocks::1024         2180                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::2         2179                       # Occupied blocks per task id
system.cpu1.l2cache.tags.occ_task_id_percent::1024     0.532227                       # Percentage of cache occupancy per task id
system.cpu1.l2cache.tags.tag_accesses           17529                       # Number of tag accesses
system.cpu1.l2cache.tags.data_accesses          17529                       # Number of data accesses
system.cpu1.l2cache.pwrStateResidencyTicks::UNDEFINED    345253401                       # Cumulative time (in ticks) in various power states
system.cpu1.l2cache.WritebackDirty_hits::writebacks          548                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_hits::total          548                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackClean_hits::writebacks          641                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_hits::total          641                       # number of WritebackClean hits
system.cpu1.l2cache.ReadExReq_hits::cpu1.data            4                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_hits::total            4                       # number of ReadExReq hits
system.cpu1.l2cache.ReadCleanReq_hits::cpu1.inst           75                       # number of ReadCleanReq hits
system.cpu1.l2cache.ReadCleanReq_hits::total           75                       # number of ReadCleanReq hits
system.cpu1.l2cache.ReadSharedReq_hits::cpu1.data           29                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_hits::total           29                       # number of ReadSharedReq hits
system.cpu1.l2cache.demand_hits::cpu1.inst           75                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::cpu1.data           33                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::total            108                       # number of demand (read+write) hits
system.cpu1.l2cache.overall_hits::cpu1.inst           75                       # number of overall hits
system.cpu1.l2cache.overall_hits::cpu1.data           33                       # number of overall hits
system.cpu1.l2cache.overall_hits::total           108                       # number of overall hits
system.cpu1.l2cache.ReadExReq_misses::cpu1.data          913                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_misses::total          913                       # number of ReadExReq misses
system.cpu1.l2cache.ReadCleanReq_misses::cpu1.inst         1080                       # number of ReadCleanReq misses
system.cpu1.l2cache.ReadCleanReq_misses::total         1080                       # number of ReadCleanReq misses
system.cpu1.l2cache.ReadSharedReq_misses::cpu1.data          310                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::total          310                       # number of ReadSharedReq misses
system.cpu1.l2cache.demand_misses::cpu1.inst         1080                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::cpu1.data         1223                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::total         2303                       # number of demand (read+write) misses
system.cpu1.l2cache.overall_misses::cpu1.inst         1080                       # number of overall misses
system.cpu1.l2cache.overall_misses::cpu1.data         1223                       # number of overall misses
system.cpu1.l2cache.overall_misses::total         2303                       # number of overall misses
system.cpu1.l2cache.ReadExReq_miss_latency::cpu1.data     56689920                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_miss_latency::total     56689920                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadCleanReq_miss_latency::cpu1.inst     72160101                       # number of ReadCleanReq miss cycles
system.cpu1.l2cache.ReadCleanReq_miss_latency::total     72160101                       # number of ReadCleanReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::cpu1.data     21955023                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::total     21955023                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.demand_miss_latency::cpu1.inst     72160101                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::cpu1.data     78644943                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::total    150805044                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.overall_miss_latency::cpu1.inst     72160101                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::cpu1.data     78644943                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::total    150805044                       # number of overall miss cycles
system.cpu1.l2cache.WritebackDirty_accesses::writebacks          548                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackDirty_accesses::total          548                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_accesses::writebacks          641                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_accesses::total          641                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::cpu1.data          917                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::total          917                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadCleanReq_accesses::cpu1.inst         1155                       # number of ReadCleanReq accesses(hits+misses)
system.cpu1.l2cache.ReadCleanReq_accesses::total         1155                       # number of ReadCleanReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::cpu1.data          339                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::total          339                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.demand_accesses::cpu1.inst         1155                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::cpu1.data         1256                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::total         2411                       # number of demand (read+write) accesses
system.cpu1.l2cache.overall_accesses::cpu1.inst         1155                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::cpu1.data         1256                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::total         2411                       # number of overall (read+write) accesses
system.cpu1.l2cache.ReadExReq_miss_rate::cpu1.data     0.995638                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_miss_rate::total     0.995638                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadCleanReq_miss_rate::cpu1.inst     0.935065                       # miss rate for ReadCleanReq accesses
system.cpu1.l2cache.ReadCleanReq_miss_rate::total     0.935065                       # miss rate for ReadCleanReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::cpu1.data     0.914454                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::total     0.914454                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.demand_miss_rate::cpu1.inst     0.935065                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::cpu1.data     0.973726                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::total     0.955205                       # miss rate for demand accesses
system.cpu1.l2cache.overall_miss_rate::cpu1.inst     0.935065                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::cpu1.data     0.973726                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::total     0.955205                       # miss rate for overall accesses
system.cpu1.l2cache.ReadExReq_avg_miss_latency::cpu1.data 62091.916758                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_avg_miss_latency::total 62091.916758                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadCleanReq_avg_miss_latency::cpu1.inst 66814.908333                       # average ReadCleanReq miss latency
system.cpu1.l2cache.ReadCleanReq_avg_miss_latency::total 66814.908333                       # average ReadCleanReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::cpu1.data 70822.654839                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::total 70822.654839                       # average ReadSharedReq miss latency
system.cpu1.l2cache.demand_avg_miss_latency::cpu1.inst 66814.908333                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::cpu1.data 64304.941128                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::total 65481.999132                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::cpu1.inst 66814.908333                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::cpu1.data 64304.941128                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::total 65481.999132                       # average overall miss latency
system.cpu1.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.writebacks::writebacks            3                       # number of writebacks
system.cpu1.l2cache.writebacks::total               3                       # number of writebacks
system.cpu1.l2cache.CleanEvict_mshr_misses::writebacks           13                       # number of CleanEvict MSHR misses
system.cpu1.l2cache.CleanEvict_mshr_misses::total           13                       # number of CleanEvict MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_misses::cpu1.data          913                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_misses::total          913                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadCleanReq_mshr_misses::cpu1.inst         1080                       # number of ReadCleanReq MSHR misses
system.cpu1.l2cache.ReadCleanReq_mshr_misses::total         1080                       # number of ReadCleanReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::cpu1.data          310                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::total          310                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.demand_mshr_misses::cpu1.inst         1080                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::cpu1.data         1223                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::total         2303                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.overall_mshr_misses::cpu1.inst         1080                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::cpu1.data         1223                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::total         2303                       # number of overall MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::cpu1.data     54108283                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::total     54108283                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadCleanReq_mshr_miss_latency::cpu1.inst     69105295                       # number of ReadCleanReq MSHR miss cycles
system.cpu1.l2cache.ReadCleanReq_mshr_miss_latency::total     69105295                       # number of ReadCleanReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::cpu1.data     21079805                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::total     21079805                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::cpu1.inst     69105295                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::cpu1.data     75188088                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::total    144293383                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::cpu1.inst     69105295                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::cpu1.data     75188088                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::total    144293383                       # number of overall MSHR miss cycles
system.cpu1.l2cache.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.cpu1.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::cpu1.data     0.995638                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::total     0.995638                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadCleanReq_mshr_miss_rate::cpu1.inst     0.935065                       # mshr miss rate for ReadCleanReq accesses
system.cpu1.l2cache.ReadCleanReq_mshr_miss_rate::total     0.935065                       # mshr miss rate for ReadCleanReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::cpu1.data     0.914454                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::total     0.914454                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.demand_mshr_miss_rate::cpu1.inst     0.935065                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::cpu1.data     0.973726                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::total     0.955205                       # mshr miss rate for demand accesses
system.cpu1.l2cache.overall_mshr_miss_rate::cpu1.inst     0.935065                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::cpu1.data     0.973726                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::total     0.955205                       # mshr miss rate for overall accesses
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::cpu1.data 59264.274918                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::total 59264.274918                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu1.inst 63986.384259                       # average ReadCleanReq mshr miss latency
system.cpu1.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 63986.384259                       # average ReadCleanReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu1.data 67999.370968                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 67999.370968                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::cpu1.inst 63986.384259                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::cpu1.data 61478.403925                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::total 62654.530178                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::cpu1.inst 63986.384259                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::cpu1.data 61478.403925                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::total 62654.530178                       # average overall mshr miss latency
system.cpu1.toL2Bus.snoop_filter.tot_requests         3798                       # Total number of requests made to the snoop filter.
system.cpu1.toL2Bus.snoop_filter.hit_single_requests         1388                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.toL2Bus.snoop_filter.hit_multi_requests            4                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.toL2Bus.snoop_filter.tot_snoops          115                       # Total number of snoops made to the snoop filter.
system.cpu1.toL2Bus.snoop_filter.hit_single_snoops          115                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.toL2Bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.toL2Bus.pwrStateResidencyTicks::UNDEFINED    345253401                       # Cumulative time (in ticks) in various power states
system.cpu1.toL2Bus.trans_dist::ReadResp         1494                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::WritebackDirty          551                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::WritebackClean          643                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::CleanEvict          366                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::ReadExReq          917                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::ReadExResp          917                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::ReadCleanReq         1155                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::ReadSharedReq          339                       # Transaction distribution
system.cpu1.toL2Bus.pkt_count_system.cpu1.icache.mem_side::system.cpu1.l2cache.cpu_side         2953                       # Packet count per connected master and slave (bytes)
system.cpu1.toL2Bus.pkt_count_system.cpu1.dcache.mem_side::system.cpu1.l2cache.cpu_side         3256                       # Packet count per connected master and slave (bytes)
system.cpu1.toL2Bus.pkt_count::total             6209                       # Packet count per connected master and slave (bytes)
system.cpu1.toL2Bus.pkt_size_system.cpu1.icache.mem_side::system.cpu1.l2cache.cpu_side       115072                       # Cumulative packet size per connected master and slave (bytes)
system.cpu1.toL2Bus.pkt_size_system.cpu1.dcache.mem_side::system.cpu1.l2cache.cpu_side       115456                       # Cumulative packet size per connected master and slave (bytes)
system.cpu1.toL2Bus.pkt_size::total            230528                       # Cumulative packet size per connected master and slave (bytes)
system.cpu1.toL2Bus.snoops                        173                       # Total snoops (count)
system.cpu1.toL2Bus.snoopTraffic                  192                       # Total snoop traffic (bytes)
system.cpu1.toL2Bus.snoop_fanout::samples         2584                       # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::mean       0.046440                       # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::stdev      0.210476                       # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::0              2464     95.36%     95.36% # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::1               120      4.64%    100.00% # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::2                 0      0.00%    100.00% # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::3                 0      0.00%    100.00% # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::4                 0      0.00%    100.00% # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::total          2584                       # Request fanout histogram
system.cpu1.toL2Bus.reqLayer0.occupancy       2057940                       # Layer occupancy (ticks)
system.cpu1.toL2Bus.reqLayer0.utilization          0.6                       # Layer utilization (%)
system.cpu1.toL2Bus.respLayer0.occupancy      1153845                       # Layer occupancy (ticks)
system.cpu1.toL2Bus.respLayer0.utilization          0.3                       # Layer utilization (%)
system.cpu1.toL2Bus.respLayer1.occupancy      1254744                       # Layer occupancy (ticks)
system.cpu1.toL2Bus.respLayer1.utilization          0.4                       # Layer utilization (%)
system.cpu2.branchPred.lookups                 474493                       # Number of BP lookups
system.cpu2.branchPred.condPredicted           474493                       # Number of conditional branches predicted
system.cpu2.branchPred.condIncorrect            20400                       # Number of conditional branches incorrect
system.cpu2.branchPred.BTBLookups              285029                       # Number of BTB lookups
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct             0.000000                       # BTB Hit Percentage
system.cpu2.branchPred.usedRAS                  13777                       # Number of times the RAS was used to get a target.
system.cpu2.branchPred.RASInCorrect               926                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.indirectLookups         285029                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectHits            164193                       # Number of indirect target hits.
system.cpu2.branchPred.indirectMisses          120836                       # Number of indirect misses.
system.cpu2.branchPredindirectMispredicted         8501                       # Number of mispredicted indirect branches.
system.cpu2.dtb.walker.pwrStateResidencyTicks::UNDEFINED    345253401                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.rdAccesses                     187834                       # TLB accesses on read requests
system.cpu2.dtb.wrAccesses                      43564                       # TLB accesses on write requests
system.cpu2.dtb.rdMisses                          402                       # TLB misses on read requests
system.cpu2.dtb.wrMisses                          254                       # TLB misses on write requests
system.cpu2.apic_clk_domain.clock                5328                       # Clock period in ticks
system.cpu2.interrupts.pwrStateResidencyTicks::UNDEFINED    345253401                       # Cumulative time (in ticks) in various power states
system.cpu2.itb.walker.pwrStateResidencyTicks::UNDEFINED    345253401                       # Cumulative time (in ticks) in various power states
system.cpu2.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.itb.wrAccesses                     225014                       # TLB accesses on write requests
system.cpu2.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.itb.wrMisses                          174                       # TLB misses on write requests
system.cpu2.workload.numSyscalls                   15                       # Number of system calls
system.cpu2.pwrStateResidencyTicks::ON      345253401                       # Cumulative time (in ticks) in various power states
system.cpu2.numCycles                         1036798                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.fetch.icacheStallCycles            270823                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.Insts                       1512845                       # Number of instructions fetch has processed
system.cpu2.fetch.Branches                     474493                       # Number of branches that fetch encountered
system.cpu2.fetch.predictedBranches            177970                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.Cycles                       655699                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.SquashCycles                  40924                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.MiscStallCycles                  38                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.PendingTrapStallCycles          322                       # Number of stall cycles due to pending traps
system.cpu2.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.cpu2.fetch.IcacheWaitRetryStallCycles          109                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.CacheLines                   224937                       # Number of cache lines fetched
system.cpu2.fetch.IcacheSquashes                 5520                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.rateDist::samples            947459                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             3.348222                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            3.516806                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                  450068     47.50%     47.50% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                   13128      1.39%     48.89% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                   18262      1.93%     50.82% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                   47405      5.00%     55.82% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                   22395      2.36%     58.18% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                   35888      3.79%     61.97% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                   38804      4.10%     66.07% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                   93480      9.87%     75.93% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                  228029     24.07%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total              947459                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.branchRate                 0.457652                       # Number of branch fetches per cycle
system.cpu2.fetch.rate                       1.459151                       # Number of inst fetches per cycle
system.cpu2.decode.IdleCycles                  245215                       # Number of cycles decode is idle
system.cpu2.decode.BlockedCycles               224251                       # Number of cycles decode is blocked
system.cpu2.decode.RunCycles                   433688                       # Number of cycles decode is running
system.cpu2.decode.UnblockCycles                23843                       # Number of cycles decode is unblocking
system.cpu2.decode.SquashCycles                 20462                       # Number of cycles decode is squashing
system.cpu2.decode.DecodedInsts               3053974                       # Number of instructions handled by decode
system.cpu2.rename.SquashCycles                 20462                       # Number of cycles rename is squashing
system.cpu2.rename.IdleCycles                  260904                       # Number of cycles rename is idle
system.cpu2.rename.BlockCycles                 127633                       # Number of cycles rename is blocking
system.cpu2.rename.serializeStallCycles          3187                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.RunCycles                   436641                       # Number of cycles rename is running
system.cpu2.rename.UnblockCycles                98632                       # Number of cycles rename is unblocking
system.cpu2.rename.RenamedInsts               2956331                       # Number of instructions processed by rename
system.cpu2.rename.ROBFullEvents                  415                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.IQFullEvents                  3760                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.SQFullEvents                 88922                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.RenamedOperands            3581632                       # Number of destination operands rename has renamed
system.cpu2.rename.RenameLookups              6987926                       # Number of register rename lookups that rename has made
system.cpu2.rename.int_rename_lookups         3426993                       # Number of integer rename lookups
system.cpu2.rename.fp_rename_lookups            43870                       # Number of floating rename lookups
system.cpu2.rename.CommittedMaps              2579814                       # Number of HB maps that are committed
system.cpu2.rename.UndoneMaps                 1001701                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.serializingInsts                39                       # count of serializing insts renamed
system.cpu2.rename.tempSerializingInsts            36                       # count of temporary serializing insts renamed
system.cpu2.rename.skidInsts                    59715                       # count of insts added to the skid buffer
system.cpu2.memDep0.insertedLoads              207284                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores              54461                       # Number of stores inserted to the mem dependence unit.
system.cpu2.memDep0.conflictingLoads             4697                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores            2511                       # Number of conflicting stores.
system.cpu2.iq.iqInstsAdded                   2749429                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqNonSpecInstsAdded                468                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqInstsIssued                  2568286                       # Number of instructions issued
system.cpu2.iq.iqSquashedInstsIssued            23195                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedInstsExamined         629411                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedOperandsExamined       774034                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.iqSquashedNonSpecRemoved           441                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.issued_per_cycle::samples       947459                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        2.710709                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       2.620233                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0             364497     38.47%     38.47% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1              37908      4.00%     42.47% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2              85559      9.03%     51.50% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3             100496     10.61%     62.11% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4              51694      5.46%     67.57% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5              84344      8.90%     76.47% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             146564     15.47%     91.94% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7              61284      6.47%     98.40% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8              15113      1.60%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total         947459                       # Number of insts issued each cycle
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 116018     99.40%     99.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     99.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     99.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                  101      0.09%     99.48% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     99.48% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     99.48% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     99.48% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     99.48% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     99.48% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     99.48% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     99.48% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     99.48% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     99.48% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     99.48% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     99.48% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     99.48% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     99.48% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     99.48% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     99.48% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     99.48% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     99.48% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     99.48% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     99.48% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     99.48% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     99.48% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     99.48% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     99.48% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     99.48% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     99.48% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     99.48% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     99.48% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                   225      0.19%     99.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                  193      0.17%     99.84% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead               49      0.04%     99.88% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite             136      0.12%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.FU_type_0::No_OpClass            11488      0.45%      0.45% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu              2298577     89.50%     89.95% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                 258      0.01%     89.96% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                 5425      0.21%     90.17% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd              11076      0.43%     90.60% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     90.60% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     90.60% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     90.60% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     90.60% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     90.60% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     90.60% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     90.60% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     90.60% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     90.60% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     90.60% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     90.60% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     90.60% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     90.60% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     90.60% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     90.60% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     90.60% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     90.60% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     90.60% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     90.60% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     90.60% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     90.60% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     90.60% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     90.60% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     90.60% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     90.60% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     90.60% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     90.60% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead              189273      7.37%     97.97% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite              43167      1.68%     99.65% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead           5054      0.20%     99.85% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite          3968      0.15%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total               2568286                       # Type of FU issued
system.cpu2.iq.rate                          2.477132                       # Inst issue rate
system.cpu2.iq.fu_busy_cnt                     116722                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.045447                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.int_inst_queue_reads           6182439                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_writes          3337273                       # Number of integer instruction queue writes
system.cpu2.iq.int_inst_queue_wakeup_accesses      2486401                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_reads              41505                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_writes             42084                       # Number of floating instruction queue writes
system.cpu2.iq.fp_inst_queue_wakeup_accesses        18715                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.int_alu_accesses               2652736                       # Number of integer alu accesses
system.cpu2.iq.fp_alu_accesses                  20784                       # Number of floating point alu accesses
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iew.lsq.thread0.forwLoads           13154                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.squashedLoads        53635                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.ignoredResponses          118                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.memOrderViolation           51                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.squashedStores        20568                       # Number of stores squashed
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.rescheduledLoads           18                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.cacheBlocked           42                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewSquashCycles                 20462                       # Number of cycles IEW is squashing
system.cpu2.iew.iewBlockCycles                  74995                       # Number of cycles IEW is blocking
system.cpu2.iew.iewUnblockCycles                42717                       # Number of cycles IEW is unblocking
system.cpu2.iew.iewDispatchedInsts            2749897                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewDispSquashedInsts              479                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispLoadInsts               207284                       # Number of dispatched load instructions
system.cpu2.iew.iewDispStoreInsts               54461                       # Number of dispatched store instructions
system.cpu2.iew.iewDispNonSpecInsts               182                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewIQFullEvents                    42                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewLSQFullEvents                42659                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.memOrderViolationEvents            51                       # Number of memory order violations
system.cpu2.iew.predictedTakenIncorrect          8719                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.predictedNotTakenIncorrect        16906                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.branchMispredicts               25625                       # Number of branch mispredicts detected at execute
system.cpu2.iew.iewExecutedInsts              2519252                       # Number of executed instructions
system.cpu2.iew.iewExecLoadInsts               187730                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts            49030                       # Number of squashed instructions skipped in execute
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_refs                      231292                       # number of memory reference insts executed
system.cpu2.iew.exec_branches                  364037                       # Number of branches executed
system.cpu2.iew.exec_stores                     43562                       # Number of stores executed
system.cpu2.iew.exec_rate                    2.429839                       # Inst execution rate
system.cpu2.iew.wb_sent                       2511102                       # cumulative count of insts sent to commit
system.cpu2.iew.wb_count                      2505116                       # cumulative count of insts written-back
system.cpu2.iew.wb_producers                  1974300                       # num instructions producing a value
system.cpu2.iew.wb_consumers                  2920623                       # num instructions consuming a value
system.cpu2.iew.wb_rate                      2.416205                       # insts written-back per cycle
system.cpu2.iew.wb_fanout                    0.675986                       # average fanout of values written-back
system.cpu2.commit.commitSquashedInsts         629552                       # The number of squashed insts skipped by commit
system.cpu2.commit.commitNonSpecStalls             27                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.branchMispredicts            20430                       # The number of times a branch was mispredicted
system.cpu2.commit.committed_per_cycle::samples       856923                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     2.474455                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     2.812010                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0       332053     38.75%     38.75% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1        99706     11.64%     50.38% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2        89167     10.41%     60.79% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3       106498     12.43%     73.22% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4        23779      2.77%     75.99% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5        48692      5.68%     81.68% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6        19622      2.29%     83.97% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7        32673      3.81%     87.78% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8       104733     12.22%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total       856923                       # Number of insts commited each cycle
system.cpu2.commit.committedInsts             1000003                       # Number of instructions committed
system.cpu2.commit.committedOps               2120417                       # Number of ops (including micro ops) committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.refs                        187538                       # Number of memory references committed
system.cpu2.commit.loads                       153645                       # Number of loads committed
system.cpu2.commit.membars                          8                       # Number of memory barriers committed
system.cpu2.commit.branches                    330862                       # Number of branches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.commit.fp_insts                      9912                       # Number of committed floating point instructions.
system.cpu2.commit.int_insts                  2108664                       # Number of committed integer instructions.
system.cpu2.commit.function_calls               10648                       # Number of function calls committed.
system.cpu2.commit.op_class_0::No_OpClass         4591      0.22%      0.22% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu         1918019     90.45%     90.67% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult            237      0.01%     90.68% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv            5408      0.26%     90.94% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd          4624      0.22%     91.16% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     91.16% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     91.16% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     91.16% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     91.16% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     91.16% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     91.16% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     91.16% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     91.16% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     91.16% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     91.16% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     91.16% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     91.16% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     91.16% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     91.16% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     91.16% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     91.16% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     91.16% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     91.16% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     91.16% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     91.16% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     91.16% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     91.16% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     91.16% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     91.16% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     91.16% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     91.16% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     91.16% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead         152385      7.19%     98.34% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite         29957      1.41%     99.75% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead         1260      0.06%     99.81% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite         3936      0.19%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total          2120417                       # Class of committed instruction
system.cpu2.commit.bw_lim_events               104733                       # number cycles where commit BW limit reached
system.cpu2.rob.rob_reads                     3502159                       # The number of ROB reads
system.cpu2.rob.rob_writes                    5591494                       # The number of ROB writes
system.cpu2.timesIdled                            567                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.idleCycles                          89339                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.committedInsts                    1000003                       # Number of Instructions Simulated
system.cpu2.committedOps                      2120417                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              1.036795                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        1.036795                       # CPI: Total CPI of All Threads
system.cpu2.ipc                              0.964511                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.964511                       # IPC: Total IPC of All Threads
system.cpu2.int_regfile_reads                 2817329                       # number of integer regfile reads
system.cpu2.int_regfile_writes                2088239                       # number of integer regfile writes
system.cpu2.fp_regfile_reads                    26879                       # number of floating regfile reads
system.cpu2.fp_regfile_writes                   14210                       # number of floating regfile writes
system.cpu2.cc_regfile_reads                  1911340                       # number of cc regfile reads
system.cpu2.cc_regfile_writes                  940864                       # number of cc regfile writes
system.cpu2.misc_regfile_reads                 989415                       # number of misc regfile reads
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED    345253401                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.replacements              744                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          459.587045                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs             206326                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs             1256                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs           164.272293                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle           150183                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data   459.587045                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.897631                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.897631                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          511                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses          1666584                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses         1666584                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED    345253401                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.ReadReq_hits::cpu2.data       173351                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total         173351                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::cpu2.data        32975                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total         32975                       # number of WriteReq hits
system.cpu2.dcache.demand_hits::cpu2.data       206326                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total          206326                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::cpu2.data       206326                       # number of overall hits
system.cpu2.dcache.overall_hits::total         206326                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::cpu2.data          922                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total          922                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::cpu2.data          918                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          918                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::cpu2.data         1840                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total          1840                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::cpu2.data         1840                       # number of overall misses
system.cpu2.dcache.overall_misses::total         1840                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::cpu2.data     55604673                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total     55604673                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::cpu2.data     56332278                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total     56332278                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::cpu2.data    111936951                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    111936951                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::cpu2.data    111936951                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    111936951                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::cpu2.data       174273                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total       174273                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::cpu2.data        33893                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total        33893                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::cpu2.data       208166                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total       208166                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::cpu2.data       208166                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total       208166                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::cpu2.data     0.005291                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.005291                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::cpu2.data     0.027085                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.027085                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::cpu2.data     0.008839                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.008839                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::cpu2.data     0.008839                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.008839                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::cpu2.data 60308.755965                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 60308.755965                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::cpu2.data 61364.137255                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 61364.137255                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::cpu2.data 60835.299457                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 60835.299457                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::cpu2.data 60835.299457                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 60835.299457                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs         1127                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets           14                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs               14                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    80.500000                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets           14                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::writebacks          551                       # number of writebacks
system.cpu2.dcache.writebacks::total              551                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::cpu2.data          584                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total          584                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::cpu2.data          584                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total          584                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::cpu2.data          584                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total          584                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::cpu2.data          338                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total          338                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::cpu2.data          918                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total          918                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::cpu2.data         1256                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         1256                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::cpu2.data         1256                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         1256                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::cpu2.data     23430213                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total     23430213                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::cpu2.data     55720890                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total     55720890                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::cpu2.data     79151103                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total     79151103                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::cpu2.data     79151103                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total     79151103                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::cpu2.data     0.001939                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.001939                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::cpu2.data     0.027085                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.027085                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::cpu2.data     0.006034                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.006034                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::cpu2.data     0.006034                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.006034                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::cpu2.data 69320.156805                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 69320.156805                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::cpu2.data 60698.137255                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 60698.137255                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::cpu2.data 63018.394108                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 63018.394108                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::cpu2.data 63018.394108                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 63018.394108                       # average overall mshr miss latency
system.cpu2.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED    345253401                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu2.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu2.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu2.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu2.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu2.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED    345253401                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED    345253401                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.replacements              646                       # number of replacements
system.cpu2.icache.tags.tagsinuse          482.614963                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs             223259                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs             1158                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           192.797064                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle            76257                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst   482.614963                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst     0.942607                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.942607                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2          512                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses          1800654                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses         1800654                       # Number of data accesses
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED    345253401                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.ReadReq_hits::cpu2.inst       223259                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total         223259                       # number of ReadReq hits
system.cpu2.icache.demand_hits::cpu2.inst       223259                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total          223259                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::cpu2.inst       223259                       # number of overall hits
system.cpu2.icache.overall_hits::total         223259                       # number of overall hits
system.cpu2.icache.ReadReq_misses::cpu2.inst         1678                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total         1678                       # number of ReadReq misses
system.cpu2.icache.demand_misses::cpu2.inst         1678                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total          1678                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::cpu2.inst         1678                       # number of overall misses
system.cpu2.icache.overall_misses::total         1678                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::cpu2.inst    100621944                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    100621944                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::cpu2.inst    100621944                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    100621944                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::cpu2.inst    100621944                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    100621944                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::cpu2.inst       224937                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total       224937                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::cpu2.inst       224937                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total       224937                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::cpu2.inst       224937                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total       224937                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::cpu2.inst     0.007460                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.007460                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::cpu2.inst     0.007460                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.007460                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::cpu2.inst     0.007460                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.007460                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::cpu2.inst 59965.401669                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 59965.401669                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::cpu2.inst 59965.401669                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 59965.401669                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::cpu2.inst 59965.401669                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 59965.401669                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs         1765                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs               12                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs   147.083333                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::writebacks          646                       # number of writebacks
system.cpu2.icache.writebacks::total              646                       # number of writebacks
system.cpu2.icache.ReadReq_mshr_hits::cpu2.inst          520                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total          520                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::cpu2.inst          520                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total          520                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::cpu2.inst          520                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total          520                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::cpu2.inst         1158                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total         1158                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::cpu2.inst         1158                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total         1158                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::cpu2.inst         1158                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total         1158                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::cpu2.inst     75767157                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     75767157                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::cpu2.inst     75767157                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     75767157                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::cpu2.inst     75767157                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     75767157                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::cpu2.inst     0.005148                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.005148                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::cpu2.inst     0.005148                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.005148                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::cpu2.inst     0.005148                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.005148                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::cpu2.inst 65429.323834                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 65429.323834                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::cpu2.inst 65429.323834                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 65429.323834                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::cpu2.inst 65429.323834                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 65429.323834                       # average overall mshr miss latency
system.cpu2.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED    345253401                       # Cumulative time (in ticks) in various power states
system.cpu2.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu2.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu2.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu2.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu2.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu2.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu2.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu2.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu2.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED    345253401                       # Cumulative time (in ticks) in various power states
system.cpu2.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.tags.pwrStateResidencyTicks::UNDEFINED    345253401                       # Cumulative time (in ticks) in various power states
system.cpu2.l2cache.tags.replacements             254                       # number of replacements
system.cpu2.l2cache.tags.tagsinuse        1751.337803                       # Cycle average of tags in use
system.cpu2.l2cache.tags.total_refs              1420                       # Total number of references to valid blocks.
system.cpu2.l2cache.tags.sampled_refs            2365                       # Sample count of references to valid blocks.
system.cpu2.l2cache.tags.avg_refs            0.600423                       # Average number of references to valid blocks.
system.cpu2.l2cache.tags.warmup_cycle           73000                       # Cycle when the warmup percentage was hit.
system.cpu2.l2cache.tags.occ_blocks::writebacks    34.252551                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::cpu2.inst   804.847165                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::cpu2.data   912.238086                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_percent::writebacks     0.008362                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::cpu2.inst     0.196496                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::cpu2.data     0.222714                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::total     0.427573                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_task_id_blocks::1024         2111                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::2         2110                       # Occupied blocks per task id
system.cpu2.l2cache.tags.occ_task_id_percent::1024     0.515381                       # Percentage of cache occupancy per task id
system.cpu2.l2cache.tags.tag_accesses           17569                       # Number of tag accesses
system.cpu2.l2cache.tags.data_accesses          17569                       # Number of data accesses
system.cpu2.l2cache.pwrStateResidencyTicks::UNDEFINED    345253401                       # Cumulative time (in ticks) in various power states
system.cpu2.l2cache.WritebackDirty_hits::writebacks          551                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_hits::total          551                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackClean_hits::writebacks          644                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_hits::total          644                       # number of WritebackClean hits
system.cpu2.l2cache.ReadExReq_hits::cpu2.data            4                       # number of ReadExReq hits
system.cpu2.l2cache.ReadExReq_hits::total            4                       # number of ReadExReq hits
system.cpu2.l2cache.ReadCleanReq_hits::cpu2.inst           78                       # number of ReadCleanReq hits
system.cpu2.l2cache.ReadCleanReq_hits::total           78                       # number of ReadCleanReq hits
system.cpu2.l2cache.ReadSharedReq_hits::cpu2.data           29                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_hits::total           29                       # number of ReadSharedReq hits
system.cpu2.l2cache.demand_hits::cpu2.inst           78                       # number of demand (read+write) hits
system.cpu2.l2cache.demand_hits::cpu2.data           33                       # number of demand (read+write) hits
system.cpu2.l2cache.demand_hits::total            111                       # number of demand (read+write) hits
system.cpu2.l2cache.overall_hits::cpu2.inst           78                       # number of overall hits
system.cpu2.l2cache.overall_hits::cpu2.data           33                       # number of overall hits
system.cpu2.l2cache.overall_hits::total           111                       # number of overall hits
system.cpu2.l2cache.ReadExReq_misses::cpu2.data          914                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_misses::total          914                       # number of ReadExReq misses
system.cpu2.l2cache.ReadCleanReq_misses::cpu2.inst         1080                       # number of ReadCleanReq misses
system.cpu2.l2cache.ReadCleanReq_misses::total         1080                       # number of ReadCleanReq misses
system.cpu2.l2cache.ReadSharedReq_misses::cpu2.data          309                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::total          309                       # number of ReadSharedReq misses
system.cpu2.l2cache.demand_misses::cpu2.inst         1080                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::cpu2.data         1223                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::total         2303                       # number of demand (read+write) misses
system.cpu2.l2cache.overall_misses::cpu2.inst         1080                       # number of overall misses
system.cpu2.l2cache.overall_misses::cpu2.data         1223                       # number of overall misses
system.cpu2.l2cache.overall_misses::total         2303                       # number of overall misses
system.cpu2.l2cache.ReadExReq_miss_latency::cpu2.data     54774837                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_miss_latency::total     54774837                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadCleanReq_miss_latency::cpu2.inst     74360898                       # number of ReadCleanReq miss cycles
system.cpu2.l2cache.ReadCleanReq_miss_latency::total     74360898                       # number of ReadCleanReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::cpu2.data     23000976                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::total     23000976                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.demand_miss_latency::cpu2.inst     74360898                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::cpu2.data     77775813                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::total    152136711                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.overall_miss_latency::cpu2.inst     74360898                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::cpu2.data     77775813                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::total    152136711                       # number of overall miss cycles
system.cpu2.l2cache.WritebackDirty_accesses::writebacks          551                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackDirty_accesses::total          551                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_accesses::writebacks          644                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_accesses::total          644                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_accesses::cpu2.data          918                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_accesses::total          918                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadCleanReq_accesses::cpu2.inst         1158                       # number of ReadCleanReq accesses(hits+misses)
system.cpu2.l2cache.ReadCleanReq_accesses::total         1158                       # number of ReadCleanReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::cpu2.data          338                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::total          338                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.demand_accesses::cpu2.inst         1158                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::cpu2.data         1256                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::total         2414                       # number of demand (read+write) accesses
system.cpu2.l2cache.overall_accesses::cpu2.inst         1158                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::cpu2.data         1256                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::total         2414                       # number of overall (read+write) accesses
system.cpu2.l2cache.ReadExReq_miss_rate::cpu2.data     0.995643                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_miss_rate::total     0.995643                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadCleanReq_miss_rate::cpu2.inst     0.932642                       # miss rate for ReadCleanReq accesses
system.cpu2.l2cache.ReadCleanReq_miss_rate::total     0.932642                       # miss rate for ReadCleanReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::cpu2.data     0.914201                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::total     0.914201                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.demand_miss_rate::cpu2.inst     0.932642                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::cpu2.data     0.973726                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::total     0.954018                       # miss rate for demand accesses
system.cpu2.l2cache.overall_miss_rate::cpu2.inst     0.932642                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::cpu2.data     0.973726                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::total     0.954018                       # miss rate for overall accesses
system.cpu2.l2cache.ReadExReq_avg_miss_latency::cpu2.data 59928.705689                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_avg_miss_latency::total 59928.705689                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadCleanReq_avg_miss_latency::cpu2.inst 68852.683333                       # average ReadCleanReq miss latency
system.cpu2.l2cache.ReadCleanReq_avg_miss_latency::total 68852.683333                       # average ReadCleanReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::cpu2.data 74436.815534                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::total 74436.815534                       # average ReadSharedReq miss latency
system.cpu2.l2cache.demand_avg_miss_latency::cpu2.inst 68852.683333                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::cpu2.data 63594.286999                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::total 66060.230569                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::cpu2.inst 68852.683333                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::cpu2.data 63594.286999                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::total 66060.230569                       # average overall miss latency
system.cpu2.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.writebacks::writebacks            6                       # number of writebacks
system.cpu2.l2cache.writebacks::total               6                       # number of writebacks
system.cpu2.l2cache.CleanEvict_mshr_misses::writebacks           16                       # number of CleanEvict MSHR misses
system.cpu2.l2cache.CleanEvict_mshr_misses::total           16                       # number of CleanEvict MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_misses::cpu2.data          914                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_misses::total          914                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadCleanReq_mshr_misses::cpu2.inst         1080                       # number of ReadCleanReq MSHR misses
system.cpu2.l2cache.ReadCleanReq_mshr_misses::total         1080                       # number of ReadCleanReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::cpu2.data          309                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::total          309                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.demand_mshr_misses::cpu2.inst         1080                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::cpu2.data         1223                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::total         2303                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.overall_mshr_misses::cpu2.inst         1080                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::cpu2.data         1223                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::total         2303                       # number of overall MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::cpu2.data     52188795                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::total     52188795                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadCleanReq_mshr_miss_latency::cpu2.inst     71301511                       # number of ReadCleanReq MSHR miss cycles
system.cpu2.l2cache.ReadCleanReq_mshr_miss_latency::total     71301511                       # number of ReadCleanReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::cpu2.data     22128283                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::total     22128283                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::cpu2.inst     71301511                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::cpu2.data     74317078                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::total    145618589                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::cpu2.inst     71301511                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::cpu2.data     74317078                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::total    145618589                       # number of overall MSHR miss cycles
system.cpu2.l2cache.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.cpu2.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::cpu2.data     0.995643                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::total     0.995643                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadCleanReq_mshr_miss_rate::cpu2.inst     0.932642                       # mshr miss rate for ReadCleanReq accesses
system.cpu2.l2cache.ReadCleanReq_mshr_miss_rate::total     0.932642                       # mshr miss rate for ReadCleanReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::cpu2.data     0.914201                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::total     0.914201                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.demand_mshr_miss_rate::cpu2.inst     0.932642                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::cpu2.data     0.973726                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::total     0.954018                       # mshr miss rate for demand accesses
system.cpu2.l2cache.overall_mshr_miss_rate::cpu2.inst     0.932642                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::cpu2.data     0.973726                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::total     0.954018                       # mshr miss rate for overall accesses
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::cpu2.data 57099.338074                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::total 57099.338074                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu2.inst 66019.917593                       # average ReadCleanReq mshr miss latency
system.cpu2.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 66019.917593                       # average ReadCleanReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu2.data 71612.566343                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 71612.566343                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::cpu2.inst 66019.917593                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::cpu2.data 60766.212592                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::total 63229.956144                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::cpu2.inst 66019.917593                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::cpu2.data 60766.212592                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::total 63229.956144                       # average overall mshr miss latency
system.cpu2.toL2Bus.snoop_filter.tot_requests         3804                       # Total number of requests made to the snoop filter.
system.cpu2.toL2Bus.snoop_filter.hit_single_requests         1391                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.toL2Bus.snoop_filter.hit_multi_requests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.toL2Bus.snoop_filter.tot_snoops          166                       # Total number of snoops made to the snoop filter.
system.cpu2.toL2Bus.snoop_filter.hit_single_snoops          166                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.toL2Bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.toL2Bus.pwrStateResidencyTicks::UNDEFINED    345253401                       # Cumulative time (in ticks) in various power states
system.cpu2.toL2Bus.trans_dist::ReadResp         1496                       # Transaction distribution
system.cpu2.toL2Bus.trans_dist::WritebackDirty          557                       # Transaction distribution
system.cpu2.toL2Bus.trans_dist::WritebackClean          646                       # Transaction distribution
system.cpu2.toL2Bus.trans_dist::CleanEvict          441                       # Transaction distribution
system.cpu2.toL2Bus.trans_dist::ReadExReq          918                       # Transaction distribution
system.cpu2.toL2Bus.trans_dist::ReadExResp          918                       # Transaction distribution
system.cpu2.toL2Bus.trans_dist::ReadCleanReq         1158                       # Transaction distribution
system.cpu2.toL2Bus.trans_dist::ReadSharedReq          338                       # Transaction distribution
system.cpu2.toL2Bus.pkt_count_system.cpu2.icache.mem_side::system.cpu2.l2cache.cpu_side         2962                       # Packet count per connected master and slave (bytes)
system.cpu2.toL2Bus.pkt_count_system.cpu2.dcache.mem_side::system.cpu2.l2cache.cpu_side         3256                       # Packet count per connected master and slave (bytes)
system.cpu2.toL2Bus.pkt_count::total             6218                       # Packet count per connected master and slave (bytes)
system.cpu2.toL2Bus.pkt_size_system.cpu2.icache.mem_side::system.cpu2.l2cache.cpu_side       115456                       # Cumulative packet size per connected master and slave (bytes)
system.cpu2.toL2Bus.pkt_size_system.cpu2.dcache.mem_side::system.cpu2.l2cache.cpu_side       115648                       # Cumulative packet size per connected master and slave (bytes)
system.cpu2.toL2Bus.pkt_size::total            231104                       # Cumulative packet size per connected master and slave (bytes)
system.cpu2.toL2Bus.snoops                        254                       # Total snoops (count)
system.cpu2.toL2Bus.snoopTraffic                  384                       # Total snoop traffic (bytes)
system.cpu2.toL2Bus.snoop_fanout::samples         2668                       # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::mean       0.063718                       # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::stdev      0.244296                       # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::0              2498     93.63%     93.63% # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::1               170      6.37%    100.00% # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::2                 0      0.00%    100.00% # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::3                 0      0.00%    100.00% # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::4                 0      0.00%    100.00% # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::total          2668                       # Request fanout histogram
system.cpu2.toL2Bus.reqLayer0.occupancy       2063934                       # Layer occupancy (ticks)
system.cpu2.toL2Bus.reqLayer0.utilization          0.6                       # Layer utilization (%)
system.cpu2.toL2Bus.respLayer0.occupancy      1156842                       # Layer occupancy (ticks)
system.cpu2.toL2Bus.respLayer0.utilization          0.3                       # Layer utilization (%)
system.cpu2.toL2Bus.respLayer1.occupancy      1254744                       # Layer occupancy (ticks)
system.cpu2.toL2Bus.respLayer1.utilization          0.4                       # Layer utilization (%)
system.cpu3.branchPred.lookups                 472646                       # Number of BP lookups
system.cpu3.branchPred.condPredicted           472646                       # Number of conditional branches predicted
system.cpu3.branchPred.condIncorrect            20750                       # Number of conditional branches incorrect
system.cpu3.branchPred.BTBLookups              291247                       # Number of BTB lookups
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct             0.000000                       # BTB Hit Percentage
system.cpu3.branchPred.usedRAS                  13781                       # Number of times the RAS was used to get a target.
system.cpu3.branchPred.RASInCorrect               964                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.indirectLookups         291247                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectHits            162900                       # Number of indirect target hits.
system.cpu3.branchPred.indirectMisses          128347                       # Number of indirect misses.
system.cpu3.branchPredindirectMispredicted         8743                       # Number of mispredicted indirect branches.
system.cpu3.dtb.walker.pwrStateResidencyTicks::UNDEFINED    345253401                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.rdAccesses                     186625                       # TLB accesses on read requests
system.cpu3.dtb.wrAccesses                      43380                       # TLB accesses on write requests
system.cpu3.dtb.rdMisses                          377                       # TLB misses on read requests
system.cpu3.dtb.wrMisses                          251                       # TLB misses on write requests
system.cpu3.apic_clk_domain.clock                5328                       # Clock period in ticks
system.cpu3.interrupts.pwrStateResidencyTicks::UNDEFINED    345253401                       # Cumulative time (in ticks) in various power states
system.cpu3.itb.walker.pwrStateResidencyTicks::UNDEFINED    345253401                       # Cumulative time (in ticks) in various power states
system.cpu3.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.itb.wrAccesses                     224490                       # TLB accesses on write requests
system.cpu3.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.itb.wrMisses                          174                       # TLB misses on write requests
system.cpu3.workload.numSyscalls                   15                       # Number of system calls
system.cpu3.pwrStateResidencyTicks::ON      345253401                       # Cumulative time (in ticks) in various power states
system.cpu3.numCycles                         1036798                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.fetch.icacheStallCycles            271095                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.Insts                       1509729                       # Number of instructions fetch has processed
system.cpu3.fetch.Branches                     472646                       # Number of branches that fetch encountered
system.cpu3.fetch.predictedBranches            176681                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.Cycles                       656615                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.SquashCycles                  41632                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.MiscStallCycles                  38                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.PendingTrapStallCycles          347                       # Number of stall cycles due to pending traps
system.cpu3.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.cpu3.fetch.IcacheWaitRetryStallCycles          103                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.CacheLines                   224412                       # Number of cache lines fetched
system.cpu3.fetch.IcacheSquashes                 5484                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.rateDist::samples            949020                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             3.332505                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            3.518145                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                  453644     47.80%     47.80% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                   13123      1.38%     49.18% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                   18100      1.91%     51.09% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                   46903      4.94%     56.03% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                   22088      2.33%     58.36% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                   35493      3.74%     62.10% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                   38684      4.08%     66.18% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                   93219      9.82%     76.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                  227766     24.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total              949020                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.branchRate                 0.455871                       # Number of branch fetches per cycle
system.cpu3.fetch.rate                       1.456146                       # Number of inst fetches per cycle
system.cpu3.decode.IdleCycles                  245031                       # Number of cycles decode is idle
system.cpu3.decode.BlockedCycles               227537                       # Number of cycles decode is blocked
system.cpu3.decode.RunCycles                   431641                       # Number of cycles decode is running
system.cpu3.decode.UnblockCycles                23995                       # Number of cycles decode is unblocking
system.cpu3.decode.SquashCycles                 20816                       # Number of cycles decode is squashing
system.cpu3.decode.DecodedInsts               3043470                       # Number of instructions handled by decode
system.cpu3.rename.SquashCycles                 20816                       # Number of cycles rename is squashing
system.cpu3.rename.IdleCycles                  260870                       # Number of cycles rename is idle
system.cpu3.rename.BlockCycles                 131867                       # Number of cycles rename is blocking
system.cpu3.rename.serializeStallCycles          3233                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.RunCycles                   434568                       # Number of cycles rename is running
system.cpu3.rename.UnblockCycles                97666                       # Number of cycles rename is unblocking
system.cpu3.rename.RenamedInsts               2944876                       # Number of instructions processed by rename
system.cpu3.rename.ROBFullEvents                  402                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.IQFullEvents                  3761                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.SQFullEvents                 88015                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.RenamedOperands            3569434                       # Number of destination operands rename has renamed
system.cpu3.rename.RenameLookups              6959341                       # Number of register rename lookups that rename has made
system.cpu3.rename.int_rename_lookups         3412990                       # Number of integer rename lookups
system.cpu3.rename.fp_rename_lookups            43273                       # Number of floating rename lookups
system.cpu3.rename.CommittedMaps              2553766                       # Number of HB maps that are committed
system.cpu3.rename.UndoneMaps                 1015618                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.serializingInsts                33                       # count of serializing insts renamed
system.cpu3.rename.tempSerializingInsts            31                       # count of temporary serializing insts renamed
system.cpu3.rename.skidInsts                    59134                       # count of insts added to the skid buffer
system.cpu3.memDep0.insertedLoads              206102                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores              54380                       # Number of stores inserted to the mem dependence unit.
system.cpu3.memDep0.conflictingLoads             4487                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores            2601                       # Number of conflicting stores.
system.cpu3.iq.iqInstsAdded                   2734988                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqNonSpecInstsAdded                407                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqInstsIssued                  2552898                       # Number of instructions issued
system.cpu3.iq.iqSquashedInstsIssued            23702                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedInstsExamined         636814                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedOperandsExamined       777945                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.iqSquashedNonSpecRemoved           380                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.issued_per_cycle::samples       949020                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        2.690036                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       2.625256                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0             370663     39.06%     39.06% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1              37749      3.98%     43.04% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2              84544      8.91%     51.94% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3              98464     10.38%     62.32% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4              51422      5.42%     67.74% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5              83764      8.83%     76.56% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             145906     15.37%     91.94% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7              61339      6.46%     98.40% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8              15169      1.60%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total         949020                       # Number of insts issued each cycle
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                 116473     99.38%     99.38% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     99.38% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     99.38% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                  105      0.09%     99.47% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     99.47% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     99.47% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     99.47% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     99.47% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     99.47% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     99.47% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     99.47% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     99.47% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     99.47% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     99.47% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     99.47% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     99.47% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     99.47% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     99.47% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     99.47% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     99.47% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     99.47% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     99.47% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     99.47% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     99.47% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     99.47% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     99.47% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     99.47% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     99.47% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     99.47% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     99.47% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     99.47% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                   266      0.23%     99.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                  183      0.16%     99.85% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead               47      0.04%     99.89% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite             131      0.11%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.FU_type_0::No_OpClass            11454      0.45%      0.45% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu              2284815     89.50%     89.95% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                 252      0.01%     89.96% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                 5381      0.21%     90.17% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd              10936      0.43%     90.60% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     90.60% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     90.60% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     90.60% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     90.60% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     90.60% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     90.60% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     90.60% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     90.60% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     90.60% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     90.60% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     90.60% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     90.60% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     90.60% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     90.60% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     90.60% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     90.60% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     90.60% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     90.60% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     90.60% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     90.60% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     90.60% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     90.60% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     90.60% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     90.60% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     90.60% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     90.60% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     90.60% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead              188103      7.37%     97.96% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite              42992      1.68%     99.65% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead           4998      0.20%     99.84% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite          3967      0.16%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total               2552898                       # Type of FU issued
system.cpu3.iq.rate                          2.462291                       # Inst issue rate
system.cpu3.iq.fu_busy_cnt                     117205                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.045911                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.int_inst_queue_reads           6154649                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_writes          3330926                       # Number of integer instruction queue writes
system.cpu3.iq.int_inst_queue_wakeup_accesses      2470165                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_reads              41068                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_writes             41338                       # Number of floating instruction queue writes
system.cpu3.iq.fp_inst_queue_wakeup_accesses        18509                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.int_alu_accesses               2638070                       # Number of integer alu accesses
system.cpu3.iq.fp_alu_accesses                  20579                       # Number of floating point alu accesses
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iew.lsq.thread0.forwLoads           13028                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.squashedLoads        53432                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.ignoredResponses          143                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.memOrderViolation           61                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.squashedStores        20651                       # Number of stores squashed
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.rescheduledLoads           17                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.cacheBlocked           18                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewSquashCycles                 20816                       # Number of cycles IEW is squashing
system.cpu3.iew.iewBlockCycles                  77459                       # Number of cycles IEW is blocking
system.cpu3.iew.iewUnblockCycles                44517                       # Number of cycles IEW is unblocking
system.cpu3.iew.iewDispatchedInsts            2735395                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewDispSquashedInsts              636                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispLoadInsts               206102                       # Number of dispatched load instructions
system.cpu3.iew.iewDispStoreInsts               54380                       # Number of dispatched store instructions
system.cpu3.iew.iewDispNonSpecInsts               158                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewIQFullEvents                    42                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewLSQFullEvents                44452                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.memOrderViolationEvents            61                       # Number of memory order violations
system.cpu3.iew.predictedTakenIncorrect          8690                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.predictedNotTakenIncorrect        17394                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.branchMispredicts               26084                       # Number of branch mispredicts detected at execute
system.cpu3.iew.iewExecutedInsts              2502783                       # Number of executed instructions
system.cpu3.iew.iewExecLoadInsts               186517                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts            50109                       # Number of squashed instructions skipped in execute
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_refs                      229893                       # number of memory reference insts executed
system.cpu3.iew.exec_branches                  360957                       # Number of branches executed
system.cpu3.iew.exec_stores                     43376                       # Number of stores executed
system.cpu3.iew.exec_rate                    2.413954                       # Inst execution rate
system.cpu3.iew.wb_sent                       2494607                       # cumulative count of insts sent to commit
system.cpu3.iew.wb_count                      2488674                       # cumulative count of insts written-back
system.cpu3.iew.wb_producers                  1961354                       # num instructions producing a value
system.cpu3.iew.wb_consumers                  2901863                       # num instructions consuming a value
system.cpu3.iew.wb_rate                      2.400346                       # insts written-back per cycle
system.cpu3.iew.wb_fanout                    0.675895                       # average fanout of values written-back
system.cpu3.commit.commitSquashedInsts         636926                       # The number of squashed insts skipped by commit
system.cpu3.commit.commitNonSpecStalls             27                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.branchMispredicts            20779                       # The number of times a branch was mispredicted
system.cpu3.commit.committed_per_cycle::samples       857338                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     2.447759                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     2.807700                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0       337194     39.33%     39.33% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1        99093     11.56%     50.89% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2        88979     10.38%     61.27% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3       105292     12.28%     73.55% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4        23419      2.73%     76.28% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5        48052      5.60%     81.88% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6        19278      2.25%     84.13% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7        32222      3.76%     87.89% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8       103809     12.11%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total       857338                       # Number of insts commited each cycle
system.cpu3.commit.committedInsts              989931                       # Number of instructions committed
system.cpu3.commit.committedOps               2098557                       # Number of ops (including micro ops) committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.refs                        186398                       # Number of memory references committed
system.cpu3.commit.loads                       152669                       # Number of loads committed
system.cpu3.commit.membars                          8                       # Number of memory barriers committed
system.cpu3.commit.branches                    327143                       # Number of branches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.commit.fp_insts                      9912                       # Number of committed floating point instructions.
system.cpu3.commit.int_insts                  2086907                       # Number of committed integer instructions.
system.cpu3.commit.function_calls               10485                       # Number of function calls committed.
system.cpu3.commit.op_class_0::No_OpClass         4560      0.22%      0.22% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu         1897372     90.41%     90.63% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult            237      0.01%     90.64% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv            5366      0.26%     90.90% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd          4624      0.22%     91.12% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     91.12% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     91.12% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     91.12% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     91.12% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     91.12% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     91.12% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     91.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     91.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     91.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     91.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     91.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     91.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     91.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     91.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     91.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     91.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     91.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     91.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     91.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     91.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     91.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     91.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     91.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     91.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     91.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     91.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     91.12% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead         151409      7.21%     98.33% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite         29793      1.42%     99.75% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead         1260      0.06%     99.81% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite         3936      0.19%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total          2098557                       # Class of committed instruction
system.cpu3.commit.bw_lim_events               103809                       # number cycles where commit BW limit reached
system.cpu3.rob.rob_reads                     3489012                       # The number of ROB reads
system.cpu3.rob.rob_writes                    5563594                       # The number of ROB writes
system.cpu3.timesIdled                            570                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.idleCycles                          87778                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.committedInsts                     989931                       # Number of Instructions Simulated
system.cpu3.committedOps                      2098557                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              1.047344                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        1.047344                       # CPI: Total CPI of All Threads
system.cpu3.ipc                              0.954796                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.954796                       # IPC: Total IPC of All Threads
system.cpu3.int_regfile_reads                 2798046                       # number of integer regfile reads
system.cpu3.int_regfile_writes                2075145                       # number of integer regfile writes
system.cpu3.fp_regfile_reads                    26556                       # number of floating regfile reads
system.cpu3.fp_regfile_writes                   14026                       # number of floating regfile writes
system.cpu3.cc_regfile_reads                  1896330                       # number of cc regfile reads
system.cpu3.cc_regfile_writes                  935845                       # number of cc regfile writes
system.cpu3.misc_regfile_reads                 982302                       # number of misc regfile reads
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED    345253401                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.replacements              740                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          460.122997                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs             205156                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs             1252                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs           163.862620                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle           145188                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data   460.122997                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.898678                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.898678                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2          511                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses          1656980                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses         1656980                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED    345253401                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.ReadReq_hits::cpu3.data       172347                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total         172347                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::cpu3.data        32809                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total         32809                       # number of WriteReq hits
system.cpu3.dcache.demand_hits::cpu3.data       205156                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total          205156                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::cpu3.data       205156                       # number of overall hits
system.cpu3.dcache.overall_hits::total         205156                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::cpu3.data          890                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total          890                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::cpu3.data          920                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          920                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::cpu3.data         1810                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total          1810                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::cpu3.data         1810                       # number of overall misses
system.cpu3.dcache.overall_misses::total         1810                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::cpu3.data     48623328                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total     48623328                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::cpu3.data     56542068                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     56542068                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::cpu3.data    105165396                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    105165396                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::cpu3.data    105165396                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    105165396                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::cpu3.data       173237                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total       173237                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::cpu3.data        33729                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total        33729                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::cpu3.data       206966                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total       206966                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::cpu3.data       206966                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total       206966                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::cpu3.data     0.005137                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.005137                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::cpu3.data     0.027276                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.027276                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::cpu3.data     0.008745                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.008745                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::cpu3.data     0.008745                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.008745                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::cpu3.data 54632.952809                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 54632.952809                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::cpu3.data 61458.769565                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 61458.769565                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::cpu3.data 58102.428729                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 58102.428729                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::cpu3.data 58102.428729                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 58102.428729                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs          674                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets           75                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                8                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    84.250000                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets           75                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::writebacks          549                       # number of writebacks
system.cpu3.dcache.writebacks::total              549                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::cpu3.data          557                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total          557                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::cpu3.data            1                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total            1                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::cpu3.data          558                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total          558                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::cpu3.data          558                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total          558                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::cpu3.data          333                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total          333                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::cpu3.data          919                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total          919                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::cpu3.data         1252                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         1252                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::cpu3.data         1252                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         1252                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::cpu3.data     21976335                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total     21976335                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::cpu3.data     55849428                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total     55849428                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::cpu3.data     77825763                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total     77825763                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::cpu3.data     77825763                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total     77825763                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::cpu3.data     0.001922                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.001922                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::cpu3.data     0.027247                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.027247                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::cpu3.data     0.006049                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.006049                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::cpu3.data     0.006049                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.006049                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::cpu3.data        65995                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total        65995                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::cpu3.data 60771.956474                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 60771.956474                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::cpu3.data 62161.152556                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 62161.152556                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::cpu3.data 62161.152556                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 62161.152556                       # average overall mshr miss latency
system.cpu3.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED    345253401                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu3.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu3.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu3.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu3.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu3.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED    345253401                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED    345253401                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.replacements              640                       # number of replacements
system.cpu3.icache.tags.tagsinuse          482.866646                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs             222714                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             1152                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           193.328125                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle            66267                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst   482.866646                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst     0.943099                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.943099                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2          512                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses          1796448                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses         1796448                       # Number of data accesses
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED    345253401                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.ReadReq_hits::cpu3.inst       222714                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total         222714                       # number of ReadReq hits
system.cpu3.icache.demand_hits::cpu3.inst       222714                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total          222714                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::cpu3.inst       222714                       # number of overall hits
system.cpu3.icache.overall_hits::total         222714                       # number of overall hits
system.cpu3.icache.ReadReq_misses::cpu3.inst         1698                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         1698                       # number of ReadReq misses
system.cpu3.icache.demand_misses::cpu3.inst         1698                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          1698                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::cpu3.inst         1698                       # number of overall misses
system.cpu3.icache.overall_misses::total         1698                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::cpu3.inst     99962603                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     99962603                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::cpu3.inst     99962603                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     99962603                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::cpu3.inst     99962603                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     99962603                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::cpu3.inst       224412                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total       224412                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::cpu3.inst       224412                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total       224412                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::cpu3.inst       224412                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total       224412                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::cpu3.inst     0.007566                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.007566                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::cpu3.inst     0.007566                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.007566                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::cpu3.inst     0.007566                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.007566                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::cpu3.inst 58870.790931                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 58870.790931                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::cpu3.inst 58870.790931                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 58870.790931                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::cpu3.inst 58870.790931                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 58870.790931                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs         1038                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs               12                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    86.500000                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::writebacks          640                       # number of writebacks
system.cpu3.icache.writebacks::total              640                       # number of writebacks
system.cpu3.icache.ReadReq_mshr_hits::cpu3.inst          546                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total          546                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::cpu3.inst          546                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total          546                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::cpu3.inst          546                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total          546                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::cpu3.inst         1152                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         1152                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::cpu3.inst         1152                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         1152                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::cpu3.inst         1152                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         1152                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::cpu3.inst     73608984                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     73608984                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::cpu3.inst     73608984                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     73608984                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::cpu3.inst     73608984                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     73608984                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::cpu3.inst     0.005133                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.005133                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::cpu3.inst     0.005133                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.005133                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::cpu3.inst     0.005133                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.005133                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::cpu3.inst 63896.687500                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 63896.687500                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::cpu3.inst 63896.687500                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 63896.687500                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::cpu3.inst 63896.687500                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 63896.687500                       # average overall mshr miss latency
system.cpu3.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED    345253401                       # Cumulative time (in ticks) in various power states
system.cpu3.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu3.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu3.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu3.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu3.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu3.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu3.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu3.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu3.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED    345253401                       # Cumulative time (in ticks) in various power states
system.cpu3.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.tags.pwrStateResidencyTicks::UNDEFINED    345253401                       # Cumulative time (in ticks) in various power states
system.cpu3.l2cache.tags.replacements             134                       # number of replacements
system.cpu3.l2cache.tags.tagsinuse        1810.093228                       # Cycle average of tags in use
system.cpu3.l2cache.tags.total_refs              1429                       # Total number of references to valid blocks.
system.cpu3.l2cache.tags.sampled_refs            2333                       # Sample count of references to valid blocks.
system.cpu3.l2cache.tags.avg_refs            0.612516                       # Average number of references to valid blocks.
system.cpu3.l2cache.tags.warmup_cycle           63000                       # Cycle when the warmup percentage was hit.
system.cpu3.l2cache.tags.occ_blocks::writebacks    22.908657                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::cpu3.inst   871.043600                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::cpu3.data   916.140971                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_percent::writebacks     0.005593                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::cpu3.inst     0.212657                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::cpu3.data     0.223667                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::total     0.441917                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_task_id_blocks::1024         2199                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::2         2198                       # Occupied blocks per task id
system.cpu3.l2cache.tags.occ_task_id_percent::1024     0.536865                       # Percentage of cache occupancy per task id
system.cpu3.l2cache.tags.tag_accesses           17457                       # Number of tag accesses
system.cpu3.l2cache.tags.data_accesses          17457                       # Number of data accesses
system.cpu3.l2cache.pwrStateResidencyTicks::UNDEFINED    345253401                       # Cumulative time (in ticks) in various power states
system.cpu3.l2cache.WritebackDirty_hits::writebacks          549                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackDirty_hits::total          549                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackClean_hits::writebacks          638                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_hits::total          638                       # number of WritebackClean hits
system.cpu3.l2cache.ReadExReq_hits::cpu3.data            4                       # number of ReadExReq hits
system.cpu3.l2cache.ReadExReq_hits::total            4                       # number of ReadExReq hits
system.cpu3.l2cache.ReadCleanReq_hits::cpu3.inst           74                       # number of ReadCleanReq hits
system.cpu3.l2cache.ReadCleanReq_hits::total           74                       # number of ReadCleanReq hits
system.cpu3.l2cache.ReadSharedReq_hits::cpu3.data           27                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_hits::total           27                       # number of ReadSharedReq hits
system.cpu3.l2cache.demand_hits::cpu3.inst           74                       # number of demand (read+write) hits
system.cpu3.l2cache.demand_hits::cpu3.data           31                       # number of demand (read+write) hits
system.cpu3.l2cache.demand_hits::total            105                       # number of demand (read+write) hits
system.cpu3.l2cache.overall_hits::cpu3.inst           74                       # number of overall hits
system.cpu3.l2cache.overall_hits::cpu3.data           31                       # number of overall hits
system.cpu3.l2cache.overall_hits::total           105                       # number of overall hits
system.cpu3.l2cache.ReadExReq_misses::cpu3.data          915                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_misses::total          915                       # number of ReadExReq misses
system.cpu3.l2cache.ReadCleanReq_misses::cpu3.inst         1078                       # number of ReadCleanReq misses
system.cpu3.l2cache.ReadCleanReq_misses::total         1078                       # number of ReadCleanReq misses
system.cpu3.l2cache.ReadSharedReq_misses::cpu3.data          306                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::total          306                       # number of ReadSharedReq misses
system.cpu3.l2cache.demand_misses::cpu3.inst         1078                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::cpu3.data         1221                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::total         2299                       # number of demand (read+write) misses
system.cpu3.l2cache.overall_misses::cpu3.inst         1078                       # number of overall misses
system.cpu3.l2cache.overall_misses::cpu3.data         1221                       # number of overall misses
system.cpu3.l2cache.overall_misses::total         2299                       # number of overall misses
system.cpu3.l2cache.ReadExReq_miss_latency::cpu3.data     54900711                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_miss_latency::total     54900711                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadCleanReq_miss_latency::cpu3.inst     72221706                       # number of ReadCleanReq miss cycles
system.cpu3.l2cache.ReadCleanReq_miss_latency::total     72221706                       # number of ReadCleanReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::cpu3.data     21558753                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::total     21558753                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.demand_miss_latency::cpu3.inst     72221706                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::cpu3.data     76459464                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::total    148681170                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.overall_miss_latency::cpu3.inst     72221706                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::cpu3.data     76459464                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::total    148681170                       # number of overall miss cycles
system.cpu3.l2cache.WritebackDirty_accesses::writebacks          549                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackDirty_accesses::total          549                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_accesses::writebacks          638                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_accesses::total          638                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_accesses::cpu3.data          919                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_accesses::total          919                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadCleanReq_accesses::cpu3.inst         1152                       # number of ReadCleanReq accesses(hits+misses)
system.cpu3.l2cache.ReadCleanReq_accesses::total         1152                       # number of ReadCleanReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::cpu3.data          333                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::total          333                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.demand_accesses::cpu3.inst         1152                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::cpu3.data         1252                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::total         2404                       # number of demand (read+write) accesses
system.cpu3.l2cache.overall_accesses::cpu3.inst         1152                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::cpu3.data         1252                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::total         2404                       # number of overall (read+write) accesses
system.cpu3.l2cache.ReadExReq_miss_rate::cpu3.data     0.995647                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_miss_rate::total     0.995647                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadCleanReq_miss_rate::cpu3.inst     0.935764                       # miss rate for ReadCleanReq accesses
system.cpu3.l2cache.ReadCleanReq_miss_rate::total     0.935764                       # miss rate for ReadCleanReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::cpu3.data     0.918919                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::total     0.918919                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.demand_miss_rate::cpu3.inst     0.935764                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::cpu3.data     0.975240                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::total     0.956323                       # miss rate for demand accesses
system.cpu3.l2cache.overall_miss_rate::cpu3.inst     0.935764                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::cpu3.data     0.975240                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::total     0.956323                       # miss rate for overall accesses
system.cpu3.l2cache.ReadExReq_avg_miss_latency::cpu3.data 60000.777049                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_avg_miss_latency::total 60000.777049                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadCleanReq_avg_miss_latency::cpu3.inst 66996.016698                       # average ReadCleanReq miss latency
system.cpu3.l2cache.ReadCleanReq_avg_miss_latency::total 66996.016698                       # average ReadCleanReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::cpu3.data 70453.441176                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::total 70453.441176                       # average ReadSharedReq miss latency
system.cpu3.l2cache.demand_avg_miss_latency::cpu3.inst 66996.016698                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::cpu3.data 62620.363636                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::total 64672.105263                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::cpu3.inst 66996.016698                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::cpu3.data 62620.363636                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::total 64672.105263                       # average overall miss latency
system.cpu3.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.writebacks::writebacks            9                       # number of writebacks
system.cpu3.l2cache.writebacks::total               9                       # number of writebacks
system.cpu3.l2cache.CleanEvict_mshr_misses::writebacks           19                       # number of CleanEvict MSHR misses
system.cpu3.l2cache.CleanEvict_mshr_misses::total           19                       # number of CleanEvict MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_misses::cpu3.data          915                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_misses::total          915                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadCleanReq_mshr_misses::cpu3.inst         1078                       # number of ReadCleanReq MSHR misses
system.cpu3.l2cache.ReadCleanReq_mshr_misses::total         1078                       # number of ReadCleanReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::cpu3.data          306                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::total          306                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.demand_mshr_misses::cpu3.inst         1078                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::cpu3.data         1221                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::total         2299                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.overall_mshr_misses::cpu3.inst         1078                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::cpu3.data         1221                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::total         2299                       # number of overall MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::cpu3.data     52310496                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::total     52310496                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadCleanReq_mshr_miss_latency::cpu3.inst     69169884                       # number of ReadCleanReq MSHR miss cycles
system.cpu3.l2cache.ReadCleanReq_mshr_miss_latency::total     69169884                       # number of ReadCleanReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::cpu3.data     20690728                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::total     20690728                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::cpu3.inst     69169884                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::cpu3.data     73001224                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::total    142171108                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::cpu3.inst     69169884                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::cpu3.data     73001224                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::total    142171108                       # number of overall MSHR miss cycles
system.cpu3.l2cache.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.cpu3.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::cpu3.data     0.995647                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::total     0.995647                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadCleanReq_mshr_miss_rate::cpu3.inst     0.935764                       # mshr miss rate for ReadCleanReq accesses
system.cpu3.l2cache.ReadCleanReq_mshr_miss_rate::total     0.935764                       # mshr miss rate for ReadCleanReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::cpu3.data     0.918919                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::total     0.918919                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.demand_mshr_miss_rate::cpu3.inst     0.935764                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::cpu3.data     0.975240                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::total     0.956323                       # mshr miss rate for demand accesses
system.cpu3.l2cache.overall_mshr_miss_rate::cpu3.inst     0.935764                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::cpu3.data     0.975240                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::total     0.956323                       # mshr miss rate for overall accesses
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::cpu3.data 57169.940984                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::total 57169.940984                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu3.inst 64165.012987                       # average ReadCleanReq mshr miss latency
system.cpu3.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 64165.012987                       # average ReadCleanReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu3.data 67616.758170                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 67616.758170                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::cpu3.inst 64165.012987                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::cpu3.data 59788.062244                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::total 61840.412353                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::cpu3.inst 64165.012987                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::cpu3.data 59788.062244                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::total 61840.412353                       # average overall mshr miss latency
system.cpu3.toL2Bus.snoop_filter.tot_requests         3784                       # Total number of requests made to the snoop filter.
system.cpu3.toL2Bus.snoop_filter.hit_single_requests         1380                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.toL2Bus.snoop_filter.hit_multi_requests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.toL2Bus.snoop_filter.tot_snoops           88                       # Total number of snoops made to the snoop filter.
system.cpu3.toL2Bus.snoop_filter.hit_single_snoops           88                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.toL2Bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.toL2Bus.pwrStateResidencyTicks::UNDEFINED    345253401                       # Cumulative time (in ticks) in various power states
system.cpu3.toL2Bus.trans_dist::ReadResp         1485                       # Transaction distribution
system.cpu3.toL2Bus.trans_dist::WritebackDirty          558                       # Transaction distribution
system.cpu3.toL2Bus.trans_dist::WritebackClean          640                       # Transaction distribution
system.cpu3.toL2Bus.trans_dist::CleanEvict          316                       # Transaction distribution
system.cpu3.toL2Bus.trans_dist::ReadExReq          919                       # Transaction distribution
system.cpu3.toL2Bus.trans_dist::ReadExResp          919                       # Transaction distribution
system.cpu3.toL2Bus.trans_dist::ReadCleanReq         1152                       # Transaction distribution
system.cpu3.toL2Bus.trans_dist::ReadSharedReq          333                       # Transaction distribution
system.cpu3.toL2Bus.pkt_count_system.cpu3.icache.mem_side::system.cpu3.l2cache.cpu_side         2944                       # Packet count per connected master and slave (bytes)
system.cpu3.toL2Bus.pkt_count_system.cpu3.dcache.mem_side::system.cpu3.l2cache.cpu_side         3244                       # Packet count per connected master and slave (bytes)
system.cpu3.toL2Bus.pkt_count::total             6188                       # Packet count per connected master and slave (bytes)
system.cpu3.toL2Bus.pkt_size_system.cpu3.icache.mem_side::system.cpu3.l2cache.cpu_side       114688                       # Cumulative packet size per connected master and slave (bytes)
system.cpu3.toL2Bus.pkt_size_system.cpu3.dcache.mem_side::system.cpu3.l2cache.cpu_side       115264                       # Cumulative packet size per connected master and slave (bytes)
system.cpu3.toL2Bus.pkt_size::total            229952                       # Cumulative packet size per connected master and slave (bytes)
system.cpu3.toL2Bus.snoops                        134                       # Total snoops (count)
system.cpu3.toL2Bus.snoopTraffic                  576                       # Total snoop traffic (bytes)
system.cpu3.toL2Bus.snoop_fanout::samples         2538                       # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::mean       0.035855                       # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::stdev      0.185965                       # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::0              2447     96.41%     96.41% # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::1                91      3.59%    100.00% # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::2                 0      0.00%    100.00% # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::3                 0      0.00%    100.00% # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::4                 0      0.00%    100.00% # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::total          2538                       # Request fanout histogram
system.cpu3.toL2Bus.reqLayer0.occupancy       2051946                       # Layer occupancy (ticks)
system.cpu3.toL2Bus.reqLayer0.utilization          0.6                       # Layer utilization (%)
system.cpu3.toL2Bus.respLayer0.occupancy      1150848                       # Layer occupancy (ticks)
system.cpu3.toL2Bus.respLayer0.utilization          0.3                       # Layer utilization (%)
system.cpu3.toL2Bus.respLayer1.occupancy      1250748                       # Layer occupancy (ticks)
system.cpu3.toL2Bus.respLayer1.utilization          0.4                       # Layer utilization (%)
system.l3.tags.pwrStateResidencyTicks::UNDEFINED    345253401                       # Cumulative time (in ticks) in various power states
system.l3.tags.replacements                         0                       # number of replacements
system.l3.tags.tagsinuse                  7516.220256                       # Cycle average of tags in use
system.l3.tags.total_refs                         348                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                      9218                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                      0.037752                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                     55000                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::cpu0.inst       933.174910                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu0.data       950.544698                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu1.inst       928.297727                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu1.data       950.355816                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu2.inst       927.733254                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu2.data       950.205011                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu3.inst       926.921755                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu3.data       948.987085                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::cpu0.inst        0.007120                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu0.data        0.007252                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu1.inst        0.007082                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu1.data        0.007251                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu2.inst        0.007078                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu2.data        0.007249                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu3.inst        0.007072                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu3.data        0.007240                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total            0.057344                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024          9218                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::2         9214                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024     0.070328                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                    162274                       # Number of tag accesses
system.l3.tags.data_accesses                   162274                       # Number of data accesses
system.l3.pwrStateResidencyTicks::UNDEFINED    345253401                       # Cumulative time (in ticks) in various power states
system.l3.WritebackDirty_hits::writebacks           29                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total               29                       # number of WritebackDirty hits
system.l3.ReadExReq_hits::cpu0.data                 1                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                     1                       # number of ReadExReq hits
system.l3.ReadSharedReq_hits::cpu0.data             1                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::cpu3.data             1                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::total                 2                       # number of ReadSharedReq hits
system.l3.demand_hits::cpu0.data                    2                       # number of demand (read+write) hits
system.l3.demand_hits::cpu3.data                    1                       # number of demand (read+write) hits
system.l3.demand_hits::total                        3                       # number of demand (read+write) hits
system.l3.overall_hits::cpu0.data                   2                       # number of overall hits
system.l3.overall_hits::cpu3.data                   1                       # number of overall hits
system.l3.overall_hits::total                       3                       # number of overall hits
system.l3.ReadExReq_misses::cpu0.data             914                       # number of ReadExReq misses
system.l3.ReadExReq_misses::cpu1.data             913                       # number of ReadExReq misses
system.l3.ReadExReq_misses::cpu2.data             914                       # number of ReadExReq misses
system.l3.ReadExReq_misses::cpu3.data             915                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total                3656                       # number of ReadExReq misses
system.l3.ReadSharedReq_misses::cpu0.inst         1088                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu0.data          312                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu1.inst         1080                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu1.data          310                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu2.inst         1080                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu2.data          309                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu3.inst         1078                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu3.data          305                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::total            5562                       # number of ReadSharedReq misses
system.l3.demand_misses::cpu0.inst               1088                       # number of demand (read+write) misses
system.l3.demand_misses::cpu0.data               1226                       # number of demand (read+write) misses
system.l3.demand_misses::cpu1.inst               1080                       # number of demand (read+write) misses
system.l3.demand_misses::cpu1.data               1223                       # number of demand (read+write) misses
system.l3.demand_misses::cpu2.inst               1080                       # number of demand (read+write) misses
system.l3.demand_misses::cpu2.data               1223                       # number of demand (read+write) misses
system.l3.demand_misses::cpu3.inst               1078                       # number of demand (read+write) misses
system.l3.demand_misses::cpu3.data               1220                       # number of demand (read+write) misses
system.l3.demand_misses::total                   9218                       # number of demand (read+write) misses
system.l3.overall_misses::cpu0.inst              1088                       # number of overall misses
system.l3.overall_misses::cpu0.data              1226                       # number of overall misses
system.l3.overall_misses::cpu1.inst              1080                       # number of overall misses
system.l3.overall_misses::cpu1.data              1223                       # number of overall misses
system.l3.overall_misses::cpu2.inst              1080                       # number of overall misses
system.l3.overall_misses::cpu2.data              1223                       # number of overall misses
system.l3.overall_misses::cpu3.inst              1078                       # number of overall misses
system.l3.overall_misses::cpu3.data              1220                       # number of overall misses
system.l3.overall_misses::total                  9218                       # number of overall misses
system.l3.ReadExReq_miss_latency::cpu0.data     48006840                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::cpu1.data     50262004                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::cpu2.data     48340553                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::cpu3.data     48459461                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total     195068858                       # number of ReadExReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu0.inst     65948178                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu0.data     22262291                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu1.inst     64476921                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu1.data     19721547                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu2.inst     66702827                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu2.data     20773850                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu3.inst     64557053                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu3.data     19352590                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::total    343795257                       # number of ReadSharedReq miss cycles
system.l3.demand_miss_latency::cpu0.inst     65948178                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu0.data     70269131                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu1.inst     64476921                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu1.data     69983551                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu2.inst     66702827                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu2.data     69114403                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu3.inst     64557053                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu3.data     67812051                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total        538864115                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::cpu0.inst     65948178                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu0.data     70269131                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu1.inst     64476921                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu1.data     69983551                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu2.inst     66702827                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu2.data     69114403                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu3.inst     64557053                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu3.data     67812051                       # number of overall miss cycles
system.l3.overall_miss_latency::total       538864115                       # number of overall miss cycles
system.l3.WritebackDirty_accesses::writebacks           29                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total           29                       # number of WritebackDirty accesses(hits+misses)
system.l3.ReadExReq_accesses::cpu0.data           915                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::cpu1.data           913                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::cpu2.data           914                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::cpu3.data           915                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total              3657                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu0.inst         1088                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu0.data          313                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu1.inst         1080                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu1.data          310                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu2.inst         1080                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu2.data          309                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu3.inst         1078                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu3.data          306                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::total          5564                       # number of ReadSharedReq accesses(hits+misses)
system.l3.demand_accesses::cpu0.inst             1088                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu0.data             1228                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu1.inst             1080                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu1.data             1223                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu2.inst             1080                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu2.data             1223                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu3.inst             1078                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu3.data             1221                       # number of demand (read+write) accesses
system.l3.demand_accesses::total                 9221                       # number of demand (read+write) accesses
system.l3.overall_accesses::cpu0.inst            1088                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu0.data            1228                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu1.inst            1080                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu1.data            1223                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu2.inst            1080                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu2.data            1223                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu3.inst            1078                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu3.data            1221                       # number of overall (read+write) accesses
system.l3.overall_accesses::total                9221                       # number of overall (read+write) accesses
system.l3.ReadExReq_miss_rate::cpu0.data     0.998907                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::cpu1.data            1                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::cpu2.data            1                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::cpu3.data            1                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.999727                       # miss rate for ReadExReq accesses
system.l3.ReadSharedReq_miss_rate::cpu0.inst            1                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu0.data     0.996805                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu1.inst            1                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu1.data            1                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu2.inst            1                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu2.data            1                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu3.inst            1                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu3.data     0.996732                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::total     0.999641                       # miss rate for ReadSharedReq accesses
system.l3.demand_miss_rate::cpu0.inst               1                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu0.data        0.998371                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu1.inst               1                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu1.data               1                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu2.inst               1                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu2.data               1                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu3.inst               1                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu3.data        0.999181                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.999675                       # miss rate for demand accesses
system.l3.overall_miss_rate::cpu0.inst              1                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu0.data       0.998371                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu1.inst              1                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu1.data              1                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu2.inst              1                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu2.data              1                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu3.inst              1                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu3.data       0.999181                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.999675                       # miss rate for overall accesses
system.l3.ReadExReq_avg_miss_latency::cpu0.data 52523.894967                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::cpu1.data 55051.483023                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::cpu2.data 52889.007659                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::cpu3.data 52961.159563                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 53355.814551                       # average ReadExReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu0.inst 60614.134191                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu0.data 71353.496795                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu1.inst 59700.852778                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu1.data 63617.893548                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu2.inst 61761.876852                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu2.data 67229.288026                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu3.inst 59885.948980                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu3.data 63451.114754                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::total 61811.444984                       # average ReadSharedReq miss latency
system.l3.demand_avg_miss_latency::cpu0.inst 60614.134191                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu0.data 57315.767537                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu1.inst 59700.852778                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu1.data 57222.854456                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu2.inst 61761.876852                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu2.data 56512.185609                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu3.inst 59885.948980                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu3.data 55583.648361                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 58457.812432                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu0.inst 60614.134191                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu0.data 57315.767537                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu1.inst 59700.852778                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu1.data 57222.854456                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu2.inst 61761.876852                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu2.data 56512.185609                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu3.inst 59885.948980                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu3.data 55583.648361                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 58457.812432                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.ReadExReq_mshr_misses::cpu0.data          914                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::cpu1.data          913                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::cpu2.data          914                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::cpu3.data          915                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total           3656                       # number of ReadExReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu0.inst         1088                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu0.data          312                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu1.inst         1080                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu1.data          310                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu2.inst         1080                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu2.data          309                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu3.inst         1078                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu3.data          305                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::total         5562                       # number of ReadSharedReq MSHR misses
system.l3.demand_mshr_misses::cpu0.inst          1088                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu0.data          1226                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu1.inst          1080                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu1.data          1223                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu2.inst          1080                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu2.data          1223                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu3.inst          1078                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu3.data          1220                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total              9218                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::cpu0.inst         1088                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu0.data         1226                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu1.inst         1080                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu1.data         1223                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu2.inst         1080                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu2.data         1223                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu3.inst         1078                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu3.data         1220                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total             9218                       # number of overall MSHR misses
system.l3.ReadExReq_mshr_miss_latency::cpu0.data     41765708                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::cpu1.data     44031042                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::cpu2.data     42101182                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::cpu3.data     42215243                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total    170113175                       # number of ReadExReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu0.inst     58522008                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu0.data     20133545                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu1.inst     57105454                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu1.data     17606088                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu2.inst     59326779                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu2.data     18666252                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu3.inst     57196911                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu3.data     17268937                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::total    305825974                       # number of ReadSharedReq MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu0.inst     58522008                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu0.data     61899253                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu1.inst     57105454                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu1.data     61637130                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu2.inst     59326779                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu2.data     60767434                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu3.inst     57196911                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu3.data     59484180                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total    475939149                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu0.inst     58522008                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu0.data     61899253                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu1.inst     57105454                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu1.data     61637130                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu2.inst     59326779                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu2.data     60767434                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu3.inst     57196911                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu3.data     59484180                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total    475939149                       # number of overall MSHR miss cycles
system.l3.ReadExReq_mshr_miss_rate::cpu0.data     0.998907                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::cpu1.data            1                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::cpu2.data            1                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::cpu3.data            1                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.999727                       # mshr miss rate for ReadExReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu0.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu0.data     0.996805                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu1.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu1.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu2.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu2.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu3.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu3.data     0.996732                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::total     0.999641                       # mshr miss rate for ReadSharedReq accesses
system.l3.demand_mshr_miss_rate::cpu0.inst            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu0.data     0.998371                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu1.inst            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu1.data            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu2.inst            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu2.data            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu3.inst            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu3.data     0.999181                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.999675                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::cpu0.inst            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu0.data     0.998371                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu1.inst            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu1.data            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu2.inst            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu2.data            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu3.inst            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu3.data     0.999181                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.999675                       # mshr miss rate for overall accesses
system.l3.ReadExReq_avg_mshr_miss_latency::cpu0.data 45695.522976                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::cpu1.data 48226.771084                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::cpu2.data 46062.562363                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::cpu3.data 46136.877596                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 46529.861871                       # average ReadExReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu0.inst 53788.610294                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu0.data 64530.592949                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu1.inst 52875.420370                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu1.data 56793.832258                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu2.inst 54932.202778                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu2.data 60408.582524                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu3.inst 53058.358998                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu3.data 56619.465574                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::total 54984.892844                       # average ReadSharedReq mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu0.inst 53788.610294                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu0.data 50488.787113                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu1.inst 52875.420370                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu1.data 50398.307441                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu2.inst 54932.202778                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu2.data 49687.190515                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu3.inst 53058.358998                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu3.data 48757.524590                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 51631.498047                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu0.inst 53788.610294                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu0.data 50488.787113                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu1.inst 52875.420370                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu1.data 50398.307441                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu2.inst 54932.202778                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu2.data 49687.190515                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu3.inst 53058.358998                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu3.data 48757.524590                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 51631.498047                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests          9218                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED    345253401                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               5562                       # Transaction distribution
system.membus.trans_dist::ReadExReq              3656                       # Transaction distribution
system.membus.trans_dist::ReadExResp             3656                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          5562                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port        18436                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total        18436                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  18436                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port       589952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total       589952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  589952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              9218                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    9218    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                9218                       # Request fanout histogram
system.membus.reqLayer8.occupancy            11990644                       # Layer occupancy (ticks)
system.membus.reqLayer8.utilization               3.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy           48906773                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             14.2                       # Layer utilization (%)
system.tol3bus.snoop_filter.tot_requests         9566                       # Total number of requests made to the snoop filter.
system.tol3bus.snoop_filter.hit_single_requests          345                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.tol3bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.pwrStateResidencyTicks::UNDEFINED    345253401                       # Cumulative time (in ticks) in various power states
system.tol3bus.trans_dist::ReadResp              5564                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty           29                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict             316                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq             3657                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp            3657                       # Transaction distribution
system.tol3bus.trans_dist::ReadSharedReq         5564                       # Transaction distribution
system.tol3bus.pkt_count_system.cpu0.l2cache.mem_side::system.l3.cpu_side         4737                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_count_system.cpu1.l2cache.mem_side::system.l3.cpu_side         4677                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_count_system.cpu2.l2cache.mem_side::system.l3.cpu_side         4710                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_count_system.cpu3.l2cache.mem_side::system.l3.cpu_side         4663                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_count::total                 18787                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.cpu0.l2cache.mem_side::system.l3.cpu_side       148928                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.pkt_size_system.cpu1.l2cache.mem_side::system.l3.cpu_side       147584                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.pkt_size_system.cpu2.l2cache.mem_side::system.l3.cpu_side       147776                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.pkt_size_system.cpu3.l2cache.mem_side::system.l3.cpu_side       147712                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.pkt_size::total                 592000                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                               0                       # Total snoops (count)
system.tol3bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples             9221                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean                   0                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                   9221    100.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::1                      0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::total               9221                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy           14224253                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              4.1                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy           7350632                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             2.1                       # Layer utilization (%)
system.tol3bus.respLayer1.occupancy           7312112                       # Layer occupancy (ticks)
system.tol3bus.respLayer1.utilization             2.1                       # Layer utilization (%)
system.tol3bus.respLayer2.occupancy           7306983                       # Layer occupancy (ticks)
system.tol3bus.respLayer2.utilization             2.1                       # Layer utilization (%)
system.tol3bus.respLayer3.occupancy           7295327                       # Layer occupancy (ticks)
system.tol3bus.respLayer3.utilization             2.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
