# Verilog-HDL-mixed-signal-simulation
Mixed signal simulation via Verilog HDL
