{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1526900619830 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1526900619833 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 21 13:03:39 2018 " "Processing started: Mon May 21 13:03:39 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1526900619833 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1526900619833 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off test_sisa -c test_sisa --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off test_sisa -c test_sisa --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1526900619834 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1526900620439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interrupt_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file interrupt_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 interrupt_controller-Structure " "Found design unit 1: interrupt_controller-Structure" {  } { { "interrupt_controller.vhd" "" { Text "/home/alfredu/Downloads/PEC-2018/ProcesadorMulticicleTLB/interrupt_controller.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526900621199 ""} { "Info" "ISGN_ENTITY_NAME" "1 interrupt_controller " "Found entity 1: interrupt_controller" {  } { { "interrupt_controller.vhd" "" { Text "/home/alfredu/Downloads/PEC-2018/ProcesadorMulticicleTLB/interrupt_controller.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526900621199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526900621199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file display16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Display7-Structure " "Found design unit 1: Display7-Structure" {  } { { "display16.vhd" "" { Text "/home/alfredu/Downloads/PEC-2018/ProcesadorMulticicleTLB/display16.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526900621200 ""} { "Info" "ISGN_ENTITY_NAME" "1 Display7 " "Found entity 1: Display7" {  } { { "display16.vhd" "" { Text "/home/alfredu/Downloads/PEC-2018/ProcesadorMulticicleTLB/display16.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526900621200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526900621200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_sync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_sync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_sync-vga_sync_arch " "Found design unit 1: vga_sync-vga_sync_arch" {  } { { "vga_sync.vhd" "" { Text "/home/alfredu/Downloads/PEC-2018/ProcesadorMulticicleTLB/vga_sync.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526900621201 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga_sync " "Found entity 1: vga_sync" {  } { { "vga_sync.vhd" "" { Text "/home/alfredu/Downloads/PEC-2018/ProcesadorMulticicleTLB/vga_sync.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526900621201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526900621201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_ram_dual.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_ram_dual.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_ram_dual-vga_ram_dual_arch " "Found design unit 1: vga_ram_dual-vga_ram_dual_arch" {  } { { "vga_ram_dual.vhd" "" { Text "/home/alfredu/Downloads/PEC-2018/ProcesadorMulticicleTLB/vga_ram_dual.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526900621202 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga_ram_dual " "Found entity 1: vga_ram_dual" {  } { { "vga_ram_dual.vhd" "" { Text "/home/alfredu/Downloads/PEC-2018/ProcesadorMulticicleTLB/vga_ram_dual.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526900621202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526900621202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_font_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_font_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_font_rom-vga_font_rom_arch " "Found design unit 1: vga_font_rom-vga_font_rom_arch" {  } { { "vga_font_rom.vhd" "" { Text "/home/alfredu/Downloads/PEC-2018/ProcesadorMulticicleTLB/vga_font_rom.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526900621207 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga_font_rom " "Found entity 1: vga_font_rom" {  } { { "vga_font_rom.vhd" "" { Text "/home/alfredu/Downloads/PEC-2018/ProcesadorMulticicleTLB/vga_font_rom.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526900621207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526900621207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_controller-vga_controller_rtl " "Found design unit 1: vga_controller-vga_controller_rtl" {  } { { "vga_controller.vhd" "" { Text "/home/alfredu/Downloads/PEC-2018/ProcesadorMulticicleTLB/vga_controller.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526900621208 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "vga_controller.vhd" "" { Text "/home/alfredu/Downloads/PEC-2018/ProcesadorMulticicleTLB/vga_controller.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526900621208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526900621208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidad_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file unidad_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 unidad_control-Structure " "Found design unit 1: unidad_control-Structure" {  } { { "unidad_control.vhd" "" { Text "/home/alfredu/Downloads/PEC-2018/ProcesadorMulticicleTLB/unidad_control.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526900621210 ""} { "Info" "ISGN_ENTITY_NAME" "1 unidad_control " "Found entity 1: unidad_control" {  } { { "unidad_control.vhd" "" { Text "/home/alfredu/Downloads/PEC-2018/ProcesadorMulticicleTLB/unidad_control.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526900621210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526900621210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SRAMController.vhd 2 1 " "Found 2 design units, including 1 entities, in source file SRAMController.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SRAMController-comportament " "Found design unit 1: SRAMController-comportament" {  } { { "SRAMController.vhd" "" { Text "/home/alfredu/Downloads/PEC-2018/ProcesadorMulticicleTLB/SRAMController.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526900621211 ""} { "Info" "ISGN_ENTITY_NAME" "1 SRAMController " "Found entity 1: SRAMController" {  } { { "SRAMController.vhd" "" { Text "/home/alfredu/Downloads/PEC-2018/ProcesadorMulticicleTLB/SRAMController.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526900621211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526900621211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sisa.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sisa.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sisa-Structure " "Found design unit 1: sisa-Structure" {  } { { "sisa.vhd" "" { Text "/home/alfredu/Downloads/PEC-2018/ProcesadorMulticicleTLB/sisa.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526900621212 ""} { "Info" "ISGN_ENTITY_NAME" "1 sisa " "Found entity 1: sisa" {  } { { "sisa.vhd" "" { Text "/home/alfredu/Downloads/PEC-2018/ProcesadorMulticicleTLB/sisa.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526900621212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526900621212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.vhd 6 3 " "Found 6 design units, including 3 entities, in source file regfile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regfile-Structure " "Found design unit 1: regfile-Structure" {  } { { "regfile.vhd" "" { Text "/home/alfredu/Downloads/PEC-2018/ProcesadorMulticicleTLB/regfile.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526900621213 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 system_regfile-Structure " "Found design unit 2: system_regfile-Structure" {  } { { "regfile.vhd" "" { Text "/home/alfredu/Downloads/PEC-2018/ProcesadorMulticicleTLB/regfile.vhd" 140 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526900621213 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 generalp_regfile-Structure " "Found design unit 3: generalp_regfile-Structure" {  } { { "regfile.vhd" "" { Text "/home/alfredu/Downloads/PEC-2018/ProcesadorMulticicleTLB/regfile.vhd" 249 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526900621213 ""} { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.vhd" "" { Text "/home/alfredu/Downloads/PEC-2018/ProcesadorMulticicleTLB/regfile.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526900621213 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_regfile " "Found entity 2: system_regfile" {  } { { "regfile.vhd" "" { Text "/home/alfredu/Downloads/PEC-2018/ProcesadorMulticicleTLB/regfile.vhd" 119 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526900621213 ""} { "Info" "ISGN_ENTITY_NAME" "3 generalp_regfile " "Found entity 3: generalp_regfile" {  } { { "regfile.vhd" "" { Text "/home/alfredu/Downloads/PEC-2018/ProcesadorMulticicleTLB/regfile.vhd" 236 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526900621213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526900621213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2_keyboard.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ps2_keyboard.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ps2_keyboard_interface-trans " "Found design unit 1: ps2_keyboard_interface-trans" {  } { { "ps2_keyboard.vhd" "" { Text "/home/alfredu/Downloads/PEC-2018/ProcesadorMulticicleTLB/ps2_keyboard.vhd" 154 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526900621216 ""} { "Info" "ISGN_ENTITY_NAME" "1 ps2_keyboard_interface " "Found entity 1: ps2_keyboard_interface" {  } { { "ps2_keyboard.vhd" "" { Text "/home/alfredu/Downloads/PEC-2018/ProcesadorMulticicleTLB/ps2_keyboard.vhd" 122 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526900621216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526900621216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file proc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 proc-Structure " "Found design unit 1: proc-Structure" {  } { { "proc.vhd" "" { Text "/home/alfredu/Downloads/PEC-2018/ProcesadorMulticicleTLB/proc.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526900621217 ""} { "Info" "ISGN_ENTITY_NAME" "1 proc " "Found entity 1: proc" {  } { { "proc.vhd" "" { Text "/home/alfredu/Downloads/PEC-2018/ProcesadorMulticicleTLB/proc.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526900621217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526900621217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multi.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multi.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multi-Structure " "Found design unit 1: multi-Structure" {  } { { "multi.vhd" "" { Text "/home/alfredu/Downloads/PEC-2018/ProcesadorMulticicleTLB/multi.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526900621218 ""} { "Info" "ISGN_ENTITY_NAME" "1 multi " "Found entity 1: multi" {  } { { "multi.vhd" "" { Text "/home/alfredu/Downloads/PEC-2018/ProcesadorMulticicleTLB/multi.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526900621218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526900621218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MemoryController.vhd 2 1 " "Found 2 design units, including 1 entities, in source file MemoryController.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MemoryController-comportament " "Found design unit 1: MemoryController-comportament" {  } { { "MemoryController.vhd" "" { Text "/home/alfredu/Downloads/PEC-2018/ProcesadorMulticicleTLB/MemoryController.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526900621219 ""} { "Info" "ISGN_ENTITY_NAME" "1 MemoryController " "Found entity 1: MemoryController" {  } { { "MemoryController.vhd" "" { Text "/home/alfredu/Downloads/PEC-2018/ProcesadorMulticicleTLB/MemoryController.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526900621219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526900621219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keyboard_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file keyboard_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 keyboard_controller-Behavioral " "Found design unit 1: keyboard_controller-Behavioral" {  } { { "keyboard_controller.vhd" "" { Text "/home/alfredu/Downloads/PEC-2018/ProcesadorMulticicleTLB/keyboard_controller.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526900621220 ""} { "Info" "ISGN_ENTITY_NAME" "1 keyboard_controller " "Found entity 1: keyboard_controller" {  } { { "keyboard_controller.vhd" "" { Text "/home/alfredu/Downloads/PEC-2018/ProcesadorMulticicleTLB/keyboard_controller.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526900621220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526900621220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datapath-Structure " "Found design unit 1: datapath-Structure" {  } { { "datapath.vhd" "" { Text "/home/alfredu/Downloads/PEC-2018/ProcesadorMulticicleTLB/datapath.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526900621221 ""} { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.vhd" "" { Text "/home/alfredu/Downloads/PEC-2018/ProcesadorMulticicleTLB/datapath.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526900621221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526900621221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_l.vhd 2 1 " "Found 2 design units, including 1 entities, in source file control_l.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control_l-Structure " "Found design unit 1: control_l-Structure" {  } { { "control_l.vhd" "" { Text "/home/alfredu/Downloads/PEC-2018/ProcesadorMulticicleTLB/control_l.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526900621222 ""} { "Info" "ISGN_ENTITY_NAME" "1 control_l " "Found entity 1: control_l" {  } { { "control_l.vhd" "" { Text "/home/alfredu/Downloads/PEC-2018/ProcesadorMulticicleTLB/control_l.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526900621222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526900621222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controladoresIO.vhd 4 2 " "Found 4 design units, including 2 entities, in source file controladoresIO.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controladores_IO-Structure " "Found design unit 1: controladores_IO-Structure" {  } { { "controladoresIO.vhd" "" { Text "/home/alfredu/Downloads/PEC-2018/ProcesadorMulticicleTLB/controladoresIO.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526900621223 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 counter_ms-Structure " "Found design unit 2: counter_ms-Structure" {  } { { "controladoresIO.vhd" "" { Text "/home/alfredu/Downloads/PEC-2018/ProcesadorMulticicleTLB/controladoresIO.vhd" 241 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526900621223 ""} { "Info" "ISGN_ENTITY_NAME" "1 controladores_IO " "Found entity 1: controladores_IO" {  } { { "controladoresIO.vhd" "" { Text "/home/alfredu/Downloads/PEC-2018/ProcesadorMulticicleTLB/controladoresIO.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526900621223 ""} { "Info" "ISGN_ENTITY_NAME" "2 counter_ms " "Found entity 2: counter_ms" {  } { { "controladoresIO.vhd" "" { Text "/home/alfredu/Downloads/PEC-2018/ProcesadorMulticicleTLB/controladoresIO.vhd" 231 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526900621223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526900621223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-Structure " "Found design unit 1: alu-Structure" {  } { { "alu.vhd" "" { Text "/home/alfredu/Downloads/PEC-2018/ProcesadorMulticicleTLB/alu.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526900621225 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.vhd" "" { Text "/home/alfredu/Downloads/PEC-2018/ProcesadorMulticicleTLB/alu.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526900621225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526900621225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "input_controllers.vhd 10 5 " "Found 10 design units, including 5 entities, in source file input_controllers.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 input_controllers-Structure " "Found design unit 1: input_controllers-Structure" {  } { { "input_controllers.vhd" "" { Text "/home/alfredu/Downloads/PEC-2018/ProcesadorMulticicleTLB/input_controllers.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526900621226 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 pulsadores-Structure " "Found design unit 2: pulsadores-Structure" {  } { { "input_controllers.vhd" "" { Text "/home/alfredu/Downloads/PEC-2018/ProcesadorMulticicleTLB/input_controllers.vhd" 144 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526900621226 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 interruptores-Structure " "Found design unit 3: interruptores-Structure" {  } { { "input_controllers.vhd" "" { Text "/home/alfredu/Downloads/PEC-2018/ProcesadorMulticicleTLB/input_controllers.vhd" 210 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526900621226 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 timer-Structure " "Found design unit 4: timer-Structure" {  } { { "input_controllers.vhd" "" { Text "/home/alfredu/Downloads/PEC-2018/ProcesadorMulticicleTLB/input_controllers.vhd" 272 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526900621226 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 keyboard_controller_intr-Structure " "Found design unit 5: keyboard_controller_intr-Structure" {  } { { "input_controllers.vhd" "" { Text "/home/alfredu/Downloads/PEC-2018/ProcesadorMulticicleTLB/input_controllers.vhd" 327 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526900621226 ""} { "Info" "ISGN_ENTITY_NAME" "1 input_controllers " "Found entity 1: input_controllers" {  } { { "input_controllers.vhd" "" { Text "/home/alfredu/Downloads/PEC-2018/ProcesadorMulticicleTLB/input_controllers.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526900621226 ""} { "Info" "ISGN_ENTITY_NAME" "2 pulsadores " "Found entity 2: pulsadores" {  } { { "input_controllers.vhd" "" { Text "/home/alfredu/Downloads/PEC-2018/ProcesadorMulticicleTLB/input_controllers.vhd" 133 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526900621226 ""} { "Info" "ISGN_ENTITY_NAME" "3 interruptores " "Found entity 3: interruptores" {  } { { "input_controllers.vhd" "" { Text "/home/alfredu/Downloads/PEC-2018/ProcesadorMulticicleTLB/input_controllers.vhd" 199 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526900621226 ""} { "Info" "ISGN_ENTITY_NAME" "4 timer " "Found entity 4: timer" {  } { { "input_controllers.vhd" "" { Text "/home/alfredu/Downloads/PEC-2018/ProcesadorMulticicleTLB/input_controllers.vhd" 262 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526900621226 ""} { "Info" "ISGN_ENTITY_NAME" "5 keyboard_controller_intr " "Found entity 5: keyboard_controller_intr" {  } { { "input_controllers.vhd" "" { Text "/home/alfredu/Downloads/PEC-2018/ProcesadorMulticicleTLB/input_controllers.vhd" 314 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526900621226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526900621226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exception_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file exception_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 exception_controller-Structure " "Found design unit 1: exception_controller-Structure" {  } { { "exception_controller.vhd" "" { Text "/home/alfredu/Downloads/PEC-2018/ProcesadorMulticicleTLB/exception_controller.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526900621228 ""} { "Info" "ISGN_ENTITY_NAME" "1 exception_controller " "Found entity 1: exception_controller" {  } { { "exception_controller.vhd" "" { Text "/home/alfredu/Downloads/PEC-2018/ProcesadorMulticicleTLB/exception_controller.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526900621228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526900621228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tlb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tlb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TLB-Structure " "Found design unit 1: TLB-Structure" {  } { { "tlb.vhd" "" { Text "/home/alfredu/Downloads/PEC-2018/ProcesadorMulticicleTLB/tlb.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526900621229 ""} { "Info" "ISGN_ENTITY_NAME" "1 TLB " "Found entity 1: TLB" {  } { { "tlb.vhd" "" { Text "/home/alfredu/Downloads/PEC-2018/ProcesadorMulticicleTLB/tlb.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526900621229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526900621229 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "sisa " "Elaborating entity \"sisa\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1526900621356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proc proc:proc0 " "Elaborating entity \"proc\" for hierarchy \"proc:proc0\"" {  } { { "sisa.vhd" "proc0" { Text "/home/alfredu/Downloads/PEC-2018/ProcesadorMulticicleTLB/sisa.vhd" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526900621368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unidad_control proc:proc0\|unidad_control:unidad_control0 " "Elaborating entity \"unidad_control\" for hierarchy \"proc:proc0\|unidad_control:unidad_control0\"" {  } { { "proc.vhd" "unidad_control0" { Text "/home/alfredu/Downloads/PEC-2018/ProcesadorMulticicleTLB/proc.vhd" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526900621371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_l proc:proc0\|unidad_control:unidad_control0\|control_l:control_l0 " "Elaborating entity \"control_l\" for hierarchy \"proc:proc0\|unidad_control:unidad_control0\|control_l:control_l0\"" {  } { { "unidad_control.vhd" "control_l0" { Text "/home/alfredu/Downloads/PEC-2018/ProcesadorMulticicleTLB/unidad_control.vhd" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526900621375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multi proc:proc0\|unidad_control:unidad_control0\|multi:multi0 " "Elaborating entity \"multi\" for hierarchy \"proc:proc0\|unidad_control:unidad_control0\|multi:multi0\"" {  } { { "unidad_control.vhd" "multi0" { Text "/home/alfredu/Downloads/PEC-2018/ProcesadorMulticicleTLB/unidad_control.vhd" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526900621379 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "state multi.vhd(52) " "VHDL Process Statement warning at multi.vhd(52): signal \"state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "multi.vhd" "" { Text "/home/alfredu/Downloads/PEC-2018/ProcesadorMulticicleTLB/multi.vhd" 52 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1526900621381 "|sisa|proc:proc0|unidad_control:unidad_control0|multi:multi0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_op\[0\] multi.vhd(85) " "Inferred latch for \"alu_op\[0\]\" at multi.vhd(85)" {  } { { "multi.vhd" "" { Text "/home/alfredu/Downloads/PEC-2018/ProcesadorMulticicleTLB/multi.vhd" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526900621381 "|sisa|proc:proc0|unidad_control:unidad_control0|multi:multi0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_op\[1\] multi.vhd(85) " "Inferred latch for \"alu_op\[1\]\" at multi.vhd(85)" {  } { { "multi.vhd" "" { Text "/home/alfredu/Downloads/PEC-2018/ProcesadorMulticicleTLB/multi.vhd" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526900621381 "|sisa|proc:proc0|unidad_control:unidad_control0|multi:multi0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_op\[2\] multi.vhd(85) " "Inferred latch for \"alu_op\[2\]\" at multi.vhd(85)" {  } { { "multi.vhd" "" { Text "/home/alfredu/Downloads/PEC-2018/ProcesadorMulticicleTLB/multi.vhd" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526900621381 "|sisa|proc:proc0|unidad_control:unidad_control0|multi:multi0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath proc:proc0\|datapath:datapath0 " "Elaborating entity \"datapath\" for hierarchy \"proc:proc0\|datapath:datapath0\"" {  } { { "proc.vhd" "datapath0" { Text "/home/alfredu/Downloads/PEC-2018/ProcesadorMulticicleTLB/proc.vhd" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526900621383 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mux_dreg_pcup datapath.vhd(87) " "Verilog HDL or VHDL warning at datapath.vhd(87): object \"mux_dreg_pcup\" assigned a value but never read" {  } { { "datapath.vhd" "" { Text "/home/alfredu/Downloads/PEC-2018/ProcesadorMulticicleTLB/datapath.vhd" 87 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1526900621384 "|sisa|proc:proc0|datapath:datapath0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu proc:proc0\|datapath:datapath0\|alu:alu0 " "Elaborating entity \"alu\" for hierarchy \"proc:proc0\|datapath:datapath0\|alu:alu0\"" {  } { { "datapath.vhd" "alu0" { Text "/home/alfredu/Downloads/PEC-2018/ProcesadorMulticicleTLB/datapath.vhd" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526900621385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile proc:proc0\|datapath:datapath0\|regfile:regfile0 " "Elaborating entity \"regfile\" for hierarchy \"proc:proc0\|datapath:datapath0\|regfile:regfile0\"" {  } { { "datapath.vhd" "regfile0" { Text "/home/alfredu/Downloads/PEC-2018/ProcesadorMulticicleTLB/datapath.vhd" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526900621389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_regfile proc:proc0\|datapath:datapath0\|regfile:regfile0\|system_regfile:system_regfile0 " "Elaborating entity \"system_regfile\" for hierarchy \"proc:proc0\|datapath:datapath0\|regfile:regfile0\|system_regfile:system_regfile0\"" {  } { { "regfile.vhd" "system_regfile0" { Text "/home/alfredu/Downloads/PEC-2018/ProcesadorMulticicleTLB/regfile.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526900621391 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "regs_sys regfile.vhd(166) " "VHDL Process Statement warning at regfile.vhd(166): signal \"regs_sys\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "regfile.vhd" "" { Text "/home/alfredu/Downloads/PEC-2018/ProcesadorMulticicleTLB/regfile.vhd" 166 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1526900621395 "|sisa|proc:proc0|datapath:datapath0|regfile:regfile0|system_regfile:system_regfile0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "generalp_regfile proc:proc0\|datapath:datapath0\|regfile:regfile0\|generalp_regfile:generalp_regfile0 " "Elaborating entity \"generalp_regfile\" for hierarchy \"proc:proc0\|datapath:datapath0\|regfile:regfile0\|generalp_regfile:generalp_regfile0\"" {  } { { "regfile.vhd" "generalp_regfile0" { Text "/home/alfredu/Downloads/PEC-2018/ProcesadorMulticicleTLB/regfile.vhd" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526900621396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MemoryController MemoryController:mem_ctrl0 " "Elaborating entity \"MemoryController\" for hierarchy \"MemoryController:mem_ctrl0\"" {  } { { "sisa.vhd" "mem_ctrl0" { Text "/home/alfredu/Downloads/PEC-2018/ProcesadorMulticicleTLB/sisa.vhd" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526900621400 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "instr_memory_limit MemoryController.vhd(58) " "VHDL Signal Declaration warning at MemoryController.vhd(58): used explicit default value for signal \"instr_memory_limit\" because signal was never assigned a value" {  } { { "MemoryController.vhd" "" { Text "/home/alfredu/Downloads/PEC-2018/ProcesadorMulticicleTLB/MemoryController.vhd" 58 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1526900621401 "|sisa|MemoryController:mem_ctrl0"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "vga_lower_limit MemoryController.vhd(59) " "VHDL Signal Declaration warning at MemoryController.vhd(59): used explicit default value for signal \"vga_lower_limit\" because signal was never assigned a value" {  } { { "MemoryController.vhd" "" { Text "/home/alfredu/Downloads/PEC-2018/ProcesadorMulticicleTLB/MemoryController.vhd" 59 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1526900621401 "|sisa|MemoryController:mem_ctrl0"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "vga_upper_limit MemoryController.vhd(60) " "VHDL Signal Declaration warning at MemoryController.vhd(60): used explicit default value for signal \"vga_upper_limit\" because signal was never assigned a value" {  } { { "MemoryController.vhd" "" { Text "/home/alfredu/Downloads/PEC-2018/ProcesadorMulticicleTLB/MemoryController.vhd" 60 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1526900621401 "|sisa|MemoryController:mem_ctrl0"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "sys_lower_limit MemoryController.vhd(62) " "VHDL Signal Declaration warning at MemoryController.vhd(62): used explicit default value for signal \"sys_lower_limit\" because signal was never assigned a value" {  } { { "MemoryController.vhd" "" { Text "/home/alfredu/Downloads/PEC-2018/ProcesadorMulticicleTLB/MemoryController.vhd" 62 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1526900621401 "|sisa|MemoryController:mem_ctrl0"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "sys_upper_limit MemoryController.vhd(63) " "VHDL Signal Declaration warning at MemoryController.vhd(63): used explicit default value for signal \"sys_upper_limit\" because signal was never assigned a value" {  } { { "MemoryController.vhd" "" { Text "/home/alfredu/Downloads/PEC-2018/ProcesadorMulticicleTLB/MemoryController.vhd" 63 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1526900621401 "|sisa|MemoryController:mem_ctrl0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SRAMController MemoryController:mem_ctrl0\|SRAMController:controller0 " "Elaborating entity \"SRAMController\" for hierarchy \"MemoryController:mem_ctrl0\|SRAMController:controller0\"" {  } { { "MemoryController.vhd" "controller0" { Text "/home/alfredu/Downloads/PEC-2018/ProcesadorMulticicleTLB/MemoryController.vhd" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526900621402 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "WR SRAMController.vhd(59) " "VHDL Process Statement warning at SRAMController.vhd(59): signal \"WR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SRAMController.vhd" "" { Text "/home/alfredu/Downloads/PEC-2018/ProcesadorMulticicleTLB/SRAMController.vhd" 59 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1526900621404 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dataToWrite0 SRAMController.vhd(60) " "VHDL Process Statement warning at SRAMController.vhd(60): signal \"dataToWrite0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SRAMController.vhd" "" { Text "/home/alfredu/Downloads/PEC-2018/ProcesadorMulticicleTLB/SRAMController.vhd" 60 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1526900621404 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "byte_m SRAMController.vhd(69) " "VHDL Process Statement warning at SRAMController.vhd(69): signal \"byte_m\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SRAMController.vhd" "" { Text "/home/alfredu/Downloads/PEC-2018/ProcesadorMulticicleTLB/SRAMController.vhd" 69 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1526900621404 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "address SRAMController.vhd(70) " "VHDL Process Statement warning at SRAMController.vhd(70): signal \"address\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SRAMController.vhd" "" { Text "/home/alfredu/Downloads/PEC-2018/ProcesadorMulticicleTLB/SRAMController.vhd" 70 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1526900621404 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "address SRAMController.vhd(71) " "VHDL Process Statement warning at SRAMController.vhd(71): signal \"address\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SRAMController.vhd" "" { Text "/home/alfredu/Downloads/PEC-2018/ProcesadorMulticicleTLB/SRAMController.vhd" 71 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1526900621404 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "byte_m SRAMController.vhd(80) " "VHDL Process Statement warning at SRAMController.vhd(80): signal \"byte_m\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SRAMController.vhd" "" { Text "/home/alfredu/Downloads/PEC-2018/ProcesadorMulticicleTLB/SRAMController.vhd" 80 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1526900621404 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "address SRAMController.vhd(81) " "VHDL Process Statement warning at SRAMController.vhd(81): signal \"address\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SRAMController.vhd" "" { Text "/home/alfredu/Downloads/PEC-2018/ProcesadorMulticicleTLB/SRAMController.vhd" 81 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1526900621404 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "address SRAMController.vhd(82) " "VHDL Process Statement warning at SRAMController.vhd(82): signal \"address\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SRAMController.vhd" "" { Text "/home/alfredu/Downloads/PEC-2018/ProcesadorMulticicleTLB/SRAMController.vhd" 82 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1526900621405 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "WR SRAMController.vhd(93) " "VHDL Process Statement warning at SRAMController.vhd(93): signal \"WR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SRAMController.vhd" "" { Text "/home/alfredu/Downloads/PEC-2018/ProcesadorMulticicleTLB/SRAMController.vhd" 93 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1526900621405 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "byte_m SRAMController.vhd(96) " "VHDL Process Statement warning at SRAMController.vhd(96): signal \"byte_m\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SRAMController.vhd" "" { Text "/home/alfredu/Downloads/PEC-2018/ProcesadorMulticicleTLB/SRAMController.vhd" 96 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1526900621405 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "address SRAMController.vhd(96) " "VHDL Process Statement warning at SRAMController.vhd(96): signal \"address\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SRAMController.vhd" "" { Text "/home/alfredu/Downloads/PEC-2018/ProcesadorMulticicleTLB/SRAMController.vhd" 96 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1526900621405 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SRAM_DQ SRAMController.vhd(100) " "VHDL Process Statement warning at SRAMController.vhd(100): signal \"SRAM_DQ\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SRAMController.vhd" "" { Text "/home/alfredu/Downloads/PEC-2018/ProcesadorMulticicleTLB/SRAMController.vhd" 100 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1526900621405 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "byte_m SRAMController.vhd(102) " "VHDL Process Statement warning at SRAMController.vhd(102): signal \"byte_m\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SRAMController.vhd" "" { Text "/home/alfredu/Downloads/PEC-2018/ProcesadorMulticicleTLB/SRAMController.vhd" 102 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1526900621405 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "address SRAMController.vhd(102) " "VHDL Process Statement warning at SRAMController.vhd(102): signal \"address\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SRAMController.vhd" "" { Text "/home/alfredu/Downloads/PEC-2018/ProcesadorMulticicleTLB/SRAMController.vhd" 102 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1526900621405 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SRAM_DQ SRAMController.vhd(106) " "VHDL Process Statement warning at SRAMController.vhd(106): signal \"SRAM_DQ\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SRAMController.vhd" "" { Text "/home/alfredu/Downloads/PEC-2018/ProcesadorMulticicleTLB/SRAMController.vhd" 106 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1526900621405 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SRAM_DQ SRAMController.vhd(108) " "VHDL Process Statement warning at SRAMController.vhd(108): signal \"SRAM_DQ\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SRAMController.vhd" "" { Text "/home/alfredu/Downloads/PEC-2018/ProcesadorMulticicleTLB/SRAMController.vhd" 108 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1526900621405 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "SRAM_WE_N SRAMController.vhd(48) " "VHDL Process Statement warning at SRAMController.vhd(48): inferring latch(es) for signal or variable \"SRAM_WE_N\", which holds its previous value in one or more paths through the process" {  } { { "SRAMController.vhd" "" { Text "/home/alfredu/Downloads/PEC-2018/ProcesadorMulticicleTLB/SRAMController.vhd" 48 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1526900621405 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "SRAM_LB_N SRAMController.vhd(48) " "VHDL Process Statement warning at SRAMController.vhd(48): inferring latch(es) for signal or variable \"SRAM_LB_N\", which holds its previous value in one or more paths through the process" {  } { { "SRAMController.vhd" "" { Text "/home/alfredu/Downloads/PEC-2018/ProcesadorMulticicleTLB/SRAMController.vhd" 48 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1526900621405 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "SRAM_UB_N SRAMController.vhd(48) " "VHDL Process Statement warning at SRAMController.vhd(48): inferring latch(es) for signal or variable \"SRAM_UB_N\", which holds its previous value in one or more paths through the process" {  } { { "SRAMController.vhd" "" { Text "/home/alfredu/Downloads/PEC-2018/ProcesadorMulticicleTLB/SRAMController.vhd" 48 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1526900621405 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "SRAM_DQ SRAMController.vhd(48) " "VHDL Process Statement warning at SRAMController.vhd(48): inferring latch(es) for signal or variable \"SRAM_DQ\", which holds its previous value in one or more paths through the process" {  } { { "SRAMController.vhd" "" { Text "/home/alfredu/Downloads/PEC-2018/ProcesadorMulticicleTLB/SRAMController.vhd" 48 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1526900621405 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "data_ext SRAMController.vhd(48) " "VHDL Process Statement warning at SRAMController.vhd(48): inferring latch(es) for signal or variable \"data_ext\", which holds its previous value in one or more paths through the process" {  } { { "SRAMController.vhd" "" { Text "/home/alfredu/Downloads/PEC-2018/ProcesadorMulticicleTLB/SRAMController.vhd" 48 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1526900621405 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_ext\[0\] SRAMController.vhd(48) " "Inferred latch for \"data_ext\[0\]\" at SRAMController.vhd(48)" {  } { { "SRAMController.vhd" "" { Text "/home/alfredu/Downloads/PEC-2018/ProcesadorMulticicleTLB/SRAMController.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526900621405 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_ext\[1\] SRAMController.vhd(48) " "Inferred latch for \"data_ext\[1\]\" at SRAMController.vhd(48)" {  } { { "SRAMController.vhd" "" { Text "/home/alfredu/Downloads/PEC-2018/ProcesadorMulticicleTLB/SRAMController.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526900621405 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_ext\[2\] SRAMController.vhd(48) " "Inferred latch for \"data_ext\[2\]\" at SRAMController.vhd(48)" {  } { { "SRAMController.vhd" "" { Text "/home/alfredu/Downloads/PEC-2018/ProcesadorMulticicleTLB/SRAMController.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526900621405 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_ext\[3\] SRAMController.vhd(48) " "Inferred latch for \"data_ext\[3\]\" at SRAMController.vhd(48)" {  } { { "SRAMController.vhd" "" { Text "/home/alfredu/Downloads/PEC-2018/ProcesadorMulticicleTLB/SRAMController.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526900621405 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_ext\[4\] SRAMController.vhd(48) " "Inferred latch for \"data_ext\[4\]\" at SRAMController.vhd(48)" {  } { { "SRAMController.vhd" "" { Text "/home/alfredu/Downloads/PEC-2018/ProcesadorMulticicleTLB/SRAMController.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526900621405 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_ext\[5\] SRAMController.vhd(48) " "Inferred latch for \"data_ext\[5\]\" at SRAMController.vhd(48)" {  } { { "SRAMController.vhd" "" { Text "/home/alfredu/Downloads/PEC-2018/ProcesadorMulticicleTLB/SRAMController.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526900621406 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_ext\[6\] SRAMController.vhd(48) " "Inferred latch for \"data_ext\[6\]\" at SRAMController.vhd(48)" {  } { { "SRAMController.vhd" "" { Text "/home/alfredu/Downloads/PEC-2018/ProcesadorMulticicleTLB/SRAMController.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526900621406 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_ext\[7\] SRAMController.vhd(48) " "Inferred latch for \"data_ext\[7\]\" at SRAMController.vhd(48)" {  } { { "SRAMController.vhd" "" { Text "/home/alfredu/Downloads/PEC-2018/ProcesadorMulticicleTLB/SRAMController.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526900621406 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_ext\[8\] SRAMController.vhd(48) " "Inferred latch for \"data_ext\[8\]\" at SRAMController.vhd(48)" {  } { { "SRAMController.vhd" "" { Text "/home/alfredu/Downloads/PEC-2018/ProcesadorMulticicleTLB/SRAMController.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526900621406 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_ext\[9\] SRAMController.vhd(48) " "Inferred latch for \"data_ext\[9\]\" at SRAMController.vhd(48)" {  } { { "SRAMController.vhd" "" { Text "/home/alfredu/Downloads/PEC-2018/ProcesadorMulticicleTLB/SRAMController.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526900621406 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_ext\[10\] SRAMController.vhd(48) " "Inferred latch for \"data_ext\[10\]\" at SRAMController.vhd(48)" {  } { { "SRAMController.vhd" "" { Text "/home/alfredu/Downloads/PEC-2018/ProcesadorMulticicleTLB/SRAMController.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526900621406 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_ext\[11\] SRAMController.vhd(48) " "Inferred latch for \"data_ext\[11\]\" at SRAMController.vhd(48)" {  } { { "SRAMController.vhd" "" { Text "/home/alfredu/Downloads/PEC-2018/ProcesadorMulticicleTLB/SRAMController.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526900621406 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_ext\[12\] SRAMController.vhd(48) " "Inferred latch for \"data_ext\[12\]\" at SRAMController.vhd(48)" {  } { { "SRAMController.vhd" "" { Text "/home/alfredu/Downloads/PEC-2018/ProcesadorMulticicleTLB/SRAMController.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526900621406 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_ext\[13\] SRAMController.vhd(48) " "Inferred latch for \"data_ext\[13\]\" at SRAMController.vhd(48)" {  } { { "SRAMController.vhd" "" { Text "/home/alfredu/Downloads/PEC-2018/ProcesadorMulticicleTLB/SRAMController.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526900621406 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_ext\[14\] SRAMController.vhd(48) " "Inferred latch for \"data_ext\[14\]\" at SRAMController.vhd(48)" {  } { { "SRAMController.vhd" "" { Text "/home/alfredu/Downloads/PEC-2018/ProcesadorMulticicleTLB/SRAMController.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526900621406 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_ext\[15\] SRAMController.vhd(48) " "Inferred latch for \"data_ext\[15\]\" at SRAMController.vhd(48)" {  } { { "SRAMController.vhd" "" { Text "/home/alfredu/Downloads/PEC-2018/ProcesadorMulticicleTLB/SRAMController.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526900621406 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_DQ\[0\] SRAMController.vhd(48) " "Inferred latch for \"SRAM_DQ\[0\]\" at SRAMController.vhd(48)" {  } { { "SRAMController.vhd" "" { Text "/home/alfredu/Downloads/PEC-2018/ProcesadorMulticicleTLB/SRAMController.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526900621406 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_DQ\[1\] SRAMController.vhd(48) " "Inferred latch for \"SRAM_DQ\[1\]\" at SRAMController.vhd(48)" {  } { { "SRAMController.vhd" "" { Text "/home/alfredu/Downloads/PEC-2018/ProcesadorMulticicleTLB/SRAMController.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526900621406 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_DQ\[2\] SRAMController.vhd(48) " "Inferred latch for \"SRAM_DQ\[2\]\" at SRAMController.vhd(48)" {  } { { "SRAMController.vhd" "" { Text "/home/alfredu/Downloads/PEC-2018/ProcesadorMulticicleTLB/SRAMController.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526900621406 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_DQ\[3\] SRAMController.vhd(48) " "Inferred latch for \"SRAM_DQ\[3\]\" at SRAMController.vhd(48)" {  } { { "SRAMController.vhd" "" { Text "/home/alfredu/Downloads/PEC-2018/ProcesadorMulticicleTLB/SRAMController.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526900621406 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_DQ\[4\] SRAMController.vhd(48) " "Inferred latch for \"SRAM_DQ\[4\]\" at SRAMController.vhd(48)" {  } { { "SRAMController.vhd" "" { Text "/home/alfredu/Downloads/PEC-2018/ProcesadorMulticicleTLB/SRAMController.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526900621406 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_DQ\[5\] SRAMController.vhd(48) " "Inferred latch for \"SRAM_DQ\[5\]\" at SRAMController.vhd(48)" {  } { { "SRAMController.vhd" "" { Text "/home/alfredu/Downloads/PEC-2018/ProcesadorMulticicleTLB/SRAMController.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526900621406 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_DQ\[6\] SRAMController.vhd(48) " "Inferred latch for \"SRAM_DQ\[6\]\" at SRAMController.vhd(48)" {  } { { "SRAMController.vhd" "" { Text "/home/alfredu/Downloads/PEC-2018/ProcesadorMulticicleTLB/SRAMController.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526900621406 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_DQ\[7\] SRAMController.vhd(48) " "Inferred latch for \"SRAM_DQ\[7\]\" at SRAMController.vhd(48)" {  } { { "SRAMController.vhd" "" { Text "/home/alfredu/Downloads/PEC-2018/ProcesadorMulticicleTLB/SRAMController.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526900621406 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_DQ\[8\] SRAMController.vhd(48) " "Inferred latch for \"SRAM_DQ\[8\]\" at SRAMController.vhd(48)" {  } { { "SRAMController.vhd" "" { Text "/home/alfredu/Downloads/PEC-2018/ProcesadorMulticicleTLB/SRAMController.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526900621406 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_DQ\[9\] SRAMController.vhd(48) " "Inferred latch for \"SRAM_DQ\[9\]\" at SRAMController.vhd(48)" {  } { { "SRAMController.vhd" "" { Text "/home/alfredu/Downloads/PEC-2018/ProcesadorMulticicleTLB/SRAMController.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526900621406 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_DQ\[10\] SRAMController.vhd(48) " "Inferred latch for \"SRAM_DQ\[10\]\" at SRAMController.vhd(48)" {  } { { "SRAMController.vhd" "" { Text "/home/alfredu/Downloads/PEC-2018/ProcesadorMulticicleTLB/SRAMController.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526900621407 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_DQ\[11\] SRAMController.vhd(48) " "Inferred latch for \"SRAM_DQ\[11\]\" at SRAMController.vhd(48)" {  } { { "SRAMController.vhd" "" { Text "/home/alfredu/Downloads/PEC-2018/ProcesadorMulticicleTLB/SRAMController.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526900621407 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_DQ\[12\] SRAMController.vhd(48) " "Inferred latch for \"SRAM_DQ\[12\]\" at SRAMController.vhd(48)" {  } { { "SRAMController.vhd" "" { Text "/home/alfredu/Downloads/PEC-2018/ProcesadorMulticicleTLB/SRAMController.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526900621407 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_DQ\[13\] SRAMController.vhd(48) " "Inferred latch for \"SRAM_DQ\[13\]\" at SRAMController.vhd(48)" {  } { { "SRAMController.vhd" "" { Text "/home/alfredu/Downloads/PEC-2018/ProcesadorMulticicleTLB/SRAMController.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526900621407 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_DQ\[14\] SRAMController.vhd(48) " "Inferred latch for \"SRAM_DQ\[14\]\" at SRAMController.vhd(48)" {  } { { "SRAMController.vhd" "" { Text "/home/alfredu/Downloads/PEC-2018/ProcesadorMulticicleTLB/SRAMController.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526900621407 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_DQ\[15\] SRAMController.vhd(48) " "Inferred latch for \"SRAM_DQ\[15\]\" at SRAMController.vhd(48)" {  } { { "SRAMController.vhd" "" { Text "/home/alfredu/Downloads/PEC-2018/ProcesadorMulticicleTLB/SRAMController.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526900621407 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_UB_N SRAMController.vhd(48) " "Inferred latch for \"SRAM_UB_N\" at SRAMController.vhd(48)" {  } { { "SRAMController.vhd" "" { Text "/home/alfredu/Downloads/PEC-2018/ProcesadorMulticicleTLB/SRAMController.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526900621407 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_LB_N SRAMController.vhd(48) " "Inferred latch for \"SRAM_LB_N\" at SRAMController.vhd(48)" {  } { { "SRAMController.vhd" "" { Text "/home/alfredu/Downloads/PEC-2018/ProcesadorMulticicleTLB/SRAMController.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526900621407 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_WE_N SRAMController.vhd(48) " "Inferred latch for \"SRAM_WE_N\" at SRAMController.vhd(48)" {  } { { "SRAMController.vhd" "" { Text "/home/alfredu/Downloads/PEC-2018/ProcesadorMulticicleTLB/SRAMController.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526900621407 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controladores_IO controladores_IO:controladores_IO0 " "Elaborating entity \"controladores_IO\" for hierarchy \"controladores_IO:controladores_IO0\"" {  } { { "sisa.vhd" "controladores_IO0" { Text "/home/alfredu/Downloads/PEC-2018/ProcesadorMulticicleTLB/sisa.vhd" 269 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526900621408 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_io\[0\] controladoresIO.vhd(180) " "Inferred latch for \"rd_io\[0\]\" at controladoresIO.vhd(180)" {  } { { "controladoresIO.vhd" "" { Text "/home/alfredu/Downloads/PEC-2018/ProcesadorMulticicleTLB/controladoresIO.vhd" 180 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526900621453 "|sisa|controladores_IO:controladores_IO0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_io\[1\] controladoresIO.vhd(180) " "Inferred latch for \"rd_io\[1\]\" at controladoresIO.vhd(180)" {  } { { "controladoresIO.vhd" "" { Text "/home/alfredu/Downloads/PEC-2018/ProcesadorMulticicleTLB/controladoresIO.vhd" 180 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526900621453 "|sisa|controladores_IO:controladores_IO0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_io\[2\] controladoresIO.vhd(180) " "Inferred latch for \"rd_io\[2\]\" at controladoresIO.vhd(180)" {  } { { "controladoresIO.vhd" "" { Text "/home/alfredu/Downloads/PEC-2018/ProcesadorMulticicleTLB/controladoresIO.vhd" 180 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526900621453 "|sisa|controladores_IO:controladores_IO0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_io\[3\] controladoresIO.vhd(180) " "Inferred latch for \"rd_io\[3\]\" at controladoresIO.vhd(180)" {  } { { "controladoresIO.vhd" "" { Text "/home/alfredu/Downloads/PEC-2018/ProcesadorMulticicleTLB/controladoresIO.vhd" 180 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526900621453 "|sisa|controladores_IO:controladores_IO0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_io\[4\] controladoresIO.vhd(180) " "Inferred latch for \"rd_io\[4\]\" at controladoresIO.vhd(180)" {  } { { "controladoresIO.vhd" "" { Text "/home/alfredu/Downloads/PEC-2018/ProcesadorMulticicleTLB/controladoresIO.vhd" 180 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526900621453 "|sisa|controladores_IO:controladores_IO0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_io\[5\] controladoresIO.vhd(180) " "Inferred latch for \"rd_io\[5\]\" at controladoresIO.vhd(180)" {  } { { "controladoresIO.vhd" "" { Text "/home/alfredu/Downloads/PEC-2018/ProcesadorMulticicleTLB/controladoresIO.vhd" 180 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526900621453 "|sisa|controladores_IO:controladores_IO0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_io\[6\] controladoresIO.vhd(180) " "Inferred latch for \"rd_io\[6\]\" at controladoresIO.vhd(180)" {  } { { "controladoresIO.vhd" "" { Text "/home/alfredu/Downloads/PEC-2018/ProcesadorMulticicleTLB/controladoresIO.vhd" 180 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526900621454 "|sisa|controladores_IO:controladores_IO0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_io\[7\] controladoresIO.vhd(180) " "Inferred latch for \"rd_io\[7\]\" at controladoresIO.vhd(180)" {  } { { "controladoresIO.vhd" "" { Text "/home/alfredu/Downloads/PEC-2018/ProcesadorMulticicleTLB/controladoresIO.vhd" 180 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526900621454 "|sisa|controladores_IO:controladores_IO0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_io\[8\] controladoresIO.vhd(180) " "Inferred latch for \"rd_io\[8\]\" at controladoresIO.vhd(180)" {  } { { "controladoresIO.vhd" "" { Text "/home/alfredu/Downloads/PEC-2018/ProcesadorMulticicleTLB/controladoresIO.vhd" 180 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526900621454 "|sisa|controladores_IO:controladores_IO0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_io\[9\] controladoresIO.vhd(180) " "Inferred latch for \"rd_io\[9\]\" at controladoresIO.vhd(180)" {  } { { "controladoresIO.vhd" "" { Text "/home/alfredu/Downloads/PEC-2018/ProcesadorMulticicleTLB/controladoresIO.vhd" 180 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526900621454 "|sisa|controladores_IO:controladores_IO0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_io\[10\] controladoresIO.vhd(180) " "Inferred latch for \"rd_io\[10\]\" at controladoresIO.vhd(180)" {  } { { "controladoresIO.vhd" "" { Text "/home/alfredu/Downloads/PEC-2018/ProcesadorMulticicleTLB/controladoresIO.vhd" 180 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526900621454 "|sisa|controladores_IO:controladores_IO0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_io\[11\] controladoresIO.vhd(180) " "Inferred latch for \"rd_io\[11\]\" at controladoresIO.vhd(180)" {  } { { "controladoresIO.vhd" "" { Text "/home/alfredu/Downloads/PEC-2018/ProcesadorMulticicleTLB/controladoresIO.vhd" 180 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526900621454 "|sisa|controladores_IO:controladores_IO0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_io\[12\] controladoresIO.vhd(180) " "Inferred latch for \"rd_io\[12\]\" at controladoresIO.vhd(180)" {  } { { "controladoresIO.vhd" "" { Text "/home/alfredu/Downloads/PEC-2018/ProcesadorMulticicleTLB/controladoresIO.vhd" 180 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526900621454 "|sisa|controladores_IO:controladores_IO0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_io\[13\] controladoresIO.vhd(180) " "Inferred latch for \"rd_io\[13\]\" at controladoresIO.vhd(180)" {  } { { "controladoresIO.vhd" "" { Text "/home/alfredu/Downloads/PEC-2018/ProcesadorMulticicleTLB/controladoresIO.vhd" 180 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526900621454 "|sisa|controladores_IO:controladores_IO0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_io\[14\] controladoresIO.vhd(180) " "Inferred latch for \"rd_io\[14\]\" at controladoresIO.vhd(180)" {  } { { "controladoresIO.vhd" "" { Text "/home/alfredu/Downloads/PEC-2018/ProcesadorMulticicleTLB/controladoresIO.vhd" 180 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526900621454 "|sisa|controladores_IO:controladores_IO0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_io\[15\] controladoresIO.vhd(180) " "Inferred latch for \"rd_io\[15\]\" at controladoresIO.vhd(180)" {  } { { "controladoresIO.vhd" "" { Text "/home/alfredu/Downloads/PEC-2018/ProcesadorMulticicleTLB/controladoresIO.vhd" 180 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526900621454 "|sisa|controladores_IO:controladores_IO0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "interrupt_controller controladores_IO:controladores_IO0\|interrupt_controller:interrupt_controller0 " "Elaborating entity \"interrupt_controller\" for hierarchy \"controladores_IO:controladores_IO0\|interrupt_controller:interrupt_controller0\"" {  } { { "controladoresIO.vhd" "interrupt_controller0" { Text "/home/alfredu/Downloads/PEC-2018/ProcesadorMulticicleTLB/controladoresIO.vhd" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526900621456 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iid\[0\] interrupt_controller.vhd(73) " "Inferred latch for \"iid\[0\]\" at interrupt_controller.vhd(73)" {  } { { "interrupt_controller.vhd" "" { Text "/home/alfredu/Downloads/PEC-2018/ProcesadorMulticicleTLB/interrupt_controller.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526900621457 "|sisa|controladores_IO:controladores_IO0|interrupt_controller:interrupt_controller0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iid\[1\] interrupt_controller.vhd(73) " "Inferred latch for \"iid\[1\]\" at interrupt_controller.vhd(73)" {  } { { "interrupt_controller.vhd" "" { Text "/home/alfredu/Downloads/PEC-2018/ProcesadorMulticicleTLB/interrupt_controller.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526900621457 "|sisa|controladores_IO:controladores_IO0|interrupt_controller:interrupt_controller0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iid\[2\] interrupt_controller.vhd(73) " "Inferred latch for \"iid\[2\]\" at interrupt_controller.vhd(73)" {  } { { "interrupt_controller.vhd" "" { Text "/home/alfredu/Downloads/PEC-2018/ProcesadorMulticicleTLB/interrupt_controller.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526900621457 "|sisa|controladores_IO:controladores_IO0|interrupt_controller:interrupt_controller0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iid\[3\] interrupt_controller.vhd(73) " "Inferred latch for \"iid\[3\]\" at interrupt_controller.vhd(73)" {  } { { "interrupt_controller.vhd" "" { Text "/home/alfredu/Downloads/PEC-2018/ProcesadorMulticicleTLB/interrupt_controller.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526900621457 "|sisa|controladores_IO:controladores_IO0|interrupt_controller:interrupt_controller0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iid\[4\] interrupt_controller.vhd(73) " "Inferred latch for \"iid\[4\]\" at interrupt_controller.vhd(73)" {  } { { "interrupt_controller.vhd" "" { Text "/home/alfredu/Downloads/PEC-2018/ProcesadorMulticicleTLB/interrupt_controller.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526900621457 "|sisa|controladores_IO:controladores_IO0|interrupt_controller:interrupt_controller0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iid\[5\] interrupt_controller.vhd(73) " "Inferred latch for \"iid\[5\]\" at interrupt_controller.vhd(73)" {  } { { "interrupt_controller.vhd" "" { Text "/home/alfredu/Downloads/PEC-2018/ProcesadorMulticicleTLB/interrupt_controller.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526900621457 "|sisa|controladores_IO:controladores_IO0|interrupt_controller:interrupt_controller0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iid\[6\] interrupt_controller.vhd(73) " "Inferred latch for \"iid\[6\]\" at interrupt_controller.vhd(73)" {  } { { "interrupt_controller.vhd" "" { Text "/home/alfredu/Downloads/PEC-2018/ProcesadorMulticicleTLB/interrupt_controller.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526900621457 "|sisa|controladores_IO:controladores_IO0|interrupt_controller:interrupt_controller0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iid\[7\] interrupt_controller.vhd(73) " "Inferred latch for \"iid\[7\]\" at interrupt_controller.vhd(73)" {  } { { "interrupt_controller.vhd" "" { Text "/home/alfredu/Downloads/PEC-2018/ProcesadorMulticicleTLB/interrupt_controller.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526900621458 "|sisa|controladores_IO:controladores_IO0|interrupt_controller:interrupt_controller0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "input_controllers controladores_IO:controladores_IO0\|input_controllers:input_controllers0 " "Elaborating entity \"input_controllers\" for hierarchy \"controladores_IO:controladores_IO0\|input_controllers:input_controllers0\"" {  } { { "controladoresIO.vhd" "input_controllers0" { Text "/home/alfredu/Downloads/PEC-2018/ProcesadorMulticicleTLB/controladoresIO.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526900621460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keyboard_controller_intr controladores_IO:controladores_IO0\|input_controllers:input_controllers0\|keyboard_controller_intr:keyboard_controller_intr0 " "Elaborating entity \"keyboard_controller_intr\" for hierarchy \"controladores_IO:controladores_IO0\|input_controllers:input_controllers0\|keyboard_controller_intr:keyboard_controller_intr0\"" {  } { { "input_controllers.vhd" "keyboard_controller_intr0" { Text "/home/alfredu/Downloads/PEC-2018/ProcesadorMulticicleTLB/input_controllers.vhd" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526900621463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keyboard_controller controladores_IO:controladores_IO0\|input_controllers:input_controllers0\|keyboard_controller_intr:keyboard_controller_intr0\|keyboard_controller:keyboard_controller0 " "Elaborating entity \"keyboard_controller\" for hierarchy \"controladores_IO:controladores_IO0\|input_controllers:input_controllers0\|keyboard_controller_intr:keyboard_controller_intr0\|keyboard_controller:keyboard_controller0\"" {  } { { "input_controllers.vhd" "keyboard_controller0" { Text "/home/alfredu/Downloads/PEC-2018/ProcesadorMulticicleTLB/input_controllers.vhd" 344 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526900621465 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rx_extended keyboard_controller.vhd(39) " "Verilog HDL or VHDL warning at keyboard_controller.vhd(39): object \"rx_extended\" assigned a value but never read" {  } { { "keyboard_controller.vhd" "" { Text "/home/alfredu/Downloads/PEC-2018/ProcesadorMulticicleTLB/keyboard_controller.vhd" 39 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1526900621467 "|sisa|controladores_IO:controladores_IO0|input_controllers:input_controllers0|keyboard_controller_intr:keyboard_controller_intr0|keyboard_controller:keyboard_controller0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tx_write_ack_o keyboard_controller.vhd(44) " "Verilog HDL or VHDL warning at keyboard_controller.vhd(44): object \"tx_write_ack_o\" assigned a value but never read" {  } { { "keyboard_controller.vhd" "" { Text "/home/alfredu/Downloads/PEC-2018/ProcesadorMulticicleTLB/keyboard_controller.vhd" 44 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1526900621467 "|sisa|controladores_IO:controladores_IO0|input_controllers:input_controllers0|keyboard_controller_intr:keyboard_controller_intr0|keyboard_controller:keyboard_controller0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tx_error_no_keyboard_ack keyboard_controller.vhd(45) " "Verilog HDL or VHDL warning at keyboard_controller.vhd(45): object \"tx_error_no_keyboard_ack\" assigned a value but never read" {  } { { "keyboard_controller.vhd" "" { Text "/home/alfredu/Downloads/PEC-2018/ProcesadorMulticicleTLB/keyboard_controller.vhd" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1526900621467 "|sisa|controladores_IO:controladores_IO0|input_controllers:input_controllers0|keyboard_controller_intr:keyboard_controller_intr0|keyboard_controller:keyboard_controller0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rx_scan_code keyboard_controller.vhd(47) " "Verilog HDL or VHDL warning at keyboard_controller.vhd(47): object \"rx_scan_code\" assigned a value but never read" {  } { { "keyboard_controller.vhd" "" { Text "/home/alfredu/Downloads/PEC-2018/ProcesadorMulticicleTLB/keyboard_controller.vhd" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1526900621467 "|sisa|controladores_IO:controladores_IO0|input_controllers:input_controllers0|keyboard_controller_intr:keyboard_controller_intr0|keyboard_controller:keyboard_controller0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rx_data_ready keyboard_controller.vhd(100) " "VHDL Process Statement warning at keyboard_controller.vhd(100): signal \"rx_data_ready\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "keyboard_controller.vhd" "" { Text "/home/alfredu/Downloads/PEC-2018/ProcesadorMulticicleTLB/keyboard_controller.vhd" 100 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1526900621467 "|sisa|controladores_IO:controladores_IO0|input_controllers:input_controllers0|keyboard_controller_intr:keyboard_controller_intr0|keyboard_controller:keyboard_controller0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rx_released keyboard_controller.vhd(100) " "VHDL Process Statement warning at keyboard_controller.vhd(100): signal \"rx_released\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "keyboard_controller.vhd" "" { Text "/home/alfredu/Downloads/PEC-2018/ProcesadorMulticicleTLB/keyboard_controller.vhd" 100 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1526900621467 "|sisa|controladores_IO:controladores_IO0|input_controllers:input_controllers0|keyboard_controller_intr:keyboard_controller_intr0|keyboard_controller:keyboard_controller0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rx_shift_key_on keyboard_controller.vhd(101) " "VHDL Process Statement warning at keyboard_controller.vhd(101): signal \"rx_shift_key_on\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "keyboard_controller.vhd" "" { Text "/home/alfredu/Downloads/PEC-2018/ProcesadorMulticicleTLB/keyboard_controller.vhd" 101 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1526900621467 "|sisa|controladores_IO:controladores_IO0|input_controllers:input_controllers0|keyboard_controller_intr:keyboard_controller_intr0|keyboard_controller:keyboard_controller0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rx_ascii keyboard_controller.vhd(101) " "VHDL Process Statement warning at keyboard_controller.vhd(101): signal \"rx_ascii\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "keyboard_controller.vhd" "" { Text "/home/alfredu/Downloads/PEC-2018/ProcesadorMulticicleTLB/keyboard_controller.vhd" 101 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1526900621468 "|sisa|controladores_IO:controladores_IO0|input_controllers:input_controllers0|keyboard_controller_intr:keyboard_controller_intr0|keyboard_controller:keyboard_controller0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "data_available keyboard_controller.vhd(96) " "VHDL Process Statement warning at keyboard_controller.vhd(96): inferring latch(es) for signal or variable \"data_available\", which holds its previous value in one or more paths through the process" {  } { { "keyboard_controller.vhd" "" { Text "/home/alfredu/Downloads/PEC-2018/ProcesadorMulticicleTLB/keyboard_controller.vhd" 96 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1526900621468 "|sisa|controladores_IO:controladores_IO0|input_controllers:input_controllers0|keyboard_controller_intr:keyboard_controller_intr0|keyboard_controller:keyboard_controller0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_available keyboard_controller.vhd(96) " "Inferred latch for \"data_available\" at keyboard_controller.vhd(96)" {  } { { "keyboard_controller.vhd" "" { Text "/home/alfredu/Downloads/PEC-2018/ProcesadorMulticicleTLB/keyboard_controller.vhd" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526900621468 "|sisa|controladores_IO:controladores_IO0|input_controllers:input_controllers0|keyboard_controller_intr:keyboard_controller_intr0|keyboard_controller:keyboard_controller0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ps2_keyboard_interface controladores_IO:controladores_IO0\|input_controllers:input_controllers0\|keyboard_controller_intr:keyboard_controller_intr0\|keyboard_controller:keyboard_controller0\|ps2_keyboard_interface:k0 " "Elaborating entity \"ps2_keyboard_interface\" for hierarchy \"controladores_IO:controladores_IO0\|input_controllers:input_controllers0\|keyboard_controller_intr:keyboard_controller_intr0\|keyboard_controller:keyboard_controller0\|ps2_keyboard_interface:k0\"" {  } { { "keyboard_controller.vhd" "k0" { Text "/home/alfredu/Downloads/PEC-2018/ProcesadorMulticicleTLB/keyboard_controller.vhd" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526900621469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pulsadores controladores_IO:controladores_IO0\|input_controllers:input_controllers0\|pulsadores:pulsadores0 " "Elaborating entity \"pulsadores\" for hierarchy \"controladores_IO:controladores_IO0\|input_controllers:input_controllers0\|pulsadores:pulsadores0\"" {  } { { "input_controllers.vhd" "pulsadores0" { Text "/home/alfredu/Downloads/PEC-2018/ProcesadorMulticicleTLB/input_controllers.vhd" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526900621478 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "keys input_controllers.vhd(158) " "VHDL Process Statement warning at input_controllers.vhd(158): signal \"keys\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "input_controllers.vhd" "" { Text "/home/alfredu/Downloads/PEC-2018/ProcesadorMulticicleTLB/input_controllers.vhd" 158 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1526900621479 "|sisa|controladores_IO:controladores_IO0|input_controllers:input_controllers0|pulsadores:pulsadores0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "interruptores controladores_IO:controladores_IO0\|input_controllers:input_controllers0\|interruptores:interruptores0 " "Elaborating entity \"interruptores\" for hierarchy \"controladores_IO:controladores_IO0\|input_controllers:input_controllers0\|interruptores:interruptores0\"" {  } { { "input_controllers.vhd" "interruptores0" { Text "/home/alfredu/Downloads/PEC-2018/ProcesadorMulticicleTLB/input_controllers.vhd" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526900621480 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "switches input_controllers.vhd(222) " "VHDL Process Statement warning at input_controllers.vhd(222): signal \"switches\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "input_controllers.vhd" "" { Text "/home/alfredu/Downloads/PEC-2018/ProcesadorMulticicleTLB/input_controllers.vhd" 222 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1526900621482 "|sisa|controladores_IO:controladores_IO0|input_controllers:input_controllers0|interruptores:interruptores0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timer controladores_IO:controladores_IO0\|input_controllers:input_controllers0\|timer:timer0 " "Elaborating entity \"timer\" for hierarchy \"controladores_IO:controladores_IO0\|input_controllers:input_controllers0\|timer:timer0\"" {  } { { "input_controllers.vhd" "timer0" { Text "/home/alfredu/Downloads/PEC-2018/ProcesadorMulticicleTLB/input_controllers.vhd" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526900621484 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "boot input_controllers.vhd(283) " "VHDL Process Statement warning at input_controllers.vhd(283): signal \"boot\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "input_controllers.vhd" "" { Text "/home/alfredu/Downloads/PEC-2018/ProcesadorMulticicleTLB/input_controllers.vhd" 283 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1526900621485 "|sisa|controladores_IO:controladores_IO0|input_controllers:input_controllers0|timer:timer0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_ms controladores_IO:controladores_IO0\|counter_ms:counter_ms0 " "Elaborating entity \"counter_ms\" for hierarchy \"controladores_IO:controladores_IO0\|counter_ms:counter_ms0\"" {  } { { "controladoresIO.vhd" "counter_ms0" { Text "/home/alfredu/Downloads/PEC-2018/ProcesadorMulticicleTLB/controladoresIO.vhd" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526900621486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "exception_controller exception_controller:exception_controller0 " "Elaborating entity \"exception_controller\" for hierarchy \"exception_controller:exception_controller0\"" {  } { { "sisa.vhd" "exception_controller0" { Text "/home/alfredu/Downloads/PEC-2018/ProcesadorMulticicleTLB/sisa.vhd" 292 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526900621491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller vga_controller:vga_controller0 " "Elaborating entity \"vga_controller\" for hierarchy \"vga_controller:vga_controller0\"" {  } { { "sisa.vhd" "vga_controller0" { Text "/home/alfredu/Downloads/PEC-2018/ProcesadorMulticicleTLB/sisa.vhd" 309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526900621495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_sync vga_controller:vga_controller0\|vga_sync:u_vga_sync " "Elaborating entity \"vga_sync\" for hierarchy \"vga_controller:vga_controller0\|vga_sync:u_vga_sync\"" {  } { { "vga_controller.vhd" "u_vga_sync" { Text "/home/alfredu/Downloads/PEC-2018/ProcesadorMulticicleTLB/vga_controller.vhd" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526900621498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_font_rom vga_controller:vga_controller0\|vga_font_rom:u_font_rom " "Elaborating entity \"vga_font_rom\" for hierarchy \"vga_controller:vga_controller0\|vga_font_rom:u_font_rom\"" {  } { { "vga_controller.vhd" "u_font_rom" { Text "/home/alfredu/Downloads/PEC-2018/ProcesadorMulticicleTLB/vga_controller.vhd" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526900621501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_ram_dual vga_controller:vga_controller0\|vga_ram_dual:U_MonitorRam " "Elaborating entity \"vga_ram_dual\" for hierarchy \"vga_controller:vga_controller0\|vga_ram_dual:U_MonitorRam\"" {  } { { "vga_controller.vhd" "U_MonitorRam" { Text "/home/alfredu/Downloads/PEC-2018/ProcesadorMulticicleTLB/vga_controller.vhd" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526900621516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Display7 Display7:display0 " "Elaborating entity \"Display7\" for hierarchy \"Display7:display0\"" {  } { { "sisa.vhd" "display0" { Text "/home/alfredu/Downloads/PEC-2018/ProcesadorMulticicleTLB/sisa.vhd" 330 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526900621520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kt14.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kt14.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kt14 " "Found entity 1: altsyncram_kt14" {  } { { "db/altsyncram_kt14.tdf" "" { Text "/home/alfredu/Downloads/PEC-2018/ProcesadorMulticicleTLB/db/altsyncram_kt14.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526900622913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526900622913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_shq1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_shq1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_shq1 " "Found entity 1: altsyncram_shq1" {  } { { "db/altsyncram_shq1.tdf" "" { Text "/home/alfredu/Downloads/PEC-2018/ProcesadorMulticicleTLB/db/altsyncram_shq1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526900623009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526900623009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_coc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_coc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_coc " "Found entity 1: mux_coc" {  } { { "db/mux_coc.tdf" "" { Text "/home/alfredu/Downloads/PEC-2018/ProcesadorMulticicleTLB/db/mux_coc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526900623115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526900623115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_rqf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_rqf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_rqf " "Found entity 1: decode_rqf" {  } { { "db/decode_rqf.tdf" "" { Text "/home/alfredu/Downloads/PEC-2018/ProcesadorMulticicleTLB/db/decode_rqf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526900623184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526900623184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_sdi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_sdi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_sdi " "Found entity 1: cntr_sdi" {  } { { "db/cntr_sdi.tdf" "" { Text "/home/alfredu/Downloads/PEC-2018/ProcesadorMulticicleTLB/db/cntr_sdi.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526900623292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526900623292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ccc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ccc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ccc " "Found entity 1: cmpr_ccc" {  } { { "db/cmpr_ccc.tdf" "" { Text "/home/alfredu/Downloads/PEC-2018/ProcesadorMulticicleTLB/db/cmpr_ccc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526900623335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526900623335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_32j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_32j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_32j " "Found entity 1: cntr_32j" {  } { { "db/cntr_32j.tdf" "" { Text "/home/alfredu/Downloads/PEC-2018/ProcesadorMulticicleTLB/db/cntr_32j.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526900623398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526900623398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vbi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vbi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vbi " "Found entity 1: cntr_vbi" {  } { { "db/cntr_vbi.tdf" "" { Text "/home/alfredu/Downloads/PEC-2018/ProcesadorMulticicleTLB/db/cntr_vbi.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526900623463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526900623463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_9cc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_9cc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_9cc " "Found entity 1: cmpr_9cc" {  } { { "db/cmpr_9cc.tdf" "" { Text "/home/alfredu/Downloads/PEC-2018/ProcesadorMulticicleTLB/db/cmpr_9cc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526900623514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526900623514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_gui.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_gui.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_gui " "Found entity 1: cntr_gui" {  } { { "db/cntr_gui.tdf" "" { Text "/home/alfredu/Downloads/PEC-2018/ProcesadorMulticicleTLB/db/cntr_gui.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526900623575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526900623575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_5cc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_5cc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_5cc " "Found entity 1: cmpr_5cc" {  } { { "db/cmpr_5cc.tdf" "" { Text "/home/alfredu/Downloads/PEC-2018/ProcesadorMulticicleTLB/db/cmpr_5cc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526900623621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526900623621 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526900623871 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1526900624465 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 42 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Elaboration was successful. 0 errors, 42 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1053 " "Peak virtual memory: 1053 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1526900624637 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 21 13:03:44 2018 " "Processing ended: Mon May 21 13:03:44 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1526900624637 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1526900624637 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1526900624637 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1526900624637 ""}
